Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu Mar  7 13:17:54 2024
| Host         : CS152B-11 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file vga_sync_timing_summary_routed.rpt -pb vga_sync_timing_summary_routed.pb -rpx vga_sync_timing_summary_routed.rpx -warn_on_violation
| Design       : vga_sync
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 2 register/latch pins with no clock driven by root clock pin: h_count_reg_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: h_count_reg_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: h_count_reg_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: h_count_reg_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: h_count_reg_reg[9]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: v_count_reg_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: v_count_reg_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: v_count_reg_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: v_count_reg_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: v_count_reg_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.217        0.000                      0                   44        0.228        0.000                      0                   44        4.500        0.000                       0                    25  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.217        0.000                      0                   44        0.228        0.000                      0                   44        4.500        0.000                       0                    25  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.217ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.228ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.217ns  (required time - arrival time)
  Source:                 h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v_count_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.521ns  (logic 0.704ns (19.997%)  route 2.817ns (80.003%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.630     5.151    clk_IBUF_BUFG
    SLICE_X3Y33          FDCE                                         r  h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y33          FDCE (Prop_fdce_C_Q)         0.456     5.607 r  h_count_reg_reg[0]/Q
                         net (fo=8, routed)           1.196     6.803    h_count_reg[0]
    SLICE_X0Y33          LUT5 (Prop_lut5_I0_O)        0.124     6.927 f  v_count_reg[9]_i_3/O
                         net (fo=6, routed)           0.983     7.910    v_count_reg[9]_i_3_n_0
    SLICE_X2Y32          LUT5 (Prop_lut5_I0_O)        0.124     8.034 r  v_count_reg[9]_i_1/O
                         net (fo=10, routed)          0.638     8.672    v_count_reg0
    SLICE_X0Y35          FDCE                                         r  v_count_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.514    14.855    clk_IBUF_BUFG
    SLICE_X0Y35          FDCE                                         r  v_count_reg_reg[0]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X0Y35          FDCE (Setup_fdce_C_CE)      -0.205    14.889    v_count_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         14.889    
                         arrival time                          -8.672    
  -------------------------------------------------------------------
                         slack                                  6.217    

Slack (MET) :             6.217ns  (required time - arrival time)
  Source:                 h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v_count_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.521ns  (logic 0.704ns (19.997%)  route 2.817ns (80.003%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.630     5.151    clk_IBUF_BUFG
    SLICE_X3Y33          FDCE                                         r  h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y33          FDCE (Prop_fdce_C_Q)         0.456     5.607 r  h_count_reg_reg[0]/Q
                         net (fo=8, routed)           1.196     6.803    h_count_reg[0]
    SLICE_X0Y33          LUT5 (Prop_lut5_I0_O)        0.124     6.927 f  v_count_reg[9]_i_3/O
                         net (fo=6, routed)           0.983     7.910    v_count_reg[9]_i_3_n_0
    SLICE_X2Y32          LUT5 (Prop_lut5_I0_O)        0.124     8.034 r  v_count_reg[9]_i_1/O
                         net (fo=10, routed)          0.638     8.672    v_count_reg0
    SLICE_X0Y35          FDCE                                         r  v_count_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.514    14.855    clk_IBUF_BUFG
    SLICE_X0Y35          FDCE                                         r  v_count_reg_reg[1]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X0Y35          FDCE (Setup_fdce_C_CE)      -0.205    14.889    v_count_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         14.889    
                         arrival time                          -8.672    
  -------------------------------------------------------------------
                         slack                                  6.217    

Slack (MET) :             6.217ns  (required time - arrival time)
  Source:                 h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v_count_reg_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.521ns  (logic 0.704ns (19.997%)  route 2.817ns (80.003%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.630     5.151    clk_IBUF_BUFG
    SLICE_X3Y33          FDCE                                         r  h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y33          FDCE (Prop_fdce_C_Q)         0.456     5.607 r  h_count_reg_reg[0]/Q
                         net (fo=8, routed)           1.196     6.803    h_count_reg[0]
    SLICE_X0Y33          LUT5 (Prop_lut5_I0_O)        0.124     6.927 f  v_count_reg[9]_i_3/O
                         net (fo=6, routed)           0.983     7.910    v_count_reg[9]_i_3_n_0
    SLICE_X2Y32          LUT5 (Prop_lut5_I0_O)        0.124     8.034 r  v_count_reg[9]_i_1/O
                         net (fo=10, routed)          0.638     8.672    v_count_reg0
    SLICE_X0Y35          FDCE                                         r  v_count_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.514    14.855    clk_IBUF_BUFG
    SLICE_X0Y35          FDCE                                         r  v_count_reg_reg[2]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X0Y35          FDCE (Setup_fdce_C_CE)      -0.205    14.889    v_count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         14.889    
                         arrival time                          -8.672    
  -------------------------------------------------------------------
                         slack                                  6.217    

Slack (MET) :             6.217ns  (required time - arrival time)
  Source:                 h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v_count_reg_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.521ns  (logic 0.704ns (19.997%)  route 2.817ns (80.003%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.630     5.151    clk_IBUF_BUFG
    SLICE_X3Y33          FDCE                                         r  h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y33          FDCE (Prop_fdce_C_Q)         0.456     5.607 r  h_count_reg_reg[0]/Q
                         net (fo=8, routed)           1.196     6.803    h_count_reg[0]
    SLICE_X0Y33          LUT5 (Prop_lut5_I0_O)        0.124     6.927 f  v_count_reg[9]_i_3/O
                         net (fo=6, routed)           0.983     7.910    v_count_reg[9]_i_3_n_0
    SLICE_X2Y32          LUT5 (Prop_lut5_I0_O)        0.124     8.034 r  v_count_reg[9]_i_1/O
                         net (fo=10, routed)          0.638     8.672    v_count_reg0
    SLICE_X0Y35          FDCE                                         r  v_count_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.514    14.855    clk_IBUF_BUFG
    SLICE_X0Y35          FDCE                                         r  v_count_reg_reg[3]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X0Y35          FDCE (Setup_fdce_C_CE)      -0.205    14.889    v_count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         14.889    
                         arrival time                          -8.672    
  -------------------------------------------------------------------
                         slack                                  6.217    

Slack (MET) :             6.227ns  (required time - arrival time)
  Source:                 h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v_count_reg_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.511ns  (logic 0.704ns (20.054%)  route 2.807ns (79.946%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.630     5.151    clk_IBUF_BUFG
    SLICE_X3Y33          FDCE                                         r  h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y33          FDCE (Prop_fdce_C_Q)         0.456     5.607 r  h_count_reg_reg[0]/Q
                         net (fo=8, routed)           1.196     6.803    h_count_reg[0]
    SLICE_X0Y33          LUT5 (Prop_lut5_I0_O)        0.124     6.927 f  v_count_reg[9]_i_3/O
                         net (fo=6, routed)           0.983     7.910    v_count_reg[9]_i_3_n_0
    SLICE_X2Y32          LUT5 (Prop_lut5_I0_O)        0.124     8.034 r  v_count_reg[9]_i_1/O
                         net (fo=10, routed)          0.628     8.662    v_count_reg0
    SLICE_X1Y35          FDCE                                         r  v_count_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.514    14.855    clk_IBUF_BUFG
    SLICE_X1Y35          FDCE                                         r  v_count_reg_reg[4]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X1Y35          FDCE (Setup_fdce_C_CE)      -0.205    14.889    v_count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         14.889    
                         arrival time                          -8.662    
  -------------------------------------------------------------------
                         slack                                  6.227    

Slack (MET) :             6.337ns  (required time - arrival time)
  Source:                 h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v_count_reg_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.436ns  (logic 0.704ns (20.488%)  route 2.732ns (79.512%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.630     5.151    clk_IBUF_BUFG
    SLICE_X3Y33          FDCE                                         r  h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y33          FDCE (Prop_fdce_C_Q)         0.456     5.607 r  h_count_reg_reg[0]/Q
                         net (fo=8, routed)           1.196     6.803    h_count_reg[0]
    SLICE_X0Y33          LUT5 (Prop_lut5_I0_O)        0.124     6.927 f  v_count_reg[9]_i_3/O
                         net (fo=6, routed)           0.983     7.910    v_count_reg[9]_i_3_n_0
    SLICE_X2Y32          LUT5 (Prop_lut5_I0_O)        0.124     8.034 r  v_count_reg[9]_i_1/O
                         net (fo=10, routed)          0.553     8.587    v_count_reg0
    SLICE_X2Y34          FDCE                                         r  v_count_reg_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.513    14.854    clk_IBUF_BUFG
    SLICE_X2Y34          FDCE                                         r  v_count_reg_reg[6]/C
                         clock pessimism              0.274    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X2Y34          FDCE (Setup_fdce_C_CE)      -0.169    14.924    v_count_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         14.924    
                         arrival time                          -8.587    
  -------------------------------------------------------------------
                         slack                                  6.337    

Slack (MET) :             6.358ns  (required time - arrival time)
  Source:                 h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v_count_reg_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.379ns  (logic 0.704ns (20.836%)  route 2.675ns (79.164%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.630     5.151    clk_IBUF_BUFG
    SLICE_X3Y33          FDCE                                         r  h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y33          FDCE (Prop_fdce_C_Q)         0.456     5.607 r  h_count_reg_reg[0]/Q
                         net (fo=8, routed)           1.196     6.803    h_count_reg[0]
    SLICE_X0Y33          LUT5 (Prop_lut5_I0_O)        0.124     6.927 f  v_count_reg[9]_i_3/O
                         net (fo=6, routed)           0.983     7.910    v_count_reg[9]_i_3_n_0
    SLICE_X2Y32          LUT5 (Prop_lut5_I0_O)        0.124     8.034 r  v_count_reg[9]_i_1/O
                         net (fo=10, routed)          0.496     8.530    v_count_reg0
    SLICE_X0Y34          FDCE                                         r  v_count_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.513    14.854    clk_IBUF_BUFG
    SLICE_X0Y34          FDCE                                         r  v_count_reg_reg[5]/C
                         clock pessimism              0.274    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X0Y34          FDCE (Setup_fdce_C_CE)      -0.205    14.888    v_count_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         14.888    
                         arrival time                          -8.530    
  -------------------------------------------------------------------
                         slack                                  6.358    

Slack (MET) :             6.358ns  (required time - arrival time)
  Source:                 h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v_count_reg_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.379ns  (logic 0.704ns (20.836%)  route 2.675ns (79.164%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.630     5.151    clk_IBUF_BUFG
    SLICE_X3Y33          FDCE                                         r  h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y33          FDCE (Prop_fdce_C_Q)         0.456     5.607 r  h_count_reg_reg[0]/Q
                         net (fo=8, routed)           1.196     6.803    h_count_reg[0]
    SLICE_X0Y33          LUT5 (Prop_lut5_I0_O)        0.124     6.927 f  v_count_reg[9]_i_3/O
                         net (fo=6, routed)           0.983     7.910    v_count_reg[9]_i_3_n_0
    SLICE_X2Y32          LUT5 (Prop_lut5_I0_O)        0.124     8.034 r  v_count_reg[9]_i_1/O
                         net (fo=10, routed)          0.496     8.530    v_count_reg0
    SLICE_X0Y34          FDCE                                         r  v_count_reg_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.513    14.854    clk_IBUF_BUFG
    SLICE_X0Y34          FDCE                                         r  v_count_reg_reg[9]/C
                         clock pessimism              0.274    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X0Y34          FDCE (Setup_fdce_C_CE)      -0.205    14.888    v_count_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         14.888    
                         arrival time                          -8.530    
  -------------------------------------------------------------------
                         slack                                  6.358    

Slack (MET) :             6.367ns  (required time - arrival time)
  Source:                 h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v_count_reg_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.370ns  (logic 0.704ns (20.892%)  route 2.666ns (79.108%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.630     5.151    clk_IBUF_BUFG
    SLICE_X3Y33          FDCE                                         r  h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y33          FDCE (Prop_fdce_C_Q)         0.456     5.607 r  h_count_reg_reg[0]/Q
                         net (fo=8, routed)           1.196     6.803    h_count_reg[0]
    SLICE_X0Y33          LUT5 (Prop_lut5_I0_O)        0.124     6.927 f  v_count_reg[9]_i_3/O
                         net (fo=6, routed)           0.983     7.910    v_count_reg[9]_i_3_n_0
    SLICE_X2Y32          LUT5 (Prop_lut5_I0_O)        0.124     8.034 r  v_count_reg[9]_i_1/O
                         net (fo=10, routed)          0.487     8.521    v_count_reg0
    SLICE_X1Y34          FDCE                                         r  v_count_reg_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.513    14.854    clk_IBUF_BUFG
    SLICE_X1Y34          FDCE                                         r  v_count_reg_reg[7]/C
                         clock pessimism              0.274    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X1Y34          FDCE (Setup_fdce_C_CE)      -0.205    14.888    v_count_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         14.888    
                         arrival time                          -8.521    
  -------------------------------------------------------------------
                         slack                                  6.367    

Slack (MET) :             6.367ns  (required time - arrival time)
  Source:                 h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v_count_reg_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.370ns  (logic 0.704ns (20.892%)  route 2.666ns (79.108%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.630     5.151    clk_IBUF_BUFG
    SLICE_X3Y33          FDCE                                         r  h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y33          FDCE (Prop_fdce_C_Q)         0.456     5.607 r  h_count_reg_reg[0]/Q
                         net (fo=8, routed)           1.196     6.803    h_count_reg[0]
    SLICE_X0Y33          LUT5 (Prop_lut5_I0_O)        0.124     6.927 f  v_count_reg[9]_i_3/O
                         net (fo=6, routed)           0.983     7.910    v_count_reg[9]_i_3_n_0
    SLICE_X2Y32          LUT5 (Prop_lut5_I0_O)        0.124     8.034 r  v_count_reg[9]_i_1/O
                         net (fo=10, routed)          0.487     8.521    v_count_reg0
    SLICE_X1Y34          FDCE                                         r  v_count_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.513    14.854    clk_IBUF_BUFG
    SLICE_X1Y34          FDCE                                         r  v_count_reg_reg[8]/C
                         clock pessimism              0.274    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X1Y34          FDCE (Setup_fdce_C_CE)      -0.205    14.888    v_count_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         14.888    
                         arrival time                          -8.521    
  -------------------------------------------------------------------
                         slack                                  6.367    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 h_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            h_count_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.246ns (70.537%)  route 0.103ns (29.463%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.590     1.473    clk_IBUF_BUFG
    SLICE_X2Y33          FDCE                                         r  h_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y33          FDCE (Prop_fdce_C_Q)         0.148     1.621 r  h_count_reg_reg[7]/Q
                         net (fo=9, routed)           0.103     1.724    h_count_reg[7]
    SLICE_X2Y33          LUT6 (Prop_lut6_I4_O)        0.098     1.822 r  h_count_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     1.822    h_count_reg[8]_i_1_n_0
    SLICE_X2Y33          FDCE                                         r  h_count_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.859     1.986    clk_IBUF_BUFG
    SLICE_X2Y33          FDCE                                         r  h_count_reg_reg[8]/C
                         clock pessimism             -0.513     1.473    
    SLICE_X2Y33          FDCE (Hold_fdce_C_D)         0.121     1.594    h_count_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 h_count_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hsync_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.209ns (59.182%)  route 0.144ns (40.818%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.590     1.473    clk_IBUF_BUFG
    SLICE_X2Y33          FDCE                                         r  h_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y33          FDCE (Prop_fdce_C_Q)         0.164     1.637 f  h_count_reg_reg[8]/Q
                         net (fo=8, routed)           0.144     1.781    h_count_reg[8]
    SLICE_X0Y32          LUT6 (Prop_lut6_I0_O)        0.045     1.826 r  hsync_reg_i_1/O
                         net (fo=1, routed)           0.000     1.826    hsync_next
    SLICE_X0Y32          FDCE                                         r  hsync_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.858     1.985    clk_IBUF_BUFG
    SLICE_X0Y32          FDCE                                         r  hsync_reg_reg/C
                         clock pessimism             -0.499     1.486    
    SLICE_X0Y32          FDCE (Hold_fdce_C_D)         0.092     1.578    hsync_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 v_count_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v_count_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.591     1.474    clk_IBUF_BUFG
    SLICE_X2Y34          FDCE                                         r  v_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y34          FDCE (Prop_fdce_C_Q)         0.164     1.638 r  v_count_reg_reg[6]/Q
                         net (fo=9, routed)           0.175     1.813    v_count_reg[6]
    SLICE_X2Y34          LUT3 (Prop_lut3_I1_O)        0.045     1.858 r  v_count_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     1.858    v_count_reg[6]_i_1_n_0
    SLICE_X2Y34          FDCE                                         r  v_count_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.860     1.987    clk_IBUF_BUFG
    SLICE_X2Y34          FDCE                                         r  v_count_reg_reg[6]/C
                         clock pessimism             -0.513     1.474    
    SLICE_X2Y34          FDCE (Hold_fdce_C_D)         0.120     1.594    v_count_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 v_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v_count_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.183ns (48.167%)  route 0.197ns (51.833%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.591     1.474    clk_IBUF_BUFG
    SLICE_X0Y35          FDCE                                         r  v_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  v_count_reg_reg[0]/Q
                         net (fo=11, routed)          0.197     1.812    v_count_reg[0]
    SLICE_X0Y35          LUT2 (Prop_lut2_I0_O)        0.042     1.854 r  v_count_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.854    v_count_reg[1]_i_1_n_0
    SLICE_X0Y35          FDCE                                         r  v_count_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.861     1.988    clk_IBUF_BUFG
    SLICE_X0Y35          FDCE                                         r  v_count_reg_reg[1]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X0Y35          FDCE (Hold_fdce_C_D)         0.107     1.581    v_count_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            h_count_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.187ns (47.081%)  route 0.210ns (52.919%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.590     1.473    clk_IBUF_BUFG
    SLICE_X3Y33          FDCE                                         r  h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y33          FDCE (Prop_fdce_C_Q)         0.141     1.614 r  h_count_reg_reg[0]/Q
                         net (fo=8, routed)           0.210     1.824    h_count_reg[0]
    SLICE_X1Y33          LUT4 (Prop_lut4_I1_O)        0.046     1.870 r  h_count_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     1.870    h_count_reg[3]_i_1_n_0
    SLICE_X1Y33          FDCE                                         r  h_count_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.859     1.986    clk_IBUF_BUFG
    SLICE_X1Y33          FDCE                                         r  h_count_reg_reg[3]/C
                         clock pessimism             -0.499     1.487    
    SLICE_X1Y33          FDCE (Hold_fdce_C_D)         0.107     1.594    h_count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 v_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v_count_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.227ns (59.052%)  route 0.157ns (40.948%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.591     1.474    clk_IBUF_BUFG
    SLICE_X0Y35          FDCE                                         r  v_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDCE (Prop_fdce_C_Q)         0.128     1.602 r  v_count_reg_reg[1]/Q
                         net (fo=12, routed)          0.157     1.760    v_count_reg[1]
    SLICE_X0Y34          LUT6 (Prop_lut6_I5_O)        0.099     1.859 r  v_count_reg[9]_i_2/O
                         net (fo=1, routed)           0.000     1.859    v_count_reg[9]_i_2_n_0
    SLICE_X0Y34          FDCE                                         r  v_count_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.860     1.987    clk_IBUF_BUFG
    SLICE_X0Y34          FDCE                                         r  v_count_reg_reg[9]/C
                         clock pessimism             -0.499     1.488    
    SLICE_X0Y34          FDCE (Hold_fdce_C_D)         0.092     1.580    v_count_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 h_count_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            h_count_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.209ns (53.298%)  route 0.183ns (46.702%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.590     1.473    clk_IBUF_BUFG
    SLICE_X2Y33          FDCE                                         r  h_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y33          FDCE (Prop_fdce_C_Q)         0.164     1.637 r  h_count_reg_reg[6]/Q
                         net (fo=10, routed)          0.183     1.820    h_count_reg[6]
    SLICE_X1Y32          LUT6 (Prop_lut6_I3_O)        0.045     1.865 r  h_count_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     1.865    h_count_reg[5]_i_1_n_0
    SLICE_X1Y32          FDCE                                         r  h_count_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.858     1.985    clk_IBUF_BUFG
    SLICE_X1Y32          FDCE                                         r  h_count_reg_reg[5]/C
                         clock pessimism             -0.499     1.486    
    SLICE_X1Y32          FDCE (Hold_fdce_C_D)         0.092     1.578    h_count_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            h_count_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.186ns (46.947%)  route 0.210ns (53.053%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.590     1.473    clk_IBUF_BUFG
    SLICE_X3Y33          FDCE                                         r  h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y33          FDCE (Prop_fdce_C_Q)         0.141     1.614 r  h_count_reg_reg[0]/Q
                         net (fo=8, routed)           0.210     1.824    h_count_reg[0]
    SLICE_X1Y33          LUT3 (Prop_lut3_I1_O)        0.045     1.869 r  h_count_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.869    h_count_reg[2]_i_1_n_0
    SLICE_X1Y33          FDCE                                         r  h_count_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.859     1.986    clk_IBUF_BUFG
    SLICE_X1Y33          FDCE                                         r  h_count_reg_reg[2]/C
                         clock pessimism             -0.499     1.487    
    SLICE_X1Y33          FDCE (Hold_fdce_C_D)         0.091     1.578    h_count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 v_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v_count_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.186ns (48.573%)  route 0.197ns (51.427%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.591     1.474    clk_IBUF_BUFG
    SLICE_X0Y35          FDCE                                         r  v_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDCE (Prop_fdce_C_Q)         0.141     1.615 f  v_count_reg_reg[0]/Q
                         net (fo=11, routed)          0.197     1.812    v_count_reg[0]
    SLICE_X0Y35          LUT5 (Prop_lut5_I3_O)        0.045     1.857 r  v_count_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.857    v_count_reg[0]_i_1_n_0
    SLICE_X0Y35          FDCE                                         r  v_count_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.861     1.988    clk_IBUF_BUFG
    SLICE_X0Y35          FDCE                                         r  v_count_reg_reg[0]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X0Y35          FDCE (Hold_fdce_C_D)         0.091     1.565    v_count_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 v_count_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v_count_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.210ns (47.916%)  route 0.228ns (52.084%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.591     1.474    clk_IBUF_BUFG
    SLICE_X2Y34          FDCE                                         r  v_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y34          FDCE (Prop_fdce_C_Q)         0.164     1.638 r  v_count_reg_reg[6]/Q
                         net (fo=9, routed)           0.228     1.866    v_count_reg[6]
    SLICE_X1Y34          LUT5 (Prop_lut5_I0_O)        0.046     1.912 r  v_count_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     1.912    v_count_reg[8]_i_1_n_0
    SLICE_X1Y34          FDCE                                         r  v_count_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.860     1.987    clk_IBUF_BUFG
    SLICE_X1Y34          FDCE                                         r  v_count_reg_reg[8]/C
                         clock pessimism             -0.499     1.488    
    SLICE_X1Y34          FDCE (Hold_fdce_C_D)         0.107     1.595    v_count_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.912    
  -------------------------------------------------------------------
                         slack                                  0.317    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y33    h_count_reg_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y33    h_count_reg_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y33    h_count_reg_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y33    h_count_reg_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y33    h_count_reg_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y32    h_count_reg_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y33    h_count_reg_reg[6]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y33    h_count_reg_reg[7]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y33    h_count_reg_reg[8]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y33    h_count_reg_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y33    h_count_reg_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y33    h_count_reg_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y33    h_count_reg_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y33    h_count_reg_reg[4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y33    h_count_reg_reg[6]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y33    h_count_reg_reg[7]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y33    h_count_reg_reg[8]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y33    h_count_reg_reg[9]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y35    v_count_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y33    h_count_reg_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y33    h_count_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y33    h_count_reg_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y33    h_count_reg_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y33    h_count_reg_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y33    h_count_reg_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y33    h_count_reg_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y33    h_count_reg_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y33    h_count_reg_reg[4]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y33    h_count_reg_reg[4]/C



