Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.3 (lin64) Build 1034051 Fri Oct  3 16:32:59 MDT 2014
| Date         : Wed Apr  8 17:14:29 2015
| Host         : paasei running 64-bit Scientific Linux release 6.5 (Carbon)
| Command      : report_timing -delay_type min -max_paths 10 -sort_by group -input_pins -file postplace_timing_min.rpt
| Design       : paj_raygentop_hierarchy_no_mem
| Device       : xcku035-ffva1156
| Speed File   : -3  PREVIEW 1.10 09-18-2014
-----------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 resultwriteinst/fifo3instb/pos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            resultwriteinst/fifo3instb/pos_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.108ns  (logic 0.067ns (62.275%)  route 0.041ns (37.725%))
  Logic Levels:           1  (LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  tm3_clk_v0
                         net (fo=1194, unset)         0.000     0.000    resultwriteinst/fifo3instb/tm3_clk_v0
    SLICE_X50Y137                                                     r  resultwriteinst/fifo3instb/pos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y137        FDRE (Prop_FDRE_C_Q)         0.052     0.052 r  resultwriteinst/fifo3instb/pos_reg[1]/Q
                         net (fo=55, estimated)       0.029     0.081    resultwriteinst/fifo3instb/n_0_pos_reg[1]
    SLICE_X50Y137                                                     r  resultwriteinst/fifo3instb/pos[1]_i_2/I2
    SLICE_X50Y137        LUT3 (Prop_LUT3_I2_O)        0.015     0.096 r  resultwriteinst/fifo3instb/pos[1]_i_2/O
                         net (fo=1, routed)           0.012     0.108    resultwriteinst/fifo3instb/n_0_pos[1]_i_2
    SLICE_X50Y137        FDRE                                         r  resultwriteinst/fifo3instb/pos_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  tm3_clk_v0
                         net (fo=1194, unset)         0.000     0.000    resultwriteinst/fifo3instb/tm3_clk_v0
    SLICE_X50Y137                                                     r  resultwriteinst/fifo3instb/pos_reg[1]/C
                         clock pessimism              0.000     0.000    
    SLICE_X50Y137        FDRE (Hold_FDRE_C_D)         0.056     0.056    resultwriteinst/fifo3instb/pos_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.056    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 resultwriteinst/fifo3insta/pos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            resultwriteinst/fifo3insta/pos_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.109ns  (logic 0.067ns (61.607%)  route 0.042ns (38.393%))
  Logic Levels:           1  (LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  tm3_clk_v0
                         net (fo=1194, unset)         0.000     0.000    resultwriteinst/fifo3insta/tm3_clk_v0
    SLICE_X50Y137                                                     r  resultwriteinst/fifo3insta/pos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y137        FDRE (Prop_FDRE_C_Q)         0.052     0.052 r  resultwriteinst/fifo3insta/pos_reg[1]/Q
                         net (fo=55, estimated)       0.030     0.082    resultwriteinst/fifo3insta/n_0_pos_reg[1]
    SLICE_X50Y137                                                     r  resultwriteinst/fifo3insta/pos[1]_i_1/I2
    SLICE_X50Y137        LUT3 (Prop_LUT3_I2_O)        0.015     0.097 r  resultwriteinst/fifo3insta/pos[1]_i_1/O
                         net (fo=1, routed)           0.012     0.109    resultwriteinst/fifo3insta/n_0_pos[1]_i_1
    SLICE_X50Y137        FDRE                                         r  resultwriteinst/fifo3insta/pos_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  tm3_clk_v0
                         net (fo=1194, unset)         0.000     0.000    resultwriteinst/fifo3insta/tm3_clk_v0
    SLICE_X50Y137                                                     r  resultwriteinst/fifo3insta/pos_reg[1]/C
                         clock pessimism              0.000     0.000    
    SLICE_X50Y137        FDRE (Hold_FDRE_C_D)         0.056     0.056    resultwriteinst/fifo3insta/pos_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.056    
                         arrival time                           0.109    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 resultwriteinst/fifo3instb/pos_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            resultwriteinst/fifo3instb/pos_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.112ns  (logic 0.068ns (60.622%)  route 0.044ns (39.378%))
  Logic Levels:           1  (LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  tm3_clk_v0
                         net (fo=1194, unset)         0.000     0.000    resultwriteinst/fifo3instb/tm3_clk_v0
    SLICE_X50Y137                                                     r  resultwriteinst/fifo3instb/pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y137        FDRE (Prop_FDRE_C_Q)         0.052     0.052 f  resultwriteinst/fifo3instb/pos_reg[0]/Q
                         net (fo=56, estimated)       0.029     0.081    resultwriteinst/fifo3instb/n_0_pos_reg[0]
    SLICE_X50Y137                                                     f  resultwriteinst/fifo3instb/pos[0]_i_1/I0
    SLICE_X50Y137        LUT1 (Prop_LUT1_I0_O)        0.016     0.097 r  resultwriteinst/fifo3instb/pos[0]_i_1/O
                         net (fo=1, routed)           0.015     0.112    resultwriteinst/fifo3instb/n_0_pos[0]_i_1
    SLICE_X50Y137        FDRE                                         r  resultwriteinst/fifo3instb/pos_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  tm3_clk_v0
                         net (fo=1194, unset)         0.000     0.000    resultwriteinst/fifo3instb/tm3_clk_v0
    SLICE_X50Y137                                                     r  resultwriteinst/fifo3instb/pos_reg[0]/C
                         clock pessimism              0.000     0.000    
    SLICE_X50Y137        FDRE (Hold_FDRE_C_D)         0.056     0.056    resultwriteinst/fifo3instb/pos_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.056    
                         arrival time                           0.112    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 page_reg/C
                            (rising edge-triggered cell FDSE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            page_reg/D
                            (rising edge-triggered cell FDSE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.114ns  (logic 0.068ns (59.778%)  route 0.046ns (40.222%))
  Logic Levels:           1  (LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  tm3_clk_v0
                         net (fo=1194, unset)         0.000     0.000    tm3_clk_v0
    SLICE_X50Y143                                                     r  page_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y143        FDSE (Prop_FDSE_C_Q)         0.052     0.052 f  page_reg/Q
                         net (fo=8, estimated)        0.030     0.082    nextaddr01[15]
    SLICE_X50Y143                                                     f  page_i_1/I0
    SLICE_X50Y143        LUT1 (Prop_LUT1_I0_O)        0.016     0.098 r  page_i_1/O
                         net (fo=1, routed)           0.016     0.114    fbpage
    SLICE_X50Y143        FDSE                                         r  page_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  tm3_clk_v0
                         net (fo=1194, unset)         0.000     0.000    tm3_clk_v0
    SLICE_X50Y143                                                     r  page_reg/C
                         clock pessimism              0.000     0.000    
    SLICE_X50Y143        FDSE (Hold_FDSE_C_D)         0.056     0.056    page_reg
  -------------------------------------------------------------------
                         required time                         -0.056    
                         arrival time                           0.114    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 raygencontinst/addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            raygencontinst/addr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.114ns  (logic 0.068ns (59.778%)  route 0.046ns (40.222%))
  Logic Levels:           1  (LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  tm3_clk_v0
                         net (fo=1194, unset)         0.000     0.000    raygencontinst/tm3_clk_v0
    SLICE_X57Y142                                                     r  raygencontinst/addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y142        FDRE (Prop_FDRE_C_Q)         0.052     0.052 r  raygencontinst/addr_reg[2]/Q
                         net (fo=2, estimated)        0.030     0.082    raygencontinst/addr01[2]
    SLICE_X57Y142                                                     r  raygencontinst/addr[2]_i_1/I4
    SLICE_X57Y142        LUT5 (Prop_LUT5_I4_O)        0.016     0.098 r  raygencontinst/addr[2]_i_1/O
                         net (fo=1, routed)           0.016     0.114    raygencontinst/n_0_addr[2]_i_1
    SLICE_X57Y142        FDRE                                         r  raygencontinst/addr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  tm3_clk_v0
                         net (fo=1194, unset)         0.000     0.000    raygencontinst/tm3_clk_v0
    SLICE_X57Y142                                                     r  raygencontinst/addr_reg[2]/C
                         clock pessimism              0.000     0.000    
    SLICE_X57Y142        FDRE (Hold_FDRE_C_D)         0.056     0.056    raygencontinst/addr_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.056    
                         arrival time                           0.114    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 resultwriteinst/fifo3insta/pos_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            resultwriteinst/fifo3insta/pos_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.114ns  (logic 0.068ns (59.778%)  route 0.046ns (40.222%))
  Logic Levels:           1  (LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  tm3_clk_v0
                         net (fo=1194, unset)         0.000     0.000    resultwriteinst/fifo3insta/tm3_clk_v0
    SLICE_X50Y137                                                     r  resultwriteinst/fifo3insta/pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y137        FDRE (Prop_FDRE_C_Q)         0.052     0.052 f  resultwriteinst/fifo3insta/pos_reg[0]/Q
                         net (fo=56, estimated)       0.030     0.082    resultwriteinst/fifo3insta/n_0_pos_reg[0]
    SLICE_X50Y137                                                     f  resultwriteinst/fifo3insta/pos[0]_i_1__0/I0
    SLICE_X50Y137        LUT1 (Prop_LUT1_I0_O)        0.016     0.098 r  resultwriteinst/fifo3insta/pos[0]_i_1__0/O
                         net (fo=1, routed)           0.016     0.114    resultwriteinst/fifo3insta/n_0_pos[0]_i_1__0
    SLICE_X50Y137        FDRE                                         r  resultwriteinst/fifo3insta/pos_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  tm3_clk_v0
                         net (fo=1194, unset)         0.000     0.000    resultwriteinst/fifo3insta/tm3_clk_v0
    SLICE_X50Y137                                                     r  resultwriteinst/fifo3insta/pos_reg[0]/C
                         clock pessimism              0.000     0.000    
    SLICE_X50Y137        FDRE (Hold_FDRE_C_D)         0.056     0.056    resultwriteinst/fifo3insta/pos_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.056    
                         arrival time                           0.114    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 resultwriteinst/shadedataa_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            resultwriteinst/dataout_reg[52]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.141ns  (logic 0.052ns (36.789%)  route 0.089ns (63.211%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  tm3_clk_v0
                         net (fo=1194, unset)         0.000     0.000    resultwriteinst/tm3_clk_v0
    SLICE_X53Y146                                                     r  resultwriteinst/shadedataa_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y146        FDRE (Prop_FDRE_C_Q)         0.052     0.052 r  resultwriteinst/shadedataa_reg[10]/Q
                         net (fo=1, estimated)        0.089     0.141    resultwriteinst/p_2_in[52]
    SLICE_X54Y146        FDRE                                         r  resultwriteinst/dataout_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  tm3_clk_v0
                         net (fo=1194, unset)         0.000     0.000    resultwriteinst/tm3_clk_v0
    SLICE_X54Y146                                                     r  resultwriteinst/dataout_reg[52]/C
                         clock pessimism              0.000     0.000    
    SLICE_X54Y146        FDRE (Hold_FDRE_C_D)         0.056     0.056    resultwriteinst/dataout_reg[52]
  -------------------------------------------------------------------
                         required time                         -0.056    
                         arrival time                           0.141    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 resultwriteinst/fifo3instb/data1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            resultwriteinst/fifo3instb/data0_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.147ns  (logic 0.103ns (70.305%)  route 0.044ns (29.695%))
  Logic Levels:           1  (LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  tm3_clk_v0
                         net (fo=1194, unset)         0.000     0.000    resultwriteinst/fifo3instb/tm3_clk_v0
    SLICE_X50Y140                                                     r  resultwriteinst/fifo3instb/data1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y140        FDRE (Prop_FDRE_C_Q)         0.051     0.051 r  resultwriteinst/fifo3instb/data1_reg[7]/Q
                         net (fo=1, estimated)        0.032     0.083    resultwriteinst/fifo3instb/n_0_data1_reg[7]
    SLICE_X50Y140                                                     r  resultwriteinst/fifo3instb/data0[7]_i_1/I2
    SLICE_X50Y140        LUT6 (Prop_LUT6_I2_O)        0.052     0.135 r  resultwriteinst/fifo3instb/data0[7]_i_1/O
                         net (fo=1, routed)           0.012     0.147    resultwriteinst/fifo3instb/n_0_data0[7]_i_1
    SLICE_X50Y140        FDRE                                         r  resultwriteinst/fifo3instb/data0_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  tm3_clk_v0
                         net (fo=1194, unset)         0.000     0.000    resultwriteinst/fifo3instb/tm3_clk_v0
    SLICE_X50Y140                                                     r  resultwriteinst/fifo3instb/data0_reg[7]/C
                         clock pessimism              0.000     0.000    
    SLICE_X50Y140        FDRE (Hold_FDRE_C_D)         0.056     0.056    resultwriteinst/fifo3instb/data0_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.056    
                         arrival time                           0.147    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 resultwriteinst/shadedatab_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            resultwriteinst/dataout_reg[37]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.150ns  (logic 0.052ns (34.760%)  route 0.098ns (65.240%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  tm3_clk_v0
                         net (fo=1194, unset)         0.000     0.000    resultwriteinst/tm3_clk_v0
    SLICE_X54Y150                                                     r  resultwriteinst/shadedatab_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y150        FDRE (Prop_FDRE_C_Q)         0.052     0.052 r  resultwriteinst/shadedatab_reg[16]/Q
                         net (fo=1, estimated)        0.098     0.150    resultwriteinst/p_2_in[37]
    SLICE_X53Y150        FDRE                                         r  resultwriteinst/dataout_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  tm3_clk_v0
                         net (fo=1194, unset)         0.000     0.000    resultwriteinst/tm3_clk_v0
    SLICE_X53Y150                                                     r  resultwriteinst/dataout_reg[37]/C
                         clock pessimism              0.000     0.000    
    SLICE_X53Y150        FDRE (Hold_FDRE_C_D)         0.056     0.056    resultwriteinst/dataout_reg[37]
  -------------------------------------------------------------------
                         required time                         -0.056    
                         arrival time                           0.150    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 resultwriteinst/fifo3insta/data1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            resultwriteinst/fifo3insta/data0_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.152ns  (logic 0.104ns (68.381%)  route 0.048ns (31.619%))
  Logic Levels:           1  (LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  tm3_clk_v0
                         net (fo=1194, unset)         0.000     0.000    resultwriteinst/fifo3insta/tm3_clk_v0
    SLICE_X51Y141                                                     r  resultwriteinst/fifo3insta/data1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y141        FDRE (Prop_FDRE_C_Q)         0.051     0.051 r  resultwriteinst/fifo3insta/data1_reg[1]/Q
                         net (fo=1, estimated)        0.032     0.083    resultwriteinst/fifo3insta/n_0_data1_reg[1]
    SLICE_X51Y141                                                     r  resultwriteinst/fifo3insta/data0[1]_i_1/I2
    SLICE_X51Y141        LUT6 (Prop_LUT6_I2_O)        0.053     0.136 r  resultwriteinst/fifo3insta/data0[1]_i_1/O
                         net (fo=1, routed)           0.016     0.152    resultwriteinst/fifo3insta/n_0_data0[1]_i_1
    SLICE_X51Y141        FDRE                                         r  resultwriteinst/fifo3insta/data0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  tm3_clk_v0
                         net (fo=1194, unset)         0.000     0.000    resultwriteinst/fifo3insta/tm3_clk_v0
    SLICE_X51Y141                                                     r  resultwriteinst/fifo3insta/data0_reg[1]/C
                         clock pessimism              0.000     0.000    
    SLICE_X51Y141        FDRE (Hold_FDRE_C_D)         0.056     0.056    resultwriteinst/fifo3insta/data0_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.056    
                         arrival time                           0.152    
  -------------------------------------------------------------------
                         slack                                  0.096    




