<profile>

<section name = "Vitis HLS Report for 'DoCompute_Loop_VITIS_LOOP_268_1_proc27_Pipeline_VITIS_LOOP_268_1'" level="0">
<item name = "Date">Thu May 29 09:36:31 2025
</item>
<item name = "Version">2023.2.2 (Build 4101106 on Feb  9 2024)</item>
<item name = "Project">hw</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.390 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, ?, ?, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_268_1">?, ?, 3, 1, 1, ?, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 235, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 90, -</column>
<column name="Register">-, -, 298, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="o_15_fu_116_p2">+, 0, 0, 39, 32, 1</column>
<column name="t_26_fu_104_p2">+, 0, 0, 39, 32, 1</column>
<column name="ap_block_state3_pp0_stage0_iter2">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op27_read_state3">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln268_fu_99_p2">icmp, 0, 0, 39, 32, 32</column>
<column name="icmp_ln271_fu_110_p2">icmp, 0, 0, 39, 32, 1</column>
<column name="icmp_ln282_fu_122_p2">icmp, 0, 0, 39, 32, 2</column>
<column name="ap_block_pp0_stage0_01001">or, 0, 0, 2, 1, 1</column>
<column name="o_16_fu_128_p3">select, 0, 0, 32, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter2">9, 2, 1, 2</column>
<column name="ap_phi_mux_ei_6_phi_fu_72_p4">9, 2, 64, 128</column>
<column name="ap_phi_reg_pp0_iter3_ei_6_reg_69">9, 2, 64, 128</column>
<column name="ei_4_fu_38">9, 2, 32, 64</column>
<column name="inter1_blk_n">9, 2, 1, 2</column>
<column name="o_fu_42">9, 2, 32, 64</column>
<column name="t_4_fu_46">9, 2, 32, 64</column>
<column name="wa_in_12_blk_n">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="ap_phi_reg_pp0_iter1_ei_6_reg_69">64, 0, 64, 0</column>
<column name="ap_phi_reg_pp0_iter2_ei_6_reg_69">64, 0, 64, 0</column>
<column name="ap_phi_reg_pp0_iter3_ei_6_reg_69">64, 0, 64, 0</column>
<column name="ei_4_fu_38">32, 0, 32, 0</column>
<column name="icmp_ln268_reg_200">1, 0, 1, 0</column>
<column name="icmp_ln268_reg_200_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="icmp_ln271_reg_204">1, 0, 1, 0</column>
<column name="icmp_ln271_reg_204_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="o_fu_42">32, 0, 32, 0</column>
<column name="t_4_fu_46">32, 0, 32, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, DoCompute_Loop_VITIS_LOOP_268_1_proc27_Pipeline_VITIS_LOOP_268_1, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, DoCompute_Loop_VITIS_LOOP_268_1_proc27_Pipeline_VITIS_LOOP_268_1, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, DoCompute_Loop_VITIS_LOOP_268_1_proc27_Pipeline_VITIS_LOOP_268_1, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, DoCompute_Loop_VITIS_LOOP_268_1_proc27_Pipeline_VITIS_LOOP_268_1, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, DoCompute_Loop_VITIS_LOOP_268_1_proc27_Pipeline_VITIS_LOOP_268_1, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, DoCompute_Loop_VITIS_LOOP_268_1_proc27_Pipeline_VITIS_LOOP_268_1, return value</column>
<column name="inter1_dout">in, 64, ap_fifo, inter1, pointer</column>
<column name="inter1_num_data_valid">in, 8, ap_fifo, inter1, pointer</column>
<column name="inter1_fifo_cap">in, 8, ap_fifo, inter1, pointer</column>
<column name="inter1_empty_n">in, 1, ap_fifo, inter1, pointer</column>
<column name="inter1_read">out, 1, ap_fifo, inter1, pointer</column>
<column name="wa_in_12_din">out, 32, ap_fifo, wa_in_12, pointer</column>
<column name="wa_in_12_num_data_valid">in, 3, ap_fifo, wa_in_12, pointer</column>
<column name="wa_in_12_fifo_cap">in, 3, ap_fifo, wa_in_12, pointer</column>
<column name="wa_in_12_full_n">in, 1, ap_fifo, wa_in_12, pointer</column>
<column name="wa_in_12_write">out, 1, ap_fifo, wa_in_12, pointer</column>
<column name="totalIters">in, 32, ap_none, totalIters, scalar</column>
</table>
</item>
</section>
</profile>
