static void F_1 ( void )\r\n{\r\nF_2 ( & V_1 ,\r\n& V_2 ) ;\r\n}\r\nstatic void F_3 ( void )\r\n{\r\nF_4 ( & V_1 ) ;\r\n}\r\nvoid F_5 ( T_1 * V_3 ,\r\nT_2 * V_4 , int V_5 ,\r\nint V_6 ,\r\nconst T_3 * V_7 , T_4 V_8 )\r\n{\r\nT_2 V_9 ;\r\nT_5 * V_10 ;\r\nT_6 * V_11 = NULL ;\r\nif ( ( V_3 -> V_12 -> V_13 . V_14 ) || ( V_15 == NULL ) )\r\n{\r\nreturn;\r\n}\r\nF_6 ( & V_9 ) ;\r\nV_10 = F_7 ( V_8 , V_4 , & V_9 , V_16 , V_5 , V_6 ,\r\nV_17 | ( ! V_6 ? V_18 : 0 ) ) ;\r\nif ( ! V_10 || V_10 -> V_19 != V_8 ) {\r\nV_10 = F_8 ( V_8 , V_4 , & V_9 , V_16 ,\r\n( T_4 ) V_5 , ( T_4 ) V_6 ,\r\nV_20 | ( ! V_6 ? V_21 : 0 ) ) ;\r\n}\r\nF_9 ( V_10 , V_15 ) ;\r\nV_11 = ( T_6 * ) F_10 ( V_10 , V_22 ) ;\r\nif ( ! V_11 ) {\r\nV_11 = F_11 ( F_12 () , T_6 ) ;\r\nF_13 ( V_10 , V_22 , V_11 ) ;\r\n}\r\nF_14 ( V_11 -> V_7 , V_7 , V_23 ) ;\r\nV_11 -> V_8 = V_8 ;\r\nV_11 -> V_24 . V_25 = 0 ;\r\nV_11 -> V_24 . V_26 = - 1 ;\r\nV_11 -> V_24 . V_27 = 0 ;\r\nV_11 -> V_24 . V_28 = - 1 ;\r\nV_11 -> V_24 . V_29 = 0 ;\r\nV_11 -> V_24 . V_30 = 0 ;\r\nV_11 -> V_24 . V_31 = 0 ;\r\nV_11 -> V_24 . V_32 = 0 ;\r\nV_11 -> V_24 . V_33 = - 1 ;\r\nV_11 -> V_34 . V_25 = 0 ;\r\nV_11 -> V_34 . V_26 = - 1 ;\r\nV_11 -> V_34 . V_27 = 0 ;\r\nV_11 -> V_34 . V_28 = - 1 ;\r\nV_11 -> V_34 . V_29 = 0 ;\r\nV_11 -> V_34 . V_30 = 0 ;\r\nV_11 -> V_34 . V_31 = 0 ;\r\nV_11 -> V_34 . V_32 = 0 ;\r\nV_11 -> V_34 . V_33 = - 1 ;\r\n}\r\nstatic T_7 *\r\nF_15 ( T_8 * V_35 , T_1 * V_3 , T_4 V_36 )\r\n{\r\nT_7 * V_37 ;\r\nT_9 * V_38 ;\r\nT_9 * V_39 ;\r\nT_4 V_40 , V_41 , V_29 , V_30 , V_42 ;\r\nT_10 * V_43 ;\r\nV_37 = F_16 ( V_35 , V_3 , V_36 , NULL ) ;\r\nif ( V_3 -> V_12 -> V_13 . V_14 ) {\r\nif ( V_37 != NULL && V_37 -> V_13 & V_44 ) {\r\nreturn V_37 ;\r\n} else {\r\nreturn NULL ;\r\n}\r\n}\r\nif ( V_37 == NULL ) {\r\nreturn NULL ;\r\n}\r\nV_29 = 0 ;\r\nV_30 = 0 ;\r\nV_42 = 0 ;\r\nfor( V_38 = V_37 -> V_45 ; V_38 ; V_38 = V_38 -> V_45 ) {\r\nif ( V_42 != V_38 -> V_46 ) {\r\nV_29 += V_38 -> V_46 - V_42 ;\r\nif ( ( V_38 -> V_46 - V_42 ) > V_30 ) {\r\nV_30 = V_38 -> V_46 - V_42 ;\r\n}\r\n}\r\nV_42 = V_38 -> V_46 + 1 ;\r\n}\r\nV_41 = 0 ;\r\nV_39 = NULL ;\r\nfor( V_38 = V_37 -> V_45 ; V_38 ; V_38 = V_38 -> V_45 ) {\r\nif( ! V_39 || V_39 -> V_46 != V_38 -> V_46 ) {\r\nV_41 += V_38 -> V_47 ;\r\n}\r\nV_39 = V_38 ;\r\n}\r\nV_43 = ( T_10 * ) F_17 ( V_41 ) ;\r\nV_37 -> V_48 = F_18 ( V_43 , V_41 , V_41 ) ;\r\nV_37 -> V_47 = V_41 ;\r\nV_40 = 0 ;\r\nV_39 = NULL ;\r\nfor ( V_38 = V_37 -> V_45 ; V_38 && V_38 -> V_47 + V_40 <= V_41 ; V_38 = V_38 -> V_45 ) {\r\nif ( V_38 -> V_47 ) {\r\nif( ! V_39 || V_39 -> V_46 != V_38 -> V_46 ) {\r\nF_19 ( V_38 -> V_48 , V_43 + V_40 , 0 , V_38 -> V_47 ) ;\r\nV_40 += V_38 -> V_47 ;\r\n} else {\r\nV_38 -> V_13 |= V_49 ;\r\nV_37 -> V_13 |= V_49 ;\r\nif( ( V_39 -> V_47 != V_38 -> V_47 )\r\n|| F_20 ( V_39 -> V_48 , 0 , F_21 ( V_38 -> V_48 , 0 , V_39 -> V_47 ) , V_39 -> V_47 ) ) {\r\nV_38 -> V_13 |= V_50 ;\r\nV_37 -> V_13 |= V_50 ;\r\n}\r\n}\r\n}\r\nV_39 = V_38 ;\r\n}\r\nfor ( V_38 = V_37 -> V_45 ; V_38 ; V_38 = V_38 -> V_45 ) {\r\nif( V_38 -> V_48 ) {\r\nF_22 ( V_38 -> V_48 ) ;\r\nV_38 -> V_48 = NULL ;\r\n}\r\n}\r\nV_37 -> V_13 |= V_44 ;\r\nV_37 -> V_51 = V_3 -> V_52 ;\r\nF_23 ( V_3 -> V_53 , V_54 , L_1 , V_29 , V_30 ) ;\r\nV_55 -> V_29 = V_29 ;\r\nV_55 -> V_30 = V_30 ;\r\nreturn V_37 ;\r\n}\r\nstatic int\r\nF_24 ( T_11 * T_12 V_56 , int V_46 V_56 , T_13 * T_14 V_56 , T_15 * T_16 V_56 , int T_17 V_56 ) {\r\nV_46 = F_25 ( T_12 , V_46 , T_14 , T_16 , T_17 ,\r\n16 , & V_57 , TRUE , 7 , NULL ) ;\r\n#line 29 "./asn1/t38/t38.cnf"\r\nif ( V_58 ) {\r\nF_23 ( T_14 -> V_3 -> V_53 , V_54 , L_2 ,\r\nF_26 ( V_57 , V_59 , L_3 ) ) ;\r\n}\r\nif ( V_58 )\r\nV_60 -> V_61 = V_57 ;\r\nreturn V_46 ;\r\n}\r\nstatic int\r\nF_27 ( T_11 * T_12 V_56 , int V_46 V_56 , T_13 * T_14 V_56 , T_15 * T_16 V_56 , int T_17 V_56 ) {\r\nV_46 = F_25 ( T_12 , V_46 , T_14 , T_16 , T_17 ,\r\n9 , & V_62 , TRUE , 6 , NULL ) ;\r\n#line 41 "./asn1/t38/t38.cnf"\r\nif ( V_58 ) {\r\nF_23 ( T_14 -> V_3 -> V_53 , V_54 , L_4 ,\r\nF_26 ( V_62 , V_63 , L_3 ) ) ;\r\n}\r\nif ( V_58 )\r\nV_60 -> V_64 = V_62 ;\r\nreturn V_46 ;\r\n}\r\nstatic int\r\nF_28 ( T_11 * T_12 V_56 , int V_46 V_56 , T_13 * T_14 V_56 , T_15 * T_16 V_56 , int T_17 V_56 ) {\r\nV_46 = F_29 ( T_12 , V_46 , T_14 , T_16 , T_17 ,\r\nV_65 , V_66 ,\r\n& V_67 ) ;\r\n#line 22 "./asn1/t38/t38.cnf"\r\nif ( V_58 )\r\nV_60 -> V_68 = V_67 ;\r\nreturn V_46 ;\r\n}\r\nstatic int\r\nF_30 ( T_11 * T_12 V_56 , int V_46 V_56 , T_13 * T_14 V_56 , T_15 * T_16 V_56 , int T_17 V_56 ) {\r\nV_46 = F_25 ( T_12 , V_46 , T_14 , T_16 , T_17 ,\r\n8 , & V_69 , ( V_70 ) ? FALSE : TRUE , ( V_70 ) ? 0 : 4 , NULL ) ;\r\n#line 61 "./asn1/t38/t38.cnf"\r\nif ( V_58 ) {\r\nF_23 ( T_14 -> V_3 -> V_53 , V_54 , L_5 ,\r\nF_26 ( V_69 , V_71 , L_3 ) ) ;\r\n}\r\nif ( V_58 && ( V_72 < 2 ) ) {\r\nif ( V_69 == 2 || V_69 == 4 || V_69 == 7 ) {\r\nT_7 * V_73 = NULL ;\r\nT_11 * V_74 = NULL ;\r\nT_18 V_75 = T_14 -> V_3 -> V_76 ;\r\nT_14 -> V_3 -> V_76 = TRUE ;\r\nif ( V_55 -> V_26 != - 1 ) {\r\nV_73 = F_31 ( & V_1 ,\r\nT_12 , V_46 , T_14 -> V_3 ,\r\nV_55 -> V_25 ,\r\nNULL ,\r\nV_77 + V_72 - ( T_4 ) V_55 -> V_26 + ( T_4 ) V_55 -> V_32 ,\r\n0 ,\r\nFALSE ,\r\n0 ) ;\r\nif ( V_69 == 7 ) {\r\nif ( ! V_73 ) {\r\nF_15 ( & V_1 ,\r\nT_14 -> V_3 ,\r\nV_55 -> V_25\r\n) ;\r\n} else {\r\nF_32 ( T_14 -> V_3 -> V_53 , V_54 , L_6 ) ;\r\nF_33 ( V_60 -> V_78 , V_79 , L_7 ) ;\r\n}\r\nif ( V_55 -> V_29 ) {\r\nF_33 ( V_60 -> V_78 , V_79 , L_8 , V_55 -> V_29 , V_55 -> V_30 ) ;\r\n} else {\r\nF_33 ( V_60 -> V_78 , V_79 , L_7 ) ;\r\n}\r\nF_34 ( T_12 , V_46 , T_14 -> V_3 ,\r\nL_9 , V_73 , & V_80 , NULL , T_16 ) ;\r\nT_14 -> V_3 -> V_76 = V_75 ;\r\nV_60 -> V_31 = V_55 -> V_31 ;\r\nV_60 -> V_81 = V_55 -> V_25 ;\r\n} else {\r\nV_74 = F_34 ( T_12 , V_46 , T_14 -> V_3 ,\r\nL_9 , V_73 , & V_80 , NULL , T_16 ) ;\r\nT_14 -> V_3 -> V_76 = V_75 ;\r\nif ( V_74 ) F_35 ( ( V_82 ) ? V_82 : V_83 , V_74 , T_14 -> V_3 , T_16 , V_60 ) ;\r\n}\r\n} else {\r\nF_36 ( T_16 , T_14 -> V_3 , & V_84 , T_12 , V_46 , F_37 ( T_12 , V_46 ) ,\r\nL_10 ) ;\r\nF_32 ( T_14 -> V_3 -> V_53 , V_54 , L_11 ) ;\r\nT_14 -> V_3 -> V_76 = V_75 ;\r\n}\r\n}\r\nif ( V_85 && ( ( ( V_69 > 0 ) && ( V_69 < 6 ) ) || ( V_69 == 7 ) ) ) {\r\nV_86 -> V_25 = 0 ;\r\nV_86 -> V_26 = - 1 ;\r\nV_86 -> V_32 = 0 ;\r\nV_86 -> V_33 = - 1 ;\r\n}\r\nV_60 -> V_69 = V_69 ;\r\n}\r\nreturn V_46 ;\r\n}\r\nstatic int\r\nF_38 ( T_11 * T_12 V_56 , int V_46 V_56 , T_13 * T_14 V_56 , T_15 * T_16 V_56 , int T_17 V_56 ) {\r\n#line 151 "./asn1/t38/t38.cnf"\r\nT_11 * V_87 = NULL ;\r\nT_4 V_88 ;\r\nV_46 = F_39 ( T_12 , V_46 , T_14 , T_16 , T_17 ,\r\n1 , 65535 , FALSE , & V_87 ) ;\r\nV_88 = F_40 ( V_87 ) ;\r\n#line 158 "./asn1/t38/t38.cnf"\r\nif ( V_58 ) {\r\nif( V_88 < 8 ) {\r\nF_23 ( T_14 -> V_3 -> V_53 , V_54 , L_12 ,\r\nF_41 ( F_42 () , V_87 , 0 , V_88 ) ) ;\r\n}\r\nelse {\r\nF_23 ( T_14 -> V_3 -> V_53 , V_54 , L_13 ,\r\nF_41 ( F_42 () , V_87 , 0 , 7 ) ) ;\r\n}\r\n}\r\nif ( V_58 && ( V_72 < 2 ) ) {\r\nT_7 * V_73 = NULL ;\r\nif ( V_69 == 0 || V_69 == 6 ) {\r\nT_18 V_75 = T_14 -> V_3 -> V_76 ;\r\nT_14 -> V_3 -> V_76 = TRUE ;\r\nif ( V_89 && V_85 && ( V_55 -> V_25 == 0 ) ) {\r\nV_86 -> V_25 = T_14 -> V_3 -> V_52 ;\r\nV_86 -> V_26 = V_77 ;\r\nV_86 -> V_31 = F_43 ( & T_14 -> V_3 -> V_90 ) ;\r\nV_86 -> V_32 = 0 ;\r\nV_55 -> V_25 = V_86 -> V_25 ;\r\nV_55 -> V_26 = V_86 -> V_26 ;\r\nV_55 -> V_33 = V_86 -> V_33 ;\r\nV_55 -> V_32 = V_86 -> V_32 ;\r\nV_55 -> V_31 = V_86 -> V_31 ;\r\n}\r\nif ( V_77 == ( T_4 ) V_55 -> V_33 ) {\r\nV_55 -> V_32 ++ ;\r\nif( V_85 ) {\r\nV_86 -> V_32 = V_55 -> V_32 ;\r\n}\r\n}\r\nV_73 = F_31 ( & V_1 ,\r\nV_87 , 0 ,\r\nT_14 -> V_3 ,\r\nV_55 -> V_25 ,\r\nNULL ,\r\nV_77 - ( T_4 ) V_55 -> V_26 + ( T_4 ) V_55 -> V_32 ,\r\nV_88 ,\r\nTRUE ,\r\n0 ) ;\r\nV_55 -> V_33 = ( V_91 ) V_77 ;\r\nF_34 ( T_12 , V_46 , T_14 -> V_3 ,\r\nL_9 , V_73 , & V_80 , NULL , T_16 ) ;\r\nif ( ! V_73 ) {\r\nif ( V_69 == 0 ) {\r\nF_23 ( T_14 -> V_3 -> V_53 , V_54 , L_14 ,\r\nV_77 + ( T_4 ) V_55 -> V_32\r\n- ( T_4 ) V_55 -> V_26 ) ;\r\n} else {\r\nF_23 ( T_14 -> V_3 -> V_53 , V_54 , L_15 , V_77 - ( T_4 ) V_55 -> V_26 ) ;\r\n}\r\n}\r\nT_14 -> V_3 -> V_76 = V_75 ;\r\n}\r\n}\r\nreturn V_46 ;\r\n}\r\nstatic int\r\nF_44 ( T_11 * T_12 V_56 , int V_46 V_56 , T_13 * T_14 V_56 , T_15 * T_16 V_56 , int T_17 V_56 ) {\r\nV_46 = F_45 ( T_12 , V_46 , T_14 , T_16 , T_17 ,\r\nV_92 , V_93 ) ;\r\n#line 53 "./asn1/t38/t38.cnf"\r\nif ( V_58 ) V_72 ++ ;\r\nreturn V_46 ;\r\n}\r\nstatic int\r\nF_46 ( T_11 * T_12 V_56 , int V_46 V_56 , T_13 * T_14 V_56 , T_15 * T_16 V_56 , int T_17 V_56 ) {\r\nV_46 = F_47 ( T_12 , V_46 , T_14 , T_16 , T_17 ,\r\nV_94 , V_95 ) ;\r\nreturn V_46 ;\r\n}\r\nstatic int\r\nF_48 ( T_11 * T_12 V_56 , int V_46 V_56 , T_13 * T_14 V_56 , T_15 * T_16 V_56 , int T_17 V_56 ) {\r\nV_46 = F_45 ( T_12 , V_46 , T_14 , T_16 , T_17 ,\r\nV_96 , V_97 ) ;\r\nreturn V_46 ;\r\n}\r\nstatic int\r\nF_49 ( T_11 * T_12 V_56 , int V_46 V_56 , T_13 * T_14 V_56 , T_15 * T_16 V_56 , int T_17 V_56 ) {\r\nV_46 = F_50 ( T_12 , V_46 , T_14 , T_16 , T_17 ,\r\n0U , 65535U , & V_77 , FALSE ) ;\r\n#line 238 "./asn1/t38/t38.cnf"\r\nif ( V_58 )\r\nV_60 -> V_42 = V_77 ;\r\nF_23 ( T_14 -> V_3 -> V_53 , V_54 , L_16 , V_77 ) ;\r\nreturn V_46 ;\r\n}\r\nstatic int\r\nF_51 ( T_11 * T_12 V_56 , int V_46 V_56 , T_13 * T_14 V_56 , T_15 * T_16 V_56 , int T_17 V_56 ) {\r\n#line 246 "./asn1/t38/t38.cnf"\r\nV_58 = TRUE ;\r\nV_46 = F_52 ( T_12 , V_46 , T_14 , T_16 , T_17 , F_48 ) ;\r\n#line 248 "./asn1/t38/t38.cnf"\r\nif ( V_89 && ( ! T_14 -> V_3 -> V_13 . V_98 ) && ( ( V_91 ) V_77 != V_55 -> V_28 ) &&\r\n! ( V_60 -> V_68 == 1 && V_60 -> V_69 == 7 && V_60 -> V_81 == 0 ) )\r\nF_53 ( V_99 , T_14 -> V_3 , V_60 ) ;\r\nif ( V_85 ) V_86 -> V_28 = ( V_91 ) V_77 ;\r\nreturn V_46 ;\r\n}\r\nstatic int\r\nF_54 ( T_11 * T_12 V_56 , int V_46 V_56 , T_13 * T_14 V_56 , T_15 * T_16 V_56 , int T_17 V_56 ) {\r\nV_46 = F_52 ( T_12 , V_46 , T_14 , T_16 , T_17 , F_48 ) ;\r\nreturn V_46 ;\r\n}\r\nstatic int\r\nF_55 ( T_11 * T_12 V_56 , int V_46 V_56 , T_13 * T_14 V_56 , T_15 * T_16 V_56 , int T_17 V_56 ) {\r\nV_46 = F_47 ( T_12 , V_46 , T_14 , T_16 , T_17 ,\r\nV_100 , V_101 ) ;\r\nreturn V_46 ;\r\n}\r\nstatic int\r\nF_56 ( T_11 * T_12 V_56 , int V_46 V_56 , T_13 * T_14 V_56 , T_15 * T_16 V_56 , int T_17 V_56 ) {\r\nV_46 = F_57 ( T_12 , V_46 , T_14 , T_16 , T_17 , NULL ) ;\r\nreturn V_46 ;\r\n}\r\nstatic int\r\nF_58 ( T_11 * T_12 V_56 , int V_46 V_56 , T_13 * T_14 V_56 , T_15 * T_16 V_56 , int T_17 V_56 ) {\r\nV_46 = F_39 ( T_12 , V_46 , T_14 , T_16 , T_17 ,\r\nV_102 , V_102 , FALSE , NULL ) ;\r\nreturn V_46 ;\r\n}\r\nstatic int\r\nF_59 ( T_11 * T_12 V_56 , int V_46 V_56 , T_13 * T_14 V_56 , T_15 * T_16 V_56 , int T_17 V_56 ) {\r\nV_46 = F_47 ( T_12 , V_46 , T_14 , T_16 , T_17 ,\r\nV_103 , V_104 ) ;\r\nreturn V_46 ;\r\n}\r\nstatic int\r\nF_60 ( T_11 * T_12 V_56 , int V_46 V_56 , T_13 * T_14 V_56 , T_15 * T_16 V_56 , int T_17 V_56 ) {\r\nV_46 = F_45 ( T_12 , V_46 , T_14 , T_16 , T_17 ,\r\nV_105 , V_106 ) ;\r\nreturn V_46 ;\r\n}\r\nstatic int\r\nF_61 ( T_11 * T_12 V_56 , int V_46 V_56 , T_13 * T_14 V_56 , T_15 * T_16 V_56 , int T_17 V_56 ) {\r\n#line 258 "./asn1/t38/t38.cnf"\r\nV_58 = FALSE ;\r\nV_46 = F_29 ( T_12 , V_46 , T_14 , T_16 , T_17 ,\r\nV_107 , V_108 ,\r\nNULL ) ;\r\n#line 260 "./asn1/t38/t38.cnf"\r\nV_58 = TRUE ;\r\nreturn V_46 ;\r\n}\r\nstatic int\r\nF_62 ( T_11 * T_12 V_56 , int V_46 V_56 , T_13 * T_14 V_56 , T_15 * T_16 V_56 , int T_17 V_56 ) {\r\n#line 232 "./asn1/t38/t38.cnf"\r\nV_69 = 1 ;\r\nV_46 = F_45 ( T_12 , V_46 , T_14 , T_16 , T_17 ,\r\nV_109 , V_110 ) ;\r\nreturn V_46 ;\r\n}\r\nstatic int F_63 ( T_11 * T_12 V_56 , T_1 * V_3 V_56 , T_15 * T_16 V_56 , void * V_43 V_56 ) {\r\nint V_46 = 0 ;\r\nT_13 V_111 ;\r\nF_64 ( & V_111 , V_112 , TRUE , V_3 ) ;\r\nV_46 = F_48 ( T_12 , V_46 , & V_111 , T_16 , V_113 ) ;\r\nV_46 += 7 ; V_46 >>= 3 ;\r\nreturn V_46 ;\r\n}\r\nstatic int F_65 ( T_11 * T_12 V_56 , T_1 * V_3 V_56 , T_15 * T_16 V_56 , void * V_43 V_56 ) {\r\nint V_46 = 0 ;\r\nT_13 V_111 ;\r\nF_64 ( & V_111 , V_112 , TRUE , V_3 ) ;\r\nV_46 = F_62 ( T_12 , V_46 , & V_111 , T_16 , V_114 ) ;\r\nV_46 += 7 ; V_46 >>= 3 ;\r\nreturn V_46 ;\r\n}\r\nstatic void\r\nF_66 ( T_1 * V_3 )\r\n{\r\nV_115 ++ ;\r\nif ( V_115 == V_116 ) {\r\nV_115 = 0 ;\r\n}\r\nV_60 = & V_117 [ V_115 ] ;\r\nV_60 -> V_42 = 0 ;\r\nV_60 -> V_68 = 0 ;\r\nV_60 -> V_64 = 0 ;\r\nV_60 -> V_61 = 0 ;\r\nV_60 -> V_8 = 0 ;\r\nV_60 -> V_69 = 0 ;\r\nV_60 -> V_118 [ 0 ] = '\0' ;\r\nV_60 -> V_78 [ 0 ] = '\0' ;\r\nV_60 -> V_31 = 0 ;\r\nV_60 -> V_81 = 0 ;\r\nV_89 = NULL ;\r\nV_85 = NULL ;\r\nV_89 = ( T_6 * ) F_67 ( F_12 () , V_3 , V_22 , 0 ) ;\r\nV_119 = F_7 ( V_3 -> V_52 , & V_3 -> V_120 , & V_3 -> V_121 ,\r\nV_3 -> V_122 ,\r\nV_3 -> V_123 , V_3 -> V_124 , V_17 | V_18 ) ;\r\nif ( ! V_119 ) {\r\nV_119 = F_8 ( V_3 -> V_52 , & V_3 -> V_121 , & V_3 -> V_120 ,\r\nV_3 -> V_122 , V_3 -> V_124 , V_3 -> V_123 , V_17 | V_18 ) ;\r\nF_9 ( V_119 , V_15 ) ;\r\n}\r\nV_85 = ( T_6 * ) F_10 ( V_119 , V_22 ) ;\r\nif ( ! V_85 ) {\r\nV_85 = F_11 ( F_12 () , T_6 ) ;\r\nV_85 -> V_7 [ 0 ] = '\0' ;\r\nV_85 -> V_8 = 0 ;\r\nV_85 -> V_24 . V_25 = 0 ;\r\nV_85 -> V_24 . V_26 = - 1 ;\r\nV_85 -> V_24 . V_27 = 0 ;\r\nV_85 -> V_24 . V_28 = - 1 ;\r\nV_85 -> V_24 . V_29 = 0 ;\r\nV_85 -> V_24 . V_30 = 0 ;\r\nV_85 -> V_24 . V_31 = 0 ;\r\nV_85 -> V_24 . V_32 = 0 ;\r\nV_85 -> V_24 . V_33 = - 1 ;\r\nV_85 -> V_34 . V_25 = 0 ;\r\nV_85 -> V_34 . V_26 = - 1 ;\r\nV_85 -> V_34 . V_27 = 0 ;\r\nV_85 -> V_34 . V_28 = - 1 ;\r\nV_85 -> V_34 . V_29 = 0 ;\r\nV_85 -> V_34 . V_30 = 0 ;\r\nV_85 -> V_34 . V_31 = 0 ;\r\nV_85 -> V_34 . V_32 = 0 ;\r\nV_85 -> V_34 . V_33 = - 1 ;\r\nF_13 ( V_119 , V_22 , V_85 ) ;\r\n}\r\nif ( ! V_89 ) {\r\nV_89 = F_11 ( F_12 () , T_6 ) ;\r\nF_14 ( V_89 -> V_7 , V_85 -> V_7 , V_23 ) ;\r\nV_89 -> V_8 = V_85 -> V_8 ;\r\nmemcpy ( & ( V_89 -> V_24 ) , & ( V_85 -> V_24 ) , sizeof( V_125 ) ) ;\r\nmemcpy ( & ( V_89 -> V_34 ) , & ( V_85 -> V_34 ) , sizeof( V_125 ) ) ;\r\nF_68 ( F_12 () , V_3 , V_22 , 0 , V_89 ) ;\r\n}\r\nif ( F_69 ( & V_119 -> V_126 -> V_127 , & V_3 -> V_121 ) ) {\r\nV_86 = & ( V_85 -> V_24 ) ;\r\nV_55 = & ( V_89 -> V_24 ) ;\r\n} else {\r\nV_86 = & ( V_85 -> V_34 ) ;\r\nV_55 = & ( V_89 -> V_34 ) ;\r\n}\r\nV_60 -> V_8 = V_89 -> V_8 ;\r\n}\r\nstatic int\r\nF_70 ( T_11 * T_12 , T_1 * V_3 , T_15 * T_16 , void * V_43 V_56 )\r\n{\r\nT_10 V_128 ;\r\nT_19 * V_129 ;\r\nT_15 * V_130 ;\r\nT_4 V_46 = 0 ;\r\nif ( V_131 ) {\r\nV_128 = F_71 ( T_12 , V_46 ) ;\r\nif ( F_72 ( V_128 ) == 2 ) {\r\nreturn F_73 ( V_132 , T_12 , V_3 , T_16 ) ;\r\n}\r\n}\r\nF_74 ( V_3 -> V_53 , V_133 , L_17 ) ;\r\nF_75 ( V_3 -> V_53 , V_54 ) ;\r\nV_58 = TRUE ;\r\nV_72 = 0 ;\r\nV_129 = F_76 ( T_16 , V_22 , T_12 , 0 , - 1 , L_18 ) ;\r\nV_130 = F_77 ( V_129 , V_134 ) ;\r\nF_66 ( V_3 ) ;\r\nif ( V_135 ) {\r\nF_78 ( T_12 , V_130 , V_89 ) ;\r\n}\r\nF_32 ( V_3 -> V_53 , V_54 , L_19 ) ;\r\nV_46 = F_65 ( T_12 , V_3 , V_130 , NULL ) ;\r\nif ( F_37 ( T_12 , V_46 ) > 0 ) {\r\nF_36 ( V_130 , V_3 , & V_84 , T_12 , V_46 , F_37 ( T_12 , V_46 ) ,\r\nL_20 ) ;\r\nF_32 ( V_3 -> V_53 , V_54 , L_11 ) ;\r\n}\r\nreturn F_79 ( T_12 ) ;\r\n}\r\nstatic int\r\nF_80 ( T_11 * T_12 , T_1 * V_3 , T_15 * T_16 , void * V_43 V_56 )\r\n{\r\nT_19 * V_129 ;\r\nT_15 * V_130 ;\r\nT_4 V_46 = 0 ;\r\nT_11 * V_136 ;\r\nT_20 V_137 = 1 ;\r\nF_74 ( V_3 -> V_53 , V_133 , L_17 ) ;\r\nF_75 ( V_3 -> V_53 , V_54 ) ;\r\nV_58 = TRUE ;\r\nV_72 = 0 ;\r\nV_129 = F_76 ( T_16 , V_22 , T_12 , 0 , - 1 , L_18 ) ;\r\nV_130 = F_77 ( V_129 , V_134 ) ;\r\nF_66 ( V_3 ) ;\r\nif ( V_135 ) {\r\nF_78 ( T_12 , V_130 , V_89 ) ;\r\n}\r\nF_32 ( V_3 -> V_53 , V_54 , L_21 ) ;\r\nwhile( F_37 ( T_12 , V_46 ) > 0 )\r\n{\r\nV_136 = F_81 ( T_12 , V_46 ) ;\r\nV_46 += F_63 ( V_136 , V_3 , V_130 , NULL ) ;\r\nV_137 ++ ;\r\nif( F_37 ( T_12 , V_46 ) > 0 ) {\r\nif( V_138 == V_139 ) {\r\nF_36 ( V_130 , V_3 , & V_84 , T_12 , V_46 , F_37 ( T_12 , V_46 ) ,\r\nL_20 ) ;\r\nF_32 ( V_3 -> V_53 , V_54 , L_11 ) ;\r\nbreak;\r\n} else {\r\nF_23 ( V_3 -> V_53 , V_54 , L_22 , V_137 ) ;\r\n}\r\n}\r\n}\r\nreturn F_79 ( T_12 ) ;\r\n}\r\nstatic int\r\nF_82 ( T_11 * T_12 , T_1 * V_3 , T_15 * T_16 , void * V_43 V_56 )\r\n{\r\nV_58 = TRUE ;\r\nif( V_138 == V_139 ) {\r\nF_83 ( T_12 , V_3 , T_16 , V_140 , V_141 ) ;\r\n}\r\nelse if( ( V_138 == V_142 ) || ( F_84 ( T_12 , 1 ) == - 1 ) ) {\r\nF_80 ( T_12 , V_3 , T_16 , V_43 ) ;\r\n}\r\nelse {\r\nF_83 ( T_12 , V_3 , T_16 , V_140 , V_141 ) ;\r\n}\r\nreturn F_79 ( T_12 ) ;\r\n}\r\nvoid\r\nF_78 ( T_11 * T_12 , T_15 * T_16 , T_6 * V_143 )\r\n{\r\nT_15 * V_144 ;\r\nT_19 * V_145 ;\r\nif ( ! V_143 || V_143 -> V_8 == 0 ) {\r\nreturn;\r\n}\r\nV_145 = F_85 ( T_16 , V_146 , T_12 , 0 , 0 ,\r\nL_23 ,\r\nL_24 ,\r\nV_143 -> V_7 ,\r\nV_143 -> V_8 ) ;\r\nF_86 ( V_145 ) ;\r\nV_144 = F_77 ( V_145 , V_147 ) ;\r\nif ( V_144 )\r\n{\r\nT_19 * V_148 = F_87 ( V_144 , V_149 ,\r\nT_12 , 0 , 0 , V_143 -> V_8 ) ;\r\nF_86 ( V_148 ) ;\r\nV_148 = F_88 ( V_144 , V_150 ,\r\nT_12 , 0 , 0 , V_143 -> V_7 ) ;\r\nF_86 ( V_148 ) ;\r\n}\r\n}\r\nvoid\r\nF_89 ( void )\r\n{\r\nstatic T_21 V_151 [] =\r\n{\r\n#line 1 "./asn1/t38/packet-t38-hfarr.c"\r\n{ & V_113 ,\r\n{ L_25 , L_26 ,\r\nV_152 , V_153 , NULL , 0 ,\r\nNULL , V_154 } } ,\r\n{ & V_114 ,\r\n{ L_27 , L_28 ,\r\nV_152 , V_153 , NULL , 0 ,\r\nNULL , V_154 } } ,\r\n{ & V_155 ,\r\n{ L_29 , L_30 ,\r\nV_156 , V_157 , F_90 ( V_158 ) , 0 ,\r\nNULL , V_154 } } ,\r\n{ & V_159 ,\r\n{ L_31 , L_32 ,\r\nV_156 , V_157 , NULL , 0 ,\r\nNULL , V_154 } } ,\r\n{ & V_160 ,\r\n{ L_33 , L_34 ,\r\nV_156 , V_157 , F_90 ( V_59 ) , 0 ,\r\nNULL , V_154 } } ,\r\n{ & V_161 ,\r\n{ L_35 , L_36 ,\r\nV_156 , V_157 , F_90 ( V_63 ) , 0 ,\r\nNULL , V_154 } } ,\r\n{ & V_162 ,\r\n{ L_37 , L_38 ,\r\nV_152 , V_153 , NULL , 0 ,\r\nNULL , V_154 } } ,\r\n{ & V_163 ,\r\n{ L_39 , L_40 ,\r\nV_156 , V_157 , F_90 ( V_71 ) , 0 ,\r\nNULL , V_154 } } ,\r\n{ & V_164 ,\r\n{ L_41 , L_42 ,\r\nV_165 , V_153 , NULL , 0 ,\r\nNULL , V_154 } } ,\r\n{ & V_166 ,\r\n{ L_43 , L_44 ,\r\nV_156 , V_157 , NULL , 0 ,\r\nNULL , V_154 } } ,\r\n{ & V_167 ,\r\n{ L_45 , L_46 ,\r\nV_152 , V_153 , NULL , 0 ,\r\nNULL , V_154 } } ,\r\n{ & V_168 ,\r\n{ L_47 , L_48 ,\r\nV_156 , V_157 , F_90 ( V_169 ) , 0 ,\r\nNULL , V_154 } } ,\r\n{ & V_170 ,\r\n{ L_49 , L_50 ,\r\nV_156 , V_157 , NULL , 0 ,\r\nNULL , V_154 } } ,\r\n{ & V_171 ,\r\n{ L_51 , L_52 ,\r\nV_152 , V_153 , NULL , 0 ,\r\nL_53 , V_154 } } ,\r\n{ & V_172 ,\r\n{ L_54 , L_55 ,\r\nV_152 , V_153 , NULL , 0 ,\r\nNULL , V_154 } } ,\r\n{ & V_173 ,\r\n{ L_56 , L_57 ,\r\nV_174 , V_157 , NULL , 0 ,\r\nL_58 , V_154 } } ,\r\n{ & V_175 ,\r\n{ L_59 , L_60 ,\r\nV_156 , V_157 , NULL , 0 ,\r\nNULL , V_154 } } ,\r\n{ & V_176 ,\r\n{ L_61 , L_62 ,\r\nV_165 , V_153 , NULL , 0 ,\r\nL_63 , V_154 } } ,\r\n#line 658 "./asn1/t38/packet-t38-template.c"\r\n{ & V_146 ,\r\n{ L_64 , L_65 , V_177 , V_153 ,\r\nNULL , 0x0 , L_66 , V_154 } } ,\r\n{ & V_149 ,\r\n{ L_67 , L_68 , V_178 , V_153 ,\r\nNULL , 0x0 , L_69 , V_154 } } ,\r\n{ & V_150 ,\r\n{ L_70 , L_71 , V_177 , V_153 ,\r\nNULL , 0x0 , L_72 , V_154 } } ,\r\n{ & V_179 ,\r\n{ L_73 , L_74 ,\r\nV_152 , V_153 , NULL , 0x00 , NULL , V_154 } } ,\r\n{ & V_180 ,\r\n{ L_75 , L_76 ,\r\nV_178 , V_153 , NULL , 0x00 , NULL , V_154 } } ,\r\n{ & V_181 ,\r\n{ L_77 , L_78 ,\r\nV_182 , V_153 , NULL , 0x0 , NULL , V_154 } } ,\r\n{ & V_183 ,\r\n{ L_79 ,\r\nL_80 ,\r\nV_182 , V_153 , NULL , 0x0 , NULL , V_154 } } ,\r\n{ & V_184 ,\r\n{ L_81 ,\r\nL_82 ,\r\nV_182 , V_153 , NULL , 0x0 , NULL , V_154 } } ,\r\n{ & V_185 ,\r\n{ L_83 , L_84 ,\r\nV_182 , V_153 , NULL , 0x0 , NULL , V_154 } } ,\r\n{ & V_186 ,\r\n{ L_85 , L_86 ,\r\nV_178 , V_153 , NULL , 0x00 , NULL , V_154 } } ,\r\n{ & V_187 ,\r\n{ L_87 , L_88 ,\r\nV_156 , V_157 , NULL , 0x00 , NULL , V_154 } } ,\r\n{ & V_188 ,\r\n{ L_89 , L_90 ,\r\nV_178 , V_153 , NULL , 0x00 , NULL , V_154 } } ,\r\n{ & V_189 ,\r\n{ L_91 , L_92 ,\r\nV_156 , V_157 , NULL , 0x00 , NULL , V_154 } } ,\r\n} ;\r\nstatic T_22 * V_190 [] =\r\n{\r\n& V_134 ,\r\n#line 1 "./asn1/t38/packet-t38-ettarr.c"\r\n& V_96 ,\r\n& V_65 ,\r\n& V_94 ,\r\n& V_92 ,\r\n& V_109 ,\r\n& V_107 ,\r\n& V_100 ,\r\n& V_105 ,\r\n& V_103 ,\r\n#line 705 "./asn1/t38/packet-t38-template.c"\r\n& V_147 ,\r\n& V_191 ,\r\n& V_192\r\n} ;\r\nstatic T_23 V_193 [] = {\r\n{ & V_84 , { L_93 , V_194 , V_195 , L_94 , V_196 } } ,\r\n} ;\r\nT_24 * V_197 ;\r\nT_25 * V_198 ;\r\nV_22 = F_91 ( L_17 , L_17 , L_95 ) ;\r\nF_92 ( V_22 , V_151 , F_93 ( V_151 ) ) ;\r\nF_94 ( V_190 , F_93 ( V_190 ) ) ;\r\nV_198 = F_95 ( V_22 ) ;\r\nF_96 ( V_198 , V_193 , F_93 ( V_193 ) ) ;\r\nF_97 ( L_96 , F_70 , V_22 ) ;\r\nF_98 ( F_1 ) ;\r\nF_99 ( F_3 ) ;\r\nV_99 = F_100 ( L_95 ) ;\r\nV_197 = F_101 ( V_22 , V_199 ) ;\r\nF_102 ( V_197 , L_97 ,\r\nL_98 ,\r\nL_99\r\nL_100 ,\r\n& V_70 ) ;\r\nF_102 ( V_197 , L_101 ,\r\nL_102 ,\r\nL_103\r\nL_104\r\nL_105 ,\r\n& V_131 ) ;\r\nF_103 ( V_197 , L_106 ) ;\r\nF_103 ( V_197 , L_107 ) ;\r\nF_102 ( V_197 , L_108 ,\r\nL_109 ,\r\nL_110\r\nL_111\r\nL_112\r\nL_113 ,\r\n& V_140 ) ;\r\nF_104 ( V_197 , L_114 ,\r\nL_115 ,\r\nL_116 ,\r\n( T_22 * ) & V_138 , V_200 , FALSE ) ;\r\nF_102 ( V_197 , L_117 ,\r\nL_118 ,\r\nL_119\r\nL_120 ,\r\n& V_135 ) ;\r\n}\r\nvoid\r\nV_199 ( void )\r\n{\r\nstatic T_18 V_201 = FALSE ;\r\nif ( ! V_201 ) {\r\nV_15 = F_105 ( F_70 , V_22 ) ;\r\nV_202 = F_105 ( F_82 , V_22 ) ;\r\nV_141 = F_105 ( F_80 , V_22 ) ;\r\nV_132 = F_106 ( L_121 , V_22 ) ;\r\nV_82 = F_106 ( L_122rtpL_123data"
