<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Motor_controller.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="netgen"/>
    <file xil_pn:fileType="FILE_NETGEN_REPORT" xil_pn:name="netgen/synthesis/pwm_generator_synthesis.nlf"/>
    <file xil_pn:fileType="FILE_VHDL" xil_pn:name="netgen/synthesis/pwm_generator_synthesis.vhd"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="pwm_generator.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="pwm_generator.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="pwm_generator.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="pwm_generator.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="pwm_generator.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="pwm_generator.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="pwm_generator.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="pwm_generator.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="pwm_generator_envsettings.html"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="pwm_generator_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="pwm_generator_summary.html"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="pwm_generator_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="pwm_generator_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="pwm_generator_tb_isim_beh.wdb"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="pwm_generator_tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="pwm_generator_xst.xrpt"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1416506987" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1416506987">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1416565266" xil_pn:in_ck="7707136843251844717" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1416565266">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="globe_package.vhd"/>
      <outfile xil_pn:name="pwm_generator.vhd"/>
      <outfile xil_pn:name="pwm_generator_tb.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1416563166" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="388289942209849989" xil_pn:start_ts="1416563166">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1416563166" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-5744456995985736439" xil_pn:start_ts="1416563166">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1416506987" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-5747518090992665811" xil_pn:start_ts="1416506987">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1416565266" xil_pn:in_ck="7707136843251844717" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1416565266">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="globe_package.vhd"/>
      <outfile xil_pn:name="pwm_generator.vhd"/>
      <outfile xil_pn:name="pwm_generator_tb.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1416565271" xil_pn:in_ck="7707136843251844717" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="5868401728406387597" xil_pn:start_ts="1416565266">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="pwm_generator_tb_beh.prj"/>
      <outfile xil_pn:name="pwm_generator_tb_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1416565271" xil_pn:in_ck="6664220089913225095" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="8428867399894515483" xil_pn:start_ts="1416565271">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="pwm_generator_tb_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1416406453" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1416406453">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1416406453" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="6999993671258297889" xil_pn:start_ts="1416406453">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1416406453" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-5747518090992665811" xil_pn:start_ts="1416406453">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1416406453" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1416406453">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1416406453" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-3311121040760554723" xil_pn:start_ts="1416406453">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1416406453" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="8912443121649815033" xil_pn:start_ts="1416406453">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1416406453" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="2749115194524000695" xil_pn:start_ts="1416406453">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1416507594" xil_pn:in_ck="274047099410819086" xil_pn:name="TRANEXT_xstsynthesize_virtex6" xil_pn:prop_ck="-1267283584400116633" xil_pn:start_ts="1416507581">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputRemoved"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="pwm_generator.lso"/>
      <outfile xil_pn:name="pwm_generator.ngc"/>
      <outfile xil_pn:name="pwm_generator.ngr"/>
      <outfile xil_pn:name="pwm_generator.prj"/>
      <outfile xil_pn:name="pwm_generator.stx"/>
      <outfile xil_pn:name="pwm_generator.syr"/>
      <outfile xil_pn:name="pwm_generator.xst"/>
      <outfile xil_pn:name="pwm_generator_tb_stx_beh.prj"/>
      <outfile xil_pn:name="pwm_generator_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1416406465" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="3405167978615174322" xil_pn:start_ts="1416406465">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1416505718" xil_pn:in_ck="-6133899205428736640" xil_pn:name="TRAN_postSynthesisSimModel" xil_pn:prop_ck="-6542613769854791440" xil_pn:start_ts="1416505713">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name="netgen"/>
      <outfile xil_pn:name="netgen/synthesis/pwm_generator_synthesis.nlf"/>
      <outfile xil_pn:name="netgen/synthesis/pwm_generator_synthesis.vhd"/>
    </transform>
  </transforms>

</generated_project>
