# spike
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -std=c++11 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -x c++-header ./tb/riscv-isa-sim/riscv/insn_template.h -o insn_template.h.gch

# [2020-01-30][NOTE][Pawel Kudlak] _ALDEC_SPIKE_LOG 'c' macro is only for tests automatization using 'do' macros. 
# It provides extra logs from SPIKE. 
# This WA mustn't be commit on github !!!
ccomp -dpi -pli -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -std=c++11 -D_ALDEC_SPIKE_LOG -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tb/riscv-isa-sim/riscv/processor.cc

ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -std=c++11 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tb/riscv-isa-sim/riscv/execute.cc
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -std=c++11 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tb/riscv-isa-sim/riscv/dts.cc
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -std=c++11 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tb/riscv-isa-sim/riscv/sim.cc
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -std=c++11 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tb/riscv-isa-sim/riscv/interactive.cc
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -std=c++11 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tb/riscv-isa-sim/riscv/trap.cc
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -std=c++11 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tb/riscv-isa-sim/riscv/cachesim.cc
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -std=c++11 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tb/riscv-isa-sim/riscv/mmu.cc
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -std=c++11 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tb/riscv-isa-sim/spike_main/disasm.cc
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -std=c++11 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tb/riscv-isa-sim/riscv/extension.cc
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -std=c++11 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tb/riscv-isa-sim/riscv/extensions.cc
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -std=c++11 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tb/riscv-isa-sim/riscv/rocc.cc
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -std=c++11 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tb/riscv-isa-sim/riscv/regnames.cc
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -std=c++11 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tb/riscv-isa-sim/riscv/devices.cc
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -std=c++11 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tb/riscv-isa-sim/riscv/rom.cc
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -std=c++11 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tb/riscv-isa-sim/riscv/clint.cc

ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -std=c++11 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tb/riscv-isa-sim/riscv/uart.cc
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -std=c++11 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tb/riscv-isa-sim/riscv/dump.cc

ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -std=c++11 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tb/riscv-isa-sim/riscv/debug_module.cc
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -std=c++11 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tb/riscv-isa-sim/riscv/remote_bitbang.cc
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -std=c++11 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tb/riscv-isa-sim/riscv/jtag_dtm.cc


ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -std=c++11 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tmp_riv/riscv-isa-sim/build/instructions/xori.cc
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -std=c++11 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tmp_riv/riscv-isa-sim/build/instructions/xor.cc
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -std=c++11 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tmp_riv/riscv-isa-sim/build/instructions/wfi.cc
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -std=c++11 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tmp_riv/riscv-isa-sim/build/instructions/sw.cc
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -std=c++11 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tmp_riv/riscv-isa-sim/build/instructions/subw.cc
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -std=c++11 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tmp_riv/riscv-isa-sim/build/instructions/sub.cc
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -std=c++11 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tmp_riv/riscv-isa-sim/build/instructions/srlw.cc
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -std=c++11 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tmp_riv/riscv-isa-sim/build/instructions/srliw.cc
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -std=c++11 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tmp_riv/riscv-isa-sim/build/instructions/srli.cc
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -std=c++11 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tmp_riv/riscv-isa-sim/build/instructions/srl.cc
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -std=c++11 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tmp_riv/riscv-isa-sim/build/instructions/sret.cc
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -std=c++11 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tmp_riv/riscv-isa-sim/build/instructions/sraw.cc
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -std=c++11 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tmp_riv/riscv-isa-sim/build/instructions/sraiw.cc
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -std=c++11 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tmp_riv/riscv-isa-sim/build/instructions/srai.cc
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -std=c++11 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tmp_riv/riscv-isa-sim/build/instructions/sra.cc
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -std=c++11 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tmp_riv/riscv-isa-sim/build/instructions/sltu.cc
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -std=c++11 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tmp_riv/riscv-isa-sim/build/instructions/sltiu.cc
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -std=c++11 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tmp_riv/riscv-isa-sim/build/instructions/slti.cc
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -std=c++11 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tmp_riv/riscv-isa-sim/build/instructions/slt.cc
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -std=c++11 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tmp_riv/riscv-isa-sim/build/instructions/sllw.cc
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -std=c++11 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tmp_riv/riscv-isa-sim/build/instructions/slliw.cc
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -std=c++11 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tmp_riv/riscv-isa-sim/build/instructions/slli.cc
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -std=c++11 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tmp_riv/riscv-isa-sim/build/instructions/sll.cc
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -std=c++11 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tmp_riv/riscv-isa-sim/build/instructions/sh.cc
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -std=c++11 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tmp_riv/riscv-isa-sim/build/instructions/sfence_vma.cc
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -std=c++11 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tmp_riv/riscv-isa-sim/build/instructions/sd.cc
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -std=c++11 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tmp_riv/riscv-isa-sim/build/instructions/sc_w.cc
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -std=c++11 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tmp_riv/riscv-isa-sim/build/instructions/sc_d.cc
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -std=c++11 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tmp_riv/riscv-isa-sim/build/instructions/sb.cc
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -std=c++11 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tmp_riv/riscv-isa-sim/build/instructions/remw.cc
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -std=c++11 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tmp_riv/riscv-isa-sim/build/instructions/remuw.cc
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -std=c++11 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tmp_riv/riscv-isa-sim/build/instructions/remu.cc
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -std=c++11 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tmp_riv/riscv-isa-sim/build/instructions/rem.cc
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -std=c++11 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tmp_riv/riscv-isa-sim/build/instructions/ori.cc
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -std=c++11 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tmp_riv/riscv-isa-sim/build/instructions/or.cc
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -std=c++11 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tmp_riv/riscv-isa-sim/build/instructions/mulw.cc
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -std=c++11 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tmp_riv/riscv-isa-sim/build/instructions/mulhu.cc
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -std=c++11 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tmp_riv/riscv-isa-sim/build/instructions/mulhsu.cc
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -std=c++11 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tmp_riv/riscv-isa-sim/build/instructions/mulh.cc
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -std=c++11 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tmp_riv/riscv-isa-sim/build/instructions/mul.cc
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -std=c++11 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tmp_riv/riscv-isa-sim/build/instructions/mret.cc
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -std=c++11 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tmp_riv/riscv-isa-sim/build/instructions/lwu.cc
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -std=c++11 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tmp_riv/riscv-isa-sim/build/instructions/lw.cc
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -std=c++11 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tmp_riv/riscv-isa-sim/build/instructions/lui.cc
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -std=c++11 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tmp_riv/riscv-isa-sim/build/instructions/lr_w.cc
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -std=c++11 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tmp_riv/riscv-isa-sim/build/instructions/lr_d.cc
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -std=c++11 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tmp_riv/riscv-isa-sim/build/instructions/lhu.cc
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -std=c++11 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tmp_riv/riscv-isa-sim/build/instructions/lh.cc
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -std=c++11 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tmp_riv/riscv-isa-sim/build/instructions/ld.cc
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -std=c++11 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tmp_riv/riscv-isa-sim/build/instructions/lbu.cc
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -std=c++11 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tmp_riv/riscv-isa-sim/build/instructions/lb.cc
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -std=c++11 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tmp_riv/riscv-isa-sim/build/instructions/jalr.cc
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -std=c++11 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tmp_riv/riscv-isa-sim/build/instructions/jal.cc
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -std=c++11 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tmp_riv/riscv-isa-sim/build/instructions/fsw.cc
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -std=c++11 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tmp_riv/riscv-isa-sim/build/instructions/fsub_s.cc
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -std=c++11 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tmp_riv/riscv-isa-sim/build/instructions/fsub_q.cc
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -std=c++11 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tmp_riv/riscv-isa-sim/build/instructions/fsub_d.cc
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -std=c++11 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tmp_riv/riscv-isa-sim/build/instructions/fsqrt_s.cc
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -std=c++11 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tmp_riv/riscv-isa-sim/build/instructions/fsqrt_q.cc
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -std=c++11 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tmp_riv/riscv-isa-sim/build/instructions/fsqrt_d.cc
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -std=c++11 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tmp_riv/riscv-isa-sim/build/instructions/fsq.cc
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -std=c++11 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tmp_riv/riscv-isa-sim/build/instructions/fsgnjx_s.cc
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -std=c++11 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tmp_riv/riscv-isa-sim/build/instructions/fsgnjx_q.cc
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -std=c++11 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tmp_riv/riscv-isa-sim/build/instructions/fsgnjx_d.cc
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -std=c++11 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tmp_riv/riscv-isa-sim/build/instructions/fsgnjn_s.cc
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -std=c++11 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tmp_riv/riscv-isa-sim/build/instructions/fsgnjn_q.cc
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -std=c++11 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tmp_riv/riscv-isa-sim/build/instructions/fsgnjn_d.cc
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -std=c++11 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tmp_riv/riscv-isa-sim/build/instructions/fsgnj_s.cc
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -std=c++11 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tmp_riv/riscv-isa-sim/build/instructions/fsgnj_q.cc
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -std=c++11 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tmp_riv/riscv-isa-sim/build/instructions/fsgnj_d.cc
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -std=c++11 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tmp_riv/riscv-isa-sim/build/instructions/fsd.cc
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -std=c++11 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tmp_riv/riscv-isa-sim/build/instructions/fnmsub_s.cc
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -std=c++11 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tmp_riv/riscv-isa-sim/build/instructions/fnmsub_q.cc
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -std=c++11 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tmp_riv/riscv-isa-sim/build/instructions/fnmsub_d.cc
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -std=c++11 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tmp_riv/riscv-isa-sim/build/instructions/fnmadd_s.cc
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -std=c++11 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tmp_riv/riscv-isa-sim/build/instructions/fnmadd_q.cc
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -std=c++11 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tmp_riv/riscv-isa-sim/build/instructions/fnmadd_d.cc
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -std=c++11 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tmp_riv/riscv-isa-sim/build/instructions/fmv_x_w.cc
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -std=c++11 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tmp_riv/riscv-isa-sim/build/instructions/fmv_x_d.cc
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -std=c++11 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tmp_riv/riscv-isa-sim/build/instructions/fmv_w_x.cc
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -std=c++11 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tmp_riv/riscv-isa-sim/build/instructions/fmv_d_x.cc
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -std=c++11 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tmp_riv/riscv-isa-sim/build/instructions/fmul_s.cc
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -std=c++11 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tmp_riv/riscv-isa-sim/build/instructions/fmul_q.cc
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -std=c++11 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tmp_riv/riscv-isa-sim/build/instructions/fmul_d.cc
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -std=c++11 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tmp_riv/riscv-isa-sim/build/instructions/fmsub_s.cc
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -std=c++11 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tmp_riv/riscv-isa-sim/build/instructions/fmsub_q.cc
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -std=c++11 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tmp_riv/riscv-isa-sim/build/instructions/fmsub_d.cc
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -std=c++11 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tmp_riv/riscv-isa-sim/build/instructions/fmin_s.cc
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -std=c++11 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tmp_riv/riscv-isa-sim/build/instructions/fmin_q.cc
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -std=c++11 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tmp_riv/riscv-isa-sim/build/instructions/fmin_d.cc
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -std=c++11 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tmp_riv/riscv-isa-sim/build/instructions/fmax_s.cc
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -std=c++11 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tmp_riv/riscv-isa-sim/build/instructions/fmax_q.cc
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -std=c++11 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tmp_riv/riscv-isa-sim/build/instructions/fmax_d.cc
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -std=c++11 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tmp_riv/riscv-isa-sim/build/instructions/fmadd_s.cc
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -std=c++11 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tmp_riv/riscv-isa-sim/build/instructions/fmadd_q.cc
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -std=c++11 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tmp_riv/riscv-isa-sim/build/instructions/fmadd_d.cc
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -std=c++11 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tmp_riv/riscv-isa-sim/build/instructions/flw.cc
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -std=c++11 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tmp_riv/riscv-isa-sim/build/instructions/flt_s.cc
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -std=c++11 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tmp_riv/riscv-isa-sim/build/instructions/flt_q.cc
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -std=c++11 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tmp_riv/riscv-isa-sim/build/instructions/flt_d.cc
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -std=c++11 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tmp_riv/riscv-isa-sim/build/instructions/flq.cc
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -std=c++11 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tmp_riv/riscv-isa-sim/build/instructions/fle_s.cc
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -std=c++11 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tmp_riv/riscv-isa-sim/build/instructions/fle_q.cc
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -std=c++11 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tmp_riv/riscv-isa-sim/build/instructions/fle_d.cc
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -std=c++11 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tmp_riv/riscv-isa-sim/build/instructions/fld.cc
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -std=c++11 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tmp_riv/riscv-isa-sim/build/instructions/feq_s.cc
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -std=c++11 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tmp_riv/riscv-isa-sim/build/instructions/feq_q.cc
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -std=c++11 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tmp_riv/riscv-isa-sim/build/instructions/feq_d.cc
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -std=c++11 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tmp_riv/riscv-isa-sim/build/instructions/fence_i.cc
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -std=c++11 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tmp_riv/riscv-isa-sim/build/instructions/fence.cc
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -std=c++11 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tmp_riv/riscv-isa-sim/build/instructions/fdiv_s.cc
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -std=c++11 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tmp_riv/riscv-isa-sim/build/instructions/fdiv_q.cc
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -std=c++11 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tmp_riv/riscv-isa-sim/build/instructions/fdiv_d.cc
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -std=c++11 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tmp_riv/riscv-isa-sim/build/instructions/fcvt_wu_s.cc
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -std=c++11 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tmp_riv/riscv-isa-sim/build/instructions/fcvt_wu_q.cc
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -std=c++11 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tmp_riv/riscv-isa-sim/build/instructions/fcvt_wu_d.cc
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -std=c++11 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tmp_riv/riscv-isa-sim/build/instructions/fcvt_w_s.cc
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -std=c++11 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tmp_riv/riscv-isa-sim/build/instructions/fcvt_w_q.cc
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -std=c++11 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tmp_riv/riscv-isa-sim/build/instructions/fcvt_w_d.cc
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -std=c++11 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tmp_riv/riscv-isa-sim/build/instructions/fcvt_s_wu.cc
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -std=c++11 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tmp_riv/riscv-isa-sim/build/instructions/fcvt_s_w.cc
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -std=c++11 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tmp_riv/riscv-isa-sim/build/instructions/fcvt_s_q.cc
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -std=c++11 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tmp_riv/riscv-isa-sim/build/instructions/fcvt_s_lu.cc
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -std=c++11 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tmp_riv/riscv-isa-sim/build/instructions/fcvt_s_l.cc
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -std=c++11 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tmp_riv/riscv-isa-sim/build/instructions/fcvt_s_d.cc
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -std=c++11 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tmp_riv/riscv-isa-sim/build/instructions/fcvt_q_wu.cc
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -std=c++11 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tmp_riv/riscv-isa-sim/build/instructions/fcvt_q_w.cc
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -std=c++11 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tmp_riv/riscv-isa-sim/build/instructions/fcvt_q_s.cc
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -std=c++11 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tmp_riv/riscv-isa-sim/build/instructions/fcvt_q_lu.cc
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -std=c++11 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tmp_riv/riscv-isa-sim/build/instructions/fcvt_q_l.cc
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -std=c++11 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tmp_riv/riscv-isa-sim/build/instructions/fcvt_q_d.cc
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -std=c++11 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tmp_riv/riscv-isa-sim/build/instructions/fcvt_lu_s.cc
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -std=c++11 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tmp_riv/riscv-isa-sim/build/instructions/fcvt_lu_q.cc
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -std=c++11 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tmp_riv/riscv-isa-sim/build/instructions/fcvt_lu_d.cc
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -std=c++11 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tmp_riv/riscv-isa-sim/build/instructions/fcvt_l_s.cc
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -std=c++11 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tmp_riv/riscv-isa-sim/build/instructions/fcvt_l_q.cc
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -std=c++11 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tmp_riv/riscv-isa-sim/build/instructions/fcvt_l_d.cc
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -std=c++11 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tmp_riv/riscv-isa-sim/build/instructions/fcvt_d_wu.cc
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -std=c++11 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tmp_riv/riscv-isa-sim/build/instructions/fcvt_d_w.cc
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -std=c++11 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tmp_riv/riscv-isa-sim/build/instructions/fcvt_d_s.cc
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -std=c++11 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tmp_riv/riscv-isa-sim/build/instructions/fcvt_d_q.cc
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -std=c++11 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tmp_riv/riscv-isa-sim/build/instructions/fcvt_d_lu.cc
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -std=c++11 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tmp_riv/riscv-isa-sim/build/instructions/fcvt_d_l.cc
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -std=c++11 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tmp_riv/riscv-isa-sim/build/instructions/fclass_s.cc
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -std=c++11 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tmp_riv/riscv-isa-sim/build/instructions/fclass_q.cc
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -std=c++11 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tmp_riv/riscv-isa-sim/build/instructions/fclass_d.cc
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -std=c++11 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tmp_riv/riscv-isa-sim/build/instructions/fadd_s.cc
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -std=c++11 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tmp_riv/riscv-isa-sim/build/instructions/fadd_q.cc
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -std=c++11 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tmp_riv/riscv-isa-sim/build/instructions/fadd_d.cc
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -std=c++11 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tmp_riv/riscv-isa-sim/build/instructions/ecall.cc
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -std=c++11 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tmp_riv/riscv-isa-sim/build/instructions/ebreak.cc
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -std=c++11 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tmp_riv/riscv-isa-sim/build/instructions/dret.cc
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -std=c++11 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tmp_riv/riscv-isa-sim/build/instructions/divw.cc
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -std=c++11 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tmp_riv/riscv-isa-sim/build/instructions/divuw.cc
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -std=c++11 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tmp_riv/riscv-isa-sim/build/instructions/divu.cc
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -std=c++11 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tmp_riv/riscv-isa-sim/build/instructions/div.cc
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -std=c++11 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tmp_riv/riscv-isa-sim/build/instructions/csrrwi.cc
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -std=c++11 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tmp_riv/riscv-isa-sim/build/instructions/csrrw.cc
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -std=c++11 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tmp_riv/riscv-isa-sim/build/instructions/csrrsi.cc
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -std=c++11 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tmp_riv/riscv-isa-sim/build/instructions/csrrs.cc
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -std=c++11 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tmp_riv/riscv-isa-sim/build/instructions/csrrci.cc
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -std=c++11 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tmp_riv/riscv-isa-sim/build/instructions/csrrc.cc
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -std=c++11 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tmp_riv/riscv-isa-sim/build/instructions/c_xor.cc
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -std=c++11 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tmp_riv/riscv-isa-sim/build/instructions/c_swsp.cc
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -std=c++11 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tmp_riv/riscv-isa-sim/build/instructions/c_sw.cc
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -std=c++11 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tmp_riv/riscv-isa-sim/build/instructions/c_subw.cc
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -std=c++11 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tmp_riv/riscv-isa-sim/build/instructions/c_sub.cc
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -std=c++11 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tmp_riv/riscv-isa-sim/build/instructions/c_srli.cc
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -std=c++11 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tmp_riv/riscv-isa-sim/build/instructions/c_srai.cc
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -std=c++11 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tmp_riv/riscv-isa-sim/build/instructions/c_slli.cc
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -std=c++11 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tmp_riv/riscv-isa-sim/build/instructions/c_or.cc
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -std=c++11 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tmp_riv/riscv-isa-sim/build/instructions/c_mv.cc
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -std=c++11 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tmp_riv/riscv-isa-sim/build/instructions/c_lwsp.cc
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -std=c++11 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tmp_riv/riscv-isa-sim/build/instructions/c_lw.cc
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -std=c++11 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tmp_riv/riscv-isa-sim/build/instructions/c_lui.cc
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -std=c++11 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tmp_riv/riscv-isa-sim/build/instructions/c_li.cc
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -std=c++11 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tmp_riv/riscv-isa-sim/build/instructions/c_jr.cc
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -std=c++11 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tmp_riv/riscv-isa-sim/build/instructions/c_jalr.cc
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -std=c++11 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tmp_riv/riscv-isa-sim/build/instructions/c_jal.cc
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -std=c++11 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tmp_riv/riscv-isa-sim/build/instructions/c_j.cc
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -std=c++11 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tmp_riv/riscv-isa-sim/build/instructions/c_fswsp.cc
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -std=c++11 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tmp_riv/riscv-isa-sim/build/instructions/c_fsw.cc
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -std=c++11 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tmp_riv/riscv-isa-sim/build/instructions/c_fsdsp.cc
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -std=c++11 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tmp_riv/riscv-isa-sim/build/instructions/c_fsd.cc
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -std=c++11 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tmp_riv/riscv-isa-sim/build/instructions/c_flwsp.cc
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -std=c++11 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tmp_riv/riscv-isa-sim/build/instructions/c_flw.cc
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -std=c++11 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tmp_riv/riscv-isa-sim/build/instructions/c_fldsp.cc
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -std=c++11 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tmp_riv/riscv-isa-sim/build/instructions/c_fld.cc
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -std=c++11 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tmp_riv/riscv-isa-sim/build/instructions/c_ebreak.cc
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -std=c++11 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tmp_riv/riscv-isa-sim/build/instructions/c_bnez.cc
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -std=c++11 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tmp_riv/riscv-isa-sim/build/instructions/c_beqz.cc
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -std=c++11 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tmp_riv/riscv-isa-sim/build/instructions/c_andi.cc
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -std=c++11 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tmp_riv/riscv-isa-sim/build/instructions/c_and.cc
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -std=c++11 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tmp_riv/riscv-isa-sim/build/instructions/c_addw.cc
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -std=c++11 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tmp_riv/riscv-isa-sim/build/instructions/c_addi4spn.cc
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -std=c++11 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tmp_riv/riscv-isa-sim/build/instructions/c_addi.cc
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -std=c++11 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tmp_riv/riscv-isa-sim/build/instructions/c_add.cc
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -std=c++11 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tmp_riv/riscv-isa-sim/build/instructions/bne.cc
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -std=c++11 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tmp_riv/riscv-isa-sim/build/instructions/bltu.cc
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -std=c++11 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tmp_riv/riscv-isa-sim/build/instructions/blt.cc
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -std=c++11 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tmp_riv/riscv-isa-sim/build/instructions/bgeu.cc
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -std=c++11 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tmp_riv/riscv-isa-sim/build/instructions/bge.cc
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -std=c++11 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tmp_riv/riscv-isa-sim/build/instructions/beq.cc
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -std=c++11 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tmp_riv/riscv-isa-sim/build/instructions/auipc.cc
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -std=c++11 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tmp_riv/riscv-isa-sim/build/instructions/andi.cc
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -std=c++11 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tmp_riv/riscv-isa-sim/build/instructions/and.cc
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -std=c++11 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tmp_riv/riscv-isa-sim/build/instructions/amoxor_w.cc
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -std=c++11 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tmp_riv/riscv-isa-sim/build/instructions/amoxor_d.cc
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -std=c++11 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tmp_riv/riscv-isa-sim/build/instructions/amoswap_w.cc
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -std=c++11 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tmp_riv/riscv-isa-sim/build/instructions/amoswap_d.cc
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -std=c++11 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tmp_riv/riscv-isa-sim/build/instructions/amoor_w.cc
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -std=c++11 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tmp_riv/riscv-isa-sim/build/instructions/amoor_d.cc
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -std=c++11 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tmp_riv/riscv-isa-sim/build/instructions/amominu_w.cc
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -std=c++11 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tmp_riv/riscv-isa-sim/build/instructions/amominu_d.cc
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -std=c++11 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tmp_riv/riscv-isa-sim/build/instructions/amomin_w.cc
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -std=c++11 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tmp_riv/riscv-isa-sim/build/instructions/amomin_d.cc
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -std=c++11 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tmp_riv/riscv-isa-sim/build/instructions/amomaxu_w.cc
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -std=c++11 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tmp_riv/riscv-isa-sim/build/instructions/amomaxu_d.cc
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -std=c++11 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tmp_riv/riscv-isa-sim/build/instructions/amomax_w.cc
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -std=c++11 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tmp_riv/riscv-isa-sim/build/instructions/amomax_d.cc
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -std=c++11 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tmp_riv/riscv-isa-sim/build/instructions/amoand_w.cc
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -std=c++11 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tmp_riv/riscv-isa-sim/build/instructions/amoand_d.cc
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -std=c++11 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tmp_riv/riscv-isa-sim/build/instructions/amoadd_w.cc
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -std=c++11 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tmp_riv/riscv-isa-sim/build/instructions/amoadd_d.cc
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -std=c++11 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tmp_riv/riscv-isa-sim/build/instructions/addw.cc
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -std=c++11 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tmp_riv/riscv-isa-sim/build/instructions/addiw.cc
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -std=c++11 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tmp_riv/riscv-isa-sim/build/instructions/addi.cc
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -std=c++11 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tmp_riv/riscv-isa-sim/build/instructions/add.cc

ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tb/riscv-isa-sim/softfloat/f128_add.c
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tb/riscv-isa-sim/softfloat/f128_classify.c
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tb/riscv-isa-sim/softfloat/f128_div.c
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tb/riscv-isa-sim/softfloat/f128_eq.c
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tb/riscv-isa-sim/softfloat/f128_eq_signaling.c
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tb/riscv-isa-sim/softfloat/f128_isSignalingNaN.c
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tb/riscv-isa-sim/softfloat/f128_le.c
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tb/riscv-isa-sim/softfloat/f128_le_quiet.c
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tb/riscv-isa-sim/softfloat/f128_lt.c
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tb/riscv-isa-sim/softfloat/f128_lt_quiet.c
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tb/riscv-isa-sim/softfloat/f128_mulAdd.c
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tb/riscv-isa-sim/softfloat/f128_mul.c
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tb/riscv-isa-sim/softfloat/f128_rem.c
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tb/riscv-isa-sim/softfloat/f128_roundToInt.c
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tb/riscv-isa-sim/softfloat/f128_sqrt.c
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tb/riscv-isa-sim/softfloat/f128_sub.c
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tb/riscv-isa-sim/softfloat/f128_to_f16.c
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tb/riscv-isa-sim/softfloat/f128_to_f32.c
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tb/riscv-isa-sim/softfloat/f128_to_f64.c
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tb/riscv-isa-sim/softfloat/f128_to_i32.c
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tb/riscv-isa-sim/softfloat/f128_to_i32_r_minMag.c
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tb/riscv-isa-sim/softfloat/f128_to_i64.c
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tb/riscv-isa-sim/softfloat/f128_to_i64_r_minMag.c
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tb/riscv-isa-sim/softfloat/f128_to_ui32.c
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tb/riscv-isa-sim/softfloat/f128_to_ui32_r_minMag.c
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tb/riscv-isa-sim/softfloat/f128_to_ui64.c
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tb/riscv-isa-sim/softfloat/f128_to_ui64_r_minMag.c
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tb/riscv-isa-sim/softfloat/f16_add.c
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tb/riscv-isa-sim/softfloat/f16_div.c
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tb/riscv-isa-sim/softfloat/f16_eq.c
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tb/riscv-isa-sim/softfloat/f16_eq_signaling.c
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tb/riscv-isa-sim/softfloat/f16_isSignalingNaN.c
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tb/riscv-isa-sim/softfloat/f16_le.c
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tb/riscv-isa-sim/softfloat/f16_le_quiet.c
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tb/riscv-isa-sim/softfloat/f16_lt.c
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tb/riscv-isa-sim/softfloat/f16_lt_quiet.c
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tb/riscv-isa-sim/softfloat/f16_mulAdd.c
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tb/riscv-isa-sim/softfloat/f16_mul.c
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tb/riscv-isa-sim/softfloat/f16_rem.c
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tb/riscv-isa-sim/softfloat/f16_roundToInt.c
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tb/riscv-isa-sim/softfloat/f16_sqrt.c
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tb/riscv-isa-sim/softfloat/f16_sub.c
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tb/riscv-isa-sim/softfloat/f16_to_f128.c
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tb/riscv-isa-sim/softfloat/f16_to_f32.c
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tb/riscv-isa-sim/softfloat/f16_to_f64.c
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tb/riscv-isa-sim/softfloat/f16_to_i32.c
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tb/riscv-isa-sim/softfloat/f16_to_i32_r_minMag.c
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tb/riscv-isa-sim/softfloat/f16_to_i64.c
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tb/riscv-isa-sim/softfloat/f16_to_i64_r_minMag.c
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tb/riscv-isa-sim/softfloat/f16_to_ui32.c
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tb/riscv-isa-sim/softfloat/f16_to_ui32_r_minMag.c
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tb/riscv-isa-sim/softfloat/f16_to_ui64.c
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tb/riscv-isa-sim/softfloat/f16_to_ui64_r_minMag.c
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tb/riscv-isa-sim/softfloat/f32_add.c
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tb/riscv-isa-sim/softfloat/f32_classify.c
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tb/riscv-isa-sim/softfloat/f32_div.c
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tb/riscv-isa-sim/softfloat/f32_eq.c
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tb/riscv-isa-sim/softfloat/f32_eq_signaling.c
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tb/riscv-isa-sim/softfloat/f32_isSignalingNaN.c
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tb/riscv-isa-sim/softfloat/f32_le.c
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tb/riscv-isa-sim/softfloat/f32_le_quiet.c
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tb/riscv-isa-sim/softfloat/f32_lt.c
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tb/riscv-isa-sim/softfloat/f32_lt_quiet.c
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tb/riscv-isa-sim/softfloat/f32_mulAdd.c
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tb/riscv-isa-sim/softfloat/f32_mul.c
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tb/riscv-isa-sim/softfloat/f32_rem.c
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tb/riscv-isa-sim/softfloat/f32_roundToInt.c
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tb/riscv-isa-sim/softfloat/f32_sqrt.c
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tb/riscv-isa-sim/softfloat/f32_sub.c
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tb/riscv-isa-sim/softfloat/f32_to_f128.c
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tb/riscv-isa-sim/softfloat/f32_to_f16.c
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tb/riscv-isa-sim/softfloat/f32_to_f64.c
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tb/riscv-isa-sim/softfloat/f32_to_i32.c
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tb/riscv-isa-sim/softfloat/f32_to_i32_r_minMag.c
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tb/riscv-isa-sim/softfloat/f32_to_i64.c
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tb/riscv-isa-sim/softfloat/f32_to_i64_r_minMag.c
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tb/riscv-isa-sim/softfloat/f32_to_ui32.c
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tb/riscv-isa-sim/softfloat/f32_to_ui32_r_minMag.c
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tb/riscv-isa-sim/softfloat/f32_to_ui64.c
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tb/riscv-isa-sim/softfloat/f32_to_ui64_r_minMag.c
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tb/riscv-isa-sim/softfloat/f64_add.c
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tb/riscv-isa-sim/softfloat/f64_classify.c
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tb/riscv-isa-sim/softfloat/f64_div.c
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tb/riscv-isa-sim/softfloat/f64_eq.c
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tb/riscv-isa-sim/softfloat/f64_eq_signaling.c
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tb/riscv-isa-sim/softfloat/f64_isSignalingNaN.c
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tb/riscv-isa-sim/softfloat/f64_le.c
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tb/riscv-isa-sim/softfloat/f64_le_quiet.c
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tb/riscv-isa-sim/softfloat/f64_lt.c
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tb/riscv-isa-sim/softfloat/f64_lt_quiet.c
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tb/riscv-isa-sim/softfloat/f64_mulAdd.c
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tb/riscv-isa-sim/softfloat/f64_mul.c
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tb/riscv-isa-sim/softfloat/f64_rem.c
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tb/riscv-isa-sim/softfloat/f64_roundToInt.c
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tb/riscv-isa-sim/softfloat/f64_sqrt.c
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tb/riscv-isa-sim/softfloat/f64_sub.c
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tb/riscv-isa-sim/softfloat/f64_to_f128.c
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tb/riscv-isa-sim/softfloat/f64_to_f16.c
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tb/riscv-isa-sim/softfloat/f64_to_f32.c
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tb/riscv-isa-sim/softfloat/f64_to_i32.c
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tb/riscv-isa-sim/softfloat/f64_to_i32_r_minMag.c
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tb/riscv-isa-sim/softfloat/f64_to_i64.c
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tb/riscv-isa-sim/softfloat/f64_to_i64_r_minMag.c
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tb/riscv-isa-sim/softfloat/f64_to_ui32.c
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tb/riscv-isa-sim/softfloat/f64_to_ui32_r_minMag.c
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tb/riscv-isa-sim/softfloat/f64_to_ui64.c
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tb/riscv-isa-sim/softfloat/f64_to_ui64_r_minMag.c
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tb/riscv-isa-sim/softfloat/i32_to_f128.c
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tb/riscv-isa-sim/softfloat/i32_to_f16.c
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tb/riscv-isa-sim/softfloat/i32_to_f32.c
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tb/riscv-isa-sim/softfloat/i32_to_f64.c
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tb/riscv-isa-sim/softfloat/i64_to_f128.c
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tb/riscv-isa-sim/softfloat/i64_to_f16.c
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tb/riscv-isa-sim/softfloat/i64_to_f32.c
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tb/riscv-isa-sim/softfloat/i64_to_f64.c
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tb/riscv-isa-sim/softfloat/s_add128.c
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tb/riscv-isa-sim/softfloat/s_add256M.c
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tb/riscv-isa-sim/softfloat/s_addCarryM.c
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tb/riscv-isa-sim/softfloat/s_addComplCarryM.c
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tb/riscv-isa-sim/softfloat/s_addMagsF128.c
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tb/riscv-isa-sim/softfloat/s_addMagsF16.c
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tb/riscv-isa-sim/softfloat/s_addMagsF32.c
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tb/riscv-isa-sim/softfloat/s_addMagsF64.c
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tb/riscv-isa-sim/softfloat/s_addM.c
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tb/riscv-isa-sim/softfloat/s_approxRecip_1Ks.c
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tb/riscv-isa-sim/softfloat/s_approxRecip32_1.c
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tb/riscv-isa-sim/softfloat/s_approxRecipSqrt_1Ks.c
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tb/riscv-isa-sim/softfloat/s_approxRecipSqrt32_1.c
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tb/riscv-isa-sim/softfloat/s_commonNaNToF32UI.c
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tb/riscv-isa-sim/softfloat/s_commonNaNToF64UI.c
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tb/riscv-isa-sim/softfloat/s_compare128M.c
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tb/riscv-isa-sim/softfloat/s_compare96M.c
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tb/riscv-isa-sim/softfloat/s_countLeadingZeros16.c
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tb/riscv-isa-sim/softfloat/s_countLeadingZeros32.c
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tb/riscv-isa-sim/softfloat/s_countLeadingZeros64.c
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tb/riscv-isa-sim/softfloat/s_countLeadingZeros8.c
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tb/riscv-isa-sim/softfloat/s_eq128.c
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tb/riscv-isa-sim/softfloat/s_f32UIToCommonNaN.c
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tb/riscv-isa-sim/softfloat/s_f64UIToCommonNaN.c
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tb/riscv-isa-sim/softfloat/s_le128.c
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tb/riscv-isa-sim/softfloat/s_lt128.c
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tb/riscv-isa-sim/softfloat/s_mul128By32.c
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tb/riscv-isa-sim/softfloat/s_mul128MTo256M.c
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tb/riscv-isa-sim/softfloat/s_mul128To256M.c
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tb/riscv-isa-sim/softfloat/s_mul64ByShifted32To128.c
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tb/riscv-isa-sim/softfloat/s_mul64To128.c
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tb/riscv-isa-sim/softfloat/s_mul64To128M.c
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tb/riscv-isa-sim/softfloat/s_mulAddF128.c
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tb/riscv-isa-sim/softfloat/s_mulAddF16.c
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tb/riscv-isa-sim/softfloat/s_mulAddF32.c
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tb/riscv-isa-sim/softfloat/s_mulAddF64.c
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tb/riscv-isa-sim/softfloat/s_negXM.c
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tb/riscv-isa-sim/softfloat/s_normRoundPackToF128.c
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tb/riscv-isa-sim/softfloat/s_normRoundPackToF16.c
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tb/riscv-isa-sim/softfloat/s_normRoundPackToF32.c
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tb/riscv-isa-sim/softfloat/s_normRoundPackToF64.c
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tb/riscv-isa-sim/softfloat/s_normSubnormalF128Sig.c
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tb/riscv-isa-sim/softfloat/s_normSubnormalF16Sig.c
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tb/riscv-isa-sim/softfloat/s_normSubnormalF32Sig.c
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tb/riscv-isa-sim/softfloat/s_normSubnormalF64Sig.c
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tb/riscv-isa-sim/softfloat/softfloat_raiseFlags.c
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tb/riscv-isa-sim/softfloat/softfloat_state.c
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tb/riscv-isa-sim/softfloat/s_propagateNaNF16UI.c
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tb/riscv-isa-sim/softfloat/s_propagateNaNF32UI.c
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tb/riscv-isa-sim/softfloat/s_propagateNaNF64UI.c
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tb/riscv-isa-sim/softfloat/s_propagateNaNF128UI.c
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tb/riscv-isa-sim/softfloat/s_remStepMBy32.c
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tb/riscv-isa-sim/softfloat/s_roundMToI64.c
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tb/riscv-isa-sim/softfloat/s_roundMToUI64.c
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tb/riscv-isa-sim/softfloat/s_roundPackMToI64.c
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tb/riscv-isa-sim/softfloat/s_roundPackMToUI64.c
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tb/riscv-isa-sim/softfloat/s_roundPackToF128.c
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tb/riscv-isa-sim/softfloat/s_roundPackToF16.c
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tb/riscv-isa-sim/softfloat/s_roundPackToF32.c
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tb/riscv-isa-sim/softfloat/s_roundPackToF64.c
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tb/riscv-isa-sim/softfloat/s_roundPackToI32.c
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tb/riscv-isa-sim/softfloat/s_roundPackToI64.c
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tb/riscv-isa-sim/softfloat/s_roundPackToUI32.c
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tb/riscv-isa-sim/softfloat/s_roundPackToUI64.c
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tb/riscv-isa-sim/softfloat/s_roundToI32.c
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tb/riscv-isa-sim/softfloat/s_roundToI64.c
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tb/riscv-isa-sim/softfloat/s_roundToUI32.c
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tb/riscv-isa-sim/softfloat/s_roundToUI64.c
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tb/riscv-isa-sim/softfloat/s_shiftRightJam128.c
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tb/riscv-isa-sim/softfloat/s_shiftRightJam128Extra.c
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tb/riscv-isa-sim/softfloat/s_shiftRightJam256M.c
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tb/riscv-isa-sim/softfloat/s_shiftRightJam32.c
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tb/riscv-isa-sim/softfloat/s_shiftRightJam64.c
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tb/riscv-isa-sim/softfloat/s_shiftRightJam64Extra.c
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tb/riscv-isa-sim/softfloat/s_shortShiftLeft128.c
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tb/riscv-isa-sim/softfloat/s_shortShiftLeft64To96M.c
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tb/riscv-isa-sim/softfloat/s_shortShiftRight128.c
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tb/riscv-isa-sim/softfloat/s_shortShiftRightExtendM.c
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tb/riscv-isa-sim/softfloat/s_shortShiftRightJam128.c
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tb/riscv-isa-sim/softfloat/s_shortShiftRightJam128Extra.c
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tb/riscv-isa-sim/softfloat/s_shortShiftRightJam64.c
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tb/riscv-isa-sim/softfloat/s_shortShiftRightJam64Extra.c
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tb/riscv-isa-sim/softfloat/s_shortShiftRightM.c
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tb/riscv-isa-sim/softfloat/s_sub128.c
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tb/riscv-isa-sim/softfloat/s_sub1XM.c
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tb/riscv-isa-sim/softfloat/s_sub256M.c
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tb/riscv-isa-sim/softfloat/s_subMagsF128.c
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tb/riscv-isa-sim/softfloat/s_subMagsF16.c
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tb/riscv-isa-sim/softfloat/s_subMagsF32.c
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tb/riscv-isa-sim/softfloat/s_subMagsF64.c
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tb/riscv-isa-sim/softfloat/s_subM.c
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tb/riscv-isa-sim/softfloat/ui32_to_f128.c
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tb/riscv-isa-sim/softfloat/ui32_to_f16.c
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tb/riscv-isa-sim/softfloat/ui32_to_f32.c
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tb/riscv-isa-sim/softfloat/ui32_to_f64.c
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tb/riscv-isa-sim/softfloat/ui64_to_f128.c
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tb/riscv-isa-sim/softfloat/ui64_to_f16.c
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tb/riscv-isa-sim/softfloat/ui64_to_f32.c
ccomp -fPIC -MMD -MP -I./tmp_riv/newlib/include  -Wall -Wno-unused -g -O2 -DPREFIX=\"./tmp_riv/newlib\"  -I./tmp_riv/riscv-isa-sim/build -I./tb/riscv-isa-sim -I./tb/riscv-isa-sim/riscv -I./tb/riscv-isa-sim/dummy_rocc -I./tb/riscv-isa-sim/softfloat -I./tb/riscv-isa-sim/spike_main -c ./tb/riscv-isa-sim/softfloat/ui64_to_f64.c

ccomp -dpi -L. -Ltb/riscv-isa-sim/install/lib  -Wl,-rpath,tb/riscv-isa-sim/install/lib -o tb/riscv-isa-sim/install/lib/libsoftfloat.so  f128_add.o f128_classify.o f128_div.o f128_eq.o f128_eq_signaling.o f128_isSignalingNaN.o f128_le.o f128_le_quiet.o f128_lt.o f128_lt_quiet.o f128_mulAdd.o f128_mul.o f128_rem.o f128_roundToInt.o f128_sqrt.o f128_sub.o f128_to_f16.o f128_to_f32.o f128_to_f64.o f128_to_i32.o f128_to_i32_r_minMag.o f128_to_i64.o f128_to_i64_r_minMag.o f128_to_ui32.o f128_to_ui32_r_minMag.o f128_to_ui64.o f128_to_ui64_r_minMag.o f16_add.o f16_div.o f16_eq.o f16_eq_signaling.o f16_isSignalingNaN.o f16_le.o f16_le_quiet.o f16_lt.o f16_lt_quiet.o f16_mulAdd.o f16_mul.o f16_rem.o f16_roundToInt.o f16_sqrt.o f16_sub.o f16_to_f128.o f16_to_f32.o f16_to_f64.o f16_to_i32.o f16_to_i32_r_minMag.o f16_to_i64.o f16_to_i64_r_minMag.o f16_to_ui32.o f16_to_ui32_r_minMag.o f16_to_ui64.o f16_to_ui64_r_minMag.o f32_add.o f32_classify.o f32_div.o f32_eq.o f32_eq_signaling.o f32_isSignalingNaN.o f32_le.o f32_le_quiet.o f32_lt.o f32_lt_quiet.o f32_mulAdd.o f32_mul.o f32_rem.o f32_roundToInt.o f32_sqrt.o f32_sub.o f32_to_f128.o f32_to_f16.o f32_to_f64.o f32_to_i32.o f32_to_i32_r_minMag.o f32_to_i64.o f32_to_i64_r_minMag.o f32_to_ui32.o f32_to_ui32_r_minMag.o f32_to_ui64.o f32_to_ui64_r_minMag.o f64_add.o f64_classify.o f64_div.o f64_eq.o f64_eq_signaling.o f64_isSignalingNaN.o f64_le.o f64_le_quiet.o f64_lt.o f64_lt_quiet.o f64_mulAdd.o f64_mul.o f64_rem.o f64_roundToInt.o f64_sqrt.o f64_sub.o f64_to_f128.o f64_to_f16.o f64_to_f32.o f64_to_i32.o f64_to_i32_r_minMag.o f64_to_i64.o f64_to_i64_r_minMag.o f64_to_ui32.o f64_to_ui32_r_minMag.o f64_to_ui64.o f64_to_ui64_r_minMag.o i32_to_f128.o i32_to_f16.o i32_to_f32.o i32_to_f64.o i64_to_f128.o i64_to_f16.o i64_to_f32.o i64_to_f64.o s_add128.o s_add256M.o s_addCarryM.o s_addComplCarryM.o s_addMagsF128.o s_addMagsF16.o s_addMagsF32.o s_addMagsF64.o s_addM.o s_approxRecip_1Ks.o s_approxRecip32_1.o s_approxRecipSqrt_1Ks.o s_approxRecipSqrt32_1.o s_commonNaNToF32UI.o s_commonNaNToF64UI.o s_compare128M.o s_compare96M.o s_countLeadingZeros16.o s_countLeadingZeros32.o s_countLeadingZeros64.o s_countLeadingZeros8.o s_eq128.o s_f32UIToCommonNaN.o s_f64UIToCommonNaN.o s_le128.o s_lt128.o s_mul128By32.o s_mul128MTo256M.o s_mul128To256M.o s_mul64ByShifted32To128.o s_mul64To128.o s_mul64To128M.o s_mulAddF128.o s_mulAddF16.o s_mulAddF32.o s_mulAddF64.o s_negXM.o s_normRoundPackToF128.o s_normRoundPackToF16.o s_normRoundPackToF32.o s_normRoundPackToF64.o s_normSubnormalF128Sig.o s_normSubnormalF16Sig.o s_normSubnormalF32Sig.o s_normSubnormalF64Sig.o softfloat_raiseFlags.o softfloat_state.o s_propagateNaNF16UI.o s_propagateNaNF32UI.o s_propagateNaNF64UI.o s_propagateNaNF128UI.o s_remStepMBy32.o s_roundMToI64.o s_roundMToUI64.o s_roundPackMToI64.o s_roundPackMToUI64.o s_roundPackToF128.o s_roundPackToF16.o s_roundPackToF32.o s_roundPackToF64.o s_roundPackToI32.o s_roundPackToI64.o s_roundPackToUI32.o s_roundPackToUI64.o s_roundToI32.o s_roundToI64.o s_roundToUI32.o s_roundToUI64.o s_shiftRightJam128.o s_shiftRightJam128Extra.o s_shiftRightJam256M.o s_shiftRightJam32.o s_shiftRightJam64.o s_shiftRightJam64Extra.o s_shortShiftLeft128.o s_shortShiftLeft64To96M.o s_shortShiftRight128.o s_shortShiftRightExtendM.o s_shortShiftRightJam128.o s_shortShiftRightJam128Extra.o s_shortShiftRightJam64.o s_shortShiftRightJam64Extra.o s_shortShiftRightM.o s_sub128.o s_sub1XM.o s_sub256M.o s_subMagsF128.o s_subMagsF16.o s_subMagsF32.o s_subMagsF64.o s_subM.o ui32_to_f128.o ui32_to_f16.o ui32_to_f32.o ui32_to_f64.o ui64_to_f128.o ui64_to_f16.o ui64_to_f32.o ui64_to_f64.o  -lpthread -lfesvr -ldl 
ccomp -dpi -L. -Ltb/riscv-isa-sim/install/lib  -Wl,-rpath,tb/riscv-isa-sim/install/lib -o tb/riscv-isa-sim/install/lib/libriscv.so  processor.o execute.o dts.o sim.o interactive.o trap.o cachesim.o mmu.o disasm.o extension.o extensions.o rocc.o regnames.o devices.o rom.o clint.o debug_module.o remote_bitbang.o jtag_dtm.o  uart.o dump.o add.o addi.o addiw.o addw.o amoadd_d.o amoadd_w.o amoand_d.o amoand_w.o amomax_d.o amomaxu_d.o amomaxu_w.o amomax_w.o amomin_d.o amominu_d.o amominu_w.o amomin_w.o amoor_d.o amoor_w.o amoswap_d.o amoswap_w.o amoxor_d.o amoxor_w.o and.o andi.o auipc.o beq.o bge.o bgeu.o blt.o bltu.o bne.o c_add.o c_addi4spn.o c_addi.o c_addw.o c_and.o c_andi.o c_beqz.o c_bnez.o c_ebreak.o c_fld.o c_fldsp.o c_flw.o c_flwsp.o c_fsd.o c_fsdsp.o c_fsw.o c_fswsp.o c_jal.o c_jalr.o c_j.o c_jr.o c_li.o c_lui.o c_lw.o c_lwsp.o c_mv.o c_or.o c_slli.o c_srai.o c_srli.o c_sub.o c_subw.o c_xor.o csrrc.o csrrci.o csrrs.o csrrsi.o csrrw.o csrrwi.o c_sw.o c_swsp.o div.o divu.o divuw.o divw.o dret.o ebreak.o ecall.o fadd_d.o fadd_q.o fadd_s.o fclass_d.o fclass_q.o fclass_s.o fcvt_d_l.o fcvt_d_lu.o fcvt_d_q.o fcvt_d_s.o fcvt_d_w.o fcvt_d_wu.o fcvt_l_d.o fcvt_l_q.o fcvt_l_s.o fcvt_lu_d.o fcvt_lu_q.o fcvt_lu_s.o fcvt_q_d.o fcvt_q_l.o fcvt_q_lu.o fcvt_q_s.o fcvt_q_w.o fcvt_q_wu.o fcvt_s_d.o fcvt_s_l.o fcvt_s_lu.o fcvt_s_q.o fcvt_s_w.o fcvt_s_wu.o fcvt_w_d.o fcvt_w_q.o fcvt_w_s.o fcvt_wu_d.o fcvt_wu_q.o fcvt_wu_s.o fdiv_d.o fdiv_q.o fdiv_s.o fence.o fence_i.o feq_d.o feq_q.o feq_s.o fld.o fle_d.o fle_q.o fle_s.o flq.o flt_d.o flt_q.o flt_s.o flw.o fmadd_d.o fmadd_q.o fmadd_s.o fmax_d.o fmax_q.o fmax_s.o fmin_d.o fmin_q.o fmin_s.o fmsub_d.o fmsub_q.o fmsub_s.o fmul_d.o fmul_q.o fmul_s.o fmv_d_x.o fmv_w_x.o fmv_x_d.o fmv_x_w.o fnmadd_d.o fnmadd_q.o fnmadd_s.o fnmsub_d.o fnmsub_q.o fnmsub_s.o fsd.o fsgnj_d.o fsgnj_q.o fsgnjn_d.o fsgnjn_q.o fsgnjn_s.o fsgnj_s.o fsgnjx_d.o fsgnjx_q.o fsgnjx_s.o fsq.o fsqrt_d.o fsqrt_q.o fsqrt_s.o fsub_d.o fsub_q.o fsub_s.o fsw.o jal.o jalr.o lb.o lbu.o ld.o lh.o lhu.o lr_d.o lr_w.o lui.o lw.o lwu.o mret.o mul.o mulh.o mulhsu.o mulhu.o mulw.o or.o ori.o rem.o remu.o remuw.o remw.o sb.o sc_d.o sc_w.o sd.o sfence_vma.o sh.o sll.o slli.o slliw.o sllw.o slt.o slti.o sltiu.o sltu.o sra.o srai.o sraiw.o sraw.o sret.o srl.o srli.o srliw.o srlw.o sub.o subw.o sw.o wfi.o xor.o xori.o tb/riscv-isa-sim/install/lib/libsoftfloat.so  -lsoftfloat -lpthread -lfesvr -ldl 

quit
