{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1697091469588 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1697091469589 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 12 14:17:49 2023 " "Processing started: Thu Oct 12 14:17:49 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1697091469589 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1697091469589 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off I2S -c I2S " "Command: quartus_map --read_settings_files=on --write_settings_files=off I2S -c I2S" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1697091469589 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "6 6 12 " "Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1697091469749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git_repository/fpga_myself/dds/i2s/i2s.v 1 1 " "Found 1 design units, including 1 entities, in source file /git_repository/fpga_myself/dds/i2s/i2s.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2s_output " "Found entity 1: i2s_output" {  } { { "../i2s.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/i2s.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697091469776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1697091469776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2s.bdf 1 1 " "Found 1 design units, including 1 entities, in source file i2s.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 I2S " "Found entity 1: I2S" {  } { { "I2S.bdf" "" { Schematic "F:/Git_Repository/FPGA_myself/DDS/I2S/quartus/I2S.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697091469777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1697091469777 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "I2S " "Elaborating entity \"I2S\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1697091469797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2s_output i2s_output:inst " "Elaborating entity \"i2s_output\" for hierarchy \"i2s_output:inst\"" {  } { { "I2S.bdf" "inst" { Schematic "F:/Git_Repository/FPGA_myself/DDS/I2S/quartus/I2S.bdf" { { 240 592 808 352 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697091469800 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2s.v(28) " "Verilog HDL assignment warning at i2s.v(28): truncated value with size 32 to match size of target (8)" {  } { { "../i2s.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/i2s.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1697091469805 "|I2S|i2s_output:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "shift_register i2s.v(14) " "Verilog HDL Always Construct warning at i2s.v(14): inferring latch(es) for variable \"shift_register\", which holds its previous value in one or more paths through the always construct" {  } { { "../i2s.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/i2s.v" 14 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1697091469806 "|I2S|i2s_output:inst"}
{ "Error" "ESGN_EMPTY_TOP_PARTITION" "" "Can't synthesize current design -- Top partition does not contain any logic" {  } {  } 0 12061 "Can't synthesize current design -- Top partition does not contain any logic" 0 0 "Quartus II" 0 -1 1697091470076 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  2 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 1 error, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4617 " "Peak virtual memory: 4617 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1697091470168 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Oct 12 14:17:50 2023 " "Processing ended: Thu Oct 12 14:17:50 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1697091470168 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1697091470168 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1697091470168 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1697091470168 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 2 s " "Quartus II Full Compilation was unsuccessful. 3 errors, 2 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1697091470754 ""}
