- 👋 Hi, I’m Rohit Kankal
- 👀 I’m interested in RTL,FPGA Design, Computer Architecture,5G PHY,RISC-V,Neuromorphic Computing,AI/ML,Flexible Electronics,etc
- 🌱 I’m currently Digital and Analog ASIC Design.
- 💞️ I’m looking to collaborate on RTL Design,Verification, and FPGA projects.
- 📫 How to reach me : rohitkankal.vlsi@gmail.com

<!---
iamrk-vlsi/iamrk-vlsi is a ✨ special ✨ repository because its `README.md` (this file) appears on your GitHub profile.
You can click the Preview link to take a look at your changes.
--->
