

================================================================
== Vitis HLS Report for 'conv2d_Pipeline_VITIS_LOOP_38_45'
================================================================
* Date:           Sat Dec  7 11:05:48 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        lenet_proj
* Solution:       lenet_predict (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvf1517-3-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      156|      156|  1.560 us|  1.560 us|  156|  156|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_38_4  |      153|      153|        54|         40|          1|     3|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 40, depth = 54


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 58
* Pipeline : 1
  Pipeline-0 : II = 40, D = 54, States = { 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 56 57 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 2 
56 --> 58 
57 --> 58 
58 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.40>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%sum = alloca i32 1"   --->   Operation 59 'alloca' 'sum' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%fi = alloca i32 1"   --->   Operation 60 'alloca' 'fi' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%indvar4 = alloca i32 1"   --->   Operation 61 'alloca' 'indvar4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty_9, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_23, void @empty_25, void @empty_22, i32 16, i32 16, i32 16, i32 16, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 62 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%select_ln33_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %select_ln33"   --->   Operation 63 'read' 'select_ln33_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%select_ln33_7_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %select_ln33_7"   --->   Operation 64 'read' 'select_ln33_7_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%add_ln32_2_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %add_ln32_2"   --->   Operation 65 'read' 'add_ln32_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%input_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %input_r"   --->   Operation 66 'read' 'input_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%or_ln34_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %or_ln34"   --->   Operation 67 'read' 'or_ln34_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%select_ln33_4_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %select_ln33_4"   --->   Operation 68 'read' 'select_ln33_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%filters_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %filters"   --->   Operation 69 'read' 'filters_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%mul_ln32_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %mul_ln32"   --->   Operation 70 'read' 'mul_ln32_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.40ns)   --->   "%store_ln0 = store i2 0, i2 %indvar4"   --->   Operation 71 'store' 'store_ln0' <Predicate = true> <Delay = 0.40>
ST_1 : Operation 72 [1/1] (0.40ns)   --->   "%store_ln0 = store i3 0, i3 %fi"   --->   Operation 72 'store' 'store_ln0' <Predicate = true> <Delay = 0.40>
ST_1 : Operation 73 [1/1] (0.40ns)   --->   "%store_ln0 = store i32 0, i32 %sum"   --->   Operation 73 'store' 'store_ln0' <Predicate = true> <Delay = 0.40>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%br_ln0 = br void %VITIS_LOOP_40_5.1.0"   --->   Operation 74 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.85>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%fi_1 = load i3 %fi" [lenet_support.cpp:38]   --->   Operation 75 'load' 'fi_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%indvar4_load = load i2 %indvar4" [lenet_support.cpp:38]   --->   Operation 76 'load' 'indvar4_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 77 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.61ns)   --->   "%icmp_ln38 = icmp_ult  i3 %fi_1, i3 5" [lenet_support.cpp:38]   --->   Operation 78 'icmp' 'icmp_ln38' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 79 [1/1] (0.50ns)   --->   "%add_ln38 = add i2 %indvar4_load, i2 1" [lenet_support.cpp:38]   --->   Operation 79 'add' 'add_ln38' <Predicate = true> <Delay = 0.50> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.50> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%br_ln38 = br i1 %icmp_ln38, void %VITIS_LOOP_40_5.1.0.for.inc39.1_crit_edge.exitStub, void %VITIS_LOOP_40_5.1.0.split" [lenet_support.cpp:38]   --->   Operation 80 'br' 'br_ln38' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node tmp6)   --->   "%or_ln38 = or i10 %select_ln33_4_read, i10 1" [lenet_support.cpp:38]   --->   Operation 81 'or' 'or_ln38' <Predicate = (icmp_ln38)> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node tmp6)   --->   "%or_ln38_3_cast = zext i10 %or_ln38" [lenet_support.cpp:38]   --->   Operation 82 'zext' 'or_ln38_3_cast' <Predicate = (icmp_ln38)> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_5 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i2.i6, i2 %indvar4_load, i6 0" [lenet_support.cpp:38]   --->   Operation 83 'bitconcatenate' 'tmp_5' <Predicate = (icmp_ln38)> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node tmp6)   --->   "%p_cast31 = zext i8 %tmp_5" [lenet_support.cpp:38]   --->   Operation 84 'zext' 'p_cast31' <Predicate = (icmp_ln38)> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.73ns) (out node of the LUT)   --->   "%tmp6 = add i11 %or_ln38_3_cast, i11 %p_cast31" [lenet_support.cpp:38]   --->   Operation 85 'add' 'tmp6' <Predicate = (icmp_ln38)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_6 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %tmp6, i32 5, i32 10" [lenet_support.cpp:38]   --->   Operation 86 'partselect' 'tmp_6' <Predicate = (icmp_ln38)> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%tmp_7 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i6.i5.i2, i6 %tmp_6, i5 %or_ln34_read, i2 0" [lenet_support.cpp:38]   --->   Operation 87 'bitconcatenate' 'tmp_7' <Predicate = (icmp_ln38)> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%p_cast46 = zext i13 %tmp_7" [lenet_support.cpp:38]   --->   Operation 88 'zext' 'p_cast46' <Predicate = (icmp_ln38)> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (1.12ns)   --->   "%empty_41 = add i64 %p_cast46, i64 %input_read" [lenet_support.cpp:38]   --->   Operation 89 'add' 'empty_41' <Predicate = (icmp_ln38)> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%trunc_ln40_7 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_41, i32 2, i32 63" [lenet_support.cpp:40]   --->   Operation 90 'partselect' 'trunc_ln40_7' <Predicate = (icmp_ln38)> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node empty_44)   --->   "%tmp8 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %select_ln33_7_read, i5 %select_ln33_read"   --->   Operation 91 'bitconcatenate' 'tmp8' <Predicate = (icmp_ln38)> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node empty_44)   --->   "%tmp8_cast = zext i10 %tmp8"   --->   Operation 92 'zext' 'tmp8_cast' <Predicate = (icmp_ln38)> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node empty_44)   --->   "%tmp910 = or i8 %tmp_5, i8 33" [lenet_support.cpp:38]   --->   Operation 93 'or' 'tmp910' <Predicate = (icmp_ln38)> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node empty_44)   --->   "%tmp910_cast = zext i8 %tmp910" [lenet_support.cpp:38]   --->   Operation 94 'zext' 'tmp910_cast' <Predicate = (icmp_ln38)> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.73ns) (out node of the LUT)   --->   "%empty_44 = add i11 %tmp910_cast, i11 %tmp8_cast" [lenet_support.cpp:38]   --->   Operation 95 'add' 'empty_44' <Predicate = (icmp_ln38)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln38_1)   --->   "%or_ln38_1 = or i3 %fi_1, i3 1" [lenet_support.cpp:38]   --->   Operation 96 'or' 'or_ln38_1' <Predicate = (icmp_ln38)> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (0.61ns) (out node of the LUT)   --->   "%icmp_ln38_1 = icmp_ult  i3 %or_ln38_1, i3 5" [lenet_support.cpp:38]   --->   Operation 97 'icmp' 'icmp_ln38_1' <Predicate = (icmp_ln38)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%br_ln38 = br i1 %icmp_ln38_1, void %VITIS_LOOP_40_5.1.0.split.for.inc39.1_crit_edge.exitStub, void %VITIS_LOOP_40_5.1.1" [lenet_support.cpp:38]   --->   Operation 98 'br' 'br_ln38' <Predicate = (icmp_ln38)> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.61ns)   --->   "%add_ln38_1 = add i3 %fi_1, i3 2" [lenet_support.cpp:38]   --->   Operation 99 'add' 'add_ln38_1' <Predicate = (icmp_ln38 & icmp_ln38_1)> <Delay = 0.61> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 100 [1/1] (0.40ns)   --->   "%store_ln38 = store i2 %add_ln38, i2 %indvar4" [lenet_support.cpp:38]   --->   Operation 100 'store' 'store_ln38' <Predicate = (icmp_ln38 & icmp_ln38_1)> <Delay = 0.40>
ST_2 : Operation 101 [1/1] (0.40ns)   --->   "%store_ln38 = store i3 %add_ln38_1, i3 %fi" [lenet_support.cpp:38]   --->   Operation 101 'store' 'store_ln38' <Predicate = (icmp_ln38 & icmp_ln38_1)> <Delay = 0.40>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%p_shl4 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %indvar4_load, i3 0" [lenet_support.cpp:38]   --->   Operation 102 'bitconcatenate' 'p_shl4' <Predicate = (icmp_ln38)> <Delay = 0.00>
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "%p_shl4_cast = zext i5 %p_shl4" [lenet_support.cpp:38]   --->   Operation 103 'zext' 'p_shl4_cast' <Predicate = (icmp_ln38)> <Delay = 0.00>
ST_3 : Operation 104 [1/1] (0.00ns)   --->   "%p_shl5 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i2.i1, i2 %indvar4_load, i1 0" [lenet_support.cpp:38]   --->   Operation 104 'bitconcatenate' 'p_shl5' <Predicate = (icmp_ln38)> <Delay = 0.00>
ST_3 : Operation 105 [1/1] (0.00ns)   --->   "%p_shl5_cast = zext i3 %p_shl5" [lenet_support.cpp:38]   --->   Operation 105 'zext' 'p_shl5_cast' <Predicate = (icmp_ln38)> <Delay = 0.00>
ST_3 : Operation 106 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp5 = add i8 %p_shl5_cast, i8 %mul_ln32_read" [lenet_support.cpp:38]   --->   Operation 106 'add' 'tmp5' <Predicate = (icmp_ln38)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.47> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 107 [1/1] (0.95ns) (root node of TernaryAdder)   --->   "%empty = add i8 %tmp5, i8 %p_shl4_cast" [lenet_support.cpp:38]   --->   Operation 107 'add' 'empty' <Predicate = (icmp_ln38)> <Delay = 0.95> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.47> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 108 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %empty, i2 0" [lenet_support.cpp:38]   --->   Operation 108 'bitconcatenate' 'tmp_s' <Predicate = (icmp_ln38)> <Delay = 0.00>
ST_3 : Operation 109 [1/1] (0.00ns)   --->   "%p_cast45 = zext i10 %tmp_s" [lenet_support.cpp:38]   --->   Operation 109 'zext' 'p_cast45' <Predicate = (icmp_ln38)> <Delay = 0.00>
ST_3 : Operation 110 [1/1] (1.12ns)   --->   "%empty_40 = add i64 %p_cast45, i64 %filters_read" [lenet_support.cpp:38]   --->   Operation 110 'add' 'empty_40' <Predicate = (icmp_ln38)> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 111 [1/1] (0.00ns)   --->   "%sext_ln40 = sext i62 %trunc_ln40_7" [lenet_support.cpp:40]   --->   Operation 111 'sext' 'sext_ln40' <Predicate = (icmp_ln38)> <Delay = 0.00>
ST_3 : Operation 112 [1/1] (0.00ns)   --->   "%trunc_ln40_8 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_40, i32 2, i32 63" [lenet_support.cpp:40]   --->   Operation 112 'partselect' 'trunc_ln40_8' <Predicate = (icmp_ln38)> <Delay = 0.00>
ST_3 : Operation 113 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i64 %sext_ln40" [lenet_support.cpp:41]   --->   Operation 113 'getelementptr' 'gmem_addr' <Predicate = (icmp_ln38)> <Delay = 0.00>
ST_3 : Operation 114 [8/8] (7.30ns)   --->   "%gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [lenet_support.cpp:41]   --->   Operation 114 'readreq' 'gmem_load_20_req' <Predicate = (icmp_ln38)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 115 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp7 = add i8 %p_shl5_cast, i8 %add_ln32_2_read" [lenet_support.cpp:38]   --->   Operation 115 'add' 'tmp7' <Predicate = (icmp_ln38)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.47> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 116 [1/1] (0.95ns) (root node of TernaryAdder)   --->   "%empty_42 = add i8 %tmp7, i8 %p_shl4_cast" [lenet_support.cpp:38]   --->   Operation 116 'add' 'empty_42' <Predicate = (icmp_ln38)> <Delay = 0.95> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.47> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 117 [1/1] (0.00ns)   --->   "%sext_ln40_1 = sext i62 %trunc_ln40_7" [lenet_support.cpp:40]   --->   Operation 117 'sext' 'sext_ln40_1' <Predicate = (icmp_ln38)> <Delay = 0.00>
ST_4 : Operation 118 [1/1] (0.00ns)   --->   "%sext_ln40_2 = sext i62 %trunc_ln40_8" [lenet_support.cpp:40]   --->   Operation 118 'sext' 'sext_ln40_2' <Predicate = (icmp_ln38)> <Delay = 0.00>
ST_4 : Operation 119 [7/8] (7.30ns)   --->   "%gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [lenet_support.cpp:41]   --->   Operation 119 'readreq' 'gmem_load_20_req' <Predicate = (icmp_ln38)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 120 [1/1] (0.00ns)   --->   "%gmem_addr_3 = getelementptr i32 %gmem, i64 %sext_ln40_2" [lenet_support.cpp:42]   --->   Operation 120 'getelementptr' 'gmem_addr_3' <Predicate = (icmp_ln38)> <Delay = 0.00>
ST_4 : Operation 121 [8/8] (7.30ns)   --->   "%gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_3, i32 1" [lenet_support.cpp:42]   --->   Operation 121 'readreq' 'gmem_load_21_req' <Predicate = (icmp_ln38)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 122 [1/1] (1.10ns)   --->   "%add_ln41 = add i63 %sext_ln40_1, i63 1" [lenet_support.cpp:41]   --->   Operation 122 'add' 'add_ln41' <Predicate = (icmp_ln38)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 123 [1/1] (0.00ns)   --->   "%sext_ln41_1 = sext i63 %add_ln41" [lenet_support.cpp:41]   --->   Operation 123 'sext' 'sext_ln41_1' <Predicate = (icmp_ln38)> <Delay = 0.00>
ST_4 : Operation 124 [1/1] (0.00ns)   --->   "%gmem_addr_4 = getelementptr i32 %gmem, i64 %sext_ln41_1" [lenet_support.cpp:41]   --->   Operation 124 'getelementptr' 'gmem_addr_4' <Predicate = (icmp_ln38)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 125 [1/1] (0.00ns)   --->   "%sext_ln41 = sext i62 %trunc_ln40_8" [lenet_support.cpp:41]   --->   Operation 125 'sext' 'sext_ln41' <Predicate = (icmp_ln38)> <Delay = 0.00>
ST_5 : Operation 126 [6/8] (7.30ns)   --->   "%gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [lenet_support.cpp:41]   --->   Operation 126 'readreq' 'gmem_load_20_req' <Predicate = (icmp_ln38)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 127 [7/8] (7.30ns)   --->   "%gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_3, i32 1" [lenet_support.cpp:42]   --->   Operation 127 'readreq' 'gmem_load_21_req' <Predicate = (icmp_ln38)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 128 [8/8] (7.30ns)   --->   "%gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_4, i32 1" [lenet_support.cpp:41]   --->   Operation 128 'readreq' 'gmem_load_22_req' <Predicate = (icmp_ln38)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 129 [1/1] (1.10ns)   --->   "%add_ln42 = add i63 %sext_ln41, i63 1" [lenet_support.cpp:42]   --->   Operation 129 'add' 'add_ln42' <Predicate = (icmp_ln38)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 130 [1/1] (0.00ns)   --->   "%sext_ln42 = sext i63 %add_ln42" [lenet_support.cpp:42]   --->   Operation 130 'sext' 'sext_ln42' <Predicate = (icmp_ln38)> <Delay = 0.00>
ST_5 : Operation 131 [1/1] (0.00ns)   --->   "%gmem_addr_5 = getelementptr i32 %gmem, i64 %sext_ln42" [lenet_support.cpp:42]   --->   Operation 131 'getelementptr' 'gmem_addr_5' <Predicate = (icmp_ln38)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 132 [5/8] (7.30ns)   --->   "%gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [lenet_support.cpp:41]   --->   Operation 132 'readreq' 'gmem_load_20_req' <Predicate = (icmp_ln38)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 133 [6/8] (7.30ns)   --->   "%gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_3, i32 1" [lenet_support.cpp:42]   --->   Operation 133 'readreq' 'gmem_load_21_req' <Predicate = (icmp_ln38)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 134 [7/8] (7.30ns)   --->   "%gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_4, i32 1" [lenet_support.cpp:41]   --->   Operation 134 'readreq' 'gmem_load_22_req' <Predicate = (icmp_ln38)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 135 [8/8] (7.30ns)   --->   "%gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_5, i32 1" [lenet_support.cpp:42]   --->   Operation 135 'readreq' 'gmem_load_23_req' <Predicate = (icmp_ln38)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 136 [1/1] (1.10ns)   --->   "%add_ln41_1 = add i63 %sext_ln40_1, i63 2" [lenet_support.cpp:41]   --->   Operation 136 'add' 'add_ln41_1' <Predicate = (icmp_ln38)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 137 [1/1] (0.00ns)   --->   "%sext_ln41_2 = sext i63 %add_ln41_1" [lenet_support.cpp:41]   --->   Operation 137 'sext' 'sext_ln41_2' <Predicate = (icmp_ln38)> <Delay = 0.00>
ST_6 : Operation 138 [1/1] (0.00ns)   --->   "%gmem_addr_6 = getelementptr i32 %gmem, i64 %sext_ln41_2" [lenet_support.cpp:41]   --->   Operation 138 'getelementptr' 'gmem_addr_6' <Predicate = (icmp_ln38)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 139 [4/8] (7.30ns)   --->   "%gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [lenet_support.cpp:41]   --->   Operation 139 'readreq' 'gmem_load_20_req' <Predicate = (icmp_ln38)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 140 [5/8] (7.30ns)   --->   "%gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_3, i32 1" [lenet_support.cpp:42]   --->   Operation 140 'readreq' 'gmem_load_21_req' <Predicate = (icmp_ln38)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 141 [6/8] (7.30ns)   --->   "%gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_4, i32 1" [lenet_support.cpp:41]   --->   Operation 141 'readreq' 'gmem_load_22_req' <Predicate = (icmp_ln38)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 142 [7/8] (7.30ns)   --->   "%gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_5, i32 1" [lenet_support.cpp:42]   --->   Operation 142 'readreq' 'gmem_load_23_req' <Predicate = (icmp_ln38)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 143 [8/8] (7.30ns)   --->   "%gmem_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_6, i32 1" [lenet_support.cpp:41]   --->   Operation 143 'readreq' 'gmem_load_24_req' <Predicate = (icmp_ln38)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 144 [1/1] (1.10ns)   --->   "%add_ln42_1 = add i63 %sext_ln41, i63 2" [lenet_support.cpp:42]   --->   Operation 144 'add' 'add_ln42_1' <Predicate = (icmp_ln38)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 145 [1/1] (0.00ns)   --->   "%sext_ln42_1 = sext i63 %add_ln42_1" [lenet_support.cpp:42]   --->   Operation 145 'sext' 'sext_ln42_1' <Predicate = (icmp_ln38)> <Delay = 0.00>
ST_7 : Operation 146 [1/1] (0.00ns)   --->   "%gmem_addr_7 = getelementptr i32 %gmem, i64 %sext_ln42_1" [lenet_support.cpp:42]   --->   Operation 146 'getelementptr' 'gmem_addr_7' <Predicate = (icmp_ln38)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 147 [3/8] (7.30ns)   --->   "%gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [lenet_support.cpp:41]   --->   Operation 147 'readreq' 'gmem_load_20_req' <Predicate = (icmp_ln38)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 148 [4/8] (7.30ns)   --->   "%gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_3, i32 1" [lenet_support.cpp:42]   --->   Operation 148 'readreq' 'gmem_load_21_req' <Predicate = (icmp_ln38)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 149 [5/8] (7.30ns)   --->   "%gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_4, i32 1" [lenet_support.cpp:41]   --->   Operation 149 'readreq' 'gmem_load_22_req' <Predicate = (icmp_ln38)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 150 [6/8] (7.30ns)   --->   "%gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_5, i32 1" [lenet_support.cpp:42]   --->   Operation 150 'readreq' 'gmem_load_23_req' <Predicate = (icmp_ln38)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 151 [7/8] (7.30ns)   --->   "%gmem_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_6, i32 1" [lenet_support.cpp:41]   --->   Operation 151 'readreq' 'gmem_load_24_req' <Predicate = (icmp_ln38)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 152 [8/8] (7.30ns)   --->   "%gmem_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_7, i32 1" [lenet_support.cpp:42]   --->   Operation 152 'readreq' 'gmem_load_25_req' <Predicate = (icmp_ln38)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 153 [1/1] (1.10ns)   --->   "%add_ln41_2 = add i63 %sext_ln40_1, i63 3" [lenet_support.cpp:41]   --->   Operation 153 'add' 'add_ln41_2' <Predicate = (icmp_ln38)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 154 [1/1] (0.00ns)   --->   "%sext_ln41_3 = sext i63 %add_ln41_2" [lenet_support.cpp:41]   --->   Operation 154 'sext' 'sext_ln41_3' <Predicate = (icmp_ln38)> <Delay = 0.00>
ST_8 : Operation 155 [1/1] (0.00ns)   --->   "%gmem_addr_8 = getelementptr i32 %gmem, i64 %sext_ln41_3" [lenet_support.cpp:41]   --->   Operation 155 'getelementptr' 'gmem_addr_8' <Predicate = (icmp_ln38)> <Delay = 0.00>
ST_8 : Operation 156 [1/1] (1.10ns)   --->   "%add_ln41_3 = add i63 %sext_ln40_1, i63 4" [lenet_support.cpp:41]   --->   Operation 156 'add' 'add_ln41_3' <Predicate = (icmp_ln38)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 157 [1/1] (0.00ns)   --->   "%sext_ln41_4 = sext i63 %add_ln41_3" [lenet_support.cpp:41]   --->   Operation 157 'sext' 'sext_ln41_4' <Predicate = (icmp_ln38)> <Delay = 0.00>
ST_8 : Operation 158 [1/1] (0.00ns)   --->   "%gmem_addr_10 = getelementptr i32 %gmem, i64 %sext_ln41_4" [lenet_support.cpp:41]   --->   Operation 158 'getelementptr' 'gmem_addr_10' <Predicate = (icmp_ln38)> <Delay = 0.00>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 159 [2/8] (7.30ns)   --->   "%gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [lenet_support.cpp:41]   --->   Operation 159 'readreq' 'gmem_load_20_req' <Predicate = (icmp_ln38)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 160 [3/8] (7.30ns)   --->   "%gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_3, i32 1" [lenet_support.cpp:42]   --->   Operation 160 'readreq' 'gmem_load_21_req' <Predicate = (icmp_ln38)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 161 [4/8] (7.30ns)   --->   "%gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_4, i32 1" [lenet_support.cpp:41]   --->   Operation 161 'readreq' 'gmem_load_22_req' <Predicate = (icmp_ln38)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 162 [5/8] (7.30ns)   --->   "%gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_5, i32 1" [lenet_support.cpp:42]   --->   Operation 162 'readreq' 'gmem_load_23_req' <Predicate = (icmp_ln38)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 163 [6/8] (7.30ns)   --->   "%gmem_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_6, i32 1" [lenet_support.cpp:41]   --->   Operation 163 'readreq' 'gmem_load_24_req' <Predicate = (icmp_ln38)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 164 [7/8] (7.30ns)   --->   "%gmem_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_7, i32 1" [lenet_support.cpp:42]   --->   Operation 164 'readreq' 'gmem_load_25_req' <Predicate = (icmp_ln38)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 165 [8/8] (7.30ns)   --->   "%gmem_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_8, i32 1" [lenet_support.cpp:41]   --->   Operation 165 'readreq' 'gmem_load_26_req' <Predicate = (icmp_ln38)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 166 [1/1] (1.10ns)   --->   "%add_ln42_2 = add i63 %sext_ln41, i63 3" [lenet_support.cpp:42]   --->   Operation 166 'add' 'add_ln42_2' <Predicate = (icmp_ln38)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 167 [1/1] (0.00ns)   --->   "%sext_ln42_2 = sext i63 %add_ln42_2" [lenet_support.cpp:42]   --->   Operation 167 'sext' 'sext_ln42_2' <Predicate = (icmp_ln38)> <Delay = 0.00>
ST_9 : Operation 168 [1/1] (0.00ns)   --->   "%gmem_addr_9 = getelementptr i32 %gmem, i64 %sext_ln42_2" [lenet_support.cpp:42]   --->   Operation 168 'getelementptr' 'gmem_addr_9' <Predicate = (icmp_ln38)> <Delay = 0.00>
ST_9 : Operation 169 [1/1] (1.10ns)   --->   "%add_ln42_3 = add i63 %sext_ln41, i63 4" [lenet_support.cpp:42]   --->   Operation 169 'add' 'add_ln42_3' <Predicate = (icmp_ln38)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 170 [1/1] (0.00ns)   --->   "%sext_ln42_3 = sext i63 %add_ln42_3" [lenet_support.cpp:42]   --->   Operation 170 'sext' 'sext_ln42_3' <Predicate = (icmp_ln38)> <Delay = 0.00>
ST_9 : Operation 171 [1/1] (0.00ns)   --->   "%gmem_addr_11 = getelementptr i32 %gmem, i64 %sext_ln42_3" [lenet_support.cpp:42]   --->   Operation 171 'getelementptr' 'gmem_addr_11' <Predicate = (icmp_ln38)> <Delay = 0.00>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 172 [1/8] (7.30ns)   --->   "%gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [lenet_support.cpp:41]   --->   Operation 172 'readreq' 'gmem_load_20_req' <Predicate = (icmp_ln38)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 173 [2/8] (7.30ns)   --->   "%gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_3, i32 1" [lenet_support.cpp:42]   --->   Operation 173 'readreq' 'gmem_load_21_req' <Predicate = (icmp_ln38)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 174 [3/8] (7.30ns)   --->   "%gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_4, i32 1" [lenet_support.cpp:41]   --->   Operation 174 'readreq' 'gmem_load_22_req' <Predicate = (icmp_ln38)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 175 [4/8] (7.30ns)   --->   "%gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_5, i32 1" [lenet_support.cpp:42]   --->   Operation 175 'readreq' 'gmem_load_23_req' <Predicate = (icmp_ln38)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 176 [5/8] (7.30ns)   --->   "%gmem_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_6, i32 1" [lenet_support.cpp:41]   --->   Operation 176 'readreq' 'gmem_load_24_req' <Predicate = (icmp_ln38)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 177 [6/8] (7.30ns)   --->   "%gmem_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_7, i32 1" [lenet_support.cpp:42]   --->   Operation 177 'readreq' 'gmem_load_25_req' <Predicate = (icmp_ln38)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 178 [7/8] (7.30ns)   --->   "%gmem_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_8, i32 1" [lenet_support.cpp:41]   --->   Operation 178 'readreq' 'gmem_load_26_req' <Predicate = (icmp_ln38)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 179 [8/8] (7.30ns)   --->   "%gmem_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_9, i32 1" [lenet_support.cpp:42]   --->   Operation 179 'readreq' 'gmem_load_27_req' <Predicate = (icmp_ln38)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 180 [1/1] (7.30ns)   --->   "%gmem_addr_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr" [lenet_support.cpp:41]   --->   Operation 180 'read' 'gmem_addr_read' <Predicate = (icmp_ln38)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 181 [1/8] (7.30ns)   --->   "%gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_3, i32 1" [lenet_support.cpp:42]   --->   Operation 181 'readreq' 'gmem_load_21_req' <Predicate = (icmp_ln38)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 182 [2/8] (7.30ns)   --->   "%gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_4, i32 1" [lenet_support.cpp:41]   --->   Operation 182 'readreq' 'gmem_load_22_req' <Predicate = (icmp_ln38)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 183 [3/8] (7.30ns)   --->   "%gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_5, i32 1" [lenet_support.cpp:42]   --->   Operation 183 'readreq' 'gmem_load_23_req' <Predicate = (icmp_ln38)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 184 [4/8] (7.30ns)   --->   "%gmem_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_6, i32 1" [lenet_support.cpp:41]   --->   Operation 184 'readreq' 'gmem_load_24_req' <Predicate = (icmp_ln38)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 185 [5/8] (7.30ns)   --->   "%gmem_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_7, i32 1" [lenet_support.cpp:42]   --->   Operation 185 'readreq' 'gmem_load_25_req' <Predicate = (icmp_ln38)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 186 [6/8] (7.30ns)   --->   "%gmem_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_8, i32 1" [lenet_support.cpp:41]   --->   Operation 186 'readreq' 'gmem_load_26_req' <Predicate = (icmp_ln38)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 187 [7/8] (7.30ns)   --->   "%gmem_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_9, i32 1" [lenet_support.cpp:42]   --->   Operation 187 'readreq' 'gmem_load_27_req' <Predicate = (icmp_ln38)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 188 [8/8] (7.30ns)   --->   "%gmem_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_10, i32 1" [lenet_support.cpp:41]   --->   Operation 188 'readreq' 'gmem_load_28_req' <Predicate = (icmp_ln38)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 189 [1/1] (7.30ns)   --->   "%gmem_addr_3_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_3" [lenet_support.cpp:42]   --->   Operation 189 'read' 'gmem_addr_3_read' <Predicate = (icmp_ln38)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 190 [1/8] (7.30ns)   --->   "%gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_4, i32 1" [lenet_support.cpp:41]   --->   Operation 190 'readreq' 'gmem_load_22_req' <Predicate = (icmp_ln38)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 191 [2/8] (7.30ns)   --->   "%gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_5, i32 1" [lenet_support.cpp:42]   --->   Operation 191 'readreq' 'gmem_load_23_req' <Predicate = (icmp_ln38)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 192 [3/8] (7.30ns)   --->   "%gmem_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_6, i32 1" [lenet_support.cpp:41]   --->   Operation 192 'readreq' 'gmem_load_24_req' <Predicate = (icmp_ln38)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 193 [4/8] (7.30ns)   --->   "%gmem_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_7, i32 1" [lenet_support.cpp:42]   --->   Operation 193 'readreq' 'gmem_load_25_req' <Predicate = (icmp_ln38)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 194 [5/8] (7.30ns)   --->   "%gmem_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_8, i32 1" [lenet_support.cpp:41]   --->   Operation 194 'readreq' 'gmem_load_26_req' <Predicate = (icmp_ln38)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 195 [6/8] (7.30ns)   --->   "%gmem_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_9, i32 1" [lenet_support.cpp:42]   --->   Operation 195 'readreq' 'gmem_load_27_req' <Predicate = (icmp_ln38)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 196 [7/8] (7.30ns)   --->   "%gmem_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_10, i32 1" [lenet_support.cpp:41]   --->   Operation 196 'readreq' 'gmem_load_28_req' <Predicate = (icmp_ln38)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 197 [8/8] (7.30ns)   --->   "%gmem_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_11, i32 1" [lenet_support.cpp:42]   --->   Operation 197 'readreq' 'gmem_load_29_req' <Predicate = (icmp_ln38)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 198 [1/1] (0.00ns)   --->   "%tmp_9 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i11.i2, i11 %empty_44, i2 0" [lenet_support.cpp:38]   --->   Operation 198 'bitconcatenate' 'tmp_9' <Predicate = (icmp_ln38)> <Delay = 0.00>
ST_12 : Operation 199 [1/1] (0.00ns)   --->   "%p_cast50 = zext i13 %tmp_9" [lenet_support.cpp:38]   --->   Operation 199 'zext' 'p_cast50' <Predicate = (icmp_ln38)> <Delay = 0.00>
ST_12 : Operation 200 [1/1] (1.12ns)   --->   "%empty_45 = add i64 %p_cast50, i64 %input_read" [lenet_support.cpp:38]   --->   Operation 200 'add' 'empty_45' <Predicate = (icmp_ln38)> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 201 [1/1] (0.00ns)   --->   "%trunc_ln40_9 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_45, i32 2, i32 63" [lenet_support.cpp:40]   --->   Operation 201 'partselect' 'trunc_ln40_9' <Predicate = (icmp_ln38 & icmp_ln38_1)> <Delay = 0.00>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 202 [1/1] (0.00ns)   --->   "%bitcast_ln41 = bitcast i32 %gmem_addr_read" [lenet_support.cpp:41]   --->   Operation 202 'bitcast' 'bitcast_ln41' <Predicate = (icmp_ln38)> <Delay = 0.00>
ST_13 : Operation 203 [1/1] (0.00ns)   --->   "%bitcast_ln42 = bitcast i32 %gmem_addr_3_read" [lenet_support.cpp:42]   --->   Operation 203 'bitcast' 'bitcast_ln42' <Predicate = (icmp_ln38)> <Delay = 0.00>
ST_13 : [1/1] (0.79ns)   --->   Input mux for Operation 204 '%mul27_1 = fmul i32 %bitcast_ln41, i32 %bitcast_ln42'
ST_13 : Operation 204 [3/3] (5.29ns)   --->   "%mul27_1 = fmul i32 %bitcast_ln41, i32 %bitcast_ln42" [lenet_support.cpp:41]   --->   Operation 204 'fmul' 'mul27_1' <Predicate = (icmp_ln38)> <Delay = 5.29> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 205 [1/1] (7.30ns)   --->   "%gmem_addr_4_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_4" [lenet_support.cpp:41]   --->   Operation 205 'read' 'gmem_addr_4_read' <Predicate = (icmp_ln38)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 206 [1/8] (7.30ns)   --->   "%gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_5, i32 1" [lenet_support.cpp:42]   --->   Operation 206 'readreq' 'gmem_load_23_req' <Predicate = (icmp_ln38)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 207 [2/8] (7.30ns)   --->   "%gmem_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_6, i32 1" [lenet_support.cpp:41]   --->   Operation 207 'readreq' 'gmem_load_24_req' <Predicate = (icmp_ln38)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 208 [3/8] (7.30ns)   --->   "%gmem_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_7, i32 1" [lenet_support.cpp:42]   --->   Operation 208 'readreq' 'gmem_load_25_req' <Predicate = (icmp_ln38)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 209 [4/8] (7.30ns)   --->   "%gmem_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_8, i32 1" [lenet_support.cpp:41]   --->   Operation 209 'readreq' 'gmem_load_26_req' <Predicate = (icmp_ln38)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 210 [5/8] (7.30ns)   --->   "%gmem_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_9, i32 1" [lenet_support.cpp:42]   --->   Operation 210 'readreq' 'gmem_load_27_req' <Predicate = (icmp_ln38)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 211 [6/8] (7.30ns)   --->   "%gmem_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_10, i32 1" [lenet_support.cpp:41]   --->   Operation 211 'readreq' 'gmem_load_28_req' <Predicate = (icmp_ln38)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 212 [7/8] (7.30ns)   --->   "%gmem_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_11, i32 1" [lenet_support.cpp:42]   --->   Operation 212 'readreq' 'gmem_load_29_req' <Predicate = (icmp_ln38)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 213 [1/1] (0.00ns)   --->   "%tmp_8 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %empty_42, i2 0" [lenet_support.cpp:38]   --->   Operation 213 'bitconcatenate' 'tmp_8' <Predicate = (icmp_ln38)> <Delay = 0.00>
ST_13 : Operation 214 [1/1] (0.00ns)   --->   "%p_cast49 = zext i10 %tmp_8" [lenet_support.cpp:38]   --->   Operation 214 'zext' 'p_cast49' <Predicate = (icmp_ln38)> <Delay = 0.00>
ST_13 : Operation 215 [1/1] (1.12ns)   --->   "%empty_43 = add i64 %p_cast49, i64 %filters_read" [lenet_support.cpp:38]   --->   Operation 215 'add' 'empty_43' <Predicate = (icmp_ln38)> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 216 [1/1] (0.00ns)   --->   "%sext_ln40_3 = sext i62 %trunc_ln40_9" [lenet_support.cpp:40]   --->   Operation 216 'sext' 'sext_ln40_3' <Predicate = (icmp_ln38 & icmp_ln38_1)> <Delay = 0.00>
ST_13 : Operation 217 [1/1] (0.00ns)   --->   "%trunc_ln40_s = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_43, i32 2, i32 63" [lenet_support.cpp:40]   --->   Operation 217 'partselect' 'trunc_ln40_s' <Predicate = (icmp_ln38 & icmp_ln38_1)> <Delay = 0.00>
ST_13 : Operation 218 [1/1] (0.00ns)   --->   "%gmem_addr_12 = getelementptr i32 %gmem, i64 %sext_ln40_3" [lenet_support.cpp:41]   --->   Operation 218 'getelementptr' 'gmem_addr_12' <Predicate = (icmp_ln38 & icmp_ln38_1)> <Delay = 0.00>
ST_13 : Operation 219 [8/8] (7.30ns)   --->   "%gmem_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_12, i32 1" [lenet_support.cpp:41]   --->   Operation 219 'readreq' 'gmem_load_30_req' <Predicate = (icmp_ln38 & icmp_ln38_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 7.30>
ST_14 : Operation 220 [2/3] (6.08ns)   --->   "%mul27_1 = fmul i32 %bitcast_ln41, i32 %bitcast_ln42" [lenet_support.cpp:41]   --->   Operation 220 'fmul' 'mul27_1' <Predicate = (icmp_ln38)> <Delay = 6.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 221 [1/1] (7.30ns)   --->   "%gmem_addr_5_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_5" [lenet_support.cpp:42]   --->   Operation 221 'read' 'gmem_addr_5_read' <Predicate = (icmp_ln38)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 222 [1/8] (7.30ns)   --->   "%gmem_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_6, i32 1" [lenet_support.cpp:41]   --->   Operation 222 'readreq' 'gmem_load_24_req' <Predicate = (icmp_ln38)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 223 [2/8] (7.30ns)   --->   "%gmem_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_7, i32 1" [lenet_support.cpp:42]   --->   Operation 223 'readreq' 'gmem_load_25_req' <Predicate = (icmp_ln38)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 224 [3/8] (7.30ns)   --->   "%gmem_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_8, i32 1" [lenet_support.cpp:41]   --->   Operation 224 'readreq' 'gmem_load_26_req' <Predicate = (icmp_ln38)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 225 [4/8] (7.30ns)   --->   "%gmem_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_9, i32 1" [lenet_support.cpp:42]   --->   Operation 225 'readreq' 'gmem_load_27_req' <Predicate = (icmp_ln38)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 226 [5/8] (7.30ns)   --->   "%gmem_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_10, i32 1" [lenet_support.cpp:41]   --->   Operation 226 'readreq' 'gmem_load_28_req' <Predicate = (icmp_ln38)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 227 [6/8] (7.30ns)   --->   "%gmem_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_11, i32 1" [lenet_support.cpp:42]   --->   Operation 227 'readreq' 'gmem_load_29_req' <Predicate = (icmp_ln38)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 228 [1/1] (0.00ns)   --->   "%sext_ln40_4 = sext i62 %trunc_ln40_9" [lenet_support.cpp:40]   --->   Operation 228 'sext' 'sext_ln40_4' <Predicate = (icmp_ln38 & icmp_ln38_1)> <Delay = 0.00>
ST_14 : Operation 229 [1/1] (0.00ns)   --->   "%sext_ln40_5 = sext i62 %trunc_ln40_s" [lenet_support.cpp:40]   --->   Operation 229 'sext' 'sext_ln40_5' <Predicate = (icmp_ln38 & icmp_ln38_1)> <Delay = 0.00>
ST_14 : Operation 230 [7/8] (7.30ns)   --->   "%gmem_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_12, i32 1" [lenet_support.cpp:41]   --->   Operation 230 'readreq' 'gmem_load_30_req' <Predicate = (icmp_ln38 & icmp_ln38_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 231 [1/1] (0.00ns)   --->   "%gmem_addr_13 = getelementptr i32 %gmem, i64 %sext_ln40_5" [lenet_support.cpp:42]   --->   Operation 231 'getelementptr' 'gmem_addr_13' <Predicate = (icmp_ln38 & icmp_ln38_1)> <Delay = 0.00>
ST_14 : Operation 232 [8/8] (7.30ns)   --->   "%gmem_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_13, i32 1" [lenet_support.cpp:42]   --->   Operation 232 'readreq' 'gmem_load_31_req' <Predicate = (icmp_ln38 & icmp_ln38_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 233 [1/1] (1.10ns)   --->   "%add_ln41_4 = add i63 %sext_ln40_4, i63 1" [lenet_support.cpp:41]   --->   Operation 233 'add' 'add_ln41_4' <Predicate = (icmp_ln38 & icmp_ln38_1)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 234 [1/1] (0.00ns)   --->   "%sext_ln41_6 = sext i63 %add_ln41_4" [lenet_support.cpp:41]   --->   Operation 234 'sext' 'sext_ln41_6' <Predicate = (icmp_ln38 & icmp_ln38_1)> <Delay = 0.00>
ST_14 : Operation 235 [1/1] (0.00ns)   --->   "%gmem_addr_14 = getelementptr i32 %gmem, i64 %sext_ln41_6" [lenet_support.cpp:41]   --->   Operation 235 'getelementptr' 'gmem_addr_14' <Predicate = (icmp_ln38 & icmp_ln38_1)> <Delay = 0.00>

State 15 <SV = 14> <Delay = 7.30>
ST_15 : Operation 236 [1/3] (6.08ns)   --->   "%mul27_1 = fmul i32 %bitcast_ln41, i32 %bitcast_ln42" [lenet_support.cpp:41]   --->   Operation 236 'fmul' 'mul27_1' <Predicate = (icmp_ln38)> <Delay = 6.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 237 [1/1] (0.00ns)   --->   "%bitcast_ln41_1 = bitcast i32 %gmem_addr_4_read" [lenet_support.cpp:41]   --->   Operation 237 'bitcast' 'bitcast_ln41_1' <Predicate = (icmp_ln38)> <Delay = 0.00>
ST_15 : Operation 238 [1/1] (0.00ns)   --->   "%bitcast_ln42_1 = bitcast i32 %gmem_addr_5_read" [lenet_support.cpp:42]   --->   Operation 238 'bitcast' 'bitcast_ln42_1' <Predicate = (icmp_ln38)> <Delay = 0.00>
ST_15 : [1/1] (0.79ns)   --->   Input mux for Operation 239 '%mul27_1_s = fmul i32 %bitcast_ln41_1, i32 %bitcast_ln42_1'
ST_15 : Operation 239 [3/3] (5.29ns)   --->   "%mul27_1_s = fmul i32 %bitcast_ln41_1, i32 %bitcast_ln42_1" [lenet_support.cpp:41]   --->   Operation 239 'fmul' 'mul27_1_s' <Predicate = (icmp_ln38)> <Delay = 5.29> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 240 [1/1] (7.30ns)   --->   "%gmem_addr_6_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_6" [lenet_support.cpp:41]   --->   Operation 240 'read' 'gmem_addr_6_read' <Predicate = (icmp_ln38)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 241 [1/8] (7.30ns)   --->   "%gmem_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_7, i32 1" [lenet_support.cpp:42]   --->   Operation 241 'readreq' 'gmem_load_25_req' <Predicate = (icmp_ln38)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 242 [2/8] (7.30ns)   --->   "%gmem_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_8, i32 1" [lenet_support.cpp:41]   --->   Operation 242 'readreq' 'gmem_load_26_req' <Predicate = (icmp_ln38)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 243 [3/8] (7.30ns)   --->   "%gmem_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_9, i32 1" [lenet_support.cpp:42]   --->   Operation 243 'readreq' 'gmem_load_27_req' <Predicate = (icmp_ln38)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 244 [4/8] (7.30ns)   --->   "%gmem_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_10, i32 1" [lenet_support.cpp:41]   --->   Operation 244 'readreq' 'gmem_load_28_req' <Predicate = (icmp_ln38)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 245 [5/8] (7.30ns)   --->   "%gmem_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_11, i32 1" [lenet_support.cpp:42]   --->   Operation 245 'readreq' 'gmem_load_29_req' <Predicate = (icmp_ln38)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 246 [1/1] (0.00ns)   --->   "%sext_ln41_5 = sext i62 %trunc_ln40_s" [lenet_support.cpp:41]   --->   Operation 246 'sext' 'sext_ln41_5' <Predicate = (icmp_ln38 & icmp_ln38_1)> <Delay = 0.00>
ST_15 : Operation 247 [6/8] (7.30ns)   --->   "%gmem_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_12, i32 1" [lenet_support.cpp:41]   --->   Operation 247 'readreq' 'gmem_load_30_req' <Predicate = (icmp_ln38 & icmp_ln38_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 248 [7/8] (7.30ns)   --->   "%gmem_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_13, i32 1" [lenet_support.cpp:42]   --->   Operation 248 'readreq' 'gmem_load_31_req' <Predicate = (icmp_ln38 & icmp_ln38_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 249 [8/8] (7.30ns)   --->   "%gmem_load_32_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_14, i32 1" [lenet_support.cpp:41]   --->   Operation 249 'readreq' 'gmem_load_32_req' <Predicate = (icmp_ln38 & icmp_ln38_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 250 [1/1] (1.10ns)   --->   "%add_ln42_4 = add i63 %sext_ln41_5, i63 1" [lenet_support.cpp:42]   --->   Operation 250 'add' 'add_ln42_4' <Predicate = (icmp_ln38 & icmp_ln38_1)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 251 [1/1] (0.00ns)   --->   "%sext_ln42_4 = sext i63 %add_ln42_4" [lenet_support.cpp:42]   --->   Operation 251 'sext' 'sext_ln42_4' <Predicate = (icmp_ln38 & icmp_ln38_1)> <Delay = 0.00>
ST_15 : Operation 252 [1/1] (0.00ns)   --->   "%gmem_addr_15 = getelementptr i32 %gmem, i64 %sext_ln42_4" [lenet_support.cpp:42]   --->   Operation 252 'getelementptr' 'gmem_addr_15' <Predicate = (icmp_ln38 & icmp_ln38_1)> <Delay = 0.00>

State 16 <SV = 15> <Delay = 7.30>
ST_16 : Operation 253 [1/1] (0.00ns)   --->   "%sum_load = load i32 %sum" [lenet_support.cpp:41]   --->   Operation 253 'load' 'sum_load' <Predicate = (icmp_ln38)> <Delay = 0.00>
ST_16 : [1/1] (0.79ns)   --->   Input mux for Operation 254 '%sum_5 = fadd i32 %sum_load, i32 %mul27_1'
ST_16 : Operation 254 [4/4] (4.91ns)   --->   "%sum_5 = fadd i32 %sum_load, i32 %mul27_1" [lenet_support.cpp:41]   --->   Operation 254 'fadd' 'sum_5' <Predicate = (icmp_ln38)> <Delay = 4.91> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 255 [2/3] (6.08ns)   --->   "%mul27_1_s = fmul i32 %bitcast_ln41_1, i32 %bitcast_ln42_1" [lenet_support.cpp:41]   --->   Operation 255 'fmul' 'mul27_1_s' <Predicate = (icmp_ln38)> <Delay = 6.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 256 [1/1] (7.30ns)   --->   "%gmem_addr_7_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_7" [lenet_support.cpp:42]   --->   Operation 256 'read' 'gmem_addr_7_read' <Predicate = (icmp_ln38)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 257 [1/8] (7.30ns)   --->   "%gmem_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_8, i32 1" [lenet_support.cpp:41]   --->   Operation 257 'readreq' 'gmem_load_26_req' <Predicate = (icmp_ln38)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 258 [2/8] (7.30ns)   --->   "%gmem_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_9, i32 1" [lenet_support.cpp:42]   --->   Operation 258 'readreq' 'gmem_load_27_req' <Predicate = (icmp_ln38)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 259 [3/8] (7.30ns)   --->   "%gmem_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_10, i32 1" [lenet_support.cpp:41]   --->   Operation 259 'readreq' 'gmem_load_28_req' <Predicate = (icmp_ln38)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 260 [4/8] (7.30ns)   --->   "%gmem_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_11, i32 1" [lenet_support.cpp:42]   --->   Operation 260 'readreq' 'gmem_load_29_req' <Predicate = (icmp_ln38)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 261 [5/8] (7.30ns)   --->   "%gmem_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_12, i32 1" [lenet_support.cpp:41]   --->   Operation 261 'readreq' 'gmem_load_30_req' <Predicate = (icmp_ln38 & icmp_ln38_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 262 [6/8] (7.30ns)   --->   "%gmem_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_13, i32 1" [lenet_support.cpp:42]   --->   Operation 262 'readreq' 'gmem_load_31_req' <Predicate = (icmp_ln38 & icmp_ln38_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 263 [7/8] (7.30ns)   --->   "%gmem_load_32_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_14, i32 1" [lenet_support.cpp:41]   --->   Operation 263 'readreq' 'gmem_load_32_req' <Predicate = (icmp_ln38 & icmp_ln38_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 264 [8/8] (7.30ns)   --->   "%gmem_load_33_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_15, i32 1" [lenet_support.cpp:42]   --->   Operation 264 'readreq' 'gmem_load_33_req' <Predicate = (icmp_ln38 & icmp_ln38_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 265 [1/1] (1.10ns)   --->   "%add_ln41_5 = add i63 %sext_ln40_4, i63 2" [lenet_support.cpp:41]   --->   Operation 265 'add' 'add_ln41_5' <Predicate = (icmp_ln38 & icmp_ln38_1)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 266 [1/1] (0.00ns)   --->   "%sext_ln41_7 = sext i63 %add_ln41_5" [lenet_support.cpp:41]   --->   Operation 266 'sext' 'sext_ln41_7' <Predicate = (icmp_ln38 & icmp_ln38_1)> <Delay = 0.00>
ST_16 : Operation 267 [1/1] (0.00ns)   --->   "%gmem_addr_16 = getelementptr i32 %gmem, i64 %sext_ln41_7" [lenet_support.cpp:41]   --->   Operation 267 'getelementptr' 'gmem_addr_16' <Predicate = (icmp_ln38 & icmp_ln38_1)> <Delay = 0.00>

State 17 <SV = 16> <Delay = 7.30>
ST_17 : Operation 268 [3/4] (5.71ns)   --->   "%sum_5 = fadd i32 %sum_load, i32 %mul27_1" [lenet_support.cpp:41]   --->   Operation 268 'fadd' 'sum_5' <Predicate = (icmp_ln38)> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 269 [1/3] (6.08ns)   --->   "%mul27_1_s = fmul i32 %bitcast_ln41_1, i32 %bitcast_ln42_1" [lenet_support.cpp:41]   --->   Operation 269 'fmul' 'mul27_1_s' <Predicate = (icmp_ln38)> <Delay = 6.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 270 [1/1] (0.00ns)   --->   "%bitcast_ln41_2 = bitcast i32 %gmem_addr_6_read" [lenet_support.cpp:41]   --->   Operation 270 'bitcast' 'bitcast_ln41_2' <Predicate = (icmp_ln38)> <Delay = 0.00>
ST_17 : Operation 271 [1/1] (0.00ns)   --->   "%bitcast_ln42_2 = bitcast i32 %gmem_addr_7_read" [lenet_support.cpp:42]   --->   Operation 271 'bitcast' 'bitcast_ln42_2' <Predicate = (icmp_ln38)> <Delay = 0.00>
ST_17 : [1/1] (0.79ns)   --->   Input mux for Operation 272 '%mul27_1_2 = fmul i32 %bitcast_ln41_2, i32 %bitcast_ln42_2'
ST_17 : Operation 272 [3/3] (5.29ns)   --->   "%mul27_1_2 = fmul i32 %bitcast_ln41_2, i32 %bitcast_ln42_2" [lenet_support.cpp:41]   --->   Operation 272 'fmul' 'mul27_1_2' <Predicate = (icmp_ln38)> <Delay = 5.29> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 273 [1/1] (7.30ns)   --->   "%gmem_addr_8_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_8" [lenet_support.cpp:41]   --->   Operation 273 'read' 'gmem_addr_8_read' <Predicate = (icmp_ln38)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 274 [1/8] (7.30ns)   --->   "%gmem_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_9, i32 1" [lenet_support.cpp:42]   --->   Operation 274 'readreq' 'gmem_load_27_req' <Predicate = (icmp_ln38)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 275 [2/8] (7.30ns)   --->   "%gmem_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_10, i32 1" [lenet_support.cpp:41]   --->   Operation 275 'readreq' 'gmem_load_28_req' <Predicate = (icmp_ln38)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 276 [3/8] (7.30ns)   --->   "%gmem_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_11, i32 1" [lenet_support.cpp:42]   --->   Operation 276 'readreq' 'gmem_load_29_req' <Predicate = (icmp_ln38)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 277 [4/8] (7.30ns)   --->   "%gmem_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_12, i32 1" [lenet_support.cpp:41]   --->   Operation 277 'readreq' 'gmem_load_30_req' <Predicate = (icmp_ln38 & icmp_ln38_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 278 [5/8] (7.30ns)   --->   "%gmem_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_13, i32 1" [lenet_support.cpp:42]   --->   Operation 278 'readreq' 'gmem_load_31_req' <Predicate = (icmp_ln38 & icmp_ln38_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 279 [6/8] (7.30ns)   --->   "%gmem_load_32_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_14, i32 1" [lenet_support.cpp:41]   --->   Operation 279 'readreq' 'gmem_load_32_req' <Predicate = (icmp_ln38 & icmp_ln38_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 280 [7/8] (7.30ns)   --->   "%gmem_load_33_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_15, i32 1" [lenet_support.cpp:42]   --->   Operation 280 'readreq' 'gmem_load_33_req' <Predicate = (icmp_ln38 & icmp_ln38_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 281 [8/8] (7.30ns)   --->   "%gmem_load_34_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_16, i32 1" [lenet_support.cpp:41]   --->   Operation 281 'readreq' 'gmem_load_34_req' <Predicate = (icmp_ln38 & icmp_ln38_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 282 [1/1] (1.10ns)   --->   "%add_ln42_5 = add i63 %sext_ln41_5, i63 2" [lenet_support.cpp:42]   --->   Operation 282 'add' 'add_ln42_5' <Predicate = (icmp_ln38 & icmp_ln38_1)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 283 [1/1] (0.00ns)   --->   "%sext_ln42_5 = sext i63 %add_ln42_5" [lenet_support.cpp:42]   --->   Operation 283 'sext' 'sext_ln42_5' <Predicate = (icmp_ln38 & icmp_ln38_1)> <Delay = 0.00>
ST_17 : Operation 284 [1/1] (0.00ns)   --->   "%gmem_addr_17 = getelementptr i32 %gmem, i64 %sext_ln42_5" [lenet_support.cpp:42]   --->   Operation 284 'getelementptr' 'gmem_addr_17' <Predicate = (icmp_ln38 & icmp_ln38_1)> <Delay = 0.00>

State 18 <SV = 17> <Delay = 7.30>
ST_18 : Operation 285 [2/4] (5.71ns)   --->   "%sum_5 = fadd i32 %sum_load, i32 %mul27_1" [lenet_support.cpp:41]   --->   Operation 285 'fadd' 'sum_5' <Predicate = (icmp_ln38)> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 286 [2/3] (6.08ns)   --->   "%mul27_1_2 = fmul i32 %bitcast_ln41_2, i32 %bitcast_ln42_2" [lenet_support.cpp:41]   --->   Operation 286 'fmul' 'mul27_1_2' <Predicate = (icmp_ln38)> <Delay = 6.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 287 [1/1] (7.30ns)   --->   "%gmem_addr_9_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_9" [lenet_support.cpp:42]   --->   Operation 287 'read' 'gmem_addr_9_read' <Predicate = (icmp_ln38)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 288 [1/8] (7.30ns)   --->   "%gmem_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_10, i32 1" [lenet_support.cpp:41]   --->   Operation 288 'readreq' 'gmem_load_28_req' <Predicate = (icmp_ln38)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 289 [2/8] (7.30ns)   --->   "%gmem_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_11, i32 1" [lenet_support.cpp:42]   --->   Operation 289 'readreq' 'gmem_load_29_req' <Predicate = (icmp_ln38)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 290 [3/8] (7.30ns)   --->   "%gmem_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_12, i32 1" [lenet_support.cpp:41]   --->   Operation 290 'readreq' 'gmem_load_30_req' <Predicate = (icmp_ln38 & icmp_ln38_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 291 [4/8] (7.30ns)   --->   "%gmem_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_13, i32 1" [lenet_support.cpp:42]   --->   Operation 291 'readreq' 'gmem_load_31_req' <Predicate = (icmp_ln38 & icmp_ln38_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 292 [5/8] (7.30ns)   --->   "%gmem_load_32_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_14, i32 1" [lenet_support.cpp:41]   --->   Operation 292 'readreq' 'gmem_load_32_req' <Predicate = (icmp_ln38 & icmp_ln38_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 293 [6/8] (7.30ns)   --->   "%gmem_load_33_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_15, i32 1" [lenet_support.cpp:42]   --->   Operation 293 'readreq' 'gmem_load_33_req' <Predicate = (icmp_ln38 & icmp_ln38_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 294 [7/8] (7.30ns)   --->   "%gmem_load_34_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_16, i32 1" [lenet_support.cpp:41]   --->   Operation 294 'readreq' 'gmem_load_34_req' <Predicate = (icmp_ln38 & icmp_ln38_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 295 [8/8] (7.30ns)   --->   "%gmem_load_35_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_17, i32 1" [lenet_support.cpp:42]   --->   Operation 295 'readreq' 'gmem_load_35_req' <Predicate = (icmp_ln38 & icmp_ln38_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 296 [1/1] (1.10ns)   --->   "%add_ln41_6 = add i63 %sext_ln40_4, i63 3" [lenet_support.cpp:41]   --->   Operation 296 'add' 'add_ln41_6' <Predicate = (icmp_ln38 & icmp_ln38_1)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 297 [1/1] (0.00ns)   --->   "%sext_ln41_8 = sext i63 %add_ln41_6" [lenet_support.cpp:41]   --->   Operation 297 'sext' 'sext_ln41_8' <Predicate = (icmp_ln38 & icmp_ln38_1)> <Delay = 0.00>
ST_18 : Operation 298 [1/1] (0.00ns)   --->   "%gmem_addr_18 = getelementptr i32 %gmem, i64 %sext_ln41_8" [lenet_support.cpp:41]   --->   Operation 298 'getelementptr' 'gmem_addr_18' <Predicate = (icmp_ln38 & icmp_ln38_1)> <Delay = 0.00>
ST_18 : Operation 299 [1/1] (1.10ns)   --->   "%add_ln41_7 = add i63 %sext_ln40_4, i63 4" [lenet_support.cpp:41]   --->   Operation 299 'add' 'add_ln41_7' <Predicate = (icmp_ln38 & icmp_ln38_1)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 300 [1/1] (0.00ns)   --->   "%sext_ln41_9 = sext i63 %add_ln41_7" [lenet_support.cpp:41]   --->   Operation 300 'sext' 'sext_ln41_9' <Predicate = (icmp_ln38 & icmp_ln38_1)> <Delay = 0.00>
ST_18 : Operation 301 [1/1] (0.00ns)   --->   "%gmem_addr_20 = getelementptr i32 %gmem, i64 %sext_ln41_9" [lenet_support.cpp:41]   --->   Operation 301 'getelementptr' 'gmem_addr_20' <Predicate = (icmp_ln38 & icmp_ln38_1)> <Delay = 0.00>

State 19 <SV = 18> <Delay = 7.30>
ST_19 : Operation 302 [1/4] (5.71ns)   --->   "%sum_5 = fadd i32 %sum_load, i32 %mul27_1" [lenet_support.cpp:41]   --->   Operation 302 'fadd' 'sum_5' <Predicate = (icmp_ln38)> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 303 [1/3] (6.08ns)   --->   "%mul27_1_2 = fmul i32 %bitcast_ln41_2, i32 %bitcast_ln42_2" [lenet_support.cpp:41]   --->   Operation 303 'fmul' 'mul27_1_2' <Predicate = (icmp_ln38)> <Delay = 6.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 304 [1/1] (0.00ns)   --->   "%bitcast_ln41_3 = bitcast i32 %gmem_addr_8_read" [lenet_support.cpp:41]   --->   Operation 304 'bitcast' 'bitcast_ln41_3' <Predicate = (icmp_ln38)> <Delay = 0.00>
ST_19 : Operation 305 [1/1] (0.00ns)   --->   "%bitcast_ln42_3 = bitcast i32 %gmem_addr_9_read" [lenet_support.cpp:42]   --->   Operation 305 'bitcast' 'bitcast_ln42_3' <Predicate = (icmp_ln38)> <Delay = 0.00>
ST_19 : [1/1] (0.79ns)   --->   Input mux for Operation 306 '%mul27_1_3 = fmul i32 %bitcast_ln41_3, i32 %bitcast_ln42_3'
ST_19 : Operation 306 [3/3] (5.29ns)   --->   "%mul27_1_3 = fmul i32 %bitcast_ln41_3, i32 %bitcast_ln42_3" [lenet_support.cpp:41]   --->   Operation 306 'fmul' 'mul27_1_3' <Predicate = (icmp_ln38)> <Delay = 5.29> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 307 [1/1] (7.30ns)   --->   "%gmem_addr_10_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_10" [lenet_support.cpp:41]   --->   Operation 307 'read' 'gmem_addr_10_read' <Predicate = (icmp_ln38)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 308 [1/8] (7.30ns)   --->   "%gmem_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_11, i32 1" [lenet_support.cpp:42]   --->   Operation 308 'readreq' 'gmem_load_29_req' <Predicate = (icmp_ln38)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 309 [2/8] (7.30ns)   --->   "%gmem_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_12, i32 1" [lenet_support.cpp:41]   --->   Operation 309 'readreq' 'gmem_load_30_req' <Predicate = (icmp_ln38 & icmp_ln38_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 310 [3/8] (7.30ns)   --->   "%gmem_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_13, i32 1" [lenet_support.cpp:42]   --->   Operation 310 'readreq' 'gmem_load_31_req' <Predicate = (icmp_ln38 & icmp_ln38_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 311 [4/8] (7.30ns)   --->   "%gmem_load_32_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_14, i32 1" [lenet_support.cpp:41]   --->   Operation 311 'readreq' 'gmem_load_32_req' <Predicate = (icmp_ln38 & icmp_ln38_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 312 [5/8] (7.30ns)   --->   "%gmem_load_33_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_15, i32 1" [lenet_support.cpp:42]   --->   Operation 312 'readreq' 'gmem_load_33_req' <Predicate = (icmp_ln38 & icmp_ln38_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 313 [6/8] (7.30ns)   --->   "%gmem_load_34_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_16, i32 1" [lenet_support.cpp:41]   --->   Operation 313 'readreq' 'gmem_load_34_req' <Predicate = (icmp_ln38 & icmp_ln38_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 314 [7/8] (7.30ns)   --->   "%gmem_load_35_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_17, i32 1" [lenet_support.cpp:42]   --->   Operation 314 'readreq' 'gmem_load_35_req' <Predicate = (icmp_ln38 & icmp_ln38_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 315 [8/8] (7.30ns)   --->   "%gmem_load_36_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_18, i32 1" [lenet_support.cpp:41]   --->   Operation 315 'readreq' 'gmem_load_36_req' <Predicate = (icmp_ln38 & icmp_ln38_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 316 [1/1] (1.10ns)   --->   "%add_ln42_6 = add i63 %sext_ln41_5, i63 3" [lenet_support.cpp:42]   --->   Operation 316 'add' 'add_ln42_6' <Predicate = (icmp_ln38 & icmp_ln38_1)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 317 [1/1] (0.00ns)   --->   "%sext_ln42_6 = sext i63 %add_ln42_6" [lenet_support.cpp:42]   --->   Operation 317 'sext' 'sext_ln42_6' <Predicate = (icmp_ln38 & icmp_ln38_1)> <Delay = 0.00>
ST_19 : Operation 318 [1/1] (0.00ns)   --->   "%gmem_addr_19 = getelementptr i32 %gmem, i64 %sext_ln42_6" [lenet_support.cpp:42]   --->   Operation 318 'getelementptr' 'gmem_addr_19' <Predicate = (icmp_ln38 & icmp_ln38_1)> <Delay = 0.00>
ST_19 : Operation 319 [1/1] (1.10ns)   --->   "%add_ln42_7 = add i63 %sext_ln41_5, i63 4" [lenet_support.cpp:42]   --->   Operation 319 'add' 'add_ln42_7' <Predicate = (icmp_ln38 & icmp_ln38_1)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 320 [1/1] (0.00ns)   --->   "%sext_ln42_7 = sext i63 %add_ln42_7" [lenet_support.cpp:42]   --->   Operation 320 'sext' 'sext_ln42_7' <Predicate = (icmp_ln38 & icmp_ln38_1)> <Delay = 0.00>
ST_19 : Operation 321 [1/1] (0.00ns)   --->   "%gmem_addr_21 = getelementptr i32 %gmem, i64 %sext_ln42_7" [lenet_support.cpp:42]   --->   Operation 321 'getelementptr' 'gmem_addr_21' <Predicate = (icmp_ln38 & icmp_ln38_1)> <Delay = 0.00>

State 20 <SV = 19> <Delay = 7.30>
ST_20 : [1/1] (0.79ns)   --->   Input mux for Operation 322 '%sum_36_1 = fadd i32 %sum_5, i32 %mul27_1_s'
ST_20 : Operation 322 [4/4] (4.91ns)   --->   "%sum_36_1 = fadd i32 %sum_5, i32 %mul27_1_s" [lenet_support.cpp:41]   --->   Operation 322 'fadd' 'sum_36_1' <Predicate = (icmp_ln38)> <Delay = 4.91> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 323 [2/3] (6.08ns)   --->   "%mul27_1_3 = fmul i32 %bitcast_ln41_3, i32 %bitcast_ln42_3" [lenet_support.cpp:41]   --->   Operation 323 'fmul' 'mul27_1_3' <Predicate = (icmp_ln38)> <Delay = 6.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 324 [1/1] (7.30ns)   --->   "%gmem_addr_11_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_11" [lenet_support.cpp:42]   --->   Operation 324 'read' 'gmem_addr_11_read' <Predicate = (icmp_ln38)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 325 [1/8] (7.30ns)   --->   "%gmem_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_12, i32 1" [lenet_support.cpp:41]   --->   Operation 325 'readreq' 'gmem_load_30_req' <Predicate = (icmp_ln38 & icmp_ln38_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 326 [2/8] (7.30ns)   --->   "%gmem_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_13, i32 1" [lenet_support.cpp:42]   --->   Operation 326 'readreq' 'gmem_load_31_req' <Predicate = (icmp_ln38 & icmp_ln38_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 327 [3/8] (7.30ns)   --->   "%gmem_load_32_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_14, i32 1" [lenet_support.cpp:41]   --->   Operation 327 'readreq' 'gmem_load_32_req' <Predicate = (icmp_ln38 & icmp_ln38_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 328 [4/8] (7.30ns)   --->   "%gmem_load_33_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_15, i32 1" [lenet_support.cpp:42]   --->   Operation 328 'readreq' 'gmem_load_33_req' <Predicate = (icmp_ln38 & icmp_ln38_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 329 [5/8] (7.30ns)   --->   "%gmem_load_34_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_16, i32 1" [lenet_support.cpp:41]   --->   Operation 329 'readreq' 'gmem_load_34_req' <Predicate = (icmp_ln38 & icmp_ln38_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 330 [6/8] (7.30ns)   --->   "%gmem_load_35_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_17, i32 1" [lenet_support.cpp:42]   --->   Operation 330 'readreq' 'gmem_load_35_req' <Predicate = (icmp_ln38 & icmp_ln38_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 331 [7/8] (7.30ns)   --->   "%gmem_load_36_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_18, i32 1" [lenet_support.cpp:41]   --->   Operation 331 'readreq' 'gmem_load_36_req' <Predicate = (icmp_ln38 & icmp_ln38_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 332 [8/8] (7.30ns)   --->   "%gmem_load_37_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_19, i32 1" [lenet_support.cpp:42]   --->   Operation 332 'readreq' 'gmem_load_37_req' <Predicate = (icmp_ln38 & icmp_ln38_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 20> <Delay = 7.30>
ST_21 : Operation 333 [3/4] (5.71ns)   --->   "%sum_36_1 = fadd i32 %sum_5, i32 %mul27_1_s" [lenet_support.cpp:41]   --->   Operation 333 'fadd' 'sum_36_1' <Predicate = (icmp_ln38)> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 334 [1/3] (6.08ns)   --->   "%mul27_1_3 = fmul i32 %bitcast_ln41_3, i32 %bitcast_ln42_3" [lenet_support.cpp:41]   --->   Operation 334 'fmul' 'mul27_1_3' <Predicate = (icmp_ln38)> <Delay = 6.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 335 [1/1] (0.00ns)   --->   "%bitcast_ln41_4 = bitcast i32 %gmem_addr_10_read" [lenet_support.cpp:41]   --->   Operation 335 'bitcast' 'bitcast_ln41_4' <Predicate = (icmp_ln38)> <Delay = 0.00>
ST_21 : Operation 336 [1/1] (0.00ns)   --->   "%bitcast_ln42_4 = bitcast i32 %gmem_addr_11_read" [lenet_support.cpp:42]   --->   Operation 336 'bitcast' 'bitcast_ln42_4' <Predicate = (icmp_ln38)> <Delay = 0.00>
ST_21 : [1/1] (0.79ns)   --->   Input mux for Operation 337 '%mul27_1_4 = fmul i32 %bitcast_ln41_4, i32 %bitcast_ln42_4'
ST_21 : Operation 337 [3/3] (5.29ns)   --->   "%mul27_1_4 = fmul i32 %bitcast_ln41_4, i32 %bitcast_ln42_4" [lenet_support.cpp:41]   --->   Operation 337 'fmul' 'mul27_1_4' <Predicate = (icmp_ln38)> <Delay = 5.29> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 338 [1/1] (7.30ns)   --->   "%gmem_addr_12_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_12" [lenet_support.cpp:41]   --->   Operation 338 'read' 'gmem_addr_12_read' <Predicate = (icmp_ln38 & icmp_ln38_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 339 [1/8] (7.30ns)   --->   "%gmem_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_13, i32 1" [lenet_support.cpp:42]   --->   Operation 339 'readreq' 'gmem_load_31_req' <Predicate = (icmp_ln38 & icmp_ln38_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 340 [2/8] (7.30ns)   --->   "%gmem_load_32_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_14, i32 1" [lenet_support.cpp:41]   --->   Operation 340 'readreq' 'gmem_load_32_req' <Predicate = (icmp_ln38 & icmp_ln38_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 341 [3/8] (7.30ns)   --->   "%gmem_load_33_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_15, i32 1" [lenet_support.cpp:42]   --->   Operation 341 'readreq' 'gmem_load_33_req' <Predicate = (icmp_ln38 & icmp_ln38_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 342 [4/8] (7.30ns)   --->   "%gmem_load_34_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_16, i32 1" [lenet_support.cpp:41]   --->   Operation 342 'readreq' 'gmem_load_34_req' <Predicate = (icmp_ln38 & icmp_ln38_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 343 [5/8] (7.30ns)   --->   "%gmem_load_35_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_17, i32 1" [lenet_support.cpp:42]   --->   Operation 343 'readreq' 'gmem_load_35_req' <Predicate = (icmp_ln38 & icmp_ln38_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 344 [6/8] (7.30ns)   --->   "%gmem_load_36_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_18, i32 1" [lenet_support.cpp:41]   --->   Operation 344 'readreq' 'gmem_load_36_req' <Predicate = (icmp_ln38 & icmp_ln38_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 345 [7/8] (7.30ns)   --->   "%gmem_load_37_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_19, i32 1" [lenet_support.cpp:42]   --->   Operation 345 'readreq' 'gmem_load_37_req' <Predicate = (icmp_ln38 & icmp_ln38_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 346 [8/8] (7.30ns)   --->   "%gmem_load_38_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_20, i32 1" [lenet_support.cpp:41]   --->   Operation 346 'readreq' 'gmem_load_38_req' <Predicate = (icmp_ln38 & icmp_ln38_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 21> <Delay = 7.30>
ST_22 : Operation 347 [2/4] (5.71ns)   --->   "%sum_36_1 = fadd i32 %sum_5, i32 %mul27_1_s" [lenet_support.cpp:41]   --->   Operation 347 'fadd' 'sum_36_1' <Predicate = (icmp_ln38)> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 348 [2/3] (6.08ns)   --->   "%mul27_1_4 = fmul i32 %bitcast_ln41_4, i32 %bitcast_ln42_4" [lenet_support.cpp:41]   --->   Operation 348 'fmul' 'mul27_1_4' <Predicate = (icmp_ln38)> <Delay = 6.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 349 [1/1] (7.30ns)   --->   "%gmem_addr_13_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_13" [lenet_support.cpp:42]   --->   Operation 349 'read' 'gmem_addr_13_read' <Predicate = (icmp_ln38 & icmp_ln38_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 350 [1/8] (7.30ns)   --->   "%gmem_load_32_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_14, i32 1" [lenet_support.cpp:41]   --->   Operation 350 'readreq' 'gmem_load_32_req' <Predicate = (icmp_ln38 & icmp_ln38_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 351 [2/8] (7.30ns)   --->   "%gmem_load_33_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_15, i32 1" [lenet_support.cpp:42]   --->   Operation 351 'readreq' 'gmem_load_33_req' <Predicate = (icmp_ln38 & icmp_ln38_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 352 [3/8] (7.30ns)   --->   "%gmem_load_34_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_16, i32 1" [lenet_support.cpp:41]   --->   Operation 352 'readreq' 'gmem_load_34_req' <Predicate = (icmp_ln38 & icmp_ln38_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 353 [4/8] (7.30ns)   --->   "%gmem_load_35_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_17, i32 1" [lenet_support.cpp:42]   --->   Operation 353 'readreq' 'gmem_load_35_req' <Predicate = (icmp_ln38 & icmp_ln38_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 354 [5/8] (7.30ns)   --->   "%gmem_load_36_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_18, i32 1" [lenet_support.cpp:41]   --->   Operation 354 'readreq' 'gmem_load_36_req' <Predicate = (icmp_ln38 & icmp_ln38_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 355 [6/8] (7.30ns)   --->   "%gmem_load_37_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_19, i32 1" [lenet_support.cpp:42]   --->   Operation 355 'readreq' 'gmem_load_37_req' <Predicate = (icmp_ln38 & icmp_ln38_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 356 [7/8] (7.30ns)   --->   "%gmem_load_38_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_20, i32 1" [lenet_support.cpp:41]   --->   Operation 356 'readreq' 'gmem_load_38_req' <Predicate = (icmp_ln38 & icmp_ln38_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 357 [8/8] (7.30ns)   --->   "%gmem_load_39_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_21, i32 1" [lenet_support.cpp:42]   --->   Operation 357 'readreq' 'gmem_load_39_req' <Predicate = (icmp_ln38 & icmp_ln38_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 22> <Delay = 7.30>
ST_23 : Operation 358 [1/4] (5.71ns)   --->   "%sum_36_1 = fadd i32 %sum_5, i32 %mul27_1_s" [lenet_support.cpp:41]   --->   Operation 358 'fadd' 'sum_36_1' <Predicate = (icmp_ln38)> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 359 [1/3] (6.08ns)   --->   "%mul27_1_4 = fmul i32 %bitcast_ln41_4, i32 %bitcast_ln42_4" [lenet_support.cpp:41]   --->   Operation 359 'fmul' 'mul27_1_4' <Predicate = (icmp_ln38)> <Delay = 6.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 360 [1/1] (0.00ns)   --->   "%bitcast_ln41_5 = bitcast i32 %gmem_addr_12_read" [lenet_support.cpp:41]   --->   Operation 360 'bitcast' 'bitcast_ln41_5' <Predicate = (icmp_ln38 & icmp_ln38_1)> <Delay = 0.00>
ST_23 : Operation 361 [1/1] (0.00ns)   --->   "%bitcast_ln42_5 = bitcast i32 %gmem_addr_13_read" [lenet_support.cpp:42]   --->   Operation 361 'bitcast' 'bitcast_ln42_5' <Predicate = (icmp_ln38 & icmp_ln38_1)> <Delay = 0.00>
ST_23 : [1/1] (0.79ns)   --->   Input mux for Operation 362 '%mul27_1_1 = fmul i32 %bitcast_ln41_5, i32 %bitcast_ln42_5'
ST_23 : Operation 362 [3/3] (5.29ns)   --->   "%mul27_1_1 = fmul i32 %bitcast_ln41_5, i32 %bitcast_ln42_5" [lenet_support.cpp:41]   --->   Operation 362 'fmul' 'mul27_1_1' <Predicate = (icmp_ln38 & icmp_ln38_1)> <Delay = 5.29> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 363 [1/1] (7.30ns)   --->   "%gmem_addr_14_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_14" [lenet_support.cpp:41]   --->   Operation 363 'read' 'gmem_addr_14_read' <Predicate = (icmp_ln38 & icmp_ln38_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 364 [1/8] (7.30ns)   --->   "%gmem_load_33_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_15, i32 1" [lenet_support.cpp:42]   --->   Operation 364 'readreq' 'gmem_load_33_req' <Predicate = (icmp_ln38 & icmp_ln38_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 365 [2/8] (7.30ns)   --->   "%gmem_load_34_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_16, i32 1" [lenet_support.cpp:41]   --->   Operation 365 'readreq' 'gmem_load_34_req' <Predicate = (icmp_ln38 & icmp_ln38_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 366 [3/8] (7.30ns)   --->   "%gmem_load_35_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_17, i32 1" [lenet_support.cpp:42]   --->   Operation 366 'readreq' 'gmem_load_35_req' <Predicate = (icmp_ln38 & icmp_ln38_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 367 [4/8] (7.30ns)   --->   "%gmem_load_36_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_18, i32 1" [lenet_support.cpp:41]   --->   Operation 367 'readreq' 'gmem_load_36_req' <Predicate = (icmp_ln38 & icmp_ln38_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 368 [5/8] (7.30ns)   --->   "%gmem_load_37_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_19, i32 1" [lenet_support.cpp:42]   --->   Operation 368 'readreq' 'gmem_load_37_req' <Predicate = (icmp_ln38 & icmp_ln38_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 369 [6/8] (7.30ns)   --->   "%gmem_load_38_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_20, i32 1" [lenet_support.cpp:41]   --->   Operation 369 'readreq' 'gmem_load_38_req' <Predicate = (icmp_ln38 & icmp_ln38_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 370 [7/8] (7.30ns)   --->   "%gmem_load_39_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_21, i32 1" [lenet_support.cpp:42]   --->   Operation 370 'readreq' 'gmem_load_39_req' <Predicate = (icmp_ln38 & icmp_ln38_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 23> <Delay = 7.30>
ST_24 : [1/1] (0.79ns)   --->   Input mux for Operation 371 '%sum_36_2 = fadd i32 %sum_36_1, i32 %mul27_1_2'
ST_24 : Operation 371 [4/4] (4.91ns)   --->   "%sum_36_2 = fadd i32 %sum_36_1, i32 %mul27_1_2" [lenet_support.cpp:41]   --->   Operation 371 'fadd' 'sum_36_2' <Predicate = (icmp_ln38)> <Delay = 4.91> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 372 [2/3] (6.08ns)   --->   "%mul27_1_1 = fmul i32 %bitcast_ln41_5, i32 %bitcast_ln42_5" [lenet_support.cpp:41]   --->   Operation 372 'fmul' 'mul27_1_1' <Predicate = (icmp_ln38 & icmp_ln38_1)> <Delay = 6.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 373 [1/1] (7.30ns)   --->   "%gmem_addr_15_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_15" [lenet_support.cpp:42]   --->   Operation 373 'read' 'gmem_addr_15_read' <Predicate = (icmp_ln38 & icmp_ln38_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 374 [1/8] (7.30ns)   --->   "%gmem_load_34_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_16, i32 1" [lenet_support.cpp:41]   --->   Operation 374 'readreq' 'gmem_load_34_req' <Predicate = (icmp_ln38 & icmp_ln38_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 375 [2/8] (7.30ns)   --->   "%gmem_load_35_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_17, i32 1" [lenet_support.cpp:42]   --->   Operation 375 'readreq' 'gmem_load_35_req' <Predicate = (icmp_ln38 & icmp_ln38_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 376 [3/8] (7.30ns)   --->   "%gmem_load_36_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_18, i32 1" [lenet_support.cpp:41]   --->   Operation 376 'readreq' 'gmem_load_36_req' <Predicate = (icmp_ln38 & icmp_ln38_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 377 [4/8] (7.30ns)   --->   "%gmem_load_37_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_19, i32 1" [lenet_support.cpp:42]   --->   Operation 377 'readreq' 'gmem_load_37_req' <Predicate = (icmp_ln38 & icmp_ln38_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 378 [5/8] (7.30ns)   --->   "%gmem_load_38_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_20, i32 1" [lenet_support.cpp:41]   --->   Operation 378 'readreq' 'gmem_load_38_req' <Predicate = (icmp_ln38 & icmp_ln38_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 379 [6/8] (7.30ns)   --->   "%gmem_load_39_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_21, i32 1" [lenet_support.cpp:42]   --->   Operation 379 'readreq' 'gmem_load_39_req' <Predicate = (icmp_ln38 & icmp_ln38_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 24> <Delay = 7.30>
ST_25 : Operation 380 [3/4] (5.71ns)   --->   "%sum_36_2 = fadd i32 %sum_36_1, i32 %mul27_1_2" [lenet_support.cpp:41]   --->   Operation 380 'fadd' 'sum_36_2' <Predicate = (icmp_ln38)> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 381 [1/3] (6.08ns)   --->   "%mul27_1_1 = fmul i32 %bitcast_ln41_5, i32 %bitcast_ln42_5" [lenet_support.cpp:41]   --->   Operation 381 'fmul' 'mul27_1_1' <Predicate = (icmp_ln38 & icmp_ln38_1)> <Delay = 6.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 382 [1/1] (0.00ns)   --->   "%bitcast_ln41_6 = bitcast i32 %gmem_addr_14_read" [lenet_support.cpp:41]   --->   Operation 382 'bitcast' 'bitcast_ln41_6' <Predicate = (icmp_ln38 & icmp_ln38_1)> <Delay = 0.00>
ST_25 : Operation 383 [1/1] (0.00ns)   --->   "%bitcast_ln42_6 = bitcast i32 %gmem_addr_15_read" [lenet_support.cpp:42]   --->   Operation 383 'bitcast' 'bitcast_ln42_6' <Predicate = (icmp_ln38 & icmp_ln38_1)> <Delay = 0.00>
ST_25 : [1/1] (0.79ns)   --->   Input mux for Operation 384 '%mul27_1_1_1 = fmul i32 %bitcast_ln41_6, i32 %bitcast_ln42_6'
ST_25 : Operation 384 [3/3] (5.29ns)   --->   "%mul27_1_1_1 = fmul i32 %bitcast_ln41_6, i32 %bitcast_ln42_6" [lenet_support.cpp:41]   --->   Operation 384 'fmul' 'mul27_1_1_1' <Predicate = (icmp_ln38 & icmp_ln38_1)> <Delay = 5.29> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 385 [1/1] (7.30ns)   --->   "%gmem_addr_16_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_16" [lenet_support.cpp:41]   --->   Operation 385 'read' 'gmem_addr_16_read' <Predicate = (icmp_ln38 & icmp_ln38_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 386 [1/8] (7.30ns)   --->   "%gmem_load_35_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_17, i32 1" [lenet_support.cpp:42]   --->   Operation 386 'readreq' 'gmem_load_35_req' <Predicate = (icmp_ln38 & icmp_ln38_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 387 [2/8] (7.30ns)   --->   "%gmem_load_36_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_18, i32 1" [lenet_support.cpp:41]   --->   Operation 387 'readreq' 'gmem_load_36_req' <Predicate = (icmp_ln38 & icmp_ln38_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 388 [3/8] (7.30ns)   --->   "%gmem_load_37_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_19, i32 1" [lenet_support.cpp:42]   --->   Operation 388 'readreq' 'gmem_load_37_req' <Predicate = (icmp_ln38 & icmp_ln38_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 389 [4/8] (7.30ns)   --->   "%gmem_load_38_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_20, i32 1" [lenet_support.cpp:41]   --->   Operation 389 'readreq' 'gmem_load_38_req' <Predicate = (icmp_ln38 & icmp_ln38_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 390 [5/8] (7.30ns)   --->   "%gmem_load_39_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_21, i32 1" [lenet_support.cpp:42]   --->   Operation 390 'readreq' 'gmem_load_39_req' <Predicate = (icmp_ln38 & icmp_ln38_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 25> <Delay = 7.30>
ST_26 : Operation 391 [2/4] (5.71ns)   --->   "%sum_36_2 = fadd i32 %sum_36_1, i32 %mul27_1_2" [lenet_support.cpp:41]   --->   Operation 391 'fadd' 'sum_36_2' <Predicate = (icmp_ln38)> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 392 [2/3] (6.08ns)   --->   "%mul27_1_1_1 = fmul i32 %bitcast_ln41_6, i32 %bitcast_ln42_6" [lenet_support.cpp:41]   --->   Operation 392 'fmul' 'mul27_1_1_1' <Predicate = (icmp_ln38 & icmp_ln38_1)> <Delay = 6.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 393 [1/1] (7.30ns)   --->   "%gmem_addr_17_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_17" [lenet_support.cpp:42]   --->   Operation 393 'read' 'gmem_addr_17_read' <Predicate = (icmp_ln38 & icmp_ln38_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 394 [1/8] (7.30ns)   --->   "%gmem_load_36_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_18, i32 1" [lenet_support.cpp:41]   --->   Operation 394 'readreq' 'gmem_load_36_req' <Predicate = (icmp_ln38 & icmp_ln38_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 395 [2/8] (7.30ns)   --->   "%gmem_load_37_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_19, i32 1" [lenet_support.cpp:42]   --->   Operation 395 'readreq' 'gmem_load_37_req' <Predicate = (icmp_ln38 & icmp_ln38_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 396 [3/8] (7.30ns)   --->   "%gmem_load_38_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_20, i32 1" [lenet_support.cpp:41]   --->   Operation 396 'readreq' 'gmem_load_38_req' <Predicate = (icmp_ln38 & icmp_ln38_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 397 [4/8] (7.30ns)   --->   "%gmem_load_39_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_21, i32 1" [lenet_support.cpp:42]   --->   Operation 397 'readreq' 'gmem_load_39_req' <Predicate = (icmp_ln38 & icmp_ln38_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 26> <Delay = 7.30>
ST_27 : Operation 398 [1/4] (5.71ns)   --->   "%sum_36_2 = fadd i32 %sum_36_1, i32 %mul27_1_2" [lenet_support.cpp:41]   --->   Operation 398 'fadd' 'sum_36_2' <Predicate = (icmp_ln38)> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 399 [1/3] (6.08ns)   --->   "%mul27_1_1_1 = fmul i32 %bitcast_ln41_6, i32 %bitcast_ln42_6" [lenet_support.cpp:41]   --->   Operation 399 'fmul' 'mul27_1_1_1' <Predicate = (icmp_ln38 & icmp_ln38_1)> <Delay = 6.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 400 [1/1] (0.00ns)   --->   "%bitcast_ln41_7 = bitcast i32 %gmem_addr_16_read" [lenet_support.cpp:41]   --->   Operation 400 'bitcast' 'bitcast_ln41_7' <Predicate = (icmp_ln38 & icmp_ln38_1)> <Delay = 0.00>
ST_27 : Operation 401 [1/1] (0.00ns)   --->   "%bitcast_ln42_7 = bitcast i32 %gmem_addr_17_read" [lenet_support.cpp:42]   --->   Operation 401 'bitcast' 'bitcast_ln42_7' <Predicate = (icmp_ln38 & icmp_ln38_1)> <Delay = 0.00>
ST_27 : [1/1] (0.79ns)   --->   Input mux for Operation 402 '%mul27_1_1_2 = fmul i32 %bitcast_ln41_7, i32 %bitcast_ln42_7'
ST_27 : Operation 402 [3/3] (5.29ns)   --->   "%mul27_1_1_2 = fmul i32 %bitcast_ln41_7, i32 %bitcast_ln42_7" [lenet_support.cpp:41]   --->   Operation 402 'fmul' 'mul27_1_1_2' <Predicate = (icmp_ln38 & icmp_ln38_1)> <Delay = 5.29> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 403 [1/1] (7.30ns)   --->   "%gmem_addr_18_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_18" [lenet_support.cpp:41]   --->   Operation 403 'read' 'gmem_addr_18_read' <Predicate = (icmp_ln38 & icmp_ln38_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 404 [1/8] (7.30ns)   --->   "%gmem_load_37_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_19, i32 1" [lenet_support.cpp:42]   --->   Operation 404 'readreq' 'gmem_load_37_req' <Predicate = (icmp_ln38 & icmp_ln38_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 405 [2/8] (7.30ns)   --->   "%gmem_load_38_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_20, i32 1" [lenet_support.cpp:41]   --->   Operation 405 'readreq' 'gmem_load_38_req' <Predicate = (icmp_ln38 & icmp_ln38_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 406 [3/8] (7.30ns)   --->   "%gmem_load_39_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_21, i32 1" [lenet_support.cpp:42]   --->   Operation 406 'readreq' 'gmem_load_39_req' <Predicate = (icmp_ln38 & icmp_ln38_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 28 <SV = 27> <Delay = 7.30>
ST_28 : [1/1] (0.79ns)   --->   Input mux for Operation 407 '%sum_36_3 = fadd i32 %sum_36_2, i32 %mul27_1_3'
ST_28 : Operation 407 [4/4] (4.91ns)   --->   "%sum_36_3 = fadd i32 %sum_36_2, i32 %mul27_1_3" [lenet_support.cpp:41]   --->   Operation 407 'fadd' 'sum_36_3' <Predicate = (icmp_ln38)> <Delay = 4.91> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 408 [2/3] (6.08ns)   --->   "%mul27_1_1_2 = fmul i32 %bitcast_ln41_7, i32 %bitcast_ln42_7" [lenet_support.cpp:41]   --->   Operation 408 'fmul' 'mul27_1_1_2' <Predicate = (icmp_ln38 & icmp_ln38_1)> <Delay = 6.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 409 [1/1] (7.30ns)   --->   "%gmem_addr_19_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_19" [lenet_support.cpp:42]   --->   Operation 409 'read' 'gmem_addr_19_read' <Predicate = (icmp_ln38 & icmp_ln38_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 410 [1/8] (7.30ns)   --->   "%gmem_load_38_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_20, i32 1" [lenet_support.cpp:41]   --->   Operation 410 'readreq' 'gmem_load_38_req' <Predicate = (icmp_ln38 & icmp_ln38_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 411 [2/8] (7.30ns)   --->   "%gmem_load_39_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_21, i32 1" [lenet_support.cpp:42]   --->   Operation 411 'readreq' 'gmem_load_39_req' <Predicate = (icmp_ln38 & icmp_ln38_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 29 <SV = 28> <Delay = 7.30>
ST_29 : Operation 412 [3/4] (5.71ns)   --->   "%sum_36_3 = fadd i32 %sum_36_2, i32 %mul27_1_3" [lenet_support.cpp:41]   --->   Operation 412 'fadd' 'sum_36_3' <Predicate = (icmp_ln38)> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 413 [1/3] (6.08ns)   --->   "%mul27_1_1_2 = fmul i32 %bitcast_ln41_7, i32 %bitcast_ln42_7" [lenet_support.cpp:41]   --->   Operation 413 'fmul' 'mul27_1_1_2' <Predicate = (icmp_ln38 & icmp_ln38_1)> <Delay = 6.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 414 [1/1] (0.00ns)   --->   "%bitcast_ln41_8 = bitcast i32 %gmem_addr_18_read" [lenet_support.cpp:41]   --->   Operation 414 'bitcast' 'bitcast_ln41_8' <Predicate = (icmp_ln38 & icmp_ln38_1)> <Delay = 0.00>
ST_29 : Operation 415 [1/1] (0.00ns)   --->   "%bitcast_ln42_8 = bitcast i32 %gmem_addr_19_read" [lenet_support.cpp:42]   --->   Operation 415 'bitcast' 'bitcast_ln42_8' <Predicate = (icmp_ln38 & icmp_ln38_1)> <Delay = 0.00>
ST_29 : [1/1] (0.79ns)   --->   Input mux for Operation 416 '%mul27_1_1_3 = fmul i32 %bitcast_ln41_8, i32 %bitcast_ln42_8'
ST_29 : Operation 416 [3/3] (5.29ns)   --->   "%mul27_1_1_3 = fmul i32 %bitcast_ln41_8, i32 %bitcast_ln42_8" [lenet_support.cpp:41]   --->   Operation 416 'fmul' 'mul27_1_1_3' <Predicate = (icmp_ln38 & icmp_ln38_1)> <Delay = 5.29> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 417 [1/1] (7.30ns)   --->   "%gmem_addr_20_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_20" [lenet_support.cpp:41]   --->   Operation 417 'read' 'gmem_addr_20_read' <Predicate = (icmp_ln38 & icmp_ln38_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_29 : Operation 418 [1/8] (7.30ns)   --->   "%gmem_load_39_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_21, i32 1" [lenet_support.cpp:42]   --->   Operation 418 'readreq' 'gmem_load_39_req' <Predicate = (icmp_ln38 & icmp_ln38_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 30 <SV = 29> <Delay = 7.30>
ST_30 : Operation 419 [2/4] (5.71ns)   --->   "%sum_36_3 = fadd i32 %sum_36_2, i32 %mul27_1_3" [lenet_support.cpp:41]   --->   Operation 419 'fadd' 'sum_36_3' <Predicate = (icmp_ln38)> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 420 [2/3] (6.08ns)   --->   "%mul27_1_1_3 = fmul i32 %bitcast_ln41_8, i32 %bitcast_ln42_8" [lenet_support.cpp:41]   --->   Operation 420 'fmul' 'mul27_1_1_3' <Predicate = (icmp_ln38 & icmp_ln38_1)> <Delay = 6.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 421 [1/1] (7.30ns)   --->   "%gmem_addr_21_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_21" [lenet_support.cpp:42]   --->   Operation 421 'read' 'gmem_addr_21_read' <Predicate = (icmp_ln38 & icmp_ln38_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 31 <SV = 30> <Delay = 6.08>
ST_31 : Operation 422 [1/4] (5.71ns)   --->   "%sum_36_3 = fadd i32 %sum_36_2, i32 %mul27_1_3" [lenet_support.cpp:41]   --->   Operation 422 'fadd' 'sum_36_3' <Predicate = (icmp_ln38)> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 423 [1/3] (6.08ns)   --->   "%mul27_1_1_3 = fmul i32 %bitcast_ln41_8, i32 %bitcast_ln42_8" [lenet_support.cpp:41]   --->   Operation 423 'fmul' 'mul27_1_1_3' <Predicate = (icmp_ln38 & icmp_ln38_1)> <Delay = 6.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 424 [1/1] (0.00ns)   --->   "%bitcast_ln41_9 = bitcast i32 %gmem_addr_20_read" [lenet_support.cpp:41]   --->   Operation 424 'bitcast' 'bitcast_ln41_9' <Predicate = (icmp_ln38 & icmp_ln38_1)> <Delay = 0.00>
ST_31 : Operation 425 [1/1] (0.00ns)   --->   "%bitcast_ln42_9 = bitcast i32 %gmem_addr_21_read" [lenet_support.cpp:42]   --->   Operation 425 'bitcast' 'bitcast_ln42_9' <Predicate = (icmp_ln38 & icmp_ln38_1)> <Delay = 0.00>
ST_31 : [1/1] (0.79ns)   --->   Input mux for Operation 426 '%mul27_1_1_4 = fmul i32 %bitcast_ln41_9, i32 %bitcast_ln42_9'
ST_31 : Operation 426 [3/3] (5.29ns)   --->   "%mul27_1_1_4 = fmul i32 %bitcast_ln41_9, i32 %bitcast_ln42_9" [lenet_support.cpp:41]   --->   Operation 426 'fmul' 'mul27_1_1_4' <Predicate = (icmp_ln38 & icmp_ln38_1)> <Delay = 5.29> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 6.08>
ST_32 : [1/1] (0.79ns)   --->   Input mux for Operation 427 '%sum_36_4 = fadd i32 %sum_36_3, i32 %mul27_1_4'
ST_32 : Operation 427 [4/4] (4.91ns)   --->   "%sum_36_4 = fadd i32 %sum_36_3, i32 %mul27_1_4" [lenet_support.cpp:41]   --->   Operation 427 'fadd' 'sum_36_4' <Predicate = (icmp_ln38)> <Delay = 4.91> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 428 [2/3] (6.08ns)   --->   "%mul27_1_1_4 = fmul i32 %bitcast_ln41_9, i32 %bitcast_ln42_9" [lenet_support.cpp:41]   --->   Operation 428 'fmul' 'mul27_1_1_4' <Predicate = (icmp_ln38 & icmp_ln38_1)> <Delay = 6.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 6.08>
ST_33 : Operation 429 [3/4] (5.71ns)   --->   "%sum_36_4 = fadd i32 %sum_36_3, i32 %mul27_1_4" [lenet_support.cpp:41]   --->   Operation 429 'fadd' 'sum_36_4' <Predicate = (icmp_ln38)> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 430 [1/3] (6.08ns)   --->   "%mul27_1_1_4 = fmul i32 %bitcast_ln41_9, i32 %bitcast_ln42_9" [lenet_support.cpp:41]   --->   Operation 430 'fmul' 'mul27_1_1_4' <Predicate = (icmp_ln38 & icmp_ln38_1)> <Delay = 6.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 5.71>
ST_34 : Operation 431 [2/4] (5.71ns)   --->   "%sum_36_4 = fadd i32 %sum_36_3, i32 %mul27_1_4" [lenet_support.cpp:41]   --->   Operation 431 'fadd' 'sum_36_4' <Predicate = (icmp_ln38)> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 5.71>
ST_35 : Operation 432 [1/1] (0.00ns)   --->   "%speclooptripcount_ln36 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3" [lenet_support.cpp:36]   --->   Operation 432 'speclooptripcount' 'speclooptripcount_ln36' <Predicate = (icmp_ln38)> <Delay = 0.00>
ST_35 : Operation 433 [1/1] (0.00ns)   --->   "%specloopname_ln38 = specloopname void @_ssdm_op_SpecLoopName, void @empty_19" [lenet_support.cpp:38]   --->   Operation 433 'specloopname' 'specloopname_ln38' <Predicate = (icmp_ln38)> <Delay = 0.00>
ST_35 : Operation 434 [1/4] (5.71ns)   --->   "%sum_36_4 = fadd i32 %sum_36_3, i32 %mul27_1_4" [lenet_support.cpp:41]   --->   Operation 434 'fadd' 'sum_36_4' <Predicate = (icmp_ln38)> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 5.71>
ST_36 : [1/1] (0.79ns)   --->   Input mux for Operation 435 '%sum_6 = fadd i32 %sum_36_4, i32 %mul27_1_1'
ST_36 : Operation 435 [4/4] (4.91ns)   --->   "%sum_6 = fadd i32 %sum_36_4, i32 %mul27_1_1" [lenet_support.cpp:41]   --->   Operation 435 'fadd' 'sum_6' <Predicate = (icmp_ln38 & icmp_ln38_1)> <Delay = 4.91> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 5.71>
ST_37 : Operation 436 [3/4] (5.71ns)   --->   "%sum_6 = fadd i32 %sum_36_4, i32 %mul27_1_1" [lenet_support.cpp:41]   --->   Operation 436 'fadd' 'sum_6' <Predicate = (icmp_ln38 & icmp_ln38_1)> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 5.71>
ST_38 : Operation 437 [2/4] (5.71ns)   --->   "%sum_6 = fadd i32 %sum_36_4, i32 %mul27_1_1" [lenet_support.cpp:41]   --->   Operation 437 'fadd' 'sum_6' <Predicate = (icmp_ln38 & icmp_ln38_1)> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 5.71>
ST_39 : Operation 438 [1/4] (5.71ns)   --->   "%sum_6 = fadd i32 %sum_36_4, i32 %mul27_1_1" [lenet_support.cpp:41]   --->   Operation 438 'fadd' 'sum_6' <Predicate = (icmp_ln38 & icmp_ln38_1)> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 5.71>
ST_40 : [1/1] (0.79ns)   --->   Input mux for Operation 439 '%sum_39_1 = fadd i32 %sum_6, i32 %mul27_1_1_1'
ST_40 : Operation 439 [4/4] (4.91ns)   --->   "%sum_39_1 = fadd i32 %sum_6, i32 %mul27_1_1_1" [lenet_support.cpp:41]   --->   Operation 439 'fadd' 'sum_39_1' <Predicate = (icmp_ln38 & icmp_ln38_1)> <Delay = 4.91> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 5.71>
ST_41 : Operation 440 [3/4] (5.71ns)   --->   "%sum_39_1 = fadd i32 %sum_6, i32 %mul27_1_1_1" [lenet_support.cpp:41]   --->   Operation 440 'fadd' 'sum_39_1' <Predicate = (icmp_ln38 & icmp_ln38_1)> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 5.71>
ST_42 : Operation 441 [2/4] (5.71ns)   --->   "%sum_39_1 = fadd i32 %sum_6, i32 %mul27_1_1_1" [lenet_support.cpp:41]   --->   Operation 441 'fadd' 'sum_39_1' <Predicate = true> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 5.71>
ST_43 : Operation 442 [1/4] (5.71ns)   --->   "%sum_39_1 = fadd i32 %sum_6, i32 %mul27_1_1_1" [lenet_support.cpp:41]   --->   Operation 442 'fadd' 'sum_39_1' <Predicate = true> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 5.71>
ST_44 : [1/1] (0.79ns)   --->   Input mux for Operation 443 '%sum_39_2 = fadd i32 %sum_39_1, i32 %mul27_1_1_2'
ST_44 : Operation 443 [4/4] (4.91ns)   --->   "%sum_39_2 = fadd i32 %sum_39_1, i32 %mul27_1_1_2" [lenet_support.cpp:41]   --->   Operation 443 'fadd' 'sum_39_2' <Predicate = true> <Delay = 4.91> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 5.71>
ST_45 : Operation 444 [3/4] (5.71ns)   --->   "%sum_39_2 = fadd i32 %sum_39_1, i32 %mul27_1_1_2" [lenet_support.cpp:41]   --->   Operation 444 'fadd' 'sum_39_2' <Predicate = true> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 5.71>
ST_46 : Operation 445 [2/4] (5.71ns)   --->   "%sum_39_2 = fadd i32 %sum_39_1, i32 %mul27_1_1_2" [lenet_support.cpp:41]   --->   Operation 445 'fadd' 'sum_39_2' <Predicate = true> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 5.71>
ST_47 : Operation 446 [1/4] (5.71ns)   --->   "%sum_39_2 = fadd i32 %sum_39_1, i32 %mul27_1_1_2" [lenet_support.cpp:41]   --->   Operation 446 'fadd' 'sum_39_2' <Predicate = true> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 5.71>
ST_48 : [1/1] (0.79ns)   --->   Input mux for Operation 447 '%sum_39_3 = fadd i32 %sum_39_2, i32 %mul27_1_1_3'
ST_48 : Operation 447 [4/4] (4.91ns)   --->   "%sum_39_3 = fadd i32 %sum_39_2, i32 %mul27_1_1_3" [lenet_support.cpp:41]   --->   Operation 447 'fadd' 'sum_39_3' <Predicate = true> <Delay = 4.91> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 5.71>
ST_49 : Operation 448 [3/4] (5.71ns)   --->   "%sum_39_3 = fadd i32 %sum_39_2, i32 %mul27_1_1_3" [lenet_support.cpp:41]   --->   Operation 448 'fadd' 'sum_39_3' <Predicate = true> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 5.71>
ST_50 : Operation 449 [2/4] (5.71ns)   --->   "%sum_39_3 = fadd i32 %sum_39_2, i32 %mul27_1_1_3" [lenet_support.cpp:41]   --->   Operation 449 'fadd' 'sum_39_3' <Predicate = true> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 5.71>
ST_51 : Operation 450 [1/4] (5.71ns)   --->   "%sum_39_3 = fadd i32 %sum_39_2, i32 %mul27_1_1_3" [lenet_support.cpp:41]   --->   Operation 450 'fadd' 'sum_39_3' <Predicate = true> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 5.71>
ST_52 : [1/1] (0.79ns)   --->   Input mux for Operation 451 '%sum_39_4 = fadd i32 %sum_39_3, i32 %mul27_1_1_4'
ST_52 : Operation 451 [4/4] (4.91ns)   --->   "%sum_39_4 = fadd i32 %sum_39_3, i32 %mul27_1_1_4" [lenet_support.cpp:41]   --->   Operation 451 'fadd' 'sum_39_4' <Predicate = true> <Delay = 4.91> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 5.71>
ST_53 : Operation 452 [3/4] (5.71ns)   --->   "%sum_39_4 = fadd i32 %sum_39_3, i32 %mul27_1_1_4" [lenet_support.cpp:41]   --->   Operation 452 'fadd' 'sum_39_4' <Predicate = true> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 53> <Delay = 5.71>
ST_54 : Operation 453 [2/4] (5.71ns)   --->   "%sum_39_4 = fadd i32 %sum_39_3, i32 %mul27_1_1_4" [lenet_support.cpp:41]   --->   Operation 453 'fadd' 'sum_39_4' <Predicate = true> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 54> <Delay = 6.11>
ST_55 : Operation 454 [1/4] (5.71ns)   --->   "%sum_39_4 = fadd i32 %sum_39_3, i32 %mul27_1_1_4" [lenet_support.cpp:41]   --->   Operation 454 'fadd' 'sum_39_4' <Predicate = true> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 455 [1/1] (0.40ns)   --->   "%store_ln38 = store i32 %sum_39_4, i32 %sum" [lenet_support.cpp:38]   --->   Operation 455 'store' 'store_ln38' <Predicate = true> <Delay = 0.40>
ST_55 : Operation 456 [1/1] (0.00ns)   --->   "%br_ln38 = br void %VITIS_LOOP_40_5.1.0" [lenet_support.cpp:38]   --->   Operation 456 'br' 'br_ln38' <Predicate = true> <Delay = 0.00>

State 56 <SV = 35> <Delay = 0.40>
ST_56 : Operation 457 [1/1] (0.00ns)   --->   "%write_ln41 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %sum_12_out, i32 %sum_load" [lenet_support.cpp:41]   --->   Operation 457 'write' 'write_ln41' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 458 [1/1] (0.00ns)   --->   "%write_ln41 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %sum_36_4_out, i32 %sum_36_4" [lenet_support.cpp:41]   --->   Operation 458 'write' 'write_ln41' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 459 [1/1] (0.40ns)   --->   "%br_ln0 = br void %UnifiedReturnBlock"   --->   Operation 459 'br' 'br_ln0' <Predicate = true> <Delay = 0.40>

State 57 <SV = 2> <Delay = 0.40>
ST_57 : Operation 460 [1/1] (0.00ns)   --->   "%sum_load_5 = load i32 %sum"   --->   Operation 460 'load' 'sum_load_5' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 461 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %sum_12_out, i32 %sum_load_5"   --->   Operation 461 'write' 'write_ln0' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 462 [1/1] (0.40ns)   --->   "%br_ln0 = br void %UnifiedReturnBlock"   --->   Operation 462 'br' 'br_ln0' <Predicate = true> <Delay = 0.40>

State 58 <SV = 36> <Delay = 0.00>
ST_58 : Operation 463 [1/1] (0.00ns)   --->   "%UnifiedRetVal = phi i1 1, void %VITIS_LOOP_40_5.1.0.for.inc39.1_crit_edge.exitStub, i1 0, void %VITIS_LOOP_40_5.1.0.split.for.inc39.1_crit_edge.exitStub"   --->   Operation 463 'phi' 'UnifiedRetVal' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 464 [1/1] (0.00ns)   --->   "%ret_ln0 = ret i1 %UnifiedRetVal"   --->   Operation 464 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 0.402ns
The critical path consists of the following:
	'alloca' operation ('indvar4') [14]  (0.000 ns)
	'store' operation ('store_ln0') of constant 0 on local variable 'indvar4' [24]  (0.402 ns)

 <State 2>: 1.858ns
The critical path consists of the following:
	'load' operation ('indvar4_load', lenet_support.cpp:38) on local variable 'indvar4' [30]  (0.000 ns)
	'add' operation ('tmp6', lenet_support.cpp:38) [52]  (0.736 ns)
	'add' operation ('empty_41', lenet_support.cpp:38) [56]  (1.122 ns)

 <State 3>: 7.300ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr', lenet_support.cpp:41) [63]  (0.000 ns)
	bus request operation ('gmem_load_20_req', lenet_support.cpp:41) on port 'gmem' (lenet_support.cpp:41) [64]  (7.300 ns)

 <State 4>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_20_req', lenet_support.cpp:41) on port 'gmem' (lenet_support.cpp:41) [64]  (7.300 ns)

 <State 5>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_20_req', lenet_support.cpp:41) on port 'gmem' (lenet_support.cpp:41) [64]  (7.300 ns)

 <State 6>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_20_req', lenet_support.cpp:41) on port 'gmem' (lenet_support.cpp:41) [64]  (7.300 ns)

 <State 7>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_20_req', lenet_support.cpp:41) on port 'gmem' (lenet_support.cpp:41) [64]  (7.300 ns)

 <State 8>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_20_req', lenet_support.cpp:41) on port 'gmem' (lenet_support.cpp:41) [64]  (7.300 ns)

 <State 9>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_20_req', lenet_support.cpp:41) on port 'gmem' (lenet_support.cpp:41) [64]  (7.300 ns)

 <State 10>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_20_req', lenet_support.cpp:41) on port 'gmem' (lenet_support.cpp:41) [64]  (7.300 ns)

 <State 11>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read', lenet_support.cpp:41) on port 'gmem' (lenet_support.cpp:41) [65]  (7.300 ns)

 <State 12>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_3_read', lenet_support.cpp:42) on port 'gmem' (lenet_support.cpp:42) [69]  (7.300 ns)

 <State 13>: 7.300ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr_12', lenet_support.cpp:41) [152]  (0.000 ns)
	bus request operation ('gmem_load_30_req', lenet_support.cpp:41) on port 'gmem' (lenet_support.cpp:41) [153]  (7.300 ns)

 <State 14>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_30_req', lenet_support.cpp:41) on port 'gmem' (lenet_support.cpp:41) [153]  (7.300 ns)

 <State 15>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_30_req', lenet_support.cpp:41) on port 'gmem' (lenet_support.cpp:41) [153]  (7.300 ns)

 <State 16>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_30_req', lenet_support.cpp:41) on port 'gmem' (lenet_support.cpp:41) [153]  (7.300 ns)

 <State 17>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_30_req', lenet_support.cpp:41) on port 'gmem' (lenet_support.cpp:41) [153]  (7.300 ns)

 <State 18>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_30_req', lenet_support.cpp:41) on port 'gmem' (lenet_support.cpp:41) [153]  (7.300 ns)

 <State 19>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_30_req', lenet_support.cpp:41) on port 'gmem' (lenet_support.cpp:41) [153]  (7.300 ns)

 <State 20>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_30_req', lenet_support.cpp:41) on port 'gmem' (lenet_support.cpp:41) [153]  (7.300 ns)

 <State 21>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_12_read', lenet_support.cpp:41) on port 'gmem' (lenet_support.cpp:41) [154]  (7.300 ns)

 <State 22>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_13_read', lenet_support.cpp:42) on port 'gmem' (lenet_support.cpp:42) [158]  (7.300 ns)

 <State 23>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_14_read', lenet_support.cpp:41) on port 'gmem' (lenet_support.cpp:41) [166]  (7.300 ns)

 <State 24>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_15_read', lenet_support.cpp:42) on port 'gmem' (lenet_support.cpp:42) [172]  (7.300 ns)

 <State 25>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_16_read', lenet_support.cpp:41) on port 'gmem' (lenet_support.cpp:41) [180]  (7.300 ns)

 <State 26>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_17_read', lenet_support.cpp:42) on port 'gmem' (lenet_support.cpp:42) [186]  (7.300 ns)

 <State 27>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_18_read', lenet_support.cpp:41) on port 'gmem' (lenet_support.cpp:41) [194]  (7.300 ns)

 <State 28>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_19_read', lenet_support.cpp:42) on port 'gmem' (lenet_support.cpp:42) [200]  (7.300 ns)

 <State 29>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_20_read', lenet_support.cpp:41) on port 'gmem' (lenet_support.cpp:41) [208]  (7.300 ns)

 <State 30>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_21_read', lenet_support.cpp:42) on port 'gmem' (lenet_support.cpp:42) [214]  (7.300 ns)

 <State 31>: 6.087ns
The critical path consists of the following:
	'fmul' operation ('mul27_1_1_3', lenet_support.cpp:41) [202]  (6.087 ns)

 <State 32>: 6.087ns
The critical path consists of the following:
	'fmul' operation ('mul27_1_1_4', lenet_support.cpp:41) [216]  (6.087 ns)

 <State 33>: 6.087ns
The critical path consists of the following:
	'fmul' operation ('mul27_1_1_4', lenet_support.cpp:41) [216]  (6.087 ns)

 <State 34>: 5.714ns
The critical path consists of the following:
	'fadd' operation ('sum_36_4', lenet_support.cpp:41) [128]  (5.714 ns)

 <State 35>: 5.714ns
The critical path consists of the following:
	'fadd' operation ('sum_36_4', lenet_support.cpp:41) [128]  (5.714 ns)

 <State 36>: 5.714ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (0.796 ns)
'fadd' operation ('sum_6', lenet_support.cpp:41) [161]  (4.918 ns)

 <State 37>: 5.714ns
The critical path consists of the following:
	'fadd' operation ('sum_6', lenet_support.cpp:41) [161]  (5.714 ns)

 <State 38>: 5.714ns
The critical path consists of the following:
	'fadd' operation ('sum_6', lenet_support.cpp:41) [161]  (5.714 ns)

 <State 39>: 5.714ns
The critical path consists of the following:
	'fadd' operation ('sum_6', lenet_support.cpp:41) [161]  (5.714 ns)

 <State 40>: 5.714ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (0.796 ns)
'fadd' operation ('sum_39_1', lenet_support.cpp:41) [175]  (4.918 ns)

 <State 41>: 5.714ns
The critical path consists of the following:
	'fadd' operation ('sum_39_1', lenet_support.cpp:41) [175]  (5.714 ns)

 <State 42>: 5.714ns
The critical path consists of the following:
	'fadd' operation ('sum_39_1', lenet_support.cpp:41) [175]  (5.714 ns)

 <State 43>: 5.714ns
The critical path consists of the following:
	'fadd' operation ('sum_39_1', lenet_support.cpp:41) [175]  (5.714 ns)

 <State 44>: 5.714ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (0.796 ns)
'fadd' operation ('sum_39_2', lenet_support.cpp:41) [189]  (4.918 ns)

 <State 45>: 5.714ns
The critical path consists of the following:
	'fadd' operation ('sum_39_2', lenet_support.cpp:41) [189]  (5.714 ns)

 <State 46>: 5.714ns
The critical path consists of the following:
	'fadd' operation ('sum_39_2', lenet_support.cpp:41) [189]  (5.714 ns)

 <State 47>: 5.714ns
The critical path consists of the following:
	'fadd' operation ('sum_39_2', lenet_support.cpp:41) [189]  (5.714 ns)

 <State 48>: 5.714ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (0.796 ns)
'fadd' operation ('sum_39_3', lenet_support.cpp:41) [203]  (4.918 ns)

 <State 49>: 5.714ns
The critical path consists of the following:
	'fadd' operation ('sum_39_3', lenet_support.cpp:41) [203]  (5.714 ns)

 <State 50>: 5.714ns
The critical path consists of the following:
	'fadd' operation ('sum_39_3', lenet_support.cpp:41) [203]  (5.714 ns)

 <State 51>: 5.714ns
The critical path consists of the following:
	'fadd' operation ('sum_39_3', lenet_support.cpp:41) [203]  (5.714 ns)

 <State 52>: 5.714ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (0.796 ns)
'fadd' operation ('sum_39_4', lenet_support.cpp:41) [217]  (4.918 ns)

 <State 53>: 5.714ns
The critical path consists of the following:
	'fadd' operation ('sum_39_4', lenet_support.cpp:41) [217]  (5.714 ns)

 <State 54>: 5.714ns
The critical path consists of the following:
	'fadd' operation ('sum_39_4', lenet_support.cpp:41) [217]  (5.714 ns)

 <State 55>: 6.116ns
The critical path consists of the following:
	'fadd' operation ('sum_39_4', lenet_support.cpp:41) [217]  (5.714 ns)
	'store' operation ('store_ln38', lenet_support.cpp:38) of variable 'sum_39_4', lenet_support.cpp:41 on local variable 'sum' [221]  (0.402 ns)

 <State 56>: 0.402ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('UnifiedRetVal') [232]  (0.402 ns)

 <State 57>: 0.402ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('UnifiedRetVal') [232]  (0.402 ns)

 <State 58>: 0.000ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
