[["Compiler-Controlled Memory.", ["Keith D. Cooper", "Timothy J. Harvey"], "https://doi.org/10.1145/291069.291010", 10], ["Segregating Heap Objects by Reference Behavior and Lifetime.", ["Matthew L. Seidl", "Benjamin G. Zorn"], "https://doi.org/10.1145/291069.291012", 12], ["Schedule-Independent Storage Mapping for Loops.", ["Michelle Mills Strout", "Larry Carter", "Jeanne Ferrante", "Beth Simon"], "https://doi.org/10.1145/291069.291015", 10], ["An Empirical Analysis of Instruction Repetition.", ["Avinash Sodani", "Gurindar S. Sohi"], "https://doi.org/10.1145/291069.291016", 11], ["Space-Time Scheduling of Instruction-Level Parallelism on a Raw Machine.", ["Walter Lee", "Rajeev Barua", "Matthew I. Frank", "Devabhaktuni Srikrishna", "Jonathan Babb", "Vivek Sarkar", "Saman P. Amarasinghe"], "https://doi.org/10.1145/291069.291018", 12], ["Data Speculation Support for a Chip Multiprocessor.", ["Lance Hammond", "Mark Willey", "Kunle Olukotun"], "https://doi.org/10.1145/291069.291020", 12], ["VISA: Netstation's Virtual Internet SCSI Adapter.", ["Rodney Van Meter", "Gregory G. Finn", "Steve Hotz"], "https://doi.org/10.1145/291069.291023", 10], ["Active Disks: Programming Model, Algorithms and Evaluation.", ["Anurag Acharya", "Mustafa Uysal", "Joel H. Saltz"], "https://doi.org/10.1145/291069.291026", 11], ["A Cost-Effective, High-Bandwidth Storage Architecture.", ["Garth A. Gibson", "David Nagle", "Khalil Amiri", "Jeff Butler", "Fay W. Chang", "Howard Gobioff", "Charles Hardin", "Erik Riedel", "David Rochberg", "Jim Zelenka"], "https://doi.org/10.1145/291069.291029", 12], ["Hardware-Software Trade-Offs in a Direct Rambus Implementation of the RAMpage Memory Hierarchy.", ["Philip Machanick", "Pierre Salverda", "Lance Pompe"], "https://doi.org/10.1145/291069.291032", 10], ["Dependance Based Prefetching for Linked Data Structures.", ["Amir Roth", "Andreas Moshovos", "Gurindar S. Sohi"], "https://doi.org/10.1145/291069.291034", 12], ["Performance Counters and State Sharing Annotations: a Unified Approach to Thread Locality.", ["Boris Weissman"], "https://doi.org/10.1145/291069.291035", 12], ["Cache-Conscious Data Placement.", ["Brad Calder", "Chandra Krintz", "Simmi John", "Todd M. Austin"], "https://doi.org/10.1145/291069.291036", 11], ["An Out-of-Order Execution Technique for Runtime Binary Translators.", ["Bich C. Le"], "https://doi.org/10.1145/291069.291039", 8], ["Overlapping Execution with Transfer Using Non-Strict Execution for Mobile Programs.", ["Chandra Krintz", "Brad Calder", "Han Bok Lee", "Benjamin G. Zorn"], "https://doi.org/10.1145/291069.291040", 11], ["Variable Length Path Branch Prediction.", ["Jared Stark", "Marius Evers", "Yale N. Patt"], "https://doi.org/10.1145/291069.291042", 10], ["Performance Isolation: Sharing and Isolation in Shared-Memory Multiprocessors.", ["Ben Verghese", "Anoop Gupta", "Mendel Rosenblum"], "https://doi.org/10.1145/291069.291044", 12], ["UTLB: A Mechanism for Address Translation on Network Interfaces.", ["Yuqun Chen", "Angelos Bilas", "Stefanos N. Damianakis", "Cezary Dubnicki", "Kai Li"], "https://doi.org/10.1145/291069.291046", 12], ["Locality-Aware Request Distribution in Cluster-based Network Servers.", ["Vivek S. Pai", "Mohit Aron", "Gaurav Banga", "Michael Svendsen", "Peter Druschel", "Willy Zwaenepoel", "Erich M. Nahum"], "https://doi.org/10.1145/291069.291048", 12], ["Investigating Optimal Local Memory Performance.", ["Olivier Temam"], "https://doi.org/10.1145/291069.291050", 10], ["Precise Miss Analysis for Program Transformations with Caches of Arbitrary Associativity.", ["Somnath Ghosh", "Margaret Martonosi", "Sharad Malik"], "https://doi.org/10.1145/291069.291051", 12], ["Capturing Dynamic Memory Reference Behavior with Adaptive Cache Topology.", ["Jih-Kwon Peir", "Yongjoon Lee", "Windsor W. Hsu"], "https://doi.org/10.1145/291069.291053", 11], ["Accelerating Multi-Media Processing by Implementing Memoing in Multiplication and Division Units.", ["Daniel Citron", "Dror G. Feitelson", "Larry Rudolph"], "https://doi.org/10.1145/291069.291056", 10], ["Value Speculation Scheduling for High Performance Processors.", ["Chao-ying Fu", "Matthew D. Jennings", "Sergei Y. Larin", "Thomas M. Conte"], "https://doi.org/10.1145/291069.291058", 10], ["An Empirical Study of Decentralized ILP Execution Models.", ["Narayan Ranganathan", "Manoj Franklin"], "https://doi.org/10.1145/291069.291061", 10], ["Fast Out-Of-Order Processor Simulation Using Memoization.", ["Eric Schnarr", "James R. Larus"], "https://doi.org/10.1145/291069.291063", 12], ["A Look at Several Memory Management Units, TLB-Refill Mechanisms, and Page Table Organizations.", ["Bruce L. Jacob", "Trevor N. Mudge"], "https://doi.org/10.1145/291069.291065", 12], ["Performance of Database Workloads on Shared-Memory Systems with Out-of-Order Processors.", ["Parthasarathy Ranganathan", "Kourosh Gharachorloo", "Sarita V. Adve", "Luiz Andre Barroso"], "https://doi.org/10.1145/291069.291067", 12]]