

================================================================
== Vitis HLS Report for 'add3_Sqrt'
================================================================
* Date:           Fri Jan  9 14:26:42 2026

* Version:        2024.1.2 (Build 5096458 on Sep  5 2024)
* Project:        build_Infeasi_Res_S2.xcv80-lsva4737-2MHP-e-S
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: versalhbm
* Target device:  xcv80-lsva4737-2MHP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.190 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       69|       69|  0.230 us|  0.230 us|   69|   69|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 70
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.89>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%muxLogicCE_to_data0_read = muxlogic"   --->   Operation 71 'muxlogic' 'muxLogicCE_to_data0_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.44ns)   --->   "%data0_read = read i64 @_ssdm_op_Read.ap_auto.doubleP0A, i64 %data0" [./basic_helper.hpp:29]   --->   Operation 72 'read' 'data0_read' <Predicate = true> <Delay = 0.44> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%muxLogicCE_to_data1_read = muxlogic"   --->   Operation 73 'muxlogic' 'muxLogicCE_to_data1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.44ns)   --->   "%data1_read = read i64 @_ssdm_op_Read.ap_auto.doubleP0A, i64 %data1" [./basic_helper.hpp:29]   --->   Operation 74 'read' 'data1_read' <Predicate = true> <Delay = 0.44> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 75 [2/2] (0.45ns) (share mux size 2)   --->   "%muxLogicI0_to_add = muxlogic i64 %data0_read"   --->   Operation 75 'muxlogic' 'muxLogicI0_to_add' <Predicate = true> <Delay = 0.45>
ST_1 : Operation 76 [2/2] (0.45ns) (share mux size 2)   --->   "%muxLogicI1_to_add = muxlogic i64 %data1_read"   --->   Operation 76 'muxlogic' 'muxLogicI1_to_add' <Predicate = true> <Delay = 0.45>

State 2 <SV = 1> <Delay = 2.02>
ST_2 : Operation 77 [1/2] (0.00ns) (share mux size 2)   --->   "%muxLogicI0_to_add = muxlogic i64 %data0_read"   --->   Operation 77 'muxlogic' 'muxLogicI0_to_add' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 78 [1/2] (0.00ns) (share mux size 2)   --->   "%muxLogicI1_to_add = muxlogic i64 %data1_read"   --->   Operation 78 'muxlogic' 'muxLogicI1_to_add' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 79 [7/7] (2.02ns)   --->   "%add = dadd i64 %data0_read, i64 %data1_read" [./basic_helper.hpp:29]   --->   Operation 79 'dadd' 'add' <Predicate = true> <Delay = 2.02> <CoreInst = "DAddSub_nodsp">   --->   Core 40 'DAddSub_nodsp' <Latency = 6> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.19>
ST_3 : Operation 80 [6/7] (2.19ns)   --->   "%add = dadd i64 %data0_read, i64 %data1_read" [./basic_helper.hpp:29]   --->   Operation 80 'dadd' 'add' <Predicate = true> <Delay = 2.19> <CoreInst = "DAddSub_nodsp">   --->   Core 40 'DAddSub_nodsp' <Latency = 6> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.19>
ST_4 : Operation 81 [5/7] (2.19ns)   --->   "%add = dadd i64 %data0_read, i64 %data1_read" [./basic_helper.hpp:29]   --->   Operation 81 'dadd' 'add' <Predicate = true> <Delay = 2.19> <CoreInst = "DAddSub_nodsp">   --->   Core 40 'DAddSub_nodsp' <Latency = 6> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 2.19>
ST_5 : Operation 82 [4/7] (2.19ns)   --->   "%add = dadd i64 %data0_read, i64 %data1_read" [./basic_helper.hpp:29]   --->   Operation 82 'dadd' 'add' <Predicate = true> <Delay = 2.19> <CoreInst = "DAddSub_nodsp">   --->   Core 40 'DAddSub_nodsp' <Latency = 6> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 2.19>
ST_6 : Operation 83 [3/7] (2.19ns)   --->   "%add = dadd i64 %data0_read, i64 %data1_read" [./basic_helper.hpp:29]   --->   Operation 83 'dadd' 'add' <Predicate = true> <Delay = 2.19> <CoreInst = "DAddSub_nodsp">   --->   Core 40 'DAddSub_nodsp' <Latency = 6> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 2.19>
ST_7 : Operation 84 [2/7] (2.19ns)   --->   "%add = dadd i64 %data0_read, i64 %data1_read" [./basic_helper.hpp:29]   --->   Operation 84 'dadd' 'add' <Predicate = true> <Delay = 2.19> <CoreInst = "DAddSub_nodsp">   --->   Core 40 'DAddSub_nodsp' <Latency = 6> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 0.89>
ST_8 : Operation 85 [1/7] (0.09ns)   --->   "%add = dadd i64 %data0_read, i64 %data1_read" [./basic_helper.hpp:29]   --->   Operation 85 'dadd' 'add' <Predicate = true> <Delay = 0.09> <CoreInst = "DAddSub_nodsp">   --->   Core 40 'DAddSub_nodsp' <Latency = 6> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 86 [1/1] (0.00ns)   --->   "%muxLogicCE_to_data2_read = muxlogic"   --->   Operation 86 'muxlogic' 'muxLogicCE_to_data2_read' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 87 [1/1] (0.44ns)   --->   "%data2_read = read i64 @_ssdm_op_Read.ap_auto.doubleP0A, i64 %data2" [./basic_helper.hpp:29]   --->   Operation 87 'read' 'data2_read' <Predicate = true> <Delay = 0.44> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_8 : Operation 88 [2/2] (0.45ns) (share mux size 2)   --->   "%muxLogicI0_to_add1 = muxlogic i64 %add"   --->   Operation 88 'muxlogic' 'muxLogicI0_to_add1' <Predicate = true> <Delay = 0.45>
ST_8 : Operation 89 [2/2] (0.45ns) (share mux size 2)   --->   "%muxLogicI1_to_add1 = muxlogic i64 %data2_read"   --->   Operation 89 'muxlogic' 'muxLogicI1_to_add1' <Predicate = true> <Delay = 0.45>

State 9 <SV = 8> <Delay = 2.02>
ST_9 : Operation 90 [1/2] (0.00ns) (share mux size 2)   --->   "%muxLogicI0_to_add1 = muxlogic i64 %add"   --->   Operation 90 'muxlogic' 'muxLogicI0_to_add1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 91 [1/2] (0.00ns) (share mux size 2)   --->   "%muxLogicI1_to_add1 = muxlogic i64 %data2_read"   --->   Operation 91 'muxlogic' 'muxLogicI1_to_add1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 92 [7/7] (2.02ns)   --->   "%add1 = dadd i64 %add, i64 %data2_read" [./basic_helper.hpp:29]   --->   Operation 92 'dadd' 'add1' <Predicate = true> <Delay = 2.02> <CoreInst = "DAddSub_nodsp">   --->   Core 40 'DAddSub_nodsp' <Latency = 6> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 2.19>
ST_10 : Operation 93 [6/7] (2.19ns)   --->   "%add1 = dadd i64 %add, i64 %data2_read" [./basic_helper.hpp:29]   --->   Operation 93 'dadd' 'add1' <Predicate = true> <Delay = 2.19> <CoreInst = "DAddSub_nodsp">   --->   Core 40 'DAddSub_nodsp' <Latency = 6> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 2.19>
ST_11 : Operation 94 [5/7] (2.19ns)   --->   "%add1 = dadd i64 %add, i64 %data2_read" [./basic_helper.hpp:29]   --->   Operation 94 'dadd' 'add1' <Predicate = true> <Delay = 2.19> <CoreInst = "DAddSub_nodsp">   --->   Core 40 'DAddSub_nodsp' <Latency = 6> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 2.19>
ST_12 : Operation 95 [4/7] (2.19ns)   --->   "%add1 = dadd i64 %add, i64 %data2_read" [./basic_helper.hpp:29]   --->   Operation 95 'dadd' 'add1' <Predicate = true> <Delay = 2.19> <CoreInst = "DAddSub_nodsp">   --->   Core 40 'DAddSub_nodsp' <Latency = 6> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 2.19>
ST_13 : Operation 96 [3/7] (2.19ns)   --->   "%add1 = dadd i64 %add, i64 %data2_read" [./basic_helper.hpp:29]   --->   Operation 96 'dadd' 'add1' <Predicate = true> <Delay = 2.19> <CoreInst = "DAddSub_nodsp">   --->   Core 40 'DAddSub_nodsp' <Latency = 6> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 2.19>
ST_14 : Operation 97 [2/7] (2.19ns)   --->   "%add1 = dadd i64 %add, i64 %data2_read" [./basic_helper.hpp:29]   --->   Operation 97 'dadd' 'add1' <Predicate = true> <Delay = 2.19> <CoreInst = "DAddSub_nodsp">   --->   Core 40 'DAddSub_nodsp' <Latency = 6> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 1.00>
ST_15 : Operation 98 [1/7] (0.09ns)   --->   "%add1 = dadd i64 %add, i64 %data2_read" [./basic_helper.hpp:29]   --->   Operation 98 'dadd' 'add1' <Predicate = true> <Delay = 0.09> <CoreInst = "DAddSub_nodsp">   --->   Core 40 'DAddSub_nodsp' <Latency = 6> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 99 [1/1] (0.00ns)   --->   "%muxLogicI0_to_dataout = muxlogic i64 %add1"   --->   Operation 99 'muxlogic' 'muxLogicI0_to_dataout' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 100 [56/56] (0.91ns)   --->   "%dataout = dsqrt i64 @llvm.sqrt.f64, i64 %add1" [./basic_helper.hpp:29]   --->   Operation 100 'dsqrt' 'dataout' <Predicate = true> <Delay = 0.91> <CoreInst = "DSqrt">   --->   Core 56 'DSqrt' <Latency = 55> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 16 <SV = 15> <Delay = 1.41>
ST_16 : Operation 101 [55/56] (1.41ns)   --->   "%dataout = dsqrt i64 @llvm.sqrt.f64, i64 %add1" [./basic_helper.hpp:29]   --->   Operation 101 'dsqrt' 'dataout' <Predicate = true> <Delay = 1.41> <CoreInst = "DSqrt">   --->   Core 56 'DSqrt' <Latency = 55> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 17 <SV = 16> <Delay = 1.41>
ST_17 : Operation 102 [54/56] (1.41ns)   --->   "%dataout = dsqrt i64 @llvm.sqrt.f64, i64 %add1" [./basic_helper.hpp:29]   --->   Operation 102 'dsqrt' 'dataout' <Predicate = true> <Delay = 1.41> <CoreInst = "DSqrt">   --->   Core 56 'DSqrt' <Latency = 55> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 18 <SV = 17> <Delay = 1.41>
ST_18 : Operation 103 [53/56] (1.41ns)   --->   "%dataout = dsqrt i64 @llvm.sqrt.f64, i64 %add1" [./basic_helper.hpp:29]   --->   Operation 103 'dsqrt' 'dataout' <Predicate = true> <Delay = 1.41> <CoreInst = "DSqrt">   --->   Core 56 'DSqrt' <Latency = 55> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 19 <SV = 18> <Delay = 1.41>
ST_19 : Operation 104 [52/56] (1.41ns)   --->   "%dataout = dsqrt i64 @llvm.sqrt.f64, i64 %add1" [./basic_helper.hpp:29]   --->   Operation 104 'dsqrt' 'dataout' <Predicate = true> <Delay = 1.41> <CoreInst = "DSqrt">   --->   Core 56 'DSqrt' <Latency = 55> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 20 <SV = 19> <Delay = 1.41>
ST_20 : Operation 105 [51/56] (1.41ns)   --->   "%dataout = dsqrt i64 @llvm.sqrt.f64, i64 %add1" [./basic_helper.hpp:29]   --->   Operation 105 'dsqrt' 'dataout' <Predicate = true> <Delay = 1.41> <CoreInst = "DSqrt">   --->   Core 56 'DSqrt' <Latency = 55> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 21 <SV = 20> <Delay = 1.41>
ST_21 : Operation 106 [50/56] (1.41ns)   --->   "%dataout = dsqrt i64 @llvm.sqrt.f64, i64 %add1" [./basic_helper.hpp:29]   --->   Operation 106 'dsqrt' 'dataout' <Predicate = true> <Delay = 1.41> <CoreInst = "DSqrt">   --->   Core 56 'DSqrt' <Latency = 55> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 22 <SV = 21> <Delay = 1.41>
ST_22 : Operation 107 [49/56] (1.41ns)   --->   "%dataout = dsqrt i64 @llvm.sqrt.f64, i64 %add1" [./basic_helper.hpp:29]   --->   Operation 107 'dsqrt' 'dataout' <Predicate = true> <Delay = 1.41> <CoreInst = "DSqrt">   --->   Core 56 'DSqrt' <Latency = 55> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 23 <SV = 22> <Delay = 1.41>
ST_23 : Operation 108 [48/56] (1.41ns)   --->   "%dataout = dsqrt i64 @llvm.sqrt.f64, i64 %add1" [./basic_helper.hpp:29]   --->   Operation 108 'dsqrt' 'dataout' <Predicate = true> <Delay = 1.41> <CoreInst = "DSqrt">   --->   Core 56 'DSqrt' <Latency = 55> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 24 <SV = 23> <Delay = 1.41>
ST_24 : Operation 109 [47/56] (1.41ns)   --->   "%dataout = dsqrt i64 @llvm.sqrt.f64, i64 %add1" [./basic_helper.hpp:29]   --->   Operation 109 'dsqrt' 'dataout' <Predicate = true> <Delay = 1.41> <CoreInst = "DSqrt">   --->   Core 56 'DSqrt' <Latency = 55> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 25 <SV = 24> <Delay = 1.41>
ST_25 : Operation 110 [46/56] (1.41ns)   --->   "%dataout = dsqrt i64 @llvm.sqrt.f64, i64 %add1" [./basic_helper.hpp:29]   --->   Operation 110 'dsqrt' 'dataout' <Predicate = true> <Delay = 1.41> <CoreInst = "DSqrt">   --->   Core 56 'DSqrt' <Latency = 55> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 26 <SV = 25> <Delay = 1.41>
ST_26 : Operation 111 [45/56] (1.41ns)   --->   "%dataout = dsqrt i64 @llvm.sqrt.f64, i64 %add1" [./basic_helper.hpp:29]   --->   Operation 111 'dsqrt' 'dataout' <Predicate = true> <Delay = 1.41> <CoreInst = "DSqrt">   --->   Core 56 'DSqrt' <Latency = 55> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 27 <SV = 26> <Delay = 1.41>
ST_27 : Operation 112 [44/56] (1.41ns)   --->   "%dataout = dsqrt i64 @llvm.sqrt.f64, i64 %add1" [./basic_helper.hpp:29]   --->   Operation 112 'dsqrt' 'dataout' <Predicate = true> <Delay = 1.41> <CoreInst = "DSqrt">   --->   Core 56 'DSqrt' <Latency = 55> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 28 <SV = 27> <Delay = 1.41>
ST_28 : Operation 113 [43/56] (1.41ns)   --->   "%dataout = dsqrt i64 @llvm.sqrt.f64, i64 %add1" [./basic_helper.hpp:29]   --->   Operation 113 'dsqrt' 'dataout' <Predicate = true> <Delay = 1.41> <CoreInst = "DSqrt">   --->   Core 56 'DSqrt' <Latency = 55> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 29 <SV = 28> <Delay = 1.41>
ST_29 : Operation 114 [42/56] (1.41ns)   --->   "%dataout = dsqrt i64 @llvm.sqrt.f64, i64 %add1" [./basic_helper.hpp:29]   --->   Operation 114 'dsqrt' 'dataout' <Predicate = true> <Delay = 1.41> <CoreInst = "DSqrt">   --->   Core 56 'DSqrt' <Latency = 55> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 30 <SV = 29> <Delay = 1.41>
ST_30 : Operation 115 [41/56] (1.41ns)   --->   "%dataout = dsqrt i64 @llvm.sqrt.f64, i64 %add1" [./basic_helper.hpp:29]   --->   Operation 115 'dsqrt' 'dataout' <Predicate = true> <Delay = 1.41> <CoreInst = "DSqrt">   --->   Core 56 'DSqrt' <Latency = 55> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 31 <SV = 30> <Delay = 1.41>
ST_31 : Operation 116 [40/56] (1.41ns)   --->   "%dataout = dsqrt i64 @llvm.sqrt.f64, i64 %add1" [./basic_helper.hpp:29]   --->   Operation 116 'dsqrt' 'dataout' <Predicate = true> <Delay = 1.41> <CoreInst = "DSqrt">   --->   Core 56 'DSqrt' <Latency = 55> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 32 <SV = 31> <Delay = 1.41>
ST_32 : Operation 117 [39/56] (1.41ns)   --->   "%dataout = dsqrt i64 @llvm.sqrt.f64, i64 %add1" [./basic_helper.hpp:29]   --->   Operation 117 'dsqrt' 'dataout' <Predicate = true> <Delay = 1.41> <CoreInst = "DSqrt">   --->   Core 56 'DSqrt' <Latency = 55> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 33 <SV = 32> <Delay = 1.41>
ST_33 : Operation 118 [38/56] (1.41ns)   --->   "%dataout = dsqrt i64 @llvm.sqrt.f64, i64 %add1" [./basic_helper.hpp:29]   --->   Operation 118 'dsqrt' 'dataout' <Predicate = true> <Delay = 1.41> <CoreInst = "DSqrt">   --->   Core 56 'DSqrt' <Latency = 55> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 34 <SV = 33> <Delay = 1.41>
ST_34 : Operation 119 [37/56] (1.41ns)   --->   "%dataout = dsqrt i64 @llvm.sqrt.f64, i64 %add1" [./basic_helper.hpp:29]   --->   Operation 119 'dsqrt' 'dataout' <Predicate = true> <Delay = 1.41> <CoreInst = "DSqrt">   --->   Core 56 'DSqrt' <Latency = 55> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 35 <SV = 34> <Delay = 1.41>
ST_35 : Operation 120 [36/56] (1.41ns)   --->   "%dataout = dsqrt i64 @llvm.sqrt.f64, i64 %add1" [./basic_helper.hpp:29]   --->   Operation 120 'dsqrt' 'dataout' <Predicate = true> <Delay = 1.41> <CoreInst = "DSqrt">   --->   Core 56 'DSqrt' <Latency = 55> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 36 <SV = 35> <Delay = 1.41>
ST_36 : Operation 121 [35/56] (1.41ns)   --->   "%dataout = dsqrt i64 @llvm.sqrt.f64, i64 %add1" [./basic_helper.hpp:29]   --->   Operation 121 'dsqrt' 'dataout' <Predicate = true> <Delay = 1.41> <CoreInst = "DSqrt">   --->   Core 56 'DSqrt' <Latency = 55> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 37 <SV = 36> <Delay = 1.41>
ST_37 : Operation 122 [34/56] (1.41ns)   --->   "%dataout = dsqrt i64 @llvm.sqrt.f64, i64 %add1" [./basic_helper.hpp:29]   --->   Operation 122 'dsqrt' 'dataout' <Predicate = true> <Delay = 1.41> <CoreInst = "DSqrt">   --->   Core 56 'DSqrt' <Latency = 55> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 38 <SV = 37> <Delay = 1.41>
ST_38 : Operation 123 [33/56] (1.41ns)   --->   "%dataout = dsqrt i64 @llvm.sqrt.f64, i64 %add1" [./basic_helper.hpp:29]   --->   Operation 123 'dsqrt' 'dataout' <Predicate = true> <Delay = 1.41> <CoreInst = "DSqrt">   --->   Core 56 'DSqrt' <Latency = 55> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 39 <SV = 38> <Delay = 1.41>
ST_39 : Operation 124 [32/56] (1.41ns)   --->   "%dataout = dsqrt i64 @llvm.sqrt.f64, i64 %add1" [./basic_helper.hpp:29]   --->   Operation 124 'dsqrt' 'dataout' <Predicate = true> <Delay = 1.41> <CoreInst = "DSqrt">   --->   Core 56 'DSqrt' <Latency = 55> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 40 <SV = 39> <Delay = 1.41>
ST_40 : Operation 125 [31/56] (1.41ns)   --->   "%dataout = dsqrt i64 @llvm.sqrt.f64, i64 %add1" [./basic_helper.hpp:29]   --->   Operation 125 'dsqrt' 'dataout' <Predicate = true> <Delay = 1.41> <CoreInst = "DSqrt">   --->   Core 56 'DSqrt' <Latency = 55> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 41 <SV = 40> <Delay = 1.41>
ST_41 : Operation 126 [30/56] (1.41ns)   --->   "%dataout = dsqrt i64 @llvm.sqrt.f64, i64 %add1" [./basic_helper.hpp:29]   --->   Operation 126 'dsqrt' 'dataout' <Predicate = true> <Delay = 1.41> <CoreInst = "DSqrt">   --->   Core 56 'DSqrt' <Latency = 55> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 42 <SV = 41> <Delay = 1.41>
ST_42 : Operation 127 [29/56] (1.41ns)   --->   "%dataout = dsqrt i64 @llvm.sqrt.f64, i64 %add1" [./basic_helper.hpp:29]   --->   Operation 127 'dsqrt' 'dataout' <Predicate = true> <Delay = 1.41> <CoreInst = "DSqrt">   --->   Core 56 'DSqrt' <Latency = 55> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 43 <SV = 42> <Delay = 1.41>
ST_43 : Operation 128 [28/56] (1.41ns)   --->   "%dataout = dsqrt i64 @llvm.sqrt.f64, i64 %add1" [./basic_helper.hpp:29]   --->   Operation 128 'dsqrt' 'dataout' <Predicate = true> <Delay = 1.41> <CoreInst = "DSqrt">   --->   Core 56 'DSqrt' <Latency = 55> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 44 <SV = 43> <Delay = 1.41>
ST_44 : Operation 129 [27/56] (1.41ns)   --->   "%dataout = dsqrt i64 @llvm.sqrt.f64, i64 %add1" [./basic_helper.hpp:29]   --->   Operation 129 'dsqrt' 'dataout' <Predicate = true> <Delay = 1.41> <CoreInst = "DSqrt">   --->   Core 56 'DSqrt' <Latency = 55> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 45 <SV = 44> <Delay = 1.41>
ST_45 : Operation 130 [26/56] (1.41ns)   --->   "%dataout = dsqrt i64 @llvm.sqrt.f64, i64 %add1" [./basic_helper.hpp:29]   --->   Operation 130 'dsqrt' 'dataout' <Predicate = true> <Delay = 1.41> <CoreInst = "DSqrt">   --->   Core 56 'DSqrt' <Latency = 55> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 46 <SV = 45> <Delay = 1.41>
ST_46 : Operation 131 [25/56] (1.41ns)   --->   "%dataout = dsqrt i64 @llvm.sqrt.f64, i64 %add1" [./basic_helper.hpp:29]   --->   Operation 131 'dsqrt' 'dataout' <Predicate = true> <Delay = 1.41> <CoreInst = "DSqrt">   --->   Core 56 'DSqrt' <Latency = 55> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 47 <SV = 46> <Delay = 1.41>
ST_47 : Operation 132 [24/56] (1.41ns)   --->   "%dataout = dsqrt i64 @llvm.sqrt.f64, i64 %add1" [./basic_helper.hpp:29]   --->   Operation 132 'dsqrt' 'dataout' <Predicate = true> <Delay = 1.41> <CoreInst = "DSqrt">   --->   Core 56 'DSqrt' <Latency = 55> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 48 <SV = 47> <Delay = 1.41>
ST_48 : Operation 133 [23/56] (1.41ns)   --->   "%dataout = dsqrt i64 @llvm.sqrt.f64, i64 %add1" [./basic_helper.hpp:29]   --->   Operation 133 'dsqrt' 'dataout' <Predicate = true> <Delay = 1.41> <CoreInst = "DSqrt">   --->   Core 56 'DSqrt' <Latency = 55> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 49 <SV = 48> <Delay = 1.41>
ST_49 : Operation 134 [22/56] (1.41ns)   --->   "%dataout = dsqrt i64 @llvm.sqrt.f64, i64 %add1" [./basic_helper.hpp:29]   --->   Operation 134 'dsqrt' 'dataout' <Predicate = true> <Delay = 1.41> <CoreInst = "DSqrt">   --->   Core 56 'DSqrt' <Latency = 55> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 50 <SV = 49> <Delay = 1.41>
ST_50 : Operation 135 [21/56] (1.41ns)   --->   "%dataout = dsqrt i64 @llvm.sqrt.f64, i64 %add1" [./basic_helper.hpp:29]   --->   Operation 135 'dsqrt' 'dataout' <Predicate = true> <Delay = 1.41> <CoreInst = "DSqrt">   --->   Core 56 'DSqrt' <Latency = 55> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 51 <SV = 50> <Delay = 1.41>
ST_51 : Operation 136 [20/56] (1.41ns)   --->   "%dataout = dsqrt i64 @llvm.sqrt.f64, i64 %add1" [./basic_helper.hpp:29]   --->   Operation 136 'dsqrt' 'dataout' <Predicate = true> <Delay = 1.41> <CoreInst = "DSqrt">   --->   Core 56 'DSqrt' <Latency = 55> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 52 <SV = 51> <Delay = 1.41>
ST_52 : Operation 137 [19/56] (1.41ns)   --->   "%dataout = dsqrt i64 @llvm.sqrt.f64, i64 %add1" [./basic_helper.hpp:29]   --->   Operation 137 'dsqrt' 'dataout' <Predicate = true> <Delay = 1.41> <CoreInst = "DSqrt">   --->   Core 56 'DSqrt' <Latency = 55> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 53 <SV = 52> <Delay = 1.41>
ST_53 : Operation 138 [18/56] (1.41ns)   --->   "%dataout = dsqrt i64 @llvm.sqrt.f64, i64 %add1" [./basic_helper.hpp:29]   --->   Operation 138 'dsqrt' 'dataout' <Predicate = true> <Delay = 1.41> <CoreInst = "DSqrt">   --->   Core 56 'DSqrt' <Latency = 55> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 54 <SV = 53> <Delay = 1.41>
ST_54 : Operation 139 [17/56] (1.41ns)   --->   "%dataout = dsqrt i64 @llvm.sqrt.f64, i64 %add1" [./basic_helper.hpp:29]   --->   Operation 139 'dsqrt' 'dataout' <Predicate = true> <Delay = 1.41> <CoreInst = "DSqrt">   --->   Core 56 'DSqrt' <Latency = 55> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 55 <SV = 54> <Delay = 1.41>
ST_55 : Operation 140 [16/56] (1.41ns)   --->   "%dataout = dsqrt i64 @llvm.sqrt.f64, i64 %add1" [./basic_helper.hpp:29]   --->   Operation 140 'dsqrt' 'dataout' <Predicate = true> <Delay = 1.41> <CoreInst = "DSqrt">   --->   Core 56 'DSqrt' <Latency = 55> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 56 <SV = 55> <Delay = 1.41>
ST_56 : Operation 141 [15/56] (1.41ns)   --->   "%dataout = dsqrt i64 @llvm.sqrt.f64, i64 %add1" [./basic_helper.hpp:29]   --->   Operation 141 'dsqrt' 'dataout' <Predicate = true> <Delay = 1.41> <CoreInst = "DSqrt">   --->   Core 56 'DSqrt' <Latency = 55> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 57 <SV = 56> <Delay = 1.41>
ST_57 : Operation 142 [14/56] (1.41ns)   --->   "%dataout = dsqrt i64 @llvm.sqrt.f64, i64 %add1" [./basic_helper.hpp:29]   --->   Operation 142 'dsqrt' 'dataout' <Predicate = true> <Delay = 1.41> <CoreInst = "DSqrt">   --->   Core 56 'DSqrt' <Latency = 55> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 58 <SV = 57> <Delay = 1.41>
ST_58 : Operation 143 [13/56] (1.41ns)   --->   "%dataout = dsqrt i64 @llvm.sqrt.f64, i64 %add1" [./basic_helper.hpp:29]   --->   Operation 143 'dsqrt' 'dataout' <Predicate = true> <Delay = 1.41> <CoreInst = "DSqrt">   --->   Core 56 'DSqrt' <Latency = 55> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 59 <SV = 58> <Delay = 1.41>
ST_59 : Operation 144 [12/56] (1.41ns)   --->   "%dataout = dsqrt i64 @llvm.sqrt.f64, i64 %add1" [./basic_helper.hpp:29]   --->   Operation 144 'dsqrt' 'dataout' <Predicate = true> <Delay = 1.41> <CoreInst = "DSqrt">   --->   Core 56 'DSqrt' <Latency = 55> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 60 <SV = 59> <Delay = 1.41>
ST_60 : Operation 145 [11/56] (1.41ns)   --->   "%dataout = dsqrt i64 @llvm.sqrt.f64, i64 %add1" [./basic_helper.hpp:29]   --->   Operation 145 'dsqrt' 'dataout' <Predicate = true> <Delay = 1.41> <CoreInst = "DSqrt">   --->   Core 56 'DSqrt' <Latency = 55> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 61 <SV = 60> <Delay = 1.41>
ST_61 : Operation 146 [10/56] (1.41ns)   --->   "%dataout = dsqrt i64 @llvm.sqrt.f64, i64 %add1" [./basic_helper.hpp:29]   --->   Operation 146 'dsqrt' 'dataout' <Predicate = true> <Delay = 1.41> <CoreInst = "DSqrt">   --->   Core 56 'DSqrt' <Latency = 55> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 62 <SV = 61> <Delay = 1.41>
ST_62 : Operation 147 [9/56] (1.41ns)   --->   "%dataout = dsqrt i64 @llvm.sqrt.f64, i64 %add1" [./basic_helper.hpp:29]   --->   Operation 147 'dsqrt' 'dataout' <Predicate = true> <Delay = 1.41> <CoreInst = "DSqrt">   --->   Core 56 'DSqrt' <Latency = 55> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 63 <SV = 62> <Delay = 1.41>
ST_63 : Operation 148 [8/56] (1.41ns)   --->   "%dataout = dsqrt i64 @llvm.sqrt.f64, i64 %add1" [./basic_helper.hpp:29]   --->   Operation 148 'dsqrt' 'dataout' <Predicate = true> <Delay = 1.41> <CoreInst = "DSqrt">   --->   Core 56 'DSqrt' <Latency = 55> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 64 <SV = 63> <Delay = 1.41>
ST_64 : Operation 149 [7/56] (1.41ns)   --->   "%dataout = dsqrt i64 @llvm.sqrt.f64, i64 %add1" [./basic_helper.hpp:29]   --->   Operation 149 'dsqrt' 'dataout' <Predicate = true> <Delay = 1.41> <CoreInst = "DSqrt">   --->   Core 56 'DSqrt' <Latency = 55> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 65 <SV = 64> <Delay = 1.41>
ST_65 : Operation 150 [6/56] (1.41ns)   --->   "%dataout = dsqrt i64 @llvm.sqrt.f64, i64 %add1" [./basic_helper.hpp:29]   --->   Operation 150 'dsqrt' 'dataout' <Predicate = true> <Delay = 1.41> <CoreInst = "DSqrt">   --->   Core 56 'DSqrt' <Latency = 55> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 66 <SV = 65> <Delay = 1.41>
ST_66 : Operation 151 [5/56] (1.41ns)   --->   "%dataout = dsqrt i64 @llvm.sqrt.f64, i64 %add1" [./basic_helper.hpp:29]   --->   Operation 151 'dsqrt' 'dataout' <Predicate = true> <Delay = 1.41> <CoreInst = "DSqrt">   --->   Core 56 'DSqrt' <Latency = 55> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 67 <SV = 66> <Delay = 1.41>
ST_67 : Operation 152 [4/56] (1.41ns)   --->   "%dataout = dsqrt i64 @llvm.sqrt.f64, i64 %add1" [./basic_helper.hpp:29]   --->   Operation 152 'dsqrt' 'dataout' <Predicate = true> <Delay = 1.41> <CoreInst = "DSqrt">   --->   Core 56 'DSqrt' <Latency = 55> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 68 <SV = 67> <Delay = 1.41>
ST_68 : Operation 153 [3/56] (1.41ns)   --->   "%dataout = dsqrt i64 @llvm.sqrt.f64, i64 %add1" [./basic_helper.hpp:29]   --->   Operation 153 'dsqrt' 'dataout' <Predicate = true> <Delay = 1.41> <CoreInst = "DSqrt">   --->   Core 56 'DSqrt' <Latency = 55> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 69 <SV = 68> <Delay = 1.41>
ST_69 : Operation 154 [2/56] (1.41ns)   --->   "%dataout = dsqrt i64 @llvm.sqrt.f64, i64 %add1" [./basic_helper.hpp:29]   --->   Operation 154 'dsqrt' 'dataout' <Predicate = true> <Delay = 1.41> <CoreInst = "DSqrt">   --->   Core 56 'DSqrt' <Latency = 55> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 70 <SV = 69> <Delay = 0.83>
ST_70 : Operation 155 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %dDualInfeasRes, void @empty_14, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 155 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 156 [1/56] (0.09ns)   --->   "%dataout = dsqrt i64 @llvm.sqrt.f64, i64 %add1" [./basic_helper.hpp:29]   --->   Operation 156 'dsqrt' 'dataout' <Predicate = true> <Delay = 0.09> <CoreInst = "DSqrt">   --->   Core 56 'DSqrt' <Latency = 55> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_70 : Operation 157 [1/1] (0.00ns)   --->   "%bitcast_ln31 = bitcast i64 %dataout" [./basic_helper.hpp:31]   --->   Operation 157 'bitcast' 'bitcast_ln31' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 158 [1/1] (0.00ns)   --->   "%muxLogicData_to_write_ln31 = muxlogic i64 %bitcast_ln31"   --->   Operation 158 'muxlogic' 'muxLogicData_to_write_ln31' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 159 [1/1] (0.74ns)   --->   "%write_ln31 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P0A, i64 %dDualInfeasRes, i64 %bitcast_ln31" [./basic_helper.hpp:31]   --->   Operation 159 'write' 'write_ln31' <Predicate = true> <Delay = 0.74> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_70 : Operation 160 [1/1] (0.00ns)   --->   "%ret_ln32 = ret" [./basic_helper.hpp:32]   --->   Operation 160 'ret' 'ret_ln32' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ data0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ dDualInfeasRes]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
muxLogicCE_to_data0_read   (muxlogic     ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
data0_read                 (read         ) [ 00111111100000000000000000000000000000000000000000000000000000000000000]
muxLogicCE_to_data1_read   (muxlogic     ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
data1_read                 (read         ) [ 00111111100000000000000000000000000000000000000000000000000000000000000]
muxLogicI0_to_add          (muxlogic     ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
muxLogicI1_to_add          (muxlogic     ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
add                        (dadd         ) [ 00000000011111110000000000000000000000000000000000000000000000000000000]
muxLogicCE_to_data2_read   (muxlogic     ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
data2_read                 (read         ) [ 00000000011111110000000000000000000000000000000000000000000000000000000]
muxLogicI0_to_add1         (muxlogic     ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
muxLogicI1_to_add1         (muxlogic     ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
add1                       (dadd         ) [ 00000000000000001111111111111111111111111111111111111111111111111111111]
muxLogicI0_to_dataout      (muxlogic     ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0          (specinterface) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
dataout                    (dsqrt        ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln31               (bitcast      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
muxLogicData_to_write_ln31 (muxlogic     ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
write_ln31                 (write        ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
ret_ln32                   (ret          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data0"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="data1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="data2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data2"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="dDualInfeasRes">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dDualInfeasRes"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.doubleP0A"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.sqrt.f64"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i64P0A"/></StgValue>
</bind>
</comp>

<comp id="24" class="1004" name="data0_read_read_fu_24">
<pin_list>
<pin id="25" dir="0" index="0" bw="64" slack="0"/>
<pin id="26" dir="0" index="1" bw="64" slack="0"/>
<pin id="27" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data0_read/1 "/>
</bind>
</comp>

<comp id="30" class="1004" name="data1_read_read_fu_30">
<pin_list>
<pin id="31" dir="0" index="0" bw="64" slack="0"/>
<pin id="32" dir="0" index="1" bw="64" slack="0"/>
<pin id="33" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data1_read/1 "/>
</bind>
</comp>

<comp id="36" class="1004" name="data2_read_read_fu_36">
<pin_list>
<pin id="37" dir="0" index="0" bw="64" slack="0"/>
<pin id="38" dir="0" index="1" bw="64" slack="0"/>
<pin id="39" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data2_read/8 "/>
</bind>
</comp>

<comp id="42" class="1004" name="write_ln31_write_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="0" slack="0"/>
<pin id="44" dir="0" index="1" bw="64" slack="0"/>
<pin id="45" dir="0" index="2" bw="64" slack="0"/>
<pin id="46" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln31/70 "/>
</bind>
</comp>

<comp id="49" class="1004" name="grp_fu_49">
<pin_list>
<pin id="50" dir="0" index="0" bw="64" slack="1"/>
<pin id="51" dir="0" index="1" bw="64" slack="1"/>
<pin id="52" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="dadd(508) " fcode="dadd"/>
<opset="add/2 add1/9 "/>
</bind>
</comp>

<comp id="53" class="1004" name="grp_fu_53">
<pin_list>
<pin id="54" dir="0" index="0" bw="64" slack="0"/>
<pin id="55" dir="0" index="1" bw="64" slack="0"/>
<pin id="56" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="dsqrt(518) " fcode="dsqrt"/>
<opset="dataout/15 "/>
</bind>
</comp>

<comp id="59" class="1004" name="grp_fu_59">
<pin_list>
<pin id="60" dir="1" index="0" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicCE_to_data0_read/1 muxLogicCE_to_data2_read/8 "/>
</bind>
</comp>

<comp id="61" class="1004" name="grp_fu_61">
<pin_list>
<pin id="62" dir="0" index="0" bw="64" slack="0"/>
<pin id="63" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI0_to_add1/8 "/>
</bind>
</comp>

<comp id="65" class="1004" name="muxLogicI0_to_dataout_fu_65">
<pin_list>
<pin id="66" dir="0" index="0" bw="64" slack="0"/>
<pin id="67" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI0_to_dataout/15 "/>
</bind>
</comp>

<comp id="69" class="1005" name="reg_69">
<pin_list>
<pin id="70" dir="0" index="0" bw="64" slack="1"/>
<pin id="71" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="add add1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="muxLogicCE_to_data1_read_fu_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicCE_to_data1_read/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="grp_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="64" slack="0"/>
<pin id="80" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI0_to_add/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="grp_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="64" slack="0"/>
<pin id="84" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI1_to_add/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="grp_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="64" slack="0"/>
<pin id="88" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI1_to_add1/8 "/>
</bind>
</comp>

<comp id="90" class="1004" name="bitcast_ln31_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="64" slack="0"/>
<pin id="92" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln31/70 "/>
</bind>
</comp>

<comp id="95" class="1004" name="muxLogicData_to_write_ln31_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="64" slack="0"/>
<pin id="97" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicData_to_write_ln31/70 "/>
</bind>
</comp>

<comp id="99" class="1005" name="data0_read_reg_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="64" slack="1"/>
<pin id="101" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="data0_read "/>
</bind>
</comp>

<comp id="105" class="1005" name="data1_read_reg_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="64" slack="1"/>
<pin id="107" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="data1_read "/>
</bind>
</comp>

<comp id="111" class="1005" name="data2_read_reg_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="64" slack="1"/>
<pin id="113" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="data2_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="28"><net_src comp="8" pin="0"/><net_sink comp="24" pin=0"/></net>

<net id="29"><net_src comp="0" pin="0"/><net_sink comp="24" pin=1"/></net>

<net id="34"><net_src comp="8" pin="0"/><net_sink comp="30" pin=0"/></net>

<net id="35"><net_src comp="2" pin="0"/><net_sink comp="30" pin=1"/></net>

<net id="40"><net_src comp="8" pin="0"/><net_sink comp="36" pin=0"/></net>

<net id="41"><net_src comp="4" pin="0"/><net_sink comp="36" pin=1"/></net>

<net id="47"><net_src comp="22" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="48"><net_src comp="6" pin="0"/><net_sink comp="42" pin=1"/></net>

<net id="57"><net_src comp="10" pin="0"/><net_sink comp="53" pin=0"/></net>

<net id="58"><net_src comp="49" pin="2"/><net_sink comp="53" pin=1"/></net>

<net id="64"><net_src comp="49" pin="2"/><net_sink comp="61" pin=0"/></net>

<net id="68"><net_src comp="49" pin="2"/><net_sink comp="65" pin=0"/></net>

<net id="72"><net_src comp="49" pin="2"/><net_sink comp="69" pin=0"/></net>

<net id="73"><net_src comp="69" pin="1"/><net_sink comp="61" pin=0"/></net>

<net id="74"><net_src comp="69" pin="1"/><net_sink comp="49" pin=0"/></net>

<net id="75"><net_src comp="69" pin="1"/><net_sink comp="53" pin=1"/></net>

<net id="81"><net_src comp="24" pin="2"/><net_sink comp="78" pin=0"/></net>

<net id="85"><net_src comp="30" pin="2"/><net_sink comp="82" pin=0"/></net>

<net id="89"><net_src comp="36" pin="2"/><net_sink comp="86" pin=0"/></net>

<net id="93"><net_src comp="53" pin="2"/><net_sink comp="90" pin=0"/></net>

<net id="94"><net_src comp="90" pin="1"/><net_sink comp="42" pin=2"/></net>

<net id="98"><net_src comp="90" pin="1"/><net_sink comp="95" pin=0"/></net>

<net id="102"><net_src comp="24" pin="2"/><net_sink comp="99" pin=0"/></net>

<net id="103"><net_src comp="99" pin="1"/><net_sink comp="78" pin=0"/></net>

<net id="104"><net_src comp="99" pin="1"/><net_sink comp="49" pin=0"/></net>

<net id="108"><net_src comp="30" pin="2"/><net_sink comp="105" pin=0"/></net>

<net id="109"><net_src comp="105" pin="1"/><net_sink comp="82" pin=0"/></net>

<net id="110"><net_src comp="105" pin="1"/><net_sink comp="49" pin=1"/></net>

<net id="114"><net_src comp="36" pin="2"/><net_sink comp="111" pin=0"/></net>

<net id="115"><net_src comp="111" pin="1"/><net_sink comp="86" pin=0"/></net>

<net id="116"><net_src comp="111" pin="1"/><net_sink comp="49" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: dDualInfeasRes | {70 }
 - Input state : 
	Port: add3_Sqrt : data0 | {1 }
	Port: add3_Sqrt : data1 | {1 }
	Port: add3_Sqrt : data2 | {8 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
		muxLogicI0_to_add1 : 1
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
		muxLogicI0_to_dataout : 1
		dataout : 1
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
		bitcast_ln31 : 1
		muxLogicData_to_write_ln31 : 2
		write_ln31 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------|---------|---------|---------|
| Operation|          Functional Unit         |   DSP   |    FF   |   LUT   |
|----------|----------------------------------|---------|---------|---------|
|   dadd   |             grp_fu_49            |    0    |   536   |   820   |
|----------|----------------------------------|---------|---------|---------|
|          |       data0_read_read_fu_24      |    0    |    0    |    0    |
|   read   |       data1_read_read_fu_30      |    0    |    0    |    0    |
|          |       data2_read_read_fu_36      |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|   write  |      write_ln31_write_fu_42      |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|   dsqrt  |             grp_fu_53            |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |             grp_fu_59            |    0    |    0    |    0    |
|          |             grp_fu_61            |    0    |    0    |    0    |
|          |    muxLogicI0_to_dataout_fu_65   |    0    |    0    |    0    |
| muxlogic |  muxLogicCE_to_data1_read_fu_76  |    0    |    0    |    0    |
|          |             grp_fu_78            |    0    |    0    |    0    |
|          |             grp_fu_82            |    0    |    0    |    0    |
|          |             grp_fu_86            |    0    |    0    |    0    |
|          | muxLogicData_to_write_ln31_fu_95 |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|   Total  |                                  |    0    |   536   |   820   |
|----------|----------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
| data0_read_reg_99|   64   |
|data1_read_reg_105|   64   |
|data2_read_reg_111|   64   |
|      reg_69      |   64   |
+------------------+--------+
|       Total      |   256  |
+------------------+--------+

* Multiplexer (MUX) list: 
|-----------|------|------|------|--------||---------||---------||---------|
|    Comp   |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-----------|------|------|------|--------||---------||---------||---------|
| grp_fu_49 |  p0  |   2  |  64  |   128  ||    0    ||    64   |
| grp_fu_49 |  p1  |   2  |  64  |   128  ||    0    ||    64   |
| grp_fu_53 |  p1  |   2  |  64  |   128  ||    0    ||    64   |
| grp_fu_61 |  p0  |   2  |  64  |   128  ||    0    ||    64   |
| grp_fu_78 |  p0  |   2  |  64  |   128  ||    0    ||    64   |
| grp_fu_82 |  p0  |   2  |  64  |   128  ||    0    ||    64   |
| grp_fu_86 |  p0  |   2  |  64  |   128  ||    0    ||    64   |
|-----------|------|------|------|--------||---------||---------||---------|
|   Total   |      |      |      |   896  ||  3.199  ||    0    ||   448   |
|-----------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    0   |    -   |   536  |   820  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    3   |    0   |   448  |
|  Register |    -   |    -   |   256  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |    3   |   792  |  1268  |
+-----------+--------+--------+--------+--------+
