INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Eastonco/Documents/EE214/assignment7.3/assignment 7.3.srcs/sources_1/new/dlatch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dlatch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Eastonco/Documents/EE214/assignment7.3/assignment 7.3.srcs/sim_1/new/DlatchTest.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dlatchtestbench
