
---------- Begin Simulation Statistics ----------
sim_seconds                                  1.904331                       # Number of seconds simulated
sim_ticks                                1904330923000                       # Number of ticks simulated
final_tick                               2507334931500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 105061                       # Simulator instruction rate (inst/s)
host_op_rate                                   109945                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              100035123                       # Simulator tick rate (ticks/s)
host_mem_usage                                2238336                       # Number of bytes of host memory used
host_seconds                                 19036.62                       # Real time elapsed on the host
sim_insts                                  2000000001                       # Number of instructions simulated
sim_ops                                    2092974016                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                           500                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2507334931500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::l2.prefetcher      2531904                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.inst          512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data   1412775488                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         1415307904                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst          512                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total           512                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks    408308480                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       408308480                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::l2.prefetcher        39561                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.inst            8                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data     22074617                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            22114186                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks       6379820                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            6379820                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::l2.prefetcher       1329550                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.inst          269                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data    741874992                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             743204811                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst          269                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total              269                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       214410466                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            214410466                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       214410466                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::l2.prefetcher      1329550                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst          269                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data    741874992                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            957615277                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                    22114189                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    6379820                       # Number of write requests accepted
system.mem_ctrls.readBursts                  22114189                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  6379820                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM             1412463424                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 2844544                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               408304320                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              1415308096                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            408308480                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                  44446                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    46                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0           1375459                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1           1326677                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           1305667                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           1376762                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           1420833                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           1475426                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           1447432                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           1399994                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           1369456                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           1350245                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          1397740                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          1405982                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          1325641                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          1279992                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14          1393546                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          1418889                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            382122                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            376478                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            375045                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            387489                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            411495                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            439873                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            432923                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            425288                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            418314                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            392958                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           394231                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           395304                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           377377                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           369848                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           393988                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           407022                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  1904330908000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              22114189                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              6379820                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                14157785                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 6095426                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1655776                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  133769                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   16839                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    4187                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    2456                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    1633                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                    1091                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     535                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    134                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     62                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     31                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     18                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  51728                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  61570                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 314047                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 382951                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 396601                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 398714                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 397329                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 395683                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 395203                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 395739                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 396676                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 398232                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 399780                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 401866                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 402493                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 400321                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 395510                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 392505                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   2636                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    143                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     20                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples     24179689                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     75.301508                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    70.862957                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    40.277412                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127     21238313     87.84%     87.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      2681024     11.09%     98.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       185715      0.77%     99.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        43428      0.18%     99.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        15730      0.07%     99.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         6999      0.03%     99.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         3379      0.01%     99.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1840      0.01%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         3261      0.01%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total     24179689                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       389820                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      56.615189                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     35.149635                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           8800      2.26%      2.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31         61915     15.88%     18.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47        136161     34.93%     53.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63         78602     20.16%     73.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79         34766      8.92%     82.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95         20683      5.31%     87.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111        14740      3.78%     91.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127        11244      2.88%     94.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143         8149      2.09%     96.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159         5950      1.53%     97.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175         3742      0.96%     98.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191         2391      0.61%     99.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-207         1331      0.34%     99.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::208-223          732      0.19%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-239          345      0.09%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::240-255          160      0.04%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271           56      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::272-287           34      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-303           10      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::304-319            5      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-335            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::336-351            3      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        389820                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       389820                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.365900                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.342920                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.906081                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           327024     83.89%     83.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             8211      2.11%     86.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            36245      9.30%     95.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19            13328      3.42%     98.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             3673      0.94%     99.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              964      0.25%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              261      0.07%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               73      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               24      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                9      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        389820                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                 771076892773                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat            1184884536523                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat               110348705000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     34938.19                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                53688.19                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       741.71                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       214.41                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    743.20                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    214.41                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         7.47                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.79                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.68                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.51                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.52                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                  2986675                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1283121                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 13.53                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                20.11                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      66832.68                       # Average gap between requests
system.mem_ctrls.pageHitRate                    15.01                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy              87153588900                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy              46323208305                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy             79455697860                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy            16864321860                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         150331724400.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy         265179653340                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy           3209097120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy    567699316410                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy     26676413280                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy         10339695                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy           1242903649470                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            652.672093                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime         1314472680832                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE   1194772005                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   63592220000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF     14468250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN  69468324297                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT  525071250163                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN 1244989888285                       # Time in different power states
system.mem_ctrls_1.actEnergy              85489461960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy              45438707655                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy             78122245740                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy            16437999240                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         150331724400.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy         261439692390                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy           3170394240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy    570406455600                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy     27587835360                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy          8045175                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy           1238432945280                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            650.324442                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime         1322704417117                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE   1140702756                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   63592178000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF      6504250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN  71847541102                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT  516893579627                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN 1250850417265                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 2507334931500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2507334931500                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2507334931500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2507334931500                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 2507334931500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    2507334931500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2507334931500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements          64680040                       # number of replacements
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           338904873                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          64681064                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              5.239630                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data     0.021105                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::switch_cpus.data  1023.978895                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.000021                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::switch_cpus.data     0.999979                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          349                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          632                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           43                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        1035557672                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       1035557672                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2507334931500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::switch_cpus.data    284463625                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       284463625                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data     54420668                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       54420668                       # number of WriteReq hits
system.cpu.dcache.demand_hits::switch_cpus.data    338884293                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        338884293                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data    338884293                       # number of overall hits
system.cpu.dcache.overall_hits::total       338884293                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data    144419177                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total     144419177                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data      2135346                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      2135346                       # number of WriteReq misses
system.cpu.dcache.demand_misses::switch_cpus.data    146554523                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total      146554523                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data    146554523                       # number of overall misses
system.cpu.dcache.overall_misses::total     146554523                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data 6446909599000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 6446909599000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data  24757090314                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  24757090314                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data 6471666689314                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 6471666689314                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data 6471666689314                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 6471666689314                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data    428882802                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    428882802                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data     56556014                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     56556014                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data    485438816                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    485438816                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data    485438816                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    485438816                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.336733                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.336733                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.037756                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.037756                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.301901                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.301901                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.301901                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.301901                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 44640.259922                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 44640.259922                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 11593.947919                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 11593.947919                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 44158.764648                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 44158.764648                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 44158.764648                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 44158.764648                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       769400                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets    276990358                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            164730                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets         2635379                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     4.670673                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   105.104563                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks     64680040                       # number of writebacks
system.cpu.dcache.writebacks::total          64680040                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data     80608646                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total     80608646                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data      1265833                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      1265833                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data     81874479                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total     81874479                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data     81874479                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total     81874479                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data     63810531                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total     63810531                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data       869513                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       869513                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data     64680044                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     64680044                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data     64680044                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     64680044                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data 2390717533500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 2390717533500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data  11450949005                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  11450949005                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data 2402168482505                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 2402168482505                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data 2402168482505                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 2402168482505                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.148783                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.148783                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.015374                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.015374                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.133240                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.133240                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.133240                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.133240                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 37465.877435                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 37465.877435                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 13169.382177                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 13169.382177                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 37139.252449                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 37139.252449                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 37139.252449                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 37139.252449                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 2507334931500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 2507334931500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2507334931500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements                 7                       # number of replacements
system.cpu.icache.tags.tagsinuse           357.999989                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1818992995                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               365                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          4983542.452055                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   350.732130                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::switch_cpus.inst     7.267859                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.685024                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::switch_cpus.inst     0.014195                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.699219                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          358                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          358                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.699219                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        1448858474                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       1448858474                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2507334931500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::switch_cpus.inst    724429225                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       724429225                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst    724429225                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        724429225                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst    724429225                       # number of overall hits
system.cpu.icache.overall_hits::total       724429225                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst            8                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total             8                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst            8                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total              8                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst            8                       # number of overall misses
system.cpu.icache.overall_misses::total             8                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst       645000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total       645000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst       645000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total       645000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst       645000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total       645000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst    724429233                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    724429233                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst    724429233                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    724429233                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst    724429233                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    724429233                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst        80625                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total        80625                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst        80625                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total        80625                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst        80625                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total        80625                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          110                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 1                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          110                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks            7                       # number of writebacks
system.cpu.icache.writebacks::total                 7                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst            8                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total            8                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst            8                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total            8                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst            8                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total            8                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst       641000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total       641000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst       641000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total       641000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst       641000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total       641000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst        80125                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total        80125                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst        80125                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total        80125                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst        80125                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total        80125                       # average overall mshr miss latency
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 2507334931500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 2507334931500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 2507334931500                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.num_hwpf_issued           292764                       # number of hwpf issued
system.l2.prefetcher.pfIdentified              292772                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                    7                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage              73847492                       # number of prefetches not generated due to page crossing
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2507334931500                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                  22071184                       # number of replacements
system.l2.tags.tagsinuse                 32203.778076                       # Cycle average of tags in use
system.l2.tags.total_refs                    42682973                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  22103230                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.931074                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks    32171.924503                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::l2.prefetcher    31.853573                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.981809                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::l2.prefetcher     0.000972                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.982781                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            28                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024         32018                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1           11                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3           13                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          360                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         2389                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2        10976                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        17937                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          356                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.000854                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.977112                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                1099212923                       # Number of tag accesses
system.l2.tags.data_accesses               1099212923                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 2507334931500                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks     29251732                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         29251732                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks     35385262                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         35385262                       # number of WritebackClean hits
system.l2.ReadExReq_hits::switch_cpus.data       816799                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                816799                       # number of ReadExReq hits
system.l2.ReadSharedReq_hits::switch_cpus.data     41788128                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          41788128                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus.data      42604927                       # number of demand (read+write) hits
system.l2.demand_hits::total                 42604927                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.data     42604927                       # number of overall hits
system.l2.overall_hits::total                42604927                       # number of overall hits
system.l2.UpgradeReq_misses::switch_cpus.data            1                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                  1                       # number of UpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus.data        52944                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               52944                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::switch_cpus.inst            8                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total                8                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus.data     22022172                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total        22022172                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus.inst            8                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data     22075116                       # number of demand (read+write) misses
system.l2.demand_misses::total               22075124                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst            8                       # number of overall misses
system.l2.overall_misses::switch_cpus.data     22075116                       # number of overall misses
system.l2.overall_misses::total              22075124                       # number of overall misses
system.l2.UpgradeReq_miss_latency::switch_cpus.data        16500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total        16500                       # number of UpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus.data   4523474000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    4523474000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus.inst       633000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total       633000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus.data 2010338911000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 2010338911000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst       633000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data 2014862385000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     2014863018000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst       633000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data 2014862385000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    2014863018000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks     29251732                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     29251732                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks     35385262                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     35385262                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                1                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data       869743                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            869743                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus.inst            8                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total              8                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus.data     63810300                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      63810300                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst            8                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data     64680043                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             64680051                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst            8                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data     64680043                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            64680051                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::switch_cpus.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total               1                       # miss rate for UpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.060873                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.060873                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus.data     0.345119                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.345119                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.341297                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.341297                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.341297                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.341297                       # miss rate for overall accesses
system.l2.UpgradeReq_avg_miss_latency::switch_cpus.data        16500                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total        16500                       # average UpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 85438.841040                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 85438.841040                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus.inst        79125                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total        79125                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus.data 91287.040670                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 91287.040670                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst        79125                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 91273.014602                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 91273.010199                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst        79125                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 91273.014602                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 91273.010199                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                 32                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         2                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs             16                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                     20453                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::writebacks              6379820                       # number of writebacks
system.l2.writebacks::total                   6379820                       # number of writebacks
system.l2.ReadSharedReq_mshr_hits::switch_cpus.data          496                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total          496                       # number of ReadSharedReq MSHR hits
system.l2.demand_mshr_hits::switch_cpus.data          496                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                 496                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::switch_cpus.data          496                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                496                       # number of overall MSHR hits
system.l2.HardPFReq_mshr_misses::l2.prefetcher        86951                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total          86951                       # number of HardPFReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus.data            1                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total             1                       # number of UpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data        52944                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          52944                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus.inst            8                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total            8                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus.data     22021676                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total     22021676                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst            8                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data     22074620                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          22074628                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::l2.prefetcher        86951                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst            8                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data     22074620                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         22161579                       # number of overall MSHR misses
system.l2.HardPFReq_mshr_miss_latency::l2.prefetcher   3075614852                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total   3075614852                       # number of HardPFReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus.data        10500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total        10500                       # number of UpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data   4205810000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   4205810000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus.inst       585000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total       585000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus.data 1878178400500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 1878178400500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst       585000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data 1882384210500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 1882384795500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::l2.prefetcher   3075614852                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst       585000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data 1882384210500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 1885460410352                       # number of overall MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for UpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.060873                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.060873                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus.data     0.345112                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.345112                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.341290                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.341290                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.341290                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.342634                       # mshr miss rate for overall accesses
system.l2.HardPFReq_avg_mshr_miss_latency::l2.prefetcher 35371.816908                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 35371.816908                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus.data        10500                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        10500                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 79438.841040                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 79438.841040                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus.inst        73125                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total        73125                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus.data 85287.713819                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 85287.713819                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst        73125                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 85273.685821                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 85273.681418                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::l2.prefetcher 35371.816908                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst        73125                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 85273.685821                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 85077.891352                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests      44185374                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests     22114238                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 2507334931500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           22061242                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      6379820                       # Transaction distribution
system.membus.trans_dist::CleanEvict         15691364                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                1                       # Transaction distribution
system.membus.trans_dist::ReadExReq             52944                       # Transaction distribution
system.membus.trans_dist::ReadExResp            52944                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      22061245                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     66299560                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               66299560                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1823616384                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1823616384                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          22114190                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                22114190    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            22114190                       # Request fanout histogram
system.membus.reqLayer0.occupancy         34858915333                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy        59709881985                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.1                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups       614019177                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted    566186473                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect     44359790                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups    300175086                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits       295853787                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     98.560407                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS          194335                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.indirectLookups            0                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectHits            0                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectMisses            0                       # Number of indirect misses.
system.switch_cpus.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2507334931500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2507334931500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2507334931500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 2507334931500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.pwrStateResidencyTicks::ON 2507334931500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.numCycles               3808661846                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles     37496292                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts             2850604161                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches           614019177                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches    296048122                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles            3726698448                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles        88933994                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           19                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.CacheLines         724429233                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes             9                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples   3808661757                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      0.767181                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     1.213007                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0       2610381201     68.54%     68.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1        212843405      5.59%     74.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2        247223362      6.49%     80.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3        738213789     19.38%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            3                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total   3808661757                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.161217                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                0.748453                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles        165999118                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles    2775718311                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles         728333092                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles      97537935                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles       41073284                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved    214283579                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred       3502739                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts     2077526057                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts     152485234                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles       41073284                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles        301866171                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles      2546855583                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles         678832385                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles     240034319                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts     1902204875                       # Number of instructions processed by rename
system.switch_cpus.rename.SquashedInsts      67307070                       # Number of squashed instructions processed by rename
system.switch_cpus.rename.ROBFullEvents      90987381                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents      108952388                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents      135020137                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents        2395072                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.RenamedOperands   2738010401                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups    8276908241                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups   1993939602                       # Number of integer rename lookups
system.switch_cpus.rename.CommittedMaps    1481092681                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps       1256917649                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts         218058730                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads    544112099                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores     98555655                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads     18131895                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores      4566294                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded         1837307476                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued        1521235222                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued     21058377                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined    803746431                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined   1853758599                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples   3808661757                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.399415                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     0.820746                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0   2931756181     76.98%     76.98% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1    403785276     10.60%     87.58% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2    312359334      8.20%     95.78% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3    150312596      3.95%     99.73% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4     10448360      0.27%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5           10      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total   3808661757                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu        95097495     33.34%     33.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     33.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     33.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     33.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     33.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     33.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     33.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     33.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     33.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     33.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     33.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     33.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     33.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     33.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     33.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     33.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     33.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     33.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     33.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     33.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     33.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     33.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     33.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     33.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     33.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     33.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     33.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     33.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     33.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     33.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     33.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead      181236773     63.54%     96.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite       8877964      3.11%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu     956101972     62.85%     62.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult       138379      0.01%     62.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     62.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     62.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     62.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     62.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     62.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     62.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     62.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     62.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     62.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     62.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     62.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     62.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     62.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     62.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     62.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     62.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     62.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     62.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     62.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     62.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     62.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     62.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     62.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     62.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     62.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     62.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     62.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     62.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     62.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead    481755669     31.67%     94.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite     83239202      5.47%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     1521235222                       # Type of FU issued
system.switch_cpus.iq.rate                   0.399415                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt           285212232                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.187487                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads   7157402810                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes   2641165007                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses   1390858975                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses     1806447454                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads      5708297                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads    235592671                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses       541467                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation       112072                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores     41197401                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked     16426044                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles       41073284                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles      1085390029                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles     157757570                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts   1837307476                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts     544112099                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts     98555655                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents        6924420                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents     145699486                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents       112072                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect     22919779                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect     21741323                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts     44661102                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts    1456026951                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts     451065742                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts     65208271                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_refs            526211304                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches        287414217                       # Number of branches executed
system.switch_cpus.iew.exec_stores           75145562                       # Number of stores executed
system.switch_cpus.iew.exec_rate             0.382294                       # Inst execution rate
system.switch_cpus.iew.wb_sent             1395734340                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count            1390858975                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers         858560812                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers        1327297186                       # num instructions consuming a value
system.switch_cpus.iew.wb_rate               0.365183                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.646849                       # average fanout of values written-back
system.switch_cpus.commit.commitSquashedInsts    738424052                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.branchMispredicts     40966077                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples   3690762554                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.280040                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     0.996764                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0   3218467293     87.20%     87.20% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1    259520967      7.03%     94.23% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2     95115569      2.58%     96.81% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     37934347      1.03%     97.84% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4     23603853      0.64%     98.48% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5     12629917      0.34%     98.82% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6     15205200      0.41%     99.23% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7      5073599      0.14%     99.37% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8     23211809      0.63%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total   3690762554                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts   1000000000                       # Number of instructions committed
system.switch_cpus.commit.committedOps     1033561008                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs              365877669                       # Number of memory references committed
system.switch_cpus.commit.loads             308519415                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.branches          212056986                       # Number of branches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts         830615530                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls        74276                       # Number of function calls committed.
system.switch_cpus.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu    667568771     64.59%     64.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult       114568      0.01%     64.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     64.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     64.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     64.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     64.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     64.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     64.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     64.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     64.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     64.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     64.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     64.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     64.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     64.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     64.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     64.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     64.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     64.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     64.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     64.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     64.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     64.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     64.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     64.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     64.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     64.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     64.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     64.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     64.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     64.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead    308519415     29.85%     94.45% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite     57358254      5.55%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total   1033561008                       # Class of committed instruction
system.switch_cpus.commit.bw_lim_events      23211809                       # number cycles where commit BW limit reached
system.switch_cpus.rob.rob_reads           5439535805                       # The number of ROB reads
system.switch_cpus.rob.rob_writes          3661949213                       # The number of ROB writes
system.switch_cpus.timesIdled                       1                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                      89                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts          1000000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps            1033561008                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       3.808662                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 3.808662                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       0.262559                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.262559                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads       1528440385                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes       788490067                       # number of integer regfile writes
system.switch_cpus.cc_regfile_reads        5476645296                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes       1258578889                       # number of cc regfile writes
system.switch_cpus.misc_regfile_reads       465197829                       # number of misc regfile reads
system.tol2bus.snoop_filter.tot_requests    129360100                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests     64680049                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests        43053                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops          47390                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops        47390                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2507334931500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          63810305                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     35631552                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     35428315                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        15691364                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq           110978                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           869743                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          869743                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq             8                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     63810300                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side           23                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side    194040126                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             194040149                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side          960                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   8279045184                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             8279046144                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        22182163                       # Total snoops (count)
system.tol2bus.snoopTraffic                 408308544                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         86862214                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001041                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.032251                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               86771771     99.90%     99.90% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  90443      0.10%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           86862214                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       129360097501                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              6.8                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             1503                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             12000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       97020060500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
