

================================================================
== Vivado HLS Report for 'DCT'
================================================================
* Date:           Thu Oct 29 23:53:06 2015

* Version:        2015.1 (Build 1215546 on Mon Apr 27 19:24:50 PM 2015)
* Project:        dct
* Solution:       solution2optimize
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |  10.00|      8.75|        1.25|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |  221|  221|  132|  132| dataflow |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        +------------------------------------+--------------------------+-----+-----+-----+-----+---------+
        |                                    |                          |  Latency  |  Interval | Pipeline|
        |              Instance              |          Module          | min | max | min | max |   Type  |
        +------------------------------------+--------------------------+-----+-----+-----+-----+---------+
        |grp_DCT_Loop_1_proc_fu_68           |DCT_Loop_1_proc           |   81|   81|   81|   81|   none  |
        |grp_DCT_Block_DCT_exit2_proc_fu_55  |DCT_Block_DCT_exit2_proc  |   81|   81|   81|   81|   none  |
        |grp_DCT_Loop_3_proc_fu_61           |DCT_Loop_3_proc           |  131|  131|  131|  131|   none  |
        +------------------------------------+--------------------------+-----+-----+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       -|      -|
|FIFO             |        2|      -|      54|     56|
|Instance         |        -|      -|      53|    110|
|Memory           |        2|      -|       0|      0|
|Multiplexer      |        -|      -|       -|      -|
|Register         |        -|      -|       3|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        4|      0|     110|    166|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        1|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-----------------------------+--------------------------+---------+-------+----+----+
    |           Instance          |          Module          | BRAM_18K| DSP48E| FF | LUT|
    +-----------------------------+--------------------------+---------+-------+----+----+
    |DCT_Block_DCT_exit2_proc_U0  |DCT_Block_DCT_exit2_proc  |        0|      0|  19|  68|
    |DCT_Loop_1_proc_U0           |DCT_Loop_1_proc           |        0|      0|  16|  23|
    |DCT_Loop_3_proc_U0           |DCT_Loop_3_proc           |        0|      0|  18|  19|
    +-----------------------------+--------------------------+---------+-------+----+----+
    |Total                        |                          |        0|      0|  53| 110|
    +-----------------------------+--------------------------+---------+-------+----+----+

    * Memory: 
    +---------+-----------+---------+---+----+------+-----+------+-------------+
    |  Memory |   Module  | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +---------+-----------+---------+---+----+------+-----+------+-------------+
    |Ybuff_U  |DCT_Ybuff  |        2|  0|   0|    65|   32|     2|         4160|
    +---------+-----------+---------+---+----+------+-----+------+-------------+
    |Total    |           |        2|  0|   0|    65|   32|     2|         4160|
    +---------+-----------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    +-----------------+---------+----+----+------+-----+---------+
    |       Name      | BRAM_18K| FF | LUT| Depth| Bits| Size:D*B|
    +-----------------+---------+----+----+------+-----+---------+
    |Xbuff_channel_U  |        2|  54|  56|    64|   32|     2048|
    +-----------------+---------+----+----+------+-----+---------+
    |Total            |        2|  54|  56|    64|   32|     2048|
    +-----------------+---------+----+----+------+-----+---------+

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    +--------------------------------------+---+----+-----+-----------+
    |                 Name                 | FF| LUT| Bits| Const Bits|
    +--------------------------------------+---+----+-----+-----------+
    |DCT_Block_DCT_exit2_proc_U0_ap_start  |  1|   0|    1|          0|
    |DCT_Loop_1_proc_U0_ap_start           |  1|   0|    1|          0|
    |ap_CS                                 |  1|   0|    1|          0|
    +--------------------------------------+---+----+-----+-----------+
    |Total                                 |  3|   0|    3|          0|
    +--------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+--------------+--------------+--------------+
|  RTL Ports | Dir | Bits|   Protocol   | Source Object|    C Type    |
+------------+-----+-----+--------------+--------------+--------------+
|ap_clk      |  in |    1| ap_ctrl_none |      DCT     | return value |
|ap_rst      |  in |    1| ap_ctrl_none |      DCT     | return value |
|X_dout      |  in |   32|    ap_fifo   |       X      |    pointer   |
|X_empty_n   |  in |    1|    ap_fifo   |       X      |    pointer   |
|X_read      | out |    1|    ap_fifo   |       X      |    pointer   |
|function_r  |  in |    8|    ap_none   |  function_r  |    scalar    |
|Y_din       | out |   32|    ap_fifo   |       Y      |    pointer   |
|Y_full_n    |  in |    1|    ap_fifo   |       Y      |    pointer   |
|Y_write     | out |    1|    ap_fifo   |       Y      |    pointer   |
+------------+-----+-----+--------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 6
* Pipeline: 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 6, States = { 1 2 3 4 5 6 }

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
* FSM state operations: 

 <State 1>: 2.71ns
ST_1: Xbuff_channel [1/1] 0.00ns
codeRepl:5  %Xbuff_channel = alloca float, align 4

ST_1: Ybuff [1/1] 2.71ns
codeRepl:6  %Ybuff = alloca [65 x float], align 16

ST_1: stg_9 [2/2] 0.00ns
codeRepl:10  call fastcc void @DCT_Loop_1_proc(i32* %X, float* %Xbuff_channel) nounwind


 <State 2>: 0.00ns
ST_2: stg_10 [1/2] 0.00ns
codeRepl:10  call fastcc void @DCT_Loop_1_proc(i32* %X, float* %Xbuff_channel) nounwind


 <State 3>: 0.00ns
ST_3: stg_11 [2/2] 0.00ns
codeRepl:13  call fastcc void @DCT_Block_DCT_.exit2_proc([65 x float]* %Ybuff, float* %Xbuff_channel) nounwind


 <State 4>: 0.00ns
ST_4: stg_12 [1/2] 0.00ns
codeRepl:13  call fastcc void @DCT_Block_DCT_.exit2_proc([65 x float]* %Ybuff, float* %Xbuff_channel) nounwind


 <State 5>: 0.00ns
ST_5: stg_13 [2/2] 0.00ns
codeRepl:14  call fastcc void @DCT_Loop_3_proc(i32* %Y, [65 x float]* %Ybuff)


 <State 6>: 0.00ns
ST_6: stg_14 [1/1] 0.00ns
codeRepl:0  call void (...)* @_ssdm_op_SpecDataflowPipeline(i32 -1, [1 x i8]* @p_str8) nounwind

ST_6: stg_15 [1/1] 0.00ns
codeRepl:1  call void (...)* @_ssdm_op_SpecBitsMap(i32* %X) nounwind, !map !0

ST_6: stg_16 [1/1] 0.00ns
codeRepl:2  call void (...)* @_ssdm_op_SpecBitsMap(i8 %function_r) nounwind, !map !6

ST_6: stg_17 [1/1] 0.00ns
codeRepl:3  call void (...)* @_ssdm_op_SpecBitsMap(i32* %Y) nounwind, !map !12

ST_6: stg_18 [1/1] 0.00ns
codeRepl:4  call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @str) nounwind

ST_6: stg_19 [1/1] 0.00ns
codeRepl:7  call void (...)* @_ssdm_op_SpecInterface(i32* %X, [8 x i8]* @p_str19, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str8, [1 x i8]* @p_str8, [1 x i8]* @p_str8) nounwind

ST_6: stg_20 [1/1] 0.00ns
codeRepl:8  call void (...)* @_ssdm_op_SpecInterface(i32* %Y, [8 x i8]* @p_str19, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str8, [1 x i8]* @p_str8, [1 x i8]* @p_str8) nounwind

ST_6: stg_21 [1/1] 0.00ns
codeRepl:9  call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str210, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str8, [1 x i8]* @p_str8, [1 x i8]* @p_str8) nounwind

ST_6: empty [1/1] 0.00ns
codeRepl:11  %empty = call i32 (...)* @_ssdm_op_SpecChannel([6 x i8]* @str10, i32 1, [1 x i8]* @str11, [1 x i8]* @str11, i32 64, i32 64, float* %Xbuff_channel, float* %Xbuff_channel) nounwind

ST_6: stg_23 [1/1] 0.00ns
codeRepl:12  call void (...)* @_ssdm_op_SpecInterface(float* %Xbuff_channel, [8 x i8]* @str12, i32 0, i32 0, i32 0, i32 0, [8 x i8]* @str12, [8 x i8]* @str12, [8 x i8]* @str12)

ST_6: stg_24 [1/2] 0.00ns
codeRepl:14  call fastcc void @DCT_Loop_3_proc(i32* %Y, [65 x float]* %Ybuff)

ST_6: stg_25 [1/1] 0.00ns
codeRepl:15  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_none:ce=0
Port [ X]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; mode=0x77af9d0; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ function_r]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; mode=0x77af790; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ Y]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; mode=0x77b0120; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
Xbuff_channel (alloca              ) [ 0111111]
Ybuff         (alloca              ) [ 0011111]
stg_10        (call                ) [ 0000000]
stg_12        (call                ) [ 0000000]
stg_14        (specdataflowpipeline) [ 0000000]
stg_15        (specbitsmap         ) [ 0000000]
stg_16        (specbitsmap         ) [ 0000000]
stg_17        (specbitsmap         ) [ 0000000]
stg_18        (spectopmodule       ) [ 0000000]
stg_19        (specinterface       ) [ 0000000]
stg_20        (specinterface       ) [ 0000000]
stg_21        (specinterface       ) [ 0000000]
empty         (specchannel         ) [ 0000000]
stg_23        (specinterface       ) [ 0000000]
stg_24        (call                ) [ 0000000]
stg_25        (ret                 ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="X">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="X"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="function_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="function_r"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="Y">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Y"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DCT_Loop_1_proc"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DCT_Block_DCT_.exit2_proc"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DCT_Loop_3_proc"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str8"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str19"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str210"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str10"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str11"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str12"/></StgValue>
</bind>
</comp>

<comp id="46" class="1004" name="Xbuff_channel_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="1" slack="0"/>
<pin id="48" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Xbuff_channel/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="Ybuff_alloca_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="1" slack="0"/>
<pin id="52" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Ybuff/1 "/>
</bind>
</comp>

<comp id="55" class="1004" name="grp_DCT_Block_DCT_exit2_proc_fu_55">
<pin_list>
<pin id="56" dir="0" index="0" bw="0" slack="0"/>
<pin id="57" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="58" dir="0" index="2" bw="32" slack="2"/>
<pin id="59" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="stg_11/3 "/>
</bind>
</comp>

<comp id="61" class="1004" name="grp_DCT_Loop_3_proc_fu_61">
<pin_list>
<pin id="62" dir="0" index="0" bw="0" slack="0"/>
<pin id="63" dir="0" index="1" bw="32" slack="0"/>
<pin id="64" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="65" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="stg_13/5 "/>
</bind>
</comp>

<comp id="68" class="1004" name="grp_DCT_Loop_1_proc_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="0" slack="0"/>
<pin id="70" dir="0" index="1" bw="32" slack="0"/>
<pin id="71" dir="0" index="2" bw="32" slack="0"/>
<pin id="72" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="stg_9/1 "/>
</bind>
</comp>

<comp id="75" class="1005" name="Xbuff_channel_reg_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="32" slack="0"/>
<pin id="77" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="Xbuff_channel "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="49"><net_src comp="6" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="53"><net_src comp="6" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="60"><net_src comp="10" pin="0"/><net_sink comp="55" pin=0"/></net>

<net id="66"><net_src comp="12" pin="0"/><net_sink comp="61" pin=0"/></net>

<net id="67"><net_src comp="4" pin="0"/><net_sink comp="61" pin=1"/></net>

<net id="73"><net_src comp="8" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="74"><net_src comp="0" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="78"><net_src comp="46" pin="1"/><net_sink comp="75" pin=0"/></net>

<net id="79"><net_src comp="75" pin="1"/><net_sink comp="68" pin=2"/></net>

<net id="80"><net_src comp="75" pin="1"/><net_sink comp="55" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: Y | {5 6 }
  - Chain level:
	State 1
		stg_9 : 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------|---------|---------|---------|
| Operation|           Functional Unit          |  Delay  |    FF   |   LUT   |
|----------|------------------------------------|---------|---------|---------|
|          | grp_DCT_Block_DCT_exit2_proc_fu_55 |  3.142  |    22   |    57   |
|   call   |      grp_DCT_Loop_3_proc_fu_61     |  1.571  |    21   |    17   |
|          |      grp_DCT_Loop_1_proc_fu_68     |    0    |    16   |    12   |
|----------|------------------------------------|---------|---------|---------|
|   Total  |                                    |  4.713  |    59   |    86   |
|----------|------------------------------------|---------|---------|---------|

Memories:
+-----+--------+--------+--------+
|     |  BRAM  |   FF   |   LUT  |
+-----+--------+--------+--------+
|Ybuff|    2   |    0   |    0   |
+-----+--------+--------+--------+
|Total|    2   |    0   |    0   |
+-----+--------+--------+--------+

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|Xbuff_channel_reg_75|   32   |
+--------------------+--------+
|        Total       |   32   |
+--------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    -   |    4   |   59   |   86   |
|   Memory  |    2   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |   32   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    2   |    4   |   91   |   86   |
+-----------+--------+--------+--------+--------+
