
---------- Begin Simulation Statistics ----------
final_tick                               274523927000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  37627                       # Simulator instruction rate (inst/s)
host_mem_usage                                 977328                       # Number of bytes of host memory used
host_op_rate                                    42200                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 26576.86                       # Real time elapsed on the host
host_tick_rate                               10329433                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1000000004                       # Number of instructions simulated
sim_ops                                    1121535874                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.274524                       # Number of seconds simulated
sim_ticks                                274523927000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.520838                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits               119164212                       # Number of BTB hits
system.cpu.branchPred.BTBLookups            119737951                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                 12                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect           2755535                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted         198075536                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits            2530308                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups         2535510                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             5202                       # Number of indirect misses.
system.cpu.branchPred.lookups               248652840                       # Number of BP lookups
system.cpu.branchPred.loop_predictor.loopPredictorCorrect    109063089                       # Number of times the loop predictor is the provider and the prediction is correct
system.cpu.branchPred.loop_predictor.loopPredictorWrong     71726668                       # Number of times the loop predictor is the provider and the prediction is wrong
system.cpu.branchPred.statistical_corrector.scPredictorCorrect    105960111                       # Number of time the SC predictor is the provider and the prediction is correct
system.cpu.branchPred.statistical_corrector.scPredictorWrong     74829646                       # Number of time the SC predictor is the provider and the prediction is wrong
system.cpu.branchPred.tage.bimodalAltMatchProviderCorrect         1739                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct
system.cpu.branchPred.tage.bimodalAltMatchProviderWrong          174                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong
system.cpu.branchPred.tage.tageAltMatchProvider::0     14299129                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::1            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::2      1685201                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::3            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::4      1183002                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::5            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::6       915803                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::7      4568420                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::8      2225939                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::9      1647534                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::10      2199564                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::11       618249                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::12       308101                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::13       753507                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::14       515569                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::15       927308                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::16       490121                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::17       559718                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::18       859154                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::19       551870                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::20       634352                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::21            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::22      1027838                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::23            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::24       796298                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::25            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::26      1446878                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::27            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::28      1656135                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::29            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::30            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProviderCorrect       274479                       # Number of times TAGE Alt Match is the provider and the prediction is correct
system.cpu.branchPred.tage.tageAltMatchProviderWouldHaveHit       111899                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct
system.cpu.branchPred.tage.tageAltMatchProviderWrong       257166                       # Number of times TAGE Alt Match is the provider and the prediction is wrong
system.cpu.branchPred.tage.tageBimodalProviderCorrect    138544452                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct
system.cpu.branchPred.tage.tageBimodalProviderWrong         2068                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong
system.cpu.branchPred.tage.tageLongestMatchProvider::0            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::1            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::2      1992337                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::3            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::4      2054210                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::5            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::6      1847620                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::7      3949515                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::8      2796246                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::9      3265286                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::10      5714895                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::11       573371                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::12       763604                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::13      2418507                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::14      1301426                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::15      1201372                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::16       924724                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::17       880338                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::18       675517                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::19       681051                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::20      1502787                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::21            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::22      1081573                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::23            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::24       865582                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::25            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::26      1087550                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::27            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::28      1712260                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::29            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::30      2579919                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProviderCorrect     38732937                       # Number of times TAGE Longest Match is the provider and the prediction is correct
system.cpu.branchPred.tage.tageLongestMatchProviderWouldHaveHit       198441                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct
system.cpu.branchPred.tage.tageLongestMatchProviderWrong       605108                       # Number of times TAGE Longest Match is the provider and the prediction is wrong
system.cpu.branchPred.usedRAS                 9508271                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted       131203                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                 427451925                       # number of cc regfile reads
system.cpu.cc_regfile_writes                413000992                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts           2661789                       # The number of times a branch was mispredicted
system.cpu.commit.branches                  227536456                       # Number of branches committed
system.cpu.commit.bw_lim_events              62584132                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls         1595664                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts        63655425                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts           1000914332                       # Number of instructions committed
system.cpu.commit.committedOps             1122450202                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples    535174649                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.097353                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.703902                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0    201713282     37.69%     37.69% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1    131561154     24.58%     62.27% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2     55383750     10.35%     72.62% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3     31421647      5.87%     78.49% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4     18185969      3.40%     81.89% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5      7276536      1.36%     83.25% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6     13280258      2.48%     85.73% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7     13767921      2.57%     88.31% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8     62584132     11.69%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    535174649                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls              8828473                       # Number of function calls committed.
system.cpu.commit.int_insts                 981138816                       # Number of committed integer instructions.
system.cpu.commit.loads                     198822179                       # Number of loads committed
system.cpu.commit.membars                     1594903                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass        92660      0.01%      0.01% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu        755599766     67.32%     67.33% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult         3863599      0.34%     67.67% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv           493018      0.04%     67.71% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd         297044      0.03%     67.74% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp           1780      0.00%     67.74% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt          66629      0.01%     67.75% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult         60068      0.01%     67.75% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc        85935      0.01%     67.76% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv          31196      0.00%     67.76% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc        760926      0.07%     67.83% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt           769      0.00%     67.83% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd          194331      0.02%     67.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     67.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu          194545      0.02%     67.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp          185548      0.02%     67.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     67.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc         288344      0.03%     67.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     67.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     67.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     67.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     67.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     67.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     67.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     67.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     67.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     67.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     67.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     67.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     67.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     67.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     67.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     67.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     67.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     67.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     67.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     67.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     67.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     67.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     67.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     67.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     67.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     67.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     67.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     67.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     67.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     67.91% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead       198822179     17.71%     85.62% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite      161411865     14.38%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total        1122450202                       # Class of committed instruction
system.cpu.commit.refs                      360234044                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                  15651597                       # Number of committed Vector instructions.
system.cpu.committedInsts                  1000000004                       # Number of Instructions Simulated
system.cpu.committedOps                    1121535874                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.549048                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.549048                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles             102103511                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                 93876                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved            118495214                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts             1206849560                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                202796529                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                 227016023                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                2679208                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                308234                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles               9801549                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                   248652840                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                 183725829                       # Number of cache lines fetched
system.cpu.fetch.Cycles                     307206551                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes               1775729                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           61                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                     1090953911                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   16                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.SquashCycles                 5545908                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.452880                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles          234417238                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches          131202791                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.986992                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples          544396820                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.239282                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.985891                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                288260975     52.95%     52.95% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                 35277273      6.48%     59.43% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                 40182678      7.38%     66.81% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                 21102632      3.88%     70.69% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                 30642235      5.63%     76.32% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                 21556078      3.96%     80.28% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                 17462161      3.21%     83.48% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                 14316979      2.63%     86.11% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                 75595809     13.89%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            544396820                       # Number of instructions fetched each cycle (Total)
system.cpu.idleCycles                         4651037                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts              3185507                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                233407363                       # Number of branches executed
system.cpu.iew.exec_nop                       1014454                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.128640                       # Inst execution rate
system.cpu.iew.exec_refs                    384468919                       # number of memory reference insts executed
system.cpu.iew.exec_stores                  164308621                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                 6608151                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts             211809259                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts            1597453                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts            854602                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts            168525895                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts          1186142506                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts             220160298                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           4010527                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts            1168725488                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   2153                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents               2057097                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                2679208                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles               2064523                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked         82528                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads         10824650                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses        49750                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation        15708                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads     14148849                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads     12987077                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores      7114029                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents          15708                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect      1941818                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect        1243689                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                1062273509                       # num instructions consuming a value
system.cpu.iew.wb_count                    1150941528                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.533130                       # average fanout of values written-back
system.cpu.iew.wb_producers                 566329842                       # num instructions producing a value
system.cpu.iew.wb_rate                       2.096250                       # insts written-back per cycle
system.cpu.iew.wb_sent                     1151782554                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads               1302106203                       # number of integer regfile reads
system.cpu.int_regfile_writes               786438874                       # number of integer regfile writes
system.cpu.ipc                               1.821335                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.821335                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass             92691      0.01%      0.01% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             780068331     66.52%     66.52% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult              3963520      0.34%     66.86% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                496574      0.04%     66.91% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              297303      0.03%     66.93% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                1810      0.00%     66.93% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt               66912      0.01%     66.94% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult              60583      0.01%     66.94% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc           86378      0.01%     66.95% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv               31303      0.00%     66.95% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc             951959      0.08%     67.03% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                797      0.00%     67.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd               194421      0.02%     67.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     67.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu               194660      0.02%     67.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp               185634      0.02%     67.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     67.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc              292720      0.02%     67.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     67.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     67.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     67.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     67.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     67.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     67.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     67.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     67.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     67.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     67.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     67.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     67.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     67.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     67.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     67.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     67.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     67.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     67.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     67.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     67.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     67.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     67.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     67.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     67.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     67.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     67.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     67.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     67.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     67.11% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead            221102222     18.85%     85.96% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite           164648198     14.04%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total             1172736016                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                    24410333                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.020815                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                 6584140     26.97%     26.97% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                 210525      0.86%     27.84% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     27.84% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     27.84% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     27.84% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     27.84% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult               146648      0.60%     28.44% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc            139890      0.57%     29.01% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                108021      0.44%     29.45% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc               161874      0.66%     30.11% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                   28      0.00%     30.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     30.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     30.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      3      0.00%     30.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                     32      0.00%     30.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     30.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     30.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     30.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     30.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     30.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     30.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     30.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     30.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     30.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     30.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     30.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     30.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     30.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     30.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     30.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     30.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     30.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     30.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     30.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     30.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     30.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     30.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     30.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     30.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     30.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     30.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     30.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     30.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     30.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     30.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     30.11% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                5792206     23.73%     53.84% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite              11266966     46.16%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses             1177694077                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads         2879018120                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses   1135170762                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes        1231795236                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                 1183530599                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                1172736016                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded             1597453                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined        63592163                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued            373494                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved           1789                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined     52824363                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples     544396820                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.154193                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.164933                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0           171066937     31.42%     31.42% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            91319609     16.77%     48.20% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            79831609     14.66%     62.86% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            64571306     11.86%     74.72% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4            52635857      9.67%     84.39% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5            30905494      5.68%     90.07% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6            27212082      5.00%     95.07% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7            15135527      2.78%     97.85% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8            11718399      2.15%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       544396820                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.135945                       # Inst issue rate
system.cpu.iq.vec_alu_accesses               19359581                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads           35634558                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses     15770766                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes          16940543                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads          12487177                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          5785023                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads            211809259                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores           168525895                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads               869421354                       # number of misc regfile reads
system.cpu.misc_regfile_writes                6924556                       # number of misc regfile writes
system.cpu.numCycles                        549047857                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                 8751737                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps            1174358858                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                1809834                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                205166273                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                  82411                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                  1722                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups            1846395044                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts             1200402483                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands          1259490508                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                 235048526                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents               10787024                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                2679208                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles              16750070                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                 85131625                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups       1338337009                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles       76001006                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts            4189847                       # count of serializing insts renamed
system.cpu.rename.skidInsts                  24125471                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts        1603017                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups         16336121                       # Number of vector rename lookups
system.cpu.rob.rob_reads                   1658656754                       # The number of ROB reads
system.cpu.rob.rob_writes                  2381438685                       # The number of ROB writes
system.cpu.timesIdled                         1353546                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                 15709065                       # number of vector regfile reads
system.cpu.vec_regfile_writes                 2797520                       # number of vector regfile writes
system.cpu.workload.numSyscalls                   760                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       113214                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        259612                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      2566563                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          646                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      5134136                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            646                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               1446                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       112532                       # Transaction distribution
system.membus.trans_dist::CleanEvict              682                       # Transaction distribution
system.membus.trans_dist::ReadExReq            144898                       # Transaction distribution
system.membus.trans_dist::ReadExResp           144898                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1446                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            54                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       405956                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 405956                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     16568064                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                16568064                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            146398                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  146398    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              146398                       # Request fanout histogram
system.membus.reqLayer0.occupancy           736788500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy          775872750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.3                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 274523927000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           2374368                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       314177                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      2311022                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           55209                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           193044                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          193044                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       2311520                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        62848                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          161                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          161                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side      6934062                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       767647                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               7701709                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side    295842688                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     29282368                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              325125056                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          113845                       # Total snoops (count)
system.tol2bus.snoopTraffic                   7202048                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          2681418                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000242                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.015556                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                2680769     99.98%     99.98% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    649      0.02%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            2681418                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         5079735000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         383919997                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        3467306447                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.3                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 274523927000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst              2310455                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               110613                       # number of demand (read+write) hits
system.l2.demand_hits::total                  2421068                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst             2310455                       # number of overall hits
system.l2.overall_hits::.cpu.data              110613                       # number of overall hits
system.l2.overall_hits::total                 2421068                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1065                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             145279                       # number of demand (read+write) misses
system.l2.demand_misses::total                 146344                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1065                       # number of overall misses
system.l2.overall_misses::.cpu.data            145279                       # number of overall misses
system.l2.overall_misses::total                146344                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     86675000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  14955688000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      15042363000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     86675000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  14955688000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     15042363000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst          2311520                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           255892                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2567412                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst         2311520                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          255892                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2567412                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.000461                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.567736                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.057001                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.000461                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.567736                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.057001                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 81384.976526                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 102944.596260                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 102787.698847                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 81384.976526                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 102944.596260                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 102787.698847                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              112532                       # number of writebacks
system.l2.writebacks::total                    112532                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst          1065                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        145279                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            146344                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1065                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       145279                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           146344                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     76025000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  13502898000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  13578923000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     76025000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  13502898000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  13578923000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.000461                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.567736                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.057001                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.000461                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.567736                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.057001                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 71384.976526                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 92944.596260                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 92787.698847                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 71384.976526                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 92944.596260                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 92787.698847                       # average overall mshr miss latency
system.l2.replacements                         113845                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       201645                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           201645                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       201645                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       201645                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      2311020                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          2311020                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      2311020                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      2311020                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           15                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            15                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data             48146                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 48146                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          144898                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              144898                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  14922518500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   14922518500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        193044                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            193044                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.750596                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.750596                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 102986.366271                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 102986.366271                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       144898                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         144898                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  13473538500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  13473538500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.750596                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.750596                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 92986.366271                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 92986.366271                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst        2310455                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            2310455                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         1065                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1065                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     86675000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     86675000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst      2311520                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        2311520                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.000461                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.000461                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 81384.976526                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 81384.976526                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1065                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1065                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     76025000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     76025000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.000461                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.000461                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 71384.976526                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 71384.976526                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         62467                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             62467                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          381                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             381                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     33169500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     33169500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        62848                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         62848                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.006062                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.006062                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 87059.055118                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 87059.055118                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data          381                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          381                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     29359500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     29359500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.006062                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.006062                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 77059.055118                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 77059.055118                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu.data           107                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               107                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu.data           54                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total              54                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data          161                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           161                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data     0.335404                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.335404                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data           54                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           54                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data      1033000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      1033000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data     0.335404                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.335404                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 19129.629630                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19129.629630                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 274523927000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 24887.942529                       # Cycle average of tags in use
system.l2.tags.total_refs                     5134064                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    146719                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     34.992496                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      61.358937                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       455.455169                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     24371.128424                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001873                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.013899                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.743748                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.759520                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32767                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1122                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         6514                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        25131                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.999969                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  41219783                       # Number of tag accesses
system.l2.tags.data_accesses                 41219783                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 274523927000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst          68160                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        9297856                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            9366016                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        68160                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         68160                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      7202048                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         7202048                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst            1065                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          145279                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              146344                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       112532                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             112532                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            248284                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          33869019                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              34117303                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       248284                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           248284                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       26234682                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             26234682                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       26234682                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           248284                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         33869019                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             60351985                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    112532.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1065.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    145279.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.016087552750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         6953                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         6953                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              438162                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             105760                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      146344                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     112532                       # Number of write requests accepted
system.mem_ctrls.readBursts                    146344                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   112532                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              9093                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              9215                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              9098                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              9145                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              9237                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              9153                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              9349                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              9248                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              9174                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9028                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             9052                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             9029                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             9122                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             9095                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             9156                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             9150                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              6984                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              7066                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              7031                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              7041                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7077                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              7052                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7064                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              7065                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              7047                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              6954                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             7012                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             6978                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             7051                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             7004                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             7047                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             7037                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.55                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      14.96                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   4694604000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  731720000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              7438554000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32079.24                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                50829.24                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   111070                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  101549                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 75.90                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                90.24                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                146344                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               112532                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   69448                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   27143                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   25634                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   24098                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      18                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    563                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    571                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    824                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   3407                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   5280                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   6936                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7068                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7080                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7116                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7151                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7169                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7529                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7132                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   9457                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  11783                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7297                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   8809                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7211                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     87                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     33                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        46235                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    358.314178                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   188.961524                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   386.738311                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        20223     43.74%     43.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         8389     18.14%     61.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         2932      6.34%     68.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1009      2.18%     70.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1261      2.73%     73.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          804      1.74%     74.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1320      2.85%     77.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1170      2.53%     80.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         9127     19.74%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        46235                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         6953                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      21.047030                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.297997                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    360.827242                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023         6951     99.97%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::29696-30719            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          6953                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         6953                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.181504                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.170724                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.616812                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6353     91.37%     91.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               23      0.33%     91.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              526      7.57%     99.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               32      0.46%     99.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               10      0.14%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                6      0.09%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          6953                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9366016                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7200640                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 9366016                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7202048                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        34.12                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        26.23                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     34.12                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     26.23                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.47                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.27                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.20                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  274002319500                       # Total gap between requests
system.mem_ctrls.avgGap                    1058430.75                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        68160                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      9297856                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7200640                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 248284.369034251780                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 33869018.637490205467                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 26229553.389712367207                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1065                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       145279                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       112532                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     32174500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   7406379500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 3647071769000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     30210.80                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     50980.39                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  32409197.11                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    82.13                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            165462360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             87945330                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           519834840                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          292998600                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     21670362480.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      27349578690                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      82385964000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       132472146300                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        482.552278                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 213892665500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   9166820000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  51464441500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            164655540                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             87516495                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           525061320                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          294303600                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     21670362480.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      26586449580                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      83028599040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       132356948055                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        482.132649                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 215570290250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   9166820000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  49786816750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 274523927000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst    181395519                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        181395519                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst    181395519                       # number of overall hits
system.cpu.icache.overall_hits::total       181395519                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst      2330309                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        2330309                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst      2330309                       # number of overall misses
system.cpu.icache.overall_misses::total       2330309                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  30474899499                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  30474899499                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  30474899499                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  30474899499                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst    183725828                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    183725828                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst    183725828                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    183725828                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.012684                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.012684                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.012684                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.012684                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 13077.621680                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13077.621680                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 13077.621680                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13077.621680                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1222                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                20                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    61.100000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks      2311022                       # number of writebacks
system.cpu.icache.writebacks::total           2311022                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst        18789                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        18789                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst        18789                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        18789                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst      2311520                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      2311520                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst      2311520                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      2311520                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  28017732999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  28017732999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  28017732999                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  28017732999                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.012581                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.012581                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.012581                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.012581                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 12120.913078                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12120.913078                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 12120.913078                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12120.913078                       # average overall mshr miss latency
system.cpu.icache.replacements                2311022                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst    181395519                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       181395519                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst      2330309                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       2330309                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  30474899499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  30474899499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst    183725828                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    183725828                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.012684                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.012684                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 13077.621680                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13077.621680                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst        18789                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        18789                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst      2311520                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      2311520                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  28017732999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  28017732999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.012581                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.012581                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 12120.913078                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12120.913078                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 274523927000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           493.014840                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           183707039                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           2311520                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             79.474562                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   493.014840                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.962920                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.962920                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          498                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           30                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           16                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          435                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.972656                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         369763176                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        369763176                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 274523927000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 274523927000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 274523927000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 274523927000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 274523927000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    351507915                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        351507915                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    352246075                       # number of overall hits
system.cpu.dcache.overall_hits::total       352246075                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      1140613                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1140613                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      1141555                       # number of overall misses
system.cpu.dcache.overall_misses::total       1141555                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  80082537158                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  80082537158                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  80082537158                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  80082537158                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    352648528                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    352648528                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    353387630                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    353387630                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003234                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003234                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003230                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003230                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 70210.086294                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 70210.086294                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 70152.149619                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 70152.149619                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      5389250                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             98462                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    54.734314                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       201645                       # number of writebacks
system.cpu.dcache.writebacks::total            201645                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       885502                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       885502                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       885502                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       885502                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       255111                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       255111                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       256053                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       256053                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  16542284955                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  16542284955                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  16553844455                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  16553844455                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000723                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000723                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000725                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000725                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 64843.479721                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 64843.479721                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 64650.070317                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 64650.070317                       # average overall mshr miss latency
system.cpu.dcache.replacements                 255541                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    192702813                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       192702813                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       127834                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        127834                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1666305000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1666305000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    192830647                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    192830647                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000663                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000663                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 13034.912465                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 13034.912465                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        65928                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        65928                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        61906                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        61906                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    774084500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    774084500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000321                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000321                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 12504.191839                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 12504.191839                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    158805095                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      158805095                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      1012771                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      1012771                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  78415977660                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  78415977660                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    159817866                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    159817866                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.006337                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006337                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 77427.155458                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 77427.155458                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       819574                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       819574                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       193197                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       193197                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  15767953957                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  15767953957                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.001209                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.001209                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 81615.935843                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 81615.935843                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data       738160                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total        738160                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data          942                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total          942                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data       739102                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total       739102                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.001275                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.001275                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data          942                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total          942                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data     11559500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total     11559500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.001275                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.001275                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 12271.231423                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 12271.231423                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_hits::.cpu.data            7                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_hits::total            7                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_misses::.cpu.data            8                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total            8                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data       254498                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total       254498                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data           15                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total           15                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data     0.533333                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total     0.533333                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 31812.250000                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 31812.250000                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data            8                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total            8                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data       246498                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total       246498                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data     0.533333                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total     0.533333                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 30812.250000                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 30812.250000                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data      1596177                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total      1596177                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            9                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            9                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        83500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        83500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data      1596186                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total      1596186                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000006                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000006                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data  9277.777778                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total  9277.777778                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            9                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            9                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.StoreCondReq_hits::.cpu.data      1594903                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total      1594903                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data      1594903                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total      1594903                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 274523927000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.736109                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           355693208                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            256053                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs           1389.138999                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.736109                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999485                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999485                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           56                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          449                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         713413491                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        713413491                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 274523927000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 274523927000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
