#! c:/iverilog-x64/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0000000000898d80 .scope module, "tb_microprocessor" "tb_microprocessor" 2 23;
 .timescale 0 0;
v0000000002697ca0_0 .var "clk", 0 0;
v0000000002697200_0 .var "dump_all", 0 0;
v00000000026975c0_0 .var "hold", 0 0;
v0000000002697de0_0 .var "reset", 0 0;
v0000000002697480_0 .net "wr_data", 31 0, L_00000000026f0dd0;  1 drivers
v0000000002697ac0_0 .net "wr_data_address", 31 0, L_00000000008b3940;  1 drivers
v0000000002696940_0 .net "wr_instruction", 31 0, v0000000002697700_0;  1 drivers
v0000000002697340_0 .net "wr_mem_end", 0 0, L_0000000002696ee0;  1 drivers
v0000000002697e80_0 .net "wr_mem_read", 0 0, v0000000002692880_0;  1 drivers
v0000000002696e40_0 .net "wr_mem_write", 0 0, v0000000002692b00_0;  1 drivers
v00000000026969e0_0 .net "wr_pc", 31 0, v00000000026953d0_0;  1 drivers
v0000000002696b20_0 .net "wr_write_data", 31 0, L_00000000008b3a20;  1 drivers
E_00000000008be060 .event edge, v00000000008c5120_0;
L_0000000002696bc0 .part v00000000026953d0_0, 2, 30;
S_00000000008734f0 .scope module, "data_mem" "mod_data_mem" 2 76, 3 4 0, S_0000000000898d80;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data_address_1"
    .port_info 1 /INPUT 32 "write_data"
    .port_info 2 /INPUT 1 "mem_read"
    .port_info 3 /INPUT 1 "mem_write"
    .port_info 4 /INPUT 32 "data_address_2"
    .port_info 5 /INPUT 1 "reset"
    .port_info 6 /INPUT 1 "clk"
    .port_info 7 /INPUT 1 "dump_mem"
    .port_info 8 /OUTPUT 32 "data_out_1"
    .port_info 9 /OUTPUT 32 "data_out_2"
L_00000000008b3a90 .functor BUFZ 32, L_00000000026f1a50, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000000008c4c20_0 .net *"_s0", 31 0, L_00000000026f1190;  1 drivers
L_00000000026984c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000000008c42c0_0 .net/2u *"_s2", 31 0, L_00000000026984c8;  1 drivers
v00000000008c45e0_0 .net *"_s6", 31 0, L_00000000026f1a50;  1 drivers
v00000000008c5580_0 .net "clk", 0 0, v0000000002697ca0_0;  1 drivers
v00000000008c4ea0_0 .net "data_address_1", 31 0, L_00000000008b3940;  alias, 1 drivers
o00000000008d82d8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v00000000008c38c0_0 .net "data_address_2", 31 0, o00000000008d82d8;  0 drivers
v00000000008c4f40_0 .net "data_out_1", 31 0, L_00000000026f0dd0;  alias, 1 drivers
v00000000008c5080_0 .net "data_out_2", 31 0, L_00000000008b3a90;  1 drivers
v00000000008c5120_0 .net "dump_mem", 0 0, L_0000000002696ee0;  alias, 1 drivers
v00000000008c5620_0 .var/i "i", 31 0;
v00000000008c56c0_0 .net "mem_read", 0 0, v0000000002692880_0;  alias, 1 drivers
v00000000008c5760_0 .net "mem_write", 0 0, v0000000002692b00_0;  alias, 1 drivers
v00000000008c51c0_0 .net "reset", 0 0, v0000000002697de0_0;  1 drivers
v00000000008c3a00_0 .var/i "result_file", 31 0;
v00000000008c3aa0 .array "rgf_data_ram", 63 0, 31 0;
v0000000002692060_0 .net "write_data", 31 0, L_00000000008b3a20;  alias, 1 drivers
E_00000000008bd0e0 .event posedge, v00000000008c5120_0;
E_00000000008bd5e0 .event posedge, v00000000008c5580_0;
L_00000000026f1190 .array/port v00000000008c3aa0, L_00000000008b3940;
L_00000000026f0dd0 .functor MUXZ 32, L_00000000026984c8, L_00000000026f1190, v0000000002692880_0, C4<>;
L_00000000026f1a50 .array/port v00000000008c3aa0, o00000000008d82d8;
S_0000000000873670 .scope module, "dut" "mod_mips_processor" 2 43, 4 19 0, S_0000000000898d80;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instruction"
    .port_info 1 /INPUT 32 "data"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /INPUT 1 "reset"
    .port_info 4 /INPUT 1 "hold"
    .port_info 5 /INPUT 1 "dump_all"
    .port_info 6 /OUTPUT 32 "rg_pc"
    .port_info 7 /OUTPUT 32 "data_address"
    .port_info 8 /OUTPUT 32 "write_data"
    .port_info 9 /OUTPUT 1 "mem_read"
    .port_info 10 /OUTPUT 1 "mem_write"
L_00000000008b3940 .functor BUFZ 32, L_00000000008b3630, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000000008b3a20 .functor BUFZ 32, v0000000002694390_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000000002698360 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0000000002695650_0 .net/2u *"_s12", 31 0, L_0000000002698360;  1 drivers
v0000000002694430_0 .net *"_s19", 3 0, L_00000000026f01f0;  1 drivers
v0000000002694e30_0 .net *"_s23", 25 0, L_00000000026f0a10;  1 drivers
L_00000000026983a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000000026941b0_0 .net/2s *"_s27", 1 0, L_00000000026983a8;  1 drivers
v0000000002695510_0 .net *"_s32", 14 0, L_00000000026f0c90;  1 drivers
v00000000026944d0_0 .net *"_s37", 0 0, L_00000000026f0650;  1 drivers
L_00000000026983f0 .functor BUFT 1, C4<11111111111111111>, C4<0>, C4<0>, C4<0>;
v0000000002695010_0 .net/2u *"_s38", 16 0, L_00000000026983f0;  1 drivers
L_0000000002698438 .functor BUFT 1, C4<00000000000000000>, C4<0>, C4<0>, C4<0>;
v0000000002695a10_0 .net/2u *"_s40", 16 0, L_0000000002698438;  1 drivers
v00000000026947f0_0 .net *"_s42", 16 0, L_00000000026f0bf0;  1 drivers
v00000000026949d0_0 .net *"_s47", 29 0, L_00000000026f1050;  1 drivers
L_0000000002698480 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000000002694a70_0 .net/2s *"_s51", 1 0, L_0000000002698480;  1 drivers
v0000000002695290_0 .net "clk", 0 0, v0000000002697ca0_0;  alias, 1 drivers
v0000000002694b10_0 .net "data", 31 0, L_00000000026f0dd0;  alias, 1 drivers
v0000000002695470_0 .net "data_address", 31 0, L_00000000008b3940;  alias, 1 drivers
v0000000002695970_0 .net "dump_all", 0 0, v0000000002697200_0;  1 drivers
v0000000002694ed0_0 .net "hold", 0 0, v00000000026975c0_0;  1 drivers
v0000000002695dd0_0 .net "instruction", 31 0, v0000000002697700_0;  alias, 1 drivers
v0000000002694f70_0 .net "mem_read", 0 0, v0000000002692880_0;  alias, 1 drivers
v00000000026950b0_0 .net "mem_write", 0 0, v0000000002692b00_0;  alias, 1 drivers
v00000000026955b0_0 .net "reset", 0 0, v0000000002697de0_0;  alias, 1 drivers
v00000000026953d0_0 .var "rg_pc", 31 0;
v0000000002695f10_0 .net "wr_alu_b", 31 0, L_00000000026f0470;  1 drivers
v00000000026956f0_0 .net "wr_alu_data", 31 0, L_00000000008b3630;  1 drivers
v0000000002695b50_0 .net "wr_alu_op", 2 0, v0000000002693a00_0;  1 drivers
v0000000002695ab0_0 .net "wr_alu_src", 0 0, v0000000002693aa0_0;  1 drivers
v0000000002695e70_0 .net "wr_alu_zero", 0 0, L_00000000026f0790;  1 drivers
v0000000002694070_0 .net "wr_branch", 0 0, v0000000002692920_0;  1 drivers
v0000000002696620_0 .net "wr_branch_address", 31 0, L_00000000026f0830;  1 drivers
v00000000026970c0_0 .net "wr_carry_flag", 0 0, L_00000000026f06f0;  1 drivers
v0000000002696c60_0 .net "wr_jump", 0 0, v0000000002692740_0;  1 drivers
v00000000026972a0_0 .net "wr_jump_address", 31 0, L_00000000026f1b90;  1 drivers
v0000000002697a20_0 .net "wr_mem_to_reg", 0 0, v0000000002693be0_0;  1 drivers
v00000000026966c0_0 .net "wr_next_pc", 31 0, v00000000026933c0_0;  1 drivers
v00000000026964e0_0 .net "wr_pc_plus_4", 31 0, L_00000000026f1c30;  1 drivers
v00000000026968a0_0 .net "wr_read_data_1", 31 0, v0000000002695790_0;  1 drivers
v0000000002697980_0 .net "wr_read_data_2", 31 0, v0000000002694390_0;  1 drivers
v0000000002696800_0 .net "wr_reg_dst", 0 0, v0000000002693d20_0;  1 drivers
v0000000002697d40_0 .net "wr_rgf_write", 0 0, v00000000026921a0_0;  1 drivers
v0000000002696f80_0 .net "wr_se_ins_15_0", 31 0, L_00000000026f0fb0;  1 drivers
v0000000002697520_0 .net "wr_se_sh2_ins_15_0", 31 0, L_00000000026f0e70;  1 drivers
v00000000026963a0_0 .net "wr_write_address", 4 0, L_00000000026f1af0;  1 drivers
v0000000002696d00_0 .net "wr_write_data", 31 0, L_00000000026f1230;  1 drivers
v0000000002697160_0 .net "write_data", 31 0, L_00000000008b3a20;  alias, 1 drivers
L_0000000002697660 .part v0000000002697700_0, 26, 6;
L_0000000002697b60 .part v0000000002697700_0, 0, 6;
L_00000000026f03d0 .part v0000000002697700_0, 21, 5;
L_00000000026f12d0 .part v0000000002697700_0, 16, 5;
L_00000000026f0510 .part v0000000002697700_0, 16, 5;
L_00000000026f1370 .part v0000000002697700_0, 11, 5;
L_00000000026f1c30 .arith/sum 32, v00000000026953d0_0, L_0000000002698360;
L_00000000026f01f0 .part L_00000000026f1c30, 28, 4;
L_00000000026f0a10 .part v0000000002697700_0, 0, 26;
L_00000000026f1b90 .concat8 [ 2 26 4 0], L_00000000026983a8, L_00000000026f0a10, L_00000000026f01f0;
L_00000000026f0c90 .part v0000000002697700_0, 0, 15;
L_00000000026f0fb0 .concat8 [ 15 17 0 0], L_00000000026f0c90, L_00000000026f0bf0;
L_00000000026f0650 .part v0000000002697700_0, 15, 1;
L_00000000026f0bf0 .functor MUXZ 17, L_0000000002698438, L_00000000026983f0, L_00000000026f0650, C4<>;
L_00000000026f1050 .part L_00000000026f0fb0, 0, 30;
L_00000000026f0e70 .concat8 [ 2 30 0 0], L_0000000002698480, L_00000000026f1050;
L_00000000026f0830 .arith/sum 32, L_00000000026f1c30, L_00000000026f0e70;
S_000000000086c280 .scope module, "alu_b_mux" "mod_alu_b_mux" 4 136, 5 8 0, S_0000000000873670;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "rs2_data"
    .port_info 1 /INPUT 32 "immediate"
    .port_info 2 /INPUT 1 "alu_src"
    .port_info 3 /OUTPUT 32 "alu_b"
v0000000002693820_0 .net "alu_b", 31 0, L_00000000026f0470;  alias, 1 drivers
v0000000002692600_0 .net "alu_src", 0 0, v0000000002693aa0_0;  alias, 1 drivers
v0000000002692f60_0 .net "immediate", 31 0, L_00000000026f0fb0;  alias, 1 drivers
v00000000026931e0_0 .net "rs2_data", 31 0, v0000000002694390_0;  alias, 1 drivers
L_00000000026f0470 .functor MUXZ 32, v0000000002694390_0, L_00000000026f0fb0, v0000000002693aa0_0, C4<>;
S_000000000086c400 .scope module, "alu_unit" "alu_unit" 4 91, 6 1 0, S_0000000000873670;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "alu_out"
    .port_info 1 /OUTPUT 1 "carry_out"
    .port_info 2 /OUTPUT 1 "zero_flag"
    .port_info 3 /INPUT 3 "alu_op"
    .port_info 4 /INPUT 32 "A"
    .port_info 5 /INPUT 32 "B"
L_0000000002698168 .functor BUFT 1, C4<11111111111111111111111111111111>, C4<0>, C4<0>, C4<0>;
L_00000000008b39b0 .functor XOR 32, L_00000000026f0470, L_0000000002698168, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000000008b3630 .functor BUFZ 32, v0000000002693c80_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000002692ba0_0 .net "A", 31 0, v0000000002695790_0;  alias, 1 drivers
v00000000026936e0_0 .net "B", 31 0, L_00000000026f0470;  alias, 1 drivers
v00000000026935a0_0 .net *"_s1", 0 0, L_0000000002697c00;  1 drivers
L_00000000026981b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000000002692240_0 .net *"_s11", 0 0, L_00000000026981b0;  1 drivers
v00000000026930a0_0 .net *"_s12", 32 0, L_00000000026961c0;  1 drivers
L_00000000026981f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000000002693f00_0 .net *"_s15", 0 0, L_00000000026981f8;  1 drivers
v0000000002693140_0 .net *"_s16", 32 0, L_0000000002696260;  1 drivers
v00000000026922e0_0 .net *"_s19", 0 0, L_0000000002696580;  1 drivers
v00000000026926a0_0 .net/2u *"_s2", 31 0, L_0000000002698168;  1 drivers
v0000000002692420_0 .net *"_s20", 32 0, L_0000000002696300;  1 drivers
L_0000000002698240 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000000002693280_0 .net *"_s23", 31 0, L_0000000002698240;  1 drivers
L_0000000002698288 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000000026927e0_0 .net/2u *"_s28", 31 0, L_0000000002698288;  1 drivers
v0000000002692380_0 .net *"_s30", 0 0, L_00000000026f0d30;  1 drivers
L_00000000026982d0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000000002693e60_0 .net/2u *"_s32", 0 0, L_00000000026982d0;  1 drivers
L_0000000002698318 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000000026924c0_0 .net/2u *"_s34", 0 0, L_0000000002698318;  1 drivers
v0000000002693960_0 .net *"_s4", 31 0, L_00000000008b39b0;  1 drivers
v0000000002692c40_0 .net *"_s8", 32 0, L_0000000002696120;  1 drivers
v0000000002692100_0 .net "alu_op", 2 0, v0000000002693a00_0;  alias, 1 drivers
v00000000026929c0_0 .net "alu_out", 31 0, L_00000000008b3630;  alias, 1 drivers
v0000000002693c80_0 .var "alu_result", 31 0;
v0000000002692ce0_0 .net "carry_out", 0 0, L_00000000026f06f0;  alias, 1 drivers
v0000000002692560_0 .net "temp", 32 0, L_00000000026f00b0;  1 drivers
v00000000026938c0_0 .net "temp_b", 31 0, L_0000000002697f20;  1 drivers
v0000000002692a60_0 .net "zero_flag", 0 0, L_00000000026f0790;  alias, 1 drivers
E_00000000008bd320 .event edge, v0000000002692100_0, v0000000002692560_0, v0000000002692ba0_0, v0000000002693820_0;
L_0000000002697c00 .part v0000000002693a00_0, 2, 1;
L_0000000002697f20 .functor MUXZ 32, L_00000000026f0470, L_00000000008b39b0, L_0000000002697c00, C4<>;
L_0000000002696120 .concat [ 32 1 0 0], v0000000002695790_0, L_00000000026981b0;
L_00000000026961c0 .concat [ 32 1 0 0], L_0000000002697f20, L_00000000026981f8;
L_0000000002696260 .arith/sum 33, L_0000000002696120, L_00000000026961c0;
L_0000000002696580 .part v0000000002693a00_0, 2, 1;
L_0000000002696300 .concat [ 1 32 0 0], L_0000000002696580, L_0000000002698240;
L_00000000026f00b0 .arith/sum 33, L_0000000002696260, L_0000000002696300;
L_00000000026f06f0 .part L_00000000026f00b0, 32, 1;
L_00000000026f0d30 .cmp/eq 32, v0000000002693c80_0, L_0000000002698288;
L_00000000026f0790 .functor MUXZ 1, L_0000000002698318, L_00000000026982d0, L_00000000026f0d30, C4<>;
S_0000000000874e50 .scope module, "control_unit" "mod_control_unit" 4 74, 7 3 0, S_0000000000873670;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode"
    .port_info 1 /INPUT 6 "funct"
    .port_info 2 /INPUT 1 "carry_flag"
    .port_info 3 /OUTPUT 1 "reg_dst"
    .port_info 4 /OUTPUT 1 "jump"
    .port_info 5 /OUTPUT 1 "branch"
    .port_info 6 /OUTPUT 1 "mem_read"
    .port_info 7 /OUTPUT 1 "mem_to_reg"
    .port_info 8 /OUTPUT 3 "alu_op"
    .port_info 9 /OUTPUT 1 "mem_write"
    .port_info 10 /OUTPUT 1 "alu_src"
    .port_info 11 /OUTPUT 1 "reg_write"
v0000000002693a00_0 .var "alu_op", 2 0;
v0000000002693aa0_0 .var "alu_src", 0 0;
v0000000002692920_0 .var "branch", 0 0;
v0000000002693320_0 .net "carry_flag", 0 0, L_00000000026f06f0;  alias, 1 drivers
v0000000002693b40_0 .net "funct", 5 0, L_0000000002697b60;  1 drivers
v0000000002692740_0 .var "jump", 0 0;
v0000000002692880_0 .var "mem_read", 0 0;
v0000000002693be0_0 .var "mem_to_reg", 0 0;
v0000000002692b00_0 .var "mem_write", 0 0;
v0000000002692d80_0 .net "opcode", 5 0, L_0000000002697660;  1 drivers
v0000000002693d20_0 .var "reg_dst", 0 0;
v00000000026921a0_0 .var "reg_write", 0 0;
E_00000000008bd7a0 .event edge, v0000000002692d80_0, v0000000002693b40_0, v0000000002692ce0_0;
S_0000000000874fd0 .scope module, "pc_mux" "mod_pc_mux" 4 146, 8 9 0, S_0000000000873670;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "branch"
    .port_info 1 /INPUT 1 "jump"
    .port_info 2 /INPUT 1 "alu_zero"
    .port_info 3 /INPUT 32 "pc_plus_4"
    .port_info 4 /INPUT 32 "jump_address"
    .port_info 5 /INPUT 32 "branch_address"
    .port_info 6 /OUTPUT 32 "next_pc"
L_00000000008b38d0 .functor AND 1, L_00000000026f0790, v0000000002692920_0, C4<1>, C4<1>;
v0000000002693640_0 .net "alu_zero", 0 0, L_00000000026f0790;  alias, 1 drivers
v0000000002692e20_0 .net "branch", 0 0, v0000000002692920_0;  alias, 1 drivers
v0000000002692ec0_0 .net "branch_address", 31 0, L_00000000026f0830;  alias, 1 drivers
v0000000002693dc0_0 .net "jump", 0 0, v0000000002692740_0;  alias, 1 drivers
v0000000002693000_0 .net "jump_address", 31 0, L_00000000026f1b90;  alias, 1 drivers
v00000000026933c0_0 .var "next_pc", 31 0;
v0000000002693460_0 .net "pc_plus_4", 31 0, L_00000000026f1c30;  alias, 1 drivers
v0000000002693500_0 .net "wr_and_brch_aluz", 0 0, L_00000000008b38d0;  1 drivers
v0000000002693780_0 .net "wr_condition", 1 0, L_00000000026f05b0;  1 drivers
E_00000000008bde20 .event edge, v0000000002693780_0, v0000000002693000_0, v0000000002692ec0_0, v0000000002693460_0;
L_00000000026f05b0 .concat [ 1 1 0 0], v0000000002692740_0, L_00000000008b38d0;
S_000000000085f3c0 .scope module, "register_file" "mod_register_file" 4 104, 9 13 0, S_0000000000873670;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "write_address"
    .port_info 1 /INPUT 32 "write_data"
    .port_info 2 /INPUT 5 "read_address_1"
    .port_info 3 /INPUT 5 "read_address_2"
    .port_info 4 /INPUT 1 "reset"
    .port_info 5 /INPUT 1 "clk"
    .port_info 6 /INPUT 1 "write"
    .port_info 7 /INPUT 1 "hold"
    .port_info 8 /INPUT 32 "pc"
    .port_info 9 /INPUT 1 "dump_all"
    .port_info 10 /OUTPUT 32 "read_data_1"
    .port_info 11 /OUTPUT 32 "read_data_2"
v0000000002694cf0_0 .net "clk", 0 0, v0000000002697ca0_0;  alias, 1 drivers
v00000000026942f0_0 .net "dump_all", 0 0, v0000000002697200_0;  alias, 1 drivers
v0000000002694110_0 .var/i "file_handle", 31 0;
v0000000002695d30_0 .net "hold", 0 0, v00000000026975c0_0;  alias, 1 drivers
v0000000002694bb0_0 .var/i "i", 31 0;
v0000000002694890_0 .net "pc", 31 0, v00000000026953d0_0;  alias, 1 drivers
v0000000002695330_0 .net "read_address_1", 4 0, L_00000000026f03d0;  1 drivers
v0000000002694930_0 .net "read_address_2", 4 0, L_00000000026f12d0;  1 drivers
v0000000002695790_0 .var "read_data_1", 31 0;
v0000000002694390_0 .var "read_data_2", 31 0;
v0000000002694c50_0 .net "reset", 0 0, v0000000002697de0_0;  alias, 1 drivers
v0000000002695830 .array "rgf_mem", 31 1, 31 0;
v0000000002694250_0 .net "write", 0 0, v00000000026921a0_0;  alias, 1 drivers
v0000000002694570_0 .net "write_address", 4 0, L_00000000026f1af0;  alias, 1 drivers
v0000000002694d90_0 .net "write_data", 31 0, L_00000000026f1230;  alias, 1 drivers
E_00000000008bd220 .event posedge, v00000000026942f0_0;
v0000000002695830_0 .array/port v0000000002695830, 0;
v0000000002695830_1 .array/port v0000000002695830, 1;
v0000000002695830_2 .array/port v0000000002695830, 2;
E_00000000008bda20/0 .event edge, v0000000002695330_0, v0000000002695830_0, v0000000002695830_1, v0000000002695830_2;
v0000000002695830_3 .array/port v0000000002695830, 3;
v0000000002695830_4 .array/port v0000000002695830, 4;
v0000000002695830_5 .array/port v0000000002695830, 5;
v0000000002695830_6 .array/port v0000000002695830, 6;
E_00000000008bda20/1 .event edge, v0000000002695830_3, v0000000002695830_4, v0000000002695830_5, v0000000002695830_6;
v0000000002695830_7 .array/port v0000000002695830, 7;
v0000000002695830_8 .array/port v0000000002695830, 8;
v0000000002695830_9 .array/port v0000000002695830, 9;
v0000000002695830_10 .array/port v0000000002695830, 10;
E_00000000008bda20/2 .event edge, v0000000002695830_7, v0000000002695830_8, v0000000002695830_9, v0000000002695830_10;
v0000000002695830_11 .array/port v0000000002695830, 11;
v0000000002695830_12 .array/port v0000000002695830, 12;
v0000000002695830_13 .array/port v0000000002695830, 13;
v0000000002695830_14 .array/port v0000000002695830, 14;
E_00000000008bda20/3 .event edge, v0000000002695830_11, v0000000002695830_12, v0000000002695830_13, v0000000002695830_14;
v0000000002695830_15 .array/port v0000000002695830, 15;
v0000000002695830_16 .array/port v0000000002695830, 16;
v0000000002695830_17 .array/port v0000000002695830, 17;
v0000000002695830_18 .array/port v0000000002695830, 18;
E_00000000008bda20/4 .event edge, v0000000002695830_15, v0000000002695830_16, v0000000002695830_17, v0000000002695830_18;
v0000000002695830_19 .array/port v0000000002695830, 19;
v0000000002695830_20 .array/port v0000000002695830, 20;
v0000000002695830_21 .array/port v0000000002695830, 21;
v0000000002695830_22 .array/port v0000000002695830, 22;
E_00000000008bda20/5 .event edge, v0000000002695830_19, v0000000002695830_20, v0000000002695830_21, v0000000002695830_22;
v0000000002695830_23 .array/port v0000000002695830, 23;
v0000000002695830_24 .array/port v0000000002695830, 24;
v0000000002695830_25 .array/port v0000000002695830, 25;
v0000000002695830_26 .array/port v0000000002695830, 26;
E_00000000008bda20/6 .event edge, v0000000002695830_23, v0000000002695830_24, v0000000002695830_25, v0000000002695830_26;
v0000000002695830_27 .array/port v0000000002695830, 27;
v0000000002695830_28 .array/port v0000000002695830, 28;
v0000000002695830_29 .array/port v0000000002695830, 29;
v0000000002695830_30 .array/port v0000000002695830, 30;
E_00000000008bda20/7 .event edge, v0000000002695830_27, v0000000002695830_28, v0000000002695830_29, v0000000002695830_30;
E_00000000008bda20/8 .event edge, v0000000002694930_0;
E_00000000008bda20 .event/or E_00000000008bda20/0, E_00000000008bda20/1, E_00000000008bda20/2, E_00000000008bda20/3, E_00000000008bda20/4, E_00000000008bda20/5, E_00000000008bda20/6, E_00000000008bda20/7, E_00000000008bda20/8;
S_0000000000857fd0 .scope module, "write_data_mux" "mod_write_data_mux" 4 159, 10 9 0, S_0000000000873670;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ext_mem_data"
    .port_info 1 /INPUT 32 "alu_data"
    .port_info 2 /INPUT 1 "mem_to_reg"
    .port_info 3 /OUTPUT 32 "write_data"
v0000000002695bf0_0 .net "alu_data", 31 0, L_00000000008b3630;  alias, 1 drivers
v0000000002695150_0 .net "ext_mem_data", 31 0, L_00000000026f0dd0;  alias, 1 drivers
v0000000002695c90_0 .net "mem_to_reg", 0 0, v0000000002693be0_0;  alias, 1 drivers
v0000000002694610_0 .net "write_data", 31 0, L_00000000026f1230;  alias, 1 drivers
L_00000000026f1230 .functor MUXZ 32, L_00000000008b3630, L_00000000026f0dd0, v0000000002693be0_0, C4<>;
S_0000000000858150 .scope module, "write_reg_mux" "mod_write_reg_mux" 4 126, 11 1 0, S_0000000000873670;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "ins_20_16"
    .port_info 1 /INPUT 5 "ins_15_11"
    .port_info 2 /INPUT 1 "reg_dst"
    .port_info 3 /OUTPUT 5 "write_reg_add"
v00000000026958d0_0 .net "ins_15_11", 4 0, L_00000000026f1370;  1 drivers
v00000000026946b0_0 .net "ins_20_16", 4 0, L_00000000026f0510;  1 drivers
v0000000002694750_0 .net "reg_dst", 0 0, v0000000002693d20_0;  alias, 1 drivers
v00000000026951f0_0 .net "write_reg_add", 4 0, L_00000000026f1af0;  alias, 1 drivers
L_00000000026f1af0 .functor MUXZ 5, L_00000000026f0510, L_00000000026f1370, v0000000002693d20_0, C4<>;
S_00000000008743b0 .scope module, "instruction_memory" "mod_instruction_mem_rom" 2 34, 12 8 0, S_0000000000898d80;
 .timescale 0 0;
    .port_info 0 /INPUT 30 "address"
    .port_info 1 /OUTPUT 32 "instruction"
    .port_info 2 /OUTPUT 1 "mem_end"
v0000000002696440_0 .net *"_s0", 31 0, L_0000000002696a80;  1 drivers
L_0000000002698120 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000000002697020_0 .net/2u *"_s10", 0 0, L_0000000002698120;  1 drivers
L_0000000002698048 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000000002696080_0 .net *"_s3", 1 0, L_0000000002698048;  1 drivers
L_0000000002698090 .functor BUFT 1, C4<00000000000000000000000000010110>, C4<0>, C4<0>, C4<0>;
v0000000002696760_0 .net/2u *"_s4", 31 0, L_0000000002698090;  1 drivers
v0000000002696da0_0 .net *"_s6", 0 0, L_00000000026978e0;  1 drivers
L_00000000026980d8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000000026977a0_0 .net/2u *"_s8", 0 0, L_00000000026980d8;  1 drivers
v0000000002697840_0 .net "address", 29 0, L_0000000002696bc0;  1 drivers
v0000000002697700_0 .var "instruction", 31 0;
v00000000026973e0_0 .net "mem_end", 0 0, L_0000000002696ee0;  alias, 1 drivers
E_00000000008be260 .event edge, v0000000002697840_0;
L_0000000002696a80 .concat [ 30 2 0 0], L_0000000002696bc0, L_0000000002698048;
L_00000000026978e0 .cmp/gt 32, L_0000000002696a80, L_0000000002698090;
L_0000000002696ee0 .functor MUXZ 1, L_0000000002698120, L_00000000026980d8, L_00000000026978e0, C4<>;
    .scope S_00000000008743b0;
T_0 ;
    %wait E_00000000008be260;
    %load/vec4 v0000000002697840_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 30;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 30;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 30;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 30;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 30;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 30;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 30;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 30;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 30;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 30;
    %cmp/u;
    %jmp/1 T_0.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 30;
    %cmp/u;
    %jmp/1 T_0.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 30;
    %cmp/u;
    %jmp/1 T_0.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 30;
    %cmp/u;
    %jmp/1 T_0.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 30;
    %cmp/u;
    %jmp/1 T_0.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 30;
    %cmp/u;
    %jmp/1 T_0.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 30;
    %cmp/u;
    %jmp/1 T_0.15, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 30;
    %cmp/u;
    %jmp/1 T_0.16, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 30;
    %cmp/u;
    %jmp/1 T_0.17, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 30;
    %cmp/u;
    %jmp/1 T_0.18, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 30;
    %cmp/u;
    %jmp/1 T_0.19, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 30;
    %cmp/u;
    %jmp/1 T_0.20, 6;
    %dup/vec4;
    %pushi/vec4 21, 0, 30;
    %cmp/u;
    %jmp/1 T_0.21, 6;
    %dup/vec4;
    %pushi/vec4 22, 0, 30;
    %cmp/u;
    %jmp/1 T_0.22, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000002697700_0, 0, 32;
    %jmp T_0.24;
T_0.0 ;
    %pushi/vec4 536936449, 0, 32;
    %store/vec4 v0000000002697700_0, 0, 32;
    %jmp T_0.24;
T_0.1 ;
    %pushi/vec4 69664, 0, 32;
    %store/vec4 v0000000002697700_0, 0, 32;
    %jmp T_0.24;
T_0.2 ;
    %pushi/vec4 201392129, 0, 32;
    %store/vec4 v0000000002697700_0, 0, 32;
    %jmp T_0.24;
T_0.3 ;
    %pushi/vec4 201392130, 0, 32;
    %store/vec4 v0000000002697700_0, 0, 32;
    %jmp T_0.24;
T_0.4 ;
    %pushi/vec4 537198610, 0, 32;
    %store/vec4 v0000000002697700_0, 0, 32;
    %jmp T_0.24;
T_0.5 ;
    %pushi/vec4 537264129, 0, 32;
    %store/vec4 v0000000002697700_0, 0, 32;
    %jmp T_0.24;
T_0.6 ;
    %pushi/vec4 537329666, 0, 32;
    %store/vec4 v0000000002697700_0, 0, 32;
    %jmp T_0.24;
T_0.7 ;
    %pushi/vec4 4266016, 0, 32;
    %store/vec4 v0000000002697700_0, 0, 32;
    %jmp T_0.24;
T_0.8 ;
    %pushi/vec4 552009729, 0, 32;
    %store/vec4 v0000000002697700_0, 0, 32;
    %jmp T_0.24;
T_0.9 ;
    %pushi/vec4 216203264, 0, 32;
    %store/vec4 v0000000002697700_0, 0, 32;
    %jmp T_0.24;
T_0.10 ;
    %pushi/vec4 133152, 0, 32;
    %store/vec4 v0000000002697700_0, 0, 32;
    %jmp T_0.24;
T_0.11 ;
    %pushi/vec4 200736, 0, 32;
    %store/vec4 v0000000002697700_0, 0, 32;
    %jmp T_0.24;
T_0.12 ;
    %pushi/vec4 10889250, 0, 32;
    %store/vec4 v0000000002697700_0, 0, 32;
    %jmp T_0.24;
T_0.13 ;
    %pushi/vec4 278921217, 0, 32;
    %store/vec4 v0000000002697700_0, 0, 32;
    %jmp T_0.24;
T_0.14 ;
    %pushi/vec4 134217735, 0, 32;
    %store/vec4 v0000000002697700_0, 0, 32;
    %jmp T_0.24;
T_0.15 ;
    %pushi/vec4 537408370, 0, 32;
    %store/vec4 v0000000002697700_0, 0, 32;
    %jmp T_0.24;
T_0.16 ;
    %pushi/vec4 552009729, 0, 32;
    %store/vec4 v0000000002697700_0, 0, 32;
    %jmp T_0.24;
T_0.17 ;
    %pushi/vec4 216530944, 0, 32;
    %store/vec4 v0000000002697700_0, 0, 32;
    %jmp T_0.24;
T_0.18 ;
    %pushi/vec4 537460736, 0, 32;
    %store/vec4 v0000000002697700_0, 0, 32;
    %jmp T_0.24;
T_0.19 ;
    %pushi/vec4 537526272, 0, 32;
    %store/vec4 v0000000002697700_0, 0, 32;
    %jmp T_0.24;
T_0.20 ;
    %pushi/vec4 17451050, 0, 32;
    %store/vec4 v0000000002697700_0, 0, 32;
    %jmp T_0.24;
T_0.21 ;
    %pushi/vec4 552009729, 0, 32;
    %store/vec4 v0000000002697700_0, 0, 32;
    %jmp T_0.24;
T_0.22 ;
    %pushi/vec4 216596480, 0, 32;
    %store/vec4 v0000000002697700_0, 0, 32;
    %jmp T_0.24;
T_0.24 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0000000000874e50;
T_1 ;
    %wait E_00000000008bd7a0;
    %load/vec4 v0000000002692d80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002693d20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002692740_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002692920_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002692880_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002693be0_0, 0, 1;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0000000002693a00_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002692b00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002693aa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000026921a0_0, 0, 1;
    %jmp T_1.7;
T_1.0 ;
    %load/vec4 v0000000002693b40_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_1.9, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_1.10, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_1.11, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_1.12, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002693d20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002692740_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002692920_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002692880_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002693be0_0, 0, 1;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0000000002693a00_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002692b00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002693aa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000026921a0_0, 0, 1;
    %jmp T_1.14;
T_1.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002693d20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002692740_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002692920_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002692880_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002693be0_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000000002693a00_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002692b00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002693aa0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000026921a0_0, 0, 1;
    %jmp T_1.14;
T_1.9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002693d20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002692740_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002692920_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002692880_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002693be0_0, 0, 1;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0000000002693a00_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002692b00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002693aa0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000026921a0_0, 0, 1;
    %jmp T_1.14;
T_1.10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002693d20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002692740_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002692920_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002692880_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002693be0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000000002693a00_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002692b00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002693aa0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000026921a0_0, 0, 1;
    %jmp T_1.14;
T_1.11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002693d20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002692740_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002692920_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002692880_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002693be0_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000000002693a00_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002692b00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002693aa0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000026921a0_0, 0, 1;
    %jmp T_1.14;
T_1.12 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002693d20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002692740_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002692920_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002692880_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002693be0_0, 0, 1;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0000000002693a00_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002692b00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002693aa0_0, 0, 1;
    %load/vec4 v0000000002693320_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_1.15, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000026921a0_0, 0, 1;
    %jmp T_1.16;
T_1.15 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000026921a0_0, 0, 1;
T_1.16 ;
    %jmp T_1.14;
T_1.14 ;
    %pop/vec4 1;
    %jmp T_1.7;
T_1.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002693d20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002692740_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002692920_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002692880_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002693be0_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000000002693a00_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002692b00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002693aa0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000026921a0_0, 0, 1;
    %jmp T_1.7;
T_1.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002693d20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002692740_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002692920_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002692880_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002693be0_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000000002693a00_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002692b00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002693aa0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000026921a0_0, 0, 1;
    %jmp T_1.7;
T_1.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002693d20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002692740_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002692920_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002692880_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002693be0_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000000002693a00_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002692b00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002693aa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000026921a0_0, 0, 1;
    %jmp T_1.7;
T_1.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002693d20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002692740_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002692920_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002692880_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002693be0_0, 0, 1;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0000000002693a00_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002692b00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002693aa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000026921a0_0, 0, 1;
    %jmp T_1.7;
T_1.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002693d20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002692740_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002692920_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002692880_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002693be0_0, 0, 1;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0000000002693a00_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002692b00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002693aa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000026921a0_0, 0, 1;
    %jmp T_1.7;
T_1.7 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_000000000086c400;
T_2 ;
    %wait E_00000000008bd320;
    %load/vec4 v0000000002692100_0;
    %parti/s 2, 0, 2;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0000000002693c80_0, 0, 32;
    %jmp T_2.5;
T_2.0 ;
    %load/vec4 v0000000002692560_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0000000002693c80_0, 0, 32;
    %jmp T_2.5;
T_2.1 ;
    %load/vec4 v0000000002692ba0_0;
    %load/vec4 v00000000026936e0_0;
    %and;
    %store/vec4 v0000000002693c80_0, 0, 32;
    %jmp T_2.5;
T_2.2 ;
    %load/vec4 v0000000002692ba0_0;
    %load/vec4 v00000000026936e0_0;
    %or;
    %store/vec4 v0000000002693c80_0, 0, 32;
    %jmp T_2.5;
T_2.3 ;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0000000002693c80_0, 0, 32;
    %jmp T_2.5;
T_2.5 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_000000000085f3c0;
T_3 ;
    %wait E_00000000008bd5e0;
    %load/vec4 v0000000002694c50_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_3.0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000002694bb0_0, 0, 32;
T_3.2 ;
    %load/vec4 v0000000002694bb0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_3.3, 5;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0000000002694bb0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002695830, 0, 4;
    %load/vec4 v0000000002694bb0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000002694bb0_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0000000002694250_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000002695d30_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v0000000002694d90_0;
    %load/vec4 v0000000002694570_0;
    %pad/u 7;
    %subi 1, 0, 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002695830, 0, 4;
T_3.4 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000000000085f3c0;
T_4 ;
    %wait E_00000000008bda20;
    %load/vec4 v0000000002695330_0;
    %cmpi/e 0, 0, 5;
    %jmp/0xz  T_4.0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000002695790_0, 0, 32;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000000002695330_0;
    %pad/u 7;
    %subi 1, 0, 7;
    %ix/vec4 4;
    %load/vec4a v0000000002695830, 4;
    %store/vec4 v0000000002695790_0, 0, 32;
T_4.1 ;
    %load/vec4 v0000000002694930_0;
    %cmpi/e 0, 0, 5;
    %jmp/0xz  T_4.2, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000002694390_0, 0, 32;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v0000000002694930_0;
    %pad/u 7;
    %subi 1, 0, 7;
    %ix/vec4 4;
    %load/vec4a v0000000002695830, 4;
    %store/vec4 v0000000002694390_0, 0, 32;
T_4.3 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_000000000085f3c0;
T_5 ;
    %vpi_func 9 67 "$fopen" 32, "../common_dump/architectural_state.txt" {0 0 0};
    %store/vec4 v0000000002694110_0, 0, 32;
    %end;
    .thread T_5;
    .scope S_000000000085f3c0;
T_6 ;
    %wait E_00000000008bd220;
    %vpi_call 9 69 "$fdisplay", v0000000002694110_0, v0000000002694890_0 {0 0 0};
    %vpi_call 9 70 "$display", v0000000002694890_0 {0 0 0};
    %vpi_call 9 71 "$display", "---dumping all the values stored in registers---" {0 0 0};
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000002694bb0_0, 0, 32;
T_6.0 ;
    %load/vec4 v0000000002694bb0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_6.1, 5;
    %load/vec4 v0000000002694bb0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0000000002695830, 4;
    %vpi_call 9 73 "$fdisplay", v0000000002694110_0, S<0,vec4,u32> {1 0 0};
    %load/vec4 v0000000002694bb0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000002694bb0_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0000000000874fd0;
T_7 ;
    %wait E_00000000008bde20;
    %load/vec4 v0000000002693780_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %load/vec4 v0000000002693460_0;
    %store/vec4 v00000000026933c0_0, 0, 32;
    %jmp T_7.4;
T_7.0 ;
    %load/vec4 v0000000002693000_0;
    %store/vec4 v00000000026933c0_0, 0, 32;
    %jmp T_7.4;
T_7.1 ;
    %load/vec4 v0000000002693000_0;
    %store/vec4 v00000000026933c0_0, 0, 32;
    %jmp T_7.4;
T_7.2 ;
    %load/vec4 v0000000002692ec0_0;
    %store/vec4 v00000000026933c0_0, 0, 32;
    %jmp T_7.4;
T_7.4 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0000000000873670;
T_8 ;
    %wait E_00000000008bd5e0;
    %load/vec4 v00000000026955b0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_8.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000000026953d0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0000000002694ed0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_8.2, 4;
    %load/vec4 v00000000026966c0_0;
    %assign/vec4 v00000000026953d0_0, 0;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_00000000008734f0;
T_9 ;
    %vpi_func 3 30 "$fopen" 32, "../common_dump/data_memory_result.txt" {0 0 0};
    %store/vec4 v00000000008c3a00_0, 0, 32;
    %end;
    .thread T_9;
    .scope S_00000000008734f0;
T_10 ;
    %wait E_00000000008bd5e0;
    %load/vec4 v00000000008c51c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000008c5620_0, 0, 32;
T_10.2 ;
    %load/vec4 v00000000008c5620_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_10.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v00000000008c5620_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000008c3aa0, 0, 4;
    %load/vec4 v00000000008c5620_0;
    %addi 1, 0, 32;
    %store/vec4 v00000000008c5620_0, 0, 32;
    %jmp T_10.2;
T_10.3 ;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v00000000008c5760_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.4, 8;
    %load/vec4 v0000000002692060_0;
    %ix/getv 3, v00000000008c4ea0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000008c3aa0, 0, 4;
T_10.4 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_00000000008734f0;
T_11 ;
    %wait E_00000000008bd0e0;
    %vpi_call 3 47 "$display", "---dumping all the values stored in data memory---" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000008c5620_0, 0, 32;
T_11.0 ;
    %load/vec4 v00000000008c5620_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_11.1, 5;
    %vpi_call 3 49 "$fdisplay", v00000000008c3a00_0, &A<v00000000008c3aa0, v00000000008c5620_0 > {0 0 0};
    %load/vec4 v00000000008c5620_0;
    %addi 1, 0, 32;
    %store/vec4 v00000000008c5620_0, 0, 32;
    %jmp T_11.0;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0000000000898d80;
T_12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002697ca0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002697de0_0, 0, 1;
    %delay 11, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002697de0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000026975c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002697200_0, 0, 1;
    %end;
    .thread T_12;
    .scope S_0000000000898d80;
T_13 ;
    %delay 5, 0;
    %load/vec4 v0000000002697ca0_0;
    %inv;
    %store/vec4 v0000000002697ca0_0, 0, 1;
    %jmp T_13;
    .thread T_13;
    .scope S_0000000000898d80;
T_14 ;
    %wait E_00000000008be060;
    %load/vec4 v0000000002697340_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_14.0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000026975c0_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002697200_0, 0, 1;
    %delay 1, 0;
    %vpi_call 2 112 "$finish" {0 0 0};
T_14.0 ;
    %jmp T_14;
    .thread T_14, $push;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "tb_microprocessor.v";
    "./data_mem.v";
    "./../core/mips_processor.v";
    "./../core/alu_b_mux.v";
    "./../core/alu_unit.v";
    "./../core/control_unit.v";
    "./../core/pc_mux.v";
    "./../core/register_file.v";
    "./../core/write_data_mux.v";
    "./../core/write_reg_mux.v";
    "./instruction_mem_rom.v";
