

================================================================
== Vitis HLS Report for 'C_drain_IO_L1_out_22_x1'
================================================================
* Date:           Sat Sep  3 20:02:58 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        top
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  1.916 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-------+-------+---------+
    |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
    |   min   |   max   |    min    |    max    |  min  |  max  |   Type  |
    +---------+---------+-----------+-----------+-------+-------+---------+
    |    26138|    26138|  87.118 us|  87.118 us|  26138|  26138|     none|
    +---------+---------+-----------+-----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- C_drain_IO_L1_out_22_x1_loop_1     |     7296|     7296|       114|          -|          -|    64|        no|
        | + C_drain_IO_L1_out_22_x1_loop_2    |      112|      112|         7|          -|          -|    16|        no|
        |  ++ C_drain_IO_L1_out_22_x1_loop_3  |        2|        2|         1|          -|          -|     2|        no|
        |- C_drain_IO_L1_out_22_x1_loop_4     |    18840|    18840|      1570|          -|          -|    12|        no|
        | + C_drain_IO_L1_out_22_x1_loop_5    |     1568|     1568|        98|          -|          -|    16|        no|
        |  ++ C_drain_IO_L1_out_22_x1_loop_6  |       96|       96|         3|          -|          -|    32|        no|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 13
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 8 
3 --> 4 2 
4 --> 5 
5 --> 6 5 
6 --> 7 
7 --> 3 
8 --> 9 
9 --> 10 8 
10 --> 11 12 9 
11 --> 13 
12 --> 13 
13 --> 10 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.20>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %fifo_C_drain_C_drain_IO_L1_out_1_2_x1124, void @empty_649, i32 0, i32 0, void @empty_1225, i32 0, i32 0, void @empty_1225, void @empty_1225, void @empty_1225, i32 0, i32 0, i32 0, i32 0, void @empty_1225, void @empty_1225"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %fifo_C_drain_C_drain_IO_L1_out_1_1_x1123, void @empty_649, i32 0, i32 0, void @empty_1225, i32 0, i32 0, void @empty_1225, void @empty_1225, void @empty_1225, i32 0, i32 0, i32 0, i32 0, void @empty_1225, void @empty_1225"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_C_drain_PE_1_1_x197, void @empty_649, i32 0, i32 0, void @empty_1225, i32 0, i32 0, void @empty_1225, void @empty_1225, void @empty_1225, i32 0, i32 0, i32 0, i32 0, void @empty_1225, void @empty_1225"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.20ns)   --->   "%local_C_V = alloca i64 1" [./dut.cpp:11489]   --->   Operation 17 'alloca' 'local_C_V' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_1 : Operation 18 [1/1] (0.69ns)   --->   "%buf_data_split_V = alloca i64 1" [./dut.cpp:11491]   --->   Operation 18 'alloca' 'buf_data_split_V' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specmemcore_ln11489 = specmemcore void @_ssdm_op_SpecMemCore, i64 %local_C_V, i64 666, i64 22, i64 18446744073709551615" [./dut.cpp:11489]   --->   Operation 19 'specmemcore' 'specmemcore_ln11489' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%buf_data_split_V_addr = getelementptr i32 %buf_data_split_V, i64 0, i64 1"   --->   Operation 20 'getelementptr' 'buf_data_split_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%buf_data_split_V_addr_103 = getelementptr i32 %buf_data_split_V, i64 0, i64 0"   --->   Operation 21 'getelementptr' 'buf_data_split_V_addr_103' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.38ns)   --->   "%br_ln11497 = br void" [./dut.cpp:11497]   --->   Operation 22 'br' 'br_ln11497' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 0.70>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%c6_V = phi i7 %add_ln691, void, i7 0, void"   --->   Operation 23 'phi' 'c6_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.70ns)   --->   "%add_ln691 = add i7 %c6_V, i7 1"   --->   Operation 24 'add' 'add_ln691' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.59ns)   --->   "%icmp_ln890 = icmp_eq  i7 %c6_V, i7 64"   --->   Operation 25 'icmp' 'icmp_ln890' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 26 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln11497 = br i1 %icmp_ln890, void %.split11, void %.preheader.preheader" [./dut.cpp:11497]   --->   Operation 27 'br' 'br_ln11497' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%specloopname_ln11497 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1470" [./dut.cpp:11497]   --->   Operation 28 'specloopname' 'specloopname_ln11497' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%div_i_i120_udiv = partselect i5 @_ssdm_op_PartSelect.i5.i7.i32.i32, i7 %c6_V, i32 1, i32 5"   --->   Operation 29 'partselect' 'div_i_i120_udiv' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%empty = trunc i7 %c6_V"   --->   Operation 30 'trunc' 'empty' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%idxprom = zext i1 %empty"   --->   Operation 31 'zext' 'idxprom' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%buf_data_split_V_addr_104 = getelementptr i32 %buf_data_split_V, i64 0, i64 %idxprom"   --->   Operation 32 'getelementptr' 'buf_data_split_V_addr_104' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.38ns)   --->   "%br_ln11499 = br void" [./dut.cpp:11499]   --->   Operation 33 'br' 'br_ln11499' <Predicate = (!icmp_ln890)> <Delay = 0.38>
ST_2 : Operation 34 [1/1] (0.38ns)   --->   "%br_ln890 = br void %.preheader"   --->   Operation 34 'br' 'br_ln890' <Predicate = (icmp_ln890)> <Delay = 0.38>

State 3 <SV = 2> <Delay = 1.20>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%c7_V = phi i5 %add_ln691_729, void, i5 0, void %.split11"   --->   Operation 35 'phi' 'c7_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.70ns)   --->   "%add_ln691_729 = add i5 %c7_V, i5 1"   --->   Operation 36 'add' 'add_ln691_729' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %c7_V, i5 %div_i_i120_udiv" [./dut.cpp:11503]   --->   Operation 37 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln11503 = zext i10 %tmp_s" [./dut.cpp:11503]   --->   Operation 38 'zext' 'zext_ln11503' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%local_C_V_addr = getelementptr i64 %local_C_V, i64 0, i64 %zext_ln11503" [./dut.cpp:11503]   --->   Operation 39 'getelementptr' 'local_C_V_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.63ns)   --->   "%icmp_ln890_537 = icmp_eq  i5 %c7_V, i5 16"   --->   Operation 40 'icmp' 'icmp_ln890_537' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 41 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln11499 = br i1 %icmp_ln890_537, void %.split9, void" [./dut.cpp:11499]   --->   Operation 42 'br' 'br_ln11499' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [2/2] (1.20ns)   --->   "%buf_data_V = load i9 %local_C_V_addr" [./dut.cpp:11503]   --->   Operation 43 'load' 'buf_data_V' <Predicate = (!icmp_ln890_537)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 44 'br' 'br_ln0' <Predicate = (icmp_ln890_537)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.20>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%specloopname_ln11499 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1482" [./dut.cpp:11499]   --->   Operation 45 'specloopname' 'specloopname_ln11499' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [1/2] (1.20ns)   --->   "%buf_data_V = load i9 %local_C_V_addr" [./dut.cpp:11503]   --->   Operation 46 'load' 'buf_data_V' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_4 : Operation 47 [1/1] (0.38ns)   --->   "%br_ln11504 = br void" [./dut.cpp:11504]   --->   Operation 47 'br' 'br_ln11504' <Predicate = true> <Delay = 0.38>

State 5 <SV = 4> <Delay = 1.91>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%n_V = phi i2 %add_ln691_730, void %.split7, i2 0, void %.split9"   --->   Operation 48 'phi' 'n_V' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "%p_Val2_s = phi i64 %zext_ln1497, void %.split7, i64 %buf_data_V, void %.split9"   --->   Operation 49 'phi' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 50 [1/1] (0.43ns)   --->   "%add_ln691_730 = add i2 %n_V, i2 1"   --->   Operation 50 'add' 'add_ln691_730' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln878 = zext i2 %n_V"   --->   Operation 51 'zext' 'zext_ln878' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 52 [1/1] (0.34ns)   --->   "%icmp_ln878 = icmp_eq  i2 %n_V, i2 2"   --->   Operation 52 'icmp' 'icmp_ln878' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2"   --->   Operation 53 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln11504 = br i1 %icmp_ln878, void %.split7, void" [./dut.cpp:11504]   --->   Operation 54 'br' 'br_ln11504' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%specloopname_ln674 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1456"   --->   Operation 55 'specloopname' 'specloopname_ln674' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "%trunc_ln674 = trunc i64 %p_Val2_s"   --->   Operation 56 'trunc' 'trunc_ln674' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "%buf_data_split_V_addr_105 = getelementptr i32 %buf_data_split_V, i64 0, i64 %zext_ln878" [./dut.cpp:11505]   --->   Operation 57 'getelementptr' 'buf_data_split_V_addr_105' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_5 : Operation 58 [1/1] (0.69ns)   --->   "%store_ln11505 = store i32 %trunc_ln674, i1 %buf_data_split_V_addr_105" [./dut.cpp:11505]   --->   Operation 58 'store' 'store_ln11505' <Predicate = (!icmp_ln878)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "%r = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %p_Val2_s, i32 32, i32 63"   --->   Operation 59 'partselect' 'r' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln1497 = zext i32 %r"   --->   Operation 60 'zext' 'zext_ln1497' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 61 'br' 'br_ln0' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_5 : Operation 62 [1/1] (1.21ns)   --->   "%tmp = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %fifo_C_drain_PE_1_1_x197" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 62 'read' 'tmp' <Predicate = (icmp_ln878)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_5 : Operation 63 [1/1] (0.69ns)   --->   "%store_ln11515 = store i32 %tmp, i1 %buf_data_split_V_addr_104" [./dut.cpp:11515]   --->   Operation 63 'store' 'store_ln11515' <Predicate = (icmp_ln878)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>

State 6 <SV = 5> <Delay = 0.69>
ST_6 : Operation 64 [2/2] (0.69ns)   --->   "%v2_V = load i1 %buf_data_split_V_addr_103"   --->   Operation 64 'load' 'v2_V' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_6 : Operation 65 [2/2] (0.69ns)   --->   "%v1_V = load i1 %buf_data_split_V_addr"   --->   Operation 65 'load' 'v1_V' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>

State 7 <SV = 6> <Delay = 1.89>
ST_7 : Operation 66 [1/2] (0.69ns)   --->   "%v2_V = load i1 %buf_data_split_V_addr_103"   --->   Operation 66 'load' 'v2_V' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_7 : Operation 67 [1/2] (0.69ns)   --->   "%v1_V = load i1 %buf_data_split_V_addr"   --->   Operation 67 'load' 'v1_V' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_7 : Operation 68 [1/1] (0.00ns)   --->   "%p_Result_s = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %v1_V, i32 %v2_V"   --->   Operation 68 'bitconcatenate' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 69 [1/1] (1.20ns)   --->   "%store_ln11517 = store i64 %p_Result_s, i9 %local_C_V_addr" [./dut.cpp:11517]   --->   Operation 69 'store' 'store_ln11517' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_7 : Operation 70 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 70 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 8 <SV = 2> <Delay = 0.65>
ST_8 : Operation 71 [1/1] (0.00ns)   --->   "%c4_V = phi i4 %add_ln691_728, void, i4 1, void %.preheader.preheader"   --->   Operation 71 'phi' 'c4_V' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 72 [1/1] (0.65ns)   --->   "%icmp_ln890_536 = icmp_eq  i4 %c4_V, i4 13"   --->   Operation 72 'icmp' 'icmp_ln890_536' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 73 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 12, i64 12, i64 12"   --->   Operation 73 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 74 [1/1] (0.00ns)   --->   "%br_ln11520 = br i1 %icmp_ln890_536, void %.split5, void" [./dut.cpp:11520]   --->   Operation 74 'br' 'br_ln11520' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 75 [1/1] (0.00ns)   --->   "%specloopname_ln11520 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1366" [./dut.cpp:11520]   --->   Operation 75 'specloopname' 'specloopname_ln11520' <Predicate = (!icmp_ln890_536)> <Delay = 0.00>
ST_8 : Operation 76 [1/1] (0.65ns)   --->   "%cmp_i_i = icmp_eq  i4 %c4_V, i4 1"   --->   Operation 76 'icmp' 'cmp_i_i' <Predicate = (!icmp_ln890_536)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 77 [1/1] (0.38ns)   --->   "%br_ln11523 = br void" [./dut.cpp:11523]   --->   Operation 77 'br' 'br_ln11523' <Predicate = (!icmp_ln890_536)> <Delay = 0.38>
ST_8 : Operation 78 [1/1] (0.00ns)   --->   "%ret_ln11536 = ret" [./dut.cpp:11536]   --->   Operation 78 'ret' 'ret_ln11536' <Predicate = (icmp_ln890_536)> <Delay = 0.00>

State 9 <SV = 3> <Delay = 0.70>
ST_9 : Operation 79 [1/1] (0.00ns)   --->   "%c5_V = phi i5 %add_ln691_731, void, i5 0, void %.split5"   --->   Operation 79 'phi' 'c5_V' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 80 [1/1] (0.70ns)   --->   "%add_ln691_731 = add i5 %c5_V, i5 1"   --->   Operation 80 'add' 'add_ln691_731' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 81 [1/1] (0.00ns)   --->   "%trunc_ln11528 = trunc i5 %c5_V" [./dut.cpp:11528]   --->   Operation 81 'trunc' 'trunc_ln11528' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 82 [1/1] (0.00ns)   --->   "%tmp_358_cast = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i4.i5, i4 %trunc_ln11528, i5 0"   --->   Operation 82 'bitconcatenate' 'tmp_358_cast' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 83 [1/1] (0.63ns)   --->   "%icmp_ln890_538 = icmp_eq  i5 %c5_V, i5 16"   --->   Operation 83 'icmp' 'icmp_ln890_538' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 84 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 84 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 85 [1/1] (0.00ns)   --->   "%br_ln11523 = br i1 %icmp_ln890_538, void %.split3, void" [./dut.cpp:11523]   --->   Operation 85 'br' 'br_ln11523' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 86 [1/1] (0.00ns)   --->   "%specloopname_ln11523 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1498" [./dut.cpp:11523]   --->   Operation 86 'specloopname' 'specloopname_ln11523' <Predicate = (!icmp_ln890_538)> <Delay = 0.00>
ST_9 : Operation 87 [1/1] (0.38ns)   --->   "%br_ln11525 = br void" [./dut.cpp:11525]   --->   Operation 87 'br' 'br_ln11525' <Predicate = (!icmp_ln890_538)> <Delay = 0.38>
ST_9 : Operation 88 [1/1] (0.70ns)   --->   "%add_ln691_728 = add i4 %c4_V, i4 1"   --->   Operation 88 'add' 'add_ln691_728' <Predicate = (icmp_ln890_538)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 89 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader"   --->   Operation 89 'br' 'br_ln0' <Predicate = (icmp_ln890_538)> <Delay = 0.00>

State 10 <SV = 4> <Delay = 1.91>
ST_10 : Operation 90 [1/1] (0.00ns)   --->   "%c6_V_113 = phi i6 0, void %.split3, i6 %add_ln691_732, void"   --->   Operation 90 'phi' 'c6_V_113' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 91 [1/1] (0.70ns)   --->   "%add_ln691_732 = add i6 %c6_V_113, i6 1"   --->   Operation 91 'add' 'add_ln691_732' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 92 [1/1] (0.00ns)   --->   "%zext_ln11528 = zext i6 %c6_V_113" [./dut.cpp:11528]   --->   Operation 92 'zext' 'zext_ln11528' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 93 [1/1] (0.71ns)   --->   "%add_ln11528 = add i9 %tmp_358_cast, i9 %zext_ln11528" [./dut.cpp:11528]   --->   Operation 93 'add' 'add_ln11528' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 94 [1/1] (0.00ns)   --->   "%zext_ln11528_1 = zext i9 %add_ln11528" [./dut.cpp:11528]   --->   Operation 94 'zext' 'zext_ln11528_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 95 [1/1] (0.00ns)   --->   "%local_C_V_addr_35 = getelementptr i64 %local_C_V, i64 0, i64 %zext_ln11528_1" [./dut.cpp:11528]   --->   Operation 95 'getelementptr' 'local_C_V_addr_35' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 96 [1/1] (0.61ns)   --->   "%icmp_ln890_539 = icmp_eq  i6 %c6_V_113, i6 32"   --->   Operation 96 'icmp' 'icmp_ln890_539' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 97 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32"   --->   Operation 97 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 98 [1/1] (0.00ns)   --->   "%br_ln11525 = br i1 %icmp_ln890_539, void %.split, void" [./dut.cpp:11525]   --->   Operation 98 'br' 'br_ln11525' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 99 [1/1] (0.00ns)   --->   "%specloopname_ln11525 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1154" [./dut.cpp:11525]   --->   Operation 99 'specloopname' 'specloopname_ln11525' <Predicate = (!icmp_ln890_539)> <Delay = 0.00>
ST_10 : Operation 100 [1/1] (0.00ns)   --->   "%br_ln11527 = br i1 %cmp_i_i, void, void" [./dut.cpp:11527]   --->   Operation 100 'br' 'br_ln11527' <Predicate = (!icmp_ln890_539)> <Delay = 0.00>
ST_10 : Operation 101 [2/2] (1.20ns)   --->   "%local_C_V_load = load i9 %local_C_V_addr_35" [./dut.cpp:11528]   --->   Operation 101 'load' 'local_C_V_load' <Predicate = (!icmp_ln890_539 & cmp_i_i)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_10 : Operation 102 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 102 'br' 'br_ln0' <Predicate = (icmp_ln890_539)> <Delay = 0.00>

State 11 <SV = 5> <Delay = 1.21>
ST_11 : Operation 103 [1/1] (1.21ns)   --->   "%tmp_116 = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P0A, i64 %fifo_C_drain_C_drain_IO_L1_out_1_2_x1124" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 103 'read' 'tmp_116' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_11 : Operation 104 [1/1] (0.38ns)   --->   "%br_ln0 = br void"   --->   Operation 104 'br' 'br_ln0' <Predicate = true> <Delay = 0.38>

State 12 <SV = 5> <Delay = 1.20>
ST_12 : Operation 105 [1/2] (1.20ns)   --->   "%local_C_V_load = load i9 %local_C_V_addr_35" [./dut.cpp:11528]   --->   Operation 105 'load' 'local_C_V_load' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_12 : Operation 106 [1/1] (0.38ns)   --->   "%br_ln11529 = br void" [./dut.cpp:11529]   --->   Operation 106 'br' 'br_ln11529' <Predicate = true> <Delay = 0.38>

State 13 <SV = 6> <Delay = 1.21>
ST_13 : Operation 107 [1/1] (0.00ns)   --->   "%fifo_data_35 = phi i64 %local_C_V_load, void, i64 %tmp_116, void"   --->   Operation 107 'phi' 'fifo_data_35' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 108 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P0A, i64 %fifo_C_drain_C_drain_IO_L1_out_1_1_x1123, i64 %fifo_data_35" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 108 'write' 'write_ln174' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_13 : Operation 109 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 109 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ fifo_C_drain_C_drain_IO_L1_out_1_2_x1124]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_C_drain_C_drain_IO_L1_out_1_1_x1123]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_C_drain_PE_1_1_x197]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0         (specinterface    ) [ 00000000000000]
specinterface_ln0         (specinterface    ) [ 00000000000000]
specinterface_ln0         (specinterface    ) [ 00000000000000]
local_C_V                 (alloca           ) [ 00111111111111]
buf_data_split_V          (alloca           ) [ 00111111000000]
specmemcore_ln11489       (specmemcore      ) [ 00000000000000]
buf_data_split_V_addr     (getelementptr    ) [ 00111111000000]
buf_data_split_V_addr_103 (getelementptr    ) [ 00111111000000]
br_ln11497                (br               ) [ 01111111000000]
c6_V                      (phi              ) [ 00100000000000]
add_ln691                 (add              ) [ 01111111000000]
icmp_ln890                (icmp             ) [ 00111111000000]
speclooptripcount_ln0     (speclooptripcount) [ 00000000000000]
br_ln11497                (br               ) [ 00000000000000]
specloopname_ln11497      (specloopname     ) [ 00000000000000]
div_i_i120_udiv           (partselect       ) [ 00011111000000]
empty                     (trunc            ) [ 00000000000000]
idxprom                   (zext             ) [ 00000000000000]
buf_data_split_V_addr_104 (getelementptr    ) [ 00011111000000]
br_ln11499                (br               ) [ 00111111000000]
br_ln890                  (br               ) [ 00111111111111]
c7_V                      (phi              ) [ 00010000000000]
add_ln691_729             (add              ) [ 00111111000000]
tmp_s                     (bitconcatenate   ) [ 00000000000000]
zext_ln11503              (zext             ) [ 00000000000000]
local_C_V_addr            (getelementptr    ) [ 00001111000000]
icmp_ln890_537            (icmp             ) [ 00111111000000]
speclooptripcount_ln0     (speclooptripcount) [ 00000000000000]
br_ln11499                (br               ) [ 00000000000000]
br_ln0                    (br               ) [ 01111111000000]
specloopname_ln11499      (specloopname     ) [ 00000000000000]
buf_data_V                (load             ) [ 00111111000000]
br_ln11504                (br               ) [ 00111111000000]
n_V                       (phi              ) [ 00000100000000]
p_Val2_s                  (phi              ) [ 00000100000000]
add_ln691_730             (add              ) [ 00111111000000]
zext_ln878                (zext             ) [ 00000000000000]
icmp_ln878                (icmp             ) [ 00111111000000]
speclooptripcount_ln0     (speclooptripcount) [ 00000000000000]
br_ln11504                (br               ) [ 00000000000000]
specloopname_ln674        (specloopname     ) [ 00000000000000]
trunc_ln674               (trunc            ) [ 00000000000000]
buf_data_split_V_addr_105 (getelementptr    ) [ 00000000000000]
store_ln11505             (store            ) [ 00000000000000]
r                         (partselect       ) [ 00000000000000]
zext_ln1497               (zext             ) [ 00111111000000]
br_ln0                    (br               ) [ 00111111000000]
tmp                       (read             ) [ 00000000000000]
store_ln11515             (store            ) [ 00000000000000]
v2_V                      (load             ) [ 00000000000000]
v1_V                      (load             ) [ 00000000000000]
p_Result_s                (bitconcatenate   ) [ 00000000000000]
store_ln11517             (store            ) [ 00000000000000]
br_ln0                    (br               ) [ 00111111000000]
c4_V                      (phi              ) [ 00000000111111]
icmp_ln890_536            (icmp             ) [ 00000000111111]
speclooptripcount_ln0     (speclooptripcount) [ 00000000000000]
br_ln11520                (br               ) [ 00000000000000]
specloopname_ln11520      (specloopname     ) [ 00000000000000]
cmp_i_i                   (icmp             ) [ 00000000011111]
br_ln11523                (br               ) [ 00000000111111]
ret_ln11536               (ret              ) [ 00000000000000]
c5_V                      (phi              ) [ 00000000010000]
add_ln691_731             (add              ) [ 00000000111111]
trunc_ln11528             (trunc            ) [ 00000000000000]
tmp_358_cast              (bitconcatenate   ) [ 00000000001111]
icmp_ln890_538            (icmp             ) [ 00000000111111]
speclooptripcount_ln0     (speclooptripcount) [ 00000000000000]
br_ln11523                (br               ) [ 00000000000000]
specloopname_ln11523      (specloopname     ) [ 00000000000000]
br_ln11525                (br               ) [ 00000000111111]
add_ln691_728             (add              ) [ 00100000111111]
br_ln0                    (br               ) [ 00100000111111]
c6_V_113                  (phi              ) [ 00000000001000]
add_ln691_732             (add              ) [ 00000000111111]
zext_ln11528              (zext             ) [ 00000000000000]
add_ln11528               (add              ) [ 00000000000000]
zext_ln11528_1            (zext             ) [ 00000000000000]
local_C_V_addr_35         (getelementptr    ) [ 00000000000010]
icmp_ln890_539            (icmp             ) [ 00000000111111]
speclooptripcount_ln0     (speclooptripcount) [ 00000000000000]
br_ln11525                (br               ) [ 00000000000000]
specloopname_ln11525      (specloopname     ) [ 00000000000000]
br_ln11527                (br               ) [ 00000000000000]
br_ln0                    (br               ) [ 00000000111111]
tmp_116                   (read             ) [ 00000000111111]
br_ln0                    (br               ) [ 00000000111111]
local_C_V_load            (load             ) [ 00000000111111]
br_ln11529                (br               ) [ 00000000111111]
fifo_data_35              (phi              ) [ 00000000000001]
write_ln174               (write            ) [ 00000000000000]
br_ln0                    (br               ) [ 00000000111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="fifo_C_drain_C_drain_IO_L1_out_1_2_x1124">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_1_2_x1124"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="fifo_C_drain_C_drain_IO_L1_out_1_1_x1123">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_1_1_x1123"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="fifo_C_drain_PE_1_1_x197">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_C_drain_PE_1_1_x197"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_649"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1225"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1470"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i7.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i5.i5"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1482"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1456"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1366"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i4.i5"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1498"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1154"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i64P0A"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i64P0A"/></StgValue>
</bind>
</comp>

<comp id="104" class="1004" name="local_C_V_alloca_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="local_C_V/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="buf_data_split_V_alloca_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf_data_split_V/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="tmp_read_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="32" slack="0"/>
<pin id="114" dir="0" index="1" bw="32" slack="0"/>
<pin id="115" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp/5 "/>
</bind>
</comp>

<comp id="118" class="1004" name="tmp_116_read_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="64" slack="0"/>
<pin id="120" dir="0" index="1" bw="64" slack="0"/>
<pin id="121" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_116/11 "/>
</bind>
</comp>

<comp id="124" class="1004" name="write_ln174_write_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="0" slack="0"/>
<pin id="126" dir="0" index="1" bw="64" slack="0"/>
<pin id="127" dir="0" index="2" bw="64" slack="0"/>
<pin id="128" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/13 "/>
</bind>
</comp>

<comp id="131" class="1004" name="buf_data_split_V_addr_gep_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="32" slack="0"/>
<pin id="133" dir="0" index="1" bw="1" slack="0"/>
<pin id="134" dir="0" index="2" bw="1" slack="0"/>
<pin id="135" dir="1" index="3" bw="1" slack="5"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_data_split_V_addr/1 "/>
</bind>
</comp>

<comp id="139" class="1004" name="buf_data_split_V_addr_103_gep_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="32" slack="0"/>
<pin id="141" dir="0" index="1" bw="1" slack="0"/>
<pin id="142" dir="0" index="2" bw="1" slack="0"/>
<pin id="143" dir="1" index="3" bw="1" slack="5"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_data_split_V_addr_103/1 "/>
</bind>
</comp>

<comp id="147" class="1004" name="buf_data_split_V_addr_104_gep_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="149" dir="0" index="1" bw="1" slack="0"/>
<pin id="150" dir="0" index="2" bw="1" slack="0"/>
<pin id="151" dir="1" index="3" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_data_split_V_addr_104/2 "/>
</bind>
</comp>

<comp id="153" class="1004" name="local_C_V_addr_gep_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="155" dir="0" index="1" bw="1" slack="0"/>
<pin id="156" dir="0" index="2" bw="10" slack="0"/>
<pin id="157" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_C_V_addr/3 "/>
</bind>
</comp>

<comp id="159" class="1004" name="grp_access_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="9" slack="0"/>
<pin id="161" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="162" dir="0" index="2" bw="0" slack="4"/>
<pin id="182" dir="0" index="4" bw="9" slack="0"/>
<pin id="183" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="184" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="163" dir="1" index="3" bw="64" slack="1"/>
<pin id="185" dir="1" index="7" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="buf_data_V/3 store_ln11517/7 local_C_V_load/10 "/>
</bind>
</comp>

<comp id="165" class="1004" name="buf_data_split_V_addr_105_gep_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="167" dir="0" index="1" bw="1" slack="0"/>
<pin id="168" dir="0" index="2" bw="2" slack="0"/>
<pin id="169" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_data_split_V_addr_105/5 "/>
</bind>
</comp>

<comp id="171" class="1004" name="grp_access_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="1" slack="0"/>
<pin id="173" dir="0" index="1" bw="32" slack="0"/>
<pin id="174" dir="0" index="2" bw="0" slack="5"/>
<pin id="178" dir="0" index="4" bw="1" slack="2147483647"/>
<pin id="179" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="180" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="175" dir="1" index="3" bw="32" slack="0"/>
<pin id="181" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln11505/5 store_ln11515/5 v2_V/6 v1_V/6 "/>
</bind>
</comp>

<comp id="186" class="1004" name="local_C_V_addr_35_gep_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="188" dir="0" index="1" bw="1" slack="0"/>
<pin id="189" dir="0" index="2" bw="9" slack="0"/>
<pin id="190" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_C_V_addr_35/10 "/>
</bind>
</comp>

<comp id="193" class="1005" name="c6_V_reg_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="7" slack="1"/>
<pin id="195" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="c6_V (phireg) "/>
</bind>
</comp>

<comp id="197" class="1004" name="c6_V_phi_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="7" slack="0"/>
<pin id="199" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="200" dir="0" index="2" bw="1" slack="1"/>
<pin id="201" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="202" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c6_V/2 "/>
</bind>
</comp>

<comp id="204" class="1005" name="c7_V_reg_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="5" slack="1"/>
<pin id="206" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="c7_V (phireg) "/>
</bind>
</comp>

<comp id="208" class="1004" name="c7_V_phi_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="5" slack="0"/>
<pin id="210" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="211" dir="0" index="2" bw="1" slack="1"/>
<pin id="212" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="213" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c7_V/3 "/>
</bind>
</comp>

<comp id="215" class="1005" name="n_V_reg_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="2" slack="1"/>
<pin id="217" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="n_V (phireg) "/>
</bind>
</comp>

<comp id="219" class="1004" name="n_V_phi_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="2" slack="0"/>
<pin id="221" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="222" dir="0" index="2" bw="1" slack="1"/>
<pin id="223" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="224" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="n_V/5 "/>
</bind>
</comp>

<comp id="226" class="1005" name="p_Val2_s_reg_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="228" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opset="p_Val2_s (phireg) "/>
</bind>
</comp>

<comp id="229" class="1004" name="p_Val2_s_phi_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="32" slack="0"/>
<pin id="231" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="232" dir="0" index="2" bw="64" slack="1"/>
<pin id="233" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="234" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_s/5 "/>
</bind>
</comp>

<comp id="235" class="1005" name="c4_V_reg_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="4" slack="1"/>
<pin id="237" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c4_V (phireg) "/>
</bind>
</comp>

<comp id="239" class="1004" name="c4_V_phi_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="4" slack="1"/>
<pin id="241" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="242" dir="0" index="2" bw="1" slack="1"/>
<pin id="243" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="244" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c4_V/8 "/>
</bind>
</comp>

<comp id="247" class="1005" name="c5_V_reg_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="5" slack="1"/>
<pin id="249" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="c5_V (phireg) "/>
</bind>
</comp>

<comp id="251" class="1004" name="c5_V_phi_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="5" slack="0"/>
<pin id="253" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="254" dir="0" index="2" bw="1" slack="1"/>
<pin id="255" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="256" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c5_V/9 "/>
</bind>
</comp>

<comp id="258" class="1005" name="c6_V_113_reg_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="6" slack="1"/>
<pin id="260" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="c6_V_113 (phireg) "/>
</bind>
</comp>

<comp id="262" class="1004" name="c6_V_113_phi_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="1" slack="1"/>
<pin id="264" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="265" dir="0" index="2" bw="6" slack="0"/>
<pin id="266" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="267" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c6_V_113/10 "/>
</bind>
</comp>

<comp id="269" class="1005" name="fifo_data_35_reg_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="271" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opset="fifo_data_35 (phireg) "/>
</bind>
</comp>

<comp id="272" class="1004" name="fifo_data_35_phi_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="64" slack="1"/>
<pin id="274" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="275" dir="0" index="2" bw="64" slack="1"/>
<pin id="276" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="277" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="fifo_data_35/13 "/>
</bind>
</comp>

<comp id="279" class="1005" name="reg_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="64" slack="1"/>
<pin id="281" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="buf_data_V local_C_V_load "/>
</bind>
</comp>

<comp id="285" class="1004" name="add_ln691_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="7" slack="0"/>
<pin id="287" dir="0" index="1" bw="1" slack="0"/>
<pin id="288" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691/2 "/>
</bind>
</comp>

<comp id="291" class="1004" name="icmp_ln890_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="7" slack="0"/>
<pin id="293" dir="0" index="1" bw="7" slack="0"/>
<pin id="294" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890/2 "/>
</bind>
</comp>

<comp id="297" class="1004" name="div_i_i120_udiv_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="5" slack="0"/>
<pin id="299" dir="0" index="1" bw="7" slack="0"/>
<pin id="300" dir="0" index="2" bw="1" slack="0"/>
<pin id="301" dir="0" index="3" bw="4" slack="0"/>
<pin id="302" dir="1" index="4" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="div_i_i120_udiv/2 "/>
</bind>
</comp>

<comp id="307" class="1004" name="empty_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="7" slack="0"/>
<pin id="309" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/2 "/>
</bind>
</comp>

<comp id="311" class="1004" name="idxprom_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="1" slack="0"/>
<pin id="313" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="idxprom/2 "/>
</bind>
</comp>

<comp id="316" class="1004" name="add_ln691_729_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="5" slack="0"/>
<pin id="318" dir="0" index="1" bw="1" slack="0"/>
<pin id="319" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_729/3 "/>
</bind>
</comp>

<comp id="322" class="1004" name="tmp_s_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="10" slack="0"/>
<pin id="324" dir="0" index="1" bw="5" slack="0"/>
<pin id="325" dir="0" index="2" bw="5" slack="1"/>
<pin id="326" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/3 "/>
</bind>
</comp>

<comp id="329" class="1004" name="zext_ln11503_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="10" slack="0"/>
<pin id="331" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln11503/3 "/>
</bind>
</comp>

<comp id="334" class="1004" name="icmp_ln890_537_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="5" slack="0"/>
<pin id="336" dir="0" index="1" bw="5" slack="0"/>
<pin id="337" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_537/3 "/>
</bind>
</comp>

<comp id="340" class="1004" name="add_ln691_730_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="2" slack="0"/>
<pin id="342" dir="0" index="1" bw="1" slack="0"/>
<pin id="343" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_730/5 "/>
</bind>
</comp>

<comp id="346" class="1004" name="zext_ln878_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="2" slack="0"/>
<pin id="348" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln878/5 "/>
</bind>
</comp>

<comp id="351" class="1004" name="icmp_ln878_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="2" slack="0"/>
<pin id="353" dir="0" index="1" bw="2" slack="0"/>
<pin id="354" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln878/5 "/>
</bind>
</comp>

<comp id="357" class="1004" name="trunc_ln674_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="64" slack="0"/>
<pin id="359" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln674/5 "/>
</bind>
</comp>

<comp id="362" class="1004" name="r_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="32" slack="0"/>
<pin id="364" dir="0" index="1" bw="64" slack="0"/>
<pin id="365" dir="0" index="2" bw="7" slack="0"/>
<pin id="366" dir="0" index="3" bw="7" slack="0"/>
<pin id="367" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="r/5 "/>
</bind>
</comp>

<comp id="372" class="1004" name="zext_ln1497_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="32" slack="0"/>
<pin id="374" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1497/5 "/>
</bind>
</comp>

<comp id="376" class="1004" name="p_Result_s_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="64" slack="0"/>
<pin id="378" dir="0" index="1" bw="32" slack="0"/>
<pin id="379" dir="0" index="2" bw="32" slack="0"/>
<pin id="380" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_s/7 "/>
</bind>
</comp>

<comp id="385" class="1004" name="icmp_ln890_536_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="4" slack="0"/>
<pin id="387" dir="0" index="1" bw="3" slack="0"/>
<pin id="388" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_536/8 "/>
</bind>
</comp>

<comp id="391" class="1004" name="cmp_i_i_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="4" slack="0"/>
<pin id="393" dir="0" index="1" bw="1" slack="0"/>
<pin id="394" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp_i_i/8 "/>
</bind>
</comp>

<comp id="397" class="1004" name="add_ln691_731_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="5" slack="0"/>
<pin id="399" dir="0" index="1" bw="1" slack="0"/>
<pin id="400" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_731/9 "/>
</bind>
</comp>

<comp id="403" class="1004" name="trunc_ln11528_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="5" slack="0"/>
<pin id="405" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln11528/9 "/>
</bind>
</comp>

<comp id="407" class="1004" name="tmp_358_cast_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="9" slack="0"/>
<pin id="409" dir="0" index="1" bw="4" slack="0"/>
<pin id="410" dir="0" index="2" bw="1" slack="0"/>
<pin id="411" dir="1" index="3" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_358_cast/9 "/>
</bind>
</comp>

<comp id="415" class="1004" name="icmp_ln890_538_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="5" slack="0"/>
<pin id="417" dir="0" index="1" bw="5" slack="0"/>
<pin id="418" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_538/9 "/>
</bind>
</comp>

<comp id="421" class="1004" name="add_ln691_728_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="4" slack="1"/>
<pin id="423" dir="0" index="1" bw="1" slack="0"/>
<pin id="424" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_728/9 "/>
</bind>
</comp>

<comp id="427" class="1004" name="add_ln691_732_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="6" slack="0"/>
<pin id="429" dir="0" index="1" bw="1" slack="0"/>
<pin id="430" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_732/10 "/>
</bind>
</comp>

<comp id="433" class="1004" name="zext_ln11528_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="6" slack="0"/>
<pin id="435" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln11528/10 "/>
</bind>
</comp>

<comp id="437" class="1004" name="add_ln11528_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="9" slack="1"/>
<pin id="439" dir="0" index="1" bw="6" slack="0"/>
<pin id="440" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln11528/10 "/>
</bind>
</comp>

<comp id="442" class="1004" name="zext_ln11528_1_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="9" slack="0"/>
<pin id="444" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln11528_1/10 "/>
</bind>
</comp>

<comp id="447" class="1004" name="icmp_ln890_539_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="6" slack="0"/>
<pin id="449" dir="0" index="1" bw="6" slack="0"/>
<pin id="450" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_539/10 "/>
</bind>
</comp>

<comp id="453" class="1005" name="buf_data_split_V_addr_reg_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="1" slack="5"/>
<pin id="455" dir="1" index="1" bw="1" slack="5"/>
</pin_list>
<bind>
<opset="buf_data_split_V_addr "/>
</bind>
</comp>

<comp id="458" class="1005" name="buf_data_split_V_addr_103_reg_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="1" slack="5"/>
<pin id="460" dir="1" index="1" bw="1" slack="5"/>
</pin_list>
<bind>
<opset="buf_data_split_V_addr_103 "/>
</bind>
</comp>

<comp id="463" class="1005" name="add_ln691_reg_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="7" slack="0"/>
<pin id="465" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="add_ln691 "/>
</bind>
</comp>

<comp id="471" class="1005" name="div_i_i120_udiv_reg_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="5" slack="1"/>
<pin id="473" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="div_i_i120_udiv "/>
</bind>
</comp>

<comp id="476" class="1005" name="buf_data_split_V_addr_104_reg_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="1" slack="3"/>
<pin id="478" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="buf_data_split_V_addr_104 "/>
</bind>
</comp>

<comp id="481" class="1005" name="add_ln691_729_reg_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="5" slack="0"/>
<pin id="483" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="add_ln691_729 "/>
</bind>
</comp>

<comp id="486" class="1005" name="local_C_V_addr_reg_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="9" slack="1"/>
<pin id="488" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="local_C_V_addr "/>
</bind>
</comp>

<comp id="495" class="1005" name="add_ln691_730_reg_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="2" slack="0"/>
<pin id="497" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="add_ln691_730 "/>
</bind>
</comp>

<comp id="503" class="1005" name="zext_ln1497_reg_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="64" slack="0"/>
<pin id="505" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="zext_ln1497 "/>
</bind>
</comp>

<comp id="511" class="1005" name="cmp_i_i_reg_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="1" slack="2"/>
<pin id="513" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="cmp_i_i "/>
</bind>
</comp>

<comp id="515" class="1005" name="add_ln691_731_reg_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="5" slack="0"/>
<pin id="517" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="add_ln691_731 "/>
</bind>
</comp>

<comp id="520" class="1005" name="tmp_358_cast_reg_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="9" slack="1"/>
<pin id="522" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="tmp_358_cast "/>
</bind>
</comp>

<comp id="528" class="1005" name="add_ln691_728_reg_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="4" slack="1"/>
<pin id="530" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="add_ln691_728 "/>
</bind>
</comp>

<comp id="533" class="1005" name="add_ln691_732_reg_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="6" slack="0"/>
<pin id="535" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="add_ln691_732 "/>
</bind>
</comp>

<comp id="538" class="1005" name="local_C_V_addr_35_reg_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="9" slack="1"/>
<pin id="540" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="local_C_V_addr_35 "/>
</bind>
</comp>

<comp id="546" class="1005" name="tmp_116_reg_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="64" slack="1"/>
<pin id="548" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_116 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="107"><net_src comp="14" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="111"><net_src comp="14" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="116"><net_src comp="74" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="4" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="122"><net_src comp="100" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="0" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="129"><net_src comp="102" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="130"><net_src comp="2" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="136"><net_src comp="108" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="137"><net_src comp="24" pin="0"/><net_sink comp="131" pin=1"/></net>

<net id="138"><net_src comp="14" pin="0"/><net_sink comp="131" pin=2"/></net>

<net id="144"><net_src comp="108" pin="1"/><net_sink comp="139" pin=0"/></net>

<net id="145"><net_src comp="24" pin="0"/><net_sink comp="139" pin=1"/></net>

<net id="146"><net_src comp="24" pin="0"/><net_sink comp="139" pin=2"/></net>

<net id="152"><net_src comp="24" pin="0"/><net_sink comp="147" pin=1"/></net>

<net id="158"><net_src comp="24" pin="0"/><net_sink comp="153" pin=1"/></net>

<net id="164"><net_src comp="153" pin="3"/><net_sink comp="159" pin=0"/></net>

<net id="170"><net_src comp="24" pin="0"/><net_sink comp="165" pin=1"/></net>

<net id="176"><net_src comp="165" pin="3"/><net_sink comp="171" pin=0"/></net>

<net id="177"><net_src comp="112" pin="2"/><net_sink comp="171" pin=1"/></net>

<net id="191"><net_src comp="24" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="192"><net_src comp="186" pin="3"/><net_sink comp="159" pin=0"/></net>

<net id="196"><net_src comp="26" pin="0"/><net_sink comp="193" pin=0"/></net>

<net id="203"><net_src comp="193" pin="1"/><net_sink comp="197" pin=2"/></net>

<net id="207"><net_src comp="46" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="214"><net_src comp="204" pin="1"/><net_sink comp="208" pin=2"/></net>

<net id="218"><net_src comp="58" pin="0"/><net_sink comp="215" pin=0"/></net>

<net id="225"><net_src comp="215" pin="1"/><net_sink comp="219" pin=2"/></net>

<net id="238"><net_src comp="78" pin="0"/><net_sink comp="235" pin=0"/></net>

<net id="245"><net_src comp="235" pin="1"/><net_sink comp="239" pin=2"/></net>

<net id="246"><net_src comp="239" pin="4"/><net_sink comp="235" pin=0"/></net>

<net id="250"><net_src comp="46" pin="0"/><net_sink comp="247" pin=0"/></net>

<net id="257"><net_src comp="247" pin="1"/><net_sink comp="251" pin=2"/></net>

<net id="261"><net_src comp="90" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="268"><net_src comp="258" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="278"><net_src comp="272" pin="4"/><net_sink comp="124" pin=2"/></net>

<net id="282"><net_src comp="159" pin="3"/><net_sink comp="279" pin=0"/></net>

<net id="283"><net_src comp="279" pin="1"/><net_sink comp="229" pin=2"/></net>

<net id="284"><net_src comp="279" pin="1"/><net_sink comp="272" pin=0"/></net>

<net id="289"><net_src comp="197" pin="4"/><net_sink comp="285" pin=0"/></net>

<net id="290"><net_src comp="28" pin="0"/><net_sink comp="285" pin=1"/></net>

<net id="295"><net_src comp="197" pin="4"/><net_sink comp="291" pin=0"/></net>

<net id="296"><net_src comp="30" pin="0"/><net_sink comp="291" pin=1"/></net>

<net id="303"><net_src comp="40" pin="0"/><net_sink comp="297" pin=0"/></net>

<net id="304"><net_src comp="197" pin="4"/><net_sink comp="297" pin=1"/></net>

<net id="305"><net_src comp="42" pin="0"/><net_sink comp="297" pin=2"/></net>

<net id="306"><net_src comp="44" pin="0"/><net_sink comp="297" pin=3"/></net>

<net id="310"><net_src comp="197" pin="4"/><net_sink comp="307" pin=0"/></net>

<net id="314"><net_src comp="307" pin="1"/><net_sink comp="311" pin=0"/></net>

<net id="315"><net_src comp="311" pin="1"/><net_sink comp="147" pin=2"/></net>

<net id="320"><net_src comp="208" pin="4"/><net_sink comp="316" pin=0"/></net>

<net id="321"><net_src comp="48" pin="0"/><net_sink comp="316" pin=1"/></net>

<net id="327"><net_src comp="50" pin="0"/><net_sink comp="322" pin=0"/></net>

<net id="328"><net_src comp="208" pin="4"/><net_sink comp="322" pin=1"/></net>

<net id="332"><net_src comp="322" pin="3"/><net_sink comp="329" pin=0"/></net>

<net id="333"><net_src comp="329" pin="1"/><net_sink comp="153" pin=2"/></net>

<net id="338"><net_src comp="208" pin="4"/><net_sink comp="334" pin=0"/></net>

<net id="339"><net_src comp="52" pin="0"/><net_sink comp="334" pin=1"/></net>

<net id="344"><net_src comp="219" pin="4"/><net_sink comp="340" pin=0"/></net>

<net id="345"><net_src comp="60" pin="0"/><net_sink comp="340" pin=1"/></net>

<net id="349"><net_src comp="219" pin="4"/><net_sink comp="346" pin=0"/></net>

<net id="350"><net_src comp="346" pin="1"/><net_sink comp="165" pin=2"/></net>

<net id="355"><net_src comp="219" pin="4"/><net_sink comp="351" pin=0"/></net>

<net id="356"><net_src comp="62" pin="0"/><net_sink comp="351" pin=1"/></net>

<net id="360"><net_src comp="229" pin="4"/><net_sink comp="357" pin=0"/></net>

<net id="361"><net_src comp="357" pin="1"/><net_sink comp="171" pin=1"/></net>

<net id="368"><net_src comp="68" pin="0"/><net_sink comp="362" pin=0"/></net>

<net id="369"><net_src comp="229" pin="4"/><net_sink comp="362" pin=1"/></net>

<net id="370"><net_src comp="70" pin="0"/><net_sink comp="362" pin=2"/></net>

<net id="371"><net_src comp="72" pin="0"/><net_sink comp="362" pin=3"/></net>

<net id="375"><net_src comp="362" pin="4"/><net_sink comp="372" pin=0"/></net>

<net id="381"><net_src comp="76" pin="0"/><net_sink comp="376" pin=0"/></net>

<net id="382"><net_src comp="171" pin="3"/><net_sink comp="376" pin=1"/></net>

<net id="383"><net_src comp="171" pin="7"/><net_sink comp="376" pin=2"/></net>

<net id="384"><net_src comp="376" pin="3"/><net_sink comp="159" pin=4"/></net>

<net id="389"><net_src comp="239" pin="4"/><net_sink comp="385" pin=0"/></net>

<net id="390"><net_src comp="80" pin="0"/><net_sink comp="385" pin=1"/></net>

<net id="395"><net_src comp="239" pin="4"/><net_sink comp="391" pin=0"/></net>

<net id="396"><net_src comp="78" pin="0"/><net_sink comp="391" pin=1"/></net>

<net id="401"><net_src comp="251" pin="4"/><net_sink comp="397" pin=0"/></net>

<net id="402"><net_src comp="48" pin="0"/><net_sink comp="397" pin=1"/></net>

<net id="406"><net_src comp="251" pin="4"/><net_sink comp="403" pin=0"/></net>

<net id="412"><net_src comp="86" pin="0"/><net_sink comp="407" pin=0"/></net>

<net id="413"><net_src comp="403" pin="1"/><net_sink comp="407" pin=1"/></net>

<net id="414"><net_src comp="46" pin="0"/><net_sink comp="407" pin=2"/></net>

<net id="419"><net_src comp="251" pin="4"/><net_sink comp="415" pin=0"/></net>

<net id="420"><net_src comp="52" pin="0"/><net_sink comp="415" pin=1"/></net>

<net id="425"><net_src comp="235" pin="1"/><net_sink comp="421" pin=0"/></net>

<net id="426"><net_src comp="78" pin="0"/><net_sink comp="421" pin=1"/></net>

<net id="431"><net_src comp="262" pin="4"/><net_sink comp="427" pin=0"/></net>

<net id="432"><net_src comp="92" pin="0"/><net_sink comp="427" pin=1"/></net>

<net id="436"><net_src comp="262" pin="4"/><net_sink comp="433" pin=0"/></net>

<net id="441"><net_src comp="433" pin="1"/><net_sink comp="437" pin=1"/></net>

<net id="445"><net_src comp="437" pin="2"/><net_sink comp="442" pin=0"/></net>

<net id="446"><net_src comp="442" pin="1"/><net_sink comp="186" pin=2"/></net>

<net id="451"><net_src comp="262" pin="4"/><net_sink comp="447" pin=0"/></net>

<net id="452"><net_src comp="94" pin="0"/><net_sink comp="447" pin=1"/></net>

<net id="456"><net_src comp="131" pin="3"/><net_sink comp="453" pin=0"/></net>

<net id="457"><net_src comp="453" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="461"><net_src comp="139" pin="3"/><net_sink comp="458" pin=0"/></net>

<net id="462"><net_src comp="458" pin="1"/><net_sink comp="171" pin=2"/></net>

<net id="466"><net_src comp="285" pin="2"/><net_sink comp="463" pin=0"/></net>

<net id="467"><net_src comp="463" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="474"><net_src comp="297" pin="4"/><net_sink comp="471" pin=0"/></net>

<net id="475"><net_src comp="471" pin="1"/><net_sink comp="322" pin=2"/></net>

<net id="479"><net_src comp="147" pin="3"/><net_sink comp="476" pin=0"/></net>

<net id="480"><net_src comp="476" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="484"><net_src comp="316" pin="2"/><net_sink comp="481" pin=0"/></net>

<net id="485"><net_src comp="481" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="489"><net_src comp="153" pin="3"/><net_sink comp="486" pin=0"/></net>

<net id="490"><net_src comp="486" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="491"><net_src comp="486" pin="1"/><net_sink comp="159" pin=2"/></net>

<net id="498"><net_src comp="340" pin="2"/><net_sink comp="495" pin=0"/></net>

<net id="499"><net_src comp="495" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="506"><net_src comp="372" pin="1"/><net_sink comp="503" pin=0"/></net>

<net id="507"><net_src comp="503" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="514"><net_src comp="391" pin="2"/><net_sink comp="511" pin=0"/></net>

<net id="518"><net_src comp="397" pin="2"/><net_sink comp="515" pin=0"/></net>

<net id="519"><net_src comp="515" pin="1"/><net_sink comp="251" pin=0"/></net>

<net id="523"><net_src comp="407" pin="3"/><net_sink comp="520" pin=0"/></net>

<net id="524"><net_src comp="520" pin="1"/><net_sink comp="437" pin=0"/></net>

<net id="531"><net_src comp="421" pin="2"/><net_sink comp="528" pin=0"/></net>

<net id="532"><net_src comp="528" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="536"><net_src comp="427" pin="2"/><net_sink comp="533" pin=0"/></net>

<net id="537"><net_src comp="533" pin="1"/><net_sink comp="262" pin=2"/></net>

<net id="541"><net_src comp="186" pin="3"/><net_sink comp="538" pin=0"/></net>

<net id="542"><net_src comp="538" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="549"><net_src comp="118" pin="2"/><net_sink comp="546" pin=0"/></net>

<net id="550"><net_src comp="546" pin="1"/><net_sink comp="272" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: fifo_C_drain_C_drain_IO_L1_out_1_1_x1123 | {13 }
 - Input state : 
	Port: C_drain_IO_L1_out_22_x1 : fifo_C_drain_C_drain_IO_L1_out_1_2_x1124 | {11 }
	Port: C_drain_IO_L1_out_22_x1 : fifo_C_drain_PE_1_1_x197 | {5 }
  - Chain level:
	State 1
		specmemcore_ln11489 : 1
		buf_data_split_V_addr : 1
		buf_data_split_V_addr_103 : 1
	State 2
		add_ln691 : 1
		icmp_ln890 : 1
		br_ln11497 : 2
		div_i_i120_udiv : 1
		empty : 1
		idxprom : 2
		buf_data_split_V_addr_104 : 3
	State 3
		add_ln691_729 : 1
		tmp_s : 1
		zext_ln11503 : 2
		local_C_V_addr : 3
		icmp_ln890_537 : 1
		br_ln11499 : 2
		buf_data_V : 4
	State 4
	State 5
		add_ln691_730 : 1
		zext_ln878 : 1
		icmp_ln878 : 1
		br_ln11504 : 2
		trunc_ln674 : 1
		buf_data_split_V_addr_105 : 2
		store_ln11505 : 3
		r : 1
		zext_ln1497 : 2
	State 6
	State 7
		p_Result_s : 1
		store_ln11517 : 2
	State 8
		icmp_ln890_536 : 1
		br_ln11520 : 2
		cmp_i_i : 1
	State 9
		add_ln691_731 : 1
		trunc_ln11528 : 1
		tmp_358_cast : 2
		icmp_ln890_538 : 1
		br_ln11523 : 2
	State 10
		add_ln691_732 : 1
		zext_ln11528 : 1
		add_ln11528 : 2
		zext_ln11528_1 : 3
		local_C_V_addr_35 : 4
		icmp_ln890_539 : 1
		br_ln11525 : 2
		local_C_V_load : 5
	State 11
	State 12
	State 13
		write_ln174 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|
| Operation|      Functional Unit     |    FF   |   LUT   |
|----------|--------------------------|---------|---------|
|          |     add_ln691_fu_285     |    0    |    14   |
|          |   add_ln691_729_fu_316   |    0    |    12   |
|          |   add_ln691_730_fu_340   |    0    |    9    |
|    add   |   add_ln691_731_fu_397   |    0    |    12   |
|          |   add_ln691_728_fu_421   |    0    |    12   |
|          |   add_ln691_732_fu_427   |    0    |    13   |
|          |    add_ln11528_fu_437    |    0    |    16   |
|----------|--------------------------|---------|---------|
|          |     icmp_ln890_fu_291    |    0    |    10   |
|          |   icmp_ln890_537_fu_334  |    0    |    9    |
|          |     icmp_ln878_fu_351    |    0    |    8    |
|   icmp   |   icmp_ln890_536_fu_385  |    0    |    9    |
|          |      cmp_i_i_fu_391      |    0    |    9    |
|          |   icmp_ln890_538_fu_415  |    0    |    9    |
|          |   icmp_ln890_539_fu_447  |    0    |    10   |
|----------|--------------------------|---------|---------|
|   read   |      tmp_read_fu_112     |    0    |    0    |
|          |    tmp_116_read_fu_118   |    0    |    0    |
|----------|--------------------------|---------|---------|
|   write  | write_ln174_write_fu_124 |    0    |    0    |
|----------|--------------------------|---------|---------|
|partselect|  div_i_i120_udiv_fu_297  |    0    |    0    |
|          |         r_fu_362         |    0    |    0    |
|----------|--------------------------|---------|---------|
|          |       empty_fu_307       |    0    |    0    |
|   trunc  |    trunc_ln674_fu_357    |    0    |    0    |
|          |   trunc_ln11528_fu_403   |    0    |    0    |
|----------|--------------------------|---------|---------|
|          |      idxprom_fu_311      |    0    |    0    |
|          |    zext_ln11503_fu_329   |    0    |    0    |
|   zext   |     zext_ln878_fu_346    |    0    |    0    |
|          |    zext_ln1497_fu_372    |    0    |    0    |
|          |    zext_ln11528_fu_433   |    0    |    0    |
|          |   zext_ln11528_1_fu_442  |    0    |    0    |
|----------|--------------------------|---------|---------|
|          |       tmp_s_fu_322       |    0    |    0    |
|bitconcatenate|     p_Result_s_fu_376    |    0    |    0    |
|          |    tmp_358_cast_fu_407   |    0    |    0    |
|----------|--------------------------|---------|---------|
|   Total  |                          |    0    |   152   |
|----------|--------------------------|---------|---------|

Memories:
+----------------+--------+--------+--------+
|                |  BRAM  |   FF   |   LUT  |
+----------------+--------+--------+--------+
|buf_data_split_V|    0   |   32   |   33   |
|    local_C_V   |    2   |    0   |    0   |
+----------------+--------+--------+--------+
|      Total     |    2   |   32   |   33   |
+----------------+--------+--------+--------+

* Register list:
+---------------------------------+--------+
|                                 |   FF   |
+---------------------------------+--------+
|      add_ln691_728_reg_528      |    4   |
|      add_ln691_729_reg_481      |    5   |
|      add_ln691_730_reg_495      |    2   |
|      add_ln691_731_reg_515      |    5   |
|      add_ln691_732_reg_533      |    6   |
|        add_ln691_reg_463        |    7   |
|buf_data_split_V_addr_103_reg_458|    1   |
|buf_data_split_V_addr_104_reg_476|    1   |
|  buf_data_split_V_addr_reg_453  |    1   |
|           c4_V_reg_235          |    4   |
|           c5_V_reg_247          |    5   |
|         c6_V_113_reg_258        |    6   |
|           c6_V_reg_193          |    7   |
|           c7_V_reg_204          |    5   |
|         cmp_i_i_reg_511         |    1   |
|     div_i_i120_udiv_reg_471     |    5   |
|       fifo_data_35_reg_269      |   64   |
|    local_C_V_addr_35_reg_538    |    9   |
|      local_C_V_addr_reg_486     |    9   |
|           n_V_reg_215           |    2   |
|         p_Val2_s_reg_226        |   64   |
|             reg_279             |   64   |
|         tmp_116_reg_546         |   64   |
|       tmp_358_cast_reg_520      |    9   |
|       zext_ln1497_reg_503       |   64   |
+---------------------------------+--------+
|              Total              |   414  |
+---------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_159 |  p0  |   4  |   9  |   36   ||    20   |
| grp_access_fu_171 |  p0  |   3  |   1  |    3   ||    14   |
| grp_access_fu_171 |  p1  |   2  |  32  |   64   ||    9    |
|    c4_V_reg_235   |  p0  |   2  |   4  |    8   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   111  || 1.64657 ||    52   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    -   |    -   |    0   |   152  |
|   Memory  |    2   |    -   |   32   |   33   |
|Multiplexer|    -   |    1   |    -   |   52   |
|  Register |    -   |    -   |   414  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    2   |    1   |   446  |   237  |
+-----------+--------+--------+--------+--------+
