Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Reading design: top_level.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top_level.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "top_level"
Output Format                      : NGC
Target Device                      : xc7a100t-3-csg324

---- Source Options
Top Module Name                    : top_level
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\Jesus\Documents\Xilinx_Files\CECS301Lab4\pixel_controller.v" into library work
Parsing module <pixel_controller>.
Analyzing Verilog file "C:\Users\Jesus\Documents\Xilinx_Files\CECS301Lab4\pixel_clk.v" into library work
Parsing module <pixel_clk>.
Analyzing Verilog file "C:\Users\Jesus\Documents\Xilinx_Files\CECS301Lab4\hexto7segment.v" into library work
Parsing module <hexto7segment>.
Analyzing Verilog file "C:\Users\Jesus\Documents\Xilinx_Files\CECS301Lab4\ad_mux.v" into library work
Parsing module <ad_mux>.
Analyzing Verilog file "C:\Users\Jesus\Documents\Xilinx_Files\CECS301Lab4\top_level.v" into library work
Parsing module <top_level>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <top_level>.

Elaborating module <pixel_clk>.

Elaborating module <pixel_controller>.

Elaborating module <ad_mux>.

Elaborating module <hexto7segment>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <top_level>.
    Related source file is "C:\Users\Jesus\Documents\Xilinx_Files\CECS301Lab4\top_level.v".
    Found 1-bit tristate buffer for signal <disp0<3>> created at line 39
    Found 1-bit tristate buffer for signal <disp0<2>> created at line 39
    Found 1-bit tristate buffer for signal <disp0<1>> created at line 39
    Found 1-bit tristate buffer for signal <disp0<0>> created at line 39
    Summary:
	inferred   4 Tristate(s).
Unit <top_level> synthesized.

Synthesizing Unit <pixel_clk>.
    Related source file is "C:\Users\Jesus\Documents\Xilinx_Files\CECS301Lab4\pixel_clk.v".
    Found 32-bit register for signal <i>.
    Found 1-bit register for signal <clk_out>.
    Found 32-bit adder for signal <i[31]_GND_6_o_add_2_OUT> created at line 36.
    Found 32-bit comparator greater for signal <i[31]_GND_6_o_LessThan_2_o> created at line 31
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  33 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <pixel_clk> synthesized.

Synthesizing Unit <pixel_controller>.
    Related source file is "C:\Users\Jesus\Documents\Xilinx_Files\CECS301Lab4\pixel_controller.v".
    Found 1-bit register for signal <a1>.
    Found 1-bit register for signal <a2>.
    Found 1-bit register for signal <a3>.
    Found 1-bit register for signal <a4>.
    Found 1-bit register for signal <a5>.
    Found 1-bit register for signal <a6>.
    Found 1-bit register for signal <a7>.
    Found 1-bit register for signal <a0>.
    Found 3-bit register for signal <seg_sel>.
    Found 32-bit register for signal <i>.
    Found 32-bit adder for signal <i[31]_GND_7_o_add_20_OUT> created at line 50.
    Found 8x3-bit Read Only RAM for signal <i[31]_GND_7_o_select_11_OUT>
    Found 32-bit comparator greater for signal <GND_7_o_i[31]_LessThan_2_o> created at line 38
    Summary:
	inferred   1 RAM(s).
	inferred   1 Adder/Subtractor(s).
	inferred  43 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <pixel_controller> synthesized.

Synthesizing Unit <ad_mux>.
    Related source file is "C:\Users\Jesus\Documents\Xilinx_Files\CECS301Lab4\ad_mux.v".
    Summary:
	no macro.
Unit <ad_mux> synthesized.

Synthesizing Unit <hexto7segment>.
    Related source file is "C:\Users\Jesus\Documents\Xilinx_Files\CECS301Lab4\hexto7segment.v".
    Found 16x7-bit Read Only RAM for signal <disp>
    Summary:
	inferred   1 RAM(s).
Unit <hexto7segment> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 16x7-bit single-port Read Only RAM                    : 1
 8x3-bit single-port Read Only RAM                     : 1
# Adders/Subtractors                                   : 2
 32-bit adder                                          : 2
# Registers                                            : 12
 1-bit register                                        : 9
 3-bit register                                        : 1
 32-bit register                                       : 2
# Comparators                                          : 2
 32-bit comparator greater                             : 2
# Multiplexers                                         : 2
 32-bit 2-to-1 multiplexer                             : 2
# Tristates                                            : 4
 1-bit tristate buffer                                 : 4

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <hexto7segment>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_disp> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 7-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <Q>             |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <disp>          |          |
    -----------------------------------------------------------------------
Unit <hexto7segment> synthesized (advanced).

Synthesizing (advanced) Unit <pixel_clk>.
The following registers are absorbed into counter <i>: 1 register on signal <i>.
Unit <pixel_clk> synthesized (advanced).

Synthesizing (advanced) Unit <pixel_controller>.
The following registers are absorbed into counter <i>: 1 register on signal <i>.
INFO:Xst:3217 - HDL ADVISOR - Register <seg_sel> currently described with an asynchronous reset, could be combined with distributed RAM <Mram_i[31]_GND_7_o_select_11_OUT> for implementation on block RAM resources if you made this reset synchronous instead.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 3-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <i<2:0>>        |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <pixel_controller> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 16x7-bit single-port distributed Read Only RAM        : 1
 8x3-bit single-port distributed Read Only RAM         : 1
# Counters                                             : 2
 32-bit up counter                                     : 2
# Registers                                            : 12
 Flip-Flops                                            : 12
# Comparators                                          : 2
 32-bit comparator greater                             : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <top_level> ...

Optimizing unit <pixel_controller> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block top_level, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 76
 Flip-Flops                                            : 76

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : top_level.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 266
#      GND                         : 1
#      LUT2                        : 70
#      LUT3                        : 11
#      LUT4                        : 4
#      LUT5                        : 19
#      LUT6                        : 20
#      MUXCY                       : 76
#      VCC                         : 1
#      XORCY                       : 64
# FlipFlops/Latches                : 76
#      FDC                         : 65
#      FDCE                        : 3
#      FDPE                        : 8
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 16
#      IBUF                        : 1
#      OBUF                        : 15

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              76  out of  126800     0%  
 Number of Slice LUTs:                  124  out of  63400     0%  
    Number used as Logic:               124  out of  63400     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    126
   Number with an unused Flip Flop:      50  out of    126    39%  
   Number with an unused LUT:             2  out of    126     1%  
   Number of fully used LUT-FF pairs:    74  out of    126    58%  
   Number of unique control sets:         3

IO Utilization: 
 Number of IOs:                          17
 Number of bonded IOBs:                  17  out of    210     8%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                2  out of     32     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 33    |
pixel/clk_out                      | BUFG                   | 43    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 3.557ns (Maximum Frequency: 281.145MHz)
   Minimum input arrival time before clock: 0.743ns
   Maximum output required time after clock: 1.277ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 3.557ns (frequency: 281.145MHz)
  Total number of paths / destination ports: 29701 / 33
-------------------------------------------------------------------------
Delay:               3.557ns (Levels of Logic = 41)
  Source:            pixel/i_0 (FF)
  Destination:       pixel/i_31 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: pixel/i_0 to pixel/i_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.361   0.688  pixel/i_0 (pixel/i_0)
     LUT5:I0->O            1   0.097   0.000  pixel/Mcompar_i[31]_GND_6_o_LessThan_2_o_lut<0> (pixel/Mcompar_i[31]_GND_6_o_LessThan_2_o_lut<0>)
     MUXCY:S->O            1   0.353   0.000  pixel/Mcompar_i[31]_GND_6_o_LessThan_2_o_cy<0> (pixel/Mcompar_i[31]_GND_6_o_LessThan_2_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  pixel/Mcompar_i[31]_GND_6_o_LessThan_2_o_cy<1> (pixel/Mcompar_i[31]_GND_6_o_LessThan_2_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  pixel/Mcompar_i[31]_GND_6_o_LessThan_2_o_cy<2> (pixel/Mcompar_i[31]_GND_6_o_LessThan_2_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  pixel/Mcompar_i[31]_GND_6_o_LessThan_2_o_cy<3> (pixel/Mcompar_i[31]_GND_6_o_LessThan_2_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  pixel/Mcompar_i[31]_GND_6_o_LessThan_2_o_cy<4> (pixel/Mcompar_i[31]_GND_6_o_LessThan_2_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  pixel/Mcompar_i[31]_GND_6_o_LessThan_2_o_cy<5> (pixel/Mcompar_i[31]_GND_6_o_LessThan_2_o_cy<5>)
     MUXCY:CI->O          34   0.023   0.402  pixel/Mcompar_i[31]_GND_6_o_LessThan_2_o_cy<6> (pixel/Mcompar_i[31]_GND_6_o_LessThan_2_o_cy<6>)
     LUT2:I1->O            1   0.097   0.000  pixel/Mcount_i_lut<0> (pixel/Mcount_i_lut<0>)
     MUXCY:S->O            1   0.353   0.000  pixel/Mcount_i_cy<0> (pixel/Mcount_i_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  pixel/Mcount_i_cy<1> (pixel/Mcount_i_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  pixel/Mcount_i_cy<2> (pixel/Mcount_i_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  pixel/Mcount_i_cy<3> (pixel/Mcount_i_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  pixel/Mcount_i_cy<4> (pixel/Mcount_i_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  pixel/Mcount_i_cy<5> (pixel/Mcount_i_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  pixel/Mcount_i_cy<6> (pixel/Mcount_i_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  pixel/Mcount_i_cy<7> (pixel/Mcount_i_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  pixel/Mcount_i_cy<8> (pixel/Mcount_i_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  pixel/Mcount_i_cy<9> (pixel/Mcount_i_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  pixel/Mcount_i_cy<10> (pixel/Mcount_i_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  pixel/Mcount_i_cy<11> (pixel/Mcount_i_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  pixel/Mcount_i_cy<12> (pixel/Mcount_i_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  pixel/Mcount_i_cy<13> (pixel/Mcount_i_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  pixel/Mcount_i_cy<14> (pixel/Mcount_i_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  pixel/Mcount_i_cy<15> (pixel/Mcount_i_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  pixel/Mcount_i_cy<16> (pixel/Mcount_i_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  pixel/Mcount_i_cy<17> (pixel/Mcount_i_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  pixel/Mcount_i_cy<18> (pixel/Mcount_i_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  pixel/Mcount_i_cy<19> (pixel/Mcount_i_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  pixel/Mcount_i_cy<20> (pixel/Mcount_i_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  pixel/Mcount_i_cy<21> (pixel/Mcount_i_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  pixel/Mcount_i_cy<22> (pixel/Mcount_i_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  pixel/Mcount_i_cy<23> (pixel/Mcount_i_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  pixel/Mcount_i_cy<24> (pixel/Mcount_i_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  pixel/Mcount_i_cy<25> (pixel/Mcount_i_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  pixel/Mcount_i_cy<26> (pixel/Mcount_i_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  pixel/Mcount_i_cy<27> (pixel/Mcount_i_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  pixel/Mcount_i_cy<28> (pixel/Mcount_i_cy<28>)
     MUXCY:CI->O           1   0.023   0.000  pixel/Mcount_i_cy<29> (pixel/Mcount_i_cy<29>)
     MUXCY:CI->O           0   0.023   0.000  pixel/Mcount_i_cy<30> (pixel/Mcount_i_cy<30>)
     XORCY:CI->O           1   0.370   0.000  pixel/Mcount_i_xor<31> (pixel/Mcount_i31)
     FDC:D                     0.008          pixel/i_31
    ----------------------------------------
    Total                      3.557ns (2.467ns logic, 1.090ns route)
                                       (69.4% logic, 30.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'pixel/clk_out'
  Clock period: 3.548ns (frequency: 281.815MHz)
  Total number of paths / destination ports: 33334 / 54
-------------------------------------------------------------------------
Delay:               3.548ns (Levels of Logic = 40)
  Source:            pxl_ctrl/i_4 (FF)
  Destination:       pxl_ctrl/i_31 (FF)
  Source Clock:      pixel/clk_out rising
  Destination Clock: pixel/clk_out rising

  Data Path: pxl_ctrl/i_4 to pxl_ctrl/i_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              5   0.361   0.702  pxl_ctrl/i_4 (pxl_ctrl/i_4)
     LUT5:I0->O            1   0.097   0.000  pxl_ctrl/Mcompar_GND_7_o_i[31]_LessThan_2_o_lut<0> (pxl_ctrl/Mcompar_GND_7_o_i[31]_LessThan_2_o_lut<0>)
     MUXCY:S->O            1   0.353   0.000  pxl_ctrl/Mcompar_GND_7_o_i[31]_LessThan_2_o_cy<0> (pxl_ctrl/Mcompar_GND_7_o_i[31]_LessThan_2_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  pxl_ctrl/Mcompar_GND_7_o_i[31]_LessThan_2_o_cy<1> (pxl_ctrl/Mcompar_GND_7_o_i[31]_LessThan_2_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  pxl_ctrl/Mcompar_GND_7_o_i[31]_LessThan_2_o_cy<2> (pxl_ctrl/Mcompar_GND_7_o_i[31]_LessThan_2_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  pxl_ctrl/Mcompar_GND_7_o_i[31]_LessThan_2_o_cy<3> (pxl_ctrl/Mcompar_GND_7_o_i[31]_LessThan_2_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  pxl_ctrl/Mcompar_GND_7_o_i[31]_LessThan_2_o_cy<4> (pxl_ctrl/Mcompar_GND_7_o_i[31]_LessThan_2_o_cy<4>)
     MUXCY:CI->O          33   0.023   0.402  pxl_ctrl/Mcompar_GND_7_o_i[31]_LessThan_2_o_cy<5> (pxl_ctrl/GND_7_o_i[31]_LessThan_2_o_inv)
     LUT2:I1->O            1   0.097   0.000  pxl_ctrl/Mcount_i_lut<0> (pxl_ctrl/Mcount_i_lut<0>)
     MUXCY:S->O            1   0.353   0.000  pxl_ctrl/Mcount_i_cy<0> (pxl_ctrl/Mcount_i_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  pxl_ctrl/Mcount_i_cy<1> (pxl_ctrl/Mcount_i_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  pxl_ctrl/Mcount_i_cy<2> (pxl_ctrl/Mcount_i_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  pxl_ctrl/Mcount_i_cy<3> (pxl_ctrl/Mcount_i_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  pxl_ctrl/Mcount_i_cy<4> (pxl_ctrl/Mcount_i_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  pxl_ctrl/Mcount_i_cy<5> (pxl_ctrl/Mcount_i_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  pxl_ctrl/Mcount_i_cy<6> (pxl_ctrl/Mcount_i_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  pxl_ctrl/Mcount_i_cy<7> (pxl_ctrl/Mcount_i_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  pxl_ctrl/Mcount_i_cy<8> (pxl_ctrl/Mcount_i_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  pxl_ctrl/Mcount_i_cy<9> (pxl_ctrl/Mcount_i_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  pxl_ctrl/Mcount_i_cy<10> (pxl_ctrl/Mcount_i_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  pxl_ctrl/Mcount_i_cy<11> (pxl_ctrl/Mcount_i_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  pxl_ctrl/Mcount_i_cy<12> (pxl_ctrl/Mcount_i_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  pxl_ctrl/Mcount_i_cy<13> (pxl_ctrl/Mcount_i_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  pxl_ctrl/Mcount_i_cy<14> (pxl_ctrl/Mcount_i_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  pxl_ctrl/Mcount_i_cy<15> (pxl_ctrl/Mcount_i_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  pxl_ctrl/Mcount_i_cy<16> (pxl_ctrl/Mcount_i_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  pxl_ctrl/Mcount_i_cy<17> (pxl_ctrl/Mcount_i_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  pxl_ctrl/Mcount_i_cy<18> (pxl_ctrl/Mcount_i_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  pxl_ctrl/Mcount_i_cy<19> (pxl_ctrl/Mcount_i_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  pxl_ctrl/Mcount_i_cy<20> (pxl_ctrl/Mcount_i_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  pxl_ctrl/Mcount_i_cy<21> (pxl_ctrl/Mcount_i_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  pxl_ctrl/Mcount_i_cy<22> (pxl_ctrl/Mcount_i_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  pxl_ctrl/Mcount_i_cy<23> (pxl_ctrl/Mcount_i_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  pxl_ctrl/Mcount_i_cy<24> (pxl_ctrl/Mcount_i_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  pxl_ctrl/Mcount_i_cy<25> (pxl_ctrl/Mcount_i_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  pxl_ctrl/Mcount_i_cy<26> (pxl_ctrl/Mcount_i_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  pxl_ctrl/Mcount_i_cy<27> (pxl_ctrl/Mcount_i_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  pxl_ctrl/Mcount_i_cy<28> (pxl_ctrl/Mcount_i_cy<28>)
     MUXCY:CI->O           1   0.023   0.000  pxl_ctrl/Mcount_i_cy<29> (pxl_ctrl/Mcount_i_cy<29>)
     MUXCY:CI->O           0   0.023   0.000  pxl_ctrl/Mcount_i_cy<30> (pxl_ctrl/Mcount_i_cy<30>)
     XORCY:CI->O           1   0.370   0.000  pxl_ctrl/Mcount_i_xor<31> (pxl_ctrl/Mcount_i31)
     FDC:D                     0.008          pxl_ctrl/i_31
    ----------------------------------------
    Total                      3.548ns (2.444ns logic, 1.104ns route)
                                       (68.9% logic, 31.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 33 / 33
-------------------------------------------------------------------------
Offset:              0.743ns (Levels of Logic = 1)
  Source:            reset (PAD)
  Destination:       pixel/i_0 (FF)
  Destination Clock: clk rising

  Data Path: reset to pixel/i_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            76   0.001   0.393  reset_IBUF (reset_IBUF)
     FDC:CLR                   0.349          pixel/i_0
    ----------------------------------------
    Total                      0.743ns (0.350ns logic, 0.393ns route)
                                       (47.1% logic, 52.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'pixel/clk_out'
  Total number of paths / destination ports: 43 / 43
-------------------------------------------------------------------------
Offset:              0.743ns (Levels of Logic = 1)
  Source:            reset (PAD)
  Destination:       pxl_ctrl/i_31 (FF)
  Destination Clock: pixel/clk_out rising

  Data Path: reset to pxl_ctrl/i_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            76   0.001   0.393  reset_IBUF (reset_IBUF)
     FDPE:PRE                  0.349          pxl_ctrl/a3
    ----------------------------------------
    Total                      0.743ns (0.350ns logic, 0.393ns route)
                                       (47.1% logic, 52.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'pixel/clk_out'
  Total number of paths / destination ports: 29 / 15
-------------------------------------------------------------------------
Offset:              1.277ns (Levels of Logic = 2)
  Source:            pxl_ctrl/seg_sel_0 (FF)
  Destination:       display<6> (PAD)
  Source Clock:      pixel/clk_out rising

  Data Path: pxl_ctrl/seg_sel_0 to display<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             7   0.361   0.539  pxl_ctrl/seg_sel_0 (pxl_ctrl/seg_sel_0)
     LUT3:I0->O            1   0.097   0.279  hex/Mram_disp21 (display_2_OBUF)
     OBUF:I->O                 0.000          display_2_OBUF (display<2>)
    ----------------------------------------
    Total                      1.277ns (0.458ns logic, 0.819ns route)
                                       (35.9% logic, 64.1% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.557|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock pixel/clk_out
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
pixel/clk_out  |    3.548|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 9.00 secs
Total CPU time to Xst completion: 8.65 secs
 
--> 

Total memory usage is 414308 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    2 (   0 filtered)

