// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.


// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

//
// This file contains Slow Corner delays for the design using part EP4CE115F29C7,
// with speed grade 7, core voltage 1.2V, and temperature 0 Celsius
//

// 
// This SDF file should be used for ModelSim-Altera (VHDL) only
// 

(DELAYFILE
  (SDFVERSION "2.1")
  (DESIGN "vgacontroller")
  (DATE "10/02/2015 22:40:19")
  (VENDOR "Altera")
  (PROGRAM "Quartus II 32-bit")
  (VERSION "Version 13.0.0 Build 156 04/24/2013 SJ Full Version")
  (DIVIDER .)
  (TIMESCALE 1 ps)

  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a24\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1522:1522:1522) (1513:1513:1513))
        (PORT d[1] (1486:1486:1486) (1474:1474:1474))
        (PORT d[2] (1875:1875:1875) (1741:1741:1741))
        (PORT d[3] (1875:1875:1875) (1777:1777:1777))
        (PORT d[4] (1902:1902:1902) (1906:1906:1906))
        (PORT d[5] (1454:1454:1454) (1442:1442:1442))
        (PORT d[6] (1677:1677:1677) (1652:1652:1652))
        (PORT d[7] (1484:1484:1484) (1488:1488:1488))
        (PORT d[8] (1508:1508:1508) (1510:1510:1510))
        (PORT d[9] (1703:1703:1703) (1684:1684:1684))
        (PORT d[10] (1808:1808:1808) (1683:1683:1683))
        (PORT d[11] (1499:1499:1499) (1508:1508:1508))
        (PORT d[12] (1774:1774:1774) (1753:1753:1753))
        (PORT clk (2252:2252:2252) (2279:2279:2279))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a24\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2252:2252:2252) (2279:2279:2279))
        (PORT d[0] (1309:1309:1309) (1269:1269:1269))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a24\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2253:2253:2253) (2280:2280:2280))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a24\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2239:2239:2239))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a24\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1371:1371:1371))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a24\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1372:1372:1372))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a24\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a24\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a15\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1539:1539:1539) (1542:1542:1542))
        (PORT d[1] (1761:1761:1761) (1726:1726:1726))
        (PORT d[2] (1672:1672:1672) (1619:1619:1619))
        (PORT d[3] (1751:1751:1751) (1729:1729:1729))
        (PORT d[4] (1761:1761:1761) (1756:1756:1756))
        (PORT d[5] (1773:1773:1773) (1755:1755:1755))
        (PORT d[6] (1788:1788:1788) (1769:1769:1769))
        (PORT d[7] (1519:1519:1519) (1523:1523:1523))
        (PORT d[8] (1499:1499:1499) (1503:1503:1503))
        (PORT d[9] (1782:1782:1782) (1770:1770:1770))
        (PORT d[10] (1985:1985:1985) (1939:1939:1939))
        (PORT d[11] (1508:1508:1508) (1519:1519:1519))
        (PORT d[12] (1786:1786:1786) (1763:1763:1763))
        (PORT clk (2238:2238:2238) (2268:2268:2268))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a15\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2238:2238:2238) (2268:2268:2268))
        (PORT d[0] (1557:1557:1557) (1482:1482:1482))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a15\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2239:2239:2239) (2269:2269:2269))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a15\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2228:2228:2228))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a15\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1360:1360:1360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a15\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a15\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1361:1361:1361))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a15\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1361:1361:1361))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a25\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1519:1519:1519) (1406:1406:1406))
        (PORT d[1] (1308:1308:1308) (1228:1228:1228))
        (PORT d[2] (1422:1422:1422) (1407:1407:1407))
        (PORT d[3] (1250:1250:1250) (1183:1183:1183))
        (PORT d[4] (1699:1699:1699) (1640:1640:1640))
        (PORT d[5] (1543:1543:1543) (1557:1557:1557))
        (PORT d[6] (1407:1407:1407) (1366:1366:1366))
        (PORT d[7] (1653:1653:1653) (1580:1580:1580))
        (PORT d[8] (1270:1270:1270) (1202:1202:1202))
        (PORT d[9] (1069:1069:1069) (1017:1017:1017))
        (PORT d[10] (1885:1885:1885) (1798:1798:1798))
        (PORT d[11] (1250:1250:1250) (1190:1190:1190))
        (PORT d[12] (1581:1581:1581) (1500:1500:1500))
        (PORT clk (2277:2277:2277) (2304:2304:2304))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a25\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2277:2277:2277) (2304:2304:2304))
        (PORT d[0] (1106:1106:1106) (997:997:997))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a25\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2278:2278:2278) (2305:2305:2305))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a25\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2238:2238:2238) (2264:2264:2264))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a25\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1401:1401:1401) (1396:1396:1396))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a25\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1402:1402:1402) (1397:1397:1397))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a25\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1402:1402:1402) (1397:1397:1397))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a25\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1402:1402:1402) (1397:1397:1397))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a7\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1829:1829:1829) (1722:1722:1722))
        (PORT d[1] (1804:1804:1804) (1788:1788:1788))
        (PORT d[2] (1825:1825:1825) (1798:1798:1798))
        (PORT d[3] (1893:1893:1893) (1896:1896:1896))
        (PORT d[4] (1740:1740:1740) (1716:1716:1716))
        (PORT d[5] (1529:1529:1529) (1541:1541:1541))
        (PORT d[6] (1724:1724:1724) (1653:1653:1653))
        (PORT d[7] (1627:1627:1627) (1550:1550:1550))
        (PORT d[8] (1670:1670:1670) (1597:1597:1597))
        (PORT d[9] (1940:1940:1940) (1820:1820:1820))
        (PORT d[10] (2190:2190:2190) (2193:2193:2193))
        (PORT d[11] (1639:1639:1639) (1581:1581:1581))
        (PORT d[12] (1900:1900:1900) (1801:1801:1801))
        (PORT clk (2262:2262:2262) (2289:2289:2289))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a7\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2262:2262:2262) (2289:2289:2289))
        (PORT d[0] (1123:1123:1123) (1020:1020:1020))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a7\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2263:2263:2263) (2290:2290:2290))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a7\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2249:2249:2249))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a7\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1381:1381:1381))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a7\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1387:1387:1387) (1382:1382:1382))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a7\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1387:1387:1387) (1382:1382:1382))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a7\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1387:1387:1387) (1382:1382:1382))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a17\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1420:1420:1420) (1387:1387:1387))
        (PORT d[1] (1634:1634:1634) (1546:1546:1546))
        (PORT d[2] (1432:1432:1432) (1380:1380:1380))
        (PORT d[3] (1518:1518:1518) (1490:1490:1490))
        (PORT d[4] (1105:1105:1105) (1078:1078:1078))
        (PORT d[5] (795:795:795) (785:785:785))
        (PORT d[6] (1288:1288:1288) (1222:1222:1222))
        (PORT d[7] (1388:1388:1388) (1334:1334:1334))
        (PORT d[8] (1372:1372:1372) (1335:1335:1335))
        (PORT d[9] (1628:1628:1628) (1550:1550:1550))
        (PORT d[10] (1688:1688:1688) (1624:1624:1624))
        (PORT d[11] (1370:1370:1370) (1324:1324:1324))
        (PORT d[12] (1386:1386:1386) (1335:1335:1335))
        (PORT clk (2257:2257:2257) (2284:2284:2284))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a17\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2257:2257:2257) (2284:2284:2284))
        (PORT d[0] (1118:1118:1118) (999:999:999))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a17\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2258:2258:2258) (2285:2285:2285))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a17\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2244:2244:2244))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a17\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1376:1376:1376))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a17\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1377:1377:1377))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a17\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1377:1377:1377))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a17\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1377:1377:1377))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a8\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2169:2169:2169) (2065:2065:2065))
        (PORT d[1] (2115:2115:2115) (2083:2083:2083))
        (PORT d[2] (1770:1770:1770) (1753:1753:1753))
        (PORT d[3] (1982:1982:1982) (1923:1923:1923))
        (PORT d[4] (1720:1720:1720) (1698:1698:1698))
        (PORT d[5] (1841:1841:1841) (1837:1837:1837))
        (PORT d[6] (1796:1796:1796) (1777:1777:1777))
        (PORT d[7] (1916:1916:1916) (1820:1820:1820))
        (PORT d[8] (1966:1966:1966) (1876:1876:1876))
        (PORT d[9] (1910:1910:1910) (1825:1825:1825))
        (PORT d[10] (2004:2004:2004) (1942:1942:1942))
        (PORT d[11] (1959:1959:1959) (1879:1879:1879))
        (PORT d[12] (1953:1953:1953) (1874:1874:1874))
        (PORT clk (2246:2246:2246) (2272:2272:2272))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a8\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2246:2246:2246) (2272:2272:2272))
        (PORT d[0] (1433:1433:1433) (1312:1312:1312))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a8\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2247:2247:2247) (2273:2273:2273))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a8\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2232:2232:2232))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a8\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1364:1364:1364))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a8\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1365:1365:1365))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a8\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a8\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a21\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1451:1451:1451) (1412:1412:1412))
        (PORT d[1] (1748:1748:1748) (1713:1713:1713))
        (PORT d[2] (1498:1498:1498) (1447:1447:1447))
        (PORT d[3] (1501:1501:1501) (1475:1475:1475))
        (PORT d[4] (1132:1132:1132) (1096:1096:1096))
        (PORT d[5] (795:795:795) (786:786:786))
        (PORT d[6] (1287:1287:1287) (1238:1238:1238))
        (PORT d[7] (1370:1370:1370) (1310:1310:1310))
        (PORT d[8] (1366:1366:1366) (1324:1324:1324))
        (PORT d[9] (1635:1635:1635) (1557:1557:1557))
        (PORT d[10] (1714:1714:1714) (1648:1648:1648))
        (PORT d[11] (1356:1356:1356) (1306:1306:1306))
        (PORT d[12] (1425:1425:1425) (1372:1372:1372))
        (PORT clk (2254:2254:2254) (2280:2280:2280))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a21\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2254:2254:2254) (2280:2280:2280))
        (PORT d[0] (1156:1156:1156) (1043:1043:1043))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a21\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2255:2255:2255) (2281:2281:2281))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a21\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2240:2240:2240))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a21\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1372:1372:1372))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a21\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1373:1373:1373))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a21\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1373:1373:1373))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a21\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1373:1373:1373))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a30\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2188:2188:2188) (2086:2086:2086))
        (PORT d[1] (2162:2162:2162) (2136:2136:2136))
        (PORT d[2] (1804:1804:1804) (1764:1764:1764))
        (PORT d[3] (1851:1851:1851) (1864:1864:1864))
        (PORT d[4] (1723:1723:1723) (1701:1701:1701))
        (PORT d[5] (1831:1831:1831) (1825:1825:1825))
        (PORT d[6] (1626:1626:1626) (1581:1581:1581))
        (PORT d[7] (1688:1688:1688) (1618:1618:1618))
        (PORT d[8] (1984:1984:1984) (1901:1901:1901))
        (PORT d[9] (1966:1966:1966) (1877:1877:1877))
        (PORT d[10] (1973:1973:1973) (1898:1898:1898))
        (PORT d[11] (1963:1963:1963) (1881:1881:1881))
        (PORT d[12] (1881:1881:1881) (1786:1786:1786))
        (PORT clk (2255:2255:2255) (2281:2281:2281))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a30\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2255:2255:2255) (2281:2281:2281))
        (PORT d[0] (1369:1369:1369) (1239:1239:1239))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a30\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2256:2256:2256) (2282:2282:2282))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a30\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2241:2241:2241))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a30\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1373:1373:1373))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a30\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1374:1374:1374))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a30\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1374:1374:1374))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a30\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1374:1374:1374))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a22\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1818:1818:1818) (1686:1686:1686))
        (PORT d[1] (1481:1481:1481) (1454:1454:1454))
        (PORT d[2] (1795:1795:1795) (1754:1754:1754))
        (PORT d[3] (1506:1506:1506) (1390:1390:1390))
        (PORT d[4] (1683:1683:1683) (1661:1661:1661))
        (PORT d[5] (1530:1530:1530) (1538:1538:1538))
        (PORT d[6] (1386:1386:1386) (1340:1340:1340))
        (PORT d[7] (1408:1408:1408) (1359:1359:1359))
        (PORT d[8] (1372:1372:1372) (1306:1306:1306))
        (PORT d[9] (1661:1661:1661) (1580:1580:1580))
        (PORT d[10] (2214:2214:2214) (2114:2114:2114))
        (PORT d[11] (1655:1655:1655) (1581:1581:1581))
        (PORT d[12] (1605:1605:1605) (1520:1520:1520))
        (PORT clk (2271:2271:2271) (2297:2297:2297))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a22\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2271:2271:2271) (2297:2297:2297))
        (PORT d[0] (1099:1099:1099) (992:992:992))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a22\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2272:2272:2272) (2298:2298:2298))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a22\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2257:2257:2257))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a22\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1395:1395:1395) (1389:1389:1389))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a22\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1396:1396:1396) (1390:1390:1390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a22\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1396:1396:1396) (1390:1390:1390))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a22\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1396:1396:1396) (1390:1390:1390))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a4\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1139:1139:1139) (1119:1119:1119))
        (PORT d[1] (1150:1150:1150) (1116:1116:1116))
        (PORT d[2] (870:870:870) (866:866:866))
        (PORT d[3] (1173:1173:1173) (1155:1155:1155))
        (PORT d[4] (1424:1424:1424) (1384:1384:1384))
        (PORT d[5] (1125:1125:1125) (1103:1103:1103))
        (PORT d[6] (1113:1113:1113) (1076:1076:1076))
        (PORT d[7] (1356:1356:1356) (1310:1310:1310))
        (PORT d[8] (1317:1317:1317) (1241:1241:1241))
        (PORT d[9] (1290:1290:1290) (1227:1227:1227))
        (PORT d[10] (1045:1045:1045) (1003:1003:1003))
        (PORT d[11] (1067:1067:1067) (1017:1017:1017))
        (PORT d[12] (1043:1043:1043) (1006:1006:1006))
        (PORT clk (2256:2256:2256) (2285:2285:2285))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a4\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2256:2256:2256) (2285:2285:2285))
        (PORT d[0] (1409:1409:1409) (1288:1288:1288))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a4\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2257:2257:2257) (2286:2286:2286))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a4\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2245:2245:2245))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a4\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1377:1377:1377))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a4\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1378:1378:1378))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a4\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1378:1378:1378))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a4\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1378:1378:1378))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a5\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1516:1516:1516) (1402:1402:1402))
        (PORT d[1] (1460:1460:1460) (1444:1444:1444))
        (PORT d[2] (1494:1494:1494) (1477:1477:1477))
        (PORT d[3] (1773:1773:1773) (1653:1653:1653))
        (PORT d[4] (1655:1655:1655) (1597:1597:1597))
        (PORT d[5] (1822:1822:1822) (1808:1808:1808))
        (PORT d[6] (1410:1410:1410) (1356:1356:1356))
        (PORT d[7] (1320:1320:1320) (1270:1270:1270))
        (PORT d[8] (1364:1364:1364) (1302:1302:1302))
        (PORT d[9] (1654:1654:1654) (1572:1572:1572))
        (PORT d[10] (1938:1938:1938) (1828:1828:1828))
        (PORT d[11] (1398:1398:1398) (1340:1340:1340))
        (PORT d[12] (1560:1560:1560) (1476:1476:1476))
        (PORT clk (2276:2276:2276) (2302:2302:2302))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a5\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2276:2276:2276) (2302:2302:2302))
        (PORT d[0] (1086:1086:1086) (963:963:963))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a5\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2277:2277:2277) (2303:2303:2303))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a5\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2237:2237:2237) (2262:2262:2262))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a5\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1400:1400:1400) (1394:1394:1394))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a5\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1401:1401:1401) (1395:1395:1395))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a5\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1401:1401:1401) (1395:1395:1395))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a5\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1401:1401:1401) (1395:1395:1395))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a9\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1453:1453:1453) (1421:1421:1421))
        (PORT d[1] (1744:1744:1744) (1730:1730:1730))
        (PORT d[2] (1492:1492:1492) (1431:1431:1431))
        (PORT d[3] (1476:1476:1476) (1450:1450:1450))
        (PORT d[4] (1396:1396:1396) (1350:1350:1350))
        (PORT d[5] (1139:1139:1139) (1114:1114:1114))
        (PORT d[6] (1340:1340:1340) (1265:1265:1265))
        (PORT d[7] (1382:1382:1382) (1325:1325:1325))
        (PORT d[8] (1715:1715:1715) (1658:1658:1658))
        (PORT d[9] (1667:1667:1667) (1589:1589:1589))
        (PORT d[10] (1988:1988:1988) (1904:1904:1904))
        (PORT d[11] (1417:1417:1417) (1364:1364:1364))
        (PORT d[12] (1382:1382:1382) (1320:1320:1320))
        (PORT clk (2250:2250:2250) (2277:2277:2277))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a9\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2277:2277:2277))
        (PORT d[0] (1442:1442:1442) (1325:1325:1325))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a9\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2278:2278:2278))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a9\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2211:2211) (2237:2237:2237))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a9\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1369:1369:1369))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a9\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1370:1370:1370))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a9\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1370:1370:1370))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a9\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1370:1370:1370))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a0\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1741:1741:1741) (1626:1626:1626))
        (PORT d[1] (1738:1738:1738) (1595:1595:1595))
        (PORT d[2] (1821:1821:1821) (1790:1790:1790))
        (PORT d[3] (1725:1725:1725) (1698:1698:1698))
        (PORT d[4] (1838:1838:1838) (1726:1726:1726))
        (PORT d[5] (1838:1838:1838) (1848:1848:1848))
        (PORT d[6] (1756:1756:1756) (1693:1693:1693))
        (PORT d[7] (1922:1922:1922) (1827:1827:1827))
        (PORT d[8] (1669:1669:1669) (1582:1582:1582))
        (PORT d[9] (1623:1623:1623) (1550:1550:1550))
        (PORT d[10] (1785:1785:1785) (1664:1664:1664))
        (PORT d[11] (1747:1747:1747) (1715:1715:1715))
        (PORT d[12] (1903:1903:1903) (1809:1809:1809))
        (PORT clk (2264:2264:2264) (2293:2293:2293))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a0\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2264:2264:2264) (2293:2293:2293))
        (PORT d[0] (1376:1376:1376) (1253:1253:1253))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a0\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2265:2265:2265) (2294:2294:2294))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a0\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2253:2253:2253))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a0\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1388:1388:1388) (1385:1385:1385))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a0\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1386:1386:1386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a0\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1386:1386:1386))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a0\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1386:1386:1386))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a1\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1724:1724:1724) (1671:1671:1671))
        (PORT d[1] (1774:1774:1774) (1762:1762:1762))
        (PORT d[2] (1830:1830:1830) (1764:1764:1764))
        (PORT d[3] (1827:1827:1827) (1786:1786:1786))
        (PORT d[4] (1449:1449:1449) (1395:1395:1395))
        (PORT d[5] (1129:1129:1129) (1106:1106:1106))
        (PORT d[6] (1636:1636:1636) (1570:1570:1570))
        (PORT d[7] (1683:1683:1683) (1608:1608:1608))
        (PORT d[8] (1662:1662:1662) (1602:1602:1602))
        (PORT d[9] (1675:1675:1675) (1595:1595:1595))
        (PORT d[10] (2046:2046:2046) (1971:1971:1971))
        (PORT d[11] (1674:1674:1674) (1609:1609:1609))
        (PORT d[12] (1732:1732:1732) (1661:1661:1661))
        (PORT clk (2236:2236:2236) (2264:2264:2264))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a1\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2264:2264:2264))
        (PORT d[0] (1409:1409:1409) (1282:1282:1282))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a1\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2237:2237:2237) (2265:2265:2265))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a1\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2224:2224:2224))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a1\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1356:1356:1356))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a1\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1357:1357:1357))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a1\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1357:1357:1357))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a1\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1357:1357:1357))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a28\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1498:1498:1498) (1403:1403:1403))
        (PORT d[1] (1445:1445:1445) (1429:1429:1429))
        (PORT d[2] (1516:1516:1516) (1511:1511:1511))
        (PORT d[3] (1735:1735:1735) (1606:1606:1606))
        (PORT d[4] (1350:1350:1350) (1318:1318:1318))
        (PORT d[5] (1472:1472:1472) (1460:1460:1460))
        (PORT d[6] (1389:1389:1389) (1337:1337:1337))
        (PORT d[7] (1387:1387:1387) (1338:1338:1338))
        (PORT d[8] (1345:1345:1345) (1280:1280:1280))
        (PORT d[9] (1660:1660:1660) (1579:1579:1579))
        (PORT d[10] (2207:2207:2207) (2107:2107:2107))
        (PORT d[11] (1580:1580:1580) (1491:1491:1491))
        (PORT d[12] (1572:1572:1572) (1487:1487:1487))
        (PORT clk (2274:2274:2274) (2300:2300:2300))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a28\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2274:2274:2274) (2300:2300:2300))
        (PORT d[0] (773:773:773) (675:675:675))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a28\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2275:2275:2275) (2301:2301:2301))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a28\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2235:2235:2235) (2260:2260:2260))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a28\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1398:1398:1398) (1392:1392:1392))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a28\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1399:1399:1399) (1393:1393:1393))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a28\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1399:1399:1399) (1393:1393:1393))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a28\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1399:1399:1399) (1393:1393:1393))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a11\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1435:1435:1435) (1397:1397:1397))
        (PORT d[1] (1158:1158:1158) (1125:1125:1125))
        (PORT d[2] (1198:1198:1198) (1180:1180:1180))
        (PORT d[3] (1357:1357:1357) (1310:1310:1310))
        (PORT d[4] (1459:1459:1459) (1426:1426:1426))
        (PORT d[5] (1133:1133:1133) (1112:1112:1112))
        (PORT d[6] (1388:1388:1388) (1332:1332:1332))
        (PORT d[7] (1344:1344:1344) (1277:1277:1277))
        (PORT d[8] (1351:1351:1351) (1273:1273:1273))
        (PORT d[9] (1631:1631:1631) (1549:1549:1549))
        (PORT d[10] (1051:1051:1051) (1010:1010:1010))
        (PORT d[11] (1342:1342:1342) (1290:1290:1290))
        (PORT d[12] (1391:1391:1391) (1334:1334:1334))
        (PORT clk (2255:2255:2255) (2284:2284:2284))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a11\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2255:2255:2255) (2284:2284:2284))
        (PORT d[0] (1234:1234:1234) (1156:1156:1156))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a11\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2256:2256:2256) (2285:2285:2285))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a11\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2244:2244:2244))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a11\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1376:1376:1376))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a11\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1377:1377:1377))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a11\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1377:1377:1377))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a11\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1377:1377:1377))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a2\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1127:1127:1127) (1103:1103:1103))
        (PORT d[1] (817:817:817) (789:789:789))
        (PORT d[2] (849:849:849) (831:831:831))
        (PORT d[3] (1060:1060:1060) (1031:1031:1031))
        (PORT d[4] (1128:1128:1128) (1087:1087:1087))
        (PORT d[5] (794:794:794) (785:785:785))
        (PORT d[6] (1070:1070:1070) (1028:1028:1028))
        (PORT d[7] (1055:1055:1055) (1010:1010:1010))
        (PORT d[8] (1033:1033:1033) (970:970:970))
        (PORT d[9] (1316:1316:1316) (1250:1250:1250))
        (PORT d[10] (1020:1020:1020) (967:967:967))
        (PORT d[11] (1039:1039:1039) (1001:1001:1001))
        (PORT d[12] (1400:1400:1400) (1341:1341:1341))
        (PORT clk (2269:2269:2269) (2296:2296:2296))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a2\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2269:2269:2269) (2296:2296:2296))
        (PORT d[0] (1131:1131:1131) (1028:1028:1028))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a2\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2270:2270:2270) (2297:2297:2297))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a2\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2230:2230:2230) (2256:2256:2256))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a2\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1393:1393:1393) (1388:1388:1388))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a2\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1394:1394:1394) (1389:1389:1389))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a2\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1394:1394:1394) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a2\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1394:1394:1394) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\myvga0\|s1\|u1\|Add0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (678:678:678) (668:668:668))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\myvga0\|s1\|u1\|Add0\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1112:1112:1112) (1097:1097:1097))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\myvga0\|s1\|u1\|Add0\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1549:1549:1549) (1509:1509:1509))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\myvga0\|s1\|u1\|Add0\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1319:1319:1319) (1275:1275:1275))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\myvga0\|s1\|u1\|u1\|Add0\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (273:273:273) (351:351:351))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\myvga0\|s1\|u1\|u1\|Add0\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (273:273:273) (351:351:351))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\myvga0\|s1\|u5\|Add0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (284:284:284) (357:357:357))
        (PORT datab (289:289:289) (362:362:362))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\myvga0\|s1\|u5\|Add0\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (304:304:304) (377:377:377))
        (PORT datab (448:448:448) (482:482:482))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\myvga0\|s1\|u5\|Add0\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (452:452:452) (487:487:487))
        (PORT datab (290:290:290) (363:363:363))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\myvga0\|s1\|u5\|Add0\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (945:945:945) (905:905:905))
        (PORT datab (914:914:914) (875:875:875))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\myvga0\|s1\|u5\|Add0\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1005:1005:1005) (961:961:961))
        (PORT datab (916:916:916) (870:870:870))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\myvga0\|s1\|u5\|Add0\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1030:1030:1030) (997:997:997))
        (PORT datab (952:952:952) (907:907:907))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\myvga0\|s1\|u5\|Add0\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1365:1365:1365) (1319:1319:1319))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\myvga0\|s1\|u5\|Add0\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1805:1805:1805) (1718:1718:1718))
        (IOPATH dataa combout (380:380:380) (389:389:389))
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\myvga0\|s1\|u5\|Add1\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1022:1022:1022) (977:977:977))
        (PORT datab (974:974:974) (918:918:918))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\myvga0\|s1\|u5\|Add1\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (617:617:617) (574:574:574))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\myvga0\|s1\|u5\|Add1\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (692:692:692) (631:631:631))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\myvga0\|s1\|u5\|Add1\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (687:687:687) (630:630:630))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\myvga0\|s1\|u5\|Add1\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (1118:1118:1118) (1015:1015:1015))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\myvga0\|s3\|red\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (527:527:527) (549:549:549))
        (PORT datab (224:224:224) (254:254:254))
        (PORT datac (1525:1525:1525) (1484:1484:1484))
        (PORT datad (578:578:578) (531:531:531))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\myvga0\|s3\|red\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3221:3221:3221) (3116:3116:3116))
        (PORT datac (1223:1223:1223) (1182:1182:1182))
        (PORT datad (716:716:716) (727:727:727))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|mux2\|w_mux_outputs650w\[0\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (319:319:319) (407:407:407))
        (PORT datab (1240:1240:1240) (1133:1133:1133))
        (PORT datac (272:272:272) (355:355:355))
        (PORT datad (1388:1388:1388) (1254:1254:1254))
        (IOPATH dataa combout (367:367:367) (333:333:333))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|mux2\|w_mux_outputs698w\[0\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1255:1255:1255) (1160:1160:1160))
        (PORT datab (307:307:307) (388:388:388))
        (PORT datac (1478:1478:1478) (1372:1372:1372))
        (PORT datad (292:292:292) (370:370:370))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|mux2\|w_mux_outputs314w\[0\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1782:1782:1782) (1752:1752:1752))
        (PORT datab (1359:1359:1359) (1307:1307:1307))
        (PORT datac (1264:1264:1264) (1189:1189:1189))
        (PORT datad (1297:1297:1297) (1257:1257:1257))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|mux2\|w_mux_outputs410w\[0\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1016:1016:1016) (1000:1000:1000))
        (PORT datab (1276:1276:1276) (1174:1174:1174))
        (PORT datac (1284:1284:1284) (1213:1213:1213))
        (PORT datad (1895:1895:1895) (1812:1812:1812))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\myvga0\|s1\|u1\|u1\|G1\:2\:dffx\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1940:1940:1940) (1952:1952:1952))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (5637:5637:5637) (5410:5410:5410))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\myvga0\|s1\|u1\|u1\|G1\:1\:dffx\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2365:2365:2365) (2359:2359:2359))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (5637:5637:5637) (5410:5410:5410))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\VGA_R\[5\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1856:1856:1856) (1778:1778:1778))
        (IOPATH i o (2491:2491:2491) (2394:2394:2394))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\VGA_R\[6\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2540:2540:2540) (2507:2507:2507))
        (IOPATH i o (2491:2491:2491) (2394:2394:2394))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\VGA_R\[7\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2215:2215:2215) (2169:2169:2169))
        (IOPATH i o (2481:2481:2481) (2384:2384:2384))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\VGA_G\[5\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (5104:5104:5104) (4770:4770:4770))
        (IOPATH i o (2531:2531:2531) (2434:2434:2434))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\VGA_G\[6\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2875:2875:2875) (2739:2739:2739))
        (IOPATH i o (2481:2481:2481) (2384:2384:2384))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\VGA_G\[7\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2265:2265:2265) (2240:2240:2240))
        (IOPATH i o (2521:2521:2521) (2424:2424:2424))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\VGA_B\[5\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1972:1972:1972) (1941:1941:1941))
        (IOPATH i o (2511:2511:2511) (2414:2414:2414))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\VGA_B\[6\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (4334:4334:4334) (4076:4076:4076))
        (IOPATH i o (2491:2491:2491) (2394:2394:2394))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\VGA_B\[7\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2314:2314:2314) (2262:2262:2262))
        (IOPATH i o (2511:2511:2511) (2414:2414:2414))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\VGA_CLK\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1690:1690:1690) (1662:1662:1662))
        (IOPATH i o (2521:2521:2521) (2424:2424:2424))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\VGA_HS\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2567:2567:2567) (2377:2377:2377))
        (IOPATH i o (2471:2471:2471) (2374:2374:2374))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\VGA_VS\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (3424:3424:3424) (3195:3195:3195))
        (IOPATH i o (2521:2521:2521) (2424:2424:2424))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\CLOCK_50\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (676:676:676) (848:848:848))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_pll")
    (INSTANCE \\pll0\|altpll_component\|auto_generated\|pll1\\)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (1964:1964:1964) (1964:1964:1964))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE \\pll0\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]\~clkctrl\\)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (1977:1977:1977) (1950:1950:1950))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\myvga0\|s1\|u1\|u1\|Add0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (270:270:270) (342:342:342))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\KEY\[0\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (606:606:606) (778:778:778))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\myvga0\|s1\|u1\|u1\|G1\:0\:dffx\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2365:2365:2365) (2359:2359:2359))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (5637:5637:5637) (5410:5410:5410))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\myvga0\|s1\|u1\|u1\|Add0\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (2938:2938:2938) (2881:2881:2881))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\myvga0\|s1\|u1\|u1\|G1\:3\:dffx\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1940:1940:1940) (1952:1952:1952))
        (PORT asdata (558:558:558) (582:582:582))
        (PORT clrn (5637:5637:5637) (5410:5410:5410))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\myvga0\|s1\|u1\|u1\|Add0\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (3141:3141:3141) (3033:3033:3033))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\myvga0\|s1\|u1\|u1\|G1\:4\:dffx\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1940:1940:1940) (1952:1952:1952))
        (PORT asdata (724:724:724) (702:702:702))
        (PORT clrn (5637:5637:5637) (5410:5410:5410))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\myvga0\|s1\|u1\|u1\|Add0\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (742:742:742) (771:771:771))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\myvga0\|s1\|u1\|u1\|Add0\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (448:448:448) (488:488:488))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\myvga0\|s1\|u1\|u1\|G1\:6\:dffx\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1940:1940:1940) (1952:1952:1952))
        (PORT asdata (725:725:725) (703:703:703))
        (PORT clrn (5637:5637:5637) (5410:5410:5410))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\myvga0\|s1\|u1\|u1\|Add0\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (507:507:507) (525:525:525))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\myvga0\|s1\|u1\|u1\|G1\:7\:dffx\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1940:1940:1940) (1952:1952:1952))
        (PORT asdata (955:955:955) (895:895:895))
        (PORT clrn (5779:5779:5779) (5574:5574:5574))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\myvga0\|s1\|u1\|u1\|Add0\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (715:715:715) (729:729:729))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\myvga0\|s1\|u1\|u1\|count_a\[8\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (670:670:670) (629:629:629))
        (PORT datad (370:370:370) (352:352:352))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\myvga0\|s1\|u1\|u1\|G1\:8\:dffx\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1940:1940:1940) (1952:1952:1952))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (5779:5779:5779) (5574:5574:5574))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\myvga0\|s1\|u1\|u1\|Add0\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (531:531:531) (549:549:549))
        (IOPATH datab combout (381:381:381) (395:395:395))
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\myvga0\|s1\|u1\|u1\|Equal0\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (273:273:273) (351:351:351))
        (PORT datab (508:508:508) (527:527:527))
        (PORT datad (687:687:687) (695:695:695))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\myvga0\|s1\|u1\|u1\|Equal0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (741:741:741) (770:770:770))
        (PORT datab (530:530:530) (549:549:549))
        (PORT datad (417:417:417) (450:450:450))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\myvga0\|s1\|u1\|u1\|Equal0\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (273:273:273) (351:351:351))
        (PORT datab (218:218:218) (244:244:244))
        (PORT datac (237:237:237) (312:312:312))
        (PORT datad (190:190:190) (210:210:210))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\myvga0\|s1\|u1\|u1\|count_a\[9\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (380:380:380) (364:364:364))
        (PORT datad (615:615:615) (581:581:581))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\myvga0\|s1\|u1\|u1\|G1\:9\:dffx\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1940:1940:1940) (1952:1952:1952))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (5779:5779:5779) (5574:5574:5574))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\myvga0\|s1\|u1\|Add0\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (783:783:783) (778:778:778))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\myvga0\|s1\|u1\|G1\:8\:dffx\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (419:419:419) (421:421:421))
        (PORT datab (660:660:660) (620:620:620))
        (PORT datad (350:350:350) (332:332:332))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\myvga0\|s1\|u1\|G1\:8\:dffx\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1941:1941:1941) (1953:1953:1953))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (5796:5796:5796) (5610:5610:5610))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\myvga0\|s3\|red\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1745:1745:1745) (1646:1646:1646))
        (PORT datab (1250:1250:1250) (1178:1178:1178))
        (PORT datac (692:692:692) (698:698:698))
        (PORT datad (976:976:976) (960:960:960))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\myvga0\|s1\|u1\|G1\:0\:dffx\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (581:581:581) (548:548:548))
        (PORT datab (1518:1518:1518) (1418:1418:1418))
        (PORT datad (620:620:620) (581:581:581))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\myvga0\|s1\|u1\|G1\:0\:dffx\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1942:1942:1942) (1954:1954:1954))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (5812:5812:5812) (5627:5627:5627))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\myvga0\|s1\|u1\|G1\:2\:dffx\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (428:428:428) (402:402:402))
        (PORT datab (1519:1519:1519) (1419:1419:1419))
        (PORT datad (621:621:621) (581:581:581))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\myvga0\|s1\|u1\|G1\:2\:dffx\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1942:1942:1942) (1954:1954:1954))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (5812:5812:5812) (5627:5627:5627))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\myvga0\|s1\|u1\|G1\:1\:dffx\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (899:899:899) (814:814:814))
        (PORT datab (1517:1517:1517) (1417:1417:1417))
        (PORT datad (619:619:619) (580:580:580))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\myvga0\|s1\|u1\|G1\:1\:dffx\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1942:1942:1942) (1954:1954:1954))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (5812:5812:5812) (5627:5627:5627))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\myvga0\|s1\|u1\|G1\:9\:dffx\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (527:527:527) (549:549:549))
        (PORT datab (1563:1563:1563) (1480:1480:1480))
        (PORT datac (1524:1524:1524) (1483:1483:1483))
        (PORT datad (1496:1496:1496) (1421:1421:1421))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\myvga0\|s1\|u1\|Add0\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (313:313:313) (392:392:392))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\myvga0\|s1\|u1\|G1\:5\:dffx\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (624:624:624) (604:604:604))
        (PORT datab (219:219:219) (245:245:245))
        (PORT datad (392:392:392) (385:385:385))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\myvga0\|s1\|u1\|G1\:5\:dffx\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1941:1941:1941) (1953:1953:1953))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (5796:5796:5796) (5610:5610:5610))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\myvga0\|s3\|red\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1502:1502:1502) (1443:1443:1443))
        (PORT datad (471:471:471) (495:495:495))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\myvga0\|s1\|u1\|G1\:9\:dffx\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (668:668:668) (627:627:627))
        (PORT datab (227:227:227) (257:257:257))
        (PORT datac (355:355:355) (340:340:340))
        (PORT datad (210:210:210) (229:229:229))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\myvga0\|s1\|u1\|G1\:4\:dffx\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1309:1309:1309) (1221:1221:1221))
        (PORT datab (1519:1519:1519) (1418:1418:1418))
        (PORT datad (620:620:620) (581:581:581))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\myvga0\|s1\|u1\|G1\:4\:dffx\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1942:1942:1942) (1954:1954:1954))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (5812:5812:5812) (5627:5627:5627))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\myvga0\|s1\|u1\|Add0\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (457:457:457) (495:495:495))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\myvga0\|s1\|u1\|Add0\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (493:493:493) (514:514:514))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\myvga0\|s1\|u1\|G1\:6\:dffx\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1693:1693:1693) (1564:1564:1564))
        (PORT datab (379:379:379) (372:372:372))
        (PORT datad (620:620:620) (580:580:580))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\myvga0\|s1\|u1\|G1\:6\:dffx\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1942:1942:1942) (1954:1954:1954))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (5812:5812:5812) (5627:5627:5627))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\myvga0\|s1\|u1\|Add0\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (312:312:312) (385:385:385))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\myvga0\|s1\|u1\|G1\:7\:dffx\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (419:419:419) (422:422:422))
        (PORT datab (660:660:660) (620:620:620))
        (PORT datad (190:190:190) (210:210:210))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\myvga0\|s1\|u1\|G1\:7\:dffx\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1941:1941:1941) (1953:1953:1953))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (5796:5796:5796) (5610:5610:5610))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\myvga0\|s1\|u1\|Add0\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (423:423:423) (450:450:450))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\myvga0\|s1\|u1\|G1\:9\:dffx\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (423:423:423) (427:427:427))
        (PORT datab (664:664:664) (624:624:624))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\myvga0\|s1\|u1\|G1\:9\:dffx\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1941:1941:1941) (1953:1953:1953))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (5796:5796:5796) (5610:5610:5610))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\myvga0\|s1\|u5\|address\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (284:284:284) (358:358:358))
        (PORT datab (305:305:305) (375:375:375))
        (PORT datac (467:467:467) (494:494:494))
        (PORT datad (253:253:253) (315:315:315))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\myvga0\|s3\|red\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (310:310:310) (388:388:388))
        (PORT datab (285:285:285) (355:355:355))
        (PORT datac (455:455:455) (484:484:484))
        (PORT datad (283:283:283) (350:350:350))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\myvga0\|s1\|u5\|address\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (184:184:184) (212:212:212))
        (PORT datad (370:370:370) (353:353:353))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE \\myvga0\|s1\|u5\|address\~1clkctrl\\)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (2154:2154:2154) (2153:2153:2153))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\myvga0\|s1\|u5\|address\[17\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (710:710:710) (680:680:680))
        (PORT datac (234:234:234) (276:276:276))
        (PORT datad (1715:1715:1715) (1692:1692:1692))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\myvga0\|s1\|u5\|address\[16\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (716:716:716) (676:676:676))
        (PORT datab (252:252:252) (292:292:292))
        (PORT datad (1717:1717:1717) (1694:1694:1694))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|rden_decode\|w_anode247w\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (260:260:260) (309:309:309))
        (PORT datab (266:266:266) (306:306:306))
        (PORT datad (226:226:226) (260:260:260))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\myvga0\|s1\|u5\|address\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (239:239:239) (270:270:270))
        (PORT datab (2941:2941:2941) (2884:2884:2884))
        (PORT datad (1715:1715:1715) (1693:1693:1693))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\myvga0\|s1\|u5\|address\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (258:258:258) (284:284:284))
        (PORT datac (3107:3107:3107) (3001:3001:3001))
        (PORT datad (1718:1718:1718) (1696:1696:1696))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\myvga0\|s1\|u1\|u1\|count_a\[5\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (635:635:635) (599:599:599))
        (PORT datad (690:690:690) (666:666:666))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\myvga0\|s1\|u1\|u1\|G1\:5\:dffx\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1934:1934:1934) (1946:1946:1946))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (5076:5076:5076) (4816:4816:4816))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\myvga0\|s1\|u5\|address\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (259:259:259) (291:291:291))
        (PORT datac (3048:3048:3048) (2875:2875:2875))
        (PORT datad (1696:1696:1696) (1671:1671:1671))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\myvga0\|s1\|u5\|address\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3056:3056:3056) (2991:2991:2991))
        (PORT datab (258:258:258) (285:285:285))
        (PORT datad (1718:1718:1718) (1696:1696:1696))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\myvga0\|s1\|u5\|address\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1546:1546:1546) (1461:1461:1461))
        (PORT datac (226:226:226) (255:255:255))
        (PORT datad (1706:1706:1706) (1681:1681:1681))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\myvga0\|s1\|u5\|Add1\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1351:1351:1351) (1309:1309:1309))
        (PORT datab (1228:1228:1228) (1191:1191:1191))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\myvga0\|s1\|u5\|address\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (239:239:239) (266:266:266))
        (PORT datac (1161:1161:1161) (1073:1073:1073))
        (PORT datad (1705:1705:1705) (1680:1680:1680))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\myvga0\|s1\|u5\|Add1\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (660:660:660) (608:608:608))
        (PORT datab (1321:1321:1321) (1296:1296:1296))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\myvga0\|s1\|u5\|address\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (934:934:934) (857:857:857))
        (PORT datac (1720:1720:1720) (1707:1707:1707))
        (PORT datad (230:230:230) (249:249:249))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\myvga0\|s1\|u5\|Add1\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (379:379:379) (374:374:374))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\myvga0\|s1\|u5\|address\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (705:705:705) (663:663:663))
        (PORT datac (227:227:227) (255:255:255))
        (PORT datad (1724:1724:1724) (1701:1701:1701))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\myvga0\|s1\|u5\|Add1\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (388:388:388) (376:376:376))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\myvga0\|s1\|u5\|address\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (257:257:257) (284:284:284))
        (PORT datac (1748:1748:1748) (1727:1727:1727))
        (PORT datad (581:581:581) (539:539:539))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\myvga0\|s1\|u1\|G1\:3\:dffx\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (620:620:620) (600:600:600))
        (PORT datab (383:383:383) (371:371:371))
        (PORT datad (389:389:389) (382:382:382))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\myvga0\|s1\|u1\|G1\:3\:dffx\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1941:1941:1941) (1953:1953:1953))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (5796:5796:5796) (5610:5610:5610))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\myvga0\|s1\|u5\|Add0\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (710:710:710) (697:697:697))
        (PORT datab (679:679:679) (683:683:683))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\myvga0\|s1\|u5\|Add1\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (377:377:377) (370:370:370))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\myvga0\|s1\|u5\|address\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (260:260:260) (292:292:292))
        (PORT datac (356:356:356) (348:348:348))
        (PORT datad (1704:1704:1704) (1679:1679:1679))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\myvga0\|s1\|u5\|Add0\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (683:683:683) (692:692:692))
        (PORT datab (723:723:723) (714:714:714))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\myvga0\|s1\|u5\|Add1\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (419:419:419) (394:394:394))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\myvga0\|s1\|u5\|address\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (238:238:238) (264:264:264))
        (PORT datac (389:389:389) (370:370:370))
        (PORT datad (1704:1704:1704) (1680:1680:1680))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\myvga0\|s1\|u5\|Add1\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (375:375:375) (367:367:367))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\myvga0\|s1\|u5\|address\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (258:258:258) (285:285:285))
        (PORT datac (1750:1750:1750) (1730:1730:1730))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\myvga0\|s1\|u5\|address\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (259:259:259) (290:290:290))
        (PORT datac (1750:1750:1750) (1730:1730:1730))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a42\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1839:1839:1839) (1821:1821:1821))
        (PORT d[1] (1780:1780:1780) (1753:1753:1753))
        (PORT d[2] (1832:1832:1832) (1703:1703:1703))
        (PORT d[3] (1801:1801:1801) (1776:1776:1776))
        (PORT d[4] (1560:1560:1560) (1469:1469:1469))
        (PORT d[5] (1325:1325:1325) (1302:1302:1302))
        (PORT d[6] (1554:1554:1554) (1570:1570:1570))
        (PORT d[7] (1532:1532:1532) (1540:1540:1540))
        (PORT d[8] (1571:1571:1571) (1578:1578:1578))
        (PORT d[9] (1792:1792:1792) (1782:1782:1782))
        (PORT d[10] (2083:2083:2083) (1940:1940:1940))
        (PORT d[11] (1772:1772:1772) (1753:1753:1753))
        (PORT d[12] (2001:2001:2001) (1835:1835:1835))
        (PORT clk (2247:2247:2247) (2275:2275:2275))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a42\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2247:2247:2247) (2275:2275:2275))
        (PORT d[0] (1202:1202:1202) (1130:1130:1130))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a42\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2248:2248:2248) (2276:2276:2276))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a42\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2235:2235:2235))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a42\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1367:1367:1367))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a42\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1368:1368:1368))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a42\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1368:1368:1368))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a42\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1368:1368:1368))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\myvga0\|s3\|red\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1055:1055:1055) (1049:1049:1049))
        (PORT datac (1223:1223:1223) (1182:1182:1182))
        (PORT datad (715:715:715) (726:726:726))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\myvga0\|s3\|red\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3221:3221:3221) (3117:3117:3117))
        (PORT datab (296:296:296) (373:373:373))
        (PORT datac (192:192:192) (222:222:222))
        (PORT datad (702:702:702) (718:718:718))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\myvga0\|s3\|red\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (386:386:386) (370:370:370))
        (PORT datab (297:297:297) (374:374:374))
        (PORT datac (1020:1020:1020) (1016:1016:1016))
        (PORT datad (705:705:705) (721:721:721))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\myvga0\|s3\|red\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (513:513:513) (533:533:533))
        (PORT datad (371:371:371) (354:354:354))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\myvga0\|s3\|red\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (674:674:674) (642:642:642))
        (PORT datab (217:217:217) (243:243:243))
        (PORT datac (352:352:352) (343:343:343))
        (PORT datad (677:677:677) (638:638:638))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\myvga0\|s1\|u5\|address\[18\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (688:688:688) (660:660:660))
        (PORT datac (221:221:221) (270:270:270))
        (PORT datad (1717:1717:1717) (1694:1694:1694))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|address_reg_a\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2334:2334:2334) (2329:2329:2329))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|out_address_reg_a\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1935:1935:1935) (1947:1947:1947))
        (PORT asdata (1033:1033:1033) (1022:1022:1022))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|address_reg_a\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2334:2334:2334) (2329:2329:2329))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|out_address_reg_a\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1939:1939:1939) (1951:1951:1951))
        (PORT asdata (986:986:986) (970:970:970))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|rden_decode\|w_anode196w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (271:271:271) (311:311:311))
        (PORT datac (220:220:220) (269:269:269))
        (PORT datad (220:220:220) (255:255:255))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a6\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2127:2127:2127) (1977:1977:1977))
        (PORT d[1] (1761:1761:1761) (1731:1731:1731))
        (PORT d[2] (1807:1807:1807) (1804:1804:1804))
        (PORT d[3] (1884:1884:1884) (1897:1897:1897))
        (PORT d[4] (1748:1748:1748) (1726:1726:1726))
        (PORT d[5] (1849:1849:1849) (1843:1843:1843))
        (PORT d[6] (1670:1670:1670) (1607:1607:1607))
        (PORT d[7] (1710:1710:1710) (1650:1650:1650))
        (PORT d[8] (1697:1697:1697) (1624:1624:1624))
        (PORT d[9] (1652:1652:1652) (1582:1582:1582))
        (PORT d[10] (2235:2235:2235) (2235:2235:2235))
        (PORT d[11] (1925:1925:1925) (1834:1834:1834))
        (PORT d[12] (1907:1907:1907) (1806:1806:1806))
        (PORT clk (2259:2259:2259) (2286:2286:2286))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a6\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2259:2259:2259) (2286:2286:2286))
        (PORT d[0] (1301:1301:1301) (1152:1152:1152))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a6\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2260:2260:2260) (2287:2287:2287))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a6\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2246:2246:2246))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a6\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1378:1378:1378))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a6\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1379:1379:1379))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a6\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1379:1379:1379))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a6\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1379:1379:1379))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|address_reg_a\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2334:2334:2334) (2329:2329:2329))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|out_address_reg_a\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1939:1939:1939) (1951:1951:1951))
        (PORT asdata (1029:1029:1029) (1014:1014:1014))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|mux2\|w_mux_outputs602w\[0\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1675:1675:1675) (1613:1613:1613))
        (PORT datab (1362:1362:1362) (1310:1310:1310))
        (PORT datac (1597:1597:1597) (1552:1552:1552))
        (PORT datad (1298:1298:1298) (1258:1258:1258))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|rden_decode\|w_anode225w\[2\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (270:270:270) (310:310:310))
        (PORT datac (221:221:221) (270:270:270))
        (PORT datad (222:222:222) (257:257:257))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a33\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1853:1853:1853) (1731:1731:1731))
        (PORT d[1] (1829:1829:1829) (1813:1813:1813))
        (PORT d[2] (1831:1831:1831) (1805:1805:1805))
        (PORT d[3] (1901:1901:1901) (1914:1914:1914))
        (PORT d[4] (1725:1725:1725) (1701:1701:1701))
        (PORT d[5] (1529:1529:1529) (1540:1540:1540))
        (PORT d[6] (1721:1721:1721) (1654:1654:1654))
        (PORT d[7] (1697:1697:1697) (1637:1637:1637))
        (PORT d[8] (1689:1689:1689) (1619:1619:1619))
        (PORT d[9] (1631:1631:1631) (1571:1571:1571))
        (PORT d[10] (1918:1918:1918) (1841:1841:1841))
        (PORT d[11] (1631:1631:1631) (1560:1560:1560))
        (PORT d[12] (1782:1782:1782) (1742:1742:1742))
        (PORT clk (2265:2265:2265) (2293:2293:2293))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a33\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2265:2265:2265) (2293:2293:2293))
        (PORT d[0] (1113:1113:1113) (989:989:989))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a33\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2266:2266:2266) (2294:2294:2294))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a33\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2253:2253:2253))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a33\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1385:1385:1385))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a33\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1386:1386:1386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a33\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1386:1386:1386))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a33\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1386:1386:1386))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|mux2\|w_mux_outputs602w\[0\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1643:1643:1643) (1595:1595:1595))
        (PORT datab (220:220:220) (247:247:247))
        (PORT datac (1673:1673:1673) (1543:1543:1543))
        (PORT datad (1295:1295:1295) (1255:1255:1255))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\myvga0\|s3\|red\[5\]\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1334:1334:1334) (1309:1309:1309))
        (PORT datab (951:951:951) (897:897:897))
        (PORT datac (1021:1021:1021) (1035:1035:1035))
        (PORT datad (656:656:656) (619:619:619))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a43\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1524:1524:1524) (1524:1524:1524))
        (PORT d[1] (1753:1753:1753) (1718:1718:1718))
        (PORT d[2] (1495:1495:1495) (1377:1377:1377))
        (PORT d[3] (1785:1785:1785) (1762:1762:1762))
        (PORT d[4] (1876:1876:1876) (1769:1769:1769))
        (PORT d[5] (1452:1452:1452) (1440:1440:1440))
        (PORT d[6] (1579:1579:1579) (1593:1593:1593))
        (PORT d[7] (1465:1465:1465) (1464:1464:1464))
        (PORT d[8] (1491:1491:1491) (1498:1498:1498))
        (PORT d[9] (1783:1783:1783) (1773:1773:1773))
        (PORT d[10] (2026:2026:2026) (1879:1879:1879))
        (PORT d[11] (1515:1515:1515) (1525:1525:1525))
        (PORT d[12] (1720:1720:1720) (1565:1565:1565))
        (PORT clk (2250:2250:2250) (2278:2278:2278))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a43\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2278:2278:2278))
        (PORT d[0] (1471:1471:1471) (1385:1385:1385))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a43\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2279:2279:2279))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a43\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2211:2211) (2238:2238:2238))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a43\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1370:1370:1370))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a43\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1371:1371:1371))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a43\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1371:1371:1371))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a43\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1371:1371:1371))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|rden_decode\|w_anode225w\[2\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (258:258:258) (308:308:308))
        (PORT datac (235:235:235) (277:277:277))
        (PORT datad (224:224:224) (259:259:259))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a16\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2001:2001:2001) (1947:1947:1947))
        (PORT d[1] (1780:1780:1780) (1752:1752:1752))
        (PORT d[2] (2121:2121:2121) (1979:1979:1979))
        (PORT d[3] (2105:2105:2105) (2065:2065:2065))
        (PORT d[4] (1893:1893:1893) (1782:1782:1782))
        (PORT d[5] (1431:1431:1431) (1418:1418:1418))
        (PORT d[6] (1760:1760:1760) (1772:1772:1772))
        (PORT d[7] (1864:1864:1864) (1857:1857:1857))
        (PORT d[8] (1906:1906:1906) (1899:1899:1899))
        (PORT d[9] (2099:2099:2099) (2082:2082:2082))
        (PORT d[10] (2255:2255:2255) (2180:2180:2180))
        (PORT d[11] (2085:2085:2085) (2051:2051:2051))
        (PORT d[12] (2100:2100:2100) (2087:2087:2087))
        (PORT clk (2236:2236:2236) (2263:2263:2263))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a16\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2263:2263:2263))
        (PORT d[0] (1262:1262:1262) (1212:1212:1212))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a16\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2237:2237:2237) (2264:2264:2264))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a16\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2223:2223:2223))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a16\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1355:1355:1355))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a16\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1356:1356:1356))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a16\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a16\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a34\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1514:1514:1514) (1412:1412:1412))
        (PORT d[1] (1444:1444:1444) (1426:1426:1426))
        (PORT d[2] (1445:1445:1445) (1438:1438:1438))
        (PORT d[3] (1721:1721:1721) (1583:1583:1583))
        (PORT d[4] (1542:1542:1542) (1433:1433:1433))
        (PORT d[5] (1568:1568:1568) (1580:1580:1580))
        (PORT d[6] (1037:1037:1037) (1003:1003:1003))
        (PORT d[7] (1089:1089:1089) (1054:1054:1054))
        (PORT d[8] (1538:1538:1538) (1448:1448:1448))
        (PORT d[9] (1640:1640:1640) (1555:1555:1555))
        (PORT d[10] (1886:1886:1886) (1799:1799:1799))
        (PORT d[11] (1324:1324:1324) (1273:1273:1273))
        (PORT d[12] (1256:1256:1256) (1193:1193:1193))
        (PORT clk (2276:2276:2276) (2303:2303:2303))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a34\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2276:2276:2276) (2303:2303:2303))
        (PORT d[0] (1089:1089:1089) (967:967:967))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a34\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2277:2277:2277) (2304:2304:2304))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a34\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2237:2237:2237) (2263:2263:2263))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a34\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1400:1400:1400) (1395:1395:1395))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a34\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1401:1401:1401) (1396:1396:1396))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a34\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1401:1401:1401) (1396:1396:1396))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a34\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1401:1401:1401) (1396:1396:1396))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|mux2\|w_mux_outputs650w\[0\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (918:918:918) (857:857:857))
        (PORT datab (2012:2012:2012) (1950:1950:1950))
        (PORT datac (1088:1088:1088) (966:966:966))
        (PORT datad (1309:1309:1309) (1264:1264:1264))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\myvga0\|s3\|red\[6\]\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1154:1154:1154) (1049:1049:1049))
        (PORT datab (951:951:951) (897:897:897))
        (PORT datac (1022:1022:1022) (1037:1037:1037))
        (PORT datad (1255:1255:1255) (1191:1191:1191))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a44\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (804:804:804) (792:792:792))
        (PORT d[1] (762:762:762) (737:737:737))
        (PORT d[2] (756:756:756) (735:735:735))
        (PORT d[3] (849:849:849) (839:839:839))
        (PORT d[4] (1125:1125:1125) (1093:1093:1093))
        (PORT d[5] (793:793:793) (784:784:784))
        (PORT d[6] (1052:1052:1052) (1009:1009:1009))
        (PORT d[7] (1363:1363:1363) (1298:1298:1298))
        (PORT d[8] (721:721:721) (695:695:695))
        (PORT d[9] (979:979:979) (928:928:928))
        (PORT d[10] (1014:1014:1014) (967:967:967))
        (PORT d[11] (744:744:744) (703:703:703))
        (PORT d[12] (761:761:761) (730:730:730))
        (PORT clk (2269:2269:2269) (2296:2296:2296))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a44\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2269:2269:2269) (2296:2296:2296))
        (PORT d[0] (1160:1160:1160) (1053:1053:1053))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a44\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2270:2270:2270) (2297:2297:2297))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a44\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2230:2230:2230) (2256:2256:2256))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a44\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1393:1393:1393) (1388:1388:1388))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a44\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1394:1394:1394) (1389:1389:1389))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a44\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1394:1394:1394) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a44\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1394:1394:1394) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|rden_decode\|w_anode225w\[2\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (260:260:260) (310:310:310))
        (PORT datab (255:255:255) (296:296:296))
        (PORT datad (374:374:374) (355:355:355))
        (IOPATH dataa combout (312:312:312) (329:329:329))
        (IOPATH datab combout (312:312:312) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a26\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1761:1761:1761) (1613:1613:1613))
        (PORT d[1] (1605:1605:1605) (1514:1514:1514))
        (PORT d[2] (1533:1533:1533) (1518:1518:1518))
        (PORT d[3] (1582:1582:1582) (1499:1499:1499))
        (PORT d[4] (1786:1786:1786) (1683:1683:1683))
        (PORT d[5] (1886:1886:1886) (1882:1882:1882))
        (PORT d[6] (1373:1373:1373) (1320:1320:1320))
        (PORT d[7] (1403:1403:1403) (1347:1347:1347))
        (PORT d[8] (1669:1669:1669) (1582:1582:1582))
        (PORT d[9] (1358:1358:1358) (1309:1309:1309))
        (PORT d[10] (1547:1547:1547) (1462:1462:1462))
        (PORT d[11] (1586:1586:1586) (1514:1514:1514))
        (PORT d[12] (1578:1578:1578) (1510:1510:1510))
        (PORT clk (2265:2265:2265) (2293:2293:2293))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a26\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2265:2265:2265) (2293:2293:2293))
        (PORT d[0] (1401:1401:1401) (1288:1288:1288))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a26\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2266:2266:2266) (2294:2294:2294))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a26\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2253:2253:2253))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a26\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1385:1385:1385))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a26\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1386:1386:1386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a26\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1386:1386:1386))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a26\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1386:1386:1386))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a35\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1119:1119:1119) (1095:1095:1095))
        (PORT d[1] (1424:1424:1424) (1374:1374:1374))
        (PORT d[2] (1109:1109:1109) (1067:1067:1067))
        (PORT d[3] (1141:1141:1141) (1124:1124:1124))
        (PORT d[4] (1079:1079:1079) (1033:1033:1033))
        (PORT d[5] (806:806:806) (794:794:794))
        (PORT d[6] (1035:1035:1035) (978:978:978))
        (PORT d[7] (1052:1052:1052) (1006:1006:1006))
        (PORT d[8] (1384:1384:1384) (1338:1338:1338))
        (PORT d[9] (1335:1335:1335) (1272:1272:1272))
        (PORT d[10] (1585:1585:1585) (1506:1506:1506))
        (PORT d[11] (1090:1090:1090) (1048:1048:1048))
        (PORT d[12] (1083:1083:1083) (1041:1041:1041))
        (PORT clk (2262:2262:2262) (2289:2289:2289))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a35\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2262:2262:2262) (2289:2289:2289))
        (PORT d[0] (1133:1133:1133) (1020:1020:1020))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a35\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2263:2263:2263) (2290:2290:2290))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a35\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2249:2249:2249))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a35\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1381:1381:1381))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a35\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1387:1387:1387) (1382:1382:1382))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a35\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1387:1387:1387) (1382:1382:1382))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a35\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1387:1387:1387) (1382:1382:1382))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|mux2\|w_mux_outputs698w\[0\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1140:1140:1140) (1040:1040:1040))
        (PORT datab (1497:1497:1497) (1360:1360:1360))
        (PORT datac (971:971:971) (915:915:915))
        (PORT datad (1297:1297:1297) (1257:1257:1257))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\myvga0\|s3\|red\[7\]\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1056:1056:1056) (1071:1071:1071))
        (PORT datab (966:966:966) (875:875:875))
        (PORT datac (712:712:712) (679:679:679))
        (PORT datad (919:919:919) (861:861:861))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a3\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1817:1817:1817) (1703:1703:1703))
        (PORT d[1] (1794:1794:1794) (1777:1777:1777))
        (PORT d[2] (1498:1498:1498) (1475:1475:1475))
        (PORT d[3] (1862:1862:1862) (1874:1874:1874))
        (PORT d[4] (1705:1705:1705) (1687:1687:1687))
        (PORT d[5] (1521:1521:1521) (1531:1531:1531))
        (PORT d[6] (1581:1581:1581) (1505:1505:1505))
        (PORT d[7] (1392:1392:1392) (1339:1339:1339))
        (PORT d[8] (1660:1660:1660) (1584:1584:1584))
        (PORT d[9] (1962:1962:1962) (1863:1863:1863))
        (PORT d[10] (2240:2240:2240) (2139:2139:2139))
        (PORT d[11] (1684:1684:1684) (1612:1612:1612))
        (PORT d[12] (1591:1591:1591) (1507:1507:1507))
        (PORT clk (2269:2269:2269) (2296:2296:2296))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a3\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2269:2269:2269) (2296:2296:2296))
        (PORT d[0] (1098:1098:1098) (978:978:978))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a3\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2270:2270:2270) (2297:2297:2297))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a3\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2230:2230:2230) (2256:2256:2256))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a3\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1393:1393:1393) (1388:1388:1388))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a3\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1394:1394:1394) (1389:1389:1389))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a3\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1394:1394:1394) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a3\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1394:1394:1394) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|mux2\|w_mux_outputs458w\[0\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1229:1229:1229) (1137:1137:1137))
        (PORT datab (307:307:307) (389:389:389))
        (PORT datac (1272:1272:1272) (1170:1170:1170))
        (PORT datad (292:292:292) (370:370:370))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a12\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1809:1809:1809) (1810:1810:1810))
        (PORT d[1] (1779:1779:1779) (1766:1766:1766))
        (PORT d[2] (1875:1875:1875) (1776:1776:1776))
        (PORT d[3] (1900:1900:1900) (1924:1924:1924))
        (PORT d[4] (1868:1868:1868) (1852:1852:1852))
        (PORT d[5] (1430:1430:1430) (1417:1417:1417))
        (PORT d[6] (1819:1819:1819) (1836:1836:1836))
        (PORT d[7] (1843:1843:1843) (1836:1836:1836))
        (PORT d[8] (1874:1874:1874) (1867:1867:1867))
        (PORT d[9] (1976:1976:1976) (1936:1936:1936))
        (PORT d[10] (2339:2339:2339) (2307:2307:2307))
        (PORT d[11] (1770:1770:1770) (1754:1754:1754))
        (PORT d[12] (1949:1949:1949) (1889:1889:1889))
        (PORT clk (2239:2239:2239) (2267:2267:2267))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a12\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2239:2239:2239) (2267:2267:2267))
        (PORT d[0] (1286:1286:1286) (1233:1233:1233))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a12\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2240:2240:2240) (2268:2268:2268))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a12\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2227:2227:2227))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a12\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1359:1359:1359))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a12\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1360:1360:1360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a12\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1360:1360:1360))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a12\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1360:1360:1360))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|mux2\|w_mux_outputs458w\[0\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1535:1535:1535) (1418:1418:1418))
        (PORT datab (378:378:378) (368:368:368))
        (PORT datac (1566:1566:1566) (1520:1520:1520))
        (PORT datad (287:287:287) (365:365:365))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a39\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1831:1831:1831) (1816:1816:1816))
        (PORT d[1] (2035:2035:2035) (1988:1988:1988))
        (PORT d[2] (1829:1829:1829) (1704:1704:1704))
        (PORT d[3] (1821:1821:1821) (1796:1796:1796))
        (PORT d[4] (1849:1849:1849) (1835:1835:1835))
        (PORT d[5] (1455:1455:1455) (1441:1441:1441))
        (PORT d[6] (1832:1832:1832) (1850:1850:1850))
        (PORT d[7] (1509:1509:1509) (1518:1518:1518))
        (PORT d[8] (1827:1827:1827) (1821:1821:1821))
        (PORT d[9] (2161:2161:2161) (2141:2141:2141))
        (PORT d[10] (2249:2249:2249) (2173:2173:2173))
        (PORT d[11] (1826:1826:1826) (1808:1808:1808))
        (PORT d[12] (2033:2033:2033) (1977:1977:1977))
        (PORT clk (2242:2242:2242) (2270:2270:2270))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a39\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2270:2270:2270))
        (PORT d[0] (1458:1458:1458) (1360:1360:1360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a39\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2243:2243:2243) (2271:2271:2271))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a39\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2230:2230:2230))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a39\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1362:1362:1362))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a39\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1363:1363:1363))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a39\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1363:1363:1363))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a39\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1363:1363:1363))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\myvga0\|s3\|green\[5\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1239:1239:1239) (1153:1153:1153))
        (PORT datab (1443:1443:1443) (1317:1317:1317))
        (PORT datac (1023:1023:1023) (1038:1038:1038))
        (PORT datad (920:920:920) (861:861:861))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a13\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1134:1134:1134) (1112:1112:1112))
        (PORT d[1] (1128:1128:1128) (1091:1091:1091))
        (PORT d[2] (858:858:858) (852:852:852))
        (PORT d[3] (1163:1163:1163) (1143:1143:1143))
        (PORT d[4] (1404:1404:1404) (1364:1364:1364))
        (PORT d[5] (1136:1136:1136) (1114:1114:1114))
        (PORT d[6] (1109:1109:1109) (1071:1071:1071))
        (PORT d[7] (1347:1347:1347) (1300:1300:1300))
        (PORT d[8] (1038:1038:1038) (1000:1000:1000))
        (PORT d[9] (1280:1280:1280) (1217:1217:1217))
        (PORT d[10] (1026:1026:1026) (983:983:983))
        (PORT d[11] (1023:1023:1023) (984:984:984))
        (PORT d[12] (1058:1058:1058) (1027:1027:1027))
        (PORT clk (2270:2270:2270) (2297:2297:2297))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a13\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2270:2270:2270) (2297:2297:2297))
        (PORT d[0] (1415:1415:1415) (1288:1288:1288))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a13\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2271:2271:2271) (2298:2298:2298))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a13\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2257:2257:2257))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a13\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1394:1394:1394) (1389:1389:1389))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a13\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1395:1395:1395) (1390:1390:1390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a13\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1395:1395:1395) (1390:1390:1390))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a13\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1395:1395:1395) (1390:1390:1390))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|mux2\|w_mux_outputs506w\[0\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1037:1037:1037) (980:980:980))
        (PORT datab (1361:1361:1361) (1309:1309:1309))
        (PORT datac (986:986:986) (929:929:929))
        (PORT datad (1297:1297:1297) (1257:1257:1257))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a31\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1741:1741:1741) (1680:1680:1680))
        (PORT d[1] (1758:1758:1758) (1723:1723:1723))
        (PORT d[2] (1483:1483:1483) (1434:1434:1434))
        (PORT d[3] (1843:1843:1843) (1805:1805:1805))
        (PORT d[4] (1409:1409:1409) (1363:1363:1363))
        (PORT d[5] (1121:1121:1121) (1098:1098:1098))
        (PORT d[6] (1319:1319:1319) (1278:1278:1278))
        (PORT d[7] (1381:1381:1381) (1339:1339:1339))
        (PORT d[8] (1721:1721:1721) (1664:1664:1664))
        (PORT d[9] (1687:1687:1687) (1603:1603:1603))
        (PORT d[10] (2006:2006:2006) (1931:1931:1931))
        (PORT d[11] (1688:1688:1688) (1613:1613:1613))
        (PORT d[12] (1703:1703:1703) (1630:1630:1630))
        (PORT clk (2246:2246:2246) (2273:2273:2273))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a31\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2246:2246:2246) (2273:2273:2273))
        (PORT d[0] (1448:1448:1448) (1319:1319:1319))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a31\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2247:2247:2247) (2274:2274:2274))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a31\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2233:2233:2233))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a31\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1365:1365:1365))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a31\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a31\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1366:1366:1366))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a31\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1366:1366:1366))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|mux2\|w_mux_outputs506w\[0\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1647:1647:1647) (1493:1493:1493))
        (PORT datab (219:219:219) (245:245:245))
        (PORT datac (1253:1253:1253) (1192:1192:1192))
        (PORT datad (1295:1295:1295) (1255:1255:1255))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a40\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1103:1103:1103) (1070:1070:1070))
        (PORT d[1] (1121:1121:1121) (1080:1080:1080))
        (PORT d[2] (1101:1101:1101) (1058:1058:1058))
        (PORT d[3] (1166:1166:1166) (1149:1149:1149))
        (PORT d[4] (819:819:819) (801:801:801))
        (PORT d[5] (828:828:828) (813:813:813))
        (PORT d[6] (1303:1303:1303) (1241:1241:1241))
        (PORT d[7] (1040:1040:1040) (992:992:992))
        (PORT d[8] (1045:1045:1045) (1015:1015:1015))
        (PORT d[9] (1302:1302:1302) (1239:1239:1239))
        (PORT d[10] (1305:1305:1305) (1244:1244:1244))
        (PORT d[11] (1029:1029:1029) (990:990:990))
        (PORT d[12] (1124:1124:1124) (1092:1092:1092))
        (PORT clk (2265:2265:2265) (2292:2292:2292))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a40\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2265:2265:2265) (2292:2292:2292))
        (PORT d[0] (808:808:808) (718:718:718))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a40\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2266:2266:2266) (2293:2293:2293))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a40\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2252:2252:2252))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a40\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1384:1384:1384))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a40\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1385:1385:1385))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a40\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1385:1385:1385))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a40\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1385:1385:1385))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\myvga0\|s3\|green\[6\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (678:678:678) (645:645:645))
        (PORT datab (955:955:955) (888:888:888))
        (PORT datac (1019:1019:1019) (1032:1032:1032))
        (PORT datad (919:919:919) (861:861:861))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a41\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1474:1474:1474) (1475:1475:1475))
        (PORT d[1] (1465:1465:1465) (1446:1446:1446))
        (PORT d[2] (1577:1577:1577) (1450:1450:1450))
        (PORT d[3] (1574:1574:1574) (1494:1494:1494))
        (PORT d[4] (1882:1882:1882) (1776:1776:1776))
        (PORT d[5] (1453:1453:1453) (1441:1441:1441))
        (PORT d[6] (1566:1566:1566) (1579:1579:1579))
        (PORT d[7] (1468:1468:1468) (1472:1472:1472))
        (PORT d[8] (1472:1472:1472) (1479:1479:1479))
        (PORT d[9] (1768:1768:1768) (1757:1757:1757))
        (PORT d[10] (2038:2038:2038) (1889:1889:1889))
        (PORT d[11] (1788:1788:1788) (1775:1775:1775))
        (PORT d[12] (1795:1795:1795) (1771:1771:1771))
        (PORT clk (2251:2251:2251) (2279:2279:2279))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a41\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2279:2279:2279))
        (PORT d[0] (1489:1489:1489) (1395:1395:1395))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a41\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2252:2252:2252) (2280:2280:2280))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a41\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2239:2239:2239))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a41\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1371:1371:1371))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a41\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1372:1372:1372))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a41\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a41\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a32\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1114:1114:1114) (1080:1080:1080))
        (PORT d[1] (1289:1289:1289) (1218:1218:1218))
        (PORT d[2] (1087:1087:1087) (1041:1041:1041))
        (PORT d[3] (1132:1132:1132) (1113:1113:1113))
        (PORT d[4] (1070:1070:1070) (1038:1038:1038))
        (PORT d[5] (804:804:804) (792:792:792))
        (PORT d[6] (991:991:991) (947:947:947))
        (PORT d[7] (1004:1004:1004) (958:958:958))
        (PORT d[8] (1349:1349:1349) (1268:1268:1268))
        (PORT d[9] (1016:1016:1016) (972:972:972))
        (PORT d[10] (1273:1273:1273) (1209:1209:1209))
        (PORT d[11] (1088:1088:1088) (1048:1048:1048))
        (PORT d[12] (1086:1086:1086) (1052:1052:1052))
        (PORT clk (2267:2267:2267) (2293:2293:2293))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a32\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2267:2267:2267) (2293:2293:2293))
        (PORT d[0] (1094:1094:1094) (974:974:974))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a32\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2268:2268:2268) (2294:2294:2294))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a32\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2228:2228:2228) (2253:2253:2253))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a32\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1391:1391:1391) (1385:1385:1385))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a32\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1392:1392:1392) (1386:1386:1386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a32\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1392:1392:1392) (1386:1386:1386))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a32\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1392:1392:1392) (1386:1386:1386))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a23\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1738:1738:1738) (1604:1604:1604))
        (PORT d[1] (1501:1501:1501) (1385:1385:1385))
        (PORT d[2] (1495:1495:1495) (1477:1477:1477))
        (PORT d[3] (1500:1500:1500) (1400:1400:1400))
        (PORT d[4] (1500:1500:1500) (1400:1400:1400))
        (PORT d[5] (1864:1864:1864) (1867:1867:1867))
        (PORT d[6] (1452:1452:1452) (1411:1411:1411))
        (PORT d[7] (1672:1672:1672) (1595:1595:1595))
        (PORT d[8] (1315:1315:1315) (1236:1236:1236))
        (PORT d[9] (1342:1342:1342) (1291:1291:1291))
        (PORT d[10] (1561:1561:1561) (1459:1459:1459))
        (PORT d[11] (1393:1393:1393) (1338:1338:1338))
        (PORT d[12] (1620:1620:1620) (1539:1539:1539))
        (PORT clk (2278:2278:2278) (2305:2305:2305))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a23\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2278:2278:2278) (2305:2305:2305))
        (PORT d[0] (1089:1089:1089) (979:979:979))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a23\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2279:2279:2279) (2306:2306:2306))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a23\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2239:2239:2239) (2265:2265:2265))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a23\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1402:1402:1402) (1397:1397:1397))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a23\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1403:1403:1403) (1398:1398:1398))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a23\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1403:1403:1403) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a23\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1403:1403:1403) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|mux2\|w_mux_outputs554w\[0\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1103:1103:1103) (996:996:996))
        (PORT datab (1288:1288:1288) (1244:1244:1244))
        (PORT datac (1438:1438:1438) (1301:1301:1301))
        (PORT datad (1895:1895:1895) (1811:1811:1811))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a14\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1504:1504:1504) (1506:1506:1506))
        (PORT d[1] (1476:1476:1476) (1464:1464:1464))
        (PORT d[2] (1689:1689:1689) (1634:1634:1634))
        (PORT d[3] (1779:1779:1779) (1766:1766:1766))
        (PORT d[4] (1841:1841:1841) (1845:1845:1845))
        (PORT d[5] (1796:1796:1796) (1775:1775:1775))
        (PORT d[6] (1551:1551:1551) (1563:1563:1563))
        (PORT d[7] (1490:1490:1490) (1495:1495:1495))
        (PORT d[8] (1490:1490:1490) (1494:1494:1494))
        (PORT d[9] (1762:1762:1762) (1751:1751:1751))
        (PORT d[10] (2017:2017:2017) (1975:1975:1975))
        (PORT d[11] (1459:1459:1459) (1468:1468:1468))
        (PORT d[12] (1685:1685:1685) (1657:1657:1657))
        (PORT clk (2252:2252:2252) (2280:2280:2280))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a14\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2252:2252:2252) (2280:2280:2280))
        (PORT d[0] (1553:1553:1553) (1478:1478:1478))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a14\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2253:2253:2253) (2281:2281:2281))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a14\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2240:2240:2240))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a14\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1372:1372:1372))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a14\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1373:1373:1373))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a14\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1373:1373:1373))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a14\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1373:1373:1373))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|mux2\|w_mux_outputs554w\[0\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1018:1018:1018) (1003:1003:1003))
        (PORT datab (751:751:751) (702:702:702))
        (PORT datac (186:186:186) (214:214:214))
        (PORT datad (1606:1606:1606) (1545:1545:1545))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\myvga0\|s3\|green\[7\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1426:1426:1426) (1386:1386:1386))
        (PORT datab (950:950:950) (896:896:896))
        (PORT datac (1019:1019:1019) (1032:1032:1032))
        (PORT datad (936:936:936) (889:889:889))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a18\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (804:804:804) (784:784:784))
        (PORT d[1] (1113:1113:1113) (1072:1072:1072))
        (PORT d[2] (841:841:841) (807:807:807))
        (PORT d[3] (1123:1123:1123) (1080:1080:1080))
        (PORT d[4] (1082:1082:1082) (1050:1050:1050))
        (PORT d[5] (786:786:786) (776:776:776))
        (PORT d[6] (734:734:734) (702:702:702))
        (PORT d[7] (719:719:719) (693:693:693))
        (PORT d[8] (1031:1031:1031) (1000:1000:1000))
        (PORT d[9] (1313:1313:1313) (1246:1246:1246))
        (PORT d[10] (1333:1333:1333) (1269:1269:1269))
        (PORT d[11] (1040:1040:1040) (991:991:991))
        (PORT d[12] (1032:1032:1032) (966:966:966))
        (PORT clk (2268:2268:2268) (2295:2295:2295))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a18\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2268:2268:2268) (2295:2295:2295))
        (PORT d[0] (1126:1126:1126) (1010:1010:1010))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a18\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2269:2269:2269) (2296:2296:2296))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a18\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2229:2229:2229) (2255:2255:2255))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a18\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1392:1392:1392) (1387:1387:1387))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a18\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1393:1393:1393) (1388:1388:1388))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a18\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1393:1393:1393) (1388:1388:1388))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a18\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1393:1393:1393) (1388:1388:1388))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a27\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1778:1778:1778) (1728:1728:1728))
        (PORT d[1] (1779:1779:1779) (1742:1742:1742))
        (PORT d[2] (1786:1786:1786) (1722:1722:1722))
        (PORT d[3] (1803:1803:1803) (1762:1762:1762))
        (PORT d[4] (1720:1720:1720) (1656:1656:1656))
        (PORT d[5] (1439:1439:1439) (1403:1403:1403))
        (PORT d[6] (1664:1664:1664) (1604:1604:1604))
        (PORT d[7] (1693:1693:1693) (1619:1619:1619))
        (PORT d[8] (1773:1773:1773) (1759:1759:1759))
        (PORT d[9] (1708:1708:1708) (1627:1627:1627))
        (PORT d[10] (2321:2321:2321) (2227:2227:2227))
        (PORT d[11] (1737:1737:1737) (1667:1667:1667))
        (PORT d[12] (1700:1700:1700) (1631:1631:1631))
        (PORT clk (2230:2230:2230) (2258:2258:2258))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a27\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2230:2230:2230) (2258:2258:2258))
        (PORT d[0] (1521:1521:1521) (1430:1430:1430))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a27\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2259:2259:2259))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a27\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2218:2218:2218))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a27\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1350:1350:1350))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a27\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1351:1351:1351))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a27\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1351:1351:1351))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a27\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1351:1351:1351))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|mux2\|w_mux_outputs314w\[0\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (252:252:252))
        (PORT datab (745:745:745) (695:695:695))
        (PORT datac (1571:1571:1571) (1501:1501:1501))
        (PORT datad (1295:1295:1295) (1255:1255:1255))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a36\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1699:1699:1699) (1671:1671:1671))
        (PORT d[1] (1756:1756:1756) (1723:1723:1723))
        (PORT d[2] (1656:1656:1656) (1599:1599:1599))
        (PORT d[3] (1789:1789:1789) (1765:1765:1765))
        (PORT d[4] (1888:1888:1888) (1781:1781:1781))
        (PORT d[5] (1462:1462:1462) (1448:1448:1448))
        (PORT d[6] (1554:1554:1554) (1569:1569:1569))
        (PORT d[7] (1517:1517:1517) (1524:1524:1524))
        (PORT d[8] (1531:1531:1531) (1538:1538:1538))
        (PORT d[9] (1823:1823:1823) (1813:1813:1813))
        (PORT d[10] (2065:2065:2065) (1917:1917:1917))
        (PORT d[11] (1671:1671:1671) (1641:1641:1641))
        (PORT d[12] (1801:1801:1801) (1778:1778:1778))
        (PORT clk (2249:2249:2249) (2276:2276:2276))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a36\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2249:2249:2249) (2276:2276:2276))
        (PORT d[0] (1466:1466:1466) (1379:1379:1379))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a36\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2277:2277:2277))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a36\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2236:2236:2236))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a36\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1368:1368:1368))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a36\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1369:1369:1369))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a36\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1369:1369:1369))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a36\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1369:1369:1369))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\myvga0\|s3\|blue\[5\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (729:729:729) (745:745:745))
        (PORT datab (1047:1047:1047) (987:987:987))
        (PORT datac (383:383:383) (364:364:364))
        (PORT datad (1411:1411:1411) (1288:1288:1288))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a37\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1818:1818:1818) (1803:1803:1803))
        (PORT d[1] (1475:1475:1475) (1467:1467:1467))
        (PORT d[2] (1836:1836:1836) (1703:1703:1703))
        (PORT d[3] (1763:1763:1763) (1731:1731:1731))
        (PORT d[4] (1850:1850:1850) (1835:1835:1835))
        (PORT d[5] (1433:1433:1433) (1418:1418:1418))
        (PORT d[6] (1838:1838:1838) (1857:1857:1857))
        (PORT d[7] (1508:1508:1508) (1517:1517:1517))
        (PORT d[8] (1515:1515:1515) (1524:1524:1524))
        (PORT d[9] (2122:2122:2122) (2103:2103:2103))
        (PORT d[10] (2261:2261:2261) (2184:2184:2184))
        (PORT d[11] (1793:1793:1793) (1776:1776:1776))
        (PORT d[12] (2011:2011:2011) (1957:1957:1957))
        (PORT clk (2244:2244:2244) (2272:2272:2272))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a37\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2244:2244:2244) (2272:2272:2272))
        (PORT d[0] (1471:1471:1471) (1369:1369:1369))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a37\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2245:2245:2245) (2273:2273:2273))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a37\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2232:2232:2232))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a37\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1364:1364:1364))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a37\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1365:1365:1365))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a37\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a37\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a19\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1753:1753:1753) (1619:1619:1619))
        (PORT d[1] (1596:1596:1596) (1504:1504:1504))
        (PORT d[2] (1553:1553:1553) (1537:1537:1537))
        (PORT d[3] (1469:1469:1469) (1375:1375:1375))
        (PORT d[4] (1832:1832:1832) (1723:1723:1723))
        (PORT d[5] (1879:1879:1879) (1883:1883:1883))
        (PORT d[6] (1364:1364:1364) (1318:1318:1318))
        (PORT d[7] (1398:1398:1398) (1345:1345:1345))
        (PORT d[8] (1648:1648:1648) (1559:1559:1559))
        (PORT d[9] (1636:1636:1636) (1539:1539:1539))
        (PORT d[10] (1636:1636:1636) (1543:1543:1543))
        (PORT d[11] (1358:1358:1358) (1314:1314:1314))
        (PORT d[12] (1573:1573:1573) (1505:1505:1505))
        (PORT clk (2278:2278:2278) (2305:2305:2305))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a19\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2278:2278:2278) (2305:2305:2305))
        (PORT d[0] (1401:1401:1401) (1278:1278:1278))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a19\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2279:2279:2279) (2306:2306:2306))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a19\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2239:2239:2239) (2265:2265:2265))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a19\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1402:1402:1402) (1397:1397:1397))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a19\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1403:1403:1403) (1398:1398:1398))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a19\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1403:1403:1403) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a19\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1403:1403:1403) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|mux2\|w_mux_outputs362w\[0\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1529:1529:1529) (1434:1434:1434))
        (PORT datab (303:303:303) (383:383:383))
        (PORT datac (1500:1500:1500) (1392:1392:1392))
        (PORT datad (288:288:288) (365:365:365))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a10\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1102:1102:1102) (1075:1075:1075))
        (PORT d[1] (1158:1158:1158) (1126:1126:1126))
        (PORT d[2] (871:871:871) (866:866:866))
        (PORT d[3] (1174:1174:1174) (1157:1157:1157))
        (PORT d[4] (1441:1441:1441) (1389:1389:1389))
        (PORT d[5] (1132:1132:1132) (1111:1111:1111))
        (PORT d[6] (1376:1376:1376) (1321:1321:1321))
        (PORT d[7] (1335:1335:1335) (1286:1286:1286))
        (PORT d[8] (1350:1350:1350) (1273:1273:1273))
        (PORT d[9] (1266:1266:1266) (1191:1191:1191))
        (PORT d[10] (1019:1019:1019) (978:978:978))
        (PORT d[11] (1369:1369:1369) (1315:1315:1315))
        (PORT d[12] (1350:1350:1350) (1301:1301:1301))
        (PORT clk (2256:2256:2256) (2285:2285:2285))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a10\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2256:2256:2256) (2285:2285:2285))
        (PORT d[0] (1437:1437:1437) (1310:1310:1310))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a10\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2257:2257:2257) (2286:2286:2286))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a10\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2245:2245:2245))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a10\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1377:1377:1377))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a10\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1378:1378:1378))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a10\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1378:1378:1378))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a10\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1378:1378:1378))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|mux2\|w_mux_outputs362w\[0\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1352:1352:1352) (1214:1214:1214))
        (PORT datab (384:384:384) (373:373:373))
        (PORT datac (1525:1525:1525) (1432:1432:1432))
        (PORT datad (290:290:290) (368:368:368))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\myvga0\|s3\|blue\[6\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1058:1058:1058) (1073:1073:1073))
        (PORT datab (1457:1457:1457) (1423:1423:1423))
        (PORT datac (1379:1379:1379) (1270:1270:1270))
        (PORT datad (920:920:920) (861:861:861))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a20\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1804:1804:1804) (1816:1816:1816))
        (PORT d[1] (1806:1806:1806) (1796:1796:1796))
        (PORT d[2] (1918:1918:1918) (1815:1815:1815))
        (PORT d[3] (2116:2116:2116) (2074:2074:2074))
        (PORT d[4] (1750:1750:1750) (1726:1726:1726))
        (PORT d[5] (1729:1729:1729) (1703:1703:1703))
        (PORT d[6] (1800:1800:1800) (1815:1815:1815))
        (PORT d[7] (1895:1895:1895) (1887:1887:1887))
        (PORT d[8] (1849:1849:1849) (1844:1844:1844))
        (PORT d[9] (2128:2128:2128) (2106:2106:2106))
        (PORT d[10] (2393:2393:2393) (2359:2359:2359))
        (PORT d[11] (2105:2105:2105) (2068:2068:2068))
        (PORT d[12] (2005:2005:2005) (1949:1949:1949))
        (PORT clk (2232:2232:2232) (2260:2260:2260))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a20\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2260:2260:2260))
        (PORT d[0] (1327:1327:1327) (1281:1281:1281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a20\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2261:2261:2261))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a20\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2220:2220:2220))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a20\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1352:1352:1352))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a20\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1353:1353:1353))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a20\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1353:1353:1353))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a20\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1353:1353:1353))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a29\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1746:1746:1746) (1698:1698:1698))
        (PORT d[1] (1757:1757:1757) (1723:1723:1723))
        (PORT d[2] (1766:1766:1766) (1701:1701:1701))
        (PORT d[3] (1845:1845:1845) (1803:1803:1803))
        (PORT d[4] (1407:1407:1407) (1369:1369:1369))
        (PORT d[5] (1128:1128:1128) (1105:1105:1105))
        (PORT d[6] (1635:1635:1635) (1569:1569:1569))
        (PORT d[7] (1705:1705:1705) (1634:1634:1634))
        (PORT d[8] (1704:1704:1704) (1652:1652:1652))
        (PORT d[9] (1668:1668:1668) (1588:1588:1588))
        (PORT d[10] (2020:2020:2020) (1946:1946:1946))
        (PORT d[11] (1691:1691:1691) (1628:1628:1628))
        (PORT d[12] (1693:1693:1693) (1622:1622:1622))
        (PORT clk (2242:2242:2242) (2268:2268:2268))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a29\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2268:2268:2268))
        (PORT d[0] (1448:1448:1448) (1316:1316:1316))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a29\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2243:2243:2243) (2269:2269:2269))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a29\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2228:2228:2228))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a29\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1360:1360:1360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a29\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a29\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1361:1361:1361))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a29\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1361:1361:1361))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|mux2\|w_mux_outputs410w\[0\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (250:250:250))
        (PORT datab (1450:1450:1450) (1422:1422:1422))
        (PORT datac (1277:1277:1277) (1220:1220:1220))
        (PORT datad (1896:1896:1896) (1812:1812:1812))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a38\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1085:1085:1085) (1053:1053:1053))
        (PORT d[1] (1455:1455:1455) (1404:1404:1404))
        (PORT d[2] (1135:1135:1135) (1094:1094:1094))
        (PORT d[3] (1503:1503:1503) (1477:1477:1477))
        (PORT d[4] (1084:1084:1084) (1050:1050:1050))
        (PORT d[5] (788:788:788) (777:777:777))
        (PORT d[6] (1329:1329:1329) (1264:1264:1264))
        (PORT d[7] (1053:1053:1053) (1020:1020:1020))
        (PORT d[8] (1353:1353:1353) (1310:1310:1310))
        (PORT d[9] (1647:1647:1647) (1567:1567:1567))
        (PORT d[10] (1673:1673:1673) (1606:1606:1606))
        (PORT d[11] (1368:1368:1368) (1307:1307:1307))
        (PORT d[12] (1398:1398:1398) (1344:1344:1344))
        (PORT clk (2260:2260:2260) (2287:2287:2287))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a38\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2260:2260:2260) (2287:2287:2287))
        (PORT d[0] (1130:1130:1130) (1012:1012:1012))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a38\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2261:2261:2261) (2288:2288:2288))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a38\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2221:2221:2221) (2247:2247:2247))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a38\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1379:1379:1379))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a38\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1380:1380:1380))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a38\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\myvga0\|s2\|altsyncram_component\|auto_generated\|ram_block1a38\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\myvga0\|s3\|blue\[7\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (252:252:252))
        (PORT datab (1006:1006:1006) (949:949:949))
        (PORT datac (695:695:695) (709:709:709))
        (PORT datad (1000:1000:1000) (948:948:948))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE \\pll0\|altpll_component\|auto_generated\|wire_pll1_clk\[1\]\~clkctrl\\)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (1977:1977:1977) (1950:1950:1950))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\myvga0\|s1\|u3\|sync_pulse\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3221:3221:3221) (3117:3117:3117))
        (PORT datab (297:297:297) (374:374:374))
        (PORT datac (192:192:192) (223:223:223))
        (PORT datad (703:703:703) (719:719:719))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\myvga0\|s3\|red\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1845:1845:1845) (1786:1786:1786))
        (PORT datab (1353:1353:1353) (1327:1327:1327))
        (PORT datac (1500:1500:1500) (1441:1441:1441))
        (PORT datad (1514:1514:1514) (1439:1439:1439))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\myvga0\|s1\|u4\|sync_pulse\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (526:526:526) (549:549:549))
        (PORT datab (1250:1250:1250) (1178:1178:1178))
        (PORT datac (186:186:186) (214:214:214))
        (PORT datad (373:373:373) (356:356:356))
        (IOPATH dataa combout (312:312:312) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
)
