Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date              : Thu Sep 05 20:47:46 2019
| Host              : Ahrfry running 64-bit major release  (build 9200)
| Command           : report_timing -file ./report/example_timing_synth.rpt
| Design            : example
| Device            : xcku060-ffva1156
| Speed File        : -1L  PRODUCTION 1.21 05-25-2016
| Temperature Grade : I
-----------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             1.456ns  (required time - arrival time)
  Source:                 example_Block_codeRepl951_proc_U0/merger_host_0_V_data_V_merger_host_0_V_data_V_fifo_U/internal_full_n_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.300ns period=4.600ns})
  Destination:            example_Block_codeRepl951_proc_U0/merger_host_0_V_data_V_merger_host_0_V_data_V_fifo_U/U_FIFO_example_Block_codeRepl951_proc_merger_host_0_V_data_V_ram/SRL_SIG_reg[16][0]_srl17/CE
                            (rising edge-triggered cell SRLC32E clocked by ap_clk  {rise@0.000ns fall@2.300ns period=4.600ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.600ns  (ap_clk rise@4.600ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.617ns  (logic 0.507ns (19.373%)  route 2.110ns (80.627%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1974, unset)         0.000     0.000    example_Block_codeRepl951_proc_U0/merger_host_0_V_data_V_merger_host_0_V_data_V_fifo_U/ap_clk
                         FDRE                                         r  example_Block_codeRepl951_proc_U0/merger_host_0_V_data_V_merger_host_0_V_data_V_fifo_U/internal_full_n_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.140     0.140 r  example_Block_codeRepl951_proc_U0/merger_host_0_V_data_V_merger_host_0_V_data_V_fifo_U/internal_full_n_reg/Q
                         net (fo=6, unplaced)         0.314     0.454    example_Block_codeRepl951_proc_U0/merger_host_0_V_id_V_merger_host_0_V_id_V_fifo_U/merger_host_0_V_data_V_full_n
                         LUT5 (Prop_LUT5_I1_O)        0.167     0.621 f  example_Block_codeRepl951_proc_U0/merger_host_0_V_id_V_merger_host_0_V_id_V_fifo_U/prt_nw2sbu_TREADY_INST_0_i_4/O
                         net (fo=3, unplaced)         0.305     0.926    example_Block_codeRepl951_proc_U0/merger_network_0_V_user_V_merger_network_0_V_user_V_fifo_U/internal_full_n_reg_1
                         LUT5 (Prop_LUT5_I4_O)        0.050     0.976 f  example_Block_codeRepl951_proc_U0/merger_network_0_V_user_V_merger_network_0_V_user_V_fifo_U/prt_cx2sbu_TREADY_INST_0_i_4/O
                         net (fo=3, unplaced)         0.305     1.281    example_Block_codeRepl951_proc_U0/merger_network_1_V_id_V_merger_network_1_V_id_V_fifo_U/reply_loc_reg_536_reg[0]_rep
                         LUT6 (Prop_LUT6_I5_O)        0.050     1.331 f  example_Block_codeRepl951_proc_U0/merger_network_1_V_id_V_merger_network_1_V_id_V_fifo_U/SRL_SIG_reg[16][0]_srl17_i_10__0/O
                         net (fo=2, unplaced)         0.299     1.630    example_Block_codeRepl951_proc_U0/merger_network_1_V_id_V_merger_network_1_V_id_V_fifo_U/SRL_SIG_reg[16][0]_srl17_i_10__0_n_2
                         LUT6 (Prop_LUT6_I0_O)        0.050     1.680 r  example_Block_codeRepl951_proc_U0/merger_network_1_V_id_V_merger_network_1_V_id_V_fifo_U/SRL_SIG_reg[16][0]_srl17_i_8__0/O
                         net (fo=59, unplaced)        0.373     2.053    example_Block_codeRepl951_proc_U0/merger_host_0_V_data_V_merger_host_0_V_data_V_fifo_U/U_FIFO_example_Block_codeRepl951_proc_merger_host_0_V_data_V_ram/ap_CS_fsm_reg[1]
                         LUT4 (Prop_LUT4_I3_O)        0.050     2.103 r  example_Block_codeRepl951_proc_U0/merger_host_0_V_data_V_merger_host_0_V_data_V_fifo_U/U_FIFO_example_Block_codeRepl951_proc_merger_host_0_V_data_V_ram/SRL_SIG_reg[16][0]_srl17_i_1__5/O
                         net (fo=260, unplaced)       0.514     2.617    example_Block_codeRepl951_proc_U0/merger_host_0_V_data_V_merger_host_0_V_data_V_fifo_U/U_FIFO_example_Block_codeRepl951_proc_merger_host_0_V_data_V_ram/shiftReg_ce
                         SRLC32E                                      r  example_Block_codeRepl951_proc_U0/merger_host_0_V_data_V_merger_host_0_V_data_V_fifo_U/U_FIFO_example_Block_codeRepl951_proc_merger_host_0_V_data_V_ram/SRL_SIG_reg[16][0]_srl17/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.600     4.600 r  
                                                      0.000     4.600 r  ap_clk (IN)
                         net (fo=1974, unset)         0.000     4.600    example_Block_codeRepl951_proc_U0/merger_host_0_V_data_V_merger_host_0_V_data_V_fifo_U/U_FIFO_example_Block_codeRepl951_proc_merger_host_0_V_data_V_ram/ap_clk
                         SRLC32E                                      r  example_Block_codeRepl951_proc_U0/merger_host_0_V_data_V_merger_host_0_V_data_V_fifo_U/U_FIFO_example_Block_codeRepl951_proc_merger_host_0_V_data_V_ram/SRL_SIG_reg[16][0]_srl17/CLK
                         clock pessimism              0.000     4.600    
                         clock uncertainty           -0.035     4.565    
                         SRLC32E (Setup_SRLC32E_CLK_CE)
                                                     -0.492     4.073    example_Block_codeRepl951_proc_U0/merger_host_0_V_data_V_merger_host_0_V_data_V_fifo_U/U_FIFO_example_Block_codeRepl951_proc_merger_host_0_V_data_V_ram/SRL_SIG_reg[16][0]_srl17
  -------------------------------------------------------------------
                         required time                          4.073    
                         arrival time                          -2.617    
  -------------------------------------------------------------------
                         slack                                  1.456    




