{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1715069675697 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1715069675699 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 07 10:14:35 2024 " "Processing started: Tue May 07 10:14:35 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1715069675699 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715069675699 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top_meteo_de0cv -c top_meteo_de0cv " "Command: quartus_map --read_settings_files=on --write_settings_files=off top_meteo_de0cv -c top_meteo_de0cv" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715069675699 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1715069676202 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1715069676202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hp/documents/universitat/8e/dssd/pracs/p4/misc/timescale.v 0 0 " "Found 0 design units, including 0 entities, in source file /users/hp/documents/universitat/8e/dssd/pracs/p4/misc/timescale.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715069684848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hp/documents/universitat/8e/dssd/pracs/p4/misc/sys_model.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/hp/documents/universitat/8e/dssd/pracs/p4/misc/sys_model.v" { { "Info" "ISGN_ENTITY_NAME" "1 sys_model " "Found entity 1: sys_model" {  } { { "../misc/sys_model.v" "" { Text "C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p4/misc/sys_model.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715069684848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715069684848 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "enum_state ../misc/i2c_slave_model.v(39) " "Unrecognized synthesis attribute \"enum_state\" at ../misc/i2c_slave_model.v(39)" {  } { { "../misc/i2c_slave_model.v" "" { Text "C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p4/misc/i2c_slave_model.v" 39 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715069684848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hp/documents/universitat/8e/dssd/pracs/p4/misc/i2c_slave_model.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/hp/documents/universitat/8e/dssd/pracs/p4/misc/i2c_slave_model.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_slave_model " "Found entity 1: i2c_slave_model" {  } { { "../misc/i2c_slave_model.v" "" { Text "C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p4/misc/i2c_slave_model.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715069684848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715069684848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hp/documents/universitat/8e/dssd/pracs/p4/rtl/i2c_master/shiftreg.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/hp/documents/universitat/8e/dssd/pracs/p4/rtl/i2c_master/shiftreg.v" { { "Info" "ISGN_ENTITY_NAME" "1 shiftreg " "Found entity 1: shiftreg" {  } { { "../rtl/i2c_master/shiftreg.v" "" { Text "C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p4/rtl/i2c_master/shiftreg.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715069684848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715069684848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hp/documents/universitat/8e/dssd/pracs/p4/rtl/i2c_master/i2c_master_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/hp/documents/universitat/8e/dssd/pracs/p4/rtl/i2c_master/i2c_master_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_master_top " "Found entity 1: i2c_master_top" {  } { { "../rtl/i2c_master/i2c_master_top.v" "" { Text "C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p4/rtl/i2c_master/i2c_master_top.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715069684856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715069684856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hp/documents/universitat/8e/dssd/pracs/p4/rtl/i2c_master/i2c_master_regs.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/hp/documents/universitat/8e/dssd/pracs/p4/rtl/i2c_master/i2c_master_regs.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_master_regs " "Found entity 1: i2c_master_regs" {  } { { "../rtl/i2c_master/i2c_master_regs.v" "" { Text "C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p4/rtl/i2c_master/i2c_master_regs.v" 106 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715069684856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715069684856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hp/documents/universitat/8e/dssd/pracs/p4/rtl/i2c_master/i2c_master_defines.v 0 0 " "Found 0 design units, including 0 entities, in source file /users/hp/documents/universitat/8e/dssd/pracs/p4/rtl/i2c_master/i2c_master_defines.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715069684856 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Start START i2c_master_byte_ctrl.v(14) " "Verilog HDL Declaration information at i2c_master_byte_ctrl.v(14): object \"Start\" differs only in case from object \"START\" in the same scope" {  } { { "../rtl/i2c_master/i2c_master_byte_ctrl.v" "" { Text "C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p4/rtl/i2c_master/i2c_master_byte_ctrl.v" 14 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1715069684864 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Stop STOP i2c_master_byte_ctrl.v(15) " "Verilog HDL Declaration information at i2c_master_byte_ctrl.v(15): object \"Stop\" differs only in case from object \"STOP\" in the same scope" {  } { { "../rtl/i2c_master/i2c_master_byte_ctrl.v" "" { Text "C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p4/rtl/i2c_master/i2c_master_byte_ctrl.v" 15 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1715069684865 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Read READ i2c_master_byte_ctrl.v(16) " "Verilog HDL Declaration information at i2c_master_byte_ctrl.v(16): object \"Read\" differs only in case from object \"READ\" in the same scope" {  } { { "../rtl/i2c_master/i2c_master_byte_ctrl.v" "" { Text "C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p4/rtl/i2c_master/i2c_master_byte_ctrl.v" 16 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1715069684865 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Write WRITE i2c_master_byte_ctrl.v(17) " "Verilog HDL Declaration information at i2c_master_byte_ctrl.v(17): object \"Write\" differs only in case from object \"WRITE\" in the same scope" {  } { { "../rtl/i2c_master/i2c_master_byte_ctrl.v" "" { Text "C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p4/rtl/i2c_master/i2c_master_byte_ctrl.v" 17 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1715069684865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hp/documents/universitat/8e/dssd/pracs/p4/rtl/i2c_master/i2c_master_byte_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/hp/documents/universitat/8e/dssd/pracs/p4/rtl/i2c_master/i2c_master_byte_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_master_byte_ctrl " "Found entity 1: i2c_master_byte_ctrl" {  } { { "../rtl/i2c_master/i2c_master_byte_ctrl.v" "" { Text "C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p4/rtl/i2c_master/i2c_master_byte_ctrl.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715069684865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715069684865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hp/documents/universitat/8e/dssd/pracs/p4/rtl/i2c_master/i2c_master_bit_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/hp/documents/universitat/8e/dssd/pracs/p4/rtl/i2c_master/i2c_master_bit_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_master_bit_ctrl " "Found entity 1: i2c_master_bit_ctrl" {  } { { "../rtl/i2c_master/i2c_master_bit_ctrl.v" "" { Text "C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p4/rtl/i2c_master/i2c_master_bit_ctrl.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715069684865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715069684865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hp/documents/universitat/8e/dssd/pracs/p4/rtl/i2c_master/i2c_byte_state_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/hp/documents/universitat/8e/dssd/pracs/p4/rtl/i2c_master/i2c_byte_state_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_byte_state_timer " "Found entity 1: i2c_byte_state_timer" {  } { { "../rtl/i2c_master/i2c_byte_state_timer.v" "" { Text "C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p4/rtl/i2c_master/i2c_byte_state_timer.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715069684865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715069684865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hp/documents/universitat/8e/dssd/pracs/p4/rtl/i2c_master/i2c_bit_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/hp/documents/universitat/8e/dssd/pracs/p4/rtl/i2c_master/i2c_bit_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_bit_timer " "Found entity 1: i2c_bit_timer" {  } { { "../rtl/i2c_master/i2c_bit_timer.v" "" { Text "C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p4/rtl/i2c_master/i2c_bit_timer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715069684865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715069684865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hp/documents/universitat/8e/dssd/pracs/p4/rtl/top_meteo_de0cv.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/hp/documents/universitat/8e/dssd/pracs/p4/rtl/top_meteo_de0cv.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_meteo_de0cv " "Found entity 1: top_meteo_de0cv" {  } { { "../rtl/top_meteo_de0cv.v" "" { Text "C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p4/rtl/top_meteo_de0cv.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715069684881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715069684881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hp/documents/universitat/8e/dssd/pracs/p4/rtl/sync_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/hp/documents/universitat/8e/dssd/pracs/p4/rtl/sync_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 sync_reg " "Found entity 1: sync_reg" {  } { { "../rtl/sync_reg.v" "" { Text "C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p4/rtl/sync_reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715069684881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715069684881 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../rtl/shiftreg.v " "Can't analyze file -- file ../rtl/shiftreg.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1715069684881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hp/documents/universitat/8e/dssd/pracs/p4/rtl/hex2seg.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/hp/documents/universitat/8e/dssd/pracs/p4/rtl/hex2seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 hex2seg " "Found entity 1: hex2seg" {  } { { "../rtl/hex2seg.v" "" { Text "C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p4/rtl/hex2seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715069684881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715069684881 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "gray_timer.v(44) " "Verilog HDL information at gray_timer.v(44): always construct contains both blocking and non-blocking assignments" {  } { { "../rtl/gray_timer.v" "" { Text "C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p4/rtl/gray_timer.v" 44 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1715069684889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hp/documents/universitat/8e/dssd/pracs/p4/rtl/gray_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/hp/documents/universitat/8e/dssd/pracs/p4/rtl/gray_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 gray_timer " "Found entity 1: gray_timer" {  } { { "../rtl/gray_timer.v" "" { Text "C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p4/rtl/gray_timer.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715069684889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715069684889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hp/documents/universitat/8e/dssd/pracs/p4/rtl/digital_por.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/hp/documents/universitat/8e/dssd/pracs/p4/rtl/digital_por.v" { { "Info" "ISGN_ENTITY_NAME" "1 digital_por " "Found entity 1: digital_por" {  } { { "../rtl/digital_por.v" "" { Text "C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p4/rtl/digital_por.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715069684889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715069684889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hp/documents/universitat/8e/dssd/pracs/p4/rtl/bme280_reader.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/hp/documents/universitat/8e/dssd/pracs/p4/rtl/bme280_reader.v" { { "Info" "ISGN_ENTITY_NAME" "1 bme280_reader " "Found entity 1: bme280_reader" {  } { { "../rtl/bme280_reader.v" "" { Text "C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p4/rtl/bme280_reader.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715069684889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715069684889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hp/documents/universitat/8e/dssd/pracs/p4/rtl/bme280_i2c_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/hp/documents/universitat/8e/dssd/pracs/p4/rtl/bme280_i2c_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 bme280_i2c_ctrl " "Found entity 1: bme280_i2c_ctrl" {  } { { "../rtl/bme280_i2c_ctrl.v" "" { Text "C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p4/rtl/bme280_i2c_ctrl.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715069684897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715069684897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hp/documents/universitat/8e/dssd/pracs/p4/rtl/bme280_defines.v 0 0 " "Found 0 design units, including 0 entities, in source file /users/hp/documents/universitat/8e/dssd/pracs/p4/rtl/bme280_defines.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715069684897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hp/documents/universitat/8e/dssd/pracs/p4/rtl/bme280_compensation.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/hp/documents/universitat/8e/dssd/pracs/p4/rtl/bme280_compensation.v" { { "Info" "ISGN_ENTITY_NAME" "1 bme280_compensation " "Found entity 1: bme280_compensation" {  } { { "../rtl/bme280_compensation.v" "" { Text "C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p4/rtl/bme280_compensation.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715069684897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715069684897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hp/documents/universitat/8e/dssd/pracs/p4/rtl/bin2bcd.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/hp/documents/universitat/8e/dssd/pracs/p4/rtl/bin2bcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 bin2bcd " "Found entity 1: bin2bcd" {  } { { "../rtl/bin2bcd.v" "" { Text "C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p4/rtl/bin2bcd.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715069684897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715069684897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hp/documents/universitat/8e/dssd/pracs/p4/rtl/bcd2seg.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/hp/documents/universitat/8e/dssd/pracs/p4/rtl/bcd2seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 bcd2seg " "Found entity 1: bcd2seg" {  } { { "../rtl/bcd2seg.v" "" { Text "C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p4/rtl/bcd2seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715069684897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715069684897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hp/documents/universitat/8e/dssd/pracs/p4/ips/pll_cv.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/hp/documents/universitat/8e/dssd/pracs/p4/ips/pll_cv.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_cv " "Found entity 1: pll_cv" {  } { { "../ips/pll_cv.v" "" { Text "C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p4/ips/pll_cv.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715069684897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715069684897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hp/documents/universitat/8e/dssd/pracs/p4/ips/pll_cv/pll_cv_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/hp/documents/universitat/8e/dssd/pracs/p4/ips/pll_cv/pll_cv_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_cv_0002 " "Found entity 1: pll_cv_0002" {  } { { "../ips/pll_cv/pll_cv_0002.v" "" { Text "C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p4/ips/pll_cv/pll_cv_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715069684906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715069684906 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SclPadOut top_meteo_de0cv.v(122) " "Verilog HDL Implicit Net warning at top_meteo_de0cv.v(122): created implicit net for \"SclPadOut\"" {  } { { "../rtl/top_meteo_de0cv.v" "" { Text "C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p4/rtl/top_meteo_de0cv.v" 122 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715069684906 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SclPadEn top_meteo_de0cv.v(123) " "Verilog HDL Implicit Net warning at top_meteo_de0cv.v(123): created implicit net for \"SclPadEn\"" {  } { { "../rtl/top_meteo_de0cv.v" "" { Text "C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p4/rtl/top_meteo_de0cv.v" 123 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715069684906 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SdaPadOut top_meteo_de0cv.v(125) " "Verilog HDL Implicit Net warning at top_meteo_de0cv.v(125): created implicit net for \"SdaPadOut\"" {  } { { "../rtl/top_meteo_de0cv.v" "" { Text "C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p4/rtl/top_meteo_de0cv.v" 125 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715069684906 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SdaPadEn top_meteo_de0cv.v(126) " "Verilog HDL Implicit Net warning at top_meteo_de0cv.v(126): created implicit net for \"SdaPadEn\"" {  } { { "../rtl/top_meteo_de0cv.v" "" { Text "C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p4/rtl/top_meteo_de0cv.v" 126 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715069684906 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_meteo_de0cv " "Elaborating entity \"top_meteo_de0cv\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1715069684979 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "sclPadEn top_meteo_de0cv.v(27) " "Verilog HDL warning at top_meteo_de0cv.v(27): object sclPadEn used but never assigned" {  } { { "../rtl/top_meteo_de0cv.v" "" { Text "C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p4/rtl/top_meteo_de0cv.v" 27 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1715069684979 "|top_meteo_de0cv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sclPadIn top_meteo_de0cv.v(27) " "Verilog HDL or VHDL warning at top_meteo_de0cv.v(27): object \"sclPadIn\" assigned a value but never read" {  } { { "../rtl/top_meteo_de0cv.v" "" { Text "C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p4/rtl/top_meteo_de0cv.v" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1715069684979 "|top_meteo_de0cv"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "sclPadOut top_meteo_de0cv.v(27) " "Verilog HDL warning at top_meteo_de0cv.v(27): object sclPadOut used but never assigned" {  } { { "../rtl/top_meteo_de0cv.v" "" { Text "C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p4/rtl/top_meteo_de0cv.v" 27 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1715069684979 "|top_meteo_de0cv"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "sdaPadEn top_meteo_de0cv.v(28) " "Verilog HDL warning at top_meteo_de0cv.v(28): object sdaPadEn used but never assigned" {  } { { "../rtl/top_meteo_de0cv.v" "" { Text "C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p4/rtl/top_meteo_de0cv.v" 28 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1715069684979 "|top_meteo_de0cv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sdaPadIn top_meteo_de0cv.v(28) " "Verilog HDL or VHDL warning at top_meteo_de0cv.v(28): object \"sdaPadIn\" assigned a value but never read" {  } { { "../rtl/top_meteo_de0cv.v" "" { Text "C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p4/rtl/top_meteo_de0cv.v" 28 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1715069684979 "|top_meteo_de0cv"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "sdaPadOut top_meteo_de0cv.v(28) " "Verilog HDL warning at top_meteo_de0cv.v(28): object sdaPadOut used but never assigned" {  } { { "../rtl/top_meteo_de0cv.v" "" { Text "C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p4/rtl/top_meteo_de0cv.v" 28 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1715069684979 "|top_meteo_de0cv"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "top_meteo_de0cv.v(63) " "Verilog HDL Case Statement warning at top_meteo_de0cv.v(63): incomplete case statement has no default case item" {  } { { "../rtl/top_meteo_de0cv.v" "" { Text "C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p4/rtl/top_meteo_de0cv.v" 63 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1715069684979 "|top_meteo_de0cv"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Dec0_o top_meteo_de0cv.v(63) " "Verilog HDL Always Construct warning at top_meteo_de0cv.v(63): inferring latch(es) for variable \"Dec0_o\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/top_meteo_de0cv.v" "" { Text "C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p4/rtl/top_meteo_de0cv.v" 63 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1715069684979 "|top_meteo_de0cv"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Dec1_o top_meteo_de0cv.v(63) " "Verilog HDL Always Construct warning at top_meteo_de0cv.v(63): inferring latch(es) for variable \"Dec1_o\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/top_meteo_de0cv.v" "" { Text "C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p4/rtl/top_meteo_de0cv.v" 63 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1715069684979 "|top_meteo_de0cv"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Dec2_o top_meteo_de0cv.v(63) " "Verilog HDL Always Construct warning at top_meteo_de0cv.v(63): inferring latch(es) for variable \"Dec2_o\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/top_meteo_de0cv.v" "" { Text "C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p4/rtl/top_meteo_de0cv.v" 63 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1715069684979 "|top_meteo_de0cv"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Dec3_o top_meteo_de0cv.v(63) " "Verilog HDL Always Construct warning at top_meteo_de0cv.v(63): inferring latch(es) for variable \"Dec3_o\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/top_meteo_de0cv.v" "" { Text "C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p4/rtl/top_meteo_de0cv.v" 63 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1715069684979 "|top_meteo_de0cv"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Dec4_o top_meteo_de0cv.v(63) " "Verilog HDL Always Construct warning at top_meteo_de0cv.v(63): inferring latch(es) for variable \"Dec4_o\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/top_meteo_de0cv.v" "" { Text "C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p4/rtl/top_meteo_de0cv.v" 63 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1715069684979 "|top_meteo_de0cv"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Dec5_o top_meteo_de0cv.v(63) " "Verilog HDL Always Construct warning at top_meteo_de0cv.v(63): inferring latch(es) for variable \"Dec5_o\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/top_meteo_de0cv.v" "" { Text "C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p4/rtl/top_meteo_de0cv.v" 63 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1715069684979 "|top_meteo_de0cv"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sclPadEn 0 top_meteo_de0cv.v(27) " "Net \"sclPadEn\" at top_meteo_de0cv.v(27) has no driver or initial value, using a default initial value '0'" {  } { { "../rtl/top_meteo_de0cv.v" "" { Text "C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p4/rtl/top_meteo_de0cv.v" 27 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1715069684988 "|top_meteo_de0cv"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sclPadOut 0 top_meteo_de0cv.v(27) " "Net \"sclPadOut\" at top_meteo_de0cv.v(27) has no driver or initial value, using a default initial value '0'" {  } { { "../rtl/top_meteo_de0cv.v" "" { Text "C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p4/rtl/top_meteo_de0cv.v" 27 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1715069684988 "|top_meteo_de0cv"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sdaPadEn 0 top_meteo_de0cv.v(28) " "Net \"sdaPadEn\" at top_meteo_de0cv.v(28) has no driver or initial value, using a default initial value '0'" {  } { { "../rtl/top_meteo_de0cv.v" "" { Text "C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p4/rtl/top_meteo_de0cv.v" 28 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1715069684988 "|top_meteo_de0cv"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sdaPadOut 0 top_meteo_de0cv.v(28) " "Net \"sdaPadOut\" at top_meteo_de0cv.v(28) has no driver or initial value, using a default initial value '0'" {  } { { "../rtl/top_meteo_de0cv.v" "" { Text "C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p4/rtl/top_meteo_de0cv.v" 28 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1715069684988 "|top_meteo_de0cv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dec5_o\[0\] top_meteo_de0cv.v(63) " "Inferred latch for \"Dec5_o\[0\]\" at top_meteo_de0cv.v(63)" {  } { { "../rtl/top_meteo_de0cv.v" "" { Text "C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p4/rtl/top_meteo_de0cv.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715069684988 "|top_meteo_de0cv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dec5_o\[1\] top_meteo_de0cv.v(63) " "Inferred latch for \"Dec5_o\[1\]\" at top_meteo_de0cv.v(63)" {  } { { "../rtl/top_meteo_de0cv.v" "" { Text "C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p4/rtl/top_meteo_de0cv.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715069684988 "|top_meteo_de0cv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dec5_o\[2\] top_meteo_de0cv.v(63) " "Inferred latch for \"Dec5_o\[2\]\" at top_meteo_de0cv.v(63)" {  } { { "../rtl/top_meteo_de0cv.v" "" { Text "C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p4/rtl/top_meteo_de0cv.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715069684988 "|top_meteo_de0cv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dec5_o\[3\] top_meteo_de0cv.v(63) " "Inferred latch for \"Dec5_o\[3\]\" at top_meteo_de0cv.v(63)" {  } { { "../rtl/top_meteo_de0cv.v" "" { Text "C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p4/rtl/top_meteo_de0cv.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715069684988 "|top_meteo_de0cv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dec5_o\[4\] top_meteo_de0cv.v(63) " "Inferred latch for \"Dec5_o\[4\]\" at top_meteo_de0cv.v(63)" {  } { { "../rtl/top_meteo_de0cv.v" "" { Text "C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p4/rtl/top_meteo_de0cv.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715069684988 "|top_meteo_de0cv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dec5_o\[5\] top_meteo_de0cv.v(63) " "Inferred latch for \"Dec5_o\[5\]\" at top_meteo_de0cv.v(63)" {  } { { "../rtl/top_meteo_de0cv.v" "" { Text "C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p4/rtl/top_meteo_de0cv.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715069684988 "|top_meteo_de0cv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dec5_o\[6\] top_meteo_de0cv.v(63) " "Inferred latch for \"Dec5_o\[6\]\" at top_meteo_de0cv.v(63)" {  } { { "../rtl/top_meteo_de0cv.v" "" { Text "C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p4/rtl/top_meteo_de0cv.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715069684988 "|top_meteo_de0cv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dec4_o\[0\] top_meteo_de0cv.v(63) " "Inferred latch for \"Dec4_o\[0\]\" at top_meteo_de0cv.v(63)" {  } { { "../rtl/top_meteo_de0cv.v" "" { Text "C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p4/rtl/top_meteo_de0cv.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715069684988 "|top_meteo_de0cv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dec4_o\[1\] top_meteo_de0cv.v(63) " "Inferred latch for \"Dec4_o\[1\]\" at top_meteo_de0cv.v(63)" {  } { { "../rtl/top_meteo_de0cv.v" "" { Text "C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p4/rtl/top_meteo_de0cv.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715069684988 "|top_meteo_de0cv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dec4_o\[2\] top_meteo_de0cv.v(63) " "Inferred latch for \"Dec4_o\[2\]\" at top_meteo_de0cv.v(63)" {  } { { "../rtl/top_meteo_de0cv.v" "" { Text "C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p4/rtl/top_meteo_de0cv.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715069684988 "|top_meteo_de0cv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dec4_o\[3\] top_meteo_de0cv.v(63) " "Inferred latch for \"Dec4_o\[3\]\" at top_meteo_de0cv.v(63)" {  } { { "../rtl/top_meteo_de0cv.v" "" { Text "C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p4/rtl/top_meteo_de0cv.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715069684988 "|top_meteo_de0cv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dec4_o\[4\] top_meteo_de0cv.v(63) " "Inferred latch for \"Dec4_o\[4\]\" at top_meteo_de0cv.v(63)" {  } { { "../rtl/top_meteo_de0cv.v" "" { Text "C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p4/rtl/top_meteo_de0cv.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715069684988 "|top_meteo_de0cv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dec4_o\[5\] top_meteo_de0cv.v(63) " "Inferred latch for \"Dec4_o\[5\]\" at top_meteo_de0cv.v(63)" {  } { { "../rtl/top_meteo_de0cv.v" "" { Text "C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p4/rtl/top_meteo_de0cv.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715069684988 "|top_meteo_de0cv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dec4_o\[6\] top_meteo_de0cv.v(63) " "Inferred latch for \"Dec4_o\[6\]\" at top_meteo_de0cv.v(63)" {  } { { "../rtl/top_meteo_de0cv.v" "" { Text "C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p4/rtl/top_meteo_de0cv.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715069684988 "|top_meteo_de0cv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dec3_o\[0\] top_meteo_de0cv.v(63) " "Inferred latch for \"Dec3_o\[0\]\" at top_meteo_de0cv.v(63)" {  } { { "../rtl/top_meteo_de0cv.v" "" { Text "C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p4/rtl/top_meteo_de0cv.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715069684988 "|top_meteo_de0cv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dec3_o\[1\] top_meteo_de0cv.v(63) " "Inferred latch for \"Dec3_o\[1\]\" at top_meteo_de0cv.v(63)" {  } { { "../rtl/top_meteo_de0cv.v" "" { Text "C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p4/rtl/top_meteo_de0cv.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715069684988 "|top_meteo_de0cv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dec3_o\[2\] top_meteo_de0cv.v(63) " "Inferred latch for \"Dec3_o\[2\]\" at top_meteo_de0cv.v(63)" {  } { { "../rtl/top_meteo_de0cv.v" "" { Text "C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p4/rtl/top_meteo_de0cv.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715069684988 "|top_meteo_de0cv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dec3_o\[3\] top_meteo_de0cv.v(63) " "Inferred latch for \"Dec3_o\[3\]\" at top_meteo_de0cv.v(63)" {  } { { "../rtl/top_meteo_de0cv.v" "" { Text "C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p4/rtl/top_meteo_de0cv.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715069684988 "|top_meteo_de0cv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dec3_o\[4\] top_meteo_de0cv.v(63) " "Inferred latch for \"Dec3_o\[4\]\" at top_meteo_de0cv.v(63)" {  } { { "../rtl/top_meteo_de0cv.v" "" { Text "C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p4/rtl/top_meteo_de0cv.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715069684988 "|top_meteo_de0cv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dec3_o\[5\] top_meteo_de0cv.v(63) " "Inferred latch for \"Dec3_o\[5\]\" at top_meteo_de0cv.v(63)" {  } { { "../rtl/top_meteo_de0cv.v" "" { Text "C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p4/rtl/top_meteo_de0cv.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715069684988 "|top_meteo_de0cv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dec3_o\[6\] top_meteo_de0cv.v(63) " "Inferred latch for \"Dec3_o\[6\]\" at top_meteo_de0cv.v(63)" {  } { { "../rtl/top_meteo_de0cv.v" "" { Text "C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p4/rtl/top_meteo_de0cv.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715069684988 "|top_meteo_de0cv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dec2_o\[0\] top_meteo_de0cv.v(63) " "Inferred latch for \"Dec2_o\[0\]\" at top_meteo_de0cv.v(63)" {  } { { "../rtl/top_meteo_de0cv.v" "" { Text "C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p4/rtl/top_meteo_de0cv.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715069684988 "|top_meteo_de0cv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dec2_o\[1\] top_meteo_de0cv.v(63) " "Inferred latch for \"Dec2_o\[1\]\" at top_meteo_de0cv.v(63)" {  } { { "../rtl/top_meteo_de0cv.v" "" { Text "C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p4/rtl/top_meteo_de0cv.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715069684988 "|top_meteo_de0cv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dec2_o\[2\] top_meteo_de0cv.v(63) " "Inferred latch for \"Dec2_o\[2\]\" at top_meteo_de0cv.v(63)" {  } { { "../rtl/top_meteo_de0cv.v" "" { Text "C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p4/rtl/top_meteo_de0cv.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715069684988 "|top_meteo_de0cv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dec2_o\[3\] top_meteo_de0cv.v(63) " "Inferred latch for \"Dec2_o\[3\]\" at top_meteo_de0cv.v(63)" {  } { { "../rtl/top_meteo_de0cv.v" "" { Text "C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p4/rtl/top_meteo_de0cv.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715069684988 "|top_meteo_de0cv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dec2_o\[4\] top_meteo_de0cv.v(63) " "Inferred latch for \"Dec2_o\[4\]\" at top_meteo_de0cv.v(63)" {  } { { "../rtl/top_meteo_de0cv.v" "" { Text "C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p4/rtl/top_meteo_de0cv.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715069684988 "|top_meteo_de0cv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dec2_o\[5\] top_meteo_de0cv.v(63) " "Inferred latch for \"Dec2_o\[5\]\" at top_meteo_de0cv.v(63)" {  } { { "../rtl/top_meteo_de0cv.v" "" { Text "C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p4/rtl/top_meteo_de0cv.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715069684988 "|top_meteo_de0cv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dec2_o\[6\] top_meteo_de0cv.v(63) " "Inferred latch for \"Dec2_o\[6\]\" at top_meteo_de0cv.v(63)" {  } { { "../rtl/top_meteo_de0cv.v" "" { Text "C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p4/rtl/top_meteo_de0cv.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715069684988 "|top_meteo_de0cv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dec1_o\[0\] top_meteo_de0cv.v(63) " "Inferred latch for \"Dec1_o\[0\]\" at top_meteo_de0cv.v(63)" {  } { { "../rtl/top_meteo_de0cv.v" "" { Text "C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p4/rtl/top_meteo_de0cv.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715069684988 "|top_meteo_de0cv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dec1_o\[1\] top_meteo_de0cv.v(63) " "Inferred latch for \"Dec1_o\[1\]\" at top_meteo_de0cv.v(63)" {  } { { "../rtl/top_meteo_de0cv.v" "" { Text "C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p4/rtl/top_meteo_de0cv.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715069684988 "|top_meteo_de0cv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dec1_o\[2\] top_meteo_de0cv.v(63) " "Inferred latch for \"Dec1_o\[2\]\" at top_meteo_de0cv.v(63)" {  } { { "../rtl/top_meteo_de0cv.v" "" { Text "C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p4/rtl/top_meteo_de0cv.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715069684988 "|top_meteo_de0cv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dec1_o\[3\] top_meteo_de0cv.v(63) " "Inferred latch for \"Dec1_o\[3\]\" at top_meteo_de0cv.v(63)" {  } { { "../rtl/top_meteo_de0cv.v" "" { Text "C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p4/rtl/top_meteo_de0cv.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715069684988 "|top_meteo_de0cv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dec1_o\[4\] top_meteo_de0cv.v(63) " "Inferred latch for \"Dec1_o\[4\]\" at top_meteo_de0cv.v(63)" {  } { { "../rtl/top_meteo_de0cv.v" "" { Text "C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p4/rtl/top_meteo_de0cv.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715069684988 "|top_meteo_de0cv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dec1_o\[5\] top_meteo_de0cv.v(63) " "Inferred latch for \"Dec1_o\[5\]\" at top_meteo_de0cv.v(63)" {  } { { "../rtl/top_meteo_de0cv.v" "" { Text "C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p4/rtl/top_meteo_de0cv.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715069684988 "|top_meteo_de0cv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dec1_o\[6\] top_meteo_de0cv.v(63) " "Inferred latch for \"Dec1_o\[6\]\" at top_meteo_de0cv.v(63)" {  } { { "../rtl/top_meteo_de0cv.v" "" { Text "C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p4/rtl/top_meteo_de0cv.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715069684988 "|top_meteo_de0cv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dec0_o\[0\] top_meteo_de0cv.v(63) " "Inferred latch for \"Dec0_o\[0\]\" at top_meteo_de0cv.v(63)" {  } { { "../rtl/top_meteo_de0cv.v" "" { Text "C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p4/rtl/top_meteo_de0cv.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715069684988 "|top_meteo_de0cv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dec0_o\[1\] top_meteo_de0cv.v(63) " "Inferred latch for \"Dec0_o\[1\]\" at top_meteo_de0cv.v(63)" {  } { { "../rtl/top_meteo_de0cv.v" "" { Text "C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p4/rtl/top_meteo_de0cv.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715069684988 "|top_meteo_de0cv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dec0_o\[2\] top_meteo_de0cv.v(63) " "Inferred latch for \"Dec0_o\[2\]\" at top_meteo_de0cv.v(63)" {  } { { "../rtl/top_meteo_de0cv.v" "" { Text "C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p4/rtl/top_meteo_de0cv.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715069684988 "|top_meteo_de0cv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dec0_o\[3\] top_meteo_de0cv.v(63) " "Inferred latch for \"Dec0_o\[3\]\" at top_meteo_de0cv.v(63)" {  } { { "../rtl/top_meteo_de0cv.v" "" { Text "C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p4/rtl/top_meteo_de0cv.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715069684988 "|top_meteo_de0cv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dec0_o\[4\] top_meteo_de0cv.v(63) " "Inferred latch for \"Dec0_o\[4\]\" at top_meteo_de0cv.v(63)" {  } { { "../rtl/top_meteo_de0cv.v" "" { Text "C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p4/rtl/top_meteo_de0cv.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715069684988 "|top_meteo_de0cv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dec0_o\[5\] top_meteo_de0cv.v(63) " "Inferred latch for \"Dec0_o\[5\]\" at top_meteo_de0cv.v(63)" {  } { { "../rtl/top_meteo_de0cv.v" "" { Text "C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p4/rtl/top_meteo_de0cv.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715069684988 "|top_meteo_de0cv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dec0_o\[6\] top_meteo_de0cv.v(63) " "Inferred latch for \"Dec0_o\[6\]\" at top_meteo_de0cv.v(63)" {  } { { "../rtl/top_meteo_de0cv.v" "" { Text "C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p4/rtl/top_meteo_de0cv.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715069684988 "|top_meteo_de0cv"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_cv pll_cv:pll " "Elaborating entity \"pll_cv\" for hierarchy \"pll_cv:pll\"" {  } { { "../rtl/top_meteo_de0cv.v" "pll" { Text "C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p4/rtl/top_meteo_de0cv.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715069685015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_cv_0002 pll_cv:pll\|pll_cv_0002:pll_cv_inst " "Elaborating entity \"pll_cv_0002\" for hierarchy \"pll_cv:pll\|pll_cv_0002:pll_cv_inst\"" {  } { { "../ips/pll_cv.v" "pll_cv_inst" { Text "C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p4/ips/pll_cv.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715069685020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll pll_cv:pll\|pll_cv_0002:pll_cv_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"pll_cv:pll\|pll_cv_0002:pll_cv_inst\|altera_pll:altera_pll_i\"" {  } { { "../ips/pll_cv/pll_cv_0002.v" "altera_pll_i" { Text "C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p4/ips/pll_cv/pll_cv_0002.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715069685045 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1715069685045 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll_cv:pll\|pll_cv_0002:pll_cv_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"pll_cv:pll\|pll_cv_0002:pll_cv_inst\|altera_pll:altera_pll_i\"" {  } { { "../ips/pll_cv/pll_cv_0002.v" "" { Text "C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p4/ips/pll_cv/pll_cv_0002.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715069685045 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll_cv:pll\|pll_cv_0002:pll_cv_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"pll_cv:pll\|pll_cv_0002:pll_cv_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715069685053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715069685053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715069685053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 2 " "Parameter \"number_of_clocks\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715069685053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 100.000000 MHz " "Parameter \"output_clock_frequency0\" = \"100.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715069685053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715069685053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715069685053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 1.000000 MHz " "Parameter \"output_clock_frequency1\" = \"1.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715069685053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715069685053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715069685053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715069685053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715069685053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715069685053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715069685053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715069685053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715069685053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715069685053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715069685053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715069685053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715069685053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715069685053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715069685053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715069685053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715069685053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715069685053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715069685053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715069685053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715069685053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715069685053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715069685053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715069685053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715069685053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715069685053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715069685053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715069685053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715069685053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715069685053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715069685053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715069685053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715069685053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715069685053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715069685053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715069685053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715069685053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715069685053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715069685053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715069685053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715069685053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715069685053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715069685053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715069685053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715069685053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715069685053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715069685053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715069685053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715069685053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715069685053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715069685053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715069685053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715069685053 ""}  } { { "../ips/pll_cv/pll_cv_0002.v" "" { Text "C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p4/ips/pll_cv/pll_cv_0002.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1715069685053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "digital_por digital_por:por_100MHz " "Elaborating entity \"digital_por\" for hierarchy \"digital_por:por_100MHz\"" {  } { { "../rtl/top_meteo_de0cv.v" "por_100MHz" { Text "C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p4/rtl/top_meteo_de0cv.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715069685054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_master_top i2c_master_top:i2c_master " "Elaborating entity \"i2c_master_top\" for hierarchy \"i2c_master_top:i2c_master\"" {  } { { "../rtl/top_meteo_de0cv.v" "i2c_master" { Text "C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p4/rtl/top_meteo_de0cv.v" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715069685054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_master_regs i2c_master_top:i2c_master\|i2c_master_regs:i_regs " "Elaborating entity \"i2c_master_regs\" for hierarchy \"i2c_master_top:i2c_master\|i2c_master_regs:i_regs\"" {  } { { "../rtl/i2c_master/i2c_master_top.v" "i_regs" { Text "C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p4/rtl/i2c_master/i2c_master_top.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715069685054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_master_byte_ctrl i2c_master_top:i2c_master\|i2c_master_byte_ctrl:i_byte " "Elaborating entity \"i2c_master_byte_ctrl\" for hierarchy \"i2c_master_top:i2c_master\|i2c_master_byte_ctrl:i_byte\"" {  } { { "../rtl/i2c_master/i2c_master_top.v" "i_byte" { Text "C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p4/rtl/i2c_master/i2c_master_top.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715069685061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_byte_state_timer i2c_master_top:i2c_master\|i2c_master_byte_ctrl:i_byte\|i2c_byte_state_timer:state_timer " "Elaborating entity \"i2c_byte_state_timer\" for hierarchy \"i2c_master_top:i2c_master\|i2c_master_byte_ctrl:i_byte\|i2c_byte_state_timer:state_timer\"" {  } { { "../rtl/i2c_master/i2c_master_byte_ctrl.v" "state_timer" { Text "C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p4/rtl/i2c_master/i2c_master_byte_ctrl.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715069685061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_master_bit_ctrl i2c_master_top:i2c_master\|i2c_master_bit_ctrl:i_bit " "Elaborating entity \"i2c_master_bit_ctrl\" for hierarchy \"i2c_master_top:i2c_master\|i2c_master_bit_ctrl:i_bit\"" {  } { { "../rtl/i2c_master/i2c_master_top.v" "i_bit" { Text "C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p4/rtl/i2c_master/i2c_master_top.v" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715069685061 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "i2c_master_bit_ctrl.v(176) " "Verilog HDL Case Statement information at i2c_master_bit_ctrl.v(176): all case item expressions in this case statement are onehot" {  } { { "../rtl/i2c_master/i2c_master_bit_ctrl.v" "" { Text "C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p4/rtl/i2c_master/i2c_master_bit_ctrl.v" 176 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1715069685061 "|top_meteo_de0cv|i2c_master_top:i2c_master|i2c_master_bit_ctrl:i_bit"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "i2c_master_bit_ctrl.v(236) " "Verilog HDL Case Statement information at i2c_master_bit_ctrl.v(236): all case item expressions in this case statement are onehot" {  } { { "../rtl/i2c_master/i2c_master_bit_ctrl.v" "" { Text "C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p4/rtl/i2c_master/i2c_master_bit_ctrl.v" 236 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1715069685061 "|top_meteo_de0cv|i2c_master_top:i2c_master|i2c_master_bit_ctrl:i_bit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftreg i2c_master_top:i2c_master\|shiftreg:i_sr " "Elaborating entity \"shiftreg\" for hierarchy \"i2c_master_top:i2c_master\|shiftreg:i_sr\"" {  } { { "../rtl/i2c_master/i2c_master_top.v" "i_sr" { Text "C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p4/rtl/i2c_master/i2c_master_top.v" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715069685061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_bit_timer i2c_master_top:i2c_master\|i2c_bit_timer:i_timer " "Elaborating entity \"i2c_bit_timer\" for hierarchy \"i2c_master_top:i2c_master\|i2c_bit_timer:i_timer\"" {  } { { "../rtl/i2c_master/i2c_master_top.v" "i_timer" { Text "C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p4/rtl/i2c_master/i2c_master_top.v" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715069685070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bme280_i2c_ctrl bme280_i2c_ctrl:bme280_i2c_ctrl " "Elaborating entity \"bme280_i2c_ctrl\" for hierarchy \"bme280_i2c_ctrl:bme280_i2c_ctrl\"" {  } { { "../rtl/top_meteo_de0cv.v" "bme280_i2c_ctrl" { Text "C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p4/rtl/top_meteo_de0cv.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715069685070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sync_reg sync_reg:sync " "Elaborating entity \"sync_reg\" for hierarchy \"sync_reg:sync\"" {  } { { "../rtl/top_meteo_de0cv.v" "sync" { Text "C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p4/rtl/top_meteo_de0cv.v" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715069685070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gray_timer gray_timer:gtimer " "Elaborating entity \"gray_timer\" for hierarchy \"gray_timer:gtimer\"" {  } { { "../rtl/top_meteo_de0cv.v" "gtimer" { Text "C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p4/rtl/top_meteo_de0cv.v" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715069685070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bme280_reader bme280_reader:i_reader " "Elaborating entity \"bme280_reader\" for hierarchy \"bme280_reader:i_reader\"" {  } { { "../rtl/top_meteo_de0cv.v" "i_reader" { Text "C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p4/rtl/top_meteo_de0cv.v" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715069685077 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "bme280_reader.v(56) " "Verilog HDL Case Statement information at bme280_reader.v(56): all case item expressions in this case statement are onehot" {  } { { "../rtl/bme280_reader.v" "" { Text "C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p4/rtl/bme280_reader.v" 56 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1715069685077 "|top_meteo_de0cv|bme280_reader:i_reader"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "bme280_reader.v(71) " "Verilog HDL Case Statement information at bme280_reader.v(71): all case item expressions in this case statement are onehot" {  } { { "../rtl/bme280_reader.v" "" { Text "C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p4/rtl/bme280_reader.v" 71 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1715069685077 "|top_meteo_de0cv|bme280_reader:i_reader"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "bme280_reader.v(190) " "Verilog HDL Case Statement information at bme280_reader.v(190): all case item expressions in this case statement are onehot" {  } { { "../rtl/bme280_reader.v" "" { Text "C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p4/rtl/bme280_reader.v" 190 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1715069685077 "|top_meteo_de0cv|bme280_reader:i_reader"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bme280_compensation bme280_compensation:i_comp " "Elaborating entity \"bme280_compensation\" for hierarchy \"bme280_compensation:i_comp\"" {  } { { "../rtl/top_meteo_de0cv.v" "i_comp" { Text "C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p4/rtl/top_meteo_de0cv.v" 223 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715069685077 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pvar22 bme280_compensation.v(15) " "Verilog HDL or VHDL warning at bme280_compensation.v(15): object \"pvar22\" assigned a value but never read" {  } { { "../rtl/bme280_compensation.v" "" { Text "C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p4/rtl/bme280_compensation.v" 15 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1715069685087 "|top_meteo_de0cv|bme280_compensation:i_comp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bin2bcd bin2bcd:i_t_bcd " "Elaborating entity \"bin2bcd\" for hierarchy \"bin2bcd:i_t_bcd\"" {  } { { "../rtl/top_meteo_de0cv.v" "i_t_bcd" { Text "C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p4/rtl/top_meteo_de0cv.v" 225 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715069685087 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd2seg bcd2seg:i_t_bcd0 " "Elaborating entity \"bcd2seg\" for hierarchy \"bcd2seg:i_t_bcd0\"" {  } { { "../rtl/top_meteo_de0cv.v" "i_t_bcd0" { Text "C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p4/rtl/top_meteo_de0cv.v" 229 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715069685094 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "bme280_compensation:i_comp\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"bme280_compensation:i_comp\|Div0\"" {  } { { "../rtl/bme280_compensation.v" "Div0" { Text "C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p4/rtl/bme280_compensation.v" 34 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1715069688019 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "bme280_compensation:i_comp\|Mult8~mult_h_mult_hlmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"bme280_compensation:i_comp\|Mult8~mult_h_mult_hlmacmult\"" {  } { { "../rtl/bme280_compensation.v" "Mult8~mult_h_mult_hlmacmult" { Text "C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p4/rtl/bme280_compensation.v" 34 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1715069688019 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1715069688019 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "bme280_compensation:i_comp\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"bme280_compensation:i_comp\|lpm_divide:Div0\"" {  } { { "../rtl/bme280_compensation.v" "" { Text "C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p4/rtl/bme280_compensation.v" 34 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715069688059 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bme280_compensation:i_comp\|lpm_divide:Div0 " "Instantiated megafunction \"bme280_compensation:i_comp\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 64 " "Parameter \"LPM_WIDTHN\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715069688059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 64 " "Parameter \"LPM_WIDTHD\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715069688059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715069688059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715069688059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715069688059 ""}  } { { "../rtl/bme280_compensation.v" "" { Text "C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p4/rtl/bme280_compensation.v" 34 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1715069688059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_5ro.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_5ro.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_5ro " "Found entity 1: lpm_divide_5ro" {  } { { "db/lpm_divide_5ro.tdf" "" { Text "C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p4/syn/db/lpm_divide_5ro.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715069688099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715069688099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_edg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_edg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_edg " "Found entity 1: abs_divider_edg" {  } { { "db/abs_divider_edg.tdf" "" { Text "C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p4/syn/db/abs_divider_edg.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715069688107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715069688107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_c3f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_c3f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_c3f " "Found entity 1: alt_u_div_c3f" {  } { { "db/alt_u_div_c3f.tdf" "" { Text "C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p4/syn/db/alt_u_div_c3f.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715069688395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715069688395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_9p9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_9p9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_9p9 " "Found entity 1: lpm_abs_9p9" {  } { { "db/lpm_abs_9p9.tdf" "" { Text "C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p4/syn/db/lpm_abs_9p9.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715069688485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715069688485 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "bme280_compensation:i_comp\|lpm_mult:Mult8_rtl_0 " "Elaborated megafunction instantiation \"bme280_compensation:i_comp\|lpm_mult:Mult8_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715069688518 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bme280_compensation:i_comp\|lpm_mult:Mult8_rtl_0 " "Instantiated megafunction \"bme280_compensation:i_comp\|lpm_mult:Mult8_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715069688518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 7 " "Parameter \"LPM_WIDTHB\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715069688518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 17 " "Parameter \"LPM_WIDTHP\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715069688518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 17 " "Parameter \"LPM_WIDTHR\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715069688518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715069688518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715069688518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715069688518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715069688518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715069688518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "DEDICATED_MULTIPLIER_CIRCUITRY NO " "Parameter \"DEDICATED_MULTIPLIER_CIRCUITRY\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715069688518 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1715069688518 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "bme280_compensation:i_comp\|lpm_mult:Mult8_rtl_0\|multcore:mult_core bme280_compensation:i_comp\|lpm_mult:Mult8_rtl_0 " "Elaborated megafunction instantiation \"bme280_compensation:i_comp\|lpm_mult:Mult8_rtl_0\|multcore:mult_core\", which is child of megafunction instantiation \"bme280_compensation:i_comp\|lpm_mult:Mult8_rtl_0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715069688551 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "bme280_compensation:i_comp\|lpm_mult:Mult8_rtl_0\|multcore:mult_core\|mpar_add:padder bme280_compensation:i_comp\|lpm_mult:Mult8_rtl_0 " "Elaborated megafunction instantiation \"bme280_compensation:i_comp\|lpm_mult:Mult8_rtl_0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"bme280_compensation:i_comp\|lpm_mult:Mult8_rtl_0\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715069688569 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "bme280_compensation:i_comp\|lpm_mult:Mult8_rtl_0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] bme280_compensation:i_comp\|lpm_mult:Mult8_rtl_0 " "Elaborated megafunction instantiation \"bme280_compensation:i_comp\|lpm_mult:Mult8_rtl_0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"bme280_compensation:i_comp\|lpm_mult:Mult8_rtl_0\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715069688592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_32h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_32h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_32h " "Found entity 1: add_sub_32h" {  } { { "db/add_sub_32h.tdf" "" { Text "C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p4/syn/db/add_sub_32h.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715069688633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715069688633 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "bme280_compensation:i_comp\|lpm_mult:Mult8_rtl_0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add bme280_compensation:i_comp\|lpm_mult:Mult8_rtl_0 " "Elaborated megafunction instantiation \"bme280_compensation:i_comp\|lpm_mult:Mult8_rtl_0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"bme280_compensation:i_comp\|lpm_mult:Mult8_rtl_0\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715069688633 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "bme280_compensation:i_comp\|lpm_mult:Mult8_rtl_0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] bme280_compensation:i_comp\|lpm_mult:Mult8_rtl_0 " "Elaborated megafunction instantiation \"bme280_compensation:i_comp\|lpm_mult:Mult8_rtl_0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"bme280_compensation:i_comp\|lpm_mult:Mult8_rtl_0\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715069688641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_1dh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_1dh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_1dh " "Found entity 1: add_sub_1dh" {  } { { "db/add_sub_1dh.tdf" "" { Text "C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p4/syn/db/add_sub_1dh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715069688697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715069688697 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "bme280_compensation:i_comp\|lpm_mult:Mult8_rtl_0\|altshift:external_latency_ffs bme280_compensation:i_comp\|lpm_mult:Mult8_rtl_0 " "Elaborated megafunction instantiation \"bme280_compensation:i_comp\|lpm_mult:Mult8_rtl_0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"bme280_compensation:i_comp\|lpm_mult:Mult8_rtl_0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715069688706 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1715069689882 ""}
{ "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI_HDR" "" "The following tri-state nodes are fed by constants" { { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "SCL_io GND pin " "The pin \"SCL_io\" is fed by GND" {  } { { "../rtl/top_meteo_de0cv.v" "" { Text "C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p4/rtl/top_meteo_de0cv.v" 8 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1715069690067 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "SDA_io GND pin " "The pin \"SDA_io\" is fed by GND" {  } { { "../rtl/top_meteo_de0cv.v" "" { Text "C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p4/rtl/top_meteo_de0cv.v" 9 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1715069690067 ""}  } {  } 0 13032 "The following tri-state nodes are fed by constants" 0 0 "Analysis & Synthesis" 0 -1 1715069690067 ""}
{ "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_OPNDRN_HDR" "" "One or more bidirectional pins are fed by always-enabled (GND-fed) open-drain buffers" { { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_OPNDRN_SUB" "SCL_io " "Fan-out of permanently enabled (GND-fed) open-drain buffer feeding bidirectional pin \"SCL_io\" is set to GND" {  } { { "../rtl/top_meteo_de0cv.v" "" { Text "C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p4/rtl/top_meteo_de0cv.v" 8 -1 0 } }  } 0 13037 "Fan-out of permanently enabled (GND-fed) open-drain buffer feeding bidirectional pin \"%1!s!\" is set to GND" 0 0 "Design Software" 0 -1 1715069690107 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_OPNDRN_SUB" "SDA_io " "Fan-out of permanently enabled (GND-fed) open-drain buffer feeding bidirectional pin \"SDA_io\" is set to GND" {  } { { "../rtl/top_meteo_de0cv.v" "" { Text "C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p4/rtl/top_meteo_de0cv.v" 9 -1 0 } }  } 0 13037 "Fan-out of permanently enabled (GND-fed) open-drain buffer feeding bidirectional pin \"%1!s!\" is set to GND" 0 0 "Design Software" 0 -1 1715069690107 ""}  } {  } 0 13036 "One or more bidirectional pins are fed by always-enabled (GND-fed) open-drain buffers" 0 0 "Analysis & Synthesis" 0 -1 1715069690107 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Dec0_o\[0\]\$latch " "Latch Dec0_o\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Sel_i\[0\] " "Ports D and ENA on the latch are fed by the same signal Sel_i\[0\]" {  } { { "../rtl/top_meteo_de0cv.v" "" { Text "C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p4/rtl/top_meteo_de0cv.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715069690139 ""}  } { { "../rtl/top_meteo_de0cv.v" "" { Text "C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p4/rtl/top_meteo_de0cv.v" 63 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715069690139 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Dec0_o\[1\]\$latch " "Latch Dec0_o\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Sel_i\[0\] " "Ports D and ENA on the latch are fed by the same signal Sel_i\[0\]" {  } { { "../rtl/top_meteo_de0cv.v" "" { Text "C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p4/rtl/top_meteo_de0cv.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715069690139 ""}  } { { "../rtl/top_meteo_de0cv.v" "" { Text "C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p4/rtl/top_meteo_de0cv.v" 63 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715069690139 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Dec0_o\[2\]\$latch " "Latch Dec0_o\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Sel_i\[0\] " "Ports D and ENA on the latch are fed by the same signal Sel_i\[0\]" {  } { { "../rtl/top_meteo_de0cv.v" "" { Text "C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p4/rtl/top_meteo_de0cv.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715069690139 ""}  } { { "../rtl/top_meteo_de0cv.v" "" { Text "C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p4/rtl/top_meteo_de0cv.v" 63 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715069690139 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Dec0_o\[3\]\$latch " "Latch Dec0_o\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Sel_i\[0\] " "Ports D and ENA on the latch are fed by the same signal Sel_i\[0\]" {  } { { "../rtl/top_meteo_de0cv.v" "" { Text "C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p4/rtl/top_meteo_de0cv.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715069690139 ""}  } { { "../rtl/top_meteo_de0cv.v" "" { Text "C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p4/rtl/top_meteo_de0cv.v" 63 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715069690139 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Dec0_o\[4\]\$latch " "Latch Dec0_o\[4\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Sel_i\[0\] " "Ports D and ENA on the latch are fed by the same signal Sel_i\[0\]" {  } { { "../rtl/top_meteo_de0cv.v" "" { Text "C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p4/rtl/top_meteo_de0cv.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715069690139 ""}  } { { "../rtl/top_meteo_de0cv.v" "" { Text "C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p4/rtl/top_meteo_de0cv.v" 63 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715069690139 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Dec0_o\[5\]\$latch " "Latch Dec0_o\[5\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Sel_i\[0\] " "Ports D and ENA on the latch are fed by the same signal Sel_i\[0\]" {  } { { "../rtl/top_meteo_de0cv.v" "" { Text "C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p4/rtl/top_meteo_de0cv.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715069690139 ""}  } { { "../rtl/top_meteo_de0cv.v" "" { Text "C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p4/rtl/top_meteo_de0cv.v" 63 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715069690139 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Dec0_o\[6\]\$latch " "Latch Dec0_o\[6\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Sel_i\[0\] " "Ports D and ENA on the latch are fed by the same signal Sel_i\[0\]" {  } { { "../rtl/top_meteo_de0cv.v" "" { Text "C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p4/rtl/top_meteo_de0cv.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715069690139 ""}  } { { "../rtl/top_meteo_de0cv.v" "" { Text "C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p4/rtl/top_meteo_de0cv.v" 63 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715069690139 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Dec1_o\[0\]\$latch " "Latch Dec1_o\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Sel_i\[0\] " "Ports D and ENA on the latch are fed by the same signal Sel_i\[0\]" {  } { { "../rtl/top_meteo_de0cv.v" "" { Text "C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p4/rtl/top_meteo_de0cv.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715069690139 ""}  } { { "../rtl/top_meteo_de0cv.v" "" { Text "C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p4/rtl/top_meteo_de0cv.v" 63 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715069690139 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Dec1_o\[1\]\$latch " "Latch Dec1_o\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Sel_i\[0\] " "Ports D and ENA on the latch are fed by the same signal Sel_i\[0\]" {  } { { "../rtl/top_meteo_de0cv.v" "" { Text "C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p4/rtl/top_meteo_de0cv.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715069690139 ""}  } { { "../rtl/top_meteo_de0cv.v" "" { Text "C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p4/rtl/top_meteo_de0cv.v" 63 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715069690139 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Dec1_o\[2\]\$latch " "Latch Dec1_o\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Sel_i\[0\] " "Ports D and ENA on the latch are fed by the same signal Sel_i\[0\]" {  } { { "../rtl/top_meteo_de0cv.v" "" { Text "C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p4/rtl/top_meteo_de0cv.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715069690139 ""}  } { { "../rtl/top_meteo_de0cv.v" "" { Text "C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p4/rtl/top_meteo_de0cv.v" 63 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715069690139 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Dec1_o\[3\]\$latch " "Latch Dec1_o\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Sel_i\[0\] " "Ports D and ENA on the latch are fed by the same signal Sel_i\[0\]" {  } { { "../rtl/top_meteo_de0cv.v" "" { Text "C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p4/rtl/top_meteo_de0cv.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715069690139 ""}  } { { "../rtl/top_meteo_de0cv.v" "" { Text "C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p4/rtl/top_meteo_de0cv.v" 63 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715069690139 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Dec1_o\[4\]\$latch " "Latch Dec1_o\[4\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Sel_i\[0\] " "Ports D and ENA on the latch are fed by the same signal Sel_i\[0\]" {  } { { "../rtl/top_meteo_de0cv.v" "" { Text "C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p4/rtl/top_meteo_de0cv.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715069690139 ""}  } { { "../rtl/top_meteo_de0cv.v" "" { Text "C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p4/rtl/top_meteo_de0cv.v" 63 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715069690139 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Dec1_o\[5\]\$latch " "Latch Dec1_o\[5\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Sel_i\[0\] " "Ports D and ENA on the latch are fed by the same signal Sel_i\[0\]" {  } { { "../rtl/top_meteo_de0cv.v" "" { Text "C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p4/rtl/top_meteo_de0cv.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715069690139 ""}  } { { "../rtl/top_meteo_de0cv.v" "" { Text "C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p4/rtl/top_meteo_de0cv.v" 63 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715069690139 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Dec1_o\[6\]\$latch " "Latch Dec1_o\[6\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Sel_i\[0\] " "Ports D and ENA on the latch are fed by the same signal Sel_i\[0\]" {  } { { "../rtl/top_meteo_de0cv.v" "" { Text "C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p4/rtl/top_meteo_de0cv.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715069690139 ""}  } { { "../rtl/top_meteo_de0cv.v" "" { Text "C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p4/rtl/top_meteo_de0cv.v" 63 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715069690139 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Dec2_o\[0\]\$latch " "Latch Dec2_o\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Sel_i\[0\] " "Ports D and ENA on the latch are fed by the same signal Sel_i\[0\]" {  } { { "../rtl/top_meteo_de0cv.v" "" { Text "C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p4/rtl/top_meteo_de0cv.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715069690139 ""}  } { { "../rtl/top_meteo_de0cv.v" "" { Text "C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p4/rtl/top_meteo_de0cv.v" 63 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715069690139 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Dec2_o\[1\]\$latch " "Latch Dec2_o\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Sel_i\[0\] " "Ports D and ENA on the latch are fed by the same signal Sel_i\[0\]" {  } { { "../rtl/top_meteo_de0cv.v" "" { Text "C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p4/rtl/top_meteo_de0cv.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715069690139 ""}  } { { "../rtl/top_meteo_de0cv.v" "" { Text "C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p4/rtl/top_meteo_de0cv.v" 63 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715069690139 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Dec2_o\[2\]\$latch " "Latch Dec2_o\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Sel_i\[0\] " "Ports D and ENA on the latch are fed by the same signal Sel_i\[0\]" {  } { { "../rtl/top_meteo_de0cv.v" "" { Text "C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p4/rtl/top_meteo_de0cv.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715069690139 ""}  } { { "../rtl/top_meteo_de0cv.v" "" { Text "C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p4/rtl/top_meteo_de0cv.v" 63 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715069690139 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Dec2_o\[3\]\$latch " "Latch Dec2_o\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Sel_i\[0\] " "Ports D and ENA on the latch are fed by the same signal Sel_i\[0\]" {  } { { "../rtl/top_meteo_de0cv.v" "" { Text "C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p4/rtl/top_meteo_de0cv.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715069690139 ""}  } { { "../rtl/top_meteo_de0cv.v" "" { Text "C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p4/rtl/top_meteo_de0cv.v" 63 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715069690139 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Dec2_o\[4\]\$latch " "Latch Dec2_o\[4\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Sel_i\[0\] " "Ports D and ENA on the latch are fed by the same signal Sel_i\[0\]" {  } { { "../rtl/top_meteo_de0cv.v" "" { Text "C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p4/rtl/top_meteo_de0cv.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715069690139 ""}  } { { "../rtl/top_meteo_de0cv.v" "" { Text "C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p4/rtl/top_meteo_de0cv.v" 63 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715069690139 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Dec2_o\[5\]\$latch " "Latch Dec2_o\[5\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Sel_i\[0\] " "Ports D and ENA on the latch are fed by the same signal Sel_i\[0\]" {  } { { "../rtl/top_meteo_de0cv.v" "" { Text "C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p4/rtl/top_meteo_de0cv.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715069690139 ""}  } { { "../rtl/top_meteo_de0cv.v" "" { Text "C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p4/rtl/top_meteo_de0cv.v" 63 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715069690139 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Dec2_o\[6\]\$latch " "Latch Dec2_o\[6\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Sel_i\[0\] " "Ports D and ENA on the latch are fed by the same signal Sel_i\[0\]" {  } { { "../rtl/top_meteo_de0cv.v" "" { Text "C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p4/rtl/top_meteo_de0cv.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715069690139 ""}  } { { "../rtl/top_meteo_de0cv.v" "" { Text "C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p4/rtl/top_meteo_de0cv.v" 63 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715069690139 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Dec3_o\[0\]\$latch " "Latch Dec3_o\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Sel_i\[0\] " "Ports D and ENA on the latch are fed by the same signal Sel_i\[0\]" {  } { { "../rtl/top_meteo_de0cv.v" "" { Text "C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p4/rtl/top_meteo_de0cv.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715069690139 ""}  } { { "../rtl/top_meteo_de0cv.v" "" { Text "C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p4/rtl/top_meteo_de0cv.v" 63 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715069690139 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Dec3_o\[1\]\$latch " "Latch Dec3_o\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Sel_i\[0\] " "Ports D and ENA on the latch are fed by the same signal Sel_i\[0\]" {  } { { "../rtl/top_meteo_de0cv.v" "" { Text "C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p4/rtl/top_meteo_de0cv.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715069690139 ""}  } { { "../rtl/top_meteo_de0cv.v" "" { Text "C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p4/rtl/top_meteo_de0cv.v" 63 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715069690139 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Dec3_o\[2\]\$latch " "Latch Dec3_o\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Sel_i\[0\] " "Ports D and ENA on the latch are fed by the same signal Sel_i\[0\]" {  } { { "../rtl/top_meteo_de0cv.v" "" { Text "C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p4/rtl/top_meteo_de0cv.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715069690139 ""}  } { { "../rtl/top_meteo_de0cv.v" "" { Text "C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p4/rtl/top_meteo_de0cv.v" 63 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715069690139 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Dec3_o\[3\]\$latch " "Latch Dec3_o\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Sel_i\[0\] " "Ports D and ENA on the latch are fed by the same signal Sel_i\[0\]" {  } { { "../rtl/top_meteo_de0cv.v" "" { Text "C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p4/rtl/top_meteo_de0cv.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715069690139 ""}  } { { "../rtl/top_meteo_de0cv.v" "" { Text "C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p4/rtl/top_meteo_de0cv.v" 63 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715069690139 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Dec3_o\[4\]\$latch " "Latch Dec3_o\[4\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Sel_i\[0\] " "Ports D and ENA on the latch are fed by the same signal Sel_i\[0\]" {  } { { "../rtl/top_meteo_de0cv.v" "" { Text "C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p4/rtl/top_meteo_de0cv.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715069690139 ""}  } { { "../rtl/top_meteo_de0cv.v" "" { Text "C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p4/rtl/top_meteo_de0cv.v" 63 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715069690139 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Dec3_o\[5\]\$latch " "Latch Dec3_o\[5\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Sel_i\[0\] " "Ports D and ENA on the latch are fed by the same signal Sel_i\[0\]" {  } { { "../rtl/top_meteo_de0cv.v" "" { Text "C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p4/rtl/top_meteo_de0cv.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715069690139 ""}  } { { "../rtl/top_meteo_de0cv.v" "" { Text "C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p4/rtl/top_meteo_de0cv.v" 63 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715069690139 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Dec3_o\[6\]\$latch " "Latch Dec3_o\[6\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Sel_i\[0\] " "Ports D and ENA on the latch are fed by the same signal Sel_i\[0\]" {  } { { "../rtl/top_meteo_de0cv.v" "" { Text "C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p4/rtl/top_meteo_de0cv.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715069690139 ""}  } { { "../rtl/top_meteo_de0cv.v" "" { Text "C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p4/rtl/top_meteo_de0cv.v" 63 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715069690139 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Dec4_o\[0\]\$latch " "Latch Dec4_o\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Sel_i\[0\] " "Ports D and ENA on the latch are fed by the same signal Sel_i\[0\]" {  } { { "../rtl/top_meteo_de0cv.v" "" { Text "C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p4/rtl/top_meteo_de0cv.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715069690139 ""}  } { { "../rtl/top_meteo_de0cv.v" "" { Text "C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p4/rtl/top_meteo_de0cv.v" 63 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715069690139 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Dec4_o\[1\]\$latch " "Latch Dec4_o\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Sel_i\[0\] " "Ports D and ENA on the latch are fed by the same signal Sel_i\[0\]" {  } { { "../rtl/top_meteo_de0cv.v" "" { Text "C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p4/rtl/top_meteo_de0cv.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715069690139 ""}  } { { "../rtl/top_meteo_de0cv.v" "" { Text "C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p4/rtl/top_meteo_de0cv.v" 63 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715069690139 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Dec4_o\[2\]\$latch " "Latch Dec4_o\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Sel_i\[0\] " "Ports D and ENA on the latch are fed by the same signal Sel_i\[0\]" {  } { { "../rtl/top_meteo_de0cv.v" "" { Text "C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p4/rtl/top_meteo_de0cv.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715069690139 ""}  } { { "../rtl/top_meteo_de0cv.v" "" { Text "C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p4/rtl/top_meteo_de0cv.v" 63 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715069690139 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Dec4_o\[3\]\$latch " "Latch Dec4_o\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Sel_i\[0\] " "Ports D and ENA on the latch are fed by the same signal Sel_i\[0\]" {  } { { "../rtl/top_meteo_de0cv.v" "" { Text "C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p4/rtl/top_meteo_de0cv.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715069690139 ""}  } { { "../rtl/top_meteo_de0cv.v" "" { Text "C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p4/rtl/top_meteo_de0cv.v" 63 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715069690139 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Dec4_o\[4\]\$latch " "Latch Dec4_o\[4\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Sel_i\[0\] " "Ports D and ENA on the latch are fed by the same signal Sel_i\[0\]" {  } { { "../rtl/top_meteo_de0cv.v" "" { Text "C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p4/rtl/top_meteo_de0cv.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715069690139 ""}  } { { "../rtl/top_meteo_de0cv.v" "" { Text "C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p4/rtl/top_meteo_de0cv.v" 63 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715069690139 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Dec4_o\[5\]\$latch " "Latch Dec4_o\[5\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Sel_i\[0\] " "Ports D and ENA on the latch are fed by the same signal Sel_i\[0\]" {  } { { "../rtl/top_meteo_de0cv.v" "" { Text "C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p4/rtl/top_meteo_de0cv.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715069690139 ""}  } { { "../rtl/top_meteo_de0cv.v" "" { Text "C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p4/rtl/top_meteo_de0cv.v" 63 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715069690139 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Dec4_o\[6\]\$latch " "Latch Dec4_o\[6\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Sel_i\[0\] " "Ports D and ENA on the latch are fed by the same signal Sel_i\[0\]" {  } { { "../rtl/top_meteo_de0cv.v" "" { Text "C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p4/rtl/top_meteo_de0cv.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715069690139 ""}  } { { "../rtl/top_meteo_de0cv.v" "" { Text "C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p4/rtl/top_meteo_de0cv.v" 63 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715069690139 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Dec5_o\[0\]\$latch " "Latch Dec5_o\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Sel_i\[0\] " "Ports D and ENA on the latch are fed by the same signal Sel_i\[0\]" {  } { { "../rtl/top_meteo_de0cv.v" "" { Text "C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p4/rtl/top_meteo_de0cv.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715069690139 ""}  } { { "../rtl/top_meteo_de0cv.v" "" { Text "C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p4/rtl/top_meteo_de0cv.v" 63 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715069690139 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Dec5_o\[1\]\$latch " "Latch Dec5_o\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Sel_i\[0\] " "Ports D and ENA on the latch are fed by the same signal Sel_i\[0\]" {  } { { "../rtl/top_meteo_de0cv.v" "" { Text "C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p4/rtl/top_meteo_de0cv.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715069690139 ""}  } { { "../rtl/top_meteo_de0cv.v" "" { Text "C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p4/rtl/top_meteo_de0cv.v" 63 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715069690139 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Dec5_o\[2\]\$latch " "Latch Dec5_o\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Sel_i\[0\] " "Ports D and ENA on the latch are fed by the same signal Sel_i\[0\]" {  } { { "../rtl/top_meteo_de0cv.v" "" { Text "C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p4/rtl/top_meteo_de0cv.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715069690139 ""}  } { { "../rtl/top_meteo_de0cv.v" "" { Text "C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p4/rtl/top_meteo_de0cv.v" 63 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715069690139 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Dec5_o\[3\]\$latch " "Latch Dec5_o\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Sel_i\[0\] " "Ports D and ENA on the latch are fed by the same signal Sel_i\[0\]" {  } { { "../rtl/top_meteo_de0cv.v" "" { Text "C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p4/rtl/top_meteo_de0cv.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715069690139 ""}  } { { "../rtl/top_meteo_de0cv.v" "" { Text "C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p4/rtl/top_meteo_de0cv.v" 63 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715069690139 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Dec5_o\[4\]\$latch " "Latch Dec5_o\[4\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Sel_i\[0\] " "Ports D and ENA on the latch are fed by the same signal Sel_i\[0\]" {  } { { "../rtl/top_meteo_de0cv.v" "" { Text "C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p4/rtl/top_meteo_de0cv.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715069690139 ""}  } { { "../rtl/top_meteo_de0cv.v" "" { Text "C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p4/rtl/top_meteo_de0cv.v" 63 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715069690139 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Dec5_o\[5\]\$latch " "Latch Dec5_o\[5\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Sel_i\[0\] " "Ports D and ENA on the latch are fed by the same signal Sel_i\[0\]" {  } { { "../rtl/top_meteo_de0cv.v" "" { Text "C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p4/rtl/top_meteo_de0cv.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715069690139 ""}  } { { "../rtl/top_meteo_de0cv.v" "" { Text "C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p4/rtl/top_meteo_de0cv.v" 63 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715069690139 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Dec5_o\[6\]\$latch " "Latch Dec5_o\[6\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Sel_i\[0\] " "Ports D and ENA on the latch are fed by the same signal Sel_i\[0\]" {  } { { "../rtl/top_meteo_de0cv.v" "" { Text "C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p4/rtl/top_meteo_de0cv.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715069690139 ""}  } { { "../rtl/top_meteo_de0cv.v" "" { Text "C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p4/rtl/top_meteo_de0cv.v" 63 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715069690139 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "SlaveAddr_LSb_o GND " "Pin \"SlaveAddr_LSb_o\" is stuck at GND" {  } { { "../rtl/top_meteo_de0cv.v" "" { Text "C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p4/rtl/top_meteo_de0cv.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715069703451 "|top_meteo_de0cv|SlaveAddr_LSb_o"} { "Warning" "WMLS_MLS_STUCK_PIN" "Enable_i2c_o VCC " "Pin \"Enable_i2c_o\" is stuck at VCC" {  } { { "../rtl/top_meteo_de0cv.v" "" { Text "C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p4/rtl/top_meteo_de0cv.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715069703451 "|top_meteo_de0cv|Enable_i2c_o"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1715069703451 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1715069703876 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "16 " "16 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1715069716012 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p4/syn/output_files/top_meteo_de0cv.map.smsg " "Generated suppressed messages file C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p4/syn/output_files/top_meteo_de0cv.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715069716239 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "4 0 2 0 0 " "Adding 4 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1715069717162 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715069717162 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST pll_cv:pll\|pll_cv_0002:pll_cv_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "RST port on the PLL is not properly connected on instance pll_cv:pll\|pll_cv_0002:pll_cv_inst\|altera_pll:altera_pll_i\|general\[0\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1715069717328 ""}  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1715069717328 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST pll_cv:pll\|pll_cv_0002:pll_cv_inst\|altera_pll:altera_pll_i\|general\[1\].gpll " "RST port on the PLL is not properly connected on instance pll_cv:pll\|pll_cv_0002:pll_cv_inst\|altera_pll:altera_pll_i\|general\[1\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1715069717388 ""}  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1715069717388 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "8500 " "Implemented 8500 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1715069717763 ""} { "Info" "ICUT_CUT_TM_OPINS" "45 " "Implemented 45 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1715069717763 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "2 " "Implemented 2 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1715069717763 ""} { "Info" "ICUT_CUT_TM_LCELLS" "8380 " "Implemented 8380 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1715069717763 ""} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Implemented 2 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1715069717763 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "66 " "Implemented 66 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1715069717763 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1715069717763 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 118 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 118 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4995 " "Peak virtual memory: 4995 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1715069717823 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 07 10:15:17 2024 " "Processing ended: Tue May 07 10:15:17 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1715069717823 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:42 " "Elapsed time: 00:00:42" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1715069717823 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1715069717823 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1715069717823 ""}
