<!DOCTYPE HTML>
<html lang="en" class="light sidebar-visible" dir="ltr">
    <head>
        <!-- Book generated using mdBook -->
        <meta charset="UTF-8">
        <title>PowerPC 405 and Ethernet MAC - Project Combine</title>


        <!-- Custom HTML head -->

        <meta name="description" content="">
        <meta name="viewport" content="width=device-width, initial-scale=1">
        <meta name="theme-color" content="#ffffff">

        <link rel="icon" href="../favicon-de23e50b.svg">
        <link rel="shortcut icon" href="../favicon-8114d1fc.png">
        <link rel="stylesheet" href="../css/variables-8adf115d.css">
        <link rel="stylesheet" href="../css/general-2459343d.css">
        <link rel="stylesheet" href="../css/chrome-ae938929.css">

        <!-- Fonts -->
        <link rel="stylesheet" href="../fonts/fonts-9644e21d.css">

        <!-- Highlight.js Stylesheets -->
        <link rel="stylesheet" id="mdbook-highlight-css" href="../highlight-493f70e1.css">
        <link rel="stylesheet" id="mdbook-tomorrow-night-css" href="../tomorrow-night-4c0ae647.css">
        <link rel="stylesheet" id="mdbook-ayu-highlight-css" href="../ayu-highlight-3fdfc3ac.css">

        <!-- Custom theme stylesheets -->
        <link rel="stylesheet" href="../custom-5e178fcf.css">


        <!-- Provide site root and default themes to javascript -->
        <script>
            const path_to_root = "../";
            const default_light_theme = "light";
            const default_dark_theme = "navy";
        </script>
        <!-- Start loading toc.js asap -->
        <script src="../toc-7918e1c1.js"></script>
    </head>
    <body>
    <div id="mdbook-help-container">
        <div id="mdbook-help-popup">
            <h2 class="mdbook-help-title">Keyboard shortcuts</h2>
            <div>
                <p>Press <kbd>←</kbd> or <kbd>→</kbd> to navigate between chapters</p>
                <p>Press <kbd>?</kbd> to show this help</p>
                <p>Press <kbd>Esc</kbd> to hide this help</p>
            </div>
        </div>
    </div>
    <div id="mdbook-body-container">
        <!-- Work around some values being stored in localStorage wrapped in quotes -->
        <script>
            try {
                let theme = localStorage.getItem('mdbook-theme');
                let sidebar = localStorage.getItem('mdbook-sidebar');

                if (theme.startsWith('"') && theme.endsWith('"')) {
                    localStorage.setItem('mdbook-theme', theme.slice(1, theme.length - 1));
                }

                if (sidebar.startsWith('"') && sidebar.endsWith('"')) {
                    localStorage.setItem('mdbook-sidebar', sidebar.slice(1, sidebar.length - 1));
                }
            } catch (e) { }
        </script>

        <!-- Set the theme before any content is loaded, prevents flash -->
        <script>
            const default_theme = window.matchMedia("(prefers-color-scheme: dark)").matches ? default_dark_theme : default_light_theme;
            let theme;
            try { theme = localStorage.getItem('mdbook-theme'); } catch(e) { }
            if (theme === null || theme === undefined) { theme = default_theme; }
            const html = document.documentElement;
            html.classList.remove('light')
            html.classList.add(theme);
            html.classList.add("js");
        </script>

        <input type="checkbox" id="mdbook-sidebar-toggle-anchor" class="hidden">

        <!-- Hide / unhide sidebar before it is displayed -->
        <script>
            let sidebar = null;
            const sidebar_toggle = document.getElementById("mdbook-sidebar-toggle-anchor");
            if (document.body.clientWidth >= 1080) {
                try { sidebar = localStorage.getItem('mdbook-sidebar'); } catch(e) { }
                sidebar = sidebar || 'visible';
            } else {
                sidebar = 'hidden';
                sidebar_toggle.checked = false;
            }
            if (sidebar === 'visible') {
                sidebar_toggle.checked = true;
            } else {
                html.classList.remove('sidebar-visible');
            }
        </script>

        <nav id="mdbook-sidebar" class="sidebar" aria-label="Table of contents">
            <!-- populated by js -->
            <mdbook-sidebar-scrollbox class="sidebar-scrollbox"></mdbook-sidebar-scrollbox>
            <noscript>
                <iframe class="sidebar-iframe-outer" src="../toc.html"></iframe>
            </noscript>
            <div id="mdbook-sidebar-resize-handle" class="sidebar-resize-handle">
                <div class="sidebar-resize-indicator"></div>
            </div>
        </nav>

        <div id="mdbook-page-wrapper" class="page-wrapper">

            <div class="page">
                <div id="mdbook-menu-bar-hover-placeholder"></div>
                <div id="mdbook-menu-bar" class="menu-bar sticky">
                    <div class="left-buttons">
                        <label id="mdbook-sidebar-toggle" class="icon-button" for="mdbook-sidebar-toggle-anchor" title="Toggle Table of Contents" aria-label="Toggle Table of Contents" aria-controls="mdbook-sidebar">
                            <span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 448 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M0 96C0 78.3 14.3 64 32 64H416c17.7 0 32 14.3 32 32s-14.3 32-32 32H32C14.3 128 0 113.7 0 96zM0 256c0-17.7 14.3-32 32-32H416c17.7 0 32 14.3 32 32s-14.3 32-32 32H32c-17.7 0-32-14.3-32-32zM448 416c0 17.7-14.3 32-32 32H32c-17.7 0-32-14.3-32-32s14.3-32 32-32H416c17.7 0 32 14.3 32 32z"/></svg></span>
                        </label>
                        <button id="mdbook-theme-toggle" class="icon-button" type="button" title="Change theme" aria-label="Change theme" aria-haspopup="true" aria-expanded="false" aria-controls="mdbook-theme-list">
                            <span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 576 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M371.3 367.1c27.3-3.9 51.9-19.4 67.2-42.9L600.2 74.1c12.6-19.5 9.4-45.3-7.6-61.2S549.7-4.4 531.1 9.6L294.4 187.2c-24 18-38.2 46.1-38.4 76.1L371.3 367.1zm-19.6 25.4l-116-104.4C175.9 290.3 128 339.6 128 400c0 3.9 .2 7.8 .6 11.6c1.8 17.5-10.2 36.4-27.8 36.4H96c-17.7 0-32 14.3-32 32s14.3 32 32 32H240c61.9 0 112-50.1 112-112c0-2.5-.1-5-.2-7.5z"/></svg></span>
                        </button>
                        <ul id="mdbook-theme-list" class="theme-popup" aria-label="Themes" role="menu">
                            <li role="none"><button role="menuitem" class="theme" id="mdbook-theme-default_theme">Auto</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="mdbook-theme-light">Light</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="mdbook-theme-rust">Rust</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="mdbook-theme-coal">Coal</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="mdbook-theme-navy">Navy</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="mdbook-theme-ayu">Ayu</button></li>
                        </ul>
                    </div>

                    <h1 class="menu-title">Project Combine</h1>

                    <div class="right-buttons">

                    </div>
                </div>


                <!-- Apply ARIA attributes after the sidebar and the sidebar toggle button are added to the DOM -->
                <script>
                    document.getElementById('mdbook-sidebar-toggle').setAttribute('aria-expanded', sidebar === 'visible');
                    document.getElementById('mdbook-sidebar').setAttribute('aria-hidden', sidebar !== 'visible');
                    Array.from(document.querySelectorAll('#mdbook-sidebar a')).forEach(function(link) {
                        link.setAttribute('tabIndex', sidebar === 'visible' ? 0 : -1);
                    });
                </script>

                <div id="mdbook-content" class="content">
                    <main>
                        <h1 id="powerpc-405-and-ethernet-mac"><a class="header" href="#powerpc-405-and-ethernet-mac">PowerPC 405 and Ethernet MAC</a></h1>
<h2 id="tile-ppc"><a class="header" href="#tile-ppc">Tile PPC</a></h2>
<p>Cells: 62</p>
<h3 id="bels-ppc405"><a class="header" href="#bels-ppc405">Bels PPC405</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex4 PPC bel PPC405 pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>PPC</th></tr>

</thead>

<tbody>
<tr><td>CPMC405CLOCK</td><td>in</td><td>~CELL_S[5].IMUX_CLK_OPTINV[0]</td></tr>

<tr><td>CPMC405CLOCKFBENABLE</td><td>in</td><td>~CELL_S[6].IMUX_SR_OPTINV[2]</td></tr>

<tr><td>CPMC405CORECLKINACTIVE</td><td>in</td><td>CELL_W[15].IMUX_IMUX[5]</td></tr>

<tr><td>CPMC405CPUCLKEN</td><td>in</td><td>CELL_W[14].IMUX_IMUX[9]</td></tr>

<tr><td>CPMC405JTAGCLKEN</td><td>in</td><td>CELL_W[14].IMUX_IMUX[10]</td></tr>

<tr><td>CPMC405PLBSAMPLECYCLE</td><td>in</td><td>CELL_W[12].IMUX_IMUX[7]</td></tr>

<tr><td>CPMC405PLBSAMPLECYCLEALT</td><td>in</td><td>CELL_W[8].IMUX_IMUX[11]</td></tr>

<tr><td>CPMC405PLBSYNCCLOCK</td><td>in</td><td>CELL_W[8].IMUX_IMUX[12]</td></tr>

<tr><td>CPMC405SYNCBYPASS</td><td>in</td><td>CELL_W[11].IMUX_IMUX[4]</td></tr>

<tr><td>CPMC405TIMERCLKEN</td><td>in</td><td>CELL_W[14].IMUX_IMUX[7]</td></tr>

<tr><td>CPMC405TIMERTICK</td><td>in</td><td>CELL_W[14].IMUX_IMUX[8]</td></tr>

<tr><td>CPMDCRCLK</td><td>in</td><td>~CELL_W[7].IMUX_CLK_OPTINV[0]</td></tr>

<tr><td>CPMFCMCLK</td><td>in</td><td>~CELL_N[5].IMUX_CLK_OPTINV[0]</td></tr>

<tr><td>RSTC405RESETCHIP</td><td>in</td><td>CELL_W[9].IMUX_IMUX[5]</td></tr>

<tr><td>RSTC405RESETCORE</td><td>in</td><td>CELL_W[9].IMUX_IMUX[4]</td></tr>

<tr><td>RSTC405RESETSYS</td><td>in</td><td>CELL_W[9].IMUX_IMUX[6]</td></tr>

<tr><td>MCBCPUCLKEN</td><td>in</td><td>~CELL_W[14].IMUX_SR_OPTINV[1]</td></tr>

<tr><td>MCBJTAGEN</td><td>in</td><td>~CELL_W[14].IMUX_SR_OPTINV[0]</td></tr>

<tr><td>MCBTIMEREN</td><td>in</td><td>~CELL_W[14].IMUX_SR_OPTINV[2]</td></tr>

<tr><td>MCPPCRST</td><td>in</td><td>~CELL_W[14].IMUX_SR_OPTINV[3]</td></tr>

<tr><td>PLBCLK</td><td>in</td><td>~CELL_S[3].IMUX_CLK_OPTINV[0]</td></tr>

<tr><td>PLBC405DCUADDRACK</td><td>in</td><td>CELL_E[8].IMUX_IMUX[8]</td></tr>

<tr><td>PLBC405DCUBUSY</td><td>in</td><td>CELL_E[8].IMUX_IMUX[10]</td></tr>

<tr><td>PLBC405DCUERR</td><td>in</td><td>CELL_E[8].IMUX_IMUX[11]</td></tr>

<tr><td>PLBC405DCURDDACK</td><td>in</td><td>CELL_E[9].IMUX_IMUX[11]</td></tr>

<tr><td>PLBC405DCURDDBUS[63]</td><td>in</td><td>CELL_E[0].IMUX_IMUX[3]</td></tr>

<tr><td>PLBC405DCURDDBUS[62]</td><td>in</td><td>CELL_E[0].IMUX_IMUX[2]</td></tr>

<tr><td>PLBC405DCURDDBUS[61]</td><td>in</td><td>CELL_E[0].IMUX_IMUX[1]</td></tr>

<tr><td>PLBC405DCURDDBUS[60]</td><td>in</td><td>CELL_E[0].IMUX_IMUX[0]</td></tr>

<tr><td>PLBC405DCURDDBUS[59]</td><td>in</td><td>CELL_E[1].IMUX_IMUX[3]</td></tr>

<tr><td>PLBC405DCURDDBUS[58]</td><td>in</td><td>CELL_E[1].IMUX_IMUX[2]</td></tr>

<tr><td>PLBC405DCURDDBUS[57]</td><td>in</td><td>CELL_E[1].IMUX_IMUX[1]</td></tr>

<tr><td>PLBC405DCURDDBUS[56]</td><td>in</td><td>CELL_E[1].IMUX_IMUX[0]</td></tr>

<tr><td>PLBC405DCURDDBUS[55]</td><td>in</td><td>CELL_E[2].IMUX_IMUX[3]</td></tr>

<tr><td>PLBC405DCURDDBUS[54]</td><td>in</td><td>CELL_E[2].IMUX_IMUX[2]</td></tr>

<tr><td>PLBC405DCURDDBUS[53]</td><td>in</td><td>CELL_E[2].IMUX_IMUX[1]</td></tr>

<tr><td>PLBC405DCURDDBUS[52]</td><td>in</td><td>CELL_E[2].IMUX_IMUX[0]</td></tr>

<tr><td>PLBC405DCURDDBUS[51]</td><td>in</td><td>CELL_E[3].IMUX_IMUX[3]</td></tr>

<tr><td>PLBC405DCURDDBUS[50]</td><td>in</td><td>CELL_E[3].IMUX_IMUX[2]</td></tr>

<tr><td>PLBC405DCURDDBUS[49]</td><td>in</td><td>CELL_E[3].IMUX_IMUX[1]</td></tr>

<tr><td>PLBC405DCURDDBUS[48]</td><td>in</td><td>CELL_E[3].IMUX_IMUX[0]</td></tr>

<tr><td>PLBC405DCURDDBUS[47]</td><td>in</td><td>CELL_E[4].IMUX_IMUX[3]</td></tr>

<tr><td>PLBC405DCURDDBUS[46]</td><td>in</td><td>CELL_E[4].IMUX_IMUX[2]</td></tr>

<tr><td>PLBC405DCURDDBUS[45]</td><td>in</td><td>CELL_E[4].IMUX_IMUX[1]</td></tr>

<tr><td>PLBC405DCURDDBUS[44]</td><td>in</td><td>CELL_E[4].IMUX_IMUX[0]</td></tr>

<tr><td>PLBC405DCURDDBUS[43]</td><td>in</td><td>CELL_E[5].IMUX_IMUX[3]</td></tr>

<tr><td>PLBC405DCURDDBUS[42]</td><td>in</td><td>CELL_E[5].IMUX_IMUX[2]</td></tr>

<tr><td>PLBC405DCURDDBUS[41]</td><td>in</td><td>CELL_E[5].IMUX_IMUX[1]</td></tr>

<tr><td>PLBC405DCURDDBUS[40]</td><td>in</td><td>CELL_E[5].IMUX_IMUX[0]</td></tr>

<tr><td>PLBC405DCURDDBUS[39]</td><td>in</td><td>CELL_E[6].IMUX_IMUX[3]</td></tr>

<tr><td>PLBC405DCURDDBUS[38]</td><td>in</td><td>CELL_E[6].IMUX_IMUX[2]</td></tr>

<tr><td>PLBC405DCURDDBUS[37]</td><td>in</td><td>CELL_E[6].IMUX_IMUX[1]</td></tr>

<tr><td>PLBC405DCURDDBUS[36]</td><td>in</td><td>CELL_E[6].IMUX_IMUX[0]</td></tr>

<tr><td>PLBC405DCURDDBUS[35]</td><td>in</td><td>CELL_E[7].IMUX_IMUX[3]</td></tr>

<tr><td>PLBC405DCURDDBUS[34]</td><td>in</td><td>CELL_E[7].IMUX_IMUX[2]</td></tr>

<tr><td>PLBC405DCURDDBUS[33]</td><td>in</td><td>CELL_E[7].IMUX_IMUX[1]</td></tr>

<tr><td>PLBC405DCURDDBUS[32]</td><td>in</td><td>CELL_E[7].IMUX_IMUX[0]</td></tr>

<tr><td>PLBC405DCURDDBUS[31]</td><td>in</td><td>CELL_E[8].IMUX_IMUX[3]</td></tr>

<tr><td>PLBC405DCURDDBUS[30]</td><td>in</td><td>CELL_E[8].IMUX_IMUX[2]</td></tr>

<tr><td>PLBC405DCURDDBUS[29]</td><td>in</td><td>CELL_E[8].IMUX_IMUX[1]</td></tr>

<tr><td>PLBC405DCURDDBUS[28]</td><td>in</td><td>CELL_E[8].IMUX_IMUX[0]</td></tr>

<tr><td>PLBC405DCURDDBUS[27]</td><td>in</td><td>CELL_E[9].IMUX_IMUX[3]</td></tr>

<tr><td>PLBC405DCURDDBUS[26]</td><td>in</td><td>CELL_E[9].IMUX_IMUX[2]</td></tr>

<tr><td>PLBC405DCURDDBUS[25]</td><td>in</td><td>CELL_E[9].IMUX_IMUX[1]</td></tr>

<tr><td>PLBC405DCURDDBUS[24]</td><td>in</td><td>CELL_E[9].IMUX_IMUX[0]</td></tr>

<tr><td>PLBC405DCURDDBUS[23]</td><td>in</td><td>CELL_E[10].IMUX_IMUX[3]</td></tr>

<tr><td>PLBC405DCURDDBUS[22]</td><td>in</td><td>CELL_E[10].IMUX_IMUX[2]</td></tr>

<tr><td>PLBC405DCURDDBUS[21]</td><td>in</td><td>CELL_E[10].IMUX_IMUX[1]</td></tr>

<tr><td>PLBC405DCURDDBUS[20]</td><td>in</td><td>CELL_E[10].IMUX_IMUX[0]</td></tr>

<tr><td>PLBC405DCURDDBUS[19]</td><td>in</td><td>CELL_E[11].IMUX_IMUX[3]</td></tr>

<tr><td>PLBC405DCURDDBUS[18]</td><td>in</td><td>CELL_E[11].IMUX_IMUX[2]</td></tr>

<tr><td>PLBC405DCURDDBUS[17]</td><td>in</td><td>CELL_E[11].IMUX_IMUX[1]</td></tr>

<tr><td>PLBC405DCURDDBUS[16]</td><td>in</td><td>CELL_E[11].IMUX_IMUX[0]</td></tr>

<tr><td>PLBC405DCURDDBUS[15]</td><td>in</td><td>CELL_E[12].IMUX_IMUX[3]</td></tr>

<tr><td>PLBC405DCURDDBUS[14]</td><td>in</td><td>CELL_E[12].IMUX_IMUX[2]</td></tr>

<tr><td>PLBC405DCURDDBUS[13]</td><td>in</td><td>CELL_E[12].IMUX_IMUX[1]</td></tr>

<tr><td>PLBC405DCURDDBUS[12]</td><td>in</td><td>CELL_E[12].IMUX_IMUX[0]</td></tr>

<tr><td>PLBC405DCURDDBUS[11]</td><td>in</td><td>CELL_E[13].IMUX_IMUX[3]</td></tr>

<tr><td>PLBC405DCURDDBUS[10]</td><td>in</td><td>CELL_E[13].IMUX_IMUX[2]</td></tr>

<tr><td>PLBC405DCURDDBUS[9]</td><td>in</td><td>CELL_E[13].IMUX_IMUX[1]</td></tr>

<tr><td>PLBC405DCURDDBUS[8]</td><td>in</td><td>CELL_E[13].IMUX_IMUX[0]</td></tr>

<tr><td>PLBC405DCURDDBUS[7]</td><td>in</td><td>CELL_E[15].IMUX_IMUX[3]</td></tr>

<tr><td>PLBC405DCURDDBUS[6]</td><td>in</td><td>CELL_E[15].IMUX_IMUX[2]</td></tr>

<tr><td>PLBC405DCURDDBUS[5]</td><td>in</td><td>CELL_E[15].IMUX_IMUX[1]</td></tr>

<tr><td>PLBC405DCURDDBUS[4]</td><td>in</td><td>CELL_E[15].IMUX_IMUX[0]</td></tr>

<tr><td>PLBC405DCURDDBUS[3]</td><td>in</td><td>CELL_E[17].IMUX_IMUX[7]</td></tr>

<tr><td>PLBC405DCURDDBUS[2]</td><td>in</td><td>CELL_E[17].IMUX_IMUX[6]</td></tr>

<tr><td>PLBC405DCURDDBUS[1]</td><td>in</td><td>CELL_E[17].IMUX_IMUX[5]</td></tr>

<tr><td>PLBC405DCURDDBUS[0]</td><td>in</td><td>CELL_E[17].IMUX_IMUX[4]</td></tr>

<tr><td>PLBC405DCURDWDADDR[3]</td><td>in</td><td>CELL_E[9].IMUX_IMUX[10]</td></tr>

<tr><td>PLBC405DCURDWDADDR[2]</td><td>in</td><td>CELL_E[9].IMUX_IMUX[9]</td></tr>

<tr><td>PLBC405DCURDWDADDR[1]</td><td>in</td><td>CELL_E[9].IMUX_IMUX[8]</td></tr>

<tr><td>PLBC405DCUSSIZE1</td><td>in</td><td>CELL_E[8].IMUX_IMUX[9]</td></tr>

<tr><td>PLBC405DCUWRDACK</td><td>in</td><td>CELL_E[10].IMUX_IMUX[8]</td></tr>

<tr><td>PLBC405ICUADDRACK</td><td>in</td><td>CELL_E[7].IMUX_IMUX[8]</td></tr>

<tr><td>PLBC405ICUBUSY</td><td>in</td><td>CELL_E[7].IMUX_IMUX[10]</td></tr>

<tr><td>PLBC405ICUERR</td><td>in</td><td>CELL_E[7].IMUX_IMUX[11]</td></tr>

<tr><td>PLBC405ICURDDACK</td><td>in</td><td>CELL_E[6].IMUX_IMUX[11]</td></tr>

<tr><td>PLBC405ICURDDBUS[63]</td><td>in</td><td>CELL_E[0].IMUX_IMUX[7]</td></tr>

<tr><td>PLBC405ICURDDBUS[62]</td><td>in</td><td>CELL_E[0].IMUX_IMUX[6]</td></tr>

<tr><td>PLBC405ICURDDBUS[61]</td><td>in</td><td>CELL_E[0].IMUX_IMUX[5]</td></tr>

<tr><td>PLBC405ICURDDBUS[60]</td><td>in</td><td>CELL_E[0].IMUX_IMUX[4]</td></tr>

<tr><td>PLBC405ICURDDBUS[59]</td><td>in</td><td>CELL_E[1].IMUX_IMUX[7]</td></tr>

<tr><td>PLBC405ICURDDBUS[58]</td><td>in</td><td>CELL_E[1].IMUX_IMUX[6]</td></tr>

<tr><td>PLBC405ICURDDBUS[57]</td><td>in</td><td>CELL_E[1].IMUX_IMUX[5]</td></tr>

<tr><td>PLBC405ICURDDBUS[56]</td><td>in</td><td>CELL_E[1].IMUX_IMUX[4]</td></tr>

<tr><td>PLBC405ICURDDBUS[55]</td><td>in</td><td>CELL_E[2].IMUX_IMUX[7]</td></tr>

<tr><td>PLBC405ICURDDBUS[54]</td><td>in</td><td>CELL_E[2].IMUX_IMUX[6]</td></tr>

<tr><td>PLBC405ICURDDBUS[53]</td><td>in</td><td>CELL_E[2].IMUX_IMUX[5]</td></tr>

<tr><td>PLBC405ICURDDBUS[52]</td><td>in</td><td>CELL_E[2].IMUX_IMUX[4]</td></tr>

<tr><td>PLBC405ICURDDBUS[51]</td><td>in</td><td>CELL_E[3].IMUX_IMUX[7]</td></tr>

<tr><td>PLBC405ICURDDBUS[50]</td><td>in</td><td>CELL_E[3].IMUX_IMUX[6]</td></tr>

<tr><td>PLBC405ICURDDBUS[49]</td><td>in</td><td>CELL_E[3].IMUX_IMUX[5]</td></tr>

<tr><td>PLBC405ICURDDBUS[48]</td><td>in</td><td>CELL_E[3].IMUX_IMUX[4]</td></tr>

<tr><td>PLBC405ICURDDBUS[47]</td><td>in</td><td>CELL_E[4].IMUX_IMUX[7]</td></tr>

<tr><td>PLBC405ICURDDBUS[46]</td><td>in</td><td>CELL_E[4].IMUX_IMUX[6]</td></tr>

<tr><td>PLBC405ICURDDBUS[45]</td><td>in</td><td>CELL_E[4].IMUX_IMUX[5]</td></tr>

<tr><td>PLBC405ICURDDBUS[44]</td><td>in</td><td>CELL_E[4].IMUX_IMUX[4]</td></tr>

<tr><td>PLBC405ICURDDBUS[43]</td><td>in</td><td>CELL_E[5].IMUX_IMUX[7]</td></tr>

<tr><td>PLBC405ICURDDBUS[42]</td><td>in</td><td>CELL_E[5].IMUX_IMUX[6]</td></tr>

<tr><td>PLBC405ICURDDBUS[41]</td><td>in</td><td>CELL_E[5].IMUX_IMUX[5]</td></tr>

<tr><td>PLBC405ICURDDBUS[40]</td><td>in</td><td>CELL_E[5].IMUX_IMUX[4]</td></tr>

<tr><td>PLBC405ICURDDBUS[39]</td><td>in</td><td>CELL_E[6].IMUX_IMUX[7]</td></tr>

<tr><td>PLBC405ICURDDBUS[38]</td><td>in</td><td>CELL_E[6].IMUX_IMUX[6]</td></tr>

<tr><td>PLBC405ICURDDBUS[37]</td><td>in</td><td>CELL_E[6].IMUX_IMUX[5]</td></tr>

<tr><td>PLBC405ICURDDBUS[36]</td><td>in</td><td>CELL_E[6].IMUX_IMUX[4]</td></tr>

<tr><td>PLBC405ICURDDBUS[35]</td><td>in</td><td>CELL_E[7].IMUX_IMUX[7]</td></tr>

<tr><td>PLBC405ICURDDBUS[34]</td><td>in</td><td>CELL_E[7].IMUX_IMUX[6]</td></tr>

<tr><td>PLBC405ICURDDBUS[33]</td><td>in</td><td>CELL_E[7].IMUX_IMUX[5]</td></tr>

<tr><td>PLBC405ICURDDBUS[32]</td><td>in</td><td>CELL_E[7].IMUX_IMUX[4]</td></tr>

<tr><td>PLBC405ICURDDBUS[31]</td><td>in</td><td>CELL_E[8].IMUX_IMUX[7]</td></tr>

<tr><td>PLBC405ICURDDBUS[30]</td><td>in</td><td>CELL_E[8].IMUX_IMUX[6]</td></tr>

<tr><td>PLBC405ICURDDBUS[29]</td><td>in</td><td>CELL_E[8].IMUX_IMUX[5]</td></tr>

<tr><td>PLBC405ICURDDBUS[28]</td><td>in</td><td>CELL_E[8].IMUX_IMUX[4]</td></tr>

<tr><td>PLBC405ICURDDBUS[27]</td><td>in</td><td>CELL_E[9].IMUX_IMUX[7]</td></tr>

<tr><td>PLBC405ICURDDBUS[26]</td><td>in</td><td>CELL_E[9].IMUX_IMUX[6]</td></tr>

<tr><td>PLBC405ICURDDBUS[25]</td><td>in</td><td>CELL_E[9].IMUX_IMUX[5]</td></tr>

<tr><td>PLBC405ICURDDBUS[24]</td><td>in</td><td>CELL_E[9].IMUX_IMUX[4]</td></tr>

<tr><td>PLBC405ICURDDBUS[23]</td><td>in</td><td>CELL_E[10].IMUX_IMUX[7]</td></tr>

<tr><td>PLBC405ICURDDBUS[22]</td><td>in</td><td>CELL_E[10].IMUX_IMUX[6]</td></tr>

<tr><td>PLBC405ICURDDBUS[21]</td><td>in</td><td>CELL_E[10].IMUX_IMUX[5]</td></tr>

<tr><td>PLBC405ICURDDBUS[20]</td><td>in</td><td>CELL_E[10].IMUX_IMUX[4]</td></tr>

<tr><td>PLBC405ICURDDBUS[19]</td><td>in</td><td>CELL_E[11].IMUX_IMUX[7]</td></tr>

<tr><td>PLBC405ICURDDBUS[18]</td><td>in</td><td>CELL_E[11].IMUX_IMUX[6]</td></tr>

<tr><td>PLBC405ICURDDBUS[17]</td><td>in</td><td>CELL_E[11].IMUX_IMUX[5]</td></tr>

<tr><td>PLBC405ICURDDBUS[16]</td><td>in</td><td>CELL_E[11].IMUX_IMUX[4]</td></tr>

<tr><td>PLBC405ICURDDBUS[15]</td><td>in</td><td>CELL_E[12].IMUX_IMUX[7]</td></tr>

<tr><td>PLBC405ICURDDBUS[14]</td><td>in</td><td>CELL_E[12].IMUX_IMUX[6]</td></tr>

<tr><td>PLBC405ICURDDBUS[13]</td><td>in</td><td>CELL_E[12].IMUX_IMUX[5]</td></tr>

<tr><td>PLBC405ICURDDBUS[12]</td><td>in</td><td>CELL_E[12].IMUX_IMUX[4]</td></tr>

<tr><td>PLBC405ICURDDBUS[11]</td><td>in</td><td>CELL_E[13].IMUX_IMUX[7]</td></tr>

<tr><td>PLBC405ICURDDBUS[10]</td><td>in</td><td>CELL_E[13].IMUX_IMUX[6]</td></tr>

<tr><td>PLBC405ICURDDBUS[9]</td><td>in</td><td>CELL_E[13].IMUX_IMUX[5]</td></tr>

<tr><td>PLBC405ICURDDBUS[8]</td><td>in</td><td>CELL_E[13].IMUX_IMUX[4]</td></tr>

<tr><td>PLBC405ICURDDBUS[7]</td><td>in</td><td>CELL_E[14].IMUX_IMUX[3]</td></tr>

<tr><td>PLBC405ICURDDBUS[6]</td><td>in</td><td>CELL_E[14].IMUX_IMUX[2]</td></tr>

<tr><td>PLBC405ICURDDBUS[5]</td><td>in</td><td>CELL_E[14].IMUX_IMUX[1]</td></tr>

<tr><td>PLBC405ICURDDBUS[4]</td><td>in</td><td>CELL_E[14].IMUX_IMUX[0]</td></tr>

<tr><td>PLBC405ICURDDBUS[3]</td><td>in</td><td>CELL_E[16].IMUX_IMUX[15]</td></tr>

<tr><td>PLBC405ICURDDBUS[2]</td><td>in</td><td>CELL_E[16].IMUX_IMUX[14]</td></tr>

<tr><td>PLBC405ICURDDBUS[1]</td><td>in</td><td>CELL_E[16].IMUX_IMUX[13]</td></tr>

<tr><td>PLBC405ICURDDBUS[0]</td><td>in</td><td>CELL_E[16].IMUX_IMUX[12]</td></tr>

<tr><td>PLBC405ICURDWDADDR[3]</td><td>in</td><td>CELL_E[6].IMUX_IMUX[10]</td></tr>

<tr><td>PLBC405ICURDWDADDR[2]</td><td>in</td><td>CELL_E[6].IMUX_IMUX[9]</td></tr>

<tr><td>PLBC405ICURDWDADDR[1]</td><td>in</td><td>CELL_E[6].IMUX_IMUX[8]</td></tr>

<tr><td>PLBC405ICUSSIZE1</td><td>in</td><td>CELL_E[7].IMUX_IMUX[9]</td></tr>

<tr><td>EXTDCRACK</td><td>in</td><td>CELL_W[15].IMUX_IMUX[4]</td></tr>

<tr><td>EXTDCRDBUSIN[31]</td><td>in</td><td>CELL_W[8].IMUX_IMUX[3]</td></tr>

<tr><td>EXTDCRDBUSIN[30]</td><td>in</td><td>CELL_W[8].IMUX_IMUX[2]</td></tr>

<tr><td>EXTDCRDBUSIN[29]</td><td>in</td><td>CELL_W[8].IMUX_IMUX[1]</td></tr>

<tr><td>EXTDCRDBUSIN[28]</td><td>in</td><td>CELL_W[8].IMUX_IMUX[0]</td></tr>

<tr><td>EXTDCRDBUSIN[27]</td><td>in</td><td>CELL_W[9].IMUX_IMUX[3]</td></tr>

<tr><td>EXTDCRDBUSIN[26]</td><td>in</td><td>CELL_W[9].IMUX_IMUX[2]</td></tr>

<tr><td>EXTDCRDBUSIN[25]</td><td>in</td><td>CELL_W[9].IMUX_IMUX[1]</td></tr>

<tr><td>EXTDCRDBUSIN[24]</td><td>in</td><td>CELL_W[9].IMUX_IMUX[0]</td></tr>

<tr><td>EXTDCRDBUSIN[23]</td><td>in</td><td>CELL_W[10].IMUX_IMUX[3]</td></tr>

<tr><td>EXTDCRDBUSIN[22]</td><td>in</td><td>CELL_W[10].IMUX_IMUX[2]</td></tr>

<tr><td>EXTDCRDBUSIN[21]</td><td>in</td><td>CELL_W[10].IMUX_IMUX[1]</td></tr>

<tr><td>EXTDCRDBUSIN[20]</td><td>in</td><td>CELL_W[10].IMUX_IMUX[0]</td></tr>

<tr><td>EXTDCRDBUSIN[19]</td><td>in</td><td>CELL_W[11].IMUX_IMUX[3]</td></tr>

<tr><td>EXTDCRDBUSIN[18]</td><td>in</td><td>CELL_W[11].IMUX_IMUX[2]</td></tr>

<tr><td>EXTDCRDBUSIN[17]</td><td>in</td><td>CELL_W[11].IMUX_IMUX[1]</td></tr>

<tr><td>EXTDCRDBUSIN[16]</td><td>in</td><td>CELL_W[11].IMUX_IMUX[0]</td></tr>

<tr><td>EXTDCRDBUSIN[15]</td><td>in</td><td>CELL_W[12].IMUX_IMUX[3]</td></tr>

<tr><td>EXTDCRDBUSIN[14]</td><td>in</td><td>CELL_W[12].IMUX_IMUX[2]</td></tr>

<tr><td>EXTDCRDBUSIN[13]</td><td>in</td><td>CELL_W[12].IMUX_IMUX[1]</td></tr>

<tr><td>EXTDCRDBUSIN[12]</td><td>in</td><td>CELL_W[12].IMUX_IMUX[0]</td></tr>

<tr><td>EXTDCRDBUSIN[11]</td><td>in</td><td>CELL_W[13].IMUX_IMUX[3]</td></tr>

<tr><td>EXTDCRDBUSIN[10]</td><td>in</td><td>CELL_W[13].IMUX_IMUX[2]</td></tr>

<tr><td>EXTDCRDBUSIN[9]</td><td>in</td><td>CELL_W[13].IMUX_IMUX[1]</td></tr>

<tr><td>EXTDCRDBUSIN[8]</td><td>in</td><td>CELL_W[13].IMUX_IMUX[0]</td></tr>

<tr><td>EXTDCRDBUSIN[7]</td><td>in</td><td>CELL_W[14].IMUX_IMUX[3]</td></tr>

<tr><td>EXTDCRDBUSIN[6]</td><td>in</td><td>CELL_W[14].IMUX_IMUX[2]</td></tr>

<tr><td>EXTDCRDBUSIN[5]</td><td>in</td><td>CELL_W[14].IMUX_IMUX[1]</td></tr>

<tr><td>EXTDCRDBUSIN[4]</td><td>in</td><td>CELL_W[14].IMUX_IMUX[0]</td></tr>

<tr><td>EXTDCRDBUSIN[3]</td><td>in</td><td>CELL_W[15].IMUX_IMUX[3]</td></tr>

<tr><td>EXTDCRDBUSIN[2]</td><td>in</td><td>CELL_W[15].IMUX_IMUX[2]</td></tr>

<tr><td>EXTDCRDBUSIN[1]</td><td>in</td><td>CELL_W[15].IMUX_IMUX[1]</td></tr>

<tr><td>EXTDCRDBUSIN[0]</td><td>in</td><td>CELL_W[15].IMUX_IMUX[0]</td></tr>

<tr><td>TIEDCRADDR[5]</td><td>in</td><td>~CELL_W[7].IMUX_CE_OPTINV[0]</td></tr>

<tr><td>TIEDCRADDR[4]</td><td>in</td><td>~CELL_W[6].IMUX_SR_OPTINV[0]</td></tr>

<tr><td>TIEDCRADDR[3]</td><td>in</td><td>~CELL_W[6].IMUX_CE_OPTINV[3]</td></tr>

<tr><td>TIEDCRADDR[2]</td><td>in</td><td>~CELL_W[6].IMUX_CE_OPTINV[2]</td></tr>

<tr><td>TIEDCRADDR[1]</td><td>in</td><td>~CELL_W[6].IMUX_CE_OPTINV[1]</td></tr>

<tr><td>TIEDCRADDR[0]</td><td>in</td><td>~CELL_W[6].IMUX_CE_OPTINV[0]</td></tr>

<tr><td>TSTC405DCRABUSI[9]</td><td>in</td><td>CELL_E[5].IMUX_IMUX[9]</td></tr>

<tr><td>TSTC405DCRABUSI[8]</td><td>in</td><td>CELL_E[5].IMUX_IMUX[8]</td></tr>

<tr><td>TSTC405DCRABUSI[7]</td><td>in</td><td>CELL_E[4].IMUX_IMUX[11]</td></tr>

<tr><td>TSTC405DCRABUSI[6]</td><td>in</td><td>CELL_E[4].IMUX_IMUX[10]</td></tr>

<tr><td>TSTC405DCRABUSI[5]</td><td>in</td><td>CELL_E[4].IMUX_IMUX[9]</td></tr>

<tr><td>TSTC405DCRABUSI[4]</td><td>in</td><td>CELL_E[4].IMUX_IMUX[8]</td></tr>

<tr><td>TSTC405DCRABUSI[3]</td><td>in</td><td>CELL_E[3].IMUX_IMUX[11]</td></tr>

<tr><td>TSTC405DCRABUSI[2]</td><td>in</td><td>CELL_E[3].IMUX_IMUX[10]</td></tr>

<tr><td>TSTC405DCRABUSI[1]</td><td>in</td><td>CELL_E[3].IMUX_IMUX[9]</td></tr>

<tr><td>TSTC405DCRABUSI[0]</td><td>in</td><td>CELL_E[3].IMUX_IMUX[8]</td></tr>

<tr><td>TSTC405DCRDBUSOUTI[31]</td><td>in</td><td>CELL_E[11].IMUX_IMUX[15]</td></tr>

<tr><td>TSTC405DCRDBUSOUTI[30]</td><td>in</td><td>CELL_E[11].IMUX_IMUX[14]</td></tr>

<tr><td>TSTC405DCRDBUSOUTI[29]</td><td>in</td><td>CELL_E[11].IMUX_IMUX[13]</td></tr>

<tr><td>TSTC405DCRDBUSOUTI[28]</td><td>in</td><td>CELL_E[11].IMUX_IMUX[12]</td></tr>

<tr><td>TSTC405DCRDBUSOUTI[27]</td><td>in</td><td>CELL_E[12].IMUX_IMUX[15]</td></tr>

<tr><td>TSTC405DCRDBUSOUTI[26]</td><td>in</td><td>CELL_E[12].IMUX_IMUX[14]</td></tr>

<tr><td>TSTC405DCRDBUSOUTI[25]</td><td>in</td><td>CELL_E[12].IMUX_IMUX[13]</td></tr>

<tr><td>TSTC405DCRDBUSOUTI[24]</td><td>in</td><td>CELL_E[12].IMUX_IMUX[12]</td></tr>

<tr><td>TSTC405DCRDBUSOUTI[23]</td><td>in</td><td>CELL_E[16].IMUX_IMUX[19]</td></tr>

<tr><td>TSTC405DCRDBUSOUTI[22]</td><td>in</td><td>CELL_E[16].IMUX_IMUX[18]</td></tr>

<tr><td>TSTC405DCRDBUSOUTI[21]</td><td>in</td><td>CELL_E[16].IMUX_IMUX[17]</td></tr>

<tr><td>TSTC405DCRDBUSOUTI[20]</td><td>in</td><td>CELL_E[16].IMUX_IMUX[16]</td></tr>

<tr><td>TSTC405DCRDBUSOUTI[19]</td><td>in</td><td>CELL_E[17].IMUX_IMUX[15]</td></tr>

<tr><td>TSTC405DCRDBUSOUTI[18]</td><td>in</td><td>CELL_E[17].IMUX_IMUX[14]</td></tr>

<tr><td>TSTC405DCRDBUSOUTI[17]</td><td>in</td><td>CELL_E[17].IMUX_IMUX[13]</td></tr>

<tr><td>TSTC405DCRDBUSOUTI[16]</td><td>in</td><td>CELL_E[17].IMUX_IMUX[12]</td></tr>

<tr><td>TSTC405DCRDBUSOUTI[15]</td><td>in</td><td>CELL_E[18].IMUX_IMUX[15]</td></tr>

<tr><td>TSTC405DCRDBUSOUTI[14]</td><td>in</td><td>CELL_E[18].IMUX_IMUX[14]</td></tr>

<tr><td>TSTC405DCRDBUSOUTI[13]</td><td>in</td><td>CELL_E[18].IMUX_IMUX[13]</td></tr>

<tr><td>TSTC405DCRDBUSOUTI[12]</td><td>in</td><td>CELL_E[18].IMUX_IMUX[12]</td></tr>

<tr><td>TSTC405DCRDBUSOUTI[11]</td><td>in</td><td>CELL_E[20].IMUX_IMUX[15]</td></tr>

<tr><td>TSTC405DCRDBUSOUTI[10]</td><td>in</td><td>CELL_E[20].IMUX_IMUX[14]</td></tr>

<tr><td>TSTC405DCRDBUSOUTI[9]</td><td>in</td><td>CELL_E[20].IMUX_IMUX[13]</td></tr>

<tr><td>TSTC405DCRDBUSOUTI[8]</td><td>in</td><td>CELL_E[20].IMUX_IMUX[12]</td></tr>

<tr><td>TSTC405DCRDBUSOUTI[7]</td><td>in</td><td>CELL_E[21].IMUX_IMUX[15]</td></tr>

<tr><td>TSTC405DCRDBUSOUTI[6]</td><td>in</td><td>CELL_E[21].IMUX_IMUX[14]</td></tr>

<tr><td>TSTC405DCRDBUSOUTI[5]</td><td>in</td><td>CELL_E[21].IMUX_IMUX[13]</td></tr>

<tr><td>TSTC405DCRDBUSOUTI[4]</td><td>in</td><td>CELL_E[21].IMUX_IMUX[12]</td></tr>

<tr><td>TSTC405DCRDBUSOUTI[3]</td><td>in</td><td>CELL_E[22].IMUX_IMUX[15]</td></tr>

<tr><td>TSTC405DCRDBUSOUTI[2]</td><td>in</td><td>CELL_E[22].IMUX_IMUX[14]</td></tr>

<tr><td>TSTC405DCRDBUSOUTI[1]</td><td>in</td><td>CELL_E[22].IMUX_IMUX[13]</td></tr>

<tr><td>TSTC405DCRDBUSOUTI[0]</td><td>in</td><td>CELL_E[22].IMUX_IMUX[12]</td></tr>

<tr><td>TSTC405DCRREADI</td><td>in</td><td>CELL_E[5].IMUX_IMUX[10]</td></tr>

<tr><td>TSTC405DCRWRITEI</td><td>in</td><td>CELL_E[5].IMUX_IMUX[11]</td></tr>

<tr><td>EICC405CRITINPUTIRQ</td><td>in</td><td>CELL_S[5].IMUX_IMUX[8]</td></tr>

<tr><td>EICC405EXTINPUTIRQ</td><td>in</td><td>CELL_S[5].IMUX_IMUX[9]</td></tr>

<tr><td>DBGC405DEBUGHALT</td><td>in</td><td>CELL_W[14].IMUX_IMUX[4]</td></tr>

<tr><td>DBGC405EXTBUSHOLDACK</td><td>in</td><td>CELL_W[14].IMUX_IMUX[5]</td></tr>

<tr><td>DBGC405UNCONDDEBUGEVENT</td><td>in</td><td>CELL_W[14].IMUX_IMUX[6]</td></tr>

<tr><td>JTGC405BNDSCANTDO</td><td>in</td><td>CELL_S[6].IMUX_IMUX[8]</td></tr>

<tr><td>JTGC405TCK</td><td>in</td><td>~CELL_S[4].IMUX_CLK_OPTINV[0]</td></tr>

<tr><td>JTGC405TDI</td><td>in</td><td>CELL_S[6].IMUX_IMUX[9]</td></tr>

<tr><td>JTGC405TMS</td><td>in</td><td>CELL_S[6].IMUX_IMUX[10]</td></tr>

<tr><td>JTGC405TRSTNEG</td><td>in</td><td>CELL_S[6].IMUX_IMUX[11]</td></tr>

<tr><td>TRCC405TRACEDISABLE</td><td>in</td><td>CELL_E[0].IMUX_IMUX[8]</td></tr>

<tr><td>TRCC405TRIGGEREVENTIN</td><td>in</td><td>CELL_E[0].IMUX_IMUX[9]</td></tr>

<tr><td>BRAMDSOCMCLK</td><td>in</td><td>~CELL_N[0].IMUX_CLK_OPTINV[0]</td></tr>

<tr><td>BRAMDSOCMRDDBUS[31]</td><td>in</td><td>CELL_N[6].IMUX_IMUX[3]</td></tr>

<tr><td>BRAMDSOCMRDDBUS[30]</td><td>in</td><td>CELL_N[6].IMUX_IMUX[2]</td></tr>

<tr><td>BRAMDSOCMRDDBUS[29]</td><td>in</td><td>CELL_N[6].IMUX_IMUX[1]</td></tr>

<tr><td>BRAMDSOCMRDDBUS[28]</td><td>in</td><td>CELL_N[6].IMUX_IMUX[0]</td></tr>

<tr><td>BRAMDSOCMRDDBUS[27]</td><td>in</td><td>CELL_N[5].IMUX_IMUX[3]</td></tr>

<tr><td>BRAMDSOCMRDDBUS[26]</td><td>in</td><td>CELL_N[5].IMUX_IMUX[2]</td></tr>

<tr><td>BRAMDSOCMRDDBUS[25]</td><td>in</td><td>CELL_N[5].IMUX_IMUX[1]</td></tr>

<tr><td>BRAMDSOCMRDDBUS[24]</td><td>in</td><td>CELL_N[5].IMUX_IMUX[0]</td></tr>

<tr><td>BRAMDSOCMRDDBUS[23]</td><td>in</td><td>CELL_N[4].IMUX_IMUX[3]</td></tr>

<tr><td>BRAMDSOCMRDDBUS[22]</td><td>in</td><td>CELL_N[4].IMUX_IMUX[2]</td></tr>

<tr><td>BRAMDSOCMRDDBUS[21]</td><td>in</td><td>CELL_N[4].IMUX_IMUX[1]</td></tr>

<tr><td>BRAMDSOCMRDDBUS[20]</td><td>in</td><td>CELL_N[4].IMUX_IMUX[0]</td></tr>

<tr><td>BRAMDSOCMRDDBUS[19]</td><td>in</td><td>CELL_N[3].IMUX_IMUX[7]</td></tr>

<tr><td>BRAMDSOCMRDDBUS[18]</td><td>in</td><td>CELL_N[3].IMUX_IMUX[6]</td></tr>

<tr><td>BRAMDSOCMRDDBUS[17]</td><td>in</td><td>CELL_N[3].IMUX_IMUX[5]</td></tr>

<tr><td>BRAMDSOCMRDDBUS[16]</td><td>in</td><td>CELL_N[3].IMUX_IMUX[4]</td></tr>

<tr><td>BRAMDSOCMRDDBUS[15]</td><td>in</td><td>CELL_N[3].IMUX_IMUX[3]</td></tr>

<tr><td>BRAMDSOCMRDDBUS[14]</td><td>in</td><td>CELL_N[3].IMUX_IMUX[2]</td></tr>

<tr><td>BRAMDSOCMRDDBUS[13]</td><td>in</td><td>CELL_N[3].IMUX_IMUX[1]</td></tr>

<tr><td>BRAMDSOCMRDDBUS[12]</td><td>in</td><td>CELL_N[3].IMUX_IMUX[0]</td></tr>

<tr><td>BRAMDSOCMRDDBUS[11]</td><td>in</td><td>CELL_N[2].IMUX_IMUX[3]</td></tr>

<tr><td>BRAMDSOCMRDDBUS[10]</td><td>in</td><td>CELL_N[2].IMUX_IMUX[2]</td></tr>

<tr><td>BRAMDSOCMRDDBUS[9]</td><td>in</td><td>CELL_N[2].IMUX_IMUX[1]</td></tr>

<tr><td>BRAMDSOCMRDDBUS[8]</td><td>in</td><td>CELL_N[2].IMUX_IMUX[0]</td></tr>

<tr><td>BRAMDSOCMRDDBUS[7]</td><td>in</td><td>CELL_N[0].IMUX_IMUX[7]</td></tr>

<tr><td>BRAMDSOCMRDDBUS[6]</td><td>in</td><td>CELL_N[0].IMUX_IMUX[6]</td></tr>

<tr><td>BRAMDSOCMRDDBUS[5]</td><td>in</td><td>CELL_N[0].IMUX_IMUX[5]</td></tr>

<tr><td>BRAMDSOCMRDDBUS[4]</td><td>in</td><td>CELL_N[0].IMUX_IMUX[4]</td></tr>

<tr><td>BRAMDSOCMRDDBUS[3]</td><td>in</td><td>CELL_N[0].IMUX_IMUX[3]</td></tr>

<tr><td>BRAMDSOCMRDDBUS[2]</td><td>in</td><td>CELL_N[0].IMUX_IMUX[2]</td></tr>

<tr><td>BRAMDSOCMRDDBUS[1]</td><td>in</td><td>CELL_N[0].IMUX_IMUX[1]</td></tr>

<tr><td>BRAMDSOCMRDDBUS[0]</td><td>in</td><td>CELL_N[0].IMUX_IMUX[0]</td></tr>

<tr><td>DSARCVALUE[7]</td><td>in</td><td>~CELL_N[0].IMUX_SR_OPTINV[3]</td></tr>

<tr><td>DSARCVALUE[6]</td><td>in</td><td>~CELL_N[0].IMUX_SR_OPTINV[2]</td></tr>

<tr><td>DSARCVALUE[5]</td><td>in</td><td>~CELL_N[0].IMUX_SR_OPTINV[1]</td></tr>

<tr><td>DSARCVALUE[4]</td><td>in</td><td>~CELL_N[0].IMUX_SR_OPTINV[0]</td></tr>

<tr><td>DSARCVALUE[3]</td><td>in</td><td>~CELL_N[0].IMUX_CE_OPTINV[3]</td></tr>

<tr><td>DSARCVALUE[2]</td><td>in</td><td>~CELL_N[0].IMUX_CE_OPTINV[2]</td></tr>

<tr><td>DSARCVALUE[1]</td><td>in</td><td>~CELL_N[0].IMUX_CE_OPTINV[1]</td></tr>

<tr><td>DSARCVALUE[0]</td><td>in</td><td>~CELL_N[0].IMUX_CE_OPTINV[0]</td></tr>

<tr><td>DSCNTLVALUE[7]</td><td>in</td><td>~CELL_N[1].IMUX_SR_OPTINV[3]</td></tr>

<tr><td>DSCNTLVALUE[6]</td><td>in</td><td>~CELL_N[1].IMUX_SR_OPTINV[2]</td></tr>

<tr><td>DSCNTLVALUE[5]</td><td>in</td><td>~CELL_N[1].IMUX_SR_OPTINV[1]</td></tr>

<tr><td>DSCNTLVALUE[4]</td><td>in</td><td>~CELL_N[1].IMUX_SR_OPTINV[0]</td></tr>

<tr><td>DSCNTLVALUE[3]</td><td>in</td><td>~CELL_N[1].IMUX_CE_OPTINV[3]</td></tr>

<tr><td>DSCNTLVALUE[2]</td><td>in</td><td>~CELL_N[1].IMUX_CE_OPTINV[2]</td></tr>

<tr><td>DSCNTLVALUE[1]</td><td>in</td><td>~CELL_N[1].IMUX_CE_OPTINV[1]</td></tr>

<tr><td>DSCNTLVALUE[0]</td><td>in</td><td>~CELL_N[1].IMUX_CE_OPTINV[0]</td></tr>

<tr><td>DSOCMRWCOMPLETE</td><td>in</td><td>CELL_N[2].IMUX_IMUX[7]</td></tr>

<tr><td>TSTC405DSOCMABORTOPI</td><td>in</td><td>CELL_E[15].IMUX_IMUX[15]</td></tr>

<tr><td>TSTC405DSOCMABORTREQI</td><td>in</td><td>CELL_E[15].IMUX_IMUX[14]</td></tr>

<tr><td>TSTC405DSOCMABUSI[29]</td><td>in</td><td>CELL_E[15].IMUX_IMUX[9]</td></tr>

<tr><td>TSTC405DSOCMABUSI[28]</td><td>in</td><td>CELL_E[15].IMUX_IMUX[8]</td></tr>

<tr><td>TSTC405DSOCMABUSI[27]</td><td>in</td><td>CELL_E[17].IMUX_IMUX[11]</td></tr>

<tr><td>TSTC405DSOCMABUSI[26]</td><td>in</td><td>CELL_E[17].IMUX_IMUX[10]</td></tr>

<tr><td>TSTC405DSOCMABUSI[25]</td><td>in</td><td>CELL_E[17].IMUX_IMUX[9]</td></tr>

<tr><td>TSTC405DSOCMABUSI[24]</td><td>in</td><td>CELL_E[17].IMUX_IMUX[8]</td></tr>

<tr><td>TSTC405DSOCMABUSI[23]</td><td>in</td><td>CELL_E[18].IMUX_IMUX[11]</td></tr>

<tr><td>TSTC405DSOCMABUSI[22]</td><td>in</td><td>CELL_E[18].IMUX_IMUX[10]</td></tr>

<tr><td>TSTC405DSOCMABUSI[21]</td><td>in</td><td>CELL_E[18].IMUX_IMUX[9]</td></tr>

<tr><td>TSTC405DSOCMABUSI[20]</td><td>in</td><td>CELL_E[18].IMUX_IMUX[8]</td></tr>

<tr><td>TSTC405DSOCMABUSI[19]</td><td>in</td><td>CELL_E[19].IMUX_IMUX[11]</td></tr>

<tr><td>TSTC405DSOCMABUSI[18]</td><td>in</td><td>CELL_E[19].IMUX_IMUX[10]</td></tr>

<tr><td>TSTC405DSOCMABUSI[17]</td><td>in</td><td>CELL_E[19].IMUX_IMUX[9]</td></tr>

<tr><td>TSTC405DSOCMABUSI[16]</td><td>in</td><td>CELL_E[19].IMUX_IMUX[8]</td></tr>

<tr><td>TSTC405DSOCMABUSI[15]</td><td>in</td><td>CELL_W[11].IMUX_IMUX[8]</td></tr>

<tr><td>TSTC405DSOCMABUSI[14]</td><td>in</td><td>CELL_W[11].IMUX_IMUX[7]</td></tr>

<tr><td>TSTC405DSOCMABUSI[13]</td><td>in</td><td>CELL_W[11].IMUX_IMUX[6]</td></tr>

<tr><td>TSTC405DSOCMABUSI[12]</td><td>in</td><td>CELL_W[11].IMUX_IMUX[5]</td></tr>

<tr><td>TSTC405DSOCMABUSI[11]</td><td>in</td><td>CELL_W[12].IMUX_IMUX[11]</td></tr>

<tr><td>TSTC405DSOCMABUSI[10]</td><td>in</td><td>CELL_W[12].IMUX_IMUX[10]</td></tr>

<tr><td>TSTC405DSOCMABUSI[9]</td><td>in</td><td>CELL_W[12].IMUX_IMUX[9]</td></tr>

<tr><td>TSTC405DSOCMABUSI[8]</td><td>in</td><td>CELL_W[12].IMUX_IMUX[8]</td></tr>

<tr><td>TSTC405DSOCMABUSI[7]</td><td>in</td><td>CELL_W[13].IMUX_IMUX[11]</td></tr>

<tr><td>TSTC405DSOCMABUSI[6]</td><td>in</td><td>CELL_W[13].IMUX_IMUX[10]</td></tr>

<tr><td>TSTC405DSOCMABUSI[5]</td><td>in</td><td>CELL_W[13].IMUX_IMUX[9]</td></tr>

<tr><td>TSTC405DSOCMABUSI[4]</td><td>in</td><td>CELL_W[13].IMUX_IMUX[8]</td></tr>

<tr><td>TSTC405DSOCMABUSI[3]</td><td>in</td><td>CELL_W[14].IMUX_IMUX[14]</td></tr>

<tr><td>TSTC405DSOCMABUSI[2]</td><td>in</td><td>CELL_W[14].IMUX_IMUX[13]</td></tr>

<tr><td>TSTC405DSOCMABUSI[1]</td><td>in</td><td>CELL_W[14].IMUX_IMUX[12]</td></tr>

<tr><td>TSTC405DSOCMABUSI[0]</td><td>in</td><td>CELL_W[14].IMUX_IMUX[11]</td></tr>

<tr><td>TSTC405DSOCMBYTEENI[3]</td><td>in</td><td>CELL_E[15].IMUX_IMUX[13]</td></tr>

<tr><td>TSTC405DSOCMBYTEENI[2]</td><td>in</td><td>CELL_E[15].IMUX_IMUX[12]</td></tr>

<tr><td>TSTC405DSOCMBYTEENI[1]</td><td>in</td><td>CELL_E[15].IMUX_IMUX[11]</td></tr>

<tr><td>TSTC405DSOCMBYTEENI[0]</td><td>in</td><td>CELL_E[15].IMUX_IMUX[10]</td></tr>

<tr><td>TSTC405DSOCMLOADREQI</td><td>in</td><td>CELL_E[19].IMUX_IMUX[12]</td></tr>

<tr><td>TSTC405DSOCMSTOREREQI</td><td>in</td><td>CELL_E[19].IMUX_IMUX[13]</td></tr>

<tr><td>TSTC405DSOCMWAITI</td><td>in</td><td>CELL_E[19].IMUX_IMUX[14]</td></tr>

<tr><td>TSTC405DSOCMWRDBUSI[31]</td><td>in</td><td>CELL_E[15].IMUX_IMUX[19]</td></tr>

<tr><td>TSTC405DSOCMWRDBUSI[30]</td><td>in</td><td>CELL_E[15].IMUX_IMUX[18]</td></tr>

<tr><td>TSTC405DSOCMWRDBUSI[29]</td><td>in</td><td>CELL_E[15].IMUX_IMUX[17]</td></tr>

<tr><td>TSTC405DSOCMWRDBUSI[28]</td><td>in</td><td>CELL_E[15].IMUX_IMUX[16]</td></tr>

<tr><td>TSTC405DSOCMWRDBUSI[27]</td><td>in</td><td>CELL_E[17].IMUX_IMUX[19]</td></tr>

<tr><td>TSTC405DSOCMWRDBUSI[26]</td><td>in</td><td>CELL_E[17].IMUX_IMUX[18]</td></tr>

<tr><td>TSTC405DSOCMWRDBUSI[25]</td><td>in</td><td>CELL_E[17].IMUX_IMUX[17]</td></tr>

<tr><td>TSTC405DSOCMWRDBUSI[24]</td><td>in</td><td>CELL_E[17].IMUX_IMUX[16]</td></tr>

<tr><td>TSTC405DSOCMWRDBUSI[23]</td><td>in</td><td>CELL_E[18].IMUX_IMUX[19]</td></tr>

<tr><td>TSTC405DSOCMWRDBUSI[22]</td><td>in</td><td>CELL_E[18].IMUX_IMUX[18]</td></tr>

<tr><td>TSTC405DSOCMWRDBUSI[21]</td><td>in</td><td>CELL_E[18].IMUX_IMUX[17]</td></tr>

<tr><td>TSTC405DSOCMWRDBUSI[20]</td><td>in</td><td>CELL_E[18].IMUX_IMUX[16]</td></tr>

<tr><td>TSTC405DSOCMWRDBUSI[19]</td><td>in</td><td>CELL_E[19].IMUX_IMUX[19]</td></tr>

<tr><td>TSTC405DSOCMWRDBUSI[18]</td><td>in</td><td>CELL_E[19].IMUX_IMUX[18]</td></tr>

<tr><td>TSTC405DSOCMWRDBUSI[17]</td><td>in</td><td>CELL_E[19].IMUX_IMUX[17]</td></tr>

<tr><td>TSTC405DSOCMWRDBUSI[16]</td><td>in</td><td>CELL_E[19].IMUX_IMUX[16]</td></tr>

<tr><td>TSTC405DSOCMWRDBUSI[15]</td><td>in</td><td>CELL_E[20].IMUX_IMUX[19]</td></tr>

<tr><td>TSTC405DSOCMWRDBUSI[14]</td><td>in</td><td>CELL_E[20].IMUX_IMUX[18]</td></tr>

<tr><td>TSTC405DSOCMWRDBUSI[13]</td><td>in</td><td>CELL_E[20].IMUX_IMUX[17]</td></tr>

<tr><td>TSTC405DSOCMWRDBUSI[12]</td><td>in</td><td>CELL_E[20].IMUX_IMUX[16]</td></tr>

<tr><td>TSTC405DSOCMWRDBUSI[11]</td><td>in</td><td>CELL_E[21].IMUX_IMUX[19]</td></tr>

<tr><td>TSTC405DSOCMWRDBUSI[10]</td><td>in</td><td>CELL_E[21].IMUX_IMUX[18]</td></tr>

<tr><td>TSTC405DSOCMWRDBUSI[9]</td><td>in</td><td>CELL_E[21].IMUX_IMUX[17]</td></tr>

<tr><td>TSTC405DSOCMWRDBUSI[8]</td><td>in</td><td>CELL_E[21].IMUX_IMUX[16]</td></tr>

<tr><td>TSTC405DSOCMWRDBUSI[7]</td><td>in</td><td>CELL_E[22].IMUX_IMUX[19]</td></tr>

<tr><td>TSTC405DSOCMWRDBUSI[6]</td><td>in</td><td>CELL_E[22].IMUX_IMUX[18]</td></tr>

<tr><td>TSTC405DSOCMWRDBUSI[5]</td><td>in</td><td>CELL_E[22].IMUX_IMUX[17]</td></tr>

<tr><td>TSTC405DSOCMWRDBUSI[4]</td><td>in</td><td>CELL_E[22].IMUX_IMUX[16]</td></tr>

<tr><td>TSTC405DSOCMWRDBUSI[3]</td><td>in</td><td>CELL_E[23].IMUX_IMUX[15]</td></tr>

<tr><td>TSTC405DSOCMWRDBUSI[2]</td><td>in</td><td>CELL_E[23].IMUX_IMUX[14]</td></tr>

<tr><td>TSTC405DSOCMWRDBUSI[1]</td><td>in</td><td>CELL_E[23].IMUX_IMUX[13]</td></tr>

<tr><td>TSTC405DSOCMWRDBUSI[0]</td><td>in</td><td>CELL_E[23].IMUX_IMUX[12]</td></tr>

<tr><td>TSTC405DSOCMXLTVALIDI</td><td>in</td><td>CELL_E[19].IMUX_IMUX[15]</td></tr>

<tr><td>TSTDSOCMC405COMPLETEI</td><td>in</td><td>CELL_N[2].IMUX_IMUX[10]</td></tr>

<tr><td>TSTDSOCMC405DISOPERANDFWDI</td><td>in</td><td>CELL_N[2].IMUX_IMUX[11]</td></tr>

<tr><td>TSTDSOCMC405HOLDI</td><td>in</td><td>CELL_N[3].IMUX_IMUX[13]</td></tr>

<tr><td>TSTDSOCMC405RDDBUSI[31]</td><td>in</td><td>CELL_N[0].IMUX_IMUX[15]</td></tr>

<tr><td>TSTDSOCMC405RDDBUSI[30]</td><td>in</td><td>CELL_N[0].IMUX_IMUX[14]</td></tr>

<tr><td>TSTDSOCMC405RDDBUSI[29]</td><td>in</td><td>CELL_N[0].IMUX_IMUX[13]</td></tr>

<tr><td>TSTDSOCMC405RDDBUSI[28]</td><td>in</td><td>CELL_N[0].IMUX_IMUX[12]</td></tr>

<tr><td>TSTDSOCMC405RDDBUSI[27]</td><td>in</td><td>CELL_N[0].IMUX_IMUX[19]</td></tr>

<tr><td>TSTDSOCMC405RDDBUSI[26]</td><td>in</td><td>CELL_N[0].IMUX_IMUX[18]</td></tr>

<tr><td>TSTDSOCMC405RDDBUSI[25]</td><td>in</td><td>CELL_N[0].IMUX_IMUX[17]</td></tr>

<tr><td>TSTDSOCMC405RDDBUSI[24]</td><td>in</td><td>CELL_N[0].IMUX_IMUX[16]</td></tr>

<tr><td>TSTDSOCMC405RDDBUSI[23]</td><td>in</td><td>CELL_N[1].IMUX_IMUX[19]</td></tr>

<tr><td>TSTDSOCMC405RDDBUSI[22]</td><td>in</td><td>CELL_N[1].IMUX_IMUX[18]</td></tr>

<tr><td>TSTDSOCMC405RDDBUSI[21]</td><td>in</td><td>CELL_N[1].IMUX_IMUX[17]</td></tr>

<tr><td>TSTDSOCMC405RDDBUSI[20]</td><td>in</td><td>CELL_N[1].IMUX_IMUX[16]</td></tr>

<tr><td>TSTDSOCMC405RDDBUSI[19]</td><td>in</td><td>CELL_N[2].IMUX_IMUX[19]</td></tr>

<tr><td>TSTDSOCMC405RDDBUSI[18]</td><td>in</td><td>CELL_N[2].IMUX_IMUX[18]</td></tr>

<tr><td>TSTDSOCMC405RDDBUSI[17]</td><td>in</td><td>CELL_N[2].IMUX_IMUX[17]</td></tr>

<tr><td>TSTDSOCMC405RDDBUSI[16]</td><td>in</td><td>CELL_N[2].IMUX_IMUX[16]</td></tr>

<tr><td>TSTDSOCMC405RDDBUSI[15]</td><td>in</td><td>CELL_N[3].IMUX_IMUX[19]</td></tr>

<tr><td>TSTDSOCMC405RDDBUSI[14]</td><td>in</td><td>CELL_N[3].IMUX_IMUX[18]</td></tr>

<tr><td>TSTDSOCMC405RDDBUSI[13]</td><td>in</td><td>CELL_N[3].IMUX_IMUX[17]</td></tr>

<tr><td>TSTDSOCMC405RDDBUSI[12]</td><td>in</td><td>CELL_N[3].IMUX_IMUX[16]</td></tr>

<tr><td>TSTDSOCMC405RDDBUSI[11]</td><td>in</td><td>CELL_N[4].IMUX_IMUX[19]</td></tr>

<tr><td>TSTDSOCMC405RDDBUSI[10]</td><td>in</td><td>CELL_N[4].IMUX_IMUX[18]</td></tr>

<tr><td>TSTDSOCMC405RDDBUSI[9]</td><td>in</td><td>CELL_N[4].IMUX_IMUX[17]</td></tr>

<tr><td>TSTDSOCMC405RDDBUSI[8]</td><td>in</td><td>CELL_N[4].IMUX_IMUX[16]</td></tr>

<tr><td>TSTDSOCMC405RDDBUSI[7]</td><td>in</td><td>CELL_N[5].IMUX_IMUX[19]</td></tr>

<tr><td>TSTDSOCMC405RDDBUSI[6]</td><td>in</td><td>CELL_N[5].IMUX_IMUX[18]</td></tr>

<tr><td>TSTDSOCMC405RDDBUSI[5]</td><td>in</td><td>CELL_N[5].IMUX_IMUX[17]</td></tr>

<tr><td>TSTDSOCMC405RDDBUSI[4]</td><td>in</td><td>CELL_N[5].IMUX_IMUX[16]</td></tr>

<tr><td>TSTDSOCMC405RDDBUSI[3]</td><td>in</td><td>CELL_N[6].IMUX_IMUX[19]</td></tr>

<tr><td>TSTDSOCMC405RDDBUSI[2]</td><td>in</td><td>CELL_N[6].IMUX_IMUX[18]</td></tr>

<tr><td>TSTDSOCMC405RDDBUSI[1]</td><td>in</td><td>CELL_N[6].IMUX_IMUX[17]</td></tr>

<tr><td>TSTDSOCMC405RDDBUSI[0]</td><td>in</td><td>CELL_N[6].IMUX_IMUX[16]</td></tr>

<tr><td>BRAMISOCMCLK</td><td>in</td><td>~CELL_S[6].IMUX_CLK_OPTINV[0]</td></tr>

<tr><td>BRAMISOCMDCRRDDBUS[31]</td><td>in</td><td>CELL_S[1].IMUX_IMUX[15]</td></tr>

<tr><td>BRAMISOCMDCRRDDBUS[30]</td><td>in</td><td>CELL_S[1].IMUX_IMUX[14]</td></tr>

<tr><td>BRAMISOCMDCRRDDBUS[29]</td><td>in</td><td>CELL_S[1].IMUX_IMUX[13]</td></tr>

<tr><td>BRAMISOCMDCRRDDBUS[28]</td><td>in</td><td>CELL_S[1].IMUX_IMUX[12]</td></tr>

<tr><td>BRAMISOCMDCRRDDBUS[27]</td><td>in</td><td>CELL_S[2].IMUX_IMUX[15]</td></tr>

<tr><td>BRAMISOCMDCRRDDBUS[26]</td><td>in</td><td>CELL_S[2].IMUX_IMUX[14]</td></tr>

<tr><td>BRAMISOCMDCRRDDBUS[25]</td><td>in</td><td>CELL_S[2].IMUX_IMUX[13]</td></tr>

<tr><td>BRAMISOCMDCRRDDBUS[24]</td><td>in</td><td>CELL_S[2].IMUX_IMUX[12]</td></tr>

<tr><td>BRAMISOCMDCRRDDBUS[23]</td><td>in</td><td>CELL_S[2].IMUX_IMUX[11]</td></tr>

<tr><td>BRAMISOCMDCRRDDBUS[22]</td><td>in</td><td>CELL_S[2].IMUX_IMUX[10]</td></tr>

<tr><td>BRAMISOCMDCRRDDBUS[21]</td><td>in</td><td>CELL_S[2].IMUX_IMUX[9]</td></tr>

<tr><td>BRAMISOCMDCRRDDBUS[20]</td><td>in</td><td>CELL_S[2].IMUX_IMUX[8]</td></tr>

<tr><td>BRAMISOCMDCRRDDBUS[19]</td><td>in</td><td>CELL_S[3].IMUX_IMUX[15]</td></tr>

<tr><td>BRAMISOCMDCRRDDBUS[18]</td><td>in</td><td>CELL_S[3].IMUX_IMUX[14]</td></tr>

<tr><td>BRAMISOCMDCRRDDBUS[17]</td><td>in</td><td>CELL_S[3].IMUX_IMUX[13]</td></tr>

<tr><td>BRAMISOCMDCRRDDBUS[16]</td><td>in</td><td>CELL_S[3].IMUX_IMUX[12]</td></tr>

<tr><td>BRAMISOCMDCRRDDBUS[15]</td><td>in</td><td>CELL_S[3].IMUX_IMUX[11]</td></tr>

<tr><td>BRAMISOCMDCRRDDBUS[14]</td><td>in</td><td>CELL_S[3].IMUX_IMUX[10]</td></tr>

<tr><td>BRAMISOCMDCRRDDBUS[13]</td><td>in</td><td>CELL_S[3].IMUX_IMUX[9]</td></tr>

<tr><td>BRAMISOCMDCRRDDBUS[12]</td><td>in</td><td>CELL_S[3].IMUX_IMUX[8]</td></tr>

<tr><td>BRAMISOCMDCRRDDBUS[11]</td><td>in</td><td>CELL_S[4].IMUX_IMUX[11]</td></tr>

<tr><td>BRAMISOCMDCRRDDBUS[10]</td><td>in</td><td>CELL_S[4].IMUX_IMUX[10]</td></tr>

<tr><td>BRAMISOCMDCRRDDBUS[9]</td><td>in</td><td>CELL_S[4].IMUX_IMUX[9]</td></tr>

<tr><td>BRAMISOCMDCRRDDBUS[8]</td><td>in</td><td>CELL_S[4].IMUX_IMUX[8]</td></tr>

<tr><td>BRAMISOCMDCRRDDBUS[7]</td><td>in</td><td>CELL_S[5].IMUX_IMUX[13]</td></tr>

<tr><td>BRAMISOCMDCRRDDBUS[6]</td><td>in</td><td>CELL_S[5].IMUX_IMUX[12]</td></tr>

<tr><td>BRAMISOCMDCRRDDBUS[5]</td><td>in</td><td>CELL_S[5].IMUX_IMUX[11]</td></tr>

<tr><td>BRAMISOCMDCRRDDBUS[4]</td><td>in</td><td>CELL_S[5].IMUX_IMUX[10]</td></tr>

<tr><td>BRAMISOCMDCRRDDBUS[3]</td><td>in</td><td>CELL_S[6].IMUX_IMUX[15]</td></tr>

<tr><td>BRAMISOCMDCRRDDBUS[2]</td><td>in</td><td>CELL_S[6].IMUX_IMUX[14]</td></tr>

<tr><td>BRAMISOCMDCRRDDBUS[1]</td><td>in</td><td>CELL_S[6].IMUX_IMUX[13]</td></tr>

<tr><td>BRAMISOCMDCRRDDBUS[0]</td><td>in</td><td>CELL_S[6].IMUX_IMUX[12]</td></tr>

<tr><td>BRAMISOCMRDDBUS[63]</td><td>in</td><td>CELL_S[1].IMUX_IMUX[11]</td></tr>

<tr><td>BRAMISOCMRDDBUS[62]</td><td>in</td><td>CELL_S[1].IMUX_IMUX[10]</td></tr>

<tr><td>BRAMISOCMRDDBUS[61]</td><td>in</td><td>CELL_S[1].IMUX_IMUX[9]</td></tr>

<tr><td>BRAMISOCMRDDBUS[60]</td><td>in</td><td>CELL_S[1].IMUX_IMUX[8]</td></tr>

<tr><td>BRAMISOCMRDDBUS[59]</td><td>in</td><td>CELL_S[0].IMUX_IMUX[7]</td></tr>

<tr><td>BRAMISOCMRDDBUS[58]</td><td>in</td><td>CELL_S[0].IMUX_IMUX[6]</td></tr>

<tr><td>BRAMISOCMRDDBUS[57]</td><td>in</td><td>CELL_S[0].IMUX_IMUX[5]</td></tr>

<tr><td>BRAMISOCMRDDBUS[56]</td><td>in</td><td>CELL_S[0].IMUX_IMUX[4]</td></tr>

<tr><td>BRAMISOCMRDDBUS[55]</td><td>in</td><td>CELL_S[1].IMUX_IMUX[7]</td></tr>

<tr><td>BRAMISOCMRDDBUS[54]</td><td>in</td><td>CELL_S[1].IMUX_IMUX[6]</td></tr>

<tr><td>BRAMISOCMRDDBUS[53]</td><td>in</td><td>CELL_S[1].IMUX_IMUX[5]</td></tr>

<tr><td>BRAMISOCMRDDBUS[52]</td><td>in</td><td>CELL_S[1].IMUX_IMUX[4]</td></tr>

<tr><td>BRAMISOCMRDDBUS[51]</td><td>in</td><td>CELL_S[2].IMUX_IMUX[7]</td></tr>

<tr><td>BRAMISOCMRDDBUS[50]</td><td>in</td><td>CELL_S[2].IMUX_IMUX[6]</td></tr>

<tr><td>BRAMISOCMRDDBUS[49]</td><td>in</td><td>CELL_S[2].IMUX_IMUX[5]</td></tr>

<tr><td>BRAMISOCMRDDBUS[48]</td><td>in</td><td>CELL_S[2].IMUX_IMUX[4]</td></tr>

<tr><td>BRAMISOCMRDDBUS[47]</td><td>in</td><td>CELL_S[0].IMUX_IMUX[11]</td></tr>

<tr><td>BRAMISOCMRDDBUS[46]</td><td>in</td><td>CELL_S[0].IMUX_IMUX[10]</td></tr>

<tr><td>BRAMISOCMRDDBUS[45]</td><td>in</td><td>CELL_S[0].IMUX_IMUX[9]</td></tr>

<tr><td>BRAMISOCMRDDBUS[44]</td><td>in</td><td>CELL_S[0].IMUX_IMUX[8]</td></tr>

<tr><td>BRAMISOCMRDDBUS[43]</td><td>in</td><td>CELL_S[0].IMUX_IMUX[3]</td></tr>

<tr><td>BRAMISOCMRDDBUS[42]</td><td>in</td><td>CELL_S[0].IMUX_IMUX[2]</td></tr>

<tr><td>BRAMISOCMRDDBUS[41]</td><td>in</td><td>CELL_S[0].IMUX_IMUX[1]</td></tr>

<tr><td>BRAMISOCMRDDBUS[40]</td><td>in</td><td>CELL_S[0].IMUX_IMUX[0]</td></tr>

<tr><td>BRAMISOCMRDDBUS[39]</td><td>in</td><td>CELL_S[1].IMUX_IMUX[3]</td></tr>

<tr><td>BRAMISOCMRDDBUS[38]</td><td>in</td><td>CELL_S[1].IMUX_IMUX[2]</td></tr>

<tr><td>BRAMISOCMRDDBUS[37]</td><td>in</td><td>CELL_S[1].IMUX_IMUX[1]</td></tr>

<tr><td>BRAMISOCMRDDBUS[36]</td><td>in</td><td>CELL_S[1].IMUX_IMUX[0]</td></tr>

<tr><td>BRAMISOCMRDDBUS[35]</td><td>in</td><td>CELL_S[2].IMUX_IMUX[3]</td></tr>

<tr><td>BRAMISOCMRDDBUS[34]</td><td>in</td><td>CELL_S[2].IMUX_IMUX[2]</td></tr>

<tr><td>BRAMISOCMRDDBUS[33]</td><td>in</td><td>CELL_S[2].IMUX_IMUX[1]</td></tr>

<tr><td>BRAMISOCMRDDBUS[32]</td><td>in</td><td>CELL_S[2].IMUX_IMUX[0]</td></tr>

<tr><td>BRAMISOCMRDDBUS[31]</td><td>in</td><td>CELL_S[3].IMUX_IMUX[7]</td></tr>

<tr><td>BRAMISOCMRDDBUS[30]</td><td>in</td><td>CELL_S[3].IMUX_IMUX[6]</td></tr>

<tr><td>BRAMISOCMRDDBUS[29]</td><td>in</td><td>CELL_S[3].IMUX_IMUX[5]</td></tr>

<tr><td>BRAMISOCMRDDBUS[28]</td><td>in</td><td>CELL_S[3].IMUX_IMUX[4]</td></tr>

<tr><td>BRAMISOCMRDDBUS[27]</td><td>in</td><td>CELL_S[4].IMUX_IMUX[7]</td></tr>

<tr><td>BRAMISOCMRDDBUS[26]</td><td>in</td><td>CELL_S[4].IMUX_IMUX[6]</td></tr>

<tr><td>BRAMISOCMRDDBUS[25]</td><td>in</td><td>CELL_S[4].IMUX_IMUX[5]</td></tr>

<tr><td>BRAMISOCMRDDBUS[24]</td><td>in</td><td>CELL_S[4].IMUX_IMUX[4]</td></tr>

<tr><td>BRAMISOCMRDDBUS[23]</td><td>in</td><td>CELL_S[5].IMUX_IMUX[7]</td></tr>

<tr><td>BRAMISOCMRDDBUS[22]</td><td>in</td><td>CELL_S[5].IMUX_IMUX[6]</td></tr>

<tr><td>BRAMISOCMRDDBUS[21]</td><td>in</td><td>CELL_S[5].IMUX_IMUX[5]</td></tr>

<tr><td>BRAMISOCMRDDBUS[20]</td><td>in</td><td>CELL_S[5].IMUX_IMUX[4]</td></tr>

<tr><td>BRAMISOCMRDDBUS[19]</td><td>in</td><td>CELL_S[6].IMUX_IMUX[7]</td></tr>

<tr><td>BRAMISOCMRDDBUS[18]</td><td>in</td><td>CELL_S[6].IMUX_IMUX[6]</td></tr>

<tr><td>BRAMISOCMRDDBUS[17]</td><td>in</td><td>CELL_S[6].IMUX_IMUX[5]</td></tr>

<tr><td>BRAMISOCMRDDBUS[16]</td><td>in</td><td>CELL_S[6].IMUX_IMUX[4]</td></tr>

<tr><td>BRAMISOCMRDDBUS[15]</td><td>in</td><td>CELL_S[3].IMUX_IMUX[3]</td></tr>

<tr><td>BRAMISOCMRDDBUS[14]</td><td>in</td><td>CELL_S[3].IMUX_IMUX[2]</td></tr>

<tr><td>BRAMISOCMRDDBUS[13]</td><td>in</td><td>CELL_S[3].IMUX_IMUX[1]</td></tr>

<tr><td>BRAMISOCMRDDBUS[12]</td><td>in</td><td>CELL_S[3].IMUX_IMUX[0]</td></tr>

<tr><td>BRAMISOCMRDDBUS[11]</td><td>in</td><td>CELL_S[4].IMUX_IMUX[3]</td></tr>

<tr><td>BRAMISOCMRDDBUS[10]</td><td>in</td><td>CELL_S[4].IMUX_IMUX[2]</td></tr>

<tr><td>BRAMISOCMRDDBUS[9]</td><td>in</td><td>CELL_S[4].IMUX_IMUX[1]</td></tr>

<tr><td>BRAMISOCMRDDBUS[8]</td><td>in</td><td>CELL_S[4].IMUX_IMUX[0]</td></tr>

<tr><td>BRAMISOCMRDDBUS[7]</td><td>in</td><td>CELL_S[5].IMUX_IMUX[3]</td></tr>

<tr><td>BRAMISOCMRDDBUS[6]</td><td>in</td><td>CELL_S[5].IMUX_IMUX[2]</td></tr>

<tr><td>BRAMISOCMRDDBUS[5]</td><td>in</td><td>CELL_S[5].IMUX_IMUX[1]</td></tr>

<tr><td>BRAMISOCMRDDBUS[4]</td><td>in</td><td>CELL_S[5].IMUX_IMUX[0]</td></tr>

<tr><td>BRAMISOCMRDDBUS[3]</td><td>in</td><td>CELL_S[6].IMUX_IMUX[3]</td></tr>

<tr><td>BRAMISOCMRDDBUS[2]</td><td>in</td><td>CELL_S[6].IMUX_IMUX[2]</td></tr>

<tr><td>BRAMISOCMRDDBUS[1]</td><td>in</td><td>CELL_S[6].IMUX_IMUX[1]</td></tr>

<tr><td>BRAMISOCMRDDBUS[0]</td><td>in</td><td>CELL_S[6].IMUX_IMUX[0]</td></tr>

<tr><td>ISARCVALUE[7]</td><td>in</td><td>~CELL_S[5].IMUX_SR_OPTINV[3]</td></tr>

<tr><td>ISARCVALUE[6]</td><td>in</td><td>~CELL_S[5].IMUX_SR_OPTINV[2]</td></tr>

<tr><td>ISARCVALUE[5]</td><td>in</td><td>~CELL_S[5].IMUX_SR_OPTINV[1]</td></tr>

<tr><td>ISARCVALUE[4]</td><td>in</td><td>~CELL_S[5].IMUX_SR_OPTINV[0]</td></tr>

<tr><td>ISARCVALUE[3]</td><td>in</td><td>~CELL_S[5].IMUX_CE_OPTINV[3]</td></tr>

<tr><td>ISARCVALUE[2]</td><td>in</td><td>~CELL_S[5].IMUX_CE_OPTINV[2]</td></tr>

<tr><td>ISARCVALUE[1]</td><td>in</td><td>~CELL_S[5].IMUX_CE_OPTINV[1]</td></tr>

<tr><td>ISARCVALUE[0]</td><td>in</td><td>~CELL_S[5].IMUX_CE_OPTINV[0]</td></tr>

<tr><td>ISCNTLVALUE[7]</td><td>in</td><td>~CELL_S[4].IMUX_SR_OPTINV[3]</td></tr>

<tr><td>ISCNTLVALUE[6]</td><td>in</td><td>~CELL_S[4].IMUX_SR_OPTINV[2]</td></tr>

<tr><td>ISCNTLVALUE[5]</td><td>in</td><td>~CELL_S[4].IMUX_SR_OPTINV[1]</td></tr>

<tr><td>ISCNTLVALUE[4]</td><td>in</td><td>~CELL_S[4].IMUX_SR_OPTINV[0]</td></tr>

<tr><td>ISCNTLVALUE[3]</td><td>in</td><td>~CELL_S[4].IMUX_CE_OPTINV[3]</td></tr>

<tr><td>ISCNTLVALUE[2]</td><td>in</td><td>~CELL_S[4].IMUX_CE_OPTINV[2]</td></tr>

<tr><td>ISCNTLVALUE[1]</td><td>in</td><td>~CELL_S[4].IMUX_CE_OPTINV[1]</td></tr>

<tr><td>ISCNTLVALUE[0]</td><td>in</td><td>~CELL_S[4].IMUX_CE_OPTINV[0]</td></tr>

<tr><td>TSTC405ISOCMABORTI</td><td>in</td><td>CELL_E[0].IMUX_IMUX[17]</td></tr>

<tr><td>TSTC405ISOCMABUSI[29]</td><td>in</td><td>CELL_W[8].IMUX_IMUX[17]</td></tr>

<tr><td>TSTC405ISOCMABUSI[28]</td><td>in</td><td>CELL_W[8].IMUX_IMUX[16]</td></tr>

<tr><td>TSTC405ISOCMABUSI[27]</td><td>in</td><td>CELL_W[8].IMUX_IMUX[15]</td></tr>

<tr><td>TSTC405ISOCMABUSI[26]</td><td>in</td><td>CELL_W[8].IMUX_IMUX[14]</td></tr>

<tr><td>TSTC405ISOCMABUSI[25]</td><td>in</td><td>CELL_W[8].IMUX_IMUX[13]</td></tr>

<tr><td>TSTC405ISOCMABUSI[24]</td><td>in</td><td>CELL_W[9].IMUX_IMUX[19]</td></tr>

<tr><td>TSTC405ISOCMABUSI[23]</td><td>in</td><td>CELL_W[9].IMUX_IMUX[18]</td></tr>

<tr><td>TSTC405ISOCMABUSI[22]</td><td>in</td><td>CELL_W[9].IMUX_IMUX[17]</td></tr>

<tr><td>TSTC405ISOCMABUSI[21]</td><td>in</td><td>CELL_W[9].IMUX_IMUX[16]</td></tr>

<tr><td>TSTC405ISOCMABUSI[20]</td><td>in</td><td>CELL_W[9].IMUX_IMUX[15]</td></tr>

<tr><td>TSTC405ISOCMABUSI[19]</td><td>in</td><td>CELL_W[10].IMUX_IMUX[19]</td></tr>

<tr><td>TSTC405ISOCMABUSI[18]</td><td>in</td><td>CELL_W[10].IMUX_IMUX[18]</td></tr>

<tr><td>TSTC405ISOCMABUSI[17]</td><td>in</td><td>CELL_W[10].IMUX_IMUX[17]</td></tr>

<tr><td>TSTC405ISOCMABUSI[16]</td><td>in</td><td>CELL_W[10].IMUX_IMUX[16]</td></tr>

<tr><td>TSTC405ISOCMABUSI[15]</td><td>in</td><td>CELL_W[11].IMUX_IMUX[14]</td></tr>

<tr><td>TSTC405ISOCMABUSI[14]</td><td>in</td><td>CELL_W[11].IMUX_IMUX[13]</td></tr>

<tr><td>TSTC405ISOCMABUSI[13]</td><td>in</td><td>CELL_W[11].IMUX_IMUX[12]</td></tr>

<tr><td>TSTC405ISOCMABUSI[12]</td><td>in</td><td>CELL_W[11].IMUX_IMUX[11]</td></tr>

<tr><td>TSTC405ISOCMABUSI[11]</td><td>in</td><td>CELL_W[12].IMUX_IMUX[15]</td></tr>

<tr><td>TSTC405ISOCMABUSI[10]</td><td>in</td><td>CELL_W[12].IMUX_IMUX[14]</td></tr>

<tr><td>TSTC405ISOCMABUSI[9]</td><td>in</td><td>CELL_W[12].IMUX_IMUX[13]</td></tr>

<tr><td>TSTC405ISOCMABUSI[8]</td><td>in</td><td>CELL_W[12].IMUX_IMUX[12]</td></tr>

<tr><td>TSTC405ISOCMABUSI[7]</td><td>in</td><td>CELL_W[13].IMUX_IMUX[15]</td></tr>

<tr><td>TSTC405ISOCMABUSI[6]</td><td>in</td><td>CELL_W[13].IMUX_IMUX[14]</td></tr>

<tr><td>TSTC405ISOCMABUSI[5]</td><td>in</td><td>CELL_W[13].IMUX_IMUX[13]</td></tr>

<tr><td>TSTC405ISOCMABUSI[4]</td><td>in</td><td>CELL_W[13].IMUX_IMUX[12]</td></tr>

<tr><td>TSTC405ISOCMABUSI[3]</td><td>in</td><td>CELL_W[14].IMUX_IMUX[18]</td></tr>

<tr><td>TSTC405ISOCMABUSI[2]</td><td>in</td><td>CELL_W[14].IMUX_IMUX[17]</td></tr>

<tr><td>TSTC405ISOCMABUSI[1]</td><td>in</td><td>CELL_W[14].IMUX_IMUX[16]</td></tr>

<tr><td>TSTC405ISOCMABUSI[0]</td><td>in</td><td>CELL_W[14].IMUX_IMUX[15]</td></tr>

<tr><td>TSTC405ISOCMICUREADYI</td><td>in</td><td>CELL_E[0].IMUX_IMUX[15]</td></tr>

<tr><td>TSTC405ISOCMREQPENDINGI</td><td>in</td><td>CELL_E[0].IMUX_IMUX[14]</td></tr>

<tr><td>TSTC405ISOCMXLTVALIDI</td><td>in</td><td>CELL_E[0].IMUX_IMUX[16]</td></tr>

<tr><td>TSTISOCMC405HOLDI</td><td>in</td><td>CELL_S[5].IMUX_IMUX[14]</td></tr>

<tr><td>TSTISOCMC405RDDVALIDI[1]</td><td>in</td><td>CELL_S[4].IMUX_IMUX[17]</td></tr>

<tr><td>TSTISOCMC405RDDVALIDI[0]</td><td>in</td><td>CELL_S[4].IMUX_IMUX[16]</td></tr>

<tr><td>TSTISOCMC405READDATAOUTI[63]</td><td>in</td><td>CELL_S[0].IMUX_IMUX[15]</td></tr>

<tr><td>TSTISOCMC405READDATAOUTI[62]</td><td>in</td><td>CELL_S[0].IMUX_IMUX[14]</td></tr>

<tr><td>TSTISOCMC405READDATAOUTI[61]</td><td>in</td><td>CELL_S[0].IMUX_IMUX[13]</td></tr>

<tr><td>TSTISOCMC405READDATAOUTI[60]</td><td>in</td><td>CELL_S[0].IMUX_IMUX[12]</td></tr>

<tr><td>TSTISOCMC405READDATAOUTI[59]</td><td>in</td><td>CELL_S[0].IMUX_IMUX[19]</td></tr>

<tr><td>TSTISOCMC405READDATAOUTI[58]</td><td>in</td><td>CELL_S[0].IMUX_IMUX[18]</td></tr>

<tr><td>TSTISOCMC405READDATAOUTI[57]</td><td>in</td><td>CELL_S[0].IMUX_IMUX[17]</td></tr>

<tr><td>TSTISOCMC405READDATAOUTI[56]</td><td>in</td><td>CELL_S[0].IMUX_IMUX[16]</td></tr>

<tr><td>TSTISOCMC405READDATAOUTI[55]</td><td>in</td><td>CELL_S[1].IMUX_IMUX[19]</td></tr>

<tr><td>TSTISOCMC405READDATAOUTI[54]</td><td>in</td><td>CELL_S[1].IMUX_IMUX[18]</td></tr>

<tr><td>TSTISOCMC405READDATAOUTI[53]</td><td>in</td><td>CELL_S[1].IMUX_IMUX[17]</td></tr>

<tr><td>TSTISOCMC405READDATAOUTI[52]</td><td>in</td><td>CELL_S[1].IMUX_IMUX[16]</td></tr>

<tr><td>TSTISOCMC405READDATAOUTI[51]</td><td>in</td><td>CELL_S[2].IMUX_IMUX[19]</td></tr>

<tr><td>TSTISOCMC405READDATAOUTI[50]</td><td>in</td><td>CELL_S[2].IMUX_IMUX[18]</td></tr>

<tr><td>TSTISOCMC405READDATAOUTI[49]</td><td>in</td><td>CELL_S[2].IMUX_IMUX[17]</td></tr>

<tr><td>TSTISOCMC405READDATAOUTI[48]</td><td>in</td><td>CELL_S[2].IMUX_IMUX[16]</td></tr>

<tr><td>TSTISOCMC405READDATAOUTI[47]</td><td>in</td><td>CELL_S[3].IMUX_IMUX[19]</td></tr>

<tr><td>TSTISOCMC405READDATAOUTI[46]</td><td>in</td><td>CELL_S[3].IMUX_IMUX[18]</td></tr>

<tr><td>TSTISOCMC405READDATAOUTI[45]</td><td>in</td><td>CELL_S[3].IMUX_IMUX[17]</td></tr>

<tr><td>TSTISOCMC405READDATAOUTI[44]</td><td>in</td><td>CELL_S[3].IMUX_IMUX[16]</td></tr>

<tr><td>TSTISOCMC405READDATAOUTI[43]</td><td>in</td><td>CELL_S[4].IMUX_IMUX[15]</td></tr>

<tr><td>TSTISOCMC405READDATAOUTI[42]</td><td>in</td><td>CELL_S[4].IMUX_IMUX[14]</td></tr>

<tr><td>TSTISOCMC405READDATAOUTI[41]</td><td>in</td><td>CELL_S[4].IMUX_IMUX[13]</td></tr>

<tr><td>TSTISOCMC405READDATAOUTI[40]</td><td>in</td><td>CELL_S[4].IMUX_IMUX[12]</td></tr>

<tr><td>TSTISOCMC405READDATAOUTI[39]</td><td>in</td><td>CELL_S[5].IMUX_IMUX[18]</td></tr>

<tr><td>TSTISOCMC405READDATAOUTI[38]</td><td>in</td><td>CELL_S[5].IMUX_IMUX[17]</td></tr>

<tr><td>TSTISOCMC405READDATAOUTI[37]</td><td>in</td><td>CELL_S[5].IMUX_IMUX[16]</td></tr>

<tr><td>TSTISOCMC405READDATAOUTI[36]</td><td>in</td><td>CELL_S[5].IMUX_IMUX[15]</td></tr>

<tr><td>TSTISOCMC405READDATAOUTI[35]</td><td>in</td><td>CELL_S[6].IMUX_IMUX[19]</td></tr>

<tr><td>TSTISOCMC405READDATAOUTI[34]</td><td>in</td><td>CELL_S[6].IMUX_IMUX[18]</td></tr>

<tr><td>TSTISOCMC405READDATAOUTI[33]</td><td>in</td><td>CELL_S[6].IMUX_IMUX[17]</td></tr>

<tr><td>TSTISOCMC405READDATAOUTI[32]</td><td>in</td><td>CELL_S[6].IMUX_IMUX[16]</td></tr>

<tr><td>TSTISOCMC405READDATAOUTI[31]</td><td>in</td><td>CELL_W[0].IMUX_IMUX[19]</td></tr>

<tr><td>TSTISOCMC405READDATAOUTI[30]</td><td>in</td><td>CELL_W[0].IMUX_IMUX[18]</td></tr>

<tr><td>TSTISOCMC405READDATAOUTI[29]</td><td>in</td><td>CELL_W[0].IMUX_IMUX[17]</td></tr>

<tr><td>TSTISOCMC405READDATAOUTI[28]</td><td>in</td><td>CELL_W[0].IMUX_IMUX[16]</td></tr>

<tr><td>TSTISOCMC405READDATAOUTI[27]</td><td>in</td><td>CELL_W[1].IMUX_IMUX[19]</td></tr>

<tr><td>TSTISOCMC405READDATAOUTI[26]</td><td>in</td><td>CELL_W[1].IMUX_IMUX[18]</td></tr>

<tr><td>TSTISOCMC405READDATAOUTI[25]</td><td>in</td><td>CELL_W[1].IMUX_IMUX[17]</td></tr>

<tr><td>TSTISOCMC405READDATAOUTI[24]</td><td>in</td><td>CELL_W[1].IMUX_IMUX[16]</td></tr>

<tr><td>TSTISOCMC405READDATAOUTI[23]</td><td>in</td><td>CELL_W[2].IMUX_IMUX[19]</td></tr>

<tr><td>TSTISOCMC405READDATAOUTI[22]</td><td>in</td><td>CELL_W[2].IMUX_IMUX[18]</td></tr>

<tr><td>TSTISOCMC405READDATAOUTI[21]</td><td>in</td><td>CELL_W[2].IMUX_IMUX[17]</td></tr>

<tr><td>TSTISOCMC405READDATAOUTI[20]</td><td>in</td><td>CELL_W[2].IMUX_IMUX[16]</td></tr>

<tr><td>TSTISOCMC405READDATAOUTI[19]</td><td>in</td><td>CELL_W[3].IMUX_IMUX[18]</td></tr>

<tr><td>TSTISOCMC405READDATAOUTI[18]</td><td>in</td><td>CELL_W[3].IMUX_IMUX[17]</td></tr>

<tr><td>TSTISOCMC405READDATAOUTI[17]</td><td>in</td><td>CELL_W[3].IMUX_IMUX[16]</td></tr>

<tr><td>TSTISOCMC405READDATAOUTI[16]</td><td>in</td><td>CELL_W[3].IMUX_IMUX[15]</td></tr>

<tr><td>TSTISOCMC405READDATAOUTI[15]</td><td>in</td><td>CELL_W[4].IMUX_IMUX[19]</td></tr>

<tr><td>TSTISOCMC405READDATAOUTI[14]</td><td>in</td><td>CELL_W[4].IMUX_IMUX[18]</td></tr>

<tr><td>TSTISOCMC405READDATAOUTI[13]</td><td>in</td><td>CELL_W[4].IMUX_IMUX[17]</td></tr>

<tr><td>TSTISOCMC405READDATAOUTI[12]</td><td>in</td><td>CELL_W[4].IMUX_IMUX[16]</td></tr>

<tr><td>TSTISOCMC405READDATAOUTI[11]</td><td>in</td><td>CELL_W[5].IMUX_IMUX[19]</td></tr>

<tr><td>TSTISOCMC405READDATAOUTI[10]</td><td>in</td><td>CELL_W[5].IMUX_IMUX[18]</td></tr>

<tr><td>TSTISOCMC405READDATAOUTI[9]</td><td>in</td><td>CELL_W[5].IMUX_IMUX[17]</td></tr>

<tr><td>TSTISOCMC405READDATAOUTI[8]</td><td>in</td><td>CELL_W[5].IMUX_IMUX[16]</td></tr>

<tr><td>TSTISOCMC405READDATAOUTI[7]</td><td>in</td><td>CELL_W[6].IMUX_IMUX[19]</td></tr>

<tr><td>TSTISOCMC405READDATAOUTI[6]</td><td>in</td><td>CELL_W[6].IMUX_IMUX[18]</td></tr>

<tr><td>TSTISOCMC405READDATAOUTI[5]</td><td>in</td><td>CELL_W[6].IMUX_IMUX[17]</td></tr>

<tr><td>TSTISOCMC405READDATAOUTI[4]</td><td>in</td><td>CELL_W[6].IMUX_IMUX[16]</td></tr>

<tr><td>TSTISOCMC405READDATAOUTI[3]</td><td>in</td><td>CELL_W[7].IMUX_IMUX[19]</td></tr>

<tr><td>TSTISOCMC405READDATAOUTI[2]</td><td>in</td><td>CELL_W[7].IMUX_IMUX[18]</td></tr>

<tr><td>TSTISOCMC405READDATAOUTI[1]</td><td>in</td><td>CELL_W[7].IMUX_IMUX[17]</td></tr>

<tr><td>TSTISOCMC405READDATAOUTI[0]</td><td>in</td><td>CELL_W[7].IMUX_IMUX[16]</td></tr>

<tr><td>FCMAPUCR[3]</td><td>in</td><td>CELL_E[16].IMUX_IMUX[7]</td></tr>

<tr><td>FCMAPUCR[2]</td><td>in</td><td>CELL_E[16].IMUX_IMUX[6]</td></tr>

<tr><td>FCMAPUCR[1]</td><td>in</td><td>CELL_E[16].IMUX_IMUX[5]</td></tr>

<tr><td>FCMAPUCR[0]</td><td>in</td><td>CELL_E[16].IMUX_IMUX[4]</td></tr>

<tr><td>FCMAPUDCDCREN</td><td>in</td><td>CELL_E[23].IMUX_IMUX[7]</td></tr>

<tr><td>FCMAPUDCDFORCEALIGN</td><td>in</td><td>CELL_E[20].IMUX_IMUX[4]</td></tr>

<tr><td>FCMAPUDCDFORCEBESTEERING</td><td>in</td><td>CELL_N[5].IMUX_IMUX[4]</td></tr>

<tr><td>FCMAPUDCDFPUOP</td><td>in</td><td>CELL_E[16].IMUX_IMUX[10]</td></tr>

<tr><td>FCMAPUDCDGPRWRITE</td><td>in</td><td>CELL_N[6].IMUX_IMUX[5]</td></tr>

<tr><td>FCMAPUDCDLDSTBYTE</td><td>in</td><td>CELL_N[1].IMUX_IMUX[0]</td></tr>

<tr><td>FCMAPUDCDLDSTDW</td><td>in</td><td>CELL_N[1].IMUX_IMUX[3]</td></tr>

<tr><td>FCMAPUDCDLDSTHW</td><td>in</td><td>CELL_N[1].IMUX_IMUX[1]</td></tr>

<tr><td>FCMAPUDCDLDSTQW</td><td>in</td><td>CELL_N[1].IMUX_IMUX[4]</td></tr>

<tr><td>FCMAPUDCDLDSTWD</td><td>in</td><td>CELL_N[1].IMUX_IMUX[2]</td></tr>

<tr><td>FCMAPUDCDLOAD</td><td>in</td><td>CELL_N[2].IMUX_IMUX[8]</td></tr>

<tr><td>FCMAPUDCDPRIVOP</td><td>in</td><td>CELL_E[23].IMUX_IMUX[6]</td></tr>

<tr><td>FCMAPUDCDRAEN</td><td>in</td><td>CELL_N[6].IMUX_IMUX[6]</td></tr>

<tr><td>FCMAPUDCDRBEN</td><td>in</td><td>CELL_N[6].IMUX_IMUX[7]</td></tr>

<tr><td>FCMAPUDCDSTORE</td><td>in</td><td>CELL_N[2].IMUX_IMUX[9]</td></tr>

<tr><td>FCMAPUDCDTRAPBE</td><td>in</td><td>CELL_N[1].IMUX_IMUX[5]</td></tr>

<tr><td>FCMAPUDCDTRAPLE</td><td>in</td><td>CELL_N[1].IMUX_IMUX[6]</td></tr>

<tr><td>FCMAPUDCDUPDATE</td><td>in</td><td>CELL_N[6].IMUX_IMUX[4]</td></tr>

<tr><td>FCMAPUDCDXERCAEN</td><td>in</td><td>CELL_E[23].IMUX_IMUX[4]</td></tr>

<tr><td>FCMAPUDCDXEROVEN</td><td>in</td><td>CELL_E[23].IMUX_IMUX[5]</td></tr>

<tr><td>FCMAPUDECODEBUSY</td><td>in</td><td>CELL_E[14].IMUX_IMUX[4]</td></tr>

<tr><td>FCMAPUDONE</td><td>in</td><td>CELL_E[16].IMUX_IMUX[11]</td></tr>

<tr><td>FCMAPUEXCEPTION</td><td>in</td><td>CELL_E[15].IMUX_IMUX[4]</td></tr>

<tr><td>FCMAPUEXEBLOCKINGMCO</td><td>in</td><td>CELL_N[3].IMUX_IMUX[8]</td></tr>

<tr><td>FCMAPUEXECRFIELD[2]</td><td>in</td><td>CELL_N[2].IMUX_IMUX[6]</td></tr>

<tr><td>FCMAPUEXECRFIELD[1]</td><td>in</td><td>CELL_N[2].IMUX_IMUX[5]</td></tr>

<tr><td>FCMAPUEXECRFIELD[0]</td><td>in</td><td>CELL_N[2].IMUX_IMUX[4]</td></tr>

<tr><td>FCMAPUEXENONBLOCKINGMCO</td><td>in</td><td>CELL_N[4].IMUX_IMUX[4]</td></tr>

<tr><td>FCMAPUINSTRACK</td><td>in</td><td>CELL_E[16].IMUX_IMUX[9]</td></tr>

<tr><td>FCMAPULOADWAIT</td><td>in</td><td>CELL_N[1].IMUX_IMUX[7]</td></tr>

<tr><td>FCMAPURESULT[31]</td><td>in</td><td>CELL_E[16].IMUX_IMUX[3]</td></tr>

<tr><td>FCMAPURESULT[30]</td><td>in</td><td>CELL_E[16].IMUX_IMUX[2]</td></tr>

<tr><td>FCMAPURESULT[29]</td><td>in</td><td>CELL_E[16].IMUX_IMUX[1]</td></tr>

<tr><td>FCMAPURESULT[28]</td><td>in</td><td>CELL_E[16].IMUX_IMUX[0]</td></tr>

<tr><td>FCMAPURESULT[27]</td><td>in</td><td>CELL_E[17].IMUX_IMUX[3]</td></tr>

<tr><td>FCMAPURESULT[26]</td><td>in</td><td>CELL_E[17].IMUX_IMUX[2]</td></tr>

<tr><td>FCMAPURESULT[25]</td><td>in</td><td>CELL_E[17].IMUX_IMUX[1]</td></tr>

<tr><td>FCMAPURESULT[24]</td><td>in</td><td>CELL_E[17].IMUX_IMUX[0]</td></tr>

<tr><td>FCMAPURESULT[23]</td><td>in</td><td>CELL_E[18].IMUX_IMUX[3]</td></tr>

<tr><td>FCMAPURESULT[22]</td><td>in</td><td>CELL_E[18].IMUX_IMUX[2]</td></tr>

<tr><td>FCMAPURESULT[21]</td><td>in</td><td>CELL_E[18].IMUX_IMUX[1]</td></tr>

<tr><td>FCMAPURESULT[20]</td><td>in</td><td>CELL_E[18].IMUX_IMUX[0]</td></tr>

<tr><td>FCMAPURESULT[19]</td><td>in</td><td>CELL_E[19].IMUX_IMUX[3]</td></tr>

<tr><td>FCMAPURESULT[18]</td><td>in</td><td>CELL_E[19].IMUX_IMUX[2]</td></tr>

<tr><td>FCMAPURESULT[17]</td><td>in</td><td>CELL_E[19].IMUX_IMUX[1]</td></tr>

<tr><td>FCMAPURESULT[16]</td><td>in</td><td>CELL_E[19].IMUX_IMUX[0]</td></tr>

<tr><td>FCMAPURESULT[15]</td><td>in</td><td>CELL_E[20].IMUX_IMUX[3]</td></tr>

<tr><td>FCMAPURESULT[14]</td><td>in</td><td>CELL_E[20].IMUX_IMUX[2]</td></tr>

<tr><td>FCMAPURESULT[13]</td><td>in</td><td>CELL_E[20].IMUX_IMUX[1]</td></tr>

<tr><td>FCMAPURESULT[12]</td><td>in</td><td>CELL_E[20].IMUX_IMUX[0]</td></tr>

<tr><td>FCMAPURESULT[11]</td><td>in</td><td>CELL_E[21].IMUX_IMUX[3]</td></tr>

<tr><td>FCMAPURESULT[10]</td><td>in</td><td>CELL_E[21].IMUX_IMUX[2]</td></tr>

<tr><td>FCMAPURESULT[9]</td><td>in</td><td>CELL_E[21].IMUX_IMUX[1]</td></tr>

<tr><td>FCMAPURESULT[8]</td><td>in</td><td>CELL_E[21].IMUX_IMUX[0]</td></tr>

<tr><td>FCMAPURESULT[7]</td><td>in</td><td>CELL_E[22].IMUX_IMUX[3]</td></tr>

<tr><td>FCMAPURESULT[6]</td><td>in</td><td>CELL_E[22].IMUX_IMUX[2]</td></tr>

<tr><td>FCMAPURESULT[5]</td><td>in</td><td>CELL_E[22].IMUX_IMUX[1]</td></tr>

<tr><td>FCMAPURESULT[4]</td><td>in</td><td>CELL_E[22].IMUX_IMUX[0]</td></tr>

<tr><td>FCMAPURESULT[3]</td><td>in</td><td>CELL_E[23].IMUX_IMUX[3]</td></tr>

<tr><td>FCMAPURESULT[2]</td><td>in</td><td>CELL_E[23].IMUX_IMUX[2]</td></tr>

<tr><td>FCMAPURESULT[1]</td><td>in</td><td>CELL_E[23].IMUX_IMUX[1]</td></tr>

<tr><td>FCMAPURESULT[0]</td><td>in</td><td>CELL_E[23].IMUX_IMUX[0]</td></tr>

<tr><td>FCMAPURESULTVALID</td><td>in</td><td>CELL_E[16].IMUX_IMUX[8]</td></tr>

<tr><td>FCMAPUSLEEPNOTREADY</td><td>in</td><td>CELL_E[15].IMUX_IMUX[7]</td></tr>

<tr><td>FCMAPUXERCA</td><td>in</td><td>CELL_E[15].IMUX_IMUX[5]</td></tr>

<tr><td>FCMAPUXEROV</td><td>in</td><td>CELL_E[15].IMUX_IMUX[6]</td></tr>

<tr><td>TIEAPUCONTROL[15]</td><td>in</td><td>~CELL_N[2].IMUX_CE_OPTINV[0]</td></tr>

<tr><td>TIEAPUCONTROL[14]</td><td>in</td><td>~CELL_N[2].IMUX_CE_OPTINV[1]</td></tr>

<tr><td>TIEAPUCONTROL[13]</td><td>in</td><td>~CELL_N[2].IMUX_CE_OPTINV[2]</td></tr>

<tr><td>TIEAPUCONTROL[12]</td><td>in</td><td>~CELL_N[2].IMUX_CE_OPTINV[3]</td></tr>

<tr><td>TIEAPUCONTROL[11]</td><td>in</td><td>~CELL_N[2].IMUX_SR_OPTINV[0]</td></tr>

<tr><td>TIEAPUCONTROL[10]</td><td>in</td><td>~CELL_N[2].IMUX_SR_OPTINV[1]</td></tr>

<tr><td>TIEAPUCONTROL[9]</td><td>in</td><td>~CELL_N[2].IMUX_SR_OPTINV[2]</td></tr>

<tr><td>TIEAPUCONTROL[8]</td><td>in</td><td>~CELL_N[2].IMUX_SR_OPTINV[3]</td></tr>

<tr><td>TIEAPUCONTROL[7]</td><td>in</td><td>~CELL_N[3].IMUX_CE_OPTINV[0]</td></tr>

<tr><td>TIEAPUCONTROL[6]</td><td>in</td><td>~CELL_N[3].IMUX_CE_OPTINV[1]</td></tr>

<tr><td>TIEAPUCONTROL[5]</td><td>in</td><td>~CELL_N[3].IMUX_CE_OPTINV[2]</td></tr>

<tr><td>TIEAPUCONTROL[4]</td><td>in</td><td>~CELL_N[3].IMUX_CE_OPTINV[3]</td></tr>

<tr><td>TIEAPUCONTROL[3]</td><td>in</td><td>~CELL_N[3].IMUX_SR_OPTINV[0]</td></tr>

<tr><td>TIEAPUCONTROL[2]</td><td>in</td><td>~CELL_N[3].IMUX_SR_OPTINV[1]</td></tr>

<tr><td>TIEAPUCONTROL[1]</td><td>in</td><td>~CELL_N[3].IMUX_SR_OPTINV[2]</td></tr>

<tr><td>TIEAPUCONTROL[0]</td><td>in</td><td>~CELL_N[3].IMUX_SR_OPTINV[3]</td></tr>

<tr><td>TIEAPUUDI1[23]</td><td>in</td><td>~CELL_E[21].IMUX_CE_OPTINV[0]</td></tr>

<tr><td>TIEAPUUDI1[22]</td><td>in</td><td>~CELL_E[21].IMUX_CE_OPTINV[1]</td></tr>

<tr><td>TIEAPUUDI1[21]</td><td>in</td><td>~CELL_E[21].IMUX_CE_OPTINV[2]</td></tr>

<tr><td>TIEAPUUDI1[20]</td><td>in</td><td>~CELL_E[21].IMUX_CE_OPTINV[3]</td></tr>

<tr><td>TIEAPUUDI1[19]</td><td>in</td><td>~CELL_E[21].IMUX_SR_OPTINV[0]</td></tr>

<tr><td>TIEAPUUDI1[18]</td><td>in</td><td>~CELL_E[21].IMUX_SR_OPTINV[1]</td></tr>

<tr><td>TIEAPUUDI1[17]</td><td>in</td><td>~CELL_E[21].IMUX_SR_OPTINV[2]</td></tr>

<tr><td>TIEAPUUDI1[16]</td><td>in</td><td>~CELL_E[21].IMUX_SR_OPTINV[3]</td></tr>

<tr><td>TIEAPUUDI1[15]</td><td>in</td><td>~CELL_E[22].IMUX_CE_OPTINV[0]</td></tr>

<tr><td>TIEAPUUDI1[14]</td><td>in</td><td>~CELL_E[22].IMUX_CE_OPTINV[1]</td></tr>

<tr><td>TIEAPUUDI1[13]</td><td>in</td><td>~CELL_E[22].IMUX_CE_OPTINV[2]</td></tr>

<tr><td>TIEAPUUDI1[12]</td><td>in</td><td>~CELL_E[22].IMUX_CE_OPTINV[3]</td></tr>

<tr><td>TIEAPUUDI1[11]</td><td>in</td><td>~CELL_E[22].IMUX_SR_OPTINV[0]</td></tr>

<tr><td>TIEAPUUDI1[10]</td><td>in</td><td>~CELL_E[22].IMUX_SR_OPTINV[1]</td></tr>

<tr><td>TIEAPUUDI1[9]</td><td>in</td><td>~CELL_E[22].IMUX_SR_OPTINV[2]</td></tr>

<tr><td>TIEAPUUDI1[8]</td><td>in</td><td>~CELL_E[22].IMUX_SR_OPTINV[3]</td></tr>

<tr><td>TIEAPUUDI1[7]</td><td>in</td><td>~CELL_E[23].IMUX_CE_OPTINV[0]</td></tr>

<tr><td>TIEAPUUDI1[6]</td><td>in</td><td>~CELL_E[23].IMUX_CE_OPTINV[1]</td></tr>

<tr><td>TIEAPUUDI1[5]</td><td>in</td><td>~CELL_E[23].IMUX_CE_OPTINV[2]</td></tr>

<tr><td>TIEAPUUDI1[4]</td><td>in</td><td>~CELL_E[23].IMUX_CE_OPTINV[3]</td></tr>

<tr><td>TIEAPUUDI1[3]</td><td>in</td><td>~CELL_E[23].IMUX_SR_OPTINV[0]</td></tr>

<tr><td>TIEAPUUDI1[2]</td><td>in</td><td>~CELL_E[23].IMUX_SR_OPTINV[1]</td></tr>

<tr><td>TIEAPUUDI1[1]</td><td>in</td><td>~CELL_E[23].IMUX_SR_OPTINV[2]</td></tr>

<tr><td>TIEAPUUDI1[0]</td><td>in</td><td>~CELL_E[23].IMUX_SR_OPTINV[3]</td></tr>

<tr><td>TIEAPUUDI2[23]</td><td>in</td><td>~CELL_E[18].IMUX_CE_OPTINV[0]</td></tr>

<tr><td>TIEAPUUDI2[22]</td><td>in</td><td>~CELL_E[18].IMUX_CE_OPTINV[1]</td></tr>

<tr><td>TIEAPUUDI2[21]</td><td>in</td><td>~CELL_E[18].IMUX_CE_OPTINV[2]</td></tr>

<tr><td>TIEAPUUDI2[20]</td><td>in</td><td>~CELL_E[18].IMUX_CE_OPTINV[3]</td></tr>

<tr><td>TIEAPUUDI2[19]</td><td>in</td><td>~CELL_E[18].IMUX_SR_OPTINV[0]</td></tr>

<tr><td>TIEAPUUDI2[18]</td><td>in</td><td>~CELL_E[18].IMUX_SR_OPTINV[1]</td></tr>

<tr><td>TIEAPUUDI2[17]</td><td>in</td><td>~CELL_E[18].IMUX_SR_OPTINV[2]</td></tr>

<tr><td>TIEAPUUDI2[16]</td><td>in</td><td>~CELL_E[18].IMUX_SR_OPTINV[3]</td></tr>

<tr><td>TIEAPUUDI2[15]</td><td>in</td><td>~CELL_E[19].IMUX_CE_OPTINV[0]</td></tr>

<tr><td>TIEAPUUDI2[14]</td><td>in</td><td>~CELL_E[19].IMUX_CE_OPTINV[1]</td></tr>

<tr><td>TIEAPUUDI2[13]</td><td>in</td><td>~CELL_E[19].IMUX_CE_OPTINV[2]</td></tr>

<tr><td>TIEAPUUDI2[12]</td><td>in</td><td>~CELL_E[19].IMUX_CE_OPTINV[3]</td></tr>

<tr><td>TIEAPUUDI2[11]</td><td>in</td><td>~CELL_E[19].IMUX_SR_OPTINV[0]</td></tr>

<tr><td>TIEAPUUDI2[10]</td><td>in</td><td>~CELL_E[19].IMUX_SR_OPTINV[1]</td></tr>

<tr><td>TIEAPUUDI2[9]</td><td>in</td><td>~CELL_E[19].IMUX_SR_OPTINV[2]</td></tr>

<tr><td>TIEAPUUDI2[8]</td><td>in</td><td>~CELL_E[19].IMUX_SR_OPTINV[3]</td></tr>

<tr><td>TIEAPUUDI2[7]</td><td>in</td><td>~CELL_E[20].IMUX_CE_OPTINV[0]</td></tr>

<tr><td>TIEAPUUDI2[6]</td><td>in</td><td>~CELL_E[20].IMUX_CE_OPTINV[1]</td></tr>

<tr><td>TIEAPUUDI2[5]</td><td>in</td><td>~CELL_E[20].IMUX_CE_OPTINV[2]</td></tr>

<tr><td>TIEAPUUDI2[4]</td><td>in</td><td>~CELL_E[20].IMUX_CE_OPTINV[3]</td></tr>

<tr><td>TIEAPUUDI2[3]</td><td>in</td><td>~CELL_E[20].IMUX_SR_OPTINV[0]</td></tr>

<tr><td>TIEAPUUDI2[2]</td><td>in</td><td>~CELL_E[20].IMUX_SR_OPTINV[1]</td></tr>

<tr><td>TIEAPUUDI2[1]</td><td>in</td><td>~CELL_E[20].IMUX_SR_OPTINV[2]</td></tr>

<tr><td>TIEAPUUDI2[0]</td><td>in</td><td>~CELL_E[20].IMUX_SR_OPTINV[3]</td></tr>

<tr><td>TIEAPUUDI3[23]</td><td>in</td><td>~CELL_E[15].IMUX_CE_OPTINV[0]</td></tr>

<tr><td>TIEAPUUDI3[22]</td><td>in</td><td>~CELL_E[15].IMUX_CE_OPTINV[1]</td></tr>

<tr><td>TIEAPUUDI3[21]</td><td>in</td><td>~CELL_E[15].IMUX_CE_OPTINV[2]</td></tr>

<tr><td>TIEAPUUDI3[20]</td><td>in</td><td>~CELL_E[15].IMUX_CE_OPTINV[3]</td></tr>

<tr><td>TIEAPUUDI3[19]</td><td>in</td><td>~CELL_E[15].IMUX_SR_OPTINV[0]</td></tr>

<tr><td>TIEAPUUDI3[18]</td><td>in</td><td>~CELL_E[15].IMUX_SR_OPTINV[1]</td></tr>

<tr><td>TIEAPUUDI3[17]</td><td>in</td><td>~CELL_E[15].IMUX_SR_OPTINV[2]</td></tr>

<tr><td>TIEAPUUDI3[16]</td><td>in</td><td>~CELL_E[15].IMUX_SR_OPTINV[3]</td></tr>

<tr><td>TIEAPUUDI3[15]</td><td>in</td><td>~CELL_E[16].IMUX_CE_OPTINV[0]</td></tr>

<tr><td>TIEAPUUDI3[14]</td><td>in</td><td>~CELL_E[16].IMUX_CE_OPTINV[1]</td></tr>

<tr><td>TIEAPUUDI3[13]</td><td>in</td><td>~CELL_E[16].IMUX_CE_OPTINV[2]</td></tr>

<tr><td>TIEAPUUDI3[12]</td><td>in</td><td>~CELL_E[16].IMUX_CE_OPTINV[3]</td></tr>

<tr><td>TIEAPUUDI3[11]</td><td>in</td><td>~CELL_E[16].IMUX_SR_OPTINV[0]</td></tr>

<tr><td>TIEAPUUDI3[10]</td><td>in</td><td>~CELL_E[16].IMUX_SR_OPTINV[1]</td></tr>

<tr><td>TIEAPUUDI3[9]</td><td>in</td><td>~CELL_E[16].IMUX_SR_OPTINV[2]</td></tr>

<tr><td>TIEAPUUDI3[8]</td><td>in</td><td>~CELL_E[16].IMUX_SR_OPTINV[3]</td></tr>

<tr><td>TIEAPUUDI3[7]</td><td>in</td><td>~CELL_E[17].IMUX_CE_OPTINV[0]</td></tr>

<tr><td>TIEAPUUDI3[6]</td><td>in</td><td>~CELL_E[17].IMUX_CE_OPTINV[1]</td></tr>

<tr><td>TIEAPUUDI3[5]</td><td>in</td><td>~CELL_E[17].IMUX_CE_OPTINV[2]</td></tr>

<tr><td>TIEAPUUDI3[4]</td><td>in</td><td>~CELL_E[17].IMUX_CE_OPTINV[3]</td></tr>

<tr><td>TIEAPUUDI3[3]</td><td>in</td><td>~CELL_E[17].IMUX_SR_OPTINV[0]</td></tr>

<tr><td>TIEAPUUDI3[2]</td><td>in</td><td>~CELL_E[17].IMUX_SR_OPTINV[1]</td></tr>

<tr><td>TIEAPUUDI3[1]</td><td>in</td><td>~CELL_E[17].IMUX_SR_OPTINV[2]</td></tr>

<tr><td>TIEAPUUDI3[0]</td><td>in</td><td>~CELL_E[17].IMUX_SR_OPTINV[3]</td></tr>

<tr><td>TIEAPUUDI4[23]</td><td>in</td><td>~CELL_E[12].IMUX_CE_OPTINV[0]</td></tr>

<tr><td>TIEAPUUDI4[22]</td><td>in</td><td>~CELL_E[12].IMUX_CE_OPTINV[1]</td></tr>

<tr><td>TIEAPUUDI4[21]</td><td>in</td><td>~CELL_E[12].IMUX_CE_OPTINV[2]</td></tr>

<tr><td>TIEAPUUDI4[20]</td><td>in</td><td>~CELL_E[12].IMUX_CE_OPTINV[3]</td></tr>

<tr><td>TIEAPUUDI4[19]</td><td>in</td><td>~CELL_E[12].IMUX_SR_OPTINV[0]</td></tr>

<tr><td>TIEAPUUDI4[18]</td><td>in</td><td>~CELL_E[12].IMUX_SR_OPTINV[1]</td></tr>

<tr><td>TIEAPUUDI4[17]</td><td>in</td><td>~CELL_E[12].IMUX_SR_OPTINV[2]</td></tr>

<tr><td>TIEAPUUDI4[16]</td><td>in</td><td>~CELL_E[12].IMUX_SR_OPTINV[3]</td></tr>

<tr><td>TIEAPUUDI4[15]</td><td>in</td><td>~CELL_E[13].IMUX_CE_OPTINV[0]</td></tr>

<tr><td>TIEAPUUDI4[14]</td><td>in</td><td>~CELL_E[13].IMUX_CE_OPTINV[1]</td></tr>

<tr><td>TIEAPUUDI4[13]</td><td>in</td><td>~CELL_E[13].IMUX_CE_OPTINV[2]</td></tr>

<tr><td>TIEAPUUDI4[12]</td><td>in</td><td>~CELL_E[13].IMUX_CE_OPTINV[3]</td></tr>

<tr><td>TIEAPUUDI4[11]</td><td>in</td><td>~CELL_E[13].IMUX_SR_OPTINV[0]</td></tr>

<tr><td>TIEAPUUDI4[10]</td><td>in</td><td>~CELL_E[13].IMUX_SR_OPTINV[1]</td></tr>

<tr><td>TIEAPUUDI4[9]</td><td>in</td><td>~CELL_E[13].IMUX_SR_OPTINV[2]</td></tr>

<tr><td>TIEAPUUDI4[8]</td><td>in</td><td>~CELL_E[13].IMUX_SR_OPTINV[3]</td></tr>

<tr><td>TIEAPUUDI4[7]</td><td>in</td><td>~CELL_E[14].IMUX_CE_OPTINV[0]</td></tr>

<tr><td>TIEAPUUDI4[6]</td><td>in</td><td>~CELL_E[14].IMUX_CE_OPTINV[1]</td></tr>

<tr><td>TIEAPUUDI4[5]</td><td>in</td><td>~CELL_E[14].IMUX_CE_OPTINV[2]</td></tr>

<tr><td>TIEAPUUDI4[4]</td><td>in</td><td>~CELL_E[14].IMUX_CE_OPTINV[3]</td></tr>

<tr><td>TIEAPUUDI4[3]</td><td>in</td><td>~CELL_E[14].IMUX_SR_OPTINV[0]</td></tr>

<tr><td>TIEAPUUDI4[2]</td><td>in</td><td>~CELL_E[14].IMUX_SR_OPTINV[1]</td></tr>

<tr><td>TIEAPUUDI4[1]</td><td>in</td><td>~CELL_E[14].IMUX_SR_OPTINV[2]</td></tr>

<tr><td>TIEAPUUDI4[0]</td><td>in</td><td>~CELL_E[14].IMUX_SR_OPTINV[3]</td></tr>

<tr><td>TIEAPUUDI5[23]</td><td>in</td><td>~CELL_E[9].IMUX_CE_OPTINV[0]</td></tr>

<tr><td>TIEAPUUDI5[22]</td><td>in</td><td>~CELL_E[9].IMUX_CE_OPTINV[1]</td></tr>

<tr><td>TIEAPUUDI5[21]</td><td>in</td><td>~CELL_E[9].IMUX_CE_OPTINV[2]</td></tr>

<tr><td>TIEAPUUDI5[20]</td><td>in</td><td>~CELL_E[9].IMUX_CE_OPTINV[3]</td></tr>

<tr><td>TIEAPUUDI5[19]</td><td>in</td><td>~CELL_E[9].IMUX_SR_OPTINV[0]</td></tr>

<tr><td>TIEAPUUDI5[18]</td><td>in</td><td>~CELL_E[9].IMUX_SR_OPTINV[1]</td></tr>

<tr><td>TIEAPUUDI5[17]</td><td>in</td><td>~CELL_E[9].IMUX_SR_OPTINV[2]</td></tr>

<tr><td>TIEAPUUDI5[16]</td><td>in</td><td>~CELL_E[9].IMUX_SR_OPTINV[3]</td></tr>

<tr><td>TIEAPUUDI5[15]</td><td>in</td><td>~CELL_E[10].IMUX_CE_OPTINV[0]</td></tr>

<tr><td>TIEAPUUDI5[14]</td><td>in</td><td>~CELL_E[10].IMUX_CE_OPTINV[1]</td></tr>

<tr><td>TIEAPUUDI5[13]</td><td>in</td><td>~CELL_E[10].IMUX_CE_OPTINV[2]</td></tr>

<tr><td>TIEAPUUDI5[12]</td><td>in</td><td>~CELL_E[10].IMUX_CE_OPTINV[3]</td></tr>

<tr><td>TIEAPUUDI5[11]</td><td>in</td><td>~CELL_E[10].IMUX_SR_OPTINV[0]</td></tr>

<tr><td>TIEAPUUDI5[10]</td><td>in</td><td>~CELL_E[10].IMUX_SR_OPTINV[1]</td></tr>

<tr><td>TIEAPUUDI5[9]</td><td>in</td><td>~CELL_E[10].IMUX_SR_OPTINV[2]</td></tr>

<tr><td>TIEAPUUDI5[8]</td><td>in</td><td>~CELL_E[10].IMUX_SR_OPTINV[3]</td></tr>

<tr><td>TIEAPUUDI5[7]</td><td>in</td><td>~CELL_E[11].IMUX_CE_OPTINV[0]</td></tr>

<tr><td>TIEAPUUDI5[6]</td><td>in</td><td>~CELL_E[11].IMUX_CE_OPTINV[1]</td></tr>

<tr><td>TIEAPUUDI5[5]</td><td>in</td><td>~CELL_E[11].IMUX_CE_OPTINV[2]</td></tr>

<tr><td>TIEAPUUDI5[4]</td><td>in</td><td>~CELL_E[11].IMUX_CE_OPTINV[3]</td></tr>

<tr><td>TIEAPUUDI5[3]</td><td>in</td><td>~CELL_E[11].IMUX_SR_OPTINV[0]</td></tr>

<tr><td>TIEAPUUDI5[2]</td><td>in</td><td>~CELL_E[11].IMUX_SR_OPTINV[1]</td></tr>

<tr><td>TIEAPUUDI5[1]</td><td>in</td><td>~CELL_E[11].IMUX_SR_OPTINV[2]</td></tr>

<tr><td>TIEAPUUDI5[0]</td><td>in</td><td>~CELL_E[11].IMUX_SR_OPTINV[3]</td></tr>

<tr><td>TIEAPUUDI6[23]</td><td>in</td><td>~CELL_E[6].IMUX_CE_OPTINV[0]</td></tr>

<tr><td>TIEAPUUDI6[22]</td><td>in</td><td>~CELL_E[6].IMUX_CE_OPTINV[1]</td></tr>

<tr><td>TIEAPUUDI6[21]</td><td>in</td><td>~CELL_E[6].IMUX_CE_OPTINV[2]</td></tr>

<tr><td>TIEAPUUDI6[20]</td><td>in</td><td>~CELL_E[6].IMUX_CE_OPTINV[3]</td></tr>

<tr><td>TIEAPUUDI6[19]</td><td>in</td><td>~CELL_E[6].IMUX_SR_OPTINV[0]</td></tr>

<tr><td>TIEAPUUDI6[18]</td><td>in</td><td>~CELL_E[6].IMUX_SR_OPTINV[1]</td></tr>

<tr><td>TIEAPUUDI6[17]</td><td>in</td><td>~CELL_E[6].IMUX_SR_OPTINV[2]</td></tr>

<tr><td>TIEAPUUDI6[16]</td><td>in</td><td>~CELL_E[6].IMUX_SR_OPTINV[3]</td></tr>

<tr><td>TIEAPUUDI6[15]</td><td>in</td><td>~CELL_E[7].IMUX_CE_OPTINV[0]</td></tr>

<tr><td>TIEAPUUDI6[14]</td><td>in</td><td>~CELL_E[7].IMUX_CE_OPTINV[1]</td></tr>

<tr><td>TIEAPUUDI6[13]</td><td>in</td><td>~CELL_E[7].IMUX_CE_OPTINV[2]</td></tr>

<tr><td>TIEAPUUDI6[12]</td><td>in</td><td>~CELL_E[7].IMUX_CE_OPTINV[3]</td></tr>

<tr><td>TIEAPUUDI6[11]</td><td>in</td><td>~CELL_E[7].IMUX_SR_OPTINV[0]</td></tr>

<tr><td>TIEAPUUDI6[10]</td><td>in</td><td>~CELL_E[7].IMUX_SR_OPTINV[1]</td></tr>

<tr><td>TIEAPUUDI6[9]</td><td>in</td><td>~CELL_E[7].IMUX_SR_OPTINV[2]</td></tr>

<tr><td>TIEAPUUDI6[8]</td><td>in</td><td>~CELL_E[7].IMUX_SR_OPTINV[3]</td></tr>

<tr><td>TIEAPUUDI6[7]</td><td>in</td><td>~CELL_E[8].IMUX_CE_OPTINV[0]</td></tr>

<tr><td>TIEAPUUDI6[6]</td><td>in</td><td>~CELL_E[8].IMUX_CE_OPTINV[1]</td></tr>

<tr><td>TIEAPUUDI6[5]</td><td>in</td><td>~CELL_E[8].IMUX_CE_OPTINV[2]</td></tr>

<tr><td>TIEAPUUDI6[4]</td><td>in</td><td>~CELL_E[8].IMUX_CE_OPTINV[3]</td></tr>

<tr><td>TIEAPUUDI6[3]</td><td>in</td><td>~CELL_E[8].IMUX_SR_OPTINV[0]</td></tr>

<tr><td>TIEAPUUDI6[2]</td><td>in</td><td>~CELL_E[8].IMUX_SR_OPTINV[1]</td></tr>

<tr><td>TIEAPUUDI6[1]</td><td>in</td><td>~CELL_E[8].IMUX_SR_OPTINV[2]</td></tr>

<tr><td>TIEAPUUDI6[0]</td><td>in</td><td>~CELL_E[8].IMUX_SR_OPTINV[3]</td></tr>

<tr><td>TIEAPUUDI7[23]</td><td>in</td><td>~CELL_E[3].IMUX_CE_OPTINV[0]</td></tr>

<tr><td>TIEAPUUDI7[22]</td><td>in</td><td>~CELL_E[3].IMUX_CE_OPTINV[1]</td></tr>

<tr><td>TIEAPUUDI7[21]</td><td>in</td><td>~CELL_E[3].IMUX_CE_OPTINV[2]</td></tr>

<tr><td>TIEAPUUDI7[20]</td><td>in</td><td>~CELL_E[3].IMUX_CE_OPTINV[3]</td></tr>

<tr><td>TIEAPUUDI7[19]</td><td>in</td><td>~CELL_E[3].IMUX_SR_OPTINV[0]</td></tr>

<tr><td>TIEAPUUDI7[18]</td><td>in</td><td>~CELL_E[3].IMUX_SR_OPTINV[1]</td></tr>

<tr><td>TIEAPUUDI7[17]</td><td>in</td><td>~CELL_E[3].IMUX_SR_OPTINV[2]</td></tr>

<tr><td>TIEAPUUDI7[16]</td><td>in</td><td>~CELL_E[3].IMUX_SR_OPTINV[3]</td></tr>

<tr><td>TIEAPUUDI7[15]</td><td>in</td><td>~CELL_E[4].IMUX_CE_OPTINV[0]</td></tr>

<tr><td>TIEAPUUDI7[14]</td><td>in</td><td>~CELL_E[4].IMUX_CE_OPTINV[1]</td></tr>

<tr><td>TIEAPUUDI7[13]</td><td>in</td><td>~CELL_E[4].IMUX_CE_OPTINV[2]</td></tr>

<tr><td>TIEAPUUDI7[12]</td><td>in</td><td>~CELL_E[4].IMUX_CE_OPTINV[3]</td></tr>

<tr><td>TIEAPUUDI7[11]</td><td>in</td><td>~CELL_E[4].IMUX_SR_OPTINV[0]</td></tr>

<tr><td>TIEAPUUDI7[10]</td><td>in</td><td>~CELL_E[4].IMUX_SR_OPTINV[1]</td></tr>

<tr><td>TIEAPUUDI7[9]</td><td>in</td><td>~CELL_E[4].IMUX_SR_OPTINV[2]</td></tr>

<tr><td>TIEAPUUDI7[8]</td><td>in</td><td>~CELL_E[4].IMUX_SR_OPTINV[3]</td></tr>

<tr><td>TIEAPUUDI7[7]</td><td>in</td><td>~CELL_E[5].IMUX_CE_OPTINV[0]</td></tr>

<tr><td>TIEAPUUDI7[6]</td><td>in</td><td>~CELL_E[5].IMUX_CE_OPTINV[1]</td></tr>

<tr><td>TIEAPUUDI7[5]</td><td>in</td><td>~CELL_E[5].IMUX_CE_OPTINV[2]</td></tr>

<tr><td>TIEAPUUDI7[4]</td><td>in</td><td>~CELL_E[5].IMUX_CE_OPTINV[3]</td></tr>

<tr><td>TIEAPUUDI7[3]</td><td>in</td><td>~CELL_E[5].IMUX_SR_OPTINV[0]</td></tr>

<tr><td>TIEAPUUDI7[2]</td><td>in</td><td>~CELL_E[5].IMUX_SR_OPTINV[1]</td></tr>

<tr><td>TIEAPUUDI7[1]</td><td>in</td><td>~CELL_E[5].IMUX_SR_OPTINV[2]</td></tr>

<tr><td>TIEAPUUDI7[0]</td><td>in</td><td>~CELL_E[5].IMUX_SR_OPTINV[3]</td></tr>

<tr><td>TIEAPUUDI8[23]</td><td>in</td><td>~CELL_E[0].IMUX_CE_OPTINV[0]</td></tr>

<tr><td>TIEAPUUDI8[22]</td><td>in</td><td>~CELL_E[0].IMUX_CE_OPTINV[1]</td></tr>

<tr><td>TIEAPUUDI8[21]</td><td>in</td><td>~CELL_E[0].IMUX_CE_OPTINV[2]</td></tr>

<tr><td>TIEAPUUDI8[20]</td><td>in</td><td>~CELL_E[0].IMUX_CE_OPTINV[3]</td></tr>

<tr><td>TIEAPUUDI8[19]</td><td>in</td><td>~CELL_E[0].IMUX_SR_OPTINV[0]</td></tr>

<tr><td>TIEAPUUDI8[18]</td><td>in</td><td>~CELL_E[0].IMUX_SR_OPTINV[1]</td></tr>

<tr><td>TIEAPUUDI8[17]</td><td>in</td><td>~CELL_E[0].IMUX_SR_OPTINV[2]</td></tr>

<tr><td>TIEAPUUDI8[16]</td><td>in</td><td>~CELL_E[0].IMUX_SR_OPTINV[3]</td></tr>

<tr><td>TIEAPUUDI8[15]</td><td>in</td><td>~CELL_E[1].IMUX_CE_OPTINV[0]</td></tr>

<tr><td>TIEAPUUDI8[14]</td><td>in</td><td>~CELL_E[1].IMUX_CE_OPTINV[1]</td></tr>

<tr><td>TIEAPUUDI8[13]</td><td>in</td><td>~CELL_E[1].IMUX_CE_OPTINV[2]</td></tr>

<tr><td>TIEAPUUDI8[12]</td><td>in</td><td>~CELL_E[1].IMUX_CE_OPTINV[3]</td></tr>

<tr><td>TIEAPUUDI8[11]</td><td>in</td><td>~CELL_E[1].IMUX_SR_OPTINV[0]</td></tr>

<tr><td>TIEAPUUDI8[10]</td><td>in</td><td>~CELL_E[1].IMUX_SR_OPTINV[1]</td></tr>

<tr><td>TIEAPUUDI8[9]</td><td>in</td><td>~CELL_E[1].IMUX_SR_OPTINV[2]</td></tr>

<tr><td>TIEAPUUDI8[8]</td><td>in</td><td>~CELL_E[1].IMUX_SR_OPTINV[3]</td></tr>

<tr><td>TIEAPUUDI8[7]</td><td>in</td><td>~CELL_E[2].IMUX_CE_OPTINV[0]</td></tr>

<tr><td>TIEAPUUDI8[6]</td><td>in</td><td>~CELL_E[2].IMUX_CE_OPTINV[1]</td></tr>

<tr><td>TIEAPUUDI8[5]</td><td>in</td><td>~CELL_E[2].IMUX_CE_OPTINV[2]</td></tr>

<tr><td>TIEAPUUDI8[4]</td><td>in</td><td>~CELL_E[2].IMUX_CE_OPTINV[3]</td></tr>

<tr><td>TIEAPUUDI8[3]</td><td>in</td><td>~CELL_E[2].IMUX_SR_OPTINV[0]</td></tr>

<tr><td>TIEAPUUDI8[2]</td><td>in</td><td>~CELL_E[2].IMUX_SR_OPTINV[1]</td></tr>

<tr><td>TIEAPUUDI8[1]</td><td>in</td><td>~CELL_E[2].IMUX_SR_OPTINV[2]</td></tr>

<tr><td>TIEAPUUDI8[0]</td><td>in</td><td>~CELL_E[2].IMUX_SR_OPTINV[3]</td></tr>

<tr><td>TSTAPUC405APUDIVENI</td><td>in</td><td>CELL_E[20].IMUX_IMUX[6]</td></tr>

<tr><td>TSTAPUC405APUPRESENTI</td><td>in</td><td>CELL_E[20].IMUX_IMUX[7]</td></tr>

<tr><td>TSTAPUC405DCDAPUOPI</td><td>in</td><td>CELL_E[20].IMUX_IMUX[9]</td></tr>

<tr><td>TSTAPUC405DCDCRENI</td><td>in</td><td>CELL_N[4].IMUX_IMUX[14]</td></tr>

<tr><td>TSTAPUC405DCDFORCEALIGNI</td><td>in</td><td>CELL_E[18].IMUX_IMUX[4]</td></tr>

<tr><td>TSTAPUC405DCDFORCEBESTEERINGI</td><td>in</td><td>CELL_E[18].IMUX_IMUX[5]</td></tr>

<tr><td>TSTAPUC405DCDFPUOPI</td><td>in</td><td>CELL_N[5].IMUX_IMUX[12]</td></tr>

<tr><td>TSTAPUC405DCDGPRWRITEI</td><td>in</td><td>CELL_N[5].IMUX_IMUX[13]</td></tr>

<tr><td>TSTAPUC405DCDLDSTBYTEI</td><td>in</td><td>CELL_E[18].IMUX_IMUX[6]</td></tr>

<tr><td>TSTAPUC405DCDLDSTDWI</td><td>in</td><td>CELL_E[19].IMUX_IMUX[6]</td></tr>

<tr><td>TSTAPUC405DCDLDSTHWI</td><td>in</td><td>CELL_E[19].IMUX_IMUX[4]</td></tr>

<tr><td>TSTAPUC405DCDLDSTQWI</td><td>in</td><td>CELL_E[19].IMUX_IMUX[7]</td></tr>

<tr><td>TSTAPUC405DCDLDSTWDI</td><td>in</td><td>CELL_E[19].IMUX_IMUX[5]</td></tr>

<tr><td>TSTAPUC405DCDLOADI</td><td>in</td><td>CELL_N[4].IMUX_IMUX[9]</td></tr>

<tr><td>TSTAPUC405DCDPRIVOPI</td><td>in</td><td>CELL_N[4].IMUX_IMUX[13]</td></tr>

<tr><td>TSTAPUC405DCDRAENI</td><td>in</td><td>CELL_N[5].IMUX_IMUX[14]</td></tr>

<tr><td>TSTAPUC405DCDRBENI</td><td>in</td><td>CELL_N[5].IMUX_IMUX[15]</td></tr>

<tr><td>TSTAPUC405DCDSTOREI</td><td>in</td><td>CELL_N[4].IMUX_IMUX[10]</td></tr>

<tr><td>TSTAPUC405DCDTRAPBEI</td><td>in</td><td>CELL_N[3].IMUX_IMUX[14]</td></tr>

<tr><td>TSTAPUC405DCDTRAPLEI</td><td>in</td><td>CELL_N[3].IMUX_IMUX[15]</td></tr>

<tr><td>TSTAPUC405DCDUPDATEI</td><td>in</td><td>CELL_N[4].IMUX_IMUX[15]</td></tr>

<tr><td>TSTAPUC405DCDVALIDOPI</td><td>in</td><td>CELL_E[20].IMUX_IMUX[8]</td></tr>

<tr><td>TSTAPUC405DCDXERCAENI</td><td>in</td><td>CELL_N[4].IMUX_IMUX[11]</td></tr>

<tr><td>TSTAPUC405DCDXEROVENI</td><td>in</td><td>CELL_N[4].IMUX_IMUX[12]</td></tr>

<tr><td>TSTAPUC405EXCEPTIONI</td><td>in</td><td>CELL_E[21].IMUX_IMUX[4]</td></tr>

<tr><td>TSTAPUC405EXEBLOCKINGMCOI</td><td>in</td><td>CELL_E[21].IMUX_IMUX[5]</td></tr>

<tr><td>TSTAPUC405EXEBUSYI</td><td>in</td><td>CELL_E[21].IMUX_IMUX[7]</td></tr>

<tr><td>TSTAPUC405EXECRFIELDI[2]</td><td>in</td><td>CELL_N[5].IMUX_IMUX[11]</td></tr>

<tr><td>TSTAPUC405EXECRFIELDI[1]</td><td>in</td><td>CELL_N[5].IMUX_IMUX[10]</td></tr>

<tr><td>TSTAPUC405EXECRFIELDI[0]</td><td>in</td><td>CELL_N[5].IMUX_IMUX[9]</td></tr>

<tr><td>TSTAPUC405EXECRI[3]</td><td>in</td><td>CELL_N[6].IMUX_IMUX[15]</td></tr>

<tr><td>TSTAPUC405EXECRI[2]</td><td>in</td><td>CELL_N[6].IMUX_IMUX[14]</td></tr>

<tr><td>TSTAPUC405EXECRI[1]</td><td>in</td><td>CELL_N[6].IMUX_IMUX[13]</td></tr>

<tr><td>TSTAPUC405EXECRI[0]</td><td>in</td><td>CELL_N[6].IMUX_IMUX[12]</td></tr>

<tr><td>TSTAPUC405EXELDDEPENDI</td><td>in</td><td>CELL_E[22].IMUX_IMUX[5]</td></tr>

<tr><td>TSTAPUC405EXENONBLOCKINGMCOI</td><td>in</td><td>CELL_E[21].IMUX_IMUX[6]</td></tr>

<tr><td>TSTAPUC405EXERESULTI[31]</td><td>in</td><td>CELL_N[0].IMUX_IMUX[11]</td></tr>

<tr><td>TSTAPUC405EXERESULTI[30]</td><td>in</td><td>CELL_N[0].IMUX_IMUX[10]</td></tr>

<tr><td>TSTAPUC405EXERESULTI[29]</td><td>in</td><td>CELL_N[0].IMUX_IMUX[9]</td></tr>

<tr><td>TSTAPUC405EXERESULTI[28]</td><td>in</td><td>CELL_N[0].IMUX_IMUX[8]</td></tr>

<tr><td>TSTAPUC405EXERESULTI[27]</td><td>in</td><td>CELL_N[1].IMUX_IMUX[15]</td></tr>

<tr><td>TSTAPUC405EXERESULTI[26]</td><td>in</td><td>CELL_N[1].IMUX_IMUX[14]</td></tr>

<tr><td>TSTAPUC405EXERESULTI[25]</td><td>in</td><td>CELL_N[1].IMUX_IMUX[13]</td></tr>

<tr><td>TSTAPUC405EXERESULTI[24]</td><td>in</td><td>CELL_N[1].IMUX_IMUX[12]</td></tr>

<tr><td>TSTAPUC405EXERESULTI[23]</td><td>in</td><td>CELL_N[1].IMUX_IMUX[11]</td></tr>

<tr><td>TSTAPUC405EXERESULTI[22]</td><td>in</td><td>CELL_N[1].IMUX_IMUX[10]</td></tr>

<tr><td>TSTAPUC405EXERESULTI[21]</td><td>in</td><td>CELL_N[1].IMUX_IMUX[9]</td></tr>

<tr><td>TSTAPUC405EXERESULTI[20]</td><td>in</td><td>CELL_N[1].IMUX_IMUX[8]</td></tr>

<tr><td>TSTAPUC405EXERESULTI[19]</td><td>in</td><td>CELL_N[2].IMUX_IMUX[15]</td></tr>

<tr><td>TSTAPUC405EXERESULTI[18]</td><td>in</td><td>CELL_N[2].IMUX_IMUX[14]</td></tr>

<tr><td>TSTAPUC405EXERESULTI[17]</td><td>in</td><td>CELL_N[2].IMUX_IMUX[13]</td></tr>

<tr><td>TSTAPUC405EXERESULTI[16]</td><td>in</td><td>CELL_N[2].IMUX_IMUX[12]</td></tr>

<tr><td>TSTAPUC405EXERESULTI[15]</td><td>in</td><td>CELL_N[3].IMUX_IMUX[12]</td></tr>

<tr><td>TSTAPUC405EXERESULTI[14]</td><td>in</td><td>CELL_N[3].IMUX_IMUX[11]</td></tr>

<tr><td>TSTAPUC405EXERESULTI[13]</td><td>in</td><td>CELL_N[3].IMUX_IMUX[10]</td></tr>

<tr><td>TSTAPUC405EXERESULTI[12]</td><td>in</td><td>CELL_N[3].IMUX_IMUX[9]</td></tr>

<tr><td>TSTAPUC405EXERESULTI[11]</td><td>in</td><td>CELL_N[4].IMUX_IMUX[8]</td></tr>

<tr><td>TSTAPUC405EXERESULTI[10]</td><td>in</td><td>CELL_N[4].IMUX_IMUX[7]</td></tr>

<tr><td>TSTAPUC405EXERESULTI[9]</td><td>in</td><td>CELL_N[4].IMUX_IMUX[6]</td></tr>

<tr><td>TSTAPUC405EXERESULTI[8]</td><td>in</td><td>CELL_N[4].IMUX_IMUX[5]</td></tr>

<tr><td>TSTAPUC405EXERESULTI[7]</td><td>in</td><td>CELL_N[5].IMUX_IMUX[8]</td></tr>

<tr><td>TSTAPUC405EXERESULTI[6]</td><td>in</td><td>CELL_N[5].IMUX_IMUX[7]</td></tr>

<tr><td>TSTAPUC405EXERESULTI[5]</td><td>in</td><td>CELL_N[5].IMUX_IMUX[6]</td></tr>

<tr><td>TSTAPUC405EXERESULTI[4]</td><td>in</td><td>CELL_N[5].IMUX_IMUX[5]</td></tr>

<tr><td>TSTAPUC405EXERESULTI[3]</td><td>in</td><td>CELL_N[6].IMUX_IMUX[11]</td></tr>

<tr><td>TSTAPUC405EXERESULTI[2]</td><td>in</td><td>CELL_N[6].IMUX_IMUX[10]</td></tr>

<tr><td>TSTAPUC405EXERESULTI[1]</td><td>in</td><td>CELL_N[6].IMUX_IMUX[9]</td></tr>

<tr><td>TSTAPUC405EXERESULTI[0]</td><td>in</td><td>CELL_N[6].IMUX_IMUX[8]</td></tr>

<tr><td>TSTAPUC405EXEXERCAI</td><td>in</td><td>CELL_E[20].IMUX_IMUX[10]</td></tr>

<tr><td>TSTAPUC405EXEXEROVI</td><td>in</td><td>CELL_E[20].IMUX_IMUX[11]</td></tr>

<tr><td>TSTAPUC405FPUEXCEPTIONI</td><td>in</td><td>CELL_E[18].IMUX_IMUX[7]</td></tr>

<tr><td>TSTAPUC405LWBLDDEPENDI</td><td>in</td><td>CELL_E[22].IMUX_IMUX[7]</td></tr>

<tr><td>TSTAPUC405SLEEPREQI</td><td>in</td><td>CELL_E[22].IMUX_IMUX[4]</td></tr>

<tr><td>TSTAPUC405WBLDDEPENDI</td><td>in</td><td>CELL_E[22].IMUX_IMUX[6]</td></tr>

<tr><td>TSTC405APUDCDFULLI</td><td>in</td><td>CELL_E[21].IMUX_IMUX[8]</td></tr>

<tr><td>TSTC405APUDCDHOLDI</td><td>in</td><td>CELL_E[21].IMUX_IMUX[9]</td></tr>

<tr><td>TSTC405APUDCDINSTRUCTIONI[31]</td><td>in</td><td>CELL_E[8].IMUX_IMUX[15]</td></tr>

<tr><td>TSTC405APUDCDINSTRUCTIONI[30]</td><td>in</td><td>CELL_E[8].IMUX_IMUX[14]</td></tr>

<tr><td>TSTC405APUDCDINSTRUCTIONI[29]</td><td>in</td><td>CELL_E[8].IMUX_IMUX[13]</td></tr>

<tr><td>TSTC405APUDCDINSTRUCTIONI[28]</td><td>in</td><td>CELL_E[8].IMUX_IMUX[12]</td></tr>

<tr><td>TSTC405APUDCDINSTRUCTIONI[27]</td><td>in</td><td>CELL_E[9].IMUX_IMUX[15]</td></tr>

<tr><td>TSTC405APUDCDINSTRUCTIONI[26]</td><td>in</td><td>CELL_E[9].IMUX_IMUX[14]</td></tr>

<tr><td>TSTC405APUDCDINSTRUCTIONI[25]</td><td>in</td><td>CELL_E[9].IMUX_IMUX[13]</td></tr>

<tr><td>TSTC405APUDCDINSTRUCTIONI[24]</td><td>in</td><td>CELL_E[9].IMUX_IMUX[12]</td></tr>

<tr><td>TSTC405APUDCDINSTRUCTIONI[23]</td><td>in</td><td>CELL_E[10].IMUX_IMUX[12]</td></tr>

<tr><td>TSTC405APUDCDINSTRUCTIONI[22]</td><td>in</td><td>CELL_E[10].IMUX_IMUX[11]</td></tr>

<tr><td>TSTC405APUDCDINSTRUCTIONI[21]</td><td>in</td><td>CELL_E[10].IMUX_IMUX[10]</td></tr>

<tr><td>TSTC405APUDCDINSTRUCTIONI[20]</td><td>in</td><td>CELL_E[10].IMUX_IMUX[9]</td></tr>

<tr><td>TSTC405APUDCDINSTRUCTIONI[19]</td><td>in</td><td>CELL_E[11].IMUX_IMUX[11]</td></tr>

<tr><td>TSTC405APUDCDINSTRUCTIONI[18]</td><td>in</td><td>CELL_E[11].IMUX_IMUX[10]</td></tr>

<tr><td>TSTC405APUDCDINSTRUCTIONI[17]</td><td>in</td><td>CELL_E[11].IMUX_IMUX[9]</td></tr>

<tr><td>TSTC405APUDCDINSTRUCTIONI[16]</td><td>in</td><td>CELL_E[11].IMUX_IMUX[8]</td></tr>

<tr><td>TSTC405APUDCDINSTRUCTIONI[15]</td><td>in</td><td>CELL_E[12].IMUX_IMUX[11]</td></tr>

<tr><td>TSTC405APUDCDINSTRUCTIONI[14]</td><td>in</td><td>CELL_E[12].IMUX_IMUX[10]</td></tr>

<tr><td>TSTC405APUDCDINSTRUCTIONI[13]</td><td>in</td><td>CELL_E[12].IMUX_IMUX[9]</td></tr>

<tr><td>TSTC405APUDCDINSTRUCTIONI[12]</td><td>in</td><td>CELL_E[12].IMUX_IMUX[8]</td></tr>

<tr><td>TSTC405APUDCDINSTRUCTIONI[11]</td><td>in</td><td>CELL_E[13].IMUX_IMUX[15]</td></tr>

<tr><td>TSTC405APUDCDINSTRUCTIONI[10]</td><td>in</td><td>CELL_E[13].IMUX_IMUX[14]</td></tr>

<tr><td>TSTC405APUDCDINSTRUCTIONI[9]</td><td>in</td><td>CELL_E[13].IMUX_IMUX[13]</td></tr>

<tr><td>TSTC405APUDCDINSTRUCTIONI[8]</td><td>in</td><td>CELL_E[13].IMUX_IMUX[12]</td></tr>

<tr><td>TSTC405APUDCDINSTRUCTIONI[7]</td><td>in</td><td>CELL_E[13].IMUX_IMUX[11]</td></tr>

<tr><td>TSTC405APUDCDINSTRUCTIONI[6]</td><td>in</td><td>CELL_E[13].IMUX_IMUX[10]</td></tr>

<tr><td>TSTC405APUDCDINSTRUCTIONI[5]</td><td>in</td><td>CELL_E[13].IMUX_IMUX[9]</td></tr>

<tr><td>TSTC405APUDCDINSTRUCTIONI[4]</td><td>in</td><td>CELL_E[13].IMUX_IMUX[8]</td></tr>

<tr><td>TSTC405APUDCDINSTRUCTIONI[3]</td><td>in</td><td>CELL_E[14].IMUX_IMUX[16]</td></tr>

<tr><td>TSTC405APUDCDINSTRUCTIONI[2]</td><td>in</td><td>CELL_E[14].IMUX_IMUX[15]</td></tr>

<tr><td>TSTC405APUDCDINSTRUCTIONI[1]</td><td>in</td><td>CELL_E[14].IMUX_IMUX[14]</td></tr>

<tr><td>TSTC405APUDCDINSTRUCTIONI[0]</td><td>in</td><td>CELL_E[14].IMUX_IMUX[13]</td></tr>

<tr><td>TSTC405APUEXEFLUSHI</td><td>in</td><td>CELL_E[21].IMUX_IMUX[10]</td></tr>

<tr><td>TSTC405APUEXEHOLDI</td><td>in</td><td>CELL_E[21].IMUX_IMUX[11]</td></tr>

<tr><td>TSTC405APUEXELOADDBUSI[31]</td><td>in</td><td>CELL_E[1].IMUX_IMUX[19]</td></tr>

<tr><td>TSTC405APUEXELOADDBUSI[30]</td><td>in</td><td>CELL_E[1].IMUX_IMUX[18]</td></tr>

<tr><td>TSTC405APUEXELOADDBUSI[29]</td><td>in</td><td>CELL_E[1].IMUX_IMUX[17]</td></tr>

<tr><td>TSTC405APUEXELOADDBUSI[28]</td><td>in</td><td>CELL_E[1].IMUX_IMUX[16]</td></tr>

<tr><td>TSTC405APUEXELOADDBUSI[27]</td><td>in</td><td>CELL_E[2].IMUX_IMUX[15]</td></tr>

<tr><td>TSTC405APUEXELOADDBUSI[26]</td><td>in</td><td>CELL_E[2].IMUX_IMUX[14]</td></tr>

<tr><td>TSTC405APUEXELOADDBUSI[25]</td><td>in</td><td>CELL_E[2].IMUX_IMUX[13]</td></tr>

<tr><td>TSTC405APUEXELOADDBUSI[24]</td><td>in</td><td>CELL_E[2].IMUX_IMUX[12]</td></tr>

<tr><td>TSTC405APUEXELOADDBUSI[23]</td><td>in</td><td>CELL_E[2].IMUX_IMUX[11]</td></tr>

<tr><td>TSTC405APUEXELOADDBUSI[22]</td><td>in</td><td>CELL_E[2].IMUX_IMUX[10]</td></tr>

<tr><td>TSTC405APUEXELOADDBUSI[21]</td><td>in</td><td>CELL_E[2].IMUX_IMUX[9]</td></tr>

<tr><td>TSTC405APUEXELOADDBUSI[20]</td><td>in</td><td>CELL_E[2].IMUX_IMUX[8]</td></tr>

<tr><td>TSTC405APUEXELOADDBUSI[19]</td><td>in</td><td>CELL_E[3].IMUX_IMUX[15]</td></tr>

<tr><td>TSTC405APUEXELOADDBUSI[18]</td><td>in</td><td>CELL_E[3].IMUX_IMUX[14]</td></tr>

<tr><td>TSTC405APUEXELOADDBUSI[17]</td><td>in</td><td>CELL_E[3].IMUX_IMUX[13]</td></tr>

<tr><td>TSTC405APUEXELOADDBUSI[16]</td><td>in</td><td>CELL_E[3].IMUX_IMUX[12]</td></tr>

<tr><td>TSTC405APUEXELOADDBUSI[15]</td><td>in</td><td>CELL_E[4].IMUX_IMUX[15]</td></tr>

<tr><td>TSTC405APUEXELOADDBUSI[14]</td><td>in</td><td>CELL_E[4].IMUX_IMUX[14]</td></tr>

<tr><td>TSTC405APUEXELOADDBUSI[13]</td><td>in</td><td>CELL_E[4].IMUX_IMUX[13]</td></tr>

<tr><td>TSTC405APUEXELOADDBUSI[12]</td><td>in</td><td>CELL_E[4].IMUX_IMUX[12]</td></tr>

<tr><td>TSTC405APUEXELOADDBUSI[11]</td><td>in</td><td>CELL_E[5].IMUX_IMUX[15]</td></tr>

<tr><td>TSTC405APUEXELOADDBUSI[10]</td><td>in</td><td>CELL_E[5].IMUX_IMUX[14]</td></tr>

<tr><td>TSTC405APUEXELOADDBUSI[9]</td><td>in</td><td>CELL_E[5].IMUX_IMUX[13]</td></tr>

<tr><td>TSTC405APUEXELOADDBUSI[8]</td><td>in</td><td>CELL_E[5].IMUX_IMUX[12]</td></tr>

<tr><td>TSTC405APUEXELOADDBUSI[7]</td><td>in</td><td>CELL_E[6].IMUX_IMUX[15]</td></tr>

<tr><td>TSTC405APUEXELOADDBUSI[6]</td><td>in</td><td>CELL_E[6].IMUX_IMUX[14]</td></tr>

<tr><td>TSTC405APUEXELOADDBUSI[5]</td><td>in</td><td>CELL_E[6].IMUX_IMUX[13]</td></tr>

<tr><td>TSTC405APUEXELOADDBUSI[4]</td><td>in</td><td>CELL_E[6].IMUX_IMUX[12]</td></tr>

<tr><td>TSTC405APUEXELOADDBUSI[3]</td><td>in</td><td>CELL_E[7].IMUX_IMUX[15]</td></tr>

<tr><td>TSTC405APUEXELOADDBUSI[2]</td><td>in</td><td>CELL_E[7].IMUX_IMUX[14]</td></tr>

<tr><td>TSTC405APUEXELOADDBUSI[1]</td><td>in</td><td>CELL_E[7].IMUX_IMUX[13]</td></tr>

<tr><td>TSTC405APUEXELOADDBUSI[0]</td><td>in</td><td>CELL_E[7].IMUX_IMUX[12]</td></tr>

<tr><td>TSTC405APUEXELOADDVALIDI</td><td>in</td><td>CELL_E[22].IMUX_IMUX[8]</td></tr>

<tr><td>TSTC405APUEXERADATAI[31]</td><td>in</td><td>CELL_E[8].IMUX_IMUX[19]</td></tr>

<tr><td>TSTC405APUEXERADATAI[30]</td><td>in</td><td>CELL_E[8].IMUX_IMUX[18]</td></tr>

<tr><td>TSTC405APUEXERADATAI[29]</td><td>in</td><td>CELL_E[8].IMUX_IMUX[17]</td></tr>

<tr><td>TSTC405APUEXERADATAI[28]</td><td>in</td><td>CELL_E[8].IMUX_IMUX[16]</td></tr>

<tr><td>TSTC405APUEXERADATAI[27]</td><td>in</td><td>CELL_E[9].IMUX_IMUX[19]</td></tr>

<tr><td>TSTC405APUEXERADATAI[26]</td><td>in</td><td>CELL_E[9].IMUX_IMUX[18]</td></tr>

<tr><td>TSTC405APUEXERADATAI[25]</td><td>in</td><td>CELL_E[9].IMUX_IMUX[17]</td></tr>

<tr><td>TSTC405APUEXERADATAI[24]</td><td>in</td><td>CELL_E[9].IMUX_IMUX[16]</td></tr>

<tr><td>TSTC405APUEXERADATAI[23]</td><td>in</td><td>CELL_E[10].IMUX_IMUX[16]</td></tr>

<tr><td>TSTC405APUEXERADATAI[22]</td><td>in</td><td>CELL_E[10].IMUX_IMUX[15]</td></tr>

<tr><td>TSTC405APUEXERADATAI[21]</td><td>in</td><td>CELL_E[10].IMUX_IMUX[14]</td></tr>

<tr><td>TSTC405APUEXERADATAI[20]</td><td>in</td><td>CELL_E[10].IMUX_IMUX[13]</td></tr>

<tr><td>TSTC405APUEXERADATAI[19]</td><td>in</td><td>CELL_E[11].IMUX_IMUX[19]</td></tr>

<tr><td>TSTC405APUEXERADATAI[18]</td><td>in</td><td>CELL_E[11].IMUX_IMUX[18]</td></tr>

<tr><td>TSTC405APUEXERADATAI[17]</td><td>in</td><td>CELL_E[11].IMUX_IMUX[17]</td></tr>

<tr><td>TSTC405APUEXERADATAI[16]</td><td>in</td><td>CELL_E[11].IMUX_IMUX[16]</td></tr>

<tr><td>TSTC405APUEXERADATAI[15]</td><td>in</td><td>CELL_E[12].IMUX_IMUX[19]</td></tr>

<tr><td>TSTC405APUEXERADATAI[14]</td><td>in</td><td>CELL_E[12].IMUX_IMUX[18]</td></tr>

<tr><td>TSTC405APUEXERADATAI[13]</td><td>in</td><td>CELL_E[12].IMUX_IMUX[17]</td></tr>

<tr><td>TSTC405APUEXERADATAI[12]</td><td>in</td><td>CELL_E[12].IMUX_IMUX[16]</td></tr>

<tr><td>TSTC405APUEXERADATAI[11]</td><td>in</td><td>CELL_E[13].IMUX_IMUX[19]</td></tr>

<tr><td>TSTC405APUEXERADATAI[10]</td><td>in</td><td>CELL_E[13].IMUX_IMUX[18]</td></tr>

<tr><td>TSTC405APUEXERADATAI[9]</td><td>in</td><td>CELL_E[13].IMUX_IMUX[17]</td></tr>

<tr><td>TSTC405APUEXERADATAI[8]</td><td>in</td><td>CELL_E[13].IMUX_IMUX[16]</td></tr>

<tr><td>TSTC405APUEXERADATAI[7]</td><td>in</td><td>CELL_E[14].IMUX_IMUX[12]</td></tr>

<tr><td>TSTC405APUEXERADATAI[6]</td><td>in</td><td>CELL_E[14].IMUX_IMUX[11]</td></tr>

<tr><td>TSTC405APUEXERADATAI[5]</td><td>in</td><td>CELL_E[14].IMUX_IMUX[10]</td></tr>

<tr><td>TSTC405APUEXERADATAI[4]</td><td>in</td><td>CELL_E[14].IMUX_IMUX[9]</td></tr>

<tr><td>TSTC405APUEXERADATAI[3]</td><td>in</td><td>CELL_E[14].IMUX_IMUX[8]</td></tr>

<tr><td>TSTC405APUEXERADATAI[2]</td><td>in</td><td>CELL_E[14].IMUX_IMUX[7]</td></tr>

<tr><td>TSTC405APUEXERADATAI[1]</td><td>in</td><td>CELL_E[14].IMUX_IMUX[6]</td></tr>

<tr><td>TSTC405APUEXERADATAI[0]</td><td>in</td><td>CELL_E[14].IMUX_IMUX[5]</td></tr>

<tr><td>TSTC405APUEXERBDATAI[31]</td><td>in</td><td>CELL_E[1].IMUX_IMUX[15]</td></tr>

<tr><td>TSTC405APUEXERBDATAI[30]</td><td>in</td><td>CELL_E[1].IMUX_IMUX[14]</td></tr>

<tr><td>TSTC405APUEXERBDATAI[29]</td><td>in</td><td>CELL_E[1].IMUX_IMUX[13]</td></tr>

<tr><td>TSTC405APUEXERBDATAI[28]</td><td>in</td><td>CELL_E[1].IMUX_IMUX[12]</td></tr>

<tr><td>TSTC405APUEXERBDATAI[27]</td><td>in</td><td>CELL_E[1].IMUX_IMUX[11]</td></tr>

<tr><td>TSTC405APUEXERBDATAI[26]</td><td>in</td><td>CELL_E[1].IMUX_IMUX[10]</td></tr>

<tr><td>TSTC405APUEXERBDATAI[25]</td><td>in</td><td>CELL_E[1].IMUX_IMUX[9]</td></tr>

<tr><td>TSTC405APUEXERBDATAI[24]</td><td>in</td><td>CELL_E[1].IMUX_IMUX[8]</td></tr>

<tr><td>TSTC405APUEXERBDATAI[23]</td><td>in</td><td>CELL_E[2].IMUX_IMUX[19]</td></tr>

<tr><td>TSTC405APUEXERBDATAI[22]</td><td>in</td><td>CELL_E[2].IMUX_IMUX[18]</td></tr>

<tr><td>TSTC405APUEXERBDATAI[21]</td><td>in</td><td>CELL_E[2].IMUX_IMUX[17]</td></tr>

<tr><td>TSTC405APUEXERBDATAI[20]</td><td>in</td><td>CELL_E[2].IMUX_IMUX[16]</td></tr>

<tr><td>TSTC405APUEXERBDATAI[19]</td><td>in</td><td>CELL_E[3].IMUX_IMUX[19]</td></tr>

<tr><td>TSTC405APUEXERBDATAI[18]</td><td>in</td><td>CELL_E[3].IMUX_IMUX[18]</td></tr>

<tr><td>TSTC405APUEXERBDATAI[17]</td><td>in</td><td>CELL_E[3].IMUX_IMUX[17]</td></tr>

<tr><td>TSTC405APUEXERBDATAI[16]</td><td>in</td><td>CELL_E[3].IMUX_IMUX[16]</td></tr>

<tr><td>TSTC405APUEXERBDATAI[15]</td><td>in</td><td>CELL_E[4].IMUX_IMUX[19]</td></tr>

<tr><td>TSTC405APUEXERBDATAI[14]</td><td>in</td><td>CELL_E[4].IMUX_IMUX[18]</td></tr>

<tr><td>TSTC405APUEXERBDATAI[13]</td><td>in</td><td>CELL_E[4].IMUX_IMUX[17]</td></tr>

<tr><td>TSTC405APUEXERBDATAI[12]</td><td>in</td><td>CELL_E[4].IMUX_IMUX[16]</td></tr>

<tr><td>TSTC405APUEXERBDATAI[11]</td><td>in</td><td>CELL_E[5].IMUX_IMUX[19]</td></tr>

<tr><td>TSTC405APUEXERBDATAI[10]</td><td>in</td><td>CELL_E[5].IMUX_IMUX[18]</td></tr>

<tr><td>TSTC405APUEXERBDATAI[9]</td><td>in</td><td>CELL_E[5].IMUX_IMUX[17]</td></tr>

<tr><td>TSTC405APUEXERBDATAI[8]</td><td>in</td><td>CELL_E[5].IMUX_IMUX[16]</td></tr>

<tr><td>TSTC405APUEXERBDATAI[7]</td><td>in</td><td>CELL_E[6].IMUX_IMUX[19]</td></tr>

<tr><td>TSTC405APUEXERBDATAI[6]</td><td>in</td><td>CELL_E[6].IMUX_IMUX[18]</td></tr>

<tr><td>TSTC405APUEXERBDATAI[5]</td><td>in</td><td>CELL_E[6].IMUX_IMUX[17]</td></tr>

<tr><td>TSTC405APUEXERBDATAI[4]</td><td>in</td><td>CELL_E[6].IMUX_IMUX[16]</td></tr>

<tr><td>TSTC405APUEXERBDATAI[3]</td><td>in</td><td>CELL_E[7].IMUX_IMUX[19]</td></tr>

<tr><td>TSTC405APUEXERBDATAI[2]</td><td>in</td><td>CELL_E[7].IMUX_IMUX[18]</td></tr>

<tr><td>TSTC405APUEXERBDATAI[1]</td><td>in</td><td>CELL_E[7].IMUX_IMUX[17]</td></tr>

<tr><td>TSTC405APUEXERBDATAI[0]</td><td>in</td><td>CELL_E[7].IMUX_IMUX[16]</td></tr>

<tr><td>TSTC405APUEXEWDCNTI[1]</td><td>in</td><td>CELL_E[23].IMUX_IMUX[9]</td></tr>

<tr><td>TSTC405APUEXEWDCNTI[0]</td><td>in</td><td>CELL_E[23].IMUX_IMUX[8]</td></tr>

<tr><td>TSTC405APUMSRFE0I</td><td>in</td><td>CELL_E[23].IMUX_IMUX[10]</td></tr>

<tr><td>TSTC405APUMSRFE1I</td><td>in</td><td>CELL_E[23].IMUX_IMUX[11]</td></tr>

<tr><td>TSTC405APUWBBYTEENI[3]</td><td>in</td><td>CELL_E[0].IMUX_IMUX[13]</td></tr>

<tr><td>TSTC405APUWBBYTEENI[2]</td><td>in</td><td>CELL_E[0].IMUX_IMUX[12]</td></tr>

<tr><td>TSTC405APUWBBYTEENI[1]</td><td>in</td><td>CELL_E[0].IMUX_IMUX[11]</td></tr>

<tr><td>TSTC405APUWBBYTEENI[0]</td><td>in</td><td>CELL_E[0].IMUX_IMUX[10]</td></tr>

<tr><td>TSTC405APUWBENDIANI</td><td>in</td><td>CELL_E[22].IMUX_IMUX[9]</td></tr>

<tr><td>TSTC405APUWBFLUSHI</td><td>in</td><td>CELL_E[22].IMUX_IMUX[10]</td></tr>

<tr><td>TSTC405APUWBHOLDI</td><td>in</td><td>CELL_E[22].IMUX_IMUX[11]</td></tr>

<tr><td>TSTC405APUXERCAI</td><td>in</td><td>CELL_E[20].IMUX_IMUX[5]</td></tr>

<tr><td>LSSDCE0A</td><td>in</td><td>~CELL_W[15].IMUX_CE_OPTINV[0]</td></tr>

<tr><td>LSSDCE0CNTLPOINT</td><td>in</td><td>~CELL_W[14].IMUX_CE_OPTINV[3]</td></tr>

<tr><td>LSSDCE0SCAN</td><td>in</td><td>~CELL_W[14].IMUX_CE_OPTINV[2]</td></tr>

<tr><td>LSSDCE0TESTM3</td><td>in</td><td>~CELL_W[14].IMUX_CE_OPTINV[1]</td></tr>

<tr><td>LSSDCE1B</td><td>in</td><td>CELL_W[15].IMUX_IMUX[16]</td></tr>

<tr><td>LSSDCE1C1</td><td>in</td><td>CELL_W[9].IMUX_IMUX[13]</td></tr>

<tr><td>LSSDCE1C3BIST</td><td>in</td><td>CELL_W[12].IMUX_IMUX[6]</td></tr>

<tr><td>LSSDCE1CA1</td><td>in</td><td>CELL_W[9].IMUX_IMUX[14]</td></tr>

<tr><td>LSSDCE1CRAM</td><td>in</td><td>CELL_W[12].IMUX_IMUX[5]</td></tr>

<tr><td>LSSDSCANIN[15]</td><td>in</td><td>~CELL_W[12].IMUX_CE_OPTINV[3]</td></tr>

<tr><td>LSSDSCANIN[14]</td><td>in</td><td>~CELL_W[12].IMUX_CE_OPTINV[2]</td></tr>

<tr><td>LSSDSCANIN[13]</td><td>in</td><td>~CELL_W[12].IMUX_CE_OPTINV[1]</td></tr>

<tr><td>LSSDSCANIN[12]</td><td>in</td><td>~CELL_W[12].IMUX_CE_OPTINV[0]</td></tr>

<tr><td>LSSDSCANIN[11]</td><td>in</td><td>~CELL_W[11].IMUX_CE_OPTINV[3]</td></tr>

<tr><td>LSSDSCANIN[10]</td><td>in</td><td>~CELL_W[11].IMUX_CE_OPTINV[2]</td></tr>

<tr><td>LSSDSCANIN[9]</td><td>in</td><td>~CELL_W[11].IMUX_CE_OPTINV[1]</td></tr>

<tr><td>LSSDSCANIN[8]</td><td>in</td><td>~CELL_W[11].IMUX_CE_OPTINV[0]</td></tr>

<tr><td>LSSDSCANIN[7]</td><td>in</td><td>~CELL_W[10].IMUX_CE_OPTINV[3]</td></tr>

<tr><td>LSSDSCANIN[6]</td><td>in</td><td>~CELL_W[10].IMUX_CE_OPTINV[2]</td></tr>

<tr><td>LSSDSCANIN[5]</td><td>in</td><td>~CELL_W[10].IMUX_CE_OPTINV[1]</td></tr>

<tr><td>LSSDSCANIN[4]</td><td>in</td><td>~CELL_W[10].IMUX_CE_OPTINV[0]</td></tr>

<tr><td>LSSDSCANIN[3]</td><td>in</td><td>~CELL_W[9].IMUX_CE_OPTINV[3]</td></tr>

<tr><td>LSSDSCANIN[2]</td><td>in</td><td>~CELL_W[9].IMUX_CE_OPTINV[2]</td></tr>

<tr><td>LSSDSCANIN[1]</td><td>in</td><td>~CELL_W[9].IMUX_CE_OPTINV[1]</td></tr>

<tr><td>LSSDSCANIN[0]</td><td>in</td><td>~CELL_W[9].IMUX_CE_OPTINV[0]</td></tr>

<tr><td>TESTSELI</td><td>in</td><td>~CELL_W[7].IMUX_CE_OPTINV[1]</td></tr>

<tr><td>TIEC405CLOCKENABLE</td><td>in</td><td>CELL_W[9].IMUX_IMUX[7]</td></tr>

<tr><td>TIEC405CLOCKSELECTS[1]</td><td>in</td><td>~CELL_S[6].IMUX_SR_OPTINV[1]</td></tr>

<tr><td>TIEC405CLOCKSELECTS[0]</td><td>in</td><td>~CELL_S[6].IMUX_SR_OPTINV[0]</td></tr>

<tr><td>TIEC405DCUMARGIN</td><td>in</td><td>~CELL_S[6].IMUX_CE_OPTINV[1]</td></tr>

<tr><td>TIEC405DETERMINISTICMULT</td><td>in</td><td>~CELL_S[2].IMUX_CE_OPTINV[0]</td></tr>

<tr><td>TIEC405DISOPERANDFWD</td><td>in</td><td>~CELL_S[2].IMUX_CE_OPTINV[1]</td></tr>

<tr><td>TIEC405DUTYENABLE</td><td>in</td><td>CELL_W[9].IMUX_IMUX[8]</td></tr>

<tr><td>TIEC405ICUMARGIN</td><td>in</td><td>~CELL_S[6].IMUX_CE_OPTINV[0]</td></tr>

<tr><td>TIEC405MMUEN</td><td>in</td><td>~CELL_S[2].IMUX_CE_OPTINV[2]</td></tr>

<tr><td>TIEC405TAGMARGIN</td><td>in</td><td>~CELL_S[6].IMUX_CE_OPTINV[2]</td></tr>

<tr><td>TIEC405TLBMARGIN</td><td>in</td><td>~CELL_S[6].IMUX_CE_OPTINV[3]</td></tr>

<tr><td>TIEPVRBIT[31]</td><td>in</td><td>~CELL_W[8].IMUX_CE_OPTINV[3]</td></tr>

<tr><td>TIEPVRBIT[30]</td><td>in</td><td>~CELL_W[8].IMUX_CE_OPTINV[2]</td></tr>

<tr><td>TIEPVRBIT[29]</td><td>in</td><td>~CELL_W[8].IMUX_CE_OPTINV[1]</td></tr>

<tr><td>TIEPVRBIT[28]</td><td>in</td><td>~CELL_W[8].IMUX_CE_OPTINV[0]</td></tr>

<tr><td>TIEPVRBIT[27]</td><td>in</td><td>CELL_W[19].IMUX_IMUX[18]</td></tr>

<tr><td>TIEPVRBIT[26]</td><td>in</td><td>CELL_W[19].IMUX_IMUX[17]</td></tr>

<tr><td>TIEPVRBIT[25]</td><td>in</td><td>CELL_W[19].IMUX_IMUX[16]</td></tr>

<tr><td>TIEPVRBIT[24]</td><td>in</td><td>CELL_W[19].IMUX_IMUX[15]</td></tr>

<tr><td>TIEPVRBIT[23]</td><td>in</td><td>CELL_W[18].IMUX_IMUX[18]</td></tr>

<tr><td>TIEPVRBIT[22]</td><td>in</td><td>CELL_W[18].IMUX_IMUX[17]</td></tr>

<tr><td>TIEPVRBIT[21]</td><td>in</td><td>CELL_W[18].IMUX_IMUX[16]</td></tr>

<tr><td>TIEPVRBIT[20]</td><td>in</td><td>CELL_W[18].IMUX_IMUX[15]</td></tr>

<tr><td>TIEPVRBIT[19]</td><td>in</td><td>CELL_W[17].IMUX_IMUX[19]</td></tr>

<tr><td>TIEPVRBIT[18]</td><td>in</td><td>CELL_W[17].IMUX_IMUX[18]</td></tr>

<tr><td>TIEPVRBIT[17]</td><td>in</td><td>CELL_W[17].IMUX_IMUX[17]</td></tr>

<tr><td>TIEPVRBIT[16]</td><td>in</td><td>CELL_W[17].IMUX_IMUX[16]</td></tr>

<tr><td>TIEPVRBIT[15]</td><td>in</td><td>CELL_W[16].IMUX_IMUX[19]</td></tr>

<tr><td>TIEPVRBIT[14]</td><td>in</td><td>CELL_W[16].IMUX_IMUX[18]</td></tr>

<tr><td>TIEPVRBIT[13]</td><td>in</td><td>CELL_W[16].IMUX_IMUX[17]</td></tr>

<tr><td>TIEPVRBIT[12]</td><td>in</td><td>CELL_W[16].IMUX_IMUX[16]</td></tr>

<tr><td>TIEPVRBIT[11]</td><td>in</td><td>~CELL_W[13].IMUX_CE_OPTINV[3]</td></tr>

<tr><td>TIEPVRBIT[10]</td><td>in</td><td>~CELL_W[13].IMUX_CE_OPTINV[2]</td></tr>

<tr><td>TIEPVRBIT[9]</td><td>in</td><td>~CELL_W[13].IMUX_CE_OPTINV[1]</td></tr>

<tr><td>TIEPVRBIT[8]</td><td>in</td><td>~CELL_W[13].IMUX_CE_OPTINV[0]</td></tr>

<tr><td>TIEPVRBIT[7]</td><td>in</td><td>CELL_W[21].IMUX_IMUX[18]</td></tr>

<tr><td>TIEPVRBIT[6]</td><td>in</td><td>CELL_W[21].IMUX_IMUX[17]</td></tr>

<tr><td>TIEPVRBIT[5]</td><td>in</td><td>CELL_W[21].IMUX_IMUX[16]</td></tr>

<tr><td>TIEPVRBIT[4]</td><td>in</td><td>CELL_W[21].IMUX_IMUX[15]</td></tr>

<tr><td>TIEPVRBIT[3]</td><td>in</td><td>CELL_W[20].IMUX_IMUX[18]</td></tr>

<tr><td>TIEPVRBIT[2]</td><td>in</td><td>CELL_W[20].IMUX_IMUX[17]</td></tr>

<tr><td>TIEPVRBIT[1]</td><td>in</td><td>CELL_W[20].IMUX_IMUX[16]</td></tr>

<tr><td>TIEPVRBIT[0]</td><td>in</td><td>CELL_W[20].IMUX_IMUX[15]</td></tr>

<tr><td>TSTCLKINACTI</td><td>in</td><td>CELL_W[10].IMUX_IMUX[12]</td></tr>

<tr><td>TSTCPUCLKENI</td><td>in</td><td>CELL_W[10].IMUX_IMUX[11]</td></tr>

<tr><td>TSTJTAGENI</td><td>in</td><td>CELL_W[10].IMUX_IMUX[14]</td></tr>

<tr><td>TSTRESETCHIPI</td><td>in</td><td>CELL_W[11].IMUX_IMUX[9]</td></tr>

<tr><td>TSTRESETCOREI</td><td>in</td><td>CELL_W[10].IMUX_IMUX[15]</td></tr>

<tr><td>TSTRESETSYSI</td><td>in</td><td>CELL_W[11].IMUX_IMUX[10]</td></tr>

<tr><td>TSTSEPPCEMACI</td><td>in</td><td>~CELL_S[6].IMUX_SR_OPTINV[3]</td></tr>

<tr><td>TSTSIGASKETI[1]</td><td>in</td><td>CELL_W[20].IMUX_IMUX[14]</td></tr>

<tr><td>TSTSIGASKETI[0]</td><td>in</td><td>CELL_W[20].IMUX_IMUX[13]</td></tr>

<tr><td>TSTTIMERENI</td><td>in</td><td>CELL_W[10].IMUX_IMUX[13]</td></tr>

<tr><td>TSTTRSTNEGI</td><td>in</td><td>CELL_W[22].IMUX_IMUX[16]</td></tr>

<tr><td>TSTUSECPMCLKSELI</td><td>in</td><td>~CELL_W[7].IMUX_CE_OPTINV[3]</td></tr>

<tr><td>BISTCE0CONTINUE</td><td>in</td><td>~CELL_W[14].IMUX_CE_OPTINV[0]</td></tr>

<tr><td>BISTCE0DIAGSHIFTSEL</td><td>in</td><td>~CELL_W[15].IMUX_CE_OPTINV[2]</td></tr>

<tr><td>BISTCE0LOADIN</td><td>in</td><td>~CELL_W[11].IMUX_SR_OPTINV[0]</td></tr>

<tr><td>BISTCE0LOADOPCODE</td><td>in</td><td>~CELL_W[15].IMUX_CE_OPTINV[3]</td></tr>

<tr><td>BISTCE0TESTM1</td><td>in</td><td>~CELL_W[15].IMUX_CE_OPTINV[1]</td></tr>

<tr><td>C405TESTRESERVE1</td><td>in</td><td>~CELL_W[11].IMUX_SR_OPTINV[1]</td></tr>

<tr><td>C405TESTRESERVE2</td><td>in</td><td>~CELL_W[11].IMUX_SR_OPTINV[2]</td></tr>

<tr><td>C405CPMCLOCKFB</td><td>out</td><td>CELL_E[12].OUT_SEC_TMIN[3]</td></tr>

<tr><td>C405CPMCORESLEEPREQ</td><td>out</td><td>CELL_W[8].OUT_BEST_TMIN[7]</td></tr>

<tr><td>C405CPMMSRCE</td><td>out</td><td>CELL_W[8].OUT_SEC_TMIN[0]</td></tr>

<tr><td>C405CPMMSREE</td><td>out</td><td>CELL_W[8].OUT_SEC_TMIN[1]</td></tr>

<tr><td>C405CPMTIMERIRQ</td><td>out</td><td>CELL_W[8].OUT_SEC_TMIN[2]</td></tr>

<tr><td>C405CPMTIMERRESETREQ</td><td>out</td><td>CELL_W[8].OUT_SEC_TMIN[3]</td></tr>

<tr><td>C405RSTCHIPRESETREQ</td><td>out</td><td>CELL_W[9].OUT_SEC_TMIN[1]</td></tr>

<tr><td>C405RSTCORERESETREQ</td><td>out</td><td>CELL_W[9].OUT_SEC_TMIN[2]</td></tr>

<tr><td>C405RSTSYSRESETREQ</td><td>out</td><td>CELL_W[9].OUT_SEC_TMIN[3]</td></tr>

<tr><td>C405PLBDCUABORT</td><td>out</td><td>CELL_E[15].OUT_BEST_TMIN[7]</td></tr>

<tr><td>C405PLBDCUABUS[31]</td><td>out</td><td>CELL_E[4].OUT_BEST_TMIN[7]</td></tr>

<tr><td>C405PLBDCUABUS[30]</td><td>out</td><td>CELL_E[4].OUT_BEST_TMIN[6]</td></tr>

<tr><td>C405PLBDCUABUS[29]</td><td>out</td><td>CELL_E[4].OUT_BEST_TMIN[5]</td></tr>

<tr><td>C405PLBDCUABUS[28]</td><td>out</td><td>CELL_E[4].OUT_BEST_TMIN[4]</td></tr>

<tr><td>C405PLBDCUABUS[27]</td><td>out</td><td>CELL_E[5].OUT_BEST_TMIN[7]</td></tr>

<tr><td>C405PLBDCUABUS[26]</td><td>out</td><td>CELL_E[5].OUT_BEST_TMIN[6]</td></tr>

<tr><td>C405PLBDCUABUS[25]</td><td>out</td><td>CELL_E[5].OUT_BEST_TMIN[5]</td></tr>

<tr><td>C405PLBDCUABUS[24]</td><td>out</td><td>CELL_E[5].OUT_BEST_TMIN[4]</td></tr>

<tr><td>C405PLBDCUABUS[23]</td><td>out</td><td>CELL_E[6].OUT_BEST_TMIN[7]</td></tr>

<tr><td>C405PLBDCUABUS[22]</td><td>out</td><td>CELL_E[6].OUT_BEST_TMIN[6]</td></tr>

<tr><td>C405PLBDCUABUS[21]</td><td>out</td><td>CELL_E[6].OUT_BEST_TMIN[5]</td></tr>

<tr><td>C405PLBDCUABUS[20]</td><td>out</td><td>CELL_E[6].OUT_BEST_TMIN[4]</td></tr>

<tr><td>C405PLBDCUABUS[19]</td><td>out</td><td>CELL_E[7].OUT_BEST_TMIN[7]</td></tr>

<tr><td>C405PLBDCUABUS[18]</td><td>out</td><td>CELL_E[7].OUT_BEST_TMIN[6]</td></tr>

<tr><td>C405PLBDCUABUS[17]</td><td>out</td><td>CELL_E[7].OUT_BEST_TMIN[5]</td></tr>

<tr><td>C405PLBDCUABUS[16]</td><td>out</td><td>CELL_E[7].OUT_BEST_TMIN[4]</td></tr>

<tr><td>C405PLBDCUABUS[15]</td><td>out</td><td>CELL_E[8].OUT_BEST_TMIN[7]</td></tr>

<tr><td>C405PLBDCUABUS[14]</td><td>out</td><td>CELL_E[8].OUT_BEST_TMIN[6]</td></tr>

<tr><td>C405PLBDCUABUS[13]</td><td>out</td><td>CELL_E[8].OUT_BEST_TMIN[5]</td></tr>

<tr><td>C405PLBDCUABUS[12]</td><td>out</td><td>CELL_E[8].OUT_BEST_TMIN[4]</td></tr>

<tr><td>C405PLBDCUABUS[11]</td><td>out</td><td>CELL_E[9].OUT_BEST_TMIN[7]</td></tr>

<tr><td>C405PLBDCUABUS[10]</td><td>out</td><td>CELL_E[9].OUT_BEST_TMIN[6]</td></tr>

<tr><td>C405PLBDCUABUS[9]</td><td>out</td><td>CELL_E[9].OUT_BEST_TMIN[5]</td></tr>

<tr><td>C405PLBDCUABUS[8]</td><td>out</td><td>CELL_E[9].OUT_BEST_TMIN[4]</td></tr>

<tr><td>C405PLBDCUABUS[7]</td><td>out</td><td>CELL_E[10].OUT_BEST_TMIN[7]</td></tr>

<tr><td>C405PLBDCUABUS[6]</td><td>out</td><td>CELL_E[10].OUT_BEST_TMIN[6]</td></tr>

<tr><td>C405PLBDCUABUS[5]</td><td>out</td><td>CELL_E[10].OUT_BEST_TMIN[5]</td></tr>

<tr><td>C405PLBDCUABUS[4]</td><td>out</td><td>CELL_E[10].OUT_BEST_TMIN[4]</td></tr>

<tr><td>C405PLBDCUABUS[3]</td><td>out</td><td>CELL_E[11].OUT_BEST_TMIN[7]</td></tr>

<tr><td>C405PLBDCUABUS[2]</td><td>out</td><td>CELL_E[11].OUT_BEST_TMIN[6]</td></tr>

<tr><td>C405PLBDCUABUS[1]</td><td>out</td><td>CELL_E[11].OUT_BEST_TMIN[5]</td></tr>

<tr><td>C405PLBDCUABUS[0]</td><td>out</td><td>CELL_E[11].OUT_BEST_TMIN[4]</td></tr>

<tr><td>C405PLBDCUBE[7]</td><td>out</td><td>CELL_E[2].OUT_BEST_TMIN[7]</td></tr>

<tr><td>C405PLBDCUBE[6]</td><td>out</td><td>CELL_E[2].OUT_BEST_TMIN[6]</td></tr>

<tr><td>C405PLBDCUBE[5]</td><td>out</td><td>CELL_E[2].OUT_BEST_TMIN[5]</td></tr>

<tr><td>C405PLBDCUBE[4]</td><td>out</td><td>CELL_E[2].OUT_BEST_TMIN[4]</td></tr>

<tr><td>C405PLBDCUBE[3]</td><td>out</td><td>CELL_E[12].OUT_BEST_TMIN[7]</td></tr>

<tr><td>C405PLBDCUBE[2]</td><td>out</td><td>CELL_E[12].OUT_BEST_TMIN[6]</td></tr>

<tr><td>C405PLBDCUBE[1]</td><td>out</td><td>CELL_E[12].OUT_BEST_TMIN[5]</td></tr>

<tr><td>C405PLBDCUBE[0]</td><td>out</td><td>CELL_E[12].OUT_BEST_TMIN[4]</td></tr>

<tr><td>C405PLBDCUCACHEABLE</td><td>out</td><td>CELL_E[3].OUT_SEC_TMIN[2]</td></tr>

<tr><td>C405PLBDCUGUARDED</td><td>out</td><td>CELL_E[13].OUT_BEST_TMIN[4]</td></tr>

<tr><td>C405PLBDCUPRIORITY[1]</td><td>out</td><td>CELL_E[15].OUT_BEST_TMIN[6]</td></tr>

<tr><td>C405PLBDCUPRIORITY[0]</td><td>out</td><td>CELL_E[15].OUT_BEST_TMIN[5]</td></tr>

<tr><td>C405PLBDCUREQUEST</td><td>out</td><td>CELL_E[15].OUT_BEST_TMIN[4]</td></tr>

<tr><td>C405PLBDCURNW</td><td>out</td><td>CELL_E[13].OUT_BEST_TMIN[6]</td></tr>

<tr><td>C405PLBDCUSIZE2</td><td>out</td><td>CELL_E[3].OUT_SEC_TMIN[0]</td></tr>

<tr><td>C405PLBDCUU0ATTR</td><td>out</td><td>CELL_E[3].OUT_SEC_TMIN[1]</td></tr>

<tr><td>C405PLBDCUWRDBUS[63]</td><td>out</td><td>CELL_E[0].OUT_BEST_TMIN[3]</td></tr>

<tr><td>C405PLBDCUWRDBUS[62]</td><td>out</td><td>CELL_E[0].OUT_BEST_TMIN[2]</td></tr>

<tr><td>C405PLBDCUWRDBUS[61]</td><td>out</td><td>CELL_E[0].OUT_BEST_TMIN[1]</td></tr>

<tr><td>C405PLBDCUWRDBUS[60]</td><td>out</td><td>CELL_E[0].OUT_BEST_TMIN[0]</td></tr>

<tr><td>C405PLBDCUWRDBUS[59]</td><td>out</td><td>CELL_E[1].OUT_BEST_TMIN[3]</td></tr>

<tr><td>C405PLBDCUWRDBUS[58]</td><td>out</td><td>CELL_E[1].OUT_BEST_TMIN[2]</td></tr>

<tr><td>C405PLBDCUWRDBUS[57]</td><td>out</td><td>CELL_E[1].OUT_BEST_TMIN[1]</td></tr>

<tr><td>C405PLBDCUWRDBUS[56]</td><td>out</td><td>CELL_E[1].OUT_BEST_TMIN[0]</td></tr>

<tr><td>C405PLBDCUWRDBUS[55]</td><td>out</td><td>CELL_E[2].OUT_BEST_TMIN[3]</td></tr>

<tr><td>C405PLBDCUWRDBUS[54]</td><td>out</td><td>CELL_E[2].OUT_BEST_TMIN[2]</td></tr>

<tr><td>C405PLBDCUWRDBUS[53]</td><td>out</td><td>CELL_E[2].OUT_BEST_TMIN[1]</td></tr>

<tr><td>C405PLBDCUWRDBUS[52]</td><td>out</td><td>CELL_E[2].OUT_BEST_TMIN[0]</td></tr>

<tr><td>C405PLBDCUWRDBUS[51]</td><td>out</td><td>CELL_E[3].OUT_BEST_TMIN[3]</td></tr>

<tr><td>C405PLBDCUWRDBUS[50]</td><td>out</td><td>CELL_E[3].OUT_BEST_TMIN[2]</td></tr>

<tr><td>C405PLBDCUWRDBUS[49]</td><td>out</td><td>CELL_E[3].OUT_BEST_TMIN[1]</td></tr>

<tr><td>C405PLBDCUWRDBUS[48]</td><td>out</td><td>CELL_E[3].OUT_BEST_TMIN[0]</td></tr>

<tr><td>C405PLBDCUWRDBUS[47]</td><td>out</td><td>CELL_E[4].OUT_BEST_TMIN[3]</td></tr>

<tr><td>C405PLBDCUWRDBUS[46]</td><td>out</td><td>CELL_E[4].OUT_BEST_TMIN[2]</td></tr>

<tr><td>C405PLBDCUWRDBUS[45]</td><td>out</td><td>CELL_E[4].OUT_BEST_TMIN[1]</td></tr>

<tr><td>C405PLBDCUWRDBUS[44]</td><td>out</td><td>CELL_E[4].OUT_BEST_TMIN[0]</td></tr>

<tr><td>C405PLBDCUWRDBUS[43]</td><td>out</td><td>CELL_E[5].OUT_BEST_TMIN[3]</td></tr>

<tr><td>C405PLBDCUWRDBUS[42]</td><td>out</td><td>CELL_E[5].OUT_BEST_TMIN[2]</td></tr>

<tr><td>C405PLBDCUWRDBUS[41]</td><td>out</td><td>CELL_E[5].OUT_BEST_TMIN[1]</td></tr>

<tr><td>C405PLBDCUWRDBUS[40]</td><td>out</td><td>CELL_E[5].OUT_BEST_TMIN[0]</td></tr>

<tr><td>C405PLBDCUWRDBUS[39]</td><td>out</td><td>CELL_E[6].OUT_BEST_TMIN[3]</td></tr>

<tr><td>C405PLBDCUWRDBUS[38]</td><td>out</td><td>CELL_E[6].OUT_BEST_TMIN[2]</td></tr>

<tr><td>C405PLBDCUWRDBUS[37]</td><td>out</td><td>CELL_E[6].OUT_BEST_TMIN[1]</td></tr>

<tr><td>C405PLBDCUWRDBUS[36]</td><td>out</td><td>CELL_E[6].OUT_BEST_TMIN[0]</td></tr>

<tr><td>C405PLBDCUWRDBUS[35]</td><td>out</td><td>CELL_E[7].OUT_BEST_TMIN[3]</td></tr>

<tr><td>C405PLBDCUWRDBUS[34]</td><td>out</td><td>CELL_E[7].OUT_BEST_TMIN[2]</td></tr>

<tr><td>C405PLBDCUWRDBUS[33]</td><td>out</td><td>CELL_E[7].OUT_BEST_TMIN[1]</td></tr>

<tr><td>C405PLBDCUWRDBUS[32]</td><td>out</td><td>CELL_E[7].OUT_BEST_TMIN[0]</td></tr>

<tr><td>C405PLBDCUWRDBUS[31]</td><td>out</td><td>CELL_E[8].OUT_BEST_TMIN[3]</td></tr>

<tr><td>C405PLBDCUWRDBUS[30]</td><td>out</td><td>CELL_E[8].OUT_BEST_TMIN[2]</td></tr>

<tr><td>C405PLBDCUWRDBUS[29]</td><td>out</td><td>CELL_E[8].OUT_BEST_TMIN[1]</td></tr>

<tr><td>C405PLBDCUWRDBUS[28]</td><td>out</td><td>CELL_E[8].OUT_BEST_TMIN[0]</td></tr>

<tr><td>C405PLBDCUWRDBUS[27]</td><td>out</td><td>CELL_E[9].OUT_BEST_TMIN[3]</td></tr>

<tr><td>C405PLBDCUWRDBUS[26]</td><td>out</td><td>CELL_E[9].OUT_BEST_TMIN[2]</td></tr>

<tr><td>C405PLBDCUWRDBUS[25]</td><td>out</td><td>CELL_E[9].OUT_BEST_TMIN[1]</td></tr>

<tr><td>C405PLBDCUWRDBUS[24]</td><td>out</td><td>CELL_E[9].OUT_BEST_TMIN[0]</td></tr>

<tr><td>C405PLBDCUWRDBUS[23]</td><td>out</td><td>CELL_E[10].OUT_BEST_TMIN[3]</td></tr>

<tr><td>C405PLBDCUWRDBUS[22]</td><td>out</td><td>CELL_E[10].OUT_BEST_TMIN[2]</td></tr>

<tr><td>C405PLBDCUWRDBUS[21]</td><td>out</td><td>CELL_E[10].OUT_BEST_TMIN[1]</td></tr>

<tr><td>C405PLBDCUWRDBUS[20]</td><td>out</td><td>CELL_E[10].OUT_BEST_TMIN[0]</td></tr>

<tr><td>C405PLBDCUWRDBUS[19]</td><td>out</td><td>CELL_E[11].OUT_BEST_TMIN[3]</td></tr>

<tr><td>C405PLBDCUWRDBUS[18]</td><td>out</td><td>CELL_E[11].OUT_BEST_TMIN[2]</td></tr>

<tr><td>C405PLBDCUWRDBUS[17]</td><td>out</td><td>CELL_E[11].OUT_BEST_TMIN[1]</td></tr>

<tr><td>C405PLBDCUWRDBUS[16]</td><td>out</td><td>CELL_E[11].OUT_BEST_TMIN[0]</td></tr>

<tr><td>C405PLBDCUWRDBUS[15]</td><td>out</td><td>CELL_E[12].OUT_BEST_TMIN[3]</td></tr>

<tr><td>C405PLBDCUWRDBUS[14]</td><td>out</td><td>CELL_E[12].OUT_BEST_TMIN[2]</td></tr>

<tr><td>C405PLBDCUWRDBUS[13]</td><td>out</td><td>CELL_E[12].OUT_BEST_TMIN[1]</td></tr>

<tr><td>C405PLBDCUWRDBUS[12]</td><td>out</td><td>CELL_E[12].OUT_BEST_TMIN[0]</td></tr>

<tr><td>C405PLBDCUWRDBUS[11]</td><td>out</td><td>CELL_E[13].OUT_BEST_TMIN[3]</td></tr>

<tr><td>C405PLBDCUWRDBUS[10]</td><td>out</td><td>CELL_E[13].OUT_BEST_TMIN[2]</td></tr>

<tr><td>C405PLBDCUWRDBUS[9]</td><td>out</td><td>CELL_E[13].OUT_BEST_TMIN[1]</td></tr>

<tr><td>C405PLBDCUWRDBUS[8]</td><td>out</td><td>CELL_E[13].OUT_BEST_TMIN[0]</td></tr>

<tr><td>C405PLBDCUWRDBUS[7]</td><td>out</td><td>CELL_E[14].OUT_BEST_TMIN[3]</td></tr>

<tr><td>C405PLBDCUWRDBUS[6]</td><td>out</td><td>CELL_E[14].OUT_BEST_TMIN[2]</td></tr>

<tr><td>C405PLBDCUWRDBUS[5]</td><td>out</td><td>CELL_E[14].OUT_BEST_TMIN[1]</td></tr>

<tr><td>C405PLBDCUWRDBUS[4]</td><td>out</td><td>CELL_E[14].OUT_BEST_TMIN[0]</td></tr>

<tr><td>C405PLBDCUWRDBUS[3]</td><td>out</td><td>CELL_E[15].OUT_BEST_TMIN[3]</td></tr>

<tr><td>C405PLBDCUWRDBUS[2]</td><td>out</td><td>CELL_E[15].OUT_BEST_TMIN[2]</td></tr>

<tr><td>C405PLBDCUWRDBUS[1]</td><td>out</td><td>CELL_E[15].OUT_BEST_TMIN[1]</td></tr>

<tr><td>C405PLBDCUWRDBUS[0]</td><td>out</td><td>CELL_E[15].OUT_BEST_TMIN[0]</td></tr>

<tr><td>C405PLBDCUWRITETHRU</td><td>out</td><td>CELL_E[13].OUT_BEST_TMIN[5]</td></tr>

<tr><td>C405PLBICUABORT</td><td>out</td><td>CELL_E[3].OUT_BEST_TMIN[7]</td></tr>

<tr><td>C405PLBICUABUS[29]</td><td>out</td><td>CELL_E[4].OUT_SEC_TMIN[1]</td></tr>

<tr><td>C405PLBICUABUS[28]</td><td>out</td><td>CELL_E[4].OUT_SEC_TMIN[0]</td></tr>

<tr><td>C405PLBICUABUS[27]</td><td>out</td><td>CELL_E[5].OUT_SEC_TMIN[3]</td></tr>

<tr><td>C405PLBICUABUS[26]</td><td>out</td><td>CELL_E[5].OUT_SEC_TMIN[2]</td></tr>

<tr><td>C405PLBICUABUS[25]</td><td>out</td><td>CELL_E[5].OUT_SEC_TMIN[1]</td></tr>

<tr><td>C405PLBICUABUS[24]</td><td>out</td><td>CELL_E[5].OUT_SEC_TMIN[0]</td></tr>

<tr><td>C405PLBICUABUS[23]</td><td>out</td><td>CELL_E[6].OUT_SEC_TMIN[3]</td></tr>

<tr><td>C405PLBICUABUS[22]</td><td>out</td><td>CELL_E[6].OUT_SEC_TMIN[2]</td></tr>

<tr><td>C405PLBICUABUS[21]</td><td>out</td><td>CELL_E[6].OUT_SEC_TMIN[1]</td></tr>

<tr><td>C405PLBICUABUS[20]</td><td>out</td><td>CELL_E[6].OUT_SEC_TMIN[0]</td></tr>

<tr><td>C405PLBICUABUS[19]</td><td>out</td><td>CELL_E[7].OUT_SEC_TMIN[3]</td></tr>

<tr><td>C405PLBICUABUS[18]</td><td>out</td><td>CELL_E[7].OUT_SEC_TMIN[2]</td></tr>

<tr><td>C405PLBICUABUS[17]</td><td>out</td><td>CELL_E[7].OUT_SEC_TMIN[1]</td></tr>

<tr><td>C405PLBICUABUS[16]</td><td>out</td><td>CELL_E[7].OUT_SEC_TMIN[0]</td></tr>

<tr><td>C405PLBICUABUS[15]</td><td>out</td><td>CELL_E[8].OUT_SEC_TMIN[3]</td></tr>

<tr><td>C405PLBICUABUS[14]</td><td>out</td><td>CELL_E[8].OUT_SEC_TMIN[2]</td></tr>

<tr><td>C405PLBICUABUS[13]</td><td>out</td><td>CELL_E[8].OUT_SEC_TMIN[1]</td></tr>

<tr><td>C405PLBICUABUS[12]</td><td>out</td><td>CELL_E[8].OUT_SEC_TMIN[0]</td></tr>

<tr><td>C405PLBICUABUS[11]</td><td>out</td><td>CELL_E[9].OUT_SEC_TMIN[3]</td></tr>

<tr><td>C405PLBICUABUS[10]</td><td>out</td><td>CELL_E[9].OUT_SEC_TMIN[2]</td></tr>

<tr><td>C405PLBICUABUS[9]</td><td>out</td><td>CELL_E[9].OUT_SEC_TMIN[1]</td></tr>

<tr><td>C405PLBICUABUS[8]</td><td>out</td><td>CELL_E[9].OUT_SEC_TMIN[0]</td></tr>

<tr><td>C405PLBICUABUS[7]</td><td>out</td><td>CELL_E[10].OUT_SEC_TMIN[3]</td></tr>

<tr><td>C405PLBICUABUS[6]</td><td>out</td><td>CELL_E[10].OUT_SEC_TMIN[2]</td></tr>

<tr><td>C405PLBICUABUS[5]</td><td>out</td><td>CELL_E[10].OUT_SEC_TMIN[1]</td></tr>

<tr><td>C405PLBICUABUS[4]</td><td>out</td><td>CELL_E[10].OUT_SEC_TMIN[0]</td></tr>

<tr><td>C405PLBICUABUS[3]</td><td>out</td><td>CELL_E[11].OUT_SEC_TMIN[3]</td></tr>

<tr><td>C405PLBICUABUS[2]</td><td>out</td><td>CELL_E[11].OUT_SEC_TMIN[2]</td></tr>

<tr><td>C405PLBICUABUS[1]</td><td>out</td><td>CELL_E[11].OUT_SEC_TMIN[1]</td></tr>

<tr><td>C405PLBICUABUS[0]</td><td>out</td><td>CELL_E[11].OUT_SEC_TMIN[0]</td></tr>

<tr><td>C405PLBICUCACHEABLE</td><td>out</td><td>CELL_E[3].OUT_SEC_TMIN[3]</td></tr>

<tr><td>C405PLBICUPRIORITY[1]</td><td>out</td><td>CELL_E[3].OUT_BEST_TMIN[6]</td></tr>

<tr><td>C405PLBICUPRIORITY[0]</td><td>out</td><td>CELL_E[3].OUT_BEST_TMIN[5]</td></tr>

<tr><td>C405PLBICUREQUEST</td><td>out</td><td>CELL_E[3].OUT_BEST_TMIN[4]</td></tr>

<tr><td>C405PLBICUSIZE[3]</td><td>out</td><td>CELL_E[2].OUT_SEC_TMIN[1]</td></tr>

<tr><td>C405PLBICUSIZE[2]</td><td>out</td><td>CELL_E[2].OUT_SEC_TMIN[0]</td></tr>

<tr><td>C405PLBICUU0ATTR</td><td>out</td><td>CELL_E[2].OUT_SEC_TMIN[2]</td></tr>

<tr><td>DCREMACENABLER</td><td>out</td><td>CELL_W[2].OUT_BEST_TMIN[7]</td></tr>

<tr><td>EXTDCRABUS[9]</td><td>out</td><td>CELL_W[13].OUT_BEST_TMIN[4]</td></tr>

<tr><td>EXTDCRABUS[8]</td><td>out</td><td>CELL_W[13].OUT_BEST_TMIN[5]</td></tr>

<tr><td>EXTDCRABUS[7]</td><td>out</td><td>CELL_W[14].OUT_BEST_TMIN[7]</td></tr>

<tr><td>EXTDCRABUS[6]</td><td>out</td><td>CELL_W[14].OUT_BEST_TMIN[6]</td></tr>

<tr><td>EXTDCRABUS[5]</td><td>out</td><td>CELL_W[14].OUT_BEST_TMIN[5]</td></tr>

<tr><td>EXTDCRABUS[4]</td><td>out</td><td>CELL_W[14].OUT_BEST_TMIN[4]</td></tr>

<tr><td>EXTDCRABUS[3]</td><td>out</td><td>CELL_W[15].OUT_BEST_TMIN[7]</td></tr>

<tr><td>EXTDCRABUS[2]</td><td>out</td><td>CELL_W[15].OUT_BEST_TMIN[6]</td></tr>

<tr><td>EXTDCRABUS[1]</td><td>out</td><td>CELL_W[15].OUT_BEST_TMIN[5]</td></tr>

<tr><td>EXTDCRABUS[0]</td><td>out</td><td>CELL_W[15].OUT_BEST_TMIN[4]</td></tr>

<tr><td>EXTDCRDBUSOUT[31]</td><td>out</td><td>CELL_W[8].OUT_BEST_TMIN[3]</td></tr>

<tr><td>EXTDCRDBUSOUT[30]</td><td>out</td><td>CELL_W[8].OUT_BEST_TMIN[2]</td></tr>

<tr><td>EXTDCRDBUSOUT[29]</td><td>out</td><td>CELL_W[8].OUT_BEST_TMIN[1]</td></tr>

<tr><td>EXTDCRDBUSOUT[28]</td><td>out</td><td>CELL_W[8].OUT_BEST_TMIN[0]</td></tr>

<tr><td>EXTDCRDBUSOUT[27]</td><td>out</td><td>CELL_W[9].OUT_BEST_TMIN[3]</td></tr>

<tr><td>EXTDCRDBUSOUT[26]</td><td>out</td><td>CELL_W[9].OUT_BEST_TMIN[2]</td></tr>

<tr><td>EXTDCRDBUSOUT[25]</td><td>out</td><td>CELL_W[9].OUT_BEST_TMIN[1]</td></tr>

<tr><td>EXTDCRDBUSOUT[24]</td><td>out</td><td>CELL_W[9].OUT_BEST_TMIN[0]</td></tr>

<tr><td>EXTDCRDBUSOUT[23]</td><td>out</td><td>CELL_W[10].OUT_BEST_TMIN[3]</td></tr>

<tr><td>EXTDCRDBUSOUT[22]</td><td>out</td><td>CELL_W[10].OUT_BEST_TMIN[2]</td></tr>

<tr><td>EXTDCRDBUSOUT[21]</td><td>out</td><td>CELL_W[10].OUT_BEST_TMIN[1]</td></tr>

<tr><td>EXTDCRDBUSOUT[20]</td><td>out</td><td>CELL_W[10].OUT_BEST_TMIN[0]</td></tr>

<tr><td>EXTDCRDBUSOUT[19]</td><td>out</td><td>CELL_W[11].OUT_BEST_TMIN[3]</td></tr>

<tr><td>EXTDCRDBUSOUT[18]</td><td>out</td><td>CELL_W[11].OUT_BEST_TMIN[2]</td></tr>

<tr><td>EXTDCRDBUSOUT[17]</td><td>out</td><td>CELL_W[11].OUT_BEST_TMIN[1]</td></tr>

<tr><td>EXTDCRDBUSOUT[16]</td><td>out</td><td>CELL_W[11].OUT_BEST_TMIN[0]</td></tr>

<tr><td>EXTDCRDBUSOUT[15]</td><td>out</td><td>CELL_W[12].OUT_BEST_TMIN[3]</td></tr>

<tr><td>EXTDCRDBUSOUT[14]</td><td>out</td><td>CELL_W[12].OUT_BEST_TMIN[2]</td></tr>

<tr><td>EXTDCRDBUSOUT[13]</td><td>out</td><td>CELL_W[12].OUT_BEST_TMIN[1]</td></tr>

<tr><td>EXTDCRDBUSOUT[12]</td><td>out</td><td>CELL_W[12].OUT_BEST_TMIN[0]</td></tr>

<tr><td>EXTDCRDBUSOUT[11]</td><td>out</td><td>CELL_W[13].OUT_BEST_TMIN[3]</td></tr>

<tr><td>EXTDCRDBUSOUT[10]</td><td>out</td><td>CELL_W[13].OUT_BEST_TMIN[2]</td></tr>

<tr><td>EXTDCRDBUSOUT[9]</td><td>out</td><td>CELL_W[13].OUT_BEST_TMIN[1]</td></tr>

<tr><td>EXTDCRDBUSOUT[8]</td><td>out</td><td>CELL_W[13].OUT_BEST_TMIN[0]</td></tr>

<tr><td>EXTDCRDBUSOUT[7]</td><td>out</td><td>CELL_W[14].OUT_BEST_TMIN[3]</td></tr>

<tr><td>EXTDCRDBUSOUT[6]</td><td>out</td><td>CELL_W[14].OUT_BEST_TMIN[2]</td></tr>

<tr><td>EXTDCRDBUSOUT[5]</td><td>out</td><td>CELL_W[14].OUT_BEST_TMIN[1]</td></tr>

<tr><td>EXTDCRDBUSOUT[4]</td><td>out</td><td>CELL_W[14].OUT_BEST_TMIN[0]</td></tr>

<tr><td>EXTDCRDBUSOUT[3]</td><td>out</td><td>CELL_W[15].OUT_BEST_TMIN[3]</td></tr>

<tr><td>EXTDCRDBUSOUT[2]</td><td>out</td><td>CELL_W[15].OUT_BEST_TMIN[2]</td></tr>

<tr><td>EXTDCRDBUSOUT[1]</td><td>out</td><td>CELL_W[15].OUT_BEST_TMIN[1]</td></tr>

<tr><td>EXTDCRDBUSOUT[0]</td><td>out</td><td>CELL_W[15].OUT_BEST_TMIN[0]</td></tr>

<tr><td>EXTDCRREAD</td><td>out</td><td>CELL_W[12].OUT_BEST_TMIN[4]</td></tr>

<tr><td>EXTDCRWRITE</td><td>out</td><td>CELL_W[12].OUT_BEST_TMIN[5]</td></tr>

<tr><td>TSTDCRC405ACKO</td><td>out</td><td>CELL_E[15].OUT_HALF0_BEL[3], CELL_E[15].OUT_HALF1_BEL[3]</td></tr>

<tr><td>TSTDCRC405DBUSINO[31]</td><td>out</td><td>CELL_W[2].OUT_SEC_TMIN[3]</td></tr>

<tr><td>TSTDCRC405DBUSINO[30]</td><td>out</td><td>CELL_W[2].OUT_SEC_TMIN[2]</td></tr>

<tr><td>TSTDCRC405DBUSINO[29]</td><td>out</td><td>CELL_W[2].OUT_SEC_TMIN[1]</td></tr>

<tr><td>TSTDCRC405DBUSINO[28]</td><td>out</td><td>CELL_W[2].OUT_SEC_TMIN[0]</td></tr>

<tr><td>TSTDCRC405DBUSINO[27]</td><td>out</td><td>CELL_W[3].OUT_SEC_TMIN[3]</td></tr>

<tr><td>TSTDCRC405DBUSINO[26]</td><td>out</td><td>CELL_W[3].OUT_SEC_TMIN[2]</td></tr>

<tr><td>TSTDCRC405DBUSINO[25]</td><td>out</td><td>CELL_W[3].OUT_SEC_TMIN[1]</td></tr>

<tr><td>TSTDCRC405DBUSINO[24]</td><td>out</td><td>CELL_W[3].OUT_SEC_TMIN[0]</td></tr>

<tr><td>TSTDCRC405DBUSINO[23]</td><td>out</td><td>CELL_W[5].OUT_SEC_TMIN[3]</td></tr>

<tr><td>TSTDCRC405DBUSINO[22]</td><td>out</td><td>CELL_W[5].OUT_SEC_TMIN[2]</td></tr>

<tr><td>TSTDCRC405DBUSINO[21]</td><td>out</td><td>CELL_W[5].OUT_SEC_TMIN[1]</td></tr>

<tr><td>TSTDCRC405DBUSINO[20]</td><td>out</td><td>CELL_W[5].OUT_SEC_TMIN[0]</td></tr>

<tr><td>TSTDCRC405DBUSINO[19]</td><td>out</td><td>CELL_W[10].OUT_SEC_TMIN[3]</td></tr>

<tr><td>TSTDCRC405DBUSINO[18]</td><td>out</td><td>CELL_W[10].OUT_SEC_TMIN[2]</td></tr>

<tr><td>TSTDCRC405DBUSINO[17]</td><td>out</td><td>CELL_W[10].OUT_SEC_TMIN[1]</td></tr>

<tr><td>TSTDCRC405DBUSINO[16]</td><td>out</td><td>CELL_W[10].OUT_SEC_TMIN[0]</td></tr>

<tr><td>TSTDCRC405DBUSINO[15]</td><td>out</td><td>CELL_W[11].OUT_SEC_TMIN[3]</td></tr>

<tr><td>TSTDCRC405DBUSINO[14]</td><td>out</td><td>CELL_W[11].OUT_SEC_TMIN[2]</td></tr>

<tr><td>TSTDCRC405DBUSINO[13]</td><td>out</td><td>CELL_W[11].OUT_SEC_TMIN[1]</td></tr>

<tr><td>TSTDCRC405DBUSINO[12]</td><td>out</td><td>CELL_W[11].OUT_SEC_TMIN[0]</td></tr>

<tr><td>TSTDCRC405DBUSINO[11]</td><td>out</td><td>CELL_W[18].OUT_SEC_TMIN[3]</td></tr>

<tr><td>TSTDCRC405DBUSINO[10]</td><td>out</td><td>CELL_W[18].OUT_SEC_TMIN[2]</td></tr>

<tr><td>TSTDCRC405DBUSINO[9]</td><td>out</td><td>CELL_W[18].OUT_SEC_TMIN[1]</td></tr>

<tr><td>TSTDCRC405DBUSINO[8]</td><td>out</td><td>CELL_W[18].OUT_SEC_TMIN[0]</td></tr>

<tr><td>TSTDCRC405DBUSINO[7]</td><td>out</td><td>CELL_W[19].OUT_SEC_TMIN[3]</td></tr>

<tr><td>TSTDCRC405DBUSINO[6]</td><td>out</td><td>CELL_W[19].OUT_SEC_TMIN[2]</td></tr>

<tr><td>TSTDCRC405DBUSINO[5]</td><td>out</td><td>CELL_W[19].OUT_SEC_TMIN[1]</td></tr>

<tr><td>TSTDCRC405DBUSINO[4]</td><td>out</td><td>CELL_W[19].OUT_SEC_TMIN[0]</td></tr>

<tr><td>TSTDCRC405DBUSINO[3]</td><td>out</td><td>CELL_W[20].OUT_SEC_TMIN[3]</td></tr>

<tr><td>TSTDCRC405DBUSINO[2]</td><td>out</td><td>CELL_W[20].OUT_SEC_TMIN[2]</td></tr>

<tr><td>TSTDCRC405DBUSINO[1]</td><td>out</td><td>CELL_W[20].OUT_SEC_TMIN[1]</td></tr>

<tr><td>TSTDCRC405DBUSINO[0]</td><td>out</td><td>CELL_W[20].OUT_SEC_TMIN[0]</td></tr>

<tr><td>C405DBGLOADDATAONAPUDBUS</td><td>out</td><td>CELL_W[12].OUT_SEC_TMIN[3]</td></tr>

<tr><td>C405DBGMSRWE</td><td>out</td><td>CELL_W[12].OUT_BEST_TMIN[6]</td></tr>

<tr><td>C405DBGSTOPACK</td><td>out</td><td>CELL_W[13].OUT_SEC_TMIN[3]</td></tr>

<tr><td>C405DBGWBCOMPLETE</td><td>out</td><td>CELL_W[13].OUT_BEST_TMIN[6]</td></tr>

<tr><td>C405DBGWBFULL</td><td>out</td><td>CELL_W[8].OUT_BEST_TMIN[6]</td></tr>

<tr><td>C405DBGWBIAR[29]</td><td>out</td><td>CELL_W[8].OUT_BEST_TMIN[5]</td></tr>

<tr><td>C405DBGWBIAR[28]</td><td>out</td><td>CELL_W[8].OUT_BEST_TMIN[4]</td></tr>

<tr><td>C405DBGWBIAR[27]</td><td>out</td><td>CELL_W[9].OUT_BEST_TMIN[7]</td></tr>

<tr><td>C405DBGWBIAR[26]</td><td>out</td><td>CELL_W[9].OUT_BEST_TMIN[6]</td></tr>

<tr><td>C405DBGWBIAR[25]</td><td>out</td><td>CELL_W[9].OUT_BEST_TMIN[5]</td></tr>

<tr><td>C405DBGWBIAR[24]</td><td>out</td><td>CELL_W[9].OUT_BEST_TMIN[4]</td></tr>

<tr><td>C405DBGWBIAR[23]</td><td>out</td><td>CELL_W[10].OUT_BEST_TMIN[7]</td></tr>

<tr><td>C405DBGWBIAR[22]</td><td>out</td><td>CELL_W[10].OUT_BEST_TMIN[6]</td></tr>

<tr><td>C405DBGWBIAR[21]</td><td>out</td><td>CELL_W[10].OUT_BEST_TMIN[5]</td></tr>

<tr><td>C405DBGWBIAR[20]</td><td>out</td><td>CELL_W[10].OUT_BEST_TMIN[4]</td></tr>

<tr><td>C405DBGWBIAR[19]</td><td>out</td><td>CELL_W[11].OUT_BEST_TMIN[7]</td></tr>

<tr><td>C405DBGWBIAR[18]</td><td>out</td><td>CELL_W[11].OUT_BEST_TMIN[6]</td></tr>

<tr><td>C405DBGWBIAR[17]</td><td>out</td><td>CELL_W[11].OUT_BEST_TMIN[5]</td></tr>

<tr><td>C405DBGWBIAR[16]</td><td>out</td><td>CELL_W[11].OUT_BEST_TMIN[4]</td></tr>

<tr><td>C405DBGWBIAR[15]</td><td>out</td><td>CELL_W[12].OUT_SEC_TMIN[2]</td></tr>

<tr><td>C405DBGWBIAR[14]</td><td>out</td><td>CELL_W[12].OUT_SEC_TMIN[1]</td></tr>

<tr><td>C405DBGWBIAR[13]</td><td>out</td><td>CELL_W[12].OUT_SEC_TMIN[0]</td></tr>

<tr><td>C405DBGWBIAR[12]</td><td>out</td><td>CELL_W[12].OUT_BEST_TMIN[7]</td></tr>

<tr><td>C405DBGWBIAR[11]</td><td>out</td><td>CELL_W[13].OUT_SEC_TMIN[2]</td></tr>

<tr><td>C405DBGWBIAR[10]</td><td>out</td><td>CELL_W[13].OUT_SEC_TMIN[1]</td></tr>

<tr><td>C405DBGWBIAR[9]</td><td>out</td><td>CELL_W[13].OUT_SEC_TMIN[0]</td></tr>

<tr><td>C405DBGWBIAR[8]</td><td>out</td><td>CELL_W[13].OUT_BEST_TMIN[7]</td></tr>

<tr><td>C405DBGWBIAR[7]</td><td>out</td><td>CELL_W[14].OUT_SEC_TMIN[3]</td></tr>

<tr><td>C405DBGWBIAR[6]</td><td>out</td><td>CELL_W[14].OUT_SEC_TMIN[2]</td></tr>

<tr><td>C405DBGWBIAR[5]</td><td>out</td><td>CELL_W[14].OUT_SEC_TMIN[1]</td></tr>

<tr><td>C405DBGWBIAR[4]</td><td>out</td><td>CELL_W[14].OUT_SEC_TMIN[0]</td></tr>

<tr><td>C405DBGWBIAR[3]</td><td>out</td><td>CELL_W[15].OUT_SEC_TMIN[3]</td></tr>

<tr><td>C405DBGWBIAR[2]</td><td>out</td><td>CELL_W[15].OUT_SEC_TMIN[2]</td></tr>

<tr><td>C405DBGWBIAR[1]</td><td>out</td><td>CELL_W[15].OUT_SEC_TMIN[1]</td></tr>

<tr><td>C405DBGWBIAR[0]</td><td>out</td><td>CELL_W[15].OUT_SEC_TMIN[0]</td></tr>

<tr><td>C405JTGCAPTUREDR</td><td>out</td><td>CELL_S[0].OUT_BEST_TMIN[0]</td></tr>

<tr><td>C405JTGEXTEST</td><td>out</td><td>CELL_S[0].OUT_BEST_TMIN[1]</td></tr>

<tr><td>C405JTGPGMOUT</td><td>out</td><td>CELL_S[0].OUT_BEST_TMIN[2]</td></tr>

<tr><td>C405JTGSHIFTDR</td><td>out</td><td>CELL_W[4].OUT_SEC_TMIN[0]</td></tr>

<tr><td>C405JTGTDO</td><td>out</td><td>CELL_W[4].OUT_SEC_TMIN[1]</td></tr>

<tr><td>C405JTGTDOEN</td><td>out</td><td>CELL_W[4].OUT_SEC_TMIN[2]</td></tr>

<tr><td>C405JTGUPDATEDR</td><td>out</td><td>CELL_W[4].OUT_SEC_TMIN[3]</td></tr>

<tr><td>C405TRCCYCLE</td><td>out</td><td>CELL_E[2].OUT_SEC_TMIN[3]</td></tr>

<tr><td>C405TRCEVENEXECUTIONSTATUS[1]</td><td>out</td><td>CELL_S[0].OUT_BEST_TMIN[4]</td></tr>

<tr><td>C405TRCEVENEXECUTIONSTATUS[0]</td><td>out</td><td>CELL_S[0].OUT_BEST_TMIN[3]</td></tr>

<tr><td>C405TRCODDEXECUTIONSTATUS[1]</td><td>out</td><td>CELL_S[0].OUT_BEST_TMIN[6]</td></tr>

<tr><td>C405TRCODDEXECUTIONSTATUS[0]</td><td>out</td><td>CELL_S[0].OUT_BEST_TMIN[5]</td></tr>

<tr><td>C405TRCTRACESTATUS[3]</td><td>out</td><td>CELL_E[1].OUT_SEC_TMIN[3]</td></tr>

<tr><td>C405TRCTRACESTATUS[2]</td><td>out</td><td>CELL_E[1].OUT_SEC_TMIN[2]</td></tr>

<tr><td>C405TRCTRACESTATUS[1]</td><td>out</td><td>CELL_E[1].OUT_SEC_TMIN[1]</td></tr>

<tr><td>C405TRCTRACESTATUS[0]</td><td>out</td><td>CELL_E[1].OUT_SEC_TMIN[0]</td></tr>

<tr><td>C405TRCTRIGGEREVENTOUT</td><td>out</td><td>CELL_E[1].OUT_BEST_TMIN[7]</td></tr>

<tr><td>C405TRCTRIGGEREVENTTYPE[10]</td><td>out</td><td>CELL_E[1].OUT_BEST_TMIN[6]</td></tr>

<tr><td>C405TRCTRIGGEREVENTTYPE[9]</td><td>out</td><td>CELL_E[1].OUT_BEST_TMIN[5]</td></tr>

<tr><td>C405TRCTRIGGEREVENTTYPE[8]</td><td>out</td><td>CELL_E[1].OUT_BEST_TMIN[4]</td></tr>

<tr><td>C405TRCTRIGGEREVENTTYPE[7]</td><td>out</td><td>CELL_E[0].OUT_SEC_TMIN[3]</td></tr>

<tr><td>C405TRCTRIGGEREVENTTYPE[6]</td><td>out</td><td>CELL_E[0].OUT_SEC_TMIN[2]</td></tr>

<tr><td>C405TRCTRIGGEREVENTTYPE[5]</td><td>out</td><td>CELL_E[0].OUT_SEC_TMIN[1]</td></tr>

<tr><td>C405TRCTRIGGEREVENTTYPE[4]</td><td>out</td><td>CELL_E[0].OUT_SEC_TMIN[0]</td></tr>

<tr><td>C405TRCTRIGGEREVENTTYPE[3]</td><td>out</td><td>CELL_E[0].OUT_BEST_TMIN[7]</td></tr>

<tr><td>C405TRCTRIGGEREVENTTYPE[2]</td><td>out</td><td>CELL_E[0].OUT_BEST_TMIN[6]</td></tr>

<tr><td>C405TRCTRIGGEREVENTTYPE[1]</td><td>out</td><td>CELL_E[0].OUT_BEST_TMIN[5]</td></tr>

<tr><td>C405TRCTRIGGEREVENTTYPE[0]</td><td>out</td><td>CELL_E[0].OUT_BEST_TMIN[4]</td></tr>

<tr><td>C405XXXMACHINECHECK</td><td>out</td><td>CELL_W[9].OUT_SEC_TMIN[0]</td></tr>

<tr><td>DSOCMBRAMABUS[29]</td><td>out</td><td>CELL_N[2].OUT_SEC_TMIN[1]</td></tr>

<tr><td>DSOCMBRAMABUS[28]</td><td>out</td><td>CELL_N[2].OUT_SEC_TMIN[0]</td></tr>

<tr><td>DSOCMBRAMABUS[27]</td><td>out</td><td>CELL_N[0].OUT_SEC_TMIN[3]</td></tr>

<tr><td>DSOCMBRAMABUS[26]</td><td>out</td><td>CELL_N[0].OUT_SEC_TMIN[2]</td></tr>

<tr><td>DSOCMBRAMABUS[25]</td><td>out</td><td>CELL_N[0].OUT_SEC_TMIN[1]</td></tr>

<tr><td>DSOCMBRAMABUS[24]</td><td>out</td><td>CELL_N[0].OUT_SEC_TMIN[0]</td></tr>

<tr><td>DSOCMBRAMABUS[23]</td><td>out</td><td>CELL_N[1].OUT_SEC_TMIN[3]</td></tr>

<tr><td>DSOCMBRAMABUS[22]</td><td>out</td><td>CELL_N[1].OUT_SEC_TMIN[2]</td></tr>

<tr><td>DSOCMBRAMABUS[21]</td><td>out</td><td>CELL_N[1].OUT_SEC_TMIN[1]</td></tr>

<tr><td>DSOCMBRAMABUS[20]</td><td>out</td><td>CELL_N[1].OUT_SEC_TMIN[0]</td></tr>

<tr><td>DSOCMBRAMABUS[19]</td><td>out</td><td>CELL_N[1].OUT_BEST_TMIN[7]</td></tr>

<tr><td>DSOCMBRAMABUS[18]</td><td>out</td><td>CELL_N[1].OUT_BEST_TMIN[6]</td></tr>

<tr><td>DSOCMBRAMABUS[17]</td><td>out</td><td>CELL_N[1].OUT_BEST_TMIN[5]</td></tr>

<tr><td>DSOCMBRAMABUS[16]</td><td>out</td><td>CELL_N[1].OUT_BEST_TMIN[4]</td></tr>

<tr><td>DSOCMBRAMABUS[15]</td><td>out</td><td>CELL_W[23].OUT_SEC_TMIN[3]</td></tr>

<tr><td>DSOCMBRAMABUS[14]</td><td>out</td><td>CELL_W[23].OUT_SEC_TMIN[2]</td></tr>

<tr><td>DSOCMBRAMABUS[13]</td><td>out</td><td>CELL_W[23].OUT_SEC_TMIN[1]</td></tr>

<tr><td>DSOCMBRAMABUS[12]</td><td>out</td><td>CELL_W[23].OUT_SEC_TMIN[0]</td></tr>

<tr><td>DSOCMBRAMABUS[11]</td><td>out</td><td>CELL_W[21].OUT_SEC_TMIN[3]</td></tr>

<tr><td>DSOCMBRAMABUS[10]</td><td>out</td><td>CELL_W[21].OUT_SEC_TMIN[2]</td></tr>

<tr><td>DSOCMBRAMABUS[9]</td><td>out</td><td>CELL_W[21].OUT_SEC_TMIN[1]</td></tr>

<tr><td>DSOCMBRAMABUS[8]</td><td>out</td><td>CELL_W[21].OUT_SEC_TMIN[0]</td></tr>

<tr><td>DSOCMBRAMBYTEWRITE[3]</td><td>out</td><td>CELL_N[2].OUT_BEST_TMIN[7]</td></tr>

<tr><td>DSOCMBRAMBYTEWRITE[2]</td><td>out</td><td>CELL_N[2].OUT_BEST_TMIN[6]</td></tr>

<tr><td>DSOCMBRAMBYTEWRITE[1]</td><td>out</td><td>CELL_N[2].OUT_BEST_TMIN[5]</td></tr>

<tr><td>DSOCMBRAMBYTEWRITE[0]</td><td>out</td><td>CELL_N[2].OUT_BEST_TMIN[4]</td></tr>

<tr><td>DSOCMBRAMEN</td><td>out</td><td>CELL_N[2].OUT_SEC_TMIN[2]</td></tr>

<tr><td>DSOCMBRAMWRDBUS[31]</td><td>out</td><td>CELL_N[6].OUT_BEST_TMIN[3]</td></tr>

<tr><td>DSOCMBRAMWRDBUS[30]</td><td>out</td><td>CELL_N[6].OUT_BEST_TMIN[2]</td></tr>

<tr><td>DSOCMBRAMWRDBUS[29]</td><td>out</td><td>CELL_N[6].OUT_BEST_TMIN[1]</td></tr>

<tr><td>DSOCMBRAMWRDBUS[28]</td><td>out</td><td>CELL_N[6].OUT_BEST_TMIN[0]</td></tr>

<tr><td>DSOCMBRAMWRDBUS[27]</td><td>out</td><td>CELL_N[5].OUT_BEST_TMIN[3]</td></tr>

<tr><td>DSOCMBRAMWRDBUS[26]</td><td>out</td><td>CELL_N[5].OUT_BEST_TMIN[2]</td></tr>

<tr><td>DSOCMBRAMWRDBUS[25]</td><td>out</td><td>CELL_N[5].OUT_BEST_TMIN[1]</td></tr>

<tr><td>DSOCMBRAMWRDBUS[24]</td><td>out</td><td>CELL_N[5].OUT_BEST_TMIN[0]</td></tr>

<tr><td>DSOCMBRAMWRDBUS[23]</td><td>out</td><td>CELL_N[4].OUT_BEST_TMIN[3]</td></tr>

<tr><td>DSOCMBRAMWRDBUS[22]</td><td>out</td><td>CELL_N[4].OUT_BEST_TMIN[2]</td></tr>

<tr><td>DSOCMBRAMWRDBUS[21]</td><td>out</td><td>CELL_N[4].OUT_BEST_TMIN[1]</td></tr>

<tr><td>DSOCMBRAMWRDBUS[20]</td><td>out</td><td>CELL_N[4].OUT_BEST_TMIN[0]</td></tr>

<tr><td>DSOCMBRAMWRDBUS[19]</td><td>out</td><td>CELL_N[3].OUT_BEST_TMIN[3]</td></tr>

<tr><td>DSOCMBRAMWRDBUS[18]</td><td>out</td><td>CELL_N[3].OUT_BEST_TMIN[2]</td></tr>

<tr><td>DSOCMBRAMWRDBUS[17]</td><td>out</td><td>CELL_N[3].OUT_BEST_TMIN[1]</td></tr>

<tr><td>DSOCMBRAMWRDBUS[16]</td><td>out</td><td>CELL_N[3].OUT_BEST_TMIN[0]</td></tr>

<tr><td>DSOCMBRAMWRDBUS[15]</td><td>out</td><td>CELL_N[2].OUT_BEST_TMIN[3]</td></tr>

<tr><td>DSOCMBRAMWRDBUS[14]</td><td>out</td><td>CELL_N[2].OUT_BEST_TMIN[2]</td></tr>

<tr><td>DSOCMBRAMWRDBUS[13]</td><td>out</td><td>CELL_N[2].OUT_BEST_TMIN[1]</td></tr>

<tr><td>DSOCMBRAMWRDBUS[12]</td><td>out</td><td>CELL_N[2].OUT_BEST_TMIN[0]</td></tr>

<tr><td>DSOCMBRAMWRDBUS[11]</td><td>out</td><td>CELL_N[1].OUT_BEST_TMIN[3]</td></tr>

<tr><td>DSOCMBRAMWRDBUS[10]</td><td>out</td><td>CELL_N[1].OUT_BEST_TMIN[2]</td></tr>

<tr><td>DSOCMBRAMWRDBUS[9]</td><td>out</td><td>CELL_N[1].OUT_BEST_TMIN[1]</td></tr>

<tr><td>DSOCMBRAMWRDBUS[8]</td><td>out</td><td>CELL_N[1].OUT_BEST_TMIN[0]</td></tr>

<tr><td>DSOCMBRAMWRDBUS[7]</td><td>out</td><td>CELL_N[0].OUT_BEST_TMIN[7]</td></tr>

<tr><td>DSOCMBRAMWRDBUS[6]</td><td>out</td><td>CELL_N[0].OUT_BEST_TMIN[6]</td></tr>

<tr><td>DSOCMBRAMWRDBUS[5]</td><td>out</td><td>CELL_N[0].OUT_BEST_TMIN[5]</td></tr>

<tr><td>DSOCMBRAMWRDBUS[4]</td><td>out</td><td>CELL_N[0].OUT_BEST_TMIN[4]</td></tr>

<tr><td>DSOCMBRAMWRDBUS[3]</td><td>out</td><td>CELL_N[0].OUT_BEST_TMIN[3]</td></tr>

<tr><td>DSOCMBRAMWRDBUS[2]</td><td>out</td><td>CELL_N[0].OUT_BEST_TMIN[2]</td></tr>

<tr><td>DSOCMBRAMWRDBUS[1]</td><td>out</td><td>CELL_N[0].OUT_BEST_TMIN[1]</td></tr>

<tr><td>DSOCMBRAMWRDBUS[0]</td><td>out</td><td>CELL_N[0].OUT_BEST_TMIN[0]</td></tr>

<tr><td>DSOCMBUSY</td><td>out</td><td>CELL_E[14].OUT_SEC_TMIN[0]</td></tr>

<tr><td>DSOCMRDADDRVALID</td><td>out</td><td>CELL_N[2].OUT_SEC_TMIN[3]</td></tr>

<tr><td>DSOCMWRADDRVALID</td><td>out</td><td>CELL_W[22].OUT_SEC_TMIN[4]</td></tr>

<tr><td>C405DSOCMCACHEABLE</td><td>out</td><td>CELL_W[7].OUT_HALF0_BEL[0], CELL_W[7].OUT_HALF1_BEL[0]</td></tr>

<tr><td>C405DSOCMGUARDED</td><td>out</td><td>CELL_W[7].OUT_HALF0_BEL[1], CELL_W[7].OUT_HALF1_BEL[1]</td></tr>

<tr><td>C405DSOCMSTRINGMULTIPLE</td><td>out</td><td>CELL_W[7].OUT_HALF0_BEL[2], CELL_W[7].OUT_HALF1_BEL[2]</td></tr>

<tr><td>C405DSOCMU0ATTR</td><td>out</td><td>CELL_W[7].OUT_HALF0_BEL[3], CELL_W[7].OUT_HALF1_BEL[3]</td></tr>

<tr><td>TSTC405DSOCMABORTOPO</td><td>out</td><td>CELL_W[6].OUT_HALF0_BEL[5], CELL_W[6].OUT_HALF1_BEL[5]</td></tr>

<tr><td>TSTC405DSOCMABORTREQO</td><td>out</td><td>CELL_W[6].OUT_HALF0_BEL[6], CELL_W[6].OUT_HALF1_BEL[6]</td></tr>

<tr><td>TSTC405DSOCMABUSO[29]</td><td>out</td><td>CELL_W[16].OUT_HALF0_BEL[1], CELL_W[16].OUT_HALF1_BEL[1]</td></tr>

<tr><td>TSTC405DSOCMABUSO[28]</td><td>out</td><td>CELL_W[16].OUT_HALF0_BEL[0], CELL_W[16].OUT_HALF1_BEL[0]</td></tr>

<tr><td>TSTC405DSOCMABUSO[27]</td><td>out</td><td>CELL_W[17].OUT_HALF0_BEL[3], CELL_W[17].OUT_HALF1_BEL[3]</td></tr>

<tr><td>TSTC405DSOCMABUSO[26]</td><td>out</td><td>CELL_W[17].OUT_HALF0_BEL[2], CELL_W[17].OUT_HALF1_BEL[2]</td></tr>

<tr><td>TSTC405DSOCMABUSO[25]</td><td>out</td><td>CELL_W[17].OUT_HALF0_BEL[1], CELL_W[17].OUT_HALF1_BEL[1]</td></tr>

<tr><td>TSTC405DSOCMABUSO[24]</td><td>out</td><td>CELL_W[17].OUT_HALF0_BEL[0], CELL_W[17].OUT_HALF1_BEL[0]</td></tr>

<tr><td>TSTC405DSOCMABUSO[23]</td><td>out</td><td>CELL_W[18].OUT_HALF0_BEL[3], CELL_W[18].OUT_HALF1_BEL[3]</td></tr>

<tr><td>TSTC405DSOCMABUSO[22]</td><td>out</td><td>CELL_W[18].OUT_HALF0_BEL[2], CELL_W[18].OUT_HALF1_BEL[2]</td></tr>

<tr><td>TSTC405DSOCMABUSO[21]</td><td>out</td><td>CELL_W[18].OUT_HALF0_BEL[1], CELL_W[18].OUT_HALF1_BEL[1]</td></tr>

<tr><td>TSTC405DSOCMABUSO[20]</td><td>out</td><td>CELL_W[18].OUT_HALF0_BEL[0], CELL_W[18].OUT_HALF1_BEL[0]</td></tr>

<tr><td>TSTC405DSOCMABUSO[19]</td><td>out</td><td>CELL_W[19].OUT_HALF0_BEL[3], CELL_W[19].OUT_HALF1_BEL[3]</td></tr>

<tr><td>TSTC405DSOCMABUSO[18]</td><td>out</td><td>CELL_W[19].OUT_HALF0_BEL[2], CELL_W[19].OUT_HALF1_BEL[2]</td></tr>

<tr><td>TSTC405DSOCMABUSO[17]</td><td>out</td><td>CELL_W[19].OUT_HALF0_BEL[1], CELL_W[19].OUT_HALF1_BEL[1]</td></tr>

<tr><td>TSTC405DSOCMABUSO[16]</td><td>out</td><td>CELL_W[19].OUT_HALF0_BEL[0], CELL_W[19].OUT_HALF1_BEL[0]</td></tr>

<tr><td>TSTC405DSOCMABUSO[15]</td><td>out</td><td>CELL_W[20].OUT_HALF0_BEL[3], CELL_W[20].OUT_HALF1_BEL[3]</td></tr>

<tr><td>TSTC405DSOCMABUSO[14]</td><td>out</td><td>CELL_W[20].OUT_HALF0_BEL[2], CELL_W[20].OUT_HALF1_BEL[2]</td></tr>

<tr><td>TSTC405DSOCMABUSO[13]</td><td>out</td><td>CELL_W[20].OUT_HALF0_BEL[1], CELL_W[20].OUT_HALF1_BEL[1]</td></tr>

<tr><td>TSTC405DSOCMABUSO[12]</td><td>out</td><td>CELL_W[20].OUT_HALF0_BEL[0], CELL_W[20].OUT_HALF1_BEL[0]</td></tr>

<tr><td>TSTC405DSOCMABUSO[11]</td><td>out</td><td>CELL_W[21].OUT_HALF0_BEL[3], CELL_W[21].OUT_HALF1_BEL[3]</td></tr>

<tr><td>TSTC405DSOCMABUSO[10]</td><td>out</td><td>CELL_W[21].OUT_HALF0_BEL[2], CELL_W[21].OUT_HALF1_BEL[2]</td></tr>

<tr><td>TSTC405DSOCMABUSO[9]</td><td>out</td><td>CELL_W[21].OUT_HALF0_BEL[1], CELL_W[21].OUT_HALF1_BEL[1]</td></tr>

<tr><td>TSTC405DSOCMABUSO[8]</td><td>out</td><td>CELL_W[21].OUT_HALF0_BEL[0], CELL_W[21].OUT_HALF1_BEL[0]</td></tr>

<tr><td>TSTC405DSOCMABUSO[7]</td><td>out</td><td>CELL_W[22].OUT_HALF0_BEL[3], CELL_W[22].OUT_HALF1_BEL[3]</td></tr>

<tr><td>TSTC405DSOCMABUSO[6]</td><td>out</td><td>CELL_W[22].OUT_HALF0_BEL[2], CELL_W[22].OUT_HALF1_BEL[2]</td></tr>

<tr><td>TSTC405DSOCMABUSO[5]</td><td>out</td><td>CELL_W[22].OUT_HALF0_BEL[1], CELL_W[22].OUT_HALF1_BEL[1]</td></tr>

<tr><td>TSTC405DSOCMABUSO[4]</td><td>out</td><td>CELL_W[22].OUT_HALF0_BEL[0], CELL_W[22].OUT_HALF1_BEL[0]</td></tr>

<tr><td>TSTC405DSOCMABUSO[3]</td><td>out</td><td>CELL_W[23].OUT_HALF0_BEL[3], CELL_W[23].OUT_HALF1_BEL[3]</td></tr>

<tr><td>TSTC405DSOCMABUSO[2]</td><td>out</td><td>CELL_W[23].OUT_HALF0_BEL[2], CELL_W[23].OUT_HALF1_BEL[2]</td></tr>

<tr><td>TSTC405DSOCMABUSO[1]</td><td>out</td><td>CELL_W[23].OUT_HALF0_BEL[1], CELL_W[23].OUT_HALF1_BEL[1]</td></tr>

<tr><td>TSTC405DSOCMABUSO[0]</td><td>out</td><td>CELL_W[23].OUT_HALF0_BEL[0], CELL_W[23].OUT_HALF1_BEL[0]</td></tr>

<tr><td>TSTC405DSOCMBYTEENO[3]</td><td>out</td><td>CELL_W[6].OUT_HALF0_BEL[3], CELL_W[6].OUT_HALF1_BEL[3]</td></tr>

<tr><td>TSTC405DSOCMBYTEENO[2]</td><td>out</td><td>CELL_W[6].OUT_HALF0_BEL[2], CELL_W[6].OUT_HALF1_BEL[2]</td></tr>

<tr><td>TSTC405DSOCMBYTEENO[1]</td><td>out</td><td>CELL_W[6].OUT_HALF0_BEL[1], CELL_W[6].OUT_HALF1_BEL[1]</td></tr>

<tr><td>TSTC405DSOCMBYTEENO[0]</td><td>out</td><td>CELL_W[6].OUT_HALF0_BEL[0], CELL_W[6].OUT_HALF1_BEL[0]</td></tr>

<tr><td>TSTC405DSOCMLOADREQO</td><td>out</td><td>CELL_W[6].OUT_HALF0_BEL[7], CELL_W[6].OUT_HALF1_BEL[7]</td></tr>

<tr><td>TSTC405DSOCMSTOREREQO</td><td>out</td><td>CELL_W[16].OUT_HALF0_BEL[6], CELL_W[16].OUT_HALF1_BEL[6]</td></tr>

<tr><td>TSTC405DSOCMWAITO</td><td>out</td><td>CELL_W[16].OUT_HALF0_BEL[7], CELL_W[16].OUT_HALF1_BEL[7]</td></tr>

<tr><td>TSTC405DSOCMWRDBUSO[31]</td><td>out</td><td>CELL_W[16].OUT_HALF0_BEL[5], CELL_W[16].OUT_HALF1_BEL[5]</td></tr>

<tr><td>TSTC405DSOCMWRDBUSO[30]</td><td>out</td><td>CELL_W[16].OUT_HALF0_BEL[4], CELL_W[16].OUT_HALF1_BEL[4]</td></tr>

<tr><td>TSTC405DSOCMWRDBUSO[29]</td><td>out</td><td>CELL_W[16].OUT_HALF0_BEL[3], CELL_W[16].OUT_HALF1_BEL[3]</td></tr>

<tr><td>TSTC405DSOCMWRDBUSO[28]</td><td>out</td><td>CELL_W[16].OUT_HALF0_BEL[2], CELL_W[16].OUT_HALF1_BEL[2]</td></tr>

<tr><td>TSTC405DSOCMWRDBUSO[27]</td><td>out</td><td>CELL_W[17].OUT_HALF0_BEL[7], CELL_W[17].OUT_HALF1_BEL[7]</td></tr>

<tr><td>TSTC405DSOCMWRDBUSO[26]</td><td>out</td><td>CELL_W[17].OUT_HALF0_BEL[6], CELL_W[17].OUT_HALF1_BEL[6]</td></tr>

<tr><td>TSTC405DSOCMWRDBUSO[25]</td><td>out</td><td>CELL_W[17].OUT_HALF0_BEL[5], CELL_W[17].OUT_HALF1_BEL[5]</td></tr>

<tr><td>TSTC405DSOCMWRDBUSO[24]</td><td>out</td><td>CELL_W[17].OUT_HALF0_BEL[4], CELL_W[17].OUT_HALF1_BEL[4]</td></tr>

<tr><td>TSTC405DSOCMWRDBUSO[23]</td><td>out</td><td>CELL_W[18].OUT_HALF0_BEL[7], CELL_W[18].OUT_HALF1_BEL[7]</td></tr>

<tr><td>TSTC405DSOCMWRDBUSO[22]</td><td>out</td><td>CELL_W[18].OUT_HALF0_BEL[6], CELL_W[18].OUT_HALF1_BEL[6]</td></tr>

<tr><td>TSTC405DSOCMWRDBUSO[21]</td><td>out</td><td>CELL_W[18].OUT_HALF0_BEL[5], CELL_W[18].OUT_HALF1_BEL[5]</td></tr>

<tr><td>TSTC405DSOCMWRDBUSO[20]</td><td>out</td><td>CELL_W[18].OUT_HALF0_BEL[4], CELL_W[18].OUT_HALF1_BEL[4]</td></tr>

<tr><td>TSTC405DSOCMWRDBUSO[19]</td><td>out</td><td>CELL_W[19].OUT_HALF0_BEL[7], CELL_W[19].OUT_HALF1_BEL[7]</td></tr>

<tr><td>TSTC405DSOCMWRDBUSO[18]</td><td>out</td><td>CELL_W[19].OUT_HALF0_BEL[6], CELL_W[19].OUT_HALF1_BEL[6]</td></tr>

<tr><td>TSTC405DSOCMWRDBUSO[17]</td><td>out</td><td>CELL_W[19].OUT_HALF0_BEL[5], CELL_W[19].OUT_HALF1_BEL[5]</td></tr>

<tr><td>TSTC405DSOCMWRDBUSO[16]</td><td>out</td><td>CELL_W[19].OUT_HALF0_BEL[4], CELL_W[19].OUT_HALF1_BEL[4]</td></tr>

<tr><td>TSTC405DSOCMWRDBUSO[15]</td><td>out</td><td>CELL_W[20].OUT_HALF0_BEL[7], CELL_W[20].OUT_HALF1_BEL[7]</td></tr>

<tr><td>TSTC405DSOCMWRDBUSO[14]</td><td>out</td><td>CELL_W[20].OUT_HALF0_BEL[6], CELL_W[20].OUT_HALF1_BEL[6]</td></tr>

<tr><td>TSTC405DSOCMWRDBUSO[13]</td><td>out</td><td>CELL_W[20].OUT_HALF0_BEL[5], CELL_W[20].OUT_HALF1_BEL[5]</td></tr>

<tr><td>TSTC405DSOCMWRDBUSO[12]</td><td>out</td><td>CELL_W[20].OUT_HALF0_BEL[4], CELL_W[20].OUT_HALF1_BEL[4]</td></tr>

<tr><td>TSTC405DSOCMWRDBUSO[11]</td><td>out</td><td>CELL_W[21].OUT_HALF0_BEL[7], CELL_W[21].OUT_HALF1_BEL[7]</td></tr>

<tr><td>TSTC405DSOCMWRDBUSO[10]</td><td>out</td><td>CELL_W[21].OUT_HALF0_BEL[6], CELL_W[21].OUT_HALF1_BEL[6]</td></tr>

<tr><td>TSTC405DSOCMWRDBUSO[9]</td><td>out</td><td>CELL_W[21].OUT_HALF0_BEL[5], CELL_W[21].OUT_HALF1_BEL[5]</td></tr>

<tr><td>TSTC405DSOCMWRDBUSO[8]</td><td>out</td><td>CELL_W[21].OUT_HALF0_BEL[4], CELL_W[21].OUT_HALF1_BEL[4]</td></tr>

<tr><td>TSTC405DSOCMWRDBUSO[7]</td><td>out</td><td>CELL_W[22].OUT_HALF0_BEL[7], CELL_W[22].OUT_HALF1_BEL[7]</td></tr>

<tr><td>TSTC405DSOCMWRDBUSO[6]</td><td>out</td><td>CELL_W[22].OUT_HALF0_BEL[6], CELL_W[22].OUT_HALF1_BEL[6]</td></tr>

<tr><td>TSTC405DSOCMWRDBUSO[5]</td><td>out</td><td>CELL_W[22].OUT_HALF0_BEL[5], CELL_W[22].OUT_HALF1_BEL[5]</td></tr>

<tr><td>TSTC405DSOCMWRDBUSO[4]</td><td>out</td><td>CELL_W[22].OUT_HALF0_BEL[4], CELL_W[22].OUT_HALF1_BEL[4]</td></tr>

<tr><td>TSTC405DSOCMWRDBUSO[3]</td><td>out</td><td>CELL_W[23].OUT_HALF0_BEL[7], CELL_W[23].OUT_HALF1_BEL[7]</td></tr>

<tr><td>TSTC405DSOCMWRDBUSO[2]</td><td>out</td><td>CELL_W[23].OUT_HALF0_BEL[6], CELL_W[23].OUT_HALF1_BEL[6]</td></tr>

<tr><td>TSTC405DSOCMWRDBUSO[1]</td><td>out</td><td>CELL_W[23].OUT_HALF0_BEL[5], CELL_W[23].OUT_HALF1_BEL[5]</td></tr>

<tr><td>TSTC405DSOCMWRDBUSO[0]</td><td>out</td><td>CELL_W[23].OUT_HALF0_BEL[4], CELL_W[23].OUT_HALF1_BEL[4]</td></tr>

<tr><td>TSTC405DSOCMXLTVALIDO</td><td>out</td><td>CELL_W[6].OUT_HALF0_BEL[4], CELL_W[6].OUT_HALF1_BEL[4]</td></tr>

<tr><td>TSTDSOCMC405COMPLETEO</td><td>out</td><td>CELL_E[15].OUT_HALF0_BEL[0], CELL_E[15].OUT_HALF1_BEL[0]</td></tr>

<tr><td>TSTDSOCMC405DISOPERANDFWDO</td><td>out</td><td>CELL_E[15].OUT_HALF0_BEL[1], CELL_E[15].OUT_HALF1_BEL[1]</td></tr>

<tr><td>TSTDSOCMC405HOLDO</td><td>out</td><td>CELL_E[15].OUT_HALF0_BEL[2], CELL_E[15].OUT_HALF1_BEL[2]</td></tr>

<tr><td>TSTDSOCMC405RDDBUSO[31]</td><td>out</td><td>CELL_W[8].OUT_HALF0_BEL[7], CELL_W[8].OUT_HALF1_BEL[7]</td></tr>

<tr><td>TSTDSOCMC405RDDBUSO[30]</td><td>out</td><td>CELL_W[8].OUT_HALF0_BEL[6], CELL_W[8].OUT_HALF1_BEL[6]</td></tr>

<tr><td>TSTDSOCMC405RDDBUSO[29]</td><td>out</td><td>CELL_W[8].OUT_HALF0_BEL[5], CELL_W[8].OUT_HALF1_BEL[5]</td></tr>

<tr><td>TSTDSOCMC405RDDBUSO[28]</td><td>out</td><td>CELL_W[8].OUT_HALF0_BEL[4], CELL_W[8].OUT_HALF1_BEL[4]</td></tr>

<tr><td>TSTDSOCMC405RDDBUSO[27]</td><td>out</td><td>CELL_W[9].OUT_HALF0_BEL[7], CELL_W[9].OUT_HALF1_BEL[7]</td></tr>

<tr><td>TSTDSOCMC405RDDBUSO[26]</td><td>out</td><td>CELL_W[9].OUT_HALF0_BEL[6], CELL_W[9].OUT_HALF1_BEL[6]</td></tr>

<tr><td>TSTDSOCMC405RDDBUSO[25]</td><td>out</td><td>CELL_W[9].OUT_HALF0_BEL[5], CELL_W[9].OUT_HALF1_BEL[5]</td></tr>

<tr><td>TSTDSOCMC405RDDBUSO[24]</td><td>out</td><td>CELL_W[9].OUT_HALF0_BEL[4], CELL_W[9].OUT_HALF1_BEL[4]</td></tr>

<tr><td>TSTDSOCMC405RDDBUSO[23]</td><td>out</td><td>CELL_W[10].OUT_HALF0_BEL[7], CELL_W[10].OUT_HALF1_BEL[7]</td></tr>

<tr><td>TSTDSOCMC405RDDBUSO[22]</td><td>out</td><td>CELL_W[10].OUT_HALF0_BEL[6], CELL_W[10].OUT_HALF1_BEL[6]</td></tr>

<tr><td>TSTDSOCMC405RDDBUSO[21]</td><td>out</td><td>CELL_W[10].OUT_HALF0_BEL[5], CELL_W[10].OUT_HALF1_BEL[5]</td></tr>

<tr><td>TSTDSOCMC405RDDBUSO[20]</td><td>out</td><td>CELL_W[10].OUT_HALF0_BEL[4], CELL_W[10].OUT_HALF1_BEL[4]</td></tr>

<tr><td>TSTDSOCMC405RDDBUSO[19]</td><td>out</td><td>CELL_W[11].OUT_HALF0_BEL[7], CELL_W[11].OUT_HALF1_BEL[7]</td></tr>

<tr><td>TSTDSOCMC405RDDBUSO[18]</td><td>out</td><td>CELL_W[11].OUT_HALF0_BEL[6], CELL_W[11].OUT_HALF1_BEL[6]</td></tr>

<tr><td>TSTDSOCMC405RDDBUSO[17]</td><td>out</td><td>CELL_W[11].OUT_HALF0_BEL[5], CELL_W[11].OUT_HALF1_BEL[5]</td></tr>

<tr><td>TSTDSOCMC405RDDBUSO[16]</td><td>out</td><td>CELL_W[11].OUT_HALF0_BEL[4], CELL_W[11].OUT_HALF1_BEL[4]</td></tr>

<tr><td>TSTDSOCMC405RDDBUSO[15]</td><td>out</td><td>CELL_W[12].OUT_HALF0_BEL[7], CELL_W[12].OUT_HALF1_BEL[7]</td></tr>

<tr><td>TSTDSOCMC405RDDBUSO[14]</td><td>out</td><td>CELL_W[12].OUT_HALF0_BEL[6], CELL_W[12].OUT_HALF1_BEL[6]</td></tr>

<tr><td>TSTDSOCMC405RDDBUSO[13]</td><td>out</td><td>CELL_W[12].OUT_HALF0_BEL[5], CELL_W[12].OUT_HALF1_BEL[5]</td></tr>

<tr><td>TSTDSOCMC405RDDBUSO[12]</td><td>out</td><td>CELL_W[12].OUT_HALF0_BEL[4], CELL_W[12].OUT_HALF1_BEL[4]</td></tr>

<tr><td>TSTDSOCMC405RDDBUSO[11]</td><td>out</td><td>CELL_W[13].OUT_HALF0_BEL[7], CELL_W[13].OUT_HALF1_BEL[7]</td></tr>

<tr><td>TSTDSOCMC405RDDBUSO[10]</td><td>out</td><td>CELL_W[13].OUT_HALF0_BEL[6], CELL_W[13].OUT_HALF1_BEL[6]</td></tr>

<tr><td>TSTDSOCMC405RDDBUSO[9]</td><td>out</td><td>CELL_W[13].OUT_HALF0_BEL[5], CELL_W[13].OUT_HALF1_BEL[5]</td></tr>

<tr><td>TSTDSOCMC405RDDBUSO[8]</td><td>out</td><td>CELL_W[13].OUT_HALF0_BEL[4], CELL_W[13].OUT_HALF1_BEL[4]</td></tr>

<tr><td>TSTDSOCMC405RDDBUSO[7]</td><td>out</td><td>CELL_W[14].OUT_HALF0_BEL[7], CELL_W[14].OUT_HALF1_BEL[7]</td></tr>

<tr><td>TSTDSOCMC405RDDBUSO[6]</td><td>out</td><td>CELL_W[14].OUT_HALF0_BEL[6], CELL_W[14].OUT_HALF1_BEL[6]</td></tr>

<tr><td>TSTDSOCMC405RDDBUSO[5]</td><td>out</td><td>CELL_W[14].OUT_HALF0_BEL[5], CELL_W[14].OUT_HALF1_BEL[5]</td></tr>

<tr><td>TSTDSOCMC405RDDBUSO[4]</td><td>out</td><td>CELL_W[14].OUT_HALF0_BEL[4], CELL_W[14].OUT_HALF1_BEL[4]</td></tr>

<tr><td>TSTDSOCMC405RDDBUSO[3]</td><td>out</td><td>CELL_W[15].OUT_HALF0_BEL[7], CELL_W[15].OUT_HALF1_BEL[7]</td></tr>

<tr><td>TSTDSOCMC405RDDBUSO[2]</td><td>out</td><td>CELL_W[15].OUT_HALF0_BEL[6], CELL_W[15].OUT_HALF1_BEL[6]</td></tr>

<tr><td>TSTDSOCMC405RDDBUSO[1]</td><td>out</td><td>CELL_W[15].OUT_HALF0_BEL[5], CELL_W[15].OUT_HALF1_BEL[5]</td></tr>

<tr><td>TSTDSOCMC405RDDBUSO[0]</td><td>out</td><td>CELL_W[15].OUT_HALF0_BEL[4], CELL_W[15].OUT_HALF1_BEL[4]</td></tr>

<tr><td>ISOCMBRAMEN</td><td>out</td><td>CELL_S[5].OUT_BEST_TMIN[2]</td></tr>

<tr><td>ISOCMBRAMEVENWRITEEN</td><td>out</td><td>CELL_S[5].OUT_BEST_TMIN[0]</td></tr>

<tr><td>ISOCMBRAMODDWRITEEN</td><td>out</td><td>CELL_S[5].OUT_BEST_TMIN[1]</td></tr>

<tr><td>ISOCMBRAMRDABUS[28]</td><td>out</td><td>CELL_S[6].OUT_SEC_TMIN[3]</td></tr>

<tr><td>ISOCMBRAMRDABUS[27]</td><td>out</td><td>CELL_S[6].OUT_SEC_TMIN[2]</td></tr>

<tr><td>ISOCMBRAMRDABUS[26]</td><td>out</td><td>CELL_S[6].OUT_SEC_TMIN[1]</td></tr>

<tr><td>ISOCMBRAMRDABUS[25]</td><td>out</td><td>CELL_S[6].OUT_SEC_TMIN[0]</td></tr>

<tr><td>ISOCMBRAMRDABUS[24]</td><td>out</td><td>CELL_S[6].OUT_BEST_TMIN[7]</td></tr>

<tr><td>ISOCMBRAMRDABUS[23]</td><td>out</td><td>CELL_S[6].OUT_BEST_TMIN[6]</td></tr>

<tr><td>ISOCMBRAMRDABUS[22]</td><td>out</td><td>CELL_S[6].OUT_BEST_TMIN[5]</td></tr>

<tr><td>ISOCMBRAMRDABUS[21]</td><td>out</td><td>CELL_S[6].OUT_BEST_TMIN[4]</td></tr>

<tr><td>ISOCMBRAMRDABUS[20]</td><td>out</td><td>CELL_S[6].OUT_BEST_TMIN[3]</td></tr>

<tr><td>ISOCMBRAMRDABUS[19]</td><td>out</td><td>CELL_S[6].OUT_BEST_TMIN[2]</td></tr>

<tr><td>ISOCMBRAMRDABUS[18]</td><td>out</td><td>CELL_S[6].OUT_BEST_TMIN[1]</td></tr>

<tr><td>ISOCMBRAMRDABUS[17]</td><td>out</td><td>CELL_S[6].OUT_BEST_TMIN[0]</td></tr>

<tr><td>ISOCMBRAMRDABUS[16]</td><td>out</td><td>CELL_S[5].OUT_SEC_TMIN[3]</td></tr>

<tr><td>ISOCMBRAMRDABUS[15]</td><td>out</td><td>CELL_S[5].OUT_SEC_TMIN[2]</td></tr>

<tr><td>ISOCMBRAMRDABUS[14]</td><td>out</td><td>CELL_S[5].OUT_SEC_TMIN[1]</td></tr>

<tr><td>ISOCMBRAMRDABUS[13]</td><td>out</td><td>CELL_S[5].OUT_SEC_TMIN[0]</td></tr>

<tr><td>ISOCMBRAMRDABUS[12]</td><td>out</td><td>CELL_S[5].OUT_BEST_TMIN[7]</td></tr>

<tr><td>ISOCMBRAMRDABUS[11]</td><td>out</td><td>CELL_S[5].OUT_BEST_TMIN[6]</td></tr>

<tr><td>ISOCMBRAMRDABUS[10]</td><td>out</td><td>CELL_S[5].OUT_BEST_TMIN[5]</td></tr>

<tr><td>ISOCMBRAMRDABUS[9]</td><td>out</td><td>CELL_S[5].OUT_BEST_TMIN[4]</td></tr>

<tr><td>ISOCMBRAMRDABUS[8]</td><td>out</td><td>CELL_S[5].OUT_BEST_TMIN[3]</td></tr>

<tr><td>ISOCMBRAMWRABUS[28]</td><td>out</td><td>CELL_S[4].OUT_SEC_TMIN[3]</td></tr>

<tr><td>ISOCMBRAMWRABUS[27]</td><td>out</td><td>CELL_S[4].OUT_SEC_TMIN[2]</td></tr>

<tr><td>ISOCMBRAMWRABUS[26]</td><td>out</td><td>CELL_S[4].OUT_SEC_TMIN[1]</td></tr>

<tr><td>ISOCMBRAMWRABUS[25]</td><td>out</td><td>CELL_S[4].OUT_SEC_TMIN[0]</td></tr>

<tr><td>ISOCMBRAMWRABUS[24]</td><td>out</td><td>CELL_S[4].OUT_BEST_TMIN[7]</td></tr>

<tr><td>ISOCMBRAMWRABUS[23]</td><td>out</td><td>CELL_S[4].OUT_BEST_TMIN[6]</td></tr>

<tr><td>ISOCMBRAMWRABUS[22]</td><td>out</td><td>CELL_S[4].OUT_BEST_TMIN[5]</td></tr>

<tr><td>ISOCMBRAMWRABUS[21]</td><td>out</td><td>CELL_S[4].OUT_BEST_TMIN[4]</td></tr>

<tr><td>ISOCMBRAMWRABUS[20]</td><td>out</td><td>CELL_S[4].OUT_BEST_TMIN[3]</td></tr>

<tr><td>ISOCMBRAMWRABUS[19]</td><td>out</td><td>CELL_S[4].OUT_BEST_TMIN[2]</td></tr>

<tr><td>ISOCMBRAMWRABUS[18]</td><td>out</td><td>CELL_S[4].OUT_BEST_TMIN[1]</td></tr>

<tr><td>ISOCMBRAMWRABUS[17]</td><td>out</td><td>CELL_S[4].OUT_BEST_TMIN[0]</td></tr>

<tr><td>ISOCMBRAMWRABUS[16]</td><td>out</td><td>CELL_S[3].OUT_SEC_TMIN[3]</td></tr>

<tr><td>ISOCMBRAMWRABUS[15]</td><td>out</td><td>CELL_S[3].OUT_SEC_TMIN[2]</td></tr>

<tr><td>ISOCMBRAMWRABUS[14]</td><td>out</td><td>CELL_S[3].OUT_SEC_TMIN[1]</td></tr>

<tr><td>ISOCMBRAMWRABUS[13]</td><td>out</td><td>CELL_S[3].OUT_SEC_TMIN[0]</td></tr>

<tr><td>ISOCMBRAMWRABUS[12]</td><td>out</td><td>CELL_S[3].OUT_BEST_TMIN[7]</td></tr>

<tr><td>ISOCMBRAMWRABUS[11]</td><td>out</td><td>CELL_S[3].OUT_BEST_TMIN[6]</td></tr>

<tr><td>ISOCMBRAMWRABUS[10]</td><td>out</td><td>CELL_S[3].OUT_BEST_TMIN[5]</td></tr>

<tr><td>ISOCMBRAMWRABUS[9]</td><td>out</td><td>CELL_S[3].OUT_BEST_TMIN[4]</td></tr>

<tr><td>ISOCMBRAMWRABUS[8]</td><td>out</td><td>CELL_S[3].OUT_BEST_TMIN[3]</td></tr>

<tr><td>ISOCMBRAMWRDBUS[31]</td><td>out</td><td>CELL_S[3].OUT_BEST_TMIN[2]</td></tr>

<tr><td>ISOCMBRAMWRDBUS[30]</td><td>out</td><td>CELL_S[3].OUT_BEST_TMIN[1]</td></tr>

<tr><td>ISOCMBRAMWRDBUS[29]</td><td>out</td><td>CELL_S[3].OUT_BEST_TMIN[0]</td></tr>

<tr><td>ISOCMBRAMWRDBUS[28]</td><td>out</td><td>CELL_S[2].OUT_SEC_TMIN[3]</td></tr>

<tr><td>ISOCMBRAMWRDBUS[27]</td><td>out</td><td>CELL_S[2].OUT_SEC_TMIN[2]</td></tr>

<tr><td>ISOCMBRAMWRDBUS[26]</td><td>out</td><td>CELL_S[2].OUT_SEC_TMIN[1]</td></tr>

<tr><td>ISOCMBRAMWRDBUS[25]</td><td>out</td><td>CELL_S[2].OUT_SEC_TMIN[0]</td></tr>

<tr><td>ISOCMBRAMWRDBUS[24]</td><td>out</td><td>CELL_S[2].OUT_BEST_TMIN[7]</td></tr>

<tr><td>ISOCMBRAMWRDBUS[23]</td><td>out</td><td>CELL_S[2].OUT_BEST_TMIN[6]</td></tr>

<tr><td>ISOCMBRAMWRDBUS[22]</td><td>out</td><td>CELL_S[2].OUT_BEST_TMIN[5]</td></tr>

<tr><td>ISOCMBRAMWRDBUS[21]</td><td>out</td><td>CELL_S[2].OUT_BEST_TMIN[4]</td></tr>

<tr><td>ISOCMBRAMWRDBUS[20]</td><td>out</td><td>CELL_S[2].OUT_BEST_TMIN[3]</td></tr>

<tr><td>ISOCMBRAMWRDBUS[19]</td><td>out</td><td>CELL_S[2].OUT_BEST_TMIN[2]</td></tr>

<tr><td>ISOCMBRAMWRDBUS[18]</td><td>out</td><td>CELL_S[2].OUT_BEST_TMIN[1]</td></tr>

<tr><td>ISOCMBRAMWRDBUS[17]</td><td>out</td><td>CELL_S[2].OUT_BEST_TMIN[0]</td></tr>

<tr><td>ISOCMBRAMWRDBUS[16]</td><td>out</td><td>CELL_S[1].OUT_SEC_TMIN[3]</td></tr>

<tr><td>ISOCMBRAMWRDBUS[15]</td><td>out</td><td>CELL_S[1].OUT_SEC_TMIN[2]</td></tr>

<tr><td>ISOCMBRAMWRDBUS[14]</td><td>out</td><td>CELL_S[1].OUT_SEC_TMIN[1]</td></tr>

<tr><td>ISOCMBRAMWRDBUS[13]</td><td>out</td><td>CELL_S[1].OUT_SEC_TMIN[0]</td></tr>

<tr><td>ISOCMBRAMWRDBUS[12]</td><td>out</td><td>CELL_S[1].OUT_BEST_TMIN[7]</td></tr>

<tr><td>ISOCMBRAMWRDBUS[11]</td><td>out</td><td>CELL_S[1].OUT_BEST_TMIN[6]</td></tr>

<tr><td>ISOCMBRAMWRDBUS[10]</td><td>out</td><td>CELL_S[1].OUT_BEST_TMIN[5]</td></tr>

<tr><td>ISOCMBRAMWRDBUS[9]</td><td>out</td><td>CELL_S[1].OUT_BEST_TMIN[4]</td></tr>

<tr><td>ISOCMBRAMWRDBUS[8]</td><td>out</td><td>CELL_S[1].OUT_BEST_TMIN[3]</td></tr>

<tr><td>ISOCMBRAMWRDBUS[7]</td><td>out</td><td>CELL_S[1].OUT_BEST_TMIN[2]</td></tr>

<tr><td>ISOCMBRAMWRDBUS[6]</td><td>out</td><td>CELL_S[1].OUT_BEST_TMIN[1]</td></tr>

<tr><td>ISOCMBRAMWRDBUS[5]</td><td>out</td><td>CELL_S[1].OUT_BEST_TMIN[0]</td></tr>

<tr><td>ISOCMBRAMWRDBUS[4]</td><td>out</td><td>CELL_S[0].OUT_SEC_TMIN[3]</td></tr>

<tr><td>ISOCMBRAMWRDBUS[3]</td><td>out</td><td>CELL_S[0].OUT_SEC_TMIN[2]</td></tr>

<tr><td>ISOCMBRAMWRDBUS[2]</td><td>out</td><td>CELL_S[0].OUT_SEC_TMIN[1]</td></tr>

<tr><td>ISOCMBRAMWRDBUS[1]</td><td>out</td><td>CELL_S[0].OUT_SEC_TMIN[0]</td></tr>

<tr><td>ISOCMBRAMWRDBUS[0]</td><td>out</td><td>CELL_S[0].OUT_BEST_TMIN[7]</td></tr>

<tr><td>ISOCMDCRBRAMEVENEN</td><td>out</td><td>CELL_W[0].OUT_SEC_TMIN[1]</td></tr>

<tr><td>ISOCMDCRBRAMODDEN</td><td>out</td><td>CELL_W[0].OUT_SEC_TMIN[2]</td></tr>

<tr><td>ISOCMDCRBRAMRDSELECT</td><td>out</td><td>CELL_W[0].OUT_SEC_TMIN[3]</td></tr>

<tr><td>C405ISOCMCACHEABLE</td><td>out</td><td>CELL_S[1].OUT_HALF0_BEL[4], CELL_S[1].OUT_HALF1_BEL[4]</td></tr>

<tr><td>C405ISOCMCONTEXTSYNC</td><td>out</td><td>CELL_S[1].OUT_HALF0_BEL[5], CELL_S[1].OUT_HALF1_BEL[5]</td></tr>

<tr><td>C405ISOCMU0ATTR</td><td>out</td><td>CELL_S[1].OUT_HALF0_BEL[6], CELL_S[1].OUT_HALF1_BEL[6]</td></tr>

<tr><td>TSTC405ISOCMABORTO</td><td>out</td><td>CELL_S[1].OUT_HALF0_BEL[3], CELL_S[1].OUT_HALF1_BEL[3]</td></tr>

<tr><td>TSTC405ISOCMABUSO[29]</td><td>out</td><td>CELL_S[2].OUT_HALF0_BEL[5], CELL_S[2].OUT_HALF1_BEL[5]</td></tr>

<tr><td>TSTC405ISOCMABUSO[28]</td><td>out</td><td>CELL_S[2].OUT_HALF0_BEL[4], CELL_S[2].OUT_HALF1_BEL[4]</td></tr>

<tr><td>TSTC405ISOCMABUSO[27]</td><td>out</td><td>CELL_S[2].OUT_HALF0_BEL[3], CELL_S[2].OUT_HALF1_BEL[3]</td></tr>

<tr><td>TSTC405ISOCMABUSO[26]</td><td>out</td><td>CELL_S[2].OUT_HALF0_BEL[2], CELL_S[2].OUT_HALF1_BEL[2]</td></tr>

<tr><td>TSTC405ISOCMABUSO[25]</td><td>out</td><td>CELL_S[2].OUT_HALF0_BEL[1], CELL_S[2].OUT_HALF1_BEL[1]</td></tr>

<tr><td>TSTC405ISOCMABUSO[24]</td><td>out</td><td>CELL_S[2].OUT_HALF0_BEL[0], CELL_S[2].OUT_HALF1_BEL[0]</td></tr>

<tr><td>TSTC405ISOCMABUSO[23]</td><td>out</td><td>CELL_S[3].OUT_HALF0_BEL[7], CELL_S[3].OUT_HALF1_BEL[7]</td></tr>

<tr><td>TSTC405ISOCMABUSO[22]</td><td>out</td><td>CELL_S[3].OUT_HALF0_BEL[6], CELL_S[3].OUT_HALF1_BEL[6]</td></tr>

<tr><td>TSTC405ISOCMABUSO[21]</td><td>out</td><td>CELL_S[3].OUT_HALF0_BEL[5], CELL_S[3].OUT_HALF1_BEL[5]</td></tr>

<tr><td>TSTC405ISOCMABUSO[20]</td><td>out</td><td>CELL_S[3].OUT_HALF0_BEL[4], CELL_S[3].OUT_HALF1_BEL[4]</td></tr>

<tr><td>TSTC405ISOCMABUSO[19]</td><td>out</td><td>CELL_S[3].OUT_HALF0_BEL[3], CELL_S[3].OUT_HALF1_BEL[3]</td></tr>

<tr><td>TSTC405ISOCMABUSO[18]</td><td>out</td><td>CELL_S[3].OUT_HALF0_BEL[2], CELL_S[3].OUT_HALF1_BEL[2]</td></tr>

<tr><td>TSTC405ISOCMABUSO[17]</td><td>out</td><td>CELL_S[3].OUT_HALF0_BEL[1], CELL_S[3].OUT_HALF1_BEL[1]</td></tr>

<tr><td>TSTC405ISOCMABUSO[16]</td><td>out</td><td>CELL_S[3].OUT_HALF0_BEL[0], CELL_S[3].OUT_HALF1_BEL[0]</td></tr>

<tr><td>TSTC405ISOCMABUSO[15]</td><td>out</td><td>CELL_S[4].OUT_HALF0_BEL[7], CELL_S[4].OUT_HALF1_BEL[7]</td></tr>

<tr><td>TSTC405ISOCMABUSO[14]</td><td>out</td><td>CELL_S[4].OUT_HALF0_BEL[6], CELL_S[4].OUT_HALF1_BEL[6]</td></tr>

<tr><td>TSTC405ISOCMABUSO[13]</td><td>out</td><td>CELL_S[4].OUT_HALF0_BEL[5], CELL_S[4].OUT_HALF1_BEL[5]</td></tr>

<tr><td>TSTC405ISOCMABUSO[12]</td><td>out</td><td>CELL_S[4].OUT_HALF0_BEL[4], CELL_S[4].OUT_HALF1_BEL[4]</td></tr>

<tr><td>TSTC405ISOCMABUSO[11]</td><td>out</td><td>CELL_S[4].OUT_HALF0_BEL[3], CELL_S[4].OUT_HALF1_BEL[3]</td></tr>

<tr><td>TSTC405ISOCMABUSO[10]</td><td>out</td><td>CELL_S[4].OUT_HALF0_BEL[2], CELL_S[4].OUT_HALF1_BEL[2]</td></tr>

<tr><td>TSTC405ISOCMABUSO[9]</td><td>out</td><td>CELL_S[4].OUT_HALF0_BEL[1], CELL_S[4].OUT_HALF1_BEL[1]</td></tr>

<tr><td>TSTC405ISOCMABUSO[8]</td><td>out</td><td>CELL_S[4].OUT_HALF0_BEL[0], CELL_S[4].OUT_HALF1_BEL[0]</td></tr>

<tr><td>TSTC405ISOCMABUSO[7]</td><td>out</td><td>CELL_S[5].OUT_HALF0_BEL[7], CELL_S[5].OUT_HALF1_BEL[7]</td></tr>

<tr><td>TSTC405ISOCMABUSO[6]</td><td>out</td><td>CELL_S[5].OUT_HALF0_BEL[6], CELL_S[5].OUT_HALF1_BEL[6]</td></tr>

<tr><td>TSTC405ISOCMABUSO[5]</td><td>out</td><td>CELL_S[5].OUT_HALF0_BEL[5], CELL_S[5].OUT_HALF1_BEL[5]</td></tr>

<tr><td>TSTC405ISOCMABUSO[4]</td><td>out</td><td>CELL_S[5].OUT_HALF0_BEL[4], CELL_S[5].OUT_HALF1_BEL[4]</td></tr>

<tr><td>TSTC405ISOCMABUSO[3]</td><td>out</td><td>CELL_S[5].OUT_HALF0_BEL[3], CELL_S[5].OUT_HALF1_BEL[3]</td></tr>

<tr><td>TSTC405ISOCMABUSO[2]</td><td>out</td><td>CELL_S[5].OUT_HALF0_BEL[2], CELL_S[5].OUT_HALF1_BEL[2]</td></tr>

<tr><td>TSTC405ISOCMABUSO[1]</td><td>out</td><td>CELL_S[5].OUT_HALF0_BEL[1], CELL_S[5].OUT_HALF1_BEL[1]</td></tr>

<tr><td>TSTC405ISOCMABUSO[0]</td><td>out</td><td>CELL_S[5].OUT_HALF0_BEL[0], CELL_S[5].OUT_HALF1_BEL[0]</td></tr>

<tr><td>TSTC405ISOCMICUREADYO</td><td>out</td><td>CELL_S[1].OUT_HALF0_BEL[1], CELL_S[1].OUT_HALF1_BEL[1]</td></tr>

<tr><td>TSTC405ISOCMREQPENDINGO</td><td>out</td><td>CELL_S[1].OUT_HALF0_BEL[0], CELL_S[1].OUT_HALF1_BEL[0]</td></tr>

<tr><td>TSTC405ISOCMXLTVALIDO</td><td>out</td><td>CELL_S[1].OUT_HALF0_BEL[2], CELL_S[1].OUT_HALF1_BEL[2]</td></tr>

<tr><td>TSTISOCMC405HOLDO</td><td>out</td><td>CELL_S[0].OUT_HALF0_BEL[6], CELL_S[0].OUT_HALF1_BEL[6]</td></tr>

<tr><td>TSTISOCMC405RDDVALIDO[1]</td><td>out</td><td>CELL_S[0].OUT_HALF0_BEL[5], CELL_S[0].OUT_HALF1_BEL[5]</td></tr>

<tr><td>TSTISOCMC405RDDVALIDO[0]</td><td>out</td><td>CELL_S[0].OUT_HALF0_BEL[4], CELL_S[0].OUT_HALF1_BEL[4]</td></tr>

<tr><td>TSTISOCMC405READDATAOUTO[63]</td><td>out</td><td>CELL_W[8].OUT_HALF0_BEL[3], CELL_W[8].OUT_HALF1_BEL[3]</td></tr>

<tr><td>TSTISOCMC405READDATAOUTO[62]</td><td>out</td><td>CELL_W[8].OUT_HALF0_BEL[2], CELL_W[8].OUT_HALF1_BEL[2]</td></tr>

<tr><td>TSTISOCMC405READDATAOUTO[61]</td><td>out</td><td>CELL_W[8].OUT_HALF0_BEL[1], CELL_W[8].OUT_HALF1_BEL[1]</td></tr>

<tr><td>TSTISOCMC405READDATAOUTO[60]</td><td>out</td><td>CELL_W[8].OUT_HALF0_BEL[0], CELL_W[8].OUT_HALF1_BEL[0]</td></tr>

<tr><td>TSTISOCMC405READDATAOUTO[59]</td><td>out</td><td>CELL_W[9].OUT_HALF0_BEL[3], CELL_W[9].OUT_HALF1_BEL[3]</td></tr>

<tr><td>TSTISOCMC405READDATAOUTO[58]</td><td>out</td><td>CELL_W[9].OUT_HALF0_BEL[2], CELL_W[9].OUT_HALF1_BEL[2]</td></tr>

<tr><td>TSTISOCMC405READDATAOUTO[57]</td><td>out</td><td>CELL_W[9].OUT_HALF0_BEL[1], CELL_W[9].OUT_HALF1_BEL[1]</td></tr>

<tr><td>TSTISOCMC405READDATAOUTO[56]</td><td>out</td><td>CELL_W[9].OUT_HALF0_BEL[0], CELL_W[9].OUT_HALF1_BEL[0]</td></tr>

<tr><td>TSTISOCMC405READDATAOUTO[55]</td><td>out</td><td>CELL_W[10].OUT_HALF0_BEL[3], CELL_W[10].OUT_HALF1_BEL[3]</td></tr>

<tr><td>TSTISOCMC405READDATAOUTO[54]</td><td>out</td><td>CELL_W[10].OUT_HALF0_BEL[2], CELL_W[10].OUT_HALF1_BEL[2]</td></tr>

<tr><td>TSTISOCMC405READDATAOUTO[53]</td><td>out</td><td>CELL_W[10].OUT_HALF0_BEL[1], CELL_W[10].OUT_HALF1_BEL[1]</td></tr>

<tr><td>TSTISOCMC405READDATAOUTO[52]</td><td>out</td><td>CELL_W[10].OUT_HALF0_BEL[0], CELL_W[10].OUT_HALF1_BEL[0]</td></tr>

<tr><td>TSTISOCMC405READDATAOUTO[51]</td><td>out</td><td>CELL_W[11].OUT_HALF0_BEL[3], CELL_W[11].OUT_HALF1_BEL[3]</td></tr>

<tr><td>TSTISOCMC405READDATAOUTO[50]</td><td>out</td><td>CELL_W[11].OUT_HALF0_BEL[2], CELL_W[11].OUT_HALF1_BEL[2]</td></tr>

<tr><td>TSTISOCMC405READDATAOUTO[49]</td><td>out</td><td>CELL_W[11].OUT_HALF0_BEL[1], CELL_W[11].OUT_HALF1_BEL[1]</td></tr>

<tr><td>TSTISOCMC405READDATAOUTO[48]</td><td>out</td><td>CELL_W[11].OUT_HALF0_BEL[0], CELL_W[11].OUT_HALF1_BEL[0]</td></tr>

<tr><td>TSTISOCMC405READDATAOUTO[47]</td><td>out</td><td>CELL_W[12].OUT_HALF0_BEL[3], CELL_W[12].OUT_HALF1_BEL[3]</td></tr>

<tr><td>TSTISOCMC405READDATAOUTO[46]</td><td>out</td><td>CELL_W[12].OUT_HALF0_BEL[2], CELL_W[12].OUT_HALF1_BEL[2]</td></tr>

<tr><td>TSTISOCMC405READDATAOUTO[45]</td><td>out</td><td>CELL_W[12].OUT_HALF0_BEL[1], CELL_W[12].OUT_HALF1_BEL[1]</td></tr>

<tr><td>TSTISOCMC405READDATAOUTO[44]</td><td>out</td><td>CELL_W[12].OUT_HALF0_BEL[0], CELL_W[12].OUT_HALF1_BEL[0]</td></tr>

<tr><td>TSTISOCMC405READDATAOUTO[43]</td><td>out</td><td>CELL_W[13].OUT_HALF0_BEL[3], CELL_W[13].OUT_HALF1_BEL[3]</td></tr>

<tr><td>TSTISOCMC405READDATAOUTO[42]</td><td>out</td><td>CELL_W[13].OUT_HALF0_BEL[2], CELL_W[13].OUT_HALF1_BEL[2]</td></tr>

<tr><td>TSTISOCMC405READDATAOUTO[41]</td><td>out</td><td>CELL_W[13].OUT_HALF0_BEL[1], CELL_W[13].OUT_HALF1_BEL[1]</td></tr>

<tr><td>TSTISOCMC405READDATAOUTO[40]</td><td>out</td><td>CELL_W[13].OUT_HALF0_BEL[0], CELL_W[13].OUT_HALF1_BEL[0]</td></tr>

<tr><td>TSTISOCMC405READDATAOUTO[39]</td><td>out</td><td>CELL_W[14].OUT_HALF0_BEL[3], CELL_W[14].OUT_HALF1_BEL[3]</td></tr>

<tr><td>TSTISOCMC405READDATAOUTO[38]</td><td>out</td><td>CELL_W[14].OUT_HALF0_BEL[2], CELL_W[14].OUT_HALF1_BEL[2]</td></tr>

<tr><td>TSTISOCMC405READDATAOUTO[37]</td><td>out</td><td>CELL_W[14].OUT_HALF0_BEL[1], CELL_W[14].OUT_HALF1_BEL[1]</td></tr>

<tr><td>TSTISOCMC405READDATAOUTO[36]</td><td>out</td><td>CELL_W[14].OUT_HALF0_BEL[0], CELL_W[14].OUT_HALF1_BEL[0]</td></tr>

<tr><td>TSTISOCMC405READDATAOUTO[35]</td><td>out</td><td>CELL_W[15].OUT_HALF0_BEL[3], CELL_W[15].OUT_HALF1_BEL[3]</td></tr>

<tr><td>TSTISOCMC405READDATAOUTO[34]</td><td>out</td><td>CELL_W[15].OUT_HALF0_BEL[2], CELL_W[15].OUT_HALF1_BEL[2]</td></tr>

<tr><td>TSTISOCMC405READDATAOUTO[33]</td><td>out</td><td>CELL_W[15].OUT_HALF0_BEL[1], CELL_W[15].OUT_HALF1_BEL[1]</td></tr>

<tr><td>TSTISOCMC405READDATAOUTO[32]</td><td>out</td><td>CELL_W[15].OUT_HALF0_BEL[0], CELL_W[15].OUT_HALF1_BEL[0]</td></tr>

<tr><td>TSTISOCMC405READDATAOUTO[31]</td><td>out</td><td>CELL_E[0].OUT_HALF0_BEL[7], CELL_E[0].OUT_HALF1_BEL[7]</td></tr>

<tr><td>TSTISOCMC405READDATAOUTO[30]</td><td>out</td><td>CELL_E[0].OUT_HALF0_BEL[6], CELL_E[0].OUT_HALF1_BEL[6]</td></tr>

<tr><td>TSTISOCMC405READDATAOUTO[29]</td><td>out</td><td>CELL_E[0].OUT_HALF0_BEL[5], CELL_E[0].OUT_HALF1_BEL[5]</td></tr>

<tr><td>TSTISOCMC405READDATAOUTO[28]</td><td>out</td><td>CELL_E[0].OUT_HALF0_BEL[4], CELL_E[0].OUT_HALF1_BEL[4]</td></tr>

<tr><td>TSTISOCMC405READDATAOUTO[27]</td><td>out</td><td>CELL_E[0].OUT_HALF0_BEL[3], CELL_E[0].OUT_HALF1_BEL[3]</td></tr>

<tr><td>TSTISOCMC405READDATAOUTO[26]</td><td>out</td><td>CELL_E[0].OUT_HALF0_BEL[2], CELL_E[0].OUT_HALF1_BEL[2]</td></tr>

<tr><td>TSTISOCMC405READDATAOUTO[25]</td><td>out</td><td>CELL_E[0].OUT_HALF0_BEL[1], CELL_E[0].OUT_HALF1_BEL[1]</td></tr>

<tr><td>TSTISOCMC405READDATAOUTO[24]</td><td>out</td><td>CELL_E[0].OUT_HALF0_BEL[0], CELL_E[0].OUT_HALF1_BEL[0]</td></tr>

<tr><td>TSTISOCMC405READDATAOUTO[23]</td><td>out</td><td>CELL_E[1].OUT_HALF0_BEL[7], CELL_E[1].OUT_HALF1_BEL[7]</td></tr>

<tr><td>TSTISOCMC405READDATAOUTO[22]</td><td>out</td><td>CELL_E[1].OUT_HALF0_BEL[6], CELL_E[1].OUT_HALF1_BEL[6]</td></tr>

<tr><td>TSTISOCMC405READDATAOUTO[21]</td><td>out</td><td>CELL_E[1].OUT_HALF0_BEL[5], CELL_E[1].OUT_HALF1_BEL[5]</td></tr>

<tr><td>TSTISOCMC405READDATAOUTO[20]</td><td>out</td><td>CELL_E[1].OUT_HALF0_BEL[4], CELL_E[1].OUT_HALF1_BEL[4]</td></tr>

<tr><td>TSTISOCMC405READDATAOUTO[19]</td><td>out</td><td>CELL_E[1].OUT_HALF0_BEL[3], CELL_E[1].OUT_HALF1_BEL[3]</td></tr>

<tr><td>TSTISOCMC405READDATAOUTO[18]</td><td>out</td><td>CELL_E[1].OUT_HALF0_BEL[2], CELL_E[1].OUT_HALF1_BEL[2]</td></tr>

<tr><td>TSTISOCMC405READDATAOUTO[17]</td><td>out</td><td>CELL_E[1].OUT_HALF0_BEL[1], CELL_E[1].OUT_HALF1_BEL[1]</td></tr>

<tr><td>TSTISOCMC405READDATAOUTO[16]</td><td>out</td><td>CELL_E[1].OUT_HALF0_BEL[0], CELL_E[1].OUT_HALF1_BEL[0]</td></tr>

<tr><td>TSTISOCMC405READDATAOUTO[15]</td><td>out</td><td>CELL_E[2].OUT_HALF0_BEL[7], CELL_E[2].OUT_HALF1_BEL[7]</td></tr>

<tr><td>TSTISOCMC405READDATAOUTO[14]</td><td>out</td><td>CELL_E[2].OUT_HALF0_BEL[6], CELL_E[2].OUT_HALF1_BEL[6]</td></tr>

<tr><td>TSTISOCMC405READDATAOUTO[13]</td><td>out</td><td>CELL_E[2].OUT_HALF0_BEL[5], CELL_E[2].OUT_HALF1_BEL[5]</td></tr>

<tr><td>TSTISOCMC405READDATAOUTO[12]</td><td>out</td><td>CELL_E[2].OUT_HALF0_BEL[4], CELL_E[2].OUT_HALF1_BEL[4]</td></tr>

<tr><td>TSTISOCMC405READDATAOUTO[11]</td><td>out</td><td>CELL_E[2].OUT_HALF0_BEL[3], CELL_E[2].OUT_HALF1_BEL[3]</td></tr>

<tr><td>TSTISOCMC405READDATAOUTO[10]</td><td>out</td><td>CELL_E[2].OUT_HALF0_BEL[2], CELL_E[2].OUT_HALF1_BEL[2]</td></tr>

<tr><td>TSTISOCMC405READDATAOUTO[9]</td><td>out</td><td>CELL_E[2].OUT_HALF0_BEL[1], CELL_E[2].OUT_HALF1_BEL[1]</td></tr>

<tr><td>TSTISOCMC405READDATAOUTO[8]</td><td>out</td><td>CELL_E[2].OUT_HALF0_BEL[0], CELL_E[2].OUT_HALF1_BEL[0]</td></tr>

<tr><td>TSTISOCMC405READDATAOUTO[7]</td><td>out</td><td>CELL_E[3].OUT_HALF0_BEL[7], CELL_E[3].OUT_HALF1_BEL[7]</td></tr>

<tr><td>TSTISOCMC405READDATAOUTO[6]</td><td>out</td><td>CELL_E[3].OUT_HALF0_BEL[6], CELL_E[3].OUT_HALF1_BEL[6]</td></tr>

<tr><td>TSTISOCMC405READDATAOUTO[5]</td><td>out</td><td>CELL_E[3].OUT_HALF0_BEL[5], CELL_E[3].OUT_HALF1_BEL[5]</td></tr>

<tr><td>TSTISOCMC405READDATAOUTO[4]</td><td>out</td><td>CELL_E[3].OUT_HALF0_BEL[4], CELL_E[3].OUT_HALF1_BEL[4]</td></tr>

<tr><td>TSTISOCMC405READDATAOUTO[3]</td><td>out</td><td>CELL_E[3].OUT_HALF0_BEL[3], CELL_E[3].OUT_HALF1_BEL[3]</td></tr>

<tr><td>TSTISOCMC405READDATAOUTO[2]</td><td>out</td><td>CELL_E[3].OUT_HALF0_BEL[2], CELL_E[3].OUT_HALF1_BEL[2]</td></tr>

<tr><td>TSTISOCMC405READDATAOUTO[1]</td><td>out</td><td>CELL_E[3].OUT_HALF0_BEL[1], CELL_E[3].OUT_HALF1_BEL[1]</td></tr>

<tr><td>TSTISOCMC405READDATAOUTO[0]</td><td>out</td><td>CELL_E[3].OUT_HALF0_BEL[0], CELL_E[3].OUT_HALF1_BEL[0]</td></tr>

<tr><td>APUFCMDECODED</td><td>out</td><td>CELL_E[14].OUT_SEC_TMIN[2]</td></tr>

<tr><td>APUFCMDECUDI[2]</td><td>out</td><td>CELL_E[13].OUT_SEC_TMIN[3]</td></tr>

<tr><td>APUFCMDECUDI[1]</td><td>out</td><td>CELL_E[13].OUT_SEC_TMIN[2]</td></tr>

<tr><td>APUFCMDECUDI[0]</td><td>out</td><td>CELL_E[13].OUT_SEC_TMIN[1]</td></tr>

<tr><td>APUFCMDECUDIVALID</td><td>out</td><td>CELL_E[14].OUT_SEC_TMIN[3]</td></tr>

<tr><td>APUFCMENDIAN</td><td>out</td><td>CELL_E[14].OUT_BEST_TMIN[6]</td></tr>

<tr><td>APUFCMFLUSH</td><td>out</td><td>CELL_E[14].OUT_BEST_TMIN[4]</td></tr>

<tr><td>APUFCMINSTRUCTION[31]</td><td>out</td><td>CELL_N[3].OUT_BEST_TMIN[4]</td></tr>

<tr><td>APUFCMINSTRUCTION[30]</td><td>out</td><td>CELL_N[3].OUT_BEST_TMIN[5]</td></tr>

<tr><td>APUFCMINSTRUCTION[29]</td><td>out</td><td>CELL_N[3].OUT_BEST_TMIN[6]</td></tr>

<tr><td>APUFCMINSTRUCTION[28]</td><td>out</td><td>CELL_N[3].OUT_BEST_TMIN[7]</td></tr>

<tr><td>APUFCMINSTRUCTION[27]</td><td>out</td><td>CELL_N[3].OUT_SEC_TMIN[0]</td></tr>

<tr><td>APUFCMINSTRUCTION[26]</td><td>out</td><td>CELL_N[3].OUT_SEC_TMIN[1]</td></tr>

<tr><td>APUFCMINSTRUCTION[25]</td><td>out</td><td>CELL_N[3].OUT_SEC_TMIN[2]</td></tr>

<tr><td>APUFCMINSTRUCTION[24]</td><td>out</td><td>CELL_N[3].OUT_SEC_TMIN[3]</td></tr>

<tr><td>APUFCMINSTRUCTION[23]</td><td>out</td><td>CELL_N[4].OUT_BEST_TMIN[4]</td></tr>

<tr><td>APUFCMINSTRUCTION[22]</td><td>out</td><td>CELL_N[4].OUT_BEST_TMIN[5]</td></tr>

<tr><td>APUFCMINSTRUCTION[21]</td><td>out</td><td>CELL_N[4].OUT_BEST_TMIN[6]</td></tr>

<tr><td>APUFCMINSTRUCTION[20]</td><td>out</td><td>CELL_N[4].OUT_BEST_TMIN[7]</td></tr>

<tr><td>APUFCMINSTRUCTION[19]</td><td>out</td><td>CELL_N[4].OUT_SEC_TMIN[0]</td></tr>

<tr><td>APUFCMINSTRUCTION[18]</td><td>out</td><td>CELL_N[4].OUT_SEC_TMIN[1]</td></tr>

<tr><td>APUFCMINSTRUCTION[17]</td><td>out</td><td>CELL_N[4].OUT_SEC_TMIN[2]</td></tr>

<tr><td>APUFCMINSTRUCTION[16]</td><td>out</td><td>CELL_N[4].OUT_SEC_TMIN[3]</td></tr>

<tr><td>APUFCMINSTRUCTION[15]</td><td>out</td><td>CELL_N[5].OUT_BEST_TMIN[4]</td></tr>

<tr><td>APUFCMINSTRUCTION[14]</td><td>out</td><td>CELL_N[5].OUT_BEST_TMIN[5]</td></tr>

<tr><td>APUFCMINSTRUCTION[13]</td><td>out</td><td>CELL_N[5].OUT_BEST_TMIN[6]</td></tr>

<tr><td>APUFCMINSTRUCTION[12]</td><td>out</td><td>CELL_N[5].OUT_BEST_TMIN[7]</td></tr>

<tr><td>APUFCMINSTRUCTION[11]</td><td>out</td><td>CELL_N[5].OUT_SEC_TMIN[0]</td></tr>

<tr><td>APUFCMINSTRUCTION[10]</td><td>out</td><td>CELL_N[5].OUT_SEC_TMIN[1]</td></tr>

<tr><td>APUFCMINSTRUCTION[9]</td><td>out</td><td>CELL_N[5].OUT_SEC_TMIN[2]</td></tr>

<tr><td>APUFCMINSTRUCTION[8]</td><td>out</td><td>CELL_N[5].OUT_SEC_TMIN[3]</td></tr>

<tr><td>APUFCMINSTRUCTION[7]</td><td>out</td><td>CELL_N[6].OUT_BEST_TMIN[4]</td></tr>

<tr><td>APUFCMINSTRUCTION[6]</td><td>out</td><td>CELL_N[6].OUT_BEST_TMIN[5]</td></tr>

<tr><td>APUFCMINSTRUCTION[5]</td><td>out</td><td>CELL_N[6].OUT_BEST_TMIN[6]</td></tr>

<tr><td>APUFCMINSTRUCTION[4]</td><td>out</td><td>CELL_N[6].OUT_BEST_TMIN[7]</td></tr>

<tr><td>APUFCMINSTRUCTION[3]</td><td>out</td><td>CELL_N[6].OUT_SEC_TMIN[0]</td></tr>

<tr><td>APUFCMINSTRUCTION[2]</td><td>out</td><td>CELL_N[6].OUT_SEC_TMIN[1]</td></tr>

<tr><td>APUFCMINSTRUCTION[1]</td><td>out</td><td>CELL_N[6].OUT_SEC_TMIN[2]</td></tr>

<tr><td>APUFCMINSTRUCTION[0]</td><td>out</td><td>CELL_N[6].OUT_SEC_TMIN[3]</td></tr>

<tr><td>APUFCMINSTRVALID</td><td>out</td><td>CELL_E[14].OUT_SEC_TMIN[1]</td></tr>

<tr><td>APUFCMLOADBYTEEN[3]</td><td>out</td><td>CELL_E[15].OUT_SEC_TMIN[3]</td></tr>

<tr><td>APUFCMLOADBYTEEN[2]</td><td>out</td><td>CELL_E[15].OUT_SEC_TMIN[2]</td></tr>

<tr><td>APUFCMLOADBYTEEN[1]</td><td>out</td><td>CELL_E[15].OUT_SEC_TMIN[1]</td></tr>

<tr><td>APUFCMLOADBYTEEN[0]</td><td>out</td><td>CELL_E[15].OUT_SEC_TMIN[0]</td></tr>

<tr><td>APUFCMLOADDATA[31]</td><td>out</td><td>CELL_E[16].OUT_SEC_TMIN[3]</td></tr>

<tr><td>APUFCMLOADDATA[30]</td><td>out</td><td>CELL_E[16].OUT_SEC_TMIN[2]</td></tr>

<tr><td>APUFCMLOADDATA[29]</td><td>out</td><td>CELL_E[16].OUT_SEC_TMIN[1]</td></tr>

<tr><td>APUFCMLOADDATA[28]</td><td>out</td><td>CELL_E[16].OUT_SEC_TMIN[0]</td></tr>

<tr><td>APUFCMLOADDATA[27]</td><td>out</td><td>CELL_E[17].OUT_SEC_TMIN[3]</td></tr>

<tr><td>APUFCMLOADDATA[26]</td><td>out</td><td>CELL_E[17].OUT_SEC_TMIN[2]</td></tr>

<tr><td>APUFCMLOADDATA[25]</td><td>out</td><td>CELL_E[17].OUT_SEC_TMIN[1]</td></tr>

<tr><td>APUFCMLOADDATA[24]</td><td>out</td><td>CELL_E[17].OUT_SEC_TMIN[0]</td></tr>

<tr><td>APUFCMLOADDATA[23]</td><td>out</td><td>CELL_E[18].OUT_SEC_TMIN[3]</td></tr>

<tr><td>APUFCMLOADDATA[22]</td><td>out</td><td>CELL_E[18].OUT_SEC_TMIN[2]</td></tr>

<tr><td>APUFCMLOADDATA[21]</td><td>out</td><td>CELL_E[18].OUT_SEC_TMIN[1]</td></tr>

<tr><td>APUFCMLOADDATA[20]</td><td>out</td><td>CELL_E[18].OUT_SEC_TMIN[0]</td></tr>

<tr><td>APUFCMLOADDATA[19]</td><td>out</td><td>CELL_E[19].OUT_SEC_TMIN[3]</td></tr>

<tr><td>APUFCMLOADDATA[18]</td><td>out</td><td>CELL_E[19].OUT_SEC_TMIN[2]</td></tr>

<tr><td>APUFCMLOADDATA[17]</td><td>out</td><td>CELL_E[19].OUT_SEC_TMIN[1]</td></tr>

<tr><td>APUFCMLOADDATA[16]</td><td>out</td><td>CELL_E[19].OUT_SEC_TMIN[0]</td></tr>

<tr><td>APUFCMLOADDATA[15]</td><td>out</td><td>CELL_E[20].OUT_SEC_TMIN[3]</td></tr>

<tr><td>APUFCMLOADDATA[14]</td><td>out</td><td>CELL_E[20].OUT_SEC_TMIN[2]</td></tr>

<tr><td>APUFCMLOADDATA[13]</td><td>out</td><td>CELL_E[20].OUT_SEC_TMIN[1]</td></tr>

<tr><td>APUFCMLOADDATA[12]</td><td>out</td><td>CELL_E[20].OUT_SEC_TMIN[0]</td></tr>

<tr><td>APUFCMLOADDATA[11]</td><td>out</td><td>CELL_E[21].OUT_SEC_TMIN[3]</td></tr>

<tr><td>APUFCMLOADDATA[10]</td><td>out</td><td>CELL_E[21].OUT_SEC_TMIN[2]</td></tr>

<tr><td>APUFCMLOADDATA[9]</td><td>out</td><td>CELL_E[21].OUT_SEC_TMIN[1]</td></tr>

<tr><td>APUFCMLOADDATA[8]</td><td>out</td><td>CELL_E[21].OUT_SEC_TMIN[0]</td></tr>

<tr><td>APUFCMLOADDATA[7]</td><td>out</td><td>CELL_E[22].OUT_SEC_TMIN[3]</td></tr>

<tr><td>APUFCMLOADDATA[6]</td><td>out</td><td>CELL_E[22].OUT_SEC_TMIN[2]</td></tr>

<tr><td>APUFCMLOADDATA[5]</td><td>out</td><td>CELL_E[22].OUT_SEC_TMIN[1]</td></tr>

<tr><td>APUFCMLOADDATA[4]</td><td>out</td><td>CELL_E[22].OUT_SEC_TMIN[0]</td></tr>

<tr><td>APUFCMLOADDATA[3]</td><td>out</td><td>CELL_E[23].OUT_SEC_TMIN[3]</td></tr>

<tr><td>APUFCMLOADDATA[2]</td><td>out</td><td>CELL_E[23].OUT_SEC_TMIN[2]</td></tr>

<tr><td>APUFCMLOADDATA[1]</td><td>out</td><td>CELL_E[23].OUT_SEC_TMIN[1]</td></tr>

<tr><td>APUFCMLOADDATA[0]</td><td>out</td><td>CELL_E[23].OUT_SEC_TMIN[0]</td></tr>

<tr><td>APUFCMLOADDVALID</td><td>out</td><td>CELL_E[13].OUT_SEC_TMIN[0]</td></tr>

<tr><td>APUFCMOPERANDVALID</td><td>out</td><td>CELL_E[13].OUT_BEST_TMIN[7]</td></tr>

<tr><td>APUFCMRADATA[31]</td><td>out</td><td>CELL_E[16].OUT_BEST_TMIN[3]</td></tr>

<tr><td>APUFCMRADATA[30]</td><td>out</td><td>CELL_E[16].OUT_BEST_TMIN[2]</td></tr>

<tr><td>APUFCMRADATA[29]</td><td>out</td><td>CELL_E[16].OUT_BEST_TMIN[1]</td></tr>

<tr><td>APUFCMRADATA[28]</td><td>out</td><td>CELL_E[16].OUT_BEST_TMIN[0]</td></tr>

<tr><td>APUFCMRADATA[27]</td><td>out</td><td>CELL_E[17].OUT_BEST_TMIN[3]</td></tr>

<tr><td>APUFCMRADATA[26]</td><td>out</td><td>CELL_E[17].OUT_BEST_TMIN[2]</td></tr>

<tr><td>APUFCMRADATA[25]</td><td>out</td><td>CELL_E[17].OUT_BEST_TMIN[1]</td></tr>

<tr><td>APUFCMRADATA[24]</td><td>out</td><td>CELL_E[17].OUT_BEST_TMIN[0]</td></tr>

<tr><td>APUFCMRADATA[23]</td><td>out</td><td>CELL_E[18].OUT_BEST_TMIN[3]</td></tr>

<tr><td>APUFCMRADATA[22]</td><td>out</td><td>CELL_E[18].OUT_BEST_TMIN[2]</td></tr>

<tr><td>APUFCMRADATA[21]</td><td>out</td><td>CELL_E[18].OUT_BEST_TMIN[1]</td></tr>

<tr><td>APUFCMRADATA[20]</td><td>out</td><td>CELL_E[18].OUT_BEST_TMIN[0]</td></tr>

<tr><td>APUFCMRADATA[19]</td><td>out</td><td>CELL_E[19].OUT_BEST_TMIN[3]</td></tr>

<tr><td>APUFCMRADATA[18]</td><td>out</td><td>CELL_E[19].OUT_BEST_TMIN[2]</td></tr>

<tr><td>APUFCMRADATA[17]</td><td>out</td><td>CELL_E[19].OUT_BEST_TMIN[1]</td></tr>

<tr><td>APUFCMRADATA[16]</td><td>out</td><td>CELL_E[19].OUT_BEST_TMIN[0]</td></tr>

<tr><td>APUFCMRADATA[15]</td><td>out</td><td>CELL_E[20].OUT_BEST_TMIN[3]</td></tr>

<tr><td>APUFCMRADATA[14]</td><td>out</td><td>CELL_E[20].OUT_BEST_TMIN[2]</td></tr>

<tr><td>APUFCMRADATA[13]</td><td>out</td><td>CELL_E[20].OUT_BEST_TMIN[1]</td></tr>

<tr><td>APUFCMRADATA[12]</td><td>out</td><td>CELL_E[20].OUT_BEST_TMIN[0]</td></tr>

<tr><td>APUFCMRADATA[11]</td><td>out</td><td>CELL_E[21].OUT_BEST_TMIN[3]</td></tr>

<tr><td>APUFCMRADATA[10]</td><td>out</td><td>CELL_E[21].OUT_BEST_TMIN[2]</td></tr>

<tr><td>APUFCMRADATA[9]</td><td>out</td><td>CELL_E[21].OUT_BEST_TMIN[1]</td></tr>

<tr><td>APUFCMRADATA[8]</td><td>out</td><td>CELL_E[21].OUT_BEST_TMIN[0]</td></tr>

<tr><td>APUFCMRADATA[7]</td><td>out</td><td>CELL_E[22].OUT_BEST_TMIN[3]</td></tr>

<tr><td>APUFCMRADATA[6]</td><td>out</td><td>CELL_E[22].OUT_BEST_TMIN[2]</td></tr>

<tr><td>APUFCMRADATA[5]</td><td>out</td><td>CELL_E[22].OUT_BEST_TMIN[1]</td></tr>

<tr><td>APUFCMRADATA[4]</td><td>out</td><td>CELL_E[22].OUT_BEST_TMIN[0]</td></tr>

<tr><td>APUFCMRADATA[3]</td><td>out</td><td>CELL_E[23].OUT_BEST_TMIN[3]</td></tr>

<tr><td>APUFCMRADATA[2]</td><td>out</td><td>CELL_E[23].OUT_BEST_TMIN[2]</td></tr>

<tr><td>APUFCMRADATA[1]</td><td>out</td><td>CELL_E[23].OUT_BEST_TMIN[1]</td></tr>

<tr><td>APUFCMRADATA[0]</td><td>out</td><td>CELL_E[23].OUT_BEST_TMIN[0]</td></tr>

<tr><td>APUFCMRBDATA[31]</td><td>out</td><td>CELL_E[16].OUT_BEST_TMIN[7]</td></tr>

<tr><td>APUFCMRBDATA[30]</td><td>out</td><td>CELL_E[16].OUT_BEST_TMIN[6]</td></tr>

<tr><td>APUFCMRBDATA[29]</td><td>out</td><td>CELL_E[16].OUT_BEST_TMIN[5]</td></tr>

<tr><td>APUFCMRBDATA[28]</td><td>out</td><td>CELL_E[16].OUT_BEST_TMIN[4]</td></tr>

<tr><td>APUFCMRBDATA[27]</td><td>out</td><td>CELL_E[17].OUT_BEST_TMIN[7]</td></tr>

<tr><td>APUFCMRBDATA[26]</td><td>out</td><td>CELL_E[17].OUT_BEST_TMIN[6]</td></tr>

<tr><td>APUFCMRBDATA[25]</td><td>out</td><td>CELL_E[17].OUT_BEST_TMIN[5]</td></tr>

<tr><td>APUFCMRBDATA[24]</td><td>out</td><td>CELL_E[17].OUT_BEST_TMIN[4]</td></tr>

<tr><td>APUFCMRBDATA[23]</td><td>out</td><td>CELL_E[18].OUT_BEST_TMIN[7]</td></tr>

<tr><td>APUFCMRBDATA[22]</td><td>out</td><td>CELL_E[18].OUT_BEST_TMIN[6]</td></tr>

<tr><td>APUFCMRBDATA[21]</td><td>out</td><td>CELL_E[18].OUT_BEST_TMIN[5]</td></tr>

<tr><td>APUFCMRBDATA[20]</td><td>out</td><td>CELL_E[18].OUT_BEST_TMIN[4]</td></tr>

<tr><td>APUFCMRBDATA[19]</td><td>out</td><td>CELL_E[19].OUT_BEST_TMIN[7]</td></tr>

<tr><td>APUFCMRBDATA[18]</td><td>out</td><td>CELL_E[19].OUT_BEST_TMIN[6]</td></tr>

<tr><td>APUFCMRBDATA[17]</td><td>out</td><td>CELL_E[19].OUT_BEST_TMIN[5]</td></tr>

<tr><td>APUFCMRBDATA[16]</td><td>out</td><td>CELL_E[19].OUT_BEST_TMIN[4]</td></tr>

<tr><td>APUFCMRBDATA[15]</td><td>out</td><td>CELL_E[20].OUT_BEST_TMIN[7]</td></tr>

<tr><td>APUFCMRBDATA[14]</td><td>out</td><td>CELL_E[20].OUT_BEST_TMIN[6]</td></tr>

<tr><td>APUFCMRBDATA[13]</td><td>out</td><td>CELL_E[20].OUT_BEST_TMIN[5]</td></tr>

<tr><td>APUFCMRBDATA[12]</td><td>out</td><td>CELL_E[20].OUT_BEST_TMIN[4]</td></tr>

<tr><td>APUFCMRBDATA[11]</td><td>out</td><td>CELL_E[21].OUT_BEST_TMIN[7]</td></tr>

<tr><td>APUFCMRBDATA[10]</td><td>out</td><td>CELL_E[21].OUT_BEST_TMIN[6]</td></tr>

<tr><td>APUFCMRBDATA[9]</td><td>out</td><td>CELL_E[21].OUT_BEST_TMIN[5]</td></tr>

<tr><td>APUFCMRBDATA[8]</td><td>out</td><td>CELL_E[21].OUT_BEST_TMIN[4]</td></tr>

<tr><td>APUFCMRBDATA[7]</td><td>out</td><td>CELL_E[22].OUT_BEST_TMIN[7]</td></tr>

<tr><td>APUFCMRBDATA[6]</td><td>out</td><td>CELL_E[22].OUT_BEST_TMIN[6]</td></tr>

<tr><td>APUFCMRBDATA[5]</td><td>out</td><td>CELL_E[22].OUT_BEST_TMIN[5]</td></tr>

<tr><td>APUFCMRBDATA[4]</td><td>out</td><td>CELL_E[22].OUT_BEST_TMIN[4]</td></tr>

<tr><td>APUFCMRBDATA[3]</td><td>out</td><td>CELL_E[23].OUT_BEST_TMIN[7]</td></tr>

<tr><td>APUFCMRBDATA[2]</td><td>out</td><td>CELL_E[23].OUT_BEST_TMIN[6]</td></tr>

<tr><td>APUFCMRBDATA[1]</td><td>out</td><td>CELL_E[23].OUT_BEST_TMIN[5]</td></tr>

<tr><td>APUFCMRBDATA[0]</td><td>out</td><td>CELL_E[23].OUT_BEST_TMIN[4]</td></tr>

<tr><td>APUFCMWRITEBACKOK</td><td>out</td><td>CELL_E[14].OUT_BEST_TMIN[5]</td></tr>

<tr><td>APUFCMXERCA</td><td>out</td><td>CELL_E[14].OUT_BEST_TMIN[7]</td></tr>

<tr><td>TSTAPUC405APUDIVENO</td><td>out</td><td>CELL_E[12].OUT_HALF0_BEL[2], CELL_E[12].OUT_HALF1_BEL[2]</td></tr>

<tr><td>TSTAPUC405APUPRESENTO</td><td>out</td><td>CELL_E[12].OUT_HALF0_BEL[3], CELL_E[12].OUT_HALF1_BEL[3]</td></tr>

<tr><td>TSTAPUC405DCDAPUOPO</td><td>out</td><td>CELL_E[12].OUT_HALF0_BEL[4], CELL_E[12].OUT_HALF1_BEL[4]</td></tr>

<tr><td>TSTAPUC405DCDCRENO</td><td>out</td><td>CELL_E[5].OUT_HALF0_BEL[4], CELL_E[5].OUT_HALF1_BEL[4]</td></tr>

<tr><td>TSTAPUC405DCDFORCEALIGNO</td><td>out</td><td>CELL_E[12].OUT_HALF0_BEL[5], CELL_E[12].OUT_HALF1_BEL[5]</td></tr>

<tr><td>TSTAPUC405DCDFORCEBESTEERINGO</td><td>out</td><td>CELL_E[12].OUT_HALF0_BEL[6], CELL_E[12].OUT_HALF1_BEL[6]</td></tr>

<tr><td>TSTAPUC405DCDFPUOPO</td><td>out</td><td>CELL_E[7].OUT_HALF0_BEL[7], CELL_E[7].OUT_HALF1_BEL[7]</td></tr>

<tr><td>TSTAPUC405DCDGPRWRITEO</td><td>out</td><td>CELL_E[7].OUT_HALF0_BEL[0], CELL_E[7].OUT_HALF1_BEL[0]</td></tr>

<tr><td>TSTAPUC405DCDLDSTBYTEO</td><td>out</td><td>CELL_E[12].OUT_HALF0_BEL[7], CELL_E[12].OUT_HALF1_BEL[7]</td></tr>

<tr><td>TSTAPUC405DCDLDSTDWO</td><td>out</td><td>CELL_E[5].OUT_HALF0_BEL[1], CELL_E[5].OUT_HALF1_BEL[1]</td></tr>

<tr><td>TSTAPUC405DCDLDSTHWO</td><td>out</td><td>CELL_E[5].OUT_HALF0_BEL[7], CELL_E[5].OUT_HALF1_BEL[7]</td></tr>

<tr><td>TSTAPUC405DCDLDSTQWO</td><td>out</td><td>CELL_E[5].OUT_HALF0_BEL[2], CELL_E[5].OUT_HALF1_BEL[2]</td></tr>

<tr><td>TSTAPUC405DCDLDSTWDO</td><td>out</td><td>CELL_E[5].OUT_HALF0_BEL[0], CELL_E[5].OUT_HALF1_BEL[0]</td></tr>

<tr><td>TSTAPUC405DCDLOADO</td><td>out</td><td>CELL_E[7].OUT_HALF0_BEL[3], CELL_E[7].OUT_HALF1_BEL[3]</td></tr>

<tr><td>TSTAPUC405DCDPRIVOPO</td><td>out</td><td>CELL_E[6].OUT_HALF0_BEL[3], CELL_E[6].OUT_HALF1_BEL[3]</td></tr>

<tr><td>TSTAPUC405DCDRAENO</td><td>out</td><td>CELL_E[7].OUT_HALF0_BEL[1], CELL_E[7].OUT_HALF1_BEL[1]</td></tr>

<tr><td>TSTAPUC405DCDRBENO</td><td>out</td><td>CELL_E[7].OUT_HALF0_BEL[2], CELL_E[7].OUT_HALF1_BEL[2]</td></tr>

<tr><td>TSTAPUC405DCDSTOREO</td><td>out</td><td>CELL_E[6].OUT_HALF0_BEL[0], CELL_E[6].OUT_HALF1_BEL[0]</td></tr>

<tr><td>TSTAPUC405DCDTRAPBEO</td><td>out</td><td>CELL_E[5].OUT_HALF0_BEL[3], CELL_E[5].OUT_HALF1_BEL[3]</td></tr>

<tr><td>TSTAPUC405DCDTRAPLEO</td><td>out</td><td>CELL_E[4].OUT_HALF0_BEL[4], CELL_E[4].OUT_HALF1_BEL[4]</td></tr>

<tr><td>TSTAPUC405DCDUPDATEO</td><td>out</td><td>CELL_E[5].OUT_HALF0_BEL[5], CELL_E[5].OUT_HALF1_BEL[5]</td></tr>

<tr><td>TSTAPUC405DCDVALIDOPO</td><td>out</td><td>CELL_E[12].OUT_HALF0_BEL[1], CELL_E[12].OUT_HALF1_BEL[1]</td></tr>

<tr><td>TSTAPUC405DCDXERCAENO</td><td>out</td><td>CELL_E[6].OUT_HALF0_BEL[1], CELL_E[6].OUT_HALF1_BEL[1]</td></tr>

<tr><td>TSTAPUC405DCDXEROVENO</td><td>out</td><td>CELL_E[6].OUT_HALF0_BEL[2], CELL_E[6].OUT_HALF1_BEL[2]</td></tr>

<tr><td>TSTAPUC405EXCEPTIONO</td><td>out</td><td>CELL_E[4].OUT_SEC_TMIN[3]</td></tr>

<tr><td>TSTAPUC405EXEBLOCKINGMCOO</td><td>out</td><td>CELL_E[4].OUT_HALF0_BEL[0], CELL_E[4].OUT_HALF1_BEL[0]</td></tr>

<tr><td>TSTAPUC405EXEBUSYO</td><td>out</td><td>CELL_E[4].OUT_HALF0_BEL[2], CELL_E[4].OUT_HALF1_BEL[2]</td></tr>

<tr><td>TSTAPUC405EXECRFIELDO[2]</td><td>out</td><td>CELL_E[7].OUT_HALF0_BEL[6], CELL_E[7].OUT_HALF1_BEL[6]</td></tr>

<tr><td>TSTAPUC405EXECRFIELDO[1]</td><td>out</td><td>CELL_E[7].OUT_HALF0_BEL[5], CELL_E[7].OUT_HALF1_BEL[5]</td></tr>

<tr><td>TSTAPUC405EXECRFIELDO[0]</td><td>out</td><td>CELL_E[7].OUT_HALF0_BEL[4], CELL_E[7].OUT_HALF1_BEL[4]</td></tr>

<tr><td>TSTAPUC405EXECRO[3]</td><td>out</td><td>CELL_E[6].OUT_HALF0_BEL[7], CELL_E[6].OUT_HALF1_BEL[7]</td></tr>

<tr><td>TSTAPUC405EXECRO[2]</td><td>out</td><td>CELL_E[6].OUT_HALF0_BEL[6], CELL_E[6].OUT_HALF1_BEL[6]</td></tr>

<tr><td>TSTAPUC405EXECRO[1]</td><td>out</td><td>CELL_E[6].OUT_HALF0_BEL[5], CELL_E[6].OUT_HALF1_BEL[5]</td></tr>

<tr><td>TSTAPUC405EXECRO[0]</td><td>out</td><td>CELL_E[6].OUT_HALF0_BEL[4], CELL_E[6].OUT_HALF1_BEL[4]</td></tr>

<tr><td>TSTAPUC405EXELDDEPENDO</td><td>out</td><td>CELL_E[4].OUT_HALF0_BEL[5], CELL_E[4].OUT_HALF1_BEL[5]</td></tr>

<tr><td>TSTAPUC405EXENONBLOCKINGMCOO</td><td>out</td><td>CELL_E[4].OUT_HALF0_BEL[1], CELL_E[4].OUT_HALF1_BEL[1]</td></tr>

<tr><td>TSTAPUC405EXERESULTO[31]</td><td>out</td><td>CELL_E[8].OUT_HALF0_BEL[7], CELL_E[8].OUT_HALF1_BEL[7]</td></tr>

<tr><td>TSTAPUC405EXERESULTO[30]</td><td>out</td><td>CELL_E[8].OUT_HALF0_BEL[6], CELL_E[8].OUT_HALF1_BEL[6]</td></tr>

<tr><td>TSTAPUC405EXERESULTO[29]</td><td>out</td><td>CELL_E[8].OUT_HALF0_BEL[5], CELL_E[8].OUT_HALF1_BEL[5]</td></tr>

<tr><td>TSTAPUC405EXERESULTO[28]</td><td>out</td><td>CELL_E[8].OUT_HALF0_BEL[4], CELL_E[8].OUT_HALF1_BEL[4]</td></tr>

<tr><td>TSTAPUC405EXERESULTO[27]</td><td>out</td><td>CELL_E[8].OUT_HALF0_BEL[3], CELL_E[8].OUT_HALF1_BEL[3]</td></tr>

<tr><td>TSTAPUC405EXERESULTO[26]</td><td>out</td><td>CELL_E[8].OUT_HALF0_BEL[2], CELL_E[8].OUT_HALF1_BEL[2]</td></tr>

<tr><td>TSTAPUC405EXERESULTO[25]</td><td>out</td><td>CELL_E[8].OUT_HALF0_BEL[1], CELL_E[8].OUT_HALF1_BEL[1]</td></tr>

<tr><td>TSTAPUC405EXERESULTO[24]</td><td>out</td><td>CELL_E[8].OUT_HALF0_BEL[0], CELL_E[8].OUT_HALF1_BEL[0]</td></tr>

<tr><td>TSTAPUC405EXERESULTO[23]</td><td>out</td><td>CELL_E[9].OUT_HALF0_BEL[7], CELL_E[9].OUT_HALF1_BEL[7]</td></tr>

<tr><td>TSTAPUC405EXERESULTO[22]</td><td>out</td><td>CELL_E[9].OUT_HALF0_BEL[6], CELL_E[9].OUT_HALF1_BEL[6]</td></tr>

<tr><td>TSTAPUC405EXERESULTO[21]</td><td>out</td><td>CELL_E[9].OUT_HALF0_BEL[5], CELL_E[9].OUT_HALF1_BEL[5]</td></tr>

<tr><td>TSTAPUC405EXERESULTO[20]</td><td>out</td><td>CELL_E[9].OUT_HALF0_BEL[4], CELL_E[9].OUT_HALF1_BEL[4]</td></tr>

<tr><td>TSTAPUC405EXERESULTO[19]</td><td>out</td><td>CELL_E[9].OUT_HALF0_BEL[3], CELL_E[9].OUT_HALF1_BEL[3]</td></tr>

<tr><td>TSTAPUC405EXERESULTO[18]</td><td>out</td><td>CELL_E[9].OUT_HALF0_BEL[2], CELL_E[9].OUT_HALF1_BEL[2]</td></tr>

<tr><td>TSTAPUC405EXERESULTO[17]</td><td>out</td><td>CELL_E[9].OUT_HALF0_BEL[1], CELL_E[9].OUT_HALF1_BEL[1]</td></tr>

<tr><td>TSTAPUC405EXERESULTO[16]</td><td>out</td><td>CELL_E[9].OUT_HALF0_BEL[0], CELL_E[9].OUT_HALF1_BEL[0]</td></tr>

<tr><td>TSTAPUC405EXERESULTO[15]</td><td>out</td><td>CELL_E[10].OUT_HALF0_BEL[7], CELL_E[10].OUT_HALF1_BEL[7]</td></tr>

<tr><td>TSTAPUC405EXERESULTO[14]</td><td>out</td><td>CELL_E[10].OUT_HALF0_BEL[6], CELL_E[10].OUT_HALF1_BEL[6]</td></tr>

<tr><td>TSTAPUC405EXERESULTO[13]</td><td>out</td><td>CELL_E[10].OUT_HALF0_BEL[5], CELL_E[10].OUT_HALF1_BEL[5]</td></tr>

<tr><td>TSTAPUC405EXERESULTO[12]</td><td>out</td><td>CELL_E[10].OUT_HALF0_BEL[4], CELL_E[10].OUT_HALF1_BEL[4]</td></tr>

<tr><td>TSTAPUC405EXERESULTO[11]</td><td>out</td><td>CELL_E[10].OUT_HALF0_BEL[3], CELL_E[10].OUT_HALF1_BEL[3]</td></tr>

<tr><td>TSTAPUC405EXERESULTO[10]</td><td>out</td><td>CELL_E[10].OUT_HALF0_BEL[2], CELL_E[10].OUT_HALF1_BEL[2]</td></tr>

<tr><td>TSTAPUC405EXERESULTO[9]</td><td>out</td><td>CELL_E[10].OUT_HALF0_BEL[1], CELL_E[10].OUT_HALF1_BEL[1]</td></tr>

<tr><td>TSTAPUC405EXERESULTO[8]</td><td>out</td><td>CELL_E[10].OUT_HALF0_BEL[0], CELL_E[10].OUT_HALF1_BEL[0]</td></tr>

<tr><td>TSTAPUC405EXERESULTO[7]</td><td>out</td><td>CELL_E[11].OUT_HALF0_BEL[7], CELL_E[11].OUT_HALF1_BEL[7]</td></tr>

<tr><td>TSTAPUC405EXERESULTO[6]</td><td>out</td><td>CELL_E[11].OUT_HALF0_BEL[6], CELL_E[11].OUT_HALF1_BEL[6]</td></tr>

<tr><td>TSTAPUC405EXERESULTO[5]</td><td>out</td><td>CELL_E[11].OUT_HALF0_BEL[5], CELL_E[11].OUT_HALF1_BEL[5]</td></tr>

<tr><td>TSTAPUC405EXERESULTO[4]</td><td>out</td><td>CELL_E[11].OUT_HALF0_BEL[4], CELL_E[11].OUT_HALF1_BEL[4]</td></tr>

<tr><td>TSTAPUC405EXERESULTO[3]</td><td>out</td><td>CELL_E[11].OUT_HALF0_BEL[3], CELL_E[11].OUT_HALF1_BEL[3]</td></tr>

<tr><td>TSTAPUC405EXERESULTO[2]</td><td>out</td><td>CELL_E[11].OUT_HALF0_BEL[2], CELL_E[11].OUT_HALF1_BEL[2]</td></tr>

<tr><td>TSTAPUC405EXERESULTO[1]</td><td>out</td><td>CELL_E[11].OUT_HALF0_BEL[1], CELL_E[11].OUT_HALF1_BEL[1]</td></tr>

<tr><td>TSTAPUC405EXERESULTO[0]</td><td>out</td><td>CELL_E[11].OUT_HALF0_BEL[0], CELL_E[11].OUT_HALF1_BEL[0]</td></tr>

<tr><td>TSTAPUC405EXEXERCAO</td><td>out</td><td>CELL_E[4].OUT_HALF0_BEL[3], CELL_E[4].OUT_HALF1_BEL[3]</td></tr>

<tr><td>TSTAPUC405EXEXEROVO</td><td>out</td><td>CELL_E[4].OUT_SEC_TMIN[2]</td></tr>

<tr><td>TSTAPUC405FPUEXCEPTIONO</td><td>out</td><td>CELL_E[12].OUT_HALF0_BEL[0], CELL_E[12].OUT_HALF1_BEL[0]</td></tr>

<tr><td>TSTAPUC405LWBLDDEPENDO</td><td>out</td><td>CELL_E[4].OUT_HALF0_BEL[7], CELL_E[4].OUT_HALF1_BEL[7]</td></tr>

<tr><td>TSTAPUC405SLEEPREQO</td><td>out</td><td>CELL_E[5].OUT_HALF0_BEL[6], CELL_E[5].OUT_HALF1_BEL[6]</td></tr>

<tr><td>TSTAPUC405WBLDDEPENDO</td><td>out</td><td>CELL_E[4].OUT_HALF0_BEL[6], CELL_E[4].OUT_HALF1_BEL[6]</td></tr>

<tr><td>TSTC405APUDCDFULLO</td><td>out</td><td>CELL_W[5].OUT_HALF0_BEL[3], CELL_W[5].OUT_HALF1_BEL[3]</td></tr>

<tr><td>TSTC405APUDCDHOLDO</td><td>out</td><td>CELL_E[13].OUT_HALF0_BEL[6], CELL_E[13].OUT_HALF1_BEL[6]</td></tr>

<tr><td>TSTC405APUDCDINSTRUCTIONO[31]</td><td>out</td><td>CELL_E[14].OUT_HALF0_BEL[7], CELL_E[14].OUT_HALF1_BEL[7]</td></tr>

<tr><td>TSTC405APUDCDINSTRUCTIONO[30]</td><td>out</td><td>CELL_E[14].OUT_HALF0_BEL[6], CELL_E[14].OUT_HALF1_BEL[6]</td></tr>

<tr><td>TSTC405APUDCDINSTRUCTIONO[29]</td><td>out</td><td>CELL_E[14].OUT_HALF0_BEL[5], CELL_E[14].OUT_HALF1_BEL[5]</td></tr>

<tr><td>TSTC405APUDCDINSTRUCTIONO[28]</td><td>out</td><td>CELL_E[14].OUT_HALF0_BEL[4], CELL_E[14].OUT_HALF1_BEL[4]</td></tr>

<tr><td>TSTC405APUDCDINSTRUCTIONO[27]</td><td>out</td><td>CELL_N[0].OUT_HALF0_BEL[7], CELL_N[0].OUT_HALF1_BEL[7]</td></tr>

<tr><td>TSTC405APUDCDINSTRUCTIONO[26]</td><td>out</td><td>CELL_N[0].OUT_HALF0_BEL[6], CELL_N[0].OUT_HALF1_BEL[6]</td></tr>

<tr><td>TSTC405APUDCDINSTRUCTIONO[25]</td><td>out</td><td>CELL_N[0].OUT_HALF0_BEL[5], CELL_N[0].OUT_HALF1_BEL[5]</td></tr>

<tr><td>TSTC405APUDCDINSTRUCTIONO[24]</td><td>out</td><td>CELL_N[0].OUT_HALF0_BEL[4], CELL_N[0].OUT_HALF1_BEL[4]</td></tr>

<tr><td>TSTC405APUDCDINSTRUCTIONO[23]</td><td>out</td><td>CELL_N[1].OUT_HALF0_BEL[7], CELL_N[1].OUT_HALF1_BEL[7]</td></tr>

<tr><td>TSTC405APUDCDINSTRUCTIONO[22]</td><td>out</td><td>CELL_N[1].OUT_HALF0_BEL[6], CELL_N[1].OUT_HALF1_BEL[6]</td></tr>

<tr><td>TSTC405APUDCDINSTRUCTIONO[21]</td><td>out</td><td>CELL_N[1].OUT_HALF0_BEL[5], CELL_N[1].OUT_HALF1_BEL[5]</td></tr>

<tr><td>TSTC405APUDCDINSTRUCTIONO[20]</td><td>out</td><td>CELL_N[1].OUT_HALF0_BEL[4], CELL_N[1].OUT_HALF1_BEL[4]</td></tr>

<tr><td>TSTC405APUDCDINSTRUCTIONO[19]</td><td>out</td><td>CELL_N[2].OUT_HALF0_BEL[7], CELL_N[2].OUT_HALF1_BEL[7]</td></tr>

<tr><td>TSTC405APUDCDINSTRUCTIONO[18]</td><td>out</td><td>CELL_N[2].OUT_HALF0_BEL[6], CELL_N[2].OUT_HALF1_BEL[6]</td></tr>

<tr><td>TSTC405APUDCDINSTRUCTIONO[17]</td><td>out</td><td>CELL_N[2].OUT_HALF0_BEL[5], CELL_N[2].OUT_HALF1_BEL[5]</td></tr>

<tr><td>TSTC405APUDCDINSTRUCTIONO[16]</td><td>out</td><td>CELL_N[2].OUT_HALF0_BEL[4], CELL_N[2].OUT_HALF1_BEL[4]</td></tr>

<tr><td>TSTC405APUDCDINSTRUCTIONO[15]</td><td>out</td><td>CELL_N[3].OUT_HALF0_BEL[7], CELL_N[3].OUT_HALF1_BEL[7]</td></tr>

<tr><td>TSTC405APUDCDINSTRUCTIONO[14]</td><td>out</td><td>CELL_N[3].OUT_HALF0_BEL[6], CELL_N[3].OUT_HALF1_BEL[6]</td></tr>

<tr><td>TSTC405APUDCDINSTRUCTIONO[13]</td><td>out</td><td>CELL_N[3].OUT_HALF0_BEL[5], CELL_N[3].OUT_HALF1_BEL[5]</td></tr>

<tr><td>TSTC405APUDCDINSTRUCTIONO[12]</td><td>out</td><td>CELL_N[3].OUT_HALF0_BEL[4], CELL_N[3].OUT_HALF1_BEL[4]</td></tr>

<tr><td>TSTC405APUDCDINSTRUCTIONO[11]</td><td>out</td><td>CELL_N[4].OUT_HALF0_BEL[7], CELL_N[4].OUT_HALF1_BEL[7]</td></tr>

<tr><td>TSTC405APUDCDINSTRUCTIONO[10]</td><td>out</td><td>CELL_N[4].OUT_HALF0_BEL[6], CELL_N[4].OUT_HALF1_BEL[6]</td></tr>

<tr><td>TSTC405APUDCDINSTRUCTIONO[9]</td><td>out</td><td>CELL_N[4].OUT_HALF0_BEL[5], CELL_N[4].OUT_HALF1_BEL[5]</td></tr>

<tr><td>TSTC405APUDCDINSTRUCTIONO[8]</td><td>out</td><td>CELL_N[4].OUT_HALF0_BEL[4], CELL_N[4].OUT_HALF1_BEL[4]</td></tr>

<tr><td>TSTC405APUDCDINSTRUCTIONO[7]</td><td>out</td><td>CELL_N[5].OUT_HALF0_BEL[7], CELL_N[5].OUT_HALF1_BEL[7]</td></tr>

<tr><td>TSTC405APUDCDINSTRUCTIONO[6]</td><td>out</td><td>CELL_N[5].OUT_HALF0_BEL[6], CELL_N[5].OUT_HALF1_BEL[6]</td></tr>

<tr><td>TSTC405APUDCDINSTRUCTIONO[5]</td><td>out</td><td>CELL_N[5].OUT_HALF0_BEL[5], CELL_N[5].OUT_HALF1_BEL[5]</td></tr>

<tr><td>TSTC405APUDCDINSTRUCTIONO[4]</td><td>out</td><td>CELL_N[5].OUT_HALF0_BEL[4], CELL_N[5].OUT_HALF1_BEL[4]</td></tr>

<tr><td>TSTC405APUDCDINSTRUCTIONO[3]</td><td>out</td><td>CELL_N[6].OUT_HALF0_BEL[7], CELL_N[6].OUT_HALF1_BEL[7]</td></tr>

<tr><td>TSTC405APUDCDINSTRUCTIONO[2]</td><td>out</td><td>CELL_N[6].OUT_HALF0_BEL[6], CELL_N[6].OUT_HALF1_BEL[6]</td></tr>

<tr><td>TSTC405APUDCDINSTRUCTIONO[1]</td><td>out</td><td>CELL_N[6].OUT_HALF0_BEL[5], CELL_N[6].OUT_HALF1_BEL[5]</td></tr>

<tr><td>TSTC405APUDCDINSTRUCTIONO[0]</td><td>out</td><td>CELL_N[6].OUT_HALF0_BEL[4], CELL_N[6].OUT_HALF1_BEL[4]</td></tr>

<tr><td>TSTC405APUEXEFLUSHO</td><td>out</td><td>CELL_E[12].OUT_SEC_TMIN[2]</td></tr>

<tr><td>TSTC405APUEXEHOLDO</td><td>out</td><td>CELL_E[13].OUT_HALF0_BEL[5], CELL_E[13].OUT_HALF1_BEL[5]</td></tr>

<tr><td>TSTC405APUEXELOADDBUSO[31]</td><td>out</td><td>CELL_E[16].OUT_HALF0_BEL[7], CELL_E[16].OUT_HALF1_BEL[7]</td></tr>

<tr><td>TSTC405APUEXELOADDBUSO[30]</td><td>out</td><td>CELL_E[16].OUT_HALF0_BEL[6], CELL_E[16].OUT_HALF1_BEL[6]</td></tr>

<tr><td>TSTC405APUEXELOADDBUSO[29]</td><td>out</td><td>CELL_E[16].OUT_HALF0_BEL[5], CELL_E[16].OUT_HALF1_BEL[5]</td></tr>

<tr><td>TSTC405APUEXELOADDBUSO[28]</td><td>out</td><td>CELL_E[16].OUT_HALF0_BEL[4], CELL_E[16].OUT_HALF1_BEL[4]</td></tr>

<tr><td>TSTC405APUEXELOADDBUSO[27]</td><td>out</td><td>CELL_E[16].OUT_HALF0_BEL[3], CELL_E[16].OUT_HALF1_BEL[3]</td></tr>

<tr><td>TSTC405APUEXELOADDBUSO[26]</td><td>out</td><td>CELL_E[16].OUT_HALF0_BEL[2], CELL_E[16].OUT_HALF1_BEL[2]</td></tr>

<tr><td>TSTC405APUEXELOADDBUSO[25]</td><td>out</td><td>CELL_E[16].OUT_HALF0_BEL[1], CELL_E[16].OUT_HALF1_BEL[1]</td></tr>

<tr><td>TSTC405APUEXELOADDBUSO[24]</td><td>out</td><td>CELL_E[16].OUT_HALF0_BEL[0], CELL_E[16].OUT_HALF1_BEL[0]</td></tr>

<tr><td>TSTC405APUEXELOADDBUSO[23]</td><td>out</td><td>CELL_E[17].OUT_HALF0_BEL[7], CELL_E[17].OUT_HALF1_BEL[7]</td></tr>

<tr><td>TSTC405APUEXELOADDBUSO[22]</td><td>out</td><td>CELL_E[17].OUT_HALF0_BEL[6], CELL_E[17].OUT_HALF1_BEL[6]</td></tr>

<tr><td>TSTC405APUEXELOADDBUSO[21]</td><td>out</td><td>CELL_E[17].OUT_HALF0_BEL[5], CELL_E[17].OUT_HALF1_BEL[5]</td></tr>

<tr><td>TSTC405APUEXELOADDBUSO[20]</td><td>out</td><td>CELL_E[17].OUT_HALF0_BEL[4], CELL_E[17].OUT_HALF1_BEL[4]</td></tr>

<tr><td>TSTC405APUEXELOADDBUSO[19]</td><td>out</td><td>CELL_E[17].OUT_HALF0_BEL[3], CELL_E[17].OUT_HALF1_BEL[3]</td></tr>

<tr><td>TSTC405APUEXELOADDBUSO[18]</td><td>out</td><td>CELL_E[17].OUT_HALF0_BEL[2], CELL_E[17].OUT_HALF1_BEL[2]</td></tr>

<tr><td>TSTC405APUEXELOADDBUSO[17]</td><td>out</td><td>CELL_E[17].OUT_HALF0_BEL[1], CELL_E[17].OUT_HALF1_BEL[1]</td></tr>

<tr><td>TSTC405APUEXELOADDBUSO[16]</td><td>out</td><td>CELL_E[17].OUT_HALF0_BEL[0], CELL_E[17].OUT_HALF1_BEL[0]</td></tr>

<tr><td>TSTC405APUEXELOADDBUSO[15]</td><td>out</td><td>CELL_E[18].OUT_HALF0_BEL[7], CELL_E[18].OUT_HALF1_BEL[7]</td></tr>

<tr><td>TSTC405APUEXELOADDBUSO[14]</td><td>out</td><td>CELL_E[18].OUT_HALF0_BEL[6], CELL_E[18].OUT_HALF1_BEL[6]</td></tr>

<tr><td>TSTC405APUEXELOADDBUSO[13]</td><td>out</td><td>CELL_E[18].OUT_HALF0_BEL[5], CELL_E[18].OUT_HALF1_BEL[5]</td></tr>

<tr><td>TSTC405APUEXELOADDBUSO[12]</td><td>out</td><td>CELL_E[18].OUT_HALF0_BEL[4], CELL_E[18].OUT_HALF1_BEL[4]</td></tr>

<tr><td>TSTC405APUEXELOADDBUSO[11]</td><td>out</td><td>CELL_E[18].OUT_HALF0_BEL[3], CELL_E[18].OUT_HALF1_BEL[3]</td></tr>

<tr><td>TSTC405APUEXELOADDBUSO[10]</td><td>out</td><td>CELL_E[18].OUT_HALF0_BEL[2], CELL_E[18].OUT_HALF1_BEL[2]</td></tr>

<tr><td>TSTC405APUEXELOADDBUSO[9]</td><td>out</td><td>CELL_E[18].OUT_HALF0_BEL[1], CELL_E[18].OUT_HALF1_BEL[1]</td></tr>

<tr><td>TSTC405APUEXELOADDBUSO[8]</td><td>out</td><td>CELL_E[18].OUT_HALF0_BEL[0], CELL_E[18].OUT_HALF1_BEL[0]</td></tr>

<tr><td>TSTC405APUEXELOADDBUSO[7]</td><td>out</td><td>CELL_E[19].OUT_HALF0_BEL[7], CELL_E[19].OUT_HALF1_BEL[7]</td></tr>

<tr><td>TSTC405APUEXELOADDBUSO[6]</td><td>out</td><td>CELL_E[19].OUT_HALF0_BEL[6], CELL_E[19].OUT_HALF1_BEL[6]</td></tr>

<tr><td>TSTC405APUEXELOADDBUSO[5]</td><td>out</td><td>CELL_E[19].OUT_HALF0_BEL[5], CELL_E[19].OUT_HALF1_BEL[5]</td></tr>

<tr><td>TSTC405APUEXELOADDBUSO[4]</td><td>out</td><td>CELL_E[19].OUT_HALF0_BEL[4], CELL_E[19].OUT_HALF1_BEL[4]</td></tr>

<tr><td>TSTC405APUEXELOADDBUSO[3]</td><td>out</td><td>CELL_E[19].OUT_HALF0_BEL[3], CELL_E[19].OUT_HALF1_BEL[3]</td></tr>

<tr><td>TSTC405APUEXELOADDBUSO[2]</td><td>out</td><td>CELL_E[19].OUT_HALF0_BEL[2], CELL_E[19].OUT_HALF1_BEL[2]</td></tr>

<tr><td>TSTC405APUEXELOADDBUSO[1]</td><td>out</td><td>CELL_E[19].OUT_HALF0_BEL[1], CELL_E[19].OUT_HALF1_BEL[1]</td></tr>

<tr><td>TSTC405APUEXELOADDBUSO[0]</td><td>out</td><td>CELL_E[19].OUT_HALF0_BEL[0], CELL_E[19].OUT_HALF1_BEL[0]</td></tr>

<tr><td>TSTC405APUEXELOADDVALIDO</td><td>out</td><td>CELL_E[12].OUT_SEC_TMIN[1]</td></tr>

<tr><td>TSTC405APUEXERADATAO[31]</td><td>out</td><td>CELL_E[14].OUT_HALF0_BEL[3], CELL_E[14].OUT_HALF1_BEL[3]</td></tr>

<tr><td>TSTC405APUEXERADATAO[30]</td><td>out</td><td>CELL_E[14].OUT_HALF0_BEL[2], CELL_E[14].OUT_HALF1_BEL[2]</td></tr>

<tr><td>TSTC405APUEXERADATAO[29]</td><td>out</td><td>CELL_E[14].OUT_HALF0_BEL[1], CELL_E[14].OUT_HALF1_BEL[1]</td></tr>

<tr><td>TSTC405APUEXERADATAO[28]</td><td>out</td><td>CELL_E[14].OUT_HALF0_BEL[0], CELL_E[14].OUT_HALF1_BEL[0]</td></tr>

<tr><td>TSTC405APUEXERADATAO[27]</td><td>out</td><td>CELL_N[0].OUT_HALF0_BEL[3], CELL_N[0].OUT_HALF1_BEL[3]</td></tr>

<tr><td>TSTC405APUEXERADATAO[26]</td><td>out</td><td>CELL_N[0].OUT_HALF0_BEL[2], CELL_N[0].OUT_HALF1_BEL[2]</td></tr>

<tr><td>TSTC405APUEXERADATAO[25]</td><td>out</td><td>CELL_N[0].OUT_HALF0_BEL[1], CELL_N[0].OUT_HALF1_BEL[1]</td></tr>

<tr><td>TSTC405APUEXERADATAO[24]</td><td>out</td><td>CELL_N[0].OUT_HALF0_BEL[0], CELL_N[0].OUT_HALF1_BEL[0]</td></tr>

<tr><td>TSTC405APUEXERADATAO[23]</td><td>out</td><td>CELL_N[1].OUT_HALF0_BEL[3], CELL_N[1].OUT_HALF1_BEL[3]</td></tr>

<tr><td>TSTC405APUEXERADATAO[22]</td><td>out</td><td>CELL_N[1].OUT_HALF0_BEL[2], CELL_N[1].OUT_HALF1_BEL[2]</td></tr>

<tr><td>TSTC405APUEXERADATAO[21]</td><td>out</td><td>CELL_N[1].OUT_HALF0_BEL[1], CELL_N[1].OUT_HALF1_BEL[1]</td></tr>

<tr><td>TSTC405APUEXERADATAO[20]</td><td>out</td><td>CELL_N[1].OUT_HALF0_BEL[0], CELL_N[1].OUT_HALF1_BEL[0]</td></tr>

<tr><td>TSTC405APUEXERADATAO[19]</td><td>out</td><td>CELL_N[2].OUT_HALF0_BEL[3], CELL_N[2].OUT_HALF1_BEL[3]</td></tr>

<tr><td>TSTC405APUEXERADATAO[18]</td><td>out</td><td>CELL_N[2].OUT_HALF0_BEL[2], CELL_N[2].OUT_HALF1_BEL[2]</td></tr>

<tr><td>TSTC405APUEXERADATAO[17]</td><td>out</td><td>CELL_N[2].OUT_HALF0_BEL[1], CELL_N[2].OUT_HALF1_BEL[1]</td></tr>

<tr><td>TSTC405APUEXERADATAO[16]</td><td>out</td><td>CELL_N[2].OUT_HALF0_BEL[0], CELL_N[2].OUT_HALF1_BEL[0]</td></tr>

<tr><td>TSTC405APUEXERADATAO[15]</td><td>out</td><td>CELL_N[3].OUT_HALF0_BEL[3], CELL_N[3].OUT_HALF1_BEL[3]</td></tr>

<tr><td>TSTC405APUEXERADATAO[14]</td><td>out</td><td>CELL_N[3].OUT_HALF0_BEL[2], CELL_N[3].OUT_HALF1_BEL[2]</td></tr>

<tr><td>TSTC405APUEXERADATAO[13]</td><td>out</td><td>CELL_N[3].OUT_HALF0_BEL[1], CELL_N[3].OUT_HALF1_BEL[1]</td></tr>

<tr><td>TSTC405APUEXERADATAO[12]</td><td>out</td><td>CELL_N[3].OUT_HALF0_BEL[0], CELL_N[3].OUT_HALF1_BEL[0]</td></tr>

<tr><td>TSTC405APUEXERADATAO[11]</td><td>out</td><td>CELL_N[4].OUT_HALF0_BEL[3], CELL_N[4].OUT_HALF1_BEL[3]</td></tr>

<tr><td>TSTC405APUEXERADATAO[10]</td><td>out</td><td>CELL_N[4].OUT_HALF0_BEL[2], CELL_N[4].OUT_HALF1_BEL[2]</td></tr>

<tr><td>TSTC405APUEXERADATAO[9]</td><td>out</td><td>CELL_N[4].OUT_HALF0_BEL[1], CELL_N[4].OUT_HALF1_BEL[1]</td></tr>

<tr><td>TSTC405APUEXERADATAO[8]</td><td>out</td><td>CELL_N[4].OUT_HALF0_BEL[0], CELL_N[4].OUT_HALF1_BEL[0]</td></tr>

<tr><td>TSTC405APUEXERADATAO[7]</td><td>out</td><td>CELL_N[5].OUT_HALF0_BEL[3], CELL_N[5].OUT_HALF1_BEL[3]</td></tr>

<tr><td>TSTC405APUEXERADATAO[6]</td><td>out</td><td>CELL_N[5].OUT_HALF0_BEL[2], CELL_N[5].OUT_HALF1_BEL[2]</td></tr>

<tr><td>TSTC405APUEXERADATAO[5]</td><td>out</td><td>CELL_N[5].OUT_HALF0_BEL[1], CELL_N[5].OUT_HALF1_BEL[1]</td></tr>

<tr><td>TSTC405APUEXERADATAO[4]</td><td>out</td><td>CELL_N[5].OUT_HALF0_BEL[0], CELL_N[5].OUT_HALF1_BEL[0]</td></tr>

<tr><td>TSTC405APUEXERADATAO[3]</td><td>out</td><td>CELL_N[6].OUT_HALF0_BEL[3], CELL_N[6].OUT_HALF1_BEL[3]</td></tr>

<tr><td>TSTC405APUEXERADATAO[2]</td><td>out</td><td>CELL_N[6].OUT_HALF0_BEL[2], CELL_N[6].OUT_HALF1_BEL[2]</td></tr>

<tr><td>TSTC405APUEXERADATAO[1]</td><td>out</td><td>CELL_N[6].OUT_HALF0_BEL[1], CELL_N[6].OUT_HALF1_BEL[1]</td></tr>

<tr><td>TSTC405APUEXERADATAO[0]</td><td>out</td><td>CELL_N[6].OUT_HALF0_BEL[0], CELL_N[6].OUT_HALF1_BEL[0]</td></tr>

<tr><td>TSTC405APUEXERBDATAO[31]</td><td>out</td><td>CELL_E[20].OUT_HALF0_BEL[7], CELL_E[20].OUT_HALF1_BEL[7]</td></tr>

<tr><td>TSTC405APUEXERBDATAO[30]</td><td>out</td><td>CELL_E[20].OUT_HALF0_BEL[6], CELL_E[20].OUT_HALF1_BEL[6]</td></tr>

<tr><td>TSTC405APUEXERBDATAO[29]</td><td>out</td><td>CELL_E[20].OUT_HALF0_BEL[5], CELL_E[20].OUT_HALF1_BEL[5]</td></tr>

<tr><td>TSTC405APUEXERBDATAO[28]</td><td>out</td><td>CELL_E[20].OUT_HALF0_BEL[4], CELL_E[20].OUT_HALF1_BEL[4]</td></tr>

<tr><td>TSTC405APUEXERBDATAO[27]</td><td>out</td><td>CELL_E[20].OUT_HALF0_BEL[3], CELL_E[20].OUT_HALF1_BEL[3]</td></tr>

<tr><td>TSTC405APUEXERBDATAO[26]</td><td>out</td><td>CELL_E[20].OUT_HALF0_BEL[2], CELL_E[20].OUT_HALF1_BEL[2]</td></tr>

<tr><td>TSTC405APUEXERBDATAO[25]</td><td>out</td><td>CELL_E[20].OUT_HALF0_BEL[1], CELL_E[20].OUT_HALF1_BEL[1]</td></tr>

<tr><td>TSTC405APUEXERBDATAO[24]</td><td>out</td><td>CELL_E[20].OUT_HALF0_BEL[0], CELL_E[20].OUT_HALF1_BEL[0]</td></tr>

<tr><td>TSTC405APUEXERBDATAO[23]</td><td>out</td><td>CELL_E[21].OUT_HALF0_BEL[7], CELL_E[21].OUT_HALF1_BEL[7]</td></tr>

<tr><td>TSTC405APUEXERBDATAO[22]</td><td>out</td><td>CELL_E[21].OUT_HALF0_BEL[6], CELL_E[21].OUT_HALF1_BEL[6]</td></tr>

<tr><td>TSTC405APUEXERBDATAO[21]</td><td>out</td><td>CELL_E[21].OUT_HALF0_BEL[5], CELL_E[21].OUT_HALF1_BEL[5]</td></tr>

<tr><td>TSTC405APUEXERBDATAO[20]</td><td>out</td><td>CELL_E[21].OUT_HALF0_BEL[4], CELL_E[21].OUT_HALF1_BEL[4]</td></tr>

<tr><td>TSTC405APUEXERBDATAO[19]</td><td>out</td><td>CELL_E[21].OUT_HALF0_BEL[3], CELL_E[21].OUT_HALF1_BEL[3]</td></tr>

<tr><td>TSTC405APUEXERBDATAO[18]</td><td>out</td><td>CELL_E[21].OUT_HALF0_BEL[2], CELL_E[21].OUT_HALF1_BEL[2]</td></tr>

<tr><td>TSTC405APUEXERBDATAO[17]</td><td>out</td><td>CELL_E[21].OUT_HALF0_BEL[1], CELL_E[21].OUT_HALF1_BEL[1]</td></tr>

<tr><td>TSTC405APUEXERBDATAO[16]</td><td>out</td><td>CELL_E[21].OUT_HALF0_BEL[0], CELL_E[21].OUT_HALF1_BEL[0]</td></tr>

<tr><td>TSTC405APUEXERBDATAO[15]</td><td>out</td><td>CELL_E[22].OUT_HALF0_BEL[7], CELL_E[22].OUT_HALF1_BEL[7]</td></tr>

<tr><td>TSTC405APUEXERBDATAO[14]</td><td>out</td><td>CELL_E[22].OUT_HALF0_BEL[6], CELL_E[22].OUT_HALF1_BEL[6]</td></tr>

<tr><td>TSTC405APUEXERBDATAO[13]</td><td>out</td><td>CELL_E[22].OUT_HALF0_BEL[5], CELL_E[22].OUT_HALF1_BEL[5]</td></tr>

<tr><td>TSTC405APUEXERBDATAO[12]</td><td>out</td><td>CELL_E[22].OUT_HALF0_BEL[4], CELL_E[22].OUT_HALF1_BEL[4]</td></tr>

<tr><td>TSTC405APUEXERBDATAO[11]</td><td>out</td><td>CELL_E[22].OUT_HALF0_BEL[3], CELL_E[22].OUT_HALF1_BEL[3]</td></tr>

<tr><td>TSTC405APUEXERBDATAO[10]</td><td>out</td><td>CELL_E[22].OUT_HALF0_BEL[2], CELL_E[22].OUT_HALF1_BEL[2]</td></tr>

<tr><td>TSTC405APUEXERBDATAO[9]</td><td>out</td><td>CELL_E[22].OUT_HALF0_BEL[1], CELL_E[22].OUT_HALF1_BEL[1]</td></tr>

<tr><td>TSTC405APUEXERBDATAO[8]</td><td>out</td><td>CELL_E[22].OUT_HALF0_BEL[0], CELL_E[22].OUT_HALF1_BEL[0]</td></tr>

<tr><td>TSTC405APUEXERBDATAO[7]</td><td>out</td><td>CELL_E[23].OUT_HALF0_BEL[7], CELL_E[23].OUT_HALF1_BEL[7]</td></tr>

<tr><td>TSTC405APUEXERBDATAO[6]</td><td>out</td><td>CELL_E[23].OUT_HALF0_BEL[6], CELL_E[23].OUT_HALF1_BEL[6]</td></tr>

<tr><td>TSTC405APUEXERBDATAO[5]</td><td>out</td><td>CELL_E[23].OUT_HALF0_BEL[5], CELL_E[23].OUT_HALF1_BEL[5]</td></tr>

<tr><td>TSTC405APUEXERBDATAO[4]</td><td>out</td><td>CELL_E[23].OUT_HALF0_BEL[4], CELL_E[23].OUT_HALF1_BEL[4]</td></tr>

<tr><td>TSTC405APUEXERBDATAO[3]</td><td>out</td><td>CELL_E[23].OUT_HALF0_BEL[3], CELL_E[23].OUT_HALF1_BEL[3]</td></tr>

<tr><td>TSTC405APUEXERBDATAO[2]</td><td>out</td><td>CELL_E[23].OUT_HALF0_BEL[2], CELL_E[23].OUT_HALF1_BEL[2]</td></tr>

<tr><td>TSTC405APUEXERBDATAO[1]</td><td>out</td><td>CELL_E[23].OUT_HALF0_BEL[1], CELL_E[23].OUT_HALF1_BEL[1]</td></tr>

<tr><td>TSTC405APUEXERBDATAO[0]</td><td>out</td><td>CELL_E[23].OUT_HALF0_BEL[0], CELL_E[23].OUT_HALF1_BEL[0]</td></tr>

<tr><td>TSTC405APUEXEWDCNTO[1]</td><td>out</td><td>CELL_W[7].OUT_HALF0_BEL[5], CELL_W[7].OUT_HALF1_BEL[5]</td></tr>

<tr><td>TSTC405APUEXEWDCNTO[0]</td><td>out</td><td>CELL_W[7].OUT_HALF0_BEL[4], CELL_W[7].OUT_HALF1_BEL[4]</td></tr>

<tr><td>TSTC405APUMSRFE0O</td><td>out</td><td>CELL_W[7].OUT_HALF0_BEL[6], CELL_W[7].OUT_HALF1_BEL[6]</td></tr>

<tr><td>TSTC405APUMSRFE1O</td><td>out</td><td>CELL_W[7].OUT_HALF0_BEL[7], CELL_W[7].OUT_HALF1_BEL[7]</td></tr>

<tr><td>TSTC405APUWBBYTEENO[3]</td><td>out</td><td>CELL_W[3].OUT_HALF0_BEL[3], CELL_W[3].OUT_HALF1_BEL[3]</td></tr>

<tr><td>TSTC405APUWBBYTEENO[2]</td><td>out</td><td>CELL_W[3].OUT_HALF0_BEL[2], CELL_W[3].OUT_HALF1_BEL[2]</td></tr>

<tr><td>TSTC405APUWBBYTEENO[1]</td><td>out</td><td>CELL_W[3].OUT_HALF0_BEL[1], CELL_W[3].OUT_HALF1_BEL[1]</td></tr>

<tr><td>TSTC405APUWBBYTEENO[0]</td><td>out</td><td>CELL_W[3].OUT_HALF0_BEL[0], CELL_W[3].OUT_HALF1_BEL[0]</td></tr>

<tr><td>TSTC405APUWBENDIANO</td><td>out</td><td>CELL_E[12].OUT_SEC_TMIN[0]</td></tr>

<tr><td>TSTC405APUWBFLUSHO</td><td>out</td><td>CELL_W[5].OUT_HALF0_BEL[1], CELL_W[5].OUT_HALF1_BEL[1]</td></tr>

<tr><td>TSTC405APUWBHOLDO</td><td>out</td><td>CELL_W[5].OUT_HALF0_BEL[2], CELL_W[5].OUT_HALF1_BEL[2]</td></tr>

<tr><td>TSTC405APUXERCAO</td><td>out</td><td>CELL_E[13].OUT_HALF0_BEL[7], CELL_E[13].OUT_HALF1_BEL[7]</td></tr>

<tr><td>LSSDSCANOUT[15]</td><td>out</td><td>CELL_W[2].OUT_HALF0_BEL[3], CELL_W[2].OUT_HALF1_BEL[3]</td></tr>

<tr><td>LSSDSCANOUT[14]</td><td>out</td><td>CELL_W[2].OUT_HALF0_BEL[2], CELL_W[2].OUT_HALF1_BEL[2]</td></tr>

<tr><td>LSSDSCANOUT[13]</td><td>out</td><td>CELL_W[2].OUT_HALF0_BEL[1], CELL_W[2].OUT_HALF1_BEL[1]</td></tr>

<tr><td>LSSDSCANOUT[12]</td><td>out</td><td>CELL_W[2].OUT_HALF0_BEL[0], CELL_W[2].OUT_HALF1_BEL[0]</td></tr>

<tr><td>LSSDSCANOUT[11]</td><td>out</td><td>CELL_W[1].OUT_HALF0_BEL[5], CELL_W[1].OUT_HALF1_BEL[5]</td></tr>

<tr><td>LSSDSCANOUT[10]</td><td>out</td><td>CELL_W[1].OUT_HALF0_BEL[4], CELL_W[1].OUT_HALF1_BEL[4]</td></tr>

<tr><td>LSSDSCANOUT[9]</td><td>out</td><td>CELL_W[1].OUT_HALF0_BEL[3], CELL_W[1].OUT_HALF1_BEL[3]</td></tr>

<tr><td>LSSDSCANOUT[8]</td><td>out</td><td>CELL_W[1].OUT_HALF0_BEL[2], CELL_W[1].OUT_HALF1_BEL[2]</td></tr>

<tr><td>LSSDSCANOUT[7]</td><td>out</td><td>CELL_W[1].OUT_HALF0_BEL[1], CELL_W[1].OUT_HALF1_BEL[1]</td></tr>

<tr><td>LSSDSCANOUT[6]</td><td>out</td><td>CELL_W[1].OUT_HALF0_BEL[0], CELL_W[1].OUT_HALF1_BEL[0]</td></tr>

<tr><td>LSSDSCANOUT[5]</td><td>out</td><td>CELL_W[0].OUT_HALF0_BEL[5], CELL_W[0].OUT_HALF1_BEL[5]</td></tr>

<tr><td>LSSDSCANOUT[4]</td><td>out</td><td>CELL_W[0].OUT_HALF0_BEL[4], CELL_W[0].OUT_HALF1_BEL[4]</td></tr>

<tr><td>LSSDSCANOUT[3]</td><td>out</td><td>CELL_W[0].OUT_HALF0_BEL[3], CELL_W[0].OUT_HALF1_BEL[3]</td></tr>

<tr><td>LSSDSCANOUT[2]</td><td>out</td><td>CELL_W[0].OUT_HALF0_BEL[2], CELL_W[0].OUT_HALF1_BEL[2]</td></tr>

<tr><td>LSSDSCANOUT[1]</td><td>out</td><td>CELL_W[0].OUT_HALF0_BEL[1], CELL_W[0].OUT_HALF1_BEL[1]</td></tr>

<tr><td>LSSDSCANOUT[0]</td><td>out</td><td>CELL_W[0].OUT_HALF0_BEL[0], CELL_W[0].OUT_HALF1_BEL[0]</td></tr>

<tr><td>DIAGOUT</td><td>out</td><td>CELL_W[5].OUT_HALF0_BEL[0], CELL_W[5].OUT_HALF1_BEL[0]</td></tr>

<tr><td>TSTCLKINACTO</td><td>out</td><td>CELL_S[0].OUT_HALF0_BEL[1], CELL_S[0].OUT_HALF1_BEL[1]</td></tr>

<tr><td>TSTCPUCLKENO</td><td>out</td><td>CELL_S[0].OUT_HALF0_BEL[0], CELL_S[0].OUT_HALF1_BEL[0]</td></tr>

<tr><td>TSTJTAGENO</td><td>out</td><td>CELL_S[0].OUT_HALF0_BEL[3], CELL_S[0].OUT_HALF1_BEL[3]</td></tr>

<tr><td>TSTPLBSAMPLECYCLEO</td><td>out</td><td>CELL_W[21].OUT_SEC_TMIN[4]</td></tr>

<tr><td>TSTRESETCHIPO</td><td>out</td><td>CELL_E[15].OUT_HALF0_BEL[5], CELL_E[15].OUT_HALF1_BEL[5]</td></tr>

<tr><td>TSTRESETCOREO</td><td>out</td><td>CELL_E[15].OUT_HALF0_BEL[4], CELL_E[15].OUT_HALF1_BEL[4]</td></tr>

<tr><td>TSTRESETSYSO</td><td>out</td><td>CELL_E[15].OUT_HALF0_BEL[6], CELL_E[15].OUT_HALF1_BEL[6]</td></tr>

<tr><td>TSTSOGASKETO[1]</td><td>out</td><td>CELL_E[13].OUT_HALF0_BEL[4], CELL_E[13].OUT_HALF1_BEL[4]</td></tr>

<tr><td>TSTSOGASKETO[0]</td><td>out</td><td>CELL_E[13].OUT_HALF0_BEL[3], CELL_E[13].OUT_HALF1_BEL[3]</td></tr>

<tr><td>TSTTIMERENO</td><td>out</td><td>CELL_S[0].OUT_HALF0_BEL[2], CELL_S[0].OUT_HALF1_BEL[2]</td></tr>

<tr><td>TSTTRSTNEGO</td><td>out</td><td>CELL_E[15].OUT_HALF0_BEL[7], CELL_E[15].OUT_HALF1_BEL[7]</td></tr>

</tbody>

</table>
</div>

<h3 id="bels-emac_v4"><a class="header" href="#bels-emac_v4">Bels EMAC_V4</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex4 PPC bel EMAC_V4 pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>EMAC</th></tr>

</thead>

<tbody>
<tr><td>DCREMACENABLE</td><td>in</td><td>CELL_W[17].IMUX_IMUX[15]</td></tr>

<tr><td>RESET</td><td>in</td><td>CELL_W[2].IMUX_IMUX[14]</td></tr>

<tr><td>HOSTCLK</td><td>in</td><td>~CELL_W[16].IMUX_CLK_OPTINV[0]</td></tr>

<tr><td>HOSTREQ</td><td>in</td><td>CELL_W[17].IMUX_IMUX[9]</td></tr>

<tr><td>HOSTOPCODE[0]</td><td>in</td><td>CELL_W[17].IMUX_IMUX[7]</td></tr>

<tr><td>HOSTOPCODE[1]</td><td>in</td><td>CELL_W[17].IMUX_IMUX[6]</td></tr>

<tr><td>HOSTEMAC1SEL</td><td>in</td><td>CELL_W[17].IMUX_IMUX[10]</td></tr>

<tr><td>HOSTMIIMSEL</td><td>in</td><td>CELL_W[17].IMUX_IMUX[8]</td></tr>

<tr><td>HOSTADDR[0]</td><td>in</td><td>CELL_W[6].IMUX_IMUX[0]</td></tr>

<tr><td>HOSTADDR[1]</td><td>in</td><td>CELL_W[6].IMUX_IMUX[1]</td></tr>

<tr><td>HOSTADDR[2]</td><td>in</td><td>CELL_W[6].IMUX_IMUX[2]</td></tr>

<tr><td>HOSTADDR[3]</td><td>in</td><td>CELL_W[6].IMUX_IMUX[3]</td></tr>

<tr><td>HOSTADDR[4]</td><td>in</td><td>CELL_W[6].IMUX_IMUX[4]</td></tr>

<tr><td>HOSTADDR[5]</td><td>in</td><td>CELL_W[6].IMUX_IMUX[5]</td></tr>

<tr><td>HOSTADDR[6]</td><td>in</td><td>CELL_W[6].IMUX_IMUX[6]</td></tr>

<tr><td>HOSTADDR[7]</td><td>in</td><td>CELL_W[6].IMUX_IMUX[7]</td></tr>

<tr><td>HOSTADDR[8]</td><td>in</td><td>CELL_W[6].IMUX_IMUX[8]</td></tr>

<tr><td>HOSTADDR[9]</td><td>in</td><td>CELL_W[6].IMUX_IMUX[9]</td></tr>

<tr><td>HOSTWRDATA[0]</td><td>in</td><td>CELL_W[6].IMUX_IMUX[10]</td></tr>

<tr><td>HOSTWRDATA[1]</td><td>in</td><td>CELL_W[6].IMUX_IMUX[11]</td></tr>

<tr><td>HOSTWRDATA[2]</td><td>in</td><td>CELL_W[7].IMUX_IMUX[0]</td></tr>

<tr><td>HOSTWRDATA[3]</td><td>in</td><td>CELL_W[7].IMUX_IMUX[1]</td></tr>

<tr><td>HOSTWRDATA[4]</td><td>in</td><td>CELL_W[7].IMUX_IMUX[2]</td></tr>

<tr><td>HOSTWRDATA[5]</td><td>in</td><td>CELL_W[7].IMUX_IMUX[3]</td></tr>

<tr><td>HOSTWRDATA[6]</td><td>in</td><td>CELL_W[7].IMUX_IMUX[4]</td></tr>

<tr><td>HOSTWRDATA[7]</td><td>in</td><td>CELL_W[7].IMUX_IMUX[5]</td></tr>

<tr><td>HOSTWRDATA[8]</td><td>in</td><td>CELL_W[7].IMUX_IMUX[6]</td></tr>

<tr><td>HOSTWRDATA[9]</td><td>in</td><td>CELL_W[7].IMUX_IMUX[7]</td></tr>

<tr><td>HOSTWRDATA[10]</td><td>in</td><td>CELL_W[7].IMUX_IMUX[8]</td></tr>

<tr><td>HOSTWRDATA[11]</td><td>in</td><td>CELL_W[7].IMUX_IMUX[9]</td></tr>

<tr><td>HOSTWRDATA[12]</td><td>in</td><td>CELL_W[7].IMUX_IMUX[10]</td></tr>

<tr><td>HOSTWRDATA[13]</td><td>in</td><td>CELL_W[7].IMUX_IMUX[11]</td></tr>

<tr><td>HOSTWRDATA[14]</td><td>in</td><td>CELL_W[16].IMUX_IMUX[0]</td></tr>

<tr><td>HOSTWRDATA[15]</td><td>in</td><td>CELL_W[16].IMUX_IMUX[1]</td></tr>

<tr><td>HOSTWRDATA[16]</td><td>in</td><td>CELL_W[16].IMUX_IMUX[2]</td></tr>

<tr><td>HOSTWRDATA[17]</td><td>in</td><td>CELL_W[16].IMUX_IMUX[3]</td></tr>

<tr><td>HOSTWRDATA[18]</td><td>in</td><td>CELL_W[16].IMUX_IMUX[4]</td></tr>

<tr><td>HOSTWRDATA[19]</td><td>in</td><td>CELL_W[16].IMUX_IMUX[5]</td></tr>

<tr><td>HOSTWRDATA[20]</td><td>in</td><td>CELL_W[16].IMUX_IMUX[6]</td></tr>

<tr><td>HOSTWRDATA[21]</td><td>in</td><td>CELL_W[16].IMUX_IMUX[7]</td></tr>

<tr><td>HOSTWRDATA[22]</td><td>in</td><td>CELL_W[16].IMUX_IMUX[8]</td></tr>

<tr><td>HOSTWRDATA[23]</td><td>in</td><td>CELL_W[16].IMUX_IMUX[9]</td></tr>

<tr><td>HOSTWRDATA[24]</td><td>in</td><td>CELL_W[16].IMUX_IMUX[10]</td></tr>

<tr><td>HOSTWRDATA[25]</td><td>in</td><td>CELL_W[16].IMUX_IMUX[11]</td></tr>

<tr><td>HOSTWRDATA[26]</td><td>in</td><td>CELL_W[17].IMUX_IMUX[0]</td></tr>

<tr><td>HOSTWRDATA[27]</td><td>in</td><td>CELL_W[17].IMUX_IMUX[1]</td></tr>

<tr><td>HOSTWRDATA[28]</td><td>in</td><td>CELL_W[17].IMUX_IMUX[2]</td></tr>

<tr><td>HOSTWRDATA[29]</td><td>in</td><td>CELL_W[17].IMUX_IMUX[3]</td></tr>

<tr><td>HOSTWRDATA[30]</td><td>in</td><td>CELL_W[17].IMUX_IMUX[4]</td></tr>

<tr><td>HOSTWRDATA[31]</td><td>in</td><td>CELL_W[17].IMUX_IMUX[5]</td></tr>

<tr><td>CLIENTEMAC0DCMLOCKED</td><td>in</td><td>CELL_W[10].IMUX_IMUX[4]</td></tr>

<tr><td>CLIENTEMAC0PAUSEREQ</td><td>in</td><td>CELL_W[1].IMUX_IMUX[11]</td></tr>

<tr><td>CLIENTEMAC0PAUSEVAL[0]</td><td>in</td><td>CELL_W[4].IMUX_IMUX[8]</td></tr>

<tr><td>CLIENTEMAC0PAUSEVAL[1]</td><td>in</td><td>CELL_W[4].IMUX_IMUX[9]</td></tr>

<tr><td>CLIENTEMAC0PAUSEVAL[2]</td><td>in</td><td>CELL_W[4].IMUX_IMUX[10]</td></tr>

<tr><td>CLIENTEMAC0PAUSEVAL[3]</td><td>in</td><td>CELL_W[4].IMUX_IMUX[11]</td></tr>

<tr><td>CLIENTEMAC0PAUSEVAL[4]</td><td>in</td><td>CELL_W[5].IMUX_IMUX[8]</td></tr>

<tr><td>CLIENTEMAC0PAUSEVAL[5]</td><td>in</td><td>CELL_W[5].IMUX_IMUX[9]</td></tr>

<tr><td>CLIENTEMAC0PAUSEVAL[6]</td><td>in</td><td>CELL_W[5].IMUX_IMUX[10]</td></tr>

<tr><td>CLIENTEMAC0PAUSEVAL[7]</td><td>in</td><td>CELL_W[5].IMUX_IMUX[11]</td></tr>

<tr><td>CLIENTEMAC0PAUSEVAL[8]</td><td>in</td><td>CELL_W[8].IMUX_IMUX[4]</td></tr>

<tr><td>CLIENTEMAC0PAUSEVAL[9]</td><td>in</td><td>CELL_W[8].IMUX_IMUX[5]</td></tr>

<tr><td>CLIENTEMAC0PAUSEVAL[10]</td><td>in</td><td>CELL_W[8].IMUX_IMUX[6]</td></tr>

<tr><td>CLIENTEMAC0PAUSEVAL[11]</td><td>in</td><td>CELL_W[8].IMUX_IMUX[7]</td></tr>

<tr><td>CLIENTEMAC0PAUSEVAL[12]</td><td>in</td><td>CELL_W[7].IMUX_IMUX[12]</td></tr>

<tr><td>CLIENTEMAC0PAUSEVAL[13]</td><td>in</td><td>CELL_W[7].IMUX_IMUX[13]</td></tr>

<tr><td>CLIENTEMAC0PAUSEVAL[14]</td><td>in</td><td>CELL_W[7].IMUX_IMUX[14]</td></tr>

<tr><td>CLIENTEMAC0PAUSEVAL[15]</td><td>in</td><td>CELL_W[7].IMUX_IMUX[15]</td></tr>

<tr><td>CLIENTEMAC0RXCLIENTCLKIN</td><td>in</td><td>~CELL_W[10].IMUX_CLK_OPTINV[0]</td></tr>

<tr><td>CLIENTEMAC0TXCLIENTCLKIN</td><td>in</td><td>~CELL_W[12].IMUX_CLK_OPTINV[0]</td></tr>

<tr><td>CLIENTEMAC0TXD[0]</td><td>in</td><td>CELL_W[2].IMUX_IMUX[8]</td></tr>

<tr><td>CLIENTEMAC0TXD[1]</td><td>in</td><td>CELL_W[2].IMUX_IMUX[9]</td></tr>

<tr><td>CLIENTEMAC0TXD[2]</td><td>in</td><td>CELL_W[2].IMUX_IMUX[10]</td></tr>

<tr><td>CLIENTEMAC0TXD[3]</td><td>in</td><td>CELL_W[2].IMUX_IMUX[11]</td></tr>

<tr><td>CLIENTEMAC0TXD[4]</td><td>in</td><td>CELL_W[3].IMUX_IMUX[5]</td></tr>

<tr><td>CLIENTEMAC0TXD[5]</td><td>in</td><td>CELL_W[3].IMUX_IMUX[6]</td></tr>

<tr><td>CLIENTEMAC0TXD[6]</td><td>in</td><td>CELL_W[3].IMUX_IMUX[7]</td></tr>

<tr><td>CLIENTEMAC0TXD[7]</td><td>in</td><td>CELL_W[3].IMUX_IMUX[8]</td></tr>

<tr><td>CLIENTEMAC0TXD[8]</td><td>in</td><td>CELL_W[4].IMUX_IMUX[0]</td></tr>

<tr><td>CLIENTEMAC0TXD[9]</td><td>in</td><td>CELL_W[4].IMUX_IMUX[1]</td></tr>

<tr><td>CLIENTEMAC0TXD[10]</td><td>in</td><td>CELL_W[4].IMUX_IMUX[2]</td></tr>

<tr><td>CLIENTEMAC0TXD[11]</td><td>in</td><td>CELL_W[4].IMUX_IMUX[3]</td></tr>

<tr><td>CLIENTEMAC0TXD[12]</td><td>in</td><td>CELL_W[5].IMUX_IMUX[0]</td></tr>

<tr><td>CLIENTEMAC0TXD[13]</td><td>in</td><td>CELL_W[5].IMUX_IMUX[1]</td></tr>

<tr><td>CLIENTEMAC0TXD[14]</td><td>in</td><td>CELL_W[5].IMUX_IMUX[2]</td></tr>

<tr><td>CLIENTEMAC0TXD[15]</td><td>in</td><td>CELL_W[5].IMUX_IMUX[3]</td></tr>

<tr><td>CLIENTEMAC0TXDVLD</td><td>in</td><td>CELL_W[1].IMUX_IMUX[12]</td></tr>

<tr><td>CLIENTEMAC0TXDVLDMSW</td><td>in</td><td>CELL_W[1].IMUX_IMUX[13]</td></tr>

<tr><td>CLIENTEMAC0TXFIRSTBYTE</td><td>in</td><td>CELL_W[3].IMUX_IMUX[0]</td></tr>

<tr><td>CLIENTEMAC0TXGMIIMIICLKIN</td><td>in</td><td>~CELL_W[11].IMUX_CLK_OPTINV[0]</td></tr>

<tr><td>CLIENTEMAC0TXIFGDELAY[0]</td><td>in</td><td>CELL_W[4].IMUX_IMUX[4]</td></tr>

<tr><td>CLIENTEMAC0TXIFGDELAY[1]</td><td>in</td><td>CELL_W[4].IMUX_IMUX[5]</td></tr>

<tr><td>CLIENTEMAC0TXIFGDELAY[2]</td><td>in</td><td>CELL_W[4].IMUX_IMUX[6]</td></tr>

<tr><td>CLIENTEMAC0TXIFGDELAY[3]</td><td>in</td><td>CELL_W[4].IMUX_IMUX[7]</td></tr>

<tr><td>CLIENTEMAC0TXIFGDELAY[4]</td><td>in</td><td>CELL_W[5].IMUX_IMUX[4]</td></tr>

<tr><td>CLIENTEMAC0TXIFGDELAY[5]</td><td>in</td><td>CELL_W[5].IMUX_IMUX[5]</td></tr>

<tr><td>CLIENTEMAC0TXIFGDELAY[6]</td><td>in</td><td>CELL_W[5].IMUX_IMUX[6]</td></tr>

<tr><td>CLIENTEMAC0TXIFGDELAY[7]</td><td>in</td><td>CELL_W[5].IMUX_IMUX[7]</td></tr>

<tr><td>CLIENTEMAC0TXUNDERRUN</td><td>in</td><td>CELL_W[1].IMUX_IMUX[10]</td></tr>

<tr><td>EMAC0TIBUS[0]</td><td>in</td><td>~CELL_W[6].IMUX_CLK_OPTINV[0]</td></tr>

<tr><td>EMAC0TIBUS[1]</td><td>in</td><td>~CELL_W[8].IMUX_CLK_OPTINV[0]</td></tr>

<tr><td>EMAC0TIBUS[2]</td><td>in</td><td>CELL_W[1].IMUX_IMUX[9]</td></tr>

<tr><td>EMAC0TIBUS[3]</td><td>in</td><td>CELL_W[1].IMUX_IMUX[8]</td></tr>

<tr><td>EMAC0TIBUS[4]</td><td>in</td><td>CELL_W[4].IMUX_IMUX[15]</td></tr>

<tr><td>PHYEMAC0COL</td><td>in</td><td>CELL_W[0].IMUX_IMUX[5]</td></tr>

<tr><td>PHYEMAC0CRS</td><td>in</td><td>CELL_W[0].IMUX_IMUX[4]</td></tr>

<tr><td>PHYEMAC0GTXCLK</td><td>in</td><td>~CELL_W[15].IMUX_CLK_OPTINV[0]</td></tr>

<tr><td>PHYEMAC0MCLKIN</td><td>in</td><td>~CELL_W[9].IMUX_CLK_OPTINV[0]</td></tr>

<tr><td>PHYEMAC0MDIN</td><td>in</td><td>CELL_W[3].IMUX_IMUX[4]</td></tr>

<tr><td>PHYEMAC0MIITXCLK</td><td>in</td><td>~CELL_W[13].IMUX_CLK_OPTINV[0]</td></tr>

<tr><td>PHYEMAC0PHYAD[0]</td><td>in</td><td>CELL_W[1].IMUX_IMUX[14]</td></tr>

<tr><td>PHYEMAC0PHYAD[1]</td><td>in</td><td>CELL_W[1].IMUX_IMUX[15]</td></tr>

<tr><td>PHYEMAC0PHYAD[2]</td><td>in</td><td>CELL_W[0].IMUX_IMUX[6]</td></tr>

<tr><td>PHYEMAC0PHYAD[3]</td><td>in</td><td>CELL_W[0].IMUX_IMUX[7]</td></tr>

<tr><td>PHYEMAC0PHYAD[4]</td><td>in</td><td>CELL_W[0].IMUX_IMUX[8]</td></tr>

<tr><td>PHYEMAC0RXBUFERR</td><td>in</td><td>CELL_W[8].IMUX_IMUX[10]</td></tr>

<tr><td>PHYEMAC0RXBUFSTATUS[0]</td><td>in</td><td>CELL_W[2].IMUX_IMUX[6]</td></tr>

<tr><td>PHYEMAC0RXBUFSTATUS[1]</td><td>in</td><td>CELL_W[2].IMUX_IMUX[7]</td></tr>

<tr><td>PHYEMAC0RXCHARISCOMMA</td><td>in</td><td>CELL_W[2].IMUX_IMUX[3]</td></tr>

<tr><td>PHYEMAC0RXCHARISK</td><td>in</td><td>CELL_W[2].IMUX_IMUX[2]</td></tr>

<tr><td>PHYEMAC0RXCHECKINGCRC</td><td>in</td><td>CELL_W[1].IMUX_IMUX[7]</td></tr>

<tr><td>PHYEMAC0RXCLK</td><td>in</td><td>~CELL_W[14].IMUX_CLK_OPTINV[0]</td></tr>

<tr><td>PHYEMAC0RXCLKCORCNT[0]</td><td>in</td><td>CELL_W[3].IMUX_IMUX[1]</td></tr>

<tr><td>PHYEMAC0RXCLKCORCNT[1]</td><td>in</td><td>CELL_W[8].IMUX_IMUX[8]</td></tr>

<tr><td>PHYEMAC0RXCLKCORCNT[2]</td><td>in</td><td>CELL_W[8].IMUX_IMUX[9]</td></tr>

<tr><td>PHYEMAC0RXCOMMADET</td><td>in</td><td>CELL_W[1].IMUX_IMUX[6]</td></tr>

<tr><td>PHYEMAC0RXD[0]</td><td>in</td><td>CELL_W[0].IMUX_IMUX[0]</td></tr>

<tr><td>PHYEMAC0RXD[1]</td><td>in</td><td>CELL_W[0].IMUX_IMUX[1]</td></tr>

<tr><td>PHYEMAC0RXD[2]</td><td>in</td><td>CELL_W[0].IMUX_IMUX[2]</td></tr>

<tr><td>PHYEMAC0RXD[3]</td><td>in</td><td>CELL_W[0].IMUX_IMUX[3]</td></tr>

<tr><td>PHYEMAC0RXD[4]</td><td>in</td><td>CELL_W[1].IMUX_IMUX[0]</td></tr>

<tr><td>PHYEMAC0RXD[5]</td><td>in</td><td>CELL_W[1].IMUX_IMUX[1]</td></tr>

<tr><td>PHYEMAC0RXD[6]</td><td>in</td><td>CELL_W[1].IMUX_IMUX[2]</td></tr>

<tr><td>PHYEMAC0RXD[7]</td><td>in</td><td>CELL_W[1].IMUX_IMUX[3]</td></tr>

<tr><td>PHYEMAC0RXDISPERR</td><td>in</td><td>CELL_W[2].IMUX_IMUX[1]</td></tr>

<tr><td>PHYEMAC0RXDV</td><td>in</td><td>CELL_W[1].IMUX_IMUX[4]</td></tr>

<tr><td>PHYEMAC0RXER</td><td>in</td><td>CELL_W[1].IMUX_IMUX[5]</td></tr>

<tr><td>PHYEMAC0RXLOSSOFSYNC[0]</td><td>in</td><td>CELL_W[2].IMUX_IMUX[4]</td></tr>

<tr><td>PHYEMAC0RXLOSSOFSYNC[1]</td><td>in</td><td>CELL_W[2].IMUX_IMUX[5]</td></tr>

<tr><td>PHYEMAC0RXNOTINTABLE</td><td>in</td><td>CELL_W[2].IMUX_IMUX[0]</td></tr>

<tr><td>PHYEMAC0RXRUNDISP</td><td>in</td><td>CELL_W[3].IMUX_IMUX[2]</td></tr>

<tr><td>PHYEMAC0SIGNALDET</td><td>in</td><td>CELL_W[2].IMUX_IMUX[15]</td></tr>

<tr><td>PHYEMAC0TXBUFERR</td><td>in</td><td>CELL_W[3].IMUX_IMUX[3]</td></tr>

<tr><td>TIEEMAC0CONFIGVEC[0]</td><td>in</td><td>CELL_W[0].IMUX_IMUX[12]</td></tr>

<tr><td>TIEEMAC0CONFIGVEC[1]</td><td>in</td><td>CELL_W[0].IMUX_IMUX[13]</td></tr>

<tr><td>TIEEMAC0CONFIGVEC[2]</td><td>in</td><td>CELL_W[0].IMUX_IMUX[14]</td></tr>

<tr><td>TIEEMAC0CONFIGVEC[3]</td><td>in</td><td>CELL_W[0].IMUX_IMUX[15]</td></tr>

<tr><td>TIEEMAC0CONFIGVEC[4]</td><td>in</td><td>~CELL_W[0].IMUX_CE_OPTINV[0]</td></tr>

<tr><td>TIEEMAC0CONFIGVEC[5]</td><td>in</td><td>~CELL_W[0].IMUX_CE_OPTINV[1]</td></tr>

<tr><td>TIEEMAC0CONFIGVEC[6]</td><td>in</td><td>~CELL_W[0].IMUX_CE_OPTINV[2]</td></tr>

<tr><td>TIEEMAC0CONFIGVEC[7]</td><td>in</td><td>~CELL_W[0].IMUX_CE_OPTINV[3]</td></tr>

<tr><td>TIEEMAC0CONFIGVEC[8]</td><td>in</td><td>~CELL_W[0].IMUX_SR_OPTINV[0]</td></tr>

<tr><td>TIEEMAC0CONFIGVEC[9]</td><td>in</td><td>~CELL_W[0].IMUX_SR_OPTINV[1]</td></tr>

<tr><td>TIEEMAC0CONFIGVEC[10]</td><td>in</td><td>~CELL_W[0].IMUX_SR_OPTINV[2]</td></tr>

<tr><td>TIEEMAC0CONFIGVEC[11]</td><td>in</td><td>~CELL_W[0].IMUX_SR_OPTINV[3]</td></tr>

<tr><td>TIEEMAC0CONFIGVEC[12]</td><td>in</td><td>CELL_W[5].IMUX_IMUX[12]</td></tr>

<tr><td>TIEEMAC0CONFIGVEC[13]</td><td>in</td><td>CELL_W[5].IMUX_IMUX[13]</td></tr>

<tr><td>TIEEMAC0CONFIGVEC[14]</td><td>in</td><td>CELL_W[5].IMUX_IMUX[14]</td></tr>

<tr><td>TIEEMAC0CONFIGVEC[15]</td><td>in</td><td>CELL_W[5].IMUX_IMUX[15]</td></tr>

<tr><td>TIEEMAC0CONFIGVEC[16]</td><td>in</td><td>CELL_W[6].IMUX_IMUX[12]</td></tr>

<tr><td>TIEEMAC0CONFIGVEC[17]</td><td>in</td><td>CELL_W[6].IMUX_IMUX[13]</td></tr>

<tr><td>TIEEMAC0CONFIGVEC[18]</td><td>in</td><td>CELL_W[6].IMUX_IMUX[14]</td></tr>

<tr><td>TIEEMAC0CONFIGVEC[19]</td><td>in</td><td>CELL_W[6].IMUX_IMUX[15]</td></tr>

<tr><td>TIEEMAC0CONFIGVEC[20]</td><td>in</td><td>~CELL_S[0].IMUX_CE_OPTINV[0]</td></tr>

<tr><td>TIEEMAC0CONFIGVEC[21]</td><td>in</td><td>~CELL_S[0].IMUX_CE_OPTINV[1]</td></tr>

<tr><td>TIEEMAC0CONFIGVEC[22]</td><td>in</td><td>~CELL_S[0].IMUX_CE_OPTINV[2]</td></tr>

<tr><td>TIEEMAC0CONFIGVEC[23]</td><td>in</td><td>~CELL_S[0].IMUX_CE_OPTINV[3]</td></tr>

<tr><td>TIEEMAC0CONFIGVEC[24]</td><td>in</td><td>~CELL_S[0].IMUX_SR_OPTINV[0]</td></tr>

<tr><td>TIEEMAC0CONFIGVEC[25]</td><td>in</td><td>~CELL_S[0].IMUX_SR_OPTINV[1]</td></tr>

<tr><td>TIEEMAC0CONFIGVEC[26]</td><td>in</td><td>~CELL_S[0].IMUX_SR_OPTINV[2]</td></tr>

<tr><td>TIEEMAC0CONFIGVEC[27]</td><td>in</td><td>~CELL_S[0].IMUX_SR_OPTINV[3]</td></tr>

<tr><td>TIEEMAC0CONFIGVEC[28]</td><td>in</td><td>~CELL_S[1].IMUX_CE_OPTINV[0]</td></tr>

<tr><td>TIEEMAC0CONFIGVEC[29]</td><td>in</td><td>~CELL_S[1].IMUX_CE_OPTINV[1]</td></tr>

<tr><td>TIEEMAC0CONFIGVEC[30]</td><td>in</td><td>~CELL_S[1].IMUX_CE_OPTINV[2]</td></tr>

<tr><td>TIEEMAC0CONFIGVEC[31]</td><td>in</td><td>~CELL_S[1].IMUX_CE_OPTINV[3]</td></tr>

<tr><td>TIEEMAC0CONFIGVEC[32]</td><td>in</td><td>~CELL_S[1].IMUX_SR_OPTINV[0]</td></tr>

<tr><td>TIEEMAC0CONFIGVEC[33]</td><td>in</td><td>~CELL_S[1].IMUX_SR_OPTINV[1]</td></tr>

<tr><td>TIEEMAC0CONFIGVEC[34]</td><td>in</td><td>~CELL_S[1].IMUX_SR_OPTINV[2]</td></tr>

<tr><td>TIEEMAC0CONFIGVEC[35]</td><td>in</td><td>~CELL_S[1].IMUX_SR_OPTINV[3]</td></tr>

<tr><td>TIEEMAC0CONFIGVEC[36]</td><td>in</td><td>~CELL_S[2].IMUX_CE_OPTINV[3]</td></tr>

<tr><td>TIEEMAC0CONFIGVEC[37]</td><td>in</td><td>~CELL_S[2].IMUX_SR_OPTINV[0]</td></tr>

<tr><td>TIEEMAC0CONFIGVEC[38]</td><td>in</td><td>~CELL_S[2].IMUX_SR_OPTINV[1]</td></tr>

<tr><td>TIEEMAC0CONFIGVEC[39]</td><td>in</td><td>~CELL_S[2].IMUX_SR_OPTINV[2]</td></tr>

<tr><td>TIEEMAC0CONFIGVEC[40]</td><td>in</td><td>~CELL_S[2].IMUX_SR_OPTINV[3]</td></tr>

<tr><td>TIEEMAC0CONFIGVEC[41]</td><td>in</td><td>~CELL_S[3].IMUX_CE_OPTINV[0]</td></tr>

<tr><td>TIEEMAC0CONFIGVEC[42]</td><td>in</td><td>~CELL_S[3].IMUX_CE_OPTINV[1]</td></tr>

<tr><td>TIEEMAC0CONFIGVEC[43]</td><td>in</td><td>~CELL_S[3].IMUX_CE_OPTINV[2]</td></tr>

<tr><td>TIEEMAC0CONFIGVEC[44]</td><td>in</td><td>~CELL_S[3].IMUX_CE_OPTINV[3]</td></tr>

<tr><td>TIEEMAC0CONFIGVEC[45]</td><td>in</td><td>~CELL_S[3].IMUX_SR_OPTINV[0]</td></tr>

<tr><td>TIEEMAC0CONFIGVEC[46]</td><td>in</td><td>~CELL_S[3].IMUX_SR_OPTINV[1]</td></tr>

<tr><td>TIEEMAC0CONFIGVEC[47]</td><td>in</td><td>~CELL_S[3].IMUX_SR_OPTINV[2]</td></tr>

<tr><td>TIEEMAC0CONFIGVEC[48]</td><td>in</td><td>~CELL_S[3].IMUX_SR_OPTINV[3]</td></tr>

<tr><td>TIEEMAC0CONFIGVEC[49]</td><td>in</td><td>~CELL_W[8].IMUX_SR_OPTINV[0]</td></tr>

<tr><td>TIEEMAC0CONFIGVEC[50]</td><td>in</td><td>~CELL_W[8].IMUX_SR_OPTINV[1]</td></tr>

<tr><td>TIEEMAC0CONFIGVEC[51]</td><td>in</td><td>~CELL_W[8].IMUX_SR_OPTINV[2]</td></tr>

<tr><td>TIEEMAC0CONFIGVEC[52]</td><td>in</td><td>~CELL_W[8].IMUX_SR_OPTINV[3]</td></tr>

<tr><td>TIEEMAC0CONFIGVEC[53]</td><td>in</td><td>~CELL_W[9].IMUX_SR_OPTINV[0]</td></tr>

<tr><td>TIEEMAC0CONFIGVEC[54]</td><td>in</td><td>~CELL_W[9].IMUX_SR_OPTINV[1]</td></tr>

<tr><td>TIEEMAC0CONFIGVEC[55]</td><td>in</td><td>~CELL_W[9].IMUX_SR_OPTINV[2]</td></tr>

<tr><td>TIEEMAC0CONFIGVEC[56]</td><td>in</td><td>~CELL_W[9].IMUX_SR_OPTINV[3]</td></tr>

<tr><td>TIEEMAC0CONFIGVEC[57]</td><td>in</td><td>~CELL_W[10].IMUX_SR_OPTINV[0]</td></tr>

<tr><td>TIEEMAC0CONFIGVEC[58]</td><td>in</td><td>~CELL_W[10].IMUX_SR_OPTINV[1]</td></tr>

<tr><td>TIEEMAC0CONFIGVEC[59]</td><td>in</td><td>~CELL_W[10].IMUX_SR_OPTINV[2]</td></tr>

<tr><td>TIEEMAC0CONFIGVEC[60]</td><td>in</td><td>~CELL_W[10].IMUX_SR_OPTINV[3]</td></tr>

<tr><td>TIEEMAC0CONFIGVEC[61]</td><td>in</td><td>CELL_W[10].IMUX_IMUX[8]</td></tr>

<tr><td>TIEEMAC0CONFIGVEC[62]</td><td>in</td><td>CELL_W[10].IMUX_IMUX[9]</td></tr>

<tr><td>TIEEMAC0CONFIGVEC[63]</td><td>in</td><td>~CELL_W[7].IMUX_CE_OPTINV[2]</td></tr>

<tr><td>TIEEMAC0CONFIGVEC[64]</td><td>in</td><td>CELL_W[3].IMUX_IMUX[9]</td></tr>

<tr><td>TIEEMAC0CONFIGVEC[65]</td><td>in</td><td>CELL_W[3].IMUX_IMUX[10]</td></tr>

<tr><td>TIEEMAC0CONFIGVEC[66]</td><td>in</td><td>CELL_W[3].IMUX_IMUX[11]</td></tr>

<tr><td>TIEEMAC0CONFIGVEC[67]</td><td>in</td><td>CELL_W[3].IMUX_IMUX[12]</td></tr>

<tr><td>TIEEMAC0CONFIGVEC[68]</td><td>in</td><td>CELL_W[3].IMUX_IMUX[13]</td></tr>

<tr><td>TIEEMAC0CONFIGVEC[69]</td><td>in</td><td>CELL_W[3].IMUX_IMUX[14]</td></tr>

<tr><td>TIEEMAC0CONFIGVEC[70]</td><td>in</td><td>CELL_W[4].IMUX_IMUX[12]</td></tr>

<tr><td>TIEEMAC0CONFIGVEC[71]</td><td>in</td><td>CELL_W[4].IMUX_IMUX[13]</td></tr>

<tr><td>TIEEMAC0CONFIGVEC[72]</td><td>in</td><td>CELL_W[4].IMUX_IMUX[14]</td></tr>

<tr><td>TIEEMAC0CONFIGVEC[73]</td><td>in</td><td>CELL_W[9].IMUX_IMUX[9]</td></tr>

<tr><td>TIEEMAC0CONFIGVEC[74]</td><td>in</td><td>CELL_W[9].IMUX_IMUX[10]</td></tr>

<tr><td>TIEEMAC0CONFIGVEC[75]</td><td>in</td><td>CELL_W[9].IMUX_IMUX[11]</td></tr>

<tr><td>TIEEMAC0CONFIGVEC[76]</td><td>in</td><td>CELL_W[9].IMUX_IMUX[12]</td></tr>

<tr><td>TIEEMAC0CONFIGVEC[77]</td><td>in</td><td>CELL_W[10].IMUX_IMUX[5]</td></tr>

<tr><td>TIEEMAC0CONFIGVEC[78]</td><td>in</td><td>CELL_W[10].IMUX_IMUX[6]</td></tr>

<tr><td>TIEEMAC0CONFIGVEC[79]</td><td>in</td><td>CELL_W[10].IMUX_IMUX[7]</td></tr>

<tr><td>TIEEMAC0UNICASTADDR[0]</td><td>in</td><td>~CELL_W[6].IMUX_SR_OPTINV[1]</td></tr>

<tr><td>TIEEMAC0UNICASTADDR[1]</td><td>in</td><td>~CELL_W[6].IMUX_SR_OPTINV[2]</td></tr>

<tr><td>TIEEMAC0UNICASTADDR[2]</td><td>in</td><td>~CELL_W[6].IMUX_SR_OPTINV[3]</td></tr>

<tr><td>TIEEMAC0UNICASTADDR[3]</td><td>in</td><td>~CELL_W[5].IMUX_CE_OPTINV[0]</td></tr>

<tr><td>TIEEMAC0UNICASTADDR[4]</td><td>in</td><td>~CELL_W[5].IMUX_CE_OPTINV[1]</td></tr>

<tr><td>TIEEMAC0UNICASTADDR[5]</td><td>in</td><td>~CELL_W[5].IMUX_CE_OPTINV[2]</td></tr>

<tr><td>TIEEMAC0UNICASTADDR[6]</td><td>in</td><td>~CELL_W[5].IMUX_CE_OPTINV[3]</td></tr>

<tr><td>TIEEMAC0UNICASTADDR[7]</td><td>in</td><td>~CELL_W[5].IMUX_SR_OPTINV[0]</td></tr>

<tr><td>TIEEMAC0UNICASTADDR[8]</td><td>in</td><td>~CELL_W[5].IMUX_SR_OPTINV[1]</td></tr>

<tr><td>TIEEMAC0UNICASTADDR[9]</td><td>in</td><td>~CELL_W[5].IMUX_SR_OPTINV[2]</td></tr>

<tr><td>TIEEMAC0UNICASTADDR[10]</td><td>in</td><td>~CELL_W[5].IMUX_SR_OPTINV[3]</td></tr>

<tr><td>TIEEMAC0UNICASTADDR[11]</td><td>in</td><td>~CELL_W[4].IMUX_CE_OPTINV[0]</td></tr>

<tr><td>TIEEMAC0UNICASTADDR[12]</td><td>in</td><td>~CELL_W[4].IMUX_CE_OPTINV[1]</td></tr>

<tr><td>TIEEMAC0UNICASTADDR[13]</td><td>in</td><td>~CELL_W[4].IMUX_CE_OPTINV[2]</td></tr>

<tr><td>TIEEMAC0UNICASTADDR[14]</td><td>in</td><td>~CELL_W[4].IMUX_CE_OPTINV[3]</td></tr>

<tr><td>TIEEMAC0UNICASTADDR[15]</td><td>in</td><td>~CELL_W[4].IMUX_SR_OPTINV[0]</td></tr>

<tr><td>TIEEMAC0UNICASTADDR[16]</td><td>in</td><td>~CELL_W[4].IMUX_SR_OPTINV[1]</td></tr>

<tr><td>TIEEMAC0UNICASTADDR[17]</td><td>in</td><td>~CELL_W[4].IMUX_SR_OPTINV[2]</td></tr>

<tr><td>TIEEMAC0UNICASTADDR[18]</td><td>in</td><td>~CELL_W[4].IMUX_SR_OPTINV[3]</td></tr>

<tr><td>TIEEMAC0UNICASTADDR[19]</td><td>in</td><td>CELL_W[2].IMUX_IMUX[13]</td></tr>

<tr><td>TIEEMAC0UNICASTADDR[20]</td><td>in</td><td>~CELL_W[3].IMUX_CE_OPTINV[0]</td></tr>

<tr><td>TIEEMAC0UNICASTADDR[21]</td><td>in</td><td>~CELL_W[3].IMUX_CE_OPTINV[1]</td></tr>

<tr><td>TIEEMAC0UNICASTADDR[22]</td><td>in</td><td>~CELL_W[3].IMUX_CE_OPTINV[2]</td></tr>

<tr><td>TIEEMAC0UNICASTADDR[23]</td><td>in</td><td>~CELL_W[3].IMUX_CE_OPTINV[3]</td></tr>

<tr><td>TIEEMAC0UNICASTADDR[24]</td><td>in</td><td>~CELL_W[3].IMUX_SR_OPTINV[0]</td></tr>

<tr><td>TIEEMAC0UNICASTADDR[25]</td><td>in</td><td>~CELL_W[3].IMUX_SR_OPTINV[1]</td></tr>

<tr><td>TIEEMAC0UNICASTADDR[26]</td><td>in</td><td>~CELL_W[3].IMUX_SR_OPTINV[2]</td></tr>

<tr><td>TIEEMAC0UNICASTADDR[27]</td><td>in</td><td>~CELL_W[3].IMUX_SR_OPTINV[3]</td></tr>

<tr><td>TIEEMAC0UNICASTADDR[28]</td><td>in</td><td>CELL_W[2].IMUX_IMUX[12]</td></tr>

<tr><td>TIEEMAC0UNICASTADDR[29]</td><td>in</td><td>~CELL_W[2].IMUX_CE_OPTINV[0]</td></tr>

<tr><td>TIEEMAC0UNICASTADDR[30]</td><td>in</td><td>~CELL_W[2].IMUX_CE_OPTINV[1]</td></tr>

<tr><td>TIEEMAC0UNICASTADDR[31]</td><td>in</td><td>~CELL_W[2].IMUX_CE_OPTINV[2]</td></tr>

<tr><td>TIEEMAC0UNICASTADDR[32]</td><td>in</td><td>~CELL_W[2].IMUX_CE_OPTINV[3]</td></tr>

<tr><td>TIEEMAC0UNICASTADDR[33]</td><td>in</td><td>~CELL_W[2].IMUX_SR_OPTINV[0]</td></tr>

<tr><td>TIEEMAC0UNICASTADDR[34]</td><td>in</td><td>~CELL_W[2].IMUX_SR_OPTINV[1]</td></tr>

<tr><td>TIEEMAC0UNICASTADDR[35]</td><td>in</td><td>~CELL_W[2].IMUX_SR_OPTINV[2]</td></tr>

<tr><td>TIEEMAC0UNICASTADDR[36]</td><td>in</td><td>~CELL_W[2].IMUX_SR_OPTINV[3]</td></tr>

<tr><td>TIEEMAC0UNICASTADDR[37]</td><td>in</td><td>~CELL_W[1].IMUX_CE_OPTINV[0]</td></tr>

<tr><td>TIEEMAC0UNICASTADDR[38]</td><td>in</td><td>~CELL_W[1].IMUX_CE_OPTINV[1]</td></tr>

<tr><td>TIEEMAC0UNICASTADDR[39]</td><td>in</td><td>~CELL_W[1].IMUX_CE_OPTINV[2]</td></tr>

<tr><td>TIEEMAC0UNICASTADDR[40]</td><td>in</td><td>~CELL_W[1].IMUX_CE_OPTINV[3]</td></tr>

<tr><td>TIEEMAC0UNICASTADDR[41]</td><td>in</td><td>~CELL_W[1].IMUX_SR_OPTINV[0]</td></tr>

<tr><td>TIEEMAC0UNICASTADDR[42]</td><td>in</td><td>~CELL_W[1].IMUX_SR_OPTINV[1]</td></tr>

<tr><td>TIEEMAC0UNICASTADDR[43]</td><td>in</td><td>~CELL_W[1].IMUX_SR_OPTINV[2]</td></tr>

<tr><td>TIEEMAC0UNICASTADDR[44]</td><td>in</td><td>~CELL_W[1].IMUX_SR_OPTINV[3]</td></tr>

<tr><td>TIEEMAC0UNICASTADDR[45]</td><td>in</td><td>CELL_W[0].IMUX_IMUX[9]</td></tr>

<tr><td>TIEEMAC0UNICASTADDR[46]</td><td>in</td><td>CELL_W[0].IMUX_IMUX[10]</td></tr>

<tr><td>TIEEMAC0UNICASTADDR[47]</td><td>in</td><td>CELL_W[0].IMUX_IMUX[11]</td></tr>

<tr><td>CLIENTEMAC1DCMLOCKED</td><td>in</td><td>CELL_W[18].IMUX_IMUX[12]</td></tr>

<tr><td>CLIENTEMAC1PAUSEREQ</td><td>in</td><td>CELL_W[22].IMUX_IMUX[11]</td></tr>

<tr><td>CLIENTEMAC1PAUSEVAL[0]</td><td>in</td><td>CELL_W[19].IMUX_IMUX[8]</td></tr>

<tr><td>CLIENTEMAC1PAUSEVAL[1]</td><td>in</td><td>CELL_W[19].IMUX_IMUX[9]</td></tr>

<tr><td>CLIENTEMAC1PAUSEVAL[2]</td><td>in</td><td>CELL_W[19].IMUX_IMUX[10]</td></tr>

<tr><td>CLIENTEMAC1PAUSEVAL[3]</td><td>in</td><td>CELL_W[19].IMUX_IMUX[11]</td></tr>

<tr><td>CLIENTEMAC1PAUSEVAL[4]</td><td>in</td><td>CELL_W[18].IMUX_IMUX[8]</td></tr>

<tr><td>CLIENTEMAC1PAUSEVAL[5]</td><td>in</td><td>CELL_W[18].IMUX_IMUX[9]</td></tr>

<tr><td>CLIENTEMAC1PAUSEVAL[6]</td><td>in</td><td>CELL_W[18].IMUX_IMUX[10]</td></tr>

<tr><td>CLIENTEMAC1PAUSEVAL[7]</td><td>in</td><td>CELL_W[18].IMUX_IMUX[11]</td></tr>

<tr><td>CLIENTEMAC1PAUSEVAL[8]</td><td>in</td><td>CELL_W[17].IMUX_IMUX[11]</td></tr>

<tr><td>CLIENTEMAC1PAUSEVAL[9]</td><td>in</td><td>CELL_W[17].IMUX_IMUX[12]</td></tr>

<tr><td>CLIENTEMAC1PAUSEVAL[10]</td><td>in</td><td>CELL_W[17].IMUX_IMUX[13]</td></tr>

<tr><td>CLIENTEMAC1PAUSEVAL[11]</td><td>in</td><td>CELL_W[17].IMUX_IMUX[14]</td></tr>

<tr><td>CLIENTEMAC1PAUSEVAL[12]</td><td>in</td><td>CELL_W[16].IMUX_IMUX[12]</td></tr>

<tr><td>CLIENTEMAC1PAUSEVAL[13]</td><td>in</td><td>CELL_W[16].IMUX_IMUX[13]</td></tr>

<tr><td>CLIENTEMAC1PAUSEVAL[14]</td><td>in</td><td>CELL_W[16].IMUX_IMUX[14]</td></tr>

<tr><td>CLIENTEMAC1PAUSEVAL[15]</td><td>in</td><td>CELL_W[16].IMUX_IMUX[15]</td></tr>

<tr><td>CLIENTEMAC1RXCLIENTCLKIN</td><td>in</td><td>~CELL_W[20].IMUX_CLK_OPTINV[0]</td></tr>

<tr><td>CLIENTEMAC1TXCLIENTCLKIN</td><td>in</td><td>~CELL_W[22].IMUX_CLK_OPTINV[0]</td></tr>

<tr><td>CLIENTEMAC1TXD[0]</td><td>in</td><td>CELL_W[21].IMUX_IMUX[8]</td></tr>

<tr><td>CLIENTEMAC1TXD[1]</td><td>in</td><td>CELL_W[21].IMUX_IMUX[9]</td></tr>

<tr><td>CLIENTEMAC1TXD[2]</td><td>in</td><td>CELL_W[21].IMUX_IMUX[10]</td></tr>

<tr><td>CLIENTEMAC1TXD[3]</td><td>in</td><td>CELL_W[21].IMUX_IMUX[11]</td></tr>

<tr><td>CLIENTEMAC1TXD[4]</td><td>in</td><td>CELL_W[20].IMUX_IMUX[5]</td></tr>

<tr><td>CLIENTEMAC1TXD[5]</td><td>in</td><td>CELL_W[20].IMUX_IMUX[6]</td></tr>

<tr><td>CLIENTEMAC1TXD[6]</td><td>in</td><td>CELL_W[20].IMUX_IMUX[7]</td></tr>

<tr><td>CLIENTEMAC1TXD[7]</td><td>in</td><td>CELL_W[20].IMUX_IMUX[8]</td></tr>

<tr><td>CLIENTEMAC1TXD[8]</td><td>in</td><td>CELL_W[19].IMUX_IMUX[0]</td></tr>

<tr><td>CLIENTEMAC1TXD[9]</td><td>in</td><td>CELL_W[19].IMUX_IMUX[1]</td></tr>

<tr><td>CLIENTEMAC1TXD[10]</td><td>in</td><td>CELL_W[19].IMUX_IMUX[2]</td></tr>

<tr><td>CLIENTEMAC1TXD[11]</td><td>in</td><td>CELL_W[19].IMUX_IMUX[3]</td></tr>

<tr><td>CLIENTEMAC1TXD[12]</td><td>in</td><td>CELL_W[18].IMUX_IMUX[0]</td></tr>

<tr><td>CLIENTEMAC1TXD[13]</td><td>in</td><td>CELL_W[18].IMUX_IMUX[1]</td></tr>

<tr><td>CLIENTEMAC1TXD[14]</td><td>in</td><td>CELL_W[18].IMUX_IMUX[2]</td></tr>

<tr><td>CLIENTEMAC1TXD[15]</td><td>in</td><td>CELL_W[18].IMUX_IMUX[3]</td></tr>

<tr><td>CLIENTEMAC1TXDVLD</td><td>in</td><td>CELL_W[22].IMUX_IMUX[12]</td></tr>

<tr><td>CLIENTEMAC1TXDVLDMSW</td><td>in</td><td>CELL_W[22].IMUX_IMUX[13]</td></tr>

<tr><td>CLIENTEMAC1TXFIRSTBYTE</td><td>in</td><td>CELL_W[20].IMUX_IMUX[0]</td></tr>

<tr><td>CLIENTEMAC1TXGMIIMIICLKIN</td><td>in</td><td>~CELL_W[21].IMUX_CLK_OPTINV[0]</td></tr>

<tr><td>CLIENTEMAC1TXIFGDELAY[0]</td><td>in</td><td>CELL_W[19].IMUX_IMUX[4]</td></tr>

<tr><td>CLIENTEMAC1TXIFGDELAY[1]</td><td>in</td><td>CELL_W[19].IMUX_IMUX[5]</td></tr>

<tr><td>CLIENTEMAC1TXIFGDELAY[2]</td><td>in</td><td>CELL_W[19].IMUX_IMUX[6]</td></tr>

<tr><td>CLIENTEMAC1TXIFGDELAY[3]</td><td>in</td><td>CELL_W[19].IMUX_IMUX[7]</td></tr>

<tr><td>CLIENTEMAC1TXIFGDELAY[4]</td><td>in</td><td>CELL_W[18].IMUX_IMUX[4]</td></tr>

<tr><td>CLIENTEMAC1TXIFGDELAY[5]</td><td>in</td><td>CELL_W[18].IMUX_IMUX[5]</td></tr>

<tr><td>CLIENTEMAC1TXIFGDELAY[6]</td><td>in</td><td>CELL_W[18].IMUX_IMUX[6]</td></tr>

<tr><td>CLIENTEMAC1TXIFGDELAY[7]</td><td>in</td><td>CELL_W[18].IMUX_IMUX[7]</td></tr>

<tr><td>CLIENTEMAC1TXUNDERRUN</td><td>in</td><td>CELL_W[22].IMUX_IMUX[10]</td></tr>

<tr><td>EMAC1TIBUS[0]</td><td>in</td><td>~CELL_W[17].IMUX_CLK_OPTINV[0]</td></tr>

<tr><td>EMAC1TIBUS[1]</td><td>in</td><td>~CELL_W[18].IMUX_CLK_OPTINV[0]</td></tr>

<tr><td>EMAC1TIBUS[2]</td><td>in</td><td>CELL_W[22].IMUX_IMUX[9]</td></tr>

<tr><td>EMAC1TIBUS[3]</td><td>in</td><td>CELL_W[22].IMUX_IMUX[8]</td></tr>

<tr><td>EMAC1TIBUS[4]</td><td>in</td><td>CELL_W[15].IMUX_IMUX[15]</td></tr>

<tr><td>PHYEMAC1COL</td><td>in</td><td>CELL_W[23].IMUX_IMUX[5]</td></tr>

<tr><td>PHYEMAC1CRS</td><td>in</td><td>CELL_W[23].IMUX_IMUX[4]</td></tr>

<tr><td>PHYEMAC1GTXCLK</td><td>in</td><td>~CELL_N[2].IMUX_CLK_OPTINV[0]</td></tr>

<tr><td>PHYEMAC1MCLKIN</td><td>in</td><td>~CELL_W[19].IMUX_CLK_OPTINV[0]</td></tr>

<tr><td>PHYEMAC1MDIN</td><td>in</td><td>CELL_W[20].IMUX_IMUX[4]</td></tr>

<tr><td>PHYEMAC1MIITXCLK</td><td>in</td><td>~CELL_N[4].IMUX_CLK_OPTINV[0]</td></tr>

<tr><td>PHYEMAC1PHYAD[0]</td><td>in</td><td>CELL_W[22].IMUX_IMUX[15]</td></tr>

<tr><td>PHYEMAC1PHYAD[1]</td><td>in</td><td>CELL_W[22].IMUX_IMUX[14]</td></tr>

<tr><td>PHYEMAC1PHYAD[2]</td><td>in</td><td>CELL_W[23].IMUX_IMUX[14]</td></tr>

<tr><td>PHYEMAC1PHYAD[3]</td><td>in</td><td>CELL_W[23].IMUX_IMUX[13]</td></tr>

<tr><td>PHYEMAC1PHYAD[4]</td><td>in</td><td>CELL_W[23].IMUX_IMUX[12]</td></tr>

<tr><td>PHYEMAC1RXBUFERR</td><td>in</td><td>CELL_W[20].IMUX_IMUX[12]</td></tr>

<tr><td>PHYEMAC1RXBUFSTATUS[0]</td><td>in</td><td>CELL_W[21].IMUX_IMUX[4]</td></tr>

<tr><td>PHYEMAC1RXBUFSTATUS[1]</td><td>in</td><td>CELL_W[21].IMUX_IMUX[5]</td></tr>

<tr><td>PHYEMAC1RXCHARISCOMMA</td><td>in</td><td>CELL_W[21].IMUX_IMUX[3]</td></tr>

<tr><td>PHYEMAC1RXCHARISK</td><td>in</td><td>CELL_W[21].IMUX_IMUX[2]</td></tr>

<tr><td>PHYEMAC1RXCHECKINGCRC</td><td>in</td><td>CELL_W[22].IMUX_IMUX[7]</td></tr>

<tr><td>PHYEMAC1RXCLK</td><td>in</td><td>~CELL_N[3].IMUX_CLK_OPTINV[0]</td></tr>

<tr><td>PHYEMAC1RXCLKCORCNT[0]</td><td>in</td><td>CELL_W[20].IMUX_IMUX[1]</td></tr>

<tr><td>PHYEMAC1RXCLKCORCNT[1]</td><td>in</td><td>CELL_W[21].IMUX_IMUX[12]</td></tr>

<tr><td>PHYEMAC1RXCLKCORCNT[2]</td><td>in</td><td>CELL_W[21].IMUX_IMUX[13]</td></tr>

<tr><td>PHYEMAC1RXCOMMADET</td><td>in</td><td>CELL_W[22].IMUX_IMUX[6]</td></tr>

<tr><td>PHYEMAC1RXD[0]</td><td>in</td><td>CELL_W[23].IMUX_IMUX[0]</td></tr>

<tr><td>PHYEMAC1RXD[1]</td><td>in</td><td>CELL_W[23].IMUX_IMUX[1]</td></tr>

<tr><td>PHYEMAC1RXD[2]</td><td>in</td><td>CELL_W[23].IMUX_IMUX[2]</td></tr>

<tr><td>PHYEMAC1RXD[3]</td><td>in</td><td>CELL_W[23].IMUX_IMUX[3]</td></tr>

<tr><td>PHYEMAC1RXD[4]</td><td>in</td><td>CELL_W[22].IMUX_IMUX[0]</td></tr>

<tr><td>PHYEMAC1RXD[5]</td><td>in</td><td>CELL_W[22].IMUX_IMUX[1]</td></tr>

<tr><td>PHYEMAC1RXD[6]</td><td>in</td><td>CELL_W[22].IMUX_IMUX[2]</td></tr>

<tr><td>PHYEMAC1RXD[7]</td><td>in</td><td>CELL_W[22].IMUX_IMUX[3]</td></tr>

<tr><td>PHYEMAC1RXDISPERR</td><td>in</td><td>CELL_W[21].IMUX_IMUX[1]</td></tr>

<tr><td>PHYEMAC1RXDV</td><td>in</td><td>CELL_W[22].IMUX_IMUX[4]</td></tr>

<tr><td>PHYEMAC1RXER</td><td>in</td><td>CELL_W[22].IMUX_IMUX[5]</td></tr>

<tr><td>PHYEMAC1RXLOSSOFSYNC[0]</td><td>in</td><td>CELL_W[21].IMUX_IMUX[6]</td></tr>

<tr><td>PHYEMAC1RXLOSSOFSYNC[1]</td><td>in</td><td>CELL_W[21].IMUX_IMUX[7]</td></tr>

<tr><td>PHYEMAC1RXNOTINTABLE</td><td>in</td><td>CELL_W[21].IMUX_IMUX[0]</td></tr>

<tr><td>PHYEMAC1RXRUNDISP</td><td>in</td><td>CELL_W[20].IMUX_IMUX[2]</td></tr>

<tr><td>PHYEMAC1SIGNALDET</td><td>in</td><td>CELL_W[19].IMUX_IMUX[12]</td></tr>

<tr><td>PHYEMAC1TXBUFERR</td><td>in</td><td>CELL_W[20].IMUX_IMUX[3]</td></tr>

<tr><td>TIEEMAC1CONFIGVEC[0]</td><td>in</td><td>~CELL_W[21].IMUX_CE_OPTINV[3]</td></tr>

<tr><td>TIEEMAC1CONFIGVEC[1]</td><td>in</td><td>~CELL_W[21].IMUX_CE_OPTINV[2]</td></tr>

<tr><td>TIEEMAC1CONFIGVEC[2]</td><td>in</td><td>~CELL_W[21].IMUX_CE_OPTINV[1]</td></tr>

<tr><td>TIEEMAC1CONFIGVEC[3]</td><td>in</td><td>~CELL_W[21].IMUX_CE_OPTINV[0]</td></tr>

<tr><td>TIEEMAC1CONFIGVEC[4]</td><td>in</td><td>~CELL_W[22].IMUX_SR_OPTINV[3]</td></tr>

<tr><td>TIEEMAC1CONFIGVEC[5]</td><td>in</td><td>~CELL_W[22].IMUX_SR_OPTINV[2]</td></tr>

<tr><td>TIEEMAC1CONFIGVEC[6]</td><td>in</td><td>~CELL_W[22].IMUX_SR_OPTINV[1]</td></tr>

<tr><td>TIEEMAC1CONFIGVEC[7]</td><td>in</td><td>~CELL_W[22].IMUX_SR_OPTINV[0]</td></tr>

<tr><td>TIEEMAC1CONFIGVEC[8]</td><td>in</td><td>~CELL_W[22].IMUX_CE_OPTINV[3]</td></tr>

<tr><td>TIEEMAC1CONFIGVEC[9]</td><td>in</td><td>~CELL_W[22].IMUX_CE_OPTINV[2]</td></tr>

<tr><td>TIEEMAC1CONFIGVEC[10]</td><td>in</td><td>~CELL_W[22].IMUX_CE_OPTINV[1]</td></tr>

<tr><td>TIEEMAC1CONFIGVEC[11]</td><td>in</td><td>~CELL_W[22].IMUX_CE_OPTINV[0]</td></tr>

<tr><td>TIEEMAC1CONFIGVEC[12]</td><td>in</td><td>~CELL_W[23].IMUX_SR_OPTINV[3]</td></tr>

<tr><td>TIEEMAC1CONFIGVEC[13]</td><td>in</td><td>~CELL_W[23].IMUX_SR_OPTINV[2]</td></tr>

<tr><td>TIEEMAC1CONFIGVEC[14]</td><td>in</td><td>~CELL_W[23].IMUX_SR_OPTINV[1]</td></tr>

<tr><td>TIEEMAC1CONFIGVEC[15]</td><td>in</td><td>~CELL_W[23].IMUX_SR_OPTINV[0]</td></tr>

<tr><td>TIEEMAC1CONFIGVEC[16]</td><td>in</td><td>~CELL_W[23].IMUX_CE_OPTINV[3]</td></tr>

<tr><td>TIEEMAC1CONFIGVEC[17]</td><td>in</td><td>~CELL_W[23].IMUX_CE_OPTINV[2]</td></tr>

<tr><td>TIEEMAC1CONFIGVEC[18]</td><td>in</td><td>~CELL_W[23].IMUX_CE_OPTINV[1]</td></tr>

<tr><td>TIEEMAC1CONFIGVEC[19]</td><td>in</td><td>~CELL_W[23].IMUX_CE_OPTINV[0]</td></tr>

<tr><td>TIEEMAC1CONFIGVEC[20]</td><td>in</td><td>CELL_W[23].IMUX_IMUX[11]</td></tr>

<tr><td>TIEEMAC1CONFIGVEC[21]</td><td>in</td><td>CELL_W[23].IMUX_IMUX[10]</td></tr>

<tr><td>TIEEMAC1CONFIGVEC[22]</td><td>in</td><td>CELL_W[23].IMUX_IMUX[9]</td></tr>

<tr><td>TIEEMAC1CONFIGVEC[23]</td><td>in</td><td>CELL_W[23].IMUX_IMUX[8]</td></tr>

<tr><td>TIEEMAC1CONFIGVEC[24]</td><td>in</td><td>CELL_W[23].IMUX_IMUX[7]</td></tr>

<tr><td>TIEEMAC1CONFIGVEC[25]</td><td>in</td><td>CELL_W[23].IMUX_IMUX[6]</td></tr>

<tr><td>TIEEMAC1CONFIGVEC[26]</td><td>in</td><td>~CELL_N[4].IMUX_SR_OPTINV[3]</td></tr>

<tr><td>TIEEMAC1CONFIGVEC[27]</td><td>in</td><td>~CELL_N[4].IMUX_SR_OPTINV[2]</td></tr>

<tr><td>TIEEMAC1CONFIGVEC[28]</td><td>in</td><td>~CELL_N[4].IMUX_SR_OPTINV[1]</td></tr>

<tr><td>TIEEMAC1CONFIGVEC[29]</td><td>in</td><td>~CELL_N[4].IMUX_SR_OPTINV[0]</td></tr>

<tr><td>TIEEMAC1CONFIGVEC[30]</td><td>in</td><td>~CELL_N[4].IMUX_CE_OPTINV[3]</td></tr>

<tr><td>TIEEMAC1CONFIGVEC[31]</td><td>in</td><td>~CELL_N[4].IMUX_CE_OPTINV[2]</td></tr>

<tr><td>TIEEMAC1CONFIGVEC[32]</td><td>in</td><td>~CELL_N[4].IMUX_CE_OPTINV[1]</td></tr>

<tr><td>TIEEMAC1CONFIGVEC[33]</td><td>in</td><td>~CELL_N[4].IMUX_CE_OPTINV[0]</td></tr>

<tr><td>TIEEMAC1CONFIGVEC[34]</td><td>in</td><td>~CELL_N[5].IMUX_SR_OPTINV[3]</td></tr>

<tr><td>TIEEMAC1CONFIGVEC[35]</td><td>in</td><td>~CELL_N[5].IMUX_SR_OPTINV[2]</td></tr>

<tr><td>TIEEMAC1CONFIGVEC[36]</td><td>in</td><td>~CELL_N[5].IMUX_SR_OPTINV[1]</td></tr>

<tr><td>TIEEMAC1CONFIGVEC[37]</td><td>in</td><td>~CELL_N[5].IMUX_SR_OPTINV[0]</td></tr>

<tr><td>TIEEMAC1CONFIGVEC[38]</td><td>in</td><td>~CELL_N[5].IMUX_CE_OPTINV[3]</td></tr>

<tr><td>TIEEMAC1CONFIGVEC[39]</td><td>in</td><td>~CELL_N[5].IMUX_CE_OPTINV[2]</td></tr>

<tr><td>TIEEMAC1CONFIGVEC[40]</td><td>in</td><td>~CELL_N[5].IMUX_CE_OPTINV[1]</td></tr>

<tr><td>TIEEMAC1CONFIGVEC[41]</td><td>in</td><td>~CELL_N[5].IMUX_CE_OPTINV[0]</td></tr>

<tr><td>TIEEMAC1CONFIGVEC[42]</td><td>in</td><td>~CELL_N[6].IMUX_SR_OPTINV[3]</td></tr>

<tr><td>TIEEMAC1CONFIGVEC[43]</td><td>in</td><td>~CELL_N[6].IMUX_SR_OPTINV[2]</td></tr>

<tr><td>TIEEMAC1CONFIGVEC[44]</td><td>in</td><td>~CELL_N[6].IMUX_SR_OPTINV[1]</td></tr>

<tr><td>TIEEMAC1CONFIGVEC[45]</td><td>in</td><td>~CELL_N[6].IMUX_SR_OPTINV[0]</td></tr>

<tr><td>TIEEMAC1CONFIGVEC[46]</td><td>in</td><td>~CELL_N[6].IMUX_CE_OPTINV[3]</td></tr>

<tr><td>TIEEMAC1CONFIGVEC[47]</td><td>in</td><td>~CELL_N[6].IMUX_CE_OPTINV[2]</td></tr>

<tr><td>TIEEMAC1CONFIGVEC[48]</td><td>in</td><td>~CELL_N[6].IMUX_CE_OPTINV[1]</td></tr>

<tr><td>TIEEMAC1CONFIGVEC[49]</td><td>in</td><td>~CELL_N[6].IMUX_CE_OPTINV[0]</td></tr>

<tr><td>TIEEMAC1CONFIGVEC[50]</td><td>in</td><td>~CELL_W[15].IMUX_SR_OPTINV[3]</td></tr>

<tr><td>TIEEMAC1CONFIGVEC[51]</td><td>in</td><td>~CELL_W[15].IMUX_SR_OPTINV[2]</td></tr>

<tr><td>TIEEMAC1CONFIGVEC[52]</td><td>in</td><td>~CELL_W[15].IMUX_SR_OPTINV[1]</td></tr>

<tr><td>TIEEMAC1CONFIGVEC[53]</td><td>in</td><td>~CELL_W[13].IMUX_SR_OPTINV[3]</td></tr>

<tr><td>TIEEMAC1CONFIGVEC[54]</td><td>in</td><td>~CELL_W[13].IMUX_SR_OPTINV[2]</td></tr>

<tr><td>TIEEMAC1CONFIGVEC[55]</td><td>in</td><td>~CELL_W[13].IMUX_SR_OPTINV[1]</td></tr>

<tr><td>TIEEMAC1CONFIGVEC[56]</td><td>in</td><td>~CELL_W[13].IMUX_SR_OPTINV[0]</td></tr>

<tr><td>TIEEMAC1CONFIGVEC[57]</td><td>in</td><td>~CELL_W[12].IMUX_SR_OPTINV[3]</td></tr>

<tr><td>TIEEMAC1CONFIGVEC[58]</td><td>in</td><td>~CELL_W[12].IMUX_SR_OPTINV[2]</td></tr>

<tr><td>TIEEMAC1CONFIGVEC[59]</td><td>in</td><td>~CELL_W[12].IMUX_SR_OPTINV[1]</td></tr>

<tr><td>TIEEMAC1CONFIGVEC[60]</td><td>in</td><td>~CELL_W[12].IMUX_SR_OPTINV[0]</td></tr>

<tr><td>TIEEMAC1CONFIGVEC[61]</td><td>in</td><td>~CELL_W[11].IMUX_SR_OPTINV[3]</td></tr>

<tr><td>TIEEMAC1CONFIGVEC[62]</td><td>in</td><td>CELL_W[12].IMUX_IMUX[4]</td></tr>

<tr><td>TIEEMAC1CONFIGVEC[63]</td><td>in</td><td>~CELL_W[15].IMUX_SR_OPTINV[0]</td></tr>

<tr><td>TIEEMAC1CONFIGVEC[64]</td><td>in</td><td>CELL_W[15].IMUX_IMUX[6]</td></tr>

<tr><td>TIEEMAC1CONFIGVEC[65]</td><td>in</td><td>CELL_W[15].IMUX_IMUX[7]</td></tr>

<tr><td>TIEEMAC1CONFIGVEC[66]</td><td>in</td><td>CELL_W[15].IMUX_IMUX[8]</td></tr>

<tr><td>TIEEMAC1CONFIGVEC[67]</td><td>in</td><td>CELL_W[15].IMUX_IMUX[9]</td></tr>

<tr><td>TIEEMAC1CONFIGVEC[68]</td><td>in</td><td>CELL_W[15].IMUX_IMUX[10]</td></tr>

<tr><td>TIEEMAC1CONFIGVEC[69]</td><td>in</td><td>CELL_W[15].IMUX_IMUX[11]</td></tr>

<tr><td>TIEEMAC1CONFIGVEC[70]</td><td>in</td><td>CELL_W[15].IMUX_IMUX[12]</td></tr>

<tr><td>TIEEMAC1CONFIGVEC[71]</td><td>in</td><td>CELL_W[15].IMUX_IMUX[13]</td></tr>

<tr><td>TIEEMAC1CONFIGVEC[72]</td><td>in</td><td>CELL_W[15].IMUX_IMUX[14]</td></tr>

<tr><td>TIEEMAC1CONFIGVEC[73]</td><td>in</td><td>CELL_W[13].IMUX_IMUX[4]</td></tr>

<tr><td>TIEEMAC1CONFIGVEC[74]</td><td>in</td><td>CELL_W[13].IMUX_IMUX[5]</td></tr>

<tr><td>TIEEMAC1CONFIGVEC[75]</td><td>in</td><td>CELL_W[13].IMUX_IMUX[6]</td></tr>

<tr><td>TIEEMAC1CONFIGVEC[76]</td><td>in</td><td>CELL_W[13].IMUX_IMUX[7]</td></tr>

<tr><td>TIEEMAC1CONFIGVEC[77]</td><td>in</td><td>CELL_W[20].IMUX_IMUX[9]</td></tr>

<tr><td>TIEEMAC1CONFIGVEC[78]</td><td>in</td><td>CELL_W[20].IMUX_IMUX[10]</td></tr>

<tr><td>TIEEMAC1CONFIGVEC[79]</td><td>in</td><td>CELL_W[20].IMUX_IMUX[11]</td></tr>

<tr><td>TIEEMAC1UNICASTADDR[0]</td><td>in</td><td>~CELL_W[7].IMUX_SR_OPTINV[3]</td></tr>

<tr><td>TIEEMAC1UNICASTADDR[1]</td><td>in</td><td>~CELL_W[7].IMUX_SR_OPTINV[2]</td></tr>

<tr><td>TIEEMAC1UNICASTADDR[2]</td><td>in</td><td>~CELL_W[7].IMUX_SR_OPTINV[1]</td></tr>

<tr><td>TIEEMAC1UNICASTADDR[3]</td><td>in</td><td>~CELL_W[7].IMUX_SR_OPTINV[0]</td></tr>

<tr><td>TIEEMAC1UNICASTADDR[4]</td><td>in</td><td>~CELL_W[16].IMUX_SR_OPTINV[3]</td></tr>

<tr><td>TIEEMAC1UNICASTADDR[5]</td><td>in</td><td>~CELL_W[16].IMUX_SR_OPTINV[2]</td></tr>

<tr><td>TIEEMAC1UNICASTADDR[6]</td><td>in</td><td>~CELL_W[16].IMUX_SR_OPTINV[1]</td></tr>

<tr><td>TIEEMAC1UNICASTADDR[7]</td><td>in</td><td>~CELL_W[16].IMUX_SR_OPTINV[0]</td></tr>

<tr><td>TIEEMAC1UNICASTADDR[8]</td><td>in</td><td>~CELL_W[16].IMUX_CE_OPTINV[3]</td></tr>

<tr><td>TIEEMAC1UNICASTADDR[9]</td><td>in</td><td>~CELL_W[16].IMUX_CE_OPTINV[2]</td></tr>

<tr><td>TIEEMAC1UNICASTADDR[10]</td><td>in</td><td>~CELL_W[16].IMUX_CE_OPTINV[1]</td></tr>

<tr><td>TIEEMAC1UNICASTADDR[11]</td><td>in</td><td>~CELL_W[16].IMUX_CE_OPTINV[0]</td></tr>

<tr><td>TIEEMAC1UNICASTADDR[12]</td><td>in</td><td>~CELL_W[17].IMUX_SR_OPTINV[3]</td></tr>

<tr><td>TIEEMAC1UNICASTADDR[13]</td><td>in</td><td>~CELL_W[17].IMUX_SR_OPTINV[2]</td></tr>

<tr><td>TIEEMAC1UNICASTADDR[14]</td><td>in</td><td>~CELL_W[17].IMUX_SR_OPTINV[1]</td></tr>

<tr><td>TIEEMAC1UNICASTADDR[15]</td><td>in</td><td>~CELL_W[17].IMUX_SR_OPTINV[0]</td></tr>

<tr><td>TIEEMAC1UNICASTADDR[16]</td><td>in</td><td>~CELL_W[17].IMUX_CE_OPTINV[3]</td></tr>

<tr><td>TIEEMAC1UNICASTADDR[17]</td><td>in</td><td>~CELL_W[17].IMUX_CE_OPTINV[2]</td></tr>

<tr><td>TIEEMAC1UNICASTADDR[18]</td><td>in</td><td>~CELL_W[17].IMUX_CE_OPTINV[1]</td></tr>

<tr><td>TIEEMAC1UNICASTADDR[19]</td><td>in</td><td>~CELL_W[17].IMUX_CE_OPTINV[0]</td></tr>

<tr><td>TIEEMAC1UNICASTADDR[20]</td><td>in</td><td>~CELL_W[18].IMUX_SR_OPTINV[3]</td></tr>

<tr><td>TIEEMAC1UNICASTADDR[21]</td><td>in</td><td>~CELL_W[18].IMUX_SR_OPTINV[2]</td></tr>

<tr><td>TIEEMAC1UNICASTADDR[22]</td><td>in</td><td>~CELL_W[18].IMUX_SR_OPTINV[1]</td></tr>

<tr><td>TIEEMAC1UNICASTADDR[23]</td><td>in</td><td>~CELL_W[18].IMUX_SR_OPTINV[0]</td></tr>

<tr><td>TIEEMAC1UNICASTADDR[24]</td><td>in</td><td>~CELL_W[18].IMUX_CE_OPTINV[3]</td></tr>

<tr><td>TIEEMAC1UNICASTADDR[25]</td><td>in</td><td>~CELL_W[18].IMUX_CE_OPTINV[2]</td></tr>

<tr><td>TIEEMAC1UNICASTADDR[26]</td><td>in</td><td>~CELL_W[18].IMUX_CE_OPTINV[1]</td></tr>

<tr><td>TIEEMAC1UNICASTADDR[27]</td><td>in</td><td>~CELL_W[18].IMUX_CE_OPTINV[0]</td></tr>

<tr><td>TIEEMAC1UNICASTADDR[28]</td><td>in</td><td>~CELL_W[19].IMUX_SR_OPTINV[3]</td></tr>

<tr><td>TIEEMAC1UNICASTADDR[29]</td><td>in</td><td>~CELL_W[19].IMUX_SR_OPTINV[2]</td></tr>

<tr><td>TIEEMAC1UNICASTADDR[30]</td><td>in</td><td>~CELL_W[19].IMUX_SR_OPTINV[1]</td></tr>

<tr><td>TIEEMAC1UNICASTADDR[31]</td><td>in</td><td>~CELL_W[19].IMUX_SR_OPTINV[0]</td></tr>

<tr><td>TIEEMAC1UNICASTADDR[32]</td><td>in</td><td>~CELL_W[19].IMUX_CE_OPTINV[3]</td></tr>

<tr><td>TIEEMAC1UNICASTADDR[33]</td><td>in</td><td>~CELL_W[19].IMUX_CE_OPTINV[2]</td></tr>

<tr><td>TIEEMAC1UNICASTADDR[34]</td><td>in</td><td>~CELL_W[19].IMUX_CE_OPTINV[1]</td></tr>

<tr><td>TIEEMAC1UNICASTADDR[35]</td><td>in</td><td>~CELL_W[19].IMUX_CE_OPTINV[0]</td></tr>

<tr><td>TIEEMAC1UNICASTADDR[36]</td><td>in</td><td>~CELL_W[20].IMUX_SR_OPTINV[3]</td></tr>

<tr><td>TIEEMAC1UNICASTADDR[37]</td><td>in</td><td>~CELL_W[20].IMUX_SR_OPTINV[2]</td></tr>

<tr><td>TIEEMAC1UNICASTADDR[38]</td><td>in</td><td>~CELL_W[20].IMUX_SR_OPTINV[1]</td></tr>

<tr><td>TIEEMAC1UNICASTADDR[39]</td><td>in</td><td>~CELL_W[20].IMUX_SR_OPTINV[0]</td></tr>

<tr><td>TIEEMAC1UNICASTADDR[40]</td><td>in</td><td>~CELL_W[20].IMUX_CE_OPTINV[3]</td></tr>

<tr><td>TIEEMAC1UNICASTADDR[41]</td><td>in</td><td>~CELL_W[20].IMUX_CE_OPTINV[2]</td></tr>

<tr><td>TIEEMAC1UNICASTADDR[42]</td><td>in</td><td>~CELL_W[20].IMUX_CE_OPTINV[1]</td></tr>

<tr><td>TIEEMAC1UNICASTADDR[43]</td><td>in</td><td>~CELL_W[20].IMUX_CE_OPTINV[0]</td></tr>

<tr><td>TIEEMAC1UNICASTADDR[44]</td><td>in</td><td>~CELL_W[21].IMUX_SR_OPTINV[3]</td></tr>

<tr><td>TIEEMAC1UNICASTADDR[45]</td><td>in</td><td>~CELL_W[21].IMUX_SR_OPTINV[2]</td></tr>

<tr><td>TIEEMAC1UNICASTADDR[46]</td><td>in</td><td>~CELL_W[21].IMUX_SR_OPTINV[1]</td></tr>

<tr><td>TIEEMAC1UNICASTADDR[47]</td><td>in</td><td>~CELL_W[21].IMUX_SR_OPTINV[0]</td></tr>

<tr><td>TSTSIEMACI[0]</td><td>in</td><td>CELL_W[18].IMUX_IMUX[13]</td></tr>

<tr><td>TSTSIEMACI[1]</td><td>in</td><td>CELL_W[18].IMUX_IMUX[14]</td></tr>

<tr><td>TSTSIEMACI[2]</td><td>in</td><td>CELL_W[19].IMUX_IMUX[13]</td></tr>

<tr><td>TSTSIEMACI[3]</td><td>in</td><td>CELL_W[19].IMUX_IMUX[14]</td></tr>

<tr><td>TSTSIEMACI[4]</td><td>in</td><td>CELL_W[21].IMUX_IMUX[14]</td></tr>

<tr><td>TSTSIEMACI[5]</td><td>in</td><td>CELL_W[23].IMUX_IMUX[15]</td></tr>

<tr><td>TSTSIEMACI[6]</td><td>in</td><td>CELL_W[10].IMUX_IMUX[10]</td></tr>

<tr><td>DCRHOSTDONEIR</td><td>out</td><td>CELL_W[23].OUT_BEST_TMIN[7]</td></tr>

<tr><td>HOSTMIIMRDY</td><td>out</td><td>CELL_W[2].OUT_BEST_TMIN[6]</td></tr>

<tr><td>HOSTRDDATA[0]</td><td>out</td><td>CELL_W[6].OUT_BEST_TMIN[0]</td></tr>

<tr><td>HOSTRDDATA[1]</td><td>out</td><td>CELL_W[6].OUT_BEST_TMIN[1]</td></tr>

<tr><td>HOSTRDDATA[2]</td><td>out</td><td>CELL_W[6].OUT_BEST_TMIN[2]</td></tr>

<tr><td>HOSTRDDATA[3]</td><td>out</td><td>CELL_W[6].OUT_BEST_TMIN[7]</td></tr>

<tr><td>HOSTRDDATA[4]</td><td>out</td><td>CELL_W[6].OUT_SEC_TMIN[0]</td></tr>

<tr><td>HOSTRDDATA[5]</td><td>out</td><td>CELL_W[6].OUT_SEC_TMIN[1]</td></tr>

<tr><td>HOSTRDDATA[6]</td><td>out</td><td>CELL_W[6].OUT_SEC_TMIN[2]</td></tr>

<tr><td>HOSTRDDATA[7]</td><td>out</td><td>CELL_W[6].OUT_SEC_TMIN[3]</td></tr>

<tr><td>HOSTRDDATA[8]</td><td>out</td><td>CELL_W[7].OUT_BEST_TMIN[0]</td></tr>

<tr><td>HOSTRDDATA[9]</td><td>out</td><td>CELL_W[7].OUT_BEST_TMIN[1]</td></tr>

<tr><td>HOSTRDDATA[10]</td><td>out</td><td>CELL_W[7].OUT_BEST_TMIN[2]</td></tr>

<tr><td>HOSTRDDATA[11]</td><td>out</td><td>CELL_W[7].OUT_BEST_TMIN[3]</td></tr>

<tr><td>HOSTRDDATA[12]</td><td>out</td><td>CELL_W[7].OUT_SEC_TMIN[0]</td></tr>

<tr><td>HOSTRDDATA[13]</td><td>out</td><td>CELL_W[7].OUT_SEC_TMIN[1]</td></tr>

<tr><td>HOSTRDDATA[14]</td><td>out</td><td>CELL_W[7].OUT_SEC_TMIN[2]</td></tr>

<tr><td>HOSTRDDATA[15]</td><td>out</td><td>CELL_W[7].OUT_SEC_TMIN[3]</td></tr>

<tr><td>HOSTRDDATA[16]</td><td>out</td><td>CELL_W[16].OUT_BEST_TMIN[0]</td></tr>

<tr><td>HOSTRDDATA[17]</td><td>out</td><td>CELL_W[16].OUT_BEST_TMIN[1]</td></tr>

<tr><td>HOSTRDDATA[18]</td><td>out</td><td>CELL_W[16].OUT_BEST_TMIN[2]</td></tr>

<tr><td>HOSTRDDATA[19]</td><td>out</td><td>CELL_W[16].OUT_BEST_TMIN[3]</td></tr>

<tr><td>HOSTRDDATA[20]</td><td>out</td><td>CELL_W[16].OUT_SEC_TMIN[0]</td></tr>

<tr><td>HOSTRDDATA[21]</td><td>out</td><td>CELL_W[16].OUT_SEC_TMIN[1]</td></tr>

<tr><td>HOSTRDDATA[22]</td><td>out</td><td>CELL_W[16].OUT_SEC_TMIN[2]</td></tr>

<tr><td>HOSTRDDATA[23]</td><td>out</td><td>CELL_W[16].OUT_SEC_TMIN[3]</td></tr>

<tr><td>HOSTRDDATA[24]</td><td>out</td><td>CELL_W[17].OUT_BEST_TMIN[0]</td></tr>

<tr><td>HOSTRDDATA[25]</td><td>out</td><td>CELL_W[17].OUT_BEST_TMIN[1]</td></tr>

<tr><td>HOSTRDDATA[26]</td><td>out</td><td>CELL_W[17].OUT_BEST_TMIN[2]</td></tr>

<tr><td>HOSTRDDATA[27]</td><td>out</td><td>CELL_W[17].OUT_BEST_TMIN[3]</td></tr>

<tr><td>HOSTRDDATA[28]</td><td>out</td><td>CELL_W[17].OUT_SEC_TMIN[0]</td></tr>

<tr><td>HOSTRDDATA[29]</td><td>out</td><td>CELL_W[17].OUT_SEC_TMIN[1]</td></tr>

<tr><td>HOSTRDDATA[30]</td><td>out</td><td>CELL_W[17].OUT_SEC_TMIN[2]</td></tr>

<tr><td>HOSTRDDATA[31]</td><td>out</td><td>CELL_W[17].OUT_SEC_TMIN[3]</td></tr>

<tr><td>EMAC0CLIENTANINTERRUPT</td><td>out</td><td>CELL_W[8].OUT_SEC_TMIN[4]</td></tr>

<tr><td>EMAC0CLIENTRXBADFRAME</td><td>out</td><td>CELL_W[3].OUT_BEST_TMIN[7]</td></tr>

<tr><td>EMAC0CLIENTRXCLIENTCLKOUT</td><td>out</td><td>CELL_W[3].OUT_BEST_TMIN[4]</td></tr>

<tr><td>EMAC0CLIENTRXD[0]</td><td>out</td><td>CELL_W[4].OUT_BEST_TMIN[0]</td></tr>

<tr><td>EMAC0CLIENTRXD[1]</td><td>out</td><td>CELL_W[4].OUT_BEST_TMIN[1]</td></tr>

<tr><td>EMAC0CLIENTRXD[2]</td><td>out</td><td>CELL_W[4].OUT_BEST_TMIN[2]</td></tr>

<tr><td>EMAC0CLIENTRXD[3]</td><td>out</td><td>CELL_W[4].OUT_BEST_TMIN[3]</td></tr>

<tr><td>EMAC0CLIENTRXD[4]</td><td>out</td><td>CELL_W[5].OUT_BEST_TMIN[4]</td></tr>

<tr><td>EMAC0CLIENTRXD[5]</td><td>out</td><td>CELL_W[5].OUT_BEST_TMIN[5]</td></tr>

<tr><td>EMAC0CLIENTRXD[6]</td><td>out</td><td>CELL_W[5].OUT_BEST_TMIN[6]</td></tr>

<tr><td>EMAC0CLIENTRXD[7]</td><td>out</td><td>CELL_W[5].OUT_BEST_TMIN[7]</td></tr>

<tr><td>EMAC0CLIENTRXD[8]</td><td>out</td><td>CELL_W[6].OUT_BEST_TMIN[3]</td></tr>

<tr><td>EMAC0CLIENTRXD[9]</td><td>out</td><td>CELL_W[6].OUT_BEST_TMIN[4]</td></tr>

<tr><td>EMAC0CLIENTRXD[10]</td><td>out</td><td>CELL_W[6].OUT_BEST_TMIN[5]</td></tr>

<tr><td>EMAC0CLIENTRXD[11]</td><td>out</td><td>CELL_W[6].OUT_BEST_TMIN[6]</td></tr>

<tr><td>EMAC0CLIENTRXD[12]</td><td>out</td><td>CELL_W[7].OUT_BEST_TMIN[4]</td></tr>

<tr><td>EMAC0CLIENTRXD[13]</td><td>out</td><td>CELL_W[7].OUT_BEST_TMIN[5]</td></tr>

<tr><td>EMAC0CLIENTRXD[14]</td><td>out</td><td>CELL_W[7].OUT_BEST_TMIN[6]</td></tr>

<tr><td>EMAC0CLIENTRXD[15]</td><td>out</td><td>CELL_W[7].OUT_BEST_TMIN[7]</td></tr>

<tr><td>EMAC0CLIENTRXDVLD</td><td>out</td><td>CELL_W[1].OUT_BEST_TMIN[6]</td></tr>

<tr><td>EMAC0CLIENTRXDVLDMSW</td><td>out</td><td>CELL_W[1].OUT_BEST_TMIN[5]</td></tr>

<tr><td>EMAC0CLIENTRXDVREG6</td><td>out</td><td>CELL_W[5].OUT_SEC_TMIN[4]</td></tr>

<tr><td>EMAC0CLIENTRXFRAMEDROP</td><td>out</td><td>CELL_W[3].OUT_BEST_TMIN[5]</td></tr>

<tr><td>EMAC0CLIENTRXGOODFRAME</td><td>out</td><td>CELL_W[3].OUT_BEST_TMIN[6]</td></tr>

<tr><td>EMAC0CLIENTRXSTATS[0]</td><td>out</td><td>CELL_W[1].OUT_SEC_TMIN[0]</td></tr>

<tr><td>EMAC0CLIENTRXSTATS[1]</td><td>out</td><td>CELL_W[1].OUT_SEC_TMIN[1]</td></tr>

<tr><td>EMAC0CLIENTRXSTATS[2]</td><td>out</td><td>CELL_W[1].OUT_SEC_TMIN[2]</td></tr>

<tr><td>EMAC0CLIENTRXSTATS[3]</td><td>out</td><td>CELL_W[2].OUT_BEST_TMIN[1]</td></tr>

<tr><td>EMAC0CLIENTRXSTATS[4]</td><td>out</td><td>CELL_W[4].OUT_BEST_TMIN[6]</td></tr>

<tr><td>EMAC0CLIENTRXSTATS[5]</td><td>out</td><td>CELL_W[4].OUT_BEST_TMIN[7]</td></tr>

<tr><td>EMAC0CLIENTRXSTATS[6]</td><td>out</td><td>CELL_W[4].OUT_BEST_TMIN[5]</td></tr>

<tr><td>EMAC0CLIENTRXSTATSBYTEVLD</td><td>out</td><td>CELL_W[2].OUT_BEST_TMIN[5]</td></tr>

<tr><td>EMAC0CLIENTRXSTATSVLD</td><td>out</td><td>CELL_W[1].OUT_BEST_TMIN[7]</td></tr>

<tr><td>EMAC0CLIENTTXACK</td><td>out</td><td>CELL_W[2].OUT_BEST_TMIN[2]</td></tr>

<tr><td>EMAC0CLIENTTXCLIENTCLKOUT</td><td>out</td><td>CELL_W[2].OUT_BEST_TMIN[0]</td></tr>

<tr><td>EMAC0CLIENTTXCOLLISION</td><td>out</td><td>CELL_W[2].OUT_BEST_TMIN[3]</td></tr>

<tr><td>EMAC0CLIENTTXGMIIMIICLKOUT</td><td>out</td><td>CELL_W[3].OUT_BEST_TMIN[2]</td></tr>

<tr><td>EMAC0CLIENTTXRETRANSMIT</td><td>out</td><td>CELL_W[2].OUT_BEST_TMIN[4]</td></tr>

<tr><td>EMAC0CLIENTTXSTATS</td><td>out</td><td>CELL_W[4].OUT_BEST_TMIN[4]</td></tr>

<tr><td>EMAC0CLIENTTXSTATSBYTEVLD</td><td>out</td><td>CELL_W[0].OUT_SEC_TMIN[0]</td></tr>

<tr><td>EMAC0CLIENTTXSTATSVLD</td><td>out</td><td>CELL_W[0].OUT_BEST_TMIN[7]</td></tr>

<tr><td>EMAC0PHYENCOMMAALIGN</td><td>out</td><td>CELL_W[9].OUT_SEC_TMIN[4]</td></tr>

<tr><td>EMAC0PHYLOOPBACKMSB</td><td>out</td><td>CELL_W[3].OUT_BEST_TMIN[3]</td></tr>

<tr><td>EMAC0PHYMCLKOUT</td><td>out</td><td>CELL_W[5].OUT_BEST_TMIN[1]</td></tr>

<tr><td>EMAC0PHYMDOUT</td><td>out</td><td>CELL_W[5].OUT_BEST_TMIN[3]</td></tr>

<tr><td>EMAC0PHYMDTRI</td><td>out</td><td>CELL_W[5].OUT_BEST_TMIN[2]</td></tr>

<tr><td>EMAC0PHYMGTRXRESET</td><td>out</td><td>CELL_W[0].OUT_SEC_TMIN[4]</td></tr>

<tr><td>EMAC0PHYMGTTXRESET</td><td>out</td><td>CELL_W[1].OUT_SEC_TMIN[3]</td></tr>

<tr><td>EMAC0PHYPOWERDOWN</td><td>out</td><td>CELL_W[10].OUT_SEC_TMIN[4]</td></tr>

<tr><td>EMAC0PHYSYNCACQSTATUS</td><td>out</td><td>CELL_W[5].OUT_BEST_TMIN[0]</td></tr>

<tr><td>EMAC0PHYTXCHARDISPMODE</td><td>out</td><td>CELL_W[3].OUT_BEST_TMIN[0]</td></tr>

<tr><td>EMAC0PHYTXCHARDISPVAL</td><td>out</td><td>CELL_W[3].OUT_BEST_TMIN[1]</td></tr>

<tr><td>EMAC0PHYTXCHARISK</td><td>out</td><td>CELL_W[1].OUT_BEST_TMIN[4]</td></tr>

<tr><td>EMAC0PHYTXCLK</td><td>out</td><td>CELL_W[0].OUT_BEST_TMIN[4]</td></tr>

<tr><td>EMAC0PHYTXD[0]</td><td>out</td><td>CELL_W[0].OUT_BEST_TMIN[0]</td></tr>

<tr><td>EMAC0PHYTXD[1]</td><td>out</td><td>CELL_W[0].OUT_BEST_TMIN[1]</td></tr>

<tr><td>EMAC0PHYTXD[2]</td><td>out</td><td>CELL_W[0].OUT_BEST_TMIN[2]</td></tr>

<tr><td>EMAC0PHYTXD[3]</td><td>out</td><td>CELL_W[0].OUT_BEST_TMIN[3]</td></tr>

<tr><td>EMAC0PHYTXD[4]</td><td>out</td><td>CELL_W[1].OUT_BEST_TMIN[0]</td></tr>

<tr><td>EMAC0PHYTXD[5]</td><td>out</td><td>CELL_W[1].OUT_BEST_TMIN[1]</td></tr>

<tr><td>EMAC0PHYTXD[6]</td><td>out</td><td>CELL_W[1].OUT_BEST_TMIN[2]</td></tr>

<tr><td>EMAC0PHYTXD[7]</td><td>out</td><td>CELL_W[1].OUT_BEST_TMIN[3]</td></tr>

<tr><td>EMAC0PHYTXEN</td><td>out</td><td>CELL_W[0].OUT_BEST_TMIN[5]</td></tr>

<tr><td>EMAC0PHYTXER</td><td>out</td><td>CELL_W[0].OUT_BEST_TMIN[6]</td></tr>

<tr><td>EMAC1CLIENTANINTERRUPT</td><td>out</td><td>CELL_W[14].OUT_SEC_TMIN[4]</td></tr>

<tr><td>EMAC1CLIENTRXBADFRAME</td><td>out</td><td>CELL_W[20].OUT_BEST_TMIN[7]</td></tr>

<tr><td>EMAC1CLIENTRXCLIENTCLKOUT</td><td>out</td><td>CELL_W[20].OUT_BEST_TMIN[4]</td></tr>

<tr><td>EMAC1CLIENTRXD[0]</td><td>out</td><td>CELL_W[19].OUT_BEST_TMIN[0]</td></tr>

<tr><td>EMAC1CLIENTRXD[1]</td><td>out</td><td>CELL_W[19].OUT_BEST_TMIN[1]</td></tr>

<tr><td>EMAC1CLIENTRXD[2]</td><td>out</td><td>CELL_W[19].OUT_BEST_TMIN[2]</td></tr>

<tr><td>EMAC1CLIENTRXD[3]</td><td>out</td><td>CELL_W[19].OUT_BEST_TMIN[3]</td></tr>

<tr><td>EMAC1CLIENTRXD[4]</td><td>out</td><td>CELL_W[18].OUT_BEST_TMIN[4]</td></tr>

<tr><td>EMAC1CLIENTRXD[5]</td><td>out</td><td>CELL_W[18].OUT_BEST_TMIN[5]</td></tr>

<tr><td>EMAC1CLIENTRXD[6]</td><td>out</td><td>CELL_W[18].OUT_BEST_TMIN[6]</td></tr>

<tr><td>EMAC1CLIENTRXD[7]</td><td>out</td><td>CELL_W[18].OUT_BEST_TMIN[7]</td></tr>

<tr><td>EMAC1CLIENTRXD[8]</td><td>out</td><td>CELL_W[17].OUT_BEST_TMIN[4]</td></tr>

<tr><td>EMAC1CLIENTRXD[9]</td><td>out</td><td>CELL_W[17].OUT_BEST_TMIN[5]</td></tr>

<tr><td>EMAC1CLIENTRXD[10]</td><td>out</td><td>CELL_W[17].OUT_BEST_TMIN[6]</td></tr>

<tr><td>EMAC1CLIENTRXD[11]</td><td>out</td><td>CELL_W[17].OUT_BEST_TMIN[7]</td></tr>

<tr><td>EMAC1CLIENTRXD[12]</td><td>out</td><td>CELL_W[16].OUT_BEST_TMIN[4]</td></tr>

<tr><td>EMAC1CLIENTRXD[13]</td><td>out</td><td>CELL_W[16].OUT_BEST_TMIN[5]</td></tr>

<tr><td>EMAC1CLIENTRXD[14]</td><td>out</td><td>CELL_W[16].OUT_BEST_TMIN[6]</td></tr>

<tr><td>EMAC1CLIENTRXD[15]</td><td>out</td><td>CELL_W[16].OUT_BEST_TMIN[7]</td></tr>

<tr><td>EMAC1CLIENTRXDVLD</td><td>out</td><td>CELL_W[22].OUT_BEST_TMIN[6]</td></tr>

<tr><td>EMAC1CLIENTRXDVLDMSW</td><td>out</td><td>CELL_W[22].OUT_BEST_TMIN[5]</td></tr>

<tr><td>EMAC1CLIENTRXDVREG6</td><td>out</td><td>CELL_W[18].OUT_SEC_TMIN[4]</td></tr>

<tr><td>EMAC1CLIENTRXFRAMEDROP</td><td>out</td><td>CELL_W[20].OUT_BEST_TMIN[5]</td></tr>

<tr><td>EMAC1CLIENTRXGOODFRAME</td><td>out</td><td>CELL_W[20].OUT_BEST_TMIN[6]</td></tr>

<tr><td>EMAC1CLIENTRXSTATS[0]</td><td>out</td><td>CELL_W[22].OUT_SEC_TMIN[0]</td></tr>

<tr><td>EMAC1CLIENTRXSTATS[1]</td><td>out</td><td>CELL_W[22].OUT_SEC_TMIN[1]</td></tr>

<tr><td>EMAC1CLIENTRXSTATS[2]</td><td>out</td><td>CELL_W[22].OUT_SEC_TMIN[2]</td></tr>

<tr><td>EMAC1CLIENTRXSTATS[3]</td><td>out</td><td>CELL_W[22].OUT_SEC_TMIN[3]</td></tr>

<tr><td>EMAC1CLIENTRXSTATS[4]</td><td>out</td><td>CELL_W[19].OUT_BEST_TMIN[6]</td></tr>

<tr><td>EMAC1CLIENTRXSTATS[5]</td><td>out</td><td>CELL_W[19].OUT_BEST_TMIN[7]</td></tr>

<tr><td>EMAC1CLIENTRXSTATS[6]</td><td>out</td><td>CELL_W[19].OUT_BEST_TMIN[5]</td></tr>

<tr><td>EMAC1CLIENTRXSTATSBYTEVLD</td><td>out</td><td>CELL_W[21].OUT_BEST_TMIN[6]</td></tr>

<tr><td>EMAC1CLIENTRXSTATSVLD</td><td>out</td><td>CELL_W[22].OUT_BEST_TMIN[7]</td></tr>

<tr><td>EMAC1CLIENTTXACK</td><td>out</td><td>CELL_W[21].OUT_BEST_TMIN[2]</td></tr>

<tr><td>EMAC1CLIENTTXCLIENTCLKOUT</td><td>out</td><td>CELL_W[21].OUT_BEST_TMIN[1]</td></tr>

<tr><td>EMAC1CLIENTTXCOLLISION</td><td>out</td><td>CELL_W[21].OUT_BEST_TMIN[3]</td></tr>

<tr><td>EMAC1CLIENTTXGMIIMIICLKOUT</td><td>out</td><td>CELL_W[20].OUT_BEST_TMIN[2]</td></tr>

<tr><td>EMAC1CLIENTTXRETRANSMIT</td><td>out</td><td>CELL_W[21].OUT_BEST_TMIN[4]</td></tr>

<tr><td>EMAC1CLIENTTXSTATS</td><td>out</td><td>CELL_W[19].OUT_BEST_TMIN[4]</td></tr>

<tr><td>EMAC1CLIENTTXSTATSBYTEVLD</td><td>out</td><td>CELL_W[21].OUT_BEST_TMIN[5]</td></tr>

<tr><td>EMAC1CLIENTTXSTATSVLD</td><td>out</td><td>CELL_W[21].OUT_BEST_TMIN[7]</td></tr>

<tr><td>EMAC1PHYENCOMMAALIGN</td><td>out</td><td>CELL_W[15].OUT_SEC_TMIN[4]</td></tr>

<tr><td>EMAC1PHYLOOPBACKMSB</td><td>out</td><td>CELL_W[20].OUT_BEST_TMIN[3]</td></tr>

<tr><td>EMAC1PHYMCLKOUT</td><td>out</td><td>CELL_W[18].OUT_BEST_TMIN[1]</td></tr>

<tr><td>EMAC1PHYMDOUT</td><td>out</td><td>CELL_W[18].OUT_BEST_TMIN[3]</td></tr>

<tr><td>EMAC1PHYMDTRI</td><td>out</td><td>CELL_W[18].OUT_BEST_TMIN[2]</td></tr>

<tr><td>EMAC1PHYMGTRXRESET</td><td>out</td><td>CELL_W[21].OUT_BEST_TMIN[0]</td></tr>

<tr><td>EMAC1PHYMGTTXRESET</td><td>out</td><td>CELL_W[23].OUT_SEC_TMIN[4]</td></tr>

<tr><td>EMAC1PHYPOWERDOWN</td><td>out</td><td>CELL_W[19].OUT_SEC_TMIN[4]</td></tr>

<tr><td>EMAC1PHYSYNCACQSTATUS</td><td>out</td><td>CELL_W[18].OUT_BEST_TMIN[0]</td></tr>

<tr><td>EMAC1PHYTXCHARDISPMODE</td><td>out</td><td>CELL_W[20].OUT_BEST_TMIN[0]</td></tr>

<tr><td>EMAC1PHYTXCHARDISPVAL</td><td>out</td><td>CELL_W[20].OUT_BEST_TMIN[1]</td></tr>

<tr><td>EMAC1PHYTXCHARISK</td><td>out</td><td>CELL_W[22].OUT_BEST_TMIN[4]</td></tr>

<tr><td>EMAC1PHYTXCLK</td><td>out</td><td>CELL_W[23].OUT_BEST_TMIN[4]</td></tr>

<tr><td>EMAC1PHYTXD[0]</td><td>out</td><td>CELL_W[23].OUT_BEST_TMIN[0]</td></tr>

<tr><td>EMAC1PHYTXD[1]</td><td>out</td><td>CELL_W[23].OUT_BEST_TMIN[1]</td></tr>

<tr><td>EMAC1PHYTXD[2]</td><td>out</td><td>CELL_W[23].OUT_BEST_TMIN[2]</td></tr>

<tr><td>EMAC1PHYTXD[3]</td><td>out</td><td>CELL_W[23].OUT_BEST_TMIN[3]</td></tr>

<tr><td>EMAC1PHYTXD[4]</td><td>out</td><td>CELL_W[22].OUT_BEST_TMIN[0]</td></tr>

<tr><td>EMAC1PHYTXD[5]</td><td>out</td><td>CELL_W[22].OUT_BEST_TMIN[1]</td></tr>

<tr><td>EMAC1PHYTXD[6]</td><td>out</td><td>CELL_W[22].OUT_BEST_TMIN[2]</td></tr>

<tr><td>EMAC1PHYTXD[7]</td><td>out</td><td>CELL_W[22].OUT_BEST_TMIN[3]</td></tr>

<tr><td>EMAC1PHYTXEN</td><td>out</td><td>CELL_W[23].OUT_BEST_TMIN[5]</td></tr>

<tr><td>EMAC1PHYTXER</td><td>out</td><td>CELL_W[23].OUT_BEST_TMIN[6]</td></tr>

<tr><td>TSTSOEMACO[0]</td><td>out</td><td>CELL_W[4].OUT_HALF0_BEL[0], CELL_W[4].OUT_HALF1_BEL[0]</td></tr>

<tr><td>TSTSOEMACO[1]</td><td>out</td><td>CELL_W[4].OUT_HALF0_BEL[1], CELL_W[4].OUT_HALF1_BEL[1]</td></tr>

<tr><td>TSTSOEMACO[2]</td><td>out</td><td>CELL_W[4].OUT_HALF0_BEL[2], CELL_W[4].OUT_HALF1_BEL[2]</td></tr>

<tr><td>TSTSOEMACO[3]</td><td>out</td><td>CELL_W[4].OUT_HALF0_BEL[3], CELL_W[4].OUT_HALF1_BEL[3]</td></tr>

<tr><td>TSTSOEMACO[4]</td><td>out</td><td>CELL_E[13].OUT_HALF0_BEL[0], CELL_E[13].OUT_HALF1_BEL[0]</td></tr>

<tr><td>TSTSOEMACO[5]</td><td>out</td><td>CELL_E[13].OUT_HALF0_BEL[1], CELL_E[13].OUT_HALF1_BEL[1]</td></tr>

<tr><td>TSTSOEMACO[6]</td><td>out</td><td>CELL_E[13].OUT_HALF0_BEL[2], CELL_E[13].OUT_HALF1_BEL[2]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-wires"><a class="header" href="#bel-wires">Bel wires</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex4 PPC bel wires</caption>
<thead>
<tr><th>Wire</th><th>Pins</th></tr>

</thead>

<tbody>
<tr><td>CELL_W[0].IMUX_SR_OPTINV[0]</td><td>EMAC.TIEEMAC0CONFIGVEC[8]</td></tr>

<tr><td>CELL_W[0].IMUX_SR_OPTINV[1]</td><td>EMAC.TIEEMAC0CONFIGVEC[9]</td></tr>

<tr><td>CELL_W[0].IMUX_SR_OPTINV[2]</td><td>EMAC.TIEEMAC0CONFIGVEC[10]</td></tr>

<tr><td>CELL_W[0].IMUX_SR_OPTINV[3]</td><td>EMAC.TIEEMAC0CONFIGVEC[11]</td></tr>

<tr><td>CELL_W[0].IMUX_CE_OPTINV[0]</td><td>EMAC.TIEEMAC0CONFIGVEC[4]</td></tr>

<tr><td>CELL_W[0].IMUX_CE_OPTINV[1]</td><td>EMAC.TIEEMAC0CONFIGVEC[5]</td></tr>

<tr><td>CELL_W[0].IMUX_CE_OPTINV[2]</td><td>EMAC.TIEEMAC0CONFIGVEC[6]</td></tr>

<tr><td>CELL_W[0].IMUX_CE_OPTINV[3]</td><td>EMAC.TIEEMAC0CONFIGVEC[7]</td></tr>

<tr><td>CELL_W[0].IMUX_IMUX[0]</td><td>EMAC.PHYEMAC0RXD[0]</td></tr>

<tr><td>CELL_W[0].IMUX_IMUX[1]</td><td>EMAC.PHYEMAC0RXD[1]</td></tr>

<tr><td>CELL_W[0].IMUX_IMUX[2]</td><td>EMAC.PHYEMAC0RXD[2]</td></tr>

<tr><td>CELL_W[0].IMUX_IMUX[3]</td><td>EMAC.PHYEMAC0RXD[3]</td></tr>

<tr><td>CELL_W[0].IMUX_IMUX[4]</td><td>EMAC.PHYEMAC0CRS</td></tr>

<tr><td>CELL_W[0].IMUX_IMUX[5]</td><td>EMAC.PHYEMAC0COL</td></tr>

<tr><td>CELL_W[0].IMUX_IMUX[6]</td><td>EMAC.PHYEMAC0PHYAD[2]</td></tr>

<tr><td>CELL_W[0].IMUX_IMUX[7]</td><td>EMAC.PHYEMAC0PHYAD[3]</td></tr>

<tr><td>CELL_W[0].IMUX_IMUX[8]</td><td>EMAC.PHYEMAC0PHYAD[4]</td></tr>

<tr><td>CELL_W[0].IMUX_IMUX[9]</td><td>EMAC.TIEEMAC0UNICASTADDR[45]</td></tr>

<tr><td>CELL_W[0].IMUX_IMUX[10]</td><td>EMAC.TIEEMAC0UNICASTADDR[46]</td></tr>

<tr><td>CELL_W[0].IMUX_IMUX[11]</td><td>EMAC.TIEEMAC0UNICASTADDR[47]</td></tr>

<tr><td>CELL_W[0].IMUX_IMUX[12]</td><td>EMAC.TIEEMAC0CONFIGVEC[0]</td></tr>

<tr><td>CELL_W[0].IMUX_IMUX[13]</td><td>EMAC.TIEEMAC0CONFIGVEC[1]</td></tr>

<tr><td>CELL_W[0].IMUX_IMUX[14]</td><td>EMAC.TIEEMAC0CONFIGVEC[2]</td></tr>

<tr><td>CELL_W[0].IMUX_IMUX[15]</td><td>EMAC.TIEEMAC0CONFIGVEC[3]</td></tr>

<tr><td>CELL_W[0].IMUX_IMUX[16]</td><td>PPC.TSTISOCMC405READDATAOUTI[28]</td></tr>

<tr><td>CELL_W[0].IMUX_IMUX[17]</td><td>PPC.TSTISOCMC405READDATAOUTI[29]</td></tr>

<tr><td>CELL_W[0].IMUX_IMUX[18]</td><td>PPC.TSTISOCMC405READDATAOUTI[30]</td></tr>

<tr><td>CELL_W[0].IMUX_IMUX[19]</td><td>PPC.TSTISOCMC405READDATAOUTI[31]</td></tr>

<tr><td>CELL_W[0].OUT_BEST_TMIN[0]</td><td>EMAC.EMAC0PHYTXD[0]</td></tr>

<tr><td>CELL_W[0].OUT_BEST_TMIN[1]</td><td>EMAC.EMAC0PHYTXD[1]</td></tr>

<tr><td>CELL_W[0].OUT_BEST_TMIN[2]</td><td>EMAC.EMAC0PHYTXD[2]</td></tr>

<tr><td>CELL_W[0].OUT_BEST_TMIN[3]</td><td>EMAC.EMAC0PHYTXD[3]</td></tr>

<tr><td>CELL_W[0].OUT_BEST_TMIN[4]</td><td>EMAC.EMAC0PHYTXCLK</td></tr>

<tr><td>CELL_W[0].OUT_BEST_TMIN[5]</td><td>EMAC.EMAC0PHYTXEN</td></tr>

<tr><td>CELL_W[0].OUT_BEST_TMIN[6]</td><td>EMAC.EMAC0PHYTXER</td></tr>

<tr><td>CELL_W[0].OUT_BEST_TMIN[7]</td><td>EMAC.EMAC0CLIENTTXSTATSVLD</td></tr>

<tr><td>CELL_W[0].OUT_SEC_TMIN[0]</td><td>EMAC.EMAC0CLIENTTXSTATSBYTEVLD</td></tr>

<tr><td>CELL_W[0].OUT_SEC_TMIN[1]</td><td>PPC.ISOCMDCRBRAMEVENEN</td></tr>

<tr><td>CELL_W[0].OUT_SEC_TMIN[2]</td><td>PPC.ISOCMDCRBRAMODDEN</td></tr>

<tr><td>CELL_W[0].OUT_SEC_TMIN[3]</td><td>PPC.ISOCMDCRBRAMRDSELECT</td></tr>

<tr><td>CELL_W[0].OUT_SEC_TMIN[4]</td><td>EMAC.EMAC0PHYMGTRXRESET</td></tr>

<tr><td>CELL_W[0].OUT_HALF0_BEL[0]</td><td>PPC.LSSDSCANOUT[0]</td></tr>

<tr><td>CELL_W[0].OUT_HALF0_BEL[1]</td><td>PPC.LSSDSCANOUT[1]</td></tr>

<tr><td>CELL_W[0].OUT_HALF0_BEL[2]</td><td>PPC.LSSDSCANOUT[2]</td></tr>

<tr><td>CELL_W[0].OUT_HALF0_BEL[3]</td><td>PPC.LSSDSCANOUT[3]</td></tr>

<tr><td>CELL_W[0].OUT_HALF0_BEL[4]</td><td>PPC.LSSDSCANOUT[4]</td></tr>

<tr><td>CELL_W[0].OUT_HALF0_BEL[5]</td><td>PPC.LSSDSCANOUT[5]</td></tr>

<tr><td>CELL_W[0].OUT_HALF1_BEL[0]</td><td>PPC.LSSDSCANOUT[0]</td></tr>

<tr><td>CELL_W[0].OUT_HALF1_BEL[1]</td><td>PPC.LSSDSCANOUT[1]</td></tr>

<tr><td>CELL_W[0].OUT_HALF1_BEL[2]</td><td>PPC.LSSDSCANOUT[2]</td></tr>

<tr><td>CELL_W[0].OUT_HALF1_BEL[3]</td><td>PPC.LSSDSCANOUT[3]</td></tr>

<tr><td>CELL_W[0].OUT_HALF1_BEL[4]</td><td>PPC.LSSDSCANOUT[4]</td></tr>

<tr><td>CELL_W[0].OUT_HALF1_BEL[5]</td><td>PPC.LSSDSCANOUT[5]</td></tr>

<tr><td>CELL_W[1].IMUX_SR_OPTINV[0]</td><td>EMAC.TIEEMAC0UNICASTADDR[41]</td></tr>

<tr><td>CELL_W[1].IMUX_SR_OPTINV[1]</td><td>EMAC.TIEEMAC0UNICASTADDR[42]</td></tr>

<tr><td>CELL_W[1].IMUX_SR_OPTINV[2]</td><td>EMAC.TIEEMAC0UNICASTADDR[43]</td></tr>

<tr><td>CELL_W[1].IMUX_SR_OPTINV[3]</td><td>EMAC.TIEEMAC0UNICASTADDR[44]</td></tr>

<tr><td>CELL_W[1].IMUX_CE_OPTINV[0]</td><td>EMAC.TIEEMAC0UNICASTADDR[37]</td></tr>

<tr><td>CELL_W[1].IMUX_CE_OPTINV[1]</td><td>EMAC.TIEEMAC0UNICASTADDR[38]</td></tr>

<tr><td>CELL_W[1].IMUX_CE_OPTINV[2]</td><td>EMAC.TIEEMAC0UNICASTADDR[39]</td></tr>

<tr><td>CELL_W[1].IMUX_CE_OPTINV[3]</td><td>EMAC.TIEEMAC0UNICASTADDR[40]</td></tr>

<tr><td>CELL_W[1].IMUX_IMUX[0]</td><td>EMAC.PHYEMAC0RXD[4]</td></tr>

<tr><td>CELL_W[1].IMUX_IMUX[1]</td><td>EMAC.PHYEMAC0RXD[5]</td></tr>

<tr><td>CELL_W[1].IMUX_IMUX[2]</td><td>EMAC.PHYEMAC0RXD[6]</td></tr>

<tr><td>CELL_W[1].IMUX_IMUX[3]</td><td>EMAC.PHYEMAC0RXD[7]</td></tr>

<tr><td>CELL_W[1].IMUX_IMUX[4]</td><td>EMAC.PHYEMAC0RXDV</td></tr>

<tr><td>CELL_W[1].IMUX_IMUX[5]</td><td>EMAC.PHYEMAC0RXER</td></tr>

<tr><td>CELL_W[1].IMUX_IMUX[6]</td><td>EMAC.PHYEMAC0RXCOMMADET</td></tr>

<tr><td>CELL_W[1].IMUX_IMUX[7]</td><td>EMAC.PHYEMAC0RXCHECKINGCRC</td></tr>

<tr><td>CELL_W[1].IMUX_IMUX[8]</td><td>EMAC.EMAC0TIBUS[3]</td></tr>

<tr><td>CELL_W[1].IMUX_IMUX[9]</td><td>EMAC.EMAC0TIBUS[2]</td></tr>

<tr><td>CELL_W[1].IMUX_IMUX[10]</td><td>EMAC.CLIENTEMAC0TXUNDERRUN</td></tr>

<tr><td>CELL_W[1].IMUX_IMUX[11]</td><td>EMAC.CLIENTEMAC0PAUSEREQ</td></tr>

<tr><td>CELL_W[1].IMUX_IMUX[12]</td><td>EMAC.CLIENTEMAC0TXDVLD</td></tr>

<tr><td>CELL_W[1].IMUX_IMUX[13]</td><td>EMAC.CLIENTEMAC0TXDVLDMSW</td></tr>

<tr><td>CELL_W[1].IMUX_IMUX[14]</td><td>EMAC.PHYEMAC0PHYAD[0]</td></tr>

<tr><td>CELL_W[1].IMUX_IMUX[15]</td><td>EMAC.PHYEMAC0PHYAD[1]</td></tr>

<tr><td>CELL_W[1].IMUX_IMUX[16]</td><td>PPC.TSTISOCMC405READDATAOUTI[24]</td></tr>

<tr><td>CELL_W[1].IMUX_IMUX[17]</td><td>PPC.TSTISOCMC405READDATAOUTI[25]</td></tr>

<tr><td>CELL_W[1].IMUX_IMUX[18]</td><td>PPC.TSTISOCMC405READDATAOUTI[26]</td></tr>

<tr><td>CELL_W[1].IMUX_IMUX[19]</td><td>PPC.TSTISOCMC405READDATAOUTI[27]</td></tr>

<tr><td>CELL_W[1].OUT_BEST_TMIN[0]</td><td>EMAC.EMAC0PHYTXD[4]</td></tr>

<tr><td>CELL_W[1].OUT_BEST_TMIN[1]</td><td>EMAC.EMAC0PHYTXD[5]</td></tr>

<tr><td>CELL_W[1].OUT_BEST_TMIN[2]</td><td>EMAC.EMAC0PHYTXD[6]</td></tr>

<tr><td>CELL_W[1].OUT_BEST_TMIN[3]</td><td>EMAC.EMAC0PHYTXD[7]</td></tr>

<tr><td>CELL_W[1].OUT_BEST_TMIN[4]</td><td>EMAC.EMAC0PHYTXCHARISK</td></tr>

<tr><td>CELL_W[1].OUT_BEST_TMIN[5]</td><td>EMAC.EMAC0CLIENTRXDVLDMSW</td></tr>

<tr><td>CELL_W[1].OUT_BEST_TMIN[6]</td><td>EMAC.EMAC0CLIENTRXDVLD</td></tr>

<tr><td>CELL_W[1].OUT_BEST_TMIN[7]</td><td>EMAC.EMAC0CLIENTRXSTATSVLD</td></tr>

<tr><td>CELL_W[1].OUT_SEC_TMIN[0]</td><td>EMAC.EMAC0CLIENTRXSTATS[0]</td></tr>

<tr><td>CELL_W[1].OUT_SEC_TMIN[1]</td><td>EMAC.EMAC0CLIENTRXSTATS[1]</td></tr>

<tr><td>CELL_W[1].OUT_SEC_TMIN[2]</td><td>EMAC.EMAC0CLIENTRXSTATS[2]</td></tr>

<tr><td>CELL_W[1].OUT_SEC_TMIN[3]</td><td>EMAC.EMAC0PHYMGTTXRESET</td></tr>

<tr><td>CELL_W[1].OUT_HALF0_BEL[0]</td><td>PPC.LSSDSCANOUT[6]</td></tr>

<tr><td>CELL_W[1].OUT_HALF0_BEL[1]</td><td>PPC.LSSDSCANOUT[7]</td></tr>

<tr><td>CELL_W[1].OUT_HALF0_BEL[2]</td><td>PPC.LSSDSCANOUT[8]</td></tr>

<tr><td>CELL_W[1].OUT_HALF0_BEL[3]</td><td>PPC.LSSDSCANOUT[9]</td></tr>

<tr><td>CELL_W[1].OUT_HALF0_BEL[4]</td><td>PPC.LSSDSCANOUT[10]</td></tr>

<tr><td>CELL_W[1].OUT_HALF0_BEL[5]</td><td>PPC.LSSDSCANOUT[11]</td></tr>

<tr><td>CELL_W[1].OUT_HALF1_BEL[0]</td><td>PPC.LSSDSCANOUT[6]</td></tr>

<tr><td>CELL_W[1].OUT_HALF1_BEL[1]</td><td>PPC.LSSDSCANOUT[7]</td></tr>

<tr><td>CELL_W[1].OUT_HALF1_BEL[2]</td><td>PPC.LSSDSCANOUT[8]</td></tr>

<tr><td>CELL_W[1].OUT_HALF1_BEL[3]</td><td>PPC.LSSDSCANOUT[9]</td></tr>

<tr><td>CELL_W[1].OUT_HALF1_BEL[4]</td><td>PPC.LSSDSCANOUT[10]</td></tr>

<tr><td>CELL_W[1].OUT_HALF1_BEL[5]</td><td>PPC.LSSDSCANOUT[11]</td></tr>

<tr><td>CELL_W[2].IMUX_SR_OPTINV[0]</td><td>EMAC.TIEEMAC0UNICASTADDR[33]</td></tr>

<tr><td>CELL_W[2].IMUX_SR_OPTINV[1]</td><td>EMAC.TIEEMAC0UNICASTADDR[34]</td></tr>

<tr><td>CELL_W[2].IMUX_SR_OPTINV[2]</td><td>EMAC.TIEEMAC0UNICASTADDR[35]</td></tr>

<tr><td>CELL_W[2].IMUX_SR_OPTINV[3]</td><td>EMAC.TIEEMAC0UNICASTADDR[36]</td></tr>

<tr><td>CELL_W[2].IMUX_CE_OPTINV[0]</td><td>EMAC.TIEEMAC0UNICASTADDR[29]</td></tr>

<tr><td>CELL_W[2].IMUX_CE_OPTINV[1]</td><td>EMAC.TIEEMAC0UNICASTADDR[30]</td></tr>

<tr><td>CELL_W[2].IMUX_CE_OPTINV[2]</td><td>EMAC.TIEEMAC0UNICASTADDR[31]</td></tr>

<tr><td>CELL_W[2].IMUX_CE_OPTINV[3]</td><td>EMAC.TIEEMAC0UNICASTADDR[32]</td></tr>

<tr><td>CELL_W[2].IMUX_IMUX[0]</td><td>EMAC.PHYEMAC0RXNOTINTABLE</td></tr>

<tr><td>CELL_W[2].IMUX_IMUX[1]</td><td>EMAC.PHYEMAC0RXDISPERR</td></tr>

<tr><td>CELL_W[2].IMUX_IMUX[2]</td><td>EMAC.PHYEMAC0RXCHARISK</td></tr>

<tr><td>CELL_W[2].IMUX_IMUX[3]</td><td>EMAC.PHYEMAC0RXCHARISCOMMA</td></tr>

<tr><td>CELL_W[2].IMUX_IMUX[4]</td><td>EMAC.PHYEMAC0RXLOSSOFSYNC[0]</td></tr>

<tr><td>CELL_W[2].IMUX_IMUX[5]</td><td>EMAC.PHYEMAC0RXLOSSOFSYNC[1]</td></tr>

<tr><td>CELL_W[2].IMUX_IMUX[6]</td><td>EMAC.PHYEMAC0RXBUFSTATUS[0]</td></tr>

<tr><td>CELL_W[2].IMUX_IMUX[7]</td><td>EMAC.PHYEMAC0RXBUFSTATUS[1]</td></tr>

<tr><td>CELL_W[2].IMUX_IMUX[8]</td><td>EMAC.CLIENTEMAC0TXD[0]</td></tr>

<tr><td>CELL_W[2].IMUX_IMUX[9]</td><td>EMAC.CLIENTEMAC0TXD[1]</td></tr>

<tr><td>CELL_W[2].IMUX_IMUX[10]</td><td>EMAC.CLIENTEMAC0TXD[2]</td></tr>

<tr><td>CELL_W[2].IMUX_IMUX[11]</td><td>EMAC.CLIENTEMAC0TXD[3]</td></tr>

<tr><td>CELL_W[2].IMUX_IMUX[12]</td><td>EMAC.TIEEMAC0UNICASTADDR[28]</td></tr>

<tr><td>CELL_W[2].IMUX_IMUX[13]</td><td>EMAC.TIEEMAC0UNICASTADDR[19]</td></tr>

<tr><td>CELL_W[2].IMUX_IMUX[14]</td><td>EMAC.RESET</td></tr>

<tr><td>CELL_W[2].IMUX_IMUX[15]</td><td>EMAC.PHYEMAC0SIGNALDET</td></tr>

<tr><td>CELL_W[2].IMUX_IMUX[16]</td><td>PPC.TSTISOCMC405READDATAOUTI[20]</td></tr>

<tr><td>CELL_W[2].IMUX_IMUX[17]</td><td>PPC.TSTISOCMC405READDATAOUTI[21]</td></tr>

<tr><td>CELL_W[2].IMUX_IMUX[18]</td><td>PPC.TSTISOCMC405READDATAOUTI[22]</td></tr>

<tr><td>CELL_W[2].IMUX_IMUX[19]</td><td>PPC.TSTISOCMC405READDATAOUTI[23]</td></tr>

<tr><td>CELL_W[2].OUT_BEST_TMIN[0]</td><td>EMAC.EMAC0CLIENTTXCLIENTCLKOUT</td></tr>

<tr><td>CELL_W[2].OUT_BEST_TMIN[1]</td><td>EMAC.EMAC0CLIENTRXSTATS[3]</td></tr>

<tr><td>CELL_W[2].OUT_BEST_TMIN[2]</td><td>EMAC.EMAC0CLIENTTXACK</td></tr>

<tr><td>CELL_W[2].OUT_BEST_TMIN[3]</td><td>EMAC.EMAC0CLIENTTXCOLLISION</td></tr>

<tr><td>CELL_W[2].OUT_BEST_TMIN[4]</td><td>EMAC.EMAC0CLIENTTXRETRANSMIT</td></tr>

<tr><td>CELL_W[2].OUT_BEST_TMIN[5]</td><td>EMAC.EMAC0CLIENTRXSTATSBYTEVLD</td></tr>

<tr><td>CELL_W[2].OUT_BEST_TMIN[6]</td><td>EMAC.HOSTMIIMRDY</td></tr>

<tr><td>CELL_W[2].OUT_BEST_TMIN[7]</td><td>PPC.DCREMACENABLER</td></tr>

<tr><td>CELL_W[2].OUT_SEC_TMIN[0]</td><td>PPC.TSTDCRC405DBUSINO[28]</td></tr>

<tr><td>CELL_W[2].OUT_SEC_TMIN[1]</td><td>PPC.TSTDCRC405DBUSINO[29]</td></tr>

<tr><td>CELL_W[2].OUT_SEC_TMIN[2]</td><td>PPC.TSTDCRC405DBUSINO[30]</td></tr>

<tr><td>CELL_W[2].OUT_SEC_TMIN[3]</td><td>PPC.TSTDCRC405DBUSINO[31]</td></tr>

<tr><td>CELL_W[2].OUT_HALF0_BEL[0]</td><td>PPC.LSSDSCANOUT[12]</td></tr>

<tr><td>CELL_W[2].OUT_HALF0_BEL[1]</td><td>PPC.LSSDSCANOUT[13]</td></tr>

<tr><td>CELL_W[2].OUT_HALF0_BEL[2]</td><td>PPC.LSSDSCANOUT[14]</td></tr>

<tr><td>CELL_W[2].OUT_HALF0_BEL[3]</td><td>PPC.LSSDSCANOUT[15]</td></tr>

<tr><td>CELL_W[2].OUT_HALF1_BEL[0]</td><td>PPC.LSSDSCANOUT[12]</td></tr>

<tr><td>CELL_W[2].OUT_HALF1_BEL[1]</td><td>PPC.LSSDSCANOUT[13]</td></tr>

<tr><td>CELL_W[2].OUT_HALF1_BEL[2]</td><td>PPC.LSSDSCANOUT[14]</td></tr>

<tr><td>CELL_W[2].OUT_HALF1_BEL[3]</td><td>PPC.LSSDSCANOUT[15]</td></tr>

<tr><td>CELL_W[3].IMUX_SR_OPTINV[0]</td><td>EMAC.TIEEMAC0UNICASTADDR[24]</td></tr>

<tr><td>CELL_W[3].IMUX_SR_OPTINV[1]</td><td>EMAC.TIEEMAC0UNICASTADDR[25]</td></tr>

<tr><td>CELL_W[3].IMUX_SR_OPTINV[2]</td><td>EMAC.TIEEMAC0UNICASTADDR[26]</td></tr>

<tr><td>CELL_W[3].IMUX_SR_OPTINV[3]</td><td>EMAC.TIEEMAC0UNICASTADDR[27]</td></tr>

<tr><td>CELL_W[3].IMUX_CE_OPTINV[0]</td><td>EMAC.TIEEMAC0UNICASTADDR[20]</td></tr>

<tr><td>CELL_W[3].IMUX_CE_OPTINV[1]</td><td>EMAC.TIEEMAC0UNICASTADDR[21]</td></tr>

<tr><td>CELL_W[3].IMUX_CE_OPTINV[2]</td><td>EMAC.TIEEMAC0UNICASTADDR[22]</td></tr>

<tr><td>CELL_W[3].IMUX_CE_OPTINV[3]</td><td>EMAC.TIEEMAC0UNICASTADDR[23]</td></tr>

<tr><td>CELL_W[3].IMUX_IMUX[0]</td><td>EMAC.CLIENTEMAC0TXFIRSTBYTE</td></tr>

<tr><td>CELL_W[3].IMUX_IMUX[1]</td><td>EMAC.PHYEMAC0RXCLKCORCNT[0]</td></tr>

<tr><td>CELL_W[3].IMUX_IMUX[2]</td><td>EMAC.PHYEMAC0RXRUNDISP</td></tr>

<tr><td>CELL_W[3].IMUX_IMUX[3]</td><td>EMAC.PHYEMAC0TXBUFERR</td></tr>

<tr><td>CELL_W[3].IMUX_IMUX[4]</td><td>EMAC.PHYEMAC0MDIN</td></tr>

<tr><td>CELL_W[3].IMUX_IMUX[5]</td><td>EMAC.CLIENTEMAC0TXD[4]</td></tr>

<tr><td>CELL_W[3].IMUX_IMUX[6]</td><td>EMAC.CLIENTEMAC0TXD[5]</td></tr>

<tr><td>CELL_W[3].IMUX_IMUX[7]</td><td>EMAC.CLIENTEMAC0TXD[6]</td></tr>

<tr><td>CELL_W[3].IMUX_IMUX[8]</td><td>EMAC.CLIENTEMAC0TXD[7]</td></tr>

<tr><td>CELL_W[3].IMUX_IMUX[9]</td><td>EMAC.TIEEMAC0CONFIGVEC[64]</td></tr>

<tr><td>CELL_W[3].IMUX_IMUX[10]</td><td>EMAC.TIEEMAC0CONFIGVEC[65]</td></tr>

<tr><td>CELL_W[3].IMUX_IMUX[11]</td><td>EMAC.TIEEMAC0CONFIGVEC[66]</td></tr>

<tr><td>CELL_W[3].IMUX_IMUX[12]</td><td>EMAC.TIEEMAC0CONFIGVEC[67]</td></tr>

<tr><td>CELL_W[3].IMUX_IMUX[13]</td><td>EMAC.TIEEMAC0CONFIGVEC[68]</td></tr>

<tr><td>CELL_W[3].IMUX_IMUX[14]</td><td>EMAC.TIEEMAC0CONFIGVEC[69]</td></tr>

<tr><td>CELL_W[3].IMUX_IMUX[15]</td><td>PPC.TSTISOCMC405READDATAOUTI[16]</td></tr>

<tr><td>CELL_W[3].IMUX_IMUX[16]</td><td>PPC.TSTISOCMC405READDATAOUTI[17]</td></tr>

<tr><td>CELL_W[3].IMUX_IMUX[17]</td><td>PPC.TSTISOCMC405READDATAOUTI[18]</td></tr>

<tr><td>CELL_W[3].IMUX_IMUX[18]</td><td>PPC.TSTISOCMC405READDATAOUTI[19]</td></tr>

<tr><td>CELL_W[3].OUT_BEST_TMIN[0]</td><td>EMAC.EMAC0PHYTXCHARDISPMODE</td></tr>

<tr><td>CELL_W[3].OUT_BEST_TMIN[1]</td><td>EMAC.EMAC0PHYTXCHARDISPVAL</td></tr>

<tr><td>CELL_W[3].OUT_BEST_TMIN[2]</td><td>EMAC.EMAC0CLIENTTXGMIIMIICLKOUT</td></tr>

<tr><td>CELL_W[3].OUT_BEST_TMIN[3]</td><td>EMAC.EMAC0PHYLOOPBACKMSB</td></tr>

<tr><td>CELL_W[3].OUT_BEST_TMIN[4]</td><td>EMAC.EMAC0CLIENTRXCLIENTCLKOUT</td></tr>

<tr><td>CELL_W[3].OUT_BEST_TMIN[5]</td><td>EMAC.EMAC0CLIENTRXFRAMEDROP</td></tr>

<tr><td>CELL_W[3].OUT_BEST_TMIN[6]</td><td>EMAC.EMAC0CLIENTRXGOODFRAME</td></tr>

<tr><td>CELL_W[3].OUT_BEST_TMIN[7]</td><td>EMAC.EMAC0CLIENTRXBADFRAME</td></tr>

<tr><td>CELL_W[3].OUT_SEC_TMIN[0]</td><td>PPC.TSTDCRC405DBUSINO[24]</td></tr>

<tr><td>CELL_W[3].OUT_SEC_TMIN[1]</td><td>PPC.TSTDCRC405DBUSINO[25]</td></tr>

<tr><td>CELL_W[3].OUT_SEC_TMIN[2]</td><td>PPC.TSTDCRC405DBUSINO[26]</td></tr>

<tr><td>CELL_W[3].OUT_SEC_TMIN[3]</td><td>PPC.TSTDCRC405DBUSINO[27]</td></tr>

<tr><td>CELL_W[3].OUT_HALF0_BEL[0]</td><td>PPC.TSTC405APUWBBYTEENO[0]</td></tr>

<tr><td>CELL_W[3].OUT_HALF0_BEL[1]</td><td>PPC.TSTC405APUWBBYTEENO[1]</td></tr>

<tr><td>CELL_W[3].OUT_HALF0_BEL[2]</td><td>PPC.TSTC405APUWBBYTEENO[2]</td></tr>

<tr><td>CELL_W[3].OUT_HALF0_BEL[3]</td><td>PPC.TSTC405APUWBBYTEENO[3]</td></tr>

<tr><td>CELL_W[3].OUT_HALF1_BEL[0]</td><td>PPC.TSTC405APUWBBYTEENO[0]</td></tr>

<tr><td>CELL_W[3].OUT_HALF1_BEL[1]</td><td>PPC.TSTC405APUWBBYTEENO[1]</td></tr>

<tr><td>CELL_W[3].OUT_HALF1_BEL[2]</td><td>PPC.TSTC405APUWBBYTEENO[2]</td></tr>

<tr><td>CELL_W[3].OUT_HALF1_BEL[3]</td><td>PPC.TSTC405APUWBBYTEENO[3]</td></tr>

<tr><td>CELL_W[4].IMUX_SR_OPTINV[0]</td><td>EMAC.TIEEMAC0UNICASTADDR[15]</td></tr>

<tr><td>CELL_W[4].IMUX_SR_OPTINV[1]</td><td>EMAC.TIEEMAC0UNICASTADDR[16]</td></tr>

<tr><td>CELL_W[4].IMUX_SR_OPTINV[2]</td><td>EMAC.TIEEMAC0UNICASTADDR[17]</td></tr>

<tr><td>CELL_W[4].IMUX_SR_OPTINV[3]</td><td>EMAC.TIEEMAC0UNICASTADDR[18]</td></tr>

<tr><td>CELL_W[4].IMUX_CE_OPTINV[0]</td><td>EMAC.TIEEMAC0UNICASTADDR[11]</td></tr>

<tr><td>CELL_W[4].IMUX_CE_OPTINV[1]</td><td>EMAC.TIEEMAC0UNICASTADDR[12]</td></tr>

<tr><td>CELL_W[4].IMUX_CE_OPTINV[2]</td><td>EMAC.TIEEMAC0UNICASTADDR[13]</td></tr>

<tr><td>CELL_W[4].IMUX_CE_OPTINV[3]</td><td>EMAC.TIEEMAC0UNICASTADDR[14]</td></tr>

<tr><td>CELL_W[4].IMUX_IMUX[0]</td><td>EMAC.CLIENTEMAC0TXD[8]</td></tr>

<tr><td>CELL_W[4].IMUX_IMUX[1]</td><td>EMAC.CLIENTEMAC0TXD[9]</td></tr>

<tr><td>CELL_W[4].IMUX_IMUX[2]</td><td>EMAC.CLIENTEMAC0TXD[10]</td></tr>

<tr><td>CELL_W[4].IMUX_IMUX[3]</td><td>EMAC.CLIENTEMAC0TXD[11]</td></tr>

<tr><td>CELL_W[4].IMUX_IMUX[4]</td><td>EMAC.CLIENTEMAC0TXIFGDELAY[0]</td></tr>

<tr><td>CELL_W[4].IMUX_IMUX[5]</td><td>EMAC.CLIENTEMAC0TXIFGDELAY[1]</td></tr>

<tr><td>CELL_W[4].IMUX_IMUX[6]</td><td>EMAC.CLIENTEMAC0TXIFGDELAY[2]</td></tr>

<tr><td>CELL_W[4].IMUX_IMUX[7]</td><td>EMAC.CLIENTEMAC0TXIFGDELAY[3]</td></tr>

<tr><td>CELL_W[4].IMUX_IMUX[8]</td><td>EMAC.CLIENTEMAC0PAUSEVAL[0]</td></tr>

<tr><td>CELL_W[4].IMUX_IMUX[9]</td><td>EMAC.CLIENTEMAC0PAUSEVAL[1]</td></tr>

<tr><td>CELL_W[4].IMUX_IMUX[10]</td><td>EMAC.CLIENTEMAC0PAUSEVAL[2]</td></tr>

<tr><td>CELL_W[4].IMUX_IMUX[11]</td><td>EMAC.CLIENTEMAC0PAUSEVAL[3]</td></tr>

<tr><td>CELL_W[4].IMUX_IMUX[12]</td><td>EMAC.TIEEMAC0CONFIGVEC[70]</td></tr>

<tr><td>CELL_W[4].IMUX_IMUX[13]</td><td>EMAC.TIEEMAC0CONFIGVEC[71]</td></tr>

<tr><td>CELL_W[4].IMUX_IMUX[14]</td><td>EMAC.TIEEMAC0CONFIGVEC[72]</td></tr>

<tr><td>CELL_W[4].IMUX_IMUX[15]</td><td>EMAC.EMAC0TIBUS[4]</td></tr>

<tr><td>CELL_W[4].IMUX_IMUX[16]</td><td>PPC.TSTISOCMC405READDATAOUTI[12]</td></tr>

<tr><td>CELL_W[4].IMUX_IMUX[17]</td><td>PPC.TSTISOCMC405READDATAOUTI[13]</td></tr>

<tr><td>CELL_W[4].IMUX_IMUX[18]</td><td>PPC.TSTISOCMC405READDATAOUTI[14]</td></tr>

<tr><td>CELL_W[4].IMUX_IMUX[19]</td><td>PPC.TSTISOCMC405READDATAOUTI[15]</td></tr>

<tr><td>CELL_W[4].OUT_BEST_TMIN[0]</td><td>EMAC.EMAC0CLIENTRXD[0]</td></tr>

<tr><td>CELL_W[4].OUT_BEST_TMIN[1]</td><td>EMAC.EMAC0CLIENTRXD[1]</td></tr>

<tr><td>CELL_W[4].OUT_BEST_TMIN[2]</td><td>EMAC.EMAC0CLIENTRXD[2]</td></tr>

<tr><td>CELL_W[4].OUT_BEST_TMIN[3]</td><td>EMAC.EMAC0CLIENTRXD[3]</td></tr>

<tr><td>CELL_W[4].OUT_BEST_TMIN[4]</td><td>EMAC.EMAC0CLIENTTXSTATS</td></tr>

<tr><td>CELL_W[4].OUT_BEST_TMIN[5]</td><td>EMAC.EMAC0CLIENTRXSTATS[6]</td></tr>

<tr><td>CELL_W[4].OUT_BEST_TMIN[6]</td><td>EMAC.EMAC0CLIENTRXSTATS[4]</td></tr>

<tr><td>CELL_W[4].OUT_BEST_TMIN[7]</td><td>EMAC.EMAC0CLIENTRXSTATS[5]</td></tr>

<tr><td>CELL_W[4].OUT_SEC_TMIN[0]</td><td>PPC.C405JTGSHIFTDR</td></tr>

<tr><td>CELL_W[4].OUT_SEC_TMIN[1]</td><td>PPC.C405JTGTDO</td></tr>

<tr><td>CELL_W[4].OUT_SEC_TMIN[2]</td><td>PPC.C405JTGTDOEN</td></tr>

<tr><td>CELL_W[4].OUT_SEC_TMIN[3]</td><td>PPC.C405JTGUPDATEDR</td></tr>

<tr><td>CELL_W[4].OUT_HALF0_BEL[0]</td><td>EMAC.TSTSOEMACO[0]</td></tr>

<tr><td>CELL_W[4].OUT_HALF0_BEL[1]</td><td>EMAC.TSTSOEMACO[1]</td></tr>

<tr><td>CELL_W[4].OUT_HALF0_BEL[2]</td><td>EMAC.TSTSOEMACO[2]</td></tr>

<tr><td>CELL_W[4].OUT_HALF0_BEL[3]</td><td>EMAC.TSTSOEMACO[3]</td></tr>

<tr><td>CELL_W[4].OUT_HALF1_BEL[0]</td><td>EMAC.TSTSOEMACO[0]</td></tr>

<tr><td>CELL_W[4].OUT_HALF1_BEL[1]</td><td>EMAC.TSTSOEMACO[1]</td></tr>

<tr><td>CELL_W[4].OUT_HALF1_BEL[2]</td><td>EMAC.TSTSOEMACO[2]</td></tr>

<tr><td>CELL_W[4].OUT_HALF1_BEL[3]</td><td>EMAC.TSTSOEMACO[3]</td></tr>

<tr><td>CELL_W[5].IMUX_SR_OPTINV[0]</td><td>EMAC.TIEEMAC0UNICASTADDR[7]</td></tr>

<tr><td>CELL_W[5].IMUX_SR_OPTINV[1]</td><td>EMAC.TIEEMAC0UNICASTADDR[8]</td></tr>

<tr><td>CELL_W[5].IMUX_SR_OPTINV[2]</td><td>EMAC.TIEEMAC0UNICASTADDR[9]</td></tr>

<tr><td>CELL_W[5].IMUX_SR_OPTINV[3]</td><td>EMAC.TIEEMAC0UNICASTADDR[10]</td></tr>

<tr><td>CELL_W[5].IMUX_CE_OPTINV[0]</td><td>EMAC.TIEEMAC0UNICASTADDR[3]</td></tr>

<tr><td>CELL_W[5].IMUX_CE_OPTINV[1]</td><td>EMAC.TIEEMAC0UNICASTADDR[4]</td></tr>

<tr><td>CELL_W[5].IMUX_CE_OPTINV[2]</td><td>EMAC.TIEEMAC0UNICASTADDR[5]</td></tr>

<tr><td>CELL_W[5].IMUX_CE_OPTINV[3]</td><td>EMAC.TIEEMAC0UNICASTADDR[6]</td></tr>

<tr><td>CELL_W[5].IMUX_IMUX[0]</td><td>EMAC.CLIENTEMAC0TXD[12]</td></tr>

<tr><td>CELL_W[5].IMUX_IMUX[1]</td><td>EMAC.CLIENTEMAC0TXD[13]</td></tr>

<tr><td>CELL_W[5].IMUX_IMUX[2]</td><td>EMAC.CLIENTEMAC0TXD[14]</td></tr>

<tr><td>CELL_W[5].IMUX_IMUX[3]</td><td>EMAC.CLIENTEMAC0TXD[15]</td></tr>

<tr><td>CELL_W[5].IMUX_IMUX[4]</td><td>EMAC.CLIENTEMAC0TXIFGDELAY[4]</td></tr>

<tr><td>CELL_W[5].IMUX_IMUX[5]</td><td>EMAC.CLIENTEMAC0TXIFGDELAY[5]</td></tr>

<tr><td>CELL_W[5].IMUX_IMUX[6]</td><td>EMAC.CLIENTEMAC0TXIFGDELAY[6]</td></tr>

<tr><td>CELL_W[5].IMUX_IMUX[7]</td><td>EMAC.CLIENTEMAC0TXIFGDELAY[7]</td></tr>

<tr><td>CELL_W[5].IMUX_IMUX[8]</td><td>EMAC.CLIENTEMAC0PAUSEVAL[4]</td></tr>

<tr><td>CELL_W[5].IMUX_IMUX[9]</td><td>EMAC.CLIENTEMAC0PAUSEVAL[5]</td></tr>

<tr><td>CELL_W[5].IMUX_IMUX[10]</td><td>EMAC.CLIENTEMAC0PAUSEVAL[6]</td></tr>

<tr><td>CELL_W[5].IMUX_IMUX[11]</td><td>EMAC.CLIENTEMAC0PAUSEVAL[7]</td></tr>

<tr><td>CELL_W[5].IMUX_IMUX[12]</td><td>EMAC.TIEEMAC0CONFIGVEC[12]</td></tr>

<tr><td>CELL_W[5].IMUX_IMUX[13]</td><td>EMAC.TIEEMAC0CONFIGVEC[13]</td></tr>

<tr><td>CELL_W[5].IMUX_IMUX[14]</td><td>EMAC.TIEEMAC0CONFIGVEC[14]</td></tr>

<tr><td>CELL_W[5].IMUX_IMUX[15]</td><td>EMAC.TIEEMAC0CONFIGVEC[15]</td></tr>

<tr><td>CELL_W[5].IMUX_IMUX[16]</td><td>PPC.TSTISOCMC405READDATAOUTI[8]</td></tr>

<tr><td>CELL_W[5].IMUX_IMUX[17]</td><td>PPC.TSTISOCMC405READDATAOUTI[9]</td></tr>

<tr><td>CELL_W[5].IMUX_IMUX[18]</td><td>PPC.TSTISOCMC405READDATAOUTI[10]</td></tr>

<tr><td>CELL_W[5].IMUX_IMUX[19]</td><td>PPC.TSTISOCMC405READDATAOUTI[11]</td></tr>

<tr><td>CELL_W[5].OUT_BEST_TMIN[0]</td><td>EMAC.EMAC0PHYSYNCACQSTATUS</td></tr>

<tr><td>CELL_W[5].OUT_BEST_TMIN[1]</td><td>EMAC.EMAC0PHYMCLKOUT</td></tr>

<tr><td>CELL_W[5].OUT_BEST_TMIN[2]</td><td>EMAC.EMAC0PHYMDTRI</td></tr>

<tr><td>CELL_W[5].OUT_BEST_TMIN[3]</td><td>EMAC.EMAC0PHYMDOUT</td></tr>

<tr><td>CELL_W[5].OUT_BEST_TMIN[4]</td><td>EMAC.EMAC0CLIENTRXD[4]</td></tr>

<tr><td>CELL_W[5].OUT_BEST_TMIN[5]</td><td>EMAC.EMAC0CLIENTRXD[5]</td></tr>

<tr><td>CELL_W[5].OUT_BEST_TMIN[6]</td><td>EMAC.EMAC0CLIENTRXD[6]</td></tr>

<tr><td>CELL_W[5].OUT_BEST_TMIN[7]</td><td>EMAC.EMAC0CLIENTRXD[7]</td></tr>

<tr><td>CELL_W[5].OUT_SEC_TMIN[0]</td><td>PPC.TSTDCRC405DBUSINO[20]</td></tr>

<tr><td>CELL_W[5].OUT_SEC_TMIN[1]</td><td>PPC.TSTDCRC405DBUSINO[21]</td></tr>

<tr><td>CELL_W[5].OUT_SEC_TMIN[2]</td><td>PPC.TSTDCRC405DBUSINO[22]</td></tr>

<tr><td>CELL_W[5].OUT_SEC_TMIN[3]</td><td>PPC.TSTDCRC405DBUSINO[23]</td></tr>

<tr><td>CELL_W[5].OUT_SEC_TMIN[4]</td><td>EMAC.EMAC0CLIENTRXDVREG6</td></tr>

<tr><td>CELL_W[5].OUT_HALF0_BEL[0]</td><td>PPC.DIAGOUT</td></tr>

<tr><td>CELL_W[5].OUT_HALF0_BEL[1]</td><td>PPC.TSTC405APUWBFLUSHO</td></tr>

<tr><td>CELL_W[5].OUT_HALF0_BEL[2]</td><td>PPC.TSTC405APUWBHOLDO</td></tr>

<tr><td>CELL_W[5].OUT_HALF0_BEL[3]</td><td>PPC.TSTC405APUDCDFULLO</td></tr>

<tr><td>CELL_W[5].OUT_HALF1_BEL[0]</td><td>PPC.DIAGOUT</td></tr>

<tr><td>CELL_W[5].OUT_HALF1_BEL[1]</td><td>PPC.TSTC405APUWBFLUSHO</td></tr>

<tr><td>CELL_W[5].OUT_HALF1_BEL[2]</td><td>PPC.TSTC405APUWBHOLDO</td></tr>

<tr><td>CELL_W[5].OUT_HALF1_BEL[3]</td><td>PPC.TSTC405APUDCDFULLO</td></tr>

<tr><td>CELL_W[6].IMUX_SR_OPTINV[0]</td><td>PPC.TIEDCRADDR[4]</td></tr>

<tr><td>CELL_W[6].IMUX_SR_OPTINV[1]</td><td>EMAC.TIEEMAC0UNICASTADDR[0]</td></tr>

<tr><td>CELL_W[6].IMUX_SR_OPTINV[2]</td><td>EMAC.TIEEMAC0UNICASTADDR[1]</td></tr>

<tr><td>CELL_W[6].IMUX_SR_OPTINV[3]</td><td>EMAC.TIEEMAC0UNICASTADDR[2]</td></tr>

<tr><td>CELL_W[6].IMUX_CLK_OPTINV[0]</td><td>EMAC.EMAC0TIBUS[0]</td></tr>

<tr><td>CELL_W[6].IMUX_CE_OPTINV[0]</td><td>PPC.TIEDCRADDR[0]</td></tr>

<tr><td>CELL_W[6].IMUX_CE_OPTINV[1]</td><td>PPC.TIEDCRADDR[1]</td></tr>

<tr><td>CELL_W[6].IMUX_CE_OPTINV[2]</td><td>PPC.TIEDCRADDR[2]</td></tr>

<tr><td>CELL_W[6].IMUX_CE_OPTINV[3]</td><td>PPC.TIEDCRADDR[3]</td></tr>

<tr><td>CELL_W[6].IMUX_IMUX[0]</td><td>EMAC.HOSTADDR[0]</td></tr>

<tr><td>CELL_W[6].IMUX_IMUX[1]</td><td>EMAC.HOSTADDR[1]</td></tr>

<tr><td>CELL_W[6].IMUX_IMUX[2]</td><td>EMAC.HOSTADDR[2]</td></tr>

<tr><td>CELL_W[6].IMUX_IMUX[3]</td><td>EMAC.HOSTADDR[3]</td></tr>

<tr><td>CELL_W[6].IMUX_IMUX[4]</td><td>EMAC.HOSTADDR[4]</td></tr>

<tr><td>CELL_W[6].IMUX_IMUX[5]</td><td>EMAC.HOSTADDR[5]</td></tr>

<tr><td>CELL_W[6].IMUX_IMUX[6]</td><td>EMAC.HOSTADDR[6]</td></tr>

<tr><td>CELL_W[6].IMUX_IMUX[7]</td><td>EMAC.HOSTADDR[7]</td></tr>

<tr><td>CELL_W[6].IMUX_IMUX[8]</td><td>EMAC.HOSTADDR[8]</td></tr>

<tr><td>CELL_W[6].IMUX_IMUX[9]</td><td>EMAC.HOSTADDR[9]</td></tr>

<tr><td>CELL_W[6].IMUX_IMUX[10]</td><td>EMAC.HOSTWRDATA[0]</td></tr>

<tr><td>CELL_W[6].IMUX_IMUX[11]</td><td>EMAC.HOSTWRDATA[1]</td></tr>

<tr><td>CELL_W[6].IMUX_IMUX[12]</td><td>EMAC.TIEEMAC0CONFIGVEC[16]</td></tr>

<tr><td>CELL_W[6].IMUX_IMUX[13]</td><td>EMAC.TIEEMAC0CONFIGVEC[17]</td></tr>

<tr><td>CELL_W[6].IMUX_IMUX[14]</td><td>EMAC.TIEEMAC0CONFIGVEC[18]</td></tr>

<tr><td>CELL_W[6].IMUX_IMUX[15]</td><td>EMAC.TIEEMAC0CONFIGVEC[19]</td></tr>

<tr><td>CELL_W[6].IMUX_IMUX[16]</td><td>PPC.TSTISOCMC405READDATAOUTI[4]</td></tr>

<tr><td>CELL_W[6].IMUX_IMUX[17]</td><td>PPC.TSTISOCMC405READDATAOUTI[5]</td></tr>

<tr><td>CELL_W[6].IMUX_IMUX[18]</td><td>PPC.TSTISOCMC405READDATAOUTI[6]</td></tr>

<tr><td>CELL_W[6].IMUX_IMUX[19]</td><td>PPC.TSTISOCMC405READDATAOUTI[7]</td></tr>

<tr><td>CELL_W[6].OUT_BEST_TMIN[0]</td><td>EMAC.HOSTRDDATA[0]</td></tr>

<tr><td>CELL_W[6].OUT_BEST_TMIN[1]</td><td>EMAC.HOSTRDDATA[1]</td></tr>

<tr><td>CELL_W[6].OUT_BEST_TMIN[2]</td><td>EMAC.HOSTRDDATA[2]</td></tr>

<tr><td>CELL_W[6].OUT_BEST_TMIN[3]</td><td>EMAC.EMAC0CLIENTRXD[8]</td></tr>

<tr><td>CELL_W[6].OUT_BEST_TMIN[4]</td><td>EMAC.EMAC0CLIENTRXD[9]</td></tr>

<tr><td>CELL_W[6].OUT_BEST_TMIN[5]</td><td>EMAC.EMAC0CLIENTRXD[10]</td></tr>

<tr><td>CELL_W[6].OUT_BEST_TMIN[6]</td><td>EMAC.EMAC0CLIENTRXD[11]</td></tr>

<tr><td>CELL_W[6].OUT_BEST_TMIN[7]</td><td>EMAC.HOSTRDDATA[3]</td></tr>

<tr><td>CELL_W[6].OUT_SEC_TMIN[0]</td><td>EMAC.HOSTRDDATA[4]</td></tr>

<tr><td>CELL_W[6].OUT_SEC_TMIN[1]</td><td>EMAC.HOSTRDDATA[5]</td></tr>

<tr><td>CELL_W[6].OUT_SEC_TMIN[2]</td><td>EMAC.HOSTRDDATA[6]</td></tr>

<tr><td>CELL_W[6].OUT_SEC_TMIN[3]</td><td>EMAC.HOSTRDDATA[7]</td></tr>

<tr><td>CELL_W[6].OUT_HALF0_BEL[0]</td><td>PPC.TSTC405DSOCMBYTEENO[0]</td></tr>

<tr><td>CELL_W[6].OUT_HALF0_BEL[1]</td><td>PPC.TSTC405DSOCMBYTEENO[1]</td></tr>

<tr><td>CELL_W[6].OUT_HALF0_BEL[2]</td><td>PPC.TSTC405DSOCMBYTEENO[2]</td></tr>

<tr><td>CELL_W[6].OUT_HALF0_BEL[3]</td><td>PPC.TSTC405DSOCMBYTEENO[3]</td></tr>

<tr><td>CELL_W[6].OUT_HALF0_BEL[4]</td><td>PPC.TSTC405DSOCMXLTVALIDO</td></tr>

<tr><td>CELL_W[6].OUT_HALF0_BEL[5]</td><td>PPC.TSTC405DSOCMABORTOPO</td></tr>

<tr><td>CELL_W[6].OUT_HALF0_BEL[6]</td><td>PPC.TSTC405DSOCMABORTREQO</td></tr>

<tr><td>CELL_W[6].OUT_HALF0_BEL[7]</td><td>PPC.TSTC405DSOCMLOADREQO</td></tr>

<tr><td>CELL_W[6].OUT_HALF1_BEL[0]</td><td>PPC.TSTC405DSOCMBYTEENO[0]</td></tr>

<tr><td>CELL_W[6].OUT_HALF1_BEL[1]</td><td>PPC.TSTC405DSOCMBYTEENO[1]</td></tr>

<tr><td>CELL_W[6].OUT_HALF1_BEL[2]</td><td>PPC.TSTC405DSOCMBYTEENO[2]</td></tr>

<tr><td>CELL_W[6].OUT_HALF1_BEL[3]</td><td>PPC.TSTC405DSOCMBYTEENO[3]</td></tr>

<tr><td>CELL_W[6].OUT_HALF1_BEL[4]</td><td>PPC.TSTC405DSOCMXLTVALIDO</td></tr>

<tr><td>CELL_W[6].OUT_HALF1_BEL[5]</td><td>PPC.TSTC405DSOCMABORTOPO</td></tr>

<tr><td>CELL_W[6].OUT_HALF1_BEL[6]</td><td>PPC.TSTC405DSOCMABORTREQO</td></tr>

<tr><td>CELL_W[6].OUT_HALF1_BEL[7]</td><td>PPC.TSTC405DSOCMLOADREQO</td></tr>

<tr><td>CELL_W[7].IMUX_SR_OPTINV[0]</td><td>EMAC.TIEEMAC1UNICASTADDR[3]</td></tr>

<tr><td>CELL_W[7].IMUX_SR_OPTINV[1]</td><td>EMAC.TIEEMAC1UNICASTADDR[2]</td></tr>

<tr><td>CELL_W[7].IMUX_SR_OPTINV[2]</td><td>EMAC.TIEEMAC1UNICASTADDR[1]</td></tr>

<tr><td>CELL_W[7].IMUX_SR_OPTINV[3]</td><td>EMAC.TIEEMAC1UNICASTADDR[0]</td></tr>

<tr><td>CELL_W[7].IMUX_CLK_OPTINV[0]</td><td>PPC.CPMDCRCLK</td></tr>

<tr><td>CELL_W[7].IMUX_CE_OPTINV[0]</td><td>PPC.TIEDCRADDR[5]</td></tr>

<tr><td>CELL_W[7].IMUX_CE_OPTINV[1]</td><td>PPC.TESTSELI</td></tr>

<tr><td>CELL_W[7].IMUX_CE_OPTINV[2]</td><td>EMAC.TIEEMAC0CONFIGVEC[63]</td></tr>

<tr><td>CELL_W[7].IMUX_CE_OPTINV[3]</td><td>PPC.TSTUSECPMCLKSELI</td></tr>

<tr><td>CELL_W[7].IMUX_IMUX[0]</td><td>EMAC.HOSTWRDATA[2]</td></tr>

<tr><td>CELL_W[7].IMUX_IMUX[1]</td><td>EMAC.HOSTWRDATA[3]</td></tr>

<tr><td>CELL_W[7].IMUX_IMUX[2]</td><td>EMAC.HOSTWRDATA[4]</td></tr>

<tr><td>CELL_W[7].IMUX_IMUX[3]</td><td>EMAC.HOSTWRDATA[5]</td></tr>

<tr><td>CELL_W[7].IMUX_IMUX[4]</td><td>EMAC.HOSTWRDATA[6]</td></tr>

<tr><td>CELL_W[7].IMUX_IMUX[5]</td><td>EMAC.HOSTWRDATA[7]</td></tr>

<tr><td>CELL_W[7].IMUX_IMUX[6]</td><td>EMAC.HOSTWRDATA[8]</td></tr>

<tr><td>CELL_W[7].IMUX_IMUX[7]</td><td>EMAC.HOSTWRDATA[9]</td></tr>

<tr><td>CELL_W[7].IMUX_IMUX[8]</td><td>EMAC.HOSTWRDATA[10]</td></tr>

<tr><td>CELL_W[7].IMUX_IMUX[9]</td><td>EMAC.HOSTWRDATA[11]</td></tr>

<tr><td>CELL_W[7].IMUX_IMUX[10]</td><td>EMAC.HOSTWRDATA[12]</td></tr>

<tr><td>CELL_W[7].IMUX_IMUX[11]</td><td>EMAC.HOSTWRDATA[13]</td></tr>

<tr><td>CELL_W[7].IMUX_IMUX[12]</td><td>EMAC.CLIENTEMAC0PAUSEVAL[12]</td></tr>

<tr><td>CELL_W[7].IMUX_IMUX[13]</td><td>EMAC.CLIENTEMAC0PAUSEVAL[13]</td></tr>

<tr><td>CELL_W[7].IMUX_IMUX[14]</td><td>EMAC.CLIENTEMAC0PAUSEVAL[14]</td></tr>

<tr><td>CELL_W[7].IMUX_IMUX[15]</td><td>EMAC.CLIENTEMAC0PAUSEVAL[15]</td></tr>

<tr><td>CELL_W[7].IMUX_IMUX[16]</td><td>PPC.TSTISOCMC405READDATAOUTI[0]</td></tr>

<tr><td>CELL_W[7].IMUX_IMUX[17]</td><td>PPC.TSTISOCMC405READDATAOUTI[1]</td></tr>

<tr><td>CELL_W[7].IMUX_IMUX[18]</td><td>PPC.TSTISOCMC405READDATAOUTI[2]</td></tr>

<tr><td>CELL_W[7].IMUX_IMUX[19]</td><td>PPC.TSTISOCMC405READDATAOUTI[3]</td></tr>

<tr><td>CELL_W[7].OUT_BEST_TMIN[0]</td><td>EMAC.HOSTRDDATA[8]</td></tr>

<tr><td>CELL_W[7].OUT_BEST_TMIN[1]</td><td>EMAC.HOSTRDDATA[9]</td></tr>

<tr><td>CELL_W[7].OUT_BEST_TMIN[2]</td><td>EMAC.HOSTRDDATA[10]</td></tr>

<tr><td>CELL_W[7].OUT_BEST_TMIN[3]</td><td>EMAC.HOSTRDDATA[11]</td></tr>

<tr><td>CELL_W[7].OUT_BEST_TMIN[4]</td><td>EMAC.EMAC0CLIENTRXD[12]</td></tr>

<tr><td>CELL_W[7].OUT_BEST_TMIN[5]</td><td>EMAC.EMAC0CLIENTRXD[13]</td></tr>

<tr><td>CELL_W[7].OUT_BEST_TMIN[6]</td><td>EMAC.EMAC0CLIENTRXD[14]</td></tr>

<tr><td>CELL_W[7].OUT_BEST_TMIN[7]</td><td>EMAC.EMAC0CLIENTRXD[15]</td></tr>

<tr><td>CELL_W[7].OUT_SEC_TMIN[0]</td><td>EMAC.HOSTRDDATA[12]</td></tr>

<tr><td>CELL_W[7].OUT_SEC_TMIN[1]</td><td>EMAC.HOSTRDDATA[13]</td></tr>

<tr><td>CELL_W[7].OUT_SEC_TMIN[2]</td><td>EMAC.HOSTRDDATA[14]</td></tr>

<tr><td>CELL_W[7].OUT_SEC_TMIN[3]</td><td>EMAC.HOSTRDDATA[15]</td></tr>

<tr><td>CELL_W[7].OUT_HALF0_BEL[0]</td><td>PPC.C405DSOCMCACHEABLE</td></tr>

<tr><td>CELL_W[7].OUT_HALF0_BEL[1]</td><td>PPC.C405DSOCMGUARDED</td></tr>

<tr><td>CELL_W[7].OUT_HALF0_BEL[2]</td><td>PPC.C405DSOCMSTRINGMULTIPLE</td></tr>

<tr><td>CELL_W[7].OUT_HALF0_BEL[3]</td><td>PPC.C405DSOCMU0ATTR</td></tr>

<tr><td>CELL_W[7].OUT_HALF0_BEL[4]</td><td>PPC.TSTC405APUEXEWDCNTO[0]</td></tr>

<tr><td>CELL_W[7].OUT_HALF0_BEL[5]</td><td>PPC.TSTC405APUEXEWDCNTO[1]</td></tr>

<tr><td>CELL_W[7].OUT_HALF0_BEL[6]</td><td>PPC.TSTC405APUMSRFE0O</td></tr>

<tr><td>CELL_W[7].OUT_HALF0_BEL[7]</td><td>PPC.TSTC405APUMSRFE1O</td></tr>

<tr><td>CELL_W[7].OUT_HALF1_BEL[0]</td><td>PPC.C405DSOCMCACHEABLE</td></tr>

<tr><td>CELL_W[7].OUT_HALF1_BEL[1]</td><td>PPC.C405DSOCMGUARDED</td></tr>

<tr><td>CELL_W[7].OUT_HALF1_BEL[2]</td><td>PPC.C405DSOCMSTRINGMULTIPLE</td></tr>

<tr><td>CELL_W[7].OUT_HALF1_BEL[3]</td><td>PPC.C405DSOCMU0ATTR</td></tr>

<tr><td>CELL_W[7].OUT_HALF1_BEL[4]</td><td>PPC.TSTC405APUEXEWDCNTO[0]</td></tr>

<tr><td>CELL_W[7].OUT_HALF1_BEL[5]</td><td>PPC.TSTC405APUEXEWDCNTO[1]</td></tr>

<tr><td>CELL_W[7].OUT_HALF1_BEL[6]</td><td>PPC.TSTC405APUMSRFE0O</td></tr>

<tr><td>CELL_W[7].OUT_HALF1_BEL[7]</td><td>PPC.TSTC405APUMSRFE1O</td></tr>

<tr><td>CELL_W[8].IMUX_SR_OPTINV[0]</td><td>EMAC.TIEEMAC0CONFIGVEC[49]</td></tr>

<tr><td>CELL_W[8].IMUX_SR_OPTINV[1]</td><td>EMAC.TIEEMAC0CONFIGVEC[50]</td></tr>

<tr><td>CELL_W[8].IMUX_SR_OPTINV[2]</td><td>EMAC.TIEEMAC0CONFIGVEC[51]</td></tr>

<tr><td>CELL_W[8].IMUX_SR_OPTINV[3]</td><td>EMAC.TIEEMAC0CONFIGVEC[52]</td></tr>

<tr><td>CELL_W[8].IMUX_CLK_OPTINV[0]</td><td>EMAC.EMAC0TIBUS[1]</td></tr>

<tr><td>CELL_W[8].IMUX_CE_OPTINV[0]</td><td>PPC.TIEPVRBIT[28]</td></tr>

<tr><td>CELL_W[8].IMUX_CE_OPTINV[1]</td><td>PPC.TIEPVRBIT[29]</td></tr>

<tr><td>CELL_W[8].IMUX_CE_OPTINV[2]</td><td>PPC.TIEPVRBIT[30]</td></tr>

<tr><td>CELL_W[8].IMUX_CE_OPTINV[3]</td><td>PPC.TIEPVRBIT[31]</td></tr>

<tr><td>CELL_W[8].IMUX_IMUX[0]</td><td>PPC.EXTDCRDBUSIN[28]</td></tr>

<tr><td>CELL_W[8].IMUX_IMUX[1]</td><td>PPC.EXTDCRDBUSIN[29]</td></tr>

<tr><td>CELL_W[8].IMUX_IMUX[2]</td><td>PPC.EXTDCRDBUSIN[30]</td></tr>

<tr><td>CELL_W[8].IMUX_IMUX[3]</td><td>PPC.EXTDCRDBUSIN[31]</td></tr>

<tr><td>CELL_W[8].IMUX_IMUX[4]</td><td>EMAC.CLIENTEMAC0PAUSEVAL[8]</td></tr>

<tr><td>CELL_W[8].IMUX_IMUX[5]</td><td>EMAC.CLIENTEMAC0PAUSEVAL[9]</td></tr>

<tr><td>CELL_W[8].IMUX_IMUX[6]</td><td>EMAC.CLIENTEMAC0PAUSEVAL[10]</td></tr>

<tr><td>CELL_W[8].IMUX_IMUX[7]</td><td>EMAC.CLIENTEMAC0PAUSEVAL[11]</td></tr>

<tr><td>CELL_W[8].IMUX_IMUX[8]</td><td>EMAC.PHYEMAC0RXCLKCORCNT[1]</td></tr>

<tr><td>CELL_W[8].IMUX_IMUX[9]</td><td>EMAC.PHYEMAC0RXCLKCORCNT[2]</td></tr>

<tr><td>CELL_W[8].IMUX_IMUX[10]</td><td>EMAC.PHYEMAC0RXBUFERR</td></tr>

<tr><td>CELL_W[8].IMUX_IMUX[11]</td><td>PPC.CPMC405PLBSAMPLECYCLEALT</td></tr>

<tr><td>CELL_W[8].IMUX_IMUX[12]</td><td>PPC.CPMC405PLBSYNCCLOCK</td></tr>

<tr><td>CELL_W[8].IMUX_IMUX[13]</td><td>PPC.TSTC405ISOCMABUSI[25]</td></tr>

<tr><td>CELL_W[8].IMUX_IMUX[14]</td><td>PPC.TSTC405ISOCMABUSI[26]</td></tr>

<tr><td>CELL_W[8].IMUX_IMUX[15]</td><td>PPC.TSTC405ISOCMABUSI[27]</td></tr>

<tr><td>CELL_W[8].IMUX_IMUX[16]</td><td>PPC.TSTC405ISOCMABUSI[28]</td></tr>

<tr><td>CELL_W[8].IMUX_IMUX[17]</td><td>PPC.TSTC405ISOCMABUSI[29]</td></tr>

<tr><td>CELL_W[8].OUT_BEST_TMIN[0]</td><td>PPC.EXTDCRDBUSOUT[28]</td></tr>

<tr><td>CELL_W[8].OUT_BEST_TMIN[1]</td><td>PPC.EXTDCRDBUSOUT[29]</td></tr>

<tr><td>CELL_W[8].OUT_BEST_TMIN[2]</td><td>PPC.EXTDCRDBUSOUT[30]</td></tr>

<tr><td>CELL_W[8].OUT_BEST_TMIN[3]</td><td>PPC.EXTDCRDBUSOUT[31]</td></tr>

<tr><td>CELL_W[8].OUT_BEST_TMIN[4]</td><td>PPC.C405DBGWBIAR[28]</td></tr>

<tr><td>CELL_W[8].OUT_BEST_TMIN[5]</td><td>PPC.C405DBGWBIAR[29]</td></tr>

<tr><td>CELL_W[8].OUT_BEST_TMIN[6]</td><td>PPC.C405DBGWBFULL</td></tr>

<tr><td>CELL_W[8].OUT_BEST_TMIN[7]</td><td>PPC.C405CPMCORESLEEPREQ</td></tr>

<tr><td>CELL_W[8].OUT_SEC_TMIN[0]</td><td>PPC.C405CPMMSRCE</td></tr>

<tr><td>CELL_W[8].OUT_SEC_TMIN[1]</td><td>PPC.C405CPMMSREE</td></tr>

<tr><td>CELL_W[8].OUT_SEC_TMIN[2]</td><td>PPC.C405CPMTIMERIRQ</td></tr>

<tr><td>CELL_W[8].OUT_SEC_TMIN[3]</td><td>PPC.C405CPMTIMERRESETREQ</td></tr>

<tr><td>CELL_W[8].OUT_SEC_TMIN[4]</td><td>EMAC.EMAC0CLIENTANINTERRUPT</td></tr>

<tr><td>CELL_W[8].OUT_HALF0_BEL[0]</td><td>PPC.TSTISOCMC405READDATAOUTO[60]</td></tr>

<tr><td>CELL_W[8].OUT_HALF0_BEL[1]</td><td>PPC.TSTISOCMC405READDATAOUTO[61]</td></tr>

<tr><td>CELL_W[8].OUT_HALF0_BEL[2]</td><td>PPC.TSTISOCMC405READDATAOUTO[62]</td></tr>

<tr><td>CELL_W[8].OUT_HALF0_BEL[3]</td><td>PPC.TSTISOCMC405READDATAOUTO[63]</td></tr>

<tr><td>CELL_W[8].OUT_HALF0_BEL[4]</td><td>PPC.TSTDSOCMC405RDDBUSO[28]</td></tr>

<tr><td>CELL_W[8].OUT_HALF0_BEL[5]</td><td>PPC.TSTDSOCMC405RDDBUSO[29]</td></tr>

<tr><td>CELL_W[8].OUT_HALF0_BEL[6]</td><td>PPC.TSTDSOCMC405RDDBUSO[30]</td></tr>

<tr><td>CELL_W[8].OUT_HALF0_BEL[7]</td><td>PPC.TSTDSOCMC405RDDBUSO[31]</td></tr>

<tr><td>CELL_W[8].OUT_HALF1_BEL[0]</td><td>PPC.TSTISOCMC405READDATAOUTO[60]</td></tr>

<tr><td>CELL_W[8].OUT_HALF1_BEL[1]</td><td>PPC.TSTISOCMC405READDATAOUTO[61]</td></tr>

<tr><td>CELL_W[8].OUT_HALF1_BEL[2]</td><td>PPC.TSTISOCMC405READDATAOUTO[62]</td></tr>

<tr><td>CELL_W[8].OUT_HALF1_BEL[3]</td><td>PPC.TSTISOCMC405READDATAOUTO[63]</td></tr>

<tr><td>CELL_W[8].OUT_HALF1_BEL[4]</td><td>PPC.TSTDSOCMC405RDDBUSO[28]</td></tr>

<tr><td>CELL_W[8].OUT_HALF1_BEL[5]</td><td>PPC.TSTDSOCMC405RDDBUSO[29]</td></tr>

<tr><td>CELL_W[8].OUT_HALF1_BEL[6]</td><td>PPC.TSTDSOCMC405RDDBUSO[30]</td></tr>

<tr><td>CELL_W[8].OUT_HALF1_BEL[7]</td><td>PPC.TSTDSOCMC405RDDBUSO[31]</td></tr>

<tr><td>CELL_W[9].IMUX_SR_OPTINV[0]</td><td>EMAC.TIEEMAC0CONFIGVEC[53]</td></tr>

<tr><td>CELL_W[9].IMUX_SR_OPTINV[1]</td><td>EMAC.TIEEMAC0CONFIGVEC[54]</td></tr>

<tr><td>CELL_W[9].IMUX_SR_OPTINV[2]</td><td>EMAC.TIEEMAC0CONFIGVEC[55]</td></tr>

<tr><td>CELL_W[9].IMUX_SR_OPTINV[3]</td><td>EMAC.TIEEMAC0CONFIGVEC[56]</td></tr>

<tr><td>CELL_W[9].IMUX_CLK_OPTINV[0]</td><td>EMAC.PHYEMAC0MCLKIN</td></tr>

<tr><td>CELL_W[9].IMUX_CE_OPTINV[0]</td><td>PPC.LSSDSCANIN[0]</td></tr>

<tr><td>CELL_W[9].IMUX_CE_OPTINV[1]</td><td>PPC.LSSDSCANIN[1]</td></tr>

<tr><td>CELL_W[9].IMUX_CE_OPTINV[2]</td><td>PPC.LSSDSCANIN[2]</td></tr>

<tr><td>CELL_W[9].IMUX_CE_OPTINV[3]</td><td>PPC.LSSDSCANIN[3]</td></tr>

<tr><td>CELL_W[9].IMUX_IMUX[0]</td><td>PPC.EXTDCRDBUSIN[24]</td></tr>

<tr><td>CELL_W[9].IMUX_IMUX[1]</td><td>PPC.EXTDCRDBUSIN[25]</td></tr>

<tr><td>CELL_W[9].IMUX_IMUX[2]</td><td>PPC.EXTDCRDBUSIN[26]</td></tr>

<tr><td>CELL_W[9].IMUX_IMUX[3]</td><td>PPC.EXTDCRDBUSIN[27]</td></tr>

<tr><td>CELL_W[9].IMUX_IMUX[4]</td><td>PPC.RSTC405RESETCORE</td></tr>

<tr><td>CELL_W[9].IMUX_IMUX[5]</td><td>PPC.RSTC405RESETCHIP</td></tr>

<tr><td>CELL_W[9].IMUX_IMUX[6]</td><td>PPC.RSTC405RESETSYS</td></tr>

<tr><td>CELL_W[9].IMUX_IMUX[7]</td><td>PPC.TIEC405CLOCKENABLE</td></tr>

<tr><td>CELL_W[9].IMUX_IMUX[8]</td><td>PPC.TIEC405DUTYENABLE</td></tr>

<tr><td>CELL_W[9].IMUX_IMUX[9]</td><td>EMAC.TIEEMAC0CONFIGVEC[73]</td></tr>

<tr><td>CELL_W[9].IMUX_IMUX[10]</td><td>EMAC.TIEEMAC0CONFIGVEC[74]</td></tr>

<tr><td>CELL_W[9].IMUX_IMUX[11]</td><td>EMAC.TIEEMAC0CONFIGVEC[75]</td></tr>

<tr><td>CELL_W[9].IMUX_IMUX[12]</td><td>EMAC.TIEEMAC0CONFIGVEC[76]</td></tr>

<tr><td>CELL_W[9].IMUX_IMUX[13]</td><td>PPC.LSSDCE1C1</td></tr>

<tr><td>CELL_W[9].IMUX_IMUX[14]</td><td>PPC.LSSDCE1CA1</td></tr>

<tr><td>CELL_W[9].IMUX_IMUX[15]</td><td>PPC.TSTC405ISOCMABUSI[20]</td></tr>

<tr><td>CELL_W[9].IMUX_IMUX[16]</td><td>PPC.TSTC405ISOCMABUSI[21]</td></tr>

<tr><td>CELL_W[9].IMUX_IMUX[17]</td><td>PPC.TSTC405ISOCMABUSI[22]</td></tr>

<tr><td>CELL_W[9].IMUX_IMUX[18]</td><td>PPC.TSTC405ISOCMABUSI[23]</td></tr>

<tr><td>CELL_W[9].IMUX_IMUX[19]</td><td>PPC.TSTC405ISOCMABUSI[24]</td></tr>

<tr><td>CELL_W[9].OUT_BEST_TMIN[0]</td><td>PPC.EXTDCRDBUSOUT[24]</td></tr>

<tr><td>CELL_W[9].OUT_BEST_TMIN[1]</td><td>PPC.EXTDCRDBUSOUT[25]</td></tr>

<tr><td>CELL_W[9].OUT_BEST_TMIN[2]</td><td>PPC.EXTDCRDBUSOUT[26]</td></tr>

<tr><td>CELL_W[9].OUT_BEST_TMIN[3]</td><td>PPC.EXTDCRDBUSOUT[27]</td></tr>

<tr><td>CELL_W[9].OUT_BEST_TMIN[4]</td><td>PPC.C405DBGWBIAR[24]</td></tr>

<tr><td>CELL_W[9].OUT_BEST_TMIN[5]</td><td>PPC.C405DBGWBIAR[25]</td></tr>

<tr><td>CELL_W[9].OUT_BEST_TMIN[6]</td><td>PPC.C405DBGWBIAR[26]</td></tr>

<tr><td>CELL_W[9].OUT_BEST_TMIN[7]</td><td>PPC.C405DBGWBIAR[27]</td></tr>

<tr><td>CELL_W[9].OUT_SEC_TMIN[0]</td><td>PPC.C405XXXMACHINECHECK</td></tr>

<tr><td>CELL_W[9].OUT_SEC_TMIN[1]</td><td>PPC.C405RSTCHIPRESETREQ</td></tr>

<tr><td>CELL_W[9].OUT_SEC_TMIN[2]</td><td>PPC.C405RSTCORERESETREQ</td></tr>

<tr><td>CELL_W[9].OUT_SEC_TMIN[3]</td><td>PPC.C405RSTSYSRESETREQ</td></tr>

<tr><td>CELL_W[9].OUT_SEC_TMIN[4]</td><td>EMAC.EMAC0PHYENCOMMAALIGN</td></tr>

<tr><td>CELL_W[9].OUT_HALF0_BEL[0]</td><td>PPC.TSTISOCMC405READDATAOUTO[56]</td></tr>

<tr><td>CELL_W[9].OUT_HALF0_BEL[1]</td><td>PPC.TSTISOCMC405READDATAOUTO[57]</td></tr>

<tr><td>CELL_W[9].OUT_HALF0_BEL[2]</td><td>PPC.TSTISOCMC405READDATAOUTO[58]</td></tr>

<tr><td>CELL_W[9].OUT_HALF0_BEL[3]</td><td>PPC.TSTISOCMC405READDATAOUTO[59]</td></tr>

<tr><td>CELL_W[9].OUT_HALF0_BEL[4]</td><td>PPC.TSTDSOCMC405RDDBUSO[24]</td></tr>

<tr><td>CELL_W[9].OUT_HALF0_BEL[5]</td><td>PPC.TSTDSOCMC405RDDBUSO[25]</td></tr>

<tr><td>CELL_W[9].OUT_HALF0_BEL[6]</td><td>PPC.TSTDSOCMC405RDDBUSO[26]</td></tr>

<tr><td>CELL_W[9].OUT_HALF0_BEL[7]</td><td>PPC.TSTDSOCMC405RDDBUSO[27]</td></tr>

<tr><td>CELL_W[9].OUT_HALF1_BEL[0]</td><td>PPC.TSTISOCMC405READDATAOUTO[56]</td></tr>

<tr><td>CELL_W[9].OUT_HALF1_BEL[1]</td><td>PPC.TSTISOCMC405READDATAOUTO[57]</td></tr>

<tr><td>CELL_W[9].OUT_HALF1_BEL[2]</td><td>PPC.TSTISOCMC405READDATAOUTO[58]</td></tr>

<tr><td>CELL_W[9].OUT_HALF1_BEL[3]</td><td>PPC.TSTISOCMC405READDATAOUTO[59]</td></tr>

<tr><td>CELL_W[9].OUT_HALF1_BEL[4]</td><td>PPC.TSTDSOCMC405RDDBUSO[24]</td></tr>

<tr><td>CELL_W[9].OUT_HALF1_BEL[5]</td><td>PPC.TSTDSOCMC405RDDBUSO[25]</td></tr>

<tr><td>CELL_W[9].OUT_HALF1_BEL[6]</td><td>PPC.TSTDSOCMC405RDDBUSO[26]</td></tr>

<tr><td>CELL_W[9].OUT_HALF1_BEL[7]</td><td>PPC.TSTDSOCMC405RDDBUSO[27]</td></tr>

<tr><td>CELL_W[10].IMUX_SR_OPTINV[0]</td><td>EMAC.TIEEMAC0CONFIGVEC[57]</td></tr>

<tr><td>CELL_W[10].IMUX_SR_OPTINV[1]</td><td>EMAC.TIEEMAC0CONFIGVEC[58]</td></tr>

<tr><td>CELL_W[10].IMUX_SR_OPTINV[2]</td><td>EMAC.TIEEMAC0CONFIGVEC[59]</td></tr>

<tr><td>CELL_W[10].IMUX_SR_OPTINV[3]</td><td>EMAC.TIEEMAC0CONFIGVEC[60]</td></tr>

<tr><td>CELL_W[10].IMUX_CLK_OPTINV[0]</td><td>EMAC.CLIENTEMAC0RXCLIENTCLKIN</td></tr>

<tr><td>CELL_W[10].IMUX_CE_OPTINV[0]</td><td>PPC.LSSDSCANIN[4]</td></tr>

<tr><td>CELL_W[10].IMUX_CE_OPTINV[1]</td><td>PPC.LSSDSCANIN[5]</td></tr>

<tr><td>CELL_W[10].IMUX_CE_OPTINV[2]</td><td>PPC.LSSDSCANIN[6]</td></tr>

<tr><td>CELL_W[10].IMUX_CE_OPTINV[3]</td><td>PPC.LSSDSCANIN[7]</td></tr>

<tr><td>CELL_W[10].IMUX_IMUX[0]</td><td>PPC.EXTDCRDBUSIN[20]</td></tr>

<tr><td>CELL_W[10].IMUX_IMUX[1]</td><td>PPC.EXTDCRDBUSIN[21]</td></tr>

<tr><td>CELL_W[10].IMUX_IMUX[2]</td><td>PPC.EXTDCRDBUSIN[22]</td></tr>

<tr><td>CELL_W[10].IMUX_IMUX[3]</td><td>PPC.EXTDCRDBUSIN[23]</td></tr>

<tr><td>CELL_W[10].IMUX_IMUX[4]</td><td>EMAC.CLIENTEMAC0DCMLOCKED</td></tr>

<tr><td>CELL_W[10].IMUX_IMUX[5]</td><td>EMAC.TIEEMAC0CONFIGVEC[77]</td></tr>

<tr><td>CELL_W[10].IMUX_IMUX[6]</td><td>EMAC.TIEEMAC0CONFIGVEC[78]</td></tr>

<tr><td>CELL_W[10].IMUX_IMUX[7]</td><td>EMAC.TIEEMAC0CONFIGVEC[79]</td></tr>

<tr><td>CELL_W[10].IMUX_IMUX[8]</td><td>EMAC.TIEEMAC0CONFIGVEC[61]</td></tr>

<tr><td>CELL_W[10].IMUX_IMUX[9]</td><td>EMAC.TIEEMAC0CONFIGVEC[62]</td></tr>

<tr><td>CELL_W[10].IMUX_IMUX[10]</td><td>EMAC.TSTSIEMACI[6]</td></tr>

<tr><td>CELL_W[10].IMUX_IMUX[11]</td><td>PPC.TSTCPUCLKENI</td></tr>

<tr><td>CELL_W[10].IMUX_IMUX[12]</td><td>PPC.TSTCLKINACTI</td></tr>

<tr><td>CELL_W[10].IMUX_IMUX[13]</td><td>PPC.TSTTIMERENI</td></tr>

<tr><td>CELL_W[10].IMUX_IMUX[14]</td><td>PPC.TSTJTAGENI</td></tr>

<tr><td>CELL_W[10].IMUX_IMUX[15]</td><td>PPC.TSTRESETCOREI</td></tr>

<tr><td>CELL_W[10].IMUX_IMUX[16]</td><td>PPC.TSTC405ISOCMABUSI[16]</td></tr>

<tr><td>CELL_W[10].IMUX_IMUX[17]</td><td>PPC.TSTC405ISOCMABUSI[17]</td></tr>

<tr><td>CELL_W[10].IMUX_IMUX[18]</td><td>PPC.TSTC405ISOCMABUSI[18]</td></tr>

<tr><td>CELL_W[10].IMUX_IMUX[19]</td><td>PPC.TSTC405ISOCMABUSI[19]</td></tr>

<tr><td>CELL_W[10].OUT_BEST_TMIN[0]</td><td>PPC.EXTDCRDBUSOUT[20]</td></tr>

<tr><td>CELL_W[10].OUT_BEST_TMIN[1]</td><td>PPC.EXTDCRDBUSOUT[21]</td></tr>

<tr><td>CELL_W[10].OUT_BEST_TMIN[2]</td><td>PPC.EXTDCRDBUSOUT[22]</td></tr>

<tr><td>CELL_W[10].OUT_BEST_TMIN[3]</td><td>PPC.EXTDCRDBUSOUT[23]</td></tr>

<tr><td>CELL_W[10].OUT_BEST_TMIN[4]</td><td>PPC.C405DBGWBIAR[20]</td></tr>

<tr><td>CELL_W[10].OUT_BEST_TMIN[5]</td><td>PPC.C405DBGWBIAR[21]</td></tr>

<tr><td>CELL_W[10].OUT_BEST_TMIN[6]</td><td>PPC.C405DBGWBIAR[22]</td></tr>

<tr><td>CELL_W[10].OUT_BEST_TMIN[7]</td><td>PPC.C405DBGWBIAR[23]</td></tr>

<tr><td>CELL_W[10].OUT_SEC_TMIN[0]</td><td>PPC.TSTDCRC405DBUSINO[16]</td></tr>

<tr><td>CELL_W[10].OUT_SEC_TMIN[1]</td><td>PPC.TSTDCRC405DBUSINO[17]</td></tr>

<tr><td>CELL_W[10].OUT_SEC_TMIN[2]</td><td>PPC.TSTDCRC405DBUSINO[18]</td></tr>

<tr><td>CELL_W[10].OUT_SEC_TMIN[3]</td><td>PPC.TSTDCRC405DBUSINO[19]</td></tr>

<tr><td>CELL_W[10].OUT_SEC_TMIN[4]</td><td>EMAC.EMAC0PHYPOWERDOWN</td></tr>

<tr><td>CELL_W[10].OUT_HALF0_BEL[0]</td><td>PPC.TSTISOCMC405READDATAOUTO[52]</td></tr>

<tr><td>CELL_W[10].OUT_HALF0_BEL[1]</td><td>PPC.TSTISOCMC405READDATAOUTO[53]</td></tr>

<tr><td>CELL_W[10].OUT_HALF0_BEL[2]</td><td>PPC.TSTISOCMC405READDATAOUTO[54]</td></tr>

<tr><td>CELL_W[10].OUT_HALF0_BEL[3]</td><td>PPC.TSTISOCMC405READDATAOUTO[55]</td></tr>

<tr><td>CELL_W[10].OUT_HALF0_BEL[4]</td><td>PPC.TSTDSOCMC405RDDBUSO[20]</td></tr>

<tr><td>CELL_W[10].OUT_HALF0_BEL[5]</td><td>PPC.TSTDSOCMC405RDDBUSO[21]</td></tr>

<tr><td>CELL_W[10].OUT_HALF0_BEL[6]</td><td>PPC.TSTDSOCMC405RDDBUSO[22]</td></tr>

<tr><td>CELL_W[10].OUT_HALF0_BEL[7]</td><td>PPC.TSTDSOCMC405RDDBUSO[23]</td></tr>

<tr><td>CELL_W[10].OUT_HALF1_BEL[0]</td><td>PPC.TSTISOCMC405READDATAOUTO[52]</td></tr>

<tr><td>CELL_W[10].OUT_HALF1_BEL[1]</td><td>PPC.TSTISOCMC405READDATAOUTO[53]</td></tr>

<tr><td>CELL_W[10].OUT_HALF1_BEL[2]</td><td>PPC.TSTISOCMC405READDATAOUTO[54]</td></tr>

<tr><td>CELL_W[10].OUT_HALF1_BEL[3]</td><td>PPC.TSTISOCMC405READDATAOUTO[55]</td></tr>

<tr><td>CELL_W[10].OUT_HALF1_BEL[4]</td><td>PPC.TSTDSOCMC405RDDBUSO[20]</td></tr>

<tr><td>CELL_W[10].OUT_HALF1_BEL[5]</td><td>PPC.TSTDSOCMC405RDDBUSO[21]</td></tr>

<tr><td>CELL_W[10].OUT_HALF1_BEL[6]</td><td>PPC.TSTDSOCMC405RDDBUSO[22]</td></tr>

<tr><td>CELL_W[10].OUT_HALF1_BEL[7]</td><td>PPC.TSTDSOCMC405RDDBUSO[23]</td></tr>

<tr><td>CELL_W[11].IMUX_SR_OPTINV[0]</td><td>PPC.BISTCE0LOADIN</td></tr>

<tr><td>CELL_W[11].IMUX_SR_OPTINV[1]</td><td>PPC.C405TESTRESERVE1</td></tr>

<tr><td>CELL_W[11].IMUX_SR_OPTINV[2]</td><td>PPC.C405TESTRESERVE2</td></tr>

<tr><td>CELL_W[11].IMUX_SR_OPTINV[3]</td><td>EMAC.TIEEMAC1CONFIGVEC[61]</td></tr>

<tr><td>CELL_W[11].IMUX_CLK_OPTINV[0]</td><td>EMAC.CLIENTEMAC0TXGMIIMIICLKIN</td></tr>

<tr><td>CELL_W[11].IMUX_CE_OPTINV[0]</td><td>PPC.LSSDSCANIN[8]</td></tr>

<tr><td>CELL_W[11].IMUX_CE_OPTINV[1]</td><td>PPC.LSSDSCANIN[9]</td></tr>

<tr><td>CELL_W[11].IMUX_CE_OPTINV[2]</td><td>PPC.LSSDSCANIN[10]</td></tr>

<tr><td>CELL_W[11].IMUX_CE_OPTINV[3]</td><td>PPC.LSSDSCANIN[11]</td></tr>

<tr><td>CELL_W[11].IMUX_IMUX[0]</td><td>PPC.EXTDCRDBUSIN[16]</td></tr>

<tr><td>CELL_W[11].IMUX_IMUX[1]</td><td>PPC.EXTDCRDBUSIN[17]</td></tr>

<tr><td>CELL_W[11].IMUX_IMUX[2]</td><td>PPC.EXTDCRDBUSIN[18]</td></tr>

<tr><td>CELL_W[11].IMUX_IMUX[3]</td><td>PPC.EXTDCRDBUSIN[19]</td></tr>

<tr><td>CELL_W[11].IMUX_IMUX[4]</td><td>PPC.CPMC405SYNCBYPASS</td></tr>

<tr><td>CELL_W[11].IMUX_IMUX[5]</td><td>PPC.TSTC405DSOCMABUSI[12]</td></tr>

<tr><td>CELL_W[11].IMUX_IMUX[6]</td><td>PPC.TSTC405DSOCMABUSI[13]</td></tr>

<tr><td>CELL_W[11].IMUX_IMUX[7]</td><td>PPC.TSTC405DSOCMABUSI[14]</td></tr>

<tr><td>CELL_W[11].IMUX_IMUX[8]</td><td>PPC.TSTC405DSOCMABUSI[15]</td></tr>

<tr><td>CELL_W[11].IMUX_IMUX[9]</td><td>PPC.TSTRESETCHIPI</td></tr>

<tr><td>CELL_W[11].IMUX_IMUX[10]</td><td>PPC.TSTRESETSYSI</td></tr>

<tr><td>CELL_W[11].IMUX_IMUX[11]</td><td>PPC.TSTC405ISOCMABUSI[12]</td></tr>

<tr><td>CELL_W[11].IMUX_IMUX[12]</td><td>PPC.TSTC405ISOCMABUSI[13]</td></tr>

<tr><td>CELL_W[11].IMUX_IMUX[13]</td><td>PPC.TSTC405ISOCMABUSI[14]</td></tr>

<tr><td>CELL_W[11].IMUX_IMUX[14]</td><td>PPC.TSTC405ISOCMABUSI[15]</td></tr>

<tr><td>CELL_W[11].OUT_BEST_TMIN[0]</td><td>PPC.EXTDCRDBUSOUT[16]</td></tr>

<tr><td>CELL_W[11].OUT_BEST_TMIN[1]</td><td>PPC.EXTDCRDBUSOUT[17]</td></tr>

<tr><td>CELL_W[11].OUT_BEST_TMIN[2]</td><td>PPC.EXTDCRDBUSOUT[18]</td></tr>

<tr><td>CELL_W[11].OUT_BEST_TMIN[3]</td><td>PPC.EXTDCRDBUSOUT[19]</td></tr>

<tr><td>CELL_W[11].OUT_BEST_TMIN[4]</td><td>PPC.C405DBGWBIAR[16]</td></tr>

<tr><td>CELL_W[11].OUT_BEST_TMIN[5]</td><td>PPC.C405DBGWBIAR[17]</td></tr>

<tr><td>CELL_W[11].OUT_BEST_TMIN[6]</td><td>PPC.C405DBGWBIAR[18]</td></tr>

<tr><td>CELL_W[11].OUT_BEST_TMIN[7]</td><td>PPC.C405DBGWBIAR[19]</td></tr>

<tr><td>CELL_W[11].OUT_SEC_TMIN[0]</td><td>PPC.TSTDCRC405DBUSINO[12]</td></tr>

<tr><td>CELL_W[11].OUT_SEC_TMIN[1]</td><td>PPC.TSTDCRC405DBUSINO[13]</td></tr>

<tr><td>CELL_W[11].OUT_SEC_TMIN[2]</td><td>PPC.TSTDCRC405DBUSINO[14]</td></tr>

<tr><td>CELL_W[11].OUT_SEC_TMIN[3]</td><td>PPC.TSTDCRC405DBUSINO[15]</td></tr>

<tr><td>CELL_W[11].OUT_HALF0_BEL[0]</td><td>PPC.TSTISOCMC405READDATAOUTO[48]</td></tr>

<tr><td>CELL_W[11].OUT_HALF0_BEL[1]</td><td>PPC.TSTISOCMC405READDATAOUTO[49]</td></tr>

<tr><td>CELL_W[11].OUT_HALF0_BEL[2]</td><td>PPC.TSTISOCMC405READDATAOUTO[50]</td></tr>

<tr><td>CELL_W[11].OUT_HALF0_BEL[3]</td><td>PPC.TSTISOCMC405READDATAOUTO[51]</td></tr>

<tr><td>CELL_W[11].OUT_HALF0_BEL[4]</td><td>PPC.TSTDSOCMC405RDDBUSO[16]</td></tr>

<tr><td>CELL_W[11].OUT_HALF0_BEL[5]</td><td>PPC.TSTDSOCMC405RDDBUSO[17]</td></tr>

<tr><td>CELL_W[11].OUT_HALF0_BEL[6]</td><td>PPC.TSTDSOCMC405RDDBUSO[18]</td></tr>

<tr><td>CELL_W[11].OUT_HALF0_BEL[7]</td><td>PPC.TSTDSOCMC405RDDBUSO[19]</td></tr>

<tr><td>CELL_W[11].OUT_HALF1_BEL[0]</td><td>PPC.TSTISOCMC405READDATAOUTO[48]</td></tr>

<tr><td>CELL_W[11].OUT_HALF1_BEL[1]</td><td>PPC.TSTISOCMC405READDATAOUTO[49]</td></tr>

<tr><td>CELL_W[11].OUT_HALF1_BEL[2]</td><td>PPC.TSTISOCMC405READDATAOUTO[50]</td></tr>

<tr><td>CELL_W[11].OUT_HALF1_BEL[3]</td><td>PPC.TSTISOCMC405READDATAOUTO[51]</td></tr>

<tr><td>CELL_W[11].OUT_HALF1_BEL[4]</td><td>PPC.TSTDSOCMC405RDDBUSO[16]</td></tr>

<tr><td>CELL_W[11].OUT_HALF1_BEL[5]</td><td>PPC.TSTDSOCMC405RDDBUSO[17]</td></tr>

<tr><td>CELL_W[11].OUT_HALF1_BEL[6]</td><td>PPC.TSTDSOCMC405RDDBUSO[18]</td></tr>

<tr><td>CELL_W[11].OUT_HALF1_BEL[7]</td><td>PPC.TSTDSOCMC405RDDBUSO[19]</td></tr>

<tr><td>CELL_W[12].IMUX_SR_OPTINV[0]</td><td>EMAC.TIEEMAC1CONFIGVEC[60]</td></tr>

<tr><td>CELL_W[12].IMUX_SR_OPTINV[1]</td><td>EMAC.TIEEMAC1CONFIGVEC[59]</td></tr>

<tr><td>CELL_W[12].IMUX_SR_OPTINV[2]</td><td>EMAC.TIEEMAC1CONFIGVEC[58]</td></tr>

<tr><td>CELL_W[12].IMUX_SR_OPTINV[3]</td><td>EMAC.TIEEMAC1CONFIGVEC[57]</td></tr>

<tr><td>CELL_W[12].IMUX_CLK_OPTINV[0]</td><td>EMAC.CLIENTEMAC0TXCLIENTCLKIN</td></tr>

<tr><td>CELL_W[12].IMUX_CE_OPTINV[0]</td><td>PPC.LSSDSCANIN[12]</td></tr>

<tr><td>CELL_W[12].IMUX_CE_OPTINV[1]</td><td>PPC.LSSDSCANIN[13]</td></tr>

<tr><td>CELL_W[12].IMUX_CE_OPTINV[2]</td><td>PPC.LSSDSCANIN[14]</td></tr>

<tr><td>CELL_W[12].IMUX_CE_OPTINV[3]</td><td>PPC.LSSDSCANIN[15]</td></tr>

<tr><td>CELL_W[12].IMUX_IMUX[0]</td><td>PPC.EXTDCRDBUSIN[12]</td></tr>

<tr><td>CELL_W[12].IMUX_IMUX[1]</td><td>PPC.EXTDCRDBUSIN[13]</td></tr>

<tr><td>CELL_W[12].IMUX_IMUX[2]</td><td>PPC.EXTDCRDBUSIN[14]</td></tr>

<tr><td>CELL_W[12].IMUX_IMUX[3]</td><td>PPC.EXTDCRDBUSIN[15]</td></tr>

<tr><td>CELL_W[12].IMUX_IMUX[4]</td><td>EMAC.TIEEMAC1CONFIGVEC[62]</td></tr>

<tr><td>CELL_W[12].IMUX_IMUX[5]</td><td>PPC.LSSDCE1CRAM</td></tr>

<tr><td>CELL_W[12].IMUX_IMUX[6]</td><td>PPC.LSSDCE1C3BIST</td></tr>

<tr><td>CELL_W[12].IMUX_IMUX[7]</td><td>PPC.CPMC405PLBSAMPLECYCLE</td></tr>

<tr><td>CELL_W[12].IMUX_IMUX[8]</td><td>PPC.TSTC405DSOCMABUSI[8]</td></tr>

<tr><td>CELL_W[12].IMUX_IMUX[9]</td><td>PPC.TSTC405DSOCMABUSI[9]</td></tr>

<tr><td>CELL_W[12].IMUX_IMUX[10]</td><td>PPC.TSTC405DSOCMABUSI[10]</td></tr>

<tr><td>CELL_W[12].IMUX_IMUX[11]</td><td>PPC.TSTC405DSOCMABUSI[11]</td></tr>

<tr><td>CELL_W[12].IMUX_IMUX[12]</td><td>PPC.TSTC405ISOCMABUSI[8]</td></tr>

<tr><td>CELL_W[12].IMUX_IMUX[13]</td><td>PPC.TSTC405ISOCMABUSI[9]</td></tr>

<tr><td>CELL_W[12].IMUX_IMUX[14]</td><td>PPC.TSTC405ISOCMABUSI[10]</td></tr>

<tr><td>CELL_W[12].IMUX_IMUX[15]</td><td>PPC.TSTC405ISOCMABUSI[11]</td></tr>

<tr><td>CELL_W[12].OUT_BEST_TMIN[0]</td><td>PPC.EXTDCRDBUSOUT[12]</td></tr>

<tr><td>CELL_W[12].OUT_BEST_TMIN[1]</td><td>PPC.EXTDCRDBUSOUT[13]</td></tr>

<tr><td>CELL_W[12].OUT_BEST_TMIN[2]</td><td>PPC.EXTDCRDBUSOUT[14]</td></tr>

<tr><td>CELL_W[12].OUT_BEST_TMIN[3]</td><td>PPC.EXTDCRDBUSOUT[15]</td></tr>

<tr><td>CELL_W[12].OUT_BEST_TMIN[4]</td><td>PPC.EXTDCRREAD</td></tr>

<tr><td>CELL_W[12].OUT_BEST_TMIN[5]</td><td>PPC.EXTDCRWRITE</td></tr>

<tr><td>CELL_W[12].OUT_BEST_TMIN[6]</td><td>PPC.C405DBGMSRWE</td></tr>

<tr><td>CELL_W[12].OUT_BEST_TMIN[7]</td><td>PPC.C405DBGWBIAR[12]</td></tr>

<tr><td>CELL_W[12].OUT_SEC_TMIN[0]</td><td>PPC.C405DBGWBIAR[13]</td></tr>

<tr><td>CELL_W[12].OUT_SEC_TMIN[1]</td><td>PPC.C405DBGWBIAR[14]</td></tr>

<tr><td>CELL_W[12].OUT_SEC_TMIN[2]</td><td>PPC.C405DBGWBIAR[15]</td></tr>

<tr><td>CELL_W[12].OUT_SEC_TMIN[3]</td><td>PPC.C405DBGLOADDATAONAPUDBUS</td></tr>

<tr><td>CELL_W[12].OUT_HALF0_BEL[0]</td><td>PPC.TSTISOCMC405READDATAOUTO[44]</td></tr>

<tr><td>CELL_W[12].OUT_HALF0_BEL[1]</td><td>PPC.TSTISOCMC405READDATAOUTO[45]</td></tr>

<tr><td>CELL_W[12].OUT_HALF0_BEL[2]</td><td>PPC.TSTISOCMC405READDATAOUTO[46]</td></tr>

<tr><td>CELL_W[12].OUT_HALF0_BEL[3]</td><td>PPC.TSTISOCMC405READDATAOUTO[47]</td></tr>

<tr><td>CELL_W[12].OUT_HALF0_BEL[4]</td><td>PPC.TSTDSOCMC405RDDBUSO[12]</td></tr>

<tr><td>CELL_W[12].OUT_HALF0_BEL[5]</td><td>PPC.TSTDSOCMC405RDDBUSO[13]</td></tr>

<tr><td>CELL_W[12].OUT_HALF0_BEL[6]</td><td>PPC.TSTDSOCMC405RDDBUSO[14]</td></tr>

<tr><td>CELL_W[12].OUT_HALF0_BEL[7]</td><td>PPC.TSTDSOCMC405RDDBUSO[15]</td></tr>

<tr><td>CELL_W[12].OUT_HALF1_BEL[0]</td><td>PPC.TSTISOCMC405READDATAOUTO[44]</td></tr>

<tr><td>CELL_W[12].OUT_HALF1_BEL[1]</td><td>PPC.TSTISOCMC405READDATAOUTO[45]</td></tr>

<tr><td>CELL_W[12].OUT_HALF1_BEL[2]</td><td>PPC.TSTISOCMC405READDATAOUTO[46]</td></tr>

<tr><td>CELL_W[12].OUT_HALF1_BEL[3]</td><td>PPC.TSTISOCMC405READDATAOUTO[47]</td></tr>

<tr><td>CELL_W[12].OUT_HALF1_BEL[4]</td><td>PPC.TSTDSOCMC405RDDBUSO[12]</td></tr>

<tr><td>CELL_W[12].OUT_HALF1_BEL[5]</td><td>PPC.TSTDSOCMC405RDDBUSO[13]</td></tr>

<tr><td>CELL_W[12].OUT_HALF1_BEL[6]</td><td>PPC.TSTDSOCMC405RDDBUSO[14]</td></tr>

<tr><td>CELL_W[12].OUT_HALF1_BEL[7]</td><td>PPC.TSTDSOCMC405RDDBUSO[15]</td></tr>

<tr><td>CELL_W[13].IMUX_SR_OPTINV[0]</td><td>EMAC.TIEEMAC1CONFIGVEC[56]</td></tr>

<tr><td>CELL_W[13].IMUX_SR_OPTINV[1]</td><td>EMAC.TIEEMAC1CONFIGVEC[55]</td></tr>

<tr><td>CELL_W[13].IMUX_SR_OPTINV[2]</td><td>EMAC.TIEEMAC1CONFIGVEC[54]</td></tr>

<tr><td>CELL_W[13].IMUX_SR_OPTINV[3]</td><td>EMAC.TIEEMAC1CONFIGVEC[53]</td></tr>

<tr><td>CELL_W[13].IMUX_CLK_OPTINV[0]</td><td>EMAC.PHYEMAC0MIITXCLK</td></tr>

<tr><td>CELL_W[13].IMUX_CE_OPTINV[0]</td><td>PPC.TIEPVRBIT[8]</td></tr>

<tr><td>CELL_W[13].IMUX_CE_OPTINV[1]</td><td>PPC.TIEPVRBIT[9]</td></tr>

<tr><td>CELL_W[13].IMUX_CE_OPTINV[2]</td><td>PPC.TIEPVRBIT[10]</td></tr>

<tr><td>CELL_W[13].IMUX_CE_OPTINV[3]</td><td>PPC.TIEPVRBIT[11]</td></tr>

<tr><td>CELL_W[13].IMUX_IMUX[0]</td><td>PPC.EXTDCRDBUSIN[8]</td></tr>

<tr><td>CELL_W[13].IMUX_IMUX[1]</td><td>PPC.EXTDCRDBUSIN[9]</td></tr>

<tr><td>CELL_W[13].IMUX_IMUX[2]</td><td>PPC.EXTDCRDBUSIN[10]</td></tr>

<tr><td>CELL_W[13].IMUX_IMUX[3]</td><td>PPC.EXTDCRDBUSIN[11]</td></tr>

<tr><td>CELL_W[13].IMUX_IMUX[4]</td><td>EMAC.TIEEMAC1CONFIGVEC[73]</td></tr>

<tr><td>CELL_W[13].IMUX_IMUX[5]</td><td>EMAC.TIEEMAC1CONFIGVEC[74]</td></tr>

<tr><td>CELL_W[13].IMUX_IMUX[6]</td><td>EMAC.TIEEMAC1CONFIGVEC[75]</td></tr>

<tr><td>CELL_W[13].IMUX_IMUX[7]</td><td>EMAC.TIEEMAC1CONFIGVEC[76]</td></tr>

<tr><td>CELL_W[13].IMUX_IMUX[8]</td><td>PPC.TSTC405DSOCMABUSI[4]</td></tr>

<tr><td>CELL_W[13].IMUX_IMUX[9]</td><td>PPC.TSTC405DSOCMABUSI[5]</td></tr>

<tr><td>CELL_W[13].IMUX_IMUX[10]</td><td>PPC.TSTC405DSOCMABUSI[6]</td></tr>

<tr><td>CELL_W[13].IMUX_IMUX[11]</td><td>PPC.TSTC405DSOCMABUSI[7]</td></tr>

<tr><td>CELL_W[13].IMUX_IMUX[12]</td><td>PPC.TSTC405ISOCMABUSI[4]</td></tr>

<tr><td>CELL_W[13].IMUX_IMUX[13]</td><td>PPC.TSTC405ISOCMABUSI[5]</td></tr>

<tr><td>CELL_W[13].IMUX_IMUX[14]</td><td>PPC.TSTC405ISOCMABUSI[6]</td></tr>

<tr><td>CELL_W[13].IMUX_IMUX[15]</td><td>PPC.TSTC405ISOCMABUSI[7]</td></tr>

<tr><td>CELL_W[13].OUT_BEST_TMIN[0]</td><td>PPC.EXTDCRDBUSOUT[8]</td></tr>

<tr><td>CELL_W[13].OUT_BEST_TMIN[1]</td><td>PPC.EXTDCRDBUSOUT[9]</td></tr>

<tr><td>CELL_W[13].OUT_BEST_TMIN[2]</td><td>PPC.EXTDCRDBUSOUT[10]</td></tr>

<tr><td>CELL_W[13].OUT_BEST_TMIN[3]</td><td>PPC.EXTDCRDBUSOUT[11]</td></tr>

<tr><td>CELL_W[13].OUT_BEST_TMIN[4]</td><td>PPC.EXTDCRABUS[9]</td></tr>

<tr><td>CELL_W[13].OUT_BEST_TMIN[5]</td><td>PPC.EXTDCRABUS[8]</td></tr>

<tr><td>CELL_W[13].OUT_BEST_TMIN[6]</td><td>PPC.C405DBGWBCOMPLETE</td></tr>

<tr><td>CELL_W[13].OUT_BEST_TMIN[7]</td><td>PPC.C405DBGWBIAR[8]</td></tr>

<tr><td>CELL_W[13].OUT_SEC_TMIN[0]</td><td>PPC.C405DBGWBIAR[9]</td></tr>

<tr><td>CELL_W[13].OUT_SEC_TMIN[1]</td><td>PPC.C405DBGWBIAR[10]</td></tr>

<tr><td>CELL_W[13].OUT_SEC_TMIN[2]</td><td>PPC.C405DBGWBIAR[11]</td></tr>

<tr><td>CELL_W[13].OUT_SEC_TMIN[3]</td><td>PPC.C405DBGSTOPACK</td></tr>

<tr><td>CELL_W[13].OUT_HALF0_BEL[0]</td><td>PPC.TSTISOCMC405READDATAOUTO[40]</td></tr>

<tr><td>CELL_W[13].OUT_HALF0_BEL[1]</td><td>PPC.TSTISOCMC405READDATAOUTO[41]</td></tr>

<tr><td>CELL_W[13].OUT_HALF0_BEL[2]</td><td>PPC.TSTISOCMC405READDATAOUTO[42]</td></tr>

<tr><td>CELL_W[13].OUT_HALF0_BEL[3]</td><td>PPC.TSTISOCMC405READDATAOUTO[43]</td></tr>

<tr><td>CELL_W[13].OUT_HALF0_BEL[4]</td><td>PPC.TSTDSOCMC405RDDBUSO[8]</td></tr>

<tr><td>CELL_W[13].OUT_HALF0_BEL[5]</td><td>PPC.TSTDSOCMC405RDDBUSO[9]</td></tr>

<tr><td>CELL_W[13].OUT_HALF0_BEL[6]</td><td>PPC.TSTDSOCMC405RDDBUSO[10]</td></tr>

<tr><td>CELL_W[13].OUT_HALF0_BEL[7]</td><td>PPC.TSTDSOCMC405RDDBUSO[11]</td></tr>

<tr><td>CELL_W[13].OUT_HALF1_BEL[0]</td><td>PPC.TSTISOCMC405READDATAOUTO[40]</td></tr>

<tr><td>CELL_W[13].OUT_HALF1_BEL[1]</td><td>PPC.TSTISOCMC405READDATAOUTO[41]</td></tr>

<tr><td>CELL_W[13].OUT_HALF1_BEL[2]</td><td>PPC.TSTISOCMC405READDATAOUTO[42]</td></tr>

<tr><td>CELL_W[13].OUT_HALF1_BEL[3]</td><td>PPC.TSTISOCMC405READDATAOUTO[43]</td></tr>

<tr><td>CELL_W[13].OUT_HALF1_BEL[4]</td><td>PPC.TSTDSOCMC405RDDBUSO[8]</td></tr>

<tr><td>CELL_W[13].OUT_HALF1_BEL[5]</td><td>PPC.TSTDSOCMC405RDDBUSO[9]</td></tr>

<tr><td>CELL_W[13].OUT_HALF1_BEL[6]</td><td>PPC.TSTDSOCMC405RDDBUSO[10]</td></tr>

<tr><td>CELL_W[13].OUT_HALF1_BEL[7]</td><td>PPC.TSTDSOCMC405RDDBUSO[11]</td></tr>

<tr><td>CELL_W[14].IMUX_SR_OPTINV[0]</td><td>PPC.MCBJTAGEN</td></tr>

<tr><td>CELL_W[14].IMUX_SR_OPTINV[1]</td><td>PPC.MCBCPUCLKEN</td></tr>

<tr><td>CELL_W[14].IMUX_SR_OPTINV[2]</td><td>PPC.MCBTIMEREN</td></tr>

<tr><td>CELL_W[14].IMUX_SR_OPTINV[3]</td><td>PPC.MCPPCRST</td></tr>

<tr><td>CELL_W[14].IMUX_CLK_OPTINV[0]</td><td>EMAC.PHYEMAC0RXCLK</td></tr>

<tr><td>CELL_W[14].IMUX_CE_OPTINV[0]</td><td>PPC.BISTCE0CONTINUE</td></tr>

<tr><td>CELL_W[14].IMUX_CE_OPTINV[1]</td><td>PPC.LSSDCE0TESTM3</td></tr>

<tr><td>CELL_W[14].IMUX_CE_OPTINV[2]</td><td>PPC.LSSDCE0SCAN</td></tr>

<tr><td>CELL_W[14].IMUX_CE_OPTINV[3]</td><td>PPC.LSSDCE0CNTLPOINT</td></tr>

<tr><td>CELL_W[14].IMUX_IMUX[0]</td><td>PPC.EXTDCRDBUSIN[4]</td></tr>

<tr><td>CELL_W[14].IMUX_IMUX[1]</td><td>PPC.EXTDCRDBUSIN[5]</td></tr>

<tr><td>CELL_W[14].IMUX_IMUX[2]</td><td>PPC.EXTDCRDBUSIN[6]</td></tr>

<tr><td>CELL_W[14].IMUX_IMUX[3]</td><td>PPC.EXTDCRDBUSIN[7]</td></tr>

<tr><td>CELL_W[14].IMUX_IMUX[4]</td><td>PPC.DBGC405DEBUGHALT</td></tr>

<tr><td>CELL_W[14].IMUX_IMUX[5]</td><td>PPC.DBGC405EXTBUSHOLDACK</td></tr>

<tr><td>CELL_W[14].IMUX_IMUX[6]</td><td>PPC.DBGC405UNCONDDEBUGEVENT</td></tr>

<tr><td>CELL_W[14].IMUX_IMUX[7]</td><td>PPC.CPMC405TIMERCLKEN</td></tr>

<tr><td>CELL_W[14].IMUX_IMUX[8]</td><td>PPC.CPMC405TIMERTICK</td></tr>

<tr><td>CELL_W[14].IMUX_IMUX[9]</td><td>PPC.CPMC405CPUCLKEN</td></tr>

<tr><td>CELL_W[14].IMUX_IMUX[10]</td><td>PPC.CPMC405JTAGCLKEN</td></tr>

<tr><td>CELL_W[14].IMUX_IMUX[11]</td><td>PPC.TSTC405DSOCMABUSI[0]</td></tr>

<tr><td>CELL_W[14].IMUX_IMUX[12]</td><td>PPC.TSTC405DSOCMABUSI[1]</td></tr>

<tr><td>CELL_W[14].IMUX_IMUX[13]</td><td>PPC.TSTC405DSOCMABUSI[2]</td></tr>

<tr><td>CELL_W[14].IMUX_IMUX[14]</td><td>PPC.TSTC405DSOCMABUSI[3]</td></tr>

<tr><td>CELL_W[14].IMUX_IMUX[15]</td><td>PPC.TSTC405ISOCMABUSI[0]</td></tr>

<tr><td>CELL_W[14].IMUX_IMUX[16]</td><td>PPC.TSTC405ISOCMABUSI[1]</td></tr>

<tr><td>CELL_W[14].IMUX_IMUX[17]</td><td>PPC.TSTC405ISOCMABUSI[2]</td></tr>

<tr><td>CELL_W[14].IMUX_IMUX[18]</td><td>PPC.TSTC405ISOCMABUSI[3]</td></tr>

<tr><td>CELL_W[14].OUT_BEST_TMIN[0]</td><td>PPC.EXTDCRDBUSOUT[4]</td></tr>

<tr><td>CELL_W[14].OUT_BEST_TMIN[1]</td><td>PPC.EXTDCRDBUSOUT[5]</td></tr>

<tr><td>CELL_W[14].OUT_BEST_TMIN[2]</td><td>PPC.EXTDCRDBUSOUT[6]</td></tr>

<tr><td>CELL_W[14].OUT_BEST_TMIN[3]</td><td>PPC.EXTDCRDBUSOUT[7]</td></tr>

<tr><td>CELL_W[14].OUT_BEST_TMIN[4]</td><td>PPC.EXTDCRABUS[4]</td></tr>

<tr><td>CELL_W[14].OUT_BEST_TMIN[5]</td><td>PPC.EXTDCRABUS[5]</td></tr>

<tr><td>CELL_W[14].OUT_BEST_TMIN[6]</td><td>PPC.EXTDCRABUS[6]</td></tr>

<tr><td>CELL_W[14].OUT_BEST_TMIN[7]</td><td>PPC.EXTDCRABUS[7]</td></tr>

<tr><td>CELL_W[14].OUT_SEC_TMIN[0]</td><td>PPC.C405DBGWBIAR[4]</td></tr>

<tr><td>CELL_W[14].OUT_SEC_TMIN[1]</td><td>PPC.C405DBGWBIAR[5]</td></tr>

<tr><td>CELL_W[14].OUT_SEC_TMIN[2]</td><td>PPC.C405DBGWBIAR[6]</td></tr>

<tr><td>CELL_W[14].OUT_SEC_TMIN[3]</td><td>PPC.C405DBGWBIAR[7]</td></tr>

<tr><td>CELL_W[14].OUT_SEC_TMIN[4]</td><td>EMAC.EMAC1CLIENTANINTERRUPT</td></tr>

<tr><td>CELL_W[14].OUT_HALF0_BEL[0]</td><td>PPC.TSTISOCMC405READDATAOUTO[36]</td></tr>

<tr><td>CELL_W[14].OUT_HALF0_BEL[1]</td><td>PPC.TSTISOCMC405READDATAOUTO[37]</td></tr>

<tr><td>CELL_W[14].OUT_HALF0_BEL[2]</td><td>PPC.TSTISOCMC405READDATAOUTO[38]</td></tr>

<tr><td>CELL_W[14].OUT_HALF0_BEL[3]</td><td>PPC.TSTISOCMC405READDATAOUTO[39]</td></tr>

<tr><td>CELL_W[14].OUT_HALF0_BEL[4]</td><td>PPC.TSTDSOCMC405RDDBUSO[4]</td></tr>

<tr><td>CELL_W[14].OUT_HALF0_BEL[5]</td><td>PPC.TSTDSOCMC405RDDBUSO[5]</td></tr>

<tr><td>CELL_W[14].OUT_HALF0_BEL[6]</td><td>PPC.TSTDSOCMC405RDDBUSO[6]</td></tr>

<tr><td>CELL_W[14].OUT_HALF0_BEL[7]</td><td>PPC.TSTDSOCMC405RDDBUSO[7]</td></tr>

<tr><td>CELL_W[14].OUT_HALF1_BEL[0]</td><td>PPC.TSTISOCMC405READDATAOUTO[36]</td></tr>

<tr><td>CELL_W[14].OUT_HALF1_BEL[1]</td><td>PPC.TSTISOCMC405READDATAOUTO[37]</td></tr>

<tr><td>CELL_W[14].OUT_HALF1_BEL[2]</td><td>PPC.TSTISOCMC405READDATAOUTO[38]</td></tr>

<tr><td>CELL_W[14].OUT_HALF1_BEL[3]</td><td>PPC.TSTISOCMC405READDATAOUTO[39]</td></tr>

<tr><td>CELL_W[14].OUT_HALF1_BEL[4]</td><td>PPC.TSTDSOCMC405RDDBUSO[4]</td></tr>

<tr><td>CELL_W[14].OUT_HALF1_BEL[5]</td><td>PPC.TSTDSOCMC405RDDBUSO[5]</td></tr>

<tr><td>CELL_W[14].OUT_HALF1_BEL[6]</td><td>PPC.TSTDSOCMC405RDDBUSO[6]</td></tr>

<tr><td>CELL_W[14].OUT_HALF1_BEL[7]</td><td>PPC.TSTDSOCMC405RDDBUSO[7]</td></tr>

<tr><td>CELL_W[15].IMUX_SR_OPTINV[0]</td><td>EMAC.TIEEMAC1CONFIGVEC[63]</td></tr>

<tr><td>CELL_W[15].IMUX_SR_OPTINV[1]</td><td>EMAC.TIEEMAC1CONFIGVEC[52]</td></tr>

<tr><td>CELL_W[15].IMUX_SR_OPTINV[2]</td><td>EMAC.TIEEMAC1CONFIGVEC[51]</td></tr>

<tr><td>CELL_W[15].IMUX_SR_OPTINV[3]</td><td>EMAC.TIEEMAC1CONFIGVEC[50]</td></tr>

<tr><td>CELL_W[15].IMUX_CLK_OPTINV[0]</td><td>EMAC.PHYEMAC0GTXCLK</td></tr>

<tr><td>CELL_W[15].IMUX_CE_OPTINV[0]</td><td>PPC.LSSDCE0A</td></tr>

<tr><td>CELL_W[15].IMUX_CE_OPTINV[1]</td><td>PPC.BISTCE0TESTM1</td></tr>

<tr><td>CELL_W[15].IMUX_CE_OPTINV[2]</td><td>PPC.BISTCE0DIAGSHIFTSEL</td></tr>

<tr><td>CELL_W[15].IMUX_CE_OPTINV[3]</td><td>PPC.BISTCE0LOADOPCODE</td></tr>

<tr><td>CELL_W[15].IMUX_IMUX[0]</td><td>PPC.EXTDCRDBUSIN[0]</td></tr>

<tr><td>CELL_W[15].IMUX_IMUX[1]</td><td>PPC.EXTDCRDBUSIN[1]</td></tr>

<tr><td>CELL_W[15].IMUX_IMUX[2]</td><td>PPC.EXTDCRDBUSIN[2]</td></tr>

<tr><td>CELL_W[15].IMUX_IMUX[3]</td><td>PPC.EXTDCRDBUSIN[3]</td></tr>

<tr><td>CELL_W[15].IMUX_IMUX[4]</td><td>PPC.EXTDCRACK</td></tr>

<tr><td>CELL_W[15].IMUX_IMUX[5]</td><td>PPC.CPMC405CORECLKINACTIVE</td></tr>

<tr><td>CELL_W[15].IMUX_IMUX[6]</td><td>EMAC.TIEEMAC1CONFIGVEC[64]</td></tr>

<tr><td>CELL_W[15].IMUX_IMUX[7]</td><td>EMAC.TIEEMAC1CONFIGVEC[65]</td></tr>

<tr><td>CELL_W[15].IMUX_IMUX[8]</td><td>EMAC.TIEEMAC1CONFIGVEC[66]</td></tr>

<tr><td>CELL_W[15].IMUX_IMUX[9]</td><td>EMAC.TIEEMAC1CONFIGVEC[67]</td></tr>

<tr><td>CELL_W[15].IMUX_IMUX[10]</td><td>EMAC.TIEEMAC1CONFIGVEC[68]</td></tr>

<tr><td>CELL_W[15].IMUX_IMUX[11]</td><td>EMAC.TIEEMAC1CONFIGVEC[69]</td></tr>

<tr><td>CELL_W[15].IMUX_IMUX[12]</td><td>EMAC.TIEEMAC1CONFIGVEC[70]</td></tr>

<tr><td>CELL_W[15].IMUX_IMUX[13]</td><td>EMAC.TIEEMAC1CONFIGVEC[71]</td></tr>

<tr><td>CELL_W[15].IMUX_IMUX[14]</td><td>EMAC.TIEEMAC1CONFIGVEC[72]</td></tr>

<tr><td>CELL_W[15].IMUX_IMUX[15]</td><td>EMAC.EMAC1TIBUS[4]</td></tr>

<tr><td>CELL_W[15].IMUX_IMUX[16]</td><td>PPC.LSSDCE1B</td></tr>

<tr><td>CELL_W[15].OUT_BEST_TMIN[0]</td><td>PPC.EXTDCRDBUSOUT[0]</td></tr>

<tr><td>CELL_W[15].OUT_BEST_TMIN[1]</td><td>PPC.EXTDCRDBUSOUT[1]</td></tr>

<tr><td>CELL_W[15].OUT_BEST_TMIN[2]</td><td>PPC.EXTDCRDBUSOUT[2]</td></tr>

<tr><td>CELL_W[15].OUT_BEST_TMIN[3]</td><td>PPC.EXTDCRDBUSOUT[3]</td></tr>

<tr><td>CELL_W[15].OUT_BEST_TMIN[4]</td><td>PPC.EXTDCRABUS[0]</td></tr>

<tr><td>CELL_W[15].OUT_BEST_TMIN[5]</td><td>PPC.EXTDCRABUS[1]</td></tr>

<tr><td>CELL_W[15].OUT_BEST_TMIN[6]</td><td>PPC.EXTDCRABUS[2]</td></tr>

<tr><td>CELL_W[15].OUT_BEST_TMIN[7]</td><td>PPC.EXTDCRABUS[3]</td></tr>

<tr><td>CELL_W[15].OUT_SEC_TMIN[0]</td><td>PPC.C405DBGWBIAR[0]</td></tr>

<tr><td>CELL_W[15].OUT_SEC_TMIN[1]</td><td>PPC.C405DBGWBIAR[1]</td></tr>

<tr><td>CELL_W[15].OUT_SEC_TMIN[2]</td><td>PPC.C405DBGWBIAR[2]</td></tr>

<tr><td>CELL_W[15].OUT_SEC_TMIN[3]</td><td>PPC.C405DBGWBIAR[3]</td></tr>

<tr><td>CELL_W[15].OUT_SEC_TMIN[4]</td><td>EMAC.EMAC1PHYENCOMMAALIGN</td></tr>

<tr><td>CELL_W[15].OUT_HALF0_BEL[0]</td><td>PPC.TSTISOCMC405READDATAOUTO[32]</td></tr>

<tr><td>CELL_W[15].OUT_HALF0_BEL[1]</td><td>PPC.TSTISOCMC405READDATAOUTO[33]</td></tr>

<tr><td>CELL_W[15].OUT_HALF0_BEL[2]</td><td>PPC.TSTISOCMC405READDATAOUTO[34]</td></tr>

<tr><td>CELL_W[15].OUT_HALF0_BEL[3]</td><td>PPC.TSTISOCMC405READDATAOUTO[35]</td></tr>

<tr><td>CELL_W[15].OUT_HALF0_BEL[4]</td><td>PPC.TSTDSOCMC405RDDBUSO[0]</td></tr>

<tr><td>CELL_W[15].OUT_HALF0_BEL[5]</td><td>PPC.TSTDSOCMC405RDDBUSO[1]</td></tr>

<tr><td>CELL_W[15].OUT_HALF0_BEL[6]</td><td>PPC.TSTDSOCMC405RDDBUSO[2]</td></tr>

<tr><td>CELL_W[15].OUT_HALF0_BEL[7]</td><td>PPC.TSTDSOCMC405RDDBUSO[3]</td></tr>

<tr><td>CELL_W[15].OUT_HALF1_BEL[0]</td><td>PPC.TSTISOCMC405READDATAOUTO[32]</td></tr>

<tr><td>CELL_W[15].OUT_HALF1_BEL[1]</td><td>PPC.TSTISOCMC405READDATAOUTO[33]</td></tr>

<tr><td>CELL_W[15].OUT_HALF1_BEL[2]</td><td>PPC.TSTISOCMC405READDATAOUTO[34]</td></tr>

<tr><td>CELL_W[15].OUT_HALF1_BEL[3]</td><td>PPC.TSTISOCMC405READDATAOUTO[35]</td></tr>

<tr><td>CELL_W[15].OUT_HALF1_BEL[4]</td><td>PPC.TSTDSOCMC405RDDBUSO[0]</td></tr>

<tr><td>CELL_W[15].OUT_HALF1_BEL[5]</td><td>PPC.TSTDSOCMC405RDDBUSO[1]</td></tr>

<tr><td>CELL_W[15].OUT_HALF1_BEL[6]</td><td>PPC.TSTDSOCMC405RDDBUSO[2]</td></tr>

<tr><td>CELL_W[15].OUT_HALF1_BEL[7]</td><td>PPC.TSTDSOCMC405RDDBUSO[3]</td></tr>

<tr><td>CELL_W[16].IMUX_SR_OPTINV[0]</td><td>EMAC.TIEEMAC1UNICASTADDR[7]</td></tr>

<tr><td>CELL_W[16].IMUX_SR_OPTINV[1]</td><td>EMAC.TIEEMAC1UNICASTADDR[6]</td></tr>

<tr><td>CELL_W[16].IMUX_SR_OPTINV[2]</td><td>EMAC.TIEEMAC1UNICASTADDR[5]</td></tr>

<tr><td>CELL_W[16].IMUX_SR_OPTINV[3]</td><td>EMAC.TIEEMAC1UNICASTADDR[4]</td></tr>

<tr><td>CELL_W[16].IMUX_CLK_OPTINV[0]</td><td>EMAC.HOSTCLK</td></tr>

<tr><td>CELL_W[16].IMUX_CE_OPTINV[0]</td><td>EMAC.TIEEMAC1UNICASTADDR[11]</td></tr>

<tr><td>CELL_W[16].IMUX_CE_OPTINV[1]</td><td>EMAC.TIEEMAC1UNICASTADDR[10]</td></tr>

<tr><td>CELL_W[16].IMUX_CE_OPTINV[2]</td><td>EMAC.TIEEMAC1UNICASTADDR[9]</td></tr>

<tr><td>CELL_W[16].IMUX_CE_OPTINV[3]</td><td>EMAC.TIEEMAC1UNICASTADDR[8]</td></tr>

<tr><td>CELL_W[16].IMUX_IMUX[0]</td><td>EMAC.HOSTWRDATA[14]</td></tr>

<tr><td>CELL_W[16].IMUX_IMUX[1]</td><td>EMAC.HOSTWRDATA[15]</td></tr>

<tr><td>CELL_W[16].IMUX_IMUX[2]</td><td>EMAC.HOSTWRDATA[16]</td></tr>

<tr><td>CELL_W[16].IMUX_IMUX[3]</td><td>EMAC.HOSTWRDATA[17]</td></tr>

<tr><td>CELL_W[16].IMUX_IMUX[4]</td><td>EMAC.HOSTWRDATA[18]</td></tr>

<tr><td>CELL_W[16].IMUX_IMUX[5]</td><td>EMAC.HOSTWRDATA[19]</td></tr>

<tr><td>CELL_W[16].IMUX_IMUX[6]</td><td>EMAC.HOSTWRDATA[20]</td></tr>

<tr><td>CELL_W[16].IMUX_IMUX[7]</td><td>EMAC.HOSTWRDATA[21]</td></tr>

<tr><td>CELL_W[16].IMUX_IMUX[8]</td><td>EMAC.HOSTWRDATA[22]</td></tr>

<tr><td>CELL_W[16].IMUX_IMUX[9]</td><td>EMAC.HOSTWRDATA[23]</td></tr>

<tr><td>CELL_W[16].IMUX_IMUX[10]</td><td>EMAC.HOSTWRDATA[24]</td></tr>

<tr><td>CELL_W[16].IMUX_IMUX[11]</td><td>EMAC.HOSTWRDATA[25]</td></tr>

<tr><td>CELL_W[16].IMUX_IMUX[12]</td><td>EMAC.CLIENTEMAC1PAUSEVAL[12]</td></tr>

<tr><td>CELL_W[16].IMUX_IMUX[13]</td><td>EMAC.CLIENTEMAC1PAUSEVAL[13]</td></tr>

<tr><td>CELL_W[16].IMUX_IMUX[14]</td><td>EMAC.CLIENTEMAC1PAUSEVAL[14]</td></tr>

<tr><td>CELL_W[16].IMUX_IMUX[15]</td><td>EMAC.CLIENTEMAC1PAUSEVAL[15]</td></tr>

<tr><td>CELL_W[16].IMUX_IMUX[16]</td><td>PPC.TIEPVRBIT[12]</td></tr>

<tr><td>CELL_W[16].IMUX_IMUX[17]</td><td>PPC.TIEPVRBIT[13]</td></tr>

<tr><td>CELL_W[16].IMUX_IMUX[18]</td><td>PPC.TIEPVRBIT[14]</td></tr>

<tr><td>CELL_W[16].IMUX_IMUX[19]</td><td>PPC.TIEPVRBIT[15]</td></tr>

<tr><td>CELL_W[16].OUT_BEST_TMIN[0]</td><td>EMAC.HOSTRDDATA[16]</td></tr>

<tr><td>CELL_W[16].OUT_BEST_TMIN[1]</td><td>EMAC.HOSTRDDATA[17]</td></tr>

<tr><td>CELL_W[16].OUT_BEST_TMIN[2]</td><td>EMAC.HOSTRDDATA[18]</td></tr>

<tr><td>CELL_W[16].OUT_BEST_TMIN[3]</td><td>EMAC.HOSTRDDATA[19]</td></tr>

<tr><td>CELL_W[16].OUT_BEST_TMIN[4]</td><td>EMAC.EMAC1CLIENTRXD[12]</td></tr>

<tr><td>CELL_W[16].OUT_BEST_TMIN[5]</td><td>EMAC.EMAC1CLIENTRXD[13]</td></tr>

<tr><td>CELL_W[16].OUT_BEST_TMIN[6]</td><td>EMAC.EMAC1CLIENTRXD[14]</td></tr>

<tr><td>CELL_W[16].OUT_BEST_TMIN[7]</td><td>EMAC.EMAC1CLIENTRXD[15]</td></tr>

<tr><td>CELL_W[16].OUT_SEC_TMIN[0]</td><td>EMAC.HOSTRDDATA[20]</td></tr>

<tr><td>CELL_W[16].OUT_SEC_TMIN[1]</td><td>EMAC.HOSTRDDATA[21]</td></tr>

<tr><td>CELL_W[16].OUT_SEC_TMIN[2]</td><td>EMAC.HOSTRDDATA[22]</td></tr>

<tr><td>CELL_W[16].OUT_SEC_TMIN[3]</td><td>EMAC.HOSTRDDATA[23]</td></tr>

<tr><td>CELL_W[16].OUT_HALF0_BEL[0]</td><td>PPC.TSTC405DSOCMABUSO[28]</td></tr>

<tr><td>CELL_W[16].OUT_HALF0_BEL[1]</td><td>PPC.TSTC405DSOCMABUSO[29]</td></tr>

<tr><td>CELL_W[16].OUT_HALF0_BEL[2]</td><td>PPC.TSTC405DSOCMWRDBUSO[28]</td></tr>

<tr><td>CELL_W[16].OUT_HALF0_BEL[3]</td><td>PPC.TSTC405DSOCMWRDBUSO[29]</td></tr>

<tr><td>CELL_W[16].OUT_HALF0_BEL[4]</td><td>PPC.TSTC405DSOCMWRDBUSO[30]</td></tr>

<tr><td>CELL_W[16].OUT_HALF0_BEL[5]</td><td>PPC.TSTC405DSOCMWRDBUSO[31]</td></tr>

<tr><td>CELL_W[16].OUT_HALF0_BEL[6]</td><td>PPC.TSTC405DSOCMSTOREREQO</td></tr>

<tr><td>CELL_W[16].OUT_HALF0_BEL[7]</td><td>PPC.TSTC405DSOCMWAITO</td></tr>

<tr><td>CELL_W[16].OUT_HALF1_BEL[0]</td><td>PPC.TSTC405DSOCMABUSO[28]</td></tr>

<tr><td>CELL_W[16].OUT_HALF1_BEL[1]</td><td>PPC.TSTC405DSOCMABUSO[29]</td></tr>

<tr><td>CELL_W[16].OUT_HALF1_BEL[2]</td><td>PPC.TSTC405DSOCMWRDBUSO[28]</td></tr>

<tr><td>CELL_W[16].OUT_HALF1_BEL[3]</td><td>PPC.TSTC405DSOCMWRDBUSO[29]</td></tr>

<tr><td>CELL_W[16].OUT_HALF1_BEL[4]</td><td>PPC.TSTC405DSOCMWRDBUSO[30]</td></tr>

<tr><td>CELL_W[16].OUT_HALF1_BEL[5]</td><td>PPC.TSTC405DSOCMWRDBUSO[31]</td></tr>

<tr><td>CELL_W[16].OUT_HALF1_BEL[6]</td><td>PPC.TSTC405DSOCMSTOREREQO</td></tr>

<tr><td>CELL_W[16].OUT_HALF1_BEL[7]</td><td>PPC.TSTC405DSOCMWAITO</td></tr>

<tr><td>CELL_W[17].IMUX_SR_OPTINV[0]</td><td>EMAC.TIEEMAC1UNICASTADDR[15]</td></tr>

<tr><td>CELL_W[17].IMUX_SR_OPTINV[1]</td><td>EMAC.TIEEMAC1UNICASTADDR[14]</td></tr>

<tr><td>CELL_W[17].IMUX_SR_OPTINV[2]</td><td>EMAC.TIEEMAC1UNICASTADDR[13]</td></tr>

<tr><td>CELL_W[17].IMUX_SR_OPTINV[3]</td><td>EMAC.TIEEMAC1UNICASTADDR[12]</td></tr>

<tr><td>CELL_W[17].IMUX_CLK_OPTINV[0]</td><td>EMAC.EMAC1TIBUS[0]</td></tr>

<tr><td>CELL_W[17].IMUX_CE_OPTINV[0]</td><td>EMAC.TIEEMAC1UNICASTADDR[19]</td></tr>

<tr><td>CELL_W[17].IMUX_CE_OPTINV[1]</td><td>EMAC.TIEEMAC1UNICASTADDR[18]</td></tr>

<tr><td>CELL_W[17].IMUX_CE_OPTINV[2]</td><td>EMAC.TIEEMAC1UNICASTADDR[17]</td></tr>

<tr><td>CELL_W[17].IMUX_CE_OPTINV[3]</td><td>EMAC.TIEEMAC1UNICASTADDR[16]</td></tr>

<tr><td>CELL_W[17].IMUX_IMUX[0]</td><td>EMAC.HOSTWRDATA[26]</td></tr>

<tr><td>CELL_W[17].IMUX_IMUX[1]</td><td>EMAC.HOSTWRDATA[27]</td></tr>

<tr><td>CELL_W[17].IMUX_IMUX[2]</td><td>EMAC.HOSTWRDATA[28]</td></tr>

<tr><td>CELL_W[17].IMUX_IMUX[3]</td><td>EMAC.HOSTWRDATA[29]</td></tr>

<tr><td>CELL_W[17].IMUX_IMUX[4]</td><td>EMAC.HOSTWRDATA[30]</td></tr>

<tr><td>CELL_W[17].IMUX_IMUX[5]</td><td>EMAC.HOSTWRDATA[31]</td></tr>

<tr><td>CELL_W[17].IMUX_IMUX[6]</td><td>EMAC.HOSTOPCODE[1]</td></tr>

<tr><td>CELL_W[17].IMUX_IMUX[7]</td><td>EMAC.HOSTOPCODE[0]</td></tr>

<tr><td>CELL_W[17].IMUX_IMUX[8]</td><td>EMAC.HOSTMIIMSEL</td></tr>

<tr><td>CELL_W[17].IMUX_IMUX[9]</td><td>EMAC.HOSTREQ</td></tr>

<tr><td>CELL_W[17].IMUX_IMUX[10]</td><td>EMAC.HOSTEMAC1SEL</td></tr>

<tr><td>CELL_W[17].IMUX_IMUX[11]</td><td>EMAC.CLIENTEMAC1PAUSEVAL[8]</td></tr>

<tr><td>CELL_W[17].IMUX_IMUX[12]</td><td>EMAC.CLIENTEMAC1PAUSEVAL[9]</td></tr>

<tr><td>CELL_W[17].IMUX_IMUX[13]</td><td>EMAC.CLIENTEMAC1PAUSEVAL[10]</td></tr>

<tr><td>CELL_W[17].IMUX_IMUX[14]</td><td>EMAC.CLIENTEMAC1PAUSEVAL[11]</td></tr>

<tr><td>CELL_W[17].IMUX_IMUX[15]</td><td>EMAC.DCREMACENABLE</td></tr>

<tr><td>CELL_W[17].IMUX_IMUX[16]</td><td>PPC.TIEPVRBIT[16]</td></tr>

<tr><td>CELL_W[17].IMUX_IMUX[17]</td><td>PPC.TIEPVRBIT[17]</td></tr>

<tr><td>CELL_W[17].IMUX_IMUX[18]</td><td>PPC.TIEPVRBIT[18]</td></tr>

<tr><td>CELL_W[17].IMUX_IMUX[19]</td><td>PPC.TIEPVRBIT[19]</td></tr>

<tr><td>CELL_W[17].OUT_BEST_TMIN[0]</td><td>EMAC.HOSTRDDATA[24]</td></tr>

<tr><td>CELL_W[17].OUT_BEST_TMIN[1]</td><td>EMAC.HOSTRDDATA[25]</td></tr>

<tr><td>CELL_W[17].OUT_BEST_TMIN[2]</td><td>EMAC.HOSTRDDATA[26]</td></tr>

<tr><td>CELL_W[17].OUT_BEST_TMIN[3]</td><td>EMAC.HOSTRDDATA[27]</td></tr>

<tr><td>CELL_W[17].OUT_BEST_TMIN[4]</td><td>EMAC.EMAC1CLIENTRXD[8]</td></tr>

<tr><td>CELL_W[17].OUT_BEST_TMIN[5]</td><td>EMAC.EMAC1CLIENTRXD[9]</td></tr>

<tr><td>CELL_W[17].OUT_BEST_TMIN[6]</td><td>EMAC.EMAC1CLIENTRXD[10]</td></tr>

<tr><td>CELL_W[17].OUT_BEST_TMIN[7]</td><td>EMAC.EMAC1CLIENTRXD[11]</td></tr>

<tr><td>CELL_W[17].OUT_SEC_TMIN[0]</td><td>EMAC.HOSTRDDATA[28]</td></tr>

<tr><td>CELL_W[17].OUT_SEC_TMIN[1]</td><td>EMAC.HOSTRDDATA[29]</td></tr>

<tr><td>CELL_W[17].OUT_SEC_TMIN[2]</td><td>EMAC.HOSTRDDATA[30]</td></tr>

<tr><td>CELL_W[17].OUT_SEC_TMIN[3]</td><td>EMAC.HOSTRDDATA[31]</td></tr>

<tr><td>CELL_W[17].OUT_HALF0_BEL[0]</td><td>PPC.TSTC405DSOCMABUSO[24]</td></tr>

<tr><td>CELL_W[17].OUT_HALF0_BEL[1]</td><td>PPC.TSTC405DSOCMABUSO[25]</td></tr>

<tr><td>CELL_W[17].OUT_HALF0_BEL[2]</td><td>PPC.TSTC405DSOCMABUSO[26]</td></tr>

<tr><td>CELL_W[17].OUT_HALF0_BEL[3]</td><td>PPC.TSTC405DSOCMABUSO[27]</td></tr>

<tr><td>CELL_W[17].OUT_HALF0_BEL[4]</td><td>PPC.TSTC405DSOCMWRDBUSO[24]</td></tr>

<tr><td>CELL_W[17].OUT_HALF0_BEL[5]</td><td>PPC.TSTC405DSOCMWRDBUSO[25]</td></tr>

<tr><td>CELL_W[17].OUT_HALF0_BEL[6]</td><td>PPC.TSTC405DSOCMWRDBUSO[26]</td></tr>

<tr><td>CELL_W[17].OUT_HALF0_BEL[7]</td><td>PPC.TSTC405DSOCMWRDBUSO[27]</td></tr>

<tr><td>CELL_W[17].OUT_HALF1_BEL[0]</td><td>PPC.TSTC405DSOCMABUSO[24]</td></tr>

<tr><td>CELL_W[17].OUT_HALF1_BEL[1]</td><td>PPC.TSTC405DSOCMABUSO[25]</td></tr>

<tr><td>CELL_W[17].OUT_HALF1_BEL[2]</td><td>PPC.TSTC405DSOCMABUSO[26]</td></tr>

<tr><td>CELL_W[17].OUT_HALF1_BEL[3]</td><td>PPC.TSTC405DSOCMABUSO[27]</td></tr>

<tr><td>CELL_W[17].OUT_HALF1_BEL[4]</td><td>PPC.TSTC405DSOCMWRDBUSO[24]</td></tr>

<tr><td>CELL_W[17].OUT_HALF1_BEL[5]</td><td>PPC.TSTC405DSOCMWRDBUSO[25]</td></tr>

<tr><td>CELL_W[17].OUT_HALF1_BEL[6]</td><td>PPC.TSTC405DSOCMWRDBUSO[26]</td></tr>

<tr><td>CELL_W[17].OUT_HALF1_BEL[7]</td><td>PPC.TSTC405DSOCMWRDBUSO[27]</td></tr>

<tr><td>CELL_W[18].IMUX_SR_OPTINV[0]</td><td>EMAC.TIEEMAC1UNICASTADDR[23]</td></tr>

<tr><td>CELL_W[18].IMUX_SR_OPTINV[1]</td><td>EMAC.TIEEMAC1UNICASTADDR[22]</td></tr>

<tr><td>CELL_W[18].IMUX_SR_OPTINV[2]</td><td>EMAC.TIEEMAC1UNICASTADDR[21]</td></tr>

<tr><td>CELL_W[18].IMUX_SR_OPTINV[3]</td><td>EMAC.TIEEMAC1UNICASTADDR[20]</td></tr>

<tr><td>CELL_W[18].IMUX_CLK_OPTINV[0]</td><td>EMAC.EMAC1TIBUS[1]</td></tr>

<tr><td>CELL_W[18].IMUX_CE_OPTINV[0]</td><td>EMAC.TIEEMAC1UNICASTADDR[27]</td></tr>

<tr><td>CELL_W[18].IMUX_CE_OPTINV[1]</td><td>EMAC.TIEEMAC1UNICASTADDR[26]</td></tr>

<tr><td>CELL_W[18].IMUX_CE_OPTINV[2]</td><td>EMAC.TIEEMAC1UNICASTADDR[25]</td></tr>

<tr><td>CELL_W[18].IMUX_CE_OPTINV[3]</td><td>EMAC.TIEEMAC1UNICASTADDR[24]</td></tr>

<tr><td>CELL_W[18].IMUX_IMUX[0]</td><td>EMAC.CLIENTEMAC1TXD[12]</td></tr>

<tr><td>CELL_W[18].IMUX_IMUX[1]</td><td>EMAC.CLIENTEMAC1TXD[13]</td></tr>

<tr><td>CELL_W[18].IMUX_IMUX[2]</td><td>EMAC.CLIENTEMAC1TXD[14]</td></tr>

<tr><td>CELL_W[18].IMUX_IMUX[3]</td><td>EMAC.CLIENTEMAC1TXD[15]</td></tr>

<tr><td>CELL_W[18].IMUX_IMUX[4]</td><td>EMAC.CLIENTEMAC1TXIFGDELAY[4]</td></tr>

<tr><td>CELL_W[18].IMUX_IMUX[5]</td><td>EMAC.CLIENTEMAC1TXIFGDELAY[5]</td></tr>

<tr><td>CELL_W[18].IMUX_IMUX[6]</td><td>EMAC.CLIENTEMAC1TXIFGDELAY[6]</td></tr>

<tr><td>CELL_W[18].IMUX_IMUX[7]</td><td>EMAC.CLIENTEMAC1TXIFGDELAY[7]</td></tr>

<tr><td>CELL_W[18].IMUX_IMUX[8]</td><td>EMAC.CLIENTEMAC1PAUSEVAL[4]</td></tr>

<tr><td>CELL_W[18].IMUX_IMUX[9]</td><td>EMAC.CLIENTEMAC1PAUSEVAL[5]</td></tr>

<tr><td>CELL_W[18].IMUX_IMUX[10]</td><td>EMAC.CLIENTEMAC1PAUSEVAL[6]</td></tr>

<tr><td>CELL_W[18].IMUX_IMUX[11]</td><td>EMAC.CLIENTEMAC1PAUSEVAL[7]</td></tr>

<tr><td>CELL_W[18].IMUX_IMUX[12]</td><td>EMAC.CLIENTEMAC1DCMLOCKED</td></tr>

<tr><td>CELL_W[18].IMUX_IMUX[13]</td><td>EMAC.TSTSIEMACI[0]</td></tr>

<tr><td>CELL_W[18].IMUX_IMUX[14]</td><td>EMAC.TSTSIEMACI[1]</td></tr>

<tr><td>CELL_W[18].IMUX_IMUX[15]</td><td>PPC.TIEPVRBIT[20]</td></tr>

<tr><td>CELL_W[18].IMUX_IMUX[16]</td><td>PPC.TIEPVRBIT[21]</td></tr>

<tr><td>CELL_W[18].IMUX_IMUX[17]</td><td>PPC.TIEPVRBIT[22]</td></tr>

<tr><td>CELL_W[18].IMUX_IMUX[18]</td><td>PPC.TIEPVRBIT[23]</td></tr>

<tr><td>CELL_W[18].OUT_BEST_TMIN[0]</td><td>EMAC.EMAC1PHYSYNCACQSTATUS</td></tr>

<tr><td>CELL_W[18].OUT_BEST_TMIN[1]</td><td>EMAC.EMAC1PHYMCLKOUT</td></tr>

<tr><td>CELL_W[18].OUT_BEST_TMIN[2]</td><td>EMAC.EMAC1PHYMDTRI</td></tr>

<tr><td>CELL_W[18].OUT_BEST_TMIN[3]</td><td>EMAC.EMAC1PHYMDOUT</td></tr>

<tr><td>CELL_W[18].OUT_BEST_TMIN[4]</td><td>EMAC.EMAC1CLIENTRXD[4]</td></tr>

<tr><td>CELL_W[18].OUT_BEST_TMIN[5]</td><td>EMAC.EMAC1CLIENTRXD[5]</td></tr>

<tr><td>CELL_W[18].OUT_BEST_TMIN[6]</td><td>EMAC.EMAC1CLIENTRXD[6]</td></tr>

<tr><td>CELL_W[18].OUT_BEST_TMIN[7]</td><td>EMAC.EMAC1CLIENTRXD[7]</td></tr>

<tr><td>CELL_W[18].OUT_SEC_TMIN[0]</td><td>PPC.TSTDCRC405DBUSINO[8]</td></tr>

<tr><td>CELL_W[18].OUT_SEC_TMIN[1]</td><td>PPC.TSTDCRC405DBUSINO[9]</td></tr>

<tr><td>CELL_W[18].OUT_SEC_TMIN[2]</td><td>PPC.TSTDCRC405DBUSINO[10]</td></tr>

<tr><td>CELL_W[18].OUT_SEC_TMIN[3]</td><td>PPC.TSTDCRC405DBUSINO[11]</td></tr>

<tr><td>CELL_W[18].OUT_SEC_TMIN[4]</td><td>EMAC.EMAC1CLIENTRXDVREG6</td></tr>

<tr><td>CELL_W[18].OUT_HALF0_BEL[0]</td><td>PPC.TSTC405DSOCMABUSO[20]</td></tr>

<tr><td>CELL_W[18].OUT_HALF0_BEL[1]</td><td>PPC.TSTC405DSOCMABUSO[21]</td></tr>

<tr><td>CELL_W[18].OUT_HALF0_BEL[2]</td><td>PPC.TSTC405DSOCMABUSO[22]</td></tr>

<tr><td>CELL_W[18].OUT_HALF0_BEL[3]</td><td>PPC.TSTC405DSOCMABUSO[23]</td></tr>

<tr><td>CELL_W[18].OUT_HALF0_BEL[4]</td><td>PPC.TSTC405DSOCMWRDBUSO[20]</td></tr>

<tr><td>CELL_W[18].OUT_HALF0_BEL[5]</td><td>PPC.TSTC405DSOCMWRDBUSO[21]</td></tr>

<tr><td>CELL_W[18].OUT_HALF0_BEL[6]</td><td>PPC.TSTC405DSOCMWRDBUSO[22]</td></tr>

<tr><td>CELL_W[18].OUT_HALF0_BEL[7]</td><td>PPC.TSTC405DSOCMWRDBUSO[23]</td></tr>

<tr><td>CELL_W[18].OUT_HALF1_BEL[0]</td><td>PPC.TSTC405DSOCMABUSO[20]</td></tr>

<tr><td>CELL_W[18].OUT_HALF1_BEL[1]</td><td>PPC.TSTC405DSOCMABUSO[21]</td></tr>

<tr><td>CELL_W[18].OUT_HALF1_BEL[2]</td><td>PPC.TSTC405DSOCMABUSO[22]</td></tr>

<tr><td>CELL_W[18].OUT_HALF1_BEL[3]</td><td>PPC.TSTC405DSOCMABUSO[23]</td></tr>

<tr><td>CELL_W[18].OUT_HALF1_BEL[4]</td><td>PPC.TSTC405DSOCMWRDBUSO[20]</td></tr>

<tr><td>CELL_W[18].OUT_HALF1_BEL[5]</td><td>PPC.TSTC405DSOCMWRDBUSO[21]</td></tr>

<tr><td>CELL_W[18].OUT_HALF1_BEL[6]</td><td>PPC.TSTC405DSOCMWRDBUSO[22]</td></tr>

<tr><td>CELL_W[18].OUT_HALF1_BEL[7]</td><td>PPC.TSTC405DSOCMWRDBUSO[23]</td></tr>

<tr><td>CELL_W[19].IMUX_SR_OPTINV[0]</td><td>EMAC.TIEEMAC1UNICASTADDR[31]</td></tr>

<tr><td>CELL_W[19].IMUX_SR_OPTINV[1]</td><td>EMAC.TIEEMAC1UNICASTADDR[30]</td></tr>

<tr><td>CELL_W[19].IMUX_SR_OPTINV[2]</td><td>EMAC.TIEEMAC1UNICASTADDR[29]</td></tr>

<tr><td>CELL_W[19].IMUX_SR_OPTINV[3]</td><td>EMAC.TIEEMAC1UNICASTADDR[28]</td></tr>

<tr><td>CELL_W[19].IMUX_CLK_OPTINV[0]</td><td>EMAC.PHYEMAC1MCLKIN</td></tr>

<tr><td>CELL_W[19].IMUX_CE_OPTINV[0]</td><td>EMAC.TIEEMAC1UNICASTADDR[35]</td></tr>

<tr><td>CELL_W[19].IMUX_CE_OPTINV[1]</td><td>EMAC.TIEEMAC1UNICASTADDR[34]</td></tr>

<tr><td>CELL_W[19].IMUX_CE_OPTINV[2]</td><td>EMAC.TIEEMAC1UNICASTADDR[33]</td></tr>

<tr><td>CELL_W[19].IMUX_CE_OPTINV[3]</td><td>EMAC.TIEEMAC1UNICASTADDR[32]</td></tr>

<tr><td>CELL_W[19].IMUX_IMUX[0]</td><td>EMAC.CLIENTEMAC1TXD[8]</td></tr>

<tr><td>CELL_W[19].IMUX_IMUX[1]</td><td>EMAC.CLIENTEMAC1TXD[9]</td></tr>

<tr><td>CELL_W[19].IMUX_IMUX[2]</td><td>EMAC.CLIENTEMAC1TXD[10]</td></tr>

<tr><td>CELL_W[19].IMUX_IMUX[3]</td><td>EMAC.CLIENTEMAC1TXD[11]</td></tr>

<tr><td>CELL_W[19].IMUX_IMUX[4]</td><td>EMAC.CLIENTEMAC1TXIFGDELAY[0]</td></tr>

<tr><td>CELL_W[19].IMUX_IMUX[5]</td><td>EMAC.CLIENTEMAC1TXIFGDELAY[1]</td></tr>

<tr><td>CELL_W[19].IMUX_IMUX[6]</td><td>EMAC.CLIENTEMAC1TXIFGDELAY[2]</td></tr>

<tr><td>CELL_W[19].IMUX_IMUX[7]</td><td>EMAC.CLIENTEMAC1TXIFGDELAY[3]</td></tr>

<tr><td>CELL_W[19].IMUX_IMUX[8]</td><td>EMAC.CLIENTEMAC1PAUSEVAL[0]</td></tr>

<tr><td>CELL_W[19].IMUX_IMUX[9]</td><td>EMAC.CLIENTEMAC1PAUSEVAL[1]</td></tr>

<tr><td>CELL_W[19].IMUX_IMUX[10]</td><td>EMAC.CLIENTEMAC1PAUSEVAL[2]</td></tr>

<tr><td>CELL_W[19].IMUX_IMUX[11]</td><td>EMAC.CLIENTEMAC1PAUSEVAL[3]</td></tr>

<tr><td>CELL_W[19].IMUX_IMUX[12]</td><td>EMAC.PHYEMAC1SIGNALDET</td></tr>

<tr><td>CELL_W[19].IMUX_IMUX[13]</td><td>EMAC.TSTSIEMACI[2]</td></tr>

<tr><td>CELL_W[19].IMUX_IMUX[14]</td><td>EMAC.TSTSIEMACI[3]</td></tr>

<tr><td>CELL_W[19].IMUX_IMUX[15]</td><td>PPC.TIEPVRBIT[24]</td></tr>

<tr><td>CELL_W[19].IMUX_IMUX[16]</td><td>PPC.TIEPVRBIT[25]</td></tr>

<tr><td>CELL_W[19].IMUX_IMUX[17]</td><td>PPC.TIEPVRBIT[26]</td></tr>

<tr><td>CELL_W[19].IMUX_IMUX[18]</td><td>PPC.TIEPVRBIT[27]</td></tr>

<tr><td>CELL_W[19].OUT_BEST_TMIN[0]</td><td>EMAC.EMAC1CLIENTRXD[0]</td></tr>

<tr><td>CELL_W[19].OUT_BEST_TMIN[1]</td><td>EMAC.EMAC1CLIENTRXD[1]</td></tr>

<tr><td>CELL_W[19].OUT_BEST_TMIN[2]</td><td>EMAC.EMAC1CLIENTRXD[2]</td></tr>

<tr><td>CELL_W[19].OUT_BEST_TMIN[3]</td><td>EMAC.EMAC1CLIENTRXD[3]</td></tr>

<tr><td>CELL_W[19].OUT_BEST_TMIN[4]</td><td>EMAC.EMAC1CLIENTTXSTATS</td></tr>

<tr><td>CELL_W[19].OUT_BEST_TMIN[5]</td><td>EMAC.EMAC1CLIENTRXSTATS[6]</td></tr>

<tr><td>CELL_W[19].OUT_BEST_TMIN[6]</td><td>EMAC.EMAC1CLIENTRXSTATS[4]</td></tr>

<tr><td>CELL_W[19].OUT_BEST_TMIN[7]</td><td>EMAC.EMAC1CLIENTRXSTATS[5]</td></tr>

<tr><td>CELL_W[19].OUT_SEC_TMIN[0]</td><td>PPC.TSTDCRC405DBUSINO[4]</td></tr>

<tr><td>CELL_W[19].OUT_SEC_TMIN[1]</td><td>PPC.TSTDCRC405DBUSINO[5]</td></tr>

<tr><td>CELL_W[19].OUT_SEC_TMIN[2]</td><td>PPC.TSTDCRC405DBUSINO[6]</td></tr>

<tr><td>CELL_W[19].OUT_SEC_TMIN[3]</td><td>PPC.TSTDCRC405DBUSINO[7]</td></tr>

<tr><td>CELL_W[19].OUT_SEC_TMIN[4]</td><td>EMAC.EMAC1PHYPOWERDOWN</td></tr>

<tr><td>CELL_W[19].OUT_HALF0_BEL[0]</td><td>PPC.TSTC405DSOCMABUSO[16]</td></tr>

<tr><td>CELL_W[19].OUT_HALF0_BEL[1]</td><td>PPC.TSTC405DSOCMABUSO[17]</td></tr>

<tr><td>CELL_W[19].OUT_HALF0_BEL[2]</td><td>PPC.TSTC405DSOCMABUSO[18]</td></tr>

<tr><td>CELL_W[19].OUT_HALF0_BEL[3]</td><td>PPC.TSTC405DSOCMABUSO[19]</td></tr>

<tr><td>CELL_W[19].OUT_HALF0_BEL[4]</td><td>PPC.TSTC405DSOCMWRDBUSO[16]</td></tr>

<tr><td>CELL_W[19].OUT_HALF0_BEL[5]</td><td>PPC.TSTC405DSOCMWRDBUSO[17]</td></tr>

<tr><td>CELL_W[19].OUT_HALF0_BEL[6]</td><td>PPC.TSTC405DSOCMWRDBUSO[18]</td></tr>

<tr><td>CELL_W[19].OUT_HALF0_BEL[7]</td><td>PPC.TSTC405DSOCMWRDBUSO[19]</td></tr>

<tr><td>CELL_W[19].OUT_HALF1_BEL[0]</td><td>PPC.TSTC405DSOCMABUSO[16]</td></tr>

<tr><td>CELL_W[19].OUT_HALF1_BEL[1]</td><td>PPC.TSTC405DSOCMABUSO[17]</td></tr>

<tr><td>CELL_W[19].OUT_HALF1_BEL[2]</td><td>PPC.TSTC405DSOCMABUSO[18]</td></tr>

<tr><td>CELL_W[19].OUT_HALF1_BEL[3]</td><td>PPC.TSTC405DSOCMABUSO[19]</td></tr>

<tr><td>CELL_W[19].OUT_HALF1_BEL[4]</td><td>PPC.TSTC405DSOCMWRDBUSO[16]</td></tr>

<tr><td>CELL_W[19].OUT_HALF1_BEL[5]</td><td>PPC.TSTC405DSOCMWRDBUSO[17]</td></tr>

<tr><td>CELL_W[19].OUT_HALF1_BEL[6]</td><td>PPC.TSTC405DSOCMWRDBUSO[18]</td></tr>

<tr><td>CELL_W[19].OUT_HALF1_BEL[7]</td><td>PPC.TSTC405DSOCMWRDBUSO[19]</td></tr>

<tr><td>CELL_W[20].IMUX_SR_OPTINV[0]</td><td>EMAC.TIEEMAC1UNICASTADDR[39]</td></tr>

<tr><td>CELL_W[20].IMUX_SR_OPTINV[1]</td><td>EMAC.TIEEMAC1UNICASTADDR[38]</td></tr>

<tr><td>CELL_W[20].IMUX_SR_OPTINV[2]</td><td>EMAC.TIEEMAC1UNICASTADDR[37]</td></tr>

<tr><td>CELL_W[20].IMUX_SR_OPTINV[3]</td><td>EMAC.TIEEMAC1UNICASTADDR[36]</td></tr>

<tr><td>CELL_W[20].IMUX_CLK_OPTINV[0]</td><td>EMAC.CLIENTEMAC1RXCLIENTCLKIN</td></tr>

<tr><td>CELL_W[20].IMUX_CE_OPTINV[0]</td><td>EMAC.TIEEMAC1UNICASTADDR[43]</td></tr>

<tr><td>CELL_W[20].IMUX_CE_OPTINV[1]</td><td>EMAC.TIEEMAC1UNICASTADDR[42]</td></tr>

<tr><td>CELL_W[20].IMUX_CE_OPTINV[2]</td><td>EMAC.TIEEMAC1UNICASTADDR[41]</td></tr>

<tr><td>CELL_W[20].IMUX_CE_OPTINV[3]</td><td>EMAC.TIEEMAC1UNICASTADDR[40]</td></tr>

<tr><td>CELL_W[20].IMUX_IMUX[0]</td><td>EMAC.CLIENTEMAC1TXFIRSTBYTE</td></tr>

<tr><td>CELL_W[20].IMUX_IMUX[1]</td><td>EMAC.PHYEMAC1RXCLKCORCNT[0]</td></tr>

<tr><td>CELL_W[20].IMUX_IMUX[2]</td><td>EMAC.PHYEMAC1RXRUNDISP</td></tr>

<tr><td>CELL_W[20].IMUX_IMUX[3]</td><td>EMAC.PHYEMAC1TXBUFERR</td></tr>

<tr><td>CELL_W[20].IMUX_IMUX[4]</td><td>EMAC.PHYEMAC1MDIN</td></tr>

<tr><td>CELL_W[20].IMUX_IMUX[5]</td><td>EMAC.CLIENTEMAC1TXD[4]</td></tr>

<tr><td>CELL_W[20].IMUX_IMUX[6]</td><td>EMAC.CLIENTEMAC1TXD[5]</td></tr>

<tr><td>CELL_W[20].IMUX_IMUX[7]</td><td>EMAC.CLIENTEMAC1TXD[6]</td></tr>

<tr><td>CELL_W[20].IMUX_IMUX[8]</td><td>EMAC.CLIENTEMAC1TXD[7]</td></tr>

<tr><td>CELL_W[20].IMUX_IMUX[9]</td><td>EMAC.TIEEMAC1CONFIGVEC[77]</td></tr>

<tr><td>CELL_W[20].IMUX_IMUX[10]</td><td>EMAC.TIEEMAC1CONFIGVEC[78]</td></tr>

<tr><td>CELL_W[20].IMUX_IMUX[11]</td><td>EMAC.TIEEMAC1CONFIGVEC[79]</td></tr>

<tr><td>CELL_W[20].IMUX_IMUX[12]</td><td>EMAC.PHYEMAC1RXBUFERR</td></tr>

<tr><td>CELL_W[20].IMUX_IMUX[13]</td><td>PPC.TSTSIGASKETI[0]</td></tr>

<tr><td>CELL_W[20].IMUX_IMUX[14]</td><td>PPC.TSTSIGASKETI[1]</td></tr>

<tr><td>CELL_W[20].IMUX_IMUX[15]</td><td>PPC.TIEPVRBIT[0]</td></tr>

<tr><td>CELL_W[20].IMUX_IMUX[16]</td><td>PPC.TIEPVRBIT[1]</td></tr>

<tr><td>CELL_W[20].IMUX_IMUX[17]</td><td>PPC.TIEPVRBIT[2]</td></tr>

<tr><td>CELL_W[20].IMUX_IMUX[18]</td><td>PPC.TIEPVRBIT[3]</td></tr>

<tr><td>CELL_W[20].OUT_BEST_TMIN[0]</td><td>EMAC.EMAC1PHYTXCHARDISPMODE</td></tr>

<tr><td>CELL_W[20].OUT_BEST_TMIN[1]</td><td>EMAC.EMAC1PHYTXCHARDISPVAL</td></tr>

<tr><td>CELL_W[20].OUT_BEST_TMIN[2]</td><td>EMAC.EMAC1CLIENTTXGMIIMIICLKOUT</td></tr>

<tr><td>CELL_W[20].OUT_BEST_TMIN[3]</td><td>EMAC.EMAC1PHYLOOPBACKMSB</td></tr>

<tr><td>CELL_W[20].OUT_BEST_TMIN[4]</td><td>EMAC.EMAC1CLIENTRXCLIENTCLKOUT</td></tr>

<tr><td>CELL_W[20].OUT_BEST_TMIN[5]</td><td>EMAC.EMAC1CLIENTRXFRAMEDROP</td></tr>

<tr><td>CELL_W[20].OUT_BEST_TMIN[6]</td><td>EMAC.EMAC1CLIENTRXGOODFRAME</td></tr>

<tr><td>CELL_W[20].OUT_BEST_TMIN[7]</td><td>EMAC.EMAC1CLIENTRXBADFRAME</td></tr>

<tr><td>CELL_W[20].OUT_SEC_TMIN[0]</td><td>PPC.TSTDCRC405DBUSINO[0]</td></tr>

<tr><td>CELL_W[20].OUT_SEC_TMIN[1]</td><td>PPC.TSTDCRC405DBUSINO[1]</td></tr>

<tr><td>CELL_W[20].OUT_SEC_TMIN[2]</td><td>PPC.TSTDCRC405DBUSINO[2]</td></tr>

<tr><td>CELL_W[20].OUT_SEC_TMIN[3]</td><td>PPC.TSTDCRC405DBUSINO[3]</td></tr>

<tr><td>CELL_W[20].OUT_HALF0_BEL[0]</td><td>PPC.TSTC405DSOCMABUSO[12]</td></tr>

<tr><td>CELL_W[20].OUT_HALF0_BEL[1]</td><td>PPC.TSTC405DSOCMABUSO[13]</td></tr>

<tr><td>CELL_W[20].OUT_HALF0_BEL[2]</td><td>PPC.TSTC405DSOCMABUSO[14]</td></tr>

<tr><td>CELL_W[20].OUT_HALF0_BEL[3]</td><td>PPC.TSTC405DSOCMABUSO[15]</td></tr>

<tr><td>CELL_W[20].OUT_HALF0_BEL[4]</td><td>PPC.TSTC405DSOCMWRDBUSO[12]</td></tr>

<tr><td>CELL_W[20].OUT_HALF0_BEL[5]</td><td>PPC.TSTC405DSOCMWRDBUSO[13]</td></tr>

<tr><td>CELL_W[20].OUT_HALF0_BEL[6]</td><td>PPC.TSTC405DSOCMWRDBUSO[14]</td></tr>

<tr><td>CELL_W[20].OUT_HALF0_BEL[7]</td><td>PPC.TSTC405DSOCMWRDBUSO[15]</td></tr>

<tr><td>CELL_W[20].OUT_HALF1_BEL[0]</td><td>PPC.TSTC405DSOCMABUSO[12]</td></tr>

<tr><td>CELL_W[20].OUT_HALF1_BEL[1]</td><td>PPC.TSTC405DSOCMABUSO[13]</td></tr>

<tr><td>CELL_W[20].OUT_HALF1_BEL[2]</td><td>PPC.TSTC405DSOCMABUSO[14]</td></tr>

<tr><td>CELL_W[20].OUT_HALF1_BEL[3]</td><td>PPC.TSTC405DSOCMABUSO[15]</td></tr>

<tr><td>CELL_W[20].OUT_HALF1_BEL[4]</td><td>PPC.TSTC405DSOCMWRDBUSO[12]</td></tr>

<tr><td>CELL_W[20].OUT_HALF1_BEL[5]</td><td>PPC.TSTC405DSOCMWRDBUSO[13]</td></tr>

<tr><td>CELL_W[20].OUT_HALF1_BEL[6]</td><td>PPC.TSTC405DSOCMWRDBUSO[14]</td></tr>

<tr><td>CELL_W[20].OUT_HALF1_BEL[7]</td><td>PPC.TSTC405DSOCMWRDBUSO[15]</td></tr>

<tr><td>CELL_W[21].IMUX_SR_OPTINV[0]</td><td>EMAC.TIEEMAC1UNICASTADDR[47]</td></tr>

<tr><td>CELL_W[21].IMUX_SR_OPTINV[1]</td><td>EMAC.TIEEMAC1UNICASTADDR[46]</td></tr>

<tr><td>CELL_W[21].IMUX_SR_OPTINV[2]</td><td>EMAC.TIEEMAC1UNICASTADDR[45]</td></tr>

<tr><td>CELL_W[21].IMUX_SR_OPTINV[3]</td><td>EMAC.TIEEMAC1UNICASTADDR[44]</td></tr>

<tr><td>CELL_W[21].IMUX_CLK_OPTINV[0]</td><td>EMAC.CLIENTEMAC1TXGMIIMIICLKIN</td></tr>

<tr><td>CELL_W[21].IMUX_CE_OPTINV[0]</td><td>EMAC.TIEEMAC1CONFIGVEC[3]</td></tr>

<tr><td>CELL_W[21].IMUX_CE_OPTINV[1]</td><td>EMAC.TIEEMAC1CONFIGVEC[2]</td></tr>

<tr><td>CELL_W[21].IMUX_CE_OPTINV[2]</td><td>EMAC.TIEEMAC1CONFIGVEC[1]</td></tr>

<tr><td>CELL_W[21].IMUX_CE_OPTINV[3]</td><td>EMAC.TIEEMAC1CONFIGVEC[0]</td></tr>

<tr><td>CELL_W[21].IMUX_IMUX[0]</td><td>EMAC.PHYEMAC1RXNOTINTABLE</td></tr>

<tr><td>CELL_W[21].IMUX_IMUX[1]</td><td>EMAC.PHYEMAC1RXDISPERR</td></tr>

<tr><td>CELL_W[21].IMUX_IMUX[2]</td><td>EMAC.PHYEMAC1RXCHARISK</td></tr>

<tr><td>CELL_W[21].IMUX_IMUX[3]</td><td>EMAC.PHYEMAC1RXCHARISCOMMA</td></tr>

<tr><td>CELL_W[21].IMUX_IMUX[4]</td><td>EMAC.PHYEMAC1RXBUFSTATUS[0]</td></tr>

<tr><td>CELL_W[21].IMUX_IMUX[5]</td><td>EMAC.PHYEMAC1RXBUFSTATUS[1]</td></tr>

<tr><td>CELL_W[21].IMUX_IMUX[6]</td><td>EMAC.PHYEMAC1RXLOSSOFSYNC[0]</td></tr>

<tr><td>CELL_W[21].IMUX_IMUX[7]</td><td>EMAC.PHYEMAC1RXLOSSOFSYNC[1]</td></tr>

<tr><td>CELL_W[21].IMUX_IMUX[8]</td><td>EMAC.CLIENTEMAC1TXD[0]</td></tr>

<tr><td>CELL_W[21].IMUX_IMUX[9]</td><td>EMAC.CLIENTEMAC1TXD[1]</td></tr>

<tr><td>CELL_W[21].IMUX_IMUX[10]</td><td>EMAC.CLIENTEMAC1TXD[2]</td></tr>

<tr><td>CELL_W[21].IMUX_IMUX[11]</td><td>EMAC.CLIENTEMAC1TXD[3]</td></tr>

<tr><td>CELL_W[21].IMUX_IMUX[12]</td><td>EMAC.PHYEMAC1RXCLKCORCNT[1]</td></tr>

<tr><td>CELL_W[21].IMUX_IMUX[13]</td><td>EMAC.PHYEMAC1RXCLKCORCNT[2]</td></tr>

<tr><td>CELL_W[21].IMUX_IMUX[14]</td><td>EMAC.TSTSIEMACI[4]</td></tr>

<tr><td>CELL_W[21].IMUX_IMUX[15]</td><td>PPC.TIEPVRBIT[4]</td></tr>

<tr><td>CELL_W[21].IMUX_IMUX[16]</td><td>PPC.TIEPVRBIT[5]</td></tr>

<tr><td>CELL_W[21].IMUX_IMUX[17]</td><td>PPC.TIEPVRBIT[6]</td></tr>

<tr><td>CELL_W[21].IMUX_IMUX[18]</td><td>PPC.TIEPVRBIT[7]</td></tr>

<tr><td>CELL_W[21].OUT_BEST_TMIN[0]</td><td>EMAC.EMAC1PHYMGTRXRESET</td></tr>

<tr><td>CELL_W[21].OUT_BEST_TMIN[1]</td><td>EMAC.EMAC1CLIENTTXCLIENTCLKOUT</td></tr>

<tr><td>CELL_W[21].OUT_BEST_TMIN[2]</td><td>EMAC.EMAC1CLIENTTXACK</td></tr>

<tr><td>CELL_W[21].OUT_BEST_TMIN[3]</td><td>EMAC.EMAC1CLIENTTXCOLLISION</td></tr>

<tr><td>CELL_W[21].OUT_BEST_TMIN[4]</td><td>EMAC.EMAC1CLIENTTXRETRANSMIT</td></tr>

<tr><td>CELL_W[21].OUT_BEST_TMIN[5]</td><td>EMAC.EMAC1CLIENTTXSTATSBYTEVLD</td></tr>

<tr><td>CELL_W[21].OUT_BEST_TMIN[6]</td><td>EMAC.EMAC1CLIENTRXSTATSBYTEVLD</td></tr>

<tr><td>CELL_W[21].OUT_BEST_TMIN[7]</td><td>EMAC.EMAC1CLIENTTXSTATSVLD</td></tr>

<tr><td>CELL_W[21].OUT_SEC_TMIN[0]</td><td>PPC.DSOCMBRAMABUS[8]</td></tr>

<tr><td>CELL_W[21].OUT_SEC_TMIN[1]</td><td>PPC.DSOCMBRAMABUS[9]</td></tr>

<tr><td>CELL_W[21].OUT_SEC_TMIN[2]</td><td>PPC.DSOCMBRAMABUS[10]</td></tr>

<tr><td>CELL_W[21].OUT_SEC_TMIN[3]</td><td>PPC.DSOCMBRAMABUS[11]</td></tr>

<tr><td>CELL_W[21].OUT_SEC_TMIN[4]</td><td>PPC.TSTPLBSAMPLECYCLEO</td></tr>

<tr><td>CELL_W[21].OUT_HALF0_BEL[0]</td><td>PPC.TSTC405DSOCMABUSO[8]</td></tr>

<tr><td>CELL_W[21].OUT_HALF0_BEL[1]</td><td>PPC.TSTC405DSOCMABUSO[9]</td></tr>

<tr><td>CELL_W[21].OUT_HALF0_BEL[2]</td><td>PPC.TSTC405DSOCMABUSO[10]</td></tr>

<tr><td>CELL_W[21].OUT_HALF0_BEL[3]</td><td>PPC.TSTC405DSOCMABUSO[11]</td></tr>

<tr><td>CELL_W[21].OUT_HALF0_BEL[4]</td><td>PPC.TSTC405DSOCMWRDBUSO[8]</td></tr>

<tr><td>CELL_W[21].OUT_HALF0_BEL[5]</td><td>PPC.TSTC405DSOCMWRDBUSO[9]</td></tr>

<tr><td>CELL_W[21].OUT_HALF0_BEL[6]</td><td>PPC.TSTC405DSOCMWRDBUSO[10]</td></tr>

<tr><td>CELL_W[21].OUT_HALF0_BEL[7]</td><td>PPC.TSTC405DSOCMWRDBUSO[11]</td></tr>

<tr><td>CELL_W[21].OUT_HALF1_BEL[0]</td><td>PPC.TSTC405DSOCMABUSO[8]</td></tr>

<tr><td>CELL_W[21].OUT_HALF1_BEL[1]</td><td>PPC.TSTC405DSOCMABUSO[9]</td></tr>

<tr><td>CELL_W[21].OUT_HALF1_BEL[2]</td><td>PPC.TSTC405DSOCMABUSO[10]</td></tr>

<tr><td>CELL_W[21].OUT_HALF1_BEL[3]</td><td>PPC.TSTC405DSOCMABUSO[11]</td></tr>

<tr><td>CELL_W[21].OUT_HALF1_BEL[4]</td><td>PPC.TSTC405DSOCMWRDBUSO[8]</td></tr>

<tr><td>CELL_W[21].OUT_HALF1_BEL[5]</td><td>PPC.TSTC405DSOCMWRDBUSO[9]</td></tr>

<tr><td>CELL_W[21].OUT_HALF1_BEL[6]</td><td>PPC.TSTC405DSOCMWRDBUSO[10]</td></tr>

<tr><td>CELL_W[21].OUT_HALF1_BEL[7]</td><td>PPC.TSTC405DSOCMWRDBUSO[11]</td></tr>

<tr><td>CELL_W[22].IMUX_SR_OPTINV[0]</td><td>EMAC.TIEEMAC1CONFIGVEC[7]</td></tr>

<tr><td>CELL_W[22].IMUX_SR_OPTINV[1]</td><td>EMAC.TIEEMAC1CONFIGVEC[6]</td></tr>

<tr><td>CELL_W[22].IMUX_SR_OPTINV[2]</td><td>EMAC.TIEEMAC1CONFIGVEC[5]</td></tr>

<tr><td>CELL_W[22].IMUX_SR_OPTINV[3]</td><td>EMAC.TIEEMAC1CONFIGVEC[4]</td></tr>

<tr><td>CELL_W[22].IMUX_CLK_OPTINV[0]</td><td>EMAC.CLIENTEMAC1TXCLIENTCLKIN</td></tr>

<tr><td>CELL_W[22].IMUX_CE_OPTINV[0]</td><td>EMAC.TIEEMAC1CONFIGVEC[11]</td></tr>

<tr><td>CELL_W[22].IMUX_CE_OPTINV[1]</td><td>EMAC.TIEEMAC1CONFIGVEC[10]</td></tr>

<tr><td>CELL_W[22].IMUX_CE_OPTINV[2]</td><td>EMAC.TIEEMAC1CONFIGVEC[9]</td></tr>

<tr><td>CELL_W[22].IMUX_CE_OPTINV[3]</td><td>EMAC.TIEEMAC1CONFIGVEC[8]</td></tr>

<tr><td>CELL_W[22].IMUX_IMUX[0]</td><td>EMAC.PHYEMAC1RXD[4]</td></tr>

<tr><td>CELL_W[22].IMUX_IMUX[1]</td><td>EMAC.PHYEMAC1RXD[5]</td></tr>

<tr><td>CELL_W[22].IMUX_IMUX[2]</td><td>EMAC.PHYEMAC1RXD[6]</td></tr>

<tr><td>CELL_W[22].IMUX_IMUX[3]</td><td>EMAC.PHYEMAC1RXD[7]</td></tr>

<tr><td>CELL_W[22].IMUX_IMUX[4]</td><td>EMAC.PHYEMAC1RXDV</td></tr>

<tr><td>CELL_W[22].IMUX_IMUX[5]</td><td>EMAC.PHYEMAC1RXER</td></tr>

<tr><td>CELL_W[22].IMUX_IMUX[6]</td><td>EMAC.PHYEMAC1RXCOMMADET</td></tr>

<tr><td>CELL_W[22].IMUX_IMUX[7]</td><td>EMAC.PHYEMAC1RXCHECKINGCRC</td></tr>

<tr><td>CELL_W[22].IMUX_IMUX[8]</td><td>EMAC.EMAC1TIBUS[3]</td></tr>

<tr><td>CELL_W[22].IMUX_IMUX[9]</td><td>EMAC.EMAC1TIBUS[2]</td></tr>

<tr><td>CELL_W[22].IMUX_IMUX[10]</td><td>EMAC.CLIENTEMAC1TXUNDERRUN</td></tr>

<tr><td>CELL_W[22].IMUX_IMUX[11]</td><td>EMAC.CLIENTEMAC1PAUSEREQ</td></tr>

<tr><td>CELL_W[22].IMUX_IMUX[12]</td><td>EMAC.CLIENTEMAC1TXDVLD</td></tr>

<tr><td>CELL_W[22].IMUX_IMUX[13]</td><td>EMAC.CLIENTEMAC1TXDVLDMSW</td></tr>

<tr><td>CELL_W[22].IMUX_IMUX[14]</td><td>EMAC.PHYEMAC1PHYAD[1]</td></tr>

<tr><td>CELL_W[22].IMUX_IMUX[15]</td><td>EMAC.PHYEMAC1PHYAD[0]</td></tr>

<tr><td>CELL_W[22].IMUX_IMUX[16]</td><td>PPC.TSTTRSTNEGI</td></tr>

<tr><td>CELL_W[22].OUT_BEST_TMIN[0]</td><td>EMAC.EMAC1PHYTXD[4]</td></tr>

<tr><td>CELL_W[22].OUT_BEST_TMIN[1]</td><td>EMAC.EMAC1PHYTXD[5]</td></tr>

<tr><td>CELL_W[22].OUT_BEST_TMIN[2]</td><td>EMAC.EMAC1PHYTXD[6]</td></tr>

<tr><td>CELL_W[22].OUT_BEST_TMIN[3]</td><td>EMAC.EMAC1PHYTXD[7]</td></tr>

<tr><td>CELL_W[22].OUT_BEST_TMIN[4]</td><td>EMAC.EMAC1PHYTXCHARISK</td></tr>

<tr><td>CELL_W[22].OUT_BEST_TMIN[5]</td><td>EMAC.EMAC1CLIENTRXDVLDMSW</td></tr>

<tr><td>CELL_W[22].OUT_BEST_TMIN[6]</td><td>EMAC.EMAC1CLIENTRXDVLD</td></tr>

<tr><td>CELL_W[22].OUT_BEST_TMIN[7]</td><td>EMAC.EMAC1CLIENTRXSTATSVLD</td></tr>

<tr><td>CELL_W[22].OUT_SEC_TMIN[0]</td><td>EMAC.EMAC1CLIENTRXSTATS[0]</td></tr>

<tr><td>CELL_W[22].OUT_SEC_TMIN[1]</td><td>EMAC.EMAC1CLIENTRXSTATS[1]</td></tr>

<tr><td>CELL_W[22].OUT_SEC_TMIN[2]</td><td>EMAC.EMAC1CLIENTRXSTATS[2]</td></tr>

<tr><td>CELL_W[22].OUT_SEC_TMIN[3]</td><td>EMAC.EMAC1CLIENTRXSTATS[3]</td></tr>

<tr><td>CELL_W[22].OUT_SEC_TMIN[4]</td><td>PPC.DSOCMWRADDRVALID</td></tr>

<tr><td>CELL_W[22].OUT_HALF0_BEL[0]</td><td>PPC.TSTC405DSOCMABUSO[4]</td></tr>

<tr><td>CELL_W[22].OUT_HALF0_BEL[1]</td><td>PPC.TSTC405DSOCMABUSO[5]</td></tr>

<tr><td>CELL_W[22].OUT_HALF0_BEL[2]</td><td>PPC.TSTC405DSOCMABUSO[6]</td></tr>

<tr><td>CELL_W[22].OUT_HALF0_BEL[3]</td><td>PPC.TSTC405DSOCMABUSO[7]</td></tr>

<tr><td>CELL_W[22].OUT_HALF0_BEL[4]</td><td>PPC.TSTC405DSOCMWRDBUSO[4]</td></tr>

<tr><td>CELL_W[22].OUT_HALF0_BEL[5]</td><td>PPC.TSTC405DSOCMWRDBUSO[5]</td></tr>

<tr><td>CELL_W[22].OUT_HALF0_BEL[6]</td><td>PPC.TSTC405DSOCMWRDBUSO[6]</td></tr>

<tr><td>CELL_W[22].OUT_HALF0_BEL[7]</td><td>PPC.TSTC405DSOCMWRDBUSO[7]</td></tr>

<tr><td>CELL_W[22].OUT_HALF1_BEL[0]</td><td>PPC.TSTC405DSOCMABUSO[4]</td></tr>

<tr><td>CELL_W[22].OUT_HALF1_BEL[1]</td><td>PPC.TSTC405DSOCMABUSO[5]</td></tr>

<tr><td>CELL_W[22].OUT_HALF1_BEL[2]</td><td>PPC.TSTC405DSOCMABUSO[6]</td></tr>

<tr><td>CELL_W[22].OUT_HALF1_BEL[3]</td><td>PPC.TSTC405DSOCMABUSO[7]</td></tr>

<tr><td>CELL_W[22].OUT_HALF1_BEL[4]</td><td>PPC.TSTC405DSOCMWRDBUSO[4]</td></tr>

<tr><td>CELL_W[22].OUT_HALF1_BEL[5]</td><td>PPC.TSTC405DSOCMWRDBUSO[5]</td></tr>

<tr><td>CELL_W[22].OUT_HALF1_BEL[6]</td><td>PPC.TSTC405DSOCMWRDBUSO[6]</td></tr>

<tr><td>CELL_W[22].OUT_HALF1_BEL[7]</td><td>PPC.TSTC405DSOCMWRDBUSO[7]</td></tr>

<tr><td>CELL_W[23].IMUX_SR_OPTINV[0]</td><td>EMAC.TIEEMAC1CONFIGVEC[15]</td></tr>

<tr><td>CELL_W[23].IMUX_SR_OPTINV[1]</td><td>EMAC.TIEEMAC1CONFIGVEC[14]</td></tr>

<tr><td>CELL_W[23].IMUX_SR_OPTINV[2]</td><td>EMAC.TIEEMAC1CONFIGVEC[13]</td></tr>

<tr><td>CELL_W[23].IMUX_SR_OPTINV[3]</td><td>EMAC.TIEEMAC1CONFIGVEC[12]</td></tr>

<tr><td>CELL_W[23].IMUX_CE_OPTINV[0]</td><td>EMAC.TIEEMAC1CONFIGVEC[19]</td></tr>

<tr><td>CELL_W[23].IMUX_CE_OPTINV[1]</td><td>EMAC.TIEEMAC1CONFIGVEC[18]</td></tr>

<tr><td>CELL_W[23].IMUX_CE_OPTINV[2]</td><td>EMAC.TIEEMAC1CONFIGVEC[17]</td></tr>

<tr><td>CELL_W[23].IMUX_CE_OPTINV[3]</td><td>EMAC.TIEEMAC1CONFIGVEC[16]</td></tr>

<tr><td>CELL_W[23].IMUX_IMUX[0]</td><td>EMAC.PHYEMAC1RXD[0]</td></tr>

<tr><td>CELL_W[23].IMUX_IMUX[1]</td><td>EMAC.PHYEMAC1RXD[1]</td></tr>

<tr><td>CELL_W[23].IMUX_IMUX[2]</td><td>EMAC.PHYEMAC1RXD[2]</td></tr>

<tr><td>CELL_W[23].IMUX_IMUX[3]</td><td>EMAC.PHYEMAC1RXD[3]</td></tr>

<tr><td>CELL_W[23].IMUX_IMUX[4]</td><td>EMAC.PHYEMAC1CRS</td></tr>

<tr><td>CELL_W[23].IMUX_IMUX[5]</td><td>EMAC.PHYEMAC1COL</td></tr>

<tr><td>CELL_W[23].IMUX_IMUX[6]</td><td>EMAC.TIEEMAC1CONFIGVEC[25]</td></tr>

<tr><td>CELL_W[23].IMUX_IMUX[7]</td><td>EMAC.TIEEMAC1CONFIGVEC[24]</td></tr>

<tr><td>CELL_W[23].IMUX_IMUX[8]</td><td>EMAC.TIEEMAC1CONFIGVEC[23]</td></tr>

<tr><td>CELL_W[23].IMUX_IMUX[9]</td><td>EMAC.TIEEMAC1CONFIGVEC[22]</td></tr>

<tr><td>CELL_W[23].IMUX_IMUX[10]</td><td>EMAC.TIEEMAC1CONFIGVEC[21]</td></tr>

<tr><td>CELL_W[23].IMUX_IMUX[11]</td><td>EMAC.TIEEMAC1CONFIGVEC[20]</td></tr>

<tr><td>CELL_W[23].IMUX_IMUX[12]</td><td>EMAC.PHYEMAC1PHYAD[4]</td></tr>

<tr><td>CELL_W[23].IMUX_IMUX[13]</td><td>EMAC.PHYEMAC1PHYAD[3]</td></tr>

<tr><td>CELL_W[23].IMUX_IMUX[14]</td><td>EMAC.PHYEMAC1PHYAD[2]</td></tr>

<tr><td>CELL_W[23].IMUX_IMUX[15]</td><td>EMAC.TSTSIEMACI[5]</td></tr>

<tr><td>CELL_W[23].OUT_BEST_TMIN[0]</td><td>EMAC.EMAC1PHYTXD[0]</td></tr>

<tr><td>CELL_W[23].OUT_BEST_TMIN[1]</td><td>EMAC.EMAC1PHYTXD[1]</td></tr>

<tr><td>CELL_W[23].OUT_BEST_TMIN[2]</td><td>EMAC.EMAC1PHYTXD[2]</td></tr>

<tr><td>CELL_W[23].OUT_BEST_TMIN[3]</td><td>EMAC.EMAC1PHYTXD[3]</td></tr>

<tr><td>CELL_W[23].OUT_BEST_TMIN[4]</td><td>EMAC.EMAC1PHYTXCLK</td></tr>

<tr><td>CELL_W[23].OUT_BEST_TMIN[5]</td><td>EMAC.EMAC1PHYTXEN</td></tr>

<tr><td>CELL_W[23].OUT_BEST_TMIN[6]</td><td>EMAC.EMAC1PHYTXER</td></tr>

<tr><td>CELL_W[23].OUT_BEST_TMIN[7]</td><td>EMAC.DCRHOSTDONEIR</td></tr>

<tr><td>CELL_W[23].OUT_SEC_TMIN[0]</td><td>PPC.DSOCMBRAMABUS[12]</td></tr>

<tr><td>CELL_W[23].OUT_SEC_TMIN[1]</td><td>PPC.DSOCMBRAMABUS[13]</td></tr>

<tr><td>CELL_W[23].OUT_SEC_TMIN[2]</td><td>PPC.DSOCMBRAMABUS[14]</td></tr>

<tr><td>CELL_W[23].OUT_SEC_TMIN[3]</td><td>PPC.DSOCMBRAMABUS[15]</td></tr>

<tr><td>CELL_W[23].OUT_SEC_TMIN[4]</td><td>EMAC.EMAC1PHYMGTTXRESET</td></tr>

<tr><td>CELL_W[23].OUT_HALF0_BEL[0]</td><td>PPC.TSTC405DSOCMABUSO[0]</td></tr>

<tr><td>CELL_W[23].OUT_HALF0_BEL[1]</td><td>PPC.TSTC405DSOCMABUSO[1]</td></tr>

<tr><td>CELL_W[23].OUT_HALF0_BEL[2]</td><td>PPC.TSTC405DSOCMABUSO[2]</td></tr>

<tr><td>CELL_W[23].OUT_HALF0_BEL[3]</td><td>PPC.TSTC405DSOCMABUSO[3]</td></tr>

<tr><td>CELL_W[23].OUT_HALF0_BEL[4]</td><td>PPC.TSTC405DSOCMWRDBUSO[0]</td></tr>

<tr><td>CELL_W[23].OUT_HALF0_BEL[5]</td><td>PPC.TSTC405DSOCMWRDBUSO[1]</td></tr>

<tr><td>CELL_W[23].OUT_HALF0_BEL[6]</td><td>PPC.TSTC405DSOCMWRDBUSO[2]</td></tr>

<tr><td>CELL_W[23].OUT_HALF0_BEL[7]</td><td>PPC.TSTC405DSOCMWRDBUSO[3]</td></tr>

<tr><td>CELL_W[23].OUT_HALF1_BEL[0]</td><td>PPC.TSTC405DSOCMABUSO[0]</td></tr>

<tr><td>CELL_W[23].OUT_HALF1_BEL[1]</td><td>PPC.TSTC405DSOCMABUSO[1]</td></tr>

<tr><td>CELL_W[23].OUT_HALF1_BEL[2]</td><td>PPC.TSTC405DSOCMABUSO[2]</td></tr>

<tr><td>CELL_W[23].OUT_HALF1_BEL[3]</td><td>PPC.TSTC405DSOCMABUSO[3]</td></tr>

<tr><td>CELL_W[23].OUT_HALF1_BEL[4]</td><td>PPC.TSTC405DSOCMWRDBUSO[0]</td></tr>

<tr><td>CELL_W[23].OUT_HALF1_BEL[5]</td><td>PPC.TSTC405DSOCMWRDBUSO[1]</td></tr>

<tr><td>CELL_W[23].OUT_HALF1_BEL[6]</td><td>PPC.TSTC405DSOCMWRDBUSO[2]</td></tr>

<tr><td>CELL_W[23].OUT_HALF1_BEL[7]</td><td>PPC.TSTC405DSOCMWRDBUSO[3]</td></tr>

<tr><td>CELL_E[0].IMUX_SR_OPTINV[0]</td><td>PPC.TIEAPUUDI8[19]</td></tr>

<tr><td>CELL_E[0].IMUX_SR_OPTINV[1]</td><td>PPC.TIEAPUUDI8[18]</td></tr>

<tr><td>CELL_E[0].IMUX_SR_OPTINV[2]</td><td>PPC.TIEAPUUDI8[17]</td></tr>

<tr><td>CELL_E[0].IMUX_SR_OPTINV[3]</td><td>PPC.TIEAPUUDI8[16]</td></tr>

<tr><td>CELL_E[0].IMUX_CE_OPTINV[0]</td><td>PPC.TIEAPUUDI8[23]</td></tr>

<tr><td>CELL_E[0].IMUX_CE_OPTINV[1]</td><td>PPC.TIEAPUUDI8[22]</td></tr>

<tr><td>CELL_E[0].IMUX_CE_OPTINV[2]</td><td>PPC.TIEAPUUDI8[21]</td></tr>

<tr><td>CELL_E[0].IMUX_CE_OPTINV[3]</td><td>PPC.TIEAPUUDI8[20]</td></tr>

<tr><td>CELL_E[0].IMUX_IMUX[0]</td><td>PPC.PLBC405DCURDDBUS[60]</td></tr>

<tr><td>CELL_E[0].IMUX_IMUX[1]</td><td>PPC.PLBC405DCURDDBUS[61]</td></tr>

<tr><td>CELL_E[0].IMUX_IMUX[2]</td><td>PPC.PLBC405DCURDDBUS[62]</td></tr>

<tr><td>CELL_E[0].IMUX_IMUX[3]</td><td>PPC.PLBC405DCURDDBUS[63]</td></tr>

<tr><td>CELL_E[0].IMUX_IMUX[4]</td><td>PPC.PLBC405ICURDDBUS[60]</td></tr>

<tr><td>CELL_E[0].IMUX_IMUX[5]</td><td>PPC.PLBC405ICURDDBUS[61]</td></tr>

<tr><td>CELL_E[0].IMUX_IMUX[6]</td><td>PPC.PLBC405ICURDDBUS[62]</td></tr>

<tr><td>CELL_E[0].IMUX_IMUX[7]</td><td>PPC.PLBC405ICURDDBUS[63]</td></tr>

<tr><td>CELL_E[0].IMUX_IMUX[8]</td><td>PPC.TRCC405TRACEDISABLE</td></tr>

<tr><td>CELL_E[0].IMUX_IMUX[9]</td><td>PPC.TRCC405TRIGGEREVENTIN</td></tr>

<tr><td>CELL_E[0].IMUX_IMUX[10]</td><td>PPC.TSTC405APUWBBYTEENI[0]</td></tr>

<tr><td>CELL_E[0].IMUX_IMUX[11]</td><td>PPC.TSTC405APUWBBYTEENI[1]</td></tr>

<tr><td>CELL_E[0].IMUX_IMUX[12]</td><td>PPC.TSTC405APUWBBYTEENI[2]</td></tr>

<tr><td>CELL_E[0].IMUX_IMUX[13]</td><td>PPC.TSTC405APUWBBYTEENI[3]</td></tr>

<tr><td>CELL_E[0].IMUX_IMUX[14]</td><td>PPC.TSTC405ISOCMREQPENDINGI</td></tr>

<tr><td>CELL_E[0].IMUX_IMUX[15]</td><td>PPC.TSTC405ISOCMICUREADYI</td></tr>

<tr><td>CELL_E[0].IMUX_IMUX[16]</td><td>PPC.TSTC405ISOCMXLTVALIDI</td></tr>

<tr><td>CELL_E[0].IMUX_IMUX[17]</td><td>PPC.TSTC405ISOCMABORTI</td></tr>

<tr><td>CELL_E[0].OUT_BEST_TMIN[0]</td><td>PPC.C405PLBDCUWRDBUS[60]</td></tr>

<tr><td>CELL_E[0].OUT_BEST_TMIN[1]</td><td>PPC.C405PLBDCUWRDBUS[61]</td></tr>

<tr><td>CELL_E[0].OUT_BEST_TMIN[2]</td><td>PPC.C405PLBDCUWRDBUS[62]</td></tr>

<tr><td>CELL_E[0].OUT_BEST_TMIN[3]</td><td>PPC.C405PLBDCUWRDBUS[63]</td></tr>

<tr><td>CELL_E[0].OUT_BEST_TMIN[4]</td><td>PPC.C405TRCTRIGGEREVENTTYPE[0]</td></tr>

<tr><td>CELL_E[0].OUT_BEST_TMIN[5]</td><td>PPC.C405TRCTRIGGEREVENTTYPE[1]</td></tr>

<tr><td>CELL_E[0].OUT_BEST_TMIN[6]</td><td>PPC.C405TRCTRIGGEREVENTTYPE[2]</td></tr>

<tr><td>CELL_E[0].OUT_BEST_TMIN[7]</td><td>PPC.C405TRCTRIGGEREVENTTYPE[3]</td></tr>

<tr><td>CELL_E[0].OUT_SEC_TMIN[0]</td><td>PPC.C405TRCTRIGGEREVENTTYPE[4]</td></tr>

<tr><td>CELL_E[0].OUT_SEC_TMIN[1]</td><td>PPC.C405TRCTRIGGEREVENTTYPE[5]</td></tr>

<tr><td>CELL_E[0].OUT_SEC_TMIN[2]</td><td>PPC.C405TRCTRIGGEREVENTTYPE[6]</td></tr>

<tr><td>CELL_E[0].OUT_SEC_TMIN[3]</td><td>PPC.C405TRCTRIGGEREVENTTYPE[7]</td></tr>

<tr><td>CELL_E[0].OUT_HALF0_BEL[0]</td><td>PPC.TSTISOCMC405READDATAOUTO[24]</td></tr>

<tr><td>CELL_E[0].OUT_HALF0_BEL[1]</td><td>PPC.TSTISOCMC405READDATAOUTO[25]</td></tr>

<tr><td>CELL_E[0].OUT_HALF0_BEL[2]</td><td>PPC.TSTISOCMC405READDATAOUTO[26]</td></tr>

<tr><td>CELL_E[0].OUT_HALF0_BEL[3]</td><td>PPC.TSTISOCMC405READDATAOUTO[27]</td></tr>

<tr><td>CELL_E[0].OUT_HALF0_BEL[4]</td><td>PPC.TSTISOCMC405READDATAOUTO[28]</td></tr>

<tr><td>CELL_E[0].OUT_HALF0_BEL[5]</td><td>PPC.TSTISOCMC405READDATAOUTO[29]</td></tr>

<tr><td>CELL_E[0].OUT_HALF0_BEL[6]</td><td>PPC.TSTISOCMC405READDATAOUTO[30]</td></tr>

<tr><td>CELL_E[0].OUT_HALF0_BEL[7]</td><td>PPC.TSTISOCMC405READDATAOUTO[31]</td></tr>

<tr><td>CELL_E[0].OUT_HALF1_BEL[0]</td><td>PPC.TSTISOCMC405READDATAOUTO[24]</td></tr>

<tr><td>CELL_E[0].OUT_HALF1_BEL[1]</td><td>PPC.TSTISOCMC405READDATAOUTO[25]</td></tr>

<tr><td>CELL_E[0].OUT_HALF1_BEL[2]</td><td>PPC.TSTISOCMC405READDATAOUTO[26]</td></tr>

<tr><td>CELL_E[0].OUT_HALF1_BEL[3]</td><td>PPC.TSTISOCMC405READDATAOUTO[27]</td></tr>

<tr><td>CELL_E[0].OUT_HALF1_BEL[4]</td><td>PPC.TSTISOCMC405READDATAOUTO[28]</td></tr>

<tr><td>CELL_E[0].OUT_HALF1_BEL[5]</td><td>PPC.TSTISOCMC405READDATAOUTO[29]</td></tr>

<tr><td>CELL_E[0].OUT_HALF1_BEL[6]</td><td>PPC.TSTISOCMC405READDATAOUTO[30]</td></tr>

<tr><td>CELL_E[0].OUT_HALF1_BEL[7]</td><td>PPC.TSTISOCMC405READDATAOUTO[31]</td></tr>

<tr><td>CELL_E[1].IMUX_SR_OPTINV[0]</td><td>PPC.TIEAPUUDI8[11]</td></tr>

<tr><td>CELL_E[1].IMUX_SR_OPTINV[1]</td><td>PPC.TIEAPUUDI8[10]</td></tr>

<tr><td>CELL_E[1].IMUX_SR_OPTINV[2]</td><td>PPC.TIEAPUUDI8[9]</td></tr>

<tr><td>CELL_E[1].IMUX_SR_OPTINV[3]</td><td>PPC.TIEAPUUDI8[8]</td></tr>

<tr><td>CELL_E[1].IMUX_CE_OPTINV[0]</td><td>PPC.TIEAPUUDI8[15]</td></tr>

<tr><td>CELL_E[1].IMUX_CE_OPTINV[1]</td><td>PPC.TIEAPUUDI8[14]</td></tr>

<tr><td>CELL_E[1].IMUX_CE_OPTINV[2]</td><td>PPC.TIEAPUUDI8[13]</td></tr>

<tr><td>CELL_E[1].IMUX_CE_OPTINV[3]</td><td>PPC.TIEAPUUDI8[12]</td></tr>

<tr><td>CELL_E[1].IMUX_IMUX[0]</td><td>PPC.PLBC405DCURDDBUS[56]</td></tr>

<tr><td>CELL_E[1].IMUX_IMUX[1]</td><td>PPC.PLBC405DCURDDBUS[57]</td></tr>

<tr><td>CELL_E[1].IMUX_IMUX[2]</td><td>PPC.PLBC405DCURDDBUS[58]</td></tr>

<tr><td>CELL_E[1].IMUX_IMUX[3]</td><td>PPC.PLBC405DCURDDBUS[59]</td></tr>

<tr><td>CELL_E[1].IMUX_IMUX[4]</td><td>PPC.PLBC405ICURDDBUS[56]</td></tr>

<tr><td>CELL_E[1].IMUX_IMUX[5]</td><td>PPC.PLBC405ICURDDBUS[57]</td></tr>

<tr><td>CELL_E[1].IMUX_IMUX[6]</td><td>PPC.PLBC405ICURDDBUS[58]</td></tr>

<tr><td>CELL_E[1].IMUX_IMUX[7]</td><td>PPC.PLBC405ICURDDBUS[59]</td></tr>

<tr><td>CELL_E[1].IMUX_IMUX[8]</td><td>PPC.TSTC405APUEXERBDATAI[24]</td></tr>

<tr><td>CELL_E[1].IMUX_IMUX[9]</td><td>PPC.TSTC405APUEXERBDATAI[25]</td></tr>

<tr><td>CELL_E[1].IMUX_IMUX[10]</td><td>PPC.TSTC405APUEXERBDATAI[26]</td></tr>

<tr><td>CELL_E[1].IMUX_IMUX[11]</td><td>PPC.TSTC405APUEXERBDATAI[27]</td></tr>

<tr><td>CELL_E[1].IMUX_IMUX[12]</td><td>PPC.TSTC405APUEXERBDATAI[28]</td></tr>

<tr><td>CELL_E[1].IMUX_IMUX[13]</td><td>PPC.TSTC405APUEXERBDATAI[29]</td></tr>

<tr><td>CELL_E[1].IMUX_IMUX[14]</td><td>PPC.TSTC405APUEXERBDATAI[30]</td></tr>

<tr><td>CELL_E[1].IMUX_IMUX[15]</td><td>PPC.TSTC405APUEXERBDATAI[31]</td></tr>

<tr><td>CELL_E[1].IMUX_IMUX[16]</td><td>PPC.TSTC405APUEXELOADDBUSI[28]</td></tr>

<tr><td>CELL_E[1].IMUX_IMUX[17]</td><td>PPC.TSTC405APUEXELOADDBUSI[29]</td></tr>

<tr><td>CELL_E[1].IMUX_IMUX[18]</td><td>PPC.TSTC405APUEXELOADDBUSI[30]</td></tr>

<tr><td>CELL_E[1].IMUX_IMUX[19]</td><td>PPC.TSTC405APUEXELOADDBUSI[31]</td></tr>

<tr><td>CELL_E[1].OUT_BEST_TMIN[0]</td><td>PPC.C405PLBDCUWRDBUS[56]</td></tr>

<tr><td>CELL_E[1].OUT_BEST_TMIN[1]</td><td>PPC.C405PLBDCUWRDBUS[57]</td></tr>

<tr><td>CELL_E[1].OUT_BEST_TMIN[2]</td><td>PPC.C405PLBDCUWRDBUS[58]</td></tr>

<tr><td>CELL_E[1].OUT_BEST_TMIN[3]</td><td>PPC.C405PLBDCUWRDBUS[59]</td></tr>

<tr><td>CELL_E[1].OUT_BEST_TMIN[4]</td><td>PPC.C405TRCTRIGGEREVENTTYPE[8]</td></tr>

<tr><td>CELL_E[1].OUT_BEST_TMIN[5]</td><td>PPC.C405TRCTRIGGEREVENTTYPE[9]</td></tr>

<tr><td>CELL_E[1].OUT_BEST_TMIN[6]</td><td>PPC.C405TRCTRIGGEREVENTTYPE[10]</td></tr>

<tr><td>CELL_E[1].OUT_BEST_TMIN[7]</td><td>PPC.C405TRCTRIGGEREVENTOUT</td></tr>

<tr><td>CELL_E[1].OUT_SEC_TMIN[0]</td><td>PPC.C405TRCTRACESTATUS[0]</td></tr>

<tr><td>CELL_E[1].OUT_SEC_TMIN[1]</td><td>PPC.C405TRCTRACESTATUS[1]</td></tr>

<tr><td>CELL_E[1].OUT_SEC_TMIN[2]</td><td>PPC.C405TRCTRACESTATUS[2]</td></tr>

<tr><td>CELL_E[1].OUT_SEC_TMIN[3]</td><td>PPC.C405TRCTRACESTATUS[3]</td></tr>

<tr><td>CELL_E[1].OUT_HALF0_BEL[0]</td><td>PPC.TSTISOCMC405READDATAOUTO[16]</td></tr>

<tr><td>CELL_E[1].OUT_HALF0_BEL[1]</td><td>PPC.TSTISOCMC405READDATAOUTO[17]</td></tr>

<tr><td>CELL_E[1].OUT_HALF0_BEL[2]</td><td>PPC.TSTISOCMC405READDATAOUTO[18]</td></tr>

<tr><td>CELL_E[1].OUT_HALF0_BEL[3]</td><td>PPC.TSTISOCMC405READDATAOUTO[19]</td></tr>

<tr><td>CELL_E[1].OUT_HALF0_BEL[4]</td><td>PPC.TSTISOCMC405READDATAOUTO[20]</td></tr>

<tr><td>CELL_E[1].OUT_HALF0_BEL[5]</td><td>PPC.TSTISOCMC405READDATAOUTO[21]</td></tr>

<tr><td>CELL_E[1].OUT_HALF0_BEL[6]</td><td>PPC.TSTISOCMC405READDATAOUTO[22]</td></tr>

<tr><td>CELL_E[1].OUT_HALF0_BEL[7]</td><td>PPC.TSTISOCMC405READDATAOUTO[23]</td></tr>

<tr><td>CELL_E[1].OUT_HALF1_BEL[0]</td><td>PPC.TSTISOCMC405READDATAOUTO[16]</td></tr>

<tr><td>CELL_E[1].OUT_HALF1_BEL[1]</td><td>PPC.TSTISOCMC405READDATAOUTO[17]</td></tr>

<tr><td>CELL_E[1].OUT_HALF1_BEL[2]</td><td>PPC.TSTISOCMC405READDATAOUTO[18]</td></tr>

<tr><td>CELL_E[1].OUT_HALF1_BEL[3]</td><td>PPC.TSTISOCMC405READDATAOUTO[19]</td></tr>

<tr><td>CELL_E[1].OUT_HALF1_BEL[4]</td><td>PPC.TSTISOCMC405READDATAOUTO[20]</td></tr>

<tr><td>CELL_E[1].OUT_HALF1_BEL[5]</td><td>PPC.TSTISOCMC405READDATAOUTO[21]</td></tr>

<tr><td>CELL_E[1].OUT_HALF1_BEL[6]</td><td>PPC.TSTISOCMC405READDATAOUTO[22]</td></tr>

<tr><td>CELL_E[1].OUT_HALF1_BEL[7]</td><td>PPC.TSTISOCMC405READDATAOUTO[23]</td></tr>

<tr><td>CELL_E[2].IMUX_SR_OPTINV[0]</td><td>PPC.TIEAPUUDI8[3]</td></tr>

<tr><td>CELL_E[2].IMUX_SR_OPTINV[1]</td><td>PPC.TIEAPUUDI8[2]</td></tr>

<tr><td>CELL_E[2].IMUX_SR_OPTINV[2]</td><td>PPC.TIEAPUUDI8[1]</td></tr>

<tr><td>CELL_E[2].IMUX_SR_OPTINV[3]</td><td>PPC.TIEAPUUDI8[0]</td></tr>

<tr><td>CELL_E[2].IMUX_CE_OPTINV[0]</td><td>PPC.TIEAPUUDI8[7]</td></tr>

<tr><td>CELL_E[2].IMUX_CE_OPTINV[1]</td><td>PPC.TIEAPUUDI8[6]</td></tr>

<tr><td>CELL_E[2].IMUX_CE_OPTINV[2]</td><td>PPC.TIEAPUUDI8[5]</td></tr>

<tr><td>CELL_E[2].IMUX_CE_OPTINV[3]</td><td>PPC.TIEAPUUDI8[4]</td></tr>

<tr><td>CELL_E[2].IMUX_IMUX[0]</td><td>PPC.PLBC405DCURDDBUS[52]</td></tr>

<tr><td>CELL_E[2].IMUX_IMUX[1]</td><td>PPC.PLBC405DCURDDBUS[53]</td></tr>

<tr><td>CELL_E[2].IMUX_IMUX[2]</td><td>PPC.PLBC405DCURDDBUS[54]</td></tr>

<tr><td>CELL_E[2].IMUX_IMUX[3]</td><td>PPC.PLBC405DCURDDBUS[55]</td></tr>

<tr><td>CELL_E[2].IMUX_IMUX[4]</td><td>PPC.PLBC405ICURDDBUS[52]</td></tr>

<tr><td>CELL_E[2].IMUX_IMUX[5]</td><td>PPC.PLBC405ICURDDBUS[53]</td></tr>

<tr><td>CELL_E[2].IMUX_IMUX[6]</td><td>PPC.PLBC405ICURDDBUS[54]</td></tr>

<tr><td>CELL_E[2].IMUX_IMUX[7]</td><td>PPC.PLBC405ICURDDBUS[55]</td></tr>

<tr><td>CELL_E[2].IMUX_IMUX[8]</td><td>PPC.TSTC405APUEXELOADDBUSI[20]</td></tr>

<tr><td>CELL_E[2].IMUX_IMUX[9]</td><td>PPC.TSTC405APUEXELOADDBUSI[21]</td></tr>

<tr><td>CELL_E[2].IMUX_IMUX[10]</td><td>PPC.TSTC405APUEXELOADDBUSI[22]</td></tr>

<tr><td>CELL_E[2].IMUX_IMUX[11]</td><td>PPC.TSTC405APUEXELOADDBUSI[23]</td></tr>

<tr><td>CELL_E[2].IMUX_IMUX[12]</td><td>PPC.TSTC405APUEXELOADDBUSI[24]</td></tr>

<tr><td>CELL_E[2].IMUX_IMUX[13]</td><td>PPC.TSTC405APUEXELOADDBUSI[25]</td></tr>

<tr><td>CELL_E[2].IMUX_IMUX[14]</td><td>PPC.TSTC405APUEXELOADDBUSI[26]</td></tr>

<tr><td>CELL_E[2].IMUX_IMUX[15]</td><td>PPC.TSTC405APUEXELOADDBUSI[27]</td></tr>

<tr><td>CELL_E[2].IMUX_IMUX[16]</td><td>PPC.TSTC405APUEXERBDATAI[20]</td></tr>

<tr><td>CELL_E[2].IMUX_IMUX[17]</td><td>PPC.TSTC405APUEXERBDATAI[21]</td></tr>

<tr><td>CELL_E[2].IMUX_IMUX[18]</td><td>PPC.TSTC405APUEXERBDATAI[22]</td></tr>

<tr><td>CELL_E[2].IMUX_IMUX[19]</td><td>PPC.TSTC405APUEXERBDATAI[23]</td></tr>

<tr><td>CELL_E[2].OUT_BEST_TMIN[0]</td><td>PPC.C405PLBDCUWRDBUS[52]</td></tr>

<tr><td>CELL_E[2].OUT_BEST_TMIN[1]</td><td>PPC.C405PLBDCUWRDBUS[53]</td></tr>

<tr><td>CELL_E[2].OUT_BEST_TMIN[2]</td><td>PPC.C405PLBDCUWRDBUS[54]</td></tr>

<tr><td>CELL_E[2].OUT_BEST_TMIN[3]</td><td>PPC.C405PLBDCUWRDBUS[55]</td></tr>

<tr><td>CELL_E[2].OUT_BEST_TMIN[4]</td><td>PPC.C405PLBDCUBE[4]</td></tr>

<tr><td>CELL_E[2].OUT_BEST_TMIN[5]</td><td>PPC.C405PLBDCUBE[5]</td></tr>

<tr><td>CELL_E[2].OUT_BEST_TMIN[6]</td><td>PPC.C405PLBDCUBE[6]</td></tr>

<tr><td>CELL_E[2].OUT_BEST_TMIN[7]</td><td>PPC.C405PLBDCUBE[7]</td></tr>

<tr><td>CELL_E[2].OUT_SEC_TMIN[0]</td><td>PPC.C405PLBICUSIZE[2]</td></tr>

<tr><td>CELL_E[2].OUT_SEC_TMIN[1]</td><td>PPC.C405PLBICUSIZE[3]</td></tr>

<tr><td>CELL_E[2].OUT_SEC_TMIN[2]</td><td>PPC.C405PLBICUU0ATTR</td></tr>

<tr><td>CELL_E[2].OUT_SEC_TMIN[3]</td><td>PPC.C405TRCCYCLE</td></tr>

<tr><td>CELL_E[2].OUT_HALF0_BEL[0]</td><td>PPC.TSTISOCMC405READDATAOUTO[8]</td></tr>

<tr><td>CELL_E[2].OUT_HALF0_BEL[1]</td><td>PPC.TSTISOCMC405READDATAOUTO[9]</td></tr>

<tr><td>CELL_E[2].OUT_HALF0_BEL[2]</td><td>PPC.TSTISOCMC405READDATAOUTO[10]</td></tr>

<tr><td>CELL_E[2].OUT_HALF0_BEL[3]</td><td>PPC.TSTISOCMC405READDATAOUTO[11]</td></tr>

<tr><td>CELL_E[2].OUT_HALF0_BEL[4]</td><td>PPC.TSTISOCMC405READDATAOUTO[12]</td></tr>

<tr><td>CELL_E[2].OUT_HALF0_BEL[5]</td><td>PPC.TSTISOCMC405READDATAOUTO[13]</td></tr>

<tr><td>CELL_E[2].OUT_HALF0_BEL[6]</td><td>PPC.TSTISOCMC405READDATAOUTO[14]</td></tr>

<tr><td>CELL_E[2].OUT_HALF0_BEL[7]</td><td>PPC.TSTISOCMC405READDATAOUTO[15]</td></tr>

<tr><td>CELL_E[2].OUT_HALF1_BEL[0]</td><td>PPC.TSTISOCMC405READDATAOUTO[8]</td></tr>

<tr><td>CELL_E[2].OUT_HALF1_BEL[1]</td><td>PPC.TSTISOCMC405READDATAOUTO[9]</td></tr>

<tr><td>CELL_E[2].OUT_HALF1_BEL[2]</td><td>PPC.TSTISOCMC405READDATAOUTO[10]</td></tr>

<tr><td>CELL_E[2].OUT_HALF1_BEL[3]</td><td>PPC.TSTISOCMC405READDATAOUTO[11]</td></tr>

<tr><td>CELL_E[2].OUT_HALF1_BEL[4]</td><td>PPC.TSTISOCMC405READDATAOUTO[12]</td></tr>

<tr><td>CELL_E[2].OUT_HALF1_BEL[5]</td><td>PPC.TSTISOCMC405READDATAOUTO[13]</td></tr>

<tr><td>CELL_E[2].OUT_HALF1_BEL[6]</td><td>PPC.TSTISOCMC405READDATAOUTO[14]</td></tr>

<tr><td>CELL_E[2].OUT_HALF1_BEL[7]</td><td>PPC.TSTISOCMC405READDATAOUTO[15]</td></tr>

<tr><td>CELL_E[3].IMUX_SR_OPTINV[0]</td><td>PPC.TIEAPUUDI7[19]</td></tr>

<tr><td>CELL_E[3].IMUX_SR_OPTINV[1]</td><td>PPC.TIEAPUUDI7[18]</td></tr>

<tr><td>CELL_E[3].IMUX_SR_OPTINV[2]</td><td>PPC.TIEAPUUDI7[17]</td></tr>

<tr><td>CELL_E[3].IMUX_SR_OPTINV[3]</td><td>PPC.TIEAPUUDI7[16]</td></tr>

<tr><td>CELL_E[3].IMUX_CE_OPTINV[0]</td><td>PPC.TIEAPUUDI7[23]</td></tr>

<tr><td>CELL_E[3].IMUX_CE_OPTINV[1]</td><td>PPC.TIEAPUUDI7[22]</td></tr>

<tr><td>CELL_E[3].IMUX_CE_OPTINV[2]</td><td>PPC.TIEAPUUDI7[21]</td></tr>

<tr><td>CELL_E[3].IMUX_CE_OPTINV[3]</td><td>PPC.TIEAPUUDI7[20]</td></tr>

<tr><td>CELL_E[3].IMUX_IMUX[0]</td><td>PPC.PLBC405DCURDDBUS[48]</td></tr>

<tr><td>CELL_E[3].IMUX_IMUX[1]</td><td>PPC.PLBC405DCURDDBUS[49]</td></tr>

<tr><td>CELL_E[3].IMUX_IMUX[2]</td><td>PPC.PLBC405DCURDDBUS[50]</td></tr>

<tr><td>CELL_E[3].IMUX_IMUX[3]</td><td>PPC.PLBC405DCURDDBUS[51]</td></tr>

<tr><td>CELL_E[3].IMUX_IMUX[4]</td><td>PPC.PLBC405ICURDDBUS[48]</td></tr>

<tr><td>CELL_E[3].IMUX_IMUX[5]</td><td>PPC.PLBC405ICURDDBUS[49]</td></tr>

<tr><td>CELL_E[3].IMUX_IMUX[6]</td><td>PPC.PLBC405ICURDDBUS[50]</td></tr>

<tr><td>CELL_E[3].IMUX_IMUX[7]</td><td>PPC.PLBC405ICURDDBUS[51]</td></tr>

<tr><td>CELL_E[3].IMUX_IMUX[8]</td><td>PPC.TSTC405DCRABUSI[0]</td></tr>

<tr><td>CELL_E[3].IMUX_IMUX[9]</td><td>PPC.TSTC405DCRABUSI[1]</td></tr>

<tr><td>CELL_E[3].IMUX_IMUX[10]</td><td>PPC.TSTC405DCRABUSI[2]</td></tr>

<tr><td>CELL_E[3].IMUX_IMUX[11]</td><td>PPC.TSTC405DCRABUSI[3]</td></tr>

<tr><td>CELL_E[3].IMUX_IMUX[12]</td><td>PPC.TSTC405APUEXELOADDBUSI[16]</td></tr>

<tr><td>CELL_E[3].IMUX_IMUX[13]</td><td>PPC.TSTC405APUEXELOADDBUSI[17]</td></tr>

<tr><td>CELL_E[3].IMUX_IMUX[14]</td><td>PPC.TSTC405APUEXELOADDBUSI[18]</td></tr>

<tr><td>CELL_E[3].IMUX_IMUX[15]</td><td>PPC.TSTC405APUEXELOADDBUSI[19]</td></tr>

<tr><td>CELL_E[3].IMUX_IMUX[16]</td><td>PPC.TSTC405APUEXERBDATAI[16]</td></tr>

<tr><td>CELL_E[3].IMUX_IMUX[17]</td><td>PPC.TSTC405APUEXERBDATAI[17]</td></tr>

<tr><td>CELL_E[3].IMUX_IMUX[18]</td><td>PPC.TSTC405APUEXERBDATAI[18]</td></tr>

<tr><td>CELL_E[3].IMUX_IMUX[19]</td><td>PPC.TSTC405APUEXERBDATAI[19]</td></tr>

<tr><td>CELL_E[3].OUT_BEST_TMIN[0]</td><td>PPC.C405PLBDCUWRDBUS[48]</td></tr>

<tr><td>CELL_E[3].OUT_BEST_TMIN[1]</td><td>PPC.C405PLBDCUWRDBUS[49]</td></tr>

<tr><td>CELL_E[3].OUT_BEST_TMIN[2]</td><td>PPC.C405PLBDCUWRDBUS[50]</td></tr>

<tr><td>CELL_E[3].OUT_BEST_TMIN[3]</td><td>PPC.C405PLBDCUWRDBUS[51]</td></tr>

<tr><td>CELL_E[3].OUT_BEST_TMIN[4]</td><td>PPC.C405PLBICUREQUEST</td></tr>

<tr><td>CELL_E[3].OUT_BEST_TMIN[5]</td><td>PPC.C405PLBICUPRIORITY[0]</td></tr>

<tr><td>CELL_E[3].OUT_BEST_TMIN[6]</td><td>PPC.C405PLBICUPRIORITY[1]</td></tr>

<tr><td>CELL_E[3].OUT_BEST_TMIN[7]</td><td>PPC.C405PLBICUABORT</td></tr>

<tr><td>CELL_E[3].OUT_SEC_TMIN[0]</td><td>PPC.C405PLBDCUSIZE2</td></tr>

<tr><td>CELL_E[3].OUT_SEC_TMIN[1]</td><td>PPC.C405PLBDCUU0ATTR</td></tr>

<tr><td>CELL_E[3].OUT_SEC_TMIN[2]</td><td>PPC.C405PLBDCUCACHEABLE</td></tr>

<tr><td>CELL_E[3].OUT_SEC_TMIN[3]</td><td>PPC.C405PLBICUCACHEABLE</td></tr>

<tr><td>CELL_E[3].OUT_HALF0_BEL[0]</td><td>PPC.TSTISOCMC405READDATAOUTO[0]</td></tr>

<tr><td>CELL_E[3].OUT_HALF0_BEL[1]</td><td>PPC.TSTISOCMC405READDATAOUTO[1]</td></tr>

<tr><td>CELL_E[3].OUT_HALF0_BEL[2]</td><td>PPC.TSTISOCMC405READDATAOUTO[2]</td></tr>

<tr><td>CELL_E[3].OUT_HALF0_BEL[3]</td><td>PPC.TSTISOCMC405READDATAOUTO[3]</td></tr>

<tr><td>CELL_E[3].OUT_HALF0_BEL[4]</td><td>PPC.TSTISOCMC405READDATAOUTO[4]</td></tr>

<tr><td>CELL_E[3].OUT_HALF0_BEL[5]</td><td>PPC.TSTISOCMC405READDATAOUTO[5]</td></tr>

<tr><td>CELL_E[3].OUT_HALF0_BEL[6]</td><td>PPC.TSTISOCMC405READDATAOUTO[6]</td></tr>

<tr><td>CELL_E[3].OUT_HALF0_BEL[7]</td><td>PPC.TSTISOCMC405READDATAOUTO[7]</td></tr>

<tr><td>CELL_E[3].OUT_HALF1_BEL[0]</td><td>PPC.TSTISOCMC405READDATAOUTO[0]</td></tr>

<tr><td>CELL_E[3].OUT_HALF1_BEL[1]</td><td>PPC.TSTISOCMC405READDATAOUTO[1]</td></tr>

<tr><td>CELL_E[3].OUT_HALF1_BEL[2]</td><td>PPC.TSTISOCMC405READDATAOUTO[2]</td></tr>

<tr><td>CELL_E[3].OUT_HALF1_BEL[3]</td><td>PPC.TSTISOCMC405READDATAOUTO[3]</td></tr>

<tr><td>CELL_E[3].OUT_HALF1_BEL[4]</td><td>PPC.TSTISOCMC405READDATAOUTO[4]</td></tr>

<tr><td>CELL_E[3].OUT_HALF1_BEL[5]</td><td>PPC.TSTISOCMC405READDATAOUTO[5]</td></tr>

<tr><td>CELL_E[3].OUT_HALF1_BEL[6]</td><td>PPC.TSTISOCMC405READDATAOUTO[6]</td></tr>

<tr><td>CELL_E[3].OUT_HALF1_BEL[7]</td><td>PPC.TSTISOCMC405READDATAOUTO[7]</td></tr>

<tr><td>CELL_E[4].IMUX_SR_OPTINV[0]</td><td>PPC.TIEAPUUDI7[11]</td></tr>

<tr><td>CELL_E[4].IMUX_SR_OPTINV[1]</td><td>PPC.TIEAPUUDI7[10]</td></tr>

<tr><td>CELL_E[4].IMUX_SR_OPTINV[2]</td><td>PPC.TIEAPUUDI7[9]</td></tr>

<tr><td>CELL_E[4].IMUX_SR_OPTINV[3]</td><td>PPC.TIEAPUUDI7[8]</td></tr>

<tr><td>CELL_E[4].IMUX_CE_OPTINV[0]</td><td>PPC.TIEAPUUDI7[15]</td></tr>

<tr><td>CELL_E[4].IMUX_CE_OPTINV[1]</td><td>PPC.TIEAPUUDI7[14]</td></tr>

<tr><td>CELL_E[4].IMUX_CE_OPTINV[2]</td><td>PPC.TIEAPUUDI7[13]</td></tr>

<tr><td>CELL_E[4].IMUX_CE_OPTINV[3]</td><td>PPC.TIEAPUUDI7[12]</td></tr>

<tr><td>CELL_E[4].IMUX_IMUX[0]</td><td>PPC.PLBC405DCURDDBUS[44]</td></tr>

<tr><td>CELL_E[4].IMUX_IMUX[1]</td><td>PPC.PLBC405DCURDDBUS[45]</td></tr>

<tr><td>CELL_E[4].IMUX_IMUX[2]</td><td>PPC.PLBC405DCURDDBUS[46]</td></tr>

<tr><td>CELL_E[4].IMUX_IMUX[3]</td><td>PPC.PLBC405DCURDDBUS[47]</td></tr>

<tr><td>CELL_E[4].IMUX_IMUX[4]</td><td>PPC.PLBC405ICURDDBUS[44]</td></tr>

<tr><td>CELL_E[4].IMUX_IMUX[5]</td><td>PPC.PLBC405ICURDDBUS[45]</td></tr>

<tr><td>CELL_E[4].IMUX_IMUX[6]</td><td>PPC.PLBC405ICURDDBUS[46]</td></tr>

<tr><td>CELL_E[4].IMUX_IMUX[7]</td><td>PPC.PLBC405ICURDDBUS[47]</td></tr>

<tr><td>CELL_E[4].IMUX_IMUX[8]</td><td>PPC.TSTC405DCRABUSI[4]</td></tr>

<tr><td>CELL_E[4].IMUX_IMUX[9]</td><td>PPC.TSTC405DCRABUSI[5]</td></tr>

<tr><td>CELL_E[4].IMUX_IMUX[10]</td><td>PPC.TSTC405DCRABUSI[6]</td></tr>

<tr><td>CELL_E[4].IMUX_IMUX[11]</td><td>PPC.TSTC405DCRABUSI[7]</td></tr>

<tr><td>CELL_E[4].IMUX_IMUX[12]</td><td>PPC.TSTC405APUEXELOADDBUSI[12]</td></tr>

<tr><td>CELL_E[4].IMUX_IMUX[13]</td><td>PPC.TSTC405APUEXELOADDBUSI[13]</td></tr>

<tr><td>CELL_E[4].IMUX_IMUX[14]</td><td>PPC.TSTC405APUEXELOADDBUSI[14]</td></tr>

<tr><td>CELL_E[4].IMUX_IMUX[15]</td><td>PPC.TSTC405APUEXELOADDBUSI[15]</td></tr>

<tr><td>CELL_E[4].IMUX_IMUX[16]</td><td>PPC.TSTC405APUEXERBDATAI[12]</td></tr>

<tr><td>CELL_E[4].IMUX_IMUX[17]</td><td>PPC.TSTC405APUEXERBDATAI[13]</td></tr>

<tr><td>CELL_E[4].IMUX_IMUX[18]</td><td>PPC.TSTC405APUEXERBDATAI[14]</td></tr>

<tr><td>CELL_E[4].IMUX_IMUX[19]</td><td>PPC.TSTC405APUEXERBDATAI[15]</td></tr>

<tr><td>CELL_E[4].OUT_BEST_TMIN[0]</td><td>PPC.C405PLBDCUWRDBUS[44]</td></tr>

<tr><td>CELL_E[4].OUT_BEST_TMIN[1]</td><td>PPC.C405PLBDCUWRDBUS[45]</td></tr>

<tr><td>CELL_E[4].OUT_BEST_TMIN[2]</td><td>PPC.C405PLBDCUWRDBUS[46]</td></tr>

<tr><td>CELL_E[4].OUT_BEST_TMIN[3]</td><td>PPC.C405PLBDCUWRDBUS[47]</td></tr>

<tr><td>CELL_E[4].OUT_BEST_TMIN[4]</td><td>PPC.C405PLBDCUABUS[28]</td></tr>

<tr><td>CELL_E[4].OUT_BEST_TMIN[5]</td><td>PPC.C405PLBDCUABUS[29]</td></tr>

<tr><td>CELL_E[4].OUT_BEST_TMIN[6]</td><td>PPC.C405PLBDCUABUS[30]</td></tr>

<tr><td>CELL_E[4].OUT_BEST_TMIN[7]</td><td>PPC.C405PLBDCUABUS[31]</td></tr>

<tr><td>CELL_E[4].OUT_SEC_TMIN[0]</td><td>PPC.C405PLBICUABUS[28]</td></tr>

<tr><td>CELL_E[4].OUT_SEC_TMIN[1]</td><td>PPC.C405PLBICUABUS[29]</td></tr>

<tr><td>CELL_E[4].OUT_SEC_TMIN[2]</td><td>PPC.TSTAPUC405EXEXEROVO</td></tr>

<tr><td>CELL_E[4].OUT_SEC_TMIN[3]</td><td>PPC.TSTAPUC405EXCEPTIONO</td></tr>

<tr><td>CELL_E[4].OUT_HALF0_BEL[0]</td><td>PPC.TSTAPUC405EXEBLOCKINGMCOO</td></tr>

<tr><td>CELL_E[4].OUT_HALF0_BEL[1]</td><td>PPC.TSTAPUC405EXENONBLOCKINGMCOO</td></tr>

<tr><td>CELL_E[4].OUT_HALF0_BEL[2]</td><td>PPC.TSTAPUC405EXEBUSYO</td></tr>

<tr><td>CELL_E[4].OUT_HALF0_BEL[3]</td><td>PPC.TSTAPUC405EXEXERCAO</td></tr>

<tr><td>CELL_E[4].OUT_HALF0_BEL[4]</td><td>PPC.TSTAPUC405DCDTRAPLEO</td></tr>

<tr><td>CELL_E[4].OUT_HALF0_BEL[5]</td><td>PPC.TSTAPUC405EXELDDEPENDO</td></tr>

<tr><td>CELL_E[4].OUT_HALF0_BEL[6]</td><td>PPC.TSTAPUC405WBLDDEPENDO</td></tr>

<tr><td>CELL_E[4].OUT_HALF0_BEL[7]</td><td>PPC.TSTAPUC405LWBLDDEPENDO</td></tr>

<tr><td>CELL_E[4].OUT_HALF1_BEL[0]</td><td>PPC.TSTAPUC405EXEBLOCKINGMCOO</td></tr>

<tr><td>CELL_E[4].OUT_HALF1_BEL[1]</td><td>PPC.TSTAPUC405EXENONBLOCKINGMCOO</td></tr>

<tr><td>CELL_E[4].OUT_HALF1_BEL[2]</td><td>PPC.TSTAPUC405EXEBUSYO</td></tr>

<tr><td>CELL_E[4].OUT_HALF1_BEL[3]</td><td>PPC.TSTAPUC405EXEXERCAO</td></tr>

<tr><td>CELL_E[4].OUT_HALF1_BEL[4]</td><td>PPC.TSTAPUC405DCDTRAPLEO</td></tr>

<tr><td>CELL_E[4].OUT_HALF1_BEL[5]</td><td>PPC.TSTAPUC405EXELDDEPENDO</td></tr>

<tr><td>CELL_E[4].OUT_HALF1_BEL[6]</td><td>PPC.TSTAPUC405WBLDDEPENDO</td></tr>

<tr><td>CELL_E[4].OUT_HALF1_BEL[7]</td><td>PPC.TSTAPUC405LWBLDDEPENDO</td></tr>

<tr><td>CELL_E[5].IMUX_SR_OPTINV[0]</td><td>PPC.TIEAPUUDI7[3]</td></tr>

<tr><td>CELL_E[5].IMUX_SR_OPTINV[1]</td><td>PPC.TIEAPUUDI7[2]</td></tr>

<tr><td>CELL_E[5].IMUX_SR_OPTINV[2]</td><td>PPC.TIEAPUUDI7[1]</td></tr>

<tr><td>CELL_E[5].IMUX_SR_OPTINV[3]</td><td>PPC.TIEAPUUDI7[0]</td></tr>

<tr><td>CELL_E[5].IMUX_CE_OPTINV[0]</td><td>PPC.TIEAPUUDI7[7]</td></tr>

<tr><td>CELL_E[5].IMUX_CE_OPTINV[1]</td><td>PPC.TIEAPUUDI7[6]</td></tr>

<tr><td>CELL_E[5].IMUX_CE_OPTINV[2]</td><td>PPC.TIEAPUUDI7[5]</td></tr>

<tr><td>CELL_E[5].IMUX_CE_OPTINV[3]</td><td>PPC.TIEAPUUDI7[4]</td></tr>

<tr><td>CELL_E[5].IMUX_IMUX[0]</td><td>PPC.PLBC405DCURDDBUS[40]</td></tr>

<tr><td>CELL_E[5].IMUX_IMUX[1]</td><td>PPC.PLBC405DCURDDBUS[41]</td></tr>

<tr><td>CELL_E[5].IMUX_IMUX[2]</td><td>PPC.PLBC405DCURDDBUS[42]</td></tr>

<tr><td>CELL_E[5].IMUX_IMUX[3]</td><td>PPC.PLBC405DCURDDBUS[43]</td></tr>

<tr><td>CELL_E[5].IMUX_IMUX[4]</td><td>PPC.PLBC405ICURDDBUS[40]</td></tr>

<tr><td>CELL_E[5].IMUX_IMUX[5]</td><td>PPC.PLBC405ICURDDBUS[41]</td></tr>

<tr><td>CELL_E[5].IMUX_IMUX[6]</td><td>PPC.PLBC405ICURDDBUS[42]</td></tr>

<tr><td>CELL_E[5].IMUX_IMUX[7]</td><td>PPC.PLBC405ICURDDBUS[43]</td></tr>

<tr><td>CELL_E[5].IMUX_IMUX[8]</td><td>PPC.TSTC405DCRABUSI[8]</td></tr>

<tr><td>CELL_E[5].IMUX_IMUX[9]</td><td>PPC.TSTC405DCRABUSI[9]</td></tr>

<tr><td>CELL_E[5].IMUX_IMUX[10]</td><td>PPC.TSTC405DCRREADI</td></tr>

<tr><td>CELL_E[5].IMUX_IMUX[11]</td><td>PPC.TSTC405DCRWRITEI</td></tr>

<tr><td>CELL_E[5].IMUX_IMUX[12]</td><td>PPC.TSTC405APUEXELOADDBUSI[8]</td></tr>

<tr><td>CELL_E[5].IMUX_IMUX[13]</td><td>PPC.TSTC405APUEXELOADDBUSI[9]</td></tr>

<tr><td>CELL_E[5].IMUX_IMUX[14]</td><td>PPC.TSTC405APUEXELOADDBUSI[10]</td></tr>

<tr><td>CELL_E[5].IMUX_IMUX[15]</td><td>PPC.TSTC405APUEXELOADDBUSI[11]</td></tr>

<tr><td>CELL_E[5].IMUX_IMUX[16]</td><td>PPC.TSTC405APUEXERBDATAI[8]</td></tr>

<tr><td>CELL_E[5].IMUX_IMUX[17]</td><td>PPC.TSTC405APUEXERBDATAI[9]</td></tr>

<tr><td>CELL_E[5].IMUX_IMUX[18]</td><td>PPC.TSTC405APUEXERBDATAI[10]</td></tr>

<tr><td>CELL_E[5].IMUX_IMUX[19]</td><td>PPC.TSTC405APUEXERBDATAI[11]</td></tr>

<tr><td>CELL_E[5].OUT_BEST_TMIN[0]</td><td>PPC.C405PLBDCUWRDBUS[40]</td></tr>

<tr><td>CELL_E[5].OUT_BEST_TMIN[1]</td><td>PPC.C405PLBDCUWRDBUS[41]</td></tr>

<tr><td>CELL_E[5].OUT_BEST_TMIN[2]</td><td>PPC.C405PLBDCUWRDBUS[42]</td></tr>

<tr><td>CELL_E[5].OUT_BEST_TMIN[3]</td><td>PPC.C405PLBDCUWRDBUS[43]</td></tr>

<tr><td>CELL_E[5].OUT_BEST_TMIN[4]</td><td>PPC.C405PLBDCUABUS[24]</td></tr>

<tr><td>CELL_E[5].OUT_BEST_TMIN[5]</td><td>PPC.C405PLBDCUABUS[25]</td></tr>

<tr><td>CELL_E[5].OUT_BEST_TMIN[6]</td><td>PPC.C405PLBDCUABUS[26]</td></tr>

<tr><td>CELL_E[5].OUT_BEST_TMIN[7]</td><td>PPC.C405PLBDCUABUS[27]</td></tr>

<tr><td>CELL_E[5].OUT_SEC_TMIN[0]</td><td>PPC.C405PLBICUABUS[24]</td></tr>

<tr><td>CELL_E[5].OUT_SEC_TMIN[1]</td><td>PPC.C405PLBICUABUS[25]</td></tr>

<tr><td>CELL_E[5].OUT_SEC_TMIN[2]</td><td>PPC.C405PLBICUABUS[26]</td></tr>

<tr><td>CELL_E[5].OUT_SEC_TMIN[3]</td><td>PPC.C405PLBICUABUS[27]</td></tr>

<tr><td>CELL_E[5].OUT_HALF0_BEL[0]</td><td>PPC.TSTAPUC405DCDLDSTWDO</td></tr>

<tr><td>CELL_E[5].OUT_HALF0_BEL[1]</td><td>PPC.TSTAPUC405DCDLDSTDWO</td></tr>

<tr><td>CELL_E[5].OUT_HALF0_BEL[2]</td><td>PPC.TSTAPUC405DCDLDSTQWO</td></tr>

<tr><td>CELL_E[5].OUT_HALF0_BEL[3]</td><td>PPC.TSTAPUC405DCDTRAPBEO</td></tr>

<tr><td>CELL_E[5].OUT_HALF0_BEL[4]</td><td>PPC.TSTAPUC405DCDCRENO</td></tr>

<tr><td>CELL_E[5].OUT_HALF0_BEL[5]</td><td>PPC.TSTAPUC405DCDUPDATEO</td></tr>

<tr><td>CELL_E[5].OUT_HALF0_BEL[6]</td><td>PPC.TSTAPUC405SLEEPREQO</td></tr>

<tr><td>CELL_E[5].OUT_HALF0_BEL[7]</td><td>PPC.TSTAPUC405DCDLDSTHWO</td></tr>

<tr><td>CELL_E[5].OUT_HALF1_BEL[0]</td><td>PPC.TSTAPUC405DCDLDSTWDO</td></tr>

<tr><td>CELL_E[5].OUT_HALF1_BEL[1]</td><td>PPC.TSTAPUC405DCDLDSTDWO</td></tr>

<tr><td>CELL_E[5].OUT_HALF1_BEL[2]</td><td>PPC.TSTAPUC405DCDLDSTQWO</td></tr>

<tr><td>CELL_E[5].OUT_HALF1_BEL[3]</td><td>PPC.TSTAPUC405DCDTRAPBEO</td></tr>

<tr><td>CELL_E[5].OUT_HALF1_BEL[4]</td><td>PPC.TSTAPUC405DCDCRENO</td></tr>

<tr><td>CELL_E[5].OUT_HALF1_BEL[5]</td><td>PPC.TSTAPUC405DCDUPDATEO</td></tr>

<tr><td>CELL_E[5].OUT_HALF1_BEL[6]</td><td>PPC.TSTAPUC405SLEEPREQO</td></tr>

<tr><td>CELL_E[5].OUT_HALF1_BEL[7]</td><td>PPC.TSTAPUC405DCDLDSTHWO</td></tr>

<tr><td>CELL_E[6].IMUX_SR_OPTINV[0]</td><td>PPC.TIEAPUUDI6[19]</td></tr>

<tr><td>CELL_E[6].IMUX_SR_OPTINV[1]</td><td>PPC.TIEAPUUDI6[18]</td></tr>

<tr><td>CELL_E[6].IMUX_SR_OPTINV[2]</td><td>PPC.TIEAPUUDI6[17]</td></tr>

<tr><td>CELL_E[6].IMUX_SR_OPTINV[3]</td><td>PPC.TIEAPUUDI6[16]</td></tr>

<tr><td>CELL_E[6].IMUX_CE_OPTINV[0]</td><td>PPC.TIEAPUUDI6[23]</td></tr>

<tr><td>CELL_E[6].IMUX_CE_OPTINV[1]</td><td>PPC.TIEAPUUDI6[22]</td></tr>

<tr><td>CELL_E[6].IMUX_CE_OPTINV[2]</td><td>PPC.TIEAPUUDI6[21]</td></tr>

<tr><td>CELL_E[6].IMUX_CE_OPTINV[3]</td><td>PPC.TIEAPUUDI6[20]</td></tr>

<tr><td>CELL_E[6].IMUX_IMUX[0]</td><td>PPC.PLBC405DCURDDBUS[36]</td></tr>

<tr><td>CELL_E[6].IMUX_IMUX[1]</td><td>PPC.PLBC405DCURDDBUS[37]</td></tr>

<tr><td>CELL_E[6].IMUX_IMUX[2]</td><td>PPC.PLBC405DCURDDBUS[38]</td></tr>

<tr><td>CELL_E[6].IMUX_IMUX[3]</td><td>PPC.PLBC405DCURDDBUS[39]</td></tr>

<tr><td>CELL_E[6].IMUX_IMUX[4]</td><td>PPC.PLBC405ICURDDBUS[36]</td></tr>

<tr><td>CELL_E[6].IMUX_IMUX[5]</td><td>PPC.PLBC405ICURDDBUS[37]</td></tr>

<tr><td>CELL_E[6].IMUX_IMUX[6]</td><td>PPC.PLBC405ICURDDBUS[38]</td></tr>

<tr><td>CELL_E[6].IMUX_IMUX[7]</td><td>PPC.PLBC405ICURDDBUS[39]</td></tr>

<tr><td>CELL_E[6].IMUX_IMUX[8]</td><td>PPC.PLBC405ICURDWDADDR[1]</td></tr>

<tr><td>CELL_E[6].IMUX_IMUX[9]</td><td>PPC.PLBC405ICURDWDADDR[2]</td></tr>

<tr><td>CELL_E[6].IMUX_IMUX[10]</td><td>PPC.PLBC405ICURDWDADDR[3]</td></tr>

<tr><td>CELL_E[6].IMUX_IMUX[11]</td><td>PPC.PLBC405ICURDDACK</td></tr>

<tr><td>CELL_E[6].IMUX_IMUX[12]</td><td>PPC.TSTC405APUEXELOADDBUSI[4]</td></tr>

<tr><td>CELL_E[6].IMUX_IMUX[13]</td><td>PPC.TSTC405APUEXELOADDBUSI[5]</td></tr>

<tr><td>CELL_E[6].IMUX_IMUX[14]</td><td>PPC.TSTC405APUEXELOADDBUSI[6]</td></tr>

<tr><td>CELL_E[6].IMUX_IMUX[15]</td><td>PPC.TSTC405APUEXELOADDBUSI[7]</td></tr>

<tr><td>CELL_E[6].IMUX_IMUX[16]</td><td>PPC.TSTC405APUEXERBDATAI[4]</td></tr>

<tr><td>CELL_E[6].IMUX_IMUX[17]</td><td>PPC.TSTC405APUEXERBDATAI[5]</td></tr>

<tr><td>CELL_E[6].IMUX_IMUX[18]</td><td>PPC.TSTC405APUEXERBDATAI[6]</td></tr>

<tr><td>CELL_E[6].IMUX_IMUX[19]</td><td>PPC.TSTC405APUEXERBDATAI[7]</td></tr>

<tr><td>CELL_E[6].OUT_BEST_TMIN[0]</td><td>PPC.C405PLBDCUWRDBUS[36]</td></tr>

<tr><td>CELL_E[6].OUT_BEST_TMIN[1]</td><td>PPC.C405PLBDCUWRDBUS[37]</td></tr>

<tr><td>CELL_E[6].OUT_BEST_TMIN[2]</td><td>PPC.C405PLBDCUWRDBUS[38]</td></tr>

<tr><td>CELL_E[6].OUT_BEST_TMIN[3]</td><td>PPC.C405PLBDCUWRDBUS[39]</td></tr>

<tr><td>CELL_E[6].OUT_BEST_TMIN[4]</td><td>PPC.C405PLBDCUABUS[20]</td></tr>

<tr><td>CELL_E[6].OUT_BEST_TMIN[5]</td><td>PPC.C405PLBDCUABUS[21]</td></tr>

<tr><td>CELL_E[6].OUT_BEST_TMIN[6]</td><td>PPC.C405PLBDCUABUS[22]</td></tr>

<tr><td>CELL_E[6].OUT_BEST_TMIN[7]</td><td>PPC.C405PLBDCUABUS[23]</td></tr>

<tr><td>CELL_E[6].OUT_SEC_TMIN[0]</td><td>PPC.C405PLBICUABUS[20]</td></tr>

<tr><td>CELL_E[6].OUT_SEC_TMIN[1]</td><td>PPC.C405PLBICUABUS[21]</td></tr>

<tr><td>CELL_E[6].OUT_SEC_TMIN[2]</td><td>PPC.C405PLBICUABUS[22]</td></tr>

<tr><td>CELL_E[6].OUT_SEC_TMIN[3]</td><td>PPC.C405PLBICUABUS[23]</td></tr>

<tr><td>CELL_E[6].OUT_HALF0_BEL[0]</td><td>PPC.TSTAPUC405DCDSTOREO</td></tr>

<tr><td>CELL_E[6].OUT_HALF0_BEL[1]</td><td>PPC.TSTAPUC405DCDXERCAENO</td></tr>

<tr><td>CELL_E[6].OUT_HALF0_BEL[2]</td><td>PPC.TSTAPUC405DCDXEROVENO</td></tr>

<tr><td>CELL_E[6].OUT_HALF0_BEL[3]</td><td>PPC.TSTAPUC405DCDPRIVOPO</td></tr>

<tr><td>CELL_E[6].OUT_HALF0_BEL[4]</td><td>PPC.TSTAPUC405EXECRO[0]</td></tr>

<tr><td>CELL_E[6].OUT_HALF0_BEL[5]</td><td>PPC.TSTAPUC405EXECRO[1]</td></tr>

<tr><td>CELL_E[6].OUT_HALF0_BEL[6]</td><td>PPC.TSTAPUC405EXECRO[2]</td></tr>

<tr><td>CELL_E[6].OUT_HALF0_BEL[7]</td><td>PPC.TSTAPUC405EXECRO[3]</td></tr>

<tr><td>CELL_E[6].OUT_HALF1_BEL[0]</td><td>PPC.TSTAPUC405DCDSTOREO</td></tr>

<tr><td>CELL_E[6].OUT_HALF1_BEL[1]</td><td>PPC.TSTAPUC405DCDXERCAENO</td></tr>

<tr><td>CELL_E[6].OUT_HALF1_BEL[2]</td><td>PPC.TSTAPUC405DCDXEROVENO</td></tr>

<tr><td>CELL_E[6].OUT_HALF1_BEL[3]</td><td>PPC.TSTAPUC405DCDPRIVOPO</td></tr>

<tr><td>CELL_E[6].OUT_HALF1_BEL[4]</td><td>PPC.TSTAPUC405EXECRO[0]</td></tr>

<tr><td>CELL_E[6].OUT_HALF1_BEL[5]</td><td>PPC.TSTAPUC405EXECRO[1]</td></tr>

<tr><td>CELL_E[6].OUT_HALF1_BEL[6]</td><td>PPC.TSTAPUC405EXECRO[2]</td></tr>

<tr><td>CELL_E[6].OUT_HALF1_BEL[7]</td><td>PPC.TSTAPUC405EXECRO[3]</td></tr>

<tr><td>CELL_E[7].IMUX_SR_OPTINV[0]</td><td>PPC.TIEAPUUDI6[11]</td></tr>

<tr><td>CELL_E[7].IMUX_SR_OPTINV[1]</td><td>PPC.TIEAPUUDI6[10]</td></tr>

<tr><td>CELL_E[7].IMUX_SR_OPTINV[2]</td><td>PPC.TIEAPUUDI6[9]</td></tr>

<tr><td>CELL_E[7].IMUX_SR_OPTINV[3]</td><td>PPC.TIEAPUUDI6[8]</td></tr>

<tr><td>CELL_E[7].IMUX_CE_OPTINV[0]</td><td>PPC.TIEAPUUDI6[15]</td></tr>

<tr><td>CELL_E[7].IMUX_CE_OPTINV[1]</td><td>PPC.TIEAPUUDI6[14]</td></tr>

<tr><td>CELL_E[7].IMUX_CE_OPTINV[2]</td><td>PPC.TIEAPUUDI6[13]</td></tr>

<tr><td>CELL_E[7].IMUX_CE_OPTINV[3]</td><td>PPC.TIEAPUUDI6[12]</td></tr>

<tr><td>CELL_E[7].IMUX_IMUX[0]</td><td>PPC.PLBC405DCURDDBUS[32]</td></tr>

<tr><td>CELL_E[7].IMUX_IMUX[1]</td><td>PPC.PLBC405DCURDDBUS[33]</td></tr>

<tr><td>CELL_E[7].IMUX_IMUX[2]</td><td>PPC.PLBC405DCURDDBUS[34]</td></tr>

<tr><td>CELL_E[7].IMUX_IMUX[3]</td><td>PPC.PLBC405DCURDDBUS[35]</td></tr>

<tr><td>CELL_E[7].IMUX_IMUX[4]</td><td>PPC.PLBC405ICURDDBUS[32]</td></tr>

<tr><td>CELL_E[7].IMUX_IMUX[5]</td><td>PPC.PLBC405ICURDDBUS[33]</td></tr>

<tr><td>CELL_E[7].IMUX_IMUX[6]</td><td>PPC.PLBC405ICURDDBUS[34]</td></tr>

<tr><td>CELL_E[7].IMUX_IMUX[7]</td><td>PPC.PLBC405ICURDDBUS[35]</td></tr>

<tr><td>CELL_E[7].IMUX_IMUX[8]</td><td>PPC.PLBC405ICUADDRACK</td></tr>

<tr><td>CELL_E[7].IMUX_IMUX[9]</td><td>PPC.PLBC405ICUSSIZE1</td></tr>

<tr><td>CELL_E[7].IMUX_IMUX[10]</td><td>PPC.PLBC405ICUBUSY</td></tr>

<tr><td>CELL_E[7].IMUX_IMUX[11]</td><td>PPC.PLBC405ICUERR</td></tr>

<tr><td>CELL_E[7].IMUX_IMUX[12]</td><td>PPC.TSTC405APUEXELOADDBUSI[0]</td></tr>

<tr><td>CELL_E[7].IMUX_IMUX[13]</td><td>PPC.TSTC405APUEXELOADDBUSI[1]</td></tr>

<tr><td>CELL_E[7].IMUX_IMUX[14]</td><td>PPC.TSTC405APUEXELOADDBUSI[2]</td></tr>

<tr><td>CELL_E[7].IMUX_IMUX[15]</td><td>PPC.TSTC405APUEXELOADDBUSI[3]</td></tr>

<tr><td>CELL_E[7].IMUX_IMUX[16]</td><td>PPC.TSTC405APUEXERBDATAI[0]</td></tr>

<tr><td>CELL_E[7].IMUX_IMUX[17]</td><td>PPC.TSTC405APUEXERBDATAI[1]</td></tr>

<tr><td>CELL_E[7].IMUX_IMUX[18]</td><td>PPC.TSTC405APUEXERBDATAI[2]</td></tr>

<tr><td>CELL_E[7].IMUX_IMUX[19]</td><td>PPC.TSTC405APUEXERBDATAI[3]</td></tr>

<tr><td>CELL_E[7].OUT_BEST_TMIN[0]</td><td>PPC.C405PLBDCUWRDBUS[32]</td></tr>

<tr><td>CELL_E[7].OUT_BEST_TMIN[1]</td><td>PPC.C405PLBDCUWRDBUS[33]</td></tr>

<tr><td>CELL_E[7].OUT_BEST_TMIN[2]</td><td>PPC.C405PLBDCUWRDBUS[34]</td></tr>

<tr><td>CELL_E[7].OUT_BEST_TMIN[3]</td><td>PPC.C405PLBDCUWRDBUS[35]</td></tr>

<tr><td>CELL_E[7].OUT_BEST_TMIN[4]</td><td>PPC.C405PLBDCUABUS[16]</td></tr>

<tr><td>CELL_E[7].OUT_BEST_TMIN[5]</td><td>PPC.C405PLBDCUABUS[17]</td></tr>

<tr><td>CELL_E[7].OUT_BEST_TMIN[6]</td><td>PPC.C405PLBDCUABUS[18]</td></tr>

<tr><td>CELL_E[7].OUT_BEST_TMIN[7]</td><td>PPC.C405PLBDCUABUS[19]</td></tr>

<tr><td>CELL_E[7].OUT_SEC_TMIN[0]</td><td>PPC.C405PLBICUABUS[16]</td></tr>

<tr><td>CELL_E[7].OUT_SEC_TMIN[1]</td><td>PPC.C405PLBICUABUS[17]</td></tr>

<tr><td>CELL_E[7].OUT_SEC_TMIN[2]</td><td>PPC.C405PLBICUABUS[18]</td></tr>

<tr><td>CELL_E[7].OUT_SEC_TMIN[3]</td><td>PPC.C405PLBICUABUS[19]</td></tr>

<tr><td>CELL_E[7].OUT_HALF0_BEL[0]</td><td>PPC.TSTAPUC405DCDGPRWRITEO</td></tr>

<tr><td>CELL_E[7].OUT_HALF0_BEL[1]</td><td>PPC.TSTAPUC405DCDRAENO</td></tr>

<tr><td>CELL_E[7].OUT_HALF0_BEL[2]</td><td>PPC.TSTAPUC405DCDRBENO</td></tr>

<tr><td>CELL_E[7].OUT_HALF0_BEL[3]</td><td>PPC.TSTAPUC405DCDLOADO</td></tr>

<tr><td>CELL_E[7].OUT_HALF0_BEL[4]</td><td>PPC.TSTAPUC405EXECRFIELDO[0]</td></tr>

<tr><td>CELL_E[7].OUT_HALF0_BEL[5]</td><td>PPC.TSTAPUC405EXECRFIELDO[1]</td></tr>

<tr><td>CELL_E[7].OUT_HALF0_BEL[6]</td><td>PPC.TSTAPUC405EXECRFIELDO[2]</td></tr>

<tr><td>CELL_E[7].OUT_HALF0_BEL[7]</td><td>PPC.TSTAPUC405DCDFPUOPO</td></tr>

<tr><td>CELL_E[7].OUT_HALF1_BEL[0]</td><td>PPC.TSTAPUC405DCDGPRWRITEO</td></tr>

<tr><td>CELL_E[7].OUT_HALF1_BEL[1]</td><td>PPC.TSTAPUC405DCDRAENO</td></tr>

<tr><td>CELL_E[7].OUT_HALF1_BEL[2]</td><td>PPC.TSTAPUC405DCDRBENO</td></tr>

<tr><td>CELL_E[7].OUT_HALF1_BEL[3]</td><td>PPC.TSTAPUC405DCDLOADO</td></tr>

<tr><td>CELL_E[7].OUT_HALF1_BEL[4]</td><td>PPC.TSTAPUC405EXECRFIELDO[0]</td></tr>

<tr><td>CELL_E[7].OUT_HALF1_BEL[5]</td><td>PPC.TSTAPUC405EXECRFIELDO[1]</td></tr>

<tr><td>CELL_E[7].OUT_HALF1_BEL[6]</td><td>PPC.TSTAPUC405EXECRFIELDO[2]</td></tr>

<tr><td>CELL_E[7].OUT_HALF1_BEL[7]</td><td>PPC.TSTAPUC405DCDFPUOPO</td></tr>

<tr><td>CELL_E[8].IMUX_SR_OPTINV[0]</td><td>PPC.TIEAPUUDI6[3]</td></tr>

<tr><td>CELL_E[8].IMUX_SR_OPTINV[1]</td><td>PPC.TIEAPUUDI6[2]</td></tr>

<tr><td>CELL_E[8].IMUX_SR_OPTINV[2]</td><td>PPC.TIEAPUUDI6[1]</td></tr>

<tr><td>CELL_E[8].IMUX_SR_OPTINV[3]</td><td>PPC.TIEAPUUDI6[0]</td></tr>

<tr><td>CELL_E[8].IMUX_CE_OPTINV[0]</td><td>PPC.TIEAPUUDI6[7]</td></tr>

<tr><td>CELL_E[8].IMUX_CE_OPTINV[1]</td><td>PPC.TIEAPUUDI6[6]</td></tr>

<tr><td>CELL_E[8].IMUX_CE_OPTINV[2]</td><td>PPC.TIEAPUUDI6[5]</td></tr>

<tr><td>CELL_E[8].IMUX_CE_OPTINV[3]</td><td>PPC.TIEAPUUDI6[4]</td></tr>

<tr><td>CELL_E[8].IMUX_IMUX[0]</td><td>PPC.PLBC405DCURDDBUS[28]</td></tr>

<tr><td>CELL_E[8].IMUX_IMUX[1]</td><td>PPC.PLBC405DCURDDBUS[29]</td></tr>

<tr><td>CELL_E[8].IMUX_IMUX[2]</td><td>PPC.PLBC405DCURDDBUS[30]</td></tr>

<tr><td>CELL_E[8].IMUX_IMUX[3]</td><td>PPC.PLBC405DCURDDBUS[31]</td></tr>

<tr><td>CELL_E[8].IMUX_IMUX[4]</td><td>PPC.PLBC405ICURDDBUS[28]</td></tr>

<tr><td>CELL_E[8].IMUX_IMUX[5]</td><td>PPC.PLBC405ICURDDBUS[29]</td></tr>

<tr><td>CELL_E[8].IMUX_IMUX[6]</td><td>PPC.PLBC405ICURDDBUS[30]</td></tr>

<tr><td>CELL_E[8].IMUX_IMUX[7]</td><td>PPC.PLBC405ICURDDBUS[31]</td></tr>

<tr><td>CELL_E[8].IMUX_IMUX[8]</td><td>PPC.PLBC405DCUADDRACK</td></tr>

<tr><td>CELL_E[8].IMUX_IMUX[9]</td><td>PPC.PLBC405DCUSSIZE1</td></tr>

<tr><td>CELL_E[8].IMUX_IMUX[10]</td><td>PPC.PLBC405DCUBUSY</td></tr>

<tr><td>CELL_E[8].IMUX_IMUX[11]</td><td>PPC.PLBC405DCUERR</td></tr>

<tr><td>CELL_E[8].IMUX_IMUX[12]</td><td>PPC.TSTC405APUDCDINSTRUCTIONI[28]</td></tr>

<tr><td>CELL_E[8].IMUX_IMUX[13]</td><td>PPC.TSTC405APUDCDINSTRUCTIONI[29]</td></tr>

<tr><td>CELL_E[8].IMUX_IMUX[14]</td><td>PPC.TSTC405APUDCDINSTRUCTIONI[30]</td></tr>

<tr><td>CELL_E[8].IMUX_IMUX[15]</td><td>PPC.TSTC405APUDCDINSTRUCTIONI[31]</td></tr>

<tr><td>CELL_E[8].IMUX_IMUX[16]</td><td>PPC.TSTC405APUEXERADATAI[28]</td></tr>

<tr><td>CELL_E[8].IMUX_IMUX[17]</td><td>PPC.TSTC405APUEXERADATAI[29]</td></tr>

<tr><td>CELL_E[8].IMUX_IMUX[18]</td><td>PPC.TSTC405APUEXERADATAI[30]</td></tr>

<tr><td>CELL_E[8].IMUX_IMUX[19]</td><td>PPC.TSTC405APUEXERADATAI[31]</td></tr>

<tr><td>CELL_E[8].OUT_BEST_TMIN[0]</td><td>PPC.C405PLBDCUWRDBUS[28]</td></tr>

<tr><td>CELL_E[8].OUT_BEST_TMIN[1]</td><td>PPC.C405PLBDCUWRDBUS[29]</td></tr>

<tr><td>CELL_E[8].OUT_BEST_TMIN[2]</td><td>PPC.C405PLBDCUWRDBUS[30]</td></tr>

<tr><td>CELL_E[8].OUT_BEST_TMIN[3]</td><td>PPC.C405PLBDCUWRDBUS[31]</td></tr>

<tr><td>CELL_E[8].OUT_BEST_TMIN[4]</td><td>PPC.C405PLBDCUABUS[12]</td></tr>

<tr><td>CELL_E[8].OUT_BEST_TMIN[5]</td><td>PPC.C405PLBDCUABUS[13]</td></tr>

<tr><td>CELL_E[8].OUT_BEST_TMIN[6]</td><td>PPC.C405PLBDCUABUS[14]</td></tr>

<tr><td>CELL_E[8].OUT_BEST_TMIN[7]</td><td>PPC.C405PLBDCUABUS[15]</td></tr>

<tr><td>CELL_E[8].OUT_SEC_TMIN[0]</td><td>PPC.C405PLBICUABUS[12]</td></tr>

<tr><td>CELL_E[8].OUT_SEC_TMIN[1]</td><td>PPC.C405PLBICUABUS[13]</td></tr>

<tr><td>CELL_E[8].OUT_SEC_TMIN[2]</td><td>PPC.C405PLBICUABUS[14]</td></tr>

<tr><td>CELL_E[8].OUT_SEC_TMIN[3]</td><td>PPC.C405PLBICUABUS[15]</td></tr>

<tr><td>CELL_E[8].OUT_HALF0_BEL[0]</td><td>PPC.TSTAPUC405EXERESULTO[24]</td></tr>

<tr><td>CELL_E[8].OUT_HALF0_BEL[1]</td><td>PPC.TSTAPUC405EXERESULTO[25]</td></tr>

<tr><td>CELL_E[8].OUT_HALF0_BEL[2]</td><td>PPC.TSTAPUC405EXERESULTO[26]</td></tr>

<tr><td>CELL_E[8].OUT_HALF0_BEL[3]</td><td>PPC.TSTAPUC405EXERESULTO[27]</td></tr>

<tr><td>CELL_E[8].OUT_HALF0_BEL[4]</td><td>PPC.TSTAPUC405EXERESULTO[28]</td></tr>

<tr><td>CELL_E[8].OUT_HALF0_BEL[5]</td><td>PPC.TSTAPUC405EXERESULTO[29]</td></tr>

<tr><td>CELL_E[8].OUT_HALF0_BEL[6]</td><td>PPC.TSTAPUC405EXERESULTO[30]</td></tr>

<tr><td>CELL_E[8].OUT_HALF0_BEL[7]</td><td>PPC.TSTAPUC405EXERESULTO[31]</td></tr>

<tr><td>CELL_E[8].OUT_HALF1_BEL[0]</td><td>PPC.TSTAPUC405EXERESULTO[24]</td></tr>

<tr><td>CELL_E[8].OUT_HALF1_BEL[1]</td><td>PPC.TSTAPUC405EXERESULTO[25]</td></tr>

<tr><td>CELL_E[8].OUT_HALF1_BEL[2]</td><td>PPC.TSTAPUC405EXERESULTO[26]</td></tr>

<tr><td>CELL_E[8].OUT_HALF1_BEL[3]</td><td>PPC.TSTAPUC405EXERESULTO[27]</td></tr>

<tr><td>CELL_E[8].OUT_HALF1_BEL[4]</td><td>PPC.TSTAPUC405EXERESULTO[28]</td></tr>

<tr><td>CELL_E[8].OUT_HALF1_BEL[5]</td><td>PPC.TSTAPUC405EXERESULTO[29]</td></tr>

<tr><td>CELL_E[8].OUT_HALF1_BEL[6]</td><td>PPC.TSTAPUC405EXERESULTO[30]</td></tr>

<tr><td>CELL_E[8].OUT_HALF1_BEL[7]</td><td>PPC.TSTAPUC405EXERESULTO[31]</td></tr>

<tr><td>CELL_E[9].IMUX_SR_OPTINV[0]</td><td>PPC.TIEAPUUDI5[19]</td></tr>

<tr><td>CELL_E[9].IMUX_SR_OPTINV[1]</td><td>PPC.TIEAPUUDI5[18]</td></tr>

<tr><td>CELL_E[9].IMUX_SR_OPTINV[2]</td><td>PPC.TIEAPUUDI5[17]</td></tr>

<tr><td>CELL_E[9].IMUX_SR_OPTINV[3]</td><td>PPC.TIEAPUUDI5[16]</td></tr>

<tr><td>CELL_E[9].IMUX_CE_OPTINV[0]</td><td>PPC.TIEAPUUDI5[23]</td></tr>

<tr><td>CELL_E[9].IMUX_CE_OPTINV[1]</td><td>PPC.TIEAPUUDI5[22]</td></tr>

<tr><td>CELL_E[9].IMUX_CE_OPTINV[2]</td><td>PPC.TIEAPUUDI5[21]</td></tr>

<tr><td>CELL_E[9].IMUX_CE_OPTINV[3]</td><td>PPC.TIEAPUUDI5[20]</td></tr>

<tr><td>CELL_E[9].IMUX_IMUX[0]</td><td>PPC.PLBC405DCURDDBUS[24]</td></tr>

<tr><td>CELL_E[9].IMUX_IMUX[1]</td><td>PPC.PLBC405DCURDDBUS[25]</td></tr>

<tr><td>CELL_E[9].IMUX_IMUX[2]</td><td>PPC.PLBC405DCURDDBUS[26]</td></tr>

<tr><td>CELL_E[9].IMUX_IMUX[3]</td><td>PPC.PLBC405DCURDDBUS[27]</td></tr>

<tr><td>CELL_E[9].IMUX_IMUX[4]</td><td>PPC.PLBC405ICURDDBUS[24]</td></tr>

<tr><td>CELL_E[9].IMUX_IMUX[5]</td><td>PPC.PLBC405ICURDDBUS[25]</td></tr>

<tr><td>CELL_E[9].IMUX_IMUX[6]</td><td>PPC.PLBC405ICURDDBUS[26]</td></tr>

<tr><td>CELL_E[9].IMUX_IMUX[7]</td><td>PPC.PLBC405ICURDDBUS[27]</td></tr>

<tr><td>CELL_E[9].IMUX_IMUX[8]</td><td>PPC.PLBC405DCURDWDADDR[1]</td></tr>

<tr><td>CELL_E[9].IMUX_IMUX[9]</td><td>PPC.PLBC405DCURDWDADDR[2]</td></tr>

<tr><td>CELL_E[9].IMUX_IMUX[10]</td><td>PPC.PLBC405DCURDWDADDR[3]</td></tr>

<tr><td>CELL_E[9].IMUX_IMUX[11]</td><td>PPC.PLBC405DCURDDACK</td></tr>

<tr><td>CELL_E[9].IMUX_IMUX[12]</td><td>PPC.TSTC405APUDCDINSTRUCTIONI[24]</td></tr>

<tr><td>CELL_E[9].IMUX_IMUX[13]</td><td>PPC.TSTC405APUDCDINSTRUCTIONI[25]</td></tr>

<tr><td>CELL_E[9].IMUX_IMUX[14]</td><td>PPC.TSTC405APUDCDINSTRUCTIONI[26]</td></tr>

<tr><td>CELL_E[9].IMUX_IMUX[15]</td><td>PPC.TSTC405APUDCDINSTRUCTIONI[27]</td></tr>

<tr><td>CELL_E[9].IMUX_IMUX[16]</td><td>PPC.TSTC405APUEXERADATAI[24]</td></tr>

<tr><td>CELL_E[9].IMUX_IMUX[17]</td><td>PPC.TSTC405APUEXERADATAI[25]</td></tr>

<tr><td>CELL_E[9].IMUX_IMUX[18]</td><td>PPC.TSTC405APUEXERADATAI[26]</td></tr>

<tr><td>CELL_E[9].IMUX_IMUX[19]</td><td>PPC.TSTC405APUEXERADATAI[27]</td></tr>

<tr><td>CELL_E[9].OUT_BEST_TMIN[0]</td><td>PPC.C405PLBDCUWRDBUS[24]</td></tr>

<tr><td>CELL_E[9].OUT_BEST_TMIN[1]</td><td>PPC.C405PLBDCUWRDBUS[25]</td></tr>

<tr><td>CELL_E[9].OUT_BEST_TMIN[2]</td><td>PPC.C405PLBDCUWRDBUS[26]</td></tr>

<tr><td>CELL_E[9].OUT_BEST_TMIN[3]</td><td>PPC.C405PLBDCUWRDBUS[27]</td></tr>

<tr><td>CELL_E[9].OUT_BEST_TMIN[4]</td><td>PPC.C405PLBDCUABUS[8]</td></tr>

<tr><td>CELL_E[9].OUT_BEST_TMIN[5]</td><td>PPC.C405PLBDCUABUS[9]</td></tr>

<tr><td>CELL_E[9].OUT_BEST_TMIN[6]</td><td>PPC.C405PLBDCUABUS[10]</td></tr>

<tr><td>CELL_E[9].OUT_BEST_TMIN[7]</td><td>PPC.C405PLBDCUABUS[11]</td></tr>

<tr><td>CELL_E[9].OUT_SEC_TMIN[0]</td><td>PPC.C405PLBICUABUS[8]</td></tr>

<tr><td>CELL_E[9].OUT_SEC_TMIN[1]</td><td>PPC.C405PLBICUABUS[9]</td></tr>

<tr><td>CELL_E[9].OUT_SEC_TMIN[2]</td><td>PPC.C405PLBICUABUS[10]</td></tr>

<tr><td>CELL_E[9].OUT_SEC_TMIN[3]</td><td>PPC.C405PLBICUABUS[11]</td></tr>

<tr><td>CELL_E[9].OUT_HALF0_BEL[0]</td><td>PPC.TSTAPUC405EXERESULTO[16]</td></tr>

<tr><td>CELL_E[9].OUT_HALF0_BEL[1]</td><td>PPC.TSTAPUC405EXERESULTO[17]</td></tr>

<tr><td>CELL_E[9].OUT_HALF0_BEL[2]</td><td>PPC.TSTAPUC405EXERESULTO[18]</td></tr>

<tr><td>CELL_E[9].OUT_HALF0_BEL[3]</td><td>PPC.TSTAPUC405EXERESULTO[19]</td></tr>

<tr><td>CELL_E[9].OUT_HALF0_BEL[4]</td><td>PPC.TSTAPUC405EXERESULTO[20]</td></tr>

<tr><td>CELL_E[9].OUT_HALF0_BEL[5]</td><td>PPC.TSTAPUC405EXERESULTO[21]</td></tr>

<tr><td>CELL_E[9].OUT_HALF0_BEL[6]</td><td>PPC.TSTAPUC405EXERESULTO[22]</td></tr>

<tr><td>CELL_E[9].OUT_HALF0_BEL[7]</td><td>PPC.TSTAPUC405EXERESULTO[23]</td></tr>

<tr><td>CELL_E[9].OUT_HALF1_BEL[0]</td><td>PPC.TSTAPUC405EXERESULTO[16]</td></tr>

<tr><td>CELL_E[9].OUT_HALF1_BEL[1]</td><td>PPC.TSTAPUC405EXERESULTO[17]</td></tr>

<tr><td>CELL_E[9].OUT_HALF1_BEL[2]</td><td>PPC.TSTAPUC405EXERESULTO[18]</td></tr>

<tr><td>CELL_E[9].OUT_HALF1_BEL[3]</td><td>PPC.TSTAPUC405EXERESULTO[19]</td></tr>

<tr><td>CELL_E[9].OUT_HALF1_BEL[4]</td><td>PPC.TSTAPUC405EXERESULTO[20]</td></tr>

<tr><td>CELL_E[9].OUT_HALF1_BEL[5]</td><td>PPC.TSTAPUC405EXERESULTO[21]</td></tr>

<tr><td>CELL_E[9].OUT_HALF1_BEL[6]</td><td>PPC.TSTAPUC405EXERESULTO[22]</td></tr>

<tr><td>CELL_E[9].OUT_HALF1_BEL[7]</td><td>PPC.TSTAPUC405EXERESULTO[23]</td></tr>

<tr><td>CELL_E[10].IMUX_SR_OPTINV[0]</td><td>PPC.TIEAPUUDI5[11]</td></tr>

<tr><td>CELL_E[10].IMUX_SR_OPTINV[1]</td><td>PPC.TIEAPUUDI5[10]</td></tr>

<tr><td>CELL_E[10].IMUX_SR_OPTINV[2]</td><td>PPC.TIEAPUUDI5[9]</td></tr>

<tr><td>CELL_E[10].IMUX_SR_OPTINV[3]</td><td>PPC.TIEAPUUDI5[8]</td></tr>

<tr><td>CELL_E[10].IMUX_CE_OPTINV[0]</td><td>PPC.TIEAPUUDI5[15]</td></tr>

<tr><td>CELL_E[10].IMUX_CE_OPTINV[1]</td><td>PPC.TIEAPUUDI5[14]</td></tr>

<tr><td>CELL_E[10].IMUX_CE_OPTINV[2]</td><td>PPC.TIEAPUUDI5[13]</td></tr>

<tr><td>CELL_E[10].IMUX_CE_OPTINV[3]</td><td>PPC.TIEAPUUDI5[12]</td></tr>

<tr><td>CELL_E[10].IMUX_IMUX[0]</td><td>PPC.PLBC405DCURDDBUS[20]</td></tr>

<tr><td>CELL_E[10].IMUX_IMUX[1]</td><td>PPC.PLBC405DCURDDBUS[21]</td></tr>

<tr><td>CELL_E[10].IMUX_IMUX[2]</td><td>PPC.PLBC405DCURDDBUS[22]</td></tr>

<tr><td>CELL_E[10].IMUX_IMUX[3]</td><td>PPC.PLBC405DCURDDBUS[23]</td></tr>

<tr><td>CELL_E[10].IMUX_IMUX[4]</td><td>PPC.PLBC405ICURDDBUS[20]</td></tr>

<tr><td>CELL_E[10].IMUX_IMUX[5]</td><td>PPC.PLBC405ICURDDBUS[21]</td></tr>

<tr><td>CELL_E[10].IMUX_IMUX[6]</td><td>PPC.PLBC405ICURDDBUS[22]</td></tr>

<tr><td>CELL_E[10].IMUX_IMUX[7]</td><td>PPC.PLBC405ICURDDBUS[23]</td></tr>

<tr><td>CELL_E[10].IMUX_IMUX[8]</td><td>PPC.PLBC405DCUWRDACK</td></tr>

<tr><td>CELL_E[10].IMUX_IMUX[9]</td><td>PPC.TSTC405APUDCDINSTRUCTIONI[20]</td></tr>

<tr><td>CELL_E[10].IMUX_IMUX[10]</td><td>PPC.TSTC405APUDCDINSTRUCTIONI[21]</td></tr>

<tr><td>CELL_E[10].IMUX_IMUX[11]</td><td>PPC.TSTC405APUDCDINSTRUCTIONI[22]</td></tr>

<tr><td>CELL_E[10].IMUX_IMUX[12]</td><td>PPC.TSTC405APUDCDINSTRUCTIONI[23]</td></tr>

<tr><td>CELL_E[10].IMUX_IMUX[13]</td><td>PPC.TSTC405APUEXERADATAI[20]</td></tr>

<tr><td>CELL_E[10].IMUX_IMUX[14]</td><td>PPC.TSTC405APUEXERADATAI[21]</td></tr>

<tr><td>CELL_E[10].IMUX_IMUX[15]</td><td>PPC.TSTC405APUEXERADATAI[22]</td></tr>

<tr><td>CELL_E[10].IMUX_IMUX[16]</td><td>PPC.TSTC405APUEXERADATAI[23]</td></tr>

<tr><td>CELL_E[10].OUT_BEST_TMIN[0]</td><td>PPC.C405PLBDCUWRDBUS[20]</td></tr>

<tr><td>CELL_E[10].OUT_BEST_TMIN[1]</td><td>PPC.C405PLBDCUWRDBUS[21]</td></tr>

<tr><td>CELL_E[10].OUT_BEST_TMIN[2]</td><td>PPC.C405PLBDCUWRDBUS[22]</td></tr>

<tr><td>CELL_E[10].OUT_BEST_TMIN[3]</td><td>PPC.C405PLBDCUWRDBUS[23]</td></tr>

<tr><td>CELL_E[10].OUT_BEST_TMIN[4]</td><td>PPC.C405PLBDCUABUS[4]</td></tr>

<tr><td>CELL_E[10].OUT_BEST_TMIN[5]</td><td>PPC.C405PLBDCUABUS[5]</td></tr>

<tr><td>CELL_E[10].OUT_BEST_TMIN[6]</td><td>PPC.C405PLBDCUABUS[6]</td></tr>

<tr><td>CELL_E[10].OUT_BEST_TMIN[7]</td><td>PPC.C405PLBDCUABUS[7]</td></tr>

<tr><td>CELL_E[10].OUT_SEC_TMIN[0]</td><td>PPC.C405PLBICUABUS[4]</td></tr>

<tr><td>CELL_E[10].OUT_SEC_TMIN[1]</td><td>PPC.C405PLBICUABUS[5]</td></tr>

<tr><td>CELL_E[10].OUT_SEC_TMIN[2]</td><td>PPC.C405PLBICUABUS[6]</td></tr>

<tr><td>CELL_E[10].OUT_SEC_TMIN[3]</td><td>PPC.C405PLBICUABUS[7]</td></tr>

<tr><td>CELL_E[10].OUT_HALF0_BEL[0]</td><td>PPC.TSTAPUC405EXERESULTO[8]</td></tr>

<tr><td>CELL_E[10].OUT_HALF0_BEL[1]</td><td>PPC.TSTAPUC405EXERESULTO[9]</td></tr>

<tr><td>CELL_E[10].OUT_HALF0_BEL[2]</td><td>PPC.TSTAPUC405EXERESULTO[10]</td></tr>

<tr><td>CELL_E[10].OUT_HALF0_BEL[3]</td><td>PPC.TSTAPUC405EXERESULTO[11]</td></tr>

<tr><td>CELL_E[10].OUT_HALF0_BEL[4]</td><td>PPC.TSTAPUC405EXERESULTO[12]</td></tr>

<tr><td>CELL_E[10].OUT_HALF0_BEL[5]</td><td>PPC.TSTAPUC405EXERESULTO[13]</td></tr>

<tr><td>CELL_E[10].OUT_HALF0_BEL[6]</td><td>PPC.TSTAPUC405EXERESULTO[14]</td></tr>

<tr><td>CELL_E[10].OUT_HALF0_BEL[7]</td><td>PPC.TSTAPUC405EXERESULTO[15]</td></tr>

<tr><td>CELL_E[10].OUT_HALF1_BEL[0]</td><td>PPC.TSTAPUC405EXERESULTO[8]</td></tr>

<tr><td>CELL_E[10].OUT_HALF1_BEL[1]</td><td>PPC.TSTAPUC405EXERESULTO[9]</td></tr>

<tr><td>CELL_E[10].OUT_HALF1_BEL[2]</td><td>PPC.TSTAPUC405EXERESULTO[10]</td></tr>

<tr><td>CELL_E[10].OUT_HALF1_BEL[3]</td><td>PPC.TSTAPUC405EXERESULTO[11]</td></tr>

<tr><td>CELL_E[10].OUT_HALF1_BEL[4]</td><td>PPC.TSTAPUC405EXERESULTO[12]</td></tr>

<tr><td>CELL_E[10].OUT_HALF1_BEL[5]</td><td>PPC.TSTAPUC405EXERESULTO[13]</td></tr>

<tr><td>CELL_E[10].OUT_HALF1_BEL[6]</td><td>PPC.TSTAPUC405EXERESULTO[14]</td></tr>

<tr><td>CELL_E[10].OUT_HALF1_BEL[7]</td><td>PPC.TSTAPUC405EXERESULTO[15]</td></tr>

<tr><td>CELL_E[11].IMUX_SR_OPTINV[0]</td><td>PPC.TIEAPUUDI5[3]</td></tr>

<tr><td>CELL_E[11].IMUX_SR_OPTINV[1]</td><td>PPC.TIEAPUUDI5[2]</td></tr>

<tr><td>CELL_E[11].IMUX_SR_OPTINV[2]</td><td>PPC.TIEAPUUDI5[1]</td></tr>

<tr><td>CELL_E[11].IMUX_SR_OPTINV[3]</td><td>PPC.TIEAPUUDI5[0]</td></tr>

<tr><td>CELL_E[11].IMUX_CE_OPTINV[0]</td><td>PPC.TIEAPUUDI5[7]</td></tr>

<tr><td>CELL_E[11].IMUX_CE_OPTINV[1]</td><td>PPC.TIEAPUUDI5[6]</td></tr>

<tr><td>CELL_E[11].IMUX_CE_OPTINV[2]</td><td>PPC.TIEAPUUDI5[5]</td></tr>

<tr><td>CELL_E[11].IMUX_CE_OPTINV[3]</td><td>PPC.TIEAPUUDI5[4]</td></tr>

<tr><td>CELL_E[11].IMUX_IMUX[0]</td><td>PPC.PLBC405DCURDDBUS[16]</td></tr>

<tr><td>CELL_E[11].IMUX_IMUX[1]</td><td>PPC.PLBC405DCURDDBUS[17]</td></tr>

<tr><td>CELL_E[11].IMUX_IMUX[2]</td><td>PPC.PLBC405DCURDDBUS[18]</td></tr>

<tr><td>CELL_E[11].IMUX_IMUX[3]</td><td>PPC.PLBC405DCURDDBUS[19]</td></tr>

<tr><td>CELL_E[11].IMUX_IMUX[4]</td><td>PPC.PLBC405ICURDDBUS[16]</td></tr>

<tr><td>CELL_E[11].IMUX_IMUX[5]</td><td>PPC.PLBC405ICURDDBUS[17]</td></tr>

<tr><td>CELL_E[11].IMUX_IMUX[6]</td><td>PPC.PLBC405ICURDDBUS[18]</td></tr>

<tr><td>CELL_E[11].IMUX_IMUX[7]</td><td>PPC.PLBC405ICURDDBUS[19]</td></tr>

<tr><td>CELL_E[11].IMUX_IMUX[8]</td><td>PPC.TSTC405APUDCDINSTRUCTIONI[16]</td></tr>

<tr><td>CELL_E[11].IMUX_IMUX[9]</td><td>PPC.TSTC405APUDCDINSTRUCTIONI[17]</td></tr>

<tr><td>CELL_E[11].IMUX_IMUX[10]</td><td>PPC.TSTC405APUDCDINSTRUCTIONI[18]</td></tr>

<tr><td>CELL_E[11].IMUX_IMUX[11]</td><td>PPC.TSTC405APUDCDINSTRUCTIONI[19]</td></tr>

<tr><td>CELL_E[11].IMUX_IMUX[12]</td><td>PPC.TSTC405DCRDBUSOUTI[28]</td></tr>

<tr><td>CELL_E[11].IMUX_IMUX[13]</td><td>PPC.TSTC405DCRDBUSOUTI[29]</td></tr>

<tr><td>CELL_E[11].IMUX_IMUX[14]</td><td>PPC.TSTC405DCRDBUSOUTI[30]</td></tr>

<tr><td>CELL_E[11].IMUX_IMUX[15]</td><td>PPC.TSTC405DCRDBUSOUTI[31]</td></tr>

<tr><td>CELL_E[11].IMUX_IMUX[16]</td><td>PPC.TSTC405APUEXERADATAI[16]</td></tr>

<tr><td>CELL_E[11].IMUX_IMUX[17]</td><td>PPC.TSTC405APUEXERADATAI[17]</td></tr>

<tr><td>CELL_E[11].IMUX_IMUX[18]</td><td>PPC.TSTC405APUEXERADATAI[18]</td></tr>

<tr><td>CELL_E[11].IMUX_IMUX[19]</td><td>PPC.TSTC405APUEXERADATAI[19]</td></tr>

<tr><td>CELL_E[11].OUT_BEST_TMIN[0]</td><td>PPC.C405PLBDCUWRDBUS[16]</td></tr>

<tr><td>CELL_E[11].OUT_BEST_TMIN[1]</td><td>PPC.C405PLBDCUWRDBUS[17]</td></tr>

<tr><td>CELL_E[11].OUT_BEST_TMIN[2]</td><td>PPC.C405PLBDCUWRDBUS[18]</td></tr>

<tr><td>CELL_E[11].OUT_BEST_TMIN[3]</td><td>PPC.C405PLBDCUWRDBUS[19]</td></tr>

<tr><td>CELL_E[11].OUT_BEST_TMIN[4]</td><td>PPC.C405PLBDCUABUS[0]</td></tr>

<tr><td>CELL_E[11].OUT_BEST_TMIN[5]</td><td>PPC.C405PLBDCUABUS[1]</td></tr>

<tr><td>CELL_E[11].OUT_BEST_TMIN[6]</td><td>PPC.C405PLBDCUABUS[2]</td></tr>

<tr><td>CELL_E[11].OUT_BEST_TMIN[7]</td><td>PPC.C405PLBDCUABUS[3]</td></tr>

<tr><td>CELL_E[11].OUT_SEC_TMIN[0]</td><td>PPC.C405PLBICUABUS[0]</td></tr>

<tr><td>CELL_E[11].OUT_SEC_TMIN[1]</td><td>PPC.C405PLBICUABUS[1]</td></tr>

<tr><td>CELL_E[11].OUT_SEC_TMIN[2]</td><td>PPC.C405PLBICUABUS[2]</td></tr>

<tr><td>CELL_E[11].OUT_SEC_TMIN[3]</td><td>PPC.C405PLBICUABUS[3]</td></tr>

<tr><td>CELL_E[11].OUT_HALF0_BEL[0]</td><td>PPC.TSTAPUC405EXERESULTO[0]</td></tr>

<tr><td>CELL_E[11].OUT_HALF0_BEL[1]</td><td>PPC.TSTAPUC405EXERESULTO[1]</td></tr>

<tr><td>CELL_E[11].OUT_HALF0_BEL[2]</td><td>PPC.TSTAPUC405EXERESULTO[2]</td></tr>

<tr><td>CELL_E[11].OUT_HALF0_BEL[3]</td><td>PPC.TSTAPUC405EXERESULTO[3]</td></tr>

<tr><td>CELL_E[11].OUT_HALF0_BEL[4]</td><td>PPC.TSTAPUC405EXERESULTO[4]</td></tr>

<tr><td>CELL_E[11].OUT_HALF0_BEL[5]</td><td>PPC.TSTAPUC405EXERESULTO[5]</td></tr>

<tr><td>CELL_E[11].OUT_HALF0_BEL[6]</td><td>PPC.TSTAPUC405EXERESULTO[6]</td></tr>

<tr><td>CELL_E[11].OUT_HALF0_BEL[7]</td><td>PPC.TSTAPUC405EXERESULTO[7]</td></tr>

<tr><td>CELL_E[11].OUT_HALF1_BEL[0]</td><td>PPC.TSTAPUC405EXERESULTO[0]</td></tr>

<tr><td>CELL_E[11].OUT_HALF1_BEL[1]</td><td>PPC.TSTAPUC405EXERESULTO[1]</td></tr>

<tr><td>CELL_E[11].OUT_HALF1_BEL[2]</td><td>PPC.TSTAPUC405EXERESULTO[2]</td></tr>

<tr><td>CELL_E[11].OUT_HALF1_BEL[3]</td><td>PPC.TSTAPUC405EXERESULTO[3]</td></tr>

<tr><td>CELL_E[11].OUT_HALF1_BEL[4]</td><td>PPC.TSTAPUC405EXERESULTO[4]</td></tr>

<tr><td>CELL_E[11].OUT_HALF1_BEL[5]</td><td>PPC.TSTAPUC405EXERESULTO[5]</td></tr>

<tr><td>CELL_E[11].OUT_HALF1_BEL[6]</td><td>PPC.TSTAPUC405EXERESULTO[6]</td></tr>

<tr><td>CELL_E[11].OUT_HALF1_BEL[7]</td><td>PPC.TSTAPUC405EXERESULTO[7]</td></tr>

<tr><td>CELL_E[12].IMUX_SR_OPTINV[0]</td><td>PPC.TIEAPUUDI4[19]</td></tr>

<tr><td>CELL_E[12].IMUX_SR_OPTINV[1]</td><td>PPC.TIEAPUUDI4[18]</td></tr>

<tr><td>CELL_E[12].IMUX_SR_OPTINV[2]</td><td>PPC.TIEAPUUDI4[17]</td></tr>

<tr><td>CELL_E[12].IMUX_SR_OPTINV[3]</td><td>PPC.TIEAPUUDI4[16]</td></tr>

<tr><td>CELL_E[12].IMUX_CE_OPTINV[0]</td><td>PPC.TIEAPUUDI4[23]</td></tr>

<tr><td>CELL_E[12].IMUX_CE_OPTINV[1]</td><td>PPC.TIEAPUUDI4[22]</td></tr>

<tr><td>CELL_E[12].IMUX_CE_OPTINV[2]</td><td>PPC.TIEAPUUDI4[21]</td></tr>

<tr><td>CELL_E[12].IMUX_CE_OPTINV[3]</td><td>PPC.TIEAPUUDI4[20]</td></tr>

<tr><td>CELL_E[12].IMUX_IMUX[0]</td><td>PPC.PLBC405DCURDDBUS[12]</td></tr>

<tr><td>CELL_E[12].IMUX_IMUX[1]</td><td>PPC.PLBC405DCURDDBUS[13]</td></tr>

<tr><td>CELL_E[12].IMUX_IMUX[2]</td><td>PPC.PLBC405DCURDDBUS[14]</td></tr>

<tr><td>CELL_E[12].IMUX_IMUX[3]</td><td>PPC.PLBC405DCURDDBUS[15]</td></tr>

<tr><td>CELL_E[12].IMUX_IMUX[4]</td><td>PPC.PLBC405ICURDDBUS[12]</td></tr>

<tr><td>CELL_E[12].IMUX_IMUX[5]</td><td>PPC.PLBC405ICURDDBUS[13]</td></tr>

<tr><td>CELL_E[12].IMUX_IMUX[6]</td><td>PPC.PLBC405ICURDDBUS[14]</td></tr>

<tr><td>CELL_E[12].IMUX_IMUX[7]</td><td>PPC.PLBC405ICURDDBUS[15]</td></tr>

<tr><td>CELL_E[12].IMUX_IMUX[8]</td><td>PPC.TSTC405APUDCDINSTRUCTIONI[12]</td></tr>

<tr><td>CELL_E[12].IMUX_IMUX[9]</td><td>PPC.TSTC405APUDCDINSTRUCTIONI[13]</td></tr>

<tr><td>CELL_E[12].IMUX_IMUX[10]</td><td>PPC.TSTC405APUDCDINSTRUCTIONI[14]</td></tr>

<tr><td>CELL_E[12].IMUX_IMUX[11]</td><td>PPC.TSTC405APUDCDINSTRUCTIONI[15]</td></tr>

<tr><td>CELL_E[12].IMUX_IMUX[12]</td><td>PPC.TSTC405DCRDBUSOUTI[24]</td></tr>

<tr><td>CELL_E[12].IMUX_IMUX[13]</td><td>PPC.TSTC405DCRDBUSOUTI[25]</td></tr>

<tr><td>CELL_E[12].IMUX_IMUX[14]</td><td>PPC.TSTC405DCRDBUSOUTI[26]</td></tr>

<tr><td>CELL_E[12].IMUX_IMUX[15]</td><td>PPC.TSTC405DCRDBUSOUTI[27]</td></tr>

<tr><td>CELL_E[12].IMUX_IMUX[16]</td><td>PPC.TSTC405APUEXERADATAI[12]</td></tr>

<tr><td>CELL_E[12].IMUX_IMUX[17]</td><td>PPC.TSTC405APUEXERADATAI[13]</td></tr>

<tr><td>CELL_E[12].IMUX_IMUX[18]</td><td>PPC.TSTC405APUEXERADATAI[14]</td></tr>

<tr><td>CELL_E[12].IMUX_IMUX[19]</td><td>PPC.TSTC405APUEXERADATAI[15]</td></tr>

<tr><td>CELL_E[12].OUT_BEST_TMIN[0]</td><td>PPC.C405PLBDCUWRDBUS[12]</td></tr>

<tr><td>CELL_E[12].OUT_BEST_TMIN[1]</td><td>PPC.C405PLBDCUWRDBUS[13]</td></tr>

<tr><td>CELL_E[12].OUT_BEST_TMIN[2]</td><td>PPC.C405PLBDCUWRDBUS[14]</td></tr>

<tr><td>CELL_E[12].OUT_BEST_TMIN[3]</td><td>PPC.C405PLBDCUWRDBUS[15]</td></tr>

<tr><td>CELL_E[12].OUT_BEST_TMIN[4]</td><td>PPC.C405PLBDCUBE[0]</td></tr>

<tr><td>CELL_E[12].OUT_BEST_TMIN[5]</td><td>PPC.C405PLBDCUBE[1]</td></tr>

<tr><td>CELL_E[12].OUT_BEST_TMIN[6]</td><td>PPC.C405PLBDCUBE[2]</td></tr>

<tr><td>CELL_E[12].OUT_BEST_TMIN[7]</td><td>PPC.C405PLBDCUBE[3]</td></tr>

<tr><td>CELL_E[12].OUT_SEC_TMIN[0]</td><td>PPC.TSTC405APUWBENDIANO</td></tr>

<tr><td>CELL_E[12].OUT_SEC_TMIN[1]</td><td>PPC.TSTC405APUEXELOADDVALIDO</td></tr>

<tr><td>CELL_E[12].OUT_SEC_TMIN[2]</td><td>PPC.TSTC405APUEXEFLUSHO</td></tr>

<tr><td>CELL_E[12].OUT_SEC_TMIN[3]</td><td>PPC.C405CPMCLOCKFB</td></tr>

<tr><td>CELL_E[12].OUT_HALF0_BEL[0]</td><td>PPC.TSTAPUC405FPUEXCEPTIONO</td></tr>

<tr><td>CELL_E[12].OUT_HALF0_BEL[1]</td><td>PPC.TSTAPUC405DCDVALIDOPO</td></tr>

<tr><td>CELL_E[12].OUT_HALF0_BEL[2]</td><td>PPC.TSTAPUC405APUDIVENO</td></tr>

<tr><td>CELL_E[12].OUT_HALF0_BEL[3]</td><td>PPC.TSTAPUC405APUPRESENTO</td></tr>

<tr><td>CELL_E[12].OUT_HALF0_BEL[4]</td><td>PPC.TSTAPUC405DCDAPUOPO</td></tr>

<tr><td>CELL_E[12].OUT_HALF0_BEL[5]</td><td>PPC.TSTAPUC405DCDFORCEALIGNO</td></tr>

<tr><td>CELL_E[12].OUT_HALF0_BEL[6]</td><td>PPC.TSTAPUC405DCDFORCEBESTEERINGO</td></tr>

<tr><td>CELL_E[12].OUT_HALF0_BEL[7]</td><td>PPC.TSTAPUC405DCDLDSTBYTEO</td></tr>

<tr><td>CELL_E[12].OUT_HALF1_BEL[0]</td><td>PPC.TSTAPUC405FPUEXCEPTIONO</td></tr>

<tr><td>CELL_E[12].OUT_HALF1_BEL[1]</td><td>PPC.TSTAPUC405DCDVALIDOPO</td></tr>

<tr><td>CELL_E[12].OUT_HALF1_BEL[2]</td><td>PPC.TSTAPUC405APUDIVENO</td></tr>

<tr><td>CELL_E[12].OUT_HALF1_BEL[3]</td><td>PPC.TSTAPUC405APUPRESENTO</td></tr>

<tr><td>CELL_E[12].OUT_HALF1_BEL[4]</td><td>PPC.TSTAPUC405DCDAPUOPO</td></tr>

<tr><td>CELL_E[12].OUT_HALF1_BEL[5]</td><td>PPC.TSTAPUC405DCDFORCEALIGNO</td></tr>

<tr><td>CELL_E[12].OUT_HALF1_BEL[6]</td><td>PPC.TSTAPUC405DCDFORCEBESTEERINGO</td></tr>

<tr><td>CELL_E[12].OUT_HALF1_BEL[7]</td><td>PPC.TSTAPUC405DCDLDSTBYTEO</td></tr>

<tr><td>CELL_E[13].IMUX_SR_OPTINV[0]</td><td>PPC.TIEAPUUDI4[11]</td></tr>

<tr><td>CELL_E[13].IMUX_SR_OPTINV[1]</td><td>PPC.TIEAPUUDI4[10]</td></tr>

<tr><td>CELL_E[13].IMUX_SR_OPTINV[2]</td><td>PPC.TIEAPUUDI4[9]</td></tr>

<tr><td>CELL_E[13].IMUX_SR_OPTINV[3]</td><td>PPC.TIEAPUUDI4[8]</td></tr>

<tr><td>CELL_E[13].IMUX_CE_OPTINV[0]</td><td>PPC.TIEAPUUDI4[15]</td></tr>

<tr><td>CELL_E[13].IMUX_CE_OPTINV[1]</td><td>PPC.TIEAPUUDI4[14]</td></tr>

<tr><td>CELL_E[13].IMUX_CE_OPTINV[2]</td><td>PPC.TIEAPUUDI4[13]</td></tr>

<tr><td>CELL_E[13].IMUX_CE_OPTINV[3]</td><td>PPC.TIEAPUUDI4[12]</td></tr>

<tr><td>CELL_E[13].IMUX_IMUX[0]</td><td>PPC.PLBC405DCURDDBUS[8]</td></tr>

<tr><td>CELL_E[13].IMUX_IMUX[1]</td><td>PPC.PLBC405DCURDDBUS[9]</td></tr>

<tr><td>CELL_E[13].IMUX_IMUX[2]</td><td>PPC.PLBC405DCURDDBUS[10]</td></tr>

<tr><td>CELL_E[13].IMUX_IMUX[3]</td><td>PPC.PLBC405DCURDDBUS[11]</td></tr>

<tr><td>CELL_E[13].IMUX_IMUX[4]</td><td>PPC.PLBC405ICURDDBUS[8]</td></tr>

<tr><td>CELL_E[13].IMUX_IMUX[5]</td><td>PPC.PLBC405ICURDDBUS[9]</td></tr>

<tr><td>CELL_E[13].IMUX_IMUX[6]</td><td>PPC.PLBC405ICURDDBUS[10]</td></tr>

<tr><td>CELL_E[13].IMUX_IMUX[7]</td><td>PPC.PLBC405ICURDDBUS[11]</td></tr>

<tr><td>CELL_E[13].IMUX_IMUX[8]</td><td>PPC.TSTC405APUDCDINSTRUCTIONI[4]</td></tr>

<tr><td>CELL_E[13].IMUX_IMUX[9]</td><td>PPC.TSTC405APUDCDINSTRUCTIONI[5]</td></tr>

<tr><td>CELL_E[13].IMUX_IMUX[10]</td><td>PPC.TSTC405APUDCDINSTRUCTIONI[6]</td></tr>

<tr><td>CELL_E[13].IMUX_IMUX[11]</td><td>PPC.TSTC405APUDCDINSTRUCTIONI[7]</td></tr>

<tr><td>CELL_E[13].IMUX_IMUX[12]</td><td>PPC.TSTC405APUDCDINSTRUCTIONI[8]</td></tr>

<tr><td>CELL_E[13].IMUX_IMUX[13]</td><td>PPC.TSTC405APUDCDINSTRUCTIONI[9]</td></tr>

<tr><td>CELL_E[13].IMUX_IMUX[14]</td><td>PPC.TSTC405APUDCDINSTRUCTIONI[10]</td></tr>

<tr><td>CELL_E[13].IMUX_IMUX[15]</td><td>PPC.TSTC405APUDCDINSTRUCTIONI[11]</td></tr>

<tr><td>CELL_E[13].IMUX_IMUX[16]</td><td>PPC.TSTC405APUEXERADATAI[8]</td></tr>

<tr><td>CELL_E[13].IMUX_IMUX[17]</td><td>PPC.TSTC405APUEXERADATAI[9]</td></tr>

<tr><td>CELL_E[13].IMUX_IMUX[18]</td><td>PPC.TSTC405APUEXERADATAI[10]</td></tr>

<tr><td>CELL_E[13].IMUX_IMUX[19]</td><td>PPC.TSTC405APUEXERADATAI[11]</td></tr>

<tr><td>CELL_E[13].OUT_BEST_TMIN[0]</td><td>PPC.C405PLBDCUWRDBUS[8]</td></tr>

<tr><td>CELL_E[13].OUT_BEST_TMIN[1]</td><td>PPC.C405PLBDCUWRDBUS[9]</td></tr>

<tr><td>CELL_E[13].OUT_BEST_TMIN[2]</td><td>PPC.C405PLBDCUWRDBUS[10]</td></tr>

<tr><td>CELL_E[13].OUT_BEST_TMIN[3]</td><td>PPC.C405PLBDCUWRDBUS[11]</td></tr>

<tr><td>CELL_E[13].OUT_BEST_TMIN[4]</td><td>PPC.C405PLBDCUGUARDED</td></tr>

<tr><td>CELL_E[13].OUT_BEST_TMIN[5]</td><td>PPC.C405PLBDCUWRITETHRU</td></tr>

<tr><td>CELL_E[13].OUT_BEST_TMIN[6]</td><td>PPC.C405PLBDCURNW</td></tr>

<tr><td>CELL_E[13].OUT_BEST_TMIN[7]</td><td>PPC.APUFCMOPERANDVALID</td></tr>

<tr><td>CELL_E[13].OUT_SEC_TMIN[0]</td><td>PPC.APUFCMLOADDVALID</td></tr>

<tr><td>CELL_E[13].OUT_SEC_TMIN[1]</td><td>PPC.APUFCMDECUDI[0]</td></tr>

<tr><td>CELL_E[13].OUT_SEC_TMIN[2]</td><td>PPC.APUFCMDECUDI[1]</td></tr>

<tr><td>CELL_E[13].OUT_SEC_TMIN[3]</td><td>PPC.APUFCMDECUDI[2]</td></tr>

<tr><td>CELL_E[13].OUT_HALF0_BEL[0]</td><td>EMAC.TSTSOEMACO[4]</td></tr>

<tr><td>CELL_E[13].OUT_HALF0_BEL[1]</td><td>EMAC.TSTSOEMACO[5]</td></tr>

<tr><td>CELL_E[13].OUT_HALF0_BEL[2]</td><td>EMAC.TSTSOEMACO[6]</td></tr>

<tr><td>CELL_E[13].OUT_HALF0_BEL[3]</td><td>PPC.TSTSOGASKETO[0]</td></tr>

<tr><td>CELL_E[13].OUT_HALF0_BEL[4]</td><td>PPC.TSTSOGASKETO[1]</td></tr>

<tr><td>CELL_E[13].OUT_HALF0_BEL[5]</td><td>PPC.TSTC405APUEXEHOLDO</td></tr>

<tr><td>CELL_E[13].OUT_HALF0_BEL[6]</td><td>PPC.TSTC405APUDCDHOLDO</td></tr>

<tr><td>CELL_E[13].OUT_HALF0_BEL[7]</td><td>PPC.TSTC405APUXERCAO</td></tr>

<tr><td>CELL_E[13].OUT_HALF1_BEL[0]</td><td>EMAC.TSTSOEMACO[4]</td></tr>

<tr><td>CELL_E[13].OUT_HALF1_BEL[1]</td><td>EMAC.TSTSOEMACO[5]</td></tr>

<tr><td>CELL_E[13].OUT_HALF1_BEL[2]</td><td>EMAC.TSTSOEMACO[6]</td></tr>

<tr><td>CELL_E[13].OUT_HALF1_BEL[3]</td><td>PPC.TSTSOGASKETO[0]</td></tr>

<tr><td>CELL_E[13].OUT_HALF1_BEL[4]</td><td>PPC.TSTSOGASKETO[1]</td></tr>

<tr><td>CELL_E[13].OUT_HALF1_BEL[5]</td><td>PPC.TSTC405APUEXEHOLDO</td></tr>

<tr><td>CELL_E[13].OUT_HALF1_BEL[6]</td><td>PPC.TSTC405APUDCDHOLDO</td></tr>

<tr><td>CELL_E[13].OUT_HALF1_BEL[7]</td><td>PPC.TSTC405APUXERCAO</td></tr>

<tr><td>CELL_E[14].IMUX_SR_OPTINV[0]</td><td>PPC.TIEAPUUDI4[3]</td></tr>

<tr><td>CELL_E[14].IMUX_SR_OPTINV[1]</td><td>PPC.TIEAPUUDI4[2]</td></tr>

<tr><td>CELL_E[14].IMUX_SR_OPTINV[2]</td><td>PPC.TIEAPUUDI4[1]</td></tr>

<tr><td>CELL_E[14].IMUX_SR_OPTINV[3]</td><td>PPC.TIEAPUUDI4[0]</td></tr>

<tr><td>CELL_E[14].IMUX_CE_OPTINV[0]</td><td>PPC.TIEAPUUDI4[7]</td></tr>

<tr><td>CELL_E[14].IMUX_CE_OPTINV[1]</td><td>PPC.TIEAPUUDI4[6]</td></tr>

<tr><td>CELL_E[14].IMUX_CE_OPTINV[2]</td><td>PPC.TIEAPUUDI4[5]</td></tr>

<tr><td>CELL_E[14].IMUX_CE_OPTINV[3]</td><td>PPC.TIEAPUUDI4[4]</td></tr>

<tr><td>CELL_E[14].IMUX_IMUX[0]</td><td>PPC.PLBC405ICURDDBUS[4]</td></tr>

<tr><td>CELL_E[14].IMUX_IMUX[1]</td><td>PPC.PLBC405ICURDDBUS[5]</td></tr>

<tr><td>CELL_E[14].IMUX_IMUX[2]</td><td>PPC.PLBC405ICURDDBUS[6]</td></tr>

<tr><td>CELL_E[14].IMUX_IMUX[3]</td><td>PPC.PLBC405ICURDDBUS[7]</td></tr>

<tr><td>CELL_E[14].IMUX_IMUX[4]</td><td>PPC.FCMAPUDECODEBUSY</td></tr>

<tr><td>CELL_E[14].IMUX_IMUX[5]</td><td>PPC.TSTC405APUEXERADATAI[0]</td></tr>

<tr><td>CELL_E[14].IMUX_IMUX[6]</td><td>PPC.TSTC405APUEXERADATAI[1]</td></tr>

<tr><td>CELL_E[14].IMUX_IMUX[7]</td><td>PPC.TSTC405APUEXERADATAI[2]</td></tr>

<tr><td>CELL_E[14].IMUX_IMUX[8]</td><td>PPC.TSTC405APUEXERADATAI[3]</td></tr>

<tr><td>CELL_E[14].IMUX_IMUX[9]</td><td>PPC.TSTC405APUEXERADATAI[4]</td></tr>

<tr><td>CELL_E[14].IMUX_IMUX[10]</td><td>PPC.TSTC405APUEXERADATAI[5]</td></tr>

<tr><td>CELL_E[14].IMUX_IMUX[11]</td><td>PPC.TSTC405APUEXERADATAI[6]</td></tr>

<tr><td>CELL_E[14].IMUX_IMUX[12]</td><td>PPC.TSTC405APUEXERADATAI[7]</td></tr>

<tr><td>CELL_E[14].IMUX_IMUX[13]</td><td>PPC.TSTC405APUDCDINSTRUCTIONI[0]</td></tr>

<tr><td>CELL_E[14].IMUX_IMUX[14]</td><td>PPC.TSTC405APUDCDINSTRUCTIONI[1]</td></tr>

<tr><td>CELL_E[14].IMUX_IMUX[15]</td><td>PPC.TSTC405APUDCDINSTRUCTIONI[2]</td></tr>

<tr><td>CELL_E[14].IMUX_IMUX[16]</td><td>PPC.TSTC405APUDCDINSTRUCTIONI[3]</td></tr>

<tr><td>CELL_E[14].OUT_BEST_TMIN[0]</td><td>PPC.C405PLBDCUWRDBUS[4]</td></tr>

<tr><td>CELL_E[14].OUT_BEST_TMIN[1]</td><td>PPC.C405PLBDCUWRDBUS[5]</td></tr>

<tr><td>CELL_E[14].OUT_BEST_TMIN[2]</td><td>PPC.C405PLBDCUWRDBUS[6]</td></tr>

<tr><td>CELL_E[14].OUT_BEST_TMIN[3]</td><td>PPC.C405PLBDCUWRDBUS[7]</td></tr>

<tr><td>CELL_E[14].OUT_BEST_TMIN[4]</td><td>PPC.APUFCMFLUSH</td></tr>

<tr><td>CELL_E[14].OUT_BEST_TMIN[5]</td><td>PPC.APUFCMWRITEBACKOK</td></tr>

<tr><td>CELL_E[14].OUT_BEST_TMIN[6]</td><td>PPC.APUFCMENDIAN</td></tr>

<tr><td>CELL_E[14].OUT_BEST_TMIN[7]</td><td>PPC.APUFCMXERCA</td></tr>

<tr><td>CELL_E[14].OUT_SEC_TMIN[0]</td><td>PPC.DSOCMBUSY</td></tr>

<tr><td>CELL_E[14].OUT_SEC_TMIN[1]</td><td>PPC.APUFCMINSTRVALID</td></tr>

<tr><td>CELL_E[14].OUT_SEC_TMIN[2]</td><td>PPC.APUFCMDECODED</td></tr>

<tr><td>CELL_E[14].OUT_SEC_TMIN[3]</td><td>PPC.APUFCMDECUDIVALID</td></tr>

<tr><td>CELL_E[14].OUT_HALF0_BEL[0]</td><td>PPC.TSTC405APUEXERADATAO[28]</td></tr>

<tr><td>CELL_E[14].OUT_HALF0_BEL[1]</td><td>PPC.TSTC405APUEXERADATAO[29]</td></tr>

<tr><td>CELL_E[14].OUT_HALF0_BEL[2]</td><td>PPC.TSTC405APUEXERADATAO[30]</td></tr>

<tr><td>CELL_E[14].OUT_HALF0_BEL[3]</td><td>PPC.TSTC405APUEXERADATAO[31]</td></tr>

<tr><td>CELL_E[14].OUT_HALF0_BEL[4]</td><td>PPC.TSTC405APUDCDINSTRUCTIONO[28]</td></tr>

<tr><td>CELL_E[14].OUT_HALF0_BEL[5]</td><td>PPC.TSTC405APUDCDINSTRUCTIONO[29]</td></tr>

<tr><td>CELL_E[14].OUT_HALF0_BEL[6]</td><td>PPC.TSTC405APUDCDINSTRUCTIONO[30]</td></tr>

<tr><td>CELL_E[14].OUT_HALF0_BEL[7]</td><td>PPC.TSTC405APUDCDINSTRUCTIONO[31]</td></tr>

<tr><td>CELL_E[14].OUT_HALF1_BEL[0]</td><td>PPC.TSTC405APUEXERADATAO[28]</td></tr>

<tr><td>CELL_E[14].OUT_HALF1_BEL[1]</td><td>PPC.TSTC405APUEXERADATAO[29]</td></tr>

<tr><td>CELL_E[14].OUT_HALF1_BEL[2]</td><td>PPC.TSTC405APUEXERADATAO[30]</td></tr>

<tr><td>CELL_E[14].OUT_HALF1_BEL[3]</td><td>PPC.TSTC405APUEXERADATAO[31]</td></tr>

<tr><td>CELL_E[14].OUT_HALF1_BEL[4]</td><td>PPC.TSTC405APUDCDINSTRUCTIONO[28]</td></tr>

<tr><td>CELL_E[14].OUT_HALF1_BEL[5]</td><td>PPC.TSTC405APUDCDINSTRUCTIONO[29]</td></tr>

<tr><td>CELL_E[14].OUT_HALF1_BEL[6]</td><td>PPC.TSTC405APUDCDINSTRUCTIONO[30]</td></tr>

<tr><td>CELL_E[14].OUT_HALF1_BEL[7]</td><td>PPC.TSTC405APUDCDINSTRUCTIONO[31]</td></tr>

<tr><td>CELL_E[15].IMUX_SR_OPTINV[0]</td><td>PPC.TIEAPUUDI3[19]</td></tr>

<tr><td>CELL_E[15].IMUX_SR_OPTINV[1]</td><td>PPC.TIEAPUUDI3[18]</td></tr>

<tr><td>CELL_E[15].IMUX_SR_OPTINV[2]</td><td>PPC.TIEAPUUDI3[17]</td></tr>

<tr><td>CELL_E[15].IMUX_SR_OPTINV[3]</td><td>PPC.TIEAPUUDI3[16]</td></tr>

<tr><td>CELL_E[15].IMUX_CE_OPTINV[0]</td><td>PPC.TIEAPUUDI3[23]</td></tr>

<tr><td>CELL_E[15].IMUX_CE_OPTINV[1]</td><td>PPC.TIEAPUUDI3[22]</td></tr>

<tr><td>CELL_E[15].IMUX_CE_OPTINV[2]</td><td>PPC.TIEAPUUDI3[21]</td></tr>

<tr><td>CELL_E[15].IMUX_CE_OPTINV[3]</td><td>PPC.TIEAPUUDI3[20]</td></tr>

<tr><td>CELL_E[15].IMUX_IMUX[0]</td><td>PPC.PLBC405DCURDDBUS[4]</td></tr>

<tr><td>CELL_E[15].IMUX_IMUX[1]</td><td>PPC.PLBC405DCURDDBUS[5]</td></tr>

<tr><td>CELL_E[15].IMUX_IMUX[2]</td><td>PPC.PLBC405DCURDDBUS[6]</td></tr>

<tr><td>CELL_E[15].IMUX_IMUX[3]</td><td>PPC.PLBC405DCURDDBUS[7]</td></tr>

<tr><td>CELL_E[15].IMUX_IMUX[4]</td><td>PPC.FCMAPUEXCEPTION</td></tr>

<tr><td>CELL_E[15].IMUX_IMUX[5]</td><td>PPC.FCMAPUXERCA</td></tr>

<tr><td>CELL_E[15].IMUX_IMUX[6]</td><td>PPC.FCMAPUXEROV</td></tr>

<tr><td>CELL_E[15].IMUX_IMUX[7]</td><td>PPC.FCMAPUSLEEPNOTREADY</td></tr>

<tr><td>CELL_E[15].IMUX_IMUX[8]</td><td>PPC.TSTC405DSOCMABUSI[28]</td></tr>

<tr><td>CELL_E[15].IMUX_IMUX[9]</td><td>PPC.TSTC405DSOCMABUSI[29]</td></tr>

<tr><td>CELL_E[15].IMUX_IMUX[10]</td><td>PPC.TSTC405DSOCMBYTEENI[0]</td></tr>

<tr><td>CELL_E[15].IMUX_IMUX[11]</td><td>PPC.TSTC405DSOCMBYTEENI[1]</td></tr>

<tr><td>CELL_E[15].IMUX_IMUX[12]</td><td>PPC.TSTC405DSOCMBYTEENI[2]</td></tr>

<tr><td>CELL_E[15].IMUX_IMUX[13]</td><td>PPC.TSTC405DSOCMBYTEENI[3]</td></tr>

<tr><td>CELL_E[15].IMUX_IMUX[14]</td><td>PPC.TSTC405DSOCMABORTREQI</td></tr>

<tr><td>CELL_E[15].IMUX_IMUX[15]</td><td>PPC.TSTC405DSOCMABORTOPI</td></tr>

<tr><td>CELL_E[15].IMUX_IMUX[16]</td><td>PPC.TSTC405DSOCMWRDBUSI[28]</td></tr>

<tr><td>CELL_E[15].IMUX_IMUX[17]</td><td>PPC.TSTC405DSOCMWRDBUSI[29]</td></tr>

<tr><td>CELL_E[15].IMUX_IMUX[18]</td><td>PPC.TSTC405DSOCMWRDBUSI[30]</td></tr>

<tr><td>CELL_E[15].IMUX_IMUX[19]</td><td>PPC.TSTC405DSOCMWRDBUSI[31]</td></tr>

<tr><td>CELL_E[15].OUT_BEST_TMIN[0]</td><td>PPC.C405PLBDCUWRDBUS[0]</td></tr>

<tr><td>CELL_E[15].OUT_BEST_TMIN[1]</td><td>PPC.C405PLBDCUWRDBUS[1]</td></tr>

<tr><td>CELL_E[15].OUT_BEST_TMIN[2]</td><td>PPC.C405PLBDCUWRDBUS[2]</td></tr>

<tr><td>CELL_E[15].OUT_BEST_TMIN[3]</td><td>PPC.C405PLBDCUWRDBUS[3]</td></tr>

<tr><td>CELL_E[15].OUT_BEST_TMIN[4]</td><td>PPC.C405PLBDCUREQUEST</td></tr>

<tr><td>CELL_E[15].OUT_BEST_TMIN[5]</td><td>PPC.C405PLBDCUPRIORITY[0]</td></tr>

<tr><td>CELL_E[15].OUT_BEST_TMIN[6]</td><td>PPC.C405PLBDCUPRIORITY[1]</td></tr>

<tr><td>CELL_E[15].OUT_BEST_TMIN[7]</td><td>PPC.C405PLBDCUABORT</td></tr>

<tr><td>CELL_E[15].OUT_SEC_TMIN[0]</td><td>PPC.APUFCMLOADBYTEEN[0]</td></tr>

<tr><td>CELL_E[15].OUT_SEC_TMIN[1]</td><td>PPC.APUFCMLOADBYTEEN[1]</td></tr>

<tr><td>CELL_E[15].OUT_SEC_TMIN[2]</td><td>PPC.APUFCMLOADBYTEEN[2]</td></tr>

<tr><td>CELL_E[15].OUT_SEC_TMIN[3]</td><td>PPC.APUFCMLOADBYTEEN[3]</td></tr>

<tr><td>CELL_E[15].OUT_HALF0_BEL[0]</td><td>PPC.TSTDSOCMC405COMPLETEO</td></tr>

<tr><td>CELL_E[15].OUT_HALF0_BEL[1]</td><td>PPC.TSTDSOCMC405DISOPERANDFWDO</td></tr>

<tr><td>CELL_E[15].OUT_HALF0_BEL[2]</td><td>PPC.TSTDSOCMC405HOLDO</td></tr>

<tr><td>CELL_E[15].OUT_HALF0_BEL[3]</td><td>PPC.TSTDCRC405ACKO</td></tr>

<tr><td>CELL_E[15].OUT_HALF0_BEL[4]</td><td>PPC.TSTRESETCOREO</td></tr>

<tr><td>CELL_E[15].OUT_HALF0_BEL[5]</td><td>PPC.TSTRESETCHIPO</td></tr>

<tr><td>CELL_E[15].OUT_HALF0_BEL[6]</td><td>PPC.TSTRESETSYSO</td></tr>

<tr><td>CELL_E[15].OUT_HALF0_BEL[7]</td><td>PPC.TSTTRSTNEGO</td></tr>

<tr><td>CELL_E[15].OUT_HALF1_BEL[0]</td><td>PPC.TSTDSOCMC405COMPLETEO</td></tr>

<tr><td>CELL_E[15].OUT_HALF1_BEL[1]</td><td>PPC.TSTDSOCMC405DISOPERANDFWDO</td></tr>

<tr><td>CELL_E[15].OUT_HALF1_BEL[2]</td><td>PPC.TSTDSOCMC405HOLDO</td></tr>

<tr><td>CELL_E[15].OUT_HALF1_BEL[3]</td><td>PPC.TSTDCRC405ACKO</td></tr>

<tr><td>CELL_E[15].OUT_HALF1_BEL[4]</td><td>PPC.TSTRESETCOREO</td></tr>

<tr><td>CELL_E[15].OUT_HALF1_BEL[5]</td><td>PPC.TSTRESETCHIPO</td></tr>

<tr><td>CELL_E[15].OUT_HALF1_BEL[6]</td><td>PPC.TSTRESETSYSO</td></tr>

<tr><td>CELL_E[15].OUT_HALF1_BEL[7]</td><td>PPC.TSTTRSTNEGO</td></tr>

<tr><td>CELL_E[16].IMUX_SR_OPTINV[0]</td><td>PPC.TIEAPUUDI3[11]</td></tr>

<tr><td>CELL_E[16].IMUX_SR_OPTINV[1]</td><td>PPC.TIEAPUUDI3[10]</td></tr>

<tr><td>CELL_E[16].IMUX_SR_OPTINV[2]</td><td>PPC.TIEAPUUDI3[9]</td></tr>

<tr><td>CELL_E[16].IMUX_SR_OPTINV[3]</td><td>PPC.TIEAPUUDI3[8]</td></tr>

<tr><td>CELL_E[16].IMUX_CE_OPTINV[0]</td><td>PPC.TIEAPUUDI3[15]</td></tr>

<tr><td>CELL_E[16].IMUX_CE_OPTINV[1]</td><td>PPC.TIEAPUUDI3[14]</td></tr>

<tr><td>CELL_E[16].IMUX_CE_OPTINV[2]</td><td>PPC.TIEAPUUDI3[13]</td></tr>

<tr><td>CELL_E[16].IMUX_CE_OPTINV[3]</td><td>PPC.TIEAPUUDI3[12]</td></tr>

<tr><td>CELL_E[16].IMUX_IMUX[0]</td><td>PPC.FCMAPURESULT[28]</td></tr>

<tr><td>CELL_E[16].IMUX_IMUX[1]</td><td>PPC.FCMAPURESULT[29]</td></tr>

<tr><td>CELL_E[16].IMUX_IMUX[2]</td><td>PPC.FCMAPURESULT[30]</td></tr>

<tr><td>CELL_E[16].IMUX_IMUX[3]</td><td>PPC.FCMAPURESULT[31]</td></tr>

<tr><td>CELL_E[16].IMUX_IMUX[4]</td><td>PPC.FCMAPUCR[0]</td></tr>

<tr><td>CELL_E[16].IMUX_IMUX[5]</td><td>PPC.FCMAPUCR[1]</td></tr>

<tr><td>CELL_E[16].IMUX_IMUX[6]</td><td>PPC.FCMAPUCR[2]</td></tr>

<tr><td>CELL_E[16].IMUX_IMUX[7]</td><td>PPC.FCMAPUCR[3]</td></tr>

<tr><td>CELL_E[16].IMUX_IMUX[8]</td><td>PPC.FCMAPURESULTVALID</td></tr>

<tr><td>CELL_E[16].IMUX_IMUX[9]</td><td>PPC.FCMAPUINSTRACK</td></tr>

<tr><td>CELL_E[16].IMUX_IMUX[10]</td><td>PPC.FCMAPUDCDFPUOP</td></tr>

<tr><td>CELL_E[16].IMUX_IMUX[11]</td><td>PPC.FCMAPUDONE</td></tr>

<tr><td>CELL_E[16].IMUX_IMUX[12]</td><td>PPC.PLBC405ICURDDBUS[0]</td></tr>

<tr><td>CELL_E[16].IMUX_IMUX[13]</td><td>PPC.PLBC405ICURDDBUS[1]</td></tr>

<tr><td>CELL_E[16].IMUX_IMUX[14]</td><td>PPC.PLBC405ICURDDBUS[2]</td></tr>

<tr><td>CELL_E[16].IMUX_IMUX[15]</td><td>PPC.PLBC405ICURDDBUS[3]</td></tr>

<tr><td>CELL_E[16].IMUX_IMUX[16]</td><td>PPC.TSTC405DCRDBUSOUTI[20]</td></tr>

<tr><td>CELL_E[16].IMUX_IMUX[17]</td><td>PPC.TSTC405DCRDBUSOUTI[21]</td></tr>

<tr><td>CELL_E[16].IMUX_IMUX[18]</td><td>PPC.TSTC405DCRDBUSOUTI[22]</td></tr>

<tr><td>CELL_E[16].IMUX_IMUX[19]</td><td>PPC.TSTC405DCRDBUSOUTI[23]</td></tr>

<tr><td>CELL_E[16].OUT_BEST_TMIN[0]</td><td>PPC.APUFCMRADATA[28]</td></tr>

<tr><td>CELL_E[16].OUT_BEST_TMIN[1]</td><td>PPC.APUFCMRADATA[29]</td></tr>

<tr><td>CELL_E[16].OUT_BEST_TMIN[2]</td><td>PPC.APUFCMRADATA[30]</td></tr>

<tr><td>CELL_E[16].OUT_BEST_TMIN[3]</td><td>PPC.APUFCMRADATA[31]</td></tr>

<tr><td>CELL_E[16].OUT_BEST_TMIN[4]</td><td>PPC.APUFCMRBDATA[28]</td></tr>

<tr><td>CELL_E[16].OUT_BEST_TMIN[5]</td><td>PPC.APUFCMRBDATA[29]</td></tr>

<tr><td>CELL_E[16].OUT_BEST_TMIN[6]</td><td>PPC.APUFCMRBDATA[30]</td></tr>

<tr><td>CELL_E[16].OUT_BEST_TMIN[7]</td><td>PPC.APUFCMRBDATA[31]</td></tr>

<tr><td>CELL_E[16].OUT_SEC_TMIN[0]</td><td>PPC.APUFCMLOADDATA[28]</td></tr>

<tr><td>CELL_E[16].OUT_SEC_TMIN[1]</td><td>PPC.APUFCMLOADDATA[29]</td></tr>

<tr><td>CELL_E[16].OUT_SEC_TMIN[2]</td><td>PPC.APUFCMLOADDATA[30]</td></tr>

<tr><td>CELL_E[16].OUT_SEC_TMIN[3]</td><td>PPC.APUFCMLOADDATA[31]</td></tr>

<tr><td>CELL_E[16].OUT_HALF0_BEL[0]</td><td>PPC.TSTC405APUEXELOADDBUSO[24]</td></tr>

<tr><td>CELL_E[16].OUT_HALF0_BEL[1]</td><td>PPC.TSTC405APUEXELOADDBUSO[25]</td></tr>

<tr><td>CELL_E[16].OUT_HALF0_BEL[2]</td><td>PPC.TSTC405APUEXELOADDBUSO[26]</td></tr>

<tr><td>CELL_E[16].OUT_HALF0_BEL[3]</td><td>PPC.TSTC405APUEXELOADDBUSO[27]</td></tr>

<tr><td>CELL_E[16].OUT_HALF0_BEL[4]</td><td>PPC.TSTC405APUEXELOADDBUSO[28]</td></tr>

<tr><td>CELL_E[16].OUT_HALF0_BEL[5]</td><td>PPC.TSTC405APUEXELOADDBUSO[29]</td></tr>

<tr><td>CELL_E[16].OUT_HALF0_BEL[6]</td><td>PPC.TSTC405APUEXELOADDBUSO[30]</td></tr>

<tr><td>CELL_E[16].OUT_HALF0_BEL[7]</td><td>PPC.TSTC405APUEXELOADDBUSO[31]</td></tr>

<tr><td>CELL_E[16].OUT_HALF1_BEL[0]</td><td>PPC.TSTC405APUEXELOADDBUSO[24]</td></tr>

<tr><td>CELL_E[16].OUT_HALF1_BEL[1]</td><td>PPC.TSTC405APUEXELOADDBUSO[25]</td></tr>

<tr><td>CELL_E[16].OUT_HALF1_BEL[2]</td><td>PPC.TSTC405APUEXELOADDBUSO[26]</td></tr>

<tr><td>CELL_E[16].OUT_HALF1_BEL[3]</td><td>PPC.TSTC405APUEXELOADDBUSO[27]</td></tr>

<tr><td>CELL_E[16].OUT_HALF1_BEL[4]</td><td>PPC.TSTC405APUEXELOADDBUSO[28]</td></tr>

<tr><td>CELL_E[16].OUT_HALF1_BEL[5]</td><td>PPC.TSTC405APUEXELOADDBUSO[29]</td></tr>

<tr><td>CELL_E[16].OUT_HALF1_BEL[6]</td><td>PPC.TSTC405APUEXELOADDBUSO[30]</td></tr>

<tr><td>CELL_E[16].OUT_HALF1_BEL[7]</td><td>PPC.TSTC405APUEXELOADDBUSO[31]</td></tr>

<tr><td>CELL_E[17].IMUX_SR_OPTINV[0]</td><td>PPC.TIEAPUUDI3[3]</td></tr>

<tr><td>CELL_E[17].IMUX_SR_OPTINV[1]</td><td>PPC.TIEAPUUDI3[2]</td></tr>

<tr><td>CELL_E[17].IMUX_SR_OPTINV[2]</td><td>PPC.TIEAPUUDI3[1]</td></tr>

<tr><td>CELL_E[17].IMUX_SR_OPTINV[3]</td><td>PPC.TIEAPUUDI3[0]</td></tr>

<tr><td>CELL_E[17].IMUX_CE_OPTINV[0]</td><td>PPC.TIEAPUUDI3[7]</td></tr>

<tr><td>CELL_E[17].IMUX_CE_OPTINV[1]</td><td>PPC.TIEAPUUDI3[6]</td></tr>

<tr><td>CELL_E[17].IMUX_CE_OPTINV[2]</td><td>PPC.TIEAPUUDI3[5]</td></tr>

<tr><td>CELL_E[17].IMUX_CE_OPTINV[3]</td><td>PPC.TIEAPUUDI3[4]</td></tr>

<tr><td>CELL_E[17].IMUX_IMUX[0]</td><td>PPC.FCMAPURESULT[24]</td></tr>

<tr><td>CELL_E[17].IMUX_IMUX[1]</td><td>PPC.FCMAPURESULT[25]</td></tr>

<tr><td>CELL_E[17].IMUX_IMUX[2]</td><td>PPC.FCMAPURESULT[26]</td></tr>

<tr><td>CELL_E[17].IMUX_IMUX[3]</td><td>PPC.FCMAPURESULT[27]</td></tr>

<tr><td>CELL_E[17].IMUX_IMUX[4]</td><td>PPC.PLBC405DCURDDBUS[0]</td></tr>

<tr><td>CELL_E[17].IMUX_IMUX[5]</td><td>PPC.PLBC405DCURDDBUS[1]</td></tr>

<tr><td>CELL_E[17].IMUX_IMUX[6]</td><td>PPC.PLBC405DCURDDBUS[2]</td></tr>

<tr><td>CELL_E[17].IMUX_IMUX[7]</td><td>PPC.PLBC405DCURDDBUS[3]</td></tr>

<tr><td>CELL_E[17].IMUX_IMUX[8]</td><td>PPC.TSTC405DSOCMABUSI[24]</td></tr>

<tr><td>CELL_E[17].IMUX_IMUX[9]</td><td>PPC.TSTC405DSOCMABUSI[25]</td></tr>

<tr><td>CELL_E[17].IMUX_IMUX[10]</td><td>PPC.TSTC405DSOCMABUSI[26]</td></tr>

<tr><td>CELL_E[17].IMUX_IMUX[11]</td><td>PPC.TSTC405DSOCMABUSI[27]</td></tr>

<tr><td>CELL_E[17].IMUX_IMUX[12]</td><td>PPC.TSTC405DCRDBUSOUTI[16]</td></tr>

<tr><td>CELL_E[17].IMUX_IMUX[13]</td><td>PPC.TSTC405DCRDBUSOUTI[17]</td></tr>

<tr><td>CELL_E[17].IMUX_IMUX[14]</td><td>PPC.TSTC405DCRDBUSOUTI[18]</td></tr>

<tr><td>CELL_E[17].IMUX_IMUX[15]</td><td>PPC.TSTC405DCRDBUSOUTI[19]</td></tr>

<tr><td>CELL_E[17].IMUX_IMUX[16]</td><td>PPC.TSTC405DSOCMWRDBUSI[24]</td></tr>

<tr><td>CELL_E[17].IMUX_IMUX[17]</td><td>PPC.TSTC405DSOCMWRDBUSI[25]</td></tr>

<tr><td>CELL_E[17].IMUX_IMUX[18]</td><td>PPC.TSTC405DSOCMWRDBUSI[26]</td></tr>

<tr><td>CELL_E[17].IMUX_IMUX[19]</td><td>PPC.TSTC405DSOCMWRDBUSI[27]</td></tr>

<tr><td>CELL_E[17].OUT_BEST_TMIN[0]</td><td>PPC.APUFCMRADATA[24]</td></tr>

<tr><td>CELL_E[17].OUT_BEST_TMIN[1]</td><td>PPC.APUFCMRADATA[25]</td></tr>

<tr><td>CELL_E[17].OUT_BEST_TMIN[2]</td><td>PPC.APUFCMRADATA[26]</td></tr>

<tr><td>CELL_E[17].OUT_BEST_TMIN[3]</td><td>PPC.APUFCMRADATA[27]</td></tr>

<tr><td>CELL_E[17].OUT_BEST_TMIN[4]</td><td>PPC.APUFCMRBDATA[24]</td></tr>

<tr><td>CELL_E[17].OUT_BEST_TMIN[5]</td><td>PPC.APUFCMRBDATA[25]</td></tr>

<tr><td>CELL_E[17].OUT_BEST_TMIN[6]</td><td>PPC.APUFCMRBDATA[26]</td></tr>

<tr><td>CELL_E[17].OUT_BEST_TMIN[7]</td><td>PPC.APUFCMRBDATA[27]</td></tr>

<tr><td>CELL_E[17].OUT_SEC_TMIN[0]</td><td>PPC.APUFCMLOADDATA[24]</td></tr>

<tr><td>CELL_E[17].OUT_SEC_TMIN[1]</td><td>PPC.APUFCMLOADDATA[25]</td></tr>

<tr><td>CELL_E[17].OUT_SEC_TMIN[2]</td><td>PPC.APUFCMLOADDATA[26]</td></tr>

<tr><td>CELL_E[17].OUT_SEC_TMIN[3]</td><td>PPC.APUFCMLOADDATA[27]</td></tr>

<tr><td>CELL_E[17].OUT_HALF0_BEL[0]</td><td>PPC.TSTC405APUEXELOADDBUSO[16]</td></tr>

<tr><td>CELL_E[17].OUT_HALF0_BEL[1]</td><td>PPC.TSTC405APUEXELOADDBUSO[17]</td></tr>

<tr><td>CELL_E[17].OUT_HALF0_BEL[2]</td><td>PPC.TSTC405APUEXELOADDBUSO[18]</td></tr>

<tr><td>CELL_E[17].OUT_HALF0_BEL[3]</td><td>PPC.TSTC405APUEXELOADDBUSO[19]</td></tr>

<tr><td>CELL_E[17].OUT_HALF0_BEL[4]</td><td>PPC.TSTC405APUEXELOADDBUSO[20]</td></tr>

<tr><td>CELL_E[17].OUT_HALF0_BEL[5]</td><td>PPC.TSTC405APUEXELOADDBUSO[21]</td></tr>

<tr><td>CELL_E[17].OUT_HALF0_BEL[6]</td><td>PPC.TSTC405APUEXELOADDBUSO[22]</td></tr>

<tr><td>CELL_E[17].OUT_HALF0_BEL[7]</td><td>PPC.TSTC405APUEXELOADDBUSO[23]</td></tr>

<tr><td>CELL_E[17].OUT_HALF1_BEL[0]</td><td>PPC.TSTC405APUEXELOADDBUSO[16]</td></tr>

<tr><td>CELL_E[17].OUT_HALF1_BEL[1]</td><td>PPC.TSTC405APUEXELOADDBUSO[17]</td></tr>

<tr><td>CELL_E[17].OUT_HALF1_BEL[2]</td><td>PPC.TSTC405APUEXELOADDBUSO[18]</td></tr>

<tr><td>CELL_E[17].OUT_HALF1_BEL[3]</td><td>PPC.TSTC405APUEXELOADDBUSO[19]</td></tr>

<tr><td>CELL_E[17].OUT_HALF1_BEL[4]</td><td>PPC.TSTC405APUEXELOADDBUSO[20]</td></tr>

<tr><td>CELL_E[17].OUT_HALF1_BEL[5]</td><td>PPC.TSTC405APUEXELOADDBUSO[21]</td></tr>

<tr><td>CELL_E[17].OUT_HALF1_BEL[6]</td><td>PPC.TSTC405APUEXELOADDBUSO[22]</td></tr>

<tr><td>CELL_E[17].OUT_HALF1_BEL[7]</td><td>PPC.TSTC405APUEXELOADDBUSO[23]</td></tr>

<tr><td>CELL_E[18].IMUX_SR_OPTINV[0]</td><td>PPC.TIEAPUUDI2[19]</td></tr>

<tr><td>CELL_E[18].IMUX_SR_OPTINV[1]</td><td>PPC.TIEAPUUDI2[18]</td></tr>

<tr><td>CELL_E[18].IMUX_SR_OPTINV[2]</td><td>PPC.TIEAPUUDI2[17]</td></tr>

<tr><td>CELL_E[18].IMUX_SR_OPTINV[3]</td><td>PPC.TIEAPUUDI2[16]</td></tr>

<tr><td>CELL_E[18].IMUX_CE_OPTINV[0]</td><td>PPC.TIEAPUUDI2[23]</td></tr>

<tr><td>CELL_E[18].IMUX_CE_OPTINV[1]</td><td>PPC.TIEAPUUDI2[22]</td></tr>

<tr><td>CELL_E[18].IMUX_CE_OPTINV[2]</td><td>PPC.TIEAPUUDI2[21]</td></tr>

<tr><td>CELL_E[18].IMUX_CE_OPTINV[3]</td><td>PPC.TIEAPUUDI2[20]</td></tr>

<tr><td>CELL_E[18].IMUX_IMUX[0]</td><td>PPC.FCMAPURESULT[20]</td></tr>

<tr><td>CELL_E[18].IMUX_IMUX[1]</td><td>PPC.FCMAPURESULT[21]</td></tr>

<tr><td>CELL_E[18].IMUX_IMUX[2]</td><td>PPC.FCMAPURESULT[22]</td></tr>

<tr><td>CELL_E[18].IMUX_IMUX[3]</td><td>PPC.FCMAPURESULT[23]</td></tr>

<tr><td>CELL_E[18].IMUX_IMUX[4]</td><td>PPC.TSTAPUC405DCDFORCEALIGNI</td></tr>

<tr><td>CELL_E[18].IMUX_IMUX[5]</td><td>PPC.TSTAPUC405DCDFORCEBESTEERINGI</td></tr>

<tr><td>CELL_E[18].IMUX_IMUX[6]</td><td>PPC.TSTAPUC405DCDLDSTBYTEI</td></tr>

<tr><td>CELL_E[18].IMUX_IMUX[7]</td><td>PPC.TSTAPUC405FPUEXCEPTIONI</td></tr>

<tr><td>CELL_E[18].IMUX_IMUX[8]</td><td>PPC.TSTC405DSOCMABUSI[20]</td></tr>

<tr><td>CELL_E[18].IMUX_IMUX[9]</td><td>PPC.TSTC405DSOCMABUSI[21]</td></tr>

<tr><td>CELL_E[18].IMUX_IMUX[10]</td><td>PPC.TSTC405DSOCMABUSI[22]</td></tr>

<tr><td>CELL_E[18].IMUX_IMUX[11]</td><td>PPC.TSTC405DSOCMABUSI[23]</td></tr>

<tr><td>CELL_E[18].IMUX_IMUX[12]</td><td>PPC.TSTC405DCRDBUSOUTI[12]</td></tr>

<tr><td>CELL_E[18].IMUX_IMUX[13]</td><td>PPC.TSTC405DCRDBUSOUTI[13]</td></tr>

<tr><td>CELL_E[18].IMUX_IMUX[14]</td><td>PPC.TSTC405DCRDBUSOUTI[14]</td></tr>

<tr><td>CELL_E[18].IMUX_IMUX[15]</td><td>PPC.TSTC405DCRDBUSOUTI[15]</td></tr>

<tr><td>CELL_E[18].IMUX_IMUX[16]</td><td>PPC.TSTC405DSOCMWRDBUSI[20]</td></tr>

<tr><td>CELL_E[18].IMUX_IMUX[17]</td><td>PPC.TSTC405DSOCMWRDBUSI[21]</td></tr>

<tr><td>CELL_E[18].IMUX_IMUX[18]</td><td>PPC.TSTC405DSOCMWRDBUSI[22]</td></tr>

<tr><td>CELL_E[18].IMUX_IMUX[19]</td><td>PPC.TSTC405DSOCMWRDBUSI[23]</td></tr>

<tr><td>CELL_E[18].OUT_BEST_TMIN[0]</td><td>PPC.APUFCMRADATA[20]</td></tr>

<tr><td>CELL_E[18].OUT_BEST_TMIN[1]</td><td>PPC.APUFCMRADATA[21]</td></tr>

<tr><td>CELL_E[18].OUT_BEST_TMIN[2]</td><td>PPC.APUFCMRADATA[22]</td></tr>

<tr><td>CELL_E[18].OUT_BEST_TMIN[3]</td><td>PPC.APUFCMRADATA[23]</td></tr>

<tr><td>CELL_E[18].OUT_BEST_TMIN[4]</td><td>PPC.APUFCMRBDATA[20]</td></tr>

<tr><td>CELL_E[18].OUT_BEST_TMIN[5]</td><td>PPC.APUFCMRBDATA[21]</td></tr>

<tr><td>CELL_E[18].OUT_BEST_TMIN[6]</td><td>PPC.APUFCMRBDATA[22]</td></tr>

<tr><td>CELL_E[18].OUT_BEST_TMIN[7]</td><td>PPC.APUFCMRBDATA[23]</td></tr>

<tr><td>CELL_E[18].OUT_SEC_TMIN[0]</td><td>PPC.APUFCMLOADDATA[20]</td></tr>

<tr><td>CELL_E[18].OUT_SEC_TMIN[1]</td><td>PPC.APUFCMLOADDATA[21]</td></tr>

<tr><td>CELL_E[18].OUT_SEC_TMIN[2]</td><td>PPC.APUFCMLOADDATA[22]</td></tr>

<tr><td>CELL_E[18].OUT_SEC_TMIN[3]</td><td>PPC.APUFCMLOADDATA[23]</td></tr>

<tr><td>CELL_E[18].OUT_HALF0_BEL[0]</td><td>PPC.TSTC405APUEXELOADDBUSO[8]</td></tr>

<tr><td>CELL_E[18].OUT_HALF0_BEL[1]</td><td>PPC.TSTC405APUEXELOADDBUSO[9]</td></tr>

<tr><td>CELL_E[18].OUT_HALF0_BEL[2]</td><td>PPC.TSTC405APUEXELOADDBUSO[10]</td></tr>

<tr><td>CELL_E[18].OUT_HALF0_BEL[3]</td><td>PPC.TSTC405APUEXELOADDBUSO[11]</td></tr>

<tr><td>CELL_E[18].OUT_HALF0_BEL[4]</td><td>PPC.TSTC405APUEXELOADDBUSO[12]</td></tr>

<tr><td>CELL_E[18].OUT_HALF0_BEL[5]</td><td>PPC.TSTC405APUEXELOADDBUSO[13]</td></tr>

<tr><td>CELL_E[18].OUT_HALF0_BEL[6]</td><td>PPC.TSTC405APUEXELOADDBUSO[14]</td></tr>

<tr><td>CELL_E[18].OUT_HALF0_BEL[7]</td><td>PPC.TSTC405APUEXELOADDBUSO[15]</td></tr>

<tr><td>CELL_E[18].OUT_HALF1_BEL[0]</td><td>PPC.TSTC405APUEXELOADDBUSO[8]</td></tr>

<tr><td>CELL_E[18].OUT_HALF1_BEL[1]</td><td>PPC.TSTC405APUEXELOADDBUSO[9]</td></tr>

<tr><td>CELL_E[18].OUT_HALF1_BEL[2]</td><td>PPC.TSTC405APUEXELOADDBUSO[10]</td></tr>

<tr><td>CELL_E[18].OUT_HALF1_BEL[3]</td><td>PPC.TSTC405APUEXELOADDBUSO[11]</td></tr>

<tr><td>CELL_E[18].OUT_HALF1_BEL[4]</td><td>PPC.TSTC405APUEXELOADDBUSO[12]</td></tr>

<tr><td>CELL_E[18].OUT_HALF1_BEL[5]</td><td>PPC.TSTC405APUEXELOADDBUSO[13]</td></tr>

<tr><td>CELL_E[18].OUT_HALF1_BEL[6]</td><td>PPC.TSTC405APUEXELOADDBUSO[14]</td></tr>

<tr><td>CELL_E[18].OUT_HALF1_BEL[7]</td><td>PPC.TSTC405APUEXELOADDBUSO[15]</td></tr>

<tr><td>CELL_E[19].IMUX_SR_OPTINV[0]</td><td>PPC.TIEAPUUDI2[11]</td></tr>

<tr><td>CELL_E[19].IMUX_SR_OPTINV[1]</td><td>PPC.TIEAPUUDI2[10]</td></tr>

<tr><td>CELL_E[19].IMUX_SR_OPTINV[2]</td><td>PPC.TIEAPUUDI2[9]</td></tr>

<tr><td>CELL_E[19].IMUX_SR_OPTINV[3]</td><td>PPC.TIEAPUUDI2[8]</td></tr>

<tr><td>CELL_E[19].IMUX_CE_OPTINV[0]</td><td>PPC.TIEAPUUDI2[15]</td></tr>

<tr><td>CELL_E[19].IMUX_CE_OPTINV[1]</td><td>PPC.TIEAPUUDI2[14]</td></tr>

<tr><td>CELL_E[19].IMUX_CE_OPTINV[2]</td><td>PPC.TIEAPUUDI2[13]</td></tr>

<tr><td>CELL_E[19].IMUX_CE_OPTINV[3]</td><td>PPC.TIEAPUUDI2[12]</td></tr>

<tr><td>CELL_E[19].IMUX_IMUX[0]</td><td>PPC.FCMAPURESULT[16]</td></tr>

<tr><td>CELL_E[19].IMUX_IMUX[1]</td><td>PPC.FCMAPURESULT[17]</td></tr>

<tr><td>CELL_E[19].IMUX_IMUX[2]</td><td>PPC.FCMAPURESULT[18]</td></tr>

<tr><td>CELL_E[19].IMUX_IMUX[3]</td><td>PPC.FCMAPURESULT[19]</td></tr>

<tr><td>CELL_E[19].IMUX_IMUX[4]</td><td>PPC.TSTAPUC405DCDLDSTHWI</td></tr>

<tr><td>CELL_E[19].IMUX_IMUX[5]</td><td>PPC.TSTAPUC405DCDLDSTWDI</td></tr>

<tr><td>CELL_E[19].IMUX_IMUX[6]</td><td>PPC.TSTAPUC405DCDLDSTDWI</td></tr>

<tr><td>CELL_E[19].IMUX_IMUX[7]</td><td>PPC.TSTAPUC405DCDLDSTQWI</td></tr>

<tr><td>CELL_E[19].IMUX_IMUX[8]</td><td>PPC.TSTC405DSOCMABUSI[16]</td></tr>

<tr><td>CELL_E[19].IMUX_IMUX[9]</td><td>PPC.TSTC405DSOCMABUSI[17]</td></tr>

<tr><td>CELL_E[19].IMUX_IMUX[10]</td><td>PPC.TSTC405DSOCMABUSI[18]</td></tr>

<tr><td>CELL_E[19].IMUX_IMUX[11]</td><td>PPC.TSTC405DSOCMABUSI[19]</td></tr>

<tr><td>CELL_E[19].IMUX_IMUX[12]</td><td>PPC.TSTC405DSOCMLOADREQI</td></tr>

<tr><td>CELL_E[19].IMUX_IMUX[13]</td><td>PPC.TSTC405DSOCMSTOREREQI</td></tr>

<tr><td>CELL_E[19].IMUX_IMUX[14]</td><td>PPC.TSTC405DSOCMWAITI</td></tr>

<tr><td>CELL_E[19].IMUX_IMUX[15]</td><td>PPC.TSTC405DSOCMXLTVALIDI</td></tr>

<tr><td>CELL_E[19].IMUX_IMUX[16]</td><td>PPC.TSTC405DSOCMWRDBUSI[16]</td></tr>

<tr><td>CELL_E[19].IMUX_IMUX[17]</td><td>PPC.TSTC405DSOCMWRDBUSI[17]</td></tr>

<tr><td>CELL_E[19].IMUX_IMUX[18]</td><td>PPC.TSTC405DSOCMWRDBUSI[18]</td></tr>

<tr><td>CELL_E[19].IMUX_IMUX[19]</td><td>PPC.TSTC405DSOCMWRDBUSI[19]</td></tr>

<tr><td>CELL_E[19].OUT_BEST_TMIN[0]</td><td>PPC.APUFCMRADATA[16]</td></tr>

<tr><td>CELL_E[19].OUT_BEST_TMIN[1]</td><td>PPC.APUFCMRADATA[17]</td></tr>

<tr><td>CELL_E[19].OUT_BEST_TMIN[2]</td><td>PPC.APUFCMRADATA[18]</td></tr>

<tr><td>CELL_E[19].OUT_BEST_TMIN[3]</td><td>PPC.APUFCMRADATA[19]</td></tr>

<tr><td>CELL_E[19].OUT_BEST_TMIN[4]</td><td>PPC.APUFCMRBDATA[16]</td></tr>

<tr><td>CELL_E[19].OUT_BEST_TMIN[5]</td><td>PPC.APUFCMRBDATA[17]</td></tr>

<tr><td>CELL_E[19].OUT_BEST_TMIN[6]</td><td>PPC.APUFCMRBDATA[18]</td></tr>

<tr><td>CELL_E[19].OUT_BEST_TMIN[7]</td><td>PPC.APUFCMRBDATA[19]</td></tr>

<tr><td>CELL_E[19].OUT_SEC_TMIN[0]</td><td>PPC.APUFCMLOADDATA[16]</td></tr>

<tr><td>CELL_E[19].OUT_SEC_TMIN[1]</td><td>PPC.APUFCMLOADDATA[17]</td></tr>

<tr><td>CELL_E[19].OUT_SEC_TMIN[2]</td><td>PPC.APUFCMLOADDATA[18]</td></tr>

<tr><td>CELL_E[19].OUT_SEC_TMIN[3]</td><td>PPC.APUFCMLOADDATA[19]</td></tr>

<tr><td>CELL_E[19].OUT_HALF0_BEL[0]</td><td>PPC.TSTC405APUEXELOADDBUSO[0]</td></tr>

<tr><td>CELL_E[19].OUT_HALF0_BEL[1]</td><td>PPC.TSTC405APUEXELOADDBUSO[1]</td></tr>

<tr><td>CELL_E[19].OUT_HALF0_BEL[2]</td><td>PPC.TSTC405APUEXELOADDBUSO[2]</td></tr>

<tr><td>CELL_E[19].OUT_HALF0_BEL[3]</td><td>PPC.TSTC405APUEXELOADDBUSO[3]</td></tr>

<tr><td>CELL_E[19].OUT_HALF0_BEL[4]</td><td>PPC.TSTC405APUEXELOADDBUSO[4]</td></tr>

<tr><td>CELL_E[19].OUT_HALF0_BEL[5]</td><td>PPC.TSTC405APUEXELOADDBUSO[5]</td></tr>

<tr><td>CELL_E[19].OUT_HALF0_BEL[6]</td><td>PPC.TSTC405APUEXELOADDBUSO[6]</td></tr>

<tr><td>CELL_E[19].OUT_HALF0_BEL[7]</td><td>PPC.TSTC405APUEXELOADDBUSO[7]</td></tr>

<tr><td>CELL_E[19].OUT_HALF1_BEL[0]</td><td>PPC.TSTC405APUEXELOADDBUSO[0]</td></tr>

<tr><td>CELL_E[19].OUT_HALF1_BEL[1]</td><td>PPC.TSTC405APUEXELOADDBUSO[1]</td></tr>

<tr><td>CELL_E[19].OUT_HALF1_BEL[2]</td><td>PPC.TSTC405APUEXELOADDBUSO[2]</td></tr>

<tr><td>CELL_E[19].OUT_HALF1_BEL[3]</td><td>PPC.TSTC405APUEXELOADDBUSO[3]</td></tr>

<tr><td>CELL_E[19].OUT_HALF1_BEL[4]</td><td>PPC.TSTC405APUEXELOADDBUSO[4]</td></tr>

<tr><td>CELL_E[19].OUT_HALF1_BEL[5]</td><td>PPC.TSTC405APUEXELOADDBUSO[5]</td></tr>

<tr><td>CELL_E[19].OUT_HALF1_BEL[6]</td><td>PPC.TSTC405APUEXELOADDBUSO[6]</td></tr>

<tr><td>CELL_E[19].OUT_HALF1_BEL[7]</td><td>PPC.TSTC405APUEXELOADDBUSO[7]</td></tr>

<tr><td>CELL_E[20].IMUX_SR_OPTINV[0]</td><td>PPC.TIEAPUUDI2[3]</td></tr>

<tr><td>CELL_E[20].IMUX_SR_OPTINV[1]</td><td>PPC.TIEAPUUDI2[2]</td></tr>

<tr><td>CELL_E[20].IMUX_SR_OPTINV[2]</td><td>PPC.TIEAPUUDI2[1]</td></tr>

<tr><td>CELL_E[20].IMUX_SR_OPTINV[3]</td><td>PPC.TIEAPUUDI2[0]</td></tr>

<tr><td>CELL_E[20].IMUX_CE_OPTINV[0]</td><td>PPC.TIEAPUUDI2[7]</td></tr>

<tr><td>CELL_E[20].IMUX_CE_OPTINV[1]</td><td>PPC.TIEAPUUDI2[6]</td></tr>

<tr><td>CELL_E[20].IMUX_CE_OPTINV[2]</td><td>PPC.TIEAPUUDI2[5]</td></tr>

<tr><td>CELL_E[20].IMUX_CE_OPTINV[3]</td><td>PPC.TIEAPUUDI2[4]</td></tr>

<tr><td>CELL_E[20].IMUX_IMUX[0]</td><td>PPC.FCMAPURESULT[12]</td></tr>

<tr><td>CELL_E[20].IMUX_IMUX[1]</td><td>PPC.FCMAPURESULT[13]</td></tr>

<tr><td>CELL_E[20].IMUX_IMUX[2]</td><td>PPC.FCMAPURESULT[14]</td></tr>

<tr><td>CELL_E[20].IMUX_IMUX[3]</td><td>PPC.FCMAPURESULT[15]</td></tr>

<tr><td>CELL_E[20].IMUX_IMUX[4]</td><td>PPC.FCMAPUDCDFORCEALIGN</td></tr>

<tr><td>CELL_E[20].IMUX_IMUX[5]</td><td>PPC.TSTC405APUXERCAI</td></tr>

<tr><td>CELL_E[20].IMUX_IMUX[6]</td><td>PPC.TSTAPUC405APUDIVENI</td></tr>

<tr><td>CELL_E[20].IMUX_IMUX[7]</td><td>PPC.TSTAPUC405APUPRESENTI</td></tr>

<tr><td>CELL_E[20].IMUX_IMUX[8]</td><td>PPC.TSTAPUC405DCDVALIDOPI</td></tr>

<tr><td>CELL_E[20].IMUX_IMUX[9]</td><td>PPC.TSTAPUC405DCDAPUOPI</td></tr>

<tr><td>CELL_E[20].IMUX_IMUX[10]</td><td>PPC.TSTAPUC405EXEXERCAI</td></tr>

<tr><td>CELL_E[20].IMUX_IMUX[11]</td><td>PPC.TSTAPUC405EXEXEROVI</td></tr>

<tr><td>CELL_E[20].IMUX_IMUX[12]</td><td>PPC.TSTC405DCRDBUSOUTI[8]</td></tr>

<tr><td>CELL_E[20].IMUX_IMUX[13]</td><td>PPC.TSTC405DCRDBUSOUTI[9]</td></tr>

<tr><td>CELL_E[20].IMUX_IMUX[14]</td><td>PPC.TSTC405DCRDBUSOUTI[10]</td></tr>

<tr><td>CELL_E[20].IMUX_IMUX[15]</td><td>PPC.TSTC405DCRDBUSOUTI[11]</td></tr>

<tr><td>CELL_E[20].IMUX_IMUX[16]</td><td>PPC.TSTC405DSOCMWRDBUSI[12]</td></tr>

<tr><td>CELL_E[20].IMUX_IMUX[17]</td><td>PPC.TSTC405DSOCMWRDBUSI[13]</td></tr>

<tr><td>CELL_E[20].IMUX_IMUX[18]</td><td>PPC.TSTC405DSOCMWRDBUSI[14]</td></tr>

<tr><td>CELL_E[20].IMUX_IMUX[19]</td><td>PPC.TSTC405DSOCMWRDBUSI[15]</td></tr>

<tr><td>CELL_E[20].OUT_BEST_TMIN[0]</td><td>PPC.APUFCMRADATA[12]</td></tr>

<tr><td>CELL_E[20].OUT_BEST_TMIN[1]</td><td>PPC.APUFCMRADATA[13]</td></tr>

<tr><td>CELL_E[20].OUT_BEST_TMIN[2]</td><td>PPC.APUFCMRADATA[14]</td></tr>

<tr><td>CELL_E[20].OUT_BEST_TMIN[3]</td><td>PPC.APUFCMRADATA[15]</td></tr>

<tr><td>CELL_E[20].OUT_BEST_TMIN[4]</td><td>PPC.APUFCMRBDATA[12]</td></tr>

<tr><td>CELL_E[20].OUT_BEST_TMIN[5]</td><td>PPC.APUFCMRBDATA[13]</td></tr>

<tr><td>CELL_E[20].OUT_BEST_TMIN[6]</td><td>PPC.APUFCMRBDATA[14]</td></tr>

<tr><td>CELL_E[20].OUT_BEST_TMIN[7]</td><td>PPC.APUFCMRBDATA[15]</td></tr>

<tr><td>CELL_E[20].OUT_SEC_TMIN[0]</td><td>PPC.APUFCMLOADDATA[12]</td></tr>

<tr><td>CELL_E[20].OUT_SEC_TMIN[1]</td><td>PPC.APUFCMLOADDATA[13]</td></tr>

<tr><td>CELL_E[20].OUT_SEC_TMIN[2]</td><td>PPC.APUFCMLOADDATA[14]</td></tr>

<tr><td>CELL_E[20].OUT_SEC_TMIN[3]</td><td>PPC.APUFCMLOADDATA[15]</td></tr>

<tr><td>CELL_E[20].OUT_HALF0_BEL[0]</td><td>PPC.TSTC405APUEXERBDATAO[24]</td></tr>

<tr><td>CELL_E[20].OUT_HALF0_BEL[1]</td><td>PPC.TSTC405APUEXERBDATAO[25]</td></tr>

<tr><td>CELL_E[20].OUT_HALF0_BEL[2]</td><td>PPC.TSTC405APUEXERBDATAO[26]</td></tr>

<tr><td>CELL_E[20].OUT_HALF0_BEL[3]</td><td>PPC.TSTC405APUEXERBDATAO[27]</td></tr>

<tr><td>CELL_E[20].OUT_HALF0_BEL[4]</td><td>PPC.TSTC405APUEXERBDATAO[28]</td></tr>

<tr><td>CELL_E[20].OUT_HALF0_BEL[5]</td><td>PPC.TSTC405APUEXERBDATAO[29]</td></tr>

<tr><td>CELL_E[20].OUT_HALF0_BEL[6]</td><td>PPC.TSTC405APUEXERBDATAO[30]</td></tr>

<tr><td>CELL_E[20].OUT_HALF0_BEL[7]</td><td>PPC.TSTC405APUEXERBDATAO[31]</td></tr>

<tr><td>CELL_E[20].OUT_HALF1_BEL[0]</td><td>PPC.TSTC405APUEXERBDATAO[24]</td></tr>

<tr><td>CELL_E[20].OUT_HALF1_BEL[1]</td><td>PPC.TSTC405APUEXERBDATAO[25]</td></tr>

<tr><td>CELL_E[20].OUT_HALF1_BEL[2]</td><td>PPC.TSTC405APUEXERBDATAO[26]</td></tr>

<tr><td>CELL_E[20].OUT_HALF1_BEL[3]</td><td>PPC.TSTC405APUEXERBDATAO[27]</td></tr>

<tr><td>CELL_E[20].OUT_HALF1_BEL[4]</td><td>PPC.TSTC405APUEXERBDATAO[28]</td></tr>

<tr><td>CELL_E[20].OUT_HALF1_BEL[5]</td><td>PPC.TSTC405APUEXERBDATAO[29]</td></tr>

<tr><td>CELL_E[20].OUT_HALF1_BEL[6]</td><td>PPC.TSTC405APUEXERBDATAO[30]</td></tr>

<tr><td>CELL_E[20].OUT_HALF1_BEL[7]</td><td>PPC.TSTC405APUEXERBDATAO[31]</td></tr>

<tr><td>CELL_E[21].IMUX_SR_OPTINV[0]</td><td>PPC.TIEAPUUDI1[19]</td></tr>

<tr><td>CELL_E[21].IMUX_SR_OPTINV[1]</td><td>PPC.TIEAPUUDI1[18]</td></tr>

<tr><td>CELL_E[21].IMUX_SR_OPTINV[2]</td><td>PPC.TIEAPUUDI1[17]</td></tr>

<tr><td>CELL_E[21].IMUX_SR_OPTINV[3]</td><td>PPC.TIEAPUUDI1[16]</td></tr>

<tr><td>CELL_E[21].IMUX_CE_OPTINV[0]</td><td>PPC.TIEAPUUDI1[23]</td></tr>

<tr><td>CELL_E[21].IMUX_CE_OPTINV[1]</td><td>PPC.TIEAPUUDI1[22]</td></tr>

<tr><td>CELL_E[21].IMUX_CE_OPTINV[2]</td><td>PPC.TIEAPUUDI1[21]</td></tr>

<tr><td>CELL_E[21].IMUX_CE_OPTINV[3]</td><td>PPC.TIEAPUUDI1[20]</td></tr>

<tr><td>CELL_E[21].IMUX_IMUX[0]</td><td>PPC.FCMAPURESULT[8]</td></tr>

<tr><td>CELL_E[21].IMUX_IMUX[1]</td><td>PPC.FCMAPURESULT[9]</td></tr>

<tr><td>CELL_E[21].IMUX_IMUX[2]</td><td>PPC.FCMAPURESULT[10]</td></tr>

<tr><td>CELL_E[21].IMUX_IMUX[3]</td><td>PPC.FCMAPURESULT[11]</td></tr>

<tr><td>CELL_E[21].IMUX_IMUX[4]</td><td>PPC.TSTAPUC405EXCEPTIONI</td></tr>

<tr><td>CELL_E[21].IMUX_IMUX[5]</td><td>PPC.TSTAPUC405EXEBLOCKINGMCOI</td></tr>

<tr><td>CELL_E[21].IMUX_IMUX[6]</td><td>PPC.TSTAPUC405EXENONBLOCKINGMCOI</td></tr>

<tr><td>CELL_E[21].IMUX_IMUX[7]</td><td>PPC.TSTAPUC405EXEBUSYI</td></tr>

<tr><td>CELL_E[21].IMUX_IMUX[8]</td><td>PPC.TSTC405APUDCDFULLI</td></tr>

<tr><td>CELL_E[21].IMUX_IMUX[9]</td><td>PPC.TSTC405APUDCDHOLDI</td></tr>

<tr><td>CELL_E[21].IMUX_IMUX[10]</td><td>PPC.TSTC405APUEXEFLUSHI</td></tr>

<tr><td>CELL_E[21].IMUX_IMUX[11]</td><td>PPC.TSTC405APUEXEHOLDI</td></tr>

<tr><td>CELL_E[21].IMUX_IMUX[12]</td><td>PPC.TSTC405DCRDBUSOUTI[4]</td></tr>

<tr><td>CELL_E[21].IMUX_IMUX[13]</td><td>PPC.TSTC405DCRDBUSOUTI[5]</td></tr>

<tr><td>CELL_E[21].IMUX_IMUX[14]</td><td>PPC.TSTC405DCRDBUSOUTI[6]</td></tr>

<tr><td>CELL_E[21].IMUX_IMUX[15]</td><td>PPC.TSTC405DCRDBUSOUTI[7]</td></tr>

<tr><td>CELL_E[21].IMUX_IMUX[16]</td><td>PPC.TSTC405DSOCMWRDBUSI[8]</td></tr>

<tr><td>CELL_E[21].IMUX_IMUX[17]</td><td>PPC.TSTC405DSOCMWRDBUSI[9]</td></tr>

<tr><td>CELL_E[21].IMUX_IMUX[18]</td><td>PPC.TSTC405DSOCMWRDBUSI[10]</td></tr>

<tr><td>CELL_E[21].IMUX_IMUX[19]</td><td>PPC.TSTC405DSOCMWRDBUSI[11]</td></tr>

<tr><td>CELL_E[21].OUT_BEST_TMIN[0]</td><td>PPC.APUFCMRADATA[8]</td></tr>

<tr><td>CELL_E[21].OUT_BEST_TMIN[1]</td><td>PPC.APUFCMRADATA[9]</td></tr>

<tr><td>CELL_E[21].OUT_BEST_TMIN[2]</td><td>PPC.APUFCMRADATA[10]</td></tr>

<tr><td>CELL_E[21].OUT_BEST_TMIN[3]</td><td>PPC.APUFCMRADATA[11]</td></tr>

<tr><td>CELL_E[21].OUT_BEST_TMIN[4]</td><td>PPC.APUFCMRBDATA[8]</td></tr>

<tr><td>CELL_E[21].OUT_BEST_TMIN[5]</td><td>PPC.APUFCMRBDATA[9]</td></tr>

<tr><td>CELL_E[21].OUT_BEST_TMIN[6]</td><td>PPC.APUFCMRBDATA[10]</td></tr>

<tr><td>CELL_E[21].OUT_BEST_TMIN[7]</td><td>PPC.APUFCMRBDATA[11]</td></tr>

<tr><td>CELL_E[21].OUT_SEC_TMIN[0]</td><td>PPC.APUFCMLOADDATA[8]</td></tr>

<tr><td>CELL_E[21].OUT_SEC_TMIN[1]</td><td>PPC.APUFCMLOADDATA[9]</td></tr>

<tr><td>CELL_E[21].OUT_SEC_TMIN[2]</td><td>PPC.APUFCMLOADDATA[10]</td></tr>

<tr><td>CELL_E[21].OUT_SEC_TMIN[3]</td><td>PPC.APUFCMLOADDATA[11]</td></tr>

<tr><td>CELL_E[21].OUT_HALF0_BEL[0]</td><td>PPC.TSTC405APUEXERBDATAO[16]</td></tr>

<tr><td>CELL_E[21].OUT_HALF0_BEL[1]</td><td>PPC.TSTC405APUEXERBDATAO[17]</td></tr>

<tr><td>CELL_E[21].OUT_HALF0_BEL[2]</td><td>PPC.TSTC405APUEXERBDATAO[18]</td></tr>

<tr><td>CELL_E[21].OUT_HALF0_BEL[3]</td><td>PPC.TSTC405APUEXERBDATAO[19]</td></tr>

<tr><td>CELL_E[21].OUT_HALF0_BEL[4]</td><td>PPC.TSTC405APUEXERBDATAO[20]</td></tr>

<tr><td>CELL_E[21].OUT_HALF0_BEL[5]</td><td>PPC.TSTC405APUEXERBDATAO[21]</td></tr>

<tr><td>CELL_E[21].OUT_HALF0_BEL[6]</td><td>PPC.TSTC405APUEXERBDATAO[22]</td></tr>

<tr><td>CELL_E[21].OUT_HALF0_BEL[7]</td><td>PPC.TSTC405APUEXERBDATAO[23]</td></tr>

<tr><td>CELL_E[21].OUT_HALF1_BEL[0]</td><td>PPC.TSTC405APUEXERBDATAO[16]</td></tr>

<tr><td>CELL_E[21].OUT_HALF1_BEL[1]</td><td>PPC.TSTC405APUEXERBDATAO[17]</td></tr>

<tr><td>CELL_E[21].OUT_HALF1_BEL[2]</td><td>PPC.TSTC405APUEXERBDATAO[18]</td></tr>

<tr><td>CELL_E[21].OUT_HALF1_BEL[3]</td><td>PPC.TSTC405APUEXERBDATAO[19]</td></tr>

<tr><td>CELL_E[21].OUT_HALF1_BEL[4]</td><td>PPC.TSTC405APUEXERBDATAO[20]</td></tr>

<tr><td>CELL_E[21].OUT_HALF1_BEL[5]</td><td>PPC.TSTC405APUEXERBDATAO[21]</td></tr>

<tr><td>CELL_E[21].OUT_HALF1_BEL[6]</td><td>PPC.TSTC405APUEXERBDATAO[22]</td></tr>

<tr><td>CELL_E[21].OUT_HALF1_BEL[7]</td><td>PPC.TSTC405APUEXERBDATAO[23]</td></tr>

<tr><td>CELL_E[22].IMUX_SR_OPTINV[0]</td><td>PPC.TIEAPUUDI1[11]</td></tr>

<tr><td>CELL_E[22].IMUX_SR_OPTINV[1]</td><td>PPC.TIEAPUUDI1[10]</td></tr>

<tr><td>CELL_E[22].IMUX_SR_OPTINV[2]</td><td>PPC.TIEAPUUDI1[9]</td></tr>

<tr><td>CELL_E[22].IMUX_SR_OPTINV[3]</td><td>PPC.TIEAPUUDI1[8]</td></tr>

<tr><td>CELL_E[22].IMUX_CE_OPTINV[0]</td><td>PPC.TIEAPUUDI1[15]</td></tr>

<tr><td>CELL_E[22].IMUX_CE_OPTINV[1]</td><td>PPC.TIEAPUUDI1[14]</td></tr>

<tr><td>CELL_E[22].IMUX_CE_OPTINV[2]</td><td>PPC.TIEAPUUDI1[13]</td></tr>

<tr><td>CELL_E[22].IMUX_CE_OPTINV[3]</td><td>PPC.TIEAPUUDI1[12]</td></tr>

<tr><td>CELL_E[22].IMUX_IMUX[0]</td><td>PPC.FCMAPURESULT[4]</td></tr>

<tr><td>CELL_E[22].IMUX_IMUX[1]</td><td>PPC.FCMAPURESULT[5]</td></tr>

<tr><td>CELL_E[22].IMUX_IMUX[2]</td><td>PPC.FCMAPURESULT[6]</td></tr>

<tr><td>CELL_E[22].IMUX_IMUX[3]</td><td>PPC.FCMAPURESULT[7]</td></tr>

<tr><td>CELL_E[22].IMUX_IMUX[4]</td><td>PPC.TSTAPUC405SLEEPREQI</td></tr>

<tr><td>CELL_E[22].IMUX_IMUX[5]</td><td>PPC.TSTAPUC405EXELDDEPENDI</td></tr>

<tr><td>CELL_E[22].IMUX_IMUX[6]</td><td>PPC.TSTAPUC405WBLDDEPENDI</td></tr>

<tr><td>CELL_E[22].IMUX_IMUX[7]</td><td>PPC.TSTAPUC405LWBLDDEPENDI</td></tr>

<tr><td>CELL_E[22].IMUX_IMUX[8]</td><td>PPC.TSTC405APUEXELOADDVALIDI</td></tr>

<tr><td>CELL_E[22].IMUX_IMUX[9]</td><td>PPC.TSTC405APUWBENDIANI</td></tr>

<tr><td>CELL_E[22].IMUX_IMUX[10]</td><td>PPC.TSTC405APUWBFLUSHI</td></tr>

<tr><td>CELL_E[22].IMUX_IMUX[11]</td><td>PPC.TSTC405APUWBHOLDI</td></tr>

<tr><td>CELL_E[22].IMUX_IMUX[12]</td><td>PPC.TSTC405DCRDBUSOUTI[0]</td></tr>

<tr><td>CELL_E[22].IMUX_IMUX[13]</td><td>PPC.TSTC405DCRDBUSOUTI[1]</td></tr>

<tr><td>CELL_E[22].IMUX_IMUX[14]</td><td>PPC.TSTC405DCRDBUSOUTI[2]</td></tr>

<tr><td>CELL_E[22].IMUX_IMUX[15]</td><td>PPC.TSTC405DCRDBUSOUTI[3]</td></tr>

<tr><td>CELL_E[22].IMUX_IMUX[16]</td><td>PPC.TSTC405DSOCMWRDBUSI[4]</td></tr>

<tr><td>CELL_E[22].IMUX_IMUX[17]</td><td>PPC.TSTC405DSOCMWRDBUSI[5]</td></tr>

<tr><td>CELL_E[22].IMUX_IMUX[18]</td><td>PPC.TSTC405DSOCMWRDBUSI[6]</td></tr>

<tr><td>CELL_E[22].IMUX_IMUX[19]</td><td>PPC.TSTC405DSOCMWRDBUSI[7]</td></tr>

<tr><td>CELL_E[22].OUT_BEST_TMIN[0]</td><td>PPC.APUFCMRADATA[4]</td></tr>

<tr><td>CELL_E[22].OUT_BEST_TMIN[1]</td><td>PPC.APUFCMRADATA[5]</td></tr>

<tr><td>CELL_E[22].OUT_BEST_TMIN[2]</td><td>PPC.APUFCMRADATA[6]</td></tr>

<tr><td>CELL_E[22].OUT_BEST_TMIN[3]</td><td>PPC.APUFCMRADATA[7]</td></tr>

<tr><td>CELL_E[22].OUT_BEST_TMIN[4]</td><td>PPC.APUFCMRBDATA[4]</td></tr>

<tr><td>CELL_E[22].OUT_BEST_TMIN[5]</td><td>PPC.APUFCMRBDATA[5]</td></tr>

<tr><td>CELL_E[22].OUT_BEST_TMIN[6]</td><td>PPC.APUFCMRBDATA[6]</td></tr>

<tr><td>CELL_E[22].OUT_BEST_TMIN[7]</td><td>PPC.APUFCMRBDATA[7]</td></tr>

<tr><td>CELL_E[22].OUT_SEC_TMIN[0]</td><td>PPC.APUFCMLOADDATA[4]</td></tr>

<tr><td>CELL_E[22].OUT_SEC_TMIN[1]</td><td>PPC.APUFCMLOADDATA[5]</td></tr>

<tr><td>CELL_E[22].OUT_SEC_TMIN[2]</td><td>PPC.APUFCMLOADDATA[6]</td></tr>

<tr><td>CELL_E[22].OUT_SEC_TMIN[3]</td><td>PPC.APUFCMLOADDATA[7]</td></tr>

<tr><td>CELL_E[22].OUT_HALF0_BEL[0]</td><td>PPC.TSTC405APUEXERBDATAO[8]</td></tr>

<tr><td>CELL_E[22].OUT_HALF0_BEL[1]</td><td>PPC.TSTC405APUEXERBDATAO[9]</td></tr>

<tr><td>CELL_E[22].OUT_HALF0_BEL[2]</td><td>PPC.TSTC405APUEXERBDATAO[10]</td></tr>

<tr><td>CELL_E[22].OUT_HALF0_BEL[3]</td><td>PPC.TSTC405APUEXERBDATAO[11]</td></tr>

<tr><td>CELL_E[22].OUT_HALF0_BEL[4]</td><td>PPC.TSTC405APUEXERBDATAO[12]</td></tr>

<tr><td>CELL_E[22].OUT_HALF0_BEL[5]</td><td>PPC.TSTC405APUEXERBDATAO[13]</td></tr>

<tr><td>CELL_E[22].OUT_HALF0_BEL[6]</td><td>PPC.TSTC405APUEXERBDATAO[14]</td></tr>

<tr><td>CELL_E[22].OUT_HALF0_BEL[7]</td><td>PPC.TSTC405APUEXERBDATAO[15]</td></tr>

<tr><td>CELL_E[22].OUT_HALF1_BEL[0]</td><td>PPC.TSTC405APUEXERBDATAO[8]</td></tr>

<tr><td>CELL_E[22].OUT_HALF1_BEL[1]</td><td>PPC.TSTC405APUEXERBDATAO[9]</td></tr>

<tr><td>CELL_E[22].OUT_HALF1_BEL[2]</td><td>PPC.TSTC405APUEXERBDATAO[10]</td></tr>

<tr><td>CELL_E[22].OUT_HALF1_BEL[3]</td><td>PPC.TSTC405APUEXERBDATAO[11]</td></tr>

<tr><td>CELL_E[22].OUT_HALF1_BEL[4]</td><td>PPC.TSTC405APUEXERBDATAO[12]</td></tr>

<tr><td>CELL_E[22].OUT_HALF1_BEL[5]</td><td>PPC.TSTC405APUEXERBDATAO[13]</td></tr>

<tr><td>CELL_E[22].OUT_HALF1_BEL[6]</td><td>PPC.TSTC405APUEXERBDATAO[14]</td></tr>

<tr><td>CELL_E[22].OUT_HALF1_BEL[7]</td><td>PPC.TSTC405APUEXERBDATAO[15]</td></tr>

<tr><td>CELL_E[23].IMUX_SR_OPTINV[0]</td><td>PPC.TIEAPUUDI1[3]</td></tr>

<tr><td>CELL_E[23].IMUX_SR_OPTINV[1]</td><td>PPC.TIEAPUUDI1[2]</td></tr>

<tr><td>CELL_E[23].IMUX_SR_OPTINV[2]</td><td>PPC.TIEAPUUDI1[1]</td></tr>

<tr><td>CELL_E[23].IMUX_SR_OPTINV[3]</td><td>PPC.TIEAPUUDI1[0]</td></tr>

<tr><td>CELL_E[23].IMUX_CE_OPTINV[0]</td><td>PPC.TIEAPUUDI1[7]</td></tr>

<tr><td>CELL_E[23].IMUX_CE_OPTINV[1]</td><td>PPC.TIEAPUUDI1[6]</td></tr>

<tr><td>CELL_E[23].IMUX_CE_OPTINV[2]</td><td>PPC.TIEAPUUDI1[5]</td></tr>

<tr><td>CELL_E[23].IMUX_CE_OPTINV[3]</td><td>PPC.TIEAPUUDI1[4]</td></tr>

<tr><td>CELL_E[23].IMUX_IMUX[0]</td><td>PPC.FCMAPURESULT[0]</td></tr>

<tr><td>CELL_E[23].IMUX_IMUX[1]</td><td>PPC.FCMAPURESULT[1]</td></tr>

<tr><td>CELL_E[23].IMUX_IMUX[2]</td><td>PPC.FCMAPURESULT[2]</td></tr>

<tr><td>CELL_E[23].IMUX_IMUX[3]</td><td>PPC.FCMAPURESULT[3]</td></tr>

<tr><td>CELL_E[23].IMUX_IMUX[4]</td><td>PPC.FCMAPUDCDXERCAEN</td></tr>

<tr><td>CELL_E[23].IMUX_IMUX[5]</td><td>PPC.FCMAPUDCDXEROVEN</td></tr>

<tr><td>CELL_E[23].IMUX_IMUX[6]</td><td>PPC.FCMAPUDCDPRIVOP</td></tr>

<tr><td>CELL_E[23].IMUX_IMUX[7]</td><td>PPC.FCMAPUDCDCREN</td></tr>

<tr><td>CELL_E[23].IMUX_IMUX[8]</td><td>PPC.TSTC405APUEXEWDCNTI[0]</td></tr>

<tr><td>CELL_E[23].IMUX_IMUX[9]</td><td>PPC.TSTC405APUEXEWDCNTI[1]</td></tr>

<tr><td>CELL_E[23].IMUX_IMUX[10]</td><td>PPC.TSTC405APUMSRFE0I</td></tr>

<tr><td>CELL_E[23].IMUX_IMUX[11]</td><td>PPC.TSTC405APUMSRFE1I</td></tr>

<tr><td>CELL_E[23].IMUX_IMUX[12]</td><td>PPC.TSTC405DSOCMWRDBUSI[0]</td></tr>

<tr><td>CELL_E[23].IMUX_IMUX[13]</td><td>PPC.TSTC405DSOCMWRDBUSI[1]</td></tr>

<tr><td>CELL_E[23].IMUX_IMUX[14]</td><td>PPC.TSTC405DSOCMWRDBUSI[2]</td></tr>

<tr><td>CELL_E[23].IMUX_IMUX[15]</td><td>PPC.TSTC405DSOCMWRDBUSI[3]</td></tr>

<tr><td>CELL_E[23].OUT_BEST_TMIN[0]</td><td>PPC.APUFCMRADATA[0]</td></tr>

<tr><td>CELL_E[23].OUT_BEST_TMIN[1]</td><td>PPC.APUFCMRADATA[1]</td></tr>

<tr><td>CELL_E[23].OUT_BEST_TMIN[2]</td><td>PPC.APUFCMRADATA[2]</td></tr>

<tr><td>CELL_E[23].OUT_BEST_TMIN[3]</td><td>PPC.APUFCMRADATA[3]</td></tr>

<tr><td>CELL_E[23].OUT_BEST_TMIN[4]</td><td>PPC.APUFCMRBDATA[0]</td></tr>

<tr><td>CELL_E[23].OUT_BEST_TMIN[5]</td><td>PPC.APUFCMRBDATA[1]</td></tr>

<tr><td>CELL_E[23].OUT_BEST_TMIN[6]</td><td>PPC.APUFCMRBDATA[2]</td></tr>

<tr><td>CELL_E[23].OUT_BEST_TMIN[7]</td><td>PPC.APUFCMRBDATA[3]</td></tr>

<tr><td>CELL_E[23].OUT_SEC_TMIN[0]</td><td>PPC.APUFCMLOADDATA[0]</td></tr>

<tr><td>CELL_E[23].OUT_SEC_TMIN[1]</td><td>PPC.APUFCMLOADDATA[1]</td></tr>

<tr><td>CELL_E[23].OUT_SEC_TMIN[2]</td><td>PPC.APUFCMLOADDATA[2]</td></tr>

<tr><td>CELL_E[23].OUT_SEC_TMIN[3]</td><td>PPC.APUFCMLOADDATA[3]</td></tr>

<tr><td>CELL_E[23].OUT_HALF0_BEL[0]</td><td>PPC.TSTC405APUEXERBDATAO[0]</td></tr>

<tr><td>CELL_E[23].OUT_HALF0_BEL[1]</td><td>PPC.TSTC405APUEXERBDATAO[1]</td></tr>

<tr><td>CELL_E[23].OUT_HALF0_BEL[2]</td><td>PPC.TSTC405APUEXERBDATAO[2]</td></tr>

<tr><td>CELL_E[23].OUT_HALF0_BEL[3]</td><td>PPC.TSTC405APUEXERBDATAO[3]</td></tr>

<tr><td>CELL_E[23].OUT_HALF0_BEL[4]</td><td>PPC.TSTC405APUEXERBDATAO[4]</td></tr>

<tr><td>CELL_E[23].OUT_HALF0_BEL[5]</td><td>PPC.TSTC405APUEXERBDATAO[5]</td></tr>

<tr><td>CELL_E[23].OUT_HALF0_BEL[6]</td><td>PPC.TSTC405APUEXERBDATAO[6]</td></tr>

<tr><td>CELL_E[23].OUT_HALF0_BEL[7]</td><td>PPC.TSTC405APUEXERBDATAO[7]</td></tr>

<tr><td>CELL_E[23].OUT_HALF1_BEL[0]</td><td>PPC.TSTC405APUEXERBDATAO[0]</td></tr>

<tr><td>CELL_E[23].OUT_HALF1_BEL[1]</td><td>PPC.TSTC405APUEXERBDATAO[1]</td></tr>

<tr><td>CELL_E[23].OUT_HALF1_BEL[2]</td><td>PPC.TSTC405APUEXERBDATAO[2]</td></tr>

<tr><td>CELL_E[23].OUT_HALF1_BEL[3]</td><td>PPC.TSTC405APUEXERBDATAO[3]</td></tr>

<tr><td>CELL_E[23].OUT_HALF1_BEL[4]</td><td>PPC.TSTC405APUEXERBDATAO[4]</td></tr>

<tr><td>CELL_E[23].OUT_HALF1_BEL[5]</td><td>PPC.TSTC405APUEXERBDATAO[5]</td></tr>

<tr><td>CELL_E[23].OUT_HALF1_BEL[6]</td><td>PPC.TSTC405APUEXERBDATAO[6]</td></tr>

<tr><td>CELL_E[23].OUT_HALF1_BEL[7]</td><td>PPC.TSTC405APUEXERBDATAO[7]</td></tr>

<tr><td>CELL_S[0].IMUX_SR_OPTINV[0]</td><td>EMAC.TIEEMAC0CONFIGVEC[24]</td></tr>

<tr><td>CELL_S[0].IMUX_SR_OPTINV[1]</td><td>EMAC.TIEEMAC0CONFIGVEC[25]</td></tr>

<tr><td>CELL_S[0].IMUX_SR_OPTINV[2]</td><td>EMAC.TIEEMAC0CONFIGVEC[26]</td></tr>

<tr><td>CELL_S[0].IMUX_SR_OPTINV[3]</td><td>EMAC.TIEEMAC0CONFIGVEC[27]</td></tr>

<tr><td>CELL_S[0].IMUX_CE_OPTINV[0]</td><td>EMAC.TIEEMAC0CONFIGVEC[20]</td></tr>

<tr><td>CELL_S[0].IMUX_CE_OPTINV[1]</td><td>EMAC.TIEEMAC0CONFIGVEC[21]</td></tr>

<tr><td>CELL_S[0].IMUX_CE_OPTINV[2]</td><td>EMAC.TIEEMAC0CONFIGVEC[22]</td></tr>

<tr><td>CELL_S[0].IMUX_CE_OPTINV[3]</td><td>EMAC.TIEEMAC0CONFIGVEC[23]</td></tr>

<tr><td>CELL_S[0].IMUX_IMUX[0]</td><td>PPC.BRAMISOCMRDDBUS[40]</td></tr>

<tr><td>CELL_S[0].IMUX_IMUX[1]</td><td>PPC.BRAMISOCMRDDBUS[41]</td></tr>

<tr><td>CELL_S[0].IMUX_IMUX[2]</td><td>PPC.BRAMISOCMRDDBUS[42]</td></tr>

<tr><td>CELL_S[0].IMUX_IMUX[3]</td><td>PPC.BRAMISOCMRDDBUS[43]</td></tr>

<tr><td>CELL_S[0].IMUX_IMUX[4]</td><td>PPC.BRAMISOCMRDDBUS[56]</td></tr>

<tr><td>CELL_S[0].IMUX_IMUX[5]</td><td>PPC.BRAMISOCMRDDBUS[57]</td></tr>

<tr><td>CELL_S[0].IMUX_IMUX[6]</td><td>PPC.BRAMISOCMRDDBUS[58]</td></tr>

<tr><td>CELL_S[0].IMUX_IMUX[7]</td><td>PPC.BRAMISOCMRDDBUS[59]</td></tr>

<tr><td>CELL_S[0].IMUX_IMUX[8]</td><td>PPC.BRAMISOCMRDDBUS[44]</td></tr>

<tr><td>CELL_S[0].IMUX_IMUX[9]</td><td>PPC.BRAMISOCMRDDBUS[45]</td></tr>

<tr><td>CELL_S[0].IMUX_IMUX[10]</td><td>PPC.BRAMISOCMRDDBUS[46]</td></tr>

<tr><td>CELL_S[0].IMUX_IMUX[11]</td><td>PPC.BRAMISOCMRDDBUS[47]</td></tr>

<tr><td>CELL_S[0].IMUX_IMUX[12]</td><td>PPC.TSTISOCMC405READDATAOUTI[60]</td></tr>

<tr><td>CELL_S[0].IMUX_IMUX[13]</td><td>PPC.TSTISOCMC405READDATAOUTI[61]</td></tr>

<tr><td>CELL_S[0].IMUX_IMUX[14]</td><td>PPC.TSTISOCMC405READDATAOUTI[62]</td></tr>

<tr><td>CELL_S[0].IMUX_IMUX[15]</td><td>PPC.TSTISOCMC405READDATAOUTI[63]</td></tr>

<tr><td>CELL_S[0].IMUX_IMUX[16]</td><td>PPC.TSTISOCMC405READDATAOUTI[56]</td></tr>

<tr><td>CELL_S[0].IMUX_IMUX[17]</td><td>PPC.TSTISOCMC405READDATAOUTI[57]</td></tr>

<tr><td>CELL_S[0].IMUX_IMUX[18]</td><td>PPC.TSTISOCMC405READDATAOUTI[58]</td></tr>

<tr><td>CELL_S[0].IMUX_IMUX[19]</td><td>PPC.TSTISOCMC405READDATAOUTI[59]</td></tr>

<tr><td>CELL_S[0].OUT_BEST_TMIN[0]</td><td>PPC.C405JTGCAPTUREDR</td></tr>

<tr><td>CELL_S[0].OUT_BEST_TMIN[1]</td><td>PPC.C405JTGEXTEST</td></tr>

<tr><td>CELL_S[0].OUT_BEST_TMIN[2]</td><td>PPC.C405JTGPGMOUT</td></tr>

<tr><td>CELL_S[0].OUT_BEST_TMIN[3]</td><td>PPC.C405TRCEVENEXECUTIONSTATUS[0]</td></tr>

<tr><td>CELL_S[0].OUT_BEST_TMIN[4]</td><td>PPC.C405TRCEVENEXECUTIONSTATUS[1]</td></tr>

<tr><td>CELL_S[0].OUT_BEST_TMIN[5]</td><td>PPC.C405TRCODDEXECUTIONSTATUS[0]</td></tr>

<tr><td>CELL_S[0].OUT_BEST_TMIN[6]</td><td>PPC.C405TRCODDEXECUTIONSTATUS[1]</td></tr>

<tr><td>CELL_S[0].OUT_BEST_TMIN[7]</td><td>PPC.ISOCMBRAMWRDBUS[0]</td></tr>

<tr><td>CELL_S[0].OUT_SEC_TMIN[0]</td><td>PPC.ISOCMBRAMWRDBUS[1]</td></tr>

<tr><td>CELL_S[0].OUT_SEC_TMIN[1]</td><td>PPC.ISOCMBRAMWRDBUS[2]</td></tr>

<tr><td>CELL_S[0].OUT_SEC_TMIN[2]</td><td>PPC.ISOCMBRAMWRDBUS[3]</td></tr>

<tr><td>CELL_S[0].OUT_SEC_TMIN[3]</td><td>PPC.ISOCMBRAMWRDBUS[4]</td></tr>

<tr><td>CELL_S[0].OUT_HALF0_BEL[0]</td><td>PPC.TSTCPUCLKENO</td></tr>

<tr><td>CELL_S[0].OUT_HALF0_BEL[1]</td><td>PPC.TSTCLKINACTO</td></tr>

<tr><td>CELL_S[0].OUT_HALF0_BEL[2]</td><td>PPC.TSTTIMERENO</td></tr>

<tr><td>CELL_S[0].OUT_HALF0_BEL[3]</td><td>PPC.TSTJTAGENO</td></tr>

<tr><td>CELL_S[0].OUT_HALF0_BEL[4]</td><td>PPC.TSTISOCMC405RDDVALIDO[0]</td></tr>

<tr><td>CELL_S[0].OUT_HALF0_BEL[5]</td><td>PPC.TSTISOCMC405RDDVALIDO[1]</td></tr>

<tr><td>CELL_S[0].OUT_HALF0_BEL[6]</td><td>PPC.TSTISOCMC405HOLDO</td></tr>

<tr><td>CELL_S[0].OUT_HALF1_BEL[0]</td><td>PPC.TSTCPUCLKENO</td></tr>

<tr><td>CELL_S[0].OUT_HALF1_BEL[1]</td><td>PPC.TSTCLKINACTO</td></tr>

<tr><td>CELL_S[0].OUT_HALF1_BEL[2]</td><td>PPC.TSTTIMERENO</td></tr>

<tr><td>CELL_S[0].OUT_HALF1_BEL[3]</td><td>PPC.TSTJTAGENO</td></tr>

<tr><td>CELL_S[0].OUT_HALF1_BEL[4]</td><td>PPC.TSTISOCMC405RDDVALIDO[0]</td></tr>

<tr><td>CELL_S[0].OUT_HALF1_BEL[5]</td><td>PPC.TSTISOCMC405RDDVALIDO[1]</td></tr>

<tr><td>CELL_S[0].OUT_HALF1_BEL[6]</td><td>PPC.TSTISOCMC405HOLDO</td></tr>

<tr><td>CELL_S[1].IMUX_SR_OPTINV[0]</td><td>EMAC.TIEEMAC0CONFIGVEC[32]</td></tr>

<tr><td>CELL_S[1].IMUX_SR_OPTINV[1]</td><td>EMAC.TIEEMAC0CONFIGVEC[33]</td></tr>

<tr><td>CELL_S[1].IMUX_SR_OPTINV[2]</td><td>EMAC.TIEEMAC0CONFIGVEC[34]</td></tr>

<tr><td>CELL_S[1].IMUX_SR_OPTINV[3]</td><td>EMAC.TIEEMAC0CONFIGVEC[35]</td></tr>

<tr><td>CELL_S[1].IMUX_CE_OPTINV[0]</td><td>EMAC.TIEEMAC0CONFIGVEC[28]</td></tr>

<tr><td>CELL_S[1].IMUX_CE_OPTINV[1]</td><td>EMAC.TIEEMAC0CONFIGVEC[29]</td></tr>

<tr><td>CELL_S[1].IMUX_CE_OPTINV[2]</td><td>EMAC.TIEEMAC0CONFIGVEC[30]</td></tr>

<tr><td>CELL_S[1].IMUX_CE_OPTINV[3]</td><td>EMAC.TIEEMAC0CONFIGVEC[31]</td></tr>

<tr><td>CELL_S[1].IMUX_IMUX[0]</td><td>PPC.BRAMISOCMRDDBUS[36]</td></tr>

<tr><td>CELL_S[1].IMUX_IMUX[1]</td><td>PPC.BRAMISOCMRDDBUS[37]</td></tr>

<tr><td>CELL_S[1].IMUX_IMUX[2]</td><td>PPC.BRAMISOCMRDDBUS[38]</td></tr>

<tr><td>CELL_S[1].IMUX_IMUX[3]</td><td>PPC.BRAMISOCMRDDBUS[39]</td></tr>

<tr><td>CELL_S[1].IMUX_IMUX[4]</td><td>PPC.BRAMISOCMRDDBUS[52]</td></tr>

<tr><td>CELL_S[1].IMUX_IMUX[5]</td><td>PPC.BRAMISOCMRDDBUS[53]</td></tr>

<tr><td>CELL_S[1].IMUX_IMUX[6]</td><td>PPC.BRAMISOCMRDDBUS[54]</td></tr>

<tr><td>CELL_S[1].IMUX_IMUX[7]</td><td>PPC.BRAMISOCMRDDBUS[55]</td></tr>

<tr><td>CELL_S[1].IMUX_IMUX[8]</td><td>PPC.BRAMISOCMRDDBUS[60]</td></tr>

<tr><td>CELL_S[1].IMUX_IMUX[9]</td><td>PPC.BRAMISOCMRDDBUS[61]</td></tr>

<tr><td>CELL_S[1].IMUX_IMUX[10]</td><td>PPC.BRAMISOCMRDDBUS[62]</td></tr>

<tr><td>CELL_S[1].IMUX_IMUX[11]</td><td>PPC.BRAMISOCMRDDBUS[63]</td></tr>

<tr><td>CELL_S[1].IMUX_IMUX[12]</td><td>PPC.BRAMISOCMDCRRDDBUS[28]</td></tr>

<tr><td>CELL_S[1].IMUX_IMUX[13]</td><td>PPC.BRAMISOCMDCRRDDBUS[29]</td></tr>

<tr><td>CELL_S[1].IMUX_IMUX[14]</td><td>PPC.BRAMISOCMDCRRDDBUS[30]</td></tr>

<tr><td>CELL_S[1].IMUX_IMUX[15]</td><td>PPC.BRAMISOCMDCRRDDBUS[31]</td></tr>

<tr><td>CELL_S[1].IMUX_IMUX[16]</td><td>PPC.TSTISOCMC405READDATAOUTI[52]</td></tr>

<tr><td>CELL_S[1].IMUX_IMUX[17]</td><td>PPC.TSTISOCMC405READDATAOUTI[53]</td></tr>

<tr><td>CELL_S[1].IMUX_IMUX[18]</td><td>PPC.TSTISOCMC405READDATAOUTI[54]</td></tr>

<tr><td>CELL_S[1].IMUX_IMUX[19]</td><td>PPC.TSTISOCMC405READDATAOUTI[55]</td></tr>

<tr><td>CELL_S[1].OUT_BEST_TMIN[0]</td><td>PPC.ISOCMBRAMWRDBUS[5]</td></tr>

<tr><td>CELL_S[1].OUT_BEST_TMIN[1]</td><td>PPC.ISOCMBRAMWRDBUS[6]</td></tr>

<tr><td>CELL_S[1].OUT_BEST_TMIN[2]</td><td>PPC.ISOCMBRAMWRDBUS[7]</td></tr>

<tr><td>CELL_S[1].OUT_BEST_TMIN[3]</td><td>PPC.ISOCMBRAMWRDBUS[8]</td></tr>

<tr><td>CELL_S[1].OUT_BEST_TMIN[4]</td><td>PPC.ISOCMBRAMWRDBUS[9]</td></tr>

<tr><td>CELL_S[1].OUT_BEST_TMIN[5]</td><td>PPC.ISOCMBRAMWRDBUS[10]</td></tr>

<tr><td>CELL_S[1].OUT_BEST_TMIN[6]</td><td>PPC.ISOCMBRAMWRDBUS[11]</td></tr>

<tr><td>CELL_S[1].OUT_BEST_TMIN[7]</td><td>PPC.ISOCMBRAMWRDBUS[12]</td></tr>

<tr><td>CELL_S[1].OUT_SEC_TMIN[0]</td><td>PPC.ISOCMBRAMWRDBUS[13]</td></tr>

<tr><td>CELL_S[1].OUT_SEC_TMIN[1]</td><td>PPC.ISOCMBRAMWRDBUS[14]</td></tr>

<tr><td>CELL_S[1].OUT_SEC_TMIN[2]</td><td>PPC.ISOCMBRAMWRDBUS[15]</td></tr>

<tr><td>CELL_S[1].OUT_SEC_TMIN[3]</td><td>PPC.ISOCMBRAMWRDBUS[16]</td></tr>

<tr><td>CELL_S[1].OUT_HALF0_BEL[0]</td><td>PPC.TSTC405ISOCMREQPENDINGO</td></tr>

<tr><td>CELL_S[1].OUT_HALF0_BEL[1]</td><td>PPC.TSTC405ISOCMICUREADYO</td></tr>

<tr><td>CELL_S[1].OUT_HALF0_BEL[2]</td><td>PPC.TSTC405ISOCMXLTVALIDO</td></tr>

<tr><td>CELL_S[1].OUT_HALF0_BEL[3]</td><td>PPC.TSTC405ISOCMABORTO</td></tr>

<tr><td>CELL_S[1].OUT_HALF0_BEL[4]</td><td>PPC.C405ISOCMCACHEABLE</td></tr>

<tr><td>CELL_S[1].OUT_HALF0_BEL[5]</td><td>PPC.C405ISOCMCONTEXTSYNC</td></tr>

<tr><td>CELL_S[1].OUT_HALF0_BEL[6]</td><td>PPC.C405ISOCMU0ATTR</td></tr>

<tr><td>CELL_S[1].OUT_HALF1_BEL[0]</td><td>PPC.TSTC405ISOCMREQPENDINGO</td></tr>

<tr><td>CELL_S[1].OUT_HALF1_BEL[1]</td><td>PPC.TSTC405ISOCMICUREADYO</td></tr>

<tr><td>CELL_S[1].OUT_HALF1_BEL[2]</td><td>PPC.TSTC405ISOCMXLTVALIDO</td></tr>

<tr><td>CELL_S[1].OUT_HALF1_BEL[3]</td><td>PPC.TSTC405ISOCMABORTO</td></tr>

<tr><td>CELL_S[1].OUT_HALF1_BEL[4]</td><td>PPC.C405ISOCMCACHEABLE</td></tr>

<tr><td>CELL_S[1].OUT_HALF1_BEL[5]</td><td>PPC.C405ISOCMCONTEXTSYNC</td></tr>

<tr><td>CELL_S[1].OUT_HALF1_BEL[6]</td><td>PPC.C405ISOCMU0ATTR</td></tr>

<tr><td>CELL_S[2].IMUX_SR_OPTINV[0]</td><td>EMAC.TIEEMAC0CONFIGVEC[37]</td></tr>

<tr><td>CELL_S[2].IMUX_SR_OPTINV[1]</td><td>EMAC.TIEEMAC0CONFIGVEC[38]</td></tr>

<tr><td>CELL_S[2].IMUX_SR_OPTINV[2]</td><td>EMAC.TIEEMAC0CONFIGVEC[39]</td></tr>

<tr><td>CELL_S[2].IMUX_SR_OPTINV[3]</td><td>EMAC.TIEEMAC0CONFIGVEC[40]</td></tr>

<tr><td>CELL_S[2].IMUX_CE_OPTINV[0]</td><td>PPC.TIEC405DETERMINISTICMULT</td></tr>

<tr><td>CELL_S[2].IMUX_CE_OPTINV[1]</td><td>PPC.TIEC405DISOPERANDFWD</td></tr>

<tr><td>CELL_S[2].IMUX_CE_OPTINV[2]</td><td>PPC.TIEC405MMUEN</td></tr>

<tr><td>CELL_S[2].IMUX_CE_OPTINV[3]</td><td>EMAC.TIEEMAC0CONFIGVEC[36]</td></tr>

<tr><td>CELL_S[2].IMUX_IMUX[0]</td><td>PPC.BRAMISOCMRDDBUS[32]</td></tr>

<tr><td>CELL_S[2].IMUX_IMUX[1]</td><td>PPC.BRAMISOCMRDDBUS[33]</td></tr>

<tr><td>CELL_S[2].IMUX_IMUX[2]</td><td>PPC.BRAMISOCMRDDBUS[34]</td></tr>

<tr><td>CELL_S[2].IMUX_IMUX[3]</td><td>PPC.BRAMISOCMRDDBUS[35]</td></tr>

<tr><td>CELL_S[2].IMUX_IMUX[4]</td><td>PPC.BRAMISOCMRDDBUS[48]</td></tr>

<tr><td>CELL_S[2].IMUX_IMUX[5]</td><td>PPC.BRAMISOCMRDDBUS[49]</td></tr>

<tr><td>CELL_S[2].IMUX_IMUX[6]</td><td>PPC.BRAMISOCMRDDBUS[50]</td></tr>

<tr><td>CELL_S[2].IMUX_IMUX[7]</td><td>PPC.BRAMISOCMRDDBUS[51]</td></tr>

<tr><td>CELL_S[2].IMUX_IMUX[8]</td><td>PPC.BRAMISOCMDCRRDDBUS[20]</td></tr>

<tr><td>CELL_S[2].IMUX_IMUX[9]</td><td>PPC.BRAMISOCMDCRRDDBUS[21]</td></tr>

<tr><td>CELL_S[2].IMUX_IMUX[10]</td><td>PPC.BRAMISOCMDCRRDDBUS[22]</td></tr>

<tr><td>CELL_S[2].IMUX_IMUX[11]</td><td>PPC.BRAMISOCMDCRRDDBUS[23]</td></tr>

<tr><td>CELL_S[2].IMUX_IMUX[12]</td><td>PPC.BRAMISOCMDCRRDDBUS[24]</td></tr>

<tr><td>CELL_S[2].IMUX_IMUX[13]</td><td>PPC.BRAMISOCMDCRRDDBUS[25]</td></tr>

<tr><td>CELL_S[2].IMUX_IMUX[14]</td><td>PPC.BRAMISOCMDCRRDDBUS[26]</td></tr>

<tr><td>CELL_S[2].IMUX_IMUX[15]</td><td>PPC.BRAMISOCMDCRRDDBUS[27]</td></tr>

<tr><td>CELL_S[2].IMUX_IMUX[16]</td><td>PPC.TSTISOCMC405READDATAOUTI[48]</td></tr>

<tr><td>CELL_S[2].IMUX_IMUX[17]</td><td>PPC.TSTISOCMC405READDATAOUTI[49]</td></tr>

<tr><td>CELL_S[2].IMUX_IMUX[18]</td><td>PPC.TSTISOCMC405READDATAOUTI[50]</td></tr>

<tr><td>CELL_S[2].IMUX_IMUX[19]</td><td>PPC.TSTISOCMC405READDATAOUTI[51]</td></tr>

<tr><td>CELL_S[2].OUT_BEST_TMIN[0]</td><td>PPC.ISOCMBRAMWRDBUS[17]</td></tr>

<tr><td>CELL_S[2].OUT_BEST_TMIN[1]</td><td>PPC.ISOCMBRAMWRDBUS[18]</td></tr>

<tr><td>CELL_S[2].OUT_BEST_TMIN[2]</td><td>PPC.ISOCMBRAMWRDBUS[19]</td></tr>

<tr><td>CELL_S[2].OUT_BEST_TMIN[3]</td><td>PPC.ISOCMBRAMWRDBUS[20]</td></tr>

<tr><td>CELL_S[2].OUT_BEST_TMIN[4]</td><td>PPC.ISOCMBRAMWRDBUS[21]</td></tr>

<tr><td>CELL_S[2].OUT_BEST_TMIN[5]</td><td>PPC.ISOCMBRAMWRDBUS[22]</td></tr>

<tr><td>CELL_S[2].OUT_BEST_TMIN[6]</td><td>PPC.ISOCMBRAMWRDBUS[23]</td></tr>

<tr><td>CELL_S[2].OUT_BEST_TMIN[7]</td><td>PPC.ISOCMBRAMWRDBUS[24]</td></tr>

<tr><td>CELL_S[2].OUT_SEC_TMIN[0]</td><td>PPC.ISOCMBRAMWRDBUS[25]</td></tr>

<tr><td>CELL_S[2].OUT_SEC_TMIN[1]</td><td>PPC.ISOCMBRAMWRDBUS[26]</td></tr>

<tr><td>CELL_S[2].OUT_SEC_TMIN[2]</td><td>PPC.ISOCMBRAMWRDBUS[27]</td></tr>

<tr><td>CELL_S[2].OUT_SEC_TMIN[3]</td><td>PPC.ISOCMBRAMWRDBUS[28]</td></tr>

<tr><td>CELL_S[2].OUT_HALF0_BEL[0]</td><td>PPC.TSTC405ISOCMABUSO[24]</td></tr>

<tr><td>CELL_S[2].OUT_HALF0_BEL[1]</td><td>PPC.TSTC405ISOCMABUSO[25]</td></tr>

<tr><td>CELL_S[2].OUT_HALF0_BEL[2]</td><td>PPC.TSTC405ISOCMABUSO[26]</td></tr>

<tr><td>CELL_S[2].OUT_HALF0_BEL[3]</td><td>PPC.TSTC405ISOCMABUSO[27]</td></tr>

<tr><td>CELL_S[2].OUT_HALF0_BEL[4]</td><td>PPC.TSTC405ISOCMABUSO[28]</td></tr>

<tr><td>CELL_S[2].OUT_HALF0_BEL[5]</td><td>PPC.TSTC405ISOCMABUSO[29]</td></tr>

<tr><td>CELL_S[2].OUT_HALF1_BEL[0]</td><td>PPC.TSTC405ISOCMABUSO[24]</td></tr>

<tr><td>CELL_S[2].OUT_HALF1_BEL[1]</td><td>PPC.TSTC405ISOCMABUSO[25]</td></tr>

<tr><td>CELL_S[2].OUT_HALF1_BEL[2]</td><td>PPC.TSTC405ISOCMABUSO[26]</td></tr>

<tr><td>CELL_S[2].OUT_HALF1_BEL[3]</td><td>PPC.TSTC405ISOCMABUSO[27]</td></tr>

<tr><td>CELL_S[2].OUT_HALF1_BEL[4]</td><td>PPC.TSTC405ISOCMABUSO[28]</td></tr>

<tr><td>CELL_S[2].OUT_HALF1_BEL[5]</td><td>PPC.TSTC405ISOCMABUSO[29]</td></tr>

<tr><td>CELL_S[3].IMUX_SR_OPTINV[0]</td><td>EMAC.TIEEMAC0CONFIGVEC[45]</td></tr>

<tr><td>CELL_S[3].IMUX_SR_OPTINV[1]</td><td>EMAC.TIEEMAC0CONFIGVEC[46]</td></tr>

<tr><td>CELL_S[3].IMUX_SR_OPTINV[2]</td><td>EMAC.TIEEMAC0CONFIGVEC[47]</td></tr>

<tr><td>CELL_S[3].IMUX_SR_OPTINV[3]</td><td>EMAC.TIEEMAC0CONFIGVEC[48]</td></tr>

<tr><td>CELL_S[3].IMUX_CLK_OPTINV[0]</td><td>PPC.PLBCLK</td></tr>

<tr><td>CELL_S[3].IMUX_CE_OPTINV[0]</td><td>EMAC.TIEEMAC0CONFIGVEC[41]</td></tr>

<tr><td>CELL_S[3].IMUX_CE_OPTINV[1]</td><td>EMAC.TIEEMAC0CONFIGVEC[42]</td></tr>

<tr><td>CELL_S[3].IMUX_CE_OPTINV[2]</td><td>EMAC.TIEEMAC0CONFIGVEC[43]</td></tr>

<tr><td>CELL_S[3].IMUX_CE_OPTINV[3]</td><td>EMAC.TIEEMAC0CONFIGVEC[44]</td></tr>

<tr><td>CELL_S[3].IMUX_IMUX[0]</td><td>PPC.BRAMISOCMRDDBUS[12]</td></tr>

<tr><td>CELL_S[3].IMUX_IMUX[1]</td><td>PPC.BRAMISOCMRDDBUS[13]</td></tr>

<tr><td>CELL_S[3].IMUX_IMUX[2]</td><td>PPC.BRAMISOCMRDDBUS[14]</td></tr>

<tr><td>CELL_S[3].IMUX_IMUX[3]</td><td>PPC.BRAMISOCMRDDBUS[15]</td></tr>

<tr><td>CELL_S[3].IMUX_IMUX[4]</td><td>PPC.BRAMISOCMRDDBUS[28]</td></tr>

<tr><td>CELL_S[3].IMUX_IMUX[5]</td><td>PPC.BRAMISOCMRDDBUS[29]</td></tr>

<tr><td>CELL_S[3].IMUX_IMUX[6]</td><td>PPC.BRAMISOCMRDDBUS[30]</td></tr>

<tr><td>CELL_S[3].IMUX_IMUX[7]</td><td>PPC.BRAMISOCMRDDBUS[31]</td></tr>

<tr><td>CELL_S[3].IMUX_IMUX[8]</td><td>PPC.BRAMISOCMDCRRDDBUS[12]</td></tr>

<tr><td>CELL_S[3].IMUX_IMUX[9]</td><td>PPC.BRAMISOCMDCRRDDBUS[13]</td></tr>

<tr><td>CELL_S[3].IMUX_IMUX[10]</td><td>PPC.BRAMISOCMDCRRDDBUS[14]</td></tr>

<tr><td>CELL_S[3].IMUX_IMUX[11]</td><td>PPC.BRAMISOCMDCRRDDBUS[15]</td></tr>

<tr><td>CELL_S[3].IMUX_IMUX[12]</td><td>PPC.BRAMISOCMDCRRDDBUS[16]</td></tr>

<tr><td>CELL_S[3].IMUX_IMUX[13]</td><td>PPC.BRAMISOCMDCRRDDBUS[17]</td></tr>

<tr><td>CELL_S[3].IMUX_IMUX[14]</td><td>PPC.BRAMISOCMDCRRDDBUS[18]</td></tr>

<tr><td>CELL_S[3].IMUX_IMUX[15]</td><td>PPC.BRAMISOCMDCRRDDBUS[19]</td></tr>

<tr><td>CELL_S[3].IMUX_IMUX[16]</td><td>PPC.TSTISOCMC405READDATAOUTI[44]</td></tr>

<tr><td>CELL_S[3].IMUX_IMUX[17]</td><td>PPC.TSTISOCMC405READDATAOUTI[45]</td></tr>

<tr><td>CELL_S[3].IMUX_IMUX[18]</td><td>PPC.TSTISOCMC405READDATAOUTI[46]</td></tr>

<tr><td>CELL_S[3].IMUX_IMUX[19]</td><td>PPC.TSTISOCMC405READDATAOUTI[47]</td></tr>

<tr><td>CELL_S[3].OUT_BEST_TMIN[0]</td><td>PPC.ISOCMBRAMWRDBUS[29]</td></tr>

<tr><td>CELL_S[3].OUT_BEST_TMIN[1]</td><td>PPC.ISOCMBRAMWRDBUS[30]</td></tr>

<tr><td>CELL_S[3].OUT_BEST_TMIN[2]</td><td>PPC.ISOCMBRAMWRDBUS[31]</td></tr>

<tr><td>CELL_S[3].OUT_BEST_TMIN[3]</td><td>PPC.ISOCMBRAMWRABUS[8]</td></tr>

<tr><td>CELL_S[3].OUT_BEST_TMIN[4]</td><td>PPC.ISOCMBRAMWRABUS[9]</td></tr>

<tr><td>CELL_S[3].OUT_BEST_TMIN[5]</td><td>PPC.ISOCMBRAMWRABUS[10]</td></tr>

<tr><td>CELL_S[3].OUT_BEST_TMIN[6]</td><td>PPC.ISOCMBRAMWRABUS[11]</td></tr>

<tr><td>CELL_S[3].OUT_BEST_TMIN[7]</td><td>PPC.ISOCMBRAMWRABUS[12]</td></tr>

<tr><td>CELL_S[3].OUT_SEC_TMIN[0]</td><td>PPC.ISOCMBRAMWRABUS[13]</td></tr>

<tr><td>CELL_S[3].OUT_SEC_TMIN[1]</td><td>PPC.ISOCMBRAMWRABUS[14]</td></tr>

<tr><td>CELL_S[3].OUT_SEC_TMIN[2]</td><td>PPC.ISOCMBRAMWRABUS[15]</td></tr>

<tr><td>CELL_S[3].OUT_SEC_TMIN[3]</td><td>PPC.ISOCMBRAMWRABUS[16]</td></tr>

<tr><td>CELL_S[3].OUT_HALF0_BEL[0]</td><td>PPC.TSTC405ISOCMABUSO[16]</td></tr>

<tr><td>CELL_S[3].OUT_HALF0_BEL[1]</td><td>PPC.TSTC405ISOCMABUSO[17]</td></tr>

<tr><td>CELL_S[3].OUT_HALF0_BEL[2]</td><td>PPC.TSTC405ISOCMABUSO[18]</td></tr>

<tr><td>CELL_S[3].OUT_HALF0_BEL[3]</td><td>PPC.TSTC405ISOCMABUSO[19]</td></tr>

<tr><td>CELL_S[3].OUT_HALF0_BEL[4]</td><td>PPC.TSTC405ISOCMABUSO[20]</td></tr>

<tr><td>CELL_S[3].OUT_HALF0_BEL[5]</td><td>PPC.TSTC405ISOCMABUSO[21]</td></tr>

<tr><td>CELL_S[3].OUT_HALF0_BEL[6]</td><td>PPC.TSTC405ISOCMABUSO[22]</td></tr>

<tr><td>CELL_S[3].OUT_HALF0_BEL[7]</td><td>PPC.TSTC405ISOCMABUSO[23]</td></tr>

<tr><td>CELL_S[3].OUT_HALF1_BEL[0]</td><td>PPC.TSTC405ISOCMABUSO[16]</td></tr>

<tr><td>CELL_S[3].OUT_HALF1_BEL[1]</td><td>PPC.TSTC405ISOCMABUSO[17]</td></tr>

<tr><td>CELL_S[3].OUT_HALF1_BEL[2]</td><td>PPC.TSTC405ISOCMABUSO[18]</td></tr>

<tr><td>CELL_S[3].OUT_HALF1_BEL[3]</td><td>PPC.TSTC405ISOCMABUSO[19]</td></tr>

<tr><td>CELL_S[3].OUT_HALF1_BEL[4]</td><td>PPC.TSTC405ISOCMABUSO[20]</td></tr>

<tr><td>CELL_S[3].OUT_HALF1_BEL[5]</td><td>PPC.TSTC405ISOCMABUSO[21]</td></tr>

<tr><td>CELL_S[3].OUT_HALF1_BEL[6]</td><td>PPC.TSTC405ISOCMABUSO[22]</td></tr>

<tr><td>CELL_S[3].OUT_HALF1_BEL[7]</td><td>PPC.TSTC405ISOCMABUSO[23]</td></tr>

<tr><td>CELL_S[4].IMUX_SR_OPTINV[0]</td><td>PPC.ISCNTLVALUE[4]</td></tr>

<tr><td>CELL_S[4].IMUX_SR_OPTINV[1]</td><td>PPC.ISCNTLVALUE[5]</td></tr>

<tr><td>CELL_S[4].IMUX_SR_OPTINV[2]</td><td>PPC.ISCNTLVALUE[6]</td></tr>

<tr><td>CELL_S[4].IMUX_SR_OPTINV[3]</td><td>PPC.ISCNTLVALUE[7]</td></tr>

<tr><td>CELL_S[4].IMUX_CLK_OPTINV[0]</td><td>PPC.JTGC405TCK</td></tr>

<tr><td>CELL_S[4].IMUX_CE_OPTINV[0]</td><td>PPC.ISCNTLVALUE[0]</td></tr>

<tr><td>CELL_S[4].IMUX_CE_OPTINV[1]</td><td>PPC.ISCNTLVALUE[1]</td></tr>

<tr><td>CELL_S[4].IMUX_CE_OPTINV[2]</td><td>PPC.ISCNTLVALUE[2]</td></tr>

<tr><td>CELL_S[4].IMUX_CE_OPTINV[3]</td><td>PPC.ISCNTLVALUE[3]</td></tr>

<tr><td>CELL_S[4].IMUX_IMUX[0]</td><td>PPC.BRAMISOCMRDDBUS[8]</td></tr>

<tr><td>CELL_S[4].IMUX_IMUX[1]</td><td>PPC.BRAMISOCMRDDBUS[9]</td></tr>

<tr><td>CELL_S[4].IMUX_IMUX[2]</td><td>PPC.BRAMISOCMRDDBUS[10]</td></tr>

<tr><td>CELL_S[4].IMUX_IMUX[3]</td><td>PPC.BRAMISOCMRDDBUS[11]</td></tr>

<tr><td>CELL_S[4].IMUX_IMUX[4]</td><td>PPC.BRAMISOCMRDDBUS[24]</td></tr>

<tr><td>CELL_S[4].IMUX_IMUX[5]</td><td>PPC.BRAMISOCMRDDBUS[25]</td></tr>

<tr><td>CELL_S[4].IMUX_IMUX[6]</td><td>PPC.BRAMISOCMRDDBUS[26]</td></tr>

<tr><td>CELL_S[4].IMUX_IMUX[7]</td><td>PPC.BRAMISOCMRDDBUS[27]</td></tr>

<tr><td>CELL_S[4].IMUX_IMUX[8]</td><td>PPC.BRAMISOCMDCRRDDBUS[8]</td></tr>

<tr><td>CELL_S[4].IMUX_IMUX[9]</td><td>PPC.BRAMISOCMDCRRDDBUS[9]</td></tr>

<tr><td>CELL_S[4].IMUX_IMUX[10]</td><td>PPC.BRAMISOCMDCRRDDBUS[10]</td></tr>

<tr><td>CELL_S[4].IMUX_IMUX[11]</td><td>PPC.BRAMISOCMDCRRDDBUS[11]</td></tr>

<tr><td>CELL_S[4].IMUX_IMUX[12]</td><td>PPC.TSTISOCMC405READDATAOUTI[40]</td></tr>

<tr><td>CELL_S[4].IMUX_IMUX[13]</td><td>PPC.TSTISOCMC405READDATAOUTI[41]</td></tr>

<tr><td>CELL_S[4].IMUX_IMUX[14]</td><td>PPC.TSTISOCMC405READDATAOUTI[42]</td></tr>

<tr><td>CELL_S[4].IMUX_IMUX[15]</td><td>PPC.TSTISOCMC405READDATAOUTI[43]</td></tr>

<tr><td>CELL_S[4].IMUX_IMUX[16]</td><td>PPC.TSTISOCMC405RDDVALIDI[0]</td></tr>

<tr><td>CELL_S[4].IMUX_IMUX[17]</td><td>PPC.TSTISOCMC405RDDVALIDI[1]</td></tr>

<tr><td>CELL_S[4].OUT_BEST_TMIN[0]</td><td>PPC.ISOCMBRAMWRABUS[17]</td></tr>

<tr><td>CELL_S[4].OUT_BEST_TMIN[1]</td><td>PPC.ISOCMBRAMWRABUS[18]</td></tr>

<tr><td>CELL_S[4].OUT_BEST_TMIN[2]</td><td>PPC.ISOCMBRAMWRABUS[19]</td></tr>

<tr><td>CELL_S[4].OUT_BEST_TMIN[3]</td><td>PPC.ISOCMBRAMWRABUS[20]</td></tr>

<tr><td>CELL_S[4].OUT_BEST_TMIN[4]</td><td>PPC.ISOCMBRAMWRABUS[21]</td></tr>

<tr><td>CELL_S[4].OUT_BEST_TMIN[5]</td><td>PPC.ISOCMBRAMWRABUS[22]</td></tr>

<tr><td>CELL_S[4].OUT_BEST_TMIN[6]</td><td>PPC.ISOCMBRAMWRABUS[23]</td></tr>

<tr><td>CELL_S[4].OUT_BEST_TMIN[7]</td><td>PPC.ISOCMBRAMWRABUS[24]</td></tr>

<tr><td>CELL_S[4].OUT_SEC_TMIN[0]</td><td>PPC.ISOCMBRAMWRABUS[25]</td></tr>

<tr><td>CELL_S[4].OUT_SEC_TMIN[1]</td><td>PPC.ISOCMBRAMWRABUS[26]</td></tr>

<tr><td>CELL_S[4].OUT_SEC_TMIN[2]</td><td>PPC.ISOCMBRAMWRABUS[27]</td></tr>

<tr><td>CELL_S[4].OUT_SEC_TMIN[3]</td><td>PPC.ISOCMBRAMWRABUS[28]</td></tr>

<tr><td>CELL_S[4].OUT_HALF0_BEL[0]</td><td>PPC.TSTC405ISOCMABUSO[8]</td></tr>

<tr><td>CELL_S[4].OUT_HALF0_BEL[1]</td><td>PPC.TSTC405ISOCMABUSO[9]</td></tr>

<tr><td>CELL_S[4].OUT_HALF0_BEL[2]</td><td>PPC.TSTC405ISOCMABUSO[10]</td></tr>

<tr><td>CELL_S[4].OUT_HALF0_BEL[3]</td><td>PPC.TSTC405ISOCMABUSO[11]</td></tr>

<tr><td>CELL_S[4].OUT_HALF0_BEL[4]</td><td>PPC.TSTC405ISOCMABUSO[12]</td></tr>

<tr><td>CELL_S[4].OUT_HALF0_BEL[5]</td><td>PPC.TSTC405ISOCMABUSO[13]</td></tr>

<tr><td>CELL_S[4].OUT_HALF0_BEL[6]</td><td>PPC.TSTC405ISOCMABUSO[14]</td></tr>

<tr><td>CELL_S[4].OUT_HALF0_BEL[7]</td><td>PPC.TSTC405ISOCMABUSO[15]</td></tr>

<tr><td>CELL_S[4].OUT_HALF1_BEL[0]</td><td>PPC.TSTC405ISOCMABUSO[8]</td></tr>

<tr><td>CELL_S[4].OUT_HALF1_BEL[1]</td><td>PPC.TSTC405ISOCMABUSO[9]</td></tr>

<tr><td>CELL_S[4].OUT_HALF1_BEL[2]</td><td>PPC.TSTC405ISOCMABUSO[10]</td></tr>

<tr><td>CELL_S[4].OUT_HALF1_BEL[3]</td><td>PPC.TSTC405ISOCMABUSO[11]</td></tr>

<tr><td>CELL_S[4].OUT_HALF1_BEL[4]</td><td>PPC.TSTC405ISOCMABUSO[12]</td></tr>

<tr><td>CELL_S[4].OUT_HALF1_BEL[5]</td><td>PPC.TSTC405ISOCMABUSO[13]</td></tr>

<tr><td>CELL_S[4].OUT_HALF1_BEL[6]</td><td>PPC.TSTC405ISOCMABUSO[14]</td></tr>

<tr><td>CELL_S[4].OUT_HALF1_BEL[7]</td><td>PPC.TSTC405ISOCMABUSO[15]</td></tr>

<tr><td>CELL_S[5].IMUX_SR_OPTINV[0]</td><td>PPC.ISARCVALUE[4]</td></tr>

<tr><td>CELL_S[5].IMUX_SR_OPTINV[1]</td><td>PPC.ISARCVALUE[5]</td></tr>

<tr><td>CELL_S[5].IMUX_SR_OPTINV[2]</td><td>PPC.ISARCVALUE[6]</td></tr>

<tr><td>CELL_S[5].IMUX_SR_OPTINV[3]</td><td>PPC.ISARCVALUE[7]</td></tr>

<tr><td>CELL_S[5].IMUX_CLK_OPTINV[0]</td><td>PPC.CPMC405CLOCK</td></tr>

<tr><td>CELL_S[5].IMUX_CE_OPTINV[0]</td><td>PPC.ISARCVALUE[0]</td></tr>

<tr><td>CELL_S[5].IMUX_CE_OPTINV[1]</td><td>PPC.ISARCVALUE[1]</td></tr>

<tr><td>CELL_S[5].IMUX_CE_OPTINV[2]</td><td>PPC.ISARCVALUE[2]</td></tr>

<tr><td>CELL_S[5].IMUX_CE_OPTINV[3]</td><td>PPC.ISARCVALUE[3]</td></tr>

<tr><td>CELL_S[5].IMUX_IMUX[0]</td><td>PPC.BRAMISOCMRDDBUS[4]</td></tr>

<tr><td>CELL_S[5].IMUX_IMUX[1]</td><td>PPC.BRAMISOCMRDDBUS[5]</td></tr>

<tr><td>CELL_S[5].IMUX_IMUX[2]</td><td>PPC.BRAMISOCMRDDBUS[6]</td></tr>

<tr><td>CELL_S[5].IMUX_IMUX[3]</td><td>PPC.BRAMISOCMRDDBUS[7]</td></tr>

<tr><td>CELL_S[5].IMUX_IMUX[4]</td><td>PPC.BRAMISOCMRDDBUS[20]</td></tr>

<tr><td>CELL_S[5].IMUX_IMUX[5]</td><td>PPC.BRAMISOCMRDDBUS[21]</td></tr>

<tr><td>CELL_S[5].IMUX_IMUX[6]</td><td>PPC.BRAMISOCMRDDBUS[22]</td></tr>

<tr><td>CELL_S[5].IMUX_IMUX[7]</td><td>PPC.BRAMISOCMRDDBUS[23]</td></tr>

<tr><td>CELL_S[5].IMUX_IMUX[8]</td><td>PPC.EICC405CRITINPUTIRQ</td></tr>

<tr><td>CELL_S[5].IMUX_IMUX[9]</td><td>PPC.EICC405EXTINPUTIRQ</td></tr>

<tr><td>CELL_S[5].IMUX_IMUX[10]</td><td>PPC.BRAMISOCMDCRRDDBUS[4]</td></tr>

<tr><td>CELL_S[5].IMUX_IMUX[11]</td><td>PPC.BRAMISOCMDCRRDDBUS[5]</td></tr>

<tr><td>CELL_S[5].IMUX_IMUX[12]</td><td>PPC.BRAMISOCMDCRRDDBUS[6]</td></tr>

<tr><td>CELL_S[5].IMUX_IMUX[13]</td><td>PPC.BRAMISOCMDCRRDDBUS[7]</td></tr>

<tr><td>CELL_S[5].IMUX_IMUX[14]</td><td>PPC.TSTISOCMC405HOLDI</td></tr>

<tr><td>CELL_S[5].IMUX_IMUX[15]</td><td>PPC.TSTISOCMC405READDATAOUTI[36]</td></tr>

<tr><td>CELL_S[5].IMUX_IMUX[16]</td><td>PPC.TSTISOCMC405READDATAOUTI[37]</td></tr>

<tr><td>CELL_S[5].IMUX_IMUX[17]</td><td>PPC.TSTISOCMC405READDATAOUTI[38]</td></tr>

<tr><td>CELL_S[5].IMUX_IMUX[18]</td><td>PPC.TSTISOCMC405READDATAOUTI[39]</td></tr>

<tr><td>CELL_S[5].OUT_BEST_TMIN[0]</td><td>PPC.ISOCMBRAMEVENWRITEEN</td></tr>

<tr><td>CELL_S[5].OUT_BEST_TMIN[1]</td><td>PPC.ISOCMBRAMODDWRITEEN</td></tr>

<tr><td>CELL_S[5].OUT_BEST_TMIN[2]</td><td>PPC.ISOCMBRAMEN</td></tr>

<tr><td>CELL_S[5].OUT_BEST_TMIN[3]</td><td>PPC.ISOCMBRAMRDABUS[8]</td></tr>

<tr><td>CELL_S[5].OUT_BEST_TMIN[4]</td><td>PPC.ISOCMBRAMRDABUS[9]</td></tr>

<tr><td>CELL_S[5].OUT_BEST_TMIN[5]</td><td>PPC.ISOCMBRAMRDABUS[10]</td></tr>

<tr><td>CELL_S[5].OUT_BEST_TMIN[6]</td><td>PPC.ISOCMBRAMRDABUS[11]</td></tr>

<tr><td>CELL_S[5].OUT_BEST_TMIN[7]</td><td>PPC.ISOCMBRAMRDABUS[12]</td></tr>

<tr><td>CELL_S[5].OUT_SEC_TMIN[0]</td><td>PPC.ISOCMBRAMRDABUS[13]</td></tr>

<tr><td>CELL_S[5].OUT_SEC_TMIN[1]</td><td>PPC.ISOCMBRAMRDABUS[14]</td></tr>

<tr><td>CELL_S[5].OUT_SEC_TMIN[2]</td><td>PPC.ISOCMBRAMRDABUS[15]</td></tr>

<tr><td>CELL_S[5].OUT_SEC_TMIN[3]</td><td>PPC.ISOCMBRAMRDABUS[16]</td></tr>

<tr><td>CELL_S[5].OUT_HALF0_BEL[0]</td><td>PPC.TSTC405ISOCMABUSO[0]</td></tr>

<tr><td>CELL_S[5].OUT_HALF0_BEL[1]</td><td>PPC.TSTC405ISOCMABUSO[1]</td></tr>

<tr><td>CELL_S[5].OUT_HALF0_BEL[2]</td><td>PPC.TSTC405ISOCMABUSO[2]</td></tr>

<tr><td>CELL_S[5].OUT_HALF0_BEL[3]</td><td>PPC.TSTC405ISOCMABUSO[3]</td></tr>

<tr><td>CELL_S[5].OUT_HALF0_BEL[4]</td><td>PPC.TSTC405ISOCMABUSO[4]</td></tr>

<tr><td>CELL_S[5].OUT_HALF0_BEL[5]</td><td>PPC.TSTC405ISOCMABUSO[5]</td></tr>

<tr><td>CELL_S[5].OUT_HALF0_BEL[6]</td><td>PPC.TSTC405ISOCMABUSO[6]</td></tr>

<tr><td>CELL_S[5].OUT_HALF0_BEL[7]</td><td>PPC.TSTC405ISOCMABUSO[7]</td></tr>

<tr><td>CELL_S[5].OUT_HALF1_BEL[0]</td><td>PPC.TSTC405ISOCMABUSO[0]</td></tr>

<tr><td>CELL_S[5].OUT_HALF1_BEL[1]</td><td>PPC.TSTC405ISOCMABUSO[1]</td></tr>

<tr><td>CELL_S[5].OUT_HALF1_BEL[2]</td><td>PPC.TSTC405ISOCMABUSO[2]</td></tr>

<tr><td>CELL_S[5].OUT_HALF1_BEL[3]</td><td>PPC.TSTC405ISOCMABUSO[3]</td></tr>

<tr><td>CELL_S[5].OUT_HALF1_BEL[4]</td><td>PPC.TSTC405ISOCMABUSO[4]</td></tr>

<tr><td>CELL_S[5].OUT_HALF1_BEL[5]</td><td>PPC.TSTC405ISOCMABUSO[5]</td></tr>

<tr><td>CELL_S[5].OUT_HALF1_BEL[6]</td><td>PPC.TSTC405ISOCMABUSO[6]</td></tr>

<tr><td>CELL_S[5].OUT_HALF1_BEL[7]</td><td>PPC.TSTC405ISOCMABUSO[7]</td></tr>

<tr><td>CELL_S[6].IMUX_SR_OPTINV[0]</td><td>PPC.TIEC405CLOCKSELECTS[0]</td></tr>

<tr><td>CELL_S[6].IMUX_SR_OPTINV[1]</td><td>PPC.TIEC405CLOCKSELECTS[1]</td></tr>

<tr><td>CELL_S[6].IMUX_SR_OPTINV[2]</td><td>PPC.CPMC405CLOCKFBENABLE</td></tr>

<tr><td>CELL_S[6].IMUX_SR_OPTINV[3]</td><td>PPC.TSTSEPPCEMACI</td></tr>

<tr><td>CELL_S[6].IMUX_CLK_OPTINV[0]</td><td>PPC.BRAMISOCMCLK</td></tr>

<tr><td>CELL_S[6].IMUX_CE_OPTINV[0]</td><td>PPC.TIEC405ICUMARGIN</td></tr>

<tr><td>CELL_S[6].IMUX_CE_OPTINV[1]</td><td>PPC.TIEC405DCUMARGIN</td></tr>

<tr><td>CELL_S[6].IMUX_CE_OPTINV[2]</td><td>PPC.TIEC405TAGMARGIN</td></tr>

<tr><td>CELL_S[6].IMUX_CE_OPTINV[3]</td><td>PPC.TIEC405TLBMARGIN</td></tr>

<tr><td>CELL_S[6].IMUX_IMUX[0]</td><td>PPC.BRAMISOCMRDDBUS[0]</td></tr>

<tr><td>CELL_S[6].IMUX_IMUX[1]</td><td>PPC.BRAMISOCMRDDBUS[1]</td></tr>

<tr><td>CELL_S[6].IMUX_IMUX[2]</td><td>PPC.BRAMISOCMRDDBUS[2]</td></tr>

<tr><td>CELL_S[6].IMUX_IMUX[3]</td><td>PPC.BRAMISOCMRDDBUS[3]</td></tr>

<tr><td>CELL_S[6].IMUX_IMUX[4]</td><td>PPC.BRAMISOCMRDDBUS[16]</td></tr>

<tr><td>CELL_S[6].IMUX_IMUX[5]</td><td>PPC.BRAMISOCMRDDBUS[17]</td></tr>

<tr><td>CELL_S[6].IMUX_IMUX[6]</td><td>PPC.BRAMISOCMRDDBUS[18]</td></tr>

<tr><td>CELL_S[6].IMUX_IMUX[7]</td><td>PPC.BRAMISOCMRDDBUS[19]</td></tr>

<tr><td>CELL_S[6].IMUX_IMUX[8]</td><td>PPC.JTGC405BNDSCANTDO</td></tr>

<tr><td>CELL_S[6].IMUX_IMUX[9]</td><td>PPC.JTGC405TDI</td></tr>

<tr><td>CELL_S[6].IMUX_IMUX[10]</td><td>PPC.JTGC405TMS</td></tr>

<tr><td>CELL_S[6].IMUX_IMUX[11]</td><td>PPC.JTGC405TRSTNEG</td></tr>

<tr><td>CELL_S[6].IMUX_IMUX[12]</td><td>PPC.BRAMISOCMDCRRDDBUS[0]</td></tr>

<tr><td>CELL_S[6].IMUX_IMUX[13]</td><td>PPC.BRAMISOCMDCRRDDBUS[1]</td></tr>

<tr><td>CELL_S[6].IMUX_IMUX[14]</td><td>PPC.BRAMISOCMDCRRDDBUS[2]</td></tr>

<tr><td>CELL_S[6].IMUX_IMUX[15]</td><td>PPC.BRAMISOCMDCRRDDBUS[3]</td></tr>

<tr><td>CELL_S[6].IMUX_IMUX[16]</td><td>PPC.TSTISOCMC405READDATAOUTI[32]</td></tr>

<tr><td>CELL_S[6].IMUX_IMUX[17]</td><td>PPC.TSTISOCMC405READDATAOUTI[33]</td></tr>

<tr><td>CELL_S[6].IMUX_IMUX[18]</td><td>PPC.TSTISOCMC405READDATAOUTI[34]</td></tr>

<tr><td>CELL_S[6].IMUX_IMUX[19]</td><td>PPC.TSTISOCMC405READDATAOUTI[35]</td></tr>

<tr><td>CELL_S[6].OUT_BEST_TMIN[0]</td><td>PPC.ISOCMBRAMRDABUS[17]</td></tr>

<tr><td>CELL_S[6].OUT_BEST_TMIN[1]</td><td>PPC.ISOCMBRAMRDABUS[18]</td></tr>

<tr><td>CELL_S[6].OUT_BEST_TMIN[2]</td><td>PPC.ISOCMBRAMRDABUS[19]</td></tr>

<tr><td>CELL_S[6].OUT_BEST_TMIN[3]</td><td>PPC.ISOCMBRAMRDABUS[20]</td></tr>

<tr><td>CELL_S[6].OUT_BEST_TMIN[4]</td><td>PPC.ISOCMBRAMRDABUS[21]</td></tr>

<tr><td>CELL_S[6].OUT_BEST_TMIN[5]</td><td>PPC.ISOCMBRAMRDABUS[22]</td></tr>

<tr><td>CELL_S[6].OUT_BEST_TMIN[6]</td><td>PPC.ISOCMBRAMRDABUS[23]</td></tr>

<tr><td>CELL_S[6].OUT_BEST_TMIN[7]</td><td>PPC.ISOCMBRAMRDABUS[24]</td></tr>

<tr><td>CELL_S[6].OUT_SEC_TMIN[0]</td><td>PPC.ISOCMBRAMRDABUS[25]</td></tr>

<tr><td>CELL_S[6].OUT_SEC_TMIN[1]</td><td>PPC.ISOCMBRAMRDABUS[26]</td></tr>

<tr><td>CELL_S[6].OUT_SEC_TMIN[2]</td><td>PPC.ISOCMBRAMRDABUS[27]</td></tr>

<tr><td>CELL_S[6].OUT_SEC_TMIN[3]</td><td>PPC.ISOCMBRAMRDABUS[28]</td></tr>

<tr><td>CELL_N[0].IMUX_SR_OPTINV[0]</td><td>PPC.DSARCVALUE[4]</td></tr>

<tr><td>CELL_N[0].IMUX_SR_OPTINV[1]</td><td>PPC.DSARCVALUE[5]</td></tr>

<tr><td>CELL_N[0].IMUX_SR_OPTINV[2]</td><td>PPC.DSARCVALUE[6]</td></tr>

<tr><td>CELL_N[0].IMUX_SR_OPTINV[3]</td><td>PPC.DSARCVALUE[7]</td></tr>

<tr><td>CELL_N[0].IMUX_CLK_OPTINV[0]</td><td>PPC.BRAMDSOCMCLK</td></tr>

<tr><td>CELL_N[0].IMUX_CE_OPTINV[0]</td><td>PPC.DSARCVALUE[0]</td></tr>

<tr><td>CELL_N[0].IMUX_CE_OPTINV[1]</td><td>PPC.DSARCVALUE[1]</td></tr>

<tr><td>CELL_N[0].IMUX_CE_OPTINV[2]</td><td>PPC.DSARCVALUE[2]</td></tr>

<tr><td>CELL_N[0].IMUX_CE_OPTINV[3]</td><td>PPC.DSARCVALUE[3]</td></tr>

<tr><td>CELL_N[0].IMUX_IMUX[0]</td><td>PPC.BRAMDSOCMRDDBUS[0]</td></tr>

<tr><td>CELL_N[0].IMUX_IMUX[1]</td><td>PPC.BRAMDSOCMRDDBUS[1]</td></tr>

<tr><td>CELL_N[0].IMUX_IMUX[2]</td><td>PPC.BRAMDSOCMRDDBUS[2]</td></tr>

<tr><td>CELL_N[0].IMUX_IMUX[3]</td><td>PPC.BRAMDSOCMRDDBUS[3]</td></tr>

<tr><td>CELL_N[0].IMUX_IMUX[4]</td><td>PPC.BRAMDSOCMRDDBUS[4]</td></tr>

<tr><td>CELL_N[0].IMUX_IMUX[5]</td><td>PPC.BRAMDSOCMRDDBUS[5]</td></tr>

<tr><td>CELL_N[0].IMUX_IMUX[6]</td><td>PPC.BRAMDSOCMRDDBUS[6]</td></tr>

<tr><td>CELL_N[0].IMUX_IMUX[7]</td><td>PPC.BRAMDSOCMRDDBUS[7]</td></tr>

<tr><td>CELL_N[0].IMUX_IMUX[8]</td><td>PPC.TSTAPUC405EXERESULTI[28]</td></tr>

<tr><td>CELL_N[0].IMUX_IMUX[9]</td><td>PPC.TSTAPUC405EXERESULTI[29]</td></tr>

<tr><td>CELL_N[0].IMUX_IMUX[10]</td><td>PPC.TSTAPUC405EXERESULTI[30]</td></tr>

<tr><td>CELL_N[0].IMUX_IMUX[11]</td><td>PPC.TSTAPUC405EXERESULTI[31]</td></tr>

<tr><td>CELL_N[0].IMUX_IMUX[12]</td><td>PPC.TSTDSOCMC405RDDBUSI[28]</td></tr>

<tr><td>CELL_N[0].IMUX_IMUX[13]</td><td>PPC.TSTDSOCMC405RDDBUSI[29]</td></tr>

<tr><td>CELL_N[0].IMUX_IMUX[14]</td><td>PPC.TSTDSOCMC405RDDBUSI[30]</td></tr>

<tr><td>CELL_N[0].IMUX_IMUX[15]</td><td>PPC.TSTDSOCMC405RDDBUSI[31]</td></tr>

<tr><td>CELL_N[0].IMUX_IMUX[16]</td><td>PPC.TSTDSOCMC405RDDBUSI[24]</td></tr>

<tr><td>CELL_N[0].IMUX_IMUX[17]</td><td>PPC.TSTDSOCMC405RDDBUSI[25]</td></tr>

<tr><td>CELL_N[0].IMUX_IMUX[18]</td><td>PPC.TSTDSOCMC405RDDBUSI[26]</td></tr>

<tr><td>CELL_N[0].IMUX_IMUX[19]</td><td>PPC.TSTDSOCMC405RDDBUSI[27]</td></tr>

<tr><td>CELL_N[0].OUT_BEST_TMIN[0]</td><td>PPC.DSOCMBRAMWRDBUS[0]</td></tr>

<tr><td>CELL_N[0].OUT_BEST_TMIN[1]</td><td>PPC.DSOCMBRAMWRDBUS[1]</td></tr>

<tr><td>CELL_N[0].OUT_BEST_TMIN[2]</td><td>PPC.DSOCMBRAMWRDBUS[2]</td></tr>

<tr><td>CELL_N[0].OUT_BEST_TMIN[3]</td><td>PPC.DSOCMBRAMWRDBUS[3]</td></tr>

<tr><td>CELL_N[0].OUT_BEST_TMIN[4]</td><td>PPC.DSOCMBRAMWRDBUS[4]</td></tr>

<tr><td>CELL_N[0].OUT_BEST_TMIN[5]</td><td>PPC.DSOCMBRAMWRDBUS[5]</td></tr>

<tr><td>CELL_N[0].OUT_BEST_TMIN[6]</td><td>PPC.DSOCMBRAMWRDBUS[6]</td></tr>

<tr><td>CELL_N[0].OUT_BEST_TMIN[7]</td><td>PPC.DSOCMBRAMWRDBUS[7]</td></tr>

<tr><td>CELL_N[0].OUT_SEC_TMIN[0]</td><td>PPC.DSOCMBRAMABUS[24]</td></tr>

<tr><td>CELL_N[0].OUT_SEC_TMIN[1]</td><td>PPC.DSOCMBRAMABUS[25]</td></tr>

<tr><td>CELL_N[0].OUT_SEC_TMIN[2]</td><td>PPC.DSOCMBRAMABUS[26]</td></tr>

<tr><td>CELL_N[0].OUT_SEC_TMIN[3]</td><td>PPC.DSOCMBRAMABUS[27]</td></tr>

<tr><td>CELL_N[0].OUT_HALF0_BEL[0]</td><td>PPC.TSTC405APUEXERADATAO[24]</td></tr>

<tr><td>CELL_N[0].OUT_HALF0_BEL[1]</td><td>PPC.TSTC405APUEXERADATAO[25]</td></tr>

<tr><td>CELL_N[0].OUT_HALF0_BEL[2]</td><td>PPC.TSTC405APUEXERADATAO[26]</td></tr>

<tr><td>CELL_N[0].OUT_HALF0_BEL[3]</td><td>PPC.TSTC405APUEXERADATAO[27]</td></tr>

<tr><td>CELL_N[0].OUT_HALF0_BEL[4]</td><td>PPC.TSTC405APUDCDINSTRUCTIONO[24]</td></tr>

<tr><td>CELL_N[0].OUT_HALF0_BEL[5]</td><td>PPC.TSTC405APUDCDINSTRUCTIONO[25]</td></tr>

<tr><td>CELL_N[0].OUT_HALF0_BEL[6]</td><td>PPC.TSTC405APUDCDINSTRUCTIONO[26]</td></tr>

<tr><td>CELL_N[0].OUT_HALF0_BEL[7]</td><td>PPC.TSTC405APUDCDINSTRUCTIONO[27]</td></tr>

<tr><td>CELL_N[0].OUT_HALF1_BEL[0]</td><td>PPC.TSTC405APUEXERADATAO[24]</td></tr>

<tr><td>CELL_N[0].OUT_HALF1_BEL[1]</td><td>PPC.TSTC405APUEXERADATAO[25]</td></tr>

<tr><td>CELL_N[0].OUT_HALF1_BEL[2]</td><td>PPC.TSTC405APUEXERADATAO[26]</td></tr>

<tr><td>CELL_N[0].OUT_HALF1_BEL[3]</td><td>PPC.TSTC405APUEXERADATAO[27]</td></tr>

<tr><td>CELL_N[0].OUT_HALF1_BEL[4]</td><td>PPC.TSTC405APUDCDINSTRUCTIONO[24]</td></tr>

<tr><td>CELL_N[0].OUT_HALF1_BEL[5]</td><td>PPC.TSTC405APUDCDINSTRUCTIONO[25]</td></tr>

<tr><td>CELL_N[0].OUT_HALF1_BEL[6]</td><td>PPC.TSTC405APUDCDINSTRUCTIONO[26]</td></tr>

<tr><td>CELL_N[0].OUT_HALF1_BEL[7]</td><td>PPC.TSTC405APUDCDINSTRUCTIONO[27]</td></tr>

<tr><td>CELL_N[1].IMUX_SR_OPTINV[0]</td><td>PPC.DSCNTLVALUE[4]</td></tr>

<tr><td>CELL_N[1].IMUX_SR_OPTINV[1]</td><td>PPC.DSCNTLVALUE[5]</td></tr>

<tr><td>CELL_N[1].IMUX_SR_OPTINV[2]</td><td>PPC.DSCNTLVALUE[6]</td></tr>

<tr><td>CELL_N[1].IMUX_SR_OPTINV[3]</td><td>PPC.DSCNTLVALUE[7]</td></tr>

<tr><td>CELL_N[1].IMUX_CE_OPTINV[0]</td><td>PPC.DSCNTLVALUE[0]</td></tr>

<tr><td>CELL_N[1].IMUX_CE_OPTINV[1]</td><td>PPC.DSCNTLVALUE[1]</td></tr>

<tr><td>CELL_N[1].IMUX_CE_OPTINV[2]</td><td>PPC.DSCNTLVALUE[2]</td></tr>

<tr><td>CELL_N[1].IMUX_CE_OPTINV[3]</td><td>PPC.DSCNTLVALUE[3]</td></tr>

<tr><td>CELL_N[1].IMUX_IMUX[0]</td><td>PPC.FCMAPUDCDLDSTBYTE</td></tr>

<tr><td>CELL_N[1].IMUX_IMUX[1]</td><td>PPC.FCMAPUDCDLDSTHW</td></tr>

<tr><td>CELL_N[1].IMUX_IMUX[2]</td><td>PPC.FCMAPUDCDLDSTWD</td></tr>

<tr><td>CELL_N[1].IMUX_IMUX[3]</td><td>PPC.FCMAPUDCDLDSTDW</td></tr>

<tr><td>CELL_N[1].IMUX_IMUX[4]</td><td>PPC.FCMAPUDCDLDSTQW</td></tr>

<tr><td>CELL_N[1].IMUX_IMUX[5]</td><td>PPC.FCMAPUDCDTRAPBE</td></tr>

<tr><td>CELL_N[1].IMUX_IMUX[6]</td><td>PPC.FCMAPUDCDTRAPLE</td></tr>

<tr><td>CELL_N[1].IMUX_IMUX[7]</td><td>PPC.FCMAPULOADWAIT</td></tr>

<tr><td>CELL_N[1].IMUX_IMUX[8]</td><td>PPC.TSTAPUC405EXERESULTI[20]</td></tr>

<tr><td>CELL_N[1].IMUX_IMUX[9]</td><td>PPC.TSTAPUC405EXERESULTI[21]</td></tr>

<tr><td>CELL_N[1].IMUX_IMUX[10]</td><td>PPC.TSTAPUC405EXERESULTI[22]</td></tr>

<tr><td>CELL_N[1].IMUX_IMUX[11]</td><td>PPC.TSTAPUC405EXERESULTI[23]</td></tr>

<tr><td>CELL_N[1].IMUX_IMUX[12]</td><td>PPC.TSTAPUC405EXERESULTI[24]</td></tr>

<tr><td>CELL_N[1].IMUX_IMUX[13]</td><td>PPC.TSTAPUC405EXERESULTI[25]</td></tr>

<tr><td>CELL_N[1].IMUX_IMUX[14]</td><td>PPC.TSTAPUC405EXERESULTI[26]</td></tr>

<tr><td>CELL_N[1].IMUX_IMUX[15]</td><td>PPC.TSTAPUC405EXERESULTI[27]</td></tr>

<tr><td>CELL_N[1].IMUX_IMUX[16]</td><td>PPC.TSTDSOCMC405RDDBUSI[20]</td></tr>

<tr><td>CELL_N[1].IMUX_IMUX[17]</td><td>PPC.TSTDSOCMC405RDDBUSI[21]</td></tr>

<tr><td>CELL_N[1].IMUX_IMUX[18]</td><td>PPC.TSTDSOCMC405RDDBUSI[22]</td></tr>

<tr><td>CELL_N[1].IMUX_IMUX[19]</td><td>PPC.TSTDSOCMC405RDDBUSI[23]</td></tr>

<tr><td>CELL_N[1].OUT_BEST_TMIN[0]</td><td>PPC.DSOCMBRAMWRDBUS[8]</td></tr>

<tr><td>CELL_N[1].OUT_BEST_TMIN[1]</td><td>PPC.DSOCMBRAMWRDBUS[9]</td></tr>

<tr><td>CELL_N[1].OUT_BEST_TMIN[2]</td><td>PPC.DSOCMBRAMWRDBUS[10]</td></tr>

<tr><td>CELL_N[1].OUT_BEST_TMIN[3]</td><td>PPC.DSOCMBRAMWRDBUS[11]</td></tr>

<tr><td>CELL_N[1].OUT_BEST_TMIN[4]</td><td>PPC.DSOCMBRAMABUS[16]</td></tr>

<tr><td>CELL_N[1].OUT_BEST_TMIN[5]</td><td>PPC.DSOCMBRAMABUS[17]</td></tr>

<tr><td>CELL_N[1].OUT_BEST_TMIN[6]</td><td>PPC.DSOCMBRAMABUS[18]</td></tr>

<tr><td>CELL_N[1].OUT_BEST_TMIN[7]</td><td>PPC.DSOCMBRAMABUS[19]</td></tr>

<tr><td>CELL_N[1].OUT_SEC_TMIN[0]</td><td>PPC.DSOCMBRAMABUS[20]</td></tr>

<tr><td>CELL_N[1].OUT_SEC_TMIN[1]</td><td>PPC.DSOCMBRAMABUS[21]</td></tr>

<tr><td>CELL_N[1].OUT_SEC_TMIN[2]</td><td>PPC.DSOCMBRAMABUS[22]</td></tr>

<tr><td>CELL_N[1].OUT_SEC_TMIN[3]</td><td>PPC.DSOCMBRAMABUS[23]</td></tr>

<tr><td>CELL_N[1].OUT_HALF0_BEL[0]</td><td>PPC.TSTC405APUEXERADATAO[20]</td></tr>

<tr><td>CELL_N[1].OUT_HALF0_BEL[1]</td><td>PPC.TSTC405APUEXERADATAO[21]</td></tr>

<tr><td>CELL_N[1].OUT_HALF0_BEL[2]</td><td>PPC.TSTC405APUEXERADATAO[22]</td></tr>

<tr><td>CELL_N[1].OUT_HALF0_BEL[3]</td><td>PPC.TSTC405APUEXERADATAO[23]</td></tr>

<tr><td>CELL_N[1].OUT_HALF0_BEL[4]</td><td>PPC.TSTC405APUDCDINSTRUCTIONO[20]</td></tr>

<tr><td>CELL_N[1].OUT_HALF0_BEL[5]</td><td>PPC.TSTC405APUDCDINSTRUCTIONO[21]</td></tr>

<tr><td>CELL_N[1].OUT_HALF0_BEL[6]</td><td>PPC.TSTC405APUDCDINSTRUCTIONO[22]</td></tr>

<tr><td>CELL_N[1].OUT_HALF0_BEL[7]</td><td>PPC.TSTC405APUDCDINSTRUCTIONO[23]</td></tr>

<tr><td>CELL_N[1].OUT_HALF1_BEL[0]</td><td>PPC.TSTC405APUEXERADATAO[20]</td></tr>

<tr><td>CELL_N[1].OUT_HALF1_BEL[1]</td><td>PPC.TSTC405APUEXERADATAO[21]</td></tr>

<tr><td>CELL_N[1].OUT_HALF1_BEL[2]</td><td>PPC.TSTC405APUEXERADATAO[22]</td></tr>

<tr><td>CELL_N[1].OUT_HALF1_BEL[3]</td><td>PPC.TSTC405APUEXERADATAO[23]</td></tr>

<tr><td>CELL_N[1].OUT_HALF1_BEL[4]</td><td>PPC.TSTC405APUDCDINSTRUCTIONO[20]</td></tr>

<tr><td>CELL_N[1].OUT_HALF1_BEL[5]</td><td>PPC.TSTC405APUDCDINSTRUCTIONO[21]</td></tr>

<tr><td>CELL_N[1].OUT_HALF1_BEL[6]</td><td>PPC.TSTC405APUDCDINSTRUCTIONO[22]</td></tr>

<tr><td>CELL_N[1].OUT_HALF1_BEL[7]</td><td>PPC.TSTC405APUDCDINSTRUCTIONO[23]</td></tr>

<tr><td>CELL_N[2].IMUX_SR_OPTINV[0]</td><td>PPC.TIEAPUCONTROL[11]</td></tr>

<tr><td>CELL_N[2].IMUX_SR_OPTINV[1]</td><td>PPC.TIEAPUCONTROL[10]</td></tr>

<tr><td>CELL_N[2].IMUX_SR_OPTINV[2]</td><td>PPC.TIEAPUCONTROL[9]</td></tr>

<tr><td>CELL_N[2].IMUX_SR_OPTINV[3]</td><td>PPC.TIEAPUCONTROL[8]</td></tr>

<tr><td>CELL_N[2].IMUX_CLK_OPTINV[0]</td><td>EMAC.PHYEMAC1GTXCLK</td></tr>

<tr><td>CELL_N[2].IMUX_CE_OPTINV[0]</td><td>PPC.TIEAPUCONTROL[15]</td></tr>

<tr><td>CELL_N[2].IMUX_CE_OPTINV[1]</td><td>PPC.TIEAPUCONTROL[14]</td></tr>

<tr><td>CELL_N[2].IMUX_CE_OPTINV[2]</td><td>PPC.TIEAPUCONTROL[13]</td></tr>

<tr><td>CELL_N[2].IMUX_CE_OPTINV[3]</td><td>PPC.TIEAPUCONTROL[12]</td></tr>

<tr><td>CELL_N[2].IMUX_IMUX[0]</td><td>PPC.BRAMDSOCMRDDBUS[8]</td></tr>

<tr><td>CELL_N[2].IMUX_IMUX[1]</td><td>PPC.BRAMDSOCMRDDBUS[9]</td></tr>

<tr><td>CELL_N[2].IMUX_IMUX[2]</td><td>PPC.BRAMDSOCMRDDBUS[10]</td></tr>

<tr><td>CELL_N[2].IMUX_IMUX[3]</td><td>PPC.BRAMDSOCMRDDBUS[11]</td></tr>

<tr><td>CELL_N[2].IMUX_IMUX[4]</td><td>PPC.FCMAPUEXECRFIELD[0]</td></tr>

<tr><td>CELL_N[2].IMUX_IMUX[5]</td><td>PPC.FCMAPUEXECRFIELD[1]</td></tr>

<tr><td>CELL_N[2].IMUX_IMUX[6]</td><td>PPC.FCMAPUEXECRFIELD[2]</td></tr>

<tr><td>CELL_N[2].IMUX_IMUX[7]</td><td>PPC.DSOCMRWCOMPLETE</td></tr>

<tr><td>CELL_N[2].IMUX_IMUX[8]</td><td>PPC.FCMAPUDCDLOAD</td></tr>

<tr><td>CELL_N[2].IMUX_IMUX[9]</td><td>PPC.FCMAPUDCDSTORE</td></tr>

<tr><td>CELL_N[2].IMUX_IMUX[10]</td><td>PPC.TSTDSOCMC405COMPLETEI</td></tr>

<tr><td>CELL_N[2].IMUX_IMUX[11]</td><td>PPC.TSTDSOCMC405DISOPERANDFWDI</td></tr>

<tr><td>CELL_N[2].IMUX_IMUX[12]</td><td>PPC.TSTAPUC405EXERESULTI[16]</td></tr>

<tr><td>CELL_N[2].IMUX_IMUX[13]</td><td>PPC.TSTAPUC405EXERESULTI[17]</td></tr>

<tr><td>CELL_N[2].IMUX_IMUX[14]</td><td>PPC.TSTAPUC405EXERESULTI[18]</td></tr>

<tr><td>CELL_N[2].IMUX_IMUX[15]</td><td>PPC.TSTAPUC405EXERESULTI[19]</td></tr>

<tr><td>CELL_N[2].IMUX_IMUX[16]</td><td>PPC.TSTDSOCMC405RDDBUSI[16]</td></tr>

<tr><td>CELL_N[2].IMUX_IMUX[17]</td><td>PPC.TSTDSOCMC405RDDBUSI[17]</td></tr>

<tr><td>CELL_N[2].IMUX_IMUX[18]</td><td>PPC.TSTDSOCMC405RDDBUSI[18]</td></tr>

<tr><td>CELL_N[2].IMUX_IMUX[19]</td><td>PPC.TSTDSOCMC405RDDBUSI[19]</td></tr>

<tr><td>CELL_N[2].OUT_BEST_TMIN[0]</td><td>PPC.DSOCMBRAMWRDBUS[12]</td></tr>

<tr><td>CELL_N[2].OUT_BEST_TMIN[1]</td><td>PPC.DSOCMBRAMWRDBUS[13]</td></tr>

<tr><td>CELL_N[2].OUT_BEST_TMIN[2]</td><td>PPC.DSOCMBRAMWRDBUS[14]</td></tr>

<tr><td>CELL_N[2].OUT_BEST_TMIN[3]</td><td>PPC.DSOCMBRAMWRDBUS[15]</td></tr>

<tr><td>CELL_N[2].OUT_BEST_TMIN[4]</td><td>PPC.DSOCMBRAMBYTEWRITE[0]</td></tr>

<tr><td>CELL_N[2].OUT_BEST_TMIN[5]</td><td>PPC.DSOCMBRAMBYTEWRITE[1]</td></tr>

<tr><td>CELL_N[2].OUT_BEST_TMIN[6]</td><td>PPC.DSOCMBRAMBYTEWRITE[2]</td></tr>

<tr><td>CELL_N[2].OUT_BEST_TMIN[7]</td><td>PPC.DSOCMBRAMBYTEWRITE[3]</td></tr>

<tr><td>CELL_N[2].OUT_SEC_TMIN[0]</td><td>PPC.DSOCMBRAMABUS[28]</td></tr>

<tr><td>CELL_N[2].OUT_SEC_TMIN[1]</td><td>PPC.DSOCMBRAMABUS[29]</td></tr>

<tr><td>CELL_N[2].OUT_SEC_TMIN[2]</td><td>PPC.DSOCMBRAMEN</td></tr>

<tr><td>CELL_N[2].OUT_SEC_TMIN[3]</td><td>PPC.DSOCMRDADDRVALID</td></tr>

<tr><td>CELL_N[2].OUT_HALF0_BEL[0]</td><td>PPC.TSTC405APUEXERADATAO[16]</td></tr>

<tr><td>CELL_N[2].OUT_HALF0_BEL[1]</td><td>PPC.TSTC405APUEXERADATAO[17]</td></tr>

<tr><td>CELL_N[2].OUT_HALF0_BEL[2]</td><td>PPC.TSTC405APUEXERADATAO[18]</td></tr>

<tr><td>CELL_N[2].OUT_HALF0_BEL[3]</td><td>PPC.TSTC405APUEXERADATAO[19]</td></tr>

<tr><td>CELL_N[2].OUT_HALF0_BEL[4]</td><td>PPC.TSTC405APUDCDINSTRUCTIONO[16]</td></tr>

<tr><td>CELL_N[2].OUT_HALF0_BEL[5]</td><td>PPC.TSTC405APUDCDINSTRUCTIONO[17]</td></tr>

<tr><td>CELL_N[2].OUT_HALF0_BEL[6]</td><td>PPC.TSTC405APUDCDINSTRUCTIONO[18]</td></tr>

<tr><td>CELL_N[2].OUT_HALF0_BEL[7]</td><td>PPC.TSTC405APUDCDINSTRUCTIONO[19]</td></tr>

<tr><td>CELL_N[2].OUT_HALF1_BEL[0]</td><td>PPC.TSTC405APUEXERADATAO[16]</td></tr>

<tr><td>CELL_N[2].OUT_HALF1_BEL[1]</td><td>PPC.TSTC405APUEXERADATAO[17]</td></tr>

<tr><td>CELL_N[2].OUT_HALF1_BEL[2]</td><td>PPC.TSTC405APUEXERADATAO[18]</td></tr>

<tr><td>CELL_N[2].OUT_HALF1_BEL[3]</td><td>PPC.TSTC405APUEXERADATAO[19]</td></tr>

<tr><td>CELL_N[2].OUT_HALF1_BEL[4]</td><td>PPC.TSTC405APUDCDINSTRUCTIONO[16]</td></tr>

<tr><td>CELL_N[2].OUT_HALF1_BEL[5]</td><td>PPC.TSTC405APUDCDINSTRUCTIONO[17]</td></tr>

<tr><td>CELL_N[2].OUT_HALF1_BEL[6]</td><td>PPC.TSTC405APUDCDINSTRUCTIONO[18]</td></tr>

<tr><td>CELL_N[2].OUT_HALF1_BEL[7]</td><td>PPC.TSTC405APUDCDINSTRUCTIONO[19]</td></tr>

<tr><td>CELL_N[3].IMUX_SR_OPTINV[0]</td><td>PPC.TIEAPUCONTROL[3]</td></tr>

<tr><td>CELL_N[3].IMUX_SR_OPTINV[1]</td><td>PPC.TIEAPUCONTROL[2]</td></tr>

<tr><td>CELL_N[3].IMUX_SR_OPTINV[2]</td><td>PPC.TIEAPUCONTROL[1]</td></tr>

<tr><td>CELL_N[3].IMUX_SR_OPTINV[3]</td><td>PPC.TIEAPUCONTROL[0]</td></tr>

<tr><td>CELL_N[3].IMUX_CLK_OPTINV[0]</td><td>EMAC.PHYEMAC1RXCLK</td></tr>

<tr><td>CELL_N[3].IMUX_CE_OPTINV[0]</td><td>PPC.TIEAPUCONTROL[7]</td></tr>

<tr><td>CELL_N[3].IMUX_CE_OPTINV[1]</td><td>PPC.TIEAPUCONTROL[6]</td></tr>

<tr><td>CELL_N[3].IMUX_CE_OPTINV[2]</td><td>PPC.TIEAPUCONTROL[5]</td></tr>

<tr><td>CELL_N[3].IMUX_CE_OPTINV[3]</td><td>PPC.TIEAPUCONTROL[4]</td></tr>

<tr><td>CELL_N[3].IMUX_IMUX[0]</td><td>PPC.BRAMDSOCMRDDBUS[12]</td></tr>

<tr><td>CELL_N[3].IMUX_IMUX[1]</td><td>PPC.BRAMDSOCMRDDBUS[13]</td></tr>

<tr><td>CELL_N[3].IMUX_IMUX[2]</td><td>PPC.BRAMDSOCMRDDBUS[14]</td></tr>

<tr><td>CELL_N[3].IMUX_IMUX[3]</td><td>PPC.BRAMDSOCMRDDBUS[15]</td></tr>

<tr><td>CELL_N[3].IMUX_IMUX[4]</td><td>PPC.BRAMDSOCMRDDBUS[16]</td></tr>

<tr><td>CELL_N[3].IMUX_IMUX[5]</td><td>PPC.BRAMDSOCMRDDBUS[17]</td></tr>

<tr><td>CELL_N[3].IMUX_IMUX[6]</td><td>PPC.BRAMDSOCMRDDBUS[18]</td></tr>

<tr><td>CELL_N[3].IMUX_IMUX[7]</td><td>PPC.BRAMDSOCMRDDBUS[19]</td></tr>

<tr><td>CELL_N[3].IMUX_IMUX[8]</td><td>PPC.FCMAPUEXEBLOCKINGMCO</td></tr>

<tr><td>CELL_N[3].IMUX_IMUX[9]</td><td>PPC.TSTAPUC405EXERESULTI[12]</td></tr>

<tr><td>CELL_N[3].IMUX_IMUX[10]</td><td>PPC.TSTAPUC405EXERESULTI[13]</td></tr>

<tr><td>CELL_N[3].IMUX_IMUX[11]</td><td>PPC.TSTAPUC405EXERESULTI[14]</td></tr>

<tr><td>CELL_N[3].IMUX_IMUX[12]</td><td>PPC.TSTAPUC405EXERESULTI[15]</td></tr>

<tr><td>CELL_N[3].IMUX_IMUX[13]</td><td>PPC.TSTDSOCMC405HOLDI</td></tr>

<tr><td>CELL_N[3].IMUX_IMUX[14]</td><td>PPC.TSTAPUC405DCDTRAPBEI</td></tr>

<tr><td>CELL_N[3].IMUX_IMUX[15]</td><td>PPC.TSTAPUC405DCDTRAPLEI</td></tr>

<tr><td>CELL_N[3].IMUX_IMUX[16]</td><td>PPC.TSTDSOCMC405RDDBUSI[12]</td></tr>

<tr><td>CELL_N[3].IMUX_IMUX[17]</td><td>PPC.TSTDSOCMC405RDDBUSI[13]</td></tr>

<tr><td>CELL_N[3].IMUX_IMUX[18]</td><td>PPC.TSTDSOCMC405RDDBUSI[14]</td></tr>

<tr><td>CELL_N[3].IMUX_IMUX[19]</td><td>PPC.TSTDSOCMC405RDDBUSI[15]</td></tr>

<tr><td>CELL_N[3].OUT_BEST_TMIN[0]</td><td>PPC.DSOCMBRAMWRDBUS[16]</td></tr>

<tr><td>CELL_N[3].OUT_BEST_TMIN[1]</td><td>PPC.DSOCMBRAMWRDBUS[17]</td></tr>

<tr><td>CELL_N[3].OUT_BEST_TMIN[2]</td><td>PPC.DSOCMBRAMWRDBUS[18]</td></tr>

<tr><td>CELL_N[3].OUT_BEST_TMIN[3]</td><td>PPC.DSOCMBRAMWRDBUS[19]</td></tr>

<tr><td>CELL_N[3].OUT_BEST_TMIN[4]</td><td>PPC.APUFCMINSTRUCTION[31]</td></tr>

<tr><td>CELL_N[3].OUT_BEST_TMIN[5]</td><td>PPC.APUFCMINSTRUCTION[30]</td></tr>

<tr><td>CELL_N[3].OUT_BEST_TMIN[6]</td><td>PPC.APUFCMINSTRUCTION[29]</td></tr>

<tr><td>CELL_N[3].OUT_BEST_TMIN[7]</td><td>PPC.APUFCMINSTRUCTION[28]</td></tr>

<tr><td>CELL_N[3].OUT_SEC_TMIN[0]</td><td>PPC.APUFCMINSTRUCTION[27]</td></tr>

<tr><td>CELL_N[3].OUT_SEC_TMIN[1]</td><td>PPC.APUFCMINSTRUCTION[26]</td></tr>

<tr><td>CELL_N[3].OUT_SEC_TMIN[2]</td><td>PPC.APUFCMINSTRUCTION[25]</td></tr>

<tr><td>CELL_N[3].OUT_SEC_TMIN[3]</td><td>PPC.APUFCMINSTRUCTION[24]</td></tr>

<tr><td>CELL_N[3].OUT_HALF0_BEL[0]</td><td>PPC.TSTC405APUEXERADATAO[12]</td></tr>

<tr><td>CELL_N[3].OUT_HALF0_BEL[1]</td><td>PPC.TSTC405APUEXERADATAO[13]</td></tr>

<tr><td>CELL_N[3].OUT_HALF0_BEL[2]</td><td>PPC.TSTC405APUEXERADATAO[14]</td></tr>

<tr><td>CELL_N[3].OUT_HALF0_BEL[3]</td><td>PPC.TSTC405APUEXERADATAO[15]</td></tr>

<tr><td>CELL_N[3].OUT_HALF0_BEL[4]</td><td>PPC.TSTC405APUDCDINSTRUCTIONO[12]</td></tr>

<tr><td>CELL_N[3].OUT_HALF0_BEL[5]</td><td>PPC.TSTC405APUDCDINSTRUCTIONO[13]</td></tr>

<tr><td>CELL_N[3].OUT_HALF0_BEL[6]</td><td>PPC.TSTC405APUDCDINSTRUCTIONO[14]</td></tr>

<tr><td>CELL_N[3].OUT_HALF0_BEL[7]</td><td>PPC.TSTC405APUDCDINSTRUCTIONO[15]</td></tr>

<tr><td>CELL_N[3].OUT_HALF1_BEL[0]</td><td>PPC.TSTC405APUEXERADATAO[12]</td></tr>

<tr><td>CELL_N[3].OUT_HALF1_BEL[1]</td><td>PPC.TSTC405APUEXERADATAO[13]</td></tr>

<tr><td>CELL_N[3].OUT_HALF1_BEL[2]</td><td>PPC.TSTC405APUEXERADATAO[14]</td></tr>

<tr><td>CELL_N[3].OUT_HALF1_BEL[3]</td><td>PPC.TSTC405APUEXERADATAO[15]</td></tr>

<tr><td>CELL_N[3].OUT_HALF1_BEL[4]</td><td>PPC.TSTC405APUDCDINSTRUCTIONO[12]</td></tr>

<tr><td>CELL_N[3].OUT_HALF1_BEL[5]</td><td>PPC.TSTC405APUDCDINSTRUCTIONO[13]</td></tr>

<tr><td>CELL_N[3].OUT_HALF1_BEL[6]</td><td>PPC.TSTC405APUDCDINSTRUCTIONO[14]</td></tr>

<tr><td>CELL_N[3].OUT_HALF1_BEL[7]</td><td>PPC.TSTC405APUDCDINSTRUCTIONO[15]</td></tr>

<tr><td>CELL_N[4].IMUX_SR_OPTINV[0]</td><td>EMAC.TIEEMAC1CONFIGVEC[29]</td></tr>

<tr><td>CELL_N[4].IMUX_SR_OPTINV[1]</td><td>EMAC.TIEEMAC1CONFIGVEC[28]</td></tr>

<tr><td>CELL_N[4].IMUX_SR_OPTINV[2]</td><td>EMAC.TIEEMAC1CONFIGVEC[27]</td></tr>

<tr><td>CELL_N[4].IMUX_SR_OPTINV[3]</td><td>EMAC.TIEEMAC1CONFIGVEC[26]</td></tr>

<tr><td>CELL_N[4].IMUX_CLK_OPTINV[0]</td><td>EMAC.PHYEMAC1MIITXCLK</td></tr>

<tr><td>CELL_N[4].IMUX_CE_OPTINV[0]</td><td>EMAC.TIEEMAC1CONFIGVEC[33]</td></tr>

<tr><td>CELL_N[4].IMUX_CE_OPTINV[1]</td><td>EMAC.TIEEMAC1CONFIGVEC[32]</td></tr>

<tr><td>CELL_N[4].IMUX_CE_OPTINV[2]</td><td>EMAC.TIEEMAC1CONFIGVEC[31]</td></tr>

<tr><td>CELL_N[4].IMUX_CE_OPTINV[3]</td><td>EMAC.TIEEMAC1CONFIGVEC[30]</td></tr>

<tr><td>CELL_N[4].IMUX_IMUX[0]</td><td>PPC.BRAMDSOCMRDDBUS[20]</td></tr>

<tr><td>CELL_N[4].IMUX_IMUX[1]</td><td>PPC.BRAMDSOCMRDDBUS[21]</td></tr>

<tr><td>CELL_N[4].IMUX_IMUX[2]</td><td>PPC.BRAMDSOCMRDDBUS[22]</td></tr>

<tr><td>CELL_N[4].IMUX_IMUX[3]</td><td>PPC.BRAMDSOCMRDDBUS[23]</td></tr>

<tr><td>CELL_N[4].IMUX_IMUX[4]</td><td>PPC.FCMAPUEXENONBLOCKINGMCO</td></tr>

<tr><td>CELL_N[4].IMUX_IMUX[5]</td><td>PPC.TSTAPUC405EXERESULTI[8]</td></tr>

<tr><td>CELL_N[4].IMUX_IMUX[6]</td><td>PPC.TSTAPUC405EXERESULTI[9]</td></tr>

<tr><td>CELL_N[4].IMUX_IMUX[7]</td><td>PPC.TSTAPUC405EXERESULTI[10]</td></tr>

<tr><td>CELL_N[4].IMUX_IMUX[8]</td><td>PPC.TSTAPUC405EXERESULTI[11]</td></tr>

<tr><td>CELL_N[4].IMUX_IMUX[9]</td><td>PPC.TSTAPUC405DCDLOADI</td></tr>

<tr><td>CELL_N[4].IMUX_IMUX[10]</td><td>PPC.TSTAPUC405DCDSTOREI</td></tr>

<tr><td>CELL_N[4].IMUX_IMUX[11]</td><td>PPC.TSTAPUC405DCDXERCAENI</td></tr>

<tr><td>CELL_N[4].IMUX_IMUX[12]</td><td>PPC.TSTAPUC405DCDXEROVENI</td></tr>

<tr><td>CELL_N[4].IMUX_IMUX[13]</td><td>PPC.TSTAPUC405DCDPRIVOPI</td></tr>

<tr><td>CELL_N[4].IMUX_IMUX[14]</td><td>PPC.TSTAPUC405DCDCRENI</td></tr>

<tr><td>CELL_N[4].IMUX_IMUX[15]</td><td>PPC.TSTAPUC405DCDUPDATEI</td></tr>

<tr><td>CELL_N[4].IMUX_IMUX[16]</td><td>PPC.TSTDSOCMC405RDDBUSI[8]</td></tr>

<tr><td>CELL_N[4].IMUX_IMUX[17]</td><td>PPC.TSTDSOCMC405RDDBUSI[9]</td></tr>

<tr><td>CELL_N[4].IMUX_IMUX[18]</td><td>PPC.TSTDSOCMC405RDDBUSI[10]</td></tr>

<tr><td>CELL_N[4].IMUX_IMUX[19]</td><td>PPC.TSTDSOCMC405RDDBUSI[11]</td></tr>

<tr><td>CELL_N[4].OUT_BEST_TMIN[0]</td><td>PPC.DSOCMBRAMWRDBUS[20]</td></tr>

<tr><td>CELL_N[4].OUT_BEST_TMIN[1]</td><td>PPC.DSOCMBRAMWRDBUS[21]</td></tr>

<tr><td>CELL_N[4].OUT_BEST_TMIN[2]</td><td>PPC.DSOCMBRAMWRDBUS[22]</td></tr>

<tr><td>CELL_N[4].OUT_BEST_TMIN[3]</td><td>PPC.DSOCMBRAMWRDBUS[23]</td></tr>

<tr><td>CELL_N[4].OUT_BEST_TMIN[4]</td><td>PPC.APUFCMINSTRUCTION[23]</td></tr>

<tr><td>CELL_N[4].OUT_BEST_TMIN[5]</td><td>PPC.APUFCMINSTRUCTION[22]</td></tr>

<tr><td>CELL_N[4].OUT_BEST_TMIN[6]</td><td>PPC.APUFCMINSTRUCTION[21]</td></tr>

<tr><td>CELL_N[4].OUT_BEST_TMIN[7]</td><td>PPC.APUFCMINSTRUCTION[20]</td></tr>

<tr><td>CELL_N[4].OUT_SEC_TMIN[0]</td><td>PPC.APUFCMINSTRUCTION[19]</td></tr>

<tr><td>CELL_N[4].OUT_SEC_TMIN[1]</td><td>PPC.APUFCMINSTRUCTION[18]</td></tr>

<tr><td>CELL_N[4].OUT_SEC_TMIN[2]</td><td>PPC.APUFCMINSTRUCTION[17]</td></tr>

<tr><td>CELL_N[4].OUT_SEC_TMIN[3]</td><td>PPC.APUFCMINSTRUCTION[16]</td></tr>

<tr><td>CELL_N[4].OUT_HALF0_BEL[0]</td><td>PPC.TSTC405APUEXERADATAO[8]</td></tr>

<tr><td>CELL_N[4].OUT_HALF0_BEL[1]</td><td>PPC.TSTC405APUEXERADATAO[9]</td></tr>

<tr><td>CELL_N[4].OUT_HALF0_BEL[2]</td><td>PPC.TSTC405APUEXERADATAO[10]</td></tr>

<tr><td>CELL_N[4].OUT_HALF0_BEL[3]</td><td>PPC.TSTC405APUEXERADATAO[11]</td></tr>

<tr><td>CELL_N[4].OUT_HALF0_BEL[4]</td><td>PPC.TSTC405APUDCDINSTRUCTIONO[8]</td></tr>

<tr><td>CELL_N[4].OUT_HALF0_BEL[5]</td><td>PPC.TSTC405APUDCDINSTRUCTIONO[9]</td></tr>

<tr><td>CELL_N[4].OUT_HALF0_BEL[6]</td><td>PPC.TSTC405APUDCDINSTRUCTIONO[10]</td></tr>

<tr><td>CELL_N[4].OUT_HALF0_BEL[7]</td><td>PPC.TSTC405APUDCDINSTRUCTIONO[11]</td></tr>

<tr><td>CELL_N[4].OUT_HALF1_BEL[0]</td><td>PPC.TSTC405APUEXERADATAO[8]</td></tr>

<tr><td>CELL_N[4].OUT_HALF1_BEL[1]</td><td>PPC.TSTC405APUEXERADATAO[9]</td></tr>

<tr><td>CELL_N[4].OUT_HALF1_BEL[2]</td><td>PPC.TSTC405APUEXERADATAO[10]</td></tr>

<tr><td>CELL_N[4].OUT_HALF1_BEL[3]</td><td>PPC.TSTC405APUEXERADATAO[11]</td></tr>

<tr><td>CELL_N[4].OUT_HALF1_BEL[4]</td><td>PPC.TSTC405APUDCDINSTRUCTIONO[8]</td></tr>

<tr><td>CELL_N[4].OUT_HALF1_BEL[5]</td><td>PPC.TSTC405APUDCDINSTRUCTIONO[9]</td></tr>

<tr><td>CELL_N[4].OUT_HALF1_BEL[6]</td><td>PPC.TSTC405APUDCDINSTRUCTIONO[10]</td></tr>

<tr><td>CELL_N[4].OUT_HALF1_BEL[7]</td><td>PPC.TSTC405APUDCDINSTRUCTIONO[11]</td></tr>

<tr><td>CELL_N[5].IMUX_SR_OPTINV[0]</td><td>EMAC.TIEEMAC1CONFIGVEC[37]</td></tr>

<tr><td>CELL_N[5].IMUX_SR_OPTINV[1]</td><td>EMAC.TIEEMAC1CONFIGVEC[36]</td></tr>

<tr><td>CELL_N[5].IMUX_SR_OPTINV[2]</td><td>EMAC.TIEEMAC1CONFIGVEC[35]</td></tr>

<tr><td>CELL_N[5].IMUX_SR_OPTINV[3]</td><td>EMAC.TIEEMAC1CONFIGVEC[34]</td></tr>

<tr><td>CELL_N[5].IMUX_CLK_OPTINV[0]</td><td>PPC.CPMFCMCLK</td></tr>

<tr><td>CELL_N[5].IMUX_CE_OPTINV[0]</td><td>EMAC.TIEEMAC1CONFIGVEC[41]</td></tr>

<tr><td>CELL_N[5].IMUX_CE_OPTINV[1]</td><td>EMAC.TIEEMAC1CONFIGVEC[40]</td></tr>

<tr><td>CELL_N[5].IMUX_CE_OPTINV[2]</td><td>EMAC.TIEEMAC1CONFIGVEC[39]</td></tr>

<tr><td>CELL_N[5].IMUX_CE_OPTINV[3]</td><td>EMAC.TIEEMAC1CONFIGVEC[38]</td></tr>

<tr><td>CELL_N[5].IMUX_IMUX[0]</td><td>PPC.BRAMDSOCMRDDBUS[24]</td></tr>

<tr><td>CELL_N[5].IMUX_IMUX[1]</td><td>PPC.BRAMDSOCMRDDBUS[25]</td></tr>

<tr><td>CELL_N[5].IMUX_IMUX[2]</td><td>PPC.BRAMDSOCMRDDBUS[26]</td></tr>

<tr><td>CELL_N[5].IMUX_IMUX[3]</td><td>PPC.BRAMDSOCMRDDBUS[27]</td></tr>

<tr><td>CELL_N[5].IMUX_IMUX[4]</td><td>PPC.FCMAPUDCDFORCEBESTEERING</td></tr>

<tr><td>CELL_N[5].IMUX_IMUX[5]</td><td>PPC.TSTAPUC405EXERESULTI[4]</td></tr>

<tr><td>CELL_N[5].IMUX_IMUX[6]</td><td>PPC.TSTAPUC405EXERESULTI[5]</td></tr>

<tr><td>CELL_N[5].IMUX_IMUX[7]</td><td>PPC.TSTAPUC405EXERESULTI[6]</td></tr>

<tr><td>CELL_N[5].IMUX_IMUX[8]</td><td>PPC.TSTAPUC405EXERESULTI[7]</td></tr>

<tr><td>CELL_N[5].IMUX_IMUX[9]</td><td>PPC.TSTAPUC405EXECRFIELDI[0]</td></tr>

<tr><td>CELL_N[5].IMUX_IMUX[10]</td><td>PPC.TSTAPUC405EXECRFIELDI[1]</td></tr>

<tr><td>CELL_N[5].IMUX_IMUX[11]</td><td>PPC.TSTAPUC405EXECRFIELDI[2]</td></tr>

<tr><td>CELL_N[5].IMUX_IMUX[12]</td><td>PPC.TSTAPUC405DCDFPUOPI</td></tr>

<tr><td>CELL_N[5].IMUX_IMUX[13]</td><td>PPC.TSTAPUC405DCDGPRWRITEI</td></tr>

<tr><td>CELL_N[5].IMUX_IMUX[14]</td><td>PPC.TSTAPUC405DCDRAENI</td></tr>

<tr><td>CELL_N[5].IMUX_IMUX[15]</td><td>PPC.TSTAPUC405DCDRBENI</td></tr>

<tr><td>CELL_N[5].IMUX_IMUX[16]</td><td>PPC.TSTDSOCMC405RDDBUSI[4]</td></tr>

<tr><td>CELL_N[5].IMUX_IMUX[17]</td><td>PPC.TSTDSOCMC405RDDBUSI[5]</td></tr>

<tr><td>CELL_N[5].IMUX_IMUX[18]</td><td>PPC.TSTDSOCMC405RDDBUSI[6]</td></tr>

<tr><td>CELL_N[5].IMUX_IMUX[19]</td><td>PPC.TSTDSOCMC405RDDBUSI[7]</td></tr>

<tr><td>CELL_N[5].OUT_BEST_TMIN[0]</td><td>PPC.DSOCMBRAMWRDBUS[24]</td></tr>

<tr><td>CELL_N[5].OUT_BEST_TMIN[1]</td><td>PPC.DSOCMBRAMWRDBUS[25]</td></tr>

<tr><td>CELL_N[5].OUT_BEST_TMIN[2]</td><td>PPC.DSOCMBRAMWRDBUS[26]</td></tr>

<tr><td>CELL_N[5].OUT_BEST_TMIN[3]</td><td>PPC.DSOCMBRAMWRDBUS[27]</td></tr>

<tr><td>CELL_N[5].OUT_BEST_TMIN[4]</td><td>PPC.APUFCMINSTRUCTION[15]</td></tr>

<tr><td>CELL_N[5].OUT_BEST_TMIN[5]</td><td>PPC.APUFCMINSTRUCTION[14]</td></tr>

<tr><td>CELL_N[5].OUT_BEST_TMIN[6]</td><td>PPC.APUFCMINSTRUCTION[13]</td></tr>

<tr><td>CELL_N[5].OUT_BEST_TMIN[7]</td><td>PPC.APUFCMINSTRUCTION[12]</td></tr>

<tr><td>CELL_N[5].OUT_SEC_TMIN[0]</td><td>PPC.APUFCMINSTRUCTION[11]</td></tr>

<tr><td>CELL_N[5].OUT_SEC_TMIN[1]</td><td>PPC.APUFCMINSTRUCTION[10]</td></tr>

<tr><td>CELL_N[5].OUT_SEC_TMIN[2]</td><td>PPC.APUFCMINSTRUCTION[9]</td></tr>

<tr><td>CELL_N[5].OUT_SEC_TMIN[3]</td><td>PPC.APUFCMINSTRUCTION[8]</td></tr>

<tr><td>CELL_N[5].OUT_HALF0_BEL[0]</td><td>PPC.TSTC405APUEXERADATAO[4]</td></tr>

<tr><td>CELL_N[5].OUT_HALF0_BEL[1]</td><td>PPC.TSTC405APUEXERADATAO[5]</td></tr>

<tr><td>CELL_N[5].OUT_HALF0_BEL[2]</td><td>PPC.TSTC405APUEXERADATAO[6]</td></tr>

<tr><td>CELL_N[5].OUT_HALF0_BEL[3]</td><td>PPC.TSTC405APUEXERADATAO[7]</td></tr>

<tr><td>CELL_N[5].OUT_HALF0_BEL[4]</td><td>PPC.TSTC405APUDCDINSTRUCTIONO[4]</td></tr>

<tr><td>CELL_N[5].OUT_HALF0_BEL[5]</td><td>PPC.TSTC405APUDCDINSTRUCTIONO[5]</td></tr>

<tr><td>CELL_N[5].OUT_HALF0_BEL[6]</td><td>PPC.TSTC405APUDCDINSTRUCTIONO[6]</td></tr>

<tr><td>CELL_N[5].OUT_HALF0_BEL[7]</td><td>PPC.TSTC405APUDCDINSTRUCTIONO[7]</td></tr>

<tr><td>CELL_N[5].OUT_HALF1_BEL[0]</td><td>PPC.TSTC405APUEXERADATAO[4]</td></tr>

<tr><td>CELL_N[5].OUT_HALF1_BEL[1]</td><td>PPC.TSTC405APUEXERADATAO[5]</td></tr>

<tr><td>CELL_N[5].OUT_HALF1_BEL[2]</td><td>PPC.TSTC405APUEXERADATAO[6]</td></tr>

<tr><td>CELL_N[5].OUT_HALF1_BEL[3]</td><td>PPC.TSTC405APUEXERADATAO[7]</td></tr>

<tr><td>CELL_N[5].OUT_HALF1_BEL[4]</td><td>PPC.TSTC405APUDCDINSTRUCTIONO[4]</td></tr>

<tr><td>CELL_N[5].OUT_HALF1_BEL[5]</td><td>PPC.TSTC405APUDCDINSTRUCTIONO[5]</td></tr>

<tr><td>CELL_N[5].OUT_HALF1_BEL[6]</td><td>PPC.TSTC405APUDCDINSTRUCTIONO[6]</td></tr>

<tr><td>CELL_N[5].OUT_HALF1_BEL[7]</td><td>PPC.TSTC405APUDCDINSTRUCTIONO[7]</td></tr>

<tr><td>CELL_N[6].IMUX_SR_OPTINV[0]</td><td>EMAC.TIEEMAC1CONFIGVEC[45]</td></tr>

<tr><td>CELL_N[6].IMUX_SR_OPTINV[1]</td><td>EMAC.TIEEMAC1CONFIGVEC[44]</td></tr>

<tr><td>CELL_N[6].IMUX_SR_OPTINV[2]</td><td>EMAC.TIEEMAC1CONFIGVEC[43]</td></tr>

<tr><td>CELL_N[6].IMUX_SR_OPTINV[3]</td><td>EMAC.TIEEMAC1CONFIGVEC[42]</td></tr>

<tr><td>CELL_N[6].IMUX_CE_OPTINV[0]</td><td>EMAC.TIEEMAC1CONFIGVEC[49]</td></tr>

<tr><td>CELL_N[6].IMUX_CE_OPTINV[1]</td><td>EMAC.TIEEMAC1CONFIGVEC[48]</td></tr>

<tr><td>CELL_N[6].IMUX_CE_OPTINV[2]</td><td>EMAC.TIEEMAC1CONFIGVEC[47]</td></tr>

<tr><td>CELL_N[6].IMUX_CE_OPTINV[3]</td><td>EMAC.TIEEMAC1CONFIGVEC[46]</td></tr>

<tr><td>CELL_N[6].IMUX_IMUX[0]</td><td>PPC.BRAMDSOCMRDDBUS[28]</td></tr>

<tr><td>CELL_N[6].IMUX_IMUX[1]</td><td>PPC.BRAMDSOCMRDDBUS[29]</td></tr>

<tr><td>CELL_N[6].IMUX_IMUX[2]</td><td>PPC.BRAMDSOCMRDDBUS[30]</td></tr>

<tr><td>CELL_N[6].IMUX_IMUX[3]</td><td>PPC.BRAMDSOCMRDDBUS[31]</td></tr>

<tr><td>CELL_N[6].IMUX_IMUX[4]</td><td>PPC.FCMAPUDCDUPDATE</td></tr>

<tr><td>CELL_N[6].IMUX_IMUX[5]</td><td>PPC.FCMAPUDCDGPRWRITE</td></tr>

<tr><td>CELL_N[6].IMUX_IMUX[6]</td><td>PPC.FCMAPUDCDRAEN</td></tr>

<tr><td>CELL_N[6].IMUX_IMUX[7]</td><td>PPC.FCMAPUDCDRBEN</td></tr>

<tr><td>CELL_N[6].IMUX_IMUX[8]</td><td>PPC.TSTAPUC405EXERESULTI[0]</td></tr>

<tr><td>CELL_N[6].IMUX_IMUX[9]</td><td>PPC.TSTAPUC405EXERESULTI[1]</td></tr>

<tr><td>CELL_N[6].IMUX_IMUX[10]</td><td>PPC.TSTAPUC405EXERESULTI[2]</td></tr>

<tr><td>CELL_N[6].IMUX_IMUX[11]</td><td>PPC.TSTAPUC405EXERESULTI[3]</td></tr>

<tr><td>CELL_N[6].IMUX_IMUX[12]</td><td>PPC.TSTAPUC405EXECRI[0]</td></tr>

<tr><td>CELL_N[6].IMUX_IMUX[13]</td><td>PPC.TSTAPUC405EXECRI[1]</td></tr>

<tr><td>CELL_N[6].IMUX_IMUX[14]</td><td>PPC.TSTAPUC405EXECRI[2]</td></tr>

<tr><td>CELL_N[6].IMUX_IMUX[15]</td><td>PPC.TSTAPUC405EXECRI[3]</td></tr>

<tr><td>CELL_N[6].IMUX_IMUX[16]</td><td>PPC.TSTDSOCMC405RDDBUSI[0]</td></tr>

<tr><td>CELL_N[6].IMUX_IMUX[17]</td><td>PPC.TSTDSOCMC405RDDBUSI[1]</td></tr>

<tr><td>CELL_N[6].IMUX_IMUX[18]</td><td>PPC.TSTDSOCMC405RDDBUSI[2]</td></tr>

<tr><td>CELL_N[6].IMUX_IMUX[19]</td><td>PPC.TSTDSOCMC405RDDBUSI[3]</td></tr>

<tr><td>CELL_N[6].OUT_BEST_TMIN[0]</td><td>PPC.DSOCMBRAMWRDBUS[28]</td></tr>

<tr><td>CELL_N[6].OUT_BEST_TMIN[1]</td><td>PPC.DSOCMBRAMWRDBUS[29]</td></tr>

<tr><td>CELL_N[6].OUT_BEST_TMIN[2]</td><td>PPC.DSOCMBRAMWRDBUS[30]</td></tr>

<tr><td>CELL_N[6].OUT_BEST_TMIN[3]</td><td>PPC.DSOCMBRAMWRDBUS[31]</td></tr>

<tr><td>CELL_N[6].OUT_BEST_TMIN[4]</td><td>PPC.APUFCMINSTRUCTION[7]</td></tr>

<tr><td>CELL_N[6].OUT_BEST_TMIN[5]</td><td>PPC.APUFCMINSTRUCTION[6]</td></tr>

<tr><td>CELL_N[6].OUT_BEST_TMIN[6]</td><td>PPC.APUFCMINSTRUCTION[5]</td></tr>

<tr><td>CELL_N[6].OUT_BEST_TMIN[7]</td><td>PPC.APUFCMINSTRUCTION[4]</td></tr>

<tr><td>CELL_N[6].OUT_SEC_TMIN[0]</td><td>PPC.APUFCMINSTRUCTION[3]</td></tr>

<tr><td>CELL_N[6].OUT_SEC_TMIN[1]</td><td>PPC.APUFCMINSTRUCTION[2]</td></tr>

<tr><td>CELL_N[6].OUT_SEC_TMIN[2]</td><td>PPC.APUFCMINSTRUCTION[1]</td></tr>

<tr><td>CELL_N[6].OUT_SEC_TMIN[3]</td><td>PPC.APUFCMINSTRUCTION[0]</td></tr>

<tr><td>CELL_N[6].OUT_HALF0_BEL[0]</td><td>PPC.TSTC405APUEXERADATAO[0]</td></tr>

<tr><td>CELL_N[6].OUT_HALF0_BEL[1]</td><td>PPC.TSTC405APUEXERADATAO[1]</td></tr>

<tr><td>CELL_N[6].OUT_HALF0_BEL[2]</td><td>PPC.TSTC405APUEXERADATAO[2]</td></tr>

<tr><td>CELL_N[6].OUT_HALF0_BEL[3]</td><td>PPC.TSTC405APUEXERADATAO[3]</td></tr>

<tr><td>CELL_N[6].OUT_HALF0_BEL[4]</td><td>PPC.TSTC405APUDCDINSTRUCTIONO[0]</td></tr>

<tr><td>CELL_N[6].OUT_HALF0_BEL[5]</td><td>PPC.TSTC405APUDCDINSTRUCTIONO[1]</td></tr>

<tr><td>CELL_N[6].OUT_HALF0_BEL[6]</td><td>PPC.TSTC405APUDCDINSTRUCTIONO[2]</td></tr>

<tr><td>CELL_N[6].OUT_HALF0_BEL[7]</td><td>PPC.TSTC405APUDCDINSTRUCTIONO[3]</td></tr>

<tr><td>CELL_N[6].OUT_HALF1_BEL[0]</td><td>PPC.TSTC405APUEXERADATAO[0]</td></tr>

<tr><td>CELL_N[6].OUT_HALF1_BEL[1]</td><td>PPC.TSTC405APUEXERADATAO[1]</td></tr>

<tr><td>CELL_N[6].OUT_HALF1_BEL[2]</td><td>PPC.TSTC405APUEXERADATAO[2]</td></tr>

<tr><td>CELL_N[6].OUT_HALF1_BEL[3]</td><td>PPC.TSTC405APUEXERADATAO[3]</td></tr>

<tr><td>CELL_N[6].OUT_HALF1_BEL[4]</td><td>PPC.TSTC405APUDCDINSTRUCTIONO[0]</td></tr>

<tr><td>CELL_N[6].OUT_HALF1_BEL[5]</td><td>PPC.TSTC405APUDCDINSTRUCTIONO[1]</td></tr>

<tr><td>CELL_N[6].OUT_HALF1_BEL[6]</td><td>PPC.TSTC405APUDCDINSTRUCTIONO[2]</td></tr>

<tr><td>CELL_N[6].OUT_HALF1_BEL[7]</td><td>PPC.TSTC405APUDCDINSTRUCTIONO[3]</td></tr>

</tbody>

</table>
</div>


                    </main>

                    <nav class="nav-wrapper" aria-label="Page navigation">
                        <!-- Mobile navigation buttons -->
                            <a rel="prev" href="../virtex4/sysmon.html" class="mobile-nav-chapters previous" title="Previous chapter" aria-label="Previous chapter" aria-keyshortcuts="Left">
                                <span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 320 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M41.4 233.4c-12.5 12.5-12.5 32.8 0 45.3l160 160c12.5 12.5 32.8 12.5 45.3 0s12.5-32.8 0-45.3L109.3 256 246.6 118.6c12.5-12.5 12.5-32.8 0-45.3s-32.8-12.5-45.3 0l-160 160z"/></svg></span>
                            </a>

                            <a rel="next prefetch" href="../virtex4/gt.html" class="mobile-nav-chapters next" title="Next chapter" aria-label="Next chapter" aria-keyshortcuts="Right">
                                <span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 320 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M278.6 233.4c12.5 12.5 12.5 32.8 0 45.3l-160 160c-12.5 12.5-32.8 12.5-45.3 0s-12.5-32.8 0-45.3L210.7 256 73.4 118.6c-12.5-12.5-12.5-32.8 0-45.3s32.8-12.5 45.3 0l160 160z"/></svg></span>
                            </a>

                        <div style="clear: both"></div>
                    </nav>
                </div>
            </div>

            <nav class="nav-wide-wrapper" aria-label="Page navigation">
                    <a rel="prev" href="../virtex4/sysmon.html" class="nav-chapters previous" title="Previous chapter" aria-label="Previous chapter" aria-keyshortcuts="Left">
                        <span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 320 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M41.4 233.4c-12.5 12.5-12.5 32.8 0 45.3l160 160c12.5 12.5 32.8 12.5 45.3 0s12.5-32.8 0-45.3L109.3 256 246.6 118.6c12.5-12.5 12.5-32.8 0-45.3s-32.8-12.5-45.3 0l-160 160z"/></svg></span>
                    </a>

                    <a rel="next prefetch" href="../virtex4/gt.html" class="nav-chapters next" title="Next chapter" aria-label="Next chapter" aria-keyshortcuts="Right">
                        <span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 320 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M278.6 233.4c12.5 12.5 12.5 32.8 0 45.3l-160 160c-12.5 12.5-32.8 12.5-45.3 0s-12.5-32.8 0-45.3L210.7 256 73.4 118.6c-12.5-12.5-12.5-32.8 0-45.3s32.8-12.5 45.3 0l160 160z"/></svg></span>
                    </a>
            </nav>

        </div>

        <template id=fa-eye><span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 576 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M288 32c-80.8 0-145.5 36.8-192.6 80.6C48.6 156 17.3 208 2.5 243.7c-3.3 7.9-3.3 16.7 0 24.6C17.3 304 48.6 356 95.4 399.4C142.5 443.2 207.2 480 288 480s145.5-36.8 192.6-80.6c46.8-43.5 78.1-95.4 93-131.1c3.3-7.9 3.3-16.7 0-24.6c-14.9-35.7-46.2-87.7-93-131.1C433.5 68.8 368.8 32 288 32zM432 256c0 79.5-64.5 144-144 144s-144-64.5-144-144s64.5-144 144-144s144 64.5 144 144zM288 192c0 35.3-28.7 64-64 64c-11.5 0-22.3-3-31.6-8.4c-.2 2.8-.4 5.5-.4 8.4c0 53 43 96 96 96s96-43 96-96s-43-96-96-96c-2.8 0-5.6 .1-8.4 .4c5.3 9.3 8.4 20.1 8.4 31.6z"/></svg></span></template>
        <template id=fa-eye-slash><span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 640 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M38.8 5.1C28.4-3.1 13.3-1.2 5.1 9.2S-1.2 34.7 9.2 42.9l592 464c10.4 8.2 25.5 6.3 33.7-4.1s6.3-25.5-4.1-33.7L525.6 386.7c39.6-40.6 66.4-86.1 79.9-118.4c3.3-7.9 3.3-16.7 0-24.6c-14.9-35.7-46.2-87.7-93-131.1C465.5 68.8 400.8 32 320 32c-68.2 0-125 26.3-169.3 60.8L38.8 5.1zM223.1 149.5C248.6 126.2 282.7 112 320 112c79.5 0 144 64.5 144 144c0 24.9-6.3 48.3-17.4 68.7L408 294.5c5.2-11.8 8-24.8 8-38.5c0-53-43-96-96-96c-2.8 0-5.6 .1-8.4 .4c5.3 9.3 8.4 20.1 8.4 31.6c0 10.2-2.4 19.8-6.6 28.3l-90.3-70.8zm223.1 298L373 389.9c-16.4 6.5-34.3 10.1-53 10.1c-79.5 0-144-64.5-144-144c0-6.9 .5-13.6 1.4-20.2L83.1 161.5C60.3 191.2 44 220.8 34.5 243.7c-3.3 7.9-3.3 16.7 0 24.6c14.9 35.7 46.2 87.7 93 131.1C174.5 443.2 239.2 480 320 480c47.8 0 89.9-12.9 126.2-32.5z"/></svg></span></template>
        <template id=fa-copy><span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 512 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M502.6 70.63l-61.25-61.25C435.4 3.371 427.2 0 418.7 0H255.1c-35.35 0-64 28.66-64 64l.0195 256C192 355.4 220.7 384 256 384h192c35.2 0 64-28.8 64-64V93.25C512 84.77 508.6 76.63 502.6 70.63zM464 320c0 8.836-7.164 16-16 16H255.1c-8.838 0-16-7.164-16-16L239.1 64.13c0-8.836 7.164-16 16-16h128L384 96c0 17.67 14.33 32 32 32h47.1V320zM272 448c0 8.836-7.164 16-16 16H63.1c-8.838 0-16-7.164-16-16L47.98 192.1c0-8.836 7.164-16 16-16H160V128H63.99c-35.35 0-64 28.65-64 64l.0098 256C.002 483.3 28.66 512 64 512h192c35.2 0 64-28.8 64-64v-32h-47.1L272 448z"/></svg></span></template>
        <template id=fa-play><span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 384 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M73 39c-14.8-9.1-33.4-9.4-48.5-.9S0 62.6 0 80V432c0 17.4 9.4 33.4 24.5 41.9s33.7 8.1 48.5-.9L361 297c14.3-8.7 23-24.2 23-41s-8.7-32.2-23-41L73 39z"/></svg></span></template>
        <template id=fa-clock-rotate-left><span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 512 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M75 75L41 41C25.9 25.9 0 36.6 0 57.9V168c0 13.3 10.7 24 24 24H134.1c21.4 0 32.1-25.9 17-41l-30.8-30.8C155 85.5 203 64 256 64c106 0 192 86 192 192s-86 192-192 192c-40.8 0-78.6-12.7-109.7-34.4c-14.5-10.1-34.4-6.6-44.6 7.9s-6.6 34.4 7.9 44.6C151.2 495 201.7 512 256 512c141.4 0 256-114.6 256-256S397.4 0 256 0C185.3 0 121.3 28.7 75 75zm181 53c-13.3 0-24 10.7-24 24V256c0 6.4 2.5 12.5 7 17l72 72c9.4 9.4 24.6 9.4 33.9 0s9.4-24.6 0-33.9l-65-65V152c0-13.3-10.7-24-24-24z"/></svg></span></template>



        <script>
            window.playground_copyable = true;
        </script>



        <script src="../clipboard-1626706a.min.js"></script>
        <script src="../highlight-abc7f01d.js"></script>
        <script src="../book-a0b12cfe.js"></script>

        <!-- Custom JS scripts -->



    </div>
    </body>
</html>
