
#
# CprE 381 Generated Quartus Settings File
#

set_global_assignment -name FAMILY "Cyclone IV E"
set_global_assignment -name DEVICE EP4CE115F29C7
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 21.1.1
set_global_assignment -name PROJECT_CREATION_TIME_DATE "19:07:08  JANUARY 28, 2019"
set_global_assignment -name LAST_QUARTUS_VERSION "21.1.1 Standard Edition"
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
set_global_assignment -name TOP_LEVEL_ENTITY MIPS_Processor
set_global_assignment -name VHDL_INPUT_VERSION VHDL_2008
set_global_assignment -name VHDL_FILE "/home/pwissman/cpre381/Project1Git/cpre381_project1/cpre381-toolflow/proj/src/ALU/ALU.vhd"
set_global_assignment -name VHDL_FILE "/home/pwissman/cpre381/Project1Git/cpre381_project1/cpre381-toolflow/proj/src/ALU/ALUMux.vhd"
set_global_assignment -name VHDL_FILE "/home/pwissman/cpre381/Project1Git/cpre381_project1/cpre381-toolflow/proj/src/ALU/Adder.vhd"
set_global_assignment -name VHDL_FILE "/home/pwissman/cpre381/Project1Git/cpre381_project1/cpre381-toolflow/proj/src/ALU/FullAdder.vhd"
set_global_assignment -name VHDL_FILE "/home/pwissman/cpre381/Project1Git/cpre381_project1/cpre381-toolflow/proj/src/ALU/NBit-Adder_Sub.vhd"
set_global_assignment -name VHDL_FILE "/home/pwissman/cpre381/Project1Git/cpre381_project1/cpre381-toolflow/proj/src/ALU/RippleAdder.vhd"
set_global_assignment -name VHDL_FILE "/home/pwissman/cpre381/Project1Git/cpre381_project1/cpre381-toolflow/proj/src/ALU/Slt.vhd"
set_global_assignment -name VHDL_FILE "/home/pwissman/cpre381/Project1Git/cpre381_project1/cpre381-toolflow/proj/src/ALU/SltImm.vhd"
set_global_assignment -name VHDL_FILE "/home/pwissman/cpre381/Project1Git/cpre381_project1/cpre381-toolflow/proj/src/ALU/XorImm.vhd"
set_global_assignment -name VHDL_FILE "/home/pwissman/cpre381/Project1Git/cpre381_project1/cpre381-toolflow/proj/src/ALU/addIns.vhd"
set_global_assignment -name VHDL_FILE "/home/pwissman/cpre381/Project1Git/cpre381_project1/cpre381-toolflow/proj/src/ALU/addiIns.vhd"
set_global_assignment -name VHDL_FILE "/home/pwissman/cpre381/Project1Git/cpre381_project1/cpre381-toolflow/proj/src/ALU/addiuIns.vhd"
set_global_assignment -name VHDL_FILE "/home/pwissman/cpre381/Project1Git/cpre381_project1/cpre381-toolflow/proj/src/ALU/adduIns.vhd"
set_global_assignment -name VHDL_FILE "/home/pwissman/cpre381/Project1Git/cpre381_project1/cpre381-toolflow/proj/src/ALU/andImmIns.vhd"
set_global_assignment -name VHDL_FILE "/home/pwissman/cpre381/Project1Git/cpre381_project1/cpre381-toolflow/proj/src/ALU/andIns.vhd"
set_global_assignment -name VHDL_FILE "/home/pwissman/cpre381/Project1Git/cpre381_project1/cpre381-toolflow/proj/src/ALU/andg2.vhd"
set_global_assignment -name VHDL_FILE "/home/pwissman/cpre381/Project1Git/cpre381_project1/cpre381-toolflow/proj/src/ALU/beq.vhd"
set_global_assignment -name VHDL_FILE "/home/pwissman/cpre381/Project1Git/cpre381_project1/cpre381-toolflow/proj/src/ALU/bit29_1Mux.vhd"
set_global_assignment -name VHDL_FILE "/home/pwissman/cpre381/Project1Git/cpre381_project1/cpre381-toolflow/proj/src/ALU/bne.vhd"
set_global_assignment -name VHDL_FILE "/home/pwissman/cpre381/Project1Git/cpre381_project1/cpre381-toolflow/proj/src/ALU/invg.vhd"
set_global_assignment -name VHDL_FILE "/home/pwissman/cpre381/Project1Git/cpre381_project1/cpre381-toolflow/proj/src/ALU/jump.vhd"
set_global_assignment -name VHDL_FILE "/home/pwissman/cpre381/Project1Git/cpre381_project1/cpre381-toolflow/proj/src/ALU/jumpAndLink.vhd"
set_global_assignment -name VHDL_FILE "/home/pwissman/cpre381/Project1Git/cpre381_project1/cpre381-toolflow/proj/src/ALU/jumpRegister.vhd"
set_global_assignment -name VHDL_FILE "/home/pwissman/cpre381/Project1Git/cpre381_project1/cpre381-toolflow/proj/src/ALU/loadUpperImm.vhd"
set_global_assignment -name VHDL_FILE "/home/pwissman/cpre381/Project1Git/cpre381_project1/cpre381-toolflow/proj/src/ALU/loadWord.vhd"
set_global_assignment -name VHDL_FILE "/home/pwissman/cpre381/Project1Git/cpre381_project1/cpre381-toolflow/proj/src/ALU/move_N.vhd"
set_global_assignment -name VHDL_FILE "/home/pwissman/cpre381/Project1Git/cpre381_project1/cpre381-toolflow/proj/src/ALU/mux2t1.vhd"
set_global_assignment -name VHDL_FILE "/home/pwissman/cpre381/Project1Git/cpre381_project1/cpre381-toolflow/proj/src/ALU/mux2t1_N.vhd"
set_global_assignment -name VHDL_FILE "/home/pwissman/cpre381/Project1Git/cpre381_project1/cpre381-toolflow/proj/src/ALU/norIns.vhd"
set_global_assignment -name VHDL_FILE "/home/pwissman/cpre381/Project1Git/cpre381_project1/cpre381-toolflow/proj/src/ALU/notIns.vhd"
set_global_assignment -name VHDL_FILE "/home/pwissman/cpre381/Project1Git/cpre381_project1/cpre381-toolflow/proj/src/ALU/one'sComplement.vhd"
set_global_assignment -name VHDL_FILE "/home/pwissman/cpre381/Project1Git/cpre381_project1/cpre381-toolflow/proj/src/ALU/orImm.vhd"
set_global_assignment -name VHDL_FILE "/home/pwissman/cpre381/Project1Git/cpre381_project1/cpre381-toolflow/proj/src/ALU/orIns.vhd"
set_global_assignment -name VHDL_FILE "/home/pwissman/cpre381/Project1Git/cpre381_project1/cpre381-toolflow/proj/src/ALU/org2.vhd"
set_global_assignment -name VHDL_FILE "/home/pwissman/cpre381/Project1Git/cpre381_project1/cpre381-toolflow/proj/src/ALU/repl_qb.vhd"
set_global_assignment -name VHDL_FILE "/home/pwissman/cpre381/Project1Git/cpre381_project1/cpre381-toolflow/proj/src/ALU/shiftLeftLogical.vhd"
set_global_assignment -name VHDL_FILE "/home/pwissman/cpre381/Project1Git/cpre381_project1/cpre381-toolflow/proj/src/ALU/shiftRightArithmetic.vhd"
set_global_assignment -name VHDL_FILE "/home/pwissman/cpre381/Project1Git/cpre381_project1/cpre381-toolflow/proj/src/ALU/shiftRightLogical.vhd"
set_global_assignment -name VHDL_FILE "/home/pwissman/cpre381/Project1Git/cpre381_project1/cpre381-toolflow/proj/src/ALU/storeWord.vhd"
set_global_assignment -name VHDL_FILE "/home/pwissman/cpre381/Project1Git/cpre381_project1/cpre381-toolflow/proj/src/ALU/subIns.vhd"
set_global_assignment -name VHDL_FILE "/home/pwissman/cpre381/Project1Git/cpre381_project1/cpre381-toolflow/proj/src/ALU/subuIns.vhd"
set_global_assignment -name VHDL_FILE "/home/pwissman/cpre381/Project1Git/cpre381_project1/cpre381-toolflow/proj/src/ALU/xorIns.vhd"
set_global_assignment -name VHDL_FILE "/home/pwissman/cpre381/Project1Git/cpre381_project1/cpre381-toolflow/proj/src/ALU/xorg2.vhd"
set_global_assignment -name VHDL_FILE "/home/pwissman/cpre381/Project1Git/cpre381_project1/cpre381-toolflow/proj/src/Control Logic/ControlDecoderOG.vhd"
set_global_assignment -name VHDL_FILE "/home/pwissman/cpre381/Project1Git/cpre381_project1/cpre381-toolflow/proj/src/Control Logic/ControlDecoderRtype.vhd"
set_global_assignment -name VHDL_FILE "/home/pwissman/cpre381/Project1Git/cpre381_project1/cpre381-toolflow/proj/src/Control Logic/andg2.vhd"
set_global_assignment -name VHDL_FILE "/home/pwissman/cpre381/Project1Git/cpre381_project1/cpre381-toolflow/proj/src/Control Logic/controlUnit.vhd"
set_global_assignment -name VHDL_FILE "/home/pwissman/cpre381/Project1Git/cpre381_project1/cpre381-toolflow/proj/src/Control Logic/invg.vhd"
set_global_assignment -name VHDL_FILE "/home/pwissman/cpre381/Project1Git/cpre381_project1/cpre381-toolflow/proj/src/Control Logic/mux2t1.vhd"
set_global_assignment -name VHDL_FILE "/home/pwissman/cpre381/Project1Git/cpre381_project1/cpre381-toolflow/proj/src/Control Logic/mux2t1_16.vhd"
set_global_assignment -name VHDL_FILE "/home/pwissman/cpre381/Project1Git/cpre381_project1/cpre381-toolflow/proj/src/Control Logic/org2.vhd"
set_global_assignment -name VHDL_FILE "/home/pwissman/cpre381/Project1Git/cpre381_project1/cpre381-toolflow/proj/src/FetchLogic/AdderH.vhd"
set_global_assignment -name VHDL_FILE "/home/pwissman/cpre381/Project1Git/cpre381_project1/cpre381-toolflow/proj/src/FetchLogic/AdderH_n.vhd"
set_global_assignment -name VHDL_FILE "/home/pwissman/cpre381/Project1Git/cpre381_project1/cpre381-toolflow/proj/src/FetchLogic/DffR_N.vhd"
set_global_assignment -name VHDL_FILE "/home/pwissman/cpre381/Project1Git/cpre381_project1/cpre381-toolflow/proj/src/FetchLogic/Mux32_1.vhd"
set_global_assignment -name VHDL_FILE "/home/pwissman/cpre381/Project1Git/cpre381_project1/cpre381-toolflow/proj/src/FetchLogic/NbitRegister.vhd"
set_global_assignment -name VHDL_FILE "/home/pwissman/cpre381/Project1Git/cpre381_project1/cpre381-toolflow/proj/src/FetchLogic/PC.vhd"
set_global_assignment -name VHDL_FILE "/home/pwissman/cpre381/Project1Git/cpre381_project1/cpre381-toolflow/proj/src/FetchLogic/andg2.vhd"
set_global_assignment -name VHDL_FILE "/home/pwissman/cpre381/Project1Git/cpre381_project1/cpre381-toolflow/proj/src/FetchLogic/bit5t32Decoder.vhd"
set_global_assignment -name VHDL_FILE "/home/pwissman/cpre381/Project1Git/cpre381_project1/cpre381-toolflow/proj/src/FetchLogic/dffg.vhd"
set_global_assignment -name VHDL_FILE "/home/pwissman/cpre381/Project1Git/cpre381_project1/cpre381-toolflow/proj/src/FetchLogic/fetch.vhd"
set_global_assignment -name VHDL_FILE "/home/pwissman/cpre381/Project1Git/cpre381_project1/cpre381-toolflow/proj/src/FetchLogic/invg.vhd"
set_global_assignment -name VHDL_FILE "/home/pwissman/cpre381/Project1Git/cpre381_project1/cpre381-toolflow/proj/src/FetchLogic/mux2t1_5.vhd"
set_global_assignment -name VHDL_FILE "/home/pwissman/cpre381/Project1Git/cpre381_project1/cpre381-toolflow/proj/src/FetchLogic/mux2t1_N.vhd"
set_global_assignment -name VHDL_FILE "/home/pwissman/cpre381/Project1Git/cpre381_project1/cpre381-toolflow/proj/src/FetchLogic/org2.vhd"
set_global_assignment -name VHDL_FILE "/home/pwissman/cpre381/Project1Git/cpre381_project1/cpre381-toolflow/proj/src/FetchLogic/xorg2.vhd"
set_global_assignment -name VHDL_FILE "/home/pwissman/cpre381/Project1Git/cpre381_project1/cpre381-toolflow/proj/src/Hazard Control/HazardControllerOld.vhd"
set_global_assignment -name VHDL_FILE "/home/pwissman/cpre381/Project1Git/cpre381_project1/cpre381-toolflow/proj/src/MIPS_types.vhd"
set_global_assignment -name VHDL_FILE "/home/pwissman/cpre381/Project1Git/cpre381_project1/cpre381-toolflow/proj/src/Old Lab Components/ALUFinalDesign.vhd"
set_global_assignment -name VHDL_FILE "/home/pwissman/cpre381/Project1Git/cpre381_project1/cpre381-toolflow/proj/src/Old Lab Components/Mux32_1.vhd"
set_global_assignment -name VHDL_FILE "/home/pwissman/cpre381/Project1Git/cpre381_project1/cpre381-toolflow/proj/src/Old Lab Components/NbitRegister.vhd"
set_global_assignment -name VHDL_FILE "/home/pwissman/cpre381/Project1Git/cpre381_project1/cpre381-toolflow/proj/src/Old Lab Components/RegisterFile32_32.vhd"
set_global_assignment -name VHDL_FILE "/home/pwissman/cpre381/Project1Git/cpre381_project1/cpre381-toolflow/proj/src/Old Lab Components/andg2.vhd"
set_global_assignment -name VHDL_FILE "/home/pwissman/cpre381/Project1Git/cpre381_project1/cpre381-toolflow/proj/src/Old Lab Components/bit5t32Decoder.vhd"
set_global_assignment -name VHDL_FILE "/home/pwissman/cpre381/Project1Git/cpre381_project1/cpre381-toolflow/proj/src/Old Lab Components/bitExtender.vhd"
set_global_assignment -name VHDL_FILE "/home/pwissman/cpre381/Project1Git/cpre381_project1/cpre381-toolflow/proj/src/Old Lab Components/dffg.vhd"
set_global_assignment -name VHDL_FILE "/home/pwissman/cpre381/Project1Git/cpre381_project1/cpre381-toolflow/proj/src/Old Lab Components/invg.vhd"
set_global_assignment -name VHDL_FILE "/home/pwissman/cpre381/Project1Git/cpre381_project1/cpre381-toolflow/proj/src/Old Lab Components/mux2t1.vhd"
set_global_assignment -name VHDL_FILE "/home/pwissman/cpre381/Project1Git/cpre381_project1/cpre381-toolflow/proj/src/Old Lab Components/nbit32_1Mux.vhd"
set_global_assignment -name VHDL_FILE "/home/pwissman/cpre381/Project1Git/cpre381_project1/cpre381-toolflow/proj/src/Old Lab Components/one'sComplement.vhd"
set_global_assignment -name VHDL_FILE "/home/pwissman/cpre381/Project1Git/cpre381_project1/cpre381-toolflow/proj/src/Old Lab Components/org2.vhd"
set_global_assignment -name VHDL_FILE "/home/pwissman/cpre381/Project1Git/cpre381_project1/cpre381-toolflow/proj/src/Old Lab Components/tb_ALUActualDesignvhd.vhd"
set_global_assignment -name VHDL_FILE "/home/pwissman/cpre381/Project1Git/cpre381_project1/cpre381-toolflow/proj/src/StateReg/EXMEM.vhd"
set_global_assignment -name VHDL_FILE "/home/pwissman/cpre381/Project1Git/cpre381_project1/cpre381-toolflow/proj/src/StateReg/IDEX.vhd"
set_global_assignment -name VHDL_FILE "/home/pwissman/cpre381/Project1Git/cpre381_project1/cpre381-toolflow/proj/src/StateReg/IFID.vhd"
set_global_assignment -name VHDL_FILE "/home/pwissman/cpre381/Project1Git/cpre381_project1/cpre381-toolflow/proj/src/StateReg/MEMWB.vhd"
set_global_assignment -name VHDL_FILE "/home/pwissman/cpre381/Project1Git/cpre381_project1/cpre381-toolflow/proj/src/StateReg/dffg26.vhd"
set_global_assignment -name VHDL_FILE "/home/pwissman/cpre381/Project1Git/cpre381_project1/cpre381-toolflow/proj/src/StateReg/dffg32.vhd"
set_global_assignment -name VHDL_FILE "/home/pwissman/cpre381/Project1Git/cpre381_project1/cpre381-toolflow/proj/src/StateReg/dffg5.vhd"
set_global_assignment -name VHDL_FILE "/home/pwissman/cpre381/Project1Git/cpre381_project1/cpre381-toolflow/proj/src/StateReg/dffg6.vhd"
set_global_assignment -name VHDL_FILE "/home/pwissman/cpre381/Project1Git/cpre381_project1/cpre381-toolflow/proj/src/StateReg/stateRegTest.vhd"
set_global_assignment -name VHDL_FILE "/home/pwissman/cpre381/Project1Git/cpre381_project1/cpre381-toolflow/proj/src/StateReg/tb_stateRegTest.vhd"
set_global_assignment -name VHDL_FILE "/home/pwissman/cpre381/Project1Git/cpre381_project1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd"
set_global_assignment -name VHDL_FILE "/home/pwissman/cpre381/Project1Git/cpre381_project1/cpre381-toolflow/proj/src/TopLevel/mem.vhd"
