Verilog timings parser - a tool for extracting timing data from Verilog files
-----------------------------------------------------------------------------

This is a tool for extracting data from Verilog's `specify` blocks and saving them to other timing formats (Liberty, SDF).
