{"Source Block": ["zipcpu/rtl/zipbones.v@170:181@HdlStmAssign", "\twire\t\tcpu_gbl_stb, cpu_lcl_cyc, cpu_lcl_stb, \n\t\t\tcpu_we, cpu_dbg_we,\n\t\t\tcpu_op_stall, cpu_pf_stall, cpu_i_count;\n\twire\t[31:0]\tcpu_data;\n\twire\t[31:0]\tcpu_dbg_data;\n\tassign cpu_dbg_we = ((i_dbg_cyc)&&(i_dbg_stb)\n\t\t\t\t\t&&(i_dbg_we)&&(i_dbg_addr));\n\tzipcpu\t#(.RESET_ADDRESS(RESET_ADDRESS),\n\t\t\t.ADDRESS_WIDTH(ADDRESS_WIDTH),\n\t\t\t.LGICACHE(LGICACHE),\n\t\t\t.WITH_LOCAL_BUS(0))\n\t\tthecpu(i_clk, cpu_reset, i_ext_int,\n"], "Clone Blocks": [["zipcpu/rtl/zipbones.v@169:179", "\t//\n\twire\t\tcpu_gbl_stb, cpu_lcl_cyc, cpu_lcl_stb, \n\t\t\tcpu_we, cpu_dbg_we,\n\t\t\tcpu_op_stall, cpu_pf_stall, cpu_i_count;\n\twire\t[31:0]\tcpu_data;\n\twire\t[31:0]\tcpu_dbg_data;\n\tassign cpu_dbg_we = ((i_dbg_cyc)&&(i_dbg_stb)\n\t\t\t\t\t&&(i_dbg_we)&&(i_dbg_addr));\n\tzipcpu\t#(.RESET_ADDRESS(RESET_ADDRESS),\n\t\t\t.ADDRESS_WIDTH(ADDRESS_WIDTH),\n\t\t\t.LGICACHE(LGICACHE),\n"], ["zipcpu/rtl/zipbones.v@168:178", "\t// The CPU itself\n\t//\n\twire\t\tcpu_gbl_stb, cpu_lcl_cyc, cpu_lcl_stb, \n\t\t\tcpu_we, cpu_dbg_we,\n\t\t\tcpu_op_stall, cpu_pf_stall, cpu_i_count;\n\twire\t[31:0]\tcpu_data;\n\twire\t[31:0]\tcpu_dbg_data;\n\tassign cpu_dbg_we = ((i_dbg_cyc)&&(i_dbg_stb)\n\t\t\t\t\t&&(i_dbg_we)&&(i_dbg_addr));\n\tzipcpu\t#(.RESET_ADDRESS(RESET_ADDRESS),\n\t\t\t.ADDRESS_WIDTH(ADDRESS_WIDTH),\n"], ["zipcpu/rtl/zipbones.v@167:177", "\t//\n\t// The CPU itself\n\t//\n\twire\t\tcpu_gbl_stb, cpu_lcl_cyc, cpu_lcl_stb, \n\t\t\tcpu_we, cpu_dbg_we,\n\t\t\tcpu_op_stall, cpu_pf_stall, cpu_i_count;\n\twire\t[31:0]\tcpu_data;\n\twire\t[31:0]\tcpu_dbg_data;\n\tassign cpu_dbg_we = ((i_dbg_cyc)&&(i_dbg_stb)\n\t\t\t\t\t&&(i_dbg_we)&&(i_dbg_addr));\n\tzipcpu\t#(.RESET_ADDRESS(RESET_ADDRESS),\n"], ["zipcpu/rtl/zipbones.v@167:177", "\t//\n\t// The CPU itself\n\t//\n\twire\t\tcpu_gbl_stb, cpu_lcl_cyc, cpu_lcl_stb, \n\t\t\tcpu_we, cpu_dbg_we,\n\t\t\tcpu_op_stall, cpu_pf_stall, cpu_i_count;\n\twire\t[31:0]\tcpu_data;\n\twire\t[31:0]\tcpu_dbg_data;\n\tassign cpu_dbg_we = ((i_dbg_cyc)&&(i_dbg_stb)\n\t\t\t\t\t&&(i_dbg_we)&&(i_dbg_addr));\n\tzipcpu\t#(.RESET_ADDRESS(RESET_ADDRESS),\n"], ["zipcpu/rtl/zipbones.v@167:177", "\t//\n\t// The CPU itself\n\t//\n\twire\t\tcpu_gbl_stb, cpu_lcl_cyc, cpu_lcl_stb, \n\t\t\tcpu_we, cpu_dbg_we,\n\t\t\tcpu_op_stall, cpu_pf_stall, cpu_i_count;\n\twire\t[31:0]\tcpu_data;\n\twire\t[31:0]\tcpu_dbg_data;\n\tassign cpu_dbg_we = ((i_dbg_cyc)&&(i_dbg_stb)\n\t\t\t\t\t&&(i_dbg_we)&&(i_dbg_addr));\n\tzipcpu\t#(.RESET_ADDRESS(RESET_ADDRESS),\n"]], "Diff Content": {"Delete": [[175, "\tassign cpu_dbg_we = ((i_dbg_cyc)&&(i_dbg_stb)\n"], [176, "\t\t\t\t\t&&(i_dbg_we)&&(i_dbg_addr));\n"]], "Add": [[176, "\tassign cpu_dbg_we = ((i_dbg_stb)&&(i_dbg_we)&&(i_dbg_addr));\n"]]}}