Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Mon Jun 11 16:30:45 2018
| Host         : DESKTOP-2CB2V6S running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.079     -833.166                   1478                14170        0.042        0.000                      0                14170        4.020        0.000                       0                  5978  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0         -2.079     -833.166                   1478                14170        0.042        0.000                      0                14170        4.020        0.000                       0                  5978  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :         1478  Failing Endpoints,  Worst Slack       -2.079ns,  Total Violation     -833.166ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.042ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.079ns  (required time - arrival time)
  Source:                 design_1_i/HWAccel_0/U0/reg_1046_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HWAccel_0/U0/HWAccel_mul_32s_3bkb_U9/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[13]__1/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.850ns  (logic 5.575ns (47.047%)  route 6.275ns (52.953%))
  Logic Levels:           13  (CARRY4=9 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.677ns = ( 12.677 - 10.000 ) 
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5978, routed)        1.669     2.977    design_1_i/HWAccel_0/U0/ap_clk
    SLICE_X24Y44         FDRE                                         r  design_1_i/HWAccel_0/U0/reg_1046_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y44         FDRE (Prop_fdre_C_Q)         0.518     3.495 r  design_1_i/HWAccel_0/U0/reg_1046_reg[10]/Q
                         net (fo=424, routed)         1.568     5.063    design_1_i/HWAccel_0/U0/HWAccel_mul_32s_3bkb_U9/HWAccel_mul_32s_3bkb_MulnS_0_U/b_i[10]
    SLICE_X24Y56         LUT6 (Prop_lut6_I2_O)        0.124     5.187 r  design_1_i/HWAccel_0/U0/HWAccel_mul_32s_3bkb_U9/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp[16]__0_i_118/O
                         net (fo=2, routed)           0.419     5.606    design_1_i/HWAccel_0/U0/HWAccel_mul_32s_3bkb_U9/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp[16]__0_i_118_n_12335
    SLICE_X25Y55         LUT6 (Prop_lut6_I0_O)        0.124     5.730 r  design_1_i/HWAccel_0/U0/HWAccel_mul_32s_3bkb_U9/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp[16]__0_i_122__2/O
                         net (fo=1, routed)           0.000     5.730    design_1_i/HWAccel_0/U0/HWAccel_mul_32s_3bkb_U9/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp[16]__0_i_122__2_n_12335
    SLICE_X25Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.280 r  design_1_i/HWAccel_0/U0/HWAccel_mul_32s_3bkb_U9/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[16]__0_i_57/CO[3]
                         net (fo=1, routed)           0.000     6.280    design_1_i/HWAccel_0/U0/HWAccel_mul_32s_3bkb_U9/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[16]__0_i_57_n_12335
    SLICE_X25Y56         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.502 r  design_1_i/HWAccel_0/U0/HWAccel_mul_32s_3bkb_U9/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[16]__0_i_54/O[0]
                         net (fo=3, routed)           0.998     7.499    design_1_i/HWAccel_0/U0/HWAccel_mul_32s_3bkb_U9/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[16]__0_i_54_n_12342
    SLICE_X32Y55         LUT3 (Prop_lut3_I1_O)        0.299     7.798 r  design_1_i/HWAccel_0/U0/HWAccel_mul_32s_3bkb_U9/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp[16]__0_i_19/O
                         net (fo=1, routed)           0.780     8.578    design_1_i/HWAccel_0/U0/HWAccel_mul_32s_3bkb_U9/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp[16]__0_i_19_n_12335
    SLICE_X30Y55         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     9.098 r  design_1_i/HWAccel_0/U0/HWAccel_mul_32s_3bkb_U9/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[16]__0_i_11/CO[3]
                         net (fo=1, routed)           0.000     9.098    design_1_i/HWAccel_0/U0/HWAccel_mul_32s_3bkb_U9/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[16]__0_i_11_n_12335
    SLICE_X30Y56         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.317 r  design_1_i/HWAccel_0/U0/HWAccel_mul_32s_3bkb_U9/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[11]__1_i_25/O[0]
                         net (fo=3, routed)           0.645     9.962    design_1_i/HWAccel_0/U0/HWAccel_mul_32s_3bkb_U9/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[11]__1_i_25_n_12342
    SLICE_X32Y56         LUT3 (Prop_lut3_I0_O)        0.295    10.257 r  design_1_i/HWAccel_0/U0/HWAccel_mul_32s_3bkb_U9/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp[7]__1_i_11/O
                         net (fo=1, routed)           0.633    10.890    design_1_i/HWAccel_0/U0/HWAccel_mul_32s_3bkb_U9/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp[7]__1_i_11_n_12335
    SLICE_X28Y56         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.610    11.500 r  design_1_i/HWAccel_0/U0/HWAccel_mul_32s_3bkb_U9/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[7]__1_i_7/O[3]
                         net (fo=1, routed)           0.456    11.956    design_1_i/HWAccel_0/U0/HWAccel_mul_32s_3bkb_U9/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[7]__1_i_7_n_12339
    SLICE_X27Y56         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.708    12.664 r  design_1_i/HWAccel_0/U0/HWAccel_mul_32s_3bkb_U9/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[7]__1_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.664    design_1_i/HWAccel_0/U0/HWAccel_mul_32s_3bkb_U9/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[7]__1_i_2_n_12335
    SLICE_X27Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.998 r  design_1_i/HWAccel_0/U0/HWAccel_mul_32s_3bkb_U9/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[11]__1_i_2/O[1]
                         net (fo=2, routed)           0.777    13.775    design_1_i/HWAccel_0/U0/HWAccel_mul_32s_3bkb_U9/HWAccel_mul_32s_3bkb_MulnS_0_U/PCIN[25]
    SLICE_X28Y61         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.729    14.504 r  design_1_i/HWAccel_0/U0/HWAccel_mul_32s_3bkb_U9/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[11]__1_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.504    design_1_i/HWAccel_0/U0/HWAccel_mul_32s_3bkb_U9/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[11]__1_i_1_n_12335
    SLICE_X28Y62         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.827 r  design_1_i/HWAccel_0/U0/HWAccel_mul_32s_3bkb_U9/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[14]__1_i_1/O[1]
                         net (fo=1, routed)           0.000    14.827    design_1_i/HWAccel_0/U0/HWAccel_mul_32s_3bkb_U9/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[14]__1_i_1_n_12341
    SLICE_X28Y62         FDRE                                         r  design_1_i/HWAccel_0/U0/HWAccel_mul_32s_3bkb_U9/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[13]__1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5978, routed)        1.485    12.677    design_1_i/HWAccel_0/U0/HWAccel_mul_32s_3bkb_U9/HWAccel_mul_32s_3bkb_MulnS_0_U/ap_clk
    SLICE_X28Y62         FDRE                                         r  design_1_i/HWAccel_0/U0/HWAccel_mul_32s_3bkb_U9/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[13]__1/C
                         clock pessimism              0.116    12.793    
                         clock uncertainty           -0.154    12.639    
    SLICE_X28Y62         FDRE (Setup_fdre_C_D)        0.109    12.748    design_1_i/HWAccel_0/U0/HWAccel_mul_32s_3bkb_U9/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[13]__1
  -------------------------------------------------------------------
                         required time                         12.748    
                         arrival time                         -14.827    
  -------------------------------------------------------------------
                         slack                                 -2.079    

Slack (VIOLATED) :        -2.046ns  (required time - arrival time)
  Source:                 design_1_i/HWAccel_0/U0/reg_1046_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HWAccel_0/U0/HWAccel_mul_32s_3bkb_U5/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[14]__1/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.845ns  (logic 5.606ns (47.329%)  route 6.239ns (52.671%))
  Logic Levels:           13  (CARRY4=8 LUT2=2 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.701ns = ( 12.701 - 10.000 ) 
    Source Clock Delay      (SCD):    2.972ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5978, routed)        1.664     2.972    design_1_i/HWAccel_0/U0/ap_clk
    SLICE_X28Y50         FDRE                                         r  design_1_i/HWAccel_0/U0/reg_1046_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y50         FDRE (Prop_fdre_C_Q)         0.518     3.490 f  design_1_i/HWAccel_0/U0/reg_1046_reg[14]/Q
                         net (fo=256, routed)         1.723     5.213    design_1_i/HWAccel_0/U0/HWAccel_mul_32s_3bkb_U5/HWAccel_mul_32s_3bkb_MulnS_0_U/b_i[14]
    SLICE_X17Y45         LUT2 (Prop_lut2_I1_O)        0.154     5.367 r  design_1_i/HWAccel_0/U0/HWAccel_mul_32s_3bkb_U5/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp[16]__0_i_165/O
                         net (fo=1, routed)           0.500     5.867    design_1_i/HWAccel_0/U0/HWAccel_mul_32s_3bkb_U5/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp[16]__0_i_165_n_12335
    SLICE_X16Y45         LUT6 (Prop_lut6_I3_O)        0.327     6.194 r  design_1_i/HWAccel_0/U0/HWAccel_mul_32s_3bkb_U5/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp[16]__0_i_92__6/O
                         net (fo=1, routed)           0.000     6.194    design_1_i/HWAccel_0/U0/HWAccel_mul_32s_3bkb_U5/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp[16]__0_i_92__6_n_12335
    SLICE_X16Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.707 r  design_1_i/HWAccel_0/U0/HWAccel_mul_32s_3bkb_U5/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[16]__0_i_53/CO[3]
                         net (fo=1, routed)           0.000     6.707    design_1_i/HWAccel_0/U0/HWAccel_mul_32s_3bkb_U5/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[16]__0_i_53_n_12335
    SLICE_X16Y46         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.946 r  design_1_i/HWAccel_0/U0/HWAccel_mul_32s_3bkb_U5/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[14]__1_i_125/O[2]
                         net (fo=3, routed)           1.025     7.971    design_1_i/HWAccel_0/U0/HWAccel_mul_32s_3bkb_U5/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[14]__1_i_125_n_12340
    SLICE_X13Y46         LUT3 (Prop_lut3_I0_O)        0.301     8.272 r  design_1_i/HWAccel_0/U0/HWAccel_mul_32s_3bkb_U5/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp[11]__1_i_30/O
                         net (fo=1, routed)           0.749     9.021    design_1_i/HWAccel_0/U0/HWAccel_mul_32s_3bkb_U5/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp[11]__1_i_30_n_12335
    SLICE_X14Y47         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     9.406 r  design_1_i/HWAccel_0/U0/HWAccel_mul_32s_3bkb_U5/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[11]__1_i_25/CO[3]
                         net (fo=1, routed)           0.000     9.406    design_1_i/HWAccel_0/U0/HWAccel_mul_32s_3bkb_U5/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[11]__1_i_25_n_12335
    SLICE_X14Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.740 r  design_1_i/HWAccel_0/U0/HWAccel_mul_32s_3bkb_U5/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[14]__1_i_27/O[1]
                         net (fo=3, routed)           0.973    10.712    design_1_i/HWAccel_0/U0/HWAccel_mul_32s_3bkb_U5/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[14]__1_i_27_n_12341
    SLICE_X12Y48         LUT5 (Prop_lut5_I3_O)        0.303    11.015 r  design_1_i/HWAccel_0/U0/HWAccel_mul_32s_3bkb_U5/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp[11]__1_i_15/O
                         net (fo=1, routed)           0.000    11.015    design_1_i/HWAccel_0/U0/HWAccel_mul_32s_3bkb_U5/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp[11]__1_i_15_n_12335
    SLICE_X12Y48         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    11.658 r  design_1_i/HWAccel_0/U0/HWAccel_mul_32s_3bkb_U5/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[11]__1_i_7/O[3]
                         net (fo=1, routed)           0.602    12.261    design_1_i/HWAccel_0/U0/HWAccel_mul_32s_3bkb_U5/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[11]__1_i_7_n_12339
    SLICE_X11Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.708    12.969 r  design_1_i/HWAccel_0/U0/HWAccel_mul_32s_3bkb_U5/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[11]__1_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.969    design_1_i/HWAccel_0/U0/HWAccel_mul_32s_3bkb_U5/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[11]__1_i_2_n_12335
    SLICE_X11Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.303 r  design_1_i/HWAccel_0/U0/HWAccel_mul_32s_3bkb_U5/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[14]__1_i_2/O[1]
                         net (fo=2, routed)           0.667    13.970    design_1_i/HWAccel_0/U0/HWAccel_mul_32s_3bkb_U5/HWAccel_mul_32s_3bkb_MulnS_0_U/PCIN[29]
    SLICE_X10Y49         LUT2 (Prop_lut2_I0_O)        0.303    14.273 r  design_1_i/HWAccel_0/U0/HWAccel_mul_32s_3bkb_U5/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp[14]__1_i_5/O
                         net (fo=1, routed)           0.000    14.273    design_1_i/HWAccel_0/U0/HWAccel_mul_32s_3bkb_U5/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp[14]__1_i_5_n_12335
    SLICE_X10Y49         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    14.817 r  design_1_i/HWAccel_0/U0/HWAccel_mul_32s_3bkb_U5/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[14]__1_i_1/O[2]
                         net (fo=1, routed)           0.000    14.817    design_1_i/HWAccel_0/U0/HWAccel_mul_32s_3bkb_U5/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[14]__1_i_1_n_12340
    SLICE_X10Y49         FDRE                                         r  design_1_i/HWAccel_0/U0/HWAccel_mul_32s_3bkb_U5/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[14]__1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5978, routed)        1.508    12.700    design_1_i/HWAccel_0/U0/HWAccel_mul_32s_3bkb_U5/HWAccel_mul_32s_3bkb_MulnS_0_U/ap_clk
    SLICE_X10Y49         FDRE                                         r  design_1_i/HWAccel_0/U0/HWAccel_mul_32s_3bkb_U5/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[14]__1/C
                         clock pessimism              0.116    12.816    
                         clock uncertainty           -0.154    12.662    
    SLICE_X10Y49         FDRE (Setup_fdre_C_D)        0.109    12.771    design_1_i/HWAccel_0/U0/HWAccel_mul_32s_3bkb_U5/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[14]__1
  -------------------------------------------------------------------
                         required time                         12.771    
                         arrival time                         -14.817    
  -------------------------------------------------------------------
                         slack                                 -2.046    

Slack (VIOLATED) :        -1.999ns  (required time - arrival time)
  Source:                 design_1_i/HWAccel_0/U0/reg_1046_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HWAccel_0/U0/HWAccel_mul_32s_3bkb_U9/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[14]__1/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.770ns  (logic 5.618ns (47.733%)  route 6.152ns (52.267%))
  Logic Levels:           14  (CARRY4=9 LUT2=1 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.677ns = ( 12.677 - 10.000 ) 
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5978, routed)        1.669     2.977    design_1_i/HWAccel_0/U0/ap_clk
    SLICE_X24Y44         FDRE                                         r  design_1_i/HWAccel_0/U0/reg_1046_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y44         FDRE (Prop_fdre_C_Q)         0.518     3.495 r  design_1_i/HWAccel_0/U0/reg_1046_reg[10]/Q
                         net (fo=424, routed)         1.568     5.063    design_1_i/HWAccel_0/U0/HWAccel_mul_32s_3bkb_U9/HWAccel_mul_32s_3bkb_MulnS_0_U/b_i[10]
    SLICE_X24Y56         LUT6 (Prop_lut6_I2_O)        0.124     5.187 r  design_1_i/HWAccel_0/U0/HWAccel_mul_32s_3bkb_U9/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp[16]__0_i_118/O
                         net (fo=2, routed)           0.419     5.606    design_1_i/HWAccel_0/U0/HWAccel_mul_32s_3bkb_U9/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp[16]__0_i_118_n_12335
    SLICE_X25Y55         LUT6 (Prop_lut6_I0_O)        0.124     5.730 r  design_1_i/HWAccel_0/U0/HWAccel_mul_32s_3bkb_U9/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp[16]__0_i_122__2/O
                         net (fo=1, routed)           0.000     5.730    design_1_i/HWAccel_0/U0/HWAccel_mul_32s_3bkb_U9/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp[16]__0_i_122__2_n_12335
    SLICE_X25Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.280 r  design_1_i/HWAccel_0/U0/HWAccel_mul_32s_3bkb_U9/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[16]__0_i_57/CO[3]
                         net (fo=1, routed)           0.000     6.280    design_1_i/HWAccel_0/U0/HWAccel_mul_32s_3bkb_U9/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[16]__0_i_57_n_12335
    SLICE_X25Y56         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.502 r  design_1_i/HWAccel_0/U0/HWAccel_mul_32s_3bkb_U9/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[16]__0_i_54/O[0]
                         net (fo=3, routed)           0.998     7.499    design_1_i/HWAccel_0/U0/HWAccel_mul_32s_3bkb_U9/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[16]__0_i_54_n_12342
    SLICE_X32Y55         LUT3 (Prop_lut3_I1_O)        0.299     7.798 r  design_1_i/HWAccel_0/U0/HWAccel_mul_32s_3bkb_U9/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp[16]__0_i_19/O
                         net (fo=1, routed)           0.780     8.578    design_1_i/HWAccel_0/U0/HWAccel_mul_32s_3bkb_U9/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp[16]__0_i_19_n_12335
    SLICE_X30Y55         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     9.098 r  design_1_i/HWAccel_0/U0/HWAccel_mul_32s_3bkb_U9/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[16]__0_i_11/CO[3]
                         net (fo=1, routed)           0.000     9.098    design_1_i/HWAccel_0/U0/HWAccel_mul_32s_3bkb_U9/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[16]__0_i_11_n_12335
    SLICE_X30Y56         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.317 r  design_1_i/HWAccel_0/U0/HWAccel_mul_32s_3bkb_U9/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[11]__1_i_25/O[0]
                         net (fo=3, routed)           0.645     9.962    design_1_i/HWAccel_0/U0/HWAccel_mul_32s_3bkb_U9/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[11]__1_i_25_n_12342
    SLICE_X32Y56         LUT3 (Prop_lut3_I0_O)        0.295    10.257 r  design_1_i/HWAccel_0/U0/HWAccel_mul_32s_3bkb_U9/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp[7]__1_i_11/O
                         net (fo=1, routed)           0.633    10.890    design_1_i/HWAccel_0/U0/HWAccel_mul_32s_3bkb_U9/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp[7]__1_i_11_n_12335
    SLICE_X28Y56         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    11.410 r  design_1_i/HWAccel_0/U0/HWAccel_mul_32s_3bkb_U9/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[7]__1_i_7/CO[3]
                         net (fo=1, routed)           0.000    11.410    design_1_i/HWAccel_0/U0/HWAccel_mul_32s_3bkb_U9/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[7]__1_i_7_n_12335
    SLICE_X28Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.629 r  design_1_i/HWAccel_0/U0/HWAccel_mul_32s_3bkb_U9/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[11]__1_i_7/O[0]
                         net (fo=1, routed)           0.474    12.103    design_1_i/HWAccel_0/U0/HWAccel_mul_32s_3bkb_U9/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[11]__1_i_7_n_12342
    SLICE_X27Y57         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.827    12.930 r  design_1_i/HWAccel_0/U0/HWAccel_mul_32s_3bkb_U9/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[11]__1_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.930    design_1_i/HWAccel_0/U0/HWAccel_mul_32s_3bkb_U9/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[11]__1_i_2_n_12335
    SLICE_X27Y58         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.264 r  design_1_i/HWAccel_0/U0/HWAccel_mul_32s_3bkb_U9/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[14]__1_i_2/O[1]
                         net (fo=2, routed)           0.636    13.900    design_1_i/HWAccel_0/U0/HWAccel_mul_32s_3bkb_U9/HWAccel_mul_32s_3bkb_MulnS_0_U/PCIN[29]
    SLICE_X28Y62         LUT2 (Prop_lut2_I0_O)        0.303    14.203 r  design_1_i/HWAccel_0/U0/HWAccel_mul_32s_3bkb_U9/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp[14]__1_i_5/O
                         net (fo=1, routed)           0.000    14.203    design_1_i/HWAccel_0/U0/HWAccel_mul_32s_3bkb_U9/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp[14]__1_i_5_n_12335
    SLICE_X28Y62         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    14.747 r  design_1_i/HWAccel_0/U0/HWAccel_mul_32s_3bkb_U9/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[14]__1_i_1/O[2]
                         net (fo=1, routed)           0.000    14.747    design_1_i/HWAccel_0/U0/HWAccel_mul_32s_3bkb_U9/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[14]__1_i_1_n_12340
    SLICE_X28Y62         FDRE                                         r  design_1_i/HWAccel_0/U0/HWAccel_mul_32s_3bkb_U9/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[14]__1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5978, routed)        1.485    12.677    design_1_i/HWAccel_0/U0/HWAccel_mul_32s_3bkb_U9/HWAccel_mul_32s_3bkb_MulnS_0_U/ap_clk
    SLICE_X28Y62         FDRE                                         r  design_1_i/HWAccel_0/U0/HWAccel_mul_32s_3bkb_U9/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[14]__1/C
                         clock pessimism              0.116    12.793    
                         clock uncertainty           -0.154    12.639    
    SLICE_X28Y62         FDRE (Setup_fdre_C_D)        0.109    12.748    design_1_i/HWAccel_0/U0/HWAccel_mul_32s_3bkb_U9/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[14]__1
  -------------------------------------------------------------------
                         required time                         12.748    
                         arrival time                         -14.747    
  -------------------------------------------------------------------
                         slack                                 -1.999    

Slack (VIOLATED) :        -1.993ns  (required time - arrival time)
  Source:                 design_1_i/HWAccel_0/U0/reg_1050_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HWAccel_0/U0/HWAccel_mul_32s_3bkb_U48/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[13]__1/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.873ns  (logic 5.453ns (45.929%)  route 6.420ns (54.071%))
  Logic Levels:           13  (CARRY4=10 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.665ns = ( 12.665 - 10.000 ) 
    Source Clock Delay      (SCD):    2.970ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5978, routed)        1.662     2.970    design_1_i/HWAccel_0/U0/ap_clk
    SLICE_X15Y61         FDRE                                         r  design_1_i/HWAccel_0/U0/reg_1050_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y61         FDRE (Prop_fdre_C_Q)         0.456     3.426 r  design_1_i/HWAccel_0/U0/reg_1050_reg[11]/Q
                         net (fo=400, routed)         1.501     4.927    design_1_i/HWAccel_0/U0/HWAccel_mul_32s_3bkb_U48/HWAccel_mul_32s_3bkb_MulnS_0_U/b_i[11]
    SLICE_X14Y66         LUT6 (Prop_lut6_I2_O)        0.124     5.051 r  design_1_i/HWAccel_0/U0/HWAccel_mul_32s_3bkb_U48/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp[16]__0_i_119/O
                         net (fo=1, routed)           0.719     5.770    design_1_i/HWAccel_0/U0/HWAccel_mul_32s_3bkb_U48/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp[16]__0_i_119_n_12335
    SLICE_X18Y69         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     6.296 r  design_1_i/HWAccel_0/U0/HWAccel_mul_32s_3bkb_U48/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[16]__0_i_57/CO[3]
                         net (fo=1, routed)           0.000     6.296    design_1_i/HWAccel_0/U0/HWAccel_mul_32s_3bkb_U48/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[16]__0_i_57_n_12335
    SLICE_X18Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.630 r  design_1_i/HWAccel_0/U0/HWAccel_mul_32s_3bkb_U48/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[16]__0_i_54/O[1]
                         net (fo=3, routed)           0.570     7.200    design_1_i/HWAccel_0/U0/HWAccel_mul_32s_3bkb_U48/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[16]__0_i_54_n_12341
    SLICE_X19Y72         LUT3 (Prop_lut3_I1_O)        0.303     7.503 r  design_1_i/HWAccel_0/U0/HWAccel_mul_32s_3bkb_U48/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp[16]__0_i_18/O
                         net (fo=1, routed)           0.765     8.268    design_1_i/HWAccel_0/U0/HWAccel_mul_32s_3bkb_U48/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp[16]__0_i_18_n_12335
    SLICE_X21Y69         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     8.666 r  design_1_i/HWAccel_0/U0/HWAccel_mul_32s_3bkb_U48/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[16]__0_i_11/CO[3]
                         net (fo=1, routed)           0.000     8.666    design_1_i/HWAccel_0/U0/HWAccel_mul_32s_3bkb_U48/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[16]__0_i_11_n_12335
    SLICE_X21Y70         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.888 r  design_1_i/HWAccel_0/U0/HWAccel_mul_32s_3bkb_U48/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[11]__1_i_25/O[0]
                         net (fo=3, routed)           0.884     9.772    design_1_i/HWAccel_0/U0/HWAccel_mul_32s_3bkb_U48/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[11]__1_i_25_n_12342
    SLICE_X19Y72         LUT3 (Prop_lut3_I0_O)        0.299    10.071 r  design_1_i/HWAccel_0/U0/HWAccel_mul_32s_3bkb_U48/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp[7]__1_i_11/O
                         net (fo=1, routed)           0.484    10.555    design_1_i/HWAccel_0/U0/HWAccel_mul_32s_3bkb_U48/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp[7]__1_i_11_n_12335
    SLICE_X20Y70         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    11.075 r  design_1_i/HWAccel_0/U0/HWAccel_mul_32s_3bkb_U48/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[7]__1_i_7/CO[3]
                         net (fo=1, routed)           0.000    11.075    design_1_i/HWAccel_0/U0/HWAccel_mul_32s_3bkb_U48/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[7]__1_i_7_n_12335
    SLICE_X20Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.398 r  design_1_i/HWAccel_0/U0/HWAccel_mul_32s_3bkb_U48/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[11]__1_i_7/O[1]
                         net (fo=1, routed)           0.727    12.125    design_1_i/HWAccel_0/U0/HWAccel_mul_32s_3bkb_U48/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[11]__1_i_7_n_12341
    SLICE_X16Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.839    12.964 r  design_1_i/HWAccel_0/U0/HWAccel_mul_32s_3bkb_U48/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[11]__1_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.964    design_1_i/HWAccel_0/U0/HWAccel_mul_32s_3bkb_U48/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[11]__1_i_2_n_12335
    SLICE_X16Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.183 r  design_1_i/HWAccel_0/U0/HWAccel_mul_32s_3bkb_U48/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[14]__1_i_2/O[0]
                         net (fo=2, routed)           0.770    13.953    design_1_i/HWAccel_0/U0/HWAccel_mul_32s_3bkb_U48/HWAccel_mul_32s_3bkb_MulnS_0_U/PCIN[28]
    SLICE_X16Y73         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.567    14.520 r  design_1_i/HWAccel_0/U0/HWAccel_mul_32s_3bkb_U48/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[11]__1_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.520    design_1_i/HWAccel_0/U0/HWAccel_mul_32s_3bkb_U48/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[11]__1_i_1_n_12335
    SLICE_X16Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.843 r  design_1_i/HWAccel_0/U0/HWAccel_mul_32s_3bkb_U48/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[14]__1_i_1/O[1]
                         net (fo=1, routed)           0.000    14.843    design_1_i/HWAccel_0/U0/HWAccel_mul_32s_3bkb_U48/HWAccel_mul_32s_3bkb_MulnS_0_U/P0_out[13]
    SLICE_X16Y74         FDRE                                         r  design_1_i/HWAccel_0/U0/HWAccel_mul_32s_3bkb_U48/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[13]__1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5978, routed)        1.473    12.665    design_1_i/HWAccel_0/U0/HWAccel_mul_32s_3bkb_U48/HWAccel_mul_32s_3bkb_MulnS_0_U/ap_clk
    SLICE_X16Y74         FDRE                                         r  design_1_i/HWAccel_0/U0/HWAccel_mul_32s_3bkb_U48/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[13]__1/C
                         clock pessimism              0.230    12.895    
                         clock uncertainty           -0.154    12.741    
    SLICE_X16Y74         FDRE (Setup_fdre_C_D)        0.109    12.850    design_1_i/HWAccel_0/U0/HWAccel_mul_32s_3bkb_U48/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[13]__1
  -------------------------------------------------------------------
                         required time                         12.850    
                         arrival time                         -14.843    
  -------------------------------------------------------------------
                         slack                                 -1.993    

Slack (VIOLATED) :        -1.987ns  (required time - arrival time)
  Source:                 design_1_i/HWAccel_0/U0/reg_1050_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HWAccel_0/U0/HWAccel_mul_32s_3bkb_U48/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[14]__1/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.866ns  (logic 5.517ns (46.492%)  route 6.349ns (53.508%))
  Logic Levels:           13  (CARRY4=9 LUT2=1 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.665ns = ( 12.665 - 10.000 ) 
    Source Clock Delay      (SCD):    2.970ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5978, routed)        1.662     2.970    design_1_i/HWAccel_0/U0/ap_clk
    SLICE_X15Y61         FDRE                                         r  design_1_i/HWAccel_0/U0/reg_1050_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y61         FDRE (Prop_fdre_C_Q)         0.456     3.426 r  design_1_i/HWAccel_0/U0/reg_1050_reg[11]/Q
                         net (fo=400, routed)         1.501     4.927    design_1_i/HWAccel_0/U0/HWAccel_mul_32s_3bkb_U48/HWAccel_mul_32s_3bkb_MulnS_0_U/b_i[11]
    SLICE_X14Y66         LUT6 (Prop_lut6_I2_O)        0.124     5.051 r  design_1_i/HWAccel_0/U0/HWAccel_mul_32s_3bkb_U48/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp[16]__0_i_119/O
                         net (fo=1, routed)           0.719     5.770    design_1_i/HWAccel_0/U0/HWAccel_mul_32s_3bkb_U48/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp[16]__0_i_119_n_12335
    SLICE_X18Y69         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     6.296 r  design_1_i/HWAccel_0/U0/HWAccel_mul_32s_3bkb_U48/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[16]__0_i_57/CO[3]
                         net (fo=1, routed)           0.000     6.296    design_1_i/HWAccel_0/U0/HWAccel_mul_32s_3bkb_U48/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[16]__0_i_57_n_12335
    SLICE_X18Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.630 r  design_1_i/HWAccel_0/U0/HWAccel_mul_32s_3bkb_U48/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[16]__0_i_54/O[1]
                         net (fo=3, routed)           0.570     7.200    design_1_i/HWAccel_0/U0/HWAccel_mul_32s_3bkb_U48/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[16]__0_i_54_n_12341
    SLICE_X19Y72         LUT3 (Prop_lut3_I1_O)        0.303     7.503 r  design_1_i/HWAccel_0/U0/HWAccel_mul_32s_3bkb_U48/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp[16]__0_i_18/O
                         net (fo=1, routed)           0.765     8.268    design_1_i/HWAccel_0/U0/HWAccel_mul_32s_3bkb_U48/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp[16]__0_i_18_n_12335
    SLICE_X21Y69         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     8.666 r  design_1_i/HWAccel_0/U0/HWAccel_mul_32s_3bkb_U48/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[16]__0_i_11/CO[3]
                         net (fo=1, routed)           0.000     8.666    design_1_i/HWAccel_0/U0/HWAccel_mul_32s_3bkb_U48/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[16]__0_i_11_n_12335
    SLICE_X21Y70         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.888 r  design_1_i/HWAccel_0/U0/HWAccel_mul_32s_3bkb_U48/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[11]__1_i_25/O[0]
                         net (fo=3, routed)           0.884     9.772    design_1_i/HWAccel_0/U0/HWAccel_mul_32s_3bkb_U48/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[11]__1_i_25_n_12342
    SLICE_X19Y72         LUT3 (Prop_lut3_I0_O)        0.299    10.071 r  design_1_i/HWAccel_0/U0/HWAccel_mul_32s_3bkb_U48/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp[7]__1_i_11/O
                         net (fo=1, routed)           0.484    10.555    design_1_i/HWAccel_0/U0/HWAccel_mul_32s_3bkb_U48/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp[7]__1_i_11_n_12335
    SLICE_X20Y70         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    11.075 r  design_1_i/HWAccel_0/U0/HWAccel_mul_32s_3bkb_U48/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[7]__1_i_7/CO[3]
                         net (fo=1, routed)           0.000    11.075    design_1_i/HWAccel_0/U0/HWAccel_mul_32s_3bkb_U48/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[7]__1_i_7_n_12335
    SLICE_X20Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.398 r  design_1_i/HWAccel_0/U0/HWAccel_mul_32s_3bkb_U48/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[11]__1_i_7/O[1]
                         net (fo=1, routed)           0.727    12.125    design_1_i/HWAccel_0/U0/HWAccel_mul_32s_3bkb_U48/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[11]__1_i_7_n_12341
    SLICE_X16Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.839    12.964 r  design_1_i/HWAccel_0/U0/HWAccel_mul_32s_3bkb_U48/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[11]__1_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.964    design_1_i/HWAccel_0/U0/HWAccel_mul_32s_3bkb_U48/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[11]__1_i_2_n_12335
    SLICE_X16Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.287 r  design_1_i/HWAccel_0/U0/HWAccel_mul_32s_3bkb_U48/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[14]__1_i_2/O[1]
                         net (fo=2, routed)           0.699    13.986    design_1_i/HWAccel_0/U0/HWAccel_mul_32s_3bkb_U48/HWAccel_mul_32s_3bkb_MulnS_0_U/PCIN[29]
    SLICE_X16Y74         LUT2 (Prop_lut2_I0_O)        0.306    14.292 r  design_1_i/HWAccel_0/U0/HWAccel_mul_32s_3bkb_U48/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp[14]__1_i_5/O
                         net (fo=1, routed)           0.000    14.292    design_1_i/HWAccel_0/U0/HWAccel_mul_32s_3bkb_U48/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp[14]__1_i_5_n_12335
    SLICE_X16Y74         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    14.836 r  design_1_i/HWAccel_0/U0/HWAccel_mul_32s_3bkb_U48/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[14]__1_i_1/O[2]
                         net (fo=1, routed)           0.000    14.836    design_1_i/HWAccel_0/U0/HWAccel_mul_32s_3bkb_U48/HWAccel_mul_32s_3bkb_MulnS_0_U/P0_out[14]
    SLICE_X16Y74         FDRE                                         r  design_1_i/HWAccel_0/U0/HWAccel_mul_32s_3bkb_U48/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[14]__1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5978, routed)        1.473    12.665    design_1_i/HWAccel_0/U0/HWAccel_mul_32s_3bkb_U48/HWAccel_mul_32s_3bkb_MulnS_0_U/ap_clk
    SLICE_X16Y74         FDRE                                         r  design_1_i/HWAccel_0/U0/HWAccel_mul_32s_3bkb_U48/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[14]__1/C
                         clock pessimism              0.230    12.895    
                         clock uncertainty           -0.154    12.741    
    SLICE_X16Y74         FDRE (Setup_fdre_C_D)        0.109    12.850    design_1_i/HWAccel_0/U0/HWAccel_mul_32s_3bkb_U48/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[14]__1
  -------------------------------------------------------------------
                         required time                         12.850    
                         arrival time                         -14.836    
  -------------------------------------------------------------------
                         slack                                 -1.987    

Slack (VIOLATED) :        -1.975ns  (required time - arrival time)
  Source:                 design_1_i/HWAccel_0/U0/reg_1046_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HWAccel_0/U0/HWAccel_mul_32s_3bkb_U9/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[12]__1/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.746ns  (logic 5.471ns (46.578%)  route 6.275ns (53.422%))
  Logic Levels:           13  (CARRY4=9 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.677ns = ( 12.677 - 10.000 ) 
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5978, routed)        1.669     2.977    design_1_i/HWAccel_0/U0/ap_clk
    SLICE_X24Y44         FDRE                                         r  design_1_i/HWAccel_0/U0/reg_1046_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y44         FDRE (Prop_fdre_C_Q)         0.518     3.495 r  design_1_i/HWAccel_0/U0/reg_1046_reg[10]/Q
                         net (fo=424, routed)         1.568     5.063    design_1_i/HWAccel_0/U0/HWAccel_mul_32s_3bkb_U9/HWAccel_mul_32s_3bkb_MulnS_0_U/b_i[10]
    SLICE_X24Y56         LUT6 (Prop_lut6_I2_O)        0.124     5.187 r  design_1_i/HWAccel_0/U0/HWAccel_mul_32s_3bkb_U9/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp[16]__0_i_118/O
                         net (fo=2, routed)           0.419     5.606    design_1_i/HWAccel_0/U0/HWAccel_mul_32s_3bkb_U9/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp[16]__0_i_118_n_12335
    SLICE_X25Y55         LUT6 (Prop_lut6_I0_O)        0.124     5.730 r  design_1_i/HWAccel_0/U0/HWAccel_mul_32s_3bkb_U9/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp[16]__0_i_122__2/O
                         net (fo=1, routed)           0.000     5.730    design_1_i/HWAccel_0/U0/HWAccel_mul_32s_3bkb_U9/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp[16]__0_i_122__2_n_12335
    SLICE_X25Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.280 r  design_1_i/HWAccel_0/U0/HWAccel_mul_32s_3bkb_U9/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[16]__0_i_57/CO[3]
                         net (fo=1, routed)           0.000     6.280    design_1_i/HWAccel_0/U0/HWAccel_mul_32s_3bkb_U9/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[16]__0_i_57_n_12335
    SLICE_X25Y56         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.502 r  design_1_i/HWAccel_0/U0/HWAccel_mul_32s_3bkb_U9/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[16]__0_i_54/O[0]
                         net (fo=3, routed)           0.998     7.499    design_1_i/HWAccel_0/U0/HWAccel_mul_32s_3bkb_U9/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[16]__0_i_54_n_12342
    SLICE_X32Y55         LUT3 (Prop_lut3_I1_O)        0.299     7.798 r  design_1_i/HWAccel_0/U0/HWAccel_mul_32s_3bkb_U9/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp[16]__0_i_19/O
                         net (fo=1, routed)           0.780     8.578    design_1_i/HWAccel_0/U0/HWAccel_mul_32s_3bkb_U9/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp[16]__0_i_19_n_12335
    SLICE_X30Y55         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     9.098 r  design_1_i/HWAccel_0/U0/HWAccel_mul_32s_3bkb_U9/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[16]__0_i_11/CO[3]
                         net (fo=1, routed)           0.000     9.098    design_1_i/HWAccel_0/U0/HWAccel_mul_32s_3bkb_U9/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[16]__0_i_11_n_12335
    SLICE_X30Y56         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.317 r  design_1_i/HWAccel_0/U0/HWAccel_mul_32s_3bkb_U9/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[11]__1_i_25/O[0]
                         net (fo=3, routed)           0.645     9.962    design_1_i/HWAccel_0/U0/HWAccel_mul_32s_3bkb_U9/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[11]__1_i_25_n_12342
    SLICE_X32Y56         LUT3 (Prop_lut3_I0_O)        0.295    10.257 r  design_1_i/HWAccel_0/U0/HWAccel_mul_32s_3bkb_U9/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp[7]__1_i_11/O
                         net (fo=1, routed)           0.633    10.890    design_1_i/HWAccel_0/U0/HWAccel_mul_32s_3bkb_U9/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp[7]__1_i_11_n_12335
    SLICE_X28Y56         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.610    11.500 r  design_1_i/HWAccel_0/U0/HWAccel_mul_32s_3bkb_U9/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[7]__1_i_7/O[3]
                         net (fo=1, routed)           0.456    11.956    design_1_i/HWAccel_0/U0/HWAccel_mul_32s_3bkb_U9/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[7]__1_i_7_n_12339
    SLICE_X27Y56         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.708    12.664 r  design_1_i/HWAccel_0/U0/HWAccel_mul_32s_3bkb_U9/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[7]__1_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.664    design_1_i/HWAccel_0/U0/HWAccel_mul_32s_3bkb_U9/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[7]__1_i_2_n_12335
    SLICE_X27Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.998 r  design_1_i/HWAccel_0/U0/HWAccel_mul_32s_3bkb_U9/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[11]__1_i_2/O[1]
                         net (fo=2, routed)           0.777    13.775    design_1_i/HWAccel_0/U0/HWAccel_mul_32s_3bkb_U9/HWAccel_mul_32s_3bkb_MulnS_0_U/PCIN[25]
    SLICE_X28Y61         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.729    14.504 r  design_1_i/HWAccel_0/U0/HWAccel_mul_32s_3bkb_U9/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[11]__1_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.504    design_1_i/HWAccel_0/U0/HWAccel_mul_32s_3bkb_U9/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[11]__1_i_1_n_12335
    SLICE_X28Y62         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.723 r  design_1_i/HWAccel_0/U0/HWAccel_mul_32s_3bkb_U9/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[14]__1_i_1/O[0]
                         net (fo=1, routed)           0.000    14.723    design_1_i/HWAccel_0/U0/HWAccel_mul_32s_3bkb_U9/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[14]__1_i_1_n_12342
    SLICE_X28Y62         FDRE                                         r  design_1_i/HWAccel_0/U0/HWAccel_mul_32s_3bkb_U9/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[12]__1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5978, routed)        1.485    12.677    design_1_i/HWAccel_0/U0/HWAccel_mul_32s_3bkb_U9/HWAccel_mul_32s_3bkb_MulnS_0_U/ap_clk
    SLICE_X28Y62         FDRE                                         r  design_1_i/HWAccel_0/U0/HWAccel_mul_32s_3bkb_U9/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[12]__1/C
                         clock pessimism              0.116    12.793    
                         clock uncertainty           -0.154    12.639    
    SLICE_X28Y62         FDRE (Setup_fdre_C_D)        0.109    12.748    design_1_i/HWAccel_0/U0/HWAccel_mul_32s_3bkb_U9/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[12]__1
  -------------------------------------------------------------------
                         required time                         12.748    
                         arrival time                         -14.723    
  -------------------------------------------------------------------
                         slack                                 -1.975    

Slack (VIOLATED) :        -1.954ns  (required time - arrival time)
  Source:                 design_1_i/HWAccel_0/U0/reg_1046_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HWAccel_0/U0/HWAccel_mul_32s_3bkb_U7/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[14]__1/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.749ns  (logic 5.503ns (46.839%)  route 6.246ns (53.161%))
  Logic Levels:           12  (CARRY4=8 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 12.682 - 10.000 ) 
    Source Clock Delay      (SCD):    2.972ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5978, routed)        1.664     2.972    design_1_i/HWAccel_0/U0/ap_clk
    SLICE_X28Y50         FDRE                                         r  design_1_i/HWAccel_0/U0/reg_1046_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y50         FDRE (Prop_fdre_C_Q)         0.518     3.490 r  design_1_i/HWAccel_0/U0/reg_1046_reg[14]/Q
                         net (fo=256, routed)         1.419     4.909    design_1_i/HWAccel_0/U0/HWAccel_mul_32s_3bkb_U7/HWAccel_mul_32s_3bkb_MulnS_0_U/b_i[14]
    SLICE_X24Y43         LUT6 (Prop_lut6_I0_O)        0.124     5.033 r  design_1_i/HWAccel_0/U0/HWAccel_mul_32s_3bkb_U7/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp[16]__0_i_88/O
                         net (fo=2, routed)           0.925     5.958    design_1_i/HWAccel_0/U0/HWAccel_mul_32s_3bkb_U7/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp[16]__0_i_88_n_12335
    SLICE_X24Y51         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     6.508 r  design_1_i/HWAccel_0/U0/HWAccel_mul_32s_3bkb_U7/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[16]__0_i_53/CO[3]
                         net (fo=1, routed)           0.000     6.508    design_1_i/HWAccel_0/U0/HWAccel_mul_32s_3bkb_U7/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[16]__0_i_53_n_12335
    SLICE_X24Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.831 r  design_1_i/HWAccel_0/U0/HWAccel_mul_32s_3bkb_U7/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[14]__1_i_125/O[1]
                         net (fo=3, routed)           0.784     7.615    design_1_i/HWAccel_0/U0/HWAccel_mul_32s_3bkb_U7/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[14]__1_i_125_n_12341
    SLICE_X22Y51         LUT3 (Prop_lut3_I0_O)        0.306     7.921 r  design_1_i/HWAccel_0/U0/HWAccel_mul_32s_3bkb_U7/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp[11]__1_i_31/O
                         net (fo=1, routed)           0.624     8.545    design_1_i/HWAccel_0/U0/HWAccel_mul_32s_3bkb_U7/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp[11]__1_i_31_n_12335
    SLICE_X23Y51         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     8.943 r  design_1_i/HWAccel_0/U0/HWAccel_mul_32s_3bkb_U7/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[11]__1_i_25/CO[3]
                         net (fo=1, routed)           0.000     8.943    design_1_i/HWAccel_0/U0/HWAccel_mul_32s_3bkb_U7/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[11]__1_i_25_n_12335
    SLICE_X23Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.277 r  design_1_i/HWAccel_0/U0/HWAccel_mul_32s_3bkb_U7/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[14]__1_i_27/O[1]
                         net (fo=3, routed)           1.205    10.482    design_1_i/HWAccel_0/U0/HWAccel_mul_32s_3bkb_U7/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[14]__1_i_27_n_12341
    SLICE_X13Y55         LUT5 (Prop_lut5_I3_O)        0.303    10.785 r  design_1_i/HWAccel_0/U0/HWAccel_mul_32s_3bkb_U7/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp[11]__1_i_15/O
                         net (fo=1, routed)           0.000    10.785    design_1_i/HWAccel_0/U0/HWAccel_mul_32s_3bkb_U7/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp[11]__1_i_15_n_12335
    SLICE_X13Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.335 r  design_1_i/HWAccel_0/U0/HWAccel_mul_32s_3bkb_U7/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[11]__1_i_7/CO[3]
                         net (fo=1, routed)           0.000    11.335    design_1_i/HWAccel_0/U0/HWAccel_mul_32s_3bkb_U7/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[11]__1_i_7_n_12335
    SLICE_X13Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.669 r  design_1_i/HWAccel_0/U0/HWAccel_mul_32s_3bkb_U7/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[14]__1_i_6/O[1]
                         net (fo=1, routed)           0.675    12.343    design_1_i/HWAccel_0/U0/HWAccel_mul_32s_3bkb_U7/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[14]__1_i_6_n_12341
    SLICE_X19Y54         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.883    13.226 r  design_1_i/HWAccel_0/U0/HWAccel_mul_32s_3bkb_U7/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[14]__1_i_2/O[2]
                         net (fo=2, routed)           0.615    13.841    design_1_i/HWAccel_0/U0/HWAccel_mul_32s_3bkb_U7/HWAccel_mul_32s_3bkb_MulnS_0_U/PCIN[30]
    SLICE_X20Y50         LUT2 (Prop_lut2_I0_O)        0.302    14.143 r  design_1_i/HWAccel_0/U0/HWAccel_mul_32s_3bkb_U7/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp[14]__1_i_4/O
                         net (fo=1, routed)           0.000    14.143    design_1_i/HWAccel_0/U0/HWAccel_mul_32s_3bkb_U7/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp[14]__1_i_4_n_12335
    SLICE_X20Y50         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    14.721 r  design_1_i/HWAccel_0/U0/HWAccel_mul_32s_3bkb_U7/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[14]__1_i_1/O[2]
                         net (fo=1, routed)           0.000    14.721    design_1_i/HWAccel_0/U0/HWAccel_mul_32s_3bkb_U7/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[14]__1_i_1_n_12340
    SLICE_X20Y50         FDRE                                         r  design_1_i/HWAccel_0/U0/HWAccel_mul_32s_3bkb_U7/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[14]__1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5978, routed)        1.490    12.682    design_1_i/HWAccel_0/U0/HWAccel_mul_32s_3bkb_U7/HWAccel_mul_32s_3bkb_MulnS_0_U/ap_clk
    SLICE_X20Y50         FDRE                                         r  design_1_i/HWAccel_0/U0/HWAccel_mul_32s_3bkb_U7/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[14]__1/C
                         clock pessimism              0.130    12.812    
                         clock uncertainty           -0.154    12.658    
    SLICE_X20Y50         FDRE (Setup_fdre_C_D)        0.109    12.767    design_1_i/HWAccel_0/U0/HWAccel_mul_32s_3bkb_U7/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[14]__1
  -------------------------------------------------------------------
                         required time                         12.767    
                         arrival time                         -14.721    
  -------------------------------------------------------------------
                         slack                                 -1.954    

Slack (VIOLATED) :        -1.947ns  (required time - arrival time)
  Source:                 design_1_i/HWAccel_0/U0/reg_1046_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HWAccel_0/U0/HWAccel_mul_32s_3bkb_U7/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[13]__1/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.742ns  (logic 5.356ns (45.614%)  route 6.386ns (54.386%))
  Logic Levels:           13  (CARRY4=9 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 12.682 - 10.000 ) 
    Source Clock Delay      (SCD):    2.972ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5978, routed)        1.664     2.972    design_1_i/HWAccel_0/U0/ap_clk
    SLICE_X28Y50         FDRE                                         r  design_1_i/HWAccel_0/U0/reg_1046_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y50         FDRE (Prop_fdre_C_Q)         0.518     3.490 r  design_1_i/HWAccel_0/U0/reg_1046_reg[14]/Q
                         net (fo=256, routed)         1.419     4.909    design_1_i/HWAccel_0/U0/HWAccel_mul_32s_3bkb_U7/HWAccel_mul_32s_3bkb_MulnS_0_U/b_i[14]
    SLICE_X24Y43         LUT6 (Prop_lut6_I0_O)        0.124     5.033 r  design_1_i/HWAccel_0/U0/HWAccel_mul_32s_3bkb_U7/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp[16]__0_i_88/O
                         net (fo=2, routed)           0.925     5.958    design_1_i/HWAccel_0/U0/HWAccel_mul_32s_3bkb_U7/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp[16]__0_i_88_n_12335
    SLICE_X24Y51         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     6.508 r  design_1_i/HWAccel_0/U0/HWAccel_mul_32s_3bkb_U7/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[16]__0_i_53/CO[3]
                         net (fo=1, routed)           0.000     6.508    design_1_i/HWAccel_0/U0/HWAccel_mul_32s_3bkb_U7/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[16]__0_i_53_n_12335
    SLICE_X24Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.831 r  design_1_i/HWAccel_0/U0/HWAccel_mul_32s_3bkb_U7/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[14]__1_i_125/O[1]
                         net (fo=3, routed)           0.784     7.615    design_1_i/HWAccel_0/U0/HWAccel_mul_32s_3bkb_U7/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[14]__1_i_125_n_12341
    SLICE_X22Y51         LUT3 (Prop_lut3_I0_O)        0.306     7.921 r  design_1_i/HWAccel_0/U0/HWAccel_mul_32s_3bkb_U7/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp[11]__1_i_31/O
                         net (fo=1, routed)           0.624     8.545    design_1_i/HWAccel_0/U0/HWAccel_mul_32s_3bkb_U7/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp[11]__1_i_31_n_12335
    SLICE_X23Y51         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     8.943 r  design_1_i/HWAccel_0/U0/HWAccel_mul_32s_3bkb_U7/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[11]__1_i_25/CO[3]
                         net (fo=1, routed)           0.000     8.943    design_1_i/HWAccel_0/U0/HWAccel_mul_32s_3bkb_U7/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[11]__1_i_25_n_12335
    SLICE_X23Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.277 r  design_1_i/HWAccel_0/U0/HWAccel_mul_32s_3bkb_U7/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[14]__1_i_27/O[1]
                         net (fo=3, routed)           1.205    10.482    design_1_i/HWAccel_0/U0/HWAccel_mul_32s_3bkb_U7/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[14]__1_i_27_n_12341
    SLICE_X13Y55         LUT5 (Prop_lut5_I3_O)        0.303    10.785 r  design_1_i/HWAccel_0/U0/HWAccel_mul_32s_3bkb_U7/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp[11]__1_i_15/O
                         net (fo=1, routed)           0.000    10.785    design_1_i/HWAccel_0/U0/HWAccel_mul_32s_3bkb_U7/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp[11]__1_i_15_n_12335
    SLICE_X13Y55         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    11.365 r  design_1_i/HWAccel_0/U0/HWAccel_mul_32s_3bkb_U7/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[11]__1_i_7/O[2]
                         net (fo=1, routed)           0.728    12.093    design_1_i/HWAccel_0/U0/HWAccel_mul_32s_3bkb_U7/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[11]__1_i_7_n_12340
    SLICE_X19Y53         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.700    12.793 r  design_1_i/HWAccel_0/U0/HWAccel_mul_32s_3bkb_U7/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[11]__1_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.793    design_1_i/HWAccel_0/U0/HWAccel_mul_32s_3bkb_U7/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[11]__1_i_2_n_12335
    SLICE_X19Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.015 r  design_1_i/HWAccel_0/U0/HWAccel_mul_32s_3bkb_U7/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[14]__1_i_2/O[0]
                         net (fo=2, routed)           0.701    13.715    design_1_i/HWAccel_0/U0/HWAccel_mul_32s_3bkb_U7/HWAccel_mul_32s_3bkb_MulnS_0_U/PCIN[28]
    SLICE_X20Y49         LUT2 (Prop_lut2_I0_O)        0.299    14.014 r  design_1_i/HWAccel_0/U0/HWAccel_mul_32s_3bkb_U7/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp[11]__1_i_3/O
                         net (fo=1, routed)           0.000    14.014    design_1_i/HWAccel_0/U0/HWAccel_mul_32s_3bkb_U7/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp[11]__1_i_3_n_12335
    SLICE_X20Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.390 r  design_1_i/HWAccel_0/U0/HWAccel_mul_32s_3bkb_U7/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[11]__1_i_1/CO[3]
                         net (fo=1, routed)           0.001    14.391    design_1_i/HWAccel_0/U0/HWAccel_mul_32s_3bkb_U7/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[11]__1_i_1_n_12335
    SLICE_X20Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.714 r  design_1_i/HWAccel_0/U0/HWAccel_mul_32s_3bkb_U7/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[14]__1_i_1/O[1]
                         net (fo=1, routed)           0.000    14.714    design_1_i/HWAccel_0/U0/HWAccel_mul_32s_3bkb_U7/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[14]__1_i_1_n_12341
    SLICE_X20Y50         FDRE                                         r  design_1_i/HWAccel_0/U0/HWAccel_mul_32s_3bkb_U7/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[13]__1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5978, routed)        1.490    12.682    design_1_i/HWAccel_0/U0/HWAccel_mul_32s_3bkb_U7/HWAccel_mul_32s_3bkb_MulnS_0_U/ap_clk
    SLICE_X20Y50         FDRE                                         r  design_1_i/HWAccel_0/U0/HWAccel_mul_32s_3bkb_U7/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[13]__1/C
                         clock pessimism              0.130    12.812    
                         clock uncertainty           -0.154    12.658    
    SLICE_X20Y50         FDRE (Setup_fdre_C_D)        0.109    12.767    design_1_i/HWAccel_0/U0/HWAccel_mul_32s_3bkb_U7/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[13]__1
  -------------------------------------------------------------------
                         required time                         12.767    
                         arrival time                         -14.714    
  -------------------------------------------------------------------
                         slack                                 -1.947    

Slack (VIOLATED) :        -1.938ns  (required time - arrival time)
  Source:                 design_1_i/HWAccel_0/U0/reg_1046_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HWAccel_0/U0/HWAccel_mul_32s_3bkb_U47/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[13]__1/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.787ns  (logic 5.435ns (46.110%)  route 6.352ns (53.890%))
  Logic Levels:           13  (CARRY4=9 LUT2=1 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.755ns = ( 12.755 - 10.000 ) 
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5978, routed)        1.669     2.977    design_1_i/HWAccel_0/U0/ap_clk
    SLICE_X24Y44         FDRE                                         r  design_1_i/HWAccel_0/U0/reg_1046_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y44         FDRE (Prop_fdre_C_Q)         0.518     3.495 r  design_1_i/HWAccel_0/U0/reg_1046_reg[10]/Q
                         net (fo=424, routed)         1.403     4.898    design_1_i/HWAccel_0/U0/HWAccel_mul_32s_3bkb_U47/HWAccel_mul_32s_3bkb_MulnS_0_U/b_i[10]
    SLICE_X32Y45         LUT6 (Prop_lut6_I2_O)        0.124     5.022 r  design_1_i/HWAccel_0/U0/HWAccel_mul_32s_3bkb_U47/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp[16]__0_i_118/O
                         net (fo=2, routed)           0.835     5.857    design_1_i/HWAccel_0/U0/HWAccel_mul_32s_3bkb_U47/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp[16]__0_i_118_n_12335
    SLICE_X32Y48         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.547     6.404 r  design_1_i/HWAccel_0/U0/HWAccel_mul_32s_3bkb_U47/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[16]__0_i_57/O[2]
                         net (fo=3, routed)           0.812     7.216    design_1_i/HWAccel_0/U0/HWAccel_mul_32s_3bkb_U47/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[16]__0_i_57_n_12340
    SLICE_X36Y46         LUT3 (Prop_lut3_I1_O)        0.301     7.517 r  design_1_i/HWAccel_0/U0/HWAccel_mul_32s_3bkb_U47/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp[16]__0_i_39/O
                         net (fo=1, routed)           0.783     8.300    design_1_i/HWAccel_0/U0/HWAccel_mul_32s_3bkb_U47/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp[16]__0_i_39_n_12335
    SLICE_X36Y48         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     8.685 r  design_1_i/HWAccel_0/U0/HWAccel_mul_32s_3bkb_U47/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[16]__0_i_14/CO[3]
                         net (fo=1, routed)           0.000     8.685    design_1_i/HWAccel_0/U0/HWAccel_mul_32s_3bkb_U47/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[16]__0_i_14_n_12335
    SLICE_X36Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.907 r  design_1_i/HWAccel_0/U0/HWAccel_mul_32s_3bkb_U47/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[16]__0_i_11/O[0]
                         net (fo=3, routed)           0.556     9.463    design_1_i/HWAccel_0/U0/HWAccel_mul_32s_3bkb_U47/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[16]__0_i_11_n_12342
    SLICE_X39Y47         LUT3 (Prop_lut3_I0_O)        0.299     9.762 r  design_1_i/HWAccel_0/U0/HWAccel_mul_32s_3bkb_U47/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp[16]__0_i_5/O
                         net (fo=1, routed)           0.759    10.521    design_1_i/HWAccel_0/U0/HWAccel_mul_32s_3bkb_U47/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp[16]__0_i_5_n_12335
    SLICE_X38Y51         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    11.041 r  design_1_i/HWAccel_0/U0/HWAccel_mul_32s_3bkb_U47/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[16]__0_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.041    design_1_i/HWAccel_0/U0/HWAccel_mul_32s_3bkb_U47/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[16]__0_i_2_n_12335
    SLICE_X38Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.260 r  design_1_i/HWAccel_0/U0/HWAccel_mul_32s_3bkb_U47/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[7]__1_i_7/O[0]
                         net (fo=1, routed)           0.468    11.728    design_1_i/HWAccel_0/U0/HWAccel_mul_32s_3bkb_U47/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[7]__1_i_7_n_12342
    SLICE_X40Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.827    12.555 r  design_1_i/HWAccel_0/U0/HWAccel_mul_32s_3bkb_U47/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[7]__1_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.555    design_1_i/HWAccel_0/U0/HWAccel_mul_32s_3bkb_U47/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[7]__1_i_2_n_12335
    SLICE_X40Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.889 r  design_1_i/HWAccel_0/U0/HWAccel_mul_32s_3bkb_U47/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[11]__1_i_2/O[1]
                         net (fo=2, routed)           0.736    13.625    design_1_i/HWAccel_0/U0/HWAccel_mul_32s_3bkb_U47/HWAccel_mul_32s_3bkb_MulnS_0_U/PCIN[25]
    SLICE_X38Y58         LUT2 (Prop_lut2_I0_O)        0.303    13.928 r  design_1_i/HWAccel_0/U0/HWAccel_mul_32s_3bkb_U47/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp[11]__1_i_6/O
                         net (fo=1, routed)           0.000    13.928    design_1_i/HWAccel_0/U0/HWAccel_mul_32s_3bkb_U47/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp[11]__1_i_6_n_12335
    SLICE_X38Y58         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.441 r  design_1_i/HWAccel_0/U0/HWAccel_mul_32s_3bkb_U47/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[11]__1_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.441    design_1_i/HWAccel_0/U0/HWAccel_mul_32s_3bkb_U47/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[11]__1_i_1_n_12335
    SLICE_X38Y59         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.764 r  design_1_i/HWAccel_0/U0/HWAccel_mul_32s_3bkb_U47/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[14]__1_i_1/O[1]
                         net (fo=1, routed)           0.000    14.764    design_1_i/HWAccel_0/U0/HWAccel_mul_32s_3bkb_U47/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[14]__1_i_1_n_12341
    SLICE_X38Y59         FDRE                                         r  design_1_i/HWAccel_0/U0/HWAccel_mul_32s_3bkb_U47/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[13]__1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5978, routed)        1.563    12.755    design_1_i/HWAccel_0/U0/HWAccel_mul_32s_3bkb_U47/HWAccel_mul_32s_3bkb_MulnS_0_U/ap_clk
    SLICE_X38Y59         FDRE                                         r  design_1_i/HWAccel_0/U0/HWAccel_mul_32s_3bkb_U47/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[13]__1/C
                         clock pessimism              0.116    12.871    
                         clock uncertainty           -0.154    12.717    
    SLICE_X38Y59         FDRE (Setup_fdre_C_D)        0.109    12.826    design_1_i/HWAccel_0/U0/HWAccel_mul_32s_3bkb_U47/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[13]__1
  -------------------------------------------------------------------
                         required time                         12.826    
                         arrival time                         -14.764    
  -------------------------------------------------------------------
                         slack                                 -1.938    

Slack (VIOLATED) :        -1.929ns  (required time - arrival time)
  Source:                 design_1_i/HWAccel_0/U0/reg_1046_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HWAccel_0/U0/HWAccel_mul_32s_3bkb_U5/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[13]__1/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.728ns  (logic 5.489ns (46.803%)  route 6.239ns (53.197%))
  Logic Levels:           13  (CARRY4=8 LUT2=2 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.701ns = ( 12.701 - 10.000 ) 
    Source Clock Delay      (SCD):    2.972ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5978, routed)        1.664     2.972    design_1_i/HWAccel_0/U0/ap_clk
    SLICE_X28Y50         FDRE                                         r  design_1_i/HWAccel_0/U0/reg_1046_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y50         FDRE (Prop_fdre_C_Q)         0.518     3.490 f  design_1_i/HWAccel_0/U0/reg_1046_reg[14]/Q
                         net (fo=256, routed)         1.723     5.213    design_1_i/HWAccel_0/U0/HWAccel_mul_32s_3bkb_U5/HWAccel_mul_32s_3bkb_MulnS_0_U/b_i[14]
    SLICE_X17Y45         LUT2 (Prop_lut2_I1_O)        0.154     5.367 r  design_1_i/HWAccel_0/U0/HWAccel_mul_32s_3bkb_U5/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp[16]__0_i_165/O
                         net (fo=1, routed)           0.500     5.867    design_1_i/HWAccel_0/U0/HWAccel_mul_32s_3bkb_U5/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp[16]__0_i_165_n_12335
    SLICE_X16Y45         LUT6 (Prop_lut6_I3_O)        0.327     6.194 r  design_1_i/HWAccel_0/U0/HWAccel_mul_32s_3bkb_U5/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp[16]__0_i_92__6/O
                         net (fo=1, routed)           0.000     6.194    design_1_i/HWAccel_0/U0/HWAccel_mul_32s_3bkb_U5/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp[16]__0_i_92__6_n_12335
    SLICE_X16Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.707 r  design_1_i/HWAccel_0/U0/HWAccel_mul_32s_3bkb_U5/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[16]__0_i_53/CO[3]
                         net (fo=1, routed)           0.000     6.707    design_1_i/HWAccel_0/U0/HWAccel_mul_32s_3bkb_U5/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[16]__0_i_53_n_12335
    SLICE_X16Y46         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.946 r  design_1_i/HWAccel_0/U0/HWAccel_mul_32s_3bkb_U5/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[14]__1_i_125/O[2]
                         net (fo=3, routed)           1.025     7.971    design_1_i/HWAccel_0/U0/HWAccel_mul_32s_3bkb_U5/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[14]__1_i_125_n_12340
    SLICE_X13Y46         LUT3 (Prop_lut3_I0_O)        0.301     8.272 r  design_1_i/HWAccel_0/U0/HWAccel_mul_32s_3bkb_U5/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp[11]__1_i_30/O
                         net (fo=1, routed)           0.749     9.021    design_1_i/HWAccel_0/U0/HWAccel_mul_32s_3bkb_U5/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp[11]__1_i_30_n_12335
    SLICE_X14Y47         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     9.406 r  design_1_i/HWAccel_0/U0/HWAccel_mul_32s_3bkb_U5/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[11]__1_i_25/CO[3]
                         net (fo=1, routed)           0.000     9.406    design_1_i/HWAccel_0/U0/HWAccel_mul_32s_3bkb_U5/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[11]__1_i_25_n_12335
    SLICE_X14Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.740 r  design_1_i/HWAccel_0/U0/HWAccel_mul_32s_3bkb_U5/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[14]__1_i_27/O[1]
                         net (fo=3, routed)           0.973    10.712    design_1_i/HWAccel_0/U0/HWAccel_mul_32s_3bkb_U5/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[14]__1_i_27_n_12341
    SLICE_X12Y48         LUT5 (Prop_lut5_I3_O)        0.303    11.015 r  design_1_i/HWAccel_0/U0/HWAccel_mul_32s_3bkb_U5/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp[11]__1_i_15/O
                         net (fo=1, routed)           0.000    11.015    design_1_i/HWAccel_0/U0/HWAccel_mul_32s_3bkb_U5/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp[11]__1_i_15_n_12335
    SLICE_X12Y48         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    11.658 r  design_1_i/HWAccel_0/U0/HWAccel_mul_32s_3bkb_U5/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[11]__1_i_7/O[3]
                         net (fo=1, routed)           0.602    12.261    design_1_i/HWAccel_0/U0/HWAccel_mul_32s_3bkb_U5/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[11]__1_i_7_n_12339
    SLICE_X11Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.708    12.969 r  design_1_i/HWAccel_0/U0/HWAccel_mul_32s_3bkb_U5/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[11]__1_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.969    design_1_i/HWAccel_0/U0/HWAccel_mul_32s_3bkb_U5/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[11]__1_i_2_n_12335
    SLICE_X11Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.303 r  design_1_i/HWAccel_0/U0/HWAccel_mul_32s_3bkb_U5/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[14]__1_i_2/O[1]
                         net (fo=2, routed)           0.667    13.970    design_1_i/HWAccel_0/U0/HWAccel_mul_32s_3bkb_U5/HWAccel_mul_32s_3bkb_MulnS_0_U/PCIN[29]
    SLICE_X10Y49         LUT2 (Prop_lut2_I0_O)        0.303    14.273 r  design_1_i/HWAccel_0/U0/HWAccel_mul_32s_3bkb_U5/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp[14]__1_i_5/O
                         net (fo=1, routed)           0.000    14.273    design_1_i/HWAccel_0/U0/HWAccel_mul_32s_3bkb_U5/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp[14]__1_i_5_n_12335
    SLICE_X10Y49         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    14.700 r  design_1_i/HWAccel_0/U0/HWAccel_mul_32s_3bkb_U5/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[14]__1_i_1/O[1]
                         net (fo=1, routed)           0.000    14.700    design_1_i/HWAccel_0/U0/HWAccel_mul_32s_3bkb_U5/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[14]__1_i_1_n_12341
    SLICE_X10Y49         FDRE                                         r  design_1_i/HWAccel_0/U0/HWAccel_mul_32s_3bkb_U5/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[13]__1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5978, routed)        1.508    12.700    design_1_i/HWAccel_0/U0/HWAccel_mul_32s_3bkb_U5/HWAccel_mul_32s_3bkb_MulnS_0_U/ap_clk
    SLICE_X10Y49         FDRE                                         r  design_1_i/HWAccel_0/U0/HWAccel_mul_32s_3bkb_U5/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[13]__1/C
                         clock pessimism              0.116    12.816    
                         clock uncertainty           -0.154    12.662    
    SLICE_X10Y49         FDRE (Setup_fdre_C_D)        0.109    12.771    design_1_i/HWAccel_0/U0/HWAccel_mul_32s_3bkb_U5/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[13]__1
  -------------------------------------------------------------------
                         required time                         12.771    
                         arrival time                         -14.700    
  -------------------------------------------------------------------
                         slack                                 -1.929    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 design_1_i/HWAccel_0/U0/HWAccel_mul_32s_3bkb_U44/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[8]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HWAccel_0/U0/tmp_1_42_reg_2221_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.128ns (40.295%)  route 0.190ns (59.705%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5978, routed)        0.558     0.899    design_1_i/HWAccel_0/U0/HWAccel_mul_32s_3bkb_U44/HWAccel_mul_32s_3bkb_MulnS_0_U/ap_clk
    SLICE_X17Y16         FDRE                                         r  design_1_i/HWAccel_0/U0/HWAccel_mul_32s_3bkb_U44/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[8]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y16         FDRE (Prop_fdre_C_Q)         0.128     1.026 r  design_1_i/HWAccel_0/U0/HWAccel_mul_32s_3bkb_U44/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[8]__0/Q
                         net (fo=1, routed)           0.190     1.216    design_1_i/HWAccel_0/U0/HWAccel_mul_32s_3bkb_U44_n_12358
    SLICE_X22Y16         FDRE                                         r  design_1_i/HWAccel_0/U0/tmp_1_42_reg_2221_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5978, routed)        0.821     1.191    design_1_i/HWAccel_0/U0/ap_clk
    SLICE_X22Y16         FDRE                                         r  design_1_i/HWAccel_0/U0/tmp_1_42_reg_2221_reg[8]/C
                         clock pessimism             -0.034     1.157    
    SLICE_X22Y16         FDRE (Hold_fdre_C_D)         0.017     1.174    design_1_i/HWAccel_0/U0/tmp_1_42_reg_2221_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.174    
                         arrival time                           1.216    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.691%)  route 0.099ns (41.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5978, routed)        0.554     0.895    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X19Y29         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y29         FDRE (Prop_fdre_C_Q)         0.141     1.036 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[11]/Q
                         net (fo=1, routed)           0.099     1.135    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[8]
    SLICE_X16Y29         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5978, routed)        0.820     1.190    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X16Y29         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/CLK
                         clock pessimism             -0.281     0.909    
    SLICE_X16Y29         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.092    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32
  -------------------------------------------------------------------
                         required time                         -1.092    
                         arrival time                           1.135    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 design_1_i/HWAccel_0/U0/HWAccel_mul_32s_3bkb_U8/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[2]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HWAccel_0/U0/tmp_1_7_reg_1861_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.141ns (36.056%)  route 0.250ns (63.944%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5978, routed)        0.584     0.925    design_1_i/HWAccel_0/U0/HWAccel_mul_32s_3bkb_U8/HWAccel_mul_32s_3bkb_MulnS_0_U/ap_clk
    SLICE_X2Y51          FDRE                                         r  design_1_i/HWAccel_0/U0/HWAccel_mul_32s_3bkb_U8/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[2]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y51          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  design_1_i/HWAccel_0/U0/HWAccel_mul_32s_3bkb_U8/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[2]__0/Q
                         net (fo=1, routed)           0.250     1.316    design_1_i/HWAccel_0/U0/HWAccel_mul_32s_3bkb_U8_n_12364
    SLICE_X5Y45          FDRE                                         r  design_1_i/HWAccel_0/U0/tmp_1_7_reg_1861_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5978, routed)        0.853     1.223    design_1_i/HWAccel_0/U0/ap_clk
    SLICE_X5Y45          FDRE                                         r  design_1_i/HWAccel_0/U0/tmp_1_7_reg_1861_reg[2]/C
                         clock pessimism             -0.029     1.194    
    SLICE_X5Y45          FDRE (Hold_fdre_C_D)         0.070     1.264    design_1_i/HWAccel_0/U0/tmp_1_7_reg_1861_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.264    
                         arrival time                           1.316    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 design_1_i/HWAccel_0/U0/HWAccel_AXI_L_s_axi_U/int_ap_idle_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HWAccel_0/U0/HWAccel_AXI_L_s_axi_U/rdata_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.209ns (47.667%)  route 0.229ns (52.333%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5978, routed)        0.548     0.889    design_1_i/HWAccel_0/U0/HWAccel_AXI_L_s_axi_U/ap_clk
    SLICE_X24Y23         FDRE                                         r  design_1_i/HWAccel_0/U0/HWAccel_AXI_L_s_axi_U/int_ap_idle_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y23         FDRE (Prop_fdre_C_Q)         0.164     1.053 r  design_1_i/HWAccel_0/U0/HWAccel_AXI_L_s_axi_U/int_ap_idle_reg/Q
                         net (fo=1, routed)           0.229     1.282    design_1_i/HWAccel_0/U0/HWAccel_AXI_L_s_axi_U/int_s_screen_val/int_ap_idle
    SLICE_X16Y23         LUT6 (Prop_lut6_I5_O)        0.045     1.327 r  design_1_i/HWAccel_0/U0/HWAccel_AXI_L_s_axi_U/int_s_screen_val/rdata_data[2]_i_1/O
                         net (fo=1, routed)           0.000     1.327    design_1_i/HWAccel_0/U0/HWAccel_AXI_L_s_axi_U/int_s_screen_val_n_12458
    SLICE_X16Y23         FDRE                                         r  design_1_i/HWAccel_0/U0/HWAccel_AXI_L_s_axi_U/rdata_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5978, routed)        0.816     1.186    design_1_i/HWAccel_0/U0/HWAccel_AXI_L_s_axi_U/ap_clk
    SLICE_X16Y23         FDRE                                         r  design_1_i/HWAccel_0/U0/HWAccel_AXI_L_s_axi_U/rdata_data_reg[2]/C
                         clock pessimism             -0.034     1.152    
    SLICE_X16Y23         FDRE (Hold_fdre_C_D)         0.120     1.272    design_1_i/HWAccel_0/U0/HWAccel_AXI_L_s_axi_U/rdata_data_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.272    
                         arrival time                           1.327    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 design_1_i/HWAccel_0/U0/ap_CS_fsm_reg[43]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HWAccel_0/U0/ap_CS_fsm_reg[44]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.141ns (36.692%)  route 0.243ns (63.308%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5978, routed)        0.550     0.891    design_1_i/HWAccel_0/U0/ap_clk
    SLICE_X22Y22         FDRE                                         r  design_1_i/HWAccel_0/U0/ap_CS_fsm_reg[43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y22         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  design_1_i/HWAccel_0/U0/ap_CS_fsm_reg[43]/Q
                         net (fo=39, routed)          0.243     1.275    design_1_i/HWAccel_0/U0/ap_CS_fsm_state44
    SLICE_X21Y24         FDRE                                         r  design_1_i/HWAccel_0/U0/ap_CS_fsm_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5978, routed)        0.814     1.184    design_1_i/HWAccel_0/U0/ap_clk
    SLICE_X21Y24         FDRE                                         r  design_1_i/HWAccel_0/U0/ap_CS_fsm_reg[44]/C
                         clock pessimism             -0.034     1.150    
    SLICE_X21Y24         FDRE (Hold_fdre_C_D)         0.066     1.216    design_1_i/HWAccel_0/U0/ap_CS_fsm_reg[44]
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           1.275    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 design_1_i/HWAccel_0/U0/HWAccel_mul_32s_3bkb_U11/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[10]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HWAccel_0/U0/tmp_1_s_reg_1891_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.164ns (39.546%)  route 0.251ns (60.454%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5978, routed)        0.556     0.897    design_1_i/HWAccel_0/U0/HWAccel_mul_32s_3bkb_U11/HWAccel_mul_32s_3bkb_MulnS_0_U/ap_clk
    SLICE_X20Y89         FDRE                                         r  design_1_i/HWAccel_0/U0/HWAccel_mul_32s_3bkb_U11/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[10]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y89         FDRE (Prop_fdre_C_Q)         0.164     1.061 r  design_1_i/HWAccel_0/U0/HWAccel_mul_32s_3bkb_U11/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[10]__0/Q
                         net (fo=1, routed)           0.251     1.311    design_1_i/HWAccel_0/U0/HWAccel_mul_32s_3bkb_U11_n_12356
    SLICE_X27Y90         FDRE                                         r  design_1_i/HWAccel_0/U0/tmp_1_s_reg_1891_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5978, routed)        0.829     1.199    design_1_i/HWAccel_0/U0/ap_clk
    SLICE_X27Y90         FDRE                                         r  design_1_i/HWAccel_0/U0/tmp_1_s_reg_1891_reg[10]/C
                         clock pessimism             -0.034     1.165    
    SLICE_X27Y90         FDRE (Hold_fdre_C_D)         0.070     1.235    design_1_i/HWAccel_0/U0/tmp_1_s_reg_1891_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.235    
                         arrival time                           1.311    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.141ns (47.305%)  route 0.157ns (52.695%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5978, routed)        0.582     0.923    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X1Y41          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y41          FDRE (Prop_fdre_C_Q)         0.141     1.064 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/Q
                         net (fo=1, routed)           0.157     1.221    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[15]
    SLICE_X4Y39          SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5978, routed)        0.851     1.221    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X4Y39          SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/CLK
                         clock pessimism             -0.262     0.959    
    SLICE_X4Y39          SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.142    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4
  -------------------------------------------------------------------
                         required time                         -1.142    
                         arrival time                           1.221    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 design_1_i/HWAccel_0/U0/HWAccel_mul_32s_3bkb_U10/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[11]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HWAccel_0/U0/tmp_1_9_reg_1881_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.141ns (34.211%)  route 0.271ns (65.789%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5978, routed)        0.556     0.897    design_1_i/HWAccel_0/U0/HWAccel_mul_32s_3bkb_U10/HWAccel_mul_32s_3bkb_MulnS_0_U/ap_clk
    SLICE_X18Y83         FDRE                                         r  design_1_i/HWAccel_0/U0/HWAccel_mul_32s_3bkb_U10/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[11]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y83         FDRE (Prop_fdre_C_Q)         0.141     1.038 r  design_1_i/HWAccel_0/U0/HWAccel_mul_32s_3bkb_U10/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[11]__0/Q
                         net (fo=1, routed)           0.271     1.309    design_1_i/HWAccel_0/U0/HWAccel_mul_32s_3bkb_U10_n_12355
    SLICE_X24Y88         FDRE                                         r  design_1_i/HWAccel_0/U0/tmp_1_9_reg_1881_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5978, routed)        0.825     1.195    design_1_i/HWAccel_0/U0/ap_clk
    SLICE_X24Y88         FDRE                                         r  design_1_i/HWAccel_0/U0/tmp_1_9_reg_1881_reg[11]/C
                         clock pessimism             -0.034     1.161    
    SLICE_X24Y88         FDRE (Hold_fdre_C_D)         0.059     1.220    design_1_i/HWAccel_0/U0/tmp_1_9_reg_1881_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.220    
                         arrival time                           1.309    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.186ns (43.869%)  route 0.238ns (56.131%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5978, routed)        0.547     0.888    design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X23Y25         FDRE                                         r  design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y25         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[1]/Q
                         net (fo=1, routed)           0.113     1.142    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[1]
    SLICE_X21Y25         LUT6 (Prop_lut6_I3_O)        0.045     1.187 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[4]_i_1/O
                         net (fo=2, routed)           0.125     1.311    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[4]
    SLICE_X20Y26         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5978, routed)        0.815     1.185    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X20Y26         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[4]/C
                         clock pessimism             -0.034     1.151    
    SLICE_X20Y26         FDRE (Hold_fdre_C_D)         0.063     1.214    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.214    
                         arrival time                           1.311    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.141ns (32.966%)  route 0.287ns (67.034%))
  Logic Levels:           0  
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5978, routed)        0.551     0.891    design_1_i/axi_gpio_0/U0/s_axi_aclk
    SLICE_X19Y23         FDRE                                         r  design_1_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y23         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  design_1_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[30]/Q
                         net (fo=1, routed)           0.287     1.319    design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Q[1]
    SLICE_X23Y25         FDRE                                         r  design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5978, routed)        0.812     1.182    design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X23Y25         FDRE                                         r  design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[1]/C
                         clock pessimism             -0.034     1.148    
    SLICE_X23Y25         FDRE (Hold_fdre_C_D)         0.070     1.218    design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.218    
                         arrival time                           1.319    
  -------------------------------------------------------------------
                         slack                                  0.101    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y7    design_1_i/HWAccel_0/U0/HWAccel_AXI_L_s_axi_U/int_s_mask_val/gen_write[1].mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y7    design_1_i/HWAccel_0/U0/HWAccel_AXI_L_s_axi_U/int_s_mask_val/gen_write[1].mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y8    design_1_i/HWAccel_0/U0/HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y8    design_1_i/HWAccel_0/U0/HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     DSP48E1/CLK         n/a            2.154         10.000      7.846      DSP48_X1Y31    design_1_i/HWAccel_0/U0/HWAccel_mul_32s_3bkb_U12/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg__0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         10.000      7.846      DSP48_X1Y21    design_1_i/HWAccel_0/U0/HWAccel_mul_32s_3bkb_U15/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg__0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         10.000      7.846      DSP48_X1Y23    design_1_i/HWAccel_0/U0/HWAccel_mul_32s_3bkb_U18/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg__0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         10.000      7.846      DSP48_X0Y35    design_1_i/HWAccel_0/U0/HWAccel_mul_32s_3bkb_U20/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg__0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         10.000      7.846      DSP48_X1Y39    design_1_i/HWAccel_0/U0/HWAccel_mul_32s_3bkb_U23/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg__0/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X10Y26   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X10Y26   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X20Y27   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X20Y27   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X12Y28   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X20Y27   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X12Y28   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X10Y26   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X10Y26   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X12Y28   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X16Y29   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X16Y29   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X12Y28   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X20Y28   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X20Y28   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X12Y28   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X20Y28   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X12Y31   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X6Y31    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X12Y28   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/CLK



