{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1730963884221 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1730963884222 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 07 10:18:04 2024 " "Processing started: Thu Nov 07 10:18:04 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1730963884222 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730963884222 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off single_cycle -c single_cycle " "Command: quartus_map --read_settings_files=on --write_settings_files=off single_cycle -c single_cycle" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730963884223 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1730963884817 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1730963884817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.v 1 1 " "Found 1 design units, including 1 entities, in source file adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 Adder " "Found entity 1: Adder" {  } { { "Adder.v" "" { Text "C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/Adder.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730963893547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730963893547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "programcounter.v 1 1 " "Found 1 design units, including 1 entities, in source file programcounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 ProgramCounter " "Found entity 1: ProgramCounter" {  } { { "ProgramCounter.v" "" { Text "C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/ProgramCounter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730963893559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730963893559 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "PC pc single_cycle.v(15) " "Verilog HDL Declaration information at single_cycle.v(15): object \"PC\" differs only in case from object \"pc\" in the same scope" {  } { { "single_cycle.v" "" { Text "C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/single_cycle.v" 15 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1730963893563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "single_cycle.v 1 1 " "Found 1 design units, including 1 entities, in source file single_cycle.v" { { "Info" "ISGN_ENTITY_NAME" "1 single_cycle " "Found entity 1: single_cycle" {  } { { "single_cycle.v" "" { Text "C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/single_cycle.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730963893564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730963893564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instmem.v 1 1 " "Found 1 design units, including 1 entities, in source file instmem.v" { { "Info" "ISGN_ENTITY_NAME" "1 InstMem " "Found entity 1: InstMem" {  } { { "InstMem.v" "" { Text "C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/InstMem.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730963893567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730963893567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlunit.v 1 1 " "Found 1 design units, including 1 entities, in source file controlunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit " "Found entity 1: ControlUnit" {  } { { "ControlUnit.v" "" { Text "C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/ControlUnit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730963893569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730963893569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2x1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2x1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2x1 " "Found entity 1: mux2x1" {  } { { "mux2X1.v" "" { Text "C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/mux2X1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730963893580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730963893580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerfile.v 1 1 " "Found 1 design units, including 1 entities, in source file registerfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterFile " "Found entity 1: RegisterFile" {  } { { "RegisterFile.v" "" { Text "C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/RegisterFile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730963893594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730963893594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signextender.v 1 1 " "Found 1 design units, including 1 entities, in source file signextender.v" { { "Info" "ISGN_ENTITY_NAME" "1 SignExtender " "Found entity 1: SignExtender" {  } { { "SignExtender.v" "" { Text "C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/SignExtender.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730963893606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730963893606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4x1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux4x1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux4x1 " "Found entity 1: mux4x1" {  } { { "mux4x1.v" "" { Text "C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/mux4x1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730963893618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730963893618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730963893631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730963893631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamem.v 1 1 " "Found 1 design units, including 1 entities, in source file datamem.v" { { "Info" "ISGN_ENTITY_NAME" "1 DataMem " "Found entity 1: DataMem" {  } { { "DataMem.v" "" { Text "C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/DataMem.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730963893633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730963893633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "singe_cycle_tb1.v 1 1 " "Found 1 design units, including 1 entities, in source file singe_cycle_tb1.v" { { "Info" "ISGN_ENTITY_NAME" "1 test_single_cycle " "Found entity 1: test_single_cycle" {  } { { "singe_cycle_tb1.v" "" { Text "C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/singe_cycle_tb1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730963893647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730963893647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "single_cycle_tb1.v 1 1 " "Found 1 design units, including 1 entities, in source file single_cycle_tb1.v" { { "Info" "ISGN_ENTITY_NAME" "1 single_cycle_tb1 " "Found entity 1: single_cycle_tb1" {  } { { "single_cycle_tb1.v" "" { Text "C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/single_cycle_tb1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730963893661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730963893661 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "single_cycle " "Elaborating entity \"single_cycle\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1730963893776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ProgramCounter ProgramCounter:pc " "Elaborating entity \"ProgramCounter\" for hierarchy \"ProgramCounter:pc\"" {  } { { "single_cycle.v" "pc" { Text "C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/single_cycle.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730963893818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder Adder:PCAdder " "Elaborating entity \"Adder\" for hierarchy \"Adder:PCAdder\"" {  } { { "single_cycle.v" "PCAdder" { Text "C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/single_cycle.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730963893830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstMem InstMem:IM " "Elaborating entity \"InstMem\" for hierarchy \"InstMem:IM\"" {  } { { "single_cycle.v" "IM" { Text "C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/single_cycle.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730963893847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram InstMem:IM\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"InstMem:IM\|altsyncram:altsyncram_component\"" {  } { { "InstMem.v" "altsyncram_component" { Text "C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/InstMem.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730963894001 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "InstMem:IM\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"InstMem:IM\|altsyncram:altsyncram_component\"" {  } { { "InstMem.v" "" { Text "C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/InstMem.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730963894019 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "InstMem:IM\|altsyncram:altsyncram_component " "Instantiated megafunction \"InstMem:IM\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730963894020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730963894020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730963894020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file InstMIF.mif " "Parameter \"init_file\" = \"InstMIF.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730963894020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730963894020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=0001 " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=0001\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730963894020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730963894020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730963894020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730963894020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730963894020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730963894020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730963894020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730963894020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730963894020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730963894020 ""}  } { { "InstMem.v" "" { Text "C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/InstMem.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1730963894020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r6d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r6d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r6d1 " "Found entity 1: altsyncram_r6d1" {  } { { "db/altsyncram_r6d1.tdf" "" { Text "C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/db/altsyncram_r6d1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730963894111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730963894111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r6d1 InstMem:IM\|altsyncram:altsyncram_component\|altsyncram_r6d1:auto_generated " "Elaborating entity \"altsyncram_r6d1\" for hierarchy \"InstMem:IM\|altsyncram:altsyncram_component\|altsyncram_r6d1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730963894111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kve2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kve2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kve2 " "Found entity 1: altsyncram_kve2" {  } { { "db/altsyncram_kve2.tdf" "" { Text "C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/db/altsyncram_kve2.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730963894193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730963894193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_kve2 InstMem:IM\|altsyncram:altsyncram_component\|altsyncram_r6d1:auto_generated\|altsyncram_kve2:altsyncram1 " "Elaborating entity \"altsyncram_kve2\" for hierarchy \"InstMem:IM\|altsyncram:altsyncram_component\|altsyncram_r6d1:auto_generated\|altsyncram_kve2:altsyncram1\"" {  } { { "db/altsyncram_r6d1.tdf" "altsyncram1" { Text "C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/db/altsyncram_r6d1.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730963894194 ""}
{ "Warning" "WMIO_MIO_MIF_UNINITIALIZED_WARNING" "192 256 0 1 1 " "192 out of 256 addresses are uninitialized. The Quartus Prime software will initialize them to \"0\". There are 1 warnings found, and 1 warnings are reported." { { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "64 255 " "Addresses ranging from 64 to 255 are not initialized" {  } { { "C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/InstMIF.mif" "" { Text "C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/InstMIF.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Design Software" 0 -1 1730963894213 ""}  } { { "C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/InstMIF.mif" "" { Text "C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/InstMIF.mif" 1 -1 0 } }  } 0 113028 "%1!u! out of %2!d! addresses are uninitialized. The Quartus Prime software will initialize them to \"%3!s!\". There are %4!u! warnings found, and %5!u! warnings are reported." 0 0 "Analysis & Synthesis" 0 -1 1730963894213 ""}
{ "Warning" "WMIO_MIO_MIF_REINITIALIZED_WARNING" "8 256 8 8 " "8 out of 256 addresses are reinitialized. The latest initialized data will replace the existing data. There are 8 warnings found, and 8 warnings are reported." { { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "2 " "Memory Initialization File address 2 is reinitialized" {  } { { "" "" { Text "C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/" 14 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1730963894213 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "3 " "Memory Initialization File address 3 is reinitialized" {  } { { "" "" { Text "C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/" 15 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1730963894213 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "4 " "Memory Initialization File address 4 is reinitialized" {  } { { "" "" { Text "C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/" 16 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1730963894213 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "5 " "Memory Initialization File address 5 is reinitialized" {  } { { "" "" { Text "C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/" 17 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1730963894213 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "6 " "Memory Initialization File address 6 is reinitialized" {  } { { "" "" { Text "C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/" 18 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1730963894213 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "7 " "Memory Initialization File address 7 is reinitialized" {  } { { "" "" { Text "C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/" 19 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1730963894213 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "8 " "Memory Initialization File address 8 is reinitialized" {  } { { "" "" { Text "C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/" 20 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1730963894213 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "9 " "Memory Initialization File address 9 is reinitialized" {  } { { "" "" { Text "C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/" 21 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1730963894213 ""}  } { { "C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/InstMIF.mif" "" { Text "C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/InstMIF.mif" 1 -1 0 } }  } 0 113031 "%1!u! out of %2!d! addresses are reinitialized. The latest initialized data will replace the existing data. There are %3!u! warnings found, and %4!u! warnings are reported." 0 0 "Analysis & Synthesis" 0 -1 1730963894213 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "4096 256 C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/InstMIF.mif " "Memory depth (4096) in the design file differs from memory depth (256) in the Memory Initialization File \"C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/InstMIF.mif\" -- setting initial value for remaining addresses to 0" {  } { { "InstMem.v" "" { Text "C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/InstMem.v" 82 0 0 } }  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1730963894214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom InstMem:IM\|altsyncram:altsyncram_component\|altsyncram_r6d1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"InstMem:IM\|altsyncram:altsyncram_component\|altsyncram_r6d1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_r6d1.tdf" "mgl_prim2" { Text "C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/db/altsyncram_r6d1.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730963895828 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "InstMem:IM\|altsyncram:altsyncram_component\|altsyncram_r6d1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"InstMem:IM\|altsyncram:altsyncram_component\|altsyncram_r6d1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_r6d1.tdf" "" { Text "C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/db/altsyncram_r6d1.tdf" 36 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730963895857 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "InstMem:IM\|altsyncram:altsyncram_component\|altsyncram_r6d1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"InstMem:IM\|altsyncram:altsyncram_component\|altsyncram_r6d1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 00000000000000000000000000000000 " "Parameter \"CVALUE\" = \"00000000000000000000000000000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730963895857 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730963895857 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730963895857 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 808464433 " "Parameter \"NODE_NAME\" = \"808464433\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730963895857 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 4096 " "Parameter \"NUMWORDS\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730963895857 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 6 " "Parameter \"SHIFT_COUNT_BITS\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730963895857 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 32 " "Parameter \"WIDTH_WORD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730963895857 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 12 " "Parameter \"WIDTHAD\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730963895857 ""}  } { { "db/altsyncram_r6d1.tdf" "" { Text "C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/db/altsyncram_r6d1.tdf" 36 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1730963895857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter InstMem:IM\|altsyncram:altsyncram_component\|altsyncram_r6d1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"InstMem:IM\|altsyncram:altsyncram_component\|altsyncram_r6d1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_mod_ram_rom.vhd" "jtag_signal_adapter" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730963895997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl InstMem:IM\|altsyncram:altsyncram_component\|altsyncram_r6d1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"InstMem:IM\|altsyncram:altsyncram_component\|altsyncram_r6d1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730963896135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr InstMem:IM\|altsyncram:altsyncram_component\|altsyncram_r6d1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr " "Elaborating entity \"sld_rom_sr\" for hierarchy \"InstMem:IM\|altsyncram:altsyncram_component\|altsyncram_r6d1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr\"" {  } { { "sld_mod_ram_rom.vhd" "\\ram_rom_logic_gen:name_gen:info_rom_sr" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 828 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730963896260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControlUnit ControlUnit:CU " "Elaborating entity \"ControlUnit\" for hierarchy \"ControlUnit:CU\"" {  } { { "single_cycle.v" "CU" { Text "C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/single_cycle.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730963896303 ""}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "ControlUnit.v(208) " "Verilog HDL Case Statement warning at ControlUnit.v(208): case item expression covers a value already covered by a previous case item" {  } { { "ControlUnit.v" "" { Text "C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/ControlUnit.v" 208 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1730963896305 "|single_cycle|ControlUnit:CU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "InvalidInst ControlUnit.v(37) " "Verilog HDL Always Construct warning at ControlUnit.v(37): inferring latch(es) for variable \"InvalidInst\", which holds its previous value in one or more paths through the always construct" {  } { { "ControlUnit.v" "" { Text "C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/ControlUnit.v" 37 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1730963896306 "|single_cycle|ControlUnit:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "InvalidInst ControlUnit.v(37) " "Inferred latch for \"InvalidInst\" at ControlUnit.v(37)" {  } { { "ControlUnit.v" "" { Text "C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/ControlUnit.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730963896307 "|single_cycle|ControlUnit:CU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2x1 mux2x1:RFInter_ " "Elaborating entity \"mux2x1\" for hierarchy \"mux2x1:RFInter_\"" {  } { { "single_cycle.v" "RFInter_" { Text "C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/single_cycle.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730963896317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterFile RegisterFile:RF " "Elaborating entity \"RegisterFile\" for hierarchy \"RegisterFile:RF\"" {  } { { "single_cycle.v" "RF" { Text "C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/single_cycle.v" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730963896325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SignExtender SignExtender:SignExtend_ " "Elaborating entity \"SignExtender\" for hierarchy \"SignExtender:SignExtend_\"" {  } { { "single_cycle.v" "SignExtend_" { Text "C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/single_cycle.v" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730963896450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2x1 mux2x1:ALUMux1_ " "Elaborating entity \"mux2x1\" for hierarchy \"mux2x1:ALUMux1_\"" {  } { { "single_cycle.v" "ALUMux1_" { Text "C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/single_cycle.v" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730963896459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:Alu " "Elaborating entity \"ALU\" for hierarchy \"ALU:Alu\"" {  } { { "single_cycle.v" "Alu" { Text "C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/single_cycle.v" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730963896467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DataMem DataMem:DM_ " "Elaborating entity \"DataMem\" for hierarchy \"DataMem:DM_\"" {  } { { "single_cycle.v" "DM_" { Text "C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/single_cycle.v" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730963896490 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DataMem:DM_\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"DataMem:DM_\|altsyncram:altsyncram_component\"" {  } { { "DataMem.v" "altsyncram_component" { Text "C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/DataMem.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730963896518 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DataMem:DM_\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"DataMem:DM_\|altsyncram:altsyncram_component\"" {  } { { "DataMem.v" "" { Text "C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/DataMem.v" 89 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730963896532 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DataMem:DM_\|altsyncram:altsyncram_component " "Instantiated megafunction \"DataMem:DM_\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730963896532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730963896532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730963896532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730963896532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730963896532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730963896532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730963896532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730963896532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730963896532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730963896532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730963896532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_WITH_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_WITH_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730963896532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730963896532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730963896532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730963896532 ""}  } { { "DataMem.v" "" { Text "C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/DataMem.v" 89 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1730963896532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2bi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2bi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2bi1 " "Found entity 1: altsyncram_2bi1" {  } { { "db/altsyncram_2bi1.tdf" "" { Text "C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/db/altsyncram_2bi1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730963896592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730963896592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_2bi1 DataMem:DM_\|altsyncram:altsyncram_component\|altsyncram_2bi1:auto_generated " "Elaborating entity \"altsyncram_2bi1\" for hierarchy \"DataMem:DM_\|altsyncram:altsyncram_component\|altsyncram_2bi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730963896592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4x1 mux4x1:PCMux_ " "Elaborating entity \"mux4x1\" for hierarchy \"mux4x1:PCMux_\"" {  } { { "single_cycle.v" "PCMux_" { Text "C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/single_cycle.v" 217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730963896610 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1730963896906 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2024.11.07.09:18:20 Progress: Loading sld128f4b33/alt_sld_fab_wrapper_hw.tcl " "2024.11.07.09:18:20 Progress: Loading sld128f4b33/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730963900535 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730963903595 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730963903718 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730963906860 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730963906960 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730963907062 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730963907188 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730963907211 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730963907212 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1730963907933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld128f4b33/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld128f4b33/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld128f4b33/alt_sld_fab.v" "" { Text "C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/db/ip/sld128f4b33/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730963908179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730963908179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld128f4b33/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld128f4b33/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld128f4b33/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/db/ip/sld128f4b33/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730963908262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730963908262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld128f4b33/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld128f4b33/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld128f4b33/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/db/ip/sld128f4b33/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730963908284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730963908284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld128f4b33/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld128f4b33/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld128f4b33/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/db/ip/sld128f4b33/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730963908343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730963908343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld128f4b33/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld128f4b33/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld128f4b33/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/db/ip/sld128f4b33/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730963908433 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld128f4b33/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/db/ip/sld128f4b33/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730963908433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730963908433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld128f4b33/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld128f4b33/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld128f4b33/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/db/ip/sld128f4b33/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730963908497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730963908497 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DataMem:DM_\|altsyncram:altsyncram_component\|altsyncram_2bi1:auto_generated\|q_a\[0\] " "Synthesized away node \"DataMem:DM_\|altsyncram:altsyncram_component\|altsyncram_2bi1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_2bi1.tdf" "" { Text "C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/db/altsyncram_2bi1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DataMem.v" "" { Text "C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/DataMem.v" 89 0 0 } } { "single_cycle.v" "" { Text "C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/single_cycle.v" 192 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730963909499 "|single_cycle|DataMem:DM_|altsyncram:altsyncram_component|altsyncram_2bi1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DataMem:DM_\|altsyncram:altsyncram_component\|altsyncram_2bi1:auto_generated\|q_a\[1\] " "Synthesized away node \"DataMem:DM_\|altsyncram:altsyncram_component\|altsyncram_2bi1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_2bi1.tdf" "" { Text "C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/db/altsyncram_2bi1.tdf" 60 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DataMem.v" "" { Text "C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/DataMem.v" 89 0 0 } } { "single_cycle.v" "" { Text "C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/single_cycle.v" 192 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730963909499 "|single_cycle|DataMem:DM_|altsyncram:altsyncram_component|altsyncram_2bi1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DataMem:DM_\|altsyncram:altsyncram_component\|altsyncram_2bi1:auto_generated\|q_a\[2\] " "Synthesized away node \"DataMem:DM_\|altsyncram:altsyncram_component\|altsyncram_2bi1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_2bi1.tdf" "" { Text "C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/db/altsyncram_2bi1.tdf" 82 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DataMem.v" "" { Text "C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/DataMem.v" 89 0 0 } } { "single_cycle.v" "" { Text "C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/single_cycle.v" 192 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730963909499 "|single_cycle|DataMem:DM_|altsyncram:altsyncram_component|altsyncram_2bi1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DataMem:DM_\|altsyncram:altsyncram_component\|altsyncram_2bi1:auto_generated\|q_a\[3\] " "Synthesized away node \"DataMem:DM_\|altsyncram:altsyncram_component\|altsyncram_2bi1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_2bi1.tdf" "" { Text "C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/db/altsyncram_2bi1.tdf" 104 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DataMem.v" "" { Text "C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/DataMem.v" 89 0 0 } } { "single_cycle.v" "" { Text "C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/single_cycle.v" 192 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730963909499 "|single_cycle|DataMem:DM_|altsyncram:altsyncram_component|altsyncram_2bi1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DataMem:DM_\|altsyncram:altsyncram_component\|altsyncram_2bi1:auto_generated\|q_a\[4\] " "Synthesized away node \"DataMem:DM_\|altsyncram:altsyncram_component\|altsyncram_2bi1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_2bi1.tdf" "" { Text "C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/db/altsyncram_2bi1.tdf" 126 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DataMem.v" "" { Text "C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/DataMem.v" 89 0 0 } } { "single_cycle.v" "" { Text "C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/single_cycle.v" 192 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730963909499 "|single_cycle|DataMem:DM_|altsyncram:altsyncram_component|altsyncram_2bi1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DataMem:DM_\|altsyncram:altsyncram_component\|altsyncram_2bi1:auto_generated\|q_a\[5\] " "Synthesized away node \"DataMem:DM_\|altsyncram:altsyncram_component\|altsyncram_2bi1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_2bi1.tdf" "" { Text "C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/db/altsyncram_2bi1.tdf" 148 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DataMem.v" "" { Text "C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/DataMem.v" 89 0 0 } } { "single_cycle.v" "" { Text "C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/single_cycle.v" 192 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730963909499 "|single_cycle|DataMem:DM_|altsyncram:altsyncram_component|altsyncram_2bi1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DataMem:DM_\|altsyncram:altsyncram_component\|altsyncram_2bi1:auto_generated\|q_a\[6\] " "Synthesized away node \"DataMem:DM_\|altsyncram:altsyncram_component\|altsyncram_2bi1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_2bi1.tdf" "" { Text "C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/db/altsyncram_2bi1.tdf" 170 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DataMem.v" "" { Text "C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/DataMem.v" 89 0 0 } } { "single_cycle.v" "" { Text "C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/single_cycle.v" 192 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730963909499 "|single_cycle|DataMem:DM_|altsyncram:altsyncram_component|altsyncram_2bi1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DataMem:DM_\|altsyncram:altsyncram_component\|altsyncram_2bi1:auto_generated\|q_a\[7\] " "Synthesized away node \"DataMem:DM_\|altsyncram:altsyncram_component\|altsyncram_2bi1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_2bi1.tdf" "" { Text "C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/db/altsyncram_2bi1.tdf" 192 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DataMem.v" "" { Text "C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/DataMem.v" 89 0 0 } } { "single_cycle.v" "" { Text "C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/single_cycle.v" 192 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730963909499 "|single_cycle|DataMem:DM_|altsyncram:altsyncram_component|altsyncram_2bi1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DataMem:DM_\|altsyncram:altsyncram_component\|altsyncram_2bi1:auto_generated\|q_a\[8\] " "Synthesized away node \"DataMem:DM_\|altsyncram:altsyncram_component\|altsyncram_2bi1:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_2bi1.tdf" "" { Text "C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/db/altsyncram_2bi1.tdf" 214 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DataMem.v" "" { Text "C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/DataMem.v" 89 0 0 } } { "single_cycle.v" "" { Text "C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/single_cycle.v" 192 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730963909499 "|single_cycle|DataMem:DM_|altsyncram:altsyncram_component|altsyncram_2bi1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DataMem:DM_\|altsyncram:altsyncram_component\|altsyncram_2bi1:auto_generated\|q_a\[9\] " "Synthesized away node \"DataMem:DM_\|altsyncram:altsyncram_component\|altsyncram_2bi1:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_2bi1.tdf" "" { Text "C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/db/altsyncram_2bi1.tdf" 236 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DataMem.v" "" { Text "C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/DataMem.v" 89 0 0 } } { "single_cycle.v" "" { Text "C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/single_cycle.v" 192 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730963909499 "|single_cycle|DataMem:DM_|altsyncram:altsyncram_component|altsyncram_2bi1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DataMem:DM_\|altsyncram:altsyncram_component\|altsyncram_2bi1:auto_generated\|q_a\[10\] " "Synthesized away node \"DataMem:DM_\|altsyncram:altsyncram_component\|altsyncram_2bi1:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_2bi1.tdf" "" { Text "C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/db/altsyncram_2bi1.tdf" 258 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DataMem.v" "" { Text "C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/DataMem.v" 89 0 0 } } { "single_cycle.v" "" { Text "C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/single_cycle.v" 192 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730963909499 "|single_cycle|DataMem:DM_|altsyncram:altsyncram_component|altsyncram_2bi1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DataMem:DM_\|altsyncram:altsyncram_component\|altsyncram_2bi1:auto_generated\|q_a\[11\] " "Synthesized away node \"DataMem:DM_\|altsyncram:altsyncram_component\|altsyncram_2bi1:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_2bi1.tdf" "" { Text "C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/db/altsyncram_2bi1.tdf" 280 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DataMem.v" "" { Text "C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/DataMem.v" 89 0 0 } } { "single_cycle.v" "" { Text "C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/single_cycle.v" 192 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730963909499 "|single_cycle|DataMem:DM_|altsyncram:altsyncram_component|altsyncram_2bi1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DataMem:DM_\|altsyncram:altsyncram_component\|altsyncram_2bi1:auto_generated\|q_a\[12\] " "Synthesized away node \"DataMem:DM_\|altsyncram:altsyncram_component\|altsyncram_2bi1:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_2bi1.tdf" "" { Text "C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/db/altsyncram_2bi1.tdf" 302 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DataMem.v" "" { Text "C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/DataMem.v" 89 0 0 } } { "single_cycle.v" "" { Text "C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/single_cycle.v" 192 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730963909499 "|single_cycle|DataMem:DM_|altsyncram:altsyncram_component|altsyncram_2bi1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DataMem:DM_\|altsyncram:altsyncram_component\|altsyncram_2bi1:auto_generated\|q_a\[13\] " "Synthesized away node \"DataMem:DM_\|altsyncram:altsyncram_component\|altsyncram_2bi1:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_2bi1.tdf" "" { Text "C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/db/altsyncram_2bi1.tdf" 324 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DataMem.v" "" { Text "C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/DataMem.v" 89 0 0 } } { "single_cycle.v" "" { Text "C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/single_cycle.v" 192 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730963909499 "|single_cycle|DataMem:DM_|altsyncram:altsyncram_component|altsyncram_2bi1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DataMem:DM_\|altsyncram:altsyncram_component\|altsyncram_2bi1:auto_generated\|q_a\[14\] " "Synthesized away node \"DataMem:DM_\|altsyncram:altsyncram_component\|altsyncram_2bi1:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_2bi1.tdf" "" { Text "C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/db/altsyncram_2bi1.tdf" 346 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DataMem.v" "" { Text "C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/DataMem.v" 89 0 0 } } { "single_cycle.v" "" { Text "C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/single_cycle.v" 192 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730963909499 "|single_cycle|DataMem:DM_|altsyncram:altsyncram_component|altsyncram_2bi1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DataMem:DM_\|altsyncram:altsyncram_component\|altsyncram_2bi1:auto_generated\|q_a\[15\] " "Synthesized away node \"DataMem:DM_\|altsyncram:altsyncram_component\|altsyncram_2bi1:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_2bi1.tdf" "" { Text "C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/db/altsyncram_2bi1.tdf" 368 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DataMem.v" "" { Text "C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/DataMem.v" 89 0 0 } } { "single_cycle.v" "" { Text "C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/single_cycle.v" 192 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730963909499 "|single_cycle|DataMem:DM_|altsyncram:altsyncram_component|altsyncram_2bi1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DataMem:DM_\|altsyncram:altsyncram_component\|altsyncram_2bi1:auto_generated\|q_a\[16\] " "Synthesized away node \"DataMem:DM_\|altsyncram:altsyncram_component\|altsyncram_2bi1:auto_generated\|q_a\[16\]\"" {  } { { "db/altsyncram_2bi1.tdf" "" { Text "C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/db/altsyncram_2bi1.tdf" 390 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DataMem.v" "" { Text "C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/DataMem.v" 89 0 0 } } { "single_cycle.v" "" { Text "C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/single_cycle.v" 192 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730963909499 "|single_cycle|DataMem:DM_|altsyncram:altsyncram_component|altsyncram_2bi1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DataMem:DM_\|altsyncram:altsyncram_component\|altsyncram_2bi1:auto_generated\|q_a\[17\] " "Synthesized away node \"DataMem:DM_\|altsyncram:altsyncram_component\|altsyncram_2bi1:auto_generated\|q_a\[17\]\"" {  } { { "db/altsyncram_2bi1.tdf" "" { Text "C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/db/altsyncram_2bi1.tdf" 412 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DataMem.v" "" { Text "C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/DataMem.v" 89 0 0 } } { "single_cycle.v" "" { Text "C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/single_cycle.v" 192 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730963909499 "|single_cycle|DataMem:DM_|altsyncram:altsyncram_component|altsyncram_2bi1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DataMem:DM_\|altsyncram:altsyncram_component\|altsyncram_2bi1:auto_generated\|q_a\[18\] " "Synthesized away node \"DataMem:DM_\|altsyncram:altsyncram_component\|altsyncram_2bi1:auto_generated\|q_a\[18\]\"" {  } { { "db/altsyncram_2bi1.tdf" "" { Text "C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/db/altsyncram_2bi1.tdf" 434 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DataMem.v" "" { Text "C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/DataMem.v" 89 0 0 } } { "single_cycle.v" "" { Text "C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/single_cycle.v" 192 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730963909499 "|single_cycle|DataMem:DM_|altsyncram:altsyncram_component|altsyncram_2bi1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DataMem:DM_\|altsyncram:altsyncram_component\|altsyncram_2bi1:auto_generated\|q_a\[19\] " "Synthesized away node \"DataMem:DM_\|altsyncram:altsyncram_component\|altsyncram_2bi1:auto_generated\|q_a\[19\]\"" {  } { { "db/altsyncram_2bi1.tdf" "" { Text "C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/db/altsyncram_2bi1.tdf" 456 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DataMem.v" "" { Text "C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/DataMem.v" 89 0 0 } } { "single_cycle.v" "" { Text "C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/single_cycle.v" 192 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730963909499 "|single_cycle|DataMem:DM_|altsyncram:altsyncram_component|altsyncram_2bi1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DataMem:DM_\|altsyncram:altsyncram_component\|altsyncram_2bi1:auto_generated\|q_a\[20\] " "Synthesized away node \"DataMem:DM_\|altsyncram:altsyncram_component\|altsyncram_2bi1:auto_generated\|q_a\[20\]\"" {  } { { "db/altsyncram_2bi1.tdf" "" { Text "C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/db/altsyncram_2bi1.tdf" 478 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DataMem.v" "" { Text "C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/DataMem.v" 89 0 0 } } { "single_cycle.v" "" { Text "C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/single_cycle.v" 192 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730963909499 "|single_cycle|DataMem:DM_|altsyncram:altsyncram_component|altsyncram_2bi1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DataMem:DM_\|altsyncram:altsyncram_component\|altsyncram_2bi1:auto_generated\|q_a\[21\] " "Synthesized away node \"DataMem:DM_\|altsyncram:altsyncram_component\|altsyncram_2bi1:auto_generated\|q_a\[21\]\"" {  } { { "db/altsyncram_2bi1.tdf" "" { Text "C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/db/altsyncram_2bi1.tdf" 500 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DataMem.v" "" { Text "C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/DataMem.v" 89 0 0 } } { "single_cycle.v" "" { Text "C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/single_cycle.v" 192 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730963909499 "|single_cycle|DataMem:DM_|altsyncram:altsyncram_component|altsyncram_2bi1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DataMem:DM_\|altsyncram:altsyncram_component\|altsyncram_2bi1:auto_generated\|q_a\[22\] " "Synthesized away node \"DataMem:DM_\|altsyncram:altsyncram_component\|altsyncram_2bi1:auto_generated\|q_a\[22\]\"" {  } { { "db/altsyncram_2bi1.tdf" "" { Text "C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/db/altsyncram_2bi1.tdf" 522 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DataMem.v" "" { Text "C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/DataMem.v" 89 0 0 } } { "single_cycle.v" "" { Text "C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/single_cycle.v" 192 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730963909499 "|single_cycle|DataMem:DM_|altsyncram:altsyncram_component|altsyncram_2bi1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DataMem:DM_\|altsyncram:altsyncram_component\|altsyncram_2bi1:auto_generated\|q_a\[23\] " "Synthesized away node \"DataMem:DM_\|altsyncram:altsyncram_component\|altsyncram_2bi1:auto_generated\|q_a\[23\]\"" {  } { { "db/altsyncram_2bi1.tdf" "" { Text "C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/db/altsyncram_2bi1.tdf" 544 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DataMem.v" "" { Text "C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/DataMem.v" 89 0 0 } } { "single_cycle.v" "" { Text "C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/single_cycle.v" 192 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730963909499 "|single_cycle|DataMem:DM_|altsyncram:altsyncram_component|altsyncram_2bi1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DataMem:DM_\|altsyncram:altsyncram_component\|altsyncram_2bi1:auto_generated\|q_a\[24\] " "Synthesized away node \"DataMem:DM_\|altsyncram:altsyncram_component\|altsyncram_2bi1:auto_generated\|q_a\[24\]\"" {  } { { "db/altsyncram_2bi1.tdf" "" { Text "C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/db/altsyncram_2bi1.tdf" 566 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DataMem.v" "" { Text "C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/DataMem.v" 89 0 0 } } { "single_cycle.v" "" { Text "C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/single_cycle.v" 192 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730963909499 "|single_cycle|DataMem:DM_|altsyncram:altsyncram_component|altsyncram_2bi1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DataMem:DM_\|altsyncram:altsyncram_component\|altsyncram_2bi1:auto_generated\|q_a\[25\] " "Synthesized away node \"DataMem:DM_\|altsyncram:altsyncram_component\|altsyncram_2bi1:auto_generated\|q_a\[25\]\"" {  } { { "db/altsyncram_2bi1.tdf" "" { Text "C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/db/altsyncram_2bi1.tdf" 588 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DataMem.v" "" { Text "C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/DataMem.v" 89 0 0 } } { "single_cycle.v" "" { Text "C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/single_cycle.v" 192 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730963909499 "|single_cycle|DataMem:DM_|altsyncram:altsyncram_component|altsyncram_2bi1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DataMem:DM_\|altsyncram:altsyncram_component\|altsyncram_2bi1:auto_generated\|q_a\[26\] " "Synthesized away node \"DataMem:DM_\|altsyncram:altsyncram_component\|altsyncram_2bi1:auto_generated\|q_a\[26\]\"" {  } { { "db/altsyncram_2bi1.tdf" "" { Text "C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/db/altsyncram_2bi1.tdf" 610 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DataMem.v" "" { Text "C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/DataMem.v" 89 0 0 } } { "single_cycle.v" "" { Text "C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/single_cycle.v" 192 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730963909499 "|single_cycle|DataMem:DM_|altsyncram:altsyncram_component|altsyncram_2bi1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DataMem:DM_\|altsyncram:altsyncram_component\|altsyncram_2bi1:auto_generated\|q_a\[27\] " "Synthesized away node \"DataMem:DM_\|altsyncram:altsyncram_component\|altsyncram_2bi1:auto_generated\|q_a\[27\]\"" {  } { { "db/altsyncram_2bi1.tdf" "" { Text "C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/db/altsyncram_2bi1.tdf" 632 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DataMem.v" "" { Text "C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/DataMem.v" 89 0 0 } } { "single_cycle.v" "" { Text "C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/single_cycle.v" 192 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730963909499 "|single_cycle|DataMem:DM_|altsyncram:altsyncram_component|altsyncram_2bi1:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DataMem:DM_\|altsyncram:altsyncram_component\|altsyncram_2bi1:auto_generated\|q_a\[28\] " "Synthesized away node \"DataMem:DM_\|altsyncram:altsyncram_component\|altsyncram_2bi1:auto_generated\|q_a\[28\]\"" {  } { { "db/altsyncram_2bi1.tdf" "" { Text "C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/db/altsyncram_2bi1.tdf" 654 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DataMem.v" "" { Text "C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/DataMem.v" 89 0 0 } } { "single_cycle.v" "" { Text "C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/single_cycle.v" 192 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730963909499 "|single_cycle|DataMem:DM_|altsyncram:altsyncram_component|altsyncram_2bi1:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DataMem:DM_\|altsyncram:altsyncram_component\|altsyncram_2bi1:auto_generated\|q_a\[29\] " "Synthesized away node \"DataMem:DM_\|altsyncram:altsyncram_component\|altsyncram_2bi1:auto_generated\|q_a\[29\]\"" {  } { { "db/altsyncram_2bi1.tdf" "" { Text "C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/db/altsyncram_2bi1.tdf" 676 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DataMem.v" "" { Text "C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/DataMem.v" 89 0 0 } } { "single_cycle.v" "" { Text "C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/single_cycle.v" 192 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730963909499 "|single_cycle|DataMem:DM_|altsyncram:altsyncram_component|altsyncram_2bi1:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DataMem:DM_\|altsyncram:altsyncram_component\|altsyncram_2bi1:auto_generated\|q_a\[30\] " "Synthesized away node \"DataMem:DM_\|altsyncram:altsyncram_component\|altsyncram_2bi1:auto_generated\|q_a\[30\]\"" {  } { { "db/altsyncram_2bi1.tdf" "" { Text "C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/db/altsyncram_2bi1.tdf" 698 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DataMem.v" "" { Text "C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/DataMem.v" 89 0 0 } } { "single_cycle.v" "" { Text "C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/single_cycle.v" 192 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730963909499 "|single_cycle|DataMem:DM_|altsyncram:altsyncram_component|altsyncram_2bi1:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DataMem:DM_\|altsyncram:altsyncram_component\|altsyncram_2bi1:auto_generated\|q_a\[31\] " "Synthesized away node \"DataMem:DM_\|altsyncram:altsyncram_component\|altsyncram_2bi1:auto_generated\|q_a\[31\]\"" {  } { { "db/altsyncram_2bi1.tdf" "" { Text "C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/db/altsyncram_2bi1.tdf" 720 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DataMem.v" "" { Text "C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/DataMem.v" 89 0 0 } } { "single_cycle.v" "" { Text "C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/single_cycle.v" 192 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730963909499 "|single_cycle|DataMem:DM_|altsyncram:altsyncram_component|altsyncram_2bi1:auto_generated|ram_block1a31"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1730963909499 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1730963909499 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1730963910011 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "PC\[0\] GND " "Pin \"PC\[0\]\" is stuck at GND" {  } { { "single_cycle.v" "" { Text "C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/single_cycle.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730963910150 "|single_cycle|PC[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC\[1\] GND " "Pin \"PC\[1\]\" is stuck at GND" {  } { { "single_cycle.v" "" { Text "C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/single_cycle.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730963910150 "|single_cycle|PC[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC\[2\] GND " "Pin \"PC\[2\]\" is stuck at GND" {  } { { "single_cycle.v" "" { Text "C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/single_cycle.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730963910150 "|single_cycle|PC[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC\[3\] GND " "Pin \"PC\[3\]\" is stuck at GND" {  } { { "single_cycle.v" "" { Text "C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/single_cycle.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730963910150 "|single_cycle|PC[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC\[4\] GND " "Pin \"PC\[4\]\" is stuck at GND" {  } { { "single_cycle.v" "" { Text "C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/single_cycle.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730963910150 "|single_cycle|PC[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC\[5\] GND " "Pin \"PC\[5\]\" is stuck at GND" {  } { { "single_cycle.v" "" { Text "C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/single_cycle.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730963910150 "|single_cycle|PC[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC\[6\] GND " "Pin \"PC\[6\]\" is stuck at GND" {  } { { "single_cycle.v" "" { Text "C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/single_cycle.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730963910150 "|single_cycle|PC[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC\[7\] GND " "Pin \"PC\[7\]\" is stuck at GND" {  } { { "single_cycle.v" "" { Text "C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/single_cycle.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730963910150 "|single_cycle|PC[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC\[8\] GND " "Pin \"PC\[8\]\" is stuck at GND" {  } { { "single_cycle.v" "" { Text "C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/single_cycle.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730963910150 "|single_cycle|PC[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC\[9\] GND " "Pin \"PC\[9\]\" is stuck at GND" {  } { { "single_cycle.v" "" { Text "C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/single_cycle.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730963910150 "|single_cycle|PC[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC\[10\] GND " "Pin \"PC\[10\]\" is stuck at GND" {  } { { "single_cycle.v" "" { Text "C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/single_cycle.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730963910150 "|single_cycle|PC[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC\[11\] GND " "Pin \"PC\[11\]\" is stuck at GND" {  } { { "single_cycle.v" "" { Text "C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/single_cycle.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730963910150 "|single_cycle|PC[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC\[12\] GND " "Pin \"PC\[12\]\" is stuck at GND" {  } { { "single_cycle.v" "" { Text "C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/single_cycle.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730963910150 "|single_cycle|PC[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC\[13\] GND " "Pin \"PC\[13\]\" is stuck at GND" {  } { { "single_cycle.v" "" { Text "C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/single_cycle.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730963910150 "|single_cycle|PC[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC\[14\] GND " "Pin \"PC\[14\]\" is stuck at GND" {  } { { "single_cycle.v" "" { Text "C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/single_cycle.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730963910150 "|single_cycle|PC[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC\[15\] GND " "Pin \"PC\[15\]\" is stuck at GND" {  } { { "single_cycle.v" "" { Text "C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/single_cycle.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730963910150 "|single_cycle|PC[15]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1730963910150 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730963910232 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1024 " "1024 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1730963910675 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/output_files/single_cycle.map.smsg " "Generated suppressed messages file C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/output_files/single_cycle.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730963911007 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1730963911869 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730963911869 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rst " "No output dependent on input pin \"rst\"" {  } { { "single_cycle.v" "" { Text "C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/single_cycle.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1730963912170 "|single_cycle|rst"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1730963912170 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "306 " "Implemented 306 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1730963912171 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1730963912171 ""} { "Info" "ICUT_CUT_TM_LCELLS" "251 " "Implemented 251 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1730963912171 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1730963912171 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1730963912171 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 69 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 69 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4881 " "Peak virtual memory: 4881 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1730963912204 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 07 10:18:32 2024 " "Processing ended: Thu Nov 07 10:18:32 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1730963912204 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:28 " "Elapsed time: 00:00:28" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1730963912204 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1730963912204 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1730963912204 ""}
