Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 2a4e012722524aaa9ac614aa17047626 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_sw2led_behav xil_defaultlib.sim_sw2led xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3180] cannot find port 'led1' on this module [C:/Users/HBat/Documents/GitHub/hbat_win_vscode/vivado/project_1/project_1.srcs/sim_1/new/sim_sw2led.v:33]
ERROR: [VRFC 10-3180] cannot find port 'sw1' on this module [C:/Users/HBat/Documents/GitHub/hbat_win_vscode/vivado/project_1/project_1.srcs/sim_1/new/sim_sw2led.v:31]
ERROR: [VRFC 10-2538] module instantiation should have an instance name [C:/Users/HBat/Documents/GitHub/hbat_win_vscode/vivado/project_1/project_1.srcs/sim_1/new/sim_sw2led.v:29]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
