@!@!@STARTMSG 2262:0 @!@!@
TLC2 Version 2.16 of 31 December 2020 (rev: cdddf55)
@!@!@ENDMSG 2262 @!@!@
@!@!@STARTMSG 2187:0 @!@!@
Running breadth-first search Model-Checking with fp 25 and seed -7202958546178032757 with 4 workers on 8 cores with 1202MB heap and 2700MB offheap memory [pid: 35720] (Windows 10 10.0 amd64, AdoptOpenJDK 14.0.1 x86_64, OffHeapDiskFPSet, DiskStateQueue).
@!@!@ENDMSG 2187 @!@!@
@!@!@STARTMSG 2220:0 @!@!@
Starting SANY...
@!@!@ENDMSG 2220 @!@!@
Parsing file C:\Users\Agno\Universita\Paradigmi\Concorrente\Assignment1\specs.toolbox\Model_1\MC.tla
Parsing file C:\Users\Agno\Universita\Paradigmi\Concorrente\Assignment1\specs.toolbox\Model_1\assignment1specs.tla
!! WARNING: The PlusCal algorithm in module assignment1specs has changed since its last translation.
Parsing file C:\Users\Agno\Universita\Paradigmi\Concorrente\TLAToolbox-1.7.1-win32.win32.x86_64\toolbox\plugins\org.lamport.tlatools_1.0.0.202012311918\tla2sany\StandardModules\TLC.tla
Parsing file C:\Users\Agno\Universita\Paradigmi\Concorrente\TLAToolbox-1.7.1-win32.win32.x86_64\toolbox\plugins\org.lamport.tlatools_1.0.0.202012311918\tla2sany\StandardModules\Sequences.tla
Parsing file C:\Users\Agno\Universita\Paradigmi\Concorrente\TLAToolbox-1.7.1-win32.win32.x86_64\toolbox\plugins\org.lamport.tlatools_1.0.0.202012311918\tla2sany\StandardModules\Integers.tla
Parsing file C:\Users\Agno\Universita\Paradigmi\Concorrente\TLAToolbox-1.7.1-win32.win32.x86_64\toolbox\plugins\org.lamport.tlatools_1.0.0.202012311918\tla2sany\StandardModules\Naturals.tla
Parsing file C:\Users\Agno\Universita\Paradigmi\Concorrente\TLAToolbox-1.7.1-win32.win32.x86_64\toolbox\plugins\org.lamport.tlatools_1.0.0.202012311918\tla2sany\StandardModules\FiniteSets.tla
Semantic processing of module Naturals
Semantic processing of module Sequences
Semantic processing of module FiniteSets
Semantic processing of module TLC
Semantic processing of module Integers
Semantic processing of module assignment1specs
Semantic processing of module MC
@!@!@STARTMSG 2219:0 @!@!@
SANY finished.
@!@!@ENDMSG 2219 @!@!@
@!@!@STARTMSG 2185:0 @!@!@
Starting... (2023-04-09 19:22:57)
@!@!@ENDMSG 2185 @!@!@
@!@!@STARTMSG 2212:0 @!@!@
Implied-temporal checking--satisfiability problem has 1 branches.
@!@!@ENDMSG 2212 @!@!@
@!@!@STARTMSG 2189:0 @!@!@
Computing initial states...
@!@!@ENDMSG 2189 @!@!@
@!@!@STARTMSG 2190:0 @!@!@
Finished computing initial states: 1 distinct state generated at 2023-04-09 19:22:57.
@!@!@ENDMSG 2190 @!@!@
@!@!@STARTMSG 2200:0 @!@!@
Progress(6) at 2023-04-09 19:22:57: 82 states generated, 32 distinct states found, 0 states left on queue.
@!@!@ENDMSG 2200 @!@!@
@!@!@STARTMSG 2192:0 @!@!@
Checking temporal properties for the complete state space with 32 total distinct states at (2023-04-09 19:22:57)
@!@!@ENDMSG 2192 @!@!@
@!@!@STARTMSG 2116:1 @!@!@
Temporal properties were violated.

@!@!@ENDMSG 2116 @!@!@
@!@!@STARTMSG 2264:1 @!@!@
The following behavior constitutes a counter-example:

@!@!@ENDMSG 2264 @!@!@
@!@!@STARTMSG 2217:4 @!@!@
1: <Initial predicate>
/\ counter = 0
/\ pc = <<"IncCounter", "IncCounter", "IncCounter", "IncCounter", "IncCounter">>

@!@!@ENDMSG 2217 @!@!@
@!@!@STARTMSG 2217:4 @!@!@
2: <IncCounter line 50, col 21 to line 52, col 57 of module assignment1specs>
/\ counter = 1
/\ pc = <<"IncCounter", "IncCounter", "Done", "IncCounter", "IncCounter">>

@!@!@ENDMSG 2217 @!@!@
@!@!@STARTMSG 2217:4 @!@!@
3: <IncCounter line 50, col 21 to line 52, col 57 of module assignment1specs>
/\ counter = 2
/\ pc = <<"Done", "IncCounter", "Done", "IncCounter", "IncCounter">>

@!@!@ENDMSG 2217 @!@!@
@!@!@STARTMSG 2217:4 @!@!@
4: <IncCounter line 50, col 21 to line 52, col 57 of module assignment1specs>
/\ counter = 3
/\ pc = <<"Done", "Done", "Done", "IncCounter", "IncCounter">>

@!@!@ENDMSG 2217 @!@!@
@!@!@STARTMSG 2217:4 @!@!@
5: <IncCounter line 50, col 21 to line 52, col 57 of module assignment1specs>
/\ counter = 4
/\ pc = <<"Done", "Done", "Done", "IncCounter", "Done">>

@!@!@ENDMSG 2217 @!@!@
@!@!@STARTMSG 2218:4 @!@!@
6: Stuttering
@!@!@ENDMSG 2218 @!@!@
@!@!@STARTMSG 2267:0 @!@!@
Finished checking temporal properties in 00s at 2023-04-09 19:22:57
@!@!@ENDMSG 2267 @!@!@
@!@!@STARTMSG 2201:0 @!@!@
The coverage statistics at 2023-04-09 19:22:57
@!@!@ENDMSG 2201 @!@!@
@!@!@STARTMSG 2773:0 @!@!@
<Init line 46, col 1 to line 46, col 4 of module assignment1specs>: 2:2
@!@!@ENDMSG 2773 @!@!@
@!@!@STARTMSG 2221:0 @!@!@
  line 47, col 9 to line 48, col 51 of module assignment1specs: 2
@!@!@ENDMSG 2221 @!@!@
@!@!@STARTMSG 2772:0 @!@!@
<IncCounter line 50, col 1 to line 50, col 16 of module assignment1specs>: 31:99
@!@!@ENDMSG 2772 @!@!@
@!@!@STARTMSG 2221:0 @!@!@
  line 50, col 24 to line 50, col 46 of module assignment1specs: 285
@!@!@ENDMSG 2221 @!@!@
@!@!@STARTMSG 2221:0 @!@!@
  |line 50, col 24 to line 50, col 31 of module assignment1specs: 186
@!@!@ENDMSG 2221 @!@!@
@!@!@STARTMSG 2221:0 @!@!@
  line 51, col 24 to line 51, col 45 of module assignment1specs: 99
@!@!@ENDMSG 2221 @!@!@
@!@!@STARTMSG 2221:0 @!@!@
  line 52, col 24 to line 52, col 57 of module assignment1specs: 99
@!@!@ENDMSG 2221 @!@!@
@!@!@STARTMSG 2772:0 @!@!@
<Terminating line 57, col 1 to line 57, col 11 of module assignment1specs>: 0:1
@!@!@ENDMSG 2772 @!@!@
@!@!@STARTMSG 2221:0 @!@!@
  line 57, col 40 to line 57, col 56 of module assignment1specs: 71
@!@!@ENDMSG 2221 @!@!@
@!@!@STARTMSG 2221:0 @!@!@
  |line 57, col 40 to line 57, col 47 of module assignment1specs: 66
@!@!@ENDMSG 2221 @!@!@
@!@!@STARTMSG 2221:0 @!@!@
  line 57, col 31 to line 57, col 37 of module assignment1specs: 35
@!@!@ENDMSG 2221 @!@!@
@!@!@STARTMSG 2221:0 @!@!@
  line 58, col 19 to line 58, col 32 of module assignment1specs: 1
@!@!@ENDMSG 2221 @!@!@
@!@!@STARTMSG 2774:0 @!@!@
<Correct line 38, col 1 to line 38, col 7 of module assignment1specs>
@!@!@ENDMSG 2774 @!@!@
@!@!@STARTMSG 2221:0 @!@!@
  line 39, col 5 to line 39, col 35 of module assignment1specs: 32
@!@!@ENDMSG 2221 @!@!@
@!@!@STARTMSG 2221:0 @!@!@
  |line 39, col 5 to line 39, col 11 of module assignment1specs: 32
@!@!@ENDMSG 2221 @!@!@
@!@!@STARTMSG 2221:0 @!@!@
  ||line 36, col 3 to line 36, col 34 of module assignment1specs: 32
@!@!@ENDMSG 2221 @!@!@
@!@!@STARTMSG 2221:0 @!@!@
  |||line 36, col 21 to line 36, col 34 of module assignment1specs: 62
@!@!@ENDMSG 2221 @!@!@
@!@!@STARTMSG 2221:0 @!@!@
  |||line 36, col 12 to line 36, col 18 of module assignment1specs: 32
@!@!@ENDMSG 2221 @!@!@
@!@!@STARTMSG 2221:0 @!@!@
  |line 39, col 16 to line 39, col 35 of module assignment1specs: 1
@!@!@ENDMSG 2221 @!@!@
@!@!@STARTMSG 2202:0 @!@!@
End of statistics.
@!@!@ENDMSG 2202 @!@!@
@!@!@STARTMSG 2200:0 @!@!@
Progress(6) at 2023-04-09 19:22:57: 82 states generated (4.312 s/min), 32 distinct states found (1.682 ds/min), 0 states left on queue.
@!@!@ENDMSG 2200 @!@!@
@!@!@STARTMSG 2199:0 @!@!@
82 states generated, 32 distinct states found, 0 states left on queue.
@!@!@ENDMSG 2199 @!@!@
@!@!@STARTMSG 2186:0 @!@!@
Finished in 1146ms at (2023-04-09 19:22:57)
@!@!@ENDMSG 2186 @!@!@
