$date
	Wed Mar  9 11:09:59 2022
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module cpu_tb $end
$scope module mycpu $end
$scope module register $end
$var reg 8 ! \register[0] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module mycpu $end
$scope module register $end
$var reg 8 " \register[1] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module mycpu $end
$scope module register $end
$var reg 8 # \register[2] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module mycpu $end
$scope module register $end
$var reg 8 $ \register[3] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module mycpu $end
$scope module register $end
$var reg 8 % \register[4] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module mycpu $end
$scope module register $end
$var reg 8 & \register[5] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module mycpu $end
$scope module register $end
$var reg 8 ' \register[6] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module mycpu $end
$scope module register $end
$var reg 8 ( \register[7] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$var wire 32 ) PC [31:0] $end
$var reg 1 * CLK $end
$var reg 32 + INSTRUCTION [31:0] $end
$var reg 1 , RESET $end
$scope module mycpu $end
$var wire 1 * CLK $end
$var wire 32 - INSTRUCTION [31:0] $end
$var wire 1 , RESET $end
$var wire 1 . ZERO $end
$var wire 1 / WRITE_ENABLE $end
$var wire 1 0 WRITE $end
$var wire 10 1 SHIFTED [9:0] $end
$var wire 8 2 REGOUT2 [7:0] $end
$var wire 8 3 REGOUT1 [7:0] $end
$var wire 8 4 READDATA [7:0] $end
$var wire 1 5 READ $end
$var wire 32 6 PC [31:0] $end
$var wire 1 7 NEGATIVE_SIGNAL $end
$var wire 8 8 NEG [7:0] $end
$var wire 8 9 MUX3OUT [7:0] $end
$var wire 8 : MUX2OUT [7:0] $end
$var wire 8 ; MUX1OUT [7:0] $end
$var wire 32 < MEM_WRITEDATA [31:0] $end
$var wire 1 = MEM_WRITE $end
$var wire 32 > MEM_READDATA [31:0] $end
$var wire 1 ? MEM_READ $end
$var wire 1 @ MEM_BUSYWAIT $end
$var wire 6 A MEM_ADDRESS [5:0] $end
$var wire 1 B JUMP_ENABLE $end
$var wire 1 C IMMEDIATE_SIGNAL $end
$var wire 32 D EXTENDED [31:0] $end
$var wire 1 E DMEM_SIGNAL $end
$var wire 1 F BUSYWAIT $end
$var wire 1 G BRANCH_ENABLE $end
$var wire 8 H ALURESULT [7:0] $end
$var wire 3 I ALUOP [2:0] $end
$var reg 8 J IMMEDIATE [7:0] $end
$var reg 8 K OFFSET [7:0] $end
$var reg 8 L OPCODE [7:0] $end
$var reg 3 M READREG1 [2:0] $end
$var reg 3 N READREG2 [2:0] $end
$var reg 3 O WRITEREG [2:0] $end
$scope module alu $end
$var wire 8 P resultOR [7:0] $end
$var wire 8 Q resultFORWARD [7:0] $end
$var wire 8 R resultAND [7:0] $end
$var wire 8 S resultADD [7:0] $end
$var wire 3 T SELECT [2:0] $end
$var wire 8 U DATA2 [7:0] $end
$var wire 8 V DATA1 [7:0] $end
$var reg 8 W RESULT [7:0] $end
$var reg 1 . ZERO $end
$scope module add1 $end
$var wire 8 X RESULT [7:0] $end
$var wire 8 Y DATA2 [7:0] $end
$var wire 8 Z DATA1 [7:0] $end
$upscope $end
$scope module and1 $end
$var wire 8 [ RESULT [7:0] $end
$var wire 8 \ DATA2 [7:0] $end
$var wire 8 ] DATA1 [7:0] $end
$upscope $end
$scope module forward1 $end
$var wire 8 ^ RESULT [7:0] $end
$var wire 8 _ DATA2 [7:0] $end
$upscope $end
$scope module or1 $end
$var wire 8 ` RESULT [7:0] $end
$var wire 8 a DATA2 [7:0] $end
$var wire 8 b DATA1 [7:0] $end
$upscope $end
$upscope $end
$scope module cmem $end
$var wire 1 * CLK $end
$var wire 8 c address [7:0] $end
$var wire 1 , reset $end
$var wire 8 d writedata [7:0] $end
$var wire 1 0 write $end
$var wire 1 5 read $end
$var wire 32 e mem_readdata [31:0] $end
$var wire 1 @ mem_busywait $end
$var reg 3 f CACHETAG [2:0] $end
$var reg 8 g DATA1 [7:0] $end
$var reg 8 h DATA2 [7:0] $end
$var reg 8 i DATA3 [7:0] $end
$var reg 8 j DATA4 [7:0] $end
$var reg 32 k DATABLOCK [31:0] $end
$var reg 3 l INDEX [2:0] $end
$var reg 2 m OFFSET [1:0] $end
$var reg 1 F busywait $end
$var reg 1 n dirty $end
$var reg 1 o hit $end
$var reg 6 p mem_address [5:0] $end
$var reg 1 ? mem_read $end
$var reg 1 = mem_write $end
$var reg 32 q mem_writedata [31:0] $end
$var reg 3 r next_state [2:0] $end
$var reg 1 s readaccess $end
$var reg 8 t readdata [7:0] $end
$var reg 3 u state [2:0] $end
$var reg 3 v tag [2:0] $end
$var reg 1 w valid $end
$var reg 1 x writeaccess $end
$var integer 32 y i [31:0] $end
$upscope $end
$scope module cu $end
$var wire 1 F BUSYWAIT $end
$var wire 8 z OPCODE [7:0] $end
$var wire 32 { PC [31:0] $end
$var reg 3 | ALUOP [2:0] $end
$var reg 1 G BRANCH_ENABLE $end
$var reg 1 E DMEM_SIGNAL $end
$var reg 1 C IMMEDIATE_SIGNAL $end
$var reg 1 B JUMP_ENABLE $end
$var reg 1 7 NEGATIVE_SIGNAL $end
$var reg 1 5 READ $end
$var reg 1 0 WRITE $end
$var reg 1 / WRITE_ENABLE $end
$upscope $end
$scope module dmem $end
$var wire 6 } address [5:0] $end
$var wire 1 * clock $end
$var wire 1 ? read $end
$var wire 1 , reset $end
$var wire 1 = write $end
$var wire 32 ~ writedata [31:0] $end
$var reg 1 @ busywait $end
$var reg 1 !" readaccess $end
$var reg 32 "" readdata [31:0] $end
$var reg 1 #" writeaccess $end
$var integer 32 $" i [31:0] $end
$upscope $end
$scope module ex $end
$var wire 32 %" EXTENDED [31:0] $end
$var wire 10 &" EXTEND [9:0] $end
$upscope $end
$scope module f1 $end
$var wire 8 '" OUT [7:0] $end
$var wire 8 (" IN [7:0] $end
$upscope $end
$scope module m1 $end
$var wire 8 )" IN2 [7:0] $end
$var wire 1 7 SELECT $end
$var wire 8 *" IN1 [7:0] $end
$var reg 8 +" OUT [7:0] $end
$upscope $end
$scope module m2 $end
$var wire 8 ," IN1 [7:0] $end
$var wire 8 -" IN2 [7:0] $end
$var wire 1 C SELECT $end
$var reg 8 ." OUT [7:0] $end
$upscope $end
$scope module m3 $end
$var wire 8 /" IN1 [7:0] $end
$var wire 8 0" IN2 [7:0] $end
$var wire 1 E SELECT $end
$var reg 8 1" OUT [7:0] $end
$upscope $end
$scope module pcadder $end
$var wire 1 G BRANCH_ENABLE $end
$var wire 1 2" BRANCH_SELECT $end
$var wire 1 F BUSYWAIT $end
$var wire 1 * CLK $end
$var wire 1 B JUMP_ENABLE $end
$var wire 1 , RESET $end
$var wire 32 3" SHIFTED_OFFSET [31:0] $end
$var wire 1 . ZERO $end
$var wire 32 4" TARGET_ADDRESS [31:0] $end
$var wire 32 5" MUX2OUT [31:0] $end
$var wire 32 6" MUX1OUT [31:0] $end
$var reg 32 7" PC [31:0] $end
$var reg 32 8" temp [31:0] $end
$scope module mbr1 $end
$var wire 32 9" IN1 [31:0] $end
$var wire 1 2" SELECT $end
$var wire 32 :" IN2 [31:0] $end
$var reg 32 ;" OUT [31:0] $end
$upscope $end
$scope module mbr2 $end
$var wire 32 <" IN1 [31:0] $end
$var wire 1 B SELECT $end
$var wire 32 =" IN2 [31:0] $end
$var reg 32 >" OUT [31:0] $end
$upscope $end
$scope module target $end
$var wire 32 ?" PCNEXT [31:0] $end
$var wire 32 @" SHIFTED_OFFSET [31:0] $end
$var wire 32 A" TARGET [31:0] $end
$upscope $end
$upscope $end
$scope module register $end
$var wire 1 * CLK $end
$var wire 8 B" IN [7:0] $end
$var wire 3 C" INADDRESS [2:0] $end
$var wire 3 D" OUT1ADDRESS [2:0] $end
$var wire 3 E" OUT2ADDRESS [2:0] $end
$var wire 1 , RESET $end
$var wire 1 / WRITE $end
$var reg 8 F" OUT1 [7:0] $end
$var reg 8 G" OUT2 [7:0] $end
$var integer 32 H" i [31:0] $end
$upscope $end
$scope module sl $end
$var wire 8 I" SHIFT [7:0] $end
$var wire 10 J" SHIFTED [9:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx00 J"
bx I"
b1000 H"
bx G"
bx F"
bx E"
bx D"
bx C"
bx B"
bx A"
bx00 @"
bx ?"
bx >"
bx ="
bx <"
bx ;"
bx :"
bx 9"
bx 8"
bx 7"
bx 6"
bx 5"
bx 4"
bx00 3"
x2"
bx 1"
bx 0"
bx /"
bx ."
bx -"
bx ,"
bx +"
bx *"
bx )"
bx ("
bx '"
bx00 &"
bx00 %"
bx $"
x#"
bx ""
x!"
bx ~
bx }
bx |
bx {
bx z
bx y
xx
xw
bx v
bx u
bx t
xs
bx r
bx q
bx p
xo
xn
bx m
bx l
bx k
bx j
bx i
bx h
bx g
bx f
bx e
bx d
bx c
bx b
bx a
bx `
bx _
bx ^
bx ]
bx \
bx [
bx Z
bx Y
bx X
bx W
bx V
bx U
bx T
bx S
bx R
bx Q
bx P
bx O
bx N
bx M
bx L
bx K
bx J
bx I
bx H
xG
xF
xE
bx00 D
xC
xB
bx A
x@
x?
bx >
x=
bx <
bx ;
bx :
bx 9
bx 8
x7
bx 6
x5
bx 4
bx 3
bx 2
bx00 1
x0
x/
x.
bx -
0,
bx +
0*
bx )
bx (
bx '
bx &
bx %
bx $
bx #
bx "
bx !
$end
#20
0x
0s
00
05
b0xxxxxxxx <
b0xxxxxxxx q
b0xxxxxxxx ~
0=
0?
b0 r
0F
b0 u
0#"
0!"
0@
b100000000 $"
1,
#30
b1000 y
#40
1*
#50
b0 (
b0 '
b0 &
b0 %
b0 $
b0 #
b0 "
b0 !
b1000 y
b0 )
b0 6
b0 {
b0 7"
b1000 H"
#60
b100 5"
b100 >"
b100 6"
b100 ;"
b100 <"
b100 8"
b100 9"
b100 ?"
#70
b0 D
b0 %"
b0 3"
b0 @"
b0 1
b0 &"
b0 J"
b0 K
b0 I"
b1001 J
b1001 -"
b1 N
b1 E"
b0 M
b0 D"
b0 O
b0 C"
b0 L
b0 z
b1001 +
b1001 -
#80
02"
b1001 :
b1001 U
b1001 Y
b1001 \
b1001 _
b1001 a
b1001 ."
0.
0E
0B
0G
1/
1C
07
b0 I
b0 T
b0 |
0*
#90
b0 ;
b0 +"
b0 ,"
b0 2
b0 ("
b0 *"
b0 G"
b0 3
b0 V
b0 Z
b0 ]
b0 b
b0 d
b0 F"
bx1xx1 P
bx1xx1 `
b0x00x R
b0x00x [
b1001 9
b1001 1"
b1001 B"
b1001 H
b1001 W
b1001 c
b1001 /"
b1001 Q
b1001 ^
b100 4"
b100 :"
b100 ="
b100 A"
#100
b0 8
b0 '"
b0 )"
b1001 P
b1001 `
b0 R
b0 [
#110
b1001 S
b1001 X
#120
1*
0,
#130
b1001 !
b100 )
b100 6
b100 {
b100 7"
#140
b1000 5"
b1000 >"
b1000 6"
b1000 ;"
b1000 <"
b1000 8"
b1000 9"
b1000 ?"
#150
b1001 3
b1001 V
b1001 Z
b1001 ]
b1001 b
b1001 d
b1001 F"
b100 D
b100 %"
b100 3"
b100 @"
b100 1
b100 &"
b100 J"
b1 K
b1 I"
b1 :
b1 U
b1 Y
b1 \
b1 _
b1 a
b1 ."
b1 J
b1 -"
b1 O
b1 C"
b10000000000000001 +
b10000000000000001 -
#160
b1 R
b1 [
b1 9
b1 1"
b1 B"
b1 H
b1 W
b1 c
b1 /"
b1 Q
b1 ^
0*
#170
b1100 4"
b1100 :"
b1100 ="
b1100 A"
b1010 S
b1010 X
#200
1*
#210
b1 "
b1000 )
b1000 6
b1000 {
b1000 7"
#220
b1100 5"
b1100 >"
b1100 6"
b1100 ;"
b1100 <"
b1100 8"
b1100 9"
b1100 ?"
#230
b1 ;
b1 +"
b1 ,"
b1 2
b1 ("
b1 *"
b1 G"
b0 D
b0 %"
b0 3"
b0 @"
b0 1
b0 &"
b0 J"
b0 K
b0 I"
b0 O
b0 C"
b1010 L
b1010 z
b1010000000000000000000000001 +
b1010000000000000000000000001 -
#240
bx 9
bx 1"
bx B"
1x
1F
b11111111 8
b11111111 '"
b11111111 )"
1E
10
0/
0C
0*
#250
0w
0n
b0 v
b0 k
b0 j
b0 i
b0 h
b0 g
b0 f
b0 l
b1 m
#259
b1 r
0o
#260
b0 9
b0 1"
b0 B"
b0 4
b0 t
b0 0"
#280
1!"
1@
bx <
bx q
bx ~
b0 A
b0 p
b0 }
1?
b1 r
b1 u
1*
#320
0*
#360
1*
#400
0*
#440
1*
#480
0*
#520
1*
#560
0*
#600
1*
#640
0*
#680
1*
#720
0*
#760
1*
bx00000000 >
bx00000000 e
bx00000000 ""
#800
0*
#840
1*
#880
0*
#920
1*
#960
0*
#1000
1*
#1040
0*
#1080
1*
#1120
0*
#1160
1*
bx0000000000000000 >
bx0000000000000000 e
bx0000000000000000 ""
#1200
0*
#1240
1*
#1280
0*
#1320
1*
#1360
0*
#1400
1*
#1440
0*
#1480
1*
#1520
0*
#1560
1*
bx000000000000000000000000 >
bx000000000000000000000000 e
bx000000000000000000000000 ""
#1600
0*
#1640
1*
#1680
0*
#1720
1*
#1760
0*
#1800
1*
#1840
0*
#1880
1*
#1920
0*
#1960
bx A
bx p
bx }
0?
b11 u
b0 r
1*
0!"
0@
b0 >
b0 e
b0 ""
#1980
1w
#1989
1o
#2000
0*
#2040
0x
b0xxxxxxxx <
b0xxxxxxxx q
b0xxxxxxxx ~
00
b0 u
0F
1*
#2080
0*
#2120
1*
#2130
b1100 )
b1100 6
b1100 {
b1100 7"
#2140
1x
1F
10
b10000 5"
b10000 >"
b10000 6"
b10000 ;"
b10000 <"
b10000 8"
b10000 9"
b10000 ?"
#2150
b0 J
b0 -"
b0 N
b0 E"
b1 M
b1 D"
b1011 L
b1011 z
1n
b100100000000 k
b1001 h
b1011000000000000000100000000 +
b1011000000000000000100000000 -
#2160
b0 :
b0 U
b0 Y
b0 \
b0 _
b0 a
b0 ."
1C
b1001 9
b1001 1"
b1001 B"
b1001 4
b1001 t
b1001 0"
b10000 4"
b10000 :"
b10000 ="
b10000 A"
0*
#2170
b1001 ;
b1001 +"
b1001 ,"
b1001 2
b1001 ("
b1001 *"
b1001 G"
b1 3
b1 V
b1 Z
b1 ]
b1 b
b1 d
b1 F"
b0 R
b0 [
b0 H
b0 W
b0 c
b0 /"
b0 Q
b0 ^
#2180
b11110111 8
b11110111 '"
b11110111 )"
b1 P
b1 `
b0 m
#2190
b0 9
b0 1"
b0 B"
b0 4
b0 t
b0 0"
b1 S
b1 X
#2200
0x
00
0F
1*
#2240
0*
#2280
1*
#2290
b10000 )
b10000 6
b10000 {
b10000 7"
#2300
1x
1F
10
b10100 5"
b10100 >"
b10100 6"
b10100 ;"
b10100 <"
b10100 8"
b10100 9"
b10100 ?"
#2310
b1000 D
b1000 %"
b1000 3"
b1000 @"
b1000 1
b1000 &"
b1000 J"
b10 K
b10 I"
b1 :
b1 U
b1 Y
b1 \
b1 _
b1 a
b1 ."
b1 J
b1 -"
b1 N
b1 E"
b0 M
b0 D"
b10 O
b10 C"
b1000 L
b1000 z
b100100000001 k
b1 g
b1000000000100000000000000001 +
b1000000000100000000000000001 -
#2320
0F
0x
0s
b1001 :
b1001 U
b1001 Y
b1001 \
b1001 _
b1001 a
b1001 ."
b1 R
b1 [
00
05
1/
0C
b1 9
b1 1"
b1 B"
b1 4
b1 t
b1 0"
b1 H
b1 W
b1 c
b1 /"
b1 Q
b1 ^
0*
#2330
b1 :
b1 U
b1 Y
b1 \
b1 _
b1 a
b1 ."
b1 ;
b1 +"
b1 ,"
b1 2
b1 ("
b1 *"
b1 G"
b1001 3
b1001 V
b1001 Z
b1001 ]
b1001 b
b1001 d
b1001 F"
b1001 P
b1001 `
b1001 H
b1001 W
b1001 c
b1001 /"
b1001 Q
b1001 ^
b1 m
b11100 4"
b11100 :"
b11100 ="
b11100 A"
#2340
b11111111 8
b11111111 '"
b11111111 )"
b1 H
b1 W
b1 c
b1 /"
b1 Q
b1 ^
b1001 9
b1001 1"
b1001 B"
b1001 4
b1001 t
b1001 0"
#2350
b1010 S
b1010 X
#2360
1*
#2370
b1001 #
b10100 )
b10100 6
b10100 {
b10100 7"
#2380
0s
0F
05
b11000 5"
b11000 >"
b11000 6"
b11000 ;"
b11000 <"
b11000 8"
b11000 9"
b11000 ?"
#2390
b1100 D
b1100 %"
b1100 3"
b1100 @"
b1100 1
b1100 &"
b1100 J"
b11 K
b11 I"
b11 O
b11 C"
b1000000000110000000000000001 +
b1000000000110000000000000001 -
#2400
0*
#2410
b100100 4"
b100100 :"
b100100 ="
b100100 A"
#2440
1*
#2450
b1001 $
b11000 )
b11000 6
b11000 {
b11000 7"
#2460
0s
0F
05
b11100 5"
b11100 >"
b11100 6"
b11100 ;"
b11100 <"
b11100 8"
b11100 9"
b11100 ?"
#2470
b10000 D
b10000 %"
b10000 3"
b10000 @"
b10000 1
b10000 &"
b10000 J"
b100 K
b100 I"
b100 O
b100 C"
b11 L
b11 z
b11000001000000000000000001 +
b11000001000000000000000001 -
#2480
b1010 9
b1010 1"
b1010 B"
b11111111 :
b11111111 U
b11111111 Y
b11111111 \
b11111111 _
b11111111 a
b11111111 ."
b11111111 ;
b11111111 +"
b11111111 ,"
b1010 H
b1010 W
b1010 c
b1010 /"
0E
17
b1 I
b1 T
b1 |
0*
#2490
b11111111 P
b11111111 `
b1001 R
b1001 [
b11111111 Q
b11111111 ^
b101100 4"
b101100 :"
b101100 ="
b101100 A"
#2500
b1000 9
b1000 1"
b1000 B"
b1000 H
b1000 W
b1000 c
b1000 /"
b1000 S
b1000 X
#2520
1*
#2530
b1000 %
b11100 )
b11100 6
b11100 {
b11100 7"
#2540
b100000 5"
b100000 >"
b100000 6"
b100000 ;"
b100000 <"
b100000 8"
b100000 9"
b100000 ?"
#2550
b0 D
b0 %"
b0 3"
b0 @"
b0 1
b0 &"
b0 J"
b0 K
b0 I"
b10 J
b10 -"
b10 N
b10 E"
b100 M
b100 D"
b0 O
b0 C"
b1011 L
b1011 z
b1011000000000000010000000010 +
b1011000000000000010000000010 -
#2560
1x
1F
b10 :
b10 U
b10 Y
b10 \
b10 _
b10 a
b10 ."
b1 ;
b1 +"
b1 ,"
b1001 9
b1001 1"
b1001 B"
b11111111 H
b11111111 W
b11111111 c
b11111111 /"
1E
10
0/
1C
07
b0 I
b0 T
b0 |
0*
#2570
b1001 ;
b1001 +"
b1001 ,"
b1001 2
b1001 ("
b1001 *"
b1001 G"
b1000 3
b1000 V
b1000 Z
b1000 ]
b1000 b
b1000 d
b1000 F"
b1011 P
b1011 `
b0 R
b0 [
b10 m
b10 H
b10 W
b10 c
b10 /"
b10 Q
b10 ^
b100000 4"
b100000 :"
b100000 ="
b100000 A"
#2580
b11110111 8
b11110111 '"
b11110111 )"
b1010 P
b1010 `
b0 9
b0 1"
b0 B"
b0 4
b0 t
b0 0"
#2590
b1010 S
b1010 X
#2600
0x
00
0F
1*
#2640
0*
#2680
1*
#2690
b100000 )
b100000 6
b100000 {
b100000 7"
#2700
1x
1F
10
b100100 5"
b100100 >"
b100100 6"
b100100 ;"
b100100 <"
b100100 8"
b100100 9"
b100100 ?"
#2710
b10100 D
b10100 %"
b10100 3"
b10100 @"
b10100 1
b10100 &"
b10100 J"
b101 K
b101 I"
b0 M
b0 D"
b101 O
b101 C"
b1001 L
b1001 z
b10000000100100000001 k
b1000 i
b1001000001010000000000000010 +
b1001000001010000000000000010 -
#2720
0F
0x
0s
00
05
1/
b1000 9
b1000 1"
b1000 B"
b1000 4
b1000 t
b1000 0"
0*
#2730
b1001 3
b1001 V
b1001 Z
b1001 ]
b1001 b
b1001 d
b1001 F"
b111000 4"
b111000 :"
b111000 ="
b111000 A"
#2740
b1011 P
b1011 `
#2750
b1011 S
b1011 X
#2760
1*
#2770
b1000 &
b100100 )
b100100 6
b100100 {
b100100 7"
#2780
0s
0F
05
b101000 5"
b101000 >"
b101000 6"
b101000 ;"
b101000 <"
b101000 8"
b101000 9"
b101000 ?"
#2790
b0 D
b0 %"
b0 3"
b0 @"
b0 1
b0 &"
b0 J"
b0 K
b0 I"
b100000 :
b100000 U
b100000 Y
b100000 \
b100000 _
b100000 a
b100000 ."
b100000 J
b100000 -"
b0 N
b0 E"
b100 M
b100 D"
b0 O
b0 C"
b1011 L
b1011 z
b1011000000000000010000100000 +
b1011000000000000010000100000 -
#2800
1x
1F
b101001 P
b101001 `
10
0/
b100000 H
b100000 W
b100000 c
b100000 /"
b100000 Q
b100000 ^
0*
#2810
b1000 3
b1000 V
b1000 Z
b1000 ]
b1000 b
b1000 d
b1000 F"
b1 f
b0 m
b101000 4"
b101000 :"
b101000 ="
b101000 A"
b101001 S
b101001 X
#2819
b10 r
0o
#2820
b101000 P
b101000 `
b1 9
b1 1"
b1 B"
b1 4
b1 t
b1 0"
#2830
b101000 S
b101000 X
#2840
1#"
1@
b10000000100100000001 <
b10000000100100000001 q
b10000000100100000001 ~
b0 A
b0 p
b0 }
1=
b10 r
b10 u
1*
#2880
0*
#2920
1*
#2960
0*
#3000
1*
#3040
0*
#3080
1*
#3120
0*
#3160
1*
#3200
0*
#3240
1*
#3280
0*
#3320
1*
#3360
0*
#3400
1*
#3440
0*
#3480
1*
#3520
0*
#3560
1*
#3600
0*
#3640
1*
#3680
0*
#3720
1*
#3760
0*
#3800
1*
#3840
0*
#3880
1*
#3920
0*
#3960
1*
#4000
0*
#4040
1*
#4080
0*
#4120
1*
#4160
0*
#4200
1*
#4240
0*
#4280
1*
#4320
0*
#4360
1*
#4400
0*
#4440
1*
#4480
0*
#4520
1!"
bx <
bx q
bx ~
0=
1?
b1 u
b1 r
1*
0#"
1@
#4560
0*
#4600
1*
#4640
0*
#4680
1*
#4720
0*
#4760
1*
#4800
0*
#4840
1*
#4880
0*
#4920
1*
#4960
0*
#5000
1*
b1 >
b1 e
b1 ""
#5040
0*
#5080
1*
#5120
0*
#5160
1*
#5200
0*
#5240
1*
#5280
0*
#5320
1*
#5360
0*
#5400
1*
b100100000001 >
b100100000001 e
b100100000001 ""
#5440
0*
#5480
1*
#5520
0*
#5560
1*
#5600
0*
#5640
1*
#5680
0*
#5720
1*
#5760
0*
#5800
1*
b10000000100100000001 >
b10000000100100000001 e
b10000000100100000001 ""
#5840
0*
#5880
1*
#5920
0*
#5960
1*
#6000
0*
#6040
1*
#6080
0*
#6120
1*
#6160
0*
#6200
bx A
bx p
bx }
0?
b11 u
b0 r
1*
0!"
0@
#6220
0n
b1 v
#6229
1o
#6240
0*
#6280
0x
b0xxxxxxxx <
b0xxxxxxxx q
b0xxxxxxxx ~
00
b0 u
0F
1*
#6290
b101000 )
b101000 6
b101000 {
b101000 7"
#6300
1x
1F
10
b101100 5"
b101100 >"
b101100 6"
b101100 ;"
b101100 <"
b101100 8"
b101100 9"
b101100 ?"
#6310
b11000 D
b11000 %"
b11000 3"
b11000 @"
b11000 1
b11000 &"
b11000 J"
b110 K
b110 I"
b0 M
b0 D"
b110 O
b110 C"
b1001 L
b1001 z
1n
b10000000100100001000 k
b1000 g
b1001000001100000000000100000 +
b1001000001100000000000100000 -
#6320
0F
0x
0s
00
05
1/
b1000 9
b1000 1"
b1000 B"
b1000 4
b1000 t
b1000 0"
0*
#6330
b1001 3
b1001 V
b1001 Z
b1001 ]
b1001 b
b1001 d
b1001 F"
b1000100 4"
b1000100 :"
b1000100 ="
b1000100 A"
#6340
b101001 P
b101001 `
#6350
b101001 S
b101001 X
#6360
1*
#6370
b1000 '
b101100 )
b101100 6
b101100 {
b101100 7"
#6380
0s
0F
05
b110000 5"
b110000 >"
b110000 6"
b110000 ;"
b110000 <"
b110000 8"
b110000 9"
b110000 ?"
#6390
bx00 D
bx00 %"
bx00 3"
bx00 @"
bx00 1
bx00 &"
bx00 J"
bx K
bx I"
bx :
bx U
bx Y
bx \
bx _
bx a
bx ."
bx J
bx -"
bx N
bx E"
bx M
bx D"
bx O
bx C"
bx L
bx z
bx +
bx -
#6400
bx1xx1 P
bx1xx1 `
b0x00x R
b0x00x [
bx H
bx W
bx c
bx /"
bx Q
bx ^
0*
#6410
bx ;
bx +"
bx ,"
bx 2
bx ("
bx *"
bx G"
bx 3
bx V
bx Z
bx ]
bx b
bx d
bx F"
bx 4"
bx :"
bx ="
bx A"
bx S
bx X
#6420
bx 8
bx '"
bx )"
bx P
bx `
bx R
bx [
#6440
1*
#6450
b110000 )
b110000 6
b110000 {
b110000 7"
#6460
b110100 5"
b110100 >"
b110100 6"
b110100 ;"
b110100 <"
b110100 8"
b110100 9"
b110100 ?"
#6480
0*
#6520
1*
#6530
b110100 )
b110100 6
b110100 {
b110100 7"
#6540
b111000 5"
b111000 >"
b111000 6"
b111000 ;"
b111000 <"
b111000 8"
b111000 9"
b111000 ?"
#6560
0*
#6600
1*
#6610
b111000 )
b111000 6
b111000 {
b111000 7"
#6620
b111100 5"
b111100 >"
b111100 6"
b111100 ;"
b111100 <"
b111100 8"
b111100 9"
b111100 ?"
#6640
0*
#6680
1*
#6690
b111100 )
b111100 6
b111100 {
b111100 7"
#6700
b1000000 5"
b1000000 >"
b1000000 6"
b1000000 ;"
b1000000 <"
b1000000 8"
b1000000 9"
b1000000 ?"
#6720
0*
#6760
1*
#6770
b1000000 )
b1000000 6
b1000000 {
b1000000 7"
#6780
b1000100 5"
b1000100 >"
b1000100 6"
b1000100 ;"
b1000100 <"
b1000100 8"
b1000100 9"
b1000100 ?"
#6800
0*
#6840
1*
#6850
b1000100 )
b1000100 6
b1000100 {
b1000100 7"
#6860
b1001000 5"
b1001000 >"
b1001000 6"
b1001000 ;"
b1001000 <"
b1001000 8"
b1001000 9"
b1001000 ?"
#6880
0*
#6920
1*
#6930
b1001000 )
b1001000 6
b1001000 {
b1001000 7"
#6940
b1001100 5"
b1001100 >"
b1001100 6"
b1001100 ;"
b1001100 <"
b1001100 8"
b1001100 9"
b1001100 ?"
#6960
0*
#7000
1*
#7010
b1001100 )
b1001100 6
b1001100 {
b1001100 7"
#7020
b1010000 5"
b1010000 >"
b1010000 6"
b1010000 ;"
b1010000 <"
b1010000 8"
b1010000 9"
b1010000 ?"
#7040
0*
#7080
1*
#7090
b1010000 )
b1010000 6
b1010000 {
b1010000 7"
#7100
b1010100 5"
b1010100 >"
b1010100 6"
b1010100 ;"
b1010100 <"
b1010100 8"
b1010100 9"
b1010100 ?"
#7120
0*
#7160
1*
#7170
b1010100 )
b1010100 6
b1010100 {
b1010100 7"
#7180
b1011000 5"
b1011000 >"
b1011000 6"
b1011000 ;"
b1011000 <"
b1011000 8"
b1011000 9"
b1011000 ?"
#7200
0*
#7240
1*
#7250
b1011000 )
b1011000 6
b1011000 {
b1011000 7"
#7260
b1011100 5"
b1011100 >"
b1011100 6"
b1011100 ;"
b1011100 <"
b1011100 8"
b1011100 9"
b1011100 ?"
#7280
0*
#7320
1*
#7330
b1011100 )
b1011100 6
b1011100 {
b1011100 7"
#7340
b1100000 5"
b1100000 >"
b1100000 6"
b1100000 ;"
b1100000 <"
b1100000 8"
b1100000 9"
b1100000 ?"
#7360
0*
#7400
1*
#7410
b1100000 )
b1100000 6
b1100000 {
b1100000 7"
#7420
b1100100 5"
b1100100 >"
b1100100 6"
b1100100 ;"
b1100100 <"
b1100100 8"
b1100100 9"
b1100100 ?"
#7440
0*
#7480
1*
#7490
b1100100 )
b1100100 6
b1100100 {
b1100100 7"
#7500
b1101000 5"
b1101000 >"
b1101000 6"
b1101000 ;"
b1101000 <"
b1101000 8"
b1101000 9"
b1101000 ?"
#7520
0*
#7560
1*
#7570
b1101000 )
b1101000 6
b1101000 {
b1101000 7"
#7580
b1101100 5"
b1101100 >"
b1101100 6"
b1101100 ;"
b1101100 <"
b1101100 8"
b1101100 9"
b1101100 ?"
#7600
0*
#7640
1*
#7650
b1101100 )
b1101100 6
b1101100 {
b1101100 7"
#7660
b1110000 5"
b1110000 >"
b1110000 6"
b1110000 ;"
b1110000 <"
b1110000 8"
b1110000 9"
b1110000 ?"
#7680
0*
#7720
1*
#7730
b1110000 )
b1110000 6
b1110000 {
b1110000 7"
#7740
b1110100 5"
b1110100 >"
b1110100 6"
b1110100 ;"
b1110100 <"
b1110100 8"
b1110100 9"
b1110100 ?"
#7760
0*
#7800
1*
#7810
b1110100 )
b1110100 6
b1110100 {
b1110100 7"
#7820
b1111000 5"
b1111000 >"
b1111000 6"
b1111000 ;"
b1111000 <"
b1111000 8"
b1111000 9"
b1111000 ?"
#7840
0*
#7880
1*
#7890
b1111000 )
b1111000 6
b1111000 {
b1111000 7"
#7900
b1111100 5"
b1111100 >"
b1111100 6"
b1111100 ;"
b1111100 <"
b1111100 8"
b1111100 9"
b1111100 ?"
#7920
0*
#7960
1*
#7970
b1111100 )
b1111100 6
b1111100 {
b1111100 7"
#7980
b10000000 5"
b10000000 >"
b10000000 6"
b10000000 ;"
b10000000 <"
b10000000 8"
b10000000 9"
b10000000 ?"
#8000
0*
#8040
1*
#8050
b10000000 )
b10000000 6
b10000000 {
b10000000 7"
#8060
b10000100 5"
b10000100 >"
b10000100 6"
b10000100 ;"
b10000100 <"
b10000100 8"
b10000100 9"
b10000100 ?"
#8080
0*
#8120
1*
#8130
b10000100 )
b10000100 6
b10000100 {
b10000100 7"
#8140
b10001000 5"
b10001000 >"
b10001000 6"
b10001000 ;"
b10001000 <"
b10001000 8"
b10001000 9"
b10001000 ?"
#8160
0*
#8200
1*
#8210
b10001000 )
b10001000 6
b10001000 {
b10001000 7"
#8220
b10001100 5"
b10001100 >"
b10001100 6"
b10001100 ;"
b10001100 <"
b10001100 8"
b10001100 9"
b10001100 ?"
#8240
0*
#8280
1*
#8290
b10001100 )
b10001100 6
b10001100 {
b10001100 7"
#8300
b10010000 5"
b10010000 >"
b10010000 6"
b10010000 ;"
b10010000 <"
b10010000 8"
b10010000 9"
b10010000 ?"
#8320
0*
#8360
1*
#8370
b10010000 )
b10010000 6
b10010000 {
b10010000 7"
#8380
b10010100 5"
b10010100 >"
b10010100 6"
b10010100 ;"
b10010100 <"
b10010100 8"
b10010100 9"
b10010100 ?"
#8400
0*
#8440
1*
#8450
b10010100 )
b10010100 6
b10010100 {
b10010100 7"
#8460
b10011000 5"
b10011000 >"
b10011000 6"
b10011000 ;"
b10011000 <"
b10011000 8"
b10011000 9"
b10011000 ?"
#8480
0*
#8520
1*
#8530
b10011000 )
b10011000 6
b10011000 {
b10011000 7"
#8540
b10011100 5"
b10011100 >"
b10011100 6"
b10011100 ;"
b10011100 <"
b10011100 8"
b10011100 9"
b10011100 ?"
#8560
0*
#8600
1*
#8610
b10011100 )
b10011100 6
b10011100 {
b10011100 7"
#8620
b10100000 5"
b10100000 >"
b10100000 6"
b10100000 ;"
b10100000 <"
b10100000 8"
b10100000 9"
b10100000 ?"
#8640
0*
#8680
1*
#8690
b10100000 )
b10100000 6
b10100000 {
b10100000 7"
#8700
b10100100 5"
b10100100 >"
b10100100 6"
b10100100 ;"
b10100100 <"
b10100100 8"
b10100100 9"
b10100100 ?"
#8720
0*
#8760
1*
#8770
b10100100 )
b10100100 6
b10100100 {
b10100100 7"
#8780
b10101000 5"
b10101000 >"
b10101000 6"
b10101000 ;"
b10101000 <"
b10101000 8"
b10101000 9"
b10101000 ?"
#8800
0*
#8840
1*
#8850
b10101000 )
b10101000 6
b10101000 {
b10101000 7"
#8860
b10101100 5"
b10101100 >"
b10101100 6"
b10101100 ;"
b10101100 <"
b10101100 8"
b10101100 9"
b10101100 ?"
#8880
0*
#8920
1*
#8930
b10101100 )
b10101100 6
b10101100 {
b10101100 7"
#8940
b10110000 5"
b10110000 >"
b10110000 6"
b10110000 ;"
b10110000 <"
b10110000 8"
b10110000 9"
b10110000 ?"
#8960
0*
#9000
1*
#9010
b10110000 )
b10110000 6
b10110000 {
b10110000 7"
#9020
b10110100 5"
b10110100 >"
b10110100 6"
b10110100 ;"
b10110100 <"
b10110100 8"
b10110100 9"
b10110100 ?"
#9040
0*
#9080
1*
#9090
b10110100 )
b10110100 6
b10110100 {
b10110100 7"
#9100
b10111000 5"
b10111000 >"
b10111000 6"
b10111000 ;"
b10111000 <"
b10111000 8"
b10111000 9"
b10111000 ?"
#9120
0*
#9160
1*
#9170
b10111000 )
b10111000 6
b10111000 {
b10111000 7"
#9180
b10111100 5"
b10111100 >"
b10111100 6"
b10111100 ;"
b10111100 <"
b10111100 8"
b10111100 9"
b10111100 ?"
#9200
0*
#9240
1*
#9250
b10111100 )
b10111100 6
b10111100 {
b10111100 7"
#9260
b11000000 5"
b11000000 >"
b11000000 6"
b11000000 ;"
b11000000 <"
b11000000 8"
b11000000 9"
b11000000 ?"
#9280
0*
#9320
1*
#9330
b11000000 )
b11000000 6
b11000000 {
b11000000 7"
#9340
b11000100 5"
b11000100 >"
b11000100 6"
b11000100 ;"
b11000100 <"
b11000100 8"
b11000100 9"
b11000100 ?"
#9360
0*
#9400
1*
#9410
b11000100 )
b11000100 6
b11000100 {
b11000100 7"
#9420
b11001000 5"
b11001000 >"
b11001000 6"
b11001000 ;"
b11001000 <"
b11001000 8"
b11001000 9"
b11001000 ?"
#9440
0*
#9480
1*
#9490
b11001000 )
b11001000 6
b11001000 {
b11001000 7"
#9500
b11001100 5"
b11001100 >"
b11001100 6"
b11001100 ;"
b11001100 <"
b11001100 8"
b11001100 9"
b11001100 ?"
#9520
0*
#9560
1*
#9570
b11001100 )
b11001100 6
b11001100 {
b11001100 7"
#9580
b11010000 5"
b11010000 >"
b11010000 6"
b11010000 ;"
b11010000 <"
b11010000 8"
b11010000 9"
b11010000 ?"
#9600
0*
#9640
1*
#9650
b11010000 )
b11010000 6
b11010000 {
b11010000 7"
#9660
b11010100 5"
b11010100 >"
b11010100 6"
b11010100 ;"
b11010100 <"
b11010100 8"
b11010100 9"
b11010100 ?"
#9680
0*
#9720
1*
#9730
b11010100 )
b11010100 6
b11010100 {
b11010100 7"
#9740
b11011000 5"
b11011000 >"
b11011000 6"
b11011000 ;"
b11011000 <"
b11011000 8"
b11011000 9"
b11011000 ?"
#9760
0*
#9800
1*
#9810
b11011000 )
b11011000 6
b11011000 {
b11011000 7"
#9820
b11011100 5"
b11011100 >"
b11011100 6"
b11011100 ;"
b11011100 <"
b11011100 8"
b11011100 9"
b11011100 ?"
#9840
0*
#9880
1*
#9890
b11011100 )
b11011100 6
b11011100 {
b11011100 7"
#9900
b11100000 5"
b11100000 >"
b11100000 6"
b11100000 ;"
b11100000 <"
b11100000 8"
b11100000 9"
b11100000 ?"
#9920
0*
#9960
1*
#9970
b11100000 )
b11100000 6
b11100000 {
b11100000 7"
#9980
b11100100 5"
b11100100 >"
b11100100 6"
b11100100 ;"
b11100100 <"
b11100100 8"
b11100100 9"
b11100100 ?"
#10000
0*
#10040
1*
#10050
b11100100 )
b11100100 6
b11100100 {
b11100100 7"
#10060
b11101000 5"
b11101000 >"
b11101000 6"
b11101000 ;"
b11101000 <"
b11101000 8"
b11101000 9"
b11101000 ?"
#10080
0*
#10120
1*
