
*** Running vivado
    with args -log riscv_unit.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source riscv_unit.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source riscv_unit.tcl -notrace
Command: synth_design -top riscv_unit -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 12148 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 852.406 ; gain = 234.262
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'riscv_unit' [E:/vivadoProjects/APS/APS.srcs/sources_1/new/riscv_unit.sv:23]
INFO: [Synth 8-6157] synthesizing module 'sys_clk_rst_gen' [E:/vivadoProjects/APS/sys_clk_rst_gen.sv:1]
	Parameter DIV_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'BUFG' [E:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:1075]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (1#1) [E:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:1075]
INFO: [Synth 8-6155] done synthesizing module 'sys_clk_rst_gen' (2#1) [E:/vivadoProjects/APS/sys_clk_rst_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'riscv_core' [E:/vivadoProjects/APS/APS.srcs/sources_1/new/riscv_core.sv:23]
INFO: [Synth 8-6157] synthesizing module 'decoder_riscv' [E:/vivadoProjects/APS/APS.srcs/sources_1/new/decoder_riscv.sv:23]
INFO: [Synth 8-226] default block is never used [E:/vivadoProjects/APS/APS.srcs/sources_1/new/decoder_riscv.sv:87]
INFO: [Synth 8-226] default block is never used [E:/vivadoProjects/APS/APS.srcs/sources_1/new/decoder_riscv.sv:168]
INFO: [Synth 8-6155] done synthesizing module 'decoder_riscv' (3#1) [E:/vivadoProjects/APS/APS.srcs/sources_1/new/decoder_riscv.sv:23]
INFO: [Synth 8-6157] synthesizing module 'rf_riscv' [E:/vivadoProjects/APS/APS.srcs/sources_1/new/rf_riscv.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'rf_riscv' (4#1) [E:/vivadoProjects/APS/APS.srcs/sources_1/new/rf_riscv.sv:1]
INFO: [Synth 8-6157] synthesizing module 'alu_riscv' [E:/vivadoProjects/APS/APS.srcs/sources_1/new/alu_riscv.sv:22]
INFO: [Synth 8-6155] done synthesizing module 'alu_riscv' (5#1) [E:/vivadoProjects/APS/APS.srcs/sources_1/new/alu_riscv.sv:22]
INFO: [Synth 8-6157] synthesizing module 'csr_controller' [E:/vivadoProjects/APS/APS.srcs/sources_1/new/csr_controller.sv:22]
INFO: [Synth 8-155] case statement is not full and has no default [E:/vivadoProjects/APS/APS.srcs/sources_1/new/csr_controller.sv:70]
INFO: [Synth 8-6155] done synthesizing module 'csr_controller' (6#1) [E:/vivadoProjects/APS/APS.srcs/sources_1/new/csr_controller.sv:22]
INFO: [Synth 8-6157] synthesizing module 'interrupt_controller' [E:/vivadoProjects/APS/APS.srcs/sources_1/new/interrupt_controller.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'interrupt_controller' (7#1) [E:/vivadoProjects/APS/APS.srcs/sources_1/new/interrupt_controller.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'riscv_core' (8#1) [E:/vivadoProjects/APS/APS.srcs/sources_1/new/riscv_core.sv:23]
INFO: [Synth 8-6157] synthesizing module 'instr_mem' [E:/vivadoProjects/APS/APS.srcs/sources_1/new/instr_mem.sv:23]
INFO: [Synth 8-3876] $readmem data file 'lab_12_sw_led_instr.mem' is read successfully [E:/vivadoProjects/APS/APS.srcs/sources_1/new/instr_mem.sv:31]
INFO: [Synth 8-6155] done synthesizing module 'instr_mem' (9#1) [E:/vivadoProjects/APS/APS.srcs/sources_1/new/instr_mem.sv:23]
INFO: [Synth 8-6157] synthesizing module 'LSU' [E:/vivadoProjects/APS/APS.srcs/sources_1/new/LSU.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'LSU' (10#1) [E:/vivadoProjects/APS/APS.srcs/sources_1/new/LSU.sv:23]
INFO: [Synth 8-6157] synthesizing module 'data_mem' [E:/vivadoProjects/APS/APS.srcs/sources_1/new/data_mem.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'data_mem' (11#1) [E:/vivadoProjects/APS/APS.srcs/sources_1/new/data_mem.sv:23]
INFO: [Synth 8-6157] synthesizing module 'sw_sb_ctrl' [E:/vivadoProjects/APS/APS.srcs/sources_1/new/sw_sb_ctrl.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'sw_sb_ctrl' (12#1) [E:/vivadoProjects/APS/APS.srcs/sources_1/new/sw_sb_ctrl.sv:23]
INFO: [Synth 8-6157] synthesizing module 'led_sb_ctrl' [E:/vivadoProjects/APS/APS.srcs/sources_1/new/led_sb_ctrl.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'led_sb_ctrl' (13#1) [E:/vivadoProjects/APS/APS.srcs/sources_1/new/led_sb_ctrl.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'riscv_unit' (14#1) [E:/vivadoProjects/APS/APS.srcs/sources_1/new/riscv_unit.sv:23]
WARNING: [Synth 8-3331] design led_sb_ctrl has unconnected port write_data_i[31]
WARNING: [Synth 8-3331] design led_sb_ctrl has unconnected port write_data_i[30]
WARNING: [Synth 8-3331] design led_sb_ctrl has unconnected port write_data_i[29]
WARNING: [Synth 8-3331] design led_sb_ctrl has unconnected port write_data_i[28]
WARNING: [Synth 8-3331] design led_sb_ctrl has unconnected port write_data_i[27]
WARNING: [Synth 8-3331] design led_sb_ctrl has unconnected port write_data_i[26]
WARNING: [Synth 8-3331] design led_sb_ctrl has unconnected port write_data_i[25]
WARNING: [Synth 8-3331] design led_sb_ctrl has unconnected port write_data_i[24]
WARNING: [Synth 8-3331] design led_sb_ctrl has unconnected port write_data_i[23]
WARNING: [Synth 8-3331] design led_sb_ctrl has unconnected port write_data_i[22]
WARNING: [Synth 8-3331] design led_sb_ctrl has unconnected port write_data_i[21]
WARNING: [Synth 8-3331] design led_sb_ctrl has unconnected port write_data_i[20]
WARNING: [Synth 8-3331] design led_sb_ctrl has unconnected port write_data_i[19]
WARNING: [Synth 8-3331] design led_sb_ctrl has unconnected port write_data_i[18]
WARNING: [Synth 8-3331] design led_sb_ctrl has unconnected port write_data_i[17]
WARNING: [Synth 8-3331] design led_sb_ctrl has unconnected port write_data_i[16]
WARNING: [Synth 8-3331] design sw_sb_ctrl has unconnected port write_data_i[31]
WARNING: [Synth 8-3331] design sw_sb_ctrl has unconnected port write_data_i[30]
WARNING: [Synth 8-3331] design sw_sb_ctrl has unconnected port write_data_i[29]
WARNING: [Synth 8-3331] design sw_sb_ctrl has unconnected port write_data_i[28]
WARNING: [Synth 8-3331] design sw_sb_ctrl has unconnected port write_data_i[27]
WARNING: [Synth 8-3331] design sw_sb_ctrl has unconnected port write_data_i[26]
WARNING: [Synth 8-3331] design sw_sb_ctrl has unconnected port write_data_i[25]
WARNING: [Synth 8-3331] design sw_sb_ctrl has unconnected port write_data_i[24]
WARNING: [Synth 8-3331] design sw_sb_ctrl has unconnected port write_data_i[23]
WARNING: [Synth 8-3331] design sw_sb_ctrl has unconnected port write_data_i[22]
WARNING: [Synth 8-3331] design sw_sb_ctrl has unconnected port write_data_i[21]
WARNING: [Synth 8-3331] design sw_sb_ctrl has unconnected port write_data_i[20]
WARNING: [Synth 8-3331] design sw_sb_ctrl has unconnected port write_data_i[19]
WARNING: [Synth 8-3331] design sw_sb_ctrl has unconnected port write_data_i[18]
WARNING: [Synth 8-3331] design sw_sb_ctrl has unconnected port write_data_i[17]
WARNING: [Synth 8-3331] design sw_sb_ctrl has unconnected port write_data_i[16]
WARNING: [Synth 8-3331] design sw_sb_ctrl has unconnected port write_data_i[15]
WARNING: [Synth 8-3331] design sw_sb_ctrl has unconnected port write_data_i[14]
WARNING: [Synth 8-3331] design sw_sb_ctrl has unconnected port write_data_i[13]
WARNING: [Synth 8-3331] design sw_sb_ctrl has unconnected port write_data_i[12]
WARNING: [Synth 8-3331] design sw_sb_ctrl has unconnected port write_data_i[11]
WARNING: [Synth 8-3331] design sw_sb_ctrl has unconnected port write_data_i[10]
WARNING: [Synth 8-3331] design sw_sb_ctrl has unconnected port write_data_i[9]
WARNING: [Synth 8-3331] design sw_sb_ctrl has unconnected port write_data_i[8]
WARNING: [Synth 8-3331] design sw_sb_ctrl has unconnected port write_data_i[7]
WARNING: [Synth 8-3331] design sw_sb_ctrl has unconnected port write_data_i[6]
WARNING: [Synth 8-3331] design sw_sb_ctrl has unconnected port write_data_i[5]
WARNING: [Synth 8-3331] design sw_sb_ctrl has unconnected port write_data_i[4]
WARNING: [Synth 8-3331] design sw_sb_ctrl has unconnected port write_data_i[3]
WARNING: [Synth 8-3331] design sw_sb_ctrl has unconnected port write_data_i[2]
WARNING: [Synth 8-3331] design sw_sb_ctrl has unconnected port write_data_i[1]
WARNING: [Synth 8-3331] design sw_sb_ctrl has unconnected port write_data_i[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 926.008 ; gain = 307.863
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 926.008 ; gain = 307.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 926.008 ; gain = 307.863
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.047 . Memory (MB): peak = 926.008 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [E:/vivadoProjects/APS/nexys_a7_100t.xdc]
Finished Parsing XDC File [E:/vivadoProjects/APS/nexys_a7_100t.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/vivadoProjects/APS/nexys_a7_100t.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/riscv_unit_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/riscv_unit_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1030.422 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1030.422 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1030.422 ; gain = 412.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1030.422 ; gain = 412.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1030.422 ; gain = 412.277
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [E:/vivadoProjects/APS/sys_clk_rst_gen.sv:34]
INFO: [Synth 8-5546] ROM "jal_o" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1030.422 ; gain = 412.277
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   3 Input     32 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 9     
	               16 Bit    Registers := 3     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---RAMs : 
	              32K Bit         RAMs := 1     
	             1024 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 22    
	   5 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 5     
	   3 Input     32 Bit        Muxes := 1     
	   6 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   7 Input      5 Bit        Muxes := 1     
	  12 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   8 Input      4 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	  16 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 9     
	  12 Input      3 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 5     
	   4 Input      2 Bit        Muxes := 2     
	  12 Input      2 Bit        Muxes := 1     
	  16 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 30    
	  12 Input      1 Bit        Muxes := 6     
	   6 Input      1 Bit        Muxes := 7     
	   4 Input      1 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 4     
	   7 Input      1 Bit        Muxes := 1     
	  18 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module riscv_unit 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
Module sys_clk_rst_gen 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module decoder_riscv 
Detailed RTL Component Info : 
+---Muxes : 
	   7 Input      5 Bit        Muxes := 1     
	  12 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   8 Input      4 Bit        Muxes := 1     
	  16 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 9     
	  12 Input      3 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   4 Input      2 Bit        Muxes := 2     
	  12 Input      2 Bit        Muxes := 1     
	  16 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
	  12 Input      1 Bit        Muxes := 6     
	   6 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 4     
	   7 Input      1 Bit        Muxes := 1     
	  18 Input      1 Bit        Muxes := 1     
Module rf_riscv 
Detailed RTL Component Info : 
+---RAMs : 
	             1024 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module alu_riscv 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module csr_controller 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   5 Input     32 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 5     
Module interrupt_controller 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module riscv_core 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	   4 Input     32 Bit        Muxes := 2     
Module instr_mem 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module LSU 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
Module data_mem 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              32K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	   2 Input      8 Bit        Muxes := 1     
Module sw_sb_ctrl 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module led_sb_ctrl 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   6 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 12    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3886] merging instance 'SW/read_data_o_reg[22]' (FDRE) to 'SW/read_data_o_reg[30]'
INFO: [Synth 8-3886] merging instance 'LED/read_data_o_reg[22]' (FDRE) to 'LED/read_data_o_reg[30]'
INFO: [Synth 8-3886] merging instance 'SW/read_data_o_reg[30]' (FDRE) to 'SW/read_data_o_reg[23]'
INFO: [Synth 8-3886] merging instance 'LED/read_data_o_reg[30]' (FDRE) to 'LED/read_data_o_reg[23]'
INFO: [Synth 8-3886] merging instance 'SW/read_data_o_reg[23]' (FDRE) to 'SW/read_data_o_reg[31]'
INFO: [Synth 8-3886] merging instance 'LED/read_data_o_reg[23]' (FDRE) to 'LED/read_data_o_reg[31]'
INFO: [Synth 8-3886] merging instance 'SW/read_data_o_reg[31]' (FDRE) to 'SW/read_data_o_reg[20]'
INFO: [Synth 8-3886] merging instance 'LED/read_data_o_reg[31]' (FDRE) to 'LED/read_data_o_reg[20]'
INFO: [Synth 8-3886] merging instance 'SW/read_data_o_reg[20]' (FDRE) to 'SW/read_data_o_reg[28]'
INFO: [Synth 8-3886] merging instance 'LED/read_data_o_reg[20]' (FDRE) to 'LED/read_data_o_reg[28]'
INFO: [Synth 8-3886] merging instance 'SW/read_data_o_reg[28]' (FDRE) to 'SW/read_data_o_reg[21]'
INFO: [Synth 8-3886] merging instance 'LED/read_data_o_reg[28]' (FDRE) to 'LED/read_data_o_reg[21]'
INFO: [Synth 8-3886] merging instance 'SW/read_data_o_reg[21]' (FDRE) to 'SW/read_data_o_reg[29]'
INFO: [Synth 8-3886] merging instance 'LED/read_data_o_reg[21]' (FDRE) to 'LED/read_data_o_reg[29]'
INFO: [Synth 8-3886] merging instance 'SW/read_data_o_reg[29]' (FDRE) to 'SW/read_data_o_reg[18]'
INFO: [Synth 8-3886] merging instance 'LED/read_data_o_reg[29]' (FDRE) to 'LED/read_data_o_reg[18]'
INFO: [Synth 8-3886] merging instance 'SW/read_data_o_reg[18]' (FDRE) to 'SW/read_data_o_reg[26]'
INFO: [Synth 8-3886] merging instance 'LED/read_data_o_reg[18]' (FDRE) to 'LED/read_data_o_reg[26]'
INFO: [Synth 8-3886] merging instance 'SW/read_data_o_reg[26]' (FDRE) to 'SW/read_data_o_reg[19]'
INFO: [Synth 8-3886] merging instance 'LED/read_data_o_reg[26]' (FDRE) to 'LED/read_data_o_reg[19]'
INFO: [Synth 8-3886] merging instance 'SW/read_data_o_reg[19]' (FDRE) to 'SW/read_data_o_reg[27]'
INFO: [Synth 8-3886] merging instance 'LED/read_data_o_reg[19]' (FDRE) to 'LED/read_data_o_reg[27]'
INFO: [Synth 8-3886] merging instance 'SW/read_data_o_reg[27]' (FDRE) to 'SW/read_data_o_reg[16]'
INFO: [Synth 8-3886] merging instance 'LED/read_data_o_reg[27]' (FDRE) to 'LED/read_data_o_reg[16]'
INFO: [Synth 8-3886] merging instance 'SW/read_data_o_reg[16]' (FDRE) to 'SW/read_data_o_reg[24]'
INFO: [Synth 8-3886] merging instance 'LED/read_data_o_reg[16]' (FDRE) to 'LED/read_data_o_reg[24]'
INFO: [Synth 8-3886] merging instance 'SW/read_data_o_reg[24]' (FDRE) to 'SW/read_data_o_reg[17]'
INFO: [Synth 8-3886] merging instance 'LED/read_data_o_reg[24]' (FDRE) to 'LED/read_data_o_reg[17]'
INFO: [Synth 8-3886] merging instance 'SW/read_data_o_reg[17]' (FDRE) to 'SW/read_data_o_reg[25]'
INFO: [Synth 8-3886] merging instance 'LED/read_data_o_reg[17]' (FDRE) to 'LED/read_data_o_reg[25]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\SW/read_data_o_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\LED/read_data_o_reg[25] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1109.832 ; gain = 491.688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+------------+---------------+----------------+
|Module Name | RTL Object | Depth x Width | Implemented As | 
+------------+------------+---------------+----------------+
|instr_mem   | p_0_out    | 128x8         | LUT            | 
|instr_mem   | p_0_out    | 128x8         | LUT            | 
|instr_mem   | p_0_out    | 128x8         | LUT            | 
|instr_mem   | p_0_out    | 128x8         | LUT            | 
|riscv_unit  | p_0_out    | 128x8         | LUT            | 
|riscv_unit  | p_0_out    | 128x8         | LUT            | 
|riscv_unit  | p_0_out    | 128x8         | LUT            | 
|riscv_unit  | p_0_out    | 128x8         | LUT            | 
+------------+------------+---------------+----------------+


Block RAM: Preliminary Mapping	Report (see note below)
+------------+------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|riscv_unit  | data/PRISHED_reg | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
+------------+------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping	Report (see note below)
+------------+---------------+-----------+----------------------+--------------+
|Module Name | RTL Object    | Inference | Size (Depth x Width) | Primitives   | 
+------------+---------------+-----------+----------------------+--------------+
|CORE        | RF/rf_mem_reg | Implied   | 32 x 32              | RAM32M x 12	 | 
+------------+---------------+-----------+----------------------+--------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 1109.832 ; gain = 491.688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 1109.832 ; gain = 491.688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping	Report
+------------+------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|riscv_unit  | data/PRISHED_reg | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
+------------+------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping	Report
+------------+---------------+-----------+----------------------+--------------+
|Module Name | RTL Object    | Inference | Size (Depth x Width) | Primitives   | 
+------------+---------------+-----------+----------------------+--------------+
|CORE        | RF/rf_mem_reg | Implied   | 32 x 32              | RAM32M x 12	 | 
+------------+---------------+-----------+----------------------+--------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7053] The timing for the instance data/PRISHED_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 1128.930 ; gain = 510.785
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 1135.379 ; gain = 517.234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 1135.379 ; gain = 517.234
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 1135.379 ; gain = 517.234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 1135.379 ; gain = 517.234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 1135.422 ; gain = 517.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 1135.422 ; gain = 517.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     2|
|2     |CARRY4   |    62|
|3     |LUT1     |    31|
|4     |LUT2     |   223|
|5     |LUT3     |   249|
|6     |LUT4     |   107|
|7     |LUT5     |   231|
|8     |LUT6     |   858|
|9     |MUXF7    |    21|
|10    |RAM32M   |    12|
|11    |RAMB36E1 |     1|
|12    |FDCE     |    13|
|13    |FDRE     |   308|
|14    |IBUF     |    18|
|15    |OBUF     |    16|
+------+---------+------+

Report Instance Areas: 
+------+----------+---------------------+------+
|      |Instance  |Module               |Cells |
+------+----------+---------------------+------+
|1     |top       |                     |  2152|
|2     |  CORE    |riscv_core           |  1925|
|3     |    ALU   |alu_riscv            |    61|
|4     |    CSR   |csr_controller       |   342|
|5     |    IRQ   |interrupt_controller |    49|
|6     |    RF    |rf_riscv             |  1382|
|7     |  LED     |led_sb_ctrl          |   119|
|8     |  LSU     |LSU                  |     1|
|9     |  SW      |sw_sb_ctrl           |    50|
|10    |  data    |data_mem             |     1|
|11    |  divider |sys_clk_rst_gen      |    21|
+------+----------+---------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 1135.422 ; gain = 517.277
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:37 ; elapsed = 00:00:43 . Memory (MB): peak = 1135.422 ; gain = 412.863
Synthesis Optimization Complete : Time (s): cpu = 00:00:45 ; elapsed = 00:00:45 . Memory (MB): peak = 1135.422 ; gain = 517.277
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 1135.422 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 96 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1135.422 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 12 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 12 instances

INFO: [Common 17-83] Releasing license: Synthesis
79 Infos, 48 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:50 ; elapsed = 00:00:51 . Memory (MB): peak = 1135.422 ; gain = 829.328
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1135.422 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'E:/vivadoProjects/APS/APS.runs/synth_1/riscv_unit.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file riscv_unit_utilization_synth.rpt -pb riscv_unit_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Dec 21 15:03:34 2023...
