<dec f='llvm/llvm/lib/Target/PowerPC/PPCInstrInfo.h' l='645' type='llvm::MachineInstr * llvm::PPCInstrInfo::getDefMIPostRA(unsigned int Reg, llvm::MachineInstr &amp; MI, bool &amp; SeenIntermediateUse) const'/>
<doc f='llvm/llvm/lib/Target/PowerPC/PPCInstrInfo.h' l='643'>// In PostRA phase, try to find instruction defines \p Reg before \p MI.
  // \p SeenIntermediate is set to true if uses between DefMI and \p MI exist.</doc>
<def f='llvm/llvm/lib/Target/PowerPC/PPCInstrInfo.cpp' l='3185' ll='3200' type='llvm::MachineInstr * llvm::PPCInstrInfo::getDefMIPostRA(unsigned int Reg, llvm::MachineInstr &amp; MI, bool &amp; SeenIntermediateUse) const'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCInstrInfo.cpp' l='3267' u='c' c='_ZNK4llvm12PPCInstrInfo18getForwardingDefMIERNS_12MachineInstrERjRb'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCInstrInfo.cpp' l='3443' u='c' c='_ZNK4llvm12PPCInstrInfo15foldFrameOffsetERNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCInstrInfo.cpp' l='3599' u='c' c='_ZNK4llvm12PPCInstrInfo21isValidToBeChangedRegEPNS_12MachineInstrEjRS2_Rll'/>
