<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Lab04.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="Lab04_1.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="Lab04_1.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="Lab04_1.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="Lab04_1.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="Lab04_1.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Lab04_1.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="Lab04_1.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="Lab04_1.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VHDL" xil_pn:name="Lab04_1.vhf"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="Lab04_1.xst"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="Lab04_1_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Lab04_1_ngdbuild.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Lab04_1_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Lab04_1_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_1"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1568001124" xil_pn:in_ck="121041861531026639" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-4783997546017680377" xil_pn:start_ts="1568001121">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Lab04_1.vhf"/>
    </transform>
    <transform xil_pn:end_ts="1568001124" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-2791968101275207234" xil_pn:start_ts="1568001124">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1568001124" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1568001124">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1568001124" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-5248700623558279543" xil_pn:start_ts="1568001124">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1568001160" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="250970745955965653" xil_pn:start_ts="1568001160">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1568001160" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-1985927198114822008" xil_pn:start_ts="1568001160">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1568001169" xil_pn:in_ck="121041861531030069" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="7045903117583808624" xil_pn:start_ts="1568001160">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Lab04_1.lso"/>
      <outfile xil_pn:name="Lab04_1.ngc"/>
      <outfile xil_pn:name="Lab04_1.ngr"/>
      <outfile xil_pn:name="Lab04_1.prj"/>
      <outfile xil_pn:name="Lab04_1.stx"/>
      <outfile xil_pn:name="Lab04_1.syr"/>
      <outfile xil_pn:name="Lab04_1.xst"/>
      <outfile xil_pn:name="Lab04_1_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1568001170" xil_pn:in_ck="121041861531028815" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="1262981232010837189" xil_pn:start_ts="1568001170">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1568001176" xil_pn:in_ck="-3438016598612064840" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-6126654835642186039" xil_pn:start_ts="1568001170">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Lab04_1.bld"/>
      <outfile xil_pn:name="Lab04_1_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
  </transforms>

</generated_project>
