$comment
	File created using the following command:
		vcd file lab1part1.msim.vcd -direction
$end
$date
	Wed Feb 13 16:28:52 2019
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module kamal_simpleCircuit_vlg_vec_tst $end
$var reg 1 ! kamal_inputa $end
$var reg 1 " kamal_inputb $end
$var wire 1 # kamal_outputf $end
$var wire 1 $ sampler $end
$scope module i1 $end
$var wire 1 % gnd $end
$var wire 1 & vcc $end
$var wire 1 ' unknown $end
$var tri1 1 ( devclrn $end
$var tri1 1 ) devpor $end
$var tri1 1 * devoe $end
$var wire 1 + kamal_inputb~combout $end
$var wire 1 , kamal_inputa~combout $end
$var wire 1 - inst3~combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
1#
x$
0%
1&
x'
1(
1)
1*
0+
0,
1-
$end
#20000
1"
1+
0$
#40000
1!
0"
1,
0+
1$
0-
0#
#60000
1"
1+
0$
1-
1#
#80000
0!
0"
0,
0+
1$
#1000000
