
Measurement_System:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .init         00000470  00000000  60000000  00008000  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .text         0001e2c4  00000470  60000470  00008470  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .data         000001c0  20000000  6001e734  00028000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  3 .bss          0000c680  200001c0  6001e8f4  000281c0  2**2
                  ALLOC
  4 .comment      0000060c  00000000  00000000  000281c0  2**0
                  CONTENTS, READONLY
  5 .debug_aranges 000013c8  00000000  00000000  000287cc  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_pubnames 00002e17  00000000  00000000  00029b94  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   0001b4d7  00000000  00000000  0002c9ab  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 000038bc  00000000  00000000  00047e82  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   0000d56d  00000000  00000000  0004b73e  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  00004354  00000000  00000000  00058cac  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    000085bf  00000000  00000000  0005d000  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    00006d94  00000000  00000000  000655bf  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_macinfo 000e8ca7  00000000  00000000  0006c353  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .ARM.attributes 00000025  00000000  00000000  00154ffa  2**0
                  CONTENTS, READONLY
 15 .debug_ranges 00001318  00000000  00000000  0015501f  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .init:

00000000 <__vector_table_vma_base_address>:
   0:	20010000 	.word	0x20010000
   4:	00000299 	.word	0x00000299
   8:	00000309 	.word	0x00000309
   c:	0000030b 	.word	0x0000030b
  10:	0000030d 	.word	0x0000030d
  14:	0000030f 	.word	0x0000030f
  18:	00000311 	.word	0x00000311
	...
  2c:	00014381 	.word	0x00014381
  30:	00000315 	.word	0x00000315
  34:	00000000 	.word	0x00000000
  38:	00014611 	.word	0x00014611
  3c:	00014661 	.word	0x00014661
  40:	0000031b 	.word	0x0000031b
  44:	0000a175 	.word	0x0000a175
  48:	0000031f 	.word	0x0000031f
  4c:	00000321 	.word	0x00000321
  50:	00000323 	.word	0x00000323
  54:	00005941 	.word	0x00005941
  58:	00000327 	.word	0x00000327
  5c:	00000329 	.word	0x00000329
  60:	0000032b 	.word	0x0000032b
  64:	0000032d 	.word	0x0000032d
  68:	00002a41 	.word	0x00002a41
  6c:	00002a6d 	.word	0x00002a6d
  70:	00000333 	.word	0x00000333
  74:	00000335 	.word	0x00000335
  78:	000042a1 	.word	0x000042a1
  7c:	00000339 	.word	0x00000339
  80:	0000033b 	.word	0x0000033b
  84:	000042cd 	.word	0x000042cd
  88:	0000033f 	.word	0x0000033f
  8c:	00000341 	.word	0x00000341
  90:	00000343 	.word	0x00000343
  94:	00000345 	.word	0x00000345
  98:	00000347 	.word	0x00000347
  9c:	00000349 	.word	0x00000349
  a0:	0000034b 	.word	0x0000034b
	...
  bc:	0000034d 	.word	0x0000034d
  c0:	0000034f 	.word	0x0000034f
  c4:	00000351 	.word	0x00000351
  c8:	00000353 	.word	0x00000353
  cc:	00000355 	.word	0x00000355
  d0:	00000357 	.word	0x00000357
  d4:	00000359 	.word	0x00000359
  d8:	0000035b 	.word	0x0000035b
  dc:	0000035d 	.word	0x0000035d
  e0:	00000a55 	.word	0x00000a55
  e4:	00000361 	.word	0x00000361
  e8:	00000363 	.word	0x00000363
  ec:	00000365 	.word	0x00000365
  f0:	00000367 	.word	0x00000367
  f4:	00000369 	.word	0x00000369
  f8:	0000036b 	.word	0x0000036b
  fc:	0000036d 	.word	0x0000036d
 100:	0000036f 	.word	0x0000036f
 104:	00000371 	.word	0x00000371
 108:	00000373 	.word	0x00000373
 10c:	00000375 	.word	0x00000375
 110:	00000377 	.word	0x00000377
 114:	00000379 	.word	0x00000379
 118:	0000037b 	.word	0x0000037b
 11c:	0000037d 	.word	0x0000037d
 120:	0000037f 	.word	0x0000037f
 124:	00000381 	.word	0x00000381
 128:	00000383 	.word	0x00000383
 12c:	00000385 	.word	0x00000385
 130:	00000387 	.word	0x00000387
 134:	00000389 	.word	0x00000389
 138:	0000038b 	.word	0x0000038b
 13c:	0000038d 	.word	0x0000038d
 140:	0000038f 	.word	0x0000038f
 144:	00000391 	.word	0x00000391
 148:	00000393 	.word	0x00000393
 14c:	00000395 	.word	0x00000395
 150:	00000397 	.word	0x00000397
 154:	00000399 	.word	0x00000399
 158:	0000039b 	.word	0x0000039b
 15c:	0000039d 	.word	0x0000039d
 160:	0000039f 	.word	0x0000039f
 164:	000003a1 	.word	0x000003a1
 168:	000003a3 	.word	0x000003a3
 16c:	000003a5 	.word	0x000003a5
 170:	000003a7 	.word	0x000003a7
 174:	000003a9 	.word	0x000003a9
 178:	000003ab 	.word	0x000003ab
 17c:	000003ad 	.word	0x000003ad
 180:	000003af 	.word	0x000003af
 184:	000003b1 	.word	0x000003b1
 188:	000003b3 	.word	0x000003b3
 18c:	000003b5 	.word	0x000003b5
 190:	000003b7 	.word	0x000003b7
 194:	000003b9 	.word	0x000003b9
 198:	000003bb 	.word	0x000003bb
 19c:	000003bd 	.word	0x000003bd
 1a0:	000003bf 	.word	0x000003bf
 1a4:	000003c1 	.word	0x000003c1
 1a8:	000003c3 	.word	0x000003c3
 1ac:	000003c5 	.word	0x000003c5
 1b0:	000003c7 	.word	0x000003c7
 1b4:	000003c9 	.word	0x000003c9
 1b8:	000003cb 	.word	0x000003cb
 1bc:	000003cd 	.word	0x000003cd
 1c0:	000003cf 	.word	0x000003cf
 1c4:	000003d1 	.word	0x000003d1
 1c8:	000003d3 	.word	0x000003d3
 1cc:	000003d5 	.word	0x000003d5
 1d0:	000003d7 	.word	0x000003d7
 1d4:	000003d9 	.word	0x000003d9
 1d8:	000003db 	.word	0x000003db
 1dc:	000003dd 	.word	0x000003dd
 1e0:	000003df 	.word	0x000003df
 1e4:	000003e1 	.word	0x000003e1
 1e8:	000003e3 	.word	0x000003e3
 1ec:	000003e5 	.word	0x000003e5
 1f0:	000003e7 	.word	0x000003e7
 1f4:	000003e9 	.word	0x000003e9
 1f8:	000003eb 	.word	0x000003eb
 1fc:	000003ed 	.word	0x000003ed
 200:	000003ef 	.word	0x000003ef
 204:	000003f1 	.word	0x000003f1
 208:	000003f3 	.word	0x000003f3
 20c:	000003f5 	.word	0x000003f5
 210:	000003f7 	.word	0x000003f7
 214:	000003f9 	.word	0x000003f9
 218:	00008141 	.word	0x00008141
 21c:	00008169 	.word	0x00008169
 220:	00008191 	.word	0x00008191
 224:	000081b9 	.word	0x000081b9
 228:	000081e1 	.word	0x000081e1
 22c:	00008209 	.word	0x00008209
 230:	00008231 	.word	0x00008231
 234:	00008259 	.word	0x00008259
 238:	00008281 	.word	0x00008281
 23c:	000082a9 	.word	0x000082a9
 240:	000082d1 	.word	0x000082d1
 244:	000082f9 	.word	0x000082f9
 248:	00008321 	.word	0x00008321
 24c:	00008349 	.word	0x00008349
 250:	00008371 	.word	0x00008371
 254:	00008399 	.word	0x00008399
 258:	000083c1 	.word	0x000083c1
 25c:	000083e9 	.word	0x000083e9
 260:	00008411 	.word	0x00008411
 264:	00008439 	.word	0x00008439
 268:	00008461 	.word	0x00008461
 26c:	00008489 	.word	0x00008489
 270:	000084b1 	.word	0x000084b1
 274:	000084d9 	.word	0x000084d9
 278:	00008501 	.word	0x00008501
 27c:	00008529 	.word	0x00008529
 280:	00008551 	.word	0x00008551
 284:	00008579 	.word	0x00008579
 288:	000085a1 	.word	0x000085a1
 28c:	000085c9 	.word	0x000085c9
 290:	000085f1 	.word	0x000085f1
 294:	00008619 	.word	0x00008619

00000298 <Reset_Handler>:
 298:	4868      	ldr	r0, [pc, #416]	; (43c <ACE_ADC2_FifoEmpty_IRQHandler+0x44>)
 29a:	4780      	blx	r0
 29c:	4868      	ldr	r0, [pc, #416]	; (440 <ACE_ADC2_FifoEmpty_IRQHandler+0x48>)
 29e:	2800      	cmp	r0, #0
 2a0:	d10b      	bne.n	2ba <copy_data>
 2a2:	4868      	ldr	r0, [pc, #416]	; (444 <ACE_ADC2_FifoEmpty_IRQHandler+0x4c>)
 2a4:	4968      	ldr	r1, [pc, #416]	; (448 <ACE_ADC2_FifoEmpty_IRQHandler+0x50>)
 2a6:	4a69      	ldr	r2, [pc, #420]	; (44c <ACE_ADC2_FifoEmpty_IRQHandler+0x54>)
 2a8:	4288      	cmp	r0, r1
 2aa:	d006      	beq.n	2ba <copy_data>

000002ac <copy_code_loop>:
 2ac:	4291      	cmp	r1, r2
 2ae:	bf1c      	itt	ne
 2b0:	f850 3b04 	ldrne.w	r3, [r0], #4
 2b4:	f841 3b04 	strne.w	r3, [r1], #4
 2b8:	d1f8      	bne.n	2ac <copy_code_loop>

000002ba <copy_data>:
 2ba:	4865      	ldr	r0, [pc, #404]	; (450 <ACE_ADC2_FifoEmpty_IRQHandler+0x58>)
 2bc:	4965      	ldr	r1, [pc, #404]	; (454 <ACE_ADC2_FifoEmpty_IRQHandler+0x5c>)
 2be:	4a66      	ldr	r2, [pc, #408]	; (458 <ACE_ADC2_FifoEmpty_IRQHandler+0x60>)
 2c0:	4288      	cmp	r0, r1
 2c2:	d006      	beq.n	2d2 <clear_bss>

000002c4 <copy_data_loop>:
 2c4:	4291      	cmp	r1, r2
 2c6:	bf1c      	itt	ne
 2c8:	f850 3b04 	ldrne.w	r3, [r0], #4
 2cc:	f841 3b04 	strne.w	r3, [r1], #4
 2d0:	d1f8      	bne.n	2c4 <copy_data_loop>

000002d2 <clear_bss>:
 2d2:	4862      	ldr	r0, [pc, #392]	; (45c <ACE_ADC2_FifoEmpty_IRQHandler+0x64>)
 2d4:	4962      	ldr	r1, [pc, #392]	; (460 <ACE_ADC2_FifoEmpty_IRQHandler+0x68>)
 2d6:	4a63      	ldr	r2, [pc, #396]	; (464 <ACE_ADC2_FifoEmpty_IRQHandler+0x6c>)

000002d8 <clear_bss_loop>:
 2d8:	4291      	cmp	r1, r2
 2da:	bf18      	it	ne
 2dc:	f841 0b04 	strne.w	r0, [r1], #4
 2e0:	d1fa      	bne.n	2d8 <clear_bss_loop>
	...

000002f0 <call_glob_ctor>:
 2f0:	f8df 0174 	ldr.w	r0, [pc, #372]	; 468 <ACE_ADC2_FifoEmpty_IRQHandler+0x70>
 2f4:	f20f 0e03 	addw	lr, pc, #3
 2f8:	4700      	bx	r0

000002fa <branch_to_main>:
 2fa:	f04f 0000 	mov.w	r0, #0
 2fe:	f04f 0100 	mov.w	r1, #0
 302:	f8df f168 	ldr.w	pc, [pc, #360]	; 46c <ACE_ADC2_FifoEmpty_IRQHandler+0x74>

00000306 <ExitLoop>:
 306:	e7fe      	b.n	306 <ExitLoop>

00000308 <NMI_Handler>:
 308:	e7fe      	b.n	308 <NMI_Handler>

0000030a <HardFault_Handler>:
 30a:	e7fe      	b.n	30a <HardFault_Handler>

0000030c <MemManage_Handler>:
 30c:	e7fe      	b.n	30c <MemManage_Handler>

0000030e <BusFault_Handler>:
 30e:	e7fe      	b.n	30e <BusFault_Handler>

00000310 <UsageFault_Handler>:
 310:	e7fe      	b.n	310 <UsageFault_Handler>
 312:	e7fe      	b.n	312 <UsageFault_Handler+0x2>

00000314 <DebugMon_Handler>:
 314:	e7fe      	b.n	314 <DebugMon_Handler>
 316:	e7fe      	b.n	316 <DebugMon_Handler+0x2>
 318:	e7fe      	b.n	318 <DebugMon_Handler+0x4>

0000031a <WdogWakeup_IRQHandler>:
 31a:	e7fe      	b.n	31a <WdogWakeup_IRQHandler>
 31c:	e7fe      	b.n	31c <WdogWakeup_IRQHandler+0x2>

0000031e <BrownOut_3_3V_IRQHandler>:
 31e:	e7fe      	b.n	31e <BrownOut_3_3V_IRQHandler>

00000320 <RTC_Match_IRQHandler>:
 320:	e7fe      	b.n	320 <RTC_Match_IRQHandler>

00000322 <RTCIF_Pub_IRQHandler>:
 322:	e7fe      	b.n	322 <RTCIF_Pub_IRQHandler>
 324:	e7fe      	b.n	324 <RTCIF_Pub_IRQHandler+0x2>

00000326 <IAP_IRQHandler>:
 326:	e7fe      	b.n	326 <IAP_IRQHandler>

00000328 <ENVM0_IRQHandler>:
 328:	e7fe      	b.n	328 <ENVM0_IRQHandler>

0000032a <ENVM1_IRQHandler>:
 32a:	e7fe      	b.n	32a <ENVM1_IRQHandler>

0000032c <DMA_IRQHandler>:
 32c:	e7fe      	b.n	32c <DMA_IRQHandler>
 32e:	e7fe      	b.n	32e <DMA_IRQHandler+0x2>
 330:	e7fe      	b.n	330 <DMA_IRQHandler+0x4>

00000332 <SPI0_IRQHandler>:
 332:	e7fe      	b.n	332 <SPI0_IRQHandler>

00000334 <SPI1_IRQHandler>:
 334:	e7fe      	b.n	334 <SPI1_IRQHandler>
 336:	e7fe      	b.n	336 <SPI1_IRQHandler+0x2>

00000338 <I2C0_SMBAlert_IRQHandler>:
 338:	e7fe      	b.n	338 <I2C0_SMBAlert_IRQHandler>

0000033a <I2C0_SMBus_IRQHandler>:
 33a:	e7fe      	b.n	33a <I2C0_SMBus_IRQHandler>
 33c:	e7fe      	b.n	33c <I2C0_SMBus_IRQHandler+0x2>

0000033e <I2C1_SMBAlert_IRQHandler>:
 33e:	e7fe      	b.n	33e <I2C1_SMBAlert_IRQHandler>

00000340 <I2C1_SMBus_IRQHandler>:
 340:	e7fe      	b.n	340 <I2C1_SMBus_IRQHandler>

00000342 <Timer1_IRQHandler>:
 342:	e7fe      	b.n	342 <Timer1_IRQHandler>

00000344 <Timer2_IRQHandler>:
 344:	e7fe      	b.n	344 <Timer2_IRQHandler>

00000346 <PLL_Lock_IRQHandler>:
 346:	e7fe      	b.n	346 <PLL_Lock_IRQHandler>

00000348 <PLL_LockLost_IRQHandler>:
 348:	e7fe      	b.n	348 <PLL_LockLost_IRQHandler>

0000034a <CommError_IRQHandler>:
 34a:	e7fe      	b.n	34a <CommError_IRQHandler>

0000034c <Fabric_IRQHandler>:
 34c:	e7fe      	b.n	34c <Fabric_IRQHandler>

0000034e <GPIO0_IRQHandler>:
 34e:	e7fe      	b.n	34e <GPIO0_IRQHandler>

00000350 <GPIO1_IRQHandler>:
 350:	e7fe      	b.n	350 <GPIO1_IRQHandler>

00000352 <GPIO2_IRQHandler>:
 352:	e7fe      	b.n	352 <GPIO2_IRQHandler>

00000354 <GPIO3_IRQHandler>:
 354:	e7fe      	b.n	354 <GPIO3_IRQHandler>

00000356 <GPIO4_IRQHandler>:
 356:	e7fe      	b.n	356 <GPIO4_IRQHandler>

00000358 <GPIO5_IRQHandler>:
 358:	e7fe      	b.n	358 <GPIO5_IRQHandler>

0000035a <GPIO6_IRQHandler>:
 35a:	e7fe      	b.n	35a <GPIO6_IRQHandler>

0000035c <GPIO7_IRQHandler>:
 35c:	e7fe      	b.n	35c <GPIO7_IRQHandler>
 35e:	e7fe      	b.n	35e <GPIO7_IRQHandler+0x2>

00000360 <GPIO9_IRQHandler>:
 360:	e7fe      	b.n	360 <GPIO9_IRQHandler>

00000362 <GPIO10_IRQHandler>:
 362:	e7fe      	b.n	362 <GPIO10_IRQHandler>

00000364 <GPIO11_IRQHandler>:
 364:	e7fe      	b.n	364 <GPIO11_IRQHandler>

00000366 <GPIO12_IRQHandler>:
 366:	e7fe      	b.n	366 <GPIO12_IRQHandler>

00000368 <GPIO13_IRQHandler>:
 368:	e7fe      	b.n	368 <GPIO13_IRQHandler>

0000036a <GPIO14_IRQHandler>:
 36a:	e7fe      	b.n	36a <GPIO14_IRQHandler>

0000036c <GPIO15_IRQHandler>:
 36c:	e7fe      	b.n	36c <GPIO15_IRQHandler>

0000036e <GPIO16_IRQHandler>:
 36e:	e7fe      	b.n	36e <GPIO16_IRQHandler>

00000370 <GPIO17_IRQHandler>:
 370:	e7fe      	b.n	370 <GPIO17_IRQHandler>

00000372 <GPIO18_IRQHandler>:
 372:	e7fe      	b.n	372 <GPIO18_IRQHandler>

00000374 <GPIO19_IRQHandler>:
 374:	e7fe      	b.n	374 <GPIO19_IRQHandler>

00000376 <GPIO20_IRQHandler>:
 376:	e7fe      	b.n	376 <GPIO20_IRQHandler>

00000378 <GPIO21_IRQHandler>:
 378:	e7fe      	b.n	378 <GPIO21_IRQHandler>

0000037a <GPIO22_IRQHandler>:
 37a:	e7fe      	b.n	37a <GPIO22_IRQHandler>

0000037c <GPIO23_IRQHandler>:
 37c:	e7fe      	b.n	37c <GPIO23_IRQHandler>

0000037e <GPIO24_IRQHandler>:
 37e:	e7fe      	b.n	37e <GPIO24_IRQHandler>

00000380 <GPIO25_IRQHandler>:
 380:	e7fe      	b.n	380 <GPIO25_IRQHandler>

00000382 <GPIO26_IRQHandler>:
 382:	e7fe      	b.n	382 <GPIO26_IRQHandler>

00000384 <GPIO27_IRQHandler>:
 384:	e7fe      	b.n	384 <GPIO27_IRQHandler>

00000386 <GPIO28_IRQHandler>:
 386:	e7fe      	b.n	386 <GPIO28_IRQHandler>

00000388 <GPIO29_IRQHandler>:
 388:	e7fe      	b.n	388 <GPIO29_IRQHandler>

0000038a <GPIO30_IRQHandler>:
 38a:	e7fe      	b.n	38a <GPIO30_IRQHandler>

0000038c <GPIO31_IRQHandler>:
 38c:	e7fe      	b.n	38c <GPIO31_IRQHandler>

0000038e <ACE_PC0_Flag0_IRQHandler>:
 38e:	e7fe      	b.n	38e <ACE_PC0_Flag0_IRQHandler>

00000390 <ACE_PC0_Flag1_IRQHandler>:
 390:	e7fe      	b.n	390 <ACE_PC0_Flag1_IRQHandler>

00000392 <ACE_PC0_Flag2_IRQHandler>:
 392:	e7fe      	b.n	392 <ACE_PC0_Flag2_IRQHandler>

00000394 <ACE_PC0_Flag3_IRQHandler>:
 394:	e7fe      	b.n	394 <ACE_PC0_Flag3_IRQHandler>

00000396 <ACE_PC1_Flag0_IRQHandler>:
 396:	e7fe      	b.n	396 <ACE_PC1_Flag0_IRQHandler>

00000398 <ACE_PC1_Flag1_IRQHandler>:
 398:	e7fe      	b.n	398 <ACE_PC1_Flag1_IRQHandler>

0000039a <ACE_PC1_Flag2_IRQHandler>:
 39a:	e7fe      	b.n	39a <ACE_PC1_Flag2_IRQHandler>

0000039c <ACE_PC1_Flag3_IRQHandler>:
 39c:	e7fe      	b.n	39c <ACE_PC1_Flag3_IRQHandler>

0000039e <ACE_PC2_Flag0_IRQHandler>:
 39e:	e7fe      	b.n	39e <ACE_PC2_Flag0_IRQHandler>

000003a0 <ACE_PC2_Flag1_IRQHandler>:
 3a0:	e7fe      	b.n	3a0 <ACE_PC2_Flag1_IRQHandler>

000003a2 <ACE_PC2_Flag2_IRQHandler>:
 3a2:	e7fe      	b.n	3a2 <ACE_PC2_Flag2_IRQHandler>

000003a4 <ACE_PC2_Flag3_IRQHandler>:
 3a4:	e7fe      	b.n	3a4 <ACE_PC2_Flag3_IRQHandler>

000003a6 <ACE_ADC0_DataValid_IRQHandler>:
 3a6:	e7fe      	b.n	3a6 <ACE_ADC0_DataValid_IRQHandler>

000003a8 <ACE_ADC1_DataValid_IRQHandler>:
 3a8:	e7fe      	b.n	3a8 <ACE_ADC1_DataValid_IRQHandler>

000003aa <ACE_ADC2_DataValid_IRQHandler>:
 3aa:	e7fe      	b.n	3aa <ACE_ADC2_DataValid_IRQHandler>

000003ac <ACE_ADC0_CalDone_IRQHandler>:
 3ac:	e7fe      	b.n	3ac <ACE_ADC0_CalDone_IRQHandler>

000003ae <ACE_ADC1_CalDone_IRQHandler>:
 3ae:	e7fe      	b.n	3ae <ACE_ADC1_CalDone_IRQHandler>

000003b0 <ACE_ADC2_CalDone_IRQHandler>:
 3b0:	e7fe      	b.n	3b0 <ACE_ADC2_CalDone_IRQHandler>

000003b2 <ACE_ADC0_CalStart_IRQHandler>:
 3b2:	e7fe      	b.n	3b2 <ACE_ADC0_CalStart_IRQHandler>

000003b4 <ACE_ADC1_CalStart_IRQHandler>:
 3b4:	e7fe      	b.n	3b4 <ACE_ADC1_CalStart_IRQHandler>

000003b6 <ACE_ADC2_CalStart_IRQHandler>:
 3b6:	e7fe      	b.n	3b6 <ACE_ADC2_CalStart_IRQHandler>

000003b8 <ACE_Comp0_Fall_IRQHandler>:
 3b8:	e7fe      	b.n	3b8 <ACE_Comp0_Fall_IRQHandler>

000003ba <ACE_Comp1_Fall_IRQHandler>:
 3ba:	e7fe      	b.n	3ba <ACE_Comp1_Fall_IRQHandler>

000003bc <ACE_Comp2_Fall_IRQHandler>:
 3bc:	e7fe      	b.n	3bc <ACE_Comp2_Fall_IRQHandler>

000003be <ACE_Comp3_Fall_IRQHandler>:
 3be:	e7fe      	b.n	3be <ACE_Comp3_Fall_IRQHandler>

000003c0 <ACE_Comp4_Fall_IRQHandler>:
 3c0:	e7fe      	b.n	3c0 <ACE_Comp4_Fall_IRQHandler>

000003c2 <ACE_Comp5_Fall_IRQHandler>:
 3c2:	e7fe      	b.n	3c2 <ACE_Comp5_Fall_IRQHandler>

000003c4 <ACE_Comp6_Fall_IRQHandler>:
 3c4:	e7fe      	b.n	3c4 <ACE_Comp6_Fall_IRQHandler>

000003c6 <ACE_Comp7_Fall_IRQHandler>:
 3c6:	e7fe      	b.n	3c6 <ACE_Comp7_Fall_IRQHandler>

000003c8 <ACE_Comp8_Fall_IRQHandler>:
 3c8:	e7fe      	b.n	3c8 <ACE_Comp8_Fall_IRQHandler>

000003ca <ACE_Comp9_Fall_IRQHandler>:
 3ca:	e7fe      	b.n	3ca <ACE_Comp9_Fall_IRQHandler>

000003cc <ACE_Comp10_Fall_IRQHandler>:
 3cc:	e7fe      	b.n	3cc <ACE_Comp10_Fall_IRQHandler>

000003ce <ACE_Comp11_Fall_IRQHandler>:
 3ce:	e7fe      	b.n	3ce <ACE_Comp11_Fall_IRQHandler>

000003d0 <ACE_Comp0_Rise_IRQHandler>:
 3d0:	e7fe      	b.n	3d0 <ACE_Comp0_Rise_IRQHandler>

000003d2 <ACE_Comp1_Rise_IRQHandler>:
 3d2:	e7fe      	b.n	3d2 <ACE_Comp1_Rise_IRQHandler>

000003d4 <ACE_Comp2_Rise_IRQHandler>:
 3d4:	e7fe      	b.n	3d4 <ACE_Comp2_Rise_IRQHandler>

000003d6 <ACE_Comp3_Rise_IRQHandler>:
 3d6:	e7fe      	b.n	3d6 <ACE_Comp3_Rise_IRQHandler>

000003d8 <ACE_Comp4_Rise_IRQHandler>:
 3d8:	e7fe      	b.n	3d8 <ACE_Comp4_Rise_IRQHandler>

000003da <ACE_Comp5_Rise_IRQHandler>:
 3da:	e7fe      	b.n	3da <ACE_Comp5_Rise_IRQHandler>

000003dc <ACE_Comp6_Rise_IRQHandler>:
 3dc:	e7fe      	b.n	3dc <ACE_Comp6_Rise_IRQHandler>

000003de <ACE_Comp7_Rise_IRQHandler>:
 3de:	e7fe      	b.n	3de <ACE_Comp7_Rise_IRQHandler>

000003e0 <ACE_Comp8_Rise_IRQHandler>:
 3e0:	e7fe      	b.n	3e0 <ACE_Comp8_Rise_IRQHandler>

000003e2 <ACE_Comp9_Rise_IRQHandler>:
 3e2:	e7fe      	b.n	3e2 <ACE_Comp9_Rise_IRQHandler>

000003e4 <ACE_Comp10_Rise_IRQHandler>:
 3e4:	e7fe      	b.n	3e4 <ACE_Comp10_Rise_IRQHandler>

000003e6 <ACE_Comp11_Rise_IRQHandler>:
 3e6:	e7fe      	b.n	3e6 <ACE_Comp11_Rise_IRQHandler>

000003e8 <ACE_ADC0_FifoFull_IRQHandler>:
 3e8:	e7fe      	b.n	3e8 <ACE_ADC0_FifoFull_IRQHandler>

000003ea <ACE_ADC0_FifoAFull_IRQHandler>:
 3ea:	e7fe      	b.n	3ea <ACE_ADC0_FifoAFull_IRQHandler>

000003ec <ACE_ADC0_FifoEmpty_IRQHandler>:
 3ec:	e7fe      	b.n	3ec <ACE_ADC0_FifoEmpty_IRQHandler>

000003ee <ACE_ADC1_FifoFull_IRQHandler>:
 3ee:	e7fe      	b.n	3ee <ACE_ADC1_FifoFull_IRQHandler>

000003f0 <ACE_ADC1_FifoAFull_IRQHandler>:
 3f0:	e7fe      	b.n	3f0 <ACE_ADC1_FifoAFull_IRQHandler>

000003f2 <ACE_ADC1_FifoEmpty_IRQHandler>:
 3f2:	e7fe      	b.n	3f2 <ACE_ADC1_FifoEmpty_IRQHandler>

000003f4 <ACE_ADC2_FifoFull_IRQHandler>:
 3f4:	e7fe      	b.n	3f4 <ACE_ADC2_FifoFull_IRQHandler>

000003f6 <ACE_ADC2_FifoAFull_IRQHandler>:
 3f6:	e7fe      	b.n	3f6 <ACE_ADC2_FifoAFull_IRQHandler>

000003f8 <ACE_ADC2_FifoEmpty_IRQHandler>:
 3f8:	e7fe      	b.n	3f8 <ACE_ADC2_FifoEmpty_IRQHandler>
 3fa:	e7fe      	b.n	3fa <ACE_ADC2_FifoEmpty_IRQHandler+0x2>
 3fc:	e7fe      	b.n	3fc <ACE_ADC2_FifoEmpty_IRQHandler+0x4>
 3fe:	e7fe      	b.n	3fe <ACE_ADC2_FifoEmpty_IRQHandler+0x6>
 400:	e7fe      	b.n	400 <ACE_ADC2_FifoEmpty_IRQHandler+0x8>
 402:	e7fe      	b.n	402 <ACE_ADC2_FifoEmpty_IRQHandler+0xa>
 404:	e7fe      	b.n	404 <ACE_ADC2_FifoEmpty_IRQHandler+0xc>
 406:	e7fe      	b.n	406 <ACE_ADC2_FifoEmpty_IRQHandler+0xe>
 408:	e7fe      	b.n	408 <ACE_ADC2_FifoEmpty_IRQHandler+0x10>
 40a:	e7fe      	b.n	40a <ACE_ADC2_FifoEmpty_IRQHandler+0x12>
 40c:	e7fe      	b.n	40c <ACE_ADC2_FifoEmpty_IRQHandler+0x14>
 40e:	e7fe      	b.n	40e <ACE_ADC2_FifoEmpty_IRQHandler+0x16>
 410:	e7fe      	b.n	410 <ACE_ADC2_FifoEmpty_IRQHandler+0x18>
 412:	e7fe      	b.n	412 <ACE_ADC2_FifoEmpty_IRQHandler+0x1a>
 414:	e7fe      	b.n	414 <ACE_ADC2_FifoEmpty_IRQHandler+0x1c>
 416:	e7fe      	b.n	416 <ACE_ADC2_FifoEmpty_IRQHandler+0x1e>
 418:	e7fe      	b.n	418 <ACE_ADC2_FifoEmpty_IRQHandler+0x20>
 41a:	e7fe      	b.n	41a <ACE_ADC2_FifoEmpty_IRQHandler+0x22>
 41c:	e7fe      	b.n	41c <ACE_ADC2_FifoEmpty_IRQHandler+0x24>
 41e:	e7fe      	b.n	41e <ACE_ADC2_FifoEmpty_IRQHandler+0x26>
 420:	e7fe      	b.n	420 <ACE_ADC2_FifoEmpty_IRQHandler+0x28>
 422:	e7fe      	b.n	422 <ACE_ADC2_FifoEmpty_IRQHandler+0x2a>
 424:	e7fe      	b.n	424 <ACE_ADC2_FifoEmpty_IRQHandler+0x2c>
 426:	e7fe      	b.n	426 <ACE_ADC2_FifoEmpty_IRQHandler+0x2e>
 428:	e7fe      	b.n	428 <ACE_ADC2_FifoEmpty_IRQHandler+0x30>
 42a:	e7fe      	b.n	42a <ACE_ADC2_FifoEmpty_IRQHandler+0x32>
 42c:	e7fe      	b.n	42c <ACE_ADC2_FifoEmpty_IRQHandler+0x34>
 42e:	e7fe      	b.n	42e <ACE_ADC2_FifoEmpty_IRQHandler+0x36>
 430:	e7fe      	b.n	430 <ACE_ADC2_FifoEmpty_IRQHandler+0x38>
 432:	e7fe      	b.n	432 <ACE_ADC2_FifoEmpty_IRQHandler+0x3a>
 434:	e7fe      	b.n	434 <ACE_ADC2_FifoEmpty_IRQHandler+0x3c>
 436:	e7fe      	b.n	436 <ACE_ADC2_FifoEmpty_IRQHandler+0x3e>
 438:	e7fe      	b.n	438 <ACE_ADC2_FifoEmpty_IRQHandler+0x40>
 43a:	0000      	.short	0x0000
 43c:	0000a4b1 	.word	0x0000a4b1
 440:	00000001 	.word	0x00000001
 444:	60000470 	.word	0x60000470
 448:	00000470 	.word	0x00000470
 44c:	0001e734 	.word	0x0001e734
 450:	6001e734 	.word	0x6001e734
 454:	20000000 	.word	0x20000000
 458:	200001c0 	.word	0x200001c0
 45c:	00000000 	.word	0x00000000
 460:	200001c0 	.word	0x200001c0
 464:	2000c840 	.word	0x2000c840
 468:	00014791 	.word	0x00014791
 46c:	00000909 	.word	0x00000909

Disassembly of section .text:

00000470 <__do_global_dtors_aux>:
     470:	f240 13c0 	movw	r3, #448	; 0x1c0
     474:	f2c2 0300 	movt	r3, #8192	; 0x2000
     478:	781a      	ldrb	r2, [r3, #0]
     47a:	b90a      	cbnz	r2, 480 <__do_global_dtors_aux+0x10>
     47c:	2001      	movs	r0, #1
     47e:	7018      	strb	r0, [r3, #0]
     480:	4770      	bx	lr
     482:	bf00      	nop

00000484 <frame_dummy>:
     484:	f240 0000 	movw	r0, #0
     488:	f2c2 0000 	movt	r0, #8192	; 0x2000
     48c:	b508      	push	{r3, lr}
     48e:	6803      	ldr	r3, [r0, #0]
     490:	b12b      	cbz	r3, 49e <frame_dummy+0x1a>
     492:	f240 0300 	movw	r3, #0
     496:	f2c0 0300 	movt	r3, #0
     49a:	b103      	cbz	r3, 49e <frame_dummy+0x1a>
     49c:	4798      	blx	r3
     49e:	bd08      	pop	{r3, pc}

000004a0 <MSS_GPIO_set_outputs>:
static __INLINE void
MSS_GPIO_set_outputs
(
   uint32_t value
)
{
     4a0:	b480      	push	{r7}
     4a2:	b083      	sub	sp, #12
     4a4:	af00      	add	r7, sp, #0
     4a6:	6078      	str	r0, [r7, #4]
    GPIO->GPIO_OUT = value;
     4a8:	f243 0300 	movw	r3, #12288	; 0x3000
     4ac:	f2c4 0301 	movt	r3, #16385	; 0x4001
     4b0:	687a      	ldr	r2, [r7, #4]
     4b2:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
}
     4b6:	f107 070c 	add.w	r7, r7, #12
     4ba:	46bd      	mov	sp, r7
     4bc:	bc80      	pop	{r7}
     4be:	4770      	bx	lr

000004c0 <vParTestInitialise>:
static volatile unsigned long ulGPIOState = 0UL;

/*-----------------------------------------------------------*/

void vParTestInitialise( void )
{
     4c0:	b580      	push	{r7, lr}
     4c2:	b082      	sub	sp, #8
     4c4:	af00      	add	r7, sp, #0
long x;

	/* Initialise the GPIO */
	MSS_GPIO_init();
     4c6:	f003 ff51 	bl	436c <MSS_GPIO_init>

	/* Set up GPIO for the LEDs. */
	for( x = 0; x < partstMAX_LEDS; x++ )
     4ca:	f04f 0300 	mov.w	r3, #0
     4ce:	607b      	str	r3, [r7, #4]
     4d0:	e00a      	b.n	4e8 <vParTestInitialise+0x28>
	{
		MSS_GPIO_config( ( mss_gpio_id_t ) x , MSS_GPIO_OUTPUT_MODE );
     4d2:	687b      	ldr	r3, [r7, #4]
     4d4:	b2db      	uxtb	r3, r3
     4d6:	4618      	mov	r0, r3
     4d8:	f04f 0105 	mov.w	r1, #5
     4dc:	f003 ff7c 	bl	43d8 <MSS_GPIO_config>

	/* Initialise the GPIO */
	MSS_GPIO_init();

	/* Set up GPIO for the LEDs. */
	for( x = 0; x < partstMAX_LEDS; x++ )
     4e0:	687b      	ldr	r3, [r7, #4]
     4e2:	f103 0301 	add.w	r3, r3, #1
     4e6:	607b      	str	r3, [r7, #4]
     4e8:	687b      	ldr	r3, [r7, #4]
     4ea:	2b07      	cmp	r3, #7
     4ec:	ddf1      	ble.n	4d2 <vParTestInitialise+0x12>
	{
		MSS_GPIO_config( ( mss_gpio_id_t ) x , MSS_GPIO_OUTPUT_MODE );
	}

	/* All LEDs start off. */
	ulGPIOState = 0xffffffffUL;
     4ee:	f240 13c4 	movw	r3, #452	; 0x1c4
     4f2:	f2c2 0300 	movt	r3, #8192	; 0x2000
     4f6:	f04f 32ff 	mov.w	r2, #4294967295
     4fa:	601a      	str	r2, [r3, #0]
	MSS_GPIO_set_outputs( ulGPIOState );
     4fc:	f240 13c4 	movw	r3, #452	; 0x1c4
     500:	f2c2 0300 	movt	r3, #8192	; 0x2000
     504:	681b      	ldr	r3, [r3, #0]
     506:	4618      	mov	r0, r3
     508:	f7ff ffca 	bl	4a0 <MSS_GPIO_set_outputs>
}
     50c:	f107 0708 	add.w	r7, r7, #8
     510:	46bd      	mov	sp, r7
     512:	bd80      	pop	{r7, pc}

00000514 <vParTestSetLED>:
/*-----------------------------------------------------------*/

void vParTestSetLED( unsigned portBASE_TYPE uxLED, signed portBASE_TYPE xValue )
{
     514:	b580      	push	{r7, lr}
     516:	b082      	sub	sp, #8
     518:	af00      	add	r7, sp, #0
     51a:	6078      	str	r0, [r7, #4]
     51c:	6039      	str	r1, [r7, #0]
	if( uxLED < partstMAX_LEDS )
     51e:	687b      	ldr	r3, [r7, #4]
     520:	2b07      	cmp	r3, #7
     522:	d833      	bhi.n	58c <vParTestSetLED+0x78>
	{
		/* A critical section is used as the LEDs are also accessed from an
		interrupt. */
		taskENTER_CRITICAL();
     524:	f014 f808 	bl	14538 <vPortEnterCritical>
		{
			if( xValue == pdTRUE )
     528:	683b      	ldr	r3, [r7, #0]
     52a:	2b01      	cmp	r3, #1
     52c:	d113      	bne.n	556 <vParTestSetLED+0x42>
			{
				ulGPIOState &= ~( 1UL << uxLED );
     52e:	687b      	ldr	r3, [r7, #4]
     530:	f04f 0201 	mov.w	r2, #1
     534:	fa02 f303 	lsl.w	r3, r2, r3
     538:	ea6f 0203 	mvn.w	r2, r3
     53c:	f240 13c4 	movw	r3, #452	; 0x1c4
     540:	f2c2 0300 	movt	r3, #8192	; 0x2000
     544:	681b      	ldr	r3, [r3, #0]
     546:	ea02 0203 	and.w	r2, r2, r3
     54a:	f240 13c4 	movw	r3, #452	; 0x1c4
     54e:	f2c2 0300 	movt	r3, #8192	; 0x2000
     552:	601a      	str	r2, [r3, #0]
     554:	e010      	b.n	578 <vParTestSetLED+0x64>
			}
			else
			{
				ulGPIOState |= ( 1UL << uxLED );
     556:	687b      	ldr	r3, [r7, #4]
     558:	f04f 0201 	mov.w	r2, #1
     55c:	fa02 f203 	lsl.w	r2, r2, r3
     560:	f240 13c4 	movw	r3, #452	; 0x1c4
     564:	f2c2 0300 	movt	r3, #8192	; 0x2000
     568:	681b      	ldr	r3, [r3, #0]
     56a:	ea42 0203 	orr.w	r2, r2, r3
     56e:	f240 13c4 	movw	r3, #452	; 0x1c4
     572:	f2c2 0300 	movt	r3, #8192	; 0x2000
     576:	601a      	str	r2, [r3, #0]
			}
			
			MSS_GPIO_set_outputs( ulGPIOState );
     578:	f240 13c4 	movw	r3, #452	; 0x1c4
     57c:	f2c2 0300 	movt	r3, #8192	; 0x2000
     580:	681b      	ldr	r3, [r3, #0]
     582:	4618      	mov	r0, r3
     584:	f7ff ff8c 	bl	4a0 <MSS_GPIO_set_outputs>
		}
		taskEXIT_CRITICAL();
     588:	f014 f80e 	bl	145a8 <vPortExitCritical>
	}
}
     58c:	f107 0708 	add.w	r7, r7, #8
     590:	46bd      	mov	sp, r7
     592:	bd80      	pop	{r7, pc}

00000594 <vParTestSetLEDFromISR>:
/*-----------------------------------------------------------*/

void vParTestSetLEDFromISR( unsigned portBASE_TYPE uxLED, signed portBASE_TYPE xValue )
{
     594:	b580      	push	{r7, lr}
     596:	b086      	sub	sp, #24
     598:	af00      	add	r7, sp, #0
     59a:	6078      	str	r0, [r7, #4]
     59c:	6039      	str	r1, [r7, #0]

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
     59e:	f3ef 8211 	mrs	r2, BASEPRI
     5a2:	f04f 0328 	mov.w	r3, #40	; 0x28
     5a6:	f383 8811 	msr	BASEPRI, r3
     5aa:	f3bf 8f6f 	isb	sy
     5ae:	f3bf 8f4f 	dsb	sy
     5b2:	613a      	str	r2, [r7, #16]
     5b4:	60fb      	str	r3, [r7, #12]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
     5b6:	693b      	ldr	r3, [r7, #16]
unsigned portBASE_TYPE uxInterruptFlags;

	uxInterruptFlags = portSET_INTERRUPT_MASK_FROM_ISR();
     5b8:	60bb      	str	r3, [r7, #8]
	{
		if( uxLED < partstMAX_LEDS )
     5ba:	687b      	ldr	r3, [r7, #4]
     5bc:	2b07      	cmp	r3, #7
     5be:	d82f      	bhi.n	620 <vParTestSetLEDFromISR+0x8c>
		{
			if( xValue == pdTRUE )
     5c0:	683b      	ldr	r3, [r7, #0]
     5c2:	2b01      	cmp	r3, #1
     5c4:	d113      	bne.n	5ee <vParTestSetLEDFromISR+0x5a>
			{
				ulGPIOState &= ~( 1UL << uxLED );
     5c6:	687b      	ldr	r3, [r7, #4]
     5c8:	f04f 0201 	mov.w	r2, #1
     5cc:	fa02 f303 	lsl.w	r3, r2, r3
     5d0:	ea6f 0203 	mvn.w	r2, r3
     5d4:	f240 13c4 	movw	r3, #452	; 0x1c4
     5d8:	f2c2 0300 	movt	r3, #8192	; 0x2000
     5dc:	681b      	ldr	r3, [r3, #0]
     5de:	ea02 0203 	and.w	r2, r2, r3
     5e2:	f240 13c4 	movw	r3, #452	; 0x1c4
     5e6:	f2c2 0300 	movt	r3, #8192	; 0x2000
     5ea:	601a      	str	r2, [r3, #0]
     5ec:	e010      	b.n	610 <vParTestSetLEDFromISR+0x7c>
			}
			else
			{
				ulGPIOState |= ( 1UL << uxLED );
     5ee:	687b      	ldr	r3, [r7, #4]
     5f0:	f04f 0201 	mov.w	r2, #1
     5f4:	fa02 f203 	lsl.w	r2, r2, r3
     5f8:	f240 13c4 	movw	r3, #452	; 0x1c4
     5fc:	f2c2 0300 	movt	r3, #8192	; 0x2000
     600:	681b      	ldr	r3, [r3, #0]
     602:	ea42 0203 	orr.w	r2, r2, r3
     606:	f240 13c4 	movw	r3, #452	; 0x1c4
     60a:	f2c2 0300 	movt	r3, #8192	; 0x2000
     60e:	601a      	str	r2, [r3, #0]
			}

			MSS_GPIO_set_outputs( ulGPIOState );
     610:	f240 13c4 	movw	r3, #452	; 0x1c4
     614:	f2c2 0300 	movt	r3, #8192	; 0x2000
     618:	681b      	ldr	r3, [r3, #0]
     61a:	4618      	mov	r0, r3
     61c:	f7ff ff40 	bl	4a0 <MSS_GPIO_set_outputs>
     620:	68bb      	ldr	r3, [r7, #8]
     622:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
     624:	697b      	ldr	r3, [r7, #20]
     626:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxInterruptFlags );
}
     62a:	f107 0718 	add.w	r7, r7, #24
     62e:	46bd      	mov	sp, r7
     630:	bd80      	pop	{r7, pc}
     632:	bf00      	nop

00000634 <vParTestToggleLED>:
/*-----------------------------------------------------------*/

void vParTestToggleLED( unsigned portBASE_TYPE uxLED )
{
     634:	b580      	push	{r7, lr}
     636:	b082      	sub	sp, #8
     638:	af00      	add	r7, sp, #0
     63a:	6078      	str	r0, [r7, #4]
	if( uxLED < partstMAX_LEDS )
     63c:	687b      	ldr	r3, [r7, #4]
     63e:	2b07      	cmp	r3, #7
     640:	d83d      	bhi.n	6be <vParTestToggleLED+0x8a>
	{
		/* A critical section is used as the LEDs are also accessed from an
		interrupt. */
		taskENTER_CRITICAL();
     642:	f013 ff79 	bl	14538 <vPortEnterCritical>
		{
			if( ( ulGPIOState & ( 1UL << uxLED ) ) != 0UL )
     646:	f240 13c4 	movw	r3, #452	; 0x1c4
     64a:	f2c2 0300 	movt	r3, #8192	; 0x2000
     64e:	681a      	ldr	r2, [r3, #0]
     650:	687b      	ldr	r3, [r7, #4]
     652:	fa22 f303 	lsr.w	r3, r2, r3
     656:	f003 0301 	and.w	r3, r3, #1
     65a:	b2db      	uxtb	r3, r3
     65c:	2b00      	cmp	r3, #0
     65e:	d013      	beq.n	688 <vParTestToggleLED+0x54>
			{
				ulGPIOState &= ~( 1UL << uxLED );
     660:	687b      	ldr	r3, [r7, #4]
     662:	f04f 0201 	mov.w	r2, #1
     666:	fa02 f303 	lsl.w	r3, r2, r3
     66a:	ea6f 0203 	mvn.w	r2, r3
     66e:	f240 13c4 	movw	r3, #452	; 0x1c4
     672:	f2c2 0300 	movt	r3, #8192	; 0x2000
     676:	681b      	ldr	r3, [r3, #0]
     678:	ea02 0203 	and.w	r2, r2, r3
     67c:	f240 13c4 	movw	r3, #452	; 0x1c4
     680:	f2c2 0300 	movt	r3, #8192	; 0x2000
     684:	601a      	str	r2, [r3, #0]
     686:	e010      	b.n	6aa <vParTestToggleLED+0x76>
			}
			else
			{
				ulGPIOState |= ( 1UL << uxLED );
     688:	687b      	ldr	r3, [r7, #4]
     68a:	f04f 0201 	mov.w	r2, #1
     68e:	fa02 f203 	lsl.w	r2, r2, r3
     692:	f240 13c4 	movw	r3, #452	; 0x1c4
     696:	f2c2 0300 	movt	r3, #8192	; 0x2000
     69a:	681b      	ldr	r3, [r3, #0]
     69c:	ea42 0203 	orr.w	r2, r2, r3
     6a0:	f240 13c4 	movw	r3, #452	; 0x1c4
     6a4:	f2c2 0300 	movt	r3, #8192	; 0x2000
     6a8:	601a      	str	r2, [r3, #0]
			}
			
			MSS_GPIO_set_outputs( ulGPIOState );
     6aa:	f240 13c4 	movw	r3, #452	; 0x1c4
     6ae:	f2c2 0300 	movt	r3, #8192	; 0x2000
     6b2:	681b      	ldr	r3, [r3, #0]
     6b4:	4618      	mov	r0, r3
     6b6:	f7ff fef3 	bl	4a0 <MSS_GPIO_set_outputs>
		}
		taskEXIT_CRITICAL();
     6ba:	f013 ff75 	bl	145a8 <vPortExitCritical>
	}
}
     6be:	f107 0708 	add.w	r7, r7, #8
     6c2:	46bd      	mov	sp, r7
     6c4:	bd80      	pop	{r7, pc}
     6c6:	bf00      	nop

000006c8 <lParTestGetLEDState>:
/*-----------------------------------------------------------*/

long lParTestGetLEDState( unsigned long ulLED )
{
     6c8:	b580      	push	{r7, lr}
     6ca:	b084      	sub	sp, #16
     6cc:	af00      	add	r7, sp, #0
     6ce:	6078      	str	r0, [r7, #4]
long lReturn = pdFALSE;
     6d0:	f04f 0300 	mov.w	r3, #0
     6d4:	60fb      	str	r3, [r7, #12]

	if( ulLED < partstMAX_LEDS )
     6d6:	687b      	ldr	r3, [r7, #4]
     6d8:	2b07      	cmp	r3, #7
     6da:	d812      	bhi.n	702 <lParTestGetLEDState+0x3a>
	{
		taskENTER_CRITICAL();
     6dc:	f013 ff2c 	bl	14538 <vPortEnterCritical>
		{
			if( ( ulGPIOState & ( 1UL << ulLED ) ) == 0UL )
     6e0:	f240 13c4 	movw	r3, #452	; 0x1c4
     6e4:	f2c2 0300 	movt	r3, #8192	; 0x2000
     6e8:	681a      	ldr	r2, [r3, #0]
     6ea:	687b      	ldr	r3, [r7, #4]
     6ec:	fa22 f303 	lsr.w	r3, r2, r3
     6f0:	f003 0301 	and.w	r3, r3, #1
     6f4:	2b00      	cmp	r3, #0
     6f6:	d102      	bne.n	6fe <lParTestGetLEDState+0x36>
			{
				lReturn = pdTRUE;
     6f8:	f04f 0301 	mov.w	r3, #1
     6fc:	60fb      	str	r3, [r7, #12]
			}
		}
		taskEXIT_CRITICAL();
     6fe:	f013 ff53 	bl	145a8 <vPortExitCritical>
	}

	return lReturn;
     702:	68fb      	ldr	r3, [r7, #12]
}
     704:	4618      	mov	r0, r3
     706:	f107 0710 	add.w	r7, r7, #16
     70a:	46bd      	mov	sp, r7
     70c:	bd80      	pop	{r7, pc}
     70e:	bf00      	nop

00000710 <NVIC_EnableIRQ>:
 *
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
     710:	b480      	push	{r7}
     712:	b083      	sub	sp, #12
     714:	af00      	add	r7, sp, #0
     716:	4603      	mov	r3, r0
     718:	80fb      	strh	r3, [r7, #6]
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
     71a:	f24e 1300 	movw	r3, #57600	; 0xe100
     71e:	f2ce 0300 	movt	r3, #57344	; 0xe000
     722:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
     726:	ea4f 1252 	mov.w	r2, r2, lsr #5
     72a:	88f9      	ldrh	r1, [r7, #6]
     72c:	f001 011f 	and.w	r1, r1, #31
     730:	f04f 0001 	mov.w	r0, #1
     734:	fa00 f101 	lsl.w	r1, r0, r1
     738:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
     73c:	f107 070c 	add.w	r7, r7, #12
     740:	46bd      	mov	sp, r7
     742:	bc80      	pop	{r7}
     744:	4770      	bx	lr
     746:	bf00      	nop

00000748 <NVIC_DisableIRQ>:
 * 
 * Disable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
     748:	b480      	push	{r7}
     74a:	b083      	sub	sp, #12
     74c:	af00      	add	r7, sp, #0
     74e:	4603      	mov	r3, r0
     750:	80fb      	strh	r3, [r7, #6]
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
     752:	f24e 1300 	movw	r3, #57600	; 0xe100
     756:	f2ce 0300 	movt	r3, #57344	; 0xe000
     75a:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
     75e:	ea4f 1252 	mov.w	r2, r2, lsr #5
     762:	88f9      	ldrh	r1, [r7, #6]
     764:	f001 011f 	and.w	r1, r1, #31
     768:	f04f 0001 	mov.w	r0, #1
     76c:	fa00 f101 	lsl.w	r1, r0, r1
     770:	f102 0220 	add.w	r2, r2, #32
     774:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
     778:	f107 070c 	add.w	r7, r7, #12
     77c:	46bd      	mov	sp, r7
     77e:	bc80      	pop	{r7}
     780:	4770      	bx	lr
     782:	bf00      	nop

00000784 <NVIC_ClearPendingIRQ>:
 *
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
     784:	b480      	push	{r7}
     786:	b083      	sub	sp, #12
     788:	af00      	add	r7, sp, #0
     78a:	4603      	mov	r3, r0
     78c:	80fb      	strh	r3, [r7, #6]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
     78e:	f24e 1300 	movw	r3, #57600	; 0xe100
     792:	f2ce 0300 	movt	r3, #57344	; 0xe000
     796:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
     79a:	ea4f 1252 	mov.w	r2, r2, lsr #5
     79e:	88f9      	ldrh	r1, [r7, #6]
     7a0:	f001 011f 	and.w	r1, r1, #31
     7a4:	f04f 0001 	mov.w	r0, #1
     7a8:	fa00 f101 	lsl.w	r1, r0, r1
     7ac:	f102 0260 	add.w	r2, r2, #96	; 0x60
     7b0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
     7b4:	f107 070c 	add.w	r7, r7, #12
     7b8:	46bd      	mov	sp, r7
     7ba:	bc80      	pop	{r7}
     7bc:	4770      	bx	lr
     7be:	bf00      	nop

000007c0 <NVIC_SetPriority>:
 * interrupt, or negative to specify an internal (core) interrupt.
 *
 * Note: The priority cannot be set for every core interrupt.
 */
static __INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
     7c0:	b480      	push	{r7}
     7c2:	b083      	sub	sp, #12
     7c4:	af00      	add	r7, sp, #0
     7c6:	4603      	mov	r3, r0
     7c8:	6039      	str	r1, [r7, #0]
     7ca:	80fb      	strh	r3, [r7, #6]
  if(IRQn < 0) {
     7cc:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
     7d0:	2b00      	cmp	r3, #0
     7d2:	da10      	bge.n	7f6 <NVIC_SetPriority+0x36>
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M3 System Interrupts */
     7d4:	f64e 5300 	movw	r3, #60672	; 0xed00
     7d8:	f2ce 0300 	movt	r3, #57344	; 0xe000
     7dc:	88fa      	ldrh	r2, [r7, #6]
     7de:	f002 020f 	and.w	r2, r2, #15
     7e2:	f1a2 0104 	sub.w	r1, r2, #4
     7e6:	683a      	ldr	r2, [r7, #0]
     7e8:	b2d2      	uxtb	r2, r2
     7ea:	ea4f 02c2 	mov.w	r2, r2, lsl #3
     7ee:	b2d2      	uxtb	r2, r2
     7f0:	440b      	add	r3, r1
     7f2:	761a      	strb	r2, [r3, #24]
     7f4:	e00d      	b.n	812 <NVIC_SetPriority+0x52>
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
     7f6:	f24e 1300 	movw	r3, #57600	; 0xe100
     7fa:	f2ce 0300 	movt	r3, #57344	; 0xe000
     7fe:	f9b7 1006 	ldrsh.w	r1, [r7, #6]
     802:	683a      	ldr	r2, [r7, #0]
     804:	b2d2      	uxtb	r2, r2
     806:	ea4f 02c2 	mov.w	r2, r2, lsl #3
     80a:	b2d2      	uxtb	r2, r2
     80c:	440b      	add	r3, r1
     80e:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
     812:	f107 070c 	add.w	r7, r7, #12
     816:	46bd      	mov	sp, r7
     818:	bc80      	pop	{r7}
     81a:	4770      	bx	lr

0000081c <MSS_TIM64_init>:
    one-shot mode. Allowed values for this parameter are:
        - MSS_TIMER_PERIODIC_MODE
        - MSS_TIMER_ONE_SHOT_MODE 
 */
static __INLINE void MSS_TIM64_init( mss_timer_mode_t mode )
{
     81c:	b580      	push	{r7, lr}
     81e:	b082      	sub	sp, #8
     820:	af00      	add	r7, sp, #0
     822:	4603      	mov	r3, r0
     824:	71fb      	strb	r3, [r7, #7]
    NVIC_DisableIRQ( Timer1_IRQn );         /* disable timer 1 interrupt within NVIC */
     826:	f04f 0014 	mov.w	r0, #20
     82a:	f7ff ff8d 	bl	748 <NVIC_DisableIRQ>
    NVIC_DisableIRQ( Timer2_IRQn );         /* disable timer 2 interrupt within NVIC */
     82e:	f04f 0015 	mov.w	r0, #21
     832:	f7ff ff89 	bl	748 <NVIC_DisableIRQ>
    
    SYSREG->SOFT_RST_CR &= ~SYSREG_TIMER_SOFTRESET_MASK; /* Take timer block out of reset */
     836:	f242 0300 	movw	r3, #8192	; 0x2000
     83a:	f2ce 0304 	movt	r3, #57348	; 0xe004
     83e:	f242 0200 	movw	r2, #8192	; 0x2000
     842:	f2ce 0204 	movt	r2, #57348	; 0xe004
     846:	6b12      	ldr	r2, [r2, #48]	; 0x30
     848:	f022 0240 	bic.w	r2, r2, #64	; 0x40
     84c:	631a      	str	r2, [r3, #48]	; 0x30
    
    TIMER->TIM64_MODE = 1U;                     /* switch to 64 bits mode */
     84e:	f245 0300 	movw	r3, #20480	; 0x5000
     852:	f2c4 0300 	movt	r3, #16384	; 0x4000
     856:	f04f 0201 	mov.w	r2, #1
     85a:	655a      	str	r2, [r3, #84]	; 0x54
    
    TIMER_BITBAND->TIM64ENABLE = 0U;            /* disable timer */
     85c:	f240 0300 	movw	r3, #0
     860:	f2c4 230a 	movt	r3, #16906	; 0x420a
     864:	f04f 0200 	mov.w	r2, #0
     868:	f8c3 2900 	str.w	r2, [r3, #2304]	; 0x900
    TIMER_BITBAND->TIM64INTEN = 0U;             /* disable interrupt */
     86c:	f240 0300 	movw	r3, #0
     870:	f2c4 230a 	movt	r3, #16906	; 0x420a
     874:	f04f 0200 	mov.w	r2, #0
     878:	f8c3 2908 	str.w	r2, [r3, #2312]	; 0x908
    TIMER_BITBAND->TIM64MODE = (uint32_t)mode;  /* set mode (continuous/one-shot) */
     87c:	f240 0300 	movw	r3, #0
     880:	f2c4 230a 	movt	r3, #16906	; 0x420a
     884:	79fa      	ldrb	r2, [r7, #7]
     886:	f8c3 2904 	str.w	r2, [r3, #2308]	; 0x904
    
    TIMER->TIM1_RIS = 1U;                   /* clear timer 1 interrupt */
     88a:	f245 0300 	movw	r3, #20480	; 0x5000
     88e:	f2c4 0300 	movt	r3, #16384	; 0x4000
     892:	f04f 0201 	mov.w	r2, #1
     896:	611a      	str	r2, [r3, #16]
    TIMER->TIM2_RIS = 1U;                   /* clear timer 2 interrupt */
     898:	f245 0300 	movw	r3, #20480	; 0x5000
     89c:	f2c4 0300 	movt	r3, #16384	; 0x4000
     8a0:	f04f 0201 	mov.w	r2, #1
     8a4:	629a      	str	r2, [r3, #40]	; 0x28
    NVIC_ClearPendingIRQ( Timer1_IRQn );    /* clear timer 1 interrupt within NVIC */
     8a6:	f04f 0014 	mov.w	r0, #20
     8aa:	f7ff ff6b 	bl	784 <NVIC_ClearPendingIRQ>
    NVIC_ClearPendingIRQ( Timer2_IRQn );    /* clear timer 2 interrupt within NVIC */
     8ae:	f04f 0015 	mov.w	r0, #21
     8b2:	f7ff ff67 	bl	784 <NVIC_ClearPendingIRQ>
}
     8b6:	f107 0708 	add.w	r7, r7, #8
     8ba:	46bd      	mov	sp, r7
     8bc:	bd80      	pop	{r7, pc}
     8be:	bf00      	nop

000008c0 <MSS_TIM64_start>:
  The MSS_TIM64_start() function enables the 64-bit timer and starts its
  down-counter decrementing from the load_value specified in previous calls to
  the MSS_TIM64_load_immediate() or MSS_TIM64_load_background() functions.
 */
static __INLINE void MSS_TIM64_start( void )
{
     8c0:	b480      	push	{r7}
     8c2:	af00      	add	r7, sp, #0
    TIMER_BITBAND->TIM64ENABLE = 1U;    /* enable timer */
     8c4:	f240 0300 	movw	r3, #0
     8c8:	f2c4 230a 	movt	r3, #16906	; 0x420a
     8cc:	f04f 0201 	mov.w	r2, #1
     8d0:	f8c3 2900 	str.w	r2, [r3, #2304]	; 0x900
}
     8d4:	46bd      	mov	sp, r7
     8d6:	bc80      	pop	{r7}
     8d8:	4770      	bx	lr
     8da:	bf00      	nop

000008dc <MSS_TIM64_load_immediate>:
static __INLINE void MSS_TIM64_load_immediate
(
    uint32_t load_value_u,
    uint32_t load_value_l
)
{
     8dc:	b480      	push	{r7}
     8de:	b083      	sub	sp, #12
     8e0:	af00      	add	r7, sp, #0
     8e2:	6078      	str	r0, [r7, #4]
     8e4:	6039      	str	r1, [r7, #0]
    TIMER->TIM64_LOADVAL_U = load_value_u;
     8e6:	f245 0300 	movw	r3, #20480	; 0x5000
     8ea:	f2c4 0300 	movt	r3, #16384	; 0x4000
     8ee:	687a      	ldr	r2, [r7, #4]
     8f0:	639a      	str	r2, [r3, #56]	; 0x38
    TIMER->TIM64_LOADVAL_L = load_value_l;
     8f2:	f245 0300 	movw	r3, #20480	; 0x5000
     8f6:	f2c4 0300 	movt	r3, #16384	; 0x4000
     8fa:	683a      	ldr	r2, [r7, #0]
     8fc:	63da      	str	r2, [r3, #60]	; 0x3c
}
     8fe:	f107 070c 	add.w	r7, r7, #12
     902:	46bd      	mov	sp, r7
     904:	bc80      	pop	{r7}
     906:	4770      	bx	lr

00000908 <main>:
//volatile unsigned char                inMultimeter;

TaskHandle_t htTaskHndl = NULL;

int main(void)
{
     908:	b580      	push	{r7, lr}
     90a:	b082      	sub	sp, #8
     90c:	af02      	add	r7, sp, #8
	/* Configure the NVIC, LED outputs and button inputs. */
	prvSetupHardware();
     90e:	f000 f90f 	bl	b30 <prvSetupHardware>

	/* Create the queue. */
	xQueue = xQueueCreate( mainQUEUE_LENGTH, sizeof( unsigned long ) );
     912:	f04f 0001 	mov.w	r0, #1
     916:	f04f 0104 	mov.w	r1, #4
     91a:	f04f 0200 	mov.w	r2, #0
     91e:	f00e fe6f 	bl	f600 <xQueueGenericCreate>
     922:	4602      	mov	r2, r0
     924:	f240 13c8 	movw	r3, #456	; 0x1c8
     928:	f2c2 0300 	movt	r3, #8192	; 0x2000
     92c:	601a      	str	r2, [r3, #0]

	if( xQueue != NULL )
     92e:	f240 13c8 	movw	r3, #456	; 0x1c8
     932:	f2c2 0300 	movt	r3, #8192	; 0x2000
     936:	681b      	ldr	r3, [r3, #0]
     938:	2b00      	cmp	r3, #0
     93a:	d06a      	beq.n	a12 <main+0x10a>
	{

		xTaskCreate( prvQueueReceiveTask, "Rx", configMINIMAL_STACK_SIZE, NULL, mainQUEUE_RECEIVE_TASK_PRIORITY, NULL );
     93c:	f04f 0302 	mov.w	r3, #2
     940:	9300      	str	r3, [sp, #0]
     942:	f04f 0300 	mov.w	r3, #0
     946:	9301      	str	r3, [sp, #4]
     948:	f640 20f9 	movw	r0, #2809	; 0xaf9
     94c:	f2c0 0000 	movt	r0, #0
     950:	f245 31d4 	movw	r1, #21460	; 0x53d4
     954:	f2c0 0101 	movt	r1, #1
     958:	f04f 025a 	mov.w	r2, #90	; 0x5a
     95c:	f04f 0300 	mov.w	r3, #0
     960:	f010 f826 	bl	109b0 <xTaskCreate>
		xTaskCreate( prvQueueSendTask, "TX", configMINIMAL_STACK_SIZE, NULL, mainQUEUE_SEND_TASK_PRIORITY, NULL );
     964:	f04f 0301 	mov.w	r3, #1
     968:	9300      	str	r3, [sp, #0]
     96a:	f04f 0300 	mov.w	r3, #0
     96e:	9301      	str	r3, [sp, #4]
     970:	f640 208d 	movw	r0, #2701	; 0xa8d
     974:	f2c0 0000 	movt	r0, #0
     978:	f245 31d8 	movw	r1, #21464	; 0x53d8
     97c:	f2c0 0101 	movt	r1, #1
     980:	f04f 025a 	mov.w	r2, #90	; 0x5a
     984:	f04f 0300 	mov.w	r3, #0
     988:	f010 f812 	bl	109b0 <xTaskCreate>

		xTaskCreate( hyperterminal_task, "hyperterminal_task" ,configMINIMAL_STACK_SIZE, NULL, tskIDLE_PRIORITY+1, &htTaskHndl);
     98c:	f04f 0301 	mov.w	r3, #1
     990:	9300      	str	r3, [sp, #0]
     992:	f240 13d8 	movw	r3, #472	; 0x1d8
     996:	f2c2 0300 	movt	r3, #8192	; 0x2000
     99a:	9301      	str	r3, [sp, #4]
     99c:	f640 4029 	movw	r0, #3113	; 0xc29
     9a0:	f2c0 0000 	movt	r0, #0
     9a4:	f245 31dc 	movw	r1, #21468	; 0x53dc
     9a8:	f2c0 0101 	movt	r1, #1
     9ac:	f04f 025a 	mov.w	r2, #90	; 0x5a
     9b0:	f04f 0300 	mov.w	r3, #0
     9b4:	f00f fffc 	bl	109b0 <xTaskCreate>


		/* Create the software timer that performs the 'check' functionality,
		as described at the top of this file. */
		xCheckTimer = xTimerCreate( "CheckTimer",					/* A text name, purely to help debugging. */
     9b8:	f640 2315 	movw	r3, #2581	; 0xa15
     9bc:	f2c0 0300 	movt	r3, #0
     9c0:	9300      	str	r3, [sp, #0]
     9c2:	f245 30f0 	movw	r0, #21488	; 0x53f0
     9c6:	f2c0 0001 	movt	r0, #1
     9ca:	f640 31b8 	movw	r1, #3000	; 0xbb8
     9ce:	f04f 0201 	mov.w	r2, #1
     9d2:	f04f 0300 	mov.w	r3, #0
     9d6:	f012 fedb 	bl	13790 <xTimerCreate>
     9da:	4602      	mov	r2, r0
     9dc:	f240 13cc 	movw	r3, #460	; 0x1cc
     9e0:	f2c2 0300 	movt	r3, #8192	; 0x2000
     9e4:	601a      	str	r2, [r3, #0]
									( void * ) 0,					/* The ID is not used, so can be set to anything. */
									prvCheckTimerCallback			/* The callback function that inspects the status of all the other tasks. */
								  );

		/* Create the web server task. */
		xTaskCreate( vuIP_Task, "uIP", mainuIP_STACK_SIZE, NULL, mainuIP_TASK_PRIORITY, NULL );
     9e6:	f04f 0302 	mov.w	r3, #2
     9ea:	9300      	str	r3, [sp, #0]
     9ec:	f04f 0300 	mov.w	r3, #0
     9f0:	9301      	str	r3, [sp, #4]
     9f2:	f241 10ad 	movw	r0, #4525	; 0x11ad
     9f6:	f2c0 0000 	movt	r0, #0
     9fa:	f245 31fc 	movw	r1, #21500	; 0x53fc
     9fe:	f2c0 0101 	movt	r1, #1
     a02:	f44f 7287 	mov.w	r2, #270	; 0x10e
     a06:	f04f 0300 	mov.w	r3, #0
     a0a:	f00f ffd1 	bl	109b0 <xTaskCreate>

		/* Start the tasks and timer running. */
		vTaskStartScheduler();
     a0e:	f010 fe3f 	bl	11690 <vTaskStartScheduler>
	/* If all is well, the scheduler will now be running, and the following line
	will never be reached.  If the following line does execute, then there was
	insufficient FreeRTOS heap memory available for the idle and/or timer tasks
	to be created.  See the memory management section on the FreeRTOS web site
	for more details. */
	for( ;; );
     a12:	e7fe      	b.n	a12 <main+0x10a>

00000a14 <prvCheckTimerCallback>:




static void prvCheckTimerCallback( TimerHandle_t xTimer )
{
     a14:	b580      	push	{r7, lr}
     a16:	b084      	sub	sp, #16
     a18:	af02      	add	r7, sp, #8
     a1a:	6078      	str	r0, [r7, #4]

	/* Have any errors been latch in pcStatusMessage?  If so, shorten the
	period of the check timer to mainERROR_CHECK_TIMER_PERIOD_MS milliseconds.
	This will result in an increase in the rate at which mainCHECK_LED
	toggles. */
	if( pcStatusMessage != NULL )
     a1c:	f240 13d0 	movw	r3, #464	; 0x1d0
     a20:	f2c2 0300 	movt	r3, #8192	; 0x2000
     a24:	681b      	ldr	r3, [r3, #0]
     a26:	2b00      	cmp	r3, #0
     a28:	d010      	beq.n	a4c <prvCheckTimerCallback+0x38>
	{
		/* This call to xTimerChangePeriod() uses a zero block time.  Functions
		called from inside of a timer callback function must *never* attempt
		to block. */
		xTimerChangePeriod( xCheckTimer, ( mainERROR_CHECK_TIMER_PERIOD_MS ), mainDONT_BLOCK );
     a2a:	f240 13cc 	movw	r3, #460	; 0x1cc
     a2e:	f2c2 0300 	movt	r3, #8192	; 0x2000
     a32:	681b      	ldr	r3, [r3, #0]
     a34:	f04f 0200 	mov.w	r2, #0
     a38:	9200      	str	r2, [sp, #0]
     a3a:	4618      	mov	r0, r3
     a3c:	f04f 0104 	mov.w	r1, #4
     a40:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
     a44:	f04f 0300 	mov.w	r3, #0
     a48:	f012 fef4 	bl	13834 <xTimerGenericCommand>
	}
}
     a4c:	f107 0708 	add.w	r7, r7, #8
     a50:	46bd      	mov	sp, r7
     a52:	bd80      	pop	{r7, pc}

00000a54 <GPIO8_IRQHandler>:

/*-----------------------------------------------------------*/

/* The ISR executed when the user button is pushed. */
void GPIO8_IRQHandler( void )
{
     a54:	b580      	push	{r7, lr}
     a56:	b082      	sub	sp, #8
     a58:	af00      	add	r7, sp, #0
portBASE_TYPE xHigherPriorityTaskWoken = pdFALSE;
     a5a:	f04f 0300 	mov.w	r3, #0
     a5e:	607b      	str	r3, [r7, #4]

//DO SOMETHING IF INTERUPTED BY BUTTON ON GPIO8 (SW1)


	/* Clear the interrupt before leaving. */
    MSS_GPIO_clear_irq( MSS_GPIO_8 );
     a60:	f04f 0008 	mov.w	r0, #8
     a64:	f003 fde4 	bl	4630 <MSS_GPIO_clear_irq>
	/* If calling xTimerResetFromISR() caused a task (in this case the timer
	service/daemon task) to unblock, and the unblocked task has a priority
	higher than or equal to the task that was interrupted, then
	xHigherPriorityTaskWoken will now be set to pdTRUE, and calling
	portEND_SWITCHING_ISR() will ensure the unblocked task runs next. */
	portEND_SWITCHING_ISR( xHigherPriorityTaskWoken );
     a68:	687b      	ldr	r3, [r7, #4]
     a6a:	2b00      	cmp	r3, #0
     a6c:	d00a      	beq.n	a84 <GPIO8_IRQHandler+0x30>
     a6e:	f64e 5304 	movw	r3, #60676	; 0xed04
     a72:	f2ce 0300 	movt	r3, #57344	; 0xe000
     a76:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
     a7a:	601a      	str	r2, [r3, #0]
     a7c:	f3bf 8f4f 	dsb	sy
     a80:	f3bf 8f6f 	isb	sy
}
     a84:	f107 0708 	add.w	r7, r7, #8
     a88:	46bd      	mov	sp, r7
     a8a:	bd80      	pop	{r7, pc}

00000a8c <prvQueueSendTask>:
/*-----------------------------------------------------------*/

static void prvQueueSendTask( void *pvParameters )
{
     a8c:	b590      	push	{r4, r7, lr}
     a8e:	b087      	sub	sp, #28
     a90:	af02      	add	r7, sp, #8
     a92:	6078      	str	r0, [r7, #4]
TickType_t xNextWakeTime;
const unsigned long ulValueToSend = 100UL;
     a94:	f04f 0364 	mov.w	r3, #100	; 0x64
     a98:	60bb      	str	r3, [r7, #8]
	/* The timer command queue will have been filled when the timer test tasks
	were created in main() (this is part of the test they perform).  Therefore,
	while the check timer can be created in main(), it cannot be started from
	main().  Once the scheduler has started, the timer service task will drain
	the command queue, and now the check timer can be started successfully. */
	xTimerStart( xCheckTimer, portMAX_DELAY );
     a9a:	f240 13cc 	movw	r3, #460	; 0x1cc
     a9e:	f2c2 0300 	movt	r3, #8192	; 0x2000
     aa2:	681c      	ldr	r4, [r3, #0]
     aa4:	f010 ff4a 	bl	1193c <xTaskGetTickCount>
     aa8:	4603      	mov	r3, r0
     aaa:	f04f 32ff 	mov.w	r2, #4294967295
     aae:	9200      	str	r2, [sp, #0]
     ab0:	4620      	mov	r0, r4
     ab2:	f04f 0101 	mov.w	r1, #1
     ab6:	461a      	mov	r2, r3
     ab8:	f04f 0300 	mov.w	r3, #0
     abc:	f012 feba 	bl	13834 <xTimerGenericCommand>

	/* Initialise xNextWakeTime - this only needs to be done once. */
	xNextWakeTime = xTaskGetTickCount();
     ac0:	f010 ff3c 	bl	1193c <xTaskGetTickCount>
     ac4:	4603      	mov	r3, r0
     ac6:	60fb      	str	r3, [r7, #12]
	{
		/* Place this task in the blocked state until it is time to run again.
		The block time is specified in ticks, the constant used converts ticks
		to ms.  While in the Blocked state this task will not consume any CPU
		time. */
		vTaskDelayUntil( &xNextWakeTime, mainQUEUE_SEND_FREQUENCY_MS );
     ac8:	f107 030c 	add.w	r3, r7, #12
     acc:	4618      	mov	r0, r3
     ace:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
     ad2:	f010 f9af 	bl	10e34 <vTaskDelayUntil>

		/* Send to the queue - causing the queue receive task to unblock and
		toggle an LED.  0 is used as the block time so the sending operation
		will not block - it shouldn't need to block as the queue should always
		be empty at this point in the code. */
		xQueueSend( xQueue, &ulValueToSend, mainDONT_BLOCK );
     ad6:	f240 13c8 	movw	r3, #456	; 0x1c8
     ada:	f2c2 0300 	movt	r3, #8192	; 0x2000
     ade:	681a      	ldr	r2, [r3, #0]
     ae0:	f107 0308 	add.w	r3, r7, #8
     ae4:	4610      	mov	r0, r2
     ae6:	4619      	mov	r1, r3
     ae8:	f04f 0200 	mov.w	r2, #0
     aec:	f04f 0300 	mov.w	r3, #0
     af0:	f00e fe9a 	bl	f828 <xQueueGenericSend>
	}
     af4:	e7e8      	b.n	ac8 <prvQueueSendTask+0x3c>
     af6:	bf00      	nop

00000af8 <prvQueueReceiveTask>:
}
/*-----------------------------------------------------------*/

static void prvQueueReceiveTask( void *pvParameters )
{
     af8:	b580      	push	{r7, lr}
     afa:	b084      	sub	sp, #16
     afc:	af00      	add	r7, sp, #0
     afe:	6078      	str	r0, [r7, #4]
     b00:	e000      	b.n	b04 <prvQueueReceiveTask+0xc>
		is it the expected value?  If it is, toggle the LED. */
		if( ulReceivedValue == 100UL )
		{
			vParTestToggleLED( mainTASK_CONTROLLED_LED );
		}
	}
     b02:	bf00      	nop
	for( ;; )
	{
		/* Wait until something arrives in the queue - this task will block
		indefinitely provided INCLUDE_vTaskSuspend is set to 1 in
		FreeRTOSConfig.h. */
		xQueueReceive( xQueue, &ulReceivedValue, portMAX_DELAY );
     b04:	f240 13c8 	movw	r3, #456	; 0x1c8
     b08:	f2c2 0300 	movt	r3, #8192	; 0x2000
     b0c:	681a      	ldr	r2, [r3, #0]
     b0e:	f107 030c 	add.w	r3, r7, #12
     b12:	4610      	mov	r0, r2
     b14:	4619      	mov	r1, r3
     b16:	f04f 32ff 	mov.w	r2, #4294967295
     b1a:	f00f f8d5 	bl	fcc8 <xQueueReceive>

		/*  To get here something must have been received from the queue, but
		is it the expected value?  If it is, toggle the LED. */
		if( ulReceivedValue == 100UL )
     b1e:	68fb      	ldr	r3, [r7, #12]
     b20:	2b64      	cmp	r3, #100	; 0x64
     b22:	d1ee      	bne.n	b02 <prvQueueReceiveTask+0xa>
		{
			vParTestToggleLED( mainTASK_CONTROLLED_LED );
     b24:	f04f 0005 	mov.w	r0, #5
     b28:	f7ff fd84 	bl	634 <vParTestToggleLED>
		}
	}
     b2c:	e7ea      	b.n	b04 <prvQueueReceiveTask+0xc>
     b2e:	bf00      	nop

00000b30 <prvSetupHardware>:
}
/*-----------------------------------------------------------*/


static void prvSetupHardware( void )
{
     b30:	b580      	push	{r7, lr}
     b32:	af00      	add	r7, sp, #0
	SystemCoreClockUpdate();
     b34:	f009 fcc2 	bl	a4bc <SystemCoreClockUpdate>


	/* Configure the GPIO for the LEDs. */
	vParTestInitialise();
     b38:	f7ff fcc2 	bl	4c0 <vParTestInitialise>

    MSS_UART_init
     b3c:	f24a 5068 	movw	r0, #42344	; 0xa568
     b40:	f2c2 0000 	movt	r0, #8192	; 0x2000
     b44:	f44f 4161 	mov.w	r1, #57600	; 0xe100
     b48:	f04f 0203 	mov.w	r2, #3
     b4c:	f001 fa6e 	bl	202c <MSS_UART_init>
        MSS_UART_57600_BAUD,
        MSS_UART_DATA_8_BITS | MSS_UART_NO_PARITY | MSS_UART_ONE_STOP_BIT
    );

	/* ACE Initialization */
	ACE_init();
     b50:	f008 fcbc 	bl	94cc <ACE_init>

	/* Setup the GPIO and the NVIC for the switch used in this simple demo. */
	NVIC_SetPriority( GPIO8_IRQn, configLIBRARY_MAX_SYSCALL_INTERRUPT_PRIORITY );
     b54:	f04f 0028 	mov.w	r0, #40	; 0x28
     b58:	f04f 0105 	mov.w	r1, #5
     b5c:	f7ff fe30 	bl	7c0 <NVIC_SetPriority>
    NVIC_EnableIRQ( GPIO8_IRQn );
     b60:	f04f 0028 	mov.w	r0, #40	; 0x28
     b64:	f7ff fdd4 	bl	710 <NVIC_EnableIRQ>
    MSS_GPIO_config( MSS_GPIO_8, MSS_GPIO_INPUT_MODE | MSS_GPIO_IRQ_EDGE_NEGATIVE );
     b68:	f04f 0008 	mov.w	r0, #8
     b6c:	f04f 0162 	mov.w	r1, #98	; 0x62
     b70:	f003 fc32 	bl	43d8 <MSS_GPIO_config>
    MSS_GPIO_enable_irq( MSS_GPIO_8 );
     b74:	f04f 0008 	mov.w	r0, #8
     b78:	f003 fd00 	bl	457c <MSS_GPIO_enable_irq>
}
     b7c:	bd80      	pop	{r7, pc}
     b7e:	bf00      	nop

00000b80 <vApplicationMallocFailedHook>:
/*-----------------------------------------------------------*/

void vApplicationMallocFailedHook( void )
{
     b80:	b480      	push	{r7}
     b82:	af00      	add	r7, sp, #0
	/* Called if a call to pvPortMalloc() fails because there is insufficient
	free memory available in the FreeRTOS heap.  pvPortMalloc() is called
	internally by FreeRTOS API functions that create tasks, queues, software
	timers, and semaphores.  The size of the FreeRTOS heap is set by the
	configTOTAL_HEAP_SIZE configuration constant in FreeRTOSConfig.h. */
	for( ;; );
     b84:	e7fe      	b.n	b84 <vApplicationMallocFailedHook+0x4>
     b86:	bf00      	nop

00000b88 <vApplicationStackOverflowHook>:
}
/*-----------------------------------------------------------*/

void vApplicationStackOverflowHook( TaskHandle_t pxTask, char *pcTaskName )
{
     b88:	b480      	push	{r7}
     b8a:	b085      	sub	sp, #20
     b8c:	af00      	add	r7, sp, #0
     b8e:	6078      	str	r0, [r7, #4]
     b90:	6039      	str	r1, [r7, #0]

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
     b92:	f04f 0328 	mov.w	r3, #40	; 0x28
     b96:	f383 8811 	msr	BASEPRI, r3
     b9a:	f3bf 8f6f 	isb	sy
     b9e:	f3bf 8f4f 	dsb	sy
     ba2:	60fb      	str	r3, [r7, #12]

	/* Run time stack overflow checking is performed if
	configconfigCHECK_FOR_STACK_OVERFLOW is defined to 1 or 2.  This hook
	function is called if a stack overflow is detected. */
	taskDISABLE_INTERRUPTS();
	for( ;; );
     ba4:	e7fe      	b.n	ba4 <vApplicationStackOverflowHook+0x1c>
     ba6:	bf00      	nop

00000ba8 <vApplicationIdleHook>:
}
/*-----------------------------------------------------------*/

void vApplicationIdleHook( void )
{
     ba8:	b580      	push	{r7, lr}
     baa:	b082      	sub	sp, #8
     bac:	af00      	add	r7, sp, #0
volatile size_t xFreeStackSpace;

	/* This function is called on each cycle of the idle task.  In this case it
	does nothing useful, other than report the amount of FreeRTOS heap that
	remains unallocated. */
	xFreeStackSpace = xPortGetFreeHeapSize();
     bae:	f013 fb41 	bl	14234 <xPortGetFreeHeapSize>
     bb2:	4603      	mov	r3, r0
     bb4:	607b      	str	r3, [r7, #4]

	if( xFreeStackSpace > 100 )
     bb6:	687b      	ldr	r3, [r7, #4]
		/* By now, the kernel has allocated everything it is going to, so
		if there is a lot of heap remaining unallocated then
		the value of configTOTAL_HEAP_SIZE in FreeRTOSConfig.h can be
		reduced accordingly. */
	}
}
     bb8:	f107 0708 	add.w	r7, r7, #8
     bbc:	46bd      	mov	sp, r7
     bbe:	bd80      	pop	{r7, pc}

00000bc0 <pcGetTaskStatusMessage>:
/*-----------------------------------------------------------*/

char *pcGetTaskStatusMessage( void )
{
     bc0:	b480      	push	{r7}
     bc2:	af00      	add	r7, sp, #0
	/* Not bothered about a critical section here although technically because
	of the task priorities the pointer could change it will be atomic if not
	near atomic and its not critical. */
	if( pcStatusMessage == NULL )
     bc4:	f240 13d0 	movw	r3, #464	; 0x1d0
     bc8:	f2c2 0300 	movt	r3, #8192	; 0x2000
     bcc:	681b      	ldr	r3, [r3, #0]
     bce:	2b00      	cmp	r3, #0
     bd0:	d104      	bne.n	bdc <pcGetTaskStatusMessage+0x1c>
	{
		return "All tasks running without error";
     bd2:	f245 4300 	movw	r3, #21504	; 0x5400
     bd6:	f2c0 0301 	movt	r3, #1
     bda:	e004      	b.n	be6 <pcGetTaskStatusMessage+0x26>
	}
	else
	{
		return ( char * ) pcStatusMessage;
     bdc:	f240 13d0 	movw	r3, #464	; 0x1d0
     be0:	f2c2 0300 	movt	r3, #8192	; 0x2000
     be4:	681b      	ldr	r3, [r3, #0]
	}
}
     be6:	4618      	mov	r0, r3
     be8:	46bd      	mov	sp, r7
     bea:	bc80      	pop	{r7}
     bec:	4770      	bx	lr
     bee:	bf00      	nop

00000bf0 <vMainConfigureTimerForRunTimeStats>:
/*-----------------------------------------------------------*/

void vMainConfigureTimerForRunTimeStats( void )
{
     bf0:	b580      	push	{r7, lr}
     bf2:	b082      	sub	sp, #8
     bf4:	af00      	add	r7, sp, #0
const unsigned long ulMax32BitValue = 0xffffffffUL;
     bf6:	f04f 33ff 	mov.w	r3, #4294967295
     bfa:	607b      	str	r3, [r7, #4]

	MSS_TIM64_init( MSS_TIMER_PERIODIC_MODE );
     bfc:	f04f 0000 	mov.w	r0, #0
     c00:	f7ff fe0c 	bl	81c <MSS_TIM64_init>
	MSS_TIM64_load_immediate( ulMax32BitValue, ulMax32BitValue );
     c04:	6878      	ldr	r0, [r7, #4]
     c06:	6879      	ldr	r1, [r7, #4]
     c08:	f7ff fe68 	bl	8dc <MSS_TIM64_load_immediate>
	MSS_TIM64_start();
     c0c:	f7ff fe58 	bl	8c0 <MSS_TIM64_start>
}
     c10:	f107 0708 	add.w	r7, r7, #8
     c14:	46bd      	mov	sp, r7
     c16:	bd80      	pop	{r7, pc}

00000c18 <ulGetRunTimeCounterValue>:
/*-----------------------------------------------------------*/

unsigned long ulGetRunTimeCounterValue( void )
{
     c18:	b480      	push	{r7}
     c1a:	af00      	add	r7, sp, #0
	return 0UL;
     c1c:	f04f 0300 	mov.w	r3, #0
}
     c20:	4618      	mov	r0, r3
     c22:	46bd      	mov	sp, r7
     c24:	bc80      	pop	{r7}
     c26:	4770      	bx	lr

00000c28 <hyperterminal_task>:


void hyperterminal_task(void *para)
{
     c28:	b580      	push	{r7, lr}
     c2a:	b082      	sub	sp, #8
     c2c:	af00      	add	r7, sp, #0
     c2e:	6078      	str	r0, [r7, #4]
    printf( "\n\r********* Welcome to the Measurement System  *********\n\r" );
     c30:	f245 4020 	movw	r0, #21536	; 0x5420
     c34:	f2c0 0001 	movt	r0, #1
     c38:	f000 fa10 	bl	105c <printf>
//        printf( "\n\r");
//        printf( "********* My first Uart **************\n\r" );
//        printf( "********* 0.  Multimeter *********************\n\r" );
//        printf( "\n\r");
//    }
}
     c3c:	f107 0708 	add.w	r7, r7, #8
     c40:	46bd      	mov	sp, r7
     c42:	bd80      	pop	{r7, pc}

00000c44 <printchar>:
#define putchar(c) c

#include <stdarg.h>

static void printchar(char **str, int c)
{
     c44:	b480      	push	{r7}
     c46:	b083      	sub	sp, #12
     c48:	af00      	add	r7, sp, #0
     c4a:	6078      	str	r0, [r7, #4]
     c4c:	6039      	str	r1, [r7, #0]
	//extern int putchar(int c);
	
	if (str) {
     c4e:	687b      	ldr	r3, [r7, #4]
     c50:	2b00      	cmp	r3, #0
     c52:	d00a      	beq.n	c6a <printchar+0x26>
		**str = (char)c;
     c54:	687b      	ldr	r3, [r7, #4]
     c56:	681b      	ldr	r3, [r3, #0]
     c58:	683a      	ldr	r2, [r7, #0]
     c5a:	b2d2      	uxtb	r2, r2
     c5c:	701a      	strb	r2, [r3, #0]
		++(*str);
     c5e:	687b      	ldr	r3, [r7, #4]
     c60:	681b      	ldr	r3, [r3, #0]
     c62:	f103 0201 	add.w	r2, r3, #1
     c66:	687b      	ldr	r3, [r7, #4]
     c68:	601a      	str	r2, [r3, #0]
	}
	else
	{ 
		(void)putchar(c);
	}
}
     c6a:	f107 070c 	add.w	r7, r7, #12
     c6e:	46bd      	mov	sp, r7
     c70:	bc80      	pop	{r7}
     c72:	4770      	bx	lr

00000c74 <prints>:

#define PAD_RIGHT 1
#define PAD_ZERO 2

static int prints(char **out, const char *string, int width, int pad)
{
     c74:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
     c78:	b084      	sub	sp, #16
     c7a:	af00      	add	r7, sp, #0
     c7c:	60f8      	str	r0, [r7, #12]
     c7e:	60b9      	str	r1, [r7, #8]
     c80:	607a      	str	r2, [r7, #4]
     c82:	603b      	str	r3, [r7, #0]
	register int pc = 0, padchar = ' ';
     c84:	f04f 0400 	mov.w	r4, #0
     c88:	f04f 0620 	mov.w	r6, #32

	if (width > 0) {
     c8c:	687b      	ldr	r3, [r7, #4]
     c8e:	2b00      	cmp	r3, #0
     c90:	dd1e      	ble.n	cd0 <prints+0x5c>
		register int len = 0;
     c92:	f04f 0500 	mov.w	r5, #0
		register const char *ptr;
		for (ptr = string; *ptr; ++ptr) ++len;
     c96:	f8d7 8008 	ldr.w	r8, [r7, #8]
     c9a:	e003      	b.n	ca4 <prints+0x30>
     c9c:	f105 0501 	add.w	r5, r5, #1
     ca0:	f108 0801 	add.w	r8, r8, #1
     ca4:	f898 3000 	ldrb.w	r3, [r8]
     ca8:	2b00      	cmp	r3, #0
     caa:	d1f7      	bne.n	c9c <prints+0x28>
		if (len >= width) width = 0;
     cac:	687b      	ldr	r3, [r7, #4]
     cae:	429d      	cmp	r5, r3
     cb0:	db03      	blt.n	cba <prints+0x46>
     cb2:	f04f 0300 	mov.w	r3, #0
     cb6:	607b      	str	r3, [r7, #4]
     cb8:	e003      	b.n	cc2 <prints+0x4e>
		else width -= len;
     cba:	687b      	ldr	r3, [r7, #4]
     cbc:	ebc5 0303 	rsb	r3, r5, r3
     cc0:	607b      	str	r3, [r7, #4]
		if (pad & PAD_ZERO) padchar = '0';
     cc2:	683b      	ldr	r3, [r7, #0]
     cc4:	f003 0302 	and.w	r3, r3, #2
     cc8:	2b00      	cmp	r3, #0
     cca:	d001      	beq.n	cd0 <prints+0x5c>
     ccc:	f04f 0630 	mov.w	r6, #48	; 0x30
	}
	if (!(pad & PAD_RIGHT)) {
     cd0:	683b      	ldr	r3, [r7, #0]
     cd2:	f003 0301 	and.w	r3, r3, #1
     cd6:	2b00      	cmp	r3, #0
     cd8:	d11b      	bne.n	d12 <prints+0x9e>
		for ( ; width > 0; --width) {
     cda:	e009      	b.n	cf0 <prints+0x7c>
			printchar (out, padchar);
     cdc:	68f8      	ldr	r0, [r7, #12]
     cde:	4631      	mov	r1, r6
     ce0:	f7ff ffb0 	bl	c44 <printchar>
			++pc;
     ce4:	f104 0401 	add.w	r4, r4, #1
		if (len >= width) width = 0;
		else width -= len;
		if (pad & PAD_ZERO) padchar = '0';
	}
	if (!(pad & PAD_RIGHT)) {
		for ( ; width > 0; --width) {
     ce8:	687b      	ldr	r3, [r7, #4]
     cea:	f103 33ff 	add.w	r3, r3, #4294967295
     cee:	607b      	str	r3, [r7, #4]
     cf0:	687b      	ldr	r3, [r7, #4]
     cf2:	2b00      	cmp	r3, #0
     cf4:	dcf2      	bgt.n	cdc <prints+0x68>
			printchar (out, padchar);
			++pc;
		}
	}
	for ( ; *string ; ++string) {
     cf6:	e00d      	b.n	d14 <prints+0xa0>
		printchar (out, *string);
     cf8:	68bb      	ldr	r3, [r7, #8]
     cfa:	781b      	ldrb	r3, [r3, #0]
     cfc:	68f8      	ldr	r0, [r7, #12]
     cfe:	4619      	mov	r1, r3
     d00:	f7ff ffa0 	bl	c44 <printchar>
		++pc;
     d04:	f104 0401 	add.w	r4, r4, #1
		for ( ; width > 0; --width) {
			printchar (out, padchar);
			++pc;
		}
	}
	for ( ; *string ; ++string) {
     d08:	68bb      	ldr	r3, [r7, #8]
     d0a:	f103 0301 	add.w	r3, r3, #1
     d0e:	60bb      	str	r3, [r7, #8]
     d10:	e000      	b.n	d14 <prints+0xa0>
     d12:	bf00      	nop
     d14:	68bb      	ldr	r3, [r7, #8]
     d16:	781b      	ldrb	r3, [r3, #0]
     d18:	2b00      	cmp	r3, #0
     d1a:	d1ed      	bne.n	cf8 <prints+0x84>
		printchar (out, *string);
		++pc;
	}
	for ( ; width > 0; --width) {
     d1c:	e009      	b.n	d32 <prints+0xbe>
		printchar (out, padchar);
     d1e:	68f8      	ldr	r0, [r7, #12]
     d20:	4631      	mov	r1, r6
     d22:	f7ff ff8f 	bl	c44 <printchar>
		++pc;
     d26:	f104 0401 	add.w	r4, r4, #1
	}
	for ( ; *string ; ++string) {
		printchar (out, *string);
		++pc;
	}
	for ( ; width > 0; --width) {
     d2a:	687b      	ldr	r3, [r7, #4]
     d2c:	f103 33ff 	add.w	r3, r3, #4294967295
     d30:	607b      	str	r3, [r7, #4]
     d32:	687b      	ldr	r3, [r7, #4]
     d34:	2b00      	cmp	r3, #0
     d36:	dcf2      	bgt.n	d1e <prints+0xaa>
		printchar (out, padchar);
		++pc;
	}

	return pc;
     d38:	4623      	mov	r3, r4
}
     d3a:	4618      	mov	r0, r3
     d3c:	f107 0710 	add.w	r7, r7, #16
     d40:	46bd      	mov	sp, r7
     d42:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
     d46:	bf00      	nop

00000d48 <printi>:

/* the following should be enough for 32 bit int */
#define PRINT_BUF_LEN 12

static int printi(char **out, int i, int b, int sg, int width, int pad, int letbase)
{
     d48:	e92d 45f0 	stmdb	sp!, {r4, r5, r6, r7, r8, sl, lr}
     d4c:	b089      	sub	sp, #36	; 0x24
     d4e:	af00      	add	r7, sp, #0
     d50:	60f8      	str	r0, [r7, #12]
     d52:	60b9      	str	r1, [r7, #8]
     d54:	607a      	str	r2, [r7, #4]
     d56:	603b      	str	r3, [r7, #0]
	char print_buf[PRINT_BUF_LEN];
	register char *s;
	register int t, neg = 0, pc = 0;
     d58:	f04f 0a00 	mov.w	sl, #0
     d5c:	f04f 0800 	mov.w	r8, #0
	register unsigned int u = (unsigned int)i;
     d60:	68bd      	ldr	r5, [r7, #8]

	if (i == 0) {
     d62:	68bb      	ldr	r3, [r7, #8]
     d64:	2b00      	cmp	r3, #0
     d66:	d10f      	bne.n	d88 <printi+0x40>
		print_buf[0] = '0';
     d68:	f04f 0330 	mov.w	r3, #48	; 0x30
     d6c:	753b      	strb	r3, [r7, #20]
		print_buf[1] = '\0';
     d6e:	f04f 0300 	mov.w	r3, #0
     d72:	757b      	strb	r3, [r7, #21]
		return prints (out, print_buf, width, pad);
     d74:	f107 0314 	add.w	r3, r7, #20
     d78:	68f8      	ldr	r0, [r7, #12]
     d7a:	4619      	mov	r1, r3
     d7c:	6c3a      	ldr	r2, [r7, #64]	; 0x40
     d7e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
     d80:	f7ff ff78 	bl	c74 <prints>
     d84:	4603      	mov	r3, r0
     d86:	e054      	b.n	e32 <printi+0xea>
	}

	if (sg && b == 10 && i < 0) {
     d88:	683b      	ldr	r3, [r7, #0]
     d8a:	2b00      	cmp	r3, #0
     d8c:	d00b      	beq.n	da6 <printi+0x5e>
     d8e:	687b      	ldr	r3, [r7, #4]
     d90:	2b0a      	cmp	r3, #10
     d92:	d108      	bne.n	da6 <printi+0x5e>
     d94:	68bb      	ldr	r3, [r7, #8]
     d96:	2b00      	cmp	r3, #0
     d98:	da05      	bge.n	da6 <printi+0x5e>
		neg = 1;
     d9a:	f04f 0a01 	mov.w	sl, #1
		u = (unsigned int)-i;
     d9e:	68bb      	ldr	r3, [r7, #8]
     da0:	f1c3 0300 	rsb	r3, r3, #0
     da4:	461d      	mov	r5, r3
	}

	s = print_buf + PRINT_BUF_LEN-1;
     da6:	f107 0314 	add.w	r3, r7, #20
     daa:	f103 040b 	add.w	r4, r3, #11
	*s = '\0';
     dae:	f04f 0300 	mov.w	r3, #0
     db2:	7023      	strb	r3, [r4, #0]

	while (u) {
     db4:	e017      	b.n	de6 <printi+0x9e>
		t = (unsigned int)u % b;
     db6:	687b      	ldr	r3, [r7, #4]
     db8:	fbb5 f2f3 	udiv	r2, r5, r3
     dbc:	fb03 f302 	mul.w	r3, r3, r2
     dc0:	ebc3 0305 	rsb	r3, r3, r5
     dc4:	461e      	mov	r6, r3
		if( t >= 10 )
     dc6:	2e09      	cmp	r6, #9
     dc8:	dd03      	ble.n	dd2 <printi+0x8a>
			t += letbase - '0' - 10;
     dca:	6cbb      	ldr	r3, [r7, #72]	; 0x48
     dcc:	f1a3 033a 	sub.w	r3, r3, #58	; 0x3a
     dd0:	441e      	add	r6, r3
		*--s = (char)(t + '0');
     dd2:	f104 34ff 	add.w	r4, r4, #4294967295
     dd6:	b2f3      	uxtb	r3, r6
     dd8:	f103 0330 	add.w	r3, r3, #48	; 0x30
     ddc:	b2db      	uxtb	r3, r3
     dde:	7023      	strb	r3, [r4, #0]
		u /= b;
     de0:	687b      	ldr	r3, [r7, #4]
     de2:	fbb5 f5f3 	udiv	r5, r5, r3
	}

	s = print_buf + PRINT_BUF_LEN-1;
	*s = '\0';

	while (u) {
     de6:	2d00      	cmp	r5, #0
     de8:	d1e5      	bne.n	db6 <printi+0x6e>
			t += letbase - '0' - 10;
		*--s = (char)(t + '0');
		u /= b;
	}

	if (neg) {
     dea:	f1ba 0f00 	cmp.w	sl, #0
     dee:	d018      	beq.n	e22 <printi+0xda>
		if( width && (pad & PAD_ZERO) ) {
     df0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
     df2:	2b00      	cmp	r3, #0
     df4:	d010      	beq.n	e18 <printi+0xd0>
     df6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
     df8:	f003 0302 	and.w	r3, r3, #2
     dfc:	2b00      	cmp	r3, #0
     dfe:	d00b      	beq.n	e18 <printi+0xd0>
			printchar (out, '-');
     e00:	68f8      	ldr	r0, [r7, #12]
     e02:	f04f 012d 	mov.w	r1, #45	; 0x2d
     e06:	f7ff ff1d 	bl	c44 <printchar>
			++pc;
     e0a:	f108 0801 	add.w	r8, r8, #1
			--width;
     e0e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
     e10:	f103 33ff 	add.w	r3, r3, #4294967295
     e14:	643b      	str	r3, [r7, #64]	; 0x40
		*--s = (char)(t + '0');
		u /= b;
	}

	if (neg) {
		if( width && (pad & PAD_ZERO) ) {
     e16:	e004      	b.n	e22 <printi+0xda>
			printchar (out, '-');
			++pc;
			--width;
		}
		else {
			*--s = '-';
     e18:	f104 34ff 	add.w	r4, r4, #4294967295
     e1c:	f04f 032d 	mov.w	r3, #45	; 0x2d
     e20:	7023      	strb	r3, [r4, #0]
		}
	}

	return pc + prints (out, s, width, pad);
     e22:	68f8      	ldr	r0, [r7, #12]
     e24:	4621      	mov	r1, r4
     e26:	6c3a      	ldr	r2, [r7, #64]	; 0x40
     e28:	6c7b      	ldr	r3, [r7, #68]	; 0x44
     e2a:	f7ff ff23 	bl	c74 <prints>
     e2e:	4603      	mov	r3, r0
     e30:	4443      	add	r3, r8
}
     e32:	4618      	mov	r0, r3
     e34:	f107 0724 	add.w	r7, r7, #36	; 0x24
     e38:	46bd      	mov	sp, r7
     e3a:	e8bd 85f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, sl, pc}
     e3e:	bf00      	nop

00000e40 <print>:

static int print( char **out, const char *format, va_list args )
{
     e40:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
     e44:	b08a      	sub	sp, #40	; 0x28
     e46:	af04      	add	r7, sp, #16
     e48:	60f8      	str	r0, [r7, #12]
     e4a:	60b9      	str	r1, [r7, #8]
     e4c:	607a      	str	r2, [r7, #4]
	register int width, pad;
	register int pc = 0;
     e4e:	f04f 0400 	mov.w	r4, #0
	char scr[2];

	for (; *format != 0; ++format) {
     e52:	e0ed      	b.n	1030 <PROCESS_STACK_SIZE+0x30>
		if (*format == '%') {
     e54:	68bb      	ldr	r3, [r7, #8]
     e56:	781b      	ldrb	r3, [r3, #0]
     e58:	2b25      	cmp	r3, #37	; 0x25
     e5a:	f040 80db 	bne.w	1014 <PROCESS_STACK_SIZE+0x14>
			++format;
     e5e:	68bb      	ldr	r3, [r7, #8]
     e60:	f103 0301 	add.w	r3, r3, #1
     e64:	60bb      	str	r3, [r7, #8]
			width = pad = 0;
     e66:	f04f 0600 	mov.w	r6, #0
     e6a:	4635      	mov	r5, r6
			if (*format == '\0') break;
     e6c:	68bb      	ldr	r3, [r7, #8]
     e6e:	781b      	ldrb	r3, [r3, #0]
     e70:	2b00      	cmp	r3, #0
     e72:	f000 80e3 	beq.w	103c <PROCESS_STACK_SIZE+0x3c>
			if (*format == '%') goto out;
     e76:	68bb      	ldr	r3, [r7, #8]
     e78:	781b      	ldrb	r3, [r3, #0]
     e7a:	2b25      	cmp	r3, #37	; 0x25
     e7c:	f000 80c9 	beq.w	1012 <PROCESS_STACK_SIZE+0x12>
			if (*format == '-') {
     e80:	68bb      	ldr	r3, [r7, #8]
     e82:	781b      	ldrb	r3, [r3, #0]
     e84:	2b2d      	cmp	r3, #45	; 0x2d
     e86:	d10d      	bne.n	ea4 <print+0x64>
				++format;
     e88:	68bb      	ldr	r3, [r7, #8]
     e8a:	f103 0301 	add.w	r3, r3, #1
     e8e:	60bb      	str	r3, [r7, #8]
				pad = PAD_RIGHT;
     e90:	f04f 0601 	mov.w	r6, #1
			}
			while (*format == '0') {
     e94:	e007      	b.n	ea6 <print+0x66>
				++format;
     e96:	68bb      	ldr	r3, [r7, #8]
     e98:	f103 0301 	add.w	r3, r3, #1
     e9c:	60bb      	str	r3, [r7, #8]
				pad |= PAD_ZERO;
     e9e:	f046 0602 	orr.w	r6, r6, #2
     ea2:	e000      	b.n	ea6 <print+0x66>
			if (*format == '%') goto out;
			if (*format == '-') {
				++format;
				pad = PAD_RIGHT;
			}
			while (*format == '0') {
     ea4:	bf00      	nop
     ea6:	68bb      	ldr	r3, [r7, #8]
     ea8:	781b      	ldrb	r3, [r3, #0]
     eaa:	2b30      	cmp	r3, #48	; 0x30
     eac:	d0f3      	beq.n	e96 <print+0x56>
				++format;
				pad |= PAD_ZERO;
			}
			for ( ; *format >= '0' && *format <= '9'; ++format) {
     eae:	e00f      	b.n	ed0 <print+0x90>
				width *= 10;
     eb0:	462b      	mov	r3, r5
     eb2:	ea4f 0383 	mov.w	r3, r3, lsl #2
     eb6:	442b      	add	r3, r5
     eb8:	ea4f 0343 	mov.w	r3, r3, lsl #1
     ebc:	461d      	mov	r5, r3
				width += *format - '0';
     ebe:	68bb      	ldr	r3, [r7, #8]
     ec0:	781b      	ldrb	r3, [r3, #0]
     ec2:	f1a3 0330 	sub.w	r3, r3, #48	; 0x30
     ec6:	441d      	add	r5, r3
			}
			while (*format == '0') {
				++format;
				pad |= PAD_ZERO;
			}
			for ( ; *format >= '0' && *format <= '9'; ++format) {
     ec8:	68bb      	ldr	r3, [r7, #8]
     eca:	f103 0301 	add.w	r3, r3, #1
     ece:	60bb      	str	r3, [r7, #8]
     ed0:	68bb      	ldr	r3, [r7, #8]
     ed2:	781b      	ldrb	r3, [r3, #0]
     ed4:	2b2f      	cmp	r3, #47	; 0x2f
     ed6:	d903      	bls.n	ee0 <print+0xa0>
     ed8:	68bb      	ldr	r3, [r7, #8]
     eda:	781b      	ldrb	r3, [r3, #0]
     edc:	2b39      	cmp	r3, #57	; 0x39
     ede:	d9e7      	bls.n	eb0 <print+0x70>
				width *= 10;
				width += *format - '0';
			}
			if( *format == 's' ) {
     ee0:	68bb      	ldr	r3, [r7, #8]
     ee2:	781b      	ldrb	r3, [r3, #0]
     ee4:	2b73      	cmp	r3, #115	; 0x73
     ee6:	d117      	bne.n	f18 <print+0xd8>
				register char *s = (char *)va_arg( args, int );
     ee8:	687b      	ldr	r3, [r7, #4]
     eea:	f103 0204 	add.w	r2, r3, #4
     eee:	607a      	str	r2, [r7, #4]
     ef0:	681b      	ldr	r3, [r3, #0]
     ef2:	4698      	mov	r8, r3
				pc += prints (out, s?s:"(null)", width, pad);
     ef4:	f1b8 0f00 	cmp.w	r8, #0
     ef8:	d001      	beq.n	efe <print+0xbe>
     efa:	4643      	mov	r3, r8
     efc:	e003      	b.n	f06 <print+0xc6>
     efe:	f245 435c 	movw	r3, #21596	; 0x545c
     f02:	f2c0 0301 	movt	r3, #1
     f06:	68f8      	ldr	r0, [r7, #12]
     f08:	4619      	mov	r1, r3
     f0a:	462a      	mov	r2, r5
     f0c:	4633      	mov	r3, r6
     f0e:	f7ff feb1 	bl	c74 <prints>
     f12:	4603      	mov	r3, r0
     f14:	441c      	add	r4, r3
				continue;
     f16:	e087      	b.n	1028 <PROCESS_STACK_SIZE+0x28>
			}
			if( *format == 'd' ) {
     f18:	68bb      	ldr	r3, [r7, #8]
     f1a:	781b      	ldrb	r3, [r3, #0]
     f1c:	2b64      	cmp	r3, #100	; 0x64
     f1e:	d114      	bne.n	f4a <print+0x10a>
				pc += printi (out, va_arg( args, int ), 10, 1, width, pad, 'a');
     f20:	687b      	ldr	r3, [r7, #4]
     f22:	f103 0204 	add.w	r2, r3, #4
     f26:	607a      	str	r2, [r7, #4]
     f28:	681b      	ldr	r3, [r3, #0]
     f2a:	9500      	str	r5, [sp, #0]
     f2c:	9601      	str	r6, [sp, #4]
     f2e:	f04f 0261 	mov.w	r2, #97	; 0x61
     f32:	9202      	str	r2, [sp, #8]
     f34:	68f8      	ldr	r0, [r7, #12]
     f36:	4619      	mov	r1, r3
     f38:	f04f 020a 	mov.w	r2, #10
     f3c:	f04f 0301 	mov.w	r3, #1
     f40:	f7ff ff02 	bl	d48 <printi>
     f44:	4603      	mov	r3, r0
     f46:	441c      	add	r4, r3
				continue;
     f48:	e06e      	b.n	1028 <PROCESS_STACK_SIZE+0x28>
			}
			if( *format == 'x' ) {
     f4a:	68bb      	ldr	r3, [r7, #8]
     f4c:	781b      	ldrb	r3, [r3, #0]
     f4e:	2b78      	cmp	r3, #120	; 0x78
     f50:	d114      	bne.n	f7c <print+0x13c>
				pc += printi (out, va_arg( args, int ), 16, 0, width, pad, 'a');
     f52:	687b      	ldr	r3, [r7, #4]
     f54:	f103 0204 	add.w	r2, r3, #4
     f58:	607a      	str	r2, [r7, #4]
     f5a:	681b      	ldr	r3, [r3, #0]
     f5c:	9500      	str	r5, [sp, #0]
     f5e:	9601      	str	r6, [sp, #4]
     f60:	f04f 0261 	mov.w	r2, #97	; 0x61
     f64:	9202      	str	r2, [sp, #8]
     f66:	68f8      	ldr	r0, [r7, #12]
     f68:	4619      	mov	r1, r3
     f6a:	f04f 0210 	mov.w	r2, #16
     f6e:	f04f 0300 	mov.w	r3, #0
     f72:	f7ff fee9 	bl	d48 <printi>
     f76:	4603      	mov	r3, r0
     f78:	441c      	add	r4, r3
				continue;
     f7a:	e055      	b.n	1028 <PROCESS_STACK_SIZE+0x28>
			}
			if( *format == 'X' ) {
     f7c:	68bb      	ldr	r3, [r7, #8]
     f7e:	781b      	ldrb	r3, [r3, #0]
     f80:	2b58      	cmp	r3, #88	; 0x58
     f82:	d114      	bne.n	fae <print+0x16e>
				pc += printi (out, va_arg( args, int ), 16, 0, width, pad, 'A');
     f84:	687b      	ldr	r3, [r7, #4]
     f86:	f103 0204 	add.w	r2, r3, #4
     f8a:	607a      	str	r2, [r7, #4]
     f8c:	681b      	ldr	r3, [r3, #0]
     f8e:	9500      	str	r5, [sp, #0]
     f90:	9601      	str	r6, [sp, #4]
     f92:	f04f 0241 	mov.w	r2, #65	; 0x41
     f96:	9202      	str	r2, [sp, #8]
     f98:	68f8      	ldr	r0, [r7, #12]
     f9a:	4619      	mov	r1, r3
     f9c:	f04f 0210 	mov.w	r2, #16
     fa0:	f04f 0300 	mov.w	r3, #0
     fa4:	f7ff fed0 	bl	d48 <printi>
     fa8:	4603      	mov	r3, r0
     faa:	441c      	add	r4, r3
				continue;
     fac:	e03c      	b.n	1028 <PROCESS_STACK_SIZE+0x28>
			}
			if( *format == 'u' ) {
     fae:	68bb      	ldr	r3, [r7, #8]
     fb0:	781b      	ldrb	r3, [r3, #0]
     fb2:	2b75      	cmp	r3, #117	; 0x75
     fb4:	d114      	bne.n	fe0 <print+0x1a0>
				pc += printi (out, va_arg( args, int ), 10, 0, width, pad, 'a');
     fb6:	687b      	ldr	r3, [r7, #4]
     fb8:	f103 0204 	add.w	r2, r3, #4
     fbc:	607a      	str	r2, [r7, #4]
     fbe:	681b      	ldr	r3, [r3, #0]
     fc0:	9500      	str	r5, [sp, #0]
     fc2:	9601      	str	r6, [sp, #4]
     fc4:	f04f 0261 	mov.w	r2, #97	; 0x61
     fc8:	9202      	str	r2, [sp, #8]
     fca:	68f8      	ldr	r0, [r7, #12]
     fcc:	4619      	mov	r1, r3
     fce:	f04f 020a 	mov.w	r2, #10
     fd2:	f04f 0300 	mov.w	r3, #0
     fd6:	f7ff feb7 	bl	d48 <printi>
     fda:	4603      	mov	r3, r0
     fdc:	441c      	add	r4, r3
				continue;
     fde:	e023      	b.n	1028 <PROCESS_STACK_SIZE+0x28>
			}
			if( *format == 'c' ) {
     fe0:	68bb      	ldr	r3, [r7, #8]
     fe2:	781b      	ldrb	r3, [r3, #0]
     fe4:	2b63      	cmp	r3, #99	; 0x63
     fe6:	d11e      	bne.n	1026 <PROCESS_STACK_SIZE+0x26>
				/* char are converted to int then pushed on the stack */
				scr[0] = (char)va_arg( args, int );
     fe8:	687b      	ldr	r3, [r7, #4]
     fea:	f103 0204 	add.w	r2, r3, #4
     fee:	607a      	str	r2, [r7, #4]
     ff0:	681b      	ldr	r3, [r3, #0]
     ff2:	b2db      	uxtb	r3, r3
     ff4:	753b      	strb	r3, [r7, #20]
				scr[1] = '\0';
     ff6:	f04f 0300 	mov.w	r3, #0
     ffa:	757b      	strb	r3, [r7, #21]
				pc += prints (out, scr, width, pad);
     ffc:	f107 0314 	add.w	r3, r7, #20
    1000:	68f8      	ldr	r0, [r7, #12]
    1002:	4619      	mov	r1, r3
    1004:	462a      	mov	r2, r5
    1006:	4633      	mov	r3, r6
    1008:	f7ff fe34 	bl	c74 <prints>
    100c:	4603      	mov	r3, r0
    100e:	441c      	add	r4, r3
				continue;
    1010:	e00a      	b.n	1028 <PROCESS_STACK_SIZE+0x28>
	for (; *format != 0; ++format) {
		if (*format == '%') {
			++format;
			width = pad = 0;
			if (*format == '\0') break;
			if (*format == '%') goto out;
    1012:	bf00      	nop
				continue;
			}
		}
		else {
		out:
			printchar (out, *format);
    1014:	68bb      	ldr	r3, [r7, #8]
    1016:	781b      	ldrb	r3, [r3, #0]
    1018:	68f8      	ldr	r0, [r7, #12]
    101a:	4619      	mov	r1, r3
    101c:	f7ff fe12 	bl	c44 <printchar>
			++pc;
    1020:	f104 0401 	add.w	r4, r4, #1
    1024:	e000      	b.n	1028 <PROCESS_STACK_SIZE+0x28>
			if( *format == 'c' ) {
				/* char are converted to int then pushed on the stack */
				scr[0] = (char)va_arg( args, int );
				scr[1] = '\0';
				pc += prints (out, scr, width, pad);
				continue;
    1026:	bf00      	nop
{
	register int width, pad;
	register int pc = 0;
	char scr[2];

	for (; *format != 0; ++format) {
    1028:	68bb      	ldr	r3, [r7, #8]
    102a:	f103 0301 	add.w	r3, r3, #1
    102e:	60bb      	str	r3, [r7, #8]
    1030:	68bb      	ldr	r3, [r7, #8]
    1032:	781b      	ldrb	r3, [r3, #0]
    1034:	2b00      	cmp	r3, #0
    1036:	f47f af0d 	bne.w	e54 <print+0x14>
    103a:	e000      	b.n	103e <PROCESS_STACK_SIZE+0x3e>
		if (*format == '%') {
			++format;
			width = pad = 0;
			if (*format == '\0') break;
    103c:	bf00      	nop
		out:
			printchar (out, *format);
			++pc;
		}
	}
	if (out) **out = '\0';
    103e:	68fb      	ldr	r3, [r7, #12]
    1040:	2b00      	cmp	r3, #0
    1042:	d004      	beq.n	104e <PROCESS_STACK_SIZE+0x4e>
    1044:	68fb      	ldr	r3, [r7, #12]
    1046:	681b      	ldr	r3, [r3, #0]
    1048:	f04f 0200 	mov.w	r2, #0
    104c:	701a      	strb	r2, [r3, #0]
	va_end( args );
	return pc;
    104e:	4623      	mov	r3, r4
}
    1050:	4618      	mov	r0, r3
    1052:	f107 0718 	add.w	r7, r7, #24
    1056:	46bd      	mov	sp, r7
    1058:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0000105c <printf>:

int printf(const char *format, ...)
{
        va_list args;
        
        va_start( args, format );
    105c:	b40f      	push	{r0, r1, r2, r3}
    105e:	b580      	push	{r7, lr}
    1060:	b082      	sub	sp, #8
    1062:	af00      	add	r7, sp, #0
    1064:	f107 0314 	add.w	r3, r7, #20
    1068:	607b      	str	r3, [r7, #4]
        return print( 0, format, args );
    106a:	f04f 0000 	mov.w	r0, #0
    106e:	6939      	ldr	r1, [r7, #16]
    1070:	687a      	ldr	r2, [r7, #4]
    1072:	f7ff fee5 	bl	e40 <print>
    1076:	4603      	mov	r3, r0
}
    1078:	4618      	mov	r0, r3
    107a:	f107 0708 	add.w	r7, r7, #8
    107e:	46bd      	mov	sp, r7
    1080:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
    1084:	b004      	add	sp, #16
    1086:	4770      	bx	lr

00001088 <sprintf>:

int sprintf(char *out, const char *format, ...)
{
        va_list args;
        
        va_start( args, format );
    1088:	b40e      	push	{r1, r2, r3}
    108a:	b580      	push	{r7, lr}
    108c:	b085      	sub	sp, #20
    108e:	af00      	add	r7, sp, #0
    1090:	6078      	str	r0, [r7, #4]
    1092:	f107 0320 	add.w	r3, r7, #32
    1096:	60fb      	str	r3, [r7, #12]
        return print( &out, format, args );
    1098:	f107 0304 	add.w	r3, r7, #4
    109c:	4618      	mov	r0, r3
    109e:	69f9      	ldr	r1, [r7, #28]
    10a0:	68fa      	ldr	r2, [r7, #12]
    10a2:	f7ff fecd 	bl	e40 <print>
    10a6:	4603      	mov	r3, r0
}
    10a8:	4618      	mov	r0, r3
    10aa:	f107 0714 	add.w	r7, r7, #20
    10ae:	46bd      	mov	sp, r7
    10b0:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
    10b4:	b003      	add	sp, #12
    10b6:	4770      	bx	lr

000010b8 <snprintf>:
{
        va_list args;
        
        ( void ) count;
        
        va_start( args, format );
    10b8:	b40c      	push	{r2, r3}
    10ba:	b580      	push	{r7, lr}
    10bc:	b084      	sub	sp, #16
    10be:	af00      	add	r7, sp, #0
    10c0:	6078      	str	r0, [r7, #4]
    10c2:	6039      	str	r1, [r7, #0]
    10c4:	f107 031c 	add.w	r3, r7, #28
    10c8:	60fb      	str	r3, [r7, #12]
        return print( &buf, format, args );
    10ca:	f107 0304 	add.w	r3, r7, #4
    10ce:	4618      	mov	r0, r3
    10d0:	69b9      	ldr	r1, [r7, #24]
    10d2:	68fa      	ldr	r2, [r7, #12]
    10d4:	f7ff feb4 	bl	e40 <print>
    10d8:	4603      	mov	r3, r0
}
    10da:	4618      	mov	r0, r3
    10dc:	f107 0710 	add.w	r7, r7, #16
    10e0:	46bd      	mov	sp, r7
    10e2:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
    10e6:	b002      	add	sp, #8
    10e8:	4770      	bx	lr
    10ea:	bf00      	nop

000010ec <write>:
#endif


/* To keep linker happy. */
int	write( int i, char* c, int n)
{
    10ec:	b480      	push	{r7}
    10ee:	b085      	sub	sp, #20
    10f0:	af00      	add	r7, sp, #0
    10f2:	60f8      	str	r0, [r7, #12]
    10f4:	60b9      	str	r1, [r7, #8]
    10f6:	607a      	str	r2, [r7, #4]
	(void)i;
	(void)n;
	(void)c;
	return 0;
    10f8:	f04f 0300 	mov.w	r3, #0
}
    10fc:	4618      	mov	r0, r3
    10fe:	f107 0714 	add.w	r7, r7, #20
    1102:	46bd      	mov	sp, r7
    1104:	bc80      	pop	{r7}
    1106:	4770      	bx	lr

00001108 <NVIC_EnableIRQ>:
 *
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
    1108:	b480      	push	{r7}
    110a:	b083      	sub	sp, #12
    110c:	af00      	add	r7, sp, #0
    110e:	4603      	mov	r3, r0
    1110:	80fb      	strh	r3, [r7, #6]
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
    1112:	f24e 1300 	movw	r3, #57600	; 0xe100
    1116:	f2ce 0300 	movt	r3, #57344	; 0xe000
    111a:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
    111e:	ea4f 1252 	mov.w	r2, r2, lsr #5
    1122:	88f9      	ldrh	r1, [r7, #6]
    1124:	f001 011f 	and.w	r1, r1, #31
    1128:	f04f 0001 	mov.w	r0, #1
    112c:	fa00 f101 	lsl.w	r1, r0, r1
    1130:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
    1134:	f107 070c 	add.w	r7, r7, #12
    1138:	46bd      	mov	sp, r7
    113a:	bc80      	pop	{r7}
    113c:	4770      	bx	lr
    113e:	bf00      	nop

00001140 <NVIC_SetPriority>:
 * interrupt, or negative to specify an internal (core) interrupt.
 *
 * Note: The priority cannot be set for every core interrupt.
 */
static __INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
    1140:	b480      	push	{r7}
    1142:	b083      	sub	sp, #12
    1144:	af00      	add	r7, sp, #0
    1146:	4603      	mov	r3, r0
    1148:	6039      	str	r1, [r7, #0]
    114a:	80fb      	strh	r3, [r7, #6]
  if(IRQn < 0) {
    114c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
    1150:	2b00      	cmp	r3, #0
    1152:	da10      	bge.n	1176 <NVIC_SetPriority+0x36>
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M3 System Interrupts */
    1154:	f64e 5300 	movw	r3, #60672	; 0xed00
    1158:	f2ce 0300 	movt	r3, #57344	; 0xe000
    115c:	88fa      	ldrh	r2, [r7, #6]
    115e:	f002 020f 	and.w	r2, r2, #15
    1162:	f1a2 0104 	sub.w	r1, r2, #4
    1166:	683a      	ldr	r2, [r7, #0]
    1168:	b2d2      	uxtb	r2, r2
    116a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
    116e:	b2d2      	uxtb	r2, r2
    1170:	440b      	add	r3, r1
    1172:	761a      	strb	r2, [r3, #24]
    1174:	e00d      	b.n	1192 <NVIC_SetPriority+0x52>
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
    1176:	f24e 1300 	movw	r3, #57600	; 0xe100
    117a:	f2ce 0300 	movt	r3, #57344	; 0xe000
    117e:	f9b7 1006 	ldrsh.w	r1, [r7, #6]
    1182:	683a      	ldr	r2, [r7, #0]
    1184:	b2d2      	uxtb	r2, r2
    1186:	ea4f 02c2 	mov.w	r2, r2, lsl #3
    118a:	b2d2      	uxtb	r2, r2
    118c:	440b      	add	r3, r1
    118e:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
    1192:	f107 070c 	add.w	r7, r7, #12
    1196:	46bd      	mov	sp, r7
    1198:	bc80      	pop	{r7}
    119a:	4770      	bx	lr

0000119c <clock_time>:
QueueHandle_t xEMACEventQueue = NULL;

/*-----------------------------------------------------------*/

clock_time_t clock_time( void )
{
    119c:	b580      	push	{r7, lr}
    119e:	af00      	add	r7, sp, #0
	return xTaskGetTickCount();
    11a0:	f010 fbcc 	bl	1193c <xTaskGetTickCount>
    11a4:	4603      	mov	r3, r0
}
    11a6:	4618      	mov	r0, r3
    11a8:	bd80      	pop	{r7, pc}
    11aa:	bf00      	nop

000011ac <vuIP_Task>:
/*-----------------------------------------------------------*/

void vuIP_Task( void *pvParameters )
{
    11ac:	b590      	push	{r4, r7, lr}
    11ae:	b087      	sub	sp, #28
    11b0:	af00      	add	r7, sp, #0
    11b2:	6078      	str	r0, [r7, #4]
portBASE_TYPE i;
unsigned long ulNewEvent = 0UL, ulUIP_Events = 0UL;
    11b4:	f04f 0300 	mov.w	r3, #0
    11b8:	60bb      	str	r3, [r7, #8]
    11ba:	f04f 0300 	mov.w	r3, #0
    11be:	613b      	str	r3, [r7, #16]

	/* Just to prevent compiler warnings about the unused parameter. */
	( void ) pvParameters;

	/* Initialise the uIP stack, configuring for web server usage. */
	prvInitialise_uIP();
    11c0:	f000 f8fe 	bl	13c0 <prvInitialise_uIP>

	/* Initialise the MAC and PHY. */
	prvInitEmac();
    11c4:	f000 fa06 	bl	15d4 <prvInitEmac>
    11c8:	e000      	b.n	11cc <vuIP_Task+0x20>
		if( ulUIP_Events == pdFALSE )
		{
			xQueueReceive( xEMACEventQueue, &ulNewEvent, portMAX_DELAY );
			ulUIP_Events |= ulNewEvent;
		}
	}
    11ca:	bf00      	nop
	prvInitEmac();

	for( ;; )
	{
		/* Is there received data ready to be processed? */
		lPacketLength = MSS_MAC_rx_packet();
    11cc:	f004 f8e8 	bl	53a0 <MSS_MAC_rx_packet>
    11d0:	4603      	mov	r3, r0
    11d2:	617b      	str	r3, [r7, #20]

		/* Statements to be executed if data has been received on the Ethernet. */
		if( ( lPacketLength > 0 ) && ( uip_buf != NULL ) )
    11d4:	697b      	ldr	r3, [r7, #20]
    11d6:	2b00      	cmp	r3, #0
    11d8:	dd4f      	ble.n	127a <vuIP_Task+0xce>
    11da:	f240 236c 	movw	r3, #620	; 0x26c
    11de:	f2c2 0300 	movt	r3, #8192	; 0x2000
    11e2:	681b      	ldr	r3, [r3, #0]
    11e4:	2b00      	cmp	r3, #0
    11e6:	d048      	beq.n	127a <vuIP_Task+0xce>
		{
			uip_len = ( u16_t ) lPacketLength;
    11e8:	697b      	ldr	r3, [r7, #20]
    11ea:	b29a      	uxth	r2, r3
    11ec:	f24a 73ac 	movw	r3, #42924	; 0xa7ac
    11f0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    11f4:	801a      	strh	r2, [r3, #0]

			/* Standard uIP loop taken from the uIP manual. */
			if( xHeader->type == htons( UIP_ETHTYPE_IP ) )
    11f6:	f240 236c 	movw	r3, #620	; 0x26c
    11fa:	f2c2 0300 	movt	r3, #8192	; 0x2000
    11fe:	681b      	ldr	r3, [r3, #0]
    1200:	7b1a      	ldrb	r2, [r3, #12]
    1202:	7b5b      	ldrb	r3, [r3, #13]
    1204:	ea4f 2303 	mov.w	r3, r3, lsl #8
    1208:	ea43 0302 	orr.w	r3, r3, r2
    120c:	b29c      	uxth	r4, r3
    120e:	f44f 6000 	mov.w	r0, #2048	; 0x800
    1212:	f00c fc01 	bl	da18 <htons>
    1216:	4603      	mov	r3, r0
    1218:	429c      	cmp	r4, r3
    121a:	d10f      	bne.n	123c <vuIP_Task+0x90>
			{
				uip_arp_ipin();
				uip_input();
    121c:	f04f 0001 	mov.w	r0, #1
    1220:	f00a fb22 	bl	b868 <uip_process>

				/* If the above function invocation resulted in data that
				should be sent out on the network, the global variable
				uip_len is set to a value > 0. */
				if( uip_len > 0 )
    1224:	f24a 73ac 	movw	r3, #42924	; 0xa7ac
    1228:	f2c2 0300 	movt	r3, #8192	; 0x2000
    122c:	881b      	ldrh	r3, [r3, #0]
    122e:	2b00      	cmp	r3, #0
    1230:	d028      	beq.n	1284 <vuIP_Task+0xd8>
				{
					uip_arp_out();
    1232:	f00c ffe7 	bl	e204 <uip_arp_out>
					vEMACWrite();
    1236:	f000 f9eb 	bl	1610 <vEMACWrite>
	{
		/* Is there received data ready to be processed? */
		lPacketLength = MSS_MAC_rx_packet();

		/* Statements to be executed if data has been received on the Ethernet. */
		if( ( lPacketLength > 0 ) && ( uip_buf != NULL ) )
    123a:	e028      	b.n	128e <vuIP_Task+0xe2>
				{
					uip_arp_out();
					vEMACWrite();
				}
			}
			else if( xHeader->type == htons( UIP_ETHTYPE_ARP ) )
    123c:	f240 236c 	movw	r3, #620	; 0x26c
    1240:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1244:	681b      	ldr	r3, [r3, #0]
    1246:	7b1a      	ldrb	r2, [r3, #12]
    1248:	7b5b      	ldrb	r3, [r3, #13]
    124a:	ea4f 2303 	mov.w	r3, r3, lsl #8
    124e:	ea43 0302 	orr.w	r3, r3, r2
    1252:	b29c      	uxth	r4, r3
    1254:	f640 0006 	movw	r0, #2054	; 0x806
    1258:	f00c fbde 	bl	da18 <htons>
    125c:	4603      	mov	r3, r0
    125e:	429c      	cmp	r4, r3
    1260:	d112      	bne.n	1288 <vuIP_Task+0xdc>
			{
				uip_arp_arpin();
    1262:	f00c fe4b 	bl	defc <uip_arp_arpin>

				/* If the above function invocation resulted in data that
				should be sent out on the network, the global variable
				uip_len is set to a value > 0. */
				if( uip_len > 0 )
    1266:	f24a 73ac 	movw	r3, #42924	; 0xa7ac
    126a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    126e:	881b      	ldrh	r3, [r3, #0]
    1270:	2b00      	cmp	r3, #0
    1272:	d00b      	beq.n	128c <vuIP_Task+0xe0>
				{
					vEMACWrite();
    1274:	f000 f9cc 	bl	1610 <vEMACWrite>
	{
		/* Is there received data ready to be processed? */
		lPacketLength = MSS_MAC_rx_packet();

		/* Statements to be executed if data has been received on the Ethernet. */
		if( ( lPacketLength > 0 ) && ( uip_buf != NULL ) )
    1278:	e009      	b.n	128e <vuIP_Task+0xe2>
			}
		}
		else
		{
			/* Clear the RX event latched in ulUIP_Events - if one was latched. */
			ulUIP_Events &= ~uipETHERNET_RX_EVENT;
    127a:	693b      	ldr	r3, [r7, #16]
    127c:	f023 0301 	bic.w	r3, r3, #1
    1280:	613b      	str	r3, [r7, #16]
    1282:	e004      	b.n	128e <vuIP_Task+0xe2>
	{
		/* Is there received data ready to be processed? */
		lPacketLength = MSS_MAC_rx_packet();

		/* Statements to be executed if data has been received on the Ethernet. */
		if( ( lPacketLength > 0 ) && ( uip_buf != NULL ) )
    1284:	bf00      	nop
    1286:	e002      	b.n	128e <vuIP_Task+0xe2>
    1288:	bf00      	nop
    128a:	e000      	b.n	128e <vuIP_Task+0xe2>
    128c:	bf00      	nop
			/* Clear the RX event latched in ulUIP_Events - if one was latched. */
			ulUIP_Events &= ~uipETHERNET_RX_EVENT;
		}

		/* Statements to be executed if the TCP/IP period timer has expired. */
		if( ( ulUIP_Events & uipPERIODIC_TIMER_EVENT ) != 0UL )
    128e:	693b      	ldr	r3, [r7, #16]
    1290:	f003 0308 	and.w	r3, r3, #8
    1294:	2b00      	cmp	r3, #0
    1296:	d033      	beq.n	1300 <vuIP_Task+0x154>
		{
			ulUIP_Events &= ~uipPERIODIC_TIMER_EVENT;
    1298:	693b      	ldr	r3, [r7, #16]
    129a:	f023 0308 	bic.w	r3, r3, #8
    129e:	613b      	str	r3, [r7, #16]

			if( uip_buf != NULL )
    12a0:	f240 236c 	movw	r3, #620	; 0x26c
    12a4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    12a8:	681b      	ldr	r3, [r3, #0]
    12aa:	2b00      	cmp	r3, #0
    12ac:	d028      	beq.n	1300 <vuIP_Task+0x154>
			{
				for( i = 0; i < UIP_CONNS; i++ )
    12ae:	f04f 0300 	mov.w	r3, #0
    12b2:	60fb      	str	r3, [r7, #12]
    12b4:	e021      	b.n	12fa <vuIP_Task+0x14e>
				{
					uip_periodic( i );
    12b6:	68fb      	ldr	r3, [r7, #12]
    12b8:	f04f 02cc 	mov.w	r2, #204	; 0xcc
    12bc:	fb02 f203 	mul.w	r2, r2, r3
    12c0:	f24a 73c4 	movw	r3, #42948	; 0xa7c4
    12c4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    12c8:	441a      	add	r2, r3
    12ca:	f24a 73c0 	movw	r3, #42944	; 0xa7c0
    12ce:	f2c2 0300 	movt	r3, #8192	; 0x2000
    12d2:	601a      	str	r2, [r3, #0]
    12d4:	f04f 0002 	mov.w	r0, #2
    12d8:	f00a fac6 	bl	b868 <uip_process>

					/* If the above function invocation resulted in data that
					should be sent out on the network, the global variable
					uip_len is set to a value > 0. */
					if( uip_len > 0 )
    12dc:	f24a 73ac 	movw	r3, #42924	; 0xa7ac
    12e0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    12e4:	881b      	ldrh	r3, [r3, #0]
    12e6:	2b00      	cmp	r3, #0
    12e8:	d003      	beq.n	12f2 <vuIP_Task+0x146>
					{
						uip_arp_out();
    12ea:	f00c ff8b 	bl	e204 <uip_arp_out>
						vEMACWrite();
    12ee:	f000 f98f 	bl	1610 <vEMACWrite>
		{
			ulUIP_Events &= ~uipPERIODIC_TIMER_EVENT;

			if( uip_buf != NULL )
			{
				for( i = 0; i < UIP_CONNS; i++ )
    12f2:	68fb      	ldr	r3, [r7, #12]
    12f4:	f103 0301 	add.w	r3, r3, #1
    12f8:	60fb      	str	r3, [r7, #12]
    12fa:	68fb      	ldr	r3, [r7, #12]
    12fc:	2b27      	cmp	r3, #39	; 0x27
    12fe:	ddda      	ble.n	12b6 <vuIP_Task+0x10a>
				}
			}
		}

		/* Statements to be executed if the ARP timer has expired. */
		if( ( ulUIP_Events & uipARP_TIMER_EVENT ) != 0 )
    1300:	693b      	ldr	r3, [r7, #16]
    1302:	f003 0304 	and.w	r3, r3, #4
    1306:	2b00      	cmp	r3, #0
    1308:	d005      	beq.n	1316 <vuIP_Task+0x16a>
		{
			ulUIP_Events &= ~uipARP_TIMER_EVENT;
    130a:	693b      	ldr	r3, [r7, #16]
    130c:	f023 0304 	bic.w	r3, r3, #4
    1310:	613b      	str	r3, [r7, #16]
			uip_arp_timer();
    1312:	f00c fc41 	bl	db98 <uip_arp_timer>
		}

		/* If all latched events have been cleared - block until another event
		occurs. */
		if( ulUIP_Events == pdFALSE )
    1316:	693b      	ldr	r3, [r7, #16]
    1318:	2b00      	cmp	r3, #0
    131a:	f47f af56 	bne.w	11ca <vuIP_Task+0x1e>
		{
			xQueueReceive( xEMACEventQueue, &ulNewEvent, portMAX_DELAY );
    131e:	f240 13dc 	movw	r3, #476	; 0x1dc
    1322:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1326:	681a      	ldr	r2, [r3, #0]
    1328:	f107 0308 	add.w	r3, r7, #8
    132c:	4610      	mov	r0, r2
    132e:	4619      	mov	r1, r3
    1330:	f04f 32ff 	mov.w	r2, #4294967295
    1334:	f00e fcc8 	bl	fcc8 <xQueueReceive>
			ulUIP_Events |= ulNewEvent;
    1338:	68bb      	ldr	r3, [r7, #8]
    133a:	693a      	ldr	r2, [r7, #16]
    133c:	ea42 0303 	orr.w	r3, r2, r3
    1340:	613b      	str	r3, [r7, #16]
		}
	}
    1342:	e743      	b.n	11cc <vuIP_Task+0x20>

00001344 <prvSetMACAddress>:
}
/*-----------------------------------------------------------*/

static void prvSetMACAddress( void )
{
    1344:	b480      	push	{r7}
    1346:	b083      	sub	sp, #12
    1348:	af00      	add	r7, sp, #0
struct uip_eth_addr xAddr;

	/* Configure the MAC address in the uIP stack. */
	xAddr.addr[ 0 ] = configMAC_ADDR0;
    134a:	f04f 0300 	mov.w	r3, #0
    134e:	703b      	strb	r3, [r7, #0]
	xAddr.addr[ 1 ] = configMAC_ADDR1;
    1350:	f04f 0312 	mov.w	r3, #18
    1354:	707b      	strb	r3, [r7, #1]
	xAddr.addr[ 2 ] = configMAC_ADDR2;
    1356:	f04f 0313 	mov.w	r3, #19
    135a:	70bb      	strb	r3, [r7, #2]
	xAddr.addr[ 3 ] = configMAC_ADDR3;
    135c:	f04f 0310 	mov.w	r3, #16
    1360:	70fb      	strb	r3, [r7, #3]
	xAddr.addr[ 4 ] = configMAC_ADDR4;
    1362:	f04f 0315 	mov.w	r3, #21
    1366:	713b      	strb	r3, [r7, #4]
	xAddr.addr[ 5 ] = configMAC_ADDR5;
    1368:	f04f 0311 	mov.w	r3, #17
    136c:	717b      	strb	r3, [r7, #5]
	uip_setethaddr( xAddr );
    136e:	783a      	ldrb	r2, [r7, #0]
    1370:	f642 3344 	movw	r3, #11076	; 0x2b44
    1374:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1378:	701a      	strb	r2, [r3, #0]
    137a:	787a      	ldrb	r2, [r7, #1]
    137c:	f642 3344 	movw	r3, #11076	; 0x2b44
    1380:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1384:	705a      	strb	r2, [r3, #1]
    1386:	78ba      	ldrb	r2, [r7, #2]
    1388:	f642 3344 	movw	r3, #11076	; 0x2b44
    138c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1390:	709a      	strb	r2, [r3, #2]
    1392:	78fa      	ldrb	r2, [r7, #3]
    1394:	f642 3344 	movw	r3, #11076	; 0x2b44
    1398:	f2c2 0300 	movt	r3, #8192	; 0x2000
    139c:	70da      	strb	r2, [r3, #3]
    139e:	793a      	ldrb	r2, [r7, #4]
    13a0:	f642 3344 	movw	r3, #11076	; 0x2b44
    13a4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    13a8:	711a      	strb	r2, [r3, #4]
    13aa:	797a      	ldrb	r2, [r7, #5]
    13ac:	f642 3344 	movw	r3, #11076	; 0x2b44
    13b0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    13b4:	715a      	strb	r2, [r3, #5]
}
    13b6:	f107 070c 	add.w	r7, r7, #12
    13ba:	46bd      	mov	sp, r7
    13bc:	bc80      	pop	{r7}
    13be:	4770      	bx	lr

000013c0 <prvInitialise_uIP>:
/*-----------------------------------------------------------*/

static void prvInitialise_uIP( void )
{
    13c0:	b580      	push	{r7, lr}
    13c2:	b088      	sub	sp, #32
    13c4:	af02      	add	r7, sp, #8
uip_ipaddr_t xIPAddr;
TimerHandle_t xARPTimer, xPeriodicTimer;

	uip_init();
    13c6:	f00a f831 	bl	b42c <uip_init>
	uip_ipaddr( &xIPAddr, configIP_ADDR0, configIP_ADDR1, configIP_ADDR2, configIP_ADDR3 );
    13ca:	f06f 033f 	mvn.w	r3, #63	; 0x3f
    13ce:	713b      	strb	r3, [r7, #4]
    13d0:	f06f 0357 	mvn.w	r3, #87	; 0x57
    13d4:	717b      	strb	r3, [r7, #5]
    13d6:	f04f 0300 	mov.w	r3, #0
    13da:	71bb      	strb	r3, [r7, #6]
    13dc:	f06f 0337 	mvn.w	r3, #55	; 0x37
    13e0:	71fb      	strb	r3, [r7, #7]
	uip_sethostaddr( &xIPAddr );
    13e2:	793a      	ldrb	r2, [r7, #4]
    13e4:	f64c 0334 	movw	r3, #51252	; 0xc834
    13e8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    13ec:	701a      	strb	r2, [r3, #0]
    13ee:	797a      	ldrb	r2, [r7, #5]
    13f0:	f64c 0334 	movw	r3, #51252	; 0xc834
    13f4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    13f8:	705a      	strb	r2, [r3, #1]
    13fa:	79ba      	ldrb	r2, [r7, #6]
    13fc:	f64c 0334 	movw	r3, #51252	; 0xc834
    1400:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1404:	709a      	strb	r2, [r3, #2]
    1406:	79fa      	ldrb	r2, [r7, #7]
    1408:	f64c 0334 	movw	r3, #51252	; 0xc834
    140c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1410:	70da      	strb	r2, [r3, #3]
	uip_ipaddr( &xIPAddr, configNET_MASK0, configNET_MASK1, configNET_MASK2, configNET_MASK3 );
    1412:	f04f 33ff 	mov.w	r3, #4294967295
    1416:	713b      	strb	r3, [r7, #4]
    1418:	f04f 33ff 	mov.w	r3, #4294967295
    141c:	717b      	strb	r3, [r7, #5]
    141e:	f04f 33ff 	mov.w	r3, #4294967295
    1422:	71bb      	strb	r3, [r7, #6]
    1424:	f04f 0300 	mov.w	r3, #0
    1428:	71fb      	strb	r3, [r7, #7]
	uip_setnetmask( &xIPAddr );
    142a:	793a      	ldrb	r2, [r7, #4]
    142c:	f64c 0330 	movw	r3, #51248	; 0xc830
    1430:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1434:	701a      	strb	r2, [r3, #0]
    1436:	797a      	ldrb	r2, [r7, #5]
    1438:	f64c 0330 	movw	r3, #51248	; 0xc830
    143c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1440:	705a      	strb	r2, [r3, #1]
    1442:	79ba      	ldrb	r2, [r7, #6]
    1444:	f64c 0330 	movw	r3, #51248	; 0xc830
    1448:	f2c2 0300 	movt	r3, #8192	; 0x2000
    144c:	709a      	strb	r2, [r3, #2]
    144e:	79fa      	ldrb	r2, [r7, #7]
    1450:	f64c 0330 	movw	r3, #51248	; 0xc830
    1454:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1458:	70da      	strb	r2, [r3, #3]
	prvSetMACAddress();
    145a:	f7ff ff73 	bl	1344 <prvSetMACAddress>
	httpd_init();
    145e:	f00d ff95 	bl	f38c <httpd_init>

	/* Create the queue used to sent TCP/IP events to the uIP stack. */
	xEMACEventQueue = xQueueCreate( uipEVENT_QUEUE_LENGTH, sizeof( unsigned long ) );
    1462:	f04f 000a 	mov.w	r0, #10
    1466:	f04f 0104 	mov.w	r1, #4
    146a:	f04f 0200 	mov.w	r2, #0
    146e:	f00e f8c7 	bl	f600 <xQueueGenericCreate>
    1472:	4602      	mov	r2, r0
    1474:	f240 13dc 	movw	r3, #476	; 0x1dc
    1478:	f2c2 0300 	movt	r3, #8192	; 0x2000
    147c:	601a      	str	r2, [r3, #0]

	/* Create and start the uIP timers. */
	xARPTimer = xTimerCreate( 	"ARPTimer", /* Just a name that is helpful for debugging, not used by the kernel. */
    147e:	f241 6365 	movw	r3, #5733	; 0x1665
    1482:	f2c0 0300 	movt	r3, #0
    1486:	9300      	str	r3, [sp, #0]
    1488:	f245 4064 	movw	r0, #21604	; 0x5464
    148c:	f2c0 0001 	movt	r0, #1
    1490:	f242 7110 	movw	r1, #10000	; 0x2710
    1494:	f04f 0201 	mov.w	r2, #1
    1498:	f04f 0300 	mov.w	r3, #0
    149c:	f012 f978 	bl	13790 <xTimerCreate>
    14a0:	4603      	mov	r3, r0
    14a2:	60bb      	str	r3, [r7, #8]
								pdTRUE, /* Autor-reload. */
								( void * ) uipARP_TIMER,
								prvUIPTimerCallback
							);

	xPeriodicTimer = xTimerCreate( 	"PeriodicTimer",
    14a4:	f241 6365 	movw	r3, #5733	; 0x1665
    14a8:	f2c0 0300 	movt	r3, #0
    14ac:	9300      	str	r3, [sp, #0]
    14ae:	f245 4070 	movw	r0, #21616	; 0x5470
    14b2:	f2c0 0001 	movt	r0, #1
    14b6:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
    14ba:	f04f 0201 	mov.w	r2, #1
    14be:	f04f 0301 	mov.w	r3, #1
    14c2:	f012 f965 	bl	13790 <xTimerCreate>
    14c6:	4603      	mov	r3, r0
    14c8:	60fb      	str	r3, [r7, #12]
									( void * ) uipPERIODIC_TIMER,
									prvUIPTimerCallback
								);

	/* Sanity check that the timers were indeed created. */
	configASSERT( xARPTimer );
    14ca:	68bb      	ldr	r3, [r7, #8]
    14cc:	2b00      	cmp	r3, #0
    14ce:	d109      	bne.n	14e4 <prvInitialise_uIP+0x124>
    14d0:	f04f 0328 	mov.w	r3, #40	; 0x28
    14d4:	f383 8811 	msr	BASEPRI, r3
    14d8:	f3bf 8f6f 	isb	sy
    14dc:	f3bf 8f4f 	dsb	sy
    14e0:	613b      	str	r3, [r7, #16]
    14e2:	e7fe      	b.n	14e2 <prvInitialise_uIP+0x122>
	configASSERT( xPeriodicTimer );
    14e4:	68fb      	ldr	r3, [r7, #12]
    14e6:	2b00      	cmp	r3, #0
    14e8:	d109      	bne.n	14fe <prvInitialise_uIP+0x13e>
    14ea:	f04f 0328 	mov.w	r3, #40	; 0x28
    14ee:	f383 8811 	msr	BASEPRI, r3
    14f2:	f3bf 8f6f 	isb	sy
    14f6:	f3bf 8f4f 	dsb	sy
    14fa:	617b      	str	r3, [r7, #20]
    14fc:	e7fe      	b.n	14fc <prvInitialise_uIP+0x13c>

	/* These commands will block indefinitely until they succeed, so there is
	no point in checking their return values. */
	xTimerStart( xARPTimer, portMAX_DELAY );
    14fe:	f010 fa1d 	bl	1193c <xTaskGetTickCount>
    1502:	4603      	mov	r3, r0
    1504:	f04f 32ff 	mov.w	r2, #4294967295
    1508:	9200      	str	r2, [sp, #0]
    150a:	68b8      	ldr	r0, [r7, #8]
    150c:	f04f 0101 	mov.w	r1, #1
    1510:	461a      	mov	r2, r3
    1512:	f04f 0300 	mov.w	r3, #0
    1516:	f012 f98d 	bl	13834 <xTimerGenericCommand>
	xTimerStart( xPeriodicTimer, portMAX_DELAY );
    151a:	f010 fa0f 	bl	1193c <xTaskGetTickCount>
    151e:	4603      	mov	r3, r0
    1520:	f04f 32ff 	mov.w	r2, #4294967295
    1524:	9200      	str	r2, [sp, #0]
    1526:	68f8      	ldr	r0, [r7, #12]
    1528:	f04f 0101 	mov.w	r1, #1
    152c:	461a      	mov	r2, r3
    152e:	f04f 0300 	mov.w	r3, #0
    1532:	f012 f97f 	bl	13834 <xTimerGenericCommand>
}
    1536:	f107 0718 	add.w	r7, r7, #24
    153a:	46bd      	mov	sp, r7
    153c:	bd80      	pop	{r7, pc}
    153e:	bf00      	nop

00001540 <prvEMACEventListener>:
/*-----------------------------------------------------------*/

static void prvEMACEventListener( unsigned long ulISREvents )
{
    1540:	b580      	push	{r7, lr}
    1542:	b086      	sub	sp, #24
    1544:	af00      	add	r7, sp, #0
    1546:	6078      	str	r0, [r7, #4]
long lHigherPriorityTaskWoken = pdFALSE;
    1548:	f04f 0300 	mov.w	r3, #0
    154c:	613b      	str	r3, [r7, #16]
const unsigned long ulRxEvent = uipETHERNET_RX_EVENT;
    154e:	f04f 0301 	mov.w	r3, #1
    1552:	60fb      	str	r3, [r7, #12]

	/* Sanity check that the event queue was indeed created. */
	configASSERT( xEMACEventQueue );
    1554:	f240 13dc 	movw	r3, #476	; 0x1dc
    1558:	f2c2 0300 	movt	r3, #8192	; 0x2000
    155c:	681b      	ldr	r3, [r3, #0]
    155e:	2b00      	cmp	r3, #0
    1560:	d109      	bne.n	1576 <prvEMACEventListener+0x36>
    1562:	f04f 0328 	mov.w	r3, #40	; 0x28
    1566:	f383 8811 	msr	BASEPRI, r3
    156a:	f3bf 8f6f 	isb	sy
    156e:	f3bf 8f4f 	dsb	sy
    1572:	617b      	str	r3, [r7, #20]
    1574:	e7fe      	b.n	1574 <prvEMACEventListener+0x34>

	if( ( ulISREvents & MSS_MAC_EVENT_PACKET_SEND ) != 0UL )
    1576:	687b      	ldr	r3, [r7, #4]
    1578:	f003 0301 	and.w	r3, r3, #1
    157c:	b2db      	uxtb	r3, r3
    157e:	2b00      	cmp	r3, #0
    1580:	d001      	beq.n	1586 <prvEMACEventListener+0x46>
	{
		/* An Ethernet Tx event has occurred. */
		MSS_MAC_FreeTxBuffers();
    1582:	f005 fbcf 	bl	6d24 <MSS_MAC_FreeTxBuffers>
	}

	if( ( ulISREvents & MSS_MAC_EVENT_PACKET_RECEIVED ) != 0UL )
    1586:	687b      	ldr	r3, [r7, #4]
    1588:	f003 0302 	and.w	r3, r3, #2
    158c:	2b00      	cmp	r3, #0
    158e:	d00f      	beq.n	15b0 <prvEMACEventListener+0x70>
	{
		/* An Ethernet Rx event has occurred. */
		xQueueSendFromISR( xEMACEventQueue, &ulRxEvent, &lHigherPriorityTaskWoken );
    1590:	f240 13dc 	movw	r3, #476	; 0x1dc
    1594:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1598:	6819      	ldr	r1, [r3, #0]
    159a:	f107 020c 	add.w	r2, r7, #12
    159e:	f107 0310 	add.w	r3, r7, #16
    15a2:	4608      	mov	r0, r1
    15a4:	4611      	mov	r1, r2
    15a6:	461a      	mov	r2, r3
    15a8:	f04f 0300 	mov.w	r3, #0
    15ac:	f00e fa54 	bl	fa58 <xQueueGenericSendFromISR>
	}

	portEND_SWITCHING_ISR( lHigherPriorityTaskWoken );
    15b0:	693b      	ldr	r3, [r7, #16]
    15b2:	2b00      	cmp	r3, #0
    15b4:	d00a      	beq.n	15cc <prvEMACEventListener+0x8c>
    15b6:	f64e 5304 	movw	r3, #60676	; 0xed04
    15ba:	f2ce 0300 	movt	r3, #57344	; 0xe000
    15be:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
    15c2:	601a      	str	r2, [r3, #0]
    15c4:	f3bf 8f4f 	dsb	sy
    15c8:	f3bf 8f6f 	isb	sy
}
    15cc:	f107 0718 	add.w	r7, r7, #24
    15d0:	46bd      	mov	sp, r7
    15d2:	bd80      	pop	{r7, pc}

000015d4 <prvInitEmac>:
/*-----------------------------------------------------------*/

static void prvInitEmac( void )
{
    15d4:	b580      	push	{r7, lr}
    15d6:	b082      	sub	sp, #8
    15d8:	af00      	add	r7, sp, #0
const unsigned char ucPHYAddress = 1;
    15da:	f04f 0301 	mov.w	r3, #1
    15de:	71fb      	strb	r3, [r7, #7]

	/* Initialise the MAC and PHY hardware. */
	MSS_MAC_init( ucPHYAddress );
    15e0:	79fb      	ldrb	r3, [r7, #7]
    15e2:	4618      	mov	r0, r3
    15e4:	f003 f88e 	bl	4704 <MSS_MAC_init>

	/* Register the event listener.  The Ethernet interrupt handler will call
	this listener whenever an Rx or a Tx interrupt occurs. */
	MSS_MAC_set_callback( ( MSS_MAC_callback_t ) prvEMACEventListener );
    15e8:	f241 5041 	movw	r0, #5441	; 0x1541
    15ec:	f2c0 0000 	movt	r0, #0
    15f0:	f004 fa44 	bl	5a7c <MSS_MAC_set_callback>

    /* Setup the EMAC and the NVIC for MAC interrupts. */
    NVIC_SetPriority( EthernetMAC_IRQn, configLIBRARY_MAX_SYSCALL_INTERRUPT_PRIORITY );
    15f4:	f04f 0005 	mov.w	r0, #5
    15f8:	f04f 0105 	mov.w	r1, #5
    15fc:	f7ff fda0 	bl	1140 <NVIC_SetPriority>
    NVIC_EnableIRQ( EthernetMAC_IRQn );
    1600:	f04f 0005 	mov.w	r0, #5
    1604:	f7ff fd80 	bl	1108 <NVIC_EnableIRQ>
}
    1608:	f107 0708 	add.w	r7, r7, #8
    160c:	46bd      	mov	sp, r7
    160e:	bd80      	pop	{r7, pc}

00001610 <vEMACWrite>:
/*-----------------------------------------------------------*/

void vEMACWrite( void )
{
    1610:	b580      	push	{r7, lr}
    1612:	b084      	sub	sp, #16
    1614:	af00      	add	r7, sp, #0
const long lMaxAttempts = 10;
    1616:	f04f 030a 	mov.w	r3, #10
    161a:	607b      	str	r3, [r7, #4]
long lAttempt;
const TickType_t xShortDelay = ( 5 / portTICK_PERIOD_MS );
    161c:	f04f 0305 	mov.w	r3, #5
    1620:	60fb      	str	r3, [r7, #12]

	/* Try to send data to the Ethernet.  Keep trying for a while if data cannot
	be sent immediately.  Note that this will actually cause the data to be sent
	twice to get around delayed ACK problems when communicating with non real-
	time TCP/IP stacks (such as a Windows machine). */
	for( lAttempt = 0; lAttempt < lMaxAttempts; lAttempt++ )
    1622:	f04f 0300 	mov.w	r3, #0
    1626:	60bb      	str	r3, [r7, #8]
    1628:	e011      	b.n	164e <vEMACWrite+0x3e>
	{
		if( MSS_MAC_tx_packet( uip_len ) != 0 )
    162a:	f24a 73ac 	movw	r3, #42924	; 0xa7ac
    162e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1632:	881b      	ldrh	r3, [r3, #0]
    1634:	4618      	mov	r0, r3
    1636:	f003 fbd7 	bl	4de8 <MSS_MAC_tx_packet>
    163a:	4603      	mov	r3, r0
    163c:	2b00      	cmp	r3, #0
    163e:	d10b      	bne.n	1658 <vEMACWrite+0x48>
		{
			break;
		}
		else
		{
			vTaskDelay( xShortDelay );
    1640:	68f8      	ldr	r0, [r7, #12]
    1642:	f00f fc7f 	bl	10f44 <vTaskDelay>

	/* Try to send data to the Ethernet.  Keep trying for a while if data cannot
	be sent immediately.  Note that this will actually cause the data to be sent
	twice to get around delayed ACK problems when communicating with non real-
	time TCP/IP stacks (such as a Windows machine). */
	for( lAttempt = 0; lAttempt < lMaxAttempts; lAttempt++ )
    1646:	68bb      	ldr	r3, [r7, #8]
    1648:	f103 0301 	add.w	r3, r3, #1
    164c:	60bb      	str	r3, [r7, #8]
    164e:	68ba      	ldr	r2, [r7, #8]
    1650:	687b      	ldr	r3, [r7, #4]
    1652:	429a      	cmp	r2, r3
    1654:	dbe9      	blt.n	162a <vEMACWrite+0x1a>
    1656:	e000      	b.n	165a <vEMACWrite+0x4a>
	{
		if( MSS_MAC_tx_packet( uip_len ) != 0 )
		{
			break;
    1658:	bf00      	nop
		else
		{
			vTaskDelay( xShortDelay );
		}
	}
}
    165a:	f107 0710 	add.w	r7, r7, #16
    165e:	46bd      	mov	sp, r7
    1660:	bd80      	pop	{r7, pc}
    1662:	bf00      	nop

00001664 <prvUIPTimerCallback>:
/*-----------------------------------------------------------*/

static void prvUIPTimerCallback( TimerHandle_t xTimer )
{
    1664:	b580      	push	{r7, lr}
    1666:	b082      	sub	sp, #8
    1668:	af00      	add	r7, sp, #0
    166a:	6078      	str	r0, [r7, #4]
static const unsigned long ulPeriodicTimerExpired = uipPERIODIC_TIMER_EVENT;

	/* This is a time callback, so calls to xQueueSend() must not attempt to
	block.  As this callback is assigned to both the ARP and Periodic timers, the
	first thing to do is ascertain which timer it was that actually expired. */
	switch( ( int ) pvTimerGetTimerID( xTimer ) )
    166c:	6878      	ldr	r0, [r7, #4]
    166e:	f012 fc8d 	bl	13f8c <pvTimerGetTimerID>
    1672:	4603      	mov	r3, r0
    1674:	2b00      	cmp	r3, #0
    1676:	d002      	beq.n	167e <prvUIPTimerCallback+0x1a>
    1678:	2b01      	cmp	r3, #1
    167a:	d011      	beq.n	16a0 <prvUIPTimerCallback+0x3c>
    167c:	e020      	b.n	16c0 <prvUIPTimerCallback+0x5c>
	{
		case uipARP_TIMER		:	xQueueSend( xEMACEventQueue, &ulARPTimerExpired, uipDONT_BLOCK );
    167e:	f240 13dc 	movw	r3, #476	; 0x1dc
    1682:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1686:	681b      	ldr	r3, [r3, #0]
    1688:	4618      	mov	r0, r3
    168a:	f245 4194 	movw	r1, #21652	; 0x5494
    168e:	f2c0 0101 	movt	r1, #1
    1692:	f04f 0200 	mov.w	r2, #0
    1696:	f04f 0300 	mov.w	r3, #0
    169a:	f00e f8c5 	bl	f828 <xQueueGenericSend>
									break;
    169e:	e00f      	b.n	16c0 <prvUIPTimerCallback+0x5c>

		case uipPERIODIC_TIMER	:	xQueueSend( xEMACEventQueue, &ulPeriodicTimerExpired, uipDONT_BLOCK );
    16a0:	f240 13dc 	movw	r3, #476	; 0x1dc
    16a4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    16a8:	681b      	ldr	r3, [r3, #0]
    16aa:	4618      	mov	r0, r3
    16ac:	f245 4198 	movw	r1, #21656	; 0x5498
    16b0:	f2c0 0101 	movt	r1, #1
    16b4:	f04f 0200 	mov.w	r2, #0
    16b8:	f04f 0300 	mov.w	r3, #0
    16bc:	f00e f8b4 	bl	f828 <xQueueGenericSend>
									break;

		default					:  	/* Should not get here. */
									break;
	}
}
    16c0:	f107 0708 	add.w	r7, r7, #8
    16c4:	46bd      	mov	sp, r7
    16c6:	bd80      	pop	{r7, pc}

000016c8 <vApplicationProcessFormInput>:
/*-----------------------------------------------------------*/

void vApplicationProcessFormInput( char *pcInputString )
{
    16c8:	b580      	push	{r7, lr}
    16ca:	b084      	sub	sp, #16
    16cc:	af00      	add	r7, sp, #0
    16ce:	6078      	str	r0, [r7, #4]
char *c;

	/* Only interested in processing form input if this is the IO page. */
	c = strstr( pcInputString, "io.shtml" );
    16d0:	6878      	ldr	r0, [r7, #4]
    16d2:	f245 4180 	movw	r1, #21632	; 0x5480
    16d6:	f2c0 0101 	movt	r1, #1
    16da:	f013 fcf9 	bl	150d0 <strstr>
    16de:	4603      	mov	r3, r0
    16e0:	60fb      	str	r3, [r7, #12]

	if( c )
    16e2:	68fb      	ldr	r3, [r7, #12]
    16e4:	2b00      	cmp	r3, #0
    16e6:	d039      	beq.n	175c <vApplicationProcessFormInput+0x94>
	{
		/* Is there a command in the string? */
		c = strstr( pcInputString, "?" );
    16e8:	6878      	ldr	r0, [r7, #4]
    16ea:	f04f 013f 	mov.w	r1, #63	; 0x3f
    16ee:	f013 f9cd 	bl	14a8c <strchr>
    16f2:	4603      	mov	r3, r0
    16f4:	60fb      	str	r3, [r7, #12]
	    if( c )
    16f6:	68fb      	ldr	r3, [r7, #12]
    16f8:	2b00      	cmp	r3, #0
    16fa:	d023      	beq.n	1744 <vApplicationProcessFormInput+0x7c>
	    {
			/* Turn the LED's on or off in accordance with the check box status. */
			if( strstr( c, "LED0=1" ) != NULL )
    16fc:	68f8      	ldr	r0, [r7, #12]
    16fe:	f245 418c 	movw	r1, #21644	; 0x548c
    1702:	f2c0 0101 	movt	r1, #1
    1706:	f013 fce3 	bl	150d0 <strstr>
    170a:	4603      	mov	r3, r0
    170c:	2b00      	cmp	r3, #0
    170e:	d00c      	beq.n	172a <vApplicationProcessFormInput+0x62>
			{
				/* Turn the LEDs on. */
				vParTestSetLED( 3, 1 );
    1710:	f04f 0003 	mov.w	r0, #3
    1714:	f04f 0101 	mov.w	r1, #1
    1718:	f7fe fefc 	bl	514 <vParTestSetLED>
				vParTestSetLED( 4, 1 );
    171c:	f04f 0004 	mov.w	r0, #4
    1720:	f04f 0101 	mov.w	r1, #1
    1724:	f7fe fef6 	bl	514 <vParTestSetLED>
			}
			else
			{
				/* Turn the LEDs off. */
				vParTestSetLED( 3, 0 );
				vParTestSetLED( 4, 0 );
    1728:	e018      	b.n	175c <vApplicationProcessFormInput+0x94>
				vParTestSetLED( 4, 1 );
			}
			else
			{
				/* Turn the LEDs off. */
				vParTestSetLED( 3, 0 );
    172a:	f04f 0003 	mov.w	r0, #3
    172e:	f04f 0100 	mov.w	r1, #0
    1732:	f7fe feef 	bl	514 <vParTestSetLED>
				vParTestSetLED( 4, 0 );
    1736:	f04f 0004 	mov.w	r0, #4
    173a:	f04f 0100 	mov.w	r1, #0
    173e:	f7fe fee9 	bl	514 <vParTestSetLED>
    1742:	e00b      	b.n	175c <vApplicationProcessFormInput+0x94>
			}
	    }
		else
		{
			/* Commands to turn LEDs off are not always explicit. */
			vParTestSetLED( 3, 0 );
    1744:	f04f 0003 	mov.w	r0, #3
    1748:	f04f 0100 	mov.w	r1, #0
    174c:	f7fe fee2 	bl	514 <vParTestSetLED>
			vParTestSetLED( 4, 0 );
    1750:	f04f 0004 	mov.w	r0, #4
    1754:	f04f 0100 	mov.w	r1, #0
    1758:	f7fe fedc 	bl	514 <vParTestSetLED>
		}
	}
}
    175c:	f107 0710 	add.w	r7, r7, #16
    1760:	46bd      	mov	sp, r7
    1762:	bd80      	pop	{r7, pc}

00001764 <nullfunction>:

static const struct httpd_cgi_call	*calls[] = { &file, &tcp, &net, &rtos, &run, &io, NULL };

/*---------------------------------------------------------------------------*/
static PT_THREAD( nullfunction ( struct httpd_state *s, char *ptr ) )
{
    1764:	b480      	push	{r7}
    1766:	b085      	sub	sp, #20
    1768:	af00      	add	r7, sp, #0
    176a:	6078      	str	r0, [r7, #4]
    176c:	6039      	str	r1, [r7, #0]
	PSOCK_BEGIN( &s->sout );
    176e:	f04f 0301 	mov.w	r3, #1
    1772:	73fb      	strb	r3, [r7, #15]
	( void ) ptr;
	( void ) PT_YIELD_FLAG;
	PSOCK_END( &s->sout );
    1774:	f04f 0300 	mov.w	r3, #0
    1778:	73fb      	strb	r3, [r7, #15]
    177a:	687b      	ldr	r3, [r7, #4]
    177c:	f04f 0200 	mov.w	r2, #0
    1780:	851a      	strh	r2, [r3, #40]	; 0x28
    1782:	f04f 0302 	mov.w	r3, #2
}
    1786:	4618      	mov	r0, r3
    1788:	f107 0714 	add.w	r7, r7, #20
    178c:	46bd      	mov	sp, r7
    178e:	bc80      	pop	{r7}
    1790:	4770      	bx	lr
    1792:	bf00      	nop

00001794 <httpd_cgi>:

/*---------------------------------------------------------------------------*/
httpd_cgifunction httpd_cgi( char *name )
{
    1794:	b590      	push	{r4, r7, lr}
    1796:	b085      	sub	sp, #20
    1798:	af00      	add	r7, sp, #0
    179a:	6078      	str	r0, [r7, #4]
	const struct httpd_cgi_call **f;

	/* Find the matching name in the table, return the function. */
	for( f = calls; *f != NULL; ++f )
    179c:	f240 0308 	movw	r3, #8
    17a0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    17a4:	60fb      	str	r3, [r7, #12]
    17a6:	e019      	b.n	17dc <httpd_cgi+0x48>
	{
		if( strncmp((*f)->name, name, strlen((*f)->name)) == 0 )
    17a8:	68fb      	ldr	r3, [r7, #12]
    17aa:	681b      	ldr	r3, [r3, #0]
    17ac:	681c      	ldr	r4, [r3, #0]
    17ae:	68fb      	ldr	r3, [r7, #12]
    17b0:	681b      	ldr	r3, [r3, #0]
    17b2:	681b      	ldr	r3, [r3, #0]
    17b4:	4618      	mov	r0, r3
    17b6:	f013 fa27 	bl	14c08 <strlen>
    17ba:	4603      	mov	r3, r0
    17bc:	4620      	mov	r0, r4
    17be:	6879      	ldr	r1, [r7, #4]
    17c0:	461a      	mov	r2, r3
    17c2:	f013 fa51 	bl	14c68 <strncmp>
    17c6:	4603      	mov	r3, r0
    17c8:	2b00      	cmp	r3, #0
    17ca:	d103      	bne.n	17d4 <httpd_cgi+0x40>
		{
			return( *f )->function;
    17cc:	68fb      	ldr	r3, [r7, #12]
    17ce:	681b      	ldr	r3, [r3, #0]
    17d0:	685b      	ldr	r3, [r3, #4]
    17d2:	e00b      	b.n	17ec <httpd_cgi+0x58>
httpd_cgifunction httpd_cgi( char *name )
{
	const struct httpd_cgi_call **f;

	/* Find the matching name in the table, return the function. */
	for( f = calls; *f != NULL; ++f )
    17d4:	68fb      	ldr	r3, [r7, #12]
    17d6:	f103 0304 	add.w	r3, r3, #4
    17da:	60fb      	str	r3, [r7, #12]
    17dc:	68fb      	ldr	r3, [r7, #12]
    17de:	681b      	ldr	r3, [r3, #0]
    17e0:	2b00      	cmp	r3, #0
    17e2:	d1e1      	bne.n	17a8 <httpd_cgi+0x14>
		{
			return( *f )->function;
		}
	}

	return nullfunction;
    17e4:	f241 7365 	movw	r3, #5989	; 0x1765
    17e8:	f2c0 0300 	movt	r3, #0
}
    17ec:	4618      	mov	r0, r3
    17ee:	f107 0714 	add.w	r7, r7, #20
    17f2:	46bd      	mov	sp, r7
    17f4:	bd90      	pop	{r4, r7, pc}
    17f6:	bf00      	nop

000017f8 <generate_file_stats>:

/*---------------------------------------------------------------------------*/
static unsigned short generate_file_stats( void *arg )
{
    17f8:	b590      	push	{r4, r7, lr}
    17fa:	b085      	sub	sp, #20
    17fc:	af00      	add	r7, sp, #0
    17fe:	6078      	str	r0, [r7, #4]
	char	*f = ( char * ) arg;
    1800:	687b      	ldr	r3, [r7, #4]
    1802:	60fb      	str	r3, [r7, #12]
	return sprintf( ( char * ) uip_appdata, "%5u", httpd_fs_count(f) );
    1804:	f24a 73bc 	movw	r3, #42940	; 0xa7bc
    1808:	f2c2 0300 	movt	r3, #8192	; 0x2000
    180c:	681b      	ldr	r3, [r3, #0]
    180e:	461c      	mov	r4, r3
    1810:	68f8      	ldr	r0, [r7, #12]
    1812:	f00c ffd1 	bl	e7b8 <httpd_fs_count>
    1816:	4603      	mov	r3, r0
    1818:	4620      	mov	r0, r4
    181a:	f245 41e4 	movw	r1, #21732	; 0x54e4
    181e:	f2c0 0101 	movt	r1, #1
    1822:	461a      	mov	r2, r3
    1824:	f7ff fc30 	bl	1088 <sprintf>
    1828:	4603      	mov	r3, r0
    182a:	b29b      	uxth	r3, r3
}
    182c:	4618      	mov	r0, r3
    182e:	f107 0714 	add.w	r7, r7, #20
    1832:	46bd      	mov	sp, r7
    1834:	bd90      	pop	{r4, r7, pc}
    1836:	bf00      	nop

00001838 <file_stats>:

/*---------------------------------------------------------------------------*/
static PT_THREAD( file_stats ( struct httpd_state *s, char *ptr ) )
{
    1838:	b590      	push	{r4, r7, lr}
    183a:	b085      	sub	sp, #20
    183c:	af00      	add	r7, sp, #0
    183e:	6078      	str	r0, [r7, #4]
    1840:	6039      	str	r1, [r7, #0]
	PSOCK_BEGIN( &s->sout );
    1842:	f04f 0301 	mov.w	r3, #1
    1846:	73fb      	strb	r3, [r7, #15]
    1848:	687b      	ldr	r3, [r7, #4]
    184a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
    184c:	2b00      	cmp	r3, #0
    184e:	d002      	beq.n	1856 <file_stats+0x1e>
    1850:	2b6d      	cmp	r3, #109	; 0x6d
    1852:	d004      	beq.n	185e <file_stats+0x26>
    1854:	e01c      	b.n	1890 <file_stats+0x58>

	( void ) PT_YIELD_FLAG;

	PSOCK_GENERATOR_SEND( &s->sout, generate_file_stats, strchr(ptr, ' ') + 1 );
    1856:	687b      	ldr	r3, [r7, #4]
    1858:	f04f 026d 	mov.w	r2, #109	; 0x6d
    185c:	851a      	strh	r2, [r3, #40]	; 0x28
    185e:	687b      	ldr	r3, [r7, #4]
    1860:	f103 0428 	add.w	r4, r3, #40	; 0x28
    1864:	6838      	ldr	r0, [r7, #0]
    1866:	f04f 0120 	mov.w	r1, #32
    186a:	f013 f90f 	bl	14a8c <strchr>
    186e:	4603      	mov	r3, r0
    1870:	f103 0301 	add.w	r3, r3, #1
    1874:	4620      	mov	r0, r4
    1876:	f241 71f9 	movw	r1, #6137	; 0x17f9
    187a:	f2c0 0100 	movt	r1, #0
    187e:	461a      	mov	r2, r3
    1880:	f009 fa50 	bl	ad24 <psock_generator_send>
    1884:	4603      	mov	r3, r0
    1886:	2b00      	cmp	r3, #0
    1888:	d102      	bne.n	1890 <file_stats+0x58>
    188a:	f04f 0300 	mov.w	r3, #0
    188e:	e008      	b.n	18a2 <file_stats+0x6a>

	PSOCK_END( &s->sout );
    1890:	f04f 0300 	mov.w	r3, #0
    1894:	73fb      	strb	r3, [r7, #15]
    1896:	687b      	ldr	r3, [r7, #4]
    1898:	f04f 0200 	mov.w	r2, #0
    189c:	851a      	strh	r2, [r3, #40]	; 0x28
    189e:	f04f 0302 	mov.w	r3, #2
}
    18a2:	4618      	mov	r0, r3
    18a4:	f107 0714 	add.w	r7, r7, #20
    18a8:	46bd      	mov	sp, r7
    18aa:	bd90      	pop	{r4, r7, pc}

000018ac <generate_tcp_stats>:
static const char	last_ack[] = /*  "LAST-ACK"*/ { 0x4c, 0x41, 0x53, 0x54, 0x2d, 0x41, 0x43, 0x4b, 0 };

static const char	*states[] = { closed, syn_rcvd, syn_sent, established, fin_wait_1, fin_wait_2, closing, time_wait, last_ack };

static unsigned short generate_tcp_stats( void *arg )
{
    18ac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    18b0:	b08e      	sub	sp, #56	; 0x38
    18b2:	af0a      	add	r7, sp, #40	; 0x28
    18b4:	6078      	str	r0, [r7, #4]
	struct uip_conn		*conn;
	struct httpd_state	*s = ( struct httpd_state * ) arg;
    18b6:	687b      	ldr	r3, [r7, #4]
    18b8:	60fb      	str	r3, [r7, #12]

	conn = &uip_conns[s->count];
    18ba:	68fb      	ldr	r3, [r7, #12]
    18bc:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	; 0xac
    18c0:	f04f 02cc 	mov.w	r2, #204	; 0xcc
    18c4:	fb02 f203 	mul.w	r2, r2, r3
    18c8:	f24a 73c4 	movw	r3, #42948	; 0xa7c4
    18cc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    18d0:	4413      	add	r3, r2
    18d2:	60bb      	str	r3, [r7, #8]
	return sprintf( ( char * ) uip_appdata,
    18d4:	f24a 73bc 	movw	r3, #42940	; 0xa7bc
    18d8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    18dc:	681b      	ldr	r3, [r3, #0]
    18de:	461e      	mov	r6, r3
					 "<tr><td>%d</td><td>%u.%u.%u.%u:%u</td><td>%s</td><td>%u</td><td>%u</td><td>%c %c</td></tr>\r\n", htons(conn->lport),
    18e0:	68bb      	ldr	r3, [r7, #8]
    18e2:	889b      	ldrh	r3, [r3, #4]
    18e4:	4618      	mov	r0, r3
    18e6:	f00c f897 	bl	da18 <htons>
    18ea:	4603      	mov	r3, r0
{
	struct uip_conn		*conn;
	struct httpd_state	*s = ( struct httpd_state * ) arg;

	conn = &uip_conns[s->count];
	return sprintf( ( char * ) uip_appdata,
    18ec:	461d      	mov	r5, r3
    18ee:	68bb      	ldr	r3, [r7, #8]
    18f0:	881b      	ldrh	r3, [r3, #0]
    18f2:	4618      	mov	r0, r3
    18f4:	f00c f890 	bl	da18 <htons>
    18f8:	4603      	mov	r3, r0
    18fa:	ea4f 2313 	mov.w	r3, r3, lsr #8
    18fe:	b29b      	uxth	r3, r3
    1900:	461c      	mov	r4, r3
    1902:	68bb      	ldr	r3, [r7, #8]
    1904:	881b      	ldrh	r3, [r3, #0]
    1906:	4618      	mov	r0, r3
    1908:	f00c f886 	bl	da18 <htons>
    190c:	4603      	mov	r3, r0
    190e:	f003 09ff 	and.w	r9, r3, #255	; 0xff
    1912:	68bb      	ldr	r3, [r7, #8]
    1914:	885b      	ldrh	r3, [r3, #2]
    1916:	4618      	mov	r0, r3
    1918:	f00c f87e 	bl	da18 <htons>
    191c:	4603      	mov	r3, r0
    191e:	ea4f 2313 	mov.w	r3, r3, lsr #8
    1922:	b29b      	uxth	r3, r3
    1924:	469a      	mov	sl, r3
    1926:	68bb      	ldr	r3, [r7, #8]
    1928:	885b      	ldrh	r3, [r3, #2]
    192a:	4618      	mov	r0, r3
    192c:	f00c f874 	bl	da18 <htons>
    1930:	4603      	mov	r3, r0
    1932:	f003 08ff 	and.w	r8, r3, #255	; 0xff
					 "<tr><td>%d</td><td>%u.%u.%u.%u:%u</td><td>%s</td><td>%u</td><td>%u</td><td>%c %c</td></tr>\r\n", htons(conn->lport),
					 htons(conn->ripaddr.u16[0]) >> 8, htons(conn->ripaddr.u16[0]) & 0xff, htons(conn->ripaddr.u16[1]) >> 8,
					 htons(conn->ripaddr.u16[1]) & 0xff, htons(conn->rport), states[conn->tcpstateflags & UIP_TS_MASK], conn->nrtx, conn->timer,
    1936:	68bb      	ldr	r3, [r7, #8]
    1938:	88db      	ldrh	r3, [r3, #6]
    193a:	4618      	mov	r0, r3
    193c:	f00c f86c 	bl	da18 <htons>
    1940:	4603      	mov	r3, r0
{
	struct uip_conn		*conn;
	struct httpd_state	*s = ( struct httpd_state * ) arg;

	conn = &uip_conns[s->count];
	return sprintf( ( char * ) uip_appdata,
    1942:	469e      	mov	lr, r3
					 "<tr><td>%d</td><td>%u.%u.%u.%u:%u</td><td>%s</td><td>%u</td><td>%u</td><td>%c %c</td></tr>\r\n", htons(conn->lport),
					 htons(conn->ripaddr.u16[0]) >> 8, htons(conn->ripaddr.u16[0]) & 0xff, htons(conn->ripaddr.u16[1]) >> 8,
					 htons(conn->ripaddr.u16[1]) & 0xff, htons(conn->rport), states[conn->tcpstateflags & UIP_TS_MASK], conn->nrtx, conn->timer,
    1944:	68bb      	ldr	r3, [r7, #8]
    1946:	7e5b      	ldrb	r3, [r3, #25]
    1948:	f003 020f 	and.w	r2, r3, #15
{
	struct uip_conn		*conn;
	struct httpd_state	*s = ( struct httpd_state * ) arg;

	conn = &uip_conns[s->count];
	return sprintf( ( char * ) uip_appdata,
    194c:	f240 0324 	movw	r3, #36	; 0x24
    1950:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1954:	f853 c022 	ldr.w	ip, [r3, r2, lsl #2]
					 "<tr><td>%d</td><td>%u.%u.%u.%u:%u</td><td>%s</td><td>%u</td><td>%u</td><td>%c %c</td></tr>\r\n", htons(conn->lport),
					 htons(conn->ripaddr.u16[0]) >> 8, htons(conn->ripaddr.u16[0]) & 0xff, htons(conn->ripaddr.u16[1]) >> 8,
					 htons(conn->ripaddr.u16[1]) & 0xff, htons(conn->rport), states[conn->tcpstateflags & UIP_TS_MASK], conn->nrtx, conn->timer,
    1958:	68bb      	ldr	r3, [r7, #8]
    195a:	7edb      	ldrb	r3, [r3, #27]
{
	struct uip_conn		*conn;
	struct httpd_state	*s = ( struct httpd_state * ) arg;

	conn = &uip_conns[s->count];
	return sprintf( ( char * ) uip_appdata,
    195c:	4618      	mov	r0, r3
					 "<tr><td>%d</td><td>%u.%u.%u.%u:%u</td><td>%s</td><td>%u</td><td>%u</td><td>%c %c</td></tr>\r\n", htons(conn->lport),
					 htons(conn->ripaddr.u16[0]) >> 8, htons(conn->ripaddr.u16[0]) & 0xff, htons(conn->ripaddr.u16[1]) >> 8,
					 htons(conn->ripaddr.u16[1]) & 0xff, htons(conn->rport), states[conn->tcpstateflags & UIP_TS_MASK], conn->nrtx, conn->timer,
    195e:	68bb      	ldr	r3, [r7, #8]
    1960:	7e9b      	ldrb	r3, [r3, #26]
{
	struct uip_conn		*conn;
	struct httpd_state	*s = ( struct httpd_state * ) arg;

	conn = &uip_conns[s->count];
	return sprintf( ( char * ) uip_appdata,
    1962:	4619      	mov	r1, r3
					 "<tr><td>%d</td><td>%u.%u.%u.%u:%u</td><td>%s</td><td>%u</td><td>%u</td><td>%c %c</td></tr>\r\n", htons(conn->lport),
					 htons(conn->ripaddr.u16[0]) >> 8, htons(conn->ripaddr.u16[0]) & 0xff, htons(conn->ripaddr.u16[1]) >> 8,
					 htons(conn->ripaddr.u16[1]) & 0xff, htons(conn->rport), states[conn->tcpstateflags & UIP_TS_MASK], conn->nrtx, conn->timer,
					 (uip_outstanding(conn)) ? '*' : ' ', (uip_stopped(conn)) ? '!' : ' ' );
    1964:	68bb      	ldr	r3, [r7, #8]
    1966:	8a1b      	ldrh	r3, [r3, #16]
{
	struct uip_conn		*conn;
	struct httpd_state	*s = ( struct httpd_state * ) arg;

	conn = &uip_conns[s->count];
	return sprintf( ( char * ) uip_appdata,
    1968:	2b00      	cmp	r3, #0
    196a:	d002      	beq.n	1972 <generate_tcp_stats+0xc6>
    196c:	f04f 022a 	mov.w	r2, #42	; 0x2a
    1970:	e001      	b.n	1976 <generate_tcp_stats+0xca>
    1972:	f04f 0220 	mov.w	r2, #32
					 "<tr><td>%d</td><td>%u.%u.%u.%u:%u</td><td>%s</td><td>%u</td><td>%u</td><td>%c %c</td></tr>\r\n", htons(conn->lport),
					 htons(conn->ripaddr.u16[0]) >> 8, htons(conn->ripaddr.u16[0]) & 0xff, htons(conn->ripaddr.u16[1]) >> 8,
					 htons(conn->ripaddr.u16[1]) & 0xff, htons(conn->rport), states[conn->tcpstateflags & UIP_TS_MASK], conn->nrtx, conn->timer,
					 (uip_outstanding(conn)) ? '*' : ' ', (uip_stopped(conn)) ? '!' : ' ' );
    1976:	68bb      	ldr	r3, [r7, #8]
    1978:	7e5b      	ldrb	r3, [r3, #25]
    197a:	f003 0310 	and.w	r3, r3, #16
{
	struct uip_conn		*conn;
	struct httpd_state	*s = ( struct httpd_state * ) arg;

	conn = &uip_conns[s->count];
	return sprintf( ( char * ) uip_appdata,
    197e:	2b00      	cmp	r3, #0
    1980:	d002      	beq.n	1988 <generate_tcp_stats+0xdc>
    1982:	f04f 0321 	mov.w	r3, #33	; 0x21
    1986:	e001      	b.n	198c <generate_tcp_stats+0xe0>
    1988:	f04f 0320 	mov.w	r3, #32
    198c:	f8cd 9000 	str.w	r9, [sp]
    1990:	f8cd a004 	str.w	sl, [sp, #4]
    1994:	f8cd 8008 	str.w	r8, [sp, #8]
    1998:	f8cd e00c 	str.w	lr, [sp, #12]
    199c:	f8cd c010 	str.w	ip, [sp, #16]
    19a0:	9005      	str	r0, [sp, #20]
    19a2:	9106      	str	r1, [sp, #24]
    19a4:	9207      	str	r2, [sp, #28]
    19a6:	9308      	str	r3, [sp, #32]
    19a8:	4630      	mov	r0, r6
    19aa:	f245 41e8 	movw	r1, #21736	; 0x54e8
    19ae:	f2c0 0101 	movt	r1, #1
    19b2:	462a      	mov	r2, r5
    19b4:	4623      	mov	r3, r4
    19b6:	f7ff fb67 	bl	1088 <sprintf>
    19ba:	4603      	mov	r3, r0
    19bc:	b29b      	uxth	r3, r3
					 "<tr><td>%d</td><td>%u.%u.%u.%u:%u</td><td>%s</td><td>%u</td><td>%u</td><td>%c %c</td></tr>\r\n", htons(conn->lport),
					 htons(conn->ripaddr.u16[0]) >> 8, htons(conn->ripaddr.u16[0]) & 0xff, htons(conn->ripaddr.u16[1]) >> 8,
					 htons(conn->ripaddr.u16[1]) & 0xff, htons(conn->rport), states[conn->tcpstateflags & UIP_TS_MASK], conn->nrtx, conn->timer,
					 (uip_outstanding(conn)) ? '*' : ' ', (uip_stopped(conn)) ? '!' : ' ' );
}
    19be:	4618      	mov	r0, r3
    19c0:	f107 0710 	add.w	r7, r7, #16
    19c4:	46bd      	mov	sp, r7
    19c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    19ca:	bf00      	nop

000019cc <tcp_stats>:

/*---------------------------------------------------------------------------*/
static PT_THREAD( tcp_stats ( struct httpd_state *s, char *ptr ) )
{
    19cc:	b580      	push	{r7, lr}
    19ce:	b084      	sub	sp, #16
    19d0:	af00      	add	r7, sp, #0
    19d2:	6078      	str	r0, [r7, #4]
    19d4:	6039      	str	r1, [r7, #0]
	PSOCK_BEGIN( &s->sout );
    19d6:	f04f 0301 	mov.w	r3, #1
    19da:	73fb      	strb	r3, [r7, #15]
    19dc:	687b      	ldr	r3, [r7, #4]
    19de:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
    19e0:	2b00      	cmp	r3, #0
    19e2:	d002      	beq.n	19ea <tcp_stats+0x1e>
    19e4:	2b96      	cmp	r3, #150	; 0x96
    19e6:	d01e      	beq.n	1a26 <tcp_stats+0x5a>
    19e8:	e03c      	b.n	1a64 <tcp_stats+0x98>
	( void ) ptr;
	( void ) PT_YIELD_FLAG;
	for( s->count = 0; s->count < UIP_CONNS; ++s->count )
    19ea:	687b      	ldr	r3, [r7, #4]
    19ec:	f04f 0200 	mov.w	r2, #0
    19f0:	f8a3 20ac 	strh.w	r2, [r3, #172]	; 0xac
    19f4:	e031      	b.n	1a5a <tcp_stats+0x8e>
	{
		if( (uip_conns[s->count].tcpstateflags & UIP_TS_MASK) != UIP_CLOSED )
    19f6:	687b      	ldr	r3, [r7, #4]
    19f8:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	; 0xac
    19fc:	461a      	mov	r2, r3
    19fe:	f24a 73c4 	movw	r3, #42948	; 0xa7c4
    1a02:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1a06:	f04f 01cc 	mov.w	r1, #204	; 0xcc
    1a0a:	fb01 f202 	mul.w	r2, r1, r2
    1a0e:	4413      	add	r3, r2
    1a10:	f103 0318 	add.w	r3, r3, #24
    1a14:	785b      	ldrb	r3, [r3, #1]
    1a16:	f003 030f 	and.w	r3, r3, #15
    1a1a:	2b00      	cmp	r3, #0
    1a1c:	d014      	beq.n	1a48 <tcp_stats+0x7c>
		{
			PSOCK_GENERATOR_SEND( &s->sout, generate_tcp_stats, s );
    1a1e:	687b      	ldr	r3, [r7, #4]
    1a20:	f04f 0296 	mov.w	r2, #150	; 0x96
    1a24:	851a      	strh	r2, [r3, #40]	; 0x28
    1a26:	687b      	ldr	r3, [r7, #4]
    1a28:	f103 0328 	add.w	r3, r3, #40	; 0x28
    1a2c:	4618      	mov	r0, r3
    1a2e:	f641 01ad 	movw	r1, #6317	; 0x18ad
    1a32:	f2c0 0100 	movt	r1, #0
    1a36:	687a      	ldr	r2, [r7, #4]
    1a38:	f009 f974 	bl	ad24 <psock_generator_send>
    1a3c:	4603      	mov	r3, r0
    1a3e:	2b00      	cmp	r3, #0
    1a40:	d102      	bne.n	1a48 <tcp_stats+0x7c>
    1a42:	f04f 0300 	mov.w	r3, #0
    1a46:	e016      	b.n	1a76 <tcp_stats+0xaa>
static PT_THREAD( tcp_stats ( struct httpd_state *s, char *ptr ) )
{
	PSOCK_BEGIN( &s->sout );
	( void ) ptr;
	( void ) PT_YIELD_FLAG;
	for( s->count = 0; s->count < UIP_CONNS; ++s->count )
    1a48:	687b      	ldr	r3, [r7, #4]
    1a4a:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	; 0xac
    1a4e:	f103 0301 	add.w	r3, r3, #1
    1a52:	b29a      	uxth	r2, r3
    1a54:	687b      	ldr	r3, [r7, #4]
    1a56:	f8a3 20ac 	strh.w	r2, [r3, #172]	; 0xac
    1a5a:	687b      	ldr	r3, [r7, #4]
    1a5c:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	; 0xac
    1a60:	2b27      	cmp	r3, #39	; 0x27
    1a62:	d9c8      	bls.n	19f6 <tcp_stats+0x2a>
		{
			PSOCK_GENERATOR_SEND( &s->sout, generate_tcp_stats, s );
		}
	}

	PSOCK_END( &s->sout );
    1a64:	f04f 0300 	mov.w	r3, #0
    1a68:	73fb      	strb	r3, [r7, #15]
    1a6a:	687b      	ldr	r3, [r7, #4]
    1a6c:	f04f 0200 	mov.w	r2, #0
    1a70:	851a      	strh	r2, [r3, #40]	; 0x28
    1a72:	f04f 0302 	mov.w	r3, #2
}
    1a76:	4618      	mov	r0, r3
    1a78:	f107 0710 	add.w	r7, r7, #16
    1a7c:	46bd      	mov	sp, r7
    1a7e:	bd80      	pop	{r7, pc}

00001a80 <generate_net_stats>:

/*---------------------------------------------------------------------------*/
static unsigned short generate_net_stats( void *arg )
{
    1a80:	b580      	push	{r7, lr}
    1a82:	b084      	sub	sp, #16
    1a84:	af00      	add	r7, sp, #0
    1a86:	6078      	str	r0, [r7, #4]
	struct httpd_state	*s = ( struct httpd_state * ) arg;
    1a88:	687b      	ldr	r3, [r7, #4]
    1a8a:	60fb      	str	r3, [r7, #12]
	return sprintf( ( char * ) uip_appdata, "%5u\n", (( uip_stats_t * ) &uip_stat)[s->count] );
    1a8c:	f24a 73bc 	movw	r3, #42940	; 0xa7bc
    1a90:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1a94:	681b      	ldr	r3, [r3, #0]
    1a96:	461a      	mov	r2, r3
    1a98:	68fb      	ldr	r3, [r7, #12]
    1a9a:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	; 0xac
    1a9e:	ea4f 0143 	mov.w	r1, r3, lsl #1
    1aa2:	f24c 73f8 	movw	r3, #51192	; 0xc7f8
    1aa6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1aaa:	440b      	add	r3, r1
    1aac:	881b      	ldrh	r3, [r3, #0]
    1aae:	4610      	mov	r0, r2
    1ab0:	f245 5148 	movw	r1, #21832	; 0x5548
    1ab4:	f2c0 0101 	movt	r1, #1
    1ab8:	461a      	mov	r2, r3
    1aba:	f7ff fae5 	bl	1088 <sprintf>
    1abe:	4603      	mov	r3, r0
    1ac0:	b29b      	uxth	r3, r3
}
    1ac2:	4618      	mov	r0, r3
    1ac4:	f107 0710 	add.w	r7, r7, #16
    1ac8:	46bd      	mov	sp, r7
    1aca:	bd80      	pop	{r7, pc}

00001acc <net_stats>:

static PT_THREAD( net_stats ( struct httpd_state *s, char *ptr ) )
{
    1acc:	b580      	push	{r7, lr}
    1ace:	b084      	sub	sp, #16
    1ad0:	af00      	add	r7, sp, #0
    1ad2:	6078      	str	r0, [r7, #4]
    1ad4:	6039      	str	r1, [r7, #0]
	PSOCK_BEGIN( &s->sout );
    1ad6:	f04f 0301 	mov.w	r3, #1
    1ada:	73fb      	strb	r3, [r7, #15]
    1adc:	687b      	ldr	r3, [r7, #4]
    1ade:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
    1ae0:	2b00      	cmp	r3, #0
    1ae2:	d002      	beq.n	1aea <net_stats+0x1e>
    1ae4:	2bac      	cmp	r3, #172	; 0xac
    1ae6:	d00a      	beq.n	1afe <net_stats+0x32>
    1ae8:	e028      	b.n	1b3c <net_stats+0x70>
	( void ) ptr;
	( void ) PT_YIELD_FLAG;
#if UIP_STATISTICS
	for( s->count = 0; s->count < sizeof(uip_stat) / sizeof(uip_stats_t); ++s->count )
    1aea:	687b      	ldr	r3, [r7, #4]
    1aec:	f04f 0200 	mov.w	r2, #0
    1af0:	f8a3 20ac 	strh.w	r2, [r3, #172]	; 0xac
    1af4:	e01d      	b.n	1b32 <net_stats+0x66>
	{
		PSOCK_GENERATOR_SEND( &s->sout, generate_net_stats, s );
    1af6:	687b      	ldr	r3, [r7, #4]
    1af8:	f04f 02ac 	mov.w	r2, #172	; 0xac
    1afc:	851a      	strh	r2, [r3, #40]	; 0x28
    1afe:	687b      	ldr	r3, [r7, #4]
    1b00:	f103 0328 	add.w	r3, r3, #40	; 0x28
    1b04:	4618      	mov	r0, r3
    1b06:	f641 2181 	movw	r1, #6785	; 0x1a81
    1b0a:	f2c0 0100 	movt	r1, #0
    1b0e:	687a      	ldr	r2, [r7, #4]
    1b10:	f009 f908 	bl	ad24 <psock_generator_send>
    1b14:	4603      	mov	r3, r0
    1b16:	2b00      	cmp	r3, #0
    1b18:	d102      	bne.n	1b20 <net_stats+0x54>
    1b1a:	f04f 0300 	mov.w	r3, #0
    1b1e:	e016      	b.n	1b4e <net_stats+0x82>
{
	PSOCK_BEGIN( &s->sout );
	( void ) ptr;
	( void ) PT_YIELD_FLAG;
#if UIP_STATISTICS
	for( s->count = 0; s->count < sizeof(uip_stat) / sizeof(uip_stats_t); ++s->count )
    1b20:	687b      	ldr	r3, [r7, #4]
    1b22:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	; 0xac
    1b26:	f103 0301 	add.w	r3, r3, #1
    1b2a:	b29a      	uxth	r2, r3
    1b2c:	687b      	ldr	r3, [r7, #4]
    1b2e:	f8a3 20ac 	strh.w	r2, [r3, #172]	; 0xac
    1b32:	687b      	ldr	r3, [r7, #4]
    1b34:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	; 0xac
    1b38:	2b1b      	cmp	r3, #27
    1b3a:	d9dc      	bls.n	1af6 <net_stats+0x2a>
		PSOCK_GENERATOR_SEND( &s->sout, generate_net_stats, s );
	}

#endif /* UIP_STATISTICS */

	PSOCK_END( &s->sout );
    1b3c:	f04f 0300 	mov.w	r3, #0
    1b40:	73fb      	strb	r3, [r7, #15]
    1b42:	687b      	ldr	r3, [r7, #4]
    1b44:	f04f 0200 	mov.w	r2, #0
    1b48:	851a      	strh	r2, [r3, #40]	; 0x28
    1b4a:	f04f 0302 	mov.w	r3, #2
}
    1b4e:	4618      	mov	r0, r3
    1b50:	f107 0710 	add.w	r7, r7, #16
    1b54:	46bd      	mov	sp, r7
    1b56:	bd80      	pop	{r7, pc}

00001b58 <generate_rtos_stats>:
extern void vTaskList( char *pcWriteBuffer );
extern char *pcGetTaskStatusMessage( void );
static char cCountBuf[128];
long		lRefreshCount = 0;
static unsigned short generate_rtos_stats( void *arg )
{
    1b58:	b590      	push	{r4, r7, lr}
    1b5a:	b083      	sub	sp, #12
    1b5c:	af00      	add	r7, sp, #0
    1b5e:	6078      	str	r0, [r7, #4]
	( void ) arg;
	lRefreshCount++;
    1b60:	f240 2360 	movw	r3, #608	; 0x260
    1b64:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1b68:	681b      	ldr	r3, [r3, #0]
    1b6a:	f103 0201 	add.w	r2, r3, #1
    1b6e:	f240 2360 	movw	r3, #608	; 0x260
    1b72:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1b76:	601a      	str	r2, [r3, #0]
	sprintf( cCountBuf, "<p><br>Refresh count = %d<p><br>%s", ( int ) lRefreshCount, pcGetTaskStatusMessage() );
    1b78:	f240 2360 	movw	r3, #608	; 0x260
    1b7c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1b80:	681c      	ldr	r4, [r3, #0]
    1b82:	f7ff f81d 	bl	bc0 <pcGetTaskStatusMessage>
    1b86:	4603      	mov	r3, r0
    1b88:	f240 10e0 	movw	r0, #480	; 0x1e0
    1b8c:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1b90:	f245 5150 	movw	r1, #21840	; 0x5550
    1b94:	f2c0 0101 	movt	r1, #1
    1b98:	4622      	mov	r2, r4
    1b9a:	f7ff fa75 	bl	1088 <sprintf>
	vTaskList( ( char * ) uip_appdata );
    1b9e:	f24a 73bc 	movw	r3, #42940	; 0xa7bc
    1ba2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1ba6:	681b      	ldr	r3, [r3, #0]
    1ba8:	4618      	mov	r0, r3
    1baa:	f011 f845 	bl	12c38 <vTaskList>
	strcat( uip_appdata, cCountBuf );
    1bae:	f24a 73bc 	movw	r3, #42940	; 0xa7bc
    1bb2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1bb6:	681b      	ldr	r3, [r3, #0]
    1bb8:	4618      	mov	r0, r3
    1bba:	f240 11e0 	movw	r1, #480	; 0x1e0
    1bbe:	f2c2 0100 	movt	r1, #8192	; 0x2000
    1bc2:	f012 ff3f 	bl	14a44 <strcat>

	return strlen( uip_appdata );
    1bc6:	f24a 73bc 	movw	r3, #42940	; 0xa7bc
    1bca:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1bce:	681b      	ldr	r3, [r3, #0]
    1bd0:	4618      	mov	r0, r3
    1bd2:	f013 f819 	bl	14c08 <strlen>
    1bd6:	4603      	mov	r3, r0
    1bd8:	b29b      	uxth	r3, r3
}
    1bda:	4618      	mov	r0, r3
    1bdc:	f107 070c 	add.w	r7, r7, #12
    1be0:	46bd      	mov	sp, r7
    1be2:	bd90      	pop	{r4, r7, pc}

00001be4 <rtos_stats>:

/*---------------------------------------------------------------------------*/
static PT_THREAD( rtos_stats ( struct httpd_state *s, char *ptr ) )
{
    1be4:	b580      	push	{r7, lr}
    1be6:	b084      	sub	sp, #16
    1be8:	af00      	add	r7, sp, #0
    1bea:	6078      	str	r0, [r7, #4]
    1bec:	6039      	str	r1, [r7, #0]
	PSOCK_BEGIN( &s->sout );
    1bee:	f04f 0301 	mov.w	r3, #1
    1bf2:	73fb      	strb	r3, [r7, #15]
    1bf4:	687b      	ldr	r3, [r7, #4]
    1bf6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
    1bf8:	2b00      	cmp	r3, #0
    1bfa:	d002      	beq.n	1c02 <rtos_stats+0x1e>
    1bfc:	2bca      	cmp	r3, #202	; 0xca
    1bfe:	d004      	beq.n	1c0a <rtos_stats+0x26>
    1c00:	e015      	b.n	1c2e <rtos_stats+0x4a>
	( void ) ptr;
	( void ) PT_YIELD_FLAG;
	PSOCK_GENERATOR_SEND( &s->sout, generate_rtos_stats, NULL );
    1c02:	687b      	ldr	r3, [r7, #4]
    1c04:	f04f 02ca 	mov.w	r2, #202	; 0xca
    1c08:	851a      	strh	r2, [r3, #40]	; 0x28
    1c0a:	687b      	ldr	r3, [r7, #4]
    1c0c:	f103 0328 	add.w	r3, r3, #40	; 0x28
    1c10:	4618      	mov	r0, r3
    1c12:	f641 3159 	movw	r1, #7001	; 0x1b59
    1c16:	f2c0 0100 	movt	r1, #0
    1c1a:	f04f 0200 	mov.w	r2, #0
    1c1e:	f009 f881 	bl	ad24 <psock_generator_send>
    1c22:	4603      	mov	r3, r0
    1c24:	2b00      	cmp	r3, #0
    1c26:	d102      	bne.n	1c2e <rtos_stats+0x4a>
    1c28:	f04f 0300 	mov.w	r3, #0
    1c2c:	e008      	b.n	1c40 <rtos_stats+0x5c>
	PSOCK_END( &s->sout );
    1c2e:	f04f 0300 	mov.w	r3, #0
    1c32:	73fb      	strb	r3, [r7, #15]
    1c34:	687b      	ldr	r3, [r7, #4]
    1c36:	f04f 0200 	mov.w	r2, #0
    1c3a:	851a      	strh	r2, [r3, #40]	; 0x28
    1c3c:	f04f 0302 	mov.w	r3, #2
}
    1c40:	4618      	mov	r0, r3
    1c42:	f107 0710 	add.w	r7, r7, #16
    1c46:	46bd      	mov	sp, r7
    1c48:	bd80      	pop	{r7, pc}
    1c4a:	bf00      	nop

00001c4c <generate_io_state>:
/*---------------------------------------------------------------------------*/
char			*pcStatus;
unsigned long	ulString;

static unsigned short generate_io_state( void *arg )
{
    1c4c:	b580      	push	{r7, lr}
    1c4e:	b084      	sub	sp, #16
    1c50:	af00      	add	r7, sp, #0
    1c52:	6078      	str	r0, [r7, #4]
	extern long lParTestGetLEDState( unsigned long ulLED );
	unsigned short usRawVoltage;
	const ace_channel_handle_t xVoltageChannel = ( ace_channel_handle_t ) 0;
    1c54:	f04f 0300 	mov.w	r3, #0
    1c58:	73fb      	strb	r3, [r7, #15]

	( void ) arg;

	/* Are the dynamically setable LEDs currently on or off? */
	if( lParTestGetLEDState( 3 ) )
    1c5a:	f04f 0003 	mov.w	r0, #3
    1c5e:	f7fe fd33 	bl	6c8 <lParTestGetLEDState>
    1c62:	4603      	mov	r3, r0
    1c64:	2b00      	cmp	r3, #0
    1c66:	d009      	beq.n	1c7c <generate_io_state+0x30>
	{
		pcStatus = "checked";
    1c68:	f24a 533c 	movw	r3, #42300	; 0xa53c
    1c6c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1c70:	f245 5274 	movw	r2, #21876	; 0x5574
    1c74:	f2c0 0201 	movt	r2, #1
    1c78:	601a      	str	r2, [r3, #0]
    1c7a:	e008      	b.n	1c8e <generate_io_state+0x42>
	}
	else
	{
		pcStatus = "";
    1c7c:	f24a 533c 	movw	r3, #42300	; 0xa53c
    1c80:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1c84:	f245 527c 	movw	r2, #21884	; 0x557c
    1c88:	f2c0 0201 	movt	r2, #1
    1c8c:	601a      	str	r2, [r3, #0]
	}

	usRawVoltage = ( unsigned short ) ACE_get_ppe_sample( xVoltageChannel );
    1c8e:	7bfb      	ldrb	r3, [r7, #15]
    1c90:	4618      	mov	r0, r3
    1c92:	f008 fa45 	bl	a120 <ACE_get_ppe_sample>
    1c96:	4603      	mov	r3, r0
    1c98:	81bb      	strh	r3, [r7, #12]
	sprintf( uip_appdata, "<input type=\"checkbox\" name=\"LED0\" value=\"1\" %s>LED<p><p><p>Raw voltage input is %d", pcStatus, usRawVoltage );
    1c9a:	f24a 73bc 	movw	r3, #42940	; 0xa7bc
    1c9e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1ca2:	681b      	ldr	r3, [r3, #0]
    1ca4:	4619      	mov	r1, r3
    1ca6:	f24a 533c 	movw	r3, #42300	; 0xa53c
    1caa:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1cae:	681a      	ldr	r2, [r3, #0]
    1cb0:	89bb      	ldrh	r3, [r7, #12]
    1cb2:	4608      	mov	r0, r1
    1cb4:	f245 5180 	movw	r1, #21888	; 0x5580
    1cb8:	f2c0 0101 	movt	r1, #1
    1cbc:	f7ff f9e4 	bl	1088 <sprintf>

	return strlen( uip_appdata );
    1cc0:	f24a 73bc 	movw	r3, #42940	; 0xa7bc
    1cc4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1cc8:	681b      	ldr	r3, [r3, #0]
    1cca:	4618      	mov	r0, r3
    1ccc:	f012 ff9c 	bl	14c08 <strlen>
    1cd0:	4603      	mov	r3, r0
    1cd2:	b29b      	uxth	r3, r3
}
    1cd4:	4618      	mov	r0, r3
    1cd6:	f107 0710 	add.w	r7, r7, #16
    1cda:	46bd      	mov	sp, r7
    1cdc:	bd80      	pop	{r7, pc}
    1cde:	bf00      	nop

00001ce0 <generate_runtime_stats>:

/*---------------------------------------------------------------------------*/
extern void vTaskGetRunTimeStats( char *pcWriteBuffer );
extern unsigned short usMaxJitter;
static unsigned short generate_runtime_stats( void *arg )
{
    1ce0:	b580      	push	{r7, lr}
    1ce2:	b082      	sub	sp, #8
    1ce4:	af00      	add	r7, sp, #0
    1ce6:	6078      	str	r0, [r7, #4]
	( void ) arg;
	lRefreshCount++;
    1ce8:	f240 2360 	movw	r3, #608	; 0x260
    1cec:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1cf0:	681b      	ldr	r3, [r3, #0]
    1cf2:	f103 0201 	add.w	r2, r3, #1
    1cf6:	f240 2360 	movw	r3, #608	; 0x260
    1cfa:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1cfe:	601a      	str	r2, [r3, #0]
	sprintf( cCountBuf, "<p><br>Refresh count = %d", ( int ) lRefreshCount );
    1d00:	f240 2360 	movw	r3, #608	; 0x260
    1d04:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1d08:	681b      	ldr	r3, [r3, #0]
    1d0a:	f240 10e0 	movw	r0, #480	; 0x1e0
    1d0e:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1d12:	f245 51d4 	movw	r1, #21972	; 0x55d4
    1d16:	f2c0 0101 	movt	r1, #1
    1d1a:	461a      	mov	r2, r3
    1d1c:	f7ff f9b4 	bl	1088 <sprintf>

	vTaskGetRunTimeStats( ( char * ) uip_appdata );
    1d20:	f24a 73bc 	movw	r3, #42940	; 0xa7bc
    1d24:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1d28:	681b      	ldr	r3, [r3, #0]
    1d2a:	4618      	mov	r0, r3
    1d2c:	f011 f83c 	bl	12da8 <vTaskGetRunTimeStats>
	strcat( uip_appdata, cCountBuf );
    1d30:	f24a 73bc 	movw	r3, #42940	; 0xa7bc
    1d34:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1d38:	681b      	ldr	r3, [r3, #0]
    1d3a:	4618      	mov	r0, r3
    1d3c:	f240 11e0 	movw	r1, #480	; 0x1e0
    1d40:	f2c2 0100 	movt	r1, #8192	; 0x2000
    1d44:	f012 fe7e 	bl	14a44 <strcat>

	return strlen( uip_appdata );
    1d48:	f24a 73bc 	movw	r3, #42940	; 0xa7bc
    1d4c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1d50:	681b      	ldr	r3, [r3, #0]
    1d52:	4618      	mov	r0, r3
    1d54:	f012 ff58 	bl	14c08 <strlen>
    1d58:	4603      	mov	r3, r0
    1d5a:	b29b      	uxth	r3, r3
}
    1d5c:	4618      	mov	r0, r3
    1d5e:	f107 0708 	add.w	r7, r7, #8
    1d62:	46bd      	mov	sp, r7
    1d64:	bd80      	pop	{r7, pc}
    1d66:	bf00      	nop

00001d68 <run_time>:

/*---------------------------------------------------------------------------*/
static PT_THREAD( run_time ( struct httpd_state *s, char *ptr ) )
{
    1d68:	b580      	push	{r7, lr}
    1d6a:	b084      	sub	sp, #16
    1d6c:	af00      	add	r7, sp, #0
    1d6e:	6078      	str	r0, [r7, #4]
    1d70:	6039      	str	r1, [r7, #0]
	PSOCK_BEGIN( &s->sout );
    1d72:	f04f 0301 	mov.w	r3, #1
    1d76:	73fb      	strb	r3, [r7, #15]
    1d78:	687b      	ldr	r3, [r7, #4]
    1d7a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
    1d7c:	2b00      	cmp	r3, #0
    1d7e:	d002      	beq.n	1d86 <run_time+0x1e>
    1d80:	2bff      	cmp	r3, #255	; 0xff
    1d82:	d004      	beq.n	1d8e <run_time+0x26>
    1d84:	e015      	b.n	1db2 <run_time+0x4a>
	( void ) ptr;
	( void ) PT_YIELD_FLAG;
	PSOCK_GENERATOR_SEND( &s->sout, generate_runtime_stats, NULL );
    1d86:	687b      	ldr	r3, [r7, #4]
    1d88:	f04f 02ff 	mov.w	r2, #255	; 0xff
    1d8c:	851a      	strh	r2, [r3, #40]	; 0x28
    1d8e:	687b      	ldr	r3, [r7, #4]
    1d90:	f103 0328 	add.w	r3, r3, #40	; 0x28
    1d94:	4618      	mov	r0, r3
    1d96:	f641 41e1 	movw	r1, #7393	; 0x1ce1
    1d9a:	f2c0 0100 	movt	r1, #0
    1d9e:	f04f 0200 	mov.w	r2, #0
    1da2:	f008 ffbf 	bl	ad24 <psock_generator_send>
    1da6:	4603      	mov	r3, r0
    1da8:	2b00      	cmp	r3, #0
    1daa:	d102      	bne.n	1db2 <run_time+0x4a>
    1dac:	f04f 0300 	mov.w	r3, #0
    1db0:	e008      	b.n	1dc4 <run_time+0x5c>
	PSOCK_END( &s->sout );
    1db2:	f04f 0300 	mov.w	r3, #0
    1db6:	73fb      	strb	r3, [r7, #15]
    1db8:	687b      	ldr	r3, [r7, #4]
    1dba:	f04f 0200 	mov.w	r2, #0
    1dbe:	851a      	strh	r2, [r3, #40]	; 0x28
    1dc0:	f04f 0302 	mov.w	r3, #2
}
    1dc4:	4618      	mov	r0, r3
    1dc6:	f107 0710 	add.w	r7, r7, #16
    1dca:	46bd      	mov	sp, r7
    1dcc:	bd80      	pop	{r7, pc}
    1dce:	bf00      	nop

00001dd0 <led_io>:

/*---------------------------------------------------------------------------*/
static PT_THREAD( led_io ( struct httpd_state *s, char *ptr ) )
{
    1dd0:	b580      	push	{r7, lr}
    1dd2:	b084      	sub	sp, #16
    1dd4:	af00      	add	r7, sp, #0
    1dd6:	6078      	str	r0, [r7, #4]
    1dd8:	6039      	str	r1, [r7, #0]
	PSOCK_BEGIN( &s->sout );
    1dda:	f04f 0301 	mov.w	r3, #1
    1dde:	73fb      	strb	r3, [r7, #15]
    1de0:	687b      	ldr	r3, [r7, #4]
    1de2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
    1de4:	2b00      	cmp	r3, #0
    1de6:	d004      	beq.n	1df2 <led_io+0x22>
    1de8:	f240 1209 	movw	r2, #265	; 0x109
    1dec:	4293      	cmp	r3, r2
    1dee:	d004      	beq.n	1dfa <led_io+0x2a>
    1df0:	e015      	b.n	1e1e <led_io+0x4e>
	( void ) ptr;
	( void ) PT_YIELD_FLAG;
	PSOCK_GENERATOR_SEND( &s->sout, generate_io_state, NULL );
    1df2:	687b      	ldr	r3, [r7, #4]
    1df4:	f240 1209 	movw	r2, #265	; 0x109
    1df8:	851a      	strh	r2, [r3, #40]	; 0x28
    1dfa:	687b      	ldr	r3, [r7, #4]
    1dfc:	f103 0328 	add.w	r3, r3, #40	; 0x28
    1e00:	4618      	mov	r0, r3
    1e02:	f641 414d 	movw	r1, #7245	; 0x1c4d
    1e06:	f2c0 0100 	movt	r1, #0
    1e0a:	f04f 0200 	mov.w	r2, #0
    1e0e:	f008 ff89 	bl	ad24 <psock_generator_send>
    1e12:	4603      	mov	r3, r0
    1e14:	2b00      	cmp	r3, #0
    1e16:	d102      	bne.n	1e1e <led_io+0x4e>
    1e18:	f04f 0300 	mov.w	r3, #0
    1e1c:	e008      	b.n	1e30 <led_io+0x60>
	PSOCK_END( &s->sout );
    1e1e:	f04f 0300 	mov.w	r3, #0
    1e22:	73fb      	strb	r3, [r7, #15]
    1e24:	687b      	ldr	r3, [r7, #4]
    1e26:	f04f 0200 	mov.w	r2, #0
    1e2a:	851a      	strh	r2, [r3, #40]	; 0x28
    1e2c:	f04f 0302 	mov.w	r3, #2
}
    1e30:	4618      	mov	r0, r3
    1e32:	f107 0710 	add.w	r7, r7, #16
    1e36:	46bd      	mov	sp, r7
    1e38:	bd80      	pop	{r7, pc}
    1e3a:	bf00      	nop

00001e3c <NVIC_init>:

/***************************************************************************//**
 * 
 */
void NVIC_init( void )
{
    1e3c:	b480      	push	{r7}
    1e3e:	af00      	add	r7, sp, #0
     * Please use SmartFusion CMSIS-PAL provided NVIC control functions.
     * The use of the Actel HAL NVIC control functions is obsolete on SmartFusion
     * devices.
     * Simply remove the call to NVIC_init() from your application code.
     */
    ASSERT(0);
    1e40:	be00      	bkpt	0x0000
}
    1e42:	46bd      	mov	sp, r7
    1e44:	bc80      	pop	{r7}
    1e46:	4770      	bx	lr

00001e48 <NVIC_set_handler>:
void NVIC_set_handler
(
    uint32_t interrupt_number,
    interrupt_handler_t handler
)
{
    1e48:	b480      	push	{r7}
    1e4a:	b083      	sub	sp, #12
    1e4c:	af00      	add	r7, sp, #0
    1e4e:	6078      	str	r0, [r7, #4]
    1e50:	6039      	str	r1, [r7, #0]
     * devices.
     * Please provide a function using the folowing prototype to handle interrupts
     * from peripherals implemeted in the SmartFusion FPGA fabric:
     *      void Fabric_IRQHandler( void )
     */
    ASSERT(0);
    1e52:	be00      	bkpt	0x0000
}
    1e54:	f107 070c 	add.w	r7, r7, #12
    1e58:	46bd      	mov	sp, r7
    1e5a:	bc80      	pop	{r7}
    1e5c:	4770      	bx	lr
    1e5e:	bf00      	nop

00001e60 <NVIC_set_priority>:
void NVIC_set_priority
(
    uint32_t interrupt_number,
    uint8_t priority_level
)
{
    1e60:	b480      	push	{r7}
    1e62:	b083      	sub	sp, #12
    1e64:	af00      	add	r7, sp, #0
    1e66:	6078      	str	r0, [r7, #4]
    1e68:	460b      	mov	r3, r1
    1e6a:	70fb      	strb	r3, [r7, #3]
     * Please replace calls to NVIC_set_priority() with a call to the CMSIS-PAL
     * void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority) function where
     * IRQn is set to Fabric_IRQn in order to set the priority of interrupts
     * generated from peripheral implemented in the SmartFusion FPGA fabric.
     */
    ASSERT(0);
    1e6c:	be00      	bkpt	0x0000
}
    1e6e:	f107 070c 	add.w	r7, r7, #12
    1e72:	46bd      	mov	sp, r7
    1e74:	bc80      	pop	{r7}
    1e76:	4770      	bx	lr

00001e78 <NVIC_enable_interrupt>:

/***************************************************************************//**
 * 
 */
void NVIC_enable_interrupt( uint32_t interrupt_number )
{
    1e78:	b480      	push	{r7}
    1e7a:	b083      	sub	sp, #12
    1e7c:	af00      	add	r7, sp, #0
    1e7e:	6078      	str	r0, [r7, #4]
     * Please replace calls to NVIC_enable_interrupt() with a call to the CMSIS-PAL
     * void NVIC_EnableIRQ(IRQn_Type IRQn) function where IRQn is set to
     * Fabric_IRQn in order to enable interrupts from peripheral implemented in
     * the SmartFusion FPGA fabric.
     */
    ASSERT(0);
    1e80:	be00      	bkpt	0x0000
}
    1e82:	f107 070c 	add.w	r7, r7, #12
    1e86:	46bd      	mov	sp, r7
    1e88:	bc80      	pop	{r7}
    1e8a:	4770      	bx	lr

00001e8c <NVIC_disable_interrupt>:

/***************************************************************************//**
 * 
 */
void NVIC_disable_interrupt( uint32_t interrupt_number )
{
    1e8c:	b480      	push	{r7}
    1e8e:	b083      	sub	sp, #12
    1e90:	af00      	add	r7, sp, #0
    1e92:	6078      	str	r0, [r7, #4]
     * Please replace calls to NVIC_disable_interrupt() with a call to the CMSIS-PAL
     * void NVIC_DisableIRQ(IRQn_Type IRQn) function where IRQn is set to
     * Fabric_IRQn in order to disable interrupts from peripheral implemented in
     * the SmartFusion FPGA fabric.
     */
    ASSERT(0);
    1e94:	be00      	bkpt	0x0000
}
    1e96:	f107 070c 	add.w	r7, r7, #12
    1e9a:	46bd      	mov	sp, r7
    1e9c:	bc80      	pop	{r7}
    1e9e:	4770      	bx	lr

00001ea0 <NVIC_clear_interrupt>:

/***************************************************************************//**
 * 
 */
void NVIC_clear_interrupt( uint32_t interrupt_number )
{
    1ea0:	b480      	push	{r7}
    1ea2:	b083      	sub	sp, #12
    1ea4:	af00      	add	r7, sp, #0
    1ea6:	6078      	str	r0, [r7, #4]
     * Please replace calls to NVIC_clear_interrupt() with a call to the CMSIS-PAL
     * void NVIC_ClearPendingIRQ(IRQn_Type IRQn) function where IRQn is set to
     * Fabric_IRQn in order to clear interrupts from peripheral implemented in
     * the SmartFusion FPGA fabric.
     */
    ASSERT(0);
    1ea8:	be00      	bkpt	0x0000
}
    1eaa:	f107 070c 	add.w	r7, r7, #12
    1eae:	46bd      	mov	sp, r7
    1eb0:	bc80      	pop	{r7}
    1eb2:	4770      	bx	lr

00001eb4 <HAL_disable_interrupts>:
    1eb4:	f3ef 8010 	mrs	r0, PRIMASK
    1eb8:	b672      	cpsid	i
    1eba:	4770      	bx	lr

00001ebc <HAL_restore_interrupts>:
    1ebc:	f380 8810 	msr	PRIMASK, r0
    1ec0:	4770      	bx	lr
	...

00001ec4 <HAL_assert_fail>:
void HAL_assert_fail
(
    const uint8_t * file_name,
    uint32_t line_no
)
{
    1ec4:	b480      	push	{r7}
    1ec6:	b087      	sub	sp, #28
    1ec8:	af00      	add	r7, sp, #0
    1eca:	6078      	str	r0, [r7, #4]
    1ecc:	6039      	str	r1, [r7, #0]
    while(1)
    {
        volatile const uint8_t * assert_file = file_name;
    1ece:	687b      	ldr	r3, [r7, #4]
    1ed0:	617b      	str	r3, [r7, #20]
        volatile uint32_t assert_line = line_no;
    1ed2:	683b      	ldr	r3, [r7, #0]
    1ed4:	613b      	str	r3, [r7, #16]
        volatile char dummy;
		volatile uint32_t i_dummy;
		
		/* following lines to avoid compiler warnings: */
        dummy = *assert_file;
    1ed6:	697b      	ldr	r3, [r7, #20]
    1ed8:	781b      	ldrb	r3, [r3, #0]
    1eda:	b2db      	uxtb	r3, r3
    1edc:	73fb      	strb	r3, [r7, #15]
		i_dummy = assert_line;
    1ede:	693b      	ldr	r3, [r7, #16]
    1ee0:	60bb      	str	r3, [r7, #8]
		i_dummy++;
    1ee2:	68bb      	ldr	r3, [r7, #8]
    1ee4:	f103 0301 	add.w	r3, r3, #1
    1ee8:	60bb      	str	r3, [r7, #8]
    }
    1eea:	e7f0      	b.n	1ece <HAL_assert_fail+0xa>

00001eec <HW_set_32bit_reg>:
    1eec:	6001      	str	r1, [r0, #0]
    1eee:	4770      	bx	lr

00001ef0 <HW_get_32bit_reg>:
    1ef0:	6800      	ldr	r0, [r0, #0]
    1ef2:	4770      	bx	lr

00001ef4 <HW_set_32bit_reg_field>:
    1ef4:	b50e      	push	{r1, r2, r3, lr}
    1ef6:	fa03 f301 	lsl.w	r3, r3, r1
    1efa:	ea03 0302 	and.w	r3, r3, r2
    1efe:	6801      	ldr	r1, [r0, #0]
    1f00:	ea6f 0202 	mvn.w	r2, r2
    1f04:	ea01 0102 	and.w	r1, r1, r2
    1f08:	ea41 0103 	orr.w	r1, r1, r3
    1f0c:	6001      	str	r1, [r0, #0]
    1f0e:	bd0e      	pop	{r1, r2, r3, pc}

00001f10 <HW_get_32bit_reg_field>:
    1f10:	6800      	ldr	r0, [r0, #0]
    1f12:	ea00 0002 	and.w	r0, r0, r2
    1f16:	fa20 f001 	lsr.w	r0, r0, r1
    1f1a:	4770      	bx	lr

00001f1c <HW_set_16bit_reg>:
    1f1c:	8001      	strh	r1, [r0, #0]
    1f1e:	4770      	bx	lr

00001f20 <HW_get_16bit_reg>:
    1f20:	8800      	ldrh	r0, [r0, #0]
    1f22:	4770      	bx	lr

00001f24 <HW_set_16bit_reg_field>:
    1f24:	b50e      	push	{r1, r2, r3, lr}
    1f26:	fa03 f301 	lsl.w	r3, r3, r1
    1f2a:	ea03 0302 	and.w	r3, r3, r2
    1f2e:	8801      	ldrh	r1, [r0, #0]
    1f30:	ea6f 0202 	mvn.w	r2, r2
    1f34:	ea01 0102 	and.w	r1, r1, r2
    1f38:	ea41 0103 	orr.w	r1, r1, r3
    1f3c:	8001      	strh	r1, [r0, #0]
    1f3e:	bd0e      	pop	{r1, r2, r3, pc}

00001f40 <HW_get_16bit_reg_field>:
    1f40:	8800      	ldrh	r0, [r0, #0]
    1f42:	ea00 0002 	and.w	r0, r0, r2
    1f46:	fa20 f001 	lsr.w	r0, r0, r1
    1f4a:	4770      	bx	lr

00001f4c <HW_set_8bit_reg>:
    1f4c:	7001      	strb	r1, [r0, #0]
    1f4e:	4770      	bx	lr

00001f50 <HW_get_8bit_reg>:
    1f50:	7800      	ldrb	r0, [r0, #0]
    1f52:	4770      	bx	lr

00001f54 <HW_set_8bit_reg_field>:
    1f54:	b50e      	push	{r1, r2, r3, lr}
    1f56:	fa03 f301 	lsl.w	r3, r3, r1
    1f5a:	ea03 0302 	and.w	r3, r3, r2
    1f5e:	7801      	ldrb	r1, [r0, #0]
    1f60:	ea6f 0202 	mvn.w	r2, r2
    1f64:	ea01 0102 	and.w	r1, r1, r2
    1f68:	ea41 0103 	orr.w	r1, r1, r3
    1f6c:	7001      	strb	r1, [r0, #0]
    1f6e:	bd0e      	pop	{r1, r2, r3, pc}

00001f70 <HW_get_8bit_reg_field>:
    1f70:	7800      	ldrb	r0, [r0, #0]
    1f72:	ea00 0002 	and.w	r0, r0, r2
    1f76:	fa20 f001 	lsr.w	r0, r0, r1
    1f7a:	4770      	bx	lr

00001f7c <NVIC_EnableIRQ>:
 *
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
    1f7c:	b480      	push	{r7}
    1f7e:	b083      	sub	sp, #12
    1f80:	af00      	add	r7, sp, #0
    1f82:	4603      	mov	r3, r0
    1f84:	80fb      	strh	r3, [r7, #6]
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
    1f86:	f24e 1300 	movw	r3, #57600	; 0xe100
    1f8a:	f2ce 0300 	movt	r3, #57344	; 0xe000
    1f8e:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
    1f92:	ea4f 1252 	mov.w	r2, r2, lsr #5
    1f96:	88f9      	ldrh	r1, [r7, #6]
    1f98:	f001 011f 	and.w	r1, r1, #31
    1f9c:	f04f 0001 	mov.w	r0, #1
    1fa0:	fa00 f101 	lsl.w	r1, r0, r1
    1fa4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
    1fa8:	f107 070c 	add.w	r7, r7, #12
    1fac:	46bd      	mov	sp, r7
    1fae:	bc80      	pop	{r7}
    1fb0:	4770      	bx	lr
    1fb2:	bf00      	nop

00001fb4 <NVIC_DisableIRQ>:
 * 
 * Disable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
    1fb4:	b480      	push	{r7}
    1fb6:	b083      	sub	sp, #12
    1fb8:	af00      	add	r7, sp, #0
    1fba:	4603      	mov	r3, r0
    1fbc:	80fb      	strh	r3, [r7, #6]
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
    1fbe:	f24e 1300 	movw	r3, #57600	; 0xe100
    1fc2:	f2ce 0300 	movt	r3, #57344	; 0xe000
    1fc6:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
    1fca:	ea4f 1252 	mov.w	r2, r2, lsr #5
    1fce:	88f9      	ldrh	r1, [r7, #6]
    1fd0:	f001 011f 	and.w	r1, r1, #31
    1fd4:	f04f 0001 	mov.w	r0, #1
    1fd8:	fa00 f101 	lsl.w	r1, r0, r1
    1fdc:	f102 0220 	add.w	r2, r2, #32
    1fe0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
    1fe4:	f107 070c 	add.w	r7, r7, #12
    1fe8:	46bd      	mov	sp, r7
    1fea:	bc80      	pop	{r7}
    1fec:	4770      	bx	lr
    1fee:	bf00      	nop

00001ff0 <NVIC_ClearPendingIRQ>:
 *
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
    1ff0:	b480      	push	{r7}
    1ff2:	b083      	sub	sp, #12
    1ff4:	af00      	add	r7, sp, #0
    1ff6:	4603      	mov	r3, r0
    1ff8:	80fb      	strh	r3, [r7, #6]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
    1ffa:	f24e 1300 	movw	r3, #57600	; 0xe100
    1ffe:	f2ce 0300 	movt	r3, #57344	; 0xe000
    2002:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
    2006:	ea4f 1252 	mov.w	r2, r2, lsr #5
    200a:	88f9      	ldrh	r1, [r7, #6]
    200c:	f001 011f 	and.w	r1, r1, #31
    2010:	f04f 0001 	mov.w	r0, #1
    2014:	fa00 f101 	lsl.w	r1, r0, r1
    2018:	f102 0260 	add.w	r2, r2, #96	; 0x60
    201c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
    2020:	f107 070c 	add.w	r7, r7, #12
    2024:	46bd      	mov	sp, r7
    2026:	bc80      	pop	{r7}
    2028:	4770      	bx	lr
    202a:	bf00      	nop

0000202c <MSS_UART_init>:
(
    mss_uart_instance_t* this_uart,
    uint32_t baud_rate,
    uint8_t line_config
)
{
    202c:	b580      	push	{r7, lr}
    202e:	b088      	sub	sp, #32
    2030:	af00      	add	r7, sp, #0
    2032:	60f8      	str	r0, [r7, #12]
    2034:	60b9      	str	r1, [r7, #8]
    2036:	4613      	mov	r3, r2
    2038:	71fb      	strb	r3, [r7, #7]
    uint16_t baud_value = 1U;
    203a:	f04f 0301 	mov.w	r3, #1
    203e:	82fb      	strh	r3, [r7, #22]
    uint32_t pclk_freq = 0U;
    2040:	f04f 0300 	mov.w	r3, #0
    2044:	61bb      	str	r3, [r7, #24]
    uint32_t baud_value_l;

    /* The driver expects g_mss_uart0 and g_mss_uart1 to be the only
     * mss_uart_instance_t instances used to identify UART0 and UART1. */
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    2046:	68fa      	ldr	r2, [r7, #12]
    2048:	f24a 5368 	movw	r3, #42344	; 0xa568
    204c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2050:	429a      	cmp	r2, r3
    2052:	d007      	beq.n	2064 <MSS_UART_init+0x38>
    2054:	68fa      	ldr	r2, [r7, #12]
    2056:	f24a 5340 	movw	r3, #42304	; 0xa540
    205a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    205e:	429a      	cmp	r2, r3
    2060:	d000      	beq.n	2064 <MSS_UART_init+0x38>
    2062:	be00      	bkpt	0x0000

    /* baud_rate should be greater than 0 */
    ASSERT( 0U < baud_rate );
    2064:	68bb      	ldr	r3, [r7, #8]
    2066:	2b00      	cmp	r3, #0
    2068:	d100      	bne.n	206c <MSS_UART_init+0x40>
    206a:	be00      	bkpt	0x0000

    /* Force the value of the CMSIS global variables holding the various system
     * clock frequencies to be updated. */
    SystemCoreClockUpdate();
    206c:	f008 fa26 	bl	a4bc <SystemCoreClockUpdate>

    if ( this_uart == &g_mss_uart0 )
    2070:	68fa      	ldr	r2, [r7, #12]
    2072:	f24a 5368 	movw	r3, #42344	; 0xa568
    2076:	f2c2 0300 	movt	r3, #8192	; 0x2000
    207a:	429a      	cmp	r2, r3
    207c:	d12e      	bne.n	20dc <MSS_UART_init+0xb0>
    {
        this_uart->hw_reg = UART0;
    207e:	68fb      	ldr	r3, [r7, #12]
    2080:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
    2084:	601a      	str	r2, [r3, #0]
        this_uart->hw_reg_bit = UART0_BITBAND;
    2086:	68fb      	ldr	r3, [r7, #12]
    2088:	f04f 4284 	mov.w	r2, #1107296256	; 0x42000000
    208c:	605a      	str	r2, [r3, #4]
        this_uart->irqn = UART0_IRQn;
    208e:	68fb      	ldr	r3, [r7, #12]
    2090:	f04f 020a 	mov.w	r2, #10
    2094:	811a      	strh	r2, [r3, #8]

        pclk_freq = g_FrequencyPCLK0;
    2096:	f240 03b0 	movw	r3, #176	; 0xb0
    209a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    209e:	681b      	ldr	r3, [r3, #0]
    20a0:	61bb      	str	r3, [r7, #24]

        /* reset UART0 */
        SYSREG->SOFT_RST_CR |= SYSREG_UART0_SOFTRESET_MASK;
    20a2:	f242 0300 	movw	r3, #8192	; 0x2000
    20a6:	f2ce 0304 	movt	r3, #57348	; 0xe004
    20aa:	f242 0200 	movw	r2, #8192	; 0x2000
    20ae:	f2ce 0204 	movt	r2, #57348	; 0xe004
    20b2:	6b12      	ldr	r2, [r2, #48]	; 0x30
    20b4:	f042 0280 	orr.w	r2, r2, #128	; 0x80
    20b8:	631a      	str	r2, [r3, #48]	; 0x30
        /* Clear any previously pended UART0 interrupt */
        NVIC_ClearPendingIRQ( UART0_IRQn );
    20ba:	f04f 000a 	mov.w	r0, #10
    20be:	f7ff ff97 	bl	1ff0 <NVIC_ClearPendingIRQ>
        /* Take UART0 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_UART0_SOFTRESET_MASK;
    20c2:	f242 0300 	movw	r3, #8192	; 0x2000
    20c6:	f2ce 0304 	movt	r3, #57348	; 0xe004
    20ca:	f242 0200 	movw	r2, #8192	; 0x2000
    20ce:	f2ce 0204 	movt	r2, #57348	; 0xe004
    20d2:	6b12      	ldr	r2, [r2, #48]	; 0x30
    20d4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
    20d8:	631a      	str	r2, [r3, #48]	; 0x30
    20da:	e031      	b.n	2140 <MSS_UART_init+0x114>
    }
    else
    {
        this_uart->hw_reg = UART1;
    20dc:	68fa      	ldr	r2, [r7, #12]
    20de:	f240 0300 	movw	r3, #0
    20e2:	f2c4 0301 	movt	r3, #16385	; 0x4001
    20e6:	6013      	str	r3, [r2, #0]
        this_uart->hw_reg_bit = UART1_BITBAND;
    20e8:	68fa      	ldr	r2, [r7, #12]
    20ea:	f240 0300 	movw	r3, #0
    20ee:	f2c4 2320 	movt	r3, #16928	; 0x4220
    20f2:	6053      	str	r3, [r2, #4]
        this_uart->irqn = UART1_IRQn;
    20f4:	68fb      	ldr	r3, [r7, #12]
    20f6:	f04f 020b 	mov.w	r2, #11
    20fa:	811a      	strh	r2, [r3, #8]

        pclk_freq = g_FrequencyPCLK1;
    20fc:	f240 03b4 	movw	r3, #180	; 0xb4
    2100:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2104:	681b      	ldr	r3, [r3, #0]
    2106:	61bb      	str	r3, [r7, #24]

        /* Reset UART1 */
        SYSREG->SOFT_RST_CR |= SYSREG_UART1_SOFTRESET_MASK;
    2108:	f242 0300 	movw	r3, #8192	; 0x2000
    210c:	f2ce 0304 	movt	r3, #57348	; 0xe004
    2110:	f242 0200 	movw	r2, #8192	; 0x2000
    2114:	f2ce 0204 	movt	r2, #57348	; 0xe004
    2118:	6b12      	ldr	r2, [r2, #48]	; 0x30
    211a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
    211e:	631a      	str	r2, [r3, #48]	; 0x30
        /* Clear any previously pended UART1 interrupt */
        NVIC_ClearPendingIRQ( UART1_IRQn );
    2120:	f04f 000b 	mov.w	r0, #11
    2124:	f7ff ff64 	bl	1ff0 <NVIC_ClearPendingIRQ>
        /* Take UART1 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_UART1_SOFTRESET_MASK;
    2128:	f242 0300 	movw	r3, #8192	; 0x2000
    212c:	f2ce 0304 	movt	r3, #57348	; 0xe004
    2130:	f242 0200 	movw	r2, #8192	; 0x2000
    2134:	f2ce 0204 	movt	r2, #57348	; 0xe004
    2138:	6b12      	ldr	r2, [r2, #48]	; 0x30
    213a:	f422 7280 	bic.w	r2, r2, #256	; 0x100
    213e:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* disable interrupts */
    this_uart->hw_reg->IER = 0U;
    2140:	68fb      	ldr	r3, [r7, #12]
    2142:	681b      	ldr	r3, [r3, #0]
    2144:	f04f 0200 	mov.w	r2, #0
    2148:	711a      	strb	r2, [r3, #4]
     * The baud value is computed using the following equation:
     *      baud_value_l = PCLK_Frequency / (baud_rate * 16)
     * The baud value is rounded up or down depending on what would be the remainder
     * of the divide by 16 operation.
     */
    if( 0U < baud_rate )
    214a:	68bb      	ldr	r3, [r7, #8]
    214c:	2b00      	cmp	r3, #0
    214e:	d021      	beq.n	2194 <MSS_UART_init+0x168>
    {
        baud_value_l = (uint32_t)(pclk_freq / baud_rate);
    2150:	69ba      	ldr	r2, [r7, #24]
    2152:	68bb      	ldr	r3, [r7, #8]
    2154:	fbb2 f3f3 	udiv	r3, r2, r3
    2158:	61fb      	str	r3, [r7, #28]
        if( baud_value_l & 0x00000008U )
    215a:	69fb      	ldr	r3, [r7, #28]
    215c:	f003 0308 	and.w	r3, r3, #8
    2160:	2b00      	cmp	r3, #0
    2162:	d006      	beq.n	2172 <MSS_UART_init+0x146>
        {
            /* remainder above 0.5 */
            baud_value_l = (baud_value_l >> 4U) + 1U;        
    2164:	69fb      	ldr	r3, [r7, #28]
    2166:	ea4f 1313 	mov.w	r3, r3, lsr #4
    216a:	f103 0301 	add.w	r3, r3, #1
    216e:	61fb      	str	r3, [r7, #28]
    2170:	e003      	b.n	217a <MSS_UART_init+0x14e>
        }
        else
        {
            /* remainder below 0.5 */
            baud_value_l = (baud_value_l >> 4U);
    2172:	69fb      	ldr	r3, [r7, #28]
    2174:	ea4f 1313 	mov.w	r3, r3, lsr #4
    2178:	61fb      	str	r3, [r7, #28]
        }
    
        /* Check if the baud rate is supported by the PCLK */
        ASSERT( baud_value_l <= UINT16_MAX);
    217a:	69fa      	ldr	r2, [r7, #28]
    217c:	f64f 73ff 	movw	r3, #65535	; 0xffff
    2180:	429a      	cmp	r2, r3
    2182:	d900      	bls.n	2186 <MSS_UART_init+0x15a>
    2184:	be00      	bkpt	0x0000
        if( baud_value_l <= (uint32_t)UINT16_MAX)
    2186:	69fa      	ldr	r2, [r7, #28]
    2188:	f64f 73ff 	movw	r3, #65535	; 0xffff
    218c:	429a      	cmp	r2, r3
    218e:	d801      	bhi.n	2194 <MSS_UART_init+0x168>
        {
            baud_value = (uint16_t)baud_value_l;
    2190:	69fb      	ldr	r3, [r7, #28]
    2192:	82fb      	strh	r3, [r7, #22]
        }
    }
    
    /* set divisor latch */
    this_uart->hw_reg_bit->LCR_DLAB = (uint32_t)1;
    2194:	68fb      	ldr	r3, [r7, #12]
    2196:	685b      	ldr	r3, [r3, #4]
    2198:	f04f 0201 	mov.w	r2, #1
    219c:	f8c3 219c 	str.w	r2, [r3, #412]	; 0x19c

    /* msb of baud value */
    this_uart->hw_reg->DMR = (uint8_t)(baud_value >> 8);
    21a0:	68fb      	ldr	r3, [r7, #12]
    21a2:	681b      	ldr	r3, [r3, #0]
    21a4:	8afa      	ldrh	r2, [r7, #22]
    21a6:	ea4f 2212 	mov.w	r2, r2, lsr #8
    21aa:	b292      	uxth	r2, r2
    21ac:	b2d2      	uxtb	r2, r2
    21ae:	711a      	strb	r2, [r3, #4]
    /* lsb of baud value */
    this_uart->hw_reg->DLR = (uint8_t)baud_value;
    21b0:	68fb      	ldr	r3, [r7, #12]
    21b2:	681b      	ldr	r3, [r3, #0]
    21b4:	8afa      	ldrh	r2, [r7, #22]
    21b6:	b2d2      	uxtb	r2, r2
    21b8:	701a      	strb	r2, [r3, #0]

    /* reset divisor latch */
    this_uart->hw_reg_bit->LCR_DLAB = (uint32_t)0;
    21ba:	68fb      	ldr	r3, [r7, #12]
    21bc:	685b      	ldr	r3, [r3, #4]
    21be:	f04f 0200 	mov.w	r2, #0
    21c2:	f8c3 219c 	str.w	r2, [r3, #412]	; 0x19c

    /* set the line control register (bit length, stop bits, parity) */
    this_uart->hw_reg->LCR = line_config;
    21c6:	68fb      	ldr	r3, [r7, #12]
    21c8:	681b      	ldr	r3, [r3, #0]
    21ca:	79fa      	ldrb	r2, [r7, #7]
    21cc:	731a      	strb	r2, [r3, #12]

    /* FIFO configuration */
    /* RX FIFO length = 1 byte, clear receiver FIFO, 
       clear transmitter FIFO, enable RXRDYN and TXRDYN pins. */
    this_uart->hw_reg->FCR = (uint8_t)MSS_UART_FIFO_SINGLE_BYTE | 
    21ce:	68fb      	ldr	r3, [r7, #12]
    21d0:	681b      	ldr	r3, [r3, #0]
    21d2:	f04f 020e 	mov.w	r2, #14
    21d6:	721a      	strb	r2, [r3, #8]
                              FCR_CLEAR_RX_FIFO_MASK | FCR_CLEAR_TX_FIFO_MASK | 
                              FCR_ENABLE_TXRDY_RXRDY_MASK;
    /* disable loopback */
    this_uart->hw_reg_bit->MCR_LOOP = (uint32_t)0;
    21d8:	68fb      	ldr	r3, [r7, #12]
    21da:	685b      	ldr	r3, [r3, #4]
    21dc:	f04f 0200 	mov.w	r2, #0
    21e0:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

    /* Instance setup */
    this_uart->tx_buff_size = TX_COMPLETE;
    21e4:	68fb      	ldr	r3, [r7, #12]
    21e6:	f04f 0200 	mov.w	r2, #0
    21ea:	611a      	str	r2, [r3, #16]
    this_uart->tx_buffer = (const uint8_t *)0;
    21ec:	68fb      	ldr	r3, [r7, #12]
    21ee:	f04f 0200 	mov.w	r2, #0
    21f2:	60da      	str	r2, [r3, #12]
    this_uart->tx_idx = 0U;
    21f4:	68fb      	ldr	r3, [r7, #12]
    21f6:	f04f 0200 	mov.w	r2, #0
    21fa:	615a      	str	r2, [r3, #20]

    /* Default handlers for MSS UART interrupts */
    this_uart->rx_handler       = NULL_HANDLER;
    21fc:	68fb      	ldr	r3, [r7, #12]
    21fe:	f04f 0200 	mov.w	r2, #0
    2202:	61da      	str	r2, [r3, #28]
    this_uart->tx_handler       = default_tx_handler;
    2204:	68fa      	ldr	r2, [r7, #12]
    2206:	f642 0321 	movw	r3, #10273	; 0x2821
    220a:	f2c0 0300 	movt	r3, #0
    220e:	6213      	str	r3, [r2, #32]
    this_uart->linests_handler  = NULL_HANDLER;
    2210:	68fb      	ldr	r3, [r7, #12]
    2212:	f04f 0200 	mov.w	r2, #0
    2216:	619a      	str	r2, [r3, #24]
    this_uart->modemsts_handler = NULL_HANDLER;
    2218:	68fb      	ldr	r3, [r7, #12]
    221a:	f04f 0200 	mov.w	r2, #0
    221e:	625a      	str	r2, [r3, #36]	; 0x24

    /* Initialize the sticky status */
    this_uart->status = 0U;
    2220:	68fb      	ldr	r3, [r7, #12]
    2222:	f04f 0200 	mov.w	r2, #0
    2226:	729a      	strb	r2, [r3, #10]
}
    2228:	f107 0720 	add.w	r7, r7, #32
    222c:	46bd      	mov	sp, r7
    222e:	bd80      	pop	{r7, pc}

00002230 <MSS_UART_polled_tx>:
(
    mss_uart_instance_t * this_uart,
    const uint8_t * pbuff,
    uint32_t tx_size
)
{
    2230:	b480      	push	{r7}
    2232:	b089      	sub	sp, #36	; 0x24
    2234:	af00      	add	r7, sp, #0
    2236:	60f8      	str	r0, [r7, #12]
    2238:	60b9      	str	r1, [r7, #8]
    223a:	607a      	str	r2, [r7, #4]
    uint32_t char_idx = 0U;
    223c:	f04f 0300 	mov.w	r3, #0
    2240:	613b      	str	r3, [r7, #16]
    uint32_t size_sent;
    uint8_t status;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    2242:	68fa      	ldr	r2, [r7, #12]
    2244:	f24a 5368 	movw	r3, #42344	; 0xa568
    2248:	f2c2 0300 	movt	r3, #8192	; 0x2000
    224c:	429a      	cmp	r2, r3
    224e:	d007      	beq.n	2260 <MSS_UART_polled_tx+0x30>
    2250:	68fa      	ldr	r2, [r7, #12]
    2252:	f24a 5340 	movw	r3, #42304	; 0xa540
    2256:	f2c2 0300 	movt	r3, #8192	; 0x2000
    225a:	429a      	cmp	r2, r3
    225c:	d000      	beq.n	2260 <MSS_UART_polled_tx+0x30>
    225e:	be00      	bkpt	0x0000
    ASSERT( pbuff != ( (uint8_t *)0 ) );
    2260:	68bb      	ldr	r3, [r7, #8]
    2262:	2b00      	cmp	r3, #0
    2264:	d100      	bne.n	2268 <MSS_UART_polled_tx+0x38>
    2266:	be00      	bkpt	0x0000
    ASSERT( tx_size > 0U );
    2268:	687b      	ldr	r3, [r7, #4]
    226a:	2b00      	cmp	r3, #0
    226c:	d100      	bne.n	2270 <MSS_UART_polled_tx+0x40>
    226e:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
    2270:	68fa      	ldr	r2, [r7, #12]
    2272:	f24a 5368 	movw	r3, #42344	; 0xa568
    2276:	f2c2 0300 	movt	r3, #8192	; 0x2000
    227a:	429a      	cmp	r2, r3
    227c:	d006      	beq.n	228c <MSS_UART_polled_tx+0x5c>
    227e:	68fa      	ldr	r2, [r7, #12]
    2280:	f24a 5340 	movw	r3, #42304	; 0xa540
    2284:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2288:	429a      	cmp	r2, r3
    228a:	d13d      	bne.n	2308 <MSS_UART_polled_tx+0xd8>
    228c:	68bb      	ldr	r3, [r7, #8]
    228e:	2b00      	cmp	r3, #0
    2290:	d03a      	beq.n	2308 <MSS_UART_polled_tx+0xd8>
    2292:	687b      	ldr	r3, [r7, #4]
    2294:	2b00      	cmp	r3, #0
    2296:	d037      	beq.n	2308 <MSS_UART_polled_tx+0xd8>
         /* Remain in this loop until the entire input buffer
          * has been transferred to the UART.
          */
        do {
            /* Read the Line Status Register and update the sticky record */
            status = this_uart->hw_reg->LSR;
    2298:	68fb      	ldr	r3, [r7, #12]
    229a:	681b      	ldr	r3, [r3, #0]
    229c:	7d1b      	ldrb	r3, [r3, #20]
    229e:	76fb      	strb	r3, [r7, #27]
            this_uart->status |= status;
    22a0:	68fb      	ldr	r3, [r7, #12]
    22a2:	7a9a      	ldrb	r2, [r3, #10]
    22a4:	7efb      	ldrb	r3, [r7, #27]
    22a6:	ea42 0303 	orr.w	r3, r2, r3
    22aa:	b2da      	uxtb	r2, r3
    22ac:	68fb      	ldr	r3, [r7, #12]
    22ae:	729a      	strb	r2, [r3, #10]

            /* Check if TX FIFO is empty. */
            if( status & MSS_UART_THRE )
    22b0:	7efb      	ldrb	r3, [r7, #27]
    22b2:	f003 0320 	and.w	r3, r3, #32
    22b6:	2b00      	cmp	r3, #0
    22b8:	d023      	beq.n	2302 <MSS_UART_polled_tx+0xd2>
            {
                uint32_t fill_size = TX_FIFO_SIZE;
    22ba:	f04f 0310 	mov.w	r3, #16
    22be:	61fb      	str	r3, [r7, #28]

                /* Calculate the number of bytes to transmit. */
                if ( tx_size < TX_FIFO_SIZE )
    22c0:	687b      	ldr	r3, [r7, #4]
    22c2:	2b0f      	cmp	r3, #15
    22c4:	d801      	bhi.n	22ca <MSS_UART_polled_tx+0x9a>
                {
                    fill_size = tx_size;
    22c6:	687b      	ldr	r3, [r7, #4]
    22c8:	61fb      	str	r3, [r7, #28]
                }

                /* Fill the TX FIFO with the calculated the number of bytes. */
                for ( size_sent = 0U; size_sent < fill_size; ++size_sent )
    22ca:	f04f 0300 	mov.w	r3, #0
    22ce:	617b      	str	r3, [r7, #20]
    22d0:	e00e      	b.n	22f0 <MSS_UART_polled_tx+0xc0>
                {
                    /* Send next character in the buffer. */
                    this_uart->hw_reg->THR = pbuff[char_idx++];
    22d2:	68fb      	ldr	r3, [r7, #12]
    22d4:	681b      	ldr	r3, [r3, #0]
    22d6:	68b9      	ldr	r1, [r7, #8]
    22d8:	693a      	ldr	r2, [r7, #16]
    22da:	440a      	add	r2, r1
    22dc:	7812      	ldrb	r2, [r2, #0]
    22de:	701a      	strb	r2, [r3, #0]
    22e0:	693b      	ldr	r3, [r7, #16]
    22e2:	f103 0301 	add.w	r3, r3, #1
    22e6:	613b      	str	r3, [r7, #16]
                {
                    fill_size = tx_size;
                }

                /* Fill the TX FIFO with the calculated the number of bytes. */
                for ( size_sent = 0U; size_sent < fill_size; ++size_sent )
    22e8:	697b      	ldr	r3, [r7, #20]
    22ea:	f103 0301 	add.w	r3, r3, #1
    22ee:	617b      	str	r3, [r7, #20]
    22f0:	697a      	ldr	r2, [r7, #20]
    22f2:	69fb      	ldr	r3, [r7, #28]
    22f4:	429a      	cmp	r2, r3
    22f6:	d3ec      	bcc.n	22d2 <MSS_UART_polled_tx+0xa2>
                    /* Send next character in the buffer. */
                    this_uart->hw_reg->THR = pbuff[char_idx++];
                }

                /* Calculate the number of untransmitted bytes remaining. */
                tx_size -= size_sent;
    22f8:	687a      	ldr	r2, [r7, #4]
    22fa:	697b      	ldr	r3, [r7, #20]
    22fc:	ebc3 0302 	rsb	r3, r3, r2
    2300:	607b      	str	r3, [r7, #4]
            }
        }while( tx_size );
    2302:	687b      	ldr	r3, [r7, #4]
    2304:	2b00      	cmp	r3, #0
    2306:	d1c7      	bne.n	2298 <MSS_UART_polled_tx+0x68>
    }
}
    2308:	f107 0724 	add.w	r7, r7, #36	; 0x24
    230c:	46bd      	mov	sp, r7
    230e:	bc80      	pop	{r7}
    2310:	4770      	bx	lr
    2312:	bf00      	nop

00002314 <MSS_UART_polled_tx_string>:
MSS_UART_polled_tx_string
(
    mss_uart_instance_t * this_uart,
    const uint8_t * p_sz_string
)
{
    2314:	b480      	push	{r7}
    2316:	b087      	sub	sp, #28
    2318:	af00      	add	r7, sp, #0
    231a:	6078      	str	r0, [r7, #4]
    231c:	6039      	str	r1, [r7, #0]
    uint32_t char_idx = 0U;
    231e:	f04f 0300 	mov.w	r3, #0
    2322:	60bb      	str	r3, [r7, #8]
    uint32_t fill_size;
    uint_fast8_t data_byte;
    uint8_t status;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    2324:	687a      	ldr	r2, [r7, #4]
    2326:	f24a 5368 	movw	r3, #42344	; 0xa568
    232a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    232e:	429a      	cmp	r2, r3
    2330:	d007      	beq.n	2342 <MSS_UART_polled_tx_string+0x2e>
    2332:	687a      	ldr	r2, [r7, #4]
    2334:	f24a 5340 	movw	r3, #42304	; 0xa540
    2338:	f2c2 0300 	movt	r3, #8192	; 0x2000
    233c:	429a      	cmp	r2, r3
    233e:	d000      	beq.n	2342 <MSS_UART_polled_tx_string+0x2e>
    2340:	be00      	bkpt	0x0000
    ASSERT( p_sz_string != ( (uint8_t *)0 ) );
    2342:	683b      	ldr	r3, [r7, #0]
    2344:	2b00      	cmp	r3, #0
    2346:	d100      	bne.n	234a <MSS_UART_polled_tx_string+0x36>
    2348:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
    234a:	687a      	ldr	r2, [r7, #4]
    234c:	f24a 5368 	movw	r3, #42344	; 0xa568
    2350:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2354:	429a      	cmp	r2, r3
    2356:	d006      	beq.n	2366 <MSS_UART_polled_tx_string+0x52>
    2358:	687a      	ldr	r2, [r7, #4]
    235a:	f24a 5340 	movw	r3, #42304	; 0xa540
    235e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2362:	429a      	cmp	r2, r3
    2364:	d138      	bne.n	23d8 <MSS_UART_polled_tx_string+0xc4>
    2366:	683b      	ldr	r3, [r7, #0]
    2368:	2b00      	cmp	r3, #0
    236a:	d035      	beq.n	23d8 <MSS_UART_polled_tx_string+0xc4>
          ( p_sz_string != ( (uint8_t *)0 ) ) )
    {
        /* Get the first data byte from the input buffer */
        data_byte = (uint_fast8_t)p_sz_string[char_idx];
    236c:	683a      	ldr	r2, [r7, #0]
    236e:	68bb      	ldr	r3, [r7, #8]
    2370:	4413      	add	r3, r2
    2372:	781b      	ldrb	r3, [r3, #0]
    2374:	613b      	str	r3, [r7, #16]

        /* First check for the NULL terminator byte.
         * Then remain in this loop until the entire string in the input buffer
         * has been transferred to the UART.
         */
        while ( 0U != data_byte )
    2376:	e02c      	b.n	23d2 <MSS_UART_polled_tx_string+0xbe>
        {
            /* Wait until TX FIFO is empty. */
            do {
                status = this_uart->hw_reg->LSR;
    2378:	687b      	ldr	r3, [r7, #4]
    237a:	681b      	ldr	r3, [r3, #0]
    237c:	7d1b      	ldrb	r3, [r3, #20]
    237e:	75fb      	strb	r3, [r7, #23]
                this_uart->status |= status;
    2380:	687b      	ldr	r3, [r7, #4]
    2382:	7a9a      	ldrb	r2, [r3, #10]
    2384:	7dfb      	ldrb	r3, [r7, #23]
    2386:	ea42 0303 	orr.w	r3, r2, r3
    238a:	b2da      	uxtb	r2, r3
    238c:	687b      	ldr	r3, [r7, #4]
    238e:	729a      	strb	r2, [r3, #10]
            } while ( !( status & MSS_UART_THRE ) );
    2390:	7dfb      	ldrb	r3, [r7, #23]
    2392:	f003 0320 	and.w	r3, r3, #32
    2396:	2b00      	cmp	r3, #0
    2398:	d0ee      	beq.n	2378 <MSS_UART_polled_tx_string+0x64>

            /* Send bytes from the input buffer until the TX FIFO is full
             * or we reach the NULL terminator byte.
             */
            fill_size = 0U;
    239a:	f04f 0300 	mov.w	r3, #0
    239e:	60fb      	str	r3, [r7, #12]
            while ( (0U != data_byte) && (fill_size < TX_FIFO_SIZE) )
    23a0:	e011      	b.n	23c6 <MSS_UART_polled_tx_string+0xb2>
            {
                /* Send the data byte */
                this_uart->hw_reg->THR = data_byte;
    23a2:	687b      	ldr	r3, [r7, #4]
    23a4:	681b      	ldr	r3, [r3, #0]
    23a6:	693a      	ldr	r2, [r7, #16]
    23a8:	b2d2      	uxtb	r2, r2
    23aa:	701a      	strb	r2, [r3, #0]
                ++fill_size;
    23ac:	68fb      	ldr	r3, [r7, #12]
    23ae:	f103 0301 	add.w	r3, r3, #1
    23b2:	60fb      	str	r3, [r7, #12]
                char_idx++;
    23b4:	68bb      	ldr	r3, [r7, #8]
    23b6:	f103 0301 	add.w	r3, r3, #1
    23ba:	60bb      	str	r3, [r7, #8]
                /* Get the next data byte from the input buffer */
                data_byte = (uint_fast8_t)p_sz_string[char_idx];
    23bc:	683a      	ldr	r2, [r7, #0]
    23be:	68bb      	ldr	r3, [r7, #8]
    23c0:	4413      	add	r3, r2
    23c2:	781b      	ldrb	r3, [r3, #0]
    23c4:	613b      	str	r3, [r7, #16]

            /* Send bytes from the input buffer until the TX FIFO is full
             * or we reach the NULL terminator byte.
             */
            fill_size = 0U;
            while ( (0U != data_byte) && (fill_size < TX_FIFO_SIZE) )
    23c6:	693b      	ldr	r3, [r7, #16]
    23c8:	2b00      	cmp	r3, #0
    23ca:	d002      	beq.n	23d2 <MSS_UART_polled_tx_string+0xbe>
    23cc:	68fb      	ldr	r3, [r7, #12]
    23ce:	2b0f      	cmp	r3, #15
    23d0:	d9e7      	bls.n	23a2 <MSS_UART_polled_tx_string+0x8e>

        /* First check for the NULL terminator byte.
         * Then remain in this loop until the entire string in the input buffer
         * has been transferred to the UART.
         */
        while ( 0U != data_byte )
    23d2:	693b      	ldr	r3, [r7, #16]
    23d4:	2b00      	cmp	r3, #0
    23d6:	d1cf      	bne.n	2378 <MSS_UART_polled_tx_string+0x64>
                /* Get the next data byte from the input buffer */
                data_byte = (uint_fast8_t)p_sz_string[char_idx];
            }
        }
    }
}
    23d8:	f107 071c 	add.w	r7, r7, #28
    23dc:	46bd      	mov	sp, r7
    23de:	bc80      	pop	{r7}
    23e0:	4770      	bx	lr
    23e2:	bf00      	nop

000023e4 <MSS_UART_irq_tx>:
(
    mss_uart_instance_t * this_uart,
    const uint8_t * pbuff,
    uint32_t tx_size
)
{
    23e4:	b580      	push	{r7, lr}
    23e6:	b084      	sub	sp, #16
    23e8:	af00      	add	r7, sp, #0
    23ea:	60f8      	str	r0, [r7, #12]
    23ec:	60b9      	str	r1, [r7, #8]
    23ee:	607a      	str	r2, [r7, #4]
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    23f0:	68fa      	ldr	r2, [r7, #12]
    23f2:	f24a 5368 	movw	r3, #42344	; 0xa568
    23f6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    23fa:	429a      	cmp	r2, r3
    23fc:	d007      	beq.n	240e <MSS_UART_irq_tx+0x2a>
    23fe:	68fa      	ldr	r2, [r7, #12]
    2400:	f24a 5340 	movw	r3, #42304	; 0xa540
    2404:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2408:	429a      	cmp	r2, r3
    240a:	d000      	beq.n	240e <MSS_UART_irq_tx+0x2a>
    240c:	be00      	bkpt	0x0000
    ASSERT( pbuff != ((uint8_t *)0) );
    240e:	68bb      	ldr	r3, [r7, #8]
    2410:	2b00      	cmp	r3, #0
    2412:	d100      	bne.n	2416 <MSS_UART_irq_tx+0x32>
    2414:	be00      	bkpt	0x0000
    ASSERT( tx_size > 0U );
    2416:	687b      	ldr	r3, [r7, #4]
    2418:	2b00      	cmp	r3, #0
    241a:	d100      	bne.n	241e <MSS_UART_irq_tx+0x3a>
    241c:	be00      	bkpt	0x0000

    if ( ( tx_size > 0U ) && ( pbuff != ((uint8_t *)0) ) &&
    241e:	687b      	ldr	r3, [r7, #4]
    2420:	2b00      	cmp	r3, #0
    2422:	d032      	beq.n	248a <MSS_UART_irq_tx+0xa6>
    2424:	68bb      	ldr	r3, [r7, #8]
    2426:	2b00      	cmp	r3, #0
    2428:	d02f      	beq.n	248a <MSS_UART_irq_tx+0xa6>
       ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) )
    242a:	68fa      	ldr	r2, [r7, #12]
    242c:	f24a 5368 	movw	r3, #42344	; 0xa568
    2430:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2434:	429a      	cmp	r2, r3
    2436:	d006      	beq.n	2446 <MSS_UART_irq_tx+0x62>
    2438:	68fa      	ldr	r2, [r7, #12]
    243a:	f24a 5340 	movw	r3, #42304	; 0xa540
    243e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2442:	429a      	cmp	r2, r3
    2444:	d121      	bne.n	248a <MSS_UART_irq_tx+0xa6>
    {
        /*Initialise the transmit info for the UART instance with the arguments.*/
        this_uart->tx_buffer = pbuff;
    2446:	68fb      	ldr	r3, [r7, #12]
    2448:	68ba      	ldr	r2, [r7, #8]
    244a:	60da      	str	r2, [r3, #12]
        this_uart->tx_buff_size = tx_size;
    244c:	68fb      	ldr	r3, [r7, #12]
    244e:	687a      	ldr	r2, [r7, #4]
    2450:	611a      	str	r2, [r3, #16]
        this_uart->tx_idx = (uint16_t)0;
    2452:	68fb      	ldr	r3, [r7, #12]
    2454:	f04f 0200 	mov.w	r2, #0
    2458:	615a      	str	r2, [r3, #20]

        /* Clear any previously pended interrupts */
        NVIC_ClearPendingIRQ( this_uart->irqn );
    245a:	68fb      	ldr	r3, [r7, #12]
    245c:	891b      	ldrh	r3, [r3, #8]
    245e:	b21b      	sxth	r3, r3
    2460:	4618      	mov	r0, r3
    2462:	f7ff fdc5 	bl	1ff0 <NVIC_ClearPendingIRQ>

        /* assign default handler for data transfer */
        this_uart->tx_handler = default_tx_handler;
    2466:	68fa      	ldr	r2, [r7, #12]
    2468:	f642 0321 	movw	r3, #10273	; 0x2821
    246c:	f2c0 0300 	movt	r3, #0
    2470:	6213      	str	r3, [r2, #32]

        /* enables TX interrupt */
        this_uart->hw_reg_bit->IER_ETBEI = (uint32_t)1;
    2472:	68fb      	ldr	r3, [r7, #12]
    2474:	685b      	ldr	r3, [r3, #4]
    2476:	f04f 0201 	mov.w	r2, #1
    247a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

        /* Enable UART instance interrupt in Cortex-M3 NVIC. */
        NVIC_EnableIRQ( this_uart->irqn );
    247e:	68fb      	ldr	r3, [r7, #12]
    2480:	891b      	ldrh	r3, [r3, #8]
    2482:	b21b      	sxth	r3, r3
    2484:	4618      	mov	r0, r3
    2486:	f7ff fd79 	bl	1f7c <NVIC_EnableIRQ>
    }
}
    248a:	f107 0710 	add.w	r7, r7, #16
    248e:	46bd      	mov	sp, r7
    2490:	bd80      	pop	{r7, pc}
    2492:	bf00      	nop

00002494 <MSS_UART_tx_complete>:
int8_t
MSS_UART_tx_complete
(
    mss_uart_instance_t * this_uart
)
{
    2494:	b480      	push	{r7}
    2496:	b085      	sub	sp, #20
    2498:	af00      	add	r7, sp, #0
    249a:	6078      	str	r0, [r7, #4]
    int8_t ret_value = 0;
    249c:	f04f 0300 	mov.w	r3, #0
    24a0:	73bb      	strb	r3, [r7, #14]
    uint8_t status = 0U;
    24a2:	f04f 0300 	mov.w	r3, #0
    24a6:	73fb      	strb	r3, [r7, #15]

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    24a8:	687a      	ldr	r2, [r7, #4]
    24aa:	f24a 5368 	movw	r3, #42344	; 0xa568
    24ae:	f2c2 0300 	movt	r3, #8192	; 0x2000
    24b2:	429a      	cmp	r2, r3
    24b4:	d007      	beq.n	24c6 <MSS_UART_tx_complete+0x32>
    24b6:	687a      	ldr	r2, [r7, #4]
    24b8:	f24a 5340 	movw	r3, #42304	; 0xa540
    24bc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    24c0:	429a      	cmp	r2, r3
    24c2:	d000      	beq.n	24c6 <MSS_UART_tx_complete+0x32>
    24c4:	be00      	bkpt	0x0000

    if ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) )
    24c6:	687a      	ldr	r2, [r7, #4]
    24c8:	f24a 5368 	movw	r3, #42344	; 0xa568
    24cc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    24d0:	429a      	cmp	r2, r3
    24d2:	d006      	beq.n	24e2 <MSS_UART_tx_complete+0x4e>
    24d4:	687a      	ldr	r2, [r7, #4]
    24d6:	f24a 5340 	movw	r3, #42304	; 0xa540
    24da:	f2c2 0300 	movt	r3, #8192	; 0x2000
    24de:	429a      	cmp	r2, r3
    24e0:	d117      	bne.n	2512 <MSS_UART_tx_complete+0x7e>
    {
        /* Read the Line Status Register and update the sticky record. */
        status = this_uart->hw_reg->LSR;
    24e2:	687b      	ldr	r3, [r7, #4]
    24e4:	681b      	ldr	r3, [r3, #0]
    24e6:	7d1b      	ldrb	r3, [r3, #20]
    24e8:	73fb      	strb	r3, [r7, #15]
        this_uart->status |= status;
    24ea:	687b      	ldr	r3, [r7, #4]
    24ec:	7a9a      	ldrb	r2, [r3, #10]
    24ee:	7bfb      	ldrb	r3, [r7, #15]
    24f0:	ea42 0303 	orr.w	r3, r2, r3
    24f4:	b2da      	uxtb	r2, r3
    24f6:	687b      	ldr	r3, [r7, #4]
    24f8:	729a      	strb	r2, [r3, #10]

        if ( ( TX_COMPLETE == this_uart->tx_buff_size ) &&
    24fa:	687b      	ldr	r3, [r7, #4]
    24fc:	691b      	ldr	r3, [r3, #16]
    24fe:	2b00      	cmp	r3, #0
    2500:	d107      	bne.n	2512 <MSS_UART_tx_complete+0x7e>
             ( status & MSS_UART_TEMT ) )
    2502:	7bfb      	ldrb	r3, [r7, #15]
    2504:	f003 0340 	and.w	r3, r3, #64	; 0x40
    {
        /* Read the Line Status Register and update the sticky record. */
        status = this_uart->hw_reg->LSR;
        this_uart->status |= status;

        if ( ( TX_COMPLETE == this_uart->tx_buff_size ) &&
    2508:	2b00      	cmp	r3, #0
    250a:	d002      	beq.n	2512 <MSS_UART_tx_complete+0x7e>
             ( status & MSS_UART_TEMT ) )
        {
            ret_value = (int8_t)1;
    250c:	f04f 0301 	mov.w	r3, #1
    2510:	73bb      	strb	r3, [r7, #14]
        }
    }
    return ret_value;
    2512:	7bbb      	ldrb	r3, [r7, #14]
    2514:	b25b      	sxtb	r3, r3
}
    2516:	4618      	mov	r0, r3
    2518:	f107 0714 	add.w	r7, r7, #20
    251c:	46bd      	mov	sp, r7
    251e:	bc80      	pop	{r7}
    2520:	4770      	bx	lr
    2522:	bf00      	nop

00002524 <MSS_UART_get_rx>:
(
    mss_uart_instance_t * this_uart,
    uint8_t * rx_buff,
    size_t buff_size
)
{
    2524:	b480      	push	{r7}
    2526:	b087      	sub	sp, #28
    2528:	af00      	add	r7, sp, #0
    252a:	60f8      	str	r0, [r7, #12]
    252c:	60b9      	str	r1, [r7, #8]
    252e:	607a      	str	r2, [r7, #4]
    size_t rx_size = 0U;
    2530:	f04f 0300 	mov.w	r3, #0
    2534:	613b      	str	r3, [r7, #16]
    uint8_t status = 0U;
    2536:	f04f 0300 	mov.w	r3, #0
    253a:	75fb      	strb	r3, [r7, #23]

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    253c:	68fa      	ldr	r2, [r7, #12]
    253e:	f24a 5368 	movw	r3, #42344	; 0xa568
    2542:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2546:	429a      	cmp	r2, r3
    2548:	d007      	beq.n	255a <MSS_UART_get_rx+0x36>
    254a:	68fa      	ldr	r2, [r7, #12]
    254c:	f24a 5340 	movw	r3, #42304	; 0xa540
    2550:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2554:	429a      	cmp	r2, r3
    2556:	d000      	beq.n	255a <MSS_UART_get_rx+0x36>
    2558:	be00      	bkpt	0x0000
    ASSERT( rx_buff != ((uint8_t *)0) );
    255a:	68bb      	ldr	r3, [r7, #8]
    255c:	2b00      	cmp	r3, #0
    255e:	d100      	bne.n	2562 <MSS_UART_get_rx+0x3e>
    2560:	be00      	bkpt	0x0000
    ASSERT( buff_size > 0U );
    2562:	687b      	ldr	r3, [r7, #4]
    2564:	2b00      	cmp	r3, #0
    2566:	d100      	bne.n	256a <MSS_UART_get_rx+0x46>
    2568:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
    256a:	68fa      	ldr	r2, [r7, #12]
    256c:	f24a 5368 	movw	r3, #42344	; 0xa568
    2570:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2574:	429a      	cmp	r2, r3
    2576:	d006      	beq.n	2586 <MSS_UART_get_rx+0x62>
    2578:	68fa      	ldr	r2, [r7, #12]
    257a:	f24a 5340 	movw	r3, #42304	; 0xa540
    257e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2582:	429a      	cmp	r2, r3
    2584:	d134      	bne.n	25f0 <MSS_UART_get_rx+0xcc>
    2586:	68bb      	ldr	r3, [r7, #8]
    2588:	2b00      	cmp	r3, #0
    258a:	d031      	beq.n	25f0 <MSS_UART_get_rx+0xcc>
    258c:	687b      	ldr	r3, [r7, #4]
    258e:	2b00      	cmp	r3, #0
    2590:	d02e      	beq.n	25f0 <MSS_UART_get_rx+0xcc>
          ( rx_buff != ((uint8_t *)0) ) && ( buff_size > 0U ) )
    {
        status = this_uart->hw_reg->LSR;
    2592:	68fb      	ldr	r3, [r7, #12]
    2594:	681b      	ldr	r3, [r3, #0]
    2596:	7d1b      	ldrb	r3, [r3, #20]
    2598:	75fb      	strb	r3, [r7, #23]
        this_uart->status |= status;
    259a:	68fb      	ldr	r3, [r7, #12]
    259c:	7a9a      	ldrb	r2, [r3, #10]
    259e:	7dfb      	ldrb	r3, [r7, #23]
    25a0:	ea42 0303 	orr.w	r3, r2, r3
    25a4:	b2da      	uxtb	r2, r3
    25a6:	68fb      	ldr	r3, [r7, #12]
    25a8:	729a      	strb	r2, [r3, #10]

        while (( (status & MSS_UART_DATA_READY) != 0U) &&
    25aa:	e017      	b.n	25dc <MSS_UART_get_rx+0xb8>
               ( rx_size < buff_size ) )
        {
            rx_buff[rx_size] = this_uart->hw_reg->RBR;
    25ac:	68ba      	ldr	r2, [r7, #8]
    25ae:	693b      	ldr	r3, [r7, #16]
    25b0:	4413      	add	r3, r2
    25b2:	68fa      	ldr	r2, [r7, #12]
    25b4:	6812      	ldr	r2, [r2, #0]
    25b6:	7812      	ldrb	r2, [r2, #0]
    25b8:	b2d2      	uxtb	r2, r2
    25ba:	701a      	strb	r2, [r3, #0]
            ++rx_size;
    25bc:	693b      	ldr	r3, [r7, #16]
    25be:	f103 0301 	add.w	r3, r3, #1
    25c2:	613b      	str	r3, [r7, #16]
            status = this_uart->hw_reg->LSR;
    25c4:	68fb      	ldr	r3, [r7, #12]
    25c6:	681b      	ldr	r3, [r3, #0]
    25c8:	7d1b      	ldrb	r3, [r3, #20]
    25ca:	75fb      	strb	r3, [r7, #23]
            this_uart->status |= status;
    25cc:	68fb      	ldr	r3, [r7, #12]
    25ce:	7a9a      	ldrb	r2, [r3, #10]
    25d0:	7dfb      	ldrb	r3, [r7, #23]
    25d2:	ea42 0303 	orr.w	r3, r2, r3
    25d6:	b2da      	uxtb	r2, r3
    25d8:	68fb      	ldr	r3, [r7, #12]
    25da:	729a      	strb	r2, [r3, #10]
          ( rx_buff != ((uint8_t *)0) ) && ( buff_size > 0U ) )
    {
        status = this_uart->hw_reg->LSR;
        this_uart->status |= status;

        while (( (status & MSS_UART_DATA_READY) != 0U) &&
    25dc:	7dfb      	ldrb	r3, [r7, #23]
    25de:	f003 0301 	and.w	r3, r3, #1
    25e2:	b2db      	uxtb	r3, r3
    25e4:	2b00      	cmp	r3, #0
    25e6:	d003      	beq.n	25f0 <MSS_UART_get_rx+0xcc>
    25e8:	693a      	ldr	r2, [r7, #16]
    25ea:	687b      	ldr	r3, [r7, #4]
    25ec:	429a      	cmp	r2, r3
    25ee:	d3dd      	bcc.n	25ac <MSS_UART_get_rx+0x88>
            ++rx_size;
            status = this_uart->hw_reg->LSR;
            this_uart->status |= status;
        }
    }
    return rx_size;
    25f0:	693b      	ldr	r3, [r7, #16]
}
    25f2:	4618      	mov	r0, r3
    25f4:	f107 071c 	add.w	r7, r7, #28
    25f8:	46bd      	mov	sp, r7
    25fa:	bc80      	pop	{r7}
    25fc:	4770      	bx	lr
    25fe:	bf00      	nop

00002600 <MSS_UART_enable_irq>:
MSS_UART_enable_irq
(
    mss_uart_instance_t * this_uart,
    uint8_t irq_mask
)
{
    2600:	b580      	push	{r7, lr}
    2602:	b082      	sub	sp, #8
    2604:	af00      	add	r7, sp, #0
    2606:	6078      	str	r0, [r7, #4]
    2608:	460b      	mov	r3, r1
    260a:	70fb      	strb	r3, [r7, #3]
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    260c:	687a      	ldr	r2, [r7, #4]
    260e:	f24a 5368 	movw	r3, #42344	; 0xa568
    2612:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2616:	429a      	cmp	r2, r3
    2618:	d007      	beq.n	262a <MSS_UART_enable_irq+0x2a>
    261a:	687a      	ldr	r2, [r7, #4]
    261c:	f24a 5340 	movw	r3, #42304	; 0xa540
    2620:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2624:	429a      	cmp	r2, r3
    2626:	d000      	beq.n	262a <MSS_UART_enable_irq+0x2a>
    2628:	be00      	bkpt	0x0000

    if( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) )
    262a:	687a      	ldr	r2, [r7, #4]
    262c:	f24a 5368 	movw	r3, #42344	; 0xa568
    2630:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2634:	429a      	cmp	r2, r3
    2636:	d006      	beq.n	2646 <MSS_UART_enable_irq+0x46>
    2638:	687a      	ldr	r2, [r7, #4]
    263a:	f24a 5340 	movw	r3, #42304	; 0xa540
    263e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2642:	429a      	cmp	r2, r3
    2644:	d116      	bne.n	2674 <MSS_UART_enable_irq+0x74>
    {
        /* Clear any previously pended interrupts */
        NVIC_ClearPendingIRQ( this_uart->irqn );
    2646:	687b      	ldr	r3, [r7, #4]
    2648:	891b      	ldrh	r3, [r3, #8]
    264a:	b21b      	sxth	r3, r3
    264c:	4618      	mov	r0, r3
    264e:	f7ff fccf 	bl	1ff0 <NVIC_ClearPendingIRQ>
         * bit 0 - Receive Data Available Interrupt
         * bit 1 - Transmitter Holding  Register Empty Interrupt
         * bit 2 - Receiver Line Status Interrupt
         * bit 3 - Modem Status Interrupt
         */
        this_uart->hw_reg->IER |= irq_mask;
    2652:	687b      	ldr	r3, [r7, #4]
    2654:	681b      	ldr	r3, [r3, #0]
    2656:	687a      	ldr	r2, [r7, #4]
    2658:	6812      	ldr	r2, [r2, #0]
    265a:	7912      	ldrb	r2, [r2, #4]
    265c:	b2d1      	uxtb	r1, r2
    265e:	78fa      	ldrb	r2, [r7, #3]
    2660:	ea41 0202 	orr.w	r2, r1, r2
    2664:	b2d2      	uxtb	r2, r2
    2666:	711a      	strb	r2, [r3, #4]

        /* Enable UART instance interrupt in Cortex-M3 NVIC. */
        NVIC_EnableIRQ( this_uart->irqn );
    2668:	687b      	ldr	r3, [r7, #4]
    266a:	891b      	ldrh	r3, [r3, #8]
    266c:	b21b      	sxth	r3, r3
    266e:	4618      	mov	r0, r3
    2670:	f7ff fc84 	bl	1f7c <NVIC_EnableIRQ>
    }
}
    2674:	f107 0708 	add.w	r7, r7, #8
    2678:	46bd      	mov	sp, r7
    267a:	bd80      	pop	{r7, pc}

0000267c <MSS_UART_disable_irq>:
MSS_UART_disable_irq
(
    mss_uart_instance_t * this_uart,
    uint8_t irq_mask
)
{
    267c:	b580      	push	{r7, lr}
    267e:	b082      	sub	sp, #8
    2680:	af00      	add	r7, sp, #0
    2682:	6078      	str	r0, [r7, #4]
    2684:	460b      	mov	r3, r1
    2686:	70fb      	strb	r3, [r7, #3]
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    2688:	687a      	ldr	r2, [r7, #4]
    268a:	f24a 5368 	movw	r3, #42344	; 0xa568
    268e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2692:	429a      	cmp	r2, r3
    2694:	d007      	beq.n	26a6 <MSS_UART_disable_irq+0x2a>
    2696:	687a      	ldr	r2, [r7, #4]
    2698:	f24a 5340 	movw	r3, #42304	; 0xa540
    269c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    26a0:	429a      	cmp	r2, r3
    26a2:	d000      	beq.n	26a6 <MSS_UART_disable_irq+0x2a>
    26a4:	be00      	bkpt	0x0000

    if( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) )
    26a6:	687a      	ldr	r2, [r7, #4]
    26a8:	f24a 5368 	movw	r3, #42344	; 0xa568
    26ac:	f2c2 0300 	movt	r3, #8192	; 0x2000
    26b0:	429a      	cmp	r2, r3
    26b2:	d006      	beq.n	26c2 <MSS_UART_disable_irq+0x46>
    26b4:	687a      	ldr	r2, [r7, #4]
    26b6:	f24a 5340 	movw	r3, #42304	; 0xa540
    26ba:	f2c2 0300 	movt	r3, #8192	; 0x2000
    26be:	429a      	cmp	r2, r3
    26c0:	d11c      	bne.n	26fc <MSS_UART_disable_irq+0x80>
         * bit 0 - Receive Data Available Interrupt
         * bit 1 - Transmitter Holding  Register Empty Interrupt
         * bit 2 - Receiver Line Status Interrupt
         * bit 3 - Modem Status Interrupt
         */
        this_uart->hw_reg->IER &= ( (uint8_t)~irq_mask );
    26c2:	687b      	ldr	r3, [r7, #4]
    26c4:	681b      	ldr	r3, [r3, #0]
    26c6:	687a      	ldr	r2, [r7, #4]
    26c8:	6812      	ldr	r2, [r2, #0]
    26ca:	7912      	ldrb	r2, [r2, #4]
    26cc:	b2d1      	uxtb	r1, r2
    26ce:	78fa      	ldrb	r2, [r7, #3]
    26d0:	ea6f 0202 	mvn.w	r2, r2
    26d4:	b2d2      	uxtb	r2, r2
    26d6:	ea01 0202 	and.w	r2, r1, r2
    26da:	b2d2      	uxtb	r2, r2
    26dc:	711a      	strb	r2, [r3, #4]

        /* Clear any previously pended interrupts */
        NVIC_ClearPendingIRQ( this_uart->irqn );
    26de:	687b      	ldr	r3, [r7, #4]
    26e0:	891b      	ldrh	r3, [r3, #8]
    26e2:	b21b      	sxth	r3, r3
    26e4:	4618      	mov	r0, r3
    26e6:	f7ff fc83 	bl	1ff0 <NVIC_ClearPendingIRQ>

        if( irq_mask == IIRF_MASK )
    26ea:	78fb      	ldrb	r3, [r7, #3]
    26ec:	2b0f      	cmp	r3, #15
    26ee:	d105      	bne.n	26fc <MSS_UART_disable_irq+0x80>
        {
            /* Disable UART instance interrupt in Cortex-M3 NVIC. */
            NVIC_DisableIRQ( this_uart->irqn );
    26f0:	687b      	ldr	r3, [r7, #4]
    26f2:	891b      	ldrh	r3, [r3, #8]
    26f4:	b21b      	sxth	r3, r3
    26f6:	4618      	mov	r0, r3
    26f8:	f7ff fc5c 	bl	1fb4 <NVIC_DisableIRQ>

        }
    }
}
    26fc:	f107 0708 	add.w	r7, r7, #8
    2700:	46bd      	mov	sp, r7
    2702:	bd80      	pop	{r7, pc}

00002704 <MSS_UART_isr>:
static void
MSS_UART_isr
(
    mss_uart_instance_t * this_uart
)
{
    2704:	b580      	push	{r7, lr}
    2706:	b084      	sub	sp, #16
    2708:	af00      	add	r7, sp, #0
    270a:	6078      	str	r0, [r7, #4]
    uint8_t iirf;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    270c:	687a      	ldr	r2, [r7, #4]
    270e:	f24a 5368 	movw	r3, #42344	; 0xa568
    2712:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2716:	429a      	cmp	r2, r3
    2718:	d007      	beq.n	272a <MSS_UART_isr+0x26>
    271a:	687a      	ldr	r2, [r7, #4]
    271c:	f24a 5340 	movw	r3, #42304	; 0xa540
    2720:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2724:	429a      	cmp	r2, r3
    2726:	d000      	beq.n	272a <MSS_UART_isr+0x26>
    2728:	be00      	bkpt	0x0000

    if ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) )
    272a:	687a      	ldr	r2, [r7, #4]
    272c:	f24a 5368 	movw	r3, #42344	; 0xa568
    2730:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2734:	429a      	cmp	r2, r3
    2736:	d006      	beq.n	2746 <MSS_UART_isr+0x42>
    2738:	687a      	ldr	r2, [r7, #4]
    273a:	f24a 5340 	movw	r3, #42304	; 0xa540
    273e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2742:	429a      	cmp	r2, r3
    2744:	d167      	bne.n	2816 <MSS_UART_isr+0x112>
    {
        iirf = this_uart->hw_reg->IIR & IIRF_MASK;
    2746:	687b      	ldr	r3, [r7, #4]
    2748:	681b      	ldr	r3, [r3, #0]
    274a:	7a1b      	ldrb	r3, [r3, #8]
    274c:	b2db      	uxtb	r3, r3
    274e:	f003 030f 	and.w	r3, r3, #15
    2752:	73fb      	strb	r3, [r7, #15]

        switch ( iirf )
    2754:	7bfb      	ldrb	r3, [r7, #15]
    2756:	2b0c      	cmp	r3, #12
    2758:	d854      	bhi.n	2804 <MSS_UART_isr+0x100>
    275a:	a201      	add	r2, pc, #4	; (adr r2, 2760 <MSS_UART_isr+0x5c>)
    275c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
    2760:	00002795 	.word	0x00002795
    2764:	00002805 	.word	0x00002805
    2768:	000027b1 	.word	0x000027b1
    276c:	00002805 	.word	0x00002805
    2770:	000027cd 	.word	0x000027cd
    2774:	00002805 	.word	0x00002805
    2778:	000027e9 	.word	0x000027e9
    277c:	00002805 	.word	0x00002805
    2780:	00002805 	.word	0x00002805
    2784:	00002805 	.word	0x00002805
    2788:	00002805 	.word	0x00002805
    278c:	00002805 	.word	0x00002805
    2790:	000027cd 	.word	0x000027cd
        {
            case IIRF_MODEM_STATUS:  /* Modem status interrupt */
            {
                ASSERT( NULL_HANDLER != this_uart->modemsts_handler );
    2794:	687b      	ldr	r3, [r7, #4]
    2796:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    2798:	2b00      	cmp	r3, #0
    279a:	d100      	bne.n	279e <MSS_UART_isr+0x9a>
    279c:	be00      	bkpt	0x0000
                if( NULL_HANDLER != this_uart->modemsts_handler )
    279e:	687b      	ldr	r3, [r7, #4]
    27a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    27a2:	2b00      	cmp	r3, #0
    27a4:	d030      	beq.n	2808 <MSS_UART_isr+0x104>
                {
                   (*(this_uart->modemsts_handler))( this_uart );
    27a6:	687b      	ldr	r3, [r7, #4]
    27a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    27aa:	6878      	ldr	r0, [r7, #4]
    27ac:	4798      	blx	r3
                }
            }
            break;
    27ae:	e032      	b.n	2816 <MSS_UART_isr+0x112>

            case IIRF_THRE: /* Transmitter Holding Register Empty */
            {
                ASSERT( NULL_HANDLER != this_uart->tx_handler );
    27b0:	687b      	ldr	r3, [r7, #4]
    27b2:	6a1b      	ldr	r3, [r3, #32]
    27b4:	2b00      	cmp	r3, #0
    27b6:	d100      	bne.n	27ba <MSS_UART_isr+0xb6>
    27b8:	be00      	bkpt	0x0000
                if ( NULL_HANDLER != this_uart->tx_handler )
    27ba:	687b      	ldr	r3, [r7, #4]
    27bc:	6a1b      	ldr	r3, [r3, #32]
    27be:	2b00      	cmp	r3, #0
    27c0:	d024      	beq.n	280c <MSS_UART_isr+0x108>
                {
                    (*(this_uart->tx_handler))( this_uart );
    27c2:	687b      	ldr	r3, [r7, #4]
    27c4:	6a1b      	ldr	r3, [r3, #32]
    27c6:	6878      	ldr	r0, [r7, #4]
    27c8:	4798      	blx	r3
                }
            }
            break;
    27ca:	e024      	b.n	2816 <MSS_UART_isr+0x112>

            case IIRF_RX_DATA:      /* Received Data Available */
            case IIRF_DATA_TIMEOUT: /* Received Data Timed-out */
            {
                ASSERT( NULL_HANDLER != this_uart->rx_handler );
    27cc:	687b      	ldr	r3, [r7, #4]
    27ce:	69db      	ldr	r3, [r3, #28]
    27d0:	2b00      	cmp	r3, #0
    27d2:	d100      	bne.n	27d6 <MSS_UART_isr+0xd2>
    27d4:	be00      	bkpt	0x0000
                if ( NULL_HANDLER != this_uart->rx_handler )
    27d6:	687b      	ldr	r3, [r7, #4]
    27d8:	69db      	ldr	r3, [r3, #28]
    27da:	2b00      	cmp	r3, #0
    27dc:	d018      	beq.n	2810 <MSS_UART_isr+0x10c>
                {
                    (*(this_uart->rx_handler))( this_uart );
    27de:	687b      	ldr	r3, [r7, #4]
    27e0:	69db      	ldr	r3, [r3, #28]
    27e2:	6878      	ldr	r0, [r7, #4]
    27e4:	4798      	blx	r3
                }
            }
            break;
    27e6:	e016      	b.n	2816 <MSS_UART_isr+0x112>

            case IIRF_RX_LINE_STATUS:  /* Line Status Interrupt */
            {
                ASSERT( NULL_HANDLER != this_uart->linests_handler );
    27e8:	687b      	ldr	r3, [r7, #4]
    27ea:	699b      	ldr	r3, [r3, #24]
    27ec:	2b00      	cmp	r3, #0
    27ee:	d100      	bne.n	27f2 <MSS_UART_isr+0xee>
    27f0:	be00      	bkpt	0x0000
                if ( NULL_HANDLER != this_uart->linests_handler )
    27f2:	687b      	ldr	r3, [r7, #4]
    27f4:	699b      	ldr	r3, [r3, #24]
    27f6:	2b00      	cmp	r3, #0
    27f8:	d00c      	beq.n	2814 <MSS_UART_isr+0x110>
                {
                   (*(this_uart->linests_handler))( this_uart );
    27fa:	687b      	ldr	r3, [r7, #4]
    27fc:	699b      	ldr	r3, [r3, #24]
    27fe:	6878      	ldr	r0, [r7, #4]
    2800:	4798      	blx	r3
                }
            }
            break;
    2802:	e008      	b.n	2816 <MSS_UART_isr+0x112>

            default:
            {
                ASSERT( INVALID_INTERRUPT );
    2804:	be00      	bkpt	0x0000
    2806:	e006      	b.n	2816 <MSS_UART_isr+0x112>
                if( NULL_HANDLER != this_uart->modemsts_handler )
                {
                   (*(this_uart->modemsts_handler))( this_uart );
                }
            }
            break;
    2808:	bf00      	nop
    280a:	e004      	b.n	2816 <MSS_UART_isr+0x112>
                if ( NULL_HANDLER != this_uart->tx_handler )
                {
                    (*(this_uart->tx_handler))( this_uart );
                }
            }
            break;
    280c:	bf00      	nop
    280e:	e002      	b.n	2816 <MSS_UART_isr+0x112>
                if ( NULL_HANDLER != this_uart->rx_handler )
                {
                    (*(this_uart->rx_handler))( this_uart );
                }
            }
            break;
    2810:	bf00      	nop
    2812:	e000      	b.n	2816 <MSS_UART_isr+0x112>
                if ( NULL_HANDLER != this_uart->linests_handler )
                {
                   (*(this_uart->linests_handler))( this_uart );
                }
            }
            break;
    2814:	bf00      	nop
                ASSERT( INVALID_INTERRUPT );
            }
            break;
        }
    }
}
    2816:	f107 0710 	add.w	r7, r7, #16
    281a:	46bd      	mov	sp, r7
    281c:	bd80      	pop	{r7, pc}
    281e:	bf00      	nop

00002820 <default_tx_handler>:
static void
default_tx_handler
(
    mss_uart_instance_t * this_uart
)
{
    2820:	b480      	push	{r7}
    2822:	b087      	sub	sp, #28
    2824:	af00      	add	r7, sp, #0
    2826:	6078      	str	r0, [r7, #4]
    uint8_t status;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    2828:	687a      	ldr	r2, [r7, #4]
    282a:	f24a 5368 	movw	r3, #42344	; 0xa568
    282e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2832:	429a      	cmp	r2, r3
    2834:	d007      	beq.n	2846 <default_tx_handler+0x26>
    2836:	687a      	ldr	r2, [r7, #4]
    2838:	f24a 5340 	movw	r3, #42304	; 0xa540
    283c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2840:	429a      	cmp	r2, r3
    2842:	d000      	beq.n	2846 <default_tx_handler+0x26>
    2844:	be00      	bkpt	0x0000
    ASSERT( ( (uint8_t *)0 ) != this_uart->tx_buffer );
    2846:	687b      	ldr	r3, [r7, #4]
    2848:	68db      	ldr	r3, [r3, #12]
    284a:	2b00      	cmp	r3, #0
    284c:	d100      	bne.n	2850 <default_tx_handler+0x30>
    284e:	be00      	bkpt	0x0000
    ASSERT( 0U < this_uart->tx_buff_size );
    2850:	687b      	ldr	r3, [r7, #4]
    2852:	691b      	ldr	r3, [r3, #16]
    2854:	2b00      	cmp	r3, #0
    2856:	d100      	bne.n	285a <default_tx_handler+0x3a>
    2858:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
    285a:	687a      	ldr	r2, [r7, #4]
    285c:	f24a 5368 	movw	r3, #42344	; 0xa568
    2860:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2864:	429a      	cmp	r2, r3
    2866:	d006      	beq.n	2876 <default_tx_handler+0x56>
    2868:	687a      	ldr	r2, [r7, #4]
    286a:	f24a 5340 	movw	r3, #42304	; 0xa540
    286e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2872:	429a      	cmp	r2, r3
    2874:	d152      	bne.n	291c <default_tx_handler+0xfc>
        ( ( (uint8_t *)0 ) != this_uart->tx_buffer ) &&
    2876:	687b      	ldr	r3, [r7, #4]
    2878:	68db      	ldr	r3, [r3, #12]

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    ASSERT( ( (uint8_t *)0 ) != this_uart->tx_buffer );
    ASSERT( 0U < this_uart->tx_buff_size );

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
    287a:	2b00      	cmp	r3, #0
    287c:	d04e      	beq.n	291c <default_tx_handler+0xfc>
        ( ( (uint8_t *)0 ) != this_uart->tx_buffer ) &&
        ( 0U < this_uart->tx_buff_size ) )
    287e:	687b      	ldr	r3, [r7, #4]
    2880:	691b      	ldr	r3, [r3, #16]

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    ASSERT( ( (uint8_t *)0 ) != this_uart->tx_buffer );
    ASSERT( 0U < this_uart->tx_buff_size );

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
    2882:	2b00      	cmp	r3, #0
    2884:	d04a      	beq.n	291c <default_tx_handler+0xfc>
        ( ( (uint8_t *)0 ) != this_uart->tx_buffer ) &&
        ( 0U < this_uart->tx_buff_size ) )
    {
        /* Read the Line Status Register and update the sticky record. */
        status = this_uart->hw_reg->LSR;
    2886:	687b      	ldr	r3, [r7, #4]
    2888:	681b      	ldr	r3, [r3, #0]
    288a:	7d1b      	ldrb	r3, [r3, #20]
    288c:	72fb      	strb	r3, [r7, #11]
        this_uart->status |= status;
    288e:	687b      	ldr	r3, [r7, #4]
    2890:	7a9a      	ldrb	r2, [r3, #10]
    2892:	7afb      	ldrb	r3, [r7, #11]
    2894:	ea42 0303 	orr.w	r3, r2, r3
    2898:	b2da      	uxtb	r2, r3
    289a:	687b      	ldr	r3, [r7, #4]
    289c:	729a      	strb	r2, [r3, #10]

        /*
         * This function should only be called as a result of a THRE interrupt.
         * Verify that this is true before proceeding to transmit data.
         */
        if ( status & MSS_UART_THRE )
    289e:	7afb      	ldrb	r3, [r7, #11]
    28a0:	f003 0320 	and.w	r3, r3, #32
    28a4:	2b00      	cmp	r3, #0
    28a6:	d029      	beq.n	28fc <default_tx_handler+0xdc>
        {
            uint32_t i;
            uint32_t fill_size = TX_FIFO_SIZE;
    28a8:	f04f 0310 	mov.w	r3, #16
    28ac:	613b      	str	r3, [r7, #16]
            uint32_t tx_remain = this_uart->tx_buff_size - this_uart->tx_idx;
    28ae:	687b      	ldr	r3, [r7, #4]
    28b0:	691a      	ldr	r2, [r3, #16]
    28b2:	687b      	ldr	r3, [r7, #4]
    28b4:	695b      	ldr	r3, [r3, #20]
    28b6:	ebc3 0302 	rsb	r3, r3, r2
    28ba:	617b      	str	r3, [r7, #20]

            /* Calculate the number of bytes to transmit. */
            if ( tx_remain < TX_FIFO_SIZE )
    28bc:	697b      	ldr	r3, [r7, #20]
    28be:	2b0f      	cmp	r3, #15
    28c0:	d801      	bhi.n	28c6 <default_tx_handler+0xa6>
            {
                fill_size = tx_remain;
    28c2:	697b      	ldr	r3, [r7, #20]
    28c4:	613b      	str	r3, [r7, #16]
            }

            /* Fill the TX FIFO with the calculated the number of bytes. */
            for ( i = 0U; i < fill_size; ++i )
    28c6:	f04f 0300 	mov.w	r3, #0
    28ca:	60fb      	str	r3, [r7, #12]
    28cc:	e012      	b.n	28f4 <default_tx_handler+0xd4>
            {
                /* Send next character in the buffer. */
                this_uart->hw_reg->THR = this_uart->tx_buffer[this_uart->tx_idx];
    28ce:	687b      	ldr	r3, [r7, #4]
    28d0:	681b      	ldr	r3, [r3, #0]
    28d2:	687a      	ldr	r2, [r7, #4]
    28d4:	68d1      	ldr	r1, [r2, #12]
    28d6:	687a      	ldr	r2, [r7, #4]
    28d8:	6952      	ldr	r2, [r2, #20]
    28da:	440a      	add	r2, r1
    28dc:	7812      	ldrb	r2, [r2, #0]
    28de:	701a      	strb	r2, [r3, #0]
                ++this_uart->tx_idx;
    28e0:	687b      	ldr	r3, [r7, #4]
    28e2:	695b      	ldr	r3, [r3, #20]
    28e4:	f103 0201 	add.w	r2, r3, #1
    28e8:	687b      	ldr	r3, [r7, #4]
    28ea:	615a      	str	r2, [r3, #20]
            {
                fill_size = tx_remain;
            }

            /* Fill the TX FIFO with the calculated the number of bytes. */
            for ( i = 0U; i < fill_size; ++i )
    28ec:	68fb      	ldr	r3, [r7, #12]
    28ee:	f103 0301 	add.w	r3, r3, #1
    28f2:	60fb      	str	r3, [r7, #12]
    28f4:	68fa      	ldr	r2, [r7, #12]
    28f6:	693b      	ldr	r3, [r7, #16]
    28f8:	429a      	cmp	r2, r3
    28fa:	d3e8      	bcc.n	28ce <default_tx_handler+0xae>
                ++this_uart->tx_idx;
            }
        }

        /* Flag Tx as complete if all data has been pushed into the Tx FIFO. */
        if ( this_uart->tx_idx == this_uart->tx_buff_size )
    28fc:	687b      	ldr	r3, [r7, #4]
    28fe:	695a      	ldr	r2, [r3, #20]
    2900:	687b      	ldr	r3, [r7, #4]
    2902:	691b      	ldr	r3, [r3, #16]
    2904:	429a      	cmp	r2, r3
    2906:	d109      	bne.n	291c <default_tx_handler+0xfc>
        {
            this_uart->tx_buff_size = TX_COMPLETE;
    2908:	687b      	ldr	r3, [r7, #4]
    290a:	f04f 0200 	mov.w	r2, #0
    290e:	611a      	str	r2, [r3, #16]
            /* disables TX interrupt */
            this_uart->hw_reg_bit->IER_ETBEI = 0U;
    2910:	687b      	ldr	r3, [r7, #4]
    2912:	685b      	ldr	r3, [r3, #4]
    2914:	f04f 0200 	mov.w	r2, #0
    2918:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        }
    }
}
    291c:	f107 071c 	add.w	r7, r7, #28
    2920:	46bd      	mov	sp, r7
    2922:	bc80      	pop	{r7}
    2924:	4770      	bx	lr
    2926:	bf00      	nop

00002928 <MSS_UART_set_rx_handler>:
(
    mss_uart_instance_t *       this_uart,
    mss_uart_irq_handler_t      handler,
    mss_uart_rx_trig_level_t    trigger_level
)
{
    2928:	b580      	push	{r7, lr}
    292a:	b084      	sub	sp, #16
    292c:	af00      	add	r7, sp, #0
    292e:	60f8      	str	r0, [r7, #12]
    2930:	60b9      	str	r1, [r7, #8]
    2932:	4613      	mov	r3, r2
    2934:	71fb      	strb	r3, [r7, #7]
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    2936:	68fa      	ldr	r2, [r7, #12]
    2938:	f24a 5368 	movw	r3, #42344	; 0xa568
    293c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2940:	429a      	cmp	r2, r3
    2942:	d007      	beq.n	2954 <MSS_UART_set_rx_handler+0x2c>
    2944:	68fa      	ldr	r2, [r7, #12]
    2946:	f24a 5340 	movw	r3, #42304	; 0xa540
    294a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    294e:	429a      	cmp	r2, r3
    2950:	d000      	beq.n	2954 <MSS_UART_set_rx_handler+0x2c>
    2952:	be00      	bkpt	0x0000
    ASSERT( handler != INVALID_IRQ_HANDLER );
    2954:	68bb      	ldr	r3, [r7, #8]
    2956:	2b00      	cmp	r3, #0
    2958:	d100      	bne.n	295c <MSS_UART_set_rx_handler+0x34>
    295a:	be00      	bkpt	0x0000
    ASSERT( trigger_level < MSS_UART_FIFO_INVALID_TRIG_LEVEL );
    295c:	79fb      	ldrb	r3, [r7, #7]
    295e:	2bc0      	cmp	r3, #192	; 0xc0
    2960:	d900      	bls.n	2964 <MSS_UART_set_rx_handler+0x3c>
    2962:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
    2964:	68fa      	ldr	r2, [r7, #12]
    2966:	f24a 5368 	movw	r3, #42344	; 0xa568
    296a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    296e:	429a      	cmp	r2, r3
    2970:	d006      	beq.n	2980 <MSS_UART_set_rx_handler+0x58>
    2972:	68fa      	ldr	r2, [r7, #12]
    2974:	f24a 5340 	movw	r3, #42304	; 0xa540
    2978:	f2c2 0300 	movt	r3, #8192	; 0x2000
    297c:	429a      	cmp	r2, r3
    297e:	d123      	bne.n	29c8 <MSS_UART_set_rx_handler+0xa0>
    2980:	68bb      	ldr	r3, [r7, #8]
    2982:	2b00      	cmp	r3, #0
    2984:	d020      	beq.n	29c8 <MSS_UART_set_rx_handler+0xa0>
    2986:	79fb      	ldrb	r3, [r7, #7]
    2988:	2bc0      	cmp	r3, #192	; 0xc0
    298a:	d81d      	bhi.n	29c8 <MSS_UART_set_rx_handler+0xa0>
        ( handler != INVALID_IRQ_HANDLER) &&
        ( trigger_level < MSS_UART_FIFO_INVALID_TRIG_LEVEL) )
    {
        this_uart->rx_handler = handler;
    298c:	68fb      	ldr	r3, [r7, #12]
    298e:	68ba      	ldr	r2, [r7, #8]
    2990:	61da      	str	r2, [r3, #28]

        /* Set the receive interrupt trigger level. */
        /* Clear RX FIFO; Enable TXRDY and RXRDY for PDMA */
        this_uart->hw_reg->FCR = (uint8_t)(FCR_TRIG_LEVEL_MASK & (uint8_t)trigger_level) |
    2992:	68fb      	ldr	r3, [r7, #12]
    2994:	681a      	ldr	r2, [r3, #0]
    2996:	79fb      	ldrb	r3, [r7, #7]
    2998:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
    299c:	f043 030a 	orr.w	r3, r3, #10
    29a0:	b2db      	uxtb	r3, r3
    29a2:	7213      	strb	r3, [r2, #8]
                              FCR_CLEAR_RX_FIFO_MASK | FCR_ENABLE_TXRDY_RXRDY_MASK;

        /* Clear any previously pended interrupts */
        NVIC_ClearPendingIRQ( this_uart->irqn );
    29a4:	68fb      	ldr	r3, [r7, #12]
    29a6:	891b      	ldrh	r3, [r3, #8]
    29a8:	b21b      	sxth	r3, r3
    29aa:	4618      	mov	r0, r3
    29ac:	f7ff fb20 	bl	1ff0 <NVIC_ClearPendingIRQ>

        /* Enable receive interrupt. */
        this_uart->hw_reg_bit->IER_ERBFI = 1U;
    29b0:	68fb      	ldr	r3, [r7, #12]
    29b2:	685b      	ldr	r3, [r3, #4]
    29b4:	f04f 0201 	mov.w	r2, #1
    29b8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

        /* Enable UART instance interrupt in Cortex-M3 NVIC. */
        NVIC_EnableIRQ( this_uart->irqn );
    29bc:	68fb      	ldr	r3, [r7, #12]
    29be:	891b      	ldrh	r3, [r3, #8]
    29c0:	b21b      	sxth	r3, r3
    29c2:	4618      	mov	r0, r3
    29c4:	f7ff fada 	bl	1f7c <NVIC_EnableIRQ>
    }
}
    29c8:	f107 0710 	add.w	r7, r7, #16
    29cc:	46bd      	mov	sp, r7
    29ce:	bd80      	pop	{r7, pc}

000029d0 <MSS_UART_set_loopback>:
MSS_UART_set_loopback
(
    mss_uart_instance_t *   this_uart,
    mss_uart_loopback_t     loopback
)
{
    29d0:	b480      	push	{r7}
    29d2:	b083      	sub	sp, #12
    29d4:	af00      	add	r7, sp, #0
    29d6:	6078      	str	r0, [r7, #4]
    29d8:	460b      	mov	r3, r1
    29da:	70fb      	strb	r3, [r7, #3]
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    29dc:	687a      	ldr	r2, [r7, #4]
    29de:	f24a 5368 	movw	r3, #42344	; 0xa568
    29e2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    29e6:	429a      	cmp	r2, r3
    29e8:	d007      	beq.n	29fa <MSS_UART_set_loopback+0x2a>
    29ea:	687a      	ldr	r2, [r7, #4]
    29ec:	f24a 5340 	movw	r3, #42304	; 0xa540
    29f0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    29f4:	429a      	cmp	r2, r3
    29f6:	d000      	beq.n	29fa <MSS_UART_set_loopback+0x2a>
    29f8:	be00      	bkpt	0x0000

    if( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) )
    29fa:	687a      	ldr	r2, [r7, #4]
    29fc:	f24a 5368 	movw	r3, #42344	; 0xa568
    2a00:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2a04:	429a      	cmp	r2, r3
    2a06:	d006      	beq.n	2a16 <MSS_UART_set_loopback+0x46>
    2a08:	687a      	ldr	r2, [r7, #4]
    2a0a:	f24a 5340 	movw	r3, #42304	; 0xa540
    2a0e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2a12:	429a      	cmp	r2, r3
    2a14:	d10f      	bne.n	2a36 <MSS_UART_set_loopback+0x66>
    {
        if ( loopback == MSS_UART_LOOPBACK_OFF )
    2a16:	78fb      	ldrb	r3, [r7, #3]
    2a18:	2b00      	cmp	r3, #0
    2a1a:	d106      	bne.n	2a2a <MSS_UART_set_loopback+0x5a>
        {
            this_uart->hw_reg_bit->MCR_LOOP = 0U;
    2a1c:	687b      	ldr	r3, [r7, #4]
    2a1e:	685b      	ldr	r3, [r3, #4]
    2a20:	f04f 0200 	mov.w	r2, #0
    2a24:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
    2a28:	e005      	b.n	2a36 <MSS_UART_set_loopback+0x66>
        }
        else
        {
            this_uart->hw_reg_bit->MCR_LOOP = 1U;
    2a2a:	687b      	ldr	r3, [r7, #4]
    2a2c:	685b      	ldr	r3, [r3, #4]
    2a2e:	f04f 0201 	mov.w	r2, #1
    2a32:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
        }
    }
}
    2a36:	f107 070c 	add.w	r7, r7, #12
    2a3a:	46bd      	mov	sp, r7
    2a3c:	bc80      	pop	{r7}
    2a3e:	4770      	bx	lr

00002a40 <UART0_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void UART0_IRQHandler( void )
#else
void UART0_IRQHandler( void )
#endif
{
    2a40:	4668      	mov	r0, sp
    2a42:	f020 0107 	bic.w	r1, r0, #7
    2a46:	468d      	mov	sp, r1
    2a48:	b589      	push	{r0, r3, r7, lr}
    2a4a:	af00      	add	r7, sp, #0
    MSS_UART_isr( &g_mss_uart0 );
    2a4c:	f24a 5068 	movw	r0, #42344	; 0xa568
    2a50:	f2c2 0000 	movt	r0, #8192	; 0x2000
    2a54:	f7ff fe56 	bl	2704 <MSS_UART_isr>
    NVIC_ClearPendingIRQ( UART0_IRQn );
    2a58:	f04f 000a 	mov.w	r0, #10
    2a5c:	f7ff fac8 	bl	1ff0 <NVIC_ClearPendingIRQ>
}
    2a60:	46bd      	mov	sp, r7
    2a62:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    2a66:	4685      	mov	sp, r0
    2a68:	4770      	bx	lr
    2a6a:	bf00      	nop

00002a6c <UART1_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void UART1_IRQHandler( void )
#else
void UART1_IRQHandler( void )
#endif
{
    2a6c:	4668      	mov	r0, sp
    2a6e:	f020 0107 	bic.w	r1, r0, #7
    2a72:	468d      	mov	sp, r1
    2a74:	b589      	push	{r0, r3, r7, lr}
    2a76:	af00      	add	r7, sp, #0
    MSS_UART_isr( &g_mss_uart1 );
    2a78:	f24a 5040 	movw	r0, #42304	; 0xa540
    2a7c:	f2c2 0000 	movt	r0, #8192	; 0x2000
    2a80:	f7ff fe40 	bl	2704 <MSS_UART_isr>
    NVIC_ClearPendingIRQ( UART1_IRQn );
    2a84:	f04f 000b 	mov.w	r0, #11
    2a88:	f7ff fab2 	bl	1ff0 <NVIC_ClearPendingIRQ>
}
    2a8c:	46bd      	mov	sp, r7
    2a8e:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    2a92:	4685      	mov	sp, r0
    2a94:	4770      	bx	lr
    2a96:	bf00      	nop

00002a98 <MSS_UART_set_rxstatus_handler>:
MSS_UART_set_rxstatus_handler
(
    mss_uart_instance_t * this_uart,
    mss_uart_irq_handler_t handler
)
{
    2a98:	b580      	push	{r7, lr}
    2a9a:	b082      	sub	sp, #8
    2a9c:	af00      	add	r7, sp, #0
    2a9e:	6078      	str	r0, [r7, #4]
    2aa0:	6039      	str	r1, [r7, #0]
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    2aa2:	687a      	ldr	r2, [r7, #4]
    2aa4:	f24a 5368 	movw	r3, #42344	; 0xa568
    2aa8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2aac:	429a      	cmp	r2, r3
    2aae:	d007      	beq.n	2ac0 <MSS_UART_set_rxstatus_handler+0x28>
    2ab0:	687a      	ldr	r2, [r7, #4]
    2ab2:	f24a 5340 	movw	r3, #42304	; 0xa540
    2ab6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2aba:	429a      	cmp	r2, r3
    2abc:	d000      	beq.n	2ac0 <MSS_UART_set_rxstatus_handler+0x28>
    2abe:	be00      	bkpt	0x0000
    ASSERT( handler != INVALID_IRQ_HANDLER);
    2ac0:	683b      	ldr	r3, [r7, #0]
    2ac2:	2b00      	cmp	r3, #0
    2ac4:	d100      	bne.n	2ac8 <MSS_UART_set_rxstatus_handler+0x30>
    2ac6:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
    2ac8:	687a      	ldr	r2, [r7, #4]
    2aca:	f24a 5368 	movw	r3, #42344	; 0xa568
    2ace:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2ad2:	429a      	cmp	r2, r3
    2ad4:	d006      	beq.n	2ae4 <MSS_UART_set_rxstatus_handler+0x4c>
    2ad6:	687a      	ldr	r2, [r7, #4]
    2ad8:	f24a 5340 	movw	r3, #42304	; 0xa540
    2adc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2ae0:	429a      	cmp	r2, r3
    2ae2:	d117      	bne.n	2b14 <MSS_UART_set_rxstatus_handler+0x7c>
    2ae4:	683b      	ldr	r3, [r7, #0]
    2ae6:	2b00      	cmp	r3, #0
    2ae8:	d014      	beq.n	2b14 <MSS_UART_set_rxstatus_handler+0x7c>
        ( handler != INVALID_IRQ_HANDLER) )
    {
        this_uart->linests_handler = handler;
    2aea:	687b      	ldr	r3, [r7, #4]
    2aec:	683a      	ldr	r2, [r7, #0]
    2aee:	619a      	str	r2, [r3, #24]

        /* Clear any previously pended interrupts */
        NVIC_ClearPendingIRQ( this_uart->irqn );
    2af0:	687b      	ldr	r3, [r7, #4]
    2af2:	891b      	ldrh	r3, [r3, #8]
    2af4:	b21b      	sxth	r3, r3
    2af6:	4618      	mov	r0, r3
    2af8:	f7ff fa7a 	bl	1ff0 <NVIC_ClearPendingIRQ>

        /* Enable receiver line status interrupt. */
        this_uart->hw_reg_bit->IER_ELSI = 1U;
    2afc:	687b      	ldr	r3, [r7, #4]
    2afe:	685b      	ldr	r3, [r3, #4]
    2b00:	f04f 0201 	mov.w	r2, #1
    2b04:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        /* Enable UART instance interrupt in Cortex-M3 NVIC. */
        NVIC_EnableIRQ( this_uart->irqn );
    2b08:	687b      	ldr	r3, [r7, #4]
    2b0a:	891b      	ldrh	r3, [r3, #8]
    2b0c:	b21b      	sxth	r3, r3
    2b0e:	4618      	mov	r0, r3
    2b10:	f7ff fa34 	bl	1f7c <NVIC_EnableIRQ>
    }
}
    2b14:	f107 0708 	add.w	r7, r7, #8
    2b18:	46bd      	mov	sp, r7
    2b1a:	bd80      	pop	{r7, pc}

00002b1c <MSS_UART_set_tx_handler>:
MSS_UART_set_tx_handler
(
    mss_uart_instance_t * this_uart,
    mss_uart_irq_handler_t handler
)
{
    2b1c:	b580      	push	{r7, lr}
    2b1e:	b082      	sub	sp, #8
    2b20:	af00      	add	r7, sp, #0
    2b22:	6078      	str	r0, [r7, #4]
    2b24:	6039      	str	r1, [r7, #0]
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    2b26:	687a      	ldr	r2, [r7, #4]
    2b28:	f24a 5368 	movw	r3, #42344	; 0xa568
    2b2c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2b30:	429a      	cmp	r2, r3
    2b32:	d007      	beq.n	2b44 <MSS_UART_set_tx_handler+0x28>
    2b34:	687a      	ldr	r2, [r7, #4]
    2b36:	f24a 5340 	movw	r3, #42304	; 0xa540
    2b3a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2b3e:	429a      	cmp	r2, r3
    2b40:	d000      	beq.n	2b44 <MSS_UART_set_tx_handler+0x28>
    2b42:	be00      	bkpt	0x0000
    ASSERT( handler != INVALID_IRQ_HANDLER);
    2b44:	683b      	ldr	r3, [r7, #0]
    2b46:	2b00      	cmp	r3, #0
    2b48:	d100      	bne.n	2b4c <MSS_UART_set_tx_handler+0x30>
    2b4a:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
    2b4c:	687a      	ldr	r2, [r7, #4]
    2b4e:	f24a 5368 	movw	r3, #42344	; 0xa568
    2b52:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2b56:	429a      	cmp	r2, r3
    2b58:	d006      	beq.n	2b68 <MSS_UART_set_tx_handler+0x4c>
    2b5a:	687a      	ldr	r2, [r7, #4]
    2b5c:	f24a 5340 	movw	r3, #42304	; 0xa540
    2b60:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2b64:	429a      	cmp	r2, r3
    2b66:	d11f      	bne.n	2ba8 <MSS_UART_set_tx_handler+0x8c>
    2b68:	683b      	ldr	r3, [r7, #0]
    2b6a:	2b00      	cmp	r3, #0
    2b6c:	d01c      	beq.n	2ba8 <MSS_UART_set_tx_handler+0x8c>
        ( handler != INVALID_IRQ_HANDLER) )
    {
        this_uart->tx_handler = handler;
    2b6e:	687b      	ldr	r3, [r7, #4]
    2b70:	683a      	ldr	r2, [r7, #0]
    2b72:	621a      	str	r2, [r3, #32]

        /* Make TX buffer info invalid */
        this_uart->tx_buffer = (const uint8_t *)0;
    2b74:	687b      	ldr	r3, [r7, #4]
    2b76:	f04f 0200 	mov.w	r2, #0
    2b7a:	60da      	str	r2, [r3, #12]
        this_uart->tx_buff_size = 0U;
    2b7c:	687b      	ldr	r3, [r7, #4]
    2b7e:	f04f 0200 	mov.w	r2, #0
    2b82:	611a      	str	r2, [r3, #16]

        /* Clear any previously pended interrupts */
        NVIC_ClearPendingIRQ( this_uart->irqn );
    2b84:	687b      	ldr	r3, [r7, #4]
    2b86:	891b      	ldrh	r3, [r3, #8]
    2b88:	b21b      	sxth	r3, r3
    2b8a:	4618      	mov	r0, r3
    2b8c:	f7ff fa30 	bl	1ff0 <NVIC_ClearPendingIRQ>

        /* Enable transmitter holding register Empty interrupt. */
        this_uart->hw_reg_bit->IER_ETBEI = 1U;
    2b90:	687b      	ldr	r3, [r7, #4]
    2b92:	685b      	ldr	r3, [r3, #4]
    2b94:	f04f 0201 	mov.w	r2, #1
    2b98:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

        /* Enable UART instance interrupt in Cortex-M3 NVIC. */
        NVIC_EnableIRQ( this_uart->irqn );
    2b9c:	687b      	ldr	r3, [r7, #4]
    2b9e:	891b      	ldrh	r3, [r3, #8]
    2ba0:	b21b      	sxth	r3, r3
    2ba2:	4618      	mov	r0, r3
    2ba4:	f7ff f9ea 	bl	1f7c <NVIC_EnableIRQ>
    }
}
    2ba8:	f107 0708 	add.w	r7, r7, #8
    2bac:	46bd      	mov	sp, r7
    2bae:	bd80      	pop	{r7, pc}

00002bb0 <MSS_UART_set_modemstatus_handler>:
MSS_UART_set_modemstatus_handler
(
    mss_uart_instance_t * this_uart,
    mss_uart_irq_handler_t handler
)
{
    2bb0:	b580      	push	{r7, lr}
    2bb2:	b082      	sub	sp, #8
    2bb4:	af00      	add	r7, sp, #0
    2bb6:	6078      	str	r0, [r7, #4]
    2bb8:	6039      	str	r1, [r7, #0]
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    2bba:	687a      	ldr	r2, [r7, #4]
    2bbc:	f24a 5368 	movw	r3, #42344	; 0xa568
    2bc0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2bc4:	429a      	cmp	r2, r3
    2bc6:	d007      	beq.n	2bd8 <MSS_UART_set_modemstatus_handler+0x28>
    2bc8:	687a      	ldr	r2, [r7, #4]
    2bca:	f24a 5340 	movw	r3, #42304	; 0xa540
    2bce:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2bd2:	429a      	cmp	r2, r3
    2bd4:	d000      	beq.n	2bd8 <MSS_UART_set_modemstatus_handler+0x28>
    2bd6:	be00      	bkpt	0x0000
    ASSERT( handler != INVALID_IRQ_HANDLER );
    2bd8:	683b      	ldr	r3, [r7, #0]
    2bda:	2b00      	cmp	r3, #0
    2bdc:	d100      	bne.n	2be0 <MSS_UART_set_modemstatus_handler+0x30>
    2bde:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
    2be0:	687a      	ldr	r2, [r7, #4]
    2be2:	f24a 5368 	movw	r3, #42344	; 0xa568
    2be6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2bea:	429a      	cmp	r2, r3
    2bec:	d006      	beq.n	2bfc <MSS_UART_set_modemstatus_handler+0x4c>
    2bee:	687a      	ldr	r2, [r7, #4]
    2bf0:	f24a 5340 	movw	r3, #42304	; 0xa540
    2bf4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2bf8:	429a      	cmp	r2, r3
    2bfa:	d117      	bne.n	2c2c <MSS_UART_set_modemstatus_handler+0x7c>
    2bfc:	683b      	ldr	r3, [r7, #0]
    2bfe:	2b00      	cmp	r3, #0
    2c00:	d014      	beq.n	2c2c <MSS_UART_set_modemstatus_handler+0x7c>
        ( handler != INVALID_IRQ_HANDLER) )
    {
        this_uart->modemsts_handler = handler;
    2c02:	687b      	ldr	r3, [r7, #4]
    2c04:	683a      	ldr	r2, [r7, #0]
    2c06:	625a      	str	r2, [r3, #36]	; 0x24

        /* Clear any previously pended interrupts */
        NVIC_ClearPendingIRQ( this_uart->irqn );
    2c08:	687b      	ldr	r3, [r7, #4]
    2c0a:	891b      	ldrh	r3, [r3, #8]
    2c0c:	b21b      	sxth	r3, r3
    2c0e:	4618      	mov	r0, r3
    2c10:	f7ff f9ee 	bl	1ff0 <NVIC_ClearPendingIRQ>

        /* Enable modem status interrupt. */
        this_uart->hw_reg_bit->IER_EDSSI = 1U;
    2c14:	687b      	ldr	r3, [r7, #4]
    2c16:	685b      	ldr	r3, [r3, #4]
    2c18:	f04f 0201 	mov.w	r2, #1
    2c1c:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

        /* Enable UART instance interrupt in Cortex-M3 NVIC. */
        NVIC_EnableIRQ( this_uart->irqn );
    2c20:	687b      	ldr	r3, [r7, #4]
    2c22:	891b      	ldrh	r3, [r3, #8]
    2c24:	b21b      	sxth	r3, r3
    2c26:	4618      	mov	r0, r3
    2c28:	f7ff f9a8 	bl	1f7c <NVIC_EnableIRQ>
    }
}
    2c2c:	f107 0708 	add.w	r7, r7, #8
    2c30:	46bd      	mov	sp, r7
    2c32:	bd80      	pop	{r7, pc}

00002c34 <MSS_UART_fill_tx_fifo>:
(
    mss_uart_instance_t * this_uart,
    const uint8_t * tx_buffer,
    size_t tx_size
)
{
    2c34:	b480      	push	{r7}
    2c36:	b089      	sub	sp, #36	; 0x24
    2c38:	af00      	add	r7, sp, #0
    2c3a:	60f8      	str	r0, [r7, #12]
    2c3c:	60b9      	str	r1, [r7, #8]
    2c3e:	607a      	str	r2, [r7, #4]
    uint8_t status = 0U;
    2c40:	f04f 0300 	mov.w	r3, #0
    2c44:	75fb      	strb	r3, [r7, #23]
    size_t size_sent = 0U;
    2c46:	f04f 0300 	mov.w	r3, #0
    2c4a:	61bb      	str	r3, [r7, #24]

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    2c4c:	68fa      	ldr	r2, [r7, #12]
    2c4e:	f24a 5368 	movw	r3, #42344	; 0xa568
    2c52:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2c56:	429a      	cmp	r2, r3
    2c58:	d007      	beq.n	2c6a <MSS_UART_fill_tx_fifo+0x36>
    2c5a:	68fa      	ldr	r2, [r7, #12]
    2c5c:	f24a 5340 	movw	r3, #42304	; 0xa540
    2c60:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2c64:	429a      	cmp	r2, r3
    2c66:	d000      	beq.n	2c6a <MSS_UART_fill_tx_fifo+0x36>
    2c68:	be00      	bkpt	0x0000
    ASSERT( tx_buffer != ( (uint8_t *)0 ) );
    2c6a:	68bb      	ldr	r3, [r7, #8]
    2c6c:	2b00      	cmp	r3, #0
    2c6e:	d100      	bne.n	2c72 <MSS_UART_fill_tx_fifo+0x3e>
    2c70:	be00      	bkpt	0x0000
    ASSERT( tx_size > 0 );
    2c72:	687b      	ldr	r3, [r7, #4]
    2c74:	2b00      	cmp	r3, #0
    2c76:	d100      	bne.n	2c7a <MSS_UART_fill_tx_fifo+0x46>
    2c78:	be00      	bkpt	0x0000

    /* Fill the UART's Tx FIFO until the FIFO is full or the complete input
     * buffer has been written. */
    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1 ) ) &&
    2c7a:	68fa      	ldr	r2, [r7, #12]
    2c7c:	f24a 5368 	movw	r3, #42344	; 0xa568
    2c80:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2c84:	429a      	cmp	r2, r3
    2c86:	d006      	beq.n	2c96 <MSS_UART_fill_tx_fifo+0x62>
    2c88:	68fa      	ldr	r2, [r7, #12]
    2c8a:	f24a 5340 	movw	r3, #42304	; 0xa540
    2c8e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2c92:	429a      	cmp	r2, r3
    2c94:	d131      	bne.n	2cfa <MSS_UART_fill_tx_fifo+0xc6>
    2c96:	68bb      	ldr	r3, [r7, #8]
    2c98:	2b00      	cmp	r3, #0
    2c9a:	d02e      	beq.n	2cfa <MSS_UART_fill_tx_fifo+0xc6>
    2c9c:	687b      	ldr	r3, [r7, #4]
    2c9e:	2b00      	cmp	r3, #0
    2ca0:	d02b      	beq.n	2cfa <MSS_UART_fill_tx_fifo+0xc6>
        (tx_buffer != ( (uint8_t *)0 ))   &&
        (tx_size > 0u) )
    {
        status = this_uart->hw_reg->LSR;
    2ca2:	68fb      	ldr	r3, [r7, #12]
    2ca4:	681b      	ldr	r3, [r3, #0]
    2ca6:	7d1b      	ldrb	r3, [r3, #20]
    2ca8:	75fb      	strb	r3, [r7, #23]
        this_uart->status |= status;
    2caa:	68fb      	ldr	r3, [r7, #12]
    2cac:	7a9a      	ldrb	r2, [r3, #10]
    2cae:	7dfb      	ldrb	r3, [r7, #23]
    2cb0:	ea42 0303 	orr.w	r3, r2, r3
    2cb4:	b2da      	uxtb	r2, r3
    2cb6:	68fb      	ldr	r3, [r7, #12]
    2cb8:	729a      	strb	r2, [r3, #10]

        if( status & MSS_UART_THRE )
    2cba:	7dfb      	ldrb	r3, [r7, #23]
    2cbc:	f003 0320 	and.w	r3, r3, #32
    2cc0:	2b00      	cmp	r3, #0
    2cc2:	d01a      	beq.n	2cfa <MSS_UART_fill_tx_fifo+0xc6>
        {
            uint32_t fill_size = TX_FIFO_SIZE;
    2cc4:	f04f 0310 	mov.w	r3, #16
    2cc8:	61fb      	str	r3, [r7, #28]

            if ( tx_size < TX_FIFO_SIZE )
    2cca:	687b      	ldr	r3, [r7, #4]
    2ccc:	2b0f      	cmp	r3, #15
    2cce:	d801      	bhi.n	2cd4 <MSS_UART_fill_tx_fifo+0xa0>
            {
                fill_size = tx_size;
    2cd0:	687b      	ldr	r3, [r7, #4]
    2cd2:	61fb      	str	r3, [r7, #28]
            }
            /* Fill up FIFO */
            for ( size_sent = 0U; size_sent < fill_size; ++size_sent )
    2cd4:	f04f 0300 	mov.w	r3, #0
    2cd8:	61bb      	str	r3, [r7, #24]
    2cda:	e00a      	b.n	2cf2 <MSS_UART_fill_tx_fifo+0xbe>
            {

                /* Send next character in the buffer. */
                this_uart->hw_reg->THR = tx_buffer[size_sent];
    2cdc:	68fb      	ldr	r3, [r7, #12]
    2cde:	681b      	ldr	r3, [r3, #0]
    2ce0:	68b9      	ldr	r1, [r7, #8]
    2ce2:	69ba      	ldr	r2, [r7, #24]
    2ce4:	440a      	add	r2, r1
    2ce6:	7812      	ldrb	r2, [r2, #0]
    2ce8:	701a      	strb	r2, [r3, #0]
            if ( tx_size < TX_FIFO_SIZE )
            {
                fill_size = tx_size;
            }
            /* Fill up FIFO */
            for ( size_sent = 0U; size_sent < fill_size; ++size_sent )
    2cea:	69bb      	ldr	r3, [r7, #24]
    2cec:	f103 0301 	add.w	r3, r3, #1
    2cf0:	61bb      	str	r3, [r7, #24]
    2cf2:	69ba      	ldr	r2, [r7, #24]
    2cf4:	69fb      	ldr	r3, [r7, #28]
    2cf6:	429a      	cmp	r2, r3
    2cf8:	d3f0      	bcc.n	2cdc <MSS_UART_fill_tx_fifo+0xa8>
                /* Send next character in the buffer. */
                this_uart->hw_reg->THR = tx_buffer[size_sent];
            }
        }
    }
    return size_sent;
    2cfa:	69bb      	ldr	r3, [r7, #24]
}
    2cfc:	4618      	mov	r0, r3
    2cfe:	f107 0724 	add.w	r7, r7, #36	; 0x24
    2d02:	46bd      	mov	sp, r7
    2d04:	bc80      	pop	{r7}
    2d06:	4770      	bx	lr

00002d08 <MSS_UART_get_rx_status>:
uint8_t
MSS_UART_get_rx_status
(
    mss_uart_instance_t * this_uart
)
{
    2d08:	b480      	push	{r7}
    2d0a:	b085      	sub	sp, #20
    2d0c:	af00      	add	r7, sp, #0
    2d0e:	6078      	str	r0, [r7, #4]
    uint8_t status = MSS_UART_INVALID_PARAM;
    2d10:	f04f 33ff 	mov.w	r3, #4294967295
    2d14:	73fb      	strb	r3, [r7, #15]

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    2d16:	687a      	ldr	r2, [r7, #4]
    2d18:	f24a 5368 	movw	r3, #42344	; 0xa568
    2d1c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2d20:	429a      	cmp	r2, r3
    2d22:	d007      	beq.n	2d34 <MSS_UART_get_rx_status+0x2c>
    2d24:	687a      	ldr	r2, [r7, #4]
    2d26:	f24a 5340 	movw	r3, #42304	; 0xa540
    2d2a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2d2e:	429a      	cmp	r2, r3
    2d30:	d000      	beq.n	2d34 <MSS_UART_get_rx_status+0x2c>
    2d32:	be00      	bkpt	0x0000

    if( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) )
    2d34:	687a      	ldr	r2, [r7, #4]
    2d36:	f24a 5368 	movw	r3, #42344	; 0xa568
    2d3a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2d3e:	429a      	cmp	r2, r3
    2d40:	d006      	beq.n	2d50 <MSS_UART_get_rx_status+0x48>
    2d42:	687a      	ldr	r2, [r7, #4]
    2d44:	f24a 5340 	movw	r3, #42304	; 0xa540
    2d48:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2d4c:	429a      	cmp	r2, r3
    2d4e:	d113      	bne.n	2d78 <MSS_UART_get_rx_status+0x70>
         * Bit 2 - Parity error status
         * Bit 3 - Frame error status
         * Bit 4 - Break interrupt indicator
         * Bit 7 - FIFO data error status
         */
        this_uart->status |= (this_uart->hw_reg->LSR);
    2d50:	687b      	ldr	r3, [r7, #4]
    2d52:	7a9a      	ldrb	r2, [r3, #10]
    2d54:	687b      	ldr	r3, [r7, #4]
    2d56:	681b      	ldr	r3, [r3, #0]
    2d58:	7d1b      	ldrb	r3, [r3, #20]
    2d5a:	b2db      	uxtb	r3, r3
    2d5c:	ea42 0303 	orr.w	r3, r2, r3
    2d60:	b2da      	uxtb	r2, r3
    2d62:	687b      	ldr	r3, [r7, #4]
    2d64:	729a      	strb	r2, [r3, #10]
        status = (this_uart->status & STATUS_ERROR_MASK );
    2d66:	687b      	ldr	r3, [r7, #4]
    2d68:	7a9b      	ldrb	r3, [r3, #10]
    2d6a:	f023 0361 	bic.w	r3, r3, #97	; 0x61
    2d6e:	73fb      	strb	r3, [r7, #15]
        /* Clear the sticky status after reading */
        this_uart->status = 0U;
    2d70:	687b      	ldr	r3, [r7, #4]
    2d72:	f04f 0200 	mov.w	r2, #0
    2d76:	729a      	strb	r2, [r3, #10]
    }
    return status;
    2d78:	7bfb      	ldrb	r3, [r7, #15]
}
    2d7a:	4618      	mov	r0, r3
    2d7c:	f107 0714 	add.w	r7, r7, #20
    2d80:	46bd      	mov	sp, r7
    2d82:	bc80      	pop	{r7}
    2d84:	4770      	bx	lr
    2d86:	bf00      	nop

00002d88 <MSS_UART_get_modem_status>:
uint8_t
MSS_UART_get_modem_status
(
    mss_uart_instance_t * this_uart
)
{
    2d88:	b480      	push	{r7}
    2d8a:	b085      	sub	sp, #20
    2d8c:	af00      	add	r7, sp, #0
    2d8e:	6078      	str	r0, [r7, #4]
    uint8_t status = MSS_UART_INVALID_PARAM;
    2d90:	f04f 33ff 	mov.w	r3, #4294967295
    2d94:	73fb      	strb	r3, [r7, #15]

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    2d96:	687a      	ldr	r2, [r7, #4]
    2d98:	f24a 5368 	movw	r3, #42344	; 0xa568
    2d9c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2da0:	429a      	cmp	r2, r3
    2da2:	d007      	beq.n	2db4 <MSS_UART_get_modem_status+0x2c>
    2da4:	687a      	ldr	r2, [r7, #4]
    2da6:	f24a 5340 	movw	r3, #42304	; 0xa540
    2daa:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2dae:	429a      	cmp	r2, r3
    2db0:	d000      	beq.n	2db4 <MSS_UART_get_modem_status+0x2c>
    2db2:	be00      	bkpt	0x0000

    if( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) )
    2db4:	687a      	ldr	r2, [r7, #4]
    2db6:	f24a 5368 	movw	r3, #42344	; 0xa568
    2dba:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2dbe:	429a      	cmp	r2, r3
    2dc0:	d006      	beq.n	2dd0 <MSS_UART_get_modem_status+0x48>
    2dc2:	687a      	ldr	r2, [r7, #4]
    2dc4:	f24a 5340 	movw	r3, #42304	; 0xa540
    2dc8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2dcc:	429a      	cmp	r2, r3
    2dce:	d103      	bne.n	2dd8 <MSS_UART_get_modem_status+0x50>
         * Bit 4 - Clear To Send
         * Bit 5 - Data Set Ready
         * Bit 6 - Ring Indicator
         * Bit 7 - Data Carrier Detect
         */
        status = this_uart->hw_reg->MSR;
    2dd0:	687b      	ldr	r3, [r7, #4]
    2dd2:	681b      	ldr	r3, [r3, #0]
    2dd4:	7e1b      	ldrb	r3, [r3, #24]
    2dd6:	73fb      	strb	r3, [r7, #15]
    }
    return status;
    2dd8:	7bfb      	ldrb	r3, [r7, #15]
}
    2dda:	4618      	mov	r0, r3
    2ddc:	f107 0714 	add.w	r7, r7, #20
    2de0:	46bd      	mov	sp, r7
    2de2:	bc80      	pop	{r7}
    2de4:	4770      	bx	lr
    2de6:	bf00      	nop

00002de8 <MSS_UART_get_tx_status>:
uint8_t
MSS_UART_get_tx_status
(
    mss_uart_instance_t * this_uart
)
{
    2de8:	b480      	push	{r7}
    2dea:	b085      	sub	sp, #20
    2dec:	af00      	add	r7, sp, #0
    2dee:	6078      	str	r0, [r7, #4]
    uint8_t status = MSS_UART_TX_BUSY;
    2df0:	f04f 0300 	mov.w	r3, #0
    2df4:	73fb      	strb	r3, [r7, #15]

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    2df6:	687a      	ldr	r2, [r7, #4]
    2df8:	f24a 5368 	movw	r3, #42344	; 0xa568
    2dfc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2e00:	429a      	cmp	r2, r3
    2e02:	d007      	beq.n	2e14 <MSS_UART_get_tx_status+0x2c>
    2e04:	687a      	ldr	r2, [r7, #4]
    2e06:	f24a 5340 	movw	r3, #42304	; 0xa540
    2e0a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2e0e:	429a      	cmp	r2, r3
    2e10:	d000      	beq.n	2e14 <MSS_UART_get_tx_status+0x2c>
    2e12:	be00      	bkpt	0x0000

    if( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) )
    2e14:	687a      	ldr	r2, [r7, #4]
    2e16:	f24a 5368 	movw	r3, #42344	; 0xa568
    2e1a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2e1e:	429a      	cmp	r2, r3
    2e20:	d006      	beq.n	2e30 <MSS_UART_get_tx_status+0x48>
    2e22:	687a      	ldr	r2, [r7, #4]
    2e24:	f24a 5340 	movw	r3, #42304	; 0xa540
    2e28:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2e2c:	429a      	cmp	r2, r3
    2e2e:	d10f      	bne.n	2e50 <MSS_UART_get_tx_status+0x68>
    {
        /* Read the Line Status Register and update the sticky record. */
        status = this_uart->hw_reg->LSR;
    2e30:	687b      	ldr	r3, [r7, #4]
    2e32:	681b      	ldr	r3, [r3, #0]
    2e34:	7d1b      	ldrb	r3, [r3, #20]
    2e36:	73fb      	strb	r3, [r7, #15]
        this_uart->status |= status;
    2e38:	687b      	ldr	r3, [r7, #4]
    2e3a:	7a9a      	ldrb	r2, [r3, #10]
    2e3c:	7bfb      	ldrb	r3, [r7, #15]
    2e3e:	ea42 0303 	orr.w	r3, r2, r3
    2e42:	b2da      	uxtb	r2, r3
    2e44:	687b      	ldr	r3, [r7, #4]
    2e46:	729a      	strb	r2, [r3, #10]
        /*
         * Extract the transmit status bits from the UART's Line Status Register.
         * Bit 5 - Transmitter Holding Register/FIFO Empty (THRE) status. (If = 1, TX FIFO is empty)
         * Bit 6 - Transmitter Empty (TEMT) status. (If = 1, both TX FIFO and shift register are empty)
         */
        status &= ( MSS_UART_THRE | MSS_UART_TEMT );
    2e48:	7bfb      	ldrb	r3, [r7, #15]
    2e4a:	f003 0360 	and.w	r3, r3, #96	; 0x60
    2e4e:	73fb      	strb	r3, [r7, #15]
    }
    return status;
    2e50:	7bfb      	ldrb	r3, [r7, #15]
}
    2e52:	4618      	mov	r0, r3
    2e54:	f107 0714 	add.w	r7, r7, #20
    2e58:	46bd      	mov	sp, r7
    2e5a:	bc80      	pop	{r7}
    2e5c:	4770      	bx	lr
    2e5e:	bf00      	nop

00002e60 <NVIC_EnableIRQ>:
 *
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
    2e60:	b480      	push	{r7}
    2e62:	b083      	sub	sp, #12
    2e64:	af00      	add	r7, sp, #0
    2e66:	4603      	mov	r3, r0
    2e68:	80fb      	strh	r3, [r7, #6]
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
    2e6a:	f24e 1300 	movw	r3, #57600	; 0xe100
    2e6e:	f2ce 0300 	movt	r3, #57344	; 0xe000
    2e72:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
    2e76:	ea4f 1252 	mov.w	r2, r2, lsr #5
    2e7a:	88f9      	ldrh	r1, [r7, #6]
    2e7c:	f001 011f 	and.w	r1, r1, #31
    2e80:	f04f 0001 	mov.w	r0, #1
    2e84:	fa00 f101 	lsl.w	r1, r0, r1
    2e88:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
    2e8c:	f107 070c 	add.w	r7, r7, #12
    2e90:	46bd      	mov	sp, r7
    2e92:	bc80      	pop	{r7}
    2e94:	4770      	bx	lr
    2e96:	bf00      	nop

00002e98 <NVIC_DisableIRQ>:
 * 
 * Disable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
    2e98:	b480      	push	{r7}
    2e9a:	b083      	sub	sp, #12
    2e9c:	af00      	add	r7, sp, #0
    2e9e:	4603      	mov	r3, r0
    2ea0:	80fb      	strh	r3, [r7, #6]
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
    2ea2:	f24e 1300 	movw	r3, #57600	; 0xe100
    2ea6:	f2ce 0300 	movt	r3, #57344	; 0xe000
    2eaa:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
    2eae:	ea4f 1252 	mov.w	r2, r2, lsr #5
    2eb2:	88f9      	ldrh	r1, [r7, #6]
    2eb4:	f001 011f 	and.w	r1, r1, #31
    2eb8:	f04f 0001 	mov.w	r0, #1
    2ebc:	fa00 f101 	lsl.w	r1, r0, r1
    2ec0:	f102 0220 	add.w	r2, r2, #32
    2ec4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
    2ec8:	f107 070c 	add.w	r7, r7, #12
    2ecc:	46bd      	mov	sp, r7
    2ece:	bc80      	pop	{r7}
    2ed0:	4770      	bx	lr
    2ed2:	bf00      	nop

00002ed4 <NVIC_ClearPendingIRQ>:
 *
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
    2ed4:	b480      	push	{r7}
    2ed6:	b083      	sub	sp, #12
    2ed8:	af00      	add	r7, sp, #0
    2eda:	4603      	mov	r3, r0
    2edc:	80fb      	strh	r3, [r7, #6]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
    2ede:	f24e 1300 	movw	r3, #57600	; 0xe100
    2ee2:	f2ce 0300 	movt	r3, #57344	; 0xe000
    2ee6:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
    2eea:	ea4f 1252 	mov.w	r2, r2, lsr #5
    2eee:	88f9      	ldrh	r1, [r7, #6]
    2ef0:	f001 011f 	and.w	r1, r1, #31
    2ef4:	f04f 0001 	mov.w	r0, #1
    2ef8:	fa00 f101 	lsl.w	r1, r0, r1
    2efc:	f102 0260 	add.w	r2, r2, #96	; 0x60
    2f00:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
    2f04:	f107 070c 	add.w	r7, r7, #12
    2f08:	46bd      	mov	sp, r7
    2f0a:	bc80      	pop	{r7}
    2f0c:	4770      	bx	lr
    2f0e:	bf00      	nop

00002f10 <MSS_I2C_init>:
(
    mss_i2c_instance_t * this_i2c,
    uint8_t ser_address,
    mss_i2c_clock_divider_t ser_clock_speed
)
{
    2f10:	b580      	push	{r7, lr}
    2f12:	b084      	sub	sp, #16
    2f14:	af00      	add	r7, sp, #0
    2f16:	6078      	str	r0, [r7, #4]
    2f18:	4613      	mov	r3, r2
    2f1a:	460a      	mov	r2, r1
    2f1c:	70fa      	strb	r2, [r7, #3]
    2f1e:	70bb      	strb	r3, [r7, #2]
    uint32_t primask;
    uint_fast16_t clock_speed = (uint_fast16_t)ser_clock_speed;
    2f20:	78bb      	ldrb	r3, [r7, #2]
    2f22:	60fb      	str	r3, [r7, #12]
    
    ASSERT( (this_i2c == &g_mss_i2c0) || (this_i2c == &g_mss_i2c1) );
    2f24:	687a      	ldr	r2, [r7, #4]
    2f26:	f24a 5390 	movw	r3, #42384	; 0xa590
    2f2a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2f2e:	429a      	cmp	r2, r3
    2f30:	d007      	beq.n	2f42 <MSS_I2C_init+0x32>
    2f32:	687a      	ldr	r2, [r7, #4]
    2f34:	f24a 6304 	movw	r3, #42500	; 0xa604
    2f38:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2f3c:	429a      	cmp	r2, r3
    2f3e:	d000      	beq.n	2f42 <MSS_I2C_init+0x32>
    2f40:	be00      	bkpt	0x0000
     * Initialize all items of the this_i2c data structure to zero. This
     * initializes all state variables to their init value. It relies on
     * the fact that NO_TRANSACTION, I2C_SUCCESS and I2C_RELEASE_BUS all
     * have an actual value of zero.
     */
    primask = disable_interrupts();
    2f42:	f001 f98f 	bl	4264 <disable_interrupts>
    2f46:	4603      	mov	r3, r0
    2f48:	60bb      	str	r3, [r7, #8]
    memset(this_i2c, 0, sizeof(mss_i2c_instance_t));
    2f4a:	6878      	ldr	r0, [r7, #4]
    2f4c:	f04f 0100 	mov.w	r1, #0
    2f50:	f04f 0274 	mov.w	r2, #116	; 0x74
    2f54:	f011 fd0c 	bl	14970 <memset>
    
    if ( this_i2c == &g_mss_i2c0 )
    2f58:	687a      	ldr	r2, [r7, #4]
    2f5a:	f24a 5390 	movw	r3, #42384	; 0xa590
    2f5e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2f62:	429a      	cmp	r2, r3
    2f64:	d12c      	bne.n	2fc0 <MSS_I2C_init+0xb0>
    {
        this_i2c->irqn = I2C0_IRQn;
    2f66:	687b      	ldr	r3, [r7, #4]
    2f68:	f04f 020e 	mov.w	r2, #14
    2f6c:	825a      	strh	r2, [r3, #18]
        this_i2c->hw_reg = I2C0;
    2f6e:	687a      	ldr	r2, [r7, #4]
    2f70:	f242 0300 	movw	r3, #8192	; 0x2000
    2f74:	f2c4 0300 	movt	r3, #16384	; 0x4000
    2f78:	6153      	str	r3, [r2, #20]
        this_i2c->hw_reg_bit = I2C0_BITBAND;
    2f7a:	687a      	ldr	r2, [r7, #4]
    2f7c:	f240 0300 	movw	r3, #0
    2f80:	f2c4 2304 	movt	r3, #16900	; 0x4204
    2f84:	6193      	str	r3, [r2, #24]
        
        /* reset I2C0 */
        SYSREG->SOFT_RST_CR |= SYSREG_I2C0_SOFTRESET_MASK;
    2f86:	f242 0300 	movw	r3, #8192	; 0x2000
    2f8a:	f2ce 0304 	movt	r3, #57348	; 0xe004
    2f8e:	f242 0200 	movw	r2, #8192	; 0x2000
    2f92:	f2ce 0204 	movt	r2, #57348	; 0xe004
    2f96:	6b12      	ldr	r2, [r2, #48]	; 0x30
    2f98:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
    2f9c:	631a      	str	r2, [r3, #48]	; 0x30
        /* Clear any previously pended I2C0 interrupt */
        NVIC_ClearPendingIRQ( I2C0_IRQn );
    2f9e:	f04f 000e 	mov.w	r0, #14
    2fa2:	f7ff ff97 	bl	2ed4 <NVIC_ClearPendingIRQ>
        /* Take I2C0 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_I2C0_SOFTRESET_MASK;
    2fa6:	f242 0300 	movw	r3, #8192	; 0x2000
    2faa:	f2ce 0304 	movt	r3, #57348	; 0xe004
    2fae:	f242 0200 	movw	r2, #8192	; 0x2000
    2fb2:	f2ce 0204 	movt	r2, #57348	; 0xe004
    2fb6:	6b12      	ldr	r2, [r2, #48]	; 0x30
    2fb8:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
    2fbc:	631a      	str	r2, [r3, #48]	; 0x30
    2fbe:	e02b      	b.n	3018 <MSS_I2C_init+0x108>
    }
    else
    {
        this_i2c->irqn = I2C1_IRQn;
    2fc0:	687b      	ldr	r3, [r7, #4]
    2fc2:	f04f 0211 	mov.w	r2, #17
    2fc6:	825a      	strh	r2, [r3, #18]
        this_i2c->hw_reg = I2C1;
    2fc8:	687a      	ldr	r2, [r7, #4]
    2fca:	f242 0300 	movw	r3, #8192	; 0x2000
    2fce:	f2c4 0301 	movt	r3, #16385	; 0x4001
    2fd2:	6153      	str	r3, [r2, #20]
        this_i2c->hw_reg_bit = I2C1_BITBAND;
    2fd4:	687a      	ldr	r2, [r7, #4]
    2fd6:	f240 0300 	movw	r3, #0
    2fda:	f2c4 2324 	movt	r3, #16932	; 0x4224
    2fde:	6193      	str	r3, [r2, #24]
        
        /* reset I2C1 */
        SYSREG->SOFT_RST_CR |= SYSREG_I2C1_SOFTRESET_MASK;
    2fe0:	f242 0300 	movw	r3, #8192	; 0x2000
    2fe4:	f2ce 0304 	movt	r3, #57348	; 0xe004
    2fe8:	f242 0200 	movw	r2, #8192	; 0x2000
    2fec:	f2ce 0204 	movt	r2, #57348	; 0xe004
    2ff0:	6b12      	ldr	r2, [r2, #48]	; 0x30
    2ff2:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
    2ff6:	631a      	str	r2, [r3, #48]	; 0x30
        /* Clear any previously pended I2C1 interrupt */
        NVIC_ClearPendingIRQ( I2C1_IRQn );
    2ff8:	f04f 0011 	mov.w	r0, #17
    2ffc:	f7ff ff6a 	bl	2ed4 <NVIC_ClearPendingIRQ>
        /* Take I2C1 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_I2C1_SOFTRESET_MASK;
    3000:	f242 0300 	movw	r3, #8192	; 0x2000
    3004:	f2ce 0304 	movt	r3, #57348	; 0xe004
    3008:	f242 0200 	movw	r2, #8192	; 0x2000
    300c:	f2ce 0204 	movt	r2, #57348	; 0xe004
    3010:	6b12      	ldr	r2, [r2, #48]	; 0x30
    3012:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
    3016:	631a      	str	r2, [r3, #48]	; 0x30
    }
    
    /* Use same base address for SMBus bitband access */
    this_i2c->hw_smb_reg_bit = (I2C_SMBus_BitBand_TypeDef *)this_i2c->hw_reg_bit;
    3018:	687b      	ldr	r3, [r7, #4]
    301a:	699b      	ldr	r3, [r3, #24]
    301c:	461a      	mov	r2, r3
    301e:	687b      	ldr	r3, [r7, #4]
    3020:	61da      	str	r2, [r3, #28]

    /* Update Serial address of the device */
    this_i2c->ser_address = (uint_fast8_t)ser_address << 1u;
    3022:	78fb      	ldrb	r3, [r7, #3]
    3024:	ea4f 0243 	mov.w	r2, r3, lsl #1
    3028:	687b      	ldr	r3, [r7, #4]
    302a:	601a      	str	r2, [r3, #0]

    this_i2c->hw_reg_bit->CTRL_CR2 = (uint32_t)((clock_speed >> 2u) & 0x01u);
    302c:	687b      	ldr	r3, [r7, #4]
    302e:	699b      	ldr	r3, [r3, #24]
    3030:	68fa      	ldr	r2, [r7, #12]
    3032:	ea4f 0292 	mov.w	r2, r2, lsr #2
    3036:	f002 0201 	and.w	r2, r2, #1
    303a:	61da      	str	r2, [r3, #28]
    this_i2c->hw_reg_bit->CTRL_CR1 = (uint32_t)((clock_speed >> 1u) & 0x01u);
    303c:	687b      	ldr	r3, [r7, #4]
    303e:	699b      	ldr	r3, [r3, #24]
    3040:	68fa      	ldr	r2, [r7, #12]
    3042:	ea4f 0252 	mov.w	r2, r2, lsr #1
    3046:	f002 0201 	and.w	r2, r2, #1
    304a:	605a      	str	r2, [r3, #4]
    this_i2c->hw_reg_bit->CTRL_CR0 = (uint32_t)(clock_speed & 0x01u);
    304c:	687b      	ldr	r3, [r7, #4]
    304e:	699b      	ldr	r3, [r3, #24]
    3050:	68fa      	ldr	r2, [r7, #12]
    3052:	f002 0201 	and.w	r2, r2, #1
    3056:	601a      	str	r2, [r3, #0]
    this_i2c->hw_reg->ADDR = (uint8_t)this_i2c->ser_address;
    3058:	687b      	ldr	r3, [r7, #4]
    305a:	695b      	ldr	r3, [r3, #20]
    305c:	687a      	ldr	r2, [r7, #4]
    305e:	6812      	ldr	r2, [r2, #0]
    3060:	b2d2      	uxtb	r2, r2
    3062:	731a      	strb	r2, [r3, #12]
    this_i2c->hw_reg_bit->CTRL_ENS1 = 0x01u; /* set enable bit */
    3064:	687b      	ldr	r3, [r7, #4]
    3066:	699b      	ldr	r3, [r3, #24]
    3068:	f04f 0201 	mov.w	r2, #1
    306c:	619a      	str	r2, [r3, #24]
    restore_interrupts( primask );
    306e:	68b8      	ldr	r0, [r7, #8]
    3070:	f001 f90a 	bl	4288 <restore_interrupts>
}
    3074:	f107 0710 	add.w	r7, r7, #16
    3078:	46bd      	mov	sp, r7
    307a:	bd80      	pop	{r7, pc}

0000307c <MSS_I2C_write>:
    uint8_t serial_addr,
    const uint8_t * write_buffer,
    uint16_t write_size,
    uint8_t options
)
{
    307c:	b580      	push	{r7, lr}
    307e:	b086      	sub	sp, #24
    3080:	af00      	add	r7, sp, #0
    3082:	60f8      	str	r0, [r7, #12]
    3084:	607a      	str	r2, [r7, #4]
    3086:	460a      	mov	r2, r1
    3088:	72fa      	strb	r2, [r7, #11]
    308a:	807b      	strh	r3, [r7, #2]
    uint32_t primask;
    volatile uint8_t stat_ctrl;

    ASSERT((this_i2c == &g_mss_i2c0) || (this_i2c == &g_mss_i2c1));
    308c:	68fa      	ldr	r2, [r7, #12]
    308e:	f24a 5390 	movw	r3, #42384	; 0xa590
    3092:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3096:	429a      	cmp	r2, r3
    3098:	d007      	beq.n	30aa <MSS_I2C_write+0x2e>
    309a:	68fa      	ldr	r2, [r7, #12]
    309c:	f24a 6304 	movw	r3, #42500	; 0xa604
    30a0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    30a4:	429a      	cmp	r2, r3
    30a6:	d000      	beq.n	30aa <MSS_I2C_write+0x2e>
    30a8:	be00      	bkpt	0x0000

    primask = disable_interrupts();
    30aa:	f001 f8db 	bl	4264 <disable_interrupts>
    30ae:	4603      	mov	r3, r0
    30b0:	617b      	str	r3, [r7, #20]

    /* Update the transaction only when there is no transaction going on I2C */
    if( this_i2c->transaction == NO_TRANSACTION)
    30b2:	68fb      	ldr	r3, [r7, #12]
    30b4:	7a1b      	ldrb	r3, [r3, #8]
    30b6:	2b00      	cmp	r3, #0
    30b8:	d103      	bne.n	30c2 <MSS_I2C_write+0x46>
    {
      this_i2c->transaction = MASTER_WRITE_TRANSACTION;
    30ba:	68fb      	ldr	r3, [r7, #12]
    30bc:	f04f 0201 	mov.w	r2, #1
    30c0:	721a      	strb	r2, [r3, #8]
    }

    /* Update the Pending transaction information so that transaction can restarted */
    this_i2c->pending_transaction = MASTER_WRITE_TRANSACTION ;
    30c2:	68fb      	ldr	r3, [r7, #12]
    30c4:	f04f 0201 	mov.w	r2, #1
    30c8:	f883 2072 	strb.w	r2, [r3, #114]	; 0x72

    /* Update target address */
    this_i2c->target_addr = (uint_fast8_t)serial_addr << 1u;
    30cc:	7afb      	ldrb	r3, [r7, #11]
    30ce:	ea4f 0243 	mov.w	r2, r3, lsl #1
    30d2:	68fb      	ldr	r3, [r7, #12]
    30d4:	605a      	str	r2, [r3, #4]

    this_i2c->dir = WRITE_DIR;
    30d6:	68fb      	ldr	r3, [r7, #12]
    30d8:	f04f 0200 	mov.w	r2, #0
    30dc:	62da      	str	r2, [r3, #44]	; 0x2c

    this_i2c->master_tx_buffer = write_buffer;
    30de:	68fb      	ldr	r3, [r7, #12]
    30e0:	687a      	ldr	r2, [r7, #4]
    30e2:	621a      	str	r2, [r3, #32]
    this_i2c->master_tx_size = write_size;
    30e4:	887a      	ldrh	r2, [r7, #2]
    30e6:	68fb      	ldr	r3, [r7, #12]
    30e8:	625a      	str	r2, [r3, #36]	; 0x24
    this_i2c->master_tx_idx = 0u;
    30ea:	68fb      	ldr	r3, [r7, #12]
    30ec:	f04f 0200 	mov.w	r2, #0
    30f0:	629a      	str	r2, [r3, #40]	; 0x28

    /* Set I2C status in progress */
    this_i2c->master_status = MSS_I2C_IN_PROGRESS;
    30f2:	68fb      	ldr	r3, [r7, #12]
    30f4:	f04f 0201 	mov.w	r2, #1
    30f8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    this_i2c->options = options;
    30fc:	68fb      	ldr	r3, [r7, #12]
    30fe:	f897 2020 	ldrb.w	r2, [r7, #32]
    3102:	741a      	strb	r2, [r3, #16]

    if(MSS_I2C_IN_PROGRESS == this_i2c->slave_status)
    3104:	68fb      	ldr	r3, [r7, #12]
    3106:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
    310a:	b2db      	uxtb	r3, r3
    310c:	2b01      	cmp	r3, #1
    310e:	d105      	bne.n	311c <MSS_I2C_write+0xa0>
    {
        this_i2c->is_transaction_pending = 1u;
    3110:	68fb      	ldr	r3, [r7, #12]
    3112:	f04f 0201 	mov.w	r2, #1
    3116:	f883 2071 	strb.w	r2, [r3, #113]	; 0x71
    311a:	e004      	b.n	3126 <MSS_I2C_write+0xaa>
    }
    else
    {
        this_i2c->hw_reg_bit->CTRL_STA = 0x01u;
    311c:	68fb      	ldr	r3, [r7, #12]
    311e:	699b      	ldr	r3, [r3, #24]
    3120:	f04f 0201 	mov.w	r2, #1
    3124:	615a      	str	r2, [r3, #20]
    /*
     * Clear interrupts if required (depends on repeated starts).
     * Since the Bus is on hold, only then prior status needs to
     * be cleared.
     */
    if ( MSS_I2C_HOLD_BUS == this_i2c->bus_status )
    3126:	68fb      	ldr	r3, [r7, #12]
    3128:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
    312c:	2b01      	cmp	r3, #1
    312e:	d111      	bne.n	3154 <MSS_I2C_write+0xd8>
    {
        this_i2c->hw_reg_bit->CTRL_SI = 0u;
    3130:	68fb      	ldr	r3, [r7, #12]
    3132:	699b      	ldr	r3, [r3, #24]
    3134:	f04f 0200 	mov.w	r2, #0
    3138:	60da      	str	r2, [r3, #12]
        stat_ctrl = this_i2c->hw_reg->STATUS;
    313a:	68fb      	ldr	r3, [r7, #12]
    313c:	695b      	ldr	r3, [r3, #20]
    313e:	791b      	ldrb	r3, [r3, #4]
    3140:	74fb      	strb	r3, [r7, #19]
        stat_ctrl = stat_ctrl;  /* Avoids Lint warning */
    3142:	7cfb      	ldrb	r3, [r7, #19]
    3144:	b2db      	uxtb	r3, r3
    3146:	74fb      	strb	r3, [r7, #19]
        NVIC_ClearPendingIRQ( this_i2c->irqn );
    3148:	68fb      	ldr	r3, [r7, #12]
    314a:	8a5b      	ldrh	r3, [r3, #18]
    314c:	b21b      	sxth	r3, r3
    314e:	4618      	mov	r0, r3
    3150:	f7ff fec0 	bl	2ed4 <NVIC_ClearPendingIRQ>
    }

    /* Enable the interrupt. ( Re-enable) */
    NVIC_EnableIRQ( this_i2c->irqn );
    3154:	68fb      	ldr	r3, [r7, #12]
    3156:	8a5b      	ldrh	r3, [r3, #18]
    3158:	b21b      	sxth	r3, r3
    315a:	4618      	mov	r0, r3
    315c:	f7ff fe80 	bl	2e60 <NVIC_EnableIRQ>

    restore_interrupts( primask );
    3160:	6978      	ldr	r0, [r7, #20]
    3162:	f001 f891 	bl	4288 <restore_interrupts>
}
    3166:	f107 0718 	add.w	r7, r7, #24
    316a:	46bd      	mov	sp, r7
    316c:	bd80      	pop	{r7, pc}
    316e:	bf00      	nop

00003170 <MSS_I2C_read>:
    uint8_t serial_addr,
    uint8_t * read_buffer,
    uint16_t read_size,
    uint8_t options
)
{
    3170:	b580      	push	{r7, lr}
    3172:	b086      	sub	sp, #24
    3174:	af00      	add	r7, sp, #0
    3176:	60f8      	str	r0, [r7, #12]
    3178:	607a      	str	r2, [r7, #4]
    317a:	460a      	mov	r2, r1
    317c:	72fa      	strb	r2, [r7, #11]
    317e:	807b      	strh	r3, [r7, #2]
    uint32_t primask;
    volatile uint8_t stat_ctrl;

    ASSERT((this_i2c == &g_mss_i2c0) || (this_i2c == &g_mss_i2c1));
    3180:	68fa      	ldr	r2, [r7, #12]
    3182:	f24a 5390 	movw	r3, #42384	; 0xa590
    3186:	f2c2 0300 	movt	r3, #8192	; 0x2000
    318a:	429a      	cmp	r2, r3
    318c:	d007      	beq.n	319e <MSS_I2C_read+0x2e>
    318e:	68fa      	ldr	r2, [r7, #12]
    3190:	f24a 6304 	movw	r3, #42500	; 0xa604
    3194:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3198:	429a      	cmp	r2, r3
    319a:	d000      	beq.n	319e <MSS_I2C_read+0x2e>
    319c:	be00      	bkpt	0x0000

    primask = disable_interrupts();
    319e:	f001 f861 	bl	4264 <disable_interrupts>
    31a2:	4603      	mov	r3, r0
    31a4:	617b      	str	r3, [r7, #20]
    
    /* Update the transaction only when there is no transaction going on I2C */
    if( this_i2c->transaction == NO_TRANSACTION)
    31a6:	68fb      	ldr	r3, [r7, #12]
    31a8:	7a1b      	ldrb	r3, [r3, #8]
    31aa:	2b00      	cmp	r3, #0
    31ac:	d103      	bne.n	31b6 <MSS_I2C_read+0x46>
    {
      this_i2c->transaction = MASTER_READ_TRANSACTION;
    31ae:	68fb      	ldr	r3, [r7, #12]
    31b0:	f04f 0202 	mov.w	r2, #2
    31b4:	721a      	strb	r2, [r3, #8]
    }

    /* Update the Pending transaction information so that transaction can restarted */
    this_i2c->pending_transaction = MASTER_READ_TRANSACTION ;
    31b6:	68fb      	ldr	r3, [r7, #12]
    31b8:	f04f 0202 	mov.w	r2, #2
    31bc:	f883 2072 	strb.w	r2, [r3, #114]	; 0x72

    /* Update target address */
    this_i2c->target_addr = (uint_fast8_t)serial_addr << 1u;
    31c0:	7afb      	ldrb	r3, [r7, #11]
    31c2:	ea4f 0243 	mov.w	r2, r3, lsl #1
    31c6:	68fb      	ldr	r3, [r7, #12]
    31c8:	605a      	str	r2, [r3, #4]

    this_i2c->dir = READ_DIR;
    31ca:	68fb      	ldr	r3, [r7, #12]
    31cc:	f04f 0201 	mov.w	r2, #1
    31d0:	62da      	str	r2, [r3, #44]	; 0x2c

    this_i2c->master_rx_buffer = read_buffer;
    31d2:	68fb      	ldr	r3, [r7, #12]
    31d4:	687a      	ldr	r2, [r7, #4]
    31d6:	631a      	str	r2, [r3, #48]	; 0x30
    this_i2c->master_rx_size = read_size;
    31d8:	887a      	ldrh	r2, [r7, #2]
    31da:	68fb      	ldr	r3, [r7, #12]
    31dc:	635a      	str	r2, [r3, #52]	; 0x34
    this_i2c->master_rx_idx = 0u;
    31de:	68fb      	ldr	r3, [r7, #12]
    31e0:	f04f 0200 	mov.w	r2, #0
    31e4:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Set I2C status in progress */
    this_i2c->master_status = MSS_I2C_IN_PROGRESS;
    31e6:	68fb      	ldr	r3, [r7, #12]
    31e8:	f04f 0201 	mov.w	r2, #1
    31ec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    this_i2c->options = options;
    31f0:	68fb      	ldr	r3, [r7, #12]
    31f2:	f897 2020 	ldrb.w	r2, [r7, #32]
    31f6:	741a      	strb	r2, [r3, #16]

    if(MSS_I2C_IN_PROGRESS == this_i2c->slave_status)
    31f8:	68fb      	ldr	r3, [r7, #12]
    31fa:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
    31fe:	b2db      	uxtb	r3, r3
    3200:	2b01      	cmp	r3, #1
    3202:	d105      	bne.n	3210 <MSS_I2C_read+0xa0>
    {
        this_i2c->is_transaction_pending = 1u;
    3204:	68fb      	ldr	r3, [r7, #12]
    3206:	f04f 0201 	mov.w	r2, #1
    320a:	f883 2071 	strb.w	r2, [r3, #113]	; 0x71
    320e:	e004      	b.n	321a <MSS_I2C_read+0xaa>
    }
    else
    {
        this_i2c->hw_reg_bit->CTRL_STA = 0x01u;
    3210:	68fb      	ldr	r3, [r7, #12]
    3212:	699b      	ldr	r3, [r3, #24]
    3214:	f04f 0201 	mov.w	r2, #1
    3218:	615a      	str	r2, [r3, #20]
    /*
     * Clear interrupts if required (depends on repeated starts).
     * Since the Bus is on hold, only then prior status needs to
     * be cleared.
     */
    if ( MSS_I2C_HOLD_BUS == this_i2c->bus_status )
    321a:	68fb      	ldr	r3, [r7, #12]
    321c:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
    3220:	2b01      	cmp	r3, #1
    3222:	d111      	bne.n	3248 <MSS_I2C_read+0xd8>
    {
        this_i2c->hw_reg_bit->CTRL_SI = 0u;
    3224:	68fb      	ldr	r3, [r7, #12]
    3226:	699b      	ldr	r3, [r3, #24]
    3228:	f04f 0200 	mov.w	r2, #0
    322c:	60da      	str	r2, [r3, #12]
        stat_ctrl = this_i2c->hw_reg->STATUS;
    322e:	68fb      	ldr	r3, [r7, #12]
    3230:	695b      	ldr	r3, [r3, #20]
    3232:	791b      	ldrb	r3, [r3, #4]
    3234:	74fb      	strb	r3, [r7, #19]
        stat_ctrl = stat_ctrl;  /* Avoids Lint warning */
    3236:	7cfb      	ldrb	r3, [r7, #19]
    3238:	b2db      	uxtb	r3, r3
    323a:	74fb      	strb	r3, [r7, #19]
        NVIC_ClearPendingIRQ( this_i2c->irqn );
    323c:	68fb      	ldr	r3, [r7, #12]
    323e:	8a5b      	ldrh	r3, [r3, #18]
    3240:	b21b      	sxth	r3, r3
    3242:	4618      	mov	r0, r3
    3244:	f7ff fe46 	bl	2ed4 <NVIC_ClearPendingIRQ>
    }
    
    /* Enable the interrupt. ( Re-enable) */
    NVIC_EnableIRQ( this_i2c->irqn );
    3248:	68fb      	ldr	r3, [r7, #12]
    324a:	8a5b      	ldrh	r3, [r3, #18]
    324c:	b21b      	sxth	r3, r3
    324e:	4618      	mov	r0, r3
    3250:	f7ff fe06 	bl	2e60 <NVIC_EnableIRQ>
    restore_interrupts( primask );
    3254:	6978      	ldr	r0, [r7, #20]
    3256:	f001 f817 	bl	4288 <restore_interrupts>
}
    325a:	f107 0718 	add.w	r7, r7, #24
    325e:	46bd      	mov	sp, r7
    3260:	bd80      	pop	{r7, pc}
    3262:	bf00      	nop

00003264 <MSS_I2C_write_read>:
    uint16_t offset_size,
    uint8_t * read_buffer,
    uint16_t read_size,
    uint8_t options
)
{
    3264:	b580      	push	{r7, lr}
    3266:	b086      	sub	sp, #24
    3268:	af00      	add	r7, sp, #0
    326a:	60f8      	str	r0, [r7, #12]
    326c:	607a      	str	r2, [r7, #4]
    326e:	460a      	mov	r2, r1
    3270:	72fa      	strb	r2, [r7, #11]
    3272:	807b      	strh	r3, [r7, #2]
    ASSERT((this_i2c == &g_mss_i2c0) || (this_i2c == &g_mss_i2c1));
    3274:	68fa      	ldr	r2, [r7, #12]
    3276:	f24a 5390 	movw	r3, #42384	; 0xa590
    327a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    327e:	429a      	cmp	r2, r3
    3280:	d007      	beq.n	3292 <MSS_I2C_write_read+0x2e>
    3282:	68fa      	ldr	r2, [r7, #12]
    3284:	f24a 6304 	movw	r3, #42500	; 0xa604
    3288:	f2c2 0300 	movt	r3, #8192	; 0x2000
    328c:	429a      	cmp	r2, r3
    328e:	d000      	beq.n	3292 <MSS_I2C_write_read+0x2e>
    3290:	be00      	bkpt	0x0000
    ASSERT(offset_size > 0u);
    3292:	887b      	ldrh	r3, [r7, #2]
    3294:	2b00      	cmp	r3, #0
    3296:	d100      	bne.n	329a <MSS_I2C_write_read+0x36>
    3298:	be00      	bkpt	0x0000
    ASSERT(addr_offset != (const uint8_t *)0);
    329a:	687b      	ldr	r3, [r7, #4]
    329c:	2b00      	cmp	r3, #0
    329e:	d100      	bne.n	32a2 <MSS_I2C_write_read+0x3e>
    32a0:	be00      	bkpt	0x0000
    ASSERT(read_size > 0u);
    32a2:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
    32a4:	2b00      	cmp	r3, #0
    32a6:	d100      	bne.n	32aa <MSS_I2C_write_read+0x46>
    32a8:	be00      	bkpt	0x0000
    ASSERT(read_buffer != (uint8_t *)0);
    32aa:	6a3b      	ldr	r3, [r7, #32]
    32ac:	2b00      	cmp	r3, #0
    32ae:	d100      	bne.n	32b2 <MSS_I2C_write_read+0x4e>
    32b0:	be00      	bkpt	0x0000

    if((read_size > 0u) && (offset_size > 0u))
    32b2:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
    32b4:	2b00      	cmp	r3, #0
    32b6:	d06a      	beq.n	338e <MSS_I2C_write_read+0x12a>
    32b8:	887b      	ldrh	r3, [r7, #2]
    32ba:	2b00      	cmp	r3, #0
    32bc:	d067      	beq.n	338e <MSS_I2C_write_read+0x12a>
    {
        uint32_t primask;
        volatile uint8_t stat_ctrl;

        primask = disable_interrupts();
    32be:	f000 ffd1 	bl	4264 <disable_interrupts>
    32c2:	4603      	mov	r3, r0
    32c4:	617b      	str	r3, [r7, #20]

        /* Update the transaction only when there is no transaction going on I2C */
        if( this_i2c->transaction == NO_TRANSACTION)
    32c6:	68fb      	ldr	r3, [r7, #12]
    32c8:	7a1b      	ldrb	r3, [r3, #8]
    32ca:	2b00      	cmp	r3, #0
    32cc:	d103      	bne.n	32d6 <MSS_I2C_write_read+0x72>
        {
            this_i2c->transaction = MASTER_RANDOM_READ_TRANSACTION;
    32ce:	68fb      	ldr	r3, [r7, #12]
    32d0:	f04f 0203 	mov.w	r2, #3
    32d4:	721a      	strb	r2, [r3, #8]
        }

        /* Update the Pending transaction information so that transaction can restarted */
        this_i2c->pending_transaction = MASTER_RANDOM_READ_TRANSACTION ;
    32d6:	68fb      	ldr	r3, [r7, #12]
    32d8:	f04f 0203 	mov.w	r2, #3
    32dc:	f883 2072 	strb.w	r2, [r3, #114]	; 0x72

        /* Update target address */
        this_i2c->target_addr = (uint_fast8_t)serial_addr << 1u;
    32e0:	7afb      	ldrb	r3, [r7, #11]
    32e2:	ea4f 0243 	mov.w	r2, r3, lsl #1
    32e6:	68fb      	ldr	r3, [r7, #12]
    32e8:	605a      	str	r2, [r3, #4]

        this_i2c->dir = WRITE_DIR;
    32ea:	68fb      	ldr	r3, [r7, #12]
    32ec:	f04f 0200 	mov.w	r2, #0
    32f0:	62da      	str	r2, [r3, #44]	; 0x2c
        this_i2c->master_tx_buffer = addr_offset;
    32f2:	68fb      	ldr	r3, [r7, #12]
    32f4:	687a      	ldr	r2, [r7, #4]
    32f6:	621a      	str	r2, [r3, #32]
        this_i2c->master_tx_size = offset_size;
    32f8:	887a      	ldrh	r2, [r7, #2]
    32fa:	68fb      	ldr	r3, [r7, #12]
    32fc:	625a      	str	r2, [r3, #36]	; 0x24
        this_i2c->master_tx_idx = 0u;
    32fe:	68fb      	ldr	r3, [r7, #12]
    3300:	f04f 0200 	mov.w	r2, #0
    3304:	629a      	str	r2, [r3, #40]	; 0x28

        this_i2c->master_rx_buffer = read_buffer;
    3306:	68fb      	ldr	r3, [r7, #12]
    3308:	6a3a      	ldr	r2, [r7, #32]
    330a:	631a      	str	r2, [r3, #48]	; 0x30
        this_i2c->master_rx_size = read_size;
    330c:	8cba      	ldrh	r2, [r7, #36]	; 0x24
    330e:	68fb      	ldr	r3, [r7, #12]
    3310:	635a      	str	r2, [r3, #52]	; 0x34
        this_i2c->master_rx_idx = 0u;
    3312:	68fb      	ldr	r3, [r7, #12]
    3314:	f04f 0200 	mov.w	r2, #0
    3318:	639a      	str	r2, [r3, #56]	; 0x38

        /* Set I2C status in progress */
        this_i2c->master_status = MSS_I2C_IN_PROGRESS;
    331a:	68fb      	ldr	r3, [r7, #12]
    331c:	f04f 0201 	mov.w	r2, #1
    3320:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        this_i2c->options = options;
    3324:	68fb      	ldr	r3, [r7, #12]
    3326:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
    332a:	741a      	strb	r2, [r3, #16]

        if(MSS_I2C_IN_PROGRESS == this_i2c->slave_status)
    332c:	68fb      	ldr	r3, [r7, #12]
    332e:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
    3332:	b2db      	uxtb	r3, r3
    3334:	2b01      	cmp	r3, #1
    3336:	d105      	bne.n	3344 <MSS_I2C_write_read+0xe0>
        {
            this_i2c->is_transaction_pending = 1u;
    3338:	68fb      	ldr	r3, [r7, #12]
    333a:	f04f 0201 	mov.w	r2, #1
    333e:	f883 2071 	strb.w	r2, [r3, #113]	; 0x71
    3342:	e004      	b.n	334e <MSS_I2C_write_read+0xea>
        }
        else
        {
            this_i2c->hw_reg_bit->CTRL_STA = 0x01u;
    3344:	68fb      	ldr	r3, [r7, #12]
    3346:	699b      	ldr	r3, [r3, #24]
    3348:	f04f 0201 	mov.w	r2, #1
    334c:	615a      	str	r2, [r3, #20]
        /*
         * Clear interrupts if required (depends on repeated starts).
         * Since the Bus is on hold, only then prior status needs to
         * be cleared.
         */
        if ( MSS_I2C_HOLD_BUS == this_i2c->bus_status )
    334e:	68fb      	ldr	r3, [r7, #12]
    3350:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
    3354:	2b01      	cmp	r3, #1
    3356:	d111      	bne.n	337c <MSS_I2C_write_read+0x118>
        {
            this_i2c->hw_reg_bit->CTRL_SI = 0u;
    3358:	68fb      	ldr	r3, [r7, #12]
    335a:	699b      	ldr	r3, [r3, #24]
    335c:	f04f 0200 	mov.w	r2, #0
    3360:	60da      	str	r2, [r3, #12]
            stat_ctrl = this_i2c->hw_reg->STATUS;
    3362:	68fb      	ldr	r3, [r7, #12]
    3364:	695b      	ldr	r3, [r3, #20]
    3366:	791b      	ldrb	r3, [r3, #4]
    3368:	74fb      	strb	r3, [r7, #19]
            stat_ctrl = stat_ctrl;  /* Avoids Lint warning */
    336a:	7cfb      	ldrb	r3, [r7, #19]
    336c:	b2db      	uxtb	r3, r3
    336e:	74fb      	strb	r3, [r7, #19]
            NVIC_ClearPendingIRQ( this_i2c->irqn );
    3370:	68fb      	ldr	r3, [r7, #12]
    3372:	8a5b      	ldrh	r3, [r3, #18]
    3374:	b21b      	sxth	r3, r3
    3376:	4618      	mov	r0, r3
    3378:	f7ff fdac 	bl	2ed4 <NVIC_ClearPendingIRQ>
        }

        /* Enable the interrupt. ( Re-enable) */
        NVIC_EnableIRQ( this_i2c->irqn );
    337c:	68fb      	ldr	r3, [r7, #12]
    337e:	8a5b      	ldrh	r3, [r3, #18]
    3380:	b21b      	sxth	r3, r3
    3382:	4618      	mov	r0, r3
    3384:	f7ff fd6c 	bl	2e60 <NVIC_EnableIRQ>

        restore_interrupts( primask );
    3388:	6978      	ldr	r0, [r7, #20]
    338a:	f000 ff7d 	bl	4288 <restore_interrupts>
    }
}
    338e:	f107 0718 	add.w	r7, r7, #24
    3392:	46bd      	mov	sp, r7
    3394:	bd80      	pop	{r7, pc}
    3396:	bf00      	nop

00003398 <MSS_I2C_get_status>:
 */
mss_i2c_status_t MSS_I2C_get_status
(
    mss_i2c_instance_t * this_i2c
)
{
    3398:	b480      	push	{r7}
    339a:	b085      	sub	sp, #20
    339c:	af00      	add	r7, sp, #0
    339e:	6078      	str	r0, [r7, #4]
    mss_i2c_status_t i2c_status ;

    ASSERT( (this_i2c == &g_mss_i2c0) || (this_i2c == &g_mss_i2c1) );
    33a0:	687a      	ldr	r2, [r7, #4]
    33a2:	f24a 5390 	movw	r3, #42384	; 0xa590
    33a6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    33aa:	429a      	cmp	r2, r3
    33ac:	d007      	beq.n	33be <MSS_I2C_get_status+0x26>
    33ae:	687a      	ldr	r2, [r7, #4]
    33b0:	f24a 6304 	movw	r3, #42500	; 0xa604
    33b4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    33b8:	429a      	cmp	r2, r3
    33ba:	d000      	beq.n	33be <MSS_I2C_get_status+0x26>
    33bc:	be00      	bkpt	0x0000

    i2c_status = this_i2c->master_status ;
    33be:	687b      	ldr	r3, [r7, #4]
    33c0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
    33c4:	73fb      	strb	r3, [r7, #15]
    return i2c_status;
    33c6:	7bfb      	ldrb	r3, [r7, #15]
}
    33c8:	4618      	mov	r0, r3
    33ca:	f107 0714 	add.w	r7, r7, #20
    33ce:	46bd      	mov	sp, r7
    33d0:	bc80      	pop	{r7}
    33d2:	4770      	bx	lr

000033d4 <MSS_I2C_wait_complete>:
mss_i2c_status_t MSS_I2C_wait_complete
(
    mss_i2c_instance_t * this_i2c,
    uint32_t timeout_ms
)
{
    33d4:	b480      	push	{r7}
    33d6:	b085      	sub	sp, #20
    33d8:	af00      	add	r7, sp, #0
    33da:	6078      	str	r0, [r7, #4]
    33dc:	6039      	str	r1, [r7, #0]
	mss_i2c_status_t i2c_status;
    
    ASSERT( (this_i2c == &g_mss_i2c0) || (this_i2c == &g_mss_i2c1) );
    33de:	687a      	ldr	r2, [r7, #4]
    33e0:	f24a 5390 	movw	r3, #42384	; 0xa590
    33e4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    33e8:	429a      	cmp	r2, r3
    33ea:	d007      	beq.n	33fc <MSS_I2C_wait_complete+0x28>
    33ec:	687a      	ldr	r2, [r7, #4]
    33ee:	f24a 6304 	movw	r3, #42500	; 0xa604
    33f2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    33f6:	429a      	cmp	r2, r3
    33f8:	d000      	beq.n	33fc <MSS_I2C_wait_complete+0x28>
    33fa:	be00      	bkpt	0x0000
    
    this_i2c->master_timeout_ms = timeout_ms;
    33fc:	687b      	ldr	r3, [r7, #4]
    33fe:	683a      	ldr	r2, [r7, #0]
    3400:	641a      	str	r2, [r3, #64]	; 0x40

    /* Run the loop until state returns I2C_FAILED  or I2C_SUCESS*/
    do {
        i2c_status = this_i2c->master_status;
    3402:	687b      	ldr	r3, [r7, #4]
    3404:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
    3408:	73fb      	strb	r3, [r7, #15]
    } while(MSS_I2C_IN_PROGRESS == i2c_status);
    340a:	7bfb      	ldrb	r3, [r7, #15]
    340c:	2b01      	cmp	r3, #1
    340e:	d0f8      	beq.n	3402 <MSS_I2C_wait_complete+0x2e>

    return i2c_status;
    3410:	7bfb      	ldrb	r3, [r7, #15]
}
    3412:	4618      	mov	r0, r3
    3414:	f107 0714 	add.w	r7, r7, #20
    3418:	46bd      	mov	sp, r7
    341a:	bc80      	pop	{r7}
    341c:	4770      	bx	lr
    341e:	bf00      	nop

00003420 <MSS_I2C_system_tick>:
void MSS_I2C_system_tick
(
    mss_i2c_instance_t * this_i2c,
    uint32_t ms_since_last_tick
)
{
    3420:	b480      	push	{r7}
    3422:	b083      	sub	sp, #12
    3424:	af00      	add	r7, sp, #0
    3426:	6078      	str	r0, [r7, #4]
    3428:	6039      	str	r1, [r7, #0]
    if(this_i2c->master_timeout_ms != MSS_I2C_NO_TIMEOUT)
    342a:	687b      	ldr	r3, [r7, #4]
    342c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
    342e:	2b00      	cmp	r3, #0
    3430:	d01e      	beq.n	3470 <MSS_I2C_system_tick+0x50>
    {
        if(this_i2c->master_timeout_ms > ms_since_last_tick)
    3432:	687b      	ldr	r3, [r7, #4]
    3434:	6c1a      	ldr	r2, [r3, #64]	; 0x40
    3436:	683b      	ldr	r3, [r7, #0]
    3438:	429a      	cmp	r2, r3
    343a:	d907      	bls.n	344c <MSS_I2C_system_tick+0x2c>
        {
            this_i2c->master_timeout_ms -= ms_since_last_tick;
    343c:	687b      	ldr	r3, [r7, #4]
    343e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
    3440:	683b      	ldr	r3, [r7, #0]
    3442:	ebc3 0202 	rsb	r2, r3, r2
    3446:	687b      	ldr	r3, [r7, #4]
    3448:	641a      	str	r2, [r3, #64]	; 0x40
    344a:	e011      	b.n	3470 <MSS_I2C_system_tick+0x50>
        else
        {
            /*
             * Mark current transaction as having timed out.
             */
            this_i2c->master_status = MSS_I2C_TIMED_OUT;
    344c:	687b      	ldr	r3, [r7, #4]
    344e:	f04f 0203 	mov.w	r2, #3
    3452:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
            this_i2c->transaction = NO_TRANSACTION;
    3456:	687b      	ldr	r3, [r7, #4]
    3458:	f04f 0200 	mov.w	r2, #0
    345c:	721a      	strb	r2, [r3, #8]
            this_i2c->is_transaction_pending = 0;
    345e:	687b      	ldr	r3, [r7, #4]
    3460:	f04f 0200 	mov.w	r2, #0
    3464:	f883 2071 	strb.w	r2, [r3, #113]	; 0x71
            
            /*
             * Make sure we do not incorrectly signal a timeout for subsequent
             * transactions.
             */
            this_i2c->master_timeout_ms = MSS_I2C_NO_TIMEOUT;
    3468:	687b      	ldr	r3, [r7, #4]
    346a:	f04f 0200 	mov.w	r2, #0
    346e:	641a      	str	r2, [r3, #64]	; 0x40
        }
    }
}
    3470:	f107 070c 	add.w	r7, r7, #12
    3474:	46bd      	mov	sp, r7
    3476:	bc80      	pop	{r7}
    3478:	4770      	bx	lr
    347a:	bf00      	nop

0000347c <MSS_I2C_set_slave_tx_buffer>:
(
    mss_i2c_instance_t * this_i2c,
    const uint8_t * tx_buffer,
    uint16_t tx_size
)
{
    347c:	b580      	push	{r7, lr}
    347e:	b086      	sub	sp, #24
    3480:	af00      	add	r7, sp, #0
    3482:	60f8      	str	r0, [r7, #12]
    3484:	60b9      	str	r1, [r7, #8]
    3486:	4613      	mov	r3, r2
    3488:	80fb      	strh	r3, [r7, #6]
    uint32_t primask;
    
    ASSERT( (this_i2c == &g_mss_i2c0) || (this_i2c == &g_mss_i2c1) );
    348a:	68fa      	ldr	r2, [r7, #12]
    348c:	f24a 5390 	movw	r3, #42384	; 0xa590
    3490:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3494:	429a      	cmp	r2, r3
    3496:	d007      	beq.n	34a8 <MSS_I2C_set_slave_tx_buffer+0x2c>
    3498:	68fa      	ldr	r2, [r7, #12]
    349a:	f24a 6304 	movw	r3, #42500	; 0xa604
    349e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    34a2:	429a      	cmp	r2, r3
    34a4:	d000      	beq.n	34a8 <MSS_I2C_set_slave_tx_buffer+0x2c>
    34a6:	be00      	bkpt	0x0000

    primask = disable_interrupts();
    34a8:	f000 fedc 	bl	4264 <disable_interrupts>
    34ac:	4603      	mov	r3, r0
    34ae:	617b      	str	r3, [r7, #20]
    
    this_i2c->slave_tx_buffer = tx_buffer;
    34b0:	68fb      	ldr	r3, [r7, #12]
    34b2:	68ba      	ldr	r2, [r7, #8]
    34b4:	645a      	str	r2, [r3, #68]	; 0x44
    this_i2c->slave_tx_size = tx_size;
    34b6:	88fa      	ldrh	r2, [r7, #6]
    34b8:	68fb      	ldr	r3, [r7, #12]
    34ba:	649a      	str	r2, [r3, #72]	; 0x48
    this_i2c->slave_tx_idx = 0u;
    34bc:	68fb      	ldr	r3, [r7, #12]
    34be:	f04f 0200 	mov.w	r2, #0
    34c2:	64da      	str	r2, [r3, #76]	; 0x4c
    
    restore_interrupts( primask );
    34c4:	6978      	ldr	r0, [r7, #20]
    34c6:	f000 fedf 	bl	4288 <restore_interrupts>
}
    34ca:	f107 0718 	add.w	r7, r7, #24
    34ce:	46bd      	mov	sp, r7
    34d0:	bd80      	pop	{r7, pc}
    34d2:	bf00      	nop

000034d4 <MSS_I2C_set_slave_rx_buffer>:
(
    mss_i2c_instance_t * this_i2c,
    uint8_t * rx_buffer,
    uint16_t rx_size
)
{
    34d4:	b580      	push	{r7, lr}
    34d6:	b086      	sub	sp, #24
    34d8:	af00      	add	r7, sp, #0
    34da:	60f8      	str	r0, [r7, #12]
    34dc:	60b9      	str	r1, [r7, #8]
    34de:	4613      	mov	r3, r2
    34e0:	80fb      	strh	r3, [r7, #6]
    uint32_t primask;

    ASSERT( (this_i2c == &g_mss_i2c0) || (this_i2c == &g_mss_i2c1) );
    34e2:	68fa      	ldr	r2, [r7, #12]
    34e4:	f24a 5390 	movw	r3, #42384	; 0xa590
    34e8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    34ec:	429a      	cmp	r2, r3
    34ee:	d007      	beq.n	3500 <MSS_I2C_set_slave_rx_buffer+0x2c>
    34f0:	68fa      	ldr	r2, [r7, #12]
    34f2:	f24a 6304 	movw	r3, #42500	; 0xa604
    34f6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    34fa:	429a      	cmp	r2, r3
    34fc:	d000      	beq.n	3500 <MSS_I2C_set_slave_rx_buffer+0x2c>
    34fe:	be00      	bkpt	0x0000

    primask = disable_interrupts();
    3500:	f000 feb0 	bl	4264 <disable_interrupts>
    3504:	4603      	mov	r3, r0
    3506:	617b      	str	r3, [r7, #20]
    
    this_i2c->slave_rx_buffer = rx_buffer;
    3508:	68fb      	ldr	r3, [r7, #12]
    350a:	68ba      	ldr	r2, [r7, #8]
    350c:	651a      	str	r2, [r3, #80]	; 0x50
    this_i2c->slave_rx_size = rx_size;
    350e:	88fa      	ldrh	r2, [r7, #6]
    3510:	68fb      	ldr	r3, [r7, #12]
    3512:	655a      	str	r2, [r3, #84]	; 0x54
    this_i2c->slave_rx_idx = 0u;
    3514:	68fb      	ldr	r3, [r7, #12]
    3516:	f04f 0200 	mov.w	r2, #0
    351a:	659a      	str	r2, [r3, #88]	; 0x58

    restore_interrupts( primask );
    351c:	6978      	ldr	r0, [r7, #20]
    351e:	f000 feb3 	bl	4288 <restore_interrupts>
}
    3522:	f107 0718 	add.w	r7, r7, #24
    3526:	46bd      	mov	sp, r7
    3528:	bd80      	pop	{r7, pc}
    352a:	bf00      	nop

0000352c <MSS_I2C_set_slave_mem_offset_length>:
void MSS_I2C_set_slave_mem_offset_length
(
    mss_i2c_instance_t * this_i2c,
    uint8_t offset_length
)
{
    352c:	b480      	push	{r7}
    352e:	b083      	sub	sp, #12
    3530:	af00      	add	r7, sp, #0
    3532:	6078      	str	r0, [r7, #4]
    3534:	460b      	mov	r3, r1
    3536:	70fb      	strb	r3, [r7, #3]
    ASSERT( (this_i2c == &g_mss_i2c0) || (this_i2c == &g_mss_i2c1) );
    3538:	687a      	ldr	r2, [r7, #4]
    353a:	f24a 5390 	movw	r3, #42384	; 0xa590
    353e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3542:	429a      	cmp	r2, r3
    3544:	d007      	beq.n	3556 <MSS_I2C_set_slave_mem_offset_length+0x2a>
    3546:	687a      	ldr	r2, [r7, #4]
    3548:	f24a 6304 	movw	r3, #42500	; 0xa604
    354c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3550:	429a      	cmp	r2, r3
    3552:	d000      	beq.n	3556 <MSS_I2C_set_slave_mem_offset_length+0x2a>
    3554:	be00      	bkpt	0x0000
    ASSERT(offset_length <= MAX_OFFSET_LENGTH);
    3556:	78fb      	ldrb	r3, [r7, #3]
    3558:	2b02      	cmp	r3, #2
    355a:	d900      	bls.n	355e <MSS_I2C_set_slave_mem_offset_length+0x32>
    355c:	be00      	bkpt	0x0000
    
    if(offset_length > MAX_OFFSET_LENGTH)
    355e:	78fb      	ldrb	r3, [r7, #3]
    3560:	2b02      	cmp	r3, #2
    3562:	d904      	bls.n	356e <MSS_I2C_set_slave_mem_offset_length+0x42>
    {
        this_i2c->slave_mem_offset_length = MAX_OFFSET_LENGTH;
    3564:	687b      	ldr	r3, [r7, #4]
    3566:	f04f 0202 	mov.w	r2, #2
    356a:	661a      	str	r2, [r3, #96]	; 0x60
    356c:	e002      	b.n	3574 <MSS_I2C_set_slave_mem_offset_length+0x48>
    }
    else
    {
        this_i2c->slave_mem_offset_length = offset_length;
    356e:	78fa      	ldrb	r2, [r7, #3]
    3570:	687b      	ldr	r3, [r7, #4]
    3572:	661a      	str	r2, [r3, #96]	; 0x60
    }
}
    3574:	f107 070c 	add.w	r7, r7, #12
    3578:	46bd      	mov	sp, r7
    357a:	bc80      	pop	{r7}
    357c:	4770      	bx	lr
    357e:	bf00      	nop

00003580 <MSS_I2C_register_write_handler>:
void MSS_I2C_register_write_handler
(
    mss_i2c_instance_t * this_i2c,
    mss_i2c_slave_wr_handler_t handler
)
{
    3580:	b480      	push	{r7}
    3582:	b083      	sub	sp, #12
    3584:	af00      	add	r7, sp, #0
    3586:	6078      	str	r0, [r7, #4]
    3588:	6039      	str	r1, [r7, #0]
    ASSERT( (this_i2c == &g_mss_i2c0) || (this_i2c == &g_mss_i2c1) );
    358a:	687a      	ldr	r2, [r7, #4]
    358c:	f24a 5390 	movw	r3, #42384	; 0xa590
    3590:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3594:	429a      	cmp	r2, r3
    3596:	d007      	beq.n	35a8 <MSS_I2C_register_write_handler+0x28>
    3598:	687a      	ldr	r2, [r7, #4]
    359a:	f24a 6304 	movw	r3, #42500	; 0xa604
    359e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    35a2:	429a      	cmp	r2, r3
    35a4:	d000      	beq.n	35a8 <MSS_I2C_register_write_handler+0x28>
    35a6:	be00      	bkpt	0x0000

    this_i2c->slave_write_handler = handler;
    35a8:	687b      	ldr	r3, [r7, #4]
    35aa:	683a      	ldr	r2, [r7, #0]
    35ac:	665a      	str	r2, [r3, #100]	; 0x64
}
    35ae:	f107 070c 	add.w	r7, r7, #12
    35b2:	46bd      	mov	sp, r7
    35b4:	bc80      	pop	{r7}
    35b6:	4770      	bx	lr

000035b8 <MSS_I2C_enable_slave>:
 */
void MSS_I2C_enable_slave
(
    mss_i2c_instance_t * this_i2c
)
{
    35b8:	b580      	push	{r7, lr}
    35ba:	b084      	sub	sp, #16
    35bc:	af00      	add	r7, sp, #0
    35be:	6078      	str	r0, [r7, #4]
    uint32_t primask;

    ASSERT( (this_i2c == &g_mss_i2c0) || (this_i2c == &g_mss_i2c1) );
    35c0:	687a      	ldr	r2, [r7, #4]
    35c2:	f24a 5390 	movw	r3, #42384	; 0xa590
    35c6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    35ca:	429a      	cmp	r2, r3
    35cc:	d007      	beq.n	35de <MSS_I2C_enable_slave+0x26>
    35ce:	687a      	ldr	r2, [r7, #4]
    35d0:	f24a 6304 	movw	r3, #42500	; 0xa604
    35d4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    35d8:	429a      	cmp	r2, r3
    35da:	d000      	beq.n	35de <MSS_I2C_enable_slave+0x26>
    35dc:	be00      	bkpt	0x0000

    primask = disable_interrupts();
    35de:	f000 fe41 	bl	4264 <disable_interrupts>
    35e2:	4603      	mov	r3, r0
    35e4:	60fb      	str	r3, [r7, #12]

    /* Set the assert acknowledge bit. */
    this_i2c->hw_reg_bit->CTRL_AA = 0x01u;
    35e6:	687b      	ldr	r3, [r7, #4]
    35e8:	699b      	ldr	r3, [r3, #24]
    35ea:	f04f 0201 	mov.w	r2, #1
    35ee:	609a      	str	r2, [r3, #8]
    
    /* Enable slave */
    this_i2c->is_slave_enabled = 1u;
    35f0:	687b      	ldr	r3, [r7, #4]
    35f2:	f04f 0201 	mov.w	r2, #1
    35f6:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68

    restore_interrupts( primask );
    35fa:	68f8      	ldr	r0, [r7, #12]
    35fc:	f000 fe44 	bl	4288 <restore_interrupts>

    /* Enable Interrupt */
    NVIC_EnableIRQ( this_i2c->irqn );
    3600:	687b      	ldr	r3, [r7, #4]
    3602:	8a5b      	ldrh	r3, [r3, #18]
    3604:	b21b      	sxth	r3, r3
    3606:	4618      	mov	r0, r3
    3608:	f7ff fc2a 	bl	2e60 <NVIC_EnableIRQ>
}
    360c:	f107 0710 	add.w	r7, r7, #16
    3610:	46bd      	mov	sp, r7
    3612:	bd80      	pop	{r7, pc}

00003614 <MSS_I2C_disable_slave>:
 */
void MSS_I2C_disable_slave
(
    mss_i2c_instance_t * this_i2c
)
{
    3614:	b580      	push	{r7, lr}
    3616:	b084      	sub	sp, #16
    3618:	af00      	add	r7, sp, #0
    361a:	6078      	str	r0, [r7, #4]
    uint32_t primask;

    ASSERT( (this_i2c == &g_mss_i2c0) || (this_i2c == &g_mss_i2c1) );
    361c:	687a      	ldr	r2, [r7, #4]
    361e:	f24a 5390 	movw	r3, #42384	; 0xa590
    3622:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3626:	429a      	cmp	r2, r3
    3628:	d007      	beq.n	363a <MSS_I2C_disable_slave+0x26>
    362a:	687a      	ldr	r2, [r7, #4]
    362c:	f24a 6304 	movw	r3, #42500	; 0xa604
    3630:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3634:	429a      	cmp	r2, r3
    3636:	d000      	beq.n	363a <MSS_I2C_disable_slave+0x26>
    3638:	be00      	bkpt	0x0000

    primask = disable_interrupts();
    363a:	f000 fe13 	bl	4264 <disable_interrupts>
    363e:	4603      	mov	r3, r0
    3640:	60fb      	str	r3, [r7, #12]

    /* Reset the assert acknowledge bit. */
    this_i2c->hw_reg_bit->CTRL_AA = 0x00u;
    3642:	687b      	ldr	r3, [r7, #4]
    3644:	699b      	ldr	r3, [r3, #24]
    3646:	f04f 0200 	mov.w	r2, #0
    364a:	609a      	str	r2, [r3, #8]

    /* Disable slave */
    this_i2c->is_slave_enabled = 0u;
    364c:	687b      	ldr	r3, [r7, #4]
    364e:	f04f 0200 	mov.w	r2, #0
    3652:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68

    restore_interrupts( primask );
    3656:	68f8      	ldr	r0, [r7, #12]
    3658:	f000 fe16 	bl	4288 <restore_interrupts>
}
    365c:	f107 0710 	add.w	r7, r7, #16
    3660:	46bd      	mov	sp, r7
    3662:	bd80      	pop	{r7, pc}

00003664 <enable_slave_if_required>:
 */
static void enable_slave_if_required
(
    mss_i2c_instance_t * this_i2c
)
{
    3664:	b480      	push	{r7}
    3666:	b083      	sub	sp, #12
    3668:	af00      	add	r7, sp, #0
    366a:	6078      	str	r0, [r7, #4]
    if( this_i2c->is_slave_enabled )
    366c:	687b      	ldr	r3, [r7, #4]
    366e:	f893 3068 	ldrb.w	r3, [r3, #104]	; 0x68
    3672:	2b00      	cmp	r3, #0
    3674:	d004      	beq.n	3680 <enable_slave_if_required+0x1c>
    {
        this_i2c->hw_reg_bit->CTRL_AA = 1u;
    3676:	687b      	ldr	r3, [r7, #4]
    3678:	699b      	ldr	r3, [r3, #24]
    367a:	f04f 0201 	mov.w	r2, #1
    367e:	609a      	str	r2, [r3, #8]
    }
}
    3680:	f107 070c 	add.w	r7, r7, #12
    3684:	46bd      	mov	sp, r7
    3686:	bc80      	pop	{r7}
    3688:	4770      	bx	lr
    368a:	bf00      	nop

0000368c <mss_i2c_isr>:
 */
static void mss_i2c_isr
(
    mss_i2c_instance_t * this_i2c
)
{
    368c:	b580      	push	{r7, lr}
    368e:	b084      	sub	sp, #16
    3690:	af00      	add	r7, sp, #0
    3692:	6078      	str	r0, [r7, #4]
    volatile uint8_t status;
    uint8_t data;
    uint8_t hold_bus;
    uint8_t clear_irq = 1u;
    3694:	f04f 0301 	mov.w	r3, #1
    3698:	73bb      	strb	r3, [r7, #14]
    ASSERT( (this_i2c == &g_mss_i2c0) || (this_i2c == &g_mss_i2c1) );
    369a:	687a      	ldr	r2, [r7, #4]
    369c:	f24a 5390 	movw	r3, #42384	; 0xa590
    36a0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    36a4:	429a      	cmp	r2, r3
    36a6:	d007      	beq.n	36b8 <mss_i2c_isr+0x2c>
    36a8:	687a      	ldr	r2, [r7, #4]
    36aa:	f24a 6304 	movw	r3, #42500	; 0xa604
    36ae:	f2c2 0300 	movt	r3, #8192	; 0x2000
    36b2:	429a      	cmp	r2, r3
    36b4:	d000      	beq.n	36b8 <mss_i2c_isr+0x2c>
    36b6:	be00      	bkpt	0x0000

    status = this_i2c->hw_reg->STATUS;
    36b8:	687b      	ldr	r3, [r7, #4]
    36ba:	695b      	ldr	r3, [r3, #20]
    36bc:	791b      	ldrb	r3, [r3, #4]
    36be:	72fb      	strb	r3, [r7, #11]

    switch( status )
    36c0:	7afb      	ldrb	r3, [r7, #11]
    36c2:	b2db      	uxtb	r3, r3
    36c4:	f1a3 0308 	sub.w	r3, r3, #8
    36c8:	2bd0      	cmp	r3, #208	; 0xd0
    36ca:	f200 841c 	bhi.w	3f06 <mss_i2c_isr+0x87a>
    36ce:	a201      	add	r2, pc, #4	; (adr r2, 36d4 <mss_i2c_isr+0x48>)
    36d0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
    36d4:	00003a19 	.word	0x00003a19
    36d8:	00003f07 	.word	0x00003f07
    36dc:	00003f07 	.word	0x00003f07
    36e0:	00003f07 	.word	0x00003f07
    36e4:	00003f07 	.word	0x00003f07
    36e8:	00003f07 	.word	0x00003f07
    36ec:	00003f07 	.word	0x00003f07
    36f0:	00003f07 	.word	0x00003f07
    36f4:	00003a19 	.word	0x00003a19
    36f8:	00003f07 	.word	0x00003f07
    36fc:	00003f07 	.word	0x00003f07
    3700:	00003f07 	.word	0x00003f07
    3704:	00003f07 	.word	0x00003f07
    3708:	00003f07 	.word	0x00003f07
    370c:	00003f07 	.word	0x00003f07
    3710:	00003f07 	.word	0x00003f07
    3714:	00003abd 	.word	0x00003abd
    3718:	00003f07 	.word	0x00003f07
    371c:	00003f07 	.word	0x00003f07
    3720:	00003f07 	.word	0x00003f07
    3724:	00003f07 	.word	0x00003f07
    3728:	00003f07 	.word	0x00003f07
    372c:	00003f07 	.word	0x00003f07
    3730:	00003f07 	.word	0x00003f07
    3734:	00003a99 	.word	0x00003a99
    3738:	00003f07 	.word	0x00003f07
    373c:	00003f07 	.word	0x00003f07
    3740:	00003f07 	.word	0x00003f07
    3744:	00003f07 	.word	0x00003f07
    3748:	00003f07 	.word	0x00003f07
    374c:	00003f07 	.word	0x00003f07
    3750:	00003f07 	.word	0x00003f07
    3754:	00003abd 	.word	0x00003abd
    3758:	00003f07 	.word	0x00003f07
    375c:	00003f07 	.word	0x00003f07
    3760:	00003f07 	.word	0x00003f07
    3764:	00003f07 	.word	0x00003f07
    3768:	00003f07 	.word	0x00003f07
    376c:	00003f07 	.word	0x00003f07
    3770:	00003f07 	.word	0x00003f07
    3774:	00003b51 	.word	0x00003b51
    3778:	00003f07 	.word	0x00003f07
    377c:	00003f07 	.word	0x00003f07
    3780:	00003f07 	.word	0x00003f07
    3784:	00003f07 	.word	0x00003f07
    3788:	00003f07 	.word	0x00003f07
    378c:	00003f07 	.word	0x00003f07
    3790:	00003f07 	.word	0x00003f07
    3794:	00003a8d 	.word	0x00003a8d
    3798:	00003f07 	.word	0x00003f07
    379c:	00003f07 	.word	0x00003f07
    37a0:	00003f07 	.word	0x00003f07
    37a4:	00003f07 	.word	0x00003f07
    37a8:	00003f07 	.word	0x00003f07
    37ac:	00003f07 	.word	0x00003f07
    37b0:	00003f07 	.word	0x00003f07
    37b4:	00003b75 	.word	0x00003b75
    37b8:	00003f07 	.word	0x00003f07
    37bc:	00003f07 	.word	0x00003f07
    37c0:	00003f07 	.word	0x00003f07
    37c4:	00003f07 	.word	0x00003f07
    37c8:	00003f07 	.word	0x00003f07
    37cc:	00003f07 	.word	0x00003f07
    37d0:	00003f07 	.word	0x00003f07
    37d4:	00003bc5 	.word	0x00003bc5
    37d8:	00003f07 	.word	0x00003f07
    37dc:	00003f07 	.word	0x00003f07
    37e0:	00003f07 	.word	0x00003f07
    37e4:	00003f07 	.word	0x00003f07
    37e8:	00003f07 	.word	0x00003f07
    37ec:	00003f07 	.word	0x00003f07
    37f0:	00003f07 	.word	0x00003f07
    37f4:	00003be9 	.word	0x00003be9
    37f8:	00003f07 	.word	0x00003f07
    37fc:	00003f07 	.word	0x00003f07
    3800:	00003f07 	.word	0x00003f07
    3804:	00003f07 	.word	0x00003f07
    3808:	00003f07 	.word	0x00003f07
    380c:	00003f07 	.word	0x00003f07
    3810:	00003f07 	.word	0x00003f07
    3814:	00003c23 	.word	0x00003c23
    3818:	00003f07 	.word	0x00003f07
    381c:	00003f07 	.word	0x00003f07
    3820:	00003f07 	.word	0x00003f07
    3824:	00003f07 	.word	0x00003f07
    3828:	00003f07 	.word	0x00003f07
    382c:	00003f07 	.word	0x00003f07
    3830:	00003f07 	.word	0x00003f07
    3834:	00003cc5 	.word	0x00003cc5
    3838:	00003f07 	.word	0x00003f07
    383c:	00003f07 	.word	0x00003f07
    3840:	00003f07 	.word	0x00003f07
    3844:	00003f07 	.word	0x00003f07
    3848:	00003f07 	.word	0x00003f07
    384c:	00003f07 	.word	0x00003f07
    3850:	00003f07 	.word	0x00003f07
    3854:	00003cbb 	.word	0x00003cbb
    3858:	00003f07 	.word	0x00003f07
    385c:	00003f07 	.word	0x00003f07
    3860:	00003f07 	.word	0x00003f07
    3864:	00003f07 	.word	0x00003f07
    3868:	00003f07 	.word	0x00003f07
    386c:	00003f07 	.word	0x00003f07
    3870:	00003f07 	.word	0x00003f07
    3874:	00003cc5 	.word	0x00003cc5
    3878:	00003f07 	.word	0x00003f07
    387c:	00003f07 	.word	0x00003f07
    3880:	00003f07 	.word	0x00003f07
    3884:	00003f07 	.word	0x00003f07
    3888:	00003f07 	.word	0x00003f07
    388c:	00003f07 	.word	0x00003f07
    3890:	00003f07 	.word	0x00003f07
    3894:	00003cbb 	.word	0x00003cbb
    3898:	00003f07 	.word	0x00003f07
    389c:	00003f07 	.word	0x00003f07
    38a0:	00003f07 	.word	0x00003f07
    38a4:	00003f07 	.word	0x00003f07
    38a8:	00003f07 	.word	0x00003f07
    38ac:	00003f07 	.word	0x00003f07
    38b0:	00003f07 	.word	0x00003f07
    38b4:	00003d07 	.word	0x00003d07
    38b8:	00003f07 	.word	0x00003f07
    38bc:	00003f07 	.word	0x00003f07
    38c0:	00003f07 	.word	0x00003f07
    38c4:	00003f07 	.word	0x00003f07
    38c8:	00003f07 	.word	0x00003f07
    38cc:	00003f07 	.word	0x00003f07
    38d0:	00003f07 	.word	0x00003f07
    38d4:	00003c87 	.word	0x00003c87
    38d8:	00003f07 	.word	0x00003f07
    38dc:	00003f07 	.word	0x00003f07
    38e0:	00003f07 	.word	0x00003f07
    38e4:	00003f07 	.word	0x00003f07
    38e8:	00003f07 	.word	0x00003f07
    38ec:	00003f07 	.word	0x00003f07
    38f0:	00003f07 	.word	0x00003f07
    38f4:	00003d07 	.word	0x00003d07
    38f8:	00003f07 	.word	0x00003f07
    38fc:	00003f07 	.word	0x00003f07
    3900:	00003f07 	.word	0x00003f07
    3904:	00003f07 	.word	0x00003f07
    3908:	00003f07 	.word	0x00003f07
    390c:	00003f07 	.word	0x00003f07
    3910:	00003f07 	.word	0x00003f07
    3914:	00003c87 	.word	0x00003c87
    3918:	00003f07 	.word	0x00003f07
    391c:	00003f07 	.word	0x00003f07
    3920:	00003f07 	.word	0x00003f07
    3924:	00003f07 	.word	0x00003f07
    3928:	00003f07 	.word	0x00003f07
    392c:	00003f07 	.word	0x00003f07
    3930:	00003f07 	.word	0x00003f07
    3934:	00003d63 	.word	0x00003d63
    3938:	00003f07 	.word	0x00003f07
    393c:	00003f07 	.word	0x00003f07
    3940:	00003f07 	.word	0x00003f07
    3944:	00003f07 	.word	0x00003f07
    3948:	00003f07 	.word	0x00003f07
    394c:	00003f07 	.word	0x00003f07
    3950:	00003f07 	.word	0x00003f07
    3954:	00003e3b 	.word	0x00003e3b
    3958:	00003f07 	.word	0x00003f07
    395c:	00003f07 	.word	0x00003f07
    3960:	00003f07 	.word	0x00003f07
    3964:	00003f07 	.word	0x00003f07
    3968:	00003f07 	.word	0x00003f07
    396c:	00003f07 	.word	0x00003f07
    3970:	00003f07 	.word	0x00003f07
    3974:	00003e3b 	.word	0x00003e3b
    3978:	00003f07 	.word	0x00003f07
    397c:	00003f07 	.word	0x00003f07
    3980:	00003f07 	.word	0x00003f07
    3984:	00003f07 	.word	0x00003f07
    3988:	00003f07 	.word	0x00003f07
    398c:	00003f07 	.word	0x00003f07
    3990:	00003f07 	.word	0x00003f07
    3994:	00003e3b 	.word	0x00003e3b
    3998:	00003f07 	.word	0x00003f07
    399c:	00003f07 	.word	0x00003f07
    39a0:	00003f07 	.word	0x00003f07
    39a4:	00003f07 	.word	0x00003f07
    39a8:	00003f07 	.word	0x00003f07
    39ac:	00003f07 	.word	0x00003f07
    39b0:	00003f07 	.word	0x00003f07
    39b4:	00003ecd 	.word	0x00003ecd
    39b8:	00003f07 	.word	0x00003f07
    39bc:	00003f07 	.word	0x00003f07
    39c0:	00003f07 	.word	0x00003f07
    39c4:	00003f07 	.word	0x00003f07
    39c8:	00003f07 	.word	0x00003f07
    39cc:	00003f07 	.word	0x00003f07
    39d0:	00003f07 	.word	0x00003f07
    39d4:	00003ecd 	.word	0x00003ecd
    39d8:	00003f07 	.word	0x00003f07
    39dc:	00003f07 	.word	0x00003f07
    39e0:	00003f07 	.word	0x00003f07
    39e4:	00003f07 	.word	0x00003f07
    39e8:	00003f07 	.word	0x00003f07
    39ec:	00003f07 	.word	0x00003f07
    39f0:	00003f07 	.word	0x00003f07
    39f4:	00003f07 	.word	0x00003f07
    39f8:	00003f07 	.word	0x00003f07
    39fc:	00003f07 	.word	0x00003f07
    3a00:	00003f07 	.word	0x00003f07
    3a04:	00003f07 	.word	0x00003f07
    3a08:	00003f07 	.word	0x00003f07
    3a0c:	00003f07 	.word	0x00003f07
    3a10:	00003f07 	.word	0x00003f07
    3a14:	00003e0d 	.word	0x00003e0d
    {
        /************** MASTER TRANSMITTER / RECEIVER *******************/
      
        case ST_START: /* start has been xmt'd */
        case ST_RESTART: /* repeated start has been xmt'd */
            this_i2c->hw_reg_bit->CTRL_STA = 0u;
    3a18:	687b      	ldr	r3, [r7, #4]
    3a1a:	699b      	ldr	r3, [r3, #24]
    3a1c:	f04f 0200 	mov.w	r2, #0
    3a20:	615a      	str	r2, [r3, #20]
            this_i2c->hw_reg->DATA = (uint8_t)this_i2c->target_addr;
    3a22:	687b      	ldr	r3, [r7, #4]
    3a24:	695b      	ldr	r3, [r3, #20]
    3a26:	687a      	ldr	r2, [r7, #4]
    3a28:	6852      	ldr	r2, [r2, #4]
    3a2a:	b2d2      	uxtb	r2, r2
    3a2c:	721a      	strb	r2, [r3, #8]
            this_i2c->hw_reg_bit->DATA_DIR = this_i2c->dir;
    3a2e:	687b      	ldr	r3, [r7, #4]
    3a30:	699b      	ldr	r3, [r3, #24]
    3a32:	687a      	ldr	r2, [r7, #4]
    3a34:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
    3a36:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
            if ( this_i2c->dir == WRITE_DIR )
    3a3a:	687b      	ldr	r3, [r7, #4]
    3a3c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    3a3e:	2b00      	cmp	r3, #0
    3a40:	d104      	bne.n	3a4c <mss_i2c_isr+0x3c0>
            {
                this_i2c->master_tx_idx = 0u;
    3a42:	687b      	ldr	r3, [r7, #4]
    3a44:	f04f 0200 	mov.w	r2, #0
    3a48:	629a      	str	r2, [r3, #40]	; 0x28
    3a4a:	e007      	b.n	3a5c <mss_i2c_isr+0x3d0>
            }
            else if ( this_i2c->dir == READ_DIR)
    3a4c:	687b      	ldr	r3, [r7, #4]
    3a4e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    3a50:	2b01      	cmp	r3, #1
    3a52:	d103      	bne.n	3a5c <mss_i2c_isr+0x3d0>
            {
                this_i2c->master_rx_idx = 0u;
    3a54:	687b      	ldr	r3, [r7, #4]
    3a56:	f04f 0200 	mov.w	r2, #0
    3a5a:	639a      	str	r2, [r3, #56]	; 0x38
            /*
             * Clear the pending transaction. This condition will be true if the slave 
             * has acquired the bus to carry out pending master transaction which 
             * it had received during its slave transmission or reception mode. 
             */
            if(this_i2c->is_transaction_pending)
    3a5c:	687b      	ldr	r3, [r7, #4]
    3a5e:	f893 3071 	ldrb.w	r3, [r3, #113]	; 0x71
    3a62:	2b00      	cmp	r3, #0
    3a64:	d004      	beq.n	3a70 <mss_i2c_isr+0x3e4>
            {
                this_i2c->is_transaction_pending = 0u;
    3a66:	687b      	ldr	r3, [r7, #4]
    3a68:	f04f 0200 	mov.w	r2, #0
    3a6c:	f883 2071 	strb.w	r2, [r3, #113]	; 0x71

            /*
             * Make sure to update proper transaction after master START
             * or RESTART
             */
            if(this_i2c->transaction != this_i2c->pending_transaction)
    3a70:	687b      	ldr	r3, [r7, #4]
    3a72:	7a1a      	ldrb	r2, [r3, #8]
    3a74:	687b      	ldr	r3, [r7, #4]
    3a76:	f893 3072 	ldrb.w	r3, [r3, #114]	; 0x72
    3a7a:	429a      	cmp	r2, r3
    3a7c:	f000 8267 	beq.w	3f4e <mss_i2c_isr+0x8c2>
            {
                this_i2c->transaction = this_i2c->pending_transaction;
    3a80:	687b      	ldr	r3, [r7, #4]
    3a82:	f893 2072 	ldrb.w	r2, [r3, #114]	; 0x72
    3a86:	687b      	ldr	r3, [r7, #4]
    3a88:	721a      	strb	r2, [r3, #8]
            }
            break;
    3a8a:	e269      	b.n	3f60 <mss_i2c_isr+0x8d4>
            
        case ST_LOST_ARB:
            /* Set start bit.  Let's keep trying!  Don't give up! */
            this_i2c->hw_reg_bit->CTRL_STA = 0x01u;
    3a8c:	687b      	ldr	r3, [r7, #4]
    3a8e:	699b      	ldr	r3, [r3, #24]
    3a90:	f04f 0201 	mov.w	r2, #1
    3a94:	615a      	str	r2, [r3, #20]
            break;
    3a96:	e263      	b.n	3f60 <mss_i2c_isr+0x8d4>
            
        /******************* MASTER TRANSMITTER *************************/
        case ST_SLAW_NACK:
            /* SLA+W has been transmitted; not ACK has been received - let's stop. */
            this_i2c->hw_reg_bit->CTRL_STO = 0x01u;
    3a98:	687b      	ldr	r3, [r7, #4]
    3a9a:	699b      	ldr	r3, [r3, #24]
    3a9c:	f04f 0201 	mov.w	r2, #1
    3aa0:	611a      	str	r2, [r3, #16]
            this_i2c->master_status = MSS_I2C_FAILED;
    3aa2:	687b      	ldr	r3, [r7, #4]
    3aa4:	f04f 0202 	mov.w	r2, #2
    3aa8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
            this_i2c->transaction = NO_TRANSACTION;
    3aac:	687b      	ldr	r3, [r7, #4]
    3aae:	f04f 0200 	mov.w	r2, #0
    3ab2:	721a      	strb	r2, [r3, #8]
            enable_slave_if_required(this_i2c);
    3ab4:	6878      	ldr	r0, [r7, #4]
    3ab6:	f7ff fdd5 	bl	3664 <enable_slave_if_required>
            break;
    3aba:	e251      	b.n	3f60 <mss_i2c_isr+0x8d4>
            
        case ST_SLAW_ACK:
        case ST_TX_DATA_ACK:
            /* data byte has been xmt'd with ACK, time to send stop bit or repeated start. */
            if (this_i2c->master_tx_idx < this_i2c->master_tx_size)
    3abc:	687b      	ldr	r3, [r7, #4]
    3abe:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    3ac0:	687b      	ldr	r3, [r7, #4]
    3ac2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    3ac4:	429a      	cmp	r2, r3
    3ac6:	d20d      	bcs.n	3ae4 <mss_i2c_isr+0x458>
            {    
                this_i2c->hw_reg->DATA = this_i2c->master_tx_buffer[this_i2c->master_tx_idx++];
    3ac8:	687b      	ldr	r3, [r7, #4]
    3aca:	695a      	ldr	r2, [r3, #20]
    3acc:	687b      	ldr	r3, [r7, #4]
    3ace:	6a19      	ldr	r1, [r3, #32]
    3ad0:	687b      	ldr	r3, [r7, #4]
    3ad2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    3ad4:	4419      	add	r1, r3
    3ad6:	7809      	ldrb	r1, [r1, #0]
    3ad8:	7211      	strb	r1, [r2, #8]
    3ada:	f103 0201 	add.w	r2, r3, #1
    3ade:	687b      	ldr	r3, [r7, #4]
    3ae0:	629a      	str	r2, [r3, #40]	; 0x28
                    NVIC_DisableIRQ( this_i2c->irqn );
                    clear_irq = 0u;
                }
                this_i2c->master_status = MSS_I2C_SUCCESS;
            }
            break;
    3ae2:	e23d      	b.n	3f60 <mss_i2c_isr+0x8d4>
            /* data byte has been xmt'd with ACK, time to send stop bit or repeated start. */
            if (this_i2c->master_tx_idx < this_i2c->master_tx_size)
            {    
                this_i2c->hw_reg->DATA = this_i2c->master_tx_buffer[this_i2c->master_tx_idx++];
            }
            else if ( this_i2c->transaction == MASTER_RANDOM_READ_TRANSACTION )
    3ae4:	687b      	ldr	r3, [r7, #4]
    3ae6:	7a1b      	ldrb	r3, [r3, #8]
    3ae8:	2b03      	cmp	r3, #3
    3aea:	d109      	bne.n	3b00 <mss_i2c_isr+0x474>
            {
                /* We are finished sending the address offset part of a random read transaction.
                 * It is is time to send a restart in order to change direction. */
                 this_i2c->dir = READ_DIR;
    3aec:	687b      	ldr	r3, [r7, #4]
    3aee:	f04f 0201 	mov.w	r2, #1
    3af2:	62da      	str	r2, [r3, #44]	; 0x2c
                 this_i2c->hw_reg_bit->CTRL_STA = 0x01u;
    3af4:	687b      	ldr	r3, [r7, #4]
    3af6:	699b      	ldr	r3, [r3, #24]
    3af8:	f04f 0201 	mov.w	r2, #1
    3afc:	615a      	str	r2, [r3, #20]
                    NVIC_DisableIRQ( this_i2c->irqn );
                    clear_irq = 0u;
                }
                this_i2c->master_status = MSS_I2C_SUCCESS;
            }
            break;
    3afe:	e22f      	b.n	3f60 <mss_i2c_isr+0x8d4>
            {
                /*
                 * Set the transaction back to NO_TRANSACTION to allow user to do further
                 * transaction
                 */
                this_i2c->transaction = NO_TRANSACTION;
    3b00:	687b      	ldr	r3, [r7, #4]
    3b02:	f04f 0200 	mov.w	r2, #0
    3b06:	721a      	strb	r2, [r3, #8]
                hold_bus = this_i2c->options & MSS_I2C_HOLD_BUS;
    3b08:	687b      	ldr	r3, [r7, #4]
    3b0a:	7c1b      	ldrb	r3, [r3, #16]
    3b0c:	f003 0301 	and.w	r3, r3, #1
    3b10:	737b      	strb	r3, [r7, #13]

                /* Store the information of current I2C bus status in the bus_status*/
                this_i2c->bus_status  = hold_bus;
    3b12:	687b      	ldr	r3, [r7, #4]
    3b14:	7b7a      	ldrb	r2, [r7, #13]
    3b16:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
                if ( hold_bus == 0u )
    3b1a:	7b7b      	ldrb	r3, [r7, #13]
    3b1c:	2b00      	cmp	r3, #0
    3b1e:	d108      	bne.n	3b32 <mss_i2c_isr+0x4a6>
                { 
                    this_i2c->hw_reg_bit->CTRL_STO = 0x01u; /*xmt stop condition */
    3b20:	687b      	ldr	r3, [r7, #4]
    3b22:	699b      	ldr	r3, [r3, #24]
    3b24:	f04f 0201 	mov.w	r2, #1
    3b28:	611a      	str	r2, [r3, #16]
                    enable_slave_if_required(this_i2c);
    3b2a:	6878      	ldr	r0, [r7, #4]
    3b2c:	f7ff fd9a 	bl	3664 <enable_slave_if_required>
    3b30:	e008      	b.n	3b44 <mss_i2c_isr+0x4b8>
                }
                else
                {
                    NVIC_DisableIRQ( this_i2c->irqn );
    3b32:	687b      	ldr	r3, [r7, #4]
    3b34:	8a5b      	ldrh	r3, [r3, #18]
    3b36:	b21b      	sxth	r3, r3
    3b38:	4618      	mov	r0, r3
    3b3a:	f7ff f9ad 	bl	2e98 <NVIC_DisableIRQ>
                    clear_irq = 0u;
    3b3e:	f04f 0300 	mov.w	r3, #0
    3b42:	73bb      	strb	r3, [r7, #14]
                }
                this_i2c->master_status = MSS_I2C_SUCCESS;
    3b44:	687b      	ldr	r3, [r7, #4]
    3b46:	f04f 0200 	mov.w	r2, #0
    3b4a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
            }
            break;
    3b4e:	e207      	b.n	3f60 <mss_i2c_isr+0x8d4>
            /* data byte SENT, ACK to be received
             * In fact, this means we've received a NACK (This may not be 
             * obvious, but if we've rec'd an ACK then we would be in state 
             * 0x28!) hence, let's send a stop bit
             */
            this_i2c->hw_reg_bit->CTRL_STO = 0x01u;
    3b50:	687b      	ldr	r3, [r7, #4]
    3b52:	699b      	ldr	r3, [r3, #24]
    3b54:	f04f 0201 	mov.w	r2, #1
    3b58:	611a      	str	r2, [r3, #16]
            this_i2c->master_status = MSS_I2C_FAILED;
    3b5a:	687b      	ldr	r3, [r7, #4]
    3b5c:	f04f 0202 	mov.w	r2, #2
    3b60:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

            /*
             * Set the transaction back to NO_TRANSACTION to allow user to do further
             * transaction
             */
            this_i2c->transaction = NO_TRANSACTION;
    3b64:	687b      	ldr	r3, [r7, #4]
    3b66:	f04f 0200 	mov.w	r2, #0
    3b6a:	721a      	strb	r2, [r3, #8]
            enable_slave_if_required(this_i2c);
    3b6c:	6878      	ldr	r0, [r7, #4]
    3b6e:	f7ff fd79 	bl	3664 <enable_slave_if_required>

            break;
    3b72:	e1f5      	b.n	3f60 <mss_i2c_isr+0x8d4>
      /* STATUS codes 08H, 10H, 38H are all covered in MTX mode */
        case ST_SLAR_ACK: /* SLA+R tx'ed. */
            /* Let's make sure we ACK the first data byte received (set AA bit in CTRL) unless
             * the next byte is the last byte of the read transaction.
             */
            if(this_i2c->master_rx_size > 1u)
    3b74:	687b      	ldr	r3, [r7, #4]
    3b76:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    3b78:	2b01      	cmp	r3, #1
    3b7a:	d905      	bls.n	3b88 <mss_i2c_isr+0x4fc>
            {
                this_i2c->hw_reg_bit->CTRL_AA = 0x01u;
    3b7c:	687b      	ldr	r3, [r7, #4]
    3b7e:	699b      	ldr	r3, [r3, #24]
    3b80:	f04f 0201 	mov.w	r2, #1
    3b84:	609a      	str	r2, [r3, #8]
                this_i2c->hw_reg_bit->CTRL_AA = 0x01u;
                this_i2c->hw_reg_bit->CTRL_STO = 0x01u;
                this_i2c->master_status = MSS_I2C_SUCCESS;
                this_i2c->transaction = NO_TRANSACTION;
            }
            break;
    3b86:	e1eb      	b.n	3f60 <mss_i2c_isr+0x8d4>
             */
            if(this_i2c->master_rx_size > 1u)
            {
                this_i2c->hw_reg_bit->CTRL_AA = 0x01u;
            }
            else if(1u == this_i2c->master_rx_size)
    3b88:	687b      	ldr	r3, [r7, #4]
    3b8a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    3b8c:	2b01      	cmp	r3, #1
    3b8e:	d105      	bne.n	3b9c <mss_i2c_isr+0x510>
            {
                this_i2c->hw_reg_bit->CTRL_AA = 0u;
    3b90:	687b      	ldr	r3, [r7, #4]
    3b92:	699b      	ldr	r3, [r3, #24]
    3b94:	f04f 0200 	mov.w	r2, #0
    3b98:	609a      	str	r2, [r3, #8]
                this_i2c->hw_reg_bit->CTRL_AA = 0x01u;
                this_i2c->hw_reg_bit->CTRL_STO = 0x01u;
                this_i2c->master_status = MSS_I2C_SUCCESS;
                this_i2c->transaction = NO_TRANSACTION;
            }
            break;
    3b9a:	e1e1      	b.n	3f60 <mss_i2c_isr+0x8d4>
            {
                this_i2c->hw_reg_bit->CTRL_AA = 0u;
            }
            else /* this_i2c->master_rx_size == 0u */
            {
                this_i2c->hw_reg_bit->CTRL_AA = 0x01u;
    3b9c:	687b      	ldr	r3, [r7, #4]
    3b9e:	699b      	ldr	r3, [r3, #24]
    3ba0:	f04f 0201 	mov.w	r2, #1
    3ba4:	609a      	str	r2, [r3, #8]
                this_i2c->hw_reg_bit->CTRL_STO = 0x01u;
    3ba6:	687b      	ldr	r3, [r7, #4]
    3ba8:	699b      	ldr	r3, [r3, #24]
    3baa:	f04f 0201 	mov.w	r2, #1
    3bae:	611a      	str	r2, [r3, #16]
                this_i2c->master_status = MSS_I2C_SUCCESS;
    3bb0:	687b      	ldr	r3, [r7, #4]
    3bb2:	f04f 0200 	mov.w	r2, #0
    3bb6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
                this_i2c->transaction = NO_TRANSACTION;
    3bba:	687b      	ldr	r3, [r7, #4]
    3bbc:	f04f 0200 	mov.w	r2, #0
    3bc0:	721a      	strb	r2, [r3, #8]
            }
            break;
    3bc2:	e1cd      	b.n	3f60 <mss_i2c_isr+0x8d4>
            
        case ST_SLAR_NACK: /* SLA+R tx'ed; let's release the bus (send a stop condition) */
            this_i2c->hw_reg_bit->CTRL_STO = 0x01u;
    3bc4:	687b      	ldr	r3, [r7, #4]
    3bc6:	699b      	ldr	r3, [r3, #24]
    3bc8:	f04f 0201 	mov.w	r2, #1
    3bcc:	611a      	str	r2, [r3, #16]
            this_i2c->master_status = MSS_I2C_FAILED;
    3bce:	687b      	ldr	r3, [r7, #4]
    3bd0:	f04f 0202 	mov.w	r2, #2
    3bd4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

            /*
             * Set the transaction back to NO_TRANSACTION to allow user to do further
             * transaction
             */
            this_i2c->transaction = NO_TRANSACTION;
    3bd8:	687b      	ldr	r3, [r7, #4]
    3bda:	f04f 0200 	mov.w	r2, #0
    3bde:	721a      	strb	r2, [r3, #8]
            enable_slave_if_required(this_i2c);
    3be0:	6878      	ldr	r0, [r7, #4]
    3be2:	f7ff fd3f 	bl	3664 <enable_slave_if_required>
            break;
    3be6:	e1bb      	b.n	3f60 <mss_i2c_isr+0x8d4>
          
        case ST_RX_DATA_ACK: /* Data byte received, ACK returned */
            /* First, get the data */
            this_i2c->master_rx_buffer[this_i2c->master_rx_idx++] = this_i2c->hw_reg->DATA;
    3be8:	687b      	ldr	r3, [r7, #4]
    3bea:	6b1a      	ldr	r2, [r3, #48]	; 0x30
    3bec:	687b      	ldr	r3, [r7, #4]
    3bee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
    3bf0:	441a      	add	r2, r3
    3bf2:	6879      	ldr	r1, [r7, #4]
    3bf4:	6949      	ldr	r1, [r1, #20]
    3bf6:	7a09      	ldrb	r1, [r1, #8]
    3bf8:	b2c9      	uxtb	r1, r1
    3bfa:	7011      	strb	r1, [r2, #0]
    3bfc:	f103 0201 	add.w	r2, r3, #1
    3c00:	687b      	ldr	r3, [r7, #4]
    3c02:	639a      	str	r2, [r3, #56]	; 0x38

            if( this_i2c->master_rx_idx >= (this_i2c->master_rx_size - 1u))
    3c04:	687b      	ldr	r3, [r7, #4]
    3c06:	6b9a      	ldr	r2, [r3, #56]	; 0x38
    3c08:	687b      	ldr	r3, [r7, #4]
    3c0a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    3c0c:	f103 33ff 	add.w	r3, r3, #4294967295
    3c10:	429a      	cmp	r2, r3
    3c12:	f0c0 819e 	bcc.w	3f52 <mss_i2c_isr+0x8c6>
            {
                /* If we're at the second last byte, let's set AA to 0 so
                 * we return a NACK at the last byte. */
                this_i2c->hw_reg_bit->CTRL_AA = 0u;
    3c16:	687b      	ldr	r3, [r7, #4]
    3c18:	699b      	ldr	r3, [r3, #24]
    3c1a:	f04f 0200 	mov.w	r2, #0
    3c1e:	609a      	str	r2, [r3, #8]
            }
            break;
    3c20:	e19e      	b.n	3f60 <mss_i2c_isr+0x8d4>
            
        case ST_RX_DATA_NACK: /* Data byte received, NACK returned */
            /* Get the data, then send a stop condition */
            this_i2c->master_rx_buffer[this_i2c->master_rx_idx] = this_i2c->hw_reg->DATA;
    3c22:	687b      	ldr	r3, [r7, #4]
    3c24:	6b1a      	ldr	r2, [r3, #48]	; 0x30
    3c26:	687b      	ldr	r3, [r7, #4]
    3c28:	6b9b      	ldr	r3, [r3, #56]	; 0x38
    3c2a:	4413      	add	r3, r2
    3c2c:	687a      	ldr	r2, [r7, #4]
    3c2e:	6952      	ldr	r2, [r2, #20]
    3c30:	7a12      	ldrb	r2, [r2, #8]
    3c32:	b2d2      	uxtb	r2, r2
    3c34:	701a      	strb	r2, [r3, #0]
          
            hold_bus = this_i2c->options &  MSS_I2C_HOLD_BUS; 
    3c36:	687b      	ldr	r3, [r7, #4]
    3c38:	7c1b      	ldrb	r3, [r3, #16]
    3c3a:	f003 0301 	and.w	r3, r3, #1
    3c3e:	737b      	strb	r3, [r7, #13]

            /* Store the information of current I2C bus status in the bus_status*/
            this_i2c->bus_status  = hold_bus;
    3c40:	687b      	ldr	r3, [r7, #4]
    3c42:	7b7a      	ldrb	r2, [r7, #13]
    3c44:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
            if ( hold_bus == 0u )
    3c48:	7b7b      	ldrb	r3, [r7, #13]
    3c4a:	2b00      	cmp	r3, #0
    3c4c:	d108      	bne.n	3c60 <mss_i2c_isr+0x5d4>
            { 
                this_i2c->hw_reg_bit->CTRL_STO = 0x01u;  /*xmt stop condition */
    3c4e:	687b      	ldr	r3, [r7, #4]
    3c50:	699b      	ldr	r3, [r3, #24]
    3c52:	f04f 0201 	mov.w	r2, #1
    3c56:	611a      	str	r2, [r3, #16]

                /* Bus is released, now we can start listening to bus, if it is slave */
                   enable_slave_if_required(this_i2c);
    3c58:	6878      	ldr	r0, [r7, #4]
    3c5a:	f7ff fd03 	bl	3664 <enable_slave_if_required>
    3c5e:	e008      	b.n	3c72 <mss_i2c_isr+0x5e6>
            }
            else
            {
                NVIC_DisableIRQ( this_i2c->irqn );
    3c60:	687b      	ldr	r3, [r7, #4]
    3c62:	8a5b      	ldrh	r3, [r3, #18]
    3c64:	b21b      	sxth	r3, r3
    3c66:	4618      	mov	r0, r3
    3c68:	f7ff f916 	bl	2e98 <NVIC_DisableIRQ>
                clear_irq = 0u;
    3c6c:	f04f 0300 	mov.w	r3, #0
    3c70:	73bb      	strb	r3, [r7, #14]

            /*
             * Set the transaction back to NO_TRANSACTION to allow user to do further
             * transaction
             */
            this_i2c->transaction = NO_TRANSACTION;
    3c72:	687b      	ldr	r3, [r7, #4]
    3c74:	f04f 0200 	mov.w	r2, #0
    3c78:	721a      	strb	r2, [r3, #8]
            this_i2c->master_status = MSS_I2C_SUCCESS;
    3c7a:	687b      	ldr	r3, [r7, #4]
    3c7c:	f04f 0200 	mov.w	r2, #0
    3c80:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
            break;
    3c84:	e16c      	b.n	3f60 <mss_i2c_isr+0x8d4>
        
        /******************** SLAVE RECEIVER **************************/
        case ST_GCA_NACK: /* NACK after, GCA addressing */
        case ST_SLA_NACK: /* Re-enable AA (assert ack) bit for future transmissions */
            this_i2c->hw_reg_bit->CTRL_AA = 0x01u;
    3c86:	687b      	ldr	r3, [r7, #4]
    3c88:	699b      	ldr	r3, [r3, #24]
    3c8a:	f04f 0201 	mov.w	r2, #1
    3c8e:	609a      	str	r2, [r3, #8]
            
            this_i2c->transaction = NO_TRANSACTION;
    3c90:	687b      	ldr	r3, [r7, #4]
    3c92:	f04f 0200 	mov.w	r2, #0
    3c96:	721a      	strb	r2, [r3, #8]
            this_i2c->slave_status = MSS_I2C_SUCCESS;
    3c98:	687b      	ldr	r3, [r7, #4]
    3c9a:	f04f 0200 	mov.w	r2, #0
    3c9e:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
            
            /* Check if transaction was pending. If yes, set the START bit */
            if(this_i2c->is_transaction_pending)
    3ca2:	687b      	ldr	r3, [r7, #4]
    3ca4:	f893 3071 	ldrb.w	r3, [r3, #113]	; 0x71
    3ca8:	2b00      	cmp	r3, #0
    3caa:	f000 8154 	beq.w	3f56 <mss_i2c_isr+0x8ca>
            {
                this_i2c->hw_reg_bit->CTRL_STA = 1u ;
    3cae:	687b      	ldr	r3, [r7, #4]
    3cb0:	699b      	ldr	r3, [r3, #24]
    3cb2:	f04f 0201 	mov.w	r2, #1
    3cb6:	615a      	str	r2, [r3, #20]
            }
            break;
    3cb8:	e152      	b.n	3f60 <mss_i2c_isr+0x8d4>
        case ST_SLV_LA: /* Arbitr. lost (SLA rec'd) */
            /*
             *  We lost arbitration and either the GCE or our address was the
             *  one received so pend the master operation we were starting.
             */
            this_i2c->is_transaction_pending = 1u;
    3cba:	687b      	ldr	r3, [r7, #4]
    3cbc:	f04f 0201 	mov.w	r2, #1
    3cc0:	f883 2071 	strb.w	r2, [r3, #113]	; 0x71
            /* Fall through to normal ST processing as we are now in slave mode */

        case ST_GCA: /* General call address received, ACK returned */
        case ST_SLAVE_SLAW: /* SLA+W received, ACK returned */

            this_i2c->transaction = WRITE_SLAVE_TRANSACTION;
    3cc4:	687b      	ldr	r3, [r7, #4]
    3cc6:	f04f 0204 	mov.w	r2, #4
    3cca:	721a      	strb	r2, [r3, #8]
            this_i2c->slave_rx_idx = 0u;
    3ccc:	687b      	ldr	r3, [r7, #4]
    3cce:	f04f 0200 	mov.w	r2, #0
    3cd2:	659a      	str	r2, [r3, #88]	; 0x58
            this_i2c->random_read_addr = 0u;
    3cd4:	687b      	ldr	r3, [r7, #4]
    3cd6:	f04f 0200 	mov.w	r2, #0
    3cda:	60da      	str	r2, [r3, #12]

             /* If Start Bit is set, clear it, but store that information since it is because of
              * pending transaction
              */
            if(this_i2c->hw_reg_bit->CTRL_STA)
    3cdc:	687b      	ldr	r3, [r7, #4]
    3cde:	699b      	ldr	r3, [r3, #24]
    3ce0:	695b      	ldr	r3, [r3, #20]
    3ce2:	2b00      	cmp	r3, #0
    3ce4:	d009      	beq.n	3cfa <mss_i2c_isr+0x66e>
            {
                this_i2c->hw_reg_bit->CTRL_STA = 0u ;
    3ce6:	687b      	ldr	r3, [r7, #4]
    3ce8:	699b      	ldr	r3, [r3, #24]
    3cea:	f04f 0200 	mov.w	r2, #0
    3cee:	615a      	str	r2, [r3, #20]
                this_i2c->is_transaction_pending = 1u;
    3cf0:	687b      	ldr	r3, [r7, #4]
    3cf2:	f04f 0201 	mov.w	r2, #1
    3cf6:	f883 2071 	strb.w	r2, [r3, #113]	; 0x71
            }
            this_i2c->slave_status = MSS_I2C_IN_PROGRESS;
    3cfa:	687b      	ldr	r3, [r7, #4]
    3cfc:	f04f 0201 	mov.w	r2, #1
    3d00:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
#ifdef MSS_I2C_INCLUDE_SLA_IN_RX_PAYLOAD
            /* Fall through to put address as first byte in payload buffer */
#else
            /* Only break from this case if the slave address must NOT be included at the
             * beginning of the received write data. */
            break;
    3d04:	e12c      	b.n	3f60 <mss_i2c_isr+0x8d4>
#endif            
        case ST_GCA_ACK: /* DATA received; ACK sent after GCA */
        case ST_RDATA: /* DATA received; must clear DATA register */
            if((this_i2c->slave_rx_buffer != (uint8_t *)0)
    3d06:	687b      	ldr	r3, [r7, #4]
    3d08:	6d1b      	ldr	r3, [r3, #80]	; 0x50
    3d0a:	2b00      	cmp	r3, #0
    3d0c:	d01c      	beq.n	3d48 <mss_i2c_isr+0x6bc>
               && (this_i2c->slave_rx_idx < this_i2c->slave_rx_size))
    3d0e:	687b      	ldr	r3, [r7, #4]
    3d10:	6d9a      	ldr	r2, [r3, #88]	; 0x58
    3d12:	687b      	ldr	r3, [r7, #4]
    3d14:	6d5b      	ldr	r3, [r3, #84]	; 0x54
             * beginning of the received write data. */
            break;
#endif            
        case ST_GCA_ACK: /* DATA received; ACK sent after GCA */
        case ST_RDATA: /* DATA received; must clear DATA register */
            if((this_i2c->slave_rx_buffer != (uint8_t *)0)
    3d16:	429a      	cmp	r2, r3
    3d18:	d216      	bcs.n	3d48 <mss_i2c_isr+0x6bc>
               && (this_i2c->slave_rx_idx < this_i2c->slave_rx_size))
            {
                data = this_i2c->hw_reg->DATA;
    3d1a:	687b      	ldr	r3, [r7, #4]
    3d1c:	695b      	ldr	r3, [r3, #20]
    3d1e:	7a1b      	ldrb	r3, [r3, #8]
    3d20:	733b      	strb	r3, [r7, #12]
                this_i2c->slave_rx_buffer[this_i2c->slave_rx_idx++] = data;
    3d22:	687b      	ldr	r3, [r7, #4]
    3d24:	6d1a      	ldr	r2, [r3, #80]	; 0x50
    3d26:	687b      	ldr	r3, [r7, #4]
    3d28:	6d9b      	ldr	r3, [r3, #88]	; 0x58
    3d2a:	441a      	add	r2, r3
    3d2c:	7b39      	ldrb	r1, [r7, #12]
    3d2e:	7011      	strb	r1, [r2, #0]
    3d30:	f103 0201 	add.w	r2, r3, #1
    3d34:	687b      	ldr	r3, [r7, #4]
    3d36:	659a      	str	r2, [r3, #88]	; 0x58
                {
                    /* Ignore the slave address byte in the random read address
                       computation in the case where INCLUDE_SLA_IN_RX_PAYLOAD
                       is defined. */
#endif
                    this_i2c->random_read_addr = (this_i2c->random_read_addr << 8) + data;
    3d38:	687b      	ldr	r3, [r7, #4]
    3d3a:	68db      	ldr	r3, [r3, #12]
    3d3c:	ea4f 2203 	mov.w	r2, r3, lsl #8
    3d40:	7b3b      	ldrb	r3, [r7, #12]
    3d42:	441a      	add	r2, r3
    3d44:	687b      	ldr	r3, [r7, #4]
    3d46:	60da      	str	r2, [r3, #12]
#ifdef MSS_I2C_INCLUDE_SLA_IN_RX_PAYLOAD
                }
#endif
            }
            
            if (this_i2c->slave_rx_idx >= this_i2c->slave_rx_size)
    3d48:	687b      	ldr	r3, [r7, #4]
    3d4a:	6d9a      	ldr	r2, [r3, #88]	; 0x58
    3d4c:	687b      	ldr	r3, [r7, #4]
    3d4e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
    3d50:	429a      	cmp	r2, r3
    3d52:	f0c0 8102 	bcc.w	3f5a <mss_i2c_isr+0x8ce>
            {
                this_i2c->hw_reg_bit->CTRL_AA = 0u;   /* send a NACK when done (next reception) */
    3d56:	687b      	ldr	r3, [r7, #4]
    3d58:	699b      	ldr	r3, [r3, #24]
    3d5a:	f04f 0200 	mov.w	r2, #0
    3d5e:	609a      	str	r2, [r3, #8]
            }
            break;
    3d60:	e0fe      	b.n	3f60 <mss_i2c_isr+0x8d4>
            /* STOP or repeated START occurred. */
            /* We cannot be sure if the transaction has actually completed as
             * this hardware state reports that either a STOP or repeated START
             * condition has occurred. We assume that this is a repeated START
             * if the transaction was a write from the master to this point.*/
            if ( this_i2c->transaction == WRITE_SLAVE_TRANSACTION )
    3d62:	687b      	ldr	r3, [r7, #4]
    3d64:	7a1b      	ldrb	r3, [r3, #8]
    3d66:	2b04      	cmp	r3, #4
    3d68:	d135      	bne.n	3dd6 <mss_i2c_isr+0x74a>
            {
                if ( this_i2c->slave_rx_idx == this_i2c->slave_mem_offset_length )
    3d6a:	687b      	ldr	r3, [r7, #4]
    3d6c:	6d9a      	ldr	r2, [r3, #88]	; 0x58
    3d6e:	687b      	ldr	r3, [r7, #4]
    3d70:	6e1b      	ldr	r3, [r3, #96]	; 0x60
    3d72:	429a      	cmp	r2, r3
    3d74:	d103      	bne.n	3d7e <mss_i2c_isr+0x6f2>
                {
                    this_i2c->slave_tx_idx = this_i2c->random_read_addr;
    3d76:	687b      	ldr	r3, [r7, #4]
    3d78:	68da      	ldr	r2, [r3, #12]
    3d7a:	687b      	ldr	r3, [r7, #4]
    3d7c:	64da      	str	r2, [r3, #76]	; 0x4c
                }
                {
                    /* Call the slave's write transaction handler if it exists. */
                    if ( this_i2c->slave_write_handler != 0u )
    3d7e:	687b      	ldr	r3, [r7, #4]
    3d80:	6e5b      	ldr	r3, [r3, #100]	; 0x64
    3d82:	2b00      	cmp	r3, #0
    3d84:	d021      	beq.n	3dca <mss_i2c_isr+0x73e>
                    {
                        mss_i2c_slave_handler_ret_t h_ret;
                        h_ret = this_i2c->slave_write_handler( this_i2c, this_i2c->slave_rx_buffer, (uint16_t)this_i2c->slave_rx_idx );
    3d86:	687b      	ldr	r3, [r7, #4]
    3d88:	6e5b      	ldr	r3, [r3, #100]	; 0x64
    3d8a:	687a      	ldr	r2, [r7, #4]
    3d8c:	6d11      	ldr	r1, [r2, #80]	; 0x50
    3d8e:	687a      	ldr	r2, [r7, #4]
    3d90:	6d92      	ldr	r2, [r2, #88]	; 0x58
    3d92:	b292      	uxth	r2, r2
    3d94:	6878      	ldr	r0, [r7, #4]
    3d96:	4798      	blx	r3
    3d98:	4603      	mov	r3, r0
    3d9a:	73fb      	strb	r3, [r7, #15]
                        if ( MSS_I2C_REENABLE_SLAVE_RX == h_ret )
    3d9c:	7bfb      	ldrb	r3, [r7, #15]
    3d9e:	2b00      	cmp	r3, #0
    3da0:	d108      	bne.n	3db4 <mss_i2c_isr+0x728>
                        {
                            /* There is a small risk that the write handler could
                             * call MSS_I2C_disable_slave() but return
                             * MSS_I2C_REENABLE_SLAVE_RX in error so we only
                             * enable ACKs if still in slave mode. */
                             enable_slave_if_required(this_i2c);
    3da2:	6878      	ldr	r0, [r7, #4]
    3da4:	f7ff fc5e 	bl	3664 <enable_slave_if_required>
                             this_i2c->hw_reg_bit->CTRL_AA = 0x01u;
    3da8:	687b      	ldr	r3, [r7, #4]
    3daa:	699b      	ldr	r3, [r3, #24]
    3dac:	f04f 0201 	mov.w	r2, #1
    3db0:	609a      	str	r2, [r3, #8]
                        }
                    }
                    else
                    {
                        /* Re-enable address acknowledge in case we were ready to nack the next received byte. */
                        this_i2c->hw_reg_bit->CTRL_AA = 0x01u;
    3db2:	e017      	b.n	3de4 <mss_i2c_isr+0x758>
                             enable_slave_if_required(this_i2c);
                             this_i2c->hw_reg_bit->CTRL_AA = 0x01u;
                        }
                        else
                        {
                            this_i2c->hw_reg_bit->CTRL_AA = 0u;
    3db4:	687b      	ldr	r3, [r7, #4]
    3db6:	699b      	ldr	r3, [r3, #24]
    3db8:	f04f 0200 	mov.w	r2, #0
    3dbc:	609a      	str	r2, [r3, #8]
                            /* Clear slave mode flag as well otherwise in mixed
                             * master/slave applications, the AA bit will get set by
                             * subsequent master operations. */
                            this_i2c->is_slave_enabled = 0u;
    3dbe:	687b      	ldr	r3, [r7, #4]
    3dc0:	f04f 0200 	mov.w	r2, #0
    3dc4:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68
                        }
                    }
                    else
                    {
                        /* Re-enable address acknowledge in case we were ready to nack the next received byte. */
                        this_i2c->hw_reg_bit->CTRL_AA = 0x01u;
    3dc8:	e00c      	b.n	3de4 <mss_i2c_isr+0x758>
    3dca:	687b      	ldr	r3, [r7, #4]
    3dcc:	699b      	ldr	r3, [r3, #24]
    3dce:	f04f 0201 	mov.w	r2, #1
    3dd2:	609a      	str	r2, [r3, #8]
    3dd4:	e006      	b.n	3de4 <mss_i2c_isr+0x758>
            {
                /*
                 * Reset slave_tx_idx so that a subsequent read will result in the slave's
                 * transmit buffer being sent from the first byte.
                 */
                this_i2c->slave_tx_idx = 0u;
    3dd6:	687b      	ldr	r3, [r7, #4]
    3dd8:	f04f 0200 	mov.w	r2, #0
    3ddc:	64da      	str	r2, [r3, #76]	; 0x4c
                /*
                 * See if we need to re-enable acknowledgement as some error conditions, such
                 * as a master prematurely ending a transfer, can see us get here with AA set
                 * to 0 which will disable slave operation if we are not careful.
                 */
                enable_slave_if_required(this_i2c);
    3dde:	6878      	ldr	r0, [r7, #4]
    3de0:	f7ff fc40 	bl	3664 <enable_slave_if_required>
            }

            /* Mark any previous master write transaction as complete. */
            this_i2c->slave_status = MSS_I2C_SUCCESS;
    3de4:	687b      	ldr	r3, [r7, #4]
    3de6:	f04f 0200 	mov.w	r2, #0
    3dea:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

            /* Check if transaction was pending. If yes, set the START bit */
            if(this_i2c->is_transaction_pending)
    3dee:	687b      	ldr	r3, [r7, #4]
    3df0:	f893 3071 	ldrb.w	r3, [r3, #113]	; 0x71
    3df4:	2b00      	cmp	r3, #0
    3df6:	d004      	beq.n	3e02 <mss_i2c_isr+0x776>
            {
                this_i2c->hw_reg_bit->CTRL_STA = 1u ;
    3df8:	687b      	ldr	r3, [r7, #4]
    3dfa:	699b      	ldr	r3, [r3, #24]
    3dfc:	f04f 0201 	mov.w	r2, #1
    3e00:	615a      	str	r2, [r3, #20]

            /*
             * Set the transaction back to NO_TRANSACTION to allow user to do further
             * transaction
             */
            this_i2c->transaction = NO_TRANSACTION;
    3e02:	687b      	ldr	r3, [r7, #4]
    3e04:	f04f 0200 	mov.w	r2, #0
    3e08:	721a      	strb	r2, [r3, #8]
            break;
    3e0a:	e0a9      	b.n	3f60 <mss_i2c_isr+0x8d4>
        case ST_SLV_RST: /* SMBUS ONLY: timeout state. must clear interrupt */
            /*
             * Set the transaction back to NO_TRANSACTION to allow user to do further
             * transaction.
             */
            this_i2c->transaction = NO_TRANSACTION;
    3e0c:	687b      	ldr	r3, [r7, #4]
    3e0e:	f04f 0200 	mov.w	r2, #0
    3e12:	721a      	strb	r2, [r3, #8]
            /*
             * Reset slave_tx_idx so that a subsequent read will result in the slave's
             * transmit buffer being sent from the first byte.
             */
            this_i2c->slave_tx_idx = 0u;
    3e14:	687b      	ldr	r3, [r7, #4]
    3e16:	f04f 0200 	mov.w	r2, #0
    3e1a:	64da      	str	r2, [r3, #76]	; 0x4c
            /*
             * Clear status to I2C_FAILED only if there was an operation in progress.
             */
            if(MSS_I2C_IN_PROGRESS == this_i2c->slave_status)
    3e1c:	687b      	ldr	r3, [r7, #4]
    3e1e:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
    3e22:	b2db      	uxtb	r3, r3
    3e24:	2b01      	cmp	r3, #1
    3e26:	d104      	bne.n	3e32 <mss_i2c_isr+0x7a6>
            {
                this_i2c->slave_status = MSS_I2C_FAILED;
    3e28:	687b      	ldr	r3, [r7, #4]
    3e2a:	f04f 0202 	mov.w	r2, #2
    3e2e:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
            }

            enable_slave_if_required(this_i2c); /* Make sure AA is set correctly */
    3e32:	6878      	ldr	r0, [r7, #4]
    3e34:	f7ff fc16 	bl	3664 <enable_slave_if_required>

            break;
    3e38:	e092      	b.n	3f60 <mss_i2c_isr+0x8d4>
            
        /****************** SLAVE TRANSMITTER **************************/
        case ST_SLAVE_SLAR_ACK: /* SLA+R received, ACK returned */
        case ST_SLARW_LA:   /* Arbitration lost, SLA+R received, ACK returned */
        case ST_RACK: /* Data tx'ed, ACK received */
            if ( status == ST_SLAVE_SLAR_ACK )
    3e3a:	7afb      	ldrb	r3, [r7, #11]
    3e3c:	b2db      	uxtb	r3, r3
    3e3e:	2ba8      	cmp	r3, #168	; 0xa8
    3e40:	d11b      	bne.n	3e7a <mss_i2c_isr+0x7ee>
            {
                this_i2c->transaction = READ_SLAVE_TRANSACTION;
    3e42:	687b      	ldr	r3, [r7, #4]
    3e44:	f04f 0205 	mov.w	r2, #5
    3e48:	721a      	strb	r2, [r3, #8]
                this_i2c->random_read_addr = 0u;
    3e4a:	687b      	ldr	r3, [r7, #4]
    3e4c:	f04f 0200 	mov.w	r2, #0
    3e50:	60da      	str	r2, [r3, #12]

                this_i2c->slave_status = MSS_I2C_IN_PROGRESS;
    3e52:	687b      	ldr	r3, [r7, #4]
    3e54:	f04f 0201 	mov.w	r2, #1
    3e58:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

                /* If Start Bit is set, clear it, but store that information since it is because of
                 * pending transaction
                 */
                if(this_i2c->hw_reg_bit->CTRL_STA)
    3e5c:	687b      	ldr	r3, [r7, #4]
    3e5e:	699b      	ldr	r3, [r3, #24]
    3e60:	695b      	ldr	r3, [r3, #20]
    3e62:	2b00      	cmp	r3, #0
    3e64:	d009      	beq.n	3e7a <mss_i2c_isr+0x7ee>
                {
                    this_i2c->hw_reg_bit->CTRL_STA = 0u ;
    3e66:	687b      	ldr	r3, [r7, #4]
    3e68:	699b      	ldr	r3, [r3, #24]
    3e6a:	f04f 0200 	mov.w	r2, #0
    3e6e:	615a      	str	r2, [r3, #20]
                    this_i2c->is_transaction_pending = 1u;
    3e70:	687b      	ldr	r3, [r7, #4]
    3e72:	f04f 0201 	mov.w	r2, #1
    3e76:	f883 2071 	strb.w	r2, [r3, #113]	; 0x71
                }
            }
            if (this_i2c->slave_tx_idx >= this_i2c->slave_tx_size)
    3e7a:	687b      	ldr	r3, [r7, #4]
    3e7c:	6cda      	ldr	r2, [r3, #76]	; 0x4c
    3e7e:	687b      	ldr	r3, [r7, #4]
    3e80:	6c9b      	ldr	r3, [r3, #72]	; 0x48
    3e82:	429a      	cmp	r2, r3
    3e84:	d305      	bcc.n	3e92 <mss_i2c_isr+0x806>
            {
                /* Ensure 0xFF is returned to the master when the slave specifies
                 * an empty transmit buffer. */
                this_i2c->hw_reg->DATA = 0xFFu;
    3e86:	687b      	ldr	r3, [r7, #4]
    3e88:	695b      	ldr	r3, [r3, #20]
    3e8a:	f04f 32ff 	mov.w	r2, #4294967295
    3e8e:	721a      	strb	r2, [r3, #8]
    3e90:	e00c      	b.n	3eac <mss_i2c_isr+0x820>
            }
            else
            {
                /* Load the data the data byte to be sent to the master. */
                this_i2c->hw_reg->DATA = this_i2c->slave_tx_buffer[this_i2c->slave_tx_idx++];
    3e92:	687b      	ldr	r3, [r7, #4]
    3e94:	695a      	ldr	r2, [r3, #20]
    3e96:	687b      	ldr	r3, [r7, #4]
    3e98:	6c59      	ldr	r1, [r3, #68]	; 0x44
    3e9a:	687b      	ldr	r3, [r7, #4]
    3e9c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
    3e9e:	4419      	add	r1, r3
    3ea0:	7809      	ldrb	r1, [r1, #0]
    3ea2:	7211      	strb	r1, [r2, #8]
    3ea4:	f103 0201 	add.w	r2, r3, #1
    3ea8:	687b      	ldr	r3, [r7, #4]
    3eaa:	64da      	str	r2, [r3, #76]	; 0x4c
            }
            /* Determine if this is the last data byte to send to the master. */
            if (this_i2c->slave_tx_idx >= this_i2c->slave_tx_size) /* last byte? */
    3eac:	687b      	ldr	r3, [r7, #4]
    3eae:	6cda      	ldr	r2, [r3, #76]	; 0x4c
    3eb0:	687b      	ldr	r3, [r7, #4]
    3eb2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
    3eb4:	429a      	cmp	r2, r3
    3eb6:	d352      	bcc.n	3f5e <mss_i2c_isr+0x8d2>
            {
                this_i2c->hw_reg_bit->CTRL_AA = 0u;
    3eb8:	687b      	ldr	r3, [r7, #4]
    3eba:	699b      	ldr	r3, [r3, #24]
    3ebc:	f04f 0200 	mov.w	r2, #0
    3ec0:	609a      	str	r2, [r3, #8]
                /* Next read transaction will result in slave's transmit buffer
                 * being sent from the first byte. */
                this_i2c->slave_tx_idx = 0u;
    3ec2:	687b      	ldr	r3, [r7, #4]
    3ec4:	f04f 0200 	mov.w	r2, #0
    3ec8:	64da      	str	r2, [r3, #76]	; 0x4c
            }
            break;
    3eca:	e049      	b.n	3f60 <mss_i2c_isr+0x8d4>
        case ST_SLAVE_RNACK:    /* Data byte has been transmitted; not-ACK has been received. */
        case ST_FINAL: /* Last Data byte tx'ed, ACK received */
            /* We assume that the transaction will be stopped by the master.
             * Reset slave_tx_idx so that a subsequent read will result in the slave's
             * transmit buffer being sent from the first byte. */
            this_i2c->slave_tx_idx = 0u;
    3ecc:	687b      	ldr	r3, [r7, #4]
    3ece:	f04f 0200 	mov.w	r2, #0
    3ed2:	64da      	str	r2, [r3, #76]	; 0x4c
            this_i2c->hw_reg_bit->CTRL_AA = 0x01u;
    3ed4:	687b      	ldr	r3, [r7, #4]
    3ed6:	699b      	ldr	r3, [r3, #24]
    3ed8:	f04f 0201 	mov.w	r2, #1
    3edc:	609a      	str	r2, [r3, #8]

            /*  Mark previous state as complete */
            this_i2c->slave_status = MSS_I2C_SUCCESS;
    3ede:	687b      	ldr	r3, [r7, #4]
    3ee0:	f04f 0200 	mov.w	r2, #0
    3ee4:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

            /* Check if transaction was pending. If yes, set the START bit */
            if(this_i2c->is_transaction_pending)
    3ee8:	687b      	ldr	r3, [r7, #4]
    3eea:	f893 3071 	ldrb.w	r3, [r3, #113]	; 0x71
    3eee:	2b00      	cmp	r3, #0
    3ef0:	d004      	beq.n	3efc <mss_i2c_isr+0x870>
            {
                this_i2c->hw_reg_bit->CTRL_STA = 1u ;
    3ef2:	687b      	ldr	r3, [r7, #4]
    3ef4:	699b      	ldr	r3, [r3, #24]
    3ef6:	f04f 0201 	mov.w	r2, #1
    3efa:	615a      	str	r2, [r3, #20]

            /*
             * Set the transaction back to NO_TRANSACTION to allow user to do further
             * transaction
             */
            this_i2c->transaction = NO_TRANSACTION;
    3efc:	687b      	ldr	r3, [r7, #4]
    3efe:	f04f 0200 	mov.w	r2, #0
    3f02:	721a      	strb	r2, [r3, #8]
            break;
    3f04:	e02c      	b.n	3f60 <mss_i2c_isr+0x8d4>
        case ST_RESET_ACTIVATED:
        case ST_BUS_ERROR: /* Bus error during MST or selected slave modes */
        default:
            /* Some undefined state has encountered. Clear Start bit to make
             * sure, next good transaction happen */
            this_i2c->hw_reg_bit->CTRL_STA = 0x00u;
    3f06:	687b      	ldr	r3, [r7, #4]
    3f08:	699b      	ldr	r3, [r3, #24]
    3f0a:	f04f 0200 	mov.w	r2, #0
    3f0e:	615a      	str	r2, [r3, #20]
            /*
             * Set the transaction back to NO_TRANSACTION to allow user to do further
             * transaction
             */
            this_i2c->transaction = NO_TRANSACTION;
    3f10:	687b      	ldr	r3, [r7, #4]
    3f12:	f04f 0200 	mov.w	r2, #0
    3f16:	721a      	strb	r2, [r3, #8]
            /*
             * Reset slave_tx_idx so that a subsequent read will result in the slave's
             * transmit buffer being sent from the first byte.
             */
            this_i2c->slave_tx_idx = 0u;
    3f18:	687b      	ldr	r3, [r7, #4]
    3f1a:	f04f 0200 	mov.w	r2, #0
    3f1e:	64da      	str	r2, [r3, #76]	; 0x4c
            /*
             * Clear statuses to I2C_FAILED only if there was an operation in progress.
             */
            if(MSS_I2C_IN_PROGRESS == this_i2c->master_status)
    3f20:	687b      	ldr	r3, [r7, #4]
    3f22:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
    3f26:	b2db      	uxtb	r3, r3
    3f28:	2b01      	cmp	r3, #1
    3f2a:	d104      	bne.n	3f36 <mss_i2c_isr+0x8aa>
            {
                this_i2c->master_status = MSS_I2C_FAILED;
    3f2c:	687b      	ldr	r3, [r7, #4]
    3f2e:	f04f 0202 	mov.w	r2, #2
    3f32:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
            }

            if(MSS_I2C_IN_PROGRESS == this_i2c->slave_status)
    3f36:	687b      	ldr	r3, [r7, #4]
    3f38:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
    3f3c:	b2db      	uxtb	r3, r3
    3f3e:	2b01      	cmp	r3, #1
    3f40:	d10e      	bne.n	3f60 <mss_i2c_isr+0x8d4>
            {
                this_i2c->slave_status = MSS_I2C_FAILED;
    3f42:	687b      	ldr	r3, [r7, #4]
    3f44:	f04f 0202 	mov.w	r2, #2
    3f48:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
    3f4c:	e008      	b.n	3f60 <mss_i2c_isr+0x8d4>
             */
            if(this_i2c->transaction != this_i2c->pending_transaction)
            {
                this_i2c->transaction = this_i2c->pending_transaction;
            }
            break;
    3f4e:	bf00      	nop
    3f50:	e006      	b.n	3f60 <mss_i2c_isr+0x8d4>
            {
                /* If we're at the second last byte, let's set AA to 0 so
                 * we return a NACK at the last byte. */
                this_i2c->hw_reg_bit->CTRL_AA = 0u;
            }
            break;
    3f52:	bf00      	nop
    3f54:	e004      	b.n	3f60 <mss_i2c_isr+0x8d4>
            /* Check if transaction was pending. If yes, set the START bit */
            if(this_i2c->is_transaction_pending)
            {
                this_i2c->hw_reg_bit->CTRL_STA = 1u ;
            }
            break;
    3f56:	bf00      	nop
    3f58:	e002      	b.n	3f60 <mss_i2c_isr+0x8d4>
            
            if (this_i2c->slave_rx_idx >= this_i2c->slave_rx_size)
            {
                this_i2c->hw_reg_bit->CTRL_AA = 0u;   /* send a NACK when done (next reception) */
            }
            break;
    3f5a:	bf00      	nop
    3f5c:	e000      	b.n	3f60 <mss_i2c_isr+0x8d4>
                this_i2c->hw_reg_bit->CTRL_AA = 0u;
                /* Next read transaction will result in slave's transmit buffer
                 * being sent from the first byte. */
                this_i2c->slave_tx_idx = 0u;
            }
            break;
    3f5e:	bf00      	nop


            break;
    }
    
    if ( clear_irq )
    3f60:	7bbb      	ldrb	r3, [r7, #14]
    3f62:	2b00      	cmp	r3, #0
    3f64:	d004      	beq.n	3f70 <mss_i2c_isr+0x8e4>
    {
        /* clear interrupt. */
        this_i2c->hw_reg_bit->CTRL_SI = 0u;
    3f66:	687b      	ldr	r3, [r7, #4]
    3f68:	699b      	ldr	r3, [r3, #24]
    3f6a:	f04f 0200 	mov.w	r2, #0
    3f6e:	60da      	str	r2, [r3, #12]
    }
    
    /* Read the status register to ensure the last I2C registers write took place
     * in a system built around a bus making use of posted writes. */
    status = this_i2c->hw_reg->STATUS;
    3f70:	687b      	ldr	r3, [r7, #4]
    3f72:	695b      	ldr	r3, [r3, #20]
    3f74:	791b      	ldrb	r3, [r3, #4]
    3f76:	72fb      	strb	r3, [r7, #11]
}
    3f78:	f107 0710 	add.w	r7, r7, #16
    3f7c:	46bd      	mov	sp, r7
    3f7e:	bd80      	pop	{r7, pc}

00003f80 <MSS_I2C_smbus_init>:
void MSS_I2C_smbus_init
(
    mss_i2c_instance_t * this_i2c,
    uint8_t frequency
)
{
    3f80:	b480      	push	{r7}
    3f82:	b083      	sub	sp, #12
    3f84:	af00      	add	r7, sp, #0
    3f86:	6078      	str	r0, [r7, #4]
    3f88:	460b      	mov	r3, r1
    3f8a:	70fb      	strb	r3, [r7, #3]
    /* Set the frequency before enabling time out logic */
    this_i2c->hw_reg->FREQ = frequency;
    3f8c:	687b      	ldr	r3, [r7, #4]
    3f8e:	695b      	ldr	r3, [r3, #20]
    3f90:	78fa      	ldrb	r2, [r7, #3]
    3f92:	751a      	strb	r2, [r3, #20]

    /* Enable SMBUS */
    this_i2c->hw_reg->SMBUS = MSS_INIT_AND_ENABLE_SMBUS;
    3f94:	687b      	ldr	r3, [r7, #4]
    3f96:	695b      	ldr	r3, [r3, #20]
    3f98:	f04f 0254 	mov.w	r2, #84	; 0x54
    3f9c:	741a      	strb	r2, [r3, #16]
}
    3f9e:	f107 070c 	add.w	r7, r7, #12
    3fa2:	46bd      	mov	sp, r7
    3fa4:	bc80      	pop	{r7}
    3fa6:	4770      	bx	lr

00003fa8 <MSS_I2C_enable_smbus_irq>:
void MSS_I2C_enable_smbus_irq
(
    mss_i2c_instance_t * this_i2c,
    uint8_t  irq_type
)
{
    3fa8:	b580      	push	{r7, lr}
    3faa:	b082      	sub	sp, #8
    3fac:	af00      	add	r7, sp, #0
    3fae:	6078      	str	r0, [r7, #4]
    3fb0:	460b      	mov	r3, r1
    3fb2:	70fb      	strb	r3, [r7, #3]
    ASSERT( (this_i2c == &g_mss_i2c0) || (this_i2c == &g_mss_i2c1) );
    3fb4:	687a      	ldr	r2, [r7, #4]
    3fb6:	f24a 5390 	movw	r3, #42384	; 0xa590
    3fba:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3fbe:	429a      	cmp	r2, r3
    3fc0:	d007      	beq.n	3fd2 <MSS_I2C_enable_smbus_irq+0x2a>
    3fc2:	687a      	ldr	r2, [r7, #4]
    3fc4:	f24a 6304 	movw	r3, #42500	; 0xa604
    3fc8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3fcc:	429a      	cmp	r2, r3
    3fce:	d000      	beq.n	3fd2 <MSS_I2C_enable_smbus_irq+0x2a>
    3fd0:	be00      	bkpt	0x0000

	/* Enable any interrupts selected by the user */
    if ( this_i2c == &g_mss_i2c0 )
    3fd2:	687a      	ldr	r2, [r7, #4]
    3fd4:	f24a 5390 	movw	r3, #42384	; 0xa590
    3fd8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3fdc:	429a      	cmp	r2, r3
    3fde:	d127      	bne.n	4030 <MSS_I2C_enable_smbus_irq+0x88>
    {
        if ( irq_type & MSS_I2C_SMBALERT_IRQ )
    3fe0:	78fb      	ldrb	r3, [r7, #3]
    3fe2:	f003 0301 	and.w	r3, r3, #1
    3fe6:	b2db      	uxtb	r3, r3
    3fe8:	2b00      	cmp	r3, #0
    3fea:	d00d      	beq.n	4008 <MSS_I2C_enable_smbus_irq+0x60>
        {
            /* Clear interrupt at the NVIC and enable in MSS I2C */
        	NVIC_ClearPendingIRQ( I2C0_SMBAlert_IRQn );
    3fec:	f04f 000f 	mov.w	r0, #15
    3ff0:	f7fe ff70 	bl	2ed4 <NVIC_ClearPendingIRQ>
            this_i2c->hw_smb_reg_bit->SMB_SMBALERT_IE = 0x01u;
    3ff4:	687b      	ldr	r3, [r7, #4]
    3ff6:	69db      	ldr	r3, [r3, #28]
    3ff8:	f04f 0201 	mov.w	r2, #1
    3ffc:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
            /* Enable the interrupt at the NVIC */
            NVIC_EnableIRQ( I2C0_SMBAlert_IRQn );
    4000:	f04f 000f 	mov.w	r0, #15
    4004:	f7fe ff2c 	bl	2e60 <NVIC_EnableIRQ>
        }
        if (irq_type & MSS_I2C_SMBSUS_IRQ )
    4008:	78fb      	ldrb	r3, [r7, #3]
    400a:	f003 0302 	and.w	r3, r3, #2
    400e:	2b00      	cmp	r3, #0
    4010:	d036      	beq.n	4080 <MSS_I2C_enable_smbus_irq+0xd8>
        {
            /* Clear interrupt at the NVIC and enable in MSS I2C */
            NVIC_ClearPendingIRQ( I2C0_SMBus_IRQn );
    4012:	f04f 0010 	mov.w	r0, #16
    4016:	f7fe ff5d 	bl	2ed4 <NVIC_ClearPendingIRQ>
            this_i2c->hw_smb_reg_bit->SMB_SMBSUS_IE = 0x01u;
    401a:	687b      	ldr	r3, [r7, #4]
    401c:	69db      	ldr	r3, [r3, #28]
    401e:	f04f 0201 	mov.w	r2, #1
    4022:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
            /* Enable the interrupt at the NVIC */
            NVIC_EnableIRQ( I2C0_SMBus_IRQn );
    4026:	f04f 0010 	mov.w	r0, #16
    402a:	f7fe ff19 	bl	2e60 <NVIC_EnableIRQ>
    402e:	e028      	b.n	4082 <MSS_I2C_enable_smbus_irq+0xda>
        }
    }
    else
    {
        if ( irq_type & MSS_I2C_SMBALERT_IRQ )
    4030:	78fb      	ldrb	r3, [r7, #3]
    4032:	f003 0301 	and.w	r3, r3, #1
    4036:	b2db      	uxtb	r3, r3
    4038:	2b00      	cmp	r3, #0
    403a:	d00d      	beq.n	4058 <MSS_I2C_enable_smbus_irq+0xb0>
        {
            /* Clear interrupt at the NVIC and enable in MSS I2C */
            NVIC_ClearPendingIRQ( I2C1_SMBAlert_IRQn );
    403c:	f04f 0012 	mov.w	r0, #18
    4040:	f7fe ff48 	bl	2ed4 <NVIC_ClearPendingIRQ>
            this_i2c->hw_smb_reg_bit->SMB_SMBALERT_IE = 0x01u;
    4044:	687b      	ldr	r3, [r7, #4]
    4046:	69db      	ldr	r3, [r3, #28]
    4048:	f04f 0201 	mov.w	r2, #1
    404c:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
            /* Enable the interrupt at the NVIC */
            NVIC_EnableIRQ( I2C1_SMBAlert_IRQn );
    4050:	f04f 0012 	mov.w	r0, #18
    4054:	f7fe ff04 	bl	2e60 <NVIC_EnableIRQ>
        }
        if (irq_type & MSS_I2C_SMBSUS_IRQ )
    4058:	78fb      	ldrb	r3, [r7, #3]
    405a:	f003 0302 	and.w	r3, r3, #2
    405e:	2b00      	cmp	r3, #0
    4060:	d00f      	beq.n	4082 <MSS_I2C_enable_smbus_irq+0xda>
        {
            /* Clear interrupt at the NVIC and enable in MSS I2C */
            NVIC_ClearPendingIRQ( I2C1_SMBus_IRQn );
    4062:	f04f 0013 	mov.w	r0, #19
    4066:	f7fe ff35 	bl	2ed4 <NVIC_ClearPendingIRQ>
            this_i2c->hw_smb_reg_bit->SMB_SMBSUS_IE = 0x01u;
    406a:	687b      	ldr	r3, [r7, #4]
    406c:	69db      	ldr	r3, [r3, #28]
    406e:	f04f 0201 	mov.w	r2, #1
    4072:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
            /* Enable the interrupt at the NVIC */
            NVIC_EnableIRQ( I2C1_SMBus_IRQn );
    4076:	f04f 0013 	mov.w	r0, #19
    407a:	f7fe fef1 	bl	2e60 <NVIC_EnableIRQ>
    407e:	e000      	b.n	4082 <MSS_I2C_enable_smbus_irq+0xda>
        {
            /* Clear interrupt at the NVIC and enable in MSS I2C */
            NVIC_ClearPendingIRQ( I2C0_SMBus_IRQn );
            this_i2c->hw_smb_reg_bit->SMB_SMBSUS_IE = 0x01u;
            /* Enable the interrupt at the NVIC */
            NVIC_EnableIRQ( I2C0_SMBus_IRQn );
    4080:	bf00      	nop
            this_i2c->hw_smb_reg_bit->SMB_SMBSUS_IE = 0x01u;
            /* Enable the interrupt at the NVIC */
            NVIC_EnableIRQ( I2C1_SMBus_IRQn );
        }
    }
}
    4082:	f107 0708 	add.w	r7, r7, #8
    4086:	46bd      	mov	sp, r7
    4088:	bd80      	pop	{r7, pc}
    408a:	bf00      	nop

0000408c <MSS_I2C_disable_smbus_irq>:
void MSS_I2C_disable_smbus_irq
(
    mss_i2c_instance_t * this_i2c,
    uint8_t  irq_type
)
{
    408c:	b580      	push	{r7, lr}
    408e:	b082      	sub	sp, #8
    4090:	af00      	add	r7, sp, #0
    4092:	6078      	str	r0, [r7, #4]
    4094:	460b      	mov	r3, r1
    4096:	70fb      	strb	r3, [r7, #3]
    ASSERT( (this_i2c == &g_mss_i2c0) || (this_i2c == &g_mss_i2c1) );
    4098:	687a      	ldr	r2, [r7, #4]
    409a:	f24a 5390 	movw	r3, #42384	; 0xa590
    409e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    40a2:	429a      	cmp	r2, r3
    40a4:	d007      	beq.n	40b6 <MSS_I2C_disable_smbus_irq+0x2a>
    40a6:	687a      	ldr	r2, [r7, #4]
    40a8:	f24a 6304 	movw	r3, #42500	; 0xa604
    40ac:	f2c2 0300 	movt	r3, #8192	; 0x2000
    40b0:	429a      	cmp	r2, r3
    40b2:	d000      	beq.n	40b6 <MSS_I2C_disable_smbus_irq+0x2a>
    40b4:	be00      	bkpt	0x0000

	/* Disable any interrupts selected by the user */
    if ( this_i2c == &g_mss_i2c0 )
    40b6:	687a      	ldr	r2, [r7, #4]
    40b8:	f24a 5390 	movw	r3, #42384	; 0xa590
    40bc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    40c0:	429a      	cmp	r2, r3
    40c2:	d11f      	bne.n	4104 <MSS_I2C_disable_smbus_irq+0x78>
    {
        if ( irq_type & MSS_I2C_SMBALERT_IRQ )
    40c4:	78fb      	ldrb	r3, [r7, #3]
    40c6:	f003 0301 	and.w	r3, r3, #1
    40ca:	b2db      	uxtb	r3, r3
    40cc:	2b00      	cmp	r3, #0
    40ce:	d009      	beq.n	40e4 <MSS_I2C_disable_smbus_irq+0x58>
        {
            /* Disable interrupt at the NVIC and the MSS I2C */
            this_i2c->hw_smb_reg_bit->SMB_SMBALERT_IE = 0x00u;
    40d0:	687b      	ldr	r3, [r7, #4]
    40d2:	69db      	ldr	r3, [r3, #28]
    40d4:	f04f 0200 	mov.w	r2, #0
    40d8:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
            NVIC_DisableIRQ( I2C0_SMBAlert_IRQn );
    40dc:	f04f 000f 	mov.w	r0, #15
    40e0:	f7fe feda 	bl	2e98 <NVIC_DisableIRQ>
        }
        if (irq_type & MSS_I2C_SMBSUS_IRQ )
    40e4:	78fb      	ldrb	r3, [r7, #3]
    40e6:	f003 0302 	and.w	r3, r3, #2
    40ea:	2b00      	cmp	r3, #0
    40ec:	d02a      	beq.n	4144 <MSS_I2C_disable_smbus_irq+0xb8>
        {
            /* Disable interrupt at the NVIC and the MSS I2C */
            this_i2c->hw_smb_reg_bit->SMB_SMBSUS_IE = 0x00u;
    40ee:	687b      	ldr	r3, [r7, #4]
    40f0:	69db      	ldr	r3, [r3, #28]
    40f2:	f04f 0200 	mov.w	r2, #0
    40f6:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
            NVIC_DisableIRQ( I2C0_SMBus_IRQn );
    40fa:	f04f 0010 	mov.w	r0, #16
    40fe:	f7fe fecb 	bl	2e98 <NVIC_DisableIRQ>
    4102:	e020      	b.n	4146 <MSS_I2C_disable_smbus_irq+0xba>
        }
    }
    else
    {
        if ( irq_type & MSS_I2C_SMBALERT_IRQ )
    4104:	78fb      	ldrb	r3, [r7, #3]
    4106:	f003 0301 	and.w	r3, r3, #1
    410a:	b2db      	uxtb	r3, r3
    410c:	2b00      	cmp	r3, #0
    410e:	d009      	beq.n	4124 <MSS_I2C_disable_smbus_irq+0x98>
        {
            /* Disable interrupt at the NVIC and the MSS I2C */
            this_i2c->hw_smb_reg_bit->SMB_SMBALERT_IE = 0x00u;
    4110:	687b      	ldr	r3, [r7, #4]
    4112:	69db      	ldr	r3, [r3, #28]
    4114:	f04f 0200 	mov.w	r2, #0
    4118:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
            NVIC_DisableIRQ( I2C1_SMBAlert_IRQn );
    411c:	f04f 0012 	mov.w	r0, #18
    4120:	f7fe feba 	bl	2e98 <NVIC_DisableIRQ>
        }
        if (irq_type & MSS_I2C_SMBSUS_IRQ )
    4124:	78fb      	ldrb	r3, [r7, #3]
    4126:	f003 0302 	and.w	r3, r3, #2
    412a:	2b00      	cmp	r3, #0
    412c:	d00b      	beq.n	4146 <MSS_I2C_disable_smbus_irq+0xba>
        {
            /* Disable interrupt at the NVIC and the MSS I2C */
            this_i2c->hw_smb_reg_bit->SMB_SMBSUS_IE = 0x00u;
    412e:	687b      	ldr	r3, [r7, #4]
    4130:	69db      	ldr	r3, [r3, #28]
    4132:	f04f 0200 	mov.w	r2, #0
    4136:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
            NVIC_DisableIRQ( I2C1_SMBus_IRQn );
    413a:	f04f 0013 	mov.w	r0, #19
    413e:	f7fe feab 	bl	2e98 <NVIC_DisableIRQ>
    4142:	e000      	b.n	4146 <MSS_I2C_disable_smbus_irq+0xba>
        }
        if (irq_type & MSS_I2C_SMBSUS_IRQ )
        {
            /* Disable interrupt at the NVIC and the MSS I2C */
            this_i2c->hw_smb_reg_bit->SMB_SMBSUS_IE = 0x00u;
            NVIC_DisableIRQ( I2C0_SMBus_IRQn );
    4144:	bf00      	nop
            /* Disable interrupt at the NVIC and the MSS I2C */
            this_i2c->hw_smb_reg_bit->SMB_SMBSUS_IE = 0x00u;
            NVIC_DisableIRQ( I2C1_SMBus_IRQn );
        }
    }
}
    4146:	f107 0708 	add.w	r7, r7, #8
    414a:	46bd      	mov	sp, r7
    414c:	bd80      	pop	{r7, pc}
    414e:	bf00      	nop

00004150 <MSS_I2C_suspend_smbus_slave>:
 */
void MSS_I2C_suspend_smbus_slave
(
    mss_i2c_instance_t * this_i2c
)
{
    4150:	b480      	push	{r7}
    4152:	b083      	sub	sp, #12
    4154:	af00      	add	r7, sp, #0
    4156:	6078      	str	r0, [r7, #4]
    /* Active low output so 0 asserts condition */
    this_i2c->hw_smb_reg_bit->SMB_SMBSUS_NO = 0x00u;
    4158:	687b      	ldr	r3, [r7, #4]
    415a:	69db      	ldr	r3, [r3, #28]
    415c:	f04f 0200 	mov.w	r2, #0
    4160:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218
}
    4164:	f107 070c 	add.w	r7, r7, #12
    4168:	46bd      	mov	sp, r7
    416a:	bc80      	pop	{r7}
    416c:	4770      	bx	lr
    416e:	bf00      	nop

00004170 <MSS_I2C_resume_smbus_slave>:
 */
void MSS_I2C_resume_smbus_slave
(
    mss_i2c_instance_t * this_i2c
)
{
    4170:	b480      	push	{r7}
    4172:	b083      	sub	sp, #12
    4174:	af00      	add	r7, sp, #0
    4176:	6078      	str	r0, [r7, #4]
    /* Active low output so 1 clears condition */
    this_i2c->hw_smb_reg_bit->SMB_SMBSUS_NO = 0x01u;
    4178:	687b      	ldr	r3, [r7, #4]
    417a:	69db      	ldr	r3, [r3, #28]
    417c:	f04f 0201 	mov.w	r2, #1
    4180:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218
}
    4184:	f107 070c 	add.w	r7, r7, #12
    4188:	46bd      	mov	sp, r7
    418a:	bc80      	pop	{r7}
    418c:	4770      	bx	lr
    418e:	bf00      	nop

00004190 <MSS_I2C_reset_smbus>:
 */
void MSS_I2C_reset_smbus
(
    mss_i2c_instance_t * this_i2c
)
{
    4190:	b480      	push	{r7}
    4192:	b083      	sub	sp, #12
    4194:	af00      	add	r7, sp, #0
    4196:	6078      	str	r0, [r7, #4]
    this_i2c->hw_smb_reg_bit->SMB_SMBus_Reset = 0x01u;
    4198:	687b      	ldr	r3, [r7, #4]
    419a:	69db      	ldr	r3, [r3, #28]
    419c:	f04f 0201 	mov.w	r2, #1
    41a0:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
}
    41a4:	f107 070c 	add.w	r7, r7, #12
    41a8:	46bd      	mov	sp, r7
    41aa:	bc80      	pop	{r7}
    41ac:	4770      	bx	lr
    41ae:	bf00      	nop

000041b0 <MSS_I2C_set_smbus_alert>:
 */
void MSS_I2C_set_smbus_alert
(
    mss_i2c_instance_t * this_i2c
)
{
    41b0:	b480      	push	{r7}
    41b2:	b083      	sub	sp, #12
    41b4:	af00      	add	r7, sp, #0
    41b6:	6078      	str	r0, [r7, #4]
    /* Active low output so 0 asserts condition */
    this_i2c->hw_smb_reg_bit->SMB_SMBALERT_NO = 0x00u;
    41b8:	687b      	ldr	r3, [r7, #4]
    41ba:	69db      	ldr	r3, [r3, #28]
    41bc:	f04f 0200 	mov.w	r2, #0
    41c0:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
}
    41c4:	f107 070c 	add.w	r7, r7, #12
    41c8:	46bd      	mov	sp, r7
    41ca:	bc80      	pop	{r7}
    41cc:	4770      	bx	lr
    41ce:	bf00      	nop

000041d0 <MSS_I2C_clear_smbus_alert>:
 */
void MSS_I2C_clear_smbus_alert
(
    mss_i2c_instance_t * this_i2c
)
{
    41d0:	b480      	push	{r7}
    41d2:	b083      	sub	sp, #12
    41d4:	af00      	add	r7, sp, #0
    41d6:	6078      	str	r0, [r7, #4]
    /* Active low output so 1 clears condition */
    this_i2c->hw_smb_reg_bit->SMB_SMBALERT_NO = 0x01u;
    41d8:	687b      	ldr	r3, [r7, #4]
    41da:	69db      	ldr	r3, [r3, #28]
    41dc:	f04f 0201 	mov.w	r2, #1
    41e0:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
}
    41e4:	f107 070c 	add.w	r7, r7, #12
    41e8:	46bd      	mov	sp, r7
    41ea:	bc80      	pop	{r7}
    41ec:	4770      	bx	lr
    41ee:	bf00      	nop

000041f0 <MSS_I2C_set_gca>:

void MSS_I2C_set_gca
(
    mss_i2c_instance_t * this_i2c
)
{
    41f0:	b480      	push	{r7}
    41f2:	b083      	sub	sp, #12
    41f4:	af00      	add	r7, sp, #0
    41f6:	6078      	str	r0, [r7, #4]
    /* accept GC addressing. */
    this_i2c->hw_reg_bit->ADDR_GC = 0x01u;
    41f8:	687b      	ldr	r3, [r7, #4]
    41fa:	699b      	ldr	r3, [r3, #24]
    41fc:	f04f 0201 	mov.w	r2, #1
    4200:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
}
    4204:	f107 070c 	add.w	r7, r7, #12
    4208:	46bd      	mov	sp, r7
    420a:	bc80      	pop	{r7}
    420c:	4770      	bx	lr
    420e:	bf00      	nop

00004210 <MSS_I2C_clear_gca>:
 */
void MSS_I2C_clear_gca
(
    mss_i2c_instance_t * this_i2c
)
{
    4210:	b480      	push	{r7}
    4212:	b083      	sub	sp, #12
    4214:	af00      	add	r7, sp, #0
    4216:	6078      	str	r0, [r7, #4]
    /* Disable GC addressing. */
    this_i2c->hw_reg_bit->ADDR_GC = 0u;
    4218:	687b      	ldr	r3, [r7, #4]
    421a:	699b      	ldr	r3, [r3, #24]
    421c:	f04f 0200 	mov.w	r2, #0
    4220:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
}
    4224:	f107 070c 	add.w	r7, r7, #12
    4228:	46bd      	mov	sp, r7
    422a:	bc80      	pop	{r7}
    422c:	4770      	bx	lr
    422e:	bf00      	nop

00004230 <MSS_I2C_set_user_data>:
void MSS_I2C_set_user_data
(
    mss_i2c_instance_t * this_i2c,
    void * p_user_data
)
{
    4230:	b480      	push	{r7}
    4232:	b083      	sub	sp, #12
    4234:	af00      	add	r7, sp, #0
    4236:	6078      	str	r0, [r7, #4]
    4238:	6039      	str	r1, [r7, #0]
    this_i2c->p_user_data = p_user_data ;
    423a:	687b      	ldr	r3, [r7, #4]
    423c:	683a      	ldr	r2, [r7, #0]
    423e:	66da      	str	r2, [r3, #108]	; 0x6c
}
    4240:	f107 070c 	add.w	r7, r7, #12
    4244:	46bd      	mov	sp, r7
    4246:	bc80      	pop	{r7}
    4248:	4770      	bx	lr
    424a:	bf00      	nop

0000424c <MSS_I2C_get_user_data>:
 */
void * MSS_I2C_get_user_data
(
    mss_i2c_instance_t * this_i2c
)
{
    424c:	b480      	push	{r7}
    424e:	b083      	sub	sp, #12
    4250:	af00      	add	r7, sp, #0
    4252:	6078      	str	r0, [r7, #4]
    return( this_i2c->p_user_data);
    4254:	687b      	ldr	r3, [r7, #4]
    4256:	6edb      	ldr	r3, [r3, #108]	; 0x6c
}
    4258:	4618      	mov	r0, r3
    425a:	f107 070c 	add.w	r7, r7, #12
    425e:	46bd      	mov	sp, r7
    4260:	bc80      	pop	{r7}
    4262:	4770      	bx	lr

00004264 <disable_interrupts>:
/*------------------------------------------------------------------------------
 *
 */
static uint32_t disable_interrupts( void )
{
    4264:	b580      	push	{r7, lr}
    4266:	b082      	sub	sp, #8
    4268:	af00      	add	r7, sp, #0
    uint32_t primask;
    primask = __get_PRIMASK();
    426a:	f006 f80f 	bl	a28c <__get_PRIMASK>
    426e:	4603      	mov	r3, r0
    4270:	607b      	str	r3, [r7, #4]
    __set_PRIMASK(1u);
    4272:	f04f 0001 	mov.w	r0, #1
    4276:	f006 f819 	bl	a2ac <__set_PRIMASK>
    return primask;
    427a:	687b      	ldr	r3, [r7, #4]
}
    427c:	4618      	mov	r0, r3
    427e:	f107 0708 	add.w	r7, r7, #8
    4282:	46bd      	mov	sp, r7
    4284:	bd80      	pop	{r7, pc}
    4286:	bf00      	nop

00004288 <restore_interrupts>:

/*------------------------------------------------------------------------------
 *
 */
static void restore_interrupts( uint32_t primask )
{
    4288:	b580      	push	{r7, lr}
    428a:	b082      	sub	sp, #8
    428c:	af00      	add	r7, sp, #0
    428e:	6078      	str	r0, [r7, #4]
    __set_PRIMASK( primask );
    4290:	6878      	ldr	r0, [r7, #4]
    4292:	f006 f80b 	bl	a2ac <__set_PRIMASK>
}
    4296:	f107 0708 	add.w	r7, r7, #8
    429a:	46bd      	mov	sp, r7
    429c:	bd80      	pop	{r7, pc}
    429e:	bf00      	nop

000042a0 <I2C0_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void I2C0_IRQHandler( void )
#else
void I2C0_IRQHandler( void )
#endif
{
    42a0:	4668      	mov	r0, sp
    42a2:	f020 0107 	bic.w	r1, r0, #7
    42a6:	468d      	mov	sp, r1
    42a8:	b589      	push	{r0, r3, r7, lr}
    42aa:	af00      	add	r7, sp, #0
    mss_i2c_isr( &g_mss_i2c0 );
    42ac:	f24a 5090 	movw	r0, #42384	; 0xa590
    42b0:	f2c2 0000 	movt	r0, #8192	; 0x2000
    42b4:	f7ff f9ea 	bl	368c <mss_i2c_isr>
    NVIC_ClearPendingIRQ( I2C0_IRQn );
    42b8:	f04f 000e 	mov.w	r0, #14
    42bc:	f7fe fe0a 	bl	2ed4 <NVIC_ClearPendingIRQ>
}
    42c0:	46bd      	mov	sp, r7
    42c2:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    42c6:	4685      	mov	sp, r0
    42c8:	4770      	bx	lr
    42ca:	bf00      	nop

000042cc <I2C1_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void I2C1_IRQHandler( void )
#else
void I2C1_IRQHandler( void )
#endif
{
    42cc:	4668      	mov	r0, sp
    42ce:	f020 0107 	bic.w	r1, r0, #7
    42d2:	468d      	mov	sp, r1
    42d4:	b589      	push	{r0, r3, r7, lr}
    42d6:	af00      	add	r7, sp, #0
    mss_i2c_isr( &g_mss_i2c1 );
    42d8:	f24a 6004 	movw	r0, #42500	; 0xa604
    42dc:	f2c2 0000 	movt	r0, #8192	; 0x2000
    42e0:	f7ff f9d4 	bl	368c <mss_i2c_isr>
    NVIC_ClearPendingIRQ( I2C1_IRQn );
    42e4:	f04f 0011 	mov.w	r0, #17
    42e8:	f7fe fdf4 	bl	2ed4 <NVIC_ClearPendingIRQ>
}
    42ec:	46bd      	mov	sp, r7
    42ee:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    42f2:	4685      	mov	sp, r0
    42f4:	4770      	bx	lr
    42f6:	bf00      	nop

000042f8 <NVIC_EnableIRQ>:
 *
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
    42f8:	b480      	push	{r7}
    42fa:	b083      	sub	sp, #12
    42fc:	af00      	add	r7, sp, #0
    42fe:	4603      	mov	r3, r0
    4300:	80fb      	strh	r3, [r7, #6]
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
    4302:	f24e 1300 	movw	r3, #57600	; 0xe100
    4306:	f2ce 0300 	movt	r3, #57344	; 0xe000
    430a:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
    430e:	ea4f 1252 	mov.w	r2, r2, lsr #5
    4312:	88f9      	ldrh	r1, [r7, #6]
    4314:	f001 011f 	and.w	r1, r1, #31
    4318:	f04f 0001 	mov.w	r0, #1
    431c:	fa00 f101 	lsl.w	r1, r0, r1
    4320:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
    4324:	f107 070c 	add.w	r7, r7, #12
    4328:	46bd      	mov	sp, r7
    432a:	bc80      	pop	{r7}
    432c:	4770      	bx	lr
    432e:	bf00      	nop

00004330 <NVIC_ClearPendingIRQ>:
 *
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
    4330:	b480      	push	{r7}
    4332:	b083      	sub	sp, #12
    4334:	af00      	add	r7, sp, #0
    4336:	4603      	mov	r3, r0
    4338:	80fb      	strh	r3, [r7, #6]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
    433a:	f24e 1300 	movw	r3, #57600	; 0xe100
    433e:	f2ce 0300 	movt	r3, #57344	; 0xe000
    4342:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
    4346:	ea4f 1252 	mov.w	r2, r2, lsr #5
    434a:	88f9      	ldrh	r1, [r7, #6]
    434c:	f001 011f 	and.w	r1, r1, #31
    4350:	f04f 0001 	mov.w	r0, #1
    4354:	fa00 f101 	lsl.w	r1, r0, r1
    4358:	f102 0260 	add.w	r2, r2, #96	; 0x60
    435c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
    4360:	f107 070c 	add.w	r7, r7, #12
    4364:	46bd      	mov	sp, r7
    4366:	bc80      	pop	{r7}
    4368:	4770      	bx	lr
    436a:	bf00      	nop

0000436c <MSS_GPIO_init>:
/*-------------------------------------------------------------------------*//**
 * MSS_GPIO_init
 * See "mss_gpio.h" for details of how to use this function.
 */
void MSS_GPIO_init( void )
{
    436c:	b580      	push	{r7, lr}
    436e:	b082      	sub	sp, #8
    4370:	af00      	add	r7, sp, #0
    uint32_t i;
    
    /* reset MSS GPIO hardware */
    SYSREG->SOFT_RST_CR |= SYSREG_GPIO_SOFTRESET_MASK;
    4372:	f242 0300 	movw	r3, #8192	; 0x2000
    4376:	f2ce 0304 	movt	r3, #57348	; 0xe004
    437a:	f242 0200 	movw	r2, #8192	; 0x2000
    437e:	f2ce 0204 	movt	r2, #57348	; 0xe004
    4382:	6b12      	ldr	r2, [r2, #48]	; 0x30
    4384:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
    4388:	631a      	str	r2, [r3, #48]	; 0x30
    /* Clear any previously pended MSS GPIO interrupt */
    for ( i = 0U; i < NB_OF_GPIO; ++i )
    438a:	f04f 0300 	mov.w	r3, #0
    438e:	607b      	str	r3, [r7, #4]
    4390:	e00e      	b.n	43b0 <MSS_GPIO_init+0x44>
    {
        NVIC_ClearPendingIRQ( g_gpio_irqn_lut[i] );
    4392:	687a      	ldr	r2, [r7, #4]
    4394:	f245 73b8 	movw	r3, #22456	; 0x57b8
    4398:	f2c0 0301 	movt	r3, #1
    439c:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    43a0:	b21b      	sxth	r3, r3
    43a2:	4618      	mov	r0, r3
    43a4:	f7ff ffc4 	bl	4330 <NVIC_ClearPendingIRQ>
    uint32_t i;
    
    /* reset MSS GPIO hardware */
    SYSREG->SOFT_RST_CR |= SYSREG_GPIO_SOFTRESET_MASK;
    /* Clear any previously pended MSS GPIO interrupt */
    for ( i = 0U; i < NB_OF_GPIO; ++i )
    43a8:	687b      	ldr	r3, [r7, #4]
    43aa:	f103 0301 	add.w	r3, r3, #1
    43ae:	607b      	str	r3, [r7, #4]
    43b0:	687b      	ldr	r3, [r7, #4]
    43b2:	2b1f      	cmp	r3, #31
    43b4:	d9ed      	bls.n	4392 <MSS_GPIO_init+0x26>
    {
        NVIC_ClearPendingIRQ( g_gpio_irqn_lut[i] );
    }
    /* Take MSS GPIO hardware out of reset. */
    SYSREG->SOFT_RST_CR &= ~SYSREG_GPIO_SOFTRESET_MASK;
    43b6:	f242 0300 	movw	r3, #8192	; 0x2000
    43ba:	f2ce 0304 	movt	r3, #57348	; 0xe004
    43be:	f242 0200 	movw	r2, #8192	; 0x2000
    43c2:	f2ce 0204 	movt	r2, #57348	; 0xe004
    43c6:	6b12      	ldr	r2, [r2, #48]	; 0x30
    43c8:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
    43cc:	631a      	str	r2, [r3, #48]	; 0x30
}
    43ce:	f107 0708 	add.w	r7, r7, #8
    43d2:	46bd      	mov	sp, r7
    43d4:	bd80      	pop	{r7, pc}
    43d6:	bf00      	nop

000043d8 <MSS_GPIO_config>:
void MSS_GPIO_config
(
    mss_gpio_id_t port_id,
    uint32_t config
)
{
    43d8:	b480      	push	{r7}
    43da:	b085      	sub	sp, #20
    43dc:	af00      	add	r7, sp, #0
    43de:	4603      	mov	r3, r0
    43e0:	6039      	str	r1, [r7, #0]
    43e2:	71fb      	strb	r3, [r7, #7]
    uint32_t gpio_idx = (uint32_t)port_id;
    43e4:	79fb      	ldrb	r3, [r7, #7]
    43e6:	60fb      	str	r3, [r7, #12]
    
    ASSERT( gpio_idx < NB_OF_GPIO );
    43e8:	68fb      	ldr	r3, [r7, #12]
    43ea:	2b1f      	cmp	r3, #31
    43ec:	d900      	bls.n	43f0 <MSS_GPIO_config+0x18>
    43ee:	be00      	bkpt	0x0000

    if ( gpio_idx < NB_OF_GPIO )
    43f0:	68fb      	ldr	r3, [r7, #12]
    43f2:	2b1f      	cmp	r3, #31
    43f4:	d808      	bhi.n	4408 <MSS_GPIO_config+0x30>
    {
        *(g_config_reg_lut[gpio_idx]) = config;
    43f6:	68fa      	ldr	r2, [r7, #12]
    43f8:	f245 7338 	movw	r3, #22328	; 0x5738
    43fc:	f2c0 0301 	movt	r3, #1
    4400:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    4404:	683a      	ldr	r2, [r7, #0]
    4406:	601a      	str	r2, [r3, #0]
    }
}
    4408:	f107 0714 	add.w	r7, r7, #20
    440c:	46bd      	mov	sp, r7
    440e:	bc80      	pop	{r7}
    4410:	4770      	bx	lr
    4412:	bf00      	nop

00004414 <MSS_GPIO_set_output>:
void MSS_GPIO_set_output
(
    mss_gpio_id_t       port_id,
    uint8_t             value
)
{
    4414:	b480      	push	{r7}
    4416:	b085      	sub	sp, #20
    4418:	af00      	add	r7, sp, #0
    441a:	4602      	mov	r2, r0
    441c:	460b      	mov	r3, r1
    441e:	71fa      	strb	r2, [r7, #7]
    4420:	71bb      	strb	r3, [r7, #6]
    uint32_t gpio_idx = (uint32_t)port_id;
    4422:	79fb      	ldrb	r3, [r7, #7]
    4424:	60fb      	str	r3, [r7, #12]
    
    ASSERT( gpio_idx < NB_OF_GPIO );
    4426:	68fb      	ldr	r3, [r7, #12]
    4428:	2b1f      	cmp	r3, #31
    442a:	d900      	bls.n	442e <MSS_GPIO_set_output+0x1a>
    442c:	be00      	bkpt	0x0000
    
    if ( gpio_idx < NB_OF_GPIO )
    442e:	68fb      	ldr	r3, [r7, #12]
    4430:	2b1f      	cmp	r3, #31
    4432:	d809      	bhi.n	4448 <MSS_GPIO_set_output+0x34>
    {
        GPIO_BITBAND->GPIO_OUT[gpio_idx] = (uint32_t)value;
    4434:	f240 0300 	movw	r3, #0
    4438:	f2c4 2326 	movt	r3, #16934	; 0x4226
    443c:	68fa      	ldr	r2, [r7, #12]
    443e:	79b9      	ldrb	r1, [r7, #6]
    4440:	f502 6288 	add.w	r2, r2, #1088	; 0x440
    4444:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    }
}
    4448:	f107 0714 	add.w	r7, r7, #20
    444c:	46bd      	mov	sp, r7
    444e:	bc80      	pop	{r7}
    4450:	4770      	bx	lr
    4452:	bf00      	nop

00004454 <MSS_GPIO_drive_inout>:
void MSS_GPIO_drive_inout
(
    mss_gpio_id_t port_id,
    mss_gpio_inout_state_t inout_state
)
{
    4454:	b480      	push	{r7}
    4456:	b087      	sub	sp, #28
    4458:	af00      	add	r7, sp, #0
    445a:	4602      	mov	r2, r0
    445c:	460b      	mov	r3, r1
    445e:	71fa      	strb	r2, [r7, #7]
    4460:	71bb      	strb	r3, [r7, #6]
    uint32_t outputs_state;
    uint32_t config;
    uint32_t gpio_idx = (uint32_t)port_id;
    4462:	79fb      	ldrb	r3, [r7, #7]
    4464:	617b      	str	r3, [r7, #20]
    
    ASSERT( gpio_idx < NB_OF_GPIO );
    4466:	697b      	ldr	r3, [r7, #20]
    4468:	2b1f      	cmp	r3, #31
    446a:	d900      	bls.n	446e <MSS_GPIO_drive_inout+0x1a>
    446c:	be00      	bkpt	0x0000
    
    if ( gpio_idx < NB_OF_GPIO )
    446e:	697b      	ldr	r3, [r7, #20]
    4470:	2b1f      	cmp	r3, #31
    4472:	d87d      	bhi.n	4570 <MSS_GPIO_drive_inout+0x11c>
    {
        switch( inout_state )
    4474:	79bb      	ldrb	r3, [r7, #6]
    4476:	2b01      	cmp	r3, #1
    4478:	d004      	beq.n	4484 <MSS_GPIO_drive_inout+0x30>
    447a:	2b02      	cmp	r3, #2
    447c:	d060      	beq.n	4540 <MSS_GPIO_drive_inout+0xec>
    447e:	2b00      	cmp	r3, #0
    4480:	d02e      	beq.n	44e0 <MSS_GPIO_drive_inout+0x8c>
    4482:	e074      	b.n	456e <MSS_GPIO_drive_inout+0x11a>
        {
        case MSS_GPIO_DRIVE_HIGH:
            /* Set output high */
            outputs_state = GPIO->GPIO_OUT;
    4484:	f243 0300 	movw	r3, #12288	; 0x3000
    4488:	f2c4 0301 	movt	r3, #16385	; 0x4001
    448c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
    4490:	60fb      	str	r3, [r7, #12]
            outputs_state |= (uint32_t)1 << gpio_idx;
    4492:	697b      	ldr	r3, [r7, #20]
    4494:	f04f 0201 	mov.w	r2, #1
    4498:	fa02 f303 	lsl.w	r3, r2, r3
    449c:	68fa      	ldr	r2, [r7, #12]
    449e:	ea42 0303 	orr.w	r3, r2, r3
    44a2:	60fb      	str	r3, [r7, #12]
            GPIO->GPIO_OUT = outputs_state;
    44a4:	f243 0300 	movw	r3, #12288	; 0x3000
    44a8:	f2c4 0301 	movt	r3, #16385	; 0x4001
    44ac:	68fa      	ldr	r2, [r7, #12]
    44ae:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
            /* Enable output buffer */
            config = *(g_config_reg_lut[gpio_idx]);
    44b2:	697a      	ldr	r2, [r7, #20]
    44b4:	f245 7338 	movw	r3, #22328	; 0x5738
    44b8:	f2c0 0301 	movt	r3, #1
    44bc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    44c0:	681b      	ldr	r3, [r3, #0]
    44c2:	613b      	str	r3, [r7, #16]
            config |= OUTPUT_BUFFER_ENABLE_MASK;
    44c4:	693b      	ldr	r3, [r7, #16]
    44c6:	f043 0304 	orr.w	r3, r3, #4
    44ca:	613b      	str	r3, [r7, #16]
            *(g_config_reg_lut[gpio_idx]) = config;
    44cc:	697a      	ldr	r2, [r7, #20]
    44ce:	f245 7338 	movw	r3, #22328	; 0x5738
    44d2:	f2c0 0301 	movt	r3, #1
    44d6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    44da:	693a      	ldr	r2, [r7, #16]
    44dc:	601a      	str	r2, [r3, #0]
            break;
    44de:	e047      	b.n	4570 <MSS_GPIO_drive_inout+0x11c>
            
        case MSS_GPIO_DRIVE_LOW:
            /* Set output low */
            outputs_state = GPIO->GPIO_OUT;
    44e0:	f243 0300 	movw	r3, #12288	; 0x3000
    44e4:	f2c4 0301 	movt	r3, #16385	; 0x4001
    44e8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
    44ec:	60fb      	str	r3, [r7, #12]
            outputs_state &= ~((uint32_t)((uint32_t)1 << gpio_idx));
    44ee:	697b      	ldr	r3, [r7, #20]
    44f0:	f04f 0201 	mov.w	r2, #1
    44f4:	fa02 f303 	lsl.w	r3, r2, r3
    44f8:	ea6f 0303 	mvn.w	r3, r3
    44fc:	68fa      	ldr	r2, [r7, #12]
    44fe:	ea02 0303 	and.w	r3, r2, r3
    4502:	60fb      	str	r3, [r7, #12]
            GPIO->GPIO_OUT = outputs_state;
    4504:	f243 0300 	movw	r3, #12288	; 0x3000
    4508:	f2c4 0301 	movt	r3, #16385	; 0x4001
    450c:	68fa      	ldr	r2, [r7, #12]
    450e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
            /* Enable output buffer */
            config = *(g_config_reg_lut[gpio_idx]);
    4512:	697a      	ldr	r2, [r7, #20]
    4514:	f245 7338 	movw	r3, #22328	; 0x5738
    4518:	f2c0 0301 	movt	r3, #1
    451c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    4520:	681b      	ldr	r3, [r3, #0]
    4522:	613b      	str	r3, [r7, #16]
            config |= OUTPUT_BUFFER_ENABLE_MASK;
    4524:	693b      	ldr	r3, [r7, #16]
    4526:	f043 0304 	orr.w	r3, r3, #4
    452a:	613b      	str	r3, [r7, #16]
            *(g_config_reg_lut[gpio_idx]) = config;
    452c:	697a      	ldr	r2, [r7, #20]
    452e:	f245 7338 	movw	r3, #22328	; 0x5738
    4532:	f2c0 0301 	movt	r3, #1
    4536:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    453a:	693a      	ldr	r2, [r7, #16]
    453c:	601a      	str	r2, [r3, #0]
            break;
    453e:	e017      	b.n	4570 <MSS_GPIO_drive_inout+0x11c>
            
        case MSS_GPIO_HIGH_Z:
            /* Disable output buffer */
            config = *(g_config_reg_lut[gpio_idx]);
    4540:	697a      	ldr	r2, [r7, #20]
    4542:	f245 7338 	movw	r3, #22328	; 0x5738
    4546:	f2c0 0301 	movt	r3, #1
    454a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    454e:	681b      	ldr	r3, [r3, #0]
    4550:	613b      	str	r3, [r7, #16]
            config &= ~OUTPUT_BUFFER_ENABLE_MASK;
    4552:	693b      	ldr	r3, [r7, #16]
    4554:	f023 0304 	bic.w	r3, r3, #4
    4558:	613b      	str	r3, [r7, #16]
            *(g_config_reg_lut[gpio_idx]) = config;
    455a:	697a      	ldr	r2, [r7, #20]
    455c:	f245 7338 	movw	r3, #22328	; 0x5738
    4560:	f2c0 0301 	movt	r3, #1
    4564:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    4568:	693a      	ldr	r2, [r7, #16]
    456a:	601a      	str	r2, [r3, #0]
            break;
    456c:	e000      	b.n	4570 <MSS_GPIO_drive_inout+0x11c>
            
        default:
            ASSERT(0);
    456e:	be00      	bkpt	0x0000
            break;
        }
    }
}
    4570:	f107 071c 	add.w	r7, r7, #28
    4574:	46bd      	mov	sp, r7
    4576:	bc80      	pop	{r7}
    4578:	4770      	bx	lr
    457a:	bf00      	nop

0000457c <MSS_GPIO_enable_irq>:
 */
void MSS_GPIO_enable_irq
(
    mss_gpio_id_t port_id
)
{
    457c:	b580      	push	{r7, lr}
    457e:	b084      	sub	sp, #16
    4580:	af00      	add	r7, sp, #0
    4582:	4603      	mov	r3, r0
    4584:	71fb      	strb	r3, [r7, #7]
    uint32_t cfg_value;
    uint32_t gpio_idx = (uint32_t)port_id;
    4586:	79fb      	ldrb	r3, [r7, #7]
    4588:	60fb      	str	r3, [r7, #12]
    
    ASSERT( gpio_idx < NB_OF_GPIO );
    458a:	68fb      	ldr	r3, [r7, #12]
    458c:	2b1f      	cmp	r3, #31
    458e:	d900      	bls.n	4592 <MSS_GPIO_enable_irq+0x16>
    4590:	be00      	bkpt	0x0000
    
    if ( gpio_idx < NB_OF_GPIO )
    4592:	68fb      	ldr	r3, [r7, #12]
    4594:	2b1f      	cmp	r3, #31
    4596:	d81e      	bhi.n	45d6 <MSS_GPIO_enable_irq+0x5a>
    {
        cfg_value = *(g_config_reg_lut[gpio_idx]);
    4598:	68fa      	ldr	r2, [r7, #12]
    459a:	f245 7338 	movw	r3, #22328	; 0x5738
    459e:	f2c0 0301 	movt	r3, #1
    45a2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    45a6:	681b      	ldr	r3, [r3, #0]
    45a8:	60bb      	str	r3, [r7, #8]
        *(g_config_reg_lut[gpio_idx]) = (cfg_value | GPIO_INT_ENABLE_MASK);
    45aa:	68fa      	ldr	r2, [r7, #12]
    45ac:	f245 7338 	movw	r3, #22328	; 0x5738
    45b0:	f2c0 0301 	movt	r3, #1
    45b4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    45b8:	68ba      	ldr	r2, [r7, #8]
    45ba:	f042 0208 	orr.w	r2, r2, #8
    45be:	601a      	str	r2, [r3, #0]
        NVIC_EnableIRQ( g_gpio_irqn_lut[gpio_idx] );
    45c0:	68fa      	ldr	r2, [r7, #12]
    45c2:	f245 73b8 	movw	r3, #22456	; 0x57b8
    45c6:	f2c0 0301 	movt	r3, #1
    45ca:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    45ce:	b21b      	sxth	r3, r3
    45d0:	4618      	mov	r0, r3
    45d2:	f7ff fe91 	bl	42f8 <NVIC_EnableIRQ>
    }
}
    45d6:	f107 0710 	add.w	r7, r7, #16
    45da:	46bd      	mov	sp, r7
    45dc:	bd80      	pop	{r7, pc}
    45de:	bf00      	nop

000045e0 <MSS_GPIO_disable_irq>:
 */
void MSS_GPIO_disable_irq
(
    mss_gpio_id_t port_id
)
{
    45e0:	b480      	push	{r7}
    45e2:	b085      	sub	sp, #20
    45e4:	af00      	add	r7, sp, #0
    45e6:	4603      	mov	r3, r0
    45e8:	71fb      	strb	r3, [r7, #7]
    uint32_t cfg_value;
    uint32_t gpio_idx = (uint32_t)port_id;
    45ea:	79fb      	ldrb	r3, [r7, #7]
    45ec:	60fb      	str	r3, [r7, #12]
    
    ASSERT( gpio_idx < NB_OF_GPIO );
    45ee:	68fb      	ldr	r3, [r7, #12]
    45f0:	2b1f      	cmp	r3, #31
    45f2:	d900      	bls.n	45f6 <MSS_GPIO_disable_irq+0x16>
    45f4:	be00      	bkpt	0x0000

    if ( gpio_idx < NB_OF_GPIO )
    45f6:	68fb      	ldr	r3, [r7, #12]
    45f8:	2b1f      	cmp	r3, #31
    45fa:	d813      	bhi.n	4624 <MSS_GPIO_disable_irq+0x44>
    {
        cfg_value = *(g_config_reg_lut[gpio_idx]);
    45fc:	68fa      	ldr	r2, [r7, #12]
    45fe:	f245 7338 	movw	r3, #22328	; 0x5738
    4602:	f2c0 0301 	movt	r3, #1
    4606:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    460a:	681b      	ldr	r3, [r3, #0]
    460c:	60bb      	str	r3, [r7, #8]
        *(g_config_reg_lut[gpio_idx]) = (cfg_value & ~GPIO_INT_ENABLE_MASK);
    460e:	68fa      	ldr	r2, [r7, #12]
    4610:	f245 7338 	movw	r3, #22328	; 0x5738
    4614:	f2c0 0301 	movt	r3, #1
    4618:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    461c:	68ba      	ldr	r2, [r7, #8]
    461e:	f022 0208 	bic.w	r2, r2, #8
    4622:	601a      	str	r2, [r3, #0]
    }
}
    4624:	f107 0714 	add.w	r7, r7, #20
    4628:	46bd      	mov	sp, r7
    462a:	bc80      	pop	{r7}
    462c:	4770      	bx	lr
    462e:	bf00      	nop

00004630 <MSS_GPIO_clear_irq>:
 */
void MSS_GPIO_clear_irq
(
    mss_gpio_id_t port_id
)
{
    4630:	b580      	push	{r7, lr}
    4632:	b084      	sub	sp, #16
    4634:	af00      	add	r7, sp, #0
    4636:	4603      	mov	r3, r0
    4638:	71fb      	strb	r3, [r7, #7]
    uint32_t gpio_idx = (uint32_t)port_id;
    463a:	79fb      	ldrb	r3, [r7, #7]
    463c:	60fb      	str	r3, [r7, #12]
    
    ASSERT( gpio_idx < NB_OF_GPIO );
    463e:	68fb      	ldr	r3, [r7, #12]
    4640:	2b1f      	cmp	r3, #31
    4642:	d900      	bls.n	4646 <MSS_GPIO_clear_irq+0x16>
    4644:	be00      	bkpt	0x0000
    
    if ( gpio_idx < NB_OF_GPIO )
    4646:	68fb      	ldr	r3, [r7, #12]
    4648:	2b1f      	cmp	r3, #31
    464a:	d815      	bhi.n	4678 <MSS_GPIO_clear_irq+0x48>
    {
        GPIO->GPIO_IRQ = ((uint32_t)1) << gpio_idx;
    464c:	f243 0300 	movw	r3, #12288	; 0x3000
    4650:	f2c4 0301 	movt	r3, #16385	; 0x4001
    4654:	68fa      	ldr	r2, [r7, #12]
    4656:	f04f 0101 	mov.w	r1, #1
    465a:	fa01 f202 	lsl.w	r2, r1, r2
    465e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
        NVIC_ClearPendingIRQ( g_gpio_irqn_lut[gpio_idx] );
    4662:	68fa      	ldr	r2, [r7, #12]
    4664:	f245 73b8 	movw	r3, #22456	; 0x57b8
    4668:	f2c0 0301 	movt	r3, #1
    466c:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    4670:	b21b      	sxth	r3, r3
    4672:	4618      	mov	r0, r3
    4674:	f7ff fe5c 	bl	4330 <NVIC_ClearPendingIRQ>
    }
}
    4678:	f107 0710 	add.w	r7, r7, #16
    467c:	46bd      	mov	sp, r7
    467e:	bd80      	pop	{r7, pc}

00004680 <mss_mac_crc32>:
(
    uint32_t value,
    const uint8_t *data,
    uint32_t data_length
)
{
    4680:	b480      	push	{r7}
    4682:	b087      	sub	sp, #28
    4684:	af00      	add	r7, sp, #0
    4686:	60f8      	str	r0, [r7, #12]
    4688:	60b9      	str	r1, [r7, #8]
    468a:	607a      	str	r2, [r7, #4]
  uint32_t a;
  
  for(a=0; a<data_length; a++) {
    468c:	f04f 0300 	mov.w	r3, #0
    4690:	617b      	str	r3, [r7, #20]
    4692:	e019      	b.n	46c8 <mss_mac_crc32+0x48>
	value = crc32_table[(value ^ data[a]) & 0xff] ^ (value >> 8);
    4694:	68ba      	ldr	r2, [r7, #8]
    4696:	697b      	ldr	r3, [r7, #20]
    4698:	4413      	add	r3, r2
    469a:	781b      	ldrb	r3, [r3, #0]
    469c:	461a      	mov	r2, r3
    469e:	68fb      	ldr	r3, [r7, #12]
    46a0:	ea82 0303 	eor.w	r3, r2, r3
    46a4:	f003 02ff 	and.w	r2, r3, #255	; 0xff
    46a8:	f245 73f8 	movw	r3, #22520	; 0x57f8
    46ac:	f2c0 0301 	movt	r3, #1
    46b0:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
    46b4:	68fb      	ldr	r3, [r7, #12]
    46b6:	ea4f 2313 	mov.w	r3, r3, lsr #8
    46ba:	ea82 0303 	eor.w	r3, r2, r3
    46be:	60fb      	str	r3, [r7, #12]
    uint32_t data_length
)
{
  uint32_t a;
  
  for(a=0; a<data_length; a++) {
    46c0:	697b      	ldr	r3, [r7, #20]
    46c2:	f103 0301 	add.w	r3, r3, #1
    46c6:	617b      	str	r3, [r7, #20]
    46c8:	697a      	ldr	r2, [r7, #20]
    46ca:	687b      	ldr	r3, [r7, #4]
    46cc:	429a      	cmp	r2, r3
    46ce:	d3e1      	bcc.n	4694 <mss_mac_crc32+0x14>
	value = crc32_table[(value ^ data[a]) & 0xff] ^ (value >> 8);
  }
  
  return value;
    46d0:	68fb      	ldr	r3, [r7, #12]
}
    46d2:	4618      	mov	r0, r3
    46d4:	f107 071c 	add.w	r7, r7, #28
    46d8:	46bd      	mov	sp, r7
    46da:	bc80      	pop	{r7}
    46dc:	4770      	bx	lr
    46de:	bf00      	nop

000046e0 <mss_ethernet_crc>:
mss_ethernet_crc
(
    const uint8_t *data,
    uint32_t data_length
)
{
    46e0:	b580      	push	{r7, lr}
    46e2:	b082      	sub	sp, #8
    46e4:	af00      	add	r7, sp, #0
    46e6:	6078      	str	r0, [r7, #4]
    46e8:	6039      	str	r1, [r7, #0]
	return mss_mac_crc32( 0xffffffffUL, data, data_length );
    46ea:	f04f 30ff 	mov.w	r0, #4294967295
    46ee:	6879      	ldr	r1, [r7, #4]
    46f0:	683a      	ldr	r2, [r7, #0]
    46f2:	f7ff ffc5 	bl	4680 <mss_mac_crc32>
    46f6:	4603      	mov	r3, r0
}
    46f8:	4618      	mov	r0, r3
    46fa:	f107 0708 	add.w	r7, r7, #8
    46fe:	46bd      	mov	sp, r7
    4700:	bd80      	pop	{r7, pc}
    4702:	bf00      	nop

00004704 <MSS_MAC_init>:
void
MSS_MAC_init
(
	uint8_t phy_address
)
{
    4704:	b580      	push	{r7, lr}
    4706:	b08a      	sub	sp, #40	; 0x28
    4708:	af00      	add	r7, sp, #0
    470a:	4603      	mov	r3, r0
    470c:	71fb      	strb	r3, [r7, #7]
    const uint8_t mac_address[6] = { DEFAULT_MAC_ADDRESS };
    470e:	f645 5248 	movw	r2, #23880	; 0x5d48
    4712:	f2c0 0201 	movt	r2, #1
    4716:	f107 030c 	add.w	r3, r7, #12
    471a:	e892 0003 	ldmia.w	r2, {r0, r1}
    471e:	6018      	str	r0, [r3, #0]
    4720:	f103 0304 	add.w	r3, r3, #4
    4724:	8019      	strh	r1, [r3, #0]
    int32_t a;

	/* To start with all buffers are free. */
	for( a = 0; a < macNUM_BUFFERS; a++ )
    4726:	f04f 0300 	mov.w	r3, #0
    472a:	617b      	str	r3, [r7, #20]
    472c:	e00b      	b.n	4746 <MSS_MAC_init+0x42>
	{
		ucMACBufferInUse[ a ] = pdFALSE;
    472e:	697a      	ldr	r2, [r7, #20]
    4730:	f642 3320 	movw	r3, #11040	; 0x2b20
    4734:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4738:	f04f 0100 	mov.w	r1, #0
    473c:	5499      	strb	r1, [r3, r2]
{
    const uint8_t mac_address[6] = { DEFAULT_MAC_ADDRESS };
    int32_t a;

	/* To start with all buffers are free. */
	for( a = 0; a < macNUM_BUFFERS; a++ )
    473e:	697b      	ldr	r3, [r7, #20]
    4740:	f103 0301 	add.w	r3, r3, #1
    4744:	617b      	str	r3, [r7, #20]
    4746:	697b      	ldr	r3, [r7, #20]
    4748:	2b06      	cmp	r3, #6
    474a:	ddf0      	ble.n	472e <MSS_MAC_init+0x2a>
	{
		ucMACBufferInUse[ a ] = pdFALSE;
	}
	
    /* Try to reset chip */
    MAC_BITBAND->CSR0_SWR = 1u;
    474c:	f240 0300 	movw	r3, #0
    4750:	f2c4 2306 	movt	r3, #16902	; 0x4206
    4754:	f04f 0201 	mov.w	r2, #1
    4758:	601a      	str	r2, [r3, #0]

    do
    {
    	vTaskDelay( 10 );
    475a:	f04f 000a 	mov.w	r0, #10
    475e:	f00c fbf1 	bl	10f44 <vTaskDelay>
    } while ( 1u == MAC_BITBAND->CSR0_SWR );
    4762:	f240 0300 	movw	r3, #0
    4766:	f2c4 2306 	movt	r3, #16902	; 0x4206
    476a:	681b      	ldr	r3, [r3, #0]
    476c:	2b01      	cmp	r3, #1
    476e:	d0f4      	beq.n	475a <MSS_MAC_init+0x56>

    /* Check reset values of some registers to constrol
     * base address validity */
    configASSERT( MAC->CSR0 == 0xFE000000uL );
    4770:	f243 0300 	movw	r3, #12288	; 0x3000
    4774:	f2c4 0300 	movt	r3, #16384	; 0x4000
    4778:	681b      	ldr	r3, [r3, #0]
    477a:	f1b3 4f7e 	cmp.w	r3, #4261412864	; 0xfe000000
    477e:	d009      	beq.n	4794 <MSS_MAC_init+0x90>
    4780:	f04f 0328 	mov.w	r3, #40	; 0x28
    4784:	f383 8811 	msr	BASEPRI, r3
    4788:	f3bf 8f6f 	isb	sy
    478c:	f3bf 8f4f 	dsb	sy
    4790:	61bb      	str	r3, [r7, #24]
    4792:	e7fe      	b.n	4792 <MSS_MAC_init+0x8e>
    configASSERT( MAC->CSR5 == 0xF0000000uL );
    4794:	f243 0300 	movw	r3, #12288	; 0x3000
    4798:	f2c4 0300 	movt	r3, #16384	; 0x4000
    479c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    479e:	f1b3 4f70 	cmp.w	r3, #4026531840	; 0xf0000000
    47a2:	d009      	beq.n	47b8 <MSS_MAC_init+0xb4>
    47a4:	f04f 0328 	mov.w	r3, #40	; 0x28
    47a8:	f383 8811 	msr	BASEPRI, r3
    47ac:	f3bf 8f6f 	isb	sy
    47b0:	f3bf 8f4f 	dsb	sy
    47b4:	61fb      	str	r3, [r7, #28]
    47b6:	e7fe      	b.n	47b6 <MSS_MAC_init+0xb2>
    configASSERT( MAC->CSR6 == 0x32000040uL );
    47b8:	f243 0300 	movw	r3, #12288	; 0x3000
    47bc:	f2c4 0300 	movt	r3, #16384	; 0x4000
    47c0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
    47c2:	f240 0340 	movw	r3, #64	; 0x40
    47c6:	f2c3 2300 	movt	r3, #12800	; 0x3200
    47ca:	429a      	cmp	r2, r3
    47cc:	d009      	beq.n	47e2 <MSS_MAC_init+0xde>
    47ce:	f04f 0328 	mov.w	r3, #40	; 0x28
    47d2:	f383 8811 	msr	BASEPRI, r3
    47d6:	f3bf 8f6f 	isb	sy
    47da:	f3bf 8f4f 	dsb	sy
    47de:	623b      	str	r3, [r7, #32]
    47e0:	e7fe      	b.n	47e0 <MSS_MAC_init+0xdc>

    /* Instance setup */
    MAC_memset_All( &g_mss_mac, 0u );
    47e2:	f24a 6078 	movw	r0, #42616	; 0xa678
    47e6:	f2c2 0000 	movt	r0, #8192	; 0x2000
    47ea:	f04f 0100 	mov.w	r1, #0
    47ee:	f002 f857 	bl	68a0 <MAC_memset_All>

    g_mss_mac.base_address = MAC_BASE;
    47f2:	f24a 6378 	movw	r3, #42616	; 0xa678
    47f6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    47fa:	f243 0200 	movw	r2, #12288	; 0x3000
    47fe:	f2c4 0200 	movt	r2, #16384	; 0x4000
    4802:	601a      	str	r2, [r3, #0]
    g_mss_mac.phy_address = phy_address;
    4804:	f24a 6378 	movw	r3, #42616	; 0xa678
    4808:	f2c2 0300 	movt	r3, #8192	; 0x2000
    480c:	79fa      	ldrb	r2, [r7, #7]
    480e:	f883 20e8 	strb.w	r2, [r3, #232]	; 0xe8

    for( a=0; a<RX_RING_SIZE; a++ )
    4812:	f04f 0300 	mov.w	r3, #0
    4816:	617b      	str	r3, [r7, #20]
    4818:	e03b      	b.n	4892 <MSS_MAC_init+0x18e>
    {
        /* Give the ownership to the MAC */
        g_mss_mac.rx_descriptors[a].descriptor_0 = RDES0_OWN;
    481a:	697a      	ldr	r2, [r7, #20]
    481c:	f24a 6378 	movw	r3, #42616	; 0xa678
    4820:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4824:	ea4f 1202 	mov.w	r2, r2, lsl #4
    4828:	4413      	add	r3, r2
    482a:	f103 0398 	add.w	r3, r3, #152	; 0x98
    482e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
    4832:	601a      	str	r2, [r3, #0]
        g_mss_mac.rx_descriptors[a].descriptor_1 = (MSS_RX_BUFF_SIZE << RDES1_RBS1_OFFSET);
    4834:	697a      	ldr	r2, [r7, #20]
    4836:	f24a 6378 	movw	r3, #42616	; 0xa678
    483a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    483e:	ea4f 1202 	mov.w	r2, r2, lsl #4
    4842:	4413      	add	r3, r2
    4844:	f103 039c 	add.w	r3, r3, #156	; 0x9c
    4848:	f44f 62be 	mov.w	r2, #1520	; 0x5f0
    484c:	601a      	str	r2, [r3, #0]
		
		/* Allocate a buffer to the descriptor, then mark the buffer as in use
		(not free). */
        g_mss_mac.rx_descriptors[a].buffer_1 = ( unsigned long ) &( xMACBuffers.ucBuffer[ a ][ 0 ] );
    484e:	6979      	ldr	r1, [r7, #20]
    4850:	f240 2370 	movw	r3, #624	; 0x270
    4854:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4858:	697a      	ldr	r2, [r7, #20]
    485a:	f44f 60ba 	mov.w	r0, #1488	; 0x5d0
    485e:	fb00 f202 	mul.w	r2, r0, r2
    4862:	4413      	add	r3, r2
    4864:	461a      	mov	r2, r3
    4866:	f24a 6378 	movw	r3, #42616	; 0xa678
    486a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    486e:	f101 010a 	add.w	r1, r1, #10
    4872:	ea4f 1101 	mov.w	r1, r1, lsl #4
    4876:	440b      	add	r3, r1
    4878:	601a      	str	r2, [r3, #0]
		ucMACBufferInUse[ a ] = pdTRUE;
    487a:	697a      	ldr	r2, [r7, #20]
    487c:	f642 3320 	movw	r3, #11040	; 0x2b20
    4880:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4884:	f04f 0101 	mov.w	r1, #1
    4888:	5499      	strb	r1, [r3, r2]
    MAC_memset_All( &g_mss_mac, 0u );

    g_mss_mac.base_address = MAC_BASE;
    g_mss_mac.phy_address = phy_address;

    for( a=0; a<RX_RING_SIZE; a++ )
    488a:	697b      	ldr	r3, [r7, #20]
    488c:	f103 0301 	add.w	r3, r3, #1
    4890:	617b      	str	r3, [r7, #20]
    4892:	697b      	ldr	r3, [r7, #20]
    4894:	2b04      	cmp	r3, #4
    4896:	ddc0      	ble.n	481a <MSS_MAC_init+0x116>
		/* Allocate a buffer to the descriptor, then mark the buffer as in use
		(not free). */
        g_mss_mac.rx_descriptors[a].buffer_1 = ( unsigned long ) &( xMACBuffers.ucBuffer[ a ][ 0 ] );
		ucMACBufferInUse[ a ] = pdTRUE;
    }
    g_mss_mac.rx_descriptors[RX_RING_SIZE-1].descriptor_1 |= RDES1_RER;
    4898:	f24a 6378 	movw	r3, #42616	; 0xa678
    489c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    48a0:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
    48a4:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
    48a8:	f24a 6378 	movw	r3, #42616	; 0xa678
    48ac:	f2c2 0300 	movt	r3, #8192	; 0x2000
    48b0:	f8c3 20dc 	str.w	r2, [r3, #220]	; 0xdc

    for( a = 0; a < TX_RING_SIZE; a++ )
    48b4:	f04f 0300 	mov.w	r3, #0
    48b8:	617b      	str	r3, [r7, #20]
    48ba:	e010      	b.n	48de <MSS_MAC_init+0x1da>
    {
		/* Buffers only get allocated to the Tx buffers when something is
		actually tranmitted. */
        g_mss_mac.tx_descriptors[a].buffer_1 = ( unsigned long ) NULL;
    48bc:	697a      	ldr	r2, [r7, #20]
    48be:	f24a 6378 	movw	r3, #42616	; 0xa678
    48c2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    48c6:	ea4f 1202 	mov.w	r2, r2, lsl #4
    48ca:	4413      	add	r3, r2
    48cc:	f103 037c 	add.w	r3, r3, #124	; 0x7c
    48d0:	f04f 0200 	mov.w	r2, #0
    48d4:	601a      	str	r2, [r3, #0]
        g_mss_mac.rx_descriptors[a].buffer_1 = ( unsigned long ) &( xMACBuffers.ucBuffer[ a ][ 0 ] );
		ucMACBufferInUse[ a ] = pdTRUE;
    }
    g_mss_mac.rx_descriptors[RX_RING_SIZE-1].descriptor_1 |= RDES1_RER;

    for( a = 0; a < TX_RING_SIZE; a++ )
    48d6:	697b      	ldr	r3, [r7, #20]
    48d8:	f103 0301 	add.w	r3, r3, #1
    48dc:	617b      	str	r3, [r7, #20]
    48de:	697b      	ldr	r3, [r7, #20]
    48e0:	2b01      	cmp	r3, #1
    48e2:	ddeb      	ble.n	48bc <MSS_MAC_init+0x1b8>
    {
		/* Buffers only get allocated to the Tx buffers when something is
		actually tranmitted. */
        g_mss_mac.tx_descriptors[a].buffer_1 = ( unsigned long ) NULL;
    }
    g_mss_mac.tx_descriptors[TX_RING_SIZE - 1].descriptor_1 |= TDES1_TER;
    48e4:	f24a 6378 	movw	r3, #42616	; 0xa678
    48e8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    48ec:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
    48f0:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
    48f4:	f24a 6378 	movw	r3, #42616	; 0xa678
    48f8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    48fc:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

    /* Configurable settings */
    MAC_BITBAND->CSR0_DBO = DESCRIPTOR_BYTE_ORDERING_MODE;
    4900:	f240 0300 	movw	r3, #0
    4904:	f2c4 2306 	movt	r3, #16902	; 0x4206
    4908:	f04f 0200 	mov.w	r2, #0
    490c:	651a      	str	r2, [r3, #80]	; 0x50
    MAC->CSR0 = (MAC->CSR0 & ~CSR0_PBL_MASK) | ((uint32_t)PROGRAMMABLE_BURST_LENGTH << CSR0_PBL_SHIFT);
    490e:	f243 0300 	movw	r3, #12288	; 0x3000
    4912:	f2c4 0300 	movt	r3, #16384	; 0x4000
    4916:	f243 0200 	movw	r2, #12288	; 0x3000
    491a:	f2c4 0200 	movt	r2, #16384	; 0x4000
    491e:	6812      	ldr	r2, [r2, #0]
    4920:	f422 527c 	bic.w	r2, r2, #16128	; 0x3f00
    4924:	601a      	str	r2, [r3, #0]
    MAC_BITBAND->CSR0_BLE = BUFFER_BYTE_ORDERING_MODE;
    4926:	f240 0300 	movw	r3, #0
    492a:	f2c4 2306 	movt	r3, #16902	; 0x4206
    492e:	f04f 0200 	mov.w	r2, #0
    4932:	61da      	str	r2, [r3, #28]
    MAC_BITBAND->CSR0_BAR = (uint32_t)BUS_ARBITRATION_SCHEME;
    4934:	f240 0300 	movw	r3, #0
    4938:	f2c4 2306 	movt	r3, #16902	; 0x4206
    493c:	f04f 0200 	mov.w	r2, #0
    4940:	605a      	str	r2, [r3, #4]

    /* Fixed settings */
    /* No space between descriptors */
    MAC->CSR0 = MAC->CSR0 &~ CSR0_DSL_MASK;
    4942:	f243 0300 	movw	r3, #12288	; 0x3000
    4946:	f2c4 0300 	movt	r3, #16384	; 0x4000
    494a:	f243 0200 	movw	r2, #12288	; 0x3000
    494e:	f2c4 0200 	movt	r2, #16384	; 0x4000
    4952:	6812      	ldr	r2, [r2, #0]
    4954:	f022 027c 	bic.w	r2, r2, #124	; 0x7c
    4958:	601a      	str	r2, [r3, #0]
    /* General-purpose timer works in continuous mode */
    MAC_BITBAND->CSR11_CON = 1u;
    495a:	f240 0300 	movw	r3, #0
    495e:	f2c4 2306 	movt	r3, #16902	; 0x4206
    4962:	f04f 0201 	mov.w	r2, #1
    4966:	f8c3 2b40 	str.w	r2, [r3, #2880]	; 0xb40
    /* Start general-purpose */
    MAC->CSR11 =  (MAC->CSR11 & ~CSR11_TIM_MASK) | (0x0000FFFFuL << CSR11_TIM_SHIFT);
    496a:	f243 0300 	movw	r3, #12288	; 0x3000
    496e:	f2c4 0300 	movt	r3, #16384	; 0x4000
    4972:	f243 0200 	movw	r2, #12288	; 0x3000
    4976:	f2c4 0200 	movt	r2, #16384	; 0x4000
    497a:	6d92      	ldr	r2, [r2, #88]	; 0x58
    497c:	ea6f 4212 	mvn.w	r2, r2, lsr #16
    4980:	ea6f 4202 	mvn.w	r2, r2, lsl #16
    4984:	659a      	str	r2, [r3, #88]	; 0x58

	/* Ensure promiscous mode is off (it should be by default anyway). */
	MAC_BITBAND->CSR6_PR = 0;
    4986:	f240 0300 	movw	r3, #0
    498a:	f2c4 2306 	movt	r3, #16902	; 0x4206
    498e:	f04f 0200 	mov.w	r2, #0
    4992:	f8c3 2618 	str.w	r2, [r3, #1560]	; 0x618
	
	/* Perfect filter. */
	MAC_BITBAND->CSR6_HP = 1;
    4996:	f240 0300 	movw	r3, #0
    499a:	f2c4 2306 	movt	r3, #16902	; 0x4206
    499e:	f04f 0201 	mov.w	r2, #1
    49a2:	f8c3 2600 	str.w	r2, [r3, #1536]	; 0x600
	
	/* Pass multcast. */
	MAC_BITBAND->CSR6_PM = 1;
    49a6:	f240 0300 	movw	r3, #0
    49aa:	f2c4 2306 	movt	r3, #16902	; 0x4206
    49ae:	f04f 0201 	mov.w	r2, #1
    49b2:	f8c3 261c 	str.w	r2, [r3, #1564]	; 0x61c
	
    /* Set descriptors */
    MAC->CSR3 = (uint32_t)&(g_mss_mac.rx_descriptors[0].descriptor_0);
    49b6:	f243 0300 	movw	r3, #12288	; 0x3000
    49ba:	f2c4 0300 	movt	r3, #16384	; 0x4000
    49be:	4a24      	ldr	r2, [pc, #144]	; (4a50 <MSS_MAC_init+0x34c>)
    49c0:	619a      	str	r2, [r3, #24]
    MAC->CSR4 = (uint32_t)&(g_mss_mac.tx_descriptors[0].descriptor_0);
    49c2:	f243 0300 	movw	r3, #12288	; 0x3000
    49c6:	f2c4 0300 	movt	r3, #16384	; 0x4000
    49ca:	4a22      	ldr	r2, [pc, #136]	; (4a54 <MSS_MAC_init+0x350>)
    49cc:	621a      	str	r2, [r3, #32]

	/* enable normal interrupts */
    MAC_BITBAND->CSR7_NIE = 1u;
    49ce:	f240 0300 	movw	r3, #0
    49d2:	f2c4 2306 	movt	r3, #16902	; 0x4206
    49d6:	f04f 0201 	mov.w	r2, #1
    49da:	f8c3 2740 	str.w	r2, [r3, #1856]	; 0x740

    /* Set default MAC address and reset mac filters */
   	MAC_memcpy( g_mss_mac.mac_address, mac_address, 6u );
    49de:	f107 030c 	add.w	r3, r7, #12
    49e2:	481d      	ldr	r0, [pc, #116]	; (4a58 <MSS_MAC_init+0x354>)
    49e4:	4619      	mov	r1, r3
    49e6:	f04f 0206 	mov.w	r2, #6
    49ea:	f002 f97d 	bl	6ce8 <MAC_memcpy>
 	MSS_MAC_set_mac_address((uint8_t *)mac_address);
    49ee:	f107 030c 	add.w	r3, r7, #12
    49f2:	4618      	mov	r0, r3
    49f4:	f000 fe66 	bl	56c4 <MSS_MAC_set_mac_address>
	
    /* Detect PHY */
    if( g_mss_mac.phy_address > MSS_PHY_ADDRESS_MAX )
    49f8:	f24a 6378 	movw	r3, #42616	; 0xa678
    49fc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4a00:	f893 30e8 	ldrb.w	r3, [r3, #232]	; 0xe8
    4a04:	2b1f      	cmp	r3, #31
    4a06:	d913      	bls.n	4a30 <MSS_MAC_init+0x32c>
    {
    	PHY_probe();
    4a08:	f002 fbd2 	bl	71b0 <PHY_probe>
    	configASSERT( g_mss_mac.phy_address <= MSS_PHY_ADDRESS_MAX );
    4a0c:	f24a 6378 	movw	r3, #42616	; 0xa678
    4a10:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4a14:	f893 30e8 	ldrb.w	r3, [r3, #232]	; 0xe8
    4a18:	2b1f      	cmp	r3, #31
    4a1a:	d909      	bls.n	4a30 <MSS_MAC_init+0x32c>
    4a1c:	f04f 0328 	mov.w	r3, #40	; 0x28
    4a20:	f383 8811 	msr	BASEPRI, r3
    4a24:	f3bf 8f6f 	isb	sy
    4a28:	f3bf 8f4f 	dsb	sy
    4a2c:	627b      	str	r3, [r7, #36]	; 0x24
    4a2e:	e7fe      	b.n	4a2e <MSS_MAC_init+0x32a>
    }

    /* Reset PHY */
    PHY_reset();
    4a30:	f002 fc00 	bl	7234 <PHY_reset>

	/* Configure chip according to PHY status */
    MSS_MAC_auto_setup_link();
    4a34:	f000 fdde 	bl	55f4 <MSS_MAC_auto_setup_link>
	
	/* Ensure uip_buf starts by pointing somewhere. */
	uip_buf = MAC_obtain_buffer();	
    4a38:	f002 f9b8 	bl	6dac <MAC_obtain_buffer>
    4a3c:	4602      	mov	r2, r0
    4a3e:	f240 236c 	movw	r3, #620	; 0x26c
    4a42:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4a46:	601a      	str	r2, [r3, #0]
}
    4a48:	f107 0728 	add.w	r7, r7, #40	; 0x28
    4a4c:	46bd      	mov	sp, r7
    4a4e:	bd80      	pop	{r7, pc}
    4a50:	2000a710 	.word	0x2000a710
    4a54:	2000a6ec 	.word	0x2000a6ec
    4a58:	2000a67e 	.word	0x2000a67e

00004a5c <MSS_MAC_configure>:
void
MSS_MAC_configure
(
    uint32_t configuration
)
{
    4a5c:	b580      	push	{r7, lr}
    4a5e:	b086      	sub	sp, #24
    4a60:	af00      	add	r7, sp, #0
    4a62:	6078      	str	r0, [r7, #4]
    int32_t ret;

    ret = MAC_stop_transmission();
    4a64:	f001 fd90 	bl	6588 <MAC_stop_transmission>
    4a68:	4603      	mov	r3, r0
    4a6a:	60fb      	str	r3, [r7, #12]
    configASSERT( ret == MAC_OK );
    4a6c:	68fb      	ldr	r3, [r7, #12]
    4a6e:	2b00      	cmp	r3, #0
    4a70:	d009      	beq.n	4a86 <MSS_MAC_configure+0x2a>
    4a72:	f04f 0328 	mov.w	r3, #40	; 0x28
    4a76:	f383 8811 	msr	BASEPRI, r3
    4a7a:	f3bf 8f6f 	isb	sy
    4a7e:	f3bf 8f4f 	dsb	sy
    4a82:	613b      	str	r3, [r7, #16]
    4a84:	e7fe      	b.n	4a84 <MSS_MAC_configure+0x28>

    ret = MAC_stop_receiving();
    4a86:	f001 fdbd 	bl	6604 <MAC_stop_receiving>
    4a8a:	4603      	mov	r3, r0
    4a8c:	60fb      	str	r3, [r7, #12]
    configASSERT( ret == MAC_OK );
    4a8e:	68fb      	ldr	r3, [r7, #12]
    4a90:	2b00      	cmp	r3, #0
    4a92:	d009      	beq.n	4aa8 <MSS_MAC_configure+0x4c>
    4a94:	f04f 0328 	mov.w	r3, #40	; 0x28
    4a98:	f383 8811 	msr	BASEPRI, r3
    4a9c:	f3bf 8f6f 	isb	sy
    4aa0:	f3bf 8f4f 	dsb	sy
    4aa4:	617b      	str	r3, [r7, #20]
    4aa6:	e7fe      	b.n	4aa6 <MSS_MAC_configure+0x4a>

    MAC_BITBAND->CSR6_RA = (uint32_t)(((configuration & MSS_MAC_CFG_RECEIVE_ALL) != 0u) ? 1u : 0u );
    4aa8:	f240 0300 	movw	r3, #0
    4aac:	f2c4 2306 	movt	r3, #16902	; 0x4206
    4ab0:	687a      	ldr	r2, [r7, #4]
    4ab2:	f002 0201 	and.w	r2, r2, #1
    4ab6:	b2d2      	uxtb	r2, r2
    4ab8:	2a00      	cmp	r2, #0
    4aba:	d002      	beq.n	4ac2 <MSS_MAC_configure+0x66>
    4abc:	f04f 0201 	mov.w	r2, #1
    4ac0:	e001      	b.n	4ac6 <MSS_MAC_configure+0x6a>
    4ac2:	f04f 0200 	mov.w	r2, #0
    4ac6:	f8c3 2678 	str.w	r2, [r3, #1656]	; 0x678
    MAC_BITBAND->CSR6_TTM = (((configuration & MSS_MAC_CFG_TRANSMIT_THRESHOLD_MODE) != 0u) ? 1u : 0u );
    4aca:	f240 0300 	movw	r3, #0
    4ace:	f2c4 2306 	movt	r3, #16902	; 0x4206
    4ad2:	687a      	ldr	r2, [r7, #4]
    4ad4:	f002 0202 	and.w	r2, r2, #2
    4ad8:	2a00      	cmp	r2, #0
    4ada:	d002      	beq.n	4ae2 <MSS_MAC_configure+0x86>
    4adc:	f04f 0201 	mov.w	r2, #1
    4ae0:	e001      	b.n	4ae6 <MSS_MAC_configure+0x8a>
    4ae2:	f04f 0200 	mov.w	r2, #0
    4ae6:	f8c3 2658 	str.w	r2, [r3, #1624]	; 0x658
    MAC_BITBAND->CSR6_SF = (uint32_t)(((configuration & MSS_MAC_CFG_STORE_AND_FORWARD) != 0u) ? 1u : 0u );
    4aea:	f240 0300 	movw	r3, #0
    4aee:	f2c4 2306 	movt	r3, #16902	; 0x4206
    4af2:	687a      	ldr	r2, [r7, #4]
    4af4:	f002 0204 	and.w	r2, r2, #4
    4af8:	2a00      	cmp	r2, #0
    4afa:	d002      	beq.n	4b02 <MSS_MAC_configure+0xa6>
    4afc:	f04f 0201 	mov.w	r2, #1
    4b00:	e001      	b.n	4b06 <MSS_MAC_configure+0xaa>
    4b02:	f04f 0200 	mov.w	r2, #0
    4b06:	f8c3 2654 	str.w	r2, [r3, #1620]	; 0x654

    switch( configuration & MSS_MAC_CFG_THRESHOLD_CONTROL_11 ) {
    4b0a:	687b      	ldr	r3, [r7, #4]
    4b0c:	f003 0318 	and.w	r3, r3, #24
    4b10:	2b18      	cmp	r3, #24
    4b12:	d86c      	bhi.n	4bee <MSS_MAC_configure+0x192>
    4b14:	a201      	add	r2, pc, #4	; (adr r2, 4b1c <MSS_MAC_configure+0xc0>)
    4b16:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
    4b1a:	bf00      	nop
    4b1c:	00004b81 	.word	0x00004b81
    4b20:	00004bef 	.word	0x00004bef
    4b24:	00004bef 	.word	0x00004bef
    4b28:	00004bef 	.word	0x00004bef
    4b2c:	00004bef 	.word	0x00004bef
    4b30:	00004bef 	.word	0x00004bef
    4b34:	00004bef 	.word	0x00004bef
    4b38:	00004bef 	.word	0x00004bef
    4b3c:	00004b9b 	.word	0x00004b9b
    4b40:	00004bef 	.word	0x00004bef
    4b44:	00004bef 	.word	0x00004bef
    4b48:	00004bef 	.word	0x00004bef
    4b4c:	00004bef 	.word	0x00004bef
    4b50:	00004bef 	.word	0x00004bef
    4b54:	00004bef 	.word	0x00004bef
    4b58:	00004bef 	.word	0x00004bef
    4b5c:	00004bb9 	.word	0x00004bb9
    4b60:	00004bef 	.word	0x00004bef
    4b64:	00004bef 	.word	0x00004bef
    4b68:	00004bef 	.word	0x00004bef
    4b6c:	00004bef 	.word	0x00004bef
    4b70:	00004bef 	.word	0x00004bef
    4b74:	00004bef 	.word	0x00004bef
    4b78:	00004bef 	.word	0x00004bef
    4b7c:	00004bd7 	.word	0x00004bd7
    case MSS_MAC_CFG_THRESHOLD_CONTROL_00:
        MAC->CSR6 = MAC->CSR6 & ~CSR6_TR_MASK;
    4b80:	f243 0300 	movw	r3, #12288	; 0x3000
    4b84:	f2c4 0300 	movt	r3, #16384	; 0x4000
    4b88:	f243 0200 	movw	r2, #12288	; 0x3000
    4b8c:	f2c4 0200 	movt	r2, #16384	; 0x4000
    4b90:	6b12      	ldr	r2, [r2, #48]	; 0x30
    4b92:	f422 4240 	bic.w	r2, r2, #49152	; 0xc000
    4b96:	631a      	str	r2, [r3, #48]	; 0x30
        break;
    4b98:	e029      	b.n	4bee <MSS_MAC_configure+0x192>
    case MSS_MAC_CFG_THRESHOLD_CONTROL_01:
        MAC->CSR6 = (MAC->CSR6 & ~CSR6_TR_MASK) | ((uint32_t)1 << CSR6_TR_SHIFT );
    4b9a:	f243 0300 	movw	r3, #12288	; 0x3000
    4b9e:	f2c4 0300 	movt	r3, #16384	; 0x4000
    4ba2:	f243 0200 	movw	r2, #12288	; 0x3000
    4ba6:	f2c4 0200 	movt	r2, #16384	; 0x4000
    4baa:	6b12      	ldr	r2, [r2, #48]	; 0x30
    4bac:	f422 4240 	bic.w	r2, r2, #49152	; 0xc000
    4bb0:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
    4bb4:	631a      	str	r2, [r3, #48]	; 0x30
        break;
    4bb6:	e01a      	b.n	4bee <MSS_MAC_configure+0x192>
    case MSS_MAC_CFG_THRESHOLD_CONTROL_10:
        MAC->CSR6 = (MAC->CSR6 & ~CSR6_TR_MASK) | ((uint32_t)2 << CSR6_TR_SHIFT );
    4bb8:	f243 0300 	movw	r3, #12288	; 0x3000
    4bbc:	f2c4 0300 	movt	r3, #16384	; 0x4000
    4bc0:	f243 0200 	movw	r2, #12288	; 0x3000
    4bc4:	f2c4 0200 	movt	r2, #16384	; 0x4000
    4bc8:	6b12      	ldr	r2, [r2, #48]	; 0x30
    4bca:	f422 4240 	bic.w	r2, r2, #49152	; 0xc000
    4bce:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
    4bd2:	631a      	str	r2, [r3, #48]	; 0x30
        break;
    4bd4:	e00b      	b.n	4bee <MSS_MAC_configure+0x192>
    case MSS_MAC_CFG_THRESHOLD_CONTROL_11:
        MAC->CSR6 = (MAC->CSR6 & ~CSR6_TR_MASK) | ((uint32_t)3 << CSR6_TR_SHIFT );
    4bd6:	f243 0300 	movw	r3, #12288	; 0x3000
    4bda:	f2c4 0300 	movt	r3, #16384	; 0x4000
    4bde:	f243 0200 	movw	r2, #12288	; 0x3000
    4be2:	f2c4 0200 	movt	r2, #16384	; 0x4000
    4be6:	6b12      	ldr	r2, [r2, #48]	; 0x30
    4be8:	f442 4240 	orr.w	r2, r2, #49152	; 0xc000
    4bec:	631a      	str	r2, [r3, #48]	; 0x30
        break;
    default:
        break;
    }
    MAC_BITBAND->CSR6_FD = (uint32_t)(((configuration & MSS_MAC_CFG_FULL_DUPLEX_MODE) != 0u) ? 1u : 0u );
    4bee:	f240 0300 	movw	r3, #0
    4bf2:	f2c4 2306 	movt	r3, #16902	; 0x4206
    4bf6:	687a      	ldr	r2, [r7, #4]
    4bf8:	f002 0220 	and.w	r2, r2, #32
    4bfc:	2a00      	cmp	r2, #0
    4bfe:	d002      	beq.n	4c06 <MSS_MAC_configure+0x1aa>
    4c00:	f04f 0201 	mov.w	r2, #1
    4c04:	e001      	b.n	4c0a <MSS_MAC_configure+0x1ae>
    4c06:	f04f 0200 	mov.w	r2, #0
    4c0a:	f8c3 2624 	str.w	r2, [r3, #1572]	; 0x624
    MAC_BITBAND->CSR6_PM = (uint32_t)(((configuration & MSS_MAC_CFG_PASS_ALL_MULTICAST) != 0u) ? 1u : 0u );
    4c0e:	f240 0300 	movw	r3, #0
    4c12:	f2c4 2306 	movt	r3, #16902	; 0x4206
    4c16:	687a      	ldr	r2, [r7, #4]
    4c18:	f002 0240 	and.w	r2, r2, #64	; 0x40
    4c1c:	2a00      	cmp	r2, #0
    4c1e:	d002      	beq.n	4c26 <MSS_MAC_configure+0x1ca>
    4c20:	f04f 0201 	mov.w	r2, #1
    4c24:	e001      	b.n	4c2a <MSS_MAC_configure+0x1ce>
    4c26:	f04f 0200 	mov.w	r2, #0
    4c2a:	f8c3 261c 	str.w	r2, [r3, #1564]	; 0x61c
    MAC_BITBAND->CSR6_PR = (uint32_t)(((configuration & MSS_MAC_CFG_PROMISCUOUS_MODE) != 0u) ? 1u : 0u );
    4c2e:	f240 0300 	movw	r3, #0
    4c32:	f2c4 2306 	movt	r3, #16902	; 0x4206
    4c36:	687a      	ldr	r2, [r7, #4]
    4c38:	f002 0280 	and.w	r2, r2, #128	; 0x80
    4c3c:	2a00      	cmp	r2, #0
    4c3e:	d002      	beq.n	4c46 <MSS_MAC_configure+0x1ea>
    4c40:	f04f 0201 	mov.w	r2, #1
    4c44:	e001      	b.n	4c4a <MSS_MAC_configure+0x1ee>
    4c46:	f04f 0200 	mov.w	r2, #0
    4c4a:	f8c3 2618 	str.w	r2, [r3, #1560]	; 0x618
    MAC_BITBAND->CSR6_PB = (uint32_t)(((configuration & MSS_MAC_CFG_PASS_BAD_FRAMES) != 0u) ? 1u : 0u );
    4c4e:	f240 0300 	movw	r3, #0
    4c52:	f2c4 2306 	movt	r3, #16902	; 0x4206
    4c56:	687a      	ldr	r2, [r7, #4]
    4c58:	f402 7200 	and.w	r2, r2, #512	; 0x200
    4c5c:	2a00      	cmp	r2, #0
    4c5e:	d002      	beq.n	4c66 <MSS_MAC_configure+0x20a>
    4c60:	f04f 0201 	mov.w	r2, #1
    4c64:	e001      	b.n	4c6a <MSS_MAC_configure+0x20e>
    4c66:	f04f 0200 	mov.w	r2, #0
    4c6a:	f8c3 260c 	str.w	r2, [r3, #1548]	; 0x60c
    PHY_set_link_type( (uint8_t)
    4c6e:	687b      	ldr	r3, [r7, #4]
    4c70:	b2db      	uxtb	r3, r3
    4c72:	f003 0302 	and.w	r3, r3, #2
        ((((configuration & MSS_MAC_CFG_TRANSMIT_THRESHOLD_MODE) != 0u) ? MSS_MAC_LINK_STATUS_100MB : 0u ) |
        (((configuration & MSS_MAC_CFG_FULL_DUPLEX_MODE) != 0u) ? MSS_MAC_LINK_STATUS_FDX : 0u )) );
    4c76:	687a      	ldr	r2, [r7, #4]
    4c78:	f002 0220 	and.w	r2, r2, #32
    }
    MAC_BITBAND->CSR6_FD = (uint32_t)(((configuration & MSS_MAC_CFG_FULL_DUPLEX_MODE) != 0u) ? 1u : 0u );
    MAC_BITBAND->CSR6_PM = (uint32_t)(((configuration & MSS_MAC_CFG_PASS_ALL_MULTICAST) != 0u) ? 1u : 0u );
    MAC_BITBAND->CSR6_PR = (uint32_t)(((configuration & MSS_MAC_CFG_PROMISCUOUS_MODE) != 0u) ? 1u : 0u );
    MAC_BITBAND->CSR6_PB = (uint32_t)(((configuration & MSS_MAC_CFG_PASS_BAD_FRAMES) != 0u) ? 1u : 0u );
    PHY_set_link_type( (uint8_t)
    4c7c:	2a00      	cmp	r2, #0
    4c7e:	d002      	beq.n	4c86 <MSS_MAC_configure+0x22a>
    4c80:	f04f 0204 	mov.w	r2, #4
    4c84:	e001      	b.n	4c8a <MSS_MAC_configure+0x22e>
    4c86:	f04f 0200 	mov.w	r2, #0
    4c8a:	ea43 0302 	orr.w	r3, r3, r2
    4c8e:	b2db      	uxtb	r3, r3
    4c90:	4618      	mov	r0, r3
    4c92:	f002 fb43 	bl	731c <PHY_set_link_type>
        ((((configuration & MSS_MAC_CFG_TRANSMIT_THRESHOLD_MODE) != 0u) ? MSS_MAC_LINK_STATUS_100MB : 0u ) |
        (((configuration & MSS_MAC_CFG_FULL_DUPLEX_MODE) != 0u) ? MSS_MAC_LINK_STATUS_FDX : 0u )) );

    MSS_MAC_auto_setup_link();
    4c96:	f000 fcad 	bl	55f4 <MSS_MAC_auto_setup_link>
}
    4c9a:	f107 0718 	add.w	r7, r7, #24
    4c9e:	46bd      	mov	sp, r7
    4ca0:	bd80      	pop	{r7, pc}
    4ca2:	bf00      	nop

00004ca4 <MSS_MAC_get_configuration>:
 *    - #MSS_MAC_CFG_HASH_PERFECT_RECEIVE_FILTERING_MODE
 * @see   MAC_configure()
 */
int32_t
MSS_MAC_get_configuration( void )
{
    4ca4:	b480      	push	{r7}
    4ca6:	b083      	sub	sp, #12
    4ca8:	af00      	add	r7, sp, #0
    uint32_t configuration;

    configuration = 0u;
    4caa:	f04f 0300 	mov.w	r3, #0
    4cae:	607b      	str	r3, [r7, #4]
    if( MAC_BITBAND->CSR6_RA != 0u ) {
    4cb0:	f240 0300 	movw	r3, #0
    4cb4:	f2c4 2306 	movt	r3, #16902	; 0x4206
    4cb8:	f8d3 3678 	ldr.w	r3, [r3, #1656]	; 0x678
    4cbc:	2b00      	cmp	r3, #0
    4cbe:	d003      	beq.n	4cc8 <MSS_MAC_get_configuration+0x24>
        configuration |= MSS_MAC_CFG_RECEIVE_ALL;
    4cc0:	687b      	ldr	r3, [r7, #4]
    4cc2:	f043 0301 	orr.w	r3, r3, #1
    4cc6:	607b      	str	r3, [r7, #4]
    }

    if( MAC_BITBAND->CSR6_TTM != 0u ) {
    4cc8:	f240 0300 	movw	r3, #0
    4ccc:	f2c4 2306 	movt	r3, #16902	; 0x4206
    4cd0:	f8d3 3658 	ldr.w	r3, [r3, #1624]	; 0x658
    4cd4:	2b00      	cmp	r3, #0
    4cd6:	d003      	beq.n	4ce0 <MSS_MAC_get_configuration+0x3c>
        configuration |= MSS_MAC_CFG_TRANSMIT_THRESHOLD_MODE;
    4cd8:	687b      	ldr	r3, [r7, #4]
    4cda:	f043 0302 	orr.w	r3, r3, #2
    4cde:	607b      	str	r3, [r7, #4]
    }

    if( MAC_BITBAND->CSR6_SF != 0u ) {
    4ce0:	f240 0300 	movw	r3, #0
    4ce4:	f2c4 2306 	movt	r3, #16902	; 0x4206
    4ce8:	f8d3 3654 	ldr.w	r3, [r3, #1620]	; 0x654
    4cec:	2b00      	cmp	r3, #0
    4cee:	d003      	beq.n	4cf8 <MSS_MAC_get_configuration+0x54>
        configuration |= MSS_MAC_CFG_STORE_AND_FORWARD;
    4cf0:	687b      	ldr	r3, [r7, #4]
    4cf2:	f043 0304 	orr.w	r3, r3, #4
    4cf6:	607b      	str	r3, [r7, #4]
    }

    switch( (MAC->CSR6 & CSR6_TR_MASK) >> CSR6_TR_SHIFT ) {
    4cf8:	f243 0300 	movw	r3, #12288	; 0x3000
    4cfc:	f2c4 0300 	movt	r3, #16384	; 0x4000
    4d00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    4d02:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
    4d06:	ea4f 3393 	mov.w	r3, r3, lsr #14
    4d0a:	2b02      	cmp	r3, #2
    4d0c:	d008      	beq.n	4d20 <MSS_MAC_get_configuration+0x7c>
    4d0e:	2b03      	cmp	r3, #3
    4d10:	d00b      	beq.n	4d2a <MSS_MAC_get_configuration+0x86>
    4d12:	2b01      	cmp	r3, #1
    4d14:	d10d      	bne.n	4d32 <MSS_MAC_get_configuration+0x8e>
    case 1: configuration |= MSS_MAC_CFG_THRESHOLD_CONTROL_01; break;
    4d16:	687b      	ldr	r3, [r7, #4]
    4d18:	f043 0308 	orr.w	r3, r3, #8
    4d1c:	607b      	str	r3, [r7, #4]
    4d1e:	e008      	b.n	4d32 <MSS_MAC_get_configuration+0x8e>
    case 2: configuration |= MSS_MAC_CFG_THRESHOLD_CONTROL_10; break;
    4d20:	687b      	ldr	r3, [r7, #4]
    4d22:	f043 0310 	orr.w	r3, r3, #16
    4d26:	607b      	str	r3, [r7, #4]
    4d28:	e003      	b.n	4d32 <MSS_MAC_get_configuration+0x8e>
    case 3: configuration |= MSS_MAC_CFG_THRESHOLD_CONTROL_11; break;
    4d2a:	687b      	ldr	r3, [r7, #4]
    4d2c:	f043 0318 	orr.w	r3, r3, #24
    4d30:	607b      	str	r3, [r7, #4]
    default: break;
    }
    if( MAC_BITBAND->CSR6_FD != 0u ) {
    4d32:	f240 0300 	movw	r3, #0
    4d36:	f2c4 2306 	movt	r3, #16902	; 0x4206
    4d3a:	f8d3 3624 	ldr.w	r3, [r3, #1572]	; 0x624
    4d3e:	2b00      	cmp	r3, #0
    4d40:	d003      	beq.n	4d4a <MSS_MAC_get_configuration+0xa6>
        configuration |= MSS_MAC_CFG_FULL_DUPLEX_MODE;
    4d42:	687b      	ldr	r3, [r7, #4]
    4d44:	f043 0320 	orr.w	r3, r3, #32
    4d48:	607b      	str	r3, [r7, #4]
    }

    if( MAC_BITBAND->CSR6_PM != 0u ) {
    4d4a:	f240 0300 	movw	r3, #0
    4d4e:	f2c4 2306 	movt	r3, #16902	; 0x4206
    4d52:	f8d3 361c 	ldr.w	r3, [r3, #1564]	; 0x61c
    4d56:	2b00      	cmp	r3, #0
    4d58:	d003      	beq.n	4d62 <MSS_MAC_get_configuration+0xbe>
        configuration |= MSS_MAC_CFG_PASS_ALL_MULTICAST;
    4d5a:	687b      	ldr	r3, [r7, #4]
    4d5c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    4d60:	607b      	str	r3, [r7, #4]
    }

    if( MAC_BITBAND->CSR6_PR != 0u ) {
    4d62:	f240 0300 	movw	r3, #0
    4d66:	f2c4 2306 	movt	r3, #16902	; 0x4206
    4d6a:	f8d3 3618 	ldr.w	r3, [r3, #1560]	; 0x618
    4d6e:	2b00      	cmp	r3, #0
    4d70:	d003      	beq.n	4d7a <MSS_MAC_get_configuration+0xd6>
        configuration |= MSS_MAC_CFG_PROMISCUOUS_MODE;
    4d72:	687b      	ldr	r3, [r7, #4]
    4d74:	f043 0380 	orr.w	r3, r3, #128	; 0x80
    4d78:	607b      	str	r3, [r7, #4]
    }

    if( MAC_BITBAND->CSR6_IF != 0u ) {
    4d7a:	f240 0300 	movw	r3, #0
    4d7e:	f2c4 2306 	movt	r3, #16902	; 0x4206
    4d82:	f8d3 3610 	ldr.w	r3, [r3, #1552]	; 0x610
    4d86:	2b00      	cmp	r3, #0
    4d88:	d003      	beq.n	4d92 <MSS_MAC_get_configuration+0xee>
        configuration |= MSS_MAC_CFG_INVERSE_FILTERING;
    4d8a:	687b      	ldr	r3, [r7, #4]
    4d8c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
    4d90:	607b      	str	r3, [r7, #4]
    }

    if( MAC_BITBAND->CSR6_PB != 0u ) {
    4d92:	f240 0300 	movw	r3, #0
    4d96:	f2c4 2306 	movt	r3, #16902	; 0x4206
    4d9a:	f8d3 360c 	ldr.w	r3, [r3, #1548]	; 0x60c
    4d9e:	2b00      	cmp	r3, #0
    4da0:	d003      	beq.n	4daa <MSS_MAC_get_configuration+0x106>
        configuration |= MSS_MAC_CFG_PASS_BAD_FRAMES;
    4da2:	687b      	ldr	r3, [r7, #4]
    4da4:	f443 7300 	orr.w	r3, r3, #512	; 0x200
    4da8:	607b      	str	r3, [r7, #4]
    }

    if( MAC_BITBAND->CSR6_HO != 0u ) {
    4daa:	f240 0300 	movw	r3, #0
    4dae:	f2c4 2306 	movt	r3, #16902	; 0x4206
    4db2:	f8d3 3608 	ldr.w	r3, [r3, #1544]	; 0x608
    4db6:	2b00      	cmp	r3, #0
    4db8:	d003      	beq.n	4dc2 <MSS_MAC_get_configuration+0x11e>
        configuration |= MSS_MAC_CFG_HASH_ONLY_FILTERING_MODE;
    4dba:	687b      	ldr	r3, [r7, #4]
    4dbc:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
    4dc0:	607b      	str	r3, [r7, #4]
    }

    if( MAC_BITBAND->CSR6_HP != 0u ) {
    4dc2:	f240 0300 	movw	r3, #0
    4dc6:	f2c4 2306 	movt	r3, #16902	; 0x4206
    4dca:	f8d3 3600 	ldr.w	r3, [r3, #1536]	; 0x600
    4dce:	2b00      	cmp	r3, #0
    4dd0:	d003      	beq.n	4dda <MSS_MAC_get_configuration+0x136>
        configuration |= MSS_MAC_CFG_HASH_PERFECT_RECEIVE_FILTERING_MODE;
    4dd2:	687b      	ldr	r3, [r7, #4]
    4dd4:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
    4dd8:	607b      	str	r3, [r7, #4]
    }

    return (int32_t)configuration;
    4dda:	687b      	ldr	r3, [r7, #4]
}
    4ddc:	4618      	mov	r0, r3
    4dde:	f107 070c 	add.w	r7, r7, #12
    4de2:	46bd      	mov	sp, r7
    4de4:	bc80      	pop	{r7}
    4de6:	4770      	bx	lr

00004de8 <MSS_MAC_tx_packet>:
int32_t
MSS_MAC_tx_packet
(
    unsigned short usLength
)
{
    4de8:	b580      	push	{r7, lr}
    4dea:	b08a      	sub	sp, #40	; 0x28
    4dec:	af00      	add	r7, sp, #0
    4dee:	4603      	mov	r3, r0
    4df0:	80fb      	strh	r3, [r7, #6]
	uint32_t desc;
	unsigned long ulDescriptor;
    int32_t error = MAC_OK;
    4df2:	f04f 0300 	mov.w	r3, #0
    4df6:	617b      	str	r3, [r7, #20]

    configASSERT( uip_buf != NULL_buffer );
    4df8:	f240 236c 	movw	r3, #620	; 0x26c
    4dfc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4e00:	681a      	ldr	r2, [r3, #0]
    4e02:	f240 2364 	movw	r3, #612	; 0x264
    4e06:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4e0a:	681b      	ldr	r3, [r3, #0]
    4e0c:	429a      	cmp	r2, r3
    4e0e:	d109      	bne.n	4e24 <MSS_MAC_tx_packet+0x3c>
    4e10:	f04f 0328 	mov.w	r3, #40	; 0x28
    4e14:	f383 8811 	msr	BASEPRI, r3
    4e18:	f3bf 8f6f 	isb	sy
    4e1c:	f3bf 8f4f 	dsb	sy
    4e20:	61bb      	str	r3, [r7, #24]
    4e22:	e7fe      	b.n	4e22 <MSS_MAC_tx_packet+0x3a>

	configASSERT( usLength >= 12 );
    4e24:	88fb      	ldrh	r3, [r7, #6]
    4e26:	2b0b      	cmp	r3, #11
    4e28:	d809      	bhi.n	4e3e <MSS_MAC_tx_packet+0x56>
    4e2a:	f04f 0328 	mov.w	r3, #40	; 0x28
    4e2e:	f383 8811 	msr	BASEPRI, r3
    4e32:	f3bf 8f6f 	isb	sy
    4e36:	f3bf 8f4f 	dsb	sy
    4e3a:	61fb      	str	r3, [r7, #28]
    4e3c:	e7fe      	b.n	4e3c <MSS_MAC_tx_packet+0x54>

    if( (g_mss_mac.flags & FLAG_EXCEED_LIMIT) == 0u )
    4e3e:	f24a 6378 	movw	r3, #42616	; 0xa678
    4e42:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4e46:	791b      	ldrb	r3, [r3, #4]
    4e48:	f003 0308 	and.w	r3, r3, #8
    4e4c:	2b00      	cmp	r3, #0
    4e4e:	d10e      	bne.n	4e6e <MSS_MAC_tx_packet+0x86>
    {
		configASSERT( usLength <= MSS_MAX_PACKET_SIZE );
    4e50:	88fa      	ldrh	r2, [r7, #6]
    4e52:	f240 53ea 	movw	r3, #1514	; 0x5ea
    4e56:	429a      	cmp	r2, r3
    4e58:	d909      	bls.n	4e6e <MSS_MAC_tx_packet+0x86>
    4e5a:	f04f 0328 	mov.w	r3, #40	; 0x28
    4e5e:	f383 8811 	msr	BASEPRI, r3
    4e62:	f3bf 8f6f 	isb	sy
    4e66:	f3bf 8f4f 	dsb	sy
    4e6a:	623b      	str	r3, [r7, #32]
    4e6c:	e7fe      	b.n	4e6c <MSS_MAC_tx_packet+0x84>
	}

	taskENTER_CRITICAL();
    4e6e:	f00f fb63 	bl	14538 <vPortEnterCritical>
	{
		/* Check both Tx descriptors are free, meaning the double send has completed. */
		if( ( ( (g_mss_mac.tx_descriptors[ 0 ].descriptor_0) & TDES0_OWN) == TDES0_OWN ) || ( ( (g_mss_mac.tx_descriptors[ 1 ].descriptor_0) & TDES0_OWN) == TDES0_OWN ) )
    4e72:	f24a 6378 	movw	r3, #42616	; 0xa678
    4e76:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4e7a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
    4e7c:	2b00      	cmp	r3, #0
    4e7e:	db07      	blt.n	4e90 <MSS_MAC_tx_packet+0xa8>
    4e80:	f24a 6378 	movw	r3, #42616	; 0xa678
    4e84:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4e88:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
    4e8c:	2b00      	cmp	r3, #0
    4e8e:	da02      	bge.n	4e96 <MSS_MAC_tx_packet+0xae>
		{
			error = MAC_BUFFER_IS_FULL;
    4e90:	f06f 0303 	mvn.w	r3, #3
    4e94:	617b      	str	r3, [r7, #20]
		}
	}
	taskEXIT_CRITICAL();
    4e96:	f00f fb87 	bl	145a8 <vPortExitCritical>

	configASSERT( ( g_mss_mac.tx_desc_index == 0 ) );
    4e9a:	f24a 6378 	movw	r3, #42616	; 0xa678
    4e9e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4ea2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
    4ea4:	2b00      	cmp	r3, #0
    4ea6:	d009      	beq.n	4ebc <MSS_MAC_tx_packet+0xd4>
    4ea8:	f04f 0328 	mov.w	r3, #40	; 0x28
    4eac:	f383 8811 	msr	BASEPRI, r3
    4eb0:	f3bf 8f6f 	isb	sy
    4eb4:	f3bf 8f4f 	dsb	sy
    4eb8:	627b      	str	r3, [r7, #36]	; 0x24
    4eba:	e7fe      	b.n	4eba <MSS_MAC_tx_packet+0xd2>
	
	if( error == MAC_OK )
    4ebc:	697b      	ldr	r3, [r7, #20]
    4ebe:	2b00      	cmp	r3, #0
    4ec0:	f040 820d 	bne.w	52de <MSS_MAC_tx_packet+0x4f6>
	{
		/* Ensure nothing is going to get sent until both descriptors are ready.
		This is done to	prevent a Tx end occurring prior to the second descriptor
		being ready. */
		MAC_BITBAND->CSR6_ST = 0u;
    4ec4:	f240 0300 	movw	r3, #0
    4ec8:	f2c4 2306 	movt	r3, #16902	; 0x4206
    4ecc:	f04f 0200 	mov.w	r2, #0
    4ed0:	f8c3 2634 	str.w	r2, [r3, #1588]	; 0x634

		/* Assumed TX_RING_SIZE == 2.  A #error directive checks this is the
		case. */
		taskENTER_CRITICAL();
    4ed4:	f00f fb30 	bl	14538 <vPortEnterCritical>
		{
			for( ulDescriptor = 0; ulDescriptor < TX_RING_SIZE; ulDescriptor++ )
    4ed8:	f04f 0300 	mov.w	r3, #0
    4edc:	613b      	str	r3, [r7, #16]
    4ede:	e1f8      	b.n	52d2 <MSS_MAC_tx_packet+0x4ea>
			{
				g_mss_mac.tx_descriptors[ g_mss_mac.tx_desc_index ].descriptor_1 = 0u;
    4ee0:	f24a 6378 	movw	r3, #42616	; 0xa678
    4ee4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4ee8:	6f1a      	ldr	r2, [r3, #112]	; 0x70
    4eea:	f24a 6378 	movw	r3, #42616	; 0xa678
    4eee:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4ef2:	f102 0207 	add.w	r2, r2, #7
    4ef6:	ea4f 1202 	mov.w	r2, r2, lsl #4
    4efa:	4413      	add	r3, r2
    4efc:	f103 0308 	add.w	r3, r3, #8
    4f00:	f04f 0200 	mov.w	r2, #0
    4f04:	601a      	str	r2, [r3, #0]
	
				if( (g_mss_mac.flags & FLAG_CRC_DISABLE) != 0u ) {
    4f06:	f24a 6378 	movw	r3, #42616	; 0xa678
    4f0a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4f0e:	791b      	ldrb	r3, [r3, #4]
    4f10:	f003 0304 	and.w	r3, r3, #4
    4f14:	2b00      	cmp	r3, #0
    4f16:	d023      	beq.n	4f60 <MSS_MAC_tx_packet+0x178>
					g_mss_mac.tx_descriptors[ g_mss_mac.tx_desc_index ].descriptor_1 |= TDES1_AC;
    4f18:	f24a 6378 	movw	r3, #42616	; 0xa678
    4f1c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4f20:	6f19      	ldr	r1, [r3, #112]	; 0x70
    4f22:	f24a 6378 	movw	r3, #42616	; 0xa678
    4f26:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4f2a:	6f1a      	ldr	r2, [r3, #112]	; 0x70
    4f2c:	f24a 6378 	movw	r3, #42616	; 0xa678
    4f30:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4f34:	f102 0207 	add.w	r2, r2, #7
    4f38:	ea4f 1202 	mov.w	r2, r2, lsl #4
    4f3c:	4413      	add	r3, r2
    4f3e:	f103 0308 	add.w	r3, r3, #8
    4f42:	681b      	ldr	r3, [r3, #0]
    4f44:	f043 6280 	orr.w	r2, r3, #67108864	; 0x4000000
    4f48:	f24a 6378 	movw	r3, #42616	; 0xa678
    4f4c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4f50:	f101 0107 	add.w	r1, r1, #7
    4f54:	ea4f 1101 	mov.w	r1, r1, lsl #4
    4f58:	440b      	add	r3, r1
    4f5a:	f103 0308 	add.w	r3, r3, #8
    4f5e:	601a      	str	r2, [r3, #0]
				}
	
				/* Every buffer can hold a full frame so they are always first and last
				   descriptor */
				g_mss_mac.tx_descriptors[ g_mss_mac.tx_desc_index ].descriptor_1 |= TDES1_LS | TDES1_FS;
    4f60:	f24a 6378 	movw	r3, #42616	; 0xa678
    4f64:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4f68:	6f19      	ldr	r1, [r3, #112]	; 0x70
    4f6a:	f24a 6378 	movw	r3, #42616	; 0xa678
    4f6e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4f72:	6f1a      	ldr	r2, [r3, #112]	; 0x70
    4f74:	f24a 6378 	movw	r3, #42616	; 0xa678
    4f78:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4f7c:	f102 0207 	add.w	r2, r2, #7
    4f80:	ea4f 1202 	mov.w	r2, r2, lsl #4
    4f84:	4413      	add	r3, r2
    4f86:	f103 0308 	add.w	r3, r3, #8
    4f8a:	681b      	ldr	r3, [r3, #0]
    4f8c:	f043 42c0 	orr.w	r2, r3, #1610612736	; 0x60000000
    4f90:	f24a 6378 	movw	r3, #42616	; 0xa678
    4f94:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4f98:	f101 0107 	add.w	r1, r1, #7
    4f9c:	ea4f 1101 	mov.w	r1, r1, lsl #4
    4fa0:	440b      	add	r3, r1
    4fa2:	f103 0308 	add.w	r3, r3, #8
    4fa6:	601a      	str	r2, [r3, #0]
	
				/* set data size */
				g_mss_mac.tx_descriptors[ g_mss_mac.tx_desc_index ].descriptor_1 |= usLength;
    4fa8:	f24a 6378 	movw	r3, #42616	; 0xa678
    4fac:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4fb0:	6f19      	ldr	r1, [r3, #112]	; 0x70
    4fb2:	f24a 6378 	movw	r3, #42616	; 0xa678
    4fb6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4fba:	6f1a      	ldr	r2, [r3, #112]	; 0x70
    4fbc:	f24a 6378 	movw	r3, #42616	; 0xa678
    4fc0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4fc4:	f102 0207 	add.w	r2, r2, #7
    4fc8:	ea4f 1202 	mov.w	r2, r2, lsl #4
    4fcc:	4413      	add	r3, r2
    4fce:	f103 0308 	add.w	r3, r3, #8
    4fd2:	681a      	ldr	r2, [r3, #0]
    4fd4:	88fb      	ldrh	r3, [r7, #6]
    4fd6:	ea42 0203 	orr.w	r2, r2, r3
    4fda:	f24a 6378 	movw	r3, #42616	; 0xa678
    4fde:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4fe2:	f101 0107 	add.w	r1, r1, #7
    4fe6:	ea4f 1101 	mov.w	r1, r1, lsl #4
    4fea:	440b      	add	r3, r1
    4fec:	f103 0308 	add.w	r3, r3, #8
    4ff0:	601a      	str	r2, [r3, #0]
	
				/* reset end of ring */
				g_mss_mac.tx_descriptors[TX_RING_SIZE-1].descriptor_1 |= TDES1_TER;
    4ff2:	f24a 6378 	movw	r3, #42616	; 0xa678
    4ff6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4ffa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
    4ffe:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
    5002:	f24a 6378 	movw	r3, #42616	; 0xa678
    5006:	f2c2 0300 	movt	r3, #8192	; 0x2000
    500a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
	
				if( usLength > MSS_TX_BUFF_SIZE ) /* FLAG_EXCEED_LIMIT */
    500e:	88fa      	ldrh	r2, [r7, #6]
    5010:	f240 53ec 	movw	r3, #1516	; 0x5ec
    5014:	429a      	cmp	r2, r3
    5016:	d902      	bls.n	501e <MSS_MAC_tx_packet+0x236>
				{
					usLength = (uint16_t)MSS_TX_BUFF_SIZE;
    5018:	f240 53ec 	movw	r3, #1516	; 0x5ec
    501c:	80fb      	strh	r3, [r7, #6]
				}
	
				/* The data buffer is assigned to the Tx descriptor. */
				g_mss_mac.tx_descriptors[ g_mss_mac.tx_desc_index ].buffer_1 = ( unsigned long ) uip_buf;
    501e:	f24a 6378 	movw	r3, #42616	; 0xa678
    5022:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5026:	6f19      	ldr	r1, [r3, #112]	; 0x70
    5028:	f240 236c 	movw	r3, #620	; 0x26c
    502c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5030:	681b      	ldr	r3, [r3, #0]
    5032:	461a      	mov	r2, r3
    5034:	f24a 6378 	movw	r3, #42616	; 0xa678
    5038:	f2c2 0300 	movt	r3, #8192	; 0x2000
    503c:	ea4f 1101 	mov.w	r1, r1, lsl #4
    5040:	440b      	add	r3, r1
    5042:	f103 037c 	add.w	r3, r3, #124	; 0x7c
    5046:	601a      	str	r2, [r3, #0]
	
				/* update counters */
				desc = g_mss_mac.tx_descriptors[ g_mss_mac.tx_desc_index ].descriptor_0;
    5048:	f24a 6378 	movw	r3, #42616	; 0xa678
    504c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5050:	6f1a      	ldr	r2, [r3, #112]	; 0x70
    5052:	f24a 6378 	movw	r3, #42616	; 0xa678
    5056:	f2c2 0300 	movt	r3, #8192	; 0x2000
    505a:	f102 0207 	add.w	r2, r2, #7
    505e:	ea4f 1202 	mov.w	r2, r2, lsl #4
    5062:	4413      	add	r3, r2
    5064:	f103 0304 	add.w	r3, r3, #4
    5068:	681b      	ldr	r3, [r3, #0]
    506a:	60fb      	str	r3, [r7, #12]
				if( (desc & TDES0_LO) != 0u ) {
    506c:	68fb      	ldr	r3, [r7, #12]
    506e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
    5072:	2b00      	cmp	r3, #0
    5074:	d027      	beq.n	50c6 <MSS_MAC_tx_packet+0x2de>
					g_mss_mac.statistics.tx_loss_of_carrier++;
    5076:	f24a 6378 	movw	r3, #42616	; 0xa678
    507a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    507e:	f8d3 2118 	ldr.w	r2, [r3, #280]	; 0x118
    5082:	ea4f 2212 	mov.w	r2, r2, lsr #8
    5086:	f893 311c 	ldrb.w	r3, [r3, #284]	; 0x11c
    508a:	ea4f 6303 	mov.w	r3, r3, lsl #24
    508e:	ea43 0302 	orr.w	r3, r3, r2
    5092:	f103 0201 	add.w	r2, r3, #1
    5096:	f24a 6378 	movw	r3, #42616	; 0xa678
    509a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    509e:	f022 417f 	bic.w	r1, r2, #4278190080	; 0xff000000
    50a2:	ea4f 2101 	mov.w	r1, r1, lsl #8
    50a6:	f8d3 0118 	ldr.w	r0, [r3, #280]	; 0x118
    50aa:	f000 00ff 	and.w	r0, r0, #255	; 0xff
    50ae:	ea40 0101 	orr.w	r1, r0, r1
    50b2:	f8c3 1118 	str.w	r1, [r3, #280]	; 0x118
    50b6:	ea4f 6212 	mov.w	r2, r2, lsr #24
    50ba:	f04f 0100 	mov.w	r1, #0
    50be:	ea41 0202 	orr.w	r2, r1, r2
    50c2:	f883 211c 	strb.w	r2, [r3, #284]	; 0x11c
				}
				if( (desc & TDES0_NC) != 0u ) {
    50c6:	68fb      	ldr	r3, [r7, #12]
    50c8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
    50cc:	2b00      	cmp	r3, #0
    50ce:	d027      	beq.n	5120 <MSS_MAC_tx_packet+0x338>
					g_mss_mac.statistics.tx_no_carrier++;
    50d0:	f24a 6378 	movw	r3, #42616	; 0xa678
    50d4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    50d8:	f8d3 211c 	ldr.w	r2, [r3, #284]	; 0x11c
    50dc:	ea4f 2212 	mov.w	r2, r2, lsr #8
    50e0:	f893 3120 	ldrb.w	r3, [r3, #288]	; 0x120
    50e4:	ea4f 6303 	mov.w	r3, r3, lsl #24
    50e8:	ea43 0302 	orr.w	r3, r3, r2
    50ec:	f103 0201 	add.w	r2, r3, #1
    50f0:	f24a 6378 	movw	r3, #42616	; 0xa678
    50f4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    50f8:	f022 417f 	bic.w	r1, r2, #4278190080	; 0xff000000
    50fc:	ea4f 2101 	mov.w	r1, r1, lsl #8
    5100:	f8d3 011c 	ldr.w	r0, [r3, #284]	; 0x11c
    5104:	f000 00ff 	and.w	r0, r0, #255	; 0xff
    5108:	ea40 0101 	orr.w	r1, r0, r1
    510c:	f8c3 111c 	str.w	r1, [r3, #284]	; 0x11c
    5110:	ea4f 6212 	mov.w	r2, r2, lsr #24
    5114:	f04f 0100 	mov.w	r1, #0
    5118:	ea41 0202 	orr.w	r2, r1, r2
    511c:	f883 2120 	strb.w	r2, [r3, #288]	; 0x120
				}
				if( (desc & TDES0_LC) != 0u ) {
    5120:	68fb      	ldr	r3, [r7, #12]
    5122:	f403 7300 	and.w	r3, r3, #512	; 0x200
    5126:	2b00      	cmp	r3, #0
    5128:	d027      	beq.n	517a <MSS_MAC_tx_packet+0x392>
					g_mss_mac.statistics.tx_late_collision++;
    512a:	f24a 6378 	movw	r3, #42616	; 0xa678
    512e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5132:	f8d3 2120 	ldr.w	r2, [r3, #288]	; 0x120
    5136:	ea4f 2212 	mov.w	r2, r2, lsr #8
    513a:	f893 3124 	ldrb.w	r3, [r3, #292]	; 0x124
    513e:	ea4f 6303 	mov.w	r3, r3, lsl #24
    5142:	ea43 0302 	orr.w	r3, r3, r2
    5146:	f103 0201 	add.w	r2, r3, #1
    514a:	f24a 6378 	movw	r3, #42616	; 0xa678
    514e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5152:	f022 417f 	bic.w	r1, r2, #4278190080	; 0xff000000
    5156:	ea4f 2101 	mov.w	r1, r1, lsl #8
    515a:	f8d3 0120 	ldr.w	r0, [r3, #288]	; 0x120
    515e:	f000 00ff 	and.w	r0, r0, #255	; 0xff
    5162:	ea40 0101 	orr.w	r1, r0, r1
    5166:	f8c3 1120 	str.w	r1, [r3, #288]	; 0x120
    516a:	ea4f 6212 	mov.w	r2, r2, lsr #24
    516e:	f04f 0100 	mov.w	r1, #0
    5172:	ea41 0202 	orr.w	r2, r1, r2
    5176:	f883 2124 	strb.w	r2, [r3, #292]	; 0x124
				}
				if( (desc & TDES0_EC) != 0u ) {
    517a:	68fb      	ldr	r3, [r7, #12]
    517c:	f403 7380 	and.w	r3, r3, #256	; 0x100
    5180:	2b00      	cmp	r3, #0
    5182:	d027      	beq.n	51d4 <MSS_MAC_tx_packet+0x3ec>
					g_mss_mac.statistics.tx_excessive_collision++;
    5184:	f24a 6378 	movw	r3, #42616	; 0xa678
    5188:	f2c2 0300 	movt	r3, #8192	; 0x2000
    518c:	f8d3 2124 	ldr.w	r2, [r3, #292]	; 0x124
    5190:	ea4f 2212 	mov.w	r2, r2, lsr #8
    5194:	f893 3128 	ldrb.w	r3, [r3, #296]	; 0x128
    5198:	ea4f 6303 	mov.w	r3, r3, lsl #24
    519c:	ea43 0302 	orr.w	r3, r3, r2
    51a0:	f103 0201 	add.w	r2, r3, #1
    51a4:	f24a 6378 	movw	r3, #42616	; 0xa678
    51a8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    51ac:	f022 417f 	bic.w	r1, r2, #4278190080	; 0xff000000
    51b0:	ea4f 2101 	mov.w	r1, r1, lsl #8
    51b4:	f8d3 0124 	ldr.w	r0, [r3, #292]	; 0x124
    51b8:	f000 00ff 	and.w	r0, r0, #255	; 0xff
    51bc:	ea40 0101 	orr.w	r1, r0, r1
    51c0:	f8c3 1124 	str.w	r1, [r3, #292]	; 0x124
    51c4:	ea4f 6212 	mov.w	r2, r2, lsr #24
    51c8:	f04f 0100 	mov.w	r1, #0
    51cc:	ea41 0202 	orr.w	r2, r1, r2
    51d0:	f883 2128 	strb.w	r2, [r3, #296]	; 0x128
				}
				if( (desc & TDES0_UF) != 0u ) {
    51d4:	68fb      	ldr	r3, [r7, #12]
    51d6:	f003 0302 	and.w	r3, r3, #2
    51da:	2b00      	cmp	r3, #0
    51dc:	d027      	beq.n	522e <MSS_MAC_tx_packet+0x446>
					g_mss_mac.statistics.tx_underflow_error++;
    51de:	f24a 6378 	movw	r3, #42616	; 0xa678
    51e2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    51e6:	f8d3 212c 	ldr.w	r2, [r3, #300]	; 0x12c
    51ea:	ea4f 2212 	mov.w	r2, r2, lsr #8
    51ee:	f893 3130 	ldrb.w	r3, [r3, #304]	; 0x130
    51f2:	ea4f 6303 	mov.w	r3, r3, lsl #24
    51f6:	ea43 0302 	orr.w	r3, r3, r2
    51fa:	f103 0201 	add.w	r2, r3, #1
    51fe:	f24a 6378 	movw	r3, #42616	; 0xa678
    5202:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5206:	f022 417f 	bic.w	r1, r2, #4278190080	; 0xff000000
    520a:	ea4f 2101 	mov.w	r1, r1, lsl #8
    520e:	f8d3 012c 	ldr.w	r0, [r3, #300]	; 0x12c
    5212:	f000 00ff 	and.w	r0, r0, #255	; 0xff
    5216:	ea40 0101 	orr.w	r1, r0, r1
    521a:	f8c3 112c 	str.w	r1, [r3, #300]	; 0x12c
    521e:	ea4f 6212 	mov.w	r2, r2, lsr #24
    5222:	f04f 0100 	mov.w	r1, #0
    5226:	ea41 0202 	orr.w	r2, r1, r2
    522a:	f883 2130 	strb.w	r2, [r3, #304]	; 0x130
				}
				g_mss_mac.statistics.tx_collision_count +=
    522e:	f24a 6378 	movw	r3, #42616	; 0xa678
    5232:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5236:	f8d3 2128 	ldr.w	r2, [r3, #296]	; 0x128
    523a:	ea4f 2212 	mov.w	r2, r2, lsr #8
    523e:	f893 312c 	ldrb.w	r3, [r3, #300]	; 0x12c
    5242:	ea4f 6303 	mov.w	r3, r3, lsl #24
    5246:	ea43 0302 	orr.w	r3, r3, r2
    524a:	461a      	mov	r2, r3
					(desc >> TDES0_CC_OFFSET) & TDES0_CC_MASK;
    524c:	68fb      	ldr	r3, [r7, #12]
    524e:	ea4f 03d3 	mov.w	r3, r3, lsr #3
    5252:	f003 030f 	and.w	r3, r3, #15
					g_mss_mac.statistics.tx_excessive_collision++;
				}
				if( (desc & TDES0_UF) != 0u ) {
					g_mss_mac.statistics.tx_underflow_error++;
				}
				g_mss_mac.statistics.tx_collision_count +=
    5256:	441a      	add	r2, r3
    5258:	f24a 6378 	movw	r3, #42616	; 0xa678
    525c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5260:	f022 417f 	bic.w	r1, r2, #4278190080	; 0xff000000
    5264:	ea4f 2101 	mov.w	r1, r1, lsl #8
    5268:	f8d3 0128 	ldr.w	r0, [r3, #296]	; 0x128
    526c:	f000 00ff 	and.w	r0, r0, #255	; 0xff
    5270:	ea40 0101 	orr.w	r1, r0, r1
    5274:	f8c3 1128 	str.w	r1, [r3, #296]	; 0x128
    5278:	ea4f 6212 	mov.w	r2, r2, lsr #24
    527c:	f04f 0100 	mov.w	r1, #0
    5280:	ea41 0202 	orr.w	r2, r1, r2
    5284:	f883 212c 	strb.w	r2, [r3, #300]	; 0x12c
					(desc >> TDES0_CC_OFFSET) & TDES0_CC_MASK;
	
				/* Give ownership of descriptor to the MAC */
				g_mss_mac.tx_descriptors[ g_mss_mac.tx_desc_index ].descriptor_0 = TDES0_OWN;
    5288:	f24a 6378 	movw	r3, #42616	; 0xa678
    528c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5290:	6f1a      	ldr	r2, [r3, #112]	; 0x70
    5292:	f24a 6378 	movw	r3, #42616	; 0xa678
    5296:	f2c2 0300 	movt	r3, #8192	; 0x2000
    529a:	f102 0207 	add.w	r2, r2, #7
    529e:	ea4f 1202 	mov.w	r2, r2, lsl #4
    52a2:	4413      	add	r3, r2
    52a4:	f103 0304 	add.w	r3, r3, #4
    52a8:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
    52ac:	601a      	str	r2, [r3, #0]
				
				g_mss_mac.tx_desc_index = (g_mss_mac.tx_desc_index + 1u) % (uint32_t)TX_RING_SIZE;
    52ae:	f24a 6378 	movw	r3, #42616	; 0xa678
    52b2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    52b6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
    52b8:	f103 0301 	add.w	r3, r3, #1
    52bc:	f003 0201 	and.w	r2, r3, #1
    52c0:	f24a 6378 	movw	r3, #42616	; 0xa678
    52c4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    52c8:	671a      	str	r2, [r3, #112]	; 0x70

		/* Assumed TX_RING_SIZE == 2.  A #error directive checks this is the
		case. */
		taskENTER_CRITICAL();
		{
			for( ulDescriptor = 0; ulDescriptor < TX_RING_SIZE; ulDescriptor++ )
    52ca:	693b      	ldr	r3, [r7, #16]
    52cc:	f103 0301 	add.w	r3, r3, #1
    52d0:	613b      	str	r3, [r7, #16]
    52d2:	693b      	ldr	r3, [r7, #16]
    52d4:	2b01      	cmp	r3, #1
    52d6:	f67f ae03 	bls.w	4ee0 <MSS_MAC_tx_packet+0xf8>
				g_mss_mac.tx_descriptors[ g_mss_mac.tx_desc_index ].descriptor_0 = TDES0_OWN;
				
				g_mss_mac.tx_desc_index = (g_mss_mac.tx_desc_index + 1u) % (uint32_t)TX_RING_SIZE;
			}		
		}
		taskEXIT_CRITICAL();
    52da:	f00f f965 	bl	145a8 <vPortExitCritical>
    }
	
    if (error == MAC_OK)
    52de:	697b      	ldr	r3, [r7, #20]
    52e0:	2b00      	cmp	r3, #0
    52e2:	d119      	bne.n	5318 <MSS_MAC_tx_packet+0x530>
    {
        error = (int32_t)usLength;
    52e4:	88fb      	ldrh	r3, [r7, #6]
    52e6:	617b      	str	r3, [r7, #20]
		
		/* Start sending now both descriptors are set up.  This is done to
		prevent a Tx end occurring prior to the second descriptor being
		ready. */
		MAC_BITBAND->CSR6_ST = 1u;
    52e8:	f240 0300 	movw	r3, #0
    52ec:	f2c4 2306 	movt	r3, #16902	; 0x4206
    52f0:	f04f 0201 	mov.w	r2, #1
    52f4:	f8c3 2634 	str.w	r2, [r3, #1588]	; 0x634
		MAC->CSR1 = 1u;
    52f8:	f243 0300 	movw	r3, #12288	; 0x3000
    52fc:	f2c4 0300 	movt	r3, #16384	; 0x4000
    5300:	f04f 0201 	mov.w	r2, #1
    5304:	609a      	str	r2, [r3, #8]
		
		/* The buffer pointed to by uip_buf is now assigned to a Tx descriptor.
		Find anothere free buffer for uip_buf. */
		uip_buf = MAC_obtain_buffer();
    5306:	f001 fd51 	bl	6dac <MAC_obtain_buffer>
    530a:	4602      	mov	r2, r0
    530c:	f240 236c 	movw	r3, #620	; 0x26c
    5310:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5314:	601a      	str	r2, [r3, #0]
    5316:	e002      	b.n	531e <MSS_MAC_tx_packet+0x536>
    }
    else
    {
        error = 0;
    5318:	f04f 0300 	mov.w	r3, #0
    531c:	617b      	str	r3, [r7, #20]
    }
    return ( error );
    531e:	697b      	ldr	r3, [r7, #20]
}
    5320:	4618      	mov	r0, r3
    5322:	f107 0728 	add.w	r7, r7, #40	; 0x28
    5326:	46bd      	mov	sp, r7
    5328:	bd80      	pop	{r7, pc}
    532a:	bf00      	nop

0000532c <MSS_MAC_rx_pckt_size>:
int32_t
MSS_MAC_rx_pckt_size
(
    void
)
{
    532c:	b580      	push	{r7, lr}
    532e:	b082      	sub	sp, #8
    5330:	af00      	add	r7, sp, #0
    int32_t retval;
    MAC_dismiss_bad_frames();
    5332:	f001 f9a5 	bl	6680 <MAC_dismiss_bad_frames>

    if( (g_mss_mac.rx_descriptors[ g_mss_mac.rx_desc_index ].descriptor_0 &	RDES0_OWN) != 0u )
    5336:	f24a 6378 	movw	r3, #42616	; 0xa678
    533a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    533e:	f8d3 2094 	ldr.w	r2, [r3, #148]	; 0x94
    5342:	f24a 6378 	movw	r3, #42616	; 0xa678
    5346:	f2c2 0300 	movt	r3, #8192	; 0x2000
    534a:	ea4f 1202 	mov.w	r2, r2, lsl #4
    534e:	4413      	add	r3, r2
    5350:	f103 0398 	add.w	r3, r3, #152	; 0x98
    5354:	681b      	ldr	r3, [r3, #0]
    5356:	2b00      	cmp	r3, #0
    5358:	da03      	bge.n	5362 <MSS_MAC_rx_pckt_size+0x36>
    {
    	/* Current descriptor is empty */
    	retval = 0;
    535a:	f04f 0300 	mov.w	r3, #0
    535e:	603b      	str	r3, [r7, #0]
    5360:	e018      	b.n	5394 <MSS_MAC_rx_pckt_size+0x68>
    }
    else
    {
        uint32_t frame_length;
        frame_length = ( g_mss_mac.rx_descriptors[ g_mss_mac.rx_desc_index ].descriptor_0 >> RDES0_FL_OFFSET ) & RDES0_FL_MASK;
    5362:	f24a 6378 	movw	r3, #42616	; 0xa678
    5366:	f2c2 0300 	movt	r3, #8192	; 0x2000
    536a:	f8d3 2094 	ldr.w	r2, [r3, #148]	; 0x94
    536e:	f24a 6378 	movw	r3, #42616	; 0xa678
    5372:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5376:	ea4f 1202 	mov.w	r2, r2, lsl #4
    537a:	4413      	add	r3, r2
    537c:	f103 0398 	add.w	r3, r3, #152	; 0x98
    5380:	681b      	ldr	r3, [r3, #0]
    5382:	ea4f 4313 	mov.w	r3, r3, lsr #16
    5386:	ea4f 4383 	mov.w	r3, r3, lsl #18
    538a:	ea4f 4393 	mov.w	r3, r3, lsr #18
    538e:	607b      	str	r3, [r7, #4]
        retval = (int32_t)( frame_length );
    5390:	687b      	ldr	r3, [r7, #4]
    5392:	603b      	str	r3, [r7, #0]
    }
    return retval;
    5394:	683b      	ldr	r3, [r7, #0]
}
    5396:	4618      	mov	r0, r3
    5398:	f107 0708 	add.w	r7, r7, #8
    539c:	46bd      	mov	sp, r7
    539e:	bd80      	pop	{r7, pc}

000053a0 <MSS_MAC_rx_packet>:
int32_t
MSS_MAC_rx_packet
(
	void
)
{
    53a0:	b590      	push	{r4, r7, lr}
    53a2:	b083      	sub	sp, #12
    53a4:	af00      	add	r7, sp, #0
	uint16_t frame_length=0u;
    53a6:	f04f 0300 	mov.w	r3, #0
    53aa:	80fb      	strh	r3, [r7, #6]

    MAC_dismiss_bad_frames();
    53ac:	f001 f968 	bl	6680 <MAC_dismiss_bad_frames>

    if( (g_mss_mac.rx_descriptors[ g_mss_mac.rx_desc_index ].descriptor_0 & RDES0_OWN) == 0u )
    53b0:	f24a 6378 	movw	r3, #42616	; 0xa678
    53b4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    53b8:	f8d3 2094 	ldr.w	r2, [r3, #148]	; 0x94
    53bc:	f24a 6378 	movw	r3, #42616	; 0xa678
    53c0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    53c4:	ea4f 1202 	mov.w	r2, r2, lsl #4
    53c8:	4413      	add	r3, r2
    53ca:	f103 0398 	add.w	r3, r3, #152	; 0x98
    53ce:	681b      	ldr	r3, [r3, #0]
    53d0:	2b00      	cmp	r3, #0
    53d2:	db56      	blt.n	5482 <MSS_MAC_rx_packet+0xe2>
    {
        frame_length = ( (
    	    g_mss_mac.rx_descriptors[ g_mss_mac.rx_desc_index ].descriptor_0 >>
    53d4:	f24a 6378 	movw	r3, #42616	; 0xa678
    53d8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    53dc:	f8d3 2094 	ldr.w	r2, [r3, #148]	; 0x94
    53e0:	f24a 6378 	movw	r3, #42616	; 0xa678
    53e4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    53e8:	ea4f 1202 	mov.w	r2, r2, lsl #4
    53ec:	4413      	add	r3, r2
    53ee:	f103 0398 	add.w	r3, r3, #152	; 0x98
    53f2:	681b      	ldr	r3, [r3, #0]
    53f4:	ea4f 4313 	mov.w	r3, r3, lsr #16

    MAC_dismiss_bad_frames();

    if( (g_mss_mac.rx_descriptors[ g_mss_mac.rx_desc_index ].descriptor_0 & RDES0_OWN) == 0u )
    {
        frame_length = ( (
    53f8:	b29b      	uxth	r3, r3
    53fa:	ea4f 4383 	mov.w	r3, r3, lsl #18
    53fe:	ea4f 4393 	mov.w	r3, r3, lsr #18
    5402:	80fb      	strh	r3, [r7, #6]
    	    g_mss_mac.rx_descriptors[ g_mss_mac.rx_desc_index ].descriptor_0 >>
    	    RDES0_FL_OFFSET ) & RDES0_FL_MASK );

        /* strip crc */
        frame_length -= 4u;
    5404:	88fb      	ldrh	r3, [r7, #6]
    5406:	f1a3 0304 	sub.w	r3, r3, #4
    540a:	80fb      	strh	r3, [r7, #6]

        if( frame_length > macBUFFER_SIZE ) {
    540c:	88fb      	ldrh	r3, [r7, #6]
    540e:	f5b3 6fba 	cmp.w	r3, #1488	; 0x5d0
    5412:	d902      	bls.n	541a <MSS_MAC_rx_packet+0x7a>
        	return MAC_NOT_ENOUGH_SPACE;
    5414:	f06f 0304 	mvn.w	r3, #4
    5418:	e034      	b.n	5484 <MSS_MAC_rx_packet+0xe4>
        }

		/* uip_buf is about to point to the buffer that contains the received
		data, mark the buffer that uip_buf is currently pointing to as free
		again. */
		MAC_release_buffer( uip_buf );
    541a:	f240 236c 	movw	r3, #620	; 0x26c
    541e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5422:	681b      	ldr	r3, [r3, #0]
    5424:	4618      	mov	r0, r3
    5426:	f001 fd7d 	bl	6f24 <MAC_release_buffer>
        uip_buf = ( unsigned char * ) g_mss_mac.rx_descriptors[ g_mss_mac.rx_desc_index ].buffer_1;
    542a:	f24a 6378 	movw	r3, #42616	; 0xa678
    542e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5432:	f8d3 2094 	ldr.w	r2, [r3, #148]	; 0x94
    5436:	f24a 6378 	movw	r3, #42616	; 0xa678
    543a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    543e:	f102 020a 	add.w	r2, r2, #10
    5442:	ea4f 1202 	mov.w	r2, r2, lsl #4
    5446:	4413      	add	r3, r2
    5448:	681b      	ldr	r3, [r3, #0]
    544a:	461a      	mov	r2, r3
    544c:	f240 236c 	movw	r3, #620	; 0x26c
    5450:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5454:	601a      	str	r2, [r3, #0]
		
		/* The buffer the Rx descriptor was pointing to is now in use by the
		uIP stack - allocate a new buffer to the Rx descriptor. */
		g_mss_mac.rx_descriptors[ g_mss_mac.rx_desc_index ].buffer_1 = ( unsigned long ) MAC_obtain_buffer();
    5456:	f24a 6378 	movw	r3, #42616	; 0xa678
    545a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    545e:	f8d3 4094 	ldr.w	r4, [r3, #148]	; 0x94
    5462:	f001 fca3 	bl	6dac <MAC_obtain_buffer>
    5466:	4603      	mov	r3, r0
    5468:	461a      	mov	r2, r3
    546a:	f24a 6378 	movw	r3, #42616	; 0xa678
    546e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5472:	f104 010a 	add.w	r1, r4, #10
    5476:	ea4f 1101 	mov.w	r1, r1, lsl #4
    547a:	440b      	add	r3, r1
    547c:	601a      	str	r2, [r3, #0]

        MSS_MAC_prepare_rx_descriptor();
    547e:	f000 fcb9 	bl	5df4 <MSS_MAC_prepare_rx_descriptor>
    }
    return ((int32_t)frame_length);
    5482:	88fb      	ldrh	r3, [r7, #6]
}
    5484:	4618      	mov	r0, r3
    5486:	f107 070c 	add.w	r7, r7, #12
    548a:	46bd      	mov	sp, r7
    548c:	bd90      	pop	{r4, r7, pc}
    548e:	bf00      	nop

00005490 <MSS_MAC_rx_packet_ptrset>:
MSS_MAC_rx_packet_ptrset
(
    uint8_t **pacData,
    uint32_t time_out
)
{
    5490:	b580      	push	{r7, lr}
    5492:	b084      	sub	sp, #16
    5494:	af00      	add	r7, sp, #0
    5496:	6078      	str	r0, [r7, #4]
    5498:	6039      	str	r1, [r7, #0]
	uint16_t frame_length = 0u;
    549a:	f04f 0300 	mov.w	r3, #0
    549e:	813b      	strh	r3, [r7, #8]
    int8_t exit = 0;
    54a0:	f04f 0300 	mov.w	r3, #0
    54a4:	72fb      	strb	r3, [r7, #11]

    configASSERT(  (time_out == MSS_MAC_BLOCKING) ||
    54a6:	683b      	ldr	r3, [r7, #0]
    54a8:	f1b3 3fff 	cmp.w	r3, #4294967295
    54ac:	d009      	beq.n	54c2 <MSS_MAC_rx_packet_ptrset+0x32>
    54ae:	683b      	ldr	r3, [r7, #0]
    54b0:	2b00      	cmp	r3, #0
    54b2:	d006      	beq.n	54c2 <MSS_MAC_rx_packet_ptrset+0x32>
    54b4:	683b      	ldr	r3, [r7, #0]
    54b6:	2b00      	cmp	r3, #0
    54b8:	d006      	beq.n	54c8 <MSS_MAC_rx_packet_ptrset+0x38>
    54ba:	683b      	ldr	r3, [r7, #0]
    54bc:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
    54c0:	d802      	bhi.n	54c8 <MSS_MAC_rx_packet_ptrset+0x38>
    54c2:	f04f 0301 	mov.w	r3, #1
    54c6:	e001      	b.n	54cc <MSS_MAC_rx_packet_ptrset+0x3c>
    54c8:	f04f 0300 	mov.w	r3, #0
    54cc:	2b00      	cmp	r3, #0
    54ce:	d109      	bne.n	54e4 <MSS_MAC_rx_packet_ptrset+0x54>
    54d0:	f04f 0328 	mov.w	r3, #40	; 0x28
    54d4:	f383 8811 	msr	BASEPRI, r3
    54d8:	f3bf 8f6f 	isb	sy
    54dc:	f3bf 8f4f 	dsb	sy
    54e0:	60fb      	str	r3, [r7, #12]
    54e2:	e7fe      	b.n	54e2 <MSS_MAC_rx_packet_ptrset+0x52>
    			(time_out == MSS_MAC_NONBLOCKING) ||
    			((time_out >= 1) && (time_out <= 0x01000000UL)) );

    MAC_dismiss_bad_frames();
    54e4:	f001 f8cc 	bl	6680 <MAC_dismiss_bad_frames>

    /* wait for a packet */
	if( time_out != MSS_MAC_BLOCKING ) {
    54e8:	683b      	ldr	r3, [r7, #0]
    54ea:	f1b3 3fff 	cmp.w	r3, #4294967295
    54ee:	d018      	beq.n	5522 <MSS_MAC_rx_packet_ptrset+0x92>
		if( time_out == MSS_MAC_NONBLOCKING ) {
    54f0:	683b      	ldr	r3, [r7, #0]
    54f2:	2b00      	cmp	r3, #0
    54f4:	d104      	bne.n	5500 <MSS_MAC_rx_packet_ptrset+0x70>
    		MAC_set_time_out( 0u );
    54f6:	f04f 0000 	mov.w	r0, #0
    54fa:	f001 f913 	bl	6724 <MAC_set_time_out>
		} else {
    		MAC_set_time_out( time_out );
		}
	}

    while( ((g_mss_mac.rx_descriptors[ g_mss_mac.rx_desc_index ].descriptor_0 &
    54fe:	e011      	b.n	5524 <MSS_MAC_rx_packet_ptrset+0x94>
    /* wait for a packet */
	if( time_out != MSS_MAC_BLOCKING ) {
		if( time_out == MSS_MAC_NONBLOCKING ) {
    		MAC_set_time_out( 0u );
		} else {
    		MAC_set_time_out( time_out );
    5500:	6838      	ldr	r0, [r7, #0]
    5502:	f001 f90f 	bl	6724 <MAC_set_time_out>
		}
	}

    while( ((g_mss_mac.rx_descriptors[ g_mss_mac.rx_desc_index ].descriptor_0 &
    5506:	e00d      	b.n	5524 <MSS_MAC_rx_packet_ptrset+0x94>
    	RDES0_OWN) != 0u) && (exit == 0) )
    {
    	if( time_out != MSS_MAC_BLOCKING )
    5508:	683b      	ldr	r3, [r7, #0]
    550a:	f1b3 3fff 	cmp.w	r3, #4294967295
    550e:	d009      	beq.n	5524 <MSS_MAC_rx_packet_ptrset+0x94>
    	{
    		if( MAC_get_time_out() == 0u ) {
    5510:	f001 f930 	bl	6774 <MAC_get_time_out>
    5514:	4603      	mov	r3, r0
    5516:	2b00      	cmp	r3, #0
    5518:	d104      	bne.n	5524 <MSS_MAC_rx_packet_ptrset+0x94>
    			exit = 1;
    551a:	f04f 0301 	mov.w	r3, #1
    551e:	72fb      	strb	r3, [r7, #11]
    5520:	e000      	b.n	5524 <MSS_MAC_rx_packet_ptrset+0x94>
		} else {
    		MAC_set_time_out( time_out );
		}
	}

    while( ((g_mss_mac.rx_descriptors[ g_mss_mac.rx_desc_index ].descriptor_0 &
    5522:	bf00      	nop
    5524:	f24a 6378 	movw	r3, #42616	; 0xa678
    5528:	f2c2 0300 	movt	r3, #8192	; 0x2000
    552c:	f8d3 2094 	ldr.w	r2, [r3, #148]	; 0x94
    5530:	f24a 6378 	movw	r3, #42616	; 0xa678
    5534:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5538:	ea4f 1202 	mov.w	r2, r2, lsl #4
    553c:	4413      	add	r3, r2
    553e:	f103 0398 	add.w	r3, r3, #152	; 0x98
    5542:	681b      	ldr	r3, [r3, #0]
    5544:	2b00      	cmp	r3, #0
    5546:	da03      	bge.n	5550 <MSS_MAC_rx_packet_ptrset+0xc0>
    5548:	f997 300b 	ldrsb.w	r3, [r7, #11]
    554c:	2b00      	cmp	r3, #0
    554e:	d0db      	beq.n	5508 <MSS_MAC_rx_packet_ptrset+0x78>
    			exit = 1;
    		}
    	}
    }

    if(exit == 0)
    5550:	f997 300b 	ldrsb.w	r3, [r7, #11]
    5554:	2b00      	cmp	r3, #0
    5556:	d12e      	bne.n	55b6 <MSS_MAC_rx_packet_ptrset+0x126>
    {
        frame_length = ( (
    	    g_mss_mac.rx_descriptors[ g_mss_mac.rx_desc_index ].descriptor_0 >>
    5558:	f24a 6378 	movw	r3, #42616	; 0xa678
    555c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5560:	f8d3 2094 	ldr.w	r2, [r3, #148]	; 0x94
    5564:	f24a 6378 	movw	r3, #42616	; 0xa678
    5568:	f2c2 0300 	movt	r3, #8192	; 0x2000
    556c:	ea4f 1202 	mov.w	r2, r2, lsl #4
    5570:	4413      	add	r3, r2
    5572:	f103 0398 	add.w	r3, r3, #152	; 0x98
    5576:	681b      	ldr	r3, [r3, #0]
    5578:	ea4f 4313 	mov.w	r3, r3, lsr #16
    	}
    }

    if(exit == 0)
    {
        frame_length = ( (
    557c:	b29b      	uxth	r3, r3
    557e:	ea4f 4383 	mov.w	r3, r3, lsl #18
    5582:	ea4f 4393 	mov.w	r3, r3, lsr #18
    5586:	813b      	strh	r3, [r7, #8]
    	    g_mss_mac.rx_descriptors[ g_mss_mac.rx_desc_index ].descriptor_0 >>
    	    RDES0_FL_OFFSET ) & RDES0_FL_MASK );

        /* strip crc */
        frame_length -= 4u;
    5588:	893b      	ldrh	r3, [r7, #8]
    558a:	f1a3 0304 	sub.w	r3, r3, #4
    558e:	813b      	strh	r3, [r7, #8]
       /* Here we are setting the buffer 'pacData' address to the address
          RX descriptor address. After this is called, the following function
          must be called 'MAC_prepare_rx_descriptor'
          to prepare the current rx descriptor for receiving the next packet.
       */
    	*pacData = (uint8_t *)g_mss_mac.rx_descriptors[ g_mss_mac.rx_desc_index ].buffer_1 ;
    5590:	f24a 6378 	movw	r3, #42616	; 0xa678
    5594:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5598:	f8d3 2094 	ldr.w	r2, [r3, #148]	; 0x94
    559c:	f24a 6378 	movw	r3, #42616	; 0xa678
    55a0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    55a4:	f102 020a 	add.w	r2, r2, #10
    55a8:	ea4f 1202 	mov.w	r2, r2, lsl #4
    55ac:	4413      	add	r3, r2
    55ae:	681b      	ldr	r3, [r3, #0]
    55b0:	461a      	mov	r2, r3
    55b2:	687b      	ldr	r3, [r7, #4]
    55b4:	601a      	str	r2, [r3, #0]

    }
    return ((int32_t)frame_length);
    55b6:	893b      	ldrh	r3, [r7, #8]
}
    55b8:	4618      	mov	r0, r3
    55ba:	f107 0710 	add.w	r7, r7, #16
    55be:	46bd      	mov	sp, r7
    55c0:	bd80      	pop	{r7, pc}
    55c2:	bf00      	nop

000055c4 <MSS_MAC_link_status>:
int32_t
MSS_MAC_link_status
(
    void
)
{
    55c4:	b580      	push	{r7, lr}
    55c6:	b082      	sub	sp, #8
    55c8:	af00      	add	r7, sp, #0
	uint32_t link;

    link = PHY_link_status();
    55ca:	f001 fe6b 	bl	72a4 <PHY_link_status>
    55ce:	4603      	mov	r3, r0
    55d0:	607b      	str	r3, [r7, #4]
    if( link == MSS_MAC_LINK_STATUS_LINK ) {
    55d2:	687b      	ldr	r3, [r7, #4]
    55d4:	2b01      	cmp	r3, #1
    55d6:	d106      	bne.n	55e6 <MSS_MAC_link_status+0x22>
    	link |= PHY_link_type();
    55d8:	f001 fe7c 	bl	72d4 <PHY_link_type>
    55dc:	4603      	mov	r3, r0
    55de:	687a      	ldr	r2, [r7, #4]
    55e0:	ea42 0303 	orr.w	r3, r2, r3
    55e4:	607b      	str	r3, [r7, #4]
    }

    return ((int32_t)link);
    55e6:	687b      	ldr	r3, [r7, #4]
}
    55e8:	4618      	mov	r0, r3
    55ea:	f107 0708 	add.w	r7, r7, #8
    55ee:	46bd      	mov	sp, r7
    55f0:	bd80      	pop	{r7, pc}
    55f2:	bf00      	nop

000055f4 <MSS_MAC_auto_setup_link>:
int32_t
MSS_MAC_auto_setup_link
(
    void
)
{
    55f4:	b580      	push	{r7, lr}
    55f6:	b084      	sub	sp, #16
    55f8:	af00      	add	r7, sp, #0
	int32_t link;

    PHY_auto_negotiate();
    55fa:	f001 fe2b 	bl	7254 <PHY_auto_negotiate>

    link = MSS_MAC_link_status();
    55fe:	f7ff ffe1 	bl	55c4 <MSS_MAC_link_status>
    5602:	4603      	mov	r3, r0
    5604:	603b      	str	r3, [r7, #0]

    if( (link & MSS_MAC_LINK_STATUS_LINK) != 0u ) {
    5606:	683b      	ldr	r3, [r7, #0]
    5608:	f003 0301 	and.w	r3, r3, #1
    560c:	b2db      	uxtb	r3, r3
    560e:	2b00      	cmp	r3, #0
    5610:	d051      	beq.n	56b6 <MSS_MAC_auto_setup_link+0xc2>
    	int32_t ret;
	    ret = MAC_stop_transmission();
    5612:	f000 ffb9 	bl	6588 <MAC_stop_transmission>
    5616:	4603      	mov	r3, r0
    5618:	607b      	str	r3, [r7, #4]
	    MAC_CHECK( ret == MAC_OK, ret );
    561a:	687b      	ldr	r3, [r7, #4]
    561c:	2b00      	cmp	r3, #0
    561e:	d013      	beq.n	5648 <MSS_MAC_auto_setup_link+0x54>
    5620:	687b      	ldr	r3, [r7, #4]
    5622:	b2da      	uxtb	r2, r3
    5624:	f24a 6378 	movw	r3, #42616	; 0xa678
    5628:	f2c2 0300 	movt	r3, #8192	; 0x2000
    562c:	715a      	strb	r2, [r3, #5]
    562e:	687b      	ldr	r3, [r7, #4]
    5630:	2b00      	cmp	r3, #0
    5632:	d009      	beq.n	5648 <MSS_MAC_auto_setup_link+0x54>
    5634:	f04f 0328 	mov.w	r3, #40	; 0x28
    5638:	f383 8811 	msr	BASEPRI, r3
    563c:	f3bf 8f6f 	isb	sy
    5640:	f3bf 8f4f 	dsb	sy
    5644:	60bb      	str	r3, [r7, #8]
    5646:	e7fe      	b.n	5646 <MSS_MAC_auto_setup_link+0x52>

	    ret = MAC_stop_receiving();
    5648:	f000 ffdc 	bl	6604 <MAC_stop_receiving>
    564c:	4603      	mov	r3, r0
    564e:	607b      	str	r3, [r7, #4]
	    MAC_CHECK( ret == MAC_OK, ret );
    5650:	687b      	ldr	r3, [r7, #4]
    5652:	2b00      	cmp	r3, #0
    5654:	d013      	beq.n	567e <MSS_MAC_auto_setup_link+0x8a>
    5656:	687b      	ldr	r3, [r7, #4]
    5658:	b2da      	uxtb	r2, r3
    565a:	f24a 6378 	movw	r3, #42616	; 0xa678
    565e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5662:	715a      	strb	r2, [r3, #5]
    5664:	687b      	ldr	r3, [r7, #4]
    5666:	2b00      	cmp	r3, #0
    5668:	d009      	beq.n	567e <MSS_MAC_auto_setup_link+0x8a>
    566a:	f04f 0328 	mov.w	r3, #40	; 0x28
    566e:	f383 8811 	msr	BASEPRI, r3
    5672:	f3bf 8f6f 	isb	sy
    5676:	f3bf 8f4f 	dsb	sy
    567a:	60fb      	str	r3, [r7, #12]
    567c:	e7fe      	b.n	567c <MSS_MAC_auto_setup_link+0x88>
        MAC_BITBAND->CSR6_TTM = (uint32_t)((((uint32_t)link & MSS_MAC_LINK_STATUS_100MB) != 0u) ? 1u : 0u );
    567e:	f240 0300 	movw	r3, #0
    5682:	f2c4 2306 	movt	r3, #16902	; 0x4206
    5686:	683a      	ldr	r2, [r7, #0]
    5688:	f002 0202 	and.w	r2, r2, #2
    568c:	2a00      	cmp	r2, #0
    568e:	d002      	beq.n	5696 <MSS_MAC_auto_setup_link+0xa2>
    5690:	f04f 0201 	mov.w	r2, #1
    5694:	e001      	b.n	569a <MSS_MAC_auto_setup_link+0xa6>
    5696:	f04f 0200 	mov.w	r2, #0
    569a:	f8c3 2658 	str.w	r2, [r3, #1624]	; 0x658
        MAC_BITBAND->CSR6_FD = (uint32_t)((((uint32_t)link & MSS_MAC_LINK_STATUS_FDX) != 0u) ? 1u : 1u );
    569e:	f240 0300 	movw	r3, #0
    56a2:	f2c4 2306 	movt	r3, #16902	; 0x4206
    56a6:	f04f 0201 	mov.w	r2, #1
    56aa:	f8c3 2624 	str.w	r2, [r3, #1572]	; 0x624
	    MAC_start_transmission();
    56ae:	f000 ff9b 	bl	65e8 <MAC_start_transmission>
	    MAC_start_receiving();
    56b2:	f000 ffd7 	bl	6664 <MAC_start_receiving>
    }

    return link;
    56b6:	683b      	ldr	r3, [r7, #0]
}
    56b8:	4618      	mov	r0, r3
    56ba:	f107 0710 	add.w	r7, r7, #16
    56be:	46bd      	mov	sp, r7
    56c0:	bd80      	pop	{r7, pc}
    56c2:	bf00      	nop

000056c4 <MSS_MAC_set_mac_address>:
void
MSS_MAC_set_mac_address
(
    const uint8_t *new_address
)
{
    56c4:	b580      	push	{r7, lr}
    56c6:	b084      	sub	sp, #16
    56c8:	af00      	add	r7, sp, #0
    56ca:	6078      	str	r0, [r7, #4]
    /* Check if the new address is unicast */
    configASSERT( (new_address[0]&1) == 0 );
    56cc:	687b      	ldr	r3, [r7, #4]
    56ce:	781b      	ldrb	r3, [r3, #0]
    56d0:	f003 0301 	and.w	r3, r3, #1
    56d4:	2b00      	cmp	r3, #0
    56d6:	d009      	beq.n	56ec <MSS_MAC_set_mac_address+0x28>
    56d8:	f04f 0328 	mov.w	r3, #40	; 0x28
    56dc:	f383 8811 	msr	BASEPRI, r3
    56e0:	f3bf 8f6f 	isb	sy
    56e4:	f3bf 8f4f 	dsb	sy
    56e8:	60fb      	str	r3, [r7, #12]
    56ea:	e7fe      	b.n	56ea <MSS_MAC_set_mac_address+0x26>

   	MAC_memcpy( g_mss_mac.mac_address, new_address, 6u );
    56ec:	481c      	ldr	r0, [pc, #112]	; (5760 <MSS_MAC_set_mac_address+0x9c>)
    56ee:	6879      	ldr	r1, [r7, #4]
    56f0:	f04f 0206 	mov.w	r2, #6
    56f4:	f001 faf8 	bl	6ce8 <MAC_memcpy>

   	if((g_mss_mac.flags & FLAG_PERFECT_FILTERING) != 0u ) {
    56f8:	f24a 6378 	movw	r3, #42616	; 0xa678
    56fc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5700:	791b      	ldrb	r3, [r3, #4]
    5702:	f003 0302 	and.w	r3, r3, #2
    5706:	2b00      	cmp	r3, #0
    5708:	d023      	beq.n	5752 <MSS_MAC_set_mac_address+0x8e>
		int32_t a;
	   	/* set unused filters to the new mac address */
		for( a=14*6; a>=0; a-=6 ) {
    570a:	f04f 0354 	mov.w	r3, #84	; 0x54
    570e:	60bb      	str	r3, [r7, #8]
    5710:	e01c      	b.n	574c <MSS_MAC_set_mac_address+0x88>
			if( (g_mss_mac.mac_filter_data[a] & 1u) != 0u ) {
    5712:	68ba      	ldr	r2, [r7, #8]
    5714:	f24a 6378 	movw	r3, #42616	; 0xa678
    5718:	f2c2 0300 	movt	r3, #8192	; 0x2000
    571c:	4413      	add	r3, r2
    571e:	7b1b      	ldrb	r3, [r3, #12]
    5720:	f003 0301 	and.w	r3, r3, #1
    5724:	b2db      	uxtb	r3, r3
    5726:	2b00      	cmp	r3, #0
    5728:	d003      	beq.n	5732 <MSS_MAC_set_mac_address+0x6e>
				/* Filters with multicast addresses are used */
				a = -1;
    572a:	f04f 33ff 	mov.w	r3, #4294967295
    572e:	60bb      	str	r3, [r7, #8]
    5730:	e008      	b.n	5744 <MSS_MAC_set_mac_address+0x80>
			} else {
				MAC_memcpy( &(g_mss_mac.mac_filter_data[a]),
    5732:	68ba      	ldr	r2, [r7, #8]
    5734:	4b0b      	ldr	r3, [pc, #44]	; (5764 <MSS_MAC_set_mac_address+0xa0>)
    5736:	4413      	add	r3, r2
    5738:	4618      	mov	r0, r3
    573a:	4909      	ldr	r1, [pc, #36]	; (5760 <MSS_MAC_set_mac_address+0x9c>)
    573c:	f04f 0206 	mov.w	r2, #6
    5740:	f001 fad2 	bl	6ce8 <MAC_memcpy>
   	MAC_memcpy( g_mss_mac.mac_address, new_address, 6u );

   	if((g_mss_mac.flags & FLAG_PERFECT_FILTERING) != 0u ) {
		int32_t a;
	   	/* set unused filters to the new mac address */
		for( a=14*6; a>=0; a-=6 ) {
    5744:	68bb      	ldr	r3, [r7, #8]
    5746:	f1a3 0306 	sub.w	r3, r3, #6
    574a:	60bb      	str	r3, [r7, #8]
    574c:	68bb      	ldr	r3, [r7, #8]
    574e:	2b00      	cmp	r3, #0
    5750:	dadf      	bge.n	5712 <MSS_MAC_set_mac_address+0x4e>
					g_mss_mac.mac_address, 6u );
			}
		}
   	}

   	MAC_send_setup_frame();
    5752:	f000 fd63 	bl	621c <MAC_send_setup_frame>
}
    5756:	f107 0710 	add.w	r7, r7, #16
    575a:	46bd      	mov	sp, r7
    575c:	bd80      	pop	{r7, pc}
    575e:	bf00      	nop
    5760:	2000a67e 	.word	0x2000a67e
    5764:	2000a684 	.word	0x2000a684

00005768 <MSS_MAC_get_mac_address>:
void
MSS_MAC_get_mac_address
(
    uint8_t *address
)
{
    5768:	b580      	push	{r7, lr}
    576a:	b082      	sub	sp, #8
    576c:	af00      	add	r7, sp, #0
    576e:	6078      	str	r0, [r7, #4]
   	MAC_memcpy( address, g_mss_mac.mac_address, 6u );
    5770:	6878      	ldr	r0, [r7, #4]
    5772:	4904      	ldr	r1, [pc, #16]	; (5784 <MSS_MAC_get_mac_address+0x1c>)
    5774:	f04f 0206 	mov.w	r2, #6
    5778:	f001 fab6 	bl	6ce8 <MAC_memcpy>
}
    577c:	f107 0708 	add.w	r7, r7, #8
    5780:	46bd      	mov	sp, r7
    5782:	bd80      	pop	{r7, pc}
    5784:	2000a67e 	.word	0x2000a67e

00005788 <MSS_MAC_set_mac_filters>:
MSS_MAC_set_mac_filters
(
	uint16_t filter_count,
	const uint8_t *filters
)
{
    5788:	b580      	push	{r7, lr}
    578a:	b08a      	sub	sp, #40	; 0x28
    578c:	af00      	add	r7, sp, #0
    578e:	4603      	mov	r3, r0
    5790:	6039      	str	r1, [r7, #0]
    5792:	80fb      	strh	r3, [r7, #6]
    configASSERT( (filter_count==0) || (filters != NULL_buffer) );
    5794:	88fb      	ldrh	r3, [r7, #6]
    5796:	2b00      	cmp	r3, #0
    5798:	d007      	beq.n	57aa <MSS_MAC_set_mac_filters+0x22>
    579a:	f240 2364 	movw	r3, #612	; 0x264
    579e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    57a2:	681b      	ldr	r3, [r3, #0]
    57a4:	683a      	ldr	r2, [r7, #0]
    57a6:	429a      	cmp	r2, r3
    57a8:	d002      	beq.n	57b0 <MSS_MAC_set_mac_filters+0x28>
    57aa:	f04f 0301 	mov.w	r3, #1
    57ae:	e001      	b.n	57b4 <MSS_MAC_set_mac_filters+0x2c>
    57b0:	f04f 0300 	mov.w	r3, #0
    57b4:	2b00      	cmp	r3, #0
    57b6:	d109      	bne.n	57cc <MSS_MAC_set_mac_filters+0x44>
    57b8:	f04f 0328 	mov.w	r3, #40	; 0x28
    57bc:	f383 8811 	msr	BASEPRI, r3
    57c0:	f3bf 8f6f 	isb	sy
    57c4:	f3bf 8f4f 	dsb	sy
    57c8:	623b      	str	r3, [r7, #32]
    57ca:	e7fe      	b.n	57ca <MSS_MAC_set_mac_filters+0x42>
    /* Check if the mac addresses is multicast */
    {
    	int32_t a;
    	for( a = 0u; a < filter_count; a++ ) {
    57cc:	f04f 0300 	mov.w	r3, #0
    57d0:	60fb      	str	r3, [r7, #12]
    57d2:	e01c      	b.n	580e <MSS_MAC_set_mac_filters+0x86>
    		configASSERT( (filters[a*6]&1) == 1 );
    57d4:	68fa      	ldr	r2, [r7, #12]
    57d6:	4613      	mov	r3, r2
    57d8:	ea4f 0343 	mov.w	r3, r3, lsl #1
    57dc:	4413      	add	r3, r2
    57de:	ea4f 0343 	mov.w	r3, r3, lsl #1
    57e2:	461a      	mov	r2, r3
    57e4:	683b      	ldr	r3, [r7, #0]
    57e6:	4413      	add	r3, r2
    57e8:	781b      	ldrb	r3, [r3, #0]
    57ea:	f003 0301 	and.w	r3, r3, #1
    57ee:	2b00      	cmp	r3, #0
    57f0:	d109      	bne.n	5806 <MSS_MAC_set_mac_filters+0x7e>
    57f2:	f04f 0328 	mov.w	r3, #40	; 0x28
    57f6:	f383 8811 	msr	BASEPRI, r3
    57fa:	f3bf 8f6f 	isb	sy
    57fe:	f3bf 8f4f 	dsb	sy
    5802:	627b      	str	r3, [r7, #36]	; 0x24
    5804:	e7fe      	b.n	5804 <MSS_MAC_set_mac_filters+0x7c>
{
    configASSERT( (filter_count==0) || (filters != NULL_buffer) );
    /* Check if the mac addresses is multicast */
    {
    	int32_t a;
    	for( a = 0u; a < filter_count; a++ ) {
    5806:	68fb      	ldr	r3, [r7, #12]
    5808:	f103 0301 	add.w	r3, r3, #1
    580c:	60fb      	str	r3, [r7, #12]
    580e:	88fa      	ldrh	r2, [r7, #6]
    5810:	68fb      	ldr	r3, [r7, #12]
    5812:	429a      	cmp	r2, r3
    5814:	dcde      	bgt.n	57d4 <MSS_MAC_set_mac_filters+0x4c>
    		configASSERT( (filters[a*6]&1) == 1 );
    	}
    }

    if( filter_count <= 15 ){
    5816:	88fb      	ldrh	r3, [r7, #6]
    5818:	2b0f      	cmp	r3, #15
    581a:	d833      	bhi.n	5884 <MSS_MAC_set_mac_filters+0xfc>
    	int32_t a;
    	g_mss_mac.flags |= FLAG_PERFECT_FILTERING;
    581c:	f24a 6378 	movw	r3, #42616	; 0xa678
    5820:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5824:	791b      	ldrb	r3, [r3, #4]
    5826:	f043 0302 	orr.w	r3, r3, #2
    582a:	b2da      	uxtb	r2, r3
    582c:	f24a 6378 	movw	r3, #42616	; 0xa678
    5830:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5834:	711a      	strb	r2, [r3, #4]

    	/* copy new filters */
    	MAC_memcpy( g_mss_mac.mac_filter_data, filters, (uint32_t)(filter_count*6));
    5836:	88fa      	ldrh	r2, [r7, #6]
    5838:	4613      	mov	r3, r2
    583a:	ea4f 0343 	mov.w	r3, r3, lsl #1
    583e:	4413      	add	r3, r2
    5840:	ea4f 0343 	mov.w	r3, r3, lsl #1
    5844:	483c      	ldr	r0, [pc, #240]	; (5938 <MSS_MAC_set_mac_filters+0x1b0>)
    5846:	6839      	ldr	r1, [r7, #0]
    5848:	461a      	mov	r2, r3
    584a:	f001 fa4d 	bl	6ce8 <MAC_memcpy>

    	/* set unused filters to our mac address */
    	for( a=filter_count; a<15; a++ ) {
    584e:	88fb      	ldrh	r3, [r7, #6]
    5850:	613b      	str	r3, [r7, #16]
    5852:	e013      	b.n	587c <MSS_MAC_set_mac_filters+0xf4>
   			MAC_memcpy( &(g_mss_mac.mac_filter_data[a*6]),
    5854:	693a      	ldr	r2, [r7, #16]
    5856:	4613      	mov	r3, r2
    5858:	ea4f 0343 	mov.w	r3, r3, lsl #1
    585c:	4413      	add	r3, r2
    585e:	ea4f 0343 	mov.w	r3, r3, lsl #1
    5862:	461a      	mov	r2, r3
    5864:	4b34      	ldr	r3, [pc, #208]	; (5938 <MSS_MAC_set_mac_filters+0x1b0>)
    5866:	4413      	add	r3, r2
    5868:	4618      	mov	r0, r3
    586a:	4934      	ldr	r1, [pc, #208]	; (593c <MSS_MAC_set_mac_filters+0x1b4>)
    586c:	f04f 0206 	mov.w	r2, #6
    5870:	f001 fa3a 	bl	6ce8 <MAC_memcpy>

    	/* copy new filters */
    	MAC_memcpy( g_mss_mac.mac_filter_data, filters, (uint32_t)(filter_count*6));

    	/* set unused filters to our mac address */
    	for( a=filter_count; a<15; a++ ) {
    5874:	693b      	ldr	r3, [r7, #16]
    5876:	f103 0301 	add.w	r3, r3, #1
    587a:	613b      	str	r3, [r7, #16]
    587c:	693b      	ldr	r3, [r7, #16]
    587e:	2b0e      	cmp	r3, #14
    5880:	dde8      	ble.n	5854 <MSS_MAC_set_mac_filters+0xcc>
    5882:	e052      	b.n	592a <MSS_MAC_set_mac_filters+0x1a2>
    	}
    } else {
    	int32_t a,b;
    	uint32_t hash;

    	g_mss_mac.flags &= ~FLAG_PERFECT_FILTERING;
    5884:	f24a 6378 	movw	r3, #42616	; 0xa678
    5888:	f2c2 0300 	movt	r3, #8192	; 0x2000
    588c:	791b      	ldrb	r3, [r3, #4]
    588e:	461a      	mov	r2, r3
    5890:	f002 02fd 	and.w	r2, r2, #253	; 0xfd
    5894:	f24a 6378 	movw	r3, #42616	; 0xa678
    5898:	f2c2 0300 	movt	r3, #8192	; 0x2000
    589c:	711a      	strb	r2, [r3, #4]

    	/* reset hash table */
    	MAC_memset( g_mss_mac.mac_filter_data, 0u, 64u );
    589e:	4826      	ldr	r0, [pc, #152]	; (5938 <MSS_MAC_set_mac_filters+0x1b0>)
    58a0:	f04f 0100 	mov.w	r1, #0
    58a4:	f04f 0240 	mov.w	r2, #64	; 0x40
    58a8:	f000 ffde 	bl	6868 <MAC_memset>

    	for( a=0, b=0; a<filter_count; a++, b+=6 ) {
    58ac:	f04f 0300 	mov.w	r3, #0
    58b0:	617b      	str	r3, [r7, #20]
    58b2:	f04f 0300 	mov.w	r3, #0
    58b6:	61bb      	str	r3, [r7, #24]
    58b8:	e033      	b.n	5922 <MSS_MAC_set_mac_filters+0x19a>
    		hash = mss_ethernet_crc( &(filters[b]), 6 ) & 0x1FF;
    58ba:	69ba      	ldr	r2, [r7, #24]
    58bc:	683b      	ldr	r3, [r7, #0]
    58be:	4413      	add	r3, r2
    58c0:	4618      	mov	r0, r3
    58c2:	f04f 0106 	mov.w	r1, #6
    58c6:	f7fe ff0b 	bl	46e0 <mss_ethernet_crc>
    58ca:	4603      	mov	r3, r0
    58cc:	ea4f 53c3 	mov.w	r3, r3, lsl #23
    58d0:	ea4f 53d3 	mov.w	r3, r3, lsr #23
    58d4:	61fb      	str	r3, [r7, #28]
    		g_mss_mac.mac_filter_data[ hash / 8 ] |= 1 << (hash & 0x7);
    58d6:	69fb      	ldr	r3, [r7, #28]
    58d8:	ea4f 03d3 	mov.w	r3, r3, lsr #3
    58dc:	4619      	mov	r1, r3
    58de:	461a      	mov	r2, r3
    58e0:	f24a 6378 	movw	r3, #42616	; 0xa678
    58e4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    58e8:	4413      	add	r3, r2
    58ea:	7b1b      	ldrb	r3, [r3, #12]
    58ec:	461a      	mov	r2, r3
    58ee:	69fb      	ldr	r3, [r7, #28]
    58f0:	f003 0307 	and.w	r3, r3, #7
    58f4:	f04f 0001 	mov.w	r0, #1
    58f8:	fa00 f303 	lsl.w	r3, r0, r3
    58fc:	b2db      	uxtb	r3, r3
    58fe:	ea42 0303 	orr.w	r3, r2, r3
    5902:	b2db      	uxtb	r3, r3
    5904:	b2da      	uxtb	r2, r3
    5906:	f24a 6378 	movw	r3, #42616	; 0xa678
    590a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    590e:	440b      	add	r3, r1
    5910:	731a      	strb	r2, [r3, #12]
    	g_mss_mac.flags &= ~FLAG_PERFECT_FILTERING;

    	/* reset hash table */
    	MAC_memset( g_mss_mac.mac_filter_data, 0u, 64u );

    	for( a=0, b=0; a<filter_count; a++, b+=6 ) {
    5912:	697b      	ldr	r3, [r7, #20]
    5914:	f103 0301 	add.w	r3, r3, #1
    5918:	617b      	str	r3, [r7, #20]
    591a:	69bb      	ldr	r3, [r7, #24]
    591c:	f103 0306 	add.w	r3, r3, #6
    5920:	61bb      	str	r3, [r7, #24]
    5922:	88fa      	ldrh	r2, [r7, #6]
    5924:	697b      	ldr	r3, [r7, #20]
    5926:	429a      	cmp	r2, r3
    5928:	dcc7      	bgt.n	58ba <MSS_MAC_set_mac_filters+0x132>
    		hash = mss_ethernet_crc( &(filters[b]), 6 ) & 0x1FF;
    		g_mss_mac.mac_filter_data[ hash / 8 ] |= 1 << (hash & 0x7);
    	}
    }

    MAC_send_setup_frame();
    592a:	f000 fc77 	bl	621c <MAC_send_setup_frame>
}
    592e:	f107 0728 	add.w	r7, r7, #40	; 0x28
    5932:	46bd      	mov	sp, r7
    5934:	bd80      	pop	{r7, pc}
    5936:	bf00      	nop
    5938:	2000a684 	.word	0x2000a684
    593c:	2000a67e 	.word	0x2000a67e

00005940 <EthernetMAC_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void EthernetMAC_IRQHandler( void )
#else
void EthernetMAC_IRQHandler( void )
#endif
{
    5940:	4668      	mov	r0, sp
    5942:	f020 0107 	bic.w	r1, r0, #7
    5946:	468d      	mov	sp, r1
    5948:	b581      	push	{r0, r7, lr}
    594a:	b083      	sub	sp, #12
    594c:	af00      	add	r7, sp, #0
    uint32_t events;
    uint32_t intr_status;

    events = 0u;
    594e:	f04f 0300 	mov.w	r3, #0
    5952:	603b      	str	r3, [r7, #0]
    intr_status = MAC->CSR5;
    5954:	f243 0300 	movw	r3, #12288	; 0x3000
    5958:	f2c4 0300 	movt	r3, #16384	; 0x4000
    595c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    595e:	607b      	str	r3, [r7, #4]

    if( (intr_status & CSR5_NIS_MASK) != 0u ) {
    5960:	687b      	ldr	r3, [r7, #4]
    5962:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
    5966:	2b00      	cmp	r3, #0
    5968:	d062      	beq.n	5a30 <EthernetMAC_IRQHandler+0xf0>
    	if( (intr_status & CSR5_TI_MASK) != 0u ) { /* Transmit */
    596a:	687b      	ldr	r3, [r7, #4]
    596c:	f003 0301 	and.w	r3, r3, #1
    5970:	b2db      	uxtb	r3, r3
    5972:	2b00      	cmp	r3, #0
    5974:	d02b      	beq.n	59ce <EthernetMAC_IRQHandler+0x8e>
    		g_mss_mac.statistics.tx_interrupts++;
    5976:	f24a 6378 	movw	r3, #42616	; 0xa678
    597a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    597e:	f8d3 2114 	ldr.w	r2, [r3, #276]	; 0x114
    5982:	ea4f 2212 	mov.w	r2, r2, lsr #8
    5986:	f893 3118 	ldrb.w	r3, [r3, #280]	; 0x118
    598a:	ea4f 6303 	mov.w	r3, r3, lsl #24
    598e:	ea43 0302 	orr.w	r3, r3, r2
    5992:	f103 0201 	add.w	r2, r3, #1
    5996:	f24a 6378 	movw	r3, #42616	; 0xa678
    599a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    599e:	f022 417f 	bic.w	r1, r2, #4278190080	; 0xff000000
    59a2:	ea4f 2101 	mov.w	r1, r1, lsl #8
    59a6:	f8d3 0114 	ldr.w	r0, [r3, #276]	; 0x114
    59aa:	f000 00ff 	and.w	r0, r0, #255	; 0xff
    59ae:	ea40 0101 	orr.w	r1, r0, r1
    59b2:	f8c3 1114 	str.w	r1, [r3, #276]	; 0x114
    59b6:	ea4f 6212 	mov.w	r2, r2, lsr #24
    59ba:	f04f 0100 	mov.w	r1, #0
    59be:	ea41 0202 	orr.w	r2, r1, r2
    59c2:	f883 2118 	strb.w	r2, [r3, #280]	; 0x118
    		events |= MSS_MAC_EVENT_PACKET_SEND;
    59c6:	683b      	ldr	r3, [r7, #0]
    59c8:	f043 0301 	orr.w	r3, r3, #1
    59cc:	603b      	str	r3, [r7, #0]
    	}

    	if( (intr_status & CSR5_RI_MASK) != 0u ) { /* Receive */
    59ce:	687b      	ldr	r3, [r7, #4]
    59d0:	f003 0340 	and.w	r3, r3, #64	; 0x40
    59d4:	2b00      	cmp	r3, #0
    59d6:	d02b      	beq.n	5a30 <EthernetMAC_IRQHandler+0xf0>
    		g_mss_mac.statistics.rx_interrupts++;
    59d8:	f24a 6378 	movw	r3, #42616	; 0xa678
    59dc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    59e0:	f8d3 20e8 	ldr.w	r2, [r3, #232]	; 0xe8
    59e4:	ea4f 2212 	mov.w	r2, r2, lsr #8
    59e8:	f893 30ec 	ldrb.w	r3, [r3, #236]	; 0xec
    59ec:	ea4f 6303 	mov.w	r3, r3, lsl #24
    59f0:	ea43 0302 	orr.w	r3, r3, r2
    59f4:	f103 0201 	add.w	r2, r3, #1
    59f8:	f24a 6378 	movw	r3, #42616	; 0xa678
    59fc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5a00:	f022 417f 	bic.w	r1, r2, #4278190080	; 0xff000000
    5a04:	ea4f 2101 	mov.w	r1, r1, lsl #8
    5a08:	f8d3 00e8 	ldr.w	r0, [r3, #232]	; 0xe8
    5a0c:	f000 00ff 	and.w	r0, r0, #255	; 0xff
    5a10:	ea40 0101 	orr.w	r1, r0, r1
    5a14:	f8c3 10e8 	str.w	r1, [r3, #232]	; 0xe8
    5a18:	ea4f 6212 	mov.w	r2, r2, lsr #24
    5a1c:	f04f 0100 	mov.w	r1, #0
    5a20:	ea41 0202 	orr.w	r2, r1, r2
    5a24:	f883 20ec 	strb.w	r2, [r3, #236]	; 0xec
    		events |= MSS_MAC_EVENT_PACKET_RECEIVED;
    5a28:	683b      	ldr	r3, [r7, #0]
    5a2a:	f043 0302 	orr.w	r3, r3, #2
    5a2e:	603b      	str	r3, [r7, #0]
    	}
    }

    /* Clear interrupts */
    MAC->CSR5 = CSR5_INT_BITS;
    5a30:	f243 0300 	movw	r3, #12288	; 0x3000
    5a34:	f2c4 0300 	movt	r3, #16384	; 0x4000
    5a38:	f64c 52e7 	movw	r2, #52711	; 0xcde7
    5a3c:	f2c0 0201 	movt	r2, #1
    5a40:	629a      	str	r2, [r3, #40]	; 0x28

    if( (events != 0u) && (g_mss_mac.listener != NULL_callback) ) {
    5a42:	683b      	ldr	r3, [r7, #0]
    5a44:	2b00      	cmp	r3, #0
    5a46:	d012      	beq.n	5a6e <EthernetMAC_IRQHandler+0x12e>
    5a48:	f24a 6378 	movw	r3, #42616	; 0xa678
    5a4c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5a50:	6eda      	ldr	r2, [r3, #108]	; 0x6c
    5a52:	f240 2368 	movw	r3, #616	; 0x268
    5a56:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5a5a:	681b      	ldr	r3, [r3, #0]
    5a5c:	429a      	cmp	r2, r3
    5a5e:	d006      	beq.n	5a6e <EthernetMAC_IRQHandler+0x12e>
        g_mss_mac.listener( events );
    5a60:	f24a 6378 	movw	r3, #42616	; 0xa678
    5a64:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5a68:	6edb      	ldr	r3, [r3, #108]	; 0x6c
    5a6a:	6838      	ldr	r0, [r7, #0]
    5a6c:	4798      	blx	r3
    }
}
    5a6e:	f107 070c 	add.w	r7, r7, #12
    5a72:	46bd      	mov	sp, r7
    5a74:	e8bd 4081 	ldmia.w	sp!, {r0, r7, lr}
    5a78:	4685      	mov	sp, r0
    5a7a:	4770      	bx	lr

00005a7c <MSS_MAC_set_callback>:
void
MSS_MAC_set_callback
(
    MSS_MAC_callback_t listener
)
{
    5a7c:	b480      	push	{r7}
    5a7e:	b083      	sub	sp, #12
    5a80:	af00      	add	r7, sp, #0
    5a82:	6078      	str	r0, [r7, #4]
	/* disable tx and rx interrupts */
    MAC_BITBAND->CSR7_RIE = 0u;
    5a84:	f240 0300 	movw	r3, #0
    5a88:	f2c4 2306 	movt	r3, #16902	; 0x4206
    5a8c:	f04f 0200 	mov.w	r2, #0
    5a90:	f8c3 2718 	str.w	r2, [r3, #1816]	; 0x718
    MAC_BITBAND->CSR7_TIE = 0u;
    5a94:	f240 0300 	movw	r3, #0
    5a98:	f2c4 2306 	movt	r3, #16902	; 0x4206
    5a9c:	f04f 0200 	mov.w	r2, #0
    5aa0:	f8c3 2700 	str.w	r2, [r3, #1792]	; 0x700

    g_mss_mac.listener = listener;
    5aa4:	f24a 6378 	movw	r3, #42616	; 0xa678
    5aa8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5aac:	687a      	ldr	r2, [r7, #4]
    5aae:	66da      	str	r2, [r3, #108]	; 0x6c

	if( listener != NULL_callback ) {
    5ab0:	f240 2368 	movw	r3, #616	; 0x268
    5ab4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5ab8:	681b      	ldr	r3, [r3, #0]
    5aba:	687a      	ldr	r2, [r7, #4]
    5abc:	429a      	cmp	r2, r3
    5abe:	d00f      	beq.n	5ae0 <MSS_MAC_set_callback+0x64>
		/* enable tx and rx interrupts */
        MAC_BITBAND->CSR7_RIE = 1u;
    5ac0:	f240 0300 	movw	r3, #0
    5ac4:	f2c4 2306 	movt	r3, #16902	; 0x4206
    5ac8:	f04f 0201 	mov.w	r2, #1
    5acc:	f8c3 2718 	str.w	r2, [r3, #1816]	; 0x718
        MAC_BITBAND->CSR7_TIE = 1u;
    5ad0:	f240 0300 	movw	r3, #0
    5ad4:	f2c4 2306 	movt	r3, #16902	; 0x4206
    5ad8:	f04f 0201 	mov.w	r2, #1
    5adc:	f8c3 2700 	str.w	r2, [r3, #1792]	; 0x700
	}
}
    5ae0:	f107 070c 	add.w	r7, r7, #12
    5ae4:	46bd      	mov	sp, r7
    5ae6:	bc80      	pop	{r7}
    5ae8:	4770      	bx	lr
    5aea:	bf00      	nop

00005aec <MSS_MAC_last_error>:
const int8_t*
MSS_MAC_last_error
(
    void
)
{
    5aec:	b480      	push	{r7}
    5aee:	b083      	sub	sp, #12
    5af0:	af00      	add	r7, sp, #0
	int8_t error_msg_nb;
    const int8_t* returnvalue;

	error_msg_nb = -(g_mss_mac.last_error);
    5af2:	f24a 6378 	movw	r3, #42616	; 0xa678
    5af6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5afa:	795b      	ldrb	r3, [r3, #5]
    5afc:	f1c3 0300 	rsb	r3, r3, #0
    5b00:	70fb      	strb	r3, [r7, #3]
	if( error_msg_nb >= ERROR_MESSAGE_COUNT ) {
    5b02:	f997 3003 	ldrsb.w	r3, [r7, #3]
    5b06:	2b07      	cmp	r3, #7
    5b08:	dd05      	ble.n	5b16 <MSS_MAC_last_error+0x2a>
		returnvalue = unknown_error;
    5b0a:	f645 33f8 	movw	r3, #23544	; 0x5bf8
    5b0e:	f2c0 0301 	movt	r3, #1
    5b12:	607b      	str	r3, [r7, #4]
    5b14:	e00d      	b.n	5b32 <MSS_MAC_last_error+0x46>
	} else {
		returnvalue = ErrorMessages[error_msg_nb];
    5b16:	f645 4208 	movw	r2, #23560	; 0x5c08
    5b1a:	f2c0 0201 	movt	r2, #1
    5b1e:	f997 1003 	ldrsb.w	r1, [r7, #3]
    5b22:	460b      	mov	r3, r1
    5b24:	ea4f 0383 	mov.w	r3, r3, lsl #2
    5b28:	440b      	add	r3, r1
    5b2a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    5b2e:	4413      	add	r3, r2
    5b30:	607b      	str	r3, [r7, #4]
	}
	return returnvalue;
    5b32:	687b      	ldr	r3, [r7, #4]
}
    5b34:	4618      	mov	r0, r3
    5b36:	f107 070c 	add.w	r7, r7, #12
    5b3a:	46bd      	mov	sp, r7
    5b3c:	bc80      	pop	{r7}
    5b3e:	4770      	bx	lr

00005b40 <MSS_MAC_get_statistics>:
uint32_t
MSS_MAC_get_statistics
(
    mss_mac_statistics_id_t stat_id
)
{
    5b40:	b480      	push	{r7}
    5b42:	b085      	sub	sp, #20
    5b44:	af00      	add	r7, sp, #0
    5b46:	4603      	mov	r3, r0
    5b48:	71fb      	strb	r3, [r7, #7]
    uint32_t returnval = 0u;
    5b4a:	f04f 0300 	mov.w	r3, #0
    5b4e:	60fb      	str	r3, [r7, #12]

	switch( stat_id ) {
    5b50:	79fb      	ldrb	r3, [r7, #7]
    5b52:	2b11      	cmp	r3, #17
    5b54:	f200 8147 	bhi.w	5de6 <MSS_MAC_get_statistics+0x2a6>
    5b58:	a201      	add	r2, pc, #4	; (adr r2, 5b60 <MSS_MAC_get_statistics+0x20>)
    5b5a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
    5b5e:	bf00      	nop
    5b60:	00005ba9 	.word	0x00005ba9
    5b64:	00005bc9 	.word	0x00005bc9
    5b68:	00005be9 	.word	0x00005be9
    5b6c:	00005c09 	.word	0x00005c09
    5b70:	00005c29 	.word	0x00005c29
    5b74:	00005c49 	.word	0x00005c49
    5b78:	00005c69 	.word	0x00005c69
    5b7c:	00005c89 	.word	0x00005c89
    5b80:	00005ca9 	.word	0x00005ca9
    5b84:	00005cc9 	.word	0x00005cc9
    5b88:	00005ce9 	.word	0x00005ce9
    5b8c:	00005d09 	.word	0x00005d09
    5b90:	00005d29 	.word	0x00005d29
    5b94:	00005d49 	.word	0x00005d49
    5b98:	00005d69 	.word	0x00005d69
    5b9c:	00005d89 	.word	0x00005d89
    5ba0:	00005da9 	.word	0x00005da9
    5ba4:	00005dc9 	.word	0x00005dc9
	case MSS_MAC_RX_INTERRUPTS:
		returnval = g_mss_mac.statistics.rx_interrupts;
    5ba8:	f24a 6378 	movw	r3, #42616	; 0xa678
    5bac:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5bb0:	f8d3 20e8 	ldr.w	r2, [r3, #232]	; 0xe8
    5bb4:	ea4f 2212 	mov.w	r2, r2, lsr #8
    5bb8:	f893 30ec 	ldrb.w	r3, [r3, #236]	; 0xec
    5bbc:	ea4f 6303 	mov.w	r3, r3, lsl #24
    5bc0:	ea43 0302 	orr.w	r3, r3, r2
    5bc4:	60fb      	str	r3, [r7, #12]
        break;
    5bc6:	e10e      	b.n	5de6 <MSS_MAC_get_statistics+0x2a6>
	case MSS_MAC_RX_FILTERING_FAIL:
		returnval = g_mss_mac.statistics.rx_filtering_fail;
    5bc8:	f24a 6378 	movw	r3, #42616	; 0xa678
    5bcc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5bd0:	f8d3 20ec 	ldr.w	r2, [r3, #236]	; 0xec
    5bd4:	ea4f 2212 	mov.w	r2, r2, lsr #8
    5bd8:	f893 30f0 	ldrb.w	r3, [r3, #240]	; 0xf0
    5bdc:	ea4f 6303 	mov.w	r3, r3, lsl #24
    5be0:	ea43 0302 	orr.w	r3, r3, r2
    5be4:	60fb      	str	r3, [r7, #12]
        break;
    5be6:	e0fe      	b.n	5de6 <MSS_MAC_get_statistics+0x2a6>
	case MSS_MAC_RX_DESCRIPTOR_ERROR:
		returnval = g_mss_mac.statistics.rx_descriptor_error;
    5be8:	f24a 6378 	movw	r3, #42616	; 0xa678
    5bec:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5bf0:	f8d3 20f0 	ldr.w	r2, [r3, #240]	; 0xf0
    5bf4:	ea4f 2212 	mov.w	r2, r2, lsr #8
    5bf8:	f893 30f4 	ldrb.w	r3, [r3, #244]	; 0xf4
    5bfc:	ea4f 6303 	mov.w	r3, r3, lsl #24
    5c00:	ea43 0302 	orr.w	r3, r3, r2
    5c04:	60fb      	str	r3, [r7, #12]
        break;
    5c06:	e0ee      	b.n	5de6 <MSS_MAC_get_statistics+0x2a6>
	case MSS_MAC_RX_RUNT_FRAME:
		returnval = g_mss_mac.statistics.rx_runt_frame;
    5c08:	f24a 6378 	movw	r3, #42616	; 0xa678
    5c0c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5c10:	f8d3 20f4 	ldr.w	r2, [r3, #244]	; 0xf4
    5c14:	ea4f 2212 	mov.w	r2, r2, lsr #8
    5c18:	f893 30f8 	ldrb.w	r3, [r3, #248]	; 0xf8
    5c1c:	ea4f 6303 	mov.w	r3, r3, lsl #24
    5c20:	ea43 0302 	orr.w	r3, r3, r2
    5c24:	60fb      	str	r3, [r7, #12]
        break;
    5c26:	e0de      	b.n	5de6 <MSS_MAC_get_statistics+0x2a6>
	case MSS_MAC_RX_NOT_FIRST:
		returnval = g_mss_mac.statistics.rx_not_first;
    5c28:	f24a 6378 	movw	r3, #42616	; 0xa678
    5c2c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5c30:	f8d3 20f8 	ldr.w	r2, [r3, #248]	; 0xf8
    5c34:	ea4f 2212 	mov.w	r2, r2, lsr #8
    5c38:	f893 30fc 	ldrb.w	r3, [r3, #252]	; 0xfc
    5c3c:	ea4f 6303 	mov.w	r3, r3, lsl #24
    5c40:	ea43 0302 	orr.w	r3, r3, r2
    5c44:	60fb      	str	r3, [r7, #12]
        break;
    5c46:	e0ce      	b.n	5de6 <MSS_MAC_get_statistics+0x2a6>
	case MSS_MAC_RX_NOT_LAST:
		returnval = g_mss_mac.statistics.rx_not_last;
    5c48:	f24a 6378 	movw	r3, #42616	; 0xa678
    5c4c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5c50:	f8d3 20fc 	ldr.w	r2, [r3, #252]	; 0xfc
    5c54:	ea4f 2212 	mov.w	r2, r2, lsr #8
    5c58:	f893 3100 	ldrb.w	r3, [r3, #256]	; 0x100
    5c5c:	ea4f 6303 	mov.w	r3, r3, lsl #24
    5c60:	ea43 0302 	orr.w	r3, r3, r2
    5c64:	60fb      	str	r3, [r7, #12]
        break;
    5c66:	e0be      	b.n	5de6 <MSS_MAC_get_statistics+0x2a6>
	case MSS_MAC_RX_FRAME_TOO_LONG:
		returnval = g_mss_mac.statistics.rx_frame_too_long;
    5c68:	f24a 6378 	movw	r3, #42616	; 0xa678
    5c6c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5c70:	f8d3 2100 	ldr.w	r2, [r3, #256]	; 0x100
    5c74:	ea4f 2212 	mov.w	r2, r2, lsr #8
    5c78:	f893 3104 	ldrb.w	r3, [r3, #260]	; 0x104
    5c7c:	ea4f 6303 	mov.w	r3, r3, lsl #24
    5c80:	ea43 0302 	orr.w	r3, r3, r2
    5c84:	60fb      	str	r3, [r7, #12]
        break;
    5c86:	e0ae      	b.n	5de6 <MSS_MAC_get_statistics+0x2a6>
	case MSS_MAC_RX_COLLISION_SEEN:
		returnval = g_mss_mac.statistics.rx_collision_seen;
    5c88:	f24a 6378 	movw	r3, #42616	; 0xa678
    5c8c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5c90:	f8d3 2104 	ldr.w	r2, [r3, #260]	; 0x104
    5c94:	ea4f 2212 	mov.w	r2, r2, lsr #8
    5c98:	f893 3108 	ldrb.w	r3, [r3, #264]	; 0x108
    5c9c:	ea4f 6303 	mov.w	r3, r3, lsl #24
    5ca0:	ea43 0302 	orr.w	r3, r3, r2
    5ca4:	60fb      	str	r3, [r7, #12]
        break;
    5ca6:	e09e      	b.n	5de6 <MSS_MAC_get_statistics+0x2a6>
	case MSS_MAC_RX_CRC_ERROR:
		returnval = g_mss_mac.statistics.rx_crc_error;
    5ca8:	f24a 6378 	movw	r3, #42616	; 0xa678
    5cac:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5cb0:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
    5cb4:	ea4f 2212 	mov.w	r2, r2, lsr #8
    5cb8:	f893 310c 	ldrb.w	r3, [r3, #268]	; 0x10c
    5cbc:	ea4f 6303 	mov.w	r3, r3, lsl #24
    5cc0:	ea43 0302 	orr.w	r3, r3, r2
    5cc4:	60fb      	str	r3, [r7, #12]
        break;
    5cc6:	e08e      	b.n	5de6 <MSS_MAC_get_statistics+0x2a6>
	case MSS_MAC_RX_FIFO_OVERFLOW:
		returnval = g_mss_mac.statistics.rx_fifo_overflow;
    5cc8:	f24a 6378 	movw	r3, #42616	; 0xa678
    5ccc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5cd0:	f8d3 210c 	ldr.w	r2, [r3, #268]	; 0x10c
    5cd4:	ea4f 2212 	mov.w	r2, r2, lsr #8
    5cd8:	f893 3110 	ldrb.w	r3, [r3, #272]	; 0x110
    5cdc:	ea4f 6303 	mov.w	r3, r3, lsl #24
    5ce0:	ea43 0302 	orr.w	r3, r3, r2
    5ce4:	60fb      	str	r3, [r7, #12]
        break;
    5ce6:	e07e      	b.n	5de6 <MSS_MAC_get_statistics+0x2a6>
	case MSS_MAC_RX_MISSED_FRAME:
		returnval = g_mss_mac.statistics.rx_missed_frame;
    5ce8:	f24a 6378 	movw	r3, #42616	; 0xa678
    5cec:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5cf0:	f8d3 2110 	ldr.w	r2, [r3, #272]	; 0x110
    5cf4:	ea4f 2212 	mov.w	r2, r2, lsr #8
    5cf8:	f893 3114 	ldrb.w	r3, [r3, #276]	; 0x114
    5cfc:	ea4f 6303 	mov.w	r3, r3, lsl #24
    5d00:	ea43 0302 	orr.w	r3, r3, r2
    5d04:	60fb      	str	r3, [r7, #12]
        break;
    5d06:	e06e      	b.n	5de6 <MSS_MAC_get_statistics+0x2a6>
	case MSS_MAC_TX_INTERRUPTS:
		returnval = g_mss_mac.statistics.tx_interrupts;
    5d08:	f24a 6378 	movw	r3, #42616	; 0xa678
    5d0c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5d10:	f8d3 2114 	ldr.w	r2, [r3, #276]	; 0x114
    5d14:	ea4f 2212 	mov.w	r2, r2, lsr #8
    5d18:	f893 3118 	ldrb.w	r3, [r3, #280]	; 0x118
    5d1c:	ea4f 6303 	mov.w	r3, r3, lsl #24
    5d20:	ea43 0302 	orr.w	r3, r3, r2
    5d24:	60fb      	str	r3, [r7, #12]
        break;
    5d26:	e05e      	b.n	5de6 <MSS_MAC_get_statistics+0x2a6>
	case MSS_MAC_TX_LOSS_OF_CARRIER:
		returnval = g_mss_mac.statistics.tx_loss_of_carrier;
    5d28:	f24a 6378 	movw	r3, #42616	; 0xa678
    5d2c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5d30:	f8d3 2118 	ldr.w	r2, [r3, #280]	; 0x118
    5d34:	ea4f 2212 	mov.w	r2, r2, lsr #8
    5d38:	f893 311c 	ldrb.w	r3, [r3, #284]	; 0x11c
    5d3c:	ea4f 6303 	mov.w	r3, r3, lsl #24
    5d40:	ea43 0302 	orr.w	r3, r3, r2
    5d44:	60fb      	str	r3, [r7, #12]
        break;
    5d46:	e04e      	b.n	5de6 <MSS_MAC_get_statistics+0x2a6>
	case MSS_MAC_TX_NO_CARRIER:
		returnval = g_mss_mac.statistics.tx_no_carrier;
    5d48:	f24a 6378 	movw	r3, #42616	; 0xa678
    5d4c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5d50:	f8d3 211c 	ldr.w	r2, [r3, #284]	; 0x11c
    5d54:	ea4f 2212 	mov.w	r2, r2, lsr #8
    5d58:	f893 3120 	ldrb.w	r3, [r3, #288]	; 0x120
    5d5c:	ea4f 6303 	mov.w	r3, r3, lsl #24
    5d60:	ea43 0302 	orr.w	r3, r3, r2
    5d64:	60fb      	str	r3, [r7, #12]
        break;
    5d66:	e03e      	b.n	5de6 <MSS_MAC_get_statistics+0x2a6>
	case MSS_MAC_TX_LATE_COLLISION:
		returnval = g_mss_mac.statistics.tx_late_collision;
    5d68:	f24a 6378 	movw	r3, #42616	; 0xa678
    5d6c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5d70:	f8d3 2120 	ldr.w	r2, [r3, #288]	; 0x120
    5d74:	ea4f 2212 	mov.w	r2, r2, lsr #8
    5d78:	f893 3124 	ldrb.w	r3, [r3, #292]	; 0x124
    5d7c:	ea4f 6303 	mov.w	r3, r3, lsl #24
    5d80:	ea43 0302 	orr.w	r3, r3, r2
    5d84:	60fb      	str	r3, [r7, #12]
        break;
    5d86:	e02e      	b.n	5de6 <MSS_MAC_get_statistics+0x2a6>
	case MSS_MAC_TX_EXCESSIVE_COLLISION:
		returnval = g_mss_mac.statistics.tx_excessive_collision;
    5d88:	f24a 6378 	movw	r3, #42616	; 0xa678
    5d8c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5d90:	f8d3 2124 	ldr.w	r2, [r3, #292]	; 0x124
    5d94:	ea4f 2212 	mov.w	r2, r2, lsr #8
    5d98:	f893 3128 	ldrb.w	r3, [r3, #296]	; 0x128
    5d9c:	ea4f 6303 	mov.w	r3, r3, lsl #24
    5da0:	ea43 0302 	orr.w	r3, r3, r2
    5da4:	60fb      	str	r3, [r7, #12]
        break;
    5da6:	e01e      	b.n	5de6 <MSS_MAC_get_statistics+0x2a6>
	case MSS_MAC_TX_COLLISION_COUNT:
		returnval = g_mss_mac.statistics.tx_collision_count;
    5da8:	f24a 6378 	movw	r3, #42616	; 0xa678
    5dac:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5db0:	f8d3 2128 	ldr.w	r2, [r3, #296]	; 0x128
    5db4:	ea4f 2212 	mov.w	r2, r2, lsr #8
    5db8:	f893 312c 	ldrb.w	r3, [r3, #300]	; 0x12c
    5dbc:	ea4f 6303 	mov.w	r3, r3, lsl #24
    5dc0:	ea43 0302 	orr.w	r3, r3, r2
    5dc4:	60fb      	str	r3, [r7, #12]
        break;
    5dc6:	e00e      	b.n	5de6 <MSS_MAC_get_statistics+0x2a6>
	case MSS_MAC_TX_UNDERFLOW_ERROR:
		returnval = g_mss_mac.statistics.tx_underflow_error;
    5dc8:	f24a 6378 	movw	r3, #42616	; 0xa678
    5dcc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5dd0:	f8d3 212c 	ldr.w	r2, [r3, #300]	; 0x12c
    5dd4:	ea4f 2212 	mov.w	r2, r2, lsr #8
    5dd8:	f893 3130 	ldrb.w	r3, [r3, #304]	; 0x130
    5ddc:	ea4f 6303 	mov.w	r3, r3, lsl #24
    5de0:	ea43 0302 	orr.w	r3, r3, r2
    5de4:	60fb      	str	r3, [r7, #12]
        break;
    default:
        break;
	}

	return returnval;
    5de6:	68fb      	ldr	r3, [r7, #12]
}
    5de8:	4618      	mov	r0, r3
    5dea:	f107 0714 	add.w	r7, r7, #20
    5dee:	46bd      	mov	sp, r7
    5df0:	bc80      	pop	{r7}
    5df2:	4770      	bx	lr

00005df4 <MSS_MAC_prepare_rx_descriptor>:
void
MSS_MAC_prepare_rx_descriptor
(
    void
)
{
    5df4:	b580      	push	{r7, lr}
    5df6:	b082      	sub	sp, #8
    5df8:	af00      	add	r7, sp, #0
	uint32_t desc;

	/* update counters */
	desc = g_mss_mac.rx_descriptors[ g_mss_mac.rx_desc_index ].descriptor_0;
    5dfa:	f24a 6378 	movw	r3, #42616	; 0xa678
    5dfe:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5e02:	f8d3 2094 	ldr.w	r2, [r3, #148]	; 0x94
    5e06:	f24a 6378 	movw	r3, #42616	; 0xa678
    5e0a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5e0e:	ea4f 1202 	mov.w	r2, r2, lsl #4
    5e12:	4413      	add	r3, r2
    5e14:	f103 0398 	add.w	r3, r3, #152	; 0x98
    5e18:	681b      	ldr	r3, [r3, #0]
    5e1a:	607b      	str	r3, [r7, #4]
	if( (desc & RDES0_FF) != 0u ) {
    5e1c:	687b      	ldr	r3, [r7, #4]
    5e1e:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
    5e22:	2b00      	cmp	r3, #0
    5e24:	d027      	beq.n	5e76 <MSS_MAC_prepare_rx_descriptor+0x82>
		g_mss_mac.statistics.rx_filtering_fail++;
    5e26:	f24a 6378 	movw	r3, #42616	; 0xa678
    5e2a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5e2e:	f8d3 20ec 	ldr.w	r2, [r3, #236]	; 0xec
    5e32:	ea4f 2212 	mov.w	r2, r2, lsr #8
    5e36:	f893 30f0 	ldrb.w	r3, [r3, #240]	; 0xf0
    5e3a:	ea4f 6303 	mov.w	r3, r3, lsl #24
    5e3e:	ea43 0302 	orr.w	r3, r3, r2
    5e42:	f103 0201 	add.w	r2, r3, #1
    5e46:	f24a 6378 	movw	r3, #42616	; 0xa678
    5e4a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5e4e:	f022 417f 	bic.w	r1, r2, #4278190080	; 0xff000000
    5e52:	ea4f 2101 	mov.w	r1, r1, lsl #8
    5e56:	f8d3 00ec 	ldr.w	r0, [r3, #236]	; 0xec
    5e5a:	f000 00ff 	and.w	r0, r0, #255	; 0xff
    5e5e:	ea40 0101 	orr.w	r1, r0, r1
    5e62:	f8c3 10ec 	str.w	r1, [r3, #236]	; 0xec
    5e66:	ea4f 6212 	mov.w	r2, r2, lsr #24
    5e6a:	f04f 0100 	mov.w	r1, #0
    5e6e:	ea41 0202 	orr.w	r2, r1, r2
    5e72:	f883 20f0 	strb.w	r2, [r3, #240]	; 0xf0
	}
	if( (desc & RDES0_DE) != 0u ) {
    5e76:	687b      	ldr	r3, [r7, #4]
    5e78:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
    5e7c:	2b00      	cmp	r3, #0
    5e7e:	d027      	beq.n	5ed0 <MSS_MAC_prepare_rx_descriptor+0xdc>
		g_mss_mac.statistics.rx_descriptor_error++;
    5e80:	f24a 6378 	movw	r3, #42616	; 0xa678
    5e84:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5e88:	f8d3 20f0 	ldr.w	r2, [r3, #240]	; 0xf0
    5e8c:	ea4f 2212 	mov.w	r2, r2, lsr #8
    5e90:	f893 30f4 	ldrb.w	r3, [r3, #244]	; 0xf4
    5e94:	ea4f 6303 	mov.w	r3, r3, lsl #24
    5e98:	ea43 0302 	orr.w	r3, r3, r2
    5e9c:	f103 0201 	add.w	r2, r3, #1
    5ea0:	f24a 6378 	movw	r3, #42616	; 0xa678
    5ea4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5ea8:	f022 417f 	bic.w	r1, r2, #4278190080	; 0xff000000
    5eac:	ea4f 2101 	mov.w	r1, r1, lsl #8
    5eb0:	f8d3 00f0 	ldr.w	r0, [r3, #240]	; 0xf0
    5eb4:	f000 00ff 	and.w	r0, r0, #255	; 0xff
    5eb8:	ea40 0101 	orr.w	r1, r0, r1
    5ebc:	f8c3 10f0 	str.w	r1, [r3, #240]	; 0xf0
    5ec0:	ea4f 6212 	mov.w	r2, r2, lsr #24
    5ec4:	f04f 0100 	mov.w	r1, #0
    5ec8:	ea41 0202 	orr.w	r2, r1, r2
    5ecc:	f883 20f4 	strb.w	r2, [r3, #244]	; 0xf4
	}
	if( (desc & RDES0_RF) != 0u ) {
    5ed0:	687b      	ldr	r3, [r7, #4]
    5ed2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
    5ed6:	2b00      	cmp	r3, #0
    5ed8:	d027      	beq.n	5f2a <MSS_MAC_prepare_rx_descriptor+0x136>
		g_mss_mac.statistics.rx_runt_frame++;
    5eda:	f24a 6378 	movw	r3, #42616	; 0xa678
    5ede:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5ee2:	f8d3 20f4 	ldr.w	r2, [r3, #244]	; 0xf4
    5ee6:	ea4f 2212 	mov.w	r2, r2, lsr #8
    5eea:	f893 30f8 	ldrb.w	r3, [r3, #248]	; 0xf8
    5eee:	ea4f 6303 	mov.w	r3, r3, lsl #24
    5ef2:	ea43 0302 	orr.w	r3, r3, r2
    5ef6:	f103 0201 	add.w	r2, r3, #1
    5efa:	f24a 6378 	movw	r3, #42616	; 0xa678
    5efe:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5f02:	f022 417f 	bic.w	r1, r2, #4278190080	; 0xff000000
    5f06:	ea4f 2101 	mov.w	r1, r1, lsl #8
    5f0a:	f8d3 00f4 	ldr.w	r0, [r3, #244]	; 0xf4
    5f0e:	f000 00ff 	and.w	r0, r0, #255	; 0xff
    5f12:	ea40 0101 	orr.w	r1, r0, r1
    5f16:	f8c3 10f4 	str.w	r1, [r3, #244]	; 0xf4
    5f1a:	ea4f 6212 	mov.w	r2, r2, lsr #24
    5f1e:	f04f 0100 	mov.w	r1, #0
    5f22:	ea41 0202 	orr.w	r2, r1, r2
    5f26:	f883 20f8 	strb.w	r2, [r3, #248]	; 0xf8
	}
	if( (desc & RDES0_FS) == 0u ) {
    5f2a:	687b      	ldr	r3, [r7, #4]
    5f2c:	f403 7300 	and.w	r3, r3, #512	; 0x200
    5f30:	2b00      	cmp	r3, #0
    5f32:	d127      	bne.n	5f84 <MSS_MAC_prepare_rx_descriptor+0x190>
		g_mss_mac.statistics.rx_not_first++;
    5f34:	f24a 6378 	movw	r3, #42616	; 0xa678
    5f38:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5f3c:	f8d3 20f8 	ldr.w	r2, [r3, #248]	; 0xf8
    5f40:	ea4f 2212 	mov.w	r2, r2, lsr #8
    5f44:	f893 30fc 	ldrb.w	r3, [r3, #252]	; 0xfc
    5f48:	ea4f 6303 	mov.w	r3, r3, lsl #24
    5f4c:	ea43 0302 	orr.w	r3, r3, r2
    5f50:	f103 0201 	add.w	r2, r3, #1
    5f54:	f24a 6378 	movw	r3, #42616	; 0xa678
    5f58:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5f5c:	f022 417f 	bic.w	r1, r2, #4278190080	; 0xff000000
    5f60:	ea4f 2101 	mov.w	r1, r1, lsl #8
    5f64:	f8d3 00f8 	ldr.w	r0, [r3, #248]	; 0xf8
    5f68:	f000 00ff 	and.w	r0, r0, #255	; 0xff
    5f6c:	ea40 0101 	orr.w	r1, r0, r1
    5f70:	f8c3 10f8 	str.w	r1, [r3, #248]	; 0xf8
    5f74:	ea4f 6212 	mov.w	r2, r2, lsr #24
    5f78:	f04f 0100 	mov.w	r1, #0
    5f7c:	ea41 0202 	orr.w	r2, r1, r2
    5f80:	f883 20fc 	strb.w	r2, [r3, #252]	; 0xfc
	}
	if( (desc & RDES0_LS) == 0u ) {
    5f84:	687b      	ldr	r3, [r7, #4]
    5f86:	f403 7380 	and.w	r3, r3, #256	; 0x100
    5f8a:	2b00      	cmp	r3, #0
    5f8c:	d127      	bne.n	5fde <MSS_MAC_prepare_rx_descriptor+0x1ea>
		g_mss_mac.statistics.rx_not_last++;
    5f8e:	f24a 6378 	movw	r3, #42616	; 0xa678
    5f92:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5f96:	f8d3 20fc 	ldr.w	r2, [r3, #252]	; 0xfc
    5f9a:	ea4f 2212 	mov.w	r2, r2, lsr #8
    5f9e:	f893 3100 	ldrb.w	r3, [r3, #256]	; 0x100
    5fa2:	ea4f 6303 	mov.w	r3, r3, lsl #24
    5fa6:	ea43 0302 	orr.w	r3, r3, r2
    5faa:	f103 0201 	add.w	r2, r3, #1
    5fae:	f24a 6378 	movw	r3, #42616	; 0xa678
    5fb2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5fb6:	f022 417f 	bic.w	r1, r2, #4278190080	; 0xff000000
    5fba:	ea4f 2101 	mov.w	r1, r1, lsl #8
    5fbe:	f8d3 00fc 	ldr.w	r0, [r3, #252]	; 0xfc
    5fc2:	f000 00ff 	and.w	r0, r0, #255	; 0xff
    5fc6:	ea40 0101 	orr.w	r1, r0, r1
    5fca:	f8c3 10fc 	str.w	r1, [r3, #252]	; 0xfc
    5fce:	ea4f 6212 	mov.w	r2, r2, lsr #24
    5fd2:	f04f 0100 	mov.w	r1, #0
    5fd6:	ea41 0202 	orr.w	r2, r1, r2
    5fda:	f883 2100 	strb.w	r2, [r3, #256]	; 0x100
	}
	if( (desc & RDES0_TL) != 0u ) {
    5fde:	687b      	ldr	r3, [r7, #4]
    5fe0:	f003 0380 	and.w	r3, r3, #128	; 0x80
    5fe4:	2b00      	cmp	r3, #0
    5fe6:	d027      	beq.n	6038 <MSS_MAC_prepare_rx_descriptor+0x244>
		g_mss_mac.statistics.rx_frame_too_long++;
    5fe8:	f24a 6378 	movw	r3, #42616	; 0xa678
    5fec:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5ff0:	f8d3 2100 	ldr.w	r2, [r3, #256]	; 0x100
    5ff4:	ea4f 2212 	mov.w	r2, r2, lsr #8
    5ff8:	f893 3104 	ldrb.w	r3, [r3, #260]	; 0x104
    5ffc:	ea4f 6303 	mov.w	r3, r3, lsl #24
    6000:	ea43 0302 	orr.w	r3, r3, r2
    6004:	f103 0201 	add.w	r2, r3, #1
    6008:	f24a 6378 	movw	r3, #42616	; 0xa678
    600c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6010:	f022 417f 	bic.w	r1, r2, #4278190080	; 0xff000000
    6014:	ea4f 2101 	mov.w	r1, r1, lsl #8
    6018:	f8d3 0100 	ldr.w	r0, [r3, #256]	; 0x100
    601c:	f000 00ff 	and.w	r0, r0, #255	; 0xff
    6020:	ea40 0101 	orr.w	r1, r0, r1
    6024:	f8c3 1100 	str.w	r1, [r3, #256]	; 0x100
    6028:	ea4f 6212 	mov.w	r2, r2, lsr #24
    602c:	f04f 0100 	mov.w	r1, #0
    6030:	ea41 0202 	orr.w	r2, r1, r2
    6034:	f883 2104 	strb.w	r2, [r3, #260]	; 0x104
	}
	if( (desc & RDES0_CS) != 0u ) {
    6038:	687b      	ldr	r3, [r7, #4]
    603a:	f003 0340 	and.w	r3, r3, #64	; 0x40
    603e:	2b00      	cmp	r3, #0
    6040:	d027      	beq.n	6092 <MSS_MAC_prepare_rx_descriptor+0x29e>
		g_mss_mac.statistics.rx_collision_seen++;
    6042:	f24a 6378 	movw	r3, #42616	; 0xa678
    6046:	f2c2 0300 	movt	r3, #8192	; 0x2000
    604a:	f8d3 2104 	ldr.w	r2, [r3, #260]	; 0x104
    604e:	ea4f 2212 	mov.w	r2, r2, lsr #8
    6052:	f893 3108 	ldrb.w	r3, [r3, #264]	; 0x108
    6056:	ea4f 6303 	mov.w	r3, r3, lsl #24
    605a:	ea43 0302 	orr.w	r3, r3, r2
    605e:	f103 0201 	add.w	r2, r3, #1
    6062:	f24a 6378 	movw	r3, #42616	; 0xa678
    6066:	f2c2 0300 	movt	r3, #8192	; 0x2000
    606a:	f022 417f 	bic.w	r1, r2, #4278190080	; 0xff000000
    606e:	ea4f 2101 	mov.w	r1, r1, lsl #8
    6072:	f8d3 0104 	ldr.w	r0, [r3, #260]	; 0x104
    6076:	f000 00ff 	and.w	r0, r0, #255	; 0xff
    607a:	ea40 0101 	orr.w	r1, r0, r1
    607e:	f8c3 1104 	str.w	r1, [r3, #260]	; 0x104
    6082:	ea4f 6212 	mov.w	r2, r2, lsr #24
    6086:	f04f 0100 	mov.w	r1, #0
    608a:	ea41 0202 	orr.w	r2, r1, r2
    608e:	f883 2108 	strb.w	r2, [r3, #264]	; 0x108
	}
	if( (desc & RDES0_CE) != 0u ) {
    6092:	687b      	ldr	r3, [r7, #4]
    6094:	f003 0302 	and.w	r3, r3, #2
    6098:	2b00      	cmp	r3, #0
    609a:	d027      	beq.n	60ec <MSS_MAC_prepare_rx_descriptor+0x2f8>
		g_mss_mac.statistics.rx_crc_error++;
    609c:	f24a 6378 	movw	r3, #42616	; 0xa678
    60a0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    60a4:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
    60a8:	ea4f 2212 	mov.w	r2, r2, lsr #8
    60ac:	f893 310c 	ldrb.w	r3, [r3, #268]	; 0x10c
    60b0:	ea4f 6303 	mov.w	r3, r3, lsl #24
    60b4:	ea43 0302 	orr.w	r3, r3, r2
    60b8:	f103 0201 	add.w	r2, r3, #1
    60bc:	f24a 6378 	movw	r3, #42616	; 0xa678
    60c0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    60c4:	f022 417f 	bic.w	r1, r2, #4278190080	; 0xff000000
    60c8:	ea4f 2101 	mov.w	r1, r1, lsl #8
    60cc:	f8d3 0108 	ldr.w	r0, [r3, #264]	; 0x108
    60d0:	f000 00ff 	and.w	r0, r0, #255	; 0xff
    60d4:	ea40 0101 	orr.w	r1, r0, r1
    60d8:	f8c3 1108 	str.w	r1, [r3, #264]	; 0x108
    60dc:	ea4f 6212 	mov.w	r2, r2, lsr #24
    60e0:	f04f 0100 	mov.w	r1, #0
    60e4:	ea41 0202 	orr.w	r2, r1, r2
    60e8:	f883 210c 	strb.w	r2, [r3, #268]	; 0x10c
	}

	desc = MAC->CSR8;
    60ec:	f243 0300 	movw	r3, #12288	; 0x3000
    60f0:	f2c4 0300 	movt	r3, #16384	; 0x4000
    60f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
    60f6:	607b      	str	r3, [r7, #4]
	g_mss_mac.statistics.rx_fifo_overflow +=
    60f8:	f24a 6378 	movw	r3, #42616	; 0xa678
    60fc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6100:	f8d3 210c 	ldr.w	r2, [r3, #268]	; 0x10c
    6104:	ea4f 2212 	mov.w	r2, r2, lsr #8
    6108:	f893 3110 	ldrb.w	r3, [r3, #272]	; 0x110
    610c:	ea4f 6303 	mov.w	r3, r3, lsl #24
    6110:	ea43 0302 	orr.w	r3, r3, r2
    6114:	461a      	mov	r2, r3
		(desc & (CSR8_OCO_MASK|CSR8_FOC_MASK)) >> CSR8_FOC_SHIFT;
    6116:	6879      	ldr	r1, [r7, #4]
    6118:	f240 0300 	movw	r3, #0
    611c:	f6c1 73fe 	movt	r3, #8190	; 0x1ffe
    6120:	ea01 0303 	and.w	r3, r1, r3
    6124:	ea4f 4353 	mov.w	r3, r3, lsr #17
	if( (desc & RDES0_CE) != 0u ) {
		g_mss_mac.statistics.rx_crc_error++;
	}

	desc = MAC->CSR8;
	g_mss_mac.statistics.rx_fifo_overflow +=
    6128:	441a      	add	r2, r3
    612a:	f24a 6378 	movw	r3, #42616	; 0xa678
    612e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6132:	f022 417f 	bic.w	r1, r2, #4278190080	; 0xff000000
    6136:	ea4f 2101 	mov.w	r1, r1, lsl #8
    613a:	f8d3 010c 	ldr.w	r0, [r3, #268]	; 0x10c
    613e:	f000 00ff 	and.w	r0, r0, #255	; 0xff
    6142:	ea40 0101 	orr.w	r1, r0, r1
    6146:	f8c3 110c 	str.w	r1, [r3, #268]	; 0x10c
    614a:	ea4f 6212 	mov.w	r2, r2, lsr #24
    614e:	f04f 0100 	mov.w	r1, #0
    6152:	ea41 0202 	orr.w	r2, r1, r2
    6156:	f883 2110 	strb.w	r2, [r3, #272]	; 0x110
		(desc & (CSR8_OCO_MASK|CSR8_FOC_MASK)) >> CSR8_FOC_SHIFT;
	g_mss_mac.statistics.rx_missed_frame +=
    615a:	f24a 6378 	movw	r3, #42616	; 0xa678
    615e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6162:	f8d3 2110 	ldr.w	r2, [r3, #272]	; 0x110
    6166:	ea4f 2212 	mov.w	r2, r2, lsr #8
    616a:	f893 3114 	ldrb.w	r3, [r3, #276]	; 0x114
    616e:	ea4f 6303 	mov.w	r3, r3, lsl #24
    6172:	ea43 0302 	orr.w	r3, r3, r2
    6176:	461a      	mov	r2, r3
		(desc & (CSR8_MFO_MASK|CSR8_MFC_MASK));
    6178:	687b      	ldr	r3, [r7, #4]
    617a:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
    617e:	f423 037e 	bic.w	r3, r3, #16646144	; 0xfe0000
	}

	desc = MAC->CSR8;
	g_mss_mac.statistics.rx_fifo_overflow +=
		(desc & (CSR8_OCO_MASK|CSR8_FOC_MASK)) >> CSR8_FOC_SHIFT;
	g_mss_mac.statistics.rx_missed_frame +=
    6182:	441a      	add	r2, r3
    6184:	f24a 6378 	movw	r3, #42616	; 0xa678
    6188:	f2c2 0300 	movt	r3, #8192	; 0x2000
    618c:	f022 417f 	bic.w	r1, r2, #4278190080	; 0xff000000
    6190:	ea4f 2101 	mov.w	r1, r1, lsl #8
    6194:	f8d3 0110 	ldr.w	r0, [r3, #272]	; 0x110
    6198:	f000 00ff 	and.w	r0, r0, #255	; 0xff
    619c:	ea40 0101 	orr.w	r1, r0, r1
    61a0:	f8c3 1110 	str.w	r1, [r3, #272]	; 0x110
    61a4:	ea4f 6212 	mov.w	r2, r2, lsr #24
    61a8:	f04f 0100 	mov.w	r1, #0
    61ac:	ea41 0202 	orr.w	r2, r1, r2
    61b0:	f883 2114 	strb.w	r2, [r3, #276]	; 0x114
		(desc & (CSR8_MFO_MASK|CSR8_MFC_MASK));

	/* Give ownership of descriptor to the MAC */
	g_mss_mac.rx_descriptors[ g_mss_mac.rx_desc_index ].descriptor_0 = RDES0_OWN;
    61b4:	f24a 6378 	movw	r3, #42616	; 0xa678
    61b8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    61bc:	f8d3 2094 	ldr.w	r2, [r3, #148]	; 0x94
    61c0:	f24a 6378 	movw	r3, #42616	; 0xa678
    61c4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    61c8:	ea4f 1202 	mov.w	r2, r2, lsl #4
    61cc:	4413      	add	r3, r2
    61ce:	f103 0398 	add.w	r3, r3, #152	; 0x98
    61d2:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
    61d6:	601a      	str	r2, [r3, #0]
	g_mss_mac.rx_desc_index = (g_mss_mac.rx_desc_index + 1u) % RX_RING_SIZE;
    61d8:	f24a 6378 	movw	r3, #42616	; 0xa678
    61dc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    61e0:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
    61e4:	f103 0101 	add.w	r1, r3, #1
    61e8:	f64c 43cd 	movw	r3, #52429	; 0xcccd
    61ec:	f6cc 43cc 	movt	r3, #52428	; 0xcccc
    61f0:	fba3 2301 	umull	r2, r3, r3, r1
    61f4:	ea4f 0293 	mov.w	r2, r3, lsr #2
    61f8:	4613      	mov	r3, r2
    61fa:	ea4f 0383 	mov.w	r3, r3, lsl #2
    61fe:	4413      	add	r3, r2
    6200:	ebc3 0201 	rsb	r2, r3, r1
    6204:	f24a 6378 	movw	r3, #42616	; 0xa678
    6208:	f2c2 0300 	movt	r3, #8192	; 0x2000
    620c:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94

	/* Start receive */
    MAC_start_receiving();
    6210:	f000 fa28 	bl	6664 <MAC_start_receiving>
}
    6214:	f107 0708 	add.w	r7, r7, #8
    6218:	46bd      	mov	sp, r7
    621a:	bd80      	pop	{r7, pc}

0000621c <MAC_send_setup_frame>:
static int32_t
MAC_send_setup_frame
(
    void
)
{
    621c:	b580      	push	{r7, lr}
    621e:	b0be      	sub	sp, #248	; 0xf8
    6220:	af00      	add	r7, sp, #0
	uint8_t *data;
	int32_t a,b,c,d;
	int32_t ret;

    /* prepare descriptor */
	descriptor.descriptor_0 = TDES0_OWN;
    6222:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
    6226:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
	descriptor.descriptor_1 = TDES1_SET | TDES1_TER |
    622a:	f240 03c0 	movw	r3, #192	; 0xc0
    622e:	f6c0 2300 	movt	r3, #2560	; 0xa00
    6232:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
		(sizeof(frame_data) << TDES1_TBS1_OFFSET);

	if( (g_mss_mac.flags & FLAG_PERFECT_FILTERING) == 0u ) {
    6236:	f24a 6378 	movw	r3, #42616	; 0xa678
    623a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    623e:	791b      	ldrb	r3, [r3, #4]
    6240:	f003 0302 	and.w	r3, r3, #2
    6244:	2b00      	cmp	r3, #0
    6246:	d105      	bne.n	6254 <MAC_send_setup_frame+0x38>
		descriptor.descriptor_1 |= TDES1_FT0;
    6248:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
    624c:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
    6250:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
	}

	descriptor.buffer_1 = (uint32_t)frame_data;
    6254:	f107 0304 	add.w	r3, r7, #4
    6258:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
	descriptor.buffer_2 = 0u;
    625c:	f04f 0300 	mov.w	r3, #0
    6260:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0

    /* prepare frame */
    if( (g_mss_mac.flags & FLAG_PERFECT_FILTERING) != 0u ) {
    6264:	f24a 6378 	movw	r3, #42616	; 0xa678
    6268:	f2c2 0300 	movt	r3, #8192	; 0x2000
    626c:	791b      	ldrb	r3, [r3, #4]
    626e:	f003 0302 	and.w	r3, r3, #2
    6272:	2b00      	cmp	r3, #0
    6274:	d00c      	beq.n	6290 <MAC_send_setup_frame+0x74>
    	b = 0;
    6276:	f04f 0300 	mov.w	r3, #0
    627a:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    	d = 12;
    627e:	f04f 030c 	mov.w	r3, #12
    6282:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    	c = 90;
    6286:	f04f 035a 	mov.w	r3, #90	; 0x5a
    628a:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    628e:	e00b      	b.n	62a8 <MAC_send_setup_frame+0x8c>
    } else {
    	b = 156;
    6290:	f04f 039c 	mov.w	r3, #156	; 0x9c
    6294:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    	d = 0;
    6298:	f04f 0300 	mov.w	r3, #0
    629c:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    	c = 64;
    62a0:	f04f 0340 	mov.w	r3, #64	; 0x40
    62a4:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    }

   	data = g_mss_mac.mac_address;
    62a8:	4bb4      	ldr	r3, [pc, #720]	; (657c <MAC_send_setup_frame+0x360>)
    62aa:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
   	frame_data[b] = data[0];
    62ae:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
    62b2:	f8d7 20d4 	ldr.w	r2, [r7, #212]	; 0xd4
    62b6:	7812      	ldrb	r2, [r2, #0]
    62b8:	f107 01f8 	add.w	r1, r7, #248	; 0xf8
    62bc:	440b      	add	r3, r1
    62be:	f803 2cf4 	strb.w	r2, [r3, #-244]
   	frame_data[b+1] = data[1];
    62c2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
    62c6:	f103 0301 	add.w	r3, r3, #1
    62ca:	f8d7 20d4 	ldr.w	r2, [r7, #212]	; 0xd4
    62ce:	f102 0201 	add.w	r2, r2, #1
    62d2:	7812      	ldrb	r2, [r2, #0]
    62d4:	f107 01f8 	add.w	r1, r7, #248	; 0xf8
    62d8:	440b      	add	r3, r1
    62da:	f803 2cf4 	strb.w	r2, [r3, #-244]
   	frame_data[b+4] = data[2];
    62de:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
    62e2:	f103 0304 	add.w	r3, r3, #4
    62e6:	f8d7 20d4 	ldr.w	r2, [r7, #212]	; 0xd4
    62ea:	f102 0202 	add.w	r2, r2, #2
    62ee:	7812      	ldrb	r2, [r2, #0]
    62f0:	f107 01f8 	add.w	r1, r7, #248	; 0xf8
    62f4:	440b      	add	r3, r1
    62f6:	f803 2cf4 	strb.w	r2, [r3, #-244]
   	frame_data[b+5] = data[3];
    62fa:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
    62fe:	f103 0305 	add.w	r3, r3, #5
    6302:	f8d7 20d4 	ldr.w	r2, [r7, #212]	; 0xd4
    6306:	f102 0203 	add.w	r2, r2, #3
    630a:	7812      	ldrb	r2, [r2, #0]
    630c:	f107 01f8 	add.w	r1, r7, #248	; 0xf8
    6310:	440b      	add	r3, r1
    6312:	f803 2cf4 	strb.w	r2, [r3, #-244]
   	frame_data[b+8] = data[4];
    6316:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
    631a:	f103 0308 	add.w	r3, r3, #8
    631e:	f8d7 20d4 	ldr.w	r2, [r7, #212]	; 0xd4
    6322:	f102 0204 	add.w	r2, r2, #4
    6326:	7812      	ldrb	r2, [r2, #0]
    6328:	f107 01f8 	add.w	r1, r7, #248	; 0xf8
    632c:	440b      	add	r3, r1
    632e:	f803 2cf4 	strb.w	r2, [r3, #-244]
   	frame_data[b+9] = data[5];
    6332:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
    6336:	f103 0309 	add.w	r3, r3, #9
    633a:	f8d7 20d4 	ldr.w	r2, [r7, #212]	; 0xd4
    633e:	f102 0205 	add.w	r2, r2, #5
    6342:	7812      	ldrb	r2, [r2, #0]
    6344:	f107 01f8 	add.w	r1, r7, #248	; 0xf8
    6348:	440b      	add	r3, r1
    634a:	f803 2cf4 	strb.w	r2, [r3, #-244]

   	data = g_mss_mac.mac_filter_data;
    634e:	4b8c      	ldr	r3, [pc, #560]	; (6580 <MAC_send_setup_frame+0x364>)
    6350:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    for( a = 0; a < c; ) {
    6354:	f04f 0300 	mov.w	r3, #0
    6358:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    635c:	e081      	b.n	6462 <MAC_send_setup_frame+0x246>
		frame_data[d] = data[a++];
    635e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
    6362:	f8d7 10d8 	ldr.w	r1, [r7, #216]	; 0xd8
    6366:	f8d7 20d4 	ldr.w	r2, [r7, #212]	; 0xd4
    636a:	440a      	add	r2, r1
    636c:	7812      	ldrb	r2, [r2, #0]
    636e:	f107 01f8 	add.w	r1, r7, #248	; 0xf8
    6372:	440b      	add	r3, r1
    6374:	f803 2cf4 	strb.w	r2, [r3, #-244]
    6378:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
    637c:	f103 0301 	add.w	r3, r3, #1
    6380:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
	   	frame_data[d+1] = data[a++];
    6384:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
    6388:	f103 0301 	add.w	r3, r3, #1
    638c:	f8d7 10d8 	ldr.w	r1, [r7, #216]	; 0xd8
    6390:	f8d7 20d4 	ldr.w	r2, [r7, #212]	; 0xd4
    6394:	440a      	add	r2, r1
    6396:	7812      	ldrb	r2, [r2, #0]
    6398:	f107 01f8 	add.w	r1, r7, #248	; 0xf8
    639c:	440b      	add	r3, r1
    639e:	f803 2cf4 	strb.w	r2, [r3, #-244]
    63a2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
    63a6:	f103 0301 	add.w	r3, r3, #1
    63aa:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
	   	frame_data[d+4] = data[a++];
    63ae:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
    63b2:	f103 0304 	add.w	r3, r3, #4
    63b6:	f8d7 10d8 	ldr.w	r1, [r7, #216]	; 0xd8
    63ba:	f8d7 20d4 	ldr.w	r2, [r7, #212]	; 0xd4
    63be:	440a      	add	r2, r1
    63c0:	7812      	ldrb	r2, [r2, #0]
    63c2:	f107 01f8 	add.w	r1, r7, #248	; 0xf8
    63c6:	440b      	add	r3, r1
    63c8:	f803 2cf4 	strb.w	r2, [r3, #-244]
    63cc:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
    63d0:	f103 0301 	add.w	r3, r3, #1
    63d4:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
	   	frame_data[d+5] = data[a++];
    63d8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
    63dc:	f103 0305 	add.w	r3, r3, #5
    63e0:	f8d7 10d8 	ldr.w	r1, [r7, #216]	; 0xd8
    63e4:	f8d7 20d4 	ldr.w	r2, [r7, #212]	; 0xd4
    63e8:	440a      	add	r2, r1
    63ea:	7812      	ldrb	r2, [r2, #0]
    63ec:	f107 01f8 	add.w	r1, r7, #248	; 0xf8
    63f0:	440b      	add	r3, r1
    63f2:	f803 2cf4 	strb.w	r2, [r3, #-244]
    63f6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
    63fa:	f103 0301 	add.w	r3, r3, #1
    63fe:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
	   	frame_data[d+8] = data[a++];
    6402:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
    6406:	f103 0308 	add.w	r3, r3, #8
    640a:	f8d7 10d8 	ldr.w	r1, [r7, #216]	; 0xd8
    640e:	f8d7 20d4 	ldr.w	r2, [r7, #212]	; 0xd4
    6412:	440a      	add	r2, r1
    6414:	7812      	ldrb	r2, [r2, #0]
    6416:	f107 01f8 	add.w	r1, r7, #248	; 0xf8
    641a:	440b      	add	r3, r1
    641c:	f803 2cf4 	strb.w	r2, [r3, #-244]
    6420:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
    6424:	f103 0301 	add.w	r3, r3, #1
    6428:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
	   	frame_data[d+9] = data[a++];
    642c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
    6430:	f103 0309 	add.w	r3, r3, #9
    6434:	f8d7 10d8 	ldr.w	r1, [r7, #216]	; 0xd8
    6438:	f8d7 20d4 	ldr.w	r2, [r7, #212]	; 0xd4
    643c:	440a      	add	r2, r1
    643e:	7812      	ldrb	r2, [r2, #0]
    6440:	f107 01f8 	add.w	r1, r7, #248	; 0xf8
    6444:	440b      	add	r3, r1
    6446:	f803 2cf4 	strb.w	r2, [r3, #-244]
    644a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
    644e:	f103 0301 	add.w	r3, r3, #1
    6452:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
	   	d += 12;
    6456:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
    645a:	f103 030c 	add.w	r3, r3, #12
    645e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
   	frame_data[b+5] = data[3];
   	frame_data[b+8] = data[4];
   	frame_data[b+9] = data[5];

   	data = g_mss_mac.mac_filter_data;
    for( a = 0; a < c; ) {
    6462:	f8d7 20d8 	ldr.w	r2, [r7, #216]	; 0xd8
    6466:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
    646a:	429a      	cmp	r2, r3
    646c:	f6ff af77 	blt.w	635e <MAC_send_setup_frame+0x142>
	   	frame_data[d+9] = data[a++];
	   	d += 12;
	}

	/* Stop transmission */
    ret = MAC_stop_transmission();
    6470:	f000 f88a 	bl	6588 <MAC_stop_transmission>
    6474:	4603      	mov	r3, r0
    6476:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
    configASSERT( ret == MAC_OK );
    647a:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
    647e:	2b00      	cmp	r3, #0
    6480:	d00a      	beq.n	6498 <MAC_send_setup_frame+0x27c>
    6482:	f04f 0328 	mov.w	r3, #40	; 0x28
    6486:	f383 8811 	msr	BASEPRI, r3
    648a:	f3bf 8f6f 	isb	sy
    648e:	f3bf 8f4f 	dsb	sy
    6492:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
    6496:	e7fe      	b.n	6496 <MAC_send_setup_frame+0x27a>

    ret = MAC_stop_receiving();
    6498:	f000 f8b4 	bl	6604 <MAC_stop_receiving>
    649c:	4603      	mov	r3, r0
    649e:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
    configASSERT( ret == MAC_OK );
    64a2:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
    64a6:	2b00      	cmp	r3, #0
    64a8:	d00a      	beq.n	64c0 <MAC_send_setup_frame+0x2a4>
    64aa:	f04f 0328 	mov.w	r3, #40	; 0x28
    64ae:	f383 8811 	msr	BASEPRI, r3
    64b2:	f3bf 8f6f 	isb	sy
    64b6:	f3bf 8f4f 	dsb	sy
    64ba:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
    64be:	e7fe      	b.n	64be <MAC_send_setup_frame+0x2a2>

    /* Set descriptor */
    MAC->CSR4 = (uint32_t)&descriptor;
    64c0:	f243 0300 	movw	r3, #12288	; 0x3000
    64c4:	f2c4 0300 	movt	r3, #16384	; 0x4000
    64c8:	f107 02c4 	add.w	r2, r7, #196	; 0xc4
    64cc:	621a      	str	r2, [r3, #32]

	/* Start transmission */
    MAC_start_transmission();
    64ce:	f000 f88b 	bl	65e8 <MAC_start_transmission>

    /* Wait until transmission over */
    ret = MAC_OK;
    64d2:	f04f 0300 	mov.w	r3, #0
    64d6:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
    MAC_set_time_out( (uint32_t)SETUP_FRAME_TIME_OUT );
    64da:	f242 7010 	movw	r0, #10000	; 0x2710
    64de:	f000 f921 	bl	6724 <MAC_set_time_out>

    while( (((MAC->CSR5 & CSR5_TS_MASK) >> CSR5_TS_SHIFT) !=
    64e2:	e00f      	b.n	6504 <MAC_send_setup_frame+0x2e8>
    	CSR5_TS_SUSPENDED) && (MAC_OK == ret) )
    {
    	/* transmit poll demand */
    	MAC->CSR1 = 1u;
    64e4:	f243 0300 	movw	r3, #12288	; 0x3000
    64e8:	f2c4 0300 	movt	r3, #16384	; 0x4000
    64ec:	f04f 0201 	mov.w	r2, #1
    64f0:	609a      	str	r2, [r3, #8]
    	if( MAC_get_time_out() == 0u ) {
    64f2:	f000 f93f 	bl	6774 <MAC_get_time_out>
    64f6:	4603      	mov	r3, r0
    64f8:	2b00      	cmp	r3, #0
    64fa:	d103      	bne.n	6504 <MAC_send_setup_frame+0x2e8>
    		ret = MAC_TIME_OUT;
    64fc:	f06f 0305 	mvn.w	r3, #5
    6500:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8

    /* Wait until transmission over */
    ret = MAC_OK;
    MAC_set_time_out( (uint32_t)SETUP_FRAME_TIME_OUT );

    while( (((MAC->CSR5 & CSR5_TS_MASK) >> CSR5_TS_SHIFT) !=
    6504:	f243 0300 	movw	r3, #12288	; 0x3000
    6508:	f2c4 0300 	movt	r3, #16384	; 0x4000
    650c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    650e:	f403 03e0 	and.w	r3, r3, #7340032	; 0x700000
    6512:	ea4f 5313 	mov.w	r3, r3, lsr #20
    6516:	2b06      	cmp	r3, #6
    6518:	d003      	beq.n	6522 <MAC_send_setup_frame+0x306>
    651a:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
    651e:	2b00      	cmp	r3, #0
    6520:	d0e0      	beq.n	64e4 <MAC_send_setup_frame+0x2c8>
    	if( MAC_get_time_out() == 0u ) {
    		ret = MAC_TIME_OUT;
    	}
    }

	MAC_CHECK( MAC_stop_transmission() == MAC_OK, MAC_FAIL );
    6522:	f000 f831 	bl	6588 <MAC_stop_transmission>
    6526:	4603      	mov	r3, r0
    6528:	2b00      	cmp	r3, #0
    652a:	d016      	beq.n	655a <MAC_send_setup_frame+0x33e>
    652c:	f24a 6378 	movw	r3, #42616	; 0xa678
    6530:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6534:	f04f 32ff 	mov.w	r2, #4294967295
    6538:	715a      	strb	r2, [r3, #5]
    653a:	f000 f825 	bl	6588 <MAC_stop_transmission>
    653e:	4603      	mov	r3, r0
    6540:	2b00      	cmp	r3, #0
    6542:	d00a      	beq.n	655a <MAC_send_setup_frame+0x33e>
    6544:	f04f 0328 	mov.w	r3, #40	; 0x28
    6548:	f383 8811 	msr	BASEPRI, r3
    654c:	f3bf 8f6f 	isb	sy
    6550:	f3bf 8f4f 	dsb	sy
    6554:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
    6558:	e7fe      	b.n	6558 <MAC_send_setup_frame+0x33c>

    /* Set tx descriptor */
    MAC->CSR4 = (uint32_t)g_mss_mac.tx_descriptors;
    655a:	f243 0300 	movw	r3, #12288	; 0x3000
    655e:	f2c4 0300 	movt	r3, #16384	; 0x4000
    6562:	4a08      	ldr	r2, [pc, #32]	; (6584 <MAC_send_setup_frame+0x368>)
    6564:	621a      	str	r2, [r3, #32]

    /* Start receiving and transmission */
    MAC_start_receiving();
    6566:	f000 f87d 	bl	6664 <MAC_start_receiving>
    MAC_start_transmission();
    656a:	f000 f83d 	bl	65e8 <MAC_start_transmission>

    return ret;
    656e:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
}
    6572:	4618      	mov	r0, r3
    6574:	f107 07f8 	add.w	r7, r7, #248	; 0xf8
    6578:	46bd      	mov	sp, r7
    657a:	bd80      	pop	{r7, pc}
    657c:	2000a67e 	.word	0x2000a67e
    6580:	2000a684 	.word	0x2000a684
    6584:	2000a6ec 	.word	0x2000a6ec

00006588 <MAC_stop_transmission>:
static int32_t
MAC_stop_transmission
(
    void
)
{
    6588:	b580      	push	{r7, lr}
    658a:	b082      	sub	sp, #8
    658c:	af00      	add	r7, sp, #0
    int32_t retval = MAC_OK;
    658e:	f04f 0300 	mov.w	r3, #0
    6592:	607b      	str	r3, [r7, #4]
    MAC_set_time_out( (uint16_t)STATE_CHANGE_TIME_OUT );
    6594:	f242 7010 	movw	r0, #10000	; 0x2710
    6598:	f000 f8c4 	bl	6724 <MAC_set_time_out>

	while( (((MAC->CSR5 & CSR5_TS_MASK) >> CSR5_TS_SHIFT) !=
    659c:	e00f      	b.n	65be <MAC_stop_transmission+0x36>
		CSR5_TS_STOPPED) && (retval == MAC_OK) )
	{
    	MAC_BITBAND->CSR6_ST = 0u;
    659e:	f240 0300 	movw	r3, #0
    65a2:	f2c4 2306 	movt	r3, #16902	; 0x4206
    65a6:	f04f 0200 	mov.w	r2, #0
    65aa:	f8c3 2634 	str.w	r2, [r3, #1588]	; 0x634
    	if( MAC_get_time_out() == 0u ) {
    65ae:	f000 f8e1 	bl	6774 <MAC_get_time_out>
    65b2:	4603      	mov	r3, r0
    65b4:	2b00      	cmp	r3, #0
    65b6:	d102      	bne.n	65be <MAC_stop_transmission+0x36>
    		retval = MAC_TIME_OUT;
    65b8:	f06f 0305 	mvn.w	r3, #5
    65bc:	607b      	str	r3, [r7, #4]
)
{
    int32_t retval = MAC_OK;
    MAC_set_time_out( (uint16_t)STATE_CHANGE_TIME_OUT );

	while( (((MAC->CSR5 & CSR5_TS_MASK) >> CSR5_TS_SHIFT) !=
    65be:	f243 0300 	movw	r3, #12288	; 0x3000
    65c2:	f2c4 0300 	movt	r3, #16384	; 0x4000
    65c6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    65c8:	f403 03e0 	and.w	r3, r3, #7340032	; 0x700000
    65cc:	ea4f 5313 	mov.w	r3, r3, lsr #20
    65d0:	2b00      	cmp	r3, #0
    65d2:	d002      	beq.n	65da <MAC_stop_transmission+0x52>
    65d4:	687b      	ldr	r3, [r7, #4]
    65d6:	2b00      	cmp	r3, #0
    65d8:	d0e1      	beq.n	659e <MAC_stop_transmission+0x16>
    	MAC_BITBAND->CSR6_ST = 0u;
    	if( MAC_get_time_out() == 0u ) {
    		retval = MAC_TIME_OUT;
    	}
	}
	return retval;
    65da:	687b      	ldr	r3, [r7, #4]
}
    65dc:	4618      	mov	r0, r3
    65de:	f107 0708 	add.w	r7, r7, #8
    65e2:	46bd      	mov	sp, r7
    65e4:	bd80      	pop	{r7, pc}
    65e6:	bf00      	nop

000065e8 <MAC_start_transmission>:
static void
MAC_start_transmission
(
    void
)
{
    65e8:	b480      	push	{r7}
    65ea:	af00      	add	r7, sp, #0
    MAC_BITBAND->CSR6_ST = 1u;
    65ec:	f240 0300 	movw	r3, #0
    65f0:	f2c4 2306 	movt	r3, #16902	; 0x4206
    65f4:	f04f 0201 	mov.w	r2, #1
    65f8:	f8c3 2634 	str.w	r2, [r3, #1588]	; 0x634
}
    65fc:	46bd      	mov	sp, r7
    65fe:	bc80      	pop	{r7}
    6600:	4770      	bx	lr
    6602:	bf00      	nop

00006604 <MAC_stop_receiving>:
static int32_t
MAC_stop_receiving
(
    void
)
{
    6604:	b580      	push	{r7, lr}
    6606:	b082      	sub	sp, #8
    6608:	af00      	add	r7, sp, #0
    int32_t retval = MAC_OK;
    660a:	f04f 0300 	mov.w	r3, #0
    660e:	607b      	str	r3, [r7, #4]
    MAC_set_time_out( (uint16_t)STATE_CHANGE_TIME_OUT );
    6610:	f242 7010 	movw	r0, #10000	; 0x2710
    6614:	f000 f886 	bl	6724 <MAC_set_time_out>

	while( (((MAC->CSR5 & CSR5_RS_MASK) >> CSR5_RS_SHIFT) != CSR5_RS_STOPPED)
    6618:	e00f      	b.n	663a <MAC_stop_receiving+0x36>
            && (retval == MAC_OK) )
	{
    	MAC_BITBAND->CSR6_SR = 0u;
    661a:	f240 0300 	movw	r3, #0
    661e:	f2c4 2306 	movt	r3, #16902	; 0x4206
    6622:	f04f 0200 	mov.w	r2, #0
    6626:	f8c3 2604 	str.w	r2, [r3, #1540]	; 0x604
    	if( MAC_get_time_out() == 0u ) {
    662a:	f000 f8a3 	bl	6774 <MAC_get_time_out>
    662e:	4603      	mov	r3, r0
    6630:	2b00      	cmp	r3, #0
    6632:	d102      	bne.n	663a <MAC_stop_receiving+0x36>
    		retval = MAC_TIME_OUT;
    6634:	f06f 0305 	mvn.w	r3, #5
    6638:	607b      	str	r3, [r7, #4]
)
{
    int32_t retval = MAC_OK;
    MAC_set_time_out( (uint16_t)STATE_CHANGE_TIME_OUT );

	while( (((MAC->CSR5 & CSR5_RS_MASK) >> CSR5_RS_SHIFT) != CSR5_RS_STOPPED)
    663a:	f243 0300 	movw	r3, #12288	; 0x3000
    663e:	f2c4 0300 	movt	r3, #16384	; 0x4000
    6642:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    6644:	f403 23c0 	and.w	r3, r3, #393216	; 0x60000
    6648:	ea4f 4353 	mov.w	r3, r3, lsr #17
    664c:	2b00      	cmp	r3, #0
    664e:	d002      	beq.n	6656 <MAC_stop_receiving+0x52>
    6650:	687b      	ldr	r3, [r7, #4]
    6652:	2b00      	cmp	r3, #0
    6654:	d0e1      	beq.n	661a <MAC_stop_receiving+0x16>
    	if( MAC_get_time_out() == 0u ) {
    		retval = MAC_TIME_OUT;
    	}
	}

	return retval;
    6656:	687b      	ldr	r3, [r7, #4]
}
    6658:	4618      	mov	r0, r3
    665a:	f107 0708 	add.w	r7, r7, #8
    665e:	46bd      	mov	sp, r7
    6660:	bd80      	pop	{r7, pc}
    6662:	bf00      	nop

00006664 <MAC_start_receiving>:
static void
MAC_start_receiving
(
    void
)
{
    6664:	b480      	push	{r7}
    6666:	af00      	add	r7, sp, #0
    MAC_BITBAND->CSR6_SR = 1u;
    6668:	f240 0300 	movw	r3, #0
    666c:	f2c4 2306 	movt	r3, #16902	; 0x4206
    6670:	f04f 0201 	mov.w	r2, #1
    6674:	f8c3 2604 	str.w	r2, [r3, #1540]	; 0x604
}
    6678:	46bd      	mov	sp, r7
    667a:	bc80      	pop	{r7}
    667c:	4770      	bx	lr
    667e:	bf00      	nop

00006680 <MAC_dismiss_bad_frames>:
static int32_t
MAC_dismiss_bad_frames
(
    void
)
{
    6680:	b580      	push	{r7, lr}
    6682:	b082      	sub	sp, #8
    6684:	af00      	add	r7, sp, #0
	int32_t dc = 0;
    6686:	f04f 0300 	mov.w	r3, #0
    668a:	603b      	str	r3, [r7, #0]
	int8_t cont = 1;
    668c:	f04f 0301 	mov.w	r3, #1
    6690:	71fb      	strb	r3, [r7, #7]

	if( MAC_BITBAND->CSR6_PB != 0u ) {
    6692:	f240 0300 	movw	r3, #0
    6696:	f2c4 2306 	movt	r3, #16902	; 0x4206
    669a:	f8d3 360c 	ldr.w	r3, [r3, #1548]	; 0x60c
    669e:	2b00      	cmp	r3, #0
    66a0:	d023      	beq.n	66ea <MAC_dismiss_bad_frames+0x6a>
		/* User wants bad frames too, don't dismiss anything */
		cont = 0;
    66a2:	f04f 0300 	mov.w	r3, #0
    66a6:	71fb      	strb	r3, [r7, #7]
	}

	while( ( (g_mss_mac.rx_descriptors[ g_mss_mac.rx_desc_index ].descriptor_0 &
    66a8:	e020      	b.n	66ec <MAC_dismiss_bad_frames+0x6c>
            RDES0_OWN) == 0u) && (cont == 1) ) /* Host owns this descriptor */
    {
    	/* check error summary */
    	if( (g_mss_mac.rx_descriptors[ g_mss_mac.rx_desc_index ].descriptor_0 &
    66aa:	f24a 6378 	movw	r3, #42616	; 0xa678
    66ae:	f2c2 0300 	movt	r3, #8192	; 0x2000
    66b2:	f8d3 2094 	ldr.w	r2, [r3, #148]	; 0x94
    66b6:	f24a 6378 	movw	r3, #42616	; 0xa678
    66ba:	f2c2 0300 	movt	r3, #8192	; 0x2000
    66be:	ea4f 1202 	mov.w	r2, r2, lsl #4
    66c2:	4413      	add	r3, r2
    66c4:	f103 0398 	add.w	r3, r3, #152	; 0x98
    66c8:	681b      	ldr	r3, [r3, #0]
    66ca:	f403 4303 	and.w	r3, r3, #33536	; 0x8300
    66ce:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
    66d2:	d006      	beq.n	66e2 <MAC_dismiss_bad_frames+0x62>
    		(RDES0_ES | RDES0_LS | RDES0_FS)) != (RDES0_LS | RDES0_FS) )
    	{
    		MSS_MAC_prepare_rx_descriptor();
    66d4:	f7ff fb8e 	bl	5df4 <MSS_MAC_prepare_rx_descriptor>
    		dc++;
    66d8:	683b      	ldr	r3, [r7, #0]
    66da:	f103 0301 	add.w	r3, r3, #1
    66de:	603b      	str	r3, [r7, #0]
    66e0:	e004      	b.n	66ec <MAC_dismiss_bad_frames+0x6c>
    	}
        else
        {
    		cont = 0;
    66e2:	f04f 0300 	mov.w	r3, #0
    66e6:	71fb      	strb	r3, [r7, #7]
    66e8:	e000      	b.n	66ec <MAC_dismiss_bad_frames+0x6c>
	if( MAC_BITBAND->CSR6_PB != 0u ) {
		/* User wants bad frames too, don't dismiss anything */
		cont = 0;
	}

	while( ( (g_mss_mac.rx_descriptors[ g_mss_mac.rx_desc_index ].descriptor_0 &
    66ea:	bf00      	nop
    66ec:	f24a 6378 	movw	r3, #42616	; 0xa678
    66f0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    66f4:	f8d3 2094 	ldr.w	r2, [r3, #148]	; 0x94
    66f8:	f24a 6378 	movw	r3, #42616	; 0xa678
    66fc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6700:	ea4f 1202 	mov.w	r2, r2, lsl #4
    6704:	4413      	add	r3, r2
    6706:	f103 0398 	add.w	r3, r3, #152	; 0x98
    670a:	681b      	ldr	r3, [r3, #0]
    670c:	2b00      	cmp	r3, #0
    670e:	db03      	blt.n	6718 <MAC_dismiss_bad_frames+0x98>
    6710:	f997 3007 	ldrsb.w	r3, [r7, #7]
    6714:	2b01      	cmp	r3, #1
    6716:	d0c8      	beq.n	66aa <MAC_dismiss_bad_frames+0x2a>
        {
    		cont = 0;
    	}
    }

	return dc;
    6718:	683b      	ldr	r3, [r7, #0]
}
    671a:	4618      	mov	r0, r3
    671c:	f107 0708 	add.w	r7, r7, #8
    6720:	46bd      	mov	sp, r7
    6722:	bd80      	pop	{r7, pc}

00006724 <MAC_set_time_out>:
static void
MAC_set_time_out
(
    uint32_t time_out
)
{
    6724:	b480      	push	{r7}
    6726:	b083      	sub	sp, #12
    6728:	af00      	add	r7, sp, #0
    672a:	6078      	str	r0, [r7, #4]
	g_mss_mac.time_out_value = (time_out * 122u) / 10u;
    672c:	687b      	ldr	r3, [r7, #4]
    672e:	f04f 027a 	mov.w	r2, #122	; 0x7a
    6732:	fb02 f203 	mul.w	r2, r2, r3
    6736:	f64c 43cd 	movw	r3, #52429	; 0xcccd
    673a:	f6cc 43cc 	movt	r3, #52428	; 0xcccc
    673e:	fba3 1302 	umull	r1, r3, r3, r2
    6742:	ea4f 02d3 	mov.w	r2, r3, lsr #3
    6746:	f24a 6378 	movw	r3, #42616	; 0xa678
    674a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    674e:	669a      	str	r2, [r3, #104]	; 0x68

	g_mss_mac.last_timer_value = (uint16_t)( MAC->CSR11 & CSR11_TIM_MASK );
    6750:	f243 0300 	movw	r3, #12288	; 0x3000
    6754:	f2c4 0300 	movt	r3, #16384	; 0x4000
    6758:	6d9b      	ldr	r3, [r3, #88]	; 0x58
    675a:	b29a      	uxth	r2, r3
    675c:	f24a 6378 	movw	r3, #42616	; 0xa678
    6760:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6764:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66
}
    6768:	f107 070c 	add.w	r7, r7, #12
    676c:	46bd      	mov	sp, r7
    676e:	bc80      	pop	{r7}
    6770:	4770      	bx	lr
    6772:	bf00      	nop

00006774 <MAC_get_time_out>:
static uint32_t
MAC_get_time_out
(
    void
)
{
    6774:	b480      	push	{r7}
    6776:	b083      	sub	sp, #12
    6778:	af00      	add	r7, sp, #0
	uint32_t timer;
	uint32_t time = 0u;
    677a:	f04f 0300 	mov.w	r3, #0
    677e:	607b      	str	r3, [r7, #4]

	timer = ( MAC->CSR11 & CSR11_TIM_MASK );
    6780:	f243 0300 	movw	r3, #12288	; 0x3000
    6784:	f2c4 0300 	movt	r3, #16384	; 0x4000
    6788:	6d9b      	ldr	r3, [r3, #88]	; 0x58
    678a:	ea4f 4303 	mov.w	r3, r3, lsl #16
    678e:	ea4f 4313 	mov.w	r3, r3, lsr #16
    6792:	603b      	str	r3, [r7, #0]

	if( timer > g_mss_mac.last_timer_value ) {
    6794:	f24a 6378 	movw	r3, #42616	; 0xa678
    6798:	f2c2 0300 	movt	r3, #8192	; 0x2000
    679c:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
    67a0:	461a      	mov	r2, r3
    67a2:	683b      	ldr	r3, [r7, #0]
    67a4:	429a      	cmp	r2, r3
    67a6:	d202      	bcs.n	67ae <MAC_get_time_out+0x3a>
		time = 0x0000ffffUL;
    67a8:	f64f 73ff 	movw	r3, #65535	; 0xffff
    67ac:	607b      	str	r3, [r7, #4]
	}
	time += g_mss_mac.last_timer_value - timer;
    67ae:	f24a 6378 	movw	r3, #42616	; 0xa678
    67b2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    67b6:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
    67ba:	461a      	mov	r2, r3
    67bc:	683b      	ldr	r3, [r7, #0]
    67be:	ebc3 0302 	rsb	r3, r3, r2
    67c2:	687a      	ldr	r2, [r7, #4]
    67c4:	4413      	add	r3, r2
    67c6:	607b      	str	r3, [r7, #4]

	if( MAC_BITBAND->CSR6_TTM == 0u ) {
    67c8:	f240 0300 	movw	r3, #0
    67cc:	f2c4 2306 	movt	r3, #16902	; 0x4206
    67d0:	f8d3 3658 	ldr.w	r3, [r3, #1624]	; 0x658
    67d4:	2b00      	cmp	r3, #0
    67d6:	d107      	bne.n	67e8 <MAC_get_time_out+0x74>
		time *= 10u;
    67d8:	687a      	ldr	r2, [r7, #4]
    67da:	4613      	mov	r3, r2
    67dc:	ea4f 0383 	mov.w	r3, r3, lsl #2
    67e0:	4413      	add	r3, r2
    67e2:	ea4f 0343 	mov.w	r3, r3, lsl #1
    67e6:	607b      	str	r3, [r7, #4]
	}
	if( g_mss_mac.time_out_value <= time ){
    67e8:	f24a 6378 	movw	r3, #42616	; 0xa678
    67ec:	f2c2 0300 	movt	r3, #8192	; 0x2000
    67f0:	6e9a      	ldr	r2, [r3, #104]	; 0x68
    67f2:	687b      	ldr	r3, [r7, #4]
    67f4:	429a      	cmp	r2, r3
    67f6:	d807      	bhi.n	6808 <MAC_get_time_out+0x94>
		g_mss_mac.time_out_value = 0u;
    67f8:	f24a 6378 	movw	r3, #42616	; 0xa678
    67fc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6800:	f04f 0200 	mov.w	r2, #0
    6804:	669a      	str	r2, [r3, #104]	; 0x68
    6806:	e00c      	b.n	6822 <MAC_get_time_out+0xae>
	} else {
		g_mss_mac.time_out_value -= time;
    6808:	f24a 6378 	movw	r3, #42616	; 0xa678
    680c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6810:	6e9a      	ldr	r2, [r3, #104]	; 0x68
    6812:	687b      	ldr	r3, [r7, #4]
    6814:	ebc3 0202 	rsb	r2, r3, r2
    6818:	f24a 6378 	movw	r3, #42616	; 0xa678
    681c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6820:	669a      	str	r2, [r3, #104]	; 0x68
	}

	g_mss_mac.last_timer_value = (uint16_t)timer;
    6822:	683b      	ldr	r3, [r7, #0]
    6824:	b29a      	uxth	r2, r3
    6826:	f24a 6378 	movw	r3, #42616	; 0xa678
    682a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    682e:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66

	return ((g_mss_mac.time_out_value * 10u) / 122u);
    6832:	f24a 6378 	movw	r3, #42616	; 0xa678
    6836:	f2c2 0300 	movt	r3, #8192	; 0x2000
    683a:	6e9a      	ldr	r2, [r3, #104]	; 0x68
    683c:	4613      	mov	r3, r2
    683e:	ea4f 0383 	mov.w	r3, r3, lsl #2
    6842:	4413      	add	r3, r2
    6844:	ea4f 0343 	mov.w	r3, r3, lsl #1
    6848:	461a      	mov	r2, r3
    684a:	f24c 533f 	movw	r3, #50495	; 0xc53f
    684e:	f2c4 3325 	movt	r3, #17189	; 0x4325
    6852:	fba3 1302 	umull	r1, r3, r3, r2
    6856:	ea4f 1353 	mov.w	r3, r3, lsr #5
}
    685a:	4618      	mov	r0, r3
    685c:	f107 070c 	add.w	r7, r7, #12
    6860:	46bd      	mov	sp, r7
    6862:	bc80      	pop	{r7}
    6864:	4770      	bx	lr
    6866:	bf00      	nop

00006868 <MAC_memset>:
/***************************************************************************//**
 * Fills the first n bytes of the memory area pointed to by s with the constant
 * byte c.
 */
static void MAC_memset(uint8_t *s, uint8_t c, uint32_t n)
{
    6868:	b480      	push	{r7}
    686a:	b087      	sub	sp, #28
    686c:	af00      	add	r7, sp, #0
    686e:	60f8      	str	r0, [r7, #12]
    6870:	460b      	mov	r3, r1
    6872:	607a      	str	r2, [r7, #4]
    6874:	72fb      	strb	r3, [r7, #11]
    uint8_t *sb = s;
    6876:	68fb      	ldr	r3, [r7, #12]
    6878:	617b      	str	r3, [r7, #20]

    while( n > 0u ) {
    687a:	e008      	b.n	688e <MAC_memset+0x26>
    	n--;
    687c:	687b      	ldr	r3, [r7, #4]
    687e:	f103 33ff 	add.w	r3, r3, #4294967295
    6882:	607b      	str	r3, [r7, #4]
        sb[n] = c;
    6884:	697a      	ldr	r2, [r7, #20]
    6886:	687b      	ldr	r3, [r7, #4]
    6888:	4413      	add	r3, r2
    688a:	7afa      	ldrb	r2, [r7, #11]
    688c:	701a      	strb	r2, [r3, #0]
 */
static void MAC_memset(uint8_t *s, uint8_t c, uint32_t n)
{
    uint8_t *sb = s;

    while( n > 0u ) {
    688e:	687b      	ldr	r3, [r7, #4]
    6890:	2b00      	cmp	r3, #0
    6892:	d1f3      	bne.n	687c <MAC_memset+0x14>
    	n--;
        sb[n] = c;
    }
}
    6894:	f107 071c 	add.w	r7, r7, #28
    6898:	46bd      	mov	sp, r7
    689a:	bc80      	pop	{r7}
    689c:	4770      	bx	lr
    689e:	bf00      	nop

000068a0 <MAC_memset_All>:
 * Fills all fields of MAC_instance_t with c.
 *
 * @return          a pointer to the given MAC_instance_t s.
 */
static void MAC_memset_All(MAC_instance_t *s, uint32_t c)
{
    68a0:	b580      	push	{r7, lr}
    68a2:	b084      	sub	sp, #16
    68a4:	af00      	add	r7, sp, #0
    68a6:	6078      	str	r0, [r7, #4]
    68a8:	6039      	str	r1, [r7, #0]
    int32_t count;
    s->base_address = (addr_t)c;
    68aa:	687b      	ldr	r3, [r7, #4]
    68ac:	683a      	ldr	r2, [r7, #0]
    68ae:	601a      	str	r2, [r3, #0]
    s->flags = (uint8_t)c;
    68b0:	683b      	ldr	r3, [r7, #0]
    68b2:	b2da      	uxtb	r2, r3
    68b4:	687b      	ldr	r3, [r7, #4]
    68b6:	711a      	strb	r2, [r3, #4]
    s->last_error = (int8_t)c;
    68b8:	683b      	ldr	r3, [r7, #0]
    68ba:	b2da      	uxtb	r2, r3
    68bc:	687b      	ldr	r3, [r7, #4]
    68be:	715a      	strb	r2, [r3, #5]
    s->last_timer_value = (uint16_t)c;
    68c0:	683b      	ldr	r3, [r7, #0]
    68c2:	b29a      	uxth	r2, r3
    68c4:	687b      	ldr	r3, [r7, #4]
    68c6:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66
    s->listener = NULL_callback;
    68ca:	f240 2368 	movw	r3, #616	; 0x268
    68ce:	f2c2 0300 	movt	r3, #8192	; 0x2000
    68d2:	681a      	ldr	r2, [r3, #0]
    68d4:	687b      	ldr	r3, [r7, #4]
    68d6:	66da      	str	r2, [r3, #108]	; 0x6c
   	MAC_memset( s->mac_address, (uint8_t)c, 6u );
    68d8:	687b      	ldr	r3, [r7, #4]
    68da:	f103 0206 	add.w	r2, r3, #6
    68de:	683b      	ldr	r3, [r7, #0]
    68e0:	b2db      	uxtb	r3, r3
    68e2:	4610      	mov	r0, r2
    68e4:	4619      	mov	r1, r3
    68e6:	f04f 0206 	mov.w	r2, #6
    68ea:	f7ff ffbd 	bl	6868 <MAC_memset>
   	MAC_memset( s->mac_filter_data, (uint8_t)c, 90u );
    68ee:	687b      	ldr	r3, [r7, #4]
    68f0:	f103 020c 	add.w	r2, r3, #12
    68f4:	683b      	ldr	r3, [r7, #0]
    68f6:	b2db      	uxtb	r3, r3
    68f8:	4610      	mov	r0, r2
    68fa:	4619      	mov	r1, r3
    68fc:	f04f 025a 	mov.w	r2, #90	; 0x5a
    6900:	f7ff ffb2 	bl	6868 <MAC_memset>
    s->phy_address = (uint8_t)c;
    6904:	683b      	ldr	r3, [r7, #0]
    6906:	b2da      	uxtb	r2, r3
    6908:	687b      	ldr	r3, [r7, #4]
    690a:	f883 20e8 	strb.w	r2, [r3, #232]	; 0xe8
    s->rx_desc_index =c;
    690e:	687b      	ldr	r3, [r7, #4]
    6910:	683a      	ldr	r2, [r7, #0]
    6912:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
    for(count = 0; count<RX_RING_SIZE ;count++)
    6916:	f04f 0300 	mov.w	r3, #0
    691a:	60fb      	str	r3, [r7, #12]
    691c:	e029      	b.n	6972 <MAC_memset_All+0xd2>
    {
        s->rx_descriptors[count].buffer_1 = c;
    691e:	68fa      	ldr	r2, [r7, #12]
    6920:	687b      	ldr	r3, [r7, #4]
    6922:	f102 020a 	add.w	r2, r2, #10
    6926:	ea4f 1202 	mov.w	r2, r2, lsl #4
    692a:	4413      	add	r3, r2
    692c:	683a      	ldr	r2, [r7, #0]
    692e:	601a      	str	r2, [r3, #0]
        s->rx_descriptors[count].buffer_2 = c;
    6930:	68fa      	ldr	r2, [r7, #12]
    6932:	687b      	ldr	r3, [r7, #4]
    6934:	f102 020a 	add.w	r2, r2, #10
    6938:	ea4f 1202 	mov.w	r2, r2, lsl #4
    693c:	4413      	add	r3, r2
    693e:	f103 0304 	add.w	r3, r3, #4
    6942:	683a      	ldr	r2, [r7, #0]
    6944:	601a      	str	r2, [r3, #0]
        s->rx_descriptors[count].descriptor_0 = c;
    6946:	68fa      	ldr	r2, [r7, #12]
    6948:	687b      	ldr	r3, [r7, #4]
    694a:	ea4f 1202 	mov.w	r2, r2, lsl #4
    694e:	4413      	add	r3, r2
    6950:	f103 0398 	add.w	r3, r3, #152	; 0x98
    6954:	683a      	ldr	r2, [r7, #0]
    6956:	601a      	str	r2, [r3, #0]
        s->rx_descriptors[count].descriptor_1 = c;
    6958:	68fa      	ldr	r2, [r7, #12]
    695a:	687b      	ldr	r3, [r7, #4]
    695c:	ea4f 1202 	mov.w	r2, r2, lsl #4
    6960:	4413      	add	r3, r2
    6962:	f103 039c 	add.w	r3, r3, #156	; 0x9c
    6966:	683a      	ldr	r2, [r7, #0]
    6968:	601a      	str	r2, [r3, #0]
    s->listener = NULL_callback;
   	MAC_memset( s->mac_address, (uint8_t)c, 6u );
   	MAC_memset( s->mac_filter_data, (uint8_t)c, 90u );
    s->phy_address = (uint8_t)c;
    s->rx_desc_index =c;
    for(count = 0; count<RX_RING_SIZE ;count++)
    696a:	68fb      	ldr	r3, [r7, #12]
    696c:	f103 0301 	add.w	r3, r3, #1
    6970:	60fb      	str	r3, [r7, #12]
    6972:	68fb      	ldr	r3, [r7, #12]
    6974:	2b04      	cmp	r3, #4
    6976:	ddd2      	ble.n	691e <MAC_memset_All+0x7e>
        s->rx_descriptors[count].buffer_1 = c;
        s->rx_descriptors[count].buffer_2 = c;
        s->rx_descriptors[count].descriptor_0 = c;
        s->rx_descriptors[count].descriptor_1 = c;
    }
    s->statistics.rx_collision_seen =c;
    6978:	687b      	ldr	r3, [r7, #4]
    697a:	683a      	ldr	r2, [r7, #0]
    697c:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
    6980:	ea4f 2202 	mov.w	r2, r2, lsl #8
    6984:	f8d3 1104 	ldr.w	r1, [r3, #260]	; 0x104
    6988:	f001 01ff 	and.w	r1, r1, #255	; 0xff
    698c:	ea41 0202 	orr.w	r2, r1, r2
    6990:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104
    6994:	78fa      	ldrb	r2, [r7, #3]
    6996:	f04f 0100 	mov.w	r1, #0
    699a:	ea41 0202 	orr.w	r2, r1, r2
    699e:	f883 2108 	strb.w	r2, [r3, #264]	; 0x108
    s->statistics.rx_crc_error = c;
    69a2:	687b      	ldr	r3, [r7, #4]
    69a4:	683a      	ldr	r2, [r7, #0]
    69a6:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
    69aa:	ea4f 2202 	mov.w	r2, r2, lsl #8
    69ae:	f8d3 1108 	ldr.w	r1, [r3, #264]	; 0x108
    69b2:	f001 01ff 	and.w	r1, r1, #255	; 0xff
    69b6:	ea41 0202 	orr.w	r2, r1, r2
    69ba:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
    69be:	78fa      	ldrb	r2, [r7, #3]
    69c0:	f04f 0100 	mov.w	r1, #0
    69c4:	ea41 0202 	orr.w	r2, r1, r2
    69c8:	f883 210c 	strb.w	r2, [r3, #268]	; 0x10c
    s->statistics.rx_descriptor_error = c;
    69cc:	687b      	ldr	r3, [r7, #4]
    69ce:	683a      	ldr	r2, [r7, #0]
    69d0:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
    69d4:	ea4f 2202 	mov.w	r2, r2, lsl #8
    69d8:	f8d3 10f0 	ldr.w	r1, [r3, #240]	; 0xf0
    69dc:	f001 01ff 	and.w	r1, r1, #255	; 0xff
    69e0:	ea41 0202 	orr.w	r2, r1, r2
    69e4:	f8c3 20f0 	str.w	r2, [r3, #240]	; 0xf0
    69e8:	78fa      	ldrb	r2, [r7, #3]
    69ea:	f04f 0100 	mov.w	r1, #0
    69ee:	ea41 0202 	orr.w	r2, r1, r2
    69f2:	f883 20f4 	strb.w	r2, [r3, #244]	; 0xf4
    s->statistics.rx_fifo_overflow = c;
    69f6:	687b      	ldr	r3, [r7, #4]
    69f8:	683a      	ldr	r2, [r7, #0]
    69fa:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
    69fe:	ea4f 2202 	mov.w	r2, r2, lsl #8
    6a02:	f8d3 110c 	ldr.w	r1, [r3, #268]	; 0x10c
    6a06:	f001 01ff 	and.w	r1, r1, #255	; 0xff
    6a0a:	ea41 0202 	orr.w	r2, r1, r2
    6a0e:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c
    6a12:	78fa      	ldrb	r2, [r7, #3]
    6a14:	f04f 0100 	mov.w	r1, #0
    6a18:	ea41 0202 	orr.w	r2, r1, r2
    6a1c:	f883 2110 	strb.w	r2, [r3, #272]	; 0x110
    s->statistics.rx_filtering_fail = c;
    6a20:	687b      	ldr	r3, [r7, #4]
    6a22:	683a      	ldr	r2, [r7, #0]
    6a24:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
    6a28:	ea4f 2202 	mov.w	r2, r2, lsl #8
    6a2c:	f8d3 10ec 	ldr.w	r1, [r3, #236]	; 0xec
    6a30:	f001 01ff 	and.w	r1, r1, #255	; 0xff
    6a34:	ea41 0202 	orr.w	r2, r1, r2
    6a38:	f8c3 20ec 	str.w	r2, [r3, #236]	; 0xec
    6a3c:	78fa      	ldrb	r2, [r7, #3]
    6a3e:	f04f 0100 	mov.w	r1, #0
    6a42:	ea41 0202 	orr.w	r2, r1, r2
    6a46:	f883 20f0 	strb.w	r2, [r3, #240]	; 0xf0
    s->statistics.rx_frame_too_long = c;
    6a4a:	687b      	ldr	r3, [r7, #4]
    6a4c:	683a      	ldr	r2, [r7, #0]
    6a4e:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
    6a52:	ea4f 2202 	mov.w	r2, r2, lsl #8
    6a56:	f8d3 1100 	ldr.w	r1, [r3, #256]	; 0x100
    6a5a:	f001 01ff 	and.w	r1, r1, #255	; 0xff
    6a5e:	ea41 0202 	orr.w	r2, r1, r2
    6a62:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
    6a66:	78fa      	ldrb	r2, [r7, #3]
    6a68:	f04f 0100 	mov.w	r1, #0
    6a6c:	ea41 0202 	orr.w	r2, r1, r2
    6a70:	f883 2104 	strb.w	r2, [r3, #260]	; 0x104
    s->statistics.rx_interrupts = c;
    6a74:	687b      	ldr	r3, [r7, #4]
    6a76:	683a      	ldr	r2, [r7, #0]
    6a78:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
    6a7c:	ea4f 2202 	mov.w	r2, r2, lsl #8
    6a80:	f8d3 10e8 	ldr.w	r1, [r3, #232]	; 0xe8
    6a84:	f001 01ff 	and.w	r1, r1, #255	; 0xff
    6a88:	ea41 0202 	orr.w	r2, r1, r2
    6a8c:	f8c3 20e8 	str.w	r2, [r3, #232]	; 0xe8
    6a90:	78fa      	ldrb	r2, [r7, #3]
    6a92:	f04f 0100 	mov.w	r1, #0
    6a96:	ea41 0202 	orr.w	r2, r1, r2
    6a9a:	f883 20ec 	strb.w	r2, [r3, #236]	; 0xec
    s->statistics.rx_missed_frame = c;
    6a9e:	687b      	ldr	r3, [r7, #4]
    6aa0:	683a      	ldr	r2, [r7, #0]
    6aa2:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
    6aa6:	ea4f 2202 	mov.w	r2, r2, lsl #8
    6aaa:	f8d3 1110 	ldr.w	r1, [r3, #272]	; 0x110
    6aae:	f001 01ff 	and.w	r1, r1, #255	; 0xff
    6ab2:	ea41 0202 	orr.w	r2, r1, r2
    6ab6:	f8c3 2110 	str.w	r2, [r3, #272]	; 0x110
    6aba:	78fa      	ldrb	r2, [r7, #3]
    6abc:	f04f 0100 	mov.w	r1, #0
    6ac0:	ea41 0202 	orr.w	r2, r1, r2
    6ac4:	f883 2114 	strb.w	r2, [r3, #276]	; 0x114
    s->statistics.rx_not_first = c;
    6ac8:	687b      	ldr	r3, [r7, #4]
    6aca:	683a      	ldr	r2, [r7, #0]
    6acc:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
    6ad0:	ea4f 2202 	mov.w	r2, r2, lsl #8
    6ad4:	f8d3 10f8 	ldr.w	r1, [r3, #248]	; 0xf8
    6ad8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
    6adc:	ea41 0202 	orr.w	r2, r1, r2
    6ae0:	f8c3 20f8 	str.w	r2, [r3, #248]	; 0xf8
    6ae4:	78fa      	ldrb	r2, [r7, #3]
    6ae6:	f04f 0100 	mov.w	r1, #0
    6aea:	ea41 0202 	orr.w	r2, r1, r2
    6aee:	f883 20fc 	strb.w	r2, [r3, #252]	; 0xfc
    s->statistics.rx_not_last = c;
    6af2:	687b      	ldr	r3, [r7, #4]
    6af4:	683a      	ldr	r2, [r7, #0]
    6af6:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
    6afa:	ea4f 2202 	mov.w	r2, r2, lsl #8
    6afe:	f8d3 10fc 	ldr.w	r1, [r3, #252]	; 0xfc
    6b02:	f001 01ff 	and.w	r1, r1, #255	; 0xff
    6b06:	ea41 0202 	orr.w	r2, r1, r2
    6b0a:	f8c3 20fc 	str.w	r2, [r3, #252]	; 0xfc
    6b0e:	78fa      	ldrb	r2, [r7, #3]
    6b10:	f04f 0100 	mov.w	r1, #0
    6b14:	ea41 0202 	orr.w	r2, r1, r2
    6b18:	f883 2100 	strb.w	r2, [r3, #256]	; 0x100
    s->statistics.rx_runt_frame = c;
    6b1c:	687b      	ldr	r3, [r7, #4]
    6b1e:	683a      	ldr	r2, [r7, #0]
    6b20:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
    6b24:	ea4f 2202 	mov.w	r2, r2, lsl #8
    6b28:	f8d3 10f4 	ldr.w	r1, [r3, #244]	; 0xf4
    6b2c:	f001 01ff 	and.w	r1, r1, #255	; 0xff
    6b30:	ea41 0202 	orr.w	r2, r1, r2
    6b34:	f8c3 20f4 	str.w	r2, [r3, #244]	; 0xf4
    6b38:	78fa      	ldrb	r2, [r7, #3]
    6b3a:	f04f 0100 	mov.w	r1, #0
    6b3e:	ea41 0202 	orr.w	r2, r1, r2
    6b42:	f883 20f8 	strb.w	r2, [r3, #248]	; 0xf8
    s->statistics.tx_collision_count = c;
    6b46:	687b      	ldr	r3, [r7, #4]
    6b48:	683a      	ldr	r2, [r7, #0]
    6b4a:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
    6b4e:	ea4f 2202 	mov.w	r2, r2, lsl #8
    6b52:	f8d3 1128 	ldr.w	r1, [r3, #296]	; 0x128
    6b56:	f001 01ff 	and.w	r1, r1, #255	; 0xff
    6b5a:	ea41 0202 	orr.w	r2, r1, r2
    6b5e:	f8c3 2128 	str.w	r2, [r3, #296]	; 0x128
    6b62:	78fa      	ldrb	r2, [r7, #3]
    6b64:	f04f 0100 	mov.w	r1, #0
    6b68:	ea41 0202 	orr.w	r2, r1, r2
    6b6c:	f883 212c 	strb.w	r2, [r3, #300]	; 0x12c
    s->statistics.tx_excessive_collision = c;
    6b70:	687b      	ldr	r3, [r7, #4]
    6b72:	683a      	ldr	r2, [r7, #0]
    6b74:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
    6b78:	ea4f 2202 	mov.w	r2, r2, lsl #8
    6b7c:	f8d3 1124 	ldr.w	r1, [r3, #292]	; 0x124
    6b80:	f001 01ff 	and.w	r1, r1, #255	; 0xff
    6b84:	ea41 0202 	orr.w	r2, r1, r2
    6b88:	f8c3 2124 	str.w	r2, [r3, #292]	; 0x124
    6b8c:	78fa      	ldrb	r2, [r7, #3]
    6b8e:	f04f 0100 	mov.w	r1, #0
    6b92:	ea41 0202 	orr.w	r2, r1, r2
    6b96:	f883 2128 	strb.w	r2, [r3, #296]	; 0x128
    s->statistics.tx_interrupts = c;
    6b9a:	687b      	ldr	r3, [r7, #4]
    6b9c:	683a      	ldr	r2, [r7, #0]
    6b9e:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
    6ba2:	ea4f 2202 	mov.w	r2, r2, lsl #8
    6ba6:	f8d3 1114 	ldr.w	r1, [r3, #276]	; 0x114
    6baa:	f001 01ff 	and.w	r1, r1, #255	; 0xff
    6bae:	ea41 0202 	orr.w	r2, r1, r2
    6bb2:	f8c3 2114 	str.w	r2, [r3, #276]	; 0x114
    6bb6:	78fa      	ldrb	r2, [r7, #3]
    6bb8:	f04f 0100 	mov.w	r1, #0
    6bbc:	ea41 0202 	orr.w	r2, r1, r2
    6bc0:	f883 2118 	strb.w	r2, [r3, #280]	; 0x118
    s->statistics.tx_late_collision = c;
    6bc4:	687b      	ldr	r3, [r7, #4]
    6bc6:	683a      	ldr	r2, [r7, #0]
    6bc8:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
    6bcc:	ea4f 2202 	mov.w	r2, r2, lsl #8
    6bd0:	f8d3 1120 	ldr.w	r1, [r3, #288]	; 0x120
    6bd4:	f001 01ff 	and.w	r1, r1, #255	; 0xff
    6bd8:	ea41 0202 	orr.w	r2, r1, r2
    6bdc:	f8c3 2120 	str.w	r2, [r3, #288]	; 0x120
    6be0:	78fa      	ldrb	r2, [r7, #3]
    6be2:	f04f 0100 	mov.w	r1, #0
    6be6:	ea41 0202 	orr.w	r2, r1, r2
    6bea:	f883 2124 	strb.w	r2, [r3, #292]	; 0x124
    s->statistics.tx_loss_of_carrier = c;
    6bee:	687b      	ldr	r3, [r7, #4]
    6bf0:	683a      	ldr	r2, [r7, #0]
    6bf2:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
    6bf6:	ea4f 2202 	mov.w	r2, r2, lsl #8
    6bfa:	f8d3 1118 	ldr.w	r1, [r3, #280]	; 0x118
    6bfe:	f001 01ff 	and.w	r1, r1, #255	; 0xff
    6c02:	ea41 0202 	orr.w	r2, r1, r2
    6c06:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
    6c0a:	78fa      	ldrb	r2, [r7, #3]
    6c0c:	f04f 0100 	mov.w	r1, #0
    6c10:	ea41 0202 	orr.w	r2, r1, r2
    6c14:	f883 211c 	strb.w	r2, [r3, #284]	; 0x11c
    s->statistics.tx_no_carrier = c;
    6c18:	687b      	ldr	r3, [r7, #4]
    6c1a:	683a      	ldr	r2, [r7, #0]
    6c1c:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
    6c20:	ea4f 2202 	mov.w	r2, r2, lsl #8
    6c24:	f8d3 111c 	ldr.w	r1, [r3, #284]	; 0x11c
    6c28:	f001 01ff 	and.w	r1, r1, #255	; 0xff
    6c2c:	ea41 0202 	orr.w	r2, r1, r2
    6c30:	f8c3 211c 	str.w	r2, [r3, #284]	; 0x11c
    6c34:	78fa      	ldrb	r2, [r7, #3]
    6c36:	f04f 0100 	mov.w	r1, #0
    6c3a:	ea41 0202 	orr.w	r2, r1, r2
    6c3e:	f883 2120 	strb.w	r2, [r3, #288]	; 0x120
    s->statistics.tx_underflow_error = c;
    6c42:	687b      	ldr	r3, [r7, #4]
    6c44:	683a      	ldr	r2, [r7, #0]
    6c46:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
    6c4a:	ea4f 2202 	mov.w	r2, r2, lsl #8
    6c4e:	f8d3 112c 	ldr.w	r1, [r3, #300]	; 0x12c
    6c52:	f001 01ff 	and.w	r1, r1, #255	; 0xff
    6c56:	ea41 0202 	orr.w	r2, r1, r2
    6c5a:	f8c3 212c 	str.w	r2, [r3, #300]	; 0x12c
    6c5e:	78fa      	ldrb	r2, [r7, #3]
    6c60:	f04f 0100 	mov.w	r1, #0
    6c64:	ea41 0202 	orr.w	r2, r1, r2
    6c68:	f883 2130 	strb.w	r2, [r3, #304]	; 0x130
    s->time_out_value = c;
    6c6c:	687b      	ldr	r3, [r7, #4]
    6c6e:	683a      	ldr	r2, [r7, #0]
    6c70:	669a      	str	r2, [r3, #104]	; 0x68
    s->tx_desc_index = c;
    6c72:	687b      	ldr	r3, [r7, #4]
    6c74:	683a      	ldr	r2, [r7, #0]
    6c76:	671a      	str	r2, [r3, #112]	; 0x70
    for(count = 0; count < TX_RING_SIZE ;count++)
    6c78:	f04f 0300 	mov.w	r3, #0
    6c7c:	60fb      	str	r3, [r7, #12]
    6c7e:	e02b      	b.n	6cd8 <MAC_memset_All+0x438>
    {
        s->tx_descriptors[count].buffer_1 = c;
    6c80:	68fa      	ldr	r2, [r7, #12]
    6c82:	687b      	ldr	r3, [r7, #4]
    6c84:	ea4f 1202 	mov.w	r2, r2, lsl #4
    6c88:	4413      	add	r3, r2
    6c8a:	f103 037c 	add.w	r3, r3, #124	; 0x7c
    6c8e:	683a      	ldr	r2, [r7, #0]
    6c90:	601a      	str	r2, [r3, #0]
        s->tx_descriptors[count].buffer_2 = c;
    6c92:	68fa      	ldr	r2, [r7, #12]
    6c94:	687b      	ldr	r3, [r7, #4]
    6c96:	ea4f 1202 	mov.w	r2, r2, lsl #4
    6c9a:	4413      	add	r3, r2
    6c9c:	f103 0380 	add.w	r3, r3, #128	; 0x80
    6ca0:	683a      	ldr	r2, [r7, #0]
    6ca2:	601a      	str	r2, [r3, #0]
        s->tx_descriptors[count].descriptor_0 = c;
    6ca4:	68fa      	ldr	r2, [r7, #12]
    6ca6:	687b      	ldr	r3, [r7, #4]
    6ca8:	f102 0207 	add.w	r2, r2, #7
    6cac:	ea4f 1202 	mov.w	r2, r2, lsl #4
    6cb0:	4413      	add	r3, r2
    6cb2:	f103 0304 	add.w	r3, r3, #4
    6cb6:	683a      	ldr	r2, [r7, #0]
    6cb8:	601a      	str	r2, [r3, #0]
        s->tx_descriptors[count].descriptor_1 = c;
    6cba:	68fa      	ldr	r2, [r7, #12]
    6cbc:	687b      	ldr	r3, [r7, #4]
    6cbe:	f102 0207 	add.w	r2, r2, #7
    6cc2:	ea4f 1202 	mov.w	r2, r2, lsl #4
    6cc6:	4413      	add	r3, r2
    6cc8:	f103 0308 	add.w	r3, r3, #8
    6ccc:	683a      	ldr	r2, [r7, #0]
    6cce:	601a      	str	r2, [r3, #0]
    s->statistics.tx_loss_of_carrier = c;
    s->statistics.tx_no_carrier = c;
    s->statistics.tx_underflow_error = c;
    s->time_out_value = c;
    s->tx_desc_index = c;
    for(count = 0; count < TX_RING_SIZE ;count++)
    6cd0:	68fb      	ldr	r3, [r7, #12]
    6cd2:	f103 0301 	add.w	r3, r3, #1
    6cd6:	60fb      	str	r3, [r7, #12]
    6cd8:	68fb      	ldr	r3, [r7, #12]
    6cda:	2b01      	cmp	r3, #1
    6cdc:	ddd0      	ble.n	6c80 <MAC_memset_All+0x3e0>
        s->tx_descriptors[count].buffer_1 = c;
        s->tx_descriptors[count].buffer_2 = c;
        s->tx_descriptors[count].descriptor_0 = c;
        s->tx_descriptors[count].descriptor_1 = c;
    }
}
    6cde:	f107 0710 	add.w	r7, r7, #16
    6ce2:	46bd      	mov	sp, r7
    6ce4:	bd80      	pop	{r7, pc}
    6ce6:	bf00      	nop

00006ce8 <MAC_memcpy>:
 * The memory areas should not overlap.
 *
 * @return          a pointer to the memory area dest.
 */
static void MAC_memcpy(uint8_t *dest, const uint8_t *src, uint32_t n)
{
    6ce8:	b480      	push	{r7}
    6cea:	b087      	sub	sp, #28
    6cec:	af00      	add	r7, sp, #0
    6cee:	60f8      	str	r0, [r7, #12]
    6cf0:	60b9      	str	r1, [r7, #8]
    6cf2:	607a      	str	r2, [r7, #4]
    uint8_t *d = dest;
    6cf4:	68fb      	ldr	r3, [r7, #12]
    6cf6:	617b      	str	r3, [r7, #20]

    while( n > 0u ) {
    6cf8:	e00b      	b.n	6d12 <MAC_memcpy+0x2a>
    	n--;
    6cfa:	687b      	ldr	r3, [r7, #4]
    6cfc:	f103 33ff 	add.w	r3, r3, #4294967295
    6d00:	607b      	str	r3, [r7, #4]
        d[n] = src[n];
    6d02:	697a      	ldr	r2, [r7, #20]
    6d04:	687b      	ldr	r3, [r7, #4]
    6d06:	4413      	add	r3, r2
    6d08:	68b9      	ldr	r1, [r7, #8]
    6d0a:	687a      	ldr	r2, [r7, #4]
    6d0c:	440a      	add	r2, r1
    6d0e:	7812      	ldrb	r2, [r2, #0]
    6d10:	701a      	strb	r2, [r3, #0]
 */
static void MAC_memcpy(uint8_t *dest, const uint8_t *src, uint32_t n)
{
    uint8_t *d = dest;

    while( n > 0u ) {
    6d12:	687b      	ldr	r3, [r7, #4]
    6d14:	2b00      	cmp	r3, #0
    6d16:	d1f0      	bne.n	6cfa <MAC_memcpy+0x12>
    	n--;
        d[n] = src[n];
    }
}
    6d18:	f107 071c 	add.w	r7, r7, #28
    6d1c:	46bd      	mov	sp, r7
    6d1e:	bc80      	pop	{r7}
    6d20:	4770      	bx	lr
    6d22:	bf00      	nop

00006d24 <MSS_MAC_FreeTxBuffers>:
 * Tx has completed, mark the buffers that were assigned to the Tx descriptors
 * as free again.
 *
 */
void MSS_MAC_FreeTxBuffers( void )
{
    6d24:	b580      	push	{r7, lr}
    6d26:	b082      	sub	sp, #8
    6d28:	af00      	add	r7, sp, #0
	/* Check the buffers have not already been freed in the first of the
	two Tx interrupts - which could potentially happen if the second Tx completed
	during the interrupt for the first Tx. */
	if( g_mss_mac.tx_descriptors[ 0 ].buffer_1 != ( uint32_t ) NULL )
    6d2a:	f24a 6378 	movw	r3, #42616	; 0xa678
    6d2e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6d32:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
    6d34:	2b00      	cmp	r3, #0
    6d36:	d034      	beq.n	6da2 <MSS_MAC_FreeTxBuffers+0x7e>
	{
		if( ( ( (g_mss_mac.tx_descriptors[ 0 ].descriptor_0) & TDES0_OWN) == 0 ) && ( ( (g_mss_mac.tx_descriptors[ 1 ].descriptor_0) & TDES0_OWN) == 0 ) )
    6d38:	f24a 6378 	movw	r3, #42616	; 0xa678
    6d3c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6d40:	6f5b      	ldr	r3, [r3, #116]	; 0x74
    6d42:	2b00      	cmp	r3, #0
    6d44:	db2d      	blt.n	6da2 <MSS_MAC_FreeTxBuffers+0x7e>
    6d46:	f24a 6378 	movw	r3, #42616	; 0xa678
    6d4a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6d4e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
    6d52:	2b00      	cmp	r3, #0
    6d54:	db25      	blt.n	6da2 <MSS_MAC_FreeTxBuffers+0x7e>
		{
			configASSERT( g_mss_mac.tx_descriptors[ 0 ].buffer_1 == g_mss_mac.tx_descriptors[ 1 ].buffer_1 );
    6d56:	f24a 6378 	movw	r3, #42616	; 0xa678
    6d5a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6d5e:	6fda      	ldr	r2, [r3, #124]	; 0x7c
    6d60:	f24a 6378 	movw	r3, #42616	; 0xa678
    6d64:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6d68:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
    6d6c:	429a      	cmp	r2, r3
    6d6e:	d009      	beq.n	6d84 <MSS_MAC_FreeTxBuffers+0x60>
    6d70:	f04f 0328 	mov.w	r3, #40	; 0x28
    6d74:	f383 8811 	msr	BASEPRI, r3
    6d78:	f3bf 8f6f 	isb	sy
    6d7c:	f3bf 8f4f 	dsb	sy
    6d80:	607b      	str	r3, [r7, #4]
    6d82:	e7fe      	b.n	6d82 <MSS_MAC_FreeTxBuffers+0x5e>
			MAC_release_buffer( ( unsigned char * ) g_mss_mac.tx_descriptors[ 0 ].buffer_1 );
    6d84:	f24a 6378 	movw	r3, #42616	; 0xa678
    6d88:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6d8c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
    6d8e:	4618      	mov	r0, r3
    6d90:	f000 f8c8 	bl	6f24 <MAC_release_buffer>
			
			/* Just to mark the fact that the buffer has already been released. */
			g_mss_mac.tx_descriptors[ 0 ].buffer_1 = ( uint32_t ) NULL;
    6d94:	f24a 6378 	movw	r3, #42616	; 0xa678
    6d98:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6d9c:	f04f 0200 	mov.w	r2, #0
    6da0:	67da      	str	r2, [r3, #124]	; 0x7c
		}
	}
}
    6da2:	f107 0708 	add.w	r7, r7, #8
    6da6:	46bd      	mov	sp, r7
    6da8:	bd80      	pop	{r7, pc}
    6daa:	bf00      	nop

00006dac <MAC_obtain_buffer>:
 * as in use, then return its address.
 *
 * @return          a pointer to a free buffer.
 */
unsigned char *MAC_obtain_buffer( void )
{
    6dac:	b480      	push	{r7}
    6dae:	b089      	sub	sp, #36	; 0x24
    6db0:	af00      	add	r7, sp, #0
long lIndex, lAttempt = 0, lDescriptor, lBufferIsInUse;
    6db2:	f04f 0300 	mov.w	r3, #0
    6db6:	60bb      	str	r3, [r7, #8]
unsigned char *pcReturn = NULL;
    6db8:	f04f 0300 	mov.w	r3, #0
    6dbc:	617b      	str	r3, [r7, #20]
unsigned char *pcBufferAddress;

	/* Find and return the address of a buffer that is not being used.  Mark
	the buffer as now in use. */
	while( ( lAttempt <= 1 ) && ( pcReturn == NULL ) )
    6dbe:	e096      	b.n	6eee <MAC_obtain_buffer+0x142>
	{
		for( lIndex = 0; lIndex < macNUM_BUFFERS; lIndex++ )
    6dc0:	f04f 0300 	mov.w	r3, #0
    6dc4:	607b      	str	r3, [r7, #4]
    6dc6:	e01f      	b.n	6e08 <MAC_obtain_buffer+0x5c>
		{
			if( ucMACBufferInUse[ lIndex ] == pdFALSE )
    6dc8:	687a      	ldr	r2, [r7, #4]
    6dca:	f642 3320 	movw	r3, #11040	; 0x2b20
    6dce:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6dd2:	5c9b      	ldrb	r3, [r3, r2]
    6dd4:	2b00      	cmp	r3, #0
    6dd6:	d113      	bne.n	6e00 <MAC_obtain_buffer+0x54>
			{
				pcReturn = &( xMACBuffers.ucBuffer[ lIndex ][ 0 ] );
    6dd8:	f240 2370 	movw	r3, #624	; 0x270
    6ddc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6de0:	687a      	ldr	r2, [r7, #4]
    6de2:	f44f 61ba 	mov.w	r1, #1488	; 0x5d0
    6de6:	fb01 f202 	mul.w	r2, r1, r2
    6dea:	4413      	add	r3, r2
    6dec:	617b      	str	r3, [r7, #20]
				ucMACBufferInUse[ lIndex ] = pdTRUE;
    6dee:	687a      	ldr	r2, [r7, #4]
    6df0:	f642 3320 	movw	r3, #11040	; 0x2b20
    6df4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6df8:	f04f 0101 	mov.w	r1, #1
    6dfc:	5499      	strb	r1, [r3, r2]
				break;
    6dfe:	e006      	b.n	6e0e <MAC_obtain_buffer+0x62>

	/* Find and return the address of a buffer that is not being used.  Mark
	the buffer as now in use. */
	while( ( lAttempt <= 1 ) && ( pcReturn == NULL ) )
	{
		for( lIndex = 0; lIndex < macNUM_BUFFERS; lIndex++ )
    6e00:	687b      	ldr	r3, [r7, #4]
    6e02:	f103 0301 	add.w	r3, r3, #1
    6e06:	607b      	str	r3, [r7, #4]
    6e08:	687b      	ldr	r3, [r7, #4]
    6e0a:	2b06      	cmp	r3, #6
    6e0c:	dddc      	ble.n	6dc8 <MAC_obtain_buffer+0x1c>
				ucMACBufferInUse[ lIndex ] = pdTRUE;
				break;
			}
		}
		
		if( pcReturn == NULL )
    6e0e:	697b      	ldr	r3, [r7, #20]
    6e10:	2b00      	cmp	r3, #0
    6e12:	d168      	bne.n	6ee6 <MAC_obtain_buffer+0x13a>
		{
			/* Did not find a buffer.  That should not really happen, but could if
			an interrupt was missed.  See if any buffers are marked as in use, but
			are not actually in use. */
			for( lIndex = 0; lIndex < macNUM_BUFFERS; lIndex++ )
    6e14:	f04f 0300 	mov.w	r3, #0
    6e18:	607b      	str	r3, [r7, #4]
    6e1a:	e061      	b.n	6ee0 <MAC_obtain_buffer+0x134>
			{
				pcBufferAddress = &( xMACBuffers.ucBuffer[ lIndex ][ 0 ] );
    6e1c:	f240 2370 	movw	r3, #624	; 0x270
    6e20:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6e24:	687a      	ldr	r2, [r7, #4]
    6e26:	f44f 61ba 	mov.w	r1, #1488	; 0x5d0
    6e2a:	fb01 f202 	mul.w	r2, r1, r2
    6e2e:	4413      	add	r3, r2
    6e30:	61bb      	str	r3, [r7, #24]
				lBufferIsInUse = pdFALSE;
    6e32:	f04f 0300 	mov.w	r3, #0
    6e36:	613b      	str	r3, [r7, #16]
				
				/* Is the buffer used by an Rx descriptor? */
				for( lDescriptor = 0; lDescriptor < RX_RING_SIZE; lDescriptor++ )
    6e38:	f04f 0300 	mov.w	r3, #0
    6e3c:	60fb      	str	r3, [r7, #12]
    6e3e:	e015      	b.n	6e6c <MAC_obtain_buffer+0xc0>
				{
					if( g_mss_mac.rx_descriptors[ lDescriptor ].buffer_1 == ( uint32_t ) pcBufferAddress )
    6e40:	68fa      	ldr	r2, [r7, #12]
    6e42:	f24a 6378 	movw	r3, #42616	; 0xa678
    6e46:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6e4a:	f102 020a 	add.w	r2, r2, #10
    6e4e:	ea4f 1202 	mov.w	r2, r2, lsl #4
    6e52:	4413      	add	r3, r2
    6e54:	681a      	ldr	r2, [r3, #0]
    6e56:	69bb      	ldr	r3, [r7, #24]
    6e58:	429a      	cmp	r2, r3
    6e5a:	d103      	bne.n	6e64 <MAC_obtain_buffer+0xb8>
					{
						/* The buffer is in use by an Rx descriptor. */
						lBufferIsInUse = pdTRUE;
    6e5c:	f04f 0301 	mov.w	r3, #1
    6e60:	613b      	str	r3, [r7, #16]
						break;
    6e62:	e006      	b.n	6e72 <MAC_obtain_buffer+0xc6>
			{
				pcBufferAddress = &( xMACBuffers.ucBuffer[ lIndex ][ 0 ] );
				lBufferIsInUse = pdFALSE;
				
				/* Is the buffer used by an Rx descriptor? */
				for( lDescriptor = 0; lDescriptor < RX_RING_SIZE; lDescriptor++ )
    6e64:	68fb      	ldr	r3, [r7, #12]
    6e66:	f103 0301 	add.w	r3, r3, #1
    6e6a:	60fb      	str	r3, [r7, #12]
    6e6c:	68fb      	ldr	r3, [r7, #12]
    6e6e:	2b04      	cmp	r3, #4
    6e70:	dde6      	ble.n	6e40 <MAC_obtain_buffer+0x94>
						lBufferIsInUse = pdTRUE;
						break;
					}
				}
				
				if( lBufferIsInUse != pdTRUE )
    6e72:	693b      	ldr	r3, [r7, #16]
    6e74:	2b01      	cmp	r3, #1
    6e76:	d01c      	beq.n	6eb2 <MAC_obtain_buffer+0x106>
				{
					/* Is the buffer used by an Tx descriptor? */
					for( lDescriptor = 0; lDescriptor < TX_RING_SIZE; lDescriptor++ )
    6e78:	f04f 0300 	mov.w	r3, #0
    6e7c:	60fb      	str	r3, [r7, #12]
    6e7e:	e015      	b.n	6eac <MAC_obtain_buffer+0x100>
					{
						if( g_mss_mac.tx_descriptors[ lDescriptor ].buffer_1 == ( uint32_t ) pcBufferAddress )
    6e80:	68fa      	ldr	r2, [r7, #12]
    6e82:	f24a 6378 	movw	r3, #42616	; 0xa678
    6e86:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6e8a:	ea4f 1202 	mov.w	r2, r2, lsl #4
    6e8e:	4413      	add	r3, r2
    6e90:	f103 037c 	add.w	r3, r3, #124	; 0x7c
    6e94:	681a      	ldr	r2, [r3, #0]
    6e96:	69bb      	ldr	r3, [r7, #24]
    6e98:	429a      	cmp	r2, r3
    6e9a:	d103      	bne.n	6ea4 <MAC_obtain_buffer+0xf8>
						{
							/* The buffer is in use by an Tx descriptor. */
							lBufferIsInUse = pdTRUE;
    6e9c:	f04f 0301 	mov.w	r3, #1
    6ea0:	613b      	str	r3, [r7, #16]
							break;
    6ea2:	e006      	b.n	6eb2 <MAC_obtain_buffer+0x106>
				}
				
				if( lBufferIsInUse != pdTRUE )
				{
					/* Is the buffer used by an Tx descriptor? */
					for( lDescriptor = 0; lDescriptor < TX_RING_SIZE; lDescriptor++ )
    6ea4:	68fb      	ldr	r3, [r7, #12]
    6ea6:	f103 0301 	add.w	r3, r3, #1
    6eaa:	60fb      	str	r3, [r7, #12]
    6eac:	68fb      	ldr	r3, [r7, #12]
    6eae:	2b01      	cmp	r3, #1
    6eb0:	dde6      	ble.n	6e80 <MAC_obtain_buffer+0xd4>
				}
				
				/* If the buffer was not found to be in use by either a Tx or an
				Rx descriptor, but the buffer is marked as in use, then mark the
				buffer to be in it's correct state of "not in use". */
				if( ( lBufferIsInUse == pdFALSE ) && ( ucMACBufferInUse[ lIndex ] == pdTRUE ) )
    6eb2:	693b      	ldr	r3, [r7, #16]
    6eb4:	2b00      	cmp	r3, #0
    6eb6:	d10f      	bne.n	6ed8 <MAC_obtain_buffer+0x12c>
    6eb8:	687a      	ldr	r2, [r7, #4]
    6eba:	f642 3320 	movw	r3, #11040	; 0x2b20
    6ebe:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6ec2:	5c9b      	ldrb	r3, [r3, r2]
    6ec4:	2b01      	cmp	r3, #1
    6ec6:	d107      	bne.n	6ed8 <MAC_obtain_buffer+0x12c>
				{
					ucMACBufferInUse[ lIndex ] = pdFALSE;
    6ec8:	687a      	ldr	r2, [r7, #4]
    6eca:	f642 3320 	movw	r3, #11040	; 0x2b20
    6ece:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6ed2:	f04f 0100 	mov.w	r1, #0
    6ed6:	5499      	strb	r1, [r3, r2]
		if( pcReturn == NULL )
		{
			/* Did not find a buffer.  That should not really happen, but could if
			an interrupt was missed.  See if any buffers are marked as in use, but
			are not actually in use. */
			for( lIndex = 0; lIndex < macNUM_BUFFERS; lIndex++ )
    6ed8:	687b      	ldr	r3, [r7, #4]
    6eda:	f103 0301 	add.w	r3, r3, #1
    6ede:	607b      	str	r3, [r7, #4]
    6ee0:	687b      	ldr	r3, [r7, #4]
    6ee2:	2b06      	cmp	r3, #6
    6ee4:	dd9a      	ble.n	6e1c <MAC_obtain_buffer+0x70>
			}
		}
																	
		/* If any buffer states were changed it might be that a buffer can now
		be obtained.  Try again, but only one more time. */
		lAttempt++;
    6ee6:	68bb      	ldr	r3, [r7, #8]
    6ee8:	f103 0301 	add.w	r3, r3, #1
    6eec:	60bb      	str	r3, [r7, #8]
unsigned char *pcReturn = NULL;
unsigned char *pcBufferAddress;

	/* Find and return the address of a buffer that is not being used.  Mark
	the buffer as now in use. */
	while( ( lAttempt <= 1 ) && ( pcReturn == NULL ) )
    6eee:	68bb      	ldr	r3, [r7, #8]
    6ef0:	2b01      	cmp	r3, #1
    6ef2:	dc03      	bgt.n	6efc <MAC_obtain_buffer+0x150>
    6ef4:	697b      	ldr	r3, [r7, #20]
    6ef6:	2b00      	cmp	r3, #0
    6ef8:	f43f af62 	beq.w	6dc0 <MAC_obtain_buffer+0x14>
		/* If any buffer states were changed it might be that a buffer can now
		be obtained.  Try again, but only one more time. */
		lAttempt++;
	}
	
	configASSERT( pcReturn );
    6efc:	697b      	ldr	r3, [r7, #20]
    6efe:	2b00      	cmp	r3, #0
    6f00:	d109      	bne.n	6f16 <MAC_obtain_buffer+0x16a>
    6f02:	f04f 0328 	mov.w	r3, #40	; 0x28
    6f06:	f383 8811 	msr	BASEPRI, r3
    6f0a:	f3bf 8f6f 	isb	sy
    6f0e:	f3bf 8f4f 	dsb	sy
    6f12:	61fb      	str	r3, [r7, #28]
    6f14:	e7fe      	b.n	6f14 <MAC_obtain_buffer+0x168>
	return pcReturn;
    6f16:	697b      	ldr	r3, [r7, #20]
}
    6f18:	4618      	mov	r0, r3
    6f1a:	f107 0724 	add.w	r7, r7, #36	; 0x24
    6f1e:	46bd      	mov	sp, r7
    6f20:	bc80      	pop	{r7}
    6f22:	4770      	bx	lr

00006f24 <MAC_release_buffer>:
/***************************************************************************//**
 * Return a buffer to the list of free buffers, it was in use, but is not now.
 *
 */
void MAC_release_buffer( unsigned char *pucBufferToRelease )
{
    6f24:	b480      	push	{r7}
    6f26:	b085      	sub	sp, #20
    6f28:	af00      	add	r7, sp, #0
    6f2a:	6078      	str	r0, [r7, #4]
long lIndex;

	/* uip_buf is going to point to a different buffer - first ensure the buffer
	it is currently pointing to is marked as being free again. */
	for( lIndex = 0; lIndex < macNUM_BUFFERS; lIndex++ )
    6f2c:	f04f 0300 	mov.w	r3, #0
    6f30:	60bb      	str	r3, [r7, #8]
    6f32:	e019      	b.n	6f68 <MAC_release_buffer+0x44>
	{
		if( pucBufferToRelease == &( xMACBuffers.ucBuffer[ lIndex ][ 0 ] ) )
    6f34:	f240 2370 	movw	r3, #624	; 0x270
    6f38:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6f3c:	68ba      	ldr	r2, [r7, #8]
    6f3e:	f44f 61ba 	mov.w	r1, #1488	; 0x5d0
    6f42:	fb01 f202 	mul.w	r2, r1, r2
    6f46:	441a      	add	r2, r3
    6f48:	687b      	ldr	r3, [r7, #4]
    6f4a:	429a      	cmp	r2, r3
    6f4c:	d108      	bne.n	6f60 <MAC_release_buffer+0x3c>
		{
			/* This is the buffer in use, mark it as being free. */
			ucMACBufferInUse[ lIndex ] = pdFALSE;
    6f4e:	68ba      	ldr	r2, [r7, #8]
    6f50:	f642 3320 	movw	r3, #11040	; 0x2b20
    6f54:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6f58:	f04f 0100 	mov.w	r1, #0
    6f5c:	5499      	strb	r1, [r3, r2]
			break;
    6f5e:	e006      	b.n	6f6e <MAC_release_buffer+0x4a>
{
long lIndex;

	/* uip_buf is going to point to a different buffer - first ensure the buffer
	it is currently pointing to is marked as being free again. */
	for( lIndex = 0; lIndex < macNUM_BUFFERS; lIndex++ )
    6f60:	68bb      	ldr	r3, [r7, #8]
    6f62:	f103 0301 	add.w	r3, r3, #1
    6f66:	60bb      	str	r3, [r7, #8]
    6f68:	68bb      	ldr	r3, [r7, #8]
    6f6a:	2b06      	cmp	r3, #6
    6f6c:	dde2      	ble.n	6f34 <MAC_release_buffer+0x10>
			ucMACBufferInUse[ lIndex ] = pdFALSE;
			break;
		}
	}
	
	configASSERT( lIndex < macNUM_BUFFERS );
    6f6e:	68bb      	ldr	r3, [r7, #8]
    6f70:	2b06      	cmp	r3, #6
    6f72:	dd09      	ble.n	6f88 <MAC_release_buffer+0x64>
    6f74:	f04f 0328 	mov.w	r3, #40	; 0x28
    6f78:	f383 8811 	msr	BASEPRI, r3
    6f7c:	f3bf 8f6f 	isb	sy
    6f80:	f3bf 8f4f 	dsb	sy
    6f84:	60fb      	str	r3, [r7, #12]
    6f86:	e7fe      	b.n	6f86 <MAC_release_buffer+0x62>
}
    6f88:	f107 0714 	add.w	r7, r7, #20
    6f8c:	46bd      	mov	sp, r7
    6f8e:	bc80      	pop	{r7}
    6f90:	4770      	bx	lr
    6f92:	bf00      	nop

00006f94 <MDIO_management_clock>:
static void
MDIO_management_clock
(
    int32_t clock
)
{
    6f94:	b480      	push	{r7}
    6f96:	b085      	sub	sp, #20
    6f98:	af00      	add	r7, sp, #0
    6f9a:	6078      	str	r0, [r7, #4]
	int32_t volatile a;
    
    MAC_BITBAND->CSR9_MDC = (uint32_t)clock;
    6f9c:	f240 0300 	movw	r3, #0
    6fa0:	f2c4 2306 	movt	r3, #16902	; 0x4206
    6fa4:	687a      	ldr	r2, [r7, #4]
    6fa6:	f8c3 2940 	str.w	r2, [r3, #2368]	; 0x940
    
	/* delay for 1us */
	for( a = 0; a < ONEMICROSECOND; a++ ){}
    6faa:	f04f 0300 	mov.w	r3, #0
    6fae:	60fb      	str	r3, [r7, #12]
    6fb0:	e003      	b.n	6fba <MDIO_management_clock+0x26>
    6fb2:	68fb      	ldr	r3, [r7, #12]
    6fb4:	f103 0301 	add.w	r3, r3, #1
    6fb8:	60fb      	str	r3, [r7, #12]
    6fba:	68fb      	ldr	r3, [r7, #12]
    6fbc:	2b13      	cmp	r3, #19
    6fbe:	d9f8      	bls.n	6fb2 <MDIO_management_clock+0x1e>
}
    6fc0:	f107 0714 	add.w	r7, r7, #20
    6fc4:	46bd      	mov	sp, r7
    6fc6:	bc80      	pop	{r7}
    6fc8:	4770      	bx	lr
    6fca:	bf00      	nop

00006fcc <MDIO_send_cmd>:
MDIO_send_cmd
(
    uint8_t regad,
    mdio_cmd_t mdio_cmd
)
{
    6fcc:	b580      	push	{r7, lr}
    6fce:	b084      	sub	sp, #16
    6fd0:	af00      	add	r7, sp, #0
    6fd2:	4602      	mov	r2, r0
    6fd4:	460b      	mov	r3, r1
    6fd6:	71fa      	strb	r2, [r7, #7]
    6fd8:	71bb      	strb	r3, [r7, #6]
    int32_t i;
    uint16_t mask, data;

    /* enable MII output */
    MAC_BITBAND->CSR9_MDEN = 1;
    6fda:	f240 0300 	movw	r3, #0
    6fde:	f2c4 2306 	movt	r3, #16902	; 0x4206
    6fe2:	f04f 0201 	mov.w	r2, #1
    6fe6:	f8c3 2948 	str.w	r2, [r3, #2376]	; 0x948

    /* send 32 1's preamble */
    MAC_BITBAND->CSR9_MDO = 1;
    6fea:	f240 0300 	movw	r3, #0
    6fee:	f2c4 2306 	movt	r3, #16902	; 0x4206
    6ff2:	f04f 0201 	mov.w	r2, #1
    6ff6:	f8c3 2944 	str.w	r2, [r3, #2372]	; 0x944
    for (i = 0; i < PREAMBLECOUNT; i++) {
    6ffa:	f04f 0300 	mov.w	r3, #0
    6ffe:	60bb      	str	r3, [r7, #8]
    7000:	e00b      	b.n	701a <MDIO_send_cmd+0x4e>
    	MDIO_management_clock( 0 );
    7002:	f04f 0000 	mov.w	r0, #0
    7006:	f7ff ffc5 	bl	6f94 <MDIO_management_clock>
    	MDIO_management_clock( 1 );
    700a:	f04f 0001 	mov.w	r0, #1
    700e:	f7ff ffc1 	bl	6f94 <MDIO_management_clock>
    /* enable MII output */
    MAC_BITBAND->CSR9_MDEN = 1;

    /* send 32 1's preamble */
    MAC_BITBAND->CSR9_MDO = 1;
    for (i = 0; i < PREAMBLECOUNT; i++) {
    7012:	68bb      	ldr	r3, [r7, #8]
    7014:	f103 0301 	add.w	r3, r3, #1
    7018:	60bb      	str	r3, [r7, #8]
    701a:	68bb      	ldr	r3, [r7, #8]
    701c:	2b1f      	cmp	r3, #31
    701e:	d9f0      	bls.n	7002 <MDIO_send_cmd+0x36>
    	MDIO_management_clock( 0 );
    	MDIO_management_clock( 1 );
    }

    /* calculate data bits */
    data = MDIO_START |
    7020:	79bb      	ldrb	r3, [r7, #6]
    7022:	2b00      	cmp	r3, #0
    7024:	d102      	bne.n	702c <MDIO_send_cmd+0x60>
    7026:	f44f 42c0 	mov.w	r2, #24576	; 0x6000
    702a:	e001      	b.n	7030 <MDIO_send_cmd+0x64>
    702c:	f245 0202 	movw	r2, #20482	; 0x5002
    7030:	f24a 6378 	movw	r3, #42616	; 0xa678
    7034:	f2c2 0300 	movt	r3, #8192	; 0x2000
    7038:	f893 30e8 	ldrb.w	r3, [r3, #232]	; 0xe8
    703c:	ea4f 13c3 	mov.w	r3, r3, lsl #7
    7040:	b29b      	uxth	r3, r3
    7042:	f403 6378 	and.w	r3, r3, #3968	; 0xf80
    7046:	ea42 0303 	orr.w	r3, r2, r3
    704a:	b29a      	uxth	r2, r3
    704c:	79fb      	ldrb	r3, [r7, #7]
    704e:	ea4f 0383 	mov.w	r3, r3, lsl #2
    7052:	b29b      	uxth	r3, r3
    7054:	f003 037c 	and.w	r3, r3, #124	; 0x7c
    7058:	ea42 0303 	orr.w	r3, r2, r3
    705c:	81fb      	strh	r3, [r7, #14]
    	(( mdio_cmd == MDIO_CMD_READ ) ? MDIO_READ : MDIO_WRITE ) |
    	((g_mss_mac.phy_address << MDIO_ADDR_OFFSET) & MDIO_ADDR_MASK) |
    	((regad << MDIO_REG_ADDR_OFFSET) & MDIO_REG_ADDR_MASK);

    /* sent out */
    for( mask = 0x00008000L; mask>0; mask >>= 1 )
    705e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
    7062:	81bb      	strh	r3, [r7, #12]
    7064:	e02b      	b.n	70be <MDIO_send_cmd+0xf2>
    {
        if ((mask == 0x2) && (mdio_cmd == MDIO_CMD_READ)) {
    7066:	89bb      	ldrh	r3, [r7, #12]
    7068:	2b02      	cmp	r3, #2
    706a:	d10a      	bne.n	7082 <MDIO_send_cmd+0xb6>
    706c:	79bb      	ldrb	r3, [r7, #6]
    706e:	2b00      	cmp	r3, #0
    7070:	d107      	bne.n	7082 <MDIO_send_cmd+0xb6>
    		/* enable MII input */
            MAC_BITBAND->CSR9_MDEN = 0;
    7072:	f240 0300 	movw	r3, #0
    7076:	f2c4 2306 	movt	r3, #16902	; 0x4206
    707a:	f04f 0200 	mov.w	r2, #0
    707e:	f8c3 2948 	str.w	r2, [r3, #2376]	; 0x948
        }

    	MDIO_management_clock( 0 );
    7082:	f04f 0000 	mov.w	r0, #0
    7086:	f7ff ff85 	bl	6f94 <MDIO_management_clock>

        /* prepare MDO */
        MAC_BITBAND->CSR9_MDO = (uint32_t)((mask & data) != 0 ? 1UL : 0UL);
    708a:	f240 0300 	movw	r3, #0
    708e:	f2c4 2306 	movt	r3, #16902	; 0x4206
    7092:	89b9      	ldrh	r1, [r7, #12]
    7094:	89fa      	ldrh	r2, [r7, #14]
    7096:	ea01 0202 	and.w	r2, r1, r2
    709a:	b292      	uxth	r2, r2
    709c:	2a00      	cmp	r2, #0
    709e:	d002      	beq.n	70a6 <MDIO_send_cmd+0xda>
    70a0:	f04f 0201 	mov.w	r2, #1
    70a4:	e001      	b.n	70aa <MDIO_send_cmd+0xde>
    70a6:	f04f 0200 	mov.w	r2, #0
    70aa:	f8c3 2944 	str.w	r2, [r3, #2372]	; 0x944
        
    	MDIO_management_clock( 1 );
    70ae:	f04f 0001 	mov.w	r0, #1
    70b2:	f7ff ff6f 	bl	6f94 <MDIO_management_clock>
    	(( mdio_cmd == MDIO_CMD_READ ) ? MDIO_READ : MDIO_WRITE ) |
    	((g_mss_mac.phy_address << MDIO_ADDR_OFFSET) & MDIO_ADDR_MASK) |
    	((regad << MDIO_REG_ADDR_OFFSET) & MDIO_REG_ADDR_MASK);

    /* sent out */
    for( mask = 0x00008000L; mask>0; mask >>= 1 )
    70b6:	89bb      	ldrh	r3, [r7, #12]
    70b8:	ea4f 0353 	mov.w	r3, r3, lsr #1
    70bc:	81bb      	strh	r3, [r7, #12]
    70be:	89bb      	ldrh	r3, [r7, #12]
    70c0:	2b00      	cmp	r3, #0
    70c2:	d1d0      	bne.n	7066 <MDIO_send_cmd+0x9a>
        /* prepare MDO */
        MAC_BITBAND->CSR9_MDO = (uint32_t)((mask & data) != 0 ? 1UL : 0UL);
        
    	MDIO_management_clock( 1 );
    }
}
    70c4:	f107 0710 	add.w	r7, r7, #16
    70c8:	46bd      	mov	sp, r7
    70ca:	bd80      	pop	{r7, pc}

000070cc <MDIO_read>:
static uint16_t
MDIO_read
(
    uint8_t regad
)
{
    70cc:	b580      	push	{r7, lr}
    70ce:	b084      	sub	sp, #16
    70d0:	af00      	add	r7, sp, #0
    70d2:	4603      	mov	r3, r0
    70d4:	71fb      	strb	r3, [r7, #7]
    uint16_t mask;
    uint16_t data;

    MDIO_send_cmd( regad, MDIO_CMD_READ);
    70d6:	79fb      	ldrb	r3, [r7, #7]
    70d8:	4618      	mov	r0, r3
    70da:	f04f 0100 	mov.w	r1, #0
    70de:	f7ff ff75 	bl	6fcc <MDIO_send_cmd>

    /* read data */
    data = 0;
    70e2:	f04f 0300 	mov.w	r3, #0
    70e6:	81fb      	strh	r3, [r7, #14]
    for( mask = 0x00008000L; mask>0; mask >>= 1 )
    70e8:	f44f 4300 	mov.w	r3, #32768	; 0x8000
    70ec:	81bb      	strh	r3, [r7, #12]
    70ee:	e018      	b.n	7122 <MDIO_read+0x56>
    {
    	MDIO_management_clock( 0 );
    70f0:	f04f 0000 	mov.w	r0, #0
    70f4:	f7ff ff4e 	bl	6f94 <MDIO_management_clock>

        /* read MDI */
        if(MAC_BITBAND-> CSR9_MDI != 0){
    70f8:	f240 0300 	movw	r3, #0
    70fc:	f2c4 2306 	movt	r3, #16902	; 0x4206
    7100:	f8d3 394c 	ldr.w	r3, [r3, #2380]	; 0x94c
    7104:	2b00      	cmp	r3, #0
    7106:	d004      	beq.n	7112 <MDIO_read+0x46>
            data |= mask;
    7108:	89fa      	ldrh	r2, [r7, #14]
    710a:	89bb      	ldrh	r3, [r7, #12]
    710c:	ea42 0303 	orr.w	r3, r2, r3
    7110:	81fb      	strh	r3, [r7, #14]
        }

    	MDIO_management_clock( 1 );
    7112:	f04f 0001 	mov.w	r0, #1
    7116:	f7ff ff3d 	bl	6f94 <MDIO_management_clock>

    MDIO_send_cmd( regad, MDIO_CMD_READ);

    /* read data */
    data = 0;
    for( mask = 0x00008000L; mask>0; mask >>= 1 )
    711a:	89bb      	ldrh	r3, [r7, #12]
    711c:	ea4f 0353 	mov.w	r3, r3, lsr #1
    7120:	81bb      	strh	r3, [r7, #12]
    7122:	89bb      	ldrh	r3, [r7, #12]
    7124:	2b00      	cmp	r3, #0
    7126:	d1e3      	bne.n	70f0 <MDIO_read+0x24>
        }

    	MDIO_management_clock( 1 );
    }

    MDIO_management_clock( 0 );
    7128:	f04f 0000 	mov.w	r0, #0
    712c:	f7ff ff32 	bl	6f94 <MDIO_management_clock>

    return data;
    7130:	89fb      	ldrh	r3, [r7, #14]
}
    7132:	4618      	mov	r0, r3
    7134:	f107 0710 	add.w	r7, r7, #16
    7138:	46bd      	mov	sp, r7
    713a:	bd80      	pop	{r7, pc}

0000713c <MDIO_write>:
MDIO_write
(
    uint8_t regad,
    uint16_t data
)
{
    713c:	b580      	push	{r7, lr}
    713e:	b084      	sub	sp, #16
    7140:	af00      	add	r7, sp, #0
    7142:	4602      	mov	r2, r0
    7144:	460b      	mov	r3, r1
    7146:	71fa      	strb	r2, [r7, #7]
    7148:	80bb      	strh	r3, [r7, #4]
    uint16_t mask;

    MDIO_send_cmd(regad, MDIO_CMD_WRITE);
    714a:	79fb      	ldrb	r3, [r7, #7]
    714c:	4618      	mov	r0, r3
    714e:	f04f 0101 	mov.w	r1, #1
    7152:	f7ff ff3b 	bl	6fcc <MDIO_send_cmd>

    /* write data */
    for( mask = 0x00008000L; mask>0; mask >>= 1 )
    7156:	f44f 4300 	mov.w	r3, #32768	; 0x8000
    715a:	81fb      	strh	r3, [r7, #14]
    715c:	e01d      	b.n	719a <MDIO_write+0x5e>
    {
    	MDIO_management_clock( 0 );
    715e:	f04f 0000 	mov.w	r0, #0
    7162:	f7ff ff17 	bl	6f94 <MDIO_management_clock>

        /* prepare MDO */
    	MAC_BITBAND->CSR9_MDO = (uint32_t)((mask & data) != 0 ? 1UL : 0UL);
    7166:	f240 0300 	movw	r3, #0
    716a:	f2c4 2306 	movt	r3, #16902	; 0x4206
    716e:	89f9      	ldrh	r1, [r7, #14]
    7170:	88ba      	ldrh	r2, [r7, #4]
    7172:	ea01 0202 	and.w	r2, r1, r2
    7176:	b292      	uxth	r2, r2
    7178:	2a00      	cmp	r2, #0
    717a:	d002      	beq.n	7182 <MDIO_write+0x46>
    717c:	f04f 0201 	mov.w	r2, #1
    7180:	e001      	b.n	7186 <MDIO_write+0x4a>
    7182:	f04f 0200 	mov.w	r2, #0
    7186:	f8c3 2944 	str.w	r2, [r3, #2372]	; 0x944

    	MDIO_management_clock( 1 );
    718a:	f04f 0001 	mov.w	r0, #1
    718e:	f7ff ff01 	bl	6f94 <MDIO_management_clock>
    uint16_t mask;

    MDIO_send_cmd(regad, MDIO_CMD_WRITE);

    /* write data */
    for( mask = 0x00008000L; mask>0; mask >>= 1 )
    7192:	89fb      	ldrh	r3, [r7, #14]
    7194:	ea4f 0353 	mov.w	r3, r3, lsr #1
    7198:	81fb      	strh	r3, [r7, #14]
    719a:	89fb      	ldrh	r3, [r7, #14]
    719c:	2b00      	cmp	r3, #0
    719e:	d1de      	bne.n	715e <MDIO_write+0x22>
    	MAC_BITBAND->CSR9_MDO = (uint32_t)((mask & data) != 0 ? 1UL : 0UL);

    	MDIO_management_clock( 1 );
    }

    MDIO_management_clock( 0 );
    71a0:	f04f 0000 	mov.w	r0, #0
    71a4:	f7ff fef6 	bl	6f94 <MDIO_management_clock>
}
    71a8:	f107 0710 	add.w	r7, r7, #16
    71ac:	46bd      	mov	sp, r7
    71ae:	bd80      	pop	{r7, pc}

000071b0 <PHY_probe>:
 * Probe used PHY.
 *
 * return	PHY address. If PHY don't fount, returns 255.
 */
uint8_t PHY_probe( void )
{
    71b0:	b580      	push	{r7, lr}
    71b2:	b082      	sub	sp, #8
    71b4:	af00      	add	r7, sp, #0
	uint8_t phy;
	uint8_t phy_found;
	uint16_t reg;

	phy_found = 0;
    71b6:	f04f 0300 	mov.w	r3, #0
    71ba:	717b      	strb	r3, [r7, #5]
	for (phy = MSS_PHY_ADDRESS_MIN; phy <= MSS_PHY_ADDRESS_MAX; phy++) {
    71bc:	f04f 0300 	mov.w	r3, #0
    71c0:	713b      	strb	r3, [r7, #4]
    71c2:	e01e      	b.n	7202 <PHY_probe+0x52>
		g_mss_mac.phy_address = phy;
    71c4:	f24a 6378 	movw	r3, #42616	; 0xa678
    71c8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    71cc:	793a      	ldrb	r2, [r7, #4]
    71ce:	f883 20e8 	strb.w	r2, [r3, #232]	; 0xe8

        reg = MDIO_read( PHYREG_PHYID1R );
    71d2:	f04f 0002 	mov.w	r0, #2
    71d6:	f7ff ff79 	bl	70cc <MDIO_read>
    71da:	4603      	mov	r3, r0
    71dc:	80fb      	strh	r3, [r7, #6]

        if ((reg != 0x0000ffffUL) && (reg != 0x00000000UL)) {
    71de:	88fa      	ldrh	r2, [r7, #6]
    71e0:	f64f 73ff 	movw	r3, #65535	; 0xffff
    71e4:	429a      	cmp	r2, r3
    71e6:	d008      	beq.n	71fa <PHY_probe+0x4a>
    71e8:	88fb      	ldrh	r3, [r7, #6]
    71ea:	2b00      	cmp	r3, #0
    71ec:	d005      	beq.n	71fa <PHY_probe+0x4a>
        	phy_found = 1;
    71ee:	f04f 0301 	mov.w	r3, #1
    71f2:	717b      	strb	r3, [r7, #5]
        	phy = MSS_PHY_ADDRESS_MAX + 1;
    71f4:	f04f 0320 	mov.w	r3, #32
    71f8:	713b      	strb	r3, [r7, #4]
	uint8_t phy;
	uint8_t phy_found;
	uint16_t reg;

	phy_found = 0;
	for (phy = MSS_PHY_ADDRESS_MIN; phy <= MSS_PHY_ADDRESS_MAX; phy++) {
    71fa:	793b      	ldrb	r3, [r7, #4]
    71fc:	f103 0301 	add.w	r3, r3, #1
    7200:	713b      	strb	r3, [r7, #4]
    7202:	793b      	ldrb	r3, [r7, #4]
    7204:	2b1f      	cmp	r3, #31
    7206:	d9dd      	bls.n	71c4 <PHY_probe+0x14>
        	phy_found = 1;
        	phy = MSS_PHY_ADDRESS_MAX + 1;
        }
    }

    if( phy_found == 0 ) {
    7208:	797b      	ldrb	r3, [r7, #5]
    720a:	2b00      	cmp	r3, #0
    720c:	d107      	bne.n	721e <PHY_probe+0x6e>
    	g_mss_mac.phy_address = MSS_PHY_ADDRESS_AUTO_DETECT;
    720e:	f24a 6378 	movw	r3, #42616	; 0xa678
    7212:	f2c2 0300 	movt	r3, #8192	; 0x2000
    7216:	f04f 32ff 	mov.w	r2, #4294967295
    721a:	f883 20e8 	strb.w	r2, [r3, #232]	; 0xe8
    }
    return g_mss_mac.phy_address;
    721e:	f24a 6378 	movw	r3, #42616	; 0xa678
    7222:	f2c2 0300 	movt	r3, #8192	; 0x2000
    7226:	f893 30e8 	ldrb.w	r3, [r3, #232]	; 0xe8
}
    722a:	4618      	mov	r0, r3
    722c:	f107 0708 	add.w	r7, r7, #8
    7230:	46bd      	mov	sp, r7
    7232:	bd80      	pop	{r7, pc}

00007234 <PHY_reset>:

/***************************************************************************//**
 * Resets the PHY.
 */
void PHY_reset( void )
{
    7234:	b580      	push	{r7, lr}
    7236:	af00      	add	r7, sp, #0
	MDIO_write( PHYREG_MIIMCR, MIIMCR_RESET );
    7238:	f04f 0000 	mov.w	r0, #0
    723c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
    7240:	f7ff ff7c 	bl	713c <MDIO_write>
	MDIO_write( PHYREG_MIIMCR,
    7244:	f04f 0000 	mov.w	r0, #0
    7248:	f44f 5194 	mov.w	r1, #4736	; 0x1280
    724c:	f7ff ff76 	bl	713c <MDIO_write>
		MIIMCR_ENABLE_AUTONEGOTIATION |
		MIIMCR_RESTART_AUTONEGOTIATION |
		MIIMCR_COLLISION_TEST );
}
    7250:	bd80      	pop	{r7, pc}
    7252:	bf00      	nop

00007254 <PHY_auto_negotiate>:

/***************************************************************************//**
 * Restarts PHY auto-negotiation and wait until it's over.
 */
void PHY_auto_negotiate( void )
{
    7254:	b580      	push	{r7, lr}
    7256:	b082      	sub	sp, #8
    7258:	af00      	add	r7, sp, #0
	uint16_t reg;

	reg = MDIO_read( PHYREG_MIIMCR );
    725a:	f04f 0000 	mov.w	r0, #0
    725e:	f7ff ff35 	bl	70cc <MDIO_read>
    7262:	4603      	mov	r3, r0
    7264:	80fb      	strh	r3, [r7, #6]
	MDIO_write( PHYREG_MIIMCR,
    7266:	88fb      	ldrh	r3, [r7, #6]
    7268:	f443 5390 	orr.w	r3, r3, #4608	; 0x1200
    726c:	b29b      	uxth	r3, r3
    726e:	f04f 0000 	mov.w	r0, #0
    7272:	4619      	mov	r1, r3
    7274:	f7ff ff62 	bl	713c <MDIO_write>
		(uint16_t)( MIIMCR_ENABLE_AUTONEGOTIATION |
		MIIMCR_RESTART_AUTONEGOTIATION |
		reg) );

	for( ;; ) {
		reg = MDIO_read( PHYREG_MIIMSR );
    7278:	f04f 0001 	mov.w	r0, #1
    727c:	f7ff ff26 	bl	70cc <MDIO_read>
    7280:	4603      	mov	r3, r0
    7282:	80fb      	strh	r3, [r7, #6]
		if( (reg & MIIMSR_ANC) != 0 ) {
    7284:	88fb      	ldrh	r3, [r7, #6]
    7286:	f003 0320 	and.w	r3, r3, #32
    728a:	2b00      	cmp	r3, #0
    728c:	d104      	bne.n	7298 <PHY_auto_negotiate+0x44>
			break;
		} else {
			vTaskDelay( 200 );
    728e:	f04f 00c8 	mov.w	r0, #200	; 0xc8
    7292:	f009 fe57 	bl	10f44 <vTaskDelay>
		}
	}
    7296:	e7ef      	b.n	7278 <PHY_auto_negotiate+0x24>
}
    7298:	bf00      	nop
    729a:	f107 0708 	add.w	r7, r7, #8
    729e:	46bd      	mov	sp, r7
    72a0:	bd80      	pop	{r7, pc}
    72a2:	bf00      	nop

000072a4 <PHY_link_status>:
 * Returns link status.
 *
 * @return          #MAC_LINK_STATUS_LINK if link is up.
 */
uint8_t PHY_link_status( void )
{
    72a4:	b580      	push	{r7, lr}
    72a6:	b082      	sub	sp, #8
    72a8:	af00      	add	r7, sp, #0
	uint8_t retval = 0;
    72aa:	f04f 0300 	mov.w	r3, #0
    72ae:	71fb      	strb	r3, [r7, #7]
	if(( MDIO_read( PHYREG_MIIMSR ) & MIIMSR_LINK ) != 0 ){
    72b0:	f04f 0001 	mov.w	r0, #1
    72b4:	f7ff ff0a 	bl	70cc <MDIO_read>
    72b8:	4603      	mov	r3, r0
    72ba:	f003 0304 	and.w	r3, r3, #4
    72be:	2b00      	cmp	r3, #0
    72c0:	d002      	beq.n	72c8 <PHY_link_status+0x24>
		retval = MSS_MAC_LINK_STATUS_LINK;
    72c2:	f04f 0301 	mov.w	r3, #1
    72c6:	71fb      	strb	r3, [r7, #7]
	}
	return retval;
    72c8:	79fb      	ldrb	r3, [r7, #7]
}
    72ca:	4618      	mov	r0, r3
    72cc:	f107 0708 	add.w	r7, r7, #8
    72d0:	46bd      	mov	sp, r7
    72d2:	bd80      	pop	{r7, pc}

000072d4 <PHY_link_type>:
 * @return          the logical OR of the following values:
 *      #MAC_LINK_STATUS_100MB   - Connection is 100Mb
 *      #MAC_LINK_STATUS_FDX     - Connection is full duplex
 */
uint8_t PHY_link_type( void )
{
    72d4:	b580      	push	{r7, lr}
    72d6:	b082      	sub	sp, #8
    72d8:	af00      	add	r7, sp, #0
	uint16_t diagnostic;
	uint8_t type = 0;
    72da:	f04f 0300 	mov.w	r3, #0
    72de:	71fb      	strb	r3, [r7, #7]

	diagnostic = MDIO_read( PHYREG_DR );
    72e0:	f04f 0012 	mov.w	r0, #18
    72e4:	f7ff fef2 	bl	70cc <MDIO_read>
    72e8:	4603      	mov	r3, r0
    72ea:	80bb      	strh	r3, [r7, #4]

    if( (diagnostic & DR_DPLX) != 0 ) {
    72ec:	88bb      	ldrh	r3, [r7, #4]
    72ee:	f403 6300 	and.w	r3, r3, #2048	; 0x800
    72f2:	2b00      	cmp	r3, #0
    72f4:	d002      	beq.n	72fc <PHY_link_type+0x28>
    	type = MSS_MAC_LINK_STATUS_FDX;
    72f6:	f04f 0304 	mov.w	r3, #4
    72fa:	71fb      	strb	r3, [r7, #7]
    }

    if( (diagnostic & DR_DATA_RATE) != 0 ) {
    72fc:	88bb      	ldrh	r3, [r7, #4]
    72fe:	f403 6380 	and.w	r3, r3, #1024	; 0x400
    7302:	2b00      	cmp	r3, #0
    7304:	d003      	beq.n	730e <PHY_link_type+0x3a>
    	type |= MSS_MAC_LINK_STATUS_100MB;
    7306:	79fb      	ldrb	r3, [r7, #7]
    7308:	f043 0302 	orr.w	r3, r3, #2
    730c:	71fb      	strb	r3, [r7, #7]
    }

    return type;
    730e:	79fb      	ldrb	r3, [r7, #7]
}
    7310:	4618      	mov	r0, r3
    7312:	f107 0708 	add.w	r7, r7, #8
    7316:	46bd      	mov	sp, r7
    7318:	bd80      	pop	{r7, pc}
    731a:	bf00      	nop

0000731c <PHY_set_link_type>:
void
PHY_set_link_type
(
    uint8_t type
)
{
    731c:	b580      	push	{r7, lr}
    731e:	b084      	sub	sp, #16
    7320:	af00      	add	r7, sp, #0
    7322:	4603      	mov	r3, r0
    7324:	71fb      	strb	r3, [r7, #7]
	uint16_t reg;

	reg = MDIO_read( PHYREG_ANAR );
    7326:	f04f 0004 	mov.w	r0, #4
    732a:	f7ff fecf 	bl	70cc <MDIO_read>
    732e:	4603      	mov	r3, r0
    7330:	81fb      	strh	r3, [r7, #14]
	reg |= ANAR_100FD | ANAR_100HD | ANAR_10FD | ANAR_10HD;
    7332:	89fb      	ldrh	r3, [r7, #14]
    7334:	f443 73f0 	orr.w	r3, r3, #480	; 0x1e0
    7338:	81fb      	strh	r3, [r7, #14]

	if( (type & MSS_MAC_LINK_STATUS_100MB) == 0 ) {
    733a:	79fb      	ldrb	r3, [r7, #7]
    733c:	f003 0302 	and.w	r3, r3, #2
    7340:	2b00      	cmp	r3, #0
    7342:	d103      	bne.n	734c <PHY_set_link_type+0x30>
		reg &= ~(ANAR_100FD | ANAR_100HD);
    7344:	89fb      	ldrh	r3, [r7, #14]
    7346:	f423 73c0 	bic.w	r3, r3, #384	; 0x180
    734a:	81fb      	strh	r3, [r7, #14]
	}

	if( (type & MSS_MAC_LINK_STATUS_FDX) == 0 ) {
    734c:	79fb      	ldrb	r3, [r7, #7]
    734e:	f003 0304 	and.w	r3, r3, #4
    7352:	2b00      	cmp	r3, #0
    7354:	d103      	bne.n	735e <PHY_set_link_type+0x42>
		reg &= ~(ANAR_100FD | ANAR_10FD);
    7356:	89fb      	ldrh	r3, [r7, #14]
    7358:	f423 73a0 	bic.w	r3, r3, #320	; 0x140
    735c:	81fb      	strh	r3, [r7, #14]
	}

	MDIO_write( PHYREG_ANAR, reg );
    735e:	89fb      	ldrh	r3, [r7, #14]
    7360:	f04f 0004 	mov.w	r0, #4
    7364:	4619      	mov	r1, r3
    7366:	f7ff fee9 	bl	713c <MDIO_write>
}
    736a:	f107 0710 	add.w	r7, r7, #16
    736e:	46bd      	mov	sp, r7
    7370:	bd80      	pop	{r7, pc}
    7372:	bf00      	nop

00007374 <PHY_set_loopback>:
uint16_t
PHY_set_loopback
(
   uint8_t enable
)
{
    7374:	b580      	push	{r7, lr}
    7376:	b084      	sub	sp, #16
    7378:	af00      	add	r7, sp, #0
    737a:	4603      	mov	r3, r0
    737c:	71fb      	strb	r3, [r7, #7]

	uint16_t reg = 0;   
    737e:	f04f 0300 	mov.w	r3, #0
    7382:	81fb      	strh	r3, [r7, #14]
	

	reg = MDIO_read( PHYREG_MIIMCR );
    7384:	f04f 0000 	mov.w	r0, #0
    7388:	f7ff fea0 	bl	70cc <MDIO_read>
    738c:	4603      	mov	r3, r0
    738e:	81fb      	strh	r3, [r7, #14]
	// If set to one we need to set the LOCAL Phy loopback
	if(enable == 1)
    7390:	79fb      	ldrb	r3, [r7, #7]
    7392:	2b01      	cmp	r3, #1
    7394:	d104      	bne.n	73a0 <PHY_set_loopback+0x2c>
		reg |= MIIMCR_LOOPBACK;
    7396:	89fb      	ldrh	r3, [r7, #14]
    7398:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
    739c:	81fb      	strh	r3, [r7, #14]
    739e:	e003      	b.n	73a8 <PHY_set_loopback+0x34>
	else // else we want to clear the bit..
		reg ^= MIIMCR_LOOPBACK;
    73a0:	89fb      	ldrh	r3, [r7, #14]
    73a2:	f483 4380 	eor.w	r3, r3, #16384	; 0x4000
    73a6:	81fb      	strh	r3, [r7, #14]
	
	
	MDIO_write( PHYREG_MIIMCR,reg );
    73a8:	89fb      	ldrh	r3, [r7, #14]
    73aa:	f04f 0000 	mov.w	r0, #0
    73ae:	4619      	mov	r1, r3
    73b0:	f7ff fec4 	bl	713c <MDIO_write>
	reg = MDIO_read( PHYREG_MIIMCR );
    73b4:	f04f 0000 	mov.w	r0, #0
    73b8:	f7ff fe88 	bl	70cc <MDIO_read>
    73bc:	4603      	mov	r3, r0
    73be:	81fb      	strh	r3, [r7, #14]
	
	return reg;
    73c0:	89fb      	ldrh	r3, [r7, #14]
	
}
    73c2:	4618      	mov	r0, r3
    73c4:	f107 0710 	add.w	r7, r7, #16
    73c8:	46bd      	mov	sp, r7
    73ca:	bd80      	pop	{r7, pc}

000073cc <ACE_get_channel_type>:
channel_type_t
ACE_get_channel_type
(
    ace_channel_handle_t    channel_handle
)
{
    73cc:	b480      	push	{r7}
    73ce:	b085      	sub	sp, #20
    73d0:	af00      	add	r7, sp, #0
    73d2:	4603      	mov	r3, r0
    73d4:	71fb      	strb	r3, [r7, #7]
    channel_type_t channel_type = VOLTAGE;
    73d6:	f04f 0300 	mov.w	r3, #0
    73da:	73fb      	strb	r3, [r7, #15]
    
    ASSERT((int32_t)channel_handle < ACE_NB_OF_INPUT_CHANNELS);
    73dc:	79fb      	ldrb	r3, [r7, #7]
    73de:	2b02      	cmp	r3, #2
    73e0:	d900      	bls.n	73e4 <ACE_get_channel_type+0x18>
    73e2:	be00      	bkpt	0x0000
    
    if((int32_t)channel_handle < ACE_NB_OF_INPUT_CHANNELS)
    73e4:	79fb      	ldrb	r3, [r7, #7]
    73e6:	2b02      	cmp	r3, #2
    73e8:	d807      	bhi.n	73fa <ACE_get_channel_type+0x2e>
    {
        channel_type = channel_type_lut_h[channel_handle];
    73ea:	79fa      	ldrb	r2, [r7, #7]
    73ec:	f642 3334 	movw	r3, #11060	; 0x2b34
    73f0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    73f4:	5c9b      	ldrb	r3, [r3, r2]
    73f6:	73fb      	strb	r3, [r7, #15]
    73f8:	e002      	b.n	7400 <ACE_get_channel_type+0x34>
    }
    else
    {
        channel_type = VOLTAGE;
    73fa:	f04f 0300 	mov.w	r3, #0
    73fe:	73fb      	strb	r3, [r7, #15]
    }
    
    return channel_type;
    7400:	7bfb      	ldrb	r3, [r7, #15]
}
    7402:	4618      	mov	r0, r3
    7404:	f107 0714 	add.w	r7, r7, #20
    7408:	46bd      	mov	sp, r7
    740a:	bc80      	pop	{r7}
    740c:	4770      	bx	lr
    740e:	bf00      	nop

00007410 <ACE_convert_adc_input_to_mV>:
uint32_t ACE_convert_adc_input_to_mV
(
    ace_channel_handle_t    channel_handle,
    uint16_t                sample_value
)
{
    7410:	b480      	push	{r7}
    7412:	b085      	sub	sp, #20
    7414:	af00      	add	r7, sp, #0
    7416:	4602      	mov	r2, r0
    7418:	460b      	mov	r3, r1
    741a:	71fa      	strb	r2, [r7, #7]
    741c:	80bb      	strh	r3, [r7, #4]
    uint32_t voltage;
    adc_channel_id_t channel_id;
    uint8_t adc_id;
    
    channel_id = g_ace_channel_desc_table[channel_handle].signal_id;
    741e:	79fa      	ldrb	r2, [r7, #7]
    7420:	f240 0350 	movw	r3, #80	; 0x50
    7424:	f2c2 0300 	movt	r3, #8192	; 0x2000
    7428:	ea4f 1202 	mov.w	r2, r2, lsl #4
    742c:	4413      	add	r3, r2
    742e:	791b      	ldrb	r3, [r3, #4]
    7430:	73bb      	strb	r3, [r7, #14]
    adc_id = (uint8_t)channel_id >> 4u;
    7432:	7bbb      	ldrb	r3, [r7, #14]
    7434:	ea4f 1313 	mov.w	r3, r3, lsr #4
    7438:	73fb      	strb	r3, [r7, #15]
    voltage = ( g_ace_adc_config[adc_id].va_ref * (uint32_t)sample_value ) / g_ace_adc_config[adc_id].adc_resolution;
    743a:	7bfb      	ldrb	r3, [r7, #15]
    743c:	f240 0248 	movw	r2, #72	; 0x48
    7440:	f2c2 0200 	movt	r2, #8192	; 0x2000
    7444:	ea4f 0383 	mov.w	r3, r3, lsl #2
    7448:	4413      	add	r3, r2
    744a:	885b      	ldrh	r3, [r3, #2]
    744c:	88ba      	ldrh	r2, [r7, #4]
    744e:	fb02 f203 	mul.w	r2, r2, r3
    7452:	7bf9      	ldrb	r1, [r7, #15]
    7454:	f240 0348 	movw	r3, #72	; 0x48
    7458:	f2c2 0300 	movt	r3, #8192	; 0x2000
    745c:	f833 3021 	ldrh.w	r3, [r3, r1, lsl #2]
    7460:	fbb2 f3f3 	udiv	r3, r2, r3
    7464:	60bb      	str	r3, [r7, #8]
    
    return voltage;
    7466:	68bb      	ldr	r3, [r7, #8]
}
    7468:	4618      	mov	r0, r3
    746a:	f107 0714 	add.w	r7, r7, #20
    746e:	46bd      	mov	sp, r7
    7470:	bc80      	pop	{r7}
    7472:	4770      	bx	lr

00007474 <ace_init_convert>:

/*-------------------------------------------------------------------------*//**
 *
 */
void ace_init_convert(void)
{
    7474:	b480      	push	{r7}
    7476:	b087      	sub	sp, #28
    7478:	af00      	add	r7, sp, #0
    uint8_t abps_idx;
    int32_t channel;
    uint32_t saved_pc2_ctrl;
    
    /* Pause the SSE PC2 while accesses to ACB from APB3 are taking place. */
    saved_pc2_ctrl = ACE->PC2_CTRL;
    747a:	f240 0300 	movw	r3, #0
    747e:	f2c4 0302 	movt	r3, #16386	; 0x4002
    7482:	f8d3 30c8 	ldr.w	r3, [r3, #200]	; 0xc8
    7486:	60fb      	str	r3, [r7, #12]
    ACE->PC2_CTRL = 0u;
    7488:	f240 0300 	movw	r3, #0
    748c:	f2c4 0302 	movt	r3, #16386	; 0x4002
    7490:	f04f 0200 	mov.w	r2, #0
    7494:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
    
    /* Populate the g_gdec_lut look-up table. */
    for(abps_idx = 0u; abps_idx < MAX_NB_OF_APBS; ++abps_idx)
    7498:	f04f 0300 	mov.w	r3, #0
    749c:	71fb      	strb	r3, [r7, #7]
    749e:	e039      	b.n	7514 <ace_init_convert+0xa0>
    {
        uint8_t quad_id;
        uint8_t acb_config_byte;
        uint8_t channel_is_abps2;
        
        quad_id = abps_idx / 2u;
    74a0:	79fb      	ldrb	r3, [r7, #7]
    74a2:	ea4f 0353 	mov.w	r3, r3, lsr #1
    74a6:	747b      	strb	r3, [r7, #17]
        acb_config_byte = ACE->ACB_DATA[quad_id].b8;
    74a8:	f240 0200 	movw	r2, #0
    74ac:	f2c4 0202 	movt	r2, #16386	; 0x4002
    74b0:	7c79      	ldrb	r1, [r7, #17]
    74b2:	460b      	mov	r3, r1
    74b4:	ea4f 0343 	mov.w	r3, r3, lsl #1
    74b8:	440b      	add	r3, r1
    74ba:	ea4f 1303 	mov.w	r3, r3, lsl #4
    74be:	4413      	add	r3, r2
    74c0:	f503 7308 	add.w	r3, r3, #544	; 0x220
    74c4:	791b      	ldrb	r3, [r3, #4]
    74c6:	74bb      	strb	r3, [r7, #18]
        channel_is_abps2 = abps_idx & 0x01u;
    74c8:	79fb      	ldrb	r3, [r7, #7]
    74ca:	f003 0301 	and.w	r3, r3, #1
    74ce:	74fb      	strb	r3, [r7, #19]
        if(channel_is_abps2)
    74d0:	7cfb      	ldrb	r3, [r7, #19]
    74d2:	2b00      	cmp	r3, #0
    74d4:	d00d      	beq.n	74f2 <ace_init_convert+0x7e>
        {
            /* ABPS2 */
            g_gdec_lut[abps_idx] = (acb_config_byte >> 5u) & 0x03u;
    74d6:	79f9      	ldrb	r1, [r7, #7]
    74d8:	7cbb      	ldrb	r3, [r7, #18]
    74da:	ea4f 1353 	mov.w	r3, r3, lsr #5
    74de:	b2db      	uxtb	r3, r3
    74e0:	461a      	mov	r2, r3
    74e2:	f002 0203 	and.w	r2, r2, #3
    74e6:	f642 3328 	movw	r3, #11048	; 0x2b28
    74ea:	f2c2 0300 	movt	r3, #8192	; 0x2000
    74ee:	545a      	strb	r2, [r3, r1]
    74f0:	e00c      	b.n	750c <ace_init_convert+0x98>
        }
        else
        {
            /* ABPS1 */
            g_gdec_lut[abps_idx] = (acb_config_byte >> 1u) & 0x03u;
    74f2:	79f9      	ldrb	r1, [r7, #7]
    74f4:	7cbb      	ldrb	r3, [r7, #18]
    74f6:	ea4f 0353 	mov.w	r3, r3, lsr #1
    74fa:	b2db      	uxtb	r3, r3
    74fc:	461a      	mov	r2, r3
    74fe:	f002 0203 	and.w	r2, r2, #3
    7502:	f642 3328 	movw	r3, #11048	; 0x2b28
    7506:	f2c2 0300 	movt	r3, #8192	; 0x2000
    750a:	545a      	strb	r2, [r3, r1]
    /* Pause the SSE PC2 while accesses to ACB from APB3 are taking place. */
    saved_pc2_ctrl = ACE->PC2_CTRL;
    ACE->PC2_CTRL = 0u;
    
    /* Populate the g_gdec_lut look-up table. */
    for(abps_idx = 0u; abps_idx < MAX_NB_OF_APBS; ++abps_idx)
    750c:	79fb      	ldrb	r3, [r7, #7]
    750e:	f103 0301 	add.w	r3, r3, #1
    7512:	71fb      	strb	r3, [r7, #7]
    7514:	79fb      	ldrb	r3, [r7, #7]
    7516:	2b09      	cmp	r3, #9
    7518:	d9c2      	bls.n	74a0 <ace_init_convert+0x2c>
            g_gdec_lut[abps_idx] = (acb_config_byte >> 1u) & 0x03u;
        }
    }
    
    /* Populate the channel_type_lut_h look-up table. */
    for(channel = 0; channel < ACE_NB_OF_INPUT_CHANNELS; ++channel)
    751a:	f04f 0300 	mov.w	r3, #0
    751e:	60bb      	str	r3, [r7, #8]
    7520:	e073      	b.n	760a <ace_init_convert+0x196>
        uint8_t quad_id;
        uint8_t acb_config_byte;
        adc_channel_id_t channel_id;
        channel_type_t channel_type;
    
        channel_id = g_ace_channel_desc_table[channel].signal_id;
    7522:	68ba      	ldr	r2, [r7, #8]
    7524:	f240 0350 	movw	r3, #80	; 0x50
    7528:	f2c2 0300 	movt	r3, #8192	; 0x2000
    752c:	ea4f 1202 	mov.w	r2, r2, lsl #4
    7530:	4413      	add	r3, r2
    7532:	791b      	ldrb	r3, [r3, #4]
    7534:	75bb      	strb	r3, [r7, #22]
        quad_id = channel_quad_lut[channel_id];
    7536:	7dba      	ldrb	r2, [r7, #22]
    7538:	f645 5380 	movw	r3, #23936	; 0x5d80
    753c:	f2c0 0301 	movt	r3, #1
    7540:	5c9b      	ldrb	r3, [r3, r2]
    7542:	753b      	strb	r3, [r7, #20]
        
        switch (channel_type_lut[channel_id])
    7544:	7dba      	ldrb	r2, [r7, #22]
    7546:	f645 5350 	movw	r3, #23888	; 0x5d50
    754a:	f2c0 0301 	movt	r3, #1
    754e:	5c9b      	ldrb	r3, [r3, r2]
    7550:	2b01      	cmp	r3, #1
    7552:	d007      	beq.n	7564 <ace_init_convert+0xf0>
    7554:	2b02      	cmp	r3, #2
    7556:	d027      	beq.n	75a8 <ace_init_convert+0x134>
    7558:	2b00      	cmp	r3, #0
    755a:	d147      	bne.n	75ec <ace_init_convert+0x178>
        {
            case VOLTAGE_CHANNEL:
                channel_type = VOLTAGE;
    755c:	f04f 0300 	mov.w	r3, #0
    7560:	75fb      	strb	r3, [r7, #23]
                break;
    7562:	e047      	b.n	75f4 <ace_init_convert+0x180>
                
            case CURRENT_CHANNEL:
                ASSERT( quad_id != INVALID_QUAD_ID );
    7564:	7d3b      	ldrb	r3, [r7, #20]
    7566:	2bff      	cmp	r3, #255	; 0xff
    7568:	d100      	bne.n	756c <ace_init_convert+0xf8>
    756a:	be00      	bkpt	0x0000
                acb_config_byte = ACE->ACB_DATA[quad_id].b9;
    756c:	f240 0200 	movw	r2, #0
    7570:	f2c4 0202 	movt	r2, #16386	; 0x4002
    7574:	7d39      	ldrb	r1, [r7, #20]
    7576:	460b      	mov	r3, r1
    7578:	ea4f 0343 	mov.w	r3, r3, lsl #1
    757c:	440b      	add	r3, r1
    757e:	ea4f 1303 	mov.w	r3, r3, lsl #4
    7582:	4413      	add	r3, r2
    7584:	f503 7308 	add.w	r3, r3, #544	; 0x220
    7588:	7a1b      	ldrb	r3, [r3, #8]
    758a:	757b      	strb	r3, [r7, #21]
                if ( acb_config_byte & 0x01u )
    758c:	7d7b      	ldrb	r3, [r7, #21]
    758e:	f003 0301 	and.w	r3, r3, #1
    7592:	b2db      	uxtb	r3, r3
    7594:	2b00      	cmp	r3, #0
    7596:	d003      	beq.n	75a0 <ace_init_convert+0x12c>
                {
                    channel_type = VOLTAGE;
    7598:	f04f 0300 	mov.w	r3, #0
    759c:	75fb      	strb	r3, [r7, #23]
                }
                else
                {
                    channel_type = CURRENT;
                }
                break;
    759e:	e029      	b.n	75f4 <ace_init_convert+0x180>
                {
                    channel_type = VOLTAGE;
                }
                else
                {
                    channel_type = CURRENT;
    75a0:	f04f 0301 	mov.w	r3, #1
    75a4:	75fb      	strb	r3, [r7, #23]
                }
                break;
    75a6:	e025      	b.n	75f4 <ace_init_convert+0x180>
            
            case TEMPERATURE_CHANNEL:
                ASSERT( quad_id != INVALID_QUAD_ID );
    75a8:	7d3b      	ldrb	r3, [r7, #20]
    75aa:	2bff      	cmp	r3, #255	; 0xff
    75ac:	d100      	bne.n	75b0 <ace_init_convert+0x13c>
    75ae:	be00      	bkpt	0x0000
                acb_config_byte = ACE->ACB_DATA[quad_id].b10;
    75b0:	f240 0200 	movw	r2, #0
    75b4:	f2c4 0202 	movt	r2, #16386	; 0x4002
    75b8:	7d39      	ldrb	r1, [r7, #20]
    75ba:	460b      	mov	r3, r1
    75bc:	ea4f 0343 	mov.w	r3, r3, lsl #1
    75c0:	440b      	add	r3, r1
    75c2:	ea4f 1303 	mov.w	r3, r3, lsl #4
    75c6:	4413      	add	r3, r2
    75c8:	f503 730a 	add.w	r3, r3, #552	; 0x228
    75cc:	791b      	ldrb	r3, [r3, #4]
    75ce:	757b      	strb	r3, [r7, #21]
                if ( acb_config_byte & 0x01u )
    75d0:	7d7b      	ldrb	r3, [r7, #21]
    75d2:	f003 0301 	and.w	r3, r3, #1
    75d6:	b2db      	uxtb	r3, r3
    75d8:	2b00      	cmp	r3, #0
    75da:	d003      	beq.n	75e4 <ace_init_convert+0x170>
                {
                    channel_type = VOLTAGE;
    75dc:	f04f 0300 	mov.w	r3, #0
    75e0:	75fb      	strb	r3, [r7, #23]
                }
                else
                {
                    channel_type = TEMPERATURE;
                }
                break;
    75e2:	e007      	b.n	75f4 <ace_init_convert+0x180>
                {
                    channel_type = VOLTAGE;
                }
                else
                {
                    channel_type = TEMPERATURE;
    75e4:	f04f 0302 	mov.w	r3, #2
    75e8:	75fb      	strb	r3, [r7, #23]
                }
                break;
    75ea:	e003      	b.n	75f4 <ace_init_convert+0x180>
                
            default:
                ASSERT(0);
    75ec:	be00      	bkpt	0x0000
                channel_type = VOLTAGE;
    75ee:	f04f 0300 	mov.w	r3, #0
    75f2:	75fb      	strb	r3, [r7, #23]
                break;
        }
        
        channel_type_lut_h[channel] = channel_type;
    75f4:	68ba      	ldr	r2, [r7, #8]
    75f6:	f642 3334 	movw	r3, #11060	; 0x2b34
    75fa:	f2c2 0300 	movt	r3, #8192	; 0x2000
    75fe:	7df9      	ldrb	r1, [r7, #23]
    7600:	5499      	strb	r1, [r3, r2]
            g_gdec_lut[abps_idx] = (acb_config_byte >> 1u) & 0x03u;
        }
    }
    
    /* Populate the channel_type_lut_h look-up table. */
    for(channel = 0; channel < ACE_NB_OF_INPUT_CHANNELS; ++channel)
    7602:	68bb      	ldr	r3, [r7, #8]
    7604:	f103 0301 	add.w	r3, r3, #1
    7608:	60bb      	str	r3, [r7, #8]
    760a:	68bb      	ldr	r3, [r7, #8]
    760c:	2b02      	cmp	r3, #2
    760e:	dd88      	ble.n	7522 <ace_init_convert+0xae>
        
        channel_type_lut_h[channel] = channel_type;
    }
    
    /* Restore SSE PC2 operations. */
    ACE->PC2_CTRL = saved_pc2_ctrl;
    7610:	f240 0300 	movw	r3, #0
    7614:	f2c4 0302 	movt	r3, #16386	; 0x4002
    7618:	68fa      	ldr	r2, [r7, #12]
    761a:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
}
    761e:	f107 071c 	add.w	r7, r7, #28
    7622:	46bd      	mov	sp, r7
    7624:	bc80      	pop	{r7}
    7626:	4770      	bx	lr

00007628 <ACE_convert_to_mV>:
int32_t ACE_convert_to_mV
(
    ace_channel_handle_t    channel_handle,
    uint16_t                sample_value
)
{
    7628:	b480      	push	{r7}
    762a:	b08d      	sub	sp, #52	; 0x34
    762c:	af00      	add	r7, sp, #0
    762e:	4602      	mov	r2, r0
    7630:	460b      	mov	r3, r1
    7632:	71fa      	strb	r2, [r7, #7]
    7634:	80bb      	strh	r3, [r7, #4]
    int32_t voltage;
    adc_channel_id_t channel_id;
    uint8_t adc_id;
    
    channel_id = g_ace_channel_desc_table[channel_handle].signal_id;
    7636:	79fa      	ldrb	r2, [r7, #7]
    7638:	f240 0350 	movw	r3, #80	; 0x50
    763c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    7640:	ea4f 1202 	mov.w	r2, r2, lsl #4
    7644:	4413      	add	r3, r2
    7646:	791b      	ldrb	r3, [r3, #4]
    7648:	74bb      	strb	r3, [r7, #18]
    adc_id = (uint8_t)channel_id >> 4u;
    764a:	7cbb      	ldrb	r3, [r7, #18]
    764c:	ea4f 1313 	mov.w	r3, r3, lsr #4
    7650:	74fb      	strb	r3, [r7, #19]
    
    if (NON_ABPS_CHANNEL == abps_channel_lut[channel_id])
    7652:	7cba      	ldrb	r2, [r7, #18]
    7654:	f645 53b0 	movw	r3, #23984	; 0x5db0
    7658:	f2c0 0301 	movt	r3, #1
    765c:	5c9b      	ldrb	r3, [r3, r2]
    765e:	2bff      	cmp	r3, #255	; 0xff
    7660:	d11c      	bne.n	769c <ACE_convert_to_mV+0x74>
    {
        uint32_t adc_voltage;
        
        adc_voltage = ( g_ace_adc_config[adc_id].va_ref * (uint32_t)sample_value ) / PPE_SAMPLES_RESOLUTION;
    7662:	7cfb      	ldrb	r3, [r7, #19]
    7664:	f240 0248 	movw	r2, #72	; 0x48
    7668:	f2c2 0200 	movt	r2, #8192	; 0x2000
    766c:	ea4f 0383 	mov.w	r3, r3, lsl #2
    7670:	4413      	add	r3, r2
    7672:	885b      	ldrh	r3, [r3, #2]
    7674:	88ba      	ldrh	r2, [r7, #4]
    7676:	fb02 f203 	mul.w	r2, r2, r3
    767a:	f240 1301 	movw	r3, #257	; 0x101
    767e:	f2c0 0310 	movt	r3, #16
    7682:	fba3 1302 	umull	r1, r3, r3, r2
    7686:	ebc3 0202 	rsb	r2, r3, r2
    768a:	ea4f 0252 	mov.w	r2, r2, lsr #1
    768e:	4413      	add	r3, r2
    7690:	ea4f 23d3 	mov.w	r3, r3, lsr #11
    7694:	617b      	str	r3, [r7, #20]
        voltage = (int32_t)adc_voltage;
    7696:	697b      	ldr	r3, [r7, #20]
    7698:	60fb      	str	r3, [r7, #12]
    769a:	e03d      	b.n	7718 <ACE_convert_to_mV+0xf0>
        int32_t gain;
        int32_t va_ref;
        int32_t sample;
        int32_t ppe_resolution;
        
        apbs_idx = abps_idx_lut[channel_id];
    769c:	7cba      	ldrb	r2, [r7, #18]
    769e:	f645 53e0 	movw	r3, #24032	; 0x5de0
    76a2:	f2c0 0301 	movt	r3, #1
    76a6:	5c9b      	ldrb	r3, [r3, r2]
    76a8:	76fb      	strb	r3, [r7, #27]
        gdec = g_gdec_lut[apbs_idx];
    76aa:	7efa      	ldrb	r2, [r7, #27]
    76ac:	f642 3328 	movw	r3, #11048	; 0x2b28
    76b0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    76b4:	5c9b      	ldrb	r3, [r3, r2]
    76b6:	76bb      	strb	r3, [r7, #26]

        sample = (int32_t)sample_value;
    76b8:	88bb      	ldrh	r3, [r7, #4]
    76ba:	62bb      	str	r3, [r7, #40]	; 0x28
        ppe_resolution = (int32_t)PPE_SAMPLES_RESOLUTION;
    76bc:	f640 73ff 	movw	r3, #4095	; 0xfff
    76c0:	62fb      	str	r3, [r7, #44]	; 0x2c
        gain = (int32_t)apbs_gain_lut[gdec];
    76c2:	7eba      	ldrb	r2, [r7, #26]
    76c4:	f645 6310 	movw	r3, #24080	; 0x5e10
    76c8:	f2c0 0301 	movt	r3, #1
    76cc:	5c9b      	ldrb	r3, [r3, r2]
    76ce:	623b      	str	r3, [r7, #32]
        range = (int32_t)apbs_range[gdec];
    76d0:	7eba      	ldrb	r2, [r7, #26]
    76d2:	f645 6314 	movw	r3, #24084	; 0x5e14
    76d6:	f2c0 0301 	movt	r3, #1
    76da:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    76de:	b21b      	sxth	r3, r3
    76e0:	61fb      	str	r3, [r7, #28]
        va_ref = (int32_t)g_ace_adc_config[adc_id].va_ref;
    76e2:	7cfb      	ldrb	r3, [r7, #19]
    76e4:	f240 0248 	movw	r2, #72	; 0x48
    76e8:	f2c2 0200 	movt	r2, #8192	; 0x2000
    76ec:	ea4f 0383 	mov.w	r3, r3, lsl #2
    76f0:	4413      	add	r3, r2
    76f2:	885b      	ldrh	r3, [r3, #2]
    76f4:	627b      	str	r3, [r7, #36]	; 0x24
        
        voltage = range - (((ppe_resolution - sample) * (va_ref * gain)) / ppe_resolution);
    76f6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
    76f8:	6abb      	ldr	r3, [r7, #40]	; 0x28
    76fa:	ebc3 0302 	rsb	r3, r3, r2
    76fe:	6a7a      	ldr	r2, [r7, #36]	; 0x24
    7700:	6a39      	ldr	r1, [r7, #32]
    7702:	fb01 f202 	mul.w	r2, r1, r2
    7706:	fb02 f203 	mul.w	r2, r2, r3
    770a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    770c:	fb92 f3f3 	sdiv	r3, r2, r3
    7710:	69fa      	ldr	r2, [r7, #28]
    7712:	ebc3 0302 	rsb	r3, r3, r2
    7716:	60fb      	str	r3, [r7, #12]
    }
    return voltage;
    7718:	68fb      	ldr	r3, [r7, #12]
}
    771a:	4618      	mov	r0, r3
    771c:	f107 0734 	add.w	r7, r7, #52	; 0x34
    7720:	46bd      	mov	sp, r7
    7722:	bc80      	pop	{r7}
    7724:	4770      	bx	lr
    7726:	bf00      	nop

00007728 <ACE_convert_to_mA>:
uint32_t ACE_convert_to_mA
(
    ace_channel_handle_t    channel_handle,
    uint16_t                sample_value
)
{
    7728:	b580      	push	{r7, lr}
    772a:	b086      	sub	sp, #24
    772c:	af00      	add	r7, sp, #0
    772e:	4602      	mov	r2, r0
    7730:	460b      	mov	r3, r1
    7732:	71fa      	strb	r2, [r7, #7]
    7734:	80bb      	strh	r3, [r7, #4]
    uint32_t current = 0u;
    7736:	f04f 0300 	mov.w	r3, #0
    773a:	60bb      	str	r3, [r7, #8]
    
    ASSERT((int32_t)channel_handle < ACE_NB_OF_INPUT_CHANNELS);
    773c:	79fb      	ldrb	r3, [r7, #7]
    773e:	2b02      	cmp	r3, #2
    7740:	d900      	bls.n	7744 <ACE_convert_to_mA+0x1c>
    7742:	be00      	bkpt	0x0000
    
    if((int32_t)channel_handle < ACE_NB_OF_INPUT_CHANNELS)
    7744:	79fb      	ldrb	r3, [r7, #7]
    7746:	2b02      	cmp	r3, #2
    7748:	d842      	bhi.n	77d0 <ACE_convert_to_mA+0xa8>
    {
        adc_channel_id_t channel_id;
        uint8_t current_monitor_idx;
        
        channel_id = g_ace_channel_desc_table[channel_handle].signal_id;
    774a:	79fa      	ldrb	r2, [r7, #7]
    774c:	f240 0350 	movw	r3, #80	; 0x50
    7750:	f2c2 0300 	movt	r3, #8192	; 0x2000
    7754:	ea4f 1202 	mov.w	r2, r2, lsl #4
    7758:	4413      	add	r3, r2
    775a:	791b      	ldrb	r3, [r3, #4]
    775c:	73bb      	strb	r3, [r7, #14]
        ASSERT((int32_t)channel_id < sizeof(channel_type_lut));
    775e:	7bbb      	ldrb	r3, [r7, #14]
    7760:	2b2f      	cmp	r3, #47	; 0x2f
    7762:	d900      	bls.n	7766 <ACE_convert_to_mA+0x3e>
    7764:	be00      	bkpt	0x0000
        if(CURRENT_CHANNEL == channel_type_lut[channel_id])
    7766:	7bba      	ldrb	r2, [r7, #14]
    7768:	f645 5350 	movw	r3, #23888	; 0x5d50
    776c:	f2c0 0301 	movt	r3, #1
    7770:	5c9b      	ldrb	r3, [r3, r2]
    7772:	2b01      	cmp	r3, #1
    7774:	d12c      	bne.n	77d0 <ACE_convert_to_mA+0xa8>
             *       CM2     :       0x13     :   2
             *       CM3     :       0x17     :   3
             *       CM4     :       0x23     :   4
             */
            current_monitor_idx
                = (((uint8_t)channel_id & 0x04u) >> 2u) + (((uint8_t)channel_id & 0x30u) >> 3u);
    7776:	7bbb      	ldrb	r3, [r7, #14]
    7778:	f003 0304 	and.w	r3, r3, #4
    777c:	ea4f 0393 	mov.w	r3, r3, lsr #2
             *       CM1     :       0x07     :   1
             *       CM2     :       0x13     :   2
             *       CM3     :       0x17     :   3
             *       CM4     :       0x23     :   4
             */
            current_monitor_idx
    7780:	b2da      	uxtb	r2, r3
                = (((uint8_t)channel_id & 0x04u) >> 2u) + (((uint8_t)channel_id & 0x30u) >> 3u);
    7782:	7bbb      	ldrb	r3, [r7, #14]
    7784:	f003 0330 	and.w	r3, r3, #48	; 0x30
    7788:	ea4f 03d3 	mov.w	r3, r3, lsr #3
             *       CM1     :       0x07     :   1
             *       CM2     :       0x13     :   2
             *       CM3     :       0x17     :   3
             *       CM4     :       0x23     :   4
             */
            current_monitor_idx
    778c:	b2db      	uxtb	r3, r3
    778e:	4413      	add	r3, r2
    7790:	73fb      	strb	r3, [r7, #15]
                = (((uint8_t)channel_id & 0x04u) >> 2u) + (((uint8_t)channel_id & 0x30u) >> 3u);
            
            if(current_monitor_idx < (uint8_t)ACE_NB_OF_CURRENT_MONITORS)
    7792:	7bfb      	ldrb	r3, [r7, #15]
    7794:	2b03      	cmp	r3, #3
    7796:	d81b      	bhi.n	77d0 <ACE_convert_to_mA+0xa8>
            {
                /* Retrieve the current sensing external resistor value from 
                 * the ACE configuration data generated by the ACE configurator. */
                resistor = g_ace_current_resistors[current_monitor_idx];
    7798:	7bfa      	ldrb	r2, [r7, #15]
    779a:	f245 6384 	movw	r3, #22148	; 0x5684
    779e:	f2c0 0301 	movt	r3, #1
    77a2:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    77a6:	613b      	str	r3, [r7, #16]
                
                /* Compute mA current value taking into account the amplication
                 * factor of 50 used within the current monitor hardware. */
                voltage = (uint32_t)ACE_convert_to_mV(channel_handle, sample_value);
    77a8:	79fa      	ldrb	r2, [r7, #7]
    77aa:	88bb      	ldrh	r3, [r7, #4]
    77ac:	4610      	mov	r0, r2
    77ae:	4619      	mov	r1, r3
    77b0:	f7ff ff3a 	bl	7628 <ACE_convert_to_mV>
    77b4:	4603      	mov	r3, r0
    77b6:	617b      	str	r3, [r7, #20]
                current = (voltage * 20u) / resistor;
    77b8:	697a      	ldr	r2, [r7, #20]
    77ba:	4613      	mov	r3, r2
    77bc:	ea4f 0383 	mov.w	r3, r3, lsl #2
    77c0:	4413      	add	r3, r2
    77c2:	ea4f 0383 	mov.w	r3, r3, lsl #2
    77c6:	461a      	mov	r2, r3
    77c8:	693b      	ldr	r3, [r7, #16]
    77ca:	fbb2 f3f3 	udiv	r3, r2, r3
    77ce:	60bb      	str	r3, [r7, #8]
            }
        }
    }
    

    return current;
    77d0:	68bb      	ldr	r3, [r7, #8]
}
    77d2:	4618      	mov	r0, r3
    77d4:	f107 0718 	add.w	r7, r7, #24
    77d8:	46bd      	mov	sp, r7
    77da:	bd80      	pop	{r7, pc}

000077dc <ACE_convert_to_uA>:
uint32_t ACE_convert_to_uA
(
    ace_channel_handle_t    channel_handle,
    uint16_t                sample_value
)
{
    77dc:	b580      	push	{r7, lr}
    77de:	b086      	sub	sp, #24
    77e0:	af00      	add	r7, sp, #0
    77e2:	4602      	mov	r2, r0
    77e4:	460b      	mov	r3, r1
    77e6:	71fa      	strb	r2, [r7, #7]
    77e8:	80bb      	strh	r3, [r7, #4]
    uint32_t current = 0u;
    77ea:	f04f 0300 	mov.w	r3, #0
    77ee:	60bb      	str	r3, [r7, #8]
    
    ASSERT((int32_t)channel_handle < ACE_NB_OF_INPUT_CHANNELS);
    77f0:	79fb      	ldrb	r3, [r7, #7]
    77f2:	2b02      	cmp	r3, #2
    77f4:	d900      	bls.n	77f8 <ACE_convert_to_uA+0x1c>
    77f6:	be00      	bkpt	0x0000
    
    if((int32_t)channel_handle < ACE_NB_OF_INPUT_CHANNELS)
    77f8:	79fb      	ldrb	r3, [r7, #7]
    77fa:	2b02      	cmp	r3, #2
    77fc:	d83f      	bhi.n	787e <ACE_convert_to_uA+0xa2>
    {
        adc_channel_id_t channel_id;
        uint8_t current_monitor_idx;
        
        channel_id = g_ace_channel_desc_table[channel_handle].signal_id;
    77fe:	79fa      	ldrb	r2, [r7, #7]
    7800:	f240 0350 	movw	r3, #80	; 0x50
    7804:	f2c2 0300 	movt	r3, #8192	; 0x2000
    7808:	ea4f 1202 	mov.w	r2, r2, lsl #4
    780c:	4413      	add	r3, r2
    780e:	791b      	ldrb	r3, [r3, #4]
    7810:	73bb      	strb	r3, [r7, #14]
        ASSERT((int32_t)channel_id < sizeof(channel_type_lut));
    7812:	7bbb      	ldrb	r3, [r7, #14]
    7814:	2b2f      	cmp	r3, #47	; 0x2f
    7816:	d900      	bls.n	781a <ACE_convert_to_uA+0x3e>
    7818:	be00      	bkpt	0x0000
        if(CURRENT_CHANNEL == channel_type_lut[channel_id])
    781a:	7bba      	ldrb	r2, [r7, #14]
    781c:	f645 5350 	movw	r3, #23888	; 0x5d50
    7820:	f2c0 0301 	movt	r3, #1
    7824:	5c9b      	ldrb	r3, [r3, r2]
    7826:	2b01      	cmp	r3, #1
    7828:	d129      	bne.n	787e <ACE_convert_to_uA+0xa2>
             *       CM2     :       0x13     :   2
             *       CM3     :       0x17     :   3
             *       CM4     :       0x23     :   4
             */
            current_monitor_idx
                = (((uint8_t)channel_id & 0x04u) >> 2u) + (((uint8_t)channel_id & 0x30u) >> 3u);
    782a:	7bbb      	ldrb	r3, [r7, #14]
    782c:	f003 0304 	and.w	r3, r3, #4
    7830:	ea4f 0393 	mov.w	r3, r3, lsr #2
             *       CM1     :       0x07     :   1
             *       CM2     :       0x13     :   2
             *       CM3     :       0x17     :   3
             *       CM4     :       0x23     :   4
             */
            current_monitor_idx
    7834:	b2da      	uxtb	r2, r3
                = (((uint8_t)channel_id & 0x04u) >> 2u) + (((uint8_t)channel_id & 0x30u) >> 3u);
    7836:	7bbb      	ldrb	r3, [r7, #14]
    7838:	f003 0330 	and.w	r3, r3, #48	; 0x30
    783c:	ea4f 03d3 	mov.w	r3, r3, lsr #3
             *       CM1     :       0x07     :   1
             *       CM2     :       0x13     :   2
             *       CM3     :       0x17     :   3
             *       CM4     :       0x23     :   4
             */
            current_monitor_idx
    7840:	b2db      	uxtb	r3, r3
    7842:	4413      	add	r3, r2
    7844:	73fb      	strb	r3, [r7, #15]
                = (((uint8_t)channel_id & 0x04u) >> 2u) + (((uint8_t)channel_id & 0x30u) >> 3u);
            
            if(current_monitor_idx < (uint8_t)ACE_NB_OF_CURRENT_MONITORS)
    7846:	7bfb      	ldrb	r3, [r7, #15]
    7848:	2b03      	cmp	r3, #3
    784a:	d818      	bhi.n	787e <ACE_convert_to_uA+0xa2>
            {
                /* Retrieve the current sensing external resistor value from 
                 * the ACE configuration data generated by the ACE configurator. */
                resistor = g_ace_current_resistors[current_monitor_idx];
    784c:	7bfa      	ldrb	r2, [r7, #15]
    784e:	f245 6384 	movw	r3, #22148	; 0x5684
    7852:	f2c0 0301 	movt	r3, #1
    7856:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    785a:	613b      	str	r3, [r7, #16]
                
                /* Compute mA current value taking into account the amplication
                 * factor of 50 used within the current monitor hardware. */
                voltage = (uint32_t)ACE_convert_to_mV(channel_handle, sample_value);
    785c:	79fa      	ldrb	r2, [r7, #7]
    785e:	88bb      	ldrh	r3, [r7, #4]
    7860:	4610      	mov	r0, r2
    7862:	4619      	mov	r1, r3
    7864:	f7ff fee0 	bl	7628 <ACE_convert_to_mV>
    7868:	4603      	mov	r3, r0
    786a:	617b      	str	r3, [r7, #20]
                current = (voltage * (1000000u / 50u) ) / resistor;
    786c:	697b      	ldr	r3, [r7, #20]
    786e:	f644 6220 	movw	r2, #20000	; 0x4e20
    7872:	fb02 f203 	mul.w	r2, r2, r3
    7876:	693b      	ldr	r3, [r7, #16]
    7878:	fbb2 f3f3 	udiv	r3, r2, r3
    787c:	60bb      	str	r3, [r7, #8]
            }
        }
    }
    
    return current;
    787e:	68bb      	ldr	r3, [r7, #8]
}
    7880:	4618      	mov	r0, r3
    7882:	f107 0718 	add.w	r7, r7, #24
    7886:	46bd      	mov	sp, r7
    7888:	bd80      	pop	{r7, pc}
    788a:	bf00      	nop

0000788c <ACE_convert_to_Kelvin>:
uint32_t ACE_convert_to_Kelvin
(
    ace_channel_handle_t    channel_handle,
    uint16_t                sample_value
)
{
    788c:	b580      	push	{r7, lr}
    788e:	b084      	sub	sp, #16
    7890:	af00      	add	r7, sp, #0
    7892:	4602      	mov	r2, r0
    7894:	460b      	mov	r3, r1
    7896:	71fa      	strb	r2, [r7, #7]
    7898:	80bb      	strh	r3, [r7, #4]
    uint32_t temperature;
    uint32_t voltage;
    
    voltage = (uint32_t)ACE_convert_to_mV( channel_handle, sample_value );
    789a:	79fa      	ldrb	r2, [r7, #7]
    789c:	88bb      	ldrh	r3, [r7, #4]
    789e:	4610      	mov	r0, r2
    78a0:	4619      	mov	r1, r3
    78a2:	f7ff fec1 	bl	7628 <ACE_convert_to_mV>
    78a6:	4603      	mov	r3, r0
    78a8:	60fb      	str	r3, [r7, #12]
    
    /* Tk = (V * 10^3) / 2.5  */
    temperature = (voltage * 10u) / 25u;
    78aa:	68fa      	ldr	r2, [r7, #12]
    78ac:	4613      	mov	r3, r2
    78ae:	ea4f 0383 	mov.w	r3, r3, lsl #2
    78b2:	4413      	add	r3, r2
    78b4:	ea4f 0343 	mov.w	r3, r3, lsl #1
    78b8:	461a      	mov	r2, r3
    78ba:	f248 531f 	movw	r3, #34079	; 0x851f
    78be:	f2c5 13eb 	movt	r3, #20971	; 0x51eb
    78c2:	fba3 1302 	umull	r1, r3, r3, r2
    78c6:	ea4f 03d3 	mov.w	r3, r3, lsr #3
    78ca:	60bb      	str	r3, [r7, #8]
    
    return temperature;
    78cc:	68bb      	ldr	r3, [r7, #8]
}
    78ce:	4618      	mov	r0, r3
    78d0:	f107 0710 	add.w	r7, r7, #16
    78d4:	46bd      	mov	sp, r7
    78d6:	bd80      	pop	{r7, pc}

000078d8 <ACE_convert_to_Celsius>:
int32_t ACE_convert_to_Celsius
(
    ace_channel_handle_t    channel_handle,
    uint16_t                sample_value
)
{
    78d8:	b580      	push	{r7, lr}
    78da:	b084      	sub	sp, #16
    78dc:	af00      	add	r7, sp, #0
    78de:	4602      	mov	r2, r0
    78e0:	460b      	mov	r3, r1
    78e2:	71fa      	strb	r2, [r7, #7]
    78e4:	80bb      	strh	r3, [r7, #4]
    int32_t temperature;
    int32_t voltage;
    
    voltage = (int32_t)ACE_convert_to_mV( channel_handle, sample_value );
    78e6:	79fa      	ldrb	r2, [r7, #7]
    78e8:	88bb      	ldrh	r3, [r7, #4]
    78ea:	4610      	mov	r0, r2
    78ec:	4619      	mov	r1, r3
    78ee:	f7ff fe9b 	bl	7628 <ACE_convert_to_mV>
    78f2:	4603      	mov	r3, r0
    78f4:	60fb      	str	r3, [r7, #12]
    
    /* Tk = (V * 10^3) / 2.5  */
    /* Tc = Tk - 273.15 */
    temperature = (voltage * 4) - 2731;
    78f6:	68fb      	ldr	r3, [r7, #12]
    78f8:	ea4f 0383 	mov.w	r3, r3, lsl #2
    78fc:	f5a3 632a 	sub.w	r3, r3, #2720	; 0xaa0
    7900:	f1a3 030b 	sub.w	r3, r3, #11
    7904:	60bb      	str	r3, [r7, #8]
    
    return temperature;
    7906:	68bb      	ldr	r3, [r7, #8]
}
    7908:	4618      	mov	r0, r3
    790a:	f107 0710 	add.w	r7, r7, #16
    790e:	46bd      	mov	sp, r7
    7910:	bd80      	pop	{r7, pc}
    7912:	bf00      	nop

00007914 <ACE_convert_to_Fahrenheit>:
int32_t ACE_convert_to_Fahrenheit
(
    ace_channel_handle_t    channel_handle,
    uint16_t                sample_value
)
{
    7914:	b580      	push	{r7, lr}
    7916:	b084      	sub	sp, #16
    7918:	af00      	add	r7, sp, #0
    791a:	4602      	mov	r2, r0
    791c:	460b      	mov	r3, r1
    791e:	71fa      	strb	r2, [r7, #7]
    7920:	80bb      	strh	r3, [r7, #4]
    int32_t temperature;
    
    temperature = (int32_t)ACE_convert_to_Kelvin( channel_handle, sample_value );
    7922:	79fa      	ldrb	r2, [r7, #7]
    7924:	88bb      	ldrh	r3, [r7, #4]
    7926:	4610      	mov	r0, r2
    7928:	4619      	mov	r1, r3
    792a:	f7ff ffaf 	bl	788c <ACE_convert_to_Kelvin>
    792e:	4603      	mov	r3, r0
    7930:	60fb      	str	r3, [r7, #12]
    
    /* F = (K * 9/5) - 459.67 */
    temperature = ((temperature * 9) / 5) - 459;
    7932:	68fa      	ldr	r2, [r7, #12]
    7934:	4613      	mov	r3, r2
    7936:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    793a:	441a      	add	r2, r3
    793c:	f246 6367 	movw	r3, #26215	; 0x6667
    7940:	f2c6 6366 	movt	r3, #26214	; 0x6666
    7944:	fb83 1302 	smull	r1, r3, r3, r2
    7948:	ea4f 0163 	mov.w	r1, r3, asr #1
    794c:	ea4f 73e2 	mov.w	r3, r2, asr #31
    7950:	ebc3 0301 	rsb	r3, r3, r1
    7954:	f5a3 73e4 	sub.w	r3, r3, #456	; 0x1c8
    7958:	f1a3 0303 	sub.w	r3, r3, #3
    795c:	60fb      	str	r3, [r7, #12]
    
    return temperature;
    795e:	68fb      	ldr	r3, [r7, #12]
}
    7960:	4618      	mov	r0, r3
    7962:	f107 0710 	add.w	r7, r7, #16
    7966:	46bd      	mov	sp, r7
    7968:	bd80      	pop	{r7, pc}
    796a:	bf00      	nop

0000796c <ACE_get_channel_name>:
 */
const uint8_t * ACE_get_channel_name
(
    ace_channel_handle_t    channel_handle
)
{
    796c:	b480      	push	{r7}
    796e:	b085      	sub	sp, #20
    7970:	af00      	add	r7, sp, #0
    7972:	4603      	mov	r3, r0
    7974:	71fb      	strb	r3, [r7, #7]
    const uint8_t * p_channel_name = 0;
    7976:	f04f 0300 	mov.w	r3, #0
    797a:	60fb      	str	r3, [r7, #12]
    
    if ( channel_handle < NB_OF_ACE_CHANNEL_HANDLES)
    797c:	79fb      	ldrb	r3, [r7, #7]
    797e:	2b02      	cmp	r3, #2
    7980:	d809      	bhi.n	7996 <ACE_get_channel_name+0x2a>
    {
        p_channel_name = g_ace_channel_desc_table[channel_handle].p_sz_channel_name;
    7982:	79fa      	ldrb	r2, [r7, #7]
    7984:	f240 0350 	movw	r3, #80	; 0x50
    7988:	f2c2 0300 	movt	r3, #8192	; 0x2000
    798c:	ea4f 1202 	mov.w	r2, r2, lsl #4
    7990:	4413      	add	r3, r2
    7992:	681b      	ldr	r3, [r3, #0]
    7994:	60fb      	str	r3, [r7, #12]
    }
    
    return p_channel_name;
    7996:	68fb      	ldr	r3, [r7, #12]
}
    7998:	4618      	mov	r0, r3
    799a:	f107 0714 	add.w	r7, r7, #20
    799e:	46bd      	mov	sp, r7
    79a0:	bc80      	pop	{r7}
    79a2:	4770      	bx	lr

000079a4 <ACE_convert_mV_to_adc_value>:
uint16_t ACE_convert_mV_to_adc_value
(
    ace_channel_handle_t    channel_handle,
    uint32_t                voltage
)
{
    79a4:	b480      	push	{r7}
    79a6:	b087      	sub	sp, #28
    79a8:	af00      	add	r7, sp, #0
    79aa:	4603      	mov	r3, r0
    79ac:	6039      	str	r1, [r7, #0]
    79ae:	71fb      	strb	r3, [r7, #7]
    uint16_t sample_value;
    adc_channel_id_t channel_id;
    uint8_t adc_id;
    
    channel_id = g_ace_channel_desc_table[channel_handle].signal_id;
    79b0:	79fa      	ldrb	r2, [r7, #7]
    79b2:	f240 0350 	movw	r3, #80	; 0x50
    79b6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    79ba:	ea4f 1202 	mov.w	r2, r2, lsl #4
    79be:	4413      	add	r3, r2
    79c0:	791b      	ldrb	r3, [r3, #4]
    79c2:	73bb      	strb	r3, [r7, #14]
    adc_id = (uint8_t)channel_id >> 4u;
    79c4:	7bbb      	ldrb	r3, [r7, #14]
    79c6:	ea4f 1313 	mov.w	r3, r3, lsr #4
    79ca:	73fb      	strb	r3, [r7, #15]
    
    if (voltage > g_ace_adc_config[adc_id].va_ref)
    79cc:	7bfb      	ldrb	r3, [r7, #15]
    79ce:	f240 0248 	movw	r2, #72	; 0x48
    79d2:	f2c2 0200 	movt	r2, #8192	; 0x2000
    79d6:	ea4f 0383 	mov.w	r3, r3, lsl #2
    79da:	4413      	add	r3, r2
    79dc:	885b      	ldrh	r3, [r3, #2]
    79de:	461a      	mov	r2, r3
    79e0:	683b      	ldr	r3, [r7, #0]
    79e2:	429a      	cmp	r2, r3
    79e4:	d20a      	bcs.n	79fc <ACE_convert_mV_to_adc_value+0x58>
    {
        sample_value = g_ace_adc_config[adc_id].adc_resolution - 1u;
    79e6:	7bfa      	ldrb	r2, [r7, #15]
    79e8:	f240 0348 	movw	r3, #72	; 0x48
    79ec:	f2c2 0300 	movt	r3, #8192	; 0x2000
    79f0:	f833 3022 	ldrh.w	r3, [r3, r2, lsl #2]
    79f4:	f103 33ff 	add.w	r3, r3, #4294967295
    79f8:	81bb      	strh	r3, [r7, #12]
    79fa:	e01b      	b.n	7a34 <ACE_convert_mV_to_adc_value+0x90>
    else
    {
        uint32_t va_ref;
        uint32_t adc_resolution;
        
        va_ref = g_ace_adc_config[adc_id].va_ref;
    79fc:	7bfb      	ldrb	r3, [r7, #15]
    79fe:	f240 0248 	movw	r2, #72	; 0x48
    7a02:	f2c2 0200 	movt	r2, #8192	; 0x2000
    7a06:	ea4f 0383 	mov.w	r3, r3, lsl #2
    7a0a:	4413      	add	r3, r2
    7a0c:	885b      	ldrh	r3, [r3, #2]
    7a0e:	613b      	str	r3, [r7, #16]
        adc_resolution = g_ace_adc_config[adc_id].adc_resolution;
    7a10:	7bfa      	ldrb	r2, [r7, #15]
    7a12:	f240 0348 	movw	r3, #72	; 0x48
    7a16:	f2c2 0300 	movt	r3, #8192	; 0x2000
    7a1a:	f833 3022 	ldrh.w	r3, [r3, r2, lsl #2]
    7a1e:	617b      	str	r3, [r7, #20]
        
        sample_value = (uint16_t)((voltage * (adc_resolution - 1u)) / va_ref);
    7a20:	697b      	ldr	r3, [r7, #20]
    7a22:	f103 33ff 	add.w	r3, r3, #4294967295
    7a26:	683a      	ldr	r2, [r7, #0]
    7a28:	fb02 f203 	mul.w	r2, r2, r3
    7a2c:	693b      	ldr	r3, [r7, #16]
    7a2e:	fbb2 f3f3 	udiv	r3, r2, r3
    7a32:	81bb      	strh	r3, [r7, #12]
    }
    
    return sample_value;
    7a34:	89bb      	ldrh	r3, [r7, #12]
}
    7a36:	4618      	mov	r0, r3
    7a38:	f107 071c 	add.w	r7, r7, #28
    7a3c:	46bd      	mov	sp, r7
    7a3e:	bc80      	pop	{r7}
    7a40:	4770      	bx	lr
    7a42:	bf00      	nop

00007a44 <convert_mV_to_ppe_value>:
static uint16_t convert_mV_to_ppe_value
(
    ace_channel_handle_t    channel_handle,
    uint32_t                voltage
)
{
    7a44:	b480      	push	{r7}
    7a46:	b085      	sub	sp, #20
    7a48:	af00      	add	r7, sp, #0
    7a4a:	4603      	mov	r3, r0
    7a4c:	6039      	str	r1, [r7, #0]
    7a4e:	71fb      	strb	r3, [r7, #7]
    uint16_t sample_value;
    adc_channel_id_t channel_id;
    uint8_t adc_id;
    
    channel_id = g_ace_channel_desc_table[channel_handle].signal_id;
    7a50:	79fa      	ldrb	r2, [r7, #7]
    7a52:	f240 0350 	movw	r3, #80	; 0x50
    7a56:	f2c2 0300 	movt	r3, #8192	; 0x2000
    7a5a:	ea4f 1202 	mov.w	r2, r2, lsl #4
    7a5e:	4413      	add	r3, r2
    7a60:	791b      	ldrb	r3, [r3, #4]
    7a62:	73bb      	strb	r3, [r7, #14]
    adc_id = (uint8_t)channel_id >> 4u;
    7a64:	7bbb      	ldrb	r3, [r7, #14]
    7a66:	ea4f 1313 	mov.w	r3, r3, lsr #4
    7a6a:	73fb      	strb	r3, [r7, #15]
    
    if (voltage > g_ace_adc_config[adc_id].va_ref)
    7a6c:	7bfb      	ldrb	r3, [r7, #15]
    7a6e:	f240 0248 	movw	r2, #72	; 0x48
    7a72:	f2c2 0200 	movt	r2, #8192	; 0x2000
    7a76:	ea4f 0383 	mov.w	r3, r3, lsl #2
    7a7a:	4413      	add	r3, r2
    7a7c:	885b      	ldrh	r3, [r3, #2]
    7a7e:	461a      	mov	r2, r3
    7a80:	683b      	ldr	r3, [r7, #0]
    7a82:	429a      	cmp	r2, r3
    7a84:	d203      	bcs.n	7a8e <convert_mV_to_ppe_value+0x4a>
    {
        sample_value = PPE_SAMPLES_RESOLUTION;
    7a86:	f640 73ff 	movw	r3, #4095	; 0xfff
    7a8a:	81bb      	strh	r3, [r7, #12]
    7a8c:	e011      	b.n	7ab2 <convert_mV_to_ppe_value+0x6e>
    }
    else
    {
        sample_value = (uint16_t)((voltage * PPE_SAMPLES_RESOLUTION) / g_ace_adc_config[adc_id].va_ref);
    7a8e:	683a      	ldr	r2, [r7, #0]
    7a90:	4613      	mov	r3, r2
    7a92:	ea4f 3303 	mov.w	r3, r3, lsl #12
    7a96:	ebc2 0103 	rsb	r1, r2, r3
    7a9a:	7bfb      	ldrb	r3, [r7, #15]
    7a9c:	f240 0248 	movw	r2, #72	; 0x48
    7aa0:	f2c2 0200 	movt	r2, #8192	; 0x2000
    7aa4:	ea4f 0383 	mov.w	r3, r3, lsl #2
    7aa8:	4413      	add	r3, r2
    7aaa:	885b      	ldrh	r3, [r3, #2]
    7aac:	fbb1 f3f3 	udiv	r3, r1, r3
    7ab0:	81bb      	strh	r3, [r7, #12]
    }
    
    return sample_value;
    7ab2:	89bb      	ldrh	r3, [r7, #12]
}
    7ab4:	4618      	mov	r0, r3
    7ab6:	f107 0714 	add.w	r7, r7, #20
    7aba:	46bd      	mov	sp, r7
    7abc:	bc80      	pop	{r7}
    7abe:	4770      	bx	lr

00007ac0 <ACE_convert_from_mV>:
uint16_t ACE_convert_from_mV
(
    ace_channel_handle_t    channel_handle,
    int32_t                 voltage
)
{
    7ac0:	b480      	push	{r7}
    7ac2:	b08b      	sub	sp, #44	; 0x2c
    7ac4:	af00      	add	r7, sp, #0
    7ac6:	4603      	mov	r3, r0
    7ac8:	6039      	str	r1, [r7, #0]
    7aca:	71fb      	strb	r3, [r7, #7]
    uint16_t sample_value;
    adc_channel_id_t channel_id;
    uint8_t adc_id;
    uint32_t adc_voltage;
    
    channel_id = g_ace_channel_desc_table[channel_handle].signal_id;
    7acc:	79fa      	ldrb	r2, [r7, #7]
    7ace:	f240 0350 	movw	r3, #80	; 0x50
    7ad2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    7ad6:	ea4f 1202 	mov.w	r2, r2, lsl #4
    7ada:	4413      	add	r3, r2
    7adc:	791b      	ldrb	r3, [r3, #4]
    7ade:	72bb      	strb	r3, [r7, #10]
    adc_id = (uint8_t)channel_id >> 4u;
    7ae0:	7abb      	ldrb	r3, [r7, #10]
    7ae2:	ea4f 1313 	mov.w	r3, r3, lsr #4
    7ae6:	72fb      	strb	r3, [r7, #11]
    
    if ( abps_channel_lut[channel_id] == NON_ABPS_CHANNEL )
    7ae8:	7aba      	ldrb	r2, [r7, #10]
    7aea:	f645 53b0 	movw	r3, #23984	; 0x5db0
    7aee:	f2c0 0301 	movt	r3, #1
    7af2:	5c9b      	ldrb	r3, [r3, r2]
    7af4:	2bff      	cmp	r3, #255	; 0xff
    7af6:	d11b      	bne.n	7b30 <ACE_convert_from_mV+0x70>
    {
        if (voltage > 0)
    7af8:	683b      	ldr	r3, [r7, #0]
    7afa:	2b00      	cmp	r3, #0
    7afc:	dd02      	ble.n	7b04 <ACE_convert_from_mV+0x44>
        {
            adc_voltage = (uint32_t)voltage;
    7afe:	683b      	ldr	r3, [r7, #0]
    7b00:	60fb      	str	r3, [r7, #12]
    7b02:	e002      	b.n	7b0a <ACE_convert_from_mV+0x4a>
        }
        else
        {
            adc_voltage = 0u;
    7b04:	f04f 0300 	mov.w	r3, #0
    7b08:	60fb      	str	r3, [r7, #12]
        }
        sample_value = (uint16_t)((adc_voltage * PPE_SAMPLES_RESOLUTION) / g_ace_adc_config[adc_id].va_ref);
    7b0a:	68fa      	ldr	r2, [r7, #12]
    7b0c:	4613      	mov	r3, r2
    7b0e:	ea4f 3303 	mov.w	r3, r3, lsl #12
    7b12:	ebc2 0103 	rsb	r1, r2, r3
    7b16:	7afb      	ldrb	r3, [r7, #11]
    7b18:	f240 0248 	movw	r2, #72	; 0x48
    7b1c:	f2c2 0200 	movt	r2, #8192	; 0x2000
    7b20:	ea4f 0383 	mov.w	r3, r3, lsl #2
    7b24:	4413      	add	r3, r2
    7b26:	885b      	ldrh	r3, [r3, #2]
    7b28:	fbb1 f3f3 	udiv	r3, r1, r3
    7b2c:	813b      	strh	r3, [r7, #8]
    7b2e:	e03f      	b.n	7bb0 <ACE_convert_from_mV+0xf0>
        int32_t actual_afe_voltage;
        uint32_t gain;
        uint32_t va_ref;
        uint32_t ppe_resolution;
        
        apbs_idx = abps_idx_lut[channel_id];
    7b30:	7aba      	ldrb	r2, [r7, #10]
    7b32:	f645 53e0 	movw	r3, #24032	; 0x5de0
    7b36:	f2c0 0301 	movt	r3, #1
    7b3a:	5c9b      	ldrb	r3, [r3, r2]
    7b3c:	74bb      	strb	r3, [r7, #18]
        gdec = g_gdec_lut[apbs_idx];
    7b3e:	7cba      	ldrb	r2, [r7, #18]
    7b40:	f642 3328 	movw	r3, #11048	; 0x2b28
    7b44:	f2c2 0300 	movt	r3, #8192	; 0x2000
    7b48:	5c9b      	ldrb	r3, [r3, r2]
    7b4a:	74fb      	strb	r3, [r7, #19]

        ppe_resolution = (uint32_t)PPE_SAMPLES_RESOLUTION;
    7b4c:	f640 73ff 	movw	r3, #4095	; 0xfff
    7b50:	627b      	str	r3, [r7, #36]	; 0x24
        gain = (uint32_t)apbs_gain_lut[gdec];
    7b52:	7cfa      	ldrb	r2, [r7, #19]
    7b54:	f645 6310 	movw	r3, #24080	; 0x5e10
    7b58:	f2c0 0301 	movt	r3, #1
    7b5c:	5c9b      	ldrb	r3, [r3, r2]
    7b5e:	61fb      	str	r3, [r7, #28]
        range = (int32_t)apbs_range[gdec];
    7b60:	7cfa      	ldrb	r2, [r7, #19]
    7b62:	f645 6314 	movw	r3, #24084	; 0x5e14
    7b66:	f2c0 0301 	movt	r3, #1
    7b6a:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    7b6e:	b21b      	sxth	r3, r3
    7b70:	617b      	str	r3, [r7, #20]
        va_ref = (uint32_t)g_ace_adc_config[adc_id].va_ref;
    7b72:	7afb      	ldrb	r3, [r7, #11]
    7b74:	f240 0248 	movw	r2, #72	; 0x48
    7b78:	f2c2 0200 	movt	r2, #8192	; 0x2000
    7b7c:	ea4f 0383 	mov.w	r3, r3, lsl #2
    7b80:	4413      	add	r3, r2
    7b82:	885b      	ldrh	r3, [r3, #2]
    7b84:	623b      	str	r3, [r7, #32]
        
        actual_afe_voltage = range - voltage;
    7b86:	697a      	ldr	r2, [r7, #20]
    7b88:	683b      	ldr	r3, [r7, #0]
    7b8a:	ebc3 0302 	rsb	r3, r3, r2
    7b8e:	61bb      	str	r3, [r7, #24]
        sample_value = (uint16_t)(ppe_resolution - ((((ppe_resolution * (uint32_t)actual_afe_voltage) / gain) / va_ref)));
    7b90:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    7b92:	b29a      	uxth	r2, r3
    7b94:	69bb      	ldr	r3, [r7, #24]
    7b96:	6a79      	ldr	r1, [r7, #36]	; 0x24
    7b98:	fb01 f103 	mul.w	r1, r1, r3
    7b9c:	69fb      	ldr	r3, [r7, #28]
    7b9e:	fbb1 f1f3 	udiv	r1, r1, r3
    7ba2:	6a3b      	ldr	r3, [r7, #32]
    7ba4:	fbb1 f3f3 	udiv	r3, r1, r3
    7ba8:	b29b      	uxth	r3, r3
    7baa:	ebc3 0302 	rsb	r3, r3, r2
    7bae:	813b      	strh	r3, [r7, #8]
    }
        
    if (sample_value > MAX_PPE_SAMPLE_VALUE)
    7bb0:	893a      	ldrh	r2, [r7, #8]
    7bb2:	f640 73ff 	movw	r3, #4095	; 0xfff
    7bb6:	429a      	cmp	r2, r3
    7bb8:	d902      	bls.n	7bc0 <ACE_convert_from_mV+0x100>
    {
        sample_value = MAX_PPE_SAMPLE_VALUE;
    7bba:	f640 73ff 	movw	r3, #4095	; 0xfff
    7bbe:	813b      	strh	r3, [r7, #8]
    }
    
    return sample_value;
    7bc0:	893b      	ldrh	r3, [r7, #8]
}
    7bc2:	4618      	mov	r0, r3
    7bc4:	f107 072c 	add.w	r7, r7, #44	; 0x2c
    7bc8:	46bd      	mov	sp, r7
    7bca:	bc80      	pop	{r7}
    7bcc:	4770      	bx	lr
    7bce:	bf00      	nop

00007bd0 <ACE_convert_from_mA>:
uint16_t ACE_convert_from_mA
(
    ace_channel_handle_t    channel_handle,
    uint32_t                current
)
{
    7bd0:	b580      	push	{r7, lr}
    7bd2:	b086      	sub	sp, #24
    7bd4:	af00      	add	r7, sp, #0
    7bd6:	4603      	mov	r3, r0
    7bd8:	6039      	str	r1, [r7, #0]
    7bda:	71fb      	strb	r3, [r7, #7]
    uint16_t sample_value = 0u;
    7bdc:	f04f 0300 	mov.w	r3, #0
    7be0:	817b      	strh	r3, [r7, #10]
    uint32_t voltage;
    uint32_t resistor = 1u;
    7be2:	f04f 0301 	mov.w	r3, #1
    7be6:	613b      	str	r3, [r7, #16]
    adc_channel_id_t channel_id;
    
    ASSERT((int32_t)channel_handle < ACE_NB_OF_INPUT_CHANNELS);
    7be8:	79fb      	ldrb	r3, [r7, #7]
    7bea:	2b02      	cmp	r3, #2
    7bec:	d900      	bls.n	7bf0 <ACE_convert_from_mA+0x20>
    7bee:	be00      	bkpt	0x0000
    
    channel_id = g_ace_channel_desc_table[channel_handle].signal_id;
    7bf0:	79fa      	ldrb	r2, [r7, #7]
    7bf2:	f240 0350 	movw	r3, #80	; 0x50
    7bf6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    7bfa:	ea4f 1202 	mov.w	r2, r2, lsl #4
    7bfe:	4413      	add	r3, r2
    7c00:	791b      	ldrb	r3, [r3, #4]
    7c02:	75bb      	strb	r3, [r7, #22]
    ASSERT((int32_t)channel_id < sizeof(channel_type_lut));
    7c04:	7dbb      	ldrb	r3, [r7, #22]
    7c06:	2b2f      	cmp	r3, #47	; 0x2f
    7c08:	d900      	bls.n	7c0c <ACE_convert_from_mA+0x3c>
    7c0a:	be00      	bkpt	0x0000
    
    if(CURRENT_CHANNEL == channel_type_lut[channel_id])
    7c0c:	7dba      	ldrb	r2, [r7, #22]
    7c0e:	f645 5350 	movw	r3, #23888	; 0x5d50
    7c12:	f2c0 0301 	movt	r3, #1
    7c16:	5c9b      	ldrb	r3, [r3, r2]
    7c18:	2b01      	cmp	r3, #1
    7c1a:	d134      	bne.n	7c86 <ACE_convert_from_mA+0xb6>
    {
        uint8_t current_monitor_idx;
        
        current_monitor_idx
            = (((uint8_t)channel_id & 0x04u) >> 2u) + (((uint8_t)channel_id & 0x30u) >> 3u);
    7c1c:	7dbb      	ldrb	r3, [r7, #22]
    7c1e:	f003 0304 	and.w	r3, r3, #4
    7c22:	ea4f 0393 	mov.w	r3, r3, lsr #2
    
    if(CURRENT_CHANNEL == channel_type_lut[channel_id])
    {
        uint8_t current_monitor_idx;
        
        current_monitor_idx
    7c26:	b2da      	uxtb	r2, r3
            = (((uint8_t)channel_id & 0x04u) >> 2u) + (((uint8_t)channel_id & 0x30u) >> 3u);
    7c28:	7dbb      	ldrb	r3, [r7, #22]
    7c2a:	f003 0330 	and.w	r3, r3, #48	; 0x30
    7c2e:	ea4f 03d3 	mov.w	r3, r3, lsr #3
    
    if(CURRENT_CHANNEL == channel_type_lut[channel_id])
    {
        uint8_t current_monitor_idx;
        
        current_monitor_idx
    7c32:	b2db      	uxtb	r3, r3
    7c34:	4413      	add	r3, r2
    7c36:	75fb      	strb	r3, [r7, #23]
            = (((uint8_t)channel_id & 0x04u) >> 2u) + (((uint8_t)channel_id & 0x30u) >> 3u);
    
        if(current_monitor_idx < (uint8_t)ACE_NB_OF_CURRENT_MONITORS)
    7c38:	7dfb      	ldrb	r3, [r7, #23]
    7c3a:	2b03      	cmp	r3, #3
    7c3c:	d823      	bhi.n	7c86 <ACE_convert_from_mA+0xb6>
        {
            resistor = g_ace_current_resistors[current_monitor_idx];
    7c3e:	7dfa      	ldrb	r2, [r7, #23]
    7c40:	f245 6384 	movw	r3, #22148	; 0x5684
    7c44:	f2c0 0301 	movt	r3, #1
    7c48:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    7c4c:	613b      	str	r3, [r7, #16]
            /* 
             * Keep in mind the multiply by 50 gain within the current monitor.
             * Therefore the voltage seen on the ADC input is:
             *      V = (I * 50 * R) / 1000.
             */
            voltage = (current * resistor) / 20u;
    7c4e:	683b      	ldr	r3, [r7, #0]
    7c50:	693a      	ldr	r2, [r7, #16]
    7c52:	fb02 f203 	mul.w	r2, r2, r3
    7c56:	f64c 43cd 	movw	r3, #52429	; 0xcccd
    7c5a:	f6cc 43cc 	movt	r3, #52428	; 0xcccc
    7c5e:	fba3 1302 	umull	r1, r3, r3, r2
    7c62:	ea4f 1313 	mov.w	r3, r3, lsr #4
    7c66:	60fb      	str	r3, [r7, #12]
            sample_value = convert_mV_to_ppe_value( channel_handle, voltage );
    7c68:	79fb      	ldrb	r3, [r7, #7]
    7c6a:	4618      	mov	r0, r3
    7c6c:	68f9      	ldr	r1, [r7, #12]
    7c6e:	f7ff fee9 	bl	7a44 <convert_mV_to_ppe_value>
    7c72:	4603      	mov	r3, r0
    7c74:	817b      	strh	r3, [r7, #10]
            
            if (sample_value > MAX_PPE_SAMPLE_VALUE)
    7c76:	897a      	ldrh	r2, [r7, #10]
    7c78:	f640 73ff 	movw	r3, #4095	; 0xfff
    7c7c:	429a      	cmp	r2, r3
    7c7e:	d902      	bls.n	7c86 <ACE_convert_from_mA+0xb6>
            {
                sample_value = MAX_PPE_SAMPLE_VALUE;
    7c80:	f640 73ff 	movw	r3, #4095	; 0xfff
    7c84:	817b      	strh	r3, [r7, #10]
            }
        }
    }
    return sample_value;
    7c86:	897b      	ldrh	r3, [r7, #10]
}
    7c88:	4618      	mov	r0, r3
    7c8a:	f107 0718 	add.w	r7, r7, #24
    7c8e:	46bd      	mov	sp, r7
    7c90:	bd80      	pop	{r7, pc}
    7c92:	bf00      	nop

00007c94 <ACE_convert_from_uA>:
uint16_t ACE_convert_from_uA
(
    ace_channel_handle_t    channel_handle,
    uint32_t                current
)
{
    7c94:	b580      	push	{r7, lr}
    7c96:	b086      	sub	sp, #24
    7c98:	af00      	add	r7, sp, #0
    7c9a:	4603      	mov	r3, r0
    7c9c:	6039      	str	r1, [r7, #0]
    7c9e:	71fb      	strb	r3, [r7, #7]
    uint16_t sample_value = 0u;
    7ca0:	f04f 0300 	mov.w	r3, #0
    7ca4:	817b      	strh	r3, [r7, #10]
    uint32_t voltage;
    uint32_t resistor = 1u;
    7ca6:	f04f 0301 	mov.w	r3, #1
    7caa:	613b      	str	r3, [r7, #16]
    adc_channel_id_t channel_id;
    
    ASSERT((int32_t)channel_handle < ACE_NB_OF_INPUT_CHANNELS);
    7cac:	79fb      	ldrb	r3, [r7, #7]
    7cae:	2b02      	cmp	r3, #2
    7cb0:	d900      	bls.n	7cb4 <ACE_convert_from_uA+0x20>
    7cb2:	be00      	bkpt	0x0000
    
    channel_id = g_ace_channel_desc_table[channel_handle].signal_id;
    7cb4:	79fa      	ldrb	r2, [r7, #7]
    7cb6:	f240 0350 	movw	r3, #80	; 0x50
    7cba:	f2c2 0300 	movt	r3, #8192	; 0x2000
    7cbe:	ea4f 1202 	mov.w	r2, r2, lsl #4
    7cc2:	4413      	add	r3, r2
    7cc4:	791b      	ldrb	r3, [r3, #4]
    7cc6:	75bb      	strb	r3, [r7, #22]
    ASSERT((int32_t)channel_id < sizeof(channel_type_lut));
    7cc8:	7dbb      	ldrb	r3, [r7, #22]
    7cca:	2b2f      	cmp	r3, #47	; 0x2f
    7ccc:	d900      	bls.n	7cd0 <ACE_convert_from_uA+0x3c>
    7cce:	be00      	bkpt	0x0000
    
    if(CURRENT_CHANNEL == channel_type_lut[channel_id])
    7cd0:	7dba      	ldrb	r2, [r7, #22]
    7cd2:	f645 5350 	movw	r3, #23888	; 0x5d50
    7cd6:	f2c0 0301 	movt	r3, #1
    7cda:	5c9b      	ldrb	r3, [r3, r2]
    7cdc:	2b01      	cmp	r3, #1
    7cde:	d134      	bne.n	7d4a <ACE_convert_from_uA+0xb6>
    {
        uint8_t current_monitor_idx;
        
        current_monitor_idx
            = (((uint8_t)channel_id & 0x04u) >> 2u) + (((uint8_t)channel_id & 0x30u) >> 3u);
    7ce0:	7dbb      	ldrb	r3, [r7, #22]
    7ce2:	f003 0304 	and.w	r3, r3, #4
    7ce6:	ea4f 0393 	mov.w	r3, r3, lsr #2
    
    if(CURRENT_CHANNEL == channel_type_lut[channel_id])
    {
        uint8_t current_monitor_idx;
        
        current_monitor_idx
    7cea:	b2da      	uxtb	r2, r3
            = (((uint8_t)channel_id & 0x04u) >> 2u) + (((uint8_t)channel_id & 0x30u) >> 3u);
    7cec:	7dbb      	ldrb	r3, [r7, #22]
    7cee:	f003 0330 	and.w	r3, r3, #48	; 0x30
    7cf2:	ea4f 03d3 	mov.w	r3, r3, lsr #3
    
    if(CURRENT_CHANNEL == channel_type_lut[channel_id])
    {
        uint8_t current_monitor_idx;
        
        current_monitor_idx
    7cf6:	b2db      	uxtb	r3, r3
    7cf8:	4413      	add	r3, r2
    7cfa:	75fb      	strb	r3, [r7, #23]
            = (((uint8_t)channel_id & 0x04u) >> 2u) + (((uint8_t)channel_id & 0x30u) >> 3u);
    
        if(current_monitor_idx < (uint8_t)ACE_NB_OF_CURRENT_MONITORS)
    7cfc:	7dfb      	ldrb	r3, [r7, #23]
    7cfe:	2b03      	cmp	r3, #3
    7d00:	d823      	bhi.n	7d4a <ACE_convert_from_uA+0xb6>
        {
            resistor = g_ace_current_resistors[current_monitor_idx];
    7d02:	7dfa      	ldrb	r2, [r7, #23]
    7d04:	f245 6384 	movw	r3, #22148	; 0x5684
    7d08:	f2c0 0301 	movt	r3, #1
    7d0c:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    7d10:	613b      	str	r3, [r7, #16]
            voltage = (current * resistor) / 20000u;
    7d12:	683b      	ldr	r3, [r7, #0]
    7d14:	693a      	ldr	r2, [r7, #16]
    7d16:	fb02 f203 	mul.w	r2, r2, r3
    7d1a:	f241 7359 	movw	r3, #5977	; 0x1759
    7d1e:	f2cd 13b7 	movt	r3, #53687	; 0xd1b7
    7d22:	fba3 1302 	umull	r1, r3, r3, r2
    7d26:	ea4f 3393 	mov.w	r3, r3, lsr #14
    7d2a:	60fb      	str	r3, [r7, #12]
            sample_value = convert_mV_to_ppe_value( channel_handle, voltage );
    7d2c:	79fb      	ldrb	r3, [r7, #7]
    7d2e:	4618      	mov	r0, r3
    7d30:	68f9      	ldr	r1, [r7, #12]
    7d32:	f7ff fe87 	bl	7a44 <convert_mV_to_ppe_value>
    7d36:	4603      	mov	r3, r0
    7d38:	817b      	strh	r3, [r7, #10]
            
            if (sample_value > MAX_PPE_SAMPLE_VALUE)
    7d3a:	897a      	ldrh	r2, [r7, #10]
    7d3c:	f640 73ff 	movw	r3, #4095	; 0xfff
    7d40:	429a      	cmp	r2, r3
    7d42:	d902      	bls.n	7d4a <ACE_convert_from_uA+0xb6>
            {
                sample_value = MAX_PPE_SAMPLE_VALUE;
    7d44:	f640 73ff 	movw	r3, #4095	; 0xfff
    7d48:	817b      	strh	r3, [r7, #10]
            }
        }
    }
    return sample_value;
    7d4a:	897b      	ldrh	r3, [r7, #10]
}
    7d4c:	4618      	mov	r0, r3
    7d4e:	f107 0718 	add.w	r7, r7, #24
    7d52:	46bd      	mov	sp, r7
    7d54:	bd80      	pop	{r7, pc}
    7d56:	bf00      	nop

00007d58 <ACE_convert_from_Kelvin>:
uint16_t ACE_convert_from_Kelvin
(
    ace_channel_handle_t    channel_handle,
    uint32_t                temperature
)
{
    7d58:	b580      	push	{r7, lr}
    7d5a:	b084      	sub	sp, #16
    7d5c:	af00      	add	r7, sp, #0
    7d5e:	4603      	mov	r3, r0
    7d60:	6039      	str	r1, [r7, #0]
    7d62:	71fb      	strb	r3, [r7, #7]
    uint16_t sample_value;
    uint32_t voltage;
    
    voltage = (temperature * 25u) / 10u;
    7d64:	683a      	ldr	r2, [r7, #0]
    7d66:	4613      	mov	r3, r2
    7d68:	ea4f 0383 	mov.w	r3, r3, lsl #2
    7d6c:	4413      	add	r3, r2
    7d6e:	ea4f 0283 	mov.w	r2, r3, lsl #2
    7d72:	441a      	add	r2, r3
    7d74:	f64c 43cd 	movw	r3, #52429	; 0xcccd
    7d78:	f6cc 43cc 	movt	r3, #52428	; 0xcccc
    7d7c:	fba3 1302 	umull	r1, r3, r3, r2
    7d80:	ea4f 03d3 	mov.w	r3, r3, lsr #3
    7d84:	60fb      	str	r3, [r7, #12]
    sample_value = convert_mV_to_ppe_value( channel_handle, voltage );
    7d86:	79fb      	ldrb	r3, [r7, #7]
    7d88:	4618      	mov	r0, r3
    7d8a:	68f9      	ldr	r1, [r7, #12]
    7d8c:	f7ff fe5a 	bl	7a44 <convert_mV_to_ppe_value>
    7d90:	4603      	mov	r3, r0
    7d92:	817b      	strh	r3, [r7, #10]
    
    if (sample_value > MAX_PPE_SAMPLE_VALUE)
    7d94:	897a      	ldrh	r2, [r7, #10]
    7d96:	f640 73ff 	movw	r3, #4095	; 0xfff
    7d9a:	429a      	cmp	r2, r3
    7d9c:	d902      	bls.n	7da4 <ACE_convert_from_Kelvin+0x4c>
    {
        sample_value = MAX_PPE_SAMPLE_VALUE;
    7d9e:	f640 73ff 	movw	r3, #4095	; 0xfff
    7da2:	817b      	strh	r3, [r7, #10]
    }
    return sample_value;
    7da4:	897b      	ldrh	r3, [r7, #10]
}
    7da6:	4618      	mov	r0, r3
    7da8:	f107 0710 	add.w	r7, r7, #16
    7dac:	46bd      	mov	sp, r7
    7dae:	bd80      	pop	{r7, pc}

00007db0 <ACE_convert_from_Celsius>:
uint16_t ACE_convert_from_Celsius
(
    ace_channel_handle_t    channel_handle,
    int32_t                 temperature
)
{
    7db0:	b580      	push	{r7, lr}
    7db2:	b084      	sub	sp, #16
    7db4:	af00      	add	r7, sp, #0
    7db6:	4603      	mov	r3, r0
    7db8:	6039      	str	r1, [r7, #0]
    7dba:	71fb      	strb	r3, [r7, #7]
    uint16_t sample_value;
    uint32_t voltage;
    
    temperature = temperature + 2731;
    7dbc:	683b      	ldr	r3, [r7, #0]
    7dbe:	f503 632a 	add.w	r3, r3, #2720	; 0xaa0
    7dc2:	f103 030b 	add.w	r3, r3, #11
    7dc6:	603b      	str	r3, [r7, #0]
    voltage = (uint32_t)temperature / 4u;
    7dc8:	683b      	ldr	r3, [r7, #0]
    7dca:	ea4f 0393 	mov.w	r3, r3, lsr #2
    7dce:	60fb      	str	r3, [r7, #12]
    sample_value = convert_mV_to_ppe_value( channel_handle, voltage );
    7dd0:	79fb      	ldrb	r3, [r7, #7]
    7dd2:	4618      	mov	r0, r3
    7dd4:	68f9      	ldr	r1, [r7, #12]
    7dd6:	f7ff fe35 	bl	7a44 <convert_mV_to_ppe_value>
    7dda:	4603      	mov	r3, r0
    7ddc:	817b      	strh	r3, [r7, #10]
    
    if (sample_value > MAX_PPE_SAMPLE_VALUE)
    7dde:	897a      	ldrh	r2, [r7, #10]
    7de0:	f640 73ff 	movw	r3, #4095	; 0xfff
    7de4:	429a      	cmp	r2, r3
    7de6:	d902      	bls.n	7dee <ACE_convert_from_Celsius+0x3e>
    {
        sample_value = MAX_PPE_SAMPLE_VALUE;
    7de8:	f640 73ff 	movw	r3, #4095	; 0xfff
    7dec:	817b      	strh	r3, [r7, #10]
    }
    return sample_value;
    7dee:	897b      	ldrh	r3, [r7, #10]
}
    7df0:	4618      	mov	r0, r3
    7df2:	f107 0710 	add.w	r7, r7, #16
    7df6:	46bd      	mov	sp, r7
    7df8:	bd80      	pop	{r7, pc}
    7dfa:	bf00      	nop

00007dfc <ACE_convert_from_Fahrenheit>:
uint16_t ACE_convert_from_Fahrenheit
(
    ace_channel_handle_t    channel_handle,
    int32_t                 temperature
)
{
    7dfc:	b580      	push	{r7, lr}
    7dfe:	b084      	sub	sp, #16
    7e00:	af00      	add	r7, sp, #0
    7e02:	4603      	mov	r3, r0
    7e04:	6039      	str	r1, [r7, #0]
    7e06:	71fb      	strb	r3, [r7, #7]
    uint16_t sample_value;
    uint32_t kelvin;
    
    temperature = temperature + 459;
    7e08:	683b      	ldr	r3, [r7, #0]
    7e0a:	f503 73e4 	add.w	r3, r3, #456	; 0x1c8
    7e0e:	f103 0303 	add.w	r3, r3, #3
    7e12:	603b      	str	r3, [r7, #0]
    kelvin = (uint32_t)temperature;
    7e14:	683b      	ldr	r3, [r7, #0]
    7e16:	60fb      	str	r3, [r7, #12]
    kelvin = (kelvin * 5u) / 9u;
    7e18:	68fa      	ldr	r2, [r7, #12]
    7e1a:	4613      	mov	r3, r2
    7e1c:	ea4f 0383 	mov.w	r3, r3, lsl #2
    7e20:	441a      	add	r2, r3
    7e22:	f648 6339 	movw	r3, #36409	; 0x8e39
    7e26:	f6c3 03e3 	movt	r3, #14563	; 0x38e3
    7e2a:	fba3 1302 	umull	r1, r3, r3, r2
    7e2e:	ea4f 0353 	mov.w	r3, r3, lsr #1
    7e32:	60fb      	str	r3, [r7, #12]
    
    sample_value = ACE_convert_from_Kelvin( channel_handle, kelvin );
    7e34:	79fb      	ldrb	r3, [r7, #7]
    7e36:	4618      	mov	r0, r3
    7e38:	68f9      	ldr	r1, [r7, #12]
    7e3a:	f7ff ff8d 	bl	7d58 <ACE_convert_from_Kelvin>
    7e3e:	4603      	mov	r3, r0
    7e40:	817b      	strh	r3, [r7, #10]
    
    if (sample_value > MAX_PPE_SAMPLE_VALUE)
    7e42:	897a      	ldrh	r2, [r7, #10]
    7e44:	f640 73ff 	movw	r3, #4095	; 0xfff
    7e48:	429a      	cmp	r2, r3
    7e4a:	d902      	bls.n	7e52 <ACE_convert_from_Fahrenheit+0x56>
    {
        sample_value = MAX_PPE_SAMPLE_VALUE;
    7e4c:	f640 73ff 	movw	r3, #4095	; 0xfff
    7e50:	817b      	strh	r3, [r7, #10]
    }
    return sample_value;
    7e52:	897b      	ldrh	r3, [r7, #10]
}
    7e54:	4618      	mov	r0, r3
    7e56:	f107 0710 	add.w	r7, r7, #16
    7e5a:	46bd      	mov	sp, r7
    7e5c:	bd80      	pop	{r7, pc}
    7e5e:	bf00      	nop

00007e60 <ACE_translate_pdma_value>:
uint16_t ACE_translate_pdma_value
(
    uint32_t            pdma_value,
    adc_channel_id_t *  channel_id
)
{
    7e60:	b480      	push	{r7}
    7e62:	b085      	sub	sp, #20
    7e64:	af00      	add	r7, sp, #0
    7e66:	6078      	str	r0, [r7, #4]
    7e68:	6039      	str	r1, [r7, #0]
    uint16_t ppe_value;
      
    ppe_value = (uint16_t)((pdma_value >> 8u) & 0xFFFFu);
    7e6a:	687b      	ldr	r3, [r7, #4]
    7e6c:	ea4f 2313 	mov.w	r3, r3, lsr #8
    7e70:	81fb      	strh	r3, [r7, #14]
    if ( channel_id != 0 )
    7e72:	683b      	ldr	r3, [r7, #0]
    7e74:	2b00      	cmp	r3, #0
    7e76:	d005      	beq.n	7e84 <ACE_translate_pdma_value+0x24>
    {
        *channel_id = (adc_channel_id_t)((pdma_value >> 24u) & 0xFFu);
    7e78:	687b      	ldr	r3, [r7, #4]
    7e7a:	ea4f 6313 	mov.w	r3, r3, lsr #24
    7e7e:	b2da      	uxtb	r2, r3
    7e80:	683b      	ldr	r3, [r7, #0]
    7e82:	701a      	strb	r2, [r3, #0]
    }
    
    return ppe_value;
    7e84:	89fb      	ldrh	r3, [r7, #14]
}
    7e86:	4618      	mov	r0, r3
    7e88:	f107 0714 	add.w	r7, r7, #20
    7e8c:	46bd      	mov	sp, r7
    7e8e:	bc80      	pop	{r7}
    7e90:	4770      	bx	lr
    7e92:	bf00      	nop

00007e94 <NVIC_ClearPendingIRQ>:
 *
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
    7e94:	b480      	push	{r7}
    7e96:	b083      	sub	sp, #12
    7e98:	af00      	add	r7, sp, #0
    7e9a:	4603      	mov	r3, r0
    7e9c:	80fb      	strh	r3, [r7, #6]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
    7e9e:	f24e 1300 	movw	r3, #57600	; 0xe100
    7ea2:	f2ce 0300 	movt	r3, #57344	; 0xe000
    7ea6:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
    7eaa:	ea4f 1252 	mov.w	r2, r2, lsr #5
    7eae:	88f9      	ldrh	r1, [r7, #6]
    7eb0:	f001 011f 	and.w	r1, r1, #31
    7eb4:	f04f 0001 	mov.w	r0, #1
    7eb8:	fa00 f101 	lsl.w	r1, r0, r1
    7ebc:	f102 0260 	add.w	r2, r2, #96	; 0x60
    7ec0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
    7ec4:	f107 070c 	add.w	r7, r7, #12
    7ec8:	46bd      	mov	sp, r7
    7eca:	bc80      	pop	{r7}
    7ecc:	4770      	bx	lr
    7ece:	bf00      	nop

00007ed0 <ace_init_flags>:
/*-------------------------------------------------------------------------*//**
  Intialise the ACE driver's internal data structures used by flag control
  functions.
 */
void ace_init_flags( void )
{
    7ed0:	b480      	push	{r7}
    7ed2:	af00      	add	r7, sp, #0
        }
        
        g_ppe_global_flags_isr = 0u;
    }
#endif
}
    7ed4:	46bd      	mov	sp, r7
    7ed6:	bc80      	pop	{r7}
    7ed8:	4770      	bx	lr
    7eda:	bf00      	nop

00007edc <ACE_is_hysteresis_flag>:

/*-------------------------------------------------------------------------*//**
 *
 */
uint32_t ACE_is_hysteresis_flag( ace_flag_handle_t   flag_handle )
{
    7edc:	b480      	push	{r7}
    7ede:	b085      	sub	sp, #20
    7ee0:	af00      	add	r7, sp, #0
    7ee2:	4603      	mov	r3, r0
    7ee4:	71fb      	strb	r3, [r7, #7]
    uint32_t hysteresis = 0u;
    7ee6:	f04f 0300 	mov.w	r3, #0
    7eea:	60fb      	str	r3, [r7, #12]
    if ( g_ppe_flags_desc_table[flag_handle].flag_type >= DUAL_HYSTERESIS_OVER )
    {
        hysteresis = 1u;
    }
#endif
    return hysteresis;
    7eec:	68fb      	ldr	r3, [r7, #12]
}
    7eee:	4618      	mov	r0, r3
    7ef0:	f107 0714 	add.w	r7, r7, #20
    7ef4:	46bd      	mov	sp, r7
    7ef6:	bc80      	pop	{r7}
    7ef8:	4770      	bx	lr
    7efa:	bf00      	nop

00007efc <ACE_is_under_flag>:
 */
uint32_t ACE_is_under_flag
(
    ace_flag_handle_t   flag_handle
)
{
    7efc:	b480      	push	{r7}
    7efe:	b085      	sub	sp, #20
    7f00:	af00      	add	r7, sp, #0
    7f02:	4603      	mov	r3, r0
    7f04:	71fb      	strb	r3, [r7, #7]
    uint32_t is_under = 0;
    7f06:	f04f 0300 	mov.w	r3, #0
    7f0a:	60fb      	str	r3, [r7, #12]
        {
            is_under = flag_type_lut[flag_type];
        }
    }
#endif
    return is_under;
    7f0c:	68fb      	ldr	r3, [r7, #12]
}
    7f0e:	4618      	mov	r0, r3
    7f10:	f107 0714 	add.w	r7, r7, #20
    7f14:	46bd      	mov	sp, r7
    7f16:	bc80      	pop	{r7}
    7f18:	4770      	bx	lr
    7f1a:	bf00      	nop

00007f1c <ACE_set_flag_threshold>:
void ACE_set_flag_threshold
(
    ace_flag_handle_t   flag_handle,
    uint16_t            new_threshold
)
{
    7f1c:	b480      	push	{r7}
    7f1e:	b083      	sub	sp, #12
    7f20:	af00      	add	r7, sp, #0
    7f22:	4602      	mov	r2, r0
    7f24:	460b      	mov	r3, r1
    7f26:	71fa      	strb	r2, [r7, #7]
    7f28:	80bb      	strh	r3, [r7, #4]
                ACE->PPE_RAM_DATA[ppe_offset + 1u] = (ACE->PPE_RAM_DATA[ppe_offset + 1u] & (uint32_t)~PPE_RAM_THRESHOLD_MASK) + low_threshold;
            }
        }
    }
#endif
}
    7f2a:	f107 070c 	add.w	r7, r7, #12
    7f2e:	46bd      	mov	sp, r7
    7f30:	bc80      	pop	{r7}
    7f32:	4770      	bx	lr

00007f34 <ACE_set_flag_assertion>:
void ACE_set_flag_assertion
(
    ace_flag_handle_t   flag_handle,
    uint16_t            assertion_value
)
{
    7f34:	b480      	push	{r7}
    7f36:	b083      	sub	sp, #12
    7f38:	af00      	add	r7, sp, #0
    7f3a:	4602      	mov	r2, r0
    7f3c:	460b      	mov	r3, r1
    7f3e:	71fa      	strb	r2, [r7, #7]
    7f40:	80bb      	strh	r3, [r7, #4]
            ppe_offset = g_ppe_flags_desc_table[flag_handle].threshold_ppe_offset;
        }
        ACE->PPE_RAM_DATA[ppe_offset] = (ACE->PPE_RAM_DATA[ppe_offset] & ~PPE_RAM_THRESHOLD_MASK) + assertion_value;
    }
#endif
}
    7f42:	f107 070c 	add.w	r7, r7, #12
    7f46:	46bd      	mov	sp, r7
    7f48:	bc80      	pop	{r7}
    7f4a:	4770      	bx	lr

00007f4c <ACE_set_flag_deassertion>:
void ACE_set_flag_deassertion
(
    ace_flag_handle_t   flag_handle,
    uint16_t            assertion_value
)
{
    7f4c:	b480      	push	{r7}
    7f4e:	b083      	sub	sp, #12
    7f50:	af00      	add	r7, sp, #0
    7f52:	4602      	mov	r2, r0
    7f54:	460b      	mov	r3, r1
    7f56:	71fa      	strb	r2, [r7, #7]
    7f58:	80bb      	strh	r3, [r7, #4]
        }
        
        ACE->PPE_RAM_DATA[ppe_offset] = (ACE->PPE_RAM_DATA[ppe_offset] & ~PPE_RAM_THRESHOLD_MASK) + assertion_value;
    }
#endif
}
    7f5a:	f107 070c 	add.w	r7, r7, #12
    7f5e:	46bd      	mov	sp, r7
    7f60:	bc80      	pop	{r7}
    7f62:	4770      	bx	lr

00007f64 <ACE_set_flag_hysteresis>:
ACE_set_flag_hysteresis
(
    ace_flag_handle_t   flag_handle,
    uint16_t            adc_hysteresis
)
{
    7f64:	b480      	push	{r7}
    7f66:	b083      	sub	sp, #12
    7f68:	af00      	add	r7, sp, #0
    7f6a:	4602      	mov	r2, r0
    7f6c:	460b      	mov	r3, r1
    7f6e:	71fa      	strb	r2, [r7, #7]
    7f70:	80bb      	strh	r3, [r7, #4]
            ACE->PPE_RAM_DATA[ppe_offset] = (ACE->PPE_RAM_DATA[ppe_offset] & ~PPE_RAM_THRESHOLD_MASK) + high_threshold;
            ACE->PPE_RAM_DATA[ppe_offset + 1u] = (ACE->PPE_RAM_DATA[ppe_offset + 1u] & ~PPE_RAM_THRESHOLD_MASK) + low_threshold;
        }
    }
#endif
}
    7f72:	f107 070c 	add.w	r7, r7, #12
    7f76:	46bd      	mov	sp, r7
    7f78:	bc80      	pop	{r7}
    7f7a:	4770      	bx	lr

00007f7c <ACE_set_channel_hysteresis>:
ACE_set_channel_hysteresis
(
    ace_channel_handle_t    channel_handle,
    uint16_t                adc_hysteresis
)
{
    7f7c:	b480      	push	{r7}
    7f7e:	b083      	sub	sp, #12
    7f80:	af00      	add	r7, sp, #0
    7f82:	4602      	mov	r2, r0
    7f84:	460b      	mov	r3, r1
    7f86:	71fa      	strb	r2, [r7, #7]
    7f88:	80bb      	strh	r3, [r7, #4]
            flag_handle = (ace_flag_handle_t)g_ace_channel_desc_table[channel_handle].p_flags_array[i];
            ACE_set_flag_hysteresis( flag_handle, adc_hysteresis );
        }
    }
#endif
}
    7f8a:	f107 070c 	add.w	r7, r7, #12
    7f8e:	46bd      	mov	sp, r7
    7f90:	bc80      	pop	{r7}
    7f92:	4770      	bx	lr

00007f94 <ACE_get_flag_handle>:
ace_flag_handle_t
ACE_get_flag_handle
(
    const uint8_t * p_sz_full_flag_name
)
{
    7f94:	b480      	push	{r7}
    7f96:	b085      	sub	sp, #20
    7f98:	af00      	add	r7, sp, #0
    7f9a:	6078      	str	r0, [r7, #4]
    ace_flag_handle_t flag_handle = INVALID_FLAG_HANDLE;
    7f9c:	f04f 0300 	mov.w	r3, #0
    7fa0:	73fb      	strb	r3, [r7, #15]
                break;
            }
        }
    }
#endif
    return flag_handle;
    7fa2:	7bfb      	ldrb	r3, [r7, #15]
}
    7fa4:	4618      	mov	r0, r3
    7fa6:	f107 0714 	add.w	r7, r7, #20
    7faa:	46bd      	mov	sp, r7
    7fac:	bc80      	pop	{r7}
    7fae:	4770      	bx	lr

00007fb0 <ACE_get_flag_status>:
int32_t
ACE_get_flag_status
(
    ace_flag_handle_t   flag_handle
)
{
    7fb0:	b480      	push	{r7}
    7fb2:	b085      	sub	sp, #20
    7fb4:	af00      	add	r7, sp, #0
    7fb6:	4603      	mov	r3, r0
    7fb8:	71fb      	strb	r3, [r7, #7]
    int32_t flag_state = UNKNOWN_FLAG;
    7fba:	f04f 33ff 	mov.w	r3, #4294967295
    7fbe:	60fb      	str	r3, [r7, #12]
            }
        }

    }
#endif
    return flag_state;
    7fc0:	68fb      	ldr	r3, [r7, #12]
}
    7fc2:	4618      	mov	r0, r3
    7fc4:	f107 0714 	add.w	r7, r7, #20
    7fc8:	46bd      	mov	sp, r7
    7fca:	bc80      	pop	{r7}
    7fcc:	4770      	bx	lr
    7fce:	bf00      	nop

00007fd0 <ACE_get_flag_name>:
const uint8_t *
ACE_get_flag_name
(
    ace_flag_handle_t flag_handle
)
{
    7fd0:	b480      	push	{r7}
    7fd2:	b085      	sub	sp, #20
    7fd4:	af00      	add	r7, sp, #0
    7fd6:	4603      	mov	r3, r0
    7fd8:	71fb      	strb	r3, [r7, #7]
    const uint8_t * psz_flag_name = 0;
    7fda:	f04f 0300 	mov.w	r3, #0
    7fde:	60fb      	str	r3, [r7, #12]
    if ( flag_handle < NB_OF_ACE_FLAG_HANDLES )
    {
        psz_flag_name = g_ppe_flags_desc_table[flag_handle].p_sz_flag_name;
    }
#endif
    return psz_flag_name;
    7fe0:	68fb      	ldr	r3, [r7, #12]
}
    7fe2:	4618      	mov	r0, r3
    7fe4:	f107 0714 	add.w	r7, r7, #20
    7fe8:	46bd      	mov	sp, r7
    7fea:	bc80      	pop	{r7}
    7fec:	4770      	bx	lr
    7fee:	bf00      	nop

00007ff0 <ACE_get_flag_channel>:
ace_channel_handle_t
ACE_get_flag_channel
(
    ace_flag_handle_t flag_handle
)
{
    7ff0:	b480      	push	{r7}
    7ff2:	b085      	sub	sp, #20
    7ff4:	af00      	add	r7, sp, #0
    7ff6:	4603      	mov	r3, r0
    7ff8:	71fb      	strb	r3, [r7, #7]
    ace_channel_handle_t channel_handle = INVALID_CHANNEL_HANDLE;
    7ffa:	f04f 0303 	mov.w	r3, #3
    7ffe:	73fb      	strb	r3, [r7, #15]
    if ( flag_handle < NB_OF_ACE_FLAG_HANDLES )
    {
        channel_handle = g_ppe_flags_desc_table[flag_handle].channel_handle;
    }
#endif
    return channel_handle;
    8000:	7bfb      	ldrb	r3, [r7, #15]
}
    8002:	4618      	mov	r0, r3
    8004:	f107 0714 	add.w	r7, r7, #20
    8008:	46bd      	mov	sp, r7
    800a:	bc80      	pop	{r7}
    800c:	4770      	bx	lr
    800e:	bf00      	nop

00008010 <ACE_get_channel_flag_count>:
uint32_t
ACE_get_channel_flag_count
(
    ace_channel_handle_t    channel_handle
)
{
    8010:	b480      	push	{r7}
    8012:	b085      	sub	sp, #20
    8014:	af00      	add	r7, sp, #0
    8016:	4603      	mov	r3, r0
    8018:	71fb      	strb	r3, [r7, #7]
    uint32_t flag_count = 0;
    801a:	f04f 0300 	mov.w	r3, #0
    801e:	60fb      	str	r3, [r7, #12]
    if (channel_handle < ACE_NB_OF_INPUT_CHANNELS)
    {
        flag_count = g_ace_channel_desc_table[channel_handle].nb_of_flags;
    }
#endif
    return flag_count;
    8020:	68fb      	ldr	r3, [r7, #12]
}
    8022:	4618      	mov	r0, r3
    8024:	f107 0714 	add.w	r7, r7, #20
    8028:	46bd      	mov	sp, r7
    802a:	bc80      	pop	{r7}
    802c:	4770      	bx	lr
    802e:	bf00      	nop

00008030 <ACE_get_channel_first_flag>:
ACE_get_channel_first_flag
(
    ace_channel_handle_t    channel_handle,
    uint16_t *              iterator
)
{
    8030:	b480      	push	{r7}
    8032:	b085      	sub	sp, #20
    8034:	af00      	add	r7, sp, #0
    8036:	4603      	mov	r3, r0
    8038:	6039      	str	r1, [r7, #0]
    803a:	71fb      	strb	r3, [r7, #7]
    ace_flag_handle_t flag_handle = INVALID_FLAG_HANDLE;
    803c:	f04f 0300 	mov.w	r3, #0
    8040:	73fb      	strb	r3, [r7, #15]
        {
            flag_handle = (ace_flag_handle_t)g_ace_channel_desc_table[channel_handle].p_flags_array[*iterator];
        }
    }
#endif    
    return flag_handle;
    8042:	7bfb      	ldrb	r3, [r7, #15]
}
    8044:	4618      	mov	r0, r3
    8046:	f107 0714 	add.w	r7, r7, #20
    804a:	46bd      	mov	sp, r7
    804c:	bc80      	pop	{r7}
    804e:	4770      	bx	lr

00008050 <ACE_get_channel_next_flag>:
ACE_get_channel_next_flag
(
    ace_channel_handle_t    channel_handle,
    uint16_t *              iterator
)
{
    8050:	b480      	push	{r7}
    8052:	b085      	sub	sp, #20
    8054:	af00      	add	r7, sp, #0
    8056:	4603      	mov	r3, r0
    8058:	6039      	str	r1, [r7, #0]
    805a:	71fb      	strb	r3, [r7, #7]
    ace_flag_handle_t flag_handle = INVALID_FLAG_HANDLE;
    805c:	f04f 0300 	mov.w	r3, #0
    8060:	73fb      	strb	r3, [r7, #15]
        {
            flag_handle = (ace_flag_handle_t)g_ace_channel_desc_table[channel_handle].p_flags_array[*iterator];
        }
    }
#endif
    return flag_handle;
    8062:	7bfb      	ldrb	r3, [r7, #15]
}
    8064:	4618      	mov	r0, r3
    8066:	f107 0714 	add.w	r7, r7, #20
    806a:	46bd      	mov	sp, r7
    806c:	bc80      	pop	{r7}
    806e:	4770      	bx	lr

00008070 <ACE_enable_channel_flags_irq>:
 */
void ACE_enable_channel_flags_irq
(
    ace_channel_handle_t channel_handle
)
{
    8070:	b480      	push	{r7}
    8072:	b083      	sub	sp, #12
    8074:	af00      	add	r7, sp, #0
    8076:	4603      	mov	r3, r0
    8078:	71fb      	strb	r3, [r7, #7]
            flag_handle = (ace_flag_handle_t)g_ace_channel_desc_table[channel_handle].p_flags_array[flag_idx];
            ACE_enable_flag_irq( flag_handle );
        }
    }
#endif
}
    807a:	f107 070c 	add.w	r7, r7, #12
    807e:	46bd      	mov	sp, r7
    8080:	bc80      	pop	{r7}
    8082:	4770      	bx	lr

00008084 <ACE_disable_channel_flags_irq>:
 */
void ACE_disable_channel_flags_irq
(
    ace_channel_handle_t channel_handle
)
{
    8084:	b480      	push	{r7}
    8086:	b083      	sub	sp, #12
    8088:	af00      	add	r7, sp, #0
    808a:	4603      	mov	r3, r0
    808c:	71fb      	strb	r3, [r7, #7]
            flag_handle = (ace_flag_handle_t)g_ace_channel_desc_table[channel_handle].p_flags_array[flag_idx];
            ACE_disable_flag_irq( flag_handle );
        }
    }
#endif
}
    808e:	f107 070c 	add.w	r7, r7, #12
    8092:	46bd      	mov	sp, r7
    8094:	bc80      	pop	{r7}
    8096:	4770      	bx	lr

00008098 <ACE_clear_channel_flags_irq>:
 */
void ACE_clear_channel_flags_irq
(
    ace_channel_handle_t channel_handle
)
{
    8098:	b480      	push	{r7}
    809a:	b083      	sub	sp, #12
    809c:	af00      	add	r7, sp, #0
    809e:	4603      	mov	r3, r0
    80a0:	71fb      	strb	r3, [r7, #7]
            flag_handle = (ace_flag_handle_t)g_ace_channel_desc_table[channel_handle].p_flags_array[flag_idx];
            ACE_clear_flag_irq( flag_handle );
        }
    }
#endif
}
    80a2:	f107 070c 	add.w	r7, r7, #12
    80a6:	46bd      	mov	sp, r7
    80a8:	bc80      	pop	{r7}
    80aa:	4770      	bx	lr

000080ac <ACE_enable_flag_irq>:
 */
void ACE_enable_flag_irq
(
    ace_flag_handle_t flag_handle
)
{
    80ac:	b480      	push	{r7}
    80ae:	b083      	sub	sp, #12
    80b0:	af00      	add	r7, sp, #0
    80b2:	4603      	mov	r3, r0
    80b4:	71fb      	strb	r3, [r7, #7]
        }
        
        NVIC_EnableIRQ( threshold_irqn_lut[flag_bit_offset] );
    }
#endif
}
    80b6:	f107 070c 	add.w	r7, r7, #12
    80ba:	46bd      	mov	sp, r7
    80bc:	bc80      	pop	{r7}
    80be:	4770      	bx	lr

000080c0 <ACE_disable_flag_irq>:
 */
void ACE_disable_flag_irq
(
    ace_flag_handle_t flag_handle
)
{
    80c0:	b480      	push	{r7}
    80c2:	b083      	sub	sp, #12
    80c4:	af00      	add	r7, sp, #0
    80c6:	4603      	mov	r3, r0
    80c8:	71fb      	strb	r3, [r7, #7]
            dummy_read = *(flags_irq_enable_regs_lut[ppe_flag_group]);
            ++dummy_read;
        }
    }
#endif
}
    80ca:	f107 070c 	add.w	r7, r7, #12
    80ce:	46bd      	mov	sp, r7
    80d0:	bc80      	pop	{r7}
    80d2:	4770      	bx	lr

000080d4 <ACE_clear_flag_irq>:
 */
void ACE_clear_flag_irq
(
    ace_flag_handle_t flag_handle
)
{
    80d4:	b480      	push	{r7}
    80d6:	b083      	sub	sp, #12
    80d8:	af00      	add	r7, sp, #0
    80da:	4603      	mov	r3, r0
    80dc:	71fb      	strb	r3, [r7, #7]
            dummy_read = *(flags_irq_clear_regs_lut[ppe_flag_group]);
            ++dummy_read;
        }
    }
#endif
}
    80de:	f107 070c 	add.w	r7, r7, #12
    80e2:	46bd      	mov	sp, r7
    80e4:	bc80      	pop	{r7}
    80e6:	4770      	bx	lr

000080e8 <ACE_register_flag_isr>:
void ACE_register_flag_isr
(
    ace_flag_handle_t   flag_handle,
    flag_isr_t          flag_isr
)
{
    80e8:	b480      	push	{r7}
    80ea:	b083      	sub	sp, #12
    80ec:	af00      	add	r7, sp, #0
    80ee:	4603      	mov	r3, r0
    80f0:	6039      	str	r1, [r7, #0]
    80f2:	71fb      	strb	r3, [r7, #7]
        {
            g_ppe_flags_isr_lut[flag_id] = flag_isr;
        }
    }
#endif
}
    80f4:	f107 070c 	add.w	r7, r7, #12
    80f8:	46bd      	mov	sp, r7
    80fa:	bc80      	pop	{r7}
    80fc:	4770      	bx	lr
    80fe:	bf00      	nop

00008100 <ACE_register_channel_flags_isr>:
void ACE_register_channel_flags_isr
(
    ace_channel_handle_t    channel_handle,
    channel_flag_isr_t      channel_flag_isr
)
{
    8100:	b480      	push	{r7}
    8102:	b083      	sub	sp, #12
    8104:	af00      	add	r7, sp, #0
    8106:	4603      	mov	r3, r0
    8108:	6039      	str	r1, [r7, #0]
    810a:	71fb      	strb	r3, [r7, #7]
    if ( channel_handle < NB_OF_ACE_CHANNEL_HANDLES )
    {
        g_ppe_channel_flags_isr_lut[channel_handle] = channel_flag_isr;
    }
#endif
}
    810c:	f107 070c 	add.w	r7, r7, #12
    8110:	46bd      	mov	sp, r7
    8112:	bc80      	pop	{r7}
    8114:	4770      	bx	lr
    8116:	bf00      	nop

00008118 <ACE_register_global_flags_isr>:
 */
void ACE_register_global_flags_isr
(
    global_flag_isr_t  global_flag_isr
)
{
    8118:	b480      	push	{r7}
    811a:	b083      	sub	sp, #12
    811c:	af00      	add	r7, sp, #0
    811e:	6078      	str	r0, [r7, #4]
#if (ACE_NB_OF_PPE_FLAGS > 0)
    g_ppe_global_flags_isr = global_flag_isr;
#endif
}
    8120:	f107 070c 	add.w	r7, r7, #12
    8124:	46bd      	mov	sp, r7
    8126:	bc80      	pop	{r7}
    8128:	4770      	bx	lr
    812a:	bf00      	nop

0000812c <process_flag_irq>:
/*-------------------------------------------------------------------------*//**
 * Actual PPE flag interrupt service routines:
 */

static void process_flag_irq( uint8_t threshold_flag_id )
{
    812c:	b480      	push	{r7}
    812e:	b083      	sub	sp, #12
    8130:	af00      	add	r7, sp, #0
    8132:	4603      	mov	r3, r0
    8134:	71fb      	strb	r3, [r7, #7]
            dummy_read = *(flags_irq_clear_regs_lut[flag_group]);
            ++dummy_read;
        }
    }
#endif
}
    8136:	f107 070c 	add.w	r7, r7, #12
    813a:	46bd      	mov	sp, r7
    813c:	bc80      	pop	{r7}
    813e:	4770      	bx	lr

00008140 <ACE_PPE_Flag0_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag0_IRQHandler( void )
#else
void ACE_PPE_Flag0_IRQHandler( void )
#endif
{
    8140:	4668      	mov	r0, sp
    8142:	f020 0107 	bic.w	r1, r0, #7
    8146:	468d      	mov	sp, r1
    8148:	b589      	push	{r0, r3, r7, lr}
    814a:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG0 );
    814c:	f04f 0000 	mov.w	r0, #0
    8150:	f7ff ffec 	bl	812c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag0_IRQn );
    8154:	f04f 0076 	mov.w	r0, #118	; 0x76
    8158:	f7ff fe9c 	bl	7e94 <NVIC_ClearPendingIRQ>
}
    815c:	46bd      	mov	sp, r7
    815e:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    8162:	4685      	mov	sp, r0
    8164:	4770      	bx	lr
    8166:	bf00      	nop

00008168 <ACE_PPE_Flag1_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag1_IRQHandler( void )
#else
void ACE_PPE_Flag1_IRQHandler( void )
#endif
{
    8168:	4668      	mov	r0, sp
    816a:	f020 0107 	bic.w	r1, r0, #7
    816e:	468d      	mov	sp, r1
    8170:	b589      	push	{r0, r3, r7, lr}
    8172:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG1 );
    8174:	f04f 0001 	mov.w	r0, #1
    8178:	f7ff ffd8 	bl	812c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag1_IRQn );
    817c:	f04f 0077 	mov.w	r0, #119	; 0x77
    8180:	f7ff fe88 	bl	7e94 <NVIC_ClearPendingIRQ>
}
    8184:	46bd      	mov	sp, r7
    8186:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    818a:	4685      	mov	sp, r0
    818c:	4770      	bx	lr
    818e:	bf00      	nop

00008190 <ACE_PPE_Flag2_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag2_IRQHandler( void )
#else
void ACE_PPE_Flag2_IRQHandler( void )
#endif
{
    8190:	4668      	mov	r0, sp
    8192:	f020 0107 	bic.w	r1, r0, #7
    8196:	468d      	mov	sp, r1
    8198:	b589      	push	{r0, r3, r7, lr}
    819a:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG2 );
    819c:	f04f 0002 	mov.w	r0, #2
    81a0:	f7ff ffc4 	bl	812c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag2_IRQn );
    81a4:	f04f 0078 	mov.w	r0, #120	; 0x78
    81a8:	f7ff fe74 	bl	7e94 <NVIC_ClearPendingIRQ>
}
    81ac:	46bd      	mov	sp, r7
    81ae:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    81b2:	4685      	mov	sp, r0
    81b4:	4770      	bx	lr
    81b6:	bf00      	nop

000081b8 <ACE_PPE_Flag3_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag3_IRQHandler( void )
#else
void ACE_PPE_Flag3_IRQHandler( void )
#endif
{
    81b8:	4668      	mov	r0, sp
    81ba:	f020 0107 	bic.w	r1, r0, #7
    81be:	468d      	mov	sp, r1
    81c0:	b589      	push	{r0, r3, r7, lr}
    81c2:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG3 );
    81c4:	f04f 0003 	mov.w	r0, #3
    81c8:	f7ff ffb0 	bl	812c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag3_IRQn );
    81cc:	f04f 0079 	mov.w	r0, #121	; 0x79
    81d0:	f7ff fe60 	bl	7e94 <NVIC_ClearPendingIRQ>
}
    81d4:	46bd      	mov	sp, r7
    81d6:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    81da:	4685      	mov	sp, r0
    81dc:	4770      	bx	lr
    81de:	bf00      	nop

000081e0 <ACE_PPE_Flag4_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag4_IRQHandler( void )
#else
void ACE_PPE_Flag4_IRQHandler( void )
#endif
{
    81e0:	4668      	mov	r0, sp
    81e2:	f020 0107 	bic.w	r1, r0, #7
    81e6:	468d      	mov	sp, r1
    81e8:	b589      	push	{r0, r3, r7, lr}
    81ea:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG4 );
    81ec:	f04f 0004 	mov.w	r0, #4
    81f0:	f7ff ff9c 	bl	812c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag4_IRQn );
    81f4:	f04f 007a 	mov.w	r0, #122	; 0x7a
    81f8:	f7ff fe4c 	bl	7e94 <NVIC_ClearPendingIRQ>
}
    81fc:	46bd      	mov	sp, r7
    81fe:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    8202:	4685      	mov	sp, r0
    8204:	4770      	bx	lr
    8206:	bf00      	nop

00008208 <ACE_PPE_Flag5_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag5_IRQHandler( void )
#else
void ACE_PPE_Flag5_IRQHandler( void )
#endif
{
    8208:	4668      	mov	r0, sp
    820a:	f020 0107 	bic.w	r1, r0, #7
    820e:	468d      	mov	sp, r1
    8210:	b589      	push	{r0, r3, r7, lr}
    8212:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG5 );
    8214:	f04f 0005 	mov.w	r0, #5
    8218:	f7ff ff88 	bl	812c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag5_IRQn );
    821c:	f04f 007b 	mov.w	r0, #123	; 0x7b
    8220:	f7ff fe38 	bl	7e94 <NVIC_ClearPendingIRQ>
}
    8224:	46bd      	mov	sp, r7
    8226:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    822a:	4685      	mov	sp, r0
    822c:	4770      	bx	lr
    822e:	bf00      	nop

00008230 <ACE_PPE_Flag6_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag6_IRQHandler( void )
#else
void ACE_PPE_Flag6_IRQHandler( void )
#endif
{
    8230:	4668      	mov	r0, sp
    8232:	f020 0107 	bic.w	r1, r0, #7
    8236:	468d      	mov	sp, r1
    8238:	b589      	push	{r0, r3, r7, lr}
    823a:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG6 );
    823c:	f04f 0006 	mov.w	r0, #6
    8240:	f7ff ff74 	bl	812c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag6_IRQn );
    8244:	f04f 007c 	mov.w	r0, #124	; 0x7c
    8248:	f7ff fe24 	bl	7e94 <NVIC_ClearPendingIRQ>
}
    824c:	46bd      	mov	sp, r7
    824e:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    8252:	4685      	mov	sp, r0
    8254:	4770      	bx	lr
    8256:	bf00      	nop

00008258 <ACE_PPE_Flag7_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag7_IRQHandler( void )
#else
void ACE_PPE_Flag7_IRQHandler( void )
#endif
{
    8258:	4668      	mov	r0, sp
    825a:	f020 0107 	bic.w	r1, r0, #7
    825e:	468d      	mov	sp, r1
    8260:	b589      	push	{r0, r3, r7, lr}
    8262:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG7 );
    8264:	f04f 0007 	mov.w	r0, #7
    8268:	f7ff ff60 	bl	812c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag7_IRQn );
    826c:	f04f 007d 	mov.w	r0, #125	; 0x7d
    8270:	f7ff fe10 	bl	7e94 <NVIC_ClearPendingIRQ>
}
    8274:	46bd      	mov	sp, r7
    8276:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    827a:	4685      	mov	sp, r0
    827c:	4770      	bx	lr
    827e:	bf00      	nop

00008280 <ACE_PPE_Flag8_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag8_IRQHandler( void )
#else
void ACE_PPE_Flag8_IRQHandler( void )
#endif
{
    8280:	4668      	mov	r0, sp
    8282:	f020 0107 	bic.w	r1, r0, #7
    8286:	468d      	mov	sp, r1
    8288:	b589      	push	{r0, r3, r7, lr}
    828a:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG8 );
    828c:	f04f 0008 	mov.w	r0, #8
    8290:	f7ff ff4c 	bl	812c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag8_IRQn );
    8294:	f04f 007e 	mov.w	r0, #126	; 0x7e
    8298:	f7ff fdfc 	bl	7e94 <NVIC_ClearPendingIRQ>
}
    829c:	46bd      	mov	sp, r7
    829e:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    82a2:	4685      	mov	sp, r0
    82a4:	4770      	bx	lr
    82a6:	bf00      	nop

000082a8 <ACE_PPE_Flag9_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag9_IRQHandler( void )
#else
void ACE_PPE_Flag9_IRQHandler( void )
#endif
{
    82a8:	4668      	mov	r0, sp
    82aa:	f020 0107 	bic.w	r1, r0, #7
    82ae:	468d      	mov	sp, r1
    82b0:	b589      	push	{r0, r3, r7, lr}
    82b2:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG9 );
    82b4:	f04f 0009 	mov.w	r0, #9
    82b8:	f7ff ff38 	bl	812c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag9_IRQn );
    82bc:	f04f 007f 	mov.w	r0, #127	; 0x7f
    82c0:	f7ff fde8 	bl	7e94 <NVIC_ClearPendingIRQ>
}
    82c4:	46bd      	mov	sp, r7
    82c6:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    82ca:	4685      	mov	sp, r0
    82cc:	4770      	bx	lr
    82ce:	bf00      	nop

000082d0 <ACE_PPE_Flag10_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag10_IRQHandler( void )
#else
void ACE_PPE_Flag10_IRQHandler( void )
#endif
{
    82d0:	4668      	mov	r0, sp
    82d2:	f020 0107 	bic.w	r1, r0, #7
    82d6:	468d      	mov	sp, r1
    82d8:	b589      	push	{r0, r3, r7, lr}
    82da:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG10 );
    82dc:	f04f 000a 	mov.w	r0, #10
    82e0:	f7ff ff24 	bl	812c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag10_IRQn );
    82e4:	f04f 0080 	mov.w	r0, #128	; 0x80
    82e8:	f7ff fdd4 	bl	7e94 <NVIC_ClearPendingIRQ>
}
    82ec:	46bd      	mov	sp, r7
    82ee:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    82f2:	4685      	mov	sp, r0
    82f4:	4770      	bx	lr
    82f6:	bf00      	nop

000082f8 <ACE_PPE_Flag11_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag11_IRQHandler( void )
#else
void ACE_PPE_Flag11_IRQHandler( void )
#endif
{
    82f8:	4668      	mov	r0, sp
    82fa:	f020 0107 	bic.w	r1, r0, #7
    82fe:	468d      	mov	sp, r1
    8300:	b589      	push	{r0, r3, r7, lr}
    8302:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG11 );
    8304:	f04f 000b 	mov.w	r0, #11
    8308:	f7ff ff10 	bl	812c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag11_IRQn );
    830c:	f04f 0081 	mov.w	r0, #129	; 0x81
    8310:	f7ff fdc0 	bl	7e94 <NVIC_ClearPendingIRQ>
}
    8314:	46bd      	mov	sp, r7
    8316:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    831a:	4685      	mov	sp, r0
    831c:	4770      	bx	lr
    831e:	bf00      	nop

00008320 <ACE_PPE_Flag12_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag12_IRQHandler( void )
#else
void ACE_PPE_Flag12_IRQHandler( void )
#endif
{
    8320:	4668      	mov	r0, sp
    8322:	f020 0107 	bic.w	r1, r0, #7
    8326:	468d      	mov	sp, r1
    8328:	b589      	push	{r0, r3, r7, lr}
    832a:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG12 );
    832c:	f04f 000c 	mov.w	r0, #12
    8330:	f7ff fefc 	bl	812c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag12_IRQn );
    8334:	f04f 0082 	mov.w	r0, #130	; 0x82
    8338:	f7ff fdac 	bl	7e94 <NVIC_ClearPendingIRQ>
}
    833c:	46bd      	mov	sp, r7
    833e:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    8342:	4685      	mov	sp, r0
    8344:	4770      	bx	lr
    8346:	bf00      	nop

00008348 <ACE_PPE_Flag13_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag13_IRQHandler( void )
#else
void ACE_PPE_Flag13_IRQHandler( void )
#endif
{
    8348:	4668      	mov	r0, sp
    834a:	f020 0107 	bic.w	r1, r0, #7
    834e:	468d      	mov	sp, r1
    8350:	b589      	push	{r0, r3, r7, lr}
    8352:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG13 );
    8354:	f04f 000d 	mov.w	r0, #13
    8358:	f7ff fee8 	bl	812c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag13_IRQn );
    835c:	f04f 0083 	mov.w	r0, #131	; 0x83
    8360:	f7ff fd98 	bl	7e94 <NVIC_ClearPendingIRQ>
}
    8364:	46bd      	mov	sp, r7
    8366:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    836a:	4685      	mov	sp, r0
    836c:	4770      	bx	lr
    836e:	bf00      	nop

00008370 <ACE_PPE_Flag14_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag14_IRQHandler( void )
#else
void ACE_PPE_Flag14_IRQHandler( void )
#endif
{
    8370:	4668      	mov	r0, sp
    8372:	f020 0107 	bic.w	r1, r0, #7
    8376:	468d      	mov	sp, r1
    8378:	b589      	push	{r0, r3, r7, lr}
    837a:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG14 );
    837c:	f04f 000e 	mov.w	r0, #14
    8380:	f7ff fed4 	bl	812c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag14_IRQn );
    8384:	f04f 0084 	mov.w	r0, #132	; 0x84
    8388:	f7ff fd84 	bl	7e94 <NVIC_ClearPendingIRQ>
}
    838c:	46bd      	mov	sp, r7
    838e:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    8392:	4685      	mov	sp, r0
    8394:	4770      	bx	lr
    8396:	bf00      	nop

00008398 <ACE_PPE_Flag15_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag15_IRQHandler( void )
#else
void ACE_PPE_Flag15_IRQHandler( void )
#endif
{
    8398:	4668      	mov	r0, sp
    839a:	f020 0107 	bic.w	r1, r0, #7
    839e:	468d      	mov	sp, r1
    83a0:	b589      	push	{r0, r3, r7, lr}
    83a2:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG15 );
    83a4:	f04f 000f 	mov.w	r0, #15
    83a8:	f7ff fec0 	bl	812c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag15_IRQn );
    83ac:	f04f 0085 	mov.w	r0, #133	; 0x85
    83b0:	f7ff fd70 	bl	7e94 <NVIC_ClearPendingIRQ>
}
    83b4:	46bd      	mov	sp, r7
    83b6:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    83ba:	4685      	mov	sp, r0
    83bc:	4770      	bx	lr
    83be:	bf00      	nop

000083c0 <ACE_PPE_Flag16_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag16_IRQHandler( void )
#else
void ACE_PPE_Flag16_IRQHandler( void )
#endif
{
    83c0:	4668      	mov	r0, sp
    83c2:	f020 0107 	bic.w	r1, r0, #7
    83c6:	468d      	mov	sp, r1
    83c8:	b589      	push	{r0, r3, r7, lr}
    83ca:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG16 );
    83cc:	f04f 0010 	mov.w	r0, #16
    83d0:	f7ff feac 	bl	812c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag16_IRQn );
    83d4:	f04f 0086 	mov.w	r0, #134	; 0x86
    83d8:	f7ff fd5c 	bl	7e94 <NVIC_ClearPendingIRQ>
}
    83dc:	46bd      	mov	sp, r7
    83de:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    83e2:	4685      	mov	sp, r0
    83e4:	4770      	bx	lr
    83e6:	bf00      	nop

000083e8 <ACE_PPE_Flag17_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag17_IRQHandler( void )
#else
void ACE_PPE_Flag17_IRQHandler( void )
#endif
{
    83e8:	4668      	mov	r0, sp
    83ea:	f020 0107 	bic.w	r1, r0, #7
    83ee:	468d      	mov	sp, r1
    83f0:	b589      	push	{r0, r3, r7, lr}
    83f2:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG17 );
    83f4:	f04f 0011 	mov.w	r0, #17
    83f8:	f7ff fe98 	bl	812c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag17_IRQn );
    83fc:	f04f 0087 	mov.w	r0, #135	; 0x87
    8400:	f7ff fd48 	bl	7e94 <NVIC_ClearPendingIRQ>
}
    8404:	46bd      	mov	sp, r7
    8406:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    840a:	4685      	mov	sp, r0
    840c:	4770      	bx	lr
    840e:	bf00      	nop

00008410 <ACE_PPE_Flag18_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag18_IRQHandler( void )
#else
void ACE_PPE_Flag18_IRQHandler( void )
#endif
{
    8410:	4668      	mov	r0, sp
    8412:	f020 0107 	bic.w	r1, r0, #7
    8416:	468d      	mov	sp, r1
    8418:	b589      	push	{r0, r3, r7, lr}
    841a:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG18 );
    841c:	f04f 0012 	mov.w	r0, #18
    8420:	f7ff fe84 	bl	812c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag18_IRQn );
    8424:	f04f 0088 	mov.w	r0, #136	; 0x88
    8428:	f7ff fd34 	bl	7e94 <NVIC_ClearPendingIRQ>
}
    842c:	46bd      	mov	sp, r7
    842e:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    8432:	4685      	mov	sp, r0
    8434:	4770      	bx	lr
    8436:	bf00      	nop

00008438 <ACE_PPE_Flag19_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag19_IRQHandler( void )
#else
void ACE_PPE_Flag19_IRQHandler( void )
#endif
{
    8438:	4668      	mov	r0, sp
    843a:	f020 0107 	bic.w	r1, r0, #7
    843e:	468d      	mov	sp, r1
    8440:	b589      	push	{r0, r3, r7, lr}
    8442:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG19 );
    8444:	f04f 0013 	mov.w	r0, #19
    8448:	f7ff fe70 	bl	812c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag19_IRQn );
    844c:	f04f 0089 	mov.w	r0, #137	; 0x89
    8450:	f7ff fd20 	bl	7e94 <NVIC_ClearPendingIRQ>
}
    8454:	46bd      	mov	sp, r7
    8456:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    845a:	4685      	mov	sp, r0
    845c:	4770      	bx	lr
    845e:	bf00      	nop

00008460 <ACE_PPE_Flag20_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag20_IRQHandler( void )
#else
void ACE_PPE_Flag20_IRQHandler( void )
#endif
{
    8460:	4668      	mov	r0, sp
    8462:	f020 0107 	bic.w	r1, r0, #7
    8466:	468d      	mov	sp, r1
    8468:	b589      	push	{r0, r3, r7, lr}
    846a:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG20 );
    846c:	f04f 0014 	mov.w	r0, #20
    8470:	f7ff fe5c 	bl	812c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag20_IRQn );
    8474:	f04f 008a 	mov.w	r0, #138	; 0x8a
    8478:	f7ff fd0c 	bl	7e94 <NVIC_ClearPendingIRQ>
}
    847c:	46bd      	mov	sp, r7
    847e:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    8482:	4685      	mov	sp, r0
    8484:	4770      	bx	lr
    8486:	bf00      	nop

00008488 <ACE_PPE_Flag21_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag21_IRQHandler( void )
#else
void ACE_PPE_Flag21_IRQHandler( void )
#endif
{
    8488:	4668      	mov	r0, sp
    848a:	f020 0107 	bic.w	r1, r0, #7
    848e:	468d      	mov	sp, r1
    8490:	b589      	push	{r0, r3, r7, lr}
    8492:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG21 );
    8494:	f04f 0015 	mov.w	r0, #21
    8498:	f7ff fe48 	bl	812c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag21_IRQn );
    849c:	f04f 008b 	mov.w	r0, #139	; 0x8b
    84a0:	f7ff fcf8 	bl	7e94 <NVIC_ClearPendingIRQ>
}
    84a4:	46bd      	mov	sp, r7
    84a6:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    84aa:	4685      	mov	sp, r0
    84ac:	4770      	bx	lr
    84ae:	bf00      	nop

000084b0 <ACE_PPE_Flag22_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag22_IRQHandler( void )
#else
void ACE_PPE_Flag22_IRQHandler( void )
#endif
{
    84b0:	4668      	mov	r0, sp
    84b2:	f020 0107 	bic.w	r1, r0, #7
    84b6:	468d      	mov	sp, r1
    84b8:	b589      	push	{r0, r3, r7, lr}
    84ba:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG22 );
    84bc:	f04f 0016 	mov.w	r0, #22
    84c0:	f7ff fe34 	bl	812c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag22_IRQn );
    84c4:	f04f 008c 	mov.w	r0, #140	; 0x8c
    84c8:	f7ff fce4 	bl	7e94 <NVIC_ClearPendingIRQ>
}
    84cc:	46bd      	mov	sp, r7
    84ce:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    84d2:	4685      	mov	sp, r0
    84d4:	4770      	bx	lr
    84d6:	bf00      	nop

000084d8 <ACE_PPE_Flag23_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag23_IRQHandler( void )
#else
void ACE_PPE_Flag23_IRQHandler( void )
#endif
{
    84d8:	4668      	mov	r0, sp
    84da:	f020 0107 	bic.w	r1, r0, #7
    84de:	468d      	mov	sp, r1
    84e0:	b589      	push	{r0, r3, r7, lr}
    84e2:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG23 );
    84e4:	f04f 0017 	mov.w	r0, #23
    84e8:	f7ff fe20 	bl	812c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag23_IRQn );
    84ec:	f04f 008d 	mov.w	r0, #141	; 0x8d
    84f0:	f7ff fcd0 	bl	7e94 <NVIC_ClearPendingIRQ>
}
    84f4:	46bd      	mov	sp, r7
    84f6:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    84fa:	4685      	mov	sp, r0
    84fc:	4770      	bx	lr
    84fe:	bf00      	nop

00008500 <ACE_PPE_Flag24_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag24_IRQHandler( void )
#else
void ACE_PPE_Flag24_IRQHandler( void )
#endif
{
    8500:	4668      	mov	r0, sp
    8502:	f020 0107 	bic.w	r1, r0, #7
    8506:	468d      	mov	sp, r1
    8508:	b589      	push	{r0, r3, r7, lr}
    850a:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG24 );
    850c:	f04f 0018 	mov.w	r0, #24
    8510:	f7ff fe0c 	bl	812c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag24_IRQn );
    8514:	f04f 008e 	mov.w	r0, #142	; 0x8e
    8518:	f7ff fcbc 	bl	7e94 <NVIC_ClearPendingIRQ>
}
    851c:	46bd      	mov	sp, r7
    851e:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    8522:	4685      	mov	sp, r0
    8524:	4770      	bx	lr
    8526:	bf00      	nop

00008528 <ACE_PPE_Flag25_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag25_IRQHandler( void )
#else
void ACE_PPE_Flag25_IRQHandler( void )
#endif
{
    8528:	4668      	mov	r0, sp
    852a:	f020 0107 	bic.w	r1, r0, #7
    852e:	468d      	mov	sp, r1
    8530:	b589      	push	{r0, r3, r7, lr}
    8532:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG25 );
    8534:	f04f 0019 	mov.w	r0, #25
    8538:	f7ff fdf8 	bl	812c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag25_IRQn );
    853c:	f04f 008f 	mov.w	r0, #143	; 0x8f
    8540:	f7ff fca8 	bl	7e94 <NVIC_ClearPendingIRQ>
}
    8544:	46bd      	mov	sp, r7
    8546:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    854a:	4685      	mov	sp, r0
    854c:	4770      	bx	lr
    854e:	bf00      	nop

00008550 <ACE_PPE_Flag26_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag26_IRQHandler( void )
#else
void ACE_PPE_Flag26_IRQHandler( void )
#endif
{
    8550:	4668      	mov	r0, sp
    8552:	f020 0107 	bic.w	r1, r0, #7
    8556:	468d      	mov	sp, r1
    8558:	b589      	push	{r0, r3, r7, lr}
    855a:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG26 );
    855c:	f04f 001a 	mov.w	r0, #26
    8560:	f7ff fde4 	bl	812c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag26_IRQn );
    8564:	f04f 0090 	mov.w	r0, #144	; 0x90
    8568:	f7ff fc94 	bl	7e94 <NVIC_ClearPendingIRQ>
}
    856c:	46bd      	mov	sp, r7
    856e:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    8572:	4685      	mov	sp, r0
    8574:	4770      	bx	lr
    8576:	bf00      	nop

00008578 <ACE_PPE_Flag27_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag27_IRQHandler( void )
#else
void ACE_PPE_Flag27_IRQHandler( void )
#endif
{
    8578:	4668      	mov	r0, sp
    857a:	f020 0107 	bic.w	r1, r0, #7
    857e:	468d      	mov	sp, r1
    8580:	b589      	push	{r0, r3, r7, lr}
    8582:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG27 );
    8584:	f04f 001b 	mov.w	r0, #27
    8588:	f7ff fdd0 	bl	812c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag27_IRQn );
    858c:	f04f 0091 	mov.w	r0, #145	; 0x91
    8590:	f7ff fc80 	bl	7e94 <NVIC_ClearPendingIRQ>
}
    8594:	46bd      	mov	sp, r7
    8596:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    859a:	4685      	mov	sp, r0
    859c:	4770      	bx	lr
    859e:	bf00      	nop

000085a0 <ACE_PPE_Flag28_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag28_IRQHandler( void )
#else
void ACE_PPE_Flag28_IRQHandler( void )
#endif
{
    85a0:	4668      	mov	r0, sp
    85a2:	f020 0107 	bic.w	r1, r0, #7
    85a6:	468d      	mov	sp, r1
    85a8:	b589      	push	{r0, r3, r7, lr}
    85aa:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG28 );
    85ac:	f04f 001c 	mov.w	r0, #28
    85b0:	f7ff fdbc 	bl	812c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag28_IRQn );
    85b4:	f04f 0092 	mov.w	r0, #146	; 0x92
    85b8:	f7ff fc6c 	bl	7e94 <NVIC_ClearPendingIRQ>
}
    85bc:	46bd      	mov	sp, r7
    85be:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    85c2:	4685      	mov	sp, r0
    85c4:	4770      	bx	lr
    85c6:	bf00      	nop

000085c8 <ACE_PPE_Flag29_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag29_IRQHandler( void )
#else
void ACE_PPE_Flag29_IRQHandler( void )
#endif
{
    85c8:	4668      	mov	r0, sp
    85ca:	f020 0107 	bic.w	r1, r0, #7
    85ce:	468d      	mov	sp, r1
    85d0:	b589      	push	{r0, r3, r7, lr}
    85d2:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG29 );
    85d4:	f04f 001d 	mov.w	r0, #29
    85d8:	f7ff fda8 	bl	812c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag29_IRQn );
    85dc:	f04f 0093 	mov.w	r0, #147	; 0x93
    85e0:	f7ff fc58 	bl	7e94 <NVIC_ClearPendingIRQ>
}
    85e4:	46bd      	mov	sp, r7
    85e6:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    85ea:	4685      	mov	sp, r0
    85ec:	4770      	bx	lr
    85ee:	bf00      	nop

000085f0 <ACE_PPE_Flag30_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag30_IRQHandler( void )
#else
void ACE_PPE_Flag30_IRQHandler( void )
#endif
{
    85f0:	4668      	mov	r0, sp
    85f2:	f020 0107 	bic.w	r1, r0, #7
    85f6:	468d      	mov	sp, r1
    85f8:	b589      	push	{r0, r3, r7, lr}
    85fa:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG30 );
    85fc:	f04f 001e 	mov.w	r0, #30
    8600:	f7ff fd94 	bl	812c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag30_IRQn );
    8604:	f04f 0094 	mov.w	r0, #148	; 0x94
    8608:	f7ff fc44 	bl	7e94 <NVIC_ClearPendingIRQ>
}
    860c:	46bd      	mov	sp, r7
    860e:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    8612:	4685      	mov	sp, r0
    8614:	4770      	bx	lr
    8616:	bf00      	nop

00008618 <ACE_PPE_Flag31_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag31_IRQHandler( void )
#else
void ACE_PPE_Flag31_IRQHandler( void )
#endif
{
    8618:	4668      	mov	r0, sp
    861a:	f020 0107 	bic.w	r1, r0, #7
    861e:	468d      	mov	sp, r1
    8620:	b589      	push	{r0, r3, r7, lr}
    8622:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG31 );
    8624:	f04f 001f 	mov.w	r0, #31
    8628:	f7ff fd80 	bl	812c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag31_IRQn );
    862c:	f04f 0095 	mov.w	r0, #149	; 0x95
    8630:	f7ff fc30 	bl	7e94 <NVIC_ClearPendingIRQ>
}
    8634:	46bd      	mov	sp, r7
    8636:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    863a:	4685      	mov	sp, r0
    863c:	4770      	bx	lr
    863e:	bf00      	nop

00008640 <ACE_get_sse_seq_handle>:
sse_sequence_handle_t
ACE_get_sse_seq_handle
(
    const uint8_t * p_sz_sequence_name
)
{
    8640:	b580      	push	{r7, lr}
    8642:	b084      	sub	sp, #16
    8644:	af00      	add	r7, sp, #0
    8646:	6078      	str	r0, [r7, #4]
    uint16_t seq_idx;
    sse_sequence_handle_t handle = INVALID_SSE_SEQ_HANDLE;
    8648:	f64f 73ff 	movw	r3, #65535	; 0xffff
    864c:	817b      	strh	r3, [r7, #10]
    
    for ( seq_idx = 0u;  seq_idx < (uint32_t)ACE_NB_OF_SSE_PROCEDURES; ++seq_idx )
    864e:	f04f 0300 	mov.w	r3, #0
    8652:	813b      	strh	r3, [r7, #8]
    8654:	e02d      	b.n	86b2 <ACE_get_sse_seq_handle+0x72>
    {
        if ( g_sse_sequences_desc_table[seq_idx].p_sz_proc_name != 0 )
    8656:	8939      	ldrh	r1, [r7, #8]
    8658:	f240 0280 	movw	r2, #128	; 0x80
    865c:	f2c2 0200 	movt	r2, #8192	; 0x2000
    8660:	460b      	mov	r3, r1
    8662:	ea4f 0383 	mov.w	r3, r3, lsl #2
    8666:	440b      	add	r3, r1
    8668:	ea4f 0383 	mov.w	r3, r3, lsl #2
    866c:	4413      	add	r3, r2
    866e:	681b      	ldr	r3, [r3, #0]
    8670:	2b00      	cmp	r3, #0
    8672:	d01a      	beq.n	86aa <ACE_get_sse_seq_handle+0x6a>
        {
            int32_t diff;
            diff = strncmp( (const char *)p_sz_sequence_name, (const char *)g_sse_sequences_desc_table[seq_idx].p_sz_proc_name, MAX_PROCEDURE_NAME_LENGTH );
    8674:	8939      	ldrh	r1, [r7, #8]
    8676:	f240 0280 	movw	r2, #128	; 0x80
    867a:	f2c2 0200 	movt	r2, #8192	; 0x2000
    867e:	460b      	mov	r3, r1
    8680:	ea4f 0383 	mov.w	r3, r3, lsl #2
    8684:	440b      	add	r3, r1
    8686:	ea4f 0383 	mov.w	r3, r3, lsl #2
    868a:	4413      	add	r3, r2
    868c:	681b      	ldr	r3, [r3, #0]
    868e:	6878      	ldr	r0, [r7, #4]
    8690:	4619      	mov	r1, r3
    8692:	f04f 0209 	mov.w	r2, #9
    8696:	f00c fae7 	bl	14c68 <strncmp>
    869a:	4603      	mov	r3, r0
    869c:	60fb      	str	r3, [r7, #12]
            if ( 0 == diff )
    869e:	68fb      	ldr	r3, [r7, #12]
    86a0:	2b00      	cmp	r3, #0
    86a2:	d102      	bne.n	86aa <ACE_get_sse_seq_handle+0x6a>
            {
                /* channel name found. */
                handle = seq_idx;
    86a4:	893b      	ldrh	r3, [r7, #8]
    86a6:	817b      	strh	r3, [r7, #10]
                break;
    86a8:	e006      	b.n	86b8 <ACE_get_sse_seq_handle+0x78>
)
{
    uint16_t seq_idx;
    sse_sequence_handle_t handle = INVALID_SSE_SEQ_HANDLE;
    
    for ( seq_idx = 0u;  seq_idx < (uint32_t)ACE_NB_OF_SSE_PROCEDURES; ++seq_idx )
    86aa:	893b      	ldrh	r3, [r7, #8]
    86ac:	f103 0301 	add.w	r3, r3, #1
    86b0:	813b      	strh	r3, [r7, #8]
    86b2:	893b      	ldrh	r3, [r7, #8]
    86b4:	2b01      	cmp	r3, #1
    86b6:	d9ce      	bls.n	8656 <ACE_get_sse_seq_handle+0x16>
                handle = seq_idx;
                break;
            }
        }
    }
    return handle;
    86b8:	897b      	ldrh	r3, [r7, #10]
}
    86ba:	4618      	mov	r0, r3
    86bc:	f107 0710 	add.w	r7, r7, #16
    86c0:	46bd      	mov	sp, r7
    86c2:	bd80      	pop	{r7, pc}

000086c4 <ACE_load_sse>:
 */
void ACE_load_sse
(
    sse_sequence_handle_t  sequence
)
{
    86c4:	b480      	push	{r7}
    86c6:	b085      	sub	sp, #20
    86c8:	af00      	add	r7, sp, #0
    86ca:	4603      	mov	r3, r0
    86cc:	80fb      	strh	r3, [r7, #6]
    ASSERT( sequence < (sse_sequence_handle_t)ACE_NB_OF_SSE_PROCEDURES );
    86ce:	88fb      	ldrh	r3, [r7, #6]
    86d0:	2b01      	cmp	r3, #1
    86d2:	d900      	bls.n	86d6 <ACE_load_sse+0x12>
    86d4:	be00      	bkpt	0x0000
    
    if ( sequence < (sse_sequence_handle_t)ACE_NB_OF_SSE_PROCEDURES )
    86d6:	88fb      	ldrh	r3, [r7, #6]
    86d8:	2b01      	cmp	r3, #1
    86da:	f200 8085 	bhi.w	87e8 <ACE_load_sse+0x124>
    {
        uint16_t i;
        uint16_t offset;
        const uint16_t * p_ucode;
        
        ASSERT( g_sse_sequences_desc_table[sequence].sse_pc_id < NB_OF_ANALOG_BLOCKS );
    86de:	88f9      	ldrh	r1, [r7, #6]
    86e0:	f240 0280 	movw	r2, #128	; 0x80
    86e4:	f2c2 0200 	movt	r2, #8192	; 0x2000
    86e8:	460b      	mov	r3, r1
    86ea:	ea4f 0383 	mov.w	r3, r3, lsl #2
    86ee:	440b      	add	r3, r1
    86f0:	ea4f 0383 	mov.w	r3, r3, lsl #2
    86f4:	4413      	add	r3, r2
    86f6:	f103 0310 	add.w	r3, r3, #16
    86fa:	781b      	ldrb	r3, [r3, #0]
    86fc:	2b02      	cmp	r3, #2
    86fe:	d900      	bls.n	8702 <ACE_load_sse+0x3e>
    8700:	be00      	bkpt	0x0000
        
        if ( g_sse_sequences_desc_table[sequence].sse_pc_id < NB_OF_ANALOG_BLOCKS )
    8702:	88f9      	ldrh	r1, [r7, #6]
    8704:	f240 0280 	movw	r2, #128	; 0x80
    8708:	f2c2 0200 	movt	r2, #8192	; 0x2000
    870c:	460b      	mov	r3, r1
    870e:	ea4f 0383 	mov.w	r3, r3, lsl #2
    8712:	440b      	add	r3, r1
    8714:	ea4f 0383 	mov.w	r3, r3, lsl #2
    8718:	4413      	add	r3, r2
    871a:	f103 0310 	add.w	r3, r3, #16
    871e:	781b      	ldrb	r3, [r3, #0]
    8720:	2b02      	cmp	r3, #2
    8722:	d861      	bhi.n	87e8 <ACE_load_sse+0x124>
        {
            /* Stop relevant program counter. */
            *sse_pc_ctrl_lut[g_sse_sequences_desc_table[sequence].sse_pc_id] = SSE_STOP;
    8724:	88f9      	ldrh	r1, [r7, #6]
    8726:	f240 0280 	movw	r2, #128	; 0x80
    872a:	f2c2 0200 	movt	r2, #8192	; 0x2000
    872e:	460b      	mov	r3, r1
    8730:	ea4f 0383 	mov.w	r3, r3, lsl #2
    8734:	440b      	add	r3, r1
    8736:	ea4f 0383 	mov.w	r3, r3, lsl #2
    873a:	4413      	add	r3, r2
    873c:	f103 0310 	add.w	r3, r3, #16
    8740:	781b      	ldrb	r3, [r3, #0]
    8742:	461a      	mov	r2, r3
    8744:	f645 631c 	movw	r3, #24092	; 0x5e1c
    8748:	f2c0 0301 	movt	r3, #1
    874c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    8750:	f04f 0200 	mov.w	r2, #0
    8754:	601a      	str	r2, [r3, #0]
            
            /* Load microcode into SEE RAM.*/
            p_ucode = g_sse_sequences_desc_table[sequence].sse_ucode;
    8756:	88f9      	ldrh	r1, [r7, #6]
    8758:	f240 0280 	movw	r2, #128	; 0x80
    875c:	f2c2 0200 	movt	r2, #8192	; 0x2000
    8760:	460b      	mov	r3, r1
    8762:	ea4f 0383 	mov.w	r3, r3, lsl #2
    8766:	440b      	add	r3, r1
    8768:	ea4f 0383 	mov.w	r3, r3, lsl #2
    876c:	4413      	add	r3, r2
    876e:	f103 030c 	add.w	r3, r3, #12
    8772:	681b      	ldr	r3, [r3, #0]
    8774:	60fb      	str	r3, [r7, #12]
            offset = g_sse_sequences_desc_table[sequence].sse_load_offset;
    8776:	88f9      	ldrh	r1, [r7, #6]
    8778:	f240 0280 	movw	r2, #128	; 0x80
    877c:	f2c2 0200 	movt	r2, #8192	; 0x2000
    8780:	460b      	mov	r3, r1
    8782:	ea4f 0383 	mov.w	r3, r3, lsl #2
    8786:	440b      	add	r3, r1
    8788:	ea4f 0383 	mov.w	r3, r3, lsl #2
    878c:	4413      	add	r3, r2
    878e:	88db      	ldrh	r3, [r3, #6]
    8790:	817b      	strh	r3, [r7, #10]
            
            for ( i = 0u; i < g_sse_sequences_desc_table[sequence].sse_ucode_length; ++i )
    8792:	f04f 0300 	mov.w	r3, #0
    8796:	813b      	strh	r3, [r7, #8]
    8798:	e014      	b.n	87c4 <ACE_load_sse+0x100>
            {
                ACE->SSE_RAM_DATA[offset + i] = (uint32_t)*p_ucode;
    879a:	f240 0300 	movw	r3, #0
    879e:	f2c4 0302 	movt	r3, #16386	; 0x4002
    87a2:	8979      	ldrh	r1, [r7, #10]
    87a4:	893a      	ldrh	r2, [r7, #8]
    87a6:	440a      	add	r2, r1
    87a8:	68f9      	ldr	r1, [r7, #12]
    87aa:	8809      	ldrh	r1, [r1, #0]
    87ac:	f502 7200 	add.w	r2, r2, #512	; 0x200
    87b0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
                ++p_ucode;
    87b4:	68fb      	ldr	r3, [r7, #12]
    87b6:	f103 0302 	add.w	r3, r3, #2
    87ba:	60fb      	str	r3, [r7, #12]
            
            /* Load microcode into SEE RAM.*/
            p_ucode = g_sse_sequences_desc_table[sequence].sse_ucode;
            offset = g_sse_sequences_desc_table[sequence].sse_load_offset;
            
            for ( i = 0u; i < g_sse_sequences_desc_table[sequence].sse_ucode_length; ++i )
    87bc:	893b      	ldrh	r3, [r7, #8]
    87be:	f103 0301 	add.w	r3, r3, #1
    87c2:	813b      	strh	r3, [r7, #8]
    87c4:	88f9      	ldrh	r1, [r7, #6]
    87c6:	f240 0280 	movw	r2, #128	; 0x80
    87ca:	f2c2 0200 	movt	r2, #8192	; 0x2000
    87ce:	460b      	mov	r3, r1
    87d0:	ea4f 0383 	mov.w	r3, r3, lsl #2
    87d4:	440b      	add	r3, r1
    87d6:	ea4f 0383 	mov.w	r3, r3, lsl #2
    87da:	4413      	add	r3, r2
    87dc:	f103 0308 	add.w	r3, r3, #8
    87e0:	881b      	ldrh	r3, [r3, #0]
    87e2:	893a      	ldrh	r2, [r7, #8]
    87e4:	429a      	cmp	r2, r3
    87e6:	d3d8      	bcc.n	879a <ACE_load_sse+0xd6>
                ACE->SSE_RAM_DATA[offset + i] = (uint32_t)*p_ucode;
                ++p_ucode;
            }
        }
    }
}
    87e8:	f107 0714 	add.w	r7, r7, #20
    87ec:	46bd      	mov	sp, r7
    87ee:	bc80      	pop	{r7}
    87f0:	4770      	bx	lr
    87f2:	bf00      	nop

000087f4 <ACE_start_sse>:
 */
void ACE_start_sse
(
    sse_sequence_handle_t  sequence
)
{
    87f4:	b480      	push	{r7}
    87f6:	b085      	sub	sp, #20
    87f8:	af00      	add	r7, sp, #0
    87fa:	4603      	mov	r3, r0
    87fc:	80fb      	strh	r3, [r7, #6]
    ASSERT( sequence < (sse_sequence_handle_t)ACE_NB_OF_SSE_PROCEDURES );
    87fe:	88fb      	ldrh	r3, [r7, #6]
    8800:	2b01      	cmp	r3, #1
    8802:	d900      	bls.n	8806 <ACE_start_sse+0x12>
    8804:	be00      	bkpt	0x0000
    
    if ( sequence < (sse_sequence_handle_t)ACE_NB_OF_SSE_PROCEDURES )
    8806:	88fb      	ldrh	r3, [r7, #6]
    8808:	2b01      	cmp	r3, #1
    880a:	f200 808d 	bhi.w	8928 <ACE_start_sse+0x134>
    {
        uint16_t pc;
        
        ASSERT( g_sse_sequences_desc_table[sequence].sse_pc_id < NB_OF_ANALOG_BLOCKS );
    880e:	88f9      	ldrh	r1, [r7, #6]
    8810:	f240 0280 	movw	r2, #128	; 0x80
    8814:	f2c2 0200 	movt	r2, #8192	; 0x2000
    8818:	460b      	mov	r3, r1
    881a:	ea4f 0383 	mov.w	r3, r3, lsl #2
    881e:	440b      	add	r3, r1
    8820:	ea4f 0383 	mov.w	r3, r3, lsl #2
    8824:	4413      	add	r3, r2
    8826:	f103 0310 	add.w	r3, r3, #16
    882a:	781b      	ldrb	r3, [r3, #0]
    882c:	2b02      	cmp	r3, #2
    882e:	d900      	bls.n	8832 <ACE_start_sse+0x3e>
    8830:	be00      	bkpt	0x0000
        ASSERT( g_sse_sequences_desc_table[sequence].sse_load_offset < SEE_RAM_WORD_SIZE );
    8832:	88f9      	ldrh	r1, [r7, #6]
    8834:	f240 0280 	movw	r2, #128	; 0x80
    8838:	f2c2 0200 	movt	r2, #8192	; 0x2000
    883c:	460b      	mov	r3, r1
    883e:	ea4f 0383 	mov.w	r3, r3, lsl #2
    8842:	440b      	add	r3, r1
    8844:	ea4f 0383 	mov.w	r3, r3, lsl #2
    8848:	4413      	add	r3, r2
    884a:	88da      	ldrh	r2, [r3, #6]
    884c:	f240 13ff 	movw	r3, #511	; 0x1ff
    8850:	429a      	cmp	r2, r3
    8852:	d900      	bls.n	8856 <ACE_start_sse+0x62>
    8854:	be00      	bkpt	0x0000
    
        pc = g_sse_sequences_desc_table[sequence].sse_load_offset;
    8856:	88f9      	ldrh	r1, [r7, #6]
    8858:	f240 0280 	movw	r2, #128	; 0x80
    885c:	f2c2 0200 	movt	r2, #8192	; 0x2000
    8860:	460b      	mov	r3, r1
    8862:	ea4f 0383 	mov.w	r3, r3, lsl #2
    8866:	440b      	add	r3, r1
    8868:	ea4f 0383 	mov.w	r3, r3, lsl #2
    886c:	4413      	add	r3, r2
    886e:	88db      	ldrh	r3, [r3, #6]
    8870:	81fb      	strh	r3, [r7, #14]
        
        if ( pc < 256u )
    8872:	89fb      	ldrh	r3, [r7, #14]
    8874:	2bff      	cmp	r3, #255	; 0xff
    8876:	d818      	bhi.n	88aa <ACE_start_sse+0xb6>
        {
            *sse_pc_lo_lut[g_sse_sequences_desc_table[sequence].sse_pc_id] = pc;
    8878:	88f9      	ldrh	r1, [r7, #6]
    887a:	f240 0280 	movw	r2, #128	; 0x80
    887e:	f2c2 0200 	movt	r2, #8192	; 0x2000
    8882:	460b      	mov	r3, r1
    8884:	ea4f 0383 	mov.w	r3, r3, lsl #2
    8888:	440b      	add	r3, r1
    888a:	ea4f 0383 	mov.w	r3, r3, lsl #2
    888e:	4413      	add	r3, r2
    8890:	f103 0310 	add.w	r3, r3, #16
    8894:	781b      	ldrb	r3, [r3, #0]
    8896:	461a      	mov	r2, r3
    8898:	f645 6328 	movw	r3, #24104	; 0x5e28
    889c:	f2c0 0301 	movt	r3, #1
    88a0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    88a4:	89fa      	ldrh	r2, [r7, #14]
    88a6:	601a      	str	r2, [r3, #0]
    88a8:	e019      	b.n	88de <ACE_start_sse+0xea>
        }
        else
        {
            *sse_pc_hi_lut[g_sse_sequences_desc_table[sequence].sse_pc_id] = pc - 256;
    88aa:	88f9      	ldrh	r1, [r7, #6]
    88ac:	f240 0280 	movw	r2, #128	; 0x80
    88b0:	f2c2 0200 	movt	r2, #8192	; 0x2000
    88b4:	460b      	mov	r3, r1
    88b6:	ea4f 0383 	mov.w	r3, r3, lsl #2
    88ba:	440b      	add	r3, r1
    88bc:	ea4f 0383 	mov.w	r3, r3, lsl #2
    88c0:	4413      	add	r3, r2
    88c2:	f103 0310 	add.w	r3, r3, #16
    88c6:	781b      	ldrb	r3, [r3, #0]
    88c8:	461a      	mov	r2, r3
    88ca:	f645 6334 	movw	r3, #24116	; 0x5e34
    88ce:	f2c0 0301 	movt	r3, #1
    88d2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    88d6:	89fa      	ldrh	r2, [r7, #14]
    88d8:	f5a2 7280 	sub.w	r2, r2, #256	; 0x100
    88dc:	601a      	str	r2, [r3, #0]
        }
        
        *sse_pc_ctrl_lut[g_sse_sequences_desc_table[sequence].sse_pc_id] = SSE_START;
    88de:	88f9      	ldrh	r1, [r7, #6]
    88e0:	f240 0280 	movw	r2, #128	; 0x80
    88e4:	f2c2 0200 	movt	r2, #8192	; 0x2000
    88e8:	460b      	mov	r3, r1
    88ea:	ea4f 0383 	mov.w	r3, r3, lsl #2
    88ee:	440b      	add	r3, r1
    88f0:	ea4f 0383 	mov.w	r3, r3, lsl #2
    88f4:	4413      	add	r3, r2
    88f6:	f103 0310 	add.w	r3, r3, #16
    88fa:	781b      	ldrb	r3, [r3, #0]
    88fc:	461a      	mov	r2, r3
    88fe:	f645 631c 	movw	r3, #24092	; 0x5e1c
    8902:	f2c0 0301 	movt	r3, #1
    8906:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    890a:	f04f 0201 	mov.w	r2, #1
    890e:	601a      	str	r2, [r3, #0]
        
        /* Enable Sample Sequencing Engine in case it was not done as part of
         * system boot. */
        ACE->SSE_TS_CTRL |= TS_ENABLE_MASK;
    8910:	f240 0300 	movw	r3, #0
    8914:	f2c4 0302 	movt	r3, #16386	; 0x4002
    8918:	f240 0200 	movw	r2, #0
    891c:	f2c4 0202 	movt	r2, #16386	; 0x4002
    8920:	6852      	ldr	r2, [r2, #4]
    8922:	f042 0201 	orr.w	r2, r2, #1
    8926:	605a      	str	r2, [r3, #4]
    }
}
    8928:	f107 0714 	add.w	r7, r7, #20
    892c:	46bd      	mov	sp, r7
    892e:	bc80      	pop	{r7}
    8930:	4770      	bx	lr
    8932:	bf00      	nop

00008934 <ACE_restart_sse>:
 */
void ACE_restart_sse
(
    sse_sequence_handle_t  sequence
)
{
    8934:	b480      	push	{r7}
    8936:	b085      	sub	sp, #20
    8938:	af00      	add	r7, sp, #0
    893a:	4603      	mov	r3, r0
    893c:	80fb      	strh	r3, [r7, #6]
    ASSERT( sequence < ACE_NB_OF_SSE_PROCEDURES );
    893e:	88fb      	ldrh	r3, [r7, #6]
    8940:	2b01      	cmp	r3, #1
    8942:	d900      	bls.n	8946 <ACE_restart_sse+0x12>
    8944:	be00      	bkpt	0x0000
    ASSERT( g_sse_sequences_desc_table[sequence].sse_pc_id < NB_OF_ANALOG_BLOCKS );
    8946:	88f9      	ldrh	r1, [r7, #6]
    8948:	f240 0280 	movw	r2, #128	; 0x80
    894c:	f2c2 0200 	movt	r2, #8192	; 0x2000
    8950:	460b      	mov	r3, r1
    8952:	ea4f 0383 	mov.w	r3, r3, lsl #2
    8956:	440b      	add	r3, r1
    8958:	ea4f 0383 	mov.w	r3, r3, lsl #2
    895c:	4413      	add	r3, r2
    895e:	f103 0310 	add.w	r3, r3, #16
    8962:	781b      	ldrb	r3, [r3, #0]
    8964:	2b02      	cmp	r3, #2
    8966:	d900      	bls.n	896a <ACE_restart_sse+0x36>
    8968:	be00      	bkpt	0x0000
    ASSERT( g_sse_sequences_desc_table[sequence].sse_load_offset < SEE_RAM_WORD_SIZE );
    896a:	88f9      	ldrh	r1, [r7, #6]
    896c:	f240 0280 	movw	r2, #128	; 0x80
    8970:	f2c2 0200 	movt	r2, #8192	; 0x2000
    8974:	460b      	mov	r3, r1
    8976:	ea4f 0383 	mov.w	r3, r3, lsl #2
    897a:	440b      	add	r3, r1
    897c:	ea4f 0383 	mov.w	r3, r3, lsl #2
    8980:	4413      	add	r3, r2
    8982:	88da      	ldrh	r2, [r3, #6]
    8984:	f240 13ff 	movw	r3, #511	; 0x1ff
    8988:	429a      	cmp	r2, r3
    898a:	d900      	bls.n	898e <ACE_restart_sse+0x5a>
    898c:	be00      	bkpt	0x0000
    
    if ( sequence < (sse_sequence_handle_t)ACE_NB_OF_SSE_PROCEDURES )
    898e:	88fb      	ldrh	r3, [r7, #6]
    8990:	2b01      	cmp	r3, #1
    8992:	d85c      	bhi.n	8a4e <ACE_restart_sse+0x11a>
    {
        uint16_t pc;
        
        pc = g_sse_sequences_desc_table[sequence].sse_loop_pc;
    8994:	88f9      	ldrh	r1, [r7, #6]
    8996:	f240 0280 	movw	r2, #128	; 0x80
    899a:	f2c2 0200 	movt	r2, #8192	; 0x2000
    899e:	460b      	mov	r3, r1
    89a0:	ea4f 0383 	mov.w	r3, r3, lsl #2
    89a4:	440b      	add	r3, r1
    89a6:	ea4f 0383 	mov.w	r3, r3, lsl #2
    89aa:	4413      	add	r3, r2
    89ac:	889b      	ldrh	r3, [r3, #4]
    89ae:	81fb      	strh	r3, [r7, #14]
        
        if ( pc < 256u )
    89b0:	89fb      	ldrh	r3, [r7, #14]
    89b2:	2bff      	cmp	r3, #255	; 0xff
    89b4:	d818      	bhi.n	89e8 <ACE_restart_sse+0xb4>
        {
            *sse_pc_lo_lut[g_sse_sequences_desc_table[sequence].sse_pc_id] = pc;
    89b6:	88f9      	ldrh	r1, [r7, #6]
    89b8:	f240 0280 	movw	r2, #128	; 0x80
    89bc:	f2c2 0200 	movt	r2, #8192	; 0x2000
    89c0:	460b      	mov	r3, r1
    89c2:	ea4f 0383 	mov.w	r3, r3, lsl #2
    89c6:	440b      	add	r3, r1
    89c8:	ea4f 0383 	mov.w	r3, r3, lsl #2
    89cc:	4413      	add	r3, r2
    89ce:	f103 0310 	add.w	r3, r3, #16
    89d2:	781b      	ldrb	r3, [r3, #0]
    89d4:	461a      	mov	r2, r3
    89d6:	f645 6328 	movw	r3, #24104	; 0x5e28
    89da:	f2c0 0301 	movt	r3, #1
    89de:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    89e2:	89fa      	ldrh	r2, [r7, #14]
    89e4:	601a      	str	r2, [r3, #0]
    89e6:	e019      	b.n	8a1c <ACE_restart_sse+0xe8>
        }
        else
        {
            *sse_pc_hi_lut[g_sse_sequences_desc_table[sequence].sse_pc_id] = pc - 256;
    89e8:	88f9      	ldrh	r1, [r7, #6]
    89ea:	f240 0280 	movw	r2, #128	; 0x80
    89ee:	f2c2 0200 	movt	r2, #8192	; 0x2000
    89f2:	460b      	mov	r3, r1
    89f4:	ea4f 0383 	mov.w	r3, r3, lsl #2
    89f8:	440b      	add	r3, r1
    89fa:	ea4f 0383 	mov.w	r3, r3, lsl #2
    89fe:	4413      	add	r3, r2
    8a00:	f103 0310 	add.w	r3, r3, #16
    8a04:	781b      	ldrb	r3, [r3, #0]
    8a06:	461a      	mov	r2, r3
    8a08:	f645 6334 	movw	r3, #24116	; 0x5e34
    8a0c:	f2c0 0301 	movt	r3, #1
    8a10:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    8a14:	89fa      	ldrh	r2, [r7, #14]
    8a16:	f5a2 7280 	sub.w	r2, r2, #256	; 0x100
    8a1a:	601a      	str	r2, [r3, #0]
        }
        
        *sse_pc_ctrl_lut[g_sse_sequences_desc_table[sequence].sse_pc_id] = SSE_START;
    8a1c:	88f9      	ldrh	r1, [r7, #6]
    8a1e:	f240 0280 	movw	r2, #128	; 0x80
    8a22:	f2c2 0200 	movt	r2, #8192	; 0x2000
    8a26:	460b      	mov	r3, r1
    8a28:	ea4f 0383 	mov.w	r3, r3, lsl #2
    8a2c:	440b      	add	r3, r1
    8a2e:	ea4f 0383 	mov.w	r3, r3, lsl #2
    8a32:	4413      	add	r3, r2
    8a34:	f103 0310 	add.w	r3, r3, #16
    8a38:	781b      	ldrb	r3, [r3, #0]
    8a3a:	461a      	mov	r2, r3
    8a3c:	f645 631c 	movw	r3, #24092	; 0x5e1c
    8a40:	f2c0 0301 	movt	r3, #1
    8a44:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    8a48:	f04f 0201 	mov.w	r2, #1
    8a4c:	601a      	str	r2, [r3, #0]
    }
}
    8a4e:	f107 0714 	add.w	r7, r7, #20
    8a52:	46bd      	mov	sp, r7
    8a54:	bc80      	pop	{r7}
    8a56:	4770      	bx	lr

00008a58 <ACE_stop_sse>:
 */
void ACE_stop_sse
(
    sse_sequence_handle_t  sequence
)
{
    8a58:	b480      	push	{r7}
    8a5a:	b083      	sub	sp, #12
    8a5c:	af00      	add	r7, sp, #0
    8a5e:	4603      	mov	r3, r0
    8a60:	80fb      	strh	r3, [r7, #6]
    ASSERT( sequence < ACE_NB_OF_SSE_PROCEDURES );
    8a62:	88fb      	ldrh	r3, [r7, #6]
    8a64:	2b01      	cmp	r3, #1
    8a66:	d900      	bls.n	8a6a <ACE_stop_sse+0x12>
    8a68:	be00      	bkpt	0x0000
    
    if ( sequence < (sse_sequence_handle_t)ACE_NB_OF_SSE_PROCEDURES )
    8a6a:	88fb      	ldrh	r3, [r7, #6]
    8a6c:	2b01      	cmp	r3, #1
    8a6e:	d818      	bhi.n	8aa2 <ACE_stop_sse+0x4a>
    {
        /* Stop relevant program counter. */
        *sse_pc_ctrl_lut[g_sse_sequences_desc_table[sequence].sse_pc_id] = SSE_STOP;
    8a70:	88f9      	ldrh	r1, [r7, #6]
    8a72:	f240 0280 	movw	r2, #128	; 0x80
    8a76:	f2c2 0200 	movt	r2, #8192	; 0x2000
    8a7a:	460b      	mov	r3, r1
    8a7c:	ea4f 0383 	mov.w	r3, r3, lsl #2
    8a80:	440b      	add	r3, r1
    8a82:	ea4f 0383 	mov.w	r3, r3, lsl #2
    8a86:	4413      	add	r3, r2
    8a88:	f103 0310 	add.w	r3, r3, #16
    8a8c:	781b      	ldrb	r3, [r3, #0]
    8a8e:	461a      	mov	r2, r3
    8a90:	f645 631c 	movw	r3, #24092	; 0x5e1c
    8a94:	f2c0 0301 	movt	r3, #1
    8a98:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    8a9c:	f04f 0200 	mov.w	r2, #0
    8aa0:	601a      	str	r2, [r3, #0]
    }
}
    8aa2:	f107 070c 	add.w	r7, r7, #12
    8aa6:	46bd      	mov	sp, r7
    8aa8:	bc80      	pop	{r7}
    8aaa:	4770      	bx	lr

00008aac <ACE_resume_sse>:
 */
void ACE_resume_sse
(
    sse_sequence_handle_t  sequence
)
{
    8aac:	b480      	push	{r7}
    8aae:	b083      	sub	sp, #12
    8ab0:	af00      	add	r7, sp, #0
    8ab2:	4603      	mov	r3, r0
    8ab4:	80fb      	strh	r3, [r7, #6]
    ASSERT( sequence < ACE_NB_OF_SSE_PROCEDURES );
    8ab6:	88fb      	ldrh	r3, [r7, #6]
    8ab8:	2b01      	cmp	r3, #1
    8aba:	d900      	bls.n	8abe <ACE_resume_sse+0x12>
    8abc:	be00      	bkpt	0x0000
    
    if ( sequence < (sse_sequence_handle_t)ACE_NB_OF_SSE_PROCEDURES )
    8abe:	88fb      	ldrh	r3, [r7, #6]
    8ac0:	2b01      	cmp	r3, #1
    8ac2:	d818      	bhi.n	8af6 <ACE_resume_sse+0x4a>
    {
        *sse_pc_ctrl_lut[g_sse_sequences_desc_table[sequence].sse_pc_id] = SSE_START;
    8ac4:	88f9      	ldrh	r1, [r7, #6]
    8ac6:	f240 0280 	movw	r2, #128	; 0x80
    8aca:	f2c2 0200 	movt	r2, #8192	; 0x2000
    8ace:	460b      	mov	r3, r1
    8ad0:	ea4f 0383 	mov.w	r3, r3, lsl #2
    8ad4:	440b      	add	r3, r1
    8ad6:	ea4f 0383 	mov.w	r3, r3, lsl #2
    8ada:	4413      	add	r3, r2
    8adc:	f103 0310 	add.w	r3, r3, #16
    8ae0:	781b      	ldrb	r3, [r3, #0]
    8ae2:	461a      	mov	r2, r3
    8ae4:	f645 631c 	movw	r3, #24092	; 0x5e1c
    8ae8:	f2c0 0301 	movt	r3, #1
    8aec:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    8af0:	f04f 0201 	mov.w	r2, #1
    8af4:	601a      	str	r2, [r3, #0]
    }
}
    8af6:	f107 070c 	add.w	r7, r7, #12
    8afa:	46bd      	mov	sp, r7
    8afc:	bc80      	pop	{r7}
    8afe:	4770      	bx	lr

00008b00 <ACE_enable_sse_irq>:
 */
void ACE_enable_sse_irq
(
	sse_irq_id_t sse_irq_id
)
{
    8b00:	b480      	push	{r7}
    8b02:	b083      	sub	sp, #12
    8b04:	af00      	add	r7, sp, #0
    8b06:	4603      	mov	r3, r0
    8b08:	71fb      	strb	r3, [r7, #7]
    ASSERT( sse_irq_id < NB_OF_SSE_FLAG_IRQS );
    8b0a:	79fb      	ldrb	r3, [r7, #7]
    8b0c:	2b14      	cmp	r3, #20
    8b0e:	d900      	bls.n	8b12 <ACE_enable_sse_irq+0x12>
    8b10:	be00      	bkpt	0x0000
    
    ACE->SSE_IRQ_EN |= 1uL << (uint32_t)sse_irq_id;
    8b12:	f240 0300 	movw	r3, #0
    8b16:	f2c4 0302 	movt	r3, #16386	; 0x4002
    8b1a:	f240 0200 	movw	r2, #0
    8b1e:	f2c4 0202 	movt	r2, #16386	; 0x4002
    8b22:	f502 5290 	add.w	r2, r2, #4608	; 0x1200
    8b26:	6811      	ldr	r1, [r2, #0]
    8b28:	79fa      	ldrb	r2, [r7, #7]
    8b2a:	f04f 0001 	mov.w	r0, #1
    8b2e:	fa00 f202 	lsl.w	r2, r0, r2
    8b32:	ea41 0202 	orr.w	r2, r1, r2
    8b36:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
    8b3a:	601a      	str	r2, [r3, #0]
}
    8b3c:	f107 070c 	add.w	r7, r7, #12
    8b40:	46bd      	mov	sp, r7
    8b42:	bc80      	pop	{r7}
    8b44:	4770      	bx	lr
    8b46:	bf00      	nop

00008b48 <ACE_disable_sse_irq>:
 */
void ACE_disable_sse_irq
(
	sse_irq_id_t sse_irq_id
)
{
    8b48:	b480      	push	{r7}
    8b4a:	b085      	sub	sp, #20
    8b4c:	af00      	add	r7, sp, #0
    8b4e:	4603      	mov	r3, r0
    8b50:	71fb      	strb	r3, [r7, #7]
    volatile uint32_t dummy_read;
    
    ASSERT( sse_irq_id < NB_OF_SSE_FLAG_IRQS );
    8b52:	79fb      	ldrb	r3, [r7, #7]
    8b54:	2b14      	cmp	r3, #20
    8b56:	d900      	bls.n	8b5a <ACE_disable_sse_irq+0x12>
    8b58:	be00      	bkpt	0x0000
    
    ACE->SSE_IRQ_EN &= (uint32_t)~(1uL << (uint32_t)sse_irq_id);
    8b5a:	f240 0300 	movw	r3, #0
    8b5e:	f2c4 0302 	movt	r3, #16386	; 0x4002
    8b62:	f240 0200 	movw	r2, #0
    8b66:	f2c4 0202 	movt	r2, #16386	; 0x4002
    8b6a:	f502 5290 	add.w	r2, r2, #4608	; 0x1200
    8b6e:	6811      	ldr	r1, [r2, #0]
    8b70:	79fa      	ldrb	r2, [r7, #7]
    8b72:	f04f 0001 	mov.w	r0, #1
    8b76:	fa00 f202 	lsl.w	r2, r0, r2
    8b7a:	ea6f 0202 	mvn.w	r2, r2
    8b7e:	ea01 0202 	and.w	r2, r1, r2
    8b82:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
    8b86:	601a      	str	r2, [r3, #0]
    /*
     * Ensure that the posted write to the SSE_IRQ_EN register completed before
     * returning from this function. Not doing this may result in the interrupt
     * only being disabled some time after this function returns.
     */
    dummy_read = ACE->SSE_IRQ_EN;
    8b88:	f240 0300 	movw	r3, #0
    8b8c:	f2c4 0302 	movt	r3, #16386	; 0x4002
    8b90:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
    8b94:	681b      	ldr	r3, [r3, #0]
    8b96:	60fb      	str	r3, [r7, #12]
    ++dummy_read;
    8b98:	68fb      	ldr	r3, [r7, #12]
    8b9a:	f103 0301 	add.w	r3, r3, #1
    8b9e:	60fb      	str	r3, [r7, #12]
}
    8ba0:	f107 0714 	add.w	r7, r7, #20
    8ba4:	46bd      	mov	sp, r7
    8ba6:	bc80      	pop	{r7}
    8ba8:	4770      	bx	lr
    8baa:	bf00      	nop

00008bac <ACE_clear_sse_irq>:
 */
void ACE_clear_sse_irq
(
	sse_irq_id_t sse_irq_id
)
{
    8bac:	b480      	push	{r7}
    8bae:	b085      	sub	sp, #20
    8bb0:	af00      	add	r7, sp, #0
    8bb2:	4603      	mov	r3, r0
    8bb4:	71fb      	strb	r3, [r7, #7]
    volatile uint32_t dummy_read;
    
    ASSERT( sse_irq_id < NB_OF_SSE_FLAG_IRQS );
    8bb6:	79fb      	ldrb	r3, [r7, #7]
    8bb8:	2b14      	cmp	r3, #20
    8bba:	d900      	bls.n	8bbe <ACE_clear_sse_irq+0x12>
    8bbc:	be00      	bkpt	0x0000
    
    ACE->SSE_IRQ_CLR |= 1uL << (uint32_t)sse_irq_id;
    8bbe:	f240 0300 	movw	r3, #0
    8bc2:	f2c4 0302 	movt	r3, #16386	; 0x4002
    8bc6:	f240 0200 	movw	r2, #0
    8bca:	f2c4 0202 	movt	r2, #16386	; 0x4002
    8bce:	f502 5290 	add.w	r2, r2, #4608	; 0x1200
    8bd2:	f102 0208 	add.w	r2, r2, #8
    8bd6:	6811      	ldr	r1, [r2, #0]
    8bd8:	79fa      	ldrb	r2, [r7, #7]
    8bda:	f04f 0001 	mov.w	r0, #1
    8bde:	fa00 f202 	lsl.w	r2, r0, r2
    8be2:	ea41 0202 	orr.w	r2, r1, r2
    8be6:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
    8bea:	f103 0308 	add.w	r3, r3, #8
    8bee:	601a      	str	r2, [r3, #0]
     * Ensure that the posted write to the SSE_IRQ_CLR register completed before
     * returning from this function. Not doing this may result in the interrupt
     * retriggering if the Cortex-M3 returns from interrupt before the posted
     * write completes.
     */
    dummy_read = ACE->SSE_IRQ_CLR;
    8bf0:	f240 0300 	movw	r3, #0
    8bf4:	f2c4 0302 	movt	r3, #16386	; 0x4002
    8bf8:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
    8bfc:	f103 0308 	add.w	r3, r3, #8
    8c00:	681b      	ldr	r3, [r3, #0]
    8c02:	60fb      	str	r3, [r7, #12]
    ++dummy_read;
    8c04:	68fb      	ldr	r3, [r7, #12]
    8c06:	f103 0301 	add.w	r3, r3, #1
    8c0a:	60fb      	str	r3, [r7, #12]
}
    8c0c:	f107 0714 	add.w	r7, r7, #20
    8c10:	46bd      	mov	sp, r7
    8c12:	bc80      	pop	{r7}
    8c14:	4770      	bx	lr
    8c16:	bf00      	nop

00008c18 <ACE_clear_sample_pipeline>:

/*-------------------------------------------------------------------------*//**
 *
 */
void ACE_clear_sample_pipeline(void)
{
    8c18:	b480      	push	{r7}
    8c1a:	b083      	sub	sp, #12
    8c1c:	af00      	add	r7, sp, #0
    uint32_t saved_sse_ctrl;
    uint32_t saved_ppe_ctrl;
    
    /* Pause the Sample Sequencing Engine. */
    saved_sse_ctrl = ACE->SSE_TS_CTRL;
    8c1e:	f240 0300 	movw	r3, #0
    8c22:	f2c4 0302 	movt	r3, #16386	; 0x4002
    8c26:	685b      	ldr	r3, [r3, #4]
    8c28:	603b      	str	r3, [r7, #0]
    ACE->SSE_TS_CTRL = ACE->SSE_TS_CTRL & ~((uint32_t)TS_ENABLE_MASK);
    8c2a:	f240 0300 	movw	r3, #0
    8c2e:	f2c4 0302 	movt	r3, #16386	; 0x4002
    8c32:	f240 0200 	movw	r2, #0
    8c36:	f2c4 0202 	movt	r2, #16386	; 0x4002
    8c3a:	6852      	ldr	r2, [r2, #4]
    8c3c:	f022 0201 	bic.w	r2, r2, #1
    8c40:	605a      	str	r2, [r3, #4]
    
    /* Pause the Post Processing Engine. */
    saved_ppe_ctrl = ACE->PPE_CTRL;
    8c42:	f240 0300 	movw	r3, #0
    8c46:	f2c4 0302 	movt	r3, #16386	; 0x4002
    8c4a:	f503 53a0 	add.w	r3, r3, #5120	; 0x1400
    8c4e:	f103 0304 	add.w	r3, r3, #4
    8c52:	681b      	ldr	r3, [r3, #0]
    8c54:	607b      	str	r3, [r7, #4]
    ACE->PPE_CTRL = ACE->PPE_CTRL & ~((uint32_t)PPE_ENABLE_MASK);
    8c56:	f240 0300 	movw	r3, #0
    8c5a:	f2c4 0302 	movt	r3, #16386	; 0x4002
    8c5e:	f240 0200 	movw	r2, #0
    8c62:	f2c4 0202 	movt	r2, #16386	; 0x4002
    8c66:	f502 52a0 	add.w	r2, r2, #5120	; 0x1400
    8c6a:	f102 0204 	add.w	r2, r2, #4
    8c6e:	6812      	ldr	r2, [r2, #0]
    8c70:	f022 0201 	bic.w	r2, r2, #1
    8c74:	f503 53a0 	add.w	r3, r3, #5120	; 0x1400
    8c78:	f103 0304 	add.w	r3, r3, #4
    8c7c:	601a      	str	r2, [r3, #0]
    
    /* Reset the ADCs */
    ACE->ADC0_MISC_CTRL |= ADC_RESET_MASK;
    8c7e:	f240 0300 	movw	r3, #0
    8c82:	f2c4 0302 	movt	r3, #16386	; 0x4002
    8c86:	f240 0200 	movw	r2, #0
    8c8a:	f2c4 0202 	movt	r2, #16386	; 0x4002
    8c8e:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
    8c90:	f042 0210 	orr.w	r2, r2, #16
    8c94:	65da      	str	r2, [r3, #92]	; 0x5c
    ACE->ADC1_MISC_CTRL |= ADC_RESET_MASK;
    8c96:	f240 0300 	movw	r3, #0
    8c9a:	f2c4 0302 	movt	r3, #16386	; 0x4002
    8c9e:	f240 0200 	movw	r2, #0
    8ca2:	f2c4 0202 	movt	r2, #16386	; 0x4002
    8ca6:	f8d2 209c 	ldr.w	r2, [r2, #156]	; 0x9c
    8caa:	f042 0210 	orr.w	r2, r2, #16
    8cae:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
    ACE->ADC2_MISC_CTRL |= ADC_RESET_MASK;
    8cb2:	f240 0300 	movw	r3, #0
    8cb6:	f2c4 0302 	movt	r3, #16386	; 0x4002
    8cba:	f240 0200 	movw	r2, #0
    8cbe:	f2c4 0202 	movt	r2, #16386	; 0x4002
    8cc2:	f8d2 20dc 	ldr.w	r2, [r2, #220]	; 0xdc
    8cc6:	f042 0210 	orr.w	r2, r2, #16
    8cca:	f8c3 20dc 	str.w	r2, [r3, #220]	; 0xdc
    
    /* Clear ADC FIFOs */
    ACE->ADC0_FIFO_CTRL |= ADC_FIFO_CLR_MASK;
    8cce:	f240 0300 	movw	r3, #0
    8cd2:	f2c4 0302 	movt	r3, #16386	; 0x4002
    8cd6:	f240 0200 	movw	r2, #0
    8cda:	f2c4 0202 	movt	r2, #16386	; 0x4002
    8cde:	f502 52a4 	add.w	r2, r2, #5248	; 0x1480
    8ce2:	f102 0210 	add.w	r2, r2, #16
    8ce6:	6812      	ldr	r2, [r2, #0]
    8ce8:	f042 0204 	orr.w	r2, r2, #4
    8cec:	f503 53a4 	add.w	r3, r3, #5248	; 0x1480
    8cf0:	f103 0310 	add.w	r3, r3, #16
    8cf4:	601a      	str	r2, [r3, #0]
    ACE->ADC1_FIFO_CTRL |= ADC_FIFO_CLR_MASK;
    8cf6:	f240 0300 	movw	r3, #0
    8cfa:	f2c4 0302 	movt	r3, #16386	; 0x4002
    8cfe:	f240 0200 	movw	r2, #0
    8d02:	f2c4 0202 	movt	r2, #16386	; 0x4002
    8d06:	f502 52a4 	add.w	r2, r2, #5248	; 0x1480
    8d0a:	f102 021c 	add.w	r2, r2, #28
    8d0e:	6812      	ldr	r2, [r2, #0]
    8d10:	f042 0204 	orr.w	r2, r2, #4
    8d14:	f503 53a4 	add.w	r3, r3, #5248	; 0x1480
    8d18:	f103 031c 	add.w	r3, r3, #28
    8d1c:	601a      	str	r2, [r3, #0]
    ACE->ADC2_FIFO_CTRL |= ADC_FIFO_CLR_MASK;
    8d1e:	f240 0300 	movw	r3, #0
    8d22:	f2c4 0302 	movt	r3, #16386	; 0x4002
    8d26:	f240 0200 	movw	r2, #0
    8d2a:	f2c4 0202 	movt	r2, #16386	; 0x4002
    8d2e:	f502 52a4 	add.w	r2, r2, #5248	; 0x1480
    8d32:	f102 0228 	add.w	r2, r2, #40	; 0x28
    8d36:	6812      	ldr	r2, [r2, #0]
    8d38:	f042 0204 	orr.w	r2, r2, #4
    8d3c:	f503 53a4 	add.w	r3, r3, #5248	; 0x1480
    8d40:	f103 0328 	add.w	r3, r3, #40	; 0x28
    8d44:	601a      	str	r2, [r3, #0]
    
    /* clear DMA FIFOs */
    ACE->PPE_PDMA_CTRL |= PDMA_DATAOUT_CLR_MASK;
    8d46:	f240 0300 	movw	r3, #0
    8d4a:	f2c4 0302 	movt	r3, #16386	; 0x4002
    8d4e:	f240 0200 	movw	r2, #0
    8d52:	f2c4 0202 	movt	r2, #16386	; 0x4002
    8d56:	f502 5298 	add.w	r2, r2, #4864	; 0x1300
    8d5a:	6812      	ldr	r2, [r2, #0]
    8d5c:	f042 0204 	orr.w	r2, r2, #4
    8d60:	f503 5398 	add.w	r3, r3, #4864	; 0x1300
    8d64:	601a      	str	r2, [r3, #0]
    
    /* Unpause the Post Processing Engine. */
    ACE->PPE_CTRL = saved_ppe_ctrl;
    8d66:	f240 0300 	movw	r3, #0
    8d6a:	f2c4 0302 	movt	r3, #16386	; 0x4002
    8d6e:	f503 53a0 	add.w	r3, r3, #5120	; 0x1400
    8d72:	f103 0304 	add.w	r3, r3, #4
    8d76:	687a      	ldr	r2, [r7, #4]
    8d78:	601a      	str	r2, [r3, #0]
    
    /* Unpause the Sample Sequencing Engine. */
    ACE->SSE_TS_CTRL = saved_sse_ctrl;
    8d7a:	f240 0300 	movw	r3, #0
    8d7e:	f2c4 0302 	movt	r3, #16386	; 0x4002
    8d82:	683a      	ldr	r2, [r7, #0]
    8d84:	605a      	str	r2, [r3, #4]
}
    8d86:	f107 070c 	add.w	r7, r7, #12
    8d8a:	46bd      	mov	sp, r7
    8d8c:	bc80      	pop	{r7}
    8d8e:	4770      	bx	lr

00008d90 <ACE_get_default_m_factor>:
 */
int16_t ACE_get_default_m_factor
(
    ace_channel_handle_t channel_handle
)
{
    8d90:	b480      	push	{r7}
    8d92:	b083      	sub	sp, #12
    8d94:	af00      	add	r7, sp, #0
    8d96:	4603      	mov	r3, r0
    8d98:	71fb      	strb	r3, [r7, #7]
    ASSERT( channel_handle < NB_OF_ACE_CHANNEL_HANDLES );
    8d9a:	79fb      	ldrb	r3, [r7, #7]
    8d9c:	2b02      	cmp	r3, #2
    8d9e:	d900      	bls.n	8da2 <ACE_get_default_m_factor+0x12>
    8da0:	be00      	bkpt	0x0000
    
    return g_ace_ppe_transforms_desc_table[channel_handle].m_ppe_offset;
    8da2:	79fa      	ldrb	r2, [r7, #7]
    8da4:	f245 63d8 	movw	r3, #22232	; 0x56d8
    8da8:	f2c0 0301 	movt	r3, #1
    8dac:	f833 3032 	ldrh.w	r3, [r3, r2, lsl #3]
    8db0:	b21b      	sxth	r3, r3
}
    8db2:	4618      	mov	r0, r3
    8db4:	f107 070c 	add.w	r7, r7, #12
    8db8:	46bd      	mov	sp, r7
    8dba:	bc80      	pop	{r7}
    8dbc:	4770      	bx	lr
    8dbe:	bf00      	nop

00008dc0 <ACE_get_default_c_offset>:
 */
int16_t ACE_get_default_c_offset
(
    ace_channel_handle_t channel_handle
)
{
    8dc0:	b480      	push	{r7}
    8dc2:	b083      	sub	sp, #12
    8dc4:	af00      	add	r7, sp, #0
    8dc6:	4603      	mov	r3, r0
    8dc8:	71fb      	strb	r3, [r7, #7]
    ASSERT( channel_handle < NB_OF_ACE_CHANNEL_HANDLES );
    8dca:	79fb      	ldrb	r3, [r7, #7]
    8dcc:	2b02      	cmp	r3, #2
    8dce:	d900      	bls.n	8dd2 <ACE_get_default_c_offset+0x12>
    8dd0:	be00      	bkpt	0x0000
    
    return g_ace_ppe_transforms_desc_table[channel_handle].c_ppe_offset;
    8dd2:	79fb      	ldrb	r3, [r7, #7]
    8dd4:	f245 62d8 	movw	r2, #22232	; 0x56d8
    8dd8:	f2c0 0201 	movt	r2, #1
    8ddc:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    8de0:	4413      	add	r3, r2
    8de2:	885b      	ldrh	r3, [r3, #2]
    8de4:	b21b      	sxth	r3, r3
}
    8de6:	4618      	mov	r0, r3
    8de8:	f107 070c 	add.w	r7, r7, #12
    8dec:	46bd      	mov	sp, r7
    8dee:	bc80      	pop	{r7}
    8df0:	4770      	bx	lr
    8df2:	bf00      	nop

00008df4 <ACE_set_linear_transform>:
(
    ace_channel_handle_t channel_handle,
	int16_t m2,
	int16_t c2
)
{
    8df4:	b5b0      	push	{r4, r5, r7, lr}
    8df6:	b092      	sub	sp, #72	; 0x48
    8df8:	af00      	add	r7, sp, #0
    8dfa:	4613      	mov	r3, r2
    8dfc:	4602      	mov	r2, r0
    8dfe:	71fa      	strb	r2, [r7, #7]
    8e00:	460a      	mov	r2, r1
    8e02:	80ba      	strh	r2, [r7, #4]
    8e04:	807b      	strh	r3, [r7, #2]
    int64_t c64_2;
    uint16_t m1;
    uint16_t c1;
    uint16_t mext;
    
    channel_calibration_t calibration = {0x4000u, 0x4000u, 0x0000u};
    8e06:	f645 6294 	movw	r2, #24212	; 0x5e94
    8e0a:	f2c0 0201 	movt	r2, #1
    8e0e:	f107 030c 	add.w	r3, r7, #12
    8e12:	e892 0003 	ldmia.w	r2, {r0, r1}
    8e16:	6018      	str	r0, [r3, #0]
    8e18:	f103 0304 	add.w	r3, r3, #4
    8e1c:	8019      	strh	r1, [r3, #0]
    
    ASSERT( channel_handle < NB_OF_ACE_CHANNEL_HANDLES );
    8e1e:	79fb      	ldrb	r3, [r7, #7]
    8e20:	2b02      	cmp	r3, #2
    8e22:	d900      	bls.n	8e26 <ACE_set_linear_transform+0x32>
    8e24:	be00      	bkpt	0x0000
    
    if(channel_handle < NB_OF_ACE_CHANNEL_HANDLES)
    8e26:	79fb      	ldrb	r3, [r7, #7]
    8e28:	2b02      	cmp	r3, #2
    8e2a:	f200 809d 	bhi.w	8f68 <ACE_set_linear_transform+0x174>
    {
        channel_id = g_ace_channel_desc_table[channel_handle].signal_id;
    8e2e:	79fa      	ldrb	r2, [r7, #7]
    8e30:	f240 0350 	movw	r3, #80	; 0x50
    8e34:	f2c2 0300 	movt	r3, #8192	; 0x2000
    8e38:	ea4f 1202 	mov.w	r2, r2, lsl #4
    8e3c:	4413      	add	r3, r2
    8e3e:	791b      	ldrb	r3, [r3, #4]
    8e40:	74fb      	strb	r3, [r7, #19]
        
        get_calibration(channel_id, &calibration);
    8e42:	7cfa      	ldrb	r2, [r7, #19]
    8e44:	f107 030c 	add.w	r3, r7, #12
    8e48:	4610      	mov	r0, r2
    8e4a:	4619      	mov	r1, r3
    8e4c:	f000 f928 	bl	90a0 <get_calibration>
        
        m1 = calibration.m1;
    8e50:	89fb      	ldrh	r3, [r7, #14]
    8e52:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
        c1 = calibration.c1;
    8e56:	8a3b      	ldrh	r3, [r7, #16]
    8e58:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
        
        mext = calibration.mext;
    8e5c:	89bb      	ldrh	r3, [r7, #12]
    8e5e:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46

        /* 
         * m = m2 * m1 * mext
         */
        m32 = extend_sign(m2) * extend_sign(m1);
    8e62:	88bb      	ldrh	r3, [r7, #4]
    8e64:	4618      	mov	r0, r3
    8e66:	f000 f883 	bl	8f70 <extend_sign>
    8e6a:	4604      	mov	r4, r0
    8e6c:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
    8e70:	4618      	mov	r0, r3
    8e72:	f000 f87d 	bl	8f70 <extend_sign>
    8e76:	4603      	mov	r3, r0
    8e78:	fb03 f304 	mul.w	r3, r3, r4
    8e7c:	61fb      	str	r3, [r7, #28]
        m64 = (int64_t)m32 * extend_sign(mext);
    8e7e:	69fb      	ldr	r3, [r7, #28]
    8e80:	461c      	mov	r4, r3
    8e82:	ea4f 75e4 	mov.w	r5, r4, asr #31
    8e86:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
    8e8a:	4618      	mov	r0, r3
    8e8c:	f000 f870 	bl	8f70 <extend_sign>
    8e90:	4603      	mov	r3, r0
    8e92:	461a      	mov	r2, r3
    8e94:	ea4f 73e2 	mov.w	r3, r2, asr #31
    8e98:	fb02 f105 	mul.w	r1, r2, r5
    8e9c:	fb04 f003 	mul.w	r0, r4, r3
    8ea0:	4401      	add	r1, r0
    8ea2:	fba4 2302 	umull	r2, r3, r4, r2
    8ea6:	4419      	add	r1, r3
    8ea8:	460b      	mov	r3, r1
    8eaa:	e9c7 2308 	strd	r2, r3, [r7, #32]
    8eae:	e9c7 2308 	strd	r2, r3, [r7, #32]
        
        /* Convert 48-bit result to 32-bit ACE format result. */
        m = adjust_to_16bit_ace_format(m64);
    8eb2:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
    8eb6:	f000 f8b3 	bl	9020 <adjust_to_16bit_ace_format>
    8eba:	4603      	mov	r3, r0
    8ebc:	617b      	str	r3, [r7, #20]

        /*
         * c = (m2 * c1 * mext) + (c2 * mext)
         */
        c32 = extend_sign(m2) * extend_sign(c1);
    8ebe:	88bb      	ldrh	r3, [r7, #4]
    8ec0:	4618      	mov	r0, r3
    8ec2:	f000 f855 	bl	8f70 <extend_sign>
    8ec6:	4604      	mov	r4, r0
    8ec8:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
    8ecc:	4618      	mov	r0, r3
    8ece:	f000 f84f 	bl	8f70 <extend_sign>
    8ed2:	4603      	mov	r3, r0
    8ed4:	fb03 f304 	mul.w	r3, r3, r4
    8ed8:	62fb      	str	r3, [r7, #44]	; 0x2c
        c64_1 = (int64_t)c32 * extend_sign(mext);
    8eda:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    8edc:	461c      	mov	r4, r3
    8ede:	ea4f 75e4 	mov.w	r5, r4, asr #31
    8ee2:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
    8ee6:	4618      	mov	r0, r3
    8ee8:	f000 f842 	bl	8f70 <extend_sign>
    8eec:	4603      	mov	r3, r0
    8eee:	461a      	mov	r2, r3
    8ef0:	ea4f 73e2 	mov.w	r3, r2, asr #31
    8ef4:	fb02 f105 	mul.w	r1, r2, r5
    8ef8:	fb04 f003 	mul.w	r0, r4, r3
    8efc:	4401      	add	r1, r0
    8efe:	fba4 2302 	umull	r2, r3, r4, r2
    8f02:	4419      	add	r1, r3
    8f04:	460b      	mov	r3, r1
    8f06:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
    8f0a:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30

        c64_2 = ((int64_t)(extend_sign(c2) * extend_sign(mext))) << 14;
    8f0e:	887b      	ldrh	r3, [r7, #2]
    8f10:	4618      	mov	r0, r3
    8f12:	f000 f82d 	bl	8f70 <extend_sign>
    8f16:	4604      	mov	r4, r0
    8f18:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
    8f1c:	4618      	mov	r0, r3
    8f1e:	f000 f827 	bl	8f70 <extend_sign>
    8f22:	4603      	mov	r3, r0
    8f24:	fb03 f304 	mul.w	r3, r3, r4
    8f28:	461a      	mov	r2, r3
    8f2a:	ea4f 73e2 	mov.w	r3, r2, asr #31
    8f2e:	ea4f 4192 	mov.w	r1, r2, lsr #18
    8f32:	ea4f 3083 	mov.w	r0, r3, lsl #14
    8f36:	ea40 0101 	orr.w	r1, r0, r1
    8f3a:	63f9      	str	r1, [r7, #60]	; 0x3c
    8f3c:	ea4f 3382 	mov.w	r3, r2, lsl #14
    8f40:	63bb      	str	r3, [r7, #56]	; 0x38
        
        c = adjust_to_24bit_ace_format(c64_1 + c64_2);
    8f42:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
    8f46:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
    8f4a:	1812      	adds	r2, r2, r0
    8f4c:	eb43 0301 	adc.w	r3, r3, r1
    8f50:	4610      	mov	r0, r2
    8f52:	4619      	mov	r1, r3
    8f54:	f000 f824 	bl	8fa0 <adjust_to_24bit_ace_format>
    8f58:	4603      	mov	r3, r0
    8f5a:	61bb      	str	r3, [r7, #24]
        
        write_transform_coefficients(channel_handle, m, c);
    8f5c:	79fb      	ldrb	r3, [r7, #7]
    8f5e:	4618      	mov	r0, r3
    8f60:	6979      	ldr	r1, [r7, #20]
    8f62:	69ba      	ldr	r2, [r7, #24]
    8f64:	f000 fa5c 	bl	9420 <write_transform_coefficients>
    }
}
    8f68:	f107 0748 	add.w	r7, r7, #72	; 0x48
    8f6c:	46bd      	mov	sp, r7
    8f6e:	bdb0      	pop	{r4, r5, r7, pc}

00008f70 <extend_sign>:
 */
int32_t extend_sign
(
    uint16_t x
)
{
    8f70:	b480      	push	{r7}
    8f72:	b085      	sub	sp, #20
    8f74:	af00      	add	r7, sp, #0
    8f76:	4603      	mov	r3, r0
    8f78:	80fb      	strh	r3, [r7, #6]
    int32_t y;
    const uint32_t sign_bit_mask = 0x00008000u;
    8f7a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
    8f7e:	60fb      	str	r3, [r7, #12]
    
    y = (x ^ sign_bit_mask) - sign_bit_mask;
    8f80:	88fa      	ldrh	r2, [r7, #6]
    8f82:	68fb      	ldr	r3, [r7, #12]
    8f84:	ea82 0203 	eor.w	r2, r2, r3
    8f88:	68fb      	ldr	r3, [r7, #12]
    8f8a:	ebc3 0302 	rsb	r3, r3, r2
    8f8e:	60bb      	str	r3, [r7, #8]
    
    return y;
    8f90:	68bb      	ldr	r3, [r7, #8]
}
    8f92:	4618      	mov	r0, r3
    8f94:	f107 0714 	add.w	r7, r7, #20
    8f98:	46bd      	mov	sp, r7
    8f9a:	bc80      	pop	{r7}
    8f9c:	4770      	bx	lr
    8f9e:	bf00      	nop

00008fa0 <adjust_to_24bit_ace_format>:
 */
uint32_t adjust_to_24bit_ace_format
(
    int64_t signed48
)
{
    8fa0:	b4b0      	push	{r4, r5, r7}
    8fa2:	b089      	sub	sp, #36	; 0x24
    8fa4:	af00      	add	r7, sp, #0
    8fa6:	e9c7 0100 	strd	r0, r1, [r7]
    int32_t ace24_format;
    const int64_t MAX_POSITIVE = 0x00001FFFFFFFFFFFuLL; /* +7.9999 */
    8faa:	f04f 30ff 	mov.w	r0, #4294967295
    8fae:	f641 71ff 	movw	r1, #8191	; 0x1fff
    8fb2:	e9c7 0104 	strd	r0, r1, [r7, #16]
    const int64_t MIN_NEGATIVE = 0xFFFF200000000000uLL; /* -8 */
    8fb6:	f04f 0000 	mov.w	r0, #0
    8fba:	f04f 4110 	mov.w	r1, #2415919104	; 0x90000000
    8fbe:	ea4f 31e1 	mov.w	r1, r1, asr #15
    8fc2:	e9c7 0106 	strd	r0, r1, [r7, #24]
    
    /* Check saturation. */
    if(signed48 > MAX_POSITIVE)
    8fc6:	e9d7 0100 	ldrd	r0, r1, [r7]
    8fca:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
    8fce:	4284      	cmp	r4, r0
    8fd0:	eb75 0c01 	sbcs.w	ip, r5, r1
    8fd4:	da04      	bge.n	8fe0 <adjust_to_24bit_ace_format+0x40>
    {
        signed48 = MAX_POSITIVE;
    8fd6:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
    8fda:	e9c7 0100 	strd	r0, r1, [r7]
    8fde:	e00b      	b.n	8ff8 <adjust_to_24bit_ace_format+0x58>
    }
    else if(signed48 < MIN_NEGATIVE)
    8fe0:	e9d7 4500 	ldrd	r4, r5, [r7]
    8fe4:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
    8fe8:	4284      	cmp	r4, r0
    8fea:	eb75 0c01 	sbcs.w	ip, r5, r1
    8fee:	da03      	bge.n	8ff8 <adjust_to_24bit_ace_format+0x58>
    {
        signed48 = MIN_NEGATIVE;
    8ff0:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
    8ff4:	e9c7 0100 	strd	r0, r1, [r7]
    }
    
    /* Adjust to 24-bit ACE format. */
    ace24_format = (uint32_t)(signed48 >> 14);
    8ff8:	6879      	ldr	r1, [r7, #4]
    8ffa:	ea4f 4181 	mov.w	r1, r1, lsl #18
    8ffe:	6838      	ldr	r0, [r7, #0]
    9000:	ea4f 3290 	mov.w	r2, r0, lsr #14
    9004:	ea41 0202 	orr.w	r2, r1, r2
    9008:	6879      	ldr	r1, [r7, #4]
    900a:	ea4f 33a1 	mov.w	r3, r1, asr #14
    900e:	4613      	mov	r3, r2
    9010:	60fb      	str	r3, [r7, #12]
    
    return ace24_format;
    9012:	68fb      	ldr	r3, [r7, #12]
}
    9014:	4618      	mov	r0, r3
    9016:	f107 0724 	add.w	r7, r7, #36	; 0x24
    901a:	46bd      	mov	sp, r7
    901c:	bcb0      	pop	{r4, r5, r7}
    901e:	4770      	bx	lr

00009020 <adjust_to_16bit_ace_format>:
 */
uint32_t adjust_to_16bit_ace_format
(
    int64_t signed48
)
{
    9020:	b4b0      	push	{r4, r5, r7}
    9022:	b089      	sub	sp, #36	; 0x24
    9024:	af00      	add	r7, sp, #0
    9026:	e9c7 0100 	strd	r0, r1, [r7]
    int32_t ace24_format;
    const int64_t MAX_POSITIVE = 0x00001FFFFFFFFFFFuLL; /* +7.9999 */
    902a:	f04f 30ff 	mov.w	r0, #4294967295
    902e:	f641 71ff 	movw	r1, #8191	; 0x1fff
    9032:	e9c7 0104 	strd	r0, r1, [r7, #16]
    const int64_t MIN_NEGATIVE = 0xFFFF200000000000uLL; /* -8 */
    9036:	f04f 0000 	mov.w	r0, #0
    903a:	f04f 4110 	mov.w	r1, #2415919104	; 0x90000000
    903e:	ea4f 31e1 	mov.w	r1, r1, asr #15
    9042:	e9c7 0106 	strd	r0, r1, [r7, #24]
    
    /* Check saturation. */
    if(signed48 > MAX_POSITIVE)
    9046:	e9d7 0100 	ldrd	r0, r1, [r7]
    904a:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
    904e:	4284      	cmp	r4, r0
    9050:	eb75 0c01 	sbcs.w	ip, r5, r1
    9054:	da04      	bge.n	9060 <adjust_to_16bit_ace_format+0x40>
    {
        signed48 = MAX_POSITIVE;
    9056:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
    905a:	e9c7 0100 	strd	r0, r1, [r7]
    905e:	e00b      	b.n	9078 <adjust_to_16bit_ace_format+0x58>
    }
    else if(signed48 < MIN_NEGATIVE)
    9060:	e9d7 4500 	ldrd	r4, r5, [r7]
    9064:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
    9068:	4284      	cmp	r4, r0
    906a:	eb75 0c01 	sbcs.w	ip, r5, r1
    906e:	da03      	bge.n	9078 <adjust_to_16bit_ace_format+0x58>
    {
        signed48 = MIN_NEGATIVE;
    9070:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
    9074:	e9c7 0100 	strd	r0, r1, [r7]
    }
    
    /* Adjust to 24-bit ACE format. */
    ace24_format = (uint32_t)(signed48 >> 20);
    9078:	6879      	ldr	r1, [r7, #4]
    907a:	ea4f 3101 	mov.w	r1, r1, lsl #12
    907e:	6838      	ldr	r0, [r7, #0]
    9080:	ea4f 5210 	mov.w	r2, r0, lsr #20
    9084:	ea41 0202 	orr.w	r2, r1, r2
    9088:	6879      	ldr	r1, [r7, #4]
    908a:	ea4f 5321 	mov.w	r3, r1, asr #20
    908e:	4613      	mov	r3, r2
    9090:	60fb      	str	r3, [r7, #12]
    
    return ace24_format;
    9092:	68fb      	ldr	r3, [r7, #12]
}
    9094:	4618      	mov	r0, r3
    9096:	f107 0724 	add.w	r7, r7, #36	; 0x24
    909a:	46bd      	mov	sp, r7
    909c:	bcb0      	pop	{r4, r5, r7}
    909e:	4770      	bx	lr

000090a0 <get_calibration>:
void get_calibration
(
    adc_channel_id_t channel_id,
    channel_calibration_t * p_calibration
)
{
    90a0:	b490      	push	{r4, r7}
    90a2:	b0a4      	sub	sp, #144	; 0x90
    90a4:	af00      	add	r7, sp, #0
    90a6:	4603      	mov	r3, r0
    90a8:	6039      	str	r1, [r7, #0]
    90aa:	71fb      	strb	r3, [r7, #7]
    const uint32_t channel_mask = 0x0000000F;
    90ac:	f04f 030f 	mov.w	r3, #15
    90b0:	65bb      	str	r3, [r7, #88]	; 0x58
    const uint32_t CMB_MUX_SEL_MASK = 0x01;
    90b2:	f04f 0301 	mov.w	r3, #1
    90b6:	65fb      	str	r3, [r7, #92]	; 0x5c
    const uint32_t TMB_MUX_SEL_MASK = 0x01;
    90b8:	f04f 0301 	mov.w	r3, #1
    90bc:	663b      	str	r3, [r7, #96]	; 0x60
        DIRECT_ADC_INPUT_CHAN,
        DIRECT_ADC_INPUT_CHAN,
        FLOATING_CHAN,
        FLOATING_CHAN,
        OBDOUT_CHAN
    };
    90be:	f645 6344 	movw	r3, #24132	; 0x5e44
    90c2:	f2c0 0301 	movt	r3, #1
    90c6:	f107 0c48 	add.w	ip, r7, #72	; 0x48
    90ca:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
    90cc:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
    cal_channel_type_t channel_type;
    uint32_t channel_nb;
    uint32_t adc_nb;
    uint32_t range;
    uint32_t quad_id;
    mtd_calibration_mc_t const * p_mc_coeff = 0;
    90d0:	f04f 0300 	mov.w	r3, #0
    90d4:	67bb      	str	r3, [r7, #120]	; 0x78
    
    channel_nb = channel_id & channel_mask;
    90d6:	79fa      	ldrb	r2, [r7, #7]
    90d8:	6dbb      	ldr	r3, [r7, #88]	; 0x58
    90da:	ea02 0303 	and.w	r3, r2, r3
    90de:	66bb      	str	r3, [r7, #104]	; 0x68
    channel_type = channel_type_lut[channel_nb];
    90e0:	6ebb      	ldr	r3, [r7, #104]	; 0x68
    90e2:	f107 0290 	add.w	r2, r7, #144	; 0x90
    90e6:	4413      	add	r3, r2
    90e8:	f813 3c48 	ldrb.w	r3, [r3, #-72]
    90ec:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
    adc_nb = ((uint32_t)channel_id & 0x30u) >> 4u;
    90f0:	79fb      	ldrb	r3, [r7, #7]
    90f2:	f003 0330 	and.w	r3, r3, #48	; 0x30
    90f6:	ea4f 1313 	mov.w	r3, r3, lsr #4
    90fa:	66fb      	str	r3, [r7, #108]	; 0x6c
    
    quad_id = adc_nb * 2;
    90fc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    90fe:	ea4f 0343 	mov.w	r3, r3, lsl #1
    9102:	677b      	str	r3, [r7, #116]	; 0x74
    
    if ( (channel_nb > 4) && (channel_nb < 9) ) { ++quad_id; }
    9104:	6ebb      	ldr	r3, [r7, #104]	; 0x68
    9106:	2b04      	cmp	r3, #4
    9108:	d906      	bls.n	9118 <get_calibration+0x78>
    910a:	6ebb      	ldr	r3, [r7, #104]	; 0x68
    910c:	2b08      	cmp	r3, #8
    910e:	d803      	bhi.n	9118 <get_calibration+0x78>
    9110:	6f7b      	ldr	r3, [r7, #116]	; 0x74
    9112:	f103 0301 	add.w	r3, r3, #1
    9116:	677b      	str	r3, [r7, #116]	; 0x74
    
    switch ( channel_type )
    9118:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
    911c:	2b05      	cmp	r3, #5
    911e:	f200 8151 	bhi.w	93c4 <get_calibration+0x324>
    9122:	a201      	add	r2, pc, #4	; (adr r2, 9128 <get_calibration+0x88>)
    9124:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
    9128:	00009141 	.word	0x00009141
    912c:	0000918f 	.word	0x0000918f
    9130:	000091e5 	.word	0x000091e5
    9134:	0000924b 	.word	0x0000924b
    9138:	000092bd 	.word	0x000092bd
    913c:	00009325 	.word	0x00009325
    {
    case ABPS1_CHAN:
        range = (ACE->ACB_DATA[quad_id].b8 & ABPS1_CFG_BITS_MASK) >> ABPS1_CFG_BITS_SHIFT;
    9140:	f240 0200 	movw	r2, #0
    9144:	f2c4 0202 	movt	r2, #16386	; 0x4002
    9148:	6f79      	ldr	r1, [r7, #116]	; 0x74
    914a:	460b      	mov	r3, r1
    914c:	ea4f 0343 	mov.w	r3, r3, lsl #1
    9150:	440b      	add	r3, r1
    9152:	ea4f 1303 	mov.w	r3, r3, lsl #4
    9156:	4413      	add	r3, r2
    9158:	f503 7308 	add.w	r3, r3, #544	; 0x220
    915c:	791b      	ldrb	r3, [r3, #4]
    915e:	b2db      	uxtb	r3, r3
    9160:	f003 0306 	and.w	r3, r3, #6
    9164:	ea4f 0353 	mov.w	r3, r3, lsr #1
    9168:	673b      	str	r3, [r7, #112]	; 0x70
        p_mc_coeff = &p_mtd_data->abps_calibration[quad_id][0][range];
    916a:	f645 6340 	movw	r3, #24128	; 0x5e40
    916e:	f2c0 0301 	movt	r3, #1
    9172:	681b      	ldr	r3, [r3, #0]
    9174:	f103 0390 	add.w	r3, r3, #144	; 0x90
    9178:	461a      	mov	r2, r3
    917a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
    917c:	ea4f 01c3 	mov.w	r1, r3, lsl #3
    9180:	6f3b      	ldr	r3, [r7, #112]	; 0x70
    9182:	440b      	add	r3, r1
    9184:	ea4f 0383 	mov.w	r3, r3, lsl #2
    9188:	4413      	add	r3, r2
    918a:	67bb      	str	r3, [r7, #120]	; 0x78
        break;
    918c:	e122      	b.n	93d4 <get_calibration+0x334>
        
    case ABPS2_CHAN:
        range = (ACE->ACB_DATA[quad_id].b8 & ABPS2_CFG_BITS_MASK) >> ABPS2_CFG_BITS_SHIFT;
    918e:	f240 0200 	movw	r2, #0
    9192:	f2c4 0202 	movt	r2, #16386	; 0x4002
    9196:	6f79      	ldr	r1, [r7, #116]	; 0x74
    9198:	460b      	mov	r3, r1
    919a:	ea4f 0343 	mov.w	r3, r3, lsl #1
    919e:	440b      	add	r3, r1
    91a0:	ea4f 1303 	mov.w	r3, r3, lsl #4
    91a4:	4413      	add	r3, r2
    91a6:	f503 7308 	add.w	r3, r3, #544	; 0x220
    91aa:	791b      	ldrb	r3, [r3, #4]
    91ac:	b2db      	uxtb	r3, r3
    91ae:	f003 0360 	and.w	r3, r3, #96	; 0x60
    91b2:	ea4f 1353 	mov.w	r3, r3, lsr #5
    91b6:	673b      	str	r3, [r7, #112]	; 0x70
        p_mc_coeff = &p_mtd_data->abps_calibration[quad_id][1][range];
    91b8:	f645 6340 	movw	r3, #24128	; 0x5e40
    91bc:	f2c0 0301 	movt	r3, #1
    91c0:	681b      	ldr	r3, [r3, #0]
    91c2:	f103 0390 	add.w	r3, r3, #144	; 0x90
    91c6:	461a      	mov	r2, r3
    91c8:	6f7b      	ldr	r3, [r7, #116]	; 0x74
    91ca:	ea4f 0343 	mov.w	r3, r3, lsl #1
    91ce:	f103 0301 	add.w	r3, r3, #1
    91d2:	ea4f 0183 	mov.w	r1, r3, lsl #2
    91d6:	6f3b      	ldr	r3, [r7, #112]	; 0x70
    91d8:	440b      	add	r3, r1
    91da:	ea4f 0383 	mov.w	r3, r3, lsl #2
    91de:	4413      	add	r3, r2
    91e0:	67bb      	str	r3, [r7, #120]	; 0x78
        break;
    91e2:	e0f7      	b.n	93d4 <get_calibration+0x334>
        
    case CMB_CHAN:
        {
            uint32_t cmb_mux_sel = (uint32_t)ACE->ACB_DATA[quad_id].b9 & CMB_MUX_SEL_MASK;
    91e4:	f240 0200 	movw	r2, #0
    91e8:	f2c4 0202 	movt	r2, #16386	; 0x4002
    91ec:	6f79      	ldr	r1, [r7, #116]	; 0x74
    91ee:	460b      	mov	r3, r1
    91f0:	ea4f 0343 	mov.w	r3, r3, lsl #1
    91f4:	440b      	add	r3, r1
    91f6:	ea4f 1303 	mov.w	r3, r3, lsl #4
    91fa:	4413      	add	r3, r2
    91fc:	f503 7308 	add.w	r3, r3, #544	; 0x220
    9200:	7a1b      	ldrb	r3, [r3, #8]
    9202:	b2db      	uxtb	r3, r3
    9204:	461a      	mov	r2, r3
    9206:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
    9208:	ea02 0303 	and.w	r3, r2, r3
    920c:	67fb      	str	r3, [r7, #124]	; 0x7c
            if ( cmb_mux_sel == 0 )
    920e:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
    9210:	2b00      	cmp	r3, #0
    9212:	d10c      	bne.n	922e <get_calibration+0x18e>
            {   /* current monitor */
                p_mc_coeff = &p_mtd_data->cm_calibration[quad_id];
    9214:	f645 6340 	movw	r3, #24128	; 0x5e40
    9218:	f2c0 0301 	movt	r3, #1
    921c:	681b      	ldr	r3, [r3, #0]
    921e:	f503 72c0 	add.w	r2, r3, #384	; 0x180
    9222:	6f7b      	ldr	r3, [r7, #116]	; 0x74
    9224:	ea4f 0383 	mov.w	r3, r3, lsl #2
    9228:	4413      	add	r3, r2
    922a:	67bb      	str	r3, [r7, #120]	; 0x78
            else
            {   /* direct input */
                p_mc_coeff = &p_mtd_data->quads_direct_input_cal[quad_id][0];
            }
        }
        break;
    922c:	e0d2      	b.n	93d4 <get_calibration+0x334>
            {   /* current monitor */
                p_mc_coeff = &p_mtd_data->cm_calibration[quad_id];
            }
            else
            {   /* direct input */
                p_mc_coeff = &p_mtd_data->quads_direct_input_cal[quad_id][0];
    922e:	f645 6340 	movw	r3, #24128	; 0x5e40
    9232:	f2c0 0301 	movt	r3, #1
    9236:	681b      	ldr	r3, [r3, #0]
    9238:	f503 73d8 	add.w	r3, r3, #432	; 0x1b0
    923c:	461a      	mov	r2, r3
    923e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
    9240:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    9244:	4413      	add	r3, r2
    9246:	67bb      	str	r3, [r7, #120]	; 0x78
            }
        }
        break;
    9248:	e0c4      	b.n	93d4 <get_calibration+0x334>
        
    case TMB_CHAN:
        {
            uint32_t tmb_mux_sel = (uint32_t)ACE->ACB_DATA[quad_id].b10 & TMB_MUX_SEL_MASK;
    924a:	f240 0200 	movw	r2, #0
    924e:	f2c4 0202 	movt	r2, #16386	; 0x4002
    9252:	6f79      	ldr	r1, [r7, #116]	; 0x74
    9254:	460b      	mov	r3, r1
    9256:	ea4f 0343 	mov.w	r3, r3, lsl #1
    925a:	440b      	add	r3, r1
    925c:	ea4f 1303 	mov.w	r3, r3, lsl #4
    9260:	4413      	add	r3, r2
    9262:	f503 730a 	add.w	r3, r3, #552	; 0x228
    9266:	791b      	ldrb	r3, [r3, #4]
    9268:	b2db      	uxtb	r3, r3
    926a:	461a      	mov	r2, r3
    926c:	6e3b      	ldr	r3, [r7, #96]	; 0x60
    926e:	ea02 0303 	and.w	r3, r2, r3
    9272:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
            if ( tmb_mux_sel == 0 )
    9276:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
    927a:	2b00      	cmp	r3, #0
    927c:	d10c      	bne.n	9298 <get_calibration+0x1f8>
            {   /* temperature monitor */
                p_mc_coeff = &p_mtd_data->tm_calibration[quad_id];
    927e:	f645 6340 	movw	r3, #24128	; 0x5e40
    9282:	f2c0 0301 	movt	r3, #1
    9286:	681b      	ldr	r3, [r3, #0]
    9288:	f503 72cc 	add.w	r2, r3, #408	; 0x198
    928c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
    928e:	ea4f 0383 	mov.w	r3, r3, lsl #2
    9292:	4413      	add	r3, r2
    9294:	67bb      	str	r3, [r7, #120]	; 0x78
            else
            {   /* direct input */
                p_mc_coeff = &p_mtd_data->quads_direct_input_cal[quad_id][1];
            }
        }
        break;
    9296:	e09d      	b.n	93d4 <get_calibration+0x334>
            {   /* temperature monitor */
                p_mc_coeff = &p_mtd_data->tm_calibration[quad_id];
            }
            else
            {   /* direct input */
                p_mc_coeff = &p_mtd_data->quads_direct_input_cal[quad_id][1];
    9298:	f645 6340 	movw	r3, #24128	; 0x5e40
    929c:	f2c0 0301 	movt	r3, #1
    92a0:	681b      	ldr	r3, [r3, #0]
    92a2:	f503 73d8 	add.w	r3, r3, #432	; 0x1b0
    92a6:	461a      	mov	r2, r3
    92a8:	6f7b      	ldr	r3, [r7, #116]	; 0x74
    92aa:	ea4f 0343 	mov.w	r3, r3, lsl #1
    92ae:	f103 0301 	add.w	r3, r3, #1
    92b2:	ea4f 0383 	mov.w	r3, r3, lsl #2
    92b6:	4413      	add	r3, r2
    92b8:	67bb      	str	r3, [r7, #120]	; 0x78
            }
        }
        break;
    92ba:	e08b      	b.n	93d4 <get_calibration+0x334>
#ifdef SMARTFUSION_060_DEVICE
            const uint32_t channel_to_direct_in_lut[16]
                = { 0, 0, 0, 0, 0, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10 };
#else
            const uint32_t channel_to_direct_in_lut[16]
                = { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 2, 3, 0, 0, 0 };
    92bc:	f645 6354 	movw	r3, #24148	; 0x5e54
    92c0:	f2c0 0301 	movt	r3, #1
    92c4:	f107 0c08 	add.w	ip, r7, #8
    92c8:	461c      	mov	r4, r3
    92ca:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
    92cc:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    92d0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
    92d2:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    92d6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
    92d8:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    92dc:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
    92e0:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
#endif
            uint32_t direct_in_id;
            
            direct_in_id = channel_to_direct_in_lut[channel_id & channel_mask];
    92e4:	79fa      	ldrb	r2, [r7, #7]
    92e6:	6dbb      	ldr	r3, [r7, #88]	; 0x58
    92e8:	ea02 0303 	and.w	r3, r2, r3
    92ec:	ea4f 0383 	mov.w	r3, r3, lsl #2
    92f0:	f107 0290 	add.w	r2, r7, #144	; 0x90
    92f4:	4413      	add	r3, r2
    92f6:	f853 3c88 	ldr.w	r3, [r3, #-136]
    92fa:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
            p_mc_coeff = &p_mtd_data->adc_direct_input_cal[adc_nb][direct_in_id];
    92fe:	f645 6340 	movw	r3, #24128	; 0x5e40
    9302:	f2c0 0301 	movt	r3, #1
    9306:	681b      	ldr	r3, [r3, #0]
    9308:	f503 73f0 	add.w	r3, r3, #480	; 0x1e0
    930c:	461a      	mov	r2, r3
    930e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    9310:	ea4f 0183 	mov.w	r1, r3, lsl #2
    9314:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
    9318:	440b      	add	r3, r1
    931a:	ea4f 0383 	mov.w	r3, r3, lsl #2
    931e:	4413      	add	r3, r2
    9320:	67bb      	str	r3, [r7, #120]	; 0x78
        }
        break;
    9322:	e057      	b.n	93d4 <get_calibration+0x334>
        
    case OBDOUT_CHAN:
        {
            uint32_t obd_mode = (uint32_t)ACE->ACB_DATA[quad_id].b6 & OBD_MODE_MASK;
    9324:	f240 0200 	movw	r2, #0
    9328:	f2c4 0202 	movt	r2, #16386	; 0x4002
    932c:	6f79      	ldr	r1, [r7, #116]	; 0x74
    932e:	460b      	mov	r3, r1
    9330:	ea4f 0343 	mov.w	r3, r3, lsl #1
    9334:	440b      	add	r3, r1
    9336:	ea4f 1303 	mov.w	r3, r3, lsl #4
    933a:	4413      	add	r3, r2
    933c:	f503 7306 	add.w	r3, r3, #536	; 0x218
    9340:	791b      	ldrb	r3, [r3, #4]
    9342:	b2db      	uxtb	r3, r3
    9344:	f003 0301 	and.w	r3, r3, #1
    9348:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
            uint32_t chopping_option = (uint32_t)ACE->ACB_DATA[quad_id].b6 & OBD_CHOPPING_MASK;
    934c:	f240 0200 	movw	r2, #0
    9350:	f2c4 0202 	movt	r2, #16386	; 0x4002
    9354:	6f79      	ldr	r1, [r7, #116]	; 0x74
    9356:	460b      	mov	r3, r1
    9358:	ea4f 0343 	mov.w	r3, r3, lsl #1
    935c:	440b      	add	r3, r1
    935e:	ea4f 1303 	mov.w	r3, r3, lsl #4
    9362:	4413      	add	r3, r2
    9364:	f503 7306 	add.w	r3, r3, #536	; 0x218
    9368:	791b      	ldrb	r3, [r3, #4]
    936a:	b2db      	uxtb	r3, r3
    936c:	f003 0302 	and.w	r3, r3, #2
    9370:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
            if (obd_mode > 0)
    9374:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
    9378:	2b00      	cmp	r3, #0
    937a:	d003      	beq.n	9384 <get_calibration+0x2e4>
            {
                obd_mode = 1;
    937c:	f04f 0301 	mov.w	r3, #1
    9380:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
            }
            if (chopping_option > 0)
    9384:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
    9388:	2b00      	cmp	r3, #0
    938a:	d003      	beq.n	9394 <get_calibration+0x2f4>
            {
                chopping_option = 1;
    938c:	f04f 0301 	mov.w	r3, #1
    9390:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
            }
            p_mc_coeff = &p_mtd_data->obd_calibration[adc_nb][obd_mode][chopping_option];
    9394:	f645 6340 	movw	r3, #24128	; 0x5e40
    9398:	f2c0 0301 	movt	r3, #1
    939c:	681b      	ldr	r3, [r3, #0]
    939e:	f503 73a8 	add.w	r3, r3, #336	; 0x150
    93a2:	461a      	mov	r2, r3
    93a4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    93a6:	ea4f 0143 	mov.w	r1, r3, lsl #1
    93aa:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
    93ae:	440b      	add	r3, r1
    93b0:	ea4f 0143 	mov.w	r1, r3, lsl #1
    93b4:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
    93b8:	440b      	add	r3, r1
    93ba:	ea4f 0383 	mov.w	r3, r3, lsl #2
    93be:	4413      	add	r3, r2
    93c0:	67bb      	str	r3, [r7, #120]	; 0x78
        }
        break;
    93c2:	e007      	b.n	93d4 <get_calibration+0x334>
       
    case FLOATING_CHAN:
    default:
        /* Give neutral values is invalid channel. */
        p_calibration->m1 = NEUTRAL_M_FACTOR;
    93c4:	683b      	ldr	r3, [r7, #0]
    93c6:	f44f 4280 	mov.w	r2, #16384	; 0x4000
    93ca:	805a      	strh	r2, [r3, #2]
        p_calibration->c1 = NEUTRAL_C_OFFSET;
    93cc:	683b      	ldr	r3, [r7, #0]
    93ce:	f04f 0200 	mov.w	r2, #0
    93d2:	809a      	strh	r2, [r3, #4]
        break;
    }
    
    if (p_mc_coeff != 0)
    93d4:	6fbb      	ldr	r3, [r7, #120]	; 0x78
    93d6:	2b00      	cmp	r3, #0
    93d8:	d007      	beq.n	93ea <get_calibration+0x34a>
    {
        p_calibration->m1 = p_mc_coeff->m;
    93da:	6fbb      	ldr	r3, [r7, #120]	; 0x78
    93dc:	881a      	ldrh	r2, [r3, #0]
    93de:	683b      	ldr	r3, [r7, #0]
    93e0:	805a      	strh	r2, [r3, #2]
        p_calibration->c1 = p_mc_coeff->c;
    93e2:	6fbb      	ldr	r3, [r7, #120]	; 0x78
    93e4:	885a      	ldrh	r2, [r3, #2]
    93e6:	683b      	ldr	r3, [r7, #0]
    93e8:	809a      	strh	r2, [r3, #4]
    
    /*--------------------------------------------------------------------------
      Retrieve the value of the mext factor. This depends if external VAREF is
      used by the ADC sampling the analog input channel.
     */
    if (g_ace_external_varef_used[adc_nb])
    93ea:	6efa      	ldr	r2, [r7, #108]	; 0x6c
    93ec:	f245 6394 	movw	r3, #22164	; 0x5694
    93f0:	f2c0 0301 	movt	r3, #1
    93f4:	5c9b      	ldrb	r3, [r3, r2]
    93f6:	2b00      	cmp	r3, #0
    93f8:	d008      	beq.n	940c <get_calibration+0x36c>
    {
        p_calibration->mext = p_mtd_data->global_settings.varef_m;
    93fa:	f645 6340 	movw	r3, #24128	; 0x5e40
    93fe:	f2c0 0301 	movt	r3, #1
    9402:	681b      	ldr	r3, [r3, #0]
    9404:	8b9a      	ldrh	r2, [r3, #28]
    9406:	683b      	ldr	r3, [r7, #0]
    9408:	801a      	strh	r2, [r3, #0]
    940a:	e003      	b.n	9414 <get_calibration+0x374>
    }
    else
    {
        p_calibration->mext = NEUTRAL_M_FACTOR;
    940c:	683b      	ldr	r3, [r7, #0]
    940e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
    9412:	801a      	strh	r2, [r3, #0]
    }
}
    9414:	f107 0790 	add.w	r7, r7, #144	; 0x90
    9418:	46bd      	mov	sp, r7
    941a:	bc90      	pop	{r4, r7}
    941c:	4770      	bx	lr
    941e:	bf00      	nop

00009420 <write_transform_coefficients>:
(
    ace_channel_handle_t channel_handle,
	uint32_t m,
	uint32_t c
)
{
    9420:	b480      	push	{r7}
    9422:	b087      	sub	sp, #28
    9424:	af00      	add	r7, sp, #0
    9426:	4603      	mov	r3, r0
    9428:	60b9      	str	r1, [r7, #8]
    942a:	607a      	str	r2, [r7, #4]
    942c:	73fb      	strb	r3, [r7, #15]
    uint16_t m_ppe_offset;
    uint16_t c_ppe_offset;
    const uint32_t PPE_OPCODE_MASK = 0xFF000000u;
    942e:	f04f 437f 	mov.w	r3, #4278190080	; 0xff000000
    9432:	617b      	str	r3, [r7, #20]
    
    m_ppe_offset = g_ace_ppe_transforms_desc_table[channel_handle].m_ppe_offset;
    9434:	7bfa      	ldrb	r2, [r7, #15]
    9436:	f245 63d8 	movw	r3, #22232	; 0x56d8
    943a:	f2c0 0301 	movt	r3, #1
    943e:	f833 3032 	ldrh.w	r3, [r3, r2, lsl #3]
    9442:	823b      	strh	r3, [r7, #16]
    c_ppe_offset = g_ace_ppe_transforms_desc_table[channel_handle].c_ppe_offset;
    9444:	7bfb      	ldrb	r3, [r7, #15]
    9446:	f245 62d8 	movw	r2, #22232	; 0x56d8
    944a:	f2c0 0201 	movt	r2, #1
    944e:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    9452:	4413      	add	r3, r2
    9454:	885b      	ldrh	r3, [r3, #2]
    9456:	827b      	strh	r3, [r7, #18]
    
    ACE->PPE_RAM_DATA[m_ppe_offset]
    9458:	f240 0300 	movw	r3, #0
    945c:	f2c4 0302 	movt	r3, #16386	; 0x4002
    9460:	8a38      	ldrh	r0, [r7, #16]
        = (ACE->PPE_RAM_DATA[m_ppe_offset] & PPE_OPCODE_MASK) | (m >> 8u);
    9462:	f240 0200 	movw	r2, #0
    9466:	f2c4 0202 	movt	r2, #16386	; 0x4002
    946a:	8a39      	ldrh	r1, [r7, #16]
    946c:	f501 61c0 	add.w	r1, r1, #1536	; 0x600
    9470:	f852 1021 	ldr.w	r1, [r2, r1, lsl #2]
    9474:	697a      	ldr	r2, [r7, #20]
    9476:	ea01 0102 	and.w	r1, r1, r2
    947a:	68ba      	ldr	r2, [r7, #8]
    947c:	ea4f 2212 	mov.w	r2, r2, lsr #8
    9480:	ea41 0102 	orr.w	r1, r1, r2
    const uint32_t PPE_OPCODE_MASK = 0xFF000000u;
    
    m_ppe_offset = g_ace_ppe_transforms_desc_table[channel_handle].m_ppe_offset;
    c_ppe_offset = g_ace_ppe_transforms_desc_table[channel_handle].c_ppe_offset;
    
    ACE->PPE_RAM_DATA[m_ppe_offset]
    9484:	f500 62c0 	add.w	r2, r0, #1536	; 0x600
    9488:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
        = (ACE->PPE_RAM_DATA[m_ppe_offset] & PPE_OPCODE_MASK) | (m >> 8u);
        
    ACE->PPE_RAM_DATA[c_ppe_offset]
    948c:	f240 0300 	movw	r3, #0
    9490:	f2c4 0302 	movt	r3, #16386	; 0x4002
    9494:	8a78      	ldrh	r0, [r7, #18]
        = (ACE->PPE_RAM_DATA[c_ppe_offset] & PPE_OPCODE_MASK) | (c >> 8u);
    9496:	f240 0200 	movw	r2, #0
    949a:	f2c4 0202 	movt	r2, #16386	; 0x4002
    949e:	8a79      	ldrh	r1, [r7, #18]
    94a0:	f501 61c0 	add.w	r1, r1, #1536	; 0x600
    94a4:	f852 1021 	ldr.w	r1, [r2, r1, lsl #2]
    94a8:	697a      	ldr	r2, [r7, #20]
    94aa:	ea01 0102 	and.w	r1, r1, r2
    94ae:	687a      	ldr	r2, [r7, #4]
    94b0:	ea4f 2212 	mov.w	r2, r2, lsr #8
    94b4:	ea41 0102 	orr.w	r1, r1, r2
    c_ppe_offset = g_ace_ppe_transforms_desc_table[channel_handle].c_ppe_offset;
    
    ACE->PPE_RAM_DATA[m_ppe_offset]
        = (ACE->PPE_RAM_DATA[m_ppe_offset] & PPE_OPCODE_MASK) | (m >> 8u);
        
    ACE->PPE_RAM_DATA[c_ppe_offset]
    94b8:	f500 62c0 	add.w	r2, r0, #1536	; 0x600
    94bc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
        = (ACE->PPE_RAM_DATA[c_ppe_offset] & PPE_OPCODE_MASK) | (c >> 8u);
}
    94c0:	f107 071c 	add.w	r7, r7, #28
    94c4:	46bd      	mov	sp, r7
    94c6:	bc80      	pop	{r7}
    94c8:	4770      	bx	lr
    94ca:	bf00      	nop

000094cc <ACE_init>:

/*-------------------------------------------------------------------------*//**
  See "mss_ace.h" for details of how to use this function.
 */
void ACE_init( void )
{
    94cc:	b580      	push	{r7, lr}
    94ce:	af00      	add	r7, sp, #0
    /* Initialize driver's internal data. */
    ace_init_flags();
    94d0:	f7fe fcfe 	bl	7ed0 <ace_init_flags>
    
    /* Initialize the data structures used by conversion functions. */
    ace_init_convert();
    94d4:	f7fd ffce 	bl	7474 <ace_init_convert>
}
    94d8:	bd80      	pop	{r7, pc}
    94da:	bf00      	nop

000094dc <ACE_start_adc>:
 */
void ACE_start_adc
(
	adc_channel_id_t channel_id
)
{
    94dc:	b480      	push	{r7}
    94de:	b083      	sub	sp, #12
    94e0:	af00      	add	r7, sp, #0
    94e2:	4603      	mov	r3, r0
    94e4:	71fb      	strb	r3, [r7, #7]
    ACE->ADC0_CONV_CTRL = (uint32_t)((uint32_t)channel_id | START_ADC_CONVERSION);
    94e6:	f240 0300 	movw	r3, #0
    94ea:	f2c4 0302 	movt	r3, #16386	; 0x4002
    94ee:	79fa      	ldrb	r2, [r7, #7]
    94f0:	ea6f 6242 	mvn.w	r2, r2, lsl #25
    94f4:	ea6f 6252 	mvn.w	r2, r2, lsr #25
    94f8:	b2d2      	uxtb	r2, r2
    94fa:	651a      	str	r2, [r3, #80]	; 0x50
}
    94fc:	f107 070c 	add.w	r7, r7, #12
    9500:	46bd      	mov	sp, r7
    9502:	bc80      	pop	{r7}
    9504:	4770      	bx	lr
    9506:	bf00      	nop

00009508 <ACE_get_adc_result>:

uint16_t ACE_get_adc_result
(
    uint8_t adc_id
)
{
    9508:	b480      	push	{r7}
    950a:	b085      	sub	sp, #20
    950c:	af00      	add	r7, sp, #0
    950e:	4603      	mov	r3, r0
    9510:	71fb      	strb	r3, [r7, #7]
    uint16_t result = 0u;
    9512:	f04f 0300 	mov.w	r3, #0
    9516:	817b      	strh	r3, [r7, #10]
    uint32_t data_valid;

    ASSERT( adc_id < NB_OF_ANALOG_MODULES );
    9518:	79fb      	ldrb	r3, [r7, #7]
    951a:	2b02      	cmp	r3, #2
    951c:	d900      	bls.n	9520 <ACE_get_adc_result+0x18>
    951e:	be00      	bkpt	0x0000
    
    if ( adc_id < (uint8_t)NB_OF_ANALOG_MODULES )
    9520:	79fb      	ldrb	r3, [r7, #7]
    9522:	2b02      	cmp	r3, #2
    9524:	d81b      	bhi.n	955e <ACE_get_adc_result+0x56>
    {
        do {
            data_valid = (uint32_t)(*adc_status_reg_lut[adc_id] & ADC_DATAVALID_MASK);
    9526:	79fa      	ldrb	r2, [r7, #7]
    9528:	f645 639c 	movw	r3, #24220	; 0x5e9c
    952c:	f2c0 0301 	movt	r3, #1
    9530:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    9534:	681b      	ldr	r3, [r3, #0]
    9536:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
    953a:	60fb      	str	r3, [r7, #12]
        } while ( !data_valid );
    953c:	68fb      	ldr	r3, [r7, #12]
    953e:	2b00      	cmp	r3, #0
    9540:	d0f1      	beq.n	9526 <ACE_get_adc_result+0x1e>
        
        result = (uint16_t)(*adc_status_reg_lut[adc_id] & ADC_RESULT_MASK);
    9542:	79fa      	ldrb	r2, [r7, #7]
    9544:	f645 639c 	movw	r3, #24220	; 0x5e9c
    9548:	f2c0 0301 	movt	r3, #1
    954c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    9550:	681b      	ldr	r3, [r3, #0]
    9552:	b29b      	uxth	r3, r3
    9554:	ea4f 5303 	mov.w	r3, r3, lsl #20
    9558:	ea4f 5313 	mov.w	r3, r3, lsr #20
    955c:	817b      	strh	r3, [r7, #10]
    }
    return result;
    955e:	897b      	ldrh	r3, [r7, #10]
}
    9560:	4618      	mov	r0, r3
    9562:	f107 0714 	add.w	r7, r7, #20
    9566:	46bd      	mov	sp, r7
    9568:	bc80      	pop	{r7}
    956a:	4770      	bx	lr

0000956c <ACE_configure_sdd>:
	sdd_id_t            sdd_id,
	sdd_resolution_t    resolution,
    uint8_t             mode,
    sdd_update_method_t sync_update
)
{
    956c:	b490      	push	{r4, r7}
    956e:	b086      	sub	sp, #24
    9570:	af00      	add	r7, sp, #0
    9572:	71f8      	strb	r0, [r7, #7]
    9574:	71b9      	strb	r1, [r7, #6]
    9576:	717a      	strb	r2, [r7, #5]
    9578:	713b      	strb	r3, [r7, #4]
    ASSERT( sdd_id < NB_OF_SDD );
    957a:	79fb      	ldrb	r3, [r7, #7]
    957c:	2b02      	cmp	r3, #2
    957e:	d900      	bls.n	9582 <ACE_configure_sdd+0x16>
    9580:	be00      	bkpt	0x0000
    
    if ( sdd_id < NB_OF_SDD )
    9582:	79fb      	ldrb	r3, [r7, #7]
    9584:	2b02      	cmp	r3, #2
    9586:	f200 80bc 	bhi.w	9702 <ACE_configure_sdd+0x196>
    {
#ifdef SMARTFUSION_060_DEVICE
        const uint8_t sdd_2_quad_lut[NB_OF_SDD] = {0u};
#else	
        const uint8_t sdd_2_quad_lut[NB_OF_SDD] = {0u, 2u, 4u};
    958a:	f645 62e8 	movw	r2, #24296	; 0x5ee8
    958e:	f2c0 0201 	movt	r2, #1
    9592:	f107 030c 	add.w	r3, r7, #12
    9596:	6812      	ldr	r2, [r2, #0]
    9598:	4611      	mov	r1, r2
    959a:	8019      	strh	r1, [r3, #0]
    959c:	f103 0302 	add.w	r3, r3, #2
    95a0:	ea4f 4212 	mov.w	r2, r2, lsr #16
    95a4:	701a      	strb	r2, [r3, #0]
#endif
        uint8_t quad_id;
        uint8_t obd_mode_idx = 1u;
    95a6:	f04f 0301 	mov.w	r3, #1
    95aa:	74bb      	strb	r3, [r7, #18]
        uint8_t chopping_mode_idx = 0u;
    95ac:	f04f 0300 	mov.w	r3, #0
    95b0:	74fb      	strb	r3, [r7, #19]
        uint32_t saved_pc2_ctrl;
        
        quad_id = sdd_2_quad_lut[sdd_id];
    95b2:	79fb      	ldrb	r3, [r7, #7]
    95b4:	f107 0218 	add.w	r2, r7, #24
    95b8:	4413      	add	r3, r2
    95ba:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
    95be:	747b      	strb	r3, [r7, #17]
        
        /* Pause the SSE PC2 while accesses to ACB from APB3 are taking place. */
        saved_pc2_ctrl = ACE->PC2_CTRL;
    95c0:	f240 0300 	movw	r3, #0
    95c4:	f2c4 0302 	movt	r3, #16386	; 0x4002
    95c8:	f8d3 30c8 	ldr.w	r3, [r3, #200]	; 0xc8
    95cc:	617b      	str	r3, [r7, #20]
        ACE->PC2_CTRL = 0u;
    95ce:	f240 0300 	movw	r3, #0
    95d2:	f2c4 0302 	movt	r3, #16386	; 0x4002
    95d6:	f04f 0200 	mov.w	r2, #0
    95da:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
        
        /* Select between voltage/current and RTZ modes.*/
        ACE->ACB_DATA[quad_id].b6 = mode;
    95de:	f240 0200 	movw	r2, #0
    95e2:	f2c4 0202 	movt	r2, #16386	; 0x4002
    95e6:	7c79      	ldrb	r1, [r7, #17]
    95e8:	460b      	mov	r3, r1
    95ea:	ea4f 0343 	mov.w	r3, r3, lsl #1
    95ee:	440b      	add	r3, r1
    95f0:	ea4f 1303 	mov.w	r3, r3, lsl #4
    95f4:	4413      	add	r3, r2
    95f6:	f503 7306 	add.w	r3, r3, #536	; 0x218
    95fa:	797a      	ldrb	r2, [r7, #5]
    95fc:	711a      	strb	r2, [r3, #4]
        
        /* Load manufacturing generated trim value. */
        if ( (mode & OBD_MODE_MASK) > 0u )
    95fe:	797b      	ldrb	r3, [r7, #5]
    9600:	f003 0301 	and.w	r3, r3, #1
    9604:	b2db      	uxtb	r3, r3
    9606:	2b00      	cmp	r3, #0
    9608:	d002      	beq.n	9610 <ACE_configure_sdd+0xa4>
        {
            obd_mode_idx = 0u;
    960a:	f04f 0300 	mov.w	r3, #0
    960e:	74bb      	strb	r3, [r7, #18]
        }
        if ( (mode & OBD_CHOPPING_MASK) > 0u )
    9610:	797b      	ldrb	r3, [r7, #5]
    9612:	f003 0302 	and.w	r3, r3, #2
    9616:	2b00      	cmp	r3, #0
    9618:	d002      	beq.n	9620 <ACE_configure_sdd+0xb4>
        {
            chopping_mode_idx = 1u;
    961a:	f04f 0301 	mov.w	r3, #1
    961e:	74fb      	strb	r3, [r7, #19]
        }
        ACE->ACB_DATA[quad_id].b4
    9620:	f240 0200 	movw	r2, #0
    9624:	f2c4 0202 	movt	r2, #16386	; 0x4002
    9628:	7c79      	ldrb	r1, [r7, #17]
            = p_mtd_data->odb_trimming[sdd_id][obd_mode_idx][chopping_mode_idx];
    962a:	f645 63d8 	movw	r3, #24280	; 0x5ed8
    962e:	f2c0 0301 	movt	r3, #1
    9632:	681b      	ldr	r3, [r3, #0]
    9634:	79fc      	ldrb	r4, [r7, #7]
    9636:	f897 c012 	ldrb.w	ip, [r7, #18]
    963a:	7cf8      	ldrb	r0, [r7, #19]
    963c:	ea4f 0444 	mov.w	r4, r4, lsl #1
    9640:	44a4      	add	ip, r4
    9642:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
    9646:	4460      	add	r0, ip
    9648:	4403      	add	r3, r0
    964a:	f103 0380 	add.w	r3, r3, #128	; 0x80
    964e:	7918      	ldrb	r0, [r3, #4]
        }
        if ( (mode & OBD_CHOPPING_MASK) > 0u )
        {
            chopping_mode_idx = 1u;
        }
        ACE->ACB_DATA[quad_id].b4
    9650:	460b      	mov	r3, r1
    9652:	ea4f 0343 	mov.w	r3, r3, lsl #1
    9656:	440b      	add	r3, r1
    9658:	ea4f 1303 	mov.w	r3, r3, lsl #4
    965c:	4413      	add	r3, r2
    965e:	f503 7304 	add.w	r3, r3, #528	; 0x210
    9662:	4602      	mov	r2, r0
    9664:	711a      	strb	r2, [r3, #4]
            = p_mtd_data->odb_trimming[sdd_id][obd_mode_idx][chopping_mode_idx];
        
        /* Restore SSE PC2 operations since no ACB accesses should take place
         * beyond this point. */
        ACE->PC2_CTRL = saved_pc2_ctrl;
    9666:	f240 0300 	movw	r3, #0
    966a:	f2c4 0302 	movt	r3, #16386	; 0x4002
    966e:	697a      	ldr	r2, [r7, #20]
    9670:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
    
        /* Set SDD resolution. */
        *dac_ctrl_reg_lut[sdd_id] = (uint32_t)resolution;
    9674:	79fa      	ldrb	r2, [r7, #7]
    9676:	f645 63a8 	movw	r3, #24232	; 0x5ea8
    967a:	f2c0 0301 	movt	r3, #1
    967e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    9682:	79ba      	ldrb	r2, [r7, #6]
    9684:	601a      	str	r2, [r3, #0]
        
        /* Update SDD value through SSE_DACn_BYTES01. */
        *dac_ctrl_reg_lut[sdd_id] |= SDD_REG_SEL_MASK;
    9686:	79fa      	ldrb	r2, [r7, #7]
    9688:	f645 63a8 	movw	r3, #24232	; 0x5ea8
    968c:	f2c0 0301 	movt	r3, #1
    9690:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
    9694:	79f9      	ldrb	r1, [r7, #7]
    9696:	f645 63a8 	movw	r3, #24232	; 0x5ea8
    969a:	f2c0 0301 	movt	r3, #1
    969e:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
    96a2:	681b      	ldr	r3, [r3, #0]
    96a4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    96a8:	6013      	str	r3, [r2, #0]
        
        /* Synchronous or individual SDD update. */
        if ( INDIVIDUAL_UPDATE == sync_update )
    96aa:	793b      	ldrb	r3, [r7, #4]
    96ac:	2b00      	cmp	r3, #0
    96ae:	d115      	bne.n	96dc <ACE_configure_sdd+0x170>
        {
            ACE->DAC_SYNC_CTRL &= ~dac_enable_masks_lut[sdd_id];
    96b0:	f240 0300 	movw	r3, #0
    96b4:	f2c4 0302 	movt	r3, #16386	; 0x4002
    96b8:	f240 0200 	movw	r2, #0
    96bc:	f2c4 0202 	movt	r2, #16386	; 0x4002
    96c0:	6911      	ldr	r1, [r2, #16]
    96c2:	79f8      	ldrb	r0, [r7, #7]
    96c4:	f645 62b4 	movw	r2, #24244	; 0x5eb4
    96c8:	f2c0 0201 	movt	r2, #1
    96cc:	f852 2020 	ldr.w	r2, [r2, r0, lsl #2]
    96d0:	ea6f 0202 	mvn.w	r2, r2
    96d4:	ea01 0202 	and.w	r2, r1, r2
    96d8:	611a      	str	r2, [r3, #16]
    96da:	e012      	b.n	9702 <ACE_configure_sdd+0x196>
        }
        else
        {
            ACE->DAC_SYNC_CTRL |= dac_enable_masks_lut[sdd_id];
    96dc:	f240 0300 	movw	r3, #0
    96e0:	f2c4 0302 	movt	r3, #16386	; 0x4002
    96e4:	f240 0200 	movw	r2, #0
    96e8:	f2c4 0202 	movt	r2, #16386	; 0x4002
    96ec:	6911      	ldr	r1, [r2, #16]
    96ee:	79f8      	ldrb	r0, [r7, #7]
    96f0:	f645 62b4 	movw	r2, #24244	; 0x5eb4
    96f4:	f2c0 0201 	movt	r2, #1
    96f8:	f852 2020 	ldr.w	r2, [r2, r0, lsl #2]
    96fc:	ea41 0202 	orr.w	r2, r1, r2
    9700:	611a      	str	r2, [r3, #16]
        }
    }
}
    9702:	f107 0718 	add.w	r7, r7, #24
    9706:	46bd      	mov	sp, r7
    9708:	bc90      	pop	{r4, r7}
    970a:	4770      	bx	lr

0000970c <ACE_enable_sdd>:
 */
void ACE_enable_sdd
(
	sdd_id_t    sdd_id
)
{
    970c:	b480      	push	{r7}
    970e:	b083      	sub	sp, #12
    9710:	af00      	add	r7, sp, #0
    9712:	4603      	mov	r3, r0
    9714:	71fb      	strb	r3, [r7, #7]
    ASSERT( sdd_id < NB_OF_SDD );
    9716:	79fb      	ldrb	r3, [r7, #7]
    9718:	2b02      	cmp	r3, #2
    971a:	d900      	bls.n	971e <ACE_enable_sdd+0x12>
    971c:	be00      	bkpt	0x0000
    
    if ( sdd_id < NB_OF_SDD )
    971e:	79fb      	ldrb	r3, [r7, #7]
    9720:	2b02      	cmp	r3, #2
    9722:	d811      	bhi.n	9748 <ACE_enable_sdd+0x3c>
    {
        *dac_ctrl_reg_lut[sdd_id] |= SDD_ENABLE_MASK;
    9724:	79fa      	ldrb	r2, [r7, #7]
    9726:	f645 63a8 	movw	r3, #24232	; 0x5ea8
    972a:	f2c0 0301 	movt	r3, #1
    972e:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
    9732:	79f9      	ldrb	r1, [r7, #7]
    9734:	f645 63a8 	movw	r3, #24232	; 0x5ea8
    9738:	f2c0 0301 	movt	r3, #1
    973c:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
    9740:	681b      	ldr	r3, [r3, #0]
    9742:	f043 0320 	orr.w	r3, r3, #32
    9746:	6013      	str	r3, [r2, #0]
    }
}
    9748:	f107 070c 	add.w	r7, r7, #12
    974c:	46bd      	mov	sp, r7
    974e:	bc80      	pop	{r7}
    9750:	4770      	bx	lr
    9752:	bf00      	nop

00009754 <ACE_disable_sdd>:
 */
void ACE_disable_sdd
(
	sdd_id_t    sdd_id
)
{
    9754:	b480      	push	{r7}
    9756:	b083      	sub	sp, #12
    9758:	af00      	add	r7, sp, #0
    975a:	4603      	mov	r3, r0
    975c:	71fb      	strb	r3, [r7, #7]
    ASSERT( sdd_id < NB_OF_SDD );
    975e:	79fb      	ldrb	r3, [r7, #7]
    9760:	2b02      	cmp	r3, #2
    9762:	d900      	bls.n	9766 <ACE_disable_sdd+0x12>
    9764:	be00      	bkpt	0x0000
    
    if ( sdd_id < NB_OF_SDD )
    9766:	79fb      	ldrb	r3, [r7, #7]
    9768:	2b02      	cmp	r3, #2
    976a:	d811      	bhi.n	9790 <ACE_disable_sdd+0x3c>
    {
        *dac_ctrl_reg_lut[sdd_id] &= ~SDD_ENABLE_MASK;
    976c:	79fa      	ldrb	r2, [r7, #7]
    976e:	f645 63a8 	movw	r3, #24232	; 0x5ea8
    9772:	f2c0 0301 	movt	r3, #1
    9776:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
    977a:	79f9      	ldrb	r1, [r7, #7]
    977c:	f645 63a8 	movw	r3, #24232	; 0x5ea8
    9780:	f2c0 0301 	movt	r3, #1
    9784:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
    9788:	681b      	ldr	r3, [r3, #0]
    978a:	f023 0320 	bic.w	r3, r3, #32
    978e:	6013      	str	r3, [r2, #0]
    }
}
    9790:	f107 070c 	add.w	r7, r7, #12
    9794:	46bd      	mov	sp, r7
    9796:	bc80      	pop	{r7}
    9798:	4770      	bx	lr
    979a:	bf00      	nop

0000979c <ACE_set_sdd_value>:
void ACE_set_sdd_value
(
	sdd_id_t    sdd_id,
	uint32_t    sdd_value
)
{
    979c:	b480      	push	{r7}
    979e:	b083      	sub	sp, #12
    97a0:	af00      	add	r7, sp, #0
    97a2:	4603      	mov	r3, r0
    97a4:	6039      	str	r1, [r7, #0]
    97a6:	71fb      	strb	r3, [r7, #7]
    ASSERT( sdd_id < NB_OF_SDD );
    97a8:	79fb      	ldrb	r3, [r7, #7]
    97aa:	2b02      	cmp	r3, #2
    97ac:	d900      	bls.n	97b0 <ACE_set_sdd_value+0x14>
    97ae:	be00      	bkpt	0x0000
    
    if ( sdd_id < NB_OF_SDD )
    97b0:	79fb      	ldrb	r3, [r7, #7]
    97b2:	2b02      	cmp	r3, #2
    97b4:	d813      	bhi.n	97de <ACE_set_sdd_value+0x42>
    {
        *dac_byte2_reg_lut[sdd_id] = sdd_value >> 16;
    97b6:	79fa      	ldrb	r2, [r7, #7]
    97b8:	f645 63cc 	movw	r3, #24268	; 0x5ecc
    97bc:	f2c0 0301 	movt	r3, #1
    97c0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    97c4:	683a      	ldr	r2, [r7, #0]
    97c6:	ea4f 4212 	mov.w	r2, r2, lsr #16
    97ca:	601a      	str	r2, [r3, #0]
        *dac_byte01_reg_lut[sdd_id] = sdd_value;
    97cc:	79fa      	ldrb	r2, [r7, #7]
    97ce:	f645 63c0 	movw	r3, #24256	; 0x5ec0
    97d2:	f2c0 0301 	movt	r3, #1
    97d6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    97da:	683a      	ldr	r2, [r7, #0]
    97dc:	601a      	str	r2, [r3, #0]
    }
}
    97de:	f107 070c 	add.w	r7, r7, #12
    97e2:	46bd      	mov	sp, r7
    97e4:	bc80      	pop	{r7}
    97e6:	4770      	bx	lr

000097e8 <ACE_set_sdd_value_sync>:
(
    uint32_t sdd0_value,
    uint32_t sdd1_value,
    uint32_t sdd2_value
)
{
    97e8:	b480      	push	{r7}
    97ea:	b087      	sub	sp, #28
    97ec:	af00      	add	r7, sp, #0
    97ee:	60f8      	str	r0, [r7, #12]
    97f0:	60b9      	str	r1, [r7, #8]
    97f2:	607a      	str	r2, [r7, #4]
    uint32_t dac_sync_ctrl;
    
    dac_sync_ctrl = ACE->DAC_SYNC_CTRL;
    97f4:	f240 0300 	movw	r3, #0
    97f8:	f2c4 0302 	movt	r3, #16386	; 0x4002
    97fc:	691b      	ldr	r3, [r3, #16]
    97fe:	617b      	str	r3, [r7, #20]
    
    if ( SDD_NO_UPDATE != sdd0_value )
    9800:	68fb      	ldr	r3, [r7, #12]
    9802:	f1b3 3fff 	cmp.w	r3, #4294967295
    9806:	d012      	beq.n	982e <ACE_set_sdd_value_sync+0x46>
    {
        ACE->DAC0_BYTE2 = sdd0_value >> 16;
    9808:	f240 0300 	movw	r3, #0
    980c:	f2c4 0302 	movt	r3, #16386	; 0x4002
    9810:	68fa      	ldr	r2, [r7, #12]
    9812:	ea4f 4212 	mov.w	r2, r2, lsr #16
    9816:	66da      	str	r2, [r3, #108]	; 0x6c
        ACE->SSE_DAC0_BYTES01 = sdd0_value;
    9818:	f240 0300 	movw	r3, #0
    981c:	f2c4 0302 	movt	r3, #16386	; 0x4002
    9820:	68fa      	ldr	r2, [r7, #12]
    9822:	f8c3 2500 	str.w	r2, [r3, #1280]	; 0x500
        dac_sync_ctrl |= DAC0_SYNC_UPDATE;
    9826:	697b      	ldr	r3, [r7, #20]
    9828:	f043 0301 	orr.w	r3, r3, #1
    982c:	617b      	str	r3, [r7, #20]
    }

    if ( SDD_NO_UPDATE != sdd1_value )
    982e:	68bb      	ldr	r3, [r7, #8]
    9830:	f1b3 3fff 	cmp.w	r3, #4294967295
    9834:	d013      	beq.n	985e <ACE_set_sdd_value_sync+0x76>
    {
        ACE->DAC1_BYTE2 = sdd1_value >> 16;
    9836:	f240 0300 	movw	r3, #0
    983a:	f2c4 0302 	movt	r3, #16386	; 0x4002
    983e:	68ba      	ldr	r2, [r7, #8]
    9840:	ea4f 4212 	mov.w	r2, r2, lsr #16
    9844:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
        ACE->SSE_DAC1_BYTES01 = sdd1_value;
    9848:	f240 0300 	movw	r3, #0
    984c:	f2c4 0302 	movt	r3, #16386	; 0x4002
    9850:	68ba      	ldr	r2, [r7, #8]
    9852:	f8c3 2504 	str.w	r2, [r3, #1284]	; 0x504
        dac_sync_ctrl |= DAC1_SYNC_UPDATE;
    9856:	697b      	ldr	r3, [r7, #20]
    9858:	f043 0302 	orr.w	r3, r3, #2
    985c:	617b      	str	r3, [r7, #20]
    }

    if ( SDD_NO_UPDATE != sdd2_value )
    985e:	687b      	ldr	r3, [r7, #4]
    9860:	f1b3 3fff 	cmp.w	r3, #4294967295
    9864:	d01c      	beq.n	98a0 <ACE_set_sdd_value_sync+0xb8>
    {
        ACE->DAC2_BYTE2 = sdd2_value >> 16;
    9866:	f240 0300 	movw	r3, #0
    986a:	f2c4 0302 	movt	r3, #16386	; 0x4002
    986e:	687a      	ldr	r2, [r7, #4]
    9870:	ea4f 4212 	mov.w	r2, r2, lsr #16
    9874:	f8c3 20ec 	str.w	r2, [r3, #236]	; 0xec
        ACE->DAC2_BYTE1 = sdd2_value >> 8;
    9878:	f240 0300 	movw	r3, #0
    987c:	f2c4 0302 	movt	r3, #16386	; 0x4002
    9880:	687a      	ldr	r2, [r7, #4]
    9882:	ea4f 2212 	mov.w	r2, r2, lsr #8
    9886:	f8c3 20e8 	str.w	r2, [r3, #232]	; 0xe8
        ACE->SSE_DAC2_BYTES01 = sdd2_value;
    988a:	f240 0300 	movw	r3, #0
    988e:	f2c4 0302 	movt	r3, #16386	; 0x4002
    9892:	687a      	ldr	r2, [r7, #4]
    9894:	f8c3 2508 	str.w	r2, [r3, #1288]	; 0x508
        dac_sync_ctrl |= DAC2_SYNC_UPDATE;
    9898:	697b      	ldr	r3, [r7, #20]
    989a:	f043 0304 	orr.w	r3, r3, #4
    989e:	617b      	str	r3, [r7, #20]
    }
    
    ACE->DAC_SYNC_CTRL = dac_sync_ctrl;
    98a0:	f240 0300 	movw	r3, #0
    98a4:	f2c4 0302 	movt	r3, #16386	; 0x4002
    98a8:	697a      	ldr	r2, [r7, #20]
    98aa:	611a      	str	r2, [r3, #16]
}
    98ac:	f107 071c 	add.w	r7, r7, #28
    98b0:	46bd      	mov	sp, r7
    98b2:	bc80      	pop	{r7}
    98b4:	4770      	bx	lr
    98b6:	bf00      	nop

000098b8 <ACE_set_comp_reference>:
void ACE_set_comp_reference
(
    comparator_id_t     comp_id,
    comp_reference_t    reference
)
{
    98b8:	b480      	push	{r7}
    98ba:	b087      	sub	sp, #28
    98bc:	af00      	add	r7, sp, #0
    98be:	4602      	mov	r2, r0
    98c0:	460b      	mov	r3, r1
    98c2:	71fa      	strb	r2, [r7, #7]
    98c4:	71bb      	strb	r3, [r7, #6]
    uint8_t scb_id;
    uint32_t odd;
    
    odd = (uint32_t)comp_id & 0x01u;
    98c6:	79fb      	ldrb	r3, [r7, #7]
    98c8:	f003 0301 	and.w	r3, r3, #1
    98cc:	613b      	str	r3, [r7, #16]
    
    ASSERT( comp_id < NB_OF_COMPARATORS );
    98ce:	79fb      	ldrb	r3, [r7, #7]
    98d0:	2b09      	cmp	r3, #9
    98d2:	d900      	bls.n	98d6 <ACE_set_comp_reference+0x1e>
    98d4:	be00      	bkpt	0x0000
    ASSERT( reference < NB_OF_COMP_REF );
    98d6:	79bb      	ldrb	r3, [r7, #6]
    98d8:	2b03      	cmp	r3, #3
    98da:	d900      	bls.n	98de <ACE_set_comp_reference+0x26>
    98dc:	be00      	bkpt	0x0000
    ASSERT( odd );    /* Only Temperature block comparators have configurable reference input. */
    98de:	693b      	ldr	r3, [r7, #16]
    98e0:	2b00      	cmp	r3, #0
    98e2:	d100      	bne.n	98e6 <ACE_set_comp_reference+0x2e>
    98e4:	be00      	bkpt	0x0000
    
    if ( (comp_id < NB_OF_COMPARATORS) && (reference < NB_OF_COMP_REF) && (odd) )
    98e6:	79fb      	ldrb	r3, [r7, #7]
    98e8:	2b09      	cmp	r3, #9
    98ea:	f200 80b9 	bhi.w	9a60 <ACE_set_comp_reference+0x1a8>
    98ee:	79bb      	ldrb	r3, [r7, #6]
    98f0:	2b03      	cmp	r3, #3
    98f2:	f200 80b5 	bhi.w	9a60 <ACE_set_comp_reference+0x1a8>
    98f6:	693b      	ldr	r3, [r7, #16]
    98f8:	2b00      	cmp	r3, #0
    98fa:	f000 80b1 	beq.w	9a60 <ACE_set_comp_reference+0x1a8>
    {
        uint32_t saved_pc2_ctrl;
        
        scb_id = comp_id_2_scb_lut[comp_id];
    98fe:	79fa      	ldrb	r2, [r7, #7]
    9900:	f645 63dc 	movw	r3, #24284	; 0x5edc
    9904:	f2c0 0301 	movt	r3, #1
    9908:	5c9b      	ldrb	r3, [r3, r2]
    990a:	73fb      	strb	r3, [r7, #15]
        
        /* Pause the SSE PC2 while accesses to ACB from APB3 are taking place. */
        saved_pc2_ctrl = ACE->PC2_CTRL;
    990c:	f240 0300 	movw	r3, #0
    9910:	f2c4 0302 	movt	r3, #16386	; 0x4002
    9914:	f8d3 30c8 	ldr.w	r3, [r3, #200]	; 0xc8
    9918:	617b      	str	r3, [r7, #20]
        ACE->PC2_CTRL = 0u;
    991a:	f240 0300 	movw	r3, #0
    991e:	f2c4 0302 	movt	r3, #16386	; 0x4002
    9922:	f04f 0200 	mov.w	r2, #0
    9926:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
    
        if ( ADC_IN_COMP_REF == reference )
    992a:	79bb      	ldrb	r3, [r7, #6]
    992c:	2b03      	cmp	r3, #3
    992e:	d146      	bne.n	99be <ACE_set_comp_reference+0x106>
        {
            ACE->ACB_DATA[scb_id].b10 &= (uint8_t)~B10_COMP_VREF_SW_MASK;
    9930:	f240 0100 	movw	r1, #0
    9934:	f2c4 0102 	movt	r1, #16386	; 0x4002
    9938:	7bf8      	ldrb	r0, [r7, #15]
    993a:	f240 0200 	movw	r2, #0
    993e:	f2c4 0202 	movt	r2, #16386	; 0x4002
    9942:	f897 c00f 	ldrb.w	ip, [r7, #15]
    9946:	4663      	mov	r3, ip
    9948:	ea4f 0343 	mov.w	r3, r3, lsl #1
    994c:	4463      	add	r3, ip
    994e:	ea4f 1303 	mov.w	r3, r3, lsl #4
    9952:	4413      	add	r3, r2
    9954:	f503 730a 	add.w	r3, r3, #552	; 0x228
    9958:	791b      	ldrb	r3, [r3, #4]
    995a:	b2db      	uxtb	r3, r3
    995c:	461a      	mov	r2, r3
    995e:	f002 02df 	and.w	r2, r2, #223	; 0xdf
    9962:	4603      	mov	r3, r0
    9964:	ea4f 0343 	mov.w	r3, r3, lsl #1
    9968:	4403      	add	r3, r0
    996a:	ea4f 1303 	mov.w	r3, r3, lsl #4
    996e:	440b      	add	r3, r1
    9970:	f503 730a 	add.w	r3, r3, #552	; 0x228
    9974:	711a      	strb	r2, [r3, #4]
            ACE->ACB_DATA[scb_id].b11 &= (uint8_t)~B11_DAC_MUXSEL_MASK;
    9976:	f240 0100 	movw	r1, #0
    997a:	f2c4 0102 	movt	r1, #16386	; 0x4002
    997e:	7bf8      	ldrb	r0, [r7, #15]
    9980:	f240 0200 	movw	r2, #0
    9984:	f2c4 0202 	movt	r2, #16386	; 0x4002
    9988:	f897 c00f 	ldrb.w	ip, [r7, #15]
    998c:	4663      	mov	r3, ip
    998e:	ea4f 0343 	mov.w	r3, r3, lsl #1
    9992:	4463      	add	r3, ip
    9994:	ea4f 1303 	mov.w	r3, r3, lsl #4
    9998:	4413      	add	r3, r2
    999a:	f503 730a 	add.w	r3, r3, #552	; 0x228
    999e:	7a1b      	ldrb	r3, [r3, #8]
    99a0:	b2db      	uxtb	r3, r3
    99a2:	461a      	mov	r2, r3
    99a4:	f002 02fc 	and.w	r2, r2, #252	; 0xfc
    99a8:	4603      	mov	r3, r0
    99aa:	ea4f 0343 	mov.w	r3, r3, lsl #1
    99ae:	4403      	add	r3, r0
    99b0:	ea4f 1303 	mov.w	r3, r3, lsl #4
    99b4:	440b      	add	r3, r1
    99b6:	f503 730a 	add.w	r3, r3, #552	; 0x228
    99ba:	721a      	strb	r2, [r3, #8]
    99bc:	e049      	b.n	9a52 <ACE_set_comp_reference+0x19a>
        }
        else
        {
            ACE->ACB_DATA[scb_id].b10 |= (uint8_t)B10_COMP_VREF_SW_MASK;
    99be:	f240 0200 	movw	r2, #0
    99c2:	f2c4 0202 	movt	r2, #16386	; 0x4002
    99c6:	7bf8      	ldrb	r0, [r7, #15]
    99c8:	f240 0100 	movw	r1, #0
    99cc:	f2c4 0102 	movt	r1, #16386	; 0x4002
    99d0:	f897 c00f 	ldrb.w	ip, [r7, #15]
    99d4:	4663      	mov	r3, ip
    99d6:	ea4f 0343 	mov.w	r3, r3, lsl #1
    99da:	4463      	add	r3, ip
    99dc:	ea4f 1303 	mov.w	r3, r3, lsl #4
    99e0:	440b      	add	r3, r1
    99e2:	f503 730a 	add.w	r3, r3, #552	; 0x228
    99e6:	791b      	ldrb	r3, [r3, #4]
    99e8:	b2db      	uxtb	r3, r3
    99ea:	f043 0320 	orr.w	r3, r3, #32
    99ee:	b2d9      	uxtb	r1, r3
    99f0:	4603      	mov	r3, r0
    99f2:	ea4f 0343 	mov.w	r3, r3, lsl #1
    99f6:	4403      	add	r3, r0
    99f8:	ea4f 1303 	mov.w	r3, r3, lsl #4
    99fc:	4413      	add	r3, r2
    99fe:	f503 730a 	add.w	r3, r3, #552	; 0x228
    9a02:	460a      	mov	r2, r1
    9a04:	711a      	strb	r2, [r3, #4]
            ACE->ACB_DATA[scb_id].b11 = (ACE->ACB_DATA[scb_id].b11 & (uint8_t)~B11_DAC_MUXSEL_MASK) + (uint8_t)reference;
    9a06:	f240 0200 	movw	r2, #0
    9a0a:	f2c4 0202 	movt	r2, #16386	; 0x4002
    9a0e:	7bf8      	ldrb	r0, [r7, #15]
    9a10:	f240 0100 	movw	r1, #0
    9a14:	f2c4 0102 	movt	r1, #16386	; 0x4002
    9a18:	f897 c00f 	ldrb.w	ip, [r7, #15]
    9a1c:	4663      	mov	r3, ip
    9a1e:	ea4f 0343 	mov.w	r3, r3, lsl #1
    9a22:	4463      	add	r3, ip
    9a24:	ea4f 1303 	mov.w	r3, r3, lsl #4
    9a28:	440b      	add	r3, r1
    9a2a:	f503 730a 	add.w	r3, r3, #552	; 0x228
    9a2e:	7a1b      	ldrb	r3, [r3, #8]
    9a30:	b2db      	uxtb	r3, r3
    9a32:	f003 03fc 	and.w	r3, r3, #252	; 0xfc
    9a36:	79b9      	ldrb	r1, [r7, #6]
    9a38:	440b      	add	r3, r1
    9a3a:	b2d9      	uxtb	r1, r3
    9a3c:	4603      	mov	r3, r0
    9a3e:	ea4f 0343 	mov.w	r3, r3, lsl #1
    9a42:	4403      	add	r3, r0
    9a44:	ea4f 1303 	mov.w	r3, r3, lsl #4
    9a48:	4413      	add	r3, r2
    9a4a:	f503 730a 	add.w	r3, r3, #552	; 0x228
    9a4e:	460a      	mov	r2, r1
    9a50:	721a      	strb	r2, [r3, #8]
        }
    
        /* Restore SSE PC2 operations since no ACB accesses should take place
         * beyond this point. */
        ACE->PC2_CTRL = saved_pc2_ctrl;
    9a52:	f240 0300 	movw	r3, #0
    9a56:	f2c4 0302 	movt	r3, #16386	; 0x4002
    9a5a:	697a      	ldr	r2, [r7, #20]
    9a5c:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
    }
}
    9a60:	f107 071c 	add.w	r7, r7, #28
    9a64:	46bd      	mov	sp, r7
    9a66:	bc80      	pop	{r7}
    9a68:	4770      	bx	lr
    9a6a:	bf00      	nop

00009a6c <ACE_set_comp_hysteresis>:
void ACE_set_comp_hysteresis
(
	comparator_id_t     comp_id,
    comp_hysteresis_t   hysteresis
)
{
    9a6c:	b480      	push	{r7}
    9a6e:	b087      	sub	sp, #28
    9a70:	af00      	add	r7, sp, #0
    9a72:	4602      	mov	r2, r0
    9a74:	460b      	mov	r3, r1
    9a76:	71fa      	strb	r2, [r7, #7]
    9a78:	71bb      	strb	r3, [r7, #6]
    uint8_t scb_id;
    
    ASSERT( comp_id < NB_OF_COMPARATORS );
    9a7a:	79fb      	ldrb	r3, [r7, #7]
    9a7c:	2b09      	cmp	r3, #9
    9a7e:	d900      	bls.n	9a82 <ACE_set_comp_hysteresis+0x16>
    9a80:	be00      	bkpt	0x0000
    ASSERT( hysteresis < NB_OF_HYSTERESIS );
    9a82:	79bb      	ldrb	r3, [r7, #6]
    9a84:	2b03      	cmp	r3, #3
    9a86:	d900      	bls.n	9a8a <ACE_set_comp_hysteresis+0x1e>
    9a88:	be00      	bkpt	0x0000
    
    if ( (comp_id < NB_OF_COMPARATORS) && (hysteresis < NB_OF_HYSTERESIS) )
    9a8a:	79fb      	ldrb	r3, [r7, #7]
    9a8c:	2b09      	cmp	r3, #9
    9a8e:	d87b      	bhi.n	9b88 <ACE_set_comp_hysteresis+0x11c>
    9a90:	79bb      	ldrb	r3, [r7, #6]
    9a92:	2b03      	cmp	r3, #3
    9a94:	d878      	bhi.n	9b88 <ACE_set_comp_hysteresis+0x11c>
    {
        uint32_t odd;
        uint32_t saved_pc2_ctrl;
        
        scb_id = comp_id_2_scb_lut[comp_id];
    9a96:	79fa      	ldrb	r2, [r7, #7]
    9a98:	f645 63dc 	movw	r3, #24284	; 0x5edc
    9a9c:	f2c0 0301 	movt	r3, #1
    9aa0:	5c9b      	ldrb	r3, [r3, r2]
    9aa2:	73fb      	strb	r3, [r7, #15]
        odd = (uint32_t)comp_id & 0x01u;
    9aa4:	79fb      	ldrb	r3, [r7, #7]
    9aa6:	f003 0301 	and.w	r3, r3, #1
    9aaa:	613b      	str	r3, [r7, #16]
        
        /* Pause the SSE PC2 while accesses to ACB from APB3 are taking place. */
        saved_pc2_ctrl = ACE->PC2_CTRL;
    9aac:	f240 0300 	movw	r3, #0
    9ab0:	f2c4 0302 	movt	r3, #16386	; 0x4002
    9ab4:	f8d3 30c8 	ldr.w	r3, [r3, #200]	; 0xc8
    9ab8:	617b      	str	r3, [r7, #20]
        ACE->PC2_CTRL = 0u;
    9aba:	f240 0300 	movw	r3, #0
    9abe:	f2c4 0302 	movt	r3, #16386	; 0x4002
    9ac2:	f04f 0200 	mov.w	r2, #0
    9ac6:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
    
        if ( odd )
    9aca:	693b      	ldr	r3, [r7, #16]
    9acc:	2b00      	cmp	r3, #0
    9ace:	d02a      	beq.n	9b26 <ACE_set_comp_hysteresis+0xba>
        {
            /* Temperature monitor block comparator. */
            ACE->ACB_DATA[scb_id].b10 = (ACE->ACB_DATA[scb_id].b10 & ~HYSTERESIS_MASK) | (uint8_t)((uint8_t)hysteresis << HYSTERESIS_SHIFT);
    9ad0:	f240 0200 	movw	r2, #0
    9ad4:	f2c4 0202 	movt	r2, #16386	; 0x4002
    9ad8:	7bf8      	ldrb	r0, [r7, #15]
    9ada:	f240 0100 	movw	r1, #0
    9ade:	f2c4 0102 	movt	r1, #16386	; 0x4002
    9ae2:	f897 c00f 	ldrb.w	ip, [r7, #15]
    9ae6:	4663      	mov	r3, ip
    9ae8:	ea4f 0343 	mov.w	r3, r3, lsl #1
    9aec:	4463      	add	r3, ip
    9aee:	ea4f 1303 	mov.w	r3, r3, lsl #4
    9af2:	440b      	add	r3, r1
    9af4:	f503 730a 	add.w	r3, r3, #552	; 0x228
    9af8:	791b      	ldrb	r3, [r3, #4]
    9afa:	b2db      	uxtb	r3, r3
    9afc:	f003 033f 	and.w	r3, r3, #63	; 0x3f
    9b00:	79b9      	ldrb	r1, [r7, #6]
    9b02:	ea4f 1181 	mov.w	r1, r1, lsl #6
    9b06:	b2c9      	uxtb	r1, r1
    9b08:	ea43 0301 	orr.w	r3, r3, r1
    9b0c:	b2d9      	uxtb	r1, r3
    9b0e:	4603      	mov	r3, r0
    9b10:	ea4f 0343 	mov.w	r3, r3, lsl #1
    9b14:	4403      	add	r3, r0
    9b16:	ea4f 1303 	mov.w	r3, r3, lsl #4
    9b1a:	4413      	add	r3, r2
    9b1c:	f503 730a 	add.w	r3, r3, #552	; 0x228
    9b20:	460a      	mov	r2, r1
    9b22:	711a      	strb	r2, [r3, #4]
    9b24:	e029      	b.n	9b7a <ACE_set_comp_hysteresis+0x10e>
        }
        else
        {
            /* Current monitor block comparator. */
            ACE->ACB_DATA[scb_id].b9 = (ACE->ACB_DATA[scb_id].b9 & ~HYSTERESIS_MASK) | (uint8_t)((uint8_t)hysteresis << HYSTERESIS_SHIFT);
    9b26:	f240 0200 	movw	r2, #0
    9b2a:	f2c4 0202 	movt	r2, #16386	; 0x4002
    9b2e:	7bf8      	ldrb	r0, [r7, #15]
    9b30:	f240 0100 	movw	r1, #0
    9b34:	f2c4 0102 	movt	r1, #16386	; 0x4002
    9b38:	f897 c00f 	ldrb.w	ip, [r7, #15]
    9b3c:	4663      	mov	r3, ip
    9b3e:	ea4f 0343 	mov.w	r3, r3, lsl #1
    9b42:	4463      	add	r3, ip
    9b44:	ea4f 1303 	mov.w	r3, r3, lsl #4
    9b48:	440b      	add	r3, r1
    9b4a:	f503 7308 	add.w	r3, r3, #544	; 0x220
    9b4e:	7a1b      	ldrb	r3, [r3, #8]
    9b50:	b2db      	uxtb	r3, r3
    9b52:	f003 033f 	and.w	r3, r3, #63	; 0x3f
    9b56:	79b9      	ldrb	r1, [r7, #6]
    9b58:	ea4f 1181 	mov.w	r1, r1, lsl #6
    9b5c:	b2c9      	uxtb	r1, r1
    9b5e:	ea43 0301 	orr.w	r3, r3, r1
    9b62:	b2d9      	uxtb	r1, r3
    9b64:	4603      	mov	r3, r0
    9b66:	ea4f 0343 	mov.w	r3, r3, lsl #1
    9b6a:	4403      	add	r3, r0
    9b6c:	ea4f 1303 	mov.w	r3, r3, lsl #4
    9b70:	4413      	add	r3, r2
    9b72:	f503 7308 	add.w	r3, r3, #544	; 0x220
    9b76:	460a      	mov	r2, r1
    9b78:	721a      	strb	r2, [r3, #8]
        }
        
        /* Restore SSE PC2 operations since no ACB accesses should take place
         * beyond this point. */
        ACE->PC2_CTRL = saved_pc2_ctrl;
    9b7a:	f240 0300 	movw	r3, #0
    9b7e:	f2c4 0302 	movt	r3, #16386	; 0x4002
    9b82:	697a      	ldr	r2, [r7, #20]
    9b84:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
    }
}
    9b88:	f107 071c 	add.w	r7, r7, #28
    9b8c:	46bd      	mov	sp, r7
    9b8e:	bc80      	pop	{r7}
    9b90:	4770      	bx	lr
    9b92:	bf00      	nop

00009b94 <ACE_enable_comp>:
 */
void ACE_enable_comp
(
	comparator_id_t comp_id
)
{
    9b94:	b480      	push	{r7}
    9b96:	b087      	sub	sp, #28
    9b98:	af00      	add	r7, sp, #0
    9b9a:	4603      	mov	r3, r0
    9b9c:	71fb      	strb	r3, [r7, #7]
    uint8_t scb_id;
    
    ASSERT( comp_id < NB_OF_COMPARATORS );
    9b9e:	79fb      	ldrb	r3, [r7, #7]
    9ba0:	2b09      	cmp	r3, #9
    9ba2:	d900      	bls.n	9ba6 <ACE_enable_comp+0x12>
    9ba4:	be00      	bkpt	0x0000
    
    if ( comp_id < NB_OF_COMPARATORS )
    9ba6:	79fb      	ldrb	r3, [r7, #7]
    9ba8:	2b09      	cmp	r3, #9
    9baa:	d86c      	bhi.n	9c86 <ACE_enable_comp+0xf2>
    {
        uint32_t odd;
        uint32_t saved_pc2_ctrl;
        
        scb_id = comp_id_2_scb_lut[comp_id];
    9bac:	79fa      	ldrb	r2, [r7, #7]
    9bae:	f645 63dc 	movw	r3, #24284	; 0x5edc
    9bb2:	f2c0 0301 	movt	r3, #1
    9bb6:	5c9b      	ldrb	r3, [r3, r2]
    9bb8:	73fb      	strb	r3, [r7, #15]
        odd = (uint32_t)comp_id & 0x01u;
    9bba:	79fb      	ldrb	r3, [r7, #7]
    9bbc:	f003 0301 	and.w	r3, r3, #1
    9bc0:	613b      	str	r3, [r7, #16]
        
        /* Pause the SSE PC2 while accesses to ACB from APB3 are taking place. */
        saved_pc2_ctrl = ACE->PC2_CTRL;
    9bc2:	f240 0300 	movw	r3, #0
    9bc6:	f2c4 0302 	movt	r3, #16386	; 0x4002
    9bca:	f8d3 30c8 	ldr.w	r3, [r3, #200]	; 0xc8
    9bce:	617b      	str	r3, [r7, #20]
        ACE->PC2_CTRL = 0u;
    9bd0:	f240 0300 	movw	r3, #0
    9bd4:	f2c4 0302 	movt	r3, #16386	; 0x4002
    9bd8:	f04f 0200 	mov.w	r2, #0
    9bdc:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
        
        if ( odd )
    9be0:	693b      	ldr	r3, [r7, #16]
    9be2:	2b00      	cmp	r3, #0
    9be4:	d024      	beq.n	9c30 <ACE_enable_comp+0x9c>
        {
            /* Temperature monitor block comparator. */
            ACE->ACB_DATA[scb_id].b10 |= COMPARATOR_ENABLE_MASK;
    9be6:	f240 0200 	movw	r2, #0
    9bea:	f2c4 0202 	movt	r2, #16386	; 0x4002
    9bee:	7bf8      	ldrb	r0, [r7, #15]
    9bf0:	f240 0100 	movw	r1, #0
    9bf4:	f2c4 0102 	movt	r1, #16386	; 0x4002
    9bf8:	f897 c00f 	ldrb.w	ip, [r7, #15]
    9bfc:	4663      	mov	r3, ip
    9bfe:	ea4f 0343 	mov.w	r3, r3, lsl #1
    9c02:	4463      	add	r3, ip
    9c04:	ea4f 1303 	mov.w	r3, r3, lsl #4
    9c08:	440b      	add	r3, r1
    9c0a:	f503 730a 	add.w	r3, r3, #552	; 0x228
    9c0e:	791b      	ldrb	r3, [r3, #4]
    9c10:	b2db      	uxtb	r3, r3
    9c12:	f043 0310 	orr.w	r3, r3, #16
    9c16:	b2d9      	uxtb	r1, r3
    9c18:	4603      	mov	r3, r0
    9c1a:	ea4f 0343 	mov.w	r3, r3, lsl #1
    9c1e:	4403      	add	r3, r0
    9c20:	ea4f 1303 	mov.w	r3, r3, lsl #4
    9c24:	4413      	add	r3, r2
    9c26:	f503 730a 	add.w	r3, r3, #552	; 0x228
    9c2a:	460a      	mov	r2, r1
    9c2c:	711a      	strb	r2, [r3, #4]
    9c2e:	e023      	b.n	9c78 <ACE_enable_comp+0xe4>
        }
        else
        {
            /* Current monitor block comparator. */
            ACE->ACB_DATA[scb_id].b9 |= COMPARATOR_ENABLE_MASK;
    9c30:	f240 0200 	movw	r2, #0
    9c34:	f2c4 0202 	movt	r2, #16386	; 0x4002
    9c38:	7bf8      	ldrb	r0, [r7, #15]
    9c3a:	f240 0100 	movw	r1, #0
    9c3e:	f2c4 0102 	movt	r1, #16386	; 0x4002
    9c42:	f897 c00f 	ldrb.w	ip, [r7, #15]
    9c46:	4663      	mov	r3, ip
    9c48:	ea4f 0343 	mov.w	r3, r3, lsl #1
    9c4c:	4463      	add	r3, ip
    9c4e:	ea4f 1303 	mov.w	r3, r3, lsl #4
    9c52:	440b      	add	r3, r1
    9c54:	f503 7308 	add.w	r3, r3, #544	; 0x220
    9c58:	7a1b      	ldrb	r3, [r3, #8]
    9c5a:	b2db      	uxtb	r3, r3
    9c5c:	f043 0310 	orr.w	r3, r3, #16
    9c60:	b2d9      	uxtb	r1, r3
    9c62:	4603      	mov	r3, r0
    9c64:	ea4f 0343 	mov.w	r3, r3, lsl #1
    9c68:	4403      	add	r3, r0
    9c6a:	ea4f 1303 	mov.w	r3, r3, lsl #4
    9c6e:	4413      	add	r3, r2
    9c70:	f503 7308 	add.w	r3, r3, #544	; 0x220
    9c74:	460a      	mov	r2, r1
    9c76:	721a      	strb	r2, [r3, #8]
        }
        
        /* Restore SSE PC2 operations since no ACB accesses should take place
         * beyond this point. */
        ACE->PC2_CTRL = saved_pc2_ctrl;
    9c78:	f240 0300 	movw	r3, #0
    9c7c:	f2c4 0302 	movt	r3, #16386	; 0x4002
    9c80:	697a      	ldr	r2, [r7, #20]
    9c82:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
    }
}
    9c86:	f107 071c 	add.w	r7, r7, #28
    9c8a:	46bd      	mov	sp, r7
    9c8c:	bc80      	pop	{r7}
    9c8e:	4770      	bx	lr

00009c90 <ACE_disable_comp>:
 */
void ACE_disable_comp
(
	comparator_id_t comp_id
)
{
    9c90:	b480      	push	{r7}
    9c92:	b087      	sub	sp, #28
    9c94:	af00      	add	r7, sp, #0
    9c96:	4603      	mov	r3, r0
    9c98:	71fb      	strb	r3, [r7, #7]
    uint8_t scb_id;
    
    ASSERT( comp_id < NB_OF_COMPARATORS );
    9c9a:	79fb      	ldrb	r3, [r7, #7]
    9c9c:	2b09      	cmp	r3, #9
    9c9e:	d900      	bls.n	9ca2 <ACE_disable_comp+0x12>
    9ca0:	be00      	bkpt	0x0000
    
    if ( comp_id < NB_OF_COMPARATORS )
    9ca2:	79fb      	ldrb	r3, [r7, #7]
    9ca4:	2b09      	cmp	r3, #9
    9ca6:	d86a      	bhi.n	9d7e <ACE_disable_comp+0xee>
    {
        uint32_t odd;
        uint32_t saved_pc2_ctrl;
        
        scb_id = comp_id_2_scb_lut[comp_id];
    9ca8:	79fa      	ldrb	r2, [r7, #7]
    9caa:	f645 63dc 	movw	r3, #24284	; 0x5edc
    9cae:	f2c0 0301 	movt	r3, #1
    9cb2:	5c9b      	ldrb	r3, [r3, r2]
    9cb4:	73fb      	strb	r3, [r7, #15]
        odd = (uint32_t)comp_id & 0x01u;
    9cb6:	79fb      	ldrb	r3, [r7, #7]
    9cb8:	f003 0301 	and.w	r3, r3, #1
    9cbc:	613b      	str	r3, [r7, #16]
        
        /* Pause the SSE PC2 while accesses to ACB from APB3 are taking place. */
        saved_pc2_ctrl = ACE->PC2_CTRL;
    9cbe:	f240 0300 	movw	r3, #0
    9cc2:	f2c4 0302 	movt	r3, #16386	; 0x4002
    9cc6:	f8d3 30c8 	ldr.w	r3, [r3, #200]	; 0xc8
    9cca:	617b      	str	r3, [r7, #20]
        ACE->PC2_CTRL = 0u;
    9ccc:	f240 0300 	movw	r3, #0
    9cd0:	f2c4 0302 	movt	r3, #16386	; 0x4002
    9cd4:	f04f 0200 	mov.w	r2, #0
    9cd8:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
        
        if ( odd )
    9cdc:	693b      	ldr	r3, [r7, #16]
    9cde:	2b00      	cmp	r3, #0
    9ce0:	d023      	beq.n	9d2a <ACE_disable_comp+0x9a>
        {
            /* Temperature monitor block comparator. */
            ACE->ACB_DATA[scb_id].b10 &= (uint8_t)~COMPARATOR_ENABLE_MASK;
    9ce2:	f240 0100 	movw	r1, #0
    9ce6:	f2c4 0102 	movt	r1, #16386	; 0x4002
    9cea:	7bf8      	ldrb	r0, [r7, #15]
    9cec:	f240 0200 	movw	r2, #0
    9cf0:	f2c4 0202 	movt	r2, #16386	; 0x4002
    9cf4:	f897 c00f 	ldrb.w	ip, [r7, #15]
    9cf8:	4663      	mov	r3, ip
    9cfa:	ea4f 0343 	mov.w	r3, r3, lsl #1
    9cfe:	4463      	add	r3, ip
    9d00:	ea4f 1303 	mov.w	r3, r3, lsl #4
    9d04:	4413      	add	r3, r2
    9d06:	f503 730a 	add.w	r3, r3, #552	; 0x228
    9d0a:	791b      	ldrb	r3, [r3, #4]
    9d0c:	b2db      	uxtb	r3, r3
    9d0e:	461a      	mov	r2, r3
    9d10:	f002 02ef 	and.w	r2, r2, #239	; 0xef
    9d14:	4603      	mov	r3, r0
    9d16:	ea4f 0343 	mov.w	r3, r3, lsl #1
    9d1a:	4403      	add	r3, r0
    9d1c:	ea4f 1303 	mov.w	r3, r3, lsl #4
    9d20:	440b      	add	r3, r1
    9d22:	f503 730a 	add.w	r3, r3, #552	; 0x228
    9d26:	711a      	strb	r2, [r3, #4]
    9d28:	e022      	b.n	9d70 <ACE_disable_comp+0xe0>
        }
        else
        {
            /* Current monitor block comparator. */
            ACE->ACB_DATA[scb_id].b9 &= (uint8_t)~COMPARATOR_ENABLE_MASK;
    9d2a:	f240 0100 	movw	r1, #0
    9d2e:	f2c4 0102 	movt	r1, #16386	; 0x4002
    9d32:	7bf8      	ldrb	r0, [r7, #15]
    9d34:	f240 0200 	movw	r2, #0
    9d38:	f2c4 0202 	movt	r2, #16386	; 0x4002
    9d3c:	f897 c00f 	ldrb.w	ip, [r7, #15]
    9d40:	4663      	mov	r3, ip
    9d42:	ea4f 0343 	mov.w	r3, r3, lsl #1
    9d46:	4463      	add	r3, ip
    9d48:	ea4f 1303 	mov.w	r3, r3, lsl #4
    9d4c:	4413      	add	r3, r2
    9d4e:	f503 7308 	add.w	r3, r3, #544	; 0x220
    9d52:	7a1b      	ldrb	r3, [r3, #8]
    9d54:	b2db      	uxtb	r3, r3
    9d56:	461a      	mov	r2, r3
    9d58:	f002 02ef 	and.w	r2, r2, #239	; 0xef
    9d5c:	4603      	mov	r3, r0
    9d5e:	ea4f 0343 	mov.w	r3, r3, lsl #1
    9d62:	4403      	add	r3, r0
    9d64:	ea4f 1303 	mov.w	r3, r3, lsl #4
    9d68:	440b      	add	r3, r1
    9d6a:	f503 7308 	add.w	r3, r3, #544	; 0x220
    9d6e:	721a      	strb	r2, [r3, #8]
        }
        
        /* Restore SSE PC2 operations since no ACB accesses should take place
         * beyond this point. */
        ACE->PC2_CTRL = saved_pc2_ctrl;
    9d70:	f240 0300 	movw	r3, #0
    9d74:	f2c4 0302 	movt	r3, #16386	; 0x4002
    9d78:	697a      	ldr	r2, [r7, #20]
    9d7a:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
    }
}
    9d7e:	f107 071c 	add.w	r7, r7, #28
    9d82:	46bd      	mov	sp, r7
    9d84:	bc80      	pop	{r7}
    9d86:	4770      	bx	lr

00009d88 <ACE_enable_comp_rise_irq>:
 */
void ACE_enable_comp_rise_irq
(
	comparator_id_t comp_id
)
{
    9d88:	b480      	push	{r7}
    9d8a:	b083      	sub	sp, #12
    9d8c:	af00      	add	r7, sp, #0
    9d8e:	4603      	mov	r3, r0
    9d90:	71fb      	strb	r3, [r7, #7]
    ASSERT( comp_id < NB_OF_COMPARATORS );
    9d92:	79fb      	ldrb	r3, [r7, #7]
    9d94:	2b09      	cmp	r3, #9
    9d96:	d900      	bls.n	9d9a <ACE_enable_comp_rise_irq+0x12>
    9d98:	be00      	bkpt	0x0000
    
    ACE->COMP_IRQ_EN |= (uint32_t)(FIRST_RISE_IRQ_MASK << (uint32_t)comp_id);
    9d9a:	f240 0300 	movw	r3, #0
    9d9e:	f2c4 0302 	movt	r3, #16386	; 0x4002
    9da2:	f240 0200 	movw	r2, #0
    9da6:	f2c4 0202 	movt	r2, #16386	; 0x4002
    9daa:	f502 5290 	add.w	r2, r2, #4608	; 0x1200
    9dae:	f102 020c 	add.w	r2, r2, #12
    9db2:	6811      	ldr	r1, [r2, #0]
    9db4:	79fa      	ldrb	r2, [r7, #7]
    9db6:	f44f 5080 	mov.w	r0, #4096	; 0x1000
    9dba:	fa00 f202 	lsl.w	r2, r0, r2
    9dbe:	ea41 0202 	orr.w	r2, r1, r2
    9dc2:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
    9dc6:	f103 030c 	add.w	r3, r3, #12
    9dca:	601a      	str	r2, [r3, #0]
}
    9dcc:	f107 070c 	add.w	r7, r7, #12
    9dd0:	46bd      	mov	sp, r7
    9dd2:	bc80      	pop	{r7}
    9dd4:	4770      	bx	lr
    9dd6:	bf00      	nop

00009dd8 <ACE_disable_comp_rise_irq>:
 */
void ACE_disable_comp_rise_irq
(
	comparator_id_t comp_id
)
{
    9dd8:	b480      	push	{r7}
    9dda:	b085      	sub	sp, #20
    9ddc:	af00      	add	r7, sp, #0
    9dde:	4603      	mov	r3, r0
    9de0:	71fb      	strb	r3, [r7, #7]
    volatile uint32_t dummy_read;
    
    ASSERT( comp_id < NB_OF_COMPARATORS );
    9de2:	79fb      	ldrb	r3, [r7, #7]
    9de4:	2b09      	cmp	r3, #9
    9de6:	d900      	bls.n	9dea <ACE_disable_comp_rise_irq+0x12>
    9de8:	be00      	bkpt	0x0000
    
    ACE->COMP_IRQ_EN &= ~(FIRST_RISE_IRQ_MASK << (uint32_t)comp_id);
    9dea:	f240 0300 	movw	r3, #0
    9dee:	f2c4 0302 	movt	r3, #16386	; 0x4002
    9df2:	f240 0200 	movw	r2, #0
    9df6:	f2c4 0202 	movt	r2, #16386	; 0x4002
    9dfa:	f502 5290 	add.w	r2, r2, #4608	; 0x1200
    9dfe:	f102 020c 	add.w	r2, r2, #12
    9e02:	6811      	ldr	r1, [r2, #0]
    9e04:	79fa      	ldrb	r2, [r7, #7]
    9e06:	f44f 5080 	mov.w	r0, #4096	; 0x1000
    9e0a:	fa00 f202 	lsl.w	r2, r0, r2
    9e0e:	ea6f 0202 	mvn.w	r2, r2
    9e12:	ea01 0202 	and.w	r2, r1, r2
    9e16:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
    9e1a:	f103 030c 	add.w	r3, r3, #12
    9e1e:	601a      	str	r2, [r3, #0]
    /*
     * Ensure that the posted write to the COMP_IRQ_EN register completed before
     * returning from this function. Not doing this may result in the interrupt
     * only being disabled some time after this function returns.
     */
    dummy_read = ACE->COMP_IRQ_EN;
    9e20:	f240 0300 	movw	r3, #0
    9e24:	f2c4 0302 	movt	r3, #16386	; 0x4002
    9e28:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
    9e2c:	f103 030c 	add.w	r3, r3, #12
    9e30:	681b      	ldr	r3, [r3, #0]
    9e32:	60fb      	str	r3, [r7, #12]
    ++dummy_read;
    9e34:	68fb      	ldr	r3, [r7, #12]
    9e36:	f103 0301 	add.w	r3, r3, #1
    9e3a:	60fb      	str	r3, [r7, #12]
}
    9e3c:	f107 0714 	add.w	r7, r7, #20
    9e40:	46bd      	mov	sp, r7
    9e42:	bc80      	pop	{r7}
    9e44:	4770      	bx	lr
    9e46:	bf00      	nop

00009e48 <ACE_clear_comp_rise_irq>:
 */
void ACE_clear_comp_rise_irq
(
	comparator_id_t comp_id
)
{
    9e48:	b480      	push	{r7}
    9e4a:	b085      	sub	sp, #20
    9e4c:	af00      	add	r7, sp, #0
    9e4e:	4603      	mov	r3, r0
    9e50:	71fb      	strb	r3, [r7, #7]
    volatile uint32_t dummy_read;
    
    ASSERT( comp_id < NB_OF_COMPARATORS );
    9e52:	79fb      	ldrb	r3, [r7, #7]
    9e54:	2b09      	cmp	r3, #9
    9e56:	d900      	bls.n	9e5a <ACE_clear_comp_rise_irq+0x12>
    9e58:	be00      	bkpt	0x0000
    
    ACE->COMP_IRQ_CLR |= (FIRST_RISE_IRQ_MASK << (uint32_t)comp_id);
    9e5a:	f240 0300 	movw	r3, #0
    9e5e:	f2c4 0302 	movt	r3, #16386	; 0x4002
    9e62:	f240 0200 	movw	r2, #0
    9e66:	f2c4 0202 	movt	r2, #16386	; 0x4002
    9e6a:	f502 5290 	add.w	r2, r2, #4608	; 0x1200
    9e6e:	f102 0214 	add.w	r2, r2, #20
    9e72:	6811      	ldr	r1, [r2, #0]
    9e74:	79fa      	ldrb	r2, [r7, #7]
    9e76:	f44f 5080 	mov.w	r0, #4096	; 0x1000
    9e7a:	fa00 f202 	lsl.w	r2, r0, r2
    9e7e:	ea41 0202 	orr.w	r2, r1, r2
    9e82:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
    9e86:	f103 0314 	add.w	r3, r3, #20
    9e8a:	601a      	str	r2, [r3, #0]
     * Ensure that the posted write to the COMP_IRQ_CLR register completed before
     * returning from this function. Not doing this may result in the interrupt
     * retriggering if the Cortex-M3 returns from interrupt before the posted
     * write completes.
     */
    dummy_read = ACE->COMP_IRQ_CLR;
    9e8c:	f240 0300 	movw	r3, #0
    9e90:	f2c4 0302 	movt	r3, #16386	; 0x4002
    9e94:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
    9e98:	f103 0314 	add.w	r3, r3, #20
    9e9c:	681b      	ldr	r3, [r3, #0]
    9e9e:	60fb      	str	r3, [r7, #12]
    ++dummy_read;
    9ea0:	68fb      	ldr	r3, [r7, #12]
    9ea2:	f103 0301 	add.w	r3, r3, #1
    9ea6:	60fb      	str	r3, [r7, #12]
}
    9ea8:	f107 0714 	add.w	r7, r7, #20
    9eac:	46bd      	mov	sp, r7
    9eae:	bc80      	pop	{r7}
    9eb0:	4770      	bx	lr
    9eb2:	bf00      	nop

00009eb4 <ACE_enable_comp_fall_irq>:
 */
void ACE_enable_comp_fall_irq
(
	comparator_id_t comp_id
)
{
    9eb4:	b480      	push	{r7}
    9eb6:	b083      	sub	sp, #12
    9eb8:	af00      	add	r7, sp, #0
    9eba:	4603      	mov	r3, r0
    9ebc:	71fb      	strb	r3, [r7, #7]
    ASSERT( comp_id < NB_OF_COMPARATORS );
    9ebe:	79fb      	ldrb	r3, [r7, #7]
    9ec0:	2b09      	cmp	r3, #9
    9ec2:	d900      	bls.n	9ec6 <ACE_enable_comp_fall_irq+0x12>
    9ec4:	be00      	bkpt	0x0000
    
    ACE->COMP_IRQ_EN |= (uint32_t)(FIRST_FALL_IRQ_MASK << (uint32_t)comp_id);
    9ec6:	f240 0300 	movw	r3, #0
    9eca:	f2c4 0302 	movt	r3, #16386	; 0x4002
    9ece:	f240 0200 	movw	r2, #0
    9ed2:	f2c4 0202 	movt	r2, #16386	; 0x4002
    9ed6:	f502 5290 	add.w	r2, r2, #4608	; 0x1200
    9eda:	f102 020c 	add.w	r2, r2, #12
    9ede:	6811      	ldr	r1, [r2, #0]
    9ee0:	79fa      	ldrb	r2, [r7, #7]
    9ee2:	f04f 0001 	mov.w	r0, #1
    9ee6:	fa00 f202 	lsl.w	r2, r0, r2
    9eea:	ea41 0202 	orr.w	r2, r1, r2
    9eee:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
    9ef2:	f103 030c 	add.w	r3, r3, #12
    9ef6:	601a      	str	r2, [r3, #0]
}
    9ef8:	f107 070c 	add.w	r7, r7, #12
    9efc:	46bd      	mov	sp, r7
    9efe:	bc80      	pop	{r7}
    9f00:	4770      	bx	lr
    9f02:	bf00      	nop

00009f04 <ACE_disable_comp_fall_irq>:
 */
void ACE_disable_comp_fall_irq
(
	comparator_id_t comp_id
)
{
    9f04:	b480      	push	{r7}
    9f06:	b085      	sub	sp, #20
    9f08:	af00      	add	r7, sp, #0
    9f0a:	4603      	mov	r3, r0
    9f0c:	71fb      	strb	r3, [r7, #7]
    volatile uint32_t dummy_read;
    
    ASSERT( comp_id < NB_OF_COMPARATORS );
    9f0e:	79fb      	ldrb	r3, [r7, #7]
    9f10:	2b09      	cmp	r3, #9
    9f12:	d900      	bls.n	9f16 <ACE_disable_comp_fall_irq+0x12>
    9f14:	be00      	bkpt	0x0000
    
    ACE->COMP_IRQ_EN &= ~(FIRST_FALL_IRQ_MASK << (uint32_t)comp_id);
    9f16:	f240 0300 	movw	r3, #0
    9f1a:	f2c4 0302 	movt	r3, #16386	; 0x4002
    9f1e:	f240 0200 	movw	r2, #0
    9f22:	f2c4 0202 	movt	r2, #16386	; 0x4002
    9f26:	f502 5290 	add.w	r2, r2, #4608	; 0x1200
    9f2a:	f102 020c 	add.w	r2, r2, #12
    9f2e:	6811      	ldr	r1, [r2, #0]
    9f30:	79fa      	ldrb	r2, [r7, #7]
    9f32:	f04f 0001 	mov.w	r0, #1
    9f36:	fa00 f202 	lsl.w	r2, r0, r2
    9f3a:	ea6f 0202 	mvn.w	r2, r2
    9f3e:	ea01 0202 	and.w	r2, r1, r2
    9f42:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
    9f46:	f103 030c 	add.w	r3, r3, #12
    9f4a:	601a      	str	r2, [r3, #0]
    /*
     * Ensure that the posted write to the COMP_IRQ_EN register completed before
     * returning from this function. Not doing this may result in the interrupt
     * only being disabled some time after this function returns.
     */
    dummy_read = ACE->COMP_IRQ_EN;
    9f4c:	f240 0300 	movw	r3, #0
    9f50:	f2c4 0302 	movt	r3, #16386	; 0x4002
    9f54:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
    9f58:	f103 030c 	add.w	r3, r3, #12
    9f5c:	681b      	ldr	r3, [r3, #0]
    9f5e:	60fb      	str	r3, [r7, #12]
    ++dummy_read;
    9f60:	68fb      	ldr	r3, [r7, #12]
    9f62:	f103 0301 	add.w	r3, r3, #1
    9f66:	60fb      	str	r3, [r7, #12]
}
    9f68:	f107 0714 	add.w	r7, r7, #20
    9f6c:	46bd      	mov	sp, r7
    9f6e:	bc80      	pop	{r7}
    9f70:	4770      	bx	lr
    9f72:	bf00      	nop

00009f74 <ACE_clear_comp_fall_irq>:
 */
void ACE_clear_comp_fall_irq
(
	comparator_id_t comp_id
)
{
    9f74:	b480      	push	{r7}
    9f76:	b085      	sub	sp, #20
    9f78:	af00      	add	r7, sp, #0
    9f7a:	4603      	mov	r3, r0
    9f7c:	71fb      	strb	r3, [r7, #7]
    volatile uint32_t dummy_read;
    
    ASSERT( comp_id < NB_OF_COMPARATORS );
    9f7e:	79fb      	ldrb	r3, [r7, #7]
    9f80:	2b09      	cmp	r3, #9
    9f82:	d900      	bls.n	9f86 <ACE_clear_comp_fall_irq+0x12>
    9f84:	be00      	bkpt	0x0000
    
    ACE->COMP_IRQ_CLR |= (FIRST_FALL_IRQ_MASK << (uint32_t)comp_id);
    9f86:	f240 0300 	movw	r3, #0
    9f8a:	f2c4 0302 	movt	r3, #16386	; 0x4002
    9f8e:	f240 0200 	movw	r2, #0
    9f92:	f2c4 0202 	movt	r2, #16386	; 0x4002
    9f96:	f502 5290 	add.w	r2, r2, #4608	; 0x1200
    9f9a:	f102 0214 	add.w	r2, r2, #20
    9f9e:	6811      	ldr	r1, [r2, #0]
    9fa0:	79fa      	ldrb	r2, [r7, #7]
    9fa2:	f04f 0001 	mov.w	r0, #1
    9fa6:	fa00 f202 	lsl.w	r2, r0, r2
    9faa:	ea41 0202 	orr.w	r2, r1, r2
    9fae:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
    9fb2:	f103 0314 	add.w	r3, r3, #20
    9fb6:	601a      	str	r2, [r3, #0]
     * Ensure that the posted write to the COMP_IRQ_CLR register completed before
     * returning from this function. Not doing this may result in the interrupt
     * retriggering if the Cortex-M3 returns from interrupt before the posted
     * write completes.
     */
    dummy_read = ACE->COMP_IRQ_CLR;
    9fb8:	f240 0300 	movw	r3, #0
    9fbc:	f2c4 0302 	movt	r3, #16386	; 0x4002
    9fc0:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
    9fc4:	f103 0314 	add.w	r3, r3, #20
    9fc8:	681b      	ldr	r3, [r3, #0]
    9fca:	60fb      	str	r3, [r7, #12]
    ++dummy_read;
    9fcc:	68fb      	ldr	r3, [r7, #12]
    9fce:	f103 0301 	add.w	r3, r3, #1
    9fd2:	60fb      	str	r3, [r7, #12]
}
    9fd4:	f107 0714 	add.w	r7, r7, #20
    9fd8:	46bd      	mov	sp, r7
    9fda:	bc80      	pop	{r7}
    9fdc:	4770      	bx	lr
    9fde:	bf00      	nop

00009fe0 <ACE_get_comp_status>:

/*-------------------------------------------------------------------------*//**
 * Returns the raw analog quad comparator status.
 */
uint32_t ACE_get_comp_status( void )
{
    9fe0:	b480      	push	{r7}
    9fe2:	af00      	add	r7, sp, #0
    return ACE->COMP_IRQ;
    9fe4:	f240 0300 	movw	r3, #0
    9fe8:	f2c4 0302 	movt	r3, #16386	; 0x4002
    9fec:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
    9ff0:	f103 0310 	add.w	r3, r3, #16
    9ff4:	681b      	ldr	r3, [r3, #0]
}
    9ff6:	4618      	mov	r0, r3
    9ff8:	46bd      	mov	sp, r7
    9ffa:	bc80      	pop	{r7}
    9ffc:	4770      	bx	lr
    9ffe:	bf00      	nop

0000a000 <ACE_get_channel_count>:
uint32_t
ACE_get_channel_count
(
    void
)
{
    a000:	b480      	push	{r7}
    a002:	af00      	add	r7, sp, #0
    return (uint32_t)ACE_NB_OF_INPUT_CHANNELS;
    a004:	f04f 0303 	mov.w	r3, #3
}
    a008:	4618      	mov	r0, r3
    a00a:	46bd      	mov	sp, r7
    a00c:	bc80      	pop	{r7}
    a00e:	4770      	bx	lr

0000a010 <ACE_get_first_channel>:
ace_channel_handle_t
ACE_get_first_channel
(
    void
)
{
    a010:	b480      	push	{r7}
    a012:	b083      	sub	sp, #12
    a014:	af00      	add	r7, sp, #0
    ace_channel_handle_t channel_handle;
    
    channel_handle = (ace_channel_handle_t)0;
    a016:	f04f 0300 	mov.w	r3, #0
    a01a:	71fb      	strb	r3, [r7, #7]
    
    return channel_handle;
    a01c:	79fb      	ldrb	r3, [r7, #7]
}
    a01e:	4618      	mov	r0, r3
    a020:	f107 070c 	add.w	r7, r7, #12
    a024:	46bd      	mov	sp, r7
    a026:	bc80      	pop	{r7}
    a028:	4770      	bx	lr
    a02a:	bf00      	nop

0000a02c <ACE_get_next_channel>:
ace_channel_handle_t
ACE_get_next_channel
(
    ace_channel_handle_t channel_handle
)
{
    a02c:	b480      	push	{r7}
    a02e:	b083      	sub	sp, #12
    a030:	af00      	add	r7, sp, #0
    a032:	4603      	mov	r3, r0
    a034:	71fb      	strb	r3, [r7, #7]
    ++channel_handle;
    a036:	79fb      	ldrb	r3, [r7, #7]
    a038:	f103 0301 	add.w	r3, r3, #1
    a03c:	71fb      	strb	r3, [r7, #7]
    
    if ( channel_handle >= NB_OF_ACE_CHANNEL_HANDLES )
    a03e:	79fb      	ldrb	r3, [r7, #7]
    a040:	2b02      	cmp	r3, #2
    a042:	d902      	bls.n	a04a <ACE_get_next_channel+0x1e>
    {
         channel_handle = (ace_channel_handle_t)0;
    a044:	f04f 0300 	mov.w	r3, #0
    a048:	71fb      	strb	r3, [r7, #7]
    }
    
    return channel_handle;
    a04a:	79fb      	ldrb	r3, [r7, #7]
}
    a04c:	4618      	mov	r0, r3
    a04e:	f107 070c 	add.w	r7, r7, #12
    a052:	46bd      	mov	sp, r7
    a054:	bc80      	pop	{r7}
    a056:	4770      	bx	lr

0000a058 <ACE_get_channel_handle>:
ace_channel_handle_t
ACE_get_channel_handle
(
    const uint8_t * p_sz_channel_name
)
{
    a058:	b580      	push	{r7, lr}
    a05a:	b084      	sub	sp, #16
    a05c:	af00      	add	r7, sp, #0
    a05e:	6078      	str	r0, [r7, #4]
    uint16_t channel_idx;
    ace_channel_handle_t channel_handle = INVALID_CHANNEL_HANDLE;
    a060:	f04f 0303 	mov.w	r3, #3
    a064:	72fb      	strb	r3, [r7, #11]
    
    for ( channel_idx = 0u;  channel_idx < (uint16_t)ACE_NB_OF_INPUT_CHANNELS; ++channel_idx )
    a066:	f04f 0300 	mov.w	r3, #0
    a06a:	813b      	strh	r3, [r7, #8]
    a06c:	e025      	b.n	a0ba <ACE_get_channel_handle+0x62>
    {
        if ( g_ace_channel_desc_table[channel_idx].p_sz_channel_name != 0 )
    a06e:	893a      	ldrh	r2, [r7, #8]
    a070:	f240 0350 	movw	r3, #80	; 0x50
    a074:	f2c2 0300 	movt	r3, #8192	; 0x2000
    a078:	ea4f 1202 	mov.w	r2, r2, lsl #4
    a07c:	4413      	add	r3, r2
    a07e:	681b      	ldr	r3, [r3, #0]
    a080:	2b00      	cmp	r3, #0
    a082:	d016      	beq.n	a0b2 <ACE_get_channel_handle+0x5a>
        {
            int32_t diff;
            diff = strncmp( (const char*)p_sz_channel_name, (const char*)g_ace_channel_desc_table[channel_idx].p_sz_channel_name, (size_t)MAX_CHANNEL_NAME_LENGTH );
    a084:	893a      	ldrh	r2, [r7, #8]
    a086:	f240 0350 	movw	r3, #80	; 0x50
    a08a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    a08e:	ea4f 1202 	mov.w	r2, r2, lsl #4
    a092:	4413      	add	r3, r2
    a094:	681b      	ldr	r3, [r3, #0]
    a096:	6878      	ldr	r0, [r7, #4]
    a098:	4619      	mov	r1, r3
    a09a:	f04f 0214 	mov.w	r2, #20
    a09e:	f00a fde3 	bl	14c68 <strncmp>
    a0a2:	4603      	mov	r3, r0
    a0a4:	60fb      	str	r3, [r7, #12]
            if ( 0 == diff )
    a0a6:	68fb      	ldr	r3, [r7, #12]
    a0a8:	2b00      	cmp	r3, #0
    a0aa:	d102      	bne.n	a0b2 <ACE_get_channel_handle+0x5a>
            {
                /* channel name found. */
                channel_handle = (ace_channel_handle_t)channel_idx;
    a0ac:	893b      	ldrh	r3, [r7, #8]
    a0ae:	72fb      	strb	r3, [r7, #11]
                break;
    a0b0:	e006      	b.n	a0c0 <ACE_get_channel_handle+0x68>
)
{
    uint16_t channel_idx;
    ace_channel_handle_t channel_handle = INVALID_CHANNEL_HANDLE;
    
    for ( channel_idx = 0u;  channel_idx < (uint16_t)ACE_NB_OF_INPUT_CHANNELS; ++channel_idx )
    a0b2:	893b      	ldrh	r3, [r7, #8]
    a0b4:	f103 0301 	add.w	r3, r3, #1
    a0b8:	813b      	strh	r3, [r7, #8]
    a0ba:	893b      	ldrh	r3, [r7, #8]
    a0bc:	2b02      	cmp	r3, #2
    a0be:	d9d6      	bls.n	a06e <ACE_get_channel_handle+0x16>
                channel_handle = (ace_channel_handle_t)channel_idx;
                break;
            }
        }
    }
    return channel_handle;
    a0c0:	7afb      	ldrb	r3, [r7, #11]
}
    a0c2:	4618      	mov	r0, r3
    a0c4:	f107 0710 	add.w	r7, r7, #16
    a0c8:	46bd      	mov	sp, r7
    a0ca:	bd80      	pop	{r7, pc}

0000a0cc <ACE_get_input_channel_handle>:
ace_channel_handle_t
ACE_get_input_channel_handle
(
    adc_channel_id_t    channel_id
)
{
    a0cc:	b480      	push	{r7}
    a0ce:	b085      	sub	sp, #20
    a0d0:	af00      	add	r7, sp, #0
    a0d2:	4603      	mov	r3, r0
    a0d4:	71fb      	strb	r3, [r7, #7]
    uint16_t channel_idx;
    ace_channel_handle_t channel_handle = INVALID_CHANNEL_HANDLE;
    a0d6:	f04f 0303 	mov.w	r3, #3
    a0da:	73fb      	strb	r3, [r7, #15]
    
    for ( channel_idx = 0u;  channel_idx < (uint16_t)ACE_NB_OF_INPUT_CHANNELS; ++channel_idx )
    a0dc:	f04f 0300 	mov.w	r3, #0
    a0e0:	81bb      	strh	r3, [r7, #12]
    a0e2:	e012      	b.n	a10a <ACE_get_input_channel_handle+0x3e>
    {
        if ( g_ace_channel_desc_table[channel_idx].signal_id == channel_id )
    a0e4:	89ba      	ldrh	r2, [r7, #12]
    a0e6:	f240 0350 	movw	r3, #80	; 0x50
    a0ea:	f2c2 0300 	movt	r3, #8192	; 0x2000
    a0ee:	ea4f 1202 	mov.w	r2, r2, lsl #4
    a0f2:	4413      	add	r3, r2
    a0f4:	791b      	ldrb	r3, [r3, #4]
    a0f6:	79fa      	ldrb	r2, [r7, #7]
    a0f8:	429a      	cmp	r2, r3
    a0fa:	d102      	bne.n	a102 <ACE_get_input_channel_handle+0x36>
        {
            /* channel ID found. */
            channel_handle = (ace_channel_handle_t)channel_idx;
    a0fc:	89bb      	ldrh	r3, [r7, #12]
    a0fe:	73fb      	strb	r3, [r7, #15]
            break;
    a100:	e006      	b.n	a110 <ACE_get_input_channel_handle+0x44>
)
{
    uint16_t channel_idx;
    ace_channel_handle_t channel_handle = INVALID_CHANNEL_HANDLE;
    
    for ( channel_idx = 0u;  channel_idx < (uint16_t)ACE_NB_OF_INPUT_CHANNELS; ++channel_idx )
    a102:	89bb      	ldrh	r3, [r7, #12]
    a104:	f103 0301 	add.w	r3, r3, #1
    a108:	81bb      	strh	r3, [r7, #12]
    a10a:	89bb      	ldrh	r3, [r7, #12]
    a10c:	2b02      	cmp	r3, #2
    a10e:	d9e9      	bls.n	a0e4 <ACE_get_input_channel_handle+0x18>
            /* channel ID found. */
            channel_handle = (ace_channel_handle_t)channel_idx;
            break;
        }
    }
    return channel_handle;
    a110:	7bfb      	ldrb	r3, [r7, #15]
}
    a112:	4618      	mov	r0, r3
    a114:	f107 0714 	add.w	r7, r7, #20
    a118:	46bd      	mov	sp, r7
    a11a:	bc80      	pop	{r7}
    a11c:	4770      	bx	lr
    a11e:	bf00      	nop

0000a120 <ACE_get_ppe_sample>:
uint16_t
ACE_get_ppe_sample
(
    ace_channel_handle_t channel_handle
)
{
    a120:	b480      	push	{r7}
    a122:	b085      	sub	sp, #20
    a124:	af00      	add	r7, sp, #0
    a126:	4603      	mov	r3, r0
    a128:	71fb      	strb	r3, [r7, #7]
    uint16_t sample;
    uint16_t ppe_offset;
    
    ppe_offset = g_ace_channel_desc_table[channel_handle].signal_ppe_offset;
    a12a:	79fa      	ldrb	r2, [r7, #7]
    a12c:	f240 0350 	movw	r3, #80	; 0x50
    a130:	f2c2 0300 	movt	r3, #8192	; 0x2000
    a134:	ea4f 1202 	mov.w	r2, r2, lsl #4
    a138:	4413      	add	r3, r2
    a13a:	88db      	ldrh	r3, [r3, #6]
    a13c:	81fb      	strh	r3, [r7, #14]
    sample = (uint16_t)(ACE->PPE_RAM_DATA[ppe_offset] >> 16u);
    a13e:	f240 0300 	movw	r3, #0
    a142:	f2c4 0302 	movt	r3, #16386	; 0x4002
    a146:	89fa      	ldrh	r2, [r7, #14]
    a148:	f502 62c0 	add.w	r2, r2, #1536	; 0x600
    a14c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    a150:	ea4f 4313 	mov.w	r3, r3, lsr #16
    a154:	81bb      	strh	r3, [r7, #12]
    
    /* Check that the PPE processing did not result into a negative value.*/
    if((sample & 0x8000u) > 0u)
    a156:	89bb      	ldrh	r3, [r7, #12]
    a158:	b21b      	sxth	r3, r3
    a15a:	2b00      	cmp	r3, #0
    a15c:	da02      	bge.n	a164 <ACE_get_ppe_sample+0x44>
    {
        /* Normalize negative value to zero. */
        sample = 0u;
    a15e:	f04f 0300 	mov.w	r3, #0
    a162:	81bb      	strh	r3, [r7, #12]
    }
    
    return sample;
    a164:	89bb      	ldrh	r3, [r7, #12]
}
    a166:	4618      	mov	r0, r3
    a168:	f107 0714 	add.w	r7, r7, #20
    a16c:	46bd      	mov	sp, r7
    a16e:	bc80      	pop	{r7}
    a170:	4770      	bx	lr
    a172:	bf00      	nop

0000a174 <BrownOut_1_5V_IRQHandler>:
#elif defined( __ICCARM__ )
__irq void BrownOut_1_5V_IRQHandler( void )
#else
void BrownOut_1_5V_IRQHandler( void )
#endif
{
    a174:	4668      	mov	r0, sp
    a176:	f020 0107 	bic.w	r1, r0, #7
    a17a:	468d      	mov	sp, r1
    a17c:	b481      	push	{r0, r7}
    a17e:	b082      	sub	sp, #8
    a180:	af00      	add	r7, sp, #0
     * Reduce frequency to 3MHz.
     * 	1) Select RC oscillator as CLKC clock source.
     *  2) Set divider to maximum allowed value (divide by 28).
     *  3) Set glitchless mux to use CLKC as MSS clock source.
     */
    SYSREG->MSS_CCC_MUX_CR = (SYSREG->MSS_CCC_MUX_CR & ~CLKC_SOURCE_MASK) | CLKC_SOURCE_VALUE;
    a182:	f242 0300 	movw	r3, #8192	; 0x2000
    a186:	f2ce 0304 	movt	r3, #57348	; 0xe004
    a18a:	f242 0200 	movw	r2, #8192	; 0x2000
    a18e:	f2ce 0204 	movt	r2, #57348	; 0xe004
    a192:	6d12      	ldr	r2, [r2, #80]	; 0x50
    a194:	f442 22e0 	orr.w	r2, r2, #458752	; 0x70000
    a198:	651a      	str	r2, [r3, #80]	; 0x50
    SYSREG->MSS_CCC_DIV_CR = (SYSREG->MSS_CCC_DIV_CR & ~GLC_DIV_MASK) | GLC_DIV_VALUE;
    a19a:	f242 0300 	movw	r3, #8192	; 0x2000
    a19e:	f2ce 0304 	movt	r3, #57348	; 0xe004
    a1a2:	f242 0200 	movw	r2, #8192	; 0x2000
    a1a6:	f2ce 0204 	movt	r2, #57348	; 0xe004
    a1aa:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
    a1ac:	f422 127c 	bic.w	r2, r2, #4128768	; 0x3f0000
    a1b0:	f442 1270 	orr.w	r2, r2, #3932160	; 0x3c0000
    a1b4:	64da      	str	r2, [r3, #76]	; 0x4c
    SYSREG->MSS_CCC_MUX_CR = (SYSREG->MSS_CCC_MUX_CR & ~GLMUX_MASK) | GLMUX_VALUE;
    a1b6:	f242 0300 	movw	r3, #8192	; 0x2000
    a1ba:	f2ce 0304 	movt	r3, #57348	; 0xe004
    a1be:	f242 0200 	movw	r2, #8192	; 0x2000
    a1c2:	f2ce 0204 	movt	r2, #57348	; 0xe004
    a1c6:	6d12      	ldr	r2, [r2, #80]	; 0x50
    a1c8:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
    a1cc:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
    a1d0:	651a      	str	r2, [r3, #80]	; 0x50
	
    /*
     * Wait for supplies to become stable.
     */
    delay_count = STABLE_SUPPLY_DELAY;
    a1d2:	f04f 0364 	mov.w	r3, #100	; 0x64
    a1d6:	603b      	str	r3, [r7, #0]
    do
    {
        brownout_status = SYSREG->DEVICE_SR & BROWNOUT_SYNCN_MASK;
    a1d8:	f242 0300 	movw	r3, #8192	; 0x2000
    a1dc:	f2ce 0304 	movt	r3, #57348	; 0xe004
    a1e0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    a1e2:	f003 0303 	and.w	r3, r3, #3
    a1e6:	607b      	str	r3, [r7, #4]
        if ( NO_BROWNOUT == brownout_status )
    a1e8:	687b      	ldr	r3, [r7, #4]
    a1ea:	2b03      	cmp	r3, #3
    a1ec:	d104      	bne.n	a1f8 <BrownOut_1_5V_IRQHandler+0x84>
        {
            --delay_count;
    a1ee:	683b      	ldr	r3, [r7, #0]
    a1f0:	f103 33ff 	add.w	r3, r3, #4294967295
    a1f4:	603b      	str	r3, [r7, #0]
    a1f6:	e002      	b.n	a1fe <BrownOut_1_5V_IRQHandler+0x8a>
        }
        else
        {
            delay_count = STABLE_SUPPLY_DELAY;
    a1f8:	f04f 0364 	mov.w	r3, #100	; 0x64
    a1fc:	603b      	str	r3, [r7, #0]
        }
    } while ( delay_count != 0 );
    a1fe:	683b      	ldr	r3, [r7, #0]
    a200:	2b00      	cmp	r3, #0
    a202:	d1e9      	bne.n	a1d8 <BrownOut_1_5V_IRQHandler+0x64>
	
    /*
     * Issue system reset request.
     */
    SCB->AIRCR = SYS_RESET_REQUEST;
    a204:	f64e 5300 	movw	r3, #60672	; 0xed00
    a208:	f2ce 0300 	movt	r3, #57344	; 0xe000
    a20c:	f240 0204 	movw	r2, #4
    a210:	f2c0 52fa 	movt	r2, #1530	; 0x5fa
    a214:	60da      	str	r2, [r3, #12]
}
    a216:	f107 0708 	add.w	r7, r7, #8
    a21a:	46bd      	mov	sp, r7
    a21c:	bc81      	pop	{r0, r7}
    a21e:	4685      	mov	sp, r0
    a220:	4770      	bx	lr
    a222:	bf00      	nop

0000a224 <__get_PSP>:
 * Return the actual process stack pointer
 */
uint32_t __get_PSP(void) __attribute__( ( naked ) );
uint32_t __get_PSP(void)
{
  uint32_t result=0;
    a224:	f04f 0400 	mov.w	r4, #0

  __ASM volatile ("MRS %0, psp\n\t" 
    a228:	f3ef 8409 	mrs	r4, PSP
    a22c:	4620      	mov	r0, r4
    a22e:	4770      	bx	lr
                  "MOV r0, %0 \n\t"
                  "BX  lr     \n\t"  : "=r" (result) );
  return(result);
    a230:	4623      	mov	r3, r4
}
    a232:	4618      	mov	r0, r3

0000a234 <__set_PSP>:
 * Assign the value ProcessStackPointer to the MSP 
 * (process stack pointer) Cortex processor register
 */
void __set_PSP(uint32_t topOfProcStack) __attribute__( ( naked ) );
void __set_PSP(uint32_t topOfProcStack)
{
    a234:	4603      	mov	r3, r0
  __ASM volatile ("MSR psp, %0\n\t"
    a236:	f383 8809 	msr	PSP, r3
    a23a:	4770      	bx	lr

0000a23c <__get_MSP>:
 * Cortex processor register
 */
uint32_t __get_MSP(void) __attribute__( ( naked ) );
uint32_t __get_MSP(void)
{
  uint32_t result=0;
    a23c:	f04f 0400 	mov.w	r4, #0

  __ASM volatile ("MRS %0, msp\n\t" 
    a240:	f3ef 8408 	mrs	r4, MSP
    a244:	4620      	mov	r0, r4
    a246:	4770      	bx	lr
                  "MOV r0, %0 \n\t"
                  "BX  lr     \n\t"  : "=r" (result) );
  return(result);
    a248:	4623      	mov	r3, r4
}
    a24a:	4618      	mov	r0, r3

0000a24c <__set_MSP>:
 * Assign the value mainStackPointer to the MSP 
 * (main stack pointer) Cortex processor register
 */
void __set_MSP(uint32_t topOfMainStack) __attribute__( ( naked ) );
void __set_MSP(uint32_t topOfMainStack)
{
    a24c:	4603      	mov	r3, r0
  __ASM volatile ("MSR msp, %0\n\t"
    a24e:	f383 8808 	msr	MSP, r3
    a252:	4770      	bx	lr

0000a254 <__get_BASEPRI>:
 * @return BasePriority
 *
 * Return the content of the base priority register
 */
uint32_t __get_BASEPRI(void)
{
    a254:	b480      	push	{r7}
    a256:	b083      	sub	sp, #12
    a258:	af00      	add	r7, sp, #0
  uint32_t result=0;
    a25a:	f04f 0300 	mov.w	r3, #0
    a25e:	607b      	str	r3, [r7, #4]
  
  __ASM volatile ("MRS %0, basepri_max" : "=r" (result) );
    a260:	f3ef 8312 	mrs	r3, BASEPRI_MASK
    a264:	607b      	str	r3, [r7, #4]
  return(result);
    a266:	687b      	ldr	r3, [r7, #4]
}
    a268:	4618      	mov	r0, r3
    a26a:	f107 070c 	add.w	r7, r7, #12
    a26e:	46bd      	mov	sp, r7
    a270:	bc80      	pop	{r7}
    a272:	4770      	bx	lr

0000a274 <__set_BASEPRI>:
 * @param  basePri  BasePriority
 *
 * Set the base priority register
 */
void __set_BASEPRI(uint32_t value)
{
    a274:	b480      	push	{r7}
    a276:	b083      	sub	sp, #12
    a278:	af00      	add	r7, sp, #0
    a27a:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MSR basepri, %0" : : "r" (value) );
    a27c:	687b      	ldr	r3, [r7, #4]
    a27e:	f383 8811 	msr	BASEPRI, r3
}
    a282:	f107 070c 	add.w	r7, r7, #12
    a286:	46bd      	mov	sp, r7
    a288:	bc80      	pop	{r7}
    a28a:	4770      	bx	lr

0000a28c <__get_PRIMASK>:
 * @return PriMask
 *
 * Return state of the priority mask bit from the priority mask register
 */
uint32_t __get_PRIMASK(void)
{
    a28c:	b480      	push	{r7}
    a28e:	b083      	sub	sp, #12
    a290:	af00      	add	r7, sp, #0
  uint32_t result=0;
    a292:	f04f 0300 	mov.w	r3, #0
    a296:	607b      	str	r3, [r7, #4]

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    a298:	f3ef 8310 	mrs	r3, PRIMASK
    a29c:	607b      	str	r3, [r7, #4]
  return(result);
    a29e:	687b      	ldr	r3, [r7, #4]
}
    a2a0:	4618      	mov	r0, r3
    a2a2:	f107 070c 	add.w	r7, r7, #12
    a2a6:	46bd      	mov	sp, r7
    a2a8:	bc80      	pop	{r7}
    a2aa:	4770      	bx	lr

0000a2ac <__set_PRIMASK>:
 * @param  priMask  PriMask
 *
 * Set the priority mask bit in the priority mask register
 */
void __set_PRIMASK(uint32_t priMask)
{
    a2ac:	b480      	push	{r7}
    a2ae:	b083      	sub	sp, #12
    a2b0:	af00      	add	r7, sp, #0
    a2b2:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) );
    a2b4:	687b      	ldr	r3, [r7, #4]
    a2b6:	f383 8810 	msr	PRIMASK, r3
}
    a2ba:	f107 070c 	add.w	r7, r7, #12
    a2be:	46bd      	mov	sp, r7
    a2c0:	bc80      	pop	{r7}
    a2c2:	4770      	bx	lr

0000a2c4 <__get_FAULTMASK>:
 * @return FaultMask
 *
 * Return the content of the fault mask register
 */
uint32_t __get_FAULTMASK(void)
{
    a2c4:	b480      	push	{r7}
    a2c6:	b083      	sub	sp, #12
    a2c8:	af00      	add	r7, sp, #0
  uint32_t result=0;
    a2ca:	f04f 0300 	mov.w	r3, #0
    a2ce:	607b      	str	r3, [r7, #4]
  
  __ASM volatile ("MRS %0, faultmask" : "=r" (result) );
    a2d0:	f3ef 8313 	mrs	r3, FAULTMASK
    a2d4:	607b      	str	r3, [r7, #4]
  return(result);
    a2d6:	687b      	ldr	r3, [r7, #4]
}
    a2d8:	4618      	mov	r0, r3
    a2da:	f107 070c 	add.w	r7, r7, #12
    a2de:	46bd      	mov	sp, r7
    a2e0:	bc80      	pop	{r7}
    a2e2:	4770      	bx	lr

0000a2e4 <__set_FAULTMASK>:
 * @param  faultMask  faultMask value
 *
 * Set the fault mask register
 */
void __set_FAULTMASK(uint32_t faultMask)
{
    a2e4:	b480      	push	{r7}
    a2e6:	b083      	sub	sp, #12
    a2e8:	af00      	add	r7, sp, #0
    a2ea:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) );
    a2ec:	687b      	ldr	r3, [r7, #4]
    a2ee:	f383 8813 	msr	FAULTMASK, r3
}
    a2f2:	f107 070c 	add.w	r7, r7, #12
    a2f6:	46bd      	mov	sp, r7
    a2f8:	bc80      	pop	{r7}
    a2fa:	4770      	bx	lr

0000a2fc <__get_CONTROL>:
*  @return Control value
 *
 * Return the content of the control register
 */
uint32_t __get_CONTROL(void)
{
    a2fc:	b480      	push	{r7}
    a2fe:	b083      	sub	sp, #12
    a300:	af00      	add	r7, sp, #0
  uint32_t result=0;
    a302:	f04f 0300 	mov.w	r3, #0
    a306:	607b      	str	r3, [r7, #4]

  __ASM volatile ("MRS %0, control" : "=r" (result) );
    a308:	f3ef 8314 	mrs	r3, CONTROL
    a30c:	607b      	str	r3, [r7, #4]
  return(result);
    a30e:	687b      	ldr	r3, [r7, #4]
}
    a310:	4618      	mov	r0, r3
    a312:	f107 070c 	add.w	r7, r7, #12
    a316:	46bd      	mov	sp, r7
    a318:	bc80      	pop	{r7}
    a31a:	4770      	bx	lr

0000a31c <__set_CONTROL>:
 * @param  control  Control value
 *
 * Set the control register
 */
void __set_CONTROL(uint32_t control)
{
    a31c:	b480      	push	{r7}
    a31e:	b083      	sub	sp, #12
    a320:	af00      	add	r7, sp, #0
    a322:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MSR control, %0" : : "r" (control) );
    a324:	687b      	ldr	r3, [r7, #4]
    a326:	f383 8814 	msr	CONTROL, r3
}
    a32a:	f107 070c 	add.w	r7, r7, #12
    a32e:	46bd      	mov	sp, r7
    a330:	bc80      	pop	{r7}
    a332:	4770      	bx	lr

0000a334 <__REV>:
 * @return        reversed value
 *
 * Reverse byte order in integer value
 */
uint32_t __REV(uint32_t value)
{
    a334:	b480      	push	{r7}
    a336:	b085      	sub	sp, #20
    a338:	af00      	add	r7, sp, #0
    a33a:	6078      	str	r0, [r7, #4]
  uint32_t result=0;
    a33c:	f04f 0300 	mov.w	r3, #0
    a340:	60fb      	str	r3, [r7, #12]
  
  __ASM volatile ("rev %0, %1" : "=r" (result) : "r" (value) );
    a342:	687b      	ldr	r3, [r7, #4]
    a344:	ba1b      	rev	r3, r3
    a346:	60fb      	str	r3, [r7, #12]
  return(result);
    a348:	68fb      	ldr	r3, [r7, #12]
}
    a34a:	4618      	mov	r0, r3
    a34c:	f107 0714 	add.w	r7, r7, #20
    a350:	46bd      	mov	sp, r7
    a352:	bc80      	pop	{r7}
    a354:	4770      	bx	lr
    a356:	bf00      	nop

0000a358 <__REV16>:
 * @return        reversed value
 *
 * Reverse byte order in unsigned short value
 */
uint32_t __REV16(uint16_t value)
{
    a358:	b480      	push	{r7}
    a35a:	b085      	sub	sp, #20
    a35c:	af00      	add	r7, sp, #0
    a35e:	4603      	mov	r3, r0
    a360:	80fb      	strh	r3, [r7, #6]
  uint32_t result=0;
    a362:	f04f 0300 	mov.w	r3, #0
    a366:	60fb      	str	r3, [r7, #12]
  
  __ASM volatile ("rev16 %0, %1" : "=r" (result) : "r" (value) );
    a368:	88fb      	ldrh	r3, [r7, #6]
    a36a:	ba5b      	rev16	r3, r3
    a36c:	60fb      	str	r3, [r7, #12]
  return(result);
    a36e:	68fb      	ldr	r3, [r7, #12]
}
    a370:	4618      	mov	r0, r3
    a372:	f107 0714 	add.w	r7, r7, #20
    a376:	46bd      	mov	sp, r7
    a378:	bc80      	pop	{r7}
    a37a:	4770      	bx	lr

0000a37c <__REVSH>:
 * @return        reversed value
 *
 * Reverse byte order in signed short value with sign extension to integer
 */
int32_t __REVSH(int16_t value)
{
    a37c:	b480      	push	{r7}
    a37e:	b085      	sub	sp, #20
    a380:	af00      	add	r7, sp, #0
    a382:	4603      	mov	r3, r0
    a384:	80fb      	strh	r3, [r7, #6]
  uint32_t result=0;
    a386:	f04f 0300 	mov.w	r3, #0
    a38a:	60fb      	str	r3, [r7, #12]
  
  __ASM volatile ("revsh %0, %1" : "=r" (result) : "r" (value) );
    a38c:	88fb      	ldrh	r3, [r7, #6]
    a38e:	badb      	revsh	r3, r3
    a390:	60fb      	str	r3, [r7, #12]
  return(result);
    a392:	68fb      	ldr	r3, [r7, #12]
}
    a394:	4618      	mov	r0, r3
    a396:	f107 0714 	add.w	r7, r7, #20
    a39a:	46bd      	mov	sp, r7
    a39c:	bc80      	pop	{r7}
    a39e:	4770      	bx	lr

0000a3a0 <__RBIT>:
 * @return        reversed value
 *
 * Reverse bit order of value
 */
uint32_t __RBIT(uint32_t value)
{
    a3a0:	b480      	push	{r7}
    a3a2:	b085      	sub	sp, #20
    a3a4:	af00      	add	r7, sp, #0
    a3a6:	6078      	str	r0, [r7, #4]
  uint32_t result=0;
    a3a8:	f04f 0300 	mov.w	r3, #0
    a3ac:	60fb      	str	r3, [r7, #12]
  
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
    a3ae:	687b      	ldr	r3, [r7, #4]
    a3b0:	fa93 f3a3 	rbit	r3, r3
    a3b4:	60fb      	str	r3, [r7, #12]
   return(result);
    a3b6:	68fb      	ldr	r3, [r7, #12]
}
    a3b8:	4618      	mov	r0, r3
    a3ba:	f107 0714 	add.w	r7, r7, #20
    a3be:	46bd      	mov	sp, r7
    a3c0:	bc80      	pop	{r7}
    a3c2:	4770      	bx	lr

0000a3c4 <__LDREXB>:
 * @return        value of (*address)
 *
 * Exclusive LDR command for 8 bit value
 */
uint8_t __LDREXB(uint8_t *addr)
{
    a3c4:	b480      	push	{r7}
    a3c6:	b085      	sub	sp, #20
    a3c8:	af00      	add	r7, sp, #0
    a3ca:	6078      	str	r0, [r7, #4]
    uint8_t result=0;
    a3cc:	f04f 0300 	mov.w	r3, #0
    a3d0:	73fb      	strb	r3, [r7, #15]
  
   __ASM volatile ("ldrexb %0, [%1]" : "=r" (result) : "r" (addr) );
    a3d2:	687b      	ldr	r3, [r7, #4]
    a3d4:	e8d3 3f4f 	ldrexb	r3, [r3]
    a3d8:	73fb      	strb	r3, [r7, #15]
   return(result);
    a3da:	7bfb      	ldrb	r3, [r7, #15]
}
    a3dc:	4618      	mov	r0, r3
    a3de:	f107 0714 	add.w	r7, r7, #20
    a3e2:	46bd      	mov	sp, r7
    a3e4:	bc80      	pop	{r7}
    a3e6:	4770      	bx	lr

0000a3e8 <__LDREXH>:
 * @return        value of (*address)
 *
 * Exclusive LDR command for 16 bit values
 */
uint16_t __LDREXH(uint16_t *addr)
{
    a3e8:	b480      	push	{r7}
    a3ea:	b085      	sub	sp, #20
    a3ec:	af00      	add	r7, sp, #0
    a3ee:	6078      	str	r0, [r7, #4]
    uint16_t result=0;
    a3f0:	f04f 0300 	mov.w	r3, #0
    a3f4:	81fb      	strh	r3, [r7, #14]
  
   __ASM volatile ("ldrexh %0, [%1]" : "=r" (result) : "r" (addr) );
    a3f6:	687b      	ldr	r3, [r7, #4]
    a3f8:	e8d3 3f5f 	ldrexh	r3, [r3]
    a3fc:	81fb      	strh	r3, [r7, #14]
   return(result);
    a3fe:	89fb      	ldrh	r3, [r7, #14]
}
    a400:	4618      	mov	r0, r3
    a402:	f107 0714 	add.w	r7, r7, #20
    a406:	46bd      	mov	sp, r7
    a408:	bc80      	pop	{r7}
    a40a:	4770      	bx	lr

0000a40c <__LDREXW>:
 * @return        value of (*address)
 *
 * Exclusive LDR command for 32 bit values
 */
uint32_t __LDREXW(uint32_t *addr)
{
    a40c:	b480      	push	{r7}
    a40e:	b085      	sub	sp, #20
    a410:	af00      	add	r7, sp, #0
    a412:	6078      	str	r0, [r7, #4]
    uint32_t result=0;
    a414:	f04f 0300 	mov.w	r3, #0
    a418:	60fb      	str	r3, [r7, #12]
  
   __ASM volatile ("ldrex %0, [%1]" : "=r" (result) : "r" (addr) );
    a41a:	687b      	ldr	r3, [r7, #4]
    a41c:	e853 3f00 	ldrex	r3, [r3]
    a420:	60fb      	str	r3, [r7, #12]
   return(result);
    a422:	68fb      	ldr	r3, [r7, #12]
}
    a424:	4618      	mov	r0, r3
    a426:	f107 0714 	add.w	r7, r7, #20
    a42a:	46bd      	mov	sp, r7
    a42c:	bc80      	pop	{r7}
    a42e:	4770      	bx	lr

0000a430 <__STREXB>:
 * @return        successful / failed
 *
 * Exclusive STR command for 8 bit values
 */
uint32_t __STREXB(uint8_t value, uint8_t *addr)
{
    a430:	b480      	push	{r7}
    a432:	b085      	sub	sp, #20
    a434:	af00      	add	r7, sp, #0
    a436:	4603      	mov	r3, r0
    a438:	6039      	str	r1, [r7, #0]
    a43a:	71fb      	strb	r3, [r7, #7]
   uint32_t result=0;
    a43c:	f04f 0300 	mov.w	r3, #0
    a440:	60fb      	str	r3, [r7, #12]
  
   __ASM volatile ("strexb %0, %2, [%1]" : "=&r" (result) : "r" (addr), "r" (value) );
    a442:	683b      	ldr	r3, [r7, #0]
    a444:	79fa      	ldrb	r2, [r7, #7]
    a446:	e8c3 2f41 	strexb	r1, r2, [r3]
    a44a:	460b      	mov	r3, r1
    a44c:	60fb      	str	r3, [r7, #12]
   return(result);
    a44e:	68fb      	ldr	r3, [r7, #12]
}
    a450:	4618      	mov	r0, r3
    a452:	f107 0714 	add.w	r7, r7, #20
    a456:	46bd      	mov	sp, r7
    a458:	bc80      	pop	{r7}
    a45a:	4770      	bx	lr

0000a45c <__STREXH>:
 * @return        successful / failed
 *
 * Exclusive STR command for 16 bit values
 */
uint32_t __STREXH(uint16_t value, uint16_t *addr)
{
    a45c:	b480      	push	{r7}
    a45e:	b085      	sub	sp, #20
    a460:	af00      	add	r7, sp, #0
    a462:	4603      	mov	r3, r0
    a464:	6039      	str	r1, [r7, #0]
    a466:	80fb      	strh	r3, [r7, #6]
   uint32_t result=0;
    a468:	f04f 0300 	mov.w	r3, #0
    a46c:	60fb      	str	r3, [r7, #12]
  
   __ASM volatile ("strexh %0, %2, [%1]" : "=&r" (result) : "r" (addr), "r" (value) );
    a46e:	683b      	ldr	r3, [r7, #0]
    a470:	88fa      	ldrh	r2, [r7, #6]
    a472:	e8c3 2f51 	strexh	r1, r2, [r3]
    a476:	460b      	mov	r3, r1
    a478:	60fb      	str	r3, [r7, #12]
   return(result);
    a47a:	68fb      	ldr	r3, [r7, #12]
}
    a47c:	4618      	mov	r0, r3
    a47e:	f107 0714 	add.w	r7, r7, #20
    a482:	46bd      	mov	sp, r7
    a484:	bc80      	pop	{r7}
    a486:	4770      	bx	lr

0000a488 <__STREXW>:
 * @return        successful / failed
 *
 * Exclusive STR command for 32 bit values
 */
uint32_t __STREXW(uint32_t value, uint32_t *addr)
{
    a488:	b480      	push	{r7}
    a48a:	b085      	sub	sp, #20
    a48c:	af00      	add	r7, sp, #0
    a48e:	6078      	str	r0, [r7, #4]
    a490:	6039      	str	r1, [r7, #0]
   uint32_t result=0;
    a492:	f04f 0300 	mov.w	r3, #0
    a496:	60fb      	str	r3, [r7, #12]
  
   __ASM volatile ("strex %0, %2, [%1]" : "=r" (result) : "r" (addr), "r" (value) );
    a498:	683b      	ldr	r3, [r7, #0]
    a49a:	687a      	ldr	r2, [r7, #4]
    a49c:	e843 2300 	strex	r3, r2, [r3]
    a4a0:	60fb      	str	r3, [r7, #12]
   return(result);
    a4a2:	68fb      	ldr	r3, [r7, #12]
}
    a4a4:	4618      	mov	r0, r3
    a4a6:	f107 0714 	add.w	r7, r7, #20
    a4aa:	46bd      	mov	sp, r7
    a4ac:	bc80      	pop	{r7}
    a4ae:	4770      	bx	lr

0000a4b0 <SystemInit>:

/***************************************************************************//**
 * See system_a2fxxxm3f.h for details.
 */
void SystemInit(void)
{
    a4b0:	b480      	push	{r7}
    a4b2:	af00      	add	r7, sp, #0
    /*
     * Do not make use of global variables or make any asumptions regarding
     * memory content if modifying this function. The memory content has not been
     * initialised by the time this function is called by the start-up code.
     */
}
    a4b4:	46bd      	mov	sp, r7
    a4b6:	bc80      	pop	{r7}
    a4b8:	4770      	bx	lr
    a4ba:	bf00      	nop

0000a4bc <SystemCoreClockUpdate>:

/***************************************************************************//**
 *
 */
void SystemCoreClockUpdate (void)
{
    a4bc:	b580      	push	{r7, lr}
    a4be:	b08a      	sub	sp, #40	; 0x28
    a4c0:	af00      	add	r7, sp, #0
    uint32_t PclkDiv0;
    uint32_t PclkDiv1;
    uint32_t AceDiv;
    uint32_t FabDiv;

    const uint32_t pclk_div_lut[4] = { 1uL, 2uL, 4uL, 1uL };
    a4c2:	f645 63ec 	movw	r3, #24300	; 0x5eec
    a4c6:	f2c0 0301 	movt	r3, #1
    a4ca:	46bc      	mov	ip, r7
    a4cc:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
    a4ce:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}

    /* Read PCLK dividers from system registers. Multiply the value read from
     * system register by two to get actual divider value. */
    PclkDiv0 = pclk_div_lut[((SYSREG->MSS_CLK_CR >> PCLK0_DIV_SHIFT) & PCLK_DIV_MASK)];
    a4d2:	f242 0300 	movw	r3, #8192	; 0x2000
    a4d6:	f2ce 0304 	movt	r3, #57348	; 0xe004
    a4da:	6c9b      	ldr	r3, [r3, #72]	; 0x48
    a4dc:	ea4f 0393 	mov.w	r3, r3, lsr #2
    a4e0:	f003 0303 	and.w	r3, r3, #3
    a4e4:	ea4f 0383 	mov.w	r3, r3, lsl #2
    a4e8:	f107 0228 	add.w	r2, r7, #40	; 0x28
    a4ec:	4413      	add	r3, r2
    a4ee:	f853 3c28 	ldr.w	r3, [r3, #-40]
    a4f2:	613b      	str	r3, [r7, #16]
    PclkDiv1 = pclk_div_lut[((SYSREG->MSS_CLK_CR >> PCLK1_DIV_SHIFT) & PCLK_DIV_MASK)];
    a4f4:	f242 0300 	movw	r3, #8192	; 0x2000
    a4f8:	f2ce 0304 	movt	r3, #57348	; 0xe004
    a4fc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
    a4fe:	ea4f 1313 	mov.w	r3, r3, lsr #4
    a502:	f003 0303 	and.w	r3, r3, #3
    a506:	ea4f 0383 	mov.w	r3, r3, lsl #2
    a50a:	f107 0228 	add.w	r2, r7, #40	; 0x28
    a50e:	4413      	add	r3, r2
    a510:	f853 3c28 	ldr.w	r3, [r3, #-40]
    a514:	617b      	str	r3, [r7, #20]
    AceDiv = pclk_div_lut[((SYSREG->MSS_CLK_CR >> ACE_DIV_SHIFT) & PCLK_DIV_MASK)];
    a516:	f242 0300 	movw	r3, #8192	; 0x2000
    a51a:	f2ce 0304 	movt	r3, #57348	; 0xe004
    a51e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
    a520:	ea4f 1393 	mov.w	r3, r3, lsr #6
    a524:	f003 0303 	and.w	r3, r3, #3
    a528:	ea4f 0383 	mov.w	r3, r3, lsl #2
    a52c:	f107 0228 	add.w	r2, r7, #40	; 0x28
    a530:	4413      	add	r3, r2
    a532:	f853 3c28 	ldr.w	r3, [r3, #-40]
    a536:	61bb      	str	r3, [r7, #24]
    {
        /* Compute the FPGA fabric frequency divider. */
        uint32_t obdiv;
        uint32_t obdivhalf;
        
        obdiv = (SYSREG->MSS_CCC_DIV_CR >> OBDIV_SHIFT) & OBDIV_MASK;
    a538:	f242 0300 	movw	r3, #8192	; 0x2000
    a53c:	f2ce 0304 	movt	r3, #57348	; 0xe004
    a540:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
    a542:	ea4f 2313 	mov.w	r3, r3, lsr #8
    a546:	f003 031f 	and.w	r3, r3, #31
    a54a:	623b      	str	r3, [r7, #32]
        obdivhalf = (SYSREG->MSS_CCC_DIV_CR >> OBDIVHALF_SHIFT) & OBDIVHALF_MASK;
    a54c:	f242 0300 	movw	r3, #8192	; 0x2000
    a550:	f2ce 0304 	movt	r3, #57348	; 0xe004
    a554:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
    a556:	ea4f 3353 	mov.w	r3, r3, lsr #13
    a55a:	f003 0301 	and.w	r3, r3, #1
    a55e:	627b      	str	r3, [r7, #36]	; 0x24
        FabDiv = obdiv + 1uL;
    a560:	6a3b      	ldr	r3, [r7, #32]
    a562:	f103 0301 	add.w	r3, r3, #1
    a566:	61fb      	str	r3, [r7, #28]
        if ( obdivhalf != 0uL )
    a568:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    a56a:	2b00      	cmp	r3, #0
    a56c:	d003      	beq.n	a576 <SystemCoreClockUpdate+0xba>
        {
            FabDiv = FabDiv * 2uL;
    a56e:	69fb      	ldr	r3, [r7, #28]
    a570:	ea4f 0343 	mov.w	r3, r3, lsl #1
    a574:	61fb      	str	r3, [r7, #28]
    }
    
    /* Retrieve FCLK from eNVM spare pages if Actel system boot programmed as part of the system. */
    
    /* Read system clock from eNVM spare pages. */
    SystemCoreClock = GetSystemClock();
    a576:	f000 f849 	bl	a60c <GetSystemClock>
    a57a:	4602      	mov	r2, r0
    a57c:	f240 03ac 	movw	r3, #172	; 0xac
    a580:	f2c2 0300 	movt	r3, #8192	; 0x2000
    a584:	601a      	str	r2, [r3, #0]
    g_FrequencyPCLK0 = SystemCoreClock / PclkDiv0;
    a586:	f240 03ac 	movw	r3, #172	; 0xac
    a58a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    a58e:	681a      	ldr	r2, [r3, #0]
    a590:	693b      	ldr	r3, [r7, #16]
    a592:	fbb2 f2f3 	udiv	r2, r2, r3
    a596:	f240 03b0 	movw	r3, #176	; 0xb0
    a59a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    a59e:	601a      	str	r2, [r3, #0]
    g_FrequencyPCLK1 = SystemCoreClock / PclkDiv1;
    a5a0:	f240 03ac 	movw	r3, #172	; 0xac
    a5a4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    a5a8:	681a      	ldr	r2, [r3, #0]
    a5aa:	697b      	ldr	r3, [r7, #20]
    a5ac:	fbb2 f2f3 	udiv	r2, r2, r3
    a5b0:	f240 03b4 	movw	r3, #180	; 0xb4
    a5b4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    a5b8:	601a      	str	r2, [r3, #0]
    g_FrequencyACE = SystemCoreClock / AceDiv;
    a5ba:	f240 03ac 	movw	r3, #172	; 0xac
    a5be:	f2c2 0300 	movt	r3, #8192	; 0x2000
    a5c2:	681a      	ldr	r2, [r3, #0]
    a5c4:	69bb      	ldr	r3, [r7, #24]
    a5c6:	fbb2 f2f3 	udiv	r2, r2, r3
    a5ca:	f240 03b8 	movw	r3, #184	; 0xb8
    a5ce:	f2c2 0300 	movt	r3, #8192	; 0x2000
    a5d2:	601a      	str	r2, [r3, #0]
    g_FrequencyFPGA = SystemCoreClock / FabDiv;
    a5d4:	f240 03ac 	movw	r3, #172	; 0xac
    a5d8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    a5dc:	681a      	ldr	r2, [r3, #0]
    a5de:	69fb      	ldr	r3, [r7, #28]
    a5e0:	fbb2 f2f3 	udiv	r2, r2, r3
    a5e4:	f240 03bc 	movw	r3, #188	; 0xbc
    a5e8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    a5ec:	601a      	str	r2, [r3, #0]
    
    /* Keep SystemFrequency as well as SystemCoreClock for legacy reasons. */
    SystemFrequency = SystemCoreClock;
    a5ee:	f240 03ac 	movw	r3, #172	; 0xac
    a5f2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    a5f6:	681a      	ldr	r2, [r3, #0]
    a5f8:	f240 03a8 	movw	r3, #168	; 0xa8
    a5fc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    a600:	601a      	str	r2, [r3, #0]
}
    a602:	f107 0728 	add.w	r7, r7, #40	; 0x28
    a606:	46bd      	mov	sp, r7
    a608:	bd80      	pop	{r7, pc}
    a60a:	bf00      	nop

0000a60c <GetSystemClock>:
 * retrieved from eNVM spare pages.
 * The FCLK frequency value selected in the MSS Configurator software tool is
 * stored in eNVM spare pages as part of the Actel system boot configuration data.
 */
uint32_t GetSystemClock( void )
{
    a60c:	b480      	push	{r7}
    a60e:	b08b      	sub	sp, #44	; 0x2c
    a610:	af00      	add	r7, sp, #0
    uint32_t fclk = 0uL;
    a612:	f04f 0300 	mov.w	r3, #0
    a616:	607b      	str	r3, [r7, #4]
    
    uint32_t * p_sysboot_key = SYSBOOT_KEY_ADDR;
    a618:	f640 031c 	movw	r3, #2076	; 0x81c
    a61c:	f2c6 0308 	movt	r3, #24584	; 0x6008
    a620:	60bb      	str	r3, [r7, #8]
    uint32_t * p_idcode = IDCODE_LOCATION;
    a622:	f240 2330 	movw	r3, #560	; 0x230
    a626:	f2c6 0308 	movt	r3, #24584	; 0x6008
    a62a:	60fb      	str	r3, [r7, #12]
    uint32_t idcode;
	
    idcode = *p_idcode & ~IDCODE_DEV_REV_MASK;
    a62c:	68fb      	ldr	r3, [r7, #12]
    a62e:	681b      	ldr	r3, [r3, #0]
    a630:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
    a634:	613b      	str	r3, [r7, #16]
	
    if ( A2F060IFX_ID == idcode )
    a636:	693a      	ldr	r2, [r7, #16]
    a638:	f241 13cf 	movw	r3, #4559	; 0x11cf
    a63c:	f2c0 53a1 	movt	r3, #1441	; 0x5a1
    a640:	429a      	cmp	r2, r3
    a642:	d108      	bne.n	a656 <GetSystemClock+0x4a>
    {
        uint32_t *p_fclk = SYSBOOT_A2F060_FCLK_ADDR;
    a644:	f64e 732c 	movw	r3, #61228	; 0xef2c
    a648:	f2c6 0301 	movt	r3, #24577	; 0x6001
    a64c:	617b      	str	r3, [r7, #20]
        fclk = *p_fclk;
    a64e:	697b      	ldr	r3, [r7, #20]
    a650:	681b      	ldr	r3, [r3, #0]
    a652:	607b      	str	r3, [r7, #4]
    a654:	e03d      	b.n	a6d2 <GetSystemClock+0xc6>
    }
    else if ( SYSBOOT_KEY_VALUE == *p_sysboot_key )
    a656:	68bb      	ldr	r3, [r7, #8]
    a658:	681a      	ldr	r2, [r3, #0]
    a65a:	f244 3341 	movw	r3, #17217	; 0x4341
    a65e:	f6c4 4354 	movt	r3, #19540	; 0x4c54
    a662:	429a      	cmp	r2, r3
    a664:	d135      	bne.n	a6d2 <GetSystemClock+0xc6>
    {
        /* Actel system boot programmed, check if it has the FCLK value stored. */
        uint32_t *p_sysboot_version = SYSBOOT_VERSION_ADDR;
    a666:	f640 0340 	movw	r3, #2112	; 0x840
    a66a:	f2c6 0308 	movt	r3, #24584	; 0x6008
    a66e:	61bb      	str	r3, [r7, #24]
        uint32_t sysboot_version = *p_sysboot_version;
    a670:	69bb      	ldr	r3, [r7, #24]
    a672:	681b      	ldr	r3, [r3, #0]
    a674:	61fb      	str	r3, [r7, #28]
        
        sysboot_version &= SYSBOOT_VERSION_MASK;
    a676:	69fb      	ldr	r3, [r7, #28]
    a678:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
    a67c:	61fb      	str	r3, [r7, #28]
        
        if ( sysboot_version >= MIN_SYSBOOT_VERSION )
    a67e:	69fa      	ldr	r2, [r7, #28]
    a680:	f240 3300 	movw	r3, #768	; 0x300
    a684:	f2c0 0301 	movt	r3, #1
    a688:	429a      	cmp	r2, r3
    a68a:	d922      	bls.n	a6d2 <GetSystemClock+0xc6>
        {
            /* Handle change of eNVM location of FCLK between 1.3.x and 2.x.x versions of the system boot. */
            if ( sysboot_version < SYSBOOT_VERSION_2_X )
    a68c:	69fa      	ldr	r2, [r7, #28]
    a68e:	f64f 73ff 	movw	r3, #65535	; 0xffff
    a692:	f2c0 0301 	movt	r3, #1
    a696:	429a      	cmp	r2, r3
    a698:	d808      	bhi.n	a6ac <GetSystemClock+0xa0>
            {
                /* Read FCLK value from MSS configurator generated configuration
                 * data stored in eNVM spare pages as part of system boot version 1.3.x
                 * configuration tables. */
                uint32_t *p_fclk = SYSBOOT_1_3_FCLK_ADDR;
    a69a:	f241 632c 	movw	r3, #5676	; 0x162c
    a69e:	f2c6 0308 	movt	r3, #24584	; 0x6008
    a6a2:	623b      	str	r3, [r7, #32]
                fclk = *p_fclk;
    a6a4:	6a3b      	ldr	r3, [r7, #32]
    a6a6:	681b      	ldr	r3, [r3, #0]
    a6a8:	607b      	str	r3, [r7, #4]
    a6aa:	e012      	b.n	a6d2 <GetSystemClock+0xc6>
            }
            else if ( sysboot_version < MAX_SYSBOOT_VERSION )
    a6ac:	69fa      	ldr	r2, [r7, #28]
    a6ae:	f64f 73ff 	movw	r3, #65535	; 0xffff
    a6b2:	f2c0 0302 	movt	r3, #2
    a6b6:	429a      	cmp	r2, r3
    a6b8:	d808      	bhi.n	a6cc <GetSystemClock+0xc0>
            {
                /* Read FCLK value from MSS configurator generated configuration
                 * data stored in eNVM spare pages as part of system boot version 2.x.x
                 * configuration tables. */
                uint32_t *p_fclk = SYSBOOT_2_x_FCLK_ADDR;
    a6ba:	f641 63ac 	movw	r3, #7852	; 0x1eac
    a6be:	f2c6 0308 	movt	r3, #24584	; 0x6008
    a6c2:	627b      	str	r3, [r7, #36]	; 0x24
                fclk = *p_fclk;
    a6c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    a6c6:	681b      	ldr	r3, [r3, #0]
    a6c8:	607b      	str	r3, [r7, #4]
    a6ca:	e002      	b.n	a6d2 <GetSystemClock+0xc6>
            }
            else
            {
                fclk = 0uL;
    a6cc:	f04f 0300 	mov.w	r3, #0
    a6d0:	607b      	str	r3, [r7, #4]
            }
        }
    }
    
    if ( 0uL == fclk )
    a6d2:	687b      	ldr	r3, [r7, #4]
    a6d4:	2b00      	cmp	r3, #0
    a6d6:	d105      	bne.n	a6e4 <GetSystemClock+0xd8>
        /* 
         * Could not retrieve FCLK from system boot configuration data. Fall back
         * to using SMARTFUSION_FCLK_FREQ which must then be defined as part of
         * project settings.
         */
        ASSERT( SMARTFUSION_FCLK_FREQ_DEFINED );
    a6d8:	be00      	bkpt	0x0000
        fclk = SMARTFUSION_FCLK_FREQ;
    a6da:	f647 0340 	movw	r3, #30784	; 0x7840
    a6de:	f2c0 137d 	movt	r3, #381	; 0x17d
    a6e2:	607b      	str	r3, [r7, #4]
    }
    
    return fclk;
    a6e4:	687b      	ldr	r3, [r7, #4]
}
    a6e6:	4618      	mov	r0, r3
    a6e8:	f107 072c 	add.w	r7, r7, #44	; 0x2c
    a6ec:	46bd      	mov	sp, r7
    a6ee:	bc80      	pop	{r7}
    a6f0:	4770      	bx	lr
    a6f2:	bf00      	nop

0000a6f4 <_close>:

/*==============================================================================
 * Close a file.
 */
int _close(int file)
{
    a6f4:	b480      	push	{r7}
    a6f6:	b083      	sub	sp, #12
    a6f8:	af00      	add	r7, sp, #0
    a6fa:	6078      	str	r0, [r7, #4]
    return -1;
    a6fc:	f04f 33ff 	mov.w	r3, #4294967295
}
    a700:	4618      	mov	r0, r3
    a702:	f107 070c 	add.w	r7, r7, #12
    a706:	46bd      	mov	sp, r7
    a708:	bc80      	pop	{r7}
    a70a:	4770      	bx	lr

0000a70c <_execve>:

/*==============================================================================
 * Transfer control to a new process.
 */
int _execve(char *name, char **argv, char **env)
{
    a70c:	b580      	push	{r7, lr}
    a70e:	b084      	sub	sp, #16
    a710:	af00      	add	r7, sp, #0
    a712:	60f8      	str	r0, [r7, #12]
    a714:	60b9      	str	r1, [r7, #8]
    a716:	607a      	str	r2, [r7, #4]
    errno = ENOMEM;
    a718:	f00a f834 	bl	14784 <__errno>
    a71c:	4603      	mov	r3, r0
    a71e:	f04f 020c 	mov.w	r2, #12
    a722:	601a      	str	r2, [r3, #0]
    return -1;
    a724:	f04f 33ff 	mov.w	r3, #4294967295
}
    a728:	4618      	mov	r0, r3
    a72a:	f107 0710 	add.w	r7, r7, #16
    a72e:	46bd      	mov	sp, r7
    a730:	bd80      	pop	{r7, pc}
    a732:	bf00      	nop

0000a734 <_exit>:
{
	/* Should we force a system reset? */
	while( 1 )
	{
		;
	}
    a734:	b480      	push	{r7}
    a736:	b083      	sub	sp, #12
    a738:	af00      	add	r7, sp, #0
    a73a:	6078      	str	r0, [r7, #4]
    a73c:	e7fe      	b.n	a73c <_exit+0x8>
    a73e:	bf00      	nop

0000a740 <_fork>:

/*==============================================================================
 * Create a new process.
 */
int _fork(void)
{
    a740:	b580      	push	{r7, lr}
    a742:	af00      	add	r7, sp, #0
    errno = EAGAIN;
    a744:	f00a f81e 	bl	14784 <__errno>
    a748:	4603      	mov	r3, r0
    a74a:	f04f 020b 	mov.w	r2, #11
    a74e:	601a      	str	r2, [r3, #0]
    return -1;
    a750:	f04f 33ff 	mov.w	r3, #4294967295
}
    a754:	4618      	mov	r0, r3
    a756:	bd80      	pop	{r7, pc}

0000a758 <_fstat>:

/*==============================================================================
 * Status of an open file.
 */
int _fstat(int file, struct stat *st)
{
    a758:	b480      	push	{r7}
    a75a:	b083      	sub	sp, #12
    a75c:	af00      	add	r7, sp, #0
    a75e:	6078      	str	r0, [r7, #4]
    a760:	6039      	str	r1, [r7, #0]
    st->st_mode = S_IFCHR;
    a762:	683b      	ldr	r3, [r7, #0]
    a764:	f44f 5200 	mov.w	r2, #8192	; 0x2000
    a768:	605a      	str	r2, [r3, #4]
    return 0;
    a76a:	f04f 0300 	mov.w	r3, #0
}
    a76e:	4618      	mov	r0, r3
    a770:	f107 070c 	add.w	r7, r7, #12
    a774:	46bd      	mov	sp, r7
    a776:	bc80      	pop	{r7}
    a778:	4770      	bx	lr
    a77a:	bf00      	nop

0000a77c <_getpid>:

/*==============================================================================
 * Process-ID
 */
int _getpid(void)
{
    a77c:	b480      	push	{r7}
    a77e:	af00      	add	r7, sp, #0
    return 1;
    a780:	f04f 0301 	mov.w	r3, #1
}
    a784:	4618      	mov	r0, r3
    a786:	46bd      	mov	sp, r7
    a788:	bc80      	pop	{r7}
    a78a:	4770      	bx	lr

0000a78c <_isatty>:

/*==============================================================================
 * Query whether output stream is a terminal.
 */
int _isatty(int file)
{
    a78c:	b480      	push	{r7}
    a78e:	b083      	sub	sp, #12
    a790:	af00      	add	r7, sp, #0
    a792:	6078      	str	r0, [r7, #4]
    return 1;
    a794:	f04f 0301 	mov.w	r3, #1
}
    a798:	4618      	mov	r0, r3
    a79a:	f107 070c 	add.w	r7, r7, #12
    a79e:	46bd      	mov	sp, r7
    a7a0:	bc80      	pop	{r7}
    a7a2:	4770      	bx	lr

0000a7a4 <_kill>:

/*==============================================================================
 * Send a signal.
 */
int _kill(int pid, int sig)
{
    a7a4:	b580      	push	{r7, lr}
    a7a6:	b082      	sub	sp, #8
    a7a8:	af00      	add	r7, sp, #0
    a7aa:	6078      	str	r0, [r7, #4]
    a7ac:	6039      	str	r1, [r7, #0]
    errno = EINVAL;
    a7ae:	f009 ffe9 	bl	14784 <__errno>
    a7b2:	4603      	mov	r3, r0
    a7b4:	f04f 0216 	mov.w	r2, #22
    a7b8:	601a      	str	r2, [r3, #0]
    return -1;
    a7ba:	f04f 33ff 	mov.w	r3, #4294967295
}
    a7be:	4618      	mov	r0, r3
    a7c0:	f107 0708 	add.w	r7, r7, #8
    a7c4:	46bd      	mov	sp, r7
    a7c6:	bd80      	pop	{r7, pc}

0000a7c8 <_link>:

/*==============================================================================
 * Establish a new name for an existing file.
 */
int _link(char *old, char *new)
{
    a7c8:	b580      	push	{r7, lr}
    a7ca:	b082      	sub	sp, #8
    a7cc:	af00      	add	r7, sp, #0
    a7ce:	6078      	str	r0, [r7, #4]
    a7d0:	6039      	str	r1, [r7, #0]
    errno = EMLINK;
    a7d2:	f009 ffd7 	bl	14784 <__errno>
    a7d6:	4603      	mov	r3, r0
    a7d8:	f04f 021f 	mov.w	r2, #31
    a7dc:	601a      	str	r2, [r3, #0]
    return -1;
    a7de:	f04f 33ff 	mov.w	r3, #4294967295
}
    a7e2:	4618      	mov	r0, r3
    a7e4:	f107 0708 	add.w	r7, r7, #8
    a7e8:	46bd      	mov	sp, r7
    a7ea:	bd80      	pop	{r7, pc}

0000a7ec <_lseek>:

/*==============================================================================
 * Set position in a file.
 */
int _lseek(int file, int ptr, int dir)
{
    a7ec:	b480      	push	{r7}
    a7ee:	b085      	sub	sp, #20
    a7f0:	af00      	add	r7, sp, #0
    a7f2:	60f8      	str	r0, [r7, #12]
    a7f4:	60b9      	str	r1, [r7, #8]
    a7f6:	607a      	str	r2, [r7, #4]
    return 0;
    a7f8:	f04f 0300 	mov.w	r3, #0
}
    a7fc:	4618      	mov	r0, r3
    a7fe:	f107 0714 	add.w	r7, r7, #20
    a802:	46bd      	mov	sp, r7
    a804:	bc80      	pop	{r7}
    a806:	4770      	bx	lr

0000a808 <_open>:

/*==============================================================================
 * Open a file.
 */
int _open(const char *name, int flags, int mode)
{
    a808:	b480      	push	{r7}
    a80a:	b085      	sub	sp, #20
    a80c:	af00      	add	r7, sp, #0
    a80e:	60f8      	str	r0, [r7, #12]
    a810:	60b9      	str	r1, [r7, #8]
    a812:	607a      	str	r2, [r7, #4]
    return -1;
    a814:	f04f 33ff 	mov.w	r3, #4294967295
}
    a818:	4618      	mov	r0, r3
    a81a:	f107 0714 	add.w	r7, r7, #20
    a81e:	46bd      	mov	sp, r7
    a820:	bc80      	pop	{r7}
    a822:	4770      	bx	lr

0000a824 <_read>:

/*==============================================================================
 * Read from a file.
 */
int _read(int file, char *ptr, int len)
{
    a824:	b480      	push	{r7}
    a826:	b085      	sub	sp, #20
    a828:	af00      	add	r7, sp, #0
    a82a:	60f8      	str	r0, [r7, #12]
    a82c:	60b9      	str	r1, [r7, #8]
    a82e:	607a      	str	r2, [r7, #4]
    return 0;
    a830:	f04f 0300 	mov.w	r3, #0
}
    a834:	4618      	mov	r0, r3
    a836:	f107 0714 	add.w	r7, r7, #20
    a83a:	46bd      	mov	sp, r7
    a83c:	bc80      	pop	{r7}
    a83e:	4770      	bx	lr

0000a840 <_write_r>:
 * all files, including stdoutso if you need to generate any output, for
 * example to a serial port for debugging, you should make your minimal write
 * capable of doing this.
 */
int _write_r( void * reent, int file, char * ptr, int len )
{
    a840:	b580      	push	{r7, lr}
    a842:	b084      	sub	sp, #16
    a844:	af00      	add	r7, sp, #0
    a846:	60f8      	str	r0, [r7, #12]
    a848:	60b9      	str	r1, [r7, #8]
    a84a:	607a      	str	r2, [r7, #4]
    a84c:	603b      	str	r3, [r7, #0]
#ifdef ACTEL_STDIO_THRU_UART
    /*--------------------------------------------------------------------------
     * Initialize the UART driver if it is the first time this function is
     * called.
     */
    if ( !g_stdio_uart_init_done )
    a84e:	f642 3338 	movw	r3, #11064	; 0x2b38
    a852:	f2c2 0300 	movt	r3, #8192	; 0x2000
    a856:	681b      	ldr	r3, [r3, #0]
    a858:	2b00      	cmp	r3, #0
    a85a:	d110      	bne.n	a87e <_write_r+0x3e>
    {
        MSS_UART_init( &g_mss_uart0, ACTEL_STDIO_BAUD_RATE, (MSS_UART_DATA_8_BITS | MSS_UART_NO_PARITY));
    a85c:	f24a 5068 	movw	r0, #42344	; 0xa568
    a860:	f2c2 0000 	movt	r0, #8192	; 0x2000
    a864:	f44f 4161 	mov.w	r1, #57600	; 0xe100
    a868:	f04f 0203 	mov.w	r2, #3
    a86c:	f7f7 fbde 	bl	202c <MSS_UART_init>
        g_stdio_uart_init_done = 1;
    a870:	f642 3338 	movw	r3, #11064	; 0x2b38
    a874:	f2c2 0300 	movt	r3, #8192	; 0x2000
    a878:	f04f 0201 	mov.w	r2, #1
    a87c:	601a      	str	r2, [r3, #0]
    }
    
    /*--------------------------------------------------------------------------
     * Output text to the UART.
     */
    MSS_UART_polled_tx( &g_mss_uart0, (uint8_t *)ptr, len );
    a87e:	683b      	ldr	r3, [r7, #0]
    a880:	f24a 5068 	movw	r0, #42344	; 0xa568
    a884:	f2c2 0000 	movt	r0, #8192	; 0x2000
    a888:	6879      	ldr	r1, [r7, #4]
    a88a:	461a      	mov	r2, r3
    a88c:	f7f7 fcd0 	bl	2230 <MSS_UART_polled_tx>
    
    return len;
    a890:	683b      	ldr	r3, [r7, #0]
#else   /* ACTEL_STDIO_THRU_UART */
    return 0;
#endif  /* ACTEL_STDIO_THRU_UART */
}
    a892:	4618      	mov	r0, r3
    a894:	f107 0710 	add.w	r7, r7, #16
    a898:	46bd      	mov	sp, r7
    a89a:	bd80      	pop	{r7, pc}

0000a89c <_sbrk>:
 * it is useful to have a working implementation. The following suffices for a
 * standalone system; it exploits the symbol _end automatically defined by the
 * GNU linker. 
 */
caddr_t _sbrk(int incr)
{
    a89c:	b580      	push	{r7, lr}
    a89e:	b084      	sub	sp, #16
    a8a0:	af00      	add	r7, sp, #0
    a8a2:	6078      	str	r0, [r7, #4]
    extern char _end;		/* Defined by the linker */
    static char *heap_end;
    char *prev_heap_end;
    char * stack_ptr;
    
    if (heap_end == 0)
    a8a4:	f642 3340 	movw	r3, #11072	; 0x2b40
    a8a8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    a8ac:	681b      	ldr	r3, [r3, #0]
    a8ae:	2b00      	cmp	r3, #0
    a8b0:	d108      	bne.n	a8c4 <_sbrk+0x28>
    {
      heap_end = &_end;
    a8b2:	f642 3340 	movw	r3, #11072	; 0x2b40
    a8b6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    a8ba:	f64c 0240 	movw	r2, #51264	; 0xc840
    a8be:	f2c2 0200 	movt	r2, #8192	; 0x2000
    a8c2:	601a      	str	r2, [r3, #0]
    }
    
    prev_heap_end = heap_end;
    a8c4:	f642 3340 	movw	r3, #11072	; 0x2b40
    a8c8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    a8cc:	681b      	ldr	r3, [r3, #0]
    a8ce:	60bb      	str	r3, [r7, #8]
    asm volatile ("MRS %0, msp" : "=r" (stack_ptr) );
    a8d0:	f3ef 8308 	mrs	r3, MSP
    a8d4:	60fb      	str	r3, [r7, #12]
    if (heap_end + incr > stack_ptr)
    a8d6:	f642 3340 	movw	r3, #11072	; 0x2b40
    a8da:	f2c2 0300 	movt	r3, #8192	; 0x2000
    a8de:	681a      	ldr	r2, [r3, #0]
    a8e0:	687b      	ldr	r3, [r7, #4]
    a8e2:	441a      	add	r2, r3
    a8e4:	68fb      	ldr	r3, [r7, #12]
    a8e6:	429a      	cmp	r2, r3
    a8e8:	d90f      	bls.n	a90a <_sbrk+0x6e>
    {
      _write_r ((void *)0, 1, "Heap and stack collision\n", 25);
    a8ea:	f04f 0000 	mov.w	r0, #0
    a8ee:	f04f 0101 	mov.w	r1, #1
    a8f2:	f645 62fc 	movw	r2, #24316	; 0x5efc
    a8f6:	f2c0 0201 	movt	r2, #1
    a8fa:	f04f 0319 	mov.w	r3, #25
    a8fe:	f7ff ff9f 	bl	a840 <_write_r>
      _exit (1);
    a902:	f04f 0001 	mov.w	r0, #1
    a906:	f7ff ff15 	bl	a734 <_exit>
    }
  
    heap_end += incr;
    a90a:	f642 3340 	movw	r3, #11072	; 0x2b40
    a90e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    a912:	681a      	ldr	r2, [r3, #0]
    a914:	687b      	ldr	r3, [r7, #4]
    a916:	441a      	add	r2, r3
    a918:	f642 3340 	movw	r3, #11072	; 0x2b40
    a91c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    a920:	601a      	str	r2, [r3, #0]
    return (caddr_t) prev_heap_end;
    a922:	68bb      	ldr	r3, [r7, #8]
}
    a924:	4618      	mov	r0, r3
    a926:	f107 0710 	add.w	r7, r7, #16
    a92a:	46bd      	mov	sp, r7
    a92c:	bd80      	pop	{r7, pc}
    a92e:	bf00      	nop

0000a930 <_stat>:

/*==============================================================================
 * Status of a file (by name).
 */
int _stat(char *file, struct stat *st)
{
    a930:	b480      	push	{r7}
    a932:	b083      	sub	sp, #12
    a934:	af00      	add	r7, sp, #0
    a936:	6078      	str	r0, [r7, #4]
    a938:	6039      	str	r1, [r7, #0]
    st->st_mode = S_IFCHR;
    a93a:	683b      	ldr	r3, [r7, #0]
    a93c:	f44f 5200 	mov.w	r2, #8192	; 0x2000
    a940:	605a      	str	r2, [r3, #4]
    return 0;
    a942:	f04f 0300 	mov.w	r3, #0
}
    a946:	4618      	mov	r0, r3
    a948:	f107 070c 	add.w	r7, r7, #12
    a94c:	46bd      	mov	sp, r7
    a94e:	bc80      	pop	{r7}
    a950:	4770      	bx	lr
    a952:	bf00      	nop

0000a954 <_times>:

/*==============================================================================
 * Timing information for current process.
 */
int _times(struct tms *buf)
{
    a954:	b480      	push	{r7}
    a956:	b083      	sub	sp, #12
    a958:	af00      	add	r7, sp, #0
    a95a:	6078      	str	r0, [r7, #4]
    return -1;
    a95c:	f04f 33ff 	mov.w	r3, #4294967295
}
    a960:	4618      	mov	r0, r3
    a962:	f107 070c 	add.w	r7, r7, #12
    a966:	46bd      	mov	sp, r7
    a968:	bc80      	pop	{r7}
    a96a:	4770      	bx	lr

0000a96c <_unlink>:

/*==============================================================================
 * Remove a file's directory entry.
 */
int _unlink(char *name)
{
    a96c:	b580      	push	{r7, lr}
    a96e:	b082      	sub	sp, #8
    a970:	af00      	add	r7, sp, #0
    a972:	6078      	str	r0, [r7, #4]
    errno = ENOENT;
    a974:	f009 ff06 	bl	14784 <__errno>
    a978:	4603      	mov	r3, r0
    a97a:	f04f 0202 	mov.w	r2, #2
    a97e:	601a      	str	r2, [r3, #0]
    return -1;
    a980:	f04f 33ff 	mov.w	r3, #4294967295
}
    a984:	4618      	mov	r0, r3
    a986:	f107 0708 	add.w	r7, r7, #8
    a98a:	46bd      	mov	sp, r7
    a98c:	bd80      	pop	{r7, pc}
    a98e:	bf00      	nop

0000a990 <_wait>:

/*==============================================================================
 * Wait for a child process.
 */
int _wait(int *status)
{
    a990:	b580      	push	{r7, lr}
    a992:	b082      	sub	sp, #8
    a994:	af00      	add	r7, sp, #0
    a996:	6078      	str	r0, [r7, #4]
    errno = ECHILD;
    a998:	f009 fef4 	bl	14784 <__errno>
    a99c:	4603      	mov	r3, r0
    a99e:	f04f 020a 	mov.w	r2, #10
    a9a2:	601a      	str	r2, [r3, #0]
    return -1;
    a9a4:	f04f 33ff 	mov.w	r3, #4294967295
}
    a9a8:	4618      	mov	r0, r3
    a9aa:	f107 0708 	add.w	r7, r7, #8
    a9ae:	46bd      	mov	sp, r7
    a9b0:	bd80      	pop	{r7, pc}
    a9b2:	bf00      	nop

0000a9b4 <buf_setup>:

/*---------------------------------------------------------------------------*/
static void
buf_setup(struct psock_buf *buf,
	  u8_t *bufptr, u16_t bufsize)
{
    a9b4:	b480      	push	{r7}
    a9b6:	b085      	sub	sp, #20
    a9b8:	af00      	add	r7, sp, #0
    a9ba:	60f8      	str	r0, [r7, #12]
    a9bc:	60b9      	str	r1, [r7, #8]
    a9be:	4613      	mov	r3, r2
    a9c0:	80fb      	strh	r3, [r7, #6]
  buf->ptr = bufptr;
    a9c2:	68fb      	ldr	r3, [r7, #12]
    a9c4:	68ba      	ldr	r2, [r7, #8]
    a9c6:	601a      	str	r2, [r3, #0]
  buf->left = bufsize;
    a9c8:	68fb      	ldr	r3, [r7, #12]
    a9ca:	88fa      	ldrh	r2, [r7, #6]
    a9cc:	809a      	strh	r2, [r3, #4]
}
    a9ce:	f107 0714 	add.w	r7, r7, #20
    a9d2:	46bd      	mov	sp, r7
    a9d4:	bc80      	pop	{r7}
    a9d6:	4770      	bx	lr

0000a9d8 <buf_bufdata>:
/*---------------------------------------------------------------------------*/
static u8_t
buf_bufdata(struct psock_buf *buf, u16_t len,
	    u8_t **dataptr, u16_t *datalen)
{
    a9d8:	b580      	push	{r7, lr}
    a9da:	b084      	sub	sp, #16
    a9dc:	af00      	add	r7, sp, #0
    a9de:	60f8      	str	r0, [r7, #12]
    a9e0:	607a      	str	r2, [r7, #4]
    a9e2:	603b      	str	r3, [r7, #0]
    a9e4:	460b      	mov	r3, r1
    a9e6:	817b      	strh	r3, [r7, #10]
  ( void ) len;
  if(*datalen < buf->left) {
    a9e8:	683b      	ldr	r3, [r7, #0]
    a9ea:	881a      	ldrh	r2, [r3, #0]
    a9ec:	68fb      	ldr	r3, [r7, #12]
    a9ee:	889b      	ldrh	r3, [r3, #4]
    a9f0:	429a      	cmp	r2, r3
    a9f2:	d228      	bcs.n	aa46 <buf_bufdata+0x6e>
    memcpy(buf->ptr, *dataptr, *datalen);
    a9f4:	68fb      	ldr	r3, [r7, #12]
    a9f6:	6819      	ldr	r1, [r3, #0]
    a9f8:	687b      	ldr	r3, [r7, #4]
    a9fa:	681a      	ldr	r2, [r3, #0]
    a9fc:	683b      	ldr	r3, [r7, #0]
    a9fe:	881b      	ldrh	r3, [r3, #0]
    aa00:	4608      	mov	r0, r1
    aa02:	4611      	mov	r1, r2
    aa04:	461a      	mov	r2, r3
    aa06:	f009 feeb 	bl	147e0 <memcpy>
    buf->ptr += *datalen;
    aa0a:	68fb      	ldr	r3, [r7, #12]
    aa0c:	681a      	ldr	r2, [r3, #0]
    aa0e:	683b      	ldr	r3, [r7, #0]
    aa10:	881b      	ldrh	r3, [r3, #0]
    aa12:	441a      	add	r2, r3
    aa14:	68fb      	ldr	r3, [r7, #12]
    aa16:	601a      	str	r2, [r3, #0]
    buf->left -= *datalen;
    aa18:	68fb      	ldr	r3, [r7, #12]
    aa1a:	889a      	ldrh	r2, [r3, #4]
    aa1c:	683b      	ldr	r3, [r7, #0]
    aa1e:	881b      	ldrh	r3, [r3, #0]
    aa20:	ebc3 0302 	rsb	r3, r3, r2
    aa24:	b29a      	uxth	r2, r3
    aa26:	68fb      	ldr	r3, [r7, #12]
    aa28:	809a      	strh	r2, [r3, #4]
    *dataptr += *datalen;
    aa2a:	687b      	ldr	r3, [r7, #4]
    aa2c:	681a      	ldr	r2, [r3, #0]
    aa2e:	683b      	ldr	r3, [r7, #0]
    aa30:	881b      	ldrh	r3, [r3, #0]
    aa32:	441a      	add	r2, r3
    aa34:	687b      	ldr	r3, [r7, #4]
    aa36:	601a      	str	r2, [r3, #0]
    *datalen = 0;
    aa38:	683b      	ldr	r3, [r7, #0]
    aa3a:	f04f 0200 	mov.w	r2, #0
    aa3e:	801a      	strh	r2, [r3, #0]
    return BUF_NOT_FULL;
    aa40:	f04f 0300 	mov.w	r3, #0
    aa44:	e051      	b.n	aaea <buf_bufdata+0x112>
  } else if(*datalen == buf->left) {
    aa46:	683b      	ldr	r3, [r7, #0]
    aa48:	881a      	ldrh	r2, [r3, #0]
    aa4a:	68fb      	ldr	r3, [r7, #12]
    aa4c:	889b      	ldrh	r3, [r3, #4]
    aa4e:	429a      	cmp	r2, r3
    aa50:	d123      	bne.n	aa9a <buf_bufdata+0xc2>
    memcpy(buf->ptr, *dataptr, *datalen);
    aa52:	68fb      	ldr	r3, [r7, #12]
    aa54:	6819      	ldr	r1, [r3, #0]
    aa56:	687b      	ldr	r3, [r7, #4]
    aa58:	681a      	ldr	r2, [r3, #0]
    aa5a:	683b      	ldr	r3, [r7, #0]
    aa5c:	881b      	ldrh	r3, [r3, #0]
    aa5e:	4608      	mov	r0, r1
    aa60:	4611      	mov	r1, r2
    aa62:	461a      	mov	r2, r3
    aa64:	f009 febc 	bl	147e0 <memcpy>
    buf->ptr += *datalen;
    aa68:	68fb      	ldr	r3, [r7, #12]
    aa6a:	681a      	ldr	r2, [r3, #0]
    aa6c:	683b      	ldr	r3, [r7, #0]
    aa6e:	881b      	ldrh	r3, [r3, #0]
    aa70:	441a      	add	r2, r3
    aa72:	68fb      	ldr	r3, [r7, #12]
    aa74:	601a      	str	r2, [r3, #0]
    buf->left = 0;
    aa76:	68fb      	ldr	r3, [r7, #12]
    aa78:	f04f 0200 	mov.w	r2, #0
    aa7c:	809a      	strh	r2, [r3, #4]
    *dataptr += *datalen;
    aa7e:	687b      	ldr	r3, [r7, #4]
    aa80:	681a      	ldr	r2, [r3, #0]
    aa82:	683b      	ldr	r3, [r7, #0]
    aa84:	881b      	ldrh	r3, [r3, #0]
    aa86:	441a      	add	r2, r3
    aa88:	687b      	ldr	r3, [r7, #4]
    aa8a:	601a      	str	r2, [r3, #0]
    *datalen = 0;
    aa8c:	683b      	ldr	r3, [r7, #0]
    aa8e:	f04f 0200 	mov.w	r2, #0
    aa92:	801a      	strh	r2, [r3, #0]
    return BUF_FULL;
    aa94:	f04f 0301 	mov.w	r3, #1
    aa98:	e027      	b.n	aaea <buf_bufdata+0x112>
  } else {
    memcpy(buf->ptr, *dataptr, buf->left);
    aa9a:	68fb      	ldr	r3, [r7, #12]
    aa9c:	6819      	ldr	r1, [r3, #0]
    aa9e:	687b      	ldr	r3, [r7, #4]
    aaa0:	681a      	ldr	r2, [r3, #0]
    aaa2:	68fb      	ldr	r3, [r7, #12]
    aaa4:	889b      	ldrh	r3, [r3, #4]
    aaa6:	4608      	mov	r0, r1
    aaa8:	4611      	mov	r1, r2
    aaaa:	461a      	mov	r2, r3
    aaac:	f009 fe98 	bl	147e0 <memcpy>
    buf->ptr += buf->left;
    aab0:	68fb      	ldr	r3, [r7, #12]
    aab2:	681a      	ldr	r2, [r3, #0]
    aab4:	68fb      	ldr	r3, [r7, #12]
    aab6:	889b      	ldrh	r3, [r3, #4]
    aab8:	441a      	add	r2, r3
    aaba:	68fb      	ldr	r3, [r7, #12]
    aabc:	601a      	str	r2, [r3, #0]
    *datalen -= buf->left;
    aabe:	683b      	ldr	r3, [r7, #0]
    aac0:	881a      	ldrh	r2, [r3, #0]
    aac2:	68fb      	ldr	r3, [r7, #12]
    aac4:	889b      	ldrh	r3, [r3, #4]
    aac6:	ebc3 0302 	rsb	r3, r3, r2
    aaca:	b29a      	uxth	r2, r3
    aacc:	683b      	ldr	r3, [r7, #0]
    aace:	801a      	strh	r2, [r3, #0]
    *dataptr += buf->left;
    aad0:	687b      	ldr	r3, [r7, #4]
    aad2:	681a      	ldr	r2, [r3, #0]
    aad4:	68fb      	ldr	r3, [r7, #12]
    aad6:	889b      	ldrh	r3, [r3, #4]
    aad8:	441a      	add	r2, r3
    aada:	687b      	ldr	r3, [r7, #4]
    aadc:	601a      	str	r2, [r3, #0]
    buf->left = 0;
    aade:	68fb      	ldr	r3, [r7, #12]
    aae0:	f04f 0200 	mov.w	r2, #0
    aae4:	809a      	strh	r2, [r3, #4]
    return BUF_FULL;
    aae6:	f04f 0301 	mov.w	r3, #1
  }
}
    aaea:	4618      	mov	r0, r3
    aaec:	f107 0710 	add.w	r7, r7, #16
    aaf0:	46bd      	mov	sp, r7
    aaf2:	bd80      	pop	{r7, pc}

0000aaf4 <buf_bufto>:
/*---------------------------------------------------------------------------*/
static u8_t
buf_bufto(register struct psock_buf *buf, u8_t endmarker,
	  register u8_t **dataptr, register u16_t *datalen)
{
    aaf4:	b480      	push	{r7}
    aaf6:	b085      	sub	sp, #20
    aaf8:	af00      	add	r7, sp, #0
    aafa:	71f9      	strb	r1, [r7, #7]
  u8_t c;
  while(buf->left > 0 && *datalen > 0) {
    aafc:	e022      	b.n	ab44 <buf_bufto+0x50>
    c = *buf->ptr = **dataptr;
    aafe:	6801      	ldr	r1, [r0, #0]
    ab00:	f8d2 c000 	ldr.w	ip, [r2]
    ab04:	f89c c000 	ldrb.w	ip, [ip]
    ab08:	f881 c000 	strb.w	ip, [r1]
    ab0c:	7809      	ldrb	r1, [r1, #0]
    ab0e:	73f9      	strb	r1, [r7, #15]
    ++*dataptr;
    ab10:	6811      	ldr	r1, [r2, #0]
    ab12:	f101 0101 	add.w	r1, r1, #1
    ab16:	6011      	str	r1, [r2, #0]
    ++buf->ptr;
    ab18:	6801      	ldr	r1, [r0, #0]
    ab1a:	f101 0101 	add.w	r1, r1, #1
    ab1e:	6001      	str	r1, [r0, #0]
    --*datalen;
    ab20:	8819      	ldrh	r1, [r3, #0]
    ab22:	f101 31ff 	add.w	r1, r1, #4294967295
    ab26:	b289      	uxth	r1, r1
    ab28:	8019      	strh	r1, [r3, #0]
    --buf->left;
    ab2a:	8881      	ldrh	r1, [r0, #4]
    ab2c:	f101 31ff 	add.w	r1, r1, #4294967295
    ab30:	b289      	uxth	r1, r1
    ab32:	8081      	strh	r1, [r0, #4]

    if(c == endmarker) {
    ab34:	f897 c00f 	ldrb.w	ip, [r7, #15]
    ab38:	79f9      	ldrb	r1, [r7, #7]
    ab3a:	458c      	cmp	ip, r1
    ab3c:	d102      	bne.n	ab44 <buf_bufto+0x50>
      return BUF_FOUND;
    ab3e:	f04f 0302 	mov.w	r3, #2
    ab42:	e024      	b.n	ab8e <buf_bufto+0x9a>
static u8_t
buf_bufto(register struct psock_buf *buf, u8_t endmarker,
	  register u8_t **dataptr, register u16_t *datalen)
{
  u8_t c;
  while(buf->left > 0 && *datalen > 0) {
    ab44:	8881      	ldrh	r1, [r0, #4]
    ab46:	2900      	cmp	r1, #0
    ab48:	d002      	beq.n	ab50 <buf_bufto+0x5c>
    ab4a:	8819      	ldrh	r1, [r3, #0]
    ab4c:	2900      	cmp	r1, #0
    ab4e:	d1d6      	bne.n	aafe <buf_bufto+0xa>
    if(c == endmarker) {
      return BUF_FOUND;
    }
  }

  if(*datalen == 0) {
    ab50:	8819      	ldrh	r1, [r3, #0]
    ab52:	2900      	cmp	r1, #0
    ab54:	d115      	bne.n	ab82 <buf_bufto+0x8e>
    return BUF_NOT_FOUND;
    ab56:	f04f 0300 	mov.w	r3, #0
    ab5a:	e018      	b.n	ab8e <buf_bufto+0x9a>
  }

  while(*datalen > 0) {
    c = **dataptr;
    ab5c:	6811      	ldr	r1, [r2, #0]
    ab5e:	7809      	ldrb	r1, [r1, #0]
    ab60:	73f9      	strb	r1, [r7, #15]
    --*datalen;
    ab62:	8819      	ldrh	r1, [r3, #0]
    ab64:	f101 31ff 	add.w	r1, r1, #4294967295
    ab68:	b289      	uxth	r1, r1
    ab6a:	8019      	strh	r1, [r3, #0]
    ++*dataptr;
    ab6c:	6811      	ldr	r1, [r2, #0]
    ab6e:	f101 0101 	add.w	r1, r1, #1
    ab72:	6011      	str	r1, [r2, #0]

    if(c == endmarker) {
    ab74:	7bf8      	ldrb	r0, [r7, #15]
    ab76:	79f9      	ldrb	r1, [r7, #7]
    ab78:	4288      	cmp	r0, r1
    ab7a:	d103      	bne.n	ab84 <buf_bufto+0x90>
      return BUF_FOUND | BUF_FULL;
    ab7c:	f04f 0303 	mov.w	r3, #3
    ab80:	e005      	b.n	ab8e <buf_bufto+0x9a>

  if(*datalen == 0) {
    return BUF_NOT_FOUND;
  }

  while(*datalen > 0) {
    ab82:	bf00      	nop
    ab84:	8819      	ldrh	r1, [r3, #0]
    ab86:	2900      	cmp	r1, #0
    ab88:	d1e8      	bne.n	ab5c <buf_bufto+0x68>
    if(c == endmarker) {
      return BUF_FOUND | BUF_FULL;
    }
  }

  return BUF_FULL;
    ab8a:	f04f 0301 	mov.w	r3, #1
}
    ab8e:	4618      	mov	r0, r3
    ab90:	f107 0714 	add.w	r7, r7, #20
    ab94:	46bd      	mov	sp, r7
    ab96:	bc80      	pop	{r7}
    ab98:	4770      	bx	lr
    ab9a:	bf00      	nop

0000ab9c <send_data>:
/*---------------------------------------------------------------------------*/
static char
send_data(register struct psock *s)
{
    ab9c:	b598      	push	{r3, r4, r7, lr}
    ab9e:	af00      	add	r7, sp, #0
    aba0:	4604      	mov	r4, r0
  if(s->state != STATE_DATA_SENT || uip_rexmit()) {
    aba2:	f894 3020 	ldrb.w	r3, [r4, #32]
    aba6:	2b06      	cmp	r3, #6
    aba8:	d108      	bne.n	abbc <send_data+0x20>
    abaa:	f24a 73b8 	movw	r3, #42936	; 0xa7b8
    abae:	f2c2 0300 	movt	r3, #8192	; 0x2000
    abb2:	781b      	ldrb	r3, [r3, #0]
    abb4:	f003 0304 	and.w	r3, r3, #4
    abb8:	2b00      	cmp	r3, #0
    abba:	d021      	beq.n	ac00 <send_data+0x64>
    if(s->sendlen > uip_mss()) {
    abbc:	8a22      	ldrh	r2, [r4, #16]
    abbe:	f24a 73c0 	movw	r3, #42944	; 0xa7c0
    abc2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    abc6:	681b      	ldr	r3, [r3, #0]
    abc8:	8a5b      	ldrh	r3, [r3, #18]
    abca:	429a      	cmp	r2, r3
    abcc:	d90b      	bls.n	abe6 <send_data+0x4a>
      uip_send(s->sendptr, uip_mss());
    abce:	6862      	ldr	r2, [r4, #4]
    abd0:	f24a 73c0 	movw	r3, #42944	; 0xa7c0
    abd4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    abd8:	681b      	ldr	r3, [r3, #0]
    abda:	8a5b      	ldrh	r3, [r3, #18]
    abdc:	4610      	mov	r0, r2
    abde:	4619      	mov	r1, r3
    abe0:	f002 ff60 	bl	daa4 <uip_send>
    abe4:	e005      	b.n	abf2 <send_data+0x56>
    } else {
      uip_send(s->sendptr, s->sendlen);
    abe6:	6862      	ldr	r2, [r4, #4]
    abe8:	8a23      	ldrh	r3, [r4, #16]
    abea:	4610      	mov	r0, r2
    abec:	4619      	mov	r1, r3
    abee:	f002 ff59 	bl	daa4 <uip_send>
    }
    s->state = STATE_DATA_SENT;
    abf2:	f04f 0306 	mov.w	r3, #6
    abf6:	f884 3020 	strb.w	r3, [r4, #32]
    return 1;
    abfa:	f04f 0301 	mov.w	r3, #1
    abfe:	e001      	b.n	ac04 <send_data+0x68>
  }
  return 0;
    ac00:	f04f 0300 	mov.w	r3, #0
}
    ac04:	4618      	mov	r0, r3
    ac06:	bd98      	pop	{r3, r4, r7, pc}

0000ac08 <data_acked>:
/*---------------------------------------------------------------------------*/
static char
data_acked(register struct psock *s)
{
    ac08:	b480      	push	{r7}
    ac0a:	af00      	add	r7, sp, #0
    ac0c:	4603      	mov	r3, r0
  if(s->state == STATE_DATA_SENT && uip_acked()) {
    ac0e:	f893 2020 	ldrb.w	r2, [r3, #32]
    ac12:	2a06      	cmp	r2, #6
    ac14:	d135      	bne.n	ac82 <data_acked+0x7a>
    ac16:	f24a 72b8 	movw	r2, #42936	; 0xa7b8
    ac1a:	f2c2 0200 	movt	r2, #8192	; 0x2000
    ac1e:	7812      	ldrb	r2, [r2, #0]
    ac20:	f002 0201 	and.w	r2, r2, #1
    ac24:	b2d2      	uxtb	r2, r2
    ac26:	2a00      	cmp	r2, #0
    ac28:	d02b      	beq.n	ac82 <data_acked+0x7a>
    if(s->sendlen > uip_mss()) {
    ac2a:	8a19      	ldrh	r1, [r3, #16]
    ac2c:	f24a 72c0 	movw	r2, #42944	; 0xa7c0
    ac30:	f2c2 0200 	movt	r2, #8192	; 0x2000
    ac34:	6812      	ldr	r2, [r2, #0]
    ac36:	8a52      	ldrh	r2, [r2, #18]
    ac38:	4291      	cmp	r1, r2
    ac3a:	d914      	bls.n	ac66 <data_acked+0x5e>
      s->sendlen -= uip_mss();
    ac3c:	8a19      	ldrh	r1, [r3, #16]
    ac3e:	f24a 72c0 	movw	r2, #42944	; 0xa7c0
    ac42:	f2c2 0200 	movt	r2, #8192	; 0x2000
    ac46:	6812      	ldr	r2, [r2, #0]
    ac48:	8a52      	ldrh	r2, [r2, #18]
    ac4a:	ebc2 0201 	rsb	r2, r2, r1
    ac4e:	b292      	uxth	r2, r2
    ac50:	821a      	strh	r2, [r3, #16]
      s->sendptr += uip_mss();
    ac52:	6859      	ldr	r1, [r3, #4]
    ac54:	f24a 72c0 	movw	r2, #42944	; 0xa7c0
    ac58:	f2c2 0200 	movt	r2, #8192	; 0x2000
    ac5c:	6812      	ldr	r2, [r2, #0]
    ac5e:	8a52      	ldrh	r2, [r2, #18]
    ac60:	440a      	add	r2, r1
    ac62:	605a      	str	r2, [r3, #4]
    ac64:	e006      	b.n	ac74 <data_acked+0x6c>
    } else {
      s->sendptr += s->sendlen;
    ac66:	6859      	ldr	r1, [r3, #4]
    ac68:	8a1a      	ldrh	r2, [r3, #16]
    ac6a:	440a      	add	r2, r1
    ac6c:	605a      	str	r2, [r3, #4]
      s->sendlen = 0;
    ac6e:	f04f 0200 	mov.w	r2, #0
    ac72:	821a      	strh	r2, [r3, #16]
    }
    s->state = STATE_ACKED;
    ac74:	f04f 0201 	mov.w	r2, #1
    ac78:	f883 2020 	strb.w	r2, [r3, #32]
    return 1;
    ac7c:	f04f 0301 	mov.w	r3, #1
    ac80:	e001      	b.n	ac86 <data_acked+0x7e>
  }
  return 0;
    ac82:	f04f 0300 	mov.w	r3, #0
}
    ac86:	4618      	mov	r0, r3
    ac88:	46bd      	mov	sp, r7
    ac8a:	bc80      	pop	{r7}
    ac8c:	4770      	bx	lr
    ac8e:	bf00      	nop

0000ac90 <psock_send>:
/*---------------------------------------------------------------------------*/
PT_THREAD(psock_send(register struct psock *s, const char *buf,
		     unsigned int len))
{
    ac90:	b5b0      	push	{r4, r5, r7, lr}
    ac92:	b084      	sub	sp, #16
    ac94:	af00      	add	r7, sp, #0
    ac96:	4604      	mov	r4, r0
    ac98:	6079      	str	r1, [r7, #4]
    ac9a:	603a      	str	r2, [r7, #0]
  PT_BEGIN(&s->psockpt);
    ac9c:	f04f 0301 	mov.w	r3, #1
    aca0:	73fb      	strb	r3, [r7, #15]
    aca2:	8863      	ldrh	r3, [r4, #2]
    aca4:	2b00      	cmp	r3, #0
    aca6:	d002      	beq.n	acae <psock_send+0x1e>
    aca8:	2bd0      	cmp	r3, #208	; 0xd0
    acaa:	d016      	beq.n	acda <psock_send+0x4a>
    acac:	e02d      	b.n	ad0a <psock_send+0x7a>
  ( void ) PT_YIELD_FLAG;
  /* If there is no data to send, we exit immediately. */
  if(len == 0) {
    acae:	683b      	ldr	r3, [r7, #0]
    acb0:	2b00      	cmp	r3, #0
    acb2:	d105      	bne.n	acc0 <psock_send+0x30>
    PT_EXIT(&s->psockpt);
    acb4:	f04f 0300 	mov.w	r3, #0
    acb8:	8063      	strh	r3, [r4, #2]
    acba:	f04f 0301 	mov.w	r3, #1
    acbe:	e02c      	b.n	ad1a <psock_send+0x8a>
  }

  /* Save the length of and a pointer to the data that is to be
     sent. */
  s->sendptr = (unsigned char*)buf;
    acc0:	687b      	ldr	r3, [r7, #4]
    acc2:	6063      	str	r3, [r4, #4]
  s->sendlen = (unsigned short)len;
    acc4:	683b      	ldr	r3, [r7, #0]
    acc6:	b29b      	uxth	r3, r3
    acc8:	8223      	strh	r3, [r4, #16]

  s->state = STATE_NONE;
    acca:	f04f 0300 	mov.w	r3, #0
    acce:	f884 3020 	strb.w	r3, [r4, #32]

  /* We loop here until all data is sent. The s->sendlen variable is
     updated by the data_sent() function. */
  while(s->sendlen > 0) {
    acd2:	e013      	b.n	acfc <psock_send+0x6c>
     * send_data() must be called in succession to ensure that all
     * data is sent. Therefore the & operator is used instead of the
     * && operator, which would cause only the data_acked() function
     * to be called when it returns false.
     */
    PT_WAIT_UNTIL(&s->psockpt, data_acked(s) & send_data(s));
    acd4:	f04f 03d0 	mov.w	r3, #208	; 0xd0
    acd8:	8063      	strh	r3, [r4, #2]
    acda:	4620      	mov	r0, r4
    acdc:	f7ff ff94 	bl	ac08 <data_acked>
    ace0:	4603      	mov	r3, r0
    ace2:	461d      	mov	r5, r3
    ace4:	4620      	mov	r0, r4
    ace6:	f7ff ff59 	bl	ab9c <send_data>
    acea:	4603      	mov	r3, r0
    acec:	ea05 0303 	and.w	r3, r5, r3
    acf0:	b2db      	uxtb	r3, r3
    acf2:	2b00      	cmp	r3, #0
    acf4:	d102      	bne.n	acfc <psock_send+0x6c>
    acf6:	f04f 0300 	mov.w	r3, #0
    acfa:	e00e      	b.n	ad1a <psock_send+0x8a>

  s->state = STATE_NONE;

  /* We loop here until all data is sent. The s->sendlen variable is
     updated by the data_sent() function. */
  while(s->sendlen > 0) {
    acfc:	8a23      	ldrh	r3, [r4, #16]
    acfe:	2b00      	cmp	r3, #0
    ad00:	d1e8      	bne.n	acd4 <psock_send+0x44>
     * to be called when it returns false.
     */
    PT_WAIT_UNTIL(&s->psockpt, data_acked(s) & send_data(s));
  }

  s->state = STATE_NONE;
    ad02:	f04f 0300 	mov.w	r3, #0
    ad06:	f884 3020 	strb.w	r3, [r4, #32]

  PT_END(&s->psockpt);
    ad0a:	f04f 0300 	mov.w	r3, #0
    ad0e:	73fb      	strb	r3, [r7, #15]
    ad10:	f04f 0300 	mov.w	r3, #0
    ad14:	8063      	strh	r3, [r4, #2]
    ad16:	f04f 0302 	mov.w	r3, #2
}
    ad1a:	4618      	mov	r0, r3
    ad1c:	f107 0710 	add.w	r7, r7, #16
    ad20:	46bd      	mov	sp, r7
    ad22:	bdb0      	pop	{r4, r5, r7, pc}

0000ad24 <psock_generator_send>:
/*---------------------------------------------------------------------------*/
PT_THREAD(psock_generator_send(register struct psock *s,
			       unsigned short (*generate)(void *), void *arg))
{
    ad24:	b5b0      	push	{r4, r5, r7, lr}
    ad26:	b084      	sub	sp, #16
    ad28:	af00      	add	r7, sp, #0
    ad2a:	4604      	mov	r4, r0
    ad2c:	6079      	str	r1, [r7, #4]
    ad2e:	603a      	str	r2, [r7, #0]
  PT_BEGIN(&s->psockpt);
    ad30:	f04f 0301 	mov.w	r3, #1
    ad34:	73fb      	strb	r3, [r7, #15]
    ad36:	8863      	ldrh	r3, [r4, #2]
    ad38:	2b00      	cmp	r3, #0
    ad3a:	d002      	beq.n	ad42 <psock_generator_send+0x1e>
    ad3c:	2bef      	cmp	r3, #239	; 0xef
    ad3e:	d027      	beq.n	ad90 <psock_generator_send+0x6c>
    ad40:	e03e      	b.n	adc0 <psock_generator_send+0x9c>
  ( void ) PT_YIELD_FLAG;
  /* Ensure that there is a generator function to call. */
  if(generate == NULL) {
    ad42:	687b      	ldr	r3, [r7, #4]
    ad44:	2b00      	cmp	r3, #0
    ad46:	d105      	bne.n	ad54 <psock_generator_send+0x30>
    PT_EXIT(&s->psockpt);
    ad48:	f04f 0300 	mov.w	r3, #0
    ad4c:	8063      	strh	r3, [r4, #2]
    ad4e:	f04f 0301 	mov.w	r3, #1
    ad52:	e03d      	b.n	add0 <psock_generator_send+0xac>
  }

  /* Call the generator function to generate the data in the
     uip_appdata buffer. */
  s->sendlen = generate(arg);
    ad54:	687b      	ldr	r3, [r7, #4]
    ad56:	6838      	ldr	r0, [r7, #0]
    ad58:	4798      	blx	r3
    ad5a:	4603      	mov	r3, r0
    ad5c:	8223      	strh	r3, [r4, #16]
  s->sendptr = uip_appdata;
    ad5e:	f24a 73bc 	movw	r3, #42940	; 0xa7bc
    ad62:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ad66:	681b      	ldr	r3, [r3, #0]
    ad68:	6063      	str	r3, [r4, #4]

  s->state = STATE_NONE;
    ad6a:	f04f 0300 	mov.w	r3, #0
    ad6e:	f884 3020 	strb.w	r3, [r4, #32]
  do {
    /* Call the generator function again if we are called to perform a
       retransmission. */
    if(uip_rexmit()) {
    ad72:	f24a 73b8 	movw	r3, #42936	; 0xa7b8
    ad76:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ad7a:	781b      	ldrb	r3, [r3, #0]
    ad7c:	f003 0304 	and.w	r3, r3, #4
    ad80:	2b00      	cmp	r3, #0
    ad82:	d002      	beq.n	ad8a <psock_generator_send+0x66>
      generate(arg);
    ad84:	687b      	ldr	r3, [r7, #4]
    ad86:	6838      	ldr	r0, [r7, #0]
    ad88:	4798      	blx	r3
    }
    /* Wait until all data is sent and acknowledged. */
    PT_WAIT_UNTIL(&s->psockpt, data_acked(s) & send_data(s));
    ad8a:	f04f 03ef 	mov.w	r3, #239	; 0xef
    ad8e:	8063      	strh	r3, [r4, #2]
    ad90:	4620      	mov	r0, r4
    ad92:	f7ff ff39 	bl	ac08 <data_acked>
    ad96:	4603      	mov	r3, r0
    ad98:	461d      	mov	r5, r3
    ad9a:	4620      	mov	r0, r4
    ad9c:	f7ff fefe 	bl	ab9c <send_data>
    ada0:	4603      	mov	r3, r0
    ada2:	ea05 0303 	and.w	r3, r5, r3
    ada6:	b2db      	uxtb	r3, r3
    ada8:	2b00      	cmp	r3, #0
    adaa:	d102      	bne.n	adb2 <psock_generator_send+0x8e>
    adac:	f04f 0300 	mov.w	r3, #0
    adb0:	e00e      	b.n	add0 <psock_generator_send+0xac>
  } while(s->sendlen > 0);
    adb2:	8a23      	ldrh	r3, [r4, #16]
    adb4:	2b00      	cmp	r3, #0
    adb6:	d1dc      	bne.n	ad72 <psock_generator_send+0x4e>

  s->state = STATE_NONE;
    adb8:	f04f 0300 	mov.w	r3, #0
    adbc:	f884 3020 	strb.w	r3, [r4, #32]

  PT_END(&s->psockpt);
    adc0:	f04f 0300 	mov.w	r3, #0
    adc4:	73fb      	strb	r3, [r7, #15]
    adc6:	f04f 0300 	mov.w	r3, #0
    adca:	8063      	strh	r3, [r4, #2]
    adcc:	f04f 0302 	mov.w	r3, #2
}
    add0:	4618      	mov	r0, r3
    add2:	f107 0710 	add.w	r7, r7, #16
    add6:	46bd      	mov	sp, r7
    add8:	bdb0      	pop	{r4, r5, r7, pc}
    adda:	bf00      	nop

0000addc <psock_datalen>:
/*---------------------------------------------------------------------------*/
u16_t
psock_datalen(struct psock *psock)
{
    addc:	b480      	push	{r7}
    adde:	b083      	sub	sp, #12
    ade0:	af00      	add	r7, sp, #0
    ade2:	6078      	str	r0, [r7, #4]
  return psock->bufsize - psock->buf.left;
    ade4:	687b      	ldr	r3, [r7, #4]
    ade6:	69db      	ldr	r3, [r3, #28]
    ade8:	b29a      	uxth	r2, r3
    adea:	687b      	ldr	r3, [r7, #4]
    adec:	8b1b      	ldrh	r3, [r3, #24]
    adee:	ebc3 0302 	rsb	r3, r3, r2
    adf2:	b29b      	uxth	r3, r3
}
    adf4:	4618      	mov	r0, r3
    adf6:	f107 070c 	add.w	r7, r7, #12
    adfa:	46bd      	mov	sp, r7
    adfc:	bc80      	pop	{r7}
    adfe:	4770      	bx	lr

0000ae00 <psock_newdata>:
/*---------------------------------------------------------------------------*/
char
psock_newdata(struct psock *s)
{
    ae00:	b480      	push	{r7}
    ae02:	b083      	sub	sp, #12
    ae04:	af00      	add	r7, sp, #0
    ae06:	6078      	str	r0, [r7, #4]
  if(s->readlen > 0) {
    ae08:	687b      	ldr	r3, [r7, #4]
    ae0a:	8a5b      	ldrh	r3, [r3, #18]
    ae0c:	2b00      	cmp	r3, #0
    ae0e:	d002      	beq.n	ae16 <psock_newdata+0x16>
    /* There is data in the uip_appdata buffer that has not yet been
       read with the PSOCK_READ functions. */
    return 1;
    ae10:	f04f 0301 	mov.w	r3, #1
    ae14:	e01a      	b.n	ae4c <psock_newdata+0x4c>
  } else if(s->state == STATE_READ) {
    ae16:	687b      	ldr	r3, [r7, #4]
    ae18:	f893 3020 	ldrb.w	r3, [r3, #32]
    ae1c:	2b02      	cmp	r3, #2
    ae1e:	d107      	bne.n	ae30 <psock_newdata+0x30>
    /* All data in uip_appdata buffer already consumed. */
    s->state = STATE_BLOCKED_NEWDATA;
    ae20:	687b      	ldr	r3, [r7, #4]
    ae22:	f04f 0203 	mov.w	r2, #3
    ae26:	f883 2020 	strb.w	r2, [r3, #32]
    return 0;
    ae2a:	f04f 0300 	mov.w	r3, #0
    ae2e:	e00d      	b.n	ae4c <psock_newdata+0x4c>
  } else if(uip_newdata()) {
    ae30:	f24a 73b8 	movw	r3, #42936	; 0xa7b8
    ae34:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ae38:	781b      	ldrb	r3, [r3, #0]
    ae3a:	f003 0302 	and.w	r3, r3, #2
    ae3e:	2b00      	cmp	r3, #0
    ae40:	d002      	beq.n	ae48 <psock_newdata+0x48>
    /* There is new data that has not been consumed. */
    return 1;
    ae42:	f04f 0301 	mov.w	r3, #1
    ae46:	e001      	b.n	ae4c <psock_newdata+0x4c>
  } else {
    /* There is no new data. */
    return 0;
    ae48:	f04f 0300 	mov.w	r3, #0
  }
}
    ae4c:	4618      	mov	r0, r3
    ae4e:	f107 070c 	add.w	r7, r7, #12
    ae52:	46bd      	mov	sp, r7
    ae54:	bc80      	pop	{r7}
    ae56:	4770      	bx	lr

0000ae58 <psock_readto>:
/*---------------------------------------------------------------------------*/
PT_THREAD(psock_readto(register struct psock *psock, unsigned char c))
{
    ae58:	b590      	push	{r4, r7, lr}
    ae5a:	b085      	sub	sp, #20
    ae5c:	af00      	add	r7, sp, #0
    ae5e:	4604      	mov	r4, r0
    ae60:	460b      	mov	r3, r1
    ae62:	71fb      	strb	r3, [r7, #7]
  PT_BEGIN(&psock->psockpt);
    ae64:	f04f 0301 	mov.w	r3, #1
    ae68:	73fb      	strb	r3, [r7, #15]
    ae6a:	8863      	ldrh	r3, [r4, #2]
    ae6c:	2b00      	cmp	r3, #0
    ae6e:	d003      	beq.n	ae78 <psock_readto+0x20>
    ae70:	f5b3 7f8e 	cmp.w	r3, #284	; 0x11c
    ae74:	d010      	beq.n	ae98 <psock_readto+0x40>
    ae76:	e046      	b.n	af06 <psock_readto+0xae>
  ( void ) PT_YIELD_FLAG;
  buf_setup(&psock->buf, (unsigned char*)psock->bufptr, psock->bufsize);
    ae78:	f104 0114 	add.w	r1, r4, #20
    ae7c:	68e2      	ldr	r2, [r4, #12]
    ae7e:	69e3      	ldr	r3, [r4, #28]
    ae80:	b29b      	uxth	r3, r3
    ae82:	4608      	mov	r0, r1
    ae84:	4611      	mov	r1, r2
    ae86:	461a      	mov	r2, r3
    ae88:	f7ff fd94 	bl	a9b4 <buf_setup>

  /* XXX: Should add buf_checkmarker() before do{} loop, if
     incoming data has been handled while waiting for a write. */

  do {
    if(psock->readlen == 0) {
    ae8c:	8a63      	ldrh	r3, [r4, #18]
    ae8e:	2b00      	cmp	r3, #0
    ae90:	d11b      	bne.n	aeca <psock_readto+0x72>
      PT_WAIT_UNTIL(&psock->psockpt, psock_newdata(psock));
    ae92:	f44f 738e 	mov.w	r3, #284	; 0x11c
    ae96:	8063      	strh	r3, [r4, #2]
    ae98:	4620      	mov	r0, r4
    ae9a:	f7ff ffb1 	bl	ae00 <psock_newdata>
    ae9e:	4603      	mov	r3, r0
    aea0:	2b00      	cmp	r3, #0
    aea2:	d102      	bne.n	aeaa <psock_readto+0x52>
    aea4:	f04f 0300 	mov.w	r3, #0
    aea8:	e035      	b.n	af16 <psock_readto+0xbe>
      psock->state = STATE_READ;
    aeaa:	f04f 0302 	mov.w	r3, #2
    aeae:	f884 3020 	strb.w	r3, [r4, #32]
      psock->readptr = (u8_t *)uip_appdata;
    aeb2:	f24a 73bc 	movw	r3, #42940	; 0xa7bc
    aeb6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    aeba:	681b      	ldr	r3, [r3, #0]
    aebc:	60a3      	str	r3, [r4, #8]
      psock->readlen = uip_datalen();
    aebe:	f24a 73ac 	movw	r3, #42924	; 0xa7ac
    aec2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    aec6:	881b      	ldrh	r3, [r3, #0]
    aec8:	8263      	strh	r3, [r4, #18]
    }
  } while((buf_bufto(&psock->buf, c,
    aeca:	f104 0014 	add.w	r0, r4, #20
    aece:	f104 0208 	add.w	r2, r4, #8
    aed2:	f104 0312 	add.w	r3, r4, #18
    aed6:	79f9      	ldrb	r1, [r7, #7]
    aed8:	f7ff fe0c 	bl	aaf4 <buf_bufto>
    aedc:	4603      	mov	r3, r0
    aede:	f003 0302 	and.w	r3, r3, #2
		     &psock->readptr,
		     &psock->readlen) & BUF_FOUND) == 0);
    aee2:	2b00      	cmp	r3, #0
    aee4:	d0d2      	beq.n	ae8c <psock_readto+0x34>

  if(psock_datalen(psock) == 0) {
    aee6:	4620      	mov	r0, r4
    aee8:	f7ff ff78 	bl	addc <psock_datalen>
    aeec:	4603      	mov	r3, r0
    aeee:	2b00      	cmp	r3, #0
    aef0:	d109      	bne.n	af06 <psock_readto+0xae>
    psock->state = STATE_NONE;
    aef2:	f04f 0300 	mov.w	r3, #0
    aef6:	f884 3020 	strb.w	r3, [r4, #32]
    PT_RESTART(&psock->psockpt);
    aefa:	f04f 0300 	mov.w	r3, #0
    aefe:	8063      	strh	r3, [r4, #2]
    af00:	f04f 0300 	mov.w	r3, #0
    af04:	e007      	b.n	af16 <psock_readto+0xbe>
  }
  PT_END(&psock->psockpt);
    af06:	f04f 0300 	mov.w	r3, #0
    af0a:	73fb      	strb	r3, [r7, #15]
    af0c:	f04f 0300 	mov.w	r3, #0
    af10:	8063      	strh	r3, [r4, #2]
    af12:	f04f 0302 	mov.w	r3, #2
}
    af16:	4618      	mov	r0, r3
    af18:	f107 0714 	add.w	r7, r7, #20
    af1c:	46bd      	mov	sp, r7
    af1e:	bd90      	pop	{r4, r7, pc}

0000af20 <psock_readbuf>:
/*---------------------------------------------------------------------------*/
PT_THREAD(psock_readbuf(register struct psock *psock))
{
    af20:	b590      	push	{r4, r7, lr}
    af22:	b083      	sub	sp, #12
    af24:	af00      	add	r7, sp, #0
    af26:	4604      	mov	r4, r0
  PT_BEGIN(&psock->psockpt);
    af28:	f04f 0301 	mov.w	r3, #1
    af2c:	71fb      	strb	r3, [r7, #7]
    af2e:	8863      	ldrh	r3, [r4, #2]
    af30:	2b00      	cmp	r3, #0
    af32:	d004      	beq.n	af3e <psock_readbuf+0x1e>
    af34:	f240 1237 	movw	r2, #311	; 0x137
    af38:	4293      	cmp	r3, r2
    af3a:	d010      	beq.n	af5e <psock_readbuf+0x3e>
    af3c:	e045      	b.n	afca <psock_readbuf+0xaa>
  ( void ) PT_YIELD_FLAG;
  buf_setup(&psock->buf, (unsigned char * ) psock->bufptr, psock->bufsize);
    af3e:	f104 0114 	add.w	r1, r4, #20
    af42:	68e2      	ldr	r2, [r4, #12]
    af44:	69e3      	ldr	r3, [r4, #28]
    af46:	b29b      	uxth	r3, r3
    af48:	4608      	mov	r0, r1
    af4a:	4611      	mov	r1, r2
    af4c:	461a      	mov	r2, r3
    af4e:	f7ff fd31 	bl	a9b4 <buf_setup>

  /* XXX: Should add buf_checkmarker() before do{} loop, if
     incoming data has been handled while waiting for a write. */

  do {
    if(psock->readlen == 0) {
    af52:	8a63      	ldrh	r3, [r4, #18]
    af54:	2b00      	cmp	r3, #0
    af56:	d11b      	bne.n	af90 <psock_readbuf+0x70>
      PT_WAIT_UNTIL(&psock->psockpt, psock_newdata(psock));
    af58:	f240 1337 	movw	r3, #311	; 0x137
    af5c:	8063      	strh	r3, [r4, #2]
    af5e:	4620      	mov	r0, r4
    af60:	f7ff ff4e 	bl	ae00 <psock_newdata>
    af64:	4603      	mov	r3, r0
    af66:	2b00      	cmp	r3, #0
    af68:	d102      	bne.n	af70 <psock_readbuf+0x50>
    af6a:	f04f 0300 	mov.w	r3, #0
    af6e:	e034      	b.n	afda <psock_readbuf+0xba>
      psock->state = STATE_READ;
    af70:	f04f 0302 	mov.w	r3, #2
    af74:	f884 3020 	strb.w	r3, [r4, #32]
      psock->readptr = (u8_t *)uip_appdata;
    af78:	f24a 73bc 	movw	r3, #42940	; 0xa7bc
    af7c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    af80:	681b      	ldr	r3, [r3, #0]
    af82:	60a3      	str	r3, [r4, #8]
      psock->readlen = uip_datalen();
    af84:	f24a 73ac 	movw	r3, #42924	; 0xa7ac
    af88:	f2c2 0300 	movt	r3, #8192	; 0x2000
    af8c:	881b      	ldrh	r3, [r3, #0]
    af8e:	8263      	strh	r3, [r4, #18]
    }
  } while(buf_bufdata(&psock->buf, psock->bufsize,
    af90:	f104 0014 	add.w	r0, r4, #20
    af94:	69e3      	ldr	r3, [r4, #28]
    af96:	b299      	uxth	r1, r3
    af98:	f104 0208 	add.w	r2, r4, #8
    af9c:	f104 0312 	add.w	r3, r4, #18
    afa0:	f7ff fd1a 	bl	a9d8 <buf_bufdata>
    afa4:	4603      	mov	r3, r0
			 &psock->readptr,
			 &psock->readlen) != BUF_FULL);
    afa6:	2b01      	cmp	r3, #1
    afa8:	d1d3      	bne.n	af52 <psock_readbuf+0x32>

  if(psock_datalen(psock) == 0) {
    afaa:	4620      	mov	r0, r4
    afac:	f7ff ff16 	bl	addc <psock_datalen>
    afb0:	4603      	mov	r3, r0
    afb2:	2b00      	cmp	r3, #0
    afb4:	d109      	bne.n	afca <psock_readbuf+0xaa>
    psock->state = STATE_NONE;
    afb6:	f04f 0300 	mov.w	r3, #0
    afba:	f884 3020 	strb.w	r3, [r4, #32]
    PT_RESTART(&psock->psockpt);
    afbe:	f04f 0300 	mov.w	r3, #0
    afc2:	8063      	strh	r3, [r4, #2]
    afc4:	f04f 0300 	mov.w	r3, #0
    afc8:	e007      	b.n	afda <psock_readbuf+0xba>
  }
  PT_END(&psock->psockpt);
    afca:	f04f 0300 	mov.w	r3, #0
    afce:	71fb      	strb	r3, [r7, #7]
    afd0:	f04f 0300 	mov.w	r3, #0
    afd4:	8063      	strh	r3, [r4, #2]
    afd6:	f04f 0302 	mov.w	r3, #2
}
    afda:	4618      	mov	r0, r3
    afdc:	f107 070c 	add.w	r7, r7, #12
    afe0:	46bd      	mov	sp, r7
    afe2:	bd90      	pop	{r4, r7, pc}

0000afe4 <psock_init>:
/*---------------------------------------------------------------------------*/
void
psock_init(register struct psock *psock, char *buffer, unsigned int buffersize)
{
    afe4:	b590      	push	{r4, r7, lr}
    afe6:	b083      	sub	sp, #12
    afe8:	af00      	add	r7, sp, #0
    afea:	4604      	mov	r4, r0
    afec:	6079      	str	r1, [r7, #4]
    afee:	603a      	str	r2, [r7, #0]
  psock->state = STATE_NONE;
    aff0:	f04f 0300 	mov.w	r3, #0
    aff4:	f884 3020 	strb.w	r3, [r4, #32]
  psock->readlen = 0;
    aff8:	f04f 0300 	mov.w	r3, #0
    affc:	8263      	strh	r3, [r4, #18]
  psock->bufptr = buffer;
    affe:	687b      	ldr	r3, [r7, #4]
    b000:	60e3      	str	r3, [r4, #12]
  psock->bufsize = buffersize;
    b002:	683b      	ldr	r3, [r7, #0]
    b004:	61e3      	str	r3, [r4, #28]
  buf_setup(&psock->buf, (unsigned char*) buffer, buffersize);
    b006:	f104 0214 	add.w	r2, r4, #20
    b00a:	683b      	ldr	r3, [r7, #0]
    b00c:	b29b      	uxth	r3, r3
    b00e:	4610      	mov	r0, r2
    b010:	6879      	ldr	r1, [r7, #4]
    b012:	461a      	mov	r2, r3
    b014:	f7ff fcce 	bl	a9b4 <buf_setup>
  PT_INIT(&psock->pt);
    b018:	f04f 0300 	mov.w	r3, #0
    b01c:	8023      	strh	r3, [r4, #0]
  PT_INIT(&psock->psockpt);
    b01e:	f04f 0300 	mov.w	r3, #0
    b022:	8063      	strh	r3, [r4, #2]
}
    b024:	f107 070c 	add.w	r7, r7, #12
    b028:	46bd      	mov	sp, r7
    b02a:	bd90      	pop	{r4, r7, pc}

0000b02c <timer_set>:
 * \param t A pointer to the timer
 * \param interval The interval before the timer expires.
 *
 */
void timer_set( struct timer *t, clock_time_t interval )
{
    b02c:	b580      	push	{r7, lr}
    b02e:	b082      	sub	sp, #8
    b030:	af00      	add	r7, sp, #0
    b032:	6078      	str	r0, [r7, #4]
    b034:	6039      	str	r1, [r7, #0]
	t->interval = interval;
    b036:	687b      	ldr	r3, [r7, #4]
    b038:	683a      	ldr	r2, [r7, #0]
    b03a:	605a      	str	r2, [r3, #4]
	t->start = clock_time();
    b03c:	f7f6 f8ae 	bl	119c <clock_time>
    b040:	4602      	mov	r2, r0
    b042:	687b      	ldr	r3, [r7, #4]
    b044:	601a      	str	r2, [r3, #0]
}
    b046:	f107 0708 	add.w	r7, r7, #8
    b04a:	46bd      	mov	sp, r7
    b04c:	bd80      	pop	{r7, pc}
    b04e:	bf00      	nop

0000b050 <timer_reset>:
 * \param t A pointer to the timer.
 *
 * \sa timer_restart()
 */
void timer_reset( struct timer *t )
{
    b050:	b480      	push	{r7}
    b052:	b083      	sub	sp, #12
    b054:	af00      	add	r7, sp, #0
    b056:	6078      	str	r0, [r7, #4]
	t->start += t->interval;
    b058:	687b      	ldr	r3, [r7, #4]
    b05a:	681a      	ldr	r2, [r3, #0]
    b05c:	687b      	ldr	r3, [r7, #4]
    b05e:	685b      	ldr	r3, [r3, #4]
    b060:	441a      	add	r2, r3
    b062:	687b      	ldr	r3, [r7, #4]
    b064:	601a      	str	r2, [r3, #0]
}
    b066:	f107 070c 	add.w	r7, r7, #12
    b06a:	46bd      	mov	sp, r7
    b06c:	bc80      	pop	{r7}
    b06e:	4770      	bx	lr

0000b070 <timer_restart>:
 * \param t A pointer to the timer.
 *
 * \sa timer_reset()
 */
void timer_restart( struct timer *t )
{
    b070:	b580      	push	{r7, lr}
    b072:	b082      	sub	sp, #8
    b074:	af00      	add	r7, sp, #0
    b076:	6078      	str	r0, [r7, #4]
	t->start = clock_time();
    b078:	f7f6 f890 	bl	119c <clock_time>
    b07c:	4602      	mov	r2, r0
    b07e:	687b      	ldr	r3, [r7, #4]
    b080:	601a      	str	r2, [r3, #0]
}
    b082:	f107 0708 	add.w	r7, r7, #8
    b086:	46bd      	mov	sp, r7
    b088:	bd80      	pop	{r7, pc}
    b08a:	bf00      	nop

0000b08c <timer_expired>:
 *
 * \return Non-zero if the timer has expired, zero otherwise.
 *
 */
int timer_expired( struct timer *t )
{
    b08c:	b580      	push	{r7, lr}
    b08e:	b082      	sub	sp, #8
    b090:	af00      	add	r7, sp, #0
    b092:	6078      	str	r0, [r7, #4]
	return( clock_time_t ) ( clock_time() - t->start ) >= ( clock_time_t ) t->interval;
    b094:	f7f6 f882 	bl	119c <clock_time>
    b098:	4602      	mov	r2, r0
    b09a:	687b      	ldr	r3, [r7, #4]
    b09c:	681b      	ldr	r3, [r3, #0]
    b09e:	ebc3 0202 	rsb	r2, r3, r2
    b0a2:	687b      	ldr	r3, [r7, #4]
    b0a4:	685b      	ldr	r3, [r3, #4]
    b0a6:	429a      	cmp	r2, r3
    b0a8:	bf34      	ite	cc
    b0aa:	2300      	movcc	r3, #0
    b0ac:	2301      	movcs	r3, #1
}
    b0ae:	4618      	mov	r0, r3
    b0b0:	f107 0708 	add.w	r7, r7, #8
    b0b4:	46bd      	mov	sp, r7
    b0b6:	bd80      	pop	{r7, pc}

0000b0b8 <timer_remaining>:
 *
 * \return The time until the timer expires
 *
 */
clock_time_t timer_remaining( struct timer *t )
{
    b0b8:	b590      	push	{r4, r7, lr}
    b0ba:	b083      	sub	sp, #12
    b0bc:	af00      	add	r7, sp, #0
    b0be:	6078      	str	r0, [r7, #4]
	return t->start + t->interval - clock_time();
    b0c0:	687b      	ldr	r3, [r7, #4]
    b0c2:	681a      	ldr	r2, [r3, #0]
    b0c4:	687b      	ldr	r3, [r7, #4]
    b0c6:	685b      	ldr	r3, [r3, #4]
    b0c8:	eb02 0403 	add.w	r4, r2, r3
    b0cc:	f7f6 f866 	bl	119c <clock_time>
    b0d0:	4603      	mov	r3, r0
    b0d2:	ebc3 0304 	rsb	r3, r3, r4
}
    b0d6:	4618      	mov	r0, r3
    b0d8:	f107 070c 	add.w	r7, r7, #12
    b0dc:	46bd      	mov	sp, r7
    b0de:	bd90      	pop	{r4, r7, pc}

0000b0e0 <uip_setipid>:

/* Ths ipid variable is an increasing number that is used for the IP ID	field. */
static u16_t ipid;

void uip_setipid( u16_t id )
{
    b0e0:	b480      	push	{r7}
    b0e2:	b083      	sub	sp, #12
    b0e4:	af00      	add	r7, sp, #0
    b0e6:	4603      	mov	r3, r0
    b0e8:	80fb      	strh	r3, [r7, #6]
	ipid = id;
    b0ea:	f642 334c 	movw	r3, #11084	; 0x2b4c
    b0ee:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b0f2:	88fa      	ldrh	r2, [r7, #6]
    b0f4:	801a      	strh	r2, [r3, #0]
}
    b0f6:	f107 070c 	add.w	r7, r7, #12
    b0fa:	46bd      	mov	sp, r7
    b0fc:	bc80      	pop	{r7}
    b0fe:	4770      	bx	lr

0000b100 <uip_add32>:
	#define UIP_LOG( m )
#endif /* UIP_LOGGING == 1 */

#if !UIP_ARCH_ADD32
	void uip_add32( u8_t *op32, u16_t op16 )
	{
    b100:	b480      	push	{r7}
    b102:	b083      	sub	sp, #12
    b104:	af00      	add	r7, sp, #0
    b106:	6078      	str	r0, [r7, #4]
    b108:	460b      	mov	r3, r1
    b10a:	807b      	strh	r3, [r7, #2]
		uip_acc32[3] = op32[3] + ( op16 & 0xff );
    b10c:	687b      	ldr	r3, [r7, #4]
    b10e:	f103 0303 	add.w	r3, r3, #3
    b112:	781a      	ldrb	r2, [r3, #0]
    b114:	887b      	ldrh	r3, [r7, #2]
    b116:	b2db      	uxtb	r3, r3
    b118:	4413      	add	r3, r2
    b11a:	b2da      	uxtb	r2, r3
    b11c:	f24a 73b4 	movw	r3, #42932	; 0xa7b4
    b120:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b124:	70da      	strb	r2, [r3, #3]
		uip_acc32[2] = op32[2] + ( op16 >> 8 );
    b126:	687b      	ldr	r3, [r7, #4]
    b128:	f103 0302 	add.w	r3, r3, #2
    b12c:	781a      	ldrb	r2, [r3, #0]
    b12e:	887b      	ldrh	r3, [r7, #2]
    b130:	ea4f 2313 	mov.w	r3, r3, lsr #8
    b134:	b29b      	uxth	r3, r3
    b136:	b2db      	uxtb	r3, r3
    b138:	4413      	add	r3, r2
    b13a:	b2da      	uxtb	r2, r3
    b13c:	f24a 73b4 	movw	r3, #42932	; 0xa7b4
    b140:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b144:	709a      	strb	r2, [r3, #2]
		uip_acc32[1] = op32[1];
    b146:	687b      	ldr	r3, [r7, #4]
    b148:	f103 0301 	add.w	r3, r3, #1
    b14c:	781a      	ldrb	r2, [r3, #0]
    b14e:	f24a 73b4 	movw	r3, #42932	; 0xa7b4
    b152:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b156:	705a      	strb	r2, [r3, #1]
		uip_acc32[0] = op32[0];
    b158:	687b      	ldr	r3, [r7, #4]
    b15a:	781a      	ldrb	r2, [r3, #0]
    b15c:	f24a 73b4 	movw	r3, #42932	; 0xa7b4
    b160:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b164:	701a      	strb	r2, [r3, #0]

		if( uip_acc32[2] < (op16 >> 8) )
    b166:	f24a 73b4 	movw	r3, #42932	; 0xa7b4
    b16a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b16e:	789b      	ldrb	r3, [r3, #2]
    b170:	461a      	mov	r2, r3
    b172:	887b      	ldrh	r3, [r7, #2]
    b174:	ea4f 2313 	mov.w	r3, r3, lsr #8
    b178:	b29b      	uxth	r3, r3
    b17a:	429a      	cmp	r2, r3
    b17c:	d220      	bcs.n	b1c0 <uip_add32+0xc0>
		{
			++uip_acc32[1];
    b17e:	f24a 73b4 	movw	r3, #42932	; 0xa7b4
    b182:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b186:	785b      	ldrb	r3, [r3, #1]
    b188:	f103 0301 	add.w	r3, r3, #1
    b18c:	b2da      	uxtb	r2, r3
    b18e:	f24a 73b4 	movw	r3, #42932	; 0xa7b4
    b192:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b196:	705a      	strb	r2, [r3, #1]
			if( uip_acc32[1] == 0 )
    b198:	f24a 73b4 	movw	r3, #42932	; 0xa7b4
    b19c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b1a0:	785b      	ldrb	r3, [r3, #1]
    b1a2:	2b00      	cmp	r3, #0
    b1a4:	d10c      	bne.n	b1c0 <uip_add32+0xc0>
			{
				++uip_acc32[0];
    b1a6:	f24a 73b4 	movw	r3, #42932	; 0xa7b4
    b1aa:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b1ae:	781b      	ldrb	r3, [r3, #0]
    b1b0:	f103 0301 	add.w	r3, r3, #1
    b1b4:	b2da      	uxtb	r2, r3
    b1b6:	f24a 73b4 	movw	r3, #42932	; 0xa7b4
    b1ba:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b1be:	701a      	strb	r2, [r3, #0]
			}
		}

		if( uip_acc32[3] < (op16 & 0xff) )
    b1c0:	f24a 73b4 	movw	r3, #42932	; 0xa7b4
    b1c4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b1c8:	78db      	ldrb	r3, [r3, #3]
    b1ca:	461a      	mov	r2, r3
    b1cc:	887b      	ldrh	r3, [r7, #2]
    b1ce:	f003 03ff 	and.w	r3, r3, #255	; 0xff
    b1d2:	429a      	cmp	r2, r3
    b1d4:	da34      	bge.n	b240 <uip_add32+0x140>
		{
			++uip_acc32[2];
    b1d6:	f24a 73b4 	movw	r3, #42932	; 0xa7b4
    b1da:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b1de:	789b      	ldrb	r3, [r3, #2]
    b1e0:	f103 0301 	add.w	r3, r3, #1
    b1e4:	b2da      	uxtb	r2, r3
    b1e6:	f24a 73b4 	movw	r3, #42932	; 0xa7b4
    b1ea:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b1ee:	709a      	strb	r2, [r3, #2]
			if( uip_acc32[2] == 0 )
    b1f0:	f24a 73b4 	movw	r3, #42932	; 0xa7b4
    b1f4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b1f8:	789b      	ldrb	r3, [r3, #2]
    b1fa:	2b00      	cmp	r3, #0
    b1fc:	d120      	bne.n	b240 <uip_add32+0x140>
			{
				++uip_acc32[1];
    b1fe:	f24a 73b4 	movw	r3, #42932	; 0xa7b4
    b202:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b206:	785b      	ldrb	r3, [r3, #1]
    b208:	f103 0301 	add.w	r3, r3, #1
    b20c:	b2da      	uxtb	r2, r3
    b20e:	f24a 73b4 	movw	r3, #42932	; 0xa7b4
    b212:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b216:	705a      	strb	r2, [r3, #1]
				if( uip_acc32[1] == 0 )
    b218:	f24a 73b4 	movw	r3, #42932	; 0xa7b4
    b21c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b220:	785b      	ldrb	r3, [r3, #1]
    b222:	2b00      	cmp	r3, #0
    b224:	d10c      	bne.n	b240 <uip_add32+0x140>
				{
					++uip_acc32[0];
    b226:	f24a 73b4 	movw	r3, #42932	; 0xa7b4
    b22a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b22e:	781b      	ldrb	r3, [r3, #0]
    b230:	f103 0301 	add.w	r3, r3, #1
    b234:	b2da      	uxtb	r2, r3
    b236:	f24a 73b4 	movw	r3, #42932	; 0xa7b4
    b23a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b23e:	701a      	strb	r2, [r3, #0]
				}
			}
		}
	}
    b240:	f107 070c 	add.w	r7, r7, #12
    b244:	46bd      	mov	sp, r7
    b246:	bc80      	pop	{r7}
    b248:	4770      	bx	lr
    b24a:	bf00      	nop

0000b24c <chksum>:
#endif /* UIP_ARCH_ADD32 */

#if !UIP_ARCH_CHKSUM

	static u16_t chksum( u16_t sum, const u8_t *data, u16_t len )
	{
    b24c:	b480      	push	{r7}
    b24e:	b089      	sub	sp, #36	; 0x24
    b250:	af00      	add	r7, sp, #0
    b252:	60b9      	str	r1, [r7, #8]
    b254:	4613      	mov	r3, r2
    b256:	4602      	mov	r2, r0
    b258:	81fa      	strh	r2, [r7, #14]
    b25a:	80fb      	strh	r3, [r7, #6]
		u16_t		t;
		const u8_t	*dataptr;
		const u8_t	*last_byte;

		dataptr = data;
    b25c:	68bb      	ldr	r3, [r7, #8]
    b25e:	61bb      	str	r3, [r7, #24]
		last_byte = data + len - 1;
    b260:	88fb      	ldrh	r3, [r7, #6]
    b262:	f103 33ff 	add.w	r3, r3, #4294967295
    b266:	68ba      	ldr	r2, [r7, #8]
    b268:	4413      	add	r3, r2
    b26a:	61fb      	str	r3, [r7, #28]

		while( dataptr < last_byte )
    b26c:	e01a      	b.n	b2a4 <chksum+0x58>
		{
			/* At least two more bytes */
			t = ( dataptr[ 0 ] << 8 ) + dataptr[ 1 ];
    b26e:	69bb      	ldr	r3, [r7, #24]
    b270:	781b      	ldrb	r3, [r3, #0]
    b272:	ea4f 2303 	mov.w	r3, r3, lsl #8
    b276:	b29a      	uxth	r2, r3
    b278:	69bb      	ldr	r3, [r7, #24]
    b27a:	f103 0301 	add.w	r3, r3, #1
    b27e:	781b      	ldrb	r3, [r3, #0]
    b280:	4413      	add	r3, r2
    b282:	82fb      	strh	r3, [r7, #22]
			sum += t;
    b284:	89fa      	ldrh	r2, [r7, #14]
    b286:	8afb      	ldrh	r3, [r7, #22]
    b288:	4413      	add	r3, r2
    b28a:	81fb      	strh	r3, [r7, #14]
			if( sum < t )
    b28c:	89fa      	ldrh	r2, [r7, #14]
    b28e:	8afb      	ldrh	r3, [r7, #22]
    b290:	429a      	cmp	r2, r3
    b292:	d203      	bcs.n	b29c <chksum+0x50>
			{
				sum++;	/* carry */
    b294:	89fb      	ldrh	r3, [r7, #14]
    b296:	f103 0301 	add.w	r3, r3, #1
    b29a:	81fb      	strh	r3, [r7, #14]
			}

			dataptr += 2;
    b29c:	69bb      	ldr	r3, [r7, #24]
    b29e:	f103 0302 	add.w	r3, r3, #2
    b2a2:	61bb      	str	r3, [r7, #24]
		const u8_t	*last_byte;

		dataptr = data;
		last_byte = data + len - 1;

		while( dataptr < last_byte )
    b2a4:	69ba      	ldr	r2, [r7, #24]
    b2a6:	69fb      	ldr	r3, [r7, #28]
    b2a8:	429a      	cmp	r2, r3
    b2aa:	d3e0      	bcc.n	b26e <chksum+0x22>
			}

			dataptr += 2;
		}

		if( dataptr == last_byte )
    b2ac:	69ba      	ldr	r2, [r7, #24]
    b2ae:	69fb      	ldr	r3, [r7, #28]
    b2b0:	429a      	cmp	r2, r3
    b2b2:	d110      	bne.n	b2d6 <chksum+0x8a>
		{
			t = ( dataptr[ 0 ] << 8 ) + 0;
    b2b4:	69bb      	ldr	r3, [r7, #24]
    b2b6:	781b      	ldrb	r3, [r3, #0]
    b2b8:	ea4f 2303 	mov.w	r3, r3, lsl #8
    b2bc:	82fb      	strh	r3, [r7, #22]
			sum += t;
    b2be:	89fa      	ldrh	r2, [r7, #14]
    b2c0:	8afb      	ldrh	r3, [r7, #22]
    b2c2:	4413      	add	r3, r2
    b2c4:	81fb      	strh	r3, [r7, #14]
			if( sum < t )
    b2c6:	89fa      	ldrh	r2, [r7, #14]
    b2c8:	8afb      	ldrh	r3, [r7, #22]
    b2ca:	429a      	cmp	r2, r3
    b2cc:	d203      	bcs.n	b2d6 <chksum+0x8a>
			{
				sum++;	/* carry */
    b2ce:	89fb      	ldrh	r3, [r7, #14]
    b2d0:	f103 0301 	add.w	r3, r3, #1
    b2d4:	81fb      	strh	r3, [r7, #14]
			}
		}

		/* Return sum in host byte order. */
		return sum;
    b2d6:	89fb      	ldrh	r3, [r7, #14]
	}
    b2d8:	4618      	mov	r0, r3
    b2da:	f107 0724 	add.w	r7, r7, #36	; 0x24
    b2de:	46bd      	mov	sp, r7
    b2e0:	bc80      	pop	{r7}
    b2e2:	4770      	bx	lr

0000b2e4 <uip_chksum>:
	/*---------------------------------------------------------------------------*/

	u16_t uip_chksum( u16_t *data, u16_t len )
	{
    b2e4:	b580      	push	{r7, lr}
    b2e6:	b082      	sub	sp, #8
    b2e8:	af00      	add	r7, sp, #0
    b2ea:	6078      	str	r0, [r7, #4]
    b2ec:	460b      	mov	r3, r1
    b2ee:	807b      	strh	r3, [r7, #2]
		return htons( chksum( 0, ( u8_t * ) data, len ) );
    b2f0:	687a      	ldr	r2, [r7, #4]
    b2f2:	887b      	ldrh	r3, [r7, #2]
    b2f4:	f04f 0000 	mov.w	r0, #0
    b2f8:	4611      	mov	r1, r2
    b2fa:	461a      	mov	r2, r3
    b2fc:	f7ff ffa6 	bl	b24c <chksum>
    b300:	4603      	mov	r3, r0
    b302:	4618      	mov	r0, r3
    b304:	f002 fb88 	bl	da18 <htons>
    b308:	4603      	mov	r3, r0
	}
    b30a:	4618      	mov	r0, r3
    b30c:	f107 0708 	add.w	r7, r7, #8
    b310:	46bd      	mov	sp, r7
    b312:	bd80      	pop	{r7, pc}

0000b314 <uip_ipchksum>:
	/*---------------------------------------------------------------------------*/

	#ifndef UIP_ARCH_IPCHKSUM
		u16_t uip_ipchksum( void )
		{
    b314:	b580      	push	{r7, lr}
    b316:	b082      	sub	sp, #8
    b318:	af00      	add	r7, sp, #0
			u16_t	sum;

			sum = chksum( 0, &uip_buf[UIP_LLH_LEN], UIP_IPH_LEN );
    b31a:	f240 236c 	movw	r3, #620	; 0x26c
    b31e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b322:	681b      	ldr	r3, [r3, #0]
    b324:	f103 030e 	add.w	r3, r3, #14
    b328:	f04f 0000 	mov.w	r0, #0
    b32c:	4619      	mov	r1, r3
    b32e:	f04f 0214 	mov.w	r2, #20
    b332:	f7ff ff8b 	bl	b24c <chksum>
    b336:	4603      	mov	r3, r0
    b338:	80fb      	strh	r3, [r7, #6]

			//DEBUG_PRINTF( "uip_ipchksum: sum 0x%04x\n", sum );
			return( sum == 0 ) ? 0xffff : htons( sum );
    b33a:	88fb      	ldrh	r3, [r7, #6]
    b33c:	2b00      	cmp	r3, #0
    b33e:	d005      	beq.n	b34c <uip_ipchksum+0x38>
    b340:	88fb      	ldrh	r3, [r7, #6]
    b342:	4618      	mov	r0, r3
    b344:	f002 fb68 	bl	da18 <htons>
    b348:	4603      	mov	r3, r0
    b34a:	e001      	b.n	b350 <uip_ipchksum+0x3c>
    b34c:	f64f 73ff 	movw	r3, #65535	; 0xffff
		}
    b350:	4618      	mov	r0, r3
    b352:	f107 0708 	add.w	r7, r7, #8
    b356:	46bd      	mov	sp, r7
    b358:	bd80      	pop	{r7, pc}
    b35a:	bf00      	nop

0000b35c <upper_layer_chksum>:
	#endif
	/*---------------------------------------------------------------------------*/

	static u16_t upper_layer_chksum( u8_t proto )
	{
    b35c:	b580      	push	{r7, lr}
    b35e:	b084      	sub	sp, #16
    b360:	af00      	add	r7, sp, #0
    b362:	4603      	mov	r3, r0
    b364:	71fb      	strb	r3, [r7, #7]
		u16_t	sum;

		#if UIP_CONF_IPV6
			upper_layer_len = ( ((u16_t) (BUF->len[ 0 ]) << 8) + BUF->len[ 1 ] );
		#else /* UIP_CONF_IPV6 */
			upper_layer_len = ( ((u16_t) (BUF->len[ 0 ]) << 8) + BUF->len[ 1 ] ) - UIP_IPH_LEN;
    b366:	f240 236c 	movw	r3, #620	; 0x26c
    b36a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b36e:	681b      	ldr	r3, [r3, #0]
    b370:	f103 030e 	add.w	r3, r3, #14
    b374:	789b      	ldrb	r3, [r3, #2]
    b376:	ea4f 2303 	mov.w	r3, r3, lsl #8
    b37a:	b29a      	uxth	r2, r3
    b37c:	f240 236c 	movw	r3, #620	; 0x26c
    b380:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b384:	681b      	ldr	r3, [r3, #0]
    b386:	f103 030e 	add.w	r3, r3, #14
    b38a:	78db      	ldrb	r3, [r3, #3]
    b38c:	4413      	add	r3, r2
    b38e:	b29b      	uxth	r3, r3
    b390:	f1a3 0314 	sub.w	r3, r3, #20
    b394:	81bb      	strh	r3, [r7, #12]
		#endif /* UIP_CONF_IPV6 */

		/* First sum pseudoheader. */

		/* IP protocol and length fields. This addition cannot carry. */
		sum = upper_layer_len + proto;
    b396:	79fa      	ldrb	r2, [r7, #7]
    b398:	89bb      	ldrh	r3, [r7, #12]
    b39a:	4413      	add	r3, r2
    b39c:	81fb      	strh	r3, [r7, #14]

		/* Sum IP source and destination addresses. */
		sum = chksum( sum, ( u8_t * ) &BUF->srcipaddr, 2 * sizeof(uip_ipaddr_t) );
    b39e:	f240 236c 	movw	r3, #620	; 0x26c
    b3a2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b3a6:	681b      	ldr	r3, [r3, #0]
    b3a8:	f103 030e 	add.w	r3, r3, #14
    b3ac:	f103 030c 	add.w	r3, r3, #12
    b3b0:	89fa      	ldrh	r2, [r7, #14]
    b3b2:	4610      	mov	r0, r2
    b3b4:	4619      	mov	r1, r3
    b3b6:	f04f 0208 	mov.w	r2, #8
    b3ba:	f7ff ff47 	bl	b24c <chksum>
    b3be:	4603      	mov	r3, r0
    b3c0:	81fb      	strh	r3, [r7, #14]

		/* Sum TCP header and data. */
		sum = chksum( sum, &uip_buf[UIP_IPH_LEN + UIP_LLH_LEN], upper_layer_len );
    b3c2:	f240 236c 	movw	r3, #620	; 0x26c
    b3c6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b3ca:	681b      	ldr	r3, [r3, #0]
    b3cc:	f103 0222 	add.w	r2, r3, #34	; 0x22
    b3d0:	89f9      	ldrh	r1, [r7, #14]
    b3d2:	89bb      	ldrh	r3, [r7, #12]
    b3d4:	4608      	mov	r0, r1
    b3d6:	4611      	mov	r1, r2
    b3d8:	461a      	mov	r2, r3
    b3da:	f7ff ff37 	bl	b24c <chksum>
    b3de:	4603      	mov	r3, r0
    b3e0:	81fb      	strh	r3, [r7, #14]

		return( sum == 0 ) ? 0xffff : htons( sum );
    b3e2:	89fb      	ldrh	r3, [r7, #14]
    b3e4:	2b00      	cmp	r3, #0
    b3e6:	d005      	beq.n	b3f4 <upper_layer_chksum+0x98>
    b3e8:	89fb      	ldrh	r3, [r7, #14]
    b3ea:	4618      	mov	r0, r3
    b3ec:	f002 fb14 	bl	da18 <htons>
    b3f0:	4603      	mov	r3, r0
    b3f2:	e001      	b.n	b3f8 <upper_layer_chksum+0x9c>
    b3f4:	f64f 73ff 	movw	r3, #65535	; 0xffff
	}
    b3f8:	4618      	mov	r0, r3
    b3fa:	f107 0710 	add.w	r7, r7, #16
    b3fe:	46bd      	mov	sp, r7
    b400:	bd80      	pop	{r7, pc}
    b402:	bf00      	nop

0000b404 <uip_tcpchksum>:
		}
	#endif /* UIP_CONF_IPV6 */
	/*---------------------------------------------------------------------------*/

	u16_t uip_tcpchksum( void )
	{
    b404:	b580      	push	{r7, lr}
    b406:	af00      	add	r7, sp, #0
		return upper_layer_chksum( UIP_PROTO_TCP );
    b408:	f04f 0006 	mov.w	r0, #6
    b40c:	f7ff ffa6 	bl	b35c <upper_layer_chksum>
    b410:	4603      	mov	r3, r0
	}
    b412:	4618      	mov	r0, r3
    b414:	bd80      	pop	{r7, pc}
    b416:	bf00      	nop

0000b418 <uip_udpchksum>:
	/*---------------------------------------------------------------------------*/

	#if UIP_UDP_CHECKSUMS
		u16_t uip_udpchksum( void )
		{
    b418:	b580      	push	{r7, lr}
    b41a:	af00      	add	r7, sp, #0
			return upper_layer_chksum( UIP_PROTO_UDP );
    b41c:	f04f 0011 	mov.w	r0, #17
    b420:	f7ff ff9c 	bl	b35c <upper_layer_chksum>
    b424:	4603      	mov	r3, r0
		}
    b426:	4618      	mov	r0, r3
    b428:	bd80      	pop	{r7, pc}
    b42a:	bf00      	nop

0000b42c <uip_init>:

#endif /* UIP_ARCH_CHKSUM */
/*---------------------------------------------------------------------------*/

void uip_init( void )
{
    b42c:	b480      	push	{r7}
    b42e:	af00      	add	r7, sp, #0
	for( c = 0; c < UIP_LISTENPORTS; ++c )
    b430:	f642 3356 	movw	r3, #11094	; 0x2b56
    b434:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b438:	f04f 0200 	mov.w	r2, #0
    b43c:	701a      	strb	r2, [r3, #0]
    b43e:	e01a      	b.n	b476 <uip_init+0x4a>
	{
		uip_listenports[ c ] = 0;
    b440:	f642 3356 	movw	r3, #11094	; 0x2b56
    b444:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b448:	781b      	ldrb	r3, [r3, #0]
    b44a:	461a      	mov	r2, r3
    b44c:	f24c 73a4 	movw	r3, #51108	; 0xc7a4
    b450:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b454:	f04f 0100 	mov.w	r1, #0
    b458:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
#endif /* UIP_ARCH_CHKSUM */
/*---------------------------------------------------------------------------*/

void uip_init( void )
{
	for( c = 0; c < UIP_LISTENPORTS; ++c )
    b45c:	f642 3356 	movw	r3, #11094	; 0x2b56
    b460:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b464:	781b      	ldrb	r3, [r3, #0]
    b466:	f103 0301 	add.w	r3, r3, #1
    b46a:	b2da      	uxtb	r2, r3
    b46c:	f642 3356 	movw	r3, #11094	; 0x2b56
    b470:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b474:	701a      	strb	r2, [r3, #0]
    b476:	f642 3356 	movw	r3, #11094	; 0x2b56
    b47a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b47e:	781b      	ldrb	r3, [r3, #0]
    b480:	2b27      	cmp	r3, #39	; 0x27
    b482:	d9dd      	bls.n	b440 <uip_init+0x14>
	{
		uip_listenports[ c ] = 0;
	}

	for( c = 0; c < UIP_CONNS; ++c )
    b484:	f642 3356 	movw	r3, #11094	; 0x2b56
    b488:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b48c:	f04f 0200 	mov.w	r2, #0
    b490:	701a      	strb	r2, [r3, #0]
    b492:	e020      	b.n	b4d6 <uip_init+0xaa>
	{
		uip_conns[ c ].tcpstateflags = UIP_CLOSED;
    b494:	f642 3356 	movw	r3, #11094	; 0x2b56
    b498:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b49c:	781b      	ldrb	r3, [r3, #0]
    b49e:	461a      	mov	r2, r3
    b4a0:	f24a 73c4 	movw	r3, #42948	; 0xa7c4
    b4a4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b4a8:	f04f 01cc 	mov.w	r1, #204	; 0xcc
    b4ac:	fb01 f202 	mul.w	r2, r1, r2
    b4b0:	4413      	add	r3, r2
    b4b2:	f103 0318 	add.w	r3, r3, #24
    b4b6:	f04f 0200 	mov.w	r2, #0
    b4ba:	705a      	strb	r2, [r3, #1]
	for( c = 0; c < UIP_LISTENPORTS; ++c )
	{
		uip_listenports[ c ] = 0;
	}

	for( c = 0; c < UIP_CONNS; ++c )
    b4bc:	f642 3356 	movw	r3, #11094	; 0x2b56
    b4c0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b4c4:	781b      	ldrb	r3, [r3, #0]
    b4c6:	f103 0301 	add.w	r3, r3, #1
    b4ca:	b2da      	uxtb	r2, r3
    b4cc:	f642 3356 	movw	r3, #11094	; 0x2b56
    b4d0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b4d4:	701a      	strb	r2, [r3, #0]
    b4d6:	f642 3356 	movw	r3, #11094	; 0x2b56
    b4da:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b4de:	781b      	ldrb	r3, [r3, #0]
    b4e0:	2b27      	cmp	r3, #39	; 0x27
    b4e2:	d9d7      	bls.n	b494 <uip_init+0x68>
	{
		uip_conns[ c ].tcpstateflags = UIP_CLOSED;
	}

	#if UIP_ACTIVE_OPEN
		lastport = 1024;
    b4e4:	f642 3354 	movw	r3, #11092	; 0x2b54
    b4e8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b4ec:	f44f 6280 	mov.w	r2, #1024	; 0x400
    b4f0:	801a      	strh	r2, [r3, #0]

	/* IPv4 initialization. */
	#if UIP_FIXEDADDR == 0
		/*  uip_hostaddr[ 0 ] = uip_hostaddr[ 1 ] = 0;*/
	#endif /* UIP_FIXEDADDR */
}
    b4f2:	46bd      	mov	sp, r7
    b4f4:	bc80      	pop	{r7}
    b4f6:	4770      	bx	lr

0000b4f8 <uip_connect>:
/*---------------------------------------------------------------------------*/

#if UIP_ACTIVE_OPEN
	struct uip_conn *uip_connect( uip_ipaddr_t *ripaddr, u16_t rport )
	{
    b4f8:	b5b0      	push	{r4, r5, r7, lr}
    b4fa:	b082      	sub	sp, #8
    b4fc:	af00      	add	r7, sp, #0
    b4fe:	6078      	str	r0, [r7, #4]
    b500:	460b      	mov	r3, r1
    b502:	807b      	strh	r3, [r7, #2]
    b504:	e000      	b.n	b508 <uip_connect+0x10>
		for( c = 0; c < UIP_CONNS; ++c )
		{
			conn = &uip_conns[ c ];
			if( conn->tcpstateflags != UIP_CLOSED && conn->lport == htons(lastport) )
			{
				goto again;
    b506:	bf00      	nop
	{
		register struct uip_conn	*conn, *cconn;

		/* Find an unused local port. */
	again:
		++lastport;
    b508:	f642 3354 	movw	r3, #11092	; 0x2b54
    b50c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b510:	881b      	ldrh	r3, [r3, #0]
    b512:	f103 0301 	add.w	r3, r3, #1
    b516:	b29a      	uxth	r2, r3
    b518:	f642 3354 	movw	r3, #11092	; 0x2b54
    b51c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b520:	801a      	strh	r2, [r3, #0]

		if( lastport >= 32000 )
    b522:	f642 3354 	movw	r3, #11092	; 0x2b54
    b526:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b52a:	881a      	ldrh	r2, [r3, #0]
    b52c:	f647 43ff 	movw	r3, #31999	; 0x7cff
    b530:	429a      	cmp	r2, r3
    b532:	d906      	bls.n	b542 <uip_connect+0x4a>
		{
			lastport = 4096;
    b534:	f642 3354 	movw	r3, #11092	; 0x2b54
    b538:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b53c:	f44f 5280 	mov.w	r2, #4096	; 0x1000
    b540:	801a      	strh	r2, [r3, #0]
		}

		/* Check if this port is already in use, and if so try to find
		 another one. */
		for( c = 0; c < UIP_CONNS; ++c )
    b542:	f642 3356 	movw	r3, #11094	; 0x2b56
    b546:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b54a:	f04f 0200 	mov.w	r2, #0
    b54e:	701a      	strb	r2, [r3, #0]
    b550:	e02a      	b.n	b5a8 <uip_connect+0xb0>
		{
			conn = &uip_conns[ c ];
    b552:	f642 3356 	movw	r3, #11094	; 0x2b56
    b556:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b55a:	781b      	ldrb	r3, [r3, #0]
    b55c:	f04f 02cc 	mov.w	r2, #204	; 0xcc
    b560:	fb02 f203 	mul.w	r2, r2, r3
    b564:	f24a 73c4 	movw	r3, #42948	; 0xa7c4
    b568:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b56c:	eb02 0403 	add.w	r4, r2, r3
			if( conn->tcpstateflags != UIP_CLOSED && conn->lport == htons(lastport) )
    b570:	7e63      	ldrb	r3, [r4, #25]
    b572:	2b00      	cmp	r3, #0
    b574:	d00b      	beq.n	b58e <uip_connect+0x96>
    b576:	88a4      	ldrh	r4, [r4, #4]
    b578:	f642 3354 	movw	r3, #11092	; 0x2b54
    b57c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b580:	881b      	ldrh	r3, [r3, #0]
    b582:	4618      	mov	r0, r3
    b584:	f002 fa48 	bl	da18 <htons>
    b588:	4603      	mov	r3, r0
    b58a:	429c      	cmp	r4, r3
    b58c:	d0bb      	beq.n	b506 <uip_connect+0xe>
			lastport = 4096;
		}

		/* Check if this port is already in use, and if so try to find
		 another one. */
		for( c = 0; c < UIP_CONNS; ++c )
    b58e:	f642 3356 	movw	r3, #11094	; 0x2b56
    b592:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b596:	781b      	ldrb	r3, [r3, #0]
    b598:	f103 0301 	add.w	r3, r3, #1
    b59c:	b2da      	uxtb	r2, r3
    b59e:	f642 3356 	movw	r3, #11094	; 0x2b56
    b5a2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b5a6:	701a      	strb	r2, [r3, #0]
    b5a8:	f642 3356 	movw	r3, #11094	; 0x2b56
    b5ac:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b5b0:	781b      	ldrb	r3, [r3, #0]
    b5b2:	2b27      	cmp	r3, #39	; 0x27
    b5b4:	d9cd      	bls.n	b552 <uip_connect+0x5a>
			{
				goto again;
			}
		}

		conn = 0;
    b5b6:	f04f 0400 	mov.w	r4, #0
		for( c = 0; c < UIP_CONNS; ++c )
    b5ba:	f642 3356 	movw	r3, #11094	; 0x2b56
    b5be:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b5c2:	f04f 0200 	mov.w	r2, #0
    b5c6:	701a      	strb	r2, [r3, #0]
    b5c8:	e02a      	b.n	b620 <uip_connect+0x128>
		{
			cconn = &uip_conns[ c ];
    b5ca:	f642 3356 	movw	r3, #11094	; 0x2b56
    b5ce:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b5d2:	781b      	ldrb	r3, [r3, #0]
    b5d4:	f04f 02cc 	mov.w	r2, #204	; 0xcc
    b5d8:	fb02 f203 	mul.w	r2, r2, r3
    b5dc:	f24a 73c4 	movw	r3, #42948	; 0xa7c4
    b5e0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b5e4:	eb02 0503 	add.w	r5, r2, r3
			if( cconn->tcpstateflags == UIP_CLOSED )
    b5e8:	7e6b      	ldrb	r3, [r5, #25]
    b5ea:	2b00      	cmp	r3, #0
    b5ec:	d101      	bne.n	b5f2 <uip_connect+0xfa>
			{
				conn = cconn;
    b5ee:	462c      	mov	r4, r5
				break;
    b5f0:	e01d      	b.n	b62e <uip_connect+0x136>
			}

			if( cconn->tcpstateflags == UIP_TIME_WAIT )
    b5f2:	7e6b      	ldrb	r3, [r5, #25]
    b5f4:	2b07      	cmp	r3, #7
    b5f6:	d106      	bne.n	b606 <uip_connect+0x10e>
			{
				if( conn == 0 || cconn->timer > conn->timer )
    b5f8:	2c00      	cmp	r4, #0
    b5fa:	d003      	beq.n	b604 <uip_connect+0x10c>
    b5fc:	7eaa      	ldrb	r2, [r5, #26]
    b5fe:	7ea3      	ldrb	r3, [r4, #26]
    b600:	429a      	cmp	r2, r3
    b602:	d900      	bls.n	b606 <uip_connect+0x10e>
				{
					conn = cconn;
    b604:	462c      	mov	r4, r5
				goto again;
			}
		}

		conn = 0;
		for( c = 0; c < UIP_CONNS; ++c )
    b606:	f642 3356 	movw	r3, #11094	; 0x2b56
    b60a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b60e:	781b      	ldrb	r3, [r3, #0]
    b610:	f103 0301 	add.w	r3, r3, #1
    b614:	b2da      	uxtb	r2, r3
    b616:	f642 3356 	movw	r3, #11094	; 0x2b56
    b61a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b61e:	701a      	strb	r2, [r3, #0]
    b620:	f642 3356 	movw	r3, #11094	; 0x2b56
    b624:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b628:	781b      	ldrb	r3, [r3, #0]
    b62a:	2b27      	cmp	r3, #39	; 0x27
    b62c:	d9cd      	bls.n	b5ca <uip_connect+0xd2>
					conn = cconn;
				}
			}
		}

		if( conn == 0 )
    b62e:	2c00      	cmp	r4, #0
    b630:	d102      	bne.n	b638 <uip_connect+0x140>
		{
			return 0;
    b632:	f04f 0300 	mov.w	r3, #0
    b636:	e04a      	b.n	b6ce <uip_connect+0x1d6>
		}

		conn->tcpstateflags = UIP_SYN_SENT;
    b638:	f04f 0302 	mov.w	r3, #2
    b63c:	7663      	strb	r3, [r4, #25]

		conn->snd_nxt[ 0 ] = iss[ 0 ];
    b63e:	f642 3350 	movw	r3, #11088	; 0x2b50
    b642:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b646:	781b      	ldrb	r3, [r3, #0]
    b648:	7323      	strb	r3, [r4, #12]
		conn->snd_nxt[ 1 ] = iss[ 1 ];
    b64a:	f642 3350 	movw	r3, #11088	; 0x2b50
    b64e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b652:	785b      	ldrb	r3, [r3, #1]
    b654:	7363      	strb	r3, [r4, #13]
		conn->snd_nxt[ 2 ] = iss[ 2 ];
    b656:	f642 3350 	movw	r3, #11088	; 0x2b50
    b65a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b65e:	789b      	ldrb	r3, [r3, #2]
    b660:	73a3      	strb	r3, [r4, #14]
		conn->snd_nxt[ 3 ] = iss[ 3 ];
    b662:	f642 3350 	movw	r3, #11088	; 0x2b50
    b666:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b66a:	78db      	ldrb	r3, [r3, #3]
    b66c:	73e3      	strb	r3, [r4, #15]

		conn->initialmss = conn->mss = UIP_TCP_MSS;
    b66e:	f240 5392 	movw	r3, #1426	; 0x592
    b672:	8263      	strh	r3, [r4, #18]
    b674:	8a63      	ldrh	r3, [r4, #18]
    b676:	82a3      	strh	r3, [r4, #20]

		conn->len = 1;		/* TCP length of the SYN is one. */
    b678:	f04f 0301 	mov.w	r3, #1
    b67c:	8223      	strh	r3, [r4, #16]
		conn->nrtx = 0;
    b67e:	f04f 0300 	mov.w	r3, #0
    b682:	76e3      	strb	r3, [r4, #27]
		conn->timer = 1;	/* Send the SYN next time around. */
    b684:	f04f 0301 	mov.w	r3, #1
    b688:	76a3      	strb	r3, [r4, #26]
		conn->rto = UIP_RTO;
    b68a:	f04f 0303 	mov.w	r3, #3
    b68e:	7623      	strb	r3, [r4, #24]
		conn->sa = 0;
    b690:	f04f 0300 	mov.w	r3, #0
    b694:	75a3      	strb	r3, [r4, #22]
		conn->sv = 16;		/* Initial value of the RTT variance. */
    b696:	f04f 0310 	mov.w	r3, #16
    b69a:	75e3      	strb	r3, [r4, #23]
		conn->lport = htons( lastport );
    b69c:	f642 3354 	movw	r3, #11092	; 0x2b54
    b6a0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b6a4:	881b      	ldrh	r3, [r3, #0]
    b6a6:	4618      	mov	r0, r3
    b6a8:	f002 f9b6 	bl	da18 <htons>
    b6ac:	4603      	mov	r3, r0
    b6ae:	80a3      	strh	r3, [r4, #4]
		conn->rport = rport;
    b6b0:	887b      	ldrh	r3, [r7, #2]
    b6b2:	80e3      	strh	r3, [r4, #6]
		uip_ipaddr_copy( &conn->ripaddr, ripaddr );
    b6b4:	687b      	ldr	r3, [r7, #4]
    b6b6:	781b      	ldrb	r3, [r3, #0]
    b6b8:	7023      	strb	r3, [r4, #0]
    b6ba:	687b      	ldr	r3, [r7, #4]
    b6bc:	785b      	ldrb	r3, [r3, #1]
    b6be:	7063      	strb	r3, [r4, #1]
    b6c0:	687b      	ldr	r3, [r7, #4]
    b6c2:	789b      	ldrb	r3, [r3, #2]
    b6c4:	70a3      	strb	r3, [r4, #2]
    b6c6:	687b      	ldr	r3, [r7, #4]
    b6c8:	78db      	ldrb	r3, [r3, #3]
    b6ca:	70e3      	strb	r3, [r4, #3]

		return conn;
    b6cc:	4623      	mov	r3, r4
	}
    b6ce:	4618      	mov	r0, r3
    b6d0:	f107 0708 	add.w	r7, r7, #8
    b6d4:	46bd      	mov	sp, r7
    b6d6:	bdb0      	pop	{r4, r5, r7, pc}

0000b6d8 <uip_unlisten>:
	}
/*---------------------------------------------------------------------------*/
#endif /* UIP_UDP */

void uip_unlisten( u16_t port )
{
    b6d8:	b480      	push	{r7}
    b6da:	b083      	sub	sp, #12
    b6dc:	af00      	add	r7, sp, #0
    b6de:	4603      	mov	r3, r0
    b6e0:	80fb      	strh	r3, [r7, #6]
	for( c = 0; c < UIP_LISTENPORTS; ++c )
    b6e2:	f642 3356 	movw	r3, #11094	; 0x2b56
    b6e6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b6ea:	f04f 0200 	mov.w	r2, #0
    b6ee:	701a      	strb	r2, [r3, #0]
    b6f0:	e02a      	b.n	b748 <uip_unlisten+0x70>
	{
		if( uip_listenports[ c ] == port )
    b6f2:	f642 3356 	movw	r3, #11094	; 0x2b56
    b6f6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b6fa:	781b      	ldrb	r3, [r3, #0]
    b6fc:	461a      	mov	r2, r3
    b6fe:	f24c 73a4 	movw	r3, #51108	; 0xc7a4
    b702:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b706:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    b70a:	88fa      	ldrh	r2, [r7, #6]
    b70c:	429a      	cmp	r2, r3
    b70e:	d10e      	bne.n	b72e <uip_unlisten+0x56>
		{
			uip_listenports[ c ] = 0;
    b710:	f642 3356 	movw	r3, #11094	; 0x2b56
    b714:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b718:	781b      	ldrb	r3, [r3, #0]
    b71a:	461a      	mov	r2, r3
    b71c:	f24c 73a4 	movw	r3, #51108	; 0xc7a4
    b720:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b724:	f04f 0100 	mov.w	r1, #0
    b728:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
			return;
    b72c:	e013      	b.n	b756 <uip_unlisten+0x7e>
/*---------------------------------------------------------------------------*/
#endif /* UIP_UDP */

void uip_unlisten( u16_t port )
{
	for( c = 0; c < UIP_LISTENPORTS; ++c )
    b72e:	f642 3356 	movw	r3, #11094	; 0x2b56
    b732:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b736:	781b      	ldrb	r3, [r3, #0]
    b738:	f103 0301 	add.w	r3, r3, #1
    b73c:	b2da      	uxtb	r2, r3
    b73e:	f642 3356 	movw	r3, #11094	; 0x2b56
    b742:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b746:	701a      	strb	r2, [r3, #0]
    b748:	f642 3356 	movw	r3, #11094	; 0x2b56
    b74c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b750:	781b      	ldrb	r3, [r3, #0]
    b752:	2b27      	cmp	r3, #39	; 0x27
    b754:	d9cd      	bls.n	b6f2 <uip_unlisten+0x1a>
		{
			uip_listenports[ c ] = 0;
			return;
		}
	}
}
    b756:	f107 070c 	add.w	r7, r7, #12
    b75a:	46bd      	mov	sp, r7
    b75c:	bc80      	pop	{r7}
    b75e:	4770      	bx	lr

0000b760 <uip_listen>:
/*---------------------------------------------------------------------------*/

void uip_listen( u16_t port )
{
    b760:	b480      	push	{r7}
    b762:	b083      	sub	sp, #12
    b764:	af00      	add	r7, sp, #0
    b766:	4603      	mov	r3, r0
    b768:	80fb      	strh	r3, [r7, #6]
	for( c = 0; c < UIP_LISTENPORTS; ++c )
    b76a:	f642 3356 	movw	r3, #11094	; 0x2b56
    b76e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b772:	f04f 0200 	mov.w	r2, #0
    b776:	701a      	strb	r2, [r3, #0]
    b778:	e028      	b.n	b7cc <uip_listen+0x6c>
	{
		if( uip_listenports[ c ] == 0 )
    b77a:	f642 3356 	movw	r3, #11094	; 0x2b56
    b77e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b782:	781b      	ldrb	r3, [r3, #0]
    b784:	461a      	mov	r2, r3
    b786:	f24c 73a4 	movw	r3, #51108	; 0xc7a4
    b78a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b78e:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    b792:	2b00      	cmp	r3, #0
    b794:	d10d      	bne.n	b7b2 <uip_listen+0x52>
		{
			uip_listenports[ c ] = port;
    b796:	f642 3356 	movw	r3, #11094	; 0x2b56
    b79a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b79e:	781b      	ldrb	r3, [r3, #0]
    b7a0:	461a      	mov	r2, r3
    b7a2:	f24c 73a4 	movw	r3, #51108	; 0xc7a4
    b7a6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b7aa:	88f9      	ldrh	r1, [r7, #6]
    b7ac:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
			return;
    b7b0:	e013      	b.n	b7da <uip_listen+0x7a>
}
/*---------------------------------------------------------------------------*/

void uip_listen( u16_t port )
{
	for( c = 0; c < UIP_LISTENPORTS; ++c )
    b7b2:	f642 3356 	movw	r3, #11094	; 0x2b56
    b7b6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b7ba:	781b      	ldrb	r3, [r3, #0]
    b7bc:	f103 0301 	add.w	r3, r3, #1
    b7c0:	b2da      	uxtb	r2, r3
    b7c2:	f642 3356 	movw	r3, #11094	; 0x2b56
    b7c6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b7ca:	701a      	strb	r2, [r3, #0]
    b7cc:	f642 3356 	movw	r3, #11094	; 0x2b56
    b7d0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b7d4:	781b      	ldrb	r3, [r3, #0]
    b7d6:	2b27      	cmp	r3, #39	; 0x27
    b7d8:	d9cf      	bls.n	b77a <uip_listen+0x1a>
		{
			uip_listenports[ c ] = port;
			return;
		}
	}
}
    b7da:	f107 070c 	add.w	r7, r7, #12
    b7de:	46bd      	mov	sp, r7
    b7e0:	bc80      	pop	{r7}
    b7e2:	4770      	bx	lr

0000b7e4 <uip_add_rcv_nxt>:
/*---------------------------------------------------------------------------*/
#endif /* UIP_REASSEMBLY */


static void uip_add_rcv_nxt( u16_t n )
{
    b7e4:	b580      	push	{r7, lr}
    b7e6:	b082      	sub	sp, #8
    b7e8:	af00      	add	r7, sp, #0
    b7ea:	4603      	mov	r3, r0
    b7ec:	80fb      	strh	r3, [r7, #6]
	uip_add32( uip_conn->rcv_nxt, n );
    b7ee:	f24a 73c0 	movw	r3, #42944	; 0xa7c0
    b7f2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b7f6:	681b      	ldr	r3, [r3, #0]
    b7f8:	f103 0208 	add.w	r2, r3, #8
    b7fc:	88fb      	ldrh	r3, [r7, #6]
    b7fe:	4610      	mov	r0, r2
    b800:	4619      	mov	r1, r3
    b802:	f7ff fc7d 	bl	b100 <uip_add32>
	uip_conn->rcv_nxt[ 0 ] = uip_acc32[ 0 ];
    b806:	f24a 73c0 	movw	r3, #42944	; 0xa7c0
    b80a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b80e:	681a      	ldr	r2, [r3, #0]
    b810:	f24a 73b4 	movw	r3, #42932	; 0xa7b4
    b814:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b818:	781b      	ldrb	r3, [r3, #0]
    b81a:	7213      	strb	r3, [r2, #8]
	uip_conn->rcv_nxt[ 1 ] = uip_acc32[ 1 ];
    b81c:	f24a 73c0 	movw	r3, #42944	; 0xa7c0
    b820:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b824:	681a      	ldr	r2, [r3, #0]
    b826:	f24a 73b4 	movw	r3, #42932	; 0xa7b4
    b82a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b82e:	785b      	ldrb	r3, [r3, #1]
    b830:	7253      	strb	r3, [r2, #9]
	uip_conn->rcv_nxt[ 2 ] = uip_acc32[ 2 ];
    b832:	f24a 73c0 	movw	r3, #42944	; 0xa7c0
    b836:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b83a:	681a      	ldr	r2, [r3, #0]
    b83c:	f24a 73b4 	movw	r3, #42932	; 0xa7b4
    b840:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b844:	789b      	ldrb	r3, [r3, #2]
    b846:	7293      	strb	r3, [r2, #10]
	uip_conn->rcv_nxt[ 3 ] = uip_acc32[ 3 ];
    b848:	f24a 73c0 	movw	r3, #42944	; 0xa7c0
    b84c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b850:	681a      	ldr	r2, [r3, #0]
    b852:	f24a 73b4 	movw	r3, #42932	; 0xa7b4
    b856:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b85a:	78db      	ldrb	r3, [r3, #3]
    b85c:	72d3      	strb	r3, [r2, #11]
}
    b85e:	f107 0708 	add.w	r7, r7, #8
    b862:	46bd      	mov	sp, r7
    b864:	bd80      	pop	{r7, pc}
    b866:	bf00      	nop

0000b868 <uip_process>:
/*---------------------------------------------------------------------------*/

void uip_process( u8_t flag )
{
    b868:	b590      	push	{r4, r7, lr}
    b86a:	b085      	sub	sp, #20
    b86c:	af00      	add	r7, sp, #0
    b86e:	4603      	mov	r3, r0
    b870:	71fb      	strb	r3, [r7, #7]
	register struct uip_conn	*uip_connr = uip_conn;
    b872:	f24a 73c0 	movw	r3, #42944	; 0xa7c0
    b876:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b87a:	681c      	ldr	r4, [r3, #0]
		{
			goto udp_send;
		}
	#endif /* UIP_UDP */

	uip_sappdata = uip_appdata = &uip_buf[UIP_IPTCPH_LEN + UIP_LLH_LEN];
    b87c:	f240 236c 	movw	r3, #620	; 0x26c
    b880:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b884:	681b      	ldr	r3, [r3, #0]
    b886:	f103 0236 	add.w	r2, r3, #54	; 0x36
    b88a:	f24a 73bc 	movw	r3, #42940	; 0xa7bc
    b88e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b892:	601a      	str	r2, [r3, #0]
    b894:	f24a 73bc 	movw	r3, #42940	; 0xa7bc
    b898:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b89c:	681a      	ldr	r2, [r3, #0]
    b89e:	f24a 73b0 	movw	r3, #42928	; 0xa7b0
    b8a2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b8a6:	601a      	str	r2, [r3, #0]

	/* Check if we were invoked because of a poll request for a
	 particular connection. */
	if( flag == UIP_POLL_REQUEST )
    b8a8:	79fb      	ldrb	r3, [r7, #7]
    b8aa:	2b03      	cmp	r3, #3
    b8ac:	d114      	bne.n	b8d8 <uip_process+0x70>
	{
		if( (uip_connr->tcpstateflags & UIP_TS_MASK) == UIP_ESTABLISHED && !uip_outstanding(uip_connr) )
    b8ae:	7e63      	ldrb	r3, [r4, #25]
    b8b0:	f003 030f 	and.w	r3, r3, #15
    b8b4:	2b03      	cmp	r3, #3
    b8b6:	f042 807c 	bne.w	d9b2 <uip_process+0x214a>
    b8ba:	8a23      	ldrh	r3, [r4, #16]
    b8bc:	2b00      	cmp	r3, #0
    b8be:	f042 807a 	bne.w	d9b6 <uip_process+0x214e>
		{
			uip_flags = UIP_POLL;
    b8c2:	f24a 73b8 	movw	r3, #42936	; 0xa7b8
    b8c6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b8ca:	f04f 0208 	mov.w	r2, #8
    b8ce:	701a      	strb	r2, [r3, #0]
			UIP_APPCALL();
    b8d0:	f003 fcd0 	bl	f274 <httpd_appcall>
			goto appsend;
    b8d4:	f001 bcbc 	b.w	d250 <uip_process+0x19e8>

		goto drop;

		/* Check if we were invoked because of the perodic timer fireing. */
	}
	else if( flag == UIP_TIMER )
    b8d8:	79fb      	ldrb	r3, [r7, #7]
    b8da:	2b02      	cmp	r3, #2
    b8dc:	f040 8109 	bne.w	baf2 <uip_process+0x28a>
				--uip_reasstmr;
			}
		#endif /* UIP_REASSEMBLY */

		/* Increase the initial sequence number. */
		if( ++iss[ 3 ] == 0 )
    b8e0:	f642 3350 	movw	r3, #11088	; 0x2b50
    b8e4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b8e8:	78db      	ldrb	r3, [r3, #3]
    b8ea:	f103 0301 	add.w	r3, r3, #1
    b8ee:	b2da      	uxtb	r2, r3
    b8f0:	f642 3350 	movw	r3, #11088	; 0x2b50
    b8f4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b8f8:	70da      	strb	r2, [r3, #3]
    b8fa:	f642 3350 	movw	r3, #11088	; 0x2b50
    b8fe:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b902:	78db      	ldrb	r3, [r3, #3]
    b904:	2b00      	cmp	r3, #0
    b906:	d134      	bne.n	b972 <uip_process+0x10a>
		{
			if( ++iss[ 2 ] == 0 )
    b908:	f642 3350 	movw	r3, #11088	; 0x2b50
    b90c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b910:	789b      	ldrb	r3, [r3, #2]
    b912:	f103 0301 	add.w	r3, r3, #1
    b916:	b2da      	uxtb	r2, r3
    b918:	f642 3350 	movw	r3, #11088	; 0x2b50
    b91c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b920:	709a      	strb	r2, [r3, #2]
    b922:	f642 3350 	movw	r3, #11088	; 0x2b50
    b926:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b92a:	789b      	ldrb	r3, [r3, #2]
    b92c:	2b00      	cmp	r3, #0
    b92e:	d120      	bne.n	b972 <uip_process+0x10a>
			{
				if( ++iss[ 1 ] == 0 )
    b930:	f642 3350 	movw	r3, #11088	; 0x2b50
    b934:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b938:	785b      	ldrb	r3, [r3, #1]
    b93a:	f103 0301 	add.w	r3, r3, #1
    b93e:	b2da      	uxtb	r2, r3
    b940:	f642 3350 	movw	r3, #11088	; 0x2b50
    b944:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b948:	705a      	strb	r2, [r3, #1]
    b94a:	f642 3350 	movw	r3, #11088	; 0x2b50
    b94e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b952:	785b      	ldrb	r3, [r3, #1]
    b954:	2b00      	cmp	r3, #0
    b956:	d10c      	bne.n	b972 <uip_process+0x10a>
				{
					++iss[ 0 ];
    b958:	f642 3350 	movw	r3, #11088	; 0x2b50
    b95c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b960:	781b      	ldrb	r3, [r3, #0]
    b962:	f103 0301 	add.w	r3, r3, #1
    b966:	b2da      	uxtb	r2, r3
    b968:	f642 3350 	movw	r3, #11088	; 0x2b50
    b96c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b970:	701a      	strb	r2, [r3, #0]
				}
			}
		}

		/* Reset the length variables. */
		uip_len = 0;
    b972:	f24a 73ac 	movw	r3, #42924	; 0xa7ac
    b976:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b97a:	f04f 0200 	mov.w	r2, #0
    b97e:	801a      	strh	r2, [r3, #0]
		uip_slen = 0;
    b980:	f64c 0338 	movw	r3, #51256	; 0xc838
    b984:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b988:	f04f 0200 	mov.w	r2, #0
    b98c:	801a      	strh	r2, [r3, #0]

		/* Check if the connection is in a state in which we simply wait
		for the connection to time out. If so, we increase the
		connection's timer and remove the connection if it times
		out. */
		if( uip_connr->tcpstateflags == UIP_TIME_WAIT || uip_connr->tcpstateflags == UIP_FIN_WAIT_2 )
    b98e:	7e63      	ldrb	r3, [r4, #25]
    b990:	2b07      	cmp	r3, #7
    b992:	d002      	beq.n	b99a <uip_process+0x132>
    b994:	7e63      	ldrb	r3, [r4, #25]
    b996:	2b05      	cmp	r3, #5
    b998:	d10d      	bne.n	b9b6 <uip_process+0x14e>
		{
			++( uip_connr->timer );
    b99a:	7ea3      	ldrb	r3, [r4, #26]
    b99c:	f103 0301 	add.w	r3, r3, #1
    b9a0:	b2db      	uxtb	r3, r3
    b9a2:	76a3      	strb	r3, [r4, #26]
			if( uip_connr->timer == UIP_TIME_WAIT_TIMEOUT )
    b9a4:	7ea3      	ldrb	r3, [r4, #26]
    b9a6:	2b78      	cmp	r3, #120	; 0x78
    b9a8:	d102      	bne.n	b9b0 <uip_process+0x148>
			{
				uip_connr->tcpstateflags = UIP_CLOSED;
    b9aa:	f04f 0300 	mov.w	r3, #0
    b9ae:	7663      	strb	r3, [r4, #25]

		/* Check if the connection is in a state in which we simply wait
		for the connection to time out. If so, we increase the
		connection's timer and remove the connection if it times
		out. */
		if( uip_connr->tcpstateflags == UIP_TIME_WAIT || uip_connr->tcpstateflags == UIP_FIN_WAIT_2 )
    b9b0:	bf00      	nop
				UIP_APPCALL();
				goto appsend;
			}
		}

		goto drop;
    b9b2:	f002 b81d 	b.w	d9f0 <uip_process+0x2188>
			if( uip_connr->timer == UIP_TIME_WAIT_TIMEOUT )
			{
				uip_connr->tcpstateflags = UIP_CLOSED;
			}
		}
		else if( uip_connr->tcpstateflags != UIP_CLOSED )
    b9b6:	7e63      	ldrb	r3, [r4, #25]
    b9b8:	2b00      	cmp	r3, #0
    b9ba:	f001 87fe 	beq.w	d9ba <uip_process+0x2152>
		{
			/* If the connection has outstanding data, we increase the
			connection's timer and see if it has reached the RTO value
			in which case we retransmit. */
			if( uip_outstanding(uip_connr) )
    b9be:	8a23      	ldrh	r3, [r4, #16]
    b9c0:	2b00      	cmp	r3, #0
    b9c2:	f000 8085 	beq.w	bad0 <uip_process+0x268>
			{
				if( uip_connr->timer-- == 0 )
    b9c6:	7ea3      	ldrb	r3, [r4, #26]
    b9c8:	2b00      	cmp	r3, #0
    b9ca:	bf14      	ite	ne
    b9cc:	2200      	movne	r2, #0
    b9ce:	2201      	moveq	r2, #1
    b9d0:	b2d2      	uxtb	r2, r2
    b9d2:	f103 33ff 	add.w	r3, r3, #4294967295
    b9d6:	b2db      	uxtb	r3, r3
    b9d8:	76a3      	strb	r3, [r4, #26]
    b9da:	2a00      	cmp	r2, #0
    b9dc:	f001 87ef 	beq.w	d9be <uip_process+0x2156>
				{
					if
					(
						uip_connr->nrtx == UIP_MAXRTX ||
    b9e0:	7ee3      	ldrb	r3, [r4, #27]
			if( uip_outstanding(uip_connr) )
			{
				if( uip_connr->timer-- == 0 )
				{
					if
					(
    b9e2:	2b08      	cmp	r3, #8
    b9e4:	d008      	beq.n	b9f8 <uip_process+0x190>
						uip_connr->nrtx == UIP_MAXRTX ||
						(
							(uip_connr->tcpstateflags == UIP_SYN_SENT || uip_connr->tcpstateflags == UIP_SYN_RCVD) &&
    b9e6:	7e63      	ldrb	r3, [r4, #25]
			if( uip_outstanding(uip_connr) )
			{
				if( uip_connr->timer-- == 0 )
				{
					if
					(
    b9e8:	2b02      	cmp	r3, #2
    b9ea:	d002      	beq.n	b9f2 <uip_process+0x18a>
						uip_connr->nrtx == UIP_MAXRTX ||
						(
							(uip_connr->tcpstateflags == UIP_SYN_SENT || uip_connr->tcpstateflags == UIP_SYN_RCVD) &&
    b9ec:	7e63      	ldrb	r3, [r4, #25]
			if( uip_outstanding(uip_connr) )
			{
				if( uip_connr->timer-- == 0 )
				{
					if
					(
    b9ee:	2b01      	cmp	r3, #1
    b9f0:	d11b      	bne.n	ba2a <uip_process+0x1c2>
						uip_connr->nrtx == UIP_MAXRTX ||
						(
							(uip_connr->tcpstateflags == UIP_SYN_SENT || uip_connr->tcpstateflags == UIP_SYN_RCVD) &&
							uip_connr->nrtx == UIP_MAXSYNRTX
    b9f2:	7ee3      	ldrb	r3, [r4, #27]
			if( uip_outstanding(uip_connr) )
			{
				if( uip_connr->timer-- == 0 )
				{
					if
					(
    b9f4:	2b05      	cmp	r3, #5
    b9f6:	d118      	bne.n	ba2a <uip_process+0x1c2>
							(uip_connr->tcpstateflags == UIP_SYN_SENT || uip_connr->tcpstateflags == UIP_SYN_RCVD) &&
							uip_connr->nrtx == UIP_MAXSYNRTX
						)
					)
					{
						uip_connr->tcpstateflags = UIP_CLOSED;
    b9f8:	f04f 0300 	mov.w	r3, #0
    b9fc:	7663      	strb	r3, [r4, #25]

						/* We call UIP_APPCALL() with uip_flags set to
						UIP_TIMEDOUT to inform the application that the
						connection has timed out. */
						uip_flags = UIP_TIMEDOUT;
    b9fe:	f24a 73b8 	movw	r3, #42936	; 0xa7b8
    ba02:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ba06:	f06f 027f 	mvn.w	r2, #127	; 0x7f
    ba0a:	701a      	strb	r2, [r3, #0]
						UIP_APPCALL();
    ba0c:	f003 fc32 	bl	f274 <httpd_appcall>

						/* We also send a reset packet to the remote host. */
						BUF->flags = TCP_RST | TCP_ACK;
    ba10:	f240 236c 	movw	r3, #620	; 0x26c
    ba14:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ba18:	681b      	ldr	r3, [r3, #0]
    ba1a:	f103 030e 	add.w	r3, r3, #14
    ba1e:	f04f 0214 	mov.w	r2, #20
    ba22:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
						goto tcp_send_nodata;
    ba26:	f001 bd9e 	b.w	d566 <uip_process+0x1cfe>
					}

					/* Exponential backoff. */
					uip_connr->timer = UIP_RTO << ( uip_connr->nrtx > 4 ? 4 : uip_connr->nrtx );
    ba2a:	7ee3      	ldrb	r3, [r4, #27]
    ba2c:	2b04      	cmp	r3, #4
    ba2e:	d806      	bhi.n	ba3e <uip_process+0x1d6>
    ba30:	7ee3      	ldrb	r3, [r4, #27]
    ba32:	f04f 0203 	mov.w	r2, #3
    ba36:	fa02 f303 	lsl.w	r3, r2, r3
    ba3a:	b2db      	uxtb	r3, r3
    ba3c:	e001      	b.n	ba42 <uip_process+0x1da>
    ba3e:	f04f 0330 	mov.w	r3, #48	; 0x30
    ba42:	76a3      	strb	r3, [r4, #26]
					++( uip_connr->nrtx );
    ba44:	7ee3      	ldrb	r3, [r4, #27]
    ba46:	f103 0301 	add.w	r3, r3, #1
    ba4a:	b2db      	uxtb	r3, r3
    ba4c:	76e3      	strb	r3, [r4, #27]
					depending on which state we are in. In ESTABLISHED, we
					call upon the application so that it may prepare the
					data for the retransmit. In SYN_RCVD, we resend the
					SYNACK that we sent earlier and in LAST_ACK we have to
					retransmit our FINACK. */
							UIP_STAT( ++uip_stat.tcp.rexmit );
    ba4e:	f24c 73f8 	movw	r3, #51192	; 0xc7f8
    ba52:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ba56:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
    ba58:	f103 0301 	add.w	r3, r3, #1
    ba5c:	b29a      	uxth	r2, r3
    ba5e:	f24c 73f8 	movw	r3, #51192	; 0xc7f8
    ba62:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ba66:	855a      	strh	r2, [r3, #42]	; 0x2a
					switch( uip_connr->tcpstateflags & UIP_TS_MASK )
    ba68:	7e63      	ldrb	r3, [r4, #25]
    ba6a:	f003 030f 	and.w	r3, r3, #15
    ba6e:	f103 33ff 	add.w	r3, r3, #4294967295
    ba72:	2b07      	cmp	r3, #7
    ba74:	f201 87a5 	bhi.w	d9c2 <uip_process+0x215a>
    ba78:	a201      	add	r2, pc, #4	; (adr r2, ba80 <uip_process+0x218>)
    ba7a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
    ba7e:	bf00      	nop
    ba80:	0000c957 	.word	0x0000c957
    ba84:	0000baa1 	.word	0x0000baa1
    ba88:	0000babb 	.word	0x0000babb
    ba8c:	0000d0b9 	.word	0x0000d0b9
    ba90:	0000d9c3 	.word	0x0000d9c3
    ba94:	0000d0b9 	.word	0x0000d0b9
    ba98:	0000d9c3 	.word	0x0000d9c3
    ba9c:	0000d0b9 	.word	0x0000d0b9
							goto tcp_send_synack;

						#if UIP_ACTIVE_OPEN
							case UIP_SYN_SENT:
								/* In the SYN_SENT state, we retransmit out SYN. */
								BUF->flags = 0;
    baa0:	f240 236c 	movw	r3, #620	; 0x26c
    baa4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    baa8:	681b      	ldr	r3, [r3, #0]
    baaa:	f103 030e 	add.w	r3, r3, #14
    baae:	f04f 0200 	mov.w	r2, #0
    bab2:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
								goto tcp_send_syn;
    bab6:	f000 bf5e 	b.w	c976 <uip_process+0x110e>
						case UIP_ESTABLISHED:
							/* In the ESTABLISHED state, we call upon the application
							to do the actual retransmit after which we jump into
							the code for sending out the packet (the apprexmit
							label). */
							uip_flags = UIP_REXMIT;
    baba:	f24a 73b8 	movw	r3, #42936	; 0xa7b8
    babe:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bac2:	f04f 0204 	mov.w	r2, #4
    bac6:	701a      	strb	r2, [r3, #0]
							UIP_APPCALL();
    bac8:	f003 fbd4 	bl	f274 <httpd_appcall>
							goto apprexmit;
    bacc:	f001 bc39 	b.w	d342 <uip_process+0x1ada>
							/* In all these states we should retransmit a FINACK. */
							goto tcp_send_finack;
					}
				}
			}
			else if( (uip_connr->tcpstateflags & UIP_TS_MASK) == UIP_ESTABLISHED )
    bad0:	7e63      	ldrb	r3, [r4, #25]
    bad2:	f003 030f 	and.w	r3, r3, #15
    bad6:	2b03      	cmp	r3, #3
    bad8:	f041 8775 	bne.w	d9c6 <uip_process+0x215e>
			{
				/* If there was no need for a retransmission, we poll the
				application for new data. */
				uip_flags = UIP_POLL;
    badc:	f24a 73b8 	movw	r3, #42936	; 0xa7b8
    bae0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bae4:	f04f 0208 	mov.w	r2, #8
    bae8:	701a      	strb	r2, [r3, #0]
				UIP_APPCALL();
    baea:	f003 fbc3 	bl	f274 <httpd_appcall>
				goto appsend;
    baee:	f001 bbaf 	b.w	d250 <uip_process+0x19e8>
			}
		}
	#endif

	/* This is where the input processing starts. */
	UIP_STAT( ++uip_stat.ip.recv );
    baf2:	f24c 73f8 	movw	r3, #51192	; 0xc7f8
    baf6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bafa:	881b      	ldrh	r3, [r3, #0]
    bafc:	f103 0301 	add.w	r3, r3, #1
    bb00:	b29a      	uxth	r2, r3
    bb02:	f24c 73f8 	movw	r3, #51192	; 0xc7f8
    bb06:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bb0a:	801a      	strh	r2, [r3, #0]
			goto drop;
		}

	#else /* UIP_CONF_IPV6 */
		/* Check validity of the IP header. */
		if( BUF->vhl != 0x45 )
    bb0c:	f240 236c 	movw	r3, #620	; 0x26c
    bb10:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bb14:	681b      	ldr	r3, [r3, #0]
    bb16:	f103 030e 	add.w	r3, r3, #14
    bb1a:	781b      	ldrb	r3, [r3, #0]
    bb1c:	2b45      	cmp	r3, #69	; 0x45
    bb1e:	d01b      	beq.n	bb58 <uip_process+0x2f0>
		{					/* IP version and header length. */
			UIP_STAT( ++uip_stat.ip.drop );
    bb20:	f24c 73f8 	movw	r3, #51192	; 0xc7f8
    bb24:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bb28:	88db      	ldrh	r3, [r3, #6]
    bb2a:	f103 0301 	add.w	r3, r3, #1
    bb2e:	b29a      	uxth	r2, r3
    bb30:	f24c 73f8 	movw	r3, #51192	; 0xc7f8
    bb34:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bb38:	80da      	strh	r2, [r3, #6]
			UIP_STAT( ++uip_stat.ip.vhlerr );
    bb3a:	f24c 73f8 	movw	r3, #51192	; 0xc7f8
    bb3e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bb42:	891b      	ldrh	r3, [r3, #8]
    bb44:	f103 0301 	add.w	r3, r3, #1
    bb48:	b29a      	uxth	r2, r3
    bb4a:	f24c 73f8 	movw	r3, #51192	; 0xc7f8
    bb4e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bb52:	811a      	strh	r2, [r3, #8]
			UIP_LOG( "ip: invalid version or header length." );
			goto drop;
    bb54:	f001 bf4c 	b.w	d9f0 <uip_process+0x2188>
	uip_len is smaller the size reported in the IP header, we assume
	that the packet has been corrupted in transit. If the size of
	uip_len is larger than the size reported in the IP packet header,
	the packet has been padded and we set uip_len to the correct
	value.. */
	if( (BUF->len[ 0 ] << 8) + BUF->len[ 1 ] <= uip_len )
    bb58:	f240 236c 	movw	r3, #620	; 0x26c
    bb5c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bb60:	681b      	ldr	r3, [r3, #0]
    bb62:	f103 030e 	add.w	r3, r3, #14
    bb66:	789b      	ldrb	r3, [r3, #2]
    bb68:	ea4f 2203 	mov.w	r2, r3, lsl #8
    bb6c:	f240 236c 	movw	r3, #620	; 0x26c
    bb70:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bb74:	681b      	ldr	r3, [r3, #0]
    bb76:	f103 030e 	add.w	r3, r3, #14
    bb7a:	78db      	ldrb	r3, [r3, #3]
    bb7c:	441a      	add	r2, r3
    bb7e:	f24a 73ac 	movw	r3, #42924	; 0xa7ac
    bb82:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bb86:	881b      	ldrh	r3, [r3, #0]
    bb88:	429a      	cmp	r2, r3
    bb8a:	f301 871e 	bgt.w	d9ca <uip_process+0x2162>
	{
		uip_len = ( BUF->len[ 0 ] << 8 ) + BUF->len[ 1 ];
    bb8e:	f240 236c 	movw	r3, #620	; 0x26c
    bb92:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bb96:	681b      	ldr	r3, [r3, #0]
    bb98:	f103 030e 	add.w	r3, r3, #14
    bb9c:	789b      	ldrb	r3, [r3, #2]
    bb9e:	ea4f 2303 	mov.w	r3, r3, lsl #8
    bba2:	b29a      	uxth	r2, r3
    bba4:	f240 236c 	movw	r3, #620	; 0x26c
    bba8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bbac:	681b      	ldr	r3, [r3, #0]
    bbae:	f103 030e 	add.w	r3, r3, #14
    bbb2:	78db      	ldrb	r3, [r3, #3]
    bbb4:	4413      	add	r3, r2
    bbb6:	b29a      	uxth	r2, r3
    bbb8:	f24a 73ac 	movw	r3, #42924	; 0xa7ac
    bbbc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bbc0:	801a      	strh	r2, [r3, #0]
		goto drop;
	}

	#if !UIP_CONF_IPV6
		/* Check the fragment flag. */
		if( (BUF->ipoffset[ 0 ] & 0x3f) != 0 || BUF->ipoffset[ 1 ] != 0 )
    bbc2:	f240 236c 	movw	r3, #620	; 0x26c
    bbc6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bbca:	681b      	ldr	r3, [r3, #0]
    bbcc:	f103 030e 	add.w	r3, r3, #14
    bbd0:	799b      	ldrb	r3, [r3, #6]
    bbd2:	f003 033f 	and.w	r3, r3, #63	; 0x3f
    bbd6:	2b00      	cmp	r3, #0
    bbd8:	d109      	bne.n	bbee <uip_process+0x386>
    bbda:	f240 236c 	movw	r3, #620	; 0x26c
    bbde:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bbe2:	681b      	ldr	r3, [r3, #0]
    bbe4:	f103 030e 	add.w	r3, r3, #14
    bbe8:	79db      	ldrb	r3, [r3, #7]
    bbea:	2b00      	cmp	r3, #0
    bbec:	d01b      	beq.n	bc26 <uip_process+0x3be>
				if( uip_len == 0 )
				{
					goto drop;
				}
			#else /* UIP_REASSEMBLY */
				UIP_STAT( ++uip_stat.ip.drop );
    bbee:	f24c 73f8 	movw	r3, #51192	; 0xc7f8
    bbf2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bbf6:	88db      	ldrh	r3, [r3, #6]
    bbf8:	f103 0301 	add.w	r3, r3, #1
    bbfc:	b29a      	uxth	r2, r3
    bbfe:	f24c 73f8 	movw	r3, #51192	; 0xc7f8
    bc02:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bc06:	80da      	strh	r2, [r3, #6]
				UIP_STAT( ++uip_stat.ip.fragerr );
    bc08:	f24c 73f8 	movw	r3, #51192	; 0xc7f8
    bc0c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bc10:	89db      	ldrh	r3, [r3, #14]
    bc12:	f103 0301 	add.w	r3, r3, #1
    bc16:	b29a      	uxth	r2, r3
    bc18:	f24c 73f8 	movw	r3, #51192	; 0xc7f8
    bc1c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bc20:	81da      	strh	r2, [r3, #14]
				UIP_LOG( "ip: fragment dropped." );
				goto drop;
    bc22:	f001 bee5 	b.w	d9f0 <uip_process+0x2188>
			#endif /* UIP_REASSEMBLY */
		}
	#endif /* UIP_CONF_IPV6 */

	if( uip_ipaddr_cmp(&uip_hostaddr, &uip_all_zeroes_addr) )
    bc26:	f64c 0334 	movw	r3, #51252	; 0xc834
    bc2a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bc2e:	881a      	ldrh	r2, [r3, #0]
    bc30:	f645 731c 	movw	r3, #24348	; 0x5f1c
    bc34:	f2c0 0301 	movt	r3, #1
    bc38:	881b      	ldrh	r3, [r3, #0]
    bc3a:	429a      	cmp	r2, r3
    bc3c:	d10b      	bne.n	bc56 <uip_process+0x3ee>
    bc3e:	f64c 0334 	movw	r3, #51252	; 0xc834
    bc42:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bc46:	885a      	ldrh	r2, [r3, #2]
    bc48:	f645 731c 	movw	r3, #24348	; 0x5f1c
    bc4c:	f2c0 0301 	movt	r3, #1
    bc50:	885b      	ldrh	r3, [r3, #2]
    bc52:	429a      	cmp	r2, r3
    bc54:	d038      	beq.n	bcc8 <uip_process+0x460>
			}
		#endif /* UIP_BROADCAST */

		/* Check if the packet is destined for our IP address. */
		#if !UIP_CONF_IPV6
			if( !uip_ipaddr_cmp(&BUF->destipaddr, &uip_hostaddr) )
    bc56:	f240 236c 	movw	r3, #620	; 0x26c
    bc5a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bc5e:	681b      	ldr	r3, [r3, #0]
    bc60:	f103 030e 	add.w	r3, r3, #14
    bc64:	7c1a      	ldrb	r2, [r3, #16]
    bc66:	7c5b      	ldrb	r3, [r3, #17]
    bc68:	ea4f 2303 	mov.w	r3, r3, lsl #8
    bc6c:	ea43 0302 	orr.w	r3, r3, r2
    bc70:	b29a      	uxth	r2, r3
    bc72:	f64c 0334 	movw	r3, #51252	; 0xc834
    bc76:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bc7a:	881b      	ldrh	r3, [r3, #0]
    bc7c:	429a      	cmp	r2, r3
    bc7e:	d114      	bne.n	bcaa <uip_process+0x442>
    bc80:	f240 236c 	movw	r3, #620	; 0x26c
    bc84:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bc88:	681b      	ldr	r3, [r3, #0]
    bc8a:	f103 030e 	add.w	r3, r3, #14
    bc8e:	7c9a      	ldrb	r2, [r3, #18]
    bc90:	7cdb      	ldrb	r3, [r3, #19]
    bc92:	ea4f 2303 	mov.w	r3, r3, lsl #8
    bc96:	ea43 0302 	orr.w	r3, r3, r2
    bc9a:	b29a      	uxth	r2, r3
    bc9c:	f64c 0334 	movw	r3, #51252	; 0xc834
    bca0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bca4:	885b      	ldrh	r3, [r3, #2]
    bca6:	429a      	cmp	r2, r3
    bca8:	d00e      	beq.n	bcc8 <uip_process+0x460>
			{
				UIP_STAT( ++uip_stat.ip.drop );
    bcaa:	f24c 73f8 	movw	r3, #51192	; 0xc7f8
    bcae:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bcb2:	88db      	ldrh	r3, [r3, #6]
    bcb4:	f103 0301 	add.w	r3, r3, #1
    bcb8:	b29a      	uxth	r2, r3
    bcba:	f24c 73f8 	movw	r3, #51192	; 0xc7f8
    bcbe:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bcc2:	80da      	strh	r2, [r3, #6]
				goto drop;
    bcc4:	f001 be94 	b.w	d9f0 <uip_process+0x2188>
			}
		#endif /* UIP_CONF_IPV6 */
	}

	#if !UIP_CONF_IPV6
		if( uip_ipchksum() != 0xffff )
    bcc8:	f7ff fb24 	bl	b314 <uip_ipchksum>
    bccc:	4603      	mov	r3, r0
    bcce:	461a      	mov	r2, r3
    bcd0:	f64f 73ff 	movw	r3, #65535	; 0xffff
    bcd4:	429a      	cmp	r2, r3
    bcd6:	d01b      	beq.n	bd10 <uip_process+0x4a8>
		{
			/* Compute and check the IP header checksum. */
			UIP_STAT( ++uip_stat.ip.drop );
    bcd8:	f24c 73f8 	movw	r3, #51192	; 0xc7f8
    bcdc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bce0:	88db      	ldrh	r3, [r3, #6]
    bce2:	f103 0301 	add.w	r3, r3, #1
    bce6:	b29a      	uxth	r2, r3
    bce8:	f24c 73f8 	movw	r3, #51192	; 0xc7f8
    bcec:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bcf0:	80da      	strh	r2, [r3, #6]
			UIP_STAT( ++uip_stat.ip.chkerr );
    bcf2:	f24c 73f8 	movw	r3, #51192	; 0xc7f8
    bcf6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bcfa:	8a1b      	ldrh	r3, [r3, #16]
    bcfc:	f103 0301 	add.w	r3, r3, #1
    bd00:	b29a      	uxth	r2, r3
    bd02:	f24c 73f8 	movw	r3, #51192	; 0xc7f8
    bd06:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bd0a:	821a      	strh	r2, [r3, #16]
			UIP_LOG( "ip: bad checksum." );
			goto drop;
    bd0c:	f001 be70 	b.w	d9f0 <uip_process+0x2188>
		}
	#endif /* UIP_CONF_IPV6 */

	if( BUF->proto == UIP_PROTO_TCP )
    bd10:	f240 236c 	movw	r3, #620	; 0x26c
    bd14:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bd18:	681b      	ldr	r3, [r3, #0]
    bd1a:	f103 030e 	add.w	r3, r3, #14
    bd1e:	7a5b      	ldrb	r3, [r3, #9]
    bd20:	2b06      	cmp	r3, #6
    bd22:	f000 8151 	beq.w	bfc8 <uip_process+0x760>
		}
	#endif /* UIP_UDP */

	#if !UIP_CONF_IPV6
		/* ICMPv4 processing code follows. */
		if( BUF->proto != UIP_PROTO_ICMP )
    bd26:	f240 236c 	movw	r3, #620	; 0x26c
    bd2a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bd2e:	681b      	ldr	r3, [r3, #0]
    bd30:	f103 030e 	add.w	r3, r3, #14
    bd34:	7a5b      	ldrb	r3, [r3, #9]
    bd36:	2b01      	cmp	r3, #1
    bd38:	d01b      	beq.n	bd72 <uip_process+0x50a>
		{
			/* We only allow ICMP packets from here. */
			UIP_STAT( ++uip_stat.ip.drop );
    bd3a:	f24c 73f8 	movw	r3, #51192	; 0xc7f8
    bd3e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bd42:	88db      	ldrh	r3, [r3, #6]
    bd44:	f103 0301 	add.w	r3, r3, #1
    bd48:	b29a      	uxth	r2, r3
    bd4a:	f24c 73f8 	movw	r3, #51192	; 0xc7f8
    bd4e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bd52:	80da      	strh	r2, [r3, #6]
			UIP_STAT( ++uip_stat.ip.protoerr );
    bd54:	f24c 73f8 	movw	r3, #51192	; 0xc7f8
    bd58:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bd5c:	8a5b      	ldrh	r3, [r3, #18]
    bd5e:	f103 0301 	add.w	r3, r3, #1
    bd62:	b29a      	uxth	r2, r3
    bd64:	f24c 73f8 	movw	r3, #51192	; 0xc7f8
    bd68:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bd6c:	825a      	strh	r2, [r3, #18]
			UIP_LOG( "ip: neither tcp nor icmp." );
			goto drop;
    bd6e:	f001 be3f 	b.w	d9f0 <uip_process+0x2188>

		#if UIP_PINGADDRCONF
			icmp_input :
		#endif /* UIP_PINGADDRCONF */

		UIP_STAT( ++uip_stat.icmp.recv );
    bd72:	f24c 73f8 	movw	r3, #51192	; 0xc7f8
    bd76:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bd7a:	8a9b      	ldrh	r3, [r3, #20]
    bd7c:	f103 0301 	add.w	r3, r3, #1
    bd80:	b29a      	uxth	r2, r3
    bd82:	f24c 73f8 	movw	r3, #51192	; 0xc7f8
    bd86:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bd8a:	829a      	strh	r2, [r3, #20]

		/* ICMP echo (i.e., ping) processing. This is simple, we only change
		 the ICMP type from ECHO to ECHO_REPLY and adjust the ICMP
		 checksum before we return the packet. */
		if( ICMPBUF->type != ICMP_ECHO )
    bd8c:	f240 236c 	movw	r3, #620	; 0x26c
    bd90:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bd94:	681b      	ldr	r3, [r3, #0]
    bd96:	f103 030e 	add.w	r3, r3, #14
    bd9a:	7d1b      	ldrb	r3, [r3, #20]
    bd9c:	2b08      	cmp	r3, #8
    bd9e:	d01b      	beq.n	bdd8 <uip_process+0x570>
		{
			UIP_STAT( ++uip_stat.icmp.drop );
    bda0:	f24c 73f8 	movw	r3, #51192	; 0xc7f8
    bda4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bda8:	8b1b      	ldrh	r3, [r3, #24]
    bdaa:	f103 0301 	add.w	r3, r3, #1
    bdae:	b29a      	uxth	r2, r3
    bdb0:	f24c 73f8 	movw	r3, #51192	; 0xc7f8
    bdb4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bdb8:	831a      	strh	r2, [r3, #24]
			UIP_STAT( ++uip_stat.icmp.typeerr );
    bdba:	f24c 73f8 	movw	r3, #51192	; 0xc7f8
    bdbe:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bdc2:	8b5b      	ldrh	r3, [r3, #26]
    bdc4:	f103 0301 	add.w	r3, r3, #1
    bdc8:	b29a      	uxth	r2, r3
    bdca:	f24c 73f8 	movw	r3, #51192	; 0xc7f8
    bdce:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bdd2:	835a      	strh	r2, [r3, #26]
			UIP_LOG( "icmp: not icmp echo." );
			goto drop;
    bdd4:	f001 be0c 	b.w	d9f0 <uip_process+0x2188>
			{
				uip_hostaddr = BUF->destipaddr;
			}
		#endif /* UIP_PINGADDRCONF */

		ICMPBUF->type = ICMP_ECHO_REPLY;
    bdd8:	f240 236c 	movw	r3, #620	; 0x26c
    bddc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bde0:	681b      	ldr	r3, [r3, #0]
    bde2:	f103 030e 	add.w	r3, r3, #14
    bde6:	f04f 0200 	mov.w	r2, #0
    bdea:	751a      	strb	r2, [r3, #20]

		if( ICMPBUF->icmpchksum >= HTONS(0xffff - (ICMP_ECHO << 8)) )
    bdec:	f240 236c 	movw	r3, #620	; 0x26c
    bdf0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bdf4:	681b      	ldr	r3, [r3, #0]
    bdf6:	f103 030e 	add.w	r3, r3, #14
    bdfa:	7d9a      	ldrb	r2, [r3, #22]
    bdfc:	7ddb      	ldrb	r3, [r3, #23]
    bdfe:	ea4f 2303 	mov.w	r3, r3, lsl #8
    be02:	ea43 0302 	orr.w	r3, r3, r2
    be06:	b29a      	uxth	r2, r3
    be08:	f64f 73f6 	movw	r3, #65526	; 0xfff6
    be0c:	429a      	cmp	r2, r3
    be0e:	d927      	bls.n	be60 <uip_process+0x5f8>
		{
			ICMPBUF->icmpchksum += HTONS( ICMP_ECHO << 8 ) + 1;
    be10:	f240 236c 	movw	r3, #620	; 0x26c
    be14:	f2c2 0300 	movt	r3, #8192	; 0x2000
    be18:	681b      	ldr	r3, [r3, #0]
    be1a:	f103 020e 	add.w	r2, r3, #14
    be1e:	f240 236c 	movw	r3, #620	; 0x26c
    be22:	f2c2 0300 	movt	r3, #8192	; 0x2000
    be26:	681b      	ldr	r3, [r3, #0]
    be28:	f103 030e 	add.w	r3, r3, #14
    be2c:	7d99      	ldrb	r1, [r3, #22]
    be2e:	7ddb      	ldrb	r3, [r3, #23]
    be30:	ea4f 2303 	mov.w	r3, r3, lsl #8
    be34:	ea43 0301 	orr.w	r3, r3, r1
    be38:	b29b      	uxth	r3, r3
    be3a:	f103 0309 	add.w	r3, r3, #9
    be3e:	b29b      	uxth	r3, r3
    be40:	f003 01ff 	and.w	r1, r3, #255	; 0xff
    be44:	f04f 0000 	mov.w	r0, #0
    be48:	ea40 0101 	orr.w	r1, r0, r1
    be4c:	7591      	strb	r1, [r2, #22]
    be4e:	ea4f 2313 	mov.w	r3, r3, lsr #8
    be52:	b29b      	uxth	r3, r3
    be54:	f04f 0100 	mov.w	r1, #0
    be58:	ea41 0303 	orr.w	r3, r1, r3
    be5c:	75d3      	strb	r3, [r2, #23]
    be5e:	e026      	b.n	beae <uip_process+0x646>
		}
		else
		{
			ICMPBUF->icmpchksum += HTONS( ICMP_ECHO << 8 );
    be60:	f240 236c 	movw	r3, #620	; 0x26c
    be64:	f2c2 0300 	movt	r3, #8192	; 0x2000
    be68:	681b      	ldr	r3, [r3, #0]
    be6a:	f103 020e 	add.w	r2, r3, #14
    be6e:	f240 236c 	movw	r3, #620	; 0x26c
    be72:	f2c2 0300 	movt	r3, #8192	; 0x2000
    be76:	681b      	ldr	r3, [r3, #0]
    be78:	f103 030e 	add.w	r3, r3, #14
    be7c:	7d99      	ldrb	r1, [r3, #22]
    be7e:	7ddb      	ldrb	r3, [r3, #23]
    be80:	ea4f 2303 	mov.w	r3, r3, lsl #8
    be84:	ea43 0301 	orr.w	r3, r3, r1
    be88:	b29b      	uxth	r3, r3
    be8a:	f103 0308 	add.w	r3, r3, #8
    be8e:	b29b      	uxth	r3, r3
    be90:	f003 01ff 	and.w	r1, r3, #255	; 0xff
    be94:	f04f 0000 	mov.w	r0, #0
    be98:	ea40 0101 	orr.w	r1, r0, r1
    be9c:	7591      	strb	r1, [r2, #22]
    be9e:	ea4f 2313 	mov.w	r3, r3, lsr #8
    bea2:	b29b      	uxth	r3, r3
    bea4:	f04f 0100 	mov.w	r1, #0
    bea8:	ea41 0303 	orr.w	r3, r1, r3
    beac:	75d3      	strb	r3, [r2, #23]
		}

		/* Swap IP addresses. */
		uip_ipaddr_copy( &BUF->destipaddr, &BUF->srcipaddr );
    beae:	f240 236c 	movw	r3, #620	; 0x26c
    beb2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    beb6:	681b      	ldr	r3, [r3, #0]
    beb8:	f103 020e 	add.w	r2, r3, #14
    bebc:	f240 236c 	movw	r3, #620	; 0x26c
    bec0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bec4:	681b      	ldr	r3, [r3, #0]
    bec6:	f103 030e 	add.w	r3, r3, #14
    beca:	7b1b      	ldrb	r3, [r3, #12]
    becc:	7413      	strb	r3, [r2, #16]
    bece:	f240 236c 	movw	r3, #620	; 0x26c
    bed2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bed6:	681b      	ldr	r3, [r3, #0]
    bed8:	f103 020e 	add.w	r2, r3, #14
    bedc:	f240 236c 	movw	r3, #620	; 0x26c
    bee0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bee4:	681b      	ldr	r3, [r3, #0]
    bee6:	f103 030e 	add.w	r3, r3, #14
    beea:	7b5b      	ldrb	r3, [r3, #13]
    beec:	7453      	strb	r3, [r2, #17]
    beee:	f240 236c 	movw	r3, #620	; 0x26c
    bef2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bef6:	681b      	ldr	r3, [r3, #0]
    bef8:	f103 020e 	add.w	r2, r3, #14
    befc:	f240 236c 	movw	r3, #620	; 0x26c
    bf00:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bf04:	681b      	ldr	r3, [r3, #0]
    bf06:	f103 030e 	add.w	r3, r3, #14
    bf0a:	7b9b      	ldrb	r3, [r3, #14]
    bf0c:	7493      	strb	r3, [r2, #18]
    bf0e:	f240 236c 	movw	r3, #620	; 0x26c
    bf12:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bf16:	681b      	ldr	r3, [r3, #0]
    bf18:	f103 020e 	add.w	r2, r3, #14
    bf1c:	f240 236c 	movw	r3, #620	; 0x26c
    bf20:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bf24:	681b      	ldr	r3, [r3, #0]
    bf26:	f103 030e 	add.w	r3, r3, #14
    bf2a:	7bdb      	ldrb	r3, [r3, #15]
    bf2c:	74d3      	strb	r3, [r2, #19]
		uip_ipaddr_copy( &BUF->srcipaddr, &uip_hostaddr );
    bf2e:	f240 236c 	movw	r3, #620	; 0x26c
    bf32:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bf36:	681b      	ldr	r3, [r3, #0]
    bf38:	f103 020e 	add.w	r2, r3, #14
    bf3c:	f64c 0334 	movw	r3, #51252	; 0xc834
    bf40:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bf44:	781b      	ldrb	r3, [r3, #0]
    bf46:	7313      	strb	r3, [r2, #12]
    bf48:	f240 236c 	movw	r3, #620	; 0x26c
    bf4c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bf50:	681b      	ldr	r3, [r3, #0]
    bf52:	f103 020e 	add.w	r2, r3, #14
    bf56:	f64c 0334 	movw	r3, #51252	; 0xc834
    bf5a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bf5e:	785b      	ldrb	r3, [r3, #1]
    bf60:	7353      	strb	r3, [r2, #13]
    bf62:	f240 236c 	movw	r3, #620	; 0x26c
    bf66:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bf6a:	681b      	ldr	r3, [r3, #0]
    bf6c:	f103 020e 	add.w	r2, r3, #14
    bf70:	f64c 0334 	movw	r3, #51252	; 0xc834
    bf74:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bf78:	789b      	ldrb	r3, [r3, #2]
    bf7a:	7393      	strb	r3, [r2, #14]
    bf7c:	f240 236c 	movw	r3, #620	; 0x26c
    bf80:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bf84:	681b      	ldr	r3, [r3, #0]
    bf86:	f103 020e 	add.w	r2, r3, #14
    bf8a:	f64c 0334 	movw	r3, #51252	; 0xc834
    bf8e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bf92:	78db      	ldrb	r3, [r3, #3]
    bf94:	73d3      	strb	r3, [r2, #15]

		UIP_STAT( ++uip_stat.icmp.sent );
    bf96:	f24c 73f8 	movw	r3, #51192	; 0xc7f8
    bf9a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bf9e:	8adb      	ldrh	r3, [r3, #22]
    bfa0:	f103 0301 	add.w	r3, r3, #1
    bfa4:	b29a      	uxth	r2, r3
    bfa6:	f24c 73f8 	movw	r3, #51192	; 0xc7f8
    bfaa:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bfae:	82da      	strh	r2, [r3, #22]
		BUF->ttl = UIP_TTL;
    bfb0:	f240 236c 	movw	r3, #620	; 0x26c
    bfb4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bfb8:	681b      	ldr	r3, [r3, #0]
    bfba:	f103 030e 	add.w	r3, r3, #14
    bfbe:	f04f 0240 	mov.w	r2, #64	; 0x40
    bfc2:	721a      	strb	r2, [r3, #8]
		goto ip_send_nolen;
    bfc4:	f001 bc57 	b.w	d876 <uip_process+0x200e>
	#endif /* UIP_CONF_IPV6 */

	if( BUF->proto == UIP_PROTO_TCP )
	{
		/* Check for TCP packet. If so, proceed with TCP input processing. */
		goto tcp_input;
    bfc8:	bf00      	nop
	#endif /* UIP_UDP_CHECKSUMS */
		goto ip_send_nolen;
	#endif /* UIP_UDP */

	/* TCP input processing. */
	tcp_input : UIP_STAT( ++uip_stat.tcp.recv );
    bfca:	f24c 73f8 	movw	r3, #51192	; 0xc7f8
    bfce:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bfd2:	8bdb      	ldrh	r3, [r3, #30]
    bfd4:	f103 0301 	add.w	r3, r3, #1
    bfd8:	b29a      	uxth	r2, r3
    bfda:	f24c 73f8 	movw	r3, #51192	; 0xc7f8
    bfde:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bfe2:	83da      	strh	r2, [r3, #30]

	/* Start of TCP input header processing code. */
	if( uip_tcpchksum() != 0xffff )
    bfe4:	f7ff fa0e 	bl	b404 <uip_tcpchksum>
    bfe8:	4603      	mov	r3, r0
    bfea:	461a      	mov	r2, r3
    bfec:	f64f 73ff 	movw	r3, #65535	; 0xffff
    bff0:	429a      	cmp	r2, r3
    bff2:	d01b      	beq.n	c02c <uip_process+0x7c4>
	{
		/* Compute and check the TCP checksum. */
		UIP_STAT( ++uip_stat.tcp.drop );
    bff4:	f24c 73f8 	movw	r3, #51192	; 0xc7f8
    bff8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bffc:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
    bffe:	f103 0301 	add.w	r3, r3, #1
    c002:	b29a      	uxth	r2, r3
    c004:	f24c 73f8 	movw	r3, #51192	; 0xc7f8
    c008:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c00c:	845a      	strh	r2, [r3, #34]	; 0x22
		UIP_STAT( ++uip_stat.tcp.chkerr );
    c00e:	f24c 73f8 	movw	r3, #51192	; 0xc7f8
    c012:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c016:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
    c018:	f103 0301 	add.w	r3, r3, #1
    c01c:	b29a      	uxth	r2, r3
    c01e:	f24c 73f8 	movw	r3, #51192	; 0xc7f8
    c022:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c026:	849a      	strh	r2, [r3, #36]	; 0x24
		UIP_LOG( "tcp: bad checksum." );
		goto drop;
    c028:	f001 bce2 	b.w	d9f0 <uip_process+0x2188>
	}

	/* Demultiplex this segment. */

	/* First check any active connections. */
	for( uip_connr = &uip_conns[ 0 ]; uip_connr <= &uip_conns[UIP_CONNS - 1]; ++uip_connr )
    c02c:	f24a 74c4 	movw	r4, #42948	; 0xa7c4
    c030:	f2c2 0400 	movt	r4, #8192	; 0x2000
    c034:	e049      	b.n	c0ca <uip_process+0x862>
	{
		if
		(
			uip_connr->tcpstateflags != UIP_CLOSED &&
    c036:	7e63      	ldrb	r3, [r4, #25]

	/* First check any active connections. */
	for( uip_connr = &uip_conns[ 0 ]; uip_connr <= &uip_conns[UIP_CONNS - 1]; ++uip_connr )
	{
		if
		(
    c038:	2b00      	cmp	r3, #0
    c03a:	d044      	beq.n	c0c6 <uip_process+0x85e>
			uip_connr->tcpstateflags != UIP_CLOSED &&
			BUF->destport == uip_connr->lport &&
    c03c:	f240 236c 	movw	r3, #620	; 0x26c
    c040:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c044:	681b      	ldr	r3, [r3, #0]
    c046:	f103 030e 	add.w	r3, r3, #14
    c04a:	7d9a      	ldrb	r2, [r3, #22]
    c04c:	7ddb      	ldrb	r3, [r3, #23]
    c04e:	ea4f 2303 	mov.w	r3, r3, lsl #8
    c052:	ea43 0302 	orr.w	r3, r3, r2
    c056:	b29a      	uxth	r2, r3
    c058:	88a3      	ldrh	r3, [r4, #4]

	/* First check any active connections. */
	for( uip_connr = &uip_conns[ 0 ]; uip_connr <= &uip_conns[UIP_CONNS - 1]; ++uip_connr )
	{
		if
		(
    c05a:	429a      	cmp	r2, r3
    c05c:	d133      	bne.n	c0c6 <uip_process+0x85e>
			uip_connr->tcpstateflags != UIP_CLOSED &&
			BUF->destport == uip_connr->lport &&
			BUF->srcport == uip_connr->rport &&
    c05e:	f240 236c 	movw	r3, #620	; 0x26c
    c062:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c066:	681b      	ldr	r3, [r3, #0]
    c068:	f103 030e 	add.w	r3, r3, #14
    c06c:	7d1a      	ldrb	r2, [r3, #20]
    c06e:	7d5b      	ldrb	r3, [r3, #21]
    c070:	ea4f 2303 	mov.w	r3, r3, lsl #8
    c074:	ea43 0302 	orr.w	r3, r3, r2
    c078:	b29a      	uxth	r2, r3
    c07a:	88e3      	ldrh	r3, [r4, #6]

	/* First check any active connections. */
	for( uip_connr = &uip_conns[ 0 ]; uip_connr <= &uip_conns[UIP_CONNS - 1]; ++uip_connr )
	{
		if
		(
    c07c:	429a      	cmp	r2, r3
    c07e:	d122      	bne.n	c0c6 <uip_process+0x85e>
			uip_connr->tcpstateflags != UIP_CLOSED &&
			BUF->destport == uip_connr->lport &&
			BUF->srcport == uip_connr->rport &&
			uip_ipaddr_cmp(&BUF->srcipaddr, &uip_connr->ripaddr)
    c080:	f240 236c 	movw	r3, #620	; 0x26c
    c084:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c088:	681b      	ldr	r3, [r3, #0]
    c08a:	f103 030e 	add.w	r3, r3, #14
    c08e:	7b1a      	ldrb	r2, [r3, #12]
    c090:	7b5b      	ldrb	r3, [r3, #13]
    c092:	ea4f 2303 	mov.w	r3, r3, lsl #8
    c096:	ea43 0302 	orr.w	r3, r3, r2
    c09a:	b29a      	uxth	r2, r3
    c09c:	8823      	ldrh	r3, [r4, #0]

	/* First check any active connections. */
	for( uip_connr = &uip_conns[ 0 ]; uip_connr <= &uip_conns[UIP_CONNS - 1]; ++uip_connr )
	{
		if
		(
    c09e:	429a      	cmp	r2, r3
    c0a0:	d111      	bne.n	c0c6 <uip_process+0x85e>
			uip_connr->tcpstateflags != UIP_CLOSED &&
			BUF->destport == uip_connr->lport &&
			BUF->srcport == uip_connr->rport &&
			uip_ipaddr_cmp(&BUF->srcipaddr, &uip_connr->ripaddr)
    c0a2:	f240 236c 	movw	r3, #620	; 0x26c
    c0a6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c0aa:	681b      	ldr	r3, [r3, #0]
    c0ac:	f103 030e 	add.w	r3, r3, #14
    c0b0:	7b9a      	ldrb	r2, [r3, #14]
    c0b2:	7bdb      	ldrb	r3, [r3, #15]
    c0b4:	ea4f 2303 	mov.w	r3, r3, lsl #8
    c0b8:	ea43 0302 	orr.w	r3, r3, r2
    c0bc:	b29a      	uxth	r2, r3
    c0be:	8863      	ldrh	r3, [r4, #2]

	/* First check any active connections. */
	for( uip_connr = &uip_conns[ 0 ]; uip_connr <= &uip_conns[UIP_CONNS - 1]; ++uip_connr )
	{
		if
		(
    c0c0:	429a      	cmp	r2, r3
    c0c2:	f000 84ad 	beq.w	ca20 <uip_process+0x11b8>
	}

	/* Demultiplex this segment. */

	/* First check any active connections. */
	for( uip_connr = &uip_conns[ 0 ]; uip_connr <= &uip_conns[UIP_CONNS - 1]; ++uip_connr )
    c0c6:	f104 04cc 	add.w	r4, r4, #204	; 0xcc
    c0ca:	4b30      	ldr	r3, [pc, #192]	; (c18c <uip_process+0x924>)
    c0cc:	429c      	cmp	r4, r3
    c0ce:	d9b2      	bls.n	c036 <uip_process+0x7ce>

	/* If we didn't find and active connection that expected the packet,
	either this packet is an old duplicate, or this is a SYN packet
	destined for a connection in LISTEN. If the SYN flag isn't set,
	it is an old packet and we send a RST. */
	if( (BUF->flags & TCP_CTL) != TCP_SYN )
    c0d0:	f240 236c 	movw	r3, #620	; 0x26c
    c0d4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c0d8:	681b      	ldr	r3, [r3, #0]
    c0da:	f103 030e 	add.w	r3, r3, #14
    c0de:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
    c0e2:	f003 033f 	and.w	r3, r3, #63	; 0x3f
    c0e6:	2b02      	cmp	r3, #2
    c0e8:	d152      	bne.n	c190 <uip_process+0x928>
	{
		goto reset;
	}

	tmp16 = BUF->destport;
    c0ea:	f240 236c 	movw	r3, #620	; 0x26c
    c0ee:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c0f2:	681b      	ldr	r3, [r3, #0]
    c0f4:	f103 030e 	add.w	r3, r3, #14
    c0f8:	7d9a      	ldrb	r2, [r3, #22]
    c0fa:	7ddb      	ldrb	r3, [r3, #23]
    c0fc:	ea4f 2303 	mov.w	r3, r3, lsl #8
    c100:	ea43 0302 	orr.w	r3, r3, r2
    c104:	b29a      	uxth	r2, r3
    c106:	f642 3358 	movw	r3, #11096	; 0x2b58
    c10a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c10e:	801a      	strh	r2, [r3, #0]

	/* Next, check listening connections. */
	for( c = 0; c < UIP_LISTENPORTS; ++c )
    c110:	f642 3356 	movw	r3, #11094	; 0x2b56
    c114:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c118:	f04f 0200 	mov.w	r2, #0
    c11c:	701a      	strb	r2, [r3, #0]
    c11e:	e020      	b.n	c162 <uip_process+0x8fa>
	{
		if( tmp16 == uip_listenports[ c ] )
    c120:	f642 3356 	movw	r3, #11094	; 0x2b56
    c124:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c128:	781b      	ldrb	r3, [r3, #0]
    c12a:	461a      	mov	r2, r3
    c12c:	f24c 73a4 	movw	r3, #51108	; 0xc7a4
    c130:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c134:	f833 2012 	ldrh.w	r2, [r3, r2, lsl #1]
    c138:	f642 3358 	movw	r3, #11096	; 0x2b58
    c13c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c140:	881b      	ldrh	r3, [r3, #0]
    c142:	429a      	cmp	r2, r3
    c144:	f000 8206 	beq.w	c554 <uip_process+0xcec>
	}

	tmp16 = BUF->destport;

	/* Next, check listening connections. */
	for( c = 0; c < UIP_LISTENPORTS; ++c )
    c148:	f642 3356 	movw	r3, #11094	; 0x2b56
    c14c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c150:	781b      	ldrb	r3, [r3, #0]
    c152:	f103 0301 	add.w	r3, r3, #1
    c156:	b2da      	uxtb	r2, r3
    c158:	f642 3356 	movw	r3, #11094	; 0x2b56
    c15c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c160:	701a      	strb	r2, [r3, #0]
    c162:	f642 3356 	movw	r3, #11094	; 0x2b56
    c166:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c16a:	781b      	ldrb	r3, [r3, #0]
    c16c:	2b27      	cmp	r3, #39	; 0x27
    c16e:	d9d7      	bls.n	c120 <uip_process+0x8b8>
			goto found_listen;
		}
	}

	/* No matching connection found, so we send a RST packet. */
	UIP_STAT( ++uip_stat.tcp.synrst );
    c170:	f24c 73f8 	movw	r3, #51192	; 0xc7f8
    c174:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c178:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
    c17a:	f103 0301 	add.w	r3, r3, #1
    c17e:	b29a      	uxth	r2, r3
    c180:	f24c 73f8 	movw	r3, #51192	; 0xc7f8
    c184:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c188:	85da      	strh	r2, [r3, #46]	; 0x2e
    c18a:	e002      	b.n	c192 <uip_process+0x92a>
    c18c:	2000c6d8 	.word	0x2000c6d8
	either this packet is an old duplicate, or this is a SYN packet
	destined for a connection in LISTEN. If the SYN flag isn't set,
	it is an old packet and we send a RST. */
	if( (BUF->flags & TCP_CTL) != TCP_SYN )
	{
		goto reset;
    c190:	bf00      	nop
	/* No matching connection found, so we send a RST packet. */
	UIP_STAT( ++uip_stat.tcp.synrst );

reset:
	/* We do not send resets in response to resets. */
	if( BUF->flags & TCP_RST )
    c192:	f240 236c 	movw	r3, #620	; 0x26c
    c196:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c19a:	681b      	ldr	r3, [r3, #0]
    c19c:	f103 030e 	add.w	r3, r3, #14
    c1a0:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
    c1a4:	f003 0304 	and.w	r3, r3, #4
    c1a8:	2b00      	cmp	r3, #0
    c1aa:	f041 8410 	bne.w	d9ce <uip_process+0x2166>
	{
		goto drop;
	}

	UIP_STAT( ++uip_stat.tcp.rst );
    c1ae:	f24c 73f8 	movw	r3, #51192	; 0xc7f8
    c1b2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c1b6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
    c1b8:	f103 0301 	add.w	r3, r3, #1
    c1bc:	b29a      	uxth	r2, r3
    c1be:	f24c 73f8 	movw	r3, #51192	; 0xc7f8
    c1c2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c1c6:	851a      	strh	r2, [r3, #40]	; 0x28

	BUF->flags = TCP_RST | TCP_ACK;
    c1c8:	f240 236c 	movw	r3, #620	; 0x26c
    c1cc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c1d0:	681b      	ldr	r3, [r3, #0]
    c1d2:	f103 030e 	add.w	r3, r3, #14
    c1d6:	f04f 0214 	mov.w	r2, #20
    c1da:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
	uip_len = UIP_IPTCPH_LEN;
    c1de:	f24a 73ac 	movw	r3, #42924	; 0xa7ac
    c1e2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c1e6:	f04f 0228 	mov.w	r2, #40	; 0x28
    c1ea:	801a      	strh	r2, [r3, #0]
	BUF->tcpoffset = 5 << 4;
    c1ec:	f240 236c 	movw	r3, #620	; 0x26c
    c1f0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c1f4:	681b      	ldr	r3, [r3, #0]
    c1f6:	f103 030e 	add.w	r3, r3, #14
    c1fa:	f04f 0250 	mov.w	r2, #80	; 0x50
    c1fe:	f883 2020 	strb.w	r2, [r3, #32]

	/* Flip the seqno and ackno fields in the TCP header. */
	c = BUF->seqno[ 3 ];
    c202:	f240 236c 	movw	r3, #620	; 0x26c
    c206:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c20a:	681b      	ldr	r3, [r3, #0]
    c20c:	f103 030e 	add.w	r3, r3, #14
    c210:	7eda      	ldrb	r2, [r3, #27]
    c212:	f642 3356 	movw	r3, #11094	; 0x2b56
    c216:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c21a:	701a      	strb	r2, [r3, #0]
	BUF->seqno[ 3 ] = BUF->ackno[ 3 ];
    c21c:	f240 236c 	movw	r3, #620	; 0x26c
    c220:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c224:	681b      	ldr	r3, [r3, #0]
    c226:	f103 020e 	add.w	r2, r3, #14
    c22a:	f240 236c 	movw	r3, #620	; 0x26c
    c22e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c232:	681b      	ldr	r3, [r3, #0]
    c234:	f103 030e 	add.w	r3, r3, #14
    c238:	7fdb      	ldrb	r3, [r3, #31]
    c23a:	76d3      	strb	r3, [r2, #27]
	BUF->ackno[ 3 ] = c;
    c23c:	f240 236c 	movw	r3, #620	; 0x26c
    c240:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c244:	681b      	ldr	r3, [r3, #0]
    c246:	f103 020e 	add.w	r2, r3, #14
    c24a:	f642 3356 	movw	r3, #11094	; 0x2b56
    c24e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c252:	781b      	ldrb	r3, [r3, #0]
    c254:	77d3      	strb	r3, [r2, #31]

	c = BUF->seqno[ 2 ];
    c256:	f240 236c 	movw	r3, #620	; 0x26c
    c25a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c25e:	681b      	ldr	r3, [r3, #0]
    c260:	f103 030e 	add.w	r3, r3, #14
    c264:	7e9a      	ldrb	r2, [r3, #26]
    c266:	f642 3356 	movw	r3, #11094	; 0x2b56
    c26a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c26e:	701a      	strb	r2, [r3, #0]
	BUF->seqno[ 2 ] = BUF->ackno[ 2 ];
    c270:	f240 236c 	movw	r3, #620	; 0x26c
    c274:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c278:	681b      	ldr	r3, [r3, #0]
    c27a:	f103 020e 	add.w	r2, r3, #14
    c27e:	f240 236c 	movw	r3, #620	; 0x26c
    c282:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c286:	681b      	ldr	r3, [r3, #0]
    c288:	f103 030e 	add.w	r3, r3, #14
    c28c:	7f9b      	ldrb	r3, [r3, #30]
    c28e:	7693      	strb	r3, [r2, #26]
	BUF->ackno[ 2 ] = c;
    c290:	f240 236c 	movw	r3, #620	; 0x26c
    c294:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c298:	681b      	ldr	r3, [r3, #0]
    c29a:	f103 020e 	add.w	r2, r3, #14
    c29e:	f642 3356 	movw	r3, #11094	; 0x2b56
    c2a2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c2a6:	781b      	ldrb	r3, [r3, #0]
    c2a8:	7793      	strb	r3, [r2, #30]

	c = BUF->seqno[ 1 ];
    c2aa:	f240 236c 	movw	r3, #620	; 0x26c
    c2ae:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c2b2:	681b      	ldr	r3, [r3, #0]
    c2b4:	f103 030e 	add.w	r3, r3, #14
    c2b8:	7e5a      	ldrb	r2, [r3, #25]
    c2ba:	f642 3356 	movw	r3, #11094	; 0x2b56
    c2be:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c2c2:	701a      	strb	r2, [r3, #0]
	BUF->seqno[ 1 ] = BUF->ackno[ 1 ];
    c2c4:	f240 236c 	movw	r3, #620	; 0x26c
    c2c8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c2cc:	681b      	ldr	r3, [r3, #0]
    c2ce:	f103 020e 	add.w	r2, r3, #14
    c2d2:	f240 236c 	movw	r3, #620	; 0x26c
    c2d6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c2da:	681b      	ldr	r3, [r3, #0]
    c2dc:	f103 030e 	add.w	r3, r3, #14
    c2e0:	7f5b      	ldrb	r3, [r3, #29]
    c2e2:	7653      	strb	r3, [r2, #25]
	BUF->ackno[ 1 ] = c;
    c2e4:	f240 236c 	movw	r3, #620	; 0x26c
    c2e8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c2ec:	681b      	ldr	r3, [r3, #0]
    c2ee:	f103 020e 	add.w	r2, r3, #14
    c2f2:	f642 3356 	movw	r3, #11094	; 0x2b56
    c2f6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c2fa:	781b      	ldrb	r3, [r3, #0]
    c2fc:	7753      	strb	r3, [r2, #29]

	c = BUF->seqno[ 0 ];
    c2fe:	f240 236c 	movw	r3, #620	; 0x26c
    c302:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c306:	681b      	ldr	r3, [r3, #0]
    c308:	f103 030e 	add.w	r3, r3, #14
    c30c:	7e1a      	ldrb	r2, [r3, #24]
    c30e:	f642 3356 	movw	r3, #11094	; 0x2b56
    c312:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c316:	701a      	strb	r2, [r3, #0]
	BUF->seqno[ 0 ] = BUF->ackno[ 0 ];
    c318:	f240 236c 	movw	r3, #620	; 0x26c
    c31c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c320:	681b      	ldr	r3, [r3, #0]
    c322:	f103 020e 	add.w	r2, r3, #14
    c326:	f240 236c 	movw	r3, #620	; 0x26c
    c32a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c32e:	681b      	ldr	r3, [r3, #0]
    c330:	f103 030e 	add.w	r3, r3, #14
    c334:	7f1b      	ldrb	r3, [r3, #28]
    c336:	7613      	strb	r3, [r2, #24]
	BUF->ackno[ 0 ] = c;
    c338:	f240 236c 	movw	r3, #620	; 0x26c
    c33c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c340:	681b      	ldr	r3, [r3, #0]
    c342:	f103 020e 	add.w	r2, r3, #14
    c346:	f642 3356 	movw	r3, #11094	; 0x2b56
    c34a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c34e:	781b      	ldrb	r3, [r3, #0]
    c350:	7713      	strb	r3, [r2, #28]

	/* We also have to increase the sequence number we are
	acknowledging. If the least significant byte overflowed, we need
	to propagate the carry to the other bytes as well. */
	if( ++BUF->ackno[ 3 ] == 0 )
    c352:	f240 236c 	movw	r3, #620	; 0x26c
    c356:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c35a:	681b      	ldr	r3, [r3, #0]
    c35c:	f103 030e 	add.w	r3, r3, #14
    c360:	7fda      	ldrb	r2, [r3, #31]
    c362:	f102 0201 	add.w	r2, r2, #1
    c366:	b2d2      	uxtb	r2, r2
    c368:	77da      	strb	r2, [r3, #31]
    c36a:	7fdb      	ldrb	r3, [r3, #31]
    c36c:	2b00      	cmp	r3, #0
    c36e:	d129      	bne.n	c3c4 <uip_process+0xb5c>
	{
		if( ++BUF->ackno[ 2 ] == 0 )
    c370:	f240 236c 	movw	r3, #620	; 0x26c
    c374:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c378:	681b      	ldr	r3, [r3, #0]
    c37a:	f103 030e 	add.w	r3, r3, #14
    c37e:	7f9a      	ldrb	r2, [r3, #30]
    c380:	f102 0201 	add.w	r2, r2, #1
    c384:	b2d2      	uxtb	r2, r2
    c386:	779a      	strb	r2, [r3, #30]
    c388:	7f9b      	ldrb	r3, [r3, #30]
    c38a:	2b00      	cmp	r3, #0
    c38c:	d11a      	bne.n	c3c4 <uip_process+0xb5c>
		{
			if( ++BUF->ackno[ 1 ] == 0 )
    c38e:	f240 236c 	movw	r3, #620	; 0x26c
    c392:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c396:	681b      	ldr	r3, [r3, #0]
    c398:	f103 030e 	add.w	r3, r3, #14
    c39c:	7f5a      	ldrb	r2, [r3, #29]
    c39e:	f102 0201 	add.w	r2, r2, #1
    c3a2:	b2d2      	uxtb	r2, r2
    c3a4:	775a      	strb	r2, [r3, #29]
    c3a6:	7f5b      	ldrb	r3, [r3, #29]
    c3a8:	2b00      	cmp	r3, #0
    c3aa:	d10b      	bne.n	c3c4 <uip_process+0xb5c>
			{
				++BUF->ackno[ 0 ];
    c3ac:	f240 236c 	movw	r3, #620	; 0x26c
    c3b0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c3b4:	681b      	ldr	r3, [r3, #0]
    c3b6:	f103 030e 	add.w	r3, r3, #14
    c3ba:	7f1a      	ldrb	r2, [r3, #28]
    c3bc:	f102 0201 	add.w	r2, r2, #1
    c3c0:	b2d2      	uxtb	r2, r2
    c3c2:	771a      	strb	r2, [r3, #28]
			}
		}
	}

	/* Swap port numbers. */
	tmp16 = BUF->srcport;
    c3c4:	f240 236c 	movw	r3, #620	; 0x26c
    c3c8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c3cc:	681b      	ldr	r3, [r3, #0]
    c3ce:	f103 030e 	add.w	r3, r3, #14
    c3d2:	7d1a      	ldrb	r2, [r3, #20]
    c3d4:	7d5b      	ldrb	r3, [r3, #21]
    c3d6:	ea4f 2303 	mov.w	r3, r3, lsl #8
    c3da:	ea43 0302 	orr.w	r3, r3, r2
    c3de:	b29a      	uxth	r2, r3
    c3e0:	f642 3358 	movw	r3, #11096	; 0x2b58
    c3e4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c3e8:	801a      	strh	r2, [r3, #0]
	BUF->srcport = BUF->destport;
    c3ea:	f240 236c 	movw	r3, #620	; 0x26c
    c3ee:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c3f2:	681b      	ldr	r3, [r3, #0]
    c3f4:	f103 020e 	add.w	r2, r3, #14
    c3f8:	f240 236c 	movw	r3, #620	; 0x26c
    c3fc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c400:	681b      	ldr	r3, [r3, #0]
    c402:	f103 030e 	add.w	r3, r3, #14
    c406:	7d99      	ldrb	r1, [r3, #22]
    c408:	7ddb      	ldrb	r3, [r3, #23]
    c40a:	ea4f 2303 	mov.w	r3, r3, lsl #8
    c40e:	ea43 0301 	orr.w	r3, r3, r1
    c412:	b29b      	uxth	r3, r3
    c414:	f003 01ff 	and.w	r1, r3, #255	; 0xff
    c418:	f04f 0000 	mov.w	r0, #0
    c41c:	ea40 0101 	orr.w	r1, r0, r1
    c420:	7511      	strb	r1, [r2, #20]
    c422:	ea4f 2313 	mov.w	r3, r3, lsr #8
    c426:	b29b      	uxth	r3, r3
    c428:	f04f 0100 	mov.w	r1, #0
    c42c:	ea41 0303 	orr.w	r3, r1, r3
    c430:	7553      	strb	r3, [r2, #21]
	BUF->destport = tmp16;
    c432:	f240 236c 	movw	r3, #620	; 0x26c
    c436:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c43a:	681b      	ldr	r3, [r3, #0]
    c43c:	f103 020e 	add.w	r2, r3, #14
    c440:	f642 3358 	movw	r3, #11096	; 0x2b58
    c444:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c448:	881b      	ldrh	r3, [r3, #0]
    c44a:	f003 01ff 	and.w	r1, r3, #255	; 0xff
    c44e:	f04f 0000 	mov.w	r0, #0
    c452:	ea40 0101 	orr.w	r1, r0, r1
    c456:	7591      	strb	r1, [r2, #22]
    c458:	ea4f 2313 	mov.w	r3, r3, lsr #8
    c45c:	b29b      	uxth	r3, r3
    c45e:	f04f 0100 	mov.w	r1, #0
    c462:	ea41 0303 	orr.w	r3, r1, r3
    c466:	75d3      	strb	r3, [r2, #23]

	/* Swap IP addresses. */
	uip_ipaddr_copy( &BUF->destipaddr, &BUF->srcipaddr );
    c468:	f240 236c 	movw	r3, #620	; 0x26c
    c46c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c470:	681b      	ldr	r3, [r3, #0]
    c472:	f103 020e 	add.w	r2, r3, #14
    c476:	f240 236c 	movw	r3, #620	; 0x26c
    c47a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c47e:	681b      	ldr	r3, [r3, #0]
    c480:	f103 030e 	add.w	r3, r3, #14
    c484:	7b1b      	ldrb	r3, [r3, #12]
    c486:	7413      	strb	r3, [r2, #16]
    c488:	f240 236c 	movw	r3, #620	; 0x26c
    c48c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c490:	681b      	ldr	r3, [r3, #0]
    c492:	f103 020e 	add.w	r2, r3, #14
    c496:	f240 236c 	movw	r3, #620	; 0x26c
    c49a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c49e:	681b      	ldr	r3, [r3, #0]
    c4a0:	f103 030e 	add.w	r3, r3, #14
    c4a4:	7b5b      	ldrb	r3, [r3, #13]
    c4a6:	7453      	strb	r3, [r2, #17]
    c4a8:	f240 236c 	movw	r3, #620	; 0x26c
    c4ac:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c4b0:	681b      	ldr	r3, [r3, #0]
    c4b2:	f103 020e 	add.w	r2, r3, #14
    c4b6:	f240 236c 	movw	r3, #620	; 0x26c
    c4ba:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c4be:	681b      	ldr	r3, [r3, #0]
    c4c0:	f103 030e 	add.w	r3, r3, #14
    c4c4:	7b9b      	ldrb	r3, [r3, #14]
    c4c6:	7493      	strb	r3, [r2, #18]
    c4c8:	f240 236c 	movw	r3, #620	; 0x26c
    c4cc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c4d0:	681b      	ldr	r3, [r3, #0]
    c4d2:	f103 020e 	add.w	r2, r3, #14
    c4d6:	f240 236c 	movw	r3, #620	; 0x26c
    c4da:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c4de:	681b      	ldr	r3, [r3, #0]
    c4e0:	f103 030e 	add.w	r3, r3, #14
    c4e4:	7bdb      	ldrb	r3, [r3, #15]
    c4e6:	74d3      	strb	r3, [r2, #19]
	uip_ipaddr_copy( &BUF->srcipaddr, &uip_hostaddr );
    c4e8:	f240 236c 	movw	r3, #620	; 0x26c
    c4ec:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c4f0:	681b      	ldr	r3, [r3, #0]
    c4f2:	f103 020e 	add.w	r2, r3, #14
    c4f6:	f64c 0334 	movw	r3, #51252	; 0xc834
    c4fa:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c4fe:	781b      	ldrb	r3, [r3, #0]
    c500:	7313      	strb	r3, [r2, #12]
    c502:	f240 236c 	movw	r3, #620	; 0x26c
    c506:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c50a:	681b      	ldr	r3, [r3, #0]
    c50c:	f103 020e 	add.w	r2, r3, #14
    c510:	f64c 0334 	movw	r3, #51252	; 0xc834
    c514:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c518:	785b      	ldrb	r3, [r3, #1]
    c51a:	7353      	strb	r3, [r2, #13]
    c51c:	f240 236c 	movw	r3, #620	; 0x26c
    c520:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c524:	681b      	ldr	r3, [r3, #0]
    c526:	f103 020e 	add.w	r2, r3, #14
    c52a:	f64c 0334 	movw	r3, #51252	; 0xc834
    c52e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c532:	789b      	ldrb	r3, [r3, #2]
    c534:	7393      	strb	r3, [r2, #14]
    c536:	f240 236c 	movw	r3, #620	; 0x26c
    c53a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c53e:	681b      	ldr	r3, [r3, #0]
    c540:	f103 020e 	add.w	r2, r3, #14
    c544:	f64c 0334 	movw	r3, #51252	; 0xc834
    c548:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c54c:	78db      	ldrb	r3, [r3, #3]
    c54e:	73d3      	strb	r3, [r2, #15]

	/* And send out the RST packet! */
	goto tcp_send_noconn;
    c550:	f001 b925 	b.w	d79e <uip_process+0x1f36>
	/* Next, check listening connections. */
	for( c = 0; c < UIP_LISTENPORTS; ++c )
	{
		if( tmp16 == uip_listenports[ c ] )
		{
			goto found_listen;
    c554:	bf00      	nop
	connections are kept in the same table as used connections, but
	unused ones have the tcpstate set to CLOSED. Also, connections in
	TIME_WAIT are kept track of and we'll use the oldest one if no
	CLOSED connections are found. Thanks to Eddie C. Dost for a very
	nice algorithm for the TIME_WAIT search. */
	uip_connr = 0;
    c556:	f04f 0400 	mov.w	r4, #0
	for( c = 0; c < UIP_CONNS; ++c )
    c55a:	f642 3356 	movw	r3, #11094	; 0x2b56
    c55e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c562:	f04f 0200 	mov.w	r2, #0
    c566:	701a      	strb	r2, [r3, #0]
    c568:	e06a      	b.n	c640 <uip_process+0xdd8>
	{
		if( uip_conns[ c ].tcpstateflags == UIP_CLOSED )
    c56a:	f642 3356 	movw	r3, #11094	; 0x2b56
    c56e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c572:	781b      	ldrb	r3, [r3, #0]
    c574:	461a      	mov	r2, r3
    c576:	f24a 73c4 	movw	r3, #42948	; 0xa7c4
    c57a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c57e:	f04f 01cc 	mov.w	r1, #204	; 0xcc
    c582:	fb01 f202 	mul.w	r2, r1, r2
    c586:	4413      	add	r3, r2
    c588:	f103 0318 	add.w	r3, r3, #24
    c58c:	785b      	ldrb	r3, [r3, #1]
    c58e:	2b00      	cmp	r3, #0
    c590:	d10f      	bne.n	c5b2 <uip_process+0xd4a>
		{
			uip_connr = &uip_conns[ c ];
    c592:	f642 3356 	movw	r3, #11094	; 0x2b56
    c596:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c59a:	781b      	ldrb	r3, [r3, #0]
    c59c:	f04f 02cc 	mov.w	r2, #204	; 0xcc
    c5a0:	fb02 f203 	mul.w	r2, r2, r3
    c5a4:	f24a 73c4 	movw	r3, #42948	; 0xa7c4
    c5a8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c5ac:	eb02 0403 	add.w	r4, r2, r3
			break;
    c5b0:	e04d      	b.n	c64e <uip_process+0xde6>
		}

		if( uip_conns[ c ].tcpstateflags == UIP_TIME_WAIT )
    c5b2:	f642 3356 	movw	r3, #11094	; 0x2b56
    c5b6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c5ba:	781b      	ldrb	r3, [r3, #0]
    c5bc:	461a      	mov	r2, r3
    c5be:	f24a 73c4 	movw	r3, #42948	; 0xa7c4
    c5c2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c5c6:	f04f 01cc 	mov.w	r1, #204	; 0xcc
    c5ca:	fb01 f202 	mul.w	r2, r1, r2
    c5ce:	4413      	add	r3, r2
    c5d0:	f103 0318 	add.w	r3, r3, #24
    c5d4:	785b      	ldrb	r3, [r3, #1]
    c5d6:	2b07      	cmp	r3, #7
    c5d8:	d125      	bne.n	c626 <uip_process+0xdbe>
		{
			if( uip_connr == 0 || uip_conns[ c ].timer > uip_connr->timer )
    c5da:	2c00      	cmp	r4, #0
    c5dc:	d014      	beq.n	c608 <uip_process+0xda0>
    c5de:	f642 3356 	movw	r3, #11094	; 0x2b56
    c5e2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c5e6:	781b      	ldrb	r3, [r3, #0]
    c5e8:	461a      	mov	r2, r3
    c5ea:	f24a 73c4 	movw	r3, #42948	; 0xa7c4
    c5ee:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c5f2:	f04f 01cc 	mov.w	r1, #204	; 0xcc
    c5f6:	fb01 f202 	mul.w	r2, r1, r2
    c5fa:	4413      	add	r3, r2
    c5fc:	f103 0318 	add.w	r3, r3, #24
    c600:	789a      	ldrb	r2, [r3, #2]
    c602:	7ea3      	ldrb	r3, [r4, #26]
    c604:	429a      	cmp	r2, r3
    c606:	d90e      	bls.n	c626 <uip_process+0xdbe>
			{
				uip_connr = &uip_conns[ c ];
    c608:	f642 3356 	movw	r3, #11094	; 0x2b56
    c60c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c610:	781b      	ldrb	r3, [r3, #0]
    c612:	f04f 02cc 	mov.w	r2, #204	; 0xcc
    c616:	fb02 f203 	mul.w	r2, r2, r3
    c61a:	f24a 73c4 	movw	r3, #42948	; 0xa7c4
    c61e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c622:	eb02 0403 	add.w	r4, r2, r3
	unused ones have the tcpstate set to CLOSED. Also, connections in
	TIME_WAIT are kept track of and we'll use the oldest one if no
	CLOSED connections are found. Thanks to Eddie C. Dost for a very
	nice algorithm for the TIME_WAIT search. */
	uip_connr = 0;
	for( c = 0; c < UIP_CONNS; ++c )
    c626:	f642 3356 	movw	r3, #11094	; 0x2b56
    c62a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c62e:	781b      	ldrb	r3, [r3, #0]
    c630:	f103 0301 	add.w	r3, r3, #1
    c634:	b2da      	uxtb	r2, r3
    c636:	f642 3356 	movw	r3, #11094	; 0x2b56
    c63a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c63e:	701a      	strb	r2, [r3, #0]
    c640:	f642 3356 	movw	r3, #11094	; 0x2b56
    c644:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c648:	781b      	ldrb	r3, [r3, #0]
    c64a:	2b27      	cmp	r3, #39	; 0x27
    c64c:	d98d      	bls.n	c56a <uip_process+0xd02>
				uip_connr = &uip_conns[ c ];
			}
		}
	}

	if( uip_connr == 0 )
    c64e:	2c00      	cmp	r4, #0
    c650:	d10e      	bne.n	c670 <uip_process+0xe08>
	{
		/* All connections are used already, we drop packet and hope that
		the remote end will retransmit the packet at a time when we
		have more spare connections. */
		UIP_STAT( ++uip_stat.tcp.syndrop );
    c652:	f24c 73f8 	movw	r3, #51192	; 0xc7f8
    c656:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c65a:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
    c65c:	f103 0301 	add.w	r3, r3, #1
    c660:	b29a      	uxth	r2, r3
    c662:	f24c 73f8 	movw	r3, #51192	; 0xc7f8
    c666:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c66a:	859a      	strh	r2, [r3, #44]	; 0x2c
		UIP_LOG( "tcp: found no unused connections." );
		goto drop;
    c66c:	f001 b9c0 	b.w	d9f0 <uip_process+0x2188>
	}

	uip_conn = uip_connr;
    c670:	f24a 73c0 	movw	r3, #42944	; 0xa7c0
    c674:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c678:	601c      	str	r4, [r3, #0]

	/* Fill in the necessary fields for the new connection. */
	uip_connr->rto = uip_connr->timer = UIP_RTO;
    c67a:	f04f 0303 	mov.w	r3, #3
    c67e:	76a3      	strb	r3, [r4, #26]
    c680:	7ea3      	ldrb	r3, [r4, #26]
    c682:	7623      	strb	r3, [r4, #24]
	uip_connr->sa = 0;
    c684:	f04f 0300 	mov.w	r3, #0
    c688:	75a3      	strb	r3, [r4, #22]
	uip_connr->sv = 4;
    c68a:	f04f 0304 	mov.w	r3, #4
    c68e:	75e3      	strb	r3, [r4, #23]
	uip_connr->nrtx = 0;
    c690:	f04f 0300 	mov.w	r3, #0
    c694:	76e3      	strb	r3, [r4, #27]
	uip_connr->lport = BUF->destport;
    c696:	f240 236c 	movw	r3, #620	; 0x26c
    c69a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c69e:	681b      	ldr	r3, [r3, #0]
    c6a0:	f103 030e 	add.w	r3, r3, #14
    c6a4:	7d9a      	ldrb	r2, [r3, #22]
    c6a6:	7ddb      	ldrb	r3, [r3, #23]
    c6a8:	ea4f 2303 	mov.w	r3, r3, lsl #8
    c6ac:	ea43 0302 	orr.w	r3, r3, r2
    c6b0:	b29b      	uxth	r3, r3
    c6b2:	80a3      	strh	r3, [r4, #4]
	uip_connr->rport = BUF->srcport;
    c6b4:	f240 236c 	movw	r3, #620	; 0x26c
    c6b8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c6bc:	681b      	ldr	r3, [r3, #0]
    c6be:	f103 030e 	add.w	r3, r3, #14
    c6c2:	7d1a      	ldrb	r2, [r3, #20]
    c6c4:	7d5b      	ldrb	r3, [r3, #21]
    c6c6:	ea4f 2303 	mov.w	r3, r3, lsl #8
    c6ca:	ea43 0302 	orr.w	r3, r3, r2
    c6ce:	b29b      	uxth	r3, r3
    c6d0:	80e3      	strh	r3, [r4, #6]
	uip_ipaddr_copy( &uip_connr->ripaddr, &BUF->srcipaddr );
    c6d2:	f240 236c 	movw	r3, #620	; 0x26c
    c6d6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c6da:	681b      	ldr	r3, [r3, #0]
    c6dc:	f103 030e 	add.w	r3, r3, #14
    c6e0:	7b1b      	ldrb	r3, [r3, #12]
    c6e2:	7023      	strb	r3, [r4, #0]
    c6e4:	f240 236c 	movw	r3, #620	; 0x26c
    c6e8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c6ec:	681b      	ldr	r3, [r3, #0]
    c6ee:	f103 030e 	add.w	r3, r3, #14
    c6f2:	7b5b      	ldrb	r3, [r3, #13]
    c6f4:	7063      	strb	r3, [r4, #1]
    c6f6:	f240 236c 	movw	r3, #620	; 0x26c
    c6fa:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c6fe:	681b      	ldr	r3, [r3, #0]
    c700:	f103 030e 	add.w	r3, r3, #14
    c704:	7b9b      	ldrb	r3, [r3, #14]
    c706:	70a3      	strb	r3, [r4, #2]
    c708:	f240 236c 	movw	r3, #620	; 0x26c
    c70c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c710:	681b      	ldr	r3, [r3, #0]
    c712:	f103 030e 	add.w	r3, r3, #14
    c716:	7bdb      	ldrb	r3, [r3, #15]
    c718:	70e3      	strb	r3, [r4, #3]
	uip_connr->tcpstateflags = UIP_SYN_RCVD;
    c71a:	f04f 0301 	mov.w	r3, #1
    c71e:	7663      	strb	r3, [r4, #25]

	uip_connr->snd_nxt[ 0 ] = iss[ 0 ];
    c720:	f642 3350 	movw	r3, #11088	; 0x2b50
    c724:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c728:	781b      	ldrb	r3, [r3, #0]
    c72a:	7323      	strb	r3, [r4, #12]
	uip_connr->snd_nxt[ 1 ] = iss[ 1 ];
    c72c:	f642 3350 	movw	r3, #11088	; 0x2b50
    c730:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c734:	785b      	ldrb	r3, [r3, #1]
    c736:	7363      	strb	r3, [r4, #13]
	uip_connr->snd_nxt[ 2 ] = iss[ 2 ];
    c738:	f642 3350 	movw	r3, #11088	; 0x2b50
    c73c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c740:	789b      	ldrb	r3, [r3, #2]
    c742:	73a3      	strb	r3, [r4, #14]
	uip_connr->snd_nxt[ 3 ] = iss[ 3 ];
    c744:	f642 3350 	movw	r3, #11088	; 0x2b50
    c748:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c74c:	78db      	ldrb	r3, [r3, #3]
    c74e:	73e3      	strb	r3, [r4, #15]
	uip_connr->len = 1;
    c750:	f04f 0301 	mov.w	r3, #1
    c754:	8223      	strh	r3, [r4, #16]

	/* rcv_nxt should be the seqno from the incoming packet + 1. */
	uip_connr->rcv_nxt[ 3 ] = BUF->seqno[ 3 ];
    c756:	f240 236c 	movw	r3, #620	; 0x26c
    c75a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c75e:	681b      	ldr	r3, [r3, #0]
    c760:	f103 030e 	add.w	r3, r3, #14
    c764:	7edb      	ldrb	r3, [r3, #27]
    c766:	72e3      	strb	r3, [r4, #11]
	uip_connr->rcv_nxt[ 2 ] = BUF->seqno[ 2 ];
    c768:	f240 236c 	movw	r3, #620	; 0x26c
    c76c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c770:	681b      	ldr	r3, [r3, #0]
    c772:	f103 030e 	add.w	r3, r3, #14
    c776:	7e9b      	ldrb	r3, [r3, #26]
    c778:	72a3      	strb	r3, [r4, #10]
	uip_connr->rcv_nxt[ 1 ] = BUF->seqno[ 1 ];
    c77a:	f240 236c 	movw	r3, #620	; 0x26c
    c77e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c782:	681b      	ldr	r3, [r3, #0]
    c784:	f103 030e 	add.w	r3, r3, #14
    c788:	7e5b      	ldrb	r3, [r3, #25]
    c78a:	7263      	strb	r3, [r4, #9]
	uip_connr->rcv_nxt[ 0 ] = BUF->seqno[ 0 ];
    c78c:	f240 236c 	movw	r3, #620	; 0x26c
    c790:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c794:	681b      	ldr	r3, [r3, #0]
    c796:	f103 030e 	add.w	r3, r3, #14
    c79a:	7e1b      	ldrb	r3, [r3, #24]
    c79c:	7223      	strb	r3, [r4, #8]
	uip_add_rcv_nxt( 1 );
    c79e:	f04f 0001 	mov.w	r0, #1
    c7a2:	f7ff f81f 	bl	b7e4 <uip_add_rcv_nxt>

	/* Parse the TCP MSS option, if present. */
	if( (BUF->tcpoffset & 0xf0) > 0x50 )
    c7a6:	f240 236c 	movw	r3, #620	; 0x26c
    c7aa:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c7ae:	681b      	ldr	r3, [r3, #0]
    c7b0:	f103 030e 	add.w	r3, r3, #14
    c7b4:	f893 3020 	ldrb.w	r3, [r3, #32]
    c7b8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
    c7bc:	2b50      	cmp	r3, #80	; 0x50
    c7be:	f340 80cf 	ble.w	c960 <uip_process+0x10f8>
	{
		for( c = 0; c < ((BUF->tcpoffset >> 4) - 5) << 2; )
    c7c2:	f642 3356 	movw	r3, #11094	; 0x2b56
    c7c6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c7ca:	f04f 0200 	mov.w	r2, #0
    c7ce:	701a      	strb	r2, [r3, #0]
    c7d0:	e0a7      	b.n	c922 <uip_process+0x10ba>
		{
			opt = uip_buf[UIP_TCPIP_HLEN + UIP_LLH_LEN + c];
    c7d2:	f240 236c 	movw	r3, #620	; 0x26c
    c7d6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c7da:	681a      	ldr	r2, [r3, #0]
    c7dc:	f642 3356 	movw	r3, #11094	; 0x2b56
    c7e0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c7e4:	781b      	ldrb	r3, [r3, #0]
    c7e6:	f103 0336 	add.w	r3, r3, #54	; 0x36
    c7ea:	4413      	add	r3, r2
    c7ec:	781a      	ldrb	r2, [r3, #0]
    c7ee:	f642 3357 	movw	r3, #11095	; 0x2b57
    c7f2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c7f6:	701a      	strb	r2, [r3, #0]
			if( opt == TCP_OPT_END )
    c7f8:	f642 3357 	movw	r3, #11095	; 0x2b57
    c7fc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c800:	781b      	ldrb	r3, [r3, #0]
    c802:	2b00      	cmp	r3, #0
    c804:	f000 80a9 	beq.w	c95a <uip_process+0x10f2>
			{
				/* End of options. */
				break;
			}
			else if( opt == TCP_OPT_NOOP )
    c808:	f642 3357 	movw	r3, #11095	; 0x2b57
    c80c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c810:	781b      	ldrb	r3, [r3, #0]
    c812:	2b01      	cmp	r3, #1
    c814:	d10d      	bne.n	c832 <uip_process+0xfca>
			{
				++c;
    c816:	f642 3356 	movw	r3, #11094	; 0x2b56
    c81a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c81e:	781b      	ldrb	r3, [r3, #0]
    c820:	f103 0301 	add.w	r3, r3, #1
    c824:	b2da      	uxtb	r2, r3
    c826:	f642 3356 	movw	r3, #11094	; 0x2b56
    c82a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c82e:	701a      	strb	r2, [r3, #0]
    c830:	e077      	b.n	c922 <uip_process+0x10ba>

				/* NOP option. */
			}
			else if( opt == TCP_OPT_MSS && uip_buf[UIP_TCPIP_HLEN + UIP_LLH_LEN + 1 + c] == TCP_OPT_MSS_LEN )
    c832:	f642 3357 	movw	r3, #11095	; 0x2b57
    c836:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c83a:	781b      	ldrb	r3, [r3, #0]
    c83c:	2b02      	cmp	r3, #2
    c83e:	d146      	bne.n	c8ce <uip_process+0x1066>
    c840:	f240 236c 	movw	r3, #620	; 0x26c
    c844:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c848:	681a      	ldr	r2, [r3, #0]
    c84a:	f642 3356 	movw	r3, #11094	; 0x2b56
    c84e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c852:	781b      	ldrb	r3, [r3, #0]
    c854:	f103 0337 	add.w	r3, r3, #55	; 0x37
    c858:	4413      	add	r3, r2
    c85a:	781b      	ldrb	r3, [r3, #0]
    c85c:	2b04      	cmp	r3, #4
    c85e:	d136      	bne.n	c8ce <uip_process+0x1066>
			{
				/* An MSS option with the right option length. */
				tmp16 = ( (u16_t) uip_buf[UIP_TCPIP_HLEN + UIP_LLH_LEN + 2 + c] << 8 ) | ( u16_t ) uip_buf[UIP_IPTCPH_LEN + UIP_LLH_LEN + 3 + c];
    c860:	f240 236c 	movw	r3, #620	; 0x26c
    c864:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c868:	681a      	ldr	r2, [r3, #0]
    c86a:	f642 3356 	movw	r3, #11094	; 0x2b56
    c86e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c872:	781b      	ldrb	r3, [r3, #0]
    c874:	f103 0338 	add.w	r3, r3, #56	; 0x38
    c878:	4413      	add	r3, r2
    c87a:	781b      	ldrb	r3, [r3, #0]
    c87c:	ea4f 2303 	mov.w	r3, r3, lsl #8
    c880:	b29a      	uxth	r2, r3
    c882:	f240 236c 	movw	r3, #620	; 0x26c
    c886:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c88a:	6819      	ldr	r1, [r3, #0]
    c88c:	f642 3356 	movw	r3, #11094	; 0x2b56
    c890:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c894:	781b      	ldrb	r3, [r3, #0]
    c896:	f103 0339 	add.w	r3, r3, #57	; 0x39
    c89a:	440b      	add	r3, r1
    c89c:	781b      	ldrb	r3, [r3, #0]
    c89e:	ea42 0303 	orr.w	r3, r2, r3
    c8a2:	b29b      	uxth	r3, r3
    c8a4:	b29a      	uxth	r2, r3
    c8a6:	f642 3358 	movw	r3, #11096	; 0x2b58
    c8aa:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c8ae:	801a      	strh	r2, [r3, #0]
				uip_connr->initialmss = uip_connr->mss = tmp16 > UIP_TCP_MSS ? UIP_TCP_MSS : tmp16;
    c8b0:	f642 3358 	movw	r3, #11096	; 0x2b58
    c8b4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c8b8:	881a      	ldrh	r2, [r3, #0]
    c8ba:	f240 5392 	movw	r3, #1426	; 0x592
    c8be:	429a      	cmp	r2, r3
    c8c0:	bf38      	it	cc
    c8c2:	4613      	movcc	r3, r2
    c8c4:	b29b      	uxth	r3, r3
    c8c6:	8263      	strh	r3, [r4, #18]
    c8c8:	8a63      	ldrh	r3, [r4, #18]
    c8ca:	82a3      	strh	r3, [r4, #20]

				/* And we are done processing options. */
				break;
    c8cc:	e048      	b.n	c960 <uip_process+0x10f8>
			}
			else
			{
				/* All other options have a length field, so that we easily
				can skip past them. */
				if( uip_buf[UIP_TCPIP_HLEN + UIP_LLH_LEN + 1 + c] == 0 )
    c8ce:	f240 236c 	movw	r3, #620	; 0x26c
    c8d2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c8d6:	681a      	ldr	r2, [r3, #0]
    c8d8:	f642 3356 	movw	r3, #11094	; 0x2b56
    c8dc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c8e0:	781b      	ldrb	r3, [r3, #0]
    c8e2:	f103 0337 	add.w	r3, r3, #55	; 0x37
    c8e6:	4413      	add	r3, r2
    c8e8:	781b      	ldrb	r3, [r3, #0]
    c8ea:	2b00      	cmp	r3, #0
    c8ec:	d037      	beq.n	c95e <uip_process+0x10f6>
					/* If the length field is zero, the options are malformed
					and we don't process them further. */
					break;
				}

				c += uip_buf[UIP_TCPIP_HLEN + UIP_LLH_LEN + 1 + c];
    c8ee:	f240 236c 	movw	r3, #620	; 0x26c
    c8f2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c8f6:	681a      	ldr	r2, [r3, #0]
    c8f8:	f642 3356 	movw	r3, #11094	; 0x2b56
    c8fc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c900:	781b      	ldrb	r3, [r3, #0]
    c902:	f103 0337 	add.w	r3, r3, #55	; 0x37
    c906:	4413      	add	r3, r2
    c908:	781a      	ldrb	r2, [r3, #0]
    c90a:	f642 3356 	movw	r3, #11094	; 0x2b56
    c90e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c912:	781b      	ldrb	r3, [r3, #0]
    c914:	4413      	add	r3, r2
    c916:	b2da      	uxtb	r2, r3
    c918:	f642 3356 	movw	r3, #11094	; 0x2b56
    c91c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c920:	701a      	strb	r2, [r3, #0]
	uip_add_rcv_nxt( 1 );

	/* Parse the TCP MSS option, if present. */
	if( (BUF->tcpoffset & 0xf0) > 0x50 )
	{
		for( c = 0; c < ((BUF->tcpoffset >> 4) - 5) << 2; )
    c922:	f642 3356 	movw	r3, #11094	; 0x2b56
    c926:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c92a:	781b      	ldrb	r3, [r3, #0]
    c92c:	461a      	mov	r2, r3
    c92e:	f240 236c 	movw	r3, #620	; 0x26c
    c932:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c936:	681b      	ldr	r3, [r3, #0]
    c938:	f103 030e 	add.w	r3, r3, #14
    c93c:	f893 3020 	ldrb.w	r3, [r3, #32]
    c940:	ea4f 1313 	mov.w	r3, r3, lsr #4
    c944:	b2db      	uxtb	r3, r3
    c946:	f1a3 0305 	sub.w	r3, r3, #5
    c94a:	ea4f 0383 	mov.w	r3, r3, lsl #2
    c94e:	429a      	cmp	r2, r3
    c950:	f6ff af3f 	blt.w	c7d2 <uip_process+0xf6a>
    c954:	e004      	b.n	c960 <uip_process+0x10f8>
					switch( uip_connr->tcpstateflags & UIP_TS_MASK )
					{
						case UIP_SYN_RCVD:
							/* In the SYN_RCVD state, we should retransmit our
			   				SYNACK. */
							goto tcp_send_synack;
    c956:	bf00      	nop
    c958:	e002      	b.n	c960 <uip_process+0x10f8>
		{
			opt = uip_buf[UIP_TCPIP_HLEN + UIP_LLH_LEN + c];
			if( opt == TCP_OPT_END )
			{
				/* End of options. */
				break;
    c95a:	bf00      	nop
    c95c:	e000      	b.n	c960 <uip_process+0x10f8>
				can skip past them. */
				if( uip_buf[UIP_TCPIP_HLEN + UIP_LLH_LEN + 1 + c] == 0 )
				{
					/* If the length field is zero, the options are malformed
					and we don't process them further. */
					break;
    c95e:	bf00      	nop
		}
	}

	/* Our response will be a SYNACK. */
	#if UIP_ACTIVE_OPEN
		tcp_send_synack : BUF->flags = TCP_ACK;
    c960:	f240 236c 	movw	r3, #620	; 0x26c
    c964:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c968:	681b      	ldr	r3, [r3, #0]
    c96a:	f103 030e 	add.w	r3, r3, #14
    c96e:	f04f 0210 	mov.w	r2, #16
    c972:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
tcp_send_syn:
		BUF->flags |= TCP_SYN;
    c976:	f240 236c 	movw	r3, #620	; 0x26c
    c97a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c97e:	681b      	ldr	r3, [r3, #0]
    c980:	f103 020e 	add.w	r2, r3, #14
    c984:	f240 236c 	movw	r3, #620	; 0x26c
    c988:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c98c:	681b      	ldr	r3, [r3, #0]
    c98e:	f103 030e 	add.w	r3, r3, #14
    c992:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
    c996:	f043 0302 	orr.w	r3, r3, #2
    c99a:	b2db      	uxtb	r3, r3
    c99c:	f882 3021 	strb.w	r3, [r2, #33]	; 0x21
		tcp_send_synack : BUF->flags = TCP_SYN | TCP_ACK;
	#endif /* UIP_ACTIVE_OPEN */

	/* We send out the TCP Maximum Segment Size option with our
	SYNACK. */
	BUF->optdata[ 0 ] = TCP_OPT_MSS;
    c9a0:	f240 236c 	movw	r3, #620	; 0x26c
    c9a4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c9a8:	681b      	ldr	r3, [r3, #0]
    c9aa:	f103 030e 	add.w	r3, r3, #14
    c9ae:	f04f 0202 	mov.w	r2, #2
    c9b2:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
	BUF->optdata[ 1 ] = TCP_OPT_MSS_LEN;
    c9b6:	f240 236c 	movw	r3, #620	; 0x26c
    c9ba:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c9be:	681b      	ldr	r3, [r3, #0]
    c9c0:	f103 030e 	add.w	r3, r3, #14
    c9c4:	f04f 0204 	mov.w	r2, #4
    c9c8:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29
	BUF->optdata[ 2 ] = ( UIP_TCP_MSS ) / 256;
    c9cc:	f240 236c 	movw	r3, #620	; 0x26c
    c9d0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c9d4:	681b      	ldr	r3, [r3, #0]
    c9d6:	f103 030e 	add.w	r3, r3, #14
    c9da:	f04f 0205 	mov.w	r2, #5
    c9de:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a
	BUF->optdata[ 3 ] = ( UIP_TCP_MSS ) & 255;
    c9e2:	f240 236c 	movw	r3, #620	; 0x26c
    c9e6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c9ea:	681b      	ldr	r3, [r3, #0]
    c9ec:	f103 030e 	add.w	r3, r3, #14
    c9f0:	f06f 026d 	mvn.w	r2, #109	; 0x6d
    c9f4:	f883 202b 	strb.w	r2, [r3, #43]	; 0x2b
	uip_len = UIP_IPTCPH_LEN + TCP_OPT_MSS_LEN;
    c9f8:	f24a 73ac 	movw	r3, #42924	; 0xa7ac
    c9fc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ca00:	f04f 022c 	mov.w	r2, #44	; 0x2c
    ca04:	801a      	strh	r2, [r3, #0]
	BUF->tcpoffset = ( (UIP_TCPH_LEN + TCP_OPT_MSS_LEN) / 4 ) << 4;
    ca06:	f240 236c 	movw	r3, #620	; 0x26c
    ca0a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ca0e:	681b      	ldr	r3, [r3, #0]
    ca10:	f103 030e 	add.w	r3, r3, #14
    ca14:	f04f 0260 	mov.w	r2, #96	; 0x60
    ca18:	f883 2020 	strb.w	r2, [r3, #32]
	goto tcp_send;
    ca1c:	f000 bdb5 	b.w	d58a <uip_process+0x1d22>
			BUF->destport == uip_connr->lport &&
			BUF->srcport == uip_connr->rport &&
			uip_ipaddr_cmp(&BUF->srcipaddr, &uip_connr->ripaddr)
		)
		{
			goto found;
    ca20:	bf00      	nop
	BUF->tcpoffset = ( (UIP_TCPH_LEN + TCP_OPT_MSS_LEN) / 4 ) << 4;
	goto tcp_send;

	/* This label will be jumped to if we found an active connection. */
found:
	uip_conn = uip_connr;
    ca22:	f24a 73c0 	movw	r3, #42944	; 0xa7c0
    ca26:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ca2a:	601c      	str	r4, [r3, #0]
	uip_flags = 0;
    ca2c:	f24a 73b8 	movw	r3, #42936	; 0xa7b8
    ca30:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ca34:	f04f 0200 	mov.w	r2, #0
    ca38:	701a      	strb	r2, [r3, #0]

	/* We do a very naive form of TCP reset processing; we just accept
	any RST and kill our connection. We should in fact check if the
	sequence number of this reset is wihtin our advertised window
	before we accept the reset. */
	if( BUF->flags & TCP_RST )
    ca3a:	f240 236c 	movw	r3, #620	; 0x26c
    ca3e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ca42:	681b      	ldr	r3, [r3, #0]
    ca44:	f103 030e 	add.w	r3, r3, #14
    ca48:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
    ca4c:	f003 0304 	and.w	r3, r3, #4
    ca50:	2b00      	cmp	r3, #0
    ca52:	d00d      	beq.n	ca70 <uip_process+0x1208>
	{
		uip_connr->tcpstateflags = UIP_CLOSED;
    ca54:	f04f 0300 	mov.w	r3, #0
    ca58:	7663      	strb	r3, [r4, #25]
		UIP_LOG( "tcp: got reset, aborting connection." );
		uip_flags = UIP_ABORT;
    ca5a:	f24a 73b8 	movw	r3, #42936	; 0xa7b8
    ca5e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ca62:	f04f 0220 	mov.w	r2, #32
    ca66:	701a      	strb	r2, [r3, #0]
		UIP_APPCALL();
    ca68:	f002 fc04 	bl	f274 <httpd_appcall>
		goto drop;
    ca6c:	f000 bfc0 	b.w	d9f0 <uip_process+0x2188>
	}

	/* Calculate the length of the data, if the application has sent
	any data to us. */
	c = ( BUF->tcpoffset >> 4 ) << 2;
    ca70:	f240 236c 	movw	r3, #620	; 0x26c
    ca74:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ca78:	681b      	ldr	r3, [r3, #0]
    ca7a:	f103 030e 	add.w	r3, r3, #14
    ca7e:	f893 3020 	ldrb.w	r3, [r3, #32]
    ca82:	ea4f 1313 	mov.w	r3, r3, lsr #4
    ca86:	b2db      	uxtb	r3, r3
    ca88:	ea4f 0383 	mov.w	r3, r3, lsl #2
    ca8c:	b2da      	uxtb	r2, r3
    ca8e:	f642 3356 	movw	r3, #11094	; 0x2b56
    ca92:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ca96:	701a      	strb	r2, [r3, #0]

	/* uip_len will contain the length of the actual TCP data. This is
	calculated by subtracing the length of the TCP header (in
	c) and the length of the IP header (20 bytes). */
	uip_len = uip_len - c - UIP_IPH_LEN;
    ca98:	f24a 73ac 	movw	r3, #42924	; 0xa7ac
    ca9c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    caa0:	881a      	ldrh	r2, [r3, #0]
    caa2:	f642 3356 	movw	r3, #11094	; 0x2b56
    caa6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    caaa:	781b      	ldrb	r3, [r3, #0]
    caac:	ebc3 0302 	rsb	r3, r3, r2
    cab0:	b29b      	uxth	r3, r3
    cab2:	f1a3 0314 	sub.w	r3, r3, #20
    cab6:	b29a      	uxth	r2, r3
    cab8:	f24a 73ac 	movw	r3, #42924	; 0xa7ac
    cabc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cac0:	801a      	strh	r2, [r3, #0]

	/* First, check if the sequence number of the incoming packet is
	what we're expecting next. If not, we send out an ACK with the
	correct numbers in. */
	if( !(((uip_connr->tcpstateflags & UIP_TS_MASK) == UIP_SYN_SENT) && ((BUF->flags & TCP_CTL) == (TCP_SYN | TCP_ACK))) )
    cac2:	7e63      	ldrb	r3, [r4, #25]
    cac4:	f003 030f 	and.w	r3, r3, #15
    cac8:	2b02      	cmp	r3, #2
    caca:	d10c      	bne.n	cae6 <uip_process+0x127e>
    cacc:	f240 236c 	movw	r3, #620	; 0x26c
    cad0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cad4:	681b      	ldr	r3, [r3, #0]
    cad6:	f103 030e 	add.w	r3, r3, #14
    cada:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
    cade:	f003 033f 	and.w	r3, r3, #63	; 0x3f
    cae2:	2b12      	cmp	r3, #18
    cae4:	d043      	beq.n	cb6e <uip_process+0x1306>
	{
		if
		(
			(uip_len > 0 || ((BUF->flags & (TCP_SYN | TCP_FIN)) != 0)) &&
    cae6:	f24a 73ac 	movw	r3, #42924	; 0xa7ac
    caea:	f2c2 0300 	movt	r3, #8192	; 0x2000
    caee:	881b      	ldrh	r3, [r3, #0]
	what we're expecting next. If not, we send out an ACK with the
	correct numbers in. */
	if( !(((uip_connr->tcpstateflags & UIP_TS_MASK) == UIP_SYN_SENT) && ((BUF->flags & TCP_CTL) == (TCP_SYN | TCP_ACK))) )
	{
		if
		(
    caf0:	2b00      	cmp	r3, #0
    caf2:	d10c      	bne.n	cb0e <uip_process+0x12a6>
			(uip_len > 0 || ((BUF->flags & (TCP_SYN | TCP_FIN)) != 0)) &&
    caf4:	f240 236c 	movw	r3, #620	; 0x26c
    caf8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cafc:	681b      	ldr	r3, [r3, #0]
    cafe:	f103 030e 	add.w	r3, r3, #14
    cb02:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
    cb06:	f003 0303 	and.w	r3, r3, #3
	what we're expecting next. If not, we send out an ACK with the
	correct numbers in. */
	if( !(((uip_connr->tcpstateflags & UIP_TS_MASK) == UIP_SYN_SENT) && ((BUF->flags & TCP_CTL) == (TCP_SYN | TCP_ACK))) )
	{
		if
		(
    cb0a:	2b00      	cmp	r3, #0
    cb0c:	d02f      	beq.n	cb6e <uip_process+0x1306>
			(uip_len > 0 || ((BUF->flags & (TCP_SYN | TCP_FIN)) != 0)) &&
			(
				BUF->seqno[ 0 ] != uip_connr->rcv_nxt[ 0 ] ||
    cb0e:	f240 236c 	movw	r3, #620	; 0x26c
    cb12:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cb16:	681b      	ldr	r3, [r3, #0]
    cb18:	f103 030e 	add.w	r3, r3, #14
    cb1c:	7e1a      	ldrb	r2, [r3, #24]
    cb1e:	7a23      	ldrb	r3, [r4, #8]
	what we're expecting next. If not, we send out an ACK with the
	correct numbers in. */
	if( !(((uip_connr->tcpstateflags & UIP_TS_MASK) == UIP_SYN_SENT) && ((BUF->flags & TCP_CTL) == (TCP_SYN | TCP_ACK))) )
	{
		if
		(
    cb20:	429a      	cmp	r2, r3
    cb22:	f040 8515 	bne.w	d550 <uip_process+0x1ce8>
			(uip_len > 0 || ((BUF->flags & (TCP_SYN | TCP_FIN)) != 0)) &&
			(
				BUF->seqno[ 0 ] != uip_connr->rcv_nxt[ 0 ] ||
				BUF->seqno[ 1 ] != uip_connr->rcv_nxt[ 1 ] ||
    cb26:	f240 236c 	movw	r3, #620	; 0x26c
    cb2a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cb2e:	681b      	ldr	r3, [r3, #0]
    cb30:	f103 030e 	add.w	r3, r3, #14
    cb34:	7e5a      	ldrb	r2, [r3, #25]
    cb36:	7a63      	ldrb	r3, [r4, #9]
	what we're expecting next. If not, we send out an ACK with the
	correct numbers in. */
	if( !(((uip_connr->tcpstateflags & UIP_TS_MASK) == UIP_SYN_SENT) && ((BUF->flags & TCP_CTL) == (TCP_SYN | TCP_ACK))) )
	{
		if
		(
    cb38:	429a      	cmp	r2, r3
    cb3a:	f040 8509 	bne.w	d550 <uip_process+0x1ce8>
			(uip_len > 0 || ((BUF->flags & (TCP_SYN | TCP_FIN)) != 0)) &&
			(
				BUF->seqno[ 0 ] != uip_connr->rcv_nxt[ 0 ] ||
				BUF->seqno[ 1 ] != uip_connr->rcv_nxt[ 1 ] ||
				BUF->seqno[ 2 ] != uip_connr->rcv_nxt[ 2 ] ||
    cb3e:	f240 236c 	movw	r3, #620	; 0x26c
    cb42:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cb46:	681b      	ldr	r3, [r3, #0]
    cb48:	f103 030e 	add.w	r3, r3, #14
    cb4c:	7e9a      	ldrb	r2, [r3, #26]
    cb4e:	7aa3      	ldrb	r3, [r4, #10]
	what we're expecting next. If not, we send out an ACK with the
	correct numbers in. */
	if( !(((uip_connr->tcpstateflags & UIP_TS_MASK) == UIP_SYN_SENT) && ((BUF->flags & TCP_CTL) == (TCP_SYN | TCP_ACK))) )
	{
		if
		(
    cb50:	429a      	cmp	r2, r3
    cb52:	f040 84fd 	bne.w	d550 <uip_process+0x1ce8>
			(uip_len > 0 || ((BUF->flags & (TCP_SYN | TCP_FIN)) != 0)) &&
			(
				BUF->seqno[ 0 ] != uip_connr->rcv_nxt[ 0 ] ||
				BUF->seqno[ 1 ] != uip_connr->rcv_nxt[ 1 ] ||
				BUF->seqno[ 2 ] != uip_connr->rcv_nxt[ 2 ] ||
				BUF->seqno[ 3 ] != uip_connr->rcv_nxt[ 3 ]
    cb56:	f240 236c 	movw	r3, #620	; 0x26c
    cb5a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cb5e:	681b      	ldr	r3, [r3, #0]
    cb60:	f103 030e 	add.w	r3, r3, #14
    cb64:	7eda      	ldrb	r2, [r3, #27]
    cb66:	7ae3      	ldrb	r3, [r4, #11]
	what we're expecting next. If not, we send out an ACK with the
	correct numbers in. */
	if( !(((uip_connr->tcpstateflags & UIP_TS_MASK) == UIP_SYN_SENT) && ((BUF->flags & TCP_CTL) == (TCP_SYN | TCP_ACK))) )
	{
		if
		(
    cb68:	429a      	cmp	r2, r3
    cb6a:	f040 84f1 	bne.w	d550 <uip_process+0x1ce8>

	/* Next, check if the incoming segment acknowledges any outstanding
	data. If so, we update the sequence number, reset the length of
	the outstanding data, calculate RTT estimations, and reset the
	retransmission timer. */
	if( (BUF->flags & TCP_ACK) && uip_outstanding(uip_connr) )
    cb6e:	f240 236c 	movw	r3, #620	; 0x26c
    cb72:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cb76:	681b      	ldr	r3, [r3, #0]
    cb78:	f103 030e 	add.w	r3, r3, #14
    cb7c:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
    cb80:	f003 0310 	and.w	r3, r3, #16
    cb84:	2b00      	cmp	r3, #0
    cb86:	f000 80a1 	beq.w	cccc <uip_process+0x1464>
    cb8a:	8a23      	ldrh	r3, [r4, #16]
    cb8c:	2b00      	cmp	r3, #0
    cb8e:	f000 809d 	beq.w	cccc <uip_process+0x1464>
	{
		uip_add32( uip_connr->snd_nxt, uip_connr->len );
    cb92:	f104 020c 	add.w	r2, r4, #12
    cb96:	8a23      	ldrh	r3, [r4, #16]
    cb98:	4610      	mov	r0, r2
    cb9a:	4619      	mov	r1, r3
    cb9c:	f7fe fab0 	bl	b100 <uip_add32>

		if
		(
			BUF->ackno[ 0 ] == uip_acc32[ 0 ] &&
    cba0:	f240 236c 	movw	r3, #620	; 0x26c
    cba4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cba8:	681b      	ldr	r3, [r3, #0]
    cbaa:	f103 030e 	add.w	r3, r3, #14
    cbae:	7f1a      	ldrb	r2, [r3, #28]
    cbb0:	f24a 73b4 	movw	r3, #42932	; 0xa7b4
    cbb4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cbb8:	781b      	ldrb	r3, [r3, #0]
	if( (BUF->flags & TCP_ACK) && uip_outstanding(uip_connr) )
	{
		uip_add32( uip_connr->snd_nxt, uip_connr->len );

		if
		(
    cbba:	429a      	cmp	r2, r3
    cbbc:	f040 8086 	bne.w	cccc <uip_process+0x1464>
			BUF->ackno[ 0 ] == uip_acc32[ 0 ] &&
			BUF->ackno[ 1 ] == uip_acc32[ 1 ] &&
    cbc0:	f240 236c 	movw	r3, #620	; 0x26c
    cbc4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cbc8:	681b      	ldr	r3, [r3, #0]
    cbca:	f103 030e 	add.w	r3, r3, #14
    cbce:	7f5a      	ldrb	r2, [r3, #29]
    cbd0:	f24a 73b4 	movw	r3, #42932	; 0xa7b4
    cbd4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cbd8:	785b      	ldrb	r3, [r3, #1]
	if( (BUF->flags & TCP_ACK) && uip_outstanding(uip_connr) )
	{
		uip_add32( uip_connr->snd_nxt, uip_connr->len );

		if
		(
    cbda:	429a      	cmp	r2, r3
    cbdc:	d176      	bne.n	cccc <uip_process+0x1464>
			BUF->ackno[ 0 ] == uip_acc32[ 0 ] &&
			BUF->ackno[ 1 ] == uip_acc32[ 1 ] &&
			BUF->ackno[ 2 ] == uip_acc32[ 2 ] &&
    cbde:	f240 236c 	movw	r3, #620	; 0x26c
    cbe2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cbe6:	681b      	ldr	r3, [r3, #0]
    cbe8:	f103 030e 	add.w	r3, r3, #14
    cbec:	7f9a      	ldrb	r2, [r3, #30]
    cbee:	f24a 73b4 	movw	r3, #42932	; 0xa7b4
    cbf2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cbf6:	789b      	ldrb	r3, [r3, #2]
	if( (BUF->flags & TCP_ACK) && uip_outstanding(uip_connr) )
	{
		uip_add32( uip_connr->snd_nxt, uip_connr->len );

		if
		(
    cbf8:	429a      	cmp	r2, r3
    cbfa:	d167      	bne.n	cccc <uip_process+0x1464>
			BUF->ackno[ 0 ] == uip_acc32[ 0 ] &&
			BUF->ackno[ 1 ] == uip_acc32[ 1 ] &&
			BUF->ackno[ 2 ] == uip_acc32[ 2 ] &&
			BUF->ackno[ 3 ] == uip_acc32[ 3 ]
    cbfc:	f240 236c 	movw	r3, #620	; 0x26c
    cc00:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cc04:	681b      	ldr	r3, [r3, #0]
    cc06:	f103 030e 	add.w	r3, r3, #14
    cc0a:	7fda      	ldrb	r2, [r3, #31]
    cc0c:	f24a 73b4 	movw	r3, #42932	; 0xa7b4
    cc10:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cc14:	78db      	ldrb	r3, [r3, #3]
	if( (BUF->flags & TCP_ACK) && uip_outstanding(uip_connr) )
	{
		uip_add32( uip_connr->snd_nxt, uip_connr->len );

		if
		(
    cc16:	429a      	cmp	r2, r3
    cc18:	d158      	bne.n	cccc <uip_process+0x1464>
			BUF->ackno[ 2 ] == uip_acc32[ 2 ] &&
			BUF->ackno[ 3 ] == uip_acc32[ 3 ]
		)
		{
			/* Update sequence number. */
			uip_connr->snd_nxt[ 0 ] = uip_acc32[ 0 ];
    cc1a:	f24a 73b4 	movw	r3, #42932	; 0xa7b4
    cc1e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cc22:	781b      	ldrb	r3, [r3, #0]
    cc24:	7323      	strb	r3, [r4, #12]
			uip_connr->snd_nxt[ 1 ] = uip_acc32[ 1 ];
    cc26:	f24a 73b4 	movw	r3, #42932	; 0xa7b4
    cc2a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cc2e:	785b      	ldrb	r3, [r3, #1]
    cc30:	7363      	strb	r3, [r4, #13]
			uip_connr->snd_nxt[ 2 ] = uip_acc32[ 2 ];
    cc32:	f24a 73b4 	movw	r3, #42932	; 0xa7b4
    cc36:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cc3a:	789b      	ldrb	r3, [r3, #2]
    cc3c:	73a3      	strb	r3, [r4, #14]
			uip_connr->snd_nxt[ 3 ] = uip_acc32[ 3 ];
    cc3e:	f24a 73b4 	movw	r3, #42932	; 0xa7b4
    cc42:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cc46:	78db      	ldrb	r3, [r3, #3]
    cc48:	73e3      	strb	r3, [r4, #15]

			/* Do RTT estimation, unless we have done retransmissions. */
			if( uip_connr->nrtx == 0 )
    cc4a:	7ee3      	ldrb	r3, [r4, #27]
    cc4c:	2b00      	cmp	r3, #0
    cc4e:	d131      	bne.n	ccb4 <uip_process+0x144c>
			{
				signed char m;
				m = uip_connr->rto - uip_connr->timer;
    cc50:	7e22      	ldrb	r2, [r4, #24]
    cc52:	7ea3      	ldrb	r3, [r4, #26]
    cc54:	ebc3 0302 	rsb	r3, r3, r2
    cc58:	b2db      	uxtb	r3, r3
    cc5a:	73fb      	strb	r3, [r7, #15]

				/* This is taken directly from VJs original code in his paper */
				m = m - ( uip_connr->sa >> 3 );
    cc5c:	7bfa      	ldrb	r2, [r7, #15]
    cc5e:	7da3      	ldrb	r3, [r4, #22]
    cc60:	ea4f 03d3 	mov.w	r3, r3, lsr #3
    cc64:	b2db      	uxtb	r3, r3
    cc66:	ebc3 0302 	rsb	r3, r3, r2
    cc6a:	b2db      	uxtb	r3, r3
    cc6c:	73fb      	strb	r3, [r7, #15]
				uip_connr->sa += m;
    cc6e:	7da2      	ldrb	r2, [r4, #22]
    cc70:	7bfb      	ldrb	r3, [r7, #15]
    cc72:	4413      	add	r3, r2
    cc74:	b2db      	uxtb	r3, r3
    cc76:	75a3      	strb	r3, [r4, #22]
				if( m < 0 )
    cc78:	f997 300f 	ldrsb.w	r3, [r7, #15]
    cc7c:	2b00      	cmp	r3, #0
    cc7e:	da03      	bge.n	cc88 <uip_process+0x1420>
				{
					m = -m;
    cc80:	7bfb      	ldrb	r3, [r7, #15]
    cc82:	f1c3 0300 	rsb	r3, r3, #0
    cc86:	73fb      	strb	r3, [r7, #15]
				}

				m = m - ( uip_connr->sv >> 2 );
    cc88:	7bfa      	ldrb	r2, [r7, #15]
    cc8a:	7de3      	ldrb	r3, [r4, #23]
    cc8c:	ea4f 0393 	mov.w	r3, r3, lsr #2
    cc90:	b2db      	uxtb	r3, r3
    cc92:	ebc3 0302 	rsb	r3, r3, r2
    cc96:	b2db      	uxtb	r3, r3
    cc98:	73fb      	strb	r3, [r7, #15]
				uip_connr->sv += m;
    cc9a:	7de2      	ldrb	r2, [r4, #23]
    cc9c:	7bfb      	ldrb	r3, [r7, #15]
    cc9e:	4413      	add	r3, r2
    cca0:	b2db      	uxtb	r3, r3
    cca2:	75e3      	strb	r3, [r4, #23]
				uip_connr->rto = ( uip_connr->sa >> 3 ) + uip_connr->sv;
    cca4:	7da3      	ldrb	r3, [r4, #22]
    cca6:	ea4f 03d3 	mov.w	r3, r3, lsr #3
    ccaa:	b2da      	uxtb	r2, r3
    ccac:	7de3      	ldrb	r3, [r4, #23]
    ccae:	4413      	add	r3, r2
    ccb0:	b2db      	uxtb	r3, r3
    ccb2:	7623      	strb	r3, [r4, #24]
			}

			/* Set the acknowledged flag. */
			uip_flags = UIP_ACKDATA;
    ccb4:	f24a 73b8 	movw	r3, #42936	; 0xa7b8
    ccb8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ccbc:	f04f 0201 	mov.w	r2, #1
    ccc0:	701a      	strb	r2, [r3, #0]

			/* Reset the retransmission timer. */
			uip_connr->timer = uip_connr->rto;
    ccc2:	7e23      	ldrb	r3, [r4, #24]
    ccc4:	76a3      	strb	r3, [r4, #26]

			/* Reset length of outstanding data. */
			uip_connr->len = 0;
    ccc6:	f04f 0300 	mov.w	r3, #0
    ccca:	8223      	strh	r3, [r4, #16]
		}
	}

	/* Do different things depending on in what state the connection is. */
	switch( uip_connr->tcpstateflags & UIP_TS_MASK )
    cccc:	7e63      	ldrb	r3, [r4, #25]
    ccce:	f003 030f 	and.w	r3, r3, #15
    ccd2:	f103 33ff 	add.w	r3, r3, #4294967295
    ccd6:	2b07      	cmp	r3, #7
    ccd8:	f200 867b 	bhi.w	d9d2 <uip_process+0x216a>
    ccdc:	a201      	add	r2, pc, #4	; (adr r2, cce4 <uip_process+0x147c>)
    ccde:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
    cce2:	bf00      	nop
    cce4:	0000cd05 	.word	0x0000cd05
    cce8:	0000cd81 	.word	0x0000cd81
    ccec:	0000d01b 	.word	0x0000d01b
    ccf0:	0000d3ff 	.word	0x0000d3ff
    ccf4:	0000d4b7 	.word	0x0000d4b7
    ccf8:	0000d52b 	.word	0x0000d52b
    ccfc:	0000d54f 	.word	0x0000d54f
    cd00:	0000d3cf 	.word	0x0000d3cf
		case UIP_SYN_RCVD:
			/* In SYN_RCVD we have sent out a SYNACK in response to a SYN, and
	   		we are waiting for an ACK that acknowledges the data we sent
	   		out the last time. Therefore, we want to have the UIP_ACKDATA
	   		flag set. If so, we enter the ESTABLISHED state. */
			if( uip_flags & UIP_ACKDATA )
    cd04:	f24a 73b8 	movw	r3, #42936	; 0xa7b8
    cd08:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cd0c:	781b      	ldrb	r3, [r3, #0]
    cd0e:	f003 0301 	and.w	r3, r3, #1
    cd12:	b2db      	uxtb	r3, r3
    cd14:	2b00      	cmp	r3, #0
    cd16:	f000 865e 	beq.w	d9d6 <uip_process+0x216e>
			{
				uip_connr->tcpstateflags = UIP_ESTABLISHED;
    cd1a:	f04f 0303 	mov.w	r3, #3
    cd1e:	7663      	strb	r3, [r4, #25]
				uip_flags = UIP_CONNECTED;
    cd20:	f24a 73b8 	movw	r3, #42936	; 0xa7b8
    cd24:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cd28:	f04f 0240 	mov.w	r2, #64	; 0x40
    cd2c:	701a      	strb	r2, [r3, #0]
				uip_connr->len = 0;
    cd2e:	f04f 0300 	mov.w	r3, #0
    cd32:	8223      	strh	r3, [r4, #16]
				if( uip_len > 0 )
    cd34:	f24a 73ac 	movw	r3, #42924	; 0xa7ac
    cd38:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cd3c:	881b      	ldrh	r3, [r3, #0]
    cd3e:	2b00      	cmp	r3, #0
    cd40:	d014      	beq.n	cd6c <uip_process+0x1504>
				{
					uip_flags |= UIP_NEWDATA;
    cd42:	f24a 73b8 	movw	r3, #42936	; 0xa7b8
    cd46:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cd4a:	781b      	ldrb	r3, [r3, #0]
    cd4c:	f043 0302 	orr.w	r3, r3, #2
    cd50:	b2da      	uxtb	r2, r3
    cd52:	f24a 73b8 	movw	r3, #42936	; 0xa7b8
    cd56:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cd5a:	701a      	strb	r2, [r3, #0]
					uip_add_rcv_nxt( uip_len );
    cd5c:	f24a 73ac 	movw	r3, #42924	; 0xa7ac
    cd60:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cd64:	881b      	ldrh	r3, [r3, #0]
    cd66:	4618      	mov	r0, r3
    cd68:	f7fe fd3c 	bl	b7e4 <uip_add_rcv_nxt>
				}

				uip_slen = 0;
    cd6c:	f64c 0338 	movw	r3, #51256	; 0xc838
    cd70:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cd74:	f04f 0200 	mov.w	r2, #0
    cd78:	801a      	strh	r2, [r3, #0]
				UIP_APPCALL();
    cd7a:	f002 fa7b 	bl	f274 <httpd_appcall>
				goto appsend;
    cd7e:	e267      	b.n	d250 <uip_process+0x19e8>
			case UIP_SYN_SENT:
				/* In SYN_SENT, we wait for a SYNACK that is sent in response to
				our SYN. The rcv_nxt is set to sequence number in the SYNACK
				plus one, and we send an ACK. We move into the ESTABLISHED
				state. */
				if( (uip_flags & UIP_ACKDATA) && (BUF->flags & TCP_CTL) == (TCP_SYN | TCP_ACK) )
    cd80:	f24a 73b8 	movw	r3, #42936	; 0xa7b8
    cd84:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cd88:	781b      	ldrb	r3, [r3, #0]
    cd8a:	f003 0301 	and.w	r3, r3, #1
    cd8e:	b2db      	uxtb	r3, r3
    cd90:	2b00      	cmp	r3, #0
    cd92:	f000 812f 	beq.w	cff4 <uip_process+0x178c>
    cd96:	f240 236c 	movw	r3, #620	; 0x26c
    cd9a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cd9e:	681b      	ldr	r3, [r3, #0]
    cda0:	f103 030e 	add.w	r3, r3, #14
    cda4:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
    cda8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
    cdac:	2b12      	cmp	r3, #18
    cdae:	f040 8121 	bne.w	cff4 <uip_process+0x178c>
				{
					/* Parse the TCP MSS option, if present. */
					if( (BUF->tcpoffset & 0xf0) > 0x50 )
    cdb2:	f240 236c 	movw	r3, #620	; 0x26c
    cdb6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cdba:	681b      	ldr	r3, [r3, #0]
    cdbc:	f103 030e 	add.w	r3, r3, #14
    cdc0:	f893 3020 	ldrb.w	r3, [r3, #32]
    cdc4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
    cdc8:	2b50      	cmp	r3, #80	; 0x50
    cdca:	f340 80cd 	ble.w	cf68 <uip_process+0x1700>
					{
						for( c = 0; c < ((BUF->tcpoffset >> 4) - 5) << 2; )
    cdce:	f642 3356 	movw	r3, #11094	; 0x2b56
    cdd2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cdd6:	f04f 0200 	mov.w	r2, #0
    cdda:	701a      	strb	r2, [r3, #0]
    cddc:	e0a7      	b.n	cf2e <uip_process+0x16c6>
						{
							opt = uip_buf[UIP_IPTCPH_LEN + UIP_LLH_LEN + c];
    cdde:	f240 236c 	movw	r3, #620	; 0x26c
    cde2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cde6:	681a      	ldr	r2, [r3, #0]
    cde8:	f642 3356 	movw	r3, #11094	; 0x2b56
    cdec:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cdf0:	781b      	ldrb	r3, [r3, #0]
    cdf2:	f103 0336 	add.w	r3, r3, #54	; 0x36
    cdf6:	4413      	add	r3, r2
    cdf8:	781a      	ldrb	r2, [r3, #0]
    cdfa:	f642 3357 	movw	r3, #11095	; 0x2b57
    cdfe:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ce02:	701a      	strb	r2, [r3, #0]
							if( opt == TCP_OPT_END )
    ce04:	f642 3357 	movw	r3, #11095	; 0x2b57
    ce08:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ce0c:	781b      	ldrb	r3, [r3, #0]
    ce0e:	2b00      	cmp	r3, #0
    ce10:	f000 80a7 	beq.w	cf62 <uip_process+0x16fa>
							{
								/* End of options. */
								break;
							}
							else if( opt == TCP_OPT_NOOP )
    ce14:	f642 3357 	movw	r3, #11095	; 0x2b57
    ce18:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ce1c:	781b      	ldrb	r3, [r3, #0]
    ce1e:	2b01      	cmp	r3, #1
    ce20:	d10d      	bne.n	ce3e <uip_process+0x15d6>
							{
								++c;
    ce22:	f642 3356 	movw	r3, #11094	; 0x2b56
    ce26:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ce2a:	781b      	ldrb	r3, [r3, #0]
    ce2c:	f103 0301 	add.w	r3, r3, #1
    ce30:	b2da      	uxtb	r2, r3
    ce32:	f642 3356 	movw	r3, #11094	; 0x2b56
    ce36:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ce3a:	701a      	strb	r2, [r3, #0]
    ce3c:	e077      	b.n	cf2e <uip_process+0x16c6>

								/* NOP option. */
							}
							else if( opt == TCP_OPT_MSS && uip_buf[UIP_TCPIP_HLEN + UIP_LLH_LEN + 1 + c] == TCP_OPT_MSS_LEN )
    ce3e:	f642 3357 	movw	r3, #11095	; 0x2b57
    ce42:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ce46:	781b      	ldrb	r3, [r3, #0]
    ce48:	2b02      	cmp	r3, #2
    ce4a:	d146      	bne.n	ceda <uip_process+0x1672>
    ce4c:	f240 236c 	movw	r3, #620	; 0x26c
    ce50:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ce54:	681a      	ldr	r2, [r3, #0]
    ce56:	f642 3356 	movw	r3, #11094	; 0x2b56
    ce5a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ce5e:	781b      	ldrb	r3, [r3, #0]
    ce60:	f103 0337 	add.w	r3, r3, #55	; 0x37
    ce64:	4413      	add	r3, r2
    ce66:	781b      	ldrb	r3, [r3, #0]
    ce68:	2b04      	cmp	r3, #4
    ce6a:	d136      	bne.n	ceda <uip_process+0x1672>
							{
								/* An MSS option with the right option length. */
								tmp16 = ( uip_buf[UIP_TCPIP_HLEN + UIP_LLH_LEN + 2 + c] << 8 ) | uip_buf[UIP_TCPIP_HLEN + UIP_LLH_LEN + 3 + c];
    ce6c:	f240 236c 	movw	r3, #620	; 0x26c
    ce70:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ce74:	681a      	ldr	r2, [r3, #0]
    ce76:	f642 3356 	movw	r3, #11094	; 0x2b56
    ce7a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ce7e:	781b      	ldrb	r3, [r3, #0]
    ce80:	f103 0338 	add.w	r3, r3, #56	; 0x38
    ce84:	4413      	add	r3, r2
    ce86:	781b      	ldrb	r3, [r3, #0]
    ce88:	ea4f 2303 	mov.w	r3, r3, lsl #8
    ce8c:	b29a      	uxth	r2, r3
    ce8e:	f240 236c 	movw	r3, #620	; 0x26c
    ce92:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ce96:	6819      	ldr	r1, [r3, #0]
    ce98:	f642 3356 	movw	r3, #11094	; 0x2b56
    ce9c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cea0:	781b      	ldrb	r3, [r3, #0]
    cea2:	f103 0339 	add.w	r3, r3, #57	; 0x39
    cea6:	440b      	add	r3, r1
    cea8:	781b      	ldrb	r3, [r3, #0]
    ceaa:	ea42 0303 	orr.w	r3, r2, r3
    ceae:	b29b      	uxth	r3, r3
    ceb0:	b29a      	uxth	r2, r3
    ceb2:	f642 3358 	movw	r3, #11096	; 0x2b58
    ceb6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ceba:	801a      	strh	r2, [r3, #0]
								uip_connr->initialmss = uip_connr->mss = tmp16 > UIP_TCP_MSS ? UIP_TCP_MSS : tmp16;
    cebc:	f642 3358 	movw	r3, #11096	; 0x2b58
    cec0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cec4:	881a      	ldrh	r2, [r3, #0]
    cec6:	f240 5392 	movw	r3, #1426	; 0x592
    ceca:	429a      	cmp	r2, r3
    cecc:	bf38      	it	cc
    cece:	4613      	movcc	r3, r2
    ced0:	b29b      	uxth	r3, r3
    ced2:	8263      	strh	r3, [r4, #18]
    ced4:	8a63      	ldrh	r3, [r4, #18]
    ced6:	82a3      	strh	r3, [r4, #20]

								/* And we are done processing options. */
								break;
    ced8:	e046      	b.n	cf68 <uip_process+0x1700>
							}
							else
							{
								/* All other options have a length field, so that we easily
								can skip past them. */
								if( uip_buf[UIP_TCPIP_HLEN + UIP_LLH_LEN + 1 + c] == 0 )
    ceda:	f240 236c 	movw	r3, #620	; 0x26c
    cede:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cee2:	681a      	ldr	r2, [r3, #0]
    cee4:	f642 3356 	movw	r3, #11094	; 0x2b56
    cee8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ceec:	781b      	ldrb	r3, [r3, #0]
    ceee:	f103 0337 	add.w	r3, r3, #55	; 0x37
    cef2:	4413      	add	r3, r2
    cef4:	781b      	ldrb	r3, [r3, #0]
    cef6:	2b00      	cmp	r3, #0
    cef8:	d035      	beq.n	cf66 <uip_process+0x16fe>
									/* If the length field is zero, the options are malformed
									and we don't process them further. */
									break;
								}

								c += uip_buf[UIP_TCPIP_HLEN + UIP_LLH_LEN + 1 + c];
    cefa:	f240 236c 	movw	r3, #620	; 0x26c
    cefe:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cf02:	681a      	ldr	r2, [r3, #0]
    cf04:	f642 3356 	movw	r3, #11094	; 0x2b56
    cf08:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cf0c:	781b      	ldrb	r3, [r3, #0]
    cf0e:	f103 0337 	add.w	r3, r3, #55	; 0x37
    cf12:	4413      	add	r3, r2
    cf14:	781a      	ldrb	r2, [r3, #0]
    cf16:	f642 3356 	movw	r3, #11094	; 0x2b56
    cf1a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cf1e:	781b      	ldrb	r3, [r3, #0]
    cf20:	4413      	add	r3, r2
    cf22:	b2da      	uxtb	r2, r3
    cf24:	f642 3356 	movw	r3, #11094	; 0x2b56
    cf28:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cf2c:	701a      	strb	r2, [r3, #0]
				if( (uip_flags & UIP_ACKDATA) && (BUF->flags & TCP_CTL) == (TCP_SYN | TCP_ACK) )
				{
					/* Parse the TCP MSS option, if present. */
					if( (BUF->tcpoffset & 0xf0) > 0x50 )
					{
						for( c = 0; c < ((BUF->tcpoffset >> 4) - 5) << 2; )
    cf2e:	f642 3356 	movw	r3, #11094	; 0x2b56
    cf32:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cf36:	781b      	ldrb	r3, [r3, #0]
    cf38:	461a      	mov	r2, r3
    cf3a:	f240 236c 	movw	r3, #620	; 0x26c
    cf3e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cf42:	681b      	ldr	r3, [r3, #0]
    cf44:	f103 030e 	add.w	r3, r3, #14
    cf48:	f893 3020 	ldrb.w	r3, [r3, #32]
    cf4c:	ea4f 1313 	mov.w	r3, r3, lsr #4
    cf50:	b2db      	uxtb	r3, r3
    cf52:	f1a3 0305 	sub.w	r3, r3, #5
    cf56:	ea4f 0383 	mov.w	r3, r3, lsl #2
    cf5a:	429a      	cmp	r2, r3
    cf5c:	f6ff af3f 	blt.w	cdde <uip_process+0x1576>
    cf60:	e002      	b.n	cf68 <uip_process+0x1700>
						{
							opt = uip_buf[UIP_IPTCPH_LEN + UIP_LLH_LEN + c];
							if( opt == TCP_OPT_END )
							{
								/* End of options. */
								break;
    cf62:	bf00      	nop
    cf64:	e000      	b.n	cf68 <uip_process+0x1700>
								can skip past them. */
								if( uip_buf[UIP_TCPIP_HLEN + UIP_LLH_LEN + 1 + c] == 0 )
								{
									/* If the length field is zero, the options are malformed
									and we don't process them further. */
									break;
    cf66:	bf00      	nop
								c += uip_buf[UIP_TCPIP_HLEN + UIP_LLH_LEN + 1 + c];
							}
						}
					}

					uip_connr->tcpstateflags = UIP_ESTABLISHED;
    cf68:	f04f 0303 	mov.w	r3, #3
    cf6c:	7663      	strb	r3, [r4, #25]
					uip_connr->rcv_nxt[ 0 ] = BUF->seqno[ 0 ];
    cf6e:	f240 236c 	movw	r3, #620	; 0x26c
    cf72:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cf76:	681b      	ldr	r3, [r3, #0]
    cf78:	f103 030e 	add.w	r3, r3, #14
    cf7c:	7e1b      	ldrb	r3, [r3, #24]
    cf7e:	7223      	strb	r3, [r4, #8]
					uip_connr->rcv_nxt[ 1 ] = BUF->seqno[ 1 ];
    cf80:	f240 236c 	movw	r3, #620	; 0x26c
    cf84:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cf88:	681b      	ldr	r3, [r3, #0]
    cf8a:	f103 030e 	add.w	r3, r3, #14
    cf8e:	7e5b      	ldrb	r3, [r3, #25]
    cf90:	7263      	strb	r3, [r4, #9]
					uip_connr->rcv_nxt[ 2 ] = BUF->seqno[ 2 ];
    cf92:	f240 236c 	movw	r3, #620	; 0x26c
    cf96:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cf9a:	681b      	ldr	r3, [r3, #0]
    cf9c:	f103 030e 	add.w	r3, r3, #14
    cfa0:	7e9b      	ldrb	r3, [r3, #26]
    cfa2:	72a3      	strb	r3, [r4, #10]
					uip_connr->rcv_nxt[ 3 ] = BUF->seqno[ 3 ];
    cfa4:	f240 236c 	movw	r3, #620	; 0x26c
    cfa8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cfac:	681b      	ldr	r3, [r3, #0]
    cfae:	f103 030e 	add.w	r3, r3, #14
    cfb2:	7edb      	ldrb	r3, [r3, #27]
    cfb4:	72e3      	strb	r3, [r4, #11]
					uip_add_rcv_nxt( 1 );
    cfb6:	f04f 0001 	mov.w	r0, #1
    cfba:	f7fe fc13 	bl	b7e4 <uip_add_rcv_nxt>
					uip_flags = UIP_CONNECTED | UIP_NEWDATA;
    cfbe:	f24a 73b8 	movw	r3, #42936	; 0xa7b8
    cfc2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cfc6:	f04f 0242 	mov.w	r2, #66	; 0x42
    cfca:	701a      	strb	r2, [r3, #0]
					uip_connr->len = 0;
    cfcc:	f04f 0300 	mov.w	r3, #0
    cfd0:	8223      	strh	r3, [r4, #16]
					uip_len = 0;
    cfd2:	f24a 73ac 	movw	r3, #42924	; 0xa7ac
    cfd6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cfda:	f04f 0200 	mov.w	r2, #0
    cfde:	801a      	strh	r2, [r3, #0]
					uip_slen = 0;
    cfe0:	f64c 0338 	movw	r3, #51256	; 0xc838
    cfe4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cfe8:	f04f 0200 	mov.w	r2, #0
    cfec:	801a      	strh	r2, [r3, #0]
					UIP_APPCALL();
    cfee:	f002 f941 	bl	f274 <httpd_appcall>
					goto appsend;
    cff2:	e12d      	b.n	d250 <uip_process+0x19e8>
				}

				/* Inform the application that the connection failed */
				uip_flags = UIP_ABORT;
    cff4:	f24a 73b8 	movw	r3, #42936	; 0xa7b8
    cff8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cffc:	f04f 0220 	mov.w	r2, #32
    d000:	701a      	strb	r2, [r3, #0]
				UIP_APPCALL();
    d002:	f002 f937 	bl	f274 <httpd_appcall>

				/* The connection is closed after we send the RST */
				uip_conn->tcpstateflags = UIP_CLOSED;
    d006:	f24a 73c0 	movw	r3, #42944	; 0xa7c0
    d00a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d00e:	681b      	ldr	r3, [r3, #0]
    d010:	f04f 0200 	mov.w	r2, #0
    d014:	765a      	strb	r2, [r3, #25]
				goto reset;
    d016:	f7ff b8bc 	b.w	c192 <uip_process+0x92a>

			If the incoming packet is a FIN, we should close the connection on
			this side as well, and we send out a FIN and enter the LAST_ACK
			state. We require that there is no outstanding data; otherwise the
			sequence numbers will be screwed up. */
			if( BUF->flags & TCP_FIN && !(uip_connr->tcpstateflags & UIP_STOPPED) )
    d01a:	f240 236c 	movw	r3, #620	; 0x26c
    d01e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d022:	681b      	ldr	r3, [r3, #0]
    d024:	f103 030e 	add.w	r3, r3, #14
    d028:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
    d02c:	f003 0301 	and.w	r3, r3, #1
    d030:	b2db      	uxtb	r3, r3
    d032:	2b00      	cmp	r3, #0
    d034:	d04d      	beq.n	d0d2 <uip_process+0x186a>
    d036:	7e63      	ldrb	r3, [r4, #25]
    d038:	f003 0310 	and.w	r3, r3, #16
    d03c:	2b00      	cmp	r3, #0
    d03e:	d148      	bne.n	d0d2 <uip_process+0x186a>
			{
				if( uip_outstanding(uip_connr) )
    d040:	8a23      	ldrh	r3, [r4, #16]
    d042:	2b00      	cmp	r3, #0
    d044:	f040 84c9 	bne.w	d9da <uip_process+0x2172>
				{
					goto drop;
				}

				uip_add_rcv_nxt( 1 + uip_len );
    d048:	f24a 73ac 	movw	r3, #42924	; 0xa7ac
    d04c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d050:	881b      	ldrh	r3, [r3, #0]
    d052:	f103 0301 	add.w	r3, r3, #1
    d056:	b29b      	uxth	r3, r3
    d058:	4618      	mov	r0, r3
    d05a:	f7fe fbc3 	bl	b7e4 <uip_add_rcv_nxt>
				uip_flags |= UIP_CLOSE;
    d05e:	f24a 73b8 	movw	r3, #42936	; 0xa7b8
    d062:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d066:	781b      	ldrb	r3, [r3, #0]
    d068:	f043 0310 	orr.w	r3, r3, #16
    d06c:	b2da      	uxtb	r2, r3
    d06e:	f24a 73b8 	movw	r3, #42936	; 0xa7b8
    d072:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d076:	701a      	strb	r2, [r3, #0]
				if( uip_len > 0 )
    d078:	f24a 73ac 	movw	r3, #42924	; 0xa7ac
    d07c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d080:	881b      	ldrh	r3, [r3, #0]
    d082:	2b00      	cmp	r3, #0
    d084:	d00c      	beq.n	d0a0 <uip_process+0x1838>
				{
					uip_flags |= UIP_NEWDATA;
    d086:	f24a 73b8 	movw	r3, #42936	; 0xa7b8
    d08a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d08e:	781b      	ldrb	r3, [r3, #0]
    d090:	f043 0302 	orr.w	r3, r3, #2
    d094:	b2da      	uxtb	r2, r3
    d096:	f24a 73b8 	movw	r3, #42936	; 0xa7b8
    d09a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d09e:	701a      	strb	r2, [r3, #0]
				}

				UIP_APPCALL();
    d0a0:	f002 f8e8 	bl	f274 <httpd_appcall>
				uip_connr->len = 1;
    d0a4:	f04f 0301 	mov.w	r3, #1
    d0a8:	8223      	strh	r3, [r4, #16]
				uip_connr->tcpstateflags = UIP_LAST_ACK;
    d0aa:	f04f 0308 	mov.w	r3, #8
    d0ae:	7663      	strb	r3, [r4, #25]
				uip_connr->nrtx = 0;
    d0b0:	f04f 0300 	mov.w	r3, #0
    d0b4:	76e3      	strb	r3, [r4, #27]
    d0b6:	e000      	b.n	d0ba <uip_process+0x1852>

						case UIP_FIN_WAIT_1:
						case UIP_CLOSING:
						case UIP_LAST_ACK:
							/* In all these states we should retransmit a FINACK. */
							goto tcp_send_finack;
    d0b8:	bf00      	nop
				UIP_APPCALL();
				uip_connr->len = 1;
				uip_connr->tcpstateflags = UIP_LAST_ACK;
				uip_connr->nrtx = 0;
	tcp_send_finack:
				BUF->flags = TCP_FIN | TCP_ACK;
    d0ba:	f240 236c 	movw	r3, #620	; 0x26c
    d0be:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d0c2:	681b      	ldr	r3, [r3, #0]
    d0c4:	f103 030e 	add.w	r3, r3, #14
    d0c8:	f04f 0211 	mov.w	r2, #17
    d0cc:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
				goto tcp_send_nodata;
    d0d0:	e249      	b.n	d566 <uip_process+0x1cfe>
			}

			/* Check the URG flag. If this is set, the segment carries urgent
			data that we must pass to the application. */
			if( (BUF->flags & TCP_URG) != 0 )
    d0d2:	f240 236c 	movw	r3, #620	; 0x26c
    d0d6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d0da:	681b      	ldr	r3, [r3, #0]
    d0dc:	f103 030e 	add.w	r3, r3, #14
    d0e0:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
    d0e4:	f003 0320 	and.w	r3, r3, #32
    d0e8:	2b00      	cmp	r3, #0
    d0ea:	d046      	beq.n	d17a <uip_process+0x1912>
					}
					else
					{
					uip_urglen = 0;
				#else /* UIP_URGDATA > 0 */
					uip_appdata = ( ( char * ) uip_appdata ) + ( (BUF->urgp[ 0 ] << 8) | BUF->urgp[ 1 ] );
    d0ec:	f24a 73bc 	movw	r3, #42940	; 0xa7bc
    d0f0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d0f4:	681a      	ldr	r2, [r3, #0]
    d0f6:	f240 236c 	movw	r3, #620	; 0x26c
    d0fa:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d0fe:	681b      	ldr	r3, [r3, #0]
    d100:	f103 030e 	add.w	r3, r3, #14
    d104:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
    d108:	ea4f 2103 	mov.w	r1, r3, lsl #8
    d10c:	f240 236c 	movw	r3, #620	; 0x26c
    d110:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d114:	681b      	ldr	r3, [r3, #0]
    d116:	f103 030e 	add.w	r3, r3, #14
    d11a:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
    d11e:	ea41 0303 	orr.w	r3, r1, r3
    d122:	441a      	add	r2, r3
    d124:	f24a 73bc 	movw	r3, #42940	; 0xa7bc
    d128:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d12c:	601a      	str	r2, [r3, #0]
					uip_len -= ( BUF->urgp[ 0 ] << 8 ) | BUF->urgp[ 1 ];
    d12e:	f24a 73ac 	movw	r3, #42924	; 0xa7ac
    d132:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d136:	881a      	ldrh	r2, [r3, #0]
    d138:	f240 236c 	movw	r3, #620	; 0x26c
    d13c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d140:	681b      	ldr	r3, [r3, #0]
    d142:	f103 030e 	add.w	r3, r3, #14
    d146:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
    d14a:	ea4f 2303 	mov.w	r3, r3, lsl #8
    d14e:	b299      	uxth	r1, r3
    d150:	f240 236c 	movw	r3, #620	; 0x26c
    d154:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d158:	681b      	ldr	r3, [r3, #0]
    d15a:	f103 030e 	add.w	r3, r3, #14
    d15e:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
    d162:	ea41 0303 	orr.w	r3, r1, r3
    d166:	b29b      	uxth	r3, r3
    d168:	b29b      	uxth	r3, r3
    d16a:	ebc3 0302 	rsb	r3, r3, r2
    d16e:	b29a      	uxth	r2, r3
    d170:	f24a 73ac 	movw	r3, #42924	; 0xa7ac
    d174:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d178:	801a      	strh	r2, [r3, #0]
			/* If uip_len > 0 we have TCP data in the packet, and we flag this
			by setting the UIP_NEWDATA flag and update the sequence number
			we acknowledge. If the application has stopped the dataflow
			using uip_stop(), we must not accept any data packets from the
			remote host. */
			if( uip_len > 0 && !(uip_connr->tcpstateflags & UIP_STOPPED) )
    d17a:	f24a 73ac 	movw	r3, #42924	; 0xa7ac
    d17e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d182:	881b      	ldrh	r3, [r3, #0]
    d184:	2b00      	cmp	r3, #0
    d186:	d019      	beq.n	d1bc <uip_process+0x1954>
    d188:	7e63      	ldrb	r3, [r4, #25]
    d18a:	f003 0310 	and.w	r3, r3, #16
    d18e:	2b00      	cmp	r3, #0
    d190:	d114      	bne.n	d1bc <uip_process+0x1954>
			{
				uip_flags |= UIP_NEWDATA;
    d192:	f24a 73b8 	movw	r3, #42936	; 0xa7b8
    d196:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d19a:	781b      	ldrb	r3, [r3, #0]
    d19c:	f043 0302 	orr.w	r3, r3, #2
    d1a0:	b2da      	uxtb	r2, r3
    d1a2:	f24a 73b8 	movw	r3, #42936	; 0xa7b8
    d1a6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d1aa:	701a      	strb	r2, [r3, #0]
				uip_add_rcv_nxt( uip_len );
    d1ac:	f24a 73ac 	movw	r3, #42924	; 0xa7ac
    d1b0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d1b4:	881b      	ldrh	r3, [r3, #0]
    d1b6:	4618      	mov	r0, r3
    d1b8:	f7fe fb14 	bl	b7e4 <uip_add_rcv_nxt>
			the initial MSS so that the application will send an entire MSS
			of data. This data will not be acknowledged by the receiver,
			and the application will retransmit it. This is called the
			"persistent timer" and uses the retransmission mechanim.
			*/
			tmp16 = ( (u16_t) BUF->wnd[ 0 ] << 8 ) + ( u16_t ) BUF->wnd[ 1 ];
    d1bc:	f240 236c 	movw	r3, #620	; 0x26c
    d1c0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d1c4:	681b      	ldr	r3, [r3, #0]
    d1c6:	f103 030e 	add.w	r3, r3, #14
    d1ca:	f893 3022 	ldrb.w	r3, [r3, #34]	; 0x22
    d1ce:	ea4f 2303 	mov.w	r3, r3, lsl #8
    d1d2:	b29a      	uxth	r2, r3
    d1d4:	f240 236c 	movw	r3, #620	; 0x26c
    d1d8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d1dc:	681b      	ldr	r3, [r3, #0]
    d1de:	f103 030e 	add.w	r3, r3, #14
    d1e2:	f893 3023 	ldrb.w	r3, [r3, #35]	; 0x23
    d1e6:	4413      	add	r3, r2
    d1e8:	b29a      	uxth	r2, r3
    d1ea:	f642 3358 	movw	r3, #11096	; 0x2b58
    d1ee:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d1f2:	801a      	strh	r2, [r3, #0]
			if( tmp16 > uip_connr->initialmss || tmp16 == 0 )
    d1f4:	8aa2      	ldrh	r2, [r4, #20]
    d1f6:	f642 3358 	movw	r3, #11096	; 0x2b58
    d1fa:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d1fe:	881b      	ldrh	r3, [r3, #0]
    d200:	429a      	cmp	r2, r3
    d202:	d306      	bcc.n	d212 <uip_process+0x19aa>
    d204:	f642 3358 	movw	r3, #11096	; 0x2b58
    d208:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d20c:	881b      	ldrh	r3, [r3, #0]
    d20e:	2b00      	cmp	r3, #0
    d210:	d105      	bne.n	d21e <uip_process+0x19b6>
			{
				tmp16 = uip_connr->initialmss;
    d212:	8aa2      	ldrh	r2, [r4, #20]
    d214:	f642 3358 	movw	r3, #11096	; 0x2b58
    d218:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d21c:	801a      	strh	r2, [r3, #0]
			}

			uip_connr->mss = tmp16;
    d21e:	f642 3358 	movw	r3, #11096	; 0x2b58
    d222:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d226:	881b      	ldrh	r3, [r3, #0]
    d228:	8263      	strh	r3, [r4, #18]

			If the application wishes to send any data, this data should be
			put into the uip_appdata and the length of the data should be
			put into uip_len. If the application don't have any data to
			send, uip_len must be set to 0. */
			if( uip_flags & (UIP_NEWDATA | UIP_ACKDATA) )
    d22a:	f24a 73b8 	movw	r3, #42936	; 0xa7b8
    d22e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d232:	781b      	ldrb	r3, [r3, #0]
    d234:	f003 0303 	and.w	r3, r3, #3
    d238:	2b00      	cmp	r3, #0
    d23a:	f000 83d0 	beq.w	d9de <uip_process+0x2176>
			{
				uip_slen = 0;
    d23e:	f64c 0338 	movw	r3, #51256	; 0xc838
    d242:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d246:	f04f 0200 	mov.w	r2, #0
    d24a:	801a      	strh	r2, [r3, #0]
				UIP_APPCALL();
    d24c:	f002 f812 	bl	f274 <httpd_appcall>

appsend:
				if( uip_flags & UIP_ABORT )
    d250:	f24a 73b8 	movw	r3, #42936	; 0xa7b8
    d254:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d258:	781b      	ldrb	r3, [r3, #0]
    d25a:	f003 0320 	and.w	r3, r3, #32
    d25e:	2b00      	cmp	r3, #0
    d260:	d015      	beq.n	d28e <uip_process+0x1a26>
				{
					uip_slen = 0;
    d262:	f64c 0338 	movw	r3, #51256	; 0xc838
    d266:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d26a:	f04f 0200 	mov.w	r2, #0
    d26e:	801a      	strh	r2, [r3, #0]
					uip_connr->tcpstateflags = UIP_CLOSED;
    d270:	f04f 0300 	mov.w	r3, #0
    d274:	7663      	strb	r3, [r4, #25]
					BUF->flags = TCP_RST | TCP_ACK;
    d276:	f240 236c 	movw	r3, #620	; 0x26c
    d27a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d27e:	681b      	ldr	r3, [r3, #0]
    d280:	f103 030e 	add.w	r3, r3, #14
    d284:	f04f 0214 	mov.w	r2, #20
    d288:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
					goto tcp_send_nodata;
    d28c:	e16b      	b.n	d566 <uip_process+0x1cfe>
				}

				if( uip_flags & UIP_CLOSE )
    d28e:	f24a 73b8 	movw	r3, #42936	; 0xa7b8
    d292:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d296:	781b      	ldrb	r3, [r3, #0]
    d298:	f003 0310 	and.w	r3, r3, #16
    d29c:	2b00      	cmp	r3, #0
    d29e:	d01b      	beq.n	d2d8 <uip_process+0x1a70>
				{
					uip_slen = 0;
    d2a0:	f64c 0338 	movw	r3, #51256	; 0xc838
    d2a4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d2a8:	f04f 0200 	mov.w	r2, #0
    d2ac:	801a      	strh	r2, [r3, #0]
					uip_connr->len = 1;
    d2ae:	f04f 0301 	mov.w	r3, #1
    d2b2:	8223      	strh	r3, [r4, #16]
					uip_connr->tcpstateflags = UIP_FIN_WAIT_1;
    d2b4:	f04f 0304 	mov.w	r3, #4
    d2b8:	7663      	strb	r3, [r4, #25]
					uip_connr->nrtx = 0;
    d2ba:	f04f 0300 	mov.w	r3, #0
    d2be:	76e3      	strb	r3, [r4, #27]
					BUF->flags = TCP_FIN | TCP_ACK;
    d2c0:	f240 236c 	movw	r3, #620	; 0x26c
    d2c4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d2c8:	681b      	ldr	r3, [r3, #0]
    d2ca:	f103 030e 	add.w	r3, r3, #14
    d2ce:	f04f 0211 	mov.w	r2, #17
    d2d2:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
					goto tcp_send_nodata;
    d2d6:	e146      	b.n	d566 <uip_process+0x1cfe>
				}

				/* If uip_slen > 0, the application has data to be sent. */
				if( uip_slen > 0 )
    d2d8:	f64c 0338 	movw	r3, #51256	; 0xc838
    d2dc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d2e0:	881b      	ldrh	r3, [r3, #0]
    d2e2:	2b00      	cmp	r3, #0
    d2e4:	d02a      	beq.n	d33c <uip_process+0x1ad4>
				{
					/* If the connection has acknowledged data, the contents of
	   				the ->len variable should be discarded. */
					if( (uip_flags & UIP_ACKDATA) != 0 )
    d2e6:	f24a 73b8 	movw	r3, #42936	; 0xa7b8
    d2ea:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d2ee:	781b      	ldrb	r3, [r3, #0]
    d2f0:	f003 0301 	and.w	r3, r3, #1
    d2f4:	b2db      	uxtb	r3, r3
    d2f6:	2b00      	cmp	r3, #0
    d2f8:	d002      	beq.n	d300 <uip_process+0x1a98>
					{
						uip_connr->len = 0;
    d2fa:	f04f 0300 	mov.w	r3, #0
    d2fe:	8223      	strh	r3, [r4, #16]
					}

					/* If the ->len variable is non-zero the connection has
	   				already data in transit and cannot send anymore right
	   				now. */
					if( uip_connr->len == 0 )
    d300:	8a23      	ldrh	r3, [r4, #16]
    d302:	2b00      	cmp	r3, #0
    d304:	d114      	bne.n	d330 <uip_process+0x1ac8>
					{
						/* The application cannot send more than what is allowed by
		 				the mss (the minumum of the MSS and the available
		 				window). */
						if( uip_slen > uip_connr->mss )
    d306:	8a62      	ldrh	r2, [r4, #18]
    d308:	f64c 0338 	movw	r3, #51256	; 0xc838
    d30c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d310:	881b      	ldrh	r3, [r3, #0]
    d312:	429a      	cmp	r2, r3
    d314:	d205      	bcs.n	d322 <uip_process+0x1aba>
						{
							uip_slen = uip_connr->mss;
    d316:	8a62      	ldrh	r2, [r4, #18]
    d318:	f64c 0338 	movw	r3, #51256	; 0xc838
    d31c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d320:	801a      	strh	r2, [r3, #0]
						}

						/* Remember how much data we send out now so that we know
		 				when everything has been acknowledged. */
						uip_connr->len = uip_slen;
    d322:	f64c 0338 	movw	r3, #51256	; 0xc838
    d326:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d32a:	881b      	ldrh	r3, [r3, #0]
    d32c:	8223      	strh	r3, [r4, #16]
    d32e:	e005      	b.n	d33c <uip_process+0x1ad4>
					else
					{
						/* If the application already had unacknowledged data, we
		 				make sure that the application does not send (i.e.,
		 				retransmit) out more than it previously sent out. */
						uip_slen = uip_connr->len;
    d330:	8a22      	ldrh	r2, [r4, #16]
    d332:	f64c 0338 	movw	r3, #51256	; 0xc838
    d336:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d33a:	801a      	strh	r2, [r3, #0]
					}
				}

				uip_connr->nrtx = 0;
    d33c:	f04f 0300 	mov.w	r3, #0
    d340:	76e3      	strb	r3, [r4, #27]
apprexmit:
				uip_appdata = uip_sappdata;
    d342:	f24a 73b0 	movw	r3, #42928	; 0xa7b0
    d346:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d34a:	681a      	ldr	r2, [r3, #0]
    d34c:	f24a 73bc 	movw	r3, #42940	; 0xa7bc
    d350:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d354:	601a      	str	r2, [r3, #0]

				/* If the application has data to be sent, or if the incoming
		 		packet had new data in it, we must send out a packet. */
				if( uip_slen > 0 && uip_connr->len > 0 )
    d356:	f64c 0338 	movw	r3, #51256	; 0xc838
    d35a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d35e:	881b      	ldrh	r3, [r3, #0]
    d360:	2b00      	cmp	r3, #0
    d362:	d017      	beq.n	d394 <uip_process+0x1b2c>
    d364:	8a23      	ldrh	r3, [r4, #16]
    d366:	2b00      	cmp	r3, #0
    d368:	d014      	beq.n	d394 <uip_process+0x1b2c>
				{
					/* Add the length of the IP and TCP headers. */
					uip_len = uip_connr->len + UIP_TCPIP_HLEN;
    d36a:	8a23      	ldrh	r3, [r4, #16]
    d36c:	f103 0328 	add.w	r3, r3, #40	; 0x28
    d370:	b29a      	uxth	r2, r3
    d372:	f24a 73ac 	movw	r3, #42924	; 0xa7ac
    d376:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d37a:	801a      	strh	r2, [r3, #0]

					/* We always set the ACK flag in response packets. */
					BUF->flags = TCP_ACK | TCP_PSH;
    d37c:	f240 236c 	movw	r3, #620	; 0x26c
    d380:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d384:	681b      	ldr	r3, [r3, #0]
    d386:	f103 030e 	add.w	r3, r3, #14
    d38a:	f04f 0218 	mov.w	r2, #24
    d38e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

					/* Send the packet. */
					goto tcp_send_noopts;
    d392:	e0ef      	b.n	d574 <uip_process+0x1d0c>
				}

				/* If there is no data to send, just send out a pure ACK if
				there is newdata. */
				if( uip_flags & UIP_NEWDATA )
    d394:	f24a 73b8 	movw	r3, #42936	; 0xa7b8
    d398:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d39c:	781b      	ldrb	r3, [r3, #0]
    d39e:	f003 0302 	and.w	r3, r3, #2
    d3a2:	2b00      	cmp	r3, #0
    d3a4:	f000 831d 	beq.w	d9e2 <uip_process+0x217a>
				{
					uip_len = UIP_TCPIP_HLEN;
    d3a8:	f24a 73ac 	movw	r3, #42924	; 0xa7ac
    d3ac:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d3b0:	f04f 0228 	mov.w	r2, #40	; 0x28
    d3b4:	801a      	strh	r2, [r3, #0]
					BUF->flags = TCP_ACK;
    d3b6:	f240 236c 	movw	r3, #620	; 0x26c
    d3ba:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d3be:	681b      	ldr	r3, [r3, #0]
    d3c0:	f103 030e 	add.w	r3, r3, #14
    d3c4:	f04f 0210 	mov.w	r2, #16
    d3c8:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
					goto tcp_send_noopts;
    d3cc:	e0d2      	b.n	d574 <uip_process+0x1d0c>
			goto drop;

		case UIP_LAST_ACK:
			/* We can close this connection if the peer has acknowledged our
			FIN. This is indicated by the UIP_ACKDATA flag. */
			if( uip_flags & UIP_ACKDATA )
    d3ce:	f24a 73b8 	movw	r3, #42936	; 0xa7b8
    d3d2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d3d6:	781b      	ldrb	r3, [r3, #0]
    d3d8:	f003 0301 	and.w	r3, r3, #1
    d3dc:	b2db      	uxtb	r3, r3
    d3de:	2b00      	cmp	r3, #0
    d3e0:	d00b      	beq.n	d3fa <uip_process+0x1b92>
			{
				uip_connr->tcpstateflags = UIP_CLOSED;
    d3e2:	f04f 0300 	mov.w	r3, #0
    d3e6:	7663      	strb	r3, [r4, #25]
				uip_flags = UIP_CLOSE;
    d3e8:	f24a 73b8 	movw	r3, #42936	; 0xa7b8
    d3ec:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d3f0:	f04f 0210 	mov.w	r2, #16
    d3f4:	701a      	strb	r2, [r3, #0]
				UIP_APPCALL();
    d3f6:	f001 ff3d 	bl	f274 <httpd_appcall>
			}

			break;
    d3fa:	bf00      	nop
				uip_connr->tcpstateflags = UIP_TIME_WAIT;
				uip_connr->timer = 0;
			}
	}

	goto drop;
    d3fc:	e2f8      	b.n	d9f0 <uip_process+0x2188>

		case UIP_FIN_WAIT_1:
			/* The application has closed the connection, but the remote host
			hasn't closed its end yet. Thus we do nothing but wait for a
			FIN from the other side. */
			if( uip_len > 0 )
    d3fe:	f24a 73ac 	movw	r3, #42924	; 0xa7ac
    d402:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d406:	881b      	ldrh	r3, [r3, #0]
    d408:	2b00      	cmp	r3, #0
    d40a:	d007      	beq.n	d41c <uip_process+0x1bb4>
			{
				uip_add_rcv_nxt( uip_len );
    d40c:	f24a 73ac 	movw	r3, #42924	; 0xa7ac
    d410:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d414:	881b      	ldrh	r3, [r3, #0]
    d416:	4618      	mov	r0, r3
    d418:	f7fe f9e4 	bl	b7e4 <uip_add_rcv_nxt>
			}

			if( BUF->flags & TCP_FIN )
    d41c:	f240 236c 	movw	r3, #620	; 0x26c
    d420:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d424:	681b      	ldr	r3, [r3, #0]
    d426:	f103 030e 	add.w	r3, r3, #14
    d42a:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
    d42e:	f003 0301 	and.w	r3, r3, #1
    d432:	b2db      	uxtb	r3, r3
    d434:	2b00      	cmp	r3, #0
    d436:	d024      	beq.n	d482 <uip_process+0x1c1a>
			{
				if( uip_flags & UIP_ACKDATA )
    d438:	f24a 73b8 	movw	r3, #42936	; 0xa7b8
    d43c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d440:	781b      	ldrb	r3, [r3, #0]
    d442:	f003 0301 	and.w	r3, r3, #1
    d446:	b2db      	uxtb	r3, r3
    d448:	2b00      	cmp	r3, #0
    d44a:	d009      	beq.n	d460 <uip_process+0x1bf8>
				{
					uip_connr->tcpstateflags = UIP_TIME_WAIT;
    d44c:	f04f 0307 	mov.w	r3, #7
    d450:	7663      	strb	r3, [r4, #25]
					uip_connr->timer = 0;
    d452:	f04f 0300 	mov.w	r3, #0
    d456:	76a3      	strb	r3, [r4, #26]
					uip_connr->len = 0;
    d458:	f04f 0300 	mov.w	r3, #0
    d45c:	8223      	strh	r3, [r4, #16]
    d45e:	e002      	b.n	d466 <uip_process+0x1bfe>
				}
				else
				{
					uip_connr->tcpstateflags = UIP_CLOSING;
    d460:	f04f 0306 	mov.w	r3, #6
    d464:	7663      	strb	r3, [r4, #25]
				}

				uip_add_rcv_nxt( 1 );
    d466:	f04f 0001 	mov.w	r0, #1
    d46a:	f7fe f9bb 	bl	b7e4 <uip_add_rcv_nxt>
				uip_flags = UIP_CLOSE;
    d46e:	f24a 73b8 	movw	r3, #42936	; 0xa7b8
    d472:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d476:	f04f 0210 	mov.w	r2, #16
    d47a:	701a      	strb	r2, [r3, #0]
				UIP_APPCALL();
    d47c:	f001 fefa 	bl	f274 <httpd_appcall>
				goto tcp_send_ack;
    d480:	e066      	b.n	d550 <uip_process+0x1ce8>
			}
			else if( uip_flags & UIP_ACKDATA )
    d482:	f24a 73b8 	movw	r3, #42936	; 0xa7b8
    d486:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d48a:	781b      	ldrb	r3, [r3, #0]
    d48c:	f003 0301 	and.w	r3, r3, #1
    d490:	b2db      	uxtb	r3, r3
    d492:	2b00      	cmp	r3, #0
    d494:	d006      	beq.n	d4a4 <uip_process+0x1c3c>
			{
				uip_connr->tcpstateflags = UIP_FIN_WAIT_2;
    d496:	f04f 0305 	mov.w	r3, #5
    d49a:	7663      	strb	r3, [r4, #25]
				uip_connr->len = 0;
    d49c:	f04f 0300 	mov.w	r3, #0
    d4a0:	8223      	strh	r3, [r4, #16]
				goto drop;
    d4a2:	e2a5      	b.n	d9f0 <uip_process+0x2188>
			}

			if( uip_len > 0 )
    d4a4:	f24a 73ac 	movw	r3, #42924	; 0xa7ac
    d4a8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d4ac:	881b      	ldrh	r3, [r3, #0]
    d4ae:	2b00      	cmp	r3, #0
    d4b0:	f000 8299 	beq.w	d9e6 <uip_process+0x217e>
			{
				goto tcp_send_ack;
    d4b4:	e04c      	b.n	d550 <uip_process+0x1ce8>
			}

			goto drop;

		case UIP_FIN_WAIT_2:
			if( uip_len > 0 )
    d4b6:	f24a 73ac 	movw	r3, #42924	; 0xa7ac
    d4ba:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d4be:	881b      	ldrh	r3, [r3, #0]
    d4c0:	2b00      	cmp	r3, #0
    d4c2:	d007      	beq.n	d4d4 <uip_process+0x1c6c>
			{
				uip_add_rcv_nxt( uip_len );
    d4c4:	f24a 73ac 	movw	r3, #42924	; 0xa7ac
    d4c8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d4cc:	881b      	ldrh	r3, [r3, #0]
    d4ce:	4618      	mov	r0, r3
    d4d0:	f7fe f988 	bl	b7e4 <uip_add_rcv_nxt>
			}

			if( BUF->flags & TCP_FIN )
    d4d4:	f240 236c 	movw	r3, #620	; 0x26c
    d4d8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d4dc:	681b      	ldr	r3, [r3, #0]
    d4de:	f103 030e 	add.w	r3, r3, #14
    d4e2:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
    d4e6:	f003 0301 	and.w	r3, r3, #1
    d4ea:	b2db      	uxtb	r3, r3
    d4ec:	2b00      	cmp	r3, #0
    d4ee:	d013      	beq.n	d518 <uip_process+0x1cb0>
			{
				uip_connr->tcpstateflags = UIP_TIME_WAIT;
    d4f0:	f04f 0307 	mov.w	r3, #7
    d4f4:	7663      	strb	r3, [r4, #25]
				uip_connr->timer = 0;
    d4f6:	f04f 0300 	mov.w	r3, #0
    d4fa:	76a3      	strb	r3, [r4, #26]
				uip_add_rcv_nxt( 1 );
    d4fc:	f04f 0001 	mov.w	r0, #1
    d500:	f7fe f970 	bl	b7e4 <uip_add_rcv_nxt>
				uip_flags = UIP_CLOSE;
    d504:	f24a 73b8 	movw	r3, #42936	; 0xa7b8
    d508:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d50c:	f04f 0210 	mov.w	r2, #16
    d510:	701a      	strb	r2, [r3, #0]
				UIP_APPCALL();
    d512:	f001 feaf 	bl	f274 <httpd_appcall>
				goto tcp_send_ack;
    d516:	e01b      	b.n	d550 <uip_process+0x1ce8>
			}

			if( uip_len > 0 )
    d518:	f24a 73ac 	movw	r3, #42924	; 0xa7ac
    d51c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d520:	881b      	ldrh	r3, [r3, #0]
    d522:	2b00      	cmp	r3, #0
    d524:	f000 8261 	beq.w	d9ea <uip_process+0x2182>
			{
				goto tcp_send_ack;
    d528:	e012      	b.n	d550 <uip_process+0x1ce8>

		case UIP_TIME_WAIT:
			goto tcp_send_ack;

		case UIP_CLOSING:
			if( uip_flags & UIP_ACKDATA )
    d52a:	f24a 73b8 	movw	r3, #42936	; 0xa7b8
    d52e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d532:	781b      	ldrb	r3, [r3, #0]
    d534:	f003 0301 	and.w	r3, r3, #1
    d538:	b2db      	uxtb	r3, r3
    d53a:	2b00      	cmp	r3, #0
    d53c:	f000 8257 	beq.w	d9ee <uip_process+0x2186>
			{
				uip_connr->tcpstateflags = UIP_TIME_WAIT;
    d540:	f04f 0307 	mov.w	r3, #7
    d544:	7663      	strb	r3, [r4, #25]
				uip_connr->timer = 0;
    d546:	f04f 0300 	mov.w	r3, #0
    d54a:	76a3      	strb	r3, [r4, #26]
			}
	}

	goto drop;
    d54c:	e250      	b.n	d9f0 <uip_process+0x2188>
			}

			goto drop;

		case UIP_TIME_WAIT:
			goto tcp_send_ack;
    d54e:	bf00      	nop
	goto drop;

	/* We jump here when we are ready to send the packet, and just want
	 to set the appropriate TCP sequence numbers in the TCP header. */
tcp_send_ack:
	BUF->flags = TCP_ACK;
    d550:	f240 236c 	movw	r3, #620	; 0x26c
    d554:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d558:	681b      	ldr	r3, [r3, #0]
    d55a:	f103 030e 	add.w	r3, r3, #14
    d55e:	f04f 0210 	mov.w	r2, #16
    d562:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

tcp_send_nodata:
	uip_len = UIP_IPTCPH_LEN;
    d566:	f24a 73ac 	movw	r3, #42924	; 0xa7ac
    d56a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d56e:	f04f 0228 	mov.w	r2, #40	; 0x28
    d572:	801a      	strh	r2, [r3, #0]

tcp_send_noopts:
	BUF->tcpoffset = ( UIP_TCPH_LEN / 4 ) << 4;
    d574:	f240 236c 	movw	r3, #620	; 0x26c
    d578:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d57c:	681b      	ldr	r3, [r3, #0]
    d57e:	f103 030e 	add.w	r3, r3, #14
    d582:	f04f 0250 	mov.w	r2, #80	; 0x50
    d586:	f883 2020 	strb.w	r2, [r3, #32]
	/* We're done with the input processing. We are now ready to send a
	reply. Our job is to fill in all the fields of the TCP and IP
	headers before calculating the checksum and finally send the
	packet. */
tcp_send:
	BUF->ackno[ 0 ] = uip_connr->rcv_nxt[ 0 ];
    d58a:	f240 236c 	movw	r3, #620	; 0x26c
    d58e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d592:	681b      	ldr	r3, [r3, #0]
    d594:	f103 030e 	add.w	r3, r3, #14
    d598:	7a22      	ldrb	r2, [r4, #8]
    d59a:	771a      	strb	r2, [r3, #28]
	BUF->ackno[ 1 ] = uip_connr->rcv_nxt[ 1 ];
    d59c:	f240 236c 	movw	r3, #620	; 0x26c
    d5a0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d5a4:	681b      	ldr	r3, [r3, #0]
    d5a6:	f103 030e 	add.w	r3, r3, #14
    d5aa:	7a62      	ldrb	r2, [r4, #9]
    d5ac:	775a      	strb	r2, [r3, #29]
	BUF->ackno[ 2 ] = uip_connr->rcv_nxt[ 2 ];
    d5ae:	f240 236c 	movw	r3, #620	; 0x26c
    d5b2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d5b6:	681b      	ldr	r3, [r3, #0]
    d5b8:	f103 030e 	add.w	r3, r3, #14
    d5bc:	7aa2      	ldrb	r2, [r4, #10]
    d5be:	779a      	strb	r2, [r3, #30]
	BUF->ackno[ 3 ] = uip_connr->rcv_nxt[ 3 ];
    d5c0:	f240 236c 	movw	r3, #620	; 0x26c
    d5c4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d5c8:	681b      	ldr	r3, [r3, #0]
    d5ca:	f103 030e 	add.w	r3, r3, #14
    d5ce:	7ae2      	ldrb	r2, [r4, #11]
    d5d0:	77da      	strb	r2, [r3, #31]

	BUF->seqno[ 0 ] = uip_connr->snd_nxt[ 0 ];
    d5d2:	f240 236c 	movw	r3, #620	; 0x26c
    d5d6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d5da:	681b      	ldr	r3, [r3, #0]
    d5dc:	f103 030e 	add.w	r3, r3, #14
    d5e0:	7b22      	ldrb	r2, [r4, #12]
    d5e2:	761a      	strb	r2, [r3, #24]
	BUF->seqno[ 1 ] = uip_connr->snd_nxt[ 1 ];
    d5e4:	f240 236c 	movw	r3, #620	; 0x26c
    d5e8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d5ec:	681b      	ldr	r3, [r3, #0]
    d5ee:	f103 030e 	add.w	r3, r3, #14
    d5f2:	7b62      	ldrb	r2, [r4, #13]
    d5f4:	765a      	strb	r2, [r3, #25]
	BUF->seqno[ 2 ] = uip_connr->snd_nxt[ 2 ];
    d5f6:	f240 236c 	movw	r3, #620	; 0x26c
    d5fa:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d5fe:	681b      	ldr	r3, [r3, #0]
    d600:	f103 030e 	add.w	r3, r3, #14
    d604:	7ba2      	ldrb	r2, [r4, #14]
    d606:	769a      	strb	r2, [r3, #26]
	BUF->seqno[ 3 ] = uip_connr->snd_nxt[ 3 ];
    d608:	f240 236c 	movw	r3, #620	; 0x26c
    d60c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d610:	681b      	ldr	r3, [r3, #0]
    d612:	f103 030e 	add.w	r3, r3, #14
    d616:	7be2      	ldrb	r2, [r4, #15]
    d618:	76da      	strb	r2, [r3, #27]

	BUF->proto = UIP_PROTO_TCP;
    d61a:	f240 236c 	movw	r3, #620	; 0x26c
    d61e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d622:	681b      	ldr	r3, [r3, #0]
    d624:	f103 030e 	add.w	r3, r3, #14
    d628:	f04f 0206 	mov.w	r2, #6
    d62c:	725a      	strb	r2, [r3, #9]

	BUF->srcport = uip_connr->lport;
    d62e:	f240 236c 	movw	r3, #620	; 0x26c
    d632:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d636:	681b      	ldr	r3, [r3, #0]
    d638:	f103 030e 	add.w	r3, r3, #14
    d63c:	88a2      	ldrh	r2, [r4, #4]
    d63e:	f002 01ff 	and.w	r1, r2, #255	; 0xff
    d642:	f04f 0000 	mov.w	r0, #0
    d646:	ea40 0101 	orr.w	r1, r0, r1
    d64a:	7519      	strb	r1, [r3, #20]
    d64c:	ea4f 2212 	mov.w	r2, r2, lsr #8
    d650:	b292      	uxth	r2, r2
    d652:	f04f 0100 	mov.w	r1, #0
    d656:	ea41 0202 	orr.w	r2, r1, r2
    d65a:	755a      	strb	r2, [r3, #21]
	BUF->destport = uip_connr->rport;
    d65c:	f240 236c 	movw	r3, #620	; 0x26c
    d660:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d664:	681b      	ldr	r3, [r3, #0]
    d666:	f103 030e 	add.w	r3, r3, #14
    d66a:	88e2      	ldrh	r2, [r4, #6]
    d66c:	f002 01ff 	and.w	r1, r2, #255	; 0xff
    d670:	f04f 0000 	mov.w	r0, #0
    d674:	ea40 0101 	orr.w	r1, r0, r1
    d678:	7599      	strb	r1, [r3, #22]
    d67a:	ea4f 2212 	mov.w	r2, r2, lsr #8
    d67e:	b292      	uxth	r2, r2
    d680:	f04f 0100 	mov.w	r1, #0
    d684:	ea41 0202 	orr.w	r2, r1, r2
    d688:	75da      	strb	r2, [r3, #23]

	uip_ipaddr_copy( &BUF->srcipaddr, &uip_hostaddr );
    d68a:	f240 236c 	movw	r3, #620	; 0x26c
    d68e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d692:	681b      	ldr	r3, [r3, #0]
    d694:	f103 020e 	add.w	r2, r3, #14
    d698:	f64c 0334 	movw	r3, #51252	; 0xc834
    d69c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d6a0:	781b      	ldrb	r3, [r3, #0]
    d6a2:	7313      	strb	r3, [r2, #12]
    d6a4:	f240 236c 	movw	r3, #620	; 0x26c
    d6a8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d6ac:	681b      	ldr	r3, [r3, #0]
    d6ae:	f103 020e 	add.w	r2, r3, #14
    d6b2:	f64c 0334 	movw	r3, #51252	; 0xc834
    d6b6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d6ba:	785b      	ldrb	r3, [r3, #1]
    d6bc:	7353      	strb	r3, [r2, #13]
    d6be:	f240 236c 	movw	r3, #620	; 0x26c
    d6c2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d6c6:	681b      	ldr	r3, [r3, #0]
    d6c8:	f103 020e 	add.w	r2, r3, #14
    d6cc:	f64c 0334 	movw	r3, #51252	; 0xc834
    d6d0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d6d4:	789b      	ldrb	r3, [r3, #2]
    d6d6:	7393      	strb	r3, [r2, #14]
    d6d8:	f240 236c 	movw	r3, #620	; 0x26c
    d6dc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d6e0:	681b      	ldr	r3, [r3, #0]
    d6e2:	f103 020e 	add.w	r2, r3, #14
    d6e6:	f64c 0334 	movw	r3, #51252	; 0xc834
    d6ea:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d6ee:	78db      	ldrb	r3, [r3, #3]
    d6f0:	73d3      	strb	r3, [r2, #15]
	uip_ipaddr_copy( &BUF->destipaddr, &uip_connr->ripaddr );
    d6f2:	f240 236c 	movw	r3, #620	; 0x26c
    d6f6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d6fa:	681b      	ldr	r3, [r3, #0]
    d6fc:	f103 030e 	add.w	r3, r3, #14
    d700:	7822      	ldrb	r2, [r4, #0]
    d702:	741a      	strb	r2, [r3, #16]
    d704:	f240 236c 	movw	r3, #620	; 0x26c
    d708:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d70c:	681b      	ldr	r3, [r3, #0]
    d70e:	f103 030e 	add.w	r3, r3, #14
    d712:	7862      	ldrb	r2, [r4, #1]
    d714:	745a      	strb	r2, [r3, #17]
    d716:	f240 236c 	movw	r3, #620	; 0x26c
    d71a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d71e:	681b      	ldr	r3, [r3, #0]
    d720:	f103 030e 	add.w	r3, r3, #14
    d724:	78a2      	ldrb	r2, [r4, #2]
    d726:	749a      	strb	r2, [r3, #18]
    d728:	f240 236c 	movw	r3, #620	; 0x26c
    d72c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d730:	681b      	ldr	r3, [r3, #0]
    d732:	f103 030e 	add.w	r3, r3, #14
    d736:	78e2      	ldrb	r2, [r4, #3]
    d738:	74da      	strb	r2, [r3, #19]

	if( uip_connr->tcpstateflags & UIP_STOPPED )
    d73a:	7e63      	ldrb	r3, [r4, #25]
    d73c:	f003 0310 	and.w	r3, r3, #16
    d740:	2b00      	cmp	r3, #0
    d742:	d016      	beq.n	d772 <uip_process+0x1f0a>
	{
		/* If the connection has issued uip_stop(), we advertise a zero
		window so that the remote host will stop sending data. */
		BUF->wnd[ 0 ] = BUF->wnd[ 1 ] = 0;
    d744:	f240 236c 	movw	r3, #620	; 0x26c
    d748:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d74c:	681b      	ldr	r3, [r3, #0]
    d74e:	f103 020e 	add.w	r2, r3, #14
    d752:	f240 236c 	movw	r3, #620	; 0x26c
    d756:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d75a:	681b      	ldr	r3, [r3, #0]
    d75c:	f103 030e 	add.w	r3, r3, #14
    d760:	f04f 0100 	mov.w	r1, #0
    d764:	f883 1023 	strb.w	r1, [r3, #35]	; 0x23
    d768:	f893 3023 	ldrb.w	r3, [r3, #35]	; 0x23
    d76c:	f882 3022 	strb.w	r3, [r2, #34]	; 0x22
    d770:	e015      	b.n	d79e <uip_process+0x1f36>
	}
	else
	{
		BUF->wnd[ 0 ] = ( (UIP_RECEIVE_WINDOW) >> 8 );
    d772:	f240 236c 	movw	r3, #620	; 0x26c
    d776:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d77a:	681b      	ldr	r3, [r3, #0]
    d77c:	f103 030e 	add.w	r3, r3, #14
    d780:	f04f 0205 	mov.w	r2, #5
    d784:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
		BUF->wnd[ 1 ] = ( (UIP_RECEIVE_WINDOW) & 0xff );
    d788:	f240 236c 	movw	r3, #620	; 0x26c
    d78c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d790:	681b      	ldr	r3, [r3, #0]
    d792:	f103 030e 	add.w	r3, r3, #14
    d796:	f06f 026d 	mvn.w	r2, #109	; 0x6d
    d79a:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23
	}

tcp_send_noconn:

	BUF->ttl = UIP_TTL;
    d79e:	f240 236c 	movw	r3, #620	; 0x26c
    d7a2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d7a6:	681b      	ldr	r3, [r3, #0]
    d7a8:	f103 030e 	add.w	r3, r3, #14
    d7ac:	f04f 0240 	mov.w	r2, #64	; 0x40
    d7b0:	721a      	strb	r2, [r3, #8]
		/* For IPv6, the IP length field does not include the IPv6 IP header
		 length. */
		BUF->len[ 0 ] = ( (uip_len - UIP_IPH_LEN) >> 8 );
		BUF->len[ 1 ] = ( (uip_len - UIP_IPH_LEN) & 0xff );
	#else /* UIP_CONF_IPV6 */
		BUF->len[ 0 ] = ( uip_len >> 8 );
    d7b2:	f240 236c 	movw	r3, #620	; 0x26c
    d7b6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d7ba:	681b      	ldr	r3, [r3, #0]
    d7bc:	f103 020e 	add.w	r2, r3, #14
    d7c0:	f24a 73ac 	movw	r3, #42924	; 0xa7ac
    d7c4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d7c8:	881b      	ldrh	r3, [r3, #0]
    d7ca:	ea4f 2313 	mov.w	r3, r3, lsr #8
    d7ce:	b29b      	uxth	r3, r3
    d7d0:	b2db      	uxtb	r3, r3
    d7d2:	7093      	strb	r3, [r2, #2]
		BUF->len[ 1 ] = ( uip_len & 0xff );
    d7d4:	f240 236c 	movw	r3, #620	; 0x26c
    d7d8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d7dc:	681b      	ldr	r3, [r3, #0]
    d7de:	f103 020e 	add.w	r2, r3, #14
    d7e2:	f24a 73ac 	movw	r3, #42924	; 0xa7ac
    d7e6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d7ea:	881b      	ldrh	r3, [r3, #0]
    d7ec:	b2db      	uxtb	r3, r3
    d7ee:	70d3      	strb	r3, [r2, #3]
	#endif /* UIP_CONF_IPV6 */

	BUF->urgp[ 0 ] = BUF->urgp[ 1 ] = 0;
    d7f0:	f240 236c 	movw	r3, #620	; 0x26c
    d7f4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d7f8:	681b      	ldr	r3, [r3, #0]
    d7fa:	f103 020e 	add.w	r2, r3, #14
    d7fe:	f240 236c 	movw	r3, #620	; 0x26c
    d802:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d806:	681b      	ldr	r3, [r3, #0]
    d808:	f103 030e 	add.w	r3, r3, #14
    d80c:	f04f 0100 	mov.w	r1, #0
    d810:	f883 1027 	strb.w	r1, [r3, #39]	; 0x27
    d814:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
    d818:	f882 3026 	strb.w	r3, [r2, #38]	; 0x26

	/* Calculate TCP checksum. */
	BUF->tcpchksum = 0;
    d81c:	f240 236c 	movw	r3, #620	; 0x26c
    d820:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d824:	681b      	ldr	r3, [r3, #0]
    d826:	f103 030e 	add.w	r3, r3, #14
    d82a:	f04f 0200 	mov.w	r2, #0
    d82e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    d832:	f04f 0200 	mov.w	r2, #0
    d836:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
	BUF->tcpchksum = ~( uip_tcpchksum() );
    d83a:	f240 236c 	movw	r3, #620	; 0x26c
    d83e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d842:	681b      	ldr	r3, [r3, #0]
    d844:	f103 040e 	add.w	r4, r3, #14
    d848:	f7fd fddc 	bl	b404 <uip_tcpchksum>
    d84c:	4603      	mov	r3, r0
    d84e:	ea6f 0303 	mvn.w	r3, r3
    d852:	b29b      	uxth	r3, r3
    d854:	f003 02ff 	and.w	r2, r3, #255	; 0xff
    d858:	f04f 0100 	mov.w	r1, #0
    d85c:	ea41 0202 	orr.w	r2, r1, r2
    d860:	f884 2024 	strb.w	r2, [r4, #36]	; 0x24
    d864:	ea4f 2313 	mov.w	r3, r3, lsr #8
    d868:	b29b      	uxth	r3, r3
    d86a:	f04f 0200 	mov.w	r2, #0
    d86e:	ea42 0303 	orr.w	r3, r2, r3
    d872:	f884 3025 	strb.w	r3, [r4, #37]	; 0x25
	#if UIP_CONF_IPV6
		BUF->vtc = 0x60;
		BUF->tcflow = 0x00;
		BUF->flow = 0x00;
	#else /* UIP_CONF_IPV6 */
		BUF->vhl = 0x45;
    d876:	f240 236c 	movw	r3, #620	; 0x26c
    d87a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d87e:	681b      	ldr	r3, [r3, #0]
    d880:	f103 030e 	add.w	r3, r3, #14
    d884:	f04f 0245 	mov.w	r2, #69	; 0x45
    d888:	701a      	strb	r2, [r3, #0]
		BUF->tos = 0;
    d88a:	f240 236c 	movw	r3, #620	; 0x26c
    d88e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d892:	681b      	ldr	r3, [r3, #0]
    d894:	f103 030e 	add.w	r3, r3, #14
    d898:	f04f 0200 	mov.w	r2, #0
    d89c:	705a      	strb	r2, [r3, #1]
		BUF->ipoffset[ 0 ] = BUF->ipoffset[ 1 ] = 0;
    d89e:	f240 236c 	movw	r3, #620	; 0x26c
    d8a2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d8a6:	681b      	ldr	r3, [r3, #0]
    d8a8:	f103 020e 	add.w	r2, r3, #14
    d8ac:	f240 236c 	movw	r3, #620	; 0x26c
    d8b0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d8b4:	681b      	ldr	r3, [r3, #0]
    d8b6:	f103 030e 	add.w	r3, r3, #14
    d8ba:	f04f 0100 	mov.w	r1, #0
    d8be:	71d9      	strb	r1, [r3, #7]
    d8c0:	79db      	ldrb	r3, [r3, #7]
    d8c2:	7193      	strb	r3, [r2, #6]
		++ipid;
    d8c4:	f642 334c 	movw	r3, #11084	; 0x2b4c
    d8c8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d8cc:	881b      	ldrh	r3, [r3, #0]
    d8ce:	f103 0301 	add.w	r3, r3, #1
    d8d2:	b29a      	uxth	r2, r3
    d8d4:	f642 334c 	movw	r3, #11084	; 0x2b4c
    d8d8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d8dc:	801a      	strh	r2, [r3, #0]
		BUF->ipid[ 0 ] = ipid >> 8;
    d8de:	f240 236c 	movw	r3, #620	; 0x26c
    d8e2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d8e6:	681b      	ldr	r3, [r3, #0]
    d8e8:	f103 020e 	add.w	r2, r3, #14
    d8ec:	f642 334c 	movw	r3, #11084	; 0x2b4c
    d8f0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d8f4:	881b      	ldrh	r3, [r3, #0]
    d8f6:	ea4f 2313 	mov.w	r3, r3, lsr #8
    d8fa:	b29b      	uxth	r3, r3
    d8fc:	b2db      	uxtb	r3, r3
    d8fe:	7113      	strb	r3, [r2, #4]
		BUF->ipid[ 1 ] = ipid & 0xff;
    d900:	f240 236c 	movw	r3, #620	; 0x26c
    d904:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d908:	681b      	ldr	r3, [r3, #0]
    d90a:	f103 020e 	add.w	r2, r3, #14
    d90e:	f642 334c 	movw	r3, #11084	; 0x2b4c
    d912:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d916:	881b      	ldrh	r3, [r3, #0]
    d918:	b2db      	uxtb	r3, r3
    d91a:	7153      	strb	r3, [r2, #5]

		/* Calculate IP checksum. */
		BUF->ipchksum = 0;
    d91c:	f240 236c 	movw	r3, #620	; 0x26c
    d920:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d924:	681b      	ldr	r3, [r3, #0]
    d926:	f103 030e 	add.w	r3, r3, #14
    d92a:	f04f 0200 	mov.w	r2, #0
    d92e:	729a      	strb	r2, [r3, #10]
    d930:	f04f 0200 	mov.w	r2, #0
    d934:	72da      	strb	r2, [r3, #11]
		BUF->ipchksum = ~( uip_ipchksum() );
    d936:	f240 236c 	movw	r3, #620	; 0x26c
    d93a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d93e:	681b      	ldr	r3, [r3, #0]
    d940:	f103 040e 	add.w	r4, r3, #14
    d944:	f7fd fce6 	bl	b314 <uip_ipchksum>
    d948:	4603      	mov	r3, r0
    d94a:	ea6f 0303 	mvn.w	r3, r3
    d94e:	b29b      	uxth	r3, r3
    d950:	f003 02ff 	and.w	r2, r3, #255	; 0xff
    d954:	f04f 0100 	mov.w	r1, #0
    d958:	ea41 0202 	orr.w	r2, r1, r2
    d95c:	72a2      	strb	r2, [r4, #10]
    d95e:	ea4f 2313 	mov.w	r3, r3, lsr #8
    d962:	b29b      	uxth	r3, r3
    d964:	f04f 0200 	mov.w	r2, #0
    d968:	ea42 0303 	orr.w	r3, r2, r3
    d96c:	72e3      	strb	r3, [r4, #11]

		//DEBUG_PRINTF( "uip ip_send_nolen: chkecum 0x%04x\n", uip_ipchksum() );
	#endif /* UIP_CONF_IPV6 */

	UIP_STAT( ++uip_stat.tcp.sent );
    d96e:	f24c 73f8 	movw	r3, #51192	; 0xc7f8
    d972:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d976:	8c1b      	ldrh	r3, [r3, #32]
    d978:	f103 0301 	add.w	r3, r3, #1
    d97c:	b29a      	uxth	r2, r3
    d97e:	f24c 73f8 	movw	r3, #51192	; 0xc7f8
    d982:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d986:	841a      	strh	r2, [r3, #32]
	#if UIP_CONF_IPV6
send :
	#endif /* UIP_CONF_IPV6 */

	//DEBUG_PRINTF( "Sending packet with length %d (%d)\n", uip_len, (BUF->len[ 0 ] << 8) | BUF->len[ 1 ] );
	UIP_STAT( ++uip_stat.ip.sent );
    d988:	f24c 73f8 	movw	r3, #51192	; 0xc7f8
    d98c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d990:	885b      	ldrh	r3, [r3, #2]
    d992:	f103 0301 	add.w	r3, r3, #1
    d996:	b29a      	uxth	r2, r3
    d998:	f24c 73f8 	movw	r3, #51192	; 0xc7f8
    d99c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d9a0:	805a      	strh	r2, [r3, #2]

	/* Return and let the caller do the actual transmission. */
	uip_flags = 0;
    d9a2:	f24a 73b8 	movw	r3, #42936	; 0xa7b8
    d9a6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d9aa:	f04f 0200 	mov.w	r2, #0
    d9ae:	701a      	strb	r2, [r3, #0]
	return;
    d9b0:	e02d      	b.n	da0e <uip_process+0x21a6>
			uip_flags = UIP_POLL;
			UIP_APPCALL();
			goto appsend;
		}

		goto drop;
    d9b2:	bf00      	nop
    d9b4:	e01c      	b.n	d9f0 <uip_process+0x2188>
    d9b6:	bf00      	nop
    d9b8:	e01a      	b.n	d9f0 <uip_process+0x2188>
				UIP_APPCALL();
				goto appsend;
			}
		}

		goto drop;
    d9ba:	bf00      	nop
    d9bc:	e018      	b.n	d9f0 <uip_process+0x2188>
    d9be:	bf00      	nop
    d9c0:	e016      	b.n	d9f0 <uip_process+0x2188>
    d9c2:	bf00      	nop
    d9c4:	e014      	b.n	d9f0 <uip_process+0x2188>
    d9c6:	bf00      	nop
    d9c8:	e012      	b.n	d9f0 <uip_process+0x2188>
		#endif /* UIP_CONF_IPV6 */
	}
	else
	{
		UIP_LOG( "ip: packet shorter than reported in IP header." );
		goto drop;
    d9ca:	bf00      	nop
    d9cc:	e010      	b.n	d9f0 <uip_process+0x2188>

reset:
	/* We do not send resets in response to resets. */
	if( BUF->flags & TCP_RST )
	{
		goto drop;
    d9ce:	bf00      	nop
    d9d0:	e00e      	b.n	d9f0 <uip_process+0x2188>
				uip_connr->tcpstateflags = UIP_TIME_WAIT;
				uip_connr->timer = 0;
			}
	}

	goto drop;
    d9d2:	bf00      	nop
    d9d4:	e00c      	b.n	d9f0 <uip_process+0x2188>
				uip_slen = 0;
				UIP_APPCALL();
				goto appsend;
			}

			goto drop;
    d9d6:	bf00      	nop
    d9d8:	e00a      	b.n	d9f0 <uip_process+0x2188>
			sequence numbers will be screwed up. */
			if( BUF->flags & TCP_FIN && !(uip_connr->tcpstateflags & UIP_STOPPED) )
			{
				if( uip_outstanding(uip_connr) )
				{
					goto drop;
    d9da:	bf00      	nop
    d9dc:	e008      	b.n	d9f0 <uip_process+0x2188>
					BUF->flags = TCP_ACK;
					goto tcp_send_noopts;
				}
			}

			goto drop;
    d9de:	bf00      	nop
    d9e0:	e006      	b.n	d9f0 <uip_process+0x2188>
    d9e2:	bf00      	nop
    d9e4:	e004      	b.n	d9f0 <uip_process+0x2188>
			if( uip_len > 0 )
			{
				goto tcp_send_ack;
			}

			goto drop;
    d9e6:	bf00      	nop
    d9e8:	e002      	b.n	d9f0 <uip_process+0x2188>
			if( uip_len > 0 )
			{
				goto tcp_send_ack;
			}

			goto drop;
    d9ea:	bf00      	nop
    d9ec:	e000      	b.n	d9f0 <uip_process+0x2188>
				uip_connr->tcpstateflags = UIP_TIME_WAIT;
				uip_connr->timer = 0;
			}
	}

	goto drop;
    d9ee:	bf00      	nop
	/* Return and let the caller do the actual transmission. */
	uip_flags = 0;
	return;

drop:
	uip_len = 0;
    d9f0:	f24a 73ac 	movw	r3, #42924	; 0xa7ac
    d9f4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d9f8:	f04f 0200 	mov.w	r2, #0
    d9fc:	801a      	strh	r2, [r3, #0]
	uip_flags = 0;
    d9fe:	f24a 73b8 	movw	r3, #42936	; 0xa7b8
    da02:	f2c2 0300 	movt	r3, #8192	; 0x2000
    da06:	f04f 0200 	mov.w	r2, #0
    da0a:	701a      	strb	r2, [r3, #0]
	return;
    da0c:	bf00      	nop
}
    da0e:	f107 0714 	add.w	r7, r7, #20
    da12:	46bd      	mov	sp, r7
    da14:	bd90      	pop	{r4, r7, pc}
    da16:	bf00      	nop

0000da18 <htons>:
/*---------------------------------------------------------------------------*/

u16_t htons( u16_t val )
{
    da18:	b480      	push	{r7}
    da1a:	b083      	sub	sp, #12
    da1c:	af00      	add	r7, sp, #0
    da1e:	4603      	mov	r3, r0
    da20:	80fb      	strh	r3, [r7, #6]
	return HTONS( val );
    da22:	88fb      	ldrh	r3, [r7, #6]
    da24:	ea4f 2303 	mov.w	r3, r3, lsl #8
    da28:	b29a      	uxth	r2, r3
    da2a:	88fb      	ldrh	r3, [r7, #6]
    da2c:	ea4f 2313 	mov.w	r3, r3, lsr #8
    da30:	b29b      	uxth	r3, r3
    da32:	ea42 0303 	orr.w	r3, r2, r3
    da36:	b29b      	uxth	r3, r3
    da38:	b29b      	uxth	r3, r3
}
    da3a:	4618      	mov	r0, r3
    da3c:	f107 070c 	add.w	r7, r7, #12
    da40:	46bd      	mov	sp, r7
    da42:	bc80      	pop	{r7}
    da44:	4770      	bx	lr
    da46:	bf00      	nop

0000da48 <htonl>:

u32_t htonl( u32_t val )
{
    da48:	b480      	push	{r7}
    da4a:	b083      	sub	sp, #12
    da4c:	af00      	add	r7, sp, #0
    da4e:	6078      	str	r0, [r7, #4]
	return HTONL( val );
    da50:	687b      	ldr	r3, [r7, #4]
    da52:	b29b      	uxth	r3, r3
    da54:	ea4f 2303 	mov.w	r3, r3, lsl #8
    da58:	b29a      	uxth	r2, r3
    da5a:	687b      	ldr	r3, [r7, #4]
    da5c:	b29b      	uxth	r3, r3
    da5e:	ea4f 2313 	mov.w	r3, r3, lsr #8
    da62:	b29b      	uxth	r3, r3
    da64:	ea42 0303 	orr.w	r3, r2, r3
    da68:	b29b      	uxth	r3, r3
    da6a:	b29b      	uxth	r3, r3
    da6c:	ea4f 4203 	mov.w	r2, r3, lsl #16
    da70:	687b      	ldr	r3, [r7, #4]
    da72:	ea4f 4313 	mov.w	r3, r3, lsr #16
    da76:	b29b      	uxth	r3, r3
    da78:	ea4f 2303 	mov.w	r3, r3, lsl #8
    da7c:	b299      	uxth	r1, r3
    da7e:	687b      	ldr	r3, [r7, #4]
    da80:	ea4f 4313 	mov.w	r3, r3, lsr #16
    da84:	b29b      	uxth	r3, r3
    da86:	ea4f 2313 	mov.w	r3, r3, lsr #8
    da8a:	b29b      	uxth	r3, r3
    da8c:	ea41 0303 	orr.w	r3, r1, r3
    da90:	b29b      	uxth	r3, r3
    da92:	b29b      	uxth	r3, r3
    da94:	ea42 0303 	orr.w	r3, r2, r3
}
    da98:	4618      	mov	r0, r3
    da9a:	f107 070c 	add.w	r7, r7, #12
    da9e:	46bd      	mov	sp, r7
    daa0:	bc80      	pop	{r7}
    daa2:	4770      	bx	lr

0000daa4 <uip_send>:
/*---------------------------------------------------------------------------*/

void uip_send( const void *data, int len )
{
    daa4:	b580      	push	{r7, lr}
    daa6:	b084      	sub	sp, #16
    daa8:	af00      	add	r7, sp, #0
    daaa:	6078      	str	r0, [r7, #4]
    daac:	6039      	str	r1, [r7, #0]
	int copylen;

	#define MIN( a, b ) ( (a) < (b) ? (a) : (b) )

	copylen = MIN( len, UIP_BUFSIZE - UIP_LLH_LEN - UIP_TCPIP_HLEN - ( int )
    daae:	f240 236c 	movw	r3, #620	; 0x26c
    dab2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    dab6:	681b      	ldr	r3, [r3, #0]
    dab8:	f103 0336 	add.w	r3, r3, #54	; 0x36
    dabc:	461a      	mov	r2, r3
    dabe:	f24a 73b0 	movw	r3, #42928	; 0xa7b0
    dac2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    dac6:	681b      	ldr	r3, [r3, #0]
    dac8:	ebc3 0302 	rsb	r3, r3, r2
    dacc:	f503 63b2 	add.w	r3, r3, #1424	; 0x590
    dad0:	f103 0302 	add.w	r3, r3, #2
    dad4:	683a      	ldr	r2, [r7, #0]
    dad6:	4293      	cmp	r3, r2
    dad8:	bfa8      	it	ge
    dada:	4613      	movge	r3, r2
    dadc:	60fb      	str	r3, [r7, #12]
					   (( char * ) uip_sappdata - ( char * ) &uip_buf[UIP_LLH_LEN + UIP_TCPIP_HLEN]) );
	if( copylen > 0 )
    dade:	68fb      	ldr	r3, [r7, #12]
    dae0:	2b00      	cmp	r3, #0
    dae2:	dd1d      	ble.n	db20 <uip_send+0x7c>
	{
		uip_slen = copylen;
    dae4:	68fb      	ldr	r3, [r7, #12]
    dae6:	b29a      	uxth	r2, r3
    dae8:	f64c 0338 	movw	r3, #51256	; 0xc838
    daec:	f2c2 0300 	movt	r3, #8192	; 0x2000
    daf0:	801a      	strh	r2, [r3, #0]
		if( data != uip_sappdata )
    daf2:	f24a 73b0 	movw	r3, #42928	; 0xa7b0
    daf6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    dafa:	681b      	ldr	r3, [r3, #0]
    dafc:	687a      	ldr	r2, [r7, #4]
    dafe:	429a      	cmp	r2, r3
    db00:	d00e      	beq.n	db20 <uip_send+0x7c>
		{
			memcpy( uip_sappdata, (data), uip_slen );
    db02:	f24a 73b0 	movw	r3, #42928	; 0xa7b0
    db06:	f2c2 0300 	movt	r3, #8192	; 0x2000
    db0a:	681a      	ldr	r2, [r3, #0]
    db0c:	f64c 0338 	movw	r3, #51256	; 0xc838
    db10:	f2c2 0300 	movt	r3, #8192	; 0x2000
    db14:	881b      	ldrh	r3, [r3, #0]
    db16:	4610      	mov	r0, r2
    db18:	6879      	ldr	r1, [r7, #4]
    db1a:	461a      	mov	r2, r3
    db1c:	f006 fe60 	bl	147e0 <memcpy>
		}
	}
}
    db20:	f107 0710 	add.w	r7, r7, #16
    db24:	46bd      	mov	sp, r7
    db26:	bd80      	pop	{r7, pc}

0000db28 <uip_arp_init>:
 *
 */

/*-----------------------------------------------------------------------------------*/
void uip_arp_init( void )
{
    db28:	b580      	push	{r7, lr}
    db2a:	af00      	add	r7, sp, #0
	for( i = 0; i < UIP_ARPTAB_SIZE; ++i )
    db2c:	f642 33c0 	movw	r3, #11200	; 0x2bc0
    db30:	f2c2 0300 	movt	r3, #8192	; 0x2000
    db34:	f04f 0200 	mov.w	r2, #0
    db38:	701a      	strb	r2, [r3, #0]
    db3a:	e024      	b.n	db86 <uip_arp_init+0x5e>
	{
		memset( &arp_table[i].ipaddr, 0, 4 );
    db3c:	f642 33c0 	movw	r3, #11200	; 0x2bc0
    db40:	f2c2 0300 	movt	r3, #8192	; 0x2000
    db44:	781b      	ldrb	r3, [r3, #0]
    db46:	461a      	mov	r2, r3
    db48:	4613      	mov	r3, r2
    db4a:	ea4f 0343 	mov.w	r3, r3, lsl #1
    db4e:	4413      	add	r3, r2
    db50:	ea4f 0283 	mov.w	r2, r3, lsl #2
    db54:	f642 335c 	movw	r3, #11100	; 0x2b5c
    db58:	f2c2 0300 	movt	r3, #8192	; 0x2000
    db5c:	4413      	add	r3, r2
    db5e:	4618      	mov	r0, r3
    db60:	f04f 0100 	mov.w	r1, #0
    db64:	f04f 0204 	mov.w	r2, #4
    db68:	f006 ff02 	bl	14970 <memset>
 */

/*-----------------------------------------------------------------------------------*/
void uip_arp_init( void )
{
	for( i = 0; i < UIP_ARPTAB_SIZE; ++i )
    db6c:	f642 33c0 	movw	r3, #11200	; 0x2bc0
    db70:	f2c2 0300 	movt	r3, #8192	; 0x2000
    db74:	781b      	ldrb	r3, [r3, #0]
    db76:	f103 0301 	add.w	r3, r3, #1
    db7a:	b2da      	uxtb	r2, r3
    db7c:	f642 33c0 	movw	r3, #11200	; 0x2bc0
    db80:	f2c2 0300 	movt	r3, #8192	; 0x2000
    db84:	701a      	strb	r2, [r3, #0]
    db86:	f642 33c0 	movw	r3, #11200	; 0x2bc0
    db8a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    db8e:	781b      	ldrb	r3, [r3, #0]
    db90:	2b07      	cmp	r3, #7
    db92:	d9d3      	bls.n	db3c <uip_arp_init+0x14>
	{
		memset( &arp_table[i].ipaddr, 0, 4 );
	}
}
    db94:	bd80      	pop	{r7, pc}
    db96:	bf00      	nop

0000db98 <uip_arp_timer>:
 *
 */

/*-----------------------------------------------------------------------------------*/
void uip_arp_timer( void )
{
    db98:	b580      	push	{r7, lr}
    db9a:	b082      	sub	sp, #8
    db9c:	af00      	add	r7, sp, #0
	struct arp_entry	*tabptr;

	++arptime;
    db9e:	f642 33c2 	movw	r3, #11202	; 0x2bc2
    dba2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    dba6:	781b      	ldrb	r3, [r3, #0]
    dba8:	f103 0301 	add.w	r3, r3, #1
    dbac:	b2da      	uxtb	r2, r3
    dbae:	f642 33c2 	movw	r3, #11202	; 0x2bc2
    dbb2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    dbb6:	701a      	strb	r2, [r3, #0]
	for( i = 0; i < UIP_ARPTAB_SIZE; ++i )
    dbb8:	f642 33c0 	movw	r3, #11200	; 0x2bc0
    dbbc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    dbc0:	f04f 0200 	mov.w	r2, #0
    dbc4:	701a      	strb	r2, [r3, #0]
    dbc6:	e045      	b.n	dc54 <uip_arp_timer+0xbc>
	{
		tabptr = &arp_table[i];
    dbc8:	f642 33c0 	movw	r3, #11200	; 0x2bc0
    dbcc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    dbd0:	781b      	ldrb	r3, [r3, #0]
    dbd2:	461a      	mov	r2, r3
    dbd4:	4613      	mov	r3, r2
    dbd6:	ea4f 0343 	mov.w	r3, r3, lsl #1
    dbda:	4413      	add	r3, r2
    dbdc:	ea4f 0383 	mov.w	r3, r3, lsl #2
    dbe0:	461a      	mov	r2, r3
    dbe2:	f642 335c 	movw	r3, #11100	; 0x2b5c
    dbe6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    dbea:	4413      	add	r3, r2
    dbec:	607b      	str	r3, [r7, #4]
		if( uip_ipaddr_cmp(&tabptr->ipaddr, &uip_all_zeroes_addr) && arptime - tabptr->time >= UIP_ARP_MAXAGE )
    dbee:	687b      	ldr	r3, [r7, #4]
    dbf0:	881a      	ldrh	r2, [r3, #0]
    dbf2:	f645 731c 	movw	r3, #24348	; 0x5f1c
    dbf6:	f2c0 0301 	movt	r3, #1
    dbfa:	881b      	ldrh	r3, [r3, #0]
    dbfc:	429a      	cmp	r2, r3
    dbfe:	d11c      	bne.n	dc3a <uip_arp_timer+0xa2>
    dc00:	687b      	ldr	r3, [r7, #4]
    dc02:	885a      	ldrh	r2, [r3, #2]
    dc04:	f645 731c 	movw	r3, #24348	; 0x5f1c
    dc08:	f2c0 0301 	movt	r3, #1
    dc0c:	885b      	ldrh	r3, [r3, #2]
    dc0e:	429a      	cmp	r2, r3
    dc10:	d113      	bne.n	dc3a <uip_arp_timer+0xa2>
    dc12:	f642 33c2 	movw	r3, #11202	; 0x2bc2
    dc16:	f2c2 0300 	movt	r3, #8192	; 0x2000
    dc1a:	781b      	ldrb	r3, [r3, #0]
    dc1c:	461a      	mov	r2, r3
    dc1e:	687b      	ldr	r3, [r7, #4]
    dc20:	7a9b      	ldrb	r3, [r3, #10]
    dc22:	ebc3 0302 	rsb	r3, r3, r2
    dc26:	2b77      	cmp	r3, #119	; 0x77
    dc28:	dd07      	ble.n	dc3a <uip_arp_timer+0xa2>
		{
			memset( &tabptr->ipaddr, 0, 4 );
    dc2a:	687b      	ldr	r3, [r7, #4]
    dc2c:	4618      	mov	r0, r3
    dc2e:	f04f 0100 	mov.w	r1, #0
    dc32:	f04f 0204 	mov.w	r2, #4
    dc36:	f006 fe9b 	bl	14970 <memset>
void uip_arp_timer( void )
{
	struct arp_entry	*tabptr;

	++arptime;
	for( i = 0; i < UIP_ARPTAB_SIZE; ++i )
    dc3a:	f642 33c0 	movw	r3, #11200	; 0x2bc0
    dc3e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    dc42:	781b      	ldrb	r3, [r3, #0]
    dc44:	f103 0301 	add.w	r3, r3, #1
    dc48:	b2da      	uxtb	r2, r3
    dc4a:	f642 33c0 	movw	r3, #11200	; 0x2bc0
    dc4e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    dc52:	701a      	strb	r2, [r3, #0]
    dc54:	f642 33c0 	movw	r3, #11200	; 0x2bc0
    dc58:	f2c2 0300 	movt	r3, #8192	; 0x2000
    dc5c:	781b      	ldrb	r3, [r3, #0]
    dc5e:	2b07      	cmp	r3, #7
    dc60:	d9b2      	bls.n	dbc8 <uip_arp_timer+0x30>
		if( uip_ipaddr_cmp(&tabptr->ipaddr, &uip_all_zeroes_addr) && arptime - tabptr->time >= UIP_ARP_MAXAGE )
		{
			memset( &tabptr->ipaddr, 0, 4 );
		}
	}
}
    dc62:	f107 0708 	add.w	r7, r7, #8
    dc66:	46bd      	mov	sp, r7
    dc68:	bd80      	pop	{r7, pc}
    dc6a:	bf00      	nop

0000dc6c <uip_arp_update>:

/*-----------------------------------------------------------------------------------*/
static void uip_arp_update( uip_ipaddr_t *ipaddr, struct uip_eth_addr *ethaddr )
{
    dc6c:	b590      	push	{r4, r7, lr}
    dc6e:	b083      	sub	sp, #12
    dc70:	af00      	add	r7, sp, #0
    dc72:	6078      	str	r0, [r7, #4]
    dc74:	6039      	str	r1, [r7, #0]
	register struct arp_entry	*tabptr;

	/* Walk through the ARP mapping table and try to find an entry to
     update. If none is found, the IP -> MAC address mapping is
     inserted in the ARP table. */
	for( i = 0; i < UIP_ARPTAB_SIZE; ++i )
    dc76:	f642 33c0 	movw	r3, #11200	; 0x2bc0
    dc7a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    dc7e:	f04f 0200 	mov.w	r2, #0
    dc82:	701a      	strb	r2, [r3, #0]
    dc84:	e049      	b.n	dd1a <uip_arp_update+0xae>
	{
		tabptr = &arp_table[i];
    dc86:	f642 33c0 	movw	r3, #11200	; 0x2bc0
    dc8a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    dc8e:	781b      	ldrb	r3, [r3, #0]
    dc90:	461a      	mov	r2, r3
    dc92:	4613      	mov	r3, r2
    dc94:	ea4f 0343 	mov.w	r3, r3, lsl #1
    dc98:	4413      	add	r3, r2
    dc9a:	ea4f 0383 	mov.w	r3, r3, lsl #2
    dc9e:	461a      	mov	r2, r3
    dca0:	f642 335c 	movw	r3, #11100	; 0x2b5c
    dca4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    dca8:	eb02 0403 	add.w	r4, r2, r3

		/* Only check those entries that are actually in use. */
		if( !uip_ipaddr_cmp(&tabptr->ipaddr, &uip_all_zeroes_addr) )
    dcac:	8822      	ldrh	r2, [r4, #0]
    dcae:	f645 731c 	movw	r3, #24348	; 0x5f1c
    dcb2:	f2c0 0301 	movt	r3, #1
    dcb6:	881b      	ldrh	r3, [r3, #0]
    dcb8:	429a      	cmp	r2, r3
    dcba:	d107      	bne.n	dccc <uip_arp_update+0x60>
    dcbc:	8862      	ldrh	r2, [r4, #2]
    dcbe:	f645 731c 	movw	r3, #24348	; 0x5f1c
    dcc2:	f2c0 0301 	movt	r3, #1
    dcc6:	885b      	ldrh	r3, [r3, #2]
    dcc8:	429a      	cmp	r2, r3
    dcca:	d019      	beq.n	dd00 <uip_arp_update+0x94>
		{
			/* Check if the source IP address of the incoming packet matches
         the IP address in this ARP table entry. */
			if( uip_ipaddr_cmp(ipaddr, &tabptr->ipaddr) )
    dccc:	687b      	ldr	r3, [r7, #4]
    dcce:	881a      	ldrh	r2, [r3, #0]
    dcd0:	8823      	ldrh	r3, [r4, #0]
    dcd2:	429a      	cmp	r2, r3
    dcd4:	d114      	bne.n	dd00 <uip_arp_update+0x94>
    dcd6:	687b      	ldr	r3, [r7, #4]
    dcd8:	885a      	ldrh	r2, [r3, #2]
    dcda:	8863      	ldrh	r3, [r4, #2]
    dcdc:	429a      	cmp	r2, r3
    dcde:	d10f      	bne.n	dd00 <uip_arp_update+0x94>
			{
				/* An old entry found, update this and return. */
				memcpy( tabptr->ethaddr.addr, ethaddr->addr, 6 );
    dce0:	f104 0204 	add.w	r2, r4, #4
    dce4:	683b      	ldr	r3, [r7, #0]
    dce6:	4610      	mov	r0, r2
    dce8:	4619      	mov	r1, r3
    dcea:	f04f 0206 	mov.w	r2, #6
    dcee:	f006 fd77 	bl	147e0 <memcpy>
				tabptr->time = arptime;
    dcf2:	f642 33c2 	movw	r3, #11202	; 0x2bc2
    dcf6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    dcfa:	781b      	ldrb	r3, [r3, #0]
    dcfc:	72a3      	strb	r3, [r4, #10]

				return;
    dcfe:	e0f9      	b.n	def4 <uip_arp_update+0x288>
	register struct arp_entry	*tabptr;

	/* Walk through the ARP mapping table and try to find an entry to
     update. If none is found, the IP -> MAC address mapping is
     inserted in the ARP table. */
	for( i = 0; i < UIP_ARPTAB_SIZE; ++i )
    dd00:	f642 33c0 	movw	r3, #11200	; 0x2bc0
    dd04:	f2c2 0300 	movt	r3, #8192	; 0x2000
    dd08:	781b      	ldrb	r3, [r3, #0]
    dd0a:	f103 0301 	add.w	r3, r3, #1
    dd0e:	b2da      	uxtb	r2, r3
    dd10:	f642 33c0 	movw	r3, #11200	; 0x2bc0
    dd14:	f2c2 0300 	movt	r3, #8192	; 0x2000
    dd18:	701a      	strb	r2, [r3, #0]
    dd1a:	f642 33c0 	movw	r3, #11200	; 0x2bc0
    dd1e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    dd22:	781b      	ldrb	r3, [r3, #0]
    dd24:	2b07      	cmp	r3, #7
    dd26:	d9ae      	bls.n	dc86 <uip_arp_update+0x1a>

	/* If we get here, no existing ARP table entry was found, so we
     create one. */

	/* First, we try to find an unused entry in the ARP table. */
	for( i = 0; i < UIP_ARPTAB_SIZE; ++i )
    dd28:	f642 33c0 	movw	r3, #11200	; 0x2bc0
    dd2c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    dd30:	f04f 0200 	mov.w	r2, #0
    dd34:	701a      	strb	r2, [r3, #0]
    dd36:	e02f      	b.n	dd98 <uip_arp_update+0x12c>
	{
		tabptr = &arp_table[i];
    dd38:	f642 33c0 	movw	r3, #11200	; 0x2bc0
    dd3c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    dd40:	781b      	ldrb	r3, [r3, #0]
    dd42:	461a      	mov	r2, r3
    dd44:	4613      	mov	r3, r2
    dd46:	ea4f 0343 	mov.w	r3, r3, lsl #1
    dd4a:	4413      	add	r3, r2
    dd4c:	ea4f 0383 	mov.w	r3, r3, lsl #2
    dd50:	461a      	mov	r2, r3
    dd52:	f642 335c 	movw	r3, #11100	; 0x2b5c
    dd56:	f2c2 0300 	movt	r3, #8192	; 0x2000
    dd5a:	eb02 0403 	add.w	r4, r2, r3
		if( uip_ipaddr_cmp(&tabptr->ipaddr, &uip_all_zeroes_addr) )
    dd5e:	8822      	ldrh	r2, [r4, #0]
    dd60:	f645 731c 	movw	r3, #24348	; 0x5f1c
    dd64:	f2c0 0301 	movt	r3, #1
    dd68:	881b      	ldrh	r3, [r3, #0]
    dd6a:	429a      	cmp	r2, r3
    dd6c:	d107      	bne.n	dd7e <uip_arp_update+0x112>
    dd6e:	8862      	ldrh	r2, [r4, #2]
    dd70:	f645 731c 	movw	r3, #24348	; 0x5f1c
    dd74:	f2c0 0301 	movt	r3, #1
    dd78:	885b      	ldrh	r3, [r3, #2]
    dd7a:	429a      	cmp	r2, r3
    dd7c:	d014      	beq.n	dda8 <uip_arp_update+0x13c>

	/* If we get here, no existing ARP table entry was found, so we
     create one. */

	/* First, we try to find an unused entry in the ARP table. */
	for( i = 0; i < UIP_ARPTAB_SIZE; ++i )
    dd7e:	f642 33c0 	movw	r3, #11200	; 0x2bc0
    dd82:	f2c2 0300 	movt	r3, #8192	; 0x2000
    dd86:	781b      	ldrb	r3, [r3, #0]
    dd88:	f103 0301 	add.w	r3, r3, #1
    dd8c:	b2da      	uxtb	r2, r3
    dd8e:	f642 33c0 	movw	r3, #11200	; 0x2bc0
    dd92:	f2c2 0300 	movt	r3, #8192	; 0x2000
    dd96:	701a      	strb	r2, [r3, #0]
    dd98:	f642 33c0 	movw	r3, #11200	; 0x2bc0
    dd9c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    dda0:	781b      	ldrb	r3, [r3, #0]
    dda2:	2b07      	cmp	r3, #7
    dda4:	d9c8      	bls.n	dd38 <uip_arp_update+0xcc>
    dda6:	e000      	b.n	ddaa <uip_arp_update+0x13e>
	{
		tabptr = &arp_table[i];
		if( uip_ipaddr_cmp(&tabptr->ipaddr, &uip_all_zeroes_addr) )
		{
			break;
    dda8:	bf00      	nop
		}
	}

	/* If no unused entry is found, we try to find the oldest entry and
     throw it away. */
	if( i == UIP_ARPTAB_SIZE )
    ddaa:	f642 33c0 	movw	r3, #11200	; 0x2bc0
    ddae:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ddb2:	781b      	ldrb	r3, [r3, #0]
    ddb4:	2b08      	cmp	r3, #8
    ddb6:	f040 8082 	bne.w	debe <uip_arp_update+0x252>
	{
		tmpage = 0;
    ddba:	f642 33c3 	movw	r3, #11203	; 0x2bc3
    ddbe:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ddc2:	f04f 0200 	mov.w	r2, #0
    ddc6:	701a      	strb	r2, [r3, #0]
		c = 0;
    ddc8:	f642 33c1 	movw	r3, #11201	; 0x2bc1
    ddcc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ddd0:	f04f 0200 	mov.w	r2, #0
    ddd4:	701a      	strb	r2, [r3, #0]
		for( i = 0; i < UIP_ARPTAB_SIZE; ++i )
    ddd6:	f642 33c0 	movw	r3, #11200	; 0x2bc0
    ddda:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ddde:	f04f 0200 	mov.w	r2, #0
    dde2:	701a      	strb	r2, [r3, #0]
    dde4:	e047      	b.n	de76 <uip_arp_update+0x20a>
		{
			tabptr = &arp_table[i];
    dde6:	f642 33c0 	movw	r3, #11200	; 0x2bc0
    ddea:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ddee:	781b      	ldrb	r3, [r3, #0]
    ddf0:	461a      	mov	r2, r3
    ddf2:	4613      	mov	r3, r2
    ddf4:	ea4f 0343 	mov.w	r3, r3, lsl #1
    ddf8:	4413      	add	r3, r2
    ddfa:	ea4f 0383 	mov.w	r3, r3, lsl #2
    ddfe:	461a      	mov	r2, r3
    de00:	f642 335c 	movw	r3, #11100	; 0x2b5c
    de04:	f2c2 0300 	movt	r3, #8192	; 0x2000
    de08:	eb02 0403 	add.w	r4, r2, r3
			if( arptime - tabptr->time > tmpage )
    de0c:	f642 33c2 	movw	r3, #11202	; 0x2bc2
    de10:	f2c2 0300 	movt	r3, #8192	; 0x2000
    de14:	781b      	ldrb	r3, [r3, #0]
    de16:	461a      	mov	r2, r3
    de18:	7aa3      	ldrb	r3, [r4, #10]
    de1a:	ebc3 0202 	rsb	r2, r3, r2
    de1e:	f642 33c3 	movw	r3, #11203	; 0x2bc3
    de22:	f2c2 0300 	movt	r3, #8192	; 0x2000
    de26:	781b      	ldrb	r3, [r3, #0]
    de28:	429a      	cmp	r2, r3
    de2a:	dd17      	ble.n	de5c <uip_arp_update+0x1f0>
			{
				tmpage = arptime - tabptr->time;
    de2c:	f642 33c2 	movw	r3, #11202	; 0x2bc2
    de30:	f2c2 0300 	movt	r3, #8192	; 0x2000
    de34:	781a      	ldrb	r2, [r3, #0]
    de36:	7aa3      	ldrb	r3, [r4, #10]
    de38:	ebc3 0302 	rsb	r3, r3, r2
    de3c:	b2da      	uxtb	r2, r3
    de3e:	f642 33c3 	movw	r3, #11203	; 0x2bc3
    de42:	f2c2 0300 	movt	r3, #8192	; 0x2000
    de46:	701a      	strb	r2, [r3, #0]
				c = i;
    de48:	f642 33c0 	movw	r3, #11200	; 0x2bc0
    de4c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    de50:	781a      	ldrb	r2, [r3, #0]
    de52:	f642 33c1 	movw	r3, #11201	; 0x2bc1
    de56:	f2c2 0300 	movt	r3, #8192	; 0x2000
    de5a:	701a      	strb	r2, [r3, #0]
     throw it away. */
	if( i == UIP_ARPTAB_SIZE )
	{
		tmpage = 0;
		c = 0;
		for( i = 0; i < UIP_ARPTAB_SIZE; ++i )
    de5c:	f642 33c0 	movw	r3, #11200	; 0x2bc0
    de60:	f2c2 0300 	movt	r3, #8192	; 0x2000
    de64:	781b      	ldrb	r3, [r3, #0]
    de66:	f103 0301 	add.w	r3, r3, #1
    de6a:	b2da      	uxtb	r2, r3
    de6c:	f642 33c0 	movw	r3, #11200	; 0x2bc0
    de70:	f2c2 0300 	movt	r3, #8192	; 0x2000
    de74:	701a      	strb	r2, [r3, #0]
    de76:	f642 33c0 	movw	r3, #11200	; 0x2bc0
    de7a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    de7e:	781b      	ldrb	r3, [r3, #0]
    de80:	2b07      	cmp	r3, #7
    de82:	d9b0      	bls.n	dde6 <uip_arp_update+0x17a>
				tmpage = arptime - tabptr->time;
				c = i;
			}
		}

		i = c;
    de84:	f642 33c1 	movw	r3, #11201	; 0x2bc1
    de88:	f2c2 0300 	movt	r3, #8192	; 0x2000
    de8c:	781a      	ldrb	r2, [r3, #0]
    de8e:	f642 33c0 	movw	r3, #11200	; 0x2bc0
    de92:	f2c2 0300 	movt	r3, #8192	; 0x2000
    de96:	701a      	strb	r2, [r3, #0]
		tabptr = &arp_table[i];
    de98:	f642 33c0 	movw	r3, #11200	; 0x2bc0
    de9c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    dea0:	781b      	ldrb	r3, [r3, #0]
    dea2:	461a      	mov	r2, r3
    dea4:	4613      	mov	r3, r2
    dea6:	ea4f 0343 	mov.w	r3, r3, lsl #1
    deaa:	4413      	add	r3, r2
    deac:	ea4f 0383 	mov.w	r3, r3, lsl #2
    deb0:	461a      	mov	r2, r3
    deb2:	f642 335c 	movw	r3, #11100	; 0x2b5c
    deb6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    deba:	eb02 0403 	add.w	r4, r2, r3
	}

	/* Now, i is the ARP table entry which we will fill with the new
     information. */
	uip_ipaddr_copy( &tabptr->ipaddr, ipaddr );
    debe:	687b      	ldr	r3, [r7, #4]
    dec0:	781b      	ldrb	r3, [r3, #0]
    dec2:	7023      	strb	r3, [r4, #0]
    dec4:	687b      	ldr	r3, [r7, #4]
    dec6:	785b      	ldrb	r3, [r3, #1]
    dec8:	7063      	strb	r3, [r4, #1]
    deca:	687b      	ldr	r3, [r7, #4]
    decc:	789b      	ldrb	r3, [r3, #2]
    dece:	70a3      	strb	r3, [r4, #2]
    ded0:	687b      	ldr	r3, [r7, #4]
    ded2:	78db      	ldrb	r3, [r3, #3]
    ded4:	70e3      	strb	r3, [r4, #3]
	memcpy( tabptr->ethaddr.addr, ethaddr->addr, 6 );
    ded6:	f104 0204 	add.w	r2, r4, #4
    deda:	683b      	ldr	r3, [r7, #0]
    dedc:	4610      	mov	r0, r2
    dede:	4619      	mov	r1, r3
    dee0:	f04f 0206 	mov.w	r2, #6
    dee4:	f006 fc7c 	bl	147e0 <memcpy>
	tabptr->time = arptime;
    dee8:	f642 33c2 	movw	r3, #11202	; 0x2bc2
    deec:	f2c2 0300 	movt	r3, #8192	; 0x2000
    def0:	781b      	ldrb	r3, [r3, #0]
    def2:	72a3      	strb	r3, [r4, #10]
}
    def4:	f107 070c 	add.w	r7, r7, #12
    def8:	46bd      	mov	sp, r7
    defa:	bd90      	pop	{r4, r7, pc}

0000defc <uip_arp_arpin>:
 * global variable uip_len.
 */

/*-----------------------------------------------------------------------------------*/
void uip_arp_arpin( void )
{
    defc:	b580      	push	{r7, lr}
    defe:	af00      	add	r7, sp, #0
	if( uip_len < sizeof(struct arp_hdr) )
    df00:	f24a 73ac 	movw	r3, #42924	; 0xa7ac
    df04:	f2c2 0300 	movt	r3, #8192	; 0x2000
    df08:	881b      	ldrh	r3, [r3, #0]
    df0a:	2b29      	cmp	r3, #41	; 0x29
    df0c:	d807      	bhi.n	df1e <uip_arp_arpin+0x22>
	{
		uip_len = 0;
    df0e:	f24a 73ac 	movw	r3, #42924	; 0xa7ac
    df12:	f2c2 0300 	movt	r3, #8192	; 0x2000
    df16:	f04f 0200 	mov.w	r2, #0
    df1a:	801a      	strh	r2, [r3, #0]
		return;
    df1c:	e170      	b.n	e200 <uip_arp_arpin+0x304>
	}

	uip_len = 0;
    df1e:	f24a 73ac 	movw	r3, #42924	; 0xa7ac
    df22:	f2c2 0300 	movt	r3, #8192	; 0x2000
    df26:	f04f 0200 	mov.w	r2, #0
    df2a:	801a      	strh	r2, [r3, #0]

	switch( BUF->opcode )
    df2c:	f240 236c 	movw	r3, #620	; 0x26c
    df30:	f2c2 0300 	movt	r3, #8192	; 0x2000
    df34:	681b      	ldr	r3, [r3, #0]
    df36:	7d1a      	ldrb	r2, [r3, #20]
    df38:	7d5b      	ldrb	r3, [r3, #21]
    df3a:	ea4f 2303 	mov.w	r3, r3, lsl #8
    df3e:	ea43 0302 	orr.w	r3, r3, r2
    df42:	b29b      	uxth	r3, r3
    df44:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
    df48:	d004      	beq.n	df54 <uip_arp_arpin+0x58>
    df4a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
    df4e:	f000 8112 	beq.w	e176 <uip_arp_arpin+0x27a>
			}

			break;
	}

	return;
    df52:	e155      	b.n	e200 <uip_arp_arpin+0x304>
			/*    if(BUF->dipaddr[0] == uip_hostaddr[0] &&
	  		BUF->dipaddr[1] == uip_hostaddr[1]) {*/

			//PRINTF( "uip_arp_arpin: request for %d.%d.%d.%d (we are %d.%d.%d.%d)\n", BUF->dipaddr.u8[0], BUF->dipaddr.u8[1], BUF->dipaddr.u8[2],			
			//BUF->dipaddr.u8[3], uip_hostaddr.u8[0], uip_hostaddr.u8[1], uip_hostaddr.u8[2], uip_hostaddr.u8[3] );
			if( uip_ipaddr_cmp(&BUF->dipaddr, &uip_hostaddr) )
    df54:	f240 236c 	movw	r3, #620	; 0x26c
    df58:	f2c2 0300 	movt	r3, #8192	; 0x2000
    df5c:	681b      	ldr	r3, [r3, #0]
    df5e:	f893 2026 	ldrb.w	r2, [r3, #38]	; 0x26
    df62:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
    df66:	ea4f 2303 	mov.w	r3, r3, lsl #8
    df6a:	ea43 0302 	orr.w	r3, r3, r2
    df6e:	b29a      	uxth	r2, r3
    df70:	f64c 0334 	movw	r3, #51252	; 0xc834
    df74:	f2c2 0300 	movt	r3, #8192	; 0x2000
    df78:	881b      	ldrh	r3, [r3, #0]
    df7a:	429a      	cmp	r2, r3
    df7c:	f040 8138 	bne.w	e1f0 <uip_arp_arpin+0x2f4>
    df80:	f240 236c 	movw	r3, #620	; 0x26c
    df84:	f2c2 0300 	movt	r3, #8192	; 0x2000
    df88:	681b      	ldr	r3, [r3, #0]
    df8a:	f893 2028 	ldrb.w	r2, [r3, #40]	; 0x28
    df8e:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
    df92:	ea4f 2303 	mov.w	r3, r3, lsl #8
    df96:	ea43 0302 	orr.w	r3, r3, r2
    df9a:	b29a      	uxth	r2, r3
    df9c:	f64c 0334 	movw	r3, #51252	; 0xc834
    dfa0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    dfa4:	885b      	ldrh	r3, [r3, #2]
    dfa6:	429a      	cmp	r2, r3
    dfa8:	f040 8124 	bne.w	e1f4 <uip_arp_arpin+0x2f8>
			{
				/* First, we register the one who made the request in our ARP
				table, since it is likely that we will do more communication
				with this host in the future. */
				uip_arp_update( &BUF->sipaddr, &BUF->shwaddr );
    dfac:	f240 236c 	movw	r3, #620	; 0x26c
    dfb0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    dfb4:	681b      	ldr	r3, [r3, #0]
    dfb6:	f103 021c 	add.w	r2, r3, #28
    dfba:	f240 236c 	movw	r3, #620	; 0x26c
    dfbe:	f2c2 0300 	movt	r3, #8192	; 0x2000
    dfc2:	681b      	ldr	r3, [r3, #0]
    dfc4:	f103 0316 	add.w	r3, r3, #22
    dfc8:	4610      	mov	r0, r2
    dfca:	4619      	mov	r1, r3
    dfcc:	f7ff fe4e 	bl	dc6c <uip_arp_update>

				BUF->opcode = HTONS( ARP_REPLY );
    dfd0:	f240 236c 	movw	r3, #620	; 0x26c
    dfd4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    dfd8:	681b      	ldr	r3, [r3, #0]
    dfda:	f04f 0200 	mov.w	r2, #0
    dfde:	751a      	strb	r2, [r3, #20]
    dfe0:	f04f 0200 	mov.w	r2, #0
    dfe4:	f042 0202 	orr.w	r2, r2, #2
    dfe8:	755a      	strb	r2, [r3, #21]

				memcpy( BUF->dhwaddr.addr, BUF->shwaddr.addr, 6 );
    dfea:	f240 236c 	movw	r3, #620	; 0x26c
    dfee:	f2c2 0300 	movt	r3, #8192	; 0x2000
    dff2:	681b      	ldr	r3, [r3, #0]
    dff4:	f103 0220 	add.w	r2, r3, #32
    dff8:	f240 236c 	movw	r3, #620	; 0x26c
    dffc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e000:	681b      	ldr	r3, [r3, #0]
    e002:	f103 0316 	add.w	r3, r3, #22
    e006:	4610      	mov	r0, r2
    e008:	4619      	mov	r1, r3
    e00a:	f04f 0206 	mov.w	r2, #6
    e00e:	f006 fbe7 	bl	147e0 <memcpy>
				memcpy( BUF->shwaddr.addr, uip_ethaddr.addr, 6 );
    e012:	f240 236c 	movw	r3, #620	; 0x26c
    e016:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e01a:	681b      	ldr	r3, [r3, #0]
    e01c:	f103 0316 	add.w	r3, r3, #22
    e020:	4618      	mov	r0, r3
    e022:	f642 3144 	movw	r1, #11076	; 0x2b44
    e026:	f2c2 0100 	movt	r1, #8192	; 0x2000
    e02a:	f04f 0206 	mov.w	r2, #6
    e02e:	f006 fbd7 	bl	147e0 <memcpy>
				memcpy( BUF->ethhdr.src.addr, uip_ethaddr.addr, 6 );
    e032:	f240 236c 	movw	r3, #620	; 0x26c
    e036:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e03a:	681b      	ldr	r3, [r3, #0]
    e03c:	f103 0306 	add.w	r3, r3, #6
    e040:	4618      	mov	r0, r3
    e042:	f642 3144 	movw	r1, #11076	; 0x2b44
    e046:	f2c2 0100 	movt	r1, #8192	; 0x2000
    e04a:	f04f 0206 	mov.w	r2, #6
    e04e:	f006 fbc7 	bl	147e0 <memcpy>
				memcpy( BUF->ethhdr.dest.addr, BUF->dhwaddr.addr, 6 );
    e052:	f240 236c 	movw	r3, #620	; 0x26c
    e056:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e05a:	681b      	ldr	r3, [r3, #0]
    e05c:	461a      	mov	r2, r3
    e05e:	f240 236c 	movw	r3, #620	; 0x26c
    e062:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e066:	681b      	ldr	r3, [r3, #0]
    e068:	f103 0320 	add.w	r3, r3, #32
    e06c:	4610      	mov	r0, r2
    e06e:	4619      	mov	r1, r3
    e070:	f04f 0206 	mov.w	r2, #6
    e074:	f006 fbb4 	bl	147e0 <memcpy>

				uip_ipaddr_copy( &BUF->dipaddr, &BUF->sipaddr );
    e078:	f240 236c 	movw	r3, #620	; 0x26c
    e07c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e080:	681b      	ldr	r3, [r3, #0]
    e082:	461a      	mov	r2, r3
    e084:	f240 236c 	movw	r3, #620	; 0x26c
    e088:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e08c:	681b      	ldr	r3, [r3, #0]
    e08e:	7f1b      	ldrb	r3, [r3, #28]
    e090:	f882 3026 	strb.w	r3, [r2, #38]	; 0x26
    e094:	f240 236c 	movw	r3, #620	; 0x26c
    e098:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e09c:	681b      	ldr	r3, [r3, #0]
    e09e:	461a      	mov	r2, r3
    e0a0:	f240 236c 	movw	r3, #620	; 0x26c
    e0a4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e0a8:	681b      	ldr	r3, [r3, #0]
    e0aa:	7f5b      	ldrb	r3, [r3, #29]
    e0ac:	f882 3027 	strb.w	r3, [r2, #39]	; 0x27
    e0b0:	f240 236c 	movw	r3, #620	; 0x26c
    e0b4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e0b8:	681b      	ldr	r3, [r3, #0]
    e0ba:	461a      	mov	r2, r3
    e0bc:	f240 236c 	movw	r3, #620	; 0x26c
    e0c0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e0c4:	681b      	ldr	r3, [r3, #0]
    e0c6:	7f9b      	ldrb	r3, [r3, #30]
    e0c8:	f882 3028 	strb.w	r3, [r2, #40]	; 0x28
    e0cc:	f240 236c 	movw	r3, #620	; 0x26c
    e0d0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e0d4:	681b      	ldr	r3, [r3, #0]
    e0d6:	461a      	mov	r2, r3
    e0d8:	f240 236c 	movw	r3, #620	; 0x26c
    e0dc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e0e0:	681b      	ldr	r3, [r3, #0]
    e0e2:	7fdb      	ldrb	r3, [r3, #31]
    e0e4:	f882 3029 	strb.w	r3, [r2, #41]	; 0x29
				uip_ipaddr_copy( &BUF->sipaddr, &uip_hostaddr );
    e0e8:	f240 236c 	movw	r3, #620	; 0x26c
    e0ec:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e0f0:	681b      	ldr	r3, [r3, #0]
    e0f2:	461a      	mov	r2, r3
    e0f4:	f64c 0334 	movw	r3, #51252	; 0xc834
    e0f8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e0fc:	781b      	ldrb	r3, [r3, #0]
    e0fe:	7713      	strb	r3, [r2, #28]
    e100:	f240 236c 	movw	r3, #620	; 0x26c
    e104:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e108:	681b      	ldr	r3, [r3, #0]
    e10a:	461a      	mov	r2, r3
    e10c:	f64c 0334 	movw	r3, #51252	; 0xc834
    e110:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e114:	785b      	ldrb	r3, [r3, #1]
    e116:	7753      	strb	r3, [r2, #29]
    e118:	f240 236c 	movw	r3, #620	; 0x26c
    e11c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e120:	681b      	ldr	r3, [r3, #0]
    e122:	461a      	mov	r2, r3
    e124:	f64c 0334 	movw	r3, #51252	; 0xc834
    e128:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e12c:	789b      	ldrb	r3, [r3, #2]
    e12e:	7793      	strb	r3, [r2, #30]
    e130:	f240 236c 	movw	r3, #620	; 0x26c
    e134:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e138:	681b      	ldr	r3, [r3, #0]
    e13a:	461a      	mov	r2, r3
    e13c:	f64c 0334 	movw	r3, #51252	; 0xc834
    e140:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e144:	78db      	ldrb	r3, [r3, #3]
    e146:	77d3      	strb	r3, [r2, #31]

				BUF->ethhdr.type = HTONS( UIP_ETHTYPE_ARP );
    e148:	f240 236c 	movw	r3, #620	; 0x26c
    e14c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e150:	681b      	ldr	r3, [r3, #0]
    e152:	f04f 0200 	mov.w	r2, #0
    e156:	f042 0208 	orr.w	r2, r2, #8
    e15a:	731a      	strb	r2, [r3, #12]
    e15c:	f04f 0200 	mov.w	r2, #0
    e160:	f042 0206 	orr.w	r2, r2, #6
    e164:	735a      	strb	r2, [r3, #13]
				uip_len = sizeof( struct arp_hdr );
    e166:	f24a 73ac 	movw	r3, #42924	; 0xa7ac
    e16a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e16e:	f04f 022a 	mov.w	r2, #42	; 0x2a
    e172:	801a      	strh	r2, [r3, #0]
			}

			break;
    e174:	e03f      	b.n	e1f6 <uip_arp_arpin+0x2fa>

		case HTONS( ARP_REPLY ):
			/* ARP reply. We insert or update the ARP table if it was meant
			for us. */
			if( uip_ipaddr_cmp(&BUF->dipaddr, &uip_hostaddr) )
    e176:	f240 236c 	movw	r3, #620	; 0x26c
    e17a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e17e:	681b      	ldr	r3, [r3, #0]
    e180:	f893 2026 	ldrb.w	r2, [r3, #38]	; 0x26
    e184:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
    e188:	ea4f 2303 	mov.w	r3, r3, lsl #8
    e18c:	ea43 0302 	orr.w	r3, r3, r2
    e190:	b29a      	uxth	r2, r3
    e192:	f64c 0334 	movw	r3, #51252	; 0xc834
    e196:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e19a:	881b      	ldrh	r3, [r3, #0]
    e19c:	429a      	cmp	r2, r3
    e19e:	d12c      	bne.n	e1fa <uip_arp_arpin+0x2fe>
    e1a0:	f240 236c 	movw	r3, #620	; 0x26c
    e1a4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e1a8:	681b      	ldr	r3, [r3, #0]
    e1aa:	f893 2028 	ldrb.w	r2, [r3, #40]	; 0x28
    e1ae:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
    e1b2:	ea4f 2303 	mov.w	r3, r3, lsl #8
    e1b6:	ea43 0302 	orr.w	r3, r3, r2
    e1ba:	b29a      	uxth	r2, r3
    e1bc:	f64c 0334 	movw	r3, #51252	; 0xc834
    e1c0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e1c4:	885b      	ldrh	r3, [r3, #2]
    e1c6:	429a      	cmp	r2, r3
    e1c8:	d119      	bne.n	e1fe <uip_arp_arpin+0x302>
			{
				uip_arp_update( &BUF->sipaddr, &BUF->shwaddr );
    e1ca:	f240 236c 	movw	r3, #620	; 0x26c
    e1ce:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e1d2:	681b      	ldr	r3, [r3, #0]
    e1d4:	f103 021c 	add.w	r2, r3, #28
    e1d8:	f240 236c 	movw	r3, #620	; 0x26c
    e1dc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e1e0:	681b      	ldr	r3, [r3, #0]
    e1e2:	f103 0316 	add.w	r3, r3, #22
    e1e6:	4610      	mov	r0, r2
    e1e8:	4619      	mov	r1, r3
    e1ea:	f7ff fd3f 	bl	dc6c <uip_arp_update>
			}

			break;
	}

	return;
    e1ee:	e007      	b.n	e200 <uip_arp_arpin+0x304>

				BUF->ethhdr.type = HTONS( UIP_ETHTYPE_ARP );
				uip_len = sizeof( struct arp_hdr );
			}

			break;
    e1f0:	bf00      	nop
    e1f2:	e000      	b.n	e1f6 <uip_arp_arpin+0x2fa>
    e1f4:	bf00      	nop
			}

			break;
	}

	return;
    e1f6:	bf00      	nop
    e1f8:	e002      	b.n	e200 <uip_arp_arpin+0x304>
    e1fa:	bf00      	nop
    e1fc:	e000      	b.n	e200 <uip_arp_arpin+0x304>
    e1fe:	bf00      	nop
}
    e200:	bd80      	pop	{r7, pc}
    e202:	bf00      	nop

0000e204 <uip_arp_out>:
 * uip_len.
 */

/*-----------------------------------------------------------------------------------*/
void uip_arp_out( void )
{
    e204:	b580      	push	{r7, lr}
    e206:	b082      	sub	sp, #8
    e208:	af00      	add	r7, sp, #0

     If not ARP table entry is found, we overwrite the original IP
     packet with an ARP request for the IP address. */

	/* First check if destination is a local broadcast. */
	if( uip_ipaddr_cmp(&IPBUF->destipaddr, &uip_broadcast_addr) )
    e20a:	f240 236c 	movw	r3, #620	; 0x26c
    e20e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e212:	681b      	ldr	r3, [r3, #0]
    e214:	7f9a      	ldrb	r2, [r3, #30]
    e216:	7fdb      	ldrb	r3, [r3, #31]
    e218:	ea4f 2303 	mov.w	r3, r3, lsl #8
    e21c:	ea43 0302 	orr.w	r3, r3, r2
    e220:	b29a      	uxth	r2, r3
    e222:	f645 7318 	movw	r3, #24344	; 0x5f18
    e226:	f2c0 0301 	movt	r3, #1
    e22a:	881b      	ldrh	r3, [r3, #0]
    e22c:	429a      	cmp	r2, r3
    e22e:	d123      	bne.n	e278 <uip_arp_out+0x74>
    e230:	f240 236c 	movw	r3, #620	; 0x26c
    e234:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e238:	681b      	ldr	r3, [r3, #0]
    e23a:	f893 2020 	ldrb.w	r2, [r3, #32]
    e23e:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
    e242:	ea4f 2303 	mov.w	r3, r3, lsl #8
    e246:	ea43 0302 	orr.w	r3, r3, r2
    e24a:	b29a      	uxth	r2, r3
    e24c:	f645 7318 	movw	r3, #24344	; 0x5f18
    e250:	f2c0 0301 	movt	r3, #1
    e254:	885b      	ldrh	r3, [r3, #2]
    e256:	429a      	cmp	r2, r3
    e258:	d10e      	bne.n	e278 <uip_arp_out+0x74>
	{
		memcpy( IPBUF->ethhdr.dest.addr, broadcast_ethaddr.addr, 6 );
    e25a:	f240 236c 	movw	r3, #620	; 0x26c
    e25e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e262:	681b      	ldr	r3, [r3, #0]
    e264:	4618      	mov	r0, r3
    e266:	f645 7120 	movw	r1, #24352	; 0x5f20
    e26a:	f2c0 0101 	movt	r1, #1
    e26e:	f04f 0206 	mov.w	r2, #6
    e272:	f006 fab5 	bl	147e0 <memcpy>

     If not ARP table entry is found, we overwrite the original IP
     packet with an ARP request for the IP address. */

	/* First check if destination is a local broadcast. */
	if( uip_ipaddr_cmp(&IPBUF->destipaddr, &uip_broadcast_addr) )
    e276:	e1db      	b.n	e630 <uip_arp_out+0x42c>
		memcpy( IPBUF->ethhdr.dest.addr, broadcast_ethaddr.addr, 6 );
	}
	else
	{
		/* Check if the destination address is on the local network. */
		if( !uip_ipaddr_maskcmp(&IPBUF->destipaddr, &uip_hostaddr, &uip_netmask) )
    e278:	f240 236c 	movw	r3, #620	; 0x26c
    e27c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e280:	681b      	ldr	r3, [r3, #0]
    e282:	f103 031e 	add.w	r3, r3, #30
    e286:	881a      	ldrh	r2, [r3, #0]
    e288:	f64c 0334 	movw	r3, #51252	; 0xc834
    e28c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e290:	881b      	ldrh	r3, [r3, #0]
    e292:	ea82 0303 	eor.w	r3, r2, r3
    e296:	b29a      	uxth	r2, r3
    e298:	f64c 0330 	movw	r3, #51248	; 0xc830
    e29c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e2a0:	881b      	ldrh	r3, [r3, #0]
    e2a2:	ea02 0303 	and.w	r3, r2, r3
    e2a6:	b29b      	uxth	r3, r3
    e2a8:	2b00      	cmp	r3, #0
    e2aa:	d113      	bne.n	e2d4 <uip_arp_out+0xd0>
    e2ac:	f240 236c 	movw	r3, #620	; 0x26c
    e2b0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e2b4:	681b      	ldr	r3, [r3, #0]
    e2b6:	f103 0320 	add.w	r3, r3, #32
    e2ba:	881a      	ldrh	r2, [r3, #0]
    e2bc:	4b52      	ldr	r3, [pc, #328]	; (e408 <uip_arp_out+0x204>)
    e2be:	881b      	ldrh	r3, [r3, #0]
    e2c0:	ea82 0303 	eor.w	r3, r2, r3
    e2c4:	b29a      	uxth	r2, r3
    e2c6:	4b51      	ldr	r3, [pc, #324]	; (e40c <uip_arp_out+0x208>)
    e2c8:	881b      	ldrh	r3, [r3, #0]
    e2ca:	ea02 0303 	and.w	r3, r2, r3
    e2ce:	b29b      	uxth	r3, r3
    e2d0:	2b00      	cmp	r3, #0
    e2d2:	d028      	beq.n	e326 <uip_arp_out+0x122>
		{
			/* Destination address was not on the local network, so we need to
	 use the default router's IP address instead of the destination
	 address when determining the MAC address. */
			uip_ipaddr_copy( &ipaddr, &uip_draddr );
    e2d4:	f24c 73f4 	movw	r3, #51188	; 0xc7f4
    e2d8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e2dc:	781a      	ldrb	r2, [r3, #0]
    e2de:	f642 33bc 	movw	r3, #11196	; 0x2bbc
    e2e2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e2e6:	701a      	strb	r2, [r3, #0]
    e2e8:	f24c 73f4 	movw	r3, #51188	; 0xc7f4
    e2ec:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e2f0:	785a      	ldrb	r2, [r3, #1]
    e2f2:	f642 33bc 	movw	r3, #11196	; 0x2bbc
    e2f6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e2fa:	705a      	strb	r2, [r3, #1]
    e2fc:	f24c 73f4 	movw	r3, #51188	; 0xc7f4
    e300:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e304:	789a      	ldrb	r2, [r3, #2]
    e306:	f642 33bc 	movw	r3, #11196	; 0x2bbc
    e30a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e30e:	709a      	strb	r2, [r3, #2]
    e310:	f24c 73f4 	movw	r3, #51188	; 0xc7f4
    e314:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e318:	78da      	ldrb	r2, [r3, #3]
    e31a:	f642 33bc 	movw	r3, #11196	; 0x2bbc
    e31e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e322:	70da      	strb	r2, [r3, #3]
		memcpy( IPBUF->ethhdr.dest.addr, broadcast_ethaddr.addr, 6 );
	}
	else
	{
		/* Check if the destination address is on the local network. */
		if( !uip_ipaddr_maskcmp(&IPBUF->destipaddr, &uip_hostaddr, &uip_netmask) )
    e324:	e02d      	b.n	e382 <uip_arp_out+0x17e>
			uip_ipaddr_copy( &ipaddr, &uip_draddr );
		}
		else
		{
			/* Else, we use the destination IP address. */
			uip_ipaddr_copy( &ipaddr, &IPBUF->destipaddr );
    e326:	f240 236c 	movw	r3, #620	; 0x26c
    e32a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e32e:	681b      	ldr	r3, [r3, #0]
    e330:	7f9a      	ldrb	r2, [r3, #30]
    e332:	f642 33bc 	movw	r3, #11196	; 0x2bbc
    e336:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e33a:	701a      	strb	r2, [r3, #0]
    e33c:	f240 236c 	movw	r3, #620	; 0x26c
    e340:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e344:	681b      	ldr	r3, [r3, #0]
    e346:	7fda      	ldrb	r2, [r3, #31]
    e348:	f642 33bc 	movw	r3, #11196	; 0x2bbc
    e34c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e350:	705a      	strb	r2, [r3, #1]
    e352:	f240 236c 	movw	r3, #620	; 0x26c
    e356:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e35a:	681b      	ldr	r3, [r3, #0]
    e35c:	f893 2020 	ldrb.w	r2, [r3, #32]
    e360:	f642 33bc 	movw	r3, #11196	; 0x2bbc
    e364:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e368:	709a      	strb	r2, [r3, #2]
    e36a:	f240 236c 	movw	r3, #620	; 0x26c
    e36e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e372:	681b      	ldr	r3, [r3, #0]
    e374:	f893 2021 	ldrb.w	r2, [r3, #33]	; 0x21
    e378:	f642 33bc 	movw	r3, #11196	; 0x2bbc
    e37c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e380:	70da      	strb	r2, [r3, #3]
		}

		for( i = 0; i < UIP_ARPTAB_SIZE; ++i )
    e382:	f642 33c0 	movw	r3, #11200	; 0x2bc0
    e386:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e38a:	f04f 0200 	mov.w	r2, #0
    e38e:	701a      	strb	r2, [r3, #0]
    e390:	e031      	b.n	e3f6 <uip_arp_out+0x1f2>
		{
			tabptr = &arp_table[i];
    e392:	f642 33c0 	movw	r3, #11200	; 0x2bc0
    e396:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e39a:	781b      	ldrb	r3, [r3, #0]
    e39c:	461a      	mov	r2, r3
    e39e:	4613      	mov	r3, r2
    e3a0:	ea4f 0343 	mov.w	r3, r3, lsl #1
    e3a4:	4413      	add	r3, r2
    e3a6:	ea4f 0383 	mov.w	r3, r3, lsl #2
    e3aa:	461a      	mov	r2, r3
    e3ac:	f642 335c 	movw	r3, #11100	; 0x2b5c
    e3b0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e3b4:	4413      	add	r3, r2
    e3b6:	607b      	str	r3, [r7, #4]
			if( uip_ipaddr_cmp(&ipaddr, &tabptr->ipaddr) )
    e3b8:	f642 33bc 	movw	r3, #11196	; 0x2bbc
    e3bc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e3c0:	881a      	ldrh	r2, [r3, #0]
    e3c2:	687b      	ldr	r3, [r7, #4]
    e3c4:	881b      	ldrh	r3, [r3, #0]
    e3c6:	429a      	cmp	r2, r3
    e3c8:	d108      	bne.n	e3dc <uip_arp_out+0x1d8>
    e3ca:	f642 33bc 	movw	r3, #11196	; 0x2bbc
    e3ce:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e3d2:	885a      	ldrh	r2, [r3, #2]
    e3d4:	687b      	ldr	r3, [r7, #4]
    e3d6:	885b      	ldrh	r3, [r3, #2]
    e3d8:	429a      	cmp	r2, r3
    e3da:	d019      	beq.n	e410 <uip_arp_out+0x20c>
		{
			/* Else, we use the destination IP address. */
			uip_ipaddr_copy( &ipaddr, &IPBUF->destipaddr );
		}

		for( i = 0; i < UIP_ARPTAB_SIZE; ++i )
    e3dc:	f642 33c0 	movw	r3, #11200	; 0x2bc0
    e3e0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e3e4:	781b      	ldrb	r3, [r3, #0]
    e3e6:	f103 0301 	add.w	r3, r3, #1
    e3ea:	b2da      	uxtb	r2, r3
    e3ec:	f642 33c0 	movw	r3, #11200	; 0x2bc0
    e3f0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e3f4:	701a      	strb	r2, [r3, #0]
    e3f6:	f642 33c0 	movw	r3, #11200	; 0x2bc0
    e3fa:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e3fe:	781b      	ldrb	r3, [r3, #0]
    e400:	2b07      	cmp	r3, #7
    e402:	d9c6      	bls.n	e392 <uip_arp_out+0x18e>
    e404:	e005      	b.n	e412 <uip_arp_out+0x20e>
    e406:	bf00      	nop
    e408:	2000c836 	.word	0x2000c836
    e40c:	2000c832 	.word	0x2000c832
		{
			tabptr = &arp_table[i];
			if( uip_ipaddr_cmp(&ipaddr, &tabptr->ipaddr) )
			{
				break;
    e410:	bf00      	nop
			}
		}

		if( i == UIP_ARPTAB_SIZE )
    e412:	f642 33c0 	movw	r3, #11200	; 0x2bc0
    e416:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e41a:	781b      	ldrb	r3, [r3, #0]
    e41c:	2b08      	cmp	r3, #8
    e41e:	f040 80f8 	bne.w	e612 <uip_arp_out+0x40e>
		{
			/* The destination address was not in our ARP table, so we
	 overwrite the IP packet with an ARP request. */
			memset( BUF->ethhdr.dest.addr, 0xff, 6 );
    e422:	f240 236c 	movw	r3, #620	; 0x26c
    e426:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e42a:	681b      	ldr	r3, [r3, #0]
    e42c:	4618      	mov	r0, r3
    e42e:	f04f 01ff 	mov.w	r1, #255	; 0xff
    e432:	f04f 0206 	mov.w	r2, #6
    e436:	f006 fa9b 	bl	14970 <memset>
			memset( BUF->dhwaddr.addr, 0x00, 6 );
    e43a:	f240 236c 	movw	r3, #620	; 0x26c
    e43e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e442:	681b      	ldr	r3, [r3, #0]
    e444:	f103 0320 	add.w	r3, r3, #32
    e448:	4618      	mov	r0, r3
    e44a:	f04f 0100 	mov.w	r1, #0
    e44e:	f04f 0206 	mov.w	r2, #6
    e452:	f006 fa8d 	bl	14970 <memset>
			memcpy( BUF->ethhdr.src.addr, uip_ethaddr.addr, 6 );
    e456:	f240 236c 	movw	r3, #620	; 0x26c
    e45a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e45e:	681b      	ldr	r3, [r3, #0]
    e460:	f103 0306 	add.w	r3, r3, #6
    e464:	4618      	mov	r0, r3
    e466:	f642 3144 	movw	r1, #11076	; 0x2b44
    e46a:	f2c2 0100 	movt	r1, #8192	; 0x2000
    e46e:	f04f 0206 	mov.w	r2, #6
    e472:	f006 f9b5 	bl	147e0 <memcpy>
			memcpy( BUF->shwaddr.addr, uip_ethaddr.addr, 6 );
    e476:	f240 236c 	movw	r3, #620	; 0x26c
    e47a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e47e:	681b      	ldr	r3, [r3, #0]
    e480:	f103 0316 	add.w	r3, r3, #22
    e484:	4618      	mov	r0, r3
    e486:	f642 3144 	movw	r1, #11076	; 0x2b44
    e48a:	f2c2 0100 	movt	r1, #8192	; 0x2000
    e48e:	f04f 0206 	mov.w	r2, #6
    e492:	f006 f9a5 	bl	147e0 <memcpy>

			uip_ipaddr_copy( &BUF->dipaddr, &ipaddr );
    e496:	f240 236c 	movw	r3, #620	; 0x26c
    e49a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e49e:	681b      	ldr	r3, [r3, #0]
    e4a0:	461a      	mov	r2, r3
    e4a2:	f642 33bc 	movw	r3, #11196	; 0x2bbc
    e4a6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e4aa:	781b      	ldrb	r3, [r3, #0]
    e4ac:	f882 3026 	strb.w	r3, [r2, #38]	; 0x26
    e4b0:	f240 236c 	movw	r3, #620	; 0x26c
    e4b4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e4b8:	681b      	ldr	r3, [r3, #0]
    e4ba:	461a      	mov	r2, r3
    e4bc:	f642 33bc 	movw	r3, #11196	; 0x2bbc
    e4c0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e4c4:	785b      	ldrb	r3, [r3, #1]
    e4c6:	f882 3027 	strb.w	r3, [r2, #39]	; 0x27
    e4ca:	f240 236c 	movw	r3, #620	; 0x26c
    e4ce:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e4d2:	681b      	ldr	r3, [r3, #0]
    e4d4:	461a      	mov	r2, r3
    e4d6:	f642 33bc 	movw	r3, #11196	; 0x2bbc
    e4da:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e4de:	789b      	ldrb	r3, [r3, #2]
    e4e0:	f882 3028 	strb.w	r3, [r2, #40]	; 0x28
    e4e4:	f240 236c 	movw	r3, #620	; 0x26c
    e4e8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e4ec:	681b      	ldr	r3, [r3, #0]
    e4ee:	461a      	mov	r2, r3
    e4f0:	f642 33bc 	movw	r3, #11196	; 0x2bbc
    e4f4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e4f8:	78db      	ldrb	r3, [r3, #3]
    e4fa:	f882 3029 	strb.w	r3, [r2, #41]	; 0x29
			uip_ipaddr_copy( &BUF->sipaddr, &uip_hostaddr );
    e4fe:	f240 236c 	movw	r3, #620	; 0x26c
    e502:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e506:	681b      	ldr	r3, [r3, #0]
    e508:	461a      	mov	r2, r3
    e50a:	f64c 0334 	movw	r3, #51252	; 0xc834
    e50e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e512:	781b      	ldrb	r3, [r3, #0]
    e514:	7713      	strb	r3, [r2, #28]
    e516:	f240 236c 	movw	r3, #620	; 0x26c
    e51a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e51e:	681b      	ldr	r3, [r3, #0]
    e520:	461a      	mov	r2, r3
    e522:	f64c 0334 	movw	r3, #51252	; 0xc834
    e526:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e52a:	785b      	ldrb	r3, [r3, #1]
    e52c:	7753      	strb	r3, [r2, #29]
    e52e:	f240 236c 	movw	r3, #620	; 0x26c
    e532:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e536:	681b      	ldr	r3, [r3, #0]
    e538:	461a      	mov	r2, r3
    e53a:	f64c 0334 	movw	r3, #51252	; 0xc834
    e53e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e542:	789b      	ldrb	r3, [r3, #2]
    e544:	7793      	strb	r3, [r2, #30]
    e546:	f240 236c 	movw	r3, #620	; 0x26c
    e54a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e54e:	681b      	ldr	r3, [r3, #0]
    e550:	461a      	mov	r2, r3
    e552:	f64c 0334 	movw	r3, #51252	; 0xc834
    e556:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e55a:	78db      	ldrb	r3, [r3, #3]
    e55c:	77d3      	strb	r3, [r2, #31]
			BUF->opcode = HTONS( ARP_REQUEST ); /* ARP request. */
    e55e:	f240 236c 	movw	r3, #620	; 0x26c
    e562:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e566:	681b      	ldr	r3, [r3, #0]
    e568:	f04f 0200 	mov.w	r2, #0
    e56c:	751a      	strb	r2, [r3, #20]
    e56e:	f04f 0200 	mov.w	r2, #0
    e572:	f042 0201 	orr.w	r2, r2, #1
    e576:	755a      	strb	r2, [r3, #21]
			BUF->hwtype = HTONS( ARP_HWTYPE_ETH );
    e578:	f240 236c 	movw	r3, #620	; 0x26c
    e57c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e580:	681b      	ldr	r3, [r3, #0]
    e582:	f04f 0200 	mov.w	r2, #0
    e586:	739a      	strb	r2, [r3, #14]
    e588:	f04f 0200 	mov.w	r2, #0
    e58c:	f042 0201 	orr.w	r2, r2, #1
    e590:	73da      	strb	r2, [r3, #15]
			BUF->protocol = HTONS( UIP_ETHTYPE_IP );
    e592:	f240 236c 	movw	r3, #620	; 0x26c
    e596:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e59a:	681b      	ldr	r3, [r3, #0]
    e59c:	f04f 0200 	mov.w	r2, #0
    e5a0:	f042 0208 	orr.w	r2, r2, #8
    e5a4:	741a      	strb	r2, [r3, #16]
    e5a6:	f04f 0200 	mov.w	r2, #0
    e5aa:	745a      	strb	r2, [r3, #17]
			BUF->hwlen = 6;
    e5ac:	f240 236c 	movw	r3, #620	; 0x26c
    e5b0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e5b4:	681b      	ldr	r3, [r3, #0]
    e5b6:	f04f 0206 	mov.w	r2, #6
    e5ba:	749a      	strb	r2, [r3, #18]
			BUF->protolen = 4;
    e5bc:	f240 236c 	movw	r3, #620	; 0x26c
    e5c0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e5c4:	681b      	ldr	r3, [r3, #0]
    e5c6:	f04f 0204 	mov.w	r2, #4
    e5ca:	74da      	strb	r2, [r3, #19]
			BUF->ethhdr.type = HTONS( UIP_ETHTYPE_ARP );
    e5cc:	f240 236c 	movw	r3, #620	; 0x26c
    e5d0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e5d4:	681b      	ldr	r3, [r3, #0]
    e5d6:	f04f 0200 	mov.w	r2, #0
    e5da:	f042 0208 	orr.w	r2, r2, #8
    e5de:	731a      	strb	r2, [r3, #12]
    e5e0:	f04f 0200 	mov.w	r2, #0
    e5e4:	f042 0206 	orr.w	r2, r2, #6
    e5e8:	735a      	strb	r2, [r3, #13]

			uip_appdata = &uip_buf[UIP_TCPIP_HLEN + UIP_LLH_LEN];
    e5ea:	f240 236c 	movw	r3, #620	; 0x26c
    e5ee:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e5f2:	681b      	ldr	r3, [r3, #0]
    e5f4:	f103 0236 	add.w	r2, r3, #54	; 0x36
    e5f8:	f24a 73bc 	movw	r3, #42940	; 0xa7bc
    e5fc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e600:	601a      	str	r2, [r3, #0]

			uip_len = sizeof( struct arp_hdr );
    e602:	f24a 73ac 	movw	r3, #42924	; 0xa7ac
    e606:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e60a:	f04f 022a 	mov.w	r2, #42	; 0x2a
    e60e:	801a      	strh	r2, [r3, #0]
			return;
    e610:	e038      	b.n	e684 <uip_arp_out+0x480>
		}

		/* Build an ethernet header. */
		memcpy( IPBUF->ethhdr.dest.addr, tabptr->ethaddr.addr, 6 );
    e612:	f240 236c 	movw	r3, #620	; 0x26c
    e616:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e61a:	681b      	ldr	r3, [r3, #0]
    e61c:	461a      	mov	r2, r3
    e61e:	687b      	ldr	r3, [r7, #4]
    e620:	f103 0304 	add.w	r3, r3, #4
    e624:	4610      	mov	r0, r2
    e626:	4619      	mov	r1, r3
    e628:	f04f 0206 	mov.w	r2, #6
    e62c:	f006 f8d8 	bl	147e0 <memcpy>
	}

	memcpy( IPBUF->ethhdr.src.addr, uip_ethaddr.addr, 6 );
    e630:	f240 236c 	movw	r3, #620	; 0x26c
    e634:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e638:	681b      	ldr	r3, [r3, #0]
    e63a:	f103 0306 	add.w	r3, r3, #6
    e63e:	4618      	mov	r0, r3
    e640:	f642 3144 	movw	r1, #11076	; 0x2b44
    e644:	f2c2 0100 	movt	r1, #8192	; 0x2000
    e648:	f04f 0206 	mov.w	r2, #6
    e64c:	f006 f8c8 	bl	147e0 <memcpy>

	IPBUF->ethhdr.type = HTONS( UIP_ETHTYPE_IP );
    e650:	f240 236c 	movw	r3, #620	; 0x26c
    e654:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e658:	681b      	ldr	r3, [r3, #0]
    e65a:	f04f 0200 	mov.w	r2, #0
    e65e:	f042 0208 	orr.w	r2, r2, #8
    e662:	731a      	strb	r2, [r3, #12]
    e664:	f04f 0200 	mov.w	r2, #0
    e668:	735a      	strb	r2, [r3, #13]

	uip_len += sizeof( struct uip_eth_hdr );
    e66a:	f24a 73ac 	movw	r3, #42924	; 0xa7ac
    e66e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e672:	881b      	ldrh	r3, [r3, #0]
    e674:	f103 030e 	add.w	r3, r3, #14
    e678:	b29a      	uxth	r2, r3
    e67a:	f24a 73ac 	movw	r3, #42924	; 0xa7ac
    e67e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e682:	801a      	strh	r2, [r3, #0]
}
    e684:	f107 0708 	add.w	r7, r7, #8
    e688:	46bd      	mov	sp, r7
    e68a:	bd80      	pop	{r7, pc}

0000e68c <httpd_fs_strcmp>:
static u16_t	count[HTTPD_FS_NUMFILES];
#endif /* HTTPD_FS_STATISTICS */

/*-----------------------------------------------------------------------------------*/
static u8_t httpd_fs_strcmp( const char *str1, const char *str2 )
{
    e68c:	b480      	push	{r7}
    e68e:	b085      	sub	sp, #20
    e690:	af00      	add	r7, sp, #0
    e692:	6078      	str	r0, [r7, #4]
    e694:	6039      	str	r1, [r7, #0]
	u8_t	i;
	i = 0;
    e696:	f04f 0300 	mov.w	r3, #0
    e69a:	73fb      	strb	r3, [r7, #15]
loop:
	if( str2[i] == 0 || str1[i] == '\r' || str1[i] == '\n' )
    e69c:	7bfa      	ldrb	r2, [r7, #15]
    e69e:	683b      	ldr	r3, [r7, #0]
    e6a0:	4413      	add	r3, r2
    e6a2:	781b      	ldrb	r3, [r3, #0]
    e6a4:	2b00      	cmp	r3, #0
    e6a6:	d00b      	beq.n	e6c0 <httpd_fs_strcmp+0x34>
    e6a8:	7bfa      	ldrb	r2, [r7, #15]
    e6aa:	687b      	ldr	r3, [r7, #4]
    e6ac:	4413      	add	r3, r2
    e6ae:	781b      	ldrb	r3, [r3, #0]
    e6b0:	2b0d      	cmp	r3, #13
    e6b2:	d005      	beq.n	e6c0 <httpd_fs_strcmp+0x34>
    e6b4:	7bfa      	ldrb	r2, [r7, #15]
    e6b6:	687b      	ldr	r3, [r7, #4]
    e6b8:	4413      	add	r3, r2
    e6ba:	781b      	ldrb	r3, [r3, #0]
    e6bc:	2b0a      	cmp	r3, #10
    e6be:	d102      	bne.n	e6c6 <httpd_fs_strcmp+0x3a>
	{
		return 0;
    e6c0:	f04f 0300 	mov.w	r3, #0
    e6c4:	e011      	b.n	e6ea <httpd_fs_strcmp+0x5e>
	}

	if( str1[i] != str2[i] )
    e6c6:	7bfa      	ldrb	r2, [r7, #15]
    e6c8:	687b      	ldr	r3, [r7, #4]
    e6ca:	4413      	add	r3, r2
    e6cc:	781a      	ldrb	r2, [r3, #0]
    e6ce:	7bf9      	ldrb	r1, [r7, #15]
    e6d0:	683b      	ldr	r3, [r7, #0]
    e6d2:	440b      	add	r3, r1
    e6d4:	781b      	ldrb	r3, [r3, #0]
    e6d6:	429a      	cmp	r2, r3
    e6d8:	d002      	beq.n	e6e0 <httpd_fs_strcmp+0x54>
	{
		return 1;
    e6da:	f04f 0301 	mov.w	r3, #1
    e6de:	e004      	b.n	e6ea <httpd_fs_strcmp+0x5e>
	}

	++i;
    e6e0:	7bfb      	ldrb	r3, [r7, #15]
    e6e2:	f103 0301 	add.w	r3, r3, #1
    e6e6:	73fb      	strb	r3, [r7, #15]
	goto loop;
    e6e8:	e7d8      	b.n	e69c <httpd_fs_strcmp+0x10>
}
    e6ea:	4618      	mov	r0, r3
    e6ec:	f107 0714 	add.w	r7, r7, #20
    e6f0:	46bd      	mov	sp, r7
    e6f2:	bc80      	pop	{r7}
    e6f4:	4770      	bx	lr
    e6f6:	bf00      	nop

0000e6f8 <httpd_fs_open>:

/*-----------------------------------------------------------------------------------*/
int httpd_fs_open( const char *name, struct httpd_fs_file *file )
{
    e6f8:	b580      	push	{r7, lr}
    e6fa:	b084      	sub	sp, #16
    e6fc:	af00      	add	r7, sp, #0
    e6fe:	6078      	str	r0, [r7, #4]
    e700:	6039      	str	r1, [r7, #0]
#if HTTPD_FS_STATISTICS
	u16_t								i = 0;
    e702:	f04f 0300 	mov.w	r3, #0
    e706:	817b      	strh	r3, [r7, #10]
#endif /* HTTPD_FS_STATISTICS */
	struct httpd_fsdata_file_noconst	*f;

	for( f = ( struct httpd_fsdata_file_noconst * ) HTTPD_FS_ROOT; f != NULL; f = ( struct httpd_fsdata_file_noconst * ) f->next )
    e708:	f24e 63b8 	movw	r3, #59064	; 0xe6b8
    e70c:	f2c0 0301 	movt	r3, #1
    e710:	60fb      	str	r3, [r7, #12]
    e712:	e02a      	b.n	e76a <httpd_fs_open+0x72>
	{
		if( httpd_fs_strcmp(name, f->name) == 0 )
    e714:	68fb      	ldr	r3, [r7, #12]
    e716:	685b      	ldr	r3, [r3, #4]
    e718:	6878      	ldr	r0, [r7, #4]
    e71a:	4619      	mov	r1, r3
    e71c:	f7ff ffb6 	bl	e68c <httpd_fs_strcmp>
    e720:	4603      	mov	r3, r0
    e722:	2b00      	cmp	r3, #0
    e724:	d11a      	bne.n	e75c <httpd_fs_open+0x64>
		{
			file->data = f->data;
    e726:	68fb      	ldr	r3, [r7, #12]
    e728:	689a      	ldr	r2, [r3, #8]
    e72a:	683b      	ldr	r3, [r7, #0]
    e72c:	601a      	str	r2, [r3, #0]
			file->len = f->len;
    e72e:	68fb      	ldr	r3, [r7, #12]
    e730:	68da      	ldr	r2, [r3, #12]
    e732:	683b      	ldr	r3, [r7, #0]
    e734:	605a      	str	r2, [r3, #4]
#if HTTPD_FS_STATISTICS
			++count[i];
    e736:	897a      	ldrh	r2, [r7, #10]
    e738:	f642 33c4 	movw	r3, #11204	; 0x2bc4
    e73c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e740:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    e744:	f103 0301 	add.w	r3, r3, #1
    e748:	b299      	uxth	r1, r3
    e74a:	f642 33c4 	movw	r3, #11204	; 0x2bc4
    e74e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e752:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
#endif /* HTTPD_FS_STATISTICS */
			return 1;
    e756:	f04f 0301 	mov.w	r3, #1
    e75a:	e00b      	b.n	e774 <httpd_fs_open+0x7c>
		}

#if HTTPD_FS_STATISTICS
		++i;
    e75c:	897b      	ldrh	r3, [r7, #10]
    e75e:	f103 0301 	add.w	r3, r3, #1
    e762:	817b      	strh	r3, [r7, #10]
#if HTTPD_FS_STATISTICS
	u16_t								i = 0;
#endif /* HTTPD_FS_STATISTICS */
	struct httpd_fsdata_file_noconst	*f;

	for( f = ( struct httpd_fsdata_file_noconst * ) HTTPD_FS_ROOT; f != NULL; f = ( struct httpd_fsdata_file_noconst * ) f->next )
    e764:	68fb      	ldr	r3, [r7, #12]
    e766:	681b      	ldr	r3, [r3, #0]
    e768:	60fb      	str	r3, [r7, #12]
    e76a:	68fb      	ldr	r3, [r7, #12]
    e76c:	2b00      	cmp	r3, #0
    e76e:	d1d1      	bne.n	e714 <httpd_fs_open+0x1c>
#if HTTPD_FS_STATISTICS
		++i;
#endif /* HTTPD_FS_STATISTICS */
	}

	return 0;
    e770:	f04f 0300 	mov.w	r3, #0
}
    e774:	4618      	mov	r0, r3
    e776:	f107 0710 	add.w	r7, r7, #16
    e77a:	46bd      	mov	sp, r7
    e77c:	bd80      	pop	{r7, pc}
    e77e:	bf00      	nop

0000e780 <httpd_fs_init>:

/*-----------------------------------------------------------------------------------*/
void httpd_fs_init( void )
{
    e780:	b480      	push	{r7}
    e782:	b083      	sub	sp, #12
    e784:	af00      	add	r7, sp, #0
#if HTTPD_FS_STATISTICS
	u16_t	i;
	for( i = 0; i < HTTPD_FS_NUMFILES; i++ )
    e786:	f04f 0300 	mov.w	r3, #0
    e78a:	80fb      	strh	r3, [r7, #6]
    e78c:	e00c      	b.n	e7a8 <httpd_fs_init+0x28>
	{
		count[i] = 0;
    e78e:	88fa      	ldrh	r2, [r7, #6]
    e790:	f642 33c4 	movw	r3, #11204	; 0x2bc4
    e794:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e798:	f04f 0100 	mov.w	r1, #0
    e79c:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
/*-----------------------------------------------------------------------------------*/
void httpd_fs_init( void )
{
#if HTTPD_FS_STATISTICS
	u16_t	i;
	for( i = 0; i < HTTPD_FS_NUMFILES; i++ )
    e7a0:	88fb      	ldrh	r3, [r7, #6]
    e7a2:	f103 0301 	add.w	r3, r3, #1
    e7a6:	80fb      	strh	r3, [r7, #6]
    e7a8:	88fb      	ldrh	r3, [r7, #6]
    e7aa:	2b06      	cmp	r3, #6
    e7ac:	d9ef      	bls.n	e78e <httpd_fs_init+0xe>
	{
		count[i] = 0;
	}

#endif /* HTTPD_FS_STATISTICS */
}
    e7ae:	f107 070c 	add.w	r7, r7, #12
    e7b2:	46bd      	mov	sp, r7
    e7b4:	bc80      	pop	{r7}
    e7b6:	4770      	bx	lr

0000e7b8 <httpd_fs_count>:

/*-----------------------------------------------------------------------------------*/
#if HTTPD_FS_STATISTICS
u16_t httpd_fs_count( char *name )
{
    e7b8:	b580      	push	{r7, lr}
    e7ba:	b084      	sub	sp, #16
    e7bc:	af00      	add	r7, sp, #0
    e7be:	6078      	str	r0, [r7, #4]
	struct httpd_fsdata_file_noconst	*f;
	u16_t								i;

	i = 0;
    e7c0:	f04f 0300 	mov.w	r3, #0
    e7c4:	81fb      	strh	r3, [r7, #14]
	for( f = ( struct httpd_fsdata_file_noconst * ) HTTPD_FS_ROOT; f != NULL; f = ( struct httpd_fsdata_file_noconst * ) f->next )
    e7c6:	f24e 63b8 	movw	r3, #59064	; 0xe6b8
    e7ca:	f2c0 0301 	movt	r3, #1
    e7ce:	60bb      	str	r3, [r7, #8]
    e7d0:	e017      	b.n	e802 <httpd_fs_count+0x4a>
	{
		if( httpd_fs_strcmp(name, f->name) == 0 )
    e7d2:	68bb      	ldr	r3, [r7, #8]
    e7d4:	685b      	ldr	r3, [r3, #4]
    e7d6:	6878      	ldr	r0, [r7, #4]
    e7d8:	4619      	mov	r1, r3
    e7da:	f7ff ff57 	bl	e68c <httpd_fs_strcmp>
    e7de:	4603      	mov	r3, r0
    e7e0:	2b00      	cmp	r3, #0
    e7e2:	d107      	bne.n	e7f4 <httpd_fs_count+0x3c>
		{
			return count[i];
    e7e4:	89fa      	ldrh	r2, [r7, #14]
    e7e6:	f642 33c4 	movw	r3, #11204	; 0x2bc4
    e7ea:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e7ee:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    e7f2:	e00b      	b.n	e80c <httpd_fs_count+0x54>
		}

		++i;
    e7f4:	89fb      	ldrh	r3, [r7, #14]
    e7f6:	f103 0301 	add.w	r3, r3, #1
    e7fa:	81fb      	strh	r3, [r7, #14]
{
	struct httpd_fsdata_file_noconst	*f;
	u16_t								i;

	i = 0;
	for( f = ( struct httpd_fsdata_file_noconst * ) HTTPD_FS_ROOT; f != NULL; f = ( struct httpd_fsdata_file_noconst * ) f->next )
    e7fc:	68bb      	ldr	r3, [r7, #8]
    e7fe:	681b      	ldr	r3, [r3, #0]
    e800:	60bb      	str	r3, [r7, #8]
    e802:	68bb      	ldr	r3, [r7, #8]
    e804:	2b00      	cmp	r3, #0
    e806:	d1e4      	bne.n	e7d2 <httpd_fs_count+0x1a>
		}

		++i;
	}

	return 0;
    e808:	f04f 0300 	mov.w	r3, #0
}
    e80c:	4618      	mov	r0, r3
    e80e:	f107 0710 	add.w	r7, r7, #16
    e812:	46bd      	mov	sp, r7
    e814:	bd80      	pop	{r7, pc}
    e816:	bf00      	nop

0000e818 <generate_part_of_file>:
#define ISO_slash		0x2f
#define ISO_colon		0x3a

/*---------------------------------------------------------------------------*/
static unsigned short generate_part_of_file( void *state )
{
    e818:	b580      	push	{r7, lr}
    e81a:	b084      	sub	sp, #16
    e81c:	af00      	add	r7, sp, #0
    e81e:	6078      	str	r0, [r7, #4]
	struct httpd_state	*s = ( struct httpd_state * ) state;
    e820:	687b      	ldr	r3, [r7, #4]
    e822:	60fb      	str	r3, [r7, #12]

	if( s->file.len > uip_mss() )
    e824:	68fb      	ldr	r3, [r7, #12]
    e826:	f8d3 209c 	ldr.w	r2, [r3, #156]	; 0x9c
    e82a:	f24a 73c0 	movw	r3, #42944	; 0xa7c0
    e82e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e832:	681b      	ldr	r3, [r3, #0]
    e834:	8a5b      	ldrh	r3, [r3, #18]
    e836:	429a      	cmp	r2, r3
    e838:	dd0a      	ble.n	e850 <generate_part_of_file+0x38>
	{
		s->len = uip_mss();
    e83a:	f24a 73c0 	movw	r3, #42944	; 0xa7c0
    e83e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e842:	681b      	ldr	r3, [r3, #0]
    e844:	8a5b      	ldrh	r3, [r3, #18]
    e846:	461a      	mov	r2, r3
    e848:	68fb      	ldr	r3, [r7, #12]
    e84a:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
    e84e:	e005      	b.n	e85c <generate_part_of_file+0x44>
	}
	else
	{
		s->len = s->file.len;
    e850:	68fb      	ldr	r3, [r7, #12]
    e852:	f8d3 209c 	ldr.w	r2, [r3, #156]	; 0x9c
    e856:	68fb      	ldr	r3, [r7, #12]
    e858:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
	}

	memcpy( uip_appdata, s->file.data, s->len );
    e85c:	f24a 73bc 	movw	r3, #42940	; 0xa7bc
    e860:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e864:	6819      	ldr	r1, [r3, #0]
    e866:	68fb      	ldr	r3, [r7, #12]
    e868:	f8d3 2098 	ldr.w	r2, [r3, #152]	; 0x98
    e86c:	68fb      	ldr	r3, [r7, #12]
    e86e:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
    e872:	4608      	mov	r0, r1
    e874:	4611      	mov	r1, r2
    e876:	461a      	mov	r2, r3
    e878:	f005 ffb2 	bl	147e0 <memcpy>

	return s->len;
    e87c:	68fb      	ldr	r3, [r7, #12]
    e87e:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
    e882:	b29b      	uxth	r3, r3
}
    e884:	4618      	mov	r0, r3
    e886:	f107 0710 	add.w	r7, r7, #16
    e88a:	46bd      	mov	sp, r7
    e88c:	bd80      	pop	{r7, pc}
    e88e:	bf00      	nop

0000e890 <send_file>:

/*---------------------------------------------------------------------------*/
static PT_THREAD( send_file ( struct httpd_state *s ) )
{
    e890:	b580      	push	{r7, lr}
    e892:	b084      	sub	sp, #16
    e894:	af00      	add	r7, sp, #0
    e896:	6078      	str	r0, [r7, #4]
	PSOCK_BEGIN( &s->sout );
    e898:	f04f 0301 	mov.w	r3, #1
    e89c:	73fb      	strb	r3, [r7, #15]
    e89e:	687b      	ldr	r3, [r7, #4]
    e8a0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
    e8a2:	2b00      	cmp	r3, #0
    e8a4:	d002      	beq.n	e8ac <send_file+0x1c>
    e8a6:	2b67      	cmp	r3, #103	; 0x67
    e8a8:	d004      	beq.n	e8b4 <send_file+0x24>
    e8aa:	e02e      	b.n	e90a <send_file+0x7a>

	( void ) PT_YIELD_FLAG;
	
	do
	{
		PSOCK_GENERATOR_SEND( &s->sout, generate_part_of_file, s );
    e8ac:	687b      	ldr	r3, [r7, #4]
    e8ae:	f04f 0267 	mov.w	r2, #103	; 0x67
    e8b2:	851a      	strh	r2, [r3, #40]	; 0x28
    e8b4:	687b      	ldr	r3, [r7, #4]
    e8b6:	f103 0328 	add.w	r3, r3, #40	; 0x28
    e8ba:	4618      	mov	r0, r3
    e8bc:	f64e 0119 	movw	r1, #59417	; 0xe819
    e8c0:	f2c0 0100 	movt	r1, #0
    e8c4:	687a      	ldr	r2, [r7, #4]
    e8c6:	f7fc fa2d 	bl	ad24 <psock_generator_send>
    e8ca:	4603      	mov	r3, r0
    e8cc:	2b00      	cmp	r3, #0
    e8ce:	d102      	bne.n	e8d6 <send_file+0x46>
    e8d0:	f04f 0300 	mov.w	r3, #0
    e8d4:	e022      	b.n	e91c <send_file+0x8c>
		s->file.len -= s->len;
    e8d6:	687b      	ldr	r3, [r7, #4]
    e8d8:	f8d3 209c 	ldr.w	r2, [r3, #156]	; 0x9c
    e8dc:	687b      	ldr	r3, [r7, #4]
    e8de:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
    e8e2:	ebc3 0202 	rsb	r2, r3, r2
    e8e6:	687b      	ldr	r3, [r7, #4]
    e8e8:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
		s->file.data += s->len;
    e8ec:	687b      	ldr	r3, [r7, #4]
    e8ee:	f8d3 2098 	ldr.w	r2, [r3, #152]	; 0x98
    e8f2:	687b      	ldr	r3, [r7, #4]
    e8f4:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
    e8f8:	441a      	add	r2, r3
    e8fa:	687b      	ldr	r3, [r7, #4]
    e8fc:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
	} while( s->file.len > 0 );
    e900:	687b      	ldr	r3, [r7, #4]
    e902:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
    e906:	2b00      	cmp	r3, #0
    e908:	dcd0      	bgt.n	e8ac <send_file+0x1c>

	PSOCK_END( &s->sout );
    e90a:	f04f 0300 	mov.w	r3, #0
    e90e:	73fb      	strb	r3, [r7, #15]
    e910:	687b      	ldr	r3, [r7, #4]
    e912:	f04f 0200 	mov.w	r2, #0
    e916:	851a      	strh	r2, [r3, #40]	; 0x28
    e918:	f04f 0302 	mov.w	r3, #2
}
    e91c:	4618      	mov	r0, r3
    e91e:	f107 0710 	add.w	r7, r7, #16
    e922:	46bd      	mov	sp, r7
    e924:	bd80      	pop	{r7, pc}
    e926:	bf00      	nop

0000e928 <send_part_of_file>:

/*---------------------------------------------------------------------------*/
static PT_THREAD( send_part_of_file ( struct httpd_state *s ) )
{
    e928:	b580      	push	{r7, lr}
    e92a:	b084      	sub	sp, #16
    e92c:	af00      	add	r7, sp, #0
    e92e:	6078      	str	r0, [r7, #4]
	PSOCK_BEGIN( &s->sout );
    e930:	f04f 0301 	mov.w	r3, #1
    e934:	73fb      	strb	r3, [r7, #15]
    e936:	687b      	ldr	r3, [r7, #4]
    e938:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
    e93a:	2b00      	cmp	r3, #0
    e93c:	d002      	beq.n	e944 <send_part_of_file+0x1c>
    e93e:	2b75      	cmp	r3, #117	; 0x75
    e940:	d004      	beq.n	e94c <send_part_of_file+0x24>
    e942:	e017      	b.n	e974 <send_part_of_file+0x4c>
	( void ) PT_YIELD_FLAG;
	
	PSOCK_SEND( &s->sout, s->file.data, s->len );
    e944:	687b      	ldr	r3, [r7, #4]
    e946:	f04f 0275 	mov.w	r2, #117	; 0x75
    e94a:	851a      	strh	r2, [r3, #40]	; 0x28
    e94c:	687b      	ldr	r3, [r7, #4]
    e94e:	f103 0128 	add.w	r1, r3, #40	; 0x28
    e952:	687b      	ldr	r3, [r7, #4]
    e954:	f8d3 2098 	ldr.w	r2, [r3, #152]	; 0x98
    e958:	687b      	ldr	r3, [r7, #4]
    e95a:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
    e95e:	4608      	mov	r0, r1
    e960:	4611      	mov	r1, r2
    e962:	461a      	mov	r2, r3
    e964:	f7fc f994 	bl	ac90 <psock_send>
    e968:	4603      	mov	r3, r0
    e96a:	2b00      	cmp	r3, #0
    e96c:	d102      	bne.n	e974 <send_part_of_file+0x4c>
    e96e:	f04f 0300 	mov.w	r3, #0
    e972:	e008      	b.n	e986 <send_part_of_file+0x5e>

	PSOCK_END( &s->sout );
    e974:	f04f 0300 	mov.w	r3, #0
    e978:	73fb      	strb	r3, [r7, #15]
    e97a:	687b      	ldr	r3, [r7, #4]
    e97c:	f04f 0200 	mov.w	r2, #0
    e980:	851a      	strh	r2, [r3, #40]	; 0x28
    e982:	f04f 0302 	mov.w	r3, #2
}
    e986:	4618      	mov	r0, r3
    e988:	f107 0710 	add.w	r7, r7, #16
    e98c:	46bd      	mov	sp, r7
    e98e:	bd80      	pop	{r7, pc}

0000e990 <next_scriptstate>:

/*---------------------------------------------------------------------------*/
static void next_scriptstate( struct httpd_state *s )
{
    e990:	b580      	push	{r7, lr}
    e992:	b084      	sub	sp, #16
    e994:	af00      	add	r7, sp, #0
    e996:	6078      	str	r0, [r7, #4]
	char	*p;
	p = strchr( s->scriptptr, ISO_nl ) + 1;
    e998:	687b      	ldr	r3, [r7, #4]
    e99a:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
    e99e:	4618      	mov	r0, r3
    e9a0:	f04f 010a 	mov.w	r1, #10
    e9a4:	f006 f872 	bl	14a8c <strchr>
    e9a8:	4603      	mov	r3, r0
    e9aa:	f103 0301 	add.w	r3, r3, #1
    e9ae:	60fb      	str	r3, [r7, #12]
	s->scriptlen -= ( unsigned short ) ( p - s->scriptptr );
    e9b0:	687b      	ldr	r3, [r7, #4]
    e9b2:	f8d3 20a8 	ldr.w	r2, [r3, #168]	; 0xa8
    e9b6:	68fb      	ldr	r3, [r7, #12]
    e9b8:	b299      	uxth	r1, r3
    e9ba:	687b      	ldr	r3, [r7, #4]
    e9bc:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
    e9c0:	b29b      	uxth	r3, r3
    e9c2:	ebc3 0301 	rsb	r3, r3, r1
    e9c6:	b29b      	uxth	r3, r3
    e9c8:	ebc3 0202 	rsb	r2, r3, r2
    e9cc:	687b      	ldr	r3, [r7, #4]
    e9ce:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
	s->scriptptr = p;
    e9d2:	687b      	ldr	r3, [r7, #4]
    e9d4:	68fa      	ldr	r2, [r7, #12]
    e9d6:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
}
    e9da:	f107 0710 	add.w	r7, r7, #16
    e9de:	46bd      	mov	sp, r7
    e9e0:	bd80      	pop	{r7, pc}
    e9e2:	bf00      	nop

0000e9e4 <handle_script>:

/*---------------------------------------------------------------------------*/
static PT_THREAD( handle_script ( struct httpd_state *s ) )
{
    e9e4:	b580      	push	{r7, lr}
    e9e6:	b084      	sub	sp, #16
    e9e8:	af00      	add	r7, sp, #0
    e9ea:	6078      	str	r0, [r7, #4]
	char	*ptr;

	PT_BEGIN( &s->scriptpt );
    e9ec:	f04f 0301 	mov.w	r3, #1
    e9f0:	73fb      	strb	r3, [r7, #15]
    e9f2:	687b      	ldr	r3, [r7, #4]
    e9f4:	f8b3 304e 	ldrh.w	r3, [r3, #78]	; 0x4e
    e9f8:	2b94      	cmp	r3, #148	; 0x94
    e9fa:	d042      	beq.n	ea82 <handle_script+0x9e>
    e9fc:	2b94      	cmp	r3, #148	; 0x94
    e9fe:	dc03      	bgt.n	ea08 <handle_script+0x24>
    ea00:	2b00      	cmp	r3, #0
    ea02:	f000 80f3 	beq.w	ebec <handle_script+0x208>
    ea06:	e0f8      	b.n	ebfa <handle_script+0x216>
    ea08:	2b98      	cmp	r3, #152	; 0x98
    ea0a:	d048      	beq.n	ea9e <handle_script+0xba>
    ea0c:	2bc1      	cmp	r3, #193	; 0xc1
    ea0e:	f000 80ce 	beq.w	ebae <handle_script+0x1ca>
    ea12:	e0f2      	b.n	ebfa <handle_script+0x216>
	( void ) PT_YIELD_FLAG;
	while( s->file.len > 0 )
	{
		/* Check if we should start executing a script. */
		if( *s->file.data == ISO_percent && *(s->file.data + 1) == ISO_bang )
    ea14:	687b      	ldr	r3, [r7, #4]
    ea16:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
    ea1a:	781b      	ldrb	r3, [r3, #0]
    ea1c:	2b25      	cmp	r3, #37	; 0x25
    ea1e:	d161      	bne.n	eae4 <handle_script+0x100>
    ea20:	687b      	ldr	r3, [r7, #4]
    ea22:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
    ea26:	f103 0301 	add.w	r3, r3, #1
    ea2a:	781b      	ldrb	r3, [r3, #0]
    ea2c:	2b21      	cmp	r3, #33	; 0x21
    ea2e:	d159      	bne.n	eae4 <handle_script+0x100>
		{
			s->scriptptr = s->file.data + 3;
    ea30:	687b      	ldr	r3, [r7, #4]
    ea32:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
    ea36:	f103 0203 	add.w	r2, r3, #3
    ea3a:	687b      	ldr	r3, [r7, #4]
    ea3c:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
			s->scriptlen = s->file.len - 3;
    ea40:	687b      	ldr	r3, [r7, #4]
    ea42:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
    ea46:	f1a3 0203 	sub.w	r2, r3, #3
    ea4a:	687b      	ldr	r3, [r7, #4]
    ea4c:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
			if( *(s->scriptptr - 1) == ISO_colon )
    ea50:	687b      	ldr	r3, [r7, #4]
    ea52:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
    ea56:	f103 33ff 	add.w	r3, r3, #4294967295
    ea5a:	781b      	ldrb	r3, [r3, #0]
    ea5c:	2b3a      	cmp	r3, #58	; 0x3a
    ea5e:	d119      	bne.n	ea94 <handle_script+0xb0>
			{
				httpd_fs_open( s->scriptptr + 1, &s->file );
    ea60:	687b      	ldr	r3, [r7, #4]
    ea62:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
    ea66:	f103 0201 	add.w	r2, r3, #1
    ea6a:	687b      	ldr	r3, [r7, #4]
    ea6c:	f103 0398 	add.w	r3, r3, #152	; 0x98
    ea70:	4610      	mov	r0, r2
    ea72:	4619      	mov	r1, r3
    ea74:	f7ff fe40 	bl	e6f8 <httpd_fs_open>
				PT_WAIT_THREAD( &s->scriptpt, send_file(s) );
    ea78:	687b      	ldr	r3, [r7, #4]
    ea7a:	f04f 0294 	mov.w	r2, #148	; 0x94
    ea7e:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e
    ea82:	6878      	ldr	r0, [r7, #4]
    ea84:	f7ff ff04 	bl	e890 <send_file>
    ea88:	4603      	mov	r3, r0
    ea8a:	2b00      	cmp	r3, #0
    ea8c:	d11a      	bne.n	eac4 <handle_script+0xe0>
    ea8e:	f04f 0300 	mov.w	r3, #0
    ea92:	e0bc      	b.n	ec0e <handle_script+0x22a>
			}
			else
			{
				PT_WAIT_THREAD( &s->scriptpt, httpd_cgi(s->scriptptr) (s, s->scriptptr) );
    ea94:	687b      	ldr	r3, [r7, #4]
    ea96:	f04f 0298 	mov.w	r2, #152	; 0x98
    ea9a:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e
    ea9e:	687b      	ldr	r3, [r7, #4]
    eaa0:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
    eaa4:	4618      	mov	r0, r3
    eaa6:	f7f2 fe75 	bl	1794 <httpd_cgi>
    eaaa:	4603      	mov	r3, r0
    eaac:	687a      	ldr	r2, [r7, #4]
    eaae:	f8d2 20a4 	ldr.w	r2, [r2, #164]	; 0xa4
    eab2:	6878      	ldr	r0, [r7, #4]
    eab4:	4611      	mov	r1, r2
    eab6:	4798      	blx	r3
    eab8:	4603      	mov	r3, r0
    eaba:	2b00      	cmp	r3, #0
    eabc:	d102      	bne.n	eac4 <handle_script+0xe0>
    eabe:	f04f 0300 	mov.w	r3, #0
    eac2:	e0a4      	b.n	ec0e <handle_script+0x22a>
			}

			next_scriptstate( s );
    eac4:	6878      	ldr	r0, [r7, #4]
    eac6:	f7ff ff63 	bl	e990 <next_scriptstate>

			/* The script is over, so we reset the pointers and continue
	 		sending the rest of the file. */
			s->file.data = s->scriptptr;
    eaca:	687b      	ldr	r3, [r7, #4]
    eacc:	f8d3 20a4 	ldr.w	r2, [r3, #164]	; 0xa4
    ead0:	687b      	ldr	r3, [r7, #4]
    ead2:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
			s->file.len = s->scriptlen;
    ead6:	687b      	ldr	r3, [r7, #4]
    ead8:	f8d3 20a8 	ldr.w	r2, [r3, #168]	; 0xa8
    eadc:	687b      	ldr	r3, [r7, #4]
    eade:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
	PT_BEGIN( &s->scriptpt );
	( void ) PT_YIELD_FLAG;
	while( s->file.len > 0 )
	{
		/* Check if we should start executing a script. */
		if( *s->file.data == ISO_percent && *(s->file.data + 1) == ISO_bang )
    eae2:	e084      	b.n	ebee <handle_script+0x20a>
		}
		else
		{
			/* See if we find the start of script marker in the block of HTML
	 to be sent. */
			if( s->file.len > uip_mss() )
    eae4:	687b      	ldr	r3, [r7, #4]
    eae6:	f8d3 209c 	ldr.w	r2, [r3, #156]	; 0x9c
    eaea:	f24a 73c0 	movw	r3, #42944	; 0xa7c0
    eaee:	f2c2 0300 	movt	r3, #8192	; 0x2000
    eaf2:	681b      	ldr	r3, [r3, #0]
    eaf4:	8a5b      	ldrh	r3, [r3, #18]
    eaf6:	429a      	cmp	r2, r3
    eaf8:	dd0a      	ble.n	eb10 <handle_script+0x12c>
			{
				s->len = uip_mss();
    eafa:	f24a 73c0 	movw	r3, #42944	; 0xa7c0
    eafe:	f2c2 0300 	movt	r3, #8192	; 0x2000
    eb02:	681b      	ldr	r3, [r3, #0]
    eb04:	8a5b      	ldrh	r3, [r3, #18]
    eb06:	461a      	mov	r2, r3
    eb08:	687b      	ldr	r3, [r7, #4]
    eb0a:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
    eb0e:	e005      	b.n	eb1c <handle_script+0x138>
			}
			else
			{
				s->len = s->file.len;
    eb10:	687b      	ldr	r3, [r7, #4]
    eb12:	f8d3 209c 	ldr.w	r2, [r3, #156]	; 0x9c
    eb16:	687b      	ldr	r3, [r7, #4]
    eb18:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
			}

			if( *s->file.data == ISO_percent )
    eb1c:	687b      	ldr	r3, [r7, #4]
    eb1e:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
    eb22:	781b      	ldrb	r3, [r3, #0]
    eb24:	2b25      	cmp	r3, #37	; 0x25
    eb26:	d10c      	bne.n	eb42 <handle_script+0x15e>
			{
				ptr = strchr( s->file.data + 1, ISO_percent );
    eb28:	687b      	ldr	r3, [r7, #4]
    eb2a:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
    eb2e:	f103 0301 	add.w	r3, r3, #1
    eb32:	4618      	mov	r0, r3
    eb34:	f04f 0125 	mov.w	r1, #37	; 0x25
    eb38:	f005 ffa8 	bl	14a8c <strchr>
    eb3c:	4603      	mov	r3, r0
    eb3e:	60bb      	str	r3, [r7, #8]
    eb40:	e009      	b.n	eb56 <handle_script+0x172>
			}
			else
			{
				ptr = strchr( s->file.data, ISO_percent );
    eb42:	687b      	ldr	r3, [r7, #4]
    eb44:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
    eb48:	4618      	mov	r0, r3
    eb4a:	f04f 0125 	mov.w	r1, #37	; 0x25
    eb4e:	f005 ff9d 	bl	14a8c <strchr>
    eb52:	4603      	mov	r3, r0
    eb54:	60bb      	str	r3, [r7, #8]
			}

			if( ptr != NULL && ptr != s->file.data )
    eb56:	68bb      	ldr	r3, [r7, #8]
    eb58:	2b00      	cmp	r3, #0
    eb5a:	d023      	beq.n	eba4 <handle_script+0x1c0>
    eb5c:	687b      	ldr	r3, [r7, #4]
    eb5e:	f8d3 2098 	ldr.w	r2, [r3, #152]	; 0x98
    eb62:	68bb      	ldr	r3, [r7, #8]
    eb64:	429a      	cmp	r2, r3
    eb66:	d01d      	beq.n	eba4 <handle_script+0x1c0>
			{
				s->len = ( int ) ( ptr - s->file.data );
    eb68:	68ba      	ldr	r2, [r7, #8]
    eb6a:	687b      	ldr	r3, [r7, #4]
    eb6c:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
    eb70:	ebc3 0202 	rsb	r2, r3, r2
    eb74:	687b      	ldr	r3, [r7, #4]
    eb76:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
				if( s->len >= uip_mss() )
    eb7a:	687b      	ldr	r3, [r7, #4]
    eb7c:	f8d3 20a0 	ldr.w	r2, [r3, #160]	; 0xa0
    eb80:	f24a 73c0 	movw	r3, #42944	; 0xa7c0
    eb84:	f2c2 0300 	movt	r3, #8192	; 0x2000
    eb88:	681b      	ldr	r3, [r3, #0]
    eb8a:	8a5b      	ldrh	r3, [r3, #18]
    eb8c:	429a      	cmp	r2, r3
    eb8e:	db09      	blt.n	eba4 <handle_script+0x1c0>
				{
					s->len = uip_mss();
    eb90:	f24a 73c0 	movw	r3, #42944	; 0xa7c0
    eb94:	f2c2 0300 	movt	r3, #8192	; 0x2000
    eb98:	681b      	ldr	r3, [r3, #0]
    eb9a:	8a5b      	ldrh	r3, [r3, #18]
    eb9c:	461a      	mov	r2, r3
    eb9e:	687b      	ldr	r3, [r7, #4]
    eba0:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
				}
			}

			PT_WAIT_THREAD( &s->scriptpt, send_part_of_file(s) );
    eba4:	687b      	ldr	r3, [r7, #4]
    eba6:	f04f 02c1 	mov.w	r2, #193	; 0xc1
    ebaa:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e
    ebae:	6878      	ldr	r0, [r7, #4]
    ebb0:	f7ff feba 	bl	e928 <send_part_of_file>
    ebb4:	4603      	mov	r3, r0
    ebb6:	2b00      	cmp	r3, #0
    ebb8:	d102      	bne.n	ebc0 <handle_script+0x1dc>
    ebba:	f04f 0300 	mov.w	r3, #0
    ebbe:	e026      	b.n	ec0e <handle_script+0x22a>
			s->file.data += s->len;
    ebc0:	687b      	ldr	r3, [r7, #4]
    ebc2:	f8d3 2098 	ldr.w	r2, [r3, #152]	; 0x98
    ebc6:	687b      	ldr	r3, [r7, #4]
    ebc8:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
    ebcc:	441a      	add	r2, r3
    ebce:	687b      	ldr	r3, [r7, #4]
    ebd0:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
			s->file.len -= s->len;
    ebd4:	687b      	ldr	r3, [r7, #4]
    ebd6:	f8d3 209c 	ldr.w	r2, [r3, #156]	; 0x9c
    ebda:	687b      	ldr	r3, [r7, #4]
    ebdc:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
    ebe0:	ebc3 0202 	rsb	r2, r3, r2
    ebe4:	687b      	ldr	r3, [r7, #4]
    ebe6:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
    ebea:	e000      	b.n	ebee <handle_script+0x20a>
{
	char	*ptr;

	PT_BEGIN( &s->scriptpt );
	( void ) PT_YIELD_FLAG;
	while( s->file.len > 0 )
    ebec:	bf00      	nop
    ebee:	687b      	ldr	r3, [r7, #4]
    ebf0:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
    ebf4:	2b00      	cmp	r3, #0
    ebf6:	f73f af0d 	bgt.w	ea14 <handle_script+0x30>
			s->file.data += s->len;
			s->file.len -= s->len;
		}
	}

	PT_END( &s->scriptpt );
    ebfa:	f04f 0300 	mov.w	r3, #0
    ebfe:	73fb      	strb	r3, [r7, #15]
    ec00:	687b      	ldr	r3, [r7, #4]
    ec02:	f04f 0200 	mov.w	r2, #0
    ec06:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e
    ec0a:	f04f 0302 	mov.w	r3, #2
}
    ec0e:	4618      	mov	r0, r3
    ec10:	f107 0710 	add.w	r7, r7, #16
    ec14:	46bd      	mov	sp, r7
    ec16:	bd80      	pop	{r7, pc}

0000ec18 <send_headers>:

/*---------------------------------------------------------------------------*/
static PT_THREAD( send_headers ( struct httpd_state *s, const char *statushdr ) )
{
    ec18:	b590      	push	{r4, r7, lr}
    ec1a:	b085      	sub	sp, #20
    ec1c:	af00      	add	r7, sp, #0
    ec1e:	6078      	str	r0, [r7, #4]
    ec20:	6039      	str	r1, [r7, #0]
	char	*ptr;

	PSOCK_BEGIN( &s->sout );
    ec22:	f04f 0301 	mov.w	r3, #1
    ec26:	73fb      	strb	r3, [r7, #15]
    ec28:	687b      	ldr	r3, [r7, #4]
    ec2a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
    ec2c:	2bde      	cmp	r3, #222	; 0xde
    ec2e:	f000 80a3 	beq.w	ed78 <send_headers+0x160>
    ec32:	2bde      	cmp	r3, #222	; 0xde
    ec34:	dc0b      	bgt.n	ec4e <send_headers+0x36>
    ec36:	2bd1      	cmp	r3, #209	; 0xd1
    ec38:	d01d      	beq.n	ec76 <send_headers+0x5e>
    ec3a:	2bd1      	cmp	r3, #209	; 0xd1
    ec3c:	dc02      	bgt.n	ec44 <send_headers+0x2c>
    ec3e:	2b00      	cmp	r3, #0
    ec40:	d015      	beq.n	ec6e <send_headers+0x56>
    ec42:	e147      	b.n	eed4 <send_headers+0x2bc>
    ec44:	2bd6      	cmp	r3, #214	; 0xd6
    ec46:	d039      	beq.n	ecbc <send_headers+0xa4>
    ec48:	2bda      	cmp	r3, #218	; 0xda
    ec4a:	d06c      	beq.n	ed26 <send_headers+0x10e>
    ec4c:	e142      	b.n	eed4 <send_headers+0x2bc>
    ec4e:	2be6      	cmp	r3, #230	; 0xe6
    ec50:	f000 80e3 	beq.w	ee1a <send_headers+0x202>
    ec54:	2be6      	cmp	r3, #230	; 0xe6
    ec56:	dc03      	bgt.n	ec60 <send_headers+0x48>
    ec58:	2be2      	cmp	r3, #226	; 0xe2
    ec5a:	f000 80b6 	beq.w	edca <send_headers+0x1b2>
    ec5e:	e139      	b.n	eed4 <send_headers+0x2bc>
    ec60:	2bea      	cmp	r3, #234	; 0xea
    ec62:	f000 8102 	beq.w	ee6a <send_headers+0x252>
    ec66:	2bee      	cmp	r3, #238	; 0xee
    ec68:	f000 811b 	beq.w	eea2 <send_headers+0x28a>
    ec6c:	e132      	b.n	eed4 <send_headers+0x2bc>
	( void ) PT_YIELD_FLAG;
	PSOCK_SEND_STR( &s->sout, statushdr );
    ec6e:	687b      	ldr	r3, [r7, #4]
    ec70:	f04f 02d1 	mov.w	r2, #209	; 0xd1
    ec74:	851a      	strh	r2, [r3, #40]	; 0x28
    ec76:	687b      	ldr	r3, [r7, #4]
    ec78:	f103 0428 	add.w	r4, r3, #40	; 0x28
    ec7c:	6838      	ldr	r0, [r7, #0]
    ec7e:	f005 ffc3 	bl	14c08 <strlen>
    ec82:	4603      	mov	r3, r0
    ec84:	4620      	mov	r0, r4
    ec86:	6839      	ldr	r1, [r7, #0]
    ec88:	461a      	mov	r2, r3
    ec8a:	f7fc f801 	bl	ac90 <psock_send>
    ec8e:	4603      	mov	r3, r0
    ec90:	2b00      	cmp	r3, #0
    ec92:	d102      	bne.n	ec9a <send_headers+0x82>
    ec94:	f04f 0300 	mov.w	r3, #0
    ec98:	e125      	b.n	eee6 <send_headers+0x2ce>

	ptr = strrchr( s->filename, ISO_period );
    ec9a:	687b      	ldr	r3, [r7, #4]
    ec9c:	f103 0382 	add.w	r3, r3, #130	; 0x82
    eca0:	4618      	mov	r0, r3
    eca2:	f04f 012e 	mov.w	r1, #46	; 0x2e
    eca6:	f006 f86f 	bl	14d88 <strrchr>
    ecaa:	4603      	mov	r3, r0
    ecac:	60bb      	str	r3, [r7, #8]
	if( ptr == NULL )
    ecae:	68bb      	ldr	r3, [r7, #8]
    ecb0:	2b00      	cmp	r3, #0
    ecb2:	d11c      	bne.n	ecee <send_headers+0xd6>
	{
		PSOCK_SEND_STR( &s->sout, http_content_type_binary );
    ecb4:	687b      	ldr	r3, [r7, #4]
    ecb6:	f04f 02d6 	mov.w	r2, #214	; 0xd6
    ecba:	851a      	strh	r2, [r3, #40]	; 0x28
    ecbc:	687b      	ldr	r3, [r7, #4]
    ecbe:	f103 0428 	add.w	r4, r3, #40	; 0x28
    ecc2:	f246 103c 	movw	r0, #24892	; 0x613c
    ecc6:	f2c0 0001 	movt	r0, #1
    ecca:	f005 ff9d 	bl	14c08 <strlen>
    ecce:	4603      	mov	r3, r0
    ecd0:	4620      	mov	r0, r4
    ecd2:	f246 113c 	movw	r1, #24892	; 0x613c
    ecd6:	f2c0 0101 	movt	r1, #1
    ecda:	461a      	mov	r2, r3
    ecdc:	f7fb ffd8 	bl	ac90 <psock_send>
    ece0:	4603      	mov	r3, r0
    ece2:	2b00      	cmp	r3, #0
    ece4:	f040 80f6 	bne.w	eed4 <send_headers+0x2bc>
    ece8:	f04f 0300 	mov.w	r3, #0
    ecec:	e0fb      	b.n	eee6 <send_headers+0x2ce>
	}
	else if( strncmp(http_html, ptr, 5) == 0 || strncmp(http_shtml, ptr, 6) == 0 )
    ecee:	f246 1068 	movw	r0, #24936	; 0x6168
    ecf2:	f2c0 0001 	movt	r0, #1
    ecf6:	68b9      	ldr	r1, [r7, #8]
    ecf8:	f04f 0205 	mov.w	r2, #5
    ecfc:	f005 ffb4 	bl	14c68 <strncmp>
    ed00:	4603      	mov	r3, r0
    ed02:	2b00      	cmp	r3, #0
    ed04:	d00b      	beq.n	ed1e <send_headers+0x106>
    ed06:	f246 1070 	movw	r0, #24944	; 0x6170
    ed0a:	f2c0 0001 	movt	r0, #1
    ed0e:	68b9      	ldr	r1, [r7, #8]
    ed10:	f04f 0206 	mov.w	r2, #6
    ed14:	f005 ffa8 	bl	14c68 <strncmp>
    ed18:	4603      	mov	r3, r0
    ed1a:	2b00      	cmp	r3, #0
    ed1c:	d11c      	bne.n	ed58 <send_headers+0x140>
	{
		PSOCK_SEND_STR( &s->sout, http_content_type_html );
    ed1e:	687b      	ldr	r3, [r7, #4]
    ed20:	f04f 02da 	mov.w	r2, #218	; 0xda
    ed24:	851a      	strh	r2, [r3, #40]	; 0x28
    ed26:	687b      	ldr	r3, [r7, #4]
    ed28:	f103 0428 	add.w	r4, r3, #40	; 0x28
    ed2c:	f246 0090 	movw	r0, #24720	; 0x6090
    ed30:	f2c0 0001 	movt	r0, #1
    ed34:	f005 ff68 	bl	14c08 <strlen>
    ed38:	4603      	mov	r3, r0
    ed3a:	4620      	mov	r0, r4
    ed3c:	f246 0190 	movw	r1, #24720	; 0x6090
    ed40:	f2c0 0101 	movt	r1, #1
    ed44:	461a      	mov	r2, r3
    ed46:	f7fb ffa3 	bl	ac90 <psock_send>
    ed4a:	4603      	mov	r3, r0
    ed4c:	2b00      	cmp	r3, #0
    ed4e:	f040 80c0 	bne.w	eed2 <send_headers+0x2ba>
    ed52:	f04f 0300 	mov.w	r3, #0
    ed56:	e0c6      	b.n	eee6 <send_headers+0x2ce>
	}
	else if( strncmp(http_css, ptr, 4) == 0 )
    ed58:	f246 1080 	movw	r0, #24960	; 0x6180
    ed5c:	f2c0 0001 	movt	r0, #1
    ed60:	68b9      	ldr	r1, [r7, #8]
    ed62:	f04f 0204 	mov.w	r2, #4
    ed66:	f005 ff7f 	bl	14c68 <strncmp>
    ed6a:	4603      	mov	r3, r0
    ed6c:	2b00      	cmp	r3, #0
    ed6e:	d11c      	bne.n	edaa <send_headers+0x192>
	{
		PSOCK_SEND_STR( &s->sout, http_content_type_css );
    ed70:	687b      	ldr	r3, [r7, #4]
    ed72:	f04f 02de 	mov.w	r2, #222	; 0xde
    ed76:	851a      	strh	r2, [r3, #40]	; 0x28
    ed78:	687b      	ldr	r3, [r7, #4]
    ed7a:	f103 0428 	add.w	r4, r3, #40	; 0x28
    ed7e:	f246 00ac 	movw	r0, #24748	; 0x60ac
    ed82:	f2c0 0001 	movt	r0, #1
    ed86:	f005 ff3f 	bl	14c08 <strlen>
    ed8a:	4603      	mov	r3, r0
    ed8c:	4620      	mov	r0, r4
    ed8e:	f246 01ac 	movw	r1, #24748	; 0x60ac
    ed92:	f2c0 0101 	movt	r1, #1
    ed96:	461a      	mov	r2, r3
    ed98:	f7fb ff7a 	bl	ac90 <psock_send>
    ed9c:	4603      	mov	r3, r0
    ed9e:	2b00      	cmp	r3, #0
    eda0:	f040 8098 	bne.w	eed4 <send_headers+0x2bc>
    eda4:	f04f 0300 	mov.w	r3, #0
    eda8:	e09d      	b.n	eee6 <send_headers+0x2ce>
	}
	else if( strncmp(http_png, ptr, 4) == 0 )
    edaa:	f246 1088 	movw	r0, #24968	; 0x6188
    edae:	f2c0 0001 	movt	r0, #1
    edb2:	68b9      	ldr	r1, [r7, #8]
    edb4:	f04f 0204 	mov.w	r2, #4
    edb8:	f005 ff56 	bl	14c68 <strncmp>
    edbc:	4603      	mov	r3, r0
    edbe:	2b00      	cmp	r3, #0
    edc0:	d11b      	bne.n	edfa <send_headers+0x1e2>
	{
		PSOCK_SEND_STR( &s->sout, http_content_type_png );
    edc2:	687b      	ldr	r3, [r7, #4]
    edc4:	f04f 02e2 	mov.w	r2, #226	; 0xe2
    edc8:	851a      	strh	r2, [r3, #40]	; 0x28
    edca:	687b      	ldr	r3, [r7, #4]
    edcc:	f103 0428 	add.w	r4, r3, #40	; 0x28
    edd0:	f246 00e4 	movw	r0, #24804	; 0x60e4
    edd4:	f2c0 0001 	movt	r0, #1
    edd8:	f005 ff16 	bl	14c08 <strlen>
    eddc:	4603      	mov	r3, r0
    edde:	4620      	mov	r0, r4
    ede0:	f246 01e4 	movw	r1, #24804	; 0x60e4
    ede4:	f2c0 0101 	movt	r1, #1
    ede8:	461a      	mov	r2, r3
    edea:	f7fb ff51 	bl	ac90 <psock_send>
    edee:	4603      	mov	r3, r0
    edf0:	2b00      	cmp	r3, #0
    edf2:	d16f      	bne.n	eed4 <send_headers+0x2bc>
    edf4:	f04f 0300 	mov.w	r3, #0
    edf8:	e075      	b.n	eee6 <send_headers+0x2ce>
	}
	else if( strncmp(http_gif, ptr, 4) == 0 )
    edfa:	f246 1090 	movw	r0, #24976	; 0x6190
    edfe:	f2c0 0001 	movt	r0, #1
    ee02:	68b9      	ldr	r1, [r7, #8]
    ee04:	f04f 0204 	mov.w	r2, #4
    ee08:	f005 ff2e 	bl	14c68 <strncmp>
    ee0c:	4603      	mov	r3, r0
    ee0e:	2b00      	cmp	r3, #0
    ee10:	d11b      	bne.n	ee4a <send_headers+0x232>
	{
		PSOCK_SEND_STR( &s->sout, http_content_type_gif );
    ee12:	687b      	ldr	r3, [r7, #4]
    ee14:	f04f 02e6 	mov.w	r2, #230	; 0xe6
    ee18:	851a      	strh	r2, [r3, #40]	; 0x28
    ee1a:	687b      	ldr	r3, [r7, #4]
    ee1c:	f103 0428 	add.w	r4, r3, #40	; 0x28
    ee20:	f246 1000 	movw	r0, #24832	; 0x6100
    ee24:	f2c0 0001 	movt	r0, #1
    ee28:	f005 feee 	bl	14c08 <strlen>
    ee2c:	4603      	mov	r3, r0
    ee2e:	4620      	mov	r0, r4
    ee30:	f246 1100 	movw	r1, #24832	; 0x6100
    ee34:	f2c0 0101 	movt	r1, #1
    ee38:	461a      	mov	r2, r3
    ee3a:	f7fb ff29 	bl	ac90 <psock_send>
    ee3e:	4603      	mov	r3, r0
    ee40:	2b00      	cmp	r3, #0
    ee42:	d147      	bne.n	eed4 <send_headers+0x2bc>
    ee44:	f04f 0300 	mov.w	r3, #0
    ee48:	e04d      	b.n	eee6 <send_headers+0x2ce>
	}
	else if( strncmp(http_jpg, ptr, 4) == 0 )
    ee4a:	f246 1098 	movw	r0, #24984	; 0x6198
    ee4e:	f2c0 0001 	movt	r0, #1
    ee52:	68b9      	ldr	r1, [r7, #8]
    ee54:	f04f 0204 	mov.w	r2, #4
    ee58:	f005 ff06 	bl	14c68 <strncmp>
    ee5c:	4603      	mov	r3, r0
    ee5e:	2b00      	cmp	r3, #0
    ee60:	d11b      	bne.n	ee9a <send_headers+0x282>
	{
		PSOCK_SEND_STR( &s->sout, http_content_type_jpg );
    ee62:	687b      	ldr	r3, [r7, #4]
    ee64:	f04f 02ea 	mov.w	r2, #234	; 0xea
    ee68:	851a      	strh	r2, [r3, #40]	; 0x28
    ee6a:	687b      	ldr	r3, [r7, #4]
    ee6c:	f103 0428 	add.w	r4, r3, #40	; 0x28
    ee70:	f246 101c 	movw	r0, #24860	; 0x611c
    ee74:	f2c0 0001 	movt	r0, #1
    ee78:	f005 fec6 	bl	14c08 <strlen>
    ee7c:	4603      	mov	r3, r0
    ee7e:	4620      	mov	r0, r4
    ee80:	f246 111c 	movw	r1, #24860	; 0x611c
    ee84:	f2c0 0101 	movt	r1, #1
    ee88:	461a      	mov	r2, r3
    ee8a:	f7fb ff01 	bl	ac90 <psock_send>
    ee8e:	4603      	mov	r3, r0
    ee90:	2b00      	cmp	r3, #0
    ee92:	d11f      	bne.n	eed4 <send_headers+0x2bc>
    ee94:	f04f 0300 	mov.w	r3, #0
    ee98:	e025      	b.n	eee6 <send_headers+0x2ce>
	}
	else
	{
		PSOCK_SEND_STR( &s->sout, http_content_type_plain );
    ee9a:	687b      	ldr	r3, [r7, #4]
    ee9c:	f04f 02ee 	mov.w	r2, #238	; 0xee
    eea0:	851a      	strh	r2, [r3, #40]	; 0x28
    eea2:	687b      	ldr	r3, [r7, #4]
    eea4:	f103 0428 	add.w	r4, r3, #40	; 0x28
    eea8:	f246 0070 	movw	r0, #24688	; 0x6070
    eeac:	f2c0 0001 	movt	r0, #1
    eeb0:	f005 feaa 	bl	14c08 <strlen>
    eeb4:	4603      	mov	r3, r0
    eeb6:	4620      	mov	r0, r4
    eeb8:	f246 0170 	movw	r1, #24688	; 0x6070
    eebc:	f2c0 0101 	movt	r1, #1
    eec0:	461a      	mov	r2, r3
    eec2:	f7fb fee5 	bl	ac90 <psock_send>
    eec6:	4603      	mov	r3, r0
    eec8:	2b00      	cmp	r3, #0
    eeca:	d103      	bne.n	eed4 <send_headers+0x2bc>
    eecc:	f04f 0300 	mov.w	r3, #0
    eed0:	e009      	b.n	eee6 <send_headers+0x2ce>
	ptr = strrchr( s->filename, ISO_period );
	if( ptr == NULL )
	{
		PSOCK_SEND_STR( &s->sout, http_content_type_binary );
	}
	else if( strncmp(http_html, ptr, 5) == 0 || strncmp(http_shtml, ptr, 6) == 0 )
    eed2:	bf00      	nop
	else
	{
		PSOCK_SEND_STR( &s->sout, http_content_type_plain );
	}

	PSOCK_END( &s->sout );
    eed4:	f04f 0300 	mov.w	r3, #0
    eed8:	73fb      	strb	r3, [r7, #15]
    eeda:	687b      	ldr	r3, [r7, #4]
    eedc:	f04f 0200 	mov.w	r2, #0
    eee0:	851a      	strh	r2, [r3, #40]	; 0x28
    eee2:	f04f 0302 	mov.w	r3, #2
}
    eee6:	4618      	mov	r0, r3
    eee8:	f107 0714 	add.w	r7, r7, #20
    eeec:	46bd      	mov	sp, r7
    eeee:	bd90      	pop	{r4, r7, pc}

0000eef0 <handle_output>:

/*---------------------------------------------------------------------------*/
static PT_THREAD( handle_output ( struct httpd_state *s ) )
{
    eef0:	b580      	push	{r7, lr}
    eef2:	b084      	sub	sp, #16
    eef4:	af00      	add	r7, sp, #0
    eef6:	6078      	str	r0, [r7, #4]
	char	*ptr;

	PT_BEGIN( &s->outputpt );
    eef8:	f04f 0301 	mov.w	r3, #1
    eefc:	73fb      	strb	r3, [r7, #15]
    eefe:	687b      	ldr	r3, [r7, #4]
    ef00:	f8b3 304c 	ldrh.w	r3, [r3, #76]	; 0x4c
    ef04:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
    ef08:	d04c      	beq.n	efa4 <handle_output+0xb4>
    ef0a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
    ef0e:	dc04      	bgt.n	ef1a <handle_output+0x2a>
    ef10:	2b00      	cmp	r3, #0
    ef12:	d00f      	beq.n	ef34 <handle_output+0x44>
    ef14:	2bff      	cmp	r3, #255	; 0xff
    ef16:	d033      	beq.n	ef80 <handle_output+0x90>
    ef18:	e0a1      	b.n	f05e <handle_output+0x16e>
    ef1a:	f240 1209 	movw	r2, #265	; 0x109
    ef1e:	4293      	cmp	r3, r2
    ef20:	d07e      	beq.n	f020 <handle_output+0x130>
    ef22:	f240 120d 	movw	r2, #269	; 0x10d
    ef26:	4293      	cmp	r3, r2
    ef28:	f000 8088 	beq.w	f03c <handle_output+0x14c>
    ef2c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
    ef30:	d046      	beq.n	efc0 <handle_output+0xd0>
    ef32:	e094      	b.n	f05e <handle_output+0x16e>
	( void ) PT_YIELD_FLAG;
	if( !httpd_fs_open(s->filename, &s->file) )
    ef34:	687b      	ldr	r3, [r7, #4]
    ef36:	f103 0282 	add.w	r2, r3, #130	; 0x82
    ef3a:	687b      	ldr	r3, [r7, #4]
    ef3c:	f103 0398 	add.w	r3, r3, #152	; 0x98
    ef40:	4610      	mov	r0, r2
    ef42:	4619      	mov	r1, r3
    ef44:	f7ff fbd8 	bl	e6f8 <httpd_fs_open>
    ef48:	4603      	mov	r3, r0
    ef4a:	2b00      	cmp	r3, #0
    ef4c:	d133      	bne.n	efb6 <handle_output+0xc6>
	{
		httpd_fs_open( http_404_html, &s->file );
    ef4e:	687b      	ldr	r3, [r7, #4]
    ef50:	f103 0398 	add.w	r3, r3, #152	; 0x98
    ef54:	f645 70a8 	movw	r0, #24488	; 0x5fa8
    ef58:	f2c0 0001 	movt	r0, #1
    ef5c:	4619      	mov	r1, r3
    ef5e:	f7ff fbcb 	bl	e6f8 <httpd_fs_open>
		strcpy( s->filename, http_404_html );
    ef62:	687b      	ldr	r3, [r7, #4]
    ef64:	f103 0382 	add.w	r3, r3, #130	; 0x82
    ef68:	4618      	mov	r0, r3
    ef6a:	f645 71a8 	movw	r1, #24488	; 0x5fa8
    ef6e:	f2c0 0101 	movt	r1, #1
    ef72:	f005 fdeb 	bl	14b4c <strcpy>
		PT_WAIT_THREAD( &s->outputpt, send_headers(s, http_header_404) );
    ef76:	687b      	ldr	r3, [r7, #4]
    ef78:	f04f 02ff 	mov.w	r2, #255	; 0xff
    ef7c:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
    ef80:	6878      	ldr	r0, [r7, #4]
    ef82:	f246 0114 	movw	r1, #24596	; 0x6014
    ef86:	f2c0 0101 	movt	r1, #1
    ef8a:	f7ff fe45 	bl	ec18 <send_headers>
    ef8e:	4603      	mov	r3, r0
    ef90:	2b00      	cmp	r3, #0
    ef92:	d102      	bne.n	ef9a <handle_output+0xaa>
    ef94:	f04f 0300 	mov.w	r3, #0
    ef98:	e06b      	b.n	f072 <handle_output+0x182>
		PT_WAIT_THREAD( &s->outputpt, send_file(s) );
    ef9a:	687b      	ldr	r3, [r7, #4]
    ef9c:	f44f 7280 	mov.w	r2, #256	; 0x100
    efa0:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
    efa4:	6878      	ldr	r0, [r7, #4]
    efa6:	f7ff fc73 	bl	e890 <send_file>
    efaa:	4603      	mov	r3, r0
    efac:	2b00      	cmp	r3, #0
    efae:	d14f      	bne.n	f050 <handle_output+0x160>
    efb0:	f04f 0300 	mov.w	r3, #0
    efb4:	e05d      	b.n	f072 <handle_output+0x182>
	}
	else
	{
		PT_WAIT_THREAD( &s->outputpt, send_headers(s, http_header_200) );
    efb6:	687b      	ldr	r3, [r7, #4]
    efb8:	f44f 7282 	mov.w	r2, #260	; 0x104
    efbc:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
    efc0:	6878      	ldr	r0, [r7, #4]
    efc2:	f645 71c0 	movw	r1, #24512	; 0x5fc0
    efc6:	f2c0 0101 	movt	r1, #1
    efca:	f7ff fe25 	bl	ec18 <send_headers>
    efce:	4603      	mov	r3, r0
    efd0:	2b00      	cmp	r3, #0
    efd2:	d102      	bne.n	efda <handle_output+0xea>
    efd4:	f04f 0300 	mov.w	r3, #0
    efd8:	e04b      	b.n	f072 <handle_output+0x182>
		ptr = strchr( s->filename, ISO_period );
    efda:	687b      	ldr	r3, [r7, #4]
    efdc:	f103 0382 	add.w	r3, r3, #130	; 0x82
    efe0:	4618      	mov	r0, r3
    efe2:	f04f 012e 	mov.w	r1, #46	; 0x2e
    efe6:	f005 fd51 	bl	14a8c <strchr>
    efea:	4603      	mov	r3, r0
    efec:	60bb      	str	r3, [r7, #8]
		if( ptr != NULL && strncmp(ptr, http_shtml, 6) == 0 )
    efee:	68bb      	ldr	r3, [r7, #8]
    eff0:	2b00      	cmp	r3, #0
    eff2:	d01e      	beq.n	f032 <handle_output+0x142>
    eff4:	68b8      	ldr	r0, [r7, #8]
    eff6:	f246 1170 	movw	r1, #24944	; 0x6170
    effa:	f2c0 0101 	movt	r1, #1
    effe:	f04f 0206 	mov.w	r2, #6
    f002:	f005 fe31 	bl	14c68 <strncmp>
    f006:	4603      	mov	r3, r0
    f008:	2b00      	cmp	r3, #0
    f00a:	d112      	bne.n	f032 <handle_output+0x142>
		{
			PT_INIT( &s->scriptpt );
    f00c:	687b      	ldr	r3, [r7, #4]
    f00e:	f04f 0200 	mov.w	r2, #0
    f012:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e
			PT_WAIT_THREAD( &s->outputpt, handle_script(s) );
    f016:	687b      	ldr	r3, [r7, #4]
    f018:	f240 1209 	movw	r2, #265	; 0x109
    f01c:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
    f020:	6878      	ldr	r0, [r7, #4]
    f022:	f7ff fcdf 	bl	e9e4 <handle_script>
    f026:	4603      	mov	r3, r0
    f028:	2b00      	cmp	r3, #0
    f02a:	d110      	bne.n	f04e <handle_output+0x15e>
    f02c:	f04f 0300 	mov.w	r3, #0
    f030:	e01f      	b.n	f072 <handle_output+0x182>
		}
		else
		{
			PT_WAIT_THREAD( &s->outputpt, send_file(s) );
    f032:	687b      	ldr	r3, [r7, #4]
    f034:	f240 120d 	movw	r2, #269	; 0x10d
    f038:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
    f03c:	6878      	ldr	r0, [r7, #4]
    f03e:	f7ff fc27 	bl	e890 <send_file>
    f042:	4603      	mov	r3, r0
    f044:	2b00      	cmp	r3, #0
    f046:	d103      	bne.n	f050 <handle_output+0x160>
    f048:	f04f 0300 	mov.w	r3, #0
    f04c:	e011      	b.n	f072 <handle_output+0x182>
	}
	else
	{
		PT_WAIT_THREAD( &s->outputpt, send_headers(s, http_header_200) );
		ptr = strchr( s->filename, ISO_period );
		if( ptr != NULL && strncmp(ptr, http_shtml, 6) == 0 )
    f04e:	bf00      	nop
		{
			PT_WAIT_THREAD( &s->outputpt, send_file(s) );
		}
	}

	PSOCK_CLOSE( &s->sout );
    f050:	f24a 73b8 	movw	r3, #42936	; 0xa7b8
    f054:	f2c2 0300 	movt	r3, #8192	; 0x2000
    f058:	f04f 0210 	mov.w	r2, #16
    f05c:	701a      	strb	r2, [r3, #0]
	PT_END( &s->outputpt );
    f05e:	f04f 0300 	mov.w	r3, #0
    f062:	73fb      	strb	r3, [r7, #15]
    f064:	687b      	ldr	r3, [r7, #4]
    f066:	f04f 0200 	mov.w	r2, #0
    f06a:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
    f06e:	f04f 0302 	mov.w	r3, #2
}
    f072:	4618      	mov	r0, r3
    f074:	f107 0710 	add.w	r7, r7, #16
    f078:	46bd      	mov	sp, r7
    f07a:	bd80      	pop	{r7, pc}

0000f07c <handle_input>:

/*---------------------------------------------------------------------------*/
static PT_THREAD( handle_input ( struct httpd_state *s ) )
{
    f07c:	b580      	push	{r7, lr}
    f07e:	b084      	sub	sp, #16
    f080:	af00      	add	r7, sp, #0
    f082:	6078      	str	r0, [r7, #4]
	PSOCK_BEGIN( &s->sin );
    f084:	f04f 0301 	mov.w	r3, #1
    f088:	73fb      	strb	r3, [r7, #15]
    f08a:	687b      	ldr	r3, [r7, #4]
    f08c:	889b      	ldrh	r3, [r3, #4]
    f08e:	f5b3 7f8d 	cmp.w	r3, #282	; 0x11a
    f092:	d012      	beq.n	f0ba <handle_input+0x3e>
    f094:	f5b3 7f8d 	cmp.w	r3, #282	; 0x11a
    f098:	dc02      	bgt.n	f0a0 <handle_input+0x24>
    f09a:	2b00      	cmp	r3, #0
    f09c:	d009      	beq.n	f0b2 <handle_input+0x36>
    f09e:	e0c7      	b.n	f230 <handle_input+0x1b4>
    f0a0:	f240 1221 	movw	r2, #289	; 0x121
    f0a4:	4293      	cmp	r3, r2
    f0a6:	d037      	beq.n	f118 <handle_input+0x9c>
    f0a8:	f5b3 7fa0 	cmp.w	r3, #320	; 0x140
    f0ac:	f000 8093 	beq.w	f1d6 <handle_input+0x15a>
    f0b0:	e0be      	b.n	f230 <handle_input+0x1b4>
	( void ) PT_YIELD_FLAG;
	PSOCK_READTO( &s->sin, ISO_space );
    f0b2:	687b      	ldr	r3, [r7, #4]
    f0b4:	f44f 728d 	mov.w	r2, #282	; 0x11a
    f0b8:	809a      	strh	r2, [r3, #4]
    f0ba:	687b      	ldr	r3, [r7, #4]
    f0bc:	f103 0304 	add.w	r3, r3, #4
    f0c0:	4618      	mov	r0, r3
    f0c2:	f04f 0120 	mov.w	r1, #32
    f0c6:	f7fb fec7 	bl	ae58 <psock_readto>
    f0ca:	4603      	mov	r3, r0
    f0cc:	2b00      	cmp	r3, #0
    f0ce:	d102      	bne.n	f0d6 <handle_input+0x5a>
    f0d0:	f04f 0300 	mov.w	r3, #0
    f0d4:	e0b5      	b.n	f242 <handle_input+0x1c6>

	if( strncmp(s->inputbuf, http_get, 4) != 0 )
    f0d6:	687b      	ldr	r3, [r7, #4]
    f0d8:	f103 0350 	add.w	r3, r3, #80	; 0x50
    f0dc:	4618      	mov	r0, r3
    f0de:	f645 7148 	movw	r1, #24392	; 0x5f48
    f0e2:	f2c0 0101 	movt	r1, #1
    f0e6:	f04f 0204 	mov.w	r2, #4
    f0ea:	f005 fdbd 	bl	14c68 <strncmp>
    f0ee:	4603      	mov	r3, r0
    f0f0:	2b00      	cmp	r3, #0
    f0f2:	d00d      	beq.n	f110 <handle_input+0x94>
	{
		PSOCK_CLOSE_EXIT( &s->sin );
    f0f4:	f24a 73b8 	movw	r3, #42936	; 0xa7b8
    f0f8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    f0fc:	f04f 0210 	mov.w	r2, #16
    f100:	701a      	strb	r2, [r3, #0]
    f102:	687b      	ldr	r3, [r7, #4]
    f104:	f04f 0200 	mov.w	r2, #0
    f108:	809a      	strh	r2, [r3, #4]
    f10a:	f04f 0301 	mov.w	r3, #1
    f10e:	e098      	b.n	f242 <handle_input+0x1c6>
	}

	PSOCK_READTO( &s->sin, ISO_space );
    f110:	687b      	ldr	r3, [r7, #4]
    f112:	f240 1221 	movw	r2, #289	; 0x121
    f116:	809a      	strh	r2, [r3, #4]
    f118:	687b      	ldr	r3, [r7, #4]
    f11a:	f103 0304 	add.w	r3, r3, #4
    f11e:	4618      	mov	r0, r3
    f120:	f04f 0120 	mov.w	r1, #32
    f124:	f7fb fe98 	bl	ae58 <psock_readto>
    f128:	4603      	mov	r3, r0
    f12a:	2b00      	cmp	r3, #0
    f12c:	d102      	bne.n	f134 <handle_input+0xb8>
    f12e:	f04f 0300 	mov.w	r3, #0
    f132:	e086      	b.n	f242 <handle_input+0x1c6>

	if( s->inputbuf[0] != ISO_slash )
    f134:	687b      	ldr	r3, [r7, #4]
    f136:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
    f13a:	2b2f      	cmp	r3, #47	; 0x2f
    f13c:	d00d      	beq.n	f15a <handle_input+0xde>
	{
		PSOCK_CLOSE_EXIT( &s->sin );
    f13e:	f24a 73b8 	movw	r3, #42936	; 0xa7b8
    f142:	f2c2 0300 	movt	r3, #8192	; 0x2000
    f146:	f04f 0210 	mov.w	r2, #16
    f14a:	701a      	strb	r2, [r3, #0]
    f14c:	687b      	ldr	r3, [r7, #4]
    f14e:	f04f 0200 	mov.w	r2, #0
    f152:	809a      	strh	r2, [r3, #4]
    f154:	f04f 0301 	mov.w	r3, #1
    f158:	e073      	b.n	f242 <handle_input+0x1c6>
	}

	if( s->inputbuf[1] == ISO_space )
    f15a:	687b      	ldr	r3, [r7, #4]
    f15c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
    f160:	2b20      	cmp	r3, #32
    f162:	d10c      	bne.n	f17e <handle_input+0x102>
	{
		strncpy( s->filename, http_index_html, sizeof(s->filename) );
    f164:	687b      	ldr	r3, [r7, #4]
    f166:	f103 0382 	add.w	r3, r3, #130	; 0x82
    f16a:	4618      	mov	r0, r3
    f16c:	f645 719c 	movw	r1, #24476	; 0x5f9c
    f170:	f2c0 0101 	movt	r1, #1
    f174:	f04f 0214 	mov.w	r2, #20
    f178:	f005 fdca 	bl	14d10 <strncpy>
    f17c:	e020      	b.n	f1c0 <handle_input+0x144>
	}
	else
	{
		s->inputbuf[PSOCK_DATALEN( &s->sin ) - 1] = 0;
    f17e:	687b      	ldr	r3, [r7, #4]
    f180:	f103 0304 	add.w	r3, r3, #4
    f184:	4618      	mov	r0, r3
    f186:	f7fb fe29 	bl	addc <psock_datalen>
    f18a:	4603      	mov	r3, r0
    f18c:	f103 32ff 	add.w	r2, r3, #4294967295
    f190:	687b      	ldr	r3, [r7, #4]
    f192:	4413      	add	r3, r2
    f194:	f04f 0200 	mov.w	r2, #0
    f198:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
		
		/* Process any form input being sent to the server. */
		#if UIP_CONF_PROCESS_HTTPD_FORMS == 1
		{
			extern void vApplicationProcessFormInput( char *pcInputString );
			vApplicationProcessFormInput( s->inputbuf );
    f19c:	687b      	ldr	r3, [r7, #4]
    f19e:	f103 0350 	add.w	r3, r3, #80	; 0x50
    f1a2:	4618      	mov	r0, r3
    f1a4:	f7f2 fa90 	bl	16c8 <vApplicationProcessFormInput>
		}
		#endif
		
		strncpy( s->filename, &s->inputbuf[0], sizeof(s->filename) );
    f1a8:	687b      	ldr	r3, [r7, #4]
    f1aa:	f103 0282 	add.w	r2, r3, #130	; 0x82
    f1ae:	687b      	ldr	r3, [r7, #4]
    f1b0:	f103 0350 	add.w	r3, r3, #80	; 0x50
    f1b4:	4610      	mov	r0, r2
    f1b6:	4619      	mov	r1, r3
    f1b8:	f04f 0214 	mov.w	r2, #20
    f1bc:	f005 fda8 	bl	14d10 <strncpy>
	}

	/*  httpd_log_file(uip_conn->ripaddr, s->filename);*/
	s->state = STATE_OUTPUT;
    f1c0:	687b      	ldr	r3, [r7, #4]
    f1c2:	f04f 0201 	mov.w	r2, #1
    f1c6:	f883 2096 	strb.w	r2, [r3, #150]	; 0x96
    f1ca:	e000      	b.n	f1ce <handle_input+0x152>
		{
			s->inputbuf[PSOCK_DATALEN( &s->sin ) - 2] = 0;

			/*      httpd_log(&s->inputbuf[9]);*/
		}
	}
    f1cc:	bf00      	nop
	/*  httpd_log_file(uip_conn->ripaddr, s->filename);*/
	s->state = STATE_OUTPUT;

	while( 1 )
	{
		PSOCK_READTO( &s->sin, ISO_nl );
    f1ce:	687b      	ldr	r3, [r7, #4]
    f1d0:	f44f 72a0 	mov.w	r2, #320	; 0x140
    f1d4:	809a      	strh	r2, [r3, #4]
    f1d6:	687b      	ldr	r3, [r7, #4]
    f1d8:	f103 0304 	add.w	r3, r3, #4
    f1dc:	4618      	mov	r0, r3
    f1de:	f04f 010a 	mov.w	r1, #10
    f1e2:	f7fb fe39 	bl	ae58 <psock_readto>
    f1e6:	4603      	mov	r3, r0
    f1e8:	2b00      	cmp	r3, #0
    f1ea:	d102      	bne.n	f1f2 <handle_input+0x176>
    f1ec:	f04f 0300 	mov.w	r3, #0
    f1f0:	e027      	b.n	f242 <handle_input+0x1c6>

		if( strncmp(s->inputbuf, http_referer, 8) == 0 )
    f1f2:	687b      	ldr	r3, [r7, #4]
    f1f4:	f103 0350 	add.w	r3, r3, #80	; 0x50
    f1f8:	4618      	mov	r0, r3
    f1fa:	f645 71b4 	movw	r1, #24500	; 0x5fb4
    f1fe:	f2c0 0101 	movt	r1, #1
    f202:	f04f 0208 	mov.w	r2, #8
    f206:	f005 fd2f 	bl	14c68 <strncmp>
    f20a:	4603      	mov	r3, r0
    f20c:	2b00      	cmp	r3, #0
    f20e:	d1dd      	bne.n	f1cc <handle_input+0x150>
		{
			s->inputbuf[PSOCK_DATALEN( &s->sin ) - 2] = 0;
    f210:	687b      	ldr	r3, [r7, #4]
    f212:	f103 0304 	add.w	r3, r3, #4
    f216:	4618      	mov	r0, r3
    f218:	f7fb fde0 	bl	addc <psock_datalen>
    f21c:	4603      	mov	r3, r0
    f21e:	f1a3 0202 	sub.w	r2, r3, #2
    f222:	687b      	ldr	r3, [r7, #4]
    f224:	4413      	add	r3, r2
    f226:	f04f 0200 	mov.w	r2, #0
    f22a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

			/*      httpd_log(&s->inputbuf[9]);*/
		}
	}
    f22e:	e7ce      	b.n	f1ce <handle_input+0x152>

	PSOCK_END( &s->sin );
    f230:	f04f 0300 	mov.w	r3, #0
    f234:	73fb      	strb	r3, [r7, #15]
    f236:	687b      	ldr	r3, [r7, #4]
    f238:	f04f 0200 	mov.w	r2, #0
    f23c:	809a      	strh	r2, [r3, #4]
    f23e:	f04f 0302 	mov.w	r3, #2
}
    f242:	4618      	mov	r0, r3
    f244:	f107 0710 	add.w	r7, r7, #16
    f248:	46bd      	mov	sp, r7
    f24a:	bd80      	pop	{r7, pc}

0000f24c <handle_connection>:

/*---------------------------------------------------------------------------*/
static void handle_connection( struct httpd_state *s )
{
    f24c:	b580      	push	{r7, lr}
    f24e:	b082      	sub	sp, #8
    f250:	af00      	add	r7, sp, #0
    f252:	6078      	str	r0, [r7, #4]
	handle_input( s );
    f254:	6878      	ldr	r0, [r7, #4]
    f256:	f7ff ff11 	bl	f07c <handle_input>
	if( s->state == STATE_OUTPUT )
    f25a:	687b      	ldr	r3, [r7, #4]
    f25c:	f893 3096 	ldrb.w	r3, [r3, #150]	; 0x96
    f260:	2b01      	cmp	r3, #1
    f262:	d102      	bne.n	f26a <handle_connection+0x1e>
	{
		handle_output( s );
    f264:	6878      	ldr	r0, [r7, #4]
    f266:	f7ff fe43 	bl	eef0 <handle_output>
	}
}
    f26a:	f107 0708 	add.w	r7, r7, #8
    f26e:	46bd      	mov	sp, r7
    f270:	bd80      	pop	{r7, pc}
    f272:	bf00      	nop

0000f274 <httpd_appcall>:

/*---------------------------------------------------------------------------*/
void httpd_appcall( void )
{
    f274:	b580      	push	{r7, lr}
    f276:	b082      	sub	sp, #8
    f278:	af00      	add	r7, sp, #0
	struct httpd_state	*s = ( struct httpd_state * ) &( uip_conn->appstate );
    f27a:	f24a 73c0 	movw	r3, #42944	; 0xa7c0
    f27e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    f282:	681b      	ldr	r3, [r3, #0]
    f284:	f103 031c 	add.w	r3, r3, #28
    f288:	607b      	str	r3, [r7, #4]

	if( uip_closed() || uip_aborted() || uip_timedout() )
    f28a:	f24a 73b8 	movw	r3, #42936	; 0xa7b8
    f28e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    f292:	781b      	ldrb	r3, [r3, #0]
    f294:	f003 0310 	and.w	r3, r3, #16
    f298:	2b00      	cmp	r3, #0
    f29a:	d173      	bne.n	f384 <httpd_appcall+0x110>
    f29c:	f24a 73b8 	movw	r3, #42936	; 0xa7b8
    f2a0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    f2a4:	781b      	ldrb	r3, [r3, #0]
    f2a6:	f003 0320 	and.w	r3, r3, #32
    f2aa:	2b00      	cmp	r3, #0
    f2ac:	d16a      	bne.n	f384 <httpd_appcall+0x110>
    f2ae:	f24a 73b8 	movw	r3, #42936	; 0xa7b8
    f2b2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    f2b6:	781b      	ldrb	r3, [r3, #0]
    f2b8:	b25b      	sxtb	r3, r3
    f2ba:	2b00      	cmp	r3, #0
    f2bc:	db62      	blt.n	f384 <httpd_appcall+0x110>
	{
	}
	else if( uip_connected() )
    f2be:	f24a 73b8 	movw	r3, #42936	; 0xa7b8
    f2c2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    f2c6:	781b      	ldrb	r3, [r3, #0]
    f2c8:	f003 0340 	and.w	r3, r3, #64	; 0x40
    f2cc:	2b00      	cmp	r3, #0
    f2ce:	d029      	beq.n	f324 <httpd_appcall+0xb0>
	{
		PSOCK_INIT( &s->sin, s->inputbuf, sizeof(s->inputbuf) - 1 );
    f2d0:	687b      	ldr	r3, [r7, #4]
    f2d2:	f103 0204 	add.w	r2, r3, #4
    f2d6:	687b      	ldr	r3, [r7, #4]
    f2d8:	f103 0350 	add.w	r3, r3, #80	; 0x50
    f2dc:	4610      	mov	r0, r2
    f2de:	4619      	mov	r1, r3
    f2e0:	f04f 0231 	mov.w	r2, #49	; 0x31
    f2e4:	f7fb fe7e 	bl	afe4 <psock_init>
		PSOCK_INIT( &s->sout, s->inputbuf, sizeof(s->inputbuf) - 1 );
    f2e8:	687b      	ldr	r3, [r7, #4]
    f2ea:	f103 0228 	add.w	r2, r3, #40	; 0x28
    f2ee:	687b      	ldr	r3, [r7, #4]
    f2f0:	f103 0350 	add.w	r3, r3, #80	; 0x50
    f2f4:	4610      	mov	r0, r2
    f2f6:	4619      	mov	r1, r3
    f2f8:	f04f 0231 	mov.w	r2, #49	; 0x31
    f2fc:	f7fb fe72 	bl	afe4 <psock_init>
		PT_INIT( &s->outputpt );
    f300:	687b      	ldr	r3, [r7, #4]
    f302:	f04f 0200 	mov.w	r2, #0
    f306:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
		s->state = STATE_WAITING;
    f30a:	687b      	ldr	r3, [r7, #4]
    f30c:	f04f 0200 	mov.w	r2, #0
    f310:	f883 2096 	strb.w	r2, [r3, #150]	; 0x96

		/*    timer_set(&s->timer, CLOCK_SECOND * 100);*/
		s->timer = 0;
    f314:	687b      	ldr	r3, [r7, #4]
    f316:	f04f 0200 	mov.w	r2, #0
    f31a:	701a      	strb	r2, [r3, #0]
		handle_connection( s );
    f31c:	6878      	ldr	r0, [r7, #4]
    f31e:	f7ff ff95 	bl	f24c <handle_connection>
    f322:	e02f      	b.n	f384 <httpd_appcall+0x110>
	}
	else if( s != NULL )
    f324:	687b      	ldr	r3, [r7, #4]
    f326:	2b00      	cmp	r3, #0
    f328:	d025      	beq.n	f376 <httpd_appcall+0x102>
	{
		if( uip_poll() )
    f32a:	f24a 73b8 	movw	r3, #42936	; 0xa7b8
    f32e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    f332:	781b      	ldrb	r3, [r3, #0]
    f334:	f003 0308 	and.w	r3, r3, #8
    f338:	2b00      	cmp	r3, #0
    f33a:	d012      	beq.n	f362 <httpd_appcall+0xee>
		{
			++s->timer;
    f33c:	687b      	ldr	r3, [r7, #4]
    f33e:	781b      	ldrb	r3, [r3, #0]
    f340:	f103 0301 	add.w	r3, r3, #1
    f344:	b2da      	uxtb	r2, r3
    f346:	687b      	ldr	r3, [r7, #4]
    f348:	701a      	strb	r2, [r3, #0]
			if( s->timer >= 20 )
    f34a:	687b      	ldr	r3, [r7, #4]
    f34c:	781b      	ldrb	r3, [r3, #0]
    f34e:	2b13      	cmp	r3, #19
    f350:	d90c      	bls.n	f36c <httpd_appcall+0xf8>
			{
				uip_abort();
    f352:	f24a 73b8 	movw	r3, #42936	; 0xa7b8
    f356:	f2c2 0300 	movt	r3, #8192	; 0x2000
    f35a:	f04f 0220 	mov.w	r2, #32
    f35e:	701a      	strb	r2, [r3, #0]
    f360:	e005      	b.n	f36e <httpd_appcall+0xfa>
			}
		}
		else
		{
			s->timer = 0;
    f362:	687b      	ldr	r3, [r7, #4]
    f364:	f04f 0200 	mov.w	r2, #0
    f368:	701a      	strb	r2, [r3, #0]
    f36a:	e000      	b.n	f36e <httpd_appcall+0xfa>
		if( uip_poll() )
		{
			++s->timer;
			if( s->timer >= 20 )
			{
				uip_abort();
    f36c:	bf00      	nop
		else
		{
			s->timer = 0;
		}

		handle_connection( s );
    f36e:	6878      	ldr	r0, [r7, #4]
    f370:	f7ff ff6c 	bl	f24c <handle_connection>
    f374:	e006      	b.n	f384 <httpd_appcall+0x110>
	}
	else
	{
		uip_abort();
    f376:	f24a 73b8 	movw	r3, #42936	; 0xa7b8
    f37a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    f37e:	f04f 0220 	mov.w	r2, #32
    f382:	701a      	strb	r2, [r3, #0]
	}
}
    f384:	f107 0708 	add.w	r7, r7, #8
    f388:	46bd      	mov	sp, r7
    f38a:	bd80      	pop	{r7, pc}

0000f38c <httpd_init>:
 *
 *             This function initializes the web server and should be
 *             called at system boot-up.
 */
void httpd_init( void )
{
    f38c:	b580      	push	{r7, lr}
    f38e:	af00      	add	r7, sp, #0
	uip_listen( HTONS(80) );
    f390:	f44f 40a0 	mov.w	r0, #20480	; 0x5000
    f394:	f7fc f9e4 	bl	b760 <uip_listen>
}
    f398:	bd80      	pop	{r7, pc}
    f39a:	bf00      	nop

0000f39c <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
    f39c:	b480      	push	{r7}
    f39e:	b083      	sub	sp, #12
    f3a0:	af00      	add	r7, sp, #0
    f3a2:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
    f3a4:	687b      	ldr	r3, [r7, #4]
    f3a6:	f103 0308 	add.w	r3, r3, #8
    f3aa:	461a      	mov	r2, r3
    f3ac:	687b      	ldr	r3, [r7, #4]
    f3ae:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
    f3b0:	687b      	ldr	r3, [r7, #4]
    f3b2:	f04f 32ff 	mov.w	r2, #4294967295
    f3b6:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
    f3b8:	687b      	ldr	r3, [r7, #4]
    f3ba:	f103 0308 	add.w	r3, r3, #8
    f3be:	461a      	mov	r2, r3
    f3c0:	687b      	ldr	r3, [r7, #4]
    f3c2:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
    f3c4:	687b      	ldr	r3, [r7, #4]
    f3c6:	f103 0308 	add.w	r3, r3, #8
    f3ca:	461a      	mov	r2, r3
    f3cc:	687b      	ldr	r3, [r7, #4]
    f3ce:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
    f3d0:	687b      	ldr	r3, [r7, #4]
    f3d2:	f04f 0200 	mov.w	r2, #0
    f3d6:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
    f3d8:	f107 070c 	add.w	r7, r7, #12
    f3dc:	46bd      	mov	sp, r7
    f3de:	bc80      	pop	{r7}
    f3e0:	4770      	bx	lr
    f3e2:	bf00      	nop

0000f3e4 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
    f3e4:	b480      	push	{r7}
    f3e6:	b083      	sub	sp, #12
    f3e8:	af00      	add	r7, sp, #0
    f3ea:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
    f3ec:	687b      	ldr	r3, [r7, #4]
    f3ee:	f04f 0200 	mov.w	r2, #0
    f3f2:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
    f3f4:	f107 070c 	add.w	r7, r7, #12
    f3f8:	46bd      	mov	sp, r7
    f3fa:	bc80      	pop	{r7}
    f3fc:	4770      	bx	lr
    f3fe:	bf00      	nop

0000f400 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
    f400:	b480      	push	{r7}
    f402:	b085      	sub	sp, #20
    f404:	af00      	add	r7, sp, #0
    f406:	6078      	str	r0, [r7, #4]
    f408:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
    f40a:	687b      	ldr	r3, [r7, #4]
    f40c:	685b      	ldr	r3, [r3, #4]
    f40e:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
    f410:	683b      	ldr	r3, [r7, #0]
    f412:	68fa      	ldr	r2, [r7, #12]
    f414:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
    f416:	68fb      	ldr	r3, [r7, #12]
    f418:	689a      	ldr	r2, [r3, #8]
    f41a:	683b      	ldr	r3, [r7, #0]
    f41c:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
    f41e:	68fb      	ldr	r3, [r7, #12]
    f420:	689b      	ldr	r3, [r3, #8]
    f422:	683a      	ldr	r2, [r7, #0]
    f424:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
    f426:	68fb      	ldr	r3, [r7, #12]
    f428:	683a      	ldr	r2, [r7, #0]
    f42a:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
    f42c:	683b      	ldr	r3, [r7, #0]
    f42e:	687a      	ldr	r2, [r7, #4]
    f430:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
    f432:	687b      	ldr	r3, [r7, #4]
    f434:	681b      	ldr	r3, [r3, #0]
    f436:	f103 0201 	add.w	r2, r3, #1
    f43a:	687b      	ldr	r3, [r7, #4]
    f43c:	601a      	str	r2, [r3, #0]
}
    f43e:	f107 0714 	add.w	r7, r7, #20
    f442:	46bd      	mov	sp, r7
    f444:	bc80      	pop	{r7}
    f446:	4770      	bx	lr

0000f448 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
    f448:	b480      	push	{r7}
    f44a:	b085      	sub	sp, #20
    f44c:	af00      	add	r7, sp, #0
    f44e:	6078      	str	r0, [r7, #4]
    f450:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
    f452:	683b      	ldr	r3, [r7, #0]
    f454:	681b      	ldr	r3, [r3, #0]
    f456:	60fb      	str	r3, [r7, #12]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
    f458:	68fb      	ldr	r3, [r7, #12]
    f45a:	f1b3 3fff 	cmp.w	r3, #4294967295
    f45e:	d103      	bne.n	f468 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
    f460:	687b      	ldr	r3, [r7, #4]
    f462:	691b      	ldr	r3, [r3, #16]
    f464:	60bb      	str	r3, [r7, #8]
    f466:	e00d      	b.n	f484 <vListInsert+0x3c>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
    f468:	687b      	ldr	r3, [r7, #4]
    f46a:	f103 0308 	add.w	r3, r3, #8
    f46e:	60bb      	str	r3, [r7, #8]
    f470:	e002      	b.n	f478 <vListInsert+0x30>
    f472:	68bb      	ldr	r3, [r7, #8]
    f474:	685b      	ldr	r3, [r3, #4]
    f476:	60bb      	str	r3, [r7, #8]
    f478:	68bb      	ldr	r3, [r7, #8]
    f47a:	685b      	ldr	r3, [r3, #4]
    f47c:	681a      	ldr	r2, [r3, #0]
    f47e:	68fb      	ldr	r3, [r7, #12]
    f480:	429a      	cmp	r2, r3
    f482:	d9f6      	bls.n	f472 <vListInsert+0x2a>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
    f484:	68bb      	ldr	r3, [r7, #8]
    f486:	685a      	ldr	r2, [r3, #4]
    f488:	683b      	ldr	r3, [r7, #0]
    f48a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
    f48c:	683b      	ldr	r3, [r7, #0]
    f48e:	685b      	ldr	r3, [r3, #4]
    f490:	683a      	ldr	r2, [r7, #0]
    f492:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
    f494:	683b      	ldr	r3, [r7, #0]
    f496:	68ba      	ldr	r2, [r7, #8]
    f498:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
    f49a:	68bb      	ldr	r3, [r7, #8]
    f49c:	683a      	ldr	r2, [r7, #0]
    f49e:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
    f4a0:	683b      	ldr	r3, [r7, #0]
    f4a2:	687a      	ldr	r2, [r7, #4]
    f4a4:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
    f4a6:	687b      	ldr	r3, [r7, #4]
    f4a8:	681b      	ldr	r3, [r3, #0]
    f4aa:	f103 0201 	add.w	r2, r3, #1
    f4ae:	687b      	ldr	r3, [r7, #4]
    f4b0:	601a      	str	r2, [r3, #0]
}
    f4b2:	f107 0714 	add.w	r7, r7, #20
    f4b6:	46bd      	mov	sp, r7
    f4b8:	bc80      	pop	{r7}
    f4ba:	4770      	bx	lr

0000f4bc <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
    f4bc:	b480      	push	{r7}
    f4be:	b085      	sub	sp, #20
    f4c0:	af00      	add	r7, sp, #0
    f4c2:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
    f4c4:	687b      	ldr	r3, [r7, #4]
    f4c6:	691b      	ldr	r3, [r3, #16]
    f4c8:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
    f4ca:	687b      	ldr	r3, [r7, #4]
    f4cc:	685b      	ldr	r3, [r3, #4]
    f4ce:	687a      	ldr	r2, [r7, #4]
    f4d0:	6892      	ldr	r2, [r2, #8]
    f4d2:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
    f4d4:	687b      	ldr	r3, [r7, #4]
    f4d6:	689b      	ldr	r3, [r3, #8]
    f4d8:	687a      	ldr	r2, [r7, #4]
    f4da:	6852      	ldr	r2, [r2, #4]
    f4dc:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
    f4de:	68fb      	ldr	r3, [r7, #12]
    f4e0:	685a      	ldr	r2, [r3, #4]
    f4e2:	687b      	ldr	r3, [r7, #4]
    f4e4:	429a      	cmp	r2, r3
    f4e6:	d103      	bne.n	f4f0 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
    f4e8:	687b      	ldr	r3, [r7, #4]
    f4ea:	689a      	ldr	r2, [r3, #8]
    f4ec:	68fb      	ldr	r3, [r7, #12]
    f4ee:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
    f4f0:	687b      	ldr	r3, [r7, #4]
    f4f2:	f04f 0200 	mov.w	r2, #0
    f4f6:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
    f4f8:	68fb      	ldr	r3, [r7, #12]
    f4fa:	681b      	ldr	r3, [r3, #0]
    f4fc:	f103 32ff 	add.w	r2, r3, #4294967295
    f500:	68fb      	ldr	r3, [r7, #12]
    f502:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
    f504:	68fb      	ldr	r3, [r7, #12]
    f506:	681b      	ldr	r3, [r3, #0]
}
    f508:	4618      	mov	r0, r3
    f50a:	f107 0714 	add.w	r7, r7, #20
    f50e:	46bd      	mov	sp, r7
    f510:	bc80      	pop	{r7}
    f512:	4770      	bx	lr

0000f514 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
    f514:	b580      	push	{r7, lr}
    f516:	b084      	sub	sp, #16
    f518:	af00      	add	r7, sp, #0
    f51a:	6078      	str	r0, [r7, #4]
    f51c:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
    f51e:	687b      	ldr	r3, [r7, #4]
    f520:	60bb      	str	r3, [r7, #8]

	configASSERT( pxQueue );
    f522:	68bb      	ldr	r3, [r7, #8]
    f524:	2b00      	cmp	r3, #0
    f526:	d109      	bne.n	f53c <xQueueGenericReset+0x28>
    f528:	f04f 0328 	mov.w	r3, #40	; 0x28
    f52c:	f383 8811 	msr	BASEPRI, r3
    f530:	f3bf 8f6f 	isb	sy
    f534:	f3bf 8f4f 	dsb	sy
    f538:	60fb      	str	r3, [r7, #12]
    f53a:	e7fe      	b.n	f53a <xQueueGenericReset+0x26>

	taskENTER_CRITICAL();
    f53c:	f004 fffc 	bl	14538 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
    f540:	68bb      	ldr	r3, [r7, #8]
    f542:	681a      	ldr	r2, [r3, #0]
    f544:	68bb      	ldr	r3, [r7, #8]
    f546:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
    f548:	68b9      	ldr	r1, [r7, #8]
    f54a:	6c09      	ldr	r1, [r1, #64]	; 0x40
    f54c:	fb01 f303 	mul.w	r3, r1, r3
    f550:	441a      	add	r2, r3
    f552:	68bb      	ldr	r3, [r7, #8]
    f554:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
    f556:	68bb      	ldr	r3, [r7, #8]
    f558:	f04f 0200 	mov.w	r2, #0
    f55c:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
    f55e:	68bb      	ldr	r3, [r7, #8]
    f560:	681a      	ldr	r2, [r3, #0]
    f562:	68bb      	ldr	r3, [r7, #8]
    f564:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
    f566:	68bb      	ldr	r3, [r7, #8]
    f568:	681a      	ldr	r2, [r3, #0]
    f56a:	68bb      	ldr	r3, [r7, #8]
    f56c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
    f56e:	f103 33ff 	add.w	r3, r3, #4294967295
    f572:	68b9      	ldr	r1, [r7, #8]
    f574:	6c09      	ldr	r1, [r1, #64]	; 0x40
    f576:	fb01 f303 	mul.w	r3, r1, r3
    f57a:	441a      	add	r2, r3
    f57c:	68bb      	ldr	r3, [r7, #8]
    f57e:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
    f580:	68bb      	ldr	r3, [r7, #8]
    f582:	f04f 32ff 	mov.w	r2, #4294967295
    f586:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
    f58a:	68bb      	ldr	r3, [r7, #8]
    f58c:	f04f 32ff 	mov.w	r2, #4294967295
    f590:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
    f594:	683b      	ldr	r3, [r7, #0]
    f596:	2b00      	cmp	r3, #0
    f598:	d118      	bne.n	f5cc <xQueueGenericReset+0xb8>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
    f59a:	68bb      	ldr	r3, [r7, #8]
    f59c:	691b      	ldr	r3, [r3, #16]
    f59e:	2b00      	cmp	r3, #0
    f5a0:	d021      	beq.n	f5e6 <xQueueGenericReset+0xd2>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
    f5a2:	68bb      	ldr	r3, [r7, #8]
    f5a4:	f103 0310 	add.w	r3, r3, #16
    f5a8:	4618      	mov	r0, r3
    f5aa:	f002 fd37 	bl	1201c <xTaskRemoveFromEventList>
    f5ae:	4603      	mov	r3, r0
    f5b0:	2b00      	cmp	r3, #0
    f5b2:	d01a      	beq.n	f5ea <xQueueGenericReset+0xd6>
				{
					queueYIELD_IF_USING_PREEMPTION();
    f5b4:	f64e 5304 	movw	r3, #60676	; 0xed04
    f5b8:	f2ce 0300 	movt	r3, #57344	; 0xe000
    f5bc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
    f5c0:	601a      	str	r2, [r3, #0]
    f5c2:	f3bf 8f4f 	dsb	sy
    f5c6:	f3bf 8f6f 	isb	sy
    f5ca:	e00f      	b.n	f5ec <xQueueGenericReset+0xd8>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
    f5cc:	68bb      	ldr	r3, [r7, #8]
    f5ce:	f103 0310 	add.w	r3, r3, #16
    f5d2:	4618      	mov	r0, r3
    f5d4:	f7ff fee2 	bl	f39c <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
    f5d8:	68bb      	ldr	r3, [r7, #8]
    f5da:	f103 0324 	add.w	r3, r3, #36	; 0x24
    f5de:	4618      	mov	r0, r3
    f5e0:	f7ff fedc 	bl	f39c <vListInitialise>
    f5e4:	e002      	b.n	f5ec <xQueueGenericReset+0xd8>
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
				{
					queueYIELD_IF_USING_PREEMPTION();
    f5e6:	bf00      	nop
    f5e8:	e000      	b.n	f5ec <xQueueGenericReset+0xd8>
    f5ea:	bf00      	nop
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
		}
	}
	taskEXIT_CRITICAL();
    f5ec:	f004 ffdc 	bl	145a8 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
    f5f0:	f04f 0301 	mov.w	r3, #1
}
    f5f4:	4618      	mov	r0, r3
    f5f6:	f107 0710 	add.w	r7, r7, #16
    f5fa:	46bd      	mov	sp, r7
    f5fc:	bd80      	pop	{r7, pc}
    f5fe:	bf00      	nop

0000f600 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
    f600:	b580      	push	{r7, lr}
    f602:	b08a      	sub	sp, #40	; 0x28
    f604:	af02      	add	r7, sp, #8
    f606:	60f8      	str	r0, [r7, #12]
    f608:	60b9      	str	r1, [r7, #8]
    f60a:	4613      	mov	r3, r2
    f60c:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
    f60e:	68fb      	ldr	r3, [r7, #12]
    f610:	2b00      	cmp	r3, #0
    f612:	d109      	bne.n	f628 <xQueueGenericCreate+0x28>
    f614:	f04f 0328 	mov.w	r3, #40	; 0x28
    f618:	f383 8811 	msr	BASEPRI, r3
    f61c:	f3bf 8f6f 	isb	sy
    f620:	f3bf 8f4f 	dsb	sy
    f624:	61fb      	str	r3, [r7, #28]
    f626:	e7fe      	b.n	f626 <xQueueGenericCreate+0x26>

		if( uxItemSize == ( UBaseType_t ) 0 )
    f628:	68bb      	ldr	r3, [r7, #8]
    f62a:	2b00      	cmp	r3, #0
    f62c:	d103      	bne.n	f636 <xQueueGenericCreate+0x36>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
    f62e:	f04f 0300 	mov.w	r3, #0
    f632:	617b      	str	r3, [r7, #20]
    f634:	e004      	b.n	f640 <xQueueGenericCreate+0x40>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
    f636:	68fb      	ldr	r3, [r7, #12]
    f638:	68ba      	ldr	r2, [r7, #8]
    f63a:	fb02 f303 	mul.w	r3, r2, r3
    f63e:	617b      	str	r3, [r7, #20]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
    f640:	697b      	ldr	r3, [r7, #20]
    f642:	f103 0350 	add.w	r3, r3, #80	; 0x50
    f646:	4618      	mov	r0, r3
    f648:	f004 fcfa 	bl	14040 <pvPortMalloc>
    f64c:	4603      	mov	r3, r0
    f64e:	613b      	str	r3, [r7, #16]

		if( pxNewQueue != NULL )
    f650:	693b      	ldr	r3, [r7, #16]
    f652:	2b00      	cmp	r3, #0
    f654:	d00d      	beq.n	f672 <xQueueGenericCreate+0x72>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
    f656:	693b      	ldr	r3, [r7, #16]
    f658:	61bb      	str	r3, [r7, #24]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
    f65a:	69bb      	ldr	r3, [r7, #24]
    f65c:	f103 0350 	add.w	r3, r3, #80	; 0x50
    f660:	61bb      	str	r3, [r7, #24]
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
    f662:	79fb      	ldrb	r3, [r7, #7]
    f664:	693a      	ldr	r2, [r7, #16]
    f666:	9200      	str	r2, [sp, #0]
    f668:	68f8      	ldr	r0, [r7, #12]
    f66a:	68b9      	ldr	r1, [r7, #8]
    f66c:	69ba      	ldr	r2, [r7, #24]
    f66e:	f000 f807 	bl	f680 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
    f672:	693b      	ldr	r3, [r7, #16]
	}
    f674:	4618      	mov	r0, r3
    f676:	f107 0720 	add.w	r7, r7, #32
    f67a:	46bd      	mov	sp, r7
    f67c:	bd80      	pop	{r7, pc}
    f67e:	bf00      	nop

0000f680 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
    f680:	b580      	push	{r7, lr}
    f682:	b084      	sub	sp, #16
    f684:	af00      	add	r7, sp, #0
    f686:	60f8      	str	r0, [r7, #12]
    f688:	60b9      	str	r1, [r7, #8]
    f68a:	607a      	str	r2, [r7, #4]
    f68c:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
    f68e:	68bb      	ldr	r3, [r7, #8]
    f690:	2b00      	cmp	r3, #0
    f692:	d103      	bne.n	f69c <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
    f694:	69ba      	ldr	r2, [r7, #24]
    f696:	69bb      	ldr	r3, [r7, #24]
    f698:	601a      	str	r2, [r3, #0]
    f69a:	e002      	b.n	f6a2 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
    f69c:	687a      	ldr	r2, [r7, #4]
    f69e:	69bb      	ldr	r3, [r7, #24]
    f6a0:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
    f6a2:	69bb      	ldr	r3, [r7, #24]
    f6a4:	68fa      	ldr	r2, [r7, #12]
    f6a6:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
    f6a8:	69bb      	ldr	r3, [r7, #24]
    f6aa:	68ba      	ldr	r2, [r7, #8]
    f6ac:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
    f6ae:	69b8      	ldr	r0, [r7, #24]
    f6b0:	f04f 0101 	mov.w	r1, #1
    f6b4:	f7ff ff2e 	bl	f514 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
    f6b8:	69bb      	ldr	r3, [r7, #24]
    f6ba:	78fa      	ldrb	r2, [r7, #3]
    f6bc:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
    f6c0:	f107 0710 	add.w	r7, r7, #16
    f6c4:	46bd      	mov	sp, r7
    f6c6:	bd80      	pop	{r7, pc}

0000f6c8 <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
    f6c8:	b580      	push	{r7, lr}
    f6ca:	b082      	sub	sp, #8
    f6cc:	af00      	add	r7, sp, #0
    f6ce:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
    f6d0:	687b      	ldr	r3, [r7, #4]
    f6d2:	2b00      	cmp	r3, #0
    f6d4:	d014      	beq.n	f700 <prvInitialiseMutex+0x38>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
    f6d6:	687b      	ldr	r3, [r7, #4]
    f6d8:	f04f 0200 	mov.w	r2, #0
    f6dc:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
    f6de:	687b      	ldr	r3, [r7, #4]
    f6e0:	f04f 0200 	mov.w	r2, #0
    f6e4:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
    f6e6:	687b      	ldr	r3, [r7, #4]
    f6e8:	f04f 0200 	mov.w	r2, #0
    f6ec:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
    f6ee:	6878      	ldr	r0, [r7, #4]
    f6f0:	f04f 0100 	mov.w	r1, #0
    f6f4:	f04f 0200 	mov.w	r2, #0
    f6f8:	f04f 0300 	mov.w	r3, #0
    f6fc:	f000 f894 	bl	f828 <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
    f700:	f107 0708 	add.w	r7, r7, #8
    f704:	46bd      	mov	sp, r7
    f706:	bd80      	pop	{r7, pc}

0000f708 <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
    f708:	b580      	push	{r7, lr}
    f70a:	b086      	sub	sp, #24
    f70c:	af00      	add	r7, sp, #0
    f70e:	4603      	mov	r3, r0
    f710:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
    f712:	f04f 0301 	mov.w	r3, #1
    f716:	613b      	str	r3, [r7, #16]
    f718:	f04f 0300 	mov.w	r3, #0
    f71c:	617b      	str	r3, [r7, #20]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
    f71e:	79fb      	ldrb	r3, [r7, #7]
    f720:	6938      	ldr	r0, [r7, #16]
    f722:	6979      	ldr	r1, [r7, #20]
    f724:	461a      	mov	r2, r3
    f726:	f7ff ff6b 	bl	f600 <xQueueGenericCreate>
    f72a:	4603      	mov	r3, r0
    f72c:	60fb      	str	r3, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
    f72e:	68f8      	ldr	r0, [r7, #12]
    f730:	f7ff ffca 	bl	f6c8 <prvInitialiseMutex>

		return xNewQueue;
    f734:	68fb      	ldr	r3, [r7, #12]
	}
    f736:	4618      	mov	r0, r3
    f738:	f107 0718 	add.w	r7, r7, #24
    f73c:	46bd      	mov	sp, r7
    f73e:	bd80      	pop	{r7, pc}

0000f740 <xQueueGiveMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueGiveMutexRecursive( QueueHandle_t xMutex )
	{
    f740:	b590      	push	{r4, r7, lr}
    f742:	b087      	sub	sp, #28
    f744:	af00      	add	r7, sp, #0
    f746:	6078      	str	r0, [r7, #4]
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
    f748:	687b      	ldr	r3, [r7, #4]
    f74a:	613b      	str	r3, [r7, #16]

		configASSERT( pxMutex );
    f74c:	693b      	ldr	r3, [r7, #16]
    f74e:	2b00      	cmp	r3, #0
    f750:	d109      	bne.n	f766 <xQueueGiveMutexRecursive+0x26>
    f752:	f04f 0328 	mov.w	r3, #40	; 0x28
    f756:	f383 8811 	msr	BASEPRI, r3
    f75a:	f3bf 8f6f 	isb	sy
    f75e:	f3bf 8f4f 	dsb	sy
    f762:	617b      	str	r3, [r7, #20]
    f764:	e7fe      	b.n	f764 <xQueueGiveMutexRecursive+0x24>
		change outside of this task.  If this task does not hold the mutex then
		pxMutexHolder can never coincidentally equal the tasks handle, and as
		this is the only condition we are interested in it does not matter if
		pxMutexHolder is accessed simultaneously by another task.  Therefore no
		mutual exclusion is required to test the pxMutexHolder variable. */
		if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
    f766:	693b      	ldr	r3, [r7, #16]
    f768:	689c      	ldr	r4, [r3, #8]
    f76a:	f002 ffed 	bl	12748 <xTaskGetCurrentTaskHandle>
    f76e:	4603      	mov	r3, r0
    f770:	429c      	cmp	r4, r3
    f772:	d116      	bne.n	f7a2 <xQueueGiveMutexRecursive+0x62>
			/* uxRecursiveCallCount cannot be zero if xMutexHolder is equal to
			the task handle, therefore no underflow check is required.  Also,
			uxRecursiveCallCount is only modified by the mutex holder, and as
			there can only be one, no mutual exclusion is required to modify the
			uxRecursiveCallCount member. */
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )--;
    f774:	693b      	ldr	r3, [r7, #16]
    f776:	68db      	ldr	r3, [r3, #12]
    f778:	f103 32ff 	add.w	r2, r3, #4294967295
    f77c:	693b      	ldr	r3, [r7, #16]
    f77e:	60da      	str	r2, [r3, #12]

			/* Has the recursive call count unwound to 0? */
			if( pxMutex->u.xSemaphore.uxRecursiveCallCount == ( UBaseType_t ) 0 )
    f780:	693b      	ldr	r3, [r7, #16]
    f782:	68db      	ldr	r3, [r3, #12]
    f784:	2b00      	cmp	r3, #0
    f786:	d108      	bne.n	f79a <xQueueGiveMutexRecursive+0x5a>
			{
				/* Return the mutex.  This will automatically unblock any other
				task that might be waiting to access the mutex. */
				( void ) xQueueGenericSend( pxMutex, NULL, queueMUTEX_GIVE_BLOCK_TIME, queueSEND_TO_BACK );
    f788:	6938      	ldr	r0, [r7, #16]
    f78a:	f04f 0100 	mov.w	r1, #0
    f78e:	f04f 0200 	mov.w	r2, #0
    f792:	f04f 0300 	mov.w	r3, #0
    f796:	f000 f847 	bl	f828 <xQueueGenericSend>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			xReturn = pdPASS;
    f79a:	f04f 0301 	mov.w	r3, #1
    f79e:	60fb      	str	r3, [r7, #12]
    f7a0:	e002      	b.n	f7a8 <xQueueGiveMutexRecursive+0x68>
		}
		else
		{
			/* The mutex cannot be given because the calling task is not the
			holder. */
			xReturn = pdFAIL;
    f7a2:	f04f 0300 	mov.w	r3, #0
    f7a6:	60fb      	str	r3, [r7, #12]

			traceGIVE_MUTEX_RECURSIVE_FAILED( pxMutex );
		}

		return xReturn;
    f7a8:	68fb      	ldr	r3, [r7, #12]
	}
    f7aa:	4618      	mov	r0, r3
    f7ac:	f107 071c 	add.w	r7, r7, #28
    f7b0:	46bd      	mov	sp, r7
    f7b2:	bd90      	pop	{r4, r7, pc}

0000f7b4 <xQueueTakeMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueTakeMutexRecursive( QueueHandle_t xMutex, TickType_t xTicksToWait )
	{
    f7b4:	b590      	push	{r4, r7, lr}
    f7b6:	b087      	sub	sp, #28
    f7b8:	af00      	add	r7, sp, #0
    f7ba:	6078      	str	r0, [r7, #4]
    f7bc:	6039      	str	r1, [r7, #0]
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
    f7be:	687b      	ldr	r3, [r7, #4]
    f7c0:	613b      	str	r3, [r7, #16]

		configASSERT( pxMutex );
    f7c2:	693b      	ldr	r3, [r7, #16]
    f7c4:	2b00      	cmp	r3, #0
    f7c6:	d109      	bne.n	f7dc <xQueueTakeMutexRecursive+0x28>
    f7c8:	f04f 0328 	mov.w	r3, #40	; 0x28
    f7cc:	f383 8811 	msr	BASEPRI, r3
    f7d0:	f3bf 8f6f 	isb	sy
    f7d4:	f3bf 8f4f 	dsb	sy
    f7d8:	617b      	str	r3, [r7, #20]
    f7da:	e7fe      	b.n	f7da <xQueueTakeMutexRecursive+0x26>
		/* Comments regarding mutual exclusion as per those within
		xQueueGiveMutexRecursive(). */

		traceTAKE_MUTEX_RECURSIVE( pxMutex );

		if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
    f7dc:	693b      	ldr	r3, [r7, #16]
    f7de:	689c      	ldr	r4, [r3, #8]
    f7e0:	f002 ffb2 	bl	12748 <xTaskGetCurrentTaskHandle>
    f7e4:	4603      	mov	r3, r0
    f7e6:	429c      	cmp	r4, r3
    f7e8:	d109      	bne.n	f7fe <xQueueTakeMutexRecursive+0x4a>
		{
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
    f7ea:	693b      	ldr	r3, [r7, #16]
    f7ec:	68db      	ldr	r3, [r3, #12]
    f7ee:	f103 0201 	add.w	r2, r3, #1
    f7f2:	693b      	ldr	r3, [r7, #16]
    f7f4:	60da      	str	r2, [r3, #12]
			xReturn = pdPASS;
    f7f6:	f04f 0301 	mov.w	r3, #1
    f7fa:	60fb      	str	r3, [r7, #12]
    f7fc:	e00e      	b.n	f81c <xQueueTakeMutexRecursive+0x68>
		}
		else
		{
			xReturn = xQueueSemaphoreTake( pxMutex, xTicksToWait );
    f7fe:	6938      	ldr	r0, [r7, #16]
    f800:	6839      	ldr	r1, [r7, #0]
    f802:	f000 fb57 	bl	feb4 <xQueueSemaphoreTake>
    f806:	4603      	mov	r3, r0
    f808:	60fb      	str	r3, [r7, #12]

			/* pdPASS will only be returned if the mutex was successfully
			obtained.  The calling task may have entered the Blocked state
			before reaching here. */
			if( xReturn != pdFAIL )
    f80a:	68fb      	ldr	r3, [r7, #12]
    f80c:	2b00      	cmp	r3, #0
    f80e:	d005      	beq.n	f81c <xQueueTakeMutexRecursive+0x68>
			{
				( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
    f810:	693b      	ldr	r3, [r7, #16]
    f812:	68db      	ldr	r3, [r3, #12]
    f814:	f103 0201 	add.w	r2, r3, #1
    f818:	693b      	ldr	r3, [r7, #16]
    f81a:	60da      	str	r2, [r3, #12]
			{
				traceTAKE_MUTEX_RECURSIVE_FAILED( pxMutex );
			}
		}

		return xReturn;
    f81c:	68fb      	ldr	r3, [r7, #12]
	}
    f81e:	4618      	mov	r0, r3
    f820:	f107 071c 	add.w	r7, r7, #28
    f824:	46bd      	mov	sp, r7
    f826:	bd90      	pop	{r4, r7, pc}

0000f828 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
    f828:	b580      	push	{r7, lr}
    f82a:	b08e      	sub	sp, #56	; 0x38
    f82c:	af00      	add	r7, sp, #0
    f82e:	60f8      	str	r0, [r7, #12]
    f830:	60b9      	str	r1, [r7, #8]
    f832:	607a      	str	r2, [r7, #4]
    f834:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
    f836:	f04f 0300 	mov.w	r3, #0
    f83a:	61fb      	str	r3, [r7, #28]
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
    f83c:	68fb      	ldr	r3, [r7, #12]
    f83e:	627b      	str	r3, [r7, #36]	; 0x24

	configASSERT( pxQueue );
    f840:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    f842:	2b00      	cmp	r3, #0
    f844:	d109      	bne.n	f85a <xQueueGenericSend+0x32>
    f846:	f04f 0328 	mov.w	r3, #40	; 0x28
    f84a:	f383 8811 	msr	BASEPRI, r3
    f84e:	f3bf 8f6f 	isb	sy
    f852:	f3bf 8f4f 	dsb	sy
    f856:	62bb      	str	r3, [r7, #40]	; 0x28
    f858:	e7fe      	b.n	f858 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
    f85a:	68bb      	ldr	r3, [r7, #8]
    f85c:	2b00      	cmp	r3, #0
    f85e:	d103      	bne.n	f868 <xQueueGenericSend+0x40>
    f860:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    f862:	6c1b      	ldr	r3, [r3, #64]	; 0x40
    f864:	2b00      	cmp	r3, #0
    f866:	d102      	bne.n	f86e <xQueueGenericSend+0x46>
    f868:	f04f 0301 	mov.w	r3, #1
    f86c:	e001      	b.n	f872 <xQueueGenericSend+0x4a>
    f86e:	f04f 0300 	mov.w	r3, #0
    f872:	2b00      	cmp	r3, #0
    f874:	d109      	bne.n	f88a <xQueueGenericSend+0x62>
    f876:	f04f 0328 	mov.w	r3, #40	; 0x28
    f87a:	f383 8811 	msr	BASEPRI, r3
    f87e:	f3bf 8f6f 	isb	sy
    f882:	f3bf 8f4f 	dsb	sy
    f886:	62fb      	str	r3, [r7, #44]	; 0x2c
    f888:	e7fe      	b.n	f888 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
    f88a:	683b      	ldr	r3, [r7, #0]
    f88c:	2b02      	cmp	r3, #2
    f88e:	d103      	bne.n	f898 <xQueueGenericSend+0x70>
    f890:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    f892:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
    f894:	2b01      	cmp	r3, #1
    f896:	d102      	bne.n	f89e <xQueueGenericSend+0x76>
    f898:	f04f 0301 	mov.w	r3, #1
    f89c:	e001      	b.n	f8a2 <xQueueGenericSend+0x7a>
    f89e:	f04f 0300 	mov.w	r3, #0
    f8a2:	2b00      	cmp	r3, #0
    f8a4:	d109      	bne.n	f8ba <xQueueGenericSend+0x92>
    f8a6:	f04f 0328 	mov.w	r3, #40	; 0x28
    f8aa:	f383 8811 	msr	BASEPRI, r3
    f8ae:	f3bf 8f6f 	isb	sy
    f8b2:	f3bf 8f4f 	dsb	sy
    f8b6:	633b      	str	r3, [r7, #48]	; 0x30
    f8b8:	e7fe      	b.n	f8b8 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
    f8ba:	f002 ff55 	bl	12768 <xTaskGetSchedulerState>
    f8be:	4603      	mov	r3, r0
    f8c0:	2b00      	cmp	r3, #0
    f8c2:	d102      	bne.n	f8ca <xQueueGenericSend+0xa2>
    f8c4:	687b      	ldr	r3, [r7, #4]
    f8c6:	2b00      	cmp	r3, #0
    f8c8:	d102      	bne.n	f8d0 <xQueueGenericSend+0xa8>
    f8ca:	f04f 0301 	mov.w	r3, #1
    f8ce:	e001      	b.n	f8d4 <xQueueGenericSend+0xac>
    f8d0:	f04f 0300 	mov.w	r3, #0
    f8d4:	2b00      	cmp	r3, #0
    f8d6:	d10a      	bne.n	f8ee <xQueueGenericSend+0xc6>
    f8d8:	f04f 0328 	mov.w	r3, #40	; 0x28
    f8dc:	f383 8811 	msr	BASEPRI, r3
    f8e0:	f3bf 8f6f 	isb	sy
    f8e4:	f3bf 8f4f 	dsb	sy
    f8e8:	637b      	str	r3, [r7, #52]	; 0x34
    f8ea:	e7fe      	b.n	f8ea <xQueueGenericSend+0xc2>
			( void ) xTaskResumeAll();

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
		}
	} /*lint -restore */
    f8ec:	bf00      	nop
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
    f8ee:	f004 fe23 	bl	14538 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
    f8f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    f8f4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
    f8f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    f8f8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
    f8fa:	429a      	cmp	r2, r3
    f8fc:	d302      	bcc.n	f904 <xQueueGenericSend+0xdc>
    f8fe:	683b      	ldr	r3, [r7, #0]
    f900:	2b02      	cmp	r3, #2
    f902:	d134      	bne.n	f96e <xQueueGenericSend+0x146>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
    f904:	6a78      	ldr	r0, [r7, #36]	; 0x24
    f906:	68b9      	ldr	r1, [r7, #8]
    f908:	683a      	ldr	r2, [r7, #0]
    f90a:	f000 fe9d 	bl	10648 <prvCopyDataToQueue>
    f90e:	4603      	mov	r3, r0
    f910:	623b      	str	r3, [r7, #32]

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
    f912:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    f914:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    f916:	2b00      	cmp	r3, #0
    f918:	d014      	beq.n	f944 <xQueueGenericSend+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
    f91a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    f91c:	f103 0324 	add.w	r3, r3, #36	; 0x24
    f920:	4618      	mov	r0, r3
    f922:	f002 fb7b 	bl	1201c <xTaskRemoveFromEventList>
    f926:	4603      	mov	r3, r0
    f928:	2b00      	cmp	r3, #0
    f92a:	d01a      	beq.n	f962 <xQueueGenericSend+0x13a>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
    f92c:	f64e 5304 	movw	r3, #60676	; 0xed04
    f930:	f2ce 0300 	movt	r3, #57344	; 0xe000
    f934:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
    f938:	601a      	str	r2, [r3, #0]
    f93a:	f3bf 8f4f 	dsb	sy
    f93e:	f3bf 8f6f 	isb	sy
    f942:	e00f      	b.n	f964 <xQueueGenericSend+0x13c>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
    f944:	6a3b      	ldr	r3, [r7, #32]
    f946:	2b00      	cmp	r3, #0
    f948:	d00c      	beq.n	f964 <xQueueGenericSend+0x13c>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
    f94a:	f64e 5304 	movw	r3, #60676	; 0xed04
    f94e:	f2ce 0300 	movt	r3, #57344	; 0xe000
    f952:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
    f956:	601a      	str	r2, [r3, #0]
    f958:	f3bf 8f4f 	dsb	sy
    f95c:	f3bf 8f6f 	isb	sy
    f960:	e000      	b.n	f964 <xQueueGenericSend+0x13c>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
    f962:	bf00      	nop
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
    f964:	f004 fe20 	bl	145a8 <vPortExitCritical>
				return pdPASS;
    f968:	f04f 0301 	mov.w	r3, #1
    f96c:	e06f      	b.n	fa4e <xQueueGenericSend+0x226>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
    f96e:	687b      	ldr	r3, [r7, #4]
    f970:	2b00      	cmp	r3, #0
    f972:	d104      	bne.n	f97e <xQueueGenericSend+0x156>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
    f974:	f004 fe18 	bl	145a8 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
    f978:	f04f 0300 	mov.w	r3, #0
    f97c:	e067      	b.n	fa4e <xQueueGenericSend+0x226>
				}
				else if( xEntryTimeSet == pdFALSE )
    f97e:	69fb      	ldr	r3, [r7, #28]
    f980:	2b00      	cmp	r3, #0
    f982:	d107      	bne.n	f994 <xQueueGenericSend+0x16c>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
    f984:	f107 0314 	add.w	r3, r7, #20
    f988:	4618      	mov	r0, r3
    f98a:	f002 fc57 	bl	1223c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
    f98e:	f04f 0301 	mov.w	r3, #1
    f992:	61fb      	str	r3, [r7, #28]
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
    f994:	f004 fe08 	bl	145a8 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
    f998:	f001 feee 	bl	11778 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
    f99c:	f004 fdcc 	bl	14538 <vPortEnterCritical>
    f9a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    f9a2:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
    f9a6:	b2db      	uxtb	r3, r3
    f9a8:	b25b      	sxtb	r3, r3
    f9aa:	f1b3 3fff 	cmp.w	r3, #4294967295
    f9ae:	d104      	bne.n	f9ba <xQueueGenericSend+0x192>
    f9b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    f9b2:	f04f 0200 	mov.w	r2, #0
    f9b6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    f9ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    f9bc:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
    f9c0:	b2db      	uxtb	r3, r3
    f9c2:	b25b      	sxtb	r3, r3
    f9c4:	f1b3 3fff 	cmp.w	r3, #4294967295
    f9c8:	d104      	bne.n	f9d4 <xQueueGenericSend+0x1ac>
    f9ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    f9cc:	f04f 0200 	mov.w	r2, #0
    f9d0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    f9d4:	f004 fde8 	bl	145a8 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
    f9d8:	f107 0214 	add.w	r2, r7, #20
    f9dc:	f107 0304 	add.w	r3, r7, #4
    f9e0:	4610      	mov	r0, r2
    f9e2:	4619      	mov	r1, r3
    f9e4:	f002 fc42 	bl	1226c <xTaskCheckForTimeOut>
    f9e8:	4603      	mov	r3, r0
    f9ea:	2b00      	cmp	r3, #0
    f9ec:	d128      	bne.n	fa40 <xQueueGenericSend+0x218>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
    f9ee:	6a78      	ldr	r0, [r7, #36]	; 0x24
    f9f0:	f000 ff60 	bl	108b4 <prvIsQueueFull>
    f9f4:	4603      	mov	r3, r0
    f9f6:	2b00      	cmp	r3, #0
    f9f8:	d01c      	beq.n	fa34 <xQueueGenericSend+0x20c>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
    f9fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    f9fc:	f103 0210 	add.w	r2, r3, #16
    fa00:	687b      	ldr	r3, [r7, #4]
    fa02:	4610      	mov	r0, r2
    fa04:	4619      	mov	r1, r3
    fa06:	f002 fa75 	bl	11ef4 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
    fa0a:	6a78      	ldr	r0, [r7, #36]	; 0x24
    fa0c:	f000 febc 	bl	10788 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
    fa10:	f001 fec4 	bl	1179c <xTaskResumeAll>
    fa14:	4603      	mov	r3, r0
    fa16:	2b00      	cmp	r3, #0
    fa18:	f47f af68 	bne.w	f8ec <xQueueGenericSend+0xc4>
				{
					portYIELD_WITHIN_API();
    fa1c:	f64e 5304 	movw	r3, #60676	; 0xed04
    fa20:	f2ce 0300 	movt	r3, #57344	; 0xe000
    fa24:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
    fa28:	601a      	str	r2, [r3, #0]
    fa2a:	f3bf 8f4f 	dsb	sy
    fa2e:	f3bf 8f6f 	isb	sy
			( void ) xTaskResumeAll();

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
		}
	} /*lint -restore */
    fa32:	e75c      	b.n	f8ee <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
    fa34:	6a78      	ldr	r0, [r7, #36]	; 0x24
    fa36:	f000 fea7 	bl	10788 <prvUnlockQueue>
				( void ) xTaskResumeAll();
    fa3a:	f001 feaf 	bl	1179c <xTaskResumeAll>
			( void ) xTaskResumeAll();

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
		}
	} /*lint -restore */
    fa3e:	e756      	b.n	f8ee <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
    fa40:	6a78      	ldr	r0, [r7, #36]	; 0x24
    fa42:	f000 fea1 	bl	10788 <prvUnlockQueue>
			( void ) xTaskResumeAll();
    fa46:	f001 fea9 	bl	1179c <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
    fa4a:	f04f 0300 	mov.w	r3, #0
		}
	} /*lint -restore */
}
    fa4e:	4618      	mov	r0, r3
    fa50:	f107 0738 	add.w	r7, r7, #56	; 0x38
    fa54:	46bd      	mov	sp, r7
    fa56:	bd80      	pop	{r7, pc}

0000fa58 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
    fa58:	b580      	push	{r7, lr}
    fa5a:	b08e      	sub	sp, #56	; 0x38
    fa5c:	af00      	add	r7, sp, #0
    fa5e:	60f8      	str	r0, [r7, #12]
    fa60:	60b9      	str	r1, [r7, #8]
    fa62:	607a      	str	r2, [r7, #4]
    fa64:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
    fa66:	68fb      	ldr	r3, [r7, #12]
    fa68:	61bb      	str	r3, [r7, #24]

	configASSERT( pxQueue );
    fa6a:	69bb      	ldr	r3, [r7, #24]
    fa6c:	2b00      	cmp	r3, #0
    fa6e:	d109      	bne.n	fa84 <xQueueGenericSendFromISR+0x2c>
    fa70:	f04f 0328 	mov.w	r3, #40	; 0x28
    fa74:	f383 8811 	msr	BASEPRI, r3
    fa78:	f3bf 8f6f 	isb	sy
    fa7c:	f3bf 8f4f 	dsb	sy
    fa80:	623b      	str	r3, [r7, #32]
    fa82:	e7fe      	b.n	fa82 <xQueueGenericSendFromISR+0x2a>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
    fa84:	68bb      	ldr	r3, [r7, #8]
    fa86:	2b00      	cmp	r3, #0
    fa88:	d103      	bne.n	fa92 <xQueueGenericSendFromISR+0x3a>
    fa8a:	69bb      	ldr	r3, [r7, #24]
    fa8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
    fa8e:	2b00      	cmp	r3, #0
    fa90:	d102      	bne.n	fa98 <xQueueGenericSendFromISR+0x40>
    fa92:	f04f 0301 	mov.w	r3, #1
    fa96:	e001      	b.n	fa9c <xQueueGenericSendFromISR+0x44>
    fa98:	f04f 0300 	mov.w	r3, #0
    fa9c:	2b00      	cmp	r3, #0
    fa9e:	d109      	bne.n	fab4 <xQueueGenericSendFromISR+0x5c>
    faa0:	f04f 0328 	mov.w	r3, #40	; 0x28
    faa4:	f383 8811 	msr	BASEPRI, r3
    faa8:	f3bf 8f6f 	isb	sy
    faac:	f3bf 8f4f 	dsb	sy
    fab0:	627b      	str	r3, [r7, #36]	; 0x24
    fab2:	e7fe      	b.n	fab2 <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
    fab4:	683b      	ldr	r3, [r7, #0]
    fab6:	2b02      	cmp	r3, #2
    fab8:	d103      	bne.n	fac2 <xQueueGenericSendFromISR+0x6a>
    faba:	69bb      	ldr	r3, [r7, #24]
    fabc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
    fabe:	2b01      	cmp	r3, #1
    fac0:	d102      	bne.n	fac8 <xQueueGenericSendFromISR+0x70>
    fac2:	f04f 0301 	mov.w	r3, #1
    fac6:	e001      	b.n	facc <xQueueGenericSendFromISR+0x74>
    fac8:	f04f 0300 	mov.w	r3, #0
    facc:	2b00      	cmp	r3, #0
    face:	d109      	bne.n	fae4 <xQueueGenericSendFromISR+0x8c>
    fad0:	f04f 0328 	mov.w	r3, #40	; 0x28
    fad4:	f383 8811 	msr	BASEPRI, r3
    fad8:	f3bf 8f6f 	isb	sy
    fadc:	f3bf 8f4f 	dsb	sy
    fae0:	62bb      	str	r3, [r7, #40]	; 0x28
    fae2:	e7fe      	b.n	fae2 <xQueueGenericSendFromISR+0x8a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
    fae4:	f004 fe0c 	bl	14700 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
    fae8:	f3ef 8211 	mrs	r2, BASEPRI
    faec:	f04f 0328 	mov.w	r3, #40	; 0x28
    faf0:	f383 8811 	msr	BASEPRI, r3
    faf4:	f3bf 8f6f 	isb	sy
    faf8:	f3bf 8f4f 	dsb	sy
    fafc:	633a      	str	r2, [r7, #48]	; 0x30
    fafe:	62fb      	str	r3, [r7, #44]	; 0x2c
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
    fb00:	6b3b      	ldr	r3, [r7, #48]	; 0x30
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
    fb02:	617b      	str	r3, [r7, #20]
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
    fb04:	69bb      	ldr	r3, [r7, #24]
    fb06:	6b9a      	ldr	r2, [r3, #56]	; 0x38
    fb08:	69bb      	ldr	r3, [r7, #24]
    fb0a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
    fb0c:	429a      	cmp	r2, r3
    fb0e:	d302      	bcc.n	fb16 <xQueueGenericSendFromISR+0xbe>
    fb10:	683b      	ldr	r3, [r7, #0]
    fb12:	2b02      	cmp	r3, #2
    fb14:	d134      	bne.n	fb80 <xQueueGenericSendFromISR+0x128>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
    fb16:	69bb      	ldr	r3, [r7, #24]
    fb18:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
    fb1c:	77fb      	strb	r3, [r7, #31]
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
    fb1e:	69b8      	ldr	r0, [r7, #24]
    fb20:	68b9      	ldr	r1, [r7, #8]
    fb22:	683a      	ldr	r2, [r7, #0]
    fb24:	f000 fd90 	bl	10648 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
    fb28:	f997 301f 	ldrsb.w	r3, [r7, #31]
    fb2c:	f1b3 3fff 	cmp.w	r3, #4294967295
    fb30:	d114      	bne.n	fb5c <xQueueGenericSendFromISR+0x104>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
    fb32:	69bb      	ldr	r3, [r7, #24]
    fb34:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    fb36:	2b00      	cmp	r3, #0
    fb38:	d019      	beq.n	fb6e <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
    fb3a:	69bb      	ldr	r3, [r7, #24]
    fb3c:	f103 0324 	add.w	r3, r3, #36	; 0x24
    fb40:	4618      	mov	r0, r3
    fb42:	f002 fa6b 	bl	1201c <xTaskRemoveFromEventList>
    fb46:	4603      	mov	r3, r0
    fb48:	2b00      	cmp	r3, #0
    fb4a:	d012      	beq.n	fb72 <xQueueGenericSendFromISR+0x11a>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
    fb4c:	687b      	ldr	r3, [r7, #4]
    fb4e:	2b00      	cmp	r3, #0
    fb50:	d011      	beq.n	fb76 <xQueueGenericSendFromISR+0x11e>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
    fb52:	687b      	ldr	r3, [r7, #4]
    fb54:	f04f 0201 	mov.w	r2, #1
    fb58:	601a      	str	r2, [r3, #0]
    fb5a:	e00d      	b.n	fb78 <xQueueGenericSendFromISR+0x120>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
    fb5c:	7ffb      	ldrb	r3, [r7, #31]
    fb5e:	f103 0301 	add.w	r3, r3, #1
    fb62:	b2db      	uxtb	r3, r3
    fb64:	461a      	mov	r2, r3
    fb66:	69bb      	ldr	r3, [r7, #24]
    fb68:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    fb6c:	e004      	b.n	fb78 <xQueueGenericSendFromISR+0x120>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
    fb6e:	bf00      	nop
    fb70:	e002      	b.n	fb78 <xQueueGenericSendFromISR+0x120>
    fb72:	bf00      	nop
    fb74:	e000      	b.n	fb78 <xQueueGenericSendFromISR+0x120>
    fb76:	bf00      	nop
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
			}

			xReturn = pdPASS;
    fb78:	f04f 0301 	mov.w	r3, #1
    fb7c:	613b      	str	r3, [r7, #16]
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
    fb7e:	e002      	b.n	fb86 <xQueueGenericSendFromISR+0x12e>
			xReturn = pdPASS;
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
    fb80:	f04f 0300 	mov.w	r3, #0
    fb84:	613b      	str	r3, [r7, #16]
    fb86:	697b      	ldr	r3, [r7, #20]
    fb88:	637b      	str	r3, [r7, #52]	; 0x34
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
    fb8a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    fb8c:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
    fb90:	693b      	ldr	r3, [r7, #16]
}
    fb92:	4618      	mov	r0, r3
    fb94:	f107 0738 	add.w	r7, r7, #56	; 0x38
    fb98:	46bd      	mov	sp, r7
    fb9a:	bd80      	pop	{r7, pc}

0000fb9c <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
    fb9c:	b580      	push	{r7, lr}
    fb9e:	b08e      	sub	sp, #56	; 0x38
    fba0:	af00      	add	r7, sp, #0
    fba2:	6078      	str	r0, [r7, #4]
    fba4:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
    fba6:	687b      	ldr	r3, [r7, #4]
    fba8:	617b      	str	r3, [r7, #20]
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
    fbaa:	697b      	ldr	r3, [r7, #20]
    fbac:	2b00      	cmp	r3, #0
    fbae:	d109      	bne.n	fbc4 <xQueueGiveFromISR+0x28>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
    fbb0:	f04f 0328 	mov.w	r3, #40	; 0x28
    fbb4:	f383 8811 	msr	BASEPRI, r3
    fbb8:	f3bf 8f6f 	isb	sy
    fbbc:	f3bf 8f4f 	dsb	sy
    fbc0:	623b      	str	r3, [r7, #32]
    fbc2:	e7fe      	b.n	fbc2 <xQueueGiveFromISR+0x26>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
    fbc4:	697b      	ldr	r3, [r7, #20]
    fbc6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
    fbc8:	2b00      	cmp	r3, #0
    fbca:	d009      	beq.n	fbe0 <xQueueGiveFromISR+0x44>
    fbcc:	f04f 0328 	mov.w	r3, #40	; 0x28
    fbd0:	f383 8811 	msr	BASEPRI, r3
    fbd4:	f3bf 8f6f 	isb	sy
    fbd8:	f3bf 8f4f 	dsb	sy
    fbdc:	627b      	str	r3, [r7, #36]	; 0x24
    fbde:	e7fe      	b.n	fbde <xQueueGiveFromISR+0x42>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
    fbe0:	697b      	ldr	r3, [r7, #20]
    fbe2:	681b      	ldr	r3, [r3, #0]
    fbe4:	2b00      	cmp	r3, #0
    fbe6:	d103      	bne.n	fbf0 <xQueueGiveFromISR+0x54>
    fbe8:	697b      	ldr	r3, [r7, #20]
    fbea:	689b      	ldr	r3, [r3, #8]
    fbec:	2b00      	cmp	r3, #0
    fbee:	d102      	bne.n	fbf6 <xQueueGiveFromISR+0x5a>
    fbf0:	f04f 0301 	mov.w	r3, #1
    fbf4:	e001      	b.n	fbfa <xQueueGiveFromISR+0x5e>
    fbf6:	f04f 0300 	mov.w	r3, #0
    fbfa:	2b00      	cmp	r3, #0
    fbfc:	d109      	bne.n	fc12 <xQueueGiveFromISR+0x76>
    fbfe:	f04f 0328 	mov.w	r3, #40	; 0x28
    fc02:	f383 8811 	msr	BASEPRI, r3
    fc06:	f3bf 8f6f 	isb	sy
    fc0a:	f3bf 8f4f 	dsb	sy
    fc0e:	62bb      	str	r3, [r7, #40]	; 0x28
    fc10:	e7fe      	b.n	fc10 <xQueueGiveFromISR+0x74>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
    fc12:	f004 fd75 	bl	14700 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
    fc16:	f3ef 8211 	mrs	r2, BASEPRI
    fc1a:	f04f 0328 	mov.w	r3, #40	; 0x28
    fc1e:	f383 8811 	msr	BASEPRI, r3
    fc22:	f3bf 8f6f 	isb	sy
    fc26:	f3bf 8f4f 	dsb	sy
    fc2a:	633a      	str	r2, [r7, #48]	; 0x30
    fc2c:	62fb      	str	r3, [r7, #44]	; 0x2c
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
    fc2e:	6b3b      	ldr	r3, [r7, #48]	; 0x30

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
    fc30:	613b      	str	r3, [r7, #16]
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
    fc32:	697b      	ldr	r3, [r7, #20]
    fc34:	6b9b      	ldr	r3, [r3, #56]	; 0x38
    fc36:	61bb      	str	r3, [r7, #24]

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
    fc38:	697b      	ldr	r3, [r7, #20]
    fc3a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
    fc3c:	69bb      	ldr	r3, [r7, #24]
    fc3e:	429a      	cmp	r2, r3
    fc40:	d934      	bls.n	fcac <xQueueGiveFromISR+0x110>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
    fc42:	697b      	ldr	r3, [r7, #20]
    fc44:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
    fc48:	77fb      	strb	r3, [r7, #31]
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
    fc4a:	69bb      	ldr	r3, [r7, #24]
    fc4c:	f103 0201 	add.w	r2, r3, #1
    fc50:	697b      	ldr	r3, [r7, #20]
    fc52:	639a      	str	r2, [r3, #56]	; 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
    fc54:	f997 301f 	ldrsb.w	r3, [r7, #31]
    fc58:	f1b3 3fff 	cmp.w	r3, #4294967295
    fc5c:	d114      	bne.n	fc88 <xQueueGiveFromISR+0xec>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
    fc5e:	697b      	ldr	r3, [r7, #20]
    fc60:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    fc62:	2b00      	cmp	r3, #0
    fc64:	d019      	beq.n	fc9a <xQueueGiveFromISR+0xfe>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
    fc66:	697b      	ldr	r3, [r7, #20]
    fc68:	f103 0324 	add.w	r3, r3, #36	; 0x24
    fc6c:	4618      	mov	r0, r3
    fc6e:	f002 f9d5 	bl	1201c <xTaskRemoveFromEventList>
    fc72:	4603      	mov	r3, r0
    fc74:	2b00      	cmp	r3, #0
    fc76:	d012      	beq.n	fc9e <xQueueGiveFromISR+0x102>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
    fc78:	683b      	ldr	r3, [r7, #0]
    fc7a:	2b00      	cmp	r3, #0
    fc7c:	d011      	beq.n	fca2 <xQueueGiveFromISR+0x106>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
    fc7e:	683b      	ldr	r3, [r7, #0]
    fc80:	f04f 0201 	mov.w	r2, #1
    fc84:	601a      	str	r2, [r3, #0]
    fc86:	e00d      	b.n	fca4 <xQueueGiveFromISR+0x108>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
    fc88:	7ffb      	ldrb	r3, [r7, #31]
    fc8a:	f103 0301 	add.w	r3, r3, #1
    fc8e:	b2db      	uxtb	r3, r3
    fc90:	461a      	mov	r2, r3
    fc92:	697b      	ldr	r3, [r7, #20]
    fc94:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    fc98:	e004      	b.n	fca4 <xQueueGiveFromISR+0x108>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
    fc9a:	bf00      	nop
    fc9c:	e002      	b.n	fca4 <xQueueGiveFromISR+0x108>
    fc9e:	bf00      	nop
    fca0:	e000      	b.n	fca4 <xQueueGiveFromISR+0x108>
    fca2:	bf00      	nop
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
			}

			xReturn = pdPASS;
    fca4:	f04f 0301 	mov.w	r3, #1
    fca8:	60fb      	str	r3, [r7, #12]
    fcaa:	e002      	b.n	fcb2 <xQueueGiveFromISR+0x116>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
    fcac:	f04f 0300 	mov.w	r3, #0
    fcb0:	60fb      	str	r3, [r7, #12]
    fcb2:	693b      	ldr	r3, [r7, #16]
    fcb4:	637b      	str	r3, [r7, #52]	; 0x34
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
    fcb6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    fcb8:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
    fcbc:	68fb      	ldr	r3, [r7, #12]
}
    fcbe:	4618      	mov	r0, r3
    fcc0:	f107 0738 	add.w	r7, r7, #56	; 0x38
    fcc4:	46bd      	mov	sp, r7
    fcc6:	bd80      	pop	{r7, pc}

0000fcc8 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
    fcc8:	b580      	push	{r7, lr}
    fcca:	b08c      	sub	sp, #48	; 0x30
    fccc:	af00      	add	r7, sp, #0
    fcce:	60f8      	str	r0, [r7, #12]
    fcd0:	60b9      	str	r1, [r7, #8]
    fcd2:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
    fcd4:	f04f 0300 	mov.w	r3, #0
    fcd8:	61bb      	str	r3, [r7, #24]
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
    fcda:	68fb      	ldr	r3, [r7, #12]
    fcdc:	61fb      	str	r3, [r7, #28]

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
    fcde:	69fb      	ldr	r3, [r7, #28]
    fce0:	2b00      	cmp	r3, #0
    fce2:	d109      	bne.n	fcf8 <xQueueReceive+0x30>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
    fce4:	f04f 0328 	mov.w	r3, #40	; 0x28
    fce8:	f383 8811 	msr	BASEPRI, r3
    fcec:	f3bf 8f6f 	isb	sy
    fcf0:	f3bf 8f4f 	dsb	sy
    fcf4:	627b      	str	r3, [r7, #36]	; 0x24
    fcf6:	e7fe      	b.n	fcf6 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
    fcf8:	68bb      	ldr	r3, [r7, #8]
    fcfa:	2b00      	cmp	r3, #0
    fcfc:	d103      	bne.n	fd06 <xQueueReceive+0x3e>
    fcfe:	69fb      	ldr	r3, [r7, #28]
    fd00:	6c1b      	ldr	r3, [r3, #64]	; 0x40
    fd02:	2b00      	cmp	r3, #0
    fd04:	d102      	bne.n	fd0c <xQueueReceive+0x44>
    fd06:	f04f 0301 	mov.w	r3, #1
    fd0a:	e001      	b.n	fd10 <xQueueReceive+0x48>
    fd0c:	f04f 0300 	mov.w	r3, #0
    fd10:	2b00      	cmp	r3, #0
    fd12:	d109      	bne.n	fd28 <xQueueReceive+0x60>
    fd14:	f04f 0328 	mov.w	r3, #40	; 0x28
    fd18:	f383 8811 	msr	BASEPRI, r3
    fd1c:	f3bf 8f6f 	isb	sy
    fd20:	f3bf 8f4f 	dsb	sy
    fd24:	62bb      	str	r3, [r7, #40]	; 0x28
    fd26:	e7fe      	b.n	fd26 <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
    fd28:	f002 fd1e 	bl	12768 <xTaskGetSchedulerState>
    fd2c:	4603      	mov	r3, r0
    fd2e:	2b00      	cmp	r3, #0
    fd30:	d102      	bne.n	fd38 <xQueueReceive+0x70>
    fd32:	687b      	ldr	r3, [r7, #4]
    fd34:	2b00      	cmp	r3, #0
    fd36:	d102      	bne.n	fd3e <xQueueReceive+0x76>
    fd38:	f04f 0301 	mov.w	r3, #1
    fd3c:	e001      	b.n	fd42 <xQueueReceive+0x7a>
    fd3e:	f04f 0300 	mov.w	r3, #0
    fd42:	2b00      	cmp	r3, #0
    fd44:	d10c      	bne.n	fd60 <xQueueReceive+0x98>
    fd46:	f04f 0328 	mov.w	r3, #40	; 0x28
    fd4a:	f383 8811 	msr	BASEPRI, r3
    fd4e:	f3bf 8f6f 	isb	sy
    fd52:	f3bf 8f4f 	dsb	sy
    fd56:	62fb      	str	r3, [r7, #44]	; 0x2c
    fd58:	e7fe      	b.n	fd58 <xQueueReceive+0x90>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
    fd5a:	bf00      	nop
    fd5c:	e000      	b.n	fd60 <xQueueReceive+0x98>
    fd5e:	bf00      	nop
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
    fd60:	f004 fbea 	bl	14538 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
    fd64:	69fb      	ldr	r3, [r7, #28]
    fd66:	6b9b      	ldr	r3, [r3, #56]	; 0x38
    fd68:	623b      	str	r3, [r7, #32]

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
    fd6a:	6a3b      	ldr	r3, [r7, #32]
    fd6c:	2b00      	cmp	r3, #0
    fd6e:	d025      	beq.n	fdbc <xQueueReceive+0xf4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
    fd70:	69f8      	ldr	r0, [r7, #28]
    fd72:	68b9      	ldr	r1, [r7, #8]
    fd74:	f000 fce0 	bl	10738 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
    fd78:	6a3b      	ldr	r3, [r7, #32]
    fd7a:	f103 32ff 	add.w	r2, r3, #4294967295
    fd7e:	69fb      	ldr	r3, [r7, #28]
    fd80:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
    fd82:	69fb      	ldr	r3, [r7, #28]
    fd84:	691b      	ldr	r3, [r3, #16]
    fd86:	2b00      	cmp	r3, #0
    fd88:	d013      	beq.n	fdb2 <xQueueReceive+0xea>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
    fd8a:	69fb      	ldr	r3, [r7, #28]
    fd8c:	f103 0310 	add.w	r3, r3, #16
    fd90:	4618      	mov	r0, r3
    fd92:	f002 f943 	bl	1201c <xTaskRemoveFromEventList>
    fd96:	4603      	mov	r3, r0
    fd98:	2b00      	cmp	r3, #0
    fd9a:	d00a      	beq.n	fdb2 <xQueueReceive+0xea>
					{
						queueYIELD_IF_USING_PREEMPTION();
    fd9c:	f64e 5304 	movw	r3, #60676	; 0xed04
    fda0:	f2ce 0300 	movt	r3, #57344	; 0xe000
    fda4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
    fda8:	601a      	str	r2, [r3, #0]
    fdaa:	f3bf 8f4f 	dsb	sy
    fdae:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
    fdb2:	f004 fbf9 	bl	145a8 <vPortExitCritical>
				return pdPASS;
    fdb6:	f04f 0301 	mov.w	r3, #1
    fdba:	e076      	b.n	feaa <xQueueReceive+0x1e2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
    fdbc:	687b      	ldr	r3, [r7, #4]
    fdbe:	2b00      	cmp	r3, #0
    fdc0:	d104      	bne.n	fdcc <xQueueReceive+0x104>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
    fdc2:	f004 fbf1 	bl	145a8 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
    fdc6:	f04f 0300 	mov.w	r3, #0
    fdca:	e06e      	b.n	feaa <xQueueReceive+0x1e2>
				}
				else if( xEntryTimeSet == pdFALSE )
    fdcc:	69bb      	ldr	r3, [r7, #24]
    fdce:	2b00      	cmp	r3, #0
    fdd0:	d107      	bne.n	fde2 <xQueueReceive+0x11a>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
    fdd2:	f107 0310 	add.w	r3, r7, #16
    fdd6:	4618      	mov	r0, r3
    fdd8:	f002 fa30 	bl	1223c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
    fddc:	f04f 0301 	mov.w	r3, #1
    fde0:	61bb      	str	r3, [r7, #24]
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
    fde2:	f004 fbe1 	bl	145a8 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
    fde6:	f001 fcc7 	bl	11778 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
    fdea:	f004 fba5 	bl	14538 <vPortEnterCritical>
    fdee:	69fb      	ldr	r3, [r7, #28]
    fdf0:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
    fdf4:	b2db      	uxtb	r3, r3
    fdf6:	b25b      	sxtb	r3, r3
    fdf8:	f1b3 3fff 	cmp.w	r3, #4294967295
    fdfc:	d104      	bne.n	fe08 <xQueueReceive+0x140>
    fdfe:	69fb      	ldr	r3, [r7, #28]
    fe00:	f04f 0200 	mov.w	r2, #0
    fe04:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    fe08:	69fb      	ldr	r3, [r7, #28]
    fe0a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
    fe0e:	b2db      	uxtb	r3, r3
    fe10:	b25b      	sxtb	r3, r3
    fe12:	f1b3 3fff 	cmp.w	r3, #4294967295
    fe16:	d104      	bne.n	fe22 <xQueueReceive+0x15a>
    fe18:	69fb      	ldr	r3, [r7, #28]
    fe1a:	f04f 0200 	mov.w	r2, #0
    fe1e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    fe22:	f004 fbc1 	bl	145a8 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
    fe26:	f107 0210 	add.w	r2, r7, #16
    fe2a:	f107 0304 	add.w	r3, r7, #4
    fe2e:	4610      	mov	r0, r2
    fe30:	4619      	mov	r1, r3
    fe32:	f002 fa1b 	bl	1226c <xTaskCheckForTimeOut>
    fe36:	4603      	mov	r3, r0
    fe38:	2b00      	cmp	r3, #0
    fe3a:	d128      	bne.n	fe8e <xQueueReceive+0x1c6>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
    fe3c:	69f8      	ldr	r0, [r7, #28]
    fe3e:	f000 fcf9 	bl	10834 <prvIsQueueEmpty>
    fe42:	4603      	mov	r3, r0
    fe44:	2b00      	cmp	r3, #0
    fe46:	d01c      	beq.n	fe82 <xQueueReceive+0x1ba>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
    fe48:	69fb      	ldr	r3, [r7, #28]
    fe4a:	f103 0224 	add.w	r2, r3, #36	; 0x24
    fe4e:	687b      	ldr	r3, [r7, #4]
    fe50:	4610      	mov	r0, r2
    fe52:	4619      	mov	r1, r3
    fe54:	f002 f84e 	bl	11ef4 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
    fe58:	69f8      	ldr	r0, [r7, #28]
    fe5a:	f000 fc95 	bl	10788 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
    fe5e:	f001 fc9d 	bl	1179c <xTaskResumeAll>
    fe62:	4603      	mov	r3, r0
    fe64:	2b00      	cmp	r3, #0
    fe66:	f47f af78 	bne.w	fd5a <xQueueReceive+0x92>
				{
					portYIELD_WITHIN_API();
    fe6a:	f64e 5304 	movw	r3, #60676	; 0xed04
    fe6e:	f2ce 0300 	movt	r3, #57344	; 0xe000
    fe72:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
    fe76:	601a      	str	r2, [r3, #0]
    fe78:	f3bf 8f4f 	dsb	sy
    fe7c:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
    fe80:	e76e      	b.n	fd60 <xQueueReceive+0x98>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
    fe82:	69f8      	ldr	r0, [r7, #28]
    fe84:	f000 fc80 	bl	10788 <prvUnlockQueue>
				( void ) xTaskResumeAll();
    fe88:	f001 fc88 	bl	1179c <xTaskResumeAll>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
    fe8c:	e768      	b.n	fd60 <xQueueReceive+0x98>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
    fe8e:	69f8      	ldr	r0, [r7, #28]
    fe90:	f000 fc7a 	bl	10788 <prvUnlockQueue>
			( void ) xTaskResumeAll();
    fe94:	f001 fc82 	bl	1179c <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
    fe98:	69f8      	ldr	r0, [r7, #28]
    fe9a:	f000 fccb 	bl	10834 <prvIsQueueEmpty>
    fe9e:	4603      	mov	r3, r0
    fea0:	2b00      	cmp	r3, #0
    fea2:	f43f af5c 	beq.w	fd5e <xQueueReceive+0x96>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
    fea6:	f04f 0300 	mov.w	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
    feaa:	4618      	mov	r0, r3
    feac:	f107 0730 	add.w	r7, r7, #48	; 0x30
    feb0:	46bd      	mov	sp, r7
    feb2:	bd80      	pop	{r7, pc}

0000feb4 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
    feb4:	b580      	push	{r7, lr}
    feb6:	b08e      	sub	sp, #56	; 0x38
    feb8:	af00      	add	r7, sp, #0
    feba:	6078      	str	r0, [r7, #4]
    febc:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
    febe:	f04f 0300 	mov.w	r3, #0
    fec2:	617b      	str	r3, [r7, #20]
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
    fec4:	687b      	ldr	r3, [r7, #4]
    fec6:	61bb      	str	r3, [r7, #24]

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
    fec8:	f04f 0300 	mov.w	r3, #0
    fecc:	61fb      	str	r3, [r7, #28]
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
    fece:	69bb      	ldr	r3, [r7, #24]
    fed0:	2b00      	cmp	r3, #0
    fed2:	d109      	bne.n	fee8 <xQueueSemaphoreTake+0x34>
    fed4:	f04f 0328 	mov.w	r3, #40	; 0x28
    fed8:	f383 8811 	msr	BASEPRI, r3
    fedc:	f3bf 8f6f 	isb	sy
    fee0:	f3bf 8f4f 	dsb	sy
    fee4:	62bb      	str	r3, [r7, #40]	; 0x28
    fee6:	e7fe      	b.n	fee6 <xQueueSemaphoreTake+0x32>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
    fee8:	69bb      	ldr	r3, [r7, #24]
    feea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
    feec:	2b00      	cmp	r3, #0
    feee:	d009      	beq.n	ff04 <xQueueSemaphoreTake+0x50>
    fef0:	f04f 0328 	mov.w	r3, #40	; 0x28
    fef4:	f383 8811 	msr	BASEPRI, r3
    fef8:	f3bf 8f6f 	isb	sy
    fefc:	f3bf 8f4f 	dsb	sy
    ff00:	62fb      	str	r3, [r7, #44]	; 0x2c
    ff02:	e7fe      	b.n	ff02 <xQueueSemaphoreTake+0x4e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
    ff04:	f002 fc30 	bl	12768 <xTaskGetSchedulerState>
    ff08:	4603      	mov	r3, r0
    ff0a:	2b00      	cmp	r3, #0
    ff0c:	d102      	bne.n	ff14 <xQueueSemaphoreTake+0x60>
    ff0e:	683b      	ldr	r3, [r7, #0]
    ff10:	2b00      	cmp	r3, #0
    ff12:	d102      	bne.n	ff1a <xQueueSemaphoreTake+0x66>
    ff14:	f04f 0301 	mov.w	r3, #1
    ff18:	e001      	b.n	ff1e <xQueueSemaphoreTake+0x6a>
    ff1a:	f04f 0300 	mov.w	r3, #0
    ff1e:	2b00      	cmp	r3, #0
    ff20:	d10c      	bne.n	ff3c <xQueueSemaphoreTake+0x88>
    ff22:	f04f 0328 	mov.w	r3, #40	; 0x28
    ff26:	f383 8811 	msr	BASEPRI, r3
    ff2a:	f3bf 8f6f 	isb	sy
    ff2e:	f3bf 8f4f 	dsb	sy
    ff32:	633b      	str	r3, [r7, #48]	; 0x30
    ff34:	e7fe      	b.n	ff34 <xQueueSemaphoreTake+0x80>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
    ff36:	bf00      	nop
    ff38:	e000      	b.n	ff3c <xQueueSemaphoreTake+0x88>
    ff3a:	bf00      	nop
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
    ff3c:	f004 fafc 	bl	14538 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
    ff40:	69bb      	ldr	r3, [r7, #24]
    ff42:	6b9b      	ldr	r3, [r3, #56]	; 0x38
    ff44:	623b      	str	r3, [r7, #32]

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
    ff46:	6a3b      	ldr	r3, [r7, #32]
    ff48:	2b00      	cmp	r3, #0
    ff4a:	d02a      	beq.n	ffa2 <xQueueSemaphoreTake+0xee>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
    ff4c:	6a3b      	ldr	r3, [r7, #32]
    ff4e:	f103 32ff 	add.w	r2, r3, #4294967295
    ff52:	69bb      	ldr	r3, [r7, #24]
    ff54:	639a      	str	r2, [r3, #56]	; 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
    ff56:	69bb      	ldr	r3, [r7, #24]
    ff58:	681b      	ldr	r3, [r3, #0]
    ff5a:	2b00      	cmp	r3, #0
    ff5c:	d104      	bne.n	ff68 <xQueueSemaphoreTake+0xb4>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
    ff5e:	f002 ffdf 	bl	12f20 <pvTaskIncrementMutexHeldCount>
    ff62:	4602      	mov	r2, r0
    ff64:	69bb      	ldr	r3, [r7, #24]
    ff66:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
    ff68:	69bb      	ldr	r3, [r7, #24]
    ff6a:	691b      	ldr	r3, [r3, #16]
    ff6c:	2b00      	cmp	r3, #0
    ff6e:	d013      	beq.n	ff98 <xQueueSemaphoreTake+0xe4>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
    ff70:	69bb      	ldr	r3, [r7, #24]
    ff72:	f103 0310 	add.w	r3, r3, #16
    ff76:	4618      	mov	r0, r3
    ff78:	f002 f850 	bl	1201c <xTaskRemoveFromEventList>
    ff7c:	4603      	mov	r3, r0
    ff7e:	2b00      	cmp	r3, #0
    ff80:	d00a      	beq.n	ff98 <xQueueSemaphoreTake+0xe4>
					{
						queueYIELD_IF_USING_PREEMPTION();
    ff82:	f64e 5304 	movw	r3, #60676	; 0xed04
    ff86:	f2ce 0300 	movt	r3, #57344	; 0xe000
    ff8a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
    ff8e:	601a      	str	r2, [r3, #0]
    ff90:	f3bf 8f4f 	dsb	sy
    ff94:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
    ff98:	f004 fb06 	bl	145a8 <vPortExitCritical>
				return pdPASS;
    ff9c:	f04f 0301 	mov.w	r3, #1
    ffa0:	e0a3      	b.n	100ea <RAM_SIZE+0xea>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
    ffa2:	683b      	ldr	r3, [r7, #0]
    ffa4:	2b00      	cmp	r3, #0
    ffa6:	d111      	bne.n	ffcc <xQueueSemaphoreTake+0x118>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
    ffa8:	69fb      	ldr	r3, [r7, #28]
    ffaa:	2b00      	cmp	r3, #0
    ffac:	d009      	beq.n	ffc2 <xQueueSemaphoreTake+0x10e>
    ffae:	f04f 0328 	mov.w	r3, #40	; 0x28
    ffb2:	f383 8811 	msr	BASEPRI, r3
    ffb6:	f3bf 8f6f 	isb	sy
    ffba:	f3bf 8f4f 	dsb	sy
    ffbe:	637b      	str	r3, [r7, #52]	; 0x34
    ffc0:	e7fe      	b.n	ffc0 <xQueueSemaphoreTake+0x10c>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
    ffc2:	f004 faf1 	bl	145a8 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
    ffc6:	f04f 0300 	mov.w	r3, #0
    ffca:	e08e      	b.n	100ea <RAM_SIZE+0xea>
				}
				else if( xEntryTimeSet == pdFALSE )
    ffcc:	697b      	ldr	r3, [r7, #20]
    ffce:	2b00      	cmp	r3, #0
    ffd0:	d107      	bne.n	ffe2 <xQueueSemaphoreTake+0x12e>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
    ffd2:	f107 030c 	add.w	r3, r7, #12
    ffd6:	4618      	mov	r0, r3
    ffd8:	f002 f930 	bl	1223c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
    ffdc:	f04f 0301 	mov.w	r3, #1
    ffe0:	617b      	str	r3, [r7, #20]
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
    ffe2:	f004 fae1 	bl	145a8 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
    ffe6:	f001 fbc7 	bl	11778 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
    ffea:	f004 faa5 	bl	14538 <vPortEnterCritical>
    ffee:	69bb      	ldr	r3, [r7, #24]
    fff0:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
    fff4:	b2db      	uxtb	r3, r3
    fff6:	b25b      	sxtb	r3, r3
    fff8:	f1b3 3fff 	cmp.w	r3, #4294967295
    fffc:	d104      	bne.n	10008 <RAM_SIZE+0x8>
    fffe:	69bb      	ldr	r3, [r7, #24]
   10000:	f04f 0200 	mov.w	r2, #0
   10004:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
   10008:	69bb      	ldr	r3, [r7, #24]
   1000a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
   1000e:	b2db      	uxtb	r3, r3
   10010:	b25b      	sxtb	r3, r3
   10012:	f1b3 3fff 	cmp.w	r3, #4294967295
   10016:	d104      	bne.n	10022 <RAM_SIZE+0x22>
   10018:	69bb      	ldr	r3, [r7, #24]
   1001a:	f04f 0200 	mov.w	r2, #0
   1001e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
   10022:	f004 fac1 	bl	145a8 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
   10026:	f107 020c 	add.w	r2, r7, #12
   1002a:	463b      	mov	r3, r7
   1002c:	4610      	mov	r0, r2
   1002e:	4619      	mov	r1, r3
   10030:	f002 f91c 	bl	1226c <xTaskCheckForTimeOut>
   10034:	4603      	mov	r3, r0
   10036:	2b00      	cmp	r3, #0
   10038:	d137      	bne.n	100aa <RAM_SIZE+0xaa>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
   1003a:	69b8      	ldr	r0, [r7, #24]
   1003c:	f000 fbfa 	bl	10834 <prvIsQueueEmpty>
   10040:	4603      	mov	r3, r0
   10042:	2b00      	cmp	r3, #0
   10044:	d02b      	beq.n	1009e <RAM_SIZE+0x9e>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
   10046:	69bb      	ldr	r3, [r7, #24]
   10048:	681b      	ldr	r3, [r3, #0]
   1004a:	2b00      	cmp	r3, #0
   1004c:	d10a      	bne.n	10064 <RAM_SIZE+0x64>
					{
						taskENTER_CRITICAL();
   1004e:	f004 fa73 	bl	14538 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
   10052:	69bb      	ldr	r3, [r7, #24]
   10054:	689b      	ldr	r3, [r3, #8]
   10056:	4618      	mov	r0, r3
   10058:	f002 fbaa 	bl	127b0 <xTaskPriorityInherit>
   1005c:	4603      	mov	r3, r0
   1005e:	61fb      	str	r3, [r7, #28]
						}
						taskEXIT_CRITICAL();
   10060:	f004 faa2 	bl	145a8 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
   10064:	69bb      	ldr	r3, [r7, #24]
   10066:	f103 0224 	add.w	r2, r3, #36	; 0x24
   1006a:	683b      	ldr	r3, [r7, #0]
   1006c:	4610      	mov	r0, r2
   1006e:	4619      	mov	r1, r3
   10070:	f001 ff40 	bl	11ef4 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
   10074:	69b8      	ldr	r0, [r7, #24]
   10076:	f000 fb87 	bl	10788 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
   1007a:	f001 fb8f 	bl	1179c <xTaskResumeAll>
   1007e:	4603      	mov	r3, r0
   10080:	2b00      	cmp	r3, #0
   10082:	f47f af58 	bne.w	ff36 <xQueueSemaphoreTake+0x82>
				{
					portYIELD_WITHIN_API();
   10086:	f64e 5304 	movw	r3, #60676	; 0xed04
   1008a:	f2ce 0300 	movt	r3, #57344	; 0xe000
   1008e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
   10092:	601a      	str	r2, [r3, #0]
   10094:	f3bf 8f4f 	dsb	sy
   10098:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
   1009c:	e74e      	b.n	ff3c <xQueueSemaphoreTake+0x88>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
   1009e:	69b8      	ldr	r0, [r7, #24]
   100a0:	f000 fb72 	bl	10788 <prvUnlockQueue>
				( void ) xTaskResumeAll();
   100a4:	f001 fb7a 	bl	1179c <xTaskResumeAll>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
   100a8:	e748      	b.n	ff3c <xQueueSemaphoreTake+0x88>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
   100aa:	69b8      	ldr	r0, [r7, #24]
   100ac:	f000 fb6c 	bl	10788 <prvUnlockQueue>
			( void ) xTaskResumeAll();
   100b0:	f001 fb74 	bl	1179c <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
   100b4:	69b8      	ldr	r0, [r7, #24]
   100b6:	f000 fbbd 	bl	10834 <prvIsQueueEmpty>
   100ba:	4603      	mov	r3, r0
   100bc:	2b00      	cmp	r3, #0
   100be:	f43f af3c 	beq.w	ff3a <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
   100c2:	69fb      	ldr	r3, [r7, #28]
   100c4:	2b00      	cmp	r3, #0
   100c6:	d00e      	beq.n	100e6 <RAM_SIZE+0xe6>
					{
						taskENTER_CRITICAL();
   100c8:	f004 fa36 	bl	14538 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
   100cc:	69b8      	ldr	r0, [r7, #24]
   100ce:	f000 faa1 	bl	10614 <prvGetDisinheritPriorityAfterTimeout>
   100d2:	4603      	mov	r3, r0
   100d4:	627b      	str	r3, [r7, #36]	; 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
   100d6:	69bb      	ldr	r3, [r7, #24]
   100d8:	689b      	ldr	r3, [r3, #8]
   100da:	4618      	mov	r0, r3
   100dc:	6a79      	ldr	r1, [r7, #36]	; 0x24
   100de:	f002 fcc3 	bl	12a68 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
   100e2:	f004 fa61 	bl	145a8 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
   100e6:	f04f 0300 	mov.w	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
   100ea:	4618      	mov	r0, r3
   100ec:	f107 0738 	add.w	r7, r7, #56	; 0x38
   100f0:	46bd      	mov	sp, r7
   100f2:	bd80      	pop	{r7, pc}

000100f4 <xQueuePeek>:
/*-----------------------------------------------------------*/

BaseType_t xQueuePeek( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
   100f4:	b580      	push	{r7, lr}
   100f6:	b08e      	sub	sp, #56	; 0x38
   100f8:	af00      	add	r7, sp, #0
   100fa:	60f8      	str	r0, [r7, #12]
   100fc:	60b9      	str	r1, [r7, #8]
   100fe:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
   10100:	f04f 0300 	mov.w	r3, #0
   10104:	61fb      	str	r3, [r7, #28]
TimeOut_t xTimeOut;
int8_t *pcOriginalReadPosition;
Queue_t * const pxQueue = xQueue;
   10106:	68fb      	ldr	r3, [r7, #12]
   10108:	627b      	str	r3, [r7, #36]	; 0x24

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
   1010a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   1010c:	2b00      	cmp	r3, #0
   1010e:	d109      	bne.n	10124 <xQueuePeek+0x30>
   10110:	f04f 0328 	mov.w	r3, #40	; 0x28
   10114:	f383 8811 	msr	BASEPRI, r3
   10118:	f3bf 8f6f 	isb	sy
   1011c:	f3bf 8f4f 	dsb	sy
   10120:	62fb      	str	r3, [r7, #44]	; 0x2c
   10122:	e7fe      	b.n	10122 <xQueuePeek+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
   10124:	68bb      	ldr	r3, [r7, #8]
   10126:	2b00      	cmp	r3, #0
   10128:	d103      	bne.n	10132 <xQueuePeek+0x3e>
   1012a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   1012c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
   1012e:	2b00      	cmp	r3, #0
   10130:	d102      	bne.n	10138 <xQueuePeek+0x44>
   10132:	f04f 0301 	mov.w	r3, #1
   10136:	e001      	b.n	1013c <xQueuePeek+0x48>
   10138:	f04f 0300 	mov.w	r3, #0
   1013c:	2b00      	cmp	r3, #0
   1013e:	d109      	bne.n	10154 <xQueuePeek+0x60>
   10140:	f04f 0328 	mov.w	r3, #40	; 0x28
   10144:	f383 8811 	msr	BASEPRI, r3
   10148:	f3bf 8f6f 	isb	sy
   1014c:	f3bf 8f4f 	dsb	sy
   10150:	633b      	str	r3, [r7, #48]	; 0x30
   10152:	e7fe      	b.n	10152 <xQueuePeek+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
   10154:	f002 fb08 	bl	12768 <xTaskGetSchedulerState>
   10158:	4603      	mov	r3, r0
   1015a:	2b00      	cmp	r3, #0
   1015c:	d102      	bne.n	10164 <xQueuePeek+0x70>
   1015e:	687b      	ldr	r3, [r7, #4]
   10160:	2b00      	cmp	r3, #0
   10162:	d102      	bne.n	1016a <xQueuePeek+0x76>
   10164:	f04f 0301 	mov.w	r3, #1
   10168:	e001      	b.n	1016e <xQueuePeek+0x7a>
   1016a:	f04f 0300 	mov.w	r3, #0
   1016e:	2b00      	cmp	r3, #0
   10170:	d10c      	bne.n	1018c <xQueuePeek+0x98>
   10172:	f04f 0328 	mov.w	r3, #40	; 0x28
   10176:	f383 8811 	msr	BASEPRI, r3
   1017a:	f3bf 8f6f 	isb	sy
   1017e:	f3bf 8f4f 	dsb	sy
   10182:	637b      	str	r3, [r7, #52]	; 0x34
   10184:	e7fe      	b.n	10184 <xQueuePeek+0x90>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
   10186:	bf00      	nop
   10188:	e000      	b.n	1018c <xQueuePeek+0x98>
   1018a:	bf00      	nop
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
   1018c:	f004 f9d4 	bl	14538 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
   10190:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   10192:	6b9b      	ldr	r3, [r3, #56]	; 0x38
   10194:	62bb      	str	r3, [r7, #40]	; 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
   10196:	6abb      	ldr	r3, [r7, #40]	; 0x28
   10198:	2b00      	cmp	r3, #0
   1019a:	d026      	beq.n	101ea <xQueuePeek+0xf6>
			{
				/* Remember the read position so it can be reset after the data
				is read from the queue as this function is only peeking the
				data, not removing it. */
				pcOriginalReadPosition = pxQueue->u.xQueue.pcReadFrom;
   1019c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   1019e:	68db      	ldr	r3, [r3, #12]
   101a0:	623b      	str	r3, [r7, #32]

				prvCopyDataFromQueue( pxQueue, pvBuffer );
   101a2:	6a78      	ldr	r0, [r7, #36]	; 0x24
   101a4:	68b9      	ldr	r1, [r7, #8]
   101a6:	f000 fac7 	bl	10738 <prvCopyDataFromQueue>
				traceQUEUE_PEEK( pxQueue );

				/* The data is not being removed, so reset the read pointer. */
				pxQueue->u.xQueue.pcReadFrom = pcOriginalReadPosition;
   101aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   101ac:	6a3a      	ldr	r2, [r7, #32]
   101ae:	60da      	str	r2, [r3, #12]

				/* The data is being left in the queue, so see if there are
				any other tasks waiting for the data. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
   101b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   101b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
   101b4:	2b00      	cmp	r3, #0
   101b6:	d013      	beq.n	101e0 <xQueuePeek+0xec>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
   101b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   101ba:	f103 0324 	add.w	r3, r3, #36	; 0x24
   101be:	4618      	mov	r0, r3
   101c0:	f001 ff2c 	bl	1201c <xTaskRemoveFromEventList>
   101c4:	4603      	mov	r3, r0
   101c6:	2b00      	cmp	r3, #0
   101c8:	d00a      	beq.n	101e0 <xQueuePeek+0xec>
					{
						/* The task waiting has a higher priority than this task. */
						queueYIELD_IF_USING_PREEMPTION();
   101ca:	f64e 5304 	movw	r3, #60676	; 0xed04
   101ce:	f2ce 0300 	movt	r3, #57344	; 0xe000
   101d2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
   101d6:	601a      	str	r2, [r3, #0]
   101d8:	f3bf 8f4f 	dsb	sy
   101dc:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
   101e0:	f004 f9e2 	bl	145a8 <vPortExitCritical>
				return pdPASS;
   101e4:	f04f 0301 	mov.w	r3, #1
   101e8:	e076      	b.n	102d8 <xQueuePeek+0x1e4>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
   101ea:	687b      	ldr	r3, [r7, #4]
   101ec:	2b00      	cmp	r3, #0
   101ee:	d104      	bne.n	101fa <xQueuePeek+0x106>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
   101f0:	f004 f9da 	bl	145a8 <vPortExitCritical>
					traceQUEUE_PEEK_FAILED( pxQueue );
					return errQUEUE_EMPTY;
   101f4:	f04f 0300 	mov.w	r3, #0
   101f8:	e06e      	b.n	102d8 <xQueuePeek+0x1e4>
				}
				else if( xEntryTimeSet == pdFALSE )
   101fa:	69fb      	ldr	r3, [r7, #28]
   101fc:	2b00      	cmp	r3, #0
   101fe:	d107      	bne.n	10210 <xQueuePeek+0x11c>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure ready to enter the blocked
					state. */
					vTaskInternalSetTimeOutState( &xTimeOut );
   10200:	f107 0314 	add.w	r3, r7, #20
   10204:	4618      	mov	r0, r3
   10206:	f002 f819 	bl	1223c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
   1020a:	f04f 0301 	mov.w	r3, #1
   1020e:	61fb      	str	r3, [r7, #28]
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
   10210:	f004 f9ca 	bl	145a8 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
   10214:	f001 fab0 	bl	11778 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
   10218:	f004 f98e 	bl	14538 <vPortEnterCritical>
   1021c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   1021e:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
   10222:	b2db      	uxtb	r3, r3
   10224:	b25b      	sxtb	r3, r3
   10226:	f1b3 3fff 	cmp.w	r3, #4294967295
   1022a:	d104      	bne.n	10236 <xQueuePeek+0x142>
   1022c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   1022e:	f04f 0200 	mov.w	r2, #0
   10232:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
   10236:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   10238:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
   1023c:	b2db      	uxtb	r3, r3
   1023e:	b25b      	sxtb	r3, r3
   10240:	f1b3 3fff 	cmp.w	r3, #4294967295
   10244:	d104      	bne.n	10250 <xQueuePeek+0x15c>
   10246:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   10248:	f04f 0200 	mov.w	r2, #0
   1024c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
   10250:	f004 f9aa 	bl	145a8 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
   10254:	f107 0214 	add.w	r2, r7, #20
   10258:	f107 0304 	add.w	r3, r7, #4
   1025c:	4610      	mov	r0, r2
   1025e:	4619      	mov	r1, r3
   10260:	f002 f804 	bl	1226c <xTaskCheckForTimeOut>
   10264:	4603      	mov	r3, r0
   10266:	2b00      	cmp	r3, #0
   10268:	d128      	bne.n	102bc <xQueuePeek+0x1c8>
		{
			/* Timeout has not expired yet, check to see if there is data in the
			queue now, and if not enter the Blocked state to wait for data. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
   1026a:	6a78      	ldr	r0, [r7, #36]	; 0x24
   1026c:	f000 fae2 	bl	10834 <prvIsQueueEmpty>
   10270:	4603      	mov	r3, r0
   10272:	2b00      	cmp	r3, #0
   10274:	d01c      	beq.n	102b0 <xQueuePeek+0x1bc>
			{
				traceBLOCKING_ON_QUEUE_PEEK( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
   10276:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   10278:	f103 0224 	add.w	r2, r3, #36	; 0x24
   1027c:	687b      	ldr	r3, [r7, #4]
   1027e:	4610      	mov	r0, r2
   10280:	4619      	mov	r1, r3
   10282:	f001 fe37 	bl	11ef4 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
   10286:	6a78      	ldr	r0, [r7, #36]	; 0x24
   10288:	f000 fa7e 	bl	10788 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
   1028c:	f001 fa86 	bl	1179c <xTaskResumeAll>
   10290:	4603      	mov	r3, r0
   10292:	2b00      	cmp	r3, #0
   10294:	f47f af77 	bne.w	10186 <xQueuePeek+0x92>
				{
					portYIELD_WITHIN_API();
   10298:	f64e 5304 	movw	r3, #60676	; 0xed04
   1029c:	f2ce 0300 	movt	r3, #57344	; 0xe000
   102a0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
   102a4:	601a      	str	r2, [r3, #0]
   102a6:	f3bf 8f4f 	dsb	sy
   102aa:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
   102ae:	e76d      	b.n	1018c <xQueuePeek+0x98>
			}
			else
			{
				/* There is data in the queue now, so don't enter the blocked
				state, instead return to try and obtain the data. */
				prvUnlockQueue( pxQueue );
   102b0:	6a78      	ldr	r0, [r7, #36]	; 0x24
   102b2:	f000 fa69 	bl	10788 <prvUnlockQueue>
				( void ) xTaskResumeAll();
   102b6:	f001 fa71 	bl	1179c <xTaskResumeAll>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
   102ba:	e767      	b.n	1018c <xQueuePeek+0x98>
		}
		else
		{
			/* The timeout has expired.  If there is still no data in the queue
			exit, otherwise go back and try to read the data again. */
			prvUnlockQueue( pxQueue );
   102bc:	6a78      	ldr	r0, [r7, #36]	; 0x24
   102be:	f000 fa63 	bl	10788 <prvUnlockQueue>
			( void ) xTaskResumeAll();
   102c2:	f001 fa6b 	bl	1179c <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
   102c6:	6a78      	ldr	r0, [r7, #36]	; 0x24
   102c8:	f000 fab4 	bl	10834 <prvIsQueueEmpty>
   102cc:	4603      	mov	r3, r0
   102ce:	2b00      	cmp	r3, #0
   102d0:	f43f af5b 	beq.w	1018a <xQueuePeek+0x96>
			{
				traceQUEUE_PEEK_FAILED( pxQueue );
				return errQUEUE_EMPTY;
   102d4:	f04f 0300 	mov.w	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
   102d8:	4618      	mov	r0, r3
   102da:	f107 0738 	add.w	r7, r7, #56	; 0x38
   102de:	46bd      	mov	sp, r7
   102e0:	bd80      	pop	{r7, pc}
   102e2:	bf00      	nop

000102e4 <xQueueReceiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
   102e4:	b580      	push	{r7, lr}
   102e6:	b08e      	sub	sp, #56	; 0x38
   102e8:	af00      	add	r7, sp, #0
   102ea:	60f8      	str	r0, [r7, #12]
   102ec:	60b9      	str	r1, [r7, #8]
   102ee:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
   102f0:	68fb      	ldr	r3, [r7, #12]
   102f2:	61bb      	str	r3, [r7, #24]

	configASSERT( pxQueue );
   102f4:	69bb      	ldr	r3, [r7, #24]
   102f6:	2b00      	cmp	r3, #0
   102f8:	d109      	bne.n	1030e <xQueueReceiveFromISR+0x2a>
   102fa:	f04f 0328 	mov.w	r3, #40	; 0x28
   102fe:	f383 8811 	msr	BASEPRI, r3
   10302:	f3bf 8f6f 	isb	sy
   10306:	f3bf 8f4f 	dsb	sy
   1030a:	627b      	str	r3, [r7, #36]	; 0x24
   1030c:	e7fe      	b.n	1030c <xQueueReceiveFromISR+0x28>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
   1030e:	68bb      	ldr	r3, [r7, #8]
   10310:	2b00      	cmp	r3, #0
   10312:	d103      	bne.n	1031c <xQueueReceiveFromISR+0x38>
   10314:	69bb      	ldr	r3, [r7, #24]
   10316:	6c1b      	ldr	r3, [r3, #64]	; 0x40
   10318:	2b00      	cmp	r3, #0
   1031a:	d102      	bne.n	10322 <xQueueReceiveFromISR+0x3e>
   1031c:	f04f 0301 	mov.w	r3, #1
   10320:	e001      	b.n	10326 <xQueueReceiveFromISR+0x42>
   10322:	f04f 0300 	mov.w	r3, #0
   10326:	2b00      	cmp	r3, #0
   10328:	d109      	bne.n	1033e <xQueueReceiveFromISR+0x5a>
   1032a:	f04f 0328 	mov.w	r3, #40	; 0x28
   1032e:	f383 8811 	msr	BASEPRI, r3
   10332:	f3bf 8f6f 	isb	sy
   10336:	f3bf 8f4f 	dsb	sy
   1033a:	62bb      	str	r3, [r7, #40]	; 0x28
   1033c:	e7fe      	b.n	1033c <xQueueReceiveFromISR+0x58>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
   1033e:	f004 f9df 	bl	14700 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
   10342:	f3ef 8211 	mrs	r2, BASEPRI
   10346:	f04f 0328 	mov.w	r3, #40	; 0x28
   1034a:	f383 8811 	msr	BASEPRI, r3
   1034e:	f3bf 8f6f 	isb	sy
   10352:	f3bf 8f4f 	dsb	sy
   10356:	633a      	str	r2, [r7, #48]	; 0x30
   10358:	62fb      	str	r3, [r7, #44]	; 0x2c
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
   1035a:	6b3b      	ldr	r3, [r7, #48]	; 0x30

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
   1035c:	617b      	str	r3, [r7, #20]
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
   1035e:	69bb      	ldr	r3, [r7, #24]
   10360:	6b9b      	ldr	r3, [r3, #56]	; 0x38
   10362:	61fb      	str	r3, [r7, #28]

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
   10364:	69fb      	ldr	r3, [r7, #28]
   10366:	2b00      	cmp	r3, #0
   10368:	d03a      	beq.n	103e0 <xQueueReceiveFromISR+0xfc>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
   1036a:	69bb      	ldr	r3, [r7, #24]
   1036c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
   10370:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
   10374:	69b8      	ldr	r0, [r7, #24]
   10376:	68b9      	ldr	r1, [r7, #8]
   10378:	f000 f9de 	bl	10738 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
   1037c:	69fb      	ldr	r3, [r7, #28]
   1037e:	f103 32ff 	add.w	r2, r3, #4294967295
   10382:	69bb      	ldr	r3, [r7, #24]
   10384:	639a      	str	r2, [r3, #56]	; 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
   10386:	f997 3023 	ldrsb.w	r3, [r7, #35]	; 0x23
   1038a:	f1b3 3fff 	cmp.w	r3, #4294967295
   1038e:	d114      	bne.n	103ba <xQueueReceiveFromISR+0xd6>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
   10390:	69bb      	ldr	r3, [r7, #24]
   10392:	691b      	ldr	r3, [r3, #16]
   10394:	2b00      	cmp	r3, #0
   10396:	d01a      	beq.n	103ce <xQueueReceiveFromISR+0xea>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
   10398:	69bb      	ldr	r3, [r7, #24]
   1039a:	f103 0310 	add.w	r3, r3, #16
   1039e:	4618      	mov	r0, r3
   103a0:	f001 fe3c 	bl	1201c <xTaskRemoveFromEventList>
   103a4:	4603      	mov	r3, r0
   103a6:	2b00      	cmp	r3, #0
   103a8:	d013      	beq.n	103d2 <xQueueReceiveFromISR+0xee>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
   103aa:	687b      	ldr	r3, [r7, #4]
   103ac:	2b00      	cmp	r3, #0
   103ae:	d012      	beq.n	103d6 <xQueueReceiveFromISR+0xf2>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
   103b0:	687b      	ldr	r3, [r7, #4]
   103b2:	f04f 0201 	mov.w	r2, #1
   103b6:	601a      	str	r2, [r3, #0]
   103b8:	e00e      	b.n	103d8 <xQueueReceiveFromISR+0xf4>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
   103ba:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
   103be:	f103 0301 	add.w	r3, r3, #1
   103c2:	b2db      	uxtb	r3, r3
   103c4:	461a      	mov	r2, r3
   103c6:	69bb      	ldr	r3, [r7, #24]
   103c8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
   103cc:	e004      	b.n	103d8 <xQueueReceiveFromISR+0xf4>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
   103ce:	bf00      	nop
   103d0:	e002      	b.n	103d8 <xQueueReceiveFromISR+0xf4>
   103d2:	bf00      	nop
   103d4:	e000      	b.n	103d8 <xQueueReceiveFromISR+0xf4>
   103d6:	bf00      	nop
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
			}

			xReturn = pdPASS;
   103d8:	f04f 0301 	mov.w	r3, #1
   103dc:	613b      	str	r3, [r7, #16]
   103de:	e002      	b.n	103e6 <xQueueReceiveFromISR+0x102>
		}
		else
		{
			xReturn = pdFAIL;
   103e0:	f04f 0300 	mov.w	r3, #0
   103e4:	613b      	str	r3, [r7, #16]
   103e6:	697b      	ldr	r3, [r7, #20]
   103e8:	637b      	str	r3, [r7, #52]	; 0x34
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
   103ea:	6b7b      	ldr	r3, [r7, #52]	; 0x34
   103ec:	f383 8811 	msr	BASEPRI, r3
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
   103f0:	693b      	ldr	r3, [r7, #16]
}
   103f2:	4618      	mov	r0, r3
   103f4:	f107 0738 	add.w	r7, r7, #56	; 0x38
   103f8:	46bd      	mov	sp, r7
   103fa:	bd80      	pop	{r7, pc}

000103fc <xQueuePeekFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueuePeekFromISR( QueueHandle_t xQueue,  void * const pvBuffer )
{
   103fc:	b580      	push	{r7, lr}
   103fe:	b08c      	sub	sp, #48	; 0x30
   10400:	af00      	add	r7, sp, #0
   10402:	6078      	str	r0, [r7, #4]
   10404:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
int8_t *pcOriginalReadPosition;
Queue_t * const pxQueue = xQueue;
   10406:	687b      	ldr	r3, [r7, #4]
   10408:	617b      	str	r3, [r7, #20]

	configASSERT( pxQueue );
   1040a:	697b      	ldr	r3, [r7, #20]
   1040c:	2b00      	cmp	r3, #0
   1040e:	d109      	bne.n	10424 <xQueuePeekFromISR+0x28>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
   10410:	f04f 0328 	mov.w	r3, #40	; 0x28
   10414:	f383 8811 	msr	BASEPRI, r3
   10418:	f3bf 8f6f 	isb	sy
   1041c:	f3bf 8f4f 	dsb	sy
   10420:	61bb      	str	r3, [r7, #24]
   10422:	e7fe      	b.n	10422 <xQueuePeekFromISR+0x26>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
   10424:	683b      	ldr	r3, [r7, #0]
   10426:	2b00      	cmp	r3, #0
   10428:	d103      	bne.n	10432 <xQueuePeekFromISR+0x36>
   1042a:	697b      	ldr	r3, [r7, #20]
   1042c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
   1042e:	2b00      	cmp	r3, #0
   10430:	d102      	bne.n	10438 <xQueuePeekFromISR+0x3c>
   10432:	f04f 0301 	mov.w	r3, #1
   10436:	e001      	b.n	1043c <xQueuePeekFromISR+0x40>
   10438:	f04f 0300 	mov.w	r3, #0
   1043c:	2b00      	cmp	r3, #0
   1043e:	d109      	bne.n	10454 <xQueuePeekFromISR+0x58>
   10440:	f04f 0328 	mov.w	r3, #40	; 0x28
   10444:	f383 8811 	msr	BASEPRI, r3
   10448:	f3bf 8f6f 	isb	sy
   1044c:	f3bf 8f4f 	dsb	sy
   10450:	61fb      	str	r3, [r7, #28]
   10452:	e7fe      	b.n	10452 <xQueuePeekFromISR+0x56>
	configASSERT( pxQueue->uxItemSize != 0 ); /* Can't peek a semaphore. */
   10454:	697b      	ldr	r3, [r7, #20]
   10456:	6c1b      	ldr	r3, [r3, #64]	; 0x40
   10458:	2b00      	cmp	r3, #0
   1045a:	d109      	bne.n	10470 <xQueuePeekFromISR+0x74>
   1045c:	f04f 0328 	mov.w	r3, #40	; 0x28
   10460:	f383 8811 	msr	BASEPRI, r3
   10464:	f3bf 8f6f 	isb	sy
   10468:	f3bf 8f4f 	dsb	sy
   1046c:	623b      	str	r3, [r7, #32]
   1046e:	e7fe      	b.n	1046e <xQueuePeekFromISR+0x72>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
   10470:	f004 f946 	bl	14700 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
   10474:	f3ef 8211 	mrs	r2, BASEPRI
   10478:	f04f 0328 	mov.w	r3, #40	; 0x28
   1047c:	f383 8811 	msr	BASEPRI, r3
   10480:	f3bf 8f6f 	isb	sy
   10484:	f3bf 8f4f 	dsb	sy
   10488:	62ba      	str	r2, [r7, #40]	; 0x28
   1048a:	627b      	str	r3, [r7, #36]	; 0x24
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
   1048c:	6abb      	ldr	r3, [r7, #40]	; 0x28

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
   1048e:	60fb      	str	r3, [r7, #12]
	{
		/* Cannot block in an ISR, so check there is data available. */
		if( pxQueue->uxMessagesWaiting > ( UBaseType_t ) 0 )
   10490:	697b      	ldr	r3, [r7, #20]
   10492:	6b9b      	ldr	r3, [r3, #56]	; 0x38
   10494:	2b00      	cmp	r3, #0
   10496:	d00d      	beq.n	104b4 <xQueuePeekFromISR+0xb8>
		{
			traceQUEUE_PEEK_FROM_ISR( pxQueue );

			/* Remember the read position so it can be reset as nothing is
			actually being removed from the queue. */
			pcOriginalReadPosition = pxQueue->u.xQueue.pcReadFrom;
   10498:	697b      	ldr	r3, [r7, #20]
   1049a:	68db      	ldr	r3, [r3, #12]
   1049c:	613b      	str	r3, [r7, #16]
			prvCopyDataFromQueue( pxQueue, pvBuffer );
   1049e:	6978      	ldr	r0, [r7, #20]
   104a0:	6839      	ldr	r1, [r7, #0]
   104a2:	f000 f949 	bl	10738 <prvCopyDataFromQueue>
			pxQueue->u.xQueue.pcReadFrom = pcOriginalReadPosition;
   104a6:	697b      	ldr	r3, [r7, #20]
   104a8:	693a      	ldr	r2, [r7, #16]
   104aa:	60da      	str	r2, [r3, #12]

			xReturn = pdPASS;
   104ac:	f04f 0301 	mov.w	r3, #1
   104b0:	60bb      	str	r3, [r7, #8]
   104b2:	e002      	b.n	104ba <xQueuePeekFromISR+0xbe>
		}
		else
		{
			xReturn = pdFAIL;
   104b4:	f04f 0300 	mov.w	r3, #0
   104b8:	60bb      	str	r3, [r7, #8]
   104ba:	68fb      	ldr	r3, [r7, #12]
   104bc:	62fb      	str	r3, [r7, #44]	; 0x2c
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
   104be:	6afb      	ldr	r3, [r7, #44]	; 0x2c
   104c0:	f383 8811 	msr	BASEPRI, r3
			traceQUEUE_PEEK_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
   104c4:	68bb      	ldr	r3, [r7, #8]
}
   104c6:	4618      	mov	r0, r3
   104c8:	f107 0730 	add.w	r7, r7, #48	; 0x30
   104cc:	46bd      	mov	sp, r7
   104ce:	bd80      	pop	{r7, pc}

000104d0 <uxQueueMessagesWaiting>:
/*-----------------------------------------------------------*/

UBaseType_t uxQueueMessagesWaiting( const QueueHandle_t xQueue )
{
   104d0:	b580      	push	{r7, lr}
   104d2:	b084      	sub	sp, #16
   104d4:	af00      	add	r7, sp, #0
   104d6:	6078      	str	r0, [r7, #4]
UBaseType_t uxReturn;

	configASSERT( xQueue );
   104d8:	687b      	ldr	r3, [r7, #4]
   104da:	2b00      	cmp	r3, #0
   104dc:	d109      	bne.n	104f2 <uxQueueMessagesWaiting+0x22>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
   104de:	f04f 0328 	mov.w	r3, #40	; 0x28
   104e2:	f383 8811 	msr	BASEPRI, r3
   104e6:	f3bf 8f6f 	isb	sy
   104ea:	f3bf 8f4f 	dsb	sy
   104ee:	60fb      	str	r3, [r7, #12]
   104f0:	e7fe      	b.n	104f0 <uxQueueMessagesWaiting+0x20>

	taskENTER_CRITICAL();
   104f2:	f004 f821 	bl	14538 <vPortEnterCritical>
	{
		uxReturn = ( ( Queue_t * ) xQueue )->uxMessagesWaiting;
   104f6:	687b      	ldr	r3, [r7, #4]
   104f8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
   104fa:	60bb      	str	r3, [r7, #8]
	}
	taskEXIT_CRITICAL();
   104fc:	f004 f854 	bl	145a8 <vPortExitCritical>

	return uxReturn;
   10500:	68bb      	ldr	r3, [r7, #8]
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
   10502:	4618      	mov	r0, r3
   10504:	f107 0710 	add.w	r7, r7, #16
   10508:	46bd      	mov	sp, r7
   1050a:	bd80      	pop	{r7, pc}

0001050c <uxQueueSpacesAvailable>:
/*-----------------------------------------------------------*/

UBaseType_t uxQueueSpacesAvailable( const QueueHandle_t xQueue )
{
   1050c:	b580      	push	{r7, lr}
   1050e:	b086      	sub	sp, #24
   10510:	af00      	add	r7, sp, #0
   10512:	6078      	str	r0, [r7, #4]
UBaseType_t uxReturn;
Queue_t * const pxQueue = xQueue;
   10514:	687b      	ldr	r3, [r7, #4]
   10516:	613b      	str	r3, [r7, #16]

	configASSERT( pxQueue );
   10518:	693b      	ldr	r3, [r7, #16]
   1051a:	2b00      	cmp	r3, #0
   1051c:	d109      	bne.n	10532 <uxQueueSpacesAvailable+0x26>
   1051e:	f04f 0328 	mov.w	r3, #40	; 0x28
   10522:	f383 8811 	msr	BASEPRI, r3
   10526:	f3bf 8f6f 	isb	sy
   1052a:	f3bf 8f4f 	dsb	sy
   1052e:	617b      	str	r3, [r7, #20]
   10530:	e7fe      	b.n	10530 <uxQueueSpacesAvailable+0x24>

	taskENTER_CRITICAL();
   10532:	f004 f801 	bl	14538 <vPortEnterCritical>
	{
		uxReturn = pxQueue->uxLength - pxQueue->uxMessagesWaiting;
   10536:	693b      	ldr	r3, [r7, #16]
   10538:	6bda      	ldr	r2, [r3, #60]	; 0x3c
   1053a:	693b      	ldr	r3, [r7, #16]
   1053c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
   1053e:	ebc3 0302 	rsb	r3, r3, r2
   10542:	60fb      	str	r3, [r7, #12]
	}
	taskEXIT_CRITICAL();
   10544:	f004 f830 	bl	145a8 <vPortExitCritical>

	return uxReturn;
   10548:	68fb      	ldr	r3, [r7, #12]
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
   1054a:	4618      	mov	r0, r3
   1054c:	f107 0718 	add.w	r7, r7, #24
   10550:	46bd      	mov	sp, r7
   10552:	bd80      	pop	{r7, pc}

00010554 <uxQueueMessagesWaitingFromISR>:
/*-----------------------------------------------------------*/

UBaseType_t uxQueueMessagesWaitingFromISR( const QueueHandle_t xQueue )
{
   10554:	b480      	push	{r7}
   10556:	b087      	sub	sp, #28
   10558:	af00      	add	r7, sp, #0
   1055a:	6078      	str	r0, [r7, #4]
UBaseType_t uxReturn;
Queue_t * const pxQueue = xQueue;
   1055c:	687b      	ldr	r3, [r7, #4]
   1055e:	613b      	str	r3, [r7, #16]

	configASSERT( pxQueue );
   10560:	693b      	ldr	r3, [r7, #16]
   10562:	2b00      	cmp	r3, #0
   10564:	d109      	bne.n	1057a <uxQueueMessagesWaitingFromISR+0x26>
   10566:	f04f 0328 	mov.w	r3, #40	; 0x28
   1056a:	f383 8811 	msr	BASEPRI, r3
   1056e:	f3bf 8f6f 	isb	sy
   10572:	f3bf 8f4f 	dsb	sy
   10576:	617b      	str	r3, [r7, #20]
   10578:	e7fe      	b.n	10578 <uxQueueMessagesWaitingFromISR+0x24>
	uxReturn = pxQueue->uxMessagesWaiting;
   1057a:	693b      	ldr	r3, [r7, #16]
   1057c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
   1057e:	60fb      	str	r3, [r7, #12]

	return uxReturn;
   10580:	68fb      	ldr	r3, [r7, #12]
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
   10582:	4618      	mov	r0, r3
   10584:	f107 071c 	add.w	r7, r7, #28
   10588:	46bd      	mov	sp, r7
   1058a:	bc80      	pop	{r7}
   1058c:	4770      	bx	lr
   1058e:	bf00      	nop

00010590 <vQueueDelete>:
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
   10590:	b580      	push	{r7, lr}
   10592:	b084      	sub	sp, #16
   10594:	af00      	add	r7, sp, #0
   10596:	6078      	str	r0, [r7, #4]
Queue_t * const pxQueue = xQueue;
   10598:	687b      	ldr	r3, [r7, #4]
   1059a:	60bb      	str	r3, [r7, #8]

	configASSERT( pxQueue );
   1059c:	68bb      	ldr	r3, [r7, #8]
   1059e:	2b00      	cmp	r3, #0
   105a0:	d109      	bne.n	105b6 <vQueueDelete+0x26>
   105a2:	f04f 0328 	mov.w	r3, #40	; 0x28
   105a6:	f383 8811 	msr	BASEPRI, r3
   105aa:	f3bf 8f6f 	isb	sy
   105ae:	f3bf 8f4f 	dsb	sy
   105b2:	60fb      	str	r3, [r7, #12]
   105b4:	e7fe      	b.n	105b4 <vQueueDelete+0x24>

	#if( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) )
	{
		/* The queue can only have been allocated dynamically - free it
		again. */
		vPortFree( pxQueue );
   105b6:	68b8      	ldr	r0, [r7, #8]
   105b8:	f003 fdf8 	bl	141ac <vPortFree>
		/* The queue must have been statically allocated, so is not going to be
		deleted.  Avoid compiler warnings about the unused parameter. */
		( void ) pxQueue;
	}
	#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
}
   105bc:	f107 0710 	add.w	r7, r7, #16
   105c0:	46bd      	mov	sp, r7
   105c2:	bd80      	pop	{r7, pc}

000105c4 <uxQueueGetQueueNumber>:
/*-----------------------------------------------------------*/

#if ( configUSE_TRACE_FACILITY == 1 )

	UBaseType_t uxQueueGetQueueNumber( QueueHandle_t xQueue )
	{
   105c4:	b480      	push	{r7}
   105c6:	b083      	sub	sp, #12
   105c8:	af00      	add	r7, sp, #0
   105ca:	6078      	str	r0, [r7, #4]
		return ( ( Queue_t * ) xQueue )->uxQueueNumber;
   105cc:	687b      	ldr	r3, [r7, #4]
   105ce:	6c9b      	ldr	r3, [r3, #72]	; 0x48
	}
   105d0:	4618      	mov	r0, r3
   105d2:	f107 070c 	add.w	r7, r7, #12
   105d6:	46bd      	mov	sp, r7
   105d8:	bc80      	pop	{r7}
   105da:	4770      	bx	lr

000105dc <vQueueSetQueueNumber>:
/*-----------------------------------------------------------*/

#if ( configUSE_TRACE_FACILITY == 1 )

	void vQueueSetQueueNumber( QueueHandle_t xQueue, UBaseType_t uxQueueNumber )
	{
   105dc:	b480      	push	{r7}
   105de:	b083      	sub	sp, #12
   105e0:	af00      	add	r7, sp, #0
   105e2:	6078      	str	r0, [r7, #4]
   105e4:	6039      	str	r1, [r7, #0]
		( ( Queue_t * ) xQueue )->uxQueueNumber = uxQueueNumber;
   105e6:	687b      	ldr	r3, [r7, #4]
   105e8:	683a      	ldr	r2, [r7, #0]
   105ea:	649a      	str	r2, [r3, #72]	; 0x48
	}
   105ec:	f107 070c 	add.w	r7, r7, #12
   105f0:	46bd      	mov	sp, r7
   105f2:	bc80      	pop	{r7}
   105f4:	4770      	bx	lr
   105f6:	bf00      	nop

000105f8 <ucQueueGetQueueType>:
/*-----------------------------------------------------------*/

#if ( configUSE_TRACE_FACILITY == 1 )

	uint8_t ucQueueGetQueueType( QueueHandle_t xQueue )
	{
   105f8:	b480      	push	{r7}
   105fa:	b083      	sub	sp, #12
   105fc:	af00      	add	r7, sp, #0
   105fe:	6078      	str	r0, [r7, #4]
		return ( ( Queue_t * ) xQueue )->ucQueueType;
   10600:	687b      	ldr	r3, [r7, #4]
   10602:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
	}
   10606:	4618      	mov	r0, r3
   10608:	f107 070c 	add.w	r7, r7, #12
   1060c:	46bd      	mov	sp, r7
   1060e:	bc80      	pop	{r7}
   10610:	4770      	bx	lr
   10612:	bf00      	nop

00010614 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
   10614:	b480      	push	{r7}
   10616:	b085      	sub	sp, #20
   10618:	af00      	add	r7, sp, #0
   1061a:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
   1061c:	687b      	ldr	r3, [r7, #4]
   1061e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
   10620:	2b00      	cmp	r3, #0
   10622:	d006      	beq.n	10632 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
   10624:	687b      	ldr	r3, [r7, #4]
   10626:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   10628:	681b      	ldr	r3, [r3, #0]
   1062a:	f1c3 0305 	rsb	r3, r3, #5
   1062e:	60fb      	str	r3, [r7, #12]
   10630:	e002      	b.n	10638 <prvGetDisinheritPriorityAfterTimeout+0x24>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
   10632:	f04f 0300 	mov.w	r3, #0
   10636:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
   10638:	68fb      	ldr	r3, [r7, #12]
	}
   1063a:	4618      	mov	r0, r3
   1063c:	f107 0714 	add.w	r7, r7, #20
   10640:	46bd      	mov	sp, r7
   10642:	bc80      	pop	{r7}
   10644:	4770      	bx	lr
   10646:	bf00      	nop

00010648 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
   10648:	b580      	push	{r7, lr}
   1064a:	b086      	sub	sp, #24
   1064c:	af00      	add	r7, sp, #0
   1064e:	60f8      	str	r0, [r7, #12]
   10650:	60b9      	str	r1, [r7, #8]
   10652:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
   10654:	f04f 0300 	mov.w	r3, #0
   10658:	613b      	str	r3, [r7, #16]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
   1065a:	68fb      	ldr	r3, [r7, #12]
   1065c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
   1065e:	617b      	str	r3, [r7, #20]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
   10660:	68fb      	ldr	r3, [r7, #12]
   10662:	6c1b      	ldr	r3, [r3, #64]	; 0x40
   10664:	2b00      	cmp	r3, #0
   10666:	d10f      	bne.n	10688 <prvCopyDataToQueue+0x40>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
   10668:	68fb      	ldr	r3, [r7, #12]
   1066a:	681b      	ldr	r3, [r3, #0]
   1066c:	2b00      	cmp	r3, #0
   1066e:	d155      	bne.n	1071c <prvCopyDataToQueue+0xd4>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
   10670:	68fb      	ldr	r3, [r7, #12]
   10672:	689b      	ldr	r3, [r3, #8]
   10674:	4618      	mov	r0, r3
   10676:	f002 f951 	bl	1291c <xTaskPriorityDisinherit>
   1067a:	4603      	mov	r3, r0
   1067c:	613b      	str	r3, [r7, #16]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
   1067e:	68fb      	ldr	r3, [r7, #12]
   10680:	f04f 0200 	mov.w	r2, #0
   10684:	609a      	str	r2, [r3, #8]
   10686:	e04c      	b.n	10722 <prvCopyDataToQueue+0xda>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
   10688:	687b      	ldr	r3, [r7, #4]
   1068a:	2b00      	cmp	r3, #0
   1068c:	d11a      	bne.n	106c4 <prvCopyDataToQueue+0x7c>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
   1068e:	68fb      	ldr	r3, [r7, #12]
   10690:	685a      	ldr	r2, [r3, #4]
   10692:	68fb      	ldr	r3, [r7, #12]
   10694:	6c1b      	ldr	r3, [r3, #64]	; 0x40
   10696:	4610      	mov	r0, r2
   10698:	68b9      	ldr	r1, [r7, #8]
   1069a:	461a      	mov	r2, r3
   1069c:	f004 f8a0 	bl	147e0 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
   106a0:	68fb      	ldr	r3, [r7, #12]
   106a2:	685a      	ldr	r2, [r3, #4]
   106a4:	68fb      	ldr	r3, [r7, #12]
   106a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
   106a8:	441a      	add	r2, r3
   106aa:	68fb      	ldr	r3, [r7, #12]
   106ac:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
   106ae:	68fb      	ldr	r3, [r7, #12]
   106b0:	685a      	ldr	r2, [r3, #4]
   106b2:	68fb      	ldr	r3, [r7, #12]
   106b4:	689b      	ldr	r3, [r3, #8]
   106b6:	429a      	cmp	r2, r3
   106b8:	d332      	bcc.n	10720 <prvCopyDataToQueue+0xd8>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
   106ba:	68fb      	ldr	r3, [r7, #12]
   106bc:	681a      	ldr	r2, [r3, #0]
   106be:	68fb      	ldr	r3, [r7, #12]
   106c0:	605a      	str	r2, [r3, #4]
   106c2:	e02e      	b.n	10722 <prvCopyDataToQueue+0xda>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
   106c4:	68fb      	ldr	r3, [r7, #12]
   106c6:	68da      	ldr	r2, [r3, #12]
   106c8:	68fb      	ldr	r3, [r7, #12]
   106ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
   106cc:	4610      	mov	r0, r2
   106ce:	68b9      	ldr	r1, [r7, #8]
   106d0:	461a      	mov	r2, r3
   106d2:	f004 f885 	bl	147e0 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
   106d6:	68fb      	ldr	r3, [r7, #12]
   106d8:	68da      	ldr	r2, [r3, #12]
   106da:	68fb      	ldr	r3, [r7, #12]
   106dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
   106de:	f1c3 0300 	rsb	r3, r3, #0
   106e2:	441a      	add	r2, r3
   106e4:	68fb      	ldr	r3, [r7, #12]
   106e6:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
   106e8:	68fb      	ldr	r3, [r7, #12]
   106ea:	68da      	ldr	r2, [r3, #12]
   106ec:	68fb      	ldr	r3, [r7, #12]
   106ee:	681b      	ldr	r3, [r3, #0]
   106f0:	429a      	cmp	r2, r3
   106f2:	d208      	bcs.n	10706 <prvCopyDataToQueue+0xbe>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
   106f4:	68fb      	ldr	r3, [r7, #12]
   106f6:	689a      	ldr	r2, [r3, #8]
   106f8:	68fb      	ldr	r3, [r7, #12]
   106fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
   106fc:	f1c3 0300 	rsb	r3, r3, #0
   10700:	441a      	add	r2, r3
   10702:	68fb      	ldr	r3, [r7, #12]
   10704:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
   10706:	687b      	ldr	r3, [r7, #4]
   10708:	2b02      	cmp	r3, #2
   1070a:	d10a      	bne.n	10722 <prvCopyDataToQueue+0xda>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
   1070c:	697b      	ldr	r3, [r7, #20]
   1070e:	2b00      	cmp	r3, #0
   10710:	d007      	beq.n	10722 <prvCopyDataToQueue+0xda>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
   10712:	697b      	ldr	r3, [r7, #20]
   10714:	f103 33ff 	add.w	r3, r3, #4294967295
   10718:	617b      	str	r3, [r7, #20]
   1071a:	e002      	b.n	10722 <prvCopyDataToQueue+0xda>
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
   1071c:	bf00      	nop
   1071e:	e000      	b.n	10722 <prvCopyDataToQueue+0xda>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
   10720:	bf00      	nop
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
   10722:	697b      	ldr	r3, [r7, #20]
   10724:	f103 0201 	add.w	r2, r3, #1
   10728:	68fb      	ldr	r3, [r7, #12]
   1072a:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
   1072c:	693b      	ldr	r3, [r7, #16]
}
   1072e:	4618      	mov	r0, r3
   10730:	f107 0718 	add.w	r7, r7, #24
   10734:	46bd      	mov	sp, r7
   10736:	bd80      	pop	{r7, pc}

00010738 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
   10738:	b580      	push	{r7, lr}
   1073a:	b082      	sub	sp, #8
   1073c:	af00      	add	r7, sp, #0
   1073e:	6078      	str	r0, [r7, #4]
   10740:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
   10742:	687b      	ldr	r3, [r7, #4]
   10744:	6c1b      	ldr	r3, [r3, #64]	; 0x40
   10746:	2b00      	cmp	r3, #0
   10748:	d019      	beq.n	1077e <prvCopyDataFromQueue+0x46>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
   1074a:	687b      	ldr	r3, [r7, #4]
   1074c:	68da      	ldr	r2, [r3, #12]
   1074e:	687b      	ldr	r3, [r7, #4]
   10750:	6c1b      	ldr	r3, [r3, #64]	; 0x40
   10752:	441a      	add	r2, r3
   10754:	687b      	ldr	r3, [r7, #4]
   10756:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
   10758:	687b      	ldr	r3, [r7, #4]
   1075a:	68da      	ldr	r2, [r3, #12]
   1075c:	687b      	ldr	r3, [r7, #4]
   1075e:	689b      	ldr	r3, [r3, #8]
   10760:	429a      	cmp	r2, r3
   10762:	d303      	bcc.n	1076c <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
   10764:	687b      	ldr	r3, [r7, #4]
   10766:	681a      	ldr	r2, [r3, #0]
   10768:	687b      	ldr	r3, [r7, #4]
   1076a:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
   1076c:	687b      	ldr	r3, [r7, #4]
   1076e:	68da      	ldr	r2, [r3, #12]
   10770:	687b      	ldr	r3, [r7, #4]
   10772:	6c1b      	ldr	r3, [r3, #64]	; 0x40
   10774:	6838      	ldr	r0, [r7, #0]
   10776:	4611      	mov	r1, r2
   10778:	461a      	mov	r2, r3
   1077a:	f004 f831 	bl	147e0 <memcpy>
	}
}
   1077e:	f107 0708 	add.w	r7, r7, #8
   10782:	46bd      	mov	sp, r7
   10784:	bd80      	pop	{r7, pc}
   10786:	bf00      	nop

00010788 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
   10788:	b580      	push	{r7, lr}
   1078a:	b084      	sub	sp, #16
   1078c:	af00      	add	r7, sp, #0
   1078e:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
   10790:	f003 fed2 	bl	14538 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
   10794:	687b      	ldr	r3, [r7, #4]
   10796:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
   1079a:	73bb      	strb	r3, [r7, #14]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
   1079c:	e012      	b.n	107c4 <prvUnlockQueue+0x3c>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
   1079e:	687b      	ldr	r3, [r7, #4]
   107a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
   107a2:	2b00      	cmp	r3, #0
   107a4:	d013      	beq.n	107ce <prvUnlockQueue+0x46>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
   107a6:	687b      	ldr	r3, [r7, #4]
   107a8:	f103 0324 	add.w	r3, r3, #36	; 0x24
   107ac:	4618      	mov	r0, r3
   107ae:	f001 fc35 	bl	1201c <xTaskRemoveFromEventList>
   107b2:	4603      	mov	r3, r0
   107b4:	2b00      	cmp	r3, #0
   107b6:	d001      	beq.n	107bc <prvUnlockQueue+0x34>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
   107b8:	f001 fdc2 	bl	12340 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
   107bc:	7bbb      	ldrb	r3, [r7, #14]
   107be:	f103 33ff 	add.w	r3, r3, #4294967295
   107c2:	73bb      	strb	r3, [r7, #14]
	taskENTER_CRITICAL();
	{
		int8_t cTxLock = pxQueue->cTxLock;

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
   107c4:	f997 300e 	ldrsb.w	r3, [r7, #14]
   107c8:	2b00      	cmp	r3, #0
   107ca:	dce8      	bgt.n	1079e <prvUnlockQueue+0x16>
   107cc:	e000      	b.n	107d0 <prvUnlockQueue+0x48>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				else
				{
					break;
   107ce:	bf00      	nop
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
		}

		pxQueue->cTxLock = queueUNLOCKED;
   107d0:	687b      	ldr	r3, [r7, #4]
   107d2:	f04f 32ff 	mov.w	r2, #4294967295
   107d6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
   107da:	f003 fee5 	bl	145a8 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
   107de:	f003 feab 	bl	14538 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
   107e2:	687b      	ldr	r3, [r7, #4]
   107e4:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
   107e8:	73fb      	strb	r3, [r7, #15]

		while( cRxLock > queueLOCKED_UNMODIFIED )
   107ea:	e012      	b.n	10812 <prvUnlockQueue+0x8a>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
   107ec:	687b      	ldr	r3, [r7, #4]
   107ee:	691b      	ldr	r3, [r3, #16]
   107f0:	2b00      	cmp	r3, #0
   107f2:	d013      	beq.n	1081c <prvUnlockQueue+0x94>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
   107f4:	687b      	ldr	r3, [r7, #4]
   107f6:	f103 0310 	add.w	r3, r3, #16
   107fa:	4618      	mov	r0, r3
   107fc:	f001 fc0e 	bl	1201c <xTaskRemoveFromEventList>
   10800:	4603      	mov	r3, r0
   10802:	2b00      	cmp	r3, #0
   10804:	d001      	beq.n	1080a <prvUnlockQueue+0x82>
				{
					vTaskMissedYield();
   10806:	f001 fd9b 	bl	12340 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
   1080a:	7bfb      	ldrb	r3, [r7, #15]
   1080c:	f103 33ff 	add.w	r3, r3, #4294967295
   10810:	73fb      	strb	r3, [r7, #15]
	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
	{
		int8_t cRxLock = pxQueue->cRxLock;

		while( cRxLock > queueLOCKED_UNMODIFIED )
   10812:	f997 300f 	ldrsb.w	r3, [r7, #15]
   10816:	2b00      	cmp	r3, #0
   10818:	dce8      	bgt.n	107ec <prvUnlockQueue+0x64>
   1081a:	e000      	b.n	1081e <prvUnlockQueue+0x96>

				--cRxLock;
			}
			else
			{
				break;
   1081c:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
   1081e:	687b      	ldr	r3, [r7, #4]
   10820:	f04f 32ff 	mov.w	r2, #4294967295
   10824:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
   10828:	f003 febe 	bl	145a8 <vPortExitCritical>
}
   1082c:	f107 0710 	add.w	r7, r7, #16
   10830:	46bd      	mov	sp, r7
   10832:	bd80      	pop	{r7, pc}

00010834 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
   10834:	b580      	push	{r7, lr}
   10836:	b084      	sub	sp, #16
   10838:	af00      	add	r7, sp, #0
   1083a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
   1083c:	f003 fe7c 	bl	14538 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
   10840:	687b      	ldr	r3, [r7, #4]
   10842:	6b9b      	ldr	r3, [r3, #56]	; 0x38
   10844:	2b00      	cmp	r3, #0
   10846:	d103      	bne.n	10850 <prvIsQueueEmpty+0x1c>
		{
			xReturn = pdTRUE;
   10848:	f04f 0301 	mov.w	r3, #1
   1084c:	60fb      	str	r3, [r7, #12]
   1084e:	e002      	b.n	10856 <prvIsQueueEmpty+0x22>
		}
		else
		{
			xReturn = pdFALSE;
   10850:	f04f 0300 	mov.w	r3, #0
   10854:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
   10856:	f003 fea7 	bl	145a8 <vPortExitCritical>

	return xReturn;
   1085a:	68fb      	ldr	r3, [r7, #12]
}
   1085c:	4618      	mov	r0, r3
   1085e:	f107 0710 	add.w	r7, r7, #16
   10862:	46bd      	mov	sp, r7
   10864:	bd80      	pop	{r7, pc}
   10866:	bf00      	nop

00010868 <xQueueIsQueueEmptyFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueIsQueueEmptyFromISR( const QueueHandle_t xQueue )
{
   10868:	b480      	push	{r7}
   1086a:	b087      	sub	sp, #28
   1086c:	af00      	add	r7, sp, #0
   1086e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;
Queue_t * const pxQueue = xQueue;
   10870:	687b      	ldr	r3, [r7, #4]
   10872:	613b      	str	r3, [r7, #16]

	configASSERT( pxQueue );
   10874:	693b      	ldr	r3, [r7, #16]
   10876:	2b00      	cmp	r3, #0
   10878:	d109      	bne.n	1088e <xQueueIsQueueEmptyFromISR+0x26>
   1087a:	f04f 0328 	mov.w	r3, #40	; 0x28
   1087e:	f383 8811 	msr	BASEPRI, r3
   10882:	f3bf 8f6f 	isb	sy
   10886:	f3bf 8f4f 	dsb	sy
   1088a:	617b      	str	r3, [r7, #20]
   1088c:	e7fe      	b.n	1088c <xQueueIsQueueEmptyFromISR+0x24>
	if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0 )
   1088e:	693b      	ldr	r3, [r7, #16]
   10890:	6b9b      	ldr	r3, [r3, #56]	; 0x38
   10892:	2b00      	cmp	r3, #0
   10894:	d103      	bne.n	1089e <xQueueIsQueueEmptyFromISR+0x36>
	{
		xReturn = pdTRUE;
   10896:	f04f 0301 	mov.w	r3, #1
   1089a:	60fb      	str	r3, [r7, #12]
   1089c:	e002      	b.n	108a4 <xQueueIsQueueEmptyFromISR+0x3c>
	}
	else
	{
		xReturn = pdFALSE;
   1089e:	f04f 0300 	mov.w	r3, #0
   108a2:	60fb      	str	r3, [r7, #12]
	}

	return xReturn;
   108a4:	68fb      	ldr	r3, [r7, #12]
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
   108a6:	4618      	mov	r0, r3
   108a8:	f107 071c 	add.w	r7, r7, #28
   108ac:	46bd      	mov	sp, r7
   108ae:	bc80      	pop	{r7}
   108b0:	4770      	bx	lr
   108b2:	bf00      	nop

000108b4 <prvIsQueueFull>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
   108b4:	b580      	push	{r7, lr}
   108b6:	b084      	sub	sp, #16
   108b8:	af00      	add	r7, sp, #0
   108ba:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
   108bc:	f003 fe3c 	bl	14538 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
   108c0:	687b      	ldr	r3, [r7, #4]
   108c2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
   108c4:	687b      	ldr	r3, [r7, #4]
   108c6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
   108c8:	429a      	cmp	r2, r3
   108ca:	d103      	bne.n	108d4 <prvIsQueueFull+0x20>
		{
			xReturn = pdTRUE;
   108cc:	f04f 0301 	mov.w	r3, #1
   108d0:	60fb      	str	r3, [r7, #12]
   108d2:	e002      	b.n	108da <prvIsQueueFull+0x26>
		}
		else
		{
			xReturn = pdFALSE;
   108d4:	f04f 0300 	mov.w	r3, #0
   108d8:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
   108da:	f003 fe65 	bl	145a8 <vPortExitCritical>

	return xReturn;
   108de:	68fb      	ldr	r3, [r7, #12]
}
   108e0:	4618      	mov	r0, r3
   108e2:	f107 0710 	add.w	r7, r7, #16
   108e6:	46bd      	mov	sp, r7
   108e8:	bd80      	pop	{r7, pc}
   108ea:	bf00      	nop

000108ec <xQueueIsQueueFullFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueIsQueueFullFromISR( const QueueHandle_t xQueue )
{
   108ec:	b480      	push	{r7}
   108ee:	b087      	sub	sp, #28
   108f0:	af00      	add	r7, sp, #0
   108f2:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;
Queue_t * const pxQueue = xQueue;
   108f4:	687b      	ldr	r3, [r7, #4]
   108f6:	613b      	str	r3, [r7, #16]

	configASSERT( pxQueue );
   108f8:	693b      	ldr	r3, [r7, #16]
   108fa:	2b00      	cmp	r3, #0
   108fc:	d109      	bne.n	10912 <xQueueIsQueueFullFromISR+0x26>
   108fe:	f04f 0328 	mov.w	r3, #40	; 0x28
   10902:	f383 8811 	msr	BASEPRI, r3
   10906:	f3bf 8f6f 	isb	sy
   1090a:	f3bf 8f4f 	dsb	sy
   1090e:	617b      	str	r3, [r7, #20]
   10910:	e7fe      	b.n	10910 <xQueueIsQueueFullFromISR+0x24>
	if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
   10912:	693b      	ldr	r3, [r7, #16]
   10914:	6b9a      	ldr	r2, [r3, #56]	; 0x38
   10916:	693b      	ldr	r3, [r7, #16]
   10918:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
   1091a:	429a      	cmp	r2, r3
   1091c:	d103      	bne.n	10926 <xQueueIsQueueFullFromISR+0x3a>
	{
		xReturn = pdTRUE;
   1091e:	f04f 0301 	mov.w	r3, #1
   10922:	60fb      	str	r3, [r7, #12]
   10924:	e002      	b.n	1092c <xQueueIsQueueFullFromISR+0x40>
	}
	else
	{
		xReturn = pdFALSE;
   10926:	f04f 0300 	mov.w	r3, #0
   1092a:	60fb      	str	r3, [r7, #12]
	}

	return xReturn;
   1092c:	68fb      	ldr	r3, [r7, #12]
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
   1092e:	4618      	mov	r0, r3
   10930:	f107 071c 	add.w	r7, r7, #28
   10934:	46bd      	mov	sp, r7
   10936:	bc80      	pop	{r7}
   10938:	4770      	bx	lr
   1093a:	bf00      	nop

0001093c <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
   1093c:	b580      	push	{r7, lr}
   1093e:	b086      	sub	sp, #24
   10940:	af00      	add	r7, sp, #0
   10942:	60f8      	str	r0, [r7, #12]
   10944:	60b9      	str	r1, [r7, #8]
   10946:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
   10948:	68fb      	ldr	r3, [r7, #12]
   1094a:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
   1094c:	f003 fdf4 	bl	14538 <vPortEnterCritical>
   10950:	697b      	ldr	r3, [r7, #20]
   10952:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
   10956:	b2db      	uxtb	r3, r3
   10958:	b25b      	sxtb	r3, r3
   1095a:	f1b3 3fff 	cmp.w	r3, #4294967295
   1095e:	d104      	bne.n	1096a <vQueueWaitForMessageRestricted+0x2e>
   10960:	697b      	ldr	r3, [r7, #20]
   10962:	f04f 0200 	mov.w	r2, #0
   10966:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
   1096a:	697b      	ldr	r3, [r7, #20]
   1096c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
   10970:	b2db      	uxtb	r3, r3
   10972:	b25b      	sxtb	r3, r3
   10974:	f1b3 3fff 	cmp.w	r3, #4294967295
   10978:	d104      	bne.n	10984 <vQueueWaitForMessageRestricted+0x48>
   1097a:	697b      	ldr	r3, [r7, #20]
   1097c:	f04f 0200 	mov.w	r2, #0
   10980:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
   10984:	f003 fe10 	bl	145a8 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
   10988:	697b      	ldr	r3, [r7, #20]
   1098a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
   1098c:	2b00      	cmp	r3, #0
   1098e:	d107      	bne.n	109a0 <vQueueWaitForMessageRestricted+0x64>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
   10990:	697b      	ldr	r3, [r7, #20]
   10992:	f103 0324 	add.w	r3, r3, #36	; 0x24
   10996:	4618      	mov	r0, r3
   10998:	68b9      	ldr	r1, [r7, #8]
   1099a:	687a      	ldr	r2, [r7, #4]
   1099c:	f001 fb12 	bl	11fc4 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
   109a0:	6978      	ldr	r0, [r7, #20]
   109a2:	f7ff fef1 	bl	10788 <prvUnlockQueue>
	}
   109a6:	f107 0718 	add.w	r7, r7, #24
   109aa:	46bd      	mov	sp, r7
   109ac:	bd80      	pop	{r7, pc}
   109ae:	bf00      	nop

000109b0 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
   109b0:	b580      	push	{r7, lr}
   109b2:	b08c      	sub	sp, #48	; 0x30
   109b4:	af04      	add	r7, sp, #16
   109b6:	60f8      	str	r0, [r7, #12]
   109b8:	60b9      	str	r1, [r7, #8]
   109ba:	603b      	str	r3, [r7, #0]
   109bc:	4613      	mov	r3, r2
   109be:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
   109c0:	88fb      	ldrh	r3, [r7, #6]
   109c2:	ea4f 0383 	mov.w	r3, r3, lsl #2
   109c6:	4618      	mov	r0, r3
   109c8:	f003 fb3a 	bl	14040 <pvPortMalloc>
   109cc:	4603      	mov	r3, r0
   109ce:	61fb      	str	r3, [r7, #28]

			if( pxStack != NULL )
   109d0:	69fb      	ldr	r3, [r7, #28]
   109d2:	2b00      	cmp	r3, #0
   109d4:	d010      	beq.n	109f8 <xTaskCreate+0x48>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
   109d6:	f04f 005c 	mov.w	r0, #92	; 0x5c
   109da:	f003 fb31 	bl	14040 <pvPortMalloc>
   109de:	4603      	mov	r3, r0
   109e0:	617b      	str	r3, [r7, #20]

				if( pxNewTCB != NULL )
   109e2:	697b      	ldr	r3, [r7, #20]
   109e4:	2b00      	cmp	r3, #0
   109e6:	d003      	beq.n	109f0 <xTaskCreate+0x40>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
   109e8:	697b      	ldr	r3, [r7, #20]
   109ea:	69fa      	ldr	r2, [r7, #28]
   109ec:	631a      	str	r2, [r3, #48]	; 0x30
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
   109ee:	e006      	b.n	109fe <xTaskCreate+0x4e>
   109f0:	69f8      	ldr	r0, [r7, #28]
   109f2:	f003 fbdb 	bl	141ac <vPortFree>
   109f6:	e002      	b.n	109fe <xTaskCreate+0x4e>
				}
			}
			else
			{
				pxNewTCB = NULL;
   109f8:	f04f 0300 	mov.w	r3, #0
   109fc:	617b      	str	r3, [r7, #20]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
   109fe:	697b      	ldr	r3, [r7, #20]
   10a00:	2b00      	cmp	r3, #0
   10a02:	d016      	beq.n	10a32 <xTaskCreate+0x82>
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
   10a04:	88fb      	ldrh	r3, [r7, #6]
   10a06:	6aba      	ldr	r2, [r7, #40]	; 0x28
   10a08:	9200      	str	r2, [sp, #0]
   10a0a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
   10a0c:	9201      	str	r2, [sp, #4]
   10a0e:	697a      	ldr	r2, [r7, #20]
   10a10:	9202      	str	r2, [sp, #8]
   10a12:	f04f 0200 	mov.w	r2, #0
   10a16:	9203      	str	r2, [sp, #12]
   10a18:	68f8      	ldr	r0, [r7, #12]
   10a1a:	68b9      	ldr	r1, [r7, #8]
   10a1c:	461a      	mov	r2, r3
   10a1e:	683b      	ldr	r3, [r7, #0]
   10a20:	f000 f810 	bl	10a44 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
   10a24:	6978      	ldr	r0, [r7, #20]
   10a26:	f000 f8b1 	bl	10b8c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
   10a2a:	f04f 0301 	mov.w	r3, #1
   10a2e:	61bb      	str	r3, [r7, #24]
   10a30:	e002      	b.n	10a38 <xTaskCreate+0x88>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
   10a32:	f04f 33ff 	mov.w	r3, #4294967295
   10a36:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
   10a38:	69bb      	ldr	r3, [r7, #24]
	}
   10a3a:	4618      	mov	r0, r3
   10a3c:	f107 0720 	add.w	r7, r7, #32
   10a40:	46bd      	mov	sp, r7
   10a42:	bd80      	pop	{r7, pc}

00010a44 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
   10a44:	b580      	push	{r7, lr}
   10a46:	b088      	sub	sp, #32
   10a48:	af00      	add	r7, sp, #0
   10a4a:	60f8      	str	r0, [r7, #12]
   10a4c:	60b9      	str	r1, [r7, #8]
   10a4e:	607a      	str	r2, [r7, #4]
   10a50:	603b      	str	r3, [r7, #0]
			xRunPrivileged = pdFALSE;
		}
		uxPriority &= ~portPRIVILEGE_BIT;
	#endif /* portUSING_MPU_WRAPPERS == 1 */

	configASSERT( pcName );
   10a52:	68bb      	ldr	r3, [r7, #8]
   10a54:	2b00      	cmp	r3, #0
   10a56:	d109      	bne.n	10a6c <prvInitialiseNewTask+0x28>
   10a58:	f04f 0328 	mov.w	r3, #40	; 0x28
   10a5c:	f383 8811 	msr	BASEPRI, r3
   10a60:	f3bf 8f6f 	isb	sy
   10a64:	f3bf 8f4f 	dsb	sy
   10a68:	61bb      	str	r3, [r7, #24]
   10a6a:	e7fe      	b.n	10a6a <prvInitialiseNewTask+0x26>

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
   10a6c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
   10a6e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
   10a70:	687b      	ldr	r3, [r7, #4]
   10a72:	ea4f 0383 	mov.w	r3, r3, lsl #2
   10a76:	4610      	mov	r0, r2
   10a78:	f04f 01a5 	mov.w	r1, #165	; 0xa5
   10a7c:	461a      	mov	r2, r3
   10a7e:	f003 ff77 	bl	14970 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
   10a82:	6b3b      	ldr	r3, [r7, #48]	; 0x30
   10a84:	6b1a      	ldr	r2, [r3, #48]	; 0x30
   10a86:	687b      	ldr	r3, [r7, #4]
   10a88:	f103 33ff 	add.w	r3, r3, #4294967295
   10a8c:	ea4f 0383 	mov.w	r3, r3, lsl #2
   10a90:	4413      	add	r3, r2
   10a92:	613b      	str	r3, [r7, #16]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
   10a94:	693b      	ldr	r3, [r7, #16]
   10a96:	f023 0307 	bic.w	r3, r3, #7
   10a9a:	613b      	str	r3, [r7, #16]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
   10a9c:	693b      	ldr	r3, [r7, #16]
   10a9e:	f003 0307 	and.w	r3, r3, #7
   10aa2:	2b00      	cmp	r3, #0
   10aa4:	d009      	beq.n	10aba <prvInitialiseNewTask+0x76>
   10aa6:	f04f 0328 	mov.w	r3, #40	; 0x28
   10aaa:	f383 8811 	msr	BASEPRI, r3
   10aae:	f3bf 8f6f 	isb	sy
   10ab2:	f3bf 8f4f 	dsb	sy
   10ab6:	61fb      	str	r3, [r7, #28]
   10ab8:	e7fe      	b.n	10ab8 <prvInitialiseNewTask+0x74>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
   10aba:	f04f 0300 	mov.w	r3, #0
   10abe:	617b      	str	r3, [r7, #20]
   10ac0:	e012      	b.n	10ae8 <prvInitialiseNewTask+0xa4>
	{
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
   10ac2:	6979      	ldr	r1, [r7, #20]
   10ac4:	68ba      	ldr	r2, [r7, #8]
   10ac6:	697b      	ldr	r3, [r7, #20]
   10ac8:	4413      	add	r3, r2
   10aca:	781a      	ldrb	r2, [r3, #0]
   10acc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
   10ace:	440b      	add	r3, r1
   10ad0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == ( char ) 0x00 )
   10ad4:	68ba      	ldr	r2, [r7, #8]
   10ad6:	697b      	ldr	r3, [r7, #20]
   10ad8:	4413      	add	r3, r2
   10ada:	781b      	ldrb	r3, [r3, #0]
   10adc:	2b00      	cmp	r3, #0
   10ade:	d007      	beq.n	10af0 <prvInitialiseNewTask+0xac>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
   10ae0:	697b      	ldr	r3, [r7, #20]
   10ae2:	f103 0301 	add.w	r3, r3, #1
   10ae6:	617b      	str	r3, [r7, #20]
   10ae8:	697b      	ldr	r3, [r7, #20]
   10aea:	2b09      	cmp	r3, #9
   10aec:	d9e9      	bls.n	10ac2 <prvInitialiseNewTask+0x7e>
   10aee:	e000      	b.n	10af2 <prvInitialiseNewTask+0xae>
		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == ( char ) 0x00 )
		{
			break;
   10af0:	bf00      	nop
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
   10af2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
   10af4:	f04f 0200 	mov.w	r2, #0
   10af8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
   10afc:	6abb      	ldr	r3, [r7, #40]	; 0x28
   10afe:	2b04      	cmp	r3, #4
   10b00:	d902      	bls.n	10b08 <prvInitialiseNewTask+0xc4>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
   10b02:	f04f 0304 	mov.w	r3, #4
   10b06:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
   10b08:	6b3b      	ldr	r3, [r7, #48]	; 0x30
   10b0a:	6aba      	ldr	r2, [r7, #40]	; 0x28
   10b0c:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
   10b0e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
   10b10:	6aba      	ldr	r2, [r7, #40]	; 0x28
   10b12:	649a      	str	r2, [r3, #72]	; 0x48
		pxNewTCB->uxMutexesHeld = 0;
   10b14:	6b3b      	ldr	r3, [r7, #48]	; 0x30
   10b16:	f04f 0200 	mov.w	r2, #0
   10b1a:	64da      	str	r2, [r3, #76]	; 0x4c
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
   10b1c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
   10b1e:	f103 0304 	add.w	r3, r3, #4
   10b22:	4618      	mov	r0, r3
   10b24:	f7fe fc5e 	bl	f3e4 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
   10b28:	6b3b      	ldr	r3, [r7, #48]	; 0x30
   10b2a:	f103 0318 	add.w	r3, r3, #24
   10b2e:	4618      	mov	r0, r3
   10b30:	f7fe fc58 	bl	f3e4 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
   10b34:	6b3b      	ldr	r3, [r7, #48]	; 0x30
   10b36:	6b3a      	ldr	r2, [r7, #48]	; 0x30
   10b38:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
   10b3a:	6abb      	ldr	r3, [r7, #40]	; 0x28
   10b3c:	f1c3 0205 	rsb	r2, r3, #5
   10b40:	6b3b      	ldr	r3, [r7, #48]	; 0x30
   10b42:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
   10b44:	6b3b      	ldr	r3, [r7, #48]	; 0x30
   10b46:	6b3a      	ldr	r2, [r7, #48]	; 0x30
   10b48:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif /* configUSE_APPLICATION_TASK_TAG */

	#if ( configGENERATE_RUN_TIME_STATS == 1 )
	{
		pxNewTCB->ulRunTimeCounter = 0UL;
   10b4a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
   10b4c:	f04f 0200 	mov.w	r2, #0
   10b50:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
   10b52:	6b3b      	ldr	r3, [r7, #48]	; 0x30
   10b54:	f04f 0200 	mov.w	r2, #0
   10b58:	655a      	str	r2, [r3, #84]	; 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
   10b5a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
   10b5c:	f04f 0200 	mov.w	r2, #0
   10b60:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
	}
	#else /* portUSING_MPU_WRAPPERS */
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
   10b64:	6938      	ldr	r0, [r7, #16]
   10b66:	68f9      	ldr	r1, [r7, #12]
   10b68:	683a      	ldr	r2, [r7, #0]
   10b6a:	f003 fbab 	bl	142c4 <pxPortInitialiseStack>
   10b6e:	4603      	mov	r3, r0
   10b70:	461a      	mov	r2, r3
   10b72:	6b3b      	ldr	r3, [r7, #48]	; 0x30
   10b74:	601a      	str	r2, [r3, #0]
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
   10b76:	6afb      	ldr	r3, [r7, #44]	; 0x2c
   10b78:	2b00      	cmp	r3, #0
   10b7a:	d002      	beq.n	10b82 <prvInitialiseNewTask+0x13e>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
   10b7c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
   10b7e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
   10b80:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
   10b82:	f107 0720 	add.w	r7, r7, #32
   10b86:	46bd      	mov	sp, r7
   10b88:	bd80      	pop	{r7, pc}
   10b8a:	bf00      	nop

00010b8c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
   10b8c:	b580      	push	{r7, lr}
   10b8e:	b082      	sub	sp, #8
   10b90:	af00      	add	r7, sp, #0
   10b92:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
   10b94:	f003 fcd0 	bl	14538 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
   10b98:	f642 43ac 	movw	r3, #11436	; 0x2cac
   10b9c:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10ba0:	681b      	ldr	r3, [r3, #0]
   10ba2:	f103 0201 	add.w	r2, r3, #1
   10ba6:	f642 43ac 	movw	r3, #11436	; 0x2cac
   10baa:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10bae:	601a      	str	r2, [r3, #0]
		if( pxCurrentTCB == NULL )
   10bb0:	f642 33d4 	movw	r3, #11220	; 0x2bd4
   10bb4:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10bb8:	681b      	ldr	r3, [r3, #0]
   10bba:	2b00      	cmp	r3, #0
   10bbc:	d10f      	bne.n	10bde <prvAddNewTaskToReadyList+0x52>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
   10bbe:	f642 33d4 	movw	r3, #11220	; 0x2bd4
   10bc2:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10bc6:	687a      	ldr	r2, [r7, #4]
   10bc8:	601a      	str	r2, [r3, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
   10bca:	f642 43ac 	movw	r3, #11436	; 0x2cac
   10bce:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10bd2:	681b      	ldr	r3, [r3, #0]
   10bd4:	2b01      	cmp	r3, #1
   10bd6:	d11a      	bne.n	10c0e <prvAddNewTaskToReadyList+0x82>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
   10bd8:	f001 fc04 	bl	123e4 <prvInitialiseTaskLists>
   10bdc:	e018      	b.n	10c10 <prvAddNewTaskToReadyList+0x84>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
   10bde:	f642 43b8 	movw	r3, #11448	; 0x2cb8
   10be2:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10be6:	681b      	ldr	r3, [r3, #0]
   10be8:	2b00      	cmp	r3, #0
   10bea:	d111      	bne.n	10c10 <prvAddNewTaskToReadyList+0x84>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
   10bec:	f642 33d4 	movw	r3, #11220	; 0x2bd4
   10bf0:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10bf4:	681b      	ldr	r3, [r3, #0]
   10bf6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   10bf8:	687b      	ldr	r3, [r7, #4]
   10bfa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   10bfc:	429a      	cmp	r2, r3
   10bfe:	d807      	bhi.n	10c10 <prvAddNewTaskToReadyList+0x84>
				{
					pxCurrentTCB = pxNewTCB;
   10c00:	f642 33d4 	movw	r3, #11220	; 0x2bd4
   10c04:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10c08:	687a      	ldr	r2, [r7, #4]
   10c0a:	601a      	str	r2, [r3, #0]
   10c0c:	e000      	b.n	10c10 <prvAddNewTaskToReadyList+0x84>
			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
   10c0e:	bf00      	nop
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
   10c10:	f642 43c8 	movw	r3, #11464	; 0x2cc8
   10c14:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10c18:	681b      	ldr	r3, [r3, #0]
   10c1a:	f103 0201 	add.w	r2, r3, #1
   10c1e:	f642 43c8 	movw	r3, #11464	; 0x2cc8
   10c22:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10c26:	601a      	str	r2, [r3, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
   10c28:	f642 43c8 	movw	r3, #11464	; 0x2cc8
   10c2c:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10c30:	681a      	ldr	r2, [r3, #0]
   10c32:	687b      	ldr	r3, [r7, #4]
   10c34:	641a      	str	r2, [r3, #64]	; 0x40
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
   10c36:	687b      	ldr	r3, [r7, #4]
   10c38:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   10c3a:	f04f 0201 	mov.w	r2, #1
   10c3e:	fa02 f203 	lsl.w	r2, r2, r3
   10c42:	f642 43b4 	movw	r3, #11444	; 0x2cb4
   10c46:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10c4a:	681b      	ldr	r3, [r3, #0]
   10c4c:	ea42 0203 	orr.w	r2, r2, r3
   10c50:	f642 43b4 	movw	r3, #11444	; 0x2cb4
   10c54:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10c58:	601a      	str	r2, [r3, #0]
   10c5a:	687b      	ldr	r3, [r7, #4]
   10c5c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   10c5e:	4613      	mov	r3, r2
   10c60:	ea4f 0383 	mov.w	r3, r3, lsl #2
   10c64:	4413      	add	r3, r2
   10c66:	ea4f 0383 	mov.w	r3, r3, lsl #2
   10c6a:	461a      	mov	r2, r3
   10c6c:	f642 33d8 	movw	r3, #11224	; 0x2bd8
   10c70:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10c74:	441a      	add	r2, r3
   10c76:	687b      	ldr	r3, [r7, #4]
   10c78:	f103 0304 	add.w	r3, r3, #4
   10c7c:	4610      	mov	r0, r2
   10c7e:	4619      	mov	r1, r3
   10c80:	f7fe fbbe 	bl	f400 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
   10c84:	f003 fc90 	bl	145a8 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
   10c88:	f642 43b8 	movw	r3, #11448	; 0x2cb8
   10c8c:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10c90:	681b      	ldr	r3, [r3, #0]
   10c92:	2b00      	cmp	r3, #0
   10c94:	d014      	beq.n	10cc0 <prvAddNewTaskToReadyList+0x134>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
   10c96:	f642 33d4 	movw	r3, #11220	; 0x2bd4
   10c9a:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10c9e:	681b      	ldr	r3, [r3, #0]
   10ca0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   10ca2:	687b      	ldr	r3, [r7, #4]
   10ca4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   10ca6:	429a      	cmp	r2, r3
   10ca8:	d20a      	bcs.n	10cc0 <prvAddNewTaskToReadyList+0x134>
		{
			taskYIELD_IF_USING_PREEMPTION();
   10caa:	f64e 5304 	movw	r3, #60676	; 0xed04
   10cae:	f2ce 0300 	movt	r3, #57344	; 0xe000
   10cb2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
   10cb6:	601a      	str	r2, [r3, #0]
   10cb8:	f3bf 8f4f 	dsb	sy
   10cbc:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
   10cc0:	f107 0708 	add.w	r7, r7, #8
   10cc4:	46bd      	mov	sp, r7
   10cc6:	bd80      	pop	{r7, pc}

00010cc8 <vTaskDelete>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	void vTaskDelete( TaskHandle_t xTaskToDelete )
	{
   10cc8:	b580      	push	{r7, lr}
   10cca:	b084      	sub	sp, #16
   10ccc:	af00      	add	r7, sp, #0
   10cce:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;

		taskENTER_CRITICAL();
   10cd0:	f003 fc32 	bl	14538 <vPortEnterCritical>
		{
			/* If null is passed in here then it is the calling task that is
			being deleted. */
			pxTCB = prvGetTCBFromHandle( xTaskToDelete );
   10cd4:	687b      	ldr	r3, [r7, #4]
   10cd6:	2b00      	cmp	r3, #0
   10cd8:	d105      	bne.n	10ce6 <vTaskDelete+0x1e>
   10cda:	f642 33d4 	movw	r3, #11220	; 0x2bd4
   10cde:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10ce2:	681b      	ldr	r3, [r3, #0]
   10ce4:	e000      	b.n	10ce8 <vTaskDelete+0x20>
   10ce6:	687b      	ldr	r3, [r7, #4]
   10ce8:	60bb      	str	r3, [r7, #8]

			/* Remove task from the ready list. */
			if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
   10cea:	68bb      	ldr	r3, [r7, #8]
   10cec:	f103 0304 	add.w	r3, r3, #4
   10cf0:	4618      	mov	r0, r3
   10cf2:	f7fe fbe3 	bl	f4bc <uxListRemove>
   10cf6:	4603      	mov	r3, r0
   10cf8:	2b00      	cmp	r3, #0
   10cfa:	d124      	bne.n	10d46 <vTaskDelete+0x7e>
			{
				taskRESET_READY_PRIORITY( pxTCB->uxPriority );
   10cfc:	68bb      	ldr	r3, [r7, #8]
   10cfe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   10d00:	4613      	mov	r3, r2
   10d02:	ea4f 0383 	mov.w	r3, r3, lsl #2
   10d06:	4413      	add	r3, r2
   10d08:	ea4f 0383 	mov.w	r3, r3, lsl #2
   10d0c:	461a      	mov	r2, r3
   10d0e:	f642 33d8 	movw	r3, #11224	; 0x2bd8
   10d12:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10d16:	4413      	add	r3, r2
   10d18:	681b      	ldr	r3, [r3, #0]
   10d1a:	2b00      	cmp	r3, #0
   10d1c:	d113      	bne.n	10d46 <vTaskDelete+0x7e>
   10d1e:	68bb      	ldr	r3, [r7, #8]
   10d20:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   10d22:	f04f 0201 	mov.w	r2, #1
   10d26:	fa02 f303 	lsl.w	r3, r2, r3
   10d2a:	ea6f 0203 	mvn.w	r2, r3
   10d2e:	f642 43b4 	movw	r3, #11444	; 0x2cb4
   10d32:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10d36:	681b      	ldr	r3, [r3, #0]
   10d38:	ea02 0203 	and.w	r2, r2, r3
   10d3c:	f642 43b4 	movw	r3, #11444	; 0x2cb4
   10d40:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10d44:	601a      	str	r2, [r3, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}

			/* Is the task waiting on an event also? */
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
   10d46:	68bb      	ldr	r3, [r7, #8]
   10d48:	6a9b      	ldr	r3, [r3, #40]	; 0x28
   10d4a:	2b00      	cmp	r3, #0
   10d4c:	d005      	beq.n	10d5a <vTaskDelete+0x92>
			{
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
   10d4e:	68bb      	ldr	r3, [r7, #8]
   10d50:	f103 0318 	add.w	r3, r3, #24
   10d54:	4618      	mov	r0, r3
   10d56:	f7fe fbb1 	bl	f4bc <uxListRemove>

			/* Increment the uxTaskNumber also so kernel aware debuggers can
			detect that the task lists need re-generating.  This is done before
			portPRE_TASK_DELETE_HOOK() as in the Windows port that macro will
			not return. */
			uxTaskNumber++;
   10d5a:	f642 43c8 	movw	r3, #11464	; 0x2cc8
   10d5e:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10d62:	681b      	ldr	r3, [r3, #0]
   10d64:	f103 0201 	add.w	r2, r3, #1
   10d68:	f642 43c8 	movw	r3, #11464	; 0x2cc8
   10d6c:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10d70:	601a      	str	r2, [r3, #0]

			if( pxTCB == pxCurrentTCB )
   10d72:	f642 33d4 	movw	r3, #11220	; 0x2bd4
   10d76:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10d7a:	681b      	ldr	r3, [r3, #0]
   10d7c:	68ba      	ldr	r2, [r7, #8]
   10d7e:	429a      	cmp	r2, r3
   10d80:	d116      	bne.n	10db0 <vTaskDelete+0xe8>
				/* A task is deleting itself.  This cannot complete within the
				task itself, as a context switch to another task is required.
				Place the task in the termination list.  The idle task will
				check the termination list and free up any memory allocated by
				the scheduler for the TCB and stack of the deleted task. */
				vListInsertEnd( &xTasksWaitingTermination, &( pxTCB->xStateListItem ) );
   10d82:	68bb      	ldr	r3, [r7, #8]
   10d84:	f103 0304 	add.w	r3, r3, #4
   10d88:	f642 4080 	movw	r0, #11392	; 0x2c80
   10d8c:	f2c2 0000 	movt	r0, #8192	; 0x2000
   10d90:	4619      	mov	r1, r3
   10d92:	f7fe fb35 	bl	f400 <vListInsertEnd>

				/* Increment the ucTasksDeleted variable so the idle task knows
				there is a task that has been deleted and that it should therefore
				check the xTasksWaitingTermination list. */
				++uxDeletedTasksWaitingCleanUp;
   10d96:	f642 4394 	movw	r3, #11412	; 0x2c94
   10d9a:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10d9e:	681b      	ldr	r3, [r3, #0]
   10da0:	f103 0201 	add.w	r2, r3, #1
   10da4:	f642 4394 	movw	r3, #11412	; 0x2c94
   10da8:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10dac:	601a      	str	r2, [r3, #0]
   10dae:	e010      	b.n	10dd2 <vTaskDelete+0x10a>
				required. */
				portPRE_TASK_DELETE_HOOK( pxTCB, &xYieldPending );
			}
			else
			{
				--uxCurrentNumberOfTasks;
   10db0:	f642 43ac 	movw	r3, #11436	; 0x2cac
   10db4:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10db8:	681b      	ldr	r3, [r3, #0]
   10dba:	f103 32ff 	add.w	r2, r3, #4294967295
   10dbe:	f642 43ac 	movw	r3, #11436	; 0x2cac
   10dc2:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10dc6:	601a      	str	r2, [r3, #0]
				prvDeleteTCB( pxTCB );
   10dc8:	68b8      	ldr	r0, [r7, #8]
   10dca:	f001 fc85 	bl	126d8 <prvDeleteTCB>

				/* Reset the next expected unblock time in case it referred to
				the task that has just been deleted. */
				prvResetNextTaskUnblockTime();
   10dce:	f001 fc93 	bl	126f8 <prvResetNextTaskUnblockTime>
			}

			traceTASK_DELETE( pxTCB );
		}
		taskEXIT_CRITICAL();
   10dd2:	f003 fbe9 	bl	145a8 <vPortExitCritical>

		/* Force a reschedule if it is the currently running task that has just
		been deleted. */
		if( xSchedulerRunning != pdFALSE )
   10dd6:	f642 43b8 	movw	r3, #11448	; 0x2cb8
   10dda:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10dde:	681b      	ldr	r3, [r3, #0]
   10de0:	2b00      	cmp	r3, #0
   10de2:	d023      	beq.n	10e2c <vTaskDelete+0x164>
		{
			if( pxTCB == pxCurrentTCB )
   10de4:	f642 33d4 	movw	r3, #11220	; 0x2bd4
   10de8:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10dec:	681b      	ldr	r3, [r3, #0]
   10dee:	68ba      	ldr	r2, [r7, #8]
   10df0:	429a      	cmp	r2, r3
   10df2:	d11b      	bne.n	10e2c <vTaskDelete+0x164>
			{
				configASSERT( uxSchedulerSuspended == 0 );
   10df4:	f642 43d4 	movw	r3, #11476	; 0x2cd4
   10df8:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10dfc:	681b      	ldr	r3, [r3, #0]
   10dfe:	2b00      	cmp	r3, #0
   10e00:	d009      	beq.n	10e16 <vTaskDelete+0x14e>
   10e02:	f04f 0328 	mov.w	r3, #40	; 0x28
   10e06:	f383 8811 	msr	BASEPRI, r3
   10e0a:	f3bf 8f6f 	isb	sy
   10e0e:	f3bf 8f4f 	dsb	sy
   10e12:	60fb      	str	r3, [r7, #12]
   10e14:	e7fe      	b.n	10e14 <vTaskDelete+0x14c>
				portYIELD_WITHIN_API();
   10e16:	f64e 5304 	movw	r3, #60676	; 0xed04
   10e1a:	f2ce 0300 	movt	r3, #57344	; 0xe000
   10e1e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
   10e22:	601a      	str	r2, [r3, #0]
   10e24:	f3bf 8f4f 	dsb	sy
   10e28:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
   10e2c:	f107 0710 	add.w	r7, r7, #16
   10e30:	46bd      	mov	sp, r7
   10e32:	bd80      	pop	{r7, pc}

00010e34 <vTaskDelayUntil>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelayUntil == 1 )

	void vTaskDelayUntil( TickType_t * const pxPreviousWakeTime, const TickType_t xTimeIncrement )
	{
   10e34:	b580      	push	{r7, lr}
   10e36:	b08a      	sub	sp, #40	; 0x28
   10e38:	af00      	add	r7, sp, #0
   10e3a:	6078      	str	r0, [r7, #4]
   10e3c:	6039      	str	r1, [r7, #0]
	TickType_t xTimeToWake;
	BaseType_t xAlreadyYielded, xShouldDelay = pdFALSE;
   10e3e:	f04f 0300 	mov.w	r3, #0
   10e42:	617b      	str	r3, [r7, #20]

		configASSERT( pxPreviousWakeTime );
   10e44:	687b      	ldr	r3, [r7, #4]
   10e46:	2b00      	cmp	r3, #0
   10e48:	d109      	bne.n	10e5e <vTaskDelayUntil+0x2a>
   10e4a:	f04f 0328 	mov.w	r3, #40	; 0x28
   10e4e:	f383 8811 	msr	BASEPRI, r3
   10e52:	f3bf 8f6f 	isb	sy
   10e56:	f3bf 8f4f 	dsb	sy
   10e5a:	61fb      	str	r3, [r7, #28]
   10e5c:	e7fe      	b.n	10e5c <vTaskDelayUntil+0x28>
		configASSERT( ( xTimeIncrement > 0U ) );
   10e5e:	683b      	ldr	r3, [r7, #0]
   10e60:	2b00      	cmp	r3, #0
   10e62:	d109      	bne.n	10e78 <vTaskDelayUntil+0x44>
   10e64:	f04f 0328 	mov.w	r3, #40	; 0x28
   10e68:	f383 8811 	msr	BASEPRI, r3
   10e6c:	f3bf 8f6f 	isb	sy
   10e70:	f3bf 8f4f 	dsb	sy
   10e74:	623b      	str	r3, [r7, #32]
   10e76:	e7fe      	b.n	10e76 <vTaskDelayUntil+0x42>
		configASSERT( uxSchedulerSuspended == 0 );
   10e78:	f642 43d4 	movw	r3, #11476	; 0x2cd4
   10e7c:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10e80:	681b      	ldr	r3, [r3, #0]
   10e82:	2b00      	cmp	r3, #0
   10e84:	d009      	beq.n	10e9a <vTaskDelayUntil+0x66>
   10e86:	f04f 0328 	mov.w	r3, #40	; 0x28
   10e8a:	f383 8811 	msr	BASEPRI, r3
   10e8e:	f3bf 8f6f 	isb	sy
   10e92:	f3bf 8f4f 	dsb	sy
   10e96:	627b      	str	r3, [r7, #36]	; 0x24
   10e98:	e7fe      	b.n	10e98 <vTaskDelayUntil+0x64>

		vTaskSuspendAll();
   10e9a:	f000 fc6d 	bl	11778 <vTaskSuspendAll>
		{
			/* Minor optimisation.  The tick count cannot change in this
			block. */
			const TickType_t xConstTickCount = xTickCount;
   10e9e:	f642 43b0 	movw	r3, #11440	; 0x2cb0
   10ea2:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10ea6:	681b      	ldr	r3, [r3, #0]
   10ea8:	61bb      	str	r3, [r7, #24]

			/* Generate the tick time at which the task wants to wake. */
			xTimeToWake = *pxPreviousWakeTime + xTimeIncrement;
   10eaa:	687b      	ldr	r3, [r7, #4]
   10eac:	681a      	ldr	r2, [r3, #0]
   10eae:	683b      	ldr	r3, [r7, #0]
   10eb0:	4413      	add	r3, r2
   10eb2:	60fb      	str	r3, [r7, #12]

			if( xConstTickCount < *pxPreviousWakeTime )
   10eb4:	687b      	ldr	r3, [r7, #4]
   10eb6:	681a      	ldr	r2, [r3, #0]
   10eb8:	69bb      	ldr	r3, [r7, #24]
   10eba:	429a      	cmp	r2, r3
   10ebc:	d90c      	bls.n	10ed8 <vTaskDelayUntil+0xa4>
				/* The tick count has overflowed since this function was
				lasted called.  In this case the only time we should ever
				actually delay is if the wake time has also	overflowed,
				and the wake time is greater than the tick time.  When this
				is the case it is as if neither time had overflowed. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) && ( xTimeToWake > xConstTickCount ) )
   10ebe:	687b      	ldr	r3, [r7, #4]
   10ec0:	681a      	ldr	r2, [r3, #0]
   10ec2:	68fb      	ldr	r3, [r7, #12]
   10ec4:	429a      	cmp	r2, r3
   10ec6:	d914      	bls.n	10ef2 <vTaskDelayUntil+0xbe>
   10ec8:	68fa      	ldr	r2, [r7, #12]
   10eca:	69bb      	ldr	r3, [r7, #24]
   10ecc:	429a      	cmp	r2, r3
   10ece:	d912      	bls.n	10ef6 <vTaskDelayUntil+0xc2>
				{
					xShouldDelay = pdTRUE;
   10ed0:	f04f 0301 	mov.w	r3, #1
   10ed4:	617b      	str	r3, [r7, #20]
   10ed6:	e00f      	b.n	10ef8 <vTaskDelayUntil+0xc4>
			else
			{
				/* The tick time has not overflowed.  In this case we will
				delay if either the wake time has overflowed, and/or the
				tick time is less than the wake time. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) || ( xTimeToWake > xConstTickCount ) )
   10ed8:	687b      	ldr	r3, [r7, #4]
   10eda:	681a      	ldr	r2, [r3, #0]
   10edc:	68fb      	ldr	r3, [r7, #12]
   10ede:	429a      	cmp	r2, r3
   10ee0:	d803      	bhi.n	10eea <vTaskDelayUntil+0xb6>
   10ee2:	68fa      	ldr	r2, [r7, #12]
   10ee4:	69bb      	ldr	r3, [r7, #24]
   10ee6:	429a      	cmp	r2, r3
   10ee8:	d906      	bls.n	10ef8 <vTaskDelayUntil+0xc4>
				{
					xShouldDelay = pdTRUE;
   10eea:	f04f 0301 	mov.w	r3, #1
   10eee:	617b      	str	r3, [r7, #20]
   10ef0:	e002      	b.n	10ef8 <vTaskDelayUntil+0xc4>
				actually delay is if the wake time has also	overflowed,
				and the wake time is greater than the tick time.  When this
				is the case it is as if neither time had overflowed. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) && ( xTimeToWake > xConstTickCount ) )
				{
					xShouldDelay = pdTRUE;
   10ef2:	bf00      	nop
   10ef4:	e000      	b.n	10ef8 <vTaskDelayUntil+0xc4>
   10ef6:	bf00      	nop
					mtCOVERAGE_TEST_MARKER();
				}
			}

			/* Update the wake time ready for the next call. */
			*pxPreviousWakeTime = xTimeToWake;
   10ef8:	687b      	ldr	r3, [r7, #4]
   10efa:	68fa      	ldr	r2, [r7, #12]
   10efc:	601a      	str	r2, [r3, #0]

			if( xShouldDelay != pdFALSE )
   10efe:	697b      	ldr	r3, [r7, #20]
   10f00:	2b00      	cmp	r3, #0
   10f02:	d008      	beq.n	10f16 <vTaskDelayUntil+0xe2>
			{
				traceTASK_DELAY_UNTIL( xTimeToWake );

				/* prvAddCurrentTaskToDelayedList() needs the block time, not
				the time to wake, so subtract the current tick count. */
				prvAddCurrentTaskToDelayedList( xTimeToWake - xConstTickCount, pdFALSE );
   10f04:	68fa      	ldr	r2, [r7, #12]
   10f06:	69bb      	ldr	r3, [r7, #24]
   10f08:	ebc3 0302 	rsb	r3, r3, r2
   10f0c:	4618      	mov	r0, r3
   10f0e:	f04f 0100 	mov.w	r1, #0
   10f12:	f002 fb7b 	bl	1360c <prvAddCurrentTaskToDelayedList>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		xAlreadyYielded = xTaskResumeAll();
   10f16:	f000 fc41 	bl	1179c <xTaskResumeAll>
   10f1a:	4603      	mov	r3, r0
   10f1c:	613b      	str	r3, [r7, #16]

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
   10f1e:	693b      	ldr	r3, [r7, #16]
   10f20:	2b00      	cmp	r3, #0
   10f22:	d10a      	bne.n	10f3a <vTaskDelayUntil+0x106>
		{
			portYIELD_WITHIN_API();
   10f24:	f64e 5304 	movw	r3, #60676	; 0xed04
   10f28:	f2ce 0300 	movt	r3, #57344	; 0xe000
   10f2c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
   10f30:	601a      	str	r2, [r3, #0]
   10f32:	f3bf 8f4f 	dsb	sy
   10f36:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
   10f3a:	f107 0728 	add.w	r7, r7, #40	; 0x28
   10f3e:	46bd      	mov	sp, r7
   10f40:	bd80      	pop	{r7, pc}
   10f42:	bf00      	nop

00010f44 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
   10f44:	b580      	push	{r7, lr}
   10f46:	b084      	sub	sp, #16
   10f48:	af00      	add	r7, sp, #0
   10f4a:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
   10f4c:	f04f 0300 	mov.w	r3, #0
   10f50:	60bb      	str	r3, [r7, #8]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
   10f52:	687b      	ldr	r3, [r7, #4]
   10f54:	2b00      	cmp	r3, #0
   10f56:	d01b      	beq.n	10f90 <vTaskDelay+0x4c>
		{
			configASSERT( uxSchedulerSuspended == 0 );
   10f58:	f642 43d4 	movw	r3, #11476	; 0x2cd4
   10f5c:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10f60:	681b      	ldr	r3, [r3, #0]
   10f62:	2b00      	cmp	r3, #0
   10f64:	d009      	beq.n	10f7a <vTaskDelay+0x36>
   10f66:	f04f 0328 	mov.w	r3, #40	; 0x28
   10f6a:	f383 8811 	msr	BASEPRI, r3
   10f6e:	f3bf 8f6f 	isb	sy
   10f72:	f3bf 8f4f 	dsb	sy
   10f76:	60fb      	str	r3, [r7, #12]
   10f78:	e7fe      	b.n	10f78 <vTaskDelay+0x34>
			vTaskSuspendAll();
   10f7a:	f000 fbfd 	bl	11778 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
   10f7e:	6878      	ldr	r0, [r7, #4]
   10f80:	f04f 0100 	mov.w	r1, #0
   10f84:	f002 fb42 	bl	1360c <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
   10f88:	f000 fc08 	bl	1179c <xTaskResumeAll>
   10f8c:	4603      	mov	r3, r0
   10f8e:	60bb      	str	r3, [r7, #8]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
   10f90:	68bb      	ldr	r3, [r7, #8]
   10f92:	2b00      	cmp	r3, #0
   10f94:	d10a      	bne.n	10fac <vTaskDelay+0x68>
		{
			portYIELD_WITHIN_API();
   10f96:	f64e 5304 	movw	r3, #60676	; 0xed04
   10f9a:	f2ce 0300 	movt	r3, #57344	; 0xe000
   10f9e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
   10fa2:	601a      	str	r2, [r3, #0]
   10fa4:	f3bf 8f4f 	dsb	sy
   10fa8:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
   10fac:	f107 0710 	add.w	r7, r7, #16
   10fb0:	46bd      	mov	sp, r7
   10fb2:	bd80      	pop	{r7, pc}

00010fb4 <eTaskGetState>:
/*-----------------------------------------------------------*/

#if( ( INCLUDE_eTaskGetState == 1 ) || ( configUSE_TRACE_FACILITY == 1 ) )

	eTaskState eTaskGetState( TaskHandle_t xTask )
	{
   10fb4:	b580      	push	{r7, lr}
   10fb6:	b088      	sub	sp, #32
   10fb8:	af00      	add	r7, sp, #0
   10fba:	6078      	str	r0, [r7, #4]
	eTaskState eReturn;
	List_t const * pxStateList, *pxDelayedList, *pxOverflowedDelayedList;
	const TCB_t * const pxTCB = xTask;
   10fbc:	687b      	ldr	r3, [r7, #4]
   10fbe:	61bb      	str	r3, [r7, #24]

		configASSERT( pxTCB );
   10fc0:	69bb      	ldr	r3, [r7, #24]
   10fc2:	2b00      	cmp	r3, #0
   10fc4:	d109      	bne.n	10fda <eTaskGetState+0x26>
   10fc6:	f04f 0328 	mov.w	r3, #40	; 0x28
   10fca:	f383 8811 	msr	BASEPRI, r3
   10fce:	f3bf 8f6f 	isb	sy
   10fd2:	f3bf 8f4f 	dsb	sy
   10fd6:	61fb      	str	r3, [r7, #28]
   10fd8:	e7fe      	b.n	10fd8 <eTaskGetState+0x24>

		if( pxTCB == pxCurrentTCB )
   10fda:	f642 33d4 	movw	r3, #11220	; 0x2bd4
   10fde:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10fe2:	681b      	ldr	r3, [r3, #0]
   10fe4:	69ba      	ldr	r2, [r7, #24]
   10fe6:	429a      	cmp	r2, r3
   10fe8:	d103      	bne.n	10ff2 <eTaskGetState+0x3e>
		{
			/* The task calling this function is querying its own state. */
			eReturn = eRunning;
   10fea:	f04f 0300 	mov.w	r3, #0
   10fee:	72fb      	strb	r3, [r7, #11]
   10ff0:	e04c      	b.n	1108c <eTaskGetState+0xd8>
		}
		else
		{
			taskENTER_CRITICAL();
   10ff2:	f003 faa1 	bl	14538 <vPortEnterCritical>
			{
				pxStateList = listLIST_ITEM_CONTAINER( &( pxTCB->xStateListItem ) );
   10ff6:	69bb      	ldr	r3, [r7, #24]
   10ff8:	695b      	ldr	r3, [r3, #20]
   10ffa:	60fb      	str	r3, [r7, #12]
				pxDelayedList = pxDelayedTaskList;
   10ffc:	f642 4364 	movw	r3, #11364	; 0x2c64
   11000:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11004:	681b      	ldr	r3, [r3, #0]
   11006:	613b      	str	r3, [r7, #16]
				pxOverflowedDelayedList = pxOverflowDelayedTaskList;
   11008:	f642 4368 	movw	r3, #11368	; 0x2c68
   1100c:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11010:	681b      	ldr	r3, [r3, #0]
   11012:	617b      	str	r3, [r7, #20]
			}
			taskEXIT_CRITICAL();
   11014:	f003 fac8 	bl	145a8 <vPortExitCritical>

			if( ( pxStateList == pxDelayedList ) || ( pxStateList == pxOverflowedDelayedList ) )
   11018:	68fa      	ldr	r2, [r7, #12]
   1101a:	693b      	ldr	r3, [r7, #16]
   1101c:	429a      	cmp	r2, r3
   1101e:	d003      	beq.n	11028 <eTaskGetState+0x74>
   11020:	68fa      	ldr	r2, [r7, #12]
   11022:	697b      	ldr	r3, [r7, #20]
   11024:	429a      	cmp	r2, r3
   11026:	d103      	bne.n	11030 <eTaskGetState+0x7c>
			{
				/* The task being queried is referenced from one of the Blocked
				lists. */
				eReturn = eBlocked;
   11028:	f04f 0302 	mov.w	r3, #2
   1102c:	72fb      	strb	r3, [r7, #11]
				pxDelayedList = pxDelayedTaskList;
				pxOverflowedDelayedList = pxOverflowDelayedTaskList;
			}
			taskEXIT_CRITICAL();

			if( ( pxStateList == pxDelayedList ) || ( pxStateList == pxOverflowedDelayedList ) )
   1102e:	e02d      	b.n	1108c <eTaskGetState+0xd8>
				lists. */
				eReturn = eBlocked;
			}

			#if ( INCLUDE_vTaskSuspend == 1 )
				else if( pxStateList == &xSuspendedTaskList )
   11030:	68fa      	ldr	r2, [r7, #12]
   11032:	f642 4398 	movw	r3, #11416	; 0x2c98
   11036:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1103a:	429a      	cmp	r2, r3
   1103c:	d115      	bne.n	1106a <eTaskGetState+0xb6>
				{
					/* The task being queried is referenced from the suspended
					list.  Is it genuinely suspended or is it blocked
					indefinitely? */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL )
   1103e:	69bb      	ldr	r3, [r7, #24]
   11040:	6a9b      	ldr	r3, [r3, #40]	; 0x28
   11042:	2b00      	cmp	r3, #0
   11044:	d10d      	bne.n	11062 <eTaskGetState+0xae>
						{
							/* The task does not appear on the event list item of
							and of the RTOS objects, but could still be in the
							blocked state if it is waiting on its notification
							rather than waiting on an object. */
							if( pxTCB->ucNotifyState == taskWAITING_NOTIFICATION )
   11046:	69bb      	ldr	r3, [r7, #24]
   11048:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
   1104c:	b2db      	uxtb	r3, r3
   1104e:	2b01      	cmp	r3, #1
   11050:	d103      	bne.n	1105a <eTaskGetState+0xa6>
							{
								eReturn = eBlocked;
   11052:	f04f 0302 	mov.w	r3, #2
   11056:	72fb      	strb	r3, [r7, #11]
						}
						#endif
					}
					else
					{
						eReturn = eBlocked;
   11058:	e018      	b.n	1108c <eTaskGetState+0xd8>
							{
								eReturn = eBlocked;
							}
							else
							{
								eReturn = eSuspended;
   1105a:	f04f 0303 	mov.w	r3, #3
   1105e:	72fb      	strb	r3, [r7, #11]
						}
						#endif
					}
					else
					{
						eReturn = eBlocked;
   11060:	e014      	b.n	1108c <eTaskGetState+0xd8>
   11062:	f04f 0302 	mov.w	r3, #2
   11066:	72fb      	strb	r3, [r7, #11]
   11068:	e010      	b.n	1108c <eTaskGetState+0xd8>
					}
				}
			#endif

			#if ( INCLUDE_vTaskDelete == 1 )
				else if( ( pxStateList == &xTasksWaitingTermination ) || ( pxStateList == NULL ) )
   1106a:	68fa      	ldr	r2, [r7, #12]
   1106c:	f642 4380 	movw	r3, #11392	; 0x2c80
   11070:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11074:	429a      	cmp	r2, r3
   11076:	d002      	beq.n	1107e <eTaskGetState+0xca>
   11078:	68fb      	ldr	r3, [r7, #12]
   1107a:	2b00      	cmp	r3, #0
   1107c:	d103      	bne.n	11086 <eTaskGetState+0xd2>
				{
					/* The task being queried is referenced from the deleted
					tasks list, or it is not referenced from any lists at
					all. */
					eReturn = eDeleted;
   1107e:	f04f 0304 	mov.w	r3, #4
   11082:	72fb      	strb	r3, [r7, #11]
					}
				}
			#endif

			#if ( INCLUDE_vTaskDelete == 1 )
				else if( ( pxStateList == &xTasksWaitingTermination ) || ( pxStateList == NULL ) )
   11084:	e002      	b.n	1108c <eTaskGetState+0xd8>

			else /*lint !e525 Negative indentation is intended to make use of pre-processor clearer. */
			{
				/* If the task is not in any other state, it must be in the
				Ready (including pending ready) state. */
				eReturn = eReady;
   11086:	f04f 0301 	mov.w	r3, #1
   1108a:	72fb      	strb	r3, [r7, #11]
			}
		}

		return eReturn;
   1108c:	7afb      	ldrb	r3, [r7, #11]
	} /*lint !e818 xTask cannot be a pointer to const because it is a typedef. */
   1108e:	4618      	mov	r0, r3
   11090:	f107 0720 	add.w	r7, r7, #32
   11094:	46bd      	mov	sp, r7
   11096:	bd80      	pop	{r7, pc}

00011098 <uxTaskPriorityGet>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_uxTaskPriorityGet == 1 )

	UBaseType_t uxTaskPriorityGet( const TaskHandle_t xTask )
	{
   11098:	b580      	push	{r7, lr}
   1109a:	b084      	sub	sp, #16
   1109c:	af00      	add	r7, sp, #0
   1109e:	6078      	str	r0, [r7, #4]
	TCB_t const *pxTCB;
	UBaseType_t uxReturn;

		taskENTER_CRITICAL();
   110a0:	f003 fa4a 	bl	14538 <vPortEnterCritical>
		{
			/* If null is passed in here then it is the priority of the task
			that called uxTaskPriorityGet() that is being queried. */
			pxTCB = prvGetTCBFromHandle( xTask );
   110a4:	687b      	ldr	r3, [r7, #4]
   110a6:	2b00      	cmp	r3, #0
   110a8:	d105      	bne.n	110b6 <uxTaskPriorityGet+0x1e>
   110aa:	f642 33d4 	movw	r3, #11220	; 0x2bd4
   110ae:	f2c2 0300 	movt	r3, #8192	; 0x2000
   110b2:	681b      	ldr	r3, [r3, #0]
   110b4:	e000      	b.n	110b8 <uxTaskPriorityGet+0x20>
   110b6:	687b      	ldr	r3, [r7, #4]
   110b8:	60bb      	str	r3, [r7, #8]
			uxReturn = pxTCB->uxPriority;
   110ba:	68bb      	ldr	r3, [r7, #8]
   110bc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   110be:	60fb      	str	r3, [r7, #12]
		}
		taskEXIT_CRITICAL();
   110c0:	f003 fa72 	bl	145a8 <vPortExitCritical>

		return uxReturn;
   110c4:	68fb      	ldr	r3, [r7, #12]
	}
   110c6:	4618      	mov	r0, r3
   110c8:	f107 0710 	add.w	r7, r7, #16
   110cc:	46bd      	mov	sp, r7
   110ce:	bd80      	pop	{r7, pc}

000110d0 <uxTaskPriorityGetFromISR>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_uxTaskPriorityGet == 1 )

	UBaseType_t uxTaskPriorityGetFromISR( const TaskHandle_t xTask )
	{
   110d0:	b580      	push	{r7, lr}
   110d2:	b088      	sub	sp, #32
   110d4:	af00      	add	r7, sp, #0
   110d6:	6078      	str	r0, [r7, #4]
		below the maximum system call interrupt priority.  FreeRTOS maintains a
		separate interrupt safe API to ensure interrupt entry is as fast and as
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		https://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
   110d8:	f003 fb12 	bl	14700 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
   110dc:	f3ef 8211 	mrs	r2, BASEPRI
   110e0:	f04f 0328 	mov.w	r3, #40	; 0x28
   110e4:	f383 8811 	msr	BASEPRI, r3
   110e8:	f3bf 8f6f 	isb	sy
   110ec:	f3bf 8f4f 	dsb	sy
   110f0:	61ba      	str	r2, [r7, #24]
   110f2:	617b      	str	r3, [r7, #20]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
   110f4:	69bb      	ldr	r3, [r7, #24]

		uxSavedInterruptState = portSET_INTERRUPT_MASK_FROM_ISR();
   110f6:	613b      	str	r3, [r7, #16]
		{
			/* If null is passed in here then it is the priority of the calling
			task that is being queried. */
			pxTCB = prvGetTCBFromHandle( xTask );
   110f8:	687b      	ldr	r3, [r7, #4]
   110fa:	2b00      	cmp	r3, #0
   110fc:	d105      	bne.n	1110a <uxTaskPriorityGetFromISR+0x3a>
   110fe:	f642 33d4 	movw	r3, #11220	; 0x2bd4
   11102:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11106:	681b      	ldr	r3, [r3, #0]
   11108:	e000      	b.n	1110c <uxTaskPriorityGetFromISR+0x3c>
   1110a:	687b      	ldr	r3, [r7, #4]
   1110c:	60bb      	str	r3, [r7, #8]
			uxReturn = pxTCB->uxPriority;
   1110e:	68bb      	ldr	r3, [r7, #8]
   11110:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   11112:	60fb      	str	r3, [r7, #12]
   11114:	693b      	ldr	r3, [r7, #16]
   11116:	61fb      	str	r3, [r7, #28]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
   11118:	69fb      	ldr	r3, [r7, #28]
   1111a:	f383 8811 	msr	BASEPRI, r3
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptState );

		return uxReturn;
   1111e:	68fb      	ldr	r3, [r7, #12]
	}
   11120:	4618      	mov	r0, r3
   11122:	f107 0720 	add.w	r7, r7, #32
   11126:	46bd      	mov	sp, r7
   11128:	bd80      	pop	{r7, pc}
   1112a:	bf00      	nop

0001112c <vTaskPrioritySet>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskPrioritySet == 1 )

	void vTaskPrioritySet( TaskHandle_t xTask, UBaseType_t uxNewPriority )
	{
   1112c:	b580      	push	{r7, lr}
   1112e:	b088      	sub	sp, #32
   11130:	af00      	add	r7, sp, #0
   11132:	6078      	str	r0, [r7, #4]
   11134:	6039      	str	r1, [r7, #0]
	TCB_t *pxTCB;
	UBaseType_t uxCurrentBasePriority, uxPriorityUsedOnEntry;
	BaseType_t xYieldRequired = pdFALSE;
   11136:	f04f 0300 	mov.w	r3, #0
   1113a:	61bb      	str	r3, [r7, #24]

		configASSERT( ( uxNewPriority < configMAX_PRIORITIES ) );
   1113c:	683b      	ldr	r3, [r7, #0]
   1113e:	2b04      	cmp	r3, #4
   11140:	d909      	bls.n	11156 <vTaskPrioritySet+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
   11142:	f04f 0328 	mov.w	r3, #40	; 0x28
   11146:	f383 8811 	msr	BASEPRI, r3
   1114a:	f3bf 8f6f 	isb	sy
   1114e:	f3bf 8f4f 	dsb	sy
   11152:	61fb      	str	r3, [r7, #28]
   11154:	e7fe      	b.n	11154 <vTaskPrioritySet+0x28>

		/* Ensure the new priority is valid. */
		if( uxNewPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
   11156:	683b      	ldr	r3, [r7, #0]
   11158:	2b04      	cmp	r3, #4
   1115a:	d902      	bls.n	11162 <vTaskPrioritySet+0x36>
		{
			uxNewPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
   1115c:	f04f 0304 	mov.w	r3, #4
   11160:	603b      	str	r3, [r7, #0]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		taskENTER_CRITICAL();
   11162:	f003 f9e9 	bl	14538 <vPortEnterCritical>
		{
			/* If null is passed in here then it is the priority of the calling
			task that is being changed. */
			pxTCB = prvGetTCBFromHandle( xTask );
   11166:	687b      	ldr	r3, [r7, #4]
   11168:	2b00      	cmp	r3, #0
   1116a:	d105      	bne.n	11178 <vTaskPrioritySet+0x4c>
   1116c:	f642 33d4 	movw	r3, #11220	; 0x2bd4
   11170:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11174:	681b      	ldr	r3, [r3, #0]
   11176:	e000      	b.n	1117a <vTaskPrioritySet+0x4e>
   11178:	687b      	ldr	r3, [r7, #4]
   1117a:	60fb      	str	r3, [r7, #12]

			traceTASK_PRIORITY_SET( pxTCB, uxNewPriority );

			#if ( configUSE_MUTEXES == 1 )
			{
				uxCurrentBasePriority = pxTCB->uxBasePriority;
   1117c:	68fb      	ldr	r3, [r7, #12]
   1117e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
   11180:	613b      	str	r3, [r7, #16]
			{
				uxCurrentBasePriority = pxTCB->uxPriority;
			}
			#endif

			if( uxCurrentBasePriority != uxNewPriority )
   11182:	693a      	ldr	r2, [r7, #16]
   11184:	683b      	ldr	r3, [r7, #0]
   11186:	429a      	cmp	r2, r3
   11188:	f000 80a2 	beq.w	112d0 <vTaskPrioritySet+0x1a4>
			{
				/* The priority change may have readied a task of higher
				priority than the calling task. */
				if( uxNewPriority > uxCurrentBasePriority )
   1118c:	683a      	ldr	r2, [r7, #0]
   1118e:	693b      	ldr	r3, [r7, #16]
   11190:	429a      	cmp	r2, r3
   11192:	d914      	bls.n	111be <vTaskPrioritySet+0x92>
				{
					if( pxTCB != pxCurrentTCB )
   11194:	f642 33d4 	movw	r3, #11220	; 0x2bd4
   11198:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1119c:	681b      	ldr	r3, [r3, #0]
   1119e:	68fa      	ldr	r2, [r7, #12]
   111a0:	429a      	cmp	r2, r3
   111a2:	d018      	beq.n	111d6 <vTaskPrioritySet+0xaa>
					{
						/* The priority of a task other than the currently
						running task is being raised.  Is the priority being
						raised above that of the running task? */
						if( uxNewPriority >= pxCurrentTCB->uxPriority )
   111a4:	f642 33d4 	movw	r3, #11220	; 0x2bd4
   111a8:	f2c2 0300 	movt	r3, #8192	; 0x2000
   111ac:	681b      	ldr	r3, [r3, #0]
   111ae:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   111b0:	683b      	ldr	r3, [r7, #0]
   111b2:	429a      	cmp	r2, r3
   111b4:	d811      	bhi.n	111da <vTaskPrioritySet+0xae>
						{
							xYieldRequired = pdTRUE;
   111b6:	f04f 0301 	mov.w	r3, #1
   111ba:	61bb      	str	r3, [r7, #24]
   111bc:	e00e      	b.n	111dc <vTaskPrioritySet+0xb0>
						/* The priority of the running task is being raised,
						but the running task must already be the highest
						priority task able to run so no yield is required. */
					}
				}
				else if( pxTCB == pxCurrentTCB )
   111be:	f642 33d4 	movw	r3, #11220	; 0x2bd4
   111c2:	f2c2 0300 	movt	r3, #8192	; 0x2000
   111c6:	681b      	ldr	r3, [r3, #0]
   111c8:	68fa      	ldr	r2, [r7, #12]
   111ca:	429a      	cmp	r2, r3
   111cc:	d106      	bne.n	111dc <vTaskPrioritySet+0xb0>
				{
					/* Setting the priority of the running task down means
					there may now be another task of higher priority that
					is ready to execute. */
					xYieldRequired = pdTRUE;
   111ce:	f04f 0301 	mov.w	r3, #1
   111d2:	61bb      	str	r3, [r7, #24]
   111d4:	e002      	b.n	111dc <vTaskPrioritySet+0xb0>
						/* The priority of a task other than the currently
						running task is being raised.  Is the priority being
						raised above that of the running task? */
						if( uxNewPriority >= pxCurrentTCB->uxPriority )
						{
							xYieldRequired = pdTRUE;
   111d6:	bf00      	nop
   111d8:	e000      	b.n	111dc <vTaskPrioritySet+0xb0>
   111da:	bf00      	nop
				}

				/* Remember the ready list the task might be referenced from
				before its uxPriority member is changed so the
				taskRESET_READY_PRIORITY() macro can function correctly. */
				uxPriorityUsedOnEntry = pxTCB->uxPriority;
   111dc:	68fb      	ldr	r3, [r7, #12]
   111de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   111e0:	617b      	str	r3, [r7, #20]

				#if ( configUSE_MUTEXES == 1 )
				{
					/* Only change the priority being used if the task is not
					currently using an inherited priority. */
					if( pxTCB->uxBasePriority == pxTCB->uxPriority )
   111e2:	68fb      	ldr	r3, [r7, #12]
   111e4:	6c9a      	ldr	r2, [r3, #72]	; 0x48
   111e6:	68fb      	ldr	r3, [r7, #12]
   111e8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   111ea:	429a      	cmp	r2, r3
   111ec:	d102      	bne.n	111f4 <vTaskPrioritySet+0xc8>
					{
						pxTCB->uxPriority = uxNewPriority;
   111ee:	68fb      	ldr	r3, [r7, #12]
   111f0:	683a      	ldr	r2, [r7, #0]
   111f2:	62da      	str	r2, [r3, #44]	; 0x2c
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* The base priority gets set whatever. */
					pxTCB->uxBasePriority = uxNewPriority;
   111f4:	68fb      	ldr	r3, [r7, #12]
   111f6:	683a      	ldr	r2, [r7, #0]
   111f8:	649a      	str	r2, [r3, #72]	; 0x48
				}
				#endif

				/* Only reset the event list item value if the value is not
				being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
   111fa:	68fb      	ldr	r3, [r7, #12]
   111fc:	699b      	ldr	r3, [r3, #24]
   111fe:	2b00      	cmp	r3, #0
   11200:	db04      	blt.n	1120c <vTaskPrioritySet+0xe0>
				{
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxNewPriority ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
   11202:	683b      	ldr	r3, [r7, #0]
   11204:	f1c3 0205 	rsb	r2, r3, #5
   11208:	68fb      	ldr	r3, [r7, #12]
   1120a:	619a      	str	r2, [r3, #24]

				/* If the task is in the blocked or suspended list we need do
				nothing more than change its priority variable. However, if
				the task is in a ready list it needs to be removed and placed
				in the list appropriate to its new priority. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
   1120c:	68fb      	ldr	r3, [r7, #12]
   1120e:	6959      	ldr	r1, [r3, #20]
   11210:	697a      	ldr	r2, [r7, #20]
   11212:	4613      	mov	r3, r2
   11214:	ea4f 0383 	mov.w	r3, r3, lsl #2
   11218:	4413      	add	r3, r2
   1121a:	ea4f 0383 	mov.w	r3, r3, lsl #2
   1121e:	461a      	mov	r2, r3
   11220:	f642 33d8 	movw	r3, #11224	; 0x2bd8
   11224:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11228:	4413      	add	r3, r2
   1122a:	4299      	cmp	r1, r3
   1122c:	d142      	bne.n	112b4 <vTaskPrioritySet+0x188>
				{
					/* The task is currently in its ready list - remove before
					adding it to it's new ready list.  As we are in a critical
					section we can do this even if the scheduler is suspended. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
   1122e:	68fb      	ldr	r3, [r7, #12]
   11230:	f103 0304 	add.w	r3, r3, #4
   11234:	4618      	mov	r0, r3
   11236:	f7fe f941 	bl	f4bc <uxListRemove>
   1123a:	4603      	mov	r3, r0
   1123c:	2b00      	cmp	r3, #0
   1123e:	d112      	bne.n	11266 <vTaskPrioritySet+0x13a>
					{
						/* It is known that the task is in its ready list so
						there is no need to check again and the port level
						reset macro can be called directly. */
						portRESET_READY_PRIORITY( uxPriorityUsedOnEntry, uxTopReadyPriority );
   11240:	697b      	ldr	r3, [r7, #20]
   11242:	f04f 0201 	mov.w	r2, #1
   11246:	fa02 f303 	lsl.w	r3, r2, r3
   1124a:	ea6f 0203 	mvn.w	r2, r3
   1124e:	f642 43b4 	movw	r3, #11444	; 0x2cb4
   11252:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11256:	681b      	ldr	r3, [r3, #0]
   11258:	ea02 0203 	and.w	r2, r2, r3
   1125c:	f642 43b4 	movw	r3, #11444	; 0x2cb4
   11260:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11264:	601a      	str	r2, [r3, #0]
					}
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}
					prvAddTaskToReadyList( pxTCB );
   11266:	68fb      	ldr	r3, [r7, #12]
   11268:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   1126a:	f04f 0201 	mov.w	r2, #1
   1126e:	fa02 f203 	lsl.w	r2, r2, r3
   11272:	f642 43b4 	movw	r3, #11444	; 0x2cb4
   11276:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1127a:	681b      	ldr	r3, [r3, #0]
   1127c:	ea42 0203 	orr.w	r2, r2, r3
   11280:	f642 43b4 	movw	r3, #11444	; 0x2cb4
   11284:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11288:	601a      	str	r2, [r3, #0]
   1128a:	68fb      	ldr	r3, [r7, #12]
   1128c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   1128e:	4613      	mov	r3, r2
   11290:	ea4f 0383 	mov.w	r3, r3, lsl #2
   11294:	4413      	add	r3, r2
   11296:	ea4f 0383 	mov.w	r3, r3, lsl #2
   1129a:	461a      	mov	r2, r3
   1129c:	f642 33d8 	movw	r3, #11224	; 0x2bd8
   112a0:	f2c2 0300 	movt	r3, #8192	; 0x2000
   112a4:	441a      	add	r2, r3
   112a6:	68fb      	ldr	r3, [r7, #12]
   112a8:	f103 0304 	add.w	r3, r3, #4
   112ac:	4610      	mov	r0, r2
   112ae:	4619      	mov	r1, r3
   112b0:	f7fe f8a6 	bl	f400 <vListInsertEnd>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				if( xYieldRequired != pdFALSE )
   112b4:	69bb      	ldr	r3, [r7, #24]
   112b6:	2b00      	cmp	r3, #0
   112b8:	d00a      	beq.n	112d0 <vTaskPrioritySet+0x1a4>
				{
					taskYIELD_IF_USING_PREEMPTION();
   112ba:	f64e 5304 	movw	r3, #60676	; 0xed04
   112be:	f2ce 0300 	movt	r3, #57344	; 0xe000
   112c2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
   112c6:	601a      	str	r2, [r3, #0]
   112c8:	f3bf 8f4f 	dsb	sy
   112cc:	f3bf 8f6f 	isb	sy
				/* Remove compiler warning about unused variables when the port
				optimised task selection is not being used. */
				( void ) uxPriorityUsedOnEntry;
			}
		}
		taskEXIT_CRITICAL();
   112d0:	f003 f96a 	bl	145a8 <vPortExitCritical>
	}
   112d4:	f107 0720 	add.w	r7, r7, #32
   112d8:	46bd      	mov	sp, r7
   112da:	bd80      	pop	{r7, pc}

000112dc <vTaskSuspend>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	void vTaskSuspend( TaskHandle_t xTaskToSuspend )
	{
   112dc:	b580      	push	{r7, lr}
   112de:	b084      	sub	sp, #16
   112e0:	af00      	add	r7, sp, #0
   112e2:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;

		taskENTER_CRITICAL();
   112e4:	f003 f928 	bl	14538 <vPortEnterCritical>
		{
			/* If null is passed in here then it is the running task that is
			being suspended. */
			pxTCB = prvGetTCBFromHandle( xTaskToSuspend );
   112e8:	687b      	ldr	r3, [r7, #4]
   112ea:	2b00      	cmp	r3, #0
   112ec:	d105      	bne.n	112fa <vTaskSuspend+0x1e>
   112ee:	f642 33d4 	movw	r3, #11220	; 0x2bd4
   112f2:	f2c2 0300 	movt	r3, #8192	; 0x2000
   112f6:	681b      	ldr	r3, [r3, #0]
   112f8:	e000      	b.n	112fc <vTaskSuspend+0x20>
   112fa:	687b      	ldr	r3, [r7, #4]
   112fc:	60bb      	str	r3, [r7, #8]

			traceTASK_SUSPEND( pxTCB );

			/* Remove task from the ready/delayed list and place in the
			suspended list. */
			if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
   112fe:	68bb      	ldr	r3, [r7, #8]
   11300:	f103 0304 	add.w	r3, r3, #4
   11304:	4618      	mov	r0, r3
   11306:	f7fe f8d9 	bl	f4bc <uxListRemove>
   1130a:	4603      	mov	r3, r0
   1130c:	2b00      	cmp	r3, #0
   1130e:	d124      	bne.n	1135a <vTaskSuspend+0x7e>
			{
				taskRESET_READY_PRIORITY( pxTCB->uxPriority );
   11310:	68bb      	ldr	r3, [r7, #8]
   11312:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   11314:	4613      	mov	r3, r2
   11316:	ea4f 0383 	mov.w	r3, r3, lsl #2
   1131a:	4413      	add	r3, r2
   1131c:	ea4f 0383 	mov.w	r3, r3, lsl #2
   11320:	461a      	mov	r2, r3
   11322:	f642 33d8 	movw	r3, #11224	; 0x2bd8
   11326:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1132a:	4413      	add	r3, r2
   1132c:	681b      	ldr	r3, [r3, #0]
   1132e:	2b00      	cmp	r3, #0
   11330:	d113      	bne.n	1135a <vTaskSuspend+0x7e>
   11332:	68bb      	ldr	r3, [r7, #8]
   11334:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   11336:	f04f 0201 	mov.w	r2, #1
   1133a:	fa02 f303 	lsl.w	r3, r2, r3
   1133e:	ea6f 0203 	mvn.w	r2, r3
   11342:	f642 43b4 	movw	r3, #11444	; 0x2cb4
   11346:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1134a:	681b      	ldr	r3, [r3, #0]
   1134c:	ea02 0203 	and.w	r2, r2, r3
   11350:	f642 43b4 	movw	r3, #11444	; 0x2cb4
   11354:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11358:	601a      	str	r2, [r3, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}

			/* Is the task waiting on an event also? */
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
   1135a:	68bb      	ldr	r3, [r7, #8]
   1135c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
   1135e:	2b00      	cmp	r3, #0
   11360:	d005      	beq.n	1136e <vTaskSuspend+0x92>
			{
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
   11362:	68bb      	ldr	r3, [r7, #8]
   11364:	f103 0318 	add.w	r3, r3, #24
   11368:	4618      	mov	r0, r3
   1136a:	f7fe f8a7 	bl	f4bc <uxListRemove>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			vListInsertEnd( &xSuspendedTaskList, &( pxTCB->xStateListItem ) );
   1136e:	68bb      	ldr	r3, [r7, #8]
   11370:	f103 0304 	add.w	r3, r3, #4
   11374:	f642 4098 	movw	r0, #11416	; 0x2c98
   11378:	f2c2 0000 	movt	r0, #8192	; 0x2000
   1137c:	4619      	mov	r1, r3
   1137e:	f7fe f83f 	bl	f400 <vListInsertEnd>

			#if( configUSE_TASK_NOTIFICATIONS == 1 )
			{
				if( pxTCB->ucNotifyState == taskWAITING_NOTIFICATION )
   11382:	68bb      	ldr	r3, [r7, #8]
   11384:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
   11388:	b2db      	uxtb	r3, r3
   1138a:	2b01      	cmp	r3, #1
   1138c:	d104      	bne.n	11398 <vTaskSuspend+0xbc>
				{
					/* The task was blocked to wait for a notification, but is
					now suspended, so no notification was received. */
					pxTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
   1138e:	68bb      	ldr	r3, [r7, #8]
   11390:	f04f 0200 	mov.w	r2, #0
   11394:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
				}
			}
			#endif
		}
		taskEXIT_CRITICAL();
   11398:	f003 f906 	bl	145a8 <vPortExitCritical>

		if( xSchedulerRunning != pdFALSE )
   1139c:	f642 43b8 	movw	r3, #11448	; 0x2cb8
   113a0:	f2c2 0300 	movt	r3, #8192	; 0x2000
   113a4:	681b      	ldr	r3, [r3, #0]
   113a6:	2b00      	cmp	r3, #0
   113a8:	d005      	beq.n	113b6 <vTaskSuspend+0xda>
		{
			/* Reset the next expected unblock time in case it referred to the
			task that is now in the Suspended state. */
			taskENTER_CRITICAL();
   113aa:	f003 f8c5 	bl	14538 <vPortEnterCritical>
			{
				prvResetNextTaskUnblockTime();
   113ae:	f001 f9a3 	bl	126f8 <prvResetNextTaskUnblockTime>
			}
			taskEXIT_CRITICAL();
   113b2:	f003 f8f9 	bl	145a8 <vPortExitCritical>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( pxTCB == pxCurrentTCB )
   113b6:	f642 33d4 	movw	r3, #11220	; 0x2bd4
   113ba:	f2c2 0300 	movt	r3, #8192	; 0x2000
   113be:	681b      	ldr	r3, [r3, #0]
   113c0:	68ba      	ldr	r2, [r7, #8]
   113c2:	429a      	cmp	r2, r3
   113c4:	d139      	bne.n	1143a <vTaskSuspend+0x15e>
		{
			if( xSchedulerRunning != pdFALSE )
   113c6:	f642 43b8 	movw	r3, #11448	; 0x2cb8
   113ca:	f2c2 0300 	movt	r3, #8192	; 0x2000
   113ce:	681b      	ldr	r3, [r3, #0]
   113d0:	2b00      	cmp	r3, #0
   113d2:	d01c      	beq.n	1140e <vTaskSuspend+0x132>
			{
				/* The current task has just been suspended. */
				configASSERT( uxSchedulerSuspended == 0 );
   113d4:	f642 43d4 	movw	r3, #11476	; 0x2cd4
   113d8:	f2c2 0300 	movt	r3, #8192	; 0x2000
   113dc:	681b      	ldr	r3, [r3, #0]
   113de:	2b00      	cmp	r3, #0
   113e0:	d009      	beq.n	113f6 <vTaskSuspend+0x11a>
   113e2:	f04f 0328 	mov.w	r3, #40	; 0x28
   113e6:	f383 8811 	msr	BASEPRI, r3
   113ea:	f3bf 8f6f 	isb	sy
   113ee:	f3bf 8f4f 	dsb	sy
   113f2:	60fb      	str	r3, [r7, #12]
   113f4:	e7fe      	b.n	113f4 <vTaskSuspend+0x118>
				portYIELD_WITHIN_API();
   113f6:	f64e 5304 	movw	r3, #60676	; 0xed04
   113fa:	f2ce 0300 	movt	r3, #57344	; 0xe000
   113fe:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
   11402:	601a      	str	r2, [r3, #0]
   11404:	f3bf 8f4f 	dsb	sy
   11408:	f3bf 8f6f 	isb	sy
   1140c:	e015      	b.n	1143a <vTaskSuspend+0x15e>
			else
			{
				/* The scheduler is not running, but the task that was pointed
				to by pxCurrentTCB has just been suspended and pxCurrentTCB
				must be adjusted to point to a different task. */
				if( listCURRENT_LIST_LENGTH( &xSuspendedTaskList ) == uxCurrentNumberOfTasks ) /*lint !e931 Right has no side effect, just volatile. */
   1140e:	f642 4398 	movw	r3, #11416	; 0x2c98
   11412:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11416:	681a      	ldr	r2, [r3, #0]
   11418:	f642 43ac 	movw	r3, #11436	; 0x2cac
   1141c:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11420:	681b      	ldr	r3, [r3, #0]
   11422:	429a      	cmp	r2, r3
   11424:	d107      	bne.n	11436 <vTaskSuspend+0x15a>
				{
					/* No other tasks are ready, so set pxCurrentTCB back to
					NULL so when the next task is created pxCurrentTCB will
					be set to point to it no matter what its relative priority
					is. */
					pxCurrentTCB = NULL;
   11426:	f642 33d4 	movw	r3, #11220	; 0x2bd4
   1142a:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1142e:	f04f 0200 	mov.w	r2, #0
   11432:	601a      	str	r2, [r3, #0]
   11434:	e001      	b.n	1143a <vTaskSuspend+0x15e>
				}
				else
				{
					vTaskSwitchContext();
   11436:	f000 fc89 	bl	11d4c <vTaskSwitchContext>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
   1143a:	f107 0710 	add.w	r7, r7, #16
   1143e:	46bd      	mov	sp, r7
   11440:	bd80      	pop	{r7, pc}
   11442:	bf00      	nop

00011444 <prvTaskIsTaskSuspended>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	static BaseType_t prvTaskIsTaskSuspended( const TaskHandle_t xTask )
	{
   11444:	b480      	push	{r7}
   11446:	b087      	sub	sp, #28
   11448:	af00      	add	r7, sp, #0
   1144a:	6078      	str	r0, [r7, #4]
	BaseType_t xReturn = pdFALSE;
   1144c:	f04f 0300 	mov.w	r3, #0
   11450:	60fb      	str	r3, [r7, #12]
	const TCB_t * const pxTCB = xTask;
   11452:	687b      	ldr	r3, [r7, #4]
   11454:	613b      	str	r3, [r7, #16]

		/* Accesses xPendingReadyList so must be called from a critical
		section. */

		/* It does not make sense to check if the calling task is suspended. */
		configASSERT( xTask );
   11456:	687b      	ldr	r3, [r7, #4]
   11458:	2b00      	cmp	r3, #0
   1145a:	d109      	bne.n	11470 <prvTaskIsTaskSuspended+0x2c>
   1145c:	f04f 0328 	mov.w	r3, #40	; 0x28
   11460:	f383 8811 	msr	BASEPRI, r3
   11464:	f3bf 8f6f 	isb	sy
   11468:	f3bf 8f4f 	dsb	sy
   1146c:	617b      	str	r3, [r7, #20]
   1146e:	e7fe      	b.n	1146e <prvTaskIsTaskSuspended+0x2a>

		/* Is the task being resumed actually in the suspended list? */
		if( listIS_CONTAINED_WITHIN( &xSuspendedTaskList, &( pxTCB->xStateListItem ) ) != pdFALSE )
   11470:	693b      	ldr	r3, [r7, #16]
   11472:	695a      	ldr	r2, [r3, #20]
   11474:	f642 4398 	movw	r3, #11416	; 0x2c98
   11478:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1147c:	429a      	cmp	r2, r3
   1147e:	d10e      	bne.n	1149e <prvTaskIsTaskSuspended+0x5a>
		{
			/* Has the task already been resumed from within an ISR? */
			if( listIS_CONTAINED_WITHIN( &xPendingReadyList, &( pxTCB->xEventListItem ) ) == pdFALSE )
   11480:	693b      	ldr	r3, [r7, #16]
   11482:	6a9a      	ldr	r2, [r3, #40]	; 0x28
   11484:	f642 436c 	movw	r3, #11372	; 0x2c6c
   11488:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1148c:	429a      	cmp	r2, r3
   1148e:	d006      	beq.n	1149e <prvTaskIsTaskSuspended+0x5a>
			{
				/* Is it in the suspended list because it is in the	Suspended
				state, or because is is blocked with no timeout? */
				if( listIS_CONTAINED_WITHIN( NULL, &( pxTCB->xEventListItem ) ) != pdFALSE ) /*lint !e961.  The cast is only redundant when NULL is used. */
   11490:	693b      	ldr	r3, [r7, #16]
   11492:	6a9b      	ldr	r3, [r3, #40]	; 0x28
   11494:	2b00      	cmp	r3, #0
   11496:	d102      	bne.n	1149e <prvTaskIsTaskSuspended+0x5a>
				{
					xReturn = pdTRUE;
   11498:	f04f 0301 	mov.w	r3, #1
   1149c:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
   1149e:	68fb      	ldr	r3, [r7, #12]
	} /*lint !e818 xTask cannot be a pointer to const because it is a typedef. */
   114a0:	4618      	mov	r0, r3
   114a2:	f107 071c 	add.w	r7, r7, #28
   114a6:	46bd      	mov	sp, r7
   114a8:	bc80      	pop	{r7}
   114aa:	4770      	bx	lr

000114ac <vTaskResume>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	void vTaskResume( TaskHandle_t xTaskToResume )
	{
   114ac:	b580      	push	{r7, lr}
   114ae:	b084      	sub	sp, #16
   114b0:	af00      	add	r7, sp, #0
   114b2:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = xTaskToResume;
   114b4:	687b      	ldr	r3, [r7, #4]
   114b6:	60bb      	str	r3, [r7, #8]

		/* It does not make sense to resume the calling task. */
		configASSERT( xTaskToResume );
   114b8:	687b      	ldr	r3, [r7, #4]
   114ba:	2b00      	cmp	r3, #0
   114bc:	d109      	bne.n	114d2 <vTaskResume+0x26>
   114be:	f04f 0328 	mov.w	r3, #40	; 0x28
   114c2:	f383 8811 	msr	BASEPRI, r3
   114c6:	f3bf 8f6f 	isb	sy
   114ca:	f3bf 8f4f 	dsb	sy
   114ce:	60fb      	str	r3, [r7, #12]
   114d0:	e7fe      	b.n	114d0 <vTaskResume+0x24>

		/* The parameter cannot be NULL as it is impossible to resume the
		currently executing task. */
		if( ( pxTCB != pxCurrentTCB ) && ( pxTCB != NULL ) )
   114d2:	f642 33d4 	movw	r3, #11220	; 0x2bd4
   114d6:	f2c2 0300 	movt	r3, #8192	; 0x2000
   114da:	681b      	ldr	r3, [r3, #0]
   114dc:	68ba      	ldr	r2, [r7, #8]
   114de:	429a      	cmp	r2, r3
   114e0:	d04e      	beq.n	11580 <vTaskResume+0xd4>
   114e2:	68bb      	ldr	r3, [r7, #8]
   114e4:	2b00      	cmp	r3, #0
   114e6:	d04b      	beq.n	11580 <vTaskResume+0xd4>
		{
			taskENTER_CRITICAL();
   114e8:	f003 f826 	bl	14538 <vPortEnterCritical>
			{
				if( prvTaskIsTaskSuspended( pxTCB ) != pdFALSE )
   114ec:	68b8      	ldr	r0, [r7, #8]
   114ee:	f7ff ffa9 	bl	11444 <prvTaskIsTaskSuspended>
   114f2:	4603      	mov	r3, r0
   114f4:	2b00      	cmp	r3, #0
   114f6:	d041      	beq.n	1157c <vTaskResume+0xd0>
				{
					traceTASK_RESUME( pxTCB );

					/* The ready list can be accessed even if the scheduler is
					suspended because this is inside a critical section. */
					( void ) uxListRemove(  &( pxTCB->xStateListItem ) );
   114f8:	68bb      	ldr	r3, [r7, #8]
   114fa:	f103 0304 	add.w	r3, r3, #4
   114fe:	4618      	mov	r0, r3
   11500:	f7fd ffdc 	bl	f4bc <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
   11504:	68bb      	ldr	r3, [r7, #8]
   11506:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   11508:	f04f 0201 	mov.w	r2, #1
   1150c:	fa02 f203 	lsl.w	r2, r2, r3
   11510:	f642 43b4 	movw	r3, #11444	; 0x2cb4
   11514:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11518:	681b      	ldr	r3, [r3, #0]
   1151a:	ea42 0203 	orr.w	r2, r2, r3
   1151e:	f642 43b4 	movw	r3, #11444	; 0x2cb4
   11522:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11526:	601a      	str	r2, [r3, #0]
   11528:	68bb      	ldr	r3, [r7, #8]
   1152a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   1152c:	4613      	mov	r3, r2
   1152e:	ea4f 0383 	mov.w	r3, r3, lsl #2
   11532:	4413      	add	r3, r2
   11534:	ea4f 0383 	mov.w	r3, r3, lsl #2
   11538:	461a      	mov	r2, r3
   1153a:	f642 33d8 	movw	r3, #11224	; 0x2bd8
   1153e:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11542:	441a      	add	r2, r3
   11544:	68bb      	ldr	r3, [r7, #8]
   11546:	f103 0304 	add.w	r3, r3, #4
   1154a:	4610      	mov	r0, r2
   1154c:	4619      	mov	r1, r3
   1154e:	f7fd ff57 	bl	f400 <vListInsertEnd>

					/* A higher priority task may have just been resumed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
   11552:	68bb      	ldr	r3, [r7, #8]
   11554:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   11556:	f642 33d4 	movw	r3, #11220	; 0x2bd4
   1155a:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1155e:	681b      	ldr	r3, [r3, #0]
   11560:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   11562:	429a      	cmp	r2, r3
   11564:	d30a      	bcc.n	1157c <vTaskResume+0xd0>
					{
						/* This yield may not cause the task just resumed to run,
						but will leave the lists in the correct state for the
						next yield. */
						taskYIELD_IF_USING_PREEMPTION();
   11566:	f64e 5304 	movw	r3, #60676	; 0xed04
   1156a:	f2ce 0300 	movt	r3, #57344	; 0xe000
   1156e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
   11572:	601a      	str	r2, [r3, #0]
   11574:	f3bf 8f4f 	dsb	sy
   11578:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
			}
			taskEXIT_CRITICAL();
   1157c:	f003 f814 	bl	145a8 <vPortExitCritical>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
   11580:	f107 0710 	add.w	r7, r7, #16
   11584:	46bd      	mov	sp, r7
   11586:	bd80      	pop	{r7, pc}

00011588 <xTaskResumeFromISR>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) )

	BaseType_t xTaskResumeFromISR( TaskHandle_t xTaskToResume )
	{
   11588:	b580      	push	{r7, lr}
   1158a:	b08a      	sub	sp, #40	; 0x28
   1158c:	af00      	add	r7, sp, #0
   1158e:	6078      	str	r0, [r7, #4]
	BaseType_t xYieldRequired = pdFALSE;
   11590:	f04f 0300 	mov.w	r3, #0
   11594:	60fb      	str	r3, [r7, #12]
	TCB_t * const pxTCB = xTaskToResume;
   11596:	687b      	ldr	r3, [r7, #4]
   11598:	613b      	str	r3, [r7, #16]
	UBaseType_t uxSavedInterruptStatus;

		configASSERT( xTaskToResume );
   1159a:	687b      	ldr	r3, [r7, #4]
   1159c:	2b00      	cmp	r3, #0
   1159e:	d109      	bne.n	115b4 <xTaskResumeFromISR+0x2c>
   115a0:	f04f 0328 	mov.w	r3, #40	; 0x28
   115a4:	f383 8811 	msr	BASEPRI, r3
   115a8:	f3bf 8f6f 	isb	sy
   115ac:	f3bf 8f4f 	dsb	sy
   115b0:	61bb      	str	r3, [r7, #24]
   115b2:	e7fe      	b.n	115b2 <xTaskResumeFromISR+0x2a>
		below the maximum system call interrupt priority.  FreeRTOS maintains a
		separate interrupt safe API to ensure interrupt entry is as fast and as
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		https://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
   115b4:	f003 f8a4 	bl	14700 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
   115b8:	f3ef 8211 	mrs	r2, BASEPRI
   115bc:	f04f 0328 	mov.w	r3, #40	; 0x28
   115c0:	f383 8811 	msr	BASEPRI, r3
   115c4:	f3bf 8f6f 	isb	sy
   115c8:	f3bf 8f4f 	dsb	sy
   115cc:	623a      	str	r2, [r7, #32]
   115ce:	61fb      	str	r3, [r7, #28]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
   115d0:	6a3b      	ldr	r3, [r7, #32]

		uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
   115d2:	617b      	str	r3, [r7, #20]
		{
			if( prvTaskIsTaskSuspended( pxTCB ) != pdFALSE )
   115d4:	6938      	ldr	r0, [r7, #16]
   115d6:	f7ff ff35 	bl	11444 <prvTaskIsTaskSuspended>
   115da:	4603      	mov	r3, r0
   115dc:	2b00      	cmp	r3, #0
   115de:	d04b      	beq.n	11678 <xTaskResumeFromISR+0xf0>
			{
				traceTASK_RESUME_FROM_ISR( pxTCB );

				/* Check the ready lists can be accessed. */
				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
   115e0:	f642 43d4 	movw	r3, #11476	; 0x2cd4
   115e4:	f2c2 0300 	movt	r3, #8192	; 0x2000
   115e8:	681b      	ldr	r3, [r3, #0]
   115ea:	2b00      	cmp	r3, #0
   115ec:	d13a      	bne.n	11664 <xTaskResumeFromISR+0xdc>
				{
					/* Ready lists can be accessed so move the task from the
					suspended list to the ready list directly. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
   115ee:	693b      	ldr	r3, [r7, #16]
   115f0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   115f2:	f642 33d4 	movw	r3, #11220	; 0x2bd4
   115f6:	f2c2 0300 	movt	r3, #8192	; 0x2000
   115fa:	681b      	ldr	r3, [r3, #0]
   115fc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   115fe:	429a      	cmp	r2, r3
   11600:	d302      	bcc.n	11608 <xTaskResumeFromISR+0x80>
					{
						xYieldRequired = pdTRUE;
   11602:	f04f 0301 	mov.w	r3, #1
   11606:	60fb      	str	r3, [r7, #12]
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
   11608:	693b      	ldr	r3, [r7, #16]
   1160a:	f103 0304 	add.w	r3, r3, #4
   1160e:	4618      	mov	r0, r3
   11610:	f7fd ff54 	bl	f4bc <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
   11614:	693b      	ldr	r3, [r7, #16]
   11616:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   11618:	f04f 0201 	mov.w	r2, #1
   1161c:	fa02 f203 	lsl.w	r2, r2, r3
   11620:	f642 43b4 	movw	r3, #11444	; 0x2cb4
   11624:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11628:	681b      	ldr	r3, [r3, #0]
   1162a:	ea42 0203 	orr.w	r2, r2, r3
   1162e:	f642 43b4 	movw	r3, #11444	; 0x2cb4
   11632:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11636:	601a      	str	r2, [r3, #0]
   11638:	693b      	ldr	r3, [r7, #16]
   1163a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   1163c:	4613      	mov	r3, r2
   1163e:	ea4f 0383 	mov.w	r3, r3, lsl #2
   11642:	4413      	add	r3, r2
   11644:	ea4f 0383 	mov.w	r3, r3, lsl #2
   11648:	461a      	mov	r2, r3
   1164a:	f642 33d8 	movw	r3, #11224	; 0x2bd8
   1164e:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11652:	441a      	add	r2, r3
   11654:	693b      	ldr	r3, [r7, #16]
   11656:	f103 0304 	add.w	r3, r3, #4
   1165a:	4610      	mov	r0, r2
   1165c:	4619      	mov	r1, r3
   1165e:	f7fd fecf 	bl	f400 <vListInsertEnd>
   11662:	e009      	b.n	11678 <xTaskResumeFromISR+0xf0>
				else
				{
					/* The delayed or ready lists cannot be accessed so the task
					is held in the pending ready list until the scheduler is
					unsuspended. */
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
   11664:	693b      	ldr	r3, [r7, #16]
   11666:	f103 0318 	add.w	r3, r3, #24
   1166a:	f642 406c 	movw	r0, #11372	; 0x2c6c
   1166e:	f2c2 0000 	movt	r0, #8192	; 0x2000
   11672:	4619      	mov	r1, r3
   11674:	f7fd fec4 	bl	f400 <vListInsertEnd>
   11678:	697b      	ldr	r3, [r7, #20]
   1167a:	627b      	str	r3, [r7, #36]	; 0x24
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
   1167c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   1167e:	f383 8811 	msr	BASEPRI, r3
				mtCOVERAGE_TEST_MARKER();
			}
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

		return xYieldRequired;
   11682:	68fb      	ldr	r3, [r7, #12]
	}
   11684:	4618      	mov	r0, r3
   11686:	f107 0728 	add.w	r7, r7, #40	; 0x28
   1168a:	46bd      	mov	sp, r7
   1168c:	bd80      	pop	{r7, pc}
   1168e:	bf00      	nop

00011690 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
   11690:	b580      	push	{r7, lr}
   11692:	b086      	sub	sp, #24
   11694:	af02      	add	r7, sp, #8
		}
	}
	#else
	{
		/* The Idle task is being created using dynamically allocated RAM. */
		xReturn = xTaskCreate(	prvIdleTask,
   11696:	f04f 0300 	mov.w	r3, #0
   1169a:	9300      	str	r3, [sp, #0]
   1169c:	f642 43d0 	movw	r3, #11472	; 0x2cd0
   116a0:	f2c2 0300 	movt	r3, #8192	; 0x2000
   116a4:	9301      	str	r3, [sp, #4]
   116a6:	f242 30ad 	movw	r0, #9133	; 0x23ad
   116aa:	f2c0 0001 	movt	r0, #1
   116ae:	f24e 61cc 	movw	r1, #59084	; 0xe6cc
   116b2:	f2c0 0101 	movt	r1, #1
   116b6:	f04f 025a 	mov.w	r2, #90	; 0x5a
   116ba:	f04f 0300 	mov.w	r3, #0
   116be:	f7ff f977 	bl	109b0 <xTaskCreate>
   116c2:	4603      	mov	r3, r0
   116c4:	607b      	str	r3, [r7, #4]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
   116c6:	687b      	ldr	r3, [r7, #4]
   116c8:	2b01      	cmp	r3, #1
   116ca:	d103      	bne.n	116d4 <vTaskStartScheduler+0x44>
		{
			xReturn = xTimerCreateTimerTask();
   116cc:	f002 f826 	bl	1371c <xTimerCreateTimerTask>
   116d0:	4603      	mov	r3, r0
   116d2:	607b      	str	r3, [r7, #4]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
   116d4:	687b      	ldr	r3, [r7, #4]
   116d6:	2b01      	cmp	r3, #1
   116d8:	d122      	bne.n	11720 <vTaskStartScheduler+0x90>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
   116da:	f04f 0328 	mov.w	r3, #40	; 0x28
   116de:	f383 8811 	msr	BASEPRI, r3
   116e2:	f3bf 8f6f 	isb	sy
   116e6:	f3bf 8f4f 	dsb	sy
   116ea:	60bb      	str	r3, [r7, #8]
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
   116ec:	f642 43cc 	movw	r3, #11468	; 0x2ccc
   116f0:	f2c2 0300 	movt	r3, #8192	; 0x2000
   116f4:	f04f 32ff 	mov.w	r2, #4294967295
   116f8:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
   116fa:	f642 43b8 	movw	r3, #11448	; 0x2cb8
   116fe:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11702:	f04f 0201 	mov.w	r2, #1
   11706:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
   11708:	f642 43b0 	movw	r3, #11440	; 0x2cb0
   1170c:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11710:	f04f 0200 	mov.w	r2, #0
   11714:	601a      	str	r2, [r3, #0]
		macro must be defined to configure the timer/counter used to generate
		the run time counter time base.   NOTE:  If configGENERATE_RUN_TIME_STATS
		is set to 0 and the following line fails to build then ensure you do not
		have portCONFIGURE_TIMER_FOR_RUN_TIME_STATS() defined in your
		FreeRTOSConfig.h file. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();
   11716:	f7ef fa6b 	bl	bf0 <vMainConfigureTimerForRunTimeStats>

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
   1171a:	f002 fe59 	bl	143d0 <xPortStartScheduler>
   1171e:	e00d      	b.n	1173c <vTaskStartScheduler+0xac>
	else
	{
		/* This line will only be reached if the kernel could not be started,
		because there was not enough FreeRTOS heap to create the idle task
		or the timer task. */
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
   11720:	687b      	ldr	r3, [r7, #4]
   11722:	f1b3 3fff 	cmp.w	r3, #4294967295
   11726:	d109      	bne.n	1173c <vTaskStartScheduler+0xac>
   11728:	f04f 0328 	mov.w	r3, #40	; 0x28
   1172c:	f383 8811 	msr	BASEPRI, r3
   11730:	f3bf 8f6f 	isb	sy
   11734:	f3bf 8f4f 	dsb	sy
   11738:	60fb      	str	r3, [r7, #12]
   1173a:	e7fe      	b.n	1173a <vTaskStartScheduler+0xaa>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
   1173c:	f107 0710 	add.w	r7, r7, #16
   11740:	46bd      	mov	sp, r7
   11742:	bd80      	pop	{r7, pc}

00011744 <vTaskEndScheduler>:
/*-----------------------------------------------------------*/

void vTaskEndScheduler( void )
{
   11744:	b580      	push	{r7, lr}
   11746:	b082      	sub	sp, #8
   11748:	af00      	add	r7, sp, #0
   1174a:	f04f 0328 	mov.w	r3, #40	; 0x28
   1174e:	f383 8811 	msr	BASEPRI, r3
   11752:	f3bf 8f6f 	isb	sy
   11756:	f3bf 8f4f 	dsb	sy
   1175a:	607b      	str	r3, [r7, #4]
	/* Stop the scheduler interrupts and call the portable scheduler end
	routine so the original ISRs can be restored if necessary.  The port
	layer must ensure interrupts enable	bit is left in the correct state. */
	portDISABLE_INTERRUPTS();
	xSchedulerRunning = pdFALSE;
   1175c:	f642 43b8 	movw	r3, #11448	; 0x2cb8
   11760:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11764:	f04f 0200 	mov.w	r2, #0
   11768:	601a      	str	r2, [r3, #0]
	vPortEndScheduler();
   1176a:	f002 fecb 	bl	14504 <vPortEndScheduler>
}
   1176e:	f107 0708 	add.w	r7, r7, #8
   11772:	46bd      	mov	sp, r7
   11774:	bd80      	pop	{r7, pc}
   11776:	bf00      	nop

00011778 <vTaskSuspendAll>:
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
   11778:	b480      	push	{r7}
   1177a:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
   1177c:	f642 43d4 	movw	r3, #11476	; 0x2cd4
   11780:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11784:	681b      	ldr	r3, [r3, #0]
   11786:	f103 0201 	add.w	r2, r3, #1
   1178a:	f642 43d4 	movw	r3, #11476	; 0x2cd4
   1178e:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11792:	601a      	str	r2, [r3, #0]
}
   11794:	46bd      	mov	sp, r7
   11796:	bc80      	pop	{r7}
   11798:	4770      	bx	lr
   1179a:	bf00      	nop

0001179c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
   1179c:	b580      	push	{r7, lr}
   1179e:	b084      	sub	sp, #16
   117a0:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
   117a2:	f04f 0300 	mov.w	r3, #0
   117a6:	603b      	str	r3, [r7, #0]
BaseType_t xAlreadyYielded = pdFALSE;
   117a8:	f04f 0300 	mov.w	r3, #0
   117ac:	607b      	str	r3, [r7, #4]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
   117ae:	f642 43d4 	movw	r3, #11476	; 0x2cd4
   117b2:	f2c2 0300 	movt	r3, #8192	; 0x2000
   117b6:	681b      	ldr	r3, [r3, #0]
   117b8:	2b00      	cmp	r3, #0
   117ba:	d109      	bne.n	117d0 <xTaskResumeAll+0x34>
   117bc:	f04f 0328 	mov.w	r3, #40	; 0x28
   117c0:	f383 8811 	msr	BASEPRI, r3
   117c4:	f3bf 8f6f 	isb	sy
   117c8:	f3bf 8f4f 	dsb	sy
   117cc:	60fb      	str	r3, [r7, #12]
   117ce:	e7fe      	b.n	117ce <xTaskResumeAll+0x32>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
   117d0:	f002 feb2 	bl	14538 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
   117d4:	f642 43d4 	movw	r3, #11476	; 0x2cd4
   117d8:	f2c2 0300 	movt	r3, #8192	; 0x2000
   117dc:	681b      	ldr	r3, [r3, #0]
   117de:	f103 32ff 	add.w	r2, r3, #4294967295
   117e2:	f642 43d4 	movw	r3, #11476	; 0x2cd4
   117e6:	f2c2 0300 	movt	r3, #8192	; 0x2000
   117ea:	601a      	str	r2, [r3, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
   117ec:	f642 43d4 	movw	r3, #11476	; 0x2cd4
   117f0:	f2c2 0300 	movt	r3, #8192	; 0x2000
   117f4:	681b      	ldr	r3, [r3, #0]
   117f6:	2b00      	cmp	r3, #0
   117f8:	f040 8098 	bne.w	1192c <xTaskResumeAll+0x190>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
   117fc:	f642 43ac 	movw	r3, #11436	; 0x2cac
   11800:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11804:	681b      	ldr	r3, [r3, #0]
   11806:	2b00      	cmp	r3, #0
   11808:	f000 8090 	beq.w	1192c <xTaskResumeAll+0x190>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
   1180c:	e04a      	b.n	118a4 <xTaskResumeAll+0x108>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
   1180e:	f642 436c 	movw	r3, #11372	; 0x2c6c
   11812:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11816:	68db      	ldr	r3, [r3, #12]
   11818:	68db      	ldr	r3, [r3, #12]
   1181a:	603b      	str	r3, [r7, #0]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
   1181c:	683b      	ldr	r3, [r7, #0]
   1181e:	f103 0318 	add.w	r3, r3, #24
   11822:	4618      	mov	r0, r3
   11824:	f7fd fe4a 	bl	f4bc <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
   11828:	683b      	ldr	r3, [r7, #0]
   1182a:	f103 0304 	add.w	r3, r3, #4
   1182e:	4618      	mov	r0, r3
   11830:	f7fd fe44 	bl	f4bc <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
   11834:	683b      	ldr	r3, [r7, #0]
   11836:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   11838:	f04f 0201 	mov.w	r2, #1
   1183c:	fa02 f203 	lsl.w	r2, r2, r3
   11840:	f642 43b4 	movw	r3, #11444	; 0x2cb4
   11844:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11848:	681b      	ldr	r3, [r3, #0]
   1184a:	ea42 0203 	orr.w	r2, r2, r3
   1184e:	f642 43b4 	movw	r3, #11444	; 0x2cb4
   11852:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11856:	601a      	str	r2, [r3, #0]
   11858:	683b      	ldr	r3, [r7, #0]
   1185a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   1185c:	4613      	mov	r3, r2
   1185e:	ea4f 0383 	mov.w	r3, r3, lsl #2
   11862:	4413      	add	r3, r2
   11864:	ea4f 0383 	mov.w	r3, r3, lsl #2
   11868:	461a      	mov	r2, r3
   1186a:	f642 33d8 	movw	r3, #11224	; 0x2bd8
   1186e:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11872:	441a      	add	r2, r3
   11874:	683b      	ldr	r3, [r7, #0]
   11876:	f103 0304 	add.w	r3, r3, #4
   1187a:	4610      	mov	r0, r2
   1187c:	4619      	mov	r1, r3
   1187e:	f7fd fdbf 	bl	f400 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
   11882:	683b      	ldr	r3, [r7, #0]
   11884:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   11886:	f642 33d4 	movw	r3, #11220	; 0x2bd4
   1188a:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1188e:	681b      	ldr	r3, [r3, #0]
   11890:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   11892:	429a      	cmp	r2, r3
   11894:	d306      	bcc.n	118a4 <xTaskResumeAll+0x108>
					{
						xYieldPending = pdTRUE;
   11896:	f642 43c0 	movw	r3, #11456	; 0x2cc0
   1189a:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1189e:	f04f 0201 	mov.w	r2, #1
   118a2:	601a      	str	r2, [r3, #0]
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
   118a4:	f642 436c 	movw	r3, #11372	; 0x2c6c
   118a8:	f2c2 0300 	movt	r3, #8192	; 0x2000
   118ac:	681b      	ldr	r3, [r3, #0]
   118ae:	2b00      	cmp	r3, #0
   118b0:	d1ad      	bne.n	1180e <xTaskResumeAll+0x72>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
   118b2:	683b      	ldr	r3, [r7, #0]
   118b4:	2b00      	cmp	r3, #0
   118b6:	d001      	beq.n	118bc <xTaskResumeAll+0x120>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
   118b8:	f000 ff1e 	bl	126f8 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
   118bc:	f642 43bc 	movw	r3, #11452	; 0x2cbc
   118c0:	f2c2 0300 	movt	r3, #8192	; 0x2000
   118c4:	681b      	ldr	r3, [r3, #0]
   118c6:	60bb      	str	r3, [r7, #8]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
   118c8:	68bb      	ldr	r3, [r7, #8]
   118ca:	2b00      	cmp	r3, #0
   118cc:	d019      	beq.n	11902 <xTaskResumeAll+0x166>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
   118ce:	f000 f93b 	bl	11b48 <xTaskIncrementTick>
   118d2:	4603      	mov	r3, r0
   118d4:	2b00      	cmp	r3, #0
   118d6:	d006      	beq.n	118e6 <xTaskResumeAll+0x14a>
							{
								xYieldPending = pdTRUE;
   118d8:	f642 43c0 	movw	r3, #11456	; 0x2cc0
   118dc:	f2c2 0300 	movt	r3, #8192	; 0x2000
   118e0:	f04f 0201 	mov.w	r2, #1
   118e4:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
   118e6:	68bb      	ldr	r3, [r7, #8]
   118e8:	f103 33ff 	add.w	r3, r3, #4294967295
   118ec:	60bb      	str	r3, [r7, #8]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
   118ee:	68bb      	ldr	r3, [r7, #8]
   118f0:	2b00      	cmp	r3, #0
   118f2:	d1ec      	bne.n	118ce <xTaskResumeAll+0x132>

						uxPendedTicks = 0;
   118f4:	f642 43bc 	movw	r3, #11452	; 0x2cbc
   118f8:	f2c2 0300 	movt	r3, #8192	; 0x2000
   118fc:	f04f 0200 	mov.w	r2, #0
   11900:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
   11902:	f642 43c0 	movw	r3, #11456	; 0x2cc0
   11906:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1190a:	681b      	ldr	r3, [r3, #0]
   1190c:	2b00      	cmp	r3, #0
   1190e:	d00d      	beq.n	1192c <xTaskResumeAll+0x190>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
   11910:	f04f 0301 	mov.w	r3, #1
   11914:	607b      	str	r3, [r7, #4]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
   11916:	f64e 5304 	movw	r3, #60676	; 0xed04
   1191a:	f2ce 0300 	movt	r3, #57344	; 0xe000
   1191e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
   11922:	601a      	str	r2, [r3, #0]
   11924:	f3bf 8f4f 	dsb	sy
   11928:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
   1192c:	f002 fe3c 	bl	145a8 <vPortExitCritical>

	return xAlreadyYielded;
   11930:	687b      	ldr	r3, [r7, #4]
}
   11932:	4618      	mov	r0, r3
   11934:	f107 0710 	add.w	r7, r7, #16
   11938:	46bd      	mov	sp, r7
   1193a:	bd80      	pop	{r7, pc}

0001193c <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
   1193c:	b480      	push	{r7}
   1193e:	b083      	sub	sp, #12
   11940:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
   11942:	f642 43b0 	movw	r3, #11440	; 0x2cb0
   11946:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1194a:	681b      	ldr	r3, [r3, #0]
   1194c:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
   1194e:	687b      	ldr	r3, [r7, #4]
}
   11950:	4618      	mov	r0, r3
   11952:	f107 070c 	add.w	r7, r7, #12
   11956:	46bd      	mov	sp, r7
   11958:	bc80      	pop	{r7}
   1195a:	4770      	bx	lr

0001195c <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
   1195c:	b580      	push	{r7, lr}
   1195e:	b082      	sub	sp, #8
   11960:	af00      	add	r7, sp, #0
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: https://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
   11962:	f002 fecd 	bl	14700 <vPortValidateInterruptPriority>

	uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
   11966:	f04f 0300 	mov.w	r3, #0
   1196a:	607b      	str	r3, [r7, #4]
	{
		xReturn = xTickCount;
   1196c:	f642 43b0 	movw	r3, #11440	; 0x2cb0
   11970:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11974:	681b      	ldr	r3, [r3, #0]
   11976:	603b      	str	r3, [r7, #0]
	}
	portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
   11978:	683b      	ldr	r3, [r7, #0]
}
   1197a:	4618      	mov	r0, r3
   1197c:	f107 0708 	add.w	r7, r7, #8
   11980:	46bd      	mov	sp, r7
   11982:	bd80      	pop	{r7, pc}

00011984 <uxTaskGetNumberOfTasks>:
/*-----------------------------------------------------------*/

UBaseType_t uxTaskGetNumberOfTasks( void )
{
   11984:	b480      	push	{r7}
   11986:	af00      	add	r7, sp, #0
	/* A critical section is not required because the variables are of type
	BaseType_t. */
	return uxCurrentNumberOfTasks;
   11988:	f642 43ac 	movw	r3, #11436	; 0x2cac
   1198c:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11990:	681b      	ldr	r3, [r3, #0]
}
   11992:	4618      	mov	r0, r3
   11994:	46bd      	mov	sp, r7
   11996:	bc80      	pop	{r7}
   11998:	4770      	bx	lr
   1199a:	bf00      	nop

0001199c <pcTaskGetName>:
/*-----------------------------------------------------------*/

char *pcTaskGetName( TaskHandle_t xTaskToQuery ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
{
   1199c:	b480      	push	{r7}
   1199e:	b085      	sub	sp, #20
   119a0:	af00      	add	r7, sp, #0
   119a2:	6078      	str	r0, [r7, #4]
TCB_t *pxTCB;

	/* If null is passed in here then the name of the calling task is being
	queried. */
	pxTCB = prvGetTCBFromHandle( xTaskToQuery );
   119a4:	687b      	ldr	r3, [r7, #4]
   119a6:	2b00      	cmp	r3, #0
   119a8:	d105      	bne.n	119b6 <pcTaskGetName+0x1a>
   119aa:	f642 33d4 	movw	r3, #11220	; 0x2bd4
   119ae:	f2c2 0300 	movt	r3, #8192	; 0x2000
   119b2:	681b      	ldr	r3, [r3, #0]
   119b4:	e000      	b.n	119b8 <pcTaskGetName+0x1c>
   119b6:	687b      	ldr	r3, [r7, #4]
   119b8:	60bb      	str	r3, [r7, #8]
	configASSERT( pxTCB );
   119ba:	68bb      	ldr	r3, [r7, #8]
   119bc:	2b00      	cmp	r3, #0
   119be:	d109      	bne.n	119d4 <pcTaskGetName+0x38>
   119c0:	f04f 0328 	mov.w	r3, #40	; 0x28
   119c4:	f383 8811 	msr	BASEPRI, r3
   119c8:	f3bf 8f6f 	isb	sy
   119cc:	f3bf 8f4f 	dsb	sy
   119d0:	60fb      	str	r3, [r7, #12]
   119d2:	e7fe      	b.n	119d2 <pcTaskGetName+0x36>
	return &( pxTCB->pcTaskName[ 0 ] );
   119d4:	68bb      	ldr	r3, [r7, #8]
   119d6:	f103 0334 	add.w	r3, r3, #52	; 0x34
}
   119da:	4618      	mov	r0, r3
   119dc:	f107 0714 	add.w	r7, r7, #20
   119e0:	46bd      	mov	sp, r7
   119e2:	bc80      	pop	{r7}
   119e4:	4770      	bx	lr
   119e6:	bf00      	nop

000119e8 <uxTaskGetSystemState>:
/*-----------------------------------------------------------*/

#if ( configUSE_TRACE_FACILITY == 1 )

	UBaseType_t uxTaskGetSystemState( TaskStatus_t * const pxTaskStatusArray, const UBaseType_t uxArraySize, uint32_t * const pulTotalRunTime )
	{
   119e8:	b580      	push	{r7, lr}
   119ea:	b086      	sub	sp, #24
   119ec:	af00      	add	r7, sp, #0
   119ee:	60f8      	str	r0, [r7, #12]
   119f0:	60b9      	str	r1, [r7, #8]
   119f2:	607a      	str	r2, [r7, #4]
	UBaseType_t uxTask = 0, uxQueue = configMAX_PRIORITIES;
   119f4:	f04f 0300 	mov.w	r3, #0
   119f8:	613b      	str	r3, [r7, #16]
   119fa:	f04f 0305 	mov.w	r3, #5
   119fe:	617b      	str	r3, [r7, #20]

		vTaskSuspendAll();
   11a00:	f7ff feba 	bl	11778 <vTaskSuspendAll>
		{
			/* Is there a space in the array for each task in the system? */
			if( uxArraySize >= uxCurrentNumberOfTasks )
   11a04:	f642 43ac 	movw	r3, #11436	; 0x2cac
   11a08:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11a0c:	681b      	ldr	r3, [r3, #0]
   11a0e:	68ba      	ldr	r2, [r7, #8]
   11a10:	429a      	cmp	r2, r3
   11a12:	f0c0 8091 	bcc.w	11b38 <uxTaskGetSystemState+0x150>
			{
				/* Fill in an TaskStatus_t structure with information on each
				task in the Ready state. */
				do
				{
					uxQueue--;
   11a16:	697b      	ldr	r3, [r7, #20]
   11a18:	f103 33ff 	add.w	r3, r3, #4294967295
   11a1c:	617b      	str	r3, [r7, #20]
					uxTask += prvListTasksWithinSingleList( &( pxTaskStatusArray[ uxTask ] ), &( pxReadyTasksLists[ uxQueue ] ), eReady );
   11a1e:	693a      	ldr	r2, [r7, #16]
   11a20:	4613      	mov	r3, r2
   11a22:	ea4f 03c3 	mov.w	r3, r3, lsl #3
   11a26:	4413      	add	r3, r2
   11a28:	ea4f 0383 	mov.w	r3, r3, lsl #2
   11a2c:	461a      	mov	r2, r3
   11a2e:	68fb      	ldr	r3, [r7, #12]
   11a30:	eb02 0103 	add.w	r1, r2, r3
   11a34:	697a      	ldr	r2, [r7, #20]
   11a36:	4613      	mov	r3, r2
   11a38:	ea4f 0383 	mov.w	r3, r3, lsl #2
   11a3c:	4413      	add	r3, r2
   11a3e:	ea4f 0383 	mov.w	r3, r3, lsl #2
   11a42:	461a      	mov	r2, r3
   11a44:	f642 33d8 	movw	r3, #11224	; 0x2bd8
   11a48:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11a4c:	4413      	add	r3, r2
   11a4e:	4608      	mov	r0, r1
   11a50:	4619      	mov	r1, r3
   11a52:	f04f 0201 	mov.w	r2, #1
   11a56:	f000 fdc3 	bl	125e0 <prvListTasksWithinSingleList>
   11a5a:	4603      	mov	r3, r0
   11a5c:	693a      	ldr	r2, [r7, #16]
   11a5e:	4413      	add	r3, r2
   11a60:	613b      	str	r3, [r7, #16]

				} while( uxQueue > ( UBaseType_t ) tskIDLE_PRIORITY ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
   11a62:	697b      	ldr	r3, [r7, #20]
   11a64:	2b00      	cmp	r3, #0
   11a66:	d1d6      	bne.n	11a16 <uxTaskGetSystemState+0x2e>

				/* Fill in an TaskStatus_t structure with information on each
				task in the Blocked state. */
				uxTask += prvListTasksWithinSingleList( &( pxTaskStatusArray[ uxTask ] ), ( List_t * ) pxDelayedTaskList, eBlocked );
   11a68:	693a      	ldr	r2, [r7, #16]
   11a6a:	4613      	mov	r3, r2
   11a6c:	ea4f 03c3 	mov.w	r3, r3, lsl #3
   11a70:	4413      	add	r3, r2
   11a72:	ea4f 0383 	mov.w	r3, r3, lsl #2
   11a76:	461a      	mov	r2, r3
   11a78:	68fb      	ldr	r3, [r7, #12]
   11a7a:	441a      	add	r2, r3
   11a7c:	f642 4364 	movw	r3, #11364	; 0x2c64
   11a80:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11a84:	681b      	ldr	r3, [r3, #0]
   11a86:	4610      	mov	r0, r2
   11a88:	4619      	mov	r1, r3
   11a8a:	f04f 0202 	mov.w	r2, #2
   11a8e:	f000 fda7 	bl	125e0 <prvListTasksWithinSingleList>
   11a92:	4603      	mov	r3, r0
   11a94:	693a      	ldr	r2, [r7, #16]
   11a96:	4413      	add	r3, r2
   11a98:	613b      	str	r3, [r7, #16]
				uxTask += prvListTasksWithinSingleList( &( pxTaskStatusArray[ uxTask ] ), ( List_t * ) pxOverflowDelayedTaskList, eBlocked );
   11a9a:	693a      	ldr	r2, [r7, #16]
   11a9c:	4613      	mov	r3, r2
   11a9e:	ea4f 03c3 	mov.w	r3, r3, lsl #3
   11aa2:	4413      	add	r3, r2
   11aa4:	ea4f 0383 	mov.w	r3, r3, lsl #2
   11aa8:	461a      	mov	r2, r3
   11aaa:	68fb      	ldr	r3, [r7, #12]
   11aac:	441a      	add	r2, r3
   11aae:	f642 4368 	movw	r3, #11368	; 0x2c68
   11ab2:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11ab6:	681b      	ldr	r3, [r3, #0]
   11ab8:	4610      	mov	r0, r2
   11aba:	4619      	mov	r1, r3
   11abc:	f04f 0202 	mov.w	r2, #2
   11ac0:	f000 fd8e 	bl	125e0 <prvListTasksWithinSingleList>
   11ac4:	4603      	mov	r3, r0
   11ac6:	693a      	ldr	r2, [r7, #16]
   11ac8:	4413      	add	r3, r2
   11aca:	613b      	str	r3, [r7, #16]

				#if( INCLUDE_vTaskDelete == 1 )
				{
					/* Fill in an TaskStatus_t structure with information on
					each task that has been deleted but not yet cleaned up. */
					uxTask += prvListTasksWithinSingleList( &( pxTaskStatusArray[ uxTask ] ), &xTasksWaitingTermination, eDeleted );
   11acc:	693a      	ldr	r2, [r7, #16]
   11ace:	4613      	mov	r3, r2
   11ad0:	ea4f 03c3 	mov.w	r3, r3, lsl #3
   11ad4:	4413      	add	r3, r2
   11ad6:	ea4f 0383 	mov.w	r3, r3, lsl #2
   11ada:	461a      	mov	r2, r3
   11adc:	68fb      	ldr	r3, [r7, #12]
   11ade:	4413      	add	r3, r2
   11ae0:	4618      	mov	r0, r3
   11ae2:	f642 4180 	movw	r1, #11392	; 0x2c80
   11ae6:	f2c2 0100 	movt	r1, #8192	; 0x2000
   11aea:	f04f 0204 	mov.w	r2, #4
   11aee:	f000 fd77 	bl	125e0 <prvListTasksWithinSingleList>
   11af2:	4603      	mov	r3, r0
   11af4:	693a      	ldr	r2, [r7, #16]
   11af6:	4413      	add	r3, r2
   11af8:	613b      	str	r3, [r7, #16]

				#if ( INCLUDE_vTaskSuspend == 1 )
				{
					/* Fill in an TaskStatus_t structure with information on
					each task in the Suspended state. */
					uxTask += prvListTasksWithinSingleList( &( pxTaskStatusArray[ uxTask ] ), &xSuspendedTaskList, eSuspended );
   11afa:	693a      	ldr	r2, [r7, #16]
   11afc:	4613      	mov	r3, r2
   11afe:	ea4f 03c3 	mov.w	r3, r3, lsl #3
   11b02:	4413      	add	r3, r2
   11b04:	ea4f 0383 	mov.w	r3, r3, lsl #2
   11b08:	461a      	mov	r2, r3
   11b0a:	68fb      	ldr	r3, [r7, #12]
   11b0c:	4413      	add	r3, r2
   11b0e:	4618      	mov	r0, r3
   11b10:	f642 4198 	movw	r1, #11416	; 0x2c98
   11b14:	f2c2 0100 	movt	r1, #8192	; 0x2000
   11b18:	f04f 0203 	mov.w	r2, #3
   11b1c:	f000 fd60 	bl	125e0 <prvListTasksWithinSingleList>
   11b20:	4603      	mov	r3, r0
   11b22:	693a      	ldr	r2, [r7, #16]
   11b24:	4413      	add	r3, r2
   11b26:	613b      	str	r3, [r7, #16]
				}
				#endif

				#if ( configGENERATE_RUN_TIME_STATS == 1)
				{
					if( pulTotalRunTime != NULL )
   11b28:	687b      	ldr	r3, [r7, #4]
   11b2a:	2b00      	cmp	r3, #0
   11b2c:	d004      	beq.n	11b38 <uxTaskGetSystemState+0x150>
					{
						#ifdef portALT_GET_RUN_TIME_COUNTER_VALUE
							portALT_GET_RUN_TIME_COUNTER_VALUE( ( *pulTotalRunTime ) );
						#else
							*pulTotalRunTime = portGET_RUN_TIME_COUNTER_VALUE();
   11b2e:	f7ef f873 	bl	c18 <ulGetRunTimeCounterValue>
   11b32:	4602      	mov	r2, r0
   11b34:	687b      	ldr	r3, [r7, #4]
   11b36:	601a      	str	r2, [r3, #0]
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		( void ) xTaskResumeAll();
   11b38:	f7ff fe30 	bl	1179c <xTaskResumeAll>

		return uxTask;
   11b3c:	693b      	ldr	r3, [r7, #16]
	}
   11b3e:	4618      	mov	r0, r3
   11b40:	f107 0718 	add.w	r7, r7, #24
   11b44:	46bd      	mov	sp, r7
   11b46:	bd80      	pop	{r7, pc}

00011b48 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
   11b48:	b580      	push	{r7, lr}
   11b4a:	b086      	sub	sp, #24
   11b4c:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
   11b4e:	f04f 0300 	mov.w	r3, #0
   11b52:	60bb      	str	r3, [r7, #8]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
   11b54:	f642 43d4 	movw	r3, #11476	; 0x2cd4
   11b58:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11b5c:	681b      	ldr	r3, [r3, #0]
   11b5e:	2b00      	cmp	r3, #0
   11b60:	f040 80d5 	bne.w	11d0e <xTaskIncrementTick+0x1c6>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
   11b64:	f642 43b0 	movw	r3, #11440	; 0x2cb0
   11b68:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11b6c:	681b      	ldr	r3, [r3, #0]
   11b6e:	f103 0301 	add.w	r3, r3, #1
   11b72:	60fb      	str	r3, [r7, #12]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
   11b74:	f642 43b0 	movw	r3, #11440	; 0x2cb0
   11b78:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11b7c:	68fa      	ldr	r2, [r7, #12]
   11b7e:	601a      	str	r2, [r3, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
   11b80:	68fb      	ldr	r3, [r7, #12]
   11b82:	2b00      	cmp	r3, #0
   11b84:	d135      	bne.n	11bf2 <xTaskIncrementTick+0xaa>
		{
			taskSWITCH_DELAYED_LISTS();
   11b86:	f642 4364 	movw	r3, #11364	; 0x2c64
   11b8a:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11b8e:	681b      	ldr	r3, [r3, #0]
   11b90:	681b      	ldr	r3, [r3, #0]
   11b92:	2b00      	cmp	r3, #0
   11b94:	d009      	beq.n	11baa <xTaskIncrementTick+0x62>
   11b96:	f04f 0328 	mov.w	r3, #40	; 0x28
   11b9a:	f383 8811 	msr	BASEPRI, r3
   11b9e:	f3bf 8f6f 	isb	sy
   11ba2:	f3bf 8f4f 	dsb	sy
   11ba6:	617b      	str	r3, [r7, #20]
   11ba8:	e7fe      	b.n	11ba8 <xTaskIncrementTick+0x60>
   11baa:	f642 4364 	movw	r3, #11364	; 0x2c64
   11bae:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11bb2:	681b      	ldr	r3, [r3, #0]
   11bb4:	613b      	str	r3, [r7, #16]
   11bb6:	f642 4368 	movw	r3, #11368	; 0x2c68
   11bba:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11bbe:	681a      	ldr	r2, [r3, #0]
   11bc0:	f642 4364 	movw	r3, #11364	; 0x2c64
   11bc4:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11bc8:	601a      	str	r2, [r3, #0]
   11bca:	f642 4368 	movw	r3, #11368	; 0x2c68
   11bce:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11bd2:	693a      	ldr	r2, [r7, #16]
   11bd4:	601a      	str	r2, [r3, #0]
   11bd6:	f642 43c4 	movw	r3, #11460	; 0x2cc4
   11bda:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11bde:	681b      	ldr	r3, [r3, #0]
   11be0:	f103 0201 	add.w	r2, r3, #1
   11be4:	f642 43c4 	movw	r3, #11460	; 0x2cc4
   11be8:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11bec:	601a      	str	r2, [r3, #0]
   11bee:	f000 fd83 	bl	126f8 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
   11bf2:	f642 43cc 	movw	r3, #11468	; 0x2ccc
   11bf6:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11bfa:	681b      	ldr	r3, [r3, #0]
   11bfc:	68fa      	ldr	r2, [r7, #12]
   11bfe:	429a      	cmp	r2, r3
   11c00:	d36c      	bcc.n	11cdc <xTaskIncrementTick+0x194>
   11c02:	e000      	b.n	11c06 <xTaskIncrementTick+0xbe>
							mtCOVERAGE_TEST_MARKER();
						}
					}
					#endif /* configUSE_PREEMPTION */
				}
			}
   11c04:	bf00      	nop
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
   11c06:	f642 4364 	movw	r3, #11364	; 0x2c64
   11c0a:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11c0e:	681b      	ldr	r3, [r3, #0]
   11c10:	681b      	ldr	r3, [r3, #0]
   11c12:	2b00      	cmp	r3, #0
   11c14:	d107      	bne.n	11c26 <xTaskIncrementTick+0xde>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
   11c16:	f642 43cc 	movw	r3, #11468	; 0x2ccc
   11c1a:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11c1e:	f04f 32ff 	mov.w	r2, #4294967295
   11c22:	601a      	str	r2, [r3, #0]
					break;
   11c24:	e05a      	b.n	11cdc <xTaskIncrementTick+0x194>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
   11c26:	f642 4364 	movw	r3, #11364	; 0x2c64
   11c2a:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11c2e:	681b      	ldr	r3, [r3, #0]
   11c30:	68db      	ldr	r3, [r3, #12]
   11c32:	68db      	ldr	r3, [r3, #12]
   11c34:	603b      	str	r3, [r7, #0]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
   11c36:	683b      	ldr	r3, [r7, #0]
   11c38:	685b      	ldr	r3, [r3, #4]
   11c3a:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
   11c3c:	68fa      	ldr	r2, [r7, #12]
   11c3e:	687b      	ldr	r3, [r7, #4]
   11c40:	429a      	cmp	r2, r3
   11c42:	d206      	bcs.n	11c52 <xTaskIncrementTick+0x10a>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
   11c44:	f642 43cc 	movw	r3, #11468	; 0x2ccc
   11c48:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11c4c:	687a      	ldr	r2, [r7, #4]
   11c4e:	601a      	str	r2, [r3, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
   11c50:	e044      	b.n	11cdc <xTaskIncrementTick+0x194>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
   11c52:	683b      	ldr	r3, [r7, #0]
   11c54:	f103 0304 	add.w	r3, r3, #4
   11c58:	4618      	mov	r0, r3
   11c5a:	f7fd fc2f 	bl	f4bc <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
   11c5e:	683b      	ldr	r3, [r7, #0]
   11c60:	6a9b      	ldr	r3, [r3, #40]	; 0x28
   11c62:	2b00      	cmp	r3, #0
   11c64:	d005      	beq.n	11c72 <xTaskIncrementTick+0x12a>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
   11c66:	683b      	ldr	r3, [r7, #0]
   11c68:	f103 0318 	add.w	r3, r3, #24
   11c6c:	4618      	mov	r0, r3
   11c6e:	f7fd fc25 	bl	f4bc <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
   11c72:	683b      	ldr	r3, [r7, #0]
   11c74:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   11c76:	f04f 0201 	mov.w	r2, #1
   11c7a:	fa02 f203 	lsl.w	r2, r2, r3
   11c7e:	f642 43b4 	movw	r3, #11444	; 0x2cb4
   11c82:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11c86:	681b      	ldr	r3, [r3, #0]
   11c88:	ea42 0203 	orr.w	r2, r2, r3
   11c8c:	f642 43b4 	movw	r3, #11444	; 0x2cb4
   11c90:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11c94:	601a      	str	r2, [r3, #0]
   11c96:	683b      	ldr	r3, [r7, #0]
   11c98:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   11c9a:	4613      	mov	r3, r2
   11c9c:	ea4f 0383 	mov.w	r3, r3, lsl #2
   11ca0:	4413      	add	r3, r2
   11ca2:	ea4f 0383 	mov.w	r3, r3, lsl #2
   11ca6:	461a      	mov	r2, r3
   11ca8:	f642 33d8 	movw	r3, #11224	; 0x2bd8
   11cac:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11cb0:	441a      	add	r2, r3
   11cb2:	683b      	ldr	r3, [r7, #0]
   11cb4:	f103 0304 	add.w	r3, r3, #4
   11cb8:	4610      	mov	r0, r2
   11cba:	4619      	mov	r1, r3
   11cbc:	f7fd fba0 	bl	f400 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
   11cc0:	683b      	ldr	r3, [r7, #0]
   11cc2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   11cc4:	f642 33d4 	movw	r3, #11220	; 0x2bd4
   11cc8:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11ccc:	681b      	ldr	r3, [r3, #0]
   11cce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   11cd0:	429a      	cmp	r2, r3
   11cd2:	d397      	bcc.n	11c04 <xTaskIncrementTick+0xbc>
						{
							xSwitchRequired = pdTRUE;
   11cd4:	f04f 0301 	mov.w	r3, #1
   11cd8:	60bb      	str	r3, [r7, #8]
							mtCOVERAGE_TEST_MARKER();
						}
					}
					#endif /* configUSE_PREEMPTION */
				}
			}
   11cda:	e794      	b.n	11c06 <xTaskIncrementTick+0xbe>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
   11cdc:	f642 33d4 	movw	r3, #11220	; 0x2bd4
   11ce0:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11ce4:	681b      	ldr	r3, [r3, #0]
   11ce6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   11ce8:	4613      	mov	r3, r2
   11cea:	ea4f 0383 	mov.w	r3, r3, lsl #2
   11cee:	4413      	add	r3, r2
   11cf0:	ea4f 0383 	mov.w	r3, r3, lsl #2
   11cf4:	461a      	mov	r2, r3
   11cf6:	f642 33d8 	movw	r3, #11224	; 0x2bd8
   11cfa:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11cfe:	4413      	add	r3, r2
   11d00:	681b      	ldr	r3, [r3, #0]
   11d02:	2b01      	cmp	r3, #1
   11d04:	d910      	bls.n	11d28 <xTaskIncrementTick+0x1e0>
			{
				xSwitchRequired = pdTRUE;
   11d06:	f04f 0301 	mov.w	r3, #1
   11d0a:	60bb      	str	r3, [r7, #8]
   11d0c:	e00d      	b.n	11d2a <xTaskIncrementTick+0x1e2>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
   11d0e:	f642 43bc 	movw	r3, #11452	; 0x2cbc
   11d12:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11d16:	681b      	ldr	r3, [r3, #0]
   11d18:	f103 0201 	add.w	r2, r3, #1
   11d1c:	f642 43bc 	movw	r3, #11452	; 0x2cbc
   11d20:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11d24:	601a      	str	r2, [r3, #0]
   11d26:	e000      	b.n	11d2a <xTaskIncrementTick+0x1e2>
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
			{
				xSwitchRequired = pdTRUE;
   11d28:	bf00      	nop
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
   11d2a:	f642 43c0 	movw	r3, #11456	; 0x2cc0
   11d2e:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11d32:	681b      	ldr	r3, [r3, #0]
   11d34:	2b00      	cmp	r3, #0
   11d36:	d002      	beq.n	11d3e <xTaskIncrementTick+0x1f6>
		{
			xSwitchRequired = pdTRUE;
   11d38:	f04f 0301 	mov.w	r3, #1
   11d3c:	60bb      	str	r3, [r7, #8]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
   11d3e:	68bb      	ldr	r3, [r7, #8]
}
   11d40:	4618      	mov	r0, r3
   11d42:	f107 0718 	add.w	r7, r7, #24
   11d46:	46bd      	mov	sp, r7
   11d48:	bd80      	pop	{r7, pc}
   11d4a:	bf00      	nop

00011d4c <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
   11d4c:	b580      	push	{r7, lr}
   11d4e:	b088      	sub	sp, #32
   11d50:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
   11d52:	f642 43d4 	movw	r3, #11476	; 0x2cd4
   11d56:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11d5a:	681b      	ldr	r3, [r3, #0]
   11d5c:	2b00      	cmp	r3, #0
   11d5e:	d007      	beq.n	11d70 <vTaskSwitchContext+0x24>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
   11d60:	f642 43c0 	movw	r3, #11456	; 0x2cc0
   11d64:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11d68:	f04f 0201 	mov.w	r2, #1
   11d6c:	601a      	str	r2, [r3, #0]
   11d6e:	e0bc      	b.n	11eea <vTaskSwitchContext+0x19e>
	}
	else
	{
		xYieldPending = pdFALSE;
   11d70:	f642 43c0 	movw	r3, #11456	; 0x2cc0
   11d74:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11d78:	f04f 0200 	mov.w	r2, #0
   11d7c:	601a      	str	r2, [r3, #0]
		#if ( configGENERATE_RUN_TIME_STATS == 1 )
		{
				#ifdef portALT_GET_RUN_TIME_COUNTER_VALUE
					portALT_GET_RUN_TIME_COUNTER_VALUE( ulTotalRunTime );
				#else
					ulTotalRunTime = portGET_RUN_TIME_COUNTER_VALUE();
   11d7e:	f7ee ff4b 	bl	c18 <ulGetRunTimeCounterValue>
   11d82:	4602      	mov	r2, r0
   11d84:	f642 43dc 	movw	r3, #11484	; 0x2cdc
   11d88:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11d8c:	601a      	str	r2, [r3, #0]
				stored in ulTaskSwitchedInTime.  Note that there is no overflow
				protection here so count values are only valid until the timer
				overflows.  The guard against negative values is to protect
				against suspect run time stat counter implementations - which
				are provided by the application, not the kernel. */
				if( ulTotalRunTime > ulTaskSwitchedInTime )
   11d8e:	f642 43dc 	movw	r3, #11484	; 0x2cdc
   11d92:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11d96:	681a      	ldr	r2, [r3, #0]
   11d98:	f642 43d8 	movw	r3, #11480	; 0x2cd8
   11d9c:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11da0:	681b      	ldr	r3, [r3, #0]
   11da2:	429a      	cmp	r2, r3
   11da4:	d913      	bls.n	11dce <vTaskSwitchContext+0x82>
				{
					pxCurrentTCB->ulRunTimeCounter += ( ulTotalRunTime - ulTaskSwitchedInTime );
   11da6:	f642 33d4 	movw	r3, #11220	; 0x2bd4
   11daa:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11dae:	681a      	ldr	r2, [r3, #0]
   11db0:	6d11      	ldr	r1, [r2, #80]	; 0x50
   11db2:	f642 43dc 	movw	r3, #11484	; 0x2cdc
   11db6:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11dba:	6818      	ldr	r0, [r3, #0]
   11dbc:	f642 43d8 	movw	r3, #11480	; 0x2cd8
   11dc0:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11dc4:	681b      	ldr	r3, [r3, #0]
   11dc6:	ebc3 0300 	rsb	r3, r3, r0
   11dca:	440b      	add	r3, r1
   11dcc:	6513      	str	r3, [r2, #80]	; 0x50
				}
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
				ulTaskSwitchedInTime = ulTotalRunTime;
   11dce:	f642 43dc 	movw	r3, #11484	; 0x2cdc
   11dd2:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11dd6:	681a      	ldr	r2, [r3, #0]
   11dd8:	f642 43d8 	movw	r3, #11480	; 0x2cd8
   11ddc:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11de0:	601a      	str	r2, [r3, #0]
		}
		#endif /* configGENERATE_RUN_TIME_STATS */

		/* Check for stack overflow, if configured. */
		taskCHECK_FOR_STACK_OVERFLOW();
   11de2:	f642 33d4 	movw	r3, #11220	; 0x2bd4
   11de6:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11dea:	681b      	ldr	r3, [r3, #0]
   11dec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   11dee:	607b      	str	r3, [r7, #4]
   11df0:	f04f 33a5 	mov.w	r3, #2779096485	; 0xa5a5a5a5
   11df4:	60bb      	str	r3, [r7, #8]
   11df6:	687b      	ldr	r3, [r7, #4]
   11df8:	681a      	ldr	r2, [r3, #0]
   11dfa:	68bb      	ldr	r3, [r7, #8]
   11dfc:	429a      	cmp	r2, r3
   11dfe:	d114      	bne.n	11e2a <vTaskSwitchContext+0xde>
   11e00:	687b      	ldr	r3, [r7, #4]
   11e02:	f103 0304 	add.w	r3, r3, #4
   11e06:	681a      	ldr	r2, [r3, #0]
   11e08:	68bb      	ldr	r3, [r7, #8]
   11e0a:	429a      	cmp	r2, r3
   11e0c:	d10d      	bne.n	11e2a <vTaskSwitchContext+0xde>
   11e0e:	687b      	ldr	r3, [r7, #4]
   11e10:	f103 0308 	add.w	r3, r3, #8
   11e14:	681a      	ldr	r2, [r3, #0]
   11e16:	68bb      	ldr	r3, [r7, #8]
   11e18:	429a      	cmp	r2, r3
   11e1a:	d106      	bne.n	11e2a <vTaskSwitchContext+0xde>
   11e1c:	687b      	ldr	r3, [r7, #4]
   11e1e:	f103 030c 	add.w	r3, r3, #12
   11e22:	681a      	ldr	r2, [r3, #0]
   11e24:	68bb      	ldr	r3, [r7, #8]
   11e26:	429a      	cmp	r2, r3
   11e28:	d00f      	beq.n	11e4a <vTaskSwitchContext+0xfe>
   11e2a:	f642 33d4 	movw	r3, #11220	; 0x2bd4
   11e2e:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11e32:	681a      	ldr	r2, [r3, #0]
   11e34:	f642 33d4 	movw	r3, #11220	; 0x2bd4
   11e38:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11e3c:	681b      	ldr	r3, [r3, #0]
   11e3e:	f103 0334 	add.w	r3, r3, #52	; 0x34
   11e42:	4610      	mov	r0, r2
   11e44:	4619      	mov	r1, r3
   11e46:	f7ee fe9f 	bl	b88 <vApplicationStackOverflowHook>
		}
		#endif

		/* Select a new task to run using either the generic C or port
		optimised asm code. */
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
   11e4a:	f642 43b4 	movw	r3, #11444	; 0x2cb4
   11e4e:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11e52:	681b      	ldr	r3, [r3, #0]
   11e54:	617b      	str	r3, [r7, #20]
	/* Generic helper function. */
	__attribute__( ( always_inline ) ) static inline uint8_t ucPortCountLeadingZeros( uint32_t ulBitmap )
	{
	uint8_t ucReturn;

		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
   11e56:	697b      	ldr	r3, [r7, #20]
   11e58:	fab3 f383 	clz	r3, r3
   11e5c:	76fb      	strb	r3, [r7, #27]
		return ucReturn;
   11e5e:	7efb      	ldrb	r3, [r7, #27]
   11e60:	f1c3 031f 	rsb	r3, r3, #31
   11e64:	60fb      	str	r3, [r7, #12]
   11e66:	68fa      	ldr	r2, [r7, #12]
   11e68:	4613      	mov	r3, r2
   11e6a:	ea4f 0383 	mov.w	r3, r3, lsl #2
   11e6e:	4413      	add	r3, r2
   11e70:	ea4f 0383 	mov.w	r3, r3, lsl #2
   11e74:	461a      	mov	r2, r3
   11e76:	f642 33d8 	movw	r3, #11224	; 0x2bd8
   11e7a:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11e7e:	4413      	add	r3, r2
   11e80:	681b      	ldr	r3, [r3, #0]
   11e82:	2b00      	cmp	r3, #0
   11e84:	d109      	bne.n	11e9a <vTaskSwitchContext+0x14e>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
   11e86:	f04f 0328 	mov.w	r3, #40	; 0x28
   11e8a:	f383 8811 	msr	BASEPRI, r3
   11e8e:	f3bf 8f6f 	isb	sy
   11e92:	f3bf 8f4f 	dsb	sy
   11e96:	61fb      	str	r3, [r7, #28]
   11e98:	e7fe      	b.n	11e98 <vTaskSwitchContext+0x14c>
   11e9a:	68fa      	ldr	r2, [r7, #12]
   11e9c:	4613      	mov	r3, r2
   11e9e:	ea4f 0383 	mov.w	r3, r3, lsl #2
   11ea2:	4413      	add	r3, r2
   11ea4:	ea4f 0383 	mov.w	r3, r3, lsl #2
   11ea8:	461a      	mov	r2, r3
   11eaa:	f642 33d8 	movw	r3, #11224	; 0x2bd8
   11eae:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11eb2:	4413      	add	r3, r2
   11eb4:	613b      	str	r3, [r7, #16]
   11eb6:	693b      	ldr	r3, [r7, #16]
   11eb8:	685b      	ldr	r3, [r3, #4]
   11eba:	685a      	ldr	r2, [r3, #4]
   11ebc:	693b      	ldr	r3, [r7, #16]
   11ebe:	605a      	str	r2, [r3, #4]
   11ec0:	693b      	ldr	r3, [r7, #16]
   11ec2:	685a      	ldr	r2, [r3, #4]
   11ec4:	693b      	ldr	r3, [r7, #16]
   11ec6:	f103 0308 	add.w	r3, r3, #8
   11eca:	429a      	cmp	r2, r3
   11ecc:	d104      	bne.n	11ed8 <vTaskSwitchContext+0x18c>
   11ece:	693b      	ldr	r3, [r7, #16]
   11ed0:	685b      	ldr	r3, [r3, #4]
   11ed2:	685a      	ldr	r2, [r3, #4]
   11ed4:	693b      	ldr	r3, [r7, #16]
   11ed6:	605a      	str	r2, [r3, #4]
   11ed8:	693b      	ldr	r3, [r7, #16]
   11eda:	685b      	ldr	r3, [r3, #4]
   11edc:	68db      	ldr	r3, [r3, #12]
   11ede:	461a      	mov	r2, r3
   11ee0:	f642 33d4 	movw	r3, #11220	; 0x2bd4
   11ee4:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11ee8:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
   11eea:	f107 0720 	add.w	r7, r7, #32
   11eee:	46bd      	mov	sp, r7
   11ef0:	bd80      	pop	{r7, pc}
   11ef2:	bf00      	nop

00011ef4 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
   11ef4:	b580      	push	{r7, lr}
   11ef6:	b084      	sub	sp, #16
   11ef8:	af00      	add	r7, sp, #0
   11efa:	6078      	str	r0, [r7, #4]
   11efc:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
   11efe:	687b      	ldr	r3, [r7, #4]
   11f00:	2b00      	cmp	r3, #0
   11f02:	d109      	bne.n	11f18 <vTaskPlaceOnEventList+0x24>
   11f04:	f04f 0328 	mov.w	r3, #40	; 0x28
   11f08:	f383 8811 	msr	BASEPRI, r3
   11f0c:	f3bf 8f6f 	isb	sy
   11f10:	f3bf 8f4f 	dsb	sy
   11f14:	60fb      	str	r3, [r7, #12]
   11f16:	e7fe      	b.n	11f16 <vTaskPlaceOnEventList+0x22>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
   11f18:	f642 33d4 	movw	r3, #11220	; 0x2bd4
   11f1c:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11f20:	681b      	ldr	r3, [r3, #0]
   11f22:	f103 0318 	add.w	r3, r3, #24
   11f26:	6878      	ldr	r0, [r7, #4]
   11f28:	4619      	mov	r1, r3
   11f2a:	f7fd fa8d 	bl	f448 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
   11f2e:	6838      	ldr	r0, [r7, #0]
   11f30:	f04f 0101 	mov.w	r1, #1
   11f34:	f001 fb6a 	bl	1360c <prvAddCurrentTaskToDelayedList>
}
   11f38:	f107 0710 	add.w	r7, r7, #16
   11f3c:	46bd      	mov	sp, r7
   11f3e:	bd80      	pop	{r7, pc}

00011f40 <vTaskPlaceOnUnorderedEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnUnorderedEventList( List_t * pxEventList, const TickType_t xItemValue, const TickType_t xTicksToWait )
{
   11f40:	b580      	push	{r7, lr}
   11f42:	b086      	sub	sp, #24
   11f44:	af00      	add	r7, sp, #0
   11f46:	60f8      	str	r0, [r7, #12]
   11f48:	60b9      	str	r1, [r7, #8]
   11f4a:	607a      	str	r2, [r7, #4]
	configASSERT( pxEventList );
   11f4c:	68fb      	ldr	r3, [r7, #12]
   11f4e:	2b00      	cmp	r3, #0
   11f50:	d109      	bne.n	11f66 <vTaskPlaceOnUnorderedEventList+0x26>
   11f52:	f04f 0328 	mov.w	r3, #40	; 0x28
   11f56:	f383 8811 	msr	BASEPRI, r3
   11f5a:	f3bf 8f6f 	isb	sy
   11f5e:	f3bf 8f4f 	dsb	sy
   11f62:	613b      	str	r3, [r7, #16]
   11f64:	e7fe      	b.n	11f64 <vTaskPlaceOnUnorderedEventList+0x24>

	/* THIS FUNCTION MUST BE CALLED WITH THE SCHEDULER SUSPENDED.  It is used by
	the event groups implementation. */
	configASSERT( uxSchedulerSuspended != 0 );
   11f66:	f642 43d4 	movw	r3, #11476	; 0x2cd4
   11f6a:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11f6e:	681b      	ldr	r3, [r3, #0]
   11f70:	2b00      	cmp	r3, #0
   11f72:	d109      	bne.n	11f88 <vTaskPlaceOnUnorderedEventList+0x48>
   11f74:	f04f 0328 	mov.w	r3, #40	; 0x28
   11f78:	f383 8811 	msr	BASEPRI, r3
   11f7c:	f3bf 8f6f 	isb	sy
   11f80:	f3bf 8f4f 	dsb	sy
   11f84:	617b      	str	r3, [r7, #20]
   11f86:	e7fe      	b.n	11f86 <vTaskPlaceOnUnorderedEventList+0x46>

	/* Store the item value in the event list item.  It is safe to access the
	event list item here as interrupts won't access the event list item of a
	task that is not in the Blocked state. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ), xItemValue | taskEVENT_LIST_ITEM_VALUE_IN_USE );
   11f88:	f642 33d4 	movw	r3, #11220	; 0x2bd4
   11f8c:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11f90:	681b      	ldr	r3, [r3, #0]
   11f92:	68ba      	ldr	r2, [r7, #8]
   11f94:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
   11f98:	619a      	str	r2, [r3, #24]
	/* Place the event list item of the TCB at the end of the appropriate event
	list.  It is safe to access the event list here because it is part of an
	event group implementation - and interrupts don't access event groups
	directly (instead they access them indirectly by pending function calls to
	the task level). */
	vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
   11f9a:	f642 33d4 	movw	r3, #11220	; 0x2bd4
   11f9e:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11fa2:	681b      	ldr	r3, [r3, #0]
   11fa4:	f103 0318 	add.w	r3, r3, #24
   11fa8:	68f8      	ldr	r0, [r7, #12]
   11faa:	4619      	mov	r1, r3
   11fac:	f7fd fa28 	bl	f400 <vListInsertEnd>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
   11fb0:	6878      	ldr	r0, [r7, #4]
   11fb2:	f04f 0101 	mov.w	r1, #1
   11fb6:	f001 fb29 	bl	1360c <prvAddCurrentTaskToDelayedList>
}
   11fba:	f107 0718 	add.w	r7, r7, #24
   11fbe:	46bd      	mov	sp, r7
   11fc0:	bd80      	pop	{r7, pc}
   11fc2:	bf00      	nop

00011fc4 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
   11fc4:	b580      	push	{r7, lr}
   11fc6:	b086      	sub	sp, #24
   11fc8:	af00      	add	r7, sp, #0
   11fca:	60f8      	str	r0, [r7, #12]
   11fcc:	60b9      	str	r1, [r7, #8]
   11fce:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
   11fd0:	68fb      	ldr	r3, [r7, #12]
   11fd2:	2b00      	cmp	r3, #0
   11fd4:	d109      	bne.n	11fea <vTaskPlaceOnEventListRestricted+0x26>
   11fd6:	f04f 0328 	mov.w	r3, #40	; 0x28
   11fda:	f383 8811 	msr	BASEPRI, r3
   11fde:	f3bf 8f6f 	isb	sy
   11fe2:	f3bf 8f4f 	dsb	sy
   11fe6:	617b      	str	r3, [r7, #20]
   11fe8:	e7fe      	b.n	11fe8 <vTaskPlaceOnEventListRestricted+0x24>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
   11fea:	f642 33d4 	movw	r3, #11220	; 0x2bd4
   11fee:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11ff2:	681b      	ldr	r3, [r3, #0]
   11ff4:	f103 0318 	add.w	r3, r3, #24
   11ff8:	68f8      	ldr	r0, [r7, #12]
   11ffa:	4619      	mov	r1, r3
   11ffc:	f7fd fa00 	bl	f400 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
   12000:	687b      	ldr	r3, [r7, #4]
   12002:	2b00      	cmp	r3, #0
   12004:	d002      	beq.n	1200c <vTaskPlaceOnEventListRestricted+0x48>
		{
			xTicksToWait = portMAX_DELAY;
   12006:	f04f 33ff 	mov.w	r3, #4294967295
   1200a:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
   1200c:	68b8      	ldr	r0, [r7, #8]
   1200e:	6879      	ldr	r1, [r7, #4]
   12010:	f001 fafc 	bl	1360c <prvAddCurrentTaskToDelayedList>
	}
   12014:	f107 0718 	add.w	r7, r7, #24
   12018:	46bd      	mov	sp, r7
   1201a:	bd80      	pop	{r7, pc}

0001201c <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
   1201c:	b580      	push	{r7, lr}
   1201e:	b086      	sub	sp, #24
   12020:	af00      	add	r7, sp, #0
   12022:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
   12024:	687b      	ldr	r3, [r7, #4]
   12026:	68db      	ldr	r3, [r3, #12]
   12028:	68db      	ldr	r3, [r3, #12]
   1202a:	60fb      	str	r3, [r7, #12]
	configASSERT( pxUnblockedTCB );
   1202c:	68fb      	ldr	r3, [r7, #12]
   1202e:	2b00      	cmp	r3, #0
   12030:	d109      	bne.n	12046 <xTaskRemoveFromEventList+0x2a>
   12032:	f04f 0328 	mov.w	r3, #40	; 0x28
   12036:	f383 8811 	msr	BASEPRI, r3
   1203a:	f3bf 8f6f 	isb	sy
   1203e:	f3bf 8f4f 	dsb	sy
   12042:	617b      	str	r3, [r7, #20]
   12044:	e7fe      	b.n	12044 <xTaskRemoveFromEventList+0x28>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
   12046:	68fb      	ldr	r3, [r7, #12]
   12048:	f103 0318 	add.w	r3, r3, #24
   1204c:	4618      	mov	r0, r3
   1204e:	f7fd fa35 	bl	f4bc <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
   12052:	f642 43d4 	movw	r3, #11476	; 0x2cd4
   12056:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1205a:	681b      	ldr	r3, [r3, #0]
   1205c:	2b00      	cmp	r3, #0
   1205e:	d12d      	bne.n	120bc <xTaskRemoveFromEventList+0xa0>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
   12060:	68fb      	ldr	r3, [r7, #12]
   12062:	f103 0304 	add.w	r3, r3, #4
   12066:	4618      	mov	r0, r3
   12068:	f7fd fa28 	bl	f4bc <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
   1206c:	68fb      	ldr	r3, [r7, #12]
   1206e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   12070:	f04f 0201 	mov.w	r2, #1
   12074:	fa02 f203 	lsl.w	r2, r2, r3
   12078:	f642 43b4 	movw	r3, #11444	; 0x2cb4
   1207c:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12080:	681b      	ldr	r3, [r3, #0]
   12082:	ea42 0203 	orr.w	r2, r2, r3
   12086:	f642 43b4 	movw	r3, #11444	; 0x2cb4
   1208a:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1208e:	601a      	str	r2, [r3, #0]
   12090:	68fb      	ldr	r3, [r7, #12]
   12092:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   12094:	4613      	mov	r3, r2
   12096:	ea4f 0383 	mov.w	r3, r3, lsl #2
   1209a:	4413      	add	r3, r2
   1209c:	ea4f 0383 	mov.w	r3, r3, lsl #2
   120a0:	461a      	mov	r2, r3
   120a2:	f642 33d8 	movw	r3, #11224	; 0x2bd8
   120a6:	f2c2 0300 	movt	r3, #8192	; 0x2000
   120aa:	441a      	add	r2, r3
   120ac:	68fb      	ldr	r3, [r7, #12]
   120ae:	f103 0304 	add.w	r3, r3, #4
   120b2:	4610      	mov	r0, r2
   120b4:	4619      	mov	r1, r3
   120b6:	f7fd f9a3 	bl	f400 <vListInsertEnd>
   120ba:	e009      	b.n	120d0 <xTaskRemoveFromEventList+0xb4>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
   120bc:	68fb      	ldr	r3, [r7, #12]
   120be:	f103 0318 	add.w	r3, r3, #24
   120c2:	f642 406c 	movw	r0, #11372	; 0x2c6c
   120c6:	f2c2 0000 	movt	r0, #8192	; 0x2000
   120ca:	4619      	mov	r1, r3
   120cc:	f7fd f998 	bl	f400 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
   120d0:	68fb      	ldr	r3, [r7, #12]
   120d2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   120d4:	f642 33d4 	movw	r3, #11220	; 0x2bd4
   120d8:	f2c2 0300 	movt	r3, #8192	; 0x2000
   120dc:	681b      	ldr	r3, [r3, #0]
   120de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   120e0:	429a      	cmp	r2, r3
   120e2:	d90a      	bls.n	120fa <xTaskRemoveFromEventList+0xde>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
   120e4:	f04f 0301 	mov.w	r3, #1
   120e8:	613b      	str	r3, [r7, #16]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
   120ea:	f642 43c0 	movw	r3, #11456	; 0x2cc0
   120ee:	f2c2 0300 	movt	r3, #8192	; 0x2000
   120f2:	f04f 0201 	mov.w	r2, #1
   120f6:	601a      	str	r2, [r3, #0]
   120f8:	e002      	b.n	12100 <xTaskRemoveFromEventList+0xe4>
	}
	else
	{
		xReturn = pdFALSE;
   120fa:	f04f 0300 	mov.w	r3, #0
   120fe:	613b      	str	r3, [r7, #16]
		ensure it is updated at the earliest possible time. */
		prvResetNextTaskUnblockTime();
	}
	#endif

	return xReturn;
   12100:	693b      	ldr	r3, [r7, #16]
}
   12102:	4618      	mov	r0, r3
   12104:	f107 0718 	add.w	r7, r7, #24
   12108:	46bd      	mov	sp, r7
   1210a:	bd80      	pop	{r7, pc}

0001210c <vTaskRemoveFromUnorderedEventList>:
/*-----------------------------------------------------------*/

void vTaskRemoveFromUnorderedEventList( ListItem_t * pxEventListItem, const TickType_t xItemValue )
{
   1210c:	b580      	push	{r7, lr}
   1210e:	b086      	sub	sp, #24
   12110:	af00      	add	r7, sp, #0
   12112:	6078      	str	r0, [r7, #4]
   12114:	6039      	str	r1, [r7, #0]
TCB_t *pxUnblockedTCB;

	/* THIS FUNCTION MUST BE CALLED WITH THE SCHEDULER SUSPENDED.  It is used by
	the event flags implementation. */
	configASSERT( uxSchedulerSuspended != pdFALSE );
   12116:	f642 43d4 	movw	r3, #11476	; 0x2cd4
   1211a:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1211e:	681b      	ldr	r3, [r3, #0]
   12120:	2b00      	cmp	r3, #0
   12122:	d109      	bne.n	12138 <vTaskRemoveFromUnorderedEventList+0x2c>
   12124:	f04f 0328 	mov.w	r3, #40	; 0x28
   12128:	f383 8811 	msr	BASEPRI, r3
   1212c:	f3bf 8f6f 	isb	sy
   12130:	f3bf 8f4f 	dsb	sy
   12134:	613b      	str	r3, [r7, #16]
   12136:	e7fe      	b.n	12136 <vTaskRemoveFromUnorderedEventList+0x2a>

	/* Store the new item value in the event list. */
	listSET_LIST_ITEM_VALUE( pxEventListItem, xItemValue | taskEVENT_LIST_ITEM_VALUE_IN_USE );
   12138:	683b      	ldr	r3, [r7, #0]
   1213a:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
   1213e:	687b      	ldr	r3, [r7, #4]
   12140:	601a      	str	r2, [r3, #0]

	/* Remove the event list form the event flag.  Interrupts do not access
	event flags. */
	pxUnblockedTCB = listGET_LIST_ITEM_OWNER( pxEventListItem ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
   12142:	687b      	ldr	r3, [r7, #4]
   12144:	68db      	ldr	r3, [r3, #12]
   12146:	60fb      	str	r3, [r7, #12]
	configASSERT( pxUnblockedTCB );
   12148:	68fb      	ldr	r3, [r7, #12]
   1214a:	2b00      	cmp	r3, #0
   1214c:	d109      	bne.n	12162 <vTaskRemoveFromUnorderedEventList+0x56>
   1214e:	f04f 0328 	mov.w	r3, #40	; 0x28
   12152:	f383 8811 	msr	BASEPRI, r3
   12156:	f3bf 8f6f 	isb	sy
   1215a:	f3bf 8f4f 	dsb	sy
   1215e:	617b      	str	r3, [r7, #20]
   12160:	e7fe      	b.n	12160 <vTaskRemoveFromUnorderedEventList+0x54>
	( void ) uxListRemove( pxEventListItem );
   12162:	6878      	ldr	r0, [r7, #4]
   12164:	f7fd f9aa 	bl	f4bc <uxListRemove>

	/* Remove the task from the delayed list and add it to the ready list.  The
	scheduler is suspended so interrupts will not be accessing the ready
	lists. */
	( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
   12168:	68fb      	ldr	r3, [r7, #12]
   1216a:	f103 0304 	add.w	r3, r3, #4
   1216e:	4618      	mov	r0, r3
   12170:	f7fd f9a4 	bl	f4bc <uxListRemove>
	prvAddTaskToReadyList( pxUnblockedTCB );
   12174:	68fb      	ldr	r3, [r7, #12]
   12176:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   12178:	f04f 0201 	mov.w	r2, #1
   1217c:	fa02 f203 	lsl.w	r2, r2, r3
   12180:	f642 43b4 	movw	r3, #11444	; 0x2cb4
   12184:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12188:	681b      	ldr	r3, [r3, #0]
   1218a:	ea42 0203 	orr.w	r2, r2, r3
   1218e:	f642 43b4 	movw	r3, #11444	; 0x2cb4
   12192:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12196:	601a      	str	r2, [r3, #0]
   12198:	68fb      	ldr	r3, [r7, #12]
   1219a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   1219c:	4613      	mov	r3, r2
   1219e:	ea4f 0383 	mov.w	r3, r3, lsl #2
   121a2:	4413      	add	r3, r2
   121a4:	ea4f 0383 	mov.w	r3, r3, lsl #2
   121a8:	461a      	mov	r2, r3
   121aa:	f642 33d8 	movw	r3, #11224	; 0x2bd8
   121ae:	f2c2 0300 	movt	r3, #8192	; 0x2000
   121b2:	441a      	add	r2, r3
   121b4:	68fb      	ldr	r3, [r7, #12]
   121b6:	f103 0304 	add.w	r3, r3, #4
   121ba:	4610      	mov	r0, r2
   121bc:	4619      	mov	r1, r3
   121be:	f7fd f91f 	bl	f400 <vListInsertEnd>

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
   121c2:	68fb      	ldr	r3, [r7, #12]
   121c4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   121c6:	f642 33d4 	movw	r3, #11220	; 0x2bd4
   121ca:	f2c2 0300 	movt	r3, #8192	; 0x2000
   121ce:	681b      	ldr	r3, [r3, #0]
   121d0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   121d2:	429a      	cmp	r2, r3
   121d4:	d906      	bls.n	121e4 <vTaskRemoveFromUnorderedEventList+0xd8>
	{
		/* The unblocked task has a priority above that of the calling task, so
		a context switch is required.  This function is called with the
		scheduler suspended so xYieldPending is set so the context switch
		occurs immediately that the scheduler is resumed (unsuspended). */
		xYieldPending = pdTRUE;
   121d6:	f642 43c0 	movw	r3, #11456	; 0x2cc0
   121da:	f2c2 0300 	movt	r3, #8192	; 0x2000
   121de:	f04f 0201 	mov.w	r2, #1
   121e2:	601a      	str	r2, [r3, #0]
	}
}
   121e4:	f107 0718 	add.w	r7, r7, #24
   121e8:	46bd      	mov	sp, r7
   121ea:	bd80      	pop	{r7, pc}

000121ec <vTaskSetTimeOutState>:
/*-----------------------------------------------------------*/

void vTaskSetTimeOutState( TimeOut_t * const pxTimeOut )
{
   121ec:	b580      	push	{r7, lr}
   121ee:	b084      	sub	sp, #16
   121f0:	af00      	add	r7, sp, #0
   121f2:	6078      	str	r0, [r7, #4]
	configASSERT( pxTimeOut );
   121f4:	687b      	ldr	r3, [r7, #4]
   121f6:	2b00      	cmp	r3, #0
   121f8:	d109      	bne.n	1220e <vTaskSetTimeOutState+0x22>
   121fa:	f04f 0328 	mov.w	r3, #40	; 0x28
   121fe:	f383 8811 	msr	BASEPRI, r3
   12202:	f3bf 8f6f 	isb	sy
   12206:	f3bf 8f4f 	dsb	sy
   1220a:	60fb      	str	r3, [r7, #12]
   1220c:	e7fe      	b.n	1220c <vTaskSetTimeOutState+0x20>
	taskENTER_CRITICAL();
   1220e:	f002 f993 	bl	14538 <vPortEnterCritical>
	{
		pxTimeOut->xOverflowCount = xNumOfOverflows;
   12212:	f642 43c4 	movw	r3, #11460	; 0x2cc4
   12216:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1221a:	681a      	ldr	r2, [r3, #0]
   1221c:	687b      	ldr	r3, [r7, #4]
   1221e:	601a      	str	r2, [r3, #0]
		pxTimeOut->xTimeOnEntering = xTickCount;
   12220:	f642 43b0 	movw	r3, #11440	; 0x2cb0
   12224:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12228:	681a      	ldr	r2, [r3, #0]
   1222a:	687b      	ldr	r3, [r7, #4]
   1222c:	605a      	str	r2, [r3, #4]
	}
	taskEXIT_CRITICAL();
   1222e:	f002 f9bb 	bl	145a8 <vPortExitCritical>
}
   12232:	f107 0710 	add.w	r7, r7, #16
   12236:	46bd      	mov	sp, r7
   12238:	bd80      	pop	{r7, pc}
   1223a:	bf00      	nop

0001223c <vTaskInternalSetTimeOutState>:
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
   1223c:	b480      	push	{r7}
   1223e:	b083      	sub	sp, #12
   12240:	af00      	add	r7, sp, #0
   12242:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
   12244:	f642 43c4 	movw	r3, #11460	; 0x2cc4
   12248:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1224c:	681a      	ldr	r2, [r3, #0]
   1224e:	687b      	ldr	r3, [r7, #4]
   12250:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
   12252:	f642 43b0 	movw	r3, #11440	; 0x2cb0
   12256:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1225a:	681a      	ldr	r2, [r3, #0]
   1225c:	687b      	ldr	r3, [r7, #4]
   1225e:	605a      	str	r2, [r3, #4]
}
   12260:	f107 070c 	add.w	r7, r7, #12
   12264:	46bd      	mov	sp, r7
   12266:	bc80      	pop	{r7}
   12268:	4770      	bx	lr
   1226a:	bf00      	nop

0001226c <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
   1226c:	b580      	push	{r7, lr}
   1226e:	b088      	sub	sp, #32
   12270:	af00      	add	r7, sp, #0
   12272:	6078      	str	r0, [r7, #4]
   12274:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
   12276:	687b      	ldr	r3, [r7, #4]
   12278:	2b00      	cmp	r3, #0
   1227a:	d109      	bne.n	12290 <xTaskCheckForTimeOut+0x24>
   1227c:	f04f 0328 	mov.w	r3, #40	; 0x28
   12280:	f383 8811 	msr	BASEPRI, r3
   12284:	f3bf 8f6f 	isb	sy
   12288:	f3bf 8f4f 	dsb	sy
   1228c:	61bb      	str	r3, [r7, #24]
   1228e:	e7fe      	b.n	1228e <xTaskCheckForTimeOut+0x22>
	configASSERT( pxTicksToWait );
   12290:	683b      	ldr	r3, [r7, #0]
   12292:	2b00      	cmp	r3, #0
   12294:	d109      	bne.n	122aa <xTaskCheckForTimeOut+0x3e>
   12296:	f04f 0328 	mov.w	r3, #40	; 0x28
   1229a:	f383 8811 	msr	BASEPRI, r3
   1229e:	f3bf 8f6f 	isb	sy
   122a2:	f3bf 8f4f 	dsb	sy
   122a6:	61fb      	str	r3, [r7, #28]
   122a8:	e7fe      	b.n	122a8 <xTaskCheckForTimeOut+0x3c>

	taskENTER_CRITICAL();
   122aa:	f002 f945 	bl	14538 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
   122ae:	f642 43b0 	movw	r3, #11440	; 0x2cb0
   122b2:	f2c2 0300 	movt	r3, #8192	; 0x2000
   122b6:	681b      	ldr	r3, [r3, #0]
   122b8:	613b      	str	r3, [r7, #16]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
   122ba:	687b      	ldr	r3, [r7, #4]
   122bc:	685b      	ldr	r3, [r3, #4]
   122be:	693a      	ldr	r2, [r7, #16]
   122c0:	ebc3 0302 	rsb	r3, r3, r2
   122c4:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
   122c6:	683b      	ldr	r3, [r7, #0]
   122c8:	681b      	ldr	r3, [r3, #0]
   122ca:	f1b3 3fff 	cmp.w	r3, #4294967295
   122ce:	d103      	bne.n	122d8 <xTaskCheckForTimeOut+0x6c>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
   122d0:	f04f 0300 	mov.w	r3, #0
   122d4:	60fb      	str	r3, [r7, #12]
   122d6:	e02b      	b.n	12330 <xTaskCheckForTimeOut+0xc4>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
   122d8:	687b      	ldr	r3, [r7, #4]
   122da:	681a      	ldr	r2, [r3, #0]
   122dc:	f642 43c4 	movw	r3, #11460	; 0x2cc4
   122e0:	f2c2 0300 	movt	r3, #8192	; 0x2000
   122e4:	681b      	ldr	r3, [r3, #0]
   122e6:	429a      	cmp	r2, r3
   122e8:	d008      	beq.n	122fc <xTaskCheckForTimeOut+0x90>
   122ea:	687b      	ldr	r3, [r7, #4]
   122ec:	685a      	ldr	r2, [r3, #4]
   122ee:	693b      	ldr	r3, [r7, #16]
   122f0:	429a      	cmp	r2, r3
   122f2:	d803      	bhi.n	122fc <xTaskCheckForTimeOut+0x90>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
   122f4:	f04f 0301 	mov.w	r3, #1
   122f8:	60fb      	str	r3, [r7, #12]
				xReturn = pdFALSE;
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
   122fa:	e019      	b.n	12330 <xTaskCheckForTimeOut+0xc4>
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
   122fc:	683b      	ldr	r3, [r7, #0]
   122fe:	681a      	ldr	r2, [r3, #0]
   12300:	697b      	ldr	r3, [r7, #20]
   12302:	429a      	cmp	r2, r3
   12304:	d90d      	bls.n	12322 <xTaskCheckForTimeOut+0xb6>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
   12306:	683b      	ldr	r3, [r7, #0]
   12308:	681a      	ldr	r2, [r3, #0]
   1230a:	697b      	ldr	r3, [r7, #20]
   1230c:	ebc3 0202 	rsb	r2, r3, r2
   12310:	683b      	ldr	r3, [r7, #0]
   12312:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
   12314:	6878      	ldr	r0, [r7, #4]
   12316:	f7ff ff91 	bl	1223c <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
   1231a:	f04f 0300 	mov.w	r3, #0
   1231e:	60fb      	str	r3, [r7, #12]
   12320:	e006      	b.n	12330 <xTaskCheckForTimeOut+0xc4>
		}
		else
		{
			*pxTicksToWait = 0;
   12322:	683b      	ldr	r3, [r7, #0]
   12324:	f04f 0200 	mov.w	r2, #0
   12328:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
   1232a:	f04f 0301 	mov.w	r3, #1
   1232e:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
   12330:	f002 f93a 	bl	145a8 <vPortExitCritical>

	return xReturn;
   12334:	68fb      	ldr	r3, [r7, #12]
}
   12336:	4618      	mov	r0, r3
   12338:	f107 0720 	add.w	r7, r7, #32
   1233c:	46bd      	mov	sp, r7
   1233e:	bd80      	pop	{r7, pc}

00012340 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
   12340:	b480      	push	{r7}
   12342:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
   12344:	f642 43c0 	movw	r3, #11456	; 0x2cc0
   12348:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1234c:	f04f 0201 	mov.w	r2, #1
   12350:	601a      	str	r2, [r3, #0]
}
   12352:	46bd      	mov	sp, r7
   12354:	bc80      	pop	{r7}
   12356:	4770      	bx	lr

00012358 <uxTaskGetTaskNumber>:
/*-----------------------------------------------------------*/

#if ( configUSE_TRACE_FACILITY == 1 )

	UBaseType_t uxTaskGetTaskNumber( TaskHandle_t xTask )
	{
   12358:	b480      	push	{r7}
   1235a:	b085      	sub	sp, #20
   1235c:	af00      	add	r7, sp, #0
   1235e:	6078      	str	r0, [r7, #4]
	UBaseType_t uxReturn;
	TCB_t const *pxTCB;

		if( xTask != NULL )
   12360:	687b      	ldr	r3, [r7, #4]
   12362:	2b00      	cmp	r3, #0
   12364:	d005      	beq.n	12372 <uxTaskGetTaskNumber+0x1a>
		{
			pxTCB = xTask;
   12366:	687b      	ldr	r3, [r7, #4]
   12368:	60fb      	str	r3, [r7, #12]
			uxReturn = pxTCB->uxTaskNumber;
   1236a:	68fb      	ldr	r3, [r7, #12]
   1236c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
   1236e:	60bb      	str	r3, [r7, #8]
   12370:	e002      	b.n	12378 <uxTaskGetTaskNumber+0x20>
		}
		else
		{
			uxReturn = 0U;
   12372:	f04f 0300 	mov.w	r3, #0
   12376:	60bb      	str	r3, [r7, #8]
		}

		return uxReturn;
   12378:	68bb      	ldr	r3, [r7, #8]
	}
   1237a:	4618      	mov	r0, r3
   1237c:	f107 0714 	add.w	r7, r7, #20
   12380:	46bd      	mov	sp, r7
   12382:	bc80      	pop	{r7}
   12384:	4770      	bx	lr
   12386:	bf00      	nop

00012388 <vTaskSetTaskNumber>:
/*-----------------------------------------------------------*/

#if ( configUSE_TRACE_FACILITY == 1 )

	void vTaskSetTaskNumber( TaskHandle_t xTask, const UBaseType_t uxHandle )
	{
   12388:	b480      	push	{r7}
   1238a:	b085      	sub	sp, #20
   1238c:	af00      	add	r7, sp, #0
   1238e:	6078      	str	r0, [r7, #4]
   12390:	6039      	str	r1, [r7, #0]
	TCB_t * pxTCB;

		if( xTask != NULL )
   12392:	687b      	ldr	r3, [r7, #4]
   12394:	2b00      	cmp	r3, #0
   12396:	d004      	beq.n	123a2 <vTaskSetTaskNumber+0x1a>
		{
			pxTCB = xTask;
   12398:	687b      	ldr	r3, [r7, #4]
   1239a:	60fb      	str	r3, [r7, #12]
			pxTCB->uxTaskNumber = uxHandle;
   1239c:	68fb      	ldr	r3, [r7, #12]
   1239e:	683a      	ldr	r2, [r7, #0]
   123a0:	645a      	str	r2, [r3, #68]	; 0x44
		}
	}
   123a2:	f107 0714 	add.w	r7, r7, #20
   123a6:	46bd      	mov	sp, r7
   123a8:	bc80      	pop	{r7}
   123aa:	4770      	bx	lr

000123ac <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
   123ac:	b580      	push	{r7, lr}
   123ae:	b082      	sub	sp, #8
   123b0:	af00      	add	r7, sp, #0
   123b2:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
   123b4:	f000 f868 	bl	12488 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
   123b8:	f642 33d8 	movw	r3, #11224	; 0x2bd8
   123bc:	f2c2 0300 	movt	r3, #8192	; 0x2000
   123c0:	681b      	ldr	r3, [r3, #0]
   123c2:	2b01      	cmp	r3, #1
   123c4:	d90a      	bls.n	123dc <prvIdleTask+0x30>
			{
				taskYIELD();
   123c6:	f64e 5304 	movw	r3, #60676	; 0xed04
   123ca:	f2ce 0300 	movt	r3, #57344	; 0xe000
   123ce:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
   123d2:	601a      	str	r2, [r3, #0]
   123d4:	f3bf 8f4f 	dsb	sy
   123d8:	f3bf 8f6f 	isb	sy
			/* Call the user defined function from within the idle task.  This
			allows the application designer to add background functionality
			without the overhead of a separate task.
			NOTE: vApplicationIdleHook() MUST NOT, UNDER ANY CIRCUMSTANCES,
			CALL A FUNCTION THAT MIGHT BLOCK. */
			vApplicationIdleHook();
   123dc:	f7ee fbe4 	bl	ba8 <vApplicationIdleHook>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_TICKLESS_IDLE */
	}
   123e0:	e7e8      	b.n	123b4 <prvIdleTask+0x8>
   123e2:	bf00      	nop

000123e4 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
   123e4:	b580      	push	{r7, lr}
   123e6:	b082      	sub	sp, #8
   123e8:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
   123ea:	f04f 0300 	mov.w	r3, #0
   123ee:	607b      	str	r3, [r7, #4]
   123f0:	e013      	b.n	1241a <prvInitialiseTaskLists+0x36>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
   123f2:	687a      	ldr	r2, [r7, #4]
   123f4:	4613      	mov	r3, r2
   123f6:	ea4f 0383 	mov.w	r3, r3, lsl #2
   123fa:	4413      	add	r3, r2
   123fc:	ea4f 0383 	mov.w	r3, r3, lsl #2
   12400:	461a      	mov	r2, r3
   12402:	f642 33d8 	movw	r3, #11224	; 0x2bd8
   12406:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1240a:	4413      	add	r3, r2
   1240c:	4618      	mov	r0, r3
   1240e:	f7fc ffc5 	bl	f39c <vListInitialise>

static void prvInitialiseTaskLists( void )
{
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
   12412:	687b      	ldr	r3, [r7, #4]
   12414:	f103 0301 	add.w	r3, r3, #1
   12418:	607b      	str	r3, [r7, #4]
   1241a:	687b      	ldr	r3, [r7, #4]
   1241c:	2b04      	cmp	r3, #4
   1241e:	d9e8      	bls.n	123f2 <prvInitialiseTaskLists+0xe>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
	}

	vListInitialise( &xDelayedTaskList1 );
   12420:	f642 403c 	movw	r0, #11324	; 0x2c3c
   12424:	f2c2 0000 	movt	r0, #8192	; 0x2000
   12428:	f7fc ffb8 	bl	f39c <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
   1242c:	f642 4050 	movw	r0, #11344	; 0x2c50
   12430:	f2c2 0000 	movt	r0, #8192	; 0x2000
   12434:	f7fc ffb2 	bl	f39c <vListInitialise>
	vListInitialise( &xPendingReadyList );
   12438:	f642 406c 	movw	r0, #11372	; 0x2c6c
   1243c:	f2c2 0000 	movt	r0, #8192	; 0x2000
   12440:	f7fc ffac 	bl	f39c <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
   12444:	f642 4080 	movw	r0, #11392	; 0x2c80
   12448:	f2c2 0000 	movt	r0, #8192	; 0x2000
   1244c:	f7fc ffa6 	bl	f39c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
   12450:	f642 4098 	movw	r0, #11416	; 0x2c98
   12454:	f2c2 0000 	movt	r0, #8192	; 0x2000
   12458:	f7fc ffa0 	bl	f39c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
   1245c:	f642 4364 	movw	r3, #11364	; 0x2c64
   12460:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12464:	f642 423c 	movw	r2, #11324	; 0x2c3c
   12468:	f2c2 0200 	movt	r2, #8192	; 0x2000
   1246c:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
   1246e:	f642 4368 	movw	r3, #11368	; 0x2c68
   12472:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12476:	f642 4250 	movw	r2, #11344	; 0x2c50
   1247a:	f2c2 0200 	movt	r2, #8192	; 0x2000
   1247e:	601a      	str	r2, [r3, #0]
}
   12480:	f107 0708 	add.w	r7, r7, #8
   12484:	46bd      	mov	sp, r7
   12486:	bd80      	pop	{r7, pc}

00012488 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
   12488:	b580      	push	{r7, lr}
   1248a:	b082      	sub	sp, #8
   1248c:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
   1248e:	e02b      	b.n	124e8 <prvCheckTasksWaitingTermination+0x60>
		{
			taskENTER_CRITICAL();
   12490:	f002 f852 	bl	14538 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
   12494:	f642 4380 	movw	r3, #11392	; 0x2c80
   12498:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1249c:	68db      	ldr	r3, [r3, #12]
   1249e:	68db      	ldr	r3, [r3, #12]
   124a0:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
   124a2:	687b      	ldr	r3, [r7, #4]
   124a4:	f103 0304 	add.w	r3, r3, #4
   124a8:	4618      	mov	r0, r3
   124aa:	f7fd f807 	bl	f4bc <uxListRemove>
				--uxCurrentNumberOfTasks;
   124ae:	f642 43ac 	movw	r3, #11436	; 0x2cac
   124b2:	f2c2 0300 	movt	r3, #8192	; 0x2000
   124b6:	681b      	ldr	r3, [r3, #0]
   124b8:	f103 32ff 	add.w	r2, r3, #4294967295
   124bc:	f642 43ac 	movw	r3, #11436	; 0x2cac
   124c0:	f2c2 0300 	movt	r3, #8192	; 0x2000
   124c4:	601a      	str	r2, [r3, #0]
				--uxDeletedTasksWaitingCleanUp;
   124c6:	f642 4394 	movw	r3, #11412	; 0x2c94
   124ca:	f2c2 0300 	movt	r3, #8192	; 0x2000
   124ce:	681b      	ldr	r3, [r3, #0]
   124d0:	f103 32ff 	add.w	r2, r3, #4294967295
   124d4:	f642 4394 	movw	r3, #11412	; 0x2c94
   124d8:	f2c2 0300 	movt	r3, #8192	; 0x2000
   124dc:	601a      	str	r2, [r3, #0]
			}
			taskEXIT_CRITICAL();
   124de:	f002 f863 	bl	145a8 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
   124e2:	6878      	ldr	r0, [r7, #4]
   124e4:	f000 f8f8 	bl	126d8 <prvDeleteTCB>
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
   124e8:	f642 4394 	movw	r3, #11412	; 0x2c94
   124ec:	f2c2 0300 	movt	r3, #8192	; 0x2000
   124f0:	681b      	ldr	r3, [r3, #0]
   124f2:	2b00      	cmp	r3, #0
   124f4:	d1cc      	bne.n	12490 <prvCheckTasksWaitingTermination+0x8>

			prvDeleteTCB( pxTCB );
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
   124f6:	f107 0708 	add.w	r7, r7, #8
   124fa:	46bd      	mov	sp, r7
   124fc:	bd80      	pop	{r7, pc}
   124fe:	bf00      	nop

00012500 <vTaskGetInfo>:
/*-----------------------------------------------------------*/

#if( configUSE_TRACE_FACILITY == 1 )

	void vTaskGetInfo( TaskHandle_t xTask, TaskStatus_t *pxTaskStatus, BaseType_t xGetFreeStackSpace, eTaskState eState )
	{
   12500:	b580      	push	{r7, lr}
   12502:	b086      	sub	sp, #24
   12504:	af00      	add	r7, sp, #0
   12506:	60f8      	str	r0, [r7, #12]
   12508:	60b9      	str	r1, [r7, #8]
   1250a:	607a      	str	r2, [r7, #4]
   1250c:	70fb      	strb	r3, [r7, #3]
	TCB_t *pxTCB;

		/* xTask is NULL then get the state of the calling task. */
		pxTCB = prvGetTCBFromHandle( xTask );
   1250e:	68fb      	ldr	r3, [r7, #12]
   12510:	2b00      	cmp	r3, #0
   12512:	d105      	bne.n	12520 <vTaskGetInfo+0x20>
   12514:	f642 33d4 	movw	r3, #11220	; 0x2bd4
   12518:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1251c:	681b      	ldr	r3, [r3, #0]
   1251e:	e000      	b.n	12522 <vTaskGetInfo+0x22>
   12520:	68fb      	ldr	r3, [r7, #12]
   12522:	617b      	str	r3, [r7, #20]

		pxTaskStatus->xHandle = ( TaskHandle_t ) pxTCB;
   12524:	68bb      	ldr	r3, [r7, #8]
   12526:	697a      	ldr	r2, [r7, #20]
   12528:	601a      	str	r2, [r3, #0]
		pxTaskStatus->pcTaskName = ( const char * ) &( pxTCB->pcTaskName [ 0 ] );
   1252a:	697b      	ldr	r3, [r7, #20]
   1252c:	f103 0234 	add.w	r2, r3, #52	; 0x34
   12530:	68bb      	ldr	r3, [r7, #8]
   12532:	605a      	str	r2, [r3, #4]
		pxTaskStatus->uxCurrentPriority = pxTCB->uxPriority;
   12534:	697b      	ldr	r3, [r7, #20]
   12536:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   12538:	68bb      	ldr	r3, [r7, #8]
   1253a:	611a      	str	r2, [r3, #16]
		pxTaskStatus->pxStackBase = pxTCB->pxStack;
   1253c:	697b      	ldr	r3, [r7, #20]
   1253e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
   12540:	68bb      	ldr	r3, [r7, #8]
   12542:	61da      	str	r2, [r3, #28]
		pxTaskStatus->xTaskNumber = pxTCB->uxTCBNumber;
   12544:	697b      	ldr	r3, [r7, #20]
   12546:	6c1a      	ldr	r2, [r3, #64]	; 0x40
   12548:	68bb      	ldr	r3, [r7, #8]
   1254a:	609a      	str	r2, [r3, #8]

		#if ( configUSE_MUTEXES == 1 )
		{
			pxTaskStatus->uxBasePriority = pxTCB->uxBasePriority;
   1254c:	697b      	ldr	r3, [r7, #20]
   1254e:	6c9a      	ldr	r2, [r3, #72]	; 0x48
   12550:	68bb      	ldr	r3, [r7, #8]
   12552:	615a      	str	r2, [r3, #20]
		}
		#endif

		#if ( configGENERATE_RUN_TIME_STATS == 1 )
		{
			pxTaskStatus->ulRunTimeCounter = pxTCB->ulRunTimeCounter;
   12554:	697b      	ldr	r3, [r7, #20]
   12556:	6d1a      	ldr	r2, [r3, #80]	; 0x50
   12558:	68bb      	ldr	r3, [r7, #8]
   1255a:	619a      	str	r2, [r3, #24]
		#endif

		/* Obtaining the task state is a little fiddly, so is only done if the
		value of eState passed into this function is eInvalid - otherwise the
		state is just set to whatever is passed in. */
		if( eState != eInvalid )
   1255c:	78fb      	ldrb	r3, [r7, #3]
   1255e:	2b05      	cmp	r3, #5
   12560:	d01f      	beq.n	125a2 <vTaskGetInfo+0xa2>
		{
			if( pxTCB == pxCurrentTCB )
   12562:	f642 33d4 	movw	r3, #11220	; 0x2bd4
   12566:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1256a:	681b      	ldr	r3, [r3, #0]
   1256c:	697a      	ldr	r2, [r7, #20]
   1256e:	429a      	cmp	r2, r3
   12570:	d104      	bne.n	1257c <vTaskGetInfo+0x7c>
			{
				pxTaskStatus->eCurrentState = eRunning;
   12572:	68bb      	ldr	r3, [r7, #8]
   12574:	f04f 0200 	mov.w	r2, #0
   12578:	731a      	strb	r2, [r3, #12]
							if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
							{
								pxTaskStatus->eCurrentState = eBlocked;
							}
						}
						( void ) xTaskResumeAll();
   1257a:	e01b      	b.n	125b4 <vTaskGetInfo+0xb4>
			{
				pxTaskStatus->eCurrentState = eRunning;
			}
			else
			{
				pxTaskStatus->eCurrentState = eState;
   1257c:	68bb      	ldr	r3, [r7, #8]
   1257e:	78fa      	ldrb	r2, [r7, #3]
   12580:	731a      	strb	r2, [r3, #12]
				#if ( INCLUDE_vTaskSuspend == 1 )
				{
					/* If the task is in the suspended list then there is a
					chance it is actually just blocked indefinitely - so really
					it should be reported as being in the Blocked state. */
					if( eState == eSuspended )
   12582:	78fb      	ldrb	r3, [r7, #3]
   12584:	2b03      	cmp	r3, #3
   12586:	d114      	bne.n	125b2 <vTaskGetInfo+0xb2>
					{
						vTaskSuspendAll();
   12588:	f7ff f8f6 	bl	11778 <vTaskSuspendAll>
						{
							if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
   1258c:	697b      	ldr	r3, [r7, #20]
   1258e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
   12590:	2b00      	cmp	r3, #0
   12592:	d003      	beq.n	1259c <vTaskGetInfo+0x9c>
							{
								pxTaskStatus->eCurrentState = eBlocked;
   12594:	68bb      	ldr	r3, [r7, #8]
   12596:	f04f 0202 	mov.w	r2, #2
   1259a:	731a      	strb	r2, [r3, #12]
							}
						}
						( void ) xTaskResumeAll();
   1259c:	f7ff f8fe 	bl	1179c <xTaskResumeAll>
   125a0:	e008      	b.n	125b4 <vTaskGetInfo+0xb4>
				#endif /* INCLUDE_vTaskSuspend */
			}
		}
		else
		{
			pxTaskStatus->eCurrentState = eTaskGetState( pxTCB );
   125a2:	6978      	ldr	r0, [r7, #20]
   125a4:	f7fe fd06 	bl	10fb4 <eTaskGetState>
   125a8:	4603      	mov	r3, r0
   125aa:	461a      	mov	r2, r3
   125ac:	68bb      	ldr	r3, [r7, #8]
   125ae:	731a      	strb	r2, [r3, #12]
   125b0:	e000      	b.n	125b4 <vTaskGetInfo+0xb4>
							if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
							{
								pxTaskStatus->eCurrentState = eBlocked;
							}
						}
						( void ) xTaskResumeAll();
   125b2:	bf00      	nop
			pxTaskStatus->eCurrentState = eTaskGetState( pxTCB );
		}

		/* Obtaining the stack space takes some time, so the xGetFreeStackSpace
		parameter is provided to allow it to be skipped. */
		if( xGetFreeStackSpace != pdFALSE )
   125b4:	687b      	ldr	r3, [r7, #4]
   125b6:	2b00      	cmp	r3, #0
   125b8:	d009      	beq.n	125ce <vTaskGetInfo+0xce>
			{
				pxTaskStatus->usStackHighWaterMark = prvTaskCheckFreeStackSpace( ( uint8_t * ) pxTCB->pxEndOfStack );
			}
			#else
			{
				pxTaskStatus->usStackHighWaterMark = prvTaskCheckFreeStackSpace( ( uint8_t * ) pxTCB->pxStack );
   125ba:	697b      	ldr	r3, [r7, #20]
   125bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   125be:	4618      	mov	r0, r3
   125c0:	f000 f86a 	bl	12698 <prvTaskCheckFreeStackSpace>
   125c4:	4603      	mov	r3, r0
   125c6:	461a      	mov	r2, r3
   125c8:	68bb      	ldr	r3, [r7, #8]
   125ca:	841a      	strh	r2, [r3, #32]
   125cc:	e003      	b.n	125d6 <vTaskGetInfo+0xd6>
			}
			#endif
		}
		else
		{
			pxTaskStatus->usStackHighWaterMark = 0;
   125ce:	68bb      	ldr	r3, [r7, #8]
   125d0:	f04f 0200 	mov.w	r2, #0
   125d4:	841a      	strh	r2, [r3, #32]
		}
	}
   125d6:	f107 0718 	add.w	r7, r7, #24
   125da:	46bd      	mov	sp, r7
   125dc:	bd80      	pop	{r7, pc}
   125de:	bf00      	nop

000125e0 <prvListTasksWithinSingleList>:
/*-----------------------------------------------------------*/

#if ( configUSE_TRACE_FACILITY == 1 )

	static UBaseType_t prvListTasksWithinSingleList( TaskStatus_t *pxTaskStatusArray, List_t *pxList, eTaskState eState )
	{
   125e0:	b580      	push	{r7, lr}
   125e2:	b08a      	sub	sp, #40	; 0x28
   125e4:	af00      	add	r7, sp, #0
   125e6:	60f8      	str	r0, [r7, #12]
   125e8:	60b9      	str	r1, [r7, #8]
   125ea:	4613      	mov	r3, r2
   125ec:	71fb      	strb	r3, [r7, #7]
	configLIST_VOLATILE TCB_t *pxNextTCB, *pxFirstTCB;
	UBaseType_t uxTask = 0;
   125ee:	f04f 0300 	mov.w	r3, #0
   125f2:	61fb      	str	r3, [r7, #28]

		if( listCURRENT_LIST_LENGTH( pxList ) > ( UBaseType_t ) 0 )
   125f4:	68bb      	ldr	r3, [r7, #8]
   125f6:	681b      	ldr	r3, [r3, #0]
   125f8:	2b00      	cmp	r3, #0
   125fa:	d046      	beq.n	1268a <prvListTasksWithinSingleList+0xaa>
		{
			listGET_OWNER_OF_NEXT_ENTRY( pxFirstTCB, pxList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
   125fc:	68bb      	ldr	r3, [r7, #8]
   125fe:	623b      	str	r3, [r7, #32]
   12600:	6a3b      	ldr	r3, [r7, #32]
   12602:	685b      	ldr	r3, [r3, #4]
   12604:	685a      	ldr	r2, [r3, #4]
   12606:	6a3b      	ldr	r3, [r7, #32]
   12608:	605a      	str	r2, [r3, #4]
   1260a:	6a3b      	ldr	r3, [r7, #32]
   1260c:	685a      	ldr	r2, [r3, #4]
   1260e:	6a3b      	ldr	r3, [r7, #32]
   12610:	f103 0308 	add.w	r3, r3, #8
   12614:	429a      	cmp	r2, r3
   12616:	d104      	bne.n	12622 <prvListTasksWithinSingleList+0x42>
   12618:	6a3b      	ldr	r3, [r7, #32]
   1261a:	685b      	ldr	r3, [r3, #4]
   1261c:	685a      	ldr	r2, [r3, #4]
   1261e:	6a3b      	ldr	r3, [r7, #32]
   12620:	605a      	str	r2, [r3, #4]
   12622:	6a3b      	ldr	r3, [r7, #32]
   12624:	685b      	ldr	r3, [r3, #4]
   12626:	68db      	ldr	r3, [r3, #12]
   12628:	61bb      	str	r3, [r7, #24]
			pxTaskStatusArray array for each task that is referenced from
			pxList.  See the definition of TaskStatus_t in task.h for the
			meaning of each TaskStatus_t structure member. */
			do
			{
				listGET_OWNER_OF_NEXT_ENTRY( pxNextTCB, pxList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
   1262a:	68bb      	ldr	r3, [r7, #8]
   1262c:	627b      	str	r3, [r7, #36]	; 0x24
   1262e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   12630:	685b      	ldr	r3, [r3, #4]
   12632:	685a      	ldr	r2, [r3, #4]
   12634:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   12636:	605a      	str	r2, [r3, #4]
   12638:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   1263a:	685a      	ldr	r2, [r3, #4]
   1263c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   1263e:	f103 0308 	add.w	r3, r3, #8
   12642:	429a      	cmp	r2, r3
   12644:	d104      	bne.n	12650 <prvListTasksWithinSingleList+0x70>
   12646:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   12648:	685b      	ldr	r3, [r3, #4]
   1264a:	685a      	ldr	r2, [r3, #4]
   1264c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   1264e:	605a      	str	r2, [r3, #4]
   12650:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   12652:	685b      	ldr	r3, [r3, #4]
   12654:	68db      	ldr	r3, [r3, #12]
   12656:	617b      	str	r3, [r7, #20]
				vTaskGetInfo( ( TaskHandle_t ) pxNextTCB, &( pxTaskStatusArray[ uxTask ] ), pdTRUE, eState );
   12658:	69fa      	ldr	r2, [r7, #28]
   1265a:	4613      	mov	r3, r2
   1265c:	ea4f 03c3 	mov.w	r3, r3, lsl #3
   12660:	4413      	add	r3, r2
   12662:	ea4f 0383 	mov.w	r3, r3, lsl #2
   12666:	461a      	mov	r2, r3
   12668:	68fb      	ldr	r3, [r7, #12]
   1266a:	441a      	add	r2, r3
   1266c:	79fb      	ldrb	r3, [r7, #7]
   1266e:	6978      	ldr	r0, [r7, #20]
   12670:	4611      	mov	r1, r2
   12672:	f04f 0201 	mov.w	r2, #1
   12676:	f7ff ff43 	bl	12500 <vTaskGetInfo>
				uxTask++;
   1267a:	69fb      	ldr	r3, [r7, #28]
   1267c:	f103 0301 	add.w	r3, r3, #1
   12680:	61fb      	str	r3, [r7, #28]
			} while( pxNextTCB != pxFirstTCB );
   12682:	697a      	ldr	r2, [r7, #20]
   12684:	69bb      	ldr	r3, [r7, #24]
   12686:	429a      	cmp	r2, r3
   12688:	d1cf      	bne.n	1262a <prvListTasksWithinSingleList+0x4a>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return uxTask;
   1268a:	69fb      	ldr	r3, [r7, #28]
	}
   1268c:	4618      	mov	r0, r3
   1268e:	f107 0728 	add.w	r7, r7, #40	; 0x28
   12692:	46bd      	mov	sp, r7
   12694:	bd80      	pop	{r7, pc}
   12696:	bf00      	nop

00012698 <prvTaskCheckFreeStackSpace>:
/*-----------------------------------------------------------*/

#if ( ( configUSE_TRACE_FACILITY == 1 ) || ( INCLUDE_uxTaskGetStackHighWaterMark == 1 ) )

	static configSTACK_DEPTH_TYPE prvTaskCheckFreeStackSpace( const uint8_t * pucStackByte )
	{
   12698:	b480      	push	{r7}
   1269a:	b085      	sub	sp, #20
   1269c:	af00      	add	r7, sp, #0
   1269e:	6078      	str	r0, [r7, #4]
	uint32_t ulCount = 0U;
   126a0:	f04f 0300 	mov.w	r3, #0
   126a4:	60fb      	str	r3, [r7, #12]

		while( *pucStackByte == ( uint8_t ) tskSTACK_FILL_BYTE )
   126a6:	e007      	b.n	126b8 <prvTaskCheckFreeStackSpace+0x20>
		{
			pucStackByte -= portSTACK_GROWTH;
   126a8:	687b      	ldr	r3, [r7, #4]
   126aa:	f103 0301 	add.w	r3, r3, #1
   126ae:	607b      	str	r3, [r7, #4]
			ulCount++;
   126b0:	68fb      	ldr	r3, [r7, #12]
   126b2:	f103 0301 	add.w	r3, r3, #1
   126b6:	60fb      	str	r3, [r7, #12]

	static configSTACK_DEPTH_TYPE prvTaskCheckFreeStackSpace( const uint8_t * pucStackByte )
	{
	uint32_t ulCount = 0U;

		while( *pucStackByte == ( uint8_t ) tskSTACK_FILL_BYTE )
   126b8:	687b      	ldr	r3, [r7, #4]
   126ba:	781b      	ldrb	r3, [r3, #0]
   126bc:	2ba5      	cmp	r3, #165	; 0xa5
   126be:	d0f3      	beq.n	126a8 <prvTaskCheckFreeStackSpace+0x10>
		{
			pucStackByte -= portSTACK_GROWTH;
			ulCount++;
		}

		ulCount /= ( uint32_t ) sizeof( StackType_t ); /*lint !e961 Casting is not redundant on smaller architectures. */
   126c0:	68fb      	ldr	r3, [r7, #12]
   126c2:	ea4f 0393 	mov.w	r3, r3, lsr #2
   126c6:	60fb      	str	r3, [r7, #12]

		return ( configSTACK_DEPTH_TYPE ) ulCount;
   126c8:	68fb      	ldr	r3, [r7, #12]
   126ca:	b29b      	uxth	r3, r3
	}
   126cc:	4618      	mov	r0, r3
   126ce:	f107 0714 	add.w	r7, r7, #20
   126d2:	46bd      	mov	sp, r7
   126d4:	bc80      	pop	{r7}
   126d6:	4770      	bx	lr

000126d8 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
   126d8:	b580      	push	{r7, lr}
   126da:	b082      	sub	sp, #8
   126dc:	af00      	add	r7, sp, #0
   126de:	6078      	str	r0, [r7, #4]

		#if( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) && ( portUSING_MPU_WRAPPERS == 0 ) )
		{
			/* The task can only have been allocated dynamically - free both
			the stack and TCB. */
			vPortFree( pxTCB->pxStack );
   126e0:	687b      	ldr	r3, [r7, #4]
   126e2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   126e4:	4618      	mov	r0, r3
   126e6:	f001 fd61 	bl	141ac <vPortFree>
			vPortFree( pxTCB );
   126ea:	6878      	ldr	r0, [r7, #4]
   126ec:	f001 fd5e 	bl	141ac <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
   126f0:	f107 0708 	add.w	r7, r7, #8
   126f4:	46bd      	mov	sp, r7
   126f6:	bd80      	pop	{r7, pc}

000126f8 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
   126f8:	b480      	push	{r7}
   126fa:	b083      	sub	sp, #12
   126fc:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
   126fe:	f642 4364 	movw	r3, #11364	; 0x2c64
   12702:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12706:	681b      	ldr	r3, [r3, #0]
   12708:	681b      	ldr	r3, [r3, #0]
   1270a:	2b00      	cmp	r3, #0
   1270c:	d107      	bne.n	1271e <prvResetNextTaskUnblockTime+0x26>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
   1270e:	f642 43cc 	movw	r3, #11468	; 0x2ccc
   12712:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12716:	f04f 32ff 	mov.w	r2, #4294967295
   1271a:	601a      	str	r2, [r3, #0]
   1271c:	e00e      	b.n	1273c <prvResetNextTaskUnblockTime+0x44>
	{
		/* The new current delayed list is not empty, get the value of
		the item at the head of the delayed list.  This is the time at
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
   1271e:	f642 4364 	movw	r3, #11364	; 0x2c64
   12722:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12726:	681b      	ldr	r3, [r3, #0]
   12728:	68db      	ldr	r3, [r3, #12]
   1272a:	68db      	ldr	r3, [r3, #12]
   1272c:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
   1272e:	687b      	ldr	r3, [r7, #4]
   12730:	685a      	ldr	r2, [r3, #4]
   12732:	f642 43cc 	movw	r3, #11468	; 0x2ccc
   12736:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1273a:	601a      	str	r2, [r3, #0]
	}
}
   1273c:	f107 070c 	add.w	r7, r7, #12
   12740:	46bd      	mov	sp, r7
   12742:	bc80      	pop	{r7}
   12744:	4770      	bx	lr
   12746:	bf00      	nop

00012748 <xTaskGetCurrentTaskHandle>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetCurrentTaskHandle == 1 ) || ( configUSE_MUTEXES == 1 ) )

	TaskHandle_t xTaskGetCurrentTaskHandle( void )
	{
   12748:	b480      	push	{r7}
   1274a:	b083      	sub	sp, #12
   1274c:	af00      	add	r7, sp, #0
	TaskHandle_t xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
   1274e:	f642 33d4 	movw	r3, #11220	; 0x2bd4
   12752:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12756:	681b      	ldr	r3, [r3, #0]
   12758:	607b      	str	r3, [r7, #4]

		return xReturn;
   1275a:	687b      	ldr	r3, [r7, #4]
	}
   1275c:	4618      	mov	r0, r3
   1275e:	f107 070c 	add.w	r7, r7, #12
   12762:	46bd      	mov	sp, r7
   12764:	bc80      	pop	{r7}
   12766:	4770      	bx	lr

00012768 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
   12768:	b480      	push	{r7}
   1276a:	b083      	sub	sp, #12
   1276c:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
   1276e:	f642 43b8 	movw	r3, #11448	; 0x2cb8
   12772:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12776:	681b      	ldr	r3, [r3, #0]
   12778:	2b00      	cmp	r3, #0
   1277a:	d103      	bne.n	12784 <xTaskGetSchedulerState+0x1c>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
   1277c:	f04f 0301 	mov.w	r3, #1
   12780:	607b      	str	r3, [r7, #4]
   12782:	e00d      	b.n	127a0 <xTaskGetSchedulerState+0x38>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
   12784:	f642 43d4 	movw	r3, #11476	; 0x2cd4
   12788:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1278c:	681b      	ldr	r3, [r3, #0]
   1278e:	2b00      	cmp	r3, #0
   12790:	d103      	bne.n	1279a <xTaskGetSchedulerState+0x32>
			{
				xReturn = taskSCHEDULER_RUNNING;
   12792:	f04f 0302 	mov.w	r3, #2
   12796:	607b      	str	r3, [r7, #4]
   12798:	e002      	b.n	127a0 <xTaskGetSchedulerState+0x38>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
   1279a:	f04f 0300 	mov.w	r3, #0
   1279e:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
   127a0:	687b      	ldr	r3, [r7, #4]
	}
   127a2:	4618      	mov	r0, r3
   127a4:	f107 070c 	add.w	r7, r7, #12
   127a8:	46bd      	mov	sp, r7
   127aa:	bc80      	pop	{r7}
   127ac:	4770      	bx	lr
   127ae:	bf00      	nop

000127b0 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
   127b0:	b580      	push	{r7, lr}
   127b2:	b084      	sub	sp, #16
   127b4:	af00      	add	r7, sp, #0
   127b6:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
   127b8:	687b      	ldr	r3, [r7, #4]
   127ba:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
   127bc:	f04f 0300 	mov.w	r3, #0
   127c0:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
   127c2:	687b      	ldr	r3, [r7, #4]
   127c4:	2b00      	cmp	r3, #0
   127c6:	f000 80a2 	beq.w	1290e <xTaskPriorityInherit+0x15e>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
   127ca:	68bb      	ldr	r3, [r7, #8]
   127cc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   127ce:	f642 33d4 	movw	r3, #11220	; 0x2bd4
   127d2:	f2c2 0300 	movt	r3, #8192	; 0x2000
   127d6:	681b      	ldr	r3, [r3, #0]
   127d8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   127da:	429a      	cmp	r2, r3
   127dc:	f080 808a 	bcs.w	128f4 <xTaskPriorityInherit+0x144>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
   127e0:	68bb      	ldr	r3, [r7, #8]
   127e2:	699b      	ldr	r3, [r3, #24]
   127e4:	2b00      	cmp	r3, #0
   127e6:	db09      	blt.n	127fc <xTaskPriorityInherit+0x4c>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
   127e8:	f642 33d4 	movw	r3, #11220	; 0x2bd4
   127ec:	f2c2 0300 	movt	r3, #8192	; 0x2000
   127f0:	681b      	ldr	r3, [r3, #0]
   127f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   127f4:	f1c3 0205 	rsb	r2, r3, #5
   127f8:	68bb      	ldr	r3, [r7, #8]
   127fa:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
   127fc:	68bb      	ldr	r3, [r7, #8]
   127fe:	6959      	ldr	r1, [r3, #20]
   12800:	68bb      	ldr	r3, [r7, #8]
   12802:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   12804:	4613      	mov	r3, r2
   12806:	ea4f 0383 	mov.w	r3, r3, lsl #2
   1280a:	4413      	add	r3, r2
   1280c:	ea4f 0383 	mov.w	r3, r3, lsl #2
   12810:	461a      	mov	r2, r3
   12812:	f642 33d8 	movw	r3, #11224	; 0x2bd8
   12816:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1281a:	4413      	add	r3, r2
   1281c:	4299      	cmp	r1, r3
   1281e:	d15d      	bne.n	128dc <xTaskPriorityInherit+0x12c>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
   12820:	68bb      	ldr	r3, [r7, #8]
   12822:	f103 0304 	add.w	r3, r3, #4
   12826:	4618      	mov	r0, r3
   12828:	f7fc fe48 	bl	f4bc <uxListRemove>
   1282c:	4603      	mov	r3, r0
   1282e:	2b00      	cmp	r3, #0
   12830:	d124      	bne.n	1287c <xTaskPriorityInherit+0xcc>
					{
						taskRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority );
   12832:	68bb      	ldr	r3, [r7, #8]
   12834:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   12836:	4613      	mov	r3, r2
   12838:	ea4f 0383 	mov.w	r3, r3, lsl #2
   1283c:	4413      	add	r3, r2
   1283e:	ea4f 0383 	mov.w	r3, r3, lsl #2
   12842:	461a      	mov	r2, r3
   12844:	f642 33d8 	movw	r3, #11224	; 0x2bd8
   12848:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1284c:	4413      	add	r3, r2
   1284e:	681b      	ldr	r3, [r3, #0]
   12850:	2b00      	cmp	r3, #0
   12852:	d113      	bne.n	1287c <xTaskPriorityInherit+0xcc>
   12854:	68bb      	ldr	r3, [r7, #8]
   12856:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   12858:	f04f 0201 	mov.w	r2, #1
   1285c:	fa02 f303 	lsl.w	r3, r2, r3
   12860:	ea6f 0203 	mvn.w	r2, r3
   12864:	f642 43b4 	movw	r3, #11444	; 0x2cb4
   12868:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1286c:	681b      	ldr	r3, [r3, #0]
   1286e:	ea02 0203 	and.w	r2, r2, r3
   12872:	f642 43b4 	movw	r3, #11444	; 0x2cb4
   12876:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1287a:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
   1287c:	f642 33d4 	movw	r3, #11220	; 0x2bd4
   12880:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12884:	681b      	ldr	r3, [r3, #0]
   12886:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   12888:	68bb      	ldr	r3, [r7, #8]
   1288a:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
   1288c:	68bb      	ldr	r3, [r7, #8]
   1288e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   12890:	f04f 0201 	mov.w	r2, #1
   12894:	fa02 f203 	lsl.w	r2, r2, r3
   12898:	f642 43b4 	movw	r3, #11444	; 0x2cb4
   1289c:	f2c2 0300 	movt	r3, #8192	; 0x2000
   128a0:	681b      	ldr	r3, [r3, #0]
   128a2:	ea42 0203 	orr.w	r2, r2, r3
   128a6:	f642 43b4 	movw	r3, #11444	; 0x2cb4
   128aa:	f2c2 0300 	movt	r3, #8192	; 0x2000
   128ae:	601a      	str	r2, [r3, #0]
   128b0:	68bb      	ldr	r3, [r7, #8]
   128b2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   128b4:	4613      	mov	r3, r2
   128b6:	ea4f 0383 	mov.w	r3, r3, lsl #2
   128ba:	4413      	add	r3, r2
   128bc:	ea4f 0383 	mov.w	r3, r3, lsl #2
   128c0:	461a      	mov	r2, r3
   128c2:	f642 33d8 	movw	r3, #11224	; 0x2bd8
   128c6:	f2c2 0300 	movt	r3, #8192	; 0x2000
   128ca:	441a      	add	r2, r3
   128cc:	68bb      	ldr	r3, [r7, #8]
   128ce:	f103 0304 	add.w	r3, r3, #4
   128d2:	4610      	mov	r0, r2
   128d4:	4619      	mov	r1, r3
   128d6:	f7fc fd93 	bl	f400 <vListInsertEnd>
   128da:	e007      	b.n	128ec <xTaskPriorityInherit+0x13c>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
   128dc:	f642 33d4 	movw	r3, #11220	; 0x2bd4
   128e0:	f2c2 0300 	movt	r3, #8192	; 0x2000
   128e4:	681b      	ldr	r3, [r3, #0]
   128e6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   128e8:	68bb      	ldr	r3, [r7, #8]
   128ea:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
   128ec:	f04f 0301 	mov.w	r3, #1
   128f0:	60fb      	str	r3, [r7, #12]
   128f2:	e00c      	b.n	1290e <xTaskPriorityInherit+0x15e>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
   128f4:	68bb      	ldr	r3, [r7, #8]
   128f6:	6c9a      	ldr	r2, [r3, #72]	; 0x48
   128f8:	f642 33d4 	movw	r3, #11220	; 0x2bd4
   128fc:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12900:	681b      	ldr	r3, [r3, #0]
   12902:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   12904:	429a      	cmp	r2, r3
   12906:	d202      	bcs.n	1290e <xTaskPriorityInherit+0x15e>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
   12908:	f04f 0301 	mov.w	r3, #1
   1290c:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
   1290e:	68fb      	ldr	r3, [r7, #12]
	}
   12910:	4618      	mov	r0, r3
   12912:	f107 0710 	add.w	r7, r7, #16
   12916:	46bd      	mov	sp, r7
   12918:	bd80      	pop	{r7, pc}
   1291a:	bf00      	nop

0001291c <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
   1291c:	b580      	push	{r7, lr}
   1291e:	b086      	sub	sp, #24
   12920:	af00      	add	r7, sp, #0
   12922:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
   12924:	687b      	ldr	r3, [r7, #4]
   12926:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
   12928:	f04f 0300 	mov.w	r3, #0
   1292c:	60fb      	str	r3, [r7, #12]

		if( pxMutexHolder != NULL )
   1292e:	687b      	ldr	r3, [r7, #4]
   12930:	2b00      	cmp	r3, #0
   12932:	f000 8092 	beq.w	12a5a <xTaskPriorityDisinherit+0x13e>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
   12936:	f642 33d4 	movw	r3, #11220	; 0x2bd4
   1293a:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1293e:	681b      	ldr	r3, [r3, #0]
   12940:	68ba      	ldr	r2, [r7, #8]
   12942:	429a      	cmp	r2, r3
   12944:	d009      	beq.n	1295a <xTaskPriorityDisinherit+0x3e>
   12946:	f04f 0328 	mov.w	r3, #40	; 0x28
   1294a:	f383 8811 	msr	BASEPRI, r3
   1294e:	f3bf 8f6f 	isb	sy
   12952:	f3bf 8f4f 	dsb	sy
   12956:	613b      	str	r3, [r7, #16]
   12958:	e7fe      	b.n	12958 <xTaskPriorityDisinherit+0x3c>
			configASSERT( pxTCB->uxMutexesHeld );
   1295a:	68bb      	ldr	r3, [r7, #8]
   1295c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
   1295e:	2b00      	cmp	r3, #0
   12960:	d109      	bne.n	12976 <xTaskPriorityDisinherit+0x5a>
   12962:	f04f 0328 	mov.w	r3, #40	; 0x28
   12966:	f383 8811 	msr	BASEPRI, r3
   1296a:	f3bf 8f6f 	isb	sy
   1296e:	f3bf 8f4f 	dsb	sy
   12972:	617b      	str	r3, [r7, #20]
   12974:	e7fe      	b.n	12974 <xTaskPriorityDisinherit+0x58>
			( pxTCB->uxMutexesHeld )--;
   12976:	68bb      	ldr	r3, [r7, #8]
   12978:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
   1297a:	f103 32ff 	add.w	r2, r3, #4294967295
   1297e:	68bb      	ldr	r3, [r7, #8]
   12980:	64da      	str	r2, [r3, #76]	; 0x4c

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
   12982:	68bb      	ldr	r3, [r7, #8]
   12984:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   12986:	68bb      	ldr	r3, [r7, #8]
   12988:	6c9b      	ldr	r3, [r3, #72]	; 0x48
   1298a:	429a      	cmp	r2, r3
   1298c:	d065      	beq.n	12a5a <xTaskPriorityDisinherit+0x13e>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
   1298e:	68bb      	ldr	r3, [r7, #8]
   12990:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
   12992:	2b00      	cmp	r3, #0
   12994:	d161      	bne.n	12a5a <xTaskPriorityDisinherit+0x13e>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
   12996:	68bb      	ldr	r3, [r7, #8]
   12998:	f103 0304 	add.w	r3, r3, #4
   1299c:	4618      	mov	r0, r3
   1299e:	f7fc fd8d 	bl	f4bc <uxListRemove>
   129a2:	4603      	mov	r3, r0
   129a4:	2b00      	cmp	r3, #0
   129a6:	d124      	bne.n	129f2 <xTaskPriorityDisinherit+0xd6>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
   129a8:	68bb      	ldr	r3, [r7, #8]
   129aa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   129ac:	4613      	mov	r3, r2
   129ae:	ea4f 0383 	mov.w	r3, r3, lsl #2
   129b2:	4413      	add	r3, r2
   129b4:	ea4f 0383 	mov.w	r3, r3, lsl #2
   129b8:	461a      	mov	r2, r3
   129ba:	f642 33d8 	movw	r3, #11224	; 0x2bd8
   129be:	f2c2 0300 	movt	r3, #8192	; 0x2000
   129c2:	4413      	add	r3, r2
   129c4:	681b      	ldr	r3, [r3, #0]
   129c6:	2b00      	cmp	r3, #0
   129c8:	d113      	bne.n	129f2 <xTaskPriorityDisinherit+0xd6>
   129ca:	68bb      	ldr	r3, [r7, #8]
   129cc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   129ce:	f04f 0201 	mov.w	r2, #1
   129d2:	fa02 f303 	lsl.w	r3, r2, r3
   129d6:	ea6f 0203 	mvn.w	r2, r3
   129da:	f642 43b4 	movw	r3, #11444	; 0x2cb4
   129de:	f2c2 0300 	movt	r3, #8192	; 0x2000
   129e2:	681b      	ldr	r3, [r3, #0]
   129e4:	ea02 0203 	and.w	r2, r2, r3
   129e8:	f642 43b4 	movw	r3, #11444	; 0x2cb4
   129ec:	f2c2 0300 	movt	r3, #8192	; 0x2000
   129f0:	601a      	str	r2, [r3, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
   129f2:	68bb      	ldr	r3, [r7, #8]
   129f4:	6c9a      	ldr	r2, [r3, #72]	; 0x48
   129f6:	68bb      	ldr	r3, [r7, #8]
   129f8:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
   129fa:	68bb      	ldr	r3, [r7, #8]
   129fc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   129fe:	f1c3 0205 	rsb	r2, r3, #5
   12a02:	68bb      	ldr	r3, [r7, #8]
   12a04:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
   12a06:	68bb      	ldr	r3, [r7, #8]
   12a08:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   12a0a:	f04f 0201 	mov.w	r2, #1
   12a0e:	fa02 f203 	lsl.w	r2, r2, r3
   12a12:	f642 43b4 	movw	r3, #11444	; 0x2cb4
   12a16:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12a1a:	681b      	ldr	r3, [r3, #0]
   12a1c:	ea42 0203 	orr.w	r2, r2, r3
   12a20:	f642 43b4 	movw	r3, #11444	; 0x2cb4
   12a24:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12a28:	601a      	str	r2, [r3, #0]
   12a2a:	68bb      	ldr	r3, [r7, #8]
   12a2c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   12a2e:	4613      	mov	r3, r2
   12a30:	ea4f 0383 	mov.w	r3, r3, lsl #2
   12a34:	4413      	add	r3, r2
   12a36:	ea4f 0383 	mov.w	r3, r3, lsl #2
   12a3a:	461a      	mov	r2, r3
   12a3c:	f642 33d8 	movw	r3, #11224	; 0x2bd8
   12a40:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12a44:	441a      	add	r2, r3
   12a46:	68bb      	ldr	r3, [r7, #8]
   12a48:	f103 0304 	add.w	r3, r3, #4
   12a4c:	4610      	mov	r0, r2
   12a4e:	4619      	mov	r1, r3
   12a50:	f7fc fcd6 	bl	f400 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
   12a54:	f04f 0301 	mov.w	r3, #1
   12a58:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
   12a5a:	68fb      	ldr	r3, [r7, #12]
	}
   12a5c:	4618      	mov	r0, r3
   12a5e:	f107 0718 	add.w	r7, r7, #24
   12a62:	46bd      	mov	sp, r7
   12a64:	bd80      	pop	{r7, pc}
   12a66:	bf00      	nop

00012a68 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
   12a68:	b580      	push	{r7, lr}
   12a6a:	b088      	sub	sp, #32
   12a6c:	af00      	add	r7, sp, #0
   12a6e:	6078      	str	r0, [r7, #4]
   12a70:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
   12a72:	687b      	ldr	r3, [r7, #4]
   12a74:	60bb      	str	r3, [r7, #8]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
   12a76:	f04f 0301 	mov.w	r3, #1
   12a7a:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
   12a7c:	687b      	ldr	r3, [r7, #4]
   12a7e:	2b00      	cmp	r3, #0
   12a80:	f000 80ac 	beq.w	12bdc <vTaskPriorityDisinheritAfterTimeout+0x174>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
   12a84:	68bb      	ldr	r3, [r7, #8]
   12a86:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
   12a88:	2b00      	cmp	r3, #0
   12a8a:	d109      	bne.n	12aa0 <vTaskPriorityDisinheritAfterTimeout+0x38>
   12a8c:	f04f 0328 	mov.w	r3, #40	; 0x28
   12a90:	f383 8811 	msr	BASEPRI, r3
   12a94:	f3bf 8f6f 	isb	sy
   12a98:	f3bf 8f4f 	dsb	sy
   12a9c:	61bb      	str	r3, [r7, #24]
   12a9e:	e7fe      	b.n	12a9e <vTaskPriorityDisinheritAfterTimeout+0x36>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
   12aa0:	68bb      	ldr	r3, [r7, #8]
   12aa2:	6c9a      	ldr	r2, [r3, #72]	; 0x48
   12aa4:	683b      	ldr	r3, [r7, #0]
   12aa6:	429a      	cmp	r2, r3
   12aa8:	d202      	bcs.n	12ab0 <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
   12aaa:	683b      	ldr	r3, [r7, #0]
   12aac:	613b      	str	r3, [r7, #16]
   12aae:	e002      	b.n	12ab6 <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
   12ab0:	68bb      	ldr	r3, [r7, #8]
   12ab2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
   12ab4:	613b      	str	r3, [r7, #16]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
   12ab6:	68bb      	ldr	r3, [r7, #8]
   12ab8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   12aba:	693b      	ldr	r3, [r7, #16]
   12abc:	429a      	cmp	r2, r3
   12abe:	f000 808d 	beq.w	12bdc <vTaskPriorityDisinheritAfterTimeout+0x174>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
   12ac2:	68bb      	ldr	r3, [r7, #8]
   12ac4:	6cda      	ldr	r2, [r3, #76]	; 0x4c
   12ac6:	697b      	ldr	r3, [r7, #20]
   12ac8:	429a      	cmp	r2, r3
   12aca:	f040 8087 	bne.w	12bdc <vTaskPriorityDisinheritAfterTimeout+0x174>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
   12ace:	f642 33d4 	movw	r3, #11220	; 0x2bd4
   12ad2:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12ad6:	681b      	ldr	r3, [r3, #0]
   12ad8:	68ba      	ldr	r2, [r7, #8]
   12ada:	429a      	cmp	r2, r3
   12adc:	d109      	bne.n	12af2 <vTaskPriorityDisinheritAfterTimeout+0x8a>
   12ade:	f04f 0328 	mov.w	r3, #40	; 0x28
   12ae2:	f383 8811 	msr	BASEPRI, r3
   12ae6:	f3bf 8f6f 	isb	sy
   12aea:	f3bf 8f4f 	dsb	sy
   12aee:	61fb      	str	r3, [r7, #28]
   12af0:	e7fe      	b.n	12af0 <vTaskPriorityDisinheritAfterTimeout+0x88>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
   12af2:	68bb      	ldr	r3, [r7, #8]
   12af4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   12af6:	60fb      	str	r3, [r7, #12]
					pxTCB->uxPriority = uxPriorityToUse;
   12af8:	68bb      	ldr	r3, [r7, #8]
   12afa:	693a      	ldr	r2, [r7, #16]
   12afc:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
   12afe:	68bb      	ldr	r3, [r7, #8]
   12b00:	699b      	ldr	r3, [r3, #24]
   12b02:	2b00      	cmp	r3, #0
   12b04:	db04      	blt.n	12b10 <vTaskPriorityDisinheritAfterTimeout+0xa8>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
   12b06:	693b      	ldr	r3, [r7, #16]
   12b08:	f1c3 0205 	rsb	r2, r3, #5
   12b0c:	68bb      	ldr	r3, [r7, #8]
   12b0e:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
   12b10:	68bb      	ldr	r3, [r7, #8]
   12b12:	6959      	ldr	r1, [r3, #20]
   12b14:	68fa      	ldr	r2, [r7, #12]
   12b16:	4613      	mov	r3, r2
   12b18:	ea4f 0383 	mov.w	r3, r3, lsl #2
   12b1c:	4413      	add	r3, r2
   12b1e:	ea4f 0383 	mov.w	r3, r3, lsl #2
   12b22:	461a      	mov	r2, r3
   12b24:	f642 33d8 	movw	r3, #11224	; 0x2bd8
   12b28:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12b2c:	4413      	add	r3, r2
   12b2e:	4299      	cmp	r1, r3
   12b30:	d154      	bne.n	12bdc <vTaskPriorityDisinheritAfterTimeout+0x174>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
   12b32:	68bb      	ldr	r3, [r7, #8]
   12b34:	f103 0304 	add.w	r3, r3, #4
   12b38:	4618      	mov	r0, r3
   12b3a:	f7fc fcbf 	bl	f4bc <uxListRemove>
   12b3e:	4603      	mov	r3, r0
   12b40:	2b00      	cmp	r3, #0
   12b42:	d124      	bne.n	12b8e <vTaskPriorityDisinheritAfterTimeout+0x126>
						{
							taskRESET_READY_PRIORITY( pxTCB->uxPriority );
   12b44:	68bb      	ldr	r3, [r7, #8]
   12b46:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   12b48:	4613      	mov	r3, r2
   12b4a:	ea4f 0383 	mov.w	r3, r3, lsl #2
   12b4e:	4413      	add	r3, r2
   12b50:	ea4f 0383 	mov.w	r3, r3, lsl #2
   12b54:	461a      	mov	r2, r3
   12b56:	f642 33d8 	movw	r3, #11224	; 0x2bd8
   12b5a:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12b5e:	4413      	add	r3, r2
   12b60:	681b      	ldr	r3, [r3, #0]
   12b62:	2b00      	cmp	r3, #0
   12b64:	d113      	bne.n	12b8e <vTaskPriorityDisinheritAfterTimeout+0x126>
   12b66:	68bb      	ldr	r3, [r7, #8]
   12b68:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   12b6a:	f04f 0201 	mov.w	r2, #1
   12b6e:	fa02 f303 	lsl.w	r3, r2, r3
   12b72:	ea6f 0203 	mvn.w	r2, r3
   12b76:	f642 43b4 	movw	r3, #11444	; 0x2cb4
   12b7a:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12b7e:	681b      	ldr	r3, [r3, #0]
   12b80:	ea02 0203 	and.w	r2, r2, r3
   12b84:	f642 43b4 	movw	r3, #11444	; 0x2cb4
   12b88:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12b8c:	601a      	str	r2, [r3, #0]
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
   12b8e:	68bb      	ldr	r3, [r7, #8]
   12b90:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   12b92:	f04f 0201 	mov.w	r2, #1
   12b96:	fa02 f203 	lsl.w	r2, r2, r3
   12b9a:	f642 43b4 	movw	r3, #11444	; 0x2cb4
   12b9e:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12ba2:	681b      	ldr	r3, [r3, #0]
   12ba4:	ea42 0203 	orr.w	r2, r2, r3
   12ba8:	f642 43b4 	movw	r3, #11444	; 0x2cb4
   12bac:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12bb0:	601a      	str	r2, [r3, #0]
   12bb2:	68bb      	ldr	r3, [r7, #8]
   12bb4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   12bb6:	4613      	mov	r3, r2
   12bb8:	ea4f 0383 	mov.w	r3, r3, lsl #2
   12bbc:	4413      	add	r3, r2
   12bbe:	ea4f 0383 	mov.w	r3, r3, lsl #2
   12bc2:	461a      	mov	r2, r3
   12bc4:	f642 33d8 	movw	r3, #11224	; 0x2bd8
   12bc8:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12bcc:	441a      	add	r2, r3
   12bce:	68bb      	ldr	r3, [r7, #8]
   12bd0:	f103 0304 	add.w	r3, r3, #4
   12bd4:	4610      	mov	r0, r2
   12bd6:	4619      	mov	r1, r3
   12bd8:	f7fc fc12 	bl	f400 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
   12bdc:	f107 0720 	add.w	r7, r7, #32
   12be0:	46bd      	mov	sp, r7
   12be2:	bd80      	pop	{r7, pc}

00012be4 <prvWriteNameToBuffer>:
/*-----------------------------------------------------------*/

#if ( ( configUSE_TRACE_FACILITY == 1 ) && ( configUSE_STATS_FORMATTING_FUNCTIONS > 0 ) )

	static char *prvWriteNameToBuffer( char *pcBuffer, const char *pcTaskName )
	{
   12be4:	b580      	push	{r7, lr}
   12be6:	b084      	sub	sp, #16
   12be8:	af00      	add	r7, sp, #0
   12bea:	6078      	str	r0, [r7, #4]
   12bec:	6039      	str	r1, [r7, #0]
	size_t x;

		/* Start by copying the entire string. */
		strcpy( pcBuffer, pcTaskName );
   12bee:	6878      	ldr	r0, [r7, #4]
   12bf0:	6839      	ldr	r1, [r7, #0]
   12bf2:	f001 ffab 	bl	14b4c <strcpy>

		/* Pad the end of the string with spaces to ensure columns line up when
		printed out. */
		for( x = strlen( pcBuffer ); x < ( size_t ) ( configMAX_TASK_NAME_LEN - 1 ); x++ )
   12bf6:	6878      	ldr	r0, [r7, #4]
   12bf8:	f002 f806 	bl	14c08 <strlen>
   12bfc:	4603      	mov	r3, r0
   12bfe:	60fb      	str	r3, [r7, #12]
   12c00:	e009      	b.n	12c16 <prvWriteNameToBuffer+0x32>
		{
			pcBuffer[ x ] = ' ';
   12c02:	687a      	ldr	r2, [r7, #4]
   12c04:	68fb      	ldr	r3, [r7, #12]
   12c06:	4413      	add	r3, r2
   12c08:	f04f 0220 	mov.w	r2, #32
   12c0c:	701a      	strb	r2, [r3, #0]
		/* Start by copying the entire string. */
		strcpy( pcBuffer, pcTaskName );

		/* Pad the end of the string with spaces to ensure columns line up when
		printed out. */
		for( x = strlen( pcBuffer ); x < ( size_t ) ( configMAX_TASK_NAME_LEN - 1 ); x++ )
   12c0e:	68fb      	ldr	r3, [r7, #12]
   12c10:	f103 0301 	add.w	r3, r3, #1
   12c14:	60fb      	str	r3, [r7, #12]
   12c16:	68fb      	ldr	r3, [r7, #12]
   12c18:	2b08      	cmp	r3, #8
   12c1a:	d9f2      	bls.n	12c02 <prvWriteNameToBuffer+0x1e>
		{
			pcBuffer[ x ] = ' ';
		}

		/* Terminate. */
		pcBuffer[ x ] = ( char ) 0x00;
   12c1c:	687a      	ldr	r2, [r7, #4]
   12c1e:	68fb      	ldr	r3, [r7, #12]
   12c20:	4413      	add	r3, r2
   12c22:	f04f 0200 	mov.w	r2, #0
   12c26:	701a      	strb	r2, [r3, #0]

		/* Return the new end of string. */
		return &( pcBuffer[ x ] );
   12c28:	687a      	ldr	r2, [r7, #4]
   12c2a:	68fb      	ldr	r3, [r7, #12]
   12c2c:	4413      	add	r3, r2
	}
   12c2e:	4618      	mov	r0, r3
   12c30:	f107 0710 	add.w	r7, r7, #16
   12c34:	46bd      	mov	sp, r7
   12c36:	bd80      	pop	{r7, pc}

00012c38 <vTaskList>:
/*-----------------------------------------------------------*/

#if ( ( configUSE_TRACE_FACILITY == 1 ) && ( configUSE_STATS_FORMATTING_FUNCTIONS > 0 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	void vTaskList( char * pcWriteBuffer )
	{
   12c38:	b580      	push	{r7, lr}
   12c3a:	b088      	sub	sp, #32
   12c3c:	af02      	add	r7, sp, #8
   12c3e:	6078      	str	r0, [r7, #4]
		 * through a call to vTaskList().
		 */


		/* Make sure the write buffer does not contain a string. */
		*pcWriteBuffer = ( char ) 0x00;
   12c40:	687b      	ldr	r3, [r7, #4]
   12c42:	f04f 0200 	mov.w	r2, #0
   12c46:	701a      	strb	r2, [r3, #0]

		/* Take a snapshot of the number of tasks in case it changes while this
		function is executing. */
		uxArraySize = uxCurrentNumberOfTasks;
   12c48:	f642 43ac 	movw	r3, #11436	; 0x2cac
   12c4c:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12c50:	681b      	ldr	r3, [r3, #0]
   12c52:	60fb      	str	r3, [r7, #12]

		/* Allocate an array index for each task.  NOTE!  if
		configSUPPORT_DYNAMIC_ALLOCATION is set to 0 then pvPortMalloc() will
		equate to NULL. */
		pxTaskStatusArray = pvPortMalloc( uxCurrentNumberOfTasks * sizeof( TaskStatus_t ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation allocates a struct that has the alignment requirements of a pointer. */
   12c54:	f642 43ac 	movw	r3, #11436	; 0x2cac
   12c58:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12c5c:	681a      	ldr	r2, [r3, #0]
   12c5e:	4613      	mov	r3, r2
   12c60:	ea4f 03c3 	mov.w	r3, r3, lsl #3
   12c64:	4413      	add	r3, r2
   12c66:	ea4f 0383 	mov.w	r3, r3, lsl #2
   12c6a:	4618      	mov	r0, r3
   12c6c:	f001 f9e8 	bl	14040 <pvPortMalloc>
   12c70:	4603      	mov	r3, r0
   12c72:	60bb      	str	r3, [r7, #8]

		if( pxTaskStatusArray != NULL )
   12c74:	68bb      	ldr	r3, [r7, #8]
   12c76:	2b00      	cmp	r3, #0
   12c78:	f000 8091 	beq.w	12d9e <vTaskList+0x166>
		{
			/* Generate the (binary) data. */
			uxArraySize = uxTaskGetSystemState( pxTaskStatusArray, uxArraySize, NULL );
   12c7c:	68b8      	ldr	r0, [r7, #8]
   12c7e:	68f9      	ldr	r1, [r7, #12]
   12c80:	f04f 0200 	mov.w	r2, #0
   12c84:	f7fe feb0 	bl	119e8 <uxTaskGetSystemState>
   12c88:	4603      	mov	r3, r0
   12c8a:	60fb      	str	r3, [r7, #12]

			/* Create a human readable table from the binary data. */
			for( x = 0; x < uxArraySize; x++ )
   12c8c:	f04f 0300 	mov.w	r3, #0
   12c90:	613b      	str	r3, [r7, #16]
   12c92:	e07c      	b.n	12d8e <vTaskList+0x156>
			{
				switch( pxTaskStatusArray[ x ].eCurrentState )
   12c94:	693a      	ldr	r2, [r7, #16]
   12c96:	4613      	mov	r3, r2
   12c98:	ea4f 03c3 	mov.w	r3, r3, lsl #3
   12c9c:	4413      	add	r3, r2
   12c9e:	ea4f 0383 	mov.w	r3, r3, lsl #2
   12ca2:	461a      	mov	r2, r3
   12ca4:	68bb      	ldr	r3, [r7, #8]
   12ca6:	4413      	add	r3, r2
   12ca8:	7b1b      	ldrb	r3, [r3, #12]
   12caa:	2b04      	cmp	r3, #4
   12cac:	d820      	bhi.n	12cf0 <vTaskList+0xb8>
   12cae:	a201      	add	r2, pc, #4	; (adr r2, 12cb4 <vTaskList+0x7c>)
   12cb0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
   12cb4:	00012cc9 	.word	0x00012cc9
   12cb8:	00012cd1 	.word	0x00012cd1
   12cbc:	00012cd9 	.word	0x00012cd9
   12cc0:	00012ce1 	.word	0x00012ce1
   12cc4:	00012ce9 	.word	0x00012ce9
				{
					case eRunning:		cStatus = tskRUNNING_CHAR;
   12cc8:	f04f 0358 	mov.w	r3, #88	; 0x58
   12ccc:	75fb      	strb	r3, [r7, #23]
										break;
   12cce:	e012      	b.n	12cf6 <vTaskList+0xbe>

					case eReady:		cStatus = tskREADY_CHAR;
   12cd0:	f04f 0352 	mov.w	r3, #82	; 0x52
   12cd4:	75fb      	strb	r3, [r7, #23]
										break;
   12cd6:	e00e      	b.n	12cf6 <vTaskList+0xbe>

					case eBlocked:		cStatus = tskBLOCKED_CHAR;
   12cd8:	f04f 0342 	mov.w	r3, #66	; 0x42
   12cdc:	75fb      	strb	r3, [r7, #23]
										break;
   12cde:	e00a      	b.n	12cf6 <vTaskList+0xbe>

					case eSuspended:	cStatus = tskSUSPENDED_CHAR;
   12ce0:	f04f 0353 	mov.w	r3, #83	; 0x53
   12ce4:	75fb      	strb	r3, [r7, #23]
										break;
   12ce6:	e006      	b.n	12cf6 <vTaskList+0xbe>

					case eDeleted:		cStatus = tskDELETED_CHAR;
   12ce8:	f04f 0344 	mov.w	r3, #68	; 0x44
   12cec:	75fb      	strb	r3, [r7, #23]
										break;
   12cee:	e002      	b.n	12cf6 <vTaskList+0xbe>

					case eInvalid:		/* Fall through. */
					default:			/* Should not get here, but it is included
										to prevent static checking errors. */
										cStatus = ( char ) 0x00;
   12cf0:	f04f 0300 	mov.w	r3, #0
   12cf4:	75fb      	strb	r3, [r7, #23]
										break;
				}

				/* Write the task name to the string, padding with spaces so it
				can be printed in tabular form more easily. */
				pcWriteBuffer = prvWriteNameToBuffer( pcWriteBuffer, pxTaskStatusArray[ x ].pcTaskName );
   12cf6:	693a      	ldr	r2, [r7, #16]
   12cf8:	4613      	mov	r3, r2
   12cfa:	ea4f 03c3 	mov.w	r3, r3, lsl #3
   12cfe:	4413      	add	r3, r2
   12d00:	ea4f 0383 	mov.w	r3, r3, lsl #2
   12d04:	461a      	mov	r2, r3
   12d06:	68bb      	ldr	r3, [r7, #8]
   12d08:	4413      	add	r3, r2
   12d0a:	685b      	ldr	r3, [r3, #4]
   12d0c:	6878      	ldr	r0, [r7, #4]
   12d0e:	4619      	mov	r1, r3
   12d10:	f7ff ff68 	bl	12be4 <prvWriteNameToBuffer>
   12d14:	4603      	mov	r3, r0
   12d16:	607b      	str	r3, [r7, #4]

				/* Write the rest of the string. */
				sprintf( pcWriteBuffer, "\t%c\t%u\t%u\t%u\r\n", cStatus, ( unsigned int ) pxTaskStatusArray[ x ].uxCurrentPriority, ( unsigned int ) pxTaskStatusArray[ x ].usStackHighWaterMark, ( unsigned int ) pxTaskStatusArray[ x ].xTaskNumber ); /*lint !e586 sprintf() allowed as this is compiled with many compilers and this is a utility function only - not part of the core kernel implementation. */
   12d18:	f897 e017 	ldrb.w	lr, [r7, #23]
   12d1c:	693a      	ldr	r2, [r7, #16]
   12d1e:	4613      	mov	r3, r2
   12d20:	ea4f 03c3 	mov.w	r3, r3, lsl #3
   12d24:	4413      	add	r3, r2
   12d26:	ea4f 0383 	mov.w	r3, r3, lsl #2
   12d2a:	461a      	mov	r2, r3
   12d2c:	68bb      	ldr	r3, [r7, #8]
   12d2e:	4413      	add	r3, r2
   12d30:	f8d3 c010 	ldr.w	ip, [r3, #16]
   12d34:	693a      	ldr	r2, [r7, #16]
   12d36:	4613      	mov	r3, r2
   12d38:	ea4f 03c3 	mov.w	r3, r3, lsl #3
   12d3c:	4413      	add	r3, r2
   12d3e:	ea4f 0383 	mov.w	r3, r3, lsl #2
   12d42:	461a      	mov	r2, r3
   12d44:	68bb      	ldr	r3, [r7, #8]
   12d46:	4413      	add	r3, r2
   12d48:	8c1b      	ldrh	r3, [r3, #32]
   12d4a:	4619      	mov	r1, r3
   12d4c:	693a      	ldr	r2, [r7, #16]
   12d4e:	4613      	mov	r3, r2
   12d50:	ea4f 03c3 	mov.w	r3, r3, lsl #3
   12d54:	4413      	add	r3, r2
   12d56:	ea4f 0383 	mov.w	r3, r3, lsl #2
   12d5a:	461a      	mov	r2, r3
   12d5c:	68bb      	ldr	r3, [r7, #8]
   12d5e:	4413      	add	r3, r2
   12d60:	689b      	ldr	r3, [r3, #8]
   12d62:	9100      	str	r1, [sp, #0]
   12d64:	9301      	str	r3, [sp, #4]
   12d66:	6878      	ldr	r0, [r7, #4]
   12d68:	f24e 61d4 	movw	r1, #59092	; 0xe6d4
   12d6c:	f2c0 0101 	movt	r1, #1
   12d70:	4672      	mov	r2, lr
   12d72:	4663      	mov	r3, ip
   12d74:	f7ee f988 	bl	1088 <sprintf>
				pcWriteBuffer += strlen( pcWriteBuffer ); /*lint !e9016 Pointer arithmetic ok on char pointers especially as in this case where it best denotes the intent of the code. */
   12d78:	6878      	ldr	r0, [r7, #4]
   12d7a:	f001 ff45 	bl	14c08 <strlen>
   12d7e:	4603      	mov	r3, r0
   12d80:	687a      	ldr	r2, [r7, #4]
   12d82:	4413      	add	r3, r2
   12d84:	607b      	str	r3, [r7, #4]
		{
			/* Generate the (binary) data. */
			uxArraySize = uxTaskGetSystemState( pxTaskStatusArray, uxArraySize, NULL );

			/* Create a human readable table from the binary data. */
			for( x = 0; x < uxArraySize; x++ )
   12d86:	693b      	ldr	r3, [r7, #16]
   12d88:	f103 0301 	add.w	r3, r3, #1
   12d8c:	613b      	str	r3, [r7, #16]
   12d8e:	693a      	ldr	r2, [r7, #16]
   12d90:	68fb      	ldr	r3, [r7, #12]
   12d92:	429a      	cmp	r2, r3
   12d94:	f4ff af7e 	bcc.w	12c94 <vTaskList+0x5c>
				pcWriteBuffer += strlen( pcWriteBuffer ); /*lint !e9016 Pointer arithmetic ok on char pointers especially as in this case where it best denotes the intent of the code. */
			}

			/* Free the array again.  NOTE!  If configSUPPORT_DYNAMIC_ALLOCATION
			is 0 then vPortFree() will be #defined to nothing. */
			vPortFree( pxTaskStatusArray );
   12d98:	68b8      	ldr	r0, [r7, #8]
   12d9a:	f001 fa07 	bl	141ac <vPortFree>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
   12d9e:	f107 0718 	add.w	r7, r7, #24
   12da2:	46bd      	mov	sp, r7
   12da4:	bd80      	pop	{r7, pc}
   12da6:	bf00      	nop

00012da8 <vTaskGetRunTimeStats>:
/*----------------------------------------------------------*/

#if ( ( configGENERATE_RUN_TIME_STATS == 1 ) && ( configUSE_STATS_FORMATTING_FUNCTIONS > 0 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	void vTaskGetRunTimeStats( char *pcWriteBuffer )
	{
   12da8:	b580      	push	{r7, lr}
   12daa:	b088      	sub	sp, #32
   12dac:	af00      	add	r7, sp, #0
   12dae:	6078      	str	r0, [r7, #4]
		 * directly to get access to raw stats data, rather than indirectly
		 * through a call to vTaskGetRunTimeStats().
		 */

		/* Make sure the write buffer does not contain a string. */
		*pcWriteBuffer = ( char ) 0x00;
   12db0:	687b      	ldr	r3, [r7, #4]
   12db2:	f04f 0200 	mov.w	r2, #0
   12db6:	701a      	strb	r2, [r3, #0]

		/* Take a snapshot of the number of tasks in case it changes while this
		function is executing. */
		uxArraySize = uxCurrentNumberOfTasks;
   12db8:	f642 43ac 	movw	r3, #11436	; 0x2cac
   12dbc:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12dc0:	681b      	ldr	r3, [r3, #0]
   12dc2:	617b      	str	r3, [r7, #20]

		/* Allocate an array index for each task.  NOTE!  If
		configSUPPORT_DYNAMIC_ALLOCATION is set to 0 then pvPortMalloc() will
		equate to NULL. */
		pxTaskStatusArray = pvPortMalloc( uxCurrentNumberOfTasks * sizeof( TaskStatus_t ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation allocates a struct that has the alignment requirements of a pointer. */
   12dc4:	f642 43ac 	movw	r3, #11436	; 0x2cac
   12dc8:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12dcc:	681a      	ldr	r2, [r3, #0]
   12dce:	4613      	mov	r3, r2
   12dd0:	ea4f 03c3 	mov.w	r3, r3, lsl #3
   12dd4:	4413      	add	r3, r2
   12dd6:	ea4f 0383 	mov.w	r3, r3, lsl #2
   12dda:	4618      	mov	r0, r3
   12ddc:	f001 f930 	bl	14040 <pvPortMalloc>
   12de0:	4603      	mov	r3, r0
   12de2:	613b      	str	r3, [r7, #16]

		if( pxTaskStatusArray != NULL )
   12de4:	693b      	ldr	r3, [r7, #16]
   12de6:	2b00      	cmp	r3, #0
   12de8:	d076      	beq.n	12ed8 <vTaskGetRunTimeStats+0x130>
		{
			/* Generate the (binary) data. */
			uxArraySize = uxTaskGetSystemState( pxTaskStatusArray, uxArraySize, &ulTotalTime );
   12dea:	f107 030c 	add.w	r3, r7, #12
   12dee:	6938      	ldr	r0, [r7, #16]
   12df0:	6979      	ldr	r1, [r7, #20]
   12df2:	461a      	mov	r2, r3
   12df4:	f7fe fdf8 	bl	119e8 <uxTaskGetSystemState>
   12df8:	4603      	mov	r3, r0
   12dfa:	617b      	str	r3, [r7, #20]

			/* For percentage calculations. */
			ulTotalTime /= 100UL;
   12dfc:	68fa      	ldr	r2, [r7, #12]
   12dfe:	f248 531f 	movw	r3, #34079	; 0x851f
   12e02:	f2c5 13eb 	movt	r3, #20971	; 0x51eb
   12e06:	fba3 1302 	umull	r1, r3, r3, r2
   12e0a:	ea4f 1353 	mov.w	r3, r3, lsr #5
   12e0e:	60fb      	str	r3, [r7, #12]

			/* Avoid divide by zero errors. */
			if( ulTotalTime > 0UL )
   12e10:	68fb      	ldr	r3, [r7, #12]
   12e12:	2b00      	cmp	r3, #0
   12e14:	d05d      	beq.n	12ed2 <vTaskGetRunTimeStats+0x12a>
			{
				/* Create a human readable table from the binary data. */
				for( x = 0; x < uxArraySize; x++ )
   12e16:	f04f 0300 	mov.w	r3, #0
   12e1a:	61bb      	str	r3, [r7, #24]
   12e1c:	e055      	b.n	12eca <vTaskGetRunTimeStats+0x122>
				{
					/* What percentage of the total run time has the task used?
					This will always be rounded down to the nearest integer.
					ulTotalRunTimeDiv100 has already been divided by 100. */
					ulStatsAsPercentage = pxTaskStatusArray[ x ].ulRunTimeCounter / ulTotalTime;
   12e1e:	69ba      	ldr	r2, [r7, #24]
   12e20:	4613      	mov	r3, r2
   12e22:	ea4f 03c3 	mov.w	r3, r3, lsl #3
   12e26:	4413      	add	r3, r2
   12e28:	ea4f 0383 	mov.w	r3, r3, lsl #2
   12e2c:	461a      	mov	r2, r3
   12e2e:	693b      	ldr	r3, [r7, #16]
   12e30:	4413      	add	r3, r2
   12e32:	699a      	ldr	r2, [r3, #24]
   12e34:	68fb      	ldr	r3, [r7, #12]
   12e36:	fbb2 f3f3 	udiv	r3, r2, r3
   12e3a:	61fb      	str	r3, [r7, #28]

					/* Write the task name to the string, padding with
					spaces so it can be printed in tabular form more
					easily. */
					pcWriteBuffer = prvWriteNameToBuffer( pcWriteBuffer, pxTaskStatusArray[ x ].pcTaskName );
   12e3c:	69ba      	ldr	r2, [r7, #24]
   12e3e:	4613      	mov	r3, r2
   12e40:	ea4f 03c3 	mov.w	r3, r3, lsl #3
   12e44:	4413      	add	r3, r2
   12e46:	ea4f 0383 	mov.w	r3, r3, lsl #2
   12e4a:	461a      	mov	r2, r3
   12e4c:	693b      	ldr	r3, [r7, #16]
   12e4e:	4413      	add	r3, r2
   12e50:	685b      	ldr	r3, [r3, #4]
   12e52:	6878      	ldr	r0, [r7, #4]
   12e54:	4619      	mov	r1, r3
   12e56:	f7ff fec5 	bl	12be4 <prvWriteNameToBuffer>
   12e5a:	4603      	mov	r3, r0
   12e5c:	607b      	str	r3, [r7, #4]

					if( ulStatsAsPercentage > 0UL )
   12e5e:	69fb      	ldr	r3, [r7, #28]
   12e60:	2b00      	cmp	r3, #0
   12e62:	d014      	beq.n	12e8e <vTaskGetRunTimeStats+0xe6>
						}
						#else
						{
							/* sizeof( int ) == sizeof( long ) so a smaller
							printf() library can be used. */
							sprintf( pcWriteBuffer, "\t%u\t\t%u%%\r\n", ( unsigned int ) pxTaskStatusArray[ x ].ulRunTimeCounter, ( unsigned int ) ulStatsAsPercentage ); /*lint !e586 sprintf() allowed as this is compiled with many compilers and this is a utility function only - not part of the core kernel implementation. */
   12e64:	69ba      	ldr	r2, [r7, #24]
   12e66:	4613      	mov	r3, r2
   12e68:	ea4f 03c3 	mov.w	r3, r3, lsl #3
   12e6c:	4413      	add	r3, r2
   12e6e:	ea4f 0383 	mov.w	r3, r3, lsl #2
   12e72:	461a      	mov	r2, r3
   12e74:	693b      	ldr	r3, [r7, #16]
   12e76:	4413      	add	r3, r2
   12e78:	699b      	ldr	r3, [r3, #24]
   12e7a:	6878      	ldr	r0, [r7, #4]
   12e7c:	f24e 61e4 	movw	r1, #59108	; 0xe6e4
   12e80:	f2c0 0101 	movt	r1, #1
   12e84:	461a      	mov	r2, r3
   12e86:	69fb      	ldr	r3, [r7, #28]
   12e88:	f7ee f8fe 	bl	1088 <sprintf>
   12e8c:	e012      	b.n	12eb4 <vTaskGetRunTimeStats+0x10c>
						}
						#else
						{
							/* sizeof( int ) == sizeof( long ) so a smaller
							printf() library can be used. */
							sprintf( pcWriteBuffer, "\t%u\t\t<1%%\r\n", ( unsigned int ) pxTaskStatusArray[ x ].ulRunTimeCounter ); /*lint !e586 sprintf() allowed as this is compiled with many compilers and this is a utility function only - not part of the core kernel implementation. */
   12e8e:	69ba      	ldr	r2, [r7, #24]
   12e90:	4613      	mov	r3, r2
   12e92:	ea4f 03c3 	mov.w	r3, r3, lsl #3
   12e96:	4413      	add	r3, r2
   12e98:	ea4f 0383 	mov.w	r3, r3, lsl #2
   12e9c:	461a      	mov	r2, r3
   12e9e:	693b      	ldr	r3, [r7, #16]
   12ea0:	4413      	add	r3, r2
   12ea2:	699b      	ldr	r3, [r3, #24]
   12ea4:	6878      	ldr	r0, [r7, #4]
   12ea6:	f24e 61f0 	movw	r1, #59120	; 0xe6f0
   12eaa:	f2c0 0101 	movt	r1, #1
   12eae:	461a      	mov	r2, r3
   12eb0:	f7ee f8ea 	bl	1088 <sprintf>
						}
						#endif
					}

					pcWriteBuffer += strlen( pcWriteBuffer ); /*lint !e9016 Pointer arithmetic ok on char pointers especially as in this case where it best denotes the intent of the code. */
   12eb4:	6878      	ldr	r0, [r7, #4]
   12eb6:	f001 fea7 	bl	14c08 <strlen>
   12eba:	4603      	mov	r3, r0
   12ebc:	687a      	ldr	r2, [r7, #4]
   12ebe:	4413      	add	r3, r2
   12ec0:	607b      	str	r3, [r7, #4]

			/* Avoid divide by zero errors. */
			if( ulTotalTime > 0UL )
			{
				/* Create a human readable table from the binary data. */
				for( x = 0; x < uxArraySize; x++ )
   12ec2:	69bb      	ldr	r3, [r7, #24]
   12ec4:	f103 0301 	add.w	r3, r3, #1
   12ec8:	61bb      	str	r3, [r7, #24]
   12eca:	69ba      	ldr	r2, [r7, #24]
   12ecc:	697b      	ldr	r3, [r7, #20]
   12ece:	429a      	cmp	r2, r3
   12ed0:	d3a5      	bcc.n	12e1e <vTaskGetRunTimeStats+0x76>
				mtCOVERAGE_TEST_MARKER();
			}

			/* Free the array again.  NOTE!  If configSUPPORT_DYNAMIC_ALLOCATION
			is 0 then vPortFree() will be #defined to nothing. */
			vPortFree( pxTaskStatusArray );
   12ed2:	6938      	ldr	r0, [r7, #16]
   12ed4:	f001 f96a 	bl	141ac <vPortFree>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
   12ed8:	f107 0720 	add.w	r7, r7, #32
   12edc:	46bd      	mov	sp, r7
   12ede:	bd80      	pop	{r7, pc}

00012ee0 <uxTaskResetEventItemValue>:

#endif /* ( ( configGENERATE_RUN_TIME_STATS == 1 ) && ( configUSE_STATS_FORMATTING_FUNCTIONS > 0 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

TickType_t uxTaskResetEventItemValue( void )
{
   12ee0:	b480      	push	{r7}
   12ee2:	b083      	sub	sp, #12
   12ee4:	af00      	add	r7, sp, #0
TickType_t uxReturn;

	uxReturn = listGET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ) );
   12ee6:	f642 33d4 	movw	r3, #11220	; 0x2bd4
   12eea:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12eee:	681b      	ldr	r3, [r3, #0]
   12ef0:	699b      	ldr	r3, [r3, #24]
   12ef2:	607b      	str	r3, [r7, #4]

	/* Reset the event list item to its normal value - so it can be used with
	queues and semaphores. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ), ( ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
   12ef4:	f642 33d4 	movw	r3, #11220	; 0x2bd4
   12ef8:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12efc:	681a      	ldr	r2, [r3, #0]
   12efe:	f642 33d4 	movw	r3, #11220	; 0x2bd4
   12f02:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12f06:	681b      	ldr	r3, [r3, #0]
   12f08:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   12f0a:	f1c3 0305 	rsb	r3, r3, #5
   12f0e:	6193      	str	r3, [r2, #24]

	return uxReturn;
   12f10:	687b      	ldr	r3, [r7, #4]
}
   12f12:	4618      	mov	r0, r3
   12f14:	f107 070c 	add.w	r7, r7, #12
   12f18:	46bd      	mov	sp, r7
   12f1a:	bc80      	pop	{r7}
   12f1c:	4770      	bx	lr
   12f1e:	bf00      	nop

00012f20 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
   12f20:	b480      	push	{r7}
   12f22:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
   12f24:	f642 33d4 	movw	r3, #11220	; 0x2bd4
   12f28:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12f2c:	681b      	ldr	r3, [r3, #0]
   12f2e:	2b00      	cmp	r3, #0
   12f30:	d008      	beq.n	12f44 <pvTaskIncrementMutexHeldCount+0x24>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
   12f32:	f642 33d4 	movw	r3, #11220	; 0x2bd4
   12f36:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12f3a:	681b      	ldr	r3, [r3, #0]
   12f3c:	6cda      	ldr	r2, [r3, #76]	; 0x4c
   12f3e:	f102 0201 	add.w	r2, r2, #1
   12f42:	64da      	str	r2, [r3, #76]	; 0x4c
		}

		return pxCurrentTCB;
   12f44:	f642 33d4 	movw	r3, #11220	; 0x2bd4
   12f48:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12f4c:	681b      	ldr	r3, [r3, #0]
	}
   12f4e:	4618      	mov	r0, r3
   12f50:	46bd      	mov	sp, r7
   12f52:	bc80      	pop	{r7}
   12f54:	4770      	bx	lr
   12f56:	bf00      	nop

00012f58 <ulTaskNotifyTake>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	uint32_t ulTaskNotifyTake( BaseType_t xClearCountOnExit, TickType_t xTicksToWait )
	{
   12f58:	b580      	push	{r7, lr}
   12f5a:	b084      	sub	sp, #16
   12f5c:	af00      	add	r7, sp, #0
   12f5e:	6078      	str	r0, [r7, #4]
   12f60:	6039      	str	r1, [r7, #0]
	uint32_t ulReturn;

		taskENTER_CRITICAL();
   12f62:	f001 fae9 	bl	14538 <vPortEnterCritical>
		{
			/* Only block if the notification count is not already non-zero. */
			if( pxCurrentTCB->ulNotifiedValue == 0UL )
   12f66:	f642 33d4 	movw	r3, #11220	; 0x2bd4
   12f6a:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12f6e:	681b      	ldr	r3, [r3, #0]
   12f70:	6d5b      	ldr	r3, [r3, #84]	; 0x54
   12f72:	2b00      	cmp	r3, #0
   12f74:	d11b      	bne.n	12fae <ulTaskNotifyTake+0x56>
			{
				/* Mark this task as waiting for a notification. */
				pxCurrentTCB->ucNotifyState = taskWAITING_NOTIFICATION;
   12f76:	f642 33d4 	movw	r3, #11220	; 0x2bd4
   12f7a:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12f7e:	681b      	ldr	r3, [r3, #0]
   12f80:	f04f 0201 	mov.w	r2, #1
   12f84:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

				if( xTicksToWait > ( TickType_t ) 0 )
   12f88:	683b      	ldr	r3, [r7, #0]
   12f8a:	2b00      	cmp	r3, #0
   12f8c:	d00f      	beq.n	12fae <ulTaskNotifyTake+0x56>
				{
					prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
   12f8e:	6838      	ldr	r0, [r7, #0]
   12f90:	f04f 0101 	mov.w	r1, #1
   12f94:	f000 fb3a 	bl	1360c <prvAddCurrentTaskToDelayedList>

					/* All ports are written to allow a yield in a critical
					section (some will yield immediately, others wait until the
					critical section exits) - but it is not something that
					application code should ever do. */
					portYIELD_WITHIN_API();
   12f98:	f64e 5304 	movw	r3, #60676	; 0xed04
   12f9c:	f2ce 0300 	movt	r3, #57344	; 0xe000
   12fa0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
   12fa4:	601a      	str	r2, [r3, #0]
   12fa6:	f3bf 8f4f 	dsb	sy
   12faa:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
   12fae:	f001 fafb 	bl	145a8 <vPortExitCritical>

		taskENTER_CRITICAL();
   12fb2:	f001 fac1 	bl	14538 <vPortEnterCritical>
		{
			traceTASK_NOTIFY_TAKE();
			ulReturn = pxCurrentTCB->ulNotifiedValue;
   12fb6:	f642 33d4 	movw	r3, #11220	; 0x2bd4
   12fba:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12fbe:	681b      	ldr	r3, [r3, #0]
   12fc0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
   12fc2:	60fb      	str	r3, [r7, #12]

			if( ulReturn != 0UL )
   12fc4:	68fb      	ldr	r3, [r7, #12]
   12fc6:	2b00      	cmp	r3, #0
   12fc8:	d014      	beq.n	12ff4 <ulTaskNotifyTake+0x9c>
			{
				if( xClearCountOnExit != pdFALSE )
   12fca:	687b      	ldr	r3, [r7, #4]
   12fcc:	2b00      	cmp	r3, #0
   12fce:	d008      	beq.n	12fe2 <ulTaskNotifyTake+0x8a>
				{
					pxCurrentTCB->ulNotifiedValue = 0UL;
   12fd0:	f642 33d4 	movw	r3, #11220	; 0x2bd4
   12fd4:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12fd8:	681b      	ldr	r3, [r3, #0]
   12fda:	f04f 0200 	mov.w	r2, #0
   12fde:	655a      	str	r2, [r3, #84]	; 0x54
   12fe0:	e008      	b.n	12ff4 <ulTaskNotifyTake+0x9c>
				}
				else
				{
					pxCurrentTCB->ulNotifiedValue = ulReturn - ( uint32_t ) 1;
   12fe2:	f642 33d4 	movw	r3, #11220	; 0x2bd4
   12fe6:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12fea:	681b      	ldr	r3, [r3, #0]
   12fec:	68fa      	ldr	r2, [r7, #12]
   12fee:	f102 32ff 	add.w	r2, r2, #4294967295
   12ff2:	655a      	str	r2, [r3, #84]	; 0x54
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			pxCurrentTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
   12ff4:	f642 33d4 	movw	r3, #11220	; 0x2bd4
   12ff8:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12ffc:	681b      	ldr	r3, [r3, #0]
   12ffe:	f04f 0200 	mov.w	r2, #0
   13002:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
		}
		taskEXIT_CRITICAL();
   13006:	f001 facf 	bl	145a8 <vPortExitCritical>

		return ulReturn;
   1300a:	68fb      	ldr	r3, [r7, #12]
	}
   1300c:	4618      	mov	r0, r3
   1300e:	f107 0710 	add.w	r7, r7, #16
   13012:	46bd      	mov	sp, r7
   13014:	bd80      	pop	{r7, pc}
   13016:	bf00      	nop

00013018 <xTaskNotifyWait>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskNotifyWait( uint32_t ulBitsToClearOnEntry, uint32_t ulBitsToClearOnExit, uint32_t *pulNotificationValue, TickType_t xTicksToWait )
	{
   13018:	b580      	push	{r7, lr}
   1301a:	b086      	sub	sp, #24
   1301c:	af00      	add	r7, sp, #0
   1301e:	60f8      	str	r0, [r7, #12]
   13020:	60b9      	str	r1, [r7, #8]
   13022:	607a      	str	r2, [r7, #4]
   13024:	603b      	str	r3, [r7, #0]
	BaseType_t xReturn;

		taskENTER_CRITICAL();
   13026:	f001 fa87 	bl	14538 <vPortEnterCritical>
		{
			/* Only block if a notification is not already pending. */
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
   1302a:	f642 33d4 	movw	r3, #11220	; 0x2bd4
   1302e:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13032:	681b      	ldr	r3, [r3, #0]
   13034:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
   13038:	b2db      	uxtb	r3, r3
   1303a:	2b02      	cmp	r3, #2
   1303c:	d027      	beq.n	1308e <xTaskNotifyWait+0x76>
			{
				/* Clear bits in the task's notification value as bits may get
				set	by the notifying task or interrupt.  This can be used to
				clear the value to zero. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnEntry;
   1303e:	f642 33d4 	movw	r3, #11220	; 0x2bd4
   13042:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13046:	681b      	ldr	r3, [r3, #0]
   13048:	6d59      	ldr	r1, [r3, #84]	; 0x54
   1304a:	68fa      	ldr	r2, [r7, #12]
   1304c:	ea6f 0202 	mvn.w	r2, r2
   13050:	ea01 0202 	and.w	r2, r1, r2
   13054:	655a      	str	r2, [r3, #84]	; 0x54

				/* Mark this task as waiting for a notification. */
				pxCurrentTCB->ucNotifyState = taskWAITING_NOTIFICATION;
   13056:	f642 33d4 	movw	r3, #11220	; 0x2bd4
   1305a:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1305e:	681b      	ldr	r3, [r3, #0]
   13060:	f04f 0201 	mov.w	r2, #1
   13064:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

				if( xTicksToWait > ( TickType_t ) 0 )
   13068:	683b      	ldr	r3, [r7, #0]
   1306a:	2b00      	cmp	r3, #0
   1306c:	d00f      	beq.n	1308e <xTaskNotifyWait+0x76>
				{
					prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
   1306e:	6838      	ldr	r0, [r7, #0]
   13070:	f04f 0101 	mov.w	r1, #1
   13074:	f000 faca 	bl	1360c <prvAddCurrentTaskToDelayedList>

					/* All ports are written to allow a yield in a critical
					section (some will yield immediately, others wait until the
					critical section exits) - but it is not something that
					application code should ever do. */
					portYIELD_WITHIN_API();
   13078:	f64e 5304 	movw	r3, #60676	; 0xed04
   1307c:	f2ce 0300 	movt	r3, #57344	; 0xe000
   13080:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
   13084:	601a      	str	r2, [r3, #0]
   13086:	f3bf 8f4f 	dsb	sy
   1308a:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
   1308e:	f001 fa8b 	bl	145a8 <vPortExitCritical>

		taskENTER_CRITICAL();
   13092:	f001 fa51 	bl	14538 <vPortEnterCritical>
		{
			traceTASK_NOTIFY_WAIT();

			if( pulNotificationValue != NULL )
   13096:	687b      	ldr	r3, [r7, #4]
   13098:	2b00      	cmp	r3, #0
   1309a:	d007      	beq.n	130ac <xTaskNotifyWait+0x94>
			{
				/* Output the current notification value, which may or may not
				have changed. */
				*pulNotificationValue = pxCurrentTCB->ulNotifiedValue;
   1309c:	f642 33d4 	movw	r3, #11220	; 0x2bd4
   130a0:	f2c2 0300 	movt	r3, #8192	; 0x2000
   130a4:	681b      	ldr	r3, [r3, #0]
   130a6:	6d5a      	ldr	r2, [r3, #84]	; 0x54
   130a8:	687b      	ldr	r3, [r7, #4]
   130aa:	601a      	str	r2, [r3, #0]

			/* If ucNotifyValue is set then either the task never entered the
			blocked state (because a notification was already pending) or the
			task unblocked because of a notification.  Otherwise the task
			unblocked because of a timeout. */
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
   130ac:	f642 33d4 	movw	r3, #11220	; 0x2bd4
   130b0:	f2c2 0300 	movt	r3, #8192	; 0x2000
   130b4:	681b      	ldr	r3, [r3, #0]
   130b6:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
   130ba:	b2db      	uxtb	r3, r3
   130bc:	2b02      	cmp	r3, #2
   130be:	d003      	beq.n	130c8 <xTaskNotifyWait+0xb0>
			{
				/* A notification was not received. */
				xReturn = pdFALSE;
   130c0:	f04f 0300 	mov.w	r3, #0
   130c4:	617b      	str	r3, [r7, #20]
   130c6:	e00e      	b.n	130e6 <xTaskNotifyWait+0xce>
			}
			else
			{
				/* A notification was already pending or a notification was
				received while the task was waiting. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnExit;
   130c8:	f642 33d4 	movw	r3, #11220	; 0x2bd4
   130cc:	f2c2 0300 	movt	r3, #8192	; 0x2000
   130d0:	681b      	ldr	r3, [r3, #0]
   130d2:	6d59      	ldr	r1, [r3, #84]	; 0x54
   130d4:	68ba      	ldr	r2, [r7, #8]
   130d6:	ea6f 0202 	mvn.w	r2, r2
   130da:	ea01 0202 	and.w	r2, r1, r2
   130de:	655a      	str	r2, [r3, #84]	; 0x54
				xReturn = pdTRUE;
   130e0:	f04f 0301 	mov.w	r3, #1
   130e4:	617b      	str	r3, [r7, #20]
			}

			pxCurrentTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
   130e6:	f642 33d4 	movw	r3, #11220	; 0x2bd4
   130ea:	f2c2 0300 	movt	r3, #8192	; 0x2000
   130ee:	681b      	ldr	r3, [r3, #0]
   130f0:	f04f 0200 	mov.w	r2, #0
   130f4:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
		}
		taskEXIT_CRITICAL();
   130f8:	f001 fa56 	bl	145a8 <vPortExitCritical>

		return xReturn;
   130fc:	697b      	ldr	r3, [r7, #20]
	}
   130fe:	4618      	mov	r0, r3
   13100:	f107 0718 	add.w	r7, r7, #24
   13104:	46bd      	mov	sp, r7
   13106:	bd80      	pop	{r7, pc}

00013108 <xTaskGenericNotify>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskGenericNotify( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue )
	{
   13108:	b580      	push	{r7, lr}
   1310a:	b08a      	sub	sp, #40	; 0x28
   1310c:	af00      	add	r7, sp, #0
   1310e:	60f8      	str	r0, [r7, #12]
   13110:	60b9      	str	r1, [r7, #8]
   13112:	603b      	str	r3, [r7, #0]
   13114:	4613      	mov	r3, r2
   13116:	71fb      	strb	r3, [r7, #7]
	TCB_t * pxTCB;
	BaseType_t xReturn = pdPASS;
   13118:	f04f 0301 	mov.w	r3, #1
   1311c:	617b      	str	r3, [r7, #20]
	uint8_t ucOriginalNotifyState;

		configASSERT( xTaskToNotify );
   1311e:	68fb      	ldr	r3, [r7, #12]
   13120:	2b00      	cmp	r3, #0
   13122:	d109      	bne.n	13138 <xTaskGenericNotify+0x30>
   13124:	f04f 0328 	mov.w	r3, #40	; 0x28
   13128:	f383 8811 	msr	BASEPRI, r3
   1312c:	f3bf 8f6f 	isb	sy
   13130:	f3bf 8f4f 	dsb	sy
   13134:	61fb      	str	r3, [r7, #28]
   13136:	e7fe      	b.n	13136 <xTaskGenericNotify+0x2e>
		pxTCB = xTaskToNotify;
   13138:	68fb      	ldr	r3, [r7, #12]
   1313a:	613b      	str	r3, [r7, #16]

		taskENTER_CRITICAL();
   1313c:	f001 f9fc 	bl	14538 <vPortEnterCritical>
		{
			if( pulPreviousNotificationValue != NULL )
   13140:	683b      	ldr	r3, [r7, #0]
   13142:	2b00      	cmp	r3, #0
   13144:	d003      	beq.n	1314e <xTaskGenericNotify+0x46>
			{
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
   13146:	693b      	ldr	r3, [r7, #16]
   13148:	6d5a      	ldr	r2, [r3, #84]	; 0x54
   1314a:	683b      	ldr	r3, [r7, #0]
   1314c:	601a      	str	r2, [r3, #0]
			}

			ucOriginalNotifyState = pxTCB->ucNotifyState;
   1314e:	693b      	ldr	r3, [r7, #16]
   13150:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
   13154:	76fb      	strb	r3, [r7, #27]

			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
   13156:	693b      	ldr	r3, [r7, #16]
   13158:	f04f 0202 	mov.w	r2, #2
   1315c:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

			switch( eAction )
   13160:	79fb      	ldrb	r3, [r7, #7]
   13162:	2b04      	cmp	r3, #4
   13164:	d82a      	bhi.n	131bc <xTaskGenericNotify+0xb4>
   13166:	a201      	add	r2, pc, #4	; (adr r2, 1316c <xTaskGenericNotify+0x64>)
   13168:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
   1316c:	000131db 	.word	0x000131db
   13170:	00013181 	.word	0x00013181
   13174:	00013191 	.word	0x00013191
   13178:	0001319f 	.word	0x0001319f
   1317c:	000131a7 	.word	0x000131a7
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
   13180:	693b      	ldr	r3, [r7, #16]
   13182:	6d5a      	ldr	r2, [r3, #84]	; 0x54
   13184:	68bb      	ldr	r3, [r7, #8]
   13186:	ea42 0203 	orr.w	r2, r2, r3
   1318a:	693b      	ldr	r3, [r7, #16]
   1318c:	655a      	str	r2, [r3, #84]	; 0x54
					break;
   1318e:	e025      	b.n	131dc <xTaskGenericNotify+0xd4>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
   13190:	693b      	ldr	r3, [r7, #16]
   13192:	6d5b      	ldr	r3, [r3, #84]	; 0x54
   13194:	f103 0201 	add.w	r2, r3, #1
   13198:	693b      	ldr	r3, [r7, #16]
   1319a:	655a      	str	r2, [r3, #84]	; 0x54
					break;
   1319c:	e01e      	b.n	131dc <xTaskGenericNotify+0xd4>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
   1319e:	693b      	ldr	r3, [r7, #16]
   131a0:	68ba      	ldr	r2, [r7, #8]
   131a2:	655a      	str	r2, [r3, #84]	; 0x54
					break;
   131a4:	e01a      	b.n	131dc <xTaskGenericNotify+0xd4>

				case eSetValueWithoutOverwrite :
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
   131a6:	7efb      	ldrb	r3, [r7, #27]
   131a8:	2b02      	cmp	r3, #2
   131aa:	d003      	beq.n	131b4 <xTaskGenericNotify+0xac>
					{
						pxTCB->ulNotifiedValue = ulValue;
   131ac:	693b      	ldr	r3, [r7, #16]
   131ae:	68ba      	ldr	r2, [r7, #8]
   131b0:	655a      	str	r2, [r3, #84]	; 0x54
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
   131b2:	e013      	b.n	131dc <xTaskGenericNotify+0xd4>
						pxTCB->ulNotifiedValue = ulValue;
					}
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
   131b4:	f04f 0300 	mov.w	r3, #0
   131b8:	617b      	str	r3, [r7, #20]
					}
					break;
   131ba:	e00f      	b.n	131dc <xTaskGenericNotify+0xd4>

				default:
					/* Should not get here if all enums are handled.
					Artificially force an assert by testing a value the
					compiler can't assume is const. */
					configASSERT( pxTCB->ulNotifiedValue == ~0UL );
   131bc:	693b      	ldr	r3, [r7, #16]
   131be:	6d5b      	ldr	r3, [r3, #84]	; 0x54
   131c0:	f1b3 3fff 	cmp.w	r3, #4294967295
   131c4:	d00a      	beq.n	131dc <xTaskGenericNotify+0xd4>
   131c6:	f04f 0328 	mov.w	r3, #40	; 0x28
   131ca:	f383 8811 	msr	BASEPRI, r3
   131ce:	f3bf 8f6f 	isb	sy
   131d2:	f3bf 8f4f 	dsb	sy
   131d6:	623b      	str	r3, [r7, #32]
   131d8:	e7fe      	b.n	131d8 <xTaskGenericNotify+0xd0>
					break;

				case eNoAction:
					/* The task is being notified without its notify value being
					updated. */
					break;
   131da:	bf00      	nop

			traceTASK_NOTIFY();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
   131dc:	7efb      	ldrb	r3, [r7, #27]
   131de:	2b01      	cmp	r3, #1
   131e0:	d14f      	bne.n	13282 <xTaskGenericNotify+0x17a>
			{
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
   131e2:	693b      	ldr	r3, [r7, #16]
   131e4:	f103 0304 	add.w	r3, r3, #4
   131e8:	4618      	mov	r0, r3
   131ea:	f7fc f967 	bl	f4bc <uxListRemove>
				prvAddTaskToReadyList( pxTCB );
   131ee:	693b      	ldr	r3, [r7, #16]
   131f0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   131f2:	f04f 0201 	mov.w	r2, #1
   131f6:	fa02 f203 	lsl.w	r2, r2, r3
   131fa:	f642 43b4 	movw	r3, #11444	; 0x2cb4
   131fe:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13202:	681b      	ldr	r3, [r3, #0]
   13204:	ea42 0203 	orr.w	r2, r2, r3
   13208:	f642 43b4 	movw	r3, #11444	; 0x2cb4
   1320c:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13210:	601a      	str	r2, [r3, #0]
   13212:	693b      	ldr	r3, [r7, #16]
   13214:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   13216:	4613      	mov	r3, r2
   13218:	ea4f 0383 	mov.w	r3, r3, lsl #2
   1321c:	4413      	add	r3, r2
   1321e:	ea4f 0383 	mov.w	r3, r3, lsl #2
   13222:	461a      	mov	r2, r3
   13224:	f642 33d8 	movw	r3, #11224	; 0x2bd8
   13228:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1322c:	441a      	add	r2, r3
   1322e:	693b      	ldr	r3, [r7, #16]
   13230:	f103 0304 	add.w	r3, r3, #4
   13234:	4610      	mov	r0, r2
   13236:	4619      	mov	r1, r3
   13238:	f7fc f8e2 	bl	f400 <vListInsertEnd>

				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
   1323c:	693b      	ldr	r3, [r7, #16]
   1323e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
   13240:	2b00      	cmp	r3, #0
   13242:	d009      	beq.n	13258 <xTaskGenericNotify+0x150>
   13244:	f04f 0328 	mov.w	r3, #40	; 0x28
   13248:	f383 8811 	msr	BASEPRI, r3
   1324c:	f3bf 8f6f 	isb	sy
   13250:	f3bf 8f4f 	dsb	sy
   13254:	627b      	str	r3, [r7, #36]	; 0x24
   13256:	e7fe      	b.n	13256 <xTaskGenericNotify+0x14e>
					earliest possible time. */
					prvResetNextTaskUnblockTime();
				}
				#endif

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
   13258:	693b      	ldr	r3, [r7, #16]
   1325a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   1325c:	f642 33d4 	movw	r3, #11220	; 0x2bd4
   13260:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13264:	681b      	ldr	r3, [r3, #0]
   13266:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   13268:	429a      	cmp	r2, r3
   1326a:	d90a      	bls.n	13282 <xTaskGenericNotify+0x17a>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					taskYIELD_IF_USING_PREEMPTION();
   1326c:	f64e 5304 	movw	r3, #60676	; 0xed04
   13270:	f2ce 0300 	movt	r3, #57344	; 0xe000
   13274:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
   13278:	601a      	str	r2, [r3, #0]
   1327a:	f3bf 8f4f 	dsb	sy
   1327e:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
   13282:	f001 f991 	bl	145a8 <vPortExitCritical>

		return xReturn;
   13286:	697b      	ldr	r3, [r7, #20]
	}
   13288:	4618      	mov	r0, r3
   1328a:	f107 0728 	add.w	r7, r7, #40	; 0x28
   1328e:	46bd      	mov	sp, r7
   13290:	bd80      	pop	{r7, pc}
   13292:	bf00      	nop

00013294 <xTaskGenericNotifyFromISR>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskGenericNotifyFromISR( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue, BaseType_t *pxHigherPriorityTaskWoken )
	{
   13294:	b580      	push	{r7, lr}
   13296:	b08e      	sub	sp, #56	; 0x38
   13298:	af00      	add	r7, sp, #0
   1329a:	60f8      	str	r0, [r7, #12]
   1329c:	60b9      	str	r1, [r7, #8]
   1329e:	603b      	str	r3, [r7, #0]
   132a0:	4613      	mov	r3, r2
   132a2:	71fb      	strb	r3, [r7, #7]
	TCB_t * pxTCB;
	uint8_t ucOriginalNotifyState;
	BaseType_t xReturn = pdPASS;
   132a4:	f04f 0301 	mov.w	r3, #1
   132a8:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxSavedInterruptStatus;

		configASSERT( xTaskToNotify );
   132aa:	68fb      	ldr	r3, [r7, #12]
   132ac:	2b00      	cmp	r3, #0
   132ae:	d109      	bne.n	132c4 <xTaskGenericNotifyFromISR+0x30>
   132b0:	f04f 0328 	mov.w	r3, #40	; 0x28
   132b4:	f383 8811 	msr	BASEPRI, r3
   132b8:	f3bf 8f6f 	isb	sy
   132bc:	f3bf 8f4f 	dsb	sy
   132c0:	623b      	str	r3, [r7, #32]
   132c2:	e7fe      	b.n	132c2 <xTaskGenericNotifyFromISR+0x2e>
		below the maximum system call interrupt priority.  FreeRTOS maintains a
		separate interrupt safe API to ensure interrupt entry is as fast and as
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		http://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
   132c4:	f001 fa1c 	bl	14700 <vPortValidateInterruptPriority>

		pxTCB = xTaskToNotify;
   132c8:	68fb      	ldr	r3, [r7, #12]
   132ca:	613b      	str	r3, [r7, #16]

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
   132cc:	f3ef 8211 	mrs	r2, BASEPRI
   132d0:	f04f 0328 	mov.w	r3, #40	; 0x28
   132d4:	f383 8811 	msr	BASEPRI, r3
   132d8:	f3bf 8f6f 	isb	sy
   132dc:	f3bf 8f4f 	dsb	sy
   132e0:	62ba      	str	r2, [r7, #40]	; 0x28
   132e2:	627b      	str	r3, [r7, #36]	; 0x24
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
   132e4:	6abb      	ldr	r3, [r7, #40]	; 0x28

		uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
   132e6:	61fb      	str	r3, [r7, #28]
		{
			if( pulPreviousNotificationValue != NULL )
   132e8:	683b      	ldr	r3, [r7, #0]
   132ea:	2b00      	cmp	r3, #0
   132ec:	d003      	beq.n	132f6 <xTaskGenericNotifyFromISR+0x62>
			{
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
   132ee:	693b      	ldr	r3, [r7, #16]
   132f0:	6d5a      	ldr	r2, [r3, #84]	; 0x54
   132f2:	683b      	ldr	r3, [r7, #0]
   132f4:	601a      	str	r2, [r3, #0]
			}

			ucOriginalNotifyState = pxTCB->ucNotifyState;
   132f6:	693b      	ldr	r3, [r7, #16]
   132f8:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
   132fc:	75fb      	strb	r3, [r7, #23]
			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
   132fe:	693b      	ldr	r3, [r7, #16]
   13300:	f04f 0202 	mov.w	r2, #2
   13304:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

			switch( eAction )
   13308:	79fb      	ldrb	r3, [r7, #7]
   1330a:	2b04      	cmp	r3, #4
   1330c:	d82a      	bhi.n	13364 <xTaskGenericNotifyFromISR+0xd0>
   1330e:	a201      	add	r2, pc, #4	; (adr r2, 13314 <xTaskGenericNotifyFromISR+0x80>)
   13310:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
   13314:	00013383 	.word	0x00013383
   13318:	00013329 	.word	0x00013329
   1331c:	00013339 	.word	0x00013339
   13320:	00013347 	.word	0x00013347
   13324:	0001334f 	.word	0x0001334f
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
   13328:	693b      	ldr	r3, [r7, #16]
   1332a:	6d5a      	ldr	r2, [r3, #84]	; 0x54
   1332c:	68bb      	ldr	r3, [r7, #8]
   1332e:	ea42 0203 	orr.w	r2, r2, r3
   13332:	693b      	ldr	r3, [r7, #16]
   13334:	655a      	str	r2, [r3, #84]	; 0x54
					break;
   13336:	e025      	b.n	13384 <xTaskGenericNotifyFromISR+0xf0>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
   13338:	693b      	ldr	r3, [r7, #16]
   1333a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
   1333c:	f103 0201 	add.w	r2, r3, #1
   13340:	693b      	ldr	r3, [r7, #16]
   13342:	655a      	str	r2, [r3, #84]	; 0x54
					break;
   13344:	e01e      	b.n	13384 <xTaskGenericNotifyFromISR+0xf0>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
   13346:	693b      	ldr	r3, [r7, #16]
   13348:	68ba      	ldr	r2, [r7, #8]
   1334a:	655a      	str	r2, [r3, #84]	; 0x54
					break;
   1334c:	e01a      	b.n	13384 <xTaskGenericNotifyFromISR+0xf0>

				case eSetValueWithoutOverwrite :
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
   1334e:	7dfb      	ldrb	r3, [r7, #23]
   13350:	2b02      	cmp	r3, #2
   13352:	d003      	beq.n	1335c <xTaskGenericNotifyFromISR+0xc8>
					{
						pxTCB->ulNotifiedValue = ulValue;
   13354:	693b      	ldr	r3, [r7, #16]
   13356:	68ba      	ldr	r2, [r7, #8]
   13358:	655a      	str	r2, [r3, #84]	; 0x54
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
   1335a:	e013      	b.n	13384 <xTaskGenericNotifyFromISR+0xf0>
						pxTCB->ulNotifiedValue = ulValue;
					}
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
   1335c:	f04f 0300 	mov.w	r3, #0
   13360:	61bb      	str	r3, [r7, #24]
					}
					break;
   13362:	e00f      	b.n	13384 <xTaskGenericNotifyFromISR+0xf0>

				default:
					/* Should not get here if all enums are handled.
					Artificially force an assert by testing a value the
					compiler can't assume is const. */
					configASSERT( pxTCB->ulNotifiedValue == ~0UL );
   13364:	693b      	ldr	r3, [r7, #16]
   13366:	6d5b      	ldr	r3, [r3, #84]	; 0x54
   13368:	f1b3 3fff 	cmp.w	r3, #4294967295
   1336c:	d00a      	beq.n	13384 <xTaskGenericNotifyFromISR+0xf0>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
   1336e:	f04f 0328 	mov.w	r3, #40	; 0x28
   13372:	f383 8811 	msr	BASEPRI, r3
   13376:	f3bf 8f6f 	isb	sy
   1337a:	f3bf 8f4f 	dsb	sy
   1337e:	62fb      	str	r3, [r7, #44]	; 0x2c
   13380:	e7fe      	b.n	13380 <xTaskGenericNotifyFromISR+0xec>
					break;

				case eNoAction :
					/* The task is being notified without its notify value being
					updated. */
					break;
   13382:	bf00      	nop

			traceTASK_NOTIFY_FROM_ISR();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
   13384:	7dfb      	ldrb	r3, [r7, #23]
   13386:	2b01      	cmp	r3, #1
   13388:	d164      	bne.n	13454 <xTaskGenericNotifyFromISR+0x1c0>
			{
				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
   1338a:	693b      	ldr	r3, [r7, #16]
   1338c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
   1338e:	2b00      	cmp	r3, #0
   13390:	d009      	beq.n	133a6 <xTaskGenericNotifyFromISR+0x112>
   13392:	f04f 0328 	mov.w	r3, #40	; 0x28
   13396:	f383 8811 	msr	BASEPRI, r3
   1339a:	f3bf 8f6f 	isb	sy
   1339e:	f3bf 8f4f 	dsb	sy
   133a2:	633b      	str	r3, [r7, #48]	; 0x30
   133a4:	e7fe      	b.n	133a4 <xTaskGenericNotifyFromISR+0x110>

				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
   133a6:	f642 43d4 	movw	r3, #11476	; 0x2cd4
   133aa:	f2c2 0300 	movt	r3, #8192	; 0x2000
   133ae:	681b      	ldr	r3, [r3, #0]
   133b0:	2b00      	cmp	r3, #0
   133b2:	d12d      	bne.n	13410 <xTaskGenericNotifyFromISR+0x17c>
				{
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
   133b4:	693b      	ldr	r3, [r7, #16]
   133b6:	f103 0304 	add.w	r3, r3, #4
   133ba:	4618      	mov	r0, r3
   133bc:	f7fc f87e 	bl	f4bc <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
   133c0:	693b      	ldr	r3, [r7, #16]
   133c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   133c4:	f04f 0201 	mov.w	r2, #1
   133c8:	fa02 f203 	lsl.w	r2, r2, r3
   133cc:	f642 43b4 	movw	r3, #11444	; 0x2cb4
   133d0:	f2c2 0300 	movt	r3, #8192	; 0x2000
   133d4:	681b      	ldr	r3, [r3, #0]
   133d6:	ea42 0203 	orr.w	r2, r2, r3
   133da:	f642 43b4 	movw	r3, #11444	; 0x2cb4
   133de:	f2c2 0300 	movt	r3, #8192	; 0x2000
   133e2:	601a      	str	r2, [r3, #0]
   133e4:	693b      	ldr	r3, [r7, #16]
   133e6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   133e8:	4613      	mov	r3, r2
   133ea:	ea4f 0383 	mov.w	r3, r3, lsl #2
   133ee:	4413      	add	r3, r2
   133f0:	ea4f 0383 	mov.w	r3, r3, lsl #2
   133f4:	461a      	mov	r2, r3
   133f6:	f642 33d8 	movw	r3, #11224	; 0x2bd8
   133fa:	f2c2 0300 	movt	r3, #8192	; 0x2000
   133fe:	441a      	add	r2, r3
   13400:	693b      	ldr	r3, [r7, #16]
   13402:	f103 0304 	add.w	r3, r3, #4
   13406:	4610      	mov	r0, r2
   13408:	4619      	mov	r1, r3
   1340a:	f7fb fff9 	bl	f400 <vListInsertEnd>
   1340e:	e009      	b.n	13424 <xTaskGenericNotifyFromISR+0x190>
				}
				else
				{
					/* The delayed and ready lists cannot be accessed, so hold
					this task pending until the scheduler is resumed. */
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
   13410:	693b      	ldr	r3, [r7, #16]
   13412:	f103 0318 	add.w	r3, r3, #24
   13416:	f642 406c 	movw	r0, #11372	; 0x2c6c
   1341a:	f2c2 0000 	movt	r0, #8192	; 0x2000
   1341e:	4619      	mov	r1, r3
   13420:	f7fb ffee 	bl	f400 <vListInsertEnd>
				}

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
   13424:	693b      	ldr	r3, [r7, #16]
   13426:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   13428:	f642 33d4 	movw	r3, #11220	; 0x2bd4
   1342c:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13430:	681b      	ldr	r3, [r3, #0]
   13432:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   13434:	429a      	cmp	r2, r3
   13436:	d90d      	bls.n	13454 <xTaskGenericNotifyFromISR+0x1c0>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					if( pxHigherPriorityTaskWoken != NULL )
   13438:	6c3b      	ldr	r3, [r7, #64]	; 0x40
   1343a:	2b00      	cmp	r3, #0
   1343c:	d003      	beq.n	13446 <xTaskGenericNotifyFromISR+0x1b2>
					{
						*pxHigherPriorityTaskWoken = pdTRUE;
   1343e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
   13440:	f04f 0201 	mov.w	r2, #1
   13444:	601a      	str	r2, [r3, #0]
					}

					/* Mark that a yield is pending in case the user is not
					using the "xHigherPriorityTaskWoken" parameter to an ISR
					safe FreeRTOS function. */
					xYieldPending = pdTRUE;
   13446:	f642 43c0 	movw	r3, #11456	; 0x2cc0
   1344a:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1344e:	f04f 0201 	mov.w	r2, #1
   13452:	601a      	str	r2, [r3, #0]
   13454:	69fb      	ldr	r3, [r7, #28]
   13456:	637b      	str	r3, [r7, #52]	; 0x34
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
   13458:	6b7b      	ldr	r3, [r7, #52]	; 0x34
   1345a:	f383 8811 	msr	BASEPRI, r3
				}
			}
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

		return xReturn;
   1345e:	69bb      	ldr	r3, [r7, #24]
	}
   13460:	4618      	mov	r0, r3
   13462:	f107 0738 	add.w	r7, r7, #56	; 0x38
   13466:	46bd      	mov	sp, r7
   13468:	bd80      	pop	{r7, pc}
   1346a:	bf00      	nop

0001346c <vTaskNotifyGiveFromISR>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	void vTaskNotifyGiveFromISR( TaskHandle_t xTaskToNotify, BaseType_t *pxHigherPriorityTaskWoken )
	{
   1346c:	b580      	push	{r7, lr}
   1346e:	b08a      	sub	sp, #40	; 0x28
   13470:	af00      	add	r7, sp, #0
   13472:	6078      	str	r0, [r7, #4]
   13474:	6039      	str	r1, [r7, #0]
	TCB_t * pxTCB;
	uint8_t ucOriginalNotifyState;
	UBaseType_t uxSavedInterruptStatus;

		configASSERT( xTaskToNotify );
   13476:	687b      	ldr	r3, [r7, #4]
   13478:	2b00      	cmp	r3, #0
   1347a:	d109      	bne.n	13490 <vTaskNotifyGiveFromISR+0x24>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
   1347c:	f04f 0328 	mov.w	r3, #40	; 0x28
   13480:	f383 8811 	msr	BASEPRI, r3
   13484:	f3bf 8f6f 	isb	sy
   13488:	f3bf 8f4f 	dsb	sy
   1348c:	617b      	str	r3, [r7, #20]
   1348e:	e7fe      	b.n	1348e <vTaskNotifyGiveFromISR+0x22>
		below the maximum system call interrupt priority.  FreeRTOS maintains a
		separate interrupt safe API to ensure interrupt entry is as fast and as
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		http://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
   13490:	f001 f936 	bl	14700 <vPortValidateInterruptPriority>

		pxTCB = xTaskToNotify;
   13494:	687b      	ldr	r3, [r7, #4]
   13496:	60bb      	str	r3, [r7, #8]

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
   13498:	f3ef 8211 	mrs	r2, BASEPRI
   1349c:	f04f 0328 	mov.w	r3, #40	; 0x28
   134a0:	f383 8811 	msr	BASEPRI, r3
   134a4:	f3bf 8f6f 	isb	sy
   134a8:	f3bf 8f4f 	dsb	sy
   134ac:	61fa      	str	r2, [r7, #28]
   134ae:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
   134b0:	69fb      	ldr	r3, [r7, #28]

		uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
   134b2:	613b      	str	r3, [r7, #16]
		{
			ucOriginalNotifyState = pxTCB->ucNotifyState;
   134b4:	68bb      	ldr	r3, [r7, #8]
   134b6:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
   134ba:	73fb      	strb	r3, [r7, #15]
			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
   134bc:	68bb      	ldr	r3, [r7, #8]
   134be:	f04f 0202 	mov.w	r2, #2
   134c2:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

			/* 'Giving' is equivalent to incrementing a count in a counting
			semaphore. */
			( pxTCB->ulNotifiedValue )++;
   134c6:	68bb      	ldr	r3, [r7, #8]
   134c8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
   134ca:	f103 0201 	add.w	r2, r3, #1
   134ce:	68bb      	ldr	r3, [r7, #8]
   134d0:	655a      	str	r2, [r3, #84]	; 0x54

			traceTASK_NOTIFY_GIVE_FROM_ISR();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
   134d2:	7bfb      	ldrb	r3, [r7, #15]
   134d4:	2b01      	cmp	r3, #1
   134d6:	d164      	bne.n	135a2 <vTaskNotifyGiveFromISR+0x136>
			{
				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
   134d8:	68bb      	ldr	r3, [r7, #8]
   134da:	6a9b      	ldr	r3, [r3, #40]	; 0x28
   134dc:	2b00      	cmp	r3, #0
   134de:	d009      	beq.n	134f4 <vTaskNotifyGiveFromISR+0x88>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
   134e0:	f04f 0328 	mov.w	r3, #40	; 0x28
   134e4:	f383 8811 	msr	BASEPRI, r3
   134e8:	f3bf 8f6f 	isb	sy
   134ec:	f3bf 8f4f 	dsb	sy
   134f0:	623b      	str	r3, [r7, #32]
   134f2:	e7fe      	b.n	134f2 <vTaskNotifyGiveFromISR+0x86>

				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
   134f4:	f642 43d4 	movw	r3, #11476	; 0x2cd4
   134f8:	f2c2 0300 	movt	r3, #8192	; 0x2000
   134fc:	681b      	ldr	r3, [r3, #0]
   134fe:	2b00      	cmp	r3, #0
   13500:	d12d      	bne.n	1355e <vTaskNotifyGiveFromISR+0xf2>
				{
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
   13502:	68bb      	ldr	r3, [r7, #8]
   13504:	f103 0304 	add.w	r3, r3, #4
   13508:	4618      	mov	r0, r3
   1350a:	f7fb ffd7 	bl	f4bc <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
   1350e:	68bb      	ldr	r3, [r7, #8]
   13510:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   13512:	f04f 0201 	mov.w	r2, #1
   13516:	fa02 f203 	lsl.w	r2, r2, r3
   1351a:	f642 43b4 	movw	r3, #11444	; 0x2cb4
   1351e:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13522:	681b      	ldr	r3, [r3, #0]
   13524:	ea42 0203 	orr.w	r2, r2, r3
   13528:	f642 43b4 	movw	r3, #11444	; 0x2cb4
   1352c:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13530:	601a      	str	r2, [r3, #0]
   13532:	68bb      	ldr	r3, [r7, #8]
   13534:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   13536:	4613      	mov	r3, r2
   13538:	ea4f 0383 	mov.w	r3, r3, lsl #2
   1353c:	4413      	add	r3, r2
   1353e:	ea4f 0383 	mov.w	r3, r3, lsl #2
   13542:	461a      	mov	r2, r3
   13544:	f642 33d8 	movw	r3, #11224	; 0x2bd8
   13548:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1354c:	441a      	add	r2, r3
   1354e:	68bb      	ldr	r3, [r7, #8]
   13550:	f103 0304 	add.w	r3, r3, #4
   13554:	4610      	mov	r0, r2
   13556:	4619      	mov	r1, r3
   13558:	f7fb ff52 	bl	f400 <vListInsertEnd>
   1355c:	e009      	b.n	13572 <vTaskNotifyGiveFromISR+0x106>
				}
				else
				{
					/* The delayed and ready lists cannot be accessed, so hold
					this task pending until the scheduler is resumed. */
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
   1355e:	68bb      	ldr	r3, [r7, #8]
   13560:	f103 0318 	add.w	r3, r3, #24
   13564:	f642 406c 	movw	r0, #11372	; 0x2c6c
   13568:	f2c2 0000 	movt	r0, #8192	; 0x2000
   1356c:	4619      	mov	r1, r3
   1356e:	f7fb ff47 	bl	f400 <vListInsertEnd>
				}

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
   13572:	68bb      	ldr	r3, [r7, #8]
   13574:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   13576:	f642 33d4 	movw	r3, #11220	; 0x2bd4
   1357a:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1357e:	681b      	ldr	r3, [r3, #0]
   13580:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   13582:	429a      	cmp	r2, r3
   13584:	d90d      	bls.n	135a2 <vTaskNotifyGiveFromISR+0x136>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					if( pxHigherPriorityTaskWoken != NULL )
   13586:	683b      	ldr	r3, [r7, #0]
   13588:	2b00      	cmp	r3, #0
   1358a:	d003      	beq.n	13594 <vTaskNotifyGiveFromISR+0x128>
					{
						*pxHigherPriorityTaskWoken = pdTRUE;
   1358c:	683b      	ldr	r3, [r7, #0]
   1358e:	f04f 0201 	mov.w	r2, #1
   13592:	601a      	str	r2, [r3, #0]
					}

					/* Mark that a yield is pending in case the user is not
					using the "xHigherPriorityTaskWoken" parameter in an ISR
					safe FreeRTOS function. */
					xYieldPending = pdTRUE;
   13594:	f642 43c0 	movw	r3, #11456	; 0x2cc0
   13598:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1359c:	f04f 0201 	mov.w	r2, #1
   135a0:	601a      	str	r2, [r3, #0]
   135a2:	693b      	ldr	r3, [r7, #16]
   135a4:	627b      	str	r3, [r7, #36]	; 0x24
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
   135a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   135a8:	f383 8811 	msr	BASEPRI, r3
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
	}
   135ac:	f107 0728 	add.w	r7, r7, #40	; 0x28
   135b0:	46bd      	mov	sp, r7
   135b2:	bd80      	pop	{r7, pc}

000135b4 <xTaskNotifyStateClear>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskNotifyStateClear( TaskHandle_t xTask )
	{
   135b4:	b580      	push	{r7, lr}
   135b6:	b084      	sub	sp, #16
   135b8:	af00      	add	r7, sp, #0
   135ba:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;
	BaseType_t xReturn;

		/* If null is passed in here then it is the calling task that is having
		its notification state cleared. */
		pxTCB = prvGetTCBFromHandle( xTask );
   135bc:	687b      	ldr	r3, [r7, #4]
   135be:	2b00      	cmp	r3, #0
   135c0:	d105      	bne.n	135ce <xTaskNotifyStateClear+0x1a>
   135c2:	f642 33d4 	movw	r3, #11220	; 0x2bd4
   135c6:	f2c2 0300 	movt	r3, #8192	; 0x2000
   135ca:	681b      	ldr	r3, [r3, #0]
   135cc:	e000      	b.n	135d0 <xTaskNotifyStateClear+0x1c>
   135ce:	687b      	ldr	r3, [r7, #4]
   135d0:	60bb      	str	r3, [r7, #8]

		taskENTER_CRITICAL();
   135d2:	f000 ffb1 	bl	14538 <vPortEnterCritical>
		{
			if( pxTCB->ucNotifyState == taskNOTIFICATION_RECEIVED )
   135d6:	68bb      	ldr	r3, [r7, #8]
   135d8:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
   135dc:	b2db      	uxtb	r3, r3
   135de:	2b02      	cmp	r3, #2
   135e0:	d108      	bne.n	135f4 <xTaskNotifyStateClear+0x40>
			{
				pxTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
   135e2:	68bb      	ldr	r3, [r7, #8]
   135e4:	f04f 0200 	mov.w	r2, #0
   135e8:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
				xReturn = pdPASS;
   135ec:	f04f 0301 	mov.w	r3, #1
   135f0:	60fb      	str	r3, [r7, #12]
   135f2:	e002      	b.n	135fa <xTaskNotifyStateClear+0x46>
			}
			else
			{
				xReturn = pdFAIL;
   135f4:	f04f 0300 	mov.w	r3, #0
   135f8:	60fb      	str	r3, [r7, #12]
			}
		}
		taskEXIT_CRITICAL();
   135fa:	f000 ffd5 	bl	145a8 <vPortExitCritical>

		return xReturn;
   135fe:	68fb      	ldr	r3, [r7, #12]
	}
   13600:	4618      	mov	r0, r3
   13602:	f107 0710 	add.w	r7, r7, #16
   13606:	46bd      	mov	sp, r7
   13608:	bd80      	pop	{r7, pc}
   1360a:	bf00      	nop

0001360c <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
   1360c:	b580      	push	{r7, lr}
   1360e:	b084      	sub	sp, #16
   13610:	af00      	add	r7, sp, #0
   13612:	6078      	str	r0, [r7, #4]
   13614:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
   13616:	f642 43b0 	movw	r3, #11440	; 0x2cb0
   1361a:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1361e:	681b      	ldr	r3, [r3, #0]
   13620:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
   13622:	f642 33d4 	movw	r3, #11220	; 0x2bd4
   13626:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1362a:	681b      	ldr	r3, [r3, #0]
   1362c:	f103 0304 	add.w	r3, r3, #4
   13630:	4618      	mov	r0, r3
   13632:	f7fb ff43 	bl	f4bc <uxListRemove>
   13636:	4603      	mov	r3, r0
   13638:	2b00      	cmp	r3, #0
   1363a:	d117      	bne.n	1366c <prvAddCurrentTaskToDelayedList+0x60>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
   1363c:	f642 33d4 	movw	r3, #11220	; 0x2bd4
   13640:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13644:	681b      	ldr	r3, [r3, #0]
   13646:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   13648:	f04f 0201 	mov.w	r2, #1
   1364c:	fa02 f303 	lsl.w	r3, r2, r3
   13650:	ea6f 0203 	mvn.w	r2, r3
   13654:	f642 43b4 	movw	r3, #11444	; 0x2cb4
   13658:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1365c:	681b      	ldr	r3, [r3, #0]
   1365e:	ea02 0203 	and.w	r2, r2, r3
   13662:	f642 43b4 	movw	r3, #11444	; 0x2cb4
   13666:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1366a:	601a      	str	r2, [r3, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
   1366c:	687b      	ldr	r3, [r7, #4]
   1366e:	f1b3 3fff 	cmp.w	r3, #4294967295
   13672:	d111      	bne.n	13698 <prvAddCurrentTaskToDelayedList+0x8c>
   13674:	683b      	ldr	r3, [r7, #0]
   13676:	2b00      	cmp	r3, #0
   13678:	d00e      	beq.n	13698 <prvAddCurrentTaskToDelayedList+0x8c>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
   1367a:	f642 33d4 	movw	r3, #11220	; 0x2bd4
   1367e:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13682:	681b      	ldr	r3, [r3, #0]
   13684:	f103 0304 	add.w	r3, r3, #4
   13688:	f642 4098 	movw	r0, #11416	; 0x2c98
   1368c:	f2c2 0000 	movt	r0, #8192	; 0x2000
   13690:	4619      	mov	r1, r3
   13692:	f7fb feb5 	bl	f400 <vListInsertEnd>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
   13696:	e03d      	b.n	13714 <prvAddCurrentTaskToDelayedList+0x108>
		else
		{
			/* Calculate the time at which the task should be woken if the event
			does not occur.  This may overflow but this doesn't matter, the
			kernel will manage it correctly. */
			xTimeToWake = xConstTickCount + xTicksToWait;
   13698:	68fa      	ldr	r2, [r7, #12]
   1369a:	687b      	ldr	r3, [r7, #4]
   1369c:	4413      	add	r3, r2
   1369e:	60bb      	str	r3, [r7, #8]

			/* The list item will be inserted in wake time order. */
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
   136a0:	f642 33d4 	movw	r3, #11220	; 0x2bd4
   136a4:	f2c2 0300 	movt	r3, #8192	; 0x2000
   136a8:	681b      	ldr	r3, [r3, #0]
   136aa:	68ba      	ldr	r2, [r7, #8]
   136ac:	605a      	str	r2, [r3, #4]

			if( xTimeToWake < xConstTickCount )
   136ae:	68ba      	ldr	r2, [r7, #8]
   136b0:	68fb      	ldr	r3, [r7, #12]
   136b2:	429a      	cmp	r2, r3
   136b4:	d210      	bcs.n	136d8 <prvAddCurrentTaskToDelayedList+0xcc>
			{
				/* Wake time has overflowed.  Place this item in the overflow
				list. */
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
   136b6:	f642 4368 	movw	r3, #11368	; 0x2c68
   136ba:	f2c2 0300 	movt	r3, #8192	; 0x2000
   136be:	681a      	ldr	r2, [r3, #0]
   136c0:	f642 33d4 	movw	r3, #11220	; 0x2bd4
   136c4:	f2c2 0300 	movt	r3, #8192	; 0x2000
   136c8:	681b      	ldr	r3, [r3, #0]
   136ca:	f103 0304 	add.w	r3, r3, #4
   136ce:	4610      	mov	r0, r2
   136d0:	4619      	mov	r1, r3
   136d2:	f7fb feb9 	bl	f448 <vListInsert>
   136d6:	e01d      	b.n	13714 <prvAddCurrentTaskToDelayedList+0x108>
			}
			else
			{
				/* The wake time has not overflowed, so the current block list
				is used. */
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
   136d8:	f642 4364 	movw	r3, #11364	; 0x2c64
   136dc:	f2c2 0300 	movt	r3, #8192	; 0x2000
   136e0:	681a      	ldr	r2, [r3, #0]
   136e2:	f642 33d4 	movw	r3, #11220	; 0x2bd4
   136e6:	f2c2 0300 	movt	r3, #8192	; 0x2000
   136ea:	681b      	ldr	r3, [r3, #0]
   136ec:	f103 0304 	add.w	r3, r3, #4
   136f0:	4610      	mov	r0, r2
   136f2:	4619      	mov	r1, r3
   136f4:	f7fb fea8 	bl	f448 <vListInsert>

				/* If the task entering the blocked state was placed at the
				head of the list of blocked tasks then xNextTaskUnblockTime
				needs to be updated too. */
				if( xTimeToWake < xNextTaskUnblockTime )
   136f8:	f642 43cc 	movw	r3, #11468	; 0x2ccc
   136fc:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13700:	681b      	ldr	r3, [r3, #0]
   13702:	68ba      	ldr	r2, [r7, #8]
   13704:	429a      	cmp	r2, r3
   13706:	d205      	bcs.n	13714 <prvAddCurrentTaskToDelayedList+0x108>
				{
					xNextTaskUnblockTime = xTimeToWake;
   13708:	f642 43cc 	movw	r3, #11468	; 0x2ccc
   1370c:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13710:	68ba      	ldr	r2, [r7, #8]
   13712:	601a      	str	r2, [r3, #0]

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
   13714:	f107 0710 	add.w	r7, r7, #16
   13718:	46bd      	mov	sp, r7
   1371a:	bd80      	pop	{r7, pc}

0001371c <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
   1371c:	b580      	push	{r7, lr}
   1371e:	b084      	sub	sp, #16
   13720:	af02      	add	r7, sp, #8
BaseType_t xReturn = pdFAIL;
   13722:	f04f 0300 	mov.w	r3, #0
   13726:	603b      	str	r3, [r7, #0]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
   13728:	f000 fbce 	bl	13ec8 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
   1372c:	f642 5310 	movw	r3, #11536	; 0x2d10
   13730:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13734:	681b      	ldr	r3, [r3, #0]
   13736:	2b00      	cmp	r3, #0
   13738:	d017      	beq.n	1376a <xTimerCreateTimerTask+0x4e>
				xReturn = pdPASS;
			}
		}
		#else
		{
			xReturn = xTaskCreate(	prvTimerTask,
   1373a:	f04f 0302 	mov.w	r3, #2
   1373e:	9300      	str	r3, [sp, #0]
   13740:	f642 5314 	movw	r3, #11540	; 0x2d14
   13744:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13748:	9301      	str	r3, [sp, #4]
   1374a:	f643 2079 	movw	r0, #14969	; 0x3a79
   1374e:	f2c0 0001 	movt	r0, #1
   13752:	f24e 61fc 	movw	r1, #59132	; 0xe6fc
   13756:	f2c0 0101 	movt	r1, #1
   1375a:	f04f 02b4 	mov.w	r2, #180	; 0xb4
   1375e:	f04f 0300 	mov.w	r3, #0
   13762:	f7fd f925 	bl	109b0 <xTaskCreate>
   13766:	4603      	mov	r3, r0
   13768:	603b      	str	r3, [r7, #0]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
   1376a:	683b      	ldr	r3, [r7, #0]
   1376c:	2b00      	cmp	r3, #0
   1376e:	d109      	bne.n	13784 <xTimerCreateTimerTask+0x68>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
   13770:	f04f 0328 	mov.w	r3, #40	; 0x28
   13774:	f383 8811 	msr	BASEPRI, r3
   13778:	f3bf 8f6f 	isb	sy
   1377c:	f3bf 8f4f 	dsb	sy
   13780:	607b      	str	r3, [r7, #4]
   13782:	e7fe      	b.n	13782 <xTimerCreateTimerTask+0x66>
	return xReturn;
   13784:	683b      	ldr	r3, [r7, #0]
}
   13786:	4618      	mov	r0, r3
   13788:	f107 0708 	add.w	r7, r7, #8
   1378c:	46bd      	mov	sp, r7
   1378e:	bd80      	pop	{r7, pc}

00013790 <xTimerCreate>:
	TimerHandle_t xTimerCreate(	const char * const pcTimerName,			/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
								const TickType_t xTimerPeriodInTicks,
								const UBaseType_t uxAutoReload,
								void * const pvTimerID,
								TimerCallbackFunction_t pxCallbackFunction )
	{
   13790:	b580      	push	{r7, lr}
   13792:	b088      	sub	sp, #32
   13794:	af02      	add	r7, sp, #8
   13796:	60f8      	str	r0, [r7, #12]
   13798:	60b9      	str	r1, [r7, #8]
   1379a:	607a      	str	r2, [r7, #4]
   1379c:	603b      	str	r3, [r7, #0]
	Timer_t *pxNewTimer;

		pxNewTimer = ( Timer_t * ) pvPortMalloc( sizeof( Timer_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of Timer_t is always a pointer to the timer's mame. */
   1379e:	f04f 002c 	mov.w	r0, #44	; 0x2c
   137a2:	f000 fc4d 	bl	14040 <pvPortMalloc>
   137a6:	4603      	mov	r3, r0
   137a8:	617b      	str	r3, [r7, #20]

		if( pxNewTimer != NULL )
   137aa:	697b      	ldr	r3, [r7, #20]
   137ac:	2b00      	cmp	r3, #0
   137ae:	d009      	beq.n	137c4 <xTimerCreate+0x34>
		{
			prvInitialiseNewTimer( pcTimerName, xTimerPeriodInTicks, uxAutoReload, pvTimerID, pxCallbackFunction, pxNewTimer );
   137b0:	6a3b      	ldr	r3, [r7, #32]
   137b2:	9300      	str	r3, [sp, #0]
   137b4:	697b      	ldr	r3, [r7, #20]
   137b6:	9301      	str	r3, [sp, #4]
   137b8:	68f8      	ldr	r0, [r7, #12]
   137ba:	68b9      	ldr	r1, [r7, #8]
   137bc:	687a      	ldr	r2, [r7, #4]
   137be:	683b      	ldr	r3, [r7, #0]
   137c0:	f000 f806 	bl	137d0 <prvInitialiseNewTimer>
				pxNewTimer->ucStaticallyAllocated = pdFALSE;
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */
		}

		return pxNewTimer;
   137c4:	697b      	ldr	r3, [r7, #20]
	}
   137c6:	4618      	mov	r0, r3
   137c8:	f107 0718 	add.w	r7, r7, #24
   137cc:	46bd      	mov	sp, r7
   137ce:	bd80      	pop	{r7, pc}

000137d0 <prvInitialiseNewTimer>:
									const TickType_t xTimerPeriodInTicks,
									const UBaseType_t uxAutoReload,
									void * const pvTimerID,
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer )
{
   137d0:	b580      	push	{r7, lr}
   137d2:	b086      	sub	sp, #24
   137d4:	af00      	add	r7, sp, #0
   137d6:	60f8      	str	r0, [r7, #12]
   137d8:	60b9      	str	r1, [r7, #8]
   137da:	607a      	str	r2, [r7, #4]
   137dc:	603b      	str	r3, [r7, #0]
	/* 0 is not a valid value for xTimerPeriodInTicks. */
	configASSERT( ( xTimerPeriodInTicks > 0 ) );
   137de:	68bb      	ldr	r3, [r7, #8]
   137e0:	2b00      	cmp	r3, #0
   137e2:	d109      	bne.n	137f8 <prvInitialiseNewTimer+0x28>
   137e4:	f04f 0328 	mov.w	r3, #40	; 0x28
   137e8:	f383 8811 	msr	BASEPRI, r3
   137ec:	f3bf 8f6f 	isb	sy
   137f0:	f3bf 8f4f 	dsb	sy
   137f4:	617b      	str	r3, [r7, #20]
   137f6:	e7fe      	b.n	137f6 <prvInitialiseNewTimer+0x26>

	if( pxNewTimer != NULL )
   137f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   137fa:	2b00      	cmp	r3, #0
   137fc:	d016      	beq.n	1382c <prvInitialiseNewTimer+0x5c>
	{
		/* Ensure the infrastructure used by the timer service task has been
		created/initialised. */
		prvCheckForValidListAndQueue();
   137fe:	f000 fb63 	bl	13ec8 <prvCheckForValidListAndQueue>

		/* Initialise the timer structure members using the function
		parameters. */
		pxNewTimer->pcTimerName = pcTimerName;
   13802:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   13804:	68fa      	ldr	r2, [r7, #12]
   13806:	601a      	str	r2, [r3, #0]
		pxNewTimer->xTimerPeriodInTicks = xTimerPeriodInTicks;
   13808:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   1380a:	68ba      	ldr	r2, [r7, #8]
   1380c:	619a      	str	r2, [r3, #24]
		pxNewTimer->uxAutoReload = uxAutoReload;
   1380e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   13810:	687a      	ldr	r2, [r7, #4]
   13812:	61da      	str	r2, [r3, #28]
		pxNewTimer->pvTimerID = pvTimerID;
   13814:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   13816:	683a      	ldr	r2, [r7, #0]
   13818:	621a      	str	r2, [r3, #32]
		pxNewTimer->pxCallbackFunction = pxCallbackFunction;
   1381a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   1381c:	6a3a      	ldr	r2, [r7, #32]
   1381e:	625a      	str	r2, [r3, #36]	; 0x24
		vListInitialiseItem( &( pxNewTimer->xTimerListItem ) );
   13820:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   13822:	f103 0304 	add.w	r3, r3, #4
   13826:	4618      	mov	r0, r3
   13828:	f7fb fddc 	bl	f3e4 <vListInitialiseItem>
		traceTIMER_CREATE( pxNewTimer );
	}
}
   1382c:	f107 0718 	add.w	r7, r7, #24
   13830:	46bd      	mov	sp, r7
   13832:	bd80      	pop	{r7, pc}

00013834 <xTimerGenericCommand>:
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
   13834:	b580      	push	{r7, lr}
   13836:	b08a      	sub	sp, #40	; 0x28
   13838:	af00      	add	r7, sp, #0
   1383a:	60f8      	str	r0, [r7, #12]
   1383c:	60b9      	str	r1, [r7, #8]
   1383e:	607a      	str	r2, [r7, #4]
   13840:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
   13842:	f04f 0300 	mov.w	r3, #0
   13846:	623b      	str	r3, [r7, #32]
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
   13848:	68fb      	ldr	r3, [r7, #12]
   1384a:	2b00      	cmp	r3, #0
   1384c:	d109      	bne.n	13862 <xTimerGenericCommand+0x2e>
   1384e:	f04f 0328 	mov.w	r3, #40	; 0x28
   13852:	f383 8811 	msr	BASEPRI, r3
   13856:	f3bf 8f6f 	isb	sy
   1385a:	f3bf 8f4f 	dsb	sy
   1385e:	627b      	str	r3, [r7, #36]	; 0x24
   13860:	e7fe      	b.n	13860 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
   13862:	f642 5310 	movw	r3, #11536	; 0x2d10
   13866:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1386a:	681b      	ldr	r3, [r3, #0]
   1386c:	2b00      	cmp	r3, #0
   1386e:	d040      	beq.n	138f2 <xTimerGenericCommand+0xbe>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
   13870:	68bb      	ldr	r3, [r7, #8]
   13872:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
   13874:	687b      	ldr	r3, [r7, #4]
   13876:	61bb      	str	r3, [r7, #24]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
   13878:	68fb      	ldr	r3, [r7, #12]
   1387a:	61fb      	str	r3, [r7, #28]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
   1387c:	68bb      	ldr	r3, [r7, #8]
   1387e:	2b05      	cmp	r3, #5
   13880:	dc27      	bgt.n	138d2 <xTimerGenericCommand+0x9e>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
   13882:	f7fe ff71 	bl	12768 <xTaskGetSchedulerState>
   13886:	4603      	mov	r3, r0
   13888:	2b02      	cmp	r3, #2
   1388a:	d110      	bne.n	138ae <xTimerGenericCommand+0x7a>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
   1388c:	f642 5310 	movw	r3, #11536	; 0x2d10
   13890:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13894:	681a      	ldr	r2, [r3, #0]
   13896:	f107 0314 	add.w	r3, r7, #20
   1389a:	4610      	mov	r0, r2
   1389c:	4619      	mov	r1, r3
   1389e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
   138a0:	f04f 0300 	mov.w	r3, #0
   138a4:	f7fb ffc0 	bl	f828 <xQueueGenericSend>
   138a8:	4603      	mov	r3, r0
   138aa:	623b      	str	r3, [r7, #32]
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
   138ac:	e021      	b.n	138f2 <xTimerGenericCommand+0xbe>
   138ae:	f642 5310 	movw	r3, #11536	; 0x2d10
   138b2:	f2c2 0300 	movt	r3, #8192	; 0x2000
   138b6:	681a      	ldr	r2, [r3, #0]
   138b8:	f107 0314 	add.w	r3, r7, #20
   138bc:	4610      	mov	r0, r2
   138be:	4619      	mov	r1, r3
   138c0:	f04f 0200 	mov.w	r2, #0
   138c4:	f04f 0300 	mov.w	r3, #0
   138c8:	f7fb ffae 	bl	f828 <xQueueGenericSend>
   138cc:	4603      	mov	r3, r0
   138ce:	623b      	str	r3, [r7, #32]
   138d0:	e00f      	b.n	138f2 <xTimerGenericCommand+0xbe>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
   138d2:	f642 5310 	movw	r3, #11536	; 0x2d10
   138d6:	f2c2 0300 	movt	r3, #8192	; 0x2000
   138da:	681a      	ldr	r2, [r3, #0]
   138dc:	f107 0314 	add.w	r3, r7, #20
   138e0:	4610      	mov	r0, r2
   138e2:	4619      	mov	r1, r3
   138e4:	683a      	ldr	r2, [r7, #0]
   138e6:	f04f 0300 	mov.w	r3, #0
   138ea:	f7fc f8b5 	bl	fa58 <xQueueGenericSendFromISR>
   138ee:	4603      	mov	r3, r0
   138f0:	623b      	str	r3, [r7, #32]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
   138f2:	6a3b      	ldr	r3, [r7, #32]
}
   138f4:	4618      	mov	r0, r3
   138f6:	f107 0728 	add.w	r7, r7, #40	; 0x28
   138fa:	46bd      	mov	sp, r7
   138fc:	bd80      	pop	{r7, pc}
   138fe:	bf00      	nop

00013900 <xTimerGetTimerDaemonTaskHandle>:
/*-----------------------------------------------------------*/

TaskHandle_t xTimerGetTimerDaemonTaskHandle( void )
{
   13900:	b480      	push	{r7}
   13902:	b083      	sub	sp, #12
   13904:	af00      	add	r7, sp, #0
	/* If xTimerGetTimerDaemonTaskHandle() is called before the scheduler has been
	started, then xTimerTaskHandle will be NULL. */
	configASSERT( ( xTimerTaskHandle != NULL ) );
   13906:	f642 5314 	movw	r3, #11540	; 0x2d14
   1390a:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1390e:	681b      	ldr	r3, [r3, #0]
   13910:	2b00      	cmp	r3, #0
   13912:	d109      	bne.n	13928 <xTimerGetTimerDaemonTaskHandle+0x28>
   13914:	f04f 0328 	mov.w	r3, #40	; 0x28
   13918:	f383 8811 	msr	BASEPRI, r3
   1391c:	f3bf 8f6f 	isb	sy
   13920:	f3bf 8f4f 	dsb	sy
   13924:	607b      	str	r3, [r7, #4]
   13926:	e7fe      	b.n	13926 <xTimerGetTimerDaemonTaskHandle+0x26>
	return xTimerTaskHandle;
   13928:	f642 5314 	movw	r3, #11540	; 0x2d14
   1392c:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13930:	681b      	ldr	r3, [r3, #0]
}
   13932:	4618      	mov	r0, r3
   13934:	f107 070c 	add.w	r7, r7, #12
   13938:	46bd      	mov	sp, r7
   1393a:	bc80      	pop	{r7}
   1393c:	4770      	bx	lr
   1393e:	bf00      	nop

00013940 <xTimerGetPeriod>:
/*-----------------------------------------------------------*/

TickType_t xTimerGetPeriod( TimerHandle_t xTimer )
{
   13940:	b480      	push	{r7}
   13942:	b085      	sub	sp, #20
   13944:	af00      	add	r7, sp, #0
   13946:	6078      	str	r0, [r7, #4]
Timer_t *pxTimer = xTimer;
   13948:	687b      	ldr	r3, [r7, #4]
   1394a:	60bb      	str	r3, [r7, #8]

	configASSERT( xTimer );
   1394c:	687b      	ldr	r3, [r7, #4]
   1394e:	2b00      	cmp	r3, #0
   13950:	d109      	bne.n	13966 <xTimerGetPeriod+0x26>
   13952:	f04f 0328 	mov.w	r3, #40	; 0x28
   13956:	f383 8811 	msr	BASEPRI, r3
   1395a:	f3bf 8f6f 	isb	sy
   1395e:	f3bf 8f4f 	dsb	sy
   13962:	60fb      	str	r3, [r7, #12]
   13964:	e7fe      	b.n	13964 <xTimerGetPeriod+0x24>
	return pxTimer->xTimerPeriodInTicks;
   13966:	68bb      	ldr	r3, [r7, #8]
   13968:	699b      	ldr	r3, [r3, #24]
}
   1396a:	4618      	mov	r0, r3
   1396c:	f107 0714 	add.w	r7, r7, #20
   13970:	46bd      	mov	sp, r7
   13972:	bc80      	pop	{r7}
   13974:	4770      	bx	lr
   13976:	bf00      	nop

00013978 <xTimerGetExpiryTime>:
/*-----------------------------------------------------------*/

TickType_t xTimerGetExpiryTime( TimerHandle_t xTimer )
{
   13978:	b480      	push	{r7}
   1397a:	b087      	sub	sp, #28
   1397c:	af00      	add	r7, sp, #0
   1397e:	6078      	str	r0, [r7, #4]
Timer_t * pxTimer =  xTimer;
   13980:	687b      	ldr	r3, [r7, #4]
   13982:	60fb      	str	r3, [r7, #12]
TickType_t xReturn;

	configASSERT( xTimer );
   13984:	687b      	ldr	r3, [r7, #4]
   13986:	2b00      	cmp	r3, #0
   13988:	d109      	bne.n	1399e <xTimerGetExpiryTime+0x26>
   1398a:	f04f 0328 	mov.w	r3, #40	; 0x28
   1398e:	f383 8811 	msr	BASEPRI, r3
   13992:	f3bf 8f6f 	isb	sy
   13996:	f3bf 8f4f 	dsb	sy
   1399a:	617b      	str	r3, [r7, #20]
   1399c:	e7fe      	b.n	1399c <xTimerGetExpiryTime+0x24>
	xReturn = listGET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ) );
   1399e:	68fb      	ldr	r3, [r7, #12]
   139a0:	685b      	ldr	r3, [r3, #4]
   139a2:	613b      	str	r3, [r7, #16]
	return xReturn;
   139a4:	693b      	ldr	r3, [r7, #16]
}
   139a6:	4618      	mov	r0, r3
   139a8:	f107 071c 	add.w	r7, r7, #28
   139ac:	46bd      	mov	sp, r7
   139ae:	bc80      	pop	{r7}
   139b0:	4770      	bx	lr
   139b2:	bf00      	nop

000139b4 <pcTimerGetName>:
/*-----------------------------------------------------------*/

const char * pcTimerGetName( TimerHandle_t xTimer ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
{
   139b4:	b480      	push	{r7}
   139b6:	b085      	sub	sp, #20
   139b8:	af00      	add	r7, sp, #0
   139ba:	6078      	str	r0, [r7, #4]
Timer_t *pxTimer = xTimer;
   139bc:	687b      	ldr	r3, [r7, #4]
   139be:	60bb      	str	r3, [r7, #8]

	configASSERT( xTimer );
   139c0:	687b      	ldr	r3, [r7, #4]
   139c2:	2b00      	cmp	r3, #0
   139c4:	d109      	bne.n	139da <pcTimerGetName+0x26>
   139c6:	f04f 0328 	mov.w	r3, #40	; 0x28
   139ca:	f383 8811 	msr	BASEPRI, r3
   139ce:	f3bf 8f6f 	isb	sy
   139d2:	f3bf 8f4f 	dsb	sy
   139d6:	60fb      	str	r3, [r7, #12]
   139d8:	e7fe      	b.n	139d8 <pcTimerGetName+0x24>
	return pxTimer->pcTimerName;
   139da:	68bb      	ldr	r3, [r7, #8]
   139dc:	681b      	ldr	r3, [r3, #0]
}
   139de:	4618      	mov	r0, r3
   139e0:	f107 0714 	add.w	r7, r7, #20
   139e4:	46bd      	mov	sp, r7
   139e6:	bc80      	pop	{r7}
   139e8:	4770      	bx	lr
   139ea:	bf00      	nop

000139ec <prvProcessExpiredTimer>:
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
   139ec:	b580      	push	{r7, lr}
   139ee:	b088      	sub	sp, #32
   139f0:	af02      	add	r7, sp, #8
   139f2:	6078      	str	r0, [r7, #4]
   139f4:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
   139f6:	f642 5308 	movw	r3, #11528	; 0x2d08
   139fa:	f2c2 0300 	movt	r3, #8192	; 0x2000
   139fe:	681b      	ldr	r3, [r3, #0]
   13a00:	68db      	ldr	r3, [r3, #12]
   13a02:	68db      	ldr	r3, [r3, #12]
   13a04:	613b      	str	r3, [r7, #16]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
   13a06:	693b      	ldr	r3, [r7, #16]
   13a08:	f103 0304 	add.w	r3, r3, #4
   13a0c:	4618      	mov	r0, r3
   13a0e:	f7fb fd55 	bl	f4bc <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
   13a12:	693b      	ldr	r3, [r7, #16]
   13a14:	69db      	ldr	r3, [r3, #28]
   13a16:	2b01      	cmp	r3, #1
   13a18:	d126      	bne.n	13a68 <prvProcessExpiredTimer+0x7c>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
   13a1a:	693b      	ldr	r3, [r7, #16]
   13a1c:	699a      	ldr	r2, [r3, #24]
   13a1e:	687b      	ldr	r3, [r7, #4]
   13a20:	4413      	add	r3, r2
   13a22:	6938      	ldr	r0, [r7, #16]
   13a24:	4619      	mov	r1, r3
   13a26:	683a      	ldr	r2, [r7, #0]
   13a28:	687b      	ldr	r3, [r7, #4]
   13a2a:	f000 f8e3 	bl	13bf4 <prvInsertTimerInActiveList>
   13a2e:	4603      	mov	r3, r0
   13a30:	2b00      	cmp	r3, #0
   13a32:	d019      	beq.n	13a68 <prvProcessExpiredTimer+0x7c>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
   13a34:	f04f 0300 	mov.w	r3, #0
   13a38:	9300      	str	r3, [sp, #0]
   13a3a:	6938      	ldr	r0, [r7, #16]
   13a3c:	f04f 0100 	mov.w	r1, #0
   13a40:	687a      	ldr	r2, [r7, #4]
   13a42:	f04f 0300 	mov.w	r3, #0
   13a46:	f7ff fef5 	bl	13834 <xTimerGenericCommand>
   13a4a:	4603      	mov	r3, r0
   13a4c:	60fb      	str	r3, [r7, #12]
			configASSERT( xResult );
   13a4e:	68fb      	ldr	r3, [r7, #12]
   13a50:	2b00      	cmp	r3, #0
   13a52:	d109      	bne.n	13a68 <prvProcessExpiredTimer+0x7c>
   13a54:	f04f 0328 	mov.w	r3, #40	; 0x28
   13a58:	f383 8811 	msr	BASEPRI, r3
   13a5c:	f3bf 8f6f 	isb	sy
   13a60:	f3bf 8f4f 	dsb	sy
   13a64:	617b      	str	r3, [r7, #20]
   13a66:	e7fe      	b.n	13a66 <prvProcessExpiredTimer+0x7a>
	{
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
   13a68:	693b      	ldr	r3, [r7, #16]
   13a6a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
   13a6c:	6938      	ldr	r0, [r7, #16]
   13a6e:	4798      	blx	r3
}
   13a70:	f107 0718 	add.w	r7, r7, #24
   13a74:	46bd      	mov	sp, r7
   13a76:	bd80      	pop	{r7, pc}

00013a78 <prvTimerTask>:
/*-----------------------------------------------------------*/

static void prvTimerTask( void *pvParameters )
{
   13a78:	b580      	push	{r7, lr}
   13a7a:	b084      	sub	sp, #16
   13a7c:	af00      	add	r7, sp, #0
   13a7e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
   13a80:	f107 0308 	add.w	r3, r7, #8
   13a84:	4618      	mov	r0, r3
   13a86:	f000 f863 	bl	13b50 <prvGetNextExpireTime>
   13a8a:	4603      	mov	r3, r0
   13a8c:	60fb      	str	r3, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
   13a8e:	68bb      	ldr	r3, [r7, #8]
   13a90:	68f8      	ldr	r0, [r7, #12]
   13a92:	4619      	mov	r1, r3
   13a94:	f000 f804 	bl	13aa0 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
   13a98:	f000 f8f8 	bl	13c8c <prvProcessReceivedCommands>
	}
   13a9c:	e7f0      	b.n	13a80 <prvTimerTask+0x8>
   13a9e:	bf00      	nop

00013aa0 <prvProcessTimerOrBlockTask>:
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
   13aa0:	b580      	push	{r7, lr}
   13aa2:	b084      	sub	sp, #16
   13aa4:	af00      	add	r7, sp, #0
   13aa6:	6078      	str	r0, [r7, #4]
   13aa8:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
   13aaa:	f7fd fe65 	bl	11778 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
   13aae:	f107 0308 	add.w	r3, r7, #8
   13ab2:	4618      	mov	r0, r3
   13ab4:	f000 f876 	bl	13ba4 <prvSampleTimeNow>
   13ab8:	4603      	mov	r3, r0
   13aba:	60fb      	str	r3, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
   13abc:	68bb      	ldr	r3, [r7, #8]
   13abe:	2b00      	cmp	r3, #0
   13ac0:	d13e      	bne.n	13b40 <prvProcessTimerOrBlockTask+0xa0>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
   13ac2:	683b      	ldr	r3, [r7, #0]
   13ac4:	2b00      	cmp	r3, #0
   13ac6:	d10b      	bne.n	13ae0 <prvProcessTimerOrBlockTask+0x40>
   13ac8:	687a      	ldr	r2, [r7, #4]
   13aca:	68fb      	ldr	r3, [r7, #12]
   13acc:	429a      	cmp	r2, r3
   13ace:	d807      	bhi.n	13ae0 <prvProcessTimerOrBlockTask+0x40>
			{
				( void ) xTaskResumeAll();
   13ad0:	f7fd fe64 	bl	1179c <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
   13ad4:	6878      	ldr	r0, [r7, #4]
   13ad6:	68f9      	ldr	r1, [r7, #12]
   13ad8:	f7ff ff88 	bl	139ec <prvProcessExpiredTimer>
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
		if( xTimerListsWereSwitched == pdFALSE )
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
   13adc:	bf00      	nop
   13ade:	e033      	b.n	13b48 <prvProcessTimerOrBlockTask+0xa8>
				time has not been reached yet.  This task should therefore
				block to wait for the next expire time or a command to be
				received - whichever comes first.  The following line cannot
				be reached unless xNextExpireTime > xTimeNow, except in the
				case when the current timer list is empty. */
				if( xListWasEmpty != pdFALSE )
   13ae0:	683b      	ldr	r3, [r7, #0]
   13ae2:	2b00      	cmp	r3, #0
   13ae4:	d00d      	beq.n	13b02 <prvProcessTimerOrBlockTask+0x62>
				{
					/* The current timer list is empty - is the overflow list
					also empty? */
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
   13ae6:	f642 530c 	movw	r3, #11532	; 0x2d0c
   13aea:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13aee:	681b      	ldr	r3, [r3, #0]
   13af0:	681b      	ldr	r3, [r3, #0]
   13af2:	2b00      	cmp	r3, #0
   13af4:	d102      	bne.n	13afc <prvProcessTimerOrBlockTask+0x5c>
   13af6:	f04f 0301 	mov.w	r3, #1
   13afa:	e001      	b.n	13b00 <prvProcessTimerOrBlockTask+0x60>
   13afc:	f04f 0300 	mov.w	r3, #0
   13b00:	603b      	str	r3, [r7, #0]
				}

				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
   13b02:	f642 5310 	movw	r3, #11536	; 0x2d10
   13b06:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13b0a:	681a      	ldr	r2, [r3, #0]
   13b0c:	6879      	ldr	r1, [r7, #4]
   13b0e:	68fb      	ldr	r3, [r7, #12]
   13b10:	ebc3 0301 	rsb	r3, r3, r1
   13b14:	4610      	mov	r0, r2
   13b16:	4619      	mov	r1, r3
   13b18:	683a      	ldr	r2, [r7, #0]
   13b1a:	f7fc ff0f 	bl	1093c <vQueueWaitForMessageRestricted>

				if( xTaskResumeAll() == pdFALSE )
   13b1e:	f7fd fe3d 	bl	1179c <xTaskResumeAll>
   13b22:	4603      	mov	r3, r0
   13b24:	2b00      	cmp	r3, #0
   13b26:	d10e      	bne.n	13b46 <prvProcessTimerOrBlockTask+0xa6>
				{
					/* Yield to wait for either a command to arrive, or the
					block time to expire.  If a command arrived between the
					critical section being exited and this yield then the yield
					will not cause the task to block. */
					portYIELD_WITHIN_API();
   13b28:	f64e 5304 	movw	r3, #60676	; 0xed04
   13b2c:	f2ce 0300 	movt	r3, #57344	; 0xe000
   13b30:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
   13b34:	601a      	str	r2, [r3, #0]
   13b36:	f3bf 8f4f 	dsb	sy
   13b3a:	f3bf 8f6f 	isb	sy
   13b3e:	e003      	b.n	13b48 <prvProcessTimerOrBlockTask+0xa8>
				}
			}
		}
		else
		{
			( void ) xTaskResumeAll();
   13b40:	f7fd fe2c 	bl	1179c <xTaskResumeAll>
   13b44:	e000      	b.n	13b48 <prvProcessTimerOrBlockTask+0xa8>
				{
					/* Yield to wait for either a command to arrive, or the
					block time to expire.  If a command arrived between the
					critical section being exited and this yield then the yield
					will not cause the task to block. */
					portYIELD_WITHIN_API();
   13b46:	bf00      	nop
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
   13b48:	f107 0710 	add.w	r7, r7, #16
   13b4c:	46bd      	mov	sp, r7
   13b4e:	bd80      	pop	{r7, pc}

00013b50 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
   13b50:	b480      	push	{r7}
   13b52:	b085      	sub	sp, #20
   13b54:	af00      	add	r7, sp, #0
   13b56:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
   13b58:	f642 5308 	movw	r3, #11528	; 0x2d08
   13b5c:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13b60:	681b      	ldr	r3, [r3, #0]
   13b62:	681b      	ldr	r3, [r3, #0]
   13b64:	2b00      	cmp	r3, #0
   13b66:	d102      	bne.n	13b6e <prvGetNextExpireTime+0x1e>
   13b68:	f04f 0301 	mov.w	r3, #1
   13b6c:	e001      	b.n	13b72 <prvGetNextExpireTime+0x22>
   13b6e:	f04f 0300 	mov.w	r3, #0
   13b72:	687a      	ldr	r2, [r7, #4]
   13b74:	6013      	str	r3, [r2, #0]
	if( *pxListWasEmpty == pdFALSE )
   13b76:	687b      	ldr	r3, [r7, #4]
   13b78:	681b      	ldr	r3, [r3, #0]
   13b7a:	2b00      	cmp	r3, #0
   13b7c:	d108      	bne.n	13b90 <prvGetNextExpireTime+0x40>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
   13b7e:	f642 5308 	movw	r3, #11528	; 0x2d08
   13b82:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13b86:	681b      	ldr	r3, [r3, #0]
   13b88:	68db      	ldr	r3, [r3, #12]
   13b8a:	681b      	ldr	r3, [r3, #0]
   13b8c:	60fb      	str	r3, [r7, #12]
   13b8e:	e002      	b.n	13b96 <prvGetNextExpireTime+0x46>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
   13b90:	f04f 0300 	mov.w	r3, #0
   13b94:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
   13b96:	68fb      	ldr	r3, [r7, #12]
}
   13b98:	4618      	mov	r0, r3
   13b9a:	f107 0714 	add.w	r7, r7, #20
   13b9e:	46bd      	mov	sp, r7
   13ba0:	bc80      	pop	{r7}
   13ba2:	4770      	bx	lr

00013ba4 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
   13ba4:	b580      	push	{r7, lr}
   13ba6:	b084      	sub	sp, #16
   13ba8:	af00      	add	r7, sp, #0
   13baa:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
   13bac:	f7fd fec6 	bl	1193c <xTaskGetTickCount>
   13bb0:	4603      	mov	r3, r0
   13bb2:	60fb      	str	r3, [r7, #12]

	if( xTimeNow < xLastTime )
   13bb4:	f642 5318 	movw	r3, #11544	; 0x2d18
   13bb8:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13bbc:	681b      	ldr	r3, [r3, #0]
   13bbe:	68fa      	ldr	r2, [r7, #12]
   13bc0:	429a      	cmp	r2, r3
   13bc2:	d206      	bcs.n	13bd2 <prvSampleTimeNow+0x2e>
	{
		prvSwitchTimerLists();
   13bc4:	f000 f906 	bl	13dd4 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
   13bc8:	687b      	ldr	r3, [r7, #4]
   13bca:	f04f 0201 	mov.w	r2, #1
   13bce:	601a      	str	r2, [r3, #0]
   13bd0:	e003      	b.n	13bda <prvSampleTimeNow+0x36>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
   13bd2:	687b      	ldr	r3, [r7, #4]
   13bd4:	f04f 0200 	mov.w	r2, #0
   13bd8:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
   13bda:	f642 5318 	movw	r3, #11544	; 0x2d18
   13bde:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13be2:	68fa      	ldr	r2, [r7, #12]
   13be4:	601a      	str	r2, [r3, #0]

	return xTimeNow;
   13be6:	68fb      	ldr	r3, [r7, #12]
}
   13be8:	4618      	mov	r0, r3
   13bea:	f107 0710 	add.w	r7, r7, #16
   13bee:	46bd      	mov	sp, r7
   13bf0:	bd80      	pop	{r7, pc}
   13bf2:	bf00      	nop

00013bf4 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
   13bf4:	b580      	push	{r7, lr}
   13bf6:	b086      	sub	sp, #24
   13bf8:	af00      	add	r7, sp, #0
   13bfa:	60f8      	str	r0, [r7, #12]
   13bfc:	60b9      	str	r1, [r7, #8]
   13bfe:	607a      	str	r2, [r7, #4]
   13c00:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
   13c02:	f04f 0300 	mov.w	r3, #0
   13c06:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
   13c08:	68fb      	ldr	r3, [r7, #12]
   13c0a:	68ba      	ldr	r2, [r7, #8]
   13c0c:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
   13c0e:	68fb      	ldr	r3, [r7, #12]
   13c10:	68fa      	ldr	r2, [r7, #12]
   13c12:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
   13c14:	68ba      	ldr	r2, [r7, #8]
   13c16:	687b      	ldr	r3, [r7, #4]
   13c18:	429a      	cmp	r2, r3
   13c1a:	d818      	bhi.n	13c4e <prvInsertTimerInActiveList+0x5a>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
   13c1c:	687a      	ldr	r2, [r7, #4]
   13c1e:	683b      	ldr	r3, [r7, #0]
   13c20:	ebc3 0202 	rsb	r2, r3, r2
   13c24:	68fb      	ldr	r3, [r7, #12]
   13c26:	699b      	ldr	r3, [r3, #24]
   13c28:	429a      	cmp	r2, r3
   13c2a:	d303      	bcc.n	13c34 <prvInsertTimerInActiveList+0x40>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
   13c2c:	f04f 0301 	mov.w	r3, #1
   13c30:	617b      	str	r3, [r7, #20]
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
   13c32:	e024      	b.n	13c7e <prvInsertTimerInActiveList+0x8a>
   13c34:	f642 530c 	movw	r3, #11532	; 0x2d0c
   13c38:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13c3c:	681a      	ldr	r2, [r3, #0]
   13c3e:	68fb      	ldr	r3, [r7, #12]
   13c40:	f103 0304 	add.w	r3, r3, #4
   13c44:	4610      	mov	r0, r2
   13c46:	4619      	mov	r1, r3
   13c48:	f7fb fbfe 	bl	f448 <vListInsert>
   13c4c:	e017      	b.n	13c7e <prvInsertTimerInActiveList+0x8a>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
   13c4e:	687a      	ldr	r2, [r7, #4]
   13c50:	683b      	ldr	r3, [r7, #0]
   13c52:	429a      	cmp	r2, r3
   13c54:	d207      	bcs.n	13c66 <prvInsertTimerInActiveList+0x72>
   13c56:	68ba      	ldr	r2, [r7, #8]
   13c58:	683b      	ldr	r3, [r7, #0]
   13c5a:	429a      	cmp	r2, r3
   13c5c:	d303      	bcc.n	13c66 <prvInsertTimerInActiveList+0x72>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
   13c5e:	f04f 0301 	mov.w	r3, #1
   13c62:	617b      	str	r3, [r7, #20]
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
   13c64:	e00b      	b.n	13c7e <prvInsertTimerInActiveList+0x8a>
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
   13c66:	f642 5308 	movw	r3, #11528	; 0x2d08
   13c6a:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13c6e:	681a      	ldr	r2, [r3, #0]
   13c70:	68fb      	ldr	r3, [r7, #12]
   13c72:	f103 0304 	add.w	r3, r3, #4
   13c76:	4610      	mov	r0, r2
   13c78:	4619      	mov	r1, r3
   13c7a:	f7fb fbe5 	bl	f448 <vListInsert>
		}
	}

	return xProcessTimerNow;
   13c7e:	697b      	ldr	r3, [r7, #20]
}
   13c80:	4618      	mov	r0, r3
   13c82:	f107 0718 	add.w	r7, r7, #24
   13c86:	46bd      	mov	sp, r7
   13c88:	bd80      	pop	{r7, pc}
   13c8a:	bf00      	nop

00013c8c <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
   13c8c:	b580      	push	{r7, lr}
   13c8e:	b08c      	sub	sp, #48	; 0x30
   13c90:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
   13c92:	e089      	b.n	13da8 <prvProcessReceivedCommands+0x11c>
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
   13c94:	68bb      	ldr	r3, [r7, #8]
   13c96:	2b00      	cmp	r3, #0
   13c98:	f2c0 8086 	blt.w	13da8 <prvProcessReceivedCommands+0x11c>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
   13c9c:	693b      	ldr	r3, [r7, #16]
   13c9e:	617b      	str	r3, [r7, #20]

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
   13ca0:	697b      	ldr	r3, [r7, #20]
   13ca2:	695b      	ldr	r3, [r3, #20]
   13ca4:	2b00      	cmp	r3, #0
   13ca6:	d005      	beq.n	13cb4 <prvProcessReceivedCommands+0x28>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
   13ca8:	697b      	ldr	r3, [r7, #20]
   13caa:	f103 0304 	add.w	r3, r3, #4
   13cae:	4618      	mov	r0, r3
   13cb0:	f7fb fc04 	bl	f4bc <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
   13cb4:	f107 0304 	add.w	r3, r7, #4
   13cb8:	4618      	mov	r0, r3
   13cba:	f7ff ff73 	bl	13ba4 <prvSampleTimeNow>
   13cbe:	4603      	mov	r3, r0
   13cc0:	61fb      	str	r3, [r7, #28]

			switch( xMessage.xMessageID )
   13cc2:	68bb      	ldr	r3, [r7, #8]
   13cc4:	2b09      	cmp	r3, #9
   13cc6:	d86f      	bhi.n	13da8 <prvProcessReceivedCommands+0x11c>
   13cc8:	a201      	add	r2, pc, #4	; (adr r2, 13cd0 <prvProcessReceivedCommands+0x44>)
   13cca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
   13cce:	bf00      	nop
   13cd0:	00013cf9 	.word	0x00013cf9
   13cd4:	00013cf9 	.word	0x00013cf9
   13cd8:	00013cf9 	.word	0x00013cf9
   13cdc:	00013da9 	.word	0x00013da9
   13ce0:	00013d5f 	.word	0x00013d5f
   13ce4:	00013d97 	.word	0x00013d97
   13ce8:	00013cf9 	.word	0x00013cf9
   13cec:	00013cf9 	.word	0x00013cf9
   13cf0:	00013da9 	.word	0x00013da9
   13cf4:	00013d5f 	.word	0x00013d5f
			    case tmrCOMMAND_START_FROM_ISR :
			    case tmrCOMMAND_RESET :
			    case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
   13cf8:	68fa      	ldr	r2, [r7, #12]
   13cfa:	697b      	ldr	r3, [r7, #20]
   13cfc:	699b      	ldr	r3, [r3, #24]
   13cfe:	441a      	add	r2, r3
   13d00:	68fb      	ldr	r3, [r7, #12]
   13d02:	6978      	ldr	r0, [r7, #20]
   13d04:	4611      	mov	r1, r2
   13d06:	69fa      	ldr	r2, [r7, #28]
   13d08:	f7ff ff74 	bl	13bf4 <prvInsertTimerInActiveList>
   13d0c:	4603      	mov	r3, r0
   13d0e:	2b00      	cmp	r3, #0
   13d10:	d045      	beq.n	13d9e <prvProcessReceivedCommands+0x112>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
   13d12:	697b      	ldr	r3, [r7, #20]
   13d14:	6a5b      	ldr	r3, [r3, #36]	; 0x24
   13d16:	6978      	ldr	r0, [r7, #20]
   13d18:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
   13d1a:	697b      	ldr	r3, [r7, #20]
   13d1c:	69db      	ldr	r3, [r3, #28]
   13d1e:	2b01      	cmp	r3, #1
   13d20:	d13f      	bne.n	13da2 <prvProcessReceivedCommands+0x116>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
   13d22:	68fa      	ldr	r2, [r7, #12]
   13d24:	697b      	ldr	r3, [r7, #20]
   13d26:	699b      	ldr	r3, [r3, #24]
   13d28:	4413      	add	r3, r2
   13d2a:	f04f 0200 	mov.w	r2, #0
   13d2e:	9200      	str	r2, [sp, #0]
   13d30:	6978      	ldr	r0, [r7, #20]
   13d32:	f04f 0100 	mov.w	r1, #0
   13d36:	461a      	mov	r2, r3
   13d38:	f04f 0300 	mov.w	r3, #0
   13d3c:	f7ff fd7a 	bl	13834 <xTimerGenericCommand>
   13d40:	4603      	mov	r3, r0
   13d42:	61bb      	str	r3, [r7, #24]
							configASSERT( xResult );
   13d44:	69bb      	ldr	r3, [r7, #24]
   13d46:	2b00      	cmp	r3, #0
   13d48:	d12d      	bne.n	13da6 <prvProcessReceivedCommands+0x11a>
   13d4a:	f04f 0328 	mov.w	r3, #40	; 0x28
   13d4e:	f383 8811 	msr	BASEPRI, r3
   13d52:	f3bf 8f6f 	isb	sy
   13d56:	f3bf 8f4f 	dsb	sy
   13d5a:	623b      	str	r3, [r7, #32]
   13d5c:	e7fe      	b.n	13d5c <prvProcessReceivedCommands+0xd0>
					There is nothing to do here. */
					break;

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
   13d5e:	68fa      	ldr	r2, [r7, #12]
   13d60:	697b      	ldr	r3, [r7, #20]
   13d62:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
   13d64:	697b      	ldr	r3, [r7, #20]
   13d66:	699b      	ldr	r3, [r3, #24]
   13d68:	2b00      	cmp	r3, #0
   13d6a:	d109      	bne.n	13d80 <prvProcessReceivedCommands+0xf4>
   13d6c:	f04f 0328 	mov.w	r3, #40	; 0x28
   13d70:	f383 8811 	msr	BASEPRI, r3
   13d74:	f3bf 8f6f 	isb	sy
   13d78:	f3bf 8f4f 	dsb	sy
   13d7c:	627b      	str	r3, [r7, #36]	; 0x24
   13d7e:	e7fe      	b.n	13d7e <prvProcessReceivedCommands+0xf2>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
   13d80:	697b      	ldr	r3, [r7, #20]
   13d82:	699a      	ldr	r2, [r3, #24]
   13d84:	69fb      	ldr	r3, [r7, #28]
   13d86:	4413      	add	r3, r2
   13d88:	6978      	ldr	r0, [r7, #20]
   13d8a:	4619      	mov	r1, r3
   13d8c:	69fa      	ldr	r2, [r7, #28]
   13d8e:	69fb      	ldr	r3, [r7, #28]
   13d90:	f7ff ff30 	bl	13bf4 <prvInsertTimerInActiveList>
					break;
   13d94:	e008      	b.n	13da8 <prvProcessReceivedCommands+0x11c>
					allocated. */
					#if( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) )
					{
						/* The timer can only have been allocated dynamically -
						free it again. */
						vPortFree( pxTimer );
   13d96:	6978      	ldr	r0, [r7, #20]
   13d98:	f000 fa08 	bl	141ac <vPortFree>
   13d9c:	e004      	b.n	13da8 <prvProcessReceivedCommands+0x11c>
					}
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}
					break;
   13d9e:	bf00      	nop
   13da0:	e002      	b.n	13da8 <prvProcessReceivedCommands+0x11c>
   13da2:	bf00      	nop
   13da4:	e000      	b.n	13da8 <prvProcessReceivedCommands+0x11c>
   13da6:	bf00      	nop
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
   13da8:	f642 5310 	movw	r3, #11536	; 0x2d10
   13dac:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13db0:	681a      	ldr	r2, [r3, #0]
   13db2:	f107 0308 	add.w	r3, r7, #8
   13db6:	4610      	mov	r0, r2
   13db8:	4619      	mov	r1, r3
   13dba:	f04f 0200 	mov.w	r2, #0
   13dbe:	f7fb ff83 	bl	fcc8 <xQueueReceive>
   13dc2:	4603      	mov	r3, r0
   13dc4:	2b00      	cmp	r3, #0
   13dc6:	f47f af65 	bne.w	13c94 <prvProcessReceivedCommands+0x8>
					/* Don't expect to get here. */
					break;
			}
		}
	}
}
   13dca:	f107 0728 	add.w	r7, r7, #40	; 0x28
   13dce:	46bd      	mov	sp, r7
   13dd0:	bd80      	pop	{r7, pc}
   13dd2:	bf00      	nop

00013dd4 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
   13dd4:	b580      	push	{r7, lr}
   13dd6:	b088      	sub	sp, #32
   13dd8:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
   13dda:	e053      	b.n	13e84 <prvSwitchTimerLists+0xb0>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
   13ddc:	f642 5308 	movw	r3, #11528	; 0x2d08
   13de0:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13de4:	681b      	ldr	r3, [r3, #0]
   13de6:	68db      	ldr	r3, [r3, #12]
   13de8:	681b      	ldr	r3, [r3, #0]
   13dea:	603b      	str	r3, [r7, #0]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
   13dec:	f642 5308 	movw	r3, #11528	; 0x2d08
   13df0:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13df4:	681b      	ldr	r3, [r3, #0]
   13df6:	68db      	ldr	r3, [r3, #12]
   13df8:	68db      	ldr	r3, [r3, #12]
   13dfa:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
   13dfc:	68fb      	ldr	r3, [r7, #12]
   13dfe:	f103 0304 	add.w	r3, r3, #4
   13e02:	4618      	mov	r0, r3
   13e04:	f7fb fb5a 	bl	f4bc <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
   13e08:	68fb      	ldr	r3, [r7, #12]
   13e0a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
   13e0c:	68f8      	ldr	r0, [r7, #12]
   13e0e:	4798      	blx	r3

		if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
   13e10:	68fb      	ldr	r3, [r7, #12]
   13e12:	69db      	ldr	r3, [r3, #28]
   13e14:	2b01      	cmp	r3, #1
   13e16:	d135      	bne.n	13e84 <prvSwitchTimerLists+0xb0>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
   13e18:	68fb      	ldr	r3, [r7, #12]
   13e1a:	699a      	ldr	r2, [r3, #24]
   13e1c:	683b      	ldr	r3, [r7, #0]
   13e1e:	4413      	add	r3, r2
   13e20:	607b      	str	r3, [r7, #4]
			if( xReloadTime > xNextExpireTime )
   13e22:	687a      	ldr	r2, [r7, #4]
   13e24:	683b      	ldr	r3, [r7, #0]
   13e26:	429a      	cmp	r2, r3
   13e28:	d912      	bls.n	13e50 <prvSwitchTimerLists+0x7c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
   13e2a:	68fb      	ldr	r3, [r7, #12]
   13e2c:	687a      	ldr	r2, [r7, #4]
   13e2e:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
   13e30:	68fb      	ldr	r3, [r7, #12]
   13e32:	68fa      	ldr	r2, [r7, #12]
   13e34:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
   13e36:	f642 5308 	movw	r3, #11528	; 0x2d08
   13e3a:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13e3e:	681a      	ldr	r2, [r3, #0]
   13e40:	68fb      	ldr	r3, [r7, #12]
   13e42:	f103 0304 	add.w	r3, r3, #4
   13e46:	4610      	mov	r0, r2
   13e48:	4619      	mov	r1, r3
   13e4a:	f7fb fafd 	bl	f448 <vListInsert>
   13e4e:	e019      	b.n	13e84 <prvSwitchTimerLists+0xb0>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
   13e50:	f04f 0300 	mov.w	r3, #0
   13e54:	9300      	str	r3, [sp, #0]
   13e56:	68f8      	ldr	r0, [r7, #12]
   13e58:	f04f 0100 	mov.w	r1, #0
   13e5c:	683a      	ldr	r2, [r7, #0]
   13e5e:	f04f 0300 	mov.w	r3, #0
   13e62:	f7ff fce7 	bl	13834 <xTimerGenericCommand>
   13e66:	4603      	mov	r3, r0
   13e68:	613b      	str	r3, [r7, #16]
				configASSERT( xResult );
   13e6a:	693b      	ldr	r3, [r7, #16]
   13e6c:	2b00      	cmp	r3, #0
   13e6e:	d109      	bne.n	13e84 <prvSwitchTimerLists+0xb0>
   13e70:	f04f 0328 	mov.w	r3, #40	; 0x28
   13e74:	f383 8811 	msr	BASEPRI, r3
   13e78:	f3bf 8f6f 	isb	sy
   13e7c:	f3bf 8f4f 	dsb	sy
   13e80:	617b      	str	r3, [r7, #20]
   13e82:	e7fe      	b.n	13e82 <prvSwitchTimerLists+0xae>

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
   13e84:	f642 5308 	movw	r3, #11528	; 0x2d08
   13e88:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13e8c:	681b      	ldr	r3, [r3, #0]
   13e8e:	681b      	ldr	r3, [r3, #0]
   13e90:	2b00      	cmp	r3, #0
   13e92:	d1a3      	bne.n	13ddc <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
   13e94:	f642 5308 	movw	r3, #11528	; 0x2d08
   13e98:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13e9c:	681b      	ldr	r3, [r3, #0]
   13e9e:	60bb      	str	r3, [r7, #8]
	pxCurrentTimerList = pxOverflowTimerList;
   13ea0:	f642 530c 	movw	r3, #11532	; 0x2d0c
   13ea4:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13ea8:	681a      	ldr	r2, [r3, #0]
   13eaa:	f642 5308 	movw	r3, #11528	; 0x2d08
   13eae:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13eb2:	601a      	str	r2, [r3, #0]
	pxOverflowTimerList = pxTemp;
   13eb4:	f642 530c 	movw	r3, #11532	; 0x2d0c
   13eb8:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13ebc:	68ba      	ldr	r2, [r7, #8]
   13ebe:	601a      	str	r2, [r3, #0]
}
   13ec0:	f107 0718 	add.w	r7, r7, #24
   13ec4:	46bd      	mov	sp, r7
   13ec6:	bd80      	pop	{r7, pc}

00013ec8 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
   13ec8:	b580      	push	{r7, lr}
   13eca:	af00      	add	r7, sp, #0
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
   13ecc:	f000 fb34 	bl	14538 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
   13ed0:	f642 5310 	movw	r3, #11536	; 0x2d10
   13ed4:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13ed8:	681b      	ldr	r3, [r3, #0]
   13eda:	2b00      	cmp	r3, #0
   13edc:	d12b      	bne.n	13f36 <prvCheckForValidListAndQueue+0x6e>
		{
			vListInitialise( &xActiveTimerList1 );
   13ede:	f642 40e0 	movw	r0, #11488	; 0x2ce0
   13ee2:	f2c2 0000 	movt	r0, #8192	; 0x2000
   13ee6:	f7fb fa59 	bl	f39c <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
   13eea:	f642 40f4 	movw	r0, #11508	; 0x2cf4
   13eee:	f2c2 0000 	movt	r0, #8192	; 0x2000
   13ef2:	f7fb fa53 	bl	f39c <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
   13ef6:	f642 5308 	movw	r3, #11528	; 0x2d08
   13efa:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13efe:	f642 42e0 	movw	r2, #11488	; 0x2ce0
   13f02:	f2c2 0200 	movt	r2, #8192	; 0x2000
   13f06:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
   13f08:	f642 530c 	movw	r3, #11532	; 0x2d0c
   13f0c:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13f10:	f642 42f4 	movw	r2, #11508	; 0x2cf4
   13f14:	f2c2 0200 	movt	r2, #8192	; 0x2000
   13f18:	601a      	str	r2, [r3, #0]

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
			}
			#else
			{
				xTimerQueue = xQueueCreate( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, sizeof( DaemonTaskMessage_t ) );
   13f1a:	f04f 000a 	mov.w	r0, #10
   13f1e:	f04f 010c 	mov.w	r1, #12
   13f22:	f04f 0200 	mov.w	r2, #0
   13f26:	f7fb fb6b 	bl	f600 <xQueueGenericCreate>
   13f2a:	4602      	mov	r2, r0
   13f2c:	f642 5310 	movw	r3, #11536	; 0x2d10
   13f30:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13f34:	601a      	str	r2, [r3, #0]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
   13f36:	f000 fb37 	bl	145a8 <vPortExitCritical>
}
   13f3a:	bd80      	pop	{r7, pc}

00013f3c <xTimerIsTimerActive>:
/*-----------------------------------------------------------*/

BaseType_t xTimerIsTimerActive( TimerHandle_t xTimer )
{
   13f3c:	b580      	push	{r7, lr}
   13f3e:	b086      	sub	sp, #24
   13f40:	af00      	add	r7, sp, #0
   13f42:	6078      	str	r0, [r7, #4]
BaseType_t xTimerIsInActiveList;
Timer_t *pxTimer = xTimer;
   13f44:	687b      	ldr	r3, [r7, #4]
   13f46:	613b      	str	r3, [r7, #16]

	configASSERT( xTimer );
   13f48:	687b      	ldr	r3, [r7, #4]
   13f4a:	2b00      	cmp	r3, #0
   13f4c:	d109      	bne.n	13f62 <xTimerIsTimerActive+0x26>
   13f4e:	f04f 0328 	mov.w	r3, #40	; 0x28
   13f52:	f383 8811 	msr	BASEPRI, r3
   13f56:	f3bf 8f6f 	isb	sy
   13f5a:	f3bf 8f4f 	dsb	sy
   13f5e:	617b      	str	r3, [r7, #20]
   13f60:	e7fe      	b.n	13f60 <xTimerIsTimerActive+0x24>

	/* Is the timer in the list of active timers? */
	taskENTER_CRITICAL();
   13f62:	f000 fae9 	bl	14538 <vPortEnterCritical>
	{
		/* Checking to see if it is in the NULL list in effect checks to see if
		it is referenced from either the current or the overflow timer lists in
		one go, but the logic has to be reversed, hence the '!'. */
		if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdTRUE )
   13f66:	693b      	ldr	r3, [r7, #16]
   13f68:	695b      	ldr	r3, [r3, #20]
   13f6a:	2b00      	cmp	r3, #0
   13f6c:	d103      	bne.n	13f76 <xTimerIsTimerActive+0x3a>
		{
			xTimerIsInActiveList = pdFALSE;
   13f6e:	f04f 0300 	mov.w	r3, #0
   13f72:	60fb      	str	r3, [r7, #12]
   13f74:	e002      	b.n	13f7c <xTimerIsTimerActive+0x40>
		}
		else
		{
			xTimerIsInActiveList = pdTRUE;
   13f76:	f04f 0301 	mov.w	r3, #1
   13f7a:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
   13f7c:	f000 fb14 	bl	145a8 <vPortExitCritical>

	return xTimerIsInActiveList;
   13f80:	68fb      	ldr	r3, [r7, #12]
} /*lint !e818 Can't be pointer to const due to the typedef. */
   13f82:	4618      	mov	r0, r3
   13f84:	f107 0718 	add.w	r7, r7, #24
   13f88:	46bd      	mov	sp, r7
   13f8a:	bd80      	pop	{r7, pc}

00013f8c <pvTimerGetTimerID>:
/*-----------------------------------------------------------*/

void *pvTimerGetTimerID( const TimerHandle_t xTimer )
{
   13f8c:	b580      	push	{r7, lr}
   13f8e:	b086      	sub	sp, #24
   13f90:	af00      	add	r7, sp, #0
   13f92:	6078      	str	r0, [r7, #4]
Timer_t * const pxTimer = xTimer;
   13f94:	687b      	ldr	r3, [r7, #4]
   13f96:	60fb      	str	r3, [r7, #12]
void *pvReturn;

	configASSERT( xTimer );
   13f98:	687b      	ldr	r3, [r7, #4]
   13f9a:	2b00      	cmp	r3, #0
   13f9c:	d109      	bne.n	13fb2 <pvTimerGetTimerID+0x26>
   13f9e:	f04f 0328 	mov.w	r3, #40	; 0x28
   13fa2:	f383 8811 	msr	BASEPRI, r3
   13fa6:	f3bf 8f6f 	isb	sy
   13faa:	f3bf 8f4f 	dsb	sy
   13fae:	617b      	str	r3, [r7, #20]
   13fb0:	e7fe      	b.n	13fb0 <pvTimerGetTimerID+0x24>

	taskENTER_CRITICAL();
   13fb2:	f000 fac1 	bl	14538 <vPortEnterCritical>
	{
		pvReturn = pxTimer->pvTimerID;
   13fb6:	68fb      	ldr	r3, [r7, #12]
   13fb8:	6a1b      	ldr	r3, [r3, #32]
   13fba:	613b      	str	r3, [r7, #16]
	}
	taskEXIT_CRITICAL();
   13fbc:	f000 faf4 	bl	145a8 <vPortExitCritical>

	return pvReturn;
   13fc0:	693b      	ldr	r3, [r7, #16]
}
   13fc2:	4618      	mov	r0, r3
   13fc4:	f107 0718 	add.w	r7, r7, #24
   13fc8:	46bd      	mov	sp, r7
   13fca:	bd80      	pop	{r7, pc}

00013fcc <vTimerSetTimerID>:
/*-----------------------------------------------------------*/

void vTimerSetTimerID( TimerHandle_t xTimer, void *pvNewID )
{
   13fcc:	b580      	push	{r7, lr}
   13fce:	b084      	sub	sp, #16
   13fd0:	af00      	add	r7, sp, #0
   13fd2:	6078      	str	r0, [r7, #4]
   13fd4:	6039      	str	r1, [r7, #0]
Timer_t * const pxTimer = xTimer;
   13fd6:	687b      	ldr	r3, [r7, #4]
   13fd8:	60bb      	str	r3, [r7, #8]

	configASSERT( xTimer );
   13fda:	687b      	ldr	r3, [r7, #4]
   13fdc:	2b00      	cmp	r3, #0
   13fde:	d109      	bne.n	13ff4 <vTimerSetTimerID+0x28>
   13fe0:	f04f 0328 	mov.w	r3, #40	; 0x28
   13fe4:	f383 8811 	msr	BASEPRI, r3
   13fe8:	f3bf 8f6f 	isb	sy
   13fec:	f3bf 8f4f 	dsb	sy
   13ff0:	60fb      	str	r3, [r7, #12]
   13ff2:	e7fe      	b.n	13ff2 <vTimerSetTimerID+0x26>

	taskENTER_CRITICAL();
   13ff4:	f000 faa0 	bl	14538 <vPortEnterCritical>
	{
		pxTimer->pvTimerID = pvNewID;
   13ff8:	68bb      	ldr	r3, [r7, #8]
   13ffa:	683a      	ldr	r2, [r7, #0]
   13ffc:	621a      	str	r2, [r3, #32]
	}
	taskEXIT_CRITICAL();
   13ffe:	f000 fad3 	bl	145a8 <vPortExitCritical>
}
   14002:	f107 0710 	add.w	r7, r7, #16
   14006:	46bd      	mov	sp, r7
   14008:	bd80      	pop	{r7, pc}
   1400a:	bf00      	nop

0001400c <uxTimerGetTimerNumber>:
/*-----------------------------------------------------------*/

#if ( configUSE_TRACE_FACILITY == 1 )

	UBaseType_t uxTimerGetTimerNumber( TimerHandle_t xTimer )
	{
   1400c:	b480      	push	{r7}
   1400e:	b083      	sub	sp, #12
   14010:	af00      	add	r7, sp, #0
   14012:	6078      	str	r0, [r7, #4]
		return ( ( Timer_t * ) xTimer )->uxTimerNumber;
   14014:	687b      	ldr	r3, [r7, #4]
   14016:	6a9b      	ldr	r3, [r3, #40]	; 0x28
	}
   14018:	4618      	mov	r0, r3
   1401a:	f107 070c 	add.w	r7, r7, #12
   1401e:	46bd      	mov	sp, r7
   14020:	bc80      	pop	{r7}
   14022:	4770      	bx	lr

00014024 <vTimerSetTimerNumber>:
/*-----------------------------------------------------------*/

#if ( configUSE_TRACE_FACILITY == 1 )

	void vTimerSetTimerNumber( TimerHandle_t xTimer, UBaseType_t uxTimerNumber )
	{
   14024:	b480      	push	{r7}
   14026:	b083      	sub	sp, #12
   14028:	af00      	add	r7, sp, #0
   1402a:	6078      	str	r0, [r7, #4]
   1402c:	6039      	str	r1, [r7, #0]
		( ( Timer_t * ) xTimer )->uxTimerNumber = uxTimerNumber;
   1402e:	687b      	ldr	r3, [r7, #4]
   14030:	683a      	ldr	r2, [r7, #0]
   14032:	629a      	str	r2, [r3, #40]	; 0x28
	}
   14034:	f107 070c 	add.w	r7, r7, #12
   14038:	46bd      	mov	sp, r7
   1403a:	bc80      	pop	{r7}
   1403c:	4770      	bx	lr
   1403e:	bf00      	nop

00014040 <pvPortMalloc>:
	pxIterator->pxNextFreeBlock = pxBlockToInsert;									\
}
/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
   14040:	b580      	push	{r7, lr}
   14042:	b088      	sub	sp, #32
   14044:	af00      	add	r7, sp, #0
   14046:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
static BaseType_t xHeapHasBeenInitialised = pdFALSE;
void *pvReturn = NULL;
   14048:	f04f 0300 	mov.w	r3, #0
   1404c:	617b      	str	r3, [r7, #20]

	vTaskSuspendAll();
   1404e:	f7fd fb93 	bl	11778 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( xHeapHasBeenInitialised == pdFALSE )
   14052:	f24a 532c 	movw	r3, #42284	; 0xa52c
   14056:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1405a:	681b      	ldr	r3, [r3, #0]
   1405c:	2b00      	cmp	r3, #0
   1405e:	d108      	bne.n	14072 <pvPortMalloc+0x32>
		{
			prvHeapInit();
   14060:	f000 f8fa 	bl	14258 <prvHeapInit>
			xHeapHasBeenInitialised = pdTRUE;
   14064:	f24a 532c 	movw	r3, #42284	; 0xa52c
   14068:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1406c:	f04f 0201 	mov.w	r2, #1
   14070:	601a      	str	r2, [r3, #0]
		}

		/* The wanted size is increased so it can contain a BlockLink_t
		structure in addition to the requested amount of bytes. */
		if( xWantedSize > 0 )
   14072:	687b      	ldr	r3, [r7, #4]
   14074:	2b00      	cmp	r3, #0
   14076:	d012      	beq.n	1409e <pvPortMalloc+0x5e>
		{
			xWantedSize += heapSTRUCT_SIZE;
   14078:	f24e 7304 	movw	r3, #59140	; 0xe704
   1407c:	f2c0 0301 	movt	r3, #1
   14080:	881b      	ldrh	r3, [r3, #0]
   14082:	687a      	ldr	r2, [r7, #4]
   14084:	4413      	add	r3, r2
   14086:	607b      	str	r3, [r7, #4]

			/* Ensure that blocks are always aligned to the required number of bytes. */
			if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0 )
   14088:	687b      	ldr	r3, [r7, #4]
   1408a:	f003 0307 	and.w	r3, r3, #7
   1408e:	2b00      	cmp	r3, #0
   14090:	d005      	beq.n	1409e <pvPortMalloc+0x5e>
			{
				/* Byte alignment required. */
				xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
   14092:	687b      	ldr	r3, [r7, #4]
   14094:	f023 0307 	bic.w	r3, r3, #7
   14098:	f103 0308 	add.w	r3, r3, #8
   1409c:	607b      	str	r3, [r7, #4]
			}
		}

		if( ( xWantedSize > 0 ) && ( xWantedSize < configADJUSTED_HEAP_SIZE ) )
   1409e:	687b      	ldr	r3, [r7, #4]
   140a0:	2b00      	cmp	r3, #0
   140a2:	d075      	beq.n	14190 <pvPortMalloc+0x150>
   140a4:	687a      	ldr	r2, [r7, #4]
   140a6:	f247 73f7 	movw	r3, #30711	; 0x77f7
   140aa:	429a      	cmp	r2, r3
   140ac:	d870      	bhi.n	14190 <pvPortMalloc+0x150>
		{
			/* Blocks are stored in byte order - traverse the list from the start
			(smallest) block until one of adequate size is found. */
			pxPreviousBlock = &xStart;
   140ae:	f24a 531c 	movw	r3, #42268	; 0xa51c
   140b2:	f2c2 0300 	movt	r3, #8192	; 0x2000
   140b6:	60fb      	str	r3, [r7, #12]
			pxBlock = xStart.pxNextFreeBlock;
   140b8:	f24a 531c 	movw	r3, #42268	; 0xa51c
   140bc:	f2c2 0300 	movt	r3, #8192	; 0x2000
   140c0:	681b      	ldr	r3, [r3, #0]
   140c2:	60bb      	str	r3, [r7, #8]
			while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
   140c4:	e004      	b.n	140d0 <pvPortMalloc+0x90>
			{
				pxPreviousBlock = pxBlock;
   140c6:	68bb      	ldr	r3, [r7, #8]
   140c8:	60fb      	str	r3, [r7, #12]
				pxBlock = pxBlock->pxNextFreeBlock;
   140ca:	68bb      	ldr	r3, [r7, #8]
   140cc:	681b      	ldr	r3, [r3, #0]
   140ce:	60bb      	str	r3, [r7, #8]
		{
			/* Blocks are stored in byte order - traverse the list from the start
			(smallest) block until one of adequate size is found. */
			pxPreviousBlock = &xStart;
			pxBlock = xStart.pxNextFreeBlock;
			while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
   140d0:	68bb      	ldr	r3, [r7, #8]
   140d2:	685a      	ldr	r2, [r3, #4]
   140d4:	687b      	ldr	r3, [r7, #4]
   140d6:	429a      	cmp	r2, r3
   140d8:	d203      	bcs.n	140e2 <pvPortMalloc+0xa2>
   140da:	68bb      	ldr	r3, [r7, #8]
   140dc:	681b      	ldr	r3, [r3, #0]
   140de:	2b00      	cmp	r3, #0
   140e0:	d1f1      	bne.n	140c6 <pvPortMalloc+0x86>
				pxPreviousBlock = pxBlock;
				pxBlock = pxBlock->pxNextFreeBlock;
			}

			/* If we found the end marker then a block of adequate size was not found. */
			if( pxBlock != &xEnd )
   140e2:	68ba      	ldr	r2, [r7, #8]
   140e4:	f24a 5324 	movw	r3, #42276	; 0xa524
   140e8:	f2c2 0300 	movt	r3, #8192	; 0x2000
   140ec:	429a      	cmp	r2, r3
   140ee:	d04f      	beq.n	14190 <pvPortMalloc+0x150>
			{
				/* Return the memory space - jumping over the BlockLink_t structure
				at its start. */
				pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + heapSTRUCT_SIZE );
   140f0:	68fb      	ldr	r3, [r7, #12]
   140f2:	681a      	ldr	r2, [r3, #0]
   140f4:	f24e 7304 	movw	r3, #59140	; 0xe704
   140f8:	f2c0 0301 	movt	r3, #1
   140fc:	881b      	ldrh	r3, [r3, #0]
   140fe:	4413      	add	r3, r2
   14100:	617b      	str	r3, [r7, #20]

				/* This block is being returned for use so must be taken out of the
				list of free blocks. */
				pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
   14102:	68bb      	ldr	r3, [r7, #8]
   14104:	681a      	ldr	r2, [r3, #0]
   14106:	68fb      	ldr	r3, [r7, #12]
   14108:	601a      	str	r2, [r3, #0]

				/* If the block is larger than required it can be split into two. */
				if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
   1410a:	68bb      	ldr	r3, [r7, #8]
   1410c:	685a      	ldr	r2, [r3, #4]
   1410e:	687b      	ldr	r3, [r7, #4]
   14110:	ebc3 0202 	rsb	r2, r3, r2
   14114:	f24e 7304 	movw	r3, #59140	; 0xe704
   14118:	f2c0 0301 	movt	r3, #1
   1411c:	881b      	ldrh	r3, [r3, #0]
   1411e:	ea4f 0343 	mov.w	r3, r3, lsl #1
   14122:	429a      	cmp	r2, r3
   14124:	d926      	bls.n	14174 <pvPortMalloc+0x134>
				{
					/* This block is to be split into two.  Create a new block
					following the number of bytes requested. The void cast is
					used to prevent byte alignment warnings from the compiler. */
					pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
   14126:	68ba      	ldr	r2, [r7, #8]
   14128:	687b      	ldr	r3, [r7, #4]
   1412a:	4413      	add	r3, r2
   1412c:	613b      	str	r3, [r7, #16]

					/* Calculate the sizes of two blocks split from the single
					block. */
					pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
   1412e:	68bb      	ldr	r3, [r7, #8]
   14130:	685a      	ldr	r2, [r3, #4]
   14132:	687b      	ldr	r3, [r7, #4]
   14134:	ebc3 0202 	rsb	r2, r3, r2
   14138:	693b      	ldr	r3, [r7, #16]
   1413a:	605a      	str	r2, [r3, #4]
					pxBlock->xBlockSize = xWantedSize;
   1413c:	68bb      	ldr	r3, [r7, #8]
   1413e:	687a      	ldr	r2, [r7, #4]
   14140:	605a      	str	r2, [r3, #4]

					/* Insert the new block into the list of free blocks. */
					prvInsertBlockIntoFreeList( ( pxNewBlockLink ) );
   14142:	693b      	ldr	r3, [r7, #16]
   14144:	685b      	ldr	r3, [r3, #4]
   14146:	61fb      	str	r3, [r7, #28]
   14148:	f24a 531c 	movw	r3, #42268	; 0xa51c
   1414c:	f2c2 0300 	movt	r3, #8192	; 0x2000
   14150:	61bb      	str	r3, [r7, #24]
   14152:	e002      	b.n	1415a <pvPortMalloc+0x11a>
   14154:	69bb      	ldr	r3, [r7, #24]
   14156:	681b      	ldr	r3, [r3, #0]
   14158:	61bb      	str	r3, [r7, #24]
   1415a:	69bb      	ldr	r3, [r7, #24]
   1415c:	681b      	ldr	r3, [r3, #0]
   1415e:	685a      	ldr	r2, [r3, #4]
   14160:	69fb      	ldr	r3, [r7, #28]
   14162:	429a      	cmp	r2, r3
   14164:	d3f6      	bcc.n	14154 <pvPortMalloc+0x114>
   14166:	69bb      	ldr	r3, [r7, #24]
   14168:	681a      	ldr	r2, [r3, #0]
   1416a:	693b      	ldr	r3, [r7, #16]
   1416c:	601a      	str	r2, [r3, #0]
   1416e:	69bb      	ldr	r3, [r7, #24]
   14170:	693a      	ldr	r2, [r7, #16]
   14172:	601a      	str	r2, [r3, #0]
				}

				xFreeBytesRemaining -= pxBlock->xBlockSize;
   14174:	f240 03c4 	movw	r3, #196	; 0xc4
   14178:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1417c:	681a      	ldr	r2, [r3, #0]
   1417e:	68bb      	ldr	r3, [r7, #8]
   14180:	685b      	ldr	r3, [r3, #4]
   14182:	ebc3 0202 	rsb	r2, r3, r2
   14186:	f240 03c4 	movw	r3, #196	; 0xc4
   1418a:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1418e:	601a      	str	r2, [r3, #0]
			}
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
   14190:	f7fd fb04 	bl	1179c <xTaskResumeAll>

	#if( configUSE_MALLOC_FAILED_HOOK == 1 )
	{
		if( pvReturn == NULL )
   14194:	697b      	ldr	r3, [r7, #20]
   14196:	2b00      	cmp	r3, #0
   14198:	d101      	bne.n	1419e <pvPortMalloc+0x15e>
		{
			extern void vApplicationMallocFailedHook( void );
			vApplicationMallocFailedHook();
   1419a:	f7ec fcf1 	bl	b80 <vApplicationMallocFailedHook>
		}
	}
	#endif

	return pvReturn;
   1419e:	697b      	ldr	r3, [r7, #20]
}
   141a0:	4618      	mov	r0, r3
   141a2:	f107 0720 	add.w	r7, r7, #32
   141a6:	46bd      	mov	sp, r7
   141a8:	bd80      	pop	{r7, pc}
   141aa:	bf00      	nop

000141ac <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
   141ac:	b580      	push	{r7, lr}
   141ae:	b086      	sub	sp, #24
   141b0:	af00      	add	r7, sp, #0
   141b2:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
   141b4:	687b      	ldr	r3, [r7, #4]
   141b6:	60bb      	str	r3, [r7, #8]
BlockLink_t *pxLink;

	if( pv != NULL )
   141b8:	687b      	ldr	r3, [r7, #4]
   141ba:	2b00      	cmp	r3, #0
   141bc:	d035      	beq.n	1422a <vPortFree+0x7e>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= heapSTRUCT_SIZE;
   141be:	f24e 7304 	movw	r3, #59140	; 0xe704
   141c2:	f2c0 0301 	movt	r3, #1
   141c6:	881b      	ldrh	r3, [r3, #0]
   141c8:	f1c3 0300 	rsb	r3, r3, #0
   141cc:	68ba      	ldr	r2, [r7, #8]
   141ce:	4413      	add	r3, r2
   141d0:	60bb      	str	r3, [r7, #8]

		/* This unexpected casting is to keep some compilers from issuing
		byte alignment warnings. */
		pxLink = ( void * ) puc;
   141d2:	68bb      	ldr	r3, [r7, #8]
   141d4:	60fb      	str	r3, [r7, #12]

		vTaskSuspendAll();
   141d6:	f7fd facf 	bl	11778 <vTaskSuspendAll>
		{
			/* Add this block to the list of free blocks. */
			prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
   141da:	68fb      	ldr	r3, [r7, #12]
   141dc:	685b      	ldr	r3, [r3, #4]
   141de:	617b      	str	r3, [r7, #20]
   141e0:	f24a 531c 	movw	r3, #42268	; 0xa51c
   141e4:	f2c2 0300 	movt	r3, #8192	; 0x2000
   141e8:	613b      	str	r3, [r7, #16]
   141ea:	e002      	b.n	141f2 <vPortFree+0x46>
   141ec:	693b      	ldr	r3, [r7, #16]
   141ee:	681b      	ldr	r3, [r3, #0]
   141f0:	613b      	str	r3, [r7, #16]
   141f2:	693b      	ldr	r3, [r7, #16]
   141f4:	681b      	ldr	r3, [r3, #0]
   141f6:	685a      	ldr	r2, [r3, #4]
   141f8:	697b      	ldr	r3, [r7, #20]
   141fa:	429a      	cmp	r2, r3
   141fc:	d3f6      	bcc.n	141ec <vPortFree+0x40>
   141fe:	693b      	ldr	r3, [r7, #16]
   14200:	681a      	ldr	r2, [r3, #0]
   14202:	68fb      	ldr	r3, [r7, #12]
   14204:	601a      	str	r2, [r3, #0]
   14206:	693b      	ldr	r3, [r7, #16]
   14208:	68fa      	ldr	r2, [r7, #12]
   1420a:	601a      	str	r2, [r3, #0]
			xFreeBytesRemaining += pxLink->xBlockSize;
   1420c:	68fb      	ldr	r3, [r7, #12]
   1420e:	685a      	ldr	r2, [r3, #4]
   14210:	f240 03c4 	movw	r3, #196	; 0xc4
   14214:	f2c2 0300 	movt	r3, #8192	; 0x2000
   14218:	681b      	ldr	r3, [r3, #0]
   1421a:	441a      	add	r2, r3
   1421c:	f240 03c4 	movw	r3, #196	; 0xc4
   14220:	f2c2 0300 	movt	r3, #8192	; 0x2000
   14224:	601a      	str	r2, [r3, #0]
			traceFREE( pv, pxLink->xBlockSize );
		}
		( void ) xTaskResumeAll();
   14226:	f7fd fab9 	bl	1179c <xTaskResumeAll>
	}
}
   1422a:	f107 0718 	add.w	r7, r7, #24
   1422e:	46bd      	mov	sp, r7
   14230:	bd80      	pop	{r7, pc}
   14232:	bf00      	nop

00014234 <xPortGetFreeHeapSize>:
/*-----------------------------------------------------------*/

size_t xPortGetFreeHeapSize( void )
{
   14234:	b480      	push	{r7}
   14236:	af00      	add	r7, sp, #0
	return xFreeBytesRemaining;
   14238:	f240 03c4 	movw	r3, #196	; 0xc4
   1423c:	f2c2 0300 	movt	r3, #8192	; 0x2000
   14240:	681b      	ldr	r3, [r3, #0]
}
   14242:	4618      	mov	r0, r3
   14244:	46bd      	mov	sp, r7
   14246:	bc80      	pop	{r7}
   14248:	4770      	bx	lr
   1424a:	bf00      	nop

0001424c <vPortInitialiseBlocks>:
/*-----------------------------------------------------------*/

void vPortInitialiseBlocks( void )
{
   1424c:	b480      	push	{r7}
   1424e:	af00      	add	r7, sp, #0
	/* This just exists to keep the linker quiet. */
}
   14250:	46bd      	mov	sp, r7
   14252:	bc80      	pop	{r7}
   14254:	4770      	bx	lr
   14256:	bf00      	nop

00014258 <prvHeapInit>:
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
   14258:	b480      	push	{r7}
   1425a:	b083      	sub	sp, #12
   1425c:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;

	/* Ensure the heap starts on a correctly aligned boundary. */
	pucAlignedHeap = ( uint8_t * ) ( ( ( portPOINTER_SIZE_TYPE ) &ucHeap[ portBYTE_ALIGNMENT ] ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) );
   1425e:	4b18      	ldr	r3, [pc, #96]	; (142c0 <prvHeapInit+0x68>)
   14260:	f023 0307 	bic.w	r3, r3, #7
   14264:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
   14266:	687a      	ldr	r2, [r7, #4]
   14268:	f24a 531c 	movw	r3, #42268	; 0xa51c
   1426c:	f2c2 0300 	movt	r3, #8192	; 0x2000
   14270:	601a      	str	r2, [r3, #0]
	xStart.xBlockSize = ( size_t ) 0;
   14272:	f24a 531c 	movw	r3, #42268	; 0xa51c
   14276:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1427a:	f04f 0200 	mov.w	r2, #0
   1427e:	605a      	str	r2, [r3, #4]

	/* xEnd is used to mark the end of the list of free blocks. */
	xEnd.xBlockSize = configADJUSTED_HEAP_SIZE;
   14280:	f24a 5324 	movw	r3, #42276	; 0xa524
   14284:	f2c2 0300 	movt	r3, #8192	; 0x2000
   14288:	f247 72f8 	movw	r2, #30712	; 0x77f8
   1428c:	605a      	str	r2, [r3, #4]
	xEnd.pxNextFreeBlock = NULL;
   1428e:	f24a 5324 	movw	r3, #42276	; 0xa524
   14292:	f2c2 0300 	movt	r3, #8192	; 0x2000
   14296:	f04f 0200 	mov.w	r2, #0
   1429a:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
   1429c:	687b      	ldr	r3, [r7, #4]
   1429e:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = configADJUSTED_HEAP_SIZE;
   142a0:	683b      	ldr	r3, [r7, #0]
   142a2:	f247 72f8 	movw	r2, #30712	; 0x77f8
   142a6:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = &xEnd;
   142a8:	683a      	ldr	r2, [r7, #0]
   142aa:	f24a 5324 	movw	r3, #42276	; 0xa524
   142ae:	f2c2 0300 	movt	r3, #8192	; 0x2000
   142b2:	6013      	str	r3, [r2, #0]
}
   142b4:	f107 070c 	add.w	r7, r7, #12
   142b8:	46bd      	mov	sp, r7
   142ba:	bc80      	pop	{r7}
   142bc:	4770      	bx	lr
   142be:	bf00      	nop
   142c0:	20002d24 	.word	0x20002d24

000142c4 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
   142c4:	b480      	push	{r7}
   142c6:	b085      	sub	sp, #20
   142c8:	af00      	add	r7, sp, #0
   142ca:	60f8      	str	r0, [r7, #12]
   142cc:	60b9      	str	r1, [r7, #8]
   142ce:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
   142d0:	68fb      	ldr	r3, [r7, #12]
   142d2:	f1a3 0304 	sub.w	r3, r3, #4
   142d6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
   142d8:	68fb      	ldr	r3, [r7, #12]
   142da:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
   142de:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
   142e0:	68fb      	ldr	r3, [r7, #12]
   142e2:	f1a3 0304 	sub.w	r3, r3, #4
   142e6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
   142e8:	68bb      	ldr	r3, [r7, #8]
   142ea:	f023 0201 	bic.w	r2, r3, #1
   142ee:	68fb      	ldr	r3, [r7, #12]
   142f0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
   142f2:	68fb      	ldr	r3, [r7, #12]
   142f4:	f1a3 0304 	sub.w	r3, r3, #4
   142f8:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
   142fa:	f244 332d 	movw	r3, #17197	; 0x432d
   142fe:	f2c0 0301 	movt	r3, #1
   14302:	68fa      	ldr	r2, [r7, #12]
   14304:	6013      	str	r3, [r2, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
   14306:	68fb      	ldr	r3, [r7, #12]
   14308:	f1a3 0314 	sub.w	r3, r3, #20
   1430c:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
   1430e:	687a      	ldr	r2, [r7, #4]
   14310:	68fb      	ldr	r3, [r7, #12]
   14312:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
   14314:	68fb      	ldr	r3, [r7, #12]
   14316:	f1a3 0320 	sub.w	r3, r3, #32
   1431a:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
   1431c:	68fb      	ldr	r3, [r7, #12]
}
   1431e:	4618      	mov	r0, r3
   14320:	f107 0714 	add.w	r7, r7, #20
   14324:	46bd      	mov	sp, r7
   14326:	bc80      	pop	{r7}
   14328:	4770      	bx	lr
   1432a:	bf00      	nop

0001432c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
   1432c:	b480      	push	{r7}
   1432e:	b085      	sub	sp, #20
   14330:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
   14332:	f04f 0300 	mov.w	r3, #0
   14336:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
   14338:	f240 03c8 	movw	r3, #200	; 0xc8
   1433c:	f2c2 0300 	movt	r3, #8192	; 0x2000
   14340:	681b      	ldr	r3, [r3, #0]
   14342:	f1b3 3fff 	cmp.w	r3, #4294967295
   14346:	d009      	beq.n	1435c <prvTaskExitError+0x30>
   14348:	f04f 0328 	mov.w	r3, #40	; 0x28
   1434c:	f383 8811 	msr	BASEPRI, r3
   14350:	f3bf 8f6f 	isb	sy
   14354:	f3bf 8f4f 	dsb	sy
   14358:	60bb      	str	r3, [r7, #8]
   1435a:	e7fe      	b.n	1435a <prvTaskExitError+0x2e>
   1435c:	f04f 0328 	mov.w	r3, #40	; 0x28
   14360:	f383 8811 	msr	BASEPRI, r3
   14364:	f3bf 8f6f 	isb	sy
   14368:	f3bf 8f4f 	dsb	sy
   1436c:	60fb      	str	r3, [r7, #12]
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
   1436e:	687b      	ldr	r3, [r7, #4]
   14370:	2b00      	cmp	r3, #0
   14372:	d0fc      	beq.n	1436e <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
   14374:	f107 0714 	add.w	r7, r7, #20
   14378:	46bd      	mov	sp, r7
   1437a:	bc80      	pop	{r7}
   1437c:	4770      	bx	lr
   1437e:	bf00      	nop

00014380 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
   14380:	4b07      	ldr	r3, [pc, #28]	; (143a0 <pxCurrentTCBConst2>)
   14382:	6819      	ldr	r1, [r3, #0]
   14384:	6808      	ldr	r0, [r1, #0]
   14386:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
   1438a:	f380 8809 	msr	PSP, r0
   1438e:	f3bf 8f6f 	isb	sy
   14392:	f04f 0000 	mov.w	r0, #0
   14396:	f380 8811 	msr	BASEPRI, r0
   1439a:	f04e 0e0d 	orr.w	lr, lr, #13
   1439e:	4770      	bx	lr

000143a0 <pxCurrentTCBConst2>:
   143a0:	20002bd4 	.word	0x20002bd4
   143a4:	f3af 8000 	nop.w
   143a8:	f3af 8000 	nop.w
   143ac:	f3af 8000 	nop.w

000143b0 <prvPortStartFirstTask>:
}
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
   143b0:	4806      	ldr	r0, [pc, #24]	; (143cc <prvPortStartFirstTask+0x1c>)
   143b2:	6800      	ldr	r0, [r0, #0]
   143b4:	6800      	ldr	r0, [r0, #0]
   143b6:	f380 8808 	msr	MSP, r0
   143ba:	b662      	cpsie	i
   143bc:	b661      	cpsie	f
   143be:	f3bf 8f4f 	dsb	sy
   143c2:	f3bf 8f6f 	isb	sy
   143c6:	df00      	svc	0
   143c8:	bf00      	nop
   143ca:	0000      	.short	0x0000
   143cc:	e000ed08 	.word	0xe000ed08

000143d0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
   143d0:	b580      	push	{r7, lr}
   143d2:	b084      	sub	sp, #16
   143d4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
   143d6:	f24e 4300 	movw	r3, #58368	; 0xe400
   143da:	f2ce 0300 	movt	r3, #57344	; 0xe000
   143de:	60bb      	str	r3, [r7, #8]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
   143e0:	68bb      	ldr	r3, [r7, #8]
   143e2:	781b      	ldrb	r3, [r3, #0]
   143e4:	b2db      	uxtb	r3, r3
   143e6:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
   143e8:	68bb      	ldr	r3, [r7, #8]
   143ea:	f04f 32ff 	mov.w	r2, #4294967295
   143ee:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
   143f0:	68bb      	ldr	r3, [r7, #8]
   143f2:	781b      	ldrb	r3, [r3, #0]
   143f4:	b2db      	uxtb	r3, r3
   143f6:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
   143f8:	78fb      	ldrb	r3, [r7, #3]
   143fa:	b2db      	uxtb	r3, r3
   143fc:	461a      	mov	r2, r3
   143fe:	f002 0228 	and.w	r2, r2, #40	; 0x28
   14402:	f24a 5330 	movw	r3, #42288	; 0xa530
   14406:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1440a:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
   1440c:	f24a 5334 	movw	r3, #42292	; 0xa534
   14410:	f2c2 0300 	movt	r3, #8192	; 0x2000
   14414:	f04f 0207 	mov.w	r2, #7
   14418:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
   1441a:	e011      	b.n	14440 <xPortStartScheduler+0x70>
		{
			ulMaxPRIGROUPValue--;
   1441c:	f24a 5334 	movw	r3, #42292	; 0xa534
   14420:	f2c2 0300 	movt	r3, #8192	; 0x2000
   14424:	681b      	ldr	r3, [r3, #0]
   14426:	f103 32ff 	add.w	r2, r3, #4294967295
   1442a:	f24a 5334 	movw	r3, #42292	; 0xa534
   1442e:	f2c2 0300 	movt	r3, #8192	; 0x2000
   14432:	601a      	str	r2, [r3, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
   14434:	78fb      	ldrb	r3, [r7, #3]
   14436:	b2db      	uxtb	r3, r3
   14438:	ea4f 0343 	mov.w	r3, r3, lsl #1
   1443c:	b2db      	uxtb	r3, r3
   1443e:	70fb      	strb	r3, [r7, #3]
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
   14440:	78fb      	ldrb	r3, [r7, #3]
   14442:	b2db      	uxtb	r3, r3
   14444:	b25b      	sxtb	r3, r3
   14446:	2b00      	cmp	r3, #0
   14448:	dbe8      	blt.n	1441c <xPortStartScheduler+0x4c>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
   1444a:	f24a 5334 	movw	r3, #42292	; 0xa534
   1444e:	f2c2 0300 	movt	r3, #8192	; 0x2000
   14452:	681b      	ldr	r3, [r3, #0]
   14454:	f1c3 0307 	rsb	r3, r3, #7
   14458:	2b05      	cmp	r3, #5
   1445a:	d009      	beq.n	14470 <xPortStartScheduler+0xa0>
   1445c:	f04f 0328 	mov.w	r3, #40	; 0x28
   14460:	f383 8811 	msr	BASEPRI, r3
   14464:	f3bf 8f6f 	isb	sy
   14468:	f3bf 8f4f 	dsb	sy
   1446c:	60fb      	str	r3, [r7, #12]
   1446e:	e7fe      	b.n	1446e <xPortStartScheduler+0x9e>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
   14470:	f24a 5334 	movw	r3, #42292	; 0xa534
   14474:	f2c2 0300 	movt	r3, #8192	; 0x2000
   14478:	681b      	ldr	r3, [r3, #0]
   1447a:	ea4f 2203 	mov.w	r2, r3, lsl #8
   1447e:	f24a 5334 	movw	r3, #42292	; 0xa534
   14482:	f2c2 0300 	movt	r3, #8192	; 0x2000
   14486:	601a      	str	r2, [r3, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
   14488:	f24a 5334 	movw	r3, #42292	; 0xa534
   1448c:	f2c2 0300 	movt	r3, #8192	; 0x2000
   14490:	681b      	ldr	r3, [r3, #0]
   14492:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
   14496:	f24a 5334 	movw	r3, #42292	; 0xa534
   1449a:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1449e:	601a      	str	r2, [r3, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
   144a0:	687b      	ldr	r3, [r7, #4]
   144a2:	b2da      	uxtb	r2, r3
   144a4:	68bb      	ldr	r3, [r7, #8]
   144a6:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
   144a8:	f64e 5320 	movw	r3, #60704	; 0xed20
   144ac:	f2ce 0300 	movt	r3, #57344	; 0xe000
   144b0:	f64e 5220 	movw	r2, #60704	; 0xed20
   144b4:	f2ce 0200 	movt	r2, #57344	; 0xe000
   144b8:	6812      	ldr	r2, [r2, #0]
   144ba:	f442 0278 	orr.w	r2, r2, #16252928	; 0xf80000
   144be:	601a      	str	r2, [r3, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
   144c0:	f64e 5320 	movw	r3, #60704	; 0xed20
   144c4:	f2ce 0300 	movt	r3, #57344	; 0xe000
   144c8:	f64e 5220 	movw	r2, #60704	; 0xed20
   144cc:	f2ce 0200 	movt	r2, #57344	; 0xe000
   144d0:	6812      	ldr	r2, [r2, #0]
   144d2:	f042 4278 	orr.w	r2, r2, #4160749568	; 0xf8000000
   144d6:	601a      	str	r2, [r3, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
   144d8:	f000 f8e4 	bl	146a4 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
   144dc:	f240 03c8 	movw	r3, #200	; 0xc8
   144e0:	f2c2 0300 	movt	r3, #8192	; 0x2000
   144e4:	f04f 0200 	mov.w	r2, #0
   144e8:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
   144ea:	f7ff ff61 	bl	143b0 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
   144ee:	f7fd fc2d 	bl	11d4c <vTaskSwitchContext>
	prvTaskExitError();
   144f2:	f7ff ff1b 	bl	1432c <prvTaskExitError>

	/* Should not get here! */
	return 0;
   144f6:	f04f 0300 	mov.w	r3, #0
}
   144fa:	4618      	mov	r0, r3
   144fc:	f107 0710 	add.w	r7, r7, #16
   14500:	46bd      	mov	sp, r7
   14502:	bd80      	pop	{r7, pc}

00014504 <vPortEndScheduler>:
/*-----------------------------------------------------------*/

void vPortEndScheduler( void )
{
   14504:	b480      	push	{r7}
   14506:	b083      	sub	sp, #12
   14508:	af00      	add	r7, sp, #0
	/* Not implemented in ports where there is nothing to return to.
	Artificially force an assert. */
	configASSERT( uxCriticalNesting == 1000UL );
   1450a:	f240 03c8 	movw	r3, #200	; 0xc8
   1450e:	f2c2 0300 	movt	r3, #8192	; 0x2000
   14512:	681b      	ldr	r3, [r3, #0]
   14514:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
   14518:	d009      	beq.n	1452e <vPortEndScheduler+0x2a>
   1451a:	f04f 0328 	mov.w	r3, #40	; 0x28
   1451e:	f383 8811 	msr	BASEPRI, r3
   14522:	f3bf 8f6f 	isb	sy
   14526:	f3bf 8f4f 	dsb	sy
   1452a:	607b      	str	r3, [r7, #4]
   1452c:	e7fe      	b.n	1452c <vPortEndScheduler+0x28>
}
   1452e:	f107 070c 	add.w	r7, r7, #12
   14532:	46bd      	mov	sp, r7
   14534:	bc80      	pop	{r7}
   14536:	4770      	bx	lr

00014538 <vPortEnterCritical>:
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
   14538:	b480      	push	{r7}
   1453a:	b083      	sub	sp, #12
   1453c:	af00      	add	r7, sp, #0
   1453e:	f04f 0328 	mov.w	r3, #40	; 0x28
   14542:	f383 8811 	msr	BASEPRI, r3
   14546:	f3bf 8f6f 	isb	sy
   1454a:	f3bf 8f4f 	dsb	sy
   1454e:	603b      	str	r3, [r7, #0]
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
   14550:	f240 03c8 	movw	r3, #200	; 0xc8
   14554:	f2c2 0300 	movt	r3, #8192	; 0x2000
   14558:	681b      	ldr	r3, [r3, #0]
   1455a:	f103 0201 	add.w	r2, r3, #1
   1455e:	f240 03c8 	movw	r3, #200	; 0xc8
   14562:	f2c2 0300 	movt	r3, #8192	; 0x2000
   14566:	601a      	str	r2, [r3, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
   14568:	f240 03c8 	movw	r3, #200	; 0xc8
   1456c:	f2c2 0300 	movt	r3, #8192	; 0x2000
   14570:	681b      	ldr	r3, [r3, #0]
   14572:	2b01      	cmp	r3, #1
   14574:	d112      	bne.n	1459c <vPortEnterCritical+0x64>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
   14576:	f64e 5304 	movw	r3, #60676	; 0xed04
   1457a:	f2ce 0300 	movt	r3, #57344	; 0xe000
   1457e:	681b      	ldr	r3, [r3, #0]
   14580:	f003 03ff 	and.w	r3, r3, #255	; 0xff
   14584:	2b00      	cmp	r3, #0
   14586:	d009      	beq.n	1459c <vPortEnterCritical+0x64>
   14588:	f04f 0328 	mov.w	r3, #40	; 0x28
   1458c:	f383 8811 	msr	BASEPRI, r3
   14590:	f3bf 8f6f 	isb	sy
   14594:	f3bf 8f4f 	dsb	sy
   14598:	607b      	str	r3, [r7, #4]
   1459a:	e7fe      	b.n	1459a <vPortEnterCritical+0x62>
	}
}
   1459c:	f107 070c 	add.w	r7, r7, #12
   145a0:	46bd      	mov	sp, r7
   145a2:	bc80      	pop	{r7}
   145a4:	4770      	bx	lr
   145a6:	bf00      	nop

000145a8 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
   145a8:	b480      	push	{r7}
   145aa:	b083      	sub	sp, #12
   145ac:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
   145ae:	f240 03c8 	movw	r3, #200	; 0xc8
   145b2:	f2c2 0300 	movt	r3, #8192	; 0x2000
   145b6:	681b      	ldr	r3, [r3, #0]
   145b8:	2b00      	cmp	r3, #0
   145ba:	d109      	bne.n	145d0 <vPortExitCritical+0x28>
   145bc:	f04f 0328 	mov.w	r3, #40	; 0x28
   145c0:	f383 8811 	msr	BASEPRI, r3
   145c4:	f3bf 8f6f 	isb	sy
   145c8:	f3bf 8f4f 	dsb	sy
   145cc:	603b      	str	r3, [r7, #0]
   145ce:	e7fe      	b.n	145ce <vPortExitCritical+0x26>
	uxCriticalNesting--;
   145d0:	f240 03c8 	movw	r3, #200	; 0xc8
   145d4:	f2c2 0300 	movt	r3, #8192	; 0x2000
   145d8:	681b      	ldr	r3, [r3, #0]
   145da:	f103 32ff 	add.w	r2, r3, #4294967295
   145de:	f240 03c8 	movw	r3, #200	; 0xc8
   145e2:	f2c2 0300 	movt	r3, #8192	; 0x2000
   145e6:	601a      	str	r2, [r3, #0]
	if( uxCriticalNesting == 0 )
   145e8:	f240 03c8 	movw	r3, #200	; 0xc8
   145ec:	f2c2 0300 	movt	r3, #8192	; 0x2000
   145f0:	681b      	ldr	r3, [r3, #0]
   145f2:	2b00      	cmp	r3, #0
   145f4:	d105      	bne.n	14602 <vPortExitCritical+0x5a>
   145f6:	f04f 0300 	mov.w	r3, #0
   145fa:	607b      	str	r3, [r7, #4]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
   145fc:	687b      	ldr	r3, [r7, #4]
   145fe:	f383 8811 	msr	BASEPRI, r3
	{
		portENABLE_INTERRUPTS();
	}
}
   14602:	f107 070c 	add.w	r7, r7, #12
   14606:	46bd      	mov	sp, r7
   14608:	bc80      	pop	{r7}
   1460a:	4770      	bx	lr
   1460c:	0000      	lsls	r0, r0, #0
	...

00014610 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
   14610:	f3ef 8009 	mrs	r0, PSP
   14614:	f3bf 8f6f 	isb	sy
   14618:	4b0d      	ldr	r3, [pc, #52]	; (14650 <pxCurrentTCBConst>)
   1461a:	681a      	ldr	r2, [r3, #0]
   1461c:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
   14620:	6010      	str	r0, [r2, #0]
   14622:	e92d 4008 	stmdb	sp!, {r3, lr}
   14626:	f04f 0028 	mov.w	r0, #40	; 0x28
   1462a:	f380 8811 	msr	BASEPRI, r0
   1462e:	f7fd fb8d 	bl	11d4c <vTaskSwitchContext>
   14632:	f04f 0000 	mov.w	r0, #0
   14636:	f380 8811 	msr	BASEPRI, r0
   1463a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
   1463e:	6819      	ldr	r1, [r3, #0]
   14640:	6808      	ldr	r0, [r1, #0]
   14642:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
   14646:	f380 8809 	msr	PSP, r0
   1464a:	f3bf 8f6f 	isb	sy
   1464e:	4770      	bx	lr

00014650 <pxCurrentTCBConst>:
   14650:	20002bd4 	.word	0x20002bd4
   14654:	f3af 8000 	nop.w
   14658:	f3af 8000 	nop.w
   1465c:	f3af 8000 	nop.w

00014660 <SysTick_Handler>:
	);
}
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
   14660:	b580      	push	{r7, lr}
   14662:	b082      	sub	sp, #8
   14664:	af00      	add	r7, sp, #0

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
   14666:	f04f 0328 	mov.w	r3, #40	; 0x28
   1466a:	f383 8811 	msr	BASEPRI, r3
   1466e:	f3bf 8f6f 	isb	sy
   14672:	f3bf 8f4f 	dsb	sy
   14676:	603b      	str	r3, [r7, #0]
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
   14678:	f7fd fa66 	bl	11b48 <xTaskIncrementTick>
   1467c:	4603      	mov	r3, r0
   1467e:	2b00      	cmp	r3, #0
   14680:	d006      	beq.n	14690 <SysTick_Handler+0x30>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
   14682:	f64e 5304 	movw	r3, #60676	; 0xed04
   14686:	f2ce 0300 	movt	r3, #57344	; 0xe000
   1468a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
   1468e:	601a      	str	r2, [r3, #0]
   14690:	f04f 0300 	mov.w	r3, #0
   14694:	607b      	str	r3, [r7, #4]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
   14696:	687b      	ldr	r3, [r7, #4]
   14698:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portENABLE_INTERRUPTS();
}
   1469c:	f107 0708 	add.w	r7, r7, #8
   146a0:	46bd      	mov	sp, r7
   146a2:	bd80      	pop	{r7, pc}

000146a4 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
   146a4:	b480      	push	{r7}
   146a6:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
   146a8:	f24e 0310 	movw	r3, #57360	; 0xe010
   146ac:	f2ce 0300 	movt	r3, #57344	; 0xe000
   146b0:	f04f 0200 	mov.w	r2, #0
   146b4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
   146b6:	f24e 0318 	movw	r3, #57368	; 0xe018
   146ba:	f2ce 0300 	movt	r3, #57344	; 0xe000
   146be:	f04f 0200 	mov.w	r2, #0
   146c2:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
   146c4:	f24e 0314 	movw	r3, #57364	; 0xe014
   146c8:	f2ce 0300 	movt	r3, #57344	; 0xe000
   146cc:	f240 02a8 	movw	r2, #168	; 0xa8
   146d0:	f2c2 0200 	movt	r2, #8192	; 0x2000
   146d4:	6811      	ldr	r1, [r2, #0]
   146d6:	f644 52d3 	movw	r2, #19923	; 0x4dd3
   146da:	f2c1 0262 	movt	r2, #4194	; 0x1062
   146de:	fba2 0201 	umull	r0, r2, r2, r1
   146e2:	ea4f 1292 	mov.w	r2, r2, lsr #6
   146e6:	f102 32ff 	add.w	r2, r2, #4294967295
   146ea:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
   146ec:	f24e 0310 	movw	r3, #57360	; 0xe010
   146f0:	f2ce 0300 	movt	r3, #57344	; 0xe000
   146f4:	f04f 0207 	mov.w	r2, #7
   146f8:	601a      	str	r2, [r3, #0]
}
   146fa:	46bd      	mov	sp, r7
   146fc:	bc80      	pop	{r7}
   146fe:	4770      	bx	lr

00014700 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
   14700:	b480      	push	{r7}
   14702:	b085      	sub	sp, #20
   14704:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
   14706:	f3ef 8305 	mrs	r3, IPSR
   1470a:	603b      	str	r3, [r7, #0]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
   1470c:	683b      	ldr	r3, [r7, #0]
   1470e:	2b0f      	cmp	r3, #15
   14710:	d91a      	bls.n	14748 <vPortValidateInterruptPriority+0x48>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
   14712:	f24e 7308 	movw	r3, #59144	; 0xe708
   14716:	f2c0 0301 	movt	r3, #1
   1471a:	681a      	ldr	r2, [r3, #0]
   1471c:	683b      	ldr	r3, [r7, #0]
   1471e:	4413      	add	r3, r2
   14720:	781b      	ldrb	r3, [r3, #0]
   14722:	71fb      	strb	r3, [r7, #7]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
   14724:	f24a 5330 	movw	r3, #42288	; 0xa530
   14728:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1472c:	781b      	ldrb	r3, [r3, #0]
   1472e:	79fa      	ldrb	r2, [r7, #7]
   14730:	429a      	cmp	r2, r3
   14732:	d209      	bcs.n	14748 <vPortValidateInterruptPriority+0x48>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
   14734:	f04f 0328 	mov.w	r3, #40	; 0x28
   14738:	f383 8811 	msr	BASEPRI, r3
   1473c:	f3bf 8f6f 	isb	sy
   14740:	f3bf 8f4f 	dsb	sy
   14744:	60bb      	str	r3, [r7, #8]
   14746:	e7fe      	b.n	14746 <vPortValidateInterruptPriority+0x46>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
   14748:	f64e 530c 	movw	r3, #60684	; 0xed0c
   1474c:	f2ce 0300 	movt	r3, #57344	; 0xe000
   14750:	681b      	ldr	r3, [r3, #0]
   14752:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
   14756:	f24a 5334 	movw	r3, #42292	; 0xa534
   1475a:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1475e:	681b      	ldr	r3, [r3, #0]
   14760:	429a      	cmp	r2, r3
   14762:	d909      	bls.n	14778 <vPortValidateInterruptPriority+0x78>
   14764:	f04f 0328 	mov.w	r3, #40	; 0x28
   14768:	f383 8811 	msr	BASEPRI, r3
   1476c:	f3bf 8f6f 	isb	sy
   14770:	f3bf 8f4f 	dsb	sy
   14774:	60fb      	str	r3, [r7, #12]
   14776:	e7fe      	b.n	14776 <vPortValidateInterruptPriority+0x76>
	}
   14778:	f107 0714 	add.w	r7, r7, #20
   1477c:	46bd      	mov	sp, r7
   1477e:	bc80      	pop	{r7}
   14780:	4770      	bx	lr
   14782:	bf00      	nop

00014784 <__errno>:
   14784:	f240 03cc 	movw	r3, #204	; 0xcc
   14788:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1478c:	6818      	ldr	r0, [r3, #0]
   1478e:	4770      	bx	lr

00014790 <__libc_init_array>:
   14790:	b570      	push	{r4, r5, r6, lr}
   14792:	f24e 762c 	movw	r6, #59180	; 0xe72c
   14796:	f24e 752c 	movw	r5, #59180	; 0xe72c
   1479a:	f2c0 0601 	movt	r6, #1
   1479e:	f2c0 0501 	movt	r5, #1
   147a2:	1b76      	subs	r6, r6, r5
   147a4:	10b6      	asrs	r6, r6, #2
   147a6:	d006      	beq.n	147b6 <__libc_init_array+0x26>
   147a8:	2400      	movs	r4, #0
   147aa:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
   147ae:	3401      	adds	r4, #1
   147b0:	4798      	blx	r3
   147b2:	42a6      	cmp	r6, r4
   147b4:	d8f9      	bhi.n	147aa <__libc_init_array+0x1a>
   147b6:	f24e 752c 	movw	r5, #59180	; 0xe72c
   147ba:	f24e 7630 	movw	r6, #59184	; 0xe730
   147be:	f2c0 0501 	movt	r5, #1
   147c2:	f2c0 0601 	movt	r6, #1
   147c6:	1b76      	subs	r6, r6, r5
   147c8:	f009 ffa4 	bl	1e714 <_init>
   147cc:	10b6      	asrs	r6, r6, #2
   147ce:	d006      	beq.n	147de <__libc_init_array+0x4e>
   147d0:	2400      	movs	r4, #0
   147d2:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
   147d6:	3401      	adds	r4, #1
   147d8:	4798      	blx	r3
   147da:	42a6      	cmp	r6, r4
   147dc:	d8f9      	bhi.n	147d2 <__libc_init_array+0x42>
   147de:	bd70      	pop	{r4, r5, r6, pc}

000147e0 <memcpy>:
   147e0:	2a03      	cmp	r2, #3
   147e2:	e92d 07f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl}
   147e6:	d80b      	bhi.n	14800 <memcpy+0x20>
   147e8:	b13a      	cbz	r2, 147fa <memcpy+0x1a>
   147ea:	2300      	movs	r3, #0
   147ec:	f811 c003 	ldrb.w	ip, [r1, r3]
   147f0:	f800 c003 	strb.w	ip, [r0, r3]
   147f4:	3301      	adds	r3, #1
   147f6:	4293      	cmp	r3, r2
   147f8:	d1f8      	bne.n	147ec <memcpy+0xc>
   147fa:	e8bd 07f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl}
   147fe:	4770      	bx	lr
   14800:	1882      	adds	r2, r0, r2
   14802:	460c      	mov	r4, r1
   14804:	4603      	mov	r3, r0
   14806:	e003      	b.n	14810 <memcpy+0x30>
   14808:	f814 1c01 	ldrb.w	r1, [r4, #-1]
   1480c:	f803 1c01 	strb.w	r1, [r3, #-1]
   14810:	f003 0603 	and.w	r6, r3, #3
   14814:	4619      	mov	r1, r3
   14816:	46a4      	mov	ip, r4
   14818:	3301      	adds	r3, #1
   1481a:	3401      	adds	r4, #1
   1481c:	2e00      	cmp	r6, #0
   1481e:	d1f3      	bne.n	14808 <memcpy+0x28>
   14820:	f01c 0403 	ands.w	r4, ip, #3
   14824:	4663      	mov	r3, ip
   14826:	bf08      	it	eq
   14828:	ebc1 0c02 	rsbeq	ip, r1, r2
   1482c:	d068      	beq.n	14900 <memcpy+0x120>
   1482e:	4265      	negs	r5, r4
   14830:	f1c4 0a04 	rsb	sl, r4, #4
   14834:	eb0c 0705 	add.w	r7, ip, r5
   14838:	4633      	mov	r3, r6
   1483a:	ea4f 0aca 	mov.w	sl, sl, lsl #3
   1483e:	f85c 6005 	ldr.w	r6, [ip, r5]
   14842:	ea4f 08c4 	mov.w	r8, r4, lsl #3
   14846:	1a55      	subs	r5, r2, r1
   14848:	e008      	b.n	1485c <memcpy+0x7c>
   1484a:	f857 4f04 	ldr.w	r4, [r7, #4]!
   1484e:	4626      	mov	r6, r4
   14850:	fa04 f40a 	lsl.w	r4, r4, sl
   14854:	ea49 0404 	orr.w	r4, r9, r4
   14858:	50cc      	str	r4, [r1, r3]
   1485a:	3304      	adds	r3, #4
   1485c:	185c      	adds	r4, r3, r1
   1485e:	2d03      	cmp	r5, #3
   14860:	fa26 f908 	lsr.w	r9, r6, r8
   14864:	f1a5 0504 	sub.w	r5, r5, #4
   14868:	eb0c 0603 	add.w	r6, ip, r3
   1486c:	dced      	bgt.n	1484a <memcpy+0x6a>
   1486e:	2300      	movs	r3, #0
   14870:	e002      	b.n	14878 <memcpy+0x98>
   14872:	5cf1      	ldrb	r1, [r6, r3]
   14874:	54e1      	strb	r1, [r4, r3]
   14876:	3301      	adds	r3, #1
   14878:	1919      	adds	r1, r3, r4
   1487a:	4291      	cmp	r1, r2
   1487c:	d3f9      	bcc.n	14872 <memcpy+0x92>
   1487e:	e7bc      	b.n	147fa <memcpy+0x1a>
   14880:	f853 4c40 	ldr.w	r4, [r3, #-64]
   14884:	f841 4c40 	str.w	r4, [r1, #-64]
   14888:	f853 4c3c 	ldr.w	r4, [r3, #-60]
   1488c:	f841 4c3c 	str.w	r4, [r1, #-60]
   14890:	f853 4c38 	ldr.w	r4, [r3, #-56]
   14894:	f841 4c38 	str.w	r4, [r1, #-56]
   14898:	f853 4c34 	ldr.w	r4, [r3, #-52]
   1489c:	f841 4c34 	str.w	r4, [r1, #-52]
   148a0:	f853 4c30 	ldr.w	r4, [r3, #-48]
   148a4:	f841 4c30 	str.w	r4, [r1, #-48]
   148a8:	f853 4c2c 	ldr.w	r4, [r3, #-44]
   148ac:	f841 4c2c 	str.w	r4, [r1, #-44]
   148b0:	f853 4c28 	ldr.w	r4, [r3, #-40]
   148b4:	f841 4c28 	str.w	r4, [r1, #-40]
   148b8:	f853 4c24 	ldr.w	r4, [r3, #-36]
   148bc:	f841 4c24 	str.w	r4, [r1, #-36]
   148c0:	f853 4c20 	ldr.w	r4, [r3, #-32]
   148c4:	f841 4c20 	str.w	r4, [r1, #-32]
   148c8:	f853 4c1c 	ldr.w	r4, [r3, #-28]
   148cc:	f841 4c1c 	str.w	r4, [r1, #-28]
   148d0:	f853 4c18 	ldr.w	r4, [r3, #-24]
   148d4:	f841 4c18 	str.w	r4, [r1, #-24]
   148d8:	f853 4c14 	ldr.w	r4, [r3, #-20]
   148dc:	f841 4c14 	str.w	r4, [r1, #-20]
   148e0:	f853 4c10 	ldr.w	r4, [r3, #-16]
   148e4:	f841 4c10 	str.w	r4, [r1, #-16]
   148e8:	f853 4c0c 	ldr.w	r4, [r3, #-12]
   148ec:	f841 4c0c 	str.w	r4, [r1, #-12]
   148f0:	f853 4c08 	ldr.w	r4, [r3, #-8]
   148f4:	f841 4c08 	str.w	r4, [r1, #-8]
   148f8:	f853 4c04 	ldr.w	r4, [r3, #-4]
   148fc:	f841 4c04 	str.w	r4, [r1, #-4]
   14900:	461c      	mov	r4, r3
   14902:	460d      	mov	r5, r1
   14904:	3340      	adds	r3, #64	; 0x40
   14906:	3140      	adds	r1, #64	; 0x40
   14908:	f1bc 0f3f 	cmp.w	ip, #63	; 0x3f
   1490c:	f1ac 0c40 	sub.w	ip, ip, #64	; 0x40
   14910:	dcb6      	bgt.n	14880 <memcpy+0xa0>
   14912:	4621      	mov	r1, r4
   14914:	462b      	mov	r3, r5
   14916:	1b54      	subs	r4, r2, r5
   14918:	e00f      	b.n	1493a <memcpy+0x15a>
   1491a:	f851 5c10 	ldr.w	r5, [r1, #-16]
   1491e:	f843 5c10 	str.w	r5, [r3, #-16]
   14922:	f851 5c0c 	ldr.w	r5, [r1, #-12]
   14926:	f843 5c0c 	str.w	r5, [r3, #-12]
   1492a:	f851 5c08 	ldr.w	r5, [r1, #-8]
   1492e:	f843 5c08 	str.w	r5, [r3, #-8]
   14932:	f851 5c04 	ldr.w	r5, [r1, #-4]
   14936:	f843 5c04 	str.w	r5, [r3, #-4]
   1493a:	2c0f      	cmp	r4, #15
   1493c:	460d      	mov	r5, r1
   1493e:	469c      	mov	ip, r3
   14940:	f101 0110 	add.w	r1, r1, #16
   14944:	f103 0310 	add.w	r3, r3, #16
   14948:	f1a4 0410 	sub.w	r4, r4, #16
   1494c:	dce5      	bgt.n	1491a <memcpy+0x13a>
   1494e:	ebcc 0102 	rsb	r1, ip, r2
   14952:	2300      	movs	r3, #0
   14954:	e003      	b.n	1495e <memcpy+0x17e>
   14956:	58ec      	ldr	r4, [r5, r3]
   14958:	f84c 4003 	str.w	r4, [ip, r3]
   1495c:	3304      	adds	r3, #4
   1495e:	195e      	adds	r6, r3, r5
   14960:	2903      	cmp	r1, #3
   14962:	eb03 040c 	add.w	r4, r3, ip
   14966:	f1a1 0104 	sub.w	r1, r1, #4
   1496a:	dcf4      	bgt.n	14956 <memcpy+0x176>
   1496c:	e77f      	b.n	1486e <memcpy+0x8e>
   1496e:	bf00      	nop

00014970 <memset>:
   14970:	2a03      	cmp	r2, #3
   14972:	b2c9      	uxtb	r1, r1
   14974:	b430      	push	{r4, r5}
   14976:	d807      	bhi.n	14988 <memset+0x18>
   14978:	b122      	cbz	r2, 14984 <memset+0x14>
   1497a:	2300      	movs	r3, #0
   1497c:	54c1      	strb	r1, [r0, r3]
   1497e:	3301      	adds	r3, #1
   14980:	4293      	cmp	r3, r2
   14982:	d1fb      	bne.n	1497c <memset+0xc>
   14984:	bc30      	pop	{r4, r5}
   14986:	4770      	bx	lr
   14988:	eb00 0c02 	add.w	ip, r0, r2
   1498c:	4603      	mov	r3, r0
   1498e:	e001      	b.n	14994 <memset+0x24>
   14990:	f803 1c01 	strb.w	r1, [r3, #-1]
   14994:	f003 0403 	and.w	r4, r3, #3
   14998:	461a      	mov	r2, r3
   1499a:	3301      	adds	r3, #1
   1499c:	2c00      	cmp	r4, #0
   1499e:	d1f7      	bne.n	14990 <memset+0x20>
   149a0:	f04f 3301 	mov.w	r3, #16843009	; 0x1010101
   149a4:	ebc2 040c 	rsb	r4, r2, ip
   149a8:	fb03 f301 	mul.w	r3, r3, r1
   149ac:	e01f      	b.n	149ee <memset+0x7e>
   149ae:	f842 3c40 	str.w	r3, [r2, #-64]
   149b2:	f842 3c3c 	str.w	r3, [r2, #-60]
   149b6:	f842 3c38 	str.w	r3, [r2, #-56]
   149ba:	f842 3c34 	str.w	r3, [r2, #-52]
   149be:	f842 3c30 	str.w	r3, [r2, #-48]
   149c2:	f842 3c2c 	str.w	r3, [r2, #-44]
   149c6:	f842 3c28 	str.w	r3, [r2, #-40]
   149ca:	f842 3c24 	str.w	r3, [r2, #-36]
   149ce:	f842 3c20 	str.w	r3, [r2, #-32]
   149d2:	f842 3c1c 	str.w	r3, [r2, #-28]
   149d6:	f842 3c18 	str.w	r3, [r2, #-24]
   149da:	f842 3c14 	str.w	r3, [r2, #-20]
   149de:	f842 3c10 	str.w	r3, [r2, #-16]
   149e2:	f842 3c0c 	str.w	r3, [r2, #-12]
   149e6:	f842 3c08 	str.w	r3, [r2, #-8]
   149ea:	f842 3c04 	str.w	r3, [r2, #-4]
   149ee:	4615      	mov	r5, r2
   149f0:	3240      	adds	r2, #64	; 0x40
   149f2:	2c3f      	cmp	r4, #63	; 0x3f
   149f4:	f1a4 0440 	sub.w	r4, r4, #64	; 0x40
   149f8:	dcd9      	bgt.n	149ae <memset+0x3e>
   149fa:	462a      	mov	r2, r5
   149fc:	ebc5 040c 	rsb	r4, r5, ip
   14a00:	e007      	b.n	14a12 <memset+0xa2>
   14a02:	f842 3c10 	str.w	r3, [r2, #-16]
   14a06:	f842 3c0c 	str.w	r3, [r2, #-12]
   14a0a:	f842 3c08 	str.w	r3, [r2, #-8]
   14a0e:	f842 3c04 	str.w	r3, [r2, #-4]
   14a12:	4615      	mov	r5, r2
   14a14:	3210      	adds	r2, #16
   14a16:	2c0f      	cmp	r4, #15
   14a18:	f1a4 0410 	sub.w	r4, r4, #16
   14a1c:	dcf1      	bgt.n	14a02 <memset+0x92>
   14a1e:	462a      	mov	r2, r5
   14a20:	ebc5 050c 	rsb	r5, r5, ip
   14a24:	e001      	b.n	14a2a <memset+0xba>
   14a26:	f842 3c04 	str.w	r3, [r2, #-4]
   14a2a:	4614      	mov	r4, r2
   14a2c:	3204      	adds	r2, #4
   14a2e:	2d03      	cmp	r5, #3
   14a30:	f1a5 0504 	sub.w	r5, r5, #4
   14a34:	dcf7      	bgt.n	14a26 <memset+0xb6>
   14a36:	e001      	b.n	14a3c <memset+0xcc>
   14a38:	f804 1b01 	strb.w	r1, [r4], #1
   14a3c:	4564      	cmp	r4, ip
   14a3e:	d3fb      	bcc.n	14a38 <memset+0xc8>
   14a40:	e7a0      	b.n	14984 <memset+0x14>
   14a42:	bf00      	nop

00014a44 <strcat>:
   14a44:	f010 0f03 	tst.w	r0, #3
   14a48:	b510      	push	{r4, lr}
   14a4a:	4604      	mov	r4, r0
   14a4c:	bf18      	it	ne
   14a4e:	4600      	movne	r0, r0
   14a50:	d111      	bne.n	14a76 <strcat+0x32>
   14a52:	6823      	ldr	r3, [r4, #0]
   14a54:	4620      	mov	r0, r4
   14a56:	f1a3 3201 	sub.w	r2, r3, #16843009	; 0x1010101
   14a5a:	ea22 0303 	bic.w	r3, r2, r3
   14a5e:	f013 3f80 	tst.w	r3, #2155905152	; 0x80808080
   14a62:	d108      	bne.n	14a76 <strcat+0x32>
   14a64:	f850 3f04 	ldr.w	r3, [r0, #4]!
   14a68:	f1a3 3201 	sub.w	r2, r3, #16843009	; 0x1010101
   14a6c:	ea22 0303 	bic.w	r3, r2, r3
   14a70:	f013 3f80 	tst.w	r3, #2155905152	; 0x80808080
   14a74:	d0f6      	beq.n	14a64 <strcat+0x20>
   14a76:	7803      	ldrb	r3, [r0, #0]
   14a78:	b11b      	cbz	r3, 14a82 <strcat+0x3e>
   14a7a:	f810 3f01 	ldrb.w	r3, [r0, #1]!
   14a7e:	2b00      	cmp	r3, #0
   14a80:	d1fb      	bne.n	14a7a <strcat+0x36>
   14a82:	f000 f863 	bl	14b4c <strcpy>
   14a86:	4620      	mov	r0, r4
   14a88:	bd10      	pop	{r4, pc}
   14a8a:	bf00      	nop

00014a8c <strchr>:
   14a8c:	b2c9      	uxtb	r1, r1
   14a8e:	b430      	push	{r4, r5}
   14a90:	b119      	cbz	r1, 14a9a <strchr+0xe>
   14a92:	e024      	b.n	14ade <strchr+0x52>
   14a94:	7803      	ldrb	r3, [r0, #0]
   14a96:	b1d3      	cbz	r3, 14ace <strchr+0x42>
   14a98:	3001      	adds	r0, #1
   14a9a:	f010 0f03 	tst.w	r0, #3
   14a9e:	d1f9      	bne.n	14a94 <strchr+0x8>
   14aa0:	6803      	ldr	r3, [r0, #0]
   14aa2:	f1a3 3201 	sub.w	r2, r3, #16843009	; 0x1010101
   14aa6:	ea22 0303 	bic.w	r3, r2, r3
   14aaa:	f013 3f80 	tst.w	r3, #2155905152	; 0x80808080
   14aae:	d108      	bne.n	14ac2 <strchr+0x36>
   14ab0:	f850 3f04 	ldr.w	r3, [r0, #4]!
   14ab4:	f1a3 3201 	sub.w	r2, r3, #16843009	; 0x1010101
   14ab8:	ea22 0303 	bic.w	r3, r2, r3
   14abc:	f013 3f80 	tst.w	r3, #2155905152	; 0x80808080
   14ac0:	d0f6      	beq.n	14ab0 <strchr+0x24>
   14ac2:	7803      	ldrb	r3, [r0, #0]
   14ac4:	b11b      	cbz	r3, 14ace <strchr+0x42>
   14ac6:	f810 3f01 	ldrb.w	r3, [r0, #1]!
   14aca:	2b00      	cmp	r3, #0
   14acc:	d1fb      	bne.n	14ac6 <strchr+0x3a>
   14ace:	bc30      	pop	{r4, r5}
   14ad0:	4770      	bx	lr
   14ad2:	7803      	ldrb	r3, [r0, #0]
   14ad4:	2b00      	cmp	r3, #0
   14ad6:	d036      	beq.n	14b46 <strchr+0xba>
   14ad8:	4299      	cmp	r1, r3
   14ada:	d0f8      	beq.n	14ace <strchr+0x42>
   14adc:	3001      	adds	r0, #1
   14ade:	f010 0f03 	tst.w	r0, #3
   14ae2:	d1f6      	bne.n	14ad2 <strchr+0x46>
   14ae4:	6803      	ldr	r3, [r0, #0]
   14ae6:	ea41 2501 	orr.w	r5, r1, r1, lsl #8
   14aea:	f1a3 3201 	sub.w	r2, r3, #16843009	; 0x1010101
   14aee:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
   14af2:	ea22 0203 	bic.w	r2, r2, r3
   14af6:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
   14afa:	d11b      	bne.n	14b34 <strchr+0xa8>
   14afc:	ea85 0303 	eor.w	r3, r5, r3
   14b00:	f1a3 3201 	sub.w	r2, r3, #16843009	; 0x1010101
   14b04:	ea22 0303 	bic.w	r3, r2, r3
   14b08:	f013 3f80 	tst.w	r3, #2155905152	; 0x80808080
   14b0c:	d003      	beq.n	14b16 <strchr+0x8a>
   14b0e:	e011      	b.n	14b34 <strchr+0xa8>
   14b10:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
   14b14:	d10e      	bne.n	14b34 <strchr+0xa8>
   14b16:	f850 3f04 	ldr.w	r3, [r0, #4]!
   14b1a:	f1a3 3401 	sub.w	r4, r3, #16843009	; 0x1010101
   14b1e:	ea85 0203 	eor.w	r2, r5, r3
   14b22:	ea24 0303 	bic.w	r3, r4, r3
   14b26:	f1a2 3c01 	sub.w	ip, r2, #16843009	; 0x1010101
   14b2a:	f013 3f80 	tst.w	r3, #2155905152	; 0x80808080
   14b2e:	ea2c 0202 	bic.w	r2, ip, r2
   14b32:	d0ed      	beq.n	14b10 <strchr+0x84>
   14b34:	7803      	ldrb	r3, [r0, #0]
   14b36:	b91b      	cbnz	r3, 14b40 <strchr+0xb4>
   14b38:	e005      	b.n	14b46 <strchr+0xba>
   14b3a:	f810 3f01 	ldrb.w	r3, [r0, #1]!
   14b3e:	b113      	cbz	r3, 14b46 <strchr+0xba>
   14b40:	4299      	cmp	r1, r3
   14b42:	d1fa      	bne.n	14b3a <strchr+0xae>
   14b44:	e7c3      	b.n	14ace <strchr+0x42>
   14b46:	2000      	movs	r0, #0
   14b48:	e7c1      	b.n	14ace <strchr+0x42>
   14b4a:	bf00      	nop

00014b4c <strcpy>:
   14b4c:	ea80 0201 	eor.w	r2, r0, r1
   14b50:	4684      	mov	ip, r0
   14b52:	f012 0f03 	tst.w	r2, #3
   14b56:	d14f      	bne.n	14bf8 <strcpy+0xac>
   14b58:	f011 0f03 	tst.w	r1, #3
   14b5c:	d132      	bne.n	14bc4 <strcpy+0x78>
   14b5e:	f84d 4d04 	str.w	r4, [sp, #-4]!
   14b62:	f011 0f04 	tst.w	r1, #4
   14b66:	f851 3b04 	ldr.w	r3, [r1], #4
   14b6a:	d00b      	beq.n	14b84 <strcpy+0x38>
   14b6c:	f1a3 3201 	sub.w	r2, r3, #16843009	; 0x1010101
   14b70:	439a      	bics	r2, r3
   14b72:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
   14b76:	bf04      	itt	eq
   14b78:	f84c 3b04 	streq.w	r3, [ip], #4
   14b7c:	f851 3b04 	ldreq.w	r3, [r1], #4
   14b80:	d116      	bne.n	14bb0 <strcpy+0x64>
   14b82:	bf00      	nop
   14b84:	f851 4b04 	ldr.w	r4, [r1], #4
   14b88:	f1a3 3201 	sub.w	r2, r3, #16843009	; 0x1010101
   14b8c:	439a      	bics	r2, r3
   14b8e:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
   14b92:	f1a4 3201 	sub.w	r2, r4, #16843009	; 0x1010101
   14b96:	d10b      	bne.n	14bb0 <strcpy+0x64>
   14b98:	f84c 3b04 	str.w	r3, [ip], #4
   14b9c:	43a2      	bics	r2, r4
   14b9e:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
   14ba2:	bf04      	itt	eq
   14ba4:	f851 3b04 	ldreq.w	r3, [r1], #4
   14ba8:	f84c 4b04 	streq.w	r4, [ip], #4
   14bac:	d0ea      	beq.n	14b84 <strcpy+0x38>
   14bae:	4623      	mov	r3, r4
   14bb0:	f80c 3b01 	strb.w	r3, [ip], #1
   14bb4:	f013 0fff 	tst.w	r3, #255	; 0xff
   14bb8:	ea4f 2333 	mov.w	r3, r3, ror #8
   14bbc:	d1f8      	bne.n	14bb0 <strcpy+0x64>
   14bbe:	f85d 4b04 	ldr.w	r4, [sp], #4
   14bc2:	4770      	bx	lr
   14bc4:	f011 0f01 	tst.w	r1, #1
   14bc8:	d006      	beq.n	14bd8 <strcpy+0x8c>
   14bca:	f811 2b01 	ldrb.w	r2, [r1], #1
   14bce:	f80c 2b01 	strb.w	r2, [ip], #1
   14bd2:	2a00      	cmp	r2, #0
   14bd4:	bf08      	it	eq
   14bd6:	4770      	bxeq	lr
   14bd8:	f011 0f02 	tst.w	r1, #2
   14bdc:	d0bf      	beq.n	14b5e <strcpy+0x12>
   14bde:	f831 2b02 	ldrh.w	r2, [r1], #2
   14be2:	f012 0fff 	tst.w	r2, #255	; 0xff
   14be6:	bf16      	itet	ne
   14be8:	f82c 2b02 	strhne.w	r2, [ip], #2
   14bec:	f88c 2000 	strbeq.w	r2, [ip]
   14bf0:	f412 4f7f 	tstne.w	r2, #65280	; 0xff00
   14bf4:	d1b3      	bne.n	14b5e <strcpy+0x12>
   14bf6:	4770      	bx	lr
   14bf8:	f811 2b01 	ldrb.w	r2, [r1], #1
   14bfc:	f80c 2b01 	strb.w	r2, [ip], #1
   14c00:	2a00      	cmp	r2, #0
   14c02:	d1f9      	bne.n	14bf8 <strcpy+0xac>
   14c04:	4770      	bx	lr
   14c06:	bf00      	nop

00014c08 <strlen>:
   14c08:	f020 0103 	bic.w	r1, r0, #3
   14c0c:	f010 0003 	ands.w	r0, r0, #3
   14c10:	f1c0 0000 	rsb	r0, r0, #0
   14c14:	f851 3b04 	ldr.w	r3, [r1], #4
   14c18:	f100 0c04 	add.w	ip, r0, #4
   14c1c:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
   14c20:	f06f 0200 	mvn.w	r2, #0
   14c24:	bf1c      	itt	ne
   14c26:	fa22 f20c 	lsrne.w	r2, r2, ip
   14c2a:	4313      	orrne	r3, r2
   14c2c:	f04f 0c01 	mov.w	ip, #1
   14c30:	ea4c 2c0c 	orr.w	ip, ip, ip, lsl #8
   14c34:	ea4c 4c0c 	orr.w	ip, ip, ip, lsl #16
   14c38:	eba3 020c 	sub.w	r2, r3, ip
   14c3c:	ea22 0203 	bic.w	r2, r2, r3
   14c40:	ea12 12cc 	ands.w	r2, r2, ip, lsl #7
   14c44:	bf04      	itt	eq
   14c46:	f851 3b04 	ldreq.w	r3, [r1], #4
   14c4a:	3004      	addeq	r0, #4
   14c4c:	d0f4      	beq.n	14c38 <strlen+0x30>
   14c4e:	f013 0fff 	tst.w	r3, #255	; 0xff
   14c52:	bf1f      	itttt	ne
   14c54:	3001      	addne	r0, #1
   14c56:	f413 4f7f 	tstne.w	r3, #65280	; 0xff00
   14c5a:	3001      	addne	r0, #1
   14c5c:	f413 0f7f 	tstne.w	r3, #16711680	; 0xff0000
   14c60:	bf18      	it	ne
   14c62:	3001      	addne	r0, #1
   14c64:	4770      	bx	lr
   14c66:	bf00      	nop

00014c68 <strncmp>:
   14c68:	b430      	push	{r4, r5}
   14c6a:	4613      	mov	r3, r2
   14c6c:	2a00      	cmp	r2, #0
   14c6e:	d043      	beq.n	14cf8 <strncmp+0x90>
   14c70:	ea41 0200 	orr.w	r2, r1, r0
   14c74:	f012 0f03 	tst.w	r2, #3
   14c78:	d125      	bne.n	14cc6 <strncmp+0x5e>
   14c7a:	2b03      	cmp	r3, #3
   14c7c:	4604      	mov	r4, r0
   14c7e:	460d      	mov	r5, r1
   14c80:	d93d      	bls.n	14cfe <strncmp+0x96>
   14c82:	6802      	ldr	r2, [r0, #0]
   14c84:	6809      	ldr	r1, [r1, #0]
   14c86:	428a      	cmp	r2, r1
   14c88:	d139      	bne.n	14cfe <strncmp+0x96>
   14c8a:	3b04      	subs	r3, #4
   14c8c:	d034      	beq.n	14cf8 <strncmp+0x90>
   14c8e:	f1a2 3101 	sub.w	r1, r2, #16843009	; 0x1010101
   14c92:	ea21 0202 	bic.w	r2, r1, r2
   14c96:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
   14c9a:	d00d      	beq.n	14cb8 <strncmp+0x50>
   14c9c:	e02c      	b.n	14cf8 <strncmp+0x90>
   14c9e:	6822      	ldr	r2, [r4, #0]
   14ca0:	6829      	ldr	r1, [r5, #0]
   14ca2:	f1a2 3001 	sub.w	r0, r2, #16843009	; 0x1010101
   14ca6:	428a      	cmp	r2, r1
   14ca8:	ea20 0002 	bic.w	r0, r0, r2
   14cac:	d127      	bne.n	14cfe <strncmp+0x96>
   14cae:	3b04      	subs	r3, #4
   14cb0:	d022      	beq.n	14cf8 <strncmp+0x90>
   14cb2:	f010 3f80 	tst.w	r0, #2155905152	; 0x80808080
   14cb6:	d11f      	bne.n	14cf8 <strncmp+0x90>
   14cb8:	3404      	adds	r4, #4
   14cba:	3504      	adds	r5, #4
   14cbc:	2b03      	cmp	r3, #3
   14cbe:	d8ee      	bhi.n	14c9e <strncmp+0x36>
   14cc0:	4620      	mov	r0, r4
   14cc2:	4629      	mov	r1, r5
   14cc4:	b1f3      	cbz	r3, 14d04 <strncmp+0x9c>
   14cc6:	7804      	ldrb	r4, [r0, #0]
   14cc8:	3b01      	subs	r3, #1
   14cca:	f891 c000 	ldrb.w	ip, [r1]
   14cce:	4564      	cmp	r4, ip
   14cd0:	d10f      	bne.n	14cf2 <strncmp+0x8a>
   14cd2:	b18b      	cbz	r3, 14cf8 <strncmp+0x90>
   14cd4:	b184      	cbz	r4, 14cf8 <strncmp+0x90>
   14cd6:	3b01      	subs	r3, #1
   14cd8:	2200      	movs	r2, #0
   14cda:	e002      	b.n	14ce2 <strncmp+0x7a>
   14cdc:	b163      	cbz	r3, 14cf8 <strncmp+0x90>
   14cde:	b15c      	cbz	r4, 14cf8 <strncmp+0x90>
   14ce0:	3b01      	subs	r3, #1
   14ce2:	1884      	adds	r4, r0, r2
   14ce4:	188d      	adds	r5, r1, r2
   14ce6:	3201      	adds	r2, #1
   14ce8:	7864      	ldrb	r4, [r4, #1]
   14cea:	f895 c001 	ldrb.w	ip, [r5, #1]
   14cee:	4564      	cmp	r4, ip
   14cf0:	d0f4      	beq.n	14cdc <strncmp+0x74>
   14cf2:	ebcc 0004 	rsb	r0, ip, r4
   14cf6:	e000      	b.n	14cfa <strncmp+0x92>
   14cf8:	2000      	movs	r0, #0
   14cfa:	bc30      	pop	{r4, r5}
   14cfc:	4770      	bx	lr
   14cfe:	4620      	mov	r0, r4
   14d00:	4629      	mov	r1, r5
   14d02:	e7e0      	b.n	14cc6 <strncmp+0x5e>
   14d04:	7824      	ldrb	r4, [r4, #0]
   14d06:	f895 c000 	ldrb.w	ip, [r5]
   14d0a:	ebcc 0004 	rsb	r0, ip, r4
   14d0e:	e7f4      	b.n	14cfa <strncmp+0x92>

00014d10 <strncpy>:
   14d10:	ea41 0300 	orr.w	r3, r1, r0
   14d14:	f013 0f03 	tst.w	r3, #3
   14d18:	bf14      	ite	ne
   14d1a:	2300      	movne	r3, #0
   14d1c:	2301      	moveq	r3, #1
   14d1e:	2a03      	cmp	r2, #3
   14d20:	bf94      	ite	ls
   14d22:	2300      	movls	r3, #0
   14d24:	f003 0301 	andhi.w	r3, r3, #1
   14d28:	b430      	push	{r4, r5}
   14d2a:	2b00      	cmp	r3, #0
   14d2c:	d02a      	beq.n	14d84 <strncpy+0x74>
   14d2e:	4604      	mov	r4, r0
   14d30:	680b      	ldr	r3, [r1, #0]
   14d32:	f1a3 3c01 	sub.w	ip, r3, #16843009	; 0x1010101
   14d36:	ea2c 0c03 	bic.w	ip, ip, r3
   14d3a:	f01c 3f80 	tst.w	ip, #2155905152	; 0x80808080
   14d3e:	d105      	bne.n	14d4c <strncpy+0x3c>
   14d40:	3a04      	subs	r2, #4
   14d42:	3104      	adds	r1, #4
   14d44:	2a03      	cmp	r2, #3
   14d46:	f844 3b04 	str.w	r3, [r4], #4
   14d4a:	d8f1      	bhi.n	14d30 <strncpy+0x20>
   14d4c:	4623      	mov	r3, r4
   14d4e:	b1ba      	cbz	r2, 14d80 <strncpy+0x70>
   14d50:	780d      	ldrb	r5, [r1, #0]
   14d52:	461c      	mov	r4, r3
   14d54:	3a01      	subs	r2, #1
   14d56:	f804 5b01 	strb.w	r5, [r4], #1
   14d5a:	b155      	cbz	r5, 14d72 <strncpy+0x62>
   14d5c:	3302      	adds	r3, #2
   14d5e:	b17a      	cbz	r2, 14d80 <strncpy+0x70>
   14d60:	f811 5f01 	ldrb.w	r5, [r1, #1]!
   14d64:	461c      	mov	r4, r3
   14d66:	3a01      	subs	r2, #1
   14d68:	f803 5c01 	strb.w	r5, [r3, #-1]
   14d6c:	3301      	adds	r3, #1
   14d6e:	2d00      	cmp	r5, #0
   14d70:	d1f5      	bne.n	14d5e <strncpy+0x4e>
   14d72:	b12a      	cbz	r2, 14d80 <strncpy+0x70>
   14d74:	2300      	movs	r3, #0
   14d76:	4619      	mov	r1, r3
   14d78:	54e1      	strb	r1, [r4, r3]
   14d7a:	3301      	adds	r3, #1
   14d7c:	4293      	cmp	r3, r2
   14d7e:	d1fb      	bne.n	14d78 <strncpy+0x68>
   14d80:	bc30      	pop	{r4, r5}
   14d82:	4770      	bx	lr
   14d84:	4603      	mov	r3, r0
   14d86:	e7e2      	b.n	14d4e <strncpy+0x3e>

00014d88 <strrchr>:
   14d88:	b570      	push	{r4, r5, r6, lr}
   14d8a:	4603      	mov	r3, r0
   14d8c:	460c      	mov	r4, r1
   14d8e:	b161      	cbz	r1, 14daa <strrchr+0x22>
   14d90:	2500      	movs	r5, #0
   14d92:	e000      	b.n	14d96 <strrchr+0xe>
   14d94:	4615      	mov	r5, r2
   14d96:	4618      	mov	r0, r3
   14d98:	4621      	mov	r1, r4
   14d9a:	f7ff fe77 	bl	14a8c <strchr>
   14d9e:	4602      	mov	r2, r0
   14da0:	1c43      	adds	r3, r0, #1
   14da2:	2800      	cmp	r0, #0
   14da4:	d1f6      	bne.n	14d94 <strrchr+0xc>
   14da6:	4628      	mov	r0, r5
   14da8:	bd70      	pop	{r4, r5, r6, pc}
   14daa:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
   14dae:	f7ff be6d 	b.w	14a8c <strchr>
   14db2:	bf00      	nop

00014db4 <critical_factorization>:
   14db4:	2301      	movs	r3, #1
   14db6:	e92d 07f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl}
   14dba:	461c      	mov	r4, r3
   14dbc:	2500      	movs	r5, #0
   14dbe:	f04f 36ff 	mov.w	r6, #4294967295
   14dc2:	eb04 0c05 	add.w	ip, r4, r5
   14dc6:	19a7      	adds	r7, r4, r6
   14dc8:	458c      	cmp	ip, r1
   14dca:	d20d      	bcs.n	14de8 <critical_factorization+0x34>
   14dcc:	5c3f      	ldrb	r7, [r7, r0]
   14dce:	f810 800c 	ldrb.w	r8, [r0, ip]
   14dd2:	45b8      	cmp	r8, r7
   14dd4:	d22f      	bcs.n	14e36 <critical_factorization+0x82>
   14dd6:	ebc6 030c 	rsb	r3, r6, ip
   14dda:	2401      	movs	r4, #1
   14ddc:	4665      	mov	r5, ip
   14dde:	eb04 0c05 	add.w	ip, r4, r5
   14de2:	19a7      	adds	r7, r4, r6
   14de4:	458c      	cmp	ip, r1
   14de6:	d3f1      	bcc.n	14dcc <critical_factorization+0x18>
   14de8:	f04f 0a01 	mov.w	sl, #1
   14dec:	2500      	movs	r5, #0
   14dee:	4654      	mov	r4, sl
   14df0:	f04f 37ff 	mov.w	r7, #4294967295
   14df4:	eb04 0c05 	add.w	ip, r4, r5
   14df8:	6013      	str	r3, [r2, #0]
   14dfa:	4561      	cmp	r1, ip
   14dfc:	eb04 0807 	add.w	r8, r4, r7
   14e00:	d90f      	bls.n	14e22 <critical_factorization+0x6e>
   14e02:	f818 8000 	ldrb.w	r8, [r8, r0]
   14e06:	f810 900c 	ldrb.w	r9, [r0, ip]
   14e0a:	45c1      	cmp	r9, r8
   14e0c:	d924      	bls.n	14e58 <critical_factorization+0xa4>
   14e0e:	ebc7 0a0c 	rsb	sl, r7, ip
   14e12:	2401      	movs	r4, #1
   14e14:	4665      	mov	r5, ip
   14e16:	eb04 0c05 	add.w	ip, r4, r5
   14e1a:	eb04 0807 	add.w	r8, r4, r7
   14e1e:	4561      	cmp	r1, ip
   14e20:	d8ef      	bhi.n	14e02 <critical_factorization+0x4e>
   14e22:	3701      	adds	r7, #1
   14e24:	1c70      	adds	r0, r6, #1
   14e26:	4287      	cmp	r7, r0
   14e28:	bf24      	itt	cs
   14e2a:	4653      	movcs	r3, sl
   14e2c:	4638      	movcs	r0, r7
   14e2e:	6013      	str	r3, [r2, #0]
   14e30:	e8bd 07f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl}
   14e34:	4770      	bx	lr
   14e36:	d006      	beq.n	14e46 <critical_factorization+0x92>
   14e38:	2301      	movs	r3, #1
   14e3a:	462e      	mov	r6, r5
   14e3c:	eb05 0c03 	add.w	ip, r5, r3
   14e40:	461c      	mov	r4, r3
   14e42:	4665      	mov	r5, ip
   14e44:	e7cb      	b.n	14dde <critical_factorization+0x2a>
   14e46:	429c      	cmp	r4, r3
   14e48:	f104 0401 	add.w	r4, r4, #1
   14e4c:	bf18      	it	ne
   14e4e:	46ac      	movne	ip, r5
   14e50:	d1c4      	bne.n	14ddc <critical_factorization+0x28>
   14e52:	2401      	movs	r4, #1
   14e54:	4665      	mov	r5, ip
   14e56:	e7c2      	b.n	14dde <critical_factorization+0x2a>
   14e58:	d007      	beq.n	14e6a <critical_factorization+0xb6>
   14e5a:	f04f 0a01 	mov.w	sl, #1
   14e5e:	462f      	mov	r7, r5
   14e60:	eb05 0c0a 	add.w	ip, r5, sl
   14e64:	4654      	mov	r4, sl
   14e66:	4665      	mov	r5, ip
   14e68:	e7d5      	b.n	14e16 <critical_factorization+0x62>
   14e6a:	4554      	cmp	r4, sl
   14e6c:	f104 0401 	add.w	r4, r4, #1
   14e70:	bf18      	it	ne
   14e72:	46ac      	movne	ip, r5
   14e74:	d1ce      	bne.n	14e14 <critical_factorization+0x60>
   14e76:	2401      	movs	r4, #1
   14e78:	4665      	mov	r5, ip
   14e7a:	e7cc      	b.n	14e16 <critical_factorization+0x62>

00014e7c <two_way_long_needle>:
   14e7c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   14e80:	f5ad 6d84 	sub.w	sp, sp, #1056	; 0x420
   14e84:	b081      	sub	sp, #4
   14e86:	4606      	mov	r6, r0
   14e88:	4610      	mov	r0, r2
   14e8a:	4689      	mov	r9, r1
   14e8c:	9203      	str	r2, [sp, #12]
   14e8e:	f50d 6282 	add.w	r2, sp, #1040	; 0x410
   14e92:	4619      	mov	r1, r3
   14e94:	320c      	adds	r2, #12
   14e96:	461c      	mov	r4, r3
   14e98:	f7ff ff8c 	bl	14db4 <critical_factorization>
   14e9c:	2300      	movs	r3, #0
   14e9e:	aa07      	add	r2, sp, #28
   14ea0:	4680      	mov	r8, r0
   14ea2:	50d4      	str	r4, [r2, r3]
   14ea4:	3304      	adds	r3, #4
   14ea6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
   14eaa:	d1fa      	bne.n	14ea2 <two_way_long_needle+0x26>
   14eac:	b164      	cbz	r4, 14ec8 <two_way_long_needle+0x4c>
   14eae:	f8dd c00c 	ldr.w	ip, [sp, #12]
   14eb2:	1e62      	subs	r2, r4, #1
   14eb4:	2300      	movs	r3, #0
   14eb6:	a807      	add	r0, sp, #28
   14eb8:	f81c 1003 	ldrb.w	r1, [ip, r3]
   14ebc:	3301      	adds	r3, #1
   14ebe:	f840 2021 	str.w	r2, [r0, r1, lsl #2]
   14ec2:	3a01      	subs	r2, #1
   14ec4:	429c      	cmp	r4, r3
   14ec6:	d8f7      	bhi.n	14eb8 <two_way_long_needle+0x3c>
   14ec8:	9803      	ldr	r0, [sp, #12]
   14eca:	4642      	mov	r2, r8
   14ecc:	f8dd 141c 	ldr.w	r1, [sp, #1052]	; 0x41c
   14ed0:	1841      	adds	r1, r0, r1
   14ed2:	f000 fa4d 	bl	15370 <memcmp>
   14ed6:	4605      	mov	r5, r0
   14ed8:	2800      	cmp	r0, #0
   14eda:	f040 808b 	bne.w	14ff4 <two_way_long_needle+0x178>
   14ede:	9402      	str	r4, [sp, #8]
   14ee0:	4682      	mov	sl, r0
   14ee2:	9b02      	ldr	r3, [sp, #8]
   14ee4:	f1c8 0201 	rsb	r2, r8, #1
   14ee8:	9903      	ldr	r1, [sp, #12]
   14eea:	1e67      	subs	r7, r4, #1
   14eec:	9205      	str	r2, [sp, #20]
   14eee:	eb0a 0403 	add.w	r4, sl, r3
   14ef2:	464a      	mov	r2, r9
   14ef4:	f108 30ff 	add.w	r0, r8, #4294967295
   14ef8:	4441      	add	r1, r8
   14efa:	9001      	str	r0, [sp, #4]
   14efc:	9104      	str	r1, [sp, #16]
   14efe:	18b0      	adds	r0, r6, r2
   14f00:	2100      	movs	r1, #0
   14f02:	1aa2      	subs	r2, r4, r2
   14f04:	f8dd b00c 	ldr.w	fp, [sp, #12]
   14f08:	f000 f9f8 	bl	152fc <memchr>
   14f0c:	4603      	mov	r3, r0
   14f0e:	2800      	cmp	r0, #0
   14f10:	d159      	bne.n	14fc6 <two_way_long_needle+0x14a>
   14f12:	2c00      	cmp	r4, #0
   14f14:	d057      	beq.n	14fc6 <two_way_long_needle+0x14a>
   14f16:	19a2      	adds	r2, r4, r6
   14f18:	a807      	add	r0, sp, #28
   14f1a:	f812 2c01 	ldrb.w	r2, [r2, #-1]
   14f1e:	f850 2022 	ldr.w	r2, [r0, r2, lsl #2]
   14f22:	2a00      	cmp	r2, #0
   14f24:	d15b      	bne.n	14fde <two_way_long_needle+0x162>
   14f26:	4545      	cmp	r5, r8
   14f28:	bf2c      	ite	cs
   14f2a:	462b      	movcs	r3, r5
   14f2c:	4643      	movcc	r3, r8
   14f2e:	42bb      	cmp	r3, r7
   14f30:	d213      	bcs.n	14f5a <two_way_long_needle+0xde>
   14f32:	eb03 000a 	add.w	r0, r3, sl
   14f36:	f81b c003 	ldrb.w	ip, [fp, r3]
   14f3a:	1832      	adds	r2, r6, r0
   14f3c:	eb0b 0103 	add.w	r1, fp, r3
   14f40:	5c30      	ldrb	r0, [r6, r0]
   14f42:	4584      	cmp	ip, r0
   14f44:	d006      	beq.n	14f54 <two_way_long_needle+0xd8>
   14f46:	e044      	b.n	14fd2 <two_way_long_needle+0x156>
   14f48:	f811 cf01 	ldrb.w	ip, [r1, #1]!
   14f4c:	f812 0f01 	ldrb.w	r0, [r2, #1]!
   14f50:	4584      	cmp	ip, r0
   14f52:	d13e      	bne.n	14fd2 <two_way_long_needle+0x156>
   14f54:	3301      	adds	r3, #1
   14f56:	42bb      	cmp	r3, r7
   14f58:	d3f6      	bcc.n	14f48 <two_way_long_needle+0xcc>
   14f5a:	4545      	cmp	r5, r8
   14f5c:	f080 80b0 	bcs.w	150c0 <two_way_long_needle+0x244>
   14f60:	9901      	ldr	r1, [sp, #4]
   14f62:	9b01      	ldr	r3, [sp, #4]
   14f64:	eb01 020a 	add.w	r2, r1, sl
   14f68:	f81b 1001 	ldrb.w	r1, [fp, r1]
   14f6c:	5d92      	ldrb	r2, [r2, r6]
   14f6e:	4291      	cmp	r1, r2
   14f70:	f040 80a6 	bne.w	150c0 <two_way_long_needle+0x244>
   14f74:	eb0a 0208 	add.w	r2, sl, r8
   14f78:	9904      	ldr	r1, [sp, #16]
   14f7a:	18b2      	adds	r2, r6, r2
   14f7c:	46a1      	mov	r9, r4
   14f7e:	e008      	b.n	14f92 <two_way_long_needle+0x116>
   14f80:	f811 4c02 	ldrb.w	r4, [r1, #-2]
   14f84:	3901      	subs	r1, #1
   14f86:	f812 cc02 	ldrb.w	ip, [r2, #-2]
   14f8a:	3a01      	subs	r2, #1
   14f8c:	4564      	cmp	r4, ip
   14f8e:	d104      	bne.n	14f9a <two_way_long_needle+0x11e>
   14f90:	4603      	mov	r3, r0
   14f92:	429d      	cmp	r5, r3
   14f94:	f103 30ff 	add.w	r0, r3, #4294967295
   14f98:	d3f2      	bcc.n	14f80 <two_way_long_needle+0x104>
   14f9a:	3501      	adds	r5, #1
   14f9c:	464c      	mov	r4, r9
   14f9e:	429d      	cmp	r5, r3
   14fa0:	f200 8093 	bhi.w	150ca <two_way_long_needle+0x24e>
   14fa4:	f8dd 541c 	ldr.w	r5, [sp, #1052]	; 0x41c
   14fa8:	9a02      	ldr	r2, [sp, #8]
   14faa:	44aa      	add	sl, r5
   14fac:	1b55      	subs	r5, r2, r5
   14fae:	4622      	mov	r2, r4
   14fb0:	9b02      	ldr	r3, [sp, #8]
   14fb2:	18b0      	adds	r0, r6, r2
   14fb4:	2100      	movs	r1, #0
   14fb6:	eb0a 0403 	add.w	r4, sl, r3
   14fba:	1aa2      	subs	r2, r4, r2
   14fbc:	f000 f99e 	bl	152fc <memchr>
   14fc0:	4603      	mov	r3, r0
   14fc2:	2800      	cmp	r0, #0
   14fc4:	d0a5      	beq.n	14f12 <two_way_long_needle+0x96>
   14fc6:	2000      	movs	r0, #0
   14fc8:	b009      	add	sp, #36	; 0x24
   14fca:	f50d 6d80 	add.w	sp, sp, #1024	; 0x400
   14fce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   14fd2:	9905      	ldr	r1, [sp, #20]
   14fd4:	2500      	movs	r5, #0
   14fd6:	4622      	mov	r2, r4
   14fd8:	448a      	add	sl, r1
   14fda:	449a      	add	sl, r3
   14fdc:	e7e8      	b.n	14fb0 <two_way_long_needle+0x134>
   14fde:	b135      	cbz	r5, 14fee <two_way_long_needle+0x172>
   14fe0:	f8dd 141c 	ldr.w	r1, [sp, #1052]	; 0x41c
   14fe4:	428a      	cmp	r2, r1
   14fe6:	d202      	bcs.n	14fee <two_way_long_needle+0x172>
   14fe8:	9802      	ldr	r0, [sp, #8]
   14fea:	461d      	mov	r5, r3
   14fec:	1a42      	subs	r2, r0, r1
   14fee:	4492      	add	sl, r2
   14ff0:	4622      	mov	r2, r4
   14ff2:	e7dd      	b.n	14fb0 <two_way_long_needle+0x134>
   14ff4:	9803      	ldr	r0, [sp, #12]
   14ff6:	ebc8 0304 	rsb	r3, r8, r4
   14ffa:	464a      	mov	r2, r9
   14ffc:	2700      	movs	r7, #0
   14ffe:	1e65      	subs	r5, r4, #1
   15000:	f108 3aff 	add.w	sl, r8, #4294967295
   15004:	eb00 0b08 	add.w	fp, r0, r8
   15008:	46a1      	mov	r9, r4
   1500a:	4543      	cmp	r3, r8
   1500c:	bf38      	it	cc
   1500e:	4643      	movcc	r3, r8
   15010:	f1c8 0101 	rsb	r1, r8, #1
   15014:	3301      	adds	r3, #1
   15016:	9101      	str	r1, [sp, #4]
   15018:	f8cd 341c 	str.w	r3, [sp, #1052]	; 0x41c
   1501c:	eb07 0409 	add.w	r4, r7, r9
   15020:	18b0      	adds	r0, r6, r2
   15022:	2100      	movs	r1, #0
   15024:	1aa2      	subs	r2, r4, r2
   15026:	f000 f969 	bl	152fc <memchr>
   1502a:	2800      	cmp	r0, #0
   1502c:	d1cb      	bne.n	14fc6 <two_way_long_needle+0x14a>
   1502e:	2c00      	cmp	r4, #0
   15030:	d0c9      	beq.n	14fc6 <two_way_long_needle+0x14a>
   15032:	19a3      	adds	r3, r4, r6
   15034:	aa07      	add	r2, sp, #28
   15036:	f813 3c01 	ldrb.w	r3, [r3, #-1]
   1503a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   1503e:	2b00      	cmp	r3, #0
   15040:	d135      	bne.n	150ae <two_way_long_needle+0x232>
   15042:	45a8      	cmp	r8, r5
   15044:	d214      	bcs.n	15070 <two_way_long_needle+0x1f4>
   15046:	eb07 0308 	add.w	r3, r7, r8
   1504a:	f89b 2000 	ldrb.w	r2, [fp]
   1504e:	18f1      	adds	r1, r6, r3
   15050:	5cf3      	ldrb	r3, [r6, r3]
   15052:	429a      	cmp	r2, r3
   15054:	bf04      	itt	eq
   15056:	465a      	moveq	r2, fp
   15058:	4643      	moveq	r3, r8
   1505a:	d006      	beq.n	1506a <two_way_long_needle+0x1ee>
   1505c:	e02a      	b.n	150b4 <two_way_long_needle+0x238>
   1505e:	f812 cf01 	ldrb.w	ip, [r2, #1]!
   15062:	f811 0f01 	ldrb.w	r0, [r1, #1]!
   15066:	4584      	cmp	ip, r0
   15068:	d125      	bne.n	150b6 <two_way_long_needle+0x23a>
   1506a:	3301      	adds	r3, #1
   1506c:	42ab      	cmp	r3, r5
   1506e:	d3f6      	bcc.n	1505e <two_way_long_needle+0x1e2>
   15070:	f1ba 3fff 	cmp.w	sl, #4294967295
   15074:	4653      	mov	r3, sl
   15076:	d016      	beq.n	150a6 <two_way_long_needle+0x22a>
   15078:	9803      	ldr	r0, [sp, #12]
   1507a:	eb0a 0207 	add.w	r2, sl, r7
   1507e:	5d92      	ldrb	r2, [r2, r6]
   15080:	f810 100a 	ldrb.w	r1, [r0, sl]
   15084:	4291      	cmp	r1, r2
   15086:	d110      	bne.n	150aa <two_way_long_needle+0x22e>
   15088:	eb07 0208 	add.w	r2, r7, r8
   1508c:	4659      	mov	r1, fp
   1508e:	18b2      	adds	r2, r6, r2
   15090:	e007      	b.n	150a2 <two_way_long_needle+0x226>
   15092:	f811 cc02 	ldrb.w	ip, [r1, #-2]
   15096:	3901      	subs	r1, #1
   15098:	f812 0c02 	ldrb.w	r0, [r2, #-2]
   1509c:	3a01      	subs	r2, #1
   1509e:	4584      	cmp	ip, r0
   150a0:	d103      	bne.n	150aa <two_way_long_needle+0x22e>
   150a2:	3b01      	subs	r3, #1
   150a4:	d2f5      	bcs.n	15092 <two_way_long_needle+0x216>
   150a6:	19f0      	adds	r0, r6, r7
   150a8:	e78e      	b.n	14fc8 <two_way_long_needle+0x14c>
   150aa:	f8dd 341c 	ldr.w	r3, [sp, #1052]	; 0x41c
   150ae:	18ff      	adds	r7, r7, r3
   150b0:	4622      	mov	r2, r4
   150b2:	e7b3      	b.n	1501c <two_way_long_needle+0x1a0>
   150b4:	4643      	mov	r3, r8
   150b6:	9a01      	ldr	r2, [sp, #4]
   150b8:	19d7      	adds	r7, r2, r7
   150ba:	4622      	mov	r2, r4
   150bc:	18ff      	adds	r7, r7, r3
   150be:	e7ad      	b.n	1501c <two_way_long_needle+0x1a0>
   150c0:	4643      	mov	r3, r8
   150c2:	3501      	adds	r5, #1
   150c4:	429d      	cmp	r5, r3
   150c6:	f67f af6d 	bls.w	14fa4 <two_way_long_needle+0x128>
   150ca:	eb06 000a 	add.w	r0, r6, sl
   150ce:	e77b      	b.n	14fc8 <two_way_long_needle+0x14c>

000150d0 <strstr>:
   150d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   150d4:	7803      	ldrb	r3, [r0, #0]
   150d6:	b087      	sub	sp, #28
   150d8:	4606      	mov	r6, r0
   150da:	460d      	mov	r5, r1
   150dc:	2b00      	cmp	r3, #0
   150de:	f000 8104 	beq.w	152ea <strstr+0x21a>
   150e2:	780a      	ldrb	r2, [r1, #0]
   150e4:	b192      	cbz	r2, 1510c <strstr+0x3c>
   150e6:	4601      	mov	r1, r0
   150e8:	462c      	mov	r4, r5
   150ea:	2001      	movs	r0, #1
   150ec:	e001      	b.n	150f2 <strstr+0x22>
   150ee:	7822      	ldrb	r2, [r4, #0]
   150f0:	b182      	cbz	r2, 15114 <strstr+0x44>
   150f2:	4293      	cmp	r3, r2
   150f4:	bf14      	ite	ne
   150f6:	2000      	movne	r0, #0
   150f8:	f000 0001 	andeq.w	r0, r0, #1
   150fc:	784b      	ldrb	r3, [r1, #1]
   150fe:	3401      	adds	r4, #1
   15100:	3101      	adds	r1, #1
   15102:	2b00      	cmp	r3, #0
   15104:	d1f3      	bne.n	150ee <strstr+0x1e>
   15106:	7823      	ldrb	r3, [r4, #0]
   15108:	b123      	cbz	r3, 15114 <strstr+0x44>
   1510a:	2600      	movs	r6, #0
   1510c:	4630      	mov	r0, r6
   1510e:	b007      	add	sp, #28
   15110:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   15114:	2800      	cmp	r0, #0
   15116:	d1f9      	bne.n	1510c <strstr+0x3c>
   15118:	1c70      	adds	r0, r6, #1
   1511a:	7829      	ldrb	r1, [r5, #0]
   1511c:	f7ff fcb6 	bl	14a8c <strchr>
   15120:	1b64      	subs	r4, r4, r5
   15122:	2c01      	cmp	r4, #1
   15124:	bf14      	ite	ne
   15126:	2300      	movne	r3, #0
   15128:	2301      	moveq	r3, #1
   1512a:	2800      	cmp	r0, #0
   1512c:	bf08      	it	eq
   1512e:	f043 0301 	orreq.w	r3, r3, #1
   15132:	4607      	mov	r7, r0
   15134:	b97b      	cbnz	r3, 15156 <strstr+0x86>
   15136:	1936      	adds	r6, r6, r4
   15138:	42b0      	cmp	r0, r6
   1513a:	bf8c      	ite	hi
   1513c:	f04f 0a01 	movhi.w	sl, #1
   15140:	ebc0 0a06 	rsbls	sl, r0, r6
   15144:	2c1f      	cmp	r4, #31
   15146:	d908      	bls.n	1515a <strstr+0x8a>
   15148:	4651      	mov	r1, sl
   1514a:	462a      	mov	r2, r5
   1514c:	4623      	mov	r3, r4
   1514e:	f7ff fe95 	bl	14e7c <two_way_long_needle>
   15152:	4606      	mov	r6, r0
   15154:	e7da      	b.n	1510c <strstr+0x3c>
   15156:	4606      	mov	r6, r0
   15158:	e7d8      	b.n	1510c <strstr+0x3c>
   1515a:	4621      	mov	r1, r4
   1515c:	aa05      	add	r2, sp, #20
   1515e:	4628      	mov	r0, r5
   15160:	f7ff fe28 	bl	14db4 <critical_factorization>
   15164:	9905      	ldr	r1, [sp, #20]
   15166:	1869      	adds	r1, r5, r1
   15168:	4680      	mov	r8, r0
   1516a:	4628      	mov	r0, r5
   1516c:	4642      	mov	r2, r8
   1516e:	f000 f8ff 	bl	15370 <memcmp>
   15172:	4606      	mov	r6, r0
   15174:	2800      	cmp	r0, #0
   15176:	d158      	bne.n	1522a <strstr+0x15a>
   15178:	f108 32ff 	add.w	r2, r8, #4294967295
   1517c:	eb05 0308 	add.w	r3, r5, r8
   15180:	9201      	str	r2, [sp, #4]
   15182:	46c3      	mov	fp, r8
   15184:	f1c8 0201 	rsb	r2, r8, #1
   15188:	4681      	mov	r9, r0
   1518a:	9203      	str	r2, [sp, #12]
   1518c:	46a8      	mov	r8, r5
   1518e:	4652      	mov	r2, sl
   15190:	9302      	str	r3, [sp, #8]
   15192:	eb09 0504 	add.w	r5, r9, r4
   15196:	18b8      	adds	r0, r7, r2
   15198:	2100      	movs	r1, #0
   1519a:	1aaa      	subs	r2, r5, r2
   1519c:	f000 f8ae 	bl	152fc <memchr>
   151a0:	2800      	cmp	r0, #0
   151a2:	d1b2      	bne.n	1510a <strstr+0x3a>
   151a4:	2d00      	cmp	r5, #0
   151a6:	d0b0      	beq.n	1510a <strstr+0x3a>
   151a8:	455e      	cmp	r6, fp
   151aa:	bf2c      	ite	cs
   151ac:	4633      	movcs	r3, r6
   151ae:	465b      	movcc	r3, fp
   151b0:	429c      	cmp	r4, r3
   151b2:	d913      	bls.n	151dc <strstr+0x10c>
   151b4:	eb03 0009 	add.w	r0, r3, r9
   151b8:	f818 c003 	ldrb.w	ip, [r8, r3]
   151bc:	183a      	adds	r2, r7, r0
   151be:	eb08 0103 	add.w	r1, r8, r3
   151c2:	5c38      	ldrb	r0, [r7, r0]
   151c4:	4584      	cmp	ip, r0
   151c6:	d006      	beq.n	151d6 <strstr+0x106>
   151c8:	e085      	b.n	152d6 <strstr+0x206>
   151ca:	f811 cf01 	ldrb.w	ip, [r1, #1]!
   151ce:	f812 0f01 	ldrb.w	r0, [r2, #1]!
   151d2:	4584      	cmp	ip, r0
   151d4:	d17f      	bne.n	152d6 <strstr+0x206>
   151d6:	3301      	adds	r3, #1
   151d8:	429c      	cmp	r4, r3
   151da:	d8f6      	bhi.n	151ca <strstr+0xfa>
   151dc:	45b3      	cmp	fp, r6
   151de:	f240 8087 	bls.w	152f0 <strstr+0x220>
   151e2:	9b01      	ldr	r3, [sp, #4]
   151e4:	eb03 0209 	add.w	r2, r3, r9
   151e8:	f818 1003 	ldrb.w	r1, [r8, r3]
   151ec:	5dd2      	ldrb	r2, [r2, r7]
   151ee:	4291      	cmp	r1, r2
   151f0:	d17e      	bne.n	152f0 <strstr+0x220>
   151f2:	eb09 020b 	add.w	r2, r9, fp
   151f6:	9902      	ldr	r1, [sp, #8]
   151f8:	18ba      	adds	r2, r7, r2
   151fa:	46aa      	mov	sl, r5
   151fc:	e008      	b.n	15210 <strstr+0x140>
   151fe:	f811 5c02 	ldrb.w	r5, [r1, #-2]
   15202:	3901      	subs	r1, #1
   15204:	f812 cc02 	ldrb.w	ip, [r2, #-2]
   15208:	3a01      	subs	r2, #1
   1520a:	4565      	cmp	r5, ip
   1520c:	d104      	bne.n	15218 <strstr+0x148>
   1520e:	4603      	mov	r3, r0
   15210:	429e      	cmp	r6, r3
   15212:	f103 30ff 	add.w	r0, r3, #4294967295
   15216:	d3f2      	bcc.n	151fe <strstr+0x12e>
   15218:	4655      	mov	r5, sl
   1521a:	3601      	adds	r6, #1
   1521c:	429e      	cmp	r6, r3
   1521e:	d869      	bhi.n	152f4 <strstr+0x224>
   15220:	9e05      	ldr	r6, [sp, #20]
   15222:	462a      	mov	r2, r5
   15224:	44b1      	add	r9, r6
   15226:	1ba6      	subs	r6, r4, r6
   15228:	e7b3      	b.n	15192 <strstr+0xc2>
   1522a:	f1c8 0201 	rsb	r2, r8, #1
   1522e:	ebc8 0304 	rsb	r3, r8, r4
   15232:	9201      	str	r2, [sp, #4]
   15234:	2600      	movs	r6, #0
   15236:	4652      	mov	r2, sl
   15238:	eb05 0908 	add.w	r9, r5, r8
   1523c:	f108 3bff 	add.w	fp, r8, #4294967295
   15240:	46aa      	mov	sl, r5
   15242:	4543      	cmp	r3, r8
   15244:	bf38      	it	cc
   15246:	4643      	movcc	r3, r8
   15248:	3301      	adds	r3, #1
   1524a:	9305      	str	r3, [sp, #20]
   1524c:	1935      	adds	r5, r6, r4
   1524e:	18b8      	adds	r0, r7, r2
   15250:	2100      	movs	r1, #0
   15252:	1aaa      	subs	r2, r5, r2
   15254:	f000 f852 	bl	152fc <memchr>
   15258:	2800      	cmp	r0, #0
   1525a:	f47f af56 	bne.w	1510a <strstr+0x3a>
   1525e:	2d00      	cmp	r5, #0
   15260:	f43f af53 	beq.w	1510a <strstr+0x3a>
   15264:	4544      	cmp	r4, r8
   15266:	d915      	bls.n	15294 <strstr+0x1c4>
   15268:	eb06 0308 	add.w	r3, r6, r8
   1526c:	f899 2000 	ldrb.w	r2, [r9]
   15270:	18f9      	adds	r1, r7, r3
   15272:	5cfb      	ldrb	r3, [r7, r3]
   15274:	429a      	cmp	r2, r3
   15276:	bf12      	itee	ne
   15278:	4643      	movne	r3, r8
   1527a:	464a      	moveq	r2, r9
   1527c:	4643      	moveq	r3, r8
   1527e:	d006      	beq.n	1528e <strstr+0x1be>
   15280:	e024      	b.n	152cc <strstr+0x1fc>
   15282:	f812 cf01 	ldrb.w	ip, [r2, #1]!
   15286:	f811 0f01 	ldrb.w	r0, [r1, #1]!
   1528a:	4584      	cmp	ip, r0
   1528c:	d11e      	bne.n	152cc <strstr+0x1fc>
   1528e:	3301      	adds	r3, #1
   15290:	429c      	cmp	r4, r3
   15292:	d8f6      	bhi.n	15282 <strstr+0x1b2>
   15294:	f1bb 3fff 	cmp.w	fp, #4294967295
   15298:	465b      	mov	r3, fp
   1529a:	d015      	beq.n	152c8 <strstr+0x1f8>
   1529c:	eb06 020b 	add.w	r2, r6, fp
   152a0:	f81a 100b 	ldrb.w	r1, [sl, fp]
   152a4:	5dd2      	ldrb	r2, [r2, r7]
   152a6:	4291      	cmp	r1, r2
   152a8:	d11b      	bne.n	152e2 <strstr+0x212>
   152aa:	eb06 0208 	add.w	r2, r6, r8
   152ae:	4649      	mov	r1, r9
   152b0:	18ba      	adds	r2, r7, r2
   152b2:	e007      	b.n	152c4 <strstr+0x1f4>
   152b4:	f811 cc02 	ldrb.w	ip, [r1, #-2]
   152b8:	3901      	subs	r1, #1
   152ba:	f812 0c02 	ldrb.w	r0, [r2, #-2]
   152be:	3a01      	subs	r2, #1
   152c0:	4584      	cmp	ip, r0
   152c2:	d10e      	bne.n	152e2 <strstr+0x212>
   152c4:	3b01      	subs	r3, #1
   152c6:	d2f5      	bcs.n	152b4 <strstr+0x1e4>
   152c8:	19be      	adds	r6, r7, r6
   152ca:	e71f      	b.n	1510c <strstr+0x3c>
   152cc:	9a01      	ldr	r2, [sp, #4]
   152ce:	1996      	adds	r6, r2, r6
   152d0:	462a      	mov	r2, r5
   152d2:	18f6      	adds	r6, r6, r3
   152d4:	e7ba      	b.n	1524c <strstr+0x17c>
   152d6:	9a03      	ldr	r2, [sp, #12]
   152d8:	2600      	movs	r6, #0
   152da:	4491      	add	r9, r2
   152dc:	462a      	mov	r2, r5
   152de:	4499      	add	r9, r3
   152e0:	e757      	b.n	15192 <strstr+0xc2>
   152e2:	9b05      	ldr	r3, [sp, #20]
   152e4:	462a      	mov	r2, r5
   152e6:	18f6      	adds	r6, r6, r3
   152e8:	e7b0      	b.n	1524c <strstr+0x17c>
   152ea:	460c      	mov	r4, r1
   152ec:	2001      	movs	r0, #1
   152ee:	e70a      	b.n	15106 <strstr+0x36>
   152f0:	465b      	mov	r3, fp
   152f2:	e792      	b.n	1521a <strstr+0x14a>
   152f4:	eb07 0609 	add.w	r6, r7, r9
   152f8:	e708      	b.n	1510c <strstr+0x3c>
   152fa:	bf00      	nop

000152fc <memchr>:
   152fc:	f010 0f03 	tst.w	r0, #3
   15300:	b2c9      	uxtb	r1, r1
   15302:	b410      	push	{r4}
   15304:	d010      	beq.n	15328 <memchr+0x2c>
   15306:	2a00      	cmp	r2, #0
   15308:	d02f      	beq.n	1536a <memchr+0x6e>
   1530a:	7803      	ldrb	r3, [r0, #0]
   1530c:	428b      	cmp	r3, r1
   1530e:	d02a      	beq.n	15366 <memchr+0x6a>
   15310:	3a01      	subs	r2, #1
   15312:	e005      	b.n	15320 <memchr+0x24>
   15314:	2a00      	cmp	r2, #0
   15316:	d028      	beq.n	1536a <memchr+0x6e>
   15318:	7803      	ldrb	r3, [r0, #0]
   1531a:	3a01      	subs	r2, #1
   1531c:	428b      	cmp	r3, r1
   1531e:	d022      	beq.n	15366 <memchr+0x6a>
   15320:	3001      	adds	r0, #1
   15322:	f010 0f03 	tst.w	r0, #3
   15326:	d1f5      	bne.n	15314 <memchr+0x18>
   15328:	2a03      	cmp	r2, #3
   1532a:	d911      	bls.n	15350 <memchr+0x54>
   1532c:	ea41 2401 	orr.w	r4, r1, r1, lsl #8
   15330:	ea44 4404 	orr.w	r4, r4, r4, lsl #16
   15334:	6803      	ldr	r3, [r0, #0]
   15336:	ea84 0303 	eor.w	r3, r4, r3
   1533a:	f1a3 3c01 	sub.w	ip, r3, #16843009	; 0x1010101
   1533e:	ea2c 0303 	bic.w	r3, ip, r3
   15342:	f013 3f80 	tst.w	r3, #2155905152	; 0x80808080
   15346:	d103      	bne.n	15350 <memchr+0x54>
   15348:	3a04      	subs	r2, #4
   1534a:	3004      	adds	r0, #4
   1534c:	2a03      	cmp	r2, #3
   1534e:	d8f1      	bhi.n	15334 <memchr+0x38>
   15350:	b15a      	cbz	r2, 1536a <memchr+0x6e>
   15352:	7803      	ldrb	r3, [r0, #0]
   15354:	428b      	cmp	r3, r1
   15356:	d006      	beq.n	15366 <memchr+0x6a>
   15358:	3a01      	subs	r2, #1
   1535a:	b132      	cbz	r2, 1536a <memchr+0x6e>
   1535c:	f810 3f01 	ldrb.w	r3, [r0, #1]!
   15360:	3a01      	subs	r2, #1
   15362:	428b      	cmp	r3, r1
   15364:	d1f9      	bne.n	1535a <memchr+0x5e>
   15366:	bc10      	pop	{r4}
   15368:	4770      	bx	lr
   1536a:	2000      	movs	r0, #0
   1536c:	e7fb      	b.n	15366 <memchr+0x6a>
   1536e:	bf00      	nop

00015370 <memcmp>:
   15370:	2a03      	cmp	r2, #3
   15372:	b430      	push	{r4, r5}
   15374:	4605      	mov	r5, r0
   15376:	460c      	mov	r4, r1
   15378:	d925      	bls.n	153c6 <memcmp+0x56>
   1537a:	ea41 0300 	orr.w	r3, r1, r0
   1537e:	f013 0f03 	tst.w	r3, #3
   15382:	d015      	beq.n	153b0 <memcmp+0x40>
   15384:	7828      	ldrb	r0, [r5, #0]
   15386:	f894 c000 	ldrb.w	ip, [r4]
   1538a:	4560      	cmp	r0, ip
   1538c:	d11e      	bne.n	153cc <memcmp+0x5c>
   1538e:	3a01      	subs	r2, #1
   15390:	2300      	movs	r3, #0
   15392:	e006      	b.n	153a2 <memcmp+0x32>
   15394:	7840      	ldrb	r0, [r0, #1]
   15396:	3301      	adds	r3, #1
   15398:	f891 c001 	ldrb.w	ip, [r1, #1]
   1539c:	3a01      	subs	r2, #1
   1539e:	4560      	cmp	r0, ip
   153a0:	d114      	bne.n	153cc <memcmp+0x5c>
   153a2:	18e8      	adds	r0, r5, r3
   153a4:	18e1      	adds	r1, r4, r3
   153a6:	2a00      	cmp	r2, #0
   153a8:	d1f4      	bne.n	15394 <memcmp+0x24>
   153aa:	2000      	movs	r0, #0
   153ac:	bc30      	pop	{r4, r5}
   153ae:	4770      	bx	lr
   153b0:	6804      	ldr	r4, [r0, #0]
   153b2:	680b      	ldr	r3, [r1, #0]
   153b4:	429c      	cmp	r4, r3
   153b6:	d104      	bne.n	153c2 <memcmp+0x52>
   153b8:	3a04      	subs	r2, #4
   153ba:	3004      	adds	r0, #4
   153bc:	3104      	adds	r1, #4
   153be:	2a03      	cmp	r2, #3
   153c0:	d8f6      	bhi.n	153b0 <memcmp+0x40>
   153c2:	4605      	mov	r5, r0
   153c4:	460c      	mov	r4, r1
   153c6:	2a00      	cmp	r2, #0
   153c8:	d1dc      	bne.n	15384 <memcmp+0x14>
   153ca:	e7ee      	b.n	153aa <memcmp+0x3a>
   153cc:	ebcc 0000 	rsb	r0, ip, r0
   153d0:	e7ec      	b.n	153ac <memcmp+0x3c>
   153d2:	bf00      	nop
   153d4:	00007852 	.word	0x00007852
   153d8:	00005854 	.word	0x00005854
   153dc:	65707968 	.word	0x65707968
   153e0:	72657472 	.word	0x72657472
   153e4:	616e696d 	.word	0x616e696d
   153e8:	61745f6c 	.word	0x61745f6c
   153ec:	00006b73 	.word	0x00006b73
   153f0:	63656843 	.word	0x63656843
   153f4:	6d69546b 	.word	0x6d69546b
   153f8:	00007265 	.word	0x00007265
   153fc:	00504975 	.word	0x00504975
   15400:	206c6c41 	.word	0x206c6c41
   15404:	6b736174 	.word	0x6b736174
   15408:	75722073 	.word	0x75722073
   1540c:	6e696e6e 	.word	0x6e696e6e
   15410:	69772067 	.word	0x69772067
   15414:	756f6874 	.word	0x756f6874
   15418:	72652074 	.word	0x72652074
   1541c:	00726f72 	.word	0x00726f72
   15420:	2a2a0d0a 	.word	0x2a2a0d0a
   15424:	2a2a2a2a 	.word	0x2a2a2a2a
   15428:	202a2a2a 	.word	0x202a2a2a
   1542c:	636c6557 	.word	0x636c6557
   15430:	20656d6f 	.word	0x20656d6f
   15434:	74206f74 	.word	0x74206f74
   15438:	4d206568 	.word	0x4d206568
   1543c:	75736165 	.word	0x75736165
   15440:	656d6572 	.word	0x656d6572
   15444:	5320746e 	.word	0x5320746e
   15448:	65747379 	.word	0x65747379
   1544c:	2a20206d 	.word	0x2a20206d
   15450:	2a2a2a2a 	.word	0x2a2a2a2a
   15454:	2a2a2a2a 	.word	0x2a2a2a2a
   15458:	00000d0a 	.word	0x00000d0a
   1545c:	6c756e28 	.word	0x6c756e28
   15460:	0000296c 	.word	0x0000296c
   15464:	54505241 	.word	0x54505241
   15468:	72656d69 	.word	0x72656d69
   1546c:	00000000 	.word	0x00000000
   15470:	69726550 	.word	0x69726550
   15474:	6369646f 	.word	0x6369646f
   15478:	656d6954 	.word	0x656d6954
   1547c:	00000072 	.word	0x00000072
   15480:	732e6f69 	.word	0x732e6f69
   15484:	6c6d7468 	.word	0x6c6d7468
   15488:	00000000 	.word	0x00000000
   1548c:	3044454c 	.word	0x3044454c
   15490:	0000313d 	.word	0x0000313d

00015494 <ulARPTimerExpired.4126>:
   15494:	00000004                                ....

00015498 <ulPeriodicTimerExpired.4127>:
   15498:	00000008 656c6966 6174732d 00007374     ....file-stats..
   154a8:	2d706374 6e6e6f63 69746365 00736e6f     tcp-connections.
   154b8:	2d74656e 74617473 00000073 736f7472     net-stats...rtos
   154c8:	6174732d 00007374 2d6e7572 656d6974     -stats..run-time
   154d8:	00000000 2d64656c 00006f69 00753525     ....led-io..%5u.
   154e8:	3e72743c 3e64743c 2f3c6425 3c3e6474     <tr><td>%d</td><
   154f8:	253e6474 75252e75 2e75252e 253a7525     td>%u.%u.%u.%u:%
   15508:	742f3c75 743c3e64 73253e64 64742f3c     u</td><td>%s</td
   15518:	64743c3e 3c75253e 3e64742f 3e64743c     ><td>%u</td><td>
   15528:	2f3c7525 3c3e6474 253e6474 63252063     %u</td><td>%c %c
   15538:	64742f3c 742f3c3e 0a0d3e72 00000000     </td></tr>......
   15548:	0a753525 00000000 3c3e703c 523e7262     %5u.....<p><br>R
   15558:	65726665 63206873 746e756f 25203d20     efresh count = %
   15568:	3e703c64 3e72623c 00007325 63656863     d<p><br>%s..chec
   15578:	0064656b 00000000 706e693c 74207475     ked.....<input t
   15588:	3d657079 65686322 6f626b63 6e202278     ype="checkbox" n
   15598:	3d656d61 44454c22 76202230 65756c61     ame="LED0" value
   155a8:	2231223d 3e732520 3c44454c 703c3e70     ="1" %s>LED<p><p
   155b8:	3e703c3e 20776152 746c6f76 20656761     ><p>Raw voltage 
   155c8:	75706e69 73692074 00642520 3c3e703c     input is %d.<p><
   155d8:	523e7262 65726665 63206873 746e756f     br>Refresh count
   155e8:	25203d20 00000064                        = %d...

000155f0 <file>:
   155f0:	0001549c 00001839                       .T..9...

000155f8 <tcp>:
   155f8:	000154a8 000019cd                       .T......

00015600 <net>:
   15600:	000154b8 00001acd                       .T......

00015608 <rtos>:
   15608:	000154c4 00001be5                       .T......

00015610 <run>:
   15610:	000154d0 00001d69                       .T..i...

00015618 <io>:
   15618:	000154dc 00001dd1                       .T......

00015620 <closed>:
   15620:	534f4c43 00004445                       CLOSED..

00015628 <syn_rcvd>:
   15628:	2d4e5953 44564352 00000000              SYN-RCVD....

00015634 <syn_sent>:
   15634:	2d4e5953 544e4553 00000000              SYN-SENT....

00015640 <established>:
   15640:	41545345 53494c42 00444548              ESTABLISHED.

0001564c <fin_wait_1>:
   1564c:	2d4e4946 54494157 0000312d              FIN-WAIT-1..

00015658 <fin_wait_2>:
   15658:	2d4e4946 54494157 0000322d              FIN-WAIT-2..

00015664 <closing>:
   15664:	534f4c43 00474e49                       CLOSING.

0001566c <time_wait>:
   1566c:	454d4954 4941572d 00000054              TIME-WAIT...

00015678 <last_ack>:
   15678:	5453414c 4b43412d 00000000              LAST-ACK....

00015684 <g_ace_current_resistors>:
   15684:	000186a0 00000001 00000001 00000001     ................

00015694 <g_ace_external_varef_used>:
   15694:	00000000                                ....

00015698 <g_ace_channel_0_name>:
   15698:	72727543 4d746e65 74696e6f 305f726f     CurrentMonitor_0
   156a8:	00000000                                ....

000156ac <g_ace_channel_1_name>:
   156ac:	746c6f56 4d656761 74696e6f 305f726f     VoltageMonitor_0
   156bc:	00000000                                ....

000156c0 <g_ace_channel_2_name>:
   156c0:	706d6554 74617265 4d657275 74696e6f     TemperatureMonit
   156d0:	305f726f 00000000                       or_0....

000156d8 <g_ace_ppe_transforms_desc_table>:
   156d8:	00130012 00004000 001c001b 00004000     .....@.......@..
   156e8:	00250024 00004000                       $.%..@..

000156f0 <g_ace_sse_proc_0_name>:
   156f0:	30434441 49414d5f 0000004e              ADC0_MAIN...

000156fc <g_ace_sse_proc_0_sequence>:
   156fc:	16011705 8a0c152d 00001309 000014c3     ....-...........
   1570c:	155c8a04 000014c4 970c152d 0000132f     ..\.....-.../...
   1571c:	000014c8 10029704                       ........

00015724 <g_ace_sse_proc_1_name>:
   15724:	31434441 49414d5f 0000004e              ADC1_MAIN...

00015730 <g_ace_sse_proc_1_sequence>:
   15730:	26012705 00002200                       .'.&."..

00015738 <g_config_reg_lut>:
   15738:	40013000 40013004 40013008 4001300c     .0.@.0.@.0.@.0.@
   15748:	40013010 40013014 40013018 4001301c     .0.@.0.@.0.@.0.@
   15758:	40013020 40013024 40013028 4001302c      0.@$0.@(0.@,0.@
   15768:	40013030 40013034 40013038 4001303c     00.@40.@80.@<0.@
   15778:	40013040 40013044 40013048 4001304c     @0.@D0.@H0.@L0.@
   15788:	40013050 40013054 40013058 4001305c     P0.@T0.@X0.@\0.@
   15798:	40013060 40013064 40013068 4001306c     `0.@d0.@h0.@l0.@
   157a8:	40013070 40013074 40013078 4001307c     p0.@t0.@x0.@|0.@

000157b8 <g_gpio_irqn_lut>:
   157b8:	00210020 00230022 00250024 00270026      .!.".#.$.%.&.'.
   157c8:	00290028 002b002a 002d002c 002f002e     (.).*.+.,.-.../.
   157d8:	00310030 00330032 00350034 00370036     0.1.2.3.4.5.6.7.
   157e8:	00390038 003b003a 003d003c 003f003e     8.9.:.;.<.=.>.?.

000157f8 <crc32_table>:
   157f8:	00000000 77073096 ee0e612c 990951ba     .....0.w,a...Q..
   15808:	076dc419 706af48f e963a535 9e6495a3     ..m...jp5.c...d.
   15818:	0edb8832 79dcb8a4 e0d5e91e 97d2d988     2......y........
   15828:	09b64c2b 7eb17cbd e7b82d07 90bf1d91     +L...|.~.-......
   15838:	1db71064 6ab020f2 f3b97148 84be41de     d.... .jHq...A..
   15848:	1adad47d 6ddde4eb f4d4b551 83d385c7     }......mQ.......
   15858:	136c9856 646ba8c0 fd62f97a 8a65c9ec     V.l...kdz.b...e.
   15868:	14015c4f 63066cd9 fa0f3d63 8d080df5     O\...l.cc=......
   15878:	3b6e20c8 4c69105e d56041e4 a2677172     . n;^.iL.A`.rqg.
   15888:	3c03e4d1 4b04d447 d20d85fd a50ab56b     ...<G..K....k...
   15898:	35b5a8fa 42b2986c dbbbc9d6 acbcf940     ...5l..B....@...
   158a8:	32d86ce3 45df5c75 dcd60dcf abd13d59     .l.2u\.E....Y=..
   158b8:	26d930ac 51de003a c8d75180 bfd06116     .0.&:..Q.Q...a..
   158c8:	21b4f4b5 56b3c423 cfba9599 b8bda50f     ...!#..V........
   158d8:	2802b89e 5f058808 c60cd9b2 b10be924     ...(..._....$...
   158e8:	2f6f7c87 58684c11 c1611dab b6662d3d     .|o/.LhX..a.=-f.
   158f8:	76dc4190 01db7106 98d220bc efd5102a     .A.v.q... ..*...
   15908:	71b18589 06b6b51f 9fbfe4a5 e8b8d433     ...q........3...
   15918:	7807c9a2 0f00f934 9609a88e e10e9818     ...x4...........
   15928:	7f6a0dbb 086d3d2d 91646c97 e6635c01     ..j.-=m..ld..\c.
   15938:	6b6b51f4 1c6c6162 856530d8 f262004e     .Qkkbal..0e.N.b.
   15948:	6c0695ed 1b01a57b 8208f4c1 f50fc457     ...l{.......W...
   15958:	65b0d9c6 12b7e950 8bbeb8ea fcb9887c     ...eP.......|...
   15968:	62dd1ddf 15da2d49 8cd37cf3 fbd44c65     ...bI-...|..eL..
   15978:	4db26158 3ab551ce a3bc0074 d4bb30e2     Xa.M.Q.:t....0..
   15988:	4adfa541 3dd895d7 a4d1c46d d3d6f4fb     A..J...=m.......
   15998:	4369e96a 346ed9fc ad678846 da60b8d0     j.iC..n4F.g...`.
   159a8:	44042d73 33031de5 aa0a4c5f dd0d7cc9     s-.D...3_L...|..
   159b8:	5005713c 270241aa be0b1010 c90c2086     <q.P.A.'..... ..
   159c8:	5768b525 206f85b3 b966d409 ce61e49f     %.hW..o ..f...a.
   159d8:	5edef90e 29d9c998 b0d09822 c7d7a8b4     ...^...)".......
   159e8:	59b33d17 2eb40d81 b7bd5c3b c0ba6cad     .=.Y....;\...l..
   159f8:	edb88320 9abfb3b6 03b6e20c 74b1d29a      ..............t
   15a08:	ead54739 9dd277af 04db2615 73dc1683     9G...w...&.....s
   15a18:	e3630b12 94643b84 0d6d6a3e 7a6a5aa8     ..c..;d.>jm..Zjz
   15a28:	e40ecf0b 9309ff9d 0a00ae27 7d079eb1     ........'......}
   15a38:	f00f9344 8708a3d2 1e01f268 6906c2fe     D.......h......i
   15a48:	f762575d 806567cb 196c3671 6e6b06e7     ]Wb..ge.q6l...kn
   15a58:	fed41b76 89d32be0 10da7a5a 67dd4acc     v....+..Zz...J.g
   15a68:	f9b9df6f 8ebeeff9 17b7be43 60b08ed5     o.......C......`
   15a78:	d6d6a3e8 a1d1937e 38d8c2c4 4fdff252     ....~......8R..O
   15a88:	d1bb67f1 a6bc5767 3fb506dd 48b2364b     .g..gW.....?K6.H
   15a98:	d80d2bda af0a1b4c 36034af6 41047a60     .+..L....J.6`z.A
   15aa8:	df60efc3 a867df55 316e8eef 4669be79     ..`.U.g...n1y.iF
   15ab8:	cb61b38c bc66831a 256fd2a0 5268e236     ..a...f...o%6.hR
   15ac8:	cc0c7795 bb0b4703 220216b9 5505262f     .w...G....."/&.U
   15ad8:	c5ba3bbe b2bd0b28 2bb45a92 5cb36a04     .;..(....Z.+.j.\
   15ae8:	c2d7ffa7 b5d0cf31 2cd99e8b 5bdeae1d     ....1......,...[
   15af8:	9b64c2b0 ec63f226 756aa39c 026d930a     ..d.&.c...ju..m.
   15b08:	9c0906a9 eb0e363f 72076785 05005713     ....?6...g.r.W..
   15b18:	95bf4a82 e2b87a14 7bb12bae 0cb61b38     .J...z...+.{8...
   15b28:	92d28e9b e5d5be0d 7cdcefb7 0bdbdf21     ...........|!...
   15b38:	86d3d2d4 f1d4e242 68ddb3f8 1fda836e     ....B......hn...
   15b48:	81be16cd f6b9265b 6fb077e1 18b74777     ....[&...w.owG..
   15b58:	88085ae6 ff0f6a70 66063bca 11010b5c     .Z..pj...;.f\...
   15b68:	8f659eff f862ae69 616bffd3 166ccf45     ..e.i.b...kaE.l.
   15b78:	a00ae278 d70dd2ee 4e048354 3903b3c2     x.......T..N...9
   15b88:	a7672661 d06016f7 4969474d 3e6e77db     a&g...`.MGiI.wn>
   15b98:	aed16a4a d9d65adc 40df0b66 37d83bf0     Jj...Z..f..@.;.7
   15ba8:	a9bcae53 debb9ec5 47b2cf7f 30b5ffe9     S..........G...0
   15bb8:	bdbdf21c cabac28a 53b39330 24b4a3a6     ........0..S...$
   15bc8:	bad03605 cdd70693 54de5729 23d967bf     .6......)W.T.g.#
   15bd8:	b3667a2e c4614ab8 5d681b02 2a6f2b94     .zf..Ja...h].+o*
   15be8:	b40bbe37 c30c8ea1 5a05df1b 2d02ef8d     7..........Z...-

00015bf8 <unknown_error>:
   15bf8:	6e6b6e55 206e776f 6f727265 00000072     Unknown error...

00015c08 <ErrorMessages>:
   15c08:	65206f4e 726f7272 63636f20 64657275     No error occured
	...
   15c30:	6874654d 6620646f 656c6961 00000064     Method failed...
	...
   15c58:	6e6f7257 61702067 656d6172 20726574     Wrong parameter 
   15c68:	65736170 6f742064 6e756620 6f697463     pased to functio
   15c78:	0000006e 00000000 6d617246 73692065     n.......Frame is
   15c88:	6f6f7420 6e6f6c20 00000067 00000000      too long.......
	...
   15ca8:	20746f4e 756f6e65 73206867 65636170     Not enough space
   15cb8:	206e6920 66667562 00007265 00000000      in buffer......
	...
   15cd0:	20746f4e 756f6e65 73206867 65636170     Not enough space
   15ce0:	206e6920 66667562 00007265 00000000      in buffer......
	...
   15cf8:	656d6954 756f2064 00000074 00000000     Timed out.......
	...
   15d20:	6d617246 73692065 6f6f7420 616d7320     Frame is too sma
   15d30:	00006c6c 00000000 00000000 00000000     ll..............
	...

00015d48 <C.18.3199>:
   15d48:	10131200 00001115                       ........

00015d50 <channel_type_lut>:
   15d50:	01000000 01000002 00000002 00ffff00     ................
   15d60:	01000000 01000002 00000002 00ffff00     ................
   15d70:	01000000 ffffff02 000000ff 00ffff00     ................

00015d80 <channel_quad_lut>:
   15d80:	000000ff 01010100 ffffff01 ffffffff     ................
   15d90:	020202ff 03030302 ffffff03 ffffffff     ................
   15da0:	040404ff ffffff04 ffffffff ffffffff     ................

00015db0 <abps_channel_lut>:
   15db0:	ff0000ff ff0101ff ffffffff ffffffff     ................
   15dc0:	ff0202ff ff0303ff ffffffff ffffffff     ................
   15dd0:	ff0404ff ffffffff ffffffff ffffffff     ................

00015de0 <abps_idx_lut>:
   15de0:	ff0100ff ff0302ff ffffffff ffffffff     ................
   15df0:	ff0504ff ff0706ff ffffffff ffffffff     ................
   15e00:	ff0908ff ffffffff ffffffff ffffffff     ................

00015e10 <apbs_gain_lut>:
   15e10:	0204080c                                ....

00015e14 <apbs_range>:
   15e14:	28003c00 0a001400                       .<.(....

00015e1c <sse_pc_ctrl_lut>:
   15e1c:	40020048 40020088 400200c8              H..@...@...@

00015e28 <sse_pc_lo_lut>:
   15e28:	40020040 40020080 400200c0              @..@...@...@

00015e34 <sse_pc_hi_lut>:
   15e34:	40020044 40020084 400200c4              D..@...@...@

00015e40 <p_mtd_data>:
   15e40:	60080010                                ...`

00015e44 <C.24.3277>:
   15e44:	02010006 02010003 04040403 05060604     ................

00015e54 <C.36.3341>:
	...
   15e7c:	00000001 00000002 00000003 00000000     ................
	...

00015e94 <C.18.3187>:
   15e94:	40004000 00000000                       .@.@....

00015e9c <adc_status_reg_lut>:
   15e9c:	40021000 40021004 40021008              ...@...@...@

00015ea8 <dac_ctrl_reg_lut>:
   15ea8:	40020060 400200a0 400200e0              `..@...@...@

00015eb4 <dac_enable_masks_lut>:
   15eb4:	00000010 00000020 00000040              .... ...@...

00015ec0 <dac_byte01_reg_lut>:
   15ec0:	40020500 40020504 40020508              ...@...@...@

00015ecc <dac_byte2_reg_lut>:
   15ecc:	4002006c 400200ac 400200ec              l..@...@...@

00015ed8 <p_mtd_data>:
   15ed8:	60080010                                ...`

00015edc <comp_id_2_scb_lut>:
   15edc:	01010000 03030202 00000404              ............

00015ee8 <C.18.3512>:
   15ee8:	00040200                                ....

00015eec <C.18.2576>:
   15eec:	00000001 00000002 00000004 00000001     ................
   15efc:	70616548 646e6120 61747320 63206b63     Heap and stack c
   15f0c:	696c6c6f 6e6f6973 0000000a              ollision....

00015f18 <uip_broadcast_addr>:
   15f18:	ffffffff                                ....

00015f1c <uip_all_zeroes_addr>:
   15f1c:	00000000                                ....

00015f20 <broadcast_ethaddr>:
   15f20:	ffffffff 0000ffff                       ........

00015f28 <http_http>:
   15f28:	70747468 002f2f3a                       http://.

00015f30 <http_200>:
   15f30:	20303032 00000000                       200 ....

00015f38 <http_301>:
   15f38:	20313033 00000000                       301 ....

00015f40 <http_302>:
   15f40:	20323033 00000000                       302 ....

00015f48 <http_get>:
   15f48:	20544547 00000000                       GET ....

00015f50 <http_10>:
   15f50:	50545448 302e312f 00000000              HTTP/1.0....

00015f5c <http_11>:
   15f5c:	50545448 312e312f 00000000              HTTP/1.1....

00015f68 <http_content_type>:
   15f68:	746e6f63 2d746e65 65707974 0000203a     content-type: ..

00015f78 <http_texthtml>:
   15f78:	74786574 6d74682f 0000006c              text/html...

00015f84 <http_location>:
   15f84:	61636f6c 6e6f6974 0000203a              location: ..

00015f90 <http_host>:
   15f90:	74736f68 0000203a                       host: ..

00015f98 <http_crnl>:
   15f98:	00000a0d                                ....

00015f9c <http_index_html>:
   15f9c:	646e692f 682e7865 006c6d74              /index.html.

00015fa8 <http_404_html>:
   15fa8:	3430342f 6d74682e 0000006c              /404.html...

00015fb4 <http_referer>:
   15fb4:	65666552 3a726572 00000000              Referer:....

00015fc0 <http_header_200>:
   15fc0:	50545448 302e312f 30303220 0d4b4f20     HTTP/1.0 200 OK.
   15fd0:	7265530a 3a726576 50497520 302e312f     .Server: uIP/1.0
   15fe0:	74746820 2f2f3a70 2e777777 73636973      http://www.sics
   15ff0:	2f65732e 6164617e 69752f6d 0a0d2f70     .se/~adam/uip/..
   16000:	6e6e6f43 69746365 203a6e6f 736f6c63     Connection: clos
   16010:	000a0d65                                e...

00016014 <http_header_404>:
   16014:	50545448 302e312f 34303420 746f4e20     HTTP/1.0 404 Not
   16024:	756f6620 0a0d646e 76726553 203a7265      found..Server: 
   16034:	2f504975 20302e31 70747468 772f2f3a     uIP/1.0 http://w
   16044:	732e7777 2e736369 7e2f6573 6d616461     ww.sics.se/~adam
   16054:	7069752f 430a0d2f 656e6e6f 6f697463     /uip/..Connectio
   16064:	63203a6e 65736f6c 00000a0d              n: close....

00016070 <http_content_type_plain>:
   16070:	746e6f43 2d746e65 65707974 6574203a     Content-type: te
   16080:	702f7478 6e69616c 0a0d0a0d 00000000     xt/plain........

00016090 <http_content_type_html>:
   16090:	746e6f43 2d746e65 65707974 6574203a     Content-type: te
   160a0:	682f7478 0d6c6d74 000a0d0a              xt/html.....

000160ac <http_content_type_css>:
   160ac:	746e6f43 2d746e65 65707974 6574203a     Content-type: te
   160bc:	632f7478 0a0d7373 00000a0d              xt/css......

000160c8 <http_content_type_text>:
   160c8:	746e6f43 2d746e65 65707974 6574203a     Content-type: te
   160d8:	742f7478 0d747865 000a0d0a              xt/text.....

000160e4 <http_content_type_png>:
   160e4:	746e6f43 2d746e65 65707974 6d69203a     Content-type: im
   160f4:	2f656761 0d676e70 000a0d0a              age/png.....

00016100 <http_content_type_gif>:
   16100:	746e6f43 2d746e65 65707974 6d69203a     Content-type: im
   16110:	2f656761 0d666967 000a0d0a              age/gif.....

0001611c <http_content_type_jpg>:
   1611c:	746e6f43 2d746e65 65707974 6d69203a     Content-type: im
   1612c:	2f656761 6765706a 0a0d0a0d 00000000     age/jpeg........

0001613c <http_content_type_binary>:
   1613c:	746e6f43 2d746e65 65707974 7061203a     Content-type: ap
   1614c:	63696c70 6f697461 636f2f6e 2d746574     plication/octet-
   1615c:	65727473 0a0d6d61 00000a0d              stream......

00016168 <http_html>:
   16168:	6d74682e 0000006c                       .html...

00016170 <http_shtml>:
   16170:	7468732e 00006c6d                       .shtml..

00016178 <http_htm>:
   16178:	6d74682e 00000000                       .htm....

00016180 <http_css>:
   16180:	7373632e 00000000                       .css....

00016188 <http_png>:
   16188:	676e702e 00000000                       .png....

00016190 <http_gif>:
   16190:	6669672e 00000000                       .gif....

00016198 <http_jpg>:
   16198:	67706a2e 00000000                       .jpg....

000161a0 <http_text>:
   161a0:	7478742e 00000000                       .txt....

000161a8 <http_txt>:
   161a8:	7478742e 00000000                       .txt....

000161b0 <data_404_html>:
   161b0:	3430342f 6d74682e 683c006c 3e6c6d74     /404.html.<html>
   161c0:	20200a0d 646f623c 67622079 6f6c6f63     ..  <body bgcolo
   161d0:	77223d72 65746968 0a0d3e22 20202020     r="white">..    
   161e0:	6e65633c 3e726574 20200a0d 20202020     <center>..      
   161f0:	3e31683c 20343034 6966202d 6e20656c     <h1>404 - file n
   16200:	6620746f 646e756f 31682f3c 200a0d3e     ot found</h1>.. 
   16210:	20202020 33683c20 206f473e 6820613c          <h3>Go <a h
   16220:	3d666572 3e222f22 65726568 3e612f3c     ref="/">here</a>
   16230:	736e6920 64616574 682f3c2e 0a0d3e33      instead.</h3>..
   16240:	20202020 65632f3c 7265746e 200a0d3e         </center>.. 
   16250:	622f3c20 3e79646f 2f3c0a0d 6c6d7468      </body>..</html
   16260:	0000003e                                >...

00016264 <data_index_html>:
   16264:	646e692f 682e7865 006c6d74 4f44213c     /index.html.<!DO
   16274:	50595443 74682045 0d3e6c6d 74683c0a     CTYPE html>..<ht
   16284:	0d3e6c6d 3c0a0d0a 64616568 200a0d3e     ml>....<head>.. 
   16294:	3c202020 6174656d 74746820 71652d70        <meta http-eq
   162a4:	3d766975 6e6f4322 746e6574 7079542d     uiv="Content-Typ
   162b4:	63202265 65746e6f 223d746e 74786574     e" content="text
   162c4:	6d74682f 63203b6c 73726168 753d7465     /html; charset=u
   162d4:	382d6674 3e2f2022 20200a0d 743c2020     tf-8" />..    <t
   162e4:	656c7469 6572463e 4f545265 726f2e53     itle>FreeRTOS.or
   162f4:	49752067 45572050 65732042 72657672     g uIP WEB server
   16304:	6d656420 742f3c6f 656c7469 3c0a0d3e      demo</title>..<
   16314:	6165682f 0a0d3e64 623c0a0d 3e79646f     /head>....<body>
   16324:	0a0d0a0d 20202020 6820613c 3d666572     ....    <a href=
   16334:	646e6922 682e7865 226c6d74 7361543e     "index.html">Tas
   16344:	7453206b 73737461 3c737373 203e612f     k Statsssss</a> 
   16354:	7c3e623c 3e622f3c 20613c20 66657268     <b>|</b> <a href
   16364:	7572223d 6d69746e 68732e65 226c6d74     ="runtime.shtml"
   16374:	6e75523e 6d695420 74532065 3c737461     >Run Time Stats<
   16384:	203e612f 7c3e623c 3e622f3c 20613c20     /a> <b>|</b> <a 
   16394:	66657268 7473223d 2e737461 6d746873     href="stats.shtm
   163a4:	543e226c 53205043 73746174 3e612f3c     l">TCP Stats</a>
   163b4:	3e623c20 622f3c7c 613c203e 65726820      <b>|</b> <a hre
   163c4:	74223d66 732e7063 6c6d7468 6f433e22     f="tcp.shtml">Co
   163d4:	63656e6e 6e6f6974 612f3c73 623c203e     nnections</a> <b
   163e4:	2f3c7c3e 3c203e62 72682061 223d6665     >|</b> <a href="
   163f4:	70747468 772f2f3a 662e7777 72656572     http://www.freer
   16404:	2e736f74 2f67726f 72463e22 54526565     tos.org/">FreeRT
   16414:	4820534f 70656d6f 3c656761 203e612f     OS Homepage</a> 
   16424:	3c202020 3c7c3e62 203e622f 6820613c        <b>|</b> <a h
   16434:	3d666572 2e6f6922 6d746873 493e226c     ref="io.shtml">I
   16444:	612f3c4f 623c203e 2f3c7c3e 3c203e62     O</a> <b>|</b> <
   16454:	72682061 223d6665 6f676f6c 67706a2e     a href="logo.jpg
   16464:	37333e22 706a204b 612f3c67 200a0d3e     ">37K jpg</a>.. 
   16474:	3c202020 0d3e7262 2020200a 3e703c20        <br>..    <p>
   16484:	20200a0d 20202020 683c2020 0a0d3e72     ..        <hr>..
   16494:	20202020 20202020 3e72623c 20200a0d             <br>..  
   164a4:	20202020 703c2020 0d0a0d3e 2020200a           <p>....   
   164b4:	20202020 20202020 3e703c20 73696854              <p>This
   164c4:	67617020 73692065 6d697320 72616c69      page is similar
   164d4:	206f7420 20656874 656d6f68 67617020      to the home pag
   164e4:	75622065 73752074 57207365 6f536265     e but uses WebSo
   164f4:	74656b63 6f662073 65722072 742d6c61     ckets for real-t
   16504:	20656d69 61647075 2e736574 3e702f3c     ime updates.</p>
   16514:	20200a0d 20202020 20202020 643c2020     ..            <d
   16524:	63207669 7373616c 6f63223d 22726576     iv class="cover"
   16534:	200a0d3e 20202020 20202020 20202020     >..             
   16544:	3c202020 766e6163 69207361 63223d64        <canvas id="c
   16554:	74726168 766e6143 20227361 74646977     hartCanvas" widt
   16564:	35223d68 20223231 67696568 223d7468     h="512" height="
   16574:	22303031 632f3c3e 61766e61 0a0d3e73     100"></canvas>..
   16584:	20202020 20202020 20202020 69642f3c                 </di
   16594:	0a0d3e76 20200a0d 20202020 20202020     v>....          
   165a4:	683c2020 61543e32 73206b73 69746174       <h2>Task stati
   165b4:	63697473 64652073 64657469 32682f3c     stics edited</h2
   165c4:	200a0d3e 20202020 20202020 3c202020     >..            <
   165d4:	69726373 0d3e7470 2020200a 20202020     script>..       
   165e4:	20202020 20202020 66202120 74636e75              ! funct
   165f4:	286e6f69 7b202965 20200a0d 20202020     ion(e) {..      
   16604:	20202020 20202020 20202020 61762020                   va
   16614:	20742072 0d7b203d 2020200a 20202020     r t = {..       
   16624:	20202020 20202020 20202020 20202020                     
   16634:	74786520 3a646e65 6e756620 6f697463      extend: functio
   16644:	2029286e 200a0d7b 20202020 20202020     n() {..         
   16654:	20202020 20202020 20202020 20202020                     
   16664:	61202020 6d756772 73746e65 205d305b        arguments[0] 
   16674:	7261203d 656d7567 5b73746e 7c205d30     = arguments[0] |
   16684:	7d7b207c 200a0d3b 20202020 20202020     | {};..         
   16694:	20202020 20202020 20202020 20202020                     
   166a4:	66202020 2820726f 20726176 203d2065        for (var e = 
   166b4:	65203b31 61203c20 6d756772 73746e65     1; e < arguments
   166c4:	6e656c2e 3b687467 2b206520 2931203d     .length; e += 1)
   166d4:	20200a0d 20202020 20202020 20202020     ..              
   166e4:	20202020 20202020 20202020 20202020                     
   166f4:	6f662020 76282072 69207261 206e6920       for (var i in 
   16704:	75677261 746e656d 5d655b73 72612029     arguments[e]) ar
   16714:	656d7567 5b73746e 682e5d65 774f7361     guments[e].hasOw
   16724:	6f72506e 74726570 29692879 20262620     nProperty(i) && 
   16734:	626f2228 7463656a 3d3d2022 70797420     ("object" == typ
   16744:	20666f65 75677261 746e656d 5d655b73     eof arguments[e]
   16754:	205d695b 7261203f 656d7567 5b73746e     [i] ? arguments[
   16764:	695b5d65 6e69205d 6e617473 666f6563     e][i] instanceof
   16774:	72724120 3f207961 67726120 6e656d75      Array ? argumen
   16784:	305b7374 5d695b5d 61203d20 6d756772     ts[0][i] = argum
   16794:	73746e65 5b5d655b 3a205d69 67726120     ents[e][i] : arg
   167a4:	6e656d75 305b7374 5d695b5d 74203d20     uments[0][i] = t
   167b4:	7478652e 28646e65 75677261 746e656d     .extend(argument
   167c4:	5d305b73 2c5d695b 67726120 6e656d75     s[0][i], argumen
   167d4:	655b7374 5d695b5d 203a2029 75677261     ts[e][i]) : argu
   167e4:	746e656d 5d305b73 205d695b 7261203d     ments[0][i] = ar
   167f4:	656d7567 5b73746e 695b5d65 0d3b295d     guments[e][i]);.
   16804:	2020200a 20202020 20202020 20202020     .               
   16814:	20202020 20202020 20202020 74657220                  ret
   16824:	206e7275 75677261 746e656d 5d305b73     urn arguments[0]
   16834:	20200a0d 20202020 20202020 20202020     ..              
   16844:	20202020 20202020 0d7d2020 2020200a               }..   
   16854:	20202020 20202020 20202020 20202020                     
   16864:	0d3b7d20 200a0d0a 20202020 20202020      };....         
   16874:	20202020 20202020 66202020 74636e75                funct
   16884:	206e6f69 29652869 0a0d7b20 20202020     ion i(e) {..    
   16894:	20202020 20202020 20202020 20202020                     
   168a4:	20202020 73696874 74706f2e 736e6f69         this.options
   168b4:	74203d20 7478652e 28646e65 202c7d7b      = t.extend({}, 
   168c4:	65642e69 6c756166 74704f74 736e6f69     i.defaultOptions
   168d4:	2965202c 6874202c 632e7369 7261656c     , e), this.clear
   168e4:	0a0d2928 20202020 20202020 20202020     ()..            
   168f4:	20202020 20202020 0d0a0d7d 2020200a             }....   
   16904:	20202020 20202020 20202020 20202020                     
   16914:	6e756620 6f697463 2861206e 7b202965      function a(e) {
   16924:	20200a0d 20202020 20202020 20202020     ..              
   16934:	20202020 20202020 68742020 6f2e7369               this.o
   16944:	6f697470 3d20736e 652e7420 6e657478     ptions = t.exten
   16954:	7d7b2864 2e61202c 61666564 43746c75     d({}, a.defaultC
   16964:	74726168 6974704f 2c736e6f 2c296520     hartOptions, e),
   16974:	69687420 65732e73 73656972 20746553      this.seriesSet 
   16984:	5d5b203d 6874202c 632e7369 65727275     = [], this.curre
   16994:	6156746e 5265756c 65676e61 31203d20     ntValueRange = 1
   169a4:	6874202c 632e7369 65727275 6956746e     , this.currentVi
   169b4:	6e694d73 756c6156 203d2065 74202c30     sMinValue = 0, t
   169c4:	2e736968 7473616c 646e6552 69547265     his.lastRenderTi
   169d4:	694d656d 73696c6c 30203d20 20200a0d     meMillis = 0..  
   169e4:	20202020 20202020 20202020 20202020                     
   169f4:	0d7d2020 2020200a 20202020 20202020       }..           
   16a04:	20202020 20202020 642e6920 75616665              i.defau
   16a14:	704f746c 6e6f6974 203d2073 200a0d7b     ltOptions = {.. 
   16a24:	20202020 20202020 20202020 20202020                     
   16a34:	20202020 72202020 74657365 6e756f42            resetBoun
   16a44:	6e497364 76726574 203a6c61 2c336533     dsInterval: 3e3,
   16a54:	20200a0d 20202020 20202020 20202020     ..              
   16a64:	20202020 20202020 65722020 42746573               resetB
   16a74:	646e756f 21203a73 200a0d30 20202020     ounds: !0..     
   16a84:	20202020 20202020 20202020 7d202020                    }
   16a94:	2e69202c 746f7270 7079746f 6c632e65     , i.prototype.cl
   16aa4:	20726165 7566203d 6974636e 29286e6f     ear = function()
   16ab4:	0a0d7b20 20202020 20202020 20202020      {..            
   16ac4:	20202020 20202020 20202020 73696874                 this
   16ad4:	7461642e 203d2061 202c5d5b 73696874     .data = [], this
   16ae4:	78616d2e 756c6156 203d2065 626d754e     .maxValue = Numb
   16af4:	4e2e7265 202c4e61 73696874 6e696d2e     er.NaN, this.min
   16b04:	756c6156 203d2065 626d754e 4e2e7265     Value = Number.N
   16b14:	0a0d4e61 20202020 20202020 20202020     aN..            
   16b24:	20202020 20202020 69202c7d 6f72702e             }, i.pro
   16b34:	79746f74 722e6570 74657365 6e756f42     totype.resetBoun
   16b44:	3d207364 6e756620 6f697463 2029286e     ds = function() 
   16b54:	200a0d7b 20202020 20202020 20202020     {..             
   16b64:	20202020 20202020 69202020 74282066                if (t
   16b74:	2e736968 61746164 6e656c2e 29687467     his.data.length)
   16b84:	0a0d7b20 20202020 20202020 20202020      {..            
   16b94:	20202020 20202020 20202020 20202020                     
   16ba4:	73696874 78616d2e 756c6156 203d2065     this.maxValue = 
   16bb4:	73696874 7461642e 5d305b61 2c5d315b     this.data[0][1],
   16bc4:	69687420 696d2e73 6c61566e 3d206575      this.minValue =
   16bd4:	69687420 61642e73 305b6174 5d315b5d      this.data[0][1]
   16be4:	200a0d3b 20202020 20202020 20202020     ;..             
   16bf4:	20202020 20202020 20202020 66202020                    f
   16c04:	2820726f 20726176 203d2065 65203b31     or (var e = 1; e
   16c14:	74203c20 2e736968 61746164 6e656c2e      < this.data.len
   16c24:	3b687467 2b206520 2931203d 0a0d7b20     gth; e += 1) {..
   16c34:	20202020 20202020 20202020 20202020                     
   16c44:	20202020 20202020 20202020 20202020                     
   16c54:	20726176 203d2074 73696874 7461642e     var t = this.dat
   16c64:	5d655b61 3b5d315b 20200a0d 20202020     a[e][1];..      
   16c74:	20202020 20202020 20202020 20202020                     
   16c84:	20202020 20202020 20742020 6874203e               t > th
   16c94:	6d2e7369 61567861 2065756c 28202626     is.maxValue && (
   16ca4:	73696874 78616d2e 756c6156 203d2065     this.maxValue = 
   16cb4:	202c2974 203c2074 73696874 6e696d2e     t), t < this.min
   16cc4:	756c6156 26262065 68742820 6d2e7369     Value && (this.m
   16cd4:	61566e69 2065756c 2974203d 20200a0d     inValue = t)..  
   16ce4:	20202020 20202020 20202020 20202020                     
   16cf4:	20202020 20202020 0d7d2020 2020200a               }..   
   16d04:	20202020 20202020 20202020 20202020                     
   16d14:	20202020 65207d20 2065736c 73696874          } else this
   16d24:	78616d2e 756c6156 203d2065 626d754e     .maxValue = Numb
   16d34:	4e2e7265 202c4e61 73696874 6e696d2e     er.NaN, this.min
   16d44:	756c6156 203d2065 626d754e 4e2e7265     Value = Number.N
   16d54:	0a0d4e61 20202020 20202020 20202020     aN..            
   16d64:	20202020 20202020 69202c7d 6f72702e             }, i.pro
   16d74:	79746f74 612e6570 6e657070 203d2064     totype.append = 
   16d84:	636e7566 6e6f6974 202c6528 69202c74     function(e, t, i
   16d94:	0d7b2029 2020200a 20202020 20202020     ) {..           
   16da4:	20202020 20202020 20202020 726f6620                  for
   16db4:	61762820 20612072 6874203d 642e7369      (var a = this.d
   16dc4:	2e617461 676e656c 2d206874 203b3120     ata.length - 1; 
   16dd4:	3d3e2061 26203020 68742026 642e7369     a >= 0 && this.d
   16de4:	5b617461 305b5d61 203e205d 20293b65     ata[a][0] > e;) 
   16df4:	3d2d2061 203b3120 2031202d 203d3d3d     a -= 1; - 1 === 
   16e04:	203f2061 73696874 7461642e 70732e61     a ? this.data.sp
   16e14:	6563696c 202c3028 5b202c30 74202c65     lice(0, 0, [e, t
   16e24:	3a20295d 69687420 61642e73 6c2e6174     ]) : this.data.l
   16e34:	74676e65 203e2068 26262030 69687420     ength > 0 && thi
   16e44:	61642e73 615b6174 5d305b5d 3d3d3d20     s.data[a][0] ===
   16e54:	3f206520 3f206920 68742820 642e7369      e ? i ? (this.d
   16e64:	5b617461 315b5d61 3d2b205d 202c7420     ata[a][1] += t, 
   16e74:	203d2074 73696874 7461642e 5d615b61     t = this.data[a]
   16e84:	295d315b 74203a20 2e736968 61746164     [1]) : this.data
   16e94:	5b5d615b 3d205d31 3a207420 3c206120     [a][1] = t : a <
   16ea4:	69687420 61642e73 6c2e6174 74676e65      this.data.lengt
   16eb4:	202d2068 203f2031 73696874 7461642e     h - 1 ? this.dat
   16ec4:	70732e61 6563696c 2b206128 202c3120     a.splice(a + 1, 
   16ed4:	5b202c30 74202c65 3a20295d 69687420     0, [e, t]) : thi
   16ee4:	61642e73 702e6174 28687375 202c655b     s.data.push([e, 
   16ef4:	2c295d74 69687420 616d2e73 6c615678     t]), this.maxVal
   16f04:	3d206575 4e736920 74284e61 2e736968     ue = isNaN(this.
   16f14:	5678616d 65756c61 203f2029 203a2074     maxValue) ? t : 
   16f24:	6874614d 78616d2e 69687428 616d2e73     Math.max(this.ma
   16f34:	6c615678 202c6575 202c2974 73696874     xValue, t), this
   16f44:	6e696d2e 756c6156 203d2065 614e7369     .minValue = isNa
   16f54:	6874284e 6d2e7369 61566e69 2965756c     N(this.minValue)
   16f64:	74203f20 4d203a20 2e687461 286e696d      ? t : Math.min(
   16f74:	73696874 6e696d2e 756c6156 74202c65     this.minValue, t
   16f84:	200a0d29 20202020 20202020 20202020     )..             
   16f94:	20202020 7d202020 2e69202c 746f7270            }, i.prot
   16fa4:	7079746f 72642e65 6c4f706f 74614464     otype.dropOldDat
   16fb4:	203d2061 636e7566 6e6f6974 202c6528     a = function(e, 
   16fc4:	7b202974 20200a0d 20202020 20202020     t) {..          
   16fd4:	20202020 20202020 20202020 6f662020                   fo
   16fe4:	76282072 69207261 30203d20 6874203b     r (var i = 0; th
   16ff4:	642e7369 2e617461 676e656c 2d206874     is.data.length -
   17004:	3e206920 2074203d 74202626 2e736968      i >= t && this.
   17014:	61746164 2b20695b 5b5d3120 3c205d30     data[i + 1][0] <
   17024:	293b6520 2b206920 3b31203d 20200a0d      e;) i += 1;..  
   17034:	20202020 20202020 20202020 20202020                     
   17044:	20202020 20302020 203d3d21 26262069           0 !== i &&
   17054:	69687420 61642e73 732e6174 63696c70      this.data.splic
   17064:	2c302865 0d296920 2020200a 20202020     e(0, i)..       
   17074:	20202020 20202020 20202020 202c7d20                  }, 
   17084:	65642e61 6c756166 61684374 704f7472     a.defaultChartOp
   17094:	6e6f6974 203d2073 200a0d7b 20202020     tions = {..     
   170a4:	20202020 20202020 20202020 20202020                     
   170b4:	6d202020 696c6c69 72655073 65786950        millisPerPixe
   170c4:	32203a6c 0a0d2c30 20202020 20202020     l: 20,..        
   170d4:	20202020 20202020 20202020 20202020                     
   170e4:	62616e65 7044656c 61635369 676e696c     enableDpiScaling
   170f4:	3021203a 200a0d2c 20202020 20202020     : !0,..         
   17104:	20202020 20202020 20202020 79202020                    y
   17114:	466e694d 616d726f 72657474 7566203a     MinFormatter: fu
   17124:	6974636e 65286e6f 2974202c 0a0d7b20     nction(e, t) {..
   17134:	20202020 20202020 20202020 20202020                     
   17144:	20202020 20202020 20202020 75746572                 retu
   17154:	70206e72 65737261 616f6c46 29652874     rn parseFloat(e)
   17164:	466f742e 64657869 0d297428 2020200a     .toFixed(t)..   
   17174:	20202020 20202020 20202020 20202020                     
   17184:	20202020 0d2c7d20 2020200a 20202020          },..       
   17194:	20202020 20202020 20202020 20202020                     
   171a4:	614d7920 726f4678 7474616d 203a7265      yMaxFormatter: 
   171b4:	636e7566 6e6f6974 202c6528 7b202974     function(e, t) {
   171c4:	20200a0d 20202020 20202020 20202020     ..              
   171d4:	20202020 20202020 20202020 65722020                   re
   171e4:	6e727574 72617020 6c466573 2874616f     turn parseFloat(
   171f4:	742e2965 7869466f 74286465 200a0d29     e).toFixed(t).. 
   17204:	20202020 20202020 20202020 20202020                     
   17214:	20202020 7d202020 200a0d2c 20202020            },..     
   17224:	20202020 20202020 20202020 20202020                     
   17234:	6d202020 61567861 5365756c 656c6163        maxValueScale
   17244:	2c31203a 20200a0d 20202020 20202020     : 1,..          
   17254:	20202020 20202020 20202020 696d2020                   mi
   17264:	6c61566e 63536575 3a656c61 0d2c3120     nValueScale: 1,.
   17274:	2020200a 20202020 20202020 20202020     .               
   17284:	20202020 20202020 746e6920 6f707265              interpo
   17294:	6974616c 203a6e6f 7a656222 22726569     lation: "bezier"
   172a4:	200a0d2c 20202020 20202020 20202020     ,..             
   172b4:	20202020 20202020 73202020 656c6163                scale
   172c4:	6f6f6d53 6e696874 2e203a67 2c353231     Smoothing: .125,
   172d4:	20200a0d 20202020 20202020 20202020     ..              
   172e4:	20202020 20202020 616d2020 74614478               maxDat
   172f4:	74655361 676e654c 203a6874 0a0d2c32     aSetLength: 2,..
   17304:	20202020 20202020 20202020 20202020                     
   17314:	20202020 20202020 6f726373 61426c6c             scrollBa
   17324:	61776b63 3a736472 2c312120 20200a0d     ckwards: !1,..  
   17334:	20202020 20202020 20202020 20202020                     
   17344:	20202020 72672020 203a6469 200a0d7b           grid: {.. 
   17354:	20202020 20202020 20202020 20202020                     
   17364:	20202020 20202020 66202020 536c6c69                fillS
   17374:	656c7974 2322203a 30303030 2c223030     tyle: "#000000",
   17384:	20200a0d 20202020 20202020 20202020     ..              
   17394:	20202020 20202020 20202020 74732020                   st
   173a4:	656b6f72 6c797453 22203a65 37373723     rokeStyle: "#777
   173b4:	22373737 200a0d2c 20202020 20202020     777",..         
   173c4:	20202020 20202020 20202020 20202020                     
   173d4:	6c202020 57656e69 68746469 2c31203a        lineWidth: 1,
   173e4:	20200a0d 20202020 20202020 20202020     ..              
   173f4:	20202020 20202020 20202020 68732020                   sh
   17404:	4c707261 73656e69 3121203a 200a0d2c     arpLines: !1,.. 
   17414:	20202020 20202020 20202020 20202020                     
   17424:	20202020 20202020 6d202020 696c6c69                milli
   17434:	72655073 656e694c 6531203a 0a0d2c33     sPerLine: 1e3,..
   17444:	20202020 20202020 20202020 20202020                     
   17454:	20202020 20202020 20202020 74726576                 vert
   17464:	6c616369 74636553 736e6f69 2c32203a     icalSections: 2,
   17474:	20200a0d 20202020 20202020 20202020     ..              
   17484:	20202020 20202020 20202020 6f622020                   bo
   17494:	72656472 69736956 3a656c62 0d302120     rderVisible: !0.
   174a4:	2020200a 20202020 20202020 20202020     .               
   174b4:	20202020 20202020 0d2c7d20 2020200a              },..   
   174c4:	20202020 20202020 20202020 20202020                     
   174d4:	20202020 62616c20 3a736c65 0a0d7b20          labels: {..
   174e4:	20202020 20202020 20202020 20202020                     
   174f4:	20202020 20202020 20202020 6c6c6966                 fill
   17504:	6c797453 22203a65 66666623 22666666     Style: "#ffffff"
   17514:	200a0d2c 20202020 20202020 20202020     ,..             
   17524:	20202020 20202020 20202020 64202020                    d
   17534:	62617369 3a64656c 2c312120 20200a0d     isabled: !1,..  
   17544:	20202020 20202020 20202020 20202020                     
   17554:	20202020 20202020 6f662020 6953746e               fontSi
   17564:	203a657a 0d2c3031 2020200a 20202020     ze: 10,..       
   17574:	20202020 20202020 20202020 20202020                     
   17584:	20202020 6e6f6620 6d614674 3a796c69          fontFamily:
   17594:	6f6d2220 70736f6e 22656361 200a0d2c      "monospace",.. 
   175a4:	20202020 20202020 20202020 20202020                     
   175b4:	20202020 20202020 70202020 69636572                preci
   175c4:	6e6f6973 0d32203a 2020200a 20202020     sion: 2..       
   175d4:	20202020 20202020 20202020 20202020                     
   175e4:	0d2c7d20 2020200a 20202020 20202020      },..           
   175f4:	20202020 20202020 20202020 726f6820                  hor
   17604:	6e6f7a69 4c6c6174 73656e69 5d5b203a     izontalLines: []
   17614:	20200a0d 20202020 20202020 20202020     ..              
   17624:	20202020 2c7d2020 412e6120 616d696e           }, a.Anima
   17634:	6f436574 7461706d 6c696269 20797469     teCompatibility 
   17644:	0d7b203d 2020200a 20202020 20202020     = {..           
   17654:	20202020 20202020 20202020 71657220                  req
   17664:	74736575 6d696e41 6f697461 6172466e     uestAnimationFra
   17674:	203a656d 636e7566 6e6f6974 202c6528     me: function(e, 
   17684:	7b202974 20200a0d 20202020 20202020     t) {..          
   17694:	20202020 20202020 20202020 20202020                     
   176a4:	65722020 6e727574 69772820 776f646e       return (window
   176b4:	7165722e 74736575 6d696e41 6f697461     .requestAnimatio
   176c4:	6172466e 7c20656d 6977207c 776f646e     nFrame || window
   176d4:	6265772e 5274696b 65757165 6e417473     .webkitRequestAn
   176e4:	74616d69 466e6f69 656d6172 207c7c20     imationFrame || 
   176f4:	646e6977 6d2e776f 65527a6f 73657571     window.mozReques
   17704:	696e4174 6974616d 72466e6f 20656d61     tAnimationFrame 
   17714:	77207c7c 6f646e69 526f2e77 65757165     || window.oReque
   17724:	6e417473 74616d69 466e6f69 656d6172     stAnimationFrame
   17734:	207c7c20 646e6977 6d2e776f 71655273      || window.msReq
   17744:	74736575 6d696e41 6f697461 6172466e     uestAnimationFra
   17754:	7c20656d 7566207c 6974636e 65286e6f     me || function(e
   17764:	0d7b2029 2020200a 20202020 20202020     ) {..           
   17774:	20202020 20202020 20202020 20202020                     
   17784:	20202020 74657220 206e7275 646e6977          return wind
   17794:	732e776f 69547465 756f656d 75662874     ow.setTimeout(fu
   177a4:	6974636e 29286e6f 0a0d7b20 20202020     nction() {..    
   177b4:	20202020 20202020 20202020 20202020                     
   177c4:	20202020 20202020 20202020 20202020                     
   177d4:	6e282865 44207765 29657461 7465672e     e((new Date).get
   177e4:	656d6954 0d292928 2020200a 20202020     Time())..       
   177f4:	20202020 20202020 20202020 20202020                     
   17804:	20202020 20202020 202c7d20 0d293631              }, 16).
   17814:	2020200a 20202020 20202020 20202020     .               
   17824:	20202020 20202020 20202020 2e297d20                  }).
   17834:	6c6c6163 6e697728 2c776f64 202c6520     call(window, e, 
   17844:	0a0d2974 20202020 20202020 20202020     t)..            
   17854:	20202020 20202020 20202020 0a0d2c7d                 },..
   17864:	20202020 20202020 20202020 20202020                     
   17874:	20202020 20202020 636e6163 6e416c65             cancelAn
   17884:	74616d69 466e6f69 656d6172 7566203a     imationFrame: fu
   17894:	6974636e 65286e6f 0d7b2029 2020200a     nction(e) {..   
   178a4:	20202020 20202020 20202020 20202020                     
   178b4:	20202020 20202020 74657220 206e7275              return 
   178c4:	6e697728 2e776f64 636e6163 6e416c65     (window.cancelAn
   178d4:	74616d69 466e6f69 656d6172 207c7c20     imationFrame || 
   178e4:	636e7566 6e6f6974 20296528 200a0d7b     function(e) {.. 
   178f4:	20202020 20202020 20202020 20202020                     
   17904:	20202020 20202020 20202020 63202020                    c
   17914:	7261656c 656d6954 2874756f 0a0d2965     learTimeout(e)..
   17924:	20202020 20202020 20202020 20202020                     
   17934:	20202020 20202020 20202020 632e297d                 }).c
   17944:	286c6c61 646e6977 202c776f 0a0d2965     all(window, e)..
   17954:	20202020 20202020 20202020 20202020                     
   17964:	20202020 20202020 200a0d7d 20202020             }..     
   17974:	20202020 20202020 20202020 7d202020                    }
   17984:	2e61202c 61666564 53746c75 65697265     , a.defaultSerie
   17994:	65725073 746e6573 6f697461 74704f6e     sPresentationOpt
   179a4:	736e6f69 7b203d20 20200a0d 20202020     ions = {..      
   179b4:	20202020 20202020 20202020 20202020                     
   179c4:	696c2020 6957656e 3a687464 0d2c3120       lineWidth: 1,.
   179d4:	2020200a 20202020 20202020 20202020     .               
   179e4:	20202020 20202020 72747320 53656b6f              strokeS
   179f4:	656c7974 2322203a 66666666 0d226666     tyle: "#ffffff".
   17a04:	2020200a 20202020 20202020 20202020     .               
   17a14:	20202020 202c7d20 72702e61 746f746f          }, a.protot
   17a24:	2e657079 54646461 53656d69 65697265     ype.addTimeSerie
   17a34:	203d2073 636e7566 6e6f6974 202c6528     s = function(e, 
   17a44:	7b202969 20200a0d 20202020 20202020     i) {..          
   17a54:	20202020 20202020 20202020 68742020                   th
   17a64:	732e7369 65697265 74655373 7375702e     is.seriesSet.pus
   17a74:	0d7b2868 2020200a 20202020 20202020     h({..           
   17a84:	20202020 20202020 20202020 20202020                     
   17a94:	6d697420 72655365 3a736569 0d2c6520      timeSeries: e,.
   17aa4:	2020200a 20202020 20202020 20202020     .               
   17ab4:	20202020 20202020 20202020 74706f20                  opt
   17ac4:	736e6f69 2e74203a 65747865 7b28646e     ions: t.extend({
   17ad4:	61202c7d 6665642e 746c7561 69726553     }, a.defaultSeri
   17ae4:	72507365 6e657365 69746174 704f6e6f     esPresentationOp
   17af4:	6e6f6974 69202c73 200a0d29 20202020     tions, i)..     
   17b04:	20202020 20202020 20202020 20202020                     
   17b14:	7d202020 65202c29 74706f2e 736e6f69        }), e.options
   17b24:	7365722e 6f427465 73646e75 20262620     .resetBounds && 
   17b34:	706f2e65 6e6f6974 65722e73 42746573     e.options.resetB
   17b44:	646e756f 746e4973 61767265 203e206c     oundsInterval > 
   17b54:	26262030 2e652820 65736572 756f4274     0 && (e.resetBou
   17b64:	5473646e 72656d69 3d206449 74657320     ndsTimerId = set
   17b74:	65746e49 6c617672 6e756628 6f697463     Interval(functio
   17b84:	2029286e 200a0d7b 20202020 20202020     n() {..         
   17b94:	20202020 20202020 20202020 20202020                     
   17ba4:	65202020 7365722e 6f427465 73646e75        e.resetBounds
   17bb4:	0a0d2928 20202020 20202020 20202020     ()..            
   17bc4:	20202020 20202020 20202020 65202c7d                 }, e
   17bd4:	74706f2e 736e6f69 7365722e 6f427465     .options.resetBo
   17be4:	73646e75 65746e49 6c617672 0a0d2929     undsInterval))..
   17bf4:	20202020 20202020 20202020 20202020                     
   17c04:	20202020 61202c7d 6f72702e 79746f74         }, a.prototy
   17c14:	722e6570 766f6d65 6d695465 72655365     pe.removeTimeSer
   17c24:	20736569 7566203d 6974636e 65286e6f     ies = function(e
   17c34:	0d7b2029 2020200a 20202020 20202020     ) {..           
   17c44:	20202020 20202020 20202020 726f6620                  for
   17c54:	61762820 20742072 6874203d 732e7369      (var t = this.s
   17c64:	65697265 74655373 6e656c2e 2c687467     eriesSet.length,
   17c74:	3d206920 203b3020 203c2069 69203b74      i = 0; i < t; i
   17c84:	203d2b20 0a0d2931 20202020 20202020      += 1)..        
   17c94:	20202020 20202020 20202020 20202020                     
   17ca4:	20202020 28206669 73696874 7265732e         if (this.ser
   17cb4:	53736569 695b7465 69742e5d 6553656d     iesSet[i].timeSe
   17cc4:	73656972 3d3d3d20 20296520 200a0d7b     ries === e) {.. 
   17cd4:	20202020 20202020 20202020 20202020                     
   17ce4:	20202020 20202020 20202020 74202020                    t
   17cf4:	2e736968 69726573 65537365 70732e74     his.seriesSet.sp
   17d04:	6563696c 202c6928 0d3b2931 2020200a     lice(i, 1);..   
   17d14:	20202020 20202020 20202020 20202020                     
   17d24:	20202020 20202020 20202020 65726220                  bre
   17d34:	0a0d6b61 20202020 20202020 20202020     ak..            
   17d44:	20202020 20202020 20202020 20202020                     
   17d54:	200a0d7d 20202020 20202020 20202020     }..             
   17d64:	20202020 20202020 65202020 7365722e                e.res
   17d74:	6f427465 73646e75 656d6954 20644972     etBoundsTimerId 
   17d84:	63202626 7261656c 65746e49 6c617672     && clearInterval
   17d94:	722e6528 74657365 6e756f42 69547364     (e.resetBoundsTi
   17da4:	4972656d 0a0d2964 20202020 20202020     merId)..        
   17db4:	20202020 20202020 20202020 61202c7d                 }, a
   17dc4:	6f72702e 79746f74 672e6570 69547465     .prototype.getTi
   17dd4:	6553656d 73656972 6974704f 20736e6f     meSeriesOptions 
   17de4:	7566203d 6974636e 65286e6f 0d7b2029     = function(e) {.
   17df4:	2020200a 20202020 20202020 20202020     .               
   17e04:	20202020 20202020 726f6620 61762820              for (va
   17e14:	20742072 6874203d 732e7369 65697265     r t = this.serie
   17e24:	74655373 6e656c2e 2c687467 3d206920     sSet.length, i =
   17e34:	203b3020 203c2069 69203b74 203d2b20      0; i < t; i += 
   17e44:	0a0d2931 20202020 20202020 20202020     1)..            
   17e54:	20202020 20202020 20202020 20202020                     
   17e64:	28206669 73696874 7265732e 53736569     if (this.seriesS
   17e74:	695b7465 69742e5d 6553656d 73656972     et[i].timeSeries
   17e84:	3d3d3d20 20296520 75746572 74206e72      === e) return t
   17e94:	2e736968 69726573 65537365 5d695b74     his.seriesSet[i]
   17ea4:	74706f2e 736e6f69 20200a0d 20202020     .options..      
   17eb4:	20202020 20202020 20202020 2c7d2020                   },
   17ec4:	702e6120 6f746f72 65707974 6972622e      a.prototype.bri
   17ed4:	6f54676e 6e6f7246 203d2074 636e7566     ngToFront = func
   17ee4:	6e6f6974 20296528 200a0d7b 20202020     tion(e) {..     
   17ef4:	20202020 20202020 20202020 20202020                     
   17f04:	66202020 2820726f 20726176 203d2074        for (var t = 
   17f14:	73696874 7265732e 53736569 6c2e7465     this.seriesSet.l
   17f24:	74676e65 69202c68 30203d20 2069203b     ength, i = 0; i 
   17f34:	3b74203c 2b206920 2931203d 20200a0d     < t; i += 1)..  
   17f44:	20202020 20202020 20202020 20202020                     
   17f54:	20202020 20202020 66692020 68742820               if (th
   17f64:	732e7369 65697265 74655373 2e5d695b     is.seriesSet[i].
   17f74:	656d6974 69726553 3d207365 65203d3d     timeSeries === e
   17f84:	0d7b2029 2020200a 20202020 20202020     ) {..           
   17f94:	20202020 20202020 20202020 20202020                     
   17fa4:	20202020 72617620 3d206120 69687420          var a = thi
   17fb4:	65732e73 73656972 2e746553 696c7073     s.seriesSet.spli
   17fc4:	69286563 2931202c 200a0d3b 20202020     ce(i, 1);..     
   17fd4:	20202020 20202020 20202020 20202020                     
   17fe4:	20202020 20202020 74202020 2e736968                this.
   17ff4:	69726573 65537365 75702e74 61286873     seriesSet.push(a
   18004:	295d305b 200a0d3b 20202020 20202020     [0]);..         
   18014:	20202020 20202020 20202020 20202020                     
   18024:	20202020 62202020 6b616572 20200a0d            break..  
   18034:	20202020 20202020 20202020 20202020                     
   18044:	20202020 20202020 0d7d2020 2020200a               }..   
   18054:	20202020 20202020 20202020 20202020                     
   18064:	202c7d20 72702e61 746f746f 2e657079      }, a.prototype.
   18074:	65727473 6f546d61 66203d20 74636e75     streamTo = funct
   18084:	286e6f69 74202c65 0d7b2029 2020200a     ion(e, t) {..   
   18094:	20202020 20202020 20202020 20202020                     
   180a4:	20202020 69687420 61632e73 7361766e          this.canvas
   180b4:	65203d20 6874202c 642e7369 79616c65      = e, this.delay
   180c4:	74203d20 6874202c 732e7369 74726174      = t, this.start
   180d4:	0a0d2928 20202020 20202020 20202020     ()..            
   180e4:	20202020 20202020 61202c7d 6f72702e             }, a.pro
   180f4:	79746f74 722e6570 7a697365 203d2065     totype.resize = 
   18104:	636e7566 6e6f6974 7b202928 20200a0d     function() {..  
   18114:	20202020 20202020 20202020 20202020                     
   18124:	20202020 66692020 68742820 6f2e7369           if (this.o
   18134:	6f697470 652e736e 6c62616e 69704465     ptions.enableDpi
   18144:	6c616353 20676e69 77202626 6f646e69     Scaling && windo
   18154:	26262077 21203120 77203d3d 6f646e69     w && 1 !== windo
   18164:	65642e77 65636976 65786950 7461526c     w.devicePixelRat
   18174:	20296f69 200a0d7b 20202020 20202020     io) {..         
   18184:	20202020 20202020 20202020 20202020                     
   18194:	76202020 65207261 77203d20 6f646e69        var e = windo
   181a4:	65642e77 65636976 65786950 7461526c     w.devicePixelRat
   181b4:	0d2c6f69 2020200a 20202020 20202020     io,..           
   181c4:	20202020 20202020 20202020 20202020                     
   181d4:	20202020 3d207420 72617020 6e496573          t = parseIn
   181e4:	68742874 632e7369 61766e61 65672e73     t(this.canvas.ge
   181f4:	74744174 75626972 22286574 74646977     tAttribute("widt
   18204:	29292268 200a0d2c 20202020 20202020     h")),..         
   18214:	20202020 20202020 20202020 20202020                     
   18224:	20202020 69202020 70203d20 65737261            i = parse
   18234:	28746e49 73696874 6e61632e 2e736176     Int(this.canvas.
   18244:	41746567 69727474 65747562 65682228     getAttribute("he
   18254:	74686769 3b292922 20200a0d 20202020     ight"));..      
   18264:	20202020 20202020 20202020 20202020                     
   18274:	20202020 68742020 6f2e7369 69676972           this.origi
   18284:	576c616e 68746469 20262620 6874614d     nalWidth && Math
   18294:	6f6c662e 7428726f 2e736968 6769726f     .floor(this.orig
   182a4:	6c616e69 74646957 202a2068 3d202965     inalWidth * e) =
   182b4:	74203d3d 207c7c20 69687428 726f2e73     == t || (this.or
   182c4:	6e696769 69576c61 20687464 2c74203d     iginalWidth = t,
   182d4:	69687420 61632e73 7361766e 7465732e      this.canvas.set
   182e4:	72747441 74756269 77222865 68746469     Attribute("width
   182f4:	4d202c22 2e687461 6f6f6c66 20742872     ", Math.floor(t 
   18304:	2965202a 536f742e 6e697274 29292867     * e).toString())
   18314:	6874202c 632e7369 61766e61 74732e73     , this.canvas.st
   18324:	2e656c79 74646977 203d2068 202b2074     yle.width = t + 
   18334:	22787022 6874202c 632e7369 61766e61     "px", this.canva
   18344:	65672e73 6e6f4374 74786574 64322228     s.getContext("2d
   18354:	732e2922 656c6163 202c6528 2c292965     ").scale(e, e)),
   18364:	69687420 726f2e73 6e696769 65486c61      this.originalHe
   18374:	74686769 20262620 6874614d 6f6c662e     ight && Math.flo
   18384:	7428726f 2e736968 6769726f 6c616e69     or(this.original
   18394:	67696548 2a207468 20296520 203d3d3d     Height * e) === 
   183a4:	7c7c2069 68742820 6f2e7369 69676972     i || (this.origi
   183b4:	486c616e 68676965 203d2074 74202c69     nalHeight = i, t
   183c4:	2e736968 766e6163 732e7361 74417465     his.canvas.setAt
   183d4:	62697274 28657475 69656822 22746867     tribute("height"
   183e4:	614d202c 662e6874 726f6f6c 2a206928     , Math.floor(i *
   183f4:	2e296520 74536f74 676e6972 2c292928      e).toString()),
   18404:	69687420 61632e73 7361766e 7974732e      this.canvas.sty
   18414:	682e656c 68676965 203d2074 202b2069     le.height = i + 
   18424:	22787022 6874202c 632e7369 61766e61     "px", this.canva
   18434:	65672e73 6e6f4374 74786574 64322228     s.getContext("2d
   18444:	732e2922 656c6163 202c6528 0d292965     ").scale(e, e)).
   18454:	2020200a 20202020 20202020 20202020     .               
   18464:	20202020 20202020 0a0d7d20 20202020              }..    
   18474:	20202020 20202020 20202020 20202020                     
   18484:	61202c7d 6f72702e 79746f74 732e6570     }, a.prototype.s
   18494:	74726174 66203d20 74636e75 286e6f69     tart = function(
   184a4:	0d7b2029 2020200a 20202020 20202020     ) {..           
   184b4:	20202020 20202020 20202020 20666920                  if 
   184c4:	68742128 662e7369 656d6172 0d7b2029     (!this.frame) {.
   184d4:	2020200a 20202020 20202020 20202020     .               
   184e4:	20202020 20202020 20202020 72617620                  var
   184f4:	3d206520 6e756620 6f697463 2029286e      e = function() 
   18504:	200a0d7b 20202020 20202020 20202020     {..             
   18514:	20202020 20202020 20202020 20202020                     
   18524:	74202020 2e736968 6d617266 203d2065        this.frame = 
   18534:	6e412e61 74616d69 6d6f4365 69746170     a.AnimateCompati
   18544:	696c6962 722e7974 65757165 6e417473     bility.requestAn
   18554:	74616d69 466e6f69 656d6172 6e756628     imationFrame(fun
   18564:	6f697463 2029286e 200a0d7b 20202020     ction() {..     
   18574:	20202020 20202020 20202020 20202020                     
   18584:	20202020 20202020 20202020 74202020                    t
   18594:	2e736968 646e6572 29287265 2865202c     his.render(), e(
   185a4:	200a0d29 20202020 20202020 20202020     )..             
   185b4:	20202020 20202020 20202020 20202020                     
   185c4:	7d202020 6e69622e 68742864 29297369        }.bind(this))
   185d4:	20200a0d 20202020 20202020 20202020     ..              
   185e4:	20202020 20202020 20202020 2e7d2020                   }.
   185f4:	646e6962 69687428 0d3b2973 2020200a     bind(this);..   
   18604:	20202020 20202020 20202020 20202020                     
   18614:	20202020 20202020 29286520 20200a0d              e()..  
   18624:	20202020 20202020 20202020 20202020                     
   18634:	20202020 0d7d2020 2020200a 20202020           }..       
   18644:	20202020 20202020 20202020 202c7d20                  }, 
   18654:	72702e61 746f746f 2e657079 706f7473     a.prototype.stop
   18664:	66203d20 74636e75 286e6f69 0d7b2029      = function() {.
   18674:	2020200a 20202020 20202020 20202020     .               
   18684:	20202020 20202020 69687420 72662e73              this.fr
   18694:	20656d61 28202626 6e412e61 74616d69     ame && (a.Animat
   186a4:	6d6f4365 69746170 696c6962 632e7974     eCompatibility.c
   186b4:	65636e61 696e416c 6974616d 72466e6f     ancelAnimationFr
   186c4:	28656d61 73696874 6172662e 2c29656d     ame(this.frame),
   186d4:	6c656420 20657465 73696874 6172662e      delete this.fra
   186e4:	0d29656d 2020200a 20202020 20202020     me)..           
   186f4:	20202020 20202020 202c7d20 72702e61              }, a.pr
   18704:	746f746f 2e657079 61647075 61566574     ototype.updateVa
   18714:	5265756c 65676e61 66203d20 74636e75     lueRange = funct
   18724:	286e6f69 0d7b2029 2020200a 20202020     ion() {..       
   18734:	20202020 20202020 20202020 20202020                     
   18744:	726f6620 61762820 20652072 6874203d      for (var e = th
   18754:	6f2e7369 6f697470 202c736e 203d2074     is.options, t = 
   18764:	626d754e 4e2e7265 202c4e61 203d2069     Number.NaN, i = 
   18774:	626d754e 4e2e7265 202c4e61 203d2061     Number.NaN, a = 
   18784:	61203b30 74203c20 2e736968 69726573     0; a < this.seri
   18794:	65537365 656c2e74 6874676e 2061203b     esSet.length; a 
   187a4:	31203d2b 0d7b2029 2020200a 20202020     += 1) {..       
   187b4:	20202020 20202020 20202020 20202020                     
   187c4:	20202020 72617620 3d207320 69687420          var s = thi
   187d4:	65732e73 73656972 5b746553 742e5d61     s.seriesSet[a].t
   187e4:	53656d69 65697265 0a0d3b73 20202020     imeSeries;..    
   187f4:	20202020 20202020 20202020 20202020                     
   18804:	20202020 20202020 614e7369 2e73284e             isNaN(s.
   18814:	5678616d 65756c61 7c7c2029 20742820     maxValue) || (t 
   18824:	7369203d 284e614e 3f202974 6d2e7320     = isNaN(t) ? s.m
   18834:	61567861 2065756c 614d203a 6d2e6874     axValue : Math.m
   18844:	74287861 2e73202c 5678616d 65756c61     ax(t, s.maxValue
   18854:	202c2929 614e7369 2e73284e 566e696d     )), isNaN(s.minV
   18864:	65756c61 7c7c2029 20692820 7369203d     alue) || (i = is
   18874:	284e614e 3f202969 6d2e7320 61566e69     NaN(i) ? s.minVa
   18884:	2065756c 614d203a 6d2e6874 69286e69     lue : Math.min(i
   18894:	2e73202c 566e696d 65756c61 0a0d2929     , s.minValue))..
   188a4:	20202020 20202020 20202020 20202020                     
   188b4:	20202020 20202020 200a0d7d 20202020             }..     
   188c4:	20202020 20202020 20202020 20202020                     
   188d4:	69202020 6e282066 206c6c75 65203d21        if (null != e
   188e4:	78616d2e 756c6156 203f2065 203d2074     .maxValue ? t = 
   188f4:	616d2e65 6c615678 3a206575 2a207420     e.maxValue : t *
   18904:	2e65203d 5678616d 65756c61 6c616353     = e.maxValueScal
   18914:	6e202c65 206c6c75 65203d21 6e696d2e     e, null != e.min
   18924:	756c6156 203f2065 203d2069 696d2e65     Value ? i = e.mi
   18934:	6c61566e 3a206575 2d206920 614d203d     nValue : i -= Ma
   18944:	612e6874 69287362 65202a20 6e696d2e     th.abs(i * e.min
   18954:	756c6156 61635365 2d20656c 2c296920     ValueScale - i),
   18964:	69687420 706f2e73 6e6f6974 52792e73      this.options.yR
   18974:	65676e61 636e7546 6e6f6974 0d7b2029     angeFunction) {.
   18984:	2020200a 20202020 20202020 20202020     .               
   18994:	20202020 20202020 20202020 72617620                  var
   189a4:	3d206e20 69687420 706f2e73 6e6f6974      n = this.option
   189b4:	52792e73 65676e61 636e7546 6e6f6974     s.yRangeFunction
   189c4:	0a0d7b28 20202020 20202020 20202020     ({..            
   189d4:	20202020 20202020 20202020 20202020                     
   189e4:	20202020 3a6e696d 0d2c6920 2020200a         min: i,..   
   189f4:	20202020 20202020 20202020 20202020                     
   18a04:	20202020 20202020 20202020 78616d20                  max
   18a14:	0d74203a 2020200a 20202020 20202020     : t..           
   18a24:	20202020 20202020 20202020 20202020                     
   18a34:	3b297d20 20200a0d 20202020 20202020      });..          
   18a44:	20202020 20202020 20202020 20202020                     
   18a54:	20692020 2e6e203d 2c6e696d 3d207420       i = n.min, t =
   18a64:	6d2e6e20 0a0d7861 20202020 20202020      n.max..        
   18a74:	20202020 20202020 20202020 20202020                     
   18a84:	200a0d7d 20202020 20202020 20202020     }..             
   18a94:	20202020 20202020 69202020 21282066                if (!
   18aa4:	614e7369 2974284e 20262620 4e736921     isNaN(t) && !isN
   18ab4:	69284e61 7b202929 20200a0d 20202020     aN(i)) {..      
   18ac4:	20202020 20202020 20202020 20202020                     
   18ad4:	20202020 61762020 20722072 2074203d           var r = t 
   18ae4:	2069202d 6874202d 632e7369 65727275     - i - this.curre
   18af4:	6156746e 5265756c 65676e61 200a0d2c     ntValueRange,.. 
   18b04:	20202020 20202020 20202020 20202020                     
   18b14:	20202020 20202020 20202020 6c202020                    l
   18b24:	69203d20 74202d20 2e736968 72727563      = i - this.curr
   18b34:	56746e65 694d7369 6c61566e 0d3b6575     entVisMinValue;.
   18b44:	2020200a 20202020 20202020 20202020     .               
   18b54:	20202020 20202020 20202020 69687420                  thi
   18b64:	73692e73 6d696e41 6e697461 61635367     s.isAnimatingSca
   18b74:	3d20656c 74614d20 62612e68 29722873     le = Math.abs(r)
   18b84:	2e203e20 7c7c2031 74614d20 62612e68      > .1 || Math.ab
   18b94:	296c2873 2e203e20 74202c31 2e736968     s(l) > .1, this.
   18ba4:	72727563 56746e65 65756c61 676e6152     currentValueRang
   18bb4:	3d2b2065 732e6520 656c6163 6f6f6d53     e += e.scaleSmoo
   18bc4:	6e696874 202a2067 74202c72 2e736968     thing * r, this.
   18bd4:	72727563 56746e65 694d7369 6c61566e     currentVisMinVal
   18be4:	2b206575 2e65203d 6c616373 6f6d5365     ue += e.scaleSmo
   18bf4:	6968746f 2a20676e 0a0d6c20 20202020     othing * l..    
   18c04:	20202020 20202020 20202020 20202020                     
   18c14:	20202020 200a0d7d 20202020 20202020         }..         
   18c24:	20202020 20202020 20202020 74202020                    t
   18c34:	2e736968 756c6176 6e615265 3d206567     his.valueRange =
   18c44:	0a0d7b20 20202020 20202020 20202020      {..            
   18c54:	20202020 20202020 20202020 20202020                     
   18c64:	3a6e696d 0d2c6920 2020200a 20202020     min: i,..       
   18c74:	20202020 20202020 20202020 20202020                     
   18c84:	20202020 78616d20 0d74203a 2020200a          max: t..   
   18c94:	20202020 20202020 20202020 20202020                     
   18ca4:	20202020 0a0d7d20 20202020 20202020          }..        
   18cb4:	20202020 20202020 20202020 61202c7d                 }, a
   18cc4:	6f72702e 79746f74 722e6570 65646e65     .prototype.rende
   18cd4:	203d2072 636e7566 6e6f6974 202c6528     r = function(e, 
   18ce4:	7b202974 20200a0d 20202020 20202020     t) {..          
   18cf4:	20202020 20202020 20202020 61762020                   va
   18d04:	20692072 6e28203d 44207765 29657461     r i = (new Date)
   18d14:	7465672e 656d6954 0d3b2928 2020200a     .getTime();..   
   18d24:	20202020 20202020 20202020 20202020                     
   18d34:	20202020 20666920 68742128 692e7369          if (!this.i
   18d44:	696e4173 6974616d 6353676e 29656c61     sAnimatingScale)
   18d54:	0a0d7b20 20202020 20202020 20202020      {..            
   18d64:	20202020 20202020 20202020 20202020                     
   18d74:	20726176 203d2061 6874614d 6e696d2e     var a = Math.min
   18d84:	33653128 36202f20 6874202c 6f2e7369     (1e3 / 6, this.o
   18d94:	6f697470 6d2e736e 696c6c69 72655073     ptions.millisPer
   18da4:	65786950 0d3b296c 2020200a 20202020     Pixel);..       
   18db4:	20202020 20202020 20202020 20202020                     
   18dc4:	20202020 20666920 2d206928 69687420          if (i - thi
   18dd4:	616c2e73 65527473 7265646e 656d6954     s.lastRenderTime
   18de4:	6c6c694d 3c207369 20296120 75746572     Millis < a) retu
   18df4:	0a0d6e72 20202020 20202020 20202020     rn..            
   18e04:	20202020 20202020 20202020 200a0d7d                 }.. 
   18e14:	20202020 20202020 20202020 20202020                     
   18e24:	20202020 74202020 2e736968 69736572            this.resi
   18e34:	2928657a 6874202c 6c2e7369 52747361     ze(), this.lastR
   18e44:	65646e65 6d695472 6c694d65 2073696c     enderTimeMillis 
   18e54:	2c69203d 3d206520 7c206520 6874207c     = i, e = e || th
   18e64:	632e7369 61766e61 74202c73 74203d20     is.canvas, t = t
   18e74:	207c7c20 202d2069 69687428 65642e73      || i - (this.de
   18e84:	2079616c 30207c7c 74202c29 203d2d20     lay || 0), t -= 
   18e94:	20252074 73696874 74706f2e 736e6f69     t % this.options
   18ea4:	6c696d2e 5073696c 69507265 3b6c6578     .millisPerPixel;
   18eb4:	20200a0d 20202020 20202020 20202020     ..              
   18ec4:	20202020 20202020 61762020 20732072               var s 
   18ed4:	2e65203d 43746567 65746e6f 22287478     = e.getContext("
   18ee4:	29226432 200a0d2c 20202020 20202020     2d"),..         
   18ef4:	20202020 20202020 20202020 20202020                     
   18f04:	6e202020 74203d20 2e736968 6974706f        n = this.opti
   18f14:	2c736e6f 20200a0d 20202020 20202020     ons,..          
   18f24:	20202020 20202020 20202020 20202020                     
   18f34:	20722020 0d7b203d 2020200a 20202020       r = {..       
   18f44:	20202020 20202020 20202020 20202020                     
   18f54:	20202020 20202020 706f7420 2c30203a              top: 0,
   18f64:	20200a0d 20202020 20202020 20202020     ..              
   18f74:	20202020 20202020 20202020 20202020                     
   18f84:	656c2020 203a7466 0a0d2c30 20202020       left: 0,..    
   18f94:	20202020 20202020 20202020 20202020                     
   18fa4:	20202020 20202020 20202020 74646977                 widt
   18fb4:	65203a68 696c632e 57746e65 68746469     h: e.clientWidth
   18fc4:	200a0d2c 20202020 20202020 20202020     ,..             
   18fd4:	20202020 20202020 20202020 20202020                     
   18fe4:	68202020 68676965 65203a74 696c632e        height: e.cli
   18ff4:	48746e65 68676965 200a0d74 20202020     entHeight..     
   19004:	20202020 20202020 20202020 20202020                     
   19014:	20202020 7d202020 200a0d2c 20202020            },..     
   19024:	20202020 20202020 20202020 20202020                     
   19034:	20202020 6c202020 74203d20 72202d20            l = t - r
   19044:	6469772e 2a206874 6d2e6e20 696c6c69     .width * n.milli
   19054:	72655073 65786950 0a0d2c6c 20202020     sPerPixel,..    
   19064:	20202020 20202020 20202020 20202020                     
   19074:	20202020 20202020 203d206f 636e7566             o = func
   19084:	6e6f6974 20296528 200a0d7b 20202020     tion(e) {..     
   19094:	20202020 20202020 20202020 20202020                     
   190a4:	20202020 20202020 76202020 74207261                var t
   190b4:	65203d20 74202d20 2e736968 72727563      = e - this.curr
   190c4:	56746e65 694d7369 6c61566e 0d3b6575     entVisMinValue;.
   190d4:	2020200a 20202020 20202020 20202020     .               
   190e4:	20202020 20202020 20202020 20202020                     
   190f4:	74657220 206e7275 3d3d2030 6874203d      return 0 === th
   19104:	632e7369 65727275 6156746e 5265756c     is.currentValueR
   19114:	65676e61 72203f20 6965682e 20746867     ange ? r.height 
   19124:	2e72203a 67696568 2d207468 74614d20     : r.height - Mat
   19134:	6f722e68 28646e75 202f2074 73696874     h.round(t / this
   19144:	7275632e 746e6572 756c6156 6e615265     .currentValueRan
   19154:	2a206567 682e7220 68676965 0a0d2974     ge * r.height)..
   19164:	20202020 20202020 20202020 20202020                     
   19174:	20202020 20202020 20202020 69622e7d                 }.bi
   19184:	7428646e 29736968 200a0d2c 20202020     nd(this),..     
   19194:	20202020 20202020 20202020 20202020                     
   191a4:	20202020 68202020 66203d20 74636e75            h = funct
   191b4:	286e6f69 7b202965 20200a0d 20202020     ion(e) {..      
   191c4:	20202020 20202020 20202020 20202020                     
   191d4:	20202020 20202020 65722020 6e727574               return
   191e4:	732e6e20 6c6f7263 6361426c 7261776b      n.scrollBackwar
   191f4:	3f207364 74614d20 6f722e68 28646e75     ds ? Math.round(
   19204:	2d207428 20296520 2e6e202f 6c6c696d     (t - e) / n.mill
   19214:	65507369 78695072 20296c65 614d203a     isPerPixel) : Ma
   19224:	722e6874 646e756f 772e7228 68746469     th.round(r.width
   19234:	28202d20 202d2074 2f202965 6d2e6e20      - (t - e) / n.m
   19244:	696c6c69 72655073 65786950 0a0d296c     illisPerPixel)..
   19254:	20202020 20202020 20202020 20202020                     
   19264:	20202020 20202020 20202020 0a0d3b7d                 };..
   19274:	20202020 20202020 20202020 20202020                     
   19284:	20202020 20202020 28206669 73696874             if (this
   19294:	6470752e 56657461 65756c61 676e6152     .updateValueRang
   192a4:	2c292865 662e7320 20746e6f 2e6e203d     e(), s.font = n.
   192b4:	6562616c 662e736c 53746e6f 20657a69     labels.fontSize 
   192c4:	7022202b 20222078 2e6e202b 6562616c     + "px " + n.labe
   192d4:	662e736c 46746e6f 6c696d61 73202c79     ls.fontFamily, s
   192e4:	7661732e 2c292865 742e7320 736e6172     .save(), s.trans
   192f4:	6574616c 6c2e7228 2c746665 742e7220     late(r.left, r.t
   19304:	2c29706f 622e7320 6e696765 68746150     op), s.beginPath
   19314:	202c2928 65722e73 30287463 2c30202c     (), s.rect(0, 0,
   19324:	772e7220 68746469 2e72202c 67696568      r.width, r.heig
   19334:	2c297468 632e7320 2870696c 73202c29     ht), s.clip(), s
   19344:	7661732e 2c292865 662e7320 536c6c69     .save(), s.fillS
   19354:	656c7974 6e203d20 6972672e 69662e64     tyle = n.grid.fi
   19364:	74536c6c 2c656c79 632e7320 7261656c     llStyle, s.clear
   19374:	74636552 202c3028 72202c30 6469772e     Rect(0, 0, r.wid
   19384:	202c6874 65682e72 74686769 73202c29     th, r.height), s
   19394:	6c69662e 6365526c 2c302874 202c3020     .fillRect(0, 0, 
   193a4:	69772e72 2c687464 682e7220 68676965     r.width, r.heigh
   193b4:	202c2974 65722e73 726f7473 2c292865     t), s.restore(),
   193c4:	732e7320 28657661 73202c29 6e696c2e      s.save(), s.lin
   193d4:	64695765 3d206874 672e6e20 2e646972     eWidth = n.grid.
   193e4:	656e696c 74646957 73202c68 7274732e     lineWidth, s.str
   193f4:	53656b6f 656c7974 6e203d20 6972672e     okeStyle = n.gri
   19404:	74732e64 656b6f72 6c797453 6e202c65     d.strokeStyle, n
   19414:	6972672e 696d2e64 73696c6c 4c726550     .grid.millisPerL
   19424:	20656e69 2930203e 0a0d7b20 20202020     ine > 0) {..    
   19434:	20202020 20202020 20202020 20202020                     
   19444:	20202020 20202020 65622e73 506e6967             s.beginP
   19454:	28687461 0a0d3b29 20202020 20202020     ath();..        
   19464:	20202020 20202020 20202020 20202020                     
   19474:	20202020 20726f66 72617628 3d206420         for (var d =
   19484:	2d207420 25207420 672e6e20 2e646972      t - t % n.grid.
   19494:	6c6c696d 65507369 6e694c72 64203b65     millisPerLine; d
   194a4:	203d3e20 64203b6c 203d2d20 72672e6e      >= l; d -= n.gr
   194b4:	6d2e6469 696c6c69 72655073 656e694c     id.millisPerLine
   194c4:	0d7b2029 2020200a 20202020 20202020     ) {..           
   194d4:	20202020 20202020 20202020 20202020                     
   194e4:	20202020 72617620 3d207520 64286820          var u = h(d
   194f4:	0a0d3b29 20202020 20202020 20202020     );..            
   19504:	20202020 20202020 20202020 20202020                     
   19514:	20202020 72672e6e 732e6469 70726168         n.grid.sharp
   19524:	656e694c 26262073 20752820 2e203d2d     Lines && (u -= .
   19534:	202c2935 6f6d2e73 6f546576 202c7528     5), s.moveTo(u, 
   19544:	202c2930 696c2e73 6f54656e 202c7528     0), s.lineTo(u, 
   19554:	65682e72 74686769 200a0d29 20202020     r.height)..     
   19564:	20202020 20202020 20202020 20202020                     
   19574:	20202020 7d202020 20200a0d 20202020            }..      
   19584:	20202020 20202020 20202020 20202020                     
   19594:	20202020 2e732020 6f727473 2928656b           s.stroke()
   195a4:	2e73202c 736f6c63 74615065 0d292868     , s.closePath().
   195b4:	2020200a 20202020 20202020 20202020     .               
   195c4:	20202020 20202020 0a0d7d20 20202020              }..    
   195d4:	20202020 20202020 20202020 20202020                     
   195e4:	20202020 20726f66 72617628 3d206d20         for (var m =
   195f4:	203b3120 203c206d 72672e6e 762e6469      1; m < n.grid.v
   19604:	69747265 536c6163 69746365 3b736e6f     erticalSections;
   19614:	2b206d20 2931203d 0a0d7b20 20202020      m += 1) {..    
   19624:	20202020 20202020 20202020 20202020                     
   19634:	20202020 20202020 20726176 203d2063             var c = 
   19644:	6874614d 756f722e 6d28646e 72202a20     Math.round(m * r
   19654:	6965682e 20746867 2e6e202f 64697267     .height / n.grid
   19664:	7265762e 61636974 6365536c 6e6f6974     .verticalSection
   19674:	0d3b2973 2020200a 20202020 20202020     s);..           
   19684:	20202020 20202020 20202020 20202020                     
   19694:	672e6e20 2e646972 72616873 6e694c70      n.grid.sharpLin
   196a4:	26207365 63282026 203d2d20 2c29352e     es && (c -= .5),
   196b4:	622e7320 6e696765 68746150 202c2928      s.beginPath(), 
   196c4:	6f6d2e73 6f546576 202c3028 202c2963     s.moveTo(0, c), 
   196d4:	696c2e73 6f54656e 772e7228 68746469     s.lineTo(r.width
   196e4:	2963202c 2e73202c 6f727473 2928656b     , c), s.stroke()
   196f4:	2e73202c 736f6c63 74615065 0d292868     , s.closePath().
   19704:	2020200a 20202020 20202020 20202020     .               
   19714:	20202020 20202020 0a0d7d20 20202020              }..    
   19724:	20202020 20202020 20202020 20202020                     
   19734:	20202020 28206669 72672e6e 622e6469         if (n.grid.b
   19744:	6564726f 73695672 656c6269 20262620     orderVisible && 
   19754:	622e7328 6e696765 68746150 202c2928     (s.beginPath(), 
   19764:	74732e73 656b6f72 74636552 202c3028     s.strokeRect(0, 
   19774:	72202c30 6469772e 202c6874 65682e72     0, r.width, r.he
   19784:	74686769 73202c29 6f6c632e 61506573     ight), s.closePa
   19794:	29286874 73202c29 7365722e 65726f74     th()), s.restore
   197a4:	202c2928 6f682e6e 6f7a6972 6c61746e     (), n.horizontal
   197b4:	656e694c 26262073 682e6e20 7a69726f     Lines && n.horiz
   197c4:	61746e6f 6e694c6c 6c2e7365 74676e65     ontalLines.lengt
   197d4:	0a0d2968 20202020 20202020 20202020     h)..            
   197e4:	20202020 20202020 20202020 20202020                     
   197f4:	20726f66 72617628 3d206620 203b3020     for (var f = 0; 
   19804:	203c2066 6f682e6e 6f7a6972 6c61746e     f < n.horizontal
   19814:	656e694c 656c2e73 6874676e 2066203b     Lines.length; f 
   19824:	31203d2b 0d7b2029 2020200a 20202020     += 1) {..       
   19834:	20202020 20202020 20202020 20202020                     
   19844:	20202020 20202020 72617620 3d206720              var g =
   19854:	682e6e20 7a69726f 61746e6f 6e694c6c      n.horizontalLin
   19864:	665b7365 0a0d2c5d 20202020 20202020     es[f],..        
   19874:	20202020 20202020 20202020 20202020                     
   19884:	20202020 20202020 20202020 203d2070                 p = 
   19894:	6874614d 756f722e 6f28646e 762e6728     Math.round(o(g.v
   198a4:	65756c61 2d202929 3b352e20 20200a0d     alue)) - .5;..  
   198b4:	20202020 20202020 20202020 20202020                     
   198c4:	20202020 20202020 20202020 2e732020                   s.
   198d4:	6f727473 7453656b 20656c79 2e67203d     strokeStyle = g.
   198e4:	6f6c6f63 7c7c2072 66232220 66666666     color || "#fffff
   198f4:	202c2266 696c2e73 6957656e 20687464     f", s.lineWidth 
   19904:	2e67203d 656e696c 74646957 7c7c2068     = g.lineWidth ||
   19914:	202c3120 65622e73 506e6967 28687461      1, s.beginPath(
   19924:	73202c29 766f6d2e 286f5465 70202c30     ), s.moveTo(0, p
   19934:	73202c29 6e696c2e 286f5465 69772e72     ), s.lineTo(r.wi
   19944:	2c687464 2c297020 732e7320 6b6f7274     dth, p), s.strok
   19954:	2c292865 632e7320 65736f6c 68746150     e(), s.closePath
   19964:	0a0d2928 20202020 20202020 20202020     ()..            
   19974:	20202020 20202020 20202020 20202020                     
   19984:	200a0d7d 20202020 20202020 20202020     }..             
   19994:	20202020 20202020 66202020 2820726f                for (
   199a4:	20726176 203d2053 53203b30 74203c20     var S = 0; S < t
   199b4:	2e736968 69726573 65537365 656c2e74     his.seriesSet.le
   199c4:	6874676e 2053203b 31203d2b 0d7b2029     ngth; S += 1) {.
   199d4:	2020200a 20202020 20202020 20202020     .               
   199e4:	20202020 20202020 20202020 732e7320                  s.s
   199f4:	28657661 0a0d3b29 20202020 20202020     ave();..        
   19a04:	20202020 20202020 20202020 20202020                     
   19a14:	20202020 20726176 203d2076 73696874         var v = this
   19a24:	7265732e 53736569 535b7465 69742e5d     .seriesSet[S].ti
   19a34:	6553656d 73656972 200a0d2c 20202020     meSeries,..     
   19a44:	20202020 20202020 20202020 20202020                     
   19a54:	20202020 20202020 77202020 76203d20                w = v
   19a64:	7461642e 0a0d2c61 20202020 20202020     .data,..        
   19a74:	20202020 20202020 20202020 20202020                     
   19a84:	20202020 20202020 203d2078 73696874             x = this
   19a94:	7265732e 53736569 535b7465 706f2e5d     .seriesSet[S].op
   19aa4:	6e6f6974 0a0d3b73 20202020 20202020     tions;..        
   19ab4:	20202020 20202020 20202020 20202020                     
   19ac4:	20202020 72642e76 6c4f706f 74614464         v.dropOldDat
   19ad4:	2c6c2861 6d2e6e20 61447861 65536174     a(l, n.maxDataSe
   19ae4:	6e654c74 29687467 2e73202c 656e696c     tLength), s.line
   19af4:	74646957 203d2068 696c2e78 6957656e     Width = x.lineWi
   19b04:	2c687464 732e7320 6b6f7274 79745365     dth, s.strokeSty
   19b14:	3d20656c 732e7820 6b6f7274 79745365     le = x.strokeSty
   19b24:	202c656c 65622e73 506e6967 28687461     le, s.beginPath(
   19b34:	0a0d3b29 20202020 20202020 20202020     );..            
   19b44:	20202020 20202020 20202020 20202020                     
   19b54:	20726f66 72617628 3d207920 202c3020     for (var y = 0, 
   19b64:	203d2062 56202c30 30203d20 2054202c     b = 0, V = 0, T 
   19b74:	3b30203d 3c205420 6c2e7720 74676e65     = 0; T < w.lengt
   19b84:	26262068 21203120 77203d3d 6e656c2e     h && 1 !== w.len
   19b94:	3b687467 2b205420 2931203d 0a0d7b20     gth; T += 1) {..
   19ba4:	20202020 20202020 20202020 20202020                     
   19bb4:	20202020 20202020 20202020 20202020                     
   19bc4:	20726176 203d204e 5b772868 305b5d54     var N = h(w[T][0
   19bd4:	0d2c295d 2020200a 20202020 20202020     ]),..           
   19be4:	20202020 20202020 20202020 20202020                     
   19bf4:	20202020 20202020 3d205020 77286f20              P = o(w
   19c04:	5b5d545b 3b295d31 20200a0d 20202020     [T][1]);..      
   19c14:	20202020 20202020 20202020 20202020                     
   19c24:	20202020 20202020 66692020 20302820               if (0 
   19c34:	203d3d3d 79202954 4e203d20 2e73202c     === T) y = N, s.
   19c44:	65766f6d 4e286f54 2950202c 200a0d3b     moveTo(N, P);.. 
   19c54:	20202020 20202020 20202020 20202020                     
   19c64:	20202020 20202020 20202020 65202020                    e
   19c74:	2065736c 74697773 28206863 6e692e6e     lse switch (n.in
   19c84:	70726574 74616c6f 296e6f69 0a0d7b20     terpolation) {..
   19c94:	20202020 20202020 20202020 20202020                     
   19ca4:	20202020 20202020 20202020 20202020                     
   19cb4:	20202020 65736163 696c2220 7261656e         case "linear
   19cc4:	0a0d3a22 20202020 20202020 20202020     ":..            
   19cd4:	20202020 20202020 20202020 20202020                     
   19ce4:	20202020 20202020 65736163 696c2220             case "li
   19cf4:	3a22656e 20200a0d 20202020 20202020     ne":..          
   19d04:	20202020 20202020 20202020 20202020                     
   19d14:	20202020 20202020 20202020 2e732020                   s.
   19d24:	656e696c 4e286f54 2950202c 200a0d3b     lineTo(N, P);.. 
   19d34:	20202020 20202020 20202020 20202020                     
   19d44:	20202020 20202020 20202020 20202020                     
   19d54:	20202020 62202020 6b616572 200a0d3b            break;.. 
   19d64:	20202020 20202020 20202020 20202020                     
   19d74:	20202020 20202020 20202020 20202020                     
   19d84:	63202020 20657361 7a656222 22726569        case "bezier"
   19d94:	200a0d3a 20202020 20202020 20202020     :..             
   19da4:	20202020 20202020 20202020 20202020                     
   19db4:	20202020 64202020 75616665 0d3a746c            default:.
   19dc4:	2020200a 20202020 20202020 20202020     .               
   19dd4:	20202020 20202020 20202020 20202020                     
   19de4:	20202020 20202020 622e7320 65697a65              s.bezie
   19df4:	72754372 6f546576 74614d28 6f722e68     rCurveTo(Math.ro
   19e04:	28646e75 2b206228 20294e20 2932202f     und((b + N) / 2)
   19e14:	2c56202c 74614d20 6f722e68 28646e75     , V, Math.round(
   19e24:	202b2062 2f20294e 202c3220 4e202c50     b + N) / 2, P, N
   19e34:	2950202c 200a0d3b 20202020 20202020     , P);..         
   19e44:	20202020 20202020 20202020 20202020                     
   19e54:	20202020 20202020 20202020 62202020                    b
   19e64:	6b616572 200a0d3b 20202020 20202020     reak;..         
   19e74:	20202020 20202020 20202020 20202020                     
   19e84:	20202020 20202020 63202020 20657361                case 
   19e94:	65747322 0d3a2270 2020200a 20202020     "step":..       
   19ea4:	20202020 20202020 20202020 20202020                     
   19eb4:	20202020 20202020 20202020 20202020                     
   19ec4:	6c2e7320 54656e69 2c4e286f 2c295620      s.lineTo(N, V),
   19ed4:	6c2e7320 54656e69 2c4e286f 0d295020      s.lineTo(N, P).
   19ee4:	2020200a 20202020 20202020 20202020     .               
   19ef4:	20202020 20202020 20202020 20202020                     
   19f04:	0a0d7d20 20202020 20202020 20202020      }..            
   19f14:	20202020 20202020 20202020 20202020                     
   19f24:	20202020 203d2062 56202c4e 50203d20         b = N, V = P
   19f34:	20200a0d 20202020 20202020 20202020     ..              
   19f44:	20202020 20202020 20202020 0d7d2020                   }.
   19f54:	2020200a 20202020 20202020 20202020     .               
   19f64:	20202020 20202020 20202020 6c2e7720                  w.l
   19f74:	74676e65 203e2068 26262031 2e782820     ength > 1 && (x.
   19f84:	6c6c6966 6c797453 26262065 2e732820     fillStyle && (s.
   19f94:	656e696c 72286f54 6469772e 2b206874     lineTo(r.width +
   19fa4:	6c2e7820 57656e69 68746469 31202b20      x.lineWidth + 1
   19fb4:	2956202c 2e73202c 656e696c 72286f54     , V), s.lineTo(r
   19fc4:	6469772e 2b206874 6c2e7820 57656e69     .width + x.lineW
   19fd4:	68746469 31202b20 2e72202c 67696568     idth + 1, r.heig
   19fe4:	2b207468 6c2e7820 57656e69 68746469     ht + x.lineWidth
   19ff4:	31202b20 73202c29 6e696c2e 286f5465      + 1), s.lineTo(
   1a004:	72202c79 6965682e 20746867 2e78202b     y, r.height + x.
   1a014:	656e696c 74646957 202c2968 69662e73     lineWidth), s.fi
   1a024:	74536c6c 20656c79 2e78203d 6c6c6966     llStyle = x.fill
   1a034:	6c797453 73202c65 6c69662e 2929286c     Style, s.fill())
   1a044:	2e78202c 6f727473 7453656b 20656c79     , x.strokeStyle 
   1a054:	22202626 656e6f6e 3d212022 2e78203d     && "none" !== x.
   1a064:	6f727473 7453656b 20656c79 73202626     strokeStyle && s
   1a074:	7274732e 28656b6f 73202c29 6f6c632e     .stroke(), s.clo
   1a084:	61506573 29286874 73202c29 7365722e     sePath()), s.res
   1a094:	65726f74 0a0d2928 20202020 20202020     tore()..        
   1a0a4:	20202020 20202020 20202020 20202020                     
   1a0b4:	200a0d7d 20202020 20202020 20202020     }..             
   1a0c4:	20202020 20202020 69202020 21282066                if (!
   1a0d4:	616c2e6e 736c6562 7369642e 656c6261     n.labels.disable
   1a0e4:	26262064 73692120 284e614e 73696874     d && !isNaN(this
   1a0f4:	6c61762e 61526575 2e65676e 296e696d     .valueRange.min)
   1a104:	20262620 4e736921 74284e61 2e736968      && !isNaN(this.
   1a114:	756c6176 6e615265 6d2e6567 29297861     valueRange.max))
   1a124:	0a0d7b20 20202020 20202020 20202020      {..            
   1a134:	20202020 20202020 20202020 20202020                     
   1a144:	20726176 203d204d 4d792e6e 6f467861     var M = n.yMaxFo
   1a154:	74616d72 28726574 73696874 6c61762e     rmatter(this.val
   1a164:	61526575 2e65676e 2c78616d 6c2e6e20     ueRange.max, n.l
   1a174:	6c656261 72702e73 73696365 296e6f69     abels.precision)
   1a184:	200a0d2c 20202020 20202020 20202020     ,..             
   1a194:	20202020 20202020 20202020 20202020                     
   1a1a4:	6b202020 6e203d20 694d792e 726f466e        k = n.yMinFor
   1a1b4:	7474616d 74287265 2e736968 756c6176     matter(this.valu
   1a1c4:	6e615265 6d2e6567 202c6e69 616c2e6e     eRange.min, n.la
   1a1d4:	736c6562 6572702e 69736963 2c296e6f     bels.precision),
   1a1e4:	20200a0d 20202020 20202020 20202020     ..              
   1a1f4:	20202020 20202020 20202020 20202020                     
   1a204:	20462020 2e6e203d 6f726373 61426c6c       F = n.scrollBa
   1a214:	61776b63 20736472 2030203f 2e72203a     ckwards ? 0 : r.
   1a224:	74646977 202d2068 656d2e73 72757361     width - s.measur
   1a234:	78655465 294d2874 6469772e 2d206874     eText(M).width -
   1a244:	0d2c3220 2020200a 20202020 20202020      2,..           
   1a254:	20202020 20202020 20202020 20202020                     
   1a264:	20202020 3d205220 732e6e20 6c6f7263          R = n.scrol
   1a274:	6361426c 7261776b 3f207364 3a203020     lBackwards ? 0 :
   1a284:	772e7220 68746469 73202d20 61656d2e      r.width - s.mea
   1a294:	65727573 74786554 2e296b28 74646977     sureText(k).widt
   1a2a4:	202d2068 0a0d3b32 20202020 20202020     h - 2;..        
   1a2b4:	20202020 20202020 20202020 20202020                     
   1a2c4:	20202020 69662e73 74536c6c 20656c79         s.fillStyle 
   1a2d4:	2e6e203d 6562616c 662e736c 536c6c69     = n.labels.fillS
   1a2e4:	656c7974 2e73202c 6c6c6966 74786554     tyle, s.fillText
   1a2f4:	202c4d28 6e202c46 62616c2e 2e736c65     (M, F, n.labels.
   1a304:	746e6f66 657a6953 73202c29 6c69662e     fontSize), s.fil
   1a314:	7865546c 2c6b2874 202c5220 65682e72     lText(k, R, r.he
   1a324:	74686769 32202d20 200a0d29 20202020     ight - 2)..     
   1a334:	20202020 20202020 20202020 20202020                     
   1a344:	7d202020 20200a0d 20202020 20202020        }..          
   1a354:	20202020 20202020 20202020 66692020                   if
   1a364:	2e6e2820 656d6974 6d617473 726f4670      (n.timestampFor
   1a374:	7474616d 26207265 2e6e2026 64697267     matter && n.grid
   1a384:	6c696d2e 5073696c 694c7265 3e20656e     .millisPerLine >
   1a394:	20293020 200a0d7b 20202020 20202020      0) {..         
   1a3a4:	20202020 20202020 20202020 20202020                     
   1a3b4:	76202020 41207261 6e203d20 7263732e        var A = n.scr
   1a3c4:	426c6c6f 776b6361 73647261 73203f20     ollBackwards ? s
   1a3d4:	61656d2e 65727573 74786554 2e296b28     .measureText(k).
   1a3e4:	74646977 203a2068 69772e72 20687464     width : r.width 
   1a3f4:	2e73202d 7361656d 54657275 28747865     - s.measureText(
   1a404:	772e296b 68746469 34202b20 200a0d3b     k).width + 4;.. 
   1a414:	20202020 20202020 20202020 20202020                     
   1a424:	20202020 20202020 66202020 2820726f                for (
   1a434:	203d2064 202d2074 20252074 72672e6e     d = t - t % n.gr
   1a444:	6d2e6469 696c6c69 72655073 656e694c     id.millisPerLine
   1a454:	2064203b 6c203d3e 2064203b 6e203d2d     ; d >= l; d -= n
   1a464:	6972672e 696d2e64 73696c6c 4c726550     .grid.millisPerL
   1a474:	29656e69 0a0d7b20 20202020 20202020     ine) {..        
   1a484:	20202020 20202020 20202020 20202020                     
   1a494:	20202020 20202020 203d2075 29642868             u = h(d)
   1a4a4:	200a0d3b 20202020 20202020 20202020     ;..             
   1a4b4:	20202020 20202020 20202020 20202020                     
   1a4c4:	69202020 21282066 63732e6e 6c6c6f72        if (!n.scroll
   1a4d4:	6b636142 64726177 26262073 3c207520     Backwards && u <
   1a4e4:	7c204120 2e6e207c 6f726373 61426c6c      A || n.scrollBa
   1a4f4:	61776b63 20736472 75202626 41203e20     ckwards && u > A
   1a504:	0d7b2029 2020200a 20202020 20202020     ) {..           
   1a514:	20202020 20202020 20202020 20202020                     
   1a524:	20202020 20202020 72617620 3d204220              var B =
   1a534:	77656e20 74614420 29642865 200a0d2c      new Date(d),.. 
   1a544:	20202020 20202020 20202020 20202020                     
   1a554:	20202020 20202020 20202020 20202020                     
   1a564:	20202020 4c202020 6e203d20 6d69742e            L = n.tim
   1a574:	61747365 6f46706d 74616d72 28726574     estampFormatter(
   1a584:	0d2c2942 2020200a 20202020 20202020     B),..           
   1a594:	20202020 20202020 20202020 20202020                     
   1a5a4:	20202020 20202020 20202020 3d205720                  W =
   1a5b4:	6d2e7320 75736165 65546572 4c287478      s.measureText(L
   1a5c4:	69772e29 3b687464 20200a0d 20202020     ).width;..      
   1a5d4:	20202020 20202020 20202020 20202020                     
   1a5e4:	20202020 20202020 20202020 20412020                   A 
   1a5f4:	2e6e203d 6f726373 61426c6c 61776b63     = n.scrollBackwa
   1a604:	20736472 2075203f 2057202b 2032202b     rds ? u + W + 2 
   1a614:	2075203a 2057202d 2c32202d 662e7320     : u - W - 2, s.f
   1a624:	536c6c69 656c7974 6e203d20 62616c2e     illStyle = n.lab
   1a634:	2e736c65 6c6c6966 6c797453 6e202c65     els.fillStyle, n
   1a644:	7263732e 426c6c6f 776b6361 73647261     .scrollBackwards
   1a654:	73203f20 6c69662e 7865546c 2c4c2874      ? s.fillText(L,
   1a664:	202c7520 65682e72 74686769 32202d20      u, r.height - 2
   1a674:	203a2029 69662e73 65546c6c 4c287478     ) : s.fillText(L
   1a684:	2075202c 2c57202d 682e7220 68676965     , u - W, r.heigh
   1a694:	202d2074 0a0d2932 20202020 20202020     t - 2)..        
   1a6a4:	20202020 20202020 20202020 20202020                     
   1a6b4:	20202020 20202020 200a0d7d 20202020             }..     
   1a6c4:	20202020 20202020 20202020 20202020                     
   1a6d4:	20202020 7d202020 20200a0d 20202020            }..      
   1a6e4:	20202020 20202020 20202020 20202020                     
   1a6f4:	0d7d2020 2020200a 20202020 20202020       }..           
   1a704:	20202020 20202020 20202020 722e7320                  s.r
   1a714:	6f747365 29286572 20200a0d 20202020     estore()..      
   1a724:	20202020 20202020 20202020 2c7d2020                   },
   1a734:	742e6120 46656d69 616d726f 72657474      a.timeFormatter
   1a744:	66203d20 74636e75 286e6f69 7b202965      = function(e) {
   1a754:	20200a0d 20202020 20202020 20202020     ..              
   1a764:	20202020 20202020 75662020 6974636e               functi
   1a774:	74206e6f 20296528 200a0d7b 20202020     on t(e) {..     
   1a784:	20202020 20202020 20202020 20202020                     
   1a794:	20202020 72202020 72757465 6528206e            return (e
   1a7a4:	31203c20 203f2030 20223022 2222203a      < 10 ? "0" : ""
   1a7b4:	202b2029 200a0d65 20202020 20202020     ) + e..         
   1a7c4:	20202020 20202020 20202020 7d202020                    }
   1a7d4:	20200a0d 20202020 20202020 20202020     ..              
   1a7e4:	20202020 20202020 65722020 6e727574               return
   1a7f4:	65287420 7465672e 72756f48 29292873      t(e.getHours())
   1a804:	22202b20 2b20223a 65287420 7465672e      + ":" + t(e.get
   1a814:	756e694d 28736574 2b202929 223a2220     Minutes()) + ":"
   1a824:	74202b20 672e6528 65537465 646e6f63      + t(e.getSecond
   1a834:	29292873 20200a0d 20202020 20202020     s())..          
   1a844:	20202020 20202020 2c7d2020 542e6520               }, e.T
   1a854:	53656d69 65697265 203d2073 65202c69     imeSeries = i, e
   1a864:	6f6d532e 6968746f 61684365 3d207472     .SmoothieChart =
   1a874:	0a0d6120 20202020 20202020 20202020      a..            
   1a884:	20202020 7522287d 6665646e 64656e69         }("undefined
   1a894:	3d3d2022 70797420 20666f65 6f707865     " == typeof expo
   1a8a4:	20737472 6874203f 3a207369 70786520     rts ? this : exp
   1a8b4:	7374726f 0a0d3b29 20200a0d 20202020     orts);....      
   1a8c4:	20202020 20202020 61762020 6d732072               var sm
   1a8d4:	68746f6f 3d206569 77656e20 6f6d5320     oothie = new Smo
   1a8e4:	6968746f 61684365 29287472 200a0d3b     othieChart();.. 
   1a8f4:	20202020 20202020 20202020 73202020                    s
   1a904:	746f6f6d 2e656968 65727473 6f546d61     moothie.streamTo
   1a914:	636f6428 6e656d75 65672e74 656c4574     (document.getEle
   1a924:	746e656d 64497942 68632228 43747261     mentById("chartC
   1a934:	61766e61 29292273 200a0d3b 20202020     anvas"));..     
   1a944:	20202020 20202020 76202020 6c207261                var l
   1a954:	31656e69 6e203d20 54207765 53656d69     ine1 = new TimeS
   1a964:	65697265 3b292873 20200a0d 20202020     eries();..      
   1a974:	20202020 20202020 65732020 746e4974               setInt
   1a984:	61767265 7566286c 6974636e 29286e6f     erval(function()
   1a994:	0a0d7b20 20202020 20202020 20202020      {..            
   1a9a4:	20202020 20202020 656e696c 70612e31             line1.ap
   1a9b4:	646e6570 77656e28 74614420 2e292865     pend(new Date().
   1a9c4:	54746567 28656d69 4d202c29 2e687461     getTime(), Math.
   1a9d4:	646e6172 29286d6f 0a0d3b29 20202020     random());..    
   1a9e4:	20202020 20202020 20202020 31202c7d                 }, 1
   1a9f4:	29303030 200a0d3b 20202020 20202020     000);..         
   1aa04:	20202020 73202020 746f6f6d 2e656968            smoothie.
   1aa14:	54646461 53656d69 65697265 696c2873     addTimeSeries(li
   1aa24:	2931656e 200a0d3b 20202020 20202020     ne1);..         
   1aa34:	3c202020 7263732f 3e747069 0a0d0a0d        </script>....
   1aa44:	6f622f3c 0d3e7964 3c0a0d0a 6d74682f     </body>....</htm
   1aa54:	00003e6c                                l>..

0001aa58 <data_io_shtml>:
   1aa58:	2e6f692f 6d746873 213c006c 54434f44     /io.shtml.<!DOCT
   1aa68:	20455059 4c4d5448 42555020 2043494c     YPE HTML PUBLIC 
   1aa78:	2f2f2d22 2f433357 4454442f 4d544820     "-//W3C//DTD HTM
   1aa88:	2e34204c 54203130 736e6172 6f697469     L 4.01 Transitio
   1aa98:	2f6c616e 224e452f 74682220 2f3a7074     nal//EN" "http:/
   1aaa8:	7777772f 2e33772e 2f67726f 682f5254     /www.w3.org/TR/h
   1aab8:	346c6d74 6f6f6c2f 642e6573 3e226474     tml4/loose.dtd">
   1aac8:	683c0a0d 3e6c6d74 20200a0d 6165683c     ..<html>..  <hea
   1aad8:	0a0d3e64 20202020 7469743c 463e656c     d>..    <title>F
   1aae8:	52656572 2e534f54 2067726f 20504975     reeRTOS.org uIP 
   1aaf8:	20424557 76726573 64207265 3c6f6d65     WEB server demo<
   1ab08:	7469742f 0d3e656c 3c20200a 6165682f     /title>..  </hea
   1ab18:	0a0d3e64 423c2020 3e59444f 663c0a0d     d>..  <BODY>..<f
   1ab28:	20746e6f 65636166 7261223d 226c6169     ont face="arial"
   1ab38:	3c0a0d3e 72682061 223d6665 65646e69     >..<a href="inde
   1ab48:	68732e78 226c6d74 7361543e 7453206b     x.shtml">Task St
   1ab58:	3c737461 203e612f 7c3e623c 3e622f3c     ats</a> <b>|</b>
   1ab68:	20613c20 66657268 7572223d 6d69746e      <a href="runtim
   1ab78:	68732e65 226c6d74 6e75523e 6d695420     e.shtml">Run Tim
   1ab88:	74532065 3c737461 203e612f 7c3e623c     e Stats</a> <b>|
   1ab98:	3e622f3c 20613c20 66657268 7473223d     </b> <a href="st
   1aba8:	2e737461 6d746873 543e226c 53205043     ats.shtml">TCP S
   1abb8:	73746174 3e612f3c 3e623c20 622f3c7c     tats</a> <b>|</b
   1abc8:	613c203e 65726820 74223d66 732e7063     > <a href="tcp.s
   1abd8:	6c6d7468 6f433e22 63656e6e 6e6f6974     html">Connection
   1abe8:	612f3c73 623c203e 2f3c7c3e 3c203e62     s</a> <b>|</b> <
   1abf8:	72682061 223d6665 70747468 772f2f3a     a href="http://w
   1ac08:	662e7777 72656572 2e736f74 2f67726f     ww.freertos.org/
   1ac18:	72463e22 54526565 4820534f 70656d6f     ">FreeRTOS Homep
   1ac28:	3c656761 203e612f 7c3e623c 3e622f3c     age</a> <b>|</b>
   1ac38:	20613c20 66657268 6f69223d 7468732e      <a href="io.sht
   1ac48:	3e226c6d 2f3c4f49 3c203e61 3c7c3e62     ml">IO</a> <b>|<
   1ac58:	203e622f 6820613c 3d666572 676f6c22     /b> <a href="log
   1ac68:	706a2e6f 333e2267 6a204b37 2f3c6770     o.jpg">37K jpg</
   1ac78:	0a0d3e61 3e72623c 0d3e703c 72683c0a     a>..<br><p>..<hr
   1ac88:	3c0a0d3e 454c3e62 6e612044 434c2064     >..<b>LED and LC
   1ac98:	4f492044 3e622f3c 3e72623c 0a0d0a0d     D IO</b><br>....
   1aca8:	0d3e703c 550a0d0a 74206573 63206568     <p>....Use the c
   1acb8:	6b636568 786f6220 206f7420 6e727574     heck box to turn
   1acc8:	206e6f20 6f20726f 4c206666 34204445      on or off LED 4
   1acd8:	6874202c 63206e65 6b63696c 70552220     , then click "Up
   1ace8:	65746164 224f4920 0d0a0d2e 3c0a0d0a     date IO".......<
   1acf8:	0a0d3e70 726f663c 616e206d 223d656d     p>..<form name="
   1ad08:	726f4661 6120226d 6f697463 2f223d6e     aForm" action="/
   1ad18:	732e6f69 6c6d7468 656d2022 646f6874     io.shtml" method
   1ad28:	6567223d 0d3e2274 2021250a 2d64656c     ="get">..%! led-
   1ad38:	0a0d6f69 0d3e703c 6e693c0a 20747570     io..<p>..<input 
   1ad48:	65707974 7573223d 74696d62 61762022     type="submit" va
   1ad58:	3d65756c 64705522 20657461 3e224f49     lue="Update IO">
   1ad68:	2f3c0a0d 6d726f66 3c0a0d3e 3c3e7262     ..</form>..<br><
   1ad78:	0a0d3e70 6f662f3c 0d3e746e 622f3c0a     p>..</font>..</b
   1ad88:	3e79646f 2f3c0a0d 6c6d7468 0d0a0d3e     ody>..</html>...
   1ad98:	0000000a                                ....

0001ad9c <data_runtime_shtml>:
   1ad9c:	6e75722f 656d6974 7468732e 3c006c6d     /runtime.shtml.<
   1adac:	434f4421 45505954 4d544820 5550204c     !DOCTYPE HTML PU
   1adbc:	43494c42 2f2d2220 4333572f 54442f2f     BLIC "-//W3C//DT
   1adcc:	54482044 34204c4d 2031302e 6e617254     D HTML 4.01 Tran
   1addc:	69746973 6c616e6f 4e452f2f 68222022     sitional//EN" "h
   1adec:	3a707474 77772f2f 33772e77 67726f2e     ttp://www.w3.org
   1adfc:	2f52542f 6c6d7468 6f6c2f34 2e65736f     /TR/html4/loose.
   1ae0c:	22647464 3c0a0d3e 6c6d7468 200a0d3e     dtd">..<html>.. 
   1ae1c:	65683c20 0d3e6461 2020200a 69743c20      <head>..    <ti
   1ae2c:	3e656c74 65657246 534f5452 67726f2e     tle>FreeRTOS.org
   1ae3c:	50497520 42455720 72657320 20726576      uIP WEB server 
   1ae4c:	6f6d6564 69742f3c 3e656c74 20200a0d     demo</title>..  
   1ae5c:	65682f3c 0d3e6461 3c20200a 59444f42     </head>..  <BODY
   1ae6c:	4c6e6f20 3d64616f 6e697722 2e776f64      onLoad="window.
   1ae7c:	54746573 6f656d69 26287475 746f7571     setTimeout(&quot
   1ae8c:	636f6c3b 6f697461 72682e6e 273d6665     ;location.href='
   1ae9c:	746e7572 2e656d69 6d746873 7126276c     runtime.shtml'&q
   1aeac:	3b746f75 3030322c 3e222930 663c0a0d     uot;,2000)">..<f
   1aebc:	20746e6f 65636166 7261223d 226c6169     ont face="arial"
   1aecc:	3c0a0d3e 72682061 223d6665 65646e69     >..<a href="inde
   1aedc:	68732e78 226c6d74 7361543e 7453206b     x.shtml">Task St
   1aeec:	3c737461 203e612f 7c3e623c 3e622f3c     ats</a> <b>|</b>
   1aefc:	20613c20 66657268 7572223d 6d69746e      <a href="runtim
   1af0c:	68732e65 226c6d74 6e75523e 6d695420     e.shtml">Run Tim
   1af1c:	74532065 3c737461 203e612f 7c3e623c     e Stats</a> <b>|
   1af2c:	3e622f3c 20613c20 66657268 7473223d     </b> <a href="st
   1af3c:	2e737461 6d746873 543e226c 53205043     ats.shtml">TCP S
   1af4c:	73746174 3e612f3c 3e623c20 622f3c7c     tats</a> <b>|</b
   1af5c:	613c203e 65726820 74223d66 732e7063     > <a href="tcp.s
   1af6c:	6c6d7468 6f433e22 63656e6e 6e6f6974     html">Connection
   1af7c:	612f3c73 623c203e 2f3c7c3e 3c203e62     s</a> <b>|</b> <
   1af8c:	72682061 223d6665 70747468 772f2f3a     a href="http://w
   1af9c:	662e7777 72656572 2e736f74 2f67726f     ww.freertos.org/
   1afac:	72463e22 54526565 4820534f 70656d6f     ">FreeRTOS Homep
   1afbc:	3c656761 203e612f 7c3e623c 3e622f3c     age</a> <b>|</b>
   1afcc:	20613c20 66657268 6f69223d 7468732e      <a href="io.sht
   1afdc:	3e226c6d 2f3c4f49 3c203e61 3c7c3e62     ml">IO</a> <b>|<
   1afec:	203e622f 6820613c 3d666572 676f6c22     /b> <a href="log
   1affc:	706a2e6f 333e2267 6a204b37 2f3c6770     o.jpg">37K jpg</
   1b00c:	0a0d3e61 3e72623c 0d3e703c 72683c0a     a>..<br><p>..<hr
   1b01c:	3c0a0d3e 3c3e7262 0a0d3e70 3e32683c     >..<br><p>..<h2>
   1b02c:	2d6e7552 656d6974 61747320 74736974     Run-time statist
   1b03c:	3c736369 3e32682f 61500a0d 77206567     ics</h2>..Page w
   1b04c:	206c6c69 72666572 20687365 72657665     ill refresh ever
   1b05c:	20322079 6f636573 2e73646e 0d3e703c     y 2 seconds.<p>.
   1b06c:	6f663c0a 6620746e 3d656361 756f6322     .<font face="cou
   1b07c:	72656972 703c3e22 543e6572 206b7361     rier"><pre>Task 
   1b08c:	20202020 20202020 41202020 54207362                Abs T
   1b09c:	20656d69 20202020 54202520 3c656d69     ime      % Time<
   1b0ac:	2a3e7262 2a2a2a2a 2a2a2a2a 2a2a2a2a     br>*************
   1b0bc:	2a2a2a2a 2a2a2a2a 2a2a2a2a 2a2a2a2a     ****************
   1b0cc:	2a2a2a2a 2a2a2a2a 3c2a2a2a 0d3e7262     ***********<br>.
   1b0dc:	2021250a 2d6e7572 656d6974 2f3c0a0d     .%! run-time..</
   1b0ec:	3e657270 6f662f3c 0d3e746e 662f3c0a     pre></font>..</f
   1b0fc:	3e746e6f 2f3c0a0d 79646f62 3c0a0d3e     ont>..</body>..<
   1b10c:	6d74682f 0a0d3e6c 00000a0d              /html>......

0001b118 <data_smoothie_min_js>:
   1b118:	6f6d732f 6968746f 696d5f65 736a2e6e     /smoothie_min.js
   1b128:	66202100 74636e75 286e6f69 7b202965     .! function(e) {
   1b138:	72617620 3d207420 65207b20 6e657478      var t = { exten
   1b148:	66203a64 74636e75 286e6f69 207b2029     d: function() { 
   1b158:	75677261 746e656d 5d305b73 61203d20     arguments[0] = a
   1b168:	6d756772 73746e65 205d305b 7b207c7c     rguments[0] || {
   1b178:	66203b7d 2820726f 20726176 203d2065     }; for (var e = 
   1b188:	65203b31 61203c20 6d756772 73746e65     1; e < arguments
   1b198:	6e656c2e 3b687467 2b206520 2931203d     .length; e += 1)
   1b1a8:	2020200a 20202020 20202020 20202020     .               
   1b1b8:	726f6620 61762820 20692072 61206e69      for (var i in a
   1b1c8:	6d756772 73746e65 295d655b 67726120     rguments[e]) arg
   1b1d8:	6e656d75 655b7374 61682e5d 6e774f73     uments[e].hasOwn
   1b1e8:	706f7250 79747265 20296928 28202626     Property(i) && (
   1b1f8:	6a626f22 22746365 203d3d20 65707974     "object" == type
   1b208:	6120666f 6d756772 73746e65 5b5d655b     of arguments[e][
   1b218:	3f205d69 67726120 6e656d75 655b7374     i] ? arguments[e
   1b228:	5d695b5d 736e6920 636e6174 20666f65     ][i] instanceof 
   1b238:	61727241 203f2079 75677261 746e656d     Array ? argument
   1b248:	5d305b73 205d695b 7261203d 656d7567     s[0][i] = argume
   1b258:	5b73746e 695b5d65 203a205d 75677261     nts[e][i] : argu
   1b268:	746e656d 5d305b73 205d695b 2e74203d     ments[0][i] = t.
   1b278:	65747865 6128646e 6d756772 73746e65     extend(arguments
   1b288:	5b5d305b 202c5d69 75677261 746e656d     [0][i], argument
   1b298:	5d655b73 295d695b 61203a20 6d756772     s[e][i]) : argum
   1b2a8:	73746e65 5b5d305b 3d205d69 67726120     ents[0][i] = arg
   1b2b8:	6e656d75 655b7374 5d695b5d 72203b29     uments[e][i]); r
   1b2c8:	72757465 7261206e 656d7567 5b73746e     eturn arguments[
   1b2d8:	7d205d30 0a3b7d20 2020200a 6e756620     0] } };..    fun
   1b2e8:	6f697463 2869206e 7b202965 69687420     ction i(e) { thi
   1b2f8:	706f2e73 6e6f6974 203d2073 78652e74     s.options = t.ex
   1b308:	646e6574 2c7d7b28 642e6920 75616665     tend({}, i.defau
   1b318:	704f746c 6e6f6974 65202c73 74202c29     ltOptions, e), t
   1b328:	2e736968 61656c63 20292872 200a0a7d     his.clear() }.. 
   1b338:	66202020 74636e75 206e6f69 29652861        function a(e)
   1b348:	74207b20 2e736968 6974706f 20736e6f      { this.options 
   1b358:	2e74203d 65747865 7b28646e 61202c7d     = t.extend({}, a
   1b368:	6665642e 746c7561 72616843 74704f74     .defaultChartOpt
   1b378:	736e6f69 2965202c 6874202c 732e7369     ions, e), this.s
   1b388:	65697265 74655373 5b203d20 74202c5d     eriesSet = [], t
   1b398:	2e736968 72727563 56746e65 65756c61     his.currentValue
   1b3a8:	676e6152 203d2065 74202c31 2e736968     Range = 1, this.
   1b3b8:	72727563 56746e65 694d7369 6c61566e     currentVisMinVal
   1b3c8:	3d206575 202c3020 73696874 73616c2e     ue = 0, this.las
   1b3d8:	6e655274 54726564 4d656d69 696c6c69     tRenderTimeMilli
   1b3e8:	203d2073 0a7d2030 20202020 65642e69     s = 0 }.    i.de
   1b3f8:	6c756166 74704f74 736e6f69 7b203d20     faultOptions = {
   1b408:	73657220 6f427465 73646e75 65746e49      resetBoundsInte
   1b418:	6c617672 6533203a 72202c33 74657365     rval: 3e3, reset
   1b428:	6e756f42 203a7364 7d203021 2e69202c     Bounds: !0 }, i.
   1b438:	746f7270 7079746f 6c632e65 20726165     prototype.clear 
   1b448:	7566203d 6974636e 29286e6f 74207b20     = function() { t
   1b458:	2e736968 61746164 5b203d20 74202c5d     his.data = [], t
   1b468:	2e736968 5678616d 65756c61 4e203d20     his.maxValue = N
   1b478:	65626d75 614e2e72 74202c4e 2e736968     umber.NaN, this.
   1b488:	566e696d 65756c61 4e203d20 65626d75     minValue = Numbe
   1b498:	614e2e72 2c7d204e 702e6920 6f746f72     r.NaN }, i.proto
   1b4a8:	65707974 7365722e 6f427465 73646e75     type.resetBounds
   1b4b8:	66203d20 74636e75 286e6f69 207b2029      = function() { 
   1b4c8:	28206669 73696874 7461642e 656c2e61     if (this.data.le
   1b4d8:	6874676e 207b2029 73696874 78616d2e     ngth) { this.max
   1b4e8:	756c6156 203d2065 73696874 7461642e     Value = this.dat
   1b4f8:	5d305b61 2c5d315b 69687420 696d2e73     a[0][1], this.mi
   1b508:	6c61566e 3d206575 69687420 61642e73     nValue = this.da
   1b518:	305b6174 5d315b5d 6f66203b 76282072     ta[0][1]; for (v
   1b528:	65207261 31203d20 2065203b 6874203c     ar e = 1; e < th
   1b538:	642e7369 2e617461 676e656c 203b6874     is.data.length; 
   1b548:	3d2b2065 20293120 6176207b 20742072     e += 1) { var t 
   1b558:	6874203d 642e7369 5b617461 315b5d65     = this.data[e][1
   1b568:	200a3b5d 20202020 20202020 20202020     ];.             
   1b578:	74202020 74203e20 2e736968 5678616d        t > this.maxV
   1b588:	65756c61 20262620 69687428 616d2e73     alue && (this.ma
   1b598:	6c615678 3d206575 2c297420 3c207420     xValue = t), t <
   1b5a8:	69687420 696d2e73 6c61566e 26206575      this.minValue &
   1b5b8:	74282026 2e736968 566e696d 65756c61     & (this.minValue
   1b5c8:	74203d20 207d2029 6c65207d 74206573      = t) } } else t
   1b5d8:	2e736968 5678616d 65756c61 4e203d20     his.maxValue = N
   1b5e8:	65626d75 614e2e72 74202c4e 2e736968     umber.NaN, this.
   1b5f8:	566e696d 65756c61 4e203d20 65626d75     minValue = Numbe
   1b608:	614e2e72 2c7d204e 702e6920 6f746f72     r.NaN }, i.proto
   1b618:	65707974 7070612e 20646e65 7566203d     type.append = fu
   1b628:	6974636e 65286e6f 2c74202c 20296920     nction(e, t, i) 
   1b638:	6f66207b 76282072 61207261 74203d20     { for (var a = t
   1b648:	2e736968 61746164 6e656c2e 20687467     his.data.length 
   1b658:	3b31202d 3e206120 2030203d 74202626     - 1; a >= 0 && t
   1b668:	2e736968 61746164 5b5d615b 3e205d30     his.data[a][0] >
   1b678:	293b6520 2d206120 3b31203d 31202d20      e;) a -= 1; - 1
   1b688:	3d3d3d20 3f206120 69687420 61642e73      === a ? this.da
   1b698:	732e6174 63696c70 2c302865 202c3020     ta.splice(0, 0, 
   1b6a8:	202c655b 20295d74 6874203a 642e7369     [e, t]) : this.d
   1b6b8:	2e617461 676e656c 3e206874 26203020     ata.length > 0 &
   1b6c8:	68742026 642e7369 5b617461 305b5d61     & this.data[a][0
   1b6d8:	3d3d205d 2065203d 2069203f 7428203f     ] === e ? i ? (t
   1b6e8:	2e736968 61746164 5b5d615b 2b205d31     his.data[a][1] +
   1b6f8:	2c74203d 3d207420 69687420 61642e73     = t, t = this.da
   1b708:	615b6174 5d315b5d 203a2029 73696874     ta[a][1]) : this
   1b718:	7461642e 5d615b61 205d315b 2074203d     .data[a][1] = t 
   1b728:	2061203a 6874203c 642e7369 2e617461     : a < this.data.
   1b738:	676e656c 2d206874 3f203120 69687420     length - 1 ? thi
   1b748:	61642e73 732e6174 63696c70 20612865     s.data.splice(a 
   1b758:	2c31202b 202c3020 202c655b 20295d74     + 1, 0, [e, t]) 
   1b768:	6874203a 642e7369 2e617461 68737570     : this.data.push
   1b778:	2c655b28 295d7420 6874202c 6d2e7369     ([e, t]), this.m
   1b788:	61567861 2065756c 7369203d 284e614e     axValue = isNaN(
   1b798:	73696874 78616d2e 756c6156 3f202965     this.maxValue) ?
   1b7a8:	3a207420 74614d20 616d2e68 68742878      t : Math.max(th
   1b7b8:	6d2e7369 61567861 2c65756c 2c297420     is.maxValue, t),
   1b7c8:	69687420 696d2e73 6c61566e 3d206575      this.minValue =
   1b7d8:	4e736920 74284e61 2e736968 566e696d      isNaN(this.minV
   1b7e8:	65756c61 203f2029 203a2074 6874614d     alue) ? t : Math
   1b7f8:	6e696d2e 69687428 696d2e73 6c61566e     .min(this.minVal
   1b808:	202c6575 7d202974 2e69202c 746f7270     ue, t) }, i.prot
   1b818:	7079746f 72642e65 6c4f706f 74614464     otype.dropOldDat
   1b828:	203d2061 636e7566 6e6f6974 202c6528     a = function(e, 
   1b838:	7b202974 726f6620 61762820 20692072     t) { for (var i 
   1b848:	3b30203d 69687420 61642e73 6c2e6174     = 0; this.data.l
   1b858:	74676e65 202d2068 3d3e2069 26207420     ength - i >= t &
   1b868:	68742026 642e7369 5b617461 202b2069     & this.data[i + 
   1b878:	305b5d31 203c205d 20293b65 3d2b2069     1][0] < e;) i +=
   1b888:	0a3b3120 20202020 20202020 3d212030      1;.        0 !=
   1b898:	2069203d 74202626 2e736968 61746164     = i && this.data
   1b8a8:	6c70732e 28656369 69202c30 2c7d2029     .splice(0, i) },
   1b8b8:	642e6120 75616665 6843746c 4f747261      a.defaultChartO
   1b8c8:	6f697470 3d20736e 6d207b20 696c6c69     ptions = { milli
   1b8d8:	72655073 65786950 32203a6c 65202c30     sPerPixel: 20, e
   1b8e8:	6c62616e 69704465 6c616353 3a676e69     nableDpiScaling:
   1b8f8:	2c302120 694d7920 726f466e 7474616d      !0, yMinFormatt
   1b908:	203a7265 636e7566 6e6f6974 202c6528     er: function(e, 
   1b918:	7b202974 74657220 206e7275 73726170     t) { return pars
   1b928:	6f6c4665 65287461 6f742e29 65786946     eFloat(e).toFixe
   1b938:	29742864 202c7d20 78614d79 6d726f46     d(t) }, yMaxForm
   1b948:	65747461 66203a72 74636e75 286e6f69     atter: function(
   1b958:	74202c65 207b2029 75746572 70206e72     e, t) { return p
   1b968:	65737261 616f6c46 29652874 466f742e     arseFloat(e).toF
   1b978:	64657869 20297428 6d202c7d 61567861     ixed(t) }, maxVa
   1b988:	5365756c 656c6163 2c31203a 6e696d20     lueScale: 1, min
   1b998:	756c6156 61635365 203a656c 69202c31     ValueScale: 1, i
   1b9a8:	7265746e 616c6f70 6e6f6974 6222203a     nterpolation: "b
   1b9b8:	65697a65 202c2272 6c616373 6f6d5365     ezier", scaleSmo
   1b9c8:	6968746f 203a676e 3532312e 616d202c     othing: .125, ma
   1b9d8:	74614478 74655361 676e654c 203a6874     xDataSetLength: 
   1b9e8:	73202c32 6c6f7263 6361426c 7261776b     2, scrollBackwar
   1b9f8:	203a7364 202c3121 64697267 207b203a     ds: !1, grid: { 
   1ba08:	6c6c6966 6c797453 22203a65 30303023     fillStyle: "#000
   1ba18:	22303030 7473202c 656b6f72 6c797453     000", strokeStyl
   1ba28:	22203a65 37373723 22373737 696c202c     e: "#777777", li
   1ba38:	6957656e 3a687464 202c3120 72616873     neWidth: 1, shar
   1ba48:	6e694c70 203a7365 202c3121 6c6c696d     pLines: !1, mill
   1ba58:	65507369 6e694c72 31203a65 202c3365     isPerLine: 1e3, 
   1ba68:	74726576 6c616369 74636553 736e6f69     verticalSections
   1ba78:	2c32203a 726f6220 56726564 62697369     : 2, borderVisib
   1ba88:	203a656c 7d203021 616c202c 736c6562     le: !0 }, labels
   1ba98:	207b203a 6c6c6966 6c797453 22203a65     : { fillStyle: "
   1baa8:	66666623 22666666 6964202c 6c626173     #ffffff", disabl
   1bab8:	203a6465 202c3121 746e6f66 657a6953     ed: !1, fontSize
   1bac8:	3031203a 6f66202c 6146746e 796c696d     : 10, fontFamily
   1bad8:	6d22203a 736f6e6f 65636170 70202c22     : "monospace", p
   1bae8:	69636572 6e6f6973 2032203a 68202c7d     recision: 2 }, h
   1baf8:	7a69726f 61746e6f 6e694c6c 203a7365     orizontalLines: 
   1bb08:	7d205d5b 2e61202c 6d696e41 43657461     [] }, a.AnimateC
   1bb18:	61706d6f 69626974 7974696c 7b203d20     ompatibility = {
   1bb28:	71657220 74736575 6d696e41 6f697461      requestAnimatio
   1bb38:	6172466e 203a656d 636e7566 6e6f6974     nFrame: function
   1bb48:	202c6528 7b202974 74657220 206e7275     (e, t) { return 
   1bb58:	6e697728 2e776f64 75716572 41747365     (window.requestA
   1bb68:	616d696e 6e6f6974 6d617246 7c7c2065     nimationFrame ||
   1bb78:	6e697720 2e776f64 6b626577 65527469      window.webkitRe
   1bb88:	73657571 696e4174 6974616d 72466e6f     questAnimationFr
   1bb98:	20656d61 77207c7c 6f646e69 6f6d2e77     ame || window.mo
   1bba8:	7165527a 74736575 6d696e41 6f697461     zRequestAnimatio
   1bbb8:	6172466e 7c20656d 6977207c 776f646e     nFrame || window
   1bbc8:	65526f2e 73657571 696e4174 6974616d     .oRequestAnimati
   1bbd8:	72466e6f 20656d61 77207c7c 6f646e69     onFrame || windo
   1bbe8:	736d2e77 75716552 41747365 616d696e     w.msRequestAnima
   1bbf8:	6e6f6974 6d617246 7c7c2065 6e756620     tionFrame || fun
   1bc08:	6f697463 2965286e 72207b20 72757465     ction(e) { retur
   1bc18:	6977206e 776f646e 7465732e 656d6954     n window.setTime
   1bc28:	2874756f 636e7566 6e6f6974 7b202928     out(function() {
   1bc38:	28286520 2077656e 65746144 65672e29      e((new Date).ge
   1bc48:	6d695474 29292865 202c7d20 20293631     tTime()) }, 16) 
   1bc58:	632e297d 286c6c61 646e6977 202c776f     }).call(window, 
   1bc68:	74202c65 2c7d2029 6e616320 416c6563     e, t) }, cancelA
   1bc78:	616d696e 6e6f6974 6d617246 66203a65     nimationFrame: f
   1bc88:	74636e75 286e6f69 7b202965 74657220     unction(e) { ret
   1bc98:	206e7275 6e697728 2e776f64 636e6163     urn (window.canc
   1bca8:	6e416c65 74616d69 466e6f69 656d6172     elAnimationFrame
   1bcb8:	207c7c20 636e7566 6e6f6974 20296528      || function(e) 
   1bcc8:	6c63207b 54726165 6f656d69 65287475     { clearTimeout(e
   1bcd8:	297d2029 6c61632e 6977286c 776f646e     ) }).call(window
   1bce8:	2965202c 7d207d20 2e61202c 61666564     , e) } }, a.defa
   1bcf8:	53746c75 65697265 65725073 746e6573     ultSeriesPresent
   1bd08:	6f697461 74704f6e 736e6f69 7b203d20     ationOptions = {
   1bd18:	6e696c20 64695765 203a6874 73202c31      lineWidth: 1, s
   1bd28:	6b6f7274 79745365 203a656c 66662322     trokeStyle: "#ff
   1bd38:	66666666 2c7d2022 702e6120 6f746f72     ffff" }, a.proto
   1bd48:	65707974 6464612e 656d6954 69726553     type.addTimeSeri
   1bd58:	3d207365 6e756620 6f697463 2c65286e     es = function(e,
   1bd68:	20296920 6874207b 732e7369 65697265      i) { this.serie
   1bd78:	74655373 7375702e 207b2868 656d6974     sSet.push({ time
   1bd88:	69726553 203a7365 6f202c65 6f697470     Series: e, optio
   1bd98:	203a736e 78652e74 646e6574 2c7d7b28     ns: t.extend({},
   1bda8:	642e6120 75616665 6553746c 73656972      a.defaultSeries
   1bdb8:	73657250 61746e65 6e6f6974 6974704f     PresentationOpti
   1bdc8:	2c736e6f 20296920 202c297d 706f2e65     ons, i) }), e.op
   1bdd8:	6e6f6974 65722e73 42746573 646e756f     tions.resetBound
   1bde8:	26262073 6f2e6520 6f697470 722e736e     s && e.options.r
   1bdf8:	74657365 6e756f42 6e497364 76726574     esetBoundsInterv
   1be08:	3e206c61 26203020 65282026 7365722e     al > 0 && (e.res
   1be18:	6f427465 73646e75 656d6954 20644972     etBoundsTimerId 
   1be28:	6573203d 746e4974 61767265 7566286c     = setInterval(fu
   1be38:	6974636e 29286e6f 65207b20 7365722e     nction() { e.res
   1be48:	6f427465 73646e75 7d202928 2e65202c     etBounds() }, e.
   1be58:	6974706f 2e736e6f 65736572 756f4274     options.resetBou
   1be68:	4973646e 7265746e 296c6176 2c7d2029     ndsInterval)) },
   1be78:	702e6120 6f746f72 65707974 6d65722e      a.prototype.rem
   1be88:	5465766f 53656d69 65697265 203d2073     oveTimeSeries = 
   1be98:	636e7566 6e6f6974 20296528 6f66207b     function(e) { fo
   1bea8:	76282072 74207261 74203d20 2e736968     r (var t = this.
   1beb8:	69726573 65537365 656c2e74 6874676e     seriesSet.length
   1bec8:	2069202c 3b30203d 3c206920 203b7420     , i = 0; i < t; 
   1bed8:	3d2b2069 0a293120 20202020 20202020     i += 1).        
   1bee8:	20202020 28206669 73696874 7265732e         if (this.ser
   1bef8:	53736569 695b7465 69742e5d 6553656d     iesSet[i].timeSe
   1bf08:	73656972 3d3d3d20 20296520 6874207b     ries === e) { th
   1bf18:	732e7369 65697265 74655373 6c70732e     is.seriesSet.spl
   1bf28:	28656369 31202c69 62203b29 6b616572     ice(i, 1); break
   1bf38:	200a7d20 20202020 65202020 7365722e      }.        e.res
   1bf48:	6f427465 73646e75 656d6954 20644972     etBoundsTimerId 
   1bf58:	63202626 7261656c 65746e49 6c617672     && clearInterval
   1bf68:	722e6528 74657365 6e756f42 69547364     (e.resetBoundsTi
   1bf78:	4972656d 7d202964 2e61202c 746f7270     merId) }, a.prot
   1bf88:	7079746f 65672e65 6d695474 72655365     otype.getTimeSer
   1bf98:	4f736569 6f697470 3d20736e 6e756620     iesOptions = fun
   1bfa8:	6f697463 2965286e 66207b20 2820726f     ction(e) { for (
   1bfb8:	20726176 203d2074 73696874 7265732e     var t = this.ser
   1bfc8:	53736569 6c2e7465 74676e65 69202c68     iesSet.length, i
   1bfd8:	30203d20 2069203b 3b74203c 2b206920      = 0; i < t; i +
   1bfe8:	2931203d 2020200a 20202020 20202020     = 1).           
   1bff8:	20666920 69687428 65732e73 73656972      if (this.series
   1c008:	5b746553 742e5d69 53656d69 65697265     Set[i].timeSerie
   1c018:	3d3d2073 2965203d 74657220 206e7275     s === e) return 
   1c028:	73696874 7265732e 53736569 695b7465     this.seriesSet[i
   1c038:	706f2e5d 6e6f6974 2c7d2073 702e6120     ].options }, a.p
   1c048:	6f746f72 65707974 6972622e 6f54676e     rototype.bringTo
   1c058:	6e6f7246 203d2074 636e7566 6e6f6974     Front = function
   1c068:	20296528 6f66207b 76282072 74207261     (e) { for (var t
   1c078:	74203d20 2e736968 69726573 65537365      = this.seriesSe
   1c088:	656c2e74 6874676e 2069202c 3b30203d     t.length, i = 0;
   1c098:	3c206920 203b7420 3d2b2069 0a293120      i < t; i += 1).
   1c0a8:	20202020 20202020 20202020 28206669                 if (
   1c0b8:	73696874 7265732e 53736569 695b7465     this.seriesSet[i
   1c0c8:	69742e5d 6553656d 73656972 3d3d3d20     ].timeSeries ===
   1c0d8:	20296520 6176207b 20612072 6874203d      e) { var a = th
   1c0e8:	732e7369 65697265 74655373 6c70732e     is.seriesSet.spl
   1c0f8:	28656369 31202c69 200a3b29 20202020     ice(i, 1);.     
   1c108:	20202020 20202020 74202020 2e736968                this.
   1c118:	69726573 65537365 75702e74 61286873     seriesSet.push(a
   1c128:	295d305b 7262203b 206b6165 2c7d207d     [0]); break } },
   1c138:	702e6120 6f746f72 65707974 7274732e      a.prototype.str
   1c148:	546d6165 203d206f 636e7566 6e6f6974     eamTo = function
   1c158:	202c6528 7b202974 69687420 61632e73     (e, t) { this.ca
   1c168:	7361766e 65203d20 6874202c 642e7369     nvas = e, this.d
   1c178:	79616c65 74203d20 6874202c 732e7369     elay = t, this.s
   1c188:	74726174 7d202928 2e61202c 746f7270     tart() }, a.prot
   1c198:	7079746f 65722e65 657a6973 66203d20     otype.resize = f
   1c1a8:	74636e75 286e6f69 207b2029 28206669     unction() { if (
   1c1b8:	73696874 74706f2e 736e6f69 616e652e     this.options.ena
   1c1c8:	44656c62 63536970 6e696c61 26262067     bleDpiScaling &&
   1c1d8:	6e697720 20776f64 31202626 3d3d2120      window && 1 !==
   1c1e8:	6e697720 2e776f64 69766564 69506563      window.devicePi
   1c1f8:	526c6578 6f697461 207b2029 20726176     xelRatio) { var 
   1c208:	203d2065 646e6977 642e776f 63697665     e = window.devic
   1c218:	78695065 61526c65 2c6f6974 2020200a     ePixelRatio,.   
   1c228:	20202020 20202020 20202020 3d207420                  t =
   1c238:	72617020 6e496573 68742874 632e7369      parseInt(this.c
   1c248:	61766e61 65672e73 74744174 75626972     anvas.getAttribu
   1c258:	22286574 74646977 29292268 20200a2c     te("width")),.  
   1c268:	20202020 20202020 20202020 20692020                   i 
   1c278:	6170203d 49657372 7428746e 2e736968     = parseInt(this.
   1c288:	766e6163 672e7361 74417465 62697274     canvas.getAttrib
   1c298:	28657475 69656822 22746867 0a3b2929     ute("height"));.
   1c2a8:	20202020 20202020 20202020 73696874                 this
   1c2b8:	69726f2e 616e6967 6469576c 26206874     .originalWidth &
   1c2c8:	614d2026 662e6874 726f6f6c 69687428     & Math.floor(thi
   1c2d8:	726f2e73 6e696769 69576c61 20687464     s.originalWidth 
   1c2e8:	2965202a 3d3d3d20 7c207420 7428207c     * e) === t || (t
   1c2f8:	2e736968 6769726f 6c616e69 74646957     his.originalWidt
   1c308:	203d2068 74202c74 2e736968 766e6163     h = t, this.canv
   1c318:	732e7361 74417465 62697274 28657475     as.setAttribute(
   1c328:	64697722 2c226874 74614d20 6c662e68     "width", Math.fl
   1c338:	28726f6f 202a2074 742e2965 7274536f     oor(t * e).toStr
   1c348:	28676e69 202c2929 73696874 6e61632e     ing()), this.can
   1c358:	2e736176 6c797473 69772e65 20687464     vas.style.width 
   1c368:	2074203d 7022202b 202c2278 73696874     = t + "px", this
   1c378:	6e61632e 2e736176 43746567 65746e6f     .canvas.getConte
   1c388:	22287478 29226432 6163732e 6528656c     xt("2d").scale(e
   1c398:	2965202c 74202c29 2e736968 6769726f     , e)), this.orig
   1c3a8:	6c616e69 67696548 26207468 614d2026     inalHeight && Ma
   1c3b8:	662e6874 726f6f6c 69687428 726f2e73     th.floor(this.or
   1c3c8:	6e696769 65486c61 74686769 65202a20     iginalHeight * e
   1c3d8:	3d3d2029 2069203d 28207c7c 73696874     ) === i || (this
   1c3e8:	69726f2e 616e6967 6965486c 20746867     .originalHeight 
   1c3f8:	2c69203d 69687420 61632e73 7361766e     = i, this.canvas
   1c408:	7465732e 72747441 74756269 68222865     .setAttribute("h
   1c418:	68676965 202c2274 6874614d 6f6c662e     eight", Math.flo
   1c428:	6928726f 65202a20 6f742e29 69727453     or(i * e).toStri
   1c438:	2928676e 74202c29 2e736968 766e6163     ng()), this.canv
   1c448:	732e7361 656c7974 6965682e 20746867     as.style.height 
   1c458:	2069203d 7022202b 202c2278 73696874     = i + "px", this
   1c468:	6e61632e 2e736176 43746567 65746e6f     .canvas.getConte
   1c478:	22287478 29226432 6163732e 6528656c     xt("2d").scale(e
   1c488:	2965202c 207d2029 61202c7d 6f72702e     , e)) } }, a.pro
   1c498:	79746f74 732e6570 74726174 66203d20     totype.start = f
   1c4a8:	74636e75 286e6f69 207b2029 28206669     unction() { if (
   1c4b8:	69687421 72662e73 29656d61 76207b20     !this.frame) { v
   1c4c8:	65207261 66203d20 74636e75 286e6f69     ar e = function(
   1c4d8:	207b2029 73696874 6172662e 3d20656d     ) { this.frame =
   1c4e8:	412e6120 616d696e 6f436574 7461706d      a.AnimateCompat
   1c4f8:	6c696269 2e797469 75716572 41747365     ibility.requestA
   1c508:	616d696e 6e6f6974 6d617246 75662865     nimationFrame(fu
   1c518:	6974636e 29286e6f 74207b20 2e736968     nction() { this.
   1c528:	646e6572 29287265 2865202c 2e7d2029     render(), e() }.
   1c538:	646e6962 69687428 20292973 69622e7d     bind(this)) }.bi
   1c548:	7428646e 29736968 20200a3b 20202020     nd(this);.      
   1c558:	20202020 28652020 207d2029 61202c7d           e() } }, a
   1c568:	6f72702e 79746f74 732e6570 20706f74     .prototype.stop 
   1c578:	7566203d 6974636e 29286e6f 74207b20     = function() { t
   1c588:	2e736968 6d617266 26262065 2e612820     his.frame && (a.
   1c598:	6d696e41 43657461 61706d6f 69626974     AnimateCompatibi
   1c5a8:	7974696c 6e61632e 416c6563 616d696e     lity.cancelAnima
   1c5b8:	6e6f6974 6d617246 68742865 662e7369     tionFrame(this.f
   1c5c8:	656d6172 64202c29 74656c65 68742065     rame), delete th
   1c5d8:	662e7369 656d6172 2c7d2029 702e6120     is.frame) }, a.p
   1c5e8:	6f746f72 65707974 6470752e 56657461     rototype.updateV
   1c5f8:	65756c61 676e6152 203d2065 636e7566     alueRange = func
   1c608:	6e6f6974 7b202928 726f6620 61762820     tion() { for (va
   1c618:	20652072 6874203d 6f2e7369 6f697470     r e = this.optio
   1c628:	202c736e 203d2074 626d754e 4e2e7265     ns, t = Number.N
   1c638:	202c4e61 203d2069 626d754e 4e2e7265     aN, i = Number.N
   1c648:	202c4e61 203d2061 61203b30 74203c20     aN, a = 0; a < t
   1c658:	2e736968 69726573 65537365 656c2e74     his.seriesSet.le
   1c668:	6874676e 2061203b 31203d2b 207b2029     ngth; a += 1) { 
   1c678:	20726176 203d2073 73696874 7265732e     var s = this.ser
   1c688:	53736569 615b7465 69742e5d 6553656d     iesSet[a].timeSe
   1c698:	73656972 20200a3b 20202020 20202020     ries;.          
   1c6a8:	73692020 284e614e 616d2e73 6c615678       isNaN(s.maxVal
   1c6b8:	20296575 28207c7c 203d2074 614e7369     ue) || (t = isNa
   1c6c8:	2974284e 73203f20 78616d2e 756c6156     N(t) ? s.maxValu
   1c6d8:	203a2065 6874614d 78616d2e 202c7428     e : Math.max(t, 
   1c6e8:	616d2e73 6c615678 29296575 7369202c     s.maxValue)), is
   1c6f8:	284e614e 696d2e73 6c61566e 20296575     NaN(s.minValue) 
   1c708:	28207c7c 203d2069 614e7369 2969284e     || (i = isNaN(i)
   1c718:	73203f20 6e696d2e 756c6156 203a2065      ? s.minValue : 
   1c728:	6874614d 6e696d2e 202c6928 696d2e73     Math.min(i, s.mi
   1c738:	6c61566e 29296575 69207d20 6e282066     nValue)) } if (n
   1c748:	206c6c75 65203d21 78616d2e 756c6156     ull != e.maxValu
   1c758:	203f2065 203d2074 616d2e65 6c615678     e ? t = e.maxVal
   1c768:	3a206575 2a207420 2e65203d 5678616d     ue : t *= e.maxV
   1c778:	65756c61 6c616353 6e202c65 206c6c75     alueScale, null 
   1c788:	65203d21 6e696d2e 756c6156 203f2065     != e.minValue ? 
   1c798:	203d2069 696d2e65 6c61566e 3a206575     i = e.minValue :
   1c7a8:	2d206920 614d203d 612e6874 69287362      i -= Math.abs(i
   1c7b8:	65202a20 6e696d2e 756c6156 61635365      * e.minValueSca
   1c7c8:	2d20656c 2c296920 69687420 706f2e73     le - i), this.op
   1c7d8:	6e6f6974 52792e73 65676e61 636e7546     tions.yRangeFunc
   1c7e8:	6e6f6974 207b2029 20726176 203d206e     tion) { var n = 
   1c7f8:	73696874 74706f2e 736e6f69 6152792e     this.options.yRa
   1c808:	4665676e 74636e75 286e6f69 696d207b     ngeFunction({ mi
   1c818:	69203a6e 616d202c 74203a78 3b297d20     n: i, max: t });
   1c828:	2020200a 20202020 20202020 3d206920     .            i =
   1c838:	6d2e6e20 202c6e69 203d2074 616d2e6e      n.min, t = n.ma
   1c848:	207d2078 28206669 4e736921 74284e61     x } if (!isNaN(t
   1c858:	26262029 73692120 284e614e 20292969     ) && !isNaN(i)) 
   1c868:	6176207b 20722072 2074203d 2069202d     { var r = t - i 
   1c878:	6874202d 632e7369 65727275 6156746e     - this.currentVa
   1c888:	5265756c 65676e61 20200a2c 20202020     lueRange,.      
   1c898:	20202020 20202020 206c2020 2069203d               l = i 
   1c8a8:	6874202d 632e7369 65727275 6956746e     - this.currentVi
   1c8b8:	6e694d73 756c6156 200a3b65 20202020     sMinValue;.     
   1c8c8:	20202020 74202020 2e736968 6e417369            this.isAn
   1c8d8:	74616d69 53676e69 656c6163 4d203d20     imatingScale = M
   1c8e8:	2e687461 28736261 3e202972 20312e20     ath.abs(r) > .1 
   1c8f8:	4d207c7c 2e687461 28736261 3e20296c     || Math.abs(l) >
   1c908:	2c312e20 69687420 75632e73 6e657272      .1, this.curren
   1c918:	6c615674 61526575 2065676e 65203d2b     tValueRange += e
   1c928:	6163732e 6d53656c 68746f6f 20676e69     .scaleSmoothing 
   1c938:	2c72202a 69687420 75632e73 6e657272     * r, this.curren
   1c948:	73695674 566e694d 65756c61 203d2b20     tVisMinValue += 
   1c958:	63732e65 53656c61 746f6f6d 676e6968     e.scaleSmoothing
   1c968:	6c202a20 200a7d20 20202020 74202020      * l }.        t
   1c978:	2e736968 756c6176 6e615265 3d206567     his.valueRange =
   1c988:	6d207b20 203a6e69 6d202c69 203a7861      { min: i, max: 
   1c998:	207d2074 61202c7d 6f72702e 79746f74     t } }, a.prototy
   1c9a8:	722e6570 65646e65 203d2072 636e7566     pe.render = func
   1c9b8:	6e6f6974 202c6528 7b202974 72617620     tion(e, t) { var
   1c9c8:	3d206920 656e2820 61442077 2e296574      i = (new Date).
   1c9d8:	54746567 28656d69 69203b29 21282066     getTime(); if (!
   1c9e8:	73696874 4173692e 616d696e 676e6974     this.isAnimating
   1c9f8:	6c616353 7b202965 72617620 3d206120     Scale) { var a =
   1ca08:	74614d20 696d2e68 6531286e 202f2033      Math.min(1e3 / 
   1ca18:	74202c36 2e736968 6974706f 2e736e6f     6, this.options.
   1ca28:	6c6c696d 65507369 78695072 3b296c65     millisPerPixel);
   1ca38:	20666920 2d206928 69687420 616c2e73      if (i - this.la
   1ca48:	65527473 7265646e 656d6954 6c6c694d     stRenderTimeMill
   1ca58:	3c207369 20296120 75746572 7d206e72     is < a) return }
   1ca68:	2020200a 20202020 69687420 65722e73     .        this.re
   1ca78:	657a6973 202c2928 73696874 73616c2e     size(), this.las
   1ca88:	6e655274 54726564 4d656d69 696c6c69     tRenderTimeMilli
   1ca98:	203d2073 65202c69 65203d20 207c7c20     s = i, e = e || 
   1caa8:	73696874 6e61632e 2c736176 3d207420     this.canvas, t =
   1cab8:	7c207420 2069207c 7428202d 2e736968      t || i - (this.
   1cac8:	616c6564 7c7c2079 2c293020 2d207420     delay || 0), t -
   1cad8:	2074203d 68742025 6f2e7369 6f697470     = t % this.optio
   1cae8:	6d2e736e 696c6c69 72655073 65786950     ns.millisPerPixe
   1caf8:	76203b6c 73207261 65203d20 7465672e     l; var s = e.get
   1cb08:	746e6f43 28747865 22643222 200a2c29     Context("2d"),. 
   1cb18:	20202020 20202020 6e202020 74203d20                n = t
   1cb28:	2e736968 6974706f 2c736e6f 2020200a     his.options,.   
   1cb38:	20202020 20202020 3d207220 74207b20              r = { t
   1cb48:	203a706f 6c202c30 3a746665 202c3020     op: 0, left: 0, 
   1cb58:	74646977 65203a68 696c632e 57746e65     width: e.clientW
   1cb68:	68746469 6568202c 74686769 2e65203a     idth, height: e.
   1cb78:	65696c63 6548746e 74686769 0a2c7d20     clientHeight },.
   1cb88:	20202020 20202020 20202020 203d206c                 l = 
   1cb98:	202d2074 69772e72 20687464 2e6e202a     t - r.width * n.
   1cba8:	6c6c696d 65507369 78695072 0a2c6c65     millisPerPixel,.
   1cbb8:	20202020 20202020 20202020 203d206f                 o = 
   1cbc8:	636e7566 6e6f6974 20296528 6176207b     function(e) { va
   1cbd8:	20742072 2065203d 6874202d 632e7369     r t = e - this.c
   1cbe8:	65727275 6956746e 6e694d73 756c6156     urrentVisMinValu
   1cbf8:	72203b65 72757465 2030206e 203d3d3d     e; return 0 === 
   1cc08:	73696874 7275632e 746e6572 756c6156     this.currentValu
   1cc18:	6e615265 3f206567 682e7220 68676965     eRange ? r.heigh
   1cc28:	203a2074 65682e72 74686769 4d202d20     t : r.height - M
   1cc38:	2e687461 6e756f72 20742864 6874202f     ath.round(t / th
   1cc48:	632e7369 65727275 6156746e 5265756c     is.currentValueR
   1cc58:	65676e61 72202a20 6965682e 29746867     ange * r.height)
   1cc68:	622e7d20 28646e69 73696874 200a2c29      }.bind(this),. 
   1cc78:	20202020 20202020 68202020 66203d20                h = f
   1cc88:	74636e75 286e6f69 7b202965 74657220     unction(e) { ret
   1cc98:	206e7275 63732e6e 6c6c6f72 6b636142     urn n.scrollBack
   1cca8:	64726177 203f2073 6874614d 756f722e     wards ? Math.rou
   1ccb8:	2828646e 202d2074 2f202965 6d2e6e20     nd((t - e) / n.m
   1ccc8:	696c6c69 72655073 65786950 3a20296c     illisPerPixel) :
   1ccd8:	74614d20 6f722e68 28646e75 69772e72      Math.round(r.wi
   1cce8:	20687464 7428202d 65202d20 202f2029     dth - (t - e) / 
   1ccf8:	696d2e6e 73696c6c 50726550 6c657869     n.millisPerPixel
   1cd08:	3b7d2029 20666920 69687428 70752e73     ) }; if (this.up
   1cd18:	65746164 756c6156 6e615265 29286567     dateValueRange()
   1cd28:	2e73202c 746e6f66 6e203d20 62616c2e     , s.font = n.lab
   1cd38:	2e736c65 746e6f66 657a6953 22202b20     els.fontSize + "
   1cd48:	22207870 6e202b20 62616c2e 2e736c65     px " + n.labels.
   1cd58:	746e6f66 696d6146 202c796c 61732e73     fontFamily, s.sa
   1cd68:	29286576 2e73202c 6e617274 74616c73     ve(), s.translat
   1cd78:	2e722865 7466656c 2e72202c 29706f74     e(r.left, r.top)
   1cd88:	2e73202c 69676562 7461506e 2c292868     , s.beginPath(),
   1cd98:	722e7320 28746365 30202c30 2e72202c      s.rect(0, 0, r.
   1cda8:	74646977 72202c68 6965682e 29746867     width, r.height)
   1cdb8:	2e73202c 70696c63 202c2928 61732e73     , s.clip(), s.sa
   1cdc8:	29286576 2e73202c 6c6c6966 6c797453     ve(), s.fillStyl
   1cdd8:	203d2065 72672e6e 662e6469 536c6c69     e = n.grid.fillS
   1cde8:	656c7974 2e73202c 61656c63 63655272     tyle, s.clearRec
   1cdf8:	2c302874 202c3020 69772e72 2c687464     t(0, 0, r.width,
   1ce08:	682e7220 68676965 202c2974 69662e73      r.height), s.fi
   1ce18:	65526c6c 30287463 2c30202c 772e7220     llRect(0, 0, r.w
   1ce28:	68746469 2e72202c 67696568 2c297468     idth, r.height),
   1ce38:	722e7320 6f747365 29286572 2e73202c      s.restore(), s.
   1ce48:	65766173 202c2928 696c2e73 6957656e     save(), s.lineWi
   1ce58:	20687464 2e6e203d 64697267 6e696c2e     dth = n.grid.lin
   1ce68:	64695765 202c6874 74732e73 656b6f72     eWidth, s.stroke
   1ce78:	6c797453 203d2065 72672e6e 732e6469     Style = n.grid.s
   1ce88:	6b6f7274 79745365 202c656c 72672e6e     trokeStyle, n.gr
   1ce98:	6d2e6469 696c6c69 72655073 656e694c     id.millisPerLine
   1cea8:	30203e20 207b2029 65622e73 506e6967      > 0) { s.beginP
   1ceb8:	28687461 66203b29 2820726f 20726176     ath(); for (var 
   1cec8:	203d2064 202d2074 20252074 72672e6e     d = t - t % n.gr
   1ced8:	6d2e6469 696c6c69 72655073 656e694c     id.millisPerLine
   1cee8:	2064203b 6c203d3e 2064203b 6e203d2d     ; d >= l; d -= n
   1cef8:	6972672e 696d2e64 73696c6c 4c726550     .grid.millisPerL
   1cf08:	29656e69 76207b20 75207261 68203d20     ine) { var u = h
   1cf18:	3b296428 2020200a 20202020 20202020     (d);.           
   1cf28:	20202020 672e6e20 2e646972 72616873          n.grid.shar
   1cf38:	6e694c70 26207365 75282026 203d2d20     pLines && (u -= 
   1cf48:	2c29352e 6d2e7320 5465766f 2c75286f     .5), s.moveTo(u,
   1cf58:	2c293020 6c2e7320 54656e69 2c75286f      0), s.lineTo(u,
   1cf68:	682e7220 68676965 7d202974 2020200a      r.height) }.   
   1cf78:	20202020 20202020 732e7320 6b6f7274              s.strok
   1cf88:	2c292865 632e7320 65736f6c 68746150     e(), s.closePath
   1cf98:	7d202928 726f6620 61762820 206d2072     () } for (var m 
   1cfa8:	3b31203d 3c206d20 672e6e20 2e646972     = 1; m < n.grid.
   1cfb8:	74726576 6c616369 74636553 736e6f69     verticalSections
   1cfc8:	206d203b 31203d2b 207b2029 20726176     ; m += 1) { var 
   1cfd8:	203d2063 6874614d 756f722e 6d28646e     c = Math.round(m
   1cfe8:	72202a20 6965682e 20746867 2e6e202f      * r.height / n.
   1cff8:	64697267 7265762e 61636974 6365536c     grid.verticalSec
   1d008:	6e6f6974 0a3b2973 20202020 20202020     tions);.        
   1d018:	20202020 72672e6e 732e6469 70726168         n.grid.sharp
   1d028:	656e694c 26262073 20632820 2e203d2d     Lines && (c -= .
   1d038:	202c2935 65622e73 506e6967 28687461     5), s.beginPath(
   1d048:	73202c29 766f6d2e 286f5465 63202c30     ), s.moveTo(0, c
   1d058:	73202c29 6e696c2e 286f5465 69772e72     ), s.lineTo(r.wi
   1d068:	2c687464 2c296320 732e7320 6b6f7274     dth, c), s.strok
   1d078:	2c292865 632e7320 65736f6c 68746150     e(), s.closePath
   1d088:	7d202928 20666920 672e6e28 2e646972     () } if (n.grid.
   1d098:	64726f62 69567265 6c626973 26262065     borderVisible &&
   1d0a8:	2e732820 69676562 7461506e 2c292868      (s.beginPath(),
   1d0b8:	732e7320 6b6f7274 63655265 2c302874      s.strokeRect(0,
   1d0c8:	202c3020 69772e72 2c687464 682e7220      0, r.width, r.h
   1d0d8:	68676965 202c2974 6c632e73 5065736f     eight), s.closeP
   1d0e8:	28687461 202c2929 65722e73 726f7473     ath()), s.restor
   1d0f8:	2c292865 682e6e20 7a69726f 61746e6f     e(), n.horizonta
   1d108:	6e694c6c 26207365 2e6e2026 69726f68     lLines && n.hori
   1d118:	746e6f7a 694c6c61 2e73656e 676e656c     zontalLines.leng
   1d128:	0a296874 20202020 20202020 20202020     th).            
   1d138:	20726f66 72617628 3d206620 203b3020     for (var f = 0; 
   1d148:	203c2066 6f682e6e 6f7a6972 6c61746e     f < n.horizontal
   1d158:	656e694c 656c2e73 6874676e 2066203b     Lines.length; f 
   1d168:	31203d2b 207b2029 20726176 203d2067     += 1) { var g = 
   1d178:	6f682e6e 6f7a6972 6c61746e 656e694c     n.horizontalLine
   1d188:	5d665b73 20200a2c 20202020 20202020     s[f],.          
   1d198:	20202020 20202020 20702020 614d203d               p = Ma
   1d1a8:	722e6874 646e756f 67286f28 6c61762e     th.round(o(g.val
   1d1b8:	29296575 2e202d20 200a3b35 20202020     ue)) - .5;.     
   1d1c8:	20202020 20202020 73202020 7274732e                s.str
   1d1d8:	53656b6f 656c7974 67203d20 6c6f632e     okeStyle = g.col
   1d1e8:	7c20726f 2322207c 66666666 2c226666     or || "#ffffff",
   1d1f8:	6c2e7320 57656e69 68746469 67203d20      s.lineWidth = g
   1d208:	6e696c2e 64695765 7c206874 2c31207c     .lineWidth || 1,
   1d218:	622e7320 6e696765 68746150 202c2928      s.beginPath(), 
   1d228:	6f6d2e73 6f546576 202c3028 202c2970     s.moveTo(0, p), 
   1d238:	696c2e73 6f54656e 772e7228 68746469     s.lineTo(r.width
   1d248:	2970202c 2e73202c 6f727473 2928656b     , p), s.stroke()
   1d258:	2e73202c 736f6c63 74615065 20292868     , s.closePath() 
   1d268:	20200a7d 20202020 6f662020 76282072     }.        for (v
   1d278:	53207261 30203d20 2053203b 6874203c     ar S = 0; S < th
   1d288:	732e7369 65697265 74655373 6e656c2e     is.seriesSet.len
   1d298:	3b687467 2b205320 2931203d 73207b20     gth; S += 1) { s
   1d2a8:	7661732e 3b292865 72617620 3d207620     .save(); var v =
   1d2b8:	69687420 65732e73 73656972 5b746553      this.seriesSet[
   1d2c8:	742e5d53 53656d69 65697265 200a2c73     S].timeSeries,. 
   1d2d8:	20202020 20202020 20202020 77202020                    w
   1d2e8:	76203d20 7461642e 200a2c61 20202020      = v.data,.     
   1d2f8:	20202020 20202020 78202020 74203d20                x = t
   1d308:	2e736968 69726573 65537365 5d535b74     his.seriesSet[S]
   1d318:	74706f2e 736e6f69 20200a3b 20202020     .options;.      
   1d328:	20202020 2e762020 706f7264 44646c4f           v.dropOldD
   1d338:	28617461 6e202c6c 78616d2e 61746144     ata(l, n.maxData
   1d348:	4c746553 74676e65 202c2968 696c2e73     SetLength), s.li
   1d358:	6957656e 20687464 2e78203d 656e696c     neWidth = x.line
   1d368:	74646957 73202c68 7274732e 53656b6f     Width, s.strokeS
   1d378:	656c7974 78203d20 7274732e 53656b6f     tyle = x.strokeS
   1d388:	656c7974 2e73202c 69676562 7461506e     tyle, s.beginPat
   1d398:	3b292868 726f6620 61762820 20792072     h(); for (var y 
   1d3a8:	2c30203d 3d206220 202c3020 203d2056     = 0, b = 0, V = 
   1d3b8:	54202c30 30203d20 2054203b 2e77203c     0, T = 0; T < w.
   1d3c8:	676e656c 26206874 20312026 203d3d21     length && 1 !== 
   1d3d8:	656c2e77 6874676e 2054203b 31203d2b     w.length; T += 1
   1d3e8:	207b2029 20726176 203d204e 5b772868     ) { var N = h(w[
   1d3f8:	305b5d54 0a2c295d 20202020 20202020     T][0]),.        
   1d408:	20202020 20202020 20202020 203d2050                 P = 
   1d418:	5b77286f 315b5d54 203b295d 28206669     o(w[T][1]); if (
   1d428:	3d3d2030 2954203d 3d207920 202c4e20     0 === T) y = N, 
   1d438:	6f6d2e73 6f546576 202c4e28 0a3b2950     s.moveTo(N, P);.
   1d448:	20202020 20202020 20202020 20202020                     
   1d458:	65736c65 69777320 20686374 692e6e28     else switch (n.i
   1d468:	7265746e 616c6f70 6e6f6974 0a7b2029     nterpolation) {.
   1d478:	20202020 20202020 20202020 20202020                     
   1d488:	20202020 65736163 696c2220 7261656e         case "linear
   1d498:	200a3a22 20202020 20202020 20202020     ":.             
   1d4a8:	20202020 63202020 20657361 6e696c22            case "lin
   1d4b8:	0a3a2265 20202020 20202020 20202020     e":.            
   1d4c8:	20202020 20202020 20202020 696c2e73                 s.li
   1d4d8:	6f54656e 202c4e28 203b2950 61657262     neTo(N, P); brea
   1d4e8:	200a3b6b 20202020 20202020 20202020     k;.             
   1d4f8:	20202020 63202020 20657361 7a656222            case "bez
   1d508:	22726569 20200a3a 20202020 20202020     ier":.          
   1d518:	20202020 20202020 65642020 6c756166               defaul
   1d528:	200a3a74 20202020 20202020 20202020     t:.             
   1d538:	20202020 20202020 73202020 7a65622e                s.bez
   1d548:	43726569 65767275 4d286f54 2e687461     ierCurveTo(Math.
   1d558:	6e756f72 62282864 4e202b20 202f2029     round((b + N) / 
   1d568:	202c2932 4d202c56 2e687461 6e756f72     2), V, Math.roun
   1d578:	20622864 294e202b 32202f20 2c50202c     d(b + N) / 2, P,
   1d588:	202c4e20 203b2950 61657262 200a3b6b      N, P); break;. 
   1d598:	20202020 20202020 20202020 20202020                     
   1d5a8:	63202020 20657361 65747322 0a3a2270        case "step":.
   1d5b8:	20202020 20202020 20202020 20202020                     
   1d5c8:	20202020 20202020 696c2e73 6f54656e             s.lineTo
   1d5d8:	202c4e28 202c2956 696c2e73 6f54656e     (N, V), s.lineTo
   1d5e8:	202c4e28 7d202950 2020200a 20202020     (N, P) }.       
   1d5f8:	20202020 20202020 3d206220 202c4e20              b = N, 
   1d608:	203d2056 0a7d2050 20202020 20202020     V = P }.        
   1d618:	20202020 656c2e77 6874676e 31203e20         w.length > 1
   1d628:	20262620 662e7828 536c6c69 656c7974      && (x.fillStyle
   1d638:	20262620 6c2e7328 54656e69 2e72286f      && (s.lineTo(r.
   1d648:	74646977 202b2068 696c2e78 6957656e     width + x.lineWi
   1d658:	20687464 2c31202b 2c295620 6c2e7320     dth + 1, V), s.l
   1d668:	54656e69 2e72286f 74646977 202b2068     ineTo(r.width + 
   1d678:	696c2e78 6957656e 20687464 2c31202b     x.lineWidth + 1,
   1d688:	682e7220 68676965 202b2074 696c2e78      r.height + x.li
   1d698:	6957656e 20687464 2931202b 2e73202c     neWidth + 1), s.
   1d6a8:	656e696c 79286f54 2e72202c 67696568     lineTo(y, r.heig
   1d6b8:	2b207468 6c2e7820 57656e69 68746469     ht + x.lineWidth
   1d6c8:	73202c29 6c69662e 7974536c 3d20656c     ), s.fillStyle =
   1d6d8:	662e7820 536c6c69 656c7974 2e73202c      x.fillStyle, s.
   1d6e8:	6c6c6966 2c292928 732e7820 6b6f7274     fill()), x.strok
   1d6f8:	79745365 2620656c 6e222026 22656e6f     eStyle && "none"
   1d708:	3d3d2120 732e7820 6b6f7274 79745365      !== x.strokeSty
   1d718:	2620656c 2e732026 6f727473 2928656b     le && s.stroke()
   1d728:	2e73202c 736f6c63 74615065 29292868     , s.closePath())
   1d738:	2e73202c 74736572 2865726f 207d2029     , s.restore() } 
   1d748:	28206669 6c2e6e21 6c656261 69642e73     if (!n.labels.di
   1d758:	6c626173 26206465 69212026 4e614e73     sabled && !isNaN
   1d768:	69687428 61762e73 5265756c 65676e61     (this.valueRange
   1d778:	6e696d2e 26262029 73692120 284e614e     .min) && !isNaN(
   1d788:	73696874 6c61762e 61526575 2e65676e     this.valueRange.
   1d798:	2978616d 207b2029 20726176 203d204d     max)) { var M = 
   1d7a8:	4d792e6e 6f467861 74616d72 28726574     n.yMaxFormatter(
   1d7b8:	73696874 6c61762e 61526575 2e65676e     this.valueRange.
   1d7c8:	2c78616d 6c2e6e20 6c656261 72702e73     max, n.labels.pr
   1d7d8:	73696365 296e6f69 20200a2c 20202020     ecision),.      
   1d7e8:	20202020 20202020 206b2020 2e6e203d               k = n.
   1d7f8:	6e694d79 6d726f46 65747461 68742872     yMinFormatter(th
   1d808:	762e7369 65756c61 676e6152 696d2e65     is.valueRange.mi
   1d818:	6e202c6e 62616c2e 2e736c65 63657270     n, n.labels.prec
   1d828:	6f697369 0a2c296e 20202020 20202020     ision),.        
   1d838:	20202020 20202020 203d2046 63732e6e             F = n.sc
   1d848:	6c6c6f72 6b636142 64726177 203f2073     rollBackwards ? 
   1d858:	203a2030 69772e72 20687464 2e73202d     0 : r.width - s.
   1d868:	7361656d 54657275 28747865 772e294d     measureText(M).w
   1d878:	68746469 32202d20 20200a2c 20202020     idth - 2,.      
   1d888:	20202020 20202020 20522020 2e6e203d               R = n.
   1d898:	6f726373 61426c6c 61776b63 20736472     scrollBackwards 
   1d8a8:	2030203f 2e72203a 74646977 202d2068     ? 0 : r.width - 
   1d8b8:	656d2e73 72757361 78655465 296b2874     s.measureText(k)
   1d8c8:	6469772e 2d206874 0a3b3220 20202020     .width - 2;.    
   1d8d8:	20202020 20202020 69662e73 74536c6c             s.fillSt
   1d8e8:	20656c79 2e6e203d 6562616c 662e736c     yle = n.labels.f
   1d8f8:	536c6c69 656c7974 2e73202c 6c6c6966     illStyle, s.fill
   1d908:	74786554 202c4d28 6e202c46 62616c2e     Text(M, F, n.lab
   1d918:	2e736c65 746e6f66 657a6953 73202c29     els.fontSize), s
   1d928:	6c69662e 7865546c 2c6b2874 202c5220     .fillText(k, R, 
   1d938:	65682e72 74686769 32202d20 207d2029     r.height - 2) } 
   1d948:	28206669 69742e6e 7473656d 46706d61     if (n.timestampF
   1d958:	616d726f 72657474 20262620 72672e6e     ormatter && n.gr
   1d968:	6d2e6469 696c6c69 72655073 656e694c     id.millisPerLine
   1d978:	30203e20 207b2029 20726176 203d2041      > 0) { var A = 
   1d988:	63732e6e 6c6c6f72 6b636142 64726177     n.scrollBackward
   1d998:	203f2073 656d2e73 72757361 78655465     s ? s.measureTex
   1d9a8:	296b2874 6469772e 3a206874 772e7220     t(k).width : r.w
   1d9b8:	68746469 73202d20 61656d2e 65727573     idth - s.measure
   1d9c8:	74786554 2e296b28 74646977 202b2068     Text(k).width + 
   1d9d8:	66203b34 2820726f 203d2064 202d2074     4; for (d = t - 
   1d9e8:	20252074 72672e6e 6d2e6469 696c6c69     t % n.grid.milli
   1d9f8:	72655073 656e694c 2064203b 6c203d3e     sPerLine; d >= l
   1da08:	2064203b 6e203d2d 6972672e 696d2e64     ; d -= n.grid.mi
   1da18:	73696c6c 4c726550 29656e69 75207b20     llisPerLine) { u
   1da28:	68203d20 3b296428 20666920 2e6e2128      = h(d); if (!n.
   1da38:	6f726373 61426c6c 61776b63 20736472     scrollBackwards 
   1da48:	75202626 41203c20 207c7c20 63732e6e     && u < A || n.sc
   1da58:	6c6c6f72 6b636142 64726177 26262073     rollBackwards &&
   1da68:	3e207520 20294120 6176207b 20422072      u > A) { var B 
   1da78:	656e203d 61442077 64286574 200a2c29     = new Date(d),. 
   1da88:	20202020 20202020 20202020 20202020                     
   1da98:	20202020 4c202020 6e203d20 6d69742e            L = n.tim
   1daa8:	61747365 6f46706d 74616d72 28726574     estampFormatter(
   1dab8:	0a2c2942 20202020 20202020 20202020     B),.            
   1dac8:	20202020 20202020 20202020 203d2057                 W = 
   1dad8:	656d2e73 72757361 78655465 294c2874     s.measureText(L)
   1dae8:	6469772e 0a3b6874 20202020 20202020     .width;.        
   1daf8:	20202020 20202020 20202020 203d2041                 A = 
   1db08:	63732e6e 6c6c6f72 6b636142 64726177     n.scrollBackward
   1db18:	203f2073 202b2075 202b2057 203a2032     s ? u + W + 2 : 
   1db28:	202d2075 202d2057 73202c32 6c69662e     u - W - 2, s.fil
   1db38:	7974536c 3d20656c 6c2e6e20 6c656261     lStyle = n.label
   1db48:	69662e73 74536c6c 2c656c79 732e6e20     s.fillStyle, n.s
   1db58:	6c6f7263 6361426c 7261776b 3f207364     crollBackwards ?
   1db68:	662e7320 546c6c69 28747865 75202c4c      s.fillText(L, u
   1db78:	2e72202c 67696568 2d207468 20293220     , r.height - 2) 
   1db88:	2e73203a 6c6c6966 74786554 202c4c28     : s.fillText(L, 
   1db98:	202d2075 72202c57 6965682e 20746867     u - W, r.height 
   1dba8:	2932202d 7d207d20 200a7d20 20202020     - 2) } } }.     
   1dbb8:	73202020 7365722e 65726f74 7d202928        s.restore() }
   1dbc8:	2e61202c 656d6974 6d726f46 65747461     , a.timeFormatte
   1dbd8:	203d2072 636e7566 6e6f6974 20296528     r = function(e) 
   1dbe8:	20200a7b 20202020 75662020 6974636e     {.        functi
   1dbf8:	74206e6f 20296528 6572207b 6e727574     on t(e) { return
   1dc08:	20652820 3031203c 22203f20 3a202230      (e < 10 ? "0" :
   1dc18:	29222220 65202b20 72207d20 72757465      "") + e } retur
   1dc28:	2874206e 65672e65 756f4874 29287372     n t(e.getHours()
   1dc38:	202b2029 20223a22 2874202b 65672e65     ) + ":" + t(e.ge
   1dc48:	6e694d74 73657475 20292928 3a22202b     tMinutes()) + ":
   1dc58:	202b2022 2e652874 53746567 6e6f6365     " + t(e.getSecon
   1dc68:	29287364 2c7d2029 542e6520 53656d69     ds()) }, e.TimeS
   1dc78:	65697265 203d2073 65202c69 6f6d532e     eries = i, e.Smo
   1dc88:	6968746f 61684365 3d207472 7d206120     othieChart = a }
   1dc98:	6e752228 69666564 2264656e 203d3d20     ("undefined" == 
   1dca8:	65707974 6520666f 726f7078 3f207374     typeof exports ?
   1dcb8:	69687420 203a2073 6f707865 29737472      this : exports)
   1dcc8:	0000003b                                ;...

0001dccc <data_stats_shtml>:
   1dccc:	6174732f 732e7374 6c6d7468 44213c00     /stats.shtml.<!D
   1dcdc:	5954434f 48204550 204c4d54 4c425550     OCTYPE HTML PUBL
   1dcec:	22204349 572f2f2d 2f2f4333 20445444     IC "-//W3C//DTD 
   1dcfc:	4c4d5448 302e3420 72542031 69736e61     HTML 4.01 Transi
   1dd0c:	6e6f6974 2f2f6c61 20224e45 74746822     tional//EN" "htt
   1dd1c:	2f2f3a70 2e777777 6f2e3377 542f6772     p://www.w3.org/T
   1dd2c:	74682f52 2f346c6d 736f6f6c 74642e65     R/html4/loose.dt
   1dd3c:	0d3e2264 74683c0a 0d3e6c6d 3c20200a     d">..<html>..  <
   1dd4c:	64616568 200a0d3e 3c202020 6c746974     head>..    <titl
   1dd5c:	72463e65 54526565 6f2e534f 75206772     e>FreeRTOS.org u
   1dd6c:	57205049 73204245 65767265 65642072     IP WEB server de
   1dd7c:	2f3c6f6d 6c746974 0a0d3e65 2f3c2020     mo</title>..  </
   1dd8c:	64616568 200a0d3e 4f423c20 0d3e5944     head>..  <BODY>.
   1dd9c:	6f663c0a 6620746e 3d656361 69726122     .<font face="ari
   1ddac:	3e226c61 613c0a0d 65726820 69223d66     al">..<a href="i
   1ddbc:	7865646e 7468732e 3e226c6d 6b736154     ndex.shtml">Task
   1ddcc:	61745320 2f3c7374 3c203e61 3c7c3e62      Stats</a> <b>|<
   1dddc:	203e622f 6820613c 3d666572 6e757222     /b> <a href="run
   1ddec:	656d6974 7468732e 3e226c6d 206e7552     time.shtml">Run 
   1ddfc:	656d6954 61745320 2f3c7374 3c203e61     Time Stats</a> <
   1de0c:	3c7c3e62 203e622f 6820613c 3d666572     b>|</b> <a href=
   1de1c:	61747322 732e7374 6c6d7468 43543e22     "stats.shtml">TC
   1de2c:	74532050 3c737461 203e612f 7c3e623c     P Stats</a> <b>|
   1de3c:	3e622f3c 20613c20 66657268 6374223d     </b> <a href="tc
   1de4c:	68732e70 226c6d74 6e6f433e 7463656e     p.shtml">Connect
   1de5c:	736e6f69 3e612f3c 3e623c20 622f3c7c     ions</a> <b>|</b
   1de6c:	613c203e 65726820 68223d66 3a707474     > <a href="http:
   1de7c:	77772f2f 72662e77 74726565 6f2e736f     //www.freertos.o
   1de8c:	222f6772 6572463e 4f545265 6f482053     rg/">FreeRTOS Ho
   1de9c:	6170656d 2f3c6567 3c203e61 3c7c3e62     mepage</a> <b>|<
   1deac:	203e622f 6820613c 3d666572 2e6f6922     /b> <a href="io.
   1debc:	6d746873 493e226c 612f3c4f 623c203e     shtml">IO</a> <b
   1decc:	2f3c7c3e 3c203e62 72682061 223d6665     >|</b> <a href="
   1dedc:	6f676f6c 67706a2e 37333e22 706a204b     logo.jpg">37K jp
   1deec:	612f3c67 3c0a0d3e 3c3e7262 0a0d3e70     g</a>..<br><p>..
   1defc:	3e72683c 623c0a0d 703c3e72 3c0a0d3e     <hr>..<br><p>..<
   1df0c:	4e3e3268 6f777465 73206b72 69746174     h2>Network stati
   1df1c:	63697473 682f3c73 0a0d3e32 6261743c     stics</h2>..<tab
   1df2c:	7720656c 68746469 3033223d 62202230     le width="300" b
   1df3c:	6564726f 30223d72 0a0d3e22 3e72743c     order="0">..<tr>
   1df4c:	2064743c 67696c61 6c223d6e 22746665     <td align="left"
   1df5c:	6f663c3e 6620746e 3d656361 756f6322     ><font face="cou
   1df6c:	72656972 703c3e22 0d3e6572 2050490a     rier"><pre>..IP 
   1df7c:	20202020 20202020 61502020 74656b63               Packet
   1df8c:	65722073 76696563 0a0d6465 20202020     s received..    
   1df9c:	20202020 20202020 63615020 7374656b              Packets
   1dfac:	6e657320 200a0d74 20202020 20202020      sent..         
   1dfbc:	20202020 77726f46 64656461 20200a0d         Forwaded..  
   1dfcc:	20202020 20202020 44202020 70706f72                Dropp
   1dfdc:	0a0d6465 65205049 726f7272 20202073     ed..IP errors   
   1dfec:	20504920 73726576 2f6e6f69 64616568      IP version/head
   1dffc:	6c207265 74676e65 200a0d68 20202020     er length..     
   1e00c:	20202020 20202020 6c205049 74676e65             IP lengt
   1e01c:	68202c68 20686769 65747962 20200a0d     h, high byte..  
   1e02c:	20202020 20202020 49202020 656c2050                IP le
   1e03c:	6874676e 6f6c202c 79622077 0a0d6574     ngth, low byte..
   1e04c:	20202020 20202020 20202020 20504920                  IP 
   1e05c:	67617266 746e656d 200a0d73 20202020     fragments..     
   1e06c:	20202020 20202020 64616548 63207265             Header c
   1e07c:	6b636568 0d6d7573 2020200a 20202020     hecksum..       
   1e08c:	20202020 72572020 20676e6f 746f7270           Wrong prot
   1e09c:	6c6f636f 43490a0d 2009504d 20202020     ocol..ICMP.     
   1e0ac:	6b636150 20737465 65636572 64657669     Packets received
   1e0bc:	20200a0d 20202020 20202020 50202020     ..             P
   1e0cc:	656b6361 73207374 0d746e65 2020200a     ackets sent..   
   1e0dc:	20202020 20202020 61502020 74656b63               Packet
   1e0ec:	72642073 6570706f 200a0d64 20202020     s dropped..     
   1e0fc:	20202020 20202020 65707954 72726520             Type err
   1e10c:	0d73726f 2020200a 20202020 20202020     ors..           
   1e11c:	68432020 736b6365 65206d75 726f7272       Checksum error
   1e12c:	540a0d73 20205043 20202020 20202020     s..TCP          
   1e13c:	6b636150 20737465 65636572 64657669     Packets received
   1e14c:	20200a0d 20202020 20202020 50202020     ..             P
   1e15c:	656b6361 73207374 0d746e65 2020200a     ackets sent..   
   1e16c:	20202020 20202020 61502020 74656b63               Packet
   1e17c:	72642073 6570706f 200a0d64 20202020     s dropped..     
   1e18c:	20202020 20202020 63656843 6d75736b             Checksum
   1e19c:	72726520 0d73726f 2020200a 20202020      errors..       
   1e1ac:	20202020 61442020 70206174 656b6361           Data packe
   1e1bc:	77207374 6f687469 41207475 0d734b43     ts without ACKs.
   1e1cc:	2020200a 20202020 20202020 65522020     .             Re
   1e1dc:	73746573 20200a0d 20202020 20202020     sets..          
   1e1ec:	52202020 61727465 696d736e 6f697373        Retransmissio
   1e1fc:	0d61736e 2020200a 20202020 20202020     nsa..           
   1e20c:	79532020 6f74206e 6f6c6320 20646573       Syn to closed 
   1e21c:	74726f70 44550a0d 20202050 20202020     port..UDP       
   1e22c:	50202020 656b6361 64207374 70706f72        Packets dropp
   1e23c:	0a0d6465 20202020 20202020 20202020     ed..            
   1e24c:	63615020 7374656b 63657220 65766965      Packets receive
   1e25c:	200a0d64 20202020 20202020 20202020     d..             
   1e26c:	6b636150 20737465 746e6573 20200a0d     Packets sent..  
   1e27c:	20202020 20202020 50202020 656b6361                Packe
   1e28c:	63207374 72656b68 090a0d72 20202020     ts chkerr...    
   1e29c:	206f4e20 6e6e6f63 69746365 61206e6f      No connection a
   1e2ac:	696c6176 656c6261 2f3c0a0d 3e657270     valiable..</pre>
   1e2bc:	6f662f3c 3c3e746e 3e64742f 3e64743c     </font></td><td>
   1e2cc:	6e6f663c 61662074 223d6563 72756f63     <font face="cour
   1e2dc:	22726569 72703c3e 21253e65 74656e20     ier"><pre>%! net
   1e2ec:	6174732d 0a0d7374 72702f3c 2f3c3e65     -stats..</pre></
   1e2fc:	746e6f66 742f3c3e 2f3c3e64 6c626174     font></td></tabl
   1e30c:	0a0d3e65 6f662f3c 0d3e746e 622f3c0a     e>..</font>..</b
   1e31c:	3e79646f 2f3c0a0d 6c6d7468 000a0d3e     ody>..</html>...

0001e32c <data_tcp_shtml>:
   1e32c:	7063742f 7468732e 3c006c6d 434f4421     /tcp.shtml.<!DOC
   1e33c:	45505954 4d544820 5550204c 43494c42     TYPE HTML PUBLIC
   1e34c:	2f2d2220 4333572f 54442f2f 54482044      "-//W3C//DTD HT
   1e35c:	34204c4d 2031302e 6e617254 69746973     ML 4.01 Transiti
   1e36c:	6c616e6f 4e452f2f 68222022 3a707474     onal//EN" "http:
   1e37c:	77772f2f 33772e77 67726f2e 2f52542f     //www.w3.org/TR/
   1e38c:	6c6d7468 6f6c2f34 2e65736f 22647464     html4/loose.dtd"
   1e39c:	3c0a0d3e 6c6d7468 200a0d3e 65683c20     >..<html>..  <he
   1e3ac:	0d3e6461 2020200a 69743c20 3e656c74     ad>..    <title>
   1e3bc:	65657246 534f5452 67726f2e 50497520     FreeRTOS.org uIP
   1e3cc:	42455720 72657320 20726576 6f6d6564      WEB server demo
   1e3dc:	69742f3c 3e656c74 20200a0d 65682f3c     </title>..  </he
   1e3ec:	0d3e6461 3c20200a 59444f42 3c0a0d3e     ad>..  <BODY>..<
   1e3fc:	746e6f66 63616620 61223d65 6c616972     font face="arial
   1e40c:	0a0d3e22 6820613c 3d666572 646e6922     ">..<a href="ind
   1e41c:	732e7865 6c6d7468 61543e22 53206b73     ex.shtml">Task S
   1e42c:	73746174 3e612f3c 3e623c20 622f3c7c     tats</a> <b>|</b
   1e43c:	613c203e 65726820 72223d66 69746e75     > <a href="runti
   1e44c:	732e656d 6c6d7468 75523e22 6954206e     me.shtml">Run Ti
   1e45c:	5320656d 73746174 3e612f3c 3e623c20     me Stats</a> <b>
   1e46c:	622f3c7c 613c203e 65726820 73223d66     |</b> <a href="s
   1e47c:	73746174 7468732e 3e226c6d 20504354     tats.shtml">TCP 
   1e48c:	74617453 612f3c73 623c203e 2f3c7c3e     Stats</a> <b>|</
   1e49c:	3c203e62 72682061 223d6665 2e706374     b> <a href="tcp.
   1e4ac:	6d746873 433e226c 656e6e6f 6f697463     shtml">Connectio
   1e4bc:	2f3c736e 3c203e61 3c7c3e62 203e622f     ns</a> <b>|</b> 
   1e4cc:	6820613c 3d666572 74746822 2f2f3a70     <a href="http://
   1e4dc:	2e777777 65657266 736f7472 67726f2e     www.freertos.org
   1e4ec:	463e222f 52656572 20534f54 656d6f48     /">FreeRTOS Home
   1e4fc:	65676170 3e612f3c 3e623c20 622f3c7c     page</a> <b>|</b
   1e50c:	613c203e 65726820 69223d66 68732e6f     > <a href="io.sh
   1e51c:	226c6d74 3c4f493e 203e612f 7c3e623c     tml">IO</a> <b>|
   1e52c:	3e622f3c 20613c20 66657268 6f6c223d     </b> <a href="lo
   1e53c:	6a2e6f67 3e226770 204b3733 3c67706a     go.jpg">37K jpg<
   1e54c:	0d3e612f 72623c0a 3e703c3e 683c0a0d     /a>..<br><p>..<h
   1e55c:	0a0d3e72 3e72623c 683c0a0d 654e3e32     r>..<br>..<h2>Ne
   1e56c:	726f7774 6f63206b 63656e6e 6e6f6974     twork connection
   1e57c:	682f3c73 0a0d3e32 0d3e703c 61743c0a     s</h2>..<p>..<ta
   1e58c:	3e656c62 743c0a0d 743c3e72 6f4c3e68     ble>..<tr><th>Lo
   1e59c:	3c6c6163 3e68742f 3e68743c 6f6d6552     cal</th><th>Remo
   1e5ac:	2f3c6574 3c3e6874 533e6874 65746174     te</th><th>State
   1e5bc:	68742f3c 68743c3e 7465523e 736e6172     </th><th>Retrans
   1e5cc:	7373696d 736e6f69 68742f3c 68743c3e     missions</th><th
   1e5dc:	6d69543e 2f3c7265 3c3e6874 463e6874     >Timer</th><th>F
   1e5ec:	7367616c 68742f3c 742f3c3e 0a0d3e72     lags</th></tr>..
   1e5fc:	74202125 632d7063 656e6e6f 6f697463     %! tcp-connectio
   1e60c:	0a0d736e 72702f3c 2f3c3e65 746e6f66     ns..</pre></font
   1e61c:	3c0a0d3e 6e6f662f 0a0d3e74 6f622f3c     >..</font>..</bo
   1e62c:	0d3e7964 682f3c0a 3e6c6d74 0a0d0a0d     dy>..</html>....
   1e63c:	00000000                                ....

0001e640 <file_404_html>:
   1e640:	00000000 000161b0 000161ba 000000a8     .....a...a......
   1e650:	00000000                                ....

0001e654 <file_index_html>:
   1e654:	0001e640 00016264 00016270 000047e7     @...db..pb...G..
   1e664:	00000000                                ....

0001e668 <file_io_shtml>:
   1e668:	0001e654 0001aa58 0001aa62 00000338     T...X...b...8...
   1e678:	00000000                                ....

0001e67c <file_runtime_shtml>:
   1e67c:	0001e668 0001ad9c 0001adab 0000036c     h...........l...
   1e68c:	00000000                                ....

0001e690 <file_smoothie_min_js>:
   1e690:	0001e67c 0001b118 0001b129 00002ba1     |.......)....+..
   1e6a0:	00000000                                ....

0001e6a4 <file_stats_shtml>:
   1e6a4:	0001e690 0001dccc 0001dcd9 00000653     ............S...
   1e6b4:	00000000                                ....

0001e6b8 <file_tcp_shtml>:
   1e6b8:	0001e6a4 0001e32c 0001e337 00000306     ....,...7.......
   1e6c8:	00000000 454c4449 00000000 09632509     ....IDLE.....%c.
   1e6d8:	25097525 75250975 00000a0d 09752509     %u.%u.%u.....%u.
   1e6e8:	25752509 000a0d25 09752509 25313c09     .%u%%....%u..<1%
   1e6f8:	000a0d25 20726d54 00637653              %...Tmr Svc.

0001e704 <heapSTRUCT_SIZE>:
   1e704:	00000008                                ....

0001e708 <pcInterruptPriorityRegisters>:
   1e708:	e000e3f0                                ....

0001e70c <_global_impure_ptr>:
   1e70c:	200000d0 00000043                       ... C...

0001e714 <_init>:
   1e714:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   1e716:	bf00      	nop
   1e718:	bcf8      	pop	{r3, r4, r5, r6, r7}
   1e71a:	bc08      	pop	{r3}
   1e71c:	469e      	mov	lr, r3
   1e71e:	4770      	bx	lr

0001e720 <_fini>:
   1e720:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   1e722:	bf00      	nop
   1e724:	bcf8      	pop	{r3, r4, r5, r6, r7}
   1e726:	bc08      	pop	{r3}
   1e728:	469e      	mov	lr, r3
   1e72a:	4770      	bx	lr

0001e72c <__frame_dummy_init_array_entry>:
   1e72c:	0485 0000                                   ....

0001e730 <__do_global_dtors_aux_fini_array_entry>:
   1e730:	0471 0000                                   q...
