// Seed: 2607004006
module module_0;
  assign id_1 = this;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  timeunit 1ps;
  tri1 id_5;
  wire id_6;
  module_0();
  always id_5.id_2 = 1;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  output wire id_9;
  inout wire id_8;
  input wire id_7;
  input wire id_6;
  inout wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_4 = id_8;
  id_10 :
  assert property (@(id_2 or posedge 1'b0) id_5) id_9 = id_3;
  wire id_11;
  wire id_12, id_13;
  always @(id_5) $display(1 >= 1 > id_3.id_6);
  wand id_14 = id_5, id_15;
  wire id_16;
  tri1 id_17 = id_14, id_18;
  assign id_11 = id_5;
  id_19(
      1
  ); module_0();
endmodule
