set_global_assignment -name VHDL_FILE    [file join $::quartus(qip_path) pcm.vhd        ]
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) jt5205.v       ]
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) jt5205_adpcm.v ]
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) jt5205_timing.v]
