library ieee;
use ieee.std_logic_1164.all;

entity pwm is
port(clk: in std_logic;
	  led0,led1,led2,led3,led4,led5,led6,ld7,led8: out std_logic);
end entity;

architecture arqleds of leds is
signal clkl: std_logic;
signal a0: integer :=10;
signal a1: integer :=120;
signal a2: integer :=230;
signal a3: integer :=340;
signal a4: integer :=450;
signal a5: integer :=560;
signal a6: integer :=670;
signal a7: integer :=880;
signal a8: integer :=920;
begin
	u1: entity work.divf(arqdivf) generic map(100000) port map(clk,clkl);
	u2: entity work.senal(arqsenal) port map(clkl,a0,led0);
	u3: entity work.senal(arqsenal) port map(clkl,a1,led1);
	u4: entity work.senal(arqsenal) port map(clkl,a2,led2);
	u5: entity work.senal(arqsenal) port map(clkl,a3,led3);
	u6: entity work.senal(arqsenal) port map(clkl,a4,led4);
	u7: entity work.senal(arqsenal) port map(clkl,a5,led5);
	u8: entity work.senal(arqsenal) port map(clkl,a6,led6);
	u9: entity work.senal(arqsenal) port map(clkl,a7,led7);
	u10: entity work.senal(arqsenal) port map(clkl,a8,led8);
end architecture;