# laguage_verilog
ready verilog modules
