INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Labs-in-Vivado/COMP541/Lab7/Lab7.srcs/sources_1/imports/new/fulladder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Labs-in-Vivado/COMP541/Lab7/Lab7.srcs/sources_1/imports/new/logical.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module logical
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Labs-in-Vivado/COMP541/Lab7/Lab7.srcs/sources_1/imports/Downloads/register_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Labs-in-Vivado/COMP541/Lab7/Lab7.srcs/sources_1/imports/new/shifter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Labs-in-Vivado/COMP541/Lab7/Lab7.srcs/sources_1/imports/Downloads/datapath_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath_test
WARNING: [VRFC 10-3380] identifier 'ERROR_RD1' is used before its declaration [C:/Labs-in-Vivado/COMP541/Lab7/Lab7.srcs/sources_1/imports/Downloads/datapath_test.sv:108]
INFO: [VRFC 10-311] analyzing module selfcheck
