#! /usr/remote/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x1c99b40 .scope module, "jumptest" "jumptest" 2 21;
 .timescale 0 0;
v0x1cf0590_0 .net "PC", 31 0, v0x1cefba0_0;  1 drivers
v0x1cf06c0_0 .var "PCCon", 31 0;
v0x1cf07d0_0 .var "PCPlus4", 31 0;
v0x1cf0870_0 .var "instr", 31 0;
v0x1cf0910_0 .var "jump", 0 0;
S_0x1c8e8d0 .scope module, "j" "jump" 2 27, 2 1 0, S_0x1c99b40;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr"
    .port_info 1 /INPUT 32 "PCPlus4"
    .port_info 2 /INPUT 32 "PCCon"
    .port_info 3 /INPUT 1 "jump"
    .port_info 4 /OUTPUT 32 "PC"
v0x1cefe00_0 .net "PC", 31 0, v0x1cefba0_0;  alias, 1 drivers
v0x1cefee0_0 .net "PCCon", 31 0, v0x1cf06c0_0;  1 drivers
v0x1ceffb0_0 .var "PCHigh", 3 0;
v0x1cf0080_0 .var "PCLow", 27 0;
v0x1cf0160_0 .var "PCNew", 31 0;
v0x1cf0270_0 .net "PCPlus4", 31 0, v0x1cf07d0_0;  1 drivers
v0x1cf0330_0 .net "instr", 31 0, v0x1cf0870_0;  1 drivers
v0x1cf0410_0 .net "jump", 0 0, v0x1cf0910_0;  1 drivers
E_0x1c3d7c0 .event edge, v0x1cf0270_0, v0x1cf0330_0, v0x1cf0080_0, v0x1ceffb0_0;
S_0x1c14ac0 .scope module, "mux" "mux" 2 11, 3 1 0, S_0x1c8e8d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1"
    .port_info 1 /INPUT 32 "in2"
    .port_info 2 /INPUT 1 "select"
    .port_info 3 /OUTPUT 32 "out"
v0x1cc8350_0 .net "in1", 31 0, v0x1cf06c0_0;  alias, 1 drivers
v0x1cefac0_0 .net "in2", 31 0, v0x1cf0160_0;  1 drivers
v0x1cefba0_0 .var "out", 31 0;
v0x1cefc90_0 .net "select", 0 0, v0x1cf0910_0;  alias, 1 drivers
E_0x1be36a0 .event edge, v0x1cefc90_0, v0x1cc8350_0, v0x1cefac0_0;
S_0x1c9cbe0 .scope module, "mux_5" "mux_5" 3 37;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1"
    .port_info 1 /INPUT 5 "in2"
    .port_info 2 /INPUT 1 "select"
    .port_info 3 /OUTPUT 5 "out"
o0x7fd3e90a3348 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0x1cf0ab0_0 .net "in1", 4 0, o0x7fd3e90a3348;  0 drivers
o0x7fd3e90a3378 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0x1cf0bb0_0 .net "in2", 4 0, o0x7fd3e90a3378;  0 drivers
v0x1cf0c90_0 .var "out", 4 0;
o0x7fd3e90a33d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x1cf0d50_0 .net "select", 0 0, o0x7fd3e90a33d8;  0 drivers
E_0x1cf0a50 .event edge, v0x1cf0d50_0, v0x1cf0ab0_0, v0x1cf0bb0_0;
S_0x1ccea60 .scope module, "test_cpu" "test_cpu" 4 3;
 .timescale 0 0;
v0x1d0bb80_0 .var "clk", 0 0;
S_0x1cf0e90 .scope module, "cpu" "cpu" 4 6, 5 16 0, S_0x1ccea60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
L_0x1d0c050 .functor AND 1, v0x1cf22b0_0, L_0x1d0bf10, C4<1>, C4<1>;
L_0x1d0c300 .functor AND 1, v0x1cf22b0_0, L_0x1d0c260, C4<1>, C4<1>;
v0x1d07100_0 .net "ALUControlD", 2 0, v0x1cf21d0_0;  1 drivers
v0x1d07230_0 .net "ALUControlE", 2 0, v0x1cf4830_0;  1 drivers
v0x1d07340_0 .net "ALUOutE", 31 0, v0x1cf1970_0;  1 drivers
v0x1d07430_0 .net "ALUOutM", 31 0, v0x1cfddf0_0;  1 drivers
v0x1d074f0_0 .net "ALUOutW", 31 0, v0x1d061f0_0;  1 drivers
v0x1d07650_0 .net "ALUSrcD", 0 0, v0x1cf20f0_0;  1 drivers
v0x1d07740_0 .net "ALUSrcE", 0 0, v0x1cf49e0_0;  1 drivers
v0x1d07830_0 .net "BranchD", 0 0, v0x1cf22b0_0;  1 drivers
v0x1d078d0_0 .net "EqualD1", 31 0, v0x1d01a90_0;  1 drivers
v0x1d07a20_0 .net "EqualD2", 31 0, v0x1d020d0_0;  1 drivers
v0x1d07ac0_0 .net "FlushE", 0 0, v0x1cf6c60_0;  1 drivers
v0x1d07b60_0 .net "ForwardAD", 0 0, v0x1cf6d20_0;  1 drivers
v0x1d07c50_0 .net "ForwardAE", 1 0, v0x1cf6df0_0;  1 drivers
v0x1d07d40_0 .net "ForwardBD", 0 0, v0x1cf6e90_0;  1 drivers
v0x1d07e30_0 .net "ForwardBE", 1 0, v0x1cf6fa0_0;  1 drivers
v0x1d07f40_0 .net "Jump", 0 0, v0x1cf2380_0;  1 drivers
v0x1d07fe0_0 .net "JumpLinkD", 0 0, v0x1cf2440_0;  1 drivers
v0x1d08190_0 .net "JumpLinkE", 0 0, v0x1cf4de0_0;  1 drivers
v0x1d08280_0 .net "JumpLinkM", 0 0, v0x1cfe0a0_0;  1 drivers
v0x1d08370_0 .net "JumpLinkW", 0 0, v0x1d06450_0;  1 drivers
v0x1d08460_0 .net "JumpRegister", 0 0, v0x1cf2550_0;  1 drivers
v0x1d08500_0 .net "MemRead", 0 0, v0x1cf2610_0;  1 drivers
v0x1d085f0_0 .net "MemWriteD", 0 0, v0x1cf2790_0;  1 drivers
v0x1d086e0_0 .net "MemWriteE", 0 0, v0x1cf5150_0;  1 drivers
v0x1d087d0_0 .net "MemWriteM", 0 0, v0x1cfe3a0_0;  1 drivers
v0x1d088c0_0 .net "MemtoRegD", 0 0, v0x1cf26d0_0;  1 drivers
v0x1d089b0_0 .net "MemtoRegE", 0 0, v0x1cf4fe0_0;  1 drivers
v0x1d08a50_0 .net "MemtoRegM", 0 0, v0x1cfe1e0_0;  1 drivers
v0x1d08af0_0 .net "MemtoRegW", 0 0, v0x1d06610_0;  1 drivers
v0x1d08be0_0 .net "PC", 31 0, v0x1d03d00_0;  1 drivers
v0x1d08cd0_0 .net "PCBranchD", 31 0, v0x1cff090_0;  1 drivers
v0x1d08dc0_0 .net "PCCon", 31 0, v0x1d027d0_0;  1 drivers
v0x1d08e80_0 .net "PCConnn", 31 0, v0x1cfcfa0_0;  1 drivers
v0x1d080a0_0 .net "PCF", 31 0, v0x1cf8f60_0;  1 drivers
v0x1d09180_0 .net "PCPlus4D", 31 0, v0x1cf8700_0;  1 drivers
v0x1d092b0_0 .net "PCPlus4E", 31 0, v0x1cf52c0_0;  1 drivers
v0x1d09370_0 .net "PCPlus4F", 31 0, v0x1cf1490_0;  1 drivers
v0x1d09430_0 .net "PCPlus4M", 31 0, v0x1cfe5a0_0;  1 drivers
v0x1d09540_0 .net "PCPlus4W", 31 0, v0x1d067d0_0;  1 drivers
v0x1d09650_0 .net "RD1_D", 31 0, L_0x1d0c3c0;  1 drivers
v0x1d097a0_0 .net "RD1_E", 31 0, v0x1cf5500_0;  1 drivers
v0x1d09860_0 .net "RD2_D", 31 0, L_0x1d0c430;  1 drivers
v0x1d09920_0 .net "RD2_E", 31 0, v0x1cf5750_0;  1 drivers
v0x1d09a30_0 .net "RdD", 4 0, L_0x1d0bd30;  1 drivers
v0x1d09af0_0 .net "RdE", 4 0, v0x1cf5420_0;  1 drivers
v0x1d09be0_0 .net "ReadDataM", 31 0, L_0x1d1cc50;  1 drivers
v0x1d09cf0_0 .net "ReadDataW", 31 0, v0x1d069d0_0;  1 drivers
v0x1d09e00_0 .net "RegDstD", 1 0, v0x1cf28e0_0;  1 drivers
v0x1d09f10_0 .net "RegDstE", 1 0, v0x1cf59f0_0;  1 drivers
v0x1d0a020_0 .net "RegWriteD", 0 0, v0x1cf29c0_0;  1 drivers
v0x1d0a110_0 .net "RegWriteE", 0 0, v0x1cf5bc0_0;  1 drivers
v0x1d0a1b0_0 .net "RegWriteM", 0 0, v0x1cfe710_0;  1 drivers
v0x1d0a250_0 .net "RegWriteW", 0 0, v0x1d06b70_0;  1 drivers
v0x1d0a2f0_0 .net "ResultW", 31 0, v0x1d035a0_0;  1 drivers
v0x1d0a440_0 .net "ResultWCon", 31 0, v0x1d02eb0_0;  1 drivers
v0x1d0a500_0 .net "RsD", 4 0, L_0x1d0bdd0;  1 drivers
v0x1d0a610_0 .net "RsE", 4 0, v0x1cf5d30_0;  1 drivers
v0x1d0a720_0 .net "RtD", 4 0, L_0x1d0be70;  1 drivers
v0x1d0a830_0 .net "RtE", 4 0, v0x1cf5ed0_0;  1 drivers
v0x1d0a8f0_0 .net "SignImmD", 31 0, v0x1d05b30_0;  1 drivers
v0x1d0aa00_0 .net "SignImmE", 31 0, v0x1cf6090_0;  1 drivers
v0x1d0ab10_0 .net "SrcAE", 31 0, v0x1d003c0_0;  1 drivers
v0x1d0ac20_0 .net "SrcBE", 31 0, v0x1d012d0_0;  1 drivers
v0x1d0ad30_0 .net "StallD", 0 0, v0x1cf77e0_0;  1 drivers
v0x1d0ae20_0 .net "StallF", 0 0, v0x1cf7880_0;  1 drivers
v0x1d08f20_0 .net "Std_Out", 31 0, L_0x1d0b9b0;  1 drivers
v0x1d09030_0 .net "Std_Out_Address", 31 0, v0x1d04580_0;  1 drivers
v0x1d0b2d0_0 .net "Syscall_Info", 31 0, L_0x1d0c530;  1 drivers
v0x1d0b3c0_0 .net "WriteDataE", 31 0, v0x1d00bb0_0;  1 drivers
v0x1d0b460_0 .net "WriteDataM", 31 0, v0x1cfe880_0;  1 drivers
v0x1d0b550_0 .net "WriteRegE", 4 0, v0x1cffb50_0;  1 drivers
v0x1d0b5f0_0 .net "WriteRegM", 4 0, v0x1cfe9c0_0;  1 drivers
v0x1d0b690_0 .net "WriteRegW", 4 0, v0x1d06d00_0;  1 drivers
v0x1d0b730_0 .net *"_s12", 0 0, L_0x1d0c260;  1 drivers
v0x1d0b7d0_0 .net *"_s6", 0 0, L_0x1d0bf10;  1 drivers
v0x1d0b870_0 .net "clk", 0 0, v0x1d0bb80_0;  1 drivers
v0x1d0b910_0 .net "instrD", 31 0, v0x1cf8630_0;  1 drivers
v0x1d0ba40_0 .net "instrF", 31 0, L_0x1d0c150;  1 drivers
v0x1d0bae0_0 .var "thirtyone", 4 0;
L_0x1d0bd30 .part v0x1cf8630_0, 11, 5;
L_0x1d0bdd0 .part v0x1cf8630_0, 21, 5;
L_0x1d0be70 .part v0x1cf8630_0, 16, 5;
L_0x1d0bf10 .cmp/eq 32, v0x1d01a90_0, v0x1d020d0_0;
L_0x1d0c1c0 .part v0x1cf8f60_0, 2, 30;
L_0x1d0c260 .cmp/eq 32, v0x1d01a90_0, v0x1d020d0_0;
L_0x1d0c610 .part v0x1cf8630_0, 21, 5;
L_0x1d0c7c0 .part v0x1cf8630_0, 16, 5;
L_0x1d0c860 .part v0x1cf8630_0, 0, 16;
S_0x1cf10c0 .scope module, "add4" "add4" 5 171, 6 1 0, S_0x1cf0e90;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "inval"
    .port_info 1 /OUTPUT 32 "outval"
v0x1cf1390_0 .net "inval", 31 0, v0x1cf8f60_0;  alias, 1 drivers
v0x1cf1490_0 .var "outval", 31 0;
E_0x1cf1310 .event edge, v0x1cf1390_0;
S_0x1cf15d0 .scope module, "alu" "ALU" 5 277, 7 1 0, S_0x1cf0e90;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "read_data_1"
    .port_info 1 /INPUT 32 "read_data_2_or_immediate"
    .port_info 2 /INPUT 3 "ALU_control"
    .port_info 3 /OUTPUT 32 "ALU_result"
v0x1cf1870_0 .net "ALU_control", 2 0, v0x1cf4830_0;  alias, 1 drivers
v0x1cf1970_0 .var "ALU_result", 31 0;
v0x1cf1a50_0 .net "read_data_1", 31 0, v0x1d003c0_0;  alias, 1 drivers
v0x1cf1b40_0 .net "read_data_2_or_immediate", 31 0, v0x1d012d0_0;  alias, 1 drivers
E_0x1cf1810 .event edge, v0x1cf1870_0, v0x1cf1a50_0, v0x1cf1b40_0;
S_0x1cf1cd0 .scope module, "control" "control" 5 184, 8 3 0, S_0x1cf0e90;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr"
    .port_info 1 /INPUT 32 "vreg"
    .port_info 2 /INPUT 32 "str"
    .port_info 3 /OUTPUT 2 "RegDst"
    .port_info 4 /OUTPUT 1 "Jump"
    .port_info 5 /OUTPUT 1 "Branch"
    .port_info 6 /OUTPUT 1 "MemRead"
    .port_info 7 /OUTPUT 1 "MemToReg"
    .port_info 8 /OUTPUT 3 "ALUop"
    .port_info 9 /OUTPUT 1 "RegWrite"
    .port_info 10 /OUTPUT 1 "ALUSrc"
    .port_info 11 /OUTPUT 1 "MemWrite"
    .port_info 12 /OUTPUT 1 "JumpLink"
    .port_info 13 /OUTPUT 1 "JumpReg"
v0x1cf20f0_0 .var "ALUSrc", 0 0;
v0x1cf21d0_0 .var "ALUop", 2 0;
v0x1cf22b0_0 .var "Branch", 0 0;
v0x1cf2380_0 .var "Jump", 0 0;
v0x1cf2440_0 .var "JumpLink", 0 0;
v0x1cf2550_0 .var "JumpReg", 0 0;
v0x1cf2610_0 .var "MemRead", 0 0;
v0x1cf26d0_0 .var "MemToReg", 0 0;
v0x1cf2790_0 .var "MemWrite", 0 0;
v0x1cf28e0_0 .var "RegDst", 1 0;
v0x1cf29c0_0 .var "RegWrite", 0 0;
v0x1cf2a80_0 .var "funct", 5 0;
v0x1cf2b60_0 .net "instr", 31 0, v0x1cf8630_0;  alias, 1 drivers
v0x1cf2c40_0 .var "opcode", 5 0;
v0x1cf2d20_0 .net "str", 31 0, L_0x1d0b9b0;  alias, 1 drivers
v0x1cf2e00_0 .net "vreg", 31 0, L_0x1d0c530;  alias, 1 drivers
E_0x1cf2080/0 .event edge, v0x1cf2b60_0, v0x1cf2c40_0, v0x1cf2a80_0, v0x1cf2e00_0;
E_0x1cf2080/1 .event edge, v0x1cf2d20_0;
E_0x1cf2080 .event/or E_0x1cf2080/0, E_0x1cf2080/1;
S_0x1cf3120 .scope module, "dm" "data_memory" 5 302, 9 1 0, S_0x1cf0e90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 32 "address"
    .port_info 2 /INPUT 32 "write_data"
    .port_info 3 /INPUT 1 "mem_write"
    .port_info 4 /INPUT 1 "mem_read"
    .port_info 5 /INPUT 32 "std_out_address"
    .port_info 6 /OUTPUT 32 "read_data"
    .port_info 7 /OUTPUT 32 "std_out"
L_0x1d0b9b0 .functor BUFZ 32, L_0x1d1cd40, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1cf3440_0 .net *"_s0", 31 0, L_0x1d0c9a0;  1 drivers
L_0x7fd3e905a060 .functor BUFT 1, C4<00000000000100000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1cf3540_0 .net/2s *"_s10", 31 0, L_0x7fd3e905a060;  1 drivers
v0x1cf3620_0 .net *"_s12", 31 0, L_0x1d1cde0;  1 drivers
L_0x7fd3e905a018 .functor BUFT 1, C4<00000000000100000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1cf36e0_0 .net/2s *"_s2", 31 0, L_0x7fd3e905a018;  1 drivers
v0x1cf37c0_0 .net *"_s4", 31 0, L_0x1d1ca50;  1 drivers
v0x1cf38f0_0 .net *"_s8", 31 0, L_0x1d1cd40;  1 drivers
v0x1cf39d0_0 .net "address", 31 0, v0x1cfddf0_0;  alias, 1 drivers
v0x1cf3ab0_0 .net "clk", 0 0, v0x1d0bb80_0;  alias, 1 drivers
v0x1cf3b70_0 .net "mem_read", 0 0, v0x1cf2610_0;  alias, 1 drivers
v0x1cf3ca0_0 .net "mem_write", 0 0, v0x1cfe3a0_0;  alias, 1 drivers
v0x1cf3d40 .array "mymem", 1052672 1048576, 31 0;
v0x1cf3e00_0 .net "read_data", 31 0, L_0x1d1cc50;  alias, 1 drivers
v0x1cf3ee0_0 .net "std_out", 31 0, L_0x1d0b9b0;  alias, 1 drivers
v0x1cf3fd0_0 .net "std_out_address", 31 0, v0x1d04580_0;  alias, 1 drivers
v0x1cf4090_0 .net "write_data", 31 0, v0x1cfe880_0;  alias, 1 drivers
E_0x1cf33c0 .event posedge, v0x1cf3ab0_0;
L_0x1d0c9a0 .array/port v0x1cf3d40, L_0x1d1ca50;
L_0x1d1ca50 .arith/sub 32, v0x1cfddf0_0, L_0x7fd3e905a018;
L_0x1d1cc50 .functor MUXZ 32, L_0x1d0c9a0, v0x1cfe880_0, v0x1cfe3a0_0, C4<>;
L_0x1d1cd40 .array/port v0x1cf3d40, L_0x1d1cde0;
L_0x1d1cde0 .arith/sub 32, v0x1d04580_0, L_0x7fd3e905a060;
S_0x1cf4270 .scope module, "ex_reg" "ex_reg" 5 226, 10 1 0, S_0x1cf0e90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 32 "rd1d"
    .port_info 2 /INPUT 32 "rd2d"
    .port_info 3 /INPUT 32 "signimmd"
    .port_info 4 /INPUT 1 "flushe"
    .port_info 5 /INPUT 1 "regwrited"
    .port_info 6 /INPUT 1 "memtoregd"
    .port_info 7 /INPUT 1 "memwrited"
    .port_info 8 /INPUT 1 "alusrcd"
    .port_info 9 /INPUT 1 "branchd"
    .port_info 10 /INPUT 2 "regdstd"
    .port_info 11 /INPUT 3 "alucontrold"
    .port_info 12 /INPUT 5 "rsd"
    .port_info 13 /INPUT 5 "rtd"
    .port_info 14 /INPUT 5 "rdd"
    .port_info 15 /INPUT 32 "pcplus4d"
    .port_info 16 /INPUT 1 "jumplinkd"
    .port_info 17 /OUTPUT 1 "regwrite"
    .port_info 18 /OUTPUT 1 "memtoreg"
    .port_info 19 /OUTPUT 1 "memwrite"
    .port_info 20 /OUTPUT 1 "alusrc"
    .port_info 21 /OUTPUT 2 "regdst"
    .port_info 22 /OUTPUT 3 "alucontrol"
    .port_info 23 /OUTPUT 32 "rd1"
    .port_info 24 /OUTPUT 32 "rd2"
    .port_info 25 /OUTPUT 32 "signimm"
    .port_info 26 /OUTPUT 5 "rs"
    .port_info 27 /OUTPUT 5 "rt"
    .port_info 28 /OUTPUT 5 "rd"
    .port_info 29 /OUTPUT 32 "pcplus4"
    .port_info 30 /OUTPUT 1 "jumplink"
v0x1cf4830_0 .var "alucontrol", 2 0;
v0x1cf4910_0 .net "alucontrold", 2 0, v0x1cf21d0_0;  alias, 1 drivers
v0x1cf49e0_0 .var "alusrc", 0 0;
v0x1cf4ab0_0 .net "alusrcd", 0 0, v0x1cf20f0_0;  alias, 1 drivers
v0x1cf4b80_0 .net "branchd", 0 0, v0x1cf22b0_0;  alias, 1 drivers
v0x1cf4c70_0 .net "clk", 0 0, v0x1d0bb80_0;  alias, 1 drivers
v0x1cf4d40_0 .net "flushe", 0 0, v0x1cf6c60_0;  alias, 1 drivers
v0x1cf4de0_0 .var "jumplink", 0 0;
v0x1cf4e80_0 .net "jumplinkd", 0 0, v0x1cf2440_0;  alias, 1 drivers
v0x1cf4fe0_0 .var "memtoreg", 0 0;
v0x1cf5080_0 .net "memtoregd", 0 0, v0x1cf26d0_0;  alias, 1 drivers
v0x1cf5150_0 .var "memwrite", 0 0;
v0x1cf51f0_0 .net "memwrited", 0 0, v0x1cf2790_0;  alias, 1 drivers
v0x1cf52c0_0 .var "pcplus4", 31 0;
v0x1cf5360_0 .net "pcplus4d", 31 0, v0x1cf8700_0;  alias, 1 drivers
v0x1cf5420_0 .var "rd", 4 0;
v0x1cf5500_0 .var "rd1", 31 0;
v0x1cf56b0_0 .net "rd1d", 31 0, L_0x1d0c3c0;  alias, 1 drivers
v0x1cf5750_0 .var "rd2", 31 0;
v0x1cf5830_0 .net "rd2d", 31 0, L_0x1d0c430;  alias, 1 drivers
v0x1cf5910_0 .net "rdd", 4 0, L_0x1d0bd30;  alias, 1 drivers
v0x1cf59f0_0 .var "regdst", 1 0;
v0x1cf5ad0_0 .net "regdstd", 1 0, v0x1cf28e0_0;  alias, 1 drivers
v0x1cf5bc0_0 .var "regwrite", 0 0;
v0x1cf5c60_0 .net "regwrited", 0 0, v0x1cf29c0_0;  alias, 1 drivers
v0x1cf5d30_0 .var "rs", 4 0;
v0x1cf5df0_0 .net "rsd", 4 0, L_0x1d0bdd0;  alias, 1 drivers
v0x1cf5ed0_0 .var "rt", 4 0;
v0x1cf5fb0_0 .net "rtd", 4 0, L_0x1d0be70;  alias, 1 drivers
v0x1cf6090_0 .var "signimm", 31 0;
v0x1cf6170_0 .net "signimmd", 31 0, v0x1d05b30_0;  alias, 1 drivers
S_0x1cf6730 .scope module, "hazard" "hazard" 5 341, 11 4 0, S_0x1cf0e90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "BranchD"
    .port_info 1 /INPUT 1 "MemtoRegE"
    .port_info 2 /INPUT 1 "RegWriteE"
    .port_info 3 /INPUT 1 "MemtoRegM"
    .port_info 4 /INPUT 1 "RegWriteM"
    .port_info 5 /INPUT 1 "RegWriteW"
    .port_info 6 /INPUT 5 "RsD"
    .port_info 7 /INPUT 5 "RtD"
    .port_info 8 /INPUT 5 "RsE"
    .port_info 9 /INPUT 5 "RtE"
    .port_info 10 /INPUT 5 "WriteRegE"
    .port_info 11 /INPUT 5 "WriteRegM"
    .port_info 12 /INPUT 5 "WriteRegW"
    .port_info 13 /OUTPUT 1 "StallF"
    .port_info 14 /OUTPUT 1 "StallD"
    .port_info 15 /OUTPUT 1 "ForwardAD"
    .port_info 16 /OUTPUT 1 "ForwardBD"
    .port_info 17 /OUTPUT 1 "FlushE"
    .port_info 18 /OUTPUT 2 "ForwardAE"
    .port_info 19 /OUTPUT 2 "ForwardBE"
v0x1cf6b50_0 .net "BranchD", 0 0, v0x1cf22b0_0;  alias, 1 drivers
v0x1cf6c60_0 .var "FlushE", 0 0;
v0x1cf6d20_0 .var "ForwardAD", 0 0;
v0x1cf6df0_0 .var "ForwardAE", 1 0;
v0x1cf6e90_0 .var "ForwardBD", 0 0;
v0x1cf6fa0_0 .var "ForwardBE", 1 0;
v0x1cf7080_0 .net "MemtoRegE", 0 0, v0x1cf4fe0_0;  alias, 1 drivers
v0x1cf7120_0 .net "MemtoRegM", 0 0, v0x1cfe1e0_0;  alias, 1 drivers
v0x1cf71c0_0 .net "RegWriteE", 0 0, v0x1cf5bc0_0;  alias, 1 drivers
v0x1cf7320_0 .net "RegWriteM", 0 0, v0x1cfe710_0;  alias, 1 drivers
v0x1cf73c0_0 .net "RegWriteW", 0 0, v0x1d06b70_0;  alias, 1 drivers
v0x1cf7480_0 .net "RsD", 4 0, L_0x1d0bdd0;  alias, 1 drivers
v0x1cf7570_0 .net "RsE", 4 0, v0x1cf5d30_0;  alias, 1 drivers
v0x1cf7640_0 .net "RtD", 4 0, L_0x1d0be70;  alias, 1 drivers
v0x1cf7710_0 .net "RtE", 4 0, v0x1cf5ed0_0;  alias, 1 drivers
v0x1cf77e0_0 .var "StallD", 0 0;
v0x1cf7880_0 .var "StallF", 0 0;
v0x1cf7a30_0 .net "WriteRegE", 4 0, v0x1cffb50_0;  alias, 1 drivers
v0x1cf7ad0_0 .net "WriteRegM", 4 0, v0x1cfe9c0_0;  alias, 1 drivers
v0x1cf7b90_0 .net "WriteRegW", 4 0, v0x1d06d00_0;  alias, 1 drivers
v0x1cf7c70_0 .var "branchstall", 0 0;
v0x1cf7d30_0 .var "branchstall_1", 0 0;
v0x1cf7df0_0 .var "branchstall_2", 0 0;
v0x1cf7eb0_0 .var "lwstall", 0 0;
E_0x1cf44f0/0 .event edge, v0x1cf5ed0_0, v0x1cf5df0_0, v0x1cf5fb0_0, v0x1cf4fe0_0;
E_0x1cf44f0/1 .event edge, v0x1cf22b0_0, v0x1cf5bc0_0, v0x1cf7a30_0, v0x1cf7120_0;
E_0x1cf44f0/2 .event edge, v0x1cf7ad0_0, v0x1cf7d30_0, v0x1cf7df0_0, v0x1cf7eb0_0;
E_0x1cf44f0/3 .event edge, v0x1cf7c70_0, v0x1cf7320_0, v0x1cf5d30_0, v0x1cf7b90_0;
E_0x1cf44f0/4 .event edge, v0x1cf73c0_0;
E_0x1cf44f0 .event/or E_0x1cf44f0/0, E_0x1cf44f0/1, E_0x1cf44f0/2, E_0x1cf44f0/3, E_0x1cf44f0/4;
S_0x1cf82a0 .scope module, "id_reg" "id_reg" 5 176, 12 1 0, S_0x1cf0e90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 32 "pcp4f"
    .port_info 2 /INPUT 32 "rd"
    .port_info 3 /INPUT 1 "stalld"
    .port_info 4 /INPUT 1 "clr"
    .port_info 5 /OUTPUT 32 "instr"
    .port_info 6 /OUTPUT 32 "pcp4"
v0x1cf84d0_0 .net "clk", 0 0, v0x1d0bb80_0;  alias, 1 drivers
v0x1cf8570_0 .net "clr", 0 0, L_0x1d0c300;  1 drivers
v0x1cf8630_0 .var "instr", 31 0;
v0x1cf8700_0 .var "pcp4", 31 0;
v0x1cf87d0_0 .net "pcp4f", 31 0, v0x1cf1490_0;  alias, 1 drivers
v0x1cf88c0_0 .net "rd", 31 0, L_0x1d0c150;  alias, 1 drivers
v0x1cf8980_0 .net "stalld", 0 0, v0x1cf77e0_0;  alias, 1 drivers
S_0x1cf8b50 .scope module, "if_reg" "if_reg" 5 164, 13 1 0, S_0x1cf0e90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 32 "pcadd"
    .port_info 2 /INPUT 1 "stallf"
    .port_info 3 /OUTPUT 32 "pcreg"
v0x1cf8dc0_0 .net "clk", 0 0, v0x1d0bb80_0;  alias, 1 drivers
v0x1cf8e80_0 .net "pcadd", 31 0, v0x1d03d00_0;  alias, 1 drivers
v0x1cf8f60_0 .var "pcreg", 31 0;
v0x1cf9060_0 .net "stallf", 0 0, v0x1cf7880_0;  alias, 1 drivers
S_0x1cf91a0 .scope module, "im" "inst_memory" 5 168, 14 1 0, S_0x1cf0e90;
 .timescale 0 0;
    .port_info 0 /INPUT 30 "read_addr"
    .port_info 1 /OUTPUT 32 "memout"
L_0x1d0c150 .functor BUFZ 32, v0x1cfc680_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1cf9ca0_0 .net "memout", 31 0, L_0x1d0c150;  alias, 1 drivers
v0x1cf9d40 .array "mymem", 1048832 1048576, 31 0;
v0x1cfc590_0 .net "read_addr", 29 0, L_0x1d0c1c0;  1 drivers
v0x1cfc680_0 .var "regout", 31 0;
v0x1cf9d40_0 .array/port v0x1cf9d40, 0;
v0x1cf9d40_1 .array/port v0x1cf9d40, 1;
v0x1cf9d40_2 .array/port v0x1cf9d40, 2;
E_0x1cf9420/0 .event edge, v0x1cfc590_0, v0x1cf9d40_0, v0x1cf9d40_1, v0x1cf9d40_2;
v0x1cf9d40_3 .array/port v0x1cf9d40, 3;
v0x1cf9d40_4 .array/port v0x1cf9d40, 4;
v0x1cf9d40_5 .array/port v0x1cf9d40, 5;
v0x1cf9d40_6 .array/port v0x1cf9d40, 6;
E_0x1cf9420/1 .event edge, v0x1cf9d40_3, v0x1cf9d40_4, v0x1cf9d40_5, v0x1cf9d40_6;
v0x1cf9d40_7 .array/port v0x1cf9d40, 7;
v0x1cf9d40_8 .array/port v0x1cf9d40, 8;
v0x1cf9d40_9 .array/port v0x1cf9d40, 9;
v0x1cf9d40_10 .array/port v0x1cf9d40, 10;
E_0x1cf9420/2 .event edge, v0x1cf9d40_7, v0x1cf9d40_8, v0x1cf9d40_9, v0x1cf9d40_10;
v0x1cf9d40_11 .array/port v0x1cf9d40, 11;
v0x1cf9d40_12 .array/port v0x1cf9d40, 12;
v0x1cf9d40_13 .array/port v0x1cf9d40, 13;
v0x1cf9d40_14 .array/port v0x1cf9d40, 14;
E_0x1cf9420/3 .event edge, v0x1cf9d40_11, v0x1cf9d40_12, v0x1cf9d40_13, v0x1cf9d40_14;
v0x1cf9d40_15 .array/port v0x1cf9d40, 15;
v0x1cf9d40_16 .array/port v0x1cf9d40, 16;
v0x1cf9d40_17 .array/port v0x1cf9d40, 17;
v0x1cf9d40_18 .array/port v0x1cf9d40, 18;
E_0x1cf9420/4 .event edge, v0x1cf9d40_15, v0x1cf9d40_16, v0x1cf9d40_17, v0x1cf9d40_18;
v0x1cf9d40_19 .array/port v0x1cf9d40, 19;
v0x1cf9d40_20 .array/port v0x1cf9d40, 20;
v0x1cf9d40_21 .array/port v0x1cf9d40, 21;
v0x1cf9d40_22 .array/port v0x1cf9d40, 22;
E_0x1cf9420/5 .event edge, v0x1cf9d40_19, v0x1cf9d40_20, v0x1cf9d40_21, v0x1cf9d40_22;
v0x1cf9d40_23 .array/port v0x1cf9d40, 23;
v0x1cf9d40_24 .array/port v0x1cf9d40, 24;
v0x1cf9d40_25 .array/port v0x1cf9d40, 25;
v0x1cf9d40_26 .array/port v0x1cf9d40, 26;
E_0x1cf9420/6 .event edge, v0x1cf9d40_23, v0x1cf9d40_24, v0x1cf9d40_25, v0x1cf9d40_26;
v0x1cf9d40_27 .array/port v0x1cf9d40, 27;
v0x1cf9d40_28 .array/port v0x1cf9d40, 28;
v0x1cf9d40_29 .array/port v0x1cf9d40, 29;
v0x1cf9d40_30 .array/port v0x1cf9d40, 30;
E_0x1cf9420/7 .event edge, v0x1cf9d40_27, v0x1cf9d40_28, v0x1cf9d40_29, v0x1cf9d40_30;
v0x1cf9d40_31 .array/port v0x1cf9d40, 31;
v0x1cf9d40_32 .array/port v0x1cf9d40, 32;
v0x1cf9d40_33 .array/port v0x1cf9d40, 33;
v0x1cf9d40_34 .array/port v0x1cf9d40, 34;
E_0x1cf9420/8 .event edge, v0x1cf9d40_31, v0x1cf9d40_32, v0x1cf9d40_33, v0x1cf9d40_34;
v0x1cf9d40_35 .array/port v0x1cf9d40, 35;
v0x1cf9d40_36 .array/port v0x1cf9d40, 36;
v0x1cf9d40_37 .array/port v0x1cf9d40, 37;
v0x1cf9d40_38 .array/port v0x1cf9d40, 38;
E_0x1cf9420/9 .event edge, v0x1cf9d40_35, v0x1cf9d40_36, v0x1cf9d40_37, v0x1cf9d40_38;
v0x1cf9d40_39 .array/port v0x1cf9d40, 39;
v0x1cf9d40_40 .array/port v0x1cf9d40, 40;
v0x1cf9d40_41 .array/port v0x1cf9d40, 41;
v0x1cf9d40_42 .array/port v0x1cf9d40, 42;
E_0x1cf9420/10 .event edge, v0x1cf9d40_39, v0x1cf9d40_40, v0x1cf9d40_41, v0x1cf9d40_42;
v0x1cf9d40_43 .array/port v0x1cf9d40, 43;
v0x1cf9d40_44 .array/port v0x1cf9d40, 44;
v0x1cf9d40_45 .array/port v0x1cf9d40, 45;
v0x1cf9d40_46 .array/port v0x1cf9d40, 46;
E_0x1cf9420/11 .event edge, v0x1cf9d40_43, v0x1cf9d40_44, v0x1cf9d40_45, v0x1cf9d40_46;
v0x1cf9d40_47 .array/port v0x1cf9d40, 47;
v0x1cf9d40_48 .array/port v0x1cf9d40, 48;
v0x1cf9d40_49 .array/port v0x1cf9d40, 49;
v0x1cf9d40_50 .array/port v0x1cf9d40, 50;
E_0x1cf9420/12 .event edge, v0x1cf9d40_47, v0x1cf9d40_48, v0x1cf9d40_49, v0x1cf9d40_50;
v0x1cf9d40_51 .array/port v0x1cf9d40, 51;
v0x1cf9d40_52 .array/port v0x1cf9d40, 52;
v0x1cf9d40_53 .array/port v0x1cf9d40, 53;
v0x1cf9d40_54 .array/port v0x1cf9d40, 54;
E_0x1cf9420/13 .event edge, v0x1cf9d40_51, v0x1cf9d40_52, v0x1cf9d40_53, v0x1cf9d40_54;
v0x1cf9d40_55 .array/port v0x1cf9d40, 55;
v0x1cf9d40_56 .array/port v0x1cf9d40, 56;
v0x1cf9d40_57 .array/port v0x1cf9d40, 57;
v0x1cf9d40_58 .array/port v0x1cf9d40, 58;
E_0x1cf9420/14 .event edge, v0x1cf9d40_55, v0x1cf9d40_56, v0x1cf9d40_57, v0x1cf9d40_58;
v0x1cf9d40_59 .array/port v0x1cf9d40, 59;
v0x1cf9d40_60 .array/port v0x1cf9d40, 60;
v0x1cf9d40_61 .array/port v0x1cf9d40, 61;
v0x1cf9d40_62 .array/port v0x1cf9d40, 62;
E_0x1cf9420/15 .event edge, v0x1cf9d40_59, v0x1cf9d40_60, v0x1cf9d40_61, v0x1cf9d40_62;
v0x1cf9d40_63 .array/port v0x1cf9d40, 63;
v0x1cf9d40_64 .array/port v0x1cf9d40, 64;
v0x1cf9d40_65 .array/port v0x1cf9d40, 65;
v0x1cf9d40_66 .array/port v0x1cf9d40, 66;
E_0x1cf9420/16 .event edge, v0x1cf9d40_63, v0x1cf9d40_64, v0x1cf9d40_65, v0x1cf9d40_66;
v0x1cf9d40_67 .array/port v0x1cf9d40, 67;
v0x1cf9d40_68 .array/port v0x1cf9d40, 68;
v0x1cf9d40_69 .array/port v0x1cf9d40, 69;
v0x1cf9d40_70 .array/port v0x1cf9d40, 70;
E_0x1cf9420/17 .event edge, v0x1cf9d40_67, v0x1cf9d40_68, v0x1cf9d40_69, v0x1cf9d40_70;
v0x1cf9d40_71 .array/port v0x1cf9d40, 71;
v0x1cf9d40_72 .array/port v0x1cf9d40, 72;
v0x1cf9d40_73 .array/port v0x1cf9d40, 73;
v0x1cf9d40_74 .array/port v0x1cf9d40, 74;
E_0x1cf9420/18 .event edge, v0x1cf9d40_71, v0x1cf9d40_72, v0x1cf9d40_73, v0x1cf9d40_74;
v0x1cf9d40_75 .array/port v0x1cf9d40, 75;
v0x1cf9d40_76 .array/port v0x1cf9d40, 76;
v0x1cf9d40_77 .array/port v0x1cf9d40, 77;
v0x1cf9d40_78 .array/port v0x1cf9d40, 78;
E_0x1cf9420/19 .event edge, v0x1cf9d40_75, v0x1cf9d40_76, v0x1cf9d40_77, v0x1cf9d40_78;
v0x1cf9d40_79 .array/port v0x1cf9d40, 79;
v0x1cf9d40_80 .array/port v0x1cf9d40, 80;
v0x1cf9d40_81 .array/port v0x1cf9d40, 81;
v0x1cf9d40_82 .array/port v0x1cf9d40, 82;
E_0x1cf9420/20 .event edge, v0x1cf9d40_79, v0x1cf9d40_80, v0x1cf9d40_81, v0x1cf9d40_82;
v0x1cf9d40_83 .array/port v0x1cf9d40, 83;
v0x1cf9d40_84 .array/port v0x1cf9d40, 84;
v0x1cf9d40_85 .array/port v0x1cf9d40, 85;
v0x1cf9d40_86 .array/port v0x1cf9d40, 86;
E_0x1cf9420/21 .event edge, v0x1cf9d40_83, v0x1cf9d40_84, v0x1cf9d40_85, v0x1cf9d40_86;
v0x1cf9d40_87 .array/port v0x1cf9d40, 87;
v0x1cf9d40_88 .array/port v0x1cf9d40, 88;
v0x1cf9d40_89 .array/port v0x1cf9d40, 89;
v0x1cf9d40_90 .array/port v0x1cf9d40, 90;
E_0x1cf9420/22 .event edge, v0x1cf9d40_87, v0x1cf9d40_88, v0x1cf9d40_89, v0x1cf9d40_90;
v0x1cf9d40_91 .array/port v0x1cf9d40, 91;
v0x1cf9d40_92 .array/port v0x1cf9d40, 92;
v0x1cf9d40_93 .array/port v0x1cf9d40, 93;
v0x1cf9d40_94 .array/port v0x1cf9d40, 94;
E_0x1cf9420/23 .event edge, v0x1cf9d40_91, v0x1cf9d40_92, v0x1cf9d40_93, v0x1cf9d40_94;
v0x1cf9d40_95 .array/port v0x1cf9d40, 95;
v0x1cf9d40_96 .array/port v0x1cf9d40, 96;
v0x1cf9d40_97 .array/port v0x1cf9d40, 97;
v0x1cf9d40_98 .array/port v0x1cf9d40, 98;
E_0x1cf9420/24 .event edge, v0x1cf9d40_95, v0x1cf9d40_96, v0x1cf9d40_97, v0x1cf9d40_98;
v0x1cf9d40_99 .array/port v0x1cf9d40, 99;
v0x1cf9d40_100 .array/port v0x1cf9d40, 100;
v0x1cf9d40_101 .array/port v0x1cf9d40, 101;
v0x1cf9d40_102 .array/port v0x1cf9d40, 102;
E_0x1cf9420/25 .event edge, v0x1cf9d40_99, v0x1cf9d40_100, v0x1cf9d40_101, v0x1cf9d40_102;
v0x1cf9d40_103 .array/port v0x1cf9d40, 103;
v0x1cf9d40_104 .array/port v0x1cf9d40, 104;
v0x1cf9d40_105 .array/port v0x1cf9d40, 105;
v0x1cf9d40_106 .array/port v0x1cf9d40, 106;
E_0x1cf9420/26 .event edge, v0x1cf9d40_103, v0x1cf9d40_104, v0x1cf9d40_105, v0x1cf9d40_106;
v0x1cf9d40_107 .array/port v0x1cf9d40, 107;
v0x1cf9d40_108 .array/port v0x1cf9d40, 108;
v0x1cf9d40_109 .array/port v0x1cf9d40, 109;
v0x1cf9d40_110 .array/port v0x1cf9d40, 110;
E_0x1cf9420/27 .event edge, v0x1cf9d40_107, v0x1cf9d40_108, v0x1cf9d40_109, v0x1cf9d40_110;
v0x1cf9d40_111 .array/port v0x1cf9d40, 111;
v0x1cf9d40_112 .array/port v0x1cf9d40, 112;
v0x1cf9d40_113 .array/port v0x1cf9d40, 113;
v0x1cf9d40_114 .array/port v0x1cf9d40, 114;
E_0x1cf9420/28 .event edge, v0x1cf9d40_111, v0x1cf9d40_112, v0x1cf9d40_113, v0x1cf9d40_114;
v0x1cf9d40_115 .array/port v0x1cf9d40, 115;
v0x1cf9d40_116 .array/port v0x1cf9d40, 116;
v0x1cf9d40_117 .array/port v0x1cf9d40, 117;
v0x1cf9d40_118 .array/port v0x1cf9d40, 118;
E_0x1cf9420/29 .event edge, v0x1cf9d40_115, v0x1cf9d40_116, v0x1cf9d40_117, v0x1cf9d40_118;
v0x1cf9d40_119 .array/port v0x1cf9d40, 119;
v0x1cf9d40_120 .array/port v0x1cf9d40, 120;
v0x1cf9d40_121 .array/port v0x1cf9d40, 121;
v0x1cf9d40_122 .array/port v0x1cf9d40, 122;
E_0x1cf9420/30 .event edge, v0x1cf9d40_119, v0x1cf9d40_120, v0x1cf9d40_121, v0x1cf9d40_122;
v0x1cf9d40_123 .array/port v0x1cf9d40, 123;
v0x1cf9d40_124 .array/port v0x1cf9d40, 124;
v0x1cf9d40_125 .array/port v0x1cf9d40, 125;
v0x1cf9d40_126 .array/port v0x1cf9d40, 126;
E_0x1cf9420/31 .event edge, v0x1cf9d40_123, v0x1cf9d40_124, v0x1cf9d40_125, v0x1cf9d40_126;
v0x1cf9d40_127 .array/port v0x1cf9d40, 127;
v0x1cf9d40_128 .array/port v0x1cf9d40, 128;
v0x1cf9d40_129 .array/port v0x1cf9d40, 129;
v0x1cf9d40_130 .array/port v0x1cf9d40, 130;
E_0x1cf9420/32 .event edge, v0x1cf9d40_127, v0x1cf9d40_128, v0x1cf9d40_129, v0x1cf9d40_130;
v0x1cf9d40_131 .array/port v0x1cf9d40, 131;
v0x1cf9d40_132 .array/port v0x1cf9d40, 132;
v0x1cf9d40_133 .array/port v0x1cf9d40, 133;
v0x1cf9d40_134 .array/port v0x1cf9d40, 134;
E_0x1cf9420/33 .event edge, v0x1cf9d40_131, v0x1cf9d40_132, v0x1cf9d40_133, v0x1cf9d40_134;
v0x1cf9d40_135 .array/port v0x1cf9d40, 135;
v0x1cf9d40_136 .array/port v0x1cf9d40, 136;
v0x1cf9d40_137 .array/port v0x1cf9d40, 137;
v0x1cf9d40_138 .array/port v0x1cf9d40, 138;
E_0x1cf9420/34 .event edge, v0x1cf9d40_135, v0x1cf9d40_136, v0x1cf9d40_137, v0x1cf9d40_138;
v0x1cf9d40_139 .array/port v0x1cf9d40, 139;
v0x1cf9d40_140 .array/port v0x1cf9d40, 140;
v0x1cf9d40_141 .array/port v0x1cf9d40, 141;
v0x1cf9d40_142 .array/port v0x1cf9d40, 142;
E_0x1cf9420/35 .event edge, v0x1cf9d40_139, v0x1cf9d40_140, v0x1cf9d40_141, v0x1cf9d40_142;
v0x1cf9d40_143 .array/port v0x1cf9d40, 143;
v0x1cf9d40_144 .array/port v0x1cf9d40, 144;
v0x1cf9d40_145 .array/port v0x1cf9d40, 145;
v0x1cf9d40_146 .array/port v0x1cf9d40, 146;
E_0x1cf9420/36 .event edge, v0x1cf9d40_143, v0x1cf9d40_144, v0x1cf9d40_145, v0x1cf9d40_146;
v0x1cf9d40_147 .array/port v0x1cf9d40, 147;
v0x1cf9d40_148 .array/port v0x1cf9d40, 148;
v0x1cf9d40_149 .array/port v0x1cf9d40, 149;
v0x1cf9d40_150 .array/port v0x1cf9d40, 150;
E_0x1cf9420/37 .event edge, v0x1cf9d40_147, v0x1cf9d40_148, v0x1cf9d40_149, v0x1cf9d40_150;
v0x1cf9d40_151 .array/port v0x1cf9d40, 151;
v0x1cf9d40_152 .array/port v0x1cf9d40, 152;
v0x1cf9d40_153 .array/port v0x1cf9d40, 153;
v0x1cf9d40_154 .array/port v0x1cf9d40, 154;
E_0x1cf9420/38 .event edge, v0x1cf9d40_151, v0x1cf9d40_152, v0x1cf9d40_153, v0x1cf9d40_154;
v0x1cf9d40_155 .array/port v0x1cf9d40, 155;
v0x1cf9d40_156 .array/port v0x1cf9d40, 156;
v0x1cf9d40_157 .array/port v0x1cf9d40, 157;
v0x1cf9d40_158 .array/port v0x1cf9d40, 158;
E_0x1cf9420/39 .event edge, v0x1cf9d40_155, v0x1cf9d40_156, v0x1cf9d40_157, v0x1cf9d40_158;
v0x1cf9d40_159 .array/port v0x1cf9d40, 159;
v0x1cf9d40_160 .array/port v0x1cf9d40, 160;
v0x1cf9d40_161 .array/port v0x1cf9d40, 161;
v0x1cf9d40_162 .array/port v0x1cf9d40, 162;
E_0x1cf9420/40 .event edge, v0x1cf9d40_159, v0x1cf9d40_160, v0x1cf9d40_161, v0x1cf9d40_162;
v0x1cf9d40_163 .array/port v0x1cf9d40, 163;
v0x1cf9d40_164 .array/port v0x1cf9d40, 164;
v0x1cf9d40_165 .array/port v0x1cf9d40, 165;
v0x1cf9d40_166 .array/port v0x1cf9d40, 166;
E_0x1cf9420/41 .event edge, v0x1cf9d40_163, v0x1cf9d40_164, v0x1cf9d40_165, v0x1cf9d40_166;
v0x1cf9d40_167 .array/port v0x1cf9d40, 167;
v0x1cf9d40_168 .array/port v0x1cf9d40, 168;
v0x1cf9d40_169 .array/port v0x1cf9d40, 169;
v0x1cf9d40_170 .array/port v0x1cf9d40, 170;
E_0x1cf9420/42 .event edge, v0x1cf9d40_167, v0x1cf9d40_168, v0x1cf9d40_169, v0x1cf9d40_170;
v0x1cf9d40_171 .array/port v0x1cf9d40, 171;
v0x1cf9d40_172 .array/port v0x1cf9d40, 172;
v0x1cf9d40_173 .array/port v0x1cf9d40, 173;
v0x1cf9d40_174 .array/port v0x1cf9d40, 174;
E_0x1cf9420/43 .event edge, v0x1cf9d40_171, v0x1cf9d40_172, v0x1cf9d40_173, v0x1cf9d40_174;
v0x1cf9d40_175 .array/port v0x1cf9d40, 175;
v0x1cf9d40_176 .array/port v0x1cf9d40, 176;
v0x1cf9d40_177 .array/port v0x1cf9d40, 177;
v0x1cf9d40_178 .array/port v0x1cf9d40, 178;
E_0x1cf9420/44 .event edge, v0x1cf9d40_175, v0x1cf9d40_176, v0x1cf9d40_177, v0x1cf9d40_178;
v0x1cf9d40_179 .array/port v0x1cf9d40, 179;
v0x1cf9d40_180 .array/port v0x1cf9d40, 180;
v0x1cf9d40_181 .array/port v0x1cf9d40, 181;
v0x1cf9d40_182 .array/port v0x1cf9d40, 182;
E_0x1cf9420/45 .event edge, v0x1cf9d40_179, v0x1cf9d40_180, v0x1cf9d40_181, v0x1cf9d40_182;
v0x1cf9d40_183 .array/port v0x1cf9d40, 183;
v0x1cf9d40_184 .array/port v0x1cf9d40, 184;
v0x1cf9d40_185 .array/port v0x1cf9d40, 185;
v0x1cf9d40_186 .array/port v0x1cf9d40, 186;
E_0x1cf9420/46 .event edge, v0x1cf9d40_183, v0x1cf9d40_184, v0x1cf9d40_185, v0x1cf9d40_186;
v0x1cf9d40_187 .array/port v0x1cf9d40, 187;
v0x1cf9d40_188 .array/port v0x1cf9d40, 188;
v0x1cf9d40_189 .array/port v0x1cf9d40, 189;
v0x1cf9d40_190 .array/port v0x1cf9d40, 190;
E_0x1cf9420/47 .event edge, v0x1cf9d40_187, v0x1cf9d40_188, v0x1cf9d40_189, v0x1cf9d40_190;
v0x1cf9d40_191 .array/port v0x1cf9d40, 191;
v0x1cf9d40_192 .array/port v0x1cf9d40, 192;
v0x1cf9d40_193 .array/port v0x1cf9d40, 193;
v0x1cf9d40_194 .array/port v0x1cf9d40, 194;
E_0x1cf9420/48 .event edge, v0x1cf9d40_191, v0x1cf9d40_192, v0x1cf9d40_193, v0x1cf9d40_194;
v0x1cf9d40_195 .array/port v0x1cf9d40, 195;
v0x1cf9d40_196 .array/port v0x1cf9d40, 196;
v0x1cf9d40_197 .array/port v0x1cf9d40, 197;
v0x1cf9d40_198 .array/port v0x1cf9d40, 198;
E_0x1cf9420/49 .event edge, v0x1cf9d40_195, v0x1cf9d40_196, v0x1cf9d40_197, v0x1cf9d40_198;
v0x1cf9d40_199 .array/port v0x1cf9d40, 199;
v0x1cf9d40_200 .array/port v0x1cf9d40, 200;
v0x1cf9d40_201 .array/port v0x1cf9d40, 201;
v0x1cf9d40_202 .array/port v0x1cf9d40, 202;
E_0x1cf9420/50 .event edge, v0x1cf9d40_199, v0x1cf9d40_200, v0x1cf9d40_201, v0x1cf9d40_202;
v0x1cf9d40_203 .array/port v0x1cf9d40, 203;
v0x1cf9d40_204 .array/port v0x1cf9d40, 204;
v0x1cf9d40_205 .array/port v0x1cf9d40, 205;
v0x1cf9d40_206 .array/port v0x1cf9d40, 206;
E_0x1cf9420/51 .event edge, v0x1cf9d40_203, v0x1cf9d40_204, v0x1cf9d40_205, v0x1cf9d40_206;
v0x1cf9d40_207 .array/port v0x1cf9d40, 207;
v0x1cf9d40_208 .array/port v0x1cf9d40, 208;
v0x1cf9d40_209 .array/port v0x1cf9d40, 209;
v0x1cf9d40_210 .array/port v0x1cf9d40, 210;
E_0x1cf9420/52 .event edge, v0x1cf9d40_207, v0x1cf9d40_208, v0x1cf9d40_209, v0x1cf9d40_210;
v0x1cf9d40_211 .array/port v0x1cf9d40, 211;
v0x1cf9d40_212 .array/port v0x1cf9d40, 212;
v0x1cf9d40_213 .array/port v0x1cf9d40, 213;
v0x1cf9d40_214 .array/port v0x1cf9d40, 214;
E_0x1cf9420/53 .event edge, v0x1cf9d40_211, v0x1cf9d40_212, v0x1cf9d40_213, v0x1cf9d40_214;
v0x1cf9d40_215 .array/port v0x1cf9d40, 215;
v0x1cf9d40_216 .array/port v0x1cf9d40, 216;
v0x1cf9d40_217 .array/port v0x1cf9d40, 217;
v0x1cf9d40_218 .array/port v0x1cf9d40, 218;
E_0x1cf9420/54 .event edge, v0x1cf9d40_215, v0x1cf9d40_216, v0x1cf9d40_217, v0x1cf9d40_218;
v0x1cf9d40_219 .array/port v0x1cf9d40, 219;
v0x1cf9d40_220 .array/port v0x1cf9d40, 220;
v0x1cf9d40_221 .array/port v0x1cf9d40, 221;
v0x1cf9d40_222 .array/port v0x1cf9d40, 222;
E_0x1cf9420/55 .event edge, v0x1cf9d40_219, v0x1cf9d40_220, v0x1cf9d40_221, v0x1cf9d40_222;
v0x1cf9d40_223 .array/port v0x1cf9d40, 223;
v0x1cf9d40_224 .array/port v0x1cf9d40, 224;
v0x1cf9d40_225 .array/port v0x1cf9d40, 225;
v0x1cf9d40_226 .array/port v0x1cf9d40, 226;
E_0x1cf9420/56 .event edge, v0x1cf9d40_223, v0x1cf9d40_224, v0x1cf9d40_225, v0x1cf9d40_226;
v0x1cf9d40_227 .array/port v0x1cf9d40, 227;
v0x1cf9d40_228 .array/port v0x1cf9d40, 228;
v0x1cf9d40_229 .array/port v0x1cf9d40, 229;
v0x1cf9d40_230 .array/port v0x1cf9d40, 230;
E_0x1cf9420/57 .event edge, v0x1cf9d40_227, v0x1cf9d40_228, v0x1cf9d40_229, v0x1cf9d40_230;
v0x1cf9d40_231 .array/port v0x1cf9d40, 231;
v0x1cf9d40_232 .array/port v0x1cf9d40, 232;
v0x1cf9d40_233 .array/port v0x1cf9d40, 233;
v0x1cf9d40_234 .array/port v0x1cf9d40, 234;
E_0x1cf9420/58 .event edge, v0x1cf9d40_231, v0x1cf9d40_232, v0x1cf9d40_233, v0x1cf9d40_234;
v0x1cf9d40_235 .array/port v0x1cf9d40, 235;
v0x1cf9d40_236 .array/port v0x1cf9d40, 236;
v0x1cf9d40_237 .array/port v0x1cf9d40, 237;
v0x1cf9d40_238 .array/port v0x1cf9d40, 238;
E_0x1cf9420/59 .event edge, v0x1cf9d40_235, v0x1cf9d40_236, v0x1cf9d40_237, v0x1cf9d40_238;
v0x1cf9d40_239 .array/port v0x1cf9d40, 239;
v0x1cf9d40_240 .array/port v0x1cf9d40, 240;
v0x1cf9d40_241 .array/port v0x1cf9d40, 241;
v0x1cf9d40_242 .array/port v0x1cf9d40, 242;
E_0x1cf9420/60 .event edge, v0x1cf9d40_239, v0x1cf9d40_240, v0x1cf9d40_241, v0x1cf9d40_242;
v0x1cf9d40_243 .array/port v0x1cf9d40, 243;
v0x1cf9d40_244 .array/port v0x1cf9d40, 244;
v0x1cf9d40_245 .array/port v0x1cf9d40, 245;
v0x1cf9d40_246 .array/port v0x1cf9d40, 246;
E_0x1cf9420/61 .event edge, v0x1cf9d40_243, v0x1cf9d40_244, v0x1cf9d40_245, v0x1cf9d40_246;
v0x1cf9d40_247 .array/port v0x1cf9d40, 247;
v0x1cf9d40_248 .array/port v0x1cf9d40, 248;
v0x1cf9d40_249 .array/port v0x1cf9d40, 249;
v0x1cf9d40_250 .array/port v0x1cf9d40, 250;
E_0x1cf9420/62 .event edge, v0x1cf9d40_247, v0x1cf9d40_248, v0x1cf9d40_249, v0x1cf9d40_250;
v0x1cf9d40_251 .array/port v0x1cf9d40, 251;
v0x1cf9d40_252 .array/port v0x1cf9d40, 252;
v0x1cf9d40_253 .array/port v0x1cf9d40, 253;
v0x1cf9d40_254 .array/port v0x1cf9d40, 254;
E_0x1cf9420/63 .event edge, v0x1cf9d40_251, v0x1cf9d40_252, v0x1cf9d40_253, v0x1cf9d40_254;
v0x1cf9d40_255 .array/port v0x1cf9d40, 255;
v0x1cf9d40_256 .array/port v0x1cf9d40, 256;
E_0x1cf9420/64 .event edge, v0x1cf9d40_255, v0x1cf9d40_256, v0x1cfc680_0;
E_0x1cf9420 .event/or E_0x1cf9420/0, E_0x1cf9420/1, E_0x1cf9420/2, E_0x1cf9420/3, E_0x1cf9420/4, E_0x1cf9420/5, E_0x1cf9420/6, E_0x1cf9420/7, E_0x1cf9420/8, E_0x1cf9420/9, E_0x1cf9420/10, E_0x1cf9420/11, E_0x1cf9420/12, E_0x1cf9420/13, E_0x1cf9420/14, E_0x1cf9420/15, E_0x1cf9420/16, E_0x1cf9420/17, E_0x1cf9420/18, E_0x1cf9420/19, E_0x1cf9420/20, E_0x1cf9420/21, E_0x1cf9420/22, E_0x1cf9420/23, E_0x1cf9420/24, E_0x1cf9420/25, E_0x1cf9420/26, E_0x1cf9420/27, E_0x1cf9420/28, E_0x1cf9420/29, E_0x1cf9420/30, E_0x1cf9420/31, E_0x1cf9420/32, E_0x1cf9420/33, E_0x1cf9420/34, E_0x1cf9420/35, E_0x1cf9420/36, E_0x1cf9420/37, E_0x1cf9420/38, E_0x1cf9420/39, E_0x1cf9420/40, E_0x1cf9420/41, E_0x1cf9420/42, E_0x1cf9420/43, E_0x1cf9420/44, E_0x1cf9420/45, E_0x1cf9420/46, E_0x1cf9420/47, E_0x1cf9420/48, E_0x1cf9420/49, E_0x1cf9420/50, E_0x1cf9420/51, E_0x1cf9420/52, E_0x1cf9420/53, E_0x1cf9420/54, E_0x1cf9420/55, E_0x1cf9420/56, E_0x1cf9420/57, E_0x1cf9420/58, E_0x1cf9420/59, E_0x1cf9420/60, E_0x1cf9420/61, E_0x1cf9420/62, E_0x1cf9420/63, E_0x1cf9420/64;
S_0x1cfc7c0 .scope module, "j" "jump" 5 151, 2 1 0, S_0x1cf0e90;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr"
    .port_info 1 /INPUT 32 "PCPlus4"
    .port_info 2 /INPUT 32 "PCCon"
    .port_info 3 /INPUT 1 "jump"
    .port_info 4 /OUTPUT 32 "PC"
v0x1cfd1f0_0 .net "PC", 31 0, v0x1cfcfa0_0;  alias, 1 drivers
v0x1cfd2d0_0 .net "PCCon", 31 0, v0x1d027d0_0;  alias, 1 drivers
v0x1cfd3a0_0 .var "PCHigh", 3 0;
v0x1cfd470_0 .var "PCLow", 27 0;
v0x1cfd550_0 .var "PCNew", 31 0;
v0x1cfd660_0 .net "PCPlus4", 31 0, v0x1cf8700_0;  alias, 1 drivers
v0x1cfd750_0 .net "instr", 31 0, v0x1cf8630_0;  alias, 1 drivers
v0x1cfd860_0 .net "jump", 0 0, v0x1cf2380_0;  alias, 1 drivers
E_0x1cfca40 .event edge, v0x1cf5360_0, v0x1cf2b60_0, v0x1cfd470_0, v0x1cfd3a0_0;
S_0x1cfcab0 .scope module, "mux" "mux" 2 11, 3 1 0, S_0x1cfc7c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1"
    .port_info 1 /INPUT 32 "in2"
    .port_info 2 /INPUT 1 "select"
    .port_info 3 /OUTPUT 32 "out"
v0x1cfcdc0_0 .net "in1", 31 0, v0x1d027d0_0;  alias, 1 drivers
v0x1cfcec0_0 .net "in2", 31 0, v0x1cfd550_0;  1 drivers
v0x1cfcfa0_0 .var "out", 31 0;
v0x1cfd090_0 .net "select", 0 0, v0x1cf2380_0;  alias, 1 drivers
E_0x1cfcd40 .event edge, v0x1cf2380_0, v0x1cfcdc0_0, v0x1cfcec0_0;
S_0x1cfd9f0 .scope module, "mem_reg" "mem_reg" 5 284, 15 1 0, S_0x1cf0e90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 32 "aluoute"
    .port_info 2 /INPUT 32 "writedatae"
    .port_info 3 /INPUT 1 "regwritee"
    .port_info 4 /INPUT 1 "memtorege"
    .port_info 5 /INPUT 1 "memwritee"
    .port_info 6 /INPUT 5 "writerege"
    .port_info 7 /INPUT 32 "pcplus4e"
    .port_info 8 /INPUT 1 "jumplinke"
    .port_info 9 /OUTPUT 1 "regwrite"
    .port_info 10 /OUTPUT 1 "memtoreg"
    .port_info 11 /OUTPUT 1 "memwrite"
    .port_info 12 /OUTPUT 32 "aluout"
    .port_info 13 /OUTPUT 32 "writedata"
    .port_info 14 /OUTPUT 5 "writereg"
    .port_info 15 /OUTPUT 32 "pcplus4"
    .port_info 16 /OUTPUT 1 "jumplink"
v0x1cfddf0_0 .var "aluout", 31 0;
v0x1cfded0_0 .net "aluoute", 31 0, v0x1cf1970_0;  alias, 1 drivers
v0x1cfdf70_0 .net "clk", 0 0, v0x1d0bb80_0;  alias, 1 drivers
v0x1cfe0a0_0 .var "jumplink", 0 0;
v0x1cfe140_0 .net "jumplinke", 0 0, v0x1cf4de0_0;  alias, 1 drivers
v0x1cfe1e0_0 .var "memtoreg", 0 0;
v0x1cfe2b0_0 .net "memtorege", 0 0, v0x1cf4fe0_0;  alias, 1 drivers
v0x1cfe3a0_0 .var "memwrite", 0 0;
v0x1cfe440_0 .net "memwritee", 0 0, v0x1cf5150_0;  alias, 1 drivers
v0x1cfe5a0_0 .var "pcplus4", 31 0;
v0x1cfe640_0 .net "pcplus4e", 31 0, v0x1cf52c0_0;  alias, 1 drivers
v0x1cfe710_0 .var "regwrite", 0 0;
v0x1cfe7e0_0 .net "regwritee", 0 0, v0x1cf5bc0_0;  alias, 1 drivers
v0x1cfe880_0 .var "writedata", 31 0;
v0x1cfe920_0 .net "writedatae", 31 0, v0x1d00bb0_0;  alias, 1 drivers
v0x1cfe9c0_0 .var "writereg", 4 0;
v0x1cfea90_0 .net "writerege", 4 0, v0x1cffb50_0;  alias, 1 drivers
S_0x1cfee50 .scope module, "multi" "idmultipurpose" 5 219, 6 13 0, S_0x1cf0e90;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "inst_low_16"
    .port_info 1 /INPUT 32 "PCPlus4D"
    .port_info 2 /OUTPUT 32 "PCBranchD"
v0x1cff090_0 .var "PCBranchD", 31 0;
v0x1cff190_0 .net "PCPlus4D", 31 0, v0x1cf8700_0;  alias, 1 drivers
v0x1cff250_0 .net "inst_low_16", 15 0, L_0x1d0c860;  1 drivers
v0x1cff340_0 .var "left_shift", 31 0;
v0x1cff420_0 .var "temp", 31 0;
E_0x1cff020 .event edge, v0x1cff250_0, v0x1cff420_0, v0x1cff340_0, v0x1cf5360_0;
S_0x1cff5d0 .scope module, "mux_ex1" "threemux5" 5 258, 3 45 0, S_0x1cf0e90;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1"
    .port_info 1 /INPUT 5 "in2"
    .port_info 2 /INPUT 5 "in3"
    .port_info 3 /INPUT 2 "select"
    .port_info 4 /OUTPUT 5 "out"
v0x1cff890_0 .net "in1", 4 0, v0x1cf5ed0_0;  alias, 1 drivers
v0x1cff9c0_0 .net "in2", 4 0, v0x1cf5420_0;  alias, 1 drivers
v0x1cffa80_0 .net "in3", 4 0, v0x1d0bae0_0;  1 drivers
v0x1cffb50_0 .var "out", 4 0;
v0x1cffc60_0 .net "select", 1 0, v0x1cf59f0_0;  alias, 1 drivers
E_0x1cff820 .event edge, v0x1cf59f0_0, v0x1cf5ed0_0, v0x1cf5420_0, v0x1cffa80_0;
S_0x1cffdf0 .scope module, "mux_ex2" "threemux" 5 263, 3 59 0, S_0x1cf0e90;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1"
    .port_info 1 /INPUT 32 "in2"
    .port_info 2 /INPUT 32 "in3"
    .port_info 3 /INPUT 2 "select"
    .port_info 4 /OUTPUT 32 "out"
v0x1d000d0_0 .net "in1", 31 0, v0x1cf5500_0;  alias, 1 drivers
v0x1d001e0_0 .net "in2", 31 0, v0x1d035a0_0;  alias, 1 drivers
v0x1d002a0_0 .net "in3", 31 0, v0x1cfddf0_0;  alias, 1 drivers
v0x1d003c0_0 .var "out", 31 0;
v0x1d00480_0 .net "select", 1 0, v0x1cf6df0_0;  alias, 1 drivers
E_0x1d00040 .event edge, v0x1cf6df0_0, v0x1cf5500_0, v0x1d001e0_0, v0x1cf39d0_0;
S_0x1d00620 .scope module, "mux_ex3" "threemux" 5 268, 3 59 0, S_0x1cf0e90;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1"
    .port_info 1 /INPUT 32 "in2"
    .port_info 2 /INPUT 32 "in3"
    .port_info 3 /INPUT 2 "select"
    .port_info 4 /OUTPUT 32 "out"
v0x1d00900_0 .net "in1", 31 0, v0x1cf5750_0;  alias, 1 drivers
v0x1d00a10_0 .net "in2", 31 0, v0x1d035a0_0;  alias, 1 drivers
v0x1d00ae0_0 .net "in3", 31 0, v0x1cfddf0_0;  alias, 1 drivers
v0x1d00bb0_0 .var "out", 31 0;
v0x1d00c80_0 .net "select", 1 0, v0x1cf6fa0_0;  alias, 1 drivers
E_0x1d00870 .event edge, v0x1cf6fa0_0, v0x1cf5750_0, v0x1d001e0_0, v0x1cf39d0_0;
S_0x1d00e20 .scope module, "mux_ex4" "mux" 5 273, 3 1 0, S_0x1cf0e90;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1"
    .port_info 1 /INPUT 32 "in2"
    .port_info 2 /INPUT 1 "select"
    .port_info 3 /OUTPUT 32 "out"
v0x1d010e0_0 .net "in1", 31 0, v0x1d00bb0_0;  alias, 1 drivers
v0x1d01210_0 .net "in2", 31 0, v0x1cf6090_0;  alias, 1 drivers
v0x1d012d0_0 .var "out", 31 0;
v0x1d013d0_0 .net "select", 0 0, v0x1cf49e0_0;  alias, 1 drivers
E_0x1d01060 .event edge, v0x1cf49e0_0, v0x1cfe920_0, v0x1cf6090_0;
S_0x1d014f0 .scope module, "mux_id1" "mux" 5 211, 3 1 0, S_0x1cf0e90;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1"
    .port_info 1 /INPUT 32 "in2"
    .port_info 2 /INPUT 1 "select"
    .port_info 3 /OUTPUT 32 "out"
v0x1d01830_0 .net "in1", 31 0, L_0x1d0c3c0;  alias, 1 drivers
v0x1d01940_0 .net "in2", 31 0, v0x1cfddf0_0;  alias, 1 drivers
v0x1d01a90_0 .var "out", 31 0;
v0x1d01b50_0 .net "select", 0 0, v0x1cf6d20_0;  alias, 1 drivers
E_0x1d017d0 .event edge, v0x1cf6d20_0, v0x1cf56b0_0, v0x1cf39d0_0;
S_0x1d01cb0 .scope module, "mux_id2" "mux" 5 215, 3 1 0, S_0x1cf0e90;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1"
    .port_info 1 /INPUT 32 "in2"
    .port_info 2 /INPUT 1 "select"
    .port_info 3 /OUTPUT 32 "out"
v0x1d01f20_0 .net "in1", 31 0, L_0x1d0c430;  alias, 1 drivers
v0x1d02030_0 .net "in2", 31 0, v0x1cfddf0_0;  alias, 1 drivers
v0x1d020d0_0 .var "out", 31 0;
v0x1d021c0_0 .net "select", 0 0, v0x1cf6e90_0;  alias, 1 drivers
E_0x1d01ea0 .event edge, v0x1cf6e90_0, v0x1cf5830_0, v0x1cf39d0_0;
S_0x1d02320 .scope module, "mux_if" "mux_ini" 5 159, 3 25 0, S_0x1cf0e90;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1"
    .port_info 1 /INPUT 32 "in2"
    .port_info 2 /INPUT 1 "select"
    .port_info 3 /OUTPUT 32 "out"
v0x1d025e0_0 .net "in1", 31 0, v0x1cf1490_0;  alias, 1 drivers
v0x1d02710_0 .net "in2", 31 0, v0x1cff090_0;  alias, 1 drivers
v0x1d027d0_0 .var "out", 31 0;
v0x1d028f0_0 .net "select", 0 0, L_0x1d0c050;  1 drivers
E_0x1d02560 .event edge, v0x1d028f0_0, v0x1cf1490_0, v0x1cff090_0;
S_0x1d02a10 .scope module, "mux_wb" "mux" 5 328, 3 1 0, S_0x1cf0e90;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1"
    .port_info 1 /INPUT 32 "in2"
    .port_info 2 /INPUT 1 "select"
    .port_info 3 /OUTPUT 32 "out"
v0x1d02cd0_0 .net "in1", 31 0, v0x1d061f0_0;  alias, 1 drivers
v0x1d02dd0_0 .net "in2", 31 0, v0x1d069d0_0;  alias, 1 drivers
v0x1d02eb0_0 .var "out", 31 0;
v0x1d02fa0_0 .net "select", 0 0, v0x1d06610_0;  alias, 1 drivers
E_0x1d02c50 .event edge, v0x1d02fa0_0, v0x1d02cd0_0, v0x1d02dd0_0;
S_0x1d03110 .scope module, "mux_wb2" "mux" 5 332, 3 1 0, S_0x1cf0e90;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1"
    .port_info 1 /INPUT 32 "in2"
    .port_info 2 /INPUT 1 "select"
    .port_info 3 /OUTPUT 32 "out"
v0x1d033d0_0 .net "in1", 31 0, v0x1d02eb0_0;  alias, 1 drivers
v0x1d034e0_0 .net "in2", 31 0, v0x1d067d0_0;  alias, 1 drivers
v0x1d035a0_0 .var "out", 31 0;
v0x1d036c0_0 .net "select", 0 0, v0x1d06450_0;  alias, 1 drivers
E_0x1d03350 .event edge, v0x1d036c0_0, v0x1d02eb0_0, v0x1d034e0_0;
S_0x1d03800 .scope module, "muxnew" "mux" 5 153, 3 1 0, S_0x1cf0e90;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1"
    .port_info 1 /INPUT 32 "in2"
    .port_info 2 /INPUT 1 "select"
    .port_info 3 /OUTPUT 32 "out"
v0x1d03ac0_0 .net "in1", 31 0, v0x1cfcfa0_0;  alias, 1 drivers
v0x1d03bf0_0 .net "in2", 31 0, L_0x1d0c3c0;  alias, 1 drivers
v0x1d03d00_0 .var "out", 31 0;
v0x1d03da0_0 .net "select", 0 0, v0x1cf2550_0;  alias, 1 drivers
E_0x1d03a40 .event edge, v0x1cf2550_0, v0x1cfcfa0_0, v0x1cf56b0_0;
S_0x1d03ee0 .scope module, "registers" "registers" 5 200, 16 1 0, S_0x1cf0e90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 5 "read_reg_1"
    .port_info 2 /INPUT 5 "read_reg_2"
    .port_info 3 /INPUT 5 "write_reg"
    .port_info 4 /INPUT 32 "write_data"
    .port_info 5 /INPUT 1 "JumpReg"
    .port_info 6 /INPUT 1 "reg_write"
    .port_info 7 /OUTPUT 32 "read_data_1"
    .port_info 8 /OUTPUT 32 "read_data_2"
    .port_info 9 /OUTPUT 32 "sys_call_reg"
    .port_info 10 /OUTPUT 32 "std_out_address"
L_0x1d0c3c0 .functor BUFZ 32, v0x1d04700_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1d0c430 .functor BUFZ 32, v0x1d047c0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1d0c530 .functor BUFZ 32, v0x1d054c0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1d04470_0 .net "JumpReg", 0 0, v0x1cf2550_0;  alias, 1 drivers
v0x1d04580_0 .var "a0", 31 0;
v0x1d04660_0 .net "clk", 0 0, v0x1d0bb80_0;  alias, 1 drivers
v0x1d04700_0 .var "data1", 31 0;
v0x1d047c0_0 .var "data2", 31 0;
v0x1d048f0_0 .net "read_data_1", 31 0, L_0x1d0c3c0;  alias, 1 drivers
v0x1d049b0_0 .net "read_data_2", 31 0, L_0x1d0c430;  alias, 1 drivers
v0x1d04ac0_0 .net "read_reg_1", 4 0, L_0x1d0c610;  1 drivers
v0x1d04ba0_0 .net "read_reg_2", 4 0, L_0x1d0c7c0;  1 drivers
v0x1d04d10_0 .net "reg_write", 0 0, v0x1d06b70_0;  alias, 1 drivers
v0x1d04db0 .array "register_file", 0 31, 31 0;
v0x1d05360_0 .net "std_out_address", 31 0, v0x1d04580_0;  alias, 1 drivers
v0x1d05420_0 .net "sys_call_reg", 31 0, L_0x1d0c530;  alias, 1 drivers
v0x1d054c0_0 .var "v0", 31 0;
v0x1d05580_0 .net "write_data", 31 0, v0x1d035a0_0;  alias, 1 drivers
v0x1d05640_0 .net "write_reg", 4 0, v0x1d06d00_0;  alias, 1 drivers
E_0x1d04220/0 .event edge, v0x1cf7b90_0, v0x1d04ac0_0, v0x1d001e0_0, v0x1d04ba0_0;
v0x1d04db0_0 .array/port v0x1d04db0, 0;
v0x1d04db0_1 .array/port v0x1d04db0, 1;
v0x1d04db0_2 .array/port v0x1d04db0, 2;
v0x1d04db0_3 .array/port v0x1d04db0, 3;
E_0x1d04220/1 .event edge, v0x1d04db0_0, v0x1d04db0_1, v0x1d04db0_2, v0x1d04db0_3;
v0x1d04db0_4 .array/port v0x1d04db0, 4;
v0x1d04db0_5 .array/port v0x1d04db0, 5;
v0x1d04db0_6 .array/port v0x1d04db0, 6;
v0x1d04db0_7 .array/port v0x1d04db0, 7;
E_0x1d04220/2 .event edge, v0x1d04db0_4, v0x1d04db0_5, v0x1d04db0_6, v0x1d04db0_7;
v0x1d04db0_8 .array/port v0x1d04db0, 8;
v0x1d04db0_9 .array/port v0x1d04db0, 9;
v0x1d04db0_10 .array/port v0x1d04db0, 10;
v0x1d04db0_11 .array/port v0x1d04db0, 11;
E_0x1d04220/3 .event edge, v0x1d04db0_8, v0x1d04db0_9, v0x1d04db0_10, v0x1d04db0_11;
v0x1d04db0_12 .array/port v0x1d04db0, 12;
v0x1d04db0_13 .array/port v0x1d04db0, 13;
v0x1d04db0_14 .array/port v0x1d04db0, 14;
v0x1d04db0_15 .array/port v0x1d04db0, 15;
E_0x1d04220/4 .event edge, v0x1d04db0_12, v0x1d04db0_13, v0x1d04db0_14, v0x1d04db0_15;
v0x1d04db0_16 .array/port v0x1d04db0, 16;
v0x1d04db0_17 .array/port v0x1d04db0, 17;
v0x1d04db0_18 .array/port v0x1d04db0, 18;
v0x1d04db0_19 .array/port v0x1d04db0, 19;
E_0x1d04220/5 .event edge, v0x1d04db0_16, v0x1d04db0_17, v0x1d04db0_18, v0x1d04db0_19;
v0x1d04db0_20 .array/port v0x1d04db0, 20;
v0x1d04db0_21 .array/port v0x1d04db0, 21;
v0x1d04db0_22 .array/port v0x1d04db0, 22;
v0x1d04db0_23 .array/port v0x1d04db0, 23;
E_0x1d04220/6 .event edge, v0x1d04db0_20, v0x1d04db0_21, v0x1d04db0_22, v0x1d04db0_23;
v0x1d04db0_24 .array/port v0x1d04db0, 24;
v0x1d04db0_25 .array/port v0x1d04db0, 25;
v0x1d04db0_26 .array/port v0x1d04db0, 26;
v0x1d04db0_27 .array/port v0x1d04db0, 27;
E_0x1d04220/7 .event edge, v0x1d04db0_24, v0x1d04db0_25, v0x1d04db0_26, v0x1d04db0_27;
v0x1d04db0_28 .array/port v0x1d04db0, 28;
v0x1d04db0_29 .array/port v0x1d04db0, 29;
v0x1d04db0_30 .array/port v0x1d04db0, 30;
v0x1d04db0_31 .array/port v0x1d04db0, 31;
E_0x1d04220/8 .event edge, v0x1d04db0_28, v0x1d04db0_29, v0x1d04db0_30, v0x1d04db0_31;
E_0x1d04220 .event/or E_0x1d04220/0, E_0x1d04220/1, E_0x1d04220/2, E_0x1d04220/3, E_0x1d04220/4, E_0x1d04220/5, E_0x1d04220/6, E_0x1d04220/7, E_0x1d04220/8;
E_0x1d043b0 .event edge, v0x1cf3ab0_0;
E_0x1d04410 .event posedge, v0x1cf2550_0;
S_0x1d058d0 .scope module, "smd" "SignImmD" 5 222, 6 6 0, S_0x1cf0e90;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr"
    .port_info 1 /OUTPUT 32 "SignImmD"
v0x1d05b30_0 .var "SignImmD", 31 0;
v0x1d05c40_0 .net "instr", 31 0, v0x1cf8630_0;  alias, 1 drivers
v0x1d05ce0_0 .net "temp", 15 0, L_0x1d0c900;  1 drivers
E_0x1d05ab0 .event edge, v0x1cf2b60_0, v0x1d05ce0_0;
L_0x1d0c900 .part v0x1cf8630_0, 0, 16;
S_0x1d05e30 .scope module, "wb" "wb_reg" 5 313, 17 1 0, S_0x1cf0e90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 32 "rdm"
    .port_info 2 /INPUT 32 "aluoutm"
    .port_info 3 /INPUT 1 "regwritem"
    .port_info 4 /INPUT 1 "memtoregm"
    .port_info 5 /INPUT 5 "writeregm"
    .port_info 6 /INPUT 32 "pcplus4m"
    .port_info 7 /INPUT 1 "jumplinkm"
    .port_info 8 /OUTPUT 1 "regwrite"
    .port_info 9 /OUTPUT 1 "memtoreg"
    .port_info 10 /OUTPUT 32 "rd"
    .port_info 11 /OUTPUT 32 "aluout"
    .port_info 12 /OUTPUT 5 "writereg"
    .port_info 13 /OUTPUT 32 "pcplus4"
    .port_info 14 /OUTPUT 1 "jumplink"
v0x1d061f0_0 .var "aluout", 31 0;
v0x1d062e0_0 .net "aluoutm", 31 0, v0x1cfddf0_0;  alias, 1 drivers
v0x1d06380_0 .net "clk", 0 0, v0x1d0bb80_0;  alias, 1 drivers
v0x1d06450_0 .var "jumplink", 0 0;
v0x1d06520_0 .net "jumplinkm", 0 0, v0x1cfe0a0_0;  alias, 1 drivers
v0x1d06610_0 .var "memtoreg", 0 0;
v0x1d066e0_0 .net "memtoregm", 0 0, v0x1cfe1e0_0;  alias, 1 drivers
v0x1d067d0_0 .var "pcplus4", 31 0;
v0x1d06870_0 .net "pcplus4m", 31 0, v0x1cfe5a0_0;  alias, 1 drivers
v0x1d069d0_0 .var "rd", 31 0;
v0x1d06aa0_0 .net "rdm", 31 0, L_0x1d1cc50;  alias, 1 drivers
v0x1d06b70_0 .var "regwrite", 0 0;
v0x1d06c10_0 .net "regwritem", 0 0, v0x1cfe710_0;  alias, 1 drivers
v0x1d06d00_0 .var "writereg", 4 0;
v0x1d06df0_0 .net "writeregm", 4 0, v0x1cfe9c0_0;  alias, 1 drivers
    .scope S_0x1c14ac0;
T_0 ;
    %wait E_0x1be36a0;
    %load/vec4 v0x1cefc90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0 T_0.0, 8;
    %load/vec4 v0x1cc8350_0;
    %jmp/1 T_0.1, 8;
T_0.0 ; End of true expr.
    %load/vec4 v0x1cefac0_0;
    %jmp/0 T_0.1, 8;
 ; End of false expr.
    %blend;
T_0.1;
    %store/vec4 v0x1cefba0_0, 0, 32;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x1c8e8d0;
T_1 ;
    %wait E_0x1c3d7c0;
    %load/vec4 v0x1cf0270_0;
    %parti/s 4, 28, 6;
    %store/vec4 v0x1ceffb0_0, 0, 4;
    %load/vec4 v0x1cf0330_0;
    %parti/s 26, 0, 2;
    %pad/u 28;
    %store/vec4 v0x1cf0080_0, 0, 28;
    %load/vec4 v0x1cf0080_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x1cf0080_0, 0, 28;
    %load/vec4 v0x1ceffb0_0;
    %load/vec4 v0x1cf0080_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1cf0160_0, 0, 32;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x1c99b40;
T_2 ;
    %pushi/vec4 202375176, 0, 32;
    %store/vec4 v0x1cf0870_0, 0, 32;
    %end;
    .thread T_2;
    .scope S_0x1c99b40;
T_3 ;
    %pushi/vec4 4194412, 0, 32;
    %store/vec4 v0x1cf07d0_0, 0, 32;
    %end;
    .thread T_3;
    .scope S_0x1c99b40;
T_4 ;
    %pushi/vec4 4194412, 0, 32;
    %store/vec4 v0x1cf06c0_0, 0, 32;
    %end;
    .thread T_4;
    .scope S_0x1c99b40;
T_5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1cf0910_0, 0, 1;
    %end;
    .thread T_5;
    .scope S_0x1c99b40;
T_6 ;
    %end;
    .thread T_6;
    .scope S_0x1c9cbe0;
T_7 ;
    %wait E_0x1cf0a50;
    %load/vec4 v0x1cf0d50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0 T_7.0, 8;
    %load/vec4 v0x1cf0ab0_0;
    %jmp/1 T_7.1, 8;
T_7.0 ; End of true expr.
    %load/vec4 v0x1cf0bb0_0;
    %jmp/0 T_7.1, 8;
 ; End of false expr.
    %blend;
T_7.1;
    %store/vec4 v0x1cf0c90_0, 0, 5;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x1cfcab0;
T_8 ;
    %wait E_0x1cfcd40;
    %load/vec4 v0x1cfd090_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0 T_8.0, 8;
    %load/vec4 v0x1cfcdc0_0;
    %jmp/1 T_8.1, 8;
T_8.0 ; End of true expr.
    %load/vec4 v0x1cfcec0_0;
    %jmp/0 T_8.1, 8;
 ; End of false expr.
    %blend;
T_8.1;
    %store/vec4 v0x1cfcfa0_0, 0, 32;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x1cfc7c0;
T_9 ;
    %wait E_0x1cfca40;
    %load/vec4 v0x1cfd660_0;
    %parti/s 4, 28, 6;
    %store/vec4 v0x1cfd3a0_0, 0, 4;
    %load/vec4 v0x1cfd750_0;
    %parti/s 26, 0, 2;
    %pad/u 28;
    %store/vec4 v0x1cfd470_0, 0, 28;
    %load/vec4 v0x1cfd470_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x1cfd470_0, 0, 28;
    %load/vec4 v0x1cfd3a0_0;
    %load/vec4 v0x1cfd470_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1cfd550_0, 0, 32;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x1d03800;
T_10 ;
    %wait E_0x1d03a40;
    %load/vec4 v0x1d03da0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0 T_10.0, 8;
    %load/vec4 v0x1d03ac0_0;
    %jmp/1 T_10.1, 8;
T_10.0 ; End of true expr.
    %load/vec4 v0x1d03bf0_0;
    %jmp/0 T_10.1, 8;
 ; End of false expr.
    %blend;
T_10.1;
    %store/vec4 v0x1d03d00_0, 0, 32;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x1d02320;
T_11 ;
    %pushi/vec4 4194352, 0, 32;
    %assign/vec4 v0x1d027d0_0, 0;
    %end;
    .thread T_11;
    .scope S_0x1d02320;
T_12 ;
    %wait E_0x1d02560;
    %load/vec4 v0x1d028f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0 T_12.0, 8;
    %load/vec4 v0x1d025e0_0;
    %jmp/1 T_12.1, 8;
T_12.0 ; End of true expr.
    %load/vec4 v0x1d02710_0;
    %jmp/0 T_12.1, 8;
 ; End of false expr.
    %blend;
T_12.1;
    %store/vec4 v0x1d027d0_0, 0, 32;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x1cf8b50;
T_13 ;
    %pushi/vec4 4194352, 0, 32;
    %store/vec4 v0x1cf8f60_0, 0, 32;
    %end;
    .thread T_13;
    .scope S_0x1cf8b50;
T_14 ;
    %wait E_0x1cf33c0;
    %load/vec4 v0x1cf9060_0;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_14.0, 4;
    %load/vec4 v0x1cf8e80_0;
    %assign/vec4 v0x1cf8f60_0, 0;
T_14.0 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x1cf91a0;
T_15 ;
    %vpi_call 14 12 "$readmemh", "hello.v", v0x1cf9d40 {0 0 0};
    %end;
    .thread T_15;
    .scope S_0x1cf91a0;
T_16 ;
    %wait E_0x1cf9420;
    %load/vec4 v0x1cfc590_0;
    %subi 1048576, 0, 30;
    %ix/vec4 4;
    %load/vec4a v0x1cf9d40, 4;
    %store/vec4 v0x1cfc680_0, 0, 32;
    %vpi_call 14 18 "$display", "Read Address: %x, regout = %x", v0x1cfc590_0, v0x1cfc680_0 {0 0 0};
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0x1cf10c0;
T_17 ;
    %wait E_0x1cf1310;
    %load/vec4 v0x1cf1390_0;
    %addi 4, 0, 32;
    %store/vec4 v0x1cf1490_0, 0, 32;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0x1cf82a0;
T_18 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1cf8630_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1cf8700_0, 0;
    %end;
    .thread T_18;
    .scope S_0x1cf82a0;
T_19 ;
    %wait E_0x1cf33c0;
    %vpi_call 12 17 "$display", $time, " id posedgewrite " {0 0 0};
    %load/vec4 v0x1cf8980_0;
    %nor/r;
    %load/vec4 v0x1cf8570_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %load/vec4 v0x1cf88c0_0;
    %assign/vec4 v0x1cf8630_0, 0;
    %load/vec4 v0x1cf87d0_0;
    %assign/vec4 v0x1cf8700_0, 0;
T_19.0 ;
    %load/vec4 v0x1cf8570_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_19.2, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1cf8630_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1cf8700_0, 0;
T_19.2 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x1cf1cd0;
T_20 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x1cf28e0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1cf2380_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1cf22b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1cf2610_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1cf26d0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x1cf21d0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1cf29c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1cf20f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1cf2790_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1cf2440_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1cf2550_0, 0, 1;
    %end;
    .thread T_20;
    .scope S_0x1cf1cd0;
T_21 ;
    %wait E_0x1cf2080;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x1cf28e0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1cf2380_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1cf22b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1cf2610_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1cf26d0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x1cf21d0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1cf29c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1cf20f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1cf2790_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1cf2440_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1cf2550_0, 0, 1;
    %load/vec4 v0x1cf2b60_0;
    %parti/s 6, 26, 6;
    %store/vec4 v0x1cf2c40_0, 0, 6;
    %load/vec4 v0x1cf2b60_0;
    %parti/s 6, 0, 2;
    %store/vec4 v0x1cf2a80_0, 0, 6;
    %vpi_call 8 53 "$display", $time, " control module: instruction being decoded: %x", v0x1cf2b60_0 {0 0 0};
    %load/vec4 v0x1cf2c40_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_21.0, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_21.1, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_21.2, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_21.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_21.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_21.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_21.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_21.7, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_21.8, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_21.9, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_21.10, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_21.11, 6;
    %vpi_call 8 200 "$display", "%b: That's not a supported instruction!", v0x1cf2c40_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1cf2380_0, 0, 1;
    %jmp T_21.13;
T_21.0 ;
    %vpi_call 8 56 "$display", "%b: ADDI", v0x1cf2c40_0 {0 0 0};
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x1cf21d0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1cf29c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1cf20f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1cf2380_0, 0, 1;
    %jmp T_21.13;
T_21.1 ;
    %vpi_call 8 63 "$display", "%b: ORI", v0x1cf2c40_0 {0 0 0};
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x1cf21d0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1cf29c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1cf20f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1cf2380_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1cf2440_0, 0, 1;
    %jmp T_21.13;
T_21.2 ;
    %vpi_call 8 71 "$display", "%b: LW", v0x1cf2c40_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1cf2610_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1cf26d0_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x1cf21d0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1cf29c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1cf20f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1cf2380_0, 0, 1;
    %jmp T_21.13;
T_21.3 ;
    %vpi_call 8 80 "$display", "%b: SW", v0x1cf2c40_0 {0 0 0};
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x1cf21d0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1cf20f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1cf2790_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1cf2380_0, 0, 1;
    %jmp T_21.13;
T_21.4 ;
    %vpi_call 8 87 "$display", "%b: BEQ", v0x1cf2c40_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1cf22b0_0, 0, 1;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x1cf21d0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1cf2380_0, 0, 1;
    %jmp T_21.13;
T_21.5 ;
    %vpi_call 8 93 "$display", "%b: BNE", v0x1cf2c40_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1cf22b0_0, 0, 1;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x1cf21d0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1cf2380_0, 0, 1;
    %jmp T_21.13;
T_21.6 ;
    %vpi_call 8 99 "$display", "%b: J", v0x1cf2c40_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1cf2380_0, 0, 1;
    %jmp T_21.13;
T_21.7 ;
    %vpi_call 8 103 "$display", "%b: JAL", v0x1cf2c40_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1cf2380_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1cf2440_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x1cf28e0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1cf29c0_0, 0, 1;
    %jmp T_21.13;
T_21.8 ;
    %vpi_call 8 111 "$display", "%b: ADDIU", v0x1cf2c40_0 {0 0 0};
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x1cf21d0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1cf29c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1cf20f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1cf2380_0, 0, 1;
    %jmp T_21.13;
T_21.9 ;
    %vpi_call 8 118 "$display", "%b: SLTIU", v0x1cf2c40_0 {0 0 0};
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x1cf21d0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1cf29c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1cf20f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1cf2380_0, 0, 1;
    %jmp T_21.13;
T_21.10 ;
    %vpi_call 8 125 "$display", "%b: LUI", v0x1cf2c40_0 {0 0 0};
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x1cf21d0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1cf29c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1cf20f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1cf2380_0, 0, 1;
    %jmp T_21.13;
T_21.11 ;
    %vpi_call 8 132 "$display", "Special instruction detected: %x", v0x1cf2b60_0 {0 0 0};
    %vpi_call 8 133 "$display", "%b: SPECIAL", v0x1cf2c40_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1cf2380_0, 0, 1;
    %load/vec4 v0x1cf2a80_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_21.14, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_21.15, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_21.16, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_21.17, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_21.18, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_21.19, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_21.20, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_21.21, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_21.22, 6;
    %vpi_call 8 194 "$display", "funct: %b: That's not a supported funct!", v0x1cf2a80_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1cf2380_0, 0, 1;
    %jmp T_21.24;
T_21.14 ;
    %vpi_call 8 137 "$display", "funct: %b: ADD", v0x1cf2a80_0 {0 0 0};
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x1cf28e0_0, 0, 2;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x1cf21d0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1cf29c0_0, 0, 1;
    %jmp T_21.24;
T_21.15 ;
    %vpi_call 8 143 "$display", "%b: ADDU", v0x1cf2a80_0 {0 0 0};
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x1cf28e0_0, 0, 2;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x1cf21d0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1cf29c0_0, 0, 1;
    %jmp T_21.24;
T_21.16 ;
    %vpi_call 8 149 "$display", "funct: %b: SUB", v0x1cf2a80_0 {0 0 0};
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x1cf28e0_0, 0, 2;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x1cf21d0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1cf29c0_0, 0, 1;
    %jmp T_21.24;
T_21.17 ;
    %vpi_call 8 155 "$display", "funct: %b: AND", v0x1cf2a80_0 {0 0 0};
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x1cf28e0_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x1cf21d0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1cf29c0_0, 0, 1;
    %jmp T_21.24;
T_21.18 ;
    %vpi_call 8 161 "$display", "funct: %b: OR", v0x1cf2a80_0 {0 0 0};
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x1cf28e0_0, 0, 2;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x1cf21d0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1cf29c0_0, 0, 1;
    %jmp T_21.24;
T_21.19 ;
    %vpi_call 8 167 "$display", "funct: %b: SLT", v0x1cf2a80_0 {0 0 0};
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x1cf28e0_0, 0, 2;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x1cf21d0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1cf29c0_0, 0, 1;
    %jmp T_21.24;
T_21.20 ;
    %vpi_call 8 173 "$display", "funct: %b: JR", v0x1cf2a80_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1cf2550_0, 0, 1;
    %jmp T_21.24;
T_21.21 ;
    %vpi_call 8 177 "$display", "funct: %b: NOP", v0x1cf2a80_0 {0 0 0};
    %jmp T_21.24;
T_21.22 ;
    %vpi_call 8 180 "$display", "Syscall: vreg == %x", v0x1cf2e00_0 {0 0 0};
    %load/vec4 v0x1cf2e00_0;
    %dup/vec4;
    %pushi/vec4 4, 0, 32;
    %cmp/u;
    %jmp/1 T_21.25, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 32;
    %cmp/u;
    %jmp/1 T_21.26, 6;
    %vpi_call 8 188 "$display", "vreg = %x, Syscall, but not a supported one!", v0x1cf2e00_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1cf2380_0, 0, 1;
    %jmp T_21.28;
T_21.25 ;
    %vpi_call 8 182 "$display", "syscall puts %s", v0x1cf2d20_0 {0 0 0};
    %jmp T_21.28;
T_21.26 ;
    %vpi_call 8 184 "$display", "syscall exit" {0 0 0};
    %vpi_call 8 185 "$finish" {0 0 0};
    %jmp T_21.28;
T_21.28 ;
    %pop/vec4 1;
    %jmp T_21.24;
T_21.24 ;
    %pop/vec4 1;
    %jmp T_21.13;
T_21.13 ;
    %pop/vec4 1;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_0x1d03ee0;
T_22 ;
    %wait E_0x1d04410;
    %load/vec4 v0x1d04ac0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x1d04db0, 4;
    %store/vec4 v0x1d04700_0, 0, 32;
    %jmp T_22;
    .thread T_22;
    .scope S_0x1d03ee0;
T_23 ;
    %vpi_call 16 29 "$monitor", $time, "read_data_1 = %x, read_data_2 = %x write_data = %x", v0x1d048f0_0, v0x1d049b0_0, v0x1d05580_0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1d04db0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1d04db0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1d04db0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1d04db0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1d04db0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1d04db0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1d04db0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1d04db0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1d04db0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1d04db0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1d04db0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1d04db0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1d04db0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1d04db0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1d04db0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1d04db0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1d04db0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1d04db0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1d04db0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1d04db0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1d04db0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1d04db0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1d04db0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1d04db0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1d04db0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1d04db0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1d04db0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1d04db0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1d04db0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1d04db0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1d04db0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1d04db0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1d04700_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1d047c0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1d054c0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1d04580_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1d04700_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1d047c0_0, 0, 32;
    %end;
    .thread T_23;
    .scope S_0x1d03ee0;
T_24 ;
    %wait E_0x1d043b0;
    %vpi_call 16 72 "$display", $time, "$at : %x, $v0: %x, $ra: %x $sp :%x $s8: %x $zero : %x", &A<v0x1d04db0, 1>, &A<v0x1d04db0, 2>, &A<v0x1d04db0, 31>, &A<v0x1d04db0, 29>, &A<v0x1d04db0, 30>, &A<v0x1d04db0, 0> {0 0 0};
    %jmp T_24;
    .thread T_24, $push;
    .scope S_0x1d03ee0;
T_25 ;
    %wait E_0x1cf33c0;
    %load/vec4 v0x1d04d10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %load/vec4 v0x1d05580_0;
    %load/vec4 v0x1d05640_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0x1d04db0, 4, 0;
T_25.0 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x1d03ee0;
T_26 ;
    %wait E_0x1d04220;
    %load/vec4 v0x1d05640_0;
    %load/vec4 v0x1d04ac0_0;
    %cmp/e;
    %jmp/0xz  T_26.0, 4;
    %load/vec4 v0x1d05580_0;
    %assign/vec4 v0x1d04700_0, 0;
    %load/vec4 v0x1d04ba0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x1d04db0, 4;
    %assign/vec4 v0x1d047c0_0, 0;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0x1d05640_0;
    %load/vec4 v0x1d04ba0_0;
    %cmp/e;
    %jmp/0xz  T_26.2, 4;
    %load/vec4 v0x1d04ac0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x1d04db0, 4;
    %assign/vec4 v0x1d04700_0, 0;
    %load/vec4 v0x1d05580_0;
    %assign/vec4 v0x1d047c0_0, 0;
    %jmp T_26.3;
T_26.2 ;
    %load/vec4 v0x1d04ac0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x1d04db0, 4;
    %assign/vec4 v0x1d04700_0, 0;
    %load/vec4 v0x1d04ba0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x1d04db0, 4;
    %assign/vec4 v0x1d047c0_0, 0;
T_26.3 ;
T_26.1 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x1d04db0, 4;
    %store/vec4 v0x1d054c0_0, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x1d04db0, 4;
    %store/vec4 v0x1d04580_0, 0, 32;
    %jmp T_26;
    .thread T_26, $push;
    .scope S_0x1d014f0;
T_27 ;
    %wait E_0x1d017d0;
    %load/vec4 v0x1d01b50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0 T_27.0, 8;
    %load/vec4 v0x1d01830_0;
    %jmp/1 T_27.1, 8;
T_27.0 ; End of true expr.
    %load/vec4 v0x1d01940_0;
    %jmp/0 T_27.1, 8;
 ; End of false expr.
    %blend;
T_27.1;
    %store/vec4 v0x1d01a90_0, 0, 32;
    %jmp T_27;
    .thread T_27, $push;
    .scope S_0x1d01cb0;
T_28 ;
    %wait E_0x1d01ea0;
    %load/vec4 v0x1d021c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0 T_28.0, 8;
    %load/vec4 v0x1d01f20_0;
    %jmp/1 T_28.1, 8;
T_28.0 ; End of true expr.
    %load/vec4 v0x1d02030_0;
    %jmp/0 T_28.1, 8;
 ; End of false expr.
    %blend;
T_28.1;
    %store/vec4 v0x1d020d0_0, 0, 32;
    %jmp T_28;
    .thread T_28, $push;
    .scope S_0x1cfee50;
T_29 ;
    %wait E_0x1cff020;
    %load/vec4 v0x1cff250_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x1cff250_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x1cff420_0, 0;
    %load/vec4 v0x1cff420_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0x1cff340_0, 0;
    %load/vec4 v0x1cff340_0;
    %load/vec4 v0x1cff190_0;
    %add;
    %assign/vec4 v0x1cff090_0, 0;
    %jmp T_29;
    .thread T_29, $push;
    .scope S_0x1d058d0;
T_30 ;
    %wait E_0x1d05ab0;
    %load/vec4 v0x1d05c40_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x1d05ce0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x1d05b30_0, 0;
    %jmp T_30;
    .thread T_30, $push;
    .scope S_0x1cf4270;
T_31 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1cf5500_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1cf5750_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1cf6090_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1cf5bc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1cf4fe0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1cf5150_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1cf49e0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x1cf59f0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x1cf4830_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x1cf5d30_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x1cf5ed0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x1cf5420_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1cf52c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1cf4de0_0, 0;
    %end;
    .thread T_31;
    .scope S_0x1cf4270;
T_32 ;
    %wait E_0x1cf33c0;
    %load/vec4 v0x1cf4d40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.0, 8;
    %load/vec4 v0x1cf5c60_0;
    %assign/vec4 v0x1cf5bc0_0, 0;
    %load/vec4 v0x1cf5080_0;
    %assign/vec4 v0x1cf4fe0_0, 0;
    %load/vec4 v0x1cf51f0_0;
    %assign/vec4 v0x1cf5150_0, 0;
    %load/vec4 v0x1cf4ab0_0;
    %assign/vec4 v0x1cf49e0_0, 0;
    %load/vec4 v0x1cf5ad0_0;
    %assign/vec4 v0x1cf59f0_0, 0;
    %load/vec4 v0x1cf4910_0;
    %assign/vec4 v0x1cf4830_0, 0;
    %load/vec4 v0x1cf56b0_0;
    %assign/vec4 v0x1cf5500_0, 0;
    %load/vec4 v0x1cf5830_0;
    %assign/vec4 v0x1cf5750_0, 0;
    %load/vec4 v0x1cf6170_0;
    %assign/vec4 v0x1cf6090_0, 0;
    %load/vec4 v0x1cf5df0_0;
    %assign/vec4 v0x1cf5d30_0, 0;
    %load/vec4 v0x1cf5fb0_0;
    %assign/vec4 v0x1cf5ed0_0, 0;
    %load/vec4 v0x1cf5910_0;
    %assign/vec4 v0x1cf5420_0, 0;
    %load/vec4 v0x1cf5360_0;
    %assign/vec4 v0x1cf52c0_0, 0;
    %load/vec4 v0x1cf4e80_0;
    %assign/vec4 v0x1cf4de0_0, 0;
    %jmp T_32.1;
T_32.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1cf5bc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1cf4fe0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1cf5150_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1cf49e0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x1cf59f0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x1cf4830_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1cf5500_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1cf5750_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1cf6090_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x1cf5d30_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x1cf5ed0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x1cf5420_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1cf52c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1cf4de0_0, 0;
T_32.1 ;
    %jmp T_32;
    .thread T_32;
    .scope S_0x1cff5d0;
T_33 ;
    %wait E_0x1cff820;
    %load/vec4 v0x1cffc60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_33.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_33.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_33.2, 6;
    %vpi_call 3 55 "$display", "Error in threemux" {0 0 0};
    %jmp T_33.4;
T_33.0 ;
    %load/vec4 v0x1cff890_0;
    %store/vec4 v0x1cffb50_0, 0, 5;
    %jmp T_33.4;
T_33.1 ;
    %load/vec4 v0x1cff9c0_0;
    %store/vec4 v0x1cffb50_0, 0, 5;
    %jmp T_33.4;
T_33.2 ;
    %load/vec4 v0x1cffa80_0;
    %store/vec4 v0x1cffb50_0, 0, 5;
    %jmp T_33.4;
T_33.4 ;
    %pop/vec4 1;
    %jmp T_33;
    .thread T_33, $push;
    .scope S_0x1cffdf0;
T_34 ;
    %wait E_0x1d00040;
    %load/vec4 v0x1d00480_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_34.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_34.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_34.2, 6;
    %vpi_call 3 69 "$display", "Error in threemux" {0 0 0};
    %jmp T_34.4;
T_34.0 ;
    %load/vec4 v0x1d000d0_0;
    %store/vec4 v0x1d003c0_0, 0, 32;
    %jmp T_34.4;
T_34.1 ;
    %load/vec4 v0x1d001e0_0;
    %store/vec4 v0x1d003c0_0, 0, 32;
    %jmp T_34.4;
T_34.2 ;
    %load/vec4 v0x1d002a0_0;
    %store/vec4 v0x1d003c0_0, 0, 32;
    %jmp T_34.4;
T_34.4 ;
    %pop/vec4 1;
    %jmp T_34;
    .thread T_34, $push;
    .scope S_0x1d00620;
T_35 ;
    %wait E_0x1d00870;
    %load/vec4 v0x1d00c80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_35.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_35.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_35.2, 6;
    %vpi_call 3 69 "$display", "Error in threemux" {0 0 0};
    %jmp T_35.4;
T_35.0 ;
    %load/vec4 v0x1d00900_0;
    %store/vec4 v0x1d00bb0_0, 0, 32;
    %jmp T_35.4;
T_35.1 ;
    %load/vec4 v0x1d00a10_0;
    %store/vec4 v0x1d00bb0_0, 0, 32;
    %jmp T_35.4;
T_35.2 ;
    %load/vec4 v0x1d00ae0_0;
    %store/vec4 v0x1d00bb0_0, 0, 32;
    %jmp T_35.4;
T_35.4 ;
    %pop/vec4 1;
    %jmp T_35;
    .thread T_35, $push;
    .scope S_0x1d00e20;
T_36 ;
    %wait E_0x1d01060;
    %load/vec4 v0x1d013d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0 T_36.0, 8;
    %load/vec4 v0x1d010e0_0;
    %jmp/1 T_36.1, 8;
T_36.0 ; End of true expr.
    %load/vec4 v0x1d01210_0;
    %jmp/0 T_36.1, 8;
 ; End of false expr.
    %blend;
T_36.1;
    %store/vec4 v0x1d012d0_0, 0, 32;
    %jmp T_36;
    .thread T_36, $push;
    .scope S_0x1cf15d0;
T_37 ;
    %wait E_0x1cf1810;
    %load/vec4 v0x1cf1870_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_37.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_37.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_37.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_37.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_37.4, 6;
    %vpi_call 7 22 "$display", "That's not a supported ALUop!" {0 0 0};
    %jmp T_37.6;
T_37.0 ;
    %load/vec4 v0x1cf1a50_0;
    %load/vec4 v0x1cf1b40_0;
    %and;
    %store/vec4 v0x1cf1970_0, 0, 32;
    %jmp T_37.6;
T_37.1 ;
    %load/vec4 v0x1cf1a50_0;
    %load/vec4 v0x1cf1b40_0;
    %or;
    %store/vec4 v0x1cf1970_0, 0, 32;
    %jmp T_37.6;
T_37.2 ;
    %load/vec4 v0x1cf1a50_0;
    %load/vec4 v0x1cf1b40_0;
    %add;
    %store/vec4 v0x1cf1970_0, 0, 32;
    %jmp T_37.6;
T_37.3 ;
    %load/vec4 v0x1cf1a50_0;
    %load/vec4 v0x1cf1b40_0;
    %sub;
    %store/vec4 v0x1cf1970_0, 0, 32;
    %jmp T_37.6;
T_37.4 ;
    %load/vec4 v0x1cf1a50_0;
    %load/vec4 v0x1cf1b40_0;
    %cmp/u;
    %jmp/0xz  T_37.7, 5;
    %load/vec4 v0x1cf1a50_0;
    %store/vec4 v0x1cf1970_0, 0, 32;
    %jmp T_37.8;
T_37.7 ;
    %load/vec4 v0x1cf1b40_0;
    %store/vec4 v0x1cf1970_0, 0, 32;
T_37.8 ;
    %jmp T_37.6;
T_37.6 ;
    %pop/vec4 1;
    %jmp T_37;
    .thread T_37, $push;
    .scope S_0x1cfd9f0;
T_38 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1cfddf0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x1cfe9c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1cfe710_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1cfe1e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1cfe3a0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x1cfe9c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1cfe5a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1cfe0a0_0, 0;
    %end;
    .thread T_38;
    .scope S_0x1cfd9f0;
T_39 ;
    %wait E_0x1cf33c0;
    %load/vec4 v0x1cfe7e0_0;
    %assign/vec4 v0x1cfe710_0, 0;
    %load/vec4 v0x1cfe2b0_0;
    %assign/vec4 v0x1cfe1e0_0, 0;
    %load/vec4 v0x1cfe440_0;
    %assign/vec4 v0x1cfe3a0_0, 0;
    %load/vec4 v0x1cfded0_0;
    %assign/vec4 v0x1cfddf0_0, 0;
    %load/vec4 v0x1cfe920_0;
    %assign/vec4 v0x1cfe880_0, 0;
    %load/vec4 v0x1cfea90_0;
    %assign/vec4 v0x1cfe9c0_0, 0;
    %load/vec4 v0x1cfe640_0;
    %assign/vec4 v0x1cfe5a0_0, 0;
    %load/vec4 v0x1cfe140_0;
    %assign/vec4 v0x1cfe0a0_0, 0;
    %jmp T_39;
    .thread T_39;
    .scope S_0x1cf3120;
T_40 ;
    %vpi_call 9 14 "$readmemh", "hello.v", v0x1cf3d40 {0 0 0};
    %end;
    .thread T_40;
    .scope S_0x1cf3120;
T_41 ;
    %wait E_0x1cf33c0;
    %load/vec4 v0x1cf3ca0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.0, 8;
    %load/vec4 v0x1cf4090_0;
    %load/vec4 v0x1cf39d0_0;
    %subi 1048576, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1cf3d40, 0, 4;
T_41.0 ;
    %jmp T_41;
    .thread T_41;
    .scope S_0x1d05e30;
T_42 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1d061f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1d069d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1d06b70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1d06610_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x1d06d00_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1d067d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1d06450_0, 0;
    %end;
    .thread T_42;
    .scope S_0x1d05e30;
T_43 ;
    %wait E_0x1cf33c0;
    %vpi_call 17 37 "$display", $time, "posedgewrite wbreg aluoutm <= %x aluout <= %x", v0x1d062e0_0, v0x1d061f0_0 {0 0 0};
    %load/vec4 v0x1d06c10_0;
    %assign/vec4 v0x1d06b70_0, 0;
    %load/vec4 v0x1d066e0_0;
    %assign/vec4 v0x1d06610_0, 0;
    %load/vec4 v0x1d062e0_0;
    %assign/vec4 v0x1d061f0_0, 0;
    %load/vec4 v0x1d06aa0_0;
    %assign/vec4 v0x1d069d0_0, 0;
    %load/vec4 v0x1d06df0_0;
    %assign/vec4 v0x1d06d00_0, 0;
    %load/vec4 v0x1d06870_0;
    %assign/vec4 v0x1d067d0_0, 0;
    %load/vec4 v0x1d06520_0;
    %assign/vec4 v0x1d06450_0, 0;
    %jmp T_43;
    .thread T_43;
    .scope S_0x1d02a10;
T_44 ;
    %wait E_0x1d02c50;
    %load/vec4 v0x1d02fa0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0 T_44.0, 8;
    %load/vec4 v0x1d02cd0_0;
    %jmp/1 T_44.1, 8;
T_44.0 ; End of true expr.
    %load/vec4 v0x1d02dd0_0;
    %jmp/0 T_44.1, 8;
 ; End of false expr.
    %blend;
T_44.1;
    %store/vec4 v0x1d02eb0_0, 0, 32;
    %jmp T_44;
    .thread T_44, $push;
    .scope S_0x1d03110;
T_45 ;
    %wait E_0x1d03350;
    %load/vec4 v0x1d036c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0 T_45.0, 8;
    %load/vec4 v0x1d033d0_0;
    %jmp/1 T_45.1, 8;
T_45.0 ; End of true expr.
    %load/vec4 v0x1d034e0_0;
    %jmp/0 T_45.1, 8;
 ; End of false expr.
    %blend;
T_45.1;
    %store/vec4 v0x1d035a0_0, 0, 32;
    %jmp T_45;
    .thread T_45, $push;
    .scope S_0x1cf6730;
T_46 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1cf7eb0_0, 0, 1;
    %end;
    .thread T_46;
    .scope S_0x1cf6730;
T_47 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1cf7c70_0, 0, 1;
    %end;
    .thread T_47;
    .scope S_0x1cf6730;
T_48 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1cf7d30_0, 0, 1;
    %end;
    .thread T_48;
    .scope S_0x1cf6730;
T_49 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1cf7df0_0, 0, 1;
    %end;
    .thread T_49;
    .scope S_0x1cf6730;
T_50 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1cf7880_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1cf77e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1cf6d20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1cf6e90_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x1cf6df0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x1cf6fa0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1cf6c60_0, 0, 1;
    %end;
    .thread T_50;
    .scope S_0x1cf6730;
T_51 ;
    %wait E_0x1cf44f0;
    %load/vec4 v0x1cf7710_0;
    %load/vec4 v0x1cf7480_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x1cf7710_0;
    %load/vec4 v0x1cf7640_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x1cf7080_0;
    %and;
    %store/vec4 v0x1cf7eb0_0, 0, 1;
    %load/vec4 v0x1cf6b50_0;
    %load/vec4 v0x1cf71c0_0;
    %and;
    %load/vec4 v0x1cf7a30_0;
    %load/vec4 v0x1cf7480_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x1cf7a30_0;
    %load/vec4 v0x1cf7640_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %store/vec4 v0x1cf7d30_0, 0, 1;
    %load/vec4 v0x1cf6b50_0;
    %load/vec4 v0x1cf7120_0;
    %and;
    %load/vec4 v0x1cf7ad0_0;
    %load/vec4 v0x1cf7480_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x1cf7ad0_0;
    %load/vec4 v0x1cf7640_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %store/vec4 v0x1cf7df0_0, 0, 1;
    %load/vec4 v0x1cf7d30_0;
    %load/vec4 v0x1cf7df0_0;
    %or;
    %store/vec4 v0x1cf7c70_0, 0, 1;
    %load/vec4 v0x1cf7eb0_0;
    %flag_set/vec4 8;
    %load/vec4 v0x1cf7c70_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_51.0, 9;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1cf7880_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1cf77e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1cf6c60_0, 0, 1;
    %jmp T_51.1;
T_51.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1cf7880_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1cf77e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1cf6c60_0, 0, 1;
T_51.1 ;
    %load/vec4 v0x1cf7480_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0x1cf7480_0;
    %load/vec4 v0x1cf7ad0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x1cf7320_0;
    %and;
    %store/vec4 v0x1cf6d20_0, 0, 1;
    %load/vec4 v0x1cf7640_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0x1cf7640_0;
    %load/vec4 v0x1cf7ad0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x1cf7320_0;
    %and;
    %store/vec4 v0x1cf6e90_0, 0, 1;
    %load/vec4 v0x1cf7570_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0x1cf7570_0;
    %load/vec4 v0x1cf7ad0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x1cf7320_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.2, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x1cf6df0_0, 0, 2;
    %jmp T_51.3;
T_51.2 ;
    %load/vec4 v0x1cf7570_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0x1cf7570_0;
    %load/vec4 v0x1cf7b90_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x1cf73c0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.4, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x1cf6df0_0, 0, 2;
    %jmp T_51.5;
T_51.4 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x1cf6df0_0, 0, 2;
T_51.5 ;
T_51.3 ;
    %load/vec4 v0x1cf7710_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0x1cf7710_0;
    %load/vec4 v0x1cf7ad0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x1cf7320_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.6, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x1cf6fa0_0, 0, 2;
    %jmp T_51.7;
T_51.6 ;
    %load/vec4 v0x1cf7710_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0x1cf7710_0;
    %load/vec4 v0x1cf7b90_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x1cf73c0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.8, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x1cf6fa0_0, 0, 2;
    %jmp T_51.9;
T_51.8 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x1cf6fa0_0, 0, 2;
T_51.9 ;
T_51.7 ;
    %jmp T_51;
    .thread T_51, $push;
    .scope S_0x1cf0e90;
T_52 ;
    %pushi/vec4 31, 0, 5;
    %store/vec4 v0x1d0bae0_0, 0, 5;
    %end;
    .thread T_52;
    .scope S_0x1cf0e90;
T_53 ;
    %end;
    .thread T_53;
    .scope S_0x1cf0e90;
T_54 ;
    %wait E_0x1d043b0;
    %vpi_call 5 134 "$display", $time, "cpudisplay: PCF = %x InstrF = %x aluoutw = %x, readdataw = %x, MemtoRegW = %x, jumplinkw = %x", v0x1d080a0_0, v0x1d0ba40_0, v0x1d074f0_0, v0x1d09cf0_0, v0x1d08af0_0, v0x1d08370_0 {0 0 0};
    %vpi_call 5 136 "$display", $time, "cpudisplay: instrD = %x", v0x1d0b910_0 {0 0 0};
    %vpi_call 5 137 "$display", $time, "cpudisplay: SrcAE = %x, SrcBE = %x", v0x1d0ab10_0, v0x1d0ac20_0 {0 0 0};
    %vpi_call 5 138 "$display", $time, "cpudisplay: RD1_D = %x, RD1_E = %x", v0x1d09650_0, v0x1d097a0_0 {0 0 0};
    %vpi_call 5 139 "$display", $time, "cpudisplay: RD2_D = %x, RD2_E = %x", v0x1d09860_0, v0x1d09920_0 {0 0 0};
    %vpi_call 5 140 "$display", $time, "cpudisplay: ReadReg1 = %x, ReadReg2 = %x", &PV<v0x1d0b910_0, 21, 5>, &PV<v0x1d0b910_0, 16, 5> {0 0 0};
    %vpi_call 5 141 "$display", $time, "SignImmD = %x SignImmE = %x instrD[15:0] = %x", v0x1d0a8f0_0, v0x1d0aa00_0, &PV<v0x1d0b910_0, 0, 16> {0 0 0};
    %jmp T_54;
    .thread T_54, $push;
    .scope S_0x1ccea60;
T_55 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d0bb80_0, 0, 1;
    %end;
    .thread T_55;
    .scope S_0x1ccea60;
T_56 ;
    %load/vec4 v0x1d0bb80_0;
    %inv;
    %assign/vec4 v0x1d0bb80_0, 0;
    %delay 5, 0;
    %jmp T_56;
    .thread T_56;
    .scope S_0x1ccea60;
T_57 ;
    %delay 500, 0;
    %vpi_call 4 14 "$finish" {0 0 0};
    %end;
    .thread T_57;
# The file index is used to find the file name in the following table.
:file_names 18;
    "N/A";
    "<interactive>";
    "./jump.v";
    "./mux.v";
    "test_cpu.v";
    "./cpu.v";
    "./add4.v";
    "./ALU.v";
    "./control.v";
    "./data_memory.v";
    "./ex_reg.v";
    "./hazard_unit.v";
    "./id_reg.v";
    "./if_reg.v";
    "./inst_memory.v";
    "./mem_reg.v";
    "./registers.v";
    "./wb_reg.v";
