

================================================================
== Vitis HLS Report for 'tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH'
================================================================
* Date:           Fri Mar 17 13:50:43 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        proj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1862|     1862|  18.620 us|  18.620 us|  1862|  1862|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                                |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                            Loop Name                           |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH  |     1860|     1860|        22|          1|          1|  1840|       yes|
        +----------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 22


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 22
* Pipeline : 1
  Pipeline-0 : II = 1, D = 22, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.86>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 25 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 26 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%indvar_flatten174 = alloca i32 1"   --->   Operation 27 'alloca' 'indvar_flatten174' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%f = alloca i32 1"   --->   Operation 28 'alloca' 'f' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%indvar_flatten219 = alloca i32 1"   --->   Operation 29 'alloca' 'indvar_flatten219' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%select_ln24_224 = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %select_ln24_2"   --->   Operation 30 'read' 'select_ln24_224' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%select_ln24_123 = read i7 @_ssdm_op_Read.ap_auto.i7, i7 %select_ln24_1"   --->   Operation 31 'read' 'select_ln24_123' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln133_5_read = read i19 @_ssdm_op_Read.ap_auto.i19, i19 %zext_ln133_5"   --->   Operation 32 'read' 'zext_ln133_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln128_121 = read i17 @_ssdm_op_Read.ap_auto.i17, i17 %zext_ln128_1"   --->   Operation 33 'read' 'zext_ln128_121' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%shl_ln133_mid20 = read i19 @_ssdm_op_Read.ap_auto.i19, i19 %shl_ln133_mid"   --->   Operation 34 'read' 'shl_ln133_mid20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%select_ln24_4_read = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %select_ln24_4"   --->   Operation 35 'read' 'select_ln24_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%p_mid2256_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_mid2256"   --->   Operation 36 'read' 'p_mid2256_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%output_feature_map_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %output_feature_map"   --->   Operation 37 'read' 'output_feature_map_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%shl_ln1_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %shl_ln1"   --->   Operation 38 'read' 'shl_ln1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln133_5_cast = zext i19 %zext_ln133_5_read"   --->   Operation 39 'zext' 'zext_ln133_5_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%select_ln24_4_cast = zext i11 %select_ln24_4_read"   --->   Operation 40 'zext' 'select_ln24_4_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fm, void @empty_2, i32 0, i32 0, void @empty_11, i32 0, i32 1, void @empty_16, void @empty_17, void @empty_11, i32 16, i32 16, i32 16, i32 16, void @empty_11, void @empty_11, i32 4294967295, i32 0"   --->   Operation 41 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (1.58ns)   --->   "%store_ln0 = store i11 0, i11 %indvar_flatten219"   --->   Operation 42 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 43 [1/1] (1.58ns)   --->   "%store_ln0 = store i3 0, i3 %f"   --->   Operation 43 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 44 [1/1] (1.58ns)   --->   "%store_ln0 = store i10 0, i10 %indvar_flatten174"   --->   Operation 44 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 45 [1/1] (1.58ns)   --->   "%store_ln0 = store i5 0, i5 %i"   --->   Operation 45 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 46 [1/1] (1.58ns)   --->   "%store_ln0 = store i5 0, i5 %j"   --->   Operation 46 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body11.i"   --->   Operation 47 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%indvar_flatten219_load = load i11 %indvar_flatten219" [utils.cpp:122]   --->   Operation 48 'load' 'indvar_flatten219_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (1.88ns)   --->   "%icmp_ln122 = icmp_eq  i11 %indvar_flatten219_load, i11 1840" [utils.cpp:122]   --->   Operation 49 'icmp' 'icmp_ln122' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (1.63ns)   --->   "%add_ln122_1 = add i11 %indvar_flatten219_load, i11 1" [utils.cpp:122]   --->   Operation 50 'add' 'add_ln122_1' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln122 = br i1 %icmp_ln122, void %for.inc43.i, void %_Z25store_output_tile_to_DRAMPA368_A640_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA23_A20_S2_iii.exit.exitStub" [utils.cpp:122]   --->   Operation 51 'br' 'br_ln122' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [15/15] (3.22ns)   --->   "%empty_31 = urem i11 %indvar_flatten219_load, i11 20" [utils.cpp:122]   --->   Operation 52 'urem' 'empty_31' <Predicate = (!icmp_ln122)> <Delay = 3.22> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [15/15] (3.22ns)   --->   "%empty_33 = urem i11 %add_ln122_1, i11 20" [utils.cpp:122]   --->   Operation 53 'urem' 'empty_33' <Predicate = (!icmp_ln122)> <Delay = 3.22> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (1.58ns)   --->   "%store_ln128 = store i11 %add_ln122_1, i11 %indvar_flatten219" [utils.cpp:128]   --->   Operation 54 'store' 'store_ln128' <Predicate = (!icmp_ln122)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 3.22>
ST_2 : Operation 55 [14/15] (3.22ns)   --->   "%empty_31 = urem i11 %indvar_flatten219_load, i11 20" [utils.cpp:122]   --->   Operation 55 'urem' 'empty_31' <Predicate = (!icmp_ln122)> <Delay = 3.22> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [14/15] (3.22ns)   --->   "%empty_33 = urem i11 %add_ln122_1, i11 20" [utils.cpp:122]   --->   Operation 56 'urem' 'empty_33' <Predicate = (!icmp_ln122)> <Delay = 3.22> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 3.22>
ST_3 : Operation 57 [13/15] (3.22ns)   --->   "%empty_31 = urem i11 %indvar_flatten219_load, i11 20" [utils.cpp:122]   --->   Operation 57 'urem' 'empty_31' <Predicate = (!icmp_ln122)> <Delay = 3.22> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 58 [13/15] (3.22ns)   --->   "%empty_33 = urem i11 %add_ln122_1, i11 20" [utils.cpp:122]   --->   Operation 58 'urem' 'empty_33' <Predicate = (!icmp_ln122)> <Delay = 3.22> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.22>
ST_4 : Operation 59 [12/15] (3.22ns)   --->   "%empty_31 = urem i11 %indvar_flatten219_load, i11 20" [utils.cpp:122]   --->   Operation 59 'urem' 'empty_31' <Predicate = (!icmp_ln122)> <Delay = 3.22> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 60 [12/15] (3.22ns)   --->   "%empty_33 = urem i11 %add_ln122_1, i11 20" [utils.cpp:122]   --->   Operation 60 'urem' 'empty_33' <Predicate = (!icmp_ln122)> <Delay = 3.22> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.22>
ST_5 : Operation 61 [11/15] (3.22ns)   --->   "%empty_31 = urem i11 %indvar_flatten219_load, i11 20" [utils.cpp:122]   --->   Operation 61 'urem' 'empty_31' <Predicate = (!icmp_ln122)> <Delay = 3.22> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 62 [11/15] (3.22ns)   --->   "%empty_33 = urem i11 %add_ln122_1, i11 20" [utils.cpp:122]   --->   Operation 62 'urem' 'empty_33' <Predicate = (!icmp_ln122)> <Delay = 3.22> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.22>
ST_6 : Operation 63 [10/15] (3.22ns)   --->   "%empty_31 = urem i11 %indvar_flatten219_load, i11 20" [utils.cpp:122]   --->   Operation 63 'urem' 'empty_31' <Predicate = (!icmp_ln122)> <Delay = 3.22> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 64 [10/15] (3.22ns)   --->   "%empty_33 = urem i11 %add_ln122_1, i11 20" [utils.cpp:122]   --->   Operation 64 'urem' 'empty_33' <Predicate = (!icmp_ln122)> <Delay = 3.22> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.22>
ST_7 : Operation 65 [9/15] (3.22ns)   --->   "%empty_31 = urem i11 %indvar_flatten219_load, i11 20" [utils.cpp:122]   --->   Operation 65 'urem' 'empty_31' <Predicate = (!icmp_ln122)> <Delay = 3.22> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 66 [9/15] (3.22ns)   --->   "%empty_33 = urem i11 %add_ln122_1, i11 20" [utils.cpp:122]   --->   Operation 66 'urem' 'empty_33' <Predicate = (!icmp_ln122)> <Delay = 3.22> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.22>
ST_8 : Operation 67 [8/15] (3.22ns)   --->   "%empty_31 = urem i11 %indvar_flatten219_load, i11 20" [utils.cpp:122]   --->   Operation 67 'urem' 'empty_31' <Predicate = (!icmp_ln122)> <Delay = 3.22> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 68 [8/15] (3.22ns)   --->   "%empty_33 = urem i11 %add_ln122_1, i11 20" [utils.cpp:122]   --->   Operation 68 'urem' 'empty_33' <Predicate = (!icmp_ln122)> <Delay = 3.22> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 3.22>
ST_9 : Operation 69 [7/15] (3.22ns)   --->   "%empty_31 = urem i11 %indvar_flatten219_load, i11 20" [utils.cpp:122]   --->   Operation 69 'urem' 'empty_31' <Predicate = (!icmp_ln122)> <Delay = 3.22> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 70 [7/15] (3.22ns)   --->   "%empty_33 = urem i11 %add_ln122_1, i11 20" [utils.cpp:122]   --->   Operation 70 'urem' 'empty_33' <Predicate = (!icmp_ln122)> <Delay = 3.22> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 3.22>
ST_10 : Operation 71 [6/15] (3.22ns)   --->   "%empty_31 = urem i11 %indvar_flatten219_load, i11 20" [utils.cpp:122]   --->   Operation 71 'urem' 'empty_31' <Predicate = (!icmp_ln122)> <Delay = 3.22> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 72 [6/15] (3.22ns)   --->   "%empty_33 = urem i11 %add_ln122_1, i11 20" [utils.cpp:122]   --->   Operation 72 'urem' 'empty_33' <Predicate = (!icmp_ln122)> <Delay = 3.22> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 5.62>
ST_11 : Operation 73 [1/1] (0.00ns)   --->   "%f_1 = load i3 %f" [utils.cpp:122]   --->   Operation 73 'load' 'f_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln122 = zext i3 %f_1" [utils.cpp:122]   --->   Operation 74 'zext' 'zext_ln122' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 75 [1/1] (1.82ns)   --->   "%empty = add i6 %zext_ln122, i6 %shl_ln1_read" [utils.cpp:122]   --->   Operation 75 'add' 'empty' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln133 = zext i6 %empty" [utils.cpp:133]   --->   Operation 76 'zext' 'zext_ln133' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 77 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln133 = mul i25 %zext_ln133, i25 471040" [utils.cpp:133]   --->   Operation 77 'mul' 'mul_ln133' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 78 [1/1] (0.00ns)   --->   "%indvar_flatten174_load_1 = load i10 %indvar_flatten174" [utils.cpp:125]   --->   Operation 78 'load' 'indvar_flatten174_load_1' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_11 : Operation 79 [1/1] (1.65ns)   --->   "%add_ln122 = add i3 %f_1, i3 1" [utils.cpp:122]   --->   Operation 79 'add' 'add_ln122' <Predicate = (!icmp_ln122)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 80 [1/1] (1.77ns)   --->   "%icmp_ln125 = icmp_eq  i10 %indvar_flatten174_load_1, i10 460" [utils.cpp:125]   --->   Operation 80 'icmp' 'icmp_ln125' <Predicate = (!icmp_ln122)> <Delay = 1.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 81 [1/1] (0.98ns)   --->   "%select_ln122_1 = select i1 %icmp_ln125, i3 %add_ln122, i3 %f_1" [utils.cpp:122]   --->   Operation 81 'select' 'select_ln122_1' <Predicate = (!icmp_ln122)> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln1696 = zext i3 %select_ln122_1"   --->   Operation 82 'zext' 'zext_ln1696' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_11 : Operation 83 [3/3] (1.05ns) (grouped into DSP with root node add_ln1696)   --->   "%mul_ln1696 = mul i8 %zext_ln1696, i8 23"   --->   Operation 83 'mul' 'mul_ln1696' <Predicate = (!icmp_ln122)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln122_1 = zext i3 %add_ln122" [utils.cpp:122]   --->   Operation 84 'zext' 'zext_ln122_1' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_11 : Operation 85 [1/1] (1.82ns)   --->   "%p_mid1185 = add i6 %zext_ln122_1, i6 %shl_ln1_read" [utils.cpp:122]   --->   Operation 85 'add' 'p_mid1185' <Predicate = (!icmp_ln122)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 86 [1/1] (0.00ns)   --->   "%zext_ln133_2 = zext i6 %p_mid1185" [utils.cpp:133]   --->   Operation 86 'zext' 'zext_ln133_2' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_11 : Operation 87 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln133_1 = mul i25 %zext_ln133_2, i25 471040" [utils.cpp:133]   --->   Operation 87 'mul' 'mul_ln133_1' <Predicate = (!icmp_ln122)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 88 [5/15] (3.22ns)   --->   "%empty_31 = urem i11 %indvar_flatten219_load, i11 20" [utils.cpp:122]   --->   Operation 88 'urem' 'empty_31' <Predicate = (!icmp_ln122)> <Delay = 3.22> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 89 [1/1] (0.00ns)   --->   "%indvar_flatten174_load = load i10 %indvar_flatten174" [utils.cpp:125]   --->   Operation 89 'load' 'indvar_flatten174_load' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_11 : Operation 90 [1/1] (1.73ns)   --->   "%add_ln125_1 = add i10 %indvar_flatten174_load, i10 1" [utils.cpp:125]   --->   Operation 90 'add' 'add_ln125_1' <Predicate = (!icmp_ln122)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 91 [1/1] (0.68ns)   --->   "%select_ln125_3 = select i1 %icmp_ln125, i10 1, i10 %add_ln125_1" [utils.cpp:125]   --->   Operation 91 'select' 'select_ln125_3' <Predicate = (!icmp_ln122)> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 92 [5/15] (3.22ns)   --->   "%empty_33 = urem i11 %add_ln122_1, i11 20" [utils.cpp:122]   --->   Operation 92 'urem' 'empty_33' <Predicate = (!icmp_ln122)> <Delay = 3.22> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 93 [1/1] (1.58ns)   --->   "%store_ln128 = store i3 %select_ln122_1, i3 %f" [utils.cpp:128]   --->   Operation 93 'store' 'store_ln128' <Predicate = (!icmp_ln122)> <Delay = 1.58>
ST_11 : Operation 94 [1/1] (1.58ns)   --->   "%store_ln128 = store i10 %select_ln125_3, i10 %indvar_flatten174" [utils.cpp:128]   --->   Operation 94 'store' 'store_ln128' <Predicate = (!icmp_ln122)> <Delay = 1.58>

State 12 <SV = 11> <Delay = 3.22>
ST_12 : Operation 95 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln133 = mul i25 %zext_ln133, i25 471040" [utils.cpp:133]   --->   Operation 95 'mul' 'mul_ln133' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 96 [2/3] (1.05ns) (grouped into DSP with root node add_ln1696)   --->   "%mul_ln1696 = mul i8 %zext_ln1696, i8 23"   --->   Operation 96 'mul' 'mul_ln1696' <Predicate = (!icmp_ln122)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 97 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln133_1 = mul i25 %zext_ln133_2, i25 471040" [utils.cpp:133]   --->   Operation 97 'mul' 'mul_ln133_1' <Predicate = (!icmp_ln122)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 98 [4/15] (3.22ns)   --->   "%empty_31 = urem i11 %indvar_flatten219_load, i11 20" [utils.cpp:122]   --->   Operation 98 'urem' 'empty_31' <Predicate = (!icmp_ln122)> <Delay = 3.22> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 99 [4/15] (3.22ns)   --->   "%empty_33 = urem i11 %add_ln122_1, i11 20" [utils.cpp:122]   --->   Operation 99 'urem' 'empty_33' <Predicate = (!icmp_ln122)> <Delay = 3.22> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 6.92>
ST_13 : Operation 100 [1/1] (0.00ns)   --->   "%i_2 = load i5 %i" [utils.cpp:125]   --->   Operation 100 'load' 'i_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 101 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln133 = mul i25 %zext_ln133, i25 471040" [utils.cpp:133]   --->   Operation 101 'mul' 'mul_ln133' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 102 [1/1] (0.00ns)   --->   "%j_load = load i5 %j" [utils.cpp:128]   --->   Operation 102 'load' 'j_load' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_13 : Operation 103 [1/1] (1.21ns)   --->   "%select_ln122 = select i1 %icmp_ln125, i5 0, i5 %i_2" [utils.cpp:122]   --->   Operation 103 'select' 'select_ln122' <Predicate = (!icmp_ln122)> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 104 [1/3] (0.00ns) (grouped into DSP with root node add_ln1696)   --->   "%mul_ln1696 = mul i8 %zext_ln1696, i8 23"   --->   Operation 104 'mul' 'mul_ln1696' <Predicate = (!icmp_ln122)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 105 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln133_1 = mul i25 %zext_ln133_2, i25 471040" [utils.cpp:133]   --->   Operation 105 'mul' 'mul_ln133_1' <Predicate = (!icmp_ln122)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node and_ln122)   --->   "%xor_ln122 = xor i1 %icmp_ln125, i1 1" [utils.cpp:122]   --->   Operation 106 'xor' 'xor_ln122' <Predicate = (!icmp_ln122)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 107 [1/1] (1.36ns)   --->   "%icmp_ln128 = icmp_eq  i5 %j_load, i5 20" [utils.cpp:128]   --->   Operation 107 'icmp' 'icmp_ln128' <Predicate = (!icmp_ln122)> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 108 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln122 = and i1 %icmp_ln128, i1 %xor_ln122" [utils.cpp:122]   --->   Operation 108 'and' 'and_ln122' <Predicate = (!icmp_ln122)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 109 [1/1] (1.78ns)   --->   "%add_ln125 = add i5 %select_ln122, i5 1" [utils.cpp:125]   --->   Operation 109 'add' 'add_ln125' <Predicate = (!icmp_ln122)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node select_ln125)   --->   "%or_ln125 = or i1 %and_ln122, i1 %icmp_ln125" [utils.cpp:125]   --->   Operation 110 'or' 'or_ln125' <Predicate = (!icmp_ln122)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 111 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln125 = select i1 %or_ln125, i5 0, i5 %j_load" [utils.cpp:125]   --->   Operation 111 'select' 'select_ln125' <Predicate = (!icmp_ln122)> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 112 [1/1] (1.21ns)   --->   "%select_ln125_1 = select i1 %and_ln122, i5 %add_ln125, i5 %select_ln122" [utils.cpp:125]   --->   Operation 112 'select' 'select_ln125_1' <Predicate = (!icmp_ln122)> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 113 [1/1] (0.00ns)   --->   "%zext_ln1696_1 = zext i5 %select_ln125_1"   --->   Operation 113 'zext' 'zext_ln1696_1' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_13 : Operation 114 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln1696 = add i8 %mul_ln1696, i8 %zext_ln1696_1"   --->   Operation 114 'add' 'add_ln1696' <Predicate = (!icmp_ln122)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 115 [3/15] (3.22ns)   --->   "%empty_31 = urem i11 %indvar_flatten219_load, i11 20" [utils.cpp:122]   --->   Operation 115 'urem' 'empty_31' <Predicate = (!icmp_ln122)> <Delay = 3.22> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 116 [1/1] (1.78ns)   --->   "%add_ln128 = add i5 %select_ln125, i5 1" [utils.cpp:128]   --->   Operation 116 'add' 'add_ln128' <Predicate = (!icmp_ln122)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 117 [3/15] (3.22ns)   --->   "%empty_33 = urem i11 %add_ln122_1, i11 20" [utils.cpp:122]   --->   Operation 117 'urem' 'empty_33' <Predicate = (!icmp_ln122)> <Delay = 3.22> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 118 [1/1] (1.58ns)   --->   "%store_ln128 = store i5 %select_ln125_1, i5 %i" [utils.cpp:128]   --->   Operation 118 'store' 'store_ln128' <Predicate = (!icmp_ln122)> <Delay = 1.58>
ST_13 : Operation 119 [1/1] (1.58ns)   --->   "%store_ln128 = store i5 %add_ln128, i5 %j" [utils.cpp:128]   --->   Operation 119 'store' 'store_ln128' <Predicate = (!icmp_ln122)> <Delay = 1.58>
ST_13 : Operation 120 [1/1] (0.00ns)   --->   "%br_ln128 = br void %for.body11.i" [utils.cpp:128]   --->   Operation 120 'br' 'br_ln128' <Predicate = (!icmp_ln122)> <Delay = 0.00>

State 14 <SV = 13> <Delay = 5.85>
ST_14 : Operation 121 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln133 = mul i25 %zext_ln133, i25 471040" [utils.cpp:133]   --->   Operation 121 'mul' 'mul_ln133' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 122 [1/1] (0.00ns)   --->   "%zext_ln125 = zext i25 %mul_ln133" [utils.cpp:125]   --->   Operation 122 'zext' 'zext_ln125' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 123 [1/1] (3.52ns)   --->   "%add_ln133 = add i64 %zext_ln125, i64 %output_feature_map_read" [utils.cpp:133]   --->   Operation 123 'add' 'add_ln133' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 124 [1/1] (0.00ns)   --->   "%zext_ln125_1 = zext i5 %i_2" [utils.cpp:125]   --->   Operation 124 'zext' 'zext_ln125_1' <Predicate = (!icmp_ln125 & !and_ln122)> <Delay = 0.00>
ST_14 : Operation 125 [1/1] (1.82ns)   --->   "%empty_29 = add i9 %zext_ln125_1, i9 %p_mid2256_read" [utils.cpp:125]   --->   Operation 125 'add' 'empty_29' <Predicate = (!icmp_ln125 & !and_ln122)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 126 [1/1] (0.00ns)   --->   "%shl_ln2 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i9.i10, i9 %empty_29, i10 0" [utils.cpp:133]   --->   Operation 126 'bitconcatenate' 'shl_ln2' <Predicate = (!icmp_ln125 & !and_ln122)> <Delay = 0.00>
ST_14 : Operation 127 [1/1] (0.00ns)   --->   "%shl_ln133_1 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i9.i8, i9 %empty_29, i8 0" [utils.cpp:133]   --->   Operation 127 'bitconcatenate' 'shl_ln133_1' <Predicate = (!icmp_ln125 & !and_ln122)> <Delay = 0.00>
ST_14 : Operation 128 [1/1] (0.00ns)   --->   "%zext_ln128 = zext i17 %shl_ln133_1" [utils.cpp:128]   --->   Operation 128 'zext' 'zext_ln128' <Predicate = (!icmp_ln125 & !and_ln122)> <Delay = 0.00>
ST_14 : Operation 129 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln133_1 = add i19 %shl_ln2, i19 %select_ln24_4_cast" [utils.cpp:133]   --->   Operation 129 'add' 'add_ln133_1' <Predicate = (!icmp_ln125 & !and_ln122)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 130 [1/1] (3.99ns) (root node of TernaryAdder)   --->   "%add_ln133_2 = add i19 %add_ln133_1, i19 %zext_ln128" [utils.cpp:133]   --->   Operation 130 'add' 'add_ln133_2' <Predicate = (!icmp_ln125 & !and_ln122)> <Delay = 3.99> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 131 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln133_1 = mul i25 %zext_ln133_2, i25 471040" [utils.cpp:133]   --->   Operation 131 'mul' 'mul_ln133_1' <Predicate = (!icmp_ln122)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 132 [1/1] (0.00ns)   --->   "%zext_ln125_2 = zext i25 %mul_ln133_1" [utils.cpp:125]   --->   Operation 132 'zext' 'zext_ln125_2' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_14 : Operation 133 [1/1] (3.52ns)   --->   "%add_ln133_4 = add i64 %zext_ln125_2, i64 %output_feature_map_read" [utils.cpp:133]   --->   Operation 133 'add' 'add_ln133_4' <Predicate = (!icmp_ln122)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 134 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln1696 = add i8 %mul_ln1696, i8 %zext_ln1696_1"   --->   Operation 134 'add' 'add_ln1696' <Predicate = (!icmp_ln122)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 135 [1/1] (0.00ns)   --->   "%trunc_ln1696 = trunc i8 %add_ln1696"   --->   Operation 135 'trunc' 'trunc_ln1696' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_14 : Operation 136 [1/1] (0.00ns)   --->   "%p_shl8 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i7.i4, i7 %trunc_ln1696, i4 0"   --->   Operation 136 'bitconcatenate' 'p_shl8' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_14 : Operation 137 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %add_ln1696, i2 0"   --->   Operation 137 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_14 : Operation 138 [1/1] (0.00ns)   --->   "%zext_ln1696_2 = zext i10 %tmp"   --->   Operation 138 'zext' 'zext_ln1696_2' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_14 : Operation 139 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1696_1 = add i11 %p_shl8, i11 %zext_ln1696_2"   --->   Operation 139 'add' 'add_ln1696_1' <Predicate = (!icmp_ln122)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 140 [1/1] (0.00ns)   --->   "%zext_ln125_3 = zext i5 %add_ln125" [utils.cpp:125]   --->   Operation 140 'zext' 'zext_ln125_3' <Predicate = (!icmp_ln122 & and_ln122)> <Delay = 0.00>
ST_14 : Operation 141 [1/1] (1.82ns)   --->   "%p_mid1172 = add i9 %zext_ln125_3, i9 %p_mid2256_read" [utils.cpp:125]   --->   Operation 141 'add' 'p_mid1172' <Predicate = (!icmp_ln122 & and_ln122)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 142 [1/1] (0.00ns)   --->   "%shl_ln133_mid1 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i9.i10, i9 %p_mid1172, i10 0" [utils.cpp:133]   --->   Operation 142 'bitconcatenate' 'shl_ln133_mid1' <Predicate = (!icmp_ln122 & and_ln122)> <Delay = 0.00>
ST_14 : Operation 143 [1/1] (0.00ns)   --->   "%shl_ln133_1_mid1 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i9.i8, i9 %p_mid1172, i8 0" [utils.cpp:133]   --->   Operation 143 'bitconcatenate' 'shl_ln133_1_mid1' <Predicate = (!icmp_ln122 & and_ln122)> <Delay = 0.00>
ST_14 : Operation 144 [1/1] (0.00ns)   --->   "%zext_ln128_2 = zext i17 %shl_ln133_1_mid1" [utils.cpp:128]   --->   Operation 144 'zext' 'zext_ln128_2' <Predicate = (!icmp_ln122 & and_ln122)> <Delay = 0.00>
ST_14 : Operation 145 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln133_6 = add i19 %shl_ln133_mid1, i19 %select_ln24_4_cast" [utils.cpp:133]   --->   Operation 145 'add' 'add_ln133_6' <Predicate = (!icmp_ln122 & and_ln122)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 146 [1/1] (3.99ns) (root node of TernaryAdder)   --->   "%add_ln133_7 = add i19 %add_ln133_6, i19 %zext_ln128_2" [utils.cpp:133]   --->   Operation 146 'add' 'add_ln133_7' <Predicate = (!icmp_ln122 & and_ln122)> <Delay = 3.99> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 147 [1/1] (0.00ns)   --->   "%zext_ln1696_3 = zext i5 %select_ln125"   --->   Operation 147 'zext' 'zext_ln1696_3' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_14 : Operation 148 [1/1] (3.75ns) (root node of TernaryAdder)   --->   "%add_ln1696_2 = add i11 %add_ln1696_1, i11 %zext_ln1696_3"   --->   Operation 148 'add' 'add_ln1696_2' <Predicate = (!icmp_ln122)> <Delay = 3.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 149 [2/15] (3.22ns)   --->   "%empty_31 = urem i11 %indvar_flatten219_load, i11 20" [utils.cpp:122]   --->   Operation 149 'urem' 'empty_31' <Predicate = (!icmp_ln122)> <Delay = 3.22> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 150 [2/15] (3.22ns)   --->   "%empty_33 = urem i11 %add_ln122_1, i11 20" [utils.cpp:122]   --->   Operation 150 'urem' 'empty_33' <Predicate = (!icmp_ln122)> <Delay = 3.22> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 4.93>
ST_15 : Operation 151 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %fm"   --->   Operation 151 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 152 [1/1] (0.00ns)   --->   "%zext_ln133_1 = zext i19 %add_ln133_2" [utils.cpp:133]   --->   Operation 152 'zext' 'zext_ln133_1' <Predicate = (!icmp_ln125 & !and_ln122)> <Delay = 0.00>
ST_15 : Operation 153 [1/1] (3.52ns)   --->   "%add_ln133_3 = add i64 %zext_ln133_1, i64 %add_ln133" [utils.cpp:133]   --->   Operation 153 'add' 'add_ln133_3' <Predicate = (!icmp_ln125 & !and_ln122)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 154 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 154 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 155 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_8)   --->   "%select_ln122_2 = select i1 %icmp_ln125, i64 %add_ln133_4, i64 %add_ln133" [utils.cpp:122]   --->   Operation 155 'select' 'select_ln122_2' <Predicate = (!icmp_ln122 & and_ln122)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 156 [1/1] (3.52ns)   --->   "%add_ln133_5 = add i64 %zext_ln133_5_cast, i64 %add_ln133_4" [utils.cpp:133]   --->   Operation 156 'add' 'add_ln133_5' <Predicate = (!icmp_ln122 & icmp_ln125 & !and_ln122)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 157 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_8)   --->   "%zext_ln133_3 = zext i19 %add_ln133_7" [utils.cpp:133]   --->   Operation 157 'zext' 'zext_ln133_3' <Predicate = (!icmp_ln122 & and_ln122)> <Delay = 0.00>
ST_15 : Operation 158 [1/1] (3.52ns) (out node of the LUT)   --->   "%add_ln133_8 = add i64 %zext_ln133_3, i64 %select_ln122_2" [utils.cpp:133]   --->   Operation 158 'add' 'add_ln133_8' <Predicate = (!icmp_ln122 & and_ln122)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 159 [1/1] (0.00ns) (grouped into LUT with out node select_ln125_2)   --->   "%tmp_s = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %add_ln133_8, i32 1, i32 63" [utils.cpp:125]   --->   Operation 159 'partselect' 'tmp_s' <Predicate = (!icmp_ln122 & and_ln122)> <Delay = 0.00>
ST_15 : Operation 160 [1/1] (0.00ns) (grouped into LUT with out node select_ln125_2)   --->   "%tmp_1 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %add_ln133_5, i32 1, i32 63" [utils.cpp:125]   --->   Operation 160 'partselect' 'tmp_1' <Predicate = (!icmp_ln122 & icmp_ln125 & !and_ln122)> <Delay = 0.00>
ST_15 : Operation 161 [1/1] (0.00ns) (grouped into LUT with out node select_ln125_2)   --->   "%tmp_2 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %add_ln133_3, i32 1, i32 63" [utils.cpp:125]   --->   Operation 161 'partselect' 'tmp_2' <Predicate = (!icmp_ln122 & !icmp_ln125 & !and_ln122)> <Delay = 0.00>
ST_15 : Operation 162 [1/1] (0.00ns) (grouped into LUT with out node select_ln125_2)   --->   "%select_ln122_3 = select i1 %icmp_ln125, i63 %tmp_1, i63 %tmp_2" [utils.cpp:122]   --->   Operation 162 'select' 'select_ln122_3' <Predicate = (!icmp_ln122 & !and_ln122)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 163 [1/1] (1.41ns) (out node of the LUT)   --->   "%select_ln125_2 = select i1 %and_ln122, i63 %tmp_s, i63 %select_ln122_3" [utils.cpp:125]   --->   Operation 163 'select' 'select_ln125_2' <Predicate = (!icmp_ln122)> <Delay = 1.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 164 [1/1] (0.00ns)   --->   "%sext_ln125 = sext i63 %select_ln125_2" [utils.cpp:125]   --->   Operation 164 'sext' 'sext_ln125' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_15 : Operation 165 [1/1] (0.00ns)   --->   "%zext_ln1696_4 = zext i11 %add_ln1696_2"   --->   Operation 165 'zext' 'zext_ln1696_4' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_15 : Operation 166 [1/1] (0.00ns)   --->   "%conv_out_buf_V_addr = getelementptr i15 %conv_out_buf_V, i64 0, i64 %zext_ln1696_4"   --->   Operation 166 'getelementptr' 'conv_out_buf_V_addr' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_15 : Operation 167 [2/2] (3.25ns)   --->   "%conv_out_buf_V_load = load i11 %conv_out_buf_V_addr"   --->   Operation 167 'load' 'conv_out_buf_V_load' <Predicate = (!icmp_ln122)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 1840> <RAM>
ST_15 : Operation 168 [1/1] (0.00ns)   --->   "%fm_addr = getelementptr i16 %fm, i64 %sext_ln125" [utils.cpp:137]   --->   Operation 168 'getelementptr' 'fm_addr' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_15 : Operation 169 [1/15] (3.22ns)   --->   "%empty_31 = urem i11 %indvar_flatten219_load, i11 20" [utils.cpp:122]   --->   Operation 169 'urem' 'empty_31' <Predicate = (!icmp_ln122)> <Delay = 3.22> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 170 [1/1] (1.42ns)   --->   "%empty_32 = icmp_eq  i11 %empty_31, i11 0" [utils.cpp:122]   --->   Operation 170 'icmp' 'empty_32' <Predicate = (!icmp_ln122)> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 171 [1/1] (0.00ns)   --->   "%br_ln122 = br i1 %empty_32, void %BurstBB, void %ReqBB" [utils.cpp:122]   --->   Operation 171 'br' 'br_ln122' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_15 : Operation 172 [1/15] (3.22ns)   --->   "%empty_33 = urem i11 %add_ln122_1, i11 20" [utils.cpp:122]   --->   Operation 172 'urem' 'empty_33' <Predicate = (!icmp_ln122)> <Delay = 3.22> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 173 [1/1] (1.42ns)   --->   "%empty_34 = icmp_eq  i11 %empty_33, i11 0" [utils.cpp:122]   --->   Operation 173 'icmp' 'empty_34' <Predicate = (!icmp_ln122)> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 174 [1/1] (0.00ns)   --->   "%br_ln122 = br i1 %empty_34, void %BurstBB15, void %RespBB" [utils.cpp:122]   --->   Operation 174 'br' 'br_ln122' <Predicate = (!icmp_ln122)> <Delay = 0.00>

State 16 <SV = 15> <Delay = 7.30>
ST_16 : Operation 175 [1/2] (3.25ns)   --->   "%conv_out_buf_V_load = load i11 %conv_out_buf_V_addr"   --->   Operation 175 'load' 'conv_out_buf_V_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 1840> <RAM>
ST_16 : Operation 176 [1/1] (7.30ns)   --->   "%fm_addr_2_wr_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i16P1A, i16 %fm_addr, i32 20" [utils.cpp:137]   --->   Operation 176 'writereq' 'fm_addr_2_wr_req' <Predicate = (empty_32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 177 [1/1] (0.00ns)   --->   "%br_ln0 = br void %BurstBB"   --->   Operation 177 'br' 'br_ln0' <Predicate = (empty_32)> <Delay = 0.00>

State 17 <SV = 16> <Delay = 7.30>
ST_17 : Operation 178 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_str"   --->   Operation 178 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 179 [1/1] (0.00ns)   --->   "%empty_30 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1840, i64 1840, i64 1840"   --->   Operation 179 'speclooptripcount' 'empty_30' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 180 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 180 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 181 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_str"   --->   Operation 181 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 182 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 182 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 183 [1/1] (0.00ns)   --->   "%specloopname_ln128 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [utils.cpp:128]   --->   Operation 183 'specloopname' 'specloopname_ln128' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 184 [1/1] (0.00ns)   --->   "%zext_ln137 = zext i15 %conv_out_buf_V_load" [utils.cpp:137]   --->   Operation 184 'zext' 'zext_ln137' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 185 [1/1] (7.30ns)   --->   "%write_ln137 = write void @_ssdm_op_Write.m_axi.i16P1A, i16 %fm_addr, i16 %zext_ln137, i2 3" [utils.cpp:137]   --->   Operation 185 'write' 'write_ln137' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 7.30>
ST_18 : Operation 186 [5/5] (7.30ns)   --->   "%fm_addr_2_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %fm_addr" [utils.cpp:137]   --->   Operation 186 'writeresp' 'fm_addr_2_wr_resp' <Predicate = (empty_34)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 7.30>
ST_19 : Operation 187 [4/5] (7.30ns)   --->   "%fm_addr_2_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %fm_addr" [utils.cpp:137]   --->   Operation 187 'writeresp' 'fm_addr_2_wr_resp' <Predicate = (empty_34)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 7.30>
ST_20 : Operation 188 [3/5] (7.30ns)   --->   "%fm_addr_2_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %fm_addr" [utils.cpp:137]   --->   Operation 188 'writeresp' 'fm_addr_2_wr_resp' <Predicate = (empty_34)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 20> <Delay = 7.30>
ST_21 : Operation 189 [2/5] (7.30ns)   --->   "%fm_addr_2_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %fm_addr" [utils.cpp:137]   --->   Operation 189 'writeresp' 'fm_addr_2_wr_resp' <Predicate = (empty_34)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 192 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 192 'ret' 'ret_ln0' <Predicate = (icmp_ln122)> <Delay = 0.00>

State 22 <SV = 21> <Delay = 7.30>
ST_22 : Operation 190 [1/5] (7.30ns)   --->   "%fm_addr_2_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %fm_addr" [utils.cpp:137]   --->   Operation 190 'writeresp' 'fm_addr_2_wr_resp' <Predicate = (empty_34)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 191 [1/1] (0.00ns)   --->   "%br_ln0 = br void %BurstBB15"   --->   Operation 191 'br' 'br_ln0' <Predicate = (empty_34)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ fm]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ shl_ln1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_feature_map]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_mid2256]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ select_ln24_4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ shl_ln133_mid]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zext_ln128_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zext_ln133_5]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv_out_buf_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ select_ln24_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ select_ln24_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                        (alloca           ) [ 01111111111111000000000]
i                        (alloca           ) [ 01111111111111000000000]
indvar_flatten174        (alloca           ) [ 01111111111100000000000]
f                        (alloca           ) [ 01111111111100000000000]
indvar_flatten219        (alloca           ) [ 01000000000000000000000]
select_ln24_224          (read             ) [ 00000000000000000000000]
select_ln24_123          (read             ) [ 00000000000000000000000]
zext_ln133_5_read        (read             ) [ 00000000000000000000000]
zext_ln128_121           (read             ) [ 00000000000000000000000]
shl_ln133_mid20          (read             ) [ 00000000000000000000000]
select_ln24_4_read       (read             ) [ 00000000000000000000000]
p_mid2256_read           (read             ) [ 01111111111111100000000]
output_feature_map_read  (read             ) [ 01111111111111100000000]
shl_ln1_read             (read             ) [ 01111111111100000000000]
zext_ln133_5_cast        (zext             ) [ 01111111111111110000000]
select_ln24_4_cast       (zext             ) [ 01111111111111100000000]
specinterface_ln0        (specinterface    ) [ 00000000000000000000000]
store_ln0                (store            ) [ 00000000000000000000000]
store_ln0                (store            ) [ 00000000000000000000000]
store_ln0                (store            ) [ 00000000000000000000000]
store_ln0                (store            ) [ 00000000000000000000000]
store_ln0                (store            ) [ 00000000000000000000000]
br_ln0                   (br               ) [ 00000000000000000000000]
indvar_flatten219_load   (load             ) [ 01111111111111110000000]
icmp_ln122               (icmp             ) [ 01111111111111111111110]
add_ln122_1              (add              ) [ 01111111111111110000000]
br_ln122                 (br               ) [ 00000000000000000000000]
store_ln128              (store            ) [ 00000000000000000000000]
f_1                      (load             ) [ 00000000000000000000000]
zext_ln122               (zext             ) [ 00000000000000000000000]
empty                    (add              ) [ 00000000000000000000000]
zext_ln133               (zext             ) [ 01000000000011100000000]
indvar_flatten174_load_1 (load             ) [ 00000000000000000000000]
add_ln122                (add              ) [ 00000000000000000000000]
icmp_ln125               (icmp             ) [ 01000000000011110000000]
select_ln122_1           (select           ) [ 00000000000000000000000]
zext_ln1696              (zext             ) [ 01000000000011000000000]
zext_ln122_1             (zext             ) [ 00000000000000000000000]
p_mid1185                (add              ) [ 00000000000000000000000]
zext_ln133_2             (zext             ) [ 01000000000011100000000]
indvar_flatten174_load   (load             ) [ 00000000000000000000000]
add_ln125_1              (add              ) [ 00000000000000000000000]
select_ln125_3           (select           ) [ 00000000000000000000000]
store_ln128              (store            ) [ 00000000000000000000000]
store_ln128              (store            ) [ 00000000000000000000000]
i_2                      (load             ) [ 01000000000000100000000]
j_load                   (load             ) [ 00000000000000000000000]
select_ln122             (select           ) [ 00000000000000000000000]
mul_ln1696               (mul              ) [ 01000000000000100000000]
xor_ln122                (xor              ) [ 00000000000000000000000]
icmp_ln128               (icmp             ) [ 00000000000000000000000]
and_ln122                (and              ) [ 01000000000000110000000]
add_ln125                (add              ) [ 01000000000000100000000]
or_ln125                 (or               ) [ 00000000000000000000000]
select_ln125             (select           ) [ 01000000000000100000000]
select_ln125_1           (select           ) [ 00000000000000000000000]
zext_ln1696_1            (zext             ) [ 01000000000000100000000]
add_ln128                (add              ) [ 00000000000000000000000]
store_ln128              (store            ) [ 00000000000000000000000]
store_ln128              (store            ) [ 00000000000000000000000]
br_ln128                 (br               ) [ 00000000000000000000000]
mul_ln133                (mul              ) [ 00000000000000000000000]
zext_ln125               (zext             ) [ 00000000000000000000000]
add_ln133                (add              ) [ 01000000000000010000000]
zext_ln125_1             (zext             ) [ 00000000000000000000000]
empty_29                 (add              ) [ 00000000000000000000000]
shl_ln2                  (bitconcatenate   ) [ 00000000000000000000000]
shl_ln133_1              (bitconcatenate   ) [ 00000000000000000000000]
zext_ln128               (zext             ) [ 00000000000000000000000]
add_ln133_1              (add              ) [ 00000000000000000000000]
add_ln133_2              (add              ) [ 01000000000000010000000]
mul_ln133_1              (mul              ) [ 00000000000000000000000]
zext_ln125_2             (zext             ) [ 00000000000000000000000]
add_ln133_4              (add              ) [ 01000000000000010000000]
add_ln1696               (add              ) [ 00000000000000000000000]
trunc_ln1696             (trunc            ) [ 00000000000000000000000]
p_shl8                   (bitconcatenate   ) [ 00000000000000000000000]
tmp                      (bitconcatenate   ) [ 00000000000000000000000]
zext_ln1696_2            (zext             ) [ 00000000000000000000000]
add_ln1696_1             (add              ) [ 00000000000000000000000]
zext_ln125_3             (zext             ) [ 00000000000000000000000]
p_mid1172                (add              ) [ 00000000000000000000000]
shl_ln133_mid1           (bitconcatenate   ) [ 00000000000000000000000]
shl_ln133_1_mid1         (bitconcatenate   ) [ 00000000000000000000000]
zext_ln128_2             (zext             ) [ 00000000000000000000000]
add_ln133_6              (add              ) [ 00000000000000000000000]
add_ln133_7              (add              ) [ 01000000000000010000000]
zext_ln1696_3            (zext             ) [ 00000000000000000000000]
add_ln1696_2             (add              ) [ 01000000000000010000000]
specbitsmap_ln0          (specbitsmap      ) [ 00000000000000000000000]
zext_ln133_1             (zext             ) [ 00000000000000000000000]
add_ln133_3              (add              ) [ 00000000000000000000000]
specpipeline_ln0         (specpipeline     ) [ 00000000000000000000000]
select_ln122_2           (select           ) [ 00000000000000000000000]
add_ln133_5              (add              ) [ 00000000000000000000000]
zext_ln133_3             (zext             ) [ 00000000000000000000000]
add_ln133_8              (add              ) [ 00000000000000000000000]
tmp_s                    (partselect       ) [ 00000000000000000000000]
tmp_1                    (partselect       ) [ 00000000000000000000000]
tmp_2                    (partselect       ) [ 00000000000000000000000]
select_ln122_3           (select           ) [ 00000000000000000000000]
select_ln125_2           (select           ) [ 00000000000000000000000]
sext_ln125               (sext             ) [ 00000000000000000000000]
zext_ln1696_4            (zext             ) [ 00000000000000000000000]
conv_out_buf_V_addr      (getelementptr    ) [ 01000000000000001000000]
fm_addr                  (getelementptr    ) [ 01000000000000001111111]
empty_31                 (urem             ) [ 00000000000000000000000]
empty_32                 (icmp             ) [ 01000000000000001000000]
br_ln122                 (br               ) [ 00000000000000000000000]
empty_33                 (urem             ) [ 00000000000000000000000]
empty_34                 (icmp             ) [ 01000000000000001111111]
br_ln122                 (br               ) [ 00000000000000000000000]
conv_out_buf_V_load      (load             ) [ 01000000000000000100000]
fm_addr_2_wr_req         (writereq         ) [ 00000000000000000000000]
br_ln0                   (br               ) [ 00000000000000000000000]
specloopname_ln0         (specloopname     ) [ 00000000000000000000000]
empty_30                 (speclooptripcount) [ 00000000000000000000000]
specpipeline_ln0         (specpipeline     ) [ 00000000000000000000000]
specloopname_ln0         (specloopname     ) [ 00000000000000000000000]
specpipeline_ln0         (specpipeline     ) [ 00000000000000000000000]
specloopname_ln128       (specloopname     ) [ 00000000000000000000000]
zext_ln137               (zext             ) [ 00000000000000000000000]
write_ln137              (write            ) [ 00000000000000000000000]
fm_addr_2_wr_resp        (writeresp        ) [ 00000000000000000000000]
br_ln0                   (br               ) [ 00000000000000000000000]
ret_ln0                  (ret              ) [ 00000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="fm">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fm"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="shl_ln1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shl_ln1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="output_feature_map">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_feature_map"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_mid2256">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_mid2256"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="select_ln24_4">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="select_ln24_4"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="shl_ln133_mid">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shl_ln133_mid"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="zext_ln128_1">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln128_1"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="zext_ln133_5">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln133_5"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="conv_out_buf_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_out_buf_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="select_ln24_1">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="select_ln24_1"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="select_ln24_2">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="select_ln24_2"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i9"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i7"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i19"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i17"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i11"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i6"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i19.i9.i10"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i17.i9.i8"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i7.i4"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i8.i2"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i63.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.i16P1A"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_str"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_str"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.i16P1A"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.i16P1A"/></StgValue>
</bind>
</comp>

<comp id="132" class="1004" name="j_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="i_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="indvar_flatten174_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="0"/>
<pin id="142" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten174/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="f_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="0"/>
<pin id="146" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="f/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="indvar_flatten219_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="0"/>
<pin id="150" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten219/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="select_ln24_224_read_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="9" slack="0"/>
<pin id="154" dir="0" index="1" bw="9" slack="0"/>
<pin id="155" dir="1" index="2" bw="9" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="select_ln24_224/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="select_ln24_123_read_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="7" slack="0"/>
<pin id="160" dir="0" index="1" bw="7" slack="0"/>
<pin id="161" dir="1" index="2" bw="7" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="select_ln24_123/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="zext_ln133_5_read_read_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="19" slack="0"/>
<pin id="166" dir="0" index="1" bw="19" slack="0"/>
<pin id="167" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln133_5_read/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="zext_ln128_121_read_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="17" slack="0"/>
<pin id="172" dir="0" index="1" bw="17" slack="0"/>
<pin id="173" dir="1" index="2" bw="17" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln128_121/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="shl_ln133_mid20_read_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="19" slack="0"/>
<pin id="178" dir="0" index="1" bw="19" slack="0"/>
<pin id="179" dir="1" index="2" bw="19" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="shl_ln133_mid20/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="select_ln24_4_read_read_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="11" slack="0"/>
<pin id="184" dir="0" index="1" bw="11" slack="0"/>
<pin id="185" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="select_ln24_4_read/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="p_mid2256_read_read_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="9" slack="0"/>
<pin id="190" dir="0" index="1" bw="9" slack="0"/>
<pin id="191" dir="1" index="2" bw="9" slack="13"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_mid2256_read/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="output_feature_map_read_read_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="64" slack="0"/>
<pin id="196" dir="0" index="1" bw="64" slack="0"/>
<pin id="197" dir="1" index="2" bw="64" slack="13"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_feature_map_read/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="shl_ln1_read_read_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="6" slack="0"/>
<pin id="202" dir="0" index="1" bw="6" slack="0"/>
<pin id="203" dir="1" index="2" bw="6" slack="10"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="shl_ln1_read/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="grp_writeresp_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="1" slack="0"/>
<pin id="208" dir="0" index="1" bw="16" slack="1"/>
<pin id="209" dir="0" index="2" bw="6" slack="0"/>
<pin id="210" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="fm_addr_2_wr_req/16 fm_addr_2_wr_resp/18 "/>
</bind>
</comp>

<comp id="213" class="1004" name="write_ln137_write_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="0" slack="0"/>
<pin id="215" dir="0" index="1" bw="16" slack="2"/>
<pin id="216" dir="0" index="2" bw="15" slack="0"/>
<pin id="217" dir="0" index="3" bw="1" slack="0"/>
<pin id="218" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln137/17 "/>
</bind>
</comp>

<comp id="222" class="1004" name="conv_out_buf_V_addr_gep_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="15" slack="0"/>
<pin id="224" dir="0" index="1" bw="1" slack="0"/>
<pin id="225" dir="0" index="2" bw="11" slack="0"/>
<pin id="226" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_out_buf_V_addr/15 "/>
</bind>
</comp>

<comp id="229" class="1004" name="grp_access_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="11" slack="0"/>
<pin id="231" dir="0" index="1" bw="15" slack="2147483647"/>
<pin id="232" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="233" dir="1" index="3" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_out_buf_V_load/15 "/>
</bind>
</comp>

<comp id="235" class="1004" name="zext_ln133_5_cast_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="19" slack="0"/>
<pin id="237" dir="1" index="1" bw="64" slack="14"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln133_5_cast/1 "/>
</bind>
</comp>

<comp id="239" class="1004" name="select_ln24_4_cast_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="11" slack="0"/>
<pin id="241" dir="1" index="1" bw="19" slack="13"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="select_ln24_4_cast/1 "/>
</bind>
</comp>

<comp id="243" class="1004" name="store_ln0_store_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="1" slack="0"/>
<pin id="245" dir="0" index="1" bw="11" slack="0"/>
<pin id="246" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="store_ln0_store_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="1" slack="0"/>
<pin id="250" dir="0" index="1" bw="3" slack="0"/>
<pin id="251" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="253" class="1004" name="store_ln0_store_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="1" slack="0"/>
<pin id="255" dir="0" index="1" bw="10" slack="0"/>
<pin id="256" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="258" class="1004" name="store_ln0_store_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="1" slack="0"/>
<pin id="260" dir="0" index="1" bw="5" slack="0"/>
<pin id="261" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="263" class="1004" name="store_ln0_store_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="1" slack="0"/>
<pin id="265" dir="0" index="1" bw="5" slack="0"/>
<pin id="266" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="268" class="1004" name="indvar_flatten219_load_load_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="11" slack="0"/>
<pin id="270" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten219_load/1 "/>
</bind>
</comp>

<comp id="271" class="1004" name="icmp_ln122_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="11" slack="0"/>
<pin id="273" dir="0" index="1" bw="9" slack="0"/>
<pin id="274" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln122/1 "/>
</bind>
</comp>

<comp id="277" class="1004" name="add_ln122_1_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="11" slack="0"/>
<pin id="279" dir="0" index="1" bw="1" slack="0"/>
<pin id="280" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln122_1/1 "/>
</bind>
</comp>

<comp id="283" class="1004" name="grp_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="11" slack="0"/>
<pin id="285" dir="0" index="1" bw="6" slack="0"/>
<pin id="286" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="urem(17) " fcode="urem"/>
<opset="empty_31/1 "/>
</bind>
</comp>

<comp id="289" class="1004" name="grp_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="11" slack="0"/>
<pin id="291" dir="0" index="1" bw="6" slack="0"/>
<pin id="292" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="urem(17) " fcode="urem"/>
<opset="empty_33/1 "/>
</bind>
</comp>

<comp id="295" class="1004" name="store_ln128_store_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="11" slack="0"/>
<pin id="297" dir="0" index="1" bw="11" slack="0"/>
<pin id="298" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln128/1 "/>
</bind>
</comp>

<comp id="300" class="1004" name="f_1_load_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="3" slack="10"/>
<pin id="302" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="f_1/11 "/>
</bind>
</comp>

<comp id="303" class="1004" name="zext_ln122_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="3" slack="0"/>
<pin id="305" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln122/11 "/>
</bind>
</comp>

<comp id="307" class="1004" name="empty_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="3" slack="0"/>
<pin id="309" dir="0" index="1" bw="6" slack="10"/>
<pin id="310" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty/11 "/>
</bind>
</comp>

<comp id="312" class="1004" name="zext_ln133_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="6" slack="0"/>
<pin id="314" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln133/11 "/>
</bind>
</comp>

<comp id="316" class="1004" name="indvar_flatten174_load_1_load_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="10" slack="10"/>
<pin id="318" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten174_load_1/11 "/>
</bind>
</comp>

<comp id="319" class="1004" name="add_ln122_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="3" slack="0"/>
<pin id="321" dir="0" index="1" bw="1" slack="0"/>
<pin id="322" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln122/11 "/>
</bind>
</comp>

<comp id="325" class="1004" name="icmp_ln125_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="10" slack="0"/>
<pin id="327" dir="0" index="1" bw="10" slack="0"/>
<pin id="328" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln125/11 "/>
</bind>
</comp>

<comp id="331" class="1004" name="select_ln122_1_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="1" slack="0"/>
<pin id="333" dir="0" index="1" bw="3" slack="0"/>
<pin id="334" dir="0" index="2" bw="3" slack="0"/>
<pin id="335" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln122_1/11 "/>
</bind>
</comp>

<comp id="339" class="1004" name="zext_ln1696_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="3" slack="0"/>
<pin id="341" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1696/11 "/>
</bind>
</comp>

<comp id="343" class="1004" name="zext_ln122_1_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="3" slack="0"/>
<pin id="345" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln122_1/11 "/>
</bind>
</comp>

<comp id="347" class="1004" name="p_mid1185_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="3" slack="0"/>
<pin id="349" dir="0" index="1" bw="6" slack="10"/>
<pin id="350" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_mid1185/11 "/>
</bind>
</comp>

<comp id="352" class="1004" name="zext_ln133_2_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="6" slack="0"/>
<pin id="354" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln133_2/11 "/>
</bind>
</comp>

<comp id="356" class="1004" name="indvar_flatten174_load_load_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="10" slack="10"/>
<pin id="358" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten174_load/11 "/>
</bind>
</comp>

<comp id="359" class="1004" name="add_ln125_1_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="10" slack="0"/>
<pin id="361" dir="0" index="1" bw="1" slack="0"/>
<pin id="362" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln125_1/11 "/>
</bind>
</comp>

<comp id="365" class="1004" name="select_ln125_3_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="1" slack="0"/>
<pin id="367" dir="0" index="1" bw="1" slack="0"/>
<pin id="368" dir="0" index="2" bw="10" slack="0"/>
<pin id="369" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln125_3/11 "/>
</bind>
</comp>

<comp id="373" class="1004" name="store_ln128_store_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="3" slack="0"/>
<pin id="375" dir="0" index="1" bw="3" slack="10"/>
<pin id="376" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln128/11 "/>
</bind>
</comp>

<comp id="378" class="1004" name="store_ln128_store_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="10" slack="0"/>
<pin id="380" dir="0" index="1" bw="10" slack="10"/>
<pin id="381" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln128/11 "/>
</bind>
</comp>

<comp id="383" class="1004" name="i_2_load_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="5" slack="12"/>
<pin id="385" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_2/13 "/>
</bind>
</comp>

<comp id="386" class="1004" name="j_load_load_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="5" slack="12"/>
<pin id="388" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_load/13 "/>
</bind>
</comp>

<comp id="389" class="1004" name="select_ln122_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="1" slack="2"/>
<pin id="391" dir="0" index="1" bw="1" slack="0"/>
<pin id="392" dir="0" index="2" bw="5" slack="0"/>
<pin id="393" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln122/13 "/>
</bind>
</comp>

<comp id="396" class="1004" name="xor_ln122_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="1" slack="2"/>
<pin id="398" dir="0" index="1" bw="1" slack="0"/>
<pin id="399" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln122/13 "/>
</bind>
</comp>

<comp id="401" class="1004" name="icmp_ln128_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="5" slack="0"/>
<pin id="403" dir="0" index="1" bw="5" slack="0"/>
<pin id="404" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln128/13 "/>
</bind>
</comp>

<comp id="407" class="1004" name="and_ln122_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="1" slack="0"/>
<pin id="409" dir="0" index="1" bw="1" slack="0"/>
<pin id="410" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln122/13 "/>
</bind>
</comp>

<comp id="413" class="1004" name="add_ln125_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="5" slack="0"/>
<pin id="415" dir="0" index="1" bw="1" slack="0"/>
<pin id="416" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln125/13 "/>
</bind>
</comp>

<comp id="419" class="1004" name="or_ln125_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="1" slack="0"/>
<pin id="421" dir="0" index="1" bw="1" slack="2"/>
<pin id="422" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln125/13 "/>
</bind>
</comp>

<comp id="424" class="1004" name="select_ln125_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="1" slack="0"/>
<pin id="426" dir="0" index="1" bw="1" slack="0"/>
<pin id="427" dir="0" index="2" bw="5" slack="0"/>
<pin id="428" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln125/13 "/>
</bind>
</comp>

<comp id="432" class="1004" name="select_ln125_1_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="1" slack="0"/>
<pin id="434" dir="0" index="1" bw="5" slack="0"/>
<pin id="435" dir="0" index="2" bw="5" slack="0"/>
<pin id="436" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln125_1/13 "/>
</bind>
</comp>

<comp id="440" class="1004" name="zext_ln1696_1_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="5" slack="0"/>
<pin id="442" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1696_1/13 "/>
</bind>
</comp>

<comp id="444" class="1004" name="add_ln128_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="5" slack="0"/>
<pin id="446" dir="0" index="1" bw="1" slack="0"/>
<pin id="447" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln128/13 "/>
</bind>
</comp>

<comp id="450" class="1004" name="store_ln128_store_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="5" slack="0"/>
<pin id="452" dir="0" index="1" bw="5" slack="12"/>
<pin id="453" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln128/13 "/>
</bind>
</comp>

<comp id="455" class="1004" name="store_ln128_store_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="5" slack="0"/>
<pin id="457" dir="0" index="1" bw="5" slack="12"/>
<pin id="458" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln128/13 "/>
</bind>
</comp>

<comp id="460" class="1004" name="zext_ln125_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="25" slack="0"/>
<pin id="462" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln125/14 "/>
</bind>
</comp>

<comp id="463" class="1004" name="add_ln133_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="25" slack="0"/>
<pin id="465" dir="0" index="1" bw="64" slack="13"/>
<pin id="466" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln133/14 "/>
</bind>
</comp>

<comp id="468" class="1004" name="zext_ln125_1_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="5" slack="1"/>
<pin id="470" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln125_1/14 "/>
</bind>
</comp>

<comp id="471" class="1004" name="empty_29_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="5" slack="0"/>
<pin id="473" dir="0" index="1" bw="9" slack="13"/>
<pin id="474" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_29/14 "/>
</bind>
</comp>

<comp id="476" class="1004" name="shl_ln2_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="19" slack="0"/>
<pin id="478" dir="0" index="1" bw="9" slack="0"/>
<pin id="479" dir="0" index="2" bw="1" slack="0"/>
<pin id="480" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln2/14 "/>
</bind>
</comp>

<comp id="484" class="1004" name="shl_ln133_1_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="17" slack="0"/>
<pin id="486" dir="0" index="1" bw="9" slack="0"/>
<pin id="487" dir="0" index="2" bw="1" slack="0"/>
<pin id="488" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln133_1/14 "/>
</bind>
</comp>

<comp id="492" class="1004" name="zext_ln128_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="17" slack="0"/>
<pin id="494" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln128/14 "/>
</bind>
</comp>

<comp id="496" class="1004" name="add_ln133_1_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="19" slack="0"/>
<pin id="498" dir="0" index="1" bw="11" slack="13"/>
<pin id="499" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln133_1/14 "/>
</bind>
</comp>

<comp id="501" class="1004" name="add_ln133_2_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="19" slack="0"/>
<pin id="503" dir="0" index="1" bw="17" slack="0"/>
<pin id="504" dir="1" index="2" bw="19" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln133_2/14 "/>
</bind>
</comp>

<comp id="507" class="1004" name="zext_ln125_2_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="25" slack="0"/>
<pin id="509" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln125_2/14 "/>
</bind>
</comp>

<comp id="510" class="1004" name="add_ln133_4_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="25" slack="0"/>
<pin id="512" dir="0" index="1" bw="64" slack="13"/>
<pin id="513" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln133_4/14 "/>
</bind>
</comp>

<comp id="515" class="1004" name="trunc_ln1696_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="8" slack="0"/>
<pin id="517" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1696/14 "/>
</bind>
</comp>

<comp id="518" class="1004" name="p_shl8_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="11" slack="0"/>
<pin id="520" dir="0" index="1" bw="7" slack="0"/>
<pin id="521" dir="0" index="2" bw="1" slack="0"/>
<pin id="522" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl8/14 "/>
</bind>
</comp>

<comp id="526" class="1004" name="tmp_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="10" slack="0"/>
<pin id="528" dir="0" index="1" bw="8" slack="0"/>
<pin id="529" dir="0" index="2" bw="1" slack="0"/>
<pin id="530" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/14 "/>
</bind>
</comp>

<comp id="533" class="1004" name="zext_ln1696_2_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="10" slack="0"/>
<pin id="535" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1696_2/14 "/>
</bind>
</comp>

<comp id="537" class="1004" name="add_ln1696_1_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="11" slack="0"/>
<pin id="539" dir="0" index="1" bw="10" slack="0"/>
<pin id="540" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1696_1/14 "/>
</bind>
</comp>

<comp id="543" class="1004" name="zext_ln125_3_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="5" slack="1"/>
<pin id="545" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln125_3/14 "/>
</bind>
</comp>

<comp id="546" class="1004" name="p_mid1172_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="5" slack="0"/>
<pin id="548" dir="0" index="1" bw="9" slack="13"/>
<pin id="549" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_mid1172/14 "/>
</bind>
</comp>

<comp id="551" class="1004" name="shl_ln133_mid1_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="19" slack="0"/>
<pin id="553" dir="0" index="1" bw="9" slack="0"/>
<pin id="554" dir="0" index="2" bw="1" slack="0"/>
<pin id="555" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln133_mid1/14 "/>
</bind>
</comp>

<comp id="559" class="1004" name="shl_ln133_1_mid1_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="17" slack="0"/>
<pin id="561" dir="0" index="1" bw="9" slack="0"/>
<pin id="562" dir="0" index="2" bw="1" slack="0"/>
<pin id="563" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln133_1_mid1/14 "/>
</bind>
</comp>

<comp id="567" class="1004" name="zext_ln128_2_fu_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="17" slack="0"/>
<pin id="569" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln128_2/14 "/>
</bind>
</comp>

<comp id="571" class="1004" name="add_ln133_6_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="19" slack="0"/>
<pin id="573" dir="0" index="1" bw="11" slack="13"/>
<pin id="574" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln133_6/14 "/>
</bind>
</comp>

<comp id="576" class="1004" name="add_ln133_7_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="19" slack="0"/>
<pin id="578" dir="0" index="1" bw="17" slack="0"/>
<pin id="579" dir="1" index="2" bw="19" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln133_7/14 "/>
</bind>
</comp>

<comp id="582" class="1004" name="zext_ln1696_3_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="5" slack="1"/>
<pin id="584" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1696_3/14 "/>
</bind>
</comp>

<comp id="585" class="1004" name="add_ln1696_2_fu_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="11" slack="0"/>
<pin id="587" dir="0" index="1" bw="5" slack="0"/>
<pin id="588" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1696_2/14 "/>
</bind>
</comp>

<comp id="591" class="1004" name="zext_ln133_1_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="19" slack="1"/>
<pin id="593" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln133_1/15 "/>
</bind>
</comp>

<comp id="594" class="1004" name="add_ln133_3_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="19" slack="0"/>
<pin id="596" dir="0" index="1" bw="64" slack="1"/>
<pin id="597" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln133_3/15 "/>
</bind>
</comp>

<comp id="599" class="1004" name="select_ln122_2_fu_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="1" slack="4"/>
<pin id="601" dir="0" index="1" bw="64" slack="1"/>
<pin id="602" dir="0" index="2" bw="64" slack="1"/>
<pin id="603" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln122_2/15 "/>
</bind>
</comp>

<comp id="604" class="1004" name="add_ln133_5_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="19" slack="14"/>
<pin id="606" dir="0" index="1" bw="64" slack="1"/>
<pin id="607" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln133_5/15 "/>
</bind>
</comp>

<comp id="608" class="1004" name="zext_ln133_3_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="19" slack="1"/>
<pin id="610" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln133_3/15 "/>
</bind>
</comp>

<comp id="611" class="1004" name="add_ln133_8_fu_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="19" slack="0"/>
<pin id="613" dir="0" index="1" bw="64" slack="0"/>
<pin id="614" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln133_8/15 "/>
</bind>
</comp>

<comp id="617" class="1004" name="tmp_s_fu_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="63" slack="0"/>
<pin id="619" dir="0" index="1" bw="64" slack="0"/>
<pin id="620" dir="0" index="2" bw="1" slack="0"/>
<pin id="621" dir="0" index="3" bw="7" slack="0"/>
<pin id="622" dir="1" index="4" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/15 "/>
</bind>
</comp>

<comp id="627" class="1004" name="tmp_1_fu_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="63" slack="0"/>
<pin id="629" dir="0" index="1" bw="64" slack="0"/>
<pin id="630" dir="0" index="2" bw="1" slack="0"/>
<pin id="631" dir="0" index="3" bw="7" slack="0"/>
<pin id="632" dir="1" index="4" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/15 "/>
</bind>
</comp>

<comp id="637" class="1004" name="tmp_2_fu_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="63" slack="0"/>
<pin id="639" dir="0" index="1" bw="64" slack="0"/>
<pin id="640" dir="0" index="2" bw="1" slack="0"/>
<pin id="641" dir="0" index="3" bw="7" slack="0"/>
<pin id="642" dir="1" index="4" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/15 "/>
</bind>
</comp>

<comp id="647" class="1004" name="select_ln122_3_fu_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="1" slack="4"/>
<pin id="649" dir="0" index="1" bw="63" slack="0"/>
<pin id="650" dir="0" index="2" bw="63" slack="0"/>
<pin id="651" dir="1" index="3" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln122_3/15 "/>
</bind>
</comp>

<comp id="654" class="1004" name="select_ln125_2_fu_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="1" slack="2"/>
<pin id="656" dir="0" index="1" bw="63" slack="0"/>
<pin id="657" dir="0" index="2" bw="63" slack="0"/>
<pin id="658" dir="1" index="3" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln125_2/15 "/>
</bind>
</comp>

<comp id="661" class="1004" name="sext_ln125_fu_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="63" slack="0"/>
<pin id="663" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln125/15 "/>
</bind>
</comp>

<comp id="665" class="1004" name="zext_ln1696_4_fu_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="11" slack="1"/>
<pin id="667" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1696_4/15 "/>
</bind>
</comp>

<comp id="669" class="1004" name="fm_addr_fu_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="16" slack="0"/>
<pin id="671" dir="0" index="1" bw="63" slack="0"/>
<pin id="672" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="fm_addr/15 "/>
</bind>
</comp>

<comp id="675" class="1004" name="empty_32_fu_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="6" slack="0"/>
<pin id="677" dir="0" index="1" bw="1" slack="0"/>
<pin id="678" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="empty_32/15 "/>
</bind>
</comp>

<comp id="681" class="1004" name="empty_34_fu_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="6" slack="0"/>
<pin id="683" dir="0" index="1" bw="1" slack="0"/>
<pin id="684" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="empty_34/15 "/>
</bind>
</comp>

<comp id="687" class="1004" name="zext_ln137_fu_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="15" slack="1"/>
<pin id="689" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln137/17 "/>
</bind>
</comp>

<comp id="691" class="1007" name="grp_fu_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="6" slack="0"/>
<pin id="693" dir="0" index="1" bw="19" slack="0"/>
<pin id="694" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln133/11 "/>
</bind>
</comp>

<comp id="698" class="1007" name="grp_fu_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="3" slack="0"/>
<pin id="700" dir="0" index="1" bw="5" slack="0"/>
<pin id="701" dir="0" index="2" bw="5" slack="0"/>
<pin id="702" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln1696/11 add_ln1696/13 "/>
</bind>
</comp>

<comp id="708" class="1007" name="grp_fu_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="6" slack="0"/>
<pin id="710" dir="0" index="1" bw="19" slack="0"/>
<pin id="711" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln133_1/11 "/>
</bind>
</comp>

<comp id="715" class="1005" name="j_reg_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="5" slack="0"/>
<pin id="717" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="722" class="1005" name="i_reg_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="5" slack="0"/>
<pin id="724" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="729" class="1005" name="indvar_flatten174_reg_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="10" slack="0"/>
<pin id="731" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten174 "/>
</bind>
</comp>

<comp id="737" class="1005" name="f_reg_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="3" slack="0"/>
<pin id="739" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="f "/>
</bind>
</comp>

<comp id="744" class="1005" name="indvar_flatten219_reg_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="11" slack="0"/>
<pin id="746" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten219 "/>
</bind>
</comp>

<comp id="751" class="1005" name="p_mid2256_read_reg_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="9" slack="13"/>
<pin id="753" dir="1" index="1" bw="9" slack="13"/>
</pin_list>
<bind>
<opset="p_mid2256_read "/>
</bind>
</comp>

<comp id="757" class="1005" name="output_feature_map_read_reg_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="64" slack="13"/>
<pin id="759" dir="1" index="1" bw="64" slack="13"/>
</pin_list>
<bind>
<opset="output_feature_map_read "/>
</bind>
</comp>

<comp id="763" class="1005" name="shl_ln1_read_reg_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="6" slack="10"/>
<pin id="765" dir="1" index="1" bw="6" slack="10"/>
</pin_list>
<bind>
<opset="shl_ln1_read "/>
</bind>
</comp>

<comp id="769" class="1005" name="zext_ln133_5_cast_reg_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="64" slack="14"/>
<pin id="771" dir="1" index="1" bw="64" slack="14"/>
</pin_list>
<bind>
<opset="zext_ln133_5_cast "/>
</bind>
</comp>

<comp id="774" class="1005" name="select_ln24_4_cast_reg_774">
<pin_list>
<pin id="775" dir="0" index="0" bw="19" slack="13"/>
<pin id="776" dir="1" index="1" bw="19" slack="13"/>
</pin_list>
<bind>
<opset="select_ln24_4_cast "/>
</bind>
</comp>

<comp id="780" class="1005" name="indvar_flatten219_load_reg_780">
<pin_list>
<pin id="781" dir="0" index="0" bw="11" slack="1"/>
<pin id="782" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten219_load "/>
</bind>
</comp>

<comp id="785" class="1005" name="icmp_ln122_reg_785">
<pin_list>
<pin id="786" dir="0" index="0" bw="1" slack="1"/>
<pin id="787" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln122 "/>
</bind>
</comp>

<comp id="789" class="1005" name="add_ln122_1_reg_789">
<pin_list>
<pin id="790" dir="0" index="0" bw="11" slack="1"/>
<pin id="791" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="add_ln122_1 "/>
</bind>
</comp>

<comp id="794" class="1005" name="zext_ln133_reg_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="25" slack="1"/>
<pin id="796" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln133 "/>
</bind>
</comp>

<comp id="799" class="1005" name="icmp_ln125_reg_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="1" slack="2"/>
<pin id="801" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp_ln125 "/>
</bind>
</comp>

<comp id="808" class="1005" name="zext_ln1696_reg_808">
<pin_list>
<pin id="809" dir="0" index="0" bw="8" slack="1"/>
<pin id="810" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1696 "/>
</bind>
</comp>

<comp id="813" class="1005" name="zext_ln133_2_reg_813">
<pin_list>
<pin id="814" dir="0" index="0" bw="25" slack="1"/>
<pin id="815" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln133_2 "/>
</bind>
</comp>

<comp id="818" class="1005" name="i_2_reg_818">
<pin_list>
<pin id="819" dir="0" index="0" bw="5" slack="1"/>
<pin id="820" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i_2 "/>
</bind>
</comp>

<comp id="823" class="1005" name="and_ln122_reg_823">
<pin_list>
<pin id="824" dir="0" index="0" bw="1" slack="1"/>
<pin id="825" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="and_ln122 "/>
</bind>
</comp>

<comp id="828" class="1005" name="add_ln125_reg_828">
<pin_list>
<pin id="829" dir="0" index="0" bw="5" slack="1"/>
<pin id="830" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="add_ln125 "/>
</bind>
</comp>

<comp id="833" class="1005" name="select_ln125_reg_833">
<pin_list>
<pin id="834" dir="0" index="0" bw="5" slack="1"/>
<pin id="835" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="select_ln125 "/>
</bind>
</comp>

<comp id="838" class="1005" name="zext_ln1696_1_reg_838">
<pin_list>
<pin id="839" dir="0" index="0" bw="8" slack="1"/>
<pin id="840" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1696_1 "/>
</bind>
</comp>

<comp id="843" class="1005" name="add_ln133_reg_843">
<pin_list>
<pin id="844" dir="0" index="0" bw="64" slack="1"/>
<pin id="845" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="add_ln133 "/>
</bind>
</comp>

<comp id="849" class="1005" name="add_ln133_2_reg_849">
<pin_list>
<pin id="850" dir="0" index="0" bw="19" slack="1"/>
<pin id="851" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="add_ln133_2 "/>
</bind>
</comp>

<comp id="854" class="1005" name="add_ln133_4_reg_854">
<pin_list>
<pin id="855" dir="0" index="0" bw="64" slack="1"/>
<pin id="856" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="add_ln133_4 "/>
</bind>
</comp>

<comp id="860" class="1005" name="add_ln133_7_reg_860">
<pin_list>
<pin id="861" dir="0" index="0" bw="19" slack="1"/>
<pin id="862" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="add_ln133_7 "/>
</bind>
</comp>

<comp id="865" class="1005" name="add_ln1696_2_reg_865">
<pin_list>
<pin id="866" dir="0" index="0" bw="11" slack="1"/>
<pin id="867" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="add_ln1696_2 "/>
</bind>
</comp>

<comp id="870" class="1005" name="conv_out_buf_V_addr_reg_870">
<pin_list>
<pin id="871" dir="0" index="0" bw="11" slack="1"/>
<pin id="872" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="conv_out_buf_V_addr "/>
</bind>
</comp>

<comp id="875" class="1005" name="fm_addr_reg_875">
<pin_list>
<pin id="876" dir="0" index="0" bw="16" slack="1"/>
<pin id="877" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="fm_addr "/>
</bind>
</comp>

<comp id="881" class="1005" name="empty_32_reg_881">
<pin_list>
<pin id="882" dir="0" index="0" bw="1" slack="1"/>
<pin id="883" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="empty_32 "/>
</bind>
</comp>

<comp id="885" class="1005" name="empty_34_reg_885">
<pin_list>
<pin id="886" dir="0" index="0" bw="1" slack="3"/>
<pin id="887" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="empty_34 "/>
</bind>
</comp>

<comp id="889" class="1005" name="conv_out_buf_V_load_reg_889">
<pin_list>
<pin id="890" dir="0" index="0" bw="15" slack="1"/>
<pin id="891" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="conv_out_buf_V_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="135"><net_src comp="22" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="139"><net_src comp="22" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="143"><net_src comp="22" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="147"><net_src comp="22" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="151"><net_src comp="22" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="156"><net_src comp="24" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="20" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="162"><net_src comp="26" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="18" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="168"><net_src comp="28" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="14" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="174"><net_src comp="30" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="175"><net_src comp="12" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="180"><net_src comp="28" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="181"><net_src comp="10" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="186"><net_src comp="32" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="187"><net_src comp="8" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="192"><net_src comp="24" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="193"><net_src comp="6" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="198"><net_src comp="34" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="199"><net_src comp="4" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="204"><net_src comp="36" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="205"><net_src comp="2" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="211"><net_src comp="110" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="212"><net_src comp="112" pin="0"/><net_sink comp="206" pin=2"/></net>

<net id="219"><net_src comp="126" pin="0"/><net_sink comp="213" pin=0"/></net>

<net id="220"><net_src comp="128" pin="0"/><net_sink comp="213" pin=3"/></net>

<net id="221"><net_src comp="130" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="227"><net_src comp="16" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="228"><net_src comp="108" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="234"><net_src comp="222" pin="3"/><net_sink comp="229" pin=0"/></net>

<net id="238"><net_src comp="164" pin="2"/><net_sink comp="235" pin=0"/></net>

<net id="242"><net_src comp="182" pin="2"/><net_sink comp="239" pin=0"/></net>

<net id="247"><net_src comp="54" pin="0"/><net_sink comp="243" pin=0"/></net>

<net id="252"><net_src comp="56" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="257"><net_src comp="58" pin="0"/><net_sink comp="253" pin=0"/></net>

<net id="262"><net_src comp="60" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="267"><net_src comp="60" pin="0"/><net_sink comp="263" pin=0"/></net>

<net id="275"><net_src comp="268" pin="1"/><net_sink comp="271" pin=0"/></net>

<net id="276"><net_src comp="62" pin="0"/><net_sink comp="271" pin=1"/></net>

<net id="281"><net_src comp="268" pin="1"/><net_sink comp="277" pin=0"/></net>

<net id="282"><net_src comp="64" pin="0"/><net_sink comp="277" pin=1"/></net>

<net id="287"><net_src comp="268" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="288"><net_src comp="66" pin="0"/><net_sink comp="283" pin=1"/></net>

<net id="293"><net_src comp="277" pin="2"/><net_sink comp="289" pin=0"/></net>

<net id="294"><net_src comp="66" pin="0"/><net_sink comp="289" pin=1"/></net>

<net id="299"><net_src comp="277" pin="2"/><net_sink comp="295" pin=0"/></net>

<net id="306"><net_src comp="300" pin="1"/><net_sink comp="303" pin=0"/></net>

<net id="311"><net_src comp="303" pin="1"/><net_sink comp="307" pin=0"/></net>

<net id="315"><net_src comp="307" pin="2"/><net_sink comp="312" pin=0"/></net>

<net id="323"><net_src comp="300" pin="1"/><net_sink comp="319" pin=0"/></net>

<net id="324"><net_src comp="70" pin="0"/><net_sink comp="319" pin=1"/></net>

<net id="329"><net_src comp="316" pin="1"/><net_sink comp="325" pin=0"/></net>

<net id="330"><net_src comp="72" pin="0"/><net_sink comp="325" pin=1"/></net>

<net id="336"><net_src comp="325" pin="2"/><net_sink comp="331" pin=0"/></net>

<net id="337"><net_src comp="319" pin="2"/><net_sink comp="331" pin=1"/></net>

<net id="338"><net_src comp="300" pin="1"/><net_sink comp="331" pin=2"/></net>

<net id="342"><net_src comp="331" pin="3"/><net_sink comp="339" pin=0"/></net>

<net id="346"><net_src comp="319" pin="2"/><net_sink comp="343" pin=0"/></net>

<net id="351"><net_src comp="343" pin="1"/><net_sink comp="347" pin=0"/></net>

<net id="355"><net_src comp="347" pin="2"/><net_sink comp="352" pin=0"/></net>

<net id="363"><net_src comp="356" pin="1"/><net_sink comp="359" pin=0"/></net>

<net id="364"><net_src comp="76" pin="0"/><net_sink comp="359" pin=1"/></net>

<net id="370"><net_src comp="325" pin="2"/><net_sink comp="365" pin=0"/></net>

<net id="371"><net_src comp="76" pin="0"/><net_sink comp="365" pin=1"/></net>

<net id="372"><net_src comp="359" pin="2"/><net_sink comp="365" pin=2"/></net>

<net id="377"><net_src comp="331" pin="3"/><net_sink comp="373" pin=0"/></net>

<net id="382"><net_src comp="365" pin="3"/><net_sink comp="378" pin=0"/></net>

<net id="394"><net_src comp="60" pin="0"/><net_sink comp="389" pin=1"/></net>

<net id="395"><net_src comp="383" pin="1"/><net_sink comp="389" pin=2"/></net>

<net id="400"><net_src comp="78" pin="0"/><net_sink comp="396" pin=1"/></net>

<net id="405"><net_src comp="386" pin="1"/><net_sink comp="401" pin=0"/></net>

<net id="406"><net_src comp="80" pin="0"/><net_sink comp="401" pin=1"/></net>

<net id="411"><net_src comp="401" pin="2"/><net_sink comp="407" pin=0"/></net>

<net id="412"><net_src comp="396" pin="2"/><net_sink comp="407" pin=1"/></net>

<net id="417"><net_src comp="389" pin="3"/><net_sink comp="413" pin=0"/></net>

<net id="418"><net_src comp="82" pin="0"/><net_sink comp="413" pin=1"/></net>

<net id="423"><net_src comp="407" pin="2"/><net_sink comp="419" pin=0"/></net>

<net id="429"><net_src comp="419" pin="2"/><net_sink comp="424" pin=0"/></net>

<net id="430"><net_src comp="60" pin="0"/><net_sink comp="424" pin=1"/></net>

<net id="431"><net_src comp="386" pin="1"/><net_sink comp="424" pin=2"/></net>

<net id="437"><net_src comp="407" pin="2"/><net_sink comp="432" pin=0"/></net>

<net id="438"><net_src comp="413" pin="2"/><net_sink comp="432" pin=1"/></net>

<net id="439"><net_src comp="389" pin="3"/><net_sink comp="432" pin=2"/></net>

<net id="443"><net_src comp="432" pin="3"/><net_sink comp="440" pin=0"/></net>

<net id="448"><net_src comp="424" pin="3"/><net_sink comp="444" pin=0"/></net>

<net id="449"><net_src comp="82" pin="0"/><net_sink comp="444" pin=1"/></net>

<net id="454"><net_src comp="432" pin="3"/><net_sink comp="450" pin=0"/></net>

<net id="459"><net_src comp="444" pin="2"/><net_sink comp="455" pin=0"/></net>

<net id="467"><net_src comp="460" pin="1"/><net_sink comp="463" pin=0"/></net>

<net id="475"><net_src comp="468" pin="1"/><net_sink comp="471" pin=0"/></net>

<net id="481"><net_src comp="84" pin="0"/><net_sink comp="476" pin=0"/></net>

<net id="482"><net_src comp="471" pin="2"/><net_sink comp="476" pin=1"/></net>

<net id="483"><net_src comp="58" pin="0"/><net_sink comp="476" pin=2"/></net>

<net id="489"><net_src comp="86" pin="0"/><net_sink comp="484" pin=0"/></net>

<net id="490"><net_src comp="471" pin="2"/><net_sink comp="484" pin=1"/></net>

<net id="491"><net_src comp="88" pin="0"/><net_sink comp="484" pin=2"/></net>

<net id="495"><net_src comp="484" pin="3"/><net_sink comp="492" pin=0"/></net>

<net id="500"><net_src comp="476" pin="3"/><net_sink comp="496" pin=0"/></net>

<net id="505"><net_src comp="496" pin="2"/><net_sink comp="501" pin=0"/></net>

<net id="506"><net_src comp="492" pin="1"/><net_sink comp="501" pin=1"/></net>

<net id="514"><net_src comp="507" pin="1"/><net_sink comp="510" pin=0"/></net>

<net id="523"><net_src comp="90" pin="0"/><net_sink comp="518" pin=0"/></net>

<net id="524"><net_src comp="515" pin="1"/><net_sink comp="518" pin=1"/></net>

<net id="525"><net_src comp="92" pin="0"/><net_sink comp="518" pin=2"/></net>

<net id="531"><net_src comp="94" pin="0"/><net_sink comp="526" pin=0"/></net>

<net id="532"><net_src comp="96" pin="0"/><net_sink comp="526" pin=2"/></net>

<net id="536"><net_src comp="526" pin="3"/><net_sink comp="533" pin=0"/></net>

<net id="541"><net_src comp="518" pin="3"/><net_sink comp="537" pin=0"/></net>

<net id="542"><net_src comp="533" pin="1"/><net_sink comp="537" pin=1"/></net>

<net id="550"><net_src comp="543" pin="1"/><net_sink comp="546" pin=0"/></net>

<net id="556"><net_src comp="84" pin="0"/><net_sink comp="551" pin=0"/></net>

<net id="557"><net_src comp="546" pin="2"/><net_sink comp="551" pin=1"/></net>

<net id="558"><net_src comp="58" pin="0"/><net_sink comp="551" pin=2"/></net>

<net id="564"><net_src comp="86" pin="0"/><net_sink comp="559" pin=0"/></net>

<net id="565"><net_src comp="546" pin="2"/><net_sink comp="559" pin=1"/></net>

<net id="566"><net_src comp="88" pin="0"/><net_sink comp="559" pin=2"/></net>

<net id="570"><net_src comp="559" pin="3"/><net_sink comp="567" pin=0"/></net>

<net id="575"><net_src comp="551" pin="3"/><net_sink comp="571" pin=0"/></net>

<net id="580"><net_src comp="571" pin="2"/><net_sink comp="576" pin=0"/></net>

<net id="581"><net_src comp="567" pin="1"/><net_sink comp="576" pin=1"/></net>

<net id="589"><net_src comp="537" pin="2"/><net_sink comp="585" pin=0"/></net>

<net id="590"><net_src comp="582" pin="1"/><net_sink comp="585" pin=1"/></net>

<net id="598"><net_src comp="591" pin="1"/><net_sink comp="594" pin=0"/></net>

<net id="615"><net_src comp="608" pin="1"/><net_sink comp="611" pin=0"/></net>

<net id="616"><net_src comp="599" pin="3"/><net_sink comp="611" pin=1"/></net>

<net id="623"><net_src comp="104" pin="0"/><net_sink comp="617" pin=0"/></net>

<net id="624"><net_src comp="611" pin="2"/><net_sink comp="617" pin=1"/></net>

<net id="625"><net_src comp="22" pin="0"/><net_sink comp="617" pin=2"/></net>

<net id="626"><net_src comp="106" pin="0"/><net_sink comp="617" pin=3"/></net>

<net id="633"><net_src comp="104" pin="0"/><net_sink comp="627" pin=0"/></net>

<net id="634"><net_src comp="604" pin="2"/><net_sink comp="627" pin=1"/></net>

<net id="635"><net_src comp="22" pin="0"/><net_sink comp="627" pin=2"/></net>

<net id="636"><net_src comp="106" pin="0"/><net_sink comp="627" pin=3"/></net>

<net id="643"><net_src comp="104" pin="0"/><net_sink comp="637" pin=0"/></net>

<net id="644"><net_src comp="594" pin="2"/><net_sink comp="637" pin=1"/></net>

<net id="645"><net_src comp="22" pin="0"/><net_sink comp="637" pin=2"/></net>

<net id="646"><net_src comp="106" pin="0"/><net_sink comp="637" pin=3"/></net>

<net id="652"><net_src comp="627" pin="4"/><net_sink comp="647" pin=1"/></net>

<net id="653"><net_src comp="637" pin="4"/><net_sink comp="647" pin=2"/></net>

<net id="659"><net_src comp="617" pin="4"/><net_sink comp="654" pin=1"/></net>

<net id="660"><net_src comp="647" pin="3"/><net_sink comp="654" pin=2"/></net>

<net id="664"><net_src comp="654" pin="3"/><net_sink comp="661" pin=0"/></net>

<net id="668"><net_src comp="665" pin="1"/><net_sink comp="222" pin=2"/></net>

<net id="673"><net_src comp="0" pin="0"/><net_sink comp="669" pin=0"/></net>

<net id="674"><net_src comp="661" pin="1"/><net_sink comp="669" pin=1"/></net>

<net id="679"><net_src comp="283" pin="2"/><net_sink comp="675" pin=0"/></net>

<net id="680"><net_src comp="54" pin="0"/><net_sink comp="675" pin=1"/></net>

<net id="685"><net_src comp="289" pin="2"/><net_sink comp="681" pin=0"/></net>

<net id="686"><net_src comp="54" pin="0"/><net_sink comp="681" pin=1"/></net>

<net id="690"><net_src comp="687" pin="1"/><net_sink comp="213" pin=2"/></net>

<net id="695"><net_src comp="312" pin="1"/><net_sink comp="691" pin=0"/></net>

<net id="696"><net_src comp="68" pin="0"/><net_sink comp="691" pin=1"/></net>

<net id="697"><net_src comp="691" pin="2"/><net_sink comp="460" pin=0"/></net>

<net id="703"><net_src comp="339" pin="1"/><net_sink comp="698" pin=0"/></net>

<net id="704"><net_src comp="74" pin="0"/><net_sink comp="698" pin=1"/></net>

<net id="705"><net_src comp="440" pin="1"/><net_sink comp="698" pin=2"/></net>

<net id="706"><net_src comp="698" pin="3"/><net_sink comp="515" pin=0"/></net>

<net id="707"><net_src comp="698" pin="3"/><net_sink comp="526" pin=1"/></net>

<net id="712"><net_src comp="352" pin="1"/><net_sink comp="708" pin=0"/></net>

<net id="713"><net_src comp="68" pin="0"/><net_sink comp="708" pin=1"/></net>

<net id="714"><net_src comp="708" pin="2"/><net_sink comp="507" pin=0"/></net>

<net id="718"><net_src comp="132" pin="1"/><net_sink comp="715" pin=0"/></net>

<net id="719"><net_src comp="715" pin="1"/><net_sink comp="263" pin=1"/></net>

<net id="720"><net_src comp="715" pin="1"/><net_sink comp="386" pin=0"/></net>

<net id="721"><net_src comp="715" pin="1"/><net_sink comp="455" pin=1"/></net>

<net id="725"><net_src comp="136" pin="1"/><net_sink comp="722" pin=0"/></net>

<net id="726"><net_src comp="722" pin="1"/><net_sink comp="258" pin=1"/></net>

<net id="727"><net_src comp="722" pin="1"/><net_sink comp="383" pin=0"/></net>

<net id="728"><net_src comp="722" pin="1"/><net_sink comp="450" pin=1"/></net>

<net id="732"><net_src comp="140" pin="1"/><net_sink comp="729" pin=0"/></net>

<net id="733"><net_src comp="729" pin="1"/><net_sink comp="253" pin=1"/></net>

<net id="734"><net_src comp="729" pin="1"/><net_sink comp="316" pin=0"/></net>

<net id="735"><net_src comp="729" pin="1"/><net_sink comp="356" pin=0"/></net>

<net id="736"><net_src comp="729" pin="1"/><net_sink comp="378" pin=1"/></net>

<net id="740"><net_src comp="144" pin="1"/><net_sink comp="737" pin=0"/></net>

<net id="741"><net_src comp="737" pin="1"/><net_sink comp="248" pin=1"/></net>

<net id="742"><net_src comp="737" pin="1"/><net_sink comp="300" pin=0"/></net>

<net id="743"><net_src comp="737" pin="1"/><net_sink comp="373" pin=1"/></net>

<net id="747"><net_src comp="148" pin="1"/><net_sink comp="744" pin=0"/></net>

<net id="748"><net_src comp="744" pin="1"/><net_sink comp="243" pin=1"/></net>

<net id="749"><net_src comp="744" pin="1"/><net_sink comp="268" pin=0"/></net>

<net id="750"><net_src comp="744" pin="1"/><net_sink comp="295" pin=1"/></net>

<net id="754"><net_src comp="188" pin="2"/><net_sink comp="751" pin=0"/></net>

<net id="755"><net_src comp="751" pin="1"/><net_sink comp="471" pin=1"/></net>

<net id="756"><net_src comp="751" pin="1"/><net_sink comp="546" pin=1"/></net>

<net id="760"><net_src comp="194" pin="2"/><net_sink comp="757" pin=0"/></net>

<net id="761"><net_src comp="757" pin="1"/><net_sink comp="463" pin=1"/></net>

<net id="762"><net_src comp="757" pin="1"/><net_sink comp="510" pin=1"/></net>

<net id="766"><net_src comp="200" pin="2"/><net_sink comp="763" pin=0"/></net>

<net id="767"><net_src comp="763" pin="1"/><net_sink comp="307" pin=1"/></net>

<net id="768"><net_src comp="763" pin="1"/><net_sink comp="347" pin=1"/></net>

<net id="772"><net_src comp="235" pin="1"/><net_sink comp="769" pin=0"/></net>

<net id="773"><net_src comp="769" pin="1"/><net_sink comp="604" pin=0"/></net>

<net id="777"><net_src comp="239" pin="1"/><net_sink comp="774" pin=0"/></net>

<net id="778"><net_src comp="774" pin="1"/><net_sink comp="496" pin=1"/></net>

<net id="779"><net_src comp="774" pin="1"/><net_sink comp="571" pin=1"/></net>

<net id="783"><net_src comp="268" pin="1"/><net_sink comp="780" pin=0"/></net>

<net id="784"><net_src comp="780" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="788"><net_src comp="271" pin="2"/><net_sink comp="785" pin=0"/></net>

<net id="792"><net_src comp="277" pin="2"/><net_sink comp="789" pin=0"/></net>

<net id="793"><net_src comp="789" pin="1"/><net_sink comp="289" pin=0"/></net>

<net id="797"><net_src comp="312" pin="1"/><net_sink comp="794" pin=0"/></net>

<net id="798"><net_src comp="794" pin="1"/><net_sink comp="691" pin=0"/></net>

<net id="802"><net_src comp="325" pin="2"/><net_sink comp="799" pin=0"/></net>

<net id="803"><net_src comp="799" pin="1"/><net_sink comp="389" pin=0"/></net>

<net id="804"><net_src comp="799" pin="1"/><net_sink comp="396" pin=0"/></net>

<net id="805"><net_src comp="799" pin="1"/><net_sink comp="419" pin=1"/></net>

<net id="806"><net_src comp="799" pin="1"/><net_sink comp="599" pin=0"/></net>

<net id="807"><net_src comp="799" pin="1"/><net_sink comp="647" pin=0"/></net>

<net id="811"><net_src comp="339" pin="1"/><net_sink comp="808" pin=0"/></net>

<net id="812"><net_src comp="808" pin="1"/><net_sink comp="698" pin=0"/></net>

<net id="816"><net_src comp="352" pin="1"/><net_sink comp="813" pin=0"/></net>

<net id="817"><net_src comp="813" pin="1"/><net_sink comp="708" pin=0"/></net>

<net id="821"><net_src comp="383" pin="1"/><net_sink comp="818" pin=0"/></net>

<net id="822"><net_src comp="818" pin="1"/><net_sink comp="468" pin=0"/></net>

<net id="826"><net_src comp="407" pin="2"/><net_sink comp="823" pin=0"/></net>

<net id="827"><net_src comp="823" pin="1"/><net_sink comp="654" pin=0"/></net>

<net id="831"><net_src comp="413" pin="2"/><net_sink comp="828" pin=0"/></net>

<net id="832"><net_src comp="828" pin="1"/><net_sink comp="543" pin=0"/></net>

<net id="836"><net_src comp="424" pin="3"/><net_sink comp="833" pin=0"/></net>

<net id="837"><net_src comp="833" pin="1"/><net_sink comp="582" pin=0"/></net>

<net id="841"><net_src comp="440" pin="1"/><net_sink comp="838" pin=0"/></net>

<net id="842"><net_src comp="838" pin="1"/><net_sink comp="698" pin=1"/></net>

<net id="846"><net_src comp="463" pin="2"/><net_sink comp="843" pin=0"/></net>

<net id="847"><net_src comp="843" pin="1"/><net_sink comp="594" pin=1"/></net>

<net id="848"><net_src comp="843" pin="1"/><net_sink comp="599" pin=2"/></net>

<net id="852"><net_src comp="501" pin="2"/><net_sink comp="849" pin=0"/></net>

<net id="853"><net_src comp="849" pin="1"/><net_sink comp="591" pin=0"/></net>

<net id="857"><net_src comp="510" pin="2"/><net_sink comp="854" pin=0"/></net>

<net id="858"><net_src comp="854" pin="1"/><net_sink comp="599" pin=1"/></net>

<net id="859"><net_src comp="854" pin="1"/><net_sink comp="604" pin=1"/></net>

<net id="863"><net_src comp="576" pin="2"/><net_sink comp="860" pin=0"/></net>

<net id="864"><net_src comp="860" pin="1"/><net_sink comp="608" pin=0"/></net>

<net id="868"><net_src comp="585" pin="2"/><net_sink comp="865" pin=0"/></net>

<net id="869"><net_src comp="865" pin="1"/><net_sink comp="665" pin=0"/></net>

<net id="873"><net_src comp="222" pin="3"/><net_sink comp="870" pin=0"/></net>

<net id="874"><net_src comp="870" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="878"><net_src comp="669" pin="2"/><net_sink comp="875" pin=0"/></net>

<net id="879"><net_src comp="875" pin="1"/><net_sink comp="206" pin=1"/></net>

<net id="880"><net_src comp="875" pin="1"/><net_sink comp="213" pin=1"/></net>

<net id="884"><net_src comp="675" pin="2"/><net_sink comp="881" pin=0"/></net>

<net id="888"><net_src comp="681" pin="2"/><net_sink comp="885" pin=0"/></net>

<net id="892"><net_src comp="229" pin="3"/><net_sink comp="889" pin=0"/></net>

<net id="893"><net_src comp="889" pin="1"/><net_sink comp="687" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: fm | {16 17 18 19 20 21 22 }
 - Input state : 
	Port: tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH : shl_ln1 | {1 }
	Port: tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH : output_feature_map | {1 }
	Port: tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH : p_mid2256 | {1 }
	Port: tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH : select_ln24_4 | {1 }
	Port: tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH : shl_ln133_mid | {1 }
	Port: tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH : zext_ln128_1 | {1 }
	Port: tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH : zext_ln133_5 | {1 }
	Port: tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH : conv_out_buf_V | {15 16 }
	Port: tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH : select_ln24_1 | {1 }
	Port: tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH : select_ln24_2 | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		indvar_flatten219_load : 1
		icmp_ln122 : 2
		add_ln122_1 : 2
		br_ln122 : 3
		empty_31 : 2
		empty_33 : 3
		store_ln128 : 3
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
		zext_ln122 : 1
		empty : 2
		zext_ln133 : 3
		mul_ln133 : 4
		add_ln122 : 1
		icmp_ln125 : 1
		select_ln122_1 : 2
		zext_ln1696 : 3
		mul_ln1696 : 4
		zext_ln122_1 : 2
		p_mid1185 : 3
		zext_ln133_2 : 4
		mul_ln133_1 : 5
		add_ln125_1 : 1
		select_ln125_3 : 2
		store_ln128 : 3
		store_ln128 : 3
	State 12
	State 13
		select_ln122 : 1
		icmp_ln128 : 1
		and_ln122 : 2
		add_ln125 : 2
		or_ln125 : 2
		select_ln125 : 2
		select_ln125_1 : 2
		zext_ln1696_1 : 3
		add_ln1696 : 4
		add_ln128 : 3
		store_ln128 : 3
		store_ln128 : 4
	State 14
		zext_ln125 : 1
		add_ln133 : 2
		empty_29 : 1
		shl_ln2 : 2
		shl_ln133_1 : 2
		zext_ln128 : 3
		add_ln133_1 : 3
		add_ln133_2 : 4
		zext_ln125_2 : 1
		add_ln133_4 : 2
		trunc_ln1696 : 1
		p_shl8 : 2
		tmp : 1
		zext_ln1696_2 : 2
		add_ln1696_1 : 3
		p_mid1172 : 1
		shl_ln133_mid1 : 2
		shl_ln133_1_mid1 : 2
		zext_ln128_2 : 3
		add_ln133_6 : 3
		add_ln133_7 : 4
		add_ln1696_2 : 4
	State 15
		add_ln133_3 : 1
		add_ln133_8 : 1
		tmp_s : 2
		tmp_1 : 1
		tmp_2 : 2
		select_ln122_3 : 3
		select_ln125_2 : 4
		sext_ln125 : 5
		conv_out_buf_V_addr : 1
		conv_out_buf_V_load : 2
		fm_addr : 6
		empty_32 : 1
		br_ln122 : 2
		empty_34 : 1
		br_ln122 : 2
	State 16
	State 17
		write_ln137 : 1
	State 18
	State 19
	State 20
	State 21
	State 22


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------|---------|---------|---------|
| Operation|           Functional Unit           |   DSP   |    FF   |   LUT   |
|----------|-------------------------------------|---------|---------|---------|
|   urem   |              grp_fu_283             |    0    |   340   |   242   |
|          |              grp_fu_289             |    0    |   340   |   242   |
|----------|-------------------------------------|---------|---------|---------|
|          |          add_ln122_1_fu_277         |    0    |    0    |    12   |
|          |             empty_fu_307            |    0    |    0    |    14   |
|          |           add_ln122_fu_319          |    0    |    0    |    11   |
|          |           p_mid1185_fu_347          |    0    |    0    |    14   |
|          |          add_ln125_1_fu_359         |    0    |    0    |    13   |
|          |           add_ln125_fu_413          |    0    |    0    |    13   |
|          |           add_ln128_fu_444          |    0    |    0    |    13   |
|          |           add_ln133_fu_463          |    0    |    0    |    71   |
|          |           empty_29_fu_471           |    0    |    0    |    14   |
|    add   |          add_ln133_1_fu_496         |    0    |    0    |    19   |
|          |          add_ln133_2_fu_501         |    0    |    0    |    19   |
|          |          add_ln133_4_fu_510         |    0    |    0    |    71   |
|          |         add_ln1696_1_fu_537         |    0    |    0    |    11   |
|          |           p_mid1172_fu_546          |    0    |    0    |    14   |
|          |          add_ln133_6_fu_571         |    0    |    0    |    19   |
|          |          add_ln133_7_fu_576         |    0    |    0    |    19   |
|          |         add_ln1696_2_fu_585         |    0    |    0    |    11   |
|          |          add_ln133_3_fu_594         |    0    |    0    |    71   |
|          |          add_ln133_5_fu_604         |    0    |    0    |    71   |
|          |          add_ln133_8_fu_611         |    0    |    0    |    71   |
|----------|-------------------------------------|---------|---------|---------|
|          |        select_ln122_1_fu_331        |    0    |    0    |    3    |
|          |        select_ln125_3_fu_365        |    0    |    0    |    10   |
|          |         select_ln122_fu_389         |    0    |    0    |    5    |
|  select  |         select_ln125_fu_424         |    0    |    0    |    5    |
|          |        select_ln125_1_fu_432        |    0    |    0    |    5    |
|          |        select_ln122_2_fu_599        |    0    |    0    |    64   |
|          |        select_ln122_3_fu_647        |    0    |    0    |    63   |
|          |        select_ln125_2_fu_654        |    0    |    0    |    63   |
|----------|-------------------------------------|---------|---------|---------|
|          |          icmp_ln122_fu_271          |    0    |    0    |    11   |
|          |          icmp_ln125_fu_325          |    0    |    0    |    11   |
|   icmp   |          icmp_ln128_fu_401          |    0    |    0    |    9    |
|          |           empty_32_fu_675           |    0    |    0    |    10   |
|          |           empty_34_fu_681           |    0    |    0    |    10   |
|----------|-------------------------------------|---------|---------|---------|
|    xor   |           xor_ln122_fu_396          |    0    |    0    |    2    |
|----------|-------------------------------------|---------|---------|---------|
|    and   |           and_ln122_fu_407          |    0    |    0    |    2    |
|----------|-------------------------------------|---------|---------|---------|
|    or    |           or_ln125_fu_419           |    0    |    0    |    2    |
|----------|-------------------------------------|---------|---------|---------|
|    mul   |              grp_fu_691             |    1    |    0    |    0    |
|          |              grp_fu_708             |    1    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|
|  muladd  |              grp_fu_698             |    1    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|
|          |     select_ln24_224_read_fu_152     |    0    |    0    |    0    |
|          |     select_ln24_123_read_fu_158     |    0    |    0    |    0    |
|          |    zext_ln133_5_read_read_fu_164    |    0    |    0    |    0    |
|          |      zext_ln128_121_read_fu_170     |    0    |    0    |    0    |
|   read   |     shl_ln133_mid20_read_fu_176     |    0    |    0    |    0    |
|          |    select_ln24_4_read_read_fu_182   |    0    |    0    |    0    |
|          |      p_mid2256_read_read_fu_188     |    0    |    0    |    0    |
|          | output_feature_map_read_read_fu_194 |    0    |    0    |    0    |
|          |       shl_ln1_read_read_fu_200      |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|
| writeresp|         grp_writeresp_fu_206        |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|
|   write  |       write_ln137_write_fu_213      |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|
|          |       zext_ln133_5_cast_fu_235      |    0    |    0    |    0    |
|          |      select_ln24_4_cast_fu_239      |    0    |    0    |    0    |
|          |          zext_ln122_fu_303          |    0    |    0    |    0    |
|          |          zext_ln133_fu_312          |    0    |    0    |    0    |
|          |          zext_ln1696_fu_339         |    0    |    0    |    0    |
|          |         zext_ln122_1_fu_343         |    0    |    0    |    0    |
|          |         zext_ln133_2_fu_352         |    0    |    0    |    0    |
|          |         zext_ln1696_1_fu_440        |    0    |    0    |    0    |
|          |          zext_ln125_fu_460          |    0    |    0    |    0    |
|   zext   |         zext_ln125_1_fu_468         |    0    |    0    |    0    |
|          |          zext_ln128_fu_492          |    0    |    0    |    0    |
|          |         zext_ln125_2_fu_507         |    0    |    0    |    0    |
|          |         zext_ln1696_2_fu_533        |    0    |    0    |    0    |
|          |         zext_ln125_3_fu_543         |    0    |    0    |    0    |
|          |         zext_ln128_2_fu_567         |    0    |    0    |    0    |
|          |         zext_ln1696_3_fu_582        |    0    |    0    |    0    |
|          |         zext_ln133_1_fu_591         |    0    |    0    |    0    |
|          |         zext_ln133_3_fu_608         |    0    |    0    |    0    |
|          |         zext_ln1696_4_fu_665        |    0    |    0    |    0    |
|          |          zext_ln137_fu_687          |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|
|          |            shl_ln2_fu_476           |    0    |    0    |    0    |
|          |          shl_ln133_1_fu_484         |    0    |    0    |    0    |
|bitconcatenate|            p_shl8_fu_518            |    0    |    0    |    0    |
|          |              tmp_fu_526             |    0    |    0    |    0    |
|          |        shl_ln133_mid1_fu_551        |    0    |    0    |    0    |
|          |       shl_ln133_1_mid1_fu_559       |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|
|   trunc  |         trunc_ln1696_fu_515         |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|
|          |             tmp_s_fu_617            |    0    |    0    |    0    |
|partselect|             tmp_1_fu_627            |    0    |    0    |    0    |
|          |             tmp_2_fu_637            |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|
|   sext   |          sext_ln125_fu_661          |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|
|   Total  |                                     |    3    |   680   |   1330  |
|----------|-------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------------+--------+
|                               |   FF   |
+-------------------------------+--------+
|      add_ln122_1_reg_789      |   11   |
|       add_ln125_reg_828       |    5   |
|      add_ln133_2_reg_849      |   19   |
|      add_ln133_4_reg_854      |   64   |
|      add_ln133_7_reg_860      |   19   |
|       add_ln133_reg_843       |   64   |
|      add_ln1696_2_reg_865     |   11   |
|       and_ln122_reg_823       |    1   |
|  conv_out_buf_V_addr_reg_870  |   11   |
|  conv_out_buf_V_load_reg_889  |   15   |
|        empty_32_reg_881       |    1   |
|        empty_34_reg_885       |    1   |
|           f_reg_737           |    3   |
|        fm_addr_reg_875        |   16   |
|          i_2_reg_818          |    5   |
|           i_reg_722           |    5   |
|       icmp_ln122_reg_785      |    1   |
|       icmp_ln125_reg_799      |    1   |
|   indvar_flatten174_reg_729   |   10   |
| indvar_flatten219_load_reg_780|   11   |
|   indvar_flatten219_reg_744   |   11   |
|           j_reg_715           |    5   |
|output_feature_map_read_reg_757|   64   |
|     p_mid2256_read_reg_751    |    9   |
|      select_ln125_reg_833     |    5   |
|   select_ln24_4_cast_reg_774  |   19   |
|      shl_ln1_read_reg_763     |    6   |
|      zext_ln133_2_reg_813     |   25   |
|   zext_ln133_5_cast_reg_769   |   64   |
|       zext_ln133_reg_794      |   25   |
|     zext_ln1696_1_reg_838     |    8   |
|      zext_ln1696_reg_808      |    8   |
+-------------------------------+--------+
|             Total             |   523  |
+-------------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------|------|------|------|--------||---------||---------|
| grp_writeresp_fu_206 |  p0  |   2  |   1  |    2   |
|   grp_access_fu_229  |  p0  |   2  |  11  |   22   ||    9    |
|      grp_fu_283      |  p0  |   2  |  11  |   22   ||    9    |
|      grp_fu_289      |  p0  |   2  |  11  |   22   ||    9    |
|      grp_fu_691      |  p0  |   2  |   6  |   12   ||    9    |
|      grp_fu_698      |  p0  |   2  |   3  |    6   ||    9    |
|      grp_fu_698      |  p1  |   2  |   5  |   10   ||    9    |
|      grp_fu_708      |  p0  |   2  |   6  |   12   ||    9    |
|----------------------|------|------|------|--------||---------||---------|
|         Total        |      |      |      |   108  ||  12.704 ||    63   |
|----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    3   |    -   |   680  |  1330  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   12   |    -   |   63   |
|  Register |    -   |    -   |   523  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    3   |   12   |  1203  |  1393  |
+-----------+--------+--------+--------+--------+
