Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Mon Mar 27 14:56:14 2023
| Host         : LAPTOP-VEGFUOC6 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 103 register/latch pins with no clock driven by root clock pin: pclk (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 715 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.391       -2.732                      9                 8258        0.016        0.000                      0                 8258        3.000        0.000                       0                  2706  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                       Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                                       ------------       ----------      --------------
design_1_i/clk_wiz_0/inst/clk_in1                           {0.000 5.000}      10.000          100.000         
  clk_12MHz_design_1_clk_wiz_0_0                            {0.000 41.667}     83.333          12.000          
  clkfbout_design_1_clk_wiz_0_0                             {0.000 25.000}     50.000          20.000          
design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK    {0.000 16.666}     33.333          30.000          
design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {0.000 16.666}     33.333          30.000          
sys_clock                                                   {0.000 5.000}      10.000          100.000         
  clk_out1_design_1_microblaze_0_clk_wiz_1_0                {0.000 5.000}      10.000          100.000         
  clkfbout_design_1_microblaze_0_clk_wiz_1_0                {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
design_1_i/clk_wiz_0/inst/clk_in1                                                                                                                                                                             3.000        0.000                       0                     1  
  clk_12MHz_design_1_clk_wiz_0_0                                 76.982        0.000                      0                  212        0.189        0.000                      0                  212       41.167        0.000                       0                    85  
  clkfbout_design_1_clk_wiz_0_0                                                                                                                                                                              47.845        0.000                       0                     3  
design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK         13.110        0.000                      0                  222        0.115        0.000                      0                  222       15.686        0.000                       0                   233  
design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE       12.379        0.000                      0                   47        0.536        0.000                      0                   47       16.166        0.000                       0                    40  
sys_clock                                                                                                                                                                                                     3.000        0.000                       0                     1  
  clk_out1_design_1_microblaze_0_clk_wiz_1_0                      0.918        0.000                      0                 7769        0.016        0.000                      0                 7769        3.750        0.000                       0                  2340  
  clkfbout_design_1_microblaze_0_clk_wiz_1_0                                                                                                                                                                  7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                  To Clock                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                  --------                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_design_1_microblaze_0_clk_wiz_1_0  clk_12MHz_design_1_clk_wiz_0_0                   -0.391       -2.732                      9                   17        0.159        0.000                      0                   17  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  design_1_i/clk_wiz_0/inst/clk_in1
  To Clock:  design_1_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         design_1_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_12MHz_design_1_clk_wiz_0_0
  To Clock:  clk_12MHz_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       76.982ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.189ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       41.167ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             76.982ns  (required time - arrival time)
  Source:                 design_1_i/camera_controller_0/inst/cr/address_reg_rep/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_12MHz_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/camera_controller_0/inst/ic/data_sr_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_12MHz_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12MHz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12MHz_design_1_clk_wiz_0_0 rise@83.333ns - clk_12MHz_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.801ns  (logic 1.254ns (21.616%)  route 4.547ns (78.384%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.600ns = ( 84.933 - 83.333 ) 
    Source Clock Delay      (SCD):    1.753ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.533ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12MHz_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/microblaze_0_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2339, routed)        1.809     1.809    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    design_1_i/clk_wiz_0/inst/clk_12MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=83, routed)          1.751     1.753    design_1_i/camera_controller_0/inst/cr/clk
    RAMB18_X3Y42         RAMB18E1                                     r  design_1_i/camera_controller_0/inst/cr/address_reg_rep/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y42         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      0.882     2.635 f  design_1_i/camera_controller_0/inst/cr/address_reg_rep/DOADO[1]
                         net (fo=2, routed)           1.394     4.030    design_1_i/camera_controller_0/inst/cr/DOADO[1]
    SLICE_X82Y106        LUT4 (Prop_lut4_I0_O)        0.124     4.154 r  design_1_i/camera_controller_0/inst/cr/config_done_INST_0_i_2/O
                         net (fo=3, routed)           0.717     4.870    design_1_i/camera_controller_0/inst/cr/config_done_INST_0_i_2_n_0
    SLICE_X83Y106        LUT5 (Prop_lut5_I2_O)        0.124     4.994 r  design_1_i/camera_controller_0/inst/cr/busy_sr[0]_i_2/O
                         net (fo=5, routed)           0.859     5.854    design_1_i/camera_controller_0/inst/ic/p_1_in[0]
    SLICE_X81Y109        LUT6 (Prop_lut6_I5_O)        0.124     5.978 r  design_1_i/camera_controller_0/inst/ic/busy_sr[0]_i_1/O
                         net (fo=63, routed)          1.577     7.555    design_1_i/camera_controller_0/inst/ic/busy_sr0
    SLICE_X82Y106        FDRE                                         r  design_1_i/camera_controller_0/inst/ic/data_sr_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12MHz_design_1_clk_wiz_0_0 rise edge)
                                                     83.333    83.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    83.333 r  design_1_i/microblaze_0_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2339, routed)        1.683    85.016    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    81.322 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    83.245    design_1_i/clk_wiz_0/inst/clk_12MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    83.336 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=83, routed)          1.597    84.933    design_1_i/camera_controller_0/inst/ic/clk
    SLICE_X82Y106        FDRE                                         r  design_1_i/camera_controller_0/inst/ic/data_sr_reg[12]/C
                         clock pessimism              0.077    85.010    
                         clock uncertainty           -0.269    84.742    
    SLICE_X82Y106        FDRE (Setup_fdre_C_CE)      -0.205    84.537    design_1_i/camera_controller_0/inst/ic/data_sr_reg[12]
  -------------------------------------------------------------------
                         required time                         84.537    
                         arrival time                          -7.555    
  -------------------------------------------------------------------
                         slack                                 76.982    

Slack (MET) :             76.982ns  (required time - arrival time)
  Source:                 design_1_i/camera_controller_0/inst/cr/address_reg_rep/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_12MHz_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/camera_controller_0/inst/ic/data_sr_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by clk_12MHz_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12MHz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12MHz_design_1_clk_wiz_0_0 rise@83.333ns - clk_12MHz_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.801ns  (logic 1.254ns (21.616%)  route 4.547ns (78.384%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.600ns = ( 84.933 - 83.333 ) 
    Source Clock Delay      (SCD):    1.753ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.533ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12MHz_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/microblaze_0_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2339, routed)        1.809     1.809    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    design_1_i/clk_wiz_0/inst/clk_12MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=83, routed)          1.751     1.753    design_1_i/camera_controller_0/inst/cr/clk
    RAMB18_X3Y42         RAMB18E1                                     r  design_1_i/camera_controller_0/inst/cr/address_reg_rep/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y42         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      0.882     2.635 f  design_1_i/camera_controller_0/inst/cr/address_reg_rep/DOADO[1]
                         net (fo=2, routed)           1.394     4.030    design_1_i/camera_controller_0/inst/cr/DOADO[1]
    SLICE_X82Y106        LUT4 (Prop_lut4_I0_O)        0.124     4.154 r  design_1_i/camera_controller_0/inst/cr/config_done_INST_0_i_2/O
                         net (fo=3, routed)           0.717     4.870    design_1_i/camera_controller_0/inst/cr/config_done_INST_0_i_2_n_0
    SLICE_X83Y106        LUT5 (Prop_lut5_I2_O)        0.124     4.994 r  design_1_i/camera_controller_0/inst/cr/busy_sr[0]_i_2/O
                         net (fo=5, routed)           0.859     5.854    design_1_i/camera_controller_0/inst/ic/p_1_in[0]
    SLICE_X81Y109        LUT6 (Prop_lut6_I5_O)        0.124     5.978 r  design_1_i/camera_controller_0/inst/ic/busy_sr[0]_i_1/O
                         net (fo=63, routed)          1.577     7.555    design_1_i/camera_controller_0/inst/ic/busy_sr0
    SLICE_X82Y106        FDRE                                         r  design_1_i/camera_controller_0/inst/ic/data_sr_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12MHz_design_1_clk_wiz_0_0 rise edge)
                                                     83.333    83.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    83.333 r  design_1_i/microblaze_0_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2339, routed)        1.683    85.016    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    81.322 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    83.245    design_1_i/clk_wiz_0/inst/clk_12MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    83.336 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=83, routed)          1.597    84.933    design_1_i/camera_controller_0/inst/ic/clk
    SLICE_X82Y106        FDRE                                         r  design_1_i/camera_controller_0/inst/ic/data_sr_reg[22]/C
                         clock pessimism              0.077    85.010    
                         clock uncertainty           -0.269    84.742    
    SLICE_X82Y106        FDRE (Setup_fdre_C_CE)      -0.205    84.537    design_1_i/camera_controller_0/inst/ic/data_sr_reg[22]
  -------------------------------------------------------------------
                         required time                         84.537    
                         arrival time                          -7.555    
  -------------------------------------------------------------------
                         slack                                 76.982    

Slack (MET) :             76.982ns  (required time - arrival time)
  Source:                 design_1_i/camera_controller_0/inst/cr/address_reg_rep/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_12MHz_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/camera_controller_0/inst/ic/data_sr_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_12MHz_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12MHz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12MHz_design_1_clk_wiz_0_0 rise@83.333ns - clk_12MHz_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.801ns  (logic 1.254ns (21.616%)  route 4.547ns (78.384%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.600ns = ( 84.933 - 83.333 ) 
    Source Clock Delay      (SCD):    1.753ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.533ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12MHz_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/microblaze_0_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2339, routed)        1.809     1.809    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    design_1_i/clk_wiz_0/inst/clk_12MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=83, routed)          1.751     1.753    design_1_i/camera_controller_0/inst/cr/clk
    RAMB18_X3Y42         RAMB18E1                                     r  design_1_i/camera_controller_0/inst/cr/address_reg_rep/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y42         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      0.882     2.635 f  design_1_i/camera_controller_0/inst/cr/address_reg_rep/DOADO[1]
                         net (fo=2, routed)           1.394     4.030    design_1_i/camera_controller_0/inst/cr/DOADO[1]
    SLICE_X82Y106        LUT4 (Prop_lut4_I0_O)        0.124     4.154 r  design_1_i/camera_controller_0/inst/cr/config_done_INST_0_i_2/O
                         net (fo=3, routed)           0.717     4.870    design_1_i/camera_controller_0/inst/cr/config_done_INST_0_i_2_n_0
    SLICE_X83Y106        LUT5 (Prop_lut5_I2_O)        0.124     4.994 r  design_1_i/camera_controller_0/inst/cr/busy_sr[0]_i_2/O
                         net (fo=5, routed)           0.859     5.854    design_1_i/camera_controller_0/inst/ic/p_1_in[0]
    SLICE_X81Y109        LUT6 (Prop_lut6_I5_O)        0.124     5.978 r  design_1_i/camera_controller_0/inst/ic/busy_sr[0]_i_1/O
                         net (fo=63, routed)          1.577     7.555    design_1_i/camera_controller_0/inst/ic/busy_sr0
    SLICE_X82Y106        FDRE                                         r  design_1_i/camera_controller_0/inst/ic/data_sr_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12MHz_design_1_clk_wiz_0_0 rise edge)
                                                     83.333    83.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    83.333 r  design_1_i/microblaze_0_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2339, routed)        1.683    85.016    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    81.322 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    83.245    design_1_i/clk_wiz_0/inst/clk_12MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    83.336 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=83, routed)          1.597    84.933    design_1_i/camera_controller_0/inst/ic/clk
    SLICE_X82Y106        FDRE                                         r  design_1_i/camera_controller_0/inst/ic/data_sr_reg[5]/C
                         clock pessimism              0.077    85.010    
                         clock uncertainty           -0.269    84.742    
    SLICE_X82Y106        FDRE (Setup_fdre_C_CE)      -0.205    84.537    design_1_i/camera_controller_0/inst/ic/data_sr_reg[5]
  -------------------------------------------------------------------
                         required time                         84.537    
                         arrival time                          -7.555    
  -------------------------------------------------------------------
                         slack                                 76.982    

Slack (MET) :             76.982ns  (required time - arrival time)
  Source:                 design_1_i/camera_controller_0/inst/cr/address_reg_rep/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_12MHz_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/camera_controller_0/inst/ic/data_sr_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_12MHz_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12MHz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12MHz_design_1_clk_wiz_0_0 rise@83.333ns - clk_12MHz_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.801ns  (logic 1.254ns (21.616%)  route 4.547ns (78.384%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.600ns = ( 84.933 - 83.333 ) 
    Source Clock Delay      (SCD):    1.753ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.533ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12MHz_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/microblaze_0_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2339, routed)        1.809     1.809    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    design_1_i/clk_wiz_0/inst/clk_12MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=83, routed)          1.751     1.753    design_1_i/camera_controller_0/inst/cr/clk
    RAMB18_X3Y42         RAMB18E1                                     r  design_1_i/camera_controller_0/inst/cr/address_reg_rep/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y42         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      0.882     2.635 f  design_1_i/camera_controller_0/inst/cr/address_reg_rep/DOADO[1]
                         net (fo=2, routed)           1.394     4.030    design_1_i/camera_controller_0/inst/cr/DOADO[1]
    SLICE_X82Y106        LUT4 (Prop_lut4_I0_O)        0.124     4.154 r  design_1_i/camera_controller_0/inst/cr/config_done_INST_0_i_2/O
                         net (fo=3, routed)           0.717     4.870    design_1_i/camera_controller_0/inst/cr/config_done_INST_0_i_2_n_0
    SLICE_X83Y106        LUT5 (Prop_lut5_I2_O)        0.124     4.994 r  design_1_i/camera_controller_0/inst/cr/busy_sr[0]_i_2/O
                         net (fo=5, routed)           0.859     5.854    design_1_i/camera_controller_0/inst/ic/p_1_in[0]
    SLICE_X81Y109        LUT6 (Prop_lut6_I5_O)        0.124     5.978 r  design_1_i/camera_controller_0/inst/ic/busy_sr[0]_i_1/O
                         net (fo=63, routed)          1.577     7.555    design_1_i/camera_controller_0/inst/ic/busy_sr0
    SLICE_X82Y106        FDRE                                         r  design_1_i/camera_controller_0/inst/ic/data_sr_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12MHz_design_1_clk_wiz_0_0 rise edge)
                                                     83.333    83.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    83.333 r  design_1_i/microblaze_0_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2339, routed)        1.683    85.016    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    81.322 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    83.245    design_1_i/clk_wiz_0/inst/clk_12MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    83.336 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=83, routed)          1.597    84.933    design_1_i/camera_controller_0/inst/ic/clk
    SLICE_X82Y106        FDRE                                         r  design_1_i/camera_controller_0/inst/ic/data_sr_reg[6]/C
                         clock pessimism              0.077    85.010    
                         clock uncertainty           -0.269    84.742    
    SLICE_X82Y106        FDRE (Setup_fdre_C_CE)      -0.205    84.537    design_1_i/camera_controller_0/inst/ic/data_sr_reg[6]
  -------------------------------------------------------------------
                         required time                         84.537    
                         arrival time                          -7.555    
  -------------------------------------------------------------------
                         slack                                 76.982    

Slack (MET) :             77.010ns  (required time - arrival time)
  Source:                 design_1_i/camera_controller_0/inst/cr/address_reg_rep/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_12MHz_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/camera_controller_0/inst/ic/data_sr_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_12MHz_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12MHz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12MHz_design_1_clk_wiz_0_0 rise@83.333ns - clk_12MHz_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.809ns  (logic 1.254ns (21.587%)  route 4.555ns (78.413%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.600ns = ( 84.933 - 83.333 ) 
    Source Clock Delay      (SCD):    1.753ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.533ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12MHz_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/microblaze_0_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2339, routed)        1.809     1.809    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    design_1_i/clk_wiz_0/inst/clk_12MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=83, routed)          1.751     1.753    design_1_i/camera_controller_0/inst/cr/clk
    RAMB18_X3Y42         RAMB18E1                                     r  design_1_i/camera_controller_0/inst/cr/address_reg_rep/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y42         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      0.882     2.635 f  design_1_i/camera_controller_0/inst/cr/address_reg_rep/DOADO[1]
                         net (fo=2, routed)           1.394     4.030    design_1_i/camera_controller_0/inst/cr/DOADO[1]
    SLICE_X82Y106        LUT4 (Prop_lut4_I0_O)        0.124     4.154 r  design_1_i/camera_controller_0/inst/cr/config_done_INST_0_i_2/O
                         net (fo=3, routed)           0.717     4.870    design_1_i/camera_controller_0/inst/cr/config_done_INST_0_i_2_n_0
    SLICE_X83Y106        LUT5 (Prop_lut5_I2_O)        0.124     4.994 r  design_1_i/camera_controller_0/inst/cr/busy_sr[0]_i_2/O
                         net (fo=5, routed)           0.859     5.854    design_1_i/camera_controller_0/inst/ic/p_1_in[0]
    SLICE_X81Y109        LUT6 (Prop_lut6_I5_O)        0.124     5.978 r  design_1_i/camera_controller_0/inst/ic/busy_sr[0]_i_1/O
                         net (fo=63, routed)          1.585     7.562    design_1_i/camera_controller_0/inst/ic/busy_sr0
    SLICE_X84Y106        FDRE                                         r  design_1_i/camera_controller_0/inst/ic/data_sr_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12MHz_design_1_clk_wiz_0_0 rise edge)
                                                     83.333    83.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    83.333 r  design_1_i/microblaze_0_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2339, routed)        1.683    85.016    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    81.322 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    83.245    design_1_i/clk_wiz_0/inst/clk_12MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    83.336 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=83, routed)          1.597    84.933    design_1_i/camera_controller_0/inst/ic/clk
    SLICE_X84Y106        FDRE                                         r  design_1_i/camera_controller_0/inst/ic/data_sr_reg[13]/C
                         clock pessimism              0.077    85.010    
                         clock uncertainty           -0.269    84.742    
    SLICE_X84Y106        FDRE (Setup_fdre_C_CE)      -0.169    84.573    design_1_i/camera_controller_0/inst/ic/data_sr_reg[13]
  -------------------------------------------------------------------
                         required time                         84.573    
                         arrival time                          -7.562    
  -------------------------------------------------------------------
                         slack                                 77.010    

Slack (MET) :             77.010ns  (required time - arrival time)
  Source:                 design_1_i/camera_controller_0/inst/cr/address_reg_rep/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_12MHz_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/camera_controller_0/inst/ic/data_sr_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_12MHz_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12MHz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12MHz_design_1_clk_wiz_0_0 rise@83.333ns - clk_12MHz_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.809ns  (logic 1.254ns (21.587%)  route 4.555ns (78.413%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.600ns = ( 84.933 - 83.333 ) 
    Source Clock Delay      (SCD):    1.753ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.533ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12MHz_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/microblaze_0_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2339, routed)        1.809     1.809    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    design_1_i/clk_wiz_0/inst/clk_12MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=83, routed)          1.751     1.753    design_1_i/camera_controller_0/inst/cr/clk
    RAMB18_X3Y42         RAMB18E1                                     r  design_1_i/camera_controller_0/inst/cr/address_reg_rep/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y42         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      0.882     2.635 f  design_1_i/camera_controller_0/inst/cr/address_reg_rep/DOADO[1]
                         net (fo=2, routed)           1.394     4.030    design_1_i/camera_controller_0/inst/cr/DOADO[1]
    SLICE_X82Y106        LUT4 (Prop_lut4_I0_O)        0.124     4.154 r  design_1_i/camera_controller_0/inst/cr/config_done_INST_0_i_2/O
                         net (fo=3, routed)           0.717     4.870    design_1_i/camera_controller_0/inst/cr/config_done_INST_0_i_2_n_0
    SLICE_X83Y106        LUT5 (Prop_lut5_I2_O)        0.124     4.994 r  design_1_i/camera_controller_0/inst/cr/busy_sr[0]_i_2/O
                         net (fo=5, routed)           0.859     5.854    design_1_i/camera_controller_0/inst/ic/p_1_in[0]
    SLICE_X81Y109        LUT6 (Prop_lut6_I5_O)        0.124     5.978 r  design_1_i/camera_controller_0/inst/ic/busy_sr[0]_i_1/O
                         net (fo=63, routed)          1.585     7.562    design_1_i/camera_controller_0/inst/ic/busy_sr0
    SLICE_X84Y106        FDRE                                         r  design_1_i/camera_controller_0/inst/ic/data_sr_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12MHz_design_1_clk_wiz_0_0 rise edge)
                                                     83.333    83.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    83.333 r  design_1_i/microblaze_0_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2339, routed)        1.683    85.016    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    81.322 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    83.245    design_1_i/clk_wiz_0/inst/clk_12MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    83.336 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=83, routed)          1.597    84.933    design_1_i/camera_controller_0/inst/ic/clk
    SLICE_X84Y106        FDRE                                         r  design_1_i/camera_controller_0/inst/ic/data_sr_reg[14]/C
                         clock pessimism              0.077    85.010    
                         clock uncertainty           -0.269    84.742    
    SLICE_X84Y106        FDRE (Setup_fdre_C_CE)      -0.169    84.573    design_1_i/camera_controller_0/inst/ic/data_sr_reg[14]
  -------------------------------------------------------------------
                         required time                         84.573    
                         arrival time                          -7.562    
  -------------------------------------------------------------------
                         slack                                 77.010    

Slack (MET) :             77.010ns  (required time - arrival time)
  Source:                 design_1_i/camera_controller_0/inst/cr/address_reg_rep/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_12MHz_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/camera_controller_0/inst/ic/data_sr_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_12MHz_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12MHz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12MHz_design_1_clk_wiz_0_0 rise@83.333ns - clk_12MHz_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.809ns  (logic 1.254ns (21.587%)  route 4.555ns (78.413%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.600ns = ( 84.933 - 83.333 ) 
    Source Clock Delay      (SCD):    1.753ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.533ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12MHz_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/microblaze_0_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2339, routed)        1.809     1.809    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    design_1_i/clk_wiz_0/inst/clk_12MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=83, routed)          1.751     1.753    design_1_i/camera_controller_0/inst/cr/clk
    RAMB18_X3Y42         RAMB18E1                                     r  design_1_i/camera_controller_0/inst/cr/address_reg_rep/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y42         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      0.882     2.635 f  design_1_i/camera_controller_0/inst/cr/address_reg_rep/DOADO[1]
                         net (fo=2, routed)           1.394     4.030    design_1_i/camera_controller_0/inst/cr/DOADO[1]
    SLICE_X82Y106        LUT4 (Prop_lut4_I0_O)        0.124     4.154 r  design_1_i/camera_controller_0/inst/cr/config_done_INST_0_i_2/O
                         net (fo=3, routed)           0.717     4.870    design_1_i/camera_controller_0/inst/cr/config_done_INST_0_i_2_n_0
    SLICE_X83Y106        LUT5 (Prop_lut5_I2_O)        0.124     4.994 r  design_1_i/camera_controller_0/inst/cr/busy_sr[0]_i_2/O
                         net (fo=5, routed)           0.859     5.854    design_1_i/camera_controller_0/inst/ic/p_1_in[0]
    SLICE_X81Y109        LUT6 (Prop_lut6_I5_O)        0.124     5.978 r  design_1_i/camera_controller_0/inst/ic/busy_sr[0]_i_1/O
                         net (fo=63, routed)          1.585     7.562    design_1_i/camera_controller_0/inst/ic/busy_sr0
    SLICE_X84Y106        FDRE                                         r  design_1_i/camera_controller_0/inst/ic/data_sr_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12MHz_design_1_clk_wiz_0_0 rise edge)
                                                     83.333    83.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    83.333 r  design_1_i/microblaze_0_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2339, routed)        1.683    85.016    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    81.322 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    83.245    design_1_i/clk_wiz_0/inst/clk_12MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    83.336 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=83, routed)          1.597    84.933    design_1_i/camera_controller_0/inst/ic/clk
    SLICE_X84Y106        FDRE                                         r  design_1_i/camera_controller_0/inst/ic/data_sr_reg[15]/C
                         clock pessimism              0.077    85.010    
                         clock uncertainty           -0.269    84.742    
    SLICE_X84Y106        FDRE (Setup_fdre_C_CE)      -0.169    84.573    design_1_i/camera_controller_0/inst/ic/data_sr_reg[15]
  -------------------------------------------------------------------
                         required time                         84.573    
                         arrival time                          -7.562    
  -------------------------------------------------------------------
                         slack                                 77.010    

Slack (MET) :             77.010ns  (required time - arrival time)
  Source:                 design_1_i/camera_controller_0/inst/cr/address_reg_rep/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_12MHz_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/camera_controller_0/inst/ic/data_sr_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk_12MHz_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12MHz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12MHz_design_1_clk_wiz_0_0 rise@83.333ns - clk_12MHz_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.809ns  (logic 1.254ns (21.587%)  route 4.555ns (78.413%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.600ns = ( 84.933 - 83.333 ) 
    Source Clock Delay      (SCD):    1.753ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.533ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12MHz_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/microblaze_0_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2339, routed)        1.809     1.809    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    design_1_i/clk_wiz_0/inst/clk_12MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=83, routed)          1.751     1.753    design_1_i/camera_controller_0/inst/cr/clk
    RAMB18_X3Y42         RAMB18E1                                     r  design_1_i/camera_controller_0/inst/cr/address_reg_rep/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y42         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      0.882     2.635 f  design_1_i/camera_controller_0/inst/cr/address_reg_rep/DOADO[1]
                         net (fo=2, routed)           1.394     4.030    design_1_i/camera_controller_0/inst/cr/DOADO[1]
    SLICE_X82Y106        LUT4 (Prop_lut4_I0_O)        0.124     4.154 r  design_1_i/camera_controller_0/inst/cr/config_done_INST_0_i_2/O
                         net (fo=3, routed)           0.717     4.870    design_1_i/camera_controller_0/inst/cr/config_done_INST_0_i_2_n_0
    SLICE_X83Y106        LUT5 (Prop_lut5_I2_O)        0.124     4.994 r  design_1_i/camera_controller_0/inst/cr/busy_sr[0]_i_2/O
                         net (fo=5, routed)           0.859     5.854    design_1_i/camera_controller_0/inst/ic/p_1_in[0]
    SLICE_X81Y109        LUT6 (Prop_lut6_I5_O)        0.124     5.978 r  design_1_i/camera_controller_0/inst/ic/busy_sr[0]_i_1/O
                         net (fo=63, routed)          1.585     7.562    design_1_i/camera_controller_0/inst/ic/busy_sr0
    SLICE_X84Y106        FDRE                                         r  design_1_i/camera_controller_0/inst/ic/data_sr_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12MHz_design_1_clk_wiz_0_0 rise edge)
                                                     83.333    83.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    83.333 r  design_1_i/microblaze_0_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2339, routed)        1.683    85.016    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    81.322 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    83.245    design_1_i/clk_wiz_0/inst/clk_12MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    83.336 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=83, routed)          1.597    84.933    design_1_i/camera_controller_0/inst/ic/clk
    SLICE_X84Y106        FDRE                                         r  design_1_i/camera_controller_0/inst/ic/data_sr_reg[16]/C
                         clock pessimism              0.077    85.010    
                         clock uncertainty           -0.269    84.742    
    SLICE_X84Y106        FDRE (Setup_fdre_C_CE)      -0.169    84.573    design_1_i/camera_controller_0/inst/ic/data_sr_reg[16]
  -------------------------------------------------------------------
                         required time                         84.573    
                         arrival time                          -7.562    
  -------------------------------------------------------------------
                         slack                                 77.010    

Slack (MET) :             77.010ns  (required time - arrival time)
  Source:                 design_1_i/camera_controller_0/inst/cr/address_reg_rep/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_12MHz_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/camera_controller_0/inst/ic/data_sr_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by clk_12MHz_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12MHz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12MHz_design_1_clk_wiz_0_0 rise@83.333ns - clk_12MHz_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.809ns  (logic 1.254ns (21.587%)  route 4.555ns (78.413%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.600ns = ( 84.933 - 83.333 ) 
    Source Clock Delay      (SCD):    1.753ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.533ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12MHz_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/microblaze_0_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2339, routed)        1.809     1.809    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    design_1_i/clk_wiz_0/inst/clk_12MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=83, routed)          1.751     1.753    design_1_i/camera_controller_0/inst/cr/clk
    RAMB18_X3Y42         RAMB18E1                                     r  design_1_i/camera_controller_0/inst/cr/address_reg_rep/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y42         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      0.882     2.635 f  design_1_i/camera_controller_0/inst/cr/address_reg_rep/DOADO[1]
                         net (fo=2, routed)           1.394     4.030    design_1_i/camera_controller_0/inst/cr/DOADO[1]
    SLICE_X82Y106        LUT4 (Prop_lut4_I0_O)        0.124     4.154 r  design_1_i/camera_controller_0/inst/cr/config_done_INST_0_i_2/O
                         net (fo=3, routed)           0.717     4.870    design_1_i/camera_controller_0/inst/cr/config_done_INST_0_i_2_n_0
    SLICE_X83Y106        LUT5 (Prop_lut5_I2_O)        0.124     4.994 r  design_1_i/camera_controller_0/inst/cr/busy_sr[0]_i_2/O
                         net (fo=5, routed)           0.859     5.854    design_1_i/camera_controller_0/inst/ic/p_1_in[0]
    SLICE_X81Y109        LUT6 (Prop_lut6_I5_O)        0.124     5.978 r  design_1_i/camera_controller_0/inst/ic/busy_sr[0]_i_1/O
                         net (fo=63, routed)          1.585     7.562    design_1_i/camera_controller_0/inst/ic/busy_sr0
    SLICE_X84Y106        FDRE                                         r  design_1_i/camera_controller_0/inst/ic/data_sr_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12MHz_design_1_clk_wiz_0_0 rise edge)
                                                     83.333    83.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    83.333 r  design_1_i/microblaze_0_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2339, routed)        1.683    85.016    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    81.322 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    83.245    design_1_i/clk_wiz_0/inst/clk_12MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    83.336 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=83, routed)          1.597    84.933    design_1_i/camera_controller_0/inst/ic/clk
    SLICE_X84Y106        FDRE                                         r  design_1_i/camera_controller_0/inst/ic/data_sr_reg[19]/C
                         clock pessimism              0.077    85.010    
                         clock uncertainty           -0.269    84.742    
    SLICE_X84Y106        FDRE (Setup_fdre_C_CE)      -0.169    84.573    design_1_i/camera_controller_0/inst/ic/data_sr_reg[19]
  -------------------------------------------------------------------
                         required time                         84.573    
                         arrival time                          -7.562    
  -------------------------------------------------------------------
                         slack                                 77.010    

Slack (MET) :             77.010ns  (required time - arrival time)
  Source:                 design_1_i/camera_controller_0/inst/cr/address_reg_rep/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_12MHz_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/camera_controller_0/inst/ic/data_sr_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_12MHz_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12MHz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12MHz_design_1_clk_wiz_0_0 rise@83.333ns - clk_12MHz_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.809ns  (logic 1.254ns (21.587%)  route 4.555ns (78.413%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.600ns = ( 84.933 - 83.333 ) 
    Source Clock Delay      (SCD):    1.753ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.533ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12MHz_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/microblaze_0_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2339, routed)        1.809     1.809    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    design_1_i/clk_wiz_0/inst/clk_12MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=83, routed)          1.751     1.753    design_1_i/camera_controller_0/inst/cr/clk
    RAMB18_X3Y42         RAMB18E1                                     r  design_1_i/camera_controller_0/inst/cr/address_reg_rep/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y42         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      0.882     2.635 f  design_1_i/camera_controller_0/inst/cr/address_reg_rep/DOADO[1]
                         net (fo=2, routed)           1.394     4.030    design_1_i/camera_controller_0/inst/cr/DOADO[1]
    SLICE_X82Y106        LUT4 (Prop_lut4_I0_O)        0.124     4.154 r  design_1_i/camera_controller_0/inst/cr/config_done_INST_0_i_2/O
                         net (fo=3, routed)           0.717     4.870    design_1_i/camera_controller_0/inst/cr/config_done_INST_0_i_2_n_0
    SLICE_X83Y106        LUT5 (Prop_lut5_I2_O)        0.124     4.994 r  design_1_i/camera_controller_0/inst/cr/busy_sr[0]_i_2/O
                         net (fo=5, routed)           0.859     5.854    design_1_i/camera_controller_0/inst/ic/p_1_in[0]
    SLICE_X81Y109        LUT6 (Prop_lut6_I5_O)        0.124     5.978 r  design_1_i/camera_controller_0/inst/ic/busy_sr[0]_i_1/O
                         net (fo=63, routed)          1.585     7.562    design_1_i/camera_controller_0/inst/ic/busy_sr0
    SLICE_X84Y106        FDRE                                         r  design_1_i/camera_controller_0/inst/ic/data_sr_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12MHz_design_1_clk_wiz_0_0 rise edge)
                                                     83.333    83.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    83.333 r  design_1_i/microblaze_0_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2339, routed)        1.683    85.016    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    81.322 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    83.245    design_1_i/clk_wiz_0/inst/clk_12MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    83.336 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=83, routed)          1.597    84.933    design_1_i/camera_controller_0/inst/ic/clk
    SLICE_X84Y106        FDRE                                         r  design_1_i/camera_controller_0/inst/ic/data_sr_reg[3]/C
                         clock pessimism              0.077    85.010    
                         clock uncertainty           -0.269    84.742    
    SLICE_X84Y106        FDRE (Setup_fdre_C_CE)      -0.169    84.573    design_1_i/camera_controller_0/inst/ic/data_sr_reg[3]
  -------------------------------------------------------------------
                         required time                         84.573    
                         arrival time                          -7.562    
  -------------------------------------------------------------------
                         slack                                 77.010    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 design_1_i/camera_controller_0/inst/ic/data_sr_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_12MHz_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/camera_controller_0/inst/ic/data_sr_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_12MHz_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12MHz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12MHz_design_1_clk_wiz_0_0 rise@0.000ns - clk_12MHz_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.176%)  route 0.110ns (43.824%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.875ns
    Source Clock Delay      (SCD):    0.604ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12MHz_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/microblaze_0_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2339, routed)        0.624     0.624    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    design_1_i/clk_wiz_0/inst/clk_12MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=83, routed)          0.602     0.604    design_1_i/camera_controller_0/inst/ic/clk
    SLICE_X82Y106        FDRE                                         r  design_1_i/camera_controller_0/inst/ic/data_sr_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y106        FDRE (Prop_fdre_C_Q)         0.141     0.745 r  design_1_i/camera_controller_0/inst/ic/data_sr_reg[22]/Q
                         net (fo=1, routed)           0.110     0.855    design_1_i/camera_controller_0/inst/ic/data_sr_reg_n_0_[22]
    SLICE_X83Y107        FDRE                                         r  design_1_i/camera_controller_0/inst/ic/data_sr_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12MHz_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/microblaze_0_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2339, routed)        0.898     0.898    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    design_1_i/clk_wiz_0/inst/clk_12MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=83, routed)          0.872     0.874    design_1_i/camera_controller_0/inst/ic/clk
    SLICE_X83Y107        FDRE                                         r  design_1_i/camera_controller_0/inst/ic/data_sr_reg[23]/C
                         clock pessimism             -0.256     0.619    
    SLICE_X83Y107        FDRE (Hold_fdre_C_D)         0.047     0.666    design_1_i/camera_controller_0/inst/ic/data_sr_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.666    
                         arrival time                           0.855    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 design_1_i/camera_controller_0/inst/ic/data_sr_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_12MHz_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/camera_controller_0/inst/ic/data_sr_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_12MHz_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12MHz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12MHz_design_1_clk_wiz_0_0 rise@0.000ns - clk_12MHz_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.128ns (55.079%)  route 0.104ns (44.921%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.875ns
    Source Clock Delay      (SCD):    0.603ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12MHz_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/microblaze_0_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2339, routed)        0.624     0.624    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    design_1_i/clk_wiz_0/inst/clk_12MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=83, routed)          0.601     0.603    design_1_i/camera_controller_0/inst/ic/clk
    SLICE_X83Y107        FDRE                                         r  design_1_i/camera_controller_0/inst/ic/data_sr_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y107        FDRE (Prop_fdre_C_Q)         0.128     0.731 r  design_1_i/camera_controller_0/inst/ic/data_sr_reg[28]/Q
                         net (fo=1, routed)           0.104     0.835    design_1_i/camera_controller_0/inst/ic/data_sr_reg_n_0_[28]
    SLICE_X85Y107        FDRE                                         r  design_1_i/camera_controller_0/inst/ic/data_sr_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12MHz_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/microblaze_0_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2339, routed)        0.898     0.898    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    design_1_i/clk_wiz_0/inst/clk_12MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=83, routed)          0.872     0.874    design_1_i/camera_controller_0/inst/ic/clk
    SLICE_X85Y107        FDRE                                         r  design_1_i/camera_controller_0/inst/ic/data_sr_reg[29]/C
                         clock pessimism             -0.256     0.619    
    SLICE_X85Y107        FDRE (Hold_fdre_C_D)         0.017     0.636    design_1_i/camera_controller_0/inst/ic/data_sr_reg[29]
  -------------------------------------------------------------------
                         required time                         -0.636    
                         arrival time                           0.835    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 design_1_i/camera_controller_0/inst/ic/data_sr_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_12MHz_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/camera_controller_0/inst/ic/data_sr_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_12MHz_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12MHz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12MHz_design_1_clk_wiz_0_0 rise@0.000ns - clk_12MHz_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.186ns (55.660%)  route 0.148ns (44.340%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.875ns
    Source Clock Delay      (SCD):    0.603ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12MHz_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/microblaze_0_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2339, routed)        0.624     0.624    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    design_1_i/clk_wiz_0/inst/clk_12MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=83, routed)          0.601     0.603    design_1_i/camera_controller_0/inst/ic/clk
    SLICE_X85Y107        FDRE                                         r  design_1_i/camera_controller_0/inst/ic/data_sr_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y107        FDRE (Prop_fdre_C_Q)         0.141     0.744 r  design_1_i/camera_controller_0/inst/ic/data_sr_reg[30]/Q
                         net (fo=1, routed)           0.148     0.892    design_1_i/camera_controller_0/inst/ic/data_sr_reg_n_0_[30]
    SLICE_X84Y107        LUT2 (Prop_lut2_I0_O)        0.045     0.937 r  design_1_i/camera_controller_0/inst/ic/data_sr[31]_i_1/O
                         net (fo=1, routed)           0.000     0.937    design_1_i/camera_controller_0/inst/ic/data_sr[31]_i_1_n_0
    SLICE_X84Y107        FDRE                                         r  design_1_i/camera_controller_0/inst/ic/data_sr_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12MHz_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/microblaze_0_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2339, routed)        0.898     0.898    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    design_1_i/clk_wiz_0/inst/clk_12MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=83, routed)          0.872     0.874    design_1_i/camera_controller_0/inst/ic/clk
    SLICE_X84Y107        FDRE                                         r  design_1_i/camera_controller_0/inst/ic/data_sr_reg[31]/C
                         clock pessimism             -0.259     0.616    
    SLICE_X84Y107        FDRE (Hold_fdre_C_D)         0.121     0.737    design_1_i/camera_controller_0/inst/ic/data_sr_reg[31]
  -------------------------------------------------------------------
                         required time                         -0.737    
                         arrival time                           0.937    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 design_1_i/camera_controller_0/inst/ic/data_sr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_12MHz_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/camera_controller_0/inst/ic/data_sr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_12MHz_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12MHz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12MHz_design_1_clk_wiz_0_0 rise@0.000ns - clk_12MHz_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.875ns
    Source Clock Delay      (SCD):    0.603ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12MHz_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/microblaze_0_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2339, routed)        0.624     0.624    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    design_1_i/clk_wiz_0/inst/clk_12MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=83, routed)          0.601     0.603    design_1_i/camera_controller_0/inst/ic/clk
    SLICE_X84Y107        FDRE                                         r  design_1_i/camera_controller_0/inst/ic/data_sr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y107        FDRE (Prop_fdre_C_Q)         0.164     0.767 r  design_1_i/camera_controller_0/inst/ic/data_sr_reg[1]/Q
                         net (fo=1, routed)           0.116     0.883    design_1_i/camera_controller_0/inst/ic/data_sr_reg_n_0_[1]
    SLICE_X85Y107        FDRE                                         r  design_1_i/camera_controller_0/inst/ic/data_sr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12MHz_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/microblaze_0_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2339, routed)        0.898     0.898    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    design_1_i/clk_wiz_0/inst/clk_12MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=83, routed)          0.872     0.874    design_1_i/camera_controller_0/inst/ic/clk
    SLICE_X85Y107        FDRE                                         r  design_1_i/camera_controller_0/inst/ic/data_sr_reg[2]/C
                         clock pessimism             -0.259     0.616    
    SLICE_X85Y107        FDRE (Hold_fdre_C_D)         0.066     0.682    design_1_i/camera_controller_0/inst/ic/data_sr_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.682    
                         arrival time                           0.883    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 design_1_i/camera_controller_0/inst/ic/busy_sr_reg[27]/C
                            (rising edge-triggered cell FDSE clocked by clk_12MHz_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/camera_controller_0/inst/ic/busy_sr_reg[28]/D
                            (rising edge-triggered cell FDSE clocked by clk_12MHz_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12MHz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12MHz_design_1_clk_wiz_0_0 rise@0.000ns - clk_12MHz_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.249ns (72.541%)  route 0.094ns (27.459%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.868ns
    Source Clock Delay      (SCD):    0.597ns
    Clock Pessimism Removal (CPR):    0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12MHz_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/microblaze_0_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2339, routed)        0.624     0.624    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    design_1_i/clk_wiz_0/inst/clk_12MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=83, routed)          0.595     0.597    design_1_i/camera_controller_0/inst/ic/clk
    SLICE_X78Y108        FDSE                                         r  design_1_i/camera_controller_0/inst/ic/busy_sr_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y108        FDSE (Prop_fdse_C_Q)         0.148     0.745 r  design_1_i/camera_controller_0/inst/ic/busy_sr_reg[27]/Q
                         net (fo=1, routed)           0.094     0.839    design_1_i/camera_controller_0/inst/ic/busy_sr_reg_n_0_[27]
    SLICE_X78Y108        LUT2 (Prop_lut2_I0_O)        0.101     0.940 r  design_1_i/camera_controller_0/inst/ic/busy_sr[28]_i_1/O
                         net (fo=1, routed)           0.000     0.940    design_1_i/camera_controller_0/inst/ic/busy_sr[28]_i_1_n_0
    SLICE_X78Y108        FDSE                                         r  design_1_i/camera_controller_0/inst/ic/busy_sr_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12MHz_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/microblaze_0_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2339, routed)        0.898     0.898    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    design_1_i/clk_wiz_0/inst/clk_12MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=83, routed)          0.866     0.868    design_1_i/camera_controller_0/inst/ic/clk
    SLICE_X78Y108        FDSE                                         r  design_1_i/camera_controller_0/inst/ic/busy_sr_reg[28]/C
                         clock pessimism             -0.272     0.597    
    SLICE_X78Y108        FDSE (Hold_fdse_C_D)         0.131     0.728    design_1_i/camera_controller_0/inst/ic/busy_sr_reg[28]
  -------------------------------------------------------------------
                         required time                         -0.728    
                         arrival time                           0.940    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 design_1_i/camera_controller_0/inst/cr/address_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_12MHz_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/camera_controller_0/inst/cr/address_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_12MHz_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12MHz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12MHz_design_1_clk_wiz_0_0 rise@0.000ns - clk_12MHz_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.209ns (62.414%)  route 0.126ns (37.586%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.871ns
    Source Clock Delay      (SCD):    0.600ns
    Clock Pessimism Removal (CPR):    0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12MHz_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/microblaze_0_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2339, routed)        0.624     0.624    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    design_1_i/clk_wiz_0/inst/clk_12MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=83, routed)          0.598     0.600    design_1_i/camera_controller_0/inst/cr/clk
    SLICE_X80Y105        FDRE                                         r  design_1_i/camera_controller_0/inst/cr/address_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y105        FDRE (Prop_fdre_C_Q)         0.164     0.764 r  design_1_i/camera_controller_0/inst/cr/address_reg[5]/Q
                         net (fo=2, routed)           0.126     0.890    design_1_i/camera_controller_0/inst/cr/address_reg__0[5]
    SLICE_X80Y105        LUT6 (Prop_lut6_I5_O)        0.045     0.935 r  design_1_i/camera_controller_0/inst/cr/address[5]_i_1/O
                         net (fo=2, routed)           0.000     0.935    design_1_i/camera_controller_0/inst/cr/address[5]_i_1_n_0
    SLICE_X80Y105        FDRE                                         r  design_1_i/camera_controller_0/inst/cr/address_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12MHz_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/microblaze_0_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2339, routed)        0.898     0.898    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    design_1_i/clk_wiz_0/inst/clk_12MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=83, routed)          0.869     0.871    design_1_i/camera_controller_0/inst/cr/clk
    SLICE_X80Y105        FDRE                                         r  design_1_i/camera_controller_0/inst/cr/address_reg[5]/C
                         clock pessimism             -0.272     0.600    
    SLICE_X80Y105        FDRE (Hold_fdre_C_D)         0.121     0.721    design_1_i/camera_controller_0/inst/cr/address_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.721    
                         arrival time                           0.935    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 design_1_i/camera_controller_0/inst/ic/data_sr_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_12MHz_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/camera_controller_0/inst/ic/data_sr_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_12MHz_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12MHz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12MHz_design_1_clk_wiz_0_0 rise@0.000ns - clk_12MHz_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.419%)  route 0.176ns (55.582%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.875ns
    Source Clock Delay      (SCD):    0.603ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12MHz_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/microblaze_0_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2339, routed)        0.624     0.624    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    design_1_i/clk_wiz_0/inst/clk_12MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=83, routed)          0.601     0.603    design_1_i/camera_controller_0/inst/ic/clk
    SLICE_X83Y108        FDRE                                         r  design_1_i/camera_controller_0/inst/ic/data_sr_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y108        FDRE (Prop_fdre_C_Q)         0.141     0.744 r  design_1_i/camera_controller_0/inst/ic/data_sr_reg[27]/Q
                         net (fo=1, routed)           0.176     0.920    design_1_i/camera_controller_0/inst/ic/data_sr_reg_n_0_[27]
    SLICE_X83Y107        FDRE                                         r  design_1_i/camera_controller_0/inst/ic/data_sr_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12MHz_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/microblaze_0_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2339, routed)        0.898     0.898    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    design_1_i/clk_wiz_0/inst/clk_12MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=83, routed)          0.872     0.874    design_1_i/camera_controller_0/inst/ic/clk
    SLICE_X83Y107        FDRE                                         r  design_1_i/camera_controller_0/inst/ic/data_sr_reg[28]/C
                         clock pessimism             -0.256     0.619    
    SLICE_X83Y107        FDRE (Hold_fdre_C_D)         0.078     0.697    design_1_i/camera_controller_0/inst/ic/data_sr_reg[28]
  -------------------------------------------------------------------
                         required time                         -0.697    
                         arrival time                           0.920    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 design_1_i/camera_controller_0/inst/ic/data_sr_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_12MHz_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/camera_controller_0/inst/ic/data_sr_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_12MHz_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12MHz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12MHz_design_1_clk_wiz_0_0 rise@0.000ns - clk_12MHz_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.128ns (51.710%)  route 0.120ns (48.290%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.875ns
    Source Clock Delay      (SCD):    0.603ns
    Clock Pessimism Removal (CPR):    0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12MHz_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/microblaze_0_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2339, routed)        0.624     0.624    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    design_1_i/clk_wiz_0/inst/clk_12MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=83, routed)          0.601     0.603    design_1_i/camera_controller_0/inst/ic/clk
    SLICE_X83Y107        FDRE                                         r  design_1_i/camera_controller_0/inst/ic/data_sr_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y107        FDRE (Prop_fdre_C_Q)         0.128     0.731 r  design_1_i/camera_controller_0/inst/ic/data_sr_reg[25]/Q
                         net (fo=1, routed)           0.120     0.850    design_1_i/camera_controller_0/inst/ic/data_sr_reg_n_0_[25]
    SLICE_X83Y107        FDRE                                         r  design_1_i/camera_controller_0/inst/ic/data_sr_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12MHz_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/microblaze_0_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2339, routed)        0.898     0.898    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    design_1_i/clk_wiz_0/inst/clk_12MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=83, routed)          0.872     0.874    design_1_i/camera_controller_0/inst/ic/clk
    SLICE_X83Y107        FDRE                                         r  design_1_i/camera_controller_0/inst/ic/data_sr_reg[26]/C
                         clock pessimism             -0.272     0.603    
    SLICE_X83Y107        FDRE (Hold_fdre_C_D)         0.023     0.626    design_1_i/camera_controller_0/inst/ic/data_sr_reg[26]
  -------------------------------------------------------------------
                         required time                         -0.626    
                         arrival time                           0.850    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 design_1_i/camera_controller_0/inst/ic/busy_sr_reg[10]/C
                            (rising edge-triggered cell FDSE clocked by clk_12MHz_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/camera_controller_0/inst/ic/busy_sr_reg[11]/D
                            (rising edge-triggered cell FDSE clocked by clk_12MHz_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12MHz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12MHz_design_1_clk_wiz_0_0 rise@0.000ns - clk_12MHz_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.209ns (57.888%)  route 0.152ns (42.112%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.868ns
    Source Clock Delay      (SCD):    0.597ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12MHz_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/microblaze_0_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2339, routed)        0.624     0.624    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    design_1_i/clk_wiz_0/inst/clk_12MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=83, routed)          0.595     0.597    design_1_i/camera_controller_0/inst/ic/clk
    SLICE_X78Y107        FDSE                                         r  design_1_i/camera_controller_0/inst/ic/busy_sr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y107        FDSE (Prop_fdse_C_Q)         0.164     0.761 r  design_1_i/camera_controller_0/inst/ic/busy_sr_reg[10]/Q
                         net (fo=2, routed)           0.152     0.913    design_1_i/camera_controller_0/inst/ic/busy_sr_reg_n_0_[10]
    SLICE_X78Y108        LUT2 (Prop_lut2_I0_O)        0.045     0.958 r  design_1_i/camera_controller_0/inst/ic/busy_sr[11]_i_1/O
                         net (fo=1, routed)           0.000     0.958    design_1_i/camera_controller_0/inst/ic/busy_sr[11]_i_1_n_0
    SLICE_X78Y108        FDSE                                         r  design_1_i/camera_controller_0/inst/ic/busy_sr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12MHz_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/microblaze_0_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2339, routed)        0.898     0.898    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    design_1_i/clk_wiz_0/inst/clk_12MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=83, routed)          0.866     0.868    design_1_i/camera_controller_0/inst/ic/clk
    SLICE_X78Y108        FDSE                                         r  design_1_i/camera_controller_0/inst/ic/busy_sr_reg[11]/C
                         clock pessimism             -0.256     0.613    
    SLICE_X78Y108        FDSE (Hold_fdse_C_D)         0.120     0.733    design_1_i/camera_controller_0/inst/ic/busy_sr_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.733    
                         arrival time                           0.958    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 design_1_i/camera_controller_0/inst/ic/divider_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_12MHz_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/camera_controller_0/inst/ic/divider_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_12MHz_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12MHz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12MHz_design_1_clk_wiz_0_0 rise@0.000ns - clk_12MHz_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.164%)  route 0.134ns (41.836%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.870ns
    Source Clock Delay      (SCD):    0.599ns
    Clock Pessimism Removal (CPR):    0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12MHz_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/microblaze_0_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2339, routed)        0.624     0.624    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    design_1_i/clk_wiz_0/inst/clk_12MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=83, routed)          0.597     0.599    design_1_i/camera_controller_0/inst/ic/clk
    SLICE_X81Y108        FDRE                                         r  design_1_i/camera_controller_0/inst/ic/divider_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y108        FDRE (Prop_fdre_C_Q)         0.141     0.740 r  design_1_i/camera_controller_0/inst/ic/divider_reg[6]/Q
                         net (fo=7, routed)           0.134     0.873    design_1_i/camera_controller_0/inst/ic/p_0_in__0[0]
    SLICE_X81Y108        LUT2 (Prop_lut2_I1_O)        0.045     0.918 r  design_1_i/camera_controller_0/inst/ic/divider[6]_i_1/O
                         net (fo=1, routed)           0.000     0.918    design_1_i/camera_controller_0/inst/ic/p_0_in__0__0[6]
    SLICE_X81Y108        FDRE                                         r  design_1_i/camera_controller_0/inst/ic/divider_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12MHz_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/microblaze_0_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2339, routed)        0.898     0.898    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    design_1_i/clk_wiz_0/inst/clk_12MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=83, routed)          0.868     0.870    design_1_i/camera_controller_0/inst/ic/clk
    SLICE_X81Y108        FDRE                                         r  design_1_i/camera_controller_0/inst/ic/divider_reg[6]/C
                         clock pessimism             -0.272     0.599    
    SLICE_X81Y108        FDRE (Hold_fdre_C_D)         0.092     0.691    design_1_i/camera_controller_0/inst/ic/divider_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.691    
                         arrival time                           0.918    
  -------------------------------------------------------------------
                         slack                                  0.228    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_12MHz_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         83.333      80.757     RAMB18_X3Y42     design_1_i/camera_controller_0/inst/cr/address_reg_rep/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         83.333      81.178     BUFGCTRL_X0Y2    design_1_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         83.333      82.333     SLICE_X81Y104    design_1_i/camera_controller_0/inst/cr/address_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         83.333      82.333     SLICE_X81Y104    design_1_i/camera_controller_0/inst/cr/address_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         83.333      82.333     SLICE_X81Y104    design_1_i/camera_controller_0/inst/cr/address_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         83.333      82.333     SLICE_X80Y105    design_1_i/camera_controller_0/inst/cr/address_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         83.333      82.333     SLICE_X80Y105    design_1_i/camera_controller_0/inst/cr/address_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         83.333      82.333     SLICE_X80Y105    design_1_i/camera_controller_0/inst/cr/address_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         83.333      82.333     SLICE_X82Y105    design_1_i/camera_controller_0/inst/cr/address_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       83.333      130.027    MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X84Y107    design_1_i/camera_controller_0/inst/ic/data_sr_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X84Y107    design_1_i/camera_controller_0/inst/ic/data_sr_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X83Y107    design_1_i/camera_controller_0/inst/ic/data_sr_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X83Y107    design_1_i/camera_controller_0/inst/ic/data_sr_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X84Y107    design_1_i/camera_controller_0/inst/ic/data_sr_reg[17]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X84Y107    design_1_i/camera_controller_0/inst/ic/data_sr_reg[17]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X84Y107    design_1_i/camera_controller_0/inst/ic/data_sr_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X84Y107    design_1_i/camera_controller_0/inst/ic/data_sr_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X83Y107    design_1_i/camera_controller_0/inst/ic/data_sr_reg[20]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X83Y107    design_1_i/camera_controller_0/inst/ic/data_sr_reg[20]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X81Y104    design_1_i/camera_controller_0/inst/cr/address_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X81Y104    design_1_i/camera_controller_0/inst/cr/address_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X81Y104    design_1_i/camera_controller_0/inst/cr/address_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X81Y104    design_1_i/camera_controller_0/inst/cr/address_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X81Y104    design_1_i/camera_controller_0/inst/cr/address_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X81Y104    design_1_i/camera_controller_0/inst/cr/address_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X80Y105    design_1_i/camera_controller_0/inst/cr/address_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X80Y105    design_1_i/camera_controller_0/inst/cr/address_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X80Y105    design_1_i/camera_controller_0/inst/cr/address_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X80Y105    design_1_i/camera_controller_0/inst/cr/address_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  clkfbout_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y3    design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  To Clock:  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK

Setup :            0  Failing Endpoints,  Worst Slack       13.110ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.115ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.686ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.110ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        3.228ns  (logic 0.733ns (22.706%)  route 2.495ns (77.294%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.384ns = ( 36.717 - 33.333 ) 
    Source Clock Delay      (SCD):    3.810ns = ( 20.477 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.382ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.085    18.752    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.848 f  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.629    20.477    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X28Y101        FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y101        FDRE (Prop_fdre_C_Q)         0.459    20.936 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.955    21.890    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X28Y102        LUT6 (Prop_lut6_I0_O)        0.124    22.014 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           1.158    23.173    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X34Y102        LUT5 (Prop_lut5_I4_O)        0.150    23.323 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[3]_i_1/O
                         net (fo=1, routed)           0.382    23.705    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[3]
    SLICE_X34Y102        FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.786    35.119    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.210 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.507    36.717    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X34Y102        FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/C
                         clock pessimism              0.382    37.099    
                         clock uncertainty           -0.035    37.064    
    SLICE_X34Y102        FDCE (Setup_fdce_C_D)       -0.249    36.815    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]
  -------------------------------------------------------------------
                         required time                         36.815    
                         arrival time                         -23.705    
  -------------------------------------------------------------------
                         slack                                 13.110    

Slack (MET) :             13.158ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        3.174ns  (logic 0.735ns (23.157%)  route 2.439ns (76.843%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.384ns = ( 36.717 - 33.333 ) 
    Source Clock Delay      (SCD):    3.810ns = ( 20.477 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.382ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.085    18.752    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.848 f  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.629    20.477    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X28Y101        FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y101        FDRE (Prop_fdre_C_Q)         0.459    20.936 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.955    21.890    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X28Y102        LUT6 (Prop_lut6_I0_O)        0.124    22.014 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           1.148    23.163    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X34Y102        LUT4 (Prop_lut4_I3_O)        0.152    23.315 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[2]_i_1/O
                         net (fo=1, routed)           0.336    23.651    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[2]
    SLICE_X34Y102        FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.786    35.119    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.210 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.507    36.717    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X34Y102        FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/C
                         clock pessimism              0.382    37.099    
                         clock uncertainty           -0.035    37.064    
    SLICE_X34Y102        FDCE (Setup_fdce_C_D)       -0.255    36.809    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]
  -------------------------------------------------------------------
                         required time                         36.809    
                         arrival time                         -23.651    
  -------------------------------------------------------------------
                         slack                                 13.158    

Slack (MET) :             13.714ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/CE
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        2.690ns  (logic 0.704ns (26.174%)  route 1.986ns (73.826%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.386ns = ( 20.053 - 16.667 ) 
    Source Clock Delay      (SCD):    3.810ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.085     2.085    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.181 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.629     3.810    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X28Y100        FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y100        FDCE (Prop_fdce_C_Q)         0.456     4.266 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[0]/Q
                         net (fo=5, routed)           1.112     5.378    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_Rst_i_reg[7]
    SLICE_X29Y101        LUT6 (Prop_lut6_I3_O)        0.124     5.502 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_2/O
                         net (fo=1, routed)           0.495     5.997    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_2_n_0
    SLICE_X28Y101        LUT5 (Prop_lut5_I0_O)        0.124     6.121 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_1/O
                         net (fo=1, routed)           0.379     6.500    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/CE
    SLICE_X28Y101        FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.786    18.453    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    18.544 f  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.509    20.053    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X28Y101        FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
                         clock pessimism              0.399    20.452    
                         clock uncertainty           -0.035    20.416    
    SLICE_X28Y101        FDRE (Setup_fdre_C_CE)      -0.202    20.214    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                         20.214    
                         arrival time                          -6.500    
  -------------------------------------------------------------------
                         slack                                 13.714    

Slack (MET) :             13.845ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.822ns  (logic 0.707ns (25.050%)  route 2.115ns (74.950%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.383ns = ( 36.716 - 33.333 ) 
    Source Clock Delay      (SCD):    3.810ns = ( 20.477 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.382ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.085    18.752    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.848 f  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.629    20.477    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X28Y101        FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y101        FDRE (Prop_fdre_C_Q)         0.459    20.936 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.955    21.890    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X28Y102        LUT6 (Prop_lut6_I0_O)        0.124    22.014 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           1.161    23.175    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X34Y105        LUT6 (Prop_lut6_I5_O)        0.124    23.299 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[4]_i_1/O
                         net (fo=1, routed)           0.000    23.299    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[4]
    SLICE_X34Y105        FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.786    35.119    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.210 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.506    36.716    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X34Y105        FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/C
                         clock pessimism              0.382    37.098    
                         clock uncertainty           -0.035    37.063    
    SLICE_X34Y105        FDCE (Setup_fdce_C_D)        0.081    37.144    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]
  -------------------------------------------------------------------
                         required time                         37.144    
                         arrival time                         -23.299    
  -------------------------------------------------------------------
                         slack                                 13.845    

Slack (MET) :             13.962ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.654ns  (logic 0.707ns (26.636%)  route 1.947ns (73.364%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.384ns = ( 36.717 - 33.333 ) 
    Source Clock Delay      (SCD):    3.810ns = ( 20.477 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.382ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.085    18.752    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.848 f  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.629    20.477    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X28Y101        FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y101        FDRE (Prop_fdre_C_Q)         0.459    20.936 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.955    21.890    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X28Y102        LUT6 (Prop_lut6_I0_O)        0.124    22.014 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           0.993    23.007    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X33Y104        LUT3 (Prop_lut3_I2_O)        0.124    23.131 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[1]_i_1/O
                         net (fo=1, routed)           0.000    23.131    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[1]
    SLICE_X33Y104        FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.786    35.119    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.210 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.507    36.717    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X33Y104        FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/C
                         clock pessimism              0.382    37.099    
                         clock uncertainty           -0.035    37.064    
    SLICE_X33Y104        FDCE (Setup_fdce_C_D)        0.029    37.093    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]
  -------------------------------------------------------------------
                         required time                         37.093    
                         arrival time                         -23.131    
  -------------------------------------------------------------------
                         slack                                 13.962    

Slack (MET) :             13.980ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.682ns  (logic 0.735ns (27.402%)  route 1.947ns (72.598%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.384ns = ( 36.717 - 33.333 ) 
    Source Clock Delay      (SCD):    3.810ns = ( 20.477 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.382ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.085    18.752    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.848 f  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.629    20.477    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X28Y101        FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y101        FDRE (Prop_fdre_C_Q)         0.459    20.936 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.955    21.890    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X28Y102        LUT6 (Prop_lut6_I0_O)        0.124    22.014 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           0.993    23.007    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X33Y104        LUT3 (Prop_lut3_I2_O)        0.152    23.159 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[5]_i_1/O
                         net (fo=1, routed)           0.000    23.159    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[5]
    SLICE_X33Y104        FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.786    35.119    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.210 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.507    36.717    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X33Y104        FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/C
                         clock pessimism              0.382    37.099    
                         clock uncertainty           -0.035    37.064    
    SLICE_X33Y104        FDCE (Setup_fdce_C_D)        0.075    37.139    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]
  -------------------------------------------------------------------
                         required time                         37.139    
                         arrival time                         -23.159    
  -------------------------------------------------------------------
                         slack                                 13.980    

Slack (MET) :             14.054ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.563ns  (logic 0.707ns (27.583%)  route 1.856ns (72.417%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.383ns = ( 36.716 - 33.333 ) 
    Source Clock Delay      (SCD):    3.810ns = ( 20.477 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.382ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.085    18.752    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.848 f  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.629    20.477    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X28Y101        FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y101        FDRE (Prop_fdre_C_Q)         0.459    20.936 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.955    21.890    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X28Y102        LUT6 (Prop_lut6_I0_O)        0.124    22.014 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           0.902    22.916    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X35Y104        LUT3 (Prop_lut3_I2_O)        0.124    23.040 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[6]_i_1/O
                         net (fo=1, routed)           0.000    23.040    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[6]
    SLICE_X35Y104        FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.786    35.119    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.210 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.506    36.716    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X35Y104        FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/C
                         clock pessimism              0.382    37.098    
                         clock uncertainty           -0.035    37.063    
    SLICE_X35Y104        FDCE (Setup_fdce_C_D)        0.031    37.094    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]
  -------------------------------------------------------------------
                         required time                         37.094    
                         arrival time                         -23.040    
  -------------------------------------------------------------------
                         slack                                 14.054    

Slack (MET) :             14.069ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.592ns  (logic 0.736ns (28.393%)  route 1.856ns (71.607%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.383ns = ( 36.716 - 33.333 ) 
    Source Clock Delay      (SCD):    3.810ns = ( 20.477 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.382ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.085    18.752    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.848 f  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.629    20.477    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X28Y101        FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y101        FDRE (Prop_fdre_C_Q)         0.459    20.936 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.955    21.890    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X28Y102        LUT6 (Prop_lut6_I0_O)        0.124    22.014 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           0.902    22.916    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X35Y104        LUT4 (Prop_lut4_I3_O)        0.153    23.069 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[7]_i_1/O
                         net (fo=1, routed)           0.000    23.069    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[7]
    SLICE_X35Y104        FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.786    35.119    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.210 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.506    36.716    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X35Y104        FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/C
                         clock pessimism              0.382    37.098    
                         clock uncertainty           -0.035    37.063    
    SLICE_X35Y104        FDCE (Setup_fdce_C_D)        0.075    37.138    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]
  -------------------------------------------------------------------
                         required time                         37.138    
                         arrival time                         -23.069    
  -------------------------------------------------------------------
                         slack                                 14.069    

Slack (MET) :             14.246ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.420ns  (logic 0.707ns (29.218%)  route 1.713ns (70.782%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.384ns = ( 36.717 - 33.333 ) 
    Source Clock Delay      (SCD):    3.810ns = ( 20.477 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.382ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.085    18.752    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.848 f  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.629    20.477    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X28Y101        FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y101        FDRE (Prop_fdre_C_Q)         0.459    20.936 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.955    21.890    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X28Y102        LUT6 (Prop_lut6_I0_O)        0.124    22.014 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           0.758    22.773    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X34Y102        LUT2 (Prop_lut2_I0_O)        0.124    22.897 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[0]_i_1/O
                         net (fo=1, routed)           0.000    22.897    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[0]_i_1_n_0
    SLICE_X34Y102        FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.786    35.119    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.210 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.507    36.717    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X34Y102        FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/C
                         clock pessimism              0.382    37.099    
                         clock uncertainty           -0.035    37.064    
    SLICE_X34Y102        FDCE (Setup_fdce_C_D)        0.079    37.143    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]
  -------------------------------------------------------------------
                         required time                         37.143    
                         arrival time                         -22.897    
  -------------------------------------------------------------------
                         slack                                 14.246    

Slack (MET) :             14.638ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.997ns  (logic 0.707ns (35.409%)  route 1.290ns (64.591%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.386ns = ( 36.719 - 33.333 ) 
    Source Clock Delay      (SCD):    3.810ns = ( 20.477 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.085    18.752    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.848 f  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.629    20.477    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X28Y101        FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y101        FDRE (Prop_fdre_C_Q)         0.459    20.936 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.985    21.921    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/sync
    SLICE_X28Y103        LUT6 (Prop_lut6_I4_O)        0.124    22.045 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_3/O
                         net (fo=2, routed)           0.304    22.350    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/p_25_out__0
    SLICE_X29Y102        LUT6 (Prop_lut6_I1_O)        0.124    22.474 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_error_i_1/O
                         net (fo=1, routed)           0.000    22.474    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_31
    SLICE_X29Y102        FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.786    35.119    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.210 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.509    36.719    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X29Y102        FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/C
                         clock pessimism              0.399    37.118    
                         clock uncertainty           -0.035    37.083    
    SLICE_X29Y102        FDCE (Setup_fdce_C_D)        0.029    37.112    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg
  -------------------------------------------------------------------
                         required time                         37.112    
                         arrival time                         -22.474    
  -------------------------------------------------------------------
                         slack                                 14.638    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[30]/C
                            (rising edge-triggered cell FDPE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/D
                            (rising edge-triggered cell SRL16E clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.141ns (57.415%)  route 0.105ns (42.585%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.827ns
    Source Clock Delay      (SCD):    1.422ns
    Clock Pessimism Removal (CPR):    0.389ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.826     0.826    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.852 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.570     1.422    design_1_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X32Y98         FDPE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y98         FDPE (Prop_fdpe_C_Q)         0.141     1.563 r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[30]/Q
                         net (fo=1, routed)           0.105     1.667    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[30]
    SLICE_X30Y98         SRL16E                                       r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.957     0.957    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.986 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.841     1.827    design_1_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X30Y98         SRL16E                                       r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
                         clock pessimism             -0.389     1.438    
    SLICE_X30Y98         SRL16E (Hold_srl16e_CLK_D)
                                                      0.115     1.553    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.667    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.141ns (68.017%)  route 0.066ns (31.983%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.816ns
    Source Clock Delay      (SCD):    1.412ns
    Clock Pessimism Removal (CPR):    0.391ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.826     0.826    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.852 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.560     1.412    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X57Y109        FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y109        FDCE (Prop_fdce_C_Q)         0.141     1.553 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[3]/Q
                         net (fo=2, routed)           0.066     1.619    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[3]
    SLICE_X56Y109        FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.957     0.957    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.986 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.830     1.816    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X56Y109        FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[2]/C
                         clock pessimism             -0.391     1.425    
    SLICE_X56Y109        FDCE (Hold_fdce_C_D)         0.076     1.501    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.501    
                         arrival time                           1.619    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_1/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_2/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.164ns (72.171%)  route 0.063ns (27.829%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.827ns
    Source Clock Delay      (SCD):    1.422ns
    Clock Pessimism Removal (CPR):    0.392ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.826     0.826    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.852 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.570     1.422    design_1_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X30Y99         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y99         FDCE (Prop_fdce_C_Q)         0.164     1.586 r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_1/Q
                         net (fo=2, routed)           0.063     1.649    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_1_n_0
    SLICE_X31Y99         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_2/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.957     0.957    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.986 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.841     1.827    design_1_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X31Y99         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_2/C
                         clock pessimism             -0.392     1.435    
    SLICE_X31Y99         FDCE (Hold_fdce_C_D)         0.046     1.481    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_2
  -------------------------------------------------------------------
                         required time                         -1.481    
                         arrival time                           1.649    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_hit/sync_bits[0].sync_bit/Single_Synchronize.use_async_reset.sync_reg/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.895%)  route 0.116ns (45.105%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.823ns
    Source Clock Delay      (SCD):    1.418ns
    Clock Pessimism Removal (CPR):    0.392ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.826     0.826    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.852 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.566     1.418    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_hit/sync_bits[0].sync_bit/Dbg_Clk
    SLICE_X32Y107        FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_hit/sync_bits[0].sync_bit/Single_Synchronize.use_async_reset.sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y107        FDCE (Prop_fdce_C_Q)         0.141     1.559 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_hit/sync_bits[0].sync_bit/Single_Synchronize.use_async_reset.sync_reg/Q
                         net (fo=1, routed)           0.116     1.675    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync
    SLICE_X33Y107        FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.957     0.957    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.986 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.836     1.823    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X33Y107        FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[0]/C
                         clock pessimism             -0.392     1.431    
    SLICE_X33Y107        FDCE (Hold_fdce_C_D)         0.075     1.506    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.506    
                         arrival time                           1.675    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/C
                            (rising edge-triggered cell FDPE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/D
                            (rising edge-triggered cell SRL16E clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.778%)  route 0.119ns (48.222%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.827ns
    Source Clock Delay      (SCD):    1.422ns
    Clock Pessimism Removal (CPR):    0.392ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.826     0.826    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.852 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.570     1.422    design_1_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X31Y98         FDPE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y98         FDPE (Prop_fdpe_C_Q)         0.128     1.550 r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/Q
                         net (fo=1, routed)           0.119     1.669    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[25]
    SLICE_X30Y98         SRL16E                                       r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.957     0.957    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.986 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.841     1.827    design_1_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X30Y98         SRL16E                                       r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
                         clock pessimism             -0.392     1.435    
    SLICE_X30Y98         SRL16E (Hold_srl16e_CLK_D)
                                                      0.064     1.499    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11
  -------------------------------------------------------------------
                         required time                         -1.499    
                         arrival time                           1.669    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.186ns (67.005%)  route 0.092ns (32.995%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.827ns
    Source Clock Delay      (SCD):    1.423ns
    Clock Pessimism Removal (CPR):    0.391ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.826     0.826    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.852 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.571     1.423    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X29Y98         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y98         FDCE (Prop_fdce_C_Q)         0.141     1.564 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[6]/Q
                         net (fo=4, routed)           0.092     1.656    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_status_reg[9][6]
    SLICE_X28Y98         LUT6 (Prop_lut6_I3_O)        0.045     1.701 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_status[7]_i_1/O
                         net (fo=1, routed)           0.000     1.701    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/p_1_in[7]
    SLICE_X28Y98         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.957     0.957    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.986 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.841     1.827    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X28Y98         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[7]/C
                         clock pessimism             -0.391     1.436    
    SLICE_X28Y98         FDCE (Hold_fdce_C_D)         0.091     1.527    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.527    
                         arrival time                           1.701    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.048%)  route 0.120ns (45.952%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.816ns
    Source Clock Delay      (SCD):    1.412ns
    Clock Pessimism Removal (CPR):    0.388ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.826     0.826    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.852 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.560     1.412    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X57Y108        FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y108        FDCE (Prop_fdce_C_Q)         0.141     1.553 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[17]/Q
                         net (fo=2, routed)           0.120     1.673    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[17]
    SLICE_X57Y107        FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.957     0.957    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.986 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.830     1.816    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X57Y107        FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[16]/C
                         clock pessimism             -0.388     1.428    
    SLICE_X57Y107        FDCE (Hold_fdce_C_D)         0.070     1.498    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.498    
                         arrival time                           1.673    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.291%)  route 0.129ns (47.709%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.816ns
    Source Clock Delay      (SCD):    1.413ns
    Clock Pessimism Removal (CPR):    0.368ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.826     0.826    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.852 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.561     1.413    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X57Y105        FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y105        FDCE (Prop_fdce_C_Q)         0.141     1.554 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[11]/Q
                         net (fo=2, routed)           0.129     1.683    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[11]
    SLICE_X54Y105        FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.957     0.957    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.986 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.829     1.816    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X54Y105        FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[10]/C
                         clock pessimism             -0.368     1.448    
    SLICE_X54Y105        FDCE (Hold_fdce_C_D)         0.059     1.507    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.507    
                         arrival time                           1.683    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_9/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_10/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.148ns (72.742%)  route 0.055ns (27.258%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.827ns
    Source Clock Delay      (SCD):    1.422ns
    Clock Pessimism Removal (CPR):    0.405ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.826     0.826    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.852 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.570     1.422    design_1_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X30Y99         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y99         FDCE (Prop_fdce_C_Q)         0.148     1.570 r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_9/Q
                         net (fo=1, routed)           0.055     1.625    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_9_n_0
    SLICE_X30Y99         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_10/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.957     0.957    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.986 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.841     1.827    design_1_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X30Y99         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_10/C
                         clock pessimism             -0.405     1.422    
    SLICE_X30Y99         FDCE (Hold_fdce_C_D)         0.023     1.445    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_10
  -------------------------------------------------------------------
                         required time                         -1.445    
                         arrival time                           1.625    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.257%)  route 0.119ns (45.743%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.816ns
    Source Clock Delay      (SCD):    1.412ns
    Clock Pessimism Removal (CPR):    0.388ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.826     0.826    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.852 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.560     1.412    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X57Y108        FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y108        FDCE (Prop_fdce_C_Q)         0.141     1.553 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[19]/Q
                         net (fo=2, routed)           0.119     1.672    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[19]
    SLICE_X56Y109        FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.957     0.957    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.986 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.830     1.816    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X56Y109        FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[18]/C
                         clock pessimism             -0.388     1.428    
    SLICE_X56Y109        FDCE (Hold_fdce_C_D)         0.059     1.487    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.487    
                         arrival time                           1.672    
  -------------------------------------------------------------------
                         slack                                  0.185    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         33.333      31.178     BUFGCTRL_X0Y1  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/I
Min Period        n/a     FDRE/C       n/a            1.000         33.333      32.333     SLICE_X28Y101  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X29Y100  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X30Y97   design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[0]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X28Y97   design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[10]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X28Y97   design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[11]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X28Y97   design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[12]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X28Y96   design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[13]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X28Y96   design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[14]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X28Y96   design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[15]/C
Low Pulse Width   Fast    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X42Y100  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
Low Pulse Width   Fast    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X42Y101  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[5].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
Low Pulse Width   Fast    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X42Y102  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[6].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         16.667      15.686     SLICE_X30Y101  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.667      15.686     SLICE_X30Y101  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         16.667      15.686     SLICE_X30Y101  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.667      15.686     SLICE_X30Y101  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         16.667      15.686     SLICE_X30Y101  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_1/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.667      15.686     SLICE_X30Y101  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_1/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         16.667      15.686     SLICE_X30Y101  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_2/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X42Y96   design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Slow    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X42Y96   design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[1].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Slow    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X42Y97   design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[2].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Slow    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X42Y99   design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[3].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.667      15.686     SLICE_X30Y101  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.667      15.686     SLICE_X30Y101  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.667      15.686     SLICE_X30Y101  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.667      15.686     SLICE_X30Y101  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_2/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.667      15.686     SLICE_X30Y98   design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         16.667      15.686     SLICE_X30Y98   design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK



---------------------------------------------------------------------------------------------------
From Clock:  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  To Clock:  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE

Setup :            0  Failing Endpoints,  Worst Slack       12.379ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.536ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       16.166ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.379ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.272ns  (logic 0.738ns (17.276%)  route 3.534ns (82.724%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.786ns = ( 35.119 - 33.333 ) 
    Source Clock Delay      (SCD):    1.971ns = ( 18.638 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.213ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.971    18.638    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X31Y103        FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y103        FDCE (Prop_fdce_C_Q)         0.340    18.978 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/Q
                         net (fo=7, routed)           1.150    20.127    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[1]
    SLICE_X34Y104        LUT3 (Prop_lut3_I1_O)        0.124    20.251 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Shift_31_INST_0_i_4/O
                         net (fo=7, routed)           1.169    21.421    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_data_overrun_reg_1
    SLICE_X28Y101        LUT6 (Prop_lut6_I5_O)        0.124    21.545 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_status[9]_i_3/O
                         net (fo=4, routed)           1.215    22.760    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl0
    SLICE_X30Y100        LUT3 (Prop_lut3_I1_O)        0.150    22.910 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl[0]_i_1/O
                         net (fo=1, routed)           0.000    22.910    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_37
    SLICE_X30Y100        FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.786    35.119    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X30Y100        FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                         clock pessimism              0.213    35.332    
                         clock uncertainty           -0.035    35.296    
    SLICE_X30Y100        FDCE (Setup_fdce_C_D)       -0.008    35.288    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]
  -------------------------------------------------------------------
                         required time                         35.288    
                         arrival time                         -22.910    
  -------------------------------------------------------------------
                         slack                                 12.379    

Slack (MET) :             12.407ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.915ns  (logic 0.940ns (19.126%)  route 3.975ns (80.874%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.989ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.550ns = ( 35.883 - 33.333 ) 
    Source Clock Delay      (SCD):    1.774ns = ( 18.441 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.213ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.774    18.441    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X28Y102        FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y102        FDCE (Prop_fdce_C_Q)         0.340    18.781 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=17, routed)          0.924    19.705    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X31Y103        LUT3 (Prop_lut3_I1_O)        0.150    19.855 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=4, routed)           0.821    20.676    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]
    SLICE_X32Y103        LUT4 (Prop_lut4_I1_O)        0.326    21.002 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.332    21.334    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_0_sn_1
    SLICE_X32Y104        LUT5 (Prop_lut5_I0_O)        0.124    21.458 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           1.897    23.356    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X49Y108        FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          2.550    35.883    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X49Y108        FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/C
                         clock pessimism              0.213    36.096    
                         clock uncertainty           -0.035    36.061    
    SLICE_X49Y108        FDCE (Setup_fdce_C_CE)      -0.298    35.763    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg
  -------------------------------------------------------------------
                         required time                         35.763    
                         arrival time                         -23.356    
  -------------------------------------------------------------------
                         slack                                 12.407    

Slack (MET) :             12.808ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.178ns  (logic 0.940ns (22.499%)  route 3.238ns (77.501%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.653ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.214ns = ( 35.547 - 33.333 ) 
    Source Clock Delay      (SCD):    1.774ns = ( 18.441 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.213ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.774    18.441    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X28Y102        FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y102        FDCE (Prop_fdce_C_Q)         0.340    18.781 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=17, routed)          0.924    19.705    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X31Y103        LUT3 (Prop_lut3_I1_O)        0.150    19.855 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=4, routed)           0.821    20.676    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]
    SLICE_X32Y103        LUT4 (Prop_lut4_I1_O)        0.326    21.002 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.332    21.334    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_0_sn_1
    SLICE_X32Y104        LUT5 (Prop_lut5_I0_O)        0.124    21.458 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           1.161    22.619    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X44Y106        FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          2.214    35.547    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X44Y106        FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/C
                         clock pessimism              0.213    35.760    
                         clock uncertainty           -0.035    35.725    
    SLICE_X44Y106        FDCE (Setup_fdce_C_CE)      -0.298    35.427    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg
  -------------------------------------------------------------------
                         required time                         35.427    
                         arrival time                         -22.619    
  -------------------------------------------------------------------
                         slack                                 12.808    

Slack (MET) :             12.922ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        3.793ns  (logic 0.940ns (24.782%)  route 2.853ns (75.218%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.382ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.943ns = ( 35.276 - 33.333 ) 
    Source Clock Delay      (SCD):    1.774ns = ( 18.441 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.213ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.774    18.441    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X28Y102        FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y102        FDCE (Prop_fdce_C_Q)         0.340    18.781 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=17, routed)          0.924    19.705    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X31Y103        LUT3 (Prop_lut3_I1_O)        0.150    19.855 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=4, routed)           0.821    20.676    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]
    SLICE_X32Y103        LUT4 (Prop_lut4_I1_O)        0.326    21.002 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.452    21.454    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_0_sn_1
    SLICE_X32Y104        LUT5 (Prop_lut5_I0_O)        0.124    21.578 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg[0]_i_1/O
                         net (fo=2, routed)           0.656    22.234    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En
    SLICE_X32Y106        FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.943    35.276    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X32Y106        FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/C
                         clock pessimism              0.213    35.489    
                         clock uncertainty           -0.035    35.454    
    SLICE_X32Y106        FDCE (Setup_fdce_C_CE)      -0.298    35.156    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         35.156    
                         arrival time                         -22.234    
  -------------------------------------------------------------------
                         slack                                 12.922    

Slack (MET) :             12.922ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        3.793ns  (logic 0.940ns (24.782%)  route 2.853ns (75.218%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.382ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.943ns = ( 35.276 - 33.333 ) 
    Source Clock Delay      (SCD):    1.774ns = ( 18.441 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.213ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.774    18.441    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X28Y102        FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y102        FDCE (Prop_fdce_C_Q)         0.340    18.781 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=17, routed)          0.924    19.705    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X31Y103        LUT3 (Prop_lut3_I1_O)        0.150    19.855 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=4, routed)           0.821    20.676    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]
    SLICE_X32Y103        LUT4 (Prop_lut4_I1_O)        0.326    21.002 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.452    21.454    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_0_sn_1
    SLICE_X32Y104        LUT5 (Prop_lut5_I0_O)        0.124    21.578 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg[0]_i_1/O
                         net (fo=2, routed)           0.656    22.234    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En
    SLICE_X32Y106        FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.943    35.276    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X32Y106        FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/C
                         clock pessimism              0.213    35.489    
                         clock uncertainty           -0.035    35.454    
    SLICE_X32Y106        FDCE (Setup_fdce_C_CE)      -0.298    35.156    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         35.156    
                         arrival time                         -22.234    
  -------------------------------------------------------------------
                         slack                                 12.922    

Slack (MET) :             12.936ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.632ns  (logic 0.940ns (20.293%)  route 3.692ns (79.707%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        1.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.796ns = ( 36.129 - 33.333 ) 
    Source Clock Delay      (SCD):    1.774ns = ( 18.441 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.213ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.774    18.441    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X28Y102        FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y102        FDCE (Prop_fdce_C_Q)         0.340    18.781 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=17, routed)          0.924    19.705    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X31Y103        LUT3 (Prop_lut3_I1_O)        0.150    19.855 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=4, routed)           0.821    20.676    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]
    SLICE_X32Y103        LUT4 (Prop_lut4_I1_O)        0.326    21.002 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.332    21.334    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_0_sn_1
    SLICE_X32Y104        LUT5 (Prop_lut5_I0_O)        0.124    21.458 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           1.615    23.073    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X49Y106        FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          2.796    36.129    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X49Y106        FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
                         clock pessimism              0.213    36.342    
                         clock uncertainty           -0.035    36.307    
    SLICE_X49Y106        FDCE (Setup_fdce_C_CE)      -0.298    36.009    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         36.009    
                         arrival time                         -23.073    
  -------------------------------------------------------------------
                         slack                                 12.936    

Slack (MET) :             12.936ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.632ns  (logic 0.940ns (20.293%)  route 3.692ns (79.707%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        1.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.796ns = ( 36.129 - 33.333 ) 
    Source Clock Delay      (SCD):    1.774ns = ( 18.441 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.213ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.774    18.441    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X28Y102        FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y102        FDCE (Prop_fdce_C_Q)         0.340    18.781 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=17, routed)          0.924    19.705    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X31Y103        LUT3 (Prop_lut3_I1_O)        0.150    19.855 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=4, routed)           0.821    20.676    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]
    SLICE_X32Y103        LUT4 (Prop_lut4_I1_O)        0.326    21.002 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.332    21.334    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_0_sn_1
    SLICE_X32Y104        LUT5 (Prop_lut5_I0_O)        0.124    21.458 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           1.615    23.073    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X49Y106        FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          2.796    36.129    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X49Y106        FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[3]/C
                         clock pessimism              0.213    36.342    
                         clock uncertainty           -0.035    36.307    
    SLICE_X49Y106        FDCE (Setup_fdce_C_CE)      -0.298    36.009    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         36.009    
                         arrival time                         -23.073    
  -------------------------------------------------------------------
                         slack                                 12.936    

Slack (MET) :             12.936ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.632ns  (logic 0.940ns (20.293%)  route 3.692ns (79.707%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        1.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.796ns = ( 36.129 - 33.333 ) 
    Source Clock Delay      (SCD):    1.774ns = ( 18.441 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.213ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.774    18.441    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X28Y102        FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y102        FDCE (Prop_fdce_C_Q)         0.340    18.781 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=17, routed)          0.924    19.705    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X31Y103        LUT3 (Prop_lut3_I1_O)        0.150    19.855 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=4, routed)           0.821    20.676    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]
    SLICE_X32Y103        LUT4 (Prop_lut4_I1_O)        0.326    21.002 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.332    21.334    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_0_sn_1
    SLICE_X32Y104        LUT5 (Prop_lut5_I0_O)        0.124    21.458 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           1.615    23.073    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X49Y106        FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          2.796    36.129    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X49Y106        FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/C
                         clock pessimism              0.213    36.342    
                         clock uncertainty           -0.035    36.307    
    SLICE_X49Y106        FDCE (Setup_fdce_C_CE)      -0.298    36.009    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         36.009    
                         arrival time                         -23.073    
  -------------------------------------------------------------------
                         slack                                 12.936    

Slack (MET) :             12.936ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.632ns  (logic 0.940ns (20.293%)  route 3.692ns (79.707%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        1.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.796ns = ( 36.129 - 33.333 ) 
    Source Clock Delay      (SCD):    1.774ns = ( 18.441 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.213ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.774    18.441    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X28Y102        FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y102        FDCE (Prop_fdce_C_Q)         0.340    18.781 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=17, routed)          0.924    19.705    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X31Y103        LUT3 (Prop_lut3_I1_O)        0.150    19.855 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=4, routed)           0.821    20.676    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]
    SLICE_X32Y103        LUT4 (Prop_lut4_I1_O)        0.326    21.002 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.332    21.334    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_0_sn_1
    SLICE_X32Y104        LUT5 (Prop_lut5_I0_O)        0.124    21.458 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           1.615    23.073    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X49Y106        FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          2.796    36.129    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X49Y106        FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/C
                         clock pessimism              0.213    36.342    
                         clock uncertainty           -0.035    36.307    
    SLICE_X49Y106        FDCE (Setup_fdce_C_CE)      -0.298    36.009    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         36.009    
                         arrival time                         -23.073    
  -------------------------------------------------------------------
                         slack                                 12.936    

Slack (MET) :             13.122ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.333ns  (logic 0.940ns (21.693%)  route 3.393ns (78.307%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        1.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.684ns = ( 36.017 - 33.333 ) 
    Source Clock Delay      (SCD):    1.774ns = ( 18.441 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.213ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.774    18.441    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X28Y102        FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y102        FDCE (Prop_fdce_C_Q)         0.340    18.781 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=17, routed)          0.924    19.705    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X31Y103        LUT3 (Prop_lut3_I1_O)        0.150    19.855 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=4, routed)           0.821    20.676    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]
    SLICE_X32Y103        LUT4 (Prop_lut4_I1_O)        0.326    21.002 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.332    21.334    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_0_sn_1
    SLICE_X32Y104        LUT5 (Prop_lut5_I0_O)        0.124    21.458 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           1.316    22.774    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X47Y106        FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          2.684    36.017    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X47Y106        FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/C
                         clock pessimism              0.213    36.230    
                         clock uncertainty           -0.035    36.195    
    SLICE_X47Y106        FDCE (Setup_fdce_C_CE)      -0.298    35.897    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         35.897    
                         arrival time                         -22.774    
  -------------------------------------------------------------------
                         slack                                 13.122    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.536ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.599ns  (logic 0.163ns (27.203%)  route 0.436ns (72.797%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.002ns
    Source Clock Delay      (SCD):    0.865ns
    Clock Pessimism Removal (CPR):    0.137ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          0.865     0.865    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X30Y100        FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y100        FDCE (Prop_fdce_C_Q)         0.118     0.983 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/Q
                         net (fo=2, routed)           0.436     1.419    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Rst_0
    SLICE_X30Y100        LUT3 (Prop_lut3_I2_O)        0.045     1.464 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_Rst_i_i_1/O
                         net (fo=1, routed)           0.000     1.464    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_34
    SLICE_X30Y100        FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.002     1.002    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X30Y100        FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
                         clock pessimism             -0.137     0.865    
    SLICE_X30Y100        FDCE (Hold_fdce_C_D)         0.063     0.928    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg
  -------------------------------------------------------------------
                         required time                         -0.928    
                         arrival time                           1.464    
  -------------------------------------------------------------------
                         slack                                  0.536    

Slack (MET) :             0.545ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.619ns  (logic 0.199ns (32.131%)  route 0.420ns (67.869%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.002ns
    Source Clock Delay      (SCD):    0.865ns
    Clock Pessimism Removal (CPR):    0.137ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          0.865     0.865    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X30Y100        FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y100        FDCE (Prop_fdce_C_Q)         0.102     0.967 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/Q
                         net (fo=2, routed)           0.420     1.387    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl
    SLICE_X30Y100        LUT3 (Prop_lut3_I2_O)        0.097     1.484 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl[0]_i_1/O
                         net (fo=1, routed)           0.000     1.484    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_37
    SLICE_X30Y100        FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.002     1.002    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X30Y100        FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                         clock pessimism             -0.137     0.865    
    SLICE_X30Y100        FDCE (Hold_fdce_C_D)         0.074     0.939    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.939    
                         arrival time                           1.484    
  -------------------------------------------------------------------
                         slack                                  0.545    

Slack (MET) :             0.561ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.616ns  (logic 0.157ns (25.484%)  route 0.459ns (74.516%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.002ns
    Source Clock Delay      (SCD):    0.865ns
    Clock Pessimism Removal (CPR):    0.137ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          0.865     0.865    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X31Y100        FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y100        FDCE (Prop_fdce_C_Q)         0.112     0.977 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/Q
                         net (fo=2, routed)           0.459     1.436    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_SYS_Rst
    SLICE_X31Y100        LUT3 (Prop_lut3_I2_O)        0.045     1.481 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_SYS_Rst_i_i_1/O
                         net (fo=1, routed)           0.000     1.481    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_35
    SLICE_X31Y100        FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.002     1.002    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X31Y100        FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                         clock pessimism             -0.137     0.865    
    SLICE_X31Y100        FDCE (Hold_fdce_C_D)         0.055     0.920    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg
  -------------------------------------------------------------------
                         required time                         -0.920    
                         arrival time                           1.481    
  -------------------------------------------------------------------
                         slack                                  0.561    

Slack (MET) :             0.564ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.443ns  (logic 0.157ns (35.462%)  route 0.286ns (64.538%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.950ns = ( 17.617 - 16.667 ) 
    Source Clock Delay      (SCD):    0.892ns = ( 17.559 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          0.892    17.559    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X31Y105        FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y105        FDCE (Prop_fdce_C_Q)         0.112    17.671 f  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=8, routed)           0.146    17.817    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[1]
    SLICE_X31Y103        LUT5 (Prop_lut5_I2_O)        0.045    17.862 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.140    18.001    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X31Y103        FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          0.950    17.617    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X31Y103        FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.104    17.513    
    SLICE_X31Y103        FDCE (Hold_fdce_C_CE)       -0.075    17.438    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]
  -------------------------------------------------------------------
                         required time                        -17.438    
                         arrival time                          18.001    
  -------------------------------------------------------------------
                         slack                                  0.564    

Slack (MET) :             0.564ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.443ns  (logic 0.157ns (35.462%)  route 0.286ns (64.538%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.950ns = ( 17.617 - 16.667 ) 
    Source Clock Delay      (SCD):    0.892ns = ( 17.559 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          0.892    17.559    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X31Y105        FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y105        FDCE (Prop_fdce_C_Q)         0.112    17.671 f  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=8, routed)           0.146    17.817    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[1]
    SLICE_X31Y103        LUT5 (Prop_lut5_I2_O)        0.045    17.862 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.140    18.001    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X31Y103        FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          0.950    17.617    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X31Y103        FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.104    17.513    
    SLICE_X31Y103        FDCE (Hold_fdce_C_CE)       -0.075    17.438    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]
  -------------------------------------------------------------------
                         required time                        -17.438    
                         arrival time                          18.001    
  -------------------------------------------------------------------
                         slack                                  0.564    

Slack (MET) :             0.564ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.443ns  (logic 0.157ns (35.462%)  route 0.286ns (64.538%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.950ns = ( 17.617 - 16.667 ) 
    Source Clock Delay      (SCD):    0.892ns = ( 17.559 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          0.892    17.559    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X31Y105        FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y105        FDCE (Prop_fdce_C_Q)         0.112    17.671 f  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=8, routed)           0.146    17.817    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[1]
    SLICE_X31Y103        LUT5 (Prop_lut5_I2_O)        0.045    17.862 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.140    18.001    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X31Y103        FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          0.950    17.617    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X31Y103        FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.104    17.513    
    SLICE_X31Y103        FDCE (Hold_fdce_C_CE)       -0.075    17.438    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]
  -------------------------------------------------------------------
                         required time                        -17.438    
                         arrival time                          18.001    
  -------------------------------------------------------------------
                         slack                                  0.564    

Slack (MET) :             0.564ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/CE
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.443ns  (logic 0.157ns (35.462%)  route 0.286ns (64.538%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.950ns = ( 17.617 - 16.667 ) 
    Source Clock Delay      (SCD):    0.892ns = ( 17.559 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          0.892    17.559    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X31Y105        FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y105        FDCE (Prop_fdce_C_Q)         0.112    17.671 f  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=8, routed)           0.146    17.817    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[1]
    SLICE_X31Y103        LUT5 (Prop_lut5_I2_O)        0.045    17.862 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.140    18.001    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X31Y103        FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          0.950    17.617    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X31Y103        FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.104    17.513    
    SLICE_X31Y103        FDCE (Hold_fdce_C_CE)       -0.075    17.438    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]
  -------------------------------------------------------------------
                         required time                        -17.438    
                         arrival time                          18.001    
  -------------------------------------------------------------------
                         slack                                  0.564    

Slack (MET) :             0.677ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.558ns  (logic 0.157ns (28.122%)  route 0.401ns (71.878%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.950ns = ( 17.617 - 16.667 ) 
    Source Clock Delay      (SCD):    0.892ns = ( 17.559 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          0.892    17.559    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X31Y105        FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y105        FDCE (Prop_fdce_C_Q)         0.112    17.671 f  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=8, routed)           0.146    17.817    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[1]
    SLICE_X31Y103        LUT5 (Prop_lut5_I2_O)        0.045    17.862 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.256    18.117    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X30Y103        FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          0.950    17.617    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X30Y103        FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.104    17.513    
    SLICE_X30Y103        FDCE (Hold_fdce_C_CE)       -0.073    17.440    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]
  -------------------------------------------------------------------
                         required time                        -17.440    
                         arrival time                          18.117    
  -------------------------------------------------------------------
                         slack                                  0.677    

Slack (MET) :             0.677ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/CE
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.558ns  (logic 0.157ns (28.122%)  route 0.401ns (71.878%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.950ns = ( 17.617 - 16.667 ) 
    Source Clock Delay      (SCD):    0.892ns = ( 17.559 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          0.892    17.559    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X31Y105        FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y105        FDCE (Prop_fdce_C_Q)         0.112    17.671 f  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=8, routed)           0.146    17.817    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[1]
    SLICE_X31Y103        LUT5 (Prop_lut5_I2_O)        0.045    17.862 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.256    18.117    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X30Y103        FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          0.950    17.617    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X30Y103        FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C  (IS_INVERTED)
                         clock pessimism             -0.104    17.513    
    SLICE_X30Y103        FDCE (Hold_fdce_C_CE)       -0.073    17.440    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]
  -------------------------------------------------------------------
                         required time                        -17.440    
                         arrival time                          18.117    
  -------------------------------------------------------------------
                         slack                                  0.677    

Slack (MET) :             0.677ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/CE
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.558ns  (logic 0.157ns (28.122%)  route 0.401ns (71.878%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.950ns = ( 17.617 - 16.667 ) 
    Source Clock Delay      (SCD):    0.892ns = ( 17.559 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          0.892    17.559    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X31Y105        FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y105        FDCE (Prop_fdce_C_Q)         0.112    17.671 f  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=8, routed)           0.146    17.817    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[1]
    SLICE_X31Y103        LUT5 (Prop_lut5_I2_O)        0.045    17.862 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.256    18.117    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X30Y103        FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          0.950    17.617    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X30Y103        FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C  (IS_INVERTED)
                         clock pessimism             -0.104    17.513    
    SLICE_X30Y103        FDCE (Hold_fdce_C_CE)       -0.073    17.440    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]
  -------------------------------------------------------------------
                         required time                        -17.440    
                         arrival time                          18.117    
  -------------------------------------------------------------------
                         slack                                  0.677    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X30Y100  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X31Y100  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X28Y102  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X31Y103  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X31Y103  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X31Y103  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X31Y103  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X30Y103  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X30Y103  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X30Y103  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X30Y102  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X30Y102  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X30Y102  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X30Y102  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X30Y102  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X30Y102  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[5]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X30Y102  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[6]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X30Y102  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X49Y106  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X49Y106  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.667      16.167     SLICE_X30Y100  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.667      16.167     SLICE_X31Y100  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.667      16.167     SLICE_X31Y103  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.667      16.167     SLICE_X31Y103  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.667      16.167     SLICE_X31Y103  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.667      16.167     SLICE_X31Y103  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.667      16.167     SLICE_X30Y103  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.667      16.167     SLICE_X30Y103  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.667      16.167     SLICE_X30Y103  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.667      16.167     SLICE_X30Y103  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clock
  To Clock:  sys_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  design_1_i/microblaze_0_clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  design_1_i/microblaze_0_clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  design_1_i/microblaze_0_clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  design_1_i/microblaze_0_clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  design_1_i/microblaze_0_clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  design_1_i/microblaze_0_clk_wiz_1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_microblaze_0_clk_wiz_1_0
  To Clock:  clk_out1_design_1_microblaze_0_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        0.918ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.016ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.918ns  (required time - arrival time)
  Source:                 design_1_i/rst_microblaze_0_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_microblaze_0_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/PWM_Generator_v1_0_0/inst/PWM_Generator_v1_0_S_AXI_inst/pwm_left/pwm_out_r_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_microblaze_0_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_microblaze_0_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_design_1_microblaze_0_clk_wiz_1_0 fall@5.000ns - clk_out1_design_1_microblaze_0_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        4.047ns  (logic 0.642ns (15.862%)  route 3.405ns (84.138%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 3.490 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_microblaze_0_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/microblaze_0_clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/microblaze_0_clk_wiz_1/inst/clk_in1_design_1_microblaze_0_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/microblaze_0_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/microblaze_0_clk_wiz_1/inst/clk_out1_design_1_microblaze_0_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/microblaze_0_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2339, routed)        1.631    -0.909    design_1_i/rst_microblaze_0_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X46Y61         FDRE                                         r  design_1_i/rst_microblaze_0_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y61         FDRE (Prop_fdre_C_Q)         0.518    -0.391 r  design_1_i/rst_microblaze_0_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=55, routed)          3.405     3.015    design_1_i/PWM_Generator_v1_0_0/inst/PWM_Generator_v1_0_S_AXI_inst/pwm_left/s_axi_aresetn
    SLICE_X46Y88         LUT6 (Prop_lut6_I5_O)        0.124     3.139 r  design_1_i/PWM_Generator_v1_0_0/inst/PWM_Generator_v1_0_S_AXI_inst/pwm_left/pwm_out_r_i_1/O
                         net (fo=1, routed)           0.000     3.139    design_1_i/PWM_Generator_v1_0_0/inst/PWM_Generator_v1_0_S_AXI_inst/pwm_left/pwm_out_r_i_1_n_0
    SLICE_X46Y88         FDRE                                         r  design_1_i/PWM_Generator_v1_0_0/inst/PWM_Generator_v1_0_S_AXI_inst/pwm_left/pwm_out_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_microblaze_0_clk_wiz_1_0 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/microblaze_0_clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  design_1_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.573    design_1_i/microblaze_0_clk_wiz_1/inst/clk_in1_design_1_microblaze_0_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     0.249 f  design_1_i/microblaze_0_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     1.888    design_1_i/microblaze_0_clk_wiz_1/inst/clk_out1_design_1_microblaze_0_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.979 f  design_1_i/microblaze_0_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2339, routed)        1.510     3.490    design_1_i/PWM_Generator_v1_0_0/inst/PWM_Generator_v1_0_S_AXI_inst/pwm_left/s_axi_aclk
    SLICE_X46Y88         FDRE                                         r  design_1_i/PWM_Generator_v1_0_0/inst/PWM_Generator_v1_0_S_AXI_inst/pwm_left/pwm_out_r_reg/C  (IS_INVERTED)
                         clock pessimism              0.559     4.049    
                         clock uncertainty           -0.074     3.975    
    SLICE_X46Y88         FDRE (Setup_fdre_C_D)        0.082     4.057    design_1_i/PWM_Generator_v1_0_0/inst/PWM_Generator_v1_0_S_AXI_inst/pwm_left/pwm_out_r_reg
  -------------------------------------------------------------------
                         required time                          4.057    
                         arrival time                          -3.139    
  -------------------------------------------------------------------
                         slack                                  0.918    

Slack (MET) :             1.130ns  (required time - arrival time)
  Source:                 design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_microblaze_0_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/lower_vbuffer/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_microblaze_0_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_microblaze_0_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_microblaze_0_clk_wiz_1_0 rise@10.000ns - clk_out1_design_1_microblaze_0_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        8.440ns  (logic 1.341ns (15.888%)  route 7.099ns (84.112%))
  Logic Levels:           5  (LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.303ns = ( 8.697 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.904ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_microblaze_0_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/microblaze_0_clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/microblaze_0_clk_wiz_1/inst/clk_in1_design_1_microblaze_0_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/microblaze_0_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/microblaze_0_clk_wiz_1/inst/clk_out1_design_1_microblaze_0_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/microblaze_0_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2339, routed)        1.636    -0.904    design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X38Y88         FDRE                                         r  design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y88         FDRE (Prop_fdre_C_Q)         0.518    -0.386 f  design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/Q
                         net (fo=101, routed)         1.052     0.666    design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_atarget_enc[1]
    SLICE_X41Y86         LUT4 (Prop_lut4_I0_O)        0.124     0.790 r  design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[32]_i_5/O
                         net (fo=18, routed)          1.070     1.860    design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_ready_d[1]_i_2
    SLICE_X39Y81         LUT6 (Prop_lut6_I2_O)        0.124     1.984 f  design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_valid_i_i_5/O
                         net (fo=1, routed)           0.993     2.977    design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_valid_i_reg_1
    SLICE_X43Y67         LUT6 (Prop_lut6_I2_O)        0.124     3.101 r  design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_valid_i_i_3/O
                         net (fo=2, routed)           0.455     3.556    design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_valid_i_i_3_n_0
    SLICE_X43Y67         LUT3 (Prop_lut3_I1_O)        0.119     3.675 r  design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_ready_i_i_1/O
                         net (fo=33, routed)          2.620     6.295    design_1_i/lower_vbuffer/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/pwropt
    SLICE_X62Y17         LUT4 (Prop_lut4_I1_O)        0.332     6.627 r  design_1_i/lower_vbuffer/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ENARDEN_cooolgate_en_gate_63/O
                         net (fo=1, routed)           0.909     7.537    design_1_i/lower_vbuffer/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ENARDEN_cooolgate_en_sig_32
    RAMB36_X1Y1          RAMB36E1                                     r  design_1_i/lower_vbuffer/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_microblaze_0_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/microblaze_0_clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  design_1_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    design_1_i/microblaze_0_clk_wiz_1/inst/clk_in1_design_1_microblaze_0_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  design_1_i/microblaze_0_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    design_1_i/microblaze_0_clk_wiz_1/inst/clk_out1_design_1_microblaze_0_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  design_1_i/microblaze_0_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2339, routed)        1.717     8.697    design_1_i/lower_vbuffer/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y1          RAMB36E1                                     r  design_1_i/lower_vbuffer/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.487     9.184    
                         clock uncertainty           -0.074     9.110    
    RAMB36_X1Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443     8.667    design_1_i/lower_vbuffer/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.667    
                         arrival time                          -7.537    
  -------------------------------------------------------------------
                         slack                                  1.130    

Slack (MET) :             1.191ns  (required time - arrival time)
  Source:                 design_1_i/rst_microblaze_0_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_microblaze_0_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/PWM_Generator_v1_0_0/inst/PWM_Generator_v1_0_S_AXI_inst/pwm_right/pwm_out_r_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_microblaze_0_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_microblaze_0_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_design_1_microblaze_0_clk_wiz_1_0 fall@5.000ns - clk_out1_design_1_microblaze_0_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.776ns  (logic 0.642ns (17.004%)  route 3.134ns (82.996%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 3.491 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_microblaze_0_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/microblaze_0_clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/microblaze_0_clk_wiz_1/inst/clk_in1_design_1_microblaze_0_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/microblaze_0_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/microblaze_0_clk_wiz_1/inst/clk_out1_design_1_microblaze_0_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/microblaze_0_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2339, routed)        1.631    -0.909    design_1_i/rst_microblaze_0_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X46Y61         FDRE                                         r  design_1_i/rst_microblaze_0_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y61         FDRE (Prop_fdre_C_Q)         0.518    -0.391 r  design_1_i/rst_microblaze_0_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=55, routed)          3.134     2.743    design_1_i/PWM_Generator_v1_0_0/inst/PWM_Generator_v1_0_S_AXI_inst/pwm_right/s_axi_aresetn
    SLICE_X46Y89         LUT6 (Prop_lut6_I5_O)        0.124     2.867 r  design_1_i/PWM_Generator_v1_0_0/inst/PWM_Generator_v1_0_S_AXI_inst/pwm_right/pwm_out_r_i_1__0/O
                         net (fo=1, routed)           0.000     2.867    design_1_i/PWM_Generator_v1_0_0/inst/PWM_Generator_v1_0_S_AXI_inst/pwm_right/pwm_out_r_i_1__0_n_0
    SLICE_X46Y89         FDRE                                         r  design_1_i/PWM_Generator_v1_0_0/inst/PWM_Generator_v1_0_S_AXI_inst/pwm_right/pwm_out_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_microblaze_0_clk_wiz_1_0 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/microblaze_0_clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  design_1_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.573    design_1_i/microblaze_0_clk_wiz_1/inst/clk_in1_design_1_microblaze_0_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     0.249 f  design_1_i/microblaze_0_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     1.888    design_1_i/microblaze_0_clk_wiz_1/inst/clk_out1_design_1_microblaze_0_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.979 f  design_1_i/microblaze_0_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2339, routed)        1.511     3.491    design_1_i/PWM_Generator_v1_0_0/inst/PWM_Generator_v1_0_S_AXI_inst/pwm_right/s_axi_aclk
    SLICE_X46Y89         FDRE                                         r  design_1_i/PWM_Generator_v1_0_0/inst/PWM_Generator_v1_0_S_AXI_inst/pwm_right/pwm_out_r_reg/C  (IS_INVERTED)
                         clock pessimism              0.559     4.050    
                         clock uncertainty           -0.074     3.976    
    SLICE_X46Y89         FDRE (Setup_fdre_C_D)        0.082     4.058    design_1_i/PWM_Generator_v1_0_0/inst/PWM_Generator_v1_0_S_AXI_inst/pwm_right/pwm_out_r_reg
  -------------------------------------------------------------------
                         required time                          4.058    
                         arrival time                          -2.867    
  -------------------------------------------------------------------
                         slack                                  1.191    

Slack (MET) :             1.471ns  (required time - arrival time)
  Source:                 design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_microblaze_0_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/lower_vbuffer/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_microblaze_0_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_microblaze_0_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_microblaze_0_clk_wiz_1_0 rise@10.000ns - clk_out1_design_1_microblaze_0_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        8.102ns  (logic 1.341ns (16.552%)  route 6.761ns (83.448%))
  Logic Levels:           5  (LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.301ns = ( 8.699 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.904ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_microblaze_0_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/microblaze_0_clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/microblaze_0_clk_wiz_1/inst/clk_in1_design_1_microblaze_0_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/microblaze_0_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/microblaze_0_clk_wiz_1/inst/clk_out1_design_1_microblaze_0_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/microblaze_0_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2339, routed)        1.636    -0.904    design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X38Y88         FDRE                                         r  design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y88         FDRE (Prop_fdre_C_Q)         0.518    -0.386 f  design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/Q
                         net (fo=101, routed)         1.052     0.666    design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_atarget_enc[1]
    SLICE_X41Y86         LUT4 (Prop_lut4_I0_O)        0.124     0.790 r  design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[32]_i_5/O
                         net (fo=18, routed)          1.070     1.860    design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_ready_d[1]_i_2
    SLICE_X39Y81         LUT6 (Prop_lut6_I2_O)        0.124     1.984 f  design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_valid_i_i_5/O
                         net (fo=1, routed)           0.993     2.977    design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_valid_i_reg_1
    SLICE_X43Y67         LUT6 (Prop_lut6_I2_O)        0.124     3.101 r  design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_valid_i_i_3/O
                         net (fo=2, routed)           0.455     3.556    design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_valid_i_i_3_n_0
    SLICE_X43Y67         LUT3 (Prop_lut3_I1_O)        0.119     3.675 r  design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_ready_i_i_1/O
                         net (fo=33, routed)          2.318     5.993    design_1_i/lower_vbuffer/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/pwropt
    SLICE_X26Y22         LUT4 (Prop_lut4_I1_O)        0.332     6.325 r  design_1_i/lower_vbuffer/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ENARDEN_cooolgate_en_gate_55/O
                         net (fo=1, routed)           0.873     7.198    design_1_i/lower_vbuffer/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ENARDEN_cooolgate_en_sig_28
    RAMB36_X0Y4          RAMB36E1                                     r  design_1_i/lower_vbuffer/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_microblaze_0_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/microblaze_0_clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  design_1_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    design_1_i/microblaze_0_clk_wiz_1/inst/clk_in1_design_1_microblaze_0_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  design_1_i/microblaze_0_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    design_1_i/microblaze_0_clk_wiz_1/inst/clk_out1_design_1_microblaze_0_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  design_1_i/microblaze_0_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2339, routed)        1.719     8.699    design_1_i/lower_vbuffer/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y4          RAMB36E1                                     r  design_1_i/lower_vbuffer/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.487     9.186    
                         clock uncertainty           -0.074     9.112    
    RAMB36_X0Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443     8.669    design_1_i/lower_vbuffer/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.669    
                         arrival time                          -7.198    
  -------------------------------------------------------------------
                         slack                                  1.471    

Slack (MET) :             1.496ns  (required time - arrival time)
  Source:                 design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_microblaze_0_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/lower_vbuffer/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_microblaze_0_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_microblaze_0_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_microblaze_0_clk_wiz_1_0 rise@10.000ns - clk_out1_design_1_microblaze_0_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        8.116ns  (logic 1.341ns (16.522%)  route 6.775ns (83.478%))
  Logic Levels:           5  (LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.261ns = ( 8.739 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.904ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_microblaze_0_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/microblaze_0_clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/microblaze_0_clk_wiz_1/inst/clk_in1_design_1_microblaze_0_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/microblaze_0_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/microblaze_0_clk_wiz_1/inst/clk_out1_design_1_microblaze_0_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/microblaze_0_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2339, routed)        1.636    -0.904    design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X38Y88         FDRE                                         r  design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y88         FDRE (Prop_fdre_C_Q)         0.518    -0.386 f  design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/Q
                         net (fo=101, routed)         1.052     0.666    design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_atarget_enc[1]
    SLICE_X41Y86         LUT4 (Prop_lut4_I0_O)        0.124     0.790 r  design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[32]_i_5/O
                         net (fo=18, routed)          1.070     1.860    design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_ready_d[1]_i_2
    SLICE_X39Y81         LUT6 (Prop_lut6_I2_O)        0.124     1.984 f  design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_valid_i_i_5/O
                         net (fo=1, routed)           0.993     2.977    design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_valid_i_reg_1
    SLICE_X43Y67         LUT6 (Prop_lut6_I2_O)        0.124     3.101 r  design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_valid_i_i_3/O
                         net (fo=2, routed)           0.455     3.556    design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_valid_i_i_3_n_0
    SLICE_X43Y67         LUT3 (Prop_lut3_I1_O)        0.119     3.675 r  design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_ready_i_i_1/O
                         net (fo=33, routed)          2.490     6.165    design_1_i/lower_vbuffer/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/pwropt
    SLICE_X64Y17         LUT4 (Prop_lut4_I1_O)        0.332     6.497 r  design_1_i/lower_vbuffer/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ENARDEN_cooolgate_en_gate_3/O
                         net (fo=1, routed)           0.716     7.213    design_1_i/lower_vbuffer/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ENARDEN_cooolgate_en_sig_2
    RAMB36_X2Y3          RAMB36E1                                     r  design_1_i/lower_vbuffer/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_microblaze_0_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/microblaze_0_clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  design_1_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    design_1_i/microblaze_0_clk_wiz_1/inst/clk_in1_design_1_microblaze_0_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  design_1_i/microblaze_0_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    design_1_i/microblaze_0_clk_wiz_1/inst/clk_out1_design_1_microblaze_0_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  design_1_i/microblaze_0_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2339, routed)        1.759     8.739    design_1_i/lower_vbuffer/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y3          RAMB36E1                                     r  design_1_i/lower_vbuffer/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.487     9.226    
                         clock uncertainty           -0.074     9.152    
    RAMB36_X2Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443     8.709    design_1_i/lower_vbuffer/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.709    
                         arrival time                          -7.213    
  -------------------------------------------------------------------
                         slack                                  1.496    

Slack (MET) :             1.550ns  (required time - arrival time)
  Source:                 design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_microblaze_0_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/lower_vbuffer/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_microblaze_0_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_microblaze_0_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_microblaze_0_clk_wiz_1_0 rise@10.000ns - clk_out1_design_1_microblaze_0_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        8.028ns  (logic 1.341ns (16.705%)  route 6.687ns (83.295%))
  Logic Levels:           5  (LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.296ns = ( 8.704 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.904ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_microblaze_0_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/microblaze_0_clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/microblaze_0_clk_wiz_1/inst/clk_in1_design_1_microblaze_0_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/microblaze_0_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/microblaze_0_clk_wiz_1/inst/clk_out1_design_1_microblaze_0_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/microblaze_0_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2339, routed)        1.636    -0.904    design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X38Y88         FDRE                                         r  design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y88         FDRE (Prop_fdre_C_Q)         0.518    -0.386 f  design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/Q
                         net (fo=101, routed)         1.052     0.666    design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_atarget_enc[1]
    SLICE_X41Y86         LUT4 (Prop_lut4_I0_O)        0.124     0.790 r  design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[32]_i_5/O
                         net (fo=18, routed)          1.070     1.860    design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_ready_d[1]_i_2
    SLICE_X39Y81         LUT6 (Prop_lut6_I2_O)        0.124     1.984 f  design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_valid_i_i_5/O
                         net (fo=1, routed)           0.993     2.977    design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_valid_i_reg_1
    SLICE_X43Y67         LUT6 (Prop_lut6_I2_O)        0.124     3.101 r  design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_valid_i_i_3/O
                         net (fo=2, routed)           0.455     3.556    design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_valid_i_i_3_n_0
    SLICE_X43Y67         LUT3 (Prop_lut3_I1_O)        0.119     3.675 r  design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_ready_i_i_1/O
                         net (fo=33, routed)          2.244     5.919    design_1_i/lower_vbuffer/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/pwropt
    SLICE_X26Y17         LUT4 (Prop_lut4_I1_O)        0.332     6.251 r  design_1_i/lower_vbuffer/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ENARDEN_cooolgate_en_gate_41/O
                         net (fo=1, routed)           0.873     7.124    design_1_i/lower_vbuffer/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ENARDEN_cooolgate_en_sig_21
    RAMB36_X0Y3          RAMB36E1                                     r  design_1_i/lower_vbuffer/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_microblaze_0_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/microblaze_0_clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  design_1_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    design_1_i/microblaze_0_clk_wiz_1/inst/clk_in1_design_1_microblaze_0_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  design_1_i/microblaze_0_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    design_1_i/microblaze_0_clk_wiz_1/inst/clk_out1_design_1_microblaze_0_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  design_1_i/microblaze_0_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2339, routed)        1.724     8.704    design_1_i/lower_vbuffer/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y3          RAMB36E1                                     r  design_1_i/lower_vbuffer/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.487     9.191    
                         clock uncertainty           -0.074     9.117    
    RAMB36_X0Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443     8.674    design_1_i/lower_vbuffer/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.674    
                         arrival time                          -7.124    
  -------------------------------------------------------------------
                         slack                                  1.550    

Slack (MET) :             1.602ns  (required time - arrival time)
  Source:                 design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_microblaze_0_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/lower_vbuffer/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_microblaze_0_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_microblaze_0_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_microblaze_0_clk_wiz_1_0 rise@10.000ns - clk_out1_design_1_microblaze_0_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.965ns  (logic 1.341ns (16.837%)  route 6.624ns (83.163%))
  Logic Levels:           5  (LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.307ns = ( 8.693 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.904ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_microblaze_0_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/microblaze_0_clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/microblaze_0_clk_wiz_1/inst/clk_in1_design_1_microblaze_0_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/microblaze_0_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/microblaze_0_clk_wiz_1/inst/clk_out1_design_1_microblaze_0_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/microblaze_0_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2339, routed)        1.636    -0.904    design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X38Y88         FDRE                                         r  design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y88         FDRE (Prop_fdre_C_Q)         0.518    -0.386 f  design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/Q
                         net (fo=101, routed)         1.052     0.666    design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_atarget_enc[1]
    SLICE_X41Y86         LUT4 (Prop_lut4_I0_O)        0.124     0.790 r  design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[32]_i_5/O
                         net (fo=18, routed)          1.070     1.860    design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_ready_d[1]_i_2
    SLICE_X39Y81         LUT6 (Prop_lut6_I2_O)        0.124     1.984 f  design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_valid_i_i_5/O
                         net (fo=1, routed)           0.993     2.977    design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_valid_i_reg_1
    SLICE_X43Y67         LUT6 (Prop_lut6_I2_O)        0.124     3.101 r  design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_valid_i_i_3/O
                         net (fo=2, routed)           0.455     3.556    design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_valid_i_i_3_n_0
    SLICE_X43Y67         LUT3 (Prop_lut3_I1_O)        0.119     3.675 r  design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_ready_i_i_1/O
                         net (fo=33, routed)          2.410     6.085    design_1_i/lower_vbuffer/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/pwropt
    SLICE_X62Y17         LUT4 (Prop_lut4_I1_O)        0.332     6.417 r  design_1_i/lower_vbuffer/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ENARDEN_cooolgate_en_gate_1/O
                         net (fo=1, routed)           0.644     7.061    design_1_i/lower_vbuffer/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ENARDEN_cooolgate_en_sig_1
    RAMB36_X1Y2          RAMB36E1                                     r  design_1_i/lower_vbuffer/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_microblaze_0_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/microblaze_0_clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  design_1_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    design_1_i/microblaze_0_clk_wiz_1/inst/clk_in1_design_1_microblaze_0_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  design_1_i/microblaze_0_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    design_1_i/microblaze_0_clk_wiz_1/inst/clk_out1_design_1_microblaze_0_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  design_1_i/microblaze_0_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2339, routed)        1.713     8.693    design_1_i/lower_vbuffer/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y2          RAMB36E1                                     r  design_1_i/lower_vbuffer/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.487     9.180    
                         clock uncertainty           -0.074     9.106    
    RAMB36_X1Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443     8.663    design_1_i/lower_vbuffer/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.663    
                         arrival time                          -7.061    
  -------------------------------------------------------------------
                         slack                                  1.602    

Slack (MET) :             1.672ns  (required time - arrival time)
  Source:                 design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_microblaze_0_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/lower_vbuffer/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_microblaze_0_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_microblaze_0_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_microblaze_0_clk_wiz_1_0 rise@10.000ns - clk_out1_design_1_microblaze_0_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.890ns  (logic 1.341ns (16.997%)  route 6.549ns (83.003%))
  Logic Levels:           5  (LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.312ns = ( 8.688 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.904ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_microblaze_0_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/microblaze_0_clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/microblaze_0_clk_wiz_1/inst/clk_in1_design_1_microblaze_0_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/microblaze_0_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/microblaze_0_clk_wiz_1/inst/clk_out1_design_1_microblaze_0_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/microblaze_0_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2339, routed)        1.636    -0.904    design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X38Y88         FDRE                                         r  design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y88         FDRE (Prop_fdre_C_Q)         0.518    -0.386 f  design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/Q
                         net (fo=101, routed)         1.052     0.666    design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_atarget_enc[1]
    SLICE_X41Y86         LUT4 (Prop_lut4_I0_O)        0.124     0.790 r  design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[32]_i_5/O
                         net (fo=18, routed)          1.070     1.860    design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_ready_d[1]_i_2
    SLICE_X39Y81         LUT6 (Prop_lut6_I2_O)        0.124     1.984 f  design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_valid_i_i_5/O
                         net (fo=1, routed)           0.993     2.977    design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_valid_i_reg_1
    SLICE_X43Y67         LUT6 (Prop_lut6_I2_O)        0.124     3.101 r  design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_valid_i_i_3/O
                         net (fo=2, routed)           0.455     3.556    design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_valid_i_i_3_n_0
    SLICE_X43Y67         LUT3 (Prop_lut3_I1_O)        0.119     3.675 r  design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_ready_i_i_1/O
                         net (fo=33, routed)          2.638     6.313    design_1_i/lower_vbuffer/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/pwropt
    SLICE_X62Y17         LUT4 (Prop_lut4_I1_O)        0.332     6.645 r  design_1_i/lower_vbuffer/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ENARDEN_cooolgate_en_gate_27/O
                         net (fo=1, routed)           0.341     6.986    design_1_i/lower_vbuffer/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ENARDEN_cooolgate_en_sig_14
    RAMB36_X1Y3          RAMB36E1                                     r  design_1_i/lower_vbuffer/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_microblaze_0_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/microblaze_0_clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  design_1_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    design_1_i/microblaze_0_clk_wiz_1/inst/clk_in1_design_1_microblaze_0_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  design_1_i/microblaze_0_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    design_1_i/microblaze_0_clk_wiz_1/inst/clk_out1_design_1_microblaze_0_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  design_1_i/microblaze_0_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2339, routed)        1.708     8.688    design_1_i/lower_vbuffer/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y3          RAMB36E1                                     r  design_1_i/lower_vbuffer/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.487     9.175    
                         clock uncertainty           -0.074     9.101    
    RAMB36_X1Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443     8.658    design_1_i/lower_vbuffer/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.658    
                         arrival time                          -6.986    
  -------------------------------------------------------------------
                         slack                                  1.672    

Slack (MET) :             1.690ns  (required time - arrival time)
  Source:                 design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_microblaze_0_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/lower_vbuffer/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_microblaze_0_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_microblaze_0_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_microblaze_0_clk_wiz_1_0 rise@10.000ns - clk_out1_design_1_microblaze_0_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.758ns  (logic 0.456ns (5.878%)  route 7.302ns (94.122%))
  Logic Levels:           0  
  Clock Path Skew:        0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.303ns = ( 8.697 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_microblaze_0_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/microblaze_0_clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/microblaze_0_clk_wiz_1/inst/clk_in1_design_1_microblaze_0_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/microblaze_0_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/microblaze_0_clk_wiz_1/inst/clk_out1_design_1_microblaze_0_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/microblaze_0_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2339, routed)        1.635    -0.905    design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X43Y94         FDRE                                         r  design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y94         FDRE (Prop_fdre_C_Q)         0.456    -0.449 r  design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[3]/Q
                         net (fo=40, routed)          7.302     6.854    design_1_i/lower_vbuffer/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/addra[0]
    RAMB36_X1Y1          RAMB36E1                                     r  design_1_i/lower_vbuffer/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_microblaze_0_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/microblaze_0_clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  design_1_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    design_1_i/microblaze_0_clk_wiz_1/inst/clk_in1_design_1_microblaze_0_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  design_1_i/microblaze_0_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    design_1_i/microblaze_0_clk_wiz_1/inst/clk_out1_design_1_microblaze_0_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  design_1_i/microblaze_0_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2339, routed)        1.717     8.697    design_1_i/lower_vbuffer/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y1          RAMB36E1                                     r  design_1_i/lower_vbuffer/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.487     9.184    
                         clock uncertainty           -0.074     9.110    
    RAMB36_X1Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[0])
                                                     -0.566     8.544    design_1_i/lower_vbuffer/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.544    
                         arrival time                          -6.854    
  -------------------------------------------------------------------
                         slack                                  1.690    

Slack (MET) :             1.716ns  (required time - arrival time)
  Source:                 design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_microblaze_0_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/lower_vbuffer/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_microblaze_0_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_microblaze_0_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_microblaze_0_clk_wiz_1_0 rise@10.000ns - clk_out1_design_1_microblaze_0_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.891ns  (logic 1.341ns (16.993%)  route 6.550ns (83.007%))
  Logic Levels:           5  (LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.266ns = ( 8.734 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.904ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_microblaze_0_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/microblaze_0_clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/microblaze_0_clk_wiz_1/inst/clk_in1_design_1_microblaze_0_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/microblaze_0_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/microblaze_0_clk_wiz_1/inst/clk_out1_design_1_microblaze_0_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/microblaze_0_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2339, routed)        1.636    -0.904    design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X38Y88         FDRE                                         r  design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y88         FDRE (Prop_fdre_C_Q)         0.518    -0.386 f  design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/Q
                         net (fo=101, routed)         1.052     0.666    design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_atarget_enc[1]
    SLICE_X41Y86         LUT4 (Prop_lut4_I0_O)        0.124     0.790 r  design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[32]_i_5/O
                         net (fo=18, routed)          1.070     1.860    design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_ready_d[1]_i_2
    SLICE_X39Y81         LUT6 (Prop_lut6_I2_O)        0.124     1.984 f  design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_valid_i_i_5/O
                         net (fo=1, routed)           0.993     2.977    design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_valid_i_reg_1
    SLICE_X43Y67         LUT6 (Prop_lut6_I2_O)        0.124     3.101 r  design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_valid_i_i_3/O
                         net (fo=2, routed)           0.455     3.556    design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_valid_i_i_3_n_0
    SLICE_X43Y67         LUT3 (Prop_lut3_I1_O)        0.119     3.675 r  design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_ready_i_i_1/O
                         net (fo=33, routed)          2.265     5.940    design_1_i/lower_vbuffer/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/pwropt
    SLICE_X64Y22         LUT4 (Prop_lut4_I1_O)        0.332     6.272 r  design_1_i/lower_vbuffer/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ENARDEN_cooolgate_en_gate_45/O
                         net (fo=1, routed)           0.716     6.988    design_1_i/lower_vbuffer/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ENARDEN_cooolgate_en_sig_23
    RAMB36_X2Y4          RAMB36E1                                     r  design_1_i/lower_vbuffer/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_microblaze_0_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/microblaze_0_clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  design_1_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    design_1_i/microblaze_0_clk_wiz_1/inst/clk_in1_design_1_microblaze_0_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  design_1_i/microblaze_0_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    design_1_i/microblaze_0_clk_wiz_1/inst/clk_out1_design_1_microblaze_0_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  design_1_i/microblaze_0_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2339, routed)        1.754     8.734    design_1_i/lower_vbuffer/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y4          RAMB36E1                                     r  design_1_i/lower_vbuffer/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.487     9.221    
                         clock uncertainty           -0.074     9.147    
    RAMB36_X2Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443     8.704    design_1_i/lower_vbuffer/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.704    
                         arrival time                          -6.988    
  -------------------------------------------------------------------
                         slack                                  1.716    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_microblaze_0_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_microblaze_0_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_microblaze_0_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_microblaze_0_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_microblaze_0_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.650%)  route 0.206ns (59.350%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_microblaze_0_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/microblaze_0_clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/microblaze_0_clk_wiz_1/inst/clk_in1_design_1_microblaze_0_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/microblaze_0_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/microblaze_0_clk_wiz_1/inst/clk_out1_design_1_microblaze_0_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/microblaze_0_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2339, routed)        0.563    -0.601    design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X51Y89         FDRE                                         r  design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[11]/Q
                         net (fo=1, routed)           0.206    -0.254    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/M_AXI_DP_RDATA[8]
    SLICE_X53Y90         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_microblaze_0_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/microblaze_0_clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/microblaze_0_clk_wiz_1/inst/clk_in1_design_1_microblaze_0_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/microblaze_0_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/microblaze_0_clk_wiz_1/inst/clk_out1_design_1_microblaze_0_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/microblaze_0_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2339, routed)        0.833    -0.840    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/Clk
    SLICE_X53Y90         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[23]/C
                         clock pessimism              0.504    -0.336    
    SLICE_X53Y90         FDRE (Hold_fdre_C_D)         0.066    -0.270    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[23]
  -------------------------------------------------------------------
                         required time                          0.270    
                         arrival time                          -0.254    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_microblaze_0_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_microblaze_0_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_microblaze_0_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_microblaze_0_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_microblaze_0_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.141ns (37.477%)  route 0.235ns (62.523%))
  Logic Levels:           0  
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_microblaze_0_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/microblaze_0_clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/microblaze_0_clk_wiz_1/inst/clk_in1_design_1_microblaze_0_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/microblaze_0_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/microblaze_0_clk_wiz_1/inst/clk_out1_design_1_microblaze_0_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/microblaze_0_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2339, routed)        0.563    -0.601    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X44Y100        FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y100        FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[8]/Q
                         net (fo=1, routed)           0.235    -0.225    design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_araddr[23]
    SLICE_X35Y97         FDRE                                         r  design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_microblaze_0_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/microblaze_0_clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/microblaze_0_clk_wiz_1/inst/clk_in1_design_1_microblaze_0_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/microblaze_0_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/microblaze_0_clk_wiz_1/inst/clk_out1_design_1_microblaze_0_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/microblaze_0_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2339, routed)        0.842    -0.831    design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X35Y97         FDRE                                         r  design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[24]/C
                         clock pessimism              0.509    -0.322    
    SLICE_X35Y97         FDRE (Hold_fdre_C_D)         0.070    -0.252    design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[24]
  -------------------------------------------------------------------
                         required time                          0.252    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_microblaze_0_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_microblaze_0_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_microblaze_0_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_microblaze_0_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_microblaze_0_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.141ns (38.943%)  route 0.221ns (61.057%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_microblaze_0_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/microblaze_0_clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/microblaze_0_clk_wiz_1/inst/clk_in1_design_1_microblaze_0_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/microblaze_0_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/microblaze_0_clk_wiz_1/inst/clk_out1_design_1_microblaze_0_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/microblaze_0_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2339, routed)        0.565    -0.599    design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X48Y91         FDRE                                         r  design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[27]/Q
                         net (fo=1, routed)           0.221    -0.237    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/M_AXI_DP_RDATA[24]
    SLICE_X54Y91         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_microblaze_0_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/microblaze_0_clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/microblaze_0_clk_wiz_1/inst/clk_in1_design_1_microblaze_0_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/microblaze_0_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/microblaze_0_clk_wiz_1/inst/clk_out1_design_1_microblaze_0_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/microblaze_0_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2339, routed)        0.833    -0.840    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/Clk
    SLICE_X54Y91         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[7]/C
                         clock pessimism              0.504    -0.336    
    SLICE_X54Y91         FDRE (Hold_fdre_C_D)         0.063    -0.273    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[7]
  -------------------------------------------------------------------
                         required time                          0.273    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_microblaze_0_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_microblaze_0_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_microblaze_0_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_microblaze_0_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_microblaze_0_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.141ns (36.196%)  route 0.249ns (63.804%))
  Logic Levels:           0  
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_microblaze_0_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/microblaze_0_clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/microblaze_0_clk_wiz_1/inst/clk_in1_design_1_microblaze_0_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/microblaze_0_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/microblaze_0_clk_wiz_1/inst/clk_out1_design_1_microblaze_0_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/microblaze_0_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2339, routed)        0.563    -0.601    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X44Y100        FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y100        FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[9]/Q
                         net (fo=1, routed)           0.249    -0.212    design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_araddr[22]
    SLICE_X35Y97         FDRE                                         r  design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_microblaze_0_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/microblaze_0_clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/microblaze_0_clk_wiz_1/inst/clk_in1_design_1_microblaze_0_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/microblaze_0_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/microblaze_0_clk_wiz_1/inst/clk_out1_design_1_microblaze_0_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/microblaze_0_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2339, routed)        0.842    -0.831    design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X35Y97         FDRE                                         r  design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[23]/C
                         clock pessimism              0.509    -0.322    
    SLICE_X35Y97         FDRE (Hold_fdre_C_D)         0.066    -0.256    design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[23]
  -------------------------------------------------------------------
                         required time                          0.256    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_microblaze_0_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_microblaze_0_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_microblaze_0_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_microblaze_0_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_microblaze_0_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.141ns (34.698%)  route 0.265ns (65.302%))
  Logic Levels:           0  
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_microblaze_0_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/microblaze_0_clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/microblaze_0_clk_wiz_1/inst/clk_in1_design_1_microblaze_0_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/microblaze_0_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/microblaze_0_clk_wiz_1/inst/clk_out1_design_1_microblaze_0_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/microblaze_0_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2339, routed)        0.563    -0.601    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X44Y101        FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y101        FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[4]/Q
                         net (fo=1, routed)           0.265    -0.195    design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_araddr[27]
    SLICE_X35Y96         FDRE                                         r  design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_microblaze_0_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/microblaze_0_clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/microblaze_0_clk_wiz_1/inst/clk_in1_design_1_microblaze_0_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/microblaze_0_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/microblaze_0_clk_wiz_1/inst/clk_out1_design_1_microblaze_0_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/microblaze_0_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2339, routed)        0.841    -0.832    design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X35Y96         FDRE                                         r  design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[28]/C
                         clock pessimism              0.509    -0.323    
    SLICE_X35Y96         FDRE (Hold_fdre_C_D)         0.070    -0.253    design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[28]
  -------------------------------------------------------------------
                         required time                          0.253    
                         arrival time                          -0.195    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_microblaze_0_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_4_4/SP/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_microblaze_0_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_microblaze_0_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_microblaze_0_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_microblaze_0_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.141ns (29.815%)  route 0.332ns (70.185%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_microblaze_0_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/microblaze_0_clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/microblaze_0_clk_wiz_1/inst/clk_in1_design_1_microblaze_0_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/microblaze_0_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/microblaze_0_clk_wiz_1/inst/clk_out1_design_1_microblaze_0_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/microblaze_0_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2339, routed)        0.566    -0.598    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/Clk
    SLICE_X59Y93         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[27]/Q
                         net (fo=14, routed)          0.332    -0.125    design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_4_4/D
    SLICE_X46Y92         RAMD32                                       r  design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_4_4/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_microblaze_0_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/microblaze_0_clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/microblaze_0_clk_wiz_1/inst/clk_in1_design_1_microblaze_0_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/microblaze_0_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/microblaze_0_clk_wiz_1/inst/clk_out1_design_1_microblaze_0_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/microblaze_0_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2339, routed)        0.836    -0.837    design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_4_4/WCLK
    SLICE_X46Y92         RAMD32                                       r  design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_4_4/SP/CLK
                         clock pessimism              0.504    -0.333    
    SLICE_X46Y92         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146    -0.187    design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_4_4/SP
  -------------------------------------------------------------------
                         required time                          0.187    
                         arrival time                          -0.125    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_microblaze_0_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_28_28/SP/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_microblaze_0_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_microblaze_0_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_microblaze_0_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_microblaze_0_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.141ns (31.684%)  route 0.304ns (68.316%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_microblaze_0_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/microblaze_0_clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/microblaze_0_clk_wiz_1/inst/clk_in1_design_1_microblaze_0_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/microblaze_0_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/microblaze_0_clk_wiz_1/inst/clk_out1_design_1_microblaze_0_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/microblaze_0_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2339, routed)        0.567    -0.597    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/Clk
    SLICE_X59Y97         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y97         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[3]/Q
                         net (fo=10, routed)          0.304    -0.152    design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_28_28/D
    SLICE_X50Y91         RAMD32                                       r  design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_28_28/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_microblaze_0_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/microblaze_0_clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/microblaze_0_clk_wiz_1/inst/clk_in1_design_1_microblaze_0_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/microblaze_0_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/microblaze_0_clk_wiz_1/inst/clk_out1_design_1_microblaze_0_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/microblaze_0_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2339, routed)        0.834    -0.839    design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_28_28/WCLK
    SLICE_X50Y91         RAMD32                                       r  design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_28_28/SP/CLK
                         clock pessimism              0.504    -0.335    
    SLICE_X50Y91         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.121    -0.214    design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_28_28/SP
  -------------------------------------------------------------------
                         required time                          0.214    
                         arrival time                          -0.152    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_microblaze_0_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_6_6/SP/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_microblaze_0_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_microblaze_0_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_microblaze_0_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_microblaze_0_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.164ns (36.103%)  route 0.290ns (63.897%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_microblaze_0_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/microblaze_0_clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/microblaze_0_clk_wiz_1/inst/clk_in1_design_1_microblaze_0_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/microblaze_0_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/microblaze_0_clk_wiz_1/inst/clk_out1_design_1_microblaze_0_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/microblaze_0_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2339, routed)        0.565    -0.599    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/Clk
    SLICE_X58Y91         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y91         FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[25]/Q
                         net (fo=11, routed)          0.290    -0.145    design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_6_6/D
    SLICE_X46Y91         RAMD32                                       r  design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_6_6/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_microblaze_0_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/microblaze_0_clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/microblaze_0_clk_wiz_1/inst/clk_in1_design_1_microblaze_0_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/microblaze_0_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/microblaze_0_clk_wiz_1/inst/clk_out1_design_1_microblaze_0_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/microblaze_0_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2339, routed)        0.836    -0.837    design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_6_6/WCLK
    SLICE_X46Y91         RAMD32                                       r  design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_6_6/SP/CLK
                         clock pessimism              0.504    -0.333    
    SLICE_X46Y91         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.121    -0.212    design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_6_6/SP
  -------------------------------------------------------------------
                         required time                          0.212    
                         arrival time                          -0.145    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_microblaze_0_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_microblaze_0_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_microblaze_0_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_microblaze_0_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_microblaze_0_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.128ns (37.011%)  route 0.218ns (62.989%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_microblaze_0_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/microblaze_0_clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/microblaze_0_clk_wiz_1/inst/clk_in1_design_1_microblaze_0_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/microblaze_0_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/microblaze_0_clk_wiz_1/inst/clk_out1_design_1_microblaze_0_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/microblaze_0_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2339, routed)        0.565    -0.599    design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X48Y91         FDRE                                         r  design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y91         FDRE (Prop_fdre_C_Q)         0.128    -0.471 r  design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[4]/Q
                         net (fo=1, routed)           0.218    -0.253    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/M_AXI_DP_RDATA[1]
    SLICE_X52Y93         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_microblaze_0_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/microblaze_0_clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/microblaze_0_clk_wiz_1/inst/clk_in1_design_1_microblaze_0_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/microblaze_0_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/microblaze_0_clk_wiz_1/inst/clk_out1_design_1_microblaze_0_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/microblaze_0_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2339, routed)        0.834    -0.839    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/Clk
    SLICE_X52Y93         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[30]/C
                         clock pessimism              0.504    -0.335    
    SLICE_X52Y93         FDRE (Hold_fdre_C_D)         0.013    -0.322    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[30]
  -------------------------------------------------------------------
                         required time                          0.322    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_microblaze_0_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_6_6/DP/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_microblaze_0_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_microblaze_0_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_microblaze_0_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_microblaze_0_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.164ns (36.103%)  route 0.290ns (63.897%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_microblaze_0_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/microblaze_0_clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/microblaze_0_clk_wiz_1/inst/clk_in1_design_1_microblaze_0_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/microblaze_0_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/microblaze_0_clk_wiz_1/inst/clk_out1_design_1_microblaze_0_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/microblaze_0_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2339, routed)        0.565    -0.599    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/Clk
    SLICE_X58Y91         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y91         FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[25]/Q
                         net (fo=11, routed)          0.290    -0.145    design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_6_6/D
    SLICE_X46Y91         RAMD32                                       r  design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_6_6/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_microblaze_0_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/microblaze_0_clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/microblaze_0_clk_wiz_1/inst/clk_in1_design_1_microblaze_0_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/microblaze_0_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/microblaze_0_clk_wiz_1/inst/clk_out1_design_1_microblaze_0_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/microblaze_0_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2339, routed)        0.836    -0.837    design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_6_6/WCLK
    SLICE_X46Y91         RAMD32                                       r  design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_6_6/DP/CLK
                         clock pessimism              0.504    -0.333    
    SLICE_X46Y91         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.114    -0.219    design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_6_6/DP
  -------------------------------------------------------------------
                         required time                          0.219    
                         arrival time                          -0.145    
  -------------------------------------------------------------------
                         slack                                  0.074    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_microblaze_0_clk_wiz_1_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/microblaze_0_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y7      design_1_i/lower_vbuffer/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y3      design_1_i/lower_vbuffer/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y3      design_1_i/lower_vbuffer/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y6      design_1_i/lower_vbuffer/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y9      design_1_i/lower_vbuffer/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y12     design_1_i/lower_vbuffer/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y6      design_1_i/lower_vbuffer/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y21     design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y21     design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y20     design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  design_1_i/microblaze_0_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y90     design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_13_13/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y90     design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_13_13/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y90     design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_14_14/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y90     design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_14_14/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y90     design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_15_15/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y90     design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_15_15/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y90     design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_16_16/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y90     design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_16_16/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y92     design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_24_24/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y92     design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_24_24/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y103    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y103    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y103    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y103    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y103    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y103    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y103    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y103    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y97     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y97     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_microblaze_0_clk_wiz_1_0
  To Clock:  clkfbout_design_1_microblaze_0_clk_wiz_1_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_microblaze_0_clk_wiz_1_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/microblaze_0_clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   design_1_i/microblaze_0_clk_wiz_1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  design_1_i/microblaze_0_clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  design_1_i/microblaze_0_clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  design_1_i/microblaze_0_clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  design_1_i/microblaze_0_clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_microblaze_0_clk_wiz_1_0
  To Clock:  clk_12MHz_design_1_clk_wiz_0_0

Setup :            9  Failing Endpoints,  Worst Slack       -0.391ns,  Total Violation       -2.732ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.159ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.391ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_ctrl_out/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_microblaze_0_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/camera_controller_0/inst/cr/address_reg_rep/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_12MHz_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12MHz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_12MHz_design_1_clk_wiz_0_0 rise@83.333ns - clk_out1_design_1_microblaze_0_clk_wiz_1_0 rise@80.000ns)
  Data Path Delay:        5.196ns  (logic 0.715ns (13.760%)  route 4.481ns (86.240%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.532ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.627ns = ( 84.960 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.905ns = ( 79.095 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.494ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.310ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_microblaze_0_clk_wiz_1_0 rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    80.000    design_1_i/microblaze_0_clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    81.482 r  design_1_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    82.715    design_1_i/microblaze_0_clk_wiz_1/inst/clk_in1_design_1_microblaze_0_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    75.645 r  design_1_i/microblaze_0_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    77.364    design_1_i/microblaze_0_clk_wiz_1/inst/clk_out1_design_1_microblaze_0_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    77.460 r  design_1_i/microblaze_0_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2339, routed)        1.635    79.095    design_1_i/axi_gpio_ctrl_out/U0/gpio_core_1/s_axi_aclk
    SLICE_X37Y85         FDRE                                         r  design_1_i/axi_gpio_ctrl_out/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y85         FDRE (Prop_fdre_C_Q)         0.419    79.514 f  design_1_i/axi_gpio_ctrl_out/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[7]/Q
                         net (fo=18, routed)          2.816    82.330    design_1_i/camera_controller_0/inst/cr/resend
    SLICE_X81Y105        LUT4 (Prop_lut4_I3_O)        0.296    82.626 r  design_1_i/camera_controller_0/inst/cr/address_reg_rep_i_7/O
                         net (fo=1, routed)           1.665    84.291    design_1_i/camera_controller_0/inst/cr/address_reg_rep_i_7_n_0
    RAMB18_X3Y42         RAMB18E1                                     r  design_1_i/camera_controller_0/inst/cr/address_reg_rep/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_12MHz_design_1_clk_wiz_0_0 rise edge)
                                                     83.333    83.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    83.333 r  design_1_i/microblaze_0_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2339, routed)        1.683    85.016    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    81.322 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    83.245    design_1_i/clk_wiz_0/inst/clk_12MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    83.336 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=83, routed)          1.624    84.960    design_1_i/camera_controller_0/inst/cr/clk
    RAMB18_X3Y42         RAMB18E1                                     r  design_1_i/camera_controller_0/inst/cr/address_reg_rep/CLKARDCLK
                         clock pessimism              0.000    84.960    
                         clock uncertainty           -0.494    84.467    
    RAMB18_X3Y42         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    83.901    design_1_i/camera_controller_0/inst/cr/address_reg_rep
  -------------------------------------------------------------------
                         required time                         83.901    
                         arrival time                         -84.291    
  -------------------------------------------------------------------
                         slack                                 -0.391    

Slack (VIOLATED) :        -0.390ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_ctrl_out/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_microblaze_0_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/camera_controller_0/inst/cr/address_reg_rep/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_12MHz_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12MHz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_12MHz_design_1_clk_wiz_0_0 rise@83.333ns - clk_out1_design_1_microblaze_0_clk_wiz_1_0 rise@80.000ns)
  Data Path Delay:        5.195ns  (logic 0.715ns (13.762%)  route 4.480ns (86.238%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.532ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.627ns = ( 84.960 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.905ns = ( 79.095 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.494ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.310ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_microblaze_0_clk_wiz_1_0 rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    80.000    design_1_i/microblaze_0_clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    81.482 r  design_1_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    82.715    design_1_i/microblaze_0_clk_wiz_1/inst/clk_in1_design_1_microblaze_0_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    75.645 r  design_1_i/microblaze_0_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    77.364    design_1_i/microblaze_0_clk_wiz_1/inst/clk_out1_design_1_microblaze_0_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    77.460 r  design_1_i/microblaze_0_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2339, routed)        1.635    79.095    design_1_i/axi_gpio_ctrl_out/U0/gpio_core_1/s_axi_aclk
    SLICE_X37Y85         FDRE                                         r  design_1_i/axi_gpio_ctrl_out/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y85         FDRE (Prop_fdre_C_Q)         0.419    79.514 f  design_1_i/axi_gpio_ctrl_out/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[7]/Q
                         net (fo=18, routed)          2.842    82.356    design_1_i/camera_controller_0/inst/cr/resend
    SLICE_X81Y105        LUT2 (Prop_lut2_I1_O)        0.296    82.652 r  design_1_i/camera_controller_0/inst/cr/address_reg_rep_i_9/O
                         net (fo=1, routed)           1.638    84.291    design_1_i/camera_controller_0/inst/cr/address_reg_rep_i_9_n_0
    RAMB18_X3Y42         RAMB18E1                                     r  design_1_i/camera_controller_0/inst/cr/address_reg_rep/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_12MHz_design_1_clk_wiz_0_0 rise edge)
                                                     83.333    83.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    83.333 r  design_1_i/microblaze_0_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2339, routed)        1.683    85.016    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    81.322 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    83.245    design_1_i/clk_wiz_0/inst/clk_12MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    83.336 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=83, routed)          1.624    84.960    design_1_i/camera_controller_0/inst/cr/clk
    RAMB18_X3Y42         RAMB18E1                                     r  design_1_i/camera_controller_0/inst/cr/address_reg_rep/CLKARDCLK
                         clock pessimism              0.000    84.960    
                         clock uncertainty           -0.494    84.467    
    RAMB18_X3Y42         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566    83.901    design_1_i/camera_controller_0/inst/cr/address_reg_rep
  -------------------------------------------------------------------
                         required time                         83.901    
                         arrival time                         -84.291    
  -------------------------------------------------------------------
                         slack                                 -0.390    

Slack (VIOLATED) :        -0.362ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_ctrl_out/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_microblaze_0_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/camera_controller_0/inst/cr/address_reg_rep/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_12MHz_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12MHz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_12MHz_design_1_clk_wiz_0_0 rise@83.333ns - clk_out1_design_1_microblaze_0_clk_wiz_1_0 rise@80.000ns)
  Data Path Delay:        5.167ns  (logic 0.715ns (13.838%)  route 4.452ns (86.162%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.532ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.627ns = ( 84.960 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.905ns = ( 79.095 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.494ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.310ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_microblaze_0_clk_wiz_1_0 rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    80.000    design_1_i/microblaze_0_clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    81.482 r  design_1_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    82.715    design_1_i/microblaze_0_clk_wiz_1/inst/clk_in1_design_1_microblaze_0_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    75.645 r  design_1_i/microblaze_0_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    77.364    design_1_i/microblaze_0_clk_wiz_1/inst/clk_out1_design_1_microblaze_0_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    77.460 r  design_1_i/microblaze_0_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2339, routed)        1.635    79.095    design_1_i/axi_gpio_ctrl_out/U0/gpio_core_1/s_axi_aclk
    SLICE_X37Y85         FDRE                                         r  design_1_i/axi_gpio_ctrl_out/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y85         FDRE (Prop_fdre_C_Q)         0.419    79.514 f  design_1_i/axi_gpio_ctrl_out/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[7]/Q
                         net (fo=18, routed)          2.820    82.334    design_1_i/camera_controller_0/inst/cr/resend
    SLICE_X82Y105        LUT4 (Prop_lut4_I3_O)        0.296    82.630 r  design_1_i/camera_controller_0/inst/cr/address_reg_rep_i_2/O
                         net (fo=1, routed)           1.632    84.262    design_1_i/camera_controller_0/inst/cr/address_reg_rep_i_2_n_0
    RAMB18_X3Y42         RAMB18E1                                     r  design_1_i/camera_controller_0/inst/cr/address_reg_rep/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_12MHz_design_1_clk_wiz_0_0 rise edge)
                                                     83.333    83.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    83.333 r  design_1_i/microblaze_0_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2339, routed)        1.683    85.016    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    81.322 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    83.245    design_1_i/clk_wiz_0/inst/clk_12MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    83.336 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=83, routed)          1.624    84.960    design_1_i/camera_controller_0/inst/cr/clk
    RAMB18_X3Y42         RAMB18E1                                     r  design_1_i/camera_controller_0/inst/cr/address_reg_rep/CLKARDCLK
                         clock pessimism              0.000    84.960    
                         clock uncertainty           -0.494    84.467    
    RAMB18_X3Y42         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    83.901    design_1_i/camera_controller_0/inst/cr/address_reg_rep
  -------------------------------------------------------------------
                         required time                         83.901    
                         arrival time                         -84.262    
  -------------------------------------------------------------------
                         slack                                 -0.362    

Slack (VIOLATED) :        -0.359ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_ctrl_out/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_microblaze_0_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/camera_controller_0/inst/cr/address_reg_rep/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_12MHz_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12MHz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_12MHz_design_1_clk_wiz_0_0 rise@83.333ns - clk_out1_design_1_microblaze_0_clk_wiz_1_0 rise@80.000ns)
  Data Path Delay:        5.164ns  (logic 0.715ns (13.845%)  route 4.449ns (86.155%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.532ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.627ns = ( 84.960 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.905ns = ( 79.095 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.494ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.310ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_microblaze_0_clk_wiz_1_0 rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    80.000    design_1_i/microblaze_0_clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    81.482 r  design_1_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    82.715    design_1_i/microblaze_0_clk_wiz_1/inst/clk_in1_design_1_microblaze_0_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    75.645 r  design_1_i/microblaze_0_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    77.364    design_1_i/microblaze_0_clk_wiz_1/inst/clk_out1_design_1_microblaze_0_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    77.460 r  design_1_i/microblaze_0_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2339, routed)        1.635    79.095    design_1_i/axi_gpio_ctrl_out/U0/gpio_core_1/s_axi_aclk
    SLICE_X37Y85         FDRE                                         r  design_1_i/axi_gpio_ctrl_out/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y85         FDRE (Prop_fdre_C_Q)         0.419    79.514 f  design_1_i/axi_gpio_ctrl_out/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[7]/Q
                         net (fo=18, routed)          2.856    82.370    design_1_i/camera_controller_0/inst/cr/resend
    SLICE_X82Y105        LUT3 (Prop_lut3_I2_O)        0.296    82.666 r  design_1_i/camera_controller_0/inst/cr/address_reg_rep_i_3/O
                         net (fo=1, routed)           1.593    84.259    design_1_i/camera_controller_0/inst/cr/address_reg_rep_i_3_n_0
    RAMB18_X3Y42         RAMB18E1                                     r  design_1_i/camera_controller_0/inst/cr/address_reg_rep/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_12MHz_design_1_clk_wiz_0_0 rise edge)
                                                     83.333    83.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    83.333 r  design_1_i/microblaze_0_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2339, routed)        1.683    85.016    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    81.322 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    83.245    design_1_i/clk_wiz_0/inst/clk_12MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    83.336 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=83, routed)          1.624    84.960    design_1_i/camera_controller_0/inst/cr/clk
    RAMB18_X3Y42         RAMB18E1                                     r  design_1_i/camera_controller_0/inst/cr/address_reg_rep/CLKARDCLK
                         clock pessimism              0.000    84.960    
                         clock uncertainty           -0.494    84.467    
    RAMB18_X3Y42         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    83.901    design_1_i/camera_controller_0/inst/cr/address_reg_rep
  -------------------------------------------------------------------
                         required time                         83.901    
                         arrival time                         -84.259    
  -------------------------------------------------------------------
                         slack                                 -0.359    

Slack (VIOLATED) :        -0.348ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_ctrl_out/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_microblaze_0_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/camera_controller_0/inst/cr/address_reg_rep/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_12MHz_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12MHz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_12MHz_design_1_clk_wiz_0_0 rise@83.333ns - clk_out1_design_1_microblaze_0_clk_wiz_1_0 rise@80.000ns)
  Data Path Delay:        5.153ns  (logic 0.715ns (13.876%)  route 4.438ns (86.124%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.532ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.627ns = ( 84.960 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.905ns = ( 79.095 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.494ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.310ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_microblaze_0_clk_wiz_1_0 rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    80.000    design_1_i/microblaze_0_clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    81.482 r  design_1_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    82.715    design_1_i/microblaze_0_clk_wiz_1/inst/clk_in1_design_1_microblaze_0_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    75.645 r  design_1_i/microblaze_0_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    77.364    design_1_i/microblaze_0_clk_wiz_1/inst/clk_out1_design_1_microblaze_0_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    77.460 r  design_1_i/microblaze_0_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2339, routed)        1.635    79.095    design_1_i/axi_gpio_ctrl_out/U0/gpio_core_1/s_axi_aclk
    SLICE_X37Y85         FDRE                                         r  design_1_i/axi_gpio_ctrl_out/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y85         FDRE (Prop_fdre_C_Q)         0.419    79.514 f  design_1_i/axi_gpio_ctrl_out/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[7]/Q
                         net (fo=18, routed)          2.843    82.357    design_1_i/camera_controller_0/inst/cr/resend
    SLICE_X81Y105        LUT3 (Prop_lut3_I2_O)        0.296    82.653 r  design_1_i/camera_controller_0/inst/cr/address_reg_rep_i_8/O
                         net (fo=1, routed)           1.595    84.248    design_1_i/camera_controller_0/inst/cr/address_reg_rep_i_8_n_0
    RAMB18_X3Y42         RAMB18E1                                     r  design_1_i/camera_controller_0/inst/cr/address_reg_rep/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_12MHz_design_1_clk_wiz_0_0 rise edge)
                                                     83.333    83.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    83.333 r  design_1_i/microblaze_0_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2339, routed)        1.683    85.016    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    81.322 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    83.245    design_1_i/clk_wiz_0/inst/clk_12MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    83.336 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=83, routed)          1.624    84.960    design_1_i/camera_controller_0/inst/cr/clk
    RAMB18_X3Y42         RAMB18E1                                     r  design_1_i/camera_controller_0/inst/cr/address_reg_rep/CLKARDCLK
                         clock pessimism              0.000    84.960    
                         clock uncertainty           -0.494    84.467    
    RAMB18_X3Y42         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566    83.901    design_1_i/camera_controller_0/inst/cr/address_reg_rep
  -------------------------------------------------------------------
                         required time                         83.901    
                         arrival time                         -84.248    
  -------------------------------------------------------------------
                         slack                                 -0.348    

Slack (VIOLATED) :        -0.288ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_ctrl_out/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_microblaze_0_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/camera_controller_0/inst/cr/address_reg_rep/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_12MHz_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12MHz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_12MHz_design_1_clk_wiz_0_0 rise@83.333ns - clk_out1_design_1_microblaze_0_clk_wiz_1_0 rise@80.000ns)
  Data Path Delay:        5.094ns  (logic 0.715ns (14.037%)  route 4.379ns (85.963%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.532ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.627ns = ( 84.960 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.905ns = ( 79.095 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.494ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.310ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_microblaze_0_clk_wiz_1_0 rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    80.000    design_1_i/microblaze_0_clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    81.482 r  design_1_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    82.715    design_1_i/microblaze_0_clk_wiz_1/inst/clk_in1_design_1_microblaze_0_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    75.645 r  design_1_i/microblaze_0_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    77.364    design_1_i/microblaze_0_clk_wiz_1/inst/clk_out1_design_1_microblaze_0_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    77.460 r  design_1_i/microblaze_0_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2339, routed)        1.635    79.095    design_1_i/axi_gpio_ctrl_out/U0/gpio_core_1/s_axi_aclk
    SLICE_X37Y85         FDRE                                         r  design_1_i/axi_gpio_ctrl_out/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y85         FDRE (Prop_fdre_C_Q)         0.419    79.514 f  design_1_i/axi_gpio_ctrl_out/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[7]/Q
                         net (fo=18, routed)          2.866    82.380    design_1_i/camera_controller_0/inst/cr/resend
    SLICE_X80Y105        LUT2 (Prop_lut2_I1_O)        0.296    82.676 r  design_1_i/camera_controller_0/inst/cr/address_reg_rep_i_4/O
                         net (fo=1, routed)           1.513    84.189    design_1_i/camera_controller_0/inst/cr/address_reg_rep_i_4_n_0
    RAMB18_X3Y42         RAMB18E1                                     r  design_1_i/camera_controller_0/inst/cr/address_reg_rep/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_12MHz_design_1_clk_wiz_0_0 rise edge)
                                                     83.333    83.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    83.333 r  design_1_i/microblaze_0_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2339, routed)        1.683    85.016    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    81.322 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    83.245    design_1_i/clk_wiz_0/inst/clk_12MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    83.336 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=83, routed)          1.624    84.960    design_1_i/camera_controller_0/inst/cr/clk
    RAMB18_X3Y42         RAMB18E1                                     r  design_1_i/camera_controller_0/inst/cr/address_reg_rep/CLKARDCLK
                         clock pessimism              0.000    84.960    
                         clock uncertainty           -0.494    84.467    
    RAMB18_X3Y42         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    83.901    design_1_i/camera_controller_0/inst/cr/address_reg_rep
  -------------------------------------------------------------------
                         required time                         83.901    
                         arrival time                         -84.189    
  -------------------------------------------------------------------
                         slack                                 -0.288    

Slack (VIOLATED) :        -0.253ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_ctrl_out/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_microblaze_0_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/camera_controller_0/inst/cr/address_reg_rep/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_12MHz_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12MHz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_12MHz_design_1_clk_wiz_0_0 rise@83.333ns - clk_out1_design_1_microblaze_0_clk_wiz_1_0 rise@80.000ns)
  Data Path Delay:        5.059ns  (logic 0.715ns (14.134%)  route 4.344ns (85.866%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.532ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.627ns = ( 84.960 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.905ns = ( 79.095 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.494ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.310ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_microblaze_0_clk_wiz_1_0 rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    80.000    design_1_i/microblaze_0_clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    81.482 r  design_1_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    82.715    design_1_i/microblaze_0_clk_wiz_1/inst/clk_in1_design_1_microblaze_0_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    75.645 r  design_1_i/microblaze_0_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    77.364    design_1_i/microblaze_0_clk_wiz_1/inst/clk_out1_design_1_microblaze_0_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    77.460 r  design_1_i/microblaze_0_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2339, routed)        1.635    79.095    design_1_i/axi_gpio_ctrl_out/U0/gpio_core_1/s_axi_aclk
    SLICE_X37Y85         FDRE                                         r  design_1_i/axi_gpio_ctrl_out/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y85         FDRE (Prop_fdre_C_Q)         0.419    79.514 f  design_1_i/axi_gpio_ctrl_out/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[7]/Q
                         net (fo=18, routed)          2.700    82.215    design_1_i/camera_controller_0/inst/cr/resend
    SLICE_X81Y105        LUT6 (Prop_lut6_I5_O)        0.296    82.510 r  design_1_i/camera_controller_0/inst/cr/address_reg_rep_i_5/O
                         net (fo=1, routed)           1.644    84.154    design_1_i/camera_controller_0/inst/cr/address_reg_rep_i_5_n_0
    RAMB18_X3Y42         RAMB18E1                                     r  design_1_i/camera_controller_0/inst/cr/address_reg_rep/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_12MHz_design_1_clk_wiz_0_0 rise edge)
                                                     83.333    83.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    83.333 r  design_1_i/microblaze_0_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2339, routed)        1.683    85.016    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    81.322 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    83.245    design_1_i/clk_wiz_0/inst/clk_12MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    83.336 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=83, routed)          1.624    84.960    design_1_i/camera_controller_0/inst/cr/clk
    RAMB18_X3Y42         RAMB18E1                                     r  design_1_i/camera_controller_0/inst/cr/address_reg_rep/CLKARDCLK
                         clock pessimism              0.000    84.960    
                         clock uncertainty           -0.494    84.467    
    RAMB18_X3Y42         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    83.901    design_1_i/camera_controller_0/inst/cr/address_reg_rep
  -------------------------------------------------------------------
                         required time                         83.901    
                         arrival time                         -84.154    
  -------------------------------------------------------------------
                         slack                                 -0.253    

Slack (VIOLATED) :        -0.208ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_ctrl_out/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_microblaze_0_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/camera_controller_0/inst/cr/address_reg_rep/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by clk_12MHz_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12MHz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_12MHz_design_1_clk_wiz_0_0 rise@83.333ns - clk_out1_design_1_microblaze_0_clk_wiz_1_0 rise@80.000ns)
  Data Path Delay:        5.136ns  (logic 0.715ns (13.920%)  route 4.421ns (86.080%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.532ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.627ns = ( 84.960 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.905ns = ( 79.095 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.494ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.310ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_microblaze_0_clk_wiz_1_0 rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    80.000    design_1_i/microblaze_0_clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    81.482 r  design_1_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    82.715    design_1_i/microblaze_0_clk_wiz_1/inst/clk_in1_design_1_microblaze_0_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    75.645 r  design_1_i/microblaze_0_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    77.364    design_1_i/microblaze_0_clk_wiz_1/inst/clk_out1_design_1_microblaze_0_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    77.460 r  design_1_i/microblaze_0_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2339, routed)        1.635    79.095    design_1_i/axi_gpio_ctrl_out/U0/gpio_core_1/s_axi_aclk
    SLICE_X37Y85         FDRE                                         r  design_1_i/axi_gpio_ctrl_out/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y85         FDRE (Prop_fdre_C_Q)         0.419    79.514 r  design_1_i/axi_gpio_ctrl_out/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[7]/Q
                         net (fo=18, routed)          2.849    82.363    design_1_i/camera_controller_0/inst/ic/resend
    SLICE_X82Y107        LUT2 (Prop_lut2_I0_O)        0.296    82.659 r  design_1_i/camera_controller_0/inst/ic/address_reg_rep_i_1/O
                         net (fo=1, routed)           1.573    84.232    design_1_i/camera_controller_0/inst/cr/address_reg_rep_0
    RAMB18_X3Y42         RAMB18E1                                     r  design_1_i/camera_controller_0/inst/cr/address_reg_rep/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_12MHz_design_1_clk_wiz_0_0 rise edge)
                                                     83.333    83.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    83.333 r  design_1_i/microblaze_0_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2339, routed)        1.683    85.016    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    81.322 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    83.245    design_1_i/clk_wiz_0/inst/clk_12MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    83.336 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=83, routed)          1.624    84.960    design_1_i/camera_controller_0/inst/cr/clk
    RAMB18_X3Y42         RAMB18E1                                     r  design_1_i/camera_controller_0/inst/cr/address_reg_rep/CLKARDCLK
                         clock pessimism              0.000    84.960    
                         clock uncertainty           -0.494    84.467    
    RAMB18_X3Y42         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ENARDEN)
                                                     -0.443    84.024    design_1_i/camera_controller_0/inst/cr/address_reg_rep
  -------------------------------------------------------------------
                         required time                         84.024    
                         arrival time                         -84.232    
  -------------------------------------------------------------------
                         slack                                 -0.208    

Slack (VIOLATED) :        -0.133ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_ctrl_out/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_microblaze_0_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/camera_controller_0/inst/cr/address_reg_rep/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_12MHz_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12MHz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_12MHz_design_1_clk_wiz_0_0 rise@83.333ns - clk_out1_design_1_microblaze_0_clk_wiz_1_0 rise@80.000ns)
  Data Path Delay:        4.938ns  (logic 0.715ns (14.479%)  route 4.223ns (85.521%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.532ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.627ns = ( 84.960 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.905ns = ( 79.095 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.494ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.310ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_microblaze_0_clk_wiz_1_0 rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    80.000    design_1_i/microblaze_0_clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    81.482 r  design_1_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    82.715    design_1_i/microblaze_0_clk_wiz_1/inst/clk_in1_design_1_microblaze_0_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    75.645 r  design_1_i/microblaze_0_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    77.364    design_1_i/microblaze_0_clk_wiz_1/inst/clk_out1_design_1_microblaze_0_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    77.460 r  design_1_i/microblaze_0_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2339, routed)        1.635    79.095    design_1_i/axi_gpio_ctrl_out/U0/gpio_core_1/s_axi_aclk
    SLICE_X37Y85         FDRE                                         r  design_1_i/axi_gpio_ctrl_out/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y85         FDRE (Prop_fdre_C_Q)         0.419    79.514 f  design_1_i/axi_gpio_ctrl_out/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[7]/Q
                         net (fo=18, routed)          2.776    82.291    design_1_i/camera_controller_0/inst/cr/resend
    SLICE_X81Y104        LUT5 (Prop_lut5_I4_O)        0.296    82.587 r  design_1_i/camera_controller_0/inst/cr/address_reg_rep_i_6/O
                         net (fo=1, routed)           1.447    84.034    design_1_i/camera_controller_0/inst/cr/address_reg_rep_i_6_n_0
    RAMB18_X3Y42         RAMB18E1                                     r  design_1_i/camera_controller_0/inst/cr/address_reg_rep/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_12MHz_design_1_clk_wiz_0_0 rise edge)
                                                     83.333    83.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    83.333 r  design_1_i/microblaze_0_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2339, routed)        1.683    85.016    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    81.322 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    83.245    design_1_i/clk_wiz_0/inst/clk_12MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    83.336 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=83, routed)          1.624    84.960    design_1_i/camera_controller_0/inst/cr/clk
    RAMB18_X3Y42         RAMB18E1                                     r  design_1_i/camera_controller_0/inst/cr/address_reg_rep/CLKARDCLK
                         clock pessimism              0.000    84.960    
                         clock uncertainty           -0.494    84.467    
    RAMB18_X3Y42         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    83.901    design_1_i/camera_controller_0/inst/cr/address_reg_rep
  -------------------------------------------------------------------
                         required time                         83.901    
                         arrival time                         -84.033    
  -------------------------------------------------------------------
                         slack                                 -0.133    

Slack (MET) :             0.089ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_ctrl_out/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_microblaze_0_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/camera_controller_0/inst/cr/address_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_12MHz_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12MHz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_12MHz_design_1_clk_wiz_0_0 rise@83.333ns - clk_out1_design_1_microblaze_0_clk_wiz_1_0 rise@80.000ns)
  Data Path Delay:        4.552ns  (logic 0.419ns (9.205%)  route 4.133ns (90.795%))
  Logic Levels:           0  
  Clock Path Skew:        2.497ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.593ns = ( 84.926 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.905ns = ( 79.095 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.494ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.310ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_microblaze_0_clk_wiz_1_0 rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    80.000    design_1_i/microblaze_0_clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    81.482 r  design_1_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    82.715    design_1_i/microblaze_0_clk_wiz_1/inst/clk_in1_design_1_microblaze_0_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    75.645 r  design_1_i/microblaze_0_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    77.364    design_1_i/microblaze_0_clk_wiz_1/inst/clk_out1_design_1_microblaze_0_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    77.460 r  design_1_i/microblaze_0_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2339, routed)        1.635    79.095    design_1_i/axi_gpio_ctrl_out/U0/gpio_core_1/s_axi_aclk
    SLICE_X37Y85         FDRE                                         r  design_1_i/axi_gpio_ctrl_out/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y85         FDRE (Prop_fdre_C_Q)         0.419    79.514 r  design_1_i/axi_gpio_ctrl_out/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[7]/Q
                         net (fo=18, routed)          4.133    83.647    design_1_i/camera_controller_0/inst/cr/resend
    SLICE_X80Y105        FDRE                                         r  design_1_i/camera_controller_0/inst/cr/address_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_12MHz_design_1_clk_wiz_0_0 rise edge)
                                                     83.333    83.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    83.333 r  design_1_i/microblaze_0_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2339, routed)        1.683    85.016    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    81.322 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    83.245    design_1_i/clk_wiz_0/inst/clk_12MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    83.336 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=83, routed)          1.590    84.926    design_1_i/camera_controller_0/inst/cr/clk
    SLICE_X80Y105        FDRE                                         r  design_1_i/camera_controller_0/inst/cr/address_reg[3]/C
                         clock pessimism              0.000    84.926    
                         clock uncertainty           -0.494    84.432    
    SLICE_X80Y105        FDRE (Setup_fdre_C_R)       -0.696    83.736    design_1_i/camera_controller_0/inst/cr/address_reg[3]
  -------------------------------------------------------------------
                         required time                         83.736    
                         arrival time                         -83.647    
  -------------------------------------------------------------------
                         slack                                  0.089    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_ctrl_out/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_microblaze_0_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/camera_controller_0/inst/cr/address_reg_rep/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_12MHz_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12MHz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_12MHz_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_microblaze_0_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        4.272ns  (logic 0.576ns (13.483%)  route 3.696ns (86.517%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.753ns
    Source Clock Delay      (SCD):    -1.506ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.494ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.310ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_microblaze_0_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/microblaze_0_clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  design_1_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    design_1_i/microblaze_0_clk_wiz_1/inst/clk_in1_design_1_microblaze_0_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  design_1_i/microblaze_0_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    design_1_i/microblaze_0_clk_wiz_1/inst/clk_out1_design_1_microblaze_0_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  design_1_i/microblaze_0_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2339, routed)        1.514    -1.506    design_1_i/axi_gpio_ctrl_out/U0/gpio_core_1/s_axi_aclk
    SLICE_X37Y85         FDRE                                         r  design_1_i/axi_gpio_ctrl_out/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y85         FDRE (Prop_fdre_C_Q)         0.337    -1.169 f  design_1_i/axi_gpio_ctrl_out/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[7]/Q
                         net (fo=18, routed)          2.418     1.249    design_1_i/camera_controller_0/inst/cr/resend
    SLICE_X81Y104        LUT5 (Prop_lut5_I4_O)        0.239     1.488 r  design_1_i/camera_controller_0/inst/cr/address_reg_rep_i_6/O
                         net (fo=1, routed)           1.278     2.766    design_1_i/camera_controller_0/inst/cr/address_reg_rep_i_6_n_0
    RAMB18_X3Y42         RAMB18E1                                     r  design_1_i/camera_controller_0/inst/cr/address_reg_rep/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_12MHz_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/microblaze_0_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2339, routed)        1.809     1.809    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    design_1_i/clk_wiz_0/inst/clk_12MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=83, routed)          1.751     1.753    design_1_i/camera_controller_0/inst/cr/clk
    RAMB18_X3Y42         RAMB18E1                                     r  design_1_i/camera_controller_0/inst/cr/address_reg_rep/CLKARDCLK
                         clock pessimism              0.000     1.753    
                         clock uncertainty            0.494     2.247    
    RAMB18_X3Y42         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.360     2.607    design_1_i/camera_controller_0/inst/cr/address_reg_rep
  -------------------------------------------------------------------
                         required time                         -2.607    
                         arrival time                           2.766    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_ctrl_out/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_microblaze_0_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/camera_controller_0/inst/cr/address_reg_rep/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_12MHz_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12MHz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12MHz_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_microblaze_0_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.383ns  (logic 0.226ns (9.485%)  route 2.157ns (90.515%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.511ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.913ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.494ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.310ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_microblaze_0_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/microblaze_0_clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/microblaze_0_clk_wiz_1/inst/clk_in1_design_1_microblaze_0_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/microblaze_0_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/microblaze_0_clk_wiz_1/inst/clk_out1_design_1_microblaze_0_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/microblaze_0_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2339, routed)        0.566    -0.598    design_1_i/axi_gpio_ctrl_out/U0/gpio_core_1/s_axi_aclk
    SLICE_X37Y85         FDRE                                         r  design_1_i/axi_gpio_ctrl_out/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y85         FDRE (Prop_fdre_C_Q)         0.128    -0.470 f  design_1_i/axi_gpio_ctrl_out/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[7]/Q
                         net (fo=18, routed)          1.408     0.938    design_1_i/camera_controller_0/inst/cr/resend
    SLICE_X81Y105        LUT6 (Prop_lut6_I5_O)        0.098     1.036 r  design_1_i/camera_controller_0/inst/cr/address_reg_rep_i_5/O
                         net (fo=1, routed)           0.749     1.784    design_1_i/camera_controller_0/inst/cr/address_reg_rep_i_5_n_0
    RAMB18_X3Y42         RAMB18E1                                     r  design_1_i/camera_controller_0/inst/cr/address_reg_rep/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_12MHz_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/microblaze_0_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2339, routed)        0.898     0.898    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    design_1_i/clk_wiz_0/inst/clk_12MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=83, routed)          0.911     0.913    design_1_i/camera_controller_0/inst/cr/clk
    RAMB18_X3Y42         RAMB18E1                                     r  design_1_i/camera_controller_0/inst/cr/address_reg_rep/CLKARDCLK
                         clock pessimism              0.000     0.913    
                         clock uncertainty            0.494     1.407    
    RAMB18_X3Y42         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     1.590    design_1_i/camera_controller_0/inst/cr/address_reg_rep
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_ctrl_out/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_microblaze_0_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/camera_controller_0/inst/cr/address_reg_rep/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_12MHz_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12MHz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12MHz_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_microblaze_0_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.413ns  (logic 0.226ns (9.365%)  route 2.187ns (90.635%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.511ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.913ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.494ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.310ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_microblaze_0_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/microblaze_0_clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/microblaze_0_clk_wiz_1/inst/clk_in1_design_1_microblaze_0_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/microblaze_0_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/microblaze_0_clk_wiz_1/inst/clk_out1_design_1_microblaze_0_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/microblaze_0_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2339, routed)        0.566    -0.598    design_1_i/axi_gpio_ctrl_out/U0/gpio_core_1/s_axi_aclk
    SLICE_X37Y85         FDRE                                         r  design_1_i/axi_gpio_ctrl_out/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y85         FDRE (Prop_fdre_C_Q)         0.128    -0.470 f  design_1_i/axi_gpio_ctrl_out/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[7]/Q
                         net (fo=18, routed)          1.431     0.960    design_1_i/camera_controller_0/inst/cr/resend
    SLICE_X82Y105        LUT4 (Prop_lut4_I3_O)        0.098     1.058 r  design_1_i/camera_controller_0/inst/cr/address_reg_rep_i_2/O
                         net (fo=1, routed)           0.756     1.815    design_1_i/camera_controller_0/inst/cr/address_reg_rep_i_2_n_0
    RAMB18_X3Y42         RAMB18E1                                     r  design_1_i/camera_controller_0/inst/cr/address_reg_rep/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_12MHz_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/microblaze_0_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2339, routed)        0.898     0.898    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    design_1_i/clk_wiz_0/inst/clk_12MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=83, routed)          0.911     0.913    design_1_i/camera_controller_0/inst/cr/clk
    RAMB18_X3Y42         RAMB18E1                                     r  design_1_i/camera_controller_0/inst/cr/address_reg_rep/CLKARDCLK
                         clock pessimism              0.000     0.913    
                         clock uncertainty            0.494     1.407    
    RAMB18_X3Y42         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183     1.590    design_1_i/camera_controller_0/inst/cr/address_reg_rep
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_ctrl_out/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_microblaze_0_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/camera_controller_0/inst/cr/address_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_12MHz_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12MHz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12MHz_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_microblaze_0_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.131ns  (logic 0.128ns (6.008%)  route 2.003ns (93.992%))
  Logic Levels:           0  
  Clock Path Skew:        1.474ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.875ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.494ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.310ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_microblaze_0_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/microblaze_0_clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/microblaze_0_clk_wiz_1/inst/clk_in1_design_1_microblaze_0_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/microblaze_0_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/microblaze_0_clk_wiz_1/inst/clk_out1_design_1_microblaze_0_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/microblaze_0_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2339, routed)        0.566    -0.598    design_1_i/axi_gpio_ctrl_out/U0/gpio_core_1/s_axi_aclk
    SLICE_X37Y85         FDRE                                         r  design_1_i/axi_gpio_ctrl_out/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y85         FDRE (Prop_fdre_C_Q)         0.128    -0.470 r  design_1_i/axi_gpio_ctrl_out/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[7]/Q
                         net (fo=18, routed)          2.003     1.532    design_1_i/camera_controller_0/inst/cr/resend
    SLICE_X82Y105        FDRE                                         r  design_1_i/camera_controller_0/inst/cr/address_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_12MHz_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/microblaze_0_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2339, routed)        0.898     0.898    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    design_1_i/clk_wiz_0/inst/clk_12MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=83, routed)          0.873     0.875    design_1_i/camera_controller_0/inst/cr/clk
    SLICE_X82Y105        FDRE                                         r  design_1_i/camera_controller_0/inst/cr/address_reg[6]/C
                         clock pessimism              0.000     0.875    
                         clock uncertainty            0.494     1.369    
    SLICE_X82Y105        FDRE (Hold_fdre_C_R)        -0.071     1.298    design_1_i/camera_controller_0/inst/cr/address_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.298    
                         arrival time                           1.532    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_ctrl_out/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_microblaze_0_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/camera_controller_0/inst/cr/address_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_12MHz_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12MHz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12MHz_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_microblaze_0_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.131ns  (logic 0.128ns (6.008%)  route 2.003ns (93.992%))
  Logic Levels:           0  
  Clock Path Skew:        1.474ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.875ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.494ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.310ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_microblaze_0_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/microblaze_0_clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/microblaze_0_clk_wiz_1/inst/clk_in1_design_1_microblaze_0_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/microblaze_0_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/microblaze_0_clk_wiz_1/inst/clk_out1_design_1_microblaze_0_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/microblaze_0_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2339, routed)        0.566    -0.598    design_1_i/axi_gpio_ctrl_out/U0/gpio_core_1/s_axi_aclk
    SLICE_X37Y85         FDRE                                         r  design_1_i/axi_gpio_ctrl_out/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y85         FDRE (Prop_fdre_C_Q)         0.128    -0.470 r  design_1_i/axi_gpio_ctrl_out/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[7]/Q
                         net (fo=18, routed)          2.003     1.532    design_1_i/camera_controller_0/inst/cr/resend
    SLICE_X82Y105        FDRE                                         r  design_1_i/camera_controller_0/inst/cr/address_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_12MHz_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/microblaze_0_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2339, routed)        0.898     0.898    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    design_1_i/clk_wiz_0/inst/clk_12MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=83, routed)          0.873     0.875    design_1_i/camera_controller_0/inst/cr/clk
    SLICE_X82Y105        FDRE                                         r  design_1_i/camera_controller_0/inst/cr/address_reg[7]/C
                         clock pessimism              0.000     0.875    
                         clock uncertainty            0.494     1.369    
    SLICE_X82Y105        FDRE (Hold_fdre_C_R)        -0.071     1.298    design_1_i/camera_controller_0/inst/cr/address_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.298    
                         arrival time                           1.532    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_ctrl_out/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_microblaze_0_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/camera_controller_0/inst/cr/address_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_12MHz_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12MHz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12MHz_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_microblaze_0_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.155ns  (logic 0.128ns (5.940%)  route 2.027ns (94.060%))
  Logic Levels:           0  
  Clock Path Skew:        1.470ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.871ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.494ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.310ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_microblaze_0_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/microblaze_0_clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/microblaze_0_clk_wiz_1/inst/clk_in1_design_1_microblaze_0_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/microblaze_0_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/microblaze_0_clk_wiz_1/inst/clk_out1_design_1_microblaze_0_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/microblaze_0_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2339, routed)        0.566    -0.598    design_1_i/axi_gpio_ctrl_out/U0/gpio_core_1/s_axi_aclk
    SLICE_X37Y85         FDRE                                         r  design_1_i/axi_gpio_ctrl_out/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y85         FDRE (Prop_fdre_C_Q)         0.128    -0.470 r  design_1_i/axi_gpio_ctrl_out/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[7]/Q
                         net (fo=18, routed)          2.027     1.557    design_1_i/camera_controller_0/inst/cr/resend
    SLICE_X80Y105        FDRE                                         r  design_1_i/camera_controller_0/inst/cr/address_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_12MHz_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/microblaze_0_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2339, routed)        0.898     0.898    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    design_1_i/clk_wiz_0/inst/clk_12MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=83, routed)          0.869     0.871    design_1_i/camera_controller_0/inst/cr/clk
    SLICE_X80Y105        FDRE                                         r  design_1_i/camera_controller_0/inst/cr/address_reg[3]/C
                         clock pessimism              0.000     0.871    
                         clock uncertainty            0.494     1.365    
    SLICE_X80Y105        FDRE (Hold_fdre_C_R)        -0.044     1.321    design_1_i/camera_controller_0/inst/cr/address_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.321    
                         arrival time                           1.557    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_ctrl_out/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_microblaze_0_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/camera_controller_0/inst/cr/address_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_12MHz_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12MHz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12MHz_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_microblaze_0_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.155ns  (logic 0.128ns (5.940%)  route 2.027ns (94.060%))
  Logic Levels:           0  
  Clock Path Skew:        1.470ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.871ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.494ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.310ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_microblaze_0_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/microblaze_0_clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/microblaze_0_clk_wiz_1/inst/clk_in1_design_1_microblaze_0_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/microblaze_0_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/microblaze_0_clk_wiz_1/inst/clk_out1_design_1_microblaze_0_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/microblaze_0_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2339, routed)        0.566    -0.598    design_1_i/axi_gpio_ctrl_out/U0/gpio_core_1/s_axi_aclk
    SLICE_X37Y85         FDRE                                         r  design_1_i/axi_gpio_ctrl_out/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y85         FDRE (Prop_fdre_C_Q)         0.128    -0.470 r  design_1_i/axi_gpio_ctrl_out/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[7]/Q
                         net (fo=18, routed)          2.027     1.557    design_1_i/camera_controller_0/inst/cr/resend
    SLICE_X80Y105        FDRE                                         r  design_1_i/camera_controller_0/inst/cr/address_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_12MHz_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/microblaze_0_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2339, routed)        0.898     0.898    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    design_1_i/clk_wiz_0/inst/clk_12MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=83, routed)          0.869     0.871    design_1_i/camera_controller_0/inst/cr/clk
    SLICE_X80Y105        FDRE                                         r  design_1_i/camera_controller_0/inst/cr/address_reg[4]/C
                         clock pessimism              0.000     0.871    
                         clock uncertainty            0.494     1.365    
    SLICE_X80Y105        FDRE (Hold_fdre_C_R)        -0.044     1.321    design_1_i/camera_controller_0/inst/cr/address_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.321    
                         arrival time                           1.557    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_ctrl_out/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_microblaze_0_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/camera_controller_0/inst/cr/address_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_12MHz_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12MHz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12MHz_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_microblaze_0_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.155ns  (logic 0.128ns (5.940%)  route 2.027ns (94.060%))
  Logic Levels:           0  
  Clock Path Skew:        1.470ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.871ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.494ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.310ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_microblaze_0_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/microblaze_0_clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/microblaze_0_clk_wiz_1/inst/clk_in1_design_1_microblaze_0_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/microblaze_0_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/microblaze_0_clk_wiz_1/inst/clk_out1_design_1_microblaze_0_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/microblaze_0_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2339, routed)        0.566    -0.598    design_1_i/axi_gpio_ctrl_out/U0/gpio_core_1/s_axi_aclk
    SLICE_X37Y85         FDRE                                         r  design_1_i/axi_gpio_ctrl_out/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y85         FDRE (Prop_fdre_C_Q)         0.128    -0.470 r  design_1_i/axi_gpio_ctrl_out/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[7]/Q
                         net (fo=18, routed)          2.027     1.557    design_1_i/camera_controller_0/inst/cr/resend
    SLICE_X80Y105        FDRE                                         r  design_1_i/camera_controller_0/inst/cr/address_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_12MHz_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/microblaze_0_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2339, routed)        0.898     0.898    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    design_1_i/clk_wiz_0/inst/clk_12MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=83, routed)          0.869     0.871    design_1_i/camera_controller_0/inst/cr/clk
    SLICE_X80Y105        FDRE                                         r  design_1_i/camera_controller_0/inst/cr/address_reg[5]/C
                         clock pessimism              0.000     0.871    
                         clock uncertainty            0.494     1.365    
    SLICE_X80Y105        FDRE (Hold_fdre_C_R)        -0.044     1.321    design_1_i/camera_controller_0/inst/cr/address_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.321    
                         arrival time                           1.557    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_ctrl_out/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_microblaze_0_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/camera_controller_0/inst/cr/address_reg_rep/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_12MHz_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12MHz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_12MHz_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_microblaze_0_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        4.352ns  (logic 0.576ns (13.236%)  route 3.776ns (86.764%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        3.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.753ns
    Source Clock Delay      (SCD):    -1.506ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.494ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.310ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_microblaze_0_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/microblaze_0_clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  design_1_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    design_1_i/microblaze_0_clk_wiz_1/inst/clk_in1_design_1_microblaze_0_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  design_1_i/microblaze_0_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    design_1_i/microblaze_0_clk_wiz_1/inst/clk_out1_design_1_microblaze_0_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  design_1_i/microblaze_0_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2339, routed)        1.514    -1.506    design_1_i/axi_gpio_ctrl_out/U0/gpio_core_1/s_axi_aclk
    SLICE_X37Y85         FDRE                                         r  design_1_i/axi_gpio_ctrl_out/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y85         FDRE (Prop_fdre_C_Q)         0.337    -1.169 f  design_1_i/axi_gpio_ctrl_out/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[7]/Q
                         net (fo=18, routed)          2.468     1.299    design_1_i/camera_controller_0/inst/cr/resend
    SLICE_X80Y105        LUT2 (Prop_lut2_I1_O)        0.239     1.538 r  design_1_i/camera_controller_0/inst/cr/address_reg_rep_i_4/O
                         net (fo=1, routed)           1.308     2.845    design_1_i/camera_controller_0/inst/cr/address_reg_rep_i_4_n_0
    RAMB18_X3Y42         RAMB18E1                                     r  design_1_i/camera_controller_0/inst/cr/address_reg_rep/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_12MHz_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/microblaze_0_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2339, routed)        1.809     1.809    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    design_1_i/clk_wiz_0/inst/clk_12MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=83, routed)          1.751     1.753    design_1_i/camera_controller_0/inst/cr/clk
    RAMB18_X3Y42         RAMB18E1                                     r  design_1_i/camera_controller_0/inst/cr/address_reg_rep/CLKARDCLK
                         clock pessimism              0.000     1.753    
                         clock uncertainty            0.494     2.247    
    RAMB18_X3Y42         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.360     2.607    design_1_i/camera_controller_0/inst/cr/address_reg_rep
  -------------------------------------------------------------------
                         required time                         -2.607    
                         arrival time                           2.845    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_ctrl_out/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_microblaze_0_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/camera_controller_0/inst/cr/address_reg_rep/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_12MHz_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12MHz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12MHz_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_microblaze_0_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.428ns  (logic 0.226ns (9.307%)  route 2.202ns (90.693%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.511ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.913ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.494ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.310ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_microblaze_0_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/microblaze_0_clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/microblaze_0_clk_wiz_1/inst/clk_in1_design_1_microblaze_0_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/microblaze_0_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/microblaze_0_clk_wiz_1/inst/clk_out1_design_1_microblaze_0_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/microblaze_0_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2339, routed)        0.566    -0.598    design_1_i/axi_gpio_ctrl_out/U0/gpio_core_1/s_axi_aclk
    SLICE_X37Y85         FDRE                                         r  design_1_i/axi_gpio_ctrl_out/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y85         FDRE (Prop_fdre_C_Q)         0.128    -0.470 f  design_1_i/axi_gpio_ctrl_out/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[7]/Q
                         net (fo=18, routed)          1.453     0.983    design_1_i/camera_controller_0/inst/cr/resend
    SLICE_X82Y105        LUT3 (Prop_lut3_I2_O)        0.098     1.081 r  design_1_i/camera_controller_0/inst/cr/address_reg_rep_i_3/O
                         net (fo=1, routed)           0.749     1.830    design_1_i/camera_controller_0/inst/cr/address_reg_rep_i_3_n_0
    RAMB18_X3Y42         RAMB18E1                                     r  design_1_i/camera_controller_0/inst/cr/address_reg_rep/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_12MHz_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/microblaze_0_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2339, routed)        0.898     0.898    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    design_1_i/clk_wiz_0/inst/clk_12MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=83, routed)          0.911     0.913    design_1_i/camera_controller_0/inst/cr/clk
    RAMB18_X3Y42         RAMB18E1                                     r  design_1_i/camera_controller_0/inst/cr/address_reg_rep/CLKARDCLK
                         clock pessimism              0.000     0.913    
                         clock uncertainty            0.494     1.407    
    RAMB18_X3Y42         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     1.590    design_1_i/camera_controller_0/inst/cr/address_reg_rep
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.240    





