// Seed: 1904153211
module module_0 (
    output wand  id_0,
    input  uwire id_1,
    output uwire id_2,
    input  tri0  id_3
);
  assign id_2 = -1;
endmodule
module module_1 (
    output tri id_0,
    input tri0 id_1,
    input wand id_2,
    input wire id_3,
    output uwire id_4,
    output tri1 id_5,
    input supply0 id_6
    , id_11, id_12,
    output tri id_7,
    output wand id_8,
    output supply0 id_9
);
  logic [1 'b0 : 1  /  1  +  -1] id_13;
  module_0 modCall_1 (
      id_0,
      id_3,
      id_8,
      id_3
  );
  assign modCall_1.id_0 = 0;
endmodule
