{
  "module_name": "r8a779f0-cpg-mssr.c",
  "hash_id": "8399028d2d6fd40a7cdbfd99c99d38014f350dceddd3a868d6e6806e8e70f30a",
  "original_prompt": "Ingested from linux-6.6.14/drivers/clk/renesas/r8a779f0-cpg-mssr.c",
  "human_readable_source": "\n \n\n#include <linux/bitfield.h>\n#include <linux/clk.h>\n#include <linux/clk-provider.h>\n#include <linux/device.h>\n#include <linux/err.h>\n#include <linux/kernel.h>\n#include <linux/soc/renesas/rcar-rst.h>\n\n#include <dt-bindings/clock/r8a779f0-cpg-mssr.h>\n\n#include \"renesas-cpg-mssr.h\"\n#include \"rcar-gen4-cpg.h\"\n\nenum clk_ids {\n\t \n\tLAST_DT_CORE_CLK = R8A779F0_CLK_R,\n\n\t \n\tCLK_EXTAL,\n\tCLK_EXTALR,\n\n\t \n\tCLK_MAIN,\n\tCLK_PLL1,\n\tCLK_PLL2,\n\tCLK_PLL3,\n\tCLK_PLL5,\n\tCLK_PLL6,\n\tCLK_PLL1_DIV2,\n\tCLK_PLL2_DIV2,\n\tCLK_PLL3_DIV2,\n\tCLK_PLL5_DIV2,\n\tCLK_PLL5_DIV4,\n\tCLK_PLL6_DIV2,\n\tCLK_S0,\n\tCLK_SASYNCPER,\n\tCLK_SDSRC,\n\tCLK_RPCSRC,\n\tCLK_OCO,\n\n\t \n\tMOD_CLK_BASE\n};\n\nstatic const struct cpg_core_clk r8a779f0_core_clks[] __initconst = {\n\t \n\tDEF_INPUT(\"extal\",\tCLK_EXTAL),\n\tDEF_INPUT(\"extalr\",\tCLK_EXTALR),\n\n\t \n\tDEF_BASE(\".main\", CLK_MAIN,\tCLK_TYPE_GEN4_MAIN, CLK_EXTAL),\n\tDEF_BASE(\".pll1\", CLK_PLL1,\tCLK_TYPE_GEN4_PLL1, CLK_MAIN),\n\tDEF_BASE(\".pll2\", CLK_PLL2,\tCLK_TYPE_GEN4_PLL2, CLK_MAIN),\n\tDEF_BASE(\".pll3\", CLK_PLL3,\tCLK_TYPE_GEN4_PLL3, CLK_MAIN),\n\tDEF_BASE(\".pll5\", CLK_PLL5,\tCLK_TYPE_GEN4_PLL5, CLK_MAIN),\n\tDEF_BASE(\".pll6\", CLK_PLL6,\tCLK_TYPE_GEN4_PLL6, CLK_MAIN),\n\n\tDEF_FIXED(\".pll1_div2\",\tCLK_PLL1_DIV2,\tCLK_PLL1,\t2, 1),\n\tDEF_FIXED(\".pll2_div2\",\tCLK_PLL2_DIV2,\tCLK_PLL2,\t2, 1),\n\tDEF_FIXED(\".pll3_div2\",\tCLK_PLL3_DIV2,\tCLK_PLL3,\t2, 1),\n\tDEF_FIXED(\".pll5_div2\",\tCLK_PLL5_DIV2,\tCLK_PLL5,\t2, 1),\n\tDEF_FIXED(\".pll5_div4\",\tCLK_PLL5_DIV4,\tCLK_PLL5_DIV2,\t2, 1),\n\tDEF_FIXED(\".pll6_div2\",\tCLK_PLL6_DIV2,\tCLK_PLL6,\t2, 1),\n\tDEF_FIXED(\".s0\",\tCLK_S0,\t\tCLK_PLL1_DIV2,\t2, 1),\n\n\tDEF_FIXED(\".sasyncper\",\tCLK_SASYNCPER,\tCLK_PLL5_DIV4,\t3, 1),\n\tDEF_BASE(\".sdsrc\",\tCLK_SDSRC,\tCLK_TYPE_GEN4_SDSRC, CLK_PLL5),\n\tDEF_RATE(\".oco\",\tCLK_OCO,\t32768),\n\n\tDEF_BASE(\".rpcsrc\",\tCLK_RPCSRC,\tCLK_TYPE_GEN4_RPCSRC, CLK_PLL5),\n\n\t \n\tDEF_GEN4_Z(\"z0\",\tR8A779F0_CLK_Z0,\tCLK_TYPE_GEN4_Z,\tCLK_PLL2,\t2, 0),\n\tDEF_GEN4_Z(\"z1\",\tR8A779F0_CLK_Z1,\tCLK_TYPE_GEN4_Z,\tCLK_PLL2,\t2, 8),\n\tDEF_FIXED(\"s0d2\",\tR8A779F0_CLK_S0D2,\tCLK_S0,\t\t2, 1),\n\tDEF_FIXED(\"s0d3\",\tR8A779F0_CLK_S0D3,\tCLK_S0,\t\t3, 1),\n\tDEF_FIXED(\"s0d4\",\tR8A779F0_CLK_S0D4,\tCLK_S0,\t\t4, 1),\n\tDEF_FIXED(\"cl16m\",\tR8A779F0_CLK_CL16M,\tCLK_S0,\t\t48, 1),\n\tDEF_FIXED(\"s0d2_mm\",\tR8A779F0_CLK_S0D2_MM,\tCLK_S0,\t\t2, 1),\n\tDEF_FIXED(\"s0d3_mm\",\tR8A779F0_CLK_S0D3_MM,\tCLK_S0,\t\t3, 1),\n\tDEF_FIXED(\"s0d4_mm\",\tR8A779F0_CLK_S0D4_MM,\tCLK_S0,\t\t4, 1),\n\tDEF_FIXED(\"cl16m_mm\",\tR8A779F0_CLK_CL16M_MM,\tCLK_S0,\t\t48, 1),\n\tDEF_FIXED(\"s0d2_rt\",\tR8A779F0_CLK_S0D2_RT,\tCLK_S0,\t\t2, 1),\n\tDEF_FIXED(\"s0d3_rt\",\tR8A779F0_CLK_S0D3_RT,\tCLK_S0,\t\t3, 1),\n\tDEF_FIXED(\"s0d4_rt\",\tR8A779F0_CLK_S0D4_RT,\tCLK_S0,\t\t4, 1),\n\tDEF_FIXED(\"s0d6_rt\",\tR8A779F0_CLK_S0D6_RT,\tCLK_S0,\t\t6, 1),\n\tDEF_FIXED(\"cl16m_rt\",\tR8A779F0_CLK_CL16M_RT,\tCLK_S0,\t\t48, 1),\n\tDEF_FIXED(\"s0d3_per\",\tR8A779F0_CLK_S0D3_PER,\tCLK_S0,\t\t3, 1),\n\tDEF_FIXED(\"s0d6_per\",\tR8A779F0_CLK_S0D6_PER,\tCLK_S0,\t\t6, 1),\n\tDEF_FIXED(\"s0d12_per\",\tR8A779F0_CLK_S0D12_PER,\tCLK_S0,\t\t12, 1),\n\tDEF_FIXED(\"s0d24_per\",\tR8A779F0_CLK_S0D24_PER,\tCLK_S0,\t\t24, 1),\n\tDEF_FIXED(\"cl16m_per\",\tR8A779F0_CLK_CL16M_PER,\tCLK_S0,\t\t48, 1),\n\tDEF_FIXED(\"s0d2_hsc\",\tR8A779F0_CLK_S0D2_HSC,\tCLK_S0,\t\t2, 1),\n\tDEF_FIXED(\"s0d3_hsc\",\tR8A779F0_CLK_S0D3_HSC,\tCLK_S0,\t\t3, 1),\n\tDEF_FIXED(\"s0d4_hsc\",\tR8A779F0_CLK_S0D4_HSC,\tCLK_S0,\t\t4, 1),\n\tDEF_FIXED(\"s0d6_hsc\",\tR8A779F0_CLK_S0D6_HSC,\tCLK_S0,\t\t6, 1),\n\tDEF_FIXED(\"s0d12_hsc\",\tR8A779F0_CLK_S0D12_HSC,\tCLK_S0,\t\t12, 1),\n\tDEF_FIXED(\"cl16m_hsc\",\tR8A779F0_CLK_CL16M_HSC,\tCLK_S0,\t\t48, 1),\n\tDEF_FIXED(\"s0d2_cc\",\tR8A779F0_CLK_S0D2_CC,\tCLK_S0,\t\t2, 1),\n\tDEF_FIXED(\"rsw2\",\tR8A779F0_CLK_RSW2,\tCLK_PLL5_DIV2,\t5, 1),\n\tDEF_FIXED(\"cbfusa\",\tR8A779F0_CLK_CBFUSA,\tCLK_EXTAL,\t2, 1),\n\tDEF_FIXED(\"cpex\",\tR8A779F0_CLK_CPEX,\tCLK_EXTAL,\t2, 1),\n\n\tDEF_FIXED(\"sasyncrt\",\tR8A779F0_CLK_SASYNCRT,\tCLK_PLL5_DIV4,\t48, 1),\n\tDEF_FIXED(\"sasyncperd1\",R8A779F0_CLK_SASYNCPERD1, CLK_SASYNCPER,1, 1),\n\tDEF_FIXED(\"sasyncperd2\",R8A779F0_CLK_SASYNCPERD2, CLK_SASYNCPER,2, 1),\n\tDEF_FIXED(\"sasyncperd4\",R8A779F0_CLK_SASYNCPERD4, CLK_SASYNCPER,4, 1),\n\n\tDEF_GEN4_SDH(\"sd0h\",\tR8A779F0_CLK_SD0H,\tCLK_SDSRC,\t   0x870),\n\tDEF_GEN4_SD(\"sd0\",\tR8A779F0_CLK_SD0,\tR8A779F0_CLK_SD0H, 0x870),\n\n\tDEF_BASE(\"rpc\",\t\tR8A779F0_CLK_RPC,\tCLK_TYPE_GEN4_RPC, CLK_RPCSRC),\n\tDEF_BASE(\"rpcd2\",\tR8A779F0_CLK_RPCD2,\tCLK_TYPE_GEN4_RPCD2, R8A779F0_CLK_RPC),\n\n\tDEF_DIV6P1(\"mso\",\tR8A779F0_CLK_MSO,\tCLK_PLL5_DIV4,\t0x87c),\n\n\tDEF_GEN4_OSC(\"osc\",\tR8A779F0_CLK_OSC,\tCLK_EXTAL,\t8),\n\tDEF_GEN4_MDSEL(\"r\",\tR8A779F0_CLK_R, 29, CLK_EXTALR, 1, CLK_OCO, 1),\n};\n\nstatic const struct mssr_mod_clk r8a779f0_mod_clks[] __initconst = {\n\tDEF_MOD(\"hscif0\",\t514,\tR8A779F0_CLK_SASYNCPERD1),\n\tDEF_MOD(\"hscif1\",\t515,\tR8A779F0_CLK_SASYNCPERD1),\n\tDEF_MOD(\"hscif2\",\t516,\tR8A779F0_CLK_SASYNCPERD1),\n\tDEF_MOD(\"hscif3\",\t517,\tR8A779F0_CLK_SASYNCPERD1),\n\tDEF_MOD(\"i2c0\",\t\t518,\tR8A779F0_CLK_S0D6_PER),\n\tDEF_MOD(\"i2c1\",\t\t519,\tR8A779F0_CLK_S0D6_PER),\n\tDEF_MOD(\"i2c2\",\t\t520,\tR8A779F0_CLK_S0D6_PER),\n\tDEF_MOD(\"i2c3\",\t\t521,\tR8A779F0_CLK_S0D6_PER),\n\tDEF_MOD(\"i2c4\",\t\t522,\tR8A779F0_CLK_S0D6_PER),\n\tDEF_MOD(\"i2c5\",\t\t523,\tR8A779F0_CLK_S0D6_PER),\n\tDEF_MOD(\"msiof0\",\t618,\tR8A779F0_CLK_MSO),\n\tDEF_MOD(\"msiof1\",\t619,\tR8A779F0_CLK_MSO),\n\tDEF_MOD(\"msiof2\",\t620,\tR8A779F0_CLK_MSO),\n\tDEF_MOD(\"msiof3\",\t621,\tR8A779F0_CLK_MSO),\n\tDEF_MOD(\"pcie0\",\t624,\tR8A779F0_CLK_S0D2),\n\tDEF_MOD(\"pcie1\",\t625,\tR8A779F0_CLK_S0D2),\n\tDEF_MOD(\"scif0\",\t702,\tR8A779F0_CLK_SASYNCPERD4),\n\tDEF_MOD(\"scif1\",\t703,\tR8A779F0_CLK_SASYNCPERD4),\n\tDEF_MOD(\"scif3\",\t704,\tR8A779F0_CLK_SASYNCPERD4),\n\tDEF_MOD(\"scif4\",\t705,\tR8A779F0_CLK_SASYNCPERD4),\n\tDEF_MOD(\"sdhi0\",        706,    R8A779F0_CLK_SD0),\n\tDEF_MOD(\"sys-dmac0\",\t709,\tR8A779F0_CLK_S0D3_PER),\n\tDEF_MOD(\"sys-dmac1\",\t710,\tR8A779F0_CLK_S0D3_PER),\n\tDEF_MOD(\"tmu0\",\t\t713,\tR8A779F0_CLK_SASYNCRT),\n\tDEF_MOD(\"tmu1\",\t\t714,\tR8A779F0_CLK_SASYNCPERD2),\n\tDEF_MOD(\"tmu2\",\t\t715,\tR8A779F0_CLK_SASYNCPERD2),\n\tDEF_MOD(\"tmu3\",\t\t716,\tR8A779F0_CLK_SASYNCPERD2),\n\tDEF_MOD(\"tmu4\",\t\t717,\tR8A779F0_CLK_SASYNCPERD2),\n\tDEF_MOD(\"wdt\",\t\t907,\tR8A779F0_CLK_R),\n\tDEF_MOD(\"cmt0\",\t\t910,\tR8A779F0_CLK_R),\n\tDEF_MOD(\"cmt1\",\t\t911,\tR8A779F0_CLK_R),\n\tDEF_MOD(\"cmt2\",\t\t912,\tR8A779F0_CLK_R),\n\tDEF_MOD(\"cmt3\",\t\t913,\tR8A779F0_CLK_R),\n\tDEF_MOD(\"pfc0\",\t\t915,\tR8A779F0_CLK_CL16M),\n\tDEF_MOD(\"tsc\",\t\t919,\tR8A779F0_CLK_CL16M),\n\tDEF_MOD(\"rswitch2\",\t1505,\tR8A779F0_CLK_RSW2),\n\tDEF_MOD(\"ether-serdes\",\t1506,\tR8A779F0_CLK_S0D2_HSC),\n\tDEF_MOD(\"ufs\",\t\t1514,\tR8A779F0_CLK_S0D4_HSC),\n};\n\nstatic const unsigned int r8a779f0_crit_mod_clks[] __initconst = {\n\tMOD_CLK_ID(907),\t \n};\n\n \n \n#define CPG_PLL_CONFIG_INDEX(md)\t((((md) & BIT(14)) >> 13) | \\\n\t\t\t\t\t (((md) & BIT(13)) >> 13))\n\nstatic const struct rcar_gen4_cpg_pll_config cpg_pll_configs[4] = {\n\t \n\t{ 1,\t\t200,\t1,\t150,\t1,\t200,\t1,\t0,\t0,\t200,\t1,\t134,\t1,\t15,\t},\n\t{ 1,\t\t160,\t1,\t120,\t1,\t160,\t1,\t0,\t0,\t160,\t1,\t106,\t1,\t19,\t},\n\t{ 0,\t\t0,\t0,\t0,\t0,\t0,\t0,\t0,\t0,\t0,\t0,\t0,\t0,\t0,\t},\n\t{ 2,\t\t160,\t1,\t120,\t1,\t160,\t1,\t0,\t0,\t160,\t1,\t106,\t1,\t38,\t},\n};\n\nstatic int __init r8a779f0_cpg_mssr_init(struct device *dev)\n{\n\tconst struct rcar_gen4_cpg_pll_config *cpg_pll_config;\n\tu32 cpg_mode;\n\tint error;\n\n\terror = rcar_rst_read_mode_pins(&cpg_mode);\n\tif (error)\n\t\treturn error;\n\n\tcpg_pll_config = &cpg_pll_configs[CPG_PLL_CONFIG_INDEX(cpg_mode)];\n\tif (!cpg_pll_config->extal_div) {\n\t\tdev_err(dev, \"Prohibited setting (cpg_mode=0x%x)\\n\", cpg_mode);\n\t\treturn -EINVAL;\n\t}\n\n\treturn rcar_gen4_cpg_init(cpg_pll_config, CLK_EXTALR, cpg_mode);\n}\n\nconst struct cpg_mssr_info r8a779f0_cpg_mssr_info __initconst = {\n\t \n\t.core_clks = r8a779f0_core_clks,\n\t.num_core_clks = ARRAY_SIZE(r8a779f0_core_clks),\n\t.last_dt_core_clk = LAST_DT_CORE_CLK,\n\t.num_total_core_clks = MOD_CLK_BASE,\n\n\t \n\t.mod_clks = r8a779f0_mod_clks,\n\t.num_mod_clks = ARRAY_SIZE(r8a779f0_mod_clks),\n\t.num_hw_mod_clks = 28 * 32,\n\n\t \n\t.crit_mod_clks = r8a779f0_crit_mod_clks,\n\t.num_crit_mod_clks = ARRAY_SIZE(r8a779f0_crit_mod_clks),\n\n\t \n\t.init = r8a779f0_cpg_mssr_init,\n\t.cpg_clk_register = rcar_gen4_cpg_clk_register,\n\n\t.reg_layout = CLK_REG_LAYOUT_RCAR_GEN4,\n};\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}