# compile vhdl design source files
vhdl xil_defaultlib  "D:/Anul3/proiectSSC/project_3/project_3.srcs/sources_1/imports/sources_1/new/AluExp.vhd"
vhdl xil_defaultlib  "D:/Anul3/proiectSSC/project_3/project_3.srcs/sources_1/imports/sources_1/new/simpleregister.vhd"
vhdl xil_defaultlib  "../../../project_3.srcs/sources_1/imports/sources_1/new/CompareExp.vhd"
vhdl xil_defaultlib  "D:/Anul3/proiectSSC/project_3/project_3.srcs/sources_1/imports/sources_1/new/AlignMantise.vhd"
vhdl xil_defaultlib  "../../../project_3.srcs/sources_1/imports/sources_1/new/Rotunjire.vhd"
vhdl xil_defaultlib  "../../../project_3.srcs/sources_1/imports/sources_1/new/RealiniereMantisa.vhd"
vhdl xil_defaultlib  "../../../project_3.srcs/sources_1/imports/sources_1/new/Normalizare.vhd"
vhdl xil_defaultlib  "../../../project_3.srcs/sources_1/imports/sources_1/new/mux21extend.vhd"
vhdl xil_defaultlib  "../../../project_3.srcs/sources_1/imports/sources_1/new/mux21.vhd"
vhdl xil_defaultlib  "../../../project_3.srcs/sources_1/imports/sources_1/new/ControlUnit.vhd"
vhdl xil_defaultlib  "D:/Anul3/proiectSSC/project_3/project_3.srcs/sources_1/imports/sources_1/new/AluMantise.vhd"
vhdl xil_defaultlib  "D:/Anul3/proiectSSC/project_3/project_3.srcs/sources_1/imports/sources_1/new/AddSubVM.vhd"
vhdl xil_defaultlib  "../../../project_3.srcs/sim_1/imports/projS/AddSubVMTestt.vhd"

# Do not sort compile order
nosort
