{"Source Block": ["hdl/library/axi_logic_analyzer/axi_logic_analyzer_reg.v@94:104@HdlIdDef", "  reg     [15:0]  up_overwrite_data = 0;\n  reg     [15:0]  up_od_pp_n = 0;\n  reg             up_triggered = 0;\n\n  wire    [15:0]  up_input_data;\n  wire            adc_triggered;\n\n  always @(negedge up_rstn or posedge up_clk) begin\n    if (up_rstn == 0) begin\n      up_wack <= 'd0;\n      up_scratch <= 'd0;\n"], "Clone Blocks": [["hdl/library/axi_logic_analyzer/axi_logic_analyzer_reg.v@93:103", "  reg     [15:0]  up_overwrite_enable = 0;\n  reg     [15:0]  up_overwrite_data = 0;\n  reg     [15:0]  up_od_pp_n = 0;\n  reg             up_triggered = 0;\n\n  wire    [15:0]  up_input_data;\n  wire            adc_triggered;\n\n  always @(negedge up_rstn or posedge up_clk) begin\n    if (up_rstn == 0) begin\n      up_wack <= 'd0;\n"]], "Diff Content": {"Delete": [[99, "  wire            adc_triggered;\n"]], "Add": []}}