Running: /usr/LDSS/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -relaunch -intstyle "ise" -incremental -lib "unisims_ver" -lib "unimacro_ver" -lib "xilinxcorelib_ver" -o "/media/Scratch/peadv/Project_LabAdvEl/Core/GridEngine_isim_beh.exe" -prj "/media/Scratch/peadv/Project_LabAdvEl/Core/GridEngine_beh.prj" "work.GridEngine" "work.glbl" 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "/media/Scratch/peadv/Project_LabAdvEl/Core/shift_2.v" into library work
Analyzing Verilog file "/media/Scratch/peadv/Project_LabAdvEl/Core/random_gen.v" into library work
Analyzing Verilog file "/media/Scratch/peadv/Project_LabAdvEl/Core/zero_to_nine_r_gen.v" into library work
Analyzing Verilog file "/media/Scratch/peadv/Project_LabAdvEl/Core/swtch_mouse_fpga.v" into library work
Analyzing Verilog file "/media/Scratch/peadv/Project_LabAdvEl/Core/pos_to_quadrant.v" into library work
Analyzing Verilog file "/media/Scratch/peadv/Project_LabAdvEl/Core/cellMemory.v" into library work
Analyzing Verilog file "/media/Scratch/peadv/Project_LabAdvEl/Core/GridEngine.v" into library work
Analyzing Verilog file "/usr/LDSS/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 96252 KB
Fuse CPU Usage: 1100 ms
Compiling module pos_to_quadrant
Compiling module swtch_mouse_fpga
Compiling module cell_io
Compiling module shift_2
Compiling module random_gen
Compiling module zero_to_nine_r_gen
Compiling module GridEngine
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 8 Verilog Units
Built simulation executable /media/Scratch/peadv/Project_LabAdvEl/Core/GridEngine_isim_beh.exe
Fuse Memory Usage: 660856 KB
Fuse CPU Usage: 1150 ms
GCC CPU Usage: 140 ms
