#ifndef ___MT9P111_REG_H__
#define ___MT9P111_REG_H__

/* max counter for retry I2C access */
#define MT9P111_MAX_WAITMS              1
#define MT9P111_MAX_RETRIES             5
#define MT9P111_POLL_WAITMS             1
#define MT9P111_POLL_RETRIES            50
#define MT9P111_COLOR_EFFECT_MASK       0xFF

enum {
	MT9P111_TABLE_END,
	MT9P111_WAIT_MS,
	MT9P111_REG16,
	MT9P111_REG8,
	MT9P111_POLL16,
	MT9P111_POLL8
};

enum {
	MT9P111_COLOR_EFFECT_CONFIG,
	MT9P111_WHITE_BALANCE_CONFIG,
	MT9P111_FPS_CONFIG
};

enum {
	MT9P111_COLOR_EFFECT_NONE = 0,
	MT9P111_COLOR_EFFECT_MONO = 2,
	MT9P111_COLOR_EFFECT_SEPIA = 1,
	MT9P111_COLOR_EFFECT_NEGATIVE = 3,
	MT9P111_COLOR_EFFECT_SOLARIZE = 10
};

enum {
	MT9P111_WHITE_BALANCE_AUTO = 1,
	MT9P111_WHITE_BALANCE_INCANDESCENT = 7,
	MT9P111_WHITE_BALANCE_DAYLIGHT = 2,
	MT9P111_WHITE_BALANCE_FLUORESCENT = 6,
	MT9P111_WHITE_BALANCE_CLOUDY = 3
};

enum {
	MT9P111_EXPOSURE_0 = 0,
	MT9P111_EXPOSURE_PLUS_1 = 1,
	MT9P111_EXPOSURE_PLUS_2 = 2,
	MT9P111_EXPOSURE_MINUS_1 = -1,
	MT9P111_EXPOSURE_MINUS_2 = -2
};

enum {
	MT9P111_FOCUS_INFINITY = 0,
	MT9P111_FOCUS_MACRO = 1,
	MT9P111_FOCUS_AUTO = 2,
	MT9P111_FOCUS_TRIGGER = 2000
};

enum {
	MT9P111_FPS_DEFAULT = 0,
	MT9P111_FPS_MIN = 2000,
	MT9P111_FPS_MID = 1000,
	MT9P111_FPS_MAX = 33
};

struct mt9p111_reg {
	u8 purpose;
	u16 addr;
	u16 val;
};

struct mt9p111_info {
	int mode;
	struct mutex lock;
	struct i2c_client *i2c_client;
	struct mt9p111_platform_data *pdata;
};

struct mt9p111_iso {
	int value;
	int again;
};

static struct mt9p111_reg focus_trigger[] = {
{MT9P111_REG16, 0x098E, 0x1000},	/* LOGICAL_ADDRESS_ACCESS [AF_PROGRESS] */
{MT9P111_REG8, 0xB006, 0x01},		/* AF_PROGRESS */
{MT9P111_TABLE_END, 0, 0}
};

static struct mt9p111_reg focus_auto[] = {
{MT9P111_REG16, 0x098E, 0x8419},	/* LOGICAL_ADD */
{MT9P111_REG8, 0x8419, 0x05},		/* SEQ_STATE_CFG_1_AF */
{MT9P111_REG8, 0xC400, 0x88},		/* AFM_ALGO */
/* Modify AF step settings */
{MT9P111_REG16, 0xB002, 0x0004},	/* AF_MODE */
{MT9P111_REG8, 0xB012, 0x09},		/* AF_FS_NUM_STEPS */
{MT9P111_REG8, 0xB013, 0x55},		/* AF_FS_NUM_STEPS2 */
{MT9P111_REG8, 0xB014, 0x04},		/* AF_FS_STEP_SIZE */
{MT9P111_REG8, 0xB018, 0x00},		/* AF_FS_POS_0 */
{MT9P111_REG8, 0xB019, 0x0C},		/* AF_FS_POS_1 */
{MT9P111_REG8, 0xB01A, 0x18},		/* AF_FS_POS_2 */
{MT9P111_REG8, 0xB01B, 0x24},		/* AF_FS_POS_3 */
{MT9P111_REG8, 0xB01C, 0x30},		/* AF_FS_POS_4 */
{MT9P111_REG8, 0xB01D, 0x3C},		/* AF_FS_POS_5 */
{MT9P111_REG8, 0xB01E, 0x48},		/* AF_FS_POS_6 */
{MT9P111_REG8, 0xB01F, 0x54},		/* AF_FS_POS_7 */
{MT9P111_REG8, 0xB020, 0x60},		/* AF_FS_POS_8 */
{MT9P111_REG8, 0x8404, 0x06},		/* SEQ_CMD */
{MT9P111_REG16, 0x0620, 0x8000},	/* VCM_CONTROL */
{MT9P111_TABLE_END, 0, 0}
};

static struct mt9p111_reg focus_infinity[] = {
{MT9P111_REG16, 0x098E, 0x8419},	/* LOGICAL_ADDRESS_ACCESS [SEQ_STATE_CFG_1_AF] */
{MT9P111_REG8, 0x8419, 0x00},		/* SEQ_STATE_CFG_1_AF */
{MT9P111_REG8, 0x8404, 0x06},		/* SEQ_CMD */
{MT9P111_REG16, 0x0620, 0x0000},	/* VCM_CONTROL */
{MT9P111_TABLE_END, 0, 0}
};

static struct mt9p111_reg focus_macro[] = {
{MT9P111_REG16, 0x098E, 0x8419},	/* LOGICAL_ADDRESS_ACCESS [SEQ_STATE_CFG_1_AF] */
{MT9P111_REG8, 0x8419, 0x05},		/* SEQ_STATE_CFG_1_AF */
{MT9P111_REG8, 0xC400, 0x88},		/* AFM_ALGO */
{MT9P111_REG16, 0xB002, 0x0004},	/* AF_MODE */
{MT9P111_REG8, 0xB012, 0x09},		/* AF_FS_NUM_STEPS */
{MT9P111_REG8, 0xB013, 0x55},		/* AF_FS_NUM_STEPS2 */
{MT9P111_REG8, 0xB014, 0x04},		/* AF_FS_STEP_SIZE */
{MT9P111_REG8, 0xB018, 0x00},		/* AF_FS_POS_0 */
{MT9P111_REG8, 0xB019, 0x30},		/* AF_FS_POS_1 */
{MT9P111_REG8, 0xB01A, 0x48},		/* AF_FS_POS_2 */
{MT9P111_REG8, 0xB01B, 0x54},		/* AF_FS_POS_3 */
{MT9P111_REG8, 0xB01C, 0x60},		/* AF_FS_POS_4 */
{MT9P111_REG8, 0xB01D, 0x64},		/* AF_FS_POS_5 */
{MT9P111_REG8, 0xB01E, 0x68},		/* AF_FS_POS_6 */
{MT9P111_REG8, 0xB01F, 0x6C},		/* AF_FS_POS_7 */
{MT9P111_REG8, 0xB020, 0x70},		/* AF_FS_POS_8 */
{MT9P111_REG8, 0x8404, 0x06},		/* SEQ_CMD */
{MT9P111_REG16, 0x0620, 0x8000},	/* VCM_CONTROL */
{MT9P111_TABLE_END, 0, 0}
};

static struct mt9p111_reg fps_min[] = {
/* 5~MAX FPS */
{MT9P111_REG16, 0x098E, 0x281A},	/* LOGICAL_ADDRESS_ACCESS [AE_TRACK_MAX_INT_TIME_ROWS] */
{MT9P111_REG16, 0xA81A, 0x1770},	/* AE_TRACK_MAX_INT_TIME_ROWS */
{MT9P111_REG16, 0xA824, 0x0100},	/* AE_TRACK_MAX_DGAIN */
{MT9P111_REG8, 0x8404, 0x06},		/* SEQ_CMD */
{MT9P111_TABLE_END, 0, 0}
};

static struct mt9p111_reg fps_default[] = {
/* 10~MAX FPS */
{MT9P111_REG16, 0x098E, 0x281A},	/* LOGICAL_ADDRESS_ACCESS [AE_TRACK_MAX_INT_TIME_ROWS] */
{MT9P111_REG16, 0xA81A, 0x0BB8},	/* AE_TRACK_MAX_INT_TIME_ROWS */
{MT9P111_REG16, 0xA824, 0x0100},	/* AE_TRACK_MAX_DGAIN */
{MT9P111_REG8, 0x8404, 0x06},		/* SEQ_CMD */
{MT9P111_TABLE_END, 0, 0}
};

static struct mt9p111_reg fps_max[] = {
/*  fix MAX FPS */
{MT9P111_REG16, 0x098E, 0x281A},	/* LOGICAL_ADDRESS_ACCESS [AE_TRACK_MAX_INT_TIME_ROWS] */
{MT9P111_REG16, 0xA81A, 0x0438},	/* AE_TRACK_MAX_INT_TIME_ROWS */
{MT9P111_REG16, 0xA824, 0x01E0},	/* AE_TRACK_MAX_DGAIN */
{MT9P111_REG8, 0x8404, 0x06},		/* SEQ_CMD */
{MT9P111_TABLE_END, 0, 0}
};


static struct mt9p111_reg color_effect_none[] = {
{MT9P111_REG16, 0x098E, 0x1000},	/* LOGICAL_ADDRESS_ACCESS [SYS_SELECT_FX] */
{MT9P111_REG8, 0xDC38, 0x00},		/* SYS_SELECT_FX */
{MT9P111_REG8, 0x8404, 0x06},		/* SEQ_CMD */
{MT9P111_TABLE_END, 0, 0}
};

static struct mt9p111_reg color_effect_mono[] = {
{MT9P111_REG16, 0x098E, 0x1000},	/* LOGICAL_ADDRESS_ACCESS [SYS_SELECT_FX] */
{MT9P111_REG8, 0xDC38, 0x01},		/* SYS_SELECT_FX */
{MT9P111_REG8, 0x8404, 0x06},		/* SEQ_CMD */
{MT9P111_TABLE_END, 0, 0}
};

static struct mt9p111_reg color_effect_sepia[] = {
{MT9P111_REG16, 0x098E, 0x1000},	/* LOGICAL_ADDRESS_ACCESS [SYS_SELECT_FX] */
{MT9P111_REG8, 0xDC38, 0x02},		/* SYS_SELECT_FX */
{MT9P111_REG8, 0x8404, 0x06},		/* SEQ_CMD */
{MT9P111_TABLE_END, 0, 0}
};

static struct mt9p111_reg color_effect_negative[] = {
{MT9P111_REG16, 0x098E, 0x1000},	/* LOGICAL_ADDRESS_ACCESS [SYS_SELECT_FX] */
{MT9P111_REG8, 0xDC38, 0x03},		/* SYS_SELECT_FX */
{MT9P111_REG8, 0x8404, 0x06},		/* SEQ_CMD */
{MT9P111_TABLE_END, 0, 0}
};

static struct mt9p111_reg color_effect_solarize[] = {
{MT9P111_REG16, 0x098E, 0x1000},	/* LOGICAL_ADDRESS_ACCESS [SYS_SELECT_FX] */
{MT9P111_REG8, 0xDC38, 0x04},		/* SYS_SELECT_FX */
{MT9P111_REG8, 0x8404, 0x06},		/* SEQ_CMD */
{MT9P111_TABLE_END, 0, 0}
};

static struct mt9p111_reg white_balance_auto[] = {
{MT9P111_REG16, 0x098E, 0x1000},	/* LOGICAL_ADDRESS_ACCESS [LL_ALGO] */
{MT9P111_REG8, 0x8410, 0x02},		/* SEQ_STATE_CFG_0_AWB */
{MT9P111_REG8, 0x8418, 0x02},		/* SEQ_STATE_CFG_1_AWB */
{MT9P111_REG8, 0x8420, 0x02},		/* SEQ_STATE_CFG_2_AWB */
{MT9P111_REG8, 0xAC44, 0x00},		/* AWB_LEFT_CCM_POS_RANGE_LIMIT */
{MT9P111_REG8, 0xAC45, 0x7F},		/* AWB_RIGHT_CCM_POS_RANGE_LIMIT */
{MT9P111_REG8, 0xACB0, 0x31},		/* AWB_RG_MIN */
{MT9P111_REG8, 0xACB1, 0x5F},		/* AWB_RG_MAX */
{MT9P111_REG8, 0xACB4, 0x22},		/* AWB_BG_MIN */
{MT9P111_REG8, 0xACB5, 0x5B},		/* AWB_BG_MAX */
/* A_Light CCM & R/G B/g ratios */
{MT9P111_REG16, 0xAC46, 0x0235},	/* AWB_LEFT_CCM_0 */
{MT9P111_REG16, 0xAC48, 0xFE7C},	/* AWB_LEFT_CCM_1 */
{MT9P111_REG16, 0xAC4A, 0xFFEC},	/* AWB_LEFT_CCM_2 */
{MT9P111_REG16, 0xAC4C, 0xFFBB},	/* AWB_LEFT_CCM_3 */
{MT9P111_REG16, 0xAC4E, 0x0196},	/* AWB_LEFT_CCM_4 */
{MT9P111_REG16, 0xAC50, 0xFFB0},	/* AWB_LEFT_CCM_5 */
{MT9P111_REG16, 0xAC52, 0xFFEC},	/* AWB_LEFT_CCM_6 */
{MT9P111_REG16, 0xAC54, 0xFE92},	/* AWB_LEFT_CCM_7 */
{MT9P111_REG16, 0xAC56, 0x0282},	/* AWB_LEFT_CCM_8 */
{MT9P111_REG16, 0xAC58, 0x00C6},	/* AWB_LEFT_CCM_R2BRATIO */
/* D65_Light CCM */
{MT9P111_REG16, 0xAC5C, 0x01F6},	/* AWB_RIGHT_CCM_0 */
{MT9P111_REG16, 0xAC5E, 0xFEBB},	/* AWB_RIGHT_CCM_1 */
{MT9P111_REG16, 0xAC60, 0x0014},	/* AWB_RIGHT_CCM_2 */
{MT9P111_REG16, 0xAC62, 0xFFA2},	/* AWB_RIGHT_CCM_3 */
{MT9P111_REG16, 0xAC64, 0x0191},	/* AWB_RIGHT_CCM_4 */
{MT9P111_REG16, 0xAC66, 0xFFCD},	/* AWB_RIGHT_CCM_5 */
{MT9P111_REG16, 0xAC68, 0x000D},	/* AWB_RIGHT_CCM_6 */
{MT9P111_REG16, 0xAC6A, 0xFF1E},	/* AWB_RIGHT_CCM_7 */
{MT9P111_REG16, 0xAC6C, 0x01FC},	/* AWB_RIGHT_CCM_8 */
{MT9P111_REG16, 0xAC6E, 0x0069},	/* AWB_RIGHT_CCM_R2BRATIO */
{MT9P111_REG8, 0x8404, 0x06},		/* SEQ_CMD, Refresh Mode */
/* set APGA */
{MT9P111_REG8, 0xD005, 0x00},		/* PGA_CURRENT_ZONE -- Specify PGA Zone to 0~2 */
{MT9P111_REG16, 0xD002, 0x8007},	/* PGA_ALGO */
{MT9P111_TABLE_END, 0, 0}
};

static struct mt9p111_reg white_balance_incandescent[] = {
/* MWB: AL */
{MT9P111_REG16, 0x098E, 0x8410},	/* LOGICAL_ADDRESS_ACCESS [SEQ_STATE_CFG_0_AWB] */
{MT9P111_REG8, 0x8410, 0x02},		/* SEQ_STATE_CFG_0_AWB */
{MT9P111_REG8, 0x8418, 0x02},		/* SEQ_STATE_CFG_1_AWB */
{MT9P111_REG8, 0x8420, 0x02},		/* SEQ_STATE_CFG_2_AWB */
{MT9P111_REG8, 0xAC44, 0x7F},		/* AWB_LEFT_CCM_POS_RANGE_LIMIT */
{MT9P111_REG8, 0xAC45, 0x7F},		/* AWB_RIGHT_CCM_POS_RANGE_LIMIT */
{MT9P111_REG8, 0xAC08, 0x00},		/* AWB_CUR_CCM_POS */
{MT9P111_REG8, 0xACB0, 0x59},		/* AWB_RG_MIN */
{MT9P111_REG8, 0xACB1, 0x61},		/* AWB_RG_MAX */
{MT9P111_REG8, 0xACB4, 0x23},		/* AWB_BG_MIN */
{MT9P111_REG8, 0xACB5, 0x2C},		/* AWB_BG_MAX */
/* Left CCM & R/G B/g ratios */
{MT9P111_REG16, 0xAC10, 0x0435},	/* AWB_CCM_0 */
{MT9P111_REG16, 0xAC12, 0xFCF6},	/* AWB_CCM_1 */
{MT9P111_REG16, 0xAC14, 0xFFD9},	/* AWB_CCM_2 */
{MT9P111_REG16, 0xAC16, 0xFFB3},	/* AWB_CCM_3 */
{MT9P111_REG16, 0xAC18, 0x01AB},	/* AWB_CCM_4 */
{MT9P111_REG16, 0xAC1A, 0xFFA6},	/* AWB_CCM_5 */
{MT9P111_REG16, 0xAC1C, 0xFFEA},	/* AWB_CCM_6 */
{MT9P111_REG16, 0xAC1E, 0xFE62},	/* AWB_CCM_7 */
{MT9P111_REG16, 0xAC20, 0x02B7},	/* AWB_CCM_8 */
/* Right CCM */
{MT9P111_REG16, 0xAC5C, 0x0435},	/* AWB_RIGHT_CCM_0 */
{MT9P111_REG16, 0xAC5E, 0xFCF6},	/* AWB_RIGHT_CCM_1 */
{MT9P111_REG16, 0xAC60, 0xFFD9},	/* AWB_RIGHT_CCM_2 */
{MT9P111_REG16, 0xAC62, 0xFFB3},	/* AWB_RIGHT_CCM_3 */
{MT9P111_REG16, 0xAC64, 0x01AB},	/* AWB_RIGHT_CCM_4 */
{MT9P111_REG16, 0xAC66, 0xFFA6},	/* AWB_RIGHT_CCM_5 */
{MT9P111_REG16, 0xAC68, 0xFFEA},	/* AWB_RIGHT_CCM_6 */
{MT9P111_REG16, 0xAC6A, 0xFE62},	/* AWB_RIGHT_CCM_7 */
{MT9P111_REG16, 0xAC6C, 0x02B7},	/* AWB_RIGHT_CCM_8 */
{MT9P111_REG8, 0x8404, 0x06},		/* SEQ_CMD */
{MT9P111_REG8, 0xD005, 0x00},		/* PGA_CURRENT_ZONE -- Specify PGA Zone to 0~2 */
{MT9P111_REG16, 0xD002, 0x8003},	/* PGA_ALGO */
{MT9P111_TABLE_END, 0, 0}
};

static struct mt9p111_reg white_balance_daylight[] = {
/* MWB: D65 */
{MT9P111_REG16, 0x098E, 0x8410},	/* LOGICAL_ADDRESS_ACCESS [SEQ_STATE_CFG_0_AWB] */
{MT9P111_REG8, 0x8410, 0x02},		/* SEQ_STATE_CFG_0_AWB */
{MT9P111_REG8, 0x8418, 0x02},		/* SEQ_STATE_CFG_1_AWB */
{MT9P111_REG8, 0x8420, 0x02},		/* SEQ_STATE_CFG_2_AWB */
{MT9P111_REG8, 0xAC44, 0x7F},		/* AWB_LEFT_CCM_POS_RANGE_LIMIT */
{MT9P111_REG8, 0xAC45, 0x7F},		/* AWB_RIGHT_CCM_POS_RANGE_LIMIT */
{MT9P111_REG8, 0xAC08, 0x7F},		/* AWB_CUR_CCM_POS */
{MT9P111_REG8, 0xACB0, 0x3B},		/* AWB_RG_MIN */
{MT9P111_REG8, 0xACB1, 0x43},		/* AWB_RG_MAX */
{MT9P111_REG8, 0xACB4, 0x42},		/* AWB_BG_MIN */
{MT9P111_REG8, 0xACB5, 0x4E},		/* AWB_BG_MAX */
/* Left CCM & R/G B/g ratios */
{MT9P111_REG16, 0xAC10, 0x02CD},	/* AWB_LEFT_CCM_0 */
{MT9P111_REG16, 0xAC12, 0xFE18},	/* AWB_LEFT_CCM_1 */
{MT9P111_REG16, 0xAC14, 0x0000},	/* AWB_LEFT_CCM_2 */
{MT9P111_REG16, 0xAC16, 0xFF98},	/* AWB_LEFT_CCM_3 */
{MT9P111_REG16, 0xAC18, 0x01A3},	/* AWB_LEFT_CCM_4 */
{MT9P111_REG16, 0xAC1A, 0xFFB6},	/* AWB_LEFT_CCM_5 */
{MT9P111_REG16, 0xAC1C, 0x000C},	/* AWB_LEFT_CCM_6 */
{MT9P111_REG16, 0xAC1E, 0xFF2A},	/* AWB_LEFT_CCM_7 */
{MT9P111_REG16, 0xAC20, 0x01CD},	/* AWB_LEFT_CCM_8 */
/* Right CCM */
{MT9P111_REG16, 0xAC5C, 0x02CD},	/* AWB_RIGHT_CCM_0 */
{MT9P111_REG16, 0xAC5E, 0xFE18},	/* AWB_RIGHT_CCM_1 */
{MT9P111_REG16, 0xAC60, 0x0000},	/* AWB_RIGHT_CCM_2 */
{MT9P111_REG16, 0xAC62, 0xFF98},	/* AWB_RIGHT_CCM_3 */
{MT9P111_REG16, 0xAC64, 0x01A3},	/* AWB_RIGHT_CCM_4 */
{MT9P111_REG16, 0xAC66, 0xFFB6},	/* AWB_RIGHT_CCM_5 */
{MT9P111_REG16, 0xAC68, 0x000C},	/* AWB_RIGHT_CCM_6 */
{MT9P111_REG16, 0xAC6A, 0xFF2A},	/* AWB_RIGHT_CCM_7 */
{MT9P111_REG16, 0xAC6C, 0x01CD},	/* AWB_RIGHT_CCM_8 */
{MT9P111_REG8, 0x8404, 0x06},		/* SEQ_CMD */
{MT9P111_REG8, 0xD005, 0x02},		/* PGA_CURRENT_ZONE -- Specify PGA Zone to 0~2 */
{MT9P111_REG16, 0xD002, 0x8003},	/* PGA_ALGO */
{MT9P111_TABLE_END, 0, 0}
};

static struct mt9p111_reg white_balance_fluorescent[] = {
/* MWB: TL-84 */
{MT9P111_REG16, 0x098E, 0x8410},	/* LOGICAL_ADDRESS_ACCESS [SEQ_STATE_CFG_0_AWB] */
{MT9P111_REG8, 0x8410, 0x02},		/* SEQ_STATE_CFG_0_AWB */
{MT9P111_REG8, 0x8418, 0x02},		/* SEQ_STATE_CFG_1_AWB */
{MT9P111_REG8, 0x8420, 0x02},		/* SEQ_STATE_CFG_2_AWB */
{MT9P111_REG8, 0xAC44, 0x7F},		/* AWB_LEFT_CCM_POS_RANGE_LIMIT */
{MT9P111_REG8, 0xAC45, 0x7F},		/* AWB_RIGHT_CCM_POS_RANGE_LIMIT */
{MT9P111_REG8, 0xAC08, 0x32},		/* AWB_CUR_CCM_POS */
{MT9P111_REG8, 0xACB0, 0x48},		/* AWB_RG_MIN */
{MT9P111_REG8, 0xACB1, 0x51},		/* AWB_RG_MAX */
{MT9P111_REG8, 0xACB4, 0x2A},		/* AWB_BG_MIN */
{MT9P111_REG8, 0xACB5, 0x36},		/* AWB_BG_MAX */
/* Left CCM & R/G B/g ratios */
{MT9P111_REG16, 0xAC10, 0x03A1},	/* AWB_CCM_0 */
{MT9P111_REG16, 0xAC12, 0xFD6B},	/* AWB_CCM_1 */
{MT9P111_REG16, 0xAC14, 0xFFF7},	/* AWB_CCM_2 */
{MT9P111_REG16, 0xAC16, 0xFFAA},	/* AWB_CCM_3 */
{MT9P111_REG16, 0xAC18, 0x01A7},	/* AWB_CCM_4 */
{MT9P111_REG16, 0xAC1A, 0xFFB2},	/* AWB_CCM_5 */
{MT9P111_REG16, 0xAC1C, 0xFFF7},	/* AWB_CCM_6 */
{MT9P111_REG16, 0xAC1E, 0xFEAC},	/* AWB_CCM_7 */
{MT9P111_REG16, 0xAC20, 0x0260},	/* AWB_CCM_8 */
/* Right CCM */
{MT9P111_REG16, 0xAC5C, 0x03A1},	/* AWB_RIGHT_CCM_0 */
{MT9P111_REG16, 0xAC5E, 0xFD6B},	/* AWB_RIGHT_CCM_1 */
{MT9P111_REG16, 0xAC60, 0xFFF7},	/* AWB_RIGHT_CCM_2 */
{MT9P111_REG16, 0xAC62, 0xFFAA},	/* AWB_RIGHT_CCM_3 */
{MT9P111_REG16, 0xAC64, 0x01A7},	/* AWB_RIGHT_CCM_4 */
{MT9P111_REG16, 0xAC66, 0xFFB2},	/* AWB_RIGHT_CCM_5 */
{MT9P111_REG16, 0xAC68, 0xFFF7},	/* AWB_RIGHT_CCM_6 */
{MT9P111_REG16, 0xAC6A, 0xFEAC},	/* AWB_RIGHT_CCM_7 */
{MT9P111_REG16, 0xAC6C, 0x0260},	/* AWB_RIGHT_CCM_8 */
{MT9P111_REG8, 0x8404, 0x06},		/* SEQ_CMD */
{MT9P111_REG8, 0xD005, 0x01},		/* PGA_CURRENT_ZONE -- Specify PGA Zone to 0~2 */
{MT9P111_REG16, 0xD002, 0x8003},	/* PGA_ALGO  */
{MT9P111_TABLE_END, 0, 0}
};

static struct mt9p111_reg white_balance_cloudy[] = {
{MT9P111_REG16, 0x098E, 0x8410}, 	// LOGICAL_ADDRESS_ACCESS [SEQ_STATE_CFG_0_AWB]
{MT9P111_REG8, 0x8410, 0x02},	//0x01 	// SEQ_STATE_CFG_0_AWB
{MT9P111_REG8, 0x8418, 0x02},	//0x01 	// SEQ_STATE_CFG_1_AWB
{MT9P111_REG8, 0x8420, 0x02},	//0x01 	// SEQ_STATE_CFG_2_AWB
{MT9P111_REG8, 0xAC44, 0x7F}, 	// AWB_LEFT_CCM_POS_RANGE_LIMIT
{MT9P111_REG8, 0xAC45, 0x7F}, 	// AWB_RIGHT_CCM_POS_RANGE_LIMIT
{MT9P111_REG8, 0xAC08, 0},	//0x7F 	// AWB_CUR_CCM_POS
//
{MT9P111_REG8, 0xACB0, 52},	//0x3B 	// AWB_RG_MIN
{MT9P111_REG8, 0xACB1, 56},	//0x43 	// AWB_RG_MAX
{MT9P111_REG8, 0xACB4, 94},	//0x42 	// AWB_BG_MIN
{MT9P111_REG8, 0xACB5, 98},	//0x4E 	// AWB_BG_MAX

//Left CCM & R/G B/g ratios
{MT9P111_REG16, 0xAC46, 0x02B3}, 	// AWB_LEFT_CCM_0
{MT9P111_REG16, 0xAC48, 0xFE2E}, 	// AWB_LEFT_CCM_1
{MT9P111_REG16, 0xAC4A, 0x0021}, 	// AWB_LEFT_CCM_2
{MT9P111_REG16, 0xAC4C, 0xFF8C}, 	// AWB_LEFT_CCM_3
{MT9P111_REG16, 0xAC4E, 0x01B6}, 	// AWB_LEFT_CCM_4
{MT9P111_REG16, 0xAC50, 0xFFC1}, 	// AWB_LEFT_CCM_5
{MT9P111_REG16, 0xAC52, 0x0014}, 	// AWB_LEFT_CCM_6
{MT9P111_REG16, 0xAC54, 0xFF2F}, 	// AWB_LEFT_CCM_7
{MT9P111_REG16, 0xAC56, 0x01BF}, 	// AWB_LEFT_CCM_8

//Right CCM
{MT9P111_REG16, 0xAC5C, 0x02B3},	//0x02CD 	// AWB_RIGHT_CCM_0
{MT9P111_REG16, 0xAC5E, 0xFE2E},	//0xFE18 	// AWB_RIGHT_CCM_1
{MT9P111_REG16, 0xAC60, 0x0021},	//0x0000 	// AWB_RIGHT_CCM_2
{MT9P111_REG16, 0xAC62, 0xFF8C},	//0xFF98 	// AWB_RIGHT_CCM_3
{MT9P111_REG16, 0xAC64, 0x01B6},	//0x01A3 	// AWB_RIGHT_CCM_4
{MT9P111_REG16, 0xAC66, 0xFFC1},	//0xFFB6 	// AWB_RIGHT_CCM_5
{MT9P111_REG16, 0xAC68, 0x0014},	//0x000C 	// AWB_RIGHT_CCM_6
{MT9P111_REG16, 0xAC6A, 0xFF2F},	//0xFF2A 	// AWB_RIGHT_CCM_7
{MT9P111_REG16, 0xAC6C, 0x01BF},	//0x01CD 	// AWB_RIGHT_CCM_8
{MT9P111_REG8, 0x8404, 0x06}, 	// SEQ_CMD
{MT9P111_REG8, 0xD005, 0x00},	// PGA_CURRENT_ZONE -- Specify PGA Zone to 0~2
{MT9P111_REG16, 0xD002, 0x8003},	// PGA_ALGO
  {MT9P111_TABLE_END, 0, 0}
};

static struct mt9p111_reg exposure_0[] = {
{MT9P111_REG16, 0x098E, 0x1000},	/* LOGICAL_ADDRESS_ACCESS [AE_RULE_BASE_TARGET] */
{MT9P111_REG8, 0xA409, 0x3A},		/* AE_RULE_BASE_TARGET */
{MT9P111_TABLE_END, 0, 0}
};

static struct mt9p111_reg exposure_plus_1[] = {
{MT9P111_REG16, 0x098E, 0x1000},	/* LOGICAL_ADDRESS_ACCESS [AE_RULE_BASE_TARGET] */
{MT9P111_REG8, 0xA409, 0x4A},		/* AE_RULE_BASE_TARGET */
{MT9P111_TABLE_END, 0, 0}
};

static struct mt9p111_reg exposure_plus_2[] = {
{MT9P111_REG16, 0x098E, 0x1000},	/* LOGICAL_ADDRESS_ACCESS [AE_RULE_BASE_TARGET] */
{MT9P111_REG8, 0xA409, 0x5A},		/* AE_RULE_BASE_TARGET */
{MT9P111_TABLE_END, 0, 0}
};

static struct mt9p111_reg exposure_minus_1[] = {
{MT9P111_REG16, 0x098E, 0x1000},	/* LOGICAL_ADDRESS_ACCESS [AE_RULE_BASE_TARGET] */
{MT9P111_REG8, 0xA409, 0x2A},		/* AE_RULE_BASE_TARGET */
{MT9P111_TABLE_END, 0, 0}
};

static struct mt9p111_reg exposure_minus_2[] = {
{MT9P111_REG16, 0x098E, 0x1000},	/* LOGICAL_ADDRESS_ACCESS [AE_RULE_BASE_TARGET] */
{MT9P111_REG8, 0xA409, 0x1A},		/* AE_RULE_BASE_TARGET */
{MT9P111_TABLE_END, 0, 0}
};

static struct mt9p111_reg mode_2592x1944[] = {
{MT9P111_REG16, 0x098E, 0x1000},
{MT9P111_REG8, 0x843C, 0xFF},
{MT9P111_REG8, 0x8404, 0x02},
{MT9P111_POLL8, 0x8405, 0x07},
{MT9P111_TABLE_END, 0, 0}
};

static struct mt9p111_reg mode_1280x960[] = {
{MT9P111_REG16, 0x098E, 0x1000},
{MT9P111_REG8, 0x8404, 0x01},
{MT9P111_POLL8, 0x8405, 0x03},
{MT9P111_TABLE_END, 0, 0}
};

static struct mt9p111_reg check_otpm[] = {
/* Check OTPM memory */
{MT9P111_REG16, 0x098E, 0x1000},	/* LOGICAL_ADDRESS_ACCESS [IO_NV_MEM_COMMAND] */
{MT9P111_REG16, 0xE02A, 0x0001},	/* IO_NV_MEM_COMMAND */
{MT9P111_WAIT_MS, 0, 10},
{MT9P111_REG16, 0x3802, 0x0000},	/* OTPM_CONTROL */
{MT9P111_REG16, 0x3804, 0x0000},	/* OTPM_ADDR */
/* read data */
{MT9P111_REG16, 0x3802, 0x0009},	/* OTPM_CONTROL -- Read data from address 0x0000, OTPM_ADDR will increase by 1 automatically */
{MT9P111_TABLE_END, 0, 0}
};

static struct mt9p111_reg apga_otpm_lsc[] = {
/* OTPM LSC with APGA enable */
{MT9P111_REG8, 0xD004, 0x04},		/* PGA_SOLUTION */
{MT9P111_REG16, 0xD006, 0x0000},	/* PGA_ZONE_ADDR_0 */
{MT9P111_REG16, 0xD008, 0x0100},	/* PGA_ZONE_ADDR_1 */
{MT9P111_REG16, 0xD00A, 0x0200},	/* PGA_ZONE_ADDR_2 */
{MT9P111_TABLE_END, 0, 0}
};

static struct mt9p111_reg apga_patch_ram_lsc[] = {
/* APGA patch RAM LSC, Zone 0, A-light, start address is 0x1580 (5504) */
{MT9P111_REG16, 0x0982, 0x0000},	/* ACCESS_CTL_STAT */
{MT9P111_REG16, 0x098A, 0x1580},	/* Patch RAM Address */
{MT9P111_REG16, 0x0990, 0x7D8F},
{MT9P111_REG16, 0x0992, 0x48CD},
{MT9P111_REG16, 0x0994, 0x6C91},
{MT9P111_REG16, 0x0996, 0xA5AE},
{MT9P111_REG16, 0x0998, 0xBC91},
{MT9P111_REG16, 0x099A, 0x00D0},
{MT9P111_REG16, 0x099C, 0xABCE},
{MT9P111_REG16, 0x099E, 0x7051},
{MT9P111_REG16, 0x098A, 0x1590},	/* Patch RAM Address */
{MT9P111_REG16, 0x0990, 0x266F},
{MT9P111_REG16, 0x0992, 0xE8D1},
{MT9P111_REG16, 0x0994, 0x0170},
{MT9P111_REG16, 0x0996, 0x33AD},
{MT9P111_REG16, 0x0998, 0x2D30},
{MT9P111_REG16, 0x099A, 0xDF4E},
{MT9P111_REG16, 0x099C, 0xBECF},
{MT9P111_REG16, 0x099E, 0x0070},
{MT9P111_REG16, 0x098A, 0x15A0},	/* Patch RAM Address */
{MT9P111_REG16, 0x0990, 0xB50E},
{MT9P111_REG16, 0x0992, 0x0612},
{MT9P111_REG16, 0x0994, 0x768A},
{MT9P111_REG16, 0x0996, 0xDD11},
{MT9P111_REG16, 0x0998, 0x244D},
{MT9P111_REG16, 0x099A, 0x91AE},
{MT9P111_REG16, 0x099C, 0xFA2F},
{MT9P111_REG16, 0x099E, 0x30CE},
{MT9P111_REG16, 0x098A, 0x15B0},	/* Patch RAM Address */
{MT9P111_REG16, 0x0990, 0x2CD0},
{MT9P111_REG16, 0x0992, 0x1FCE},
{MT9P111_REG16, 0x0994, 0x42CD},
{MT9P111_REG16, 0x0996, 0x8D4F},
{MT9P111_REG16, 0x0998, 0x866F},
{MT9P111_REG16, 0x099A, 0x5BAE},
{MT9P111_REG16, 0x099C, 0xB1ED},
{MT9P111_REG16, 0x099E, 0x264C},
{MT9P111_REG16, 0x098A, 0x15C0},	/* Patch RAM Address */
{MT9P111_REG16, 0x0990, 0x2CEF},
{MT9P111_REG16, 0x0992, 0xD3ED},
{MT9P111_REG16, 0x0994, 0xD9AF},
{MT9P111_REG16, 0x0996, 0x676D},
{MT9P111_REG16, 0x0998, 0x83AF},
{MT9P111_REG16, 0x099A, 0xF0CD},
{MT9P111_REG16, 0x099C, 0x040F},
{MT9P111_REG16, 0x099E, 0x880F},
{MT9P111_REG16, 0x098A, 0x15D0},	/* Patch RAM Address */
{MT9P111_REG16, 0x0990, 0x1652},
{MT9P111_REG16, 0x0992, 0x730E},
{MT9P111_REG16, 0x0994, 0x8CF3},
{MT9P111_REG16, 0x0996, 0x166F},
{MT9P111_REG16, 0x0998, 0x1E53},
{MT9P111_REG16, 0x099A, 0x17B2},
{MT9P111_REG16, 0x099C, 0xCE2F},
{MT9P111_REG16, 0x099E, 0xF7B2},
{MT9P111_REG16, 0x098A, 0x15E0},	/* Patch RAM Address */
{MT9P111_REG16, 0x0990, 0x2E6F},
{MT9P111_REG16, 0x0992, 0x2373},
{MT9P111_REG16, 0x0994, 0x4DB1},
{MT9P111_REG16, 0x0996, 0x3FCE},
{MT9P111_REG16, 0x0998, 0xB292},
{MT9P111_REG16, 0x099A, 0x3D6F},
{MT9P111_REG16, 0x099C, 0x0853},
{MT9P111_REG16, 0x099E, 0x1992},
{MT9P111_REG16, 0x098A, 0x15F0},	/* Patch RAM Address */
{MT9P111_REG16, 0x0990, 0xC4AF},
{MT9P111_REG16, 0x0992, 0x86B3},
{MT9P111_REG16, 0x0994, 0x12F0},
{MT9P111_REG16, 0x0996, 0x0BD3},
{MT9P111_REG16, 0x0998, 0xB34F},
{MT9P111_REG16, 0x099A, 0x9725},
{MT9P111_REG16, 0x099C, 0xA871},
{MT9P111_REG16, 0x099E, 0xBBD0},
{MT9P111_REG16, 0x098A, 0x1600},	/* Patch RAM Address */
{MT9P111_REG16, 0x0990, 0x5A93},
{MT9P111_REG16, 0x0992, 0xD74C},
{MT9P111_REG16, 0x0994, 0x0FEE},
{MT9P111_REG16, 0x0996, 0xB032},
{MT9P111_REG16, 0x0998, 0xA490},
{MT9P111_REG16, 0x099A, 0x16F4},
{MT9P111_REG16, 0x099C, 0xA5D0},
{MT9P111_REG16, 0x099E, 0xFC4E},
{MT9P111_REG16, 0x098A, 0x1610},	/* Patch RAM Address */
{MT9P111_REG16, 0x0990, 0xBEED},
{MT9P111_REG16, 0x0992, 0x2D8F},
{MT9P111_REG16, 0x0994, 0x6272},
{MT9P111_REG16, 0x0996, 0xA5B0},
{MT9P111_REG16, 0x0998, 0x0FEF},
{MT9P111_REG16, 0x099A, 0xF011},
{MT9P111_REG16, 0x099C, 0x8551},
{MT9P111_REG16, 0x099E, 0x2C54},
{MT9P111_REG16, 0x098A, 0x1620},	/* Patch RAM Address */
{MT9P111_REG16, 0x0990, 0xC231},
{MT9P111_REG16, 0x0992, 0x33CF},
{MT9P111_REG16, 0x0994, 0xD234},
{MT9P111_REG16, 0x0996, 0xEC33},
{MT9P111_REG16, 0x0998, 0x2657},
{MT9P111_REG16, 0x099A, 0xB4F1},
{MT9P111_REG16, 0x099C, 0x2C51},
{MT9P111_REG16, 0x099E, 0xB174},
{MT9P111_REG16, 0x098A, 0x1630},	/* Patch RAM Address */
{MT9P111_REG16, 0x0990, 0x8914},
{MT9P111_REG16, 0x0992, 0x1197},
{MT9P111_REG16, 0x0994, 0xA411},
{MT9P111_REG16, 0x0996, 0x6DED},
{MT9P111_REG16, 0x0998, 0x9AB3},
{MT9P111_REG16, 0x099A, 0xA433},
{MT9P111_REG16, 0x099C, 0x5696},
{MT9P111_REG16, 0x099E, 0xC091},
{MT9P111_REG16, 0x098A, 0x1640},	/* Patch RAM Address */
{MT9P111_REG16, 0x0990, 0x5A31},
{MT9P111_REG16, 0x0992, 0xE834},
{MT9P111_REG16, 0x0994, 0xA194},
{MT9P111_REG16, 0x0996, 0x2FF7},
{MT9P111_REG16, 0x0998, 0x042C},
{MT9P111_REG16, 0x099A, 0x04CC},
{MT9P111_REG16, 0x099C, 0x0000},
{MT9P111_REG16, 0x099E, 0x0000},
/* APGA patch RAM LSC, Zone 1, CWF or TL84, start address is 0x164C (5708) */
{MT9P111_REG16, 0x098A, 0x164C},	/* Patch RAM Address */
{MT9P111_REG16, 0x0990, 0x7CAF},
{MT9P111_REG16, 0x0992, 0x800D},	/* 0x22ED, akeem modified to reduce left side red */
{MT9P111_REG16, 0x0994, 0x70B1},
{MT9P111_REG16, 0x0996, 0x8EA9},
{MT9P111_REG16, 0x0998, 0xC4F1},
{MT9P111_REG16, 0x099A, 0x0050},
{MT9P111_REG16, 0x099C, 0x800E},	/* 0x89AE, akeem modified to reduce left side red */
{MT9P111_REG16, 0x099E, 0x2231},
{MT9P111_REG16, 0x098A, 0x165C},	/* Patch RAM Address */
{MT9P111_REG16, 0x0990, 0x4C2F},
{MT9P111_REG16, 0x0992, 0x9E71},
{MT9P111_REG16, 0x0994, 0x0010},
{MT9P111_REG16, 0x0996, 0x536D},
{MT9P111_REG16, 0x0998, 0x62F0},
{MT9P111_REG16, 0x099A, 0x99EE},
{MT9P111_REG16, 0x099C, 0x9A50},
{MT9P111_REG16, 0x099E, 0x0130},
{MT9P111_REG16, 0x098A, 0x166C},	/* Patch RAM Address */
{MT9P111_REG16, 0x0990, 0x802E},	/* 0xCD6E, akeem modified to reduce left side red */
{MT9P111_REG16, 0x0992, 0x7B11},
{MT9P111_REG16, 0x0994, 0x682E},
{MT9P111_REG16, 0x0996, 0xD431},
{MT9P111_REG16, 0x0998, 0x38EC},
{MT9P111_REG16, 0x099A, 0xFB8D},
{MT9P111_REG16, 0x099C, 0xA3EF},
{MT9P111_REG16, 0x099E, 0x53CD},
{MT9P111_REG16, 0x098A, 0x167C},	/* Patch RAM Address */
{MT9P111_REG16, 0x0990, 0x1E70},
{MT9P111_REG16, 0x0992, 0x342E},	/* 0x042E, akeem modified to reduce left side red */
{MT9P111_REG16, 0x0994, 0x104E},
{MT9P111_REG16, 0x0996, 0xFC4E},
{MT9P111_REG16, 0x0998, 0xC42F},
{MT9P111_REG16, 0x099A, 0x7D0F},
{MT9P111_REG16, 0x099C, 0xE42C},
{MT9P111_REG16, 0x099E, 0x604D},
{MT9P111_REG16, 0x098A, 0x168C},	/* Patch RAM Address */
{MT9P111_REG16, 0x0990, 0x2B4F},
{MT9P111_REG16, 0x0992, 0x81CF},
{MT9P111_REG16, 0x0994, 0x9A8F},
{MT9P111_REG16, 0x0996, 0x52ED},
{MT9P111_REG16, 0x0998, 0xF1CE},
{MT9P111_REG16, 0x099A, 0x2AC9},
{MT9P111_REG16, 0x099C, 0x29EF},
{MT9P111_REG16, 0x099E, 0x9D8F},
{MT9P111_REG16, 0x098A, 0x169C},	/* Patch RAM Address */
{MT9P111_REG16, 0x0990, 0x1232},
{MT9P111_REG16, 0x0992, 0x0210},
{MT9P111_REG16, 0x0994, 0x9DB3},
{MT9P111_REG16, 0x0996, 0xFFCE},
{MT9P111_REG16, 0x0998, 0x3ED3},
{MT9P111_REG16, 0x099A, 0x6A71},
{MT9P111_REG16, 0x099C, 0xEC8C},
{MT9P111_REG16, 0x099E, 0xDD72},
{MT9P111_REG16, 0x098A, 0x16AC},	/* Patch RAM Address */
{MT9P111_REG16, 0x0990, 0xF28D},
{MT9P111_REG16, 0x0992, 0x1F73},
{MT9P111_REG16, 0x0994, 0x60F1},
{MT9P111_REG16, 0x0996, 0x3B6F},
{MT9P111_REG16, 0x0998, 0xDCF2},
{MT9P111_REG16, 0x099A, 0x028E},
{MT9P111_REG16, 0x099C, 0x2573},
{MT9P111_REG16, 0x099E, 0x1812},
{MT9P111_REG16, 0x098A, 0x16BC},	/* Patch RAM Address */
{MT9P111_REG16, 0x0990, 0xA86C},
{MT9P111_REG16, 0x0992, 0x90F3},
{MT9P111_REG16, 0x0994, 0x25ED},
{MT9P111_REG16, 0x0996, 0x13B3},
{MT9P111_REG16, 0x0998, 0xBFAE},
{MT9P111_REG16, 0x099A, 0x6569},
{MT9P111_REG16, 0x099C, 0xAA4F},
{MT9P111_REG16, 0x099E, 0x8AAF},
{MT9P111_REG16, 0x098A, 0x16CC},	/* Patch RAM Address */
{MT9P111_REG16, 0x0990, 0xC04F},
{MT9P111_REG16, 0x0992, 0xE80C},
{MT9P111_REG16, 0x0994, 0xA8EC},
{MT9P111_REG16, 0x0996, 0x8910},
{MT9P111_REG16, 0x0998, 0x25AF},
{MT9P111_REG16, 0x099A, 0x6F4F},
{MT9P111_REG16, 0x099C, 0x8E10},
{MT9P111_REG16, 0x099E, 0xF26F},
{MT9P111_REG16, 0x098A, 0x16DC},	/* Patch RAM Address */
{MT9P111_REG16, 0x0990, 0x1C30},
{MT9P111_REG16, 0x0992, 0x17B1},
{MT9P111_REG16, 0x0994, 0xD5D0},
{MT9P111_REG16, 0x0996, 0x8370},
{MT9P111_REG16, 0x0998, 0x1DAF},
{MT9P111_REG16, 0x099A, 0xC1D0},
{MT9P111_REG16, 0x099C, 0xCD91},
{MT9P111_REG16, 0x099E, 0x0353},
{MT9P111_REG16, 0x098A, 0x16EC},	/* Patch RAM Address */
{MT9P111_REG16, 0x0990, 0xCED1},
{MT9P111_REG16, 0x0992, 0x2E0F},
{MT9P111_REG16, 0x0994, 0xA694},
{MT9P111_REG16, 0x0996, 0xBA74},
{MT9P111_REG16, 0x0998, 0x23B7},
{MT9P111_REG16, 0x099A, 0xC3D1},
{MT9P111_REG16, 0x099C, 0x1011},
{MT9P111_REG16, 0x099E, 0x9F13},
{MT9P111_REG16, 0x098A, 0x16FC},	/* Patch RAM Address */
{MT9P111_REG16, 0x0990, 0xC9B4},
{MT9P111_REG16, 0x0992, 0x7316},
{MT9P111_REG16, 0x0994, 0xC511},
{MT9P111_REG16, 0x0996, 0x0D2F},
{MT9P111_REG16, 0x0998, 0xC9B2},
{MT9P111_REG16, 0x099A, 0x9394},
{MT9P111_REG16, 0x099C, 0x5CD6},
{MT9P111_REG16, 0x099E, 0xC7F1},
{MT9P111_REG16, 0x098A, 0x170C},	/* Patch RAM Address */
{MT9P111_REG16, 0x0990, 0x7AB1},
{MT9P111_REG16, 0x0992, 0xBFB4},
{MT9P111_REG16, 0x0994, 0x8E15},
{MT9P111_REG16, 0x0996, 0x3157},
{MT9P111_REG16, 0x0998, 0x0418},
{MT9P111_REG16, 0x099A, 0x04A4},
{MT9P111_REG16, 0x099C, 0x0000},
{MT9P111_REG16, 0x099E, 0x0000},
/* APGA patch RAM LSC, Zone 2, D65 or DNP, start address is 0x1718 (5912) */
{MT9P111_REG16, 0x098A, 0x1718},	/* Patch RAM Address */
{MT9P111_REG16, 0x0990, 0x7CEF},
{MT9P111_REG16, 0x0992, 0x3B2D},
{MT9P111_REG16, 0x0994, 0x0092},
{MT9P111_REG16, 0x0996, 0x4A4C},
{MT9P111_REG16, 0x0998, 0xD1B1},
{MT9P111_REG16, 0x099A, 0x0050},
{MT9P111_REG16, 0x099C, 0xFAAD},
{MT9P111_REG16, 0x099E, 0x2D71},
{MT9P111_REG16, 0x098A, 0x1728},	/* Patch RAM Address */
{MT9P111_REG16, 0x0990, 0x6C2F},
{MT9P111_REG16, 0x0992, 0xAF31},
{MT9P111_REG16, 0x0994, 0x7E2F},
{MT9P111_REG16, 0x0996, 0x4B8D},
{MT9P111_REG16, 0x0998, 0x2BD1},
{MT9P111_REG16, 0x099A, 0x3B2B},
{MT9P111_REG16, 0x099C, 0x8431},
{MT9P111_REG16, 0x099E, 0x00F0},
{MT9P111_REG16, 0x098A, 0x1738},	/* Patch RAM Address */
{MT9P111_REG16, 0x0990, 0xBFCE},
{MT9P111_REG16, 0x0992, 0x6F91},
{MT9P111_REG16, 0x0994, 0x128F},
{MT9P111_REG16, 0x0996, 0xD4D1},
{MT9P111_REG16, 0x0998, 0xC645},
{MT9P111_REG16, 0x099A, 0xA40E},
{MT9P111_REG16, 0x099C, 0xB02F},
{MT9P111_REG16, 0x099E, 0x00CE},
{MT9P111_REG16, 0x098A, 0x1748},	/* Patch RAM Address */
{MT9P111_REG16, 0x0990, 0x11D0},
{MT9P111_REG16, 0x0992, 0x548D},
{MT9P111_REG16, 0x0994, 0x05EE},
{MT9P111_REG16, 0x0996, 0x9C8C},
{MT9P111_REG16, 0x0998, 0x92CF},
{MT9P111_REG16, 0x099A, 0x93EE},
{MT9P111_REG16, 0x099C, 0x87EC},
{MT9P111_REG16, 0x099E, 0x422E},
{MT9P111_REG16, 0x098A, 0x1758},	/* Patch RAM Address */
{MT9P111_REG16, 0x0990, 0x330F},
{MT9P111_REG16, 0x0992, 0xA94F},
{MT9P111_REG16, 0x0994, 0x90B0},
{MT9P111_REG16, 0x0996, 0x632C},
{MT9P111_REG16, 0x0998, 0xF3EE},
{MT9P111_REG16, 0x099A, 0x1F2E},
{MT9P111_REG16, 0x099C, 0x46EF},
{MT9P111_REG16, 0x099E, 0xAB70},
{MT9P111_REG16, 0x098A, 0x1768},	/* Patch RAM Address */
{MT9P111_REG16, 0x0990, 0x0F12},
{MT9P111_REG16, 0x0992, 0x1C50},
{MT9P111_REG16, 0x0994, 0x8C13},
{MT9P111_REG16, 0x0996, 0xC2CF},
{MT9P111_REG16, 0x0998, 0x29B3},
{MT9P111_REG16, 0x099A, 0x79D1},
{MT9P111_REG16, 0x099C, 0x978E},
{MT9P111_REG16, 0x099E, 0x9092},
{MT9P111_REG16, 0x098A, 0x1778},	/* Patch RAM Address */
{MT9P111_REG16, 0x0990, 0x3F6F},
{MT9P111_REG16, 0x0992, 0x15F1},
{MT9P111_REG16, 0x0994, 0x0332},
{MT9P111_REG16, 0x0996, 0x0071},
{MT9P111_REG16, 0x0998, 0x8232},
{MT9P111_REG16, 0x099A, 0xDA11},
{MT9P111_REG16, 0x099C, 0x5970},
{MT9P111_REG16, 0x099E, 0x1CF2},
{MT9P111_REG16, 0x098A, 0x1788},	/* Patch RAM Address */
{MT9P111_REG16, 0x0990, 0x83AD},
{MT9P111_REG16, 0x0992, 0xFFD2},
{MT9P111_REG16, 0x0994, 0xB6EB},
{MT9P111_REG16, 0x0996, 0x0313},
{MT9P111_REG16, 0x0998, 0x9FAE},
{MT9P111_REG16, 0x099A, 0x30ED},
{MT9P111_REG16, 0x099C, 0xA5AE},
{MT9P111_REG16, 0x099E, 0xC7AF},
{MT9P111_REG16, 0x098A, 0x1798},	/* Patch RAM Address */
{MT9P111_REG16, 0x0990, 0x8B8F},
{MT9P111_REG16, 0x0992, 0x388D},
{MT9P111_REG16, 0x0994, 0x692D},
{MT9P111_REG16, 0x0996, 0x9672},
{MT9P111_REG16, 0x0998, 0xD38F},
{MT9P111_REG16, 0x099A, 0x1D93},
{MT9P111_REG16, 0x099C, 0x9FB0},
{MT9P111_REG16, 0x099E, 0xE2EF},
{MT9P111_REG16, 0x098A, 0x17A8},	/* Patch RAM Address */
{MT9P111_REG16, 0x0990, 0x20AF},
{MT9P111_REG16, 0x0992, 0x42D0},
{MT9P111_REG16, 0x0994, 0x7E71},
{MT9P111_REG16, 0x0996, 0xE74F},
{MT9P111_REG16, 0x0998, 0x2F2E},
{MT9P111_REG16, 0x099A, 0x95F1},
{MT9P111_REG16, 0x099C, 0x8091},
{MT9P111_REG16, 0x099E, 0x2A33},
{MT9P111_REG16, 0x098A, 0x17B8},	/* Patch RAM Address */
{MT9P111_REG16, 0x0990, 0xCF51},
{MT9P111_REG16, 0x0992, 0x7CAD},
{MT9P111_REG16, 0x0994, 0xB8B4},
{MT9P111_REG16, 0x0996, 0xB974},
{MT9P111_REG16, 0x0998, 0x1FF7},
{MT9P111_REG16, 0x099A, 0xB211},
{MT9P111_REG16, 0x099C, 0x6EB1},
{MT9P111_REG16, 0x099E, 0xD014},
{MT9P111_REG16, 0x098A, 0x17C8},	/* Patch RAM Address */
{MT9P111_REG16, 0x0990, 0xF374},
{MT9P111_REG16, 0x0992, 0x1AF7},
{MT9P111_REG16, 0x0994, 0x9E51},
{MT9P111_REG16, 0x0996, 0xB211},
{MT9P111_REG16, 0x0998, 0xECD4},
{MT9P111_REG16, 0x099A, 0xB1F3},
{MT9P111_REG16, 0x099C, 0x22D7},
{MT9P111_REG16, 0x099E, 0xC811},
{MT9P111_REG16, 0x098A, 0x17D8},	/* Patch RAM Address */
{MT9P111_REG16, 0x0990, 0x0272},
{MT9P111_REG16, 0x0992, 0xDDD4},
{MT9P111_REG16, 0x0994, 0x86B5},
{MT9P111_REG16, 0x0996, 0x3177},
{MT9P111_REG16, 0x0998, 0x0404},
{MT9P111_REG16, 0x099A, 0x04A4},
{MT9P111_REG16, 0x099C, 0x0000},
{MT9P111_REG16, 0x099E, 0x0000},
/*
 * Load PGA settings from Patch RAM with APGA function enabled
 * for using 3 PGA settings for all CT conditions,
 * enalbe PGA setting
 */
{MT9P111_REG16, 0x098E, 0x1000},	/* LOGICAL_ADDRESS_ACCESS [PGA_SOLUTION] */
{MT9P111_REG8, 0xD004, 0x02},		/* PGA_SOLUTION */
{MT9P111_REG16, 0xD006, 0x1580},	/* PGA_ZONE_ADDR_0 -- this is the address of PGA Zone 0 */
{MT9P111_REG16, 0xD008, 0x164C},	/* PGA_ZONE_ADDR_1 -- this is the address of PGA Zone 1 */
{MT9P111_REG16, 0xD00A, 0x1718},	/* PGA_ZONE_ADDR_2 -- this is the address of PGA Zone 2 */
{MT9P111_TABLE_END, 0, 0}
};

static struct mt9p111_reg mode_init_start[] = {
/* for 16 MHz input, VCO=720 MHz */
{MT9P111_REG16, 0x0010, 0x012D},	/* PLL Dividers = 301 */
{MT9P111_REG16, 0x0012, 0x0070},	/* PLL P Dividers = 112 */
{MT9P111_REG16, 0x0014, 0x2025},	/* PLL Control: TEST_BYPASS off = 8229 */
{MT9P111_REG16, 0x0022, 0x0030},	/* VDD_DIS Counter Delay = 48 */
{MT9P111_REG16, 0x002A, 0x7FFF},	/* PLL P Dividers 4-5-6 = 32767 */
{MT9P111_REG16, 0x002C, 0x0000},	/* PLL P Dividers 7 = 0 */
{MT9P111_REG16, 0x002E, 0x0000},	/* Sensor Clock Divider = 0 */
{MT9P111_REG16, 0x001E, 0x0777},	/* Pad Slew Pad Config = 1092 */
{MT9P111_REG16, 0x0018, 0x400C},	/* Standby Control and Status: Out of standby */
{MT9P111_WAIT_MS, 0, 30},
/* set I2C master clock to 400 KHz */
{MT9P111_REG16, 0x098E, 0x6004},	/* LOGICAL_ADDRESS_ACCESS [IO_I2C_CLK_DIVIDER] */
{MT9P111_REG16, 0xE004, 0x0708},	/* I2C Master Clock Divider = 1800 */
{MT9P111_REG16, 0xE002, 0x0108},	/* IO_ALGO */
{MT9P111_WAIT_MS, 0, 10},
/* resync I2C master */
{MT9P111_REG16, 0x0016, 0x0057},	/* CLOCKS_CONTROL */
{MT9P111_REG16, 0x3B00, 0x80A0},	/* TXBUFFER_DATA_REGISTER_0 */
{MT9P111_REG16, 0x3B02, 0x0000},	/* TXBUFFER_DATA_REGISTER_1 */
{MT9P111_REG16, 0x3B86, 0x0002},	/* TXBUFFER_TOTAL_BYTE_COUNT */
{MT9P111_REG16, 0x3B82, 0x0007},	/* I2C_MASTER_CONTROL */
{MT9P111_WAIT_MS, 0, 10},
{MT9P111_REG16, 0x0016, 0x0047},	/* CLOCKS_CONTROL */
/* Preview at 1280x960 YCbCr 27.5fps, capture at 2592x1944 YCbCr 5.85fps */
{MT9P111_REG16, 0x98E, 0x1000},
{MT9P111_REG16, 0xC86C, 0x0518},	/* Output Width (A) = 1304 */
{MT9P111_REG16, 0xC86E, 0x03D4},	/* Output Height (A) = 980 */
{MT9P111_REG16, 0xC83A, 0x000C},	/* Row Start (A) = 12 */
{MT9P111_REG16, 0xC83C, 0x0018},	/* Column Start (A) = 24 */
{MT9P111_REG16, 0xC83E, 0x07B1},	/* Row End (A) = 1969 */
{MT9P111_REG16, 0xC840, 0x0A45},	/* Column End (A) = 2629 */
{MT9P111_REG16, 0xC842, 0x0001},	/* Row Speed (A) = 1 */
{MT9P111_REG16, 0xC844, 0x0103},	/* Core Skip X (A) = 259 */
{MT9P111_REG16, 0xC846, 0x0103},	/* Core Skip Y (A) = 259 */
{MT9P111_REG16, 0xC848, 0x0103},	/* Pipe Skip X (A) = 259 */
{MT9P111_REG16, 0xC84A, 0x0103},	/* Pipe Skip Y (A) = 259 */
{MT9P111_REG16, 0xC84C, 0x00F6},	/* Power Mode (A) = 246 */
{MT9P111_REG16, 0xC84E, 0x0001},	/* Bin Mode (A) = 1 */
{MT9P111_REG8, 0xC850, 0x00},		/* Orientation (A) = 0 */
{MT9P111_REG8, 0xC851, 0x00},		/* Pixel Order (A) = 0 */
{MT9P111_REG16, 0xC852, 0x019C},	/* Fine Correction (A) = 412 */
{MT9P111_REG16, 0xC854, 0x0732},	/* Fine IT Min (A) = 1842 */
{MT9P111_REG16, 0xC856, 0x048E},	/* Fine IT Max Margin (A) = 1166 */
{MT9P111_REG16, 0xC858, 0x0002},	/* Coarse IT Min (A) = 2 */
{MT9P111_REG16, 0xC85A, 0x0001},	/* Coarse IT Max Margin (A) = 1 */
{MT9P111_REG16, 0xC85C, 0x0423},	/* Min Frame Lines (A) = 1059 */
{MT9P111_REG16, 0xC85E, 0xFFFF},	/* Max Frame Lines (A) = 65535 */
{MT9P111_REG16, 0xC860, 0x0423},	/* Base Frame Lines (A) = 1059 */
{MT9P111_REG16, 0xC862, 0x0EDB},	/* Min Line Length (A) = 3803 */
{MT9P111_REG16, 0xC864, 0xFFFE},	/* Max Line Length (A) = 65534 */
{MT9P111_REG16, 0xC866, 0x7F7C},	/* P456 Divider (A) = 32636 */
{MT9P111_REG16, 0xC868, 0x0423},	/* Frame Lines (A) = 1059 */
{MT9P111_REG16, 0xC86A, 0x0EDB},	/* Line Length (A) = 3803 */
{MT9P111_REG16, 0xC870, 0x0014},	/* RX FIFO Watermark (A) = 20 */
{MT9P111_REG16, 0xC8AA, 0x0500},	/* Output_0 Image Width = 1280 */
{MT9P111_REG16, 0xC8AC, 0x03C0},	/* Output_0 Image Height = 960 */
{MT9P111_REG16, 0xC8AE, 0x0001},	/* Output_0 Image Format = 1 */
{MT9P111_REG16, 0xC8B0, 0x0000},	/* Output_0 Format Order = 0 */
{MT9P111_REG16, 0xC8B8, 0x0000},	/* Output_0 JPEG control = 0 */
{MT9P111_REG16, 0xC8A4, 0x0A28},	/* Output Width (B) = 2600 */
{MT9P111_REG16, 0xC8A6, 0x07A0},	/* Output Height (B) = 1952 */
{MT9P111_REG16, 0xC872, 0x0010},	/* Row Start (B) = 16 */
{MT9P111_REG16, 0xC874, 0x001C},	/* Column Start (B) = 28 */
{MT9P111_REG16, 0xC876, 0x07AF},	/* Row End (B) = 1967 */
{MT9P111_REG16, 0xC878, 0x0A43},	/* Column End (B) = 2627 */
{MT9P111_REG16, 0xC87A, 0x0001},	/* Row Speed (B) = 1 */
{MT9P111_REG16, 0xC87C, 0x0101},	/* Core Skip X (B) = 257 */
{MT9P111_REG16, 0xC87E, 0x0101},	/* Core Skip Y (B) = 257 */
{MT9P111_REG16, 0xC880, 0x0101},	/* Pipe Skip X (B) = 257 */
{MT9P111_REG16, 0xC882, 0x0101},	/* Pipe Skip Y (B) = 257 */
{MT9P111_REG16, 0xC884, 0x00F2},	/* Power Mode (B) = 242 */
{MT9P111_REG16, 0xC886, 0x0000},	/* Bin Mode (B) = 0 */
{MT9P111_REG8, 0xC888, 0x00},		/* Orientation (B) = 0 */
{MT9P111_REG8, 0xC889, 0x00},		/* Pixel Order (B) = 0 */
{MT9P111_REG16, 0xC88A, 0x009C},	/* Fine Correction (B) = 156 */
{MT9P111_REG16, 0xC88C, 0x034A},	/* Fine IT Min (B) = 842 */
{MT9P111_REG16, 0xC88E, 0x02A6},	/* Fine IT Max Margin (B) = 678 */
{MT9P111_REG16, 0xC890, 0x0002},	/* Coarse IT Min (B) = 2 */
{MT9P111_REG16, 0xC892, 0x0001},	/* Coarse IT Max Margin (B) = 1 */
{MT9P111_REG16, 0xC894, 0x07EF},	/* Min Frame Lines (B) = 2031 */
{MT9P111_REG16, 0xC896, 0xFFFF},	/* Max Frame Lines (B) = 65535 */
{MT9P111_REG16, 0xC898, 0x07EF},	/* Base Frame Lines (B) = 2031 */
{MT9P111_REG16, 0xC89A, 0x246A},	/* Min Line Length (B) = 9322 */
{MT9P111_REG16, 0xC89C, 0xFFFE},	/* Max Line Length (B) = 65534   */
{MT9P111_REG16, 0xC89E, 0x7F9C},	/* P456 Divider (B) = 32668 */
{MT9P111_REG16, 0xC8A0, 0x07EF},	/* Frame Lines (B) = 2031 */
{MT9P111_REG16, 0xC8A2, 0x246A},	/* Line Length (B) = 9322 */
{MT9P111_REG16, 0xC8A8, 0x0014},	/* RX FIFO Watermark (B) = 20 */
{MT9P111_REG16, 0xC8C0, 0x0A20},	/* Output_1 Image Width = 2592 */
{MT9P111_REG16, 0xC8C2, 0x0798},	/* Output_1 Image Height = 1944 */
{MT9P111_REG16, 0xC8C4, 0x0001},	/* Output_1 Image Format = 1 */
{MT9P111_REG16, 0xC8C6, 0x0000},	/* Output_1 Format Order = 0 */
{MT9P111_REG16, 0xC8CE, 0x0000},	/* Output_1 JPEG control = 0 */
{MT9P111_REG16, 0xA010, 0x010F},	/* fd_min_expected50hz_flicker_period = 271 */
{MT9P111_REG16, 0xA012, 0x0137},	/* fd_max_expected50hz_flicker_period = 311 */
{MT9P111_REG16, 0xA014, 0x00DF},	/* fd_min_expected60hz_flicker_period = 223 */
{MT9P111_REG16, 0xA016, 0x0107},	/* fd_max_expected60hz_flicker_period = 263 */
{MT9P111_REG16, 0xA018, 0x0123},	/* fd_expected50hz_flicker_period (A) = 291 */
{MT9P111_REG16, 0xA01A, 0x0077},	/* fd_expected50hz_flicker_period (B) = 119 */
{MT9P111_REG16, 0xA01C, 0x00F3},	/* fd_expected60hz_flicker_period (A) = 243 */
{MT9P111_REG16, 0xA01E, 0x0063},	/* fd_expected60hz_flicker_period (B) = 99 */
{MT9P111_REG8, 0xDC0A, 0x06},		/* Scaler Allow Zoom Ratio = 6 */
{MT9P111_REG16, 0xDC1C, 0x2710},	/* System Zoom Ratio = 10000 */
{MT9P111_REG8, 0x8404, 0x06},		/* Refresh Sequencer Mode = 6 */
/* k28a_rev03_patch01_basic_REV5 */
{MT9P111_REG16, 0x0982, 0x0000},	/* ACCESS_CTL_STAT */
{MT9P111_REG16, 0x098A, 0x0000},	/* PHYSICAL_ADDRESS_ACCESS */
/* McNex patch */
{MT9P111_REG16, 0x886C, 0xC0F1},
{MT9P111_REG16, 0x886E, 0xC5E1},
{MT9P111_REG16, 0x8870, 0x246A},
{MT9P111_REG16, 0x8872, 0x1280},
{MT9P111_REG16, 0x8874, 0xC4E1},
{MT9P111_REG16, 0x8876, 0xD20F},
{MT9P111_REG16, 0x8878, 0x2069},
{MT9P111_REG16, 0x887A, 0x0000},
{MT9P111_REG16, 0x887C, 0x6A62},
{MT9P111_REG16, 0x887E, 0x1303},
{MT9P111_REG16, 0x8880, 0x0084},
{MT9P111_REG16, 0x8882, 0x1734},
{MT9P111_REG16, 0x8884, 0x7005},
{MT9P111_REG16, 0x8886, 0xD801},
{MT9P111_REG16, 0x8888, 0x8A41},
{MT9P111_REG16, 0x888A, 0xD900},
{MT9P111_REG16, 0x888C, 0x0D5A},
{MT9P111_REG16, 0x888E, 0x0664},
{MT9P111_REG16, 0x8890, 0x8B61},
{MT9P111_REG16, 0x8892, 0xE80B},
{MT9P111_REG16, 0x8894, 0x000D},
{MT9P111_REG16, 0x8896, 0x0020},
{MT9P111_REG16, 0x8898, 0xD508},
{MT9P111_REG16, 0x889A, 0x1504},
{MT9P111_REG16, 0x889C, 0x1400},
{MT9P111_REG16, 0x889E, 0x7840},
{MT9P111_REG16, 0x88A0, 0xD007},
{MT9P111_REG16, 0x88A2, 0x0DFB},
{MT9P111_REG16, 0x88A4, 0x9004},
{MT9P111_REG16, 0x88A6, 0xC4C1},
{MT9P111_REG16, 0x88A8, 0x2029},
{MT9P111_REG16, 0x88AA, 0x0300},
{MT9P111_REG16, 0x88AC, 0x0219},
{MT9P111_REG16, 0x88AE, 0x06C4},
{MT9P111_REG16, 0x88B0, 0xFF80},
{MT9P111_REG16, 0x88B2, 0x08C8},
{MT9P111_REG16, 0x88B4, 0xFF80},
{MT9P111_REG16, 0x88B6, 0x086C},
{MT9P111_REG16, 0x88B8, 0xFF80},
{MT9P111_REG16, 0x88BA, 0x08C0},
{MT9P111_REG16, 0x88BC, 0xFF80},
{MT9P111_REG16, 0x88BE, 0x08C8},
{MT9P111_REG16, 0x88C0, 0xFF80},
{MT9P111_REG16, 0x88C2, 0x0C98},
{MT9P111_REG16, 0x88C4, 0xFF80},
{MT9P111_REG16, 0x88C6, 0x0AF8},
{MT9P111_REG16, 0x88C8, 0x0005},
{MT9P111_REG16, 0x88CA, 0x0004},
{MT9P111_REG16, 0x88CC, 0x0000},
{MT9P111_REG16, 0x88CE, 0x0000},
{MT9P111_REG16, 0x88D0, 0xD1B4},
{MT9P111_REG16, 0x88D2, 0xD2B5},
{MT9P111_REG16, 0x88D4, 0x11B2},
{MT9P111_REG16, 0x88D6, 0x8903},
{MT9P111_REG16, 0x88D8, 0x1252},
{MT9P111_REG16, 0x88DA, 0x0100},
{MT9P111_REG16, 0x88DC, 0x7B6F},
{MT9P111_REG16, 0x88DE, 0xB808},
{MT9P111_REG16, 0x88E0, 0x2004},
{MT9P111_REG16, 0x88E2, 0x0F80},
{MT9P111_REG16, 0x88E4, 0x0000},
{MT9P111_REG16, 0x88E6, 0xFF00},
{MT9P111_REG16, 0x88E8, 0x7865},
{MT9P111_REG16, 0x88EA, 0x19B2},
{MT9P111_REG16, 0x88EC, 0x8024},
{MT9P111_REG16, 0x88EE, 0xD0AF},
{MT9P111_REG16, 0x88F0, 0x8801},
{MT9P111_REG16, 0x88F2, 0xB8E1},
{MT9P111_REG16, 0x88F4, 0xD800},
{MT9P111_REG16, 0x88F6, 0xF404},
{MT9P111_REG16, 0x88F8, 0x1234},
{MT9P111_REG16, 0x88FA, 0x0080},
{MT9P111_REG16, 0x88FC, 0x1955},
{MT9P111_REG16, 0x88FE, 0x803C},
{MT9P111_REG16, 0x8900, 0x1233},
{MT9P111_REG16, 0x8902, 0x0080},
{MT9P111_REG16, 0x8904, 0xB802},
{MT9P111_REG16, 0x8906, 0x1957},
{MT9P111_REG16, 0x8908, 0x803C},
{MT9P111_REG16, 0x890A, 0x1958},
{MT9P111_REG16, 0x890C, 0x803C},
{MT9P111_REG16, 0x890E, 0x1959},
{MT9P111_REG16, 0x8910, 0x803C},
{MT9P111_REG16, 0x8912, 0x195A},
{MT9P111_REG16, 0x8914, 0x803C},
{MT9P111_REG16, 0x8916, 0x7EE0},
{MT9P111_REG16, 0x8918, 0xC0F1},
{MT9P111_REG16, 0x891A, 0x0936},
{MT9P111_REG16, 0x891C, 0x06C4},
{MT9P111_REG16, 0x891E, 0xD5A4},
{MT9P111_REG16, 0x8920, 0x8D2C},
{MT9P111_REG16, 0x8922, 0x0983},
{MT9P111_REG16, 0x8924, 0x0010},
{MT9P111_REG16, 0x8926, 0xD2A1},
{MT9P111_REG16, 0x8928, 0x123A},
{MT9P111_REG16, 0x892A, 0x0083},
{MT9P111_REG16, 0x892C, 0x123B},
{MT9P111_REG16, 0x892E, 0x008F},
{MT9P111_REG16, 0x8930, 0x8D55},
{MT9P111_REG16, 0x8932, 0xBB08},
{MT9P111_REG16, 0x8934, 0x7BE5},
{MT9P111_REG16, 0x8936, 0x8DF6},
{MT9P111_REG16, 0x8938, 0xBA08},
{MT9P111_REG16, 0x893A, 0x7AE5},
{MT9P111_REG16, 0x893C, 0x0B0D},
{MT9P111_REG16, 0x893E, 0x00A3},
{MT9P111_REG16, 0x8940, 0x8DC5},
{MT9P111_REG16, 0x8942, 0x8D54},
{MT9P111_REG16, 0x8944, 0xAD45},
{MT9P111_REG16, 0x8946, 0xF026},
{MT9P111_REG16, 0x8948, 0x65DB},
{MT9P111_REG16, 0x894A, 0x8B6D},
{MT9P111_REG16, 0x894C, 0x0815},
{MT9P111_REG16, 0x894E, 0x00E2},
{MT9P111_REG16, 0x8950, 0x65DA},
{MT9P111_REG16, 0x8952, 0x8A51},
{MT9P111_REG16, 0x8954, 0x0A0D},
{MT9P111_REG16, 0x8956, 0x0002},
{MT9P111_REG16, 0x8958, 0xE683},
{MT9P111_REG16, 0x895A, 0x22CA},
{MT9P111_REG16, 0x895C, 0x038B},
{MT9P111_REG16, 0x895E, 0xF69A},
{MT9P111_REG16, 0x8960, 0xDA00},
{MT9P111_REG16, 0x8962, 0xAD45},
{MT9P111_REG16, 0x8964, 0x2540},
{MT9P111_REG16, 0x8966, 0x1343},
{MT9P111_REG16, 0x8968, 0xE180},
{MT9P111_REG16, 0x896A, 0x2540},
{MT9P111_REG16, 0x896C, 0x144F},
{MT9P111_REG16, 0x896E, 0xF6D2},
{MT9P111_REG16, 0x8970, 0x719F},
{MT9P111_REG16, 0x8972, 0x78E0},
{MT9P111_REG16, 0x8974, 0x20A8},
{MT9P111_REG16, 0x8976, 0x0280},
{MT9P111_REG16, 0x8978, 0x8B20},
{MT9P111_REG16, 0x897A, 0x0813},
{MT9P111_REG16, 0x897C, 0x0043},
{MT9P111_REG16, 0x897E, 0xE201},
{MT9P111_REG16, 0x8980, 0x7A4F},
{MT9P111_REG16, 0x8982, 0xAD45},
{MT9P111_REG16, 0x8984, 0xE301},
{MT9P111_REG16, 0x8986, 0xE701},
{MT9P111_REG16, 0x8988, 0xF004},
{MT9P111_REG16, 0x898A, 0x8F20},
{MT9P111_REG16, 0x898C, 0x09F3},
{MT9P111_REG16, 0x898E, 0x8002},
{MT9P111_REG16, 0x8990, 0xD088},
{MT9P111_REG16, 0x8992, 0x8800},
{MT9P111_REG16, 0x8994, 0xE803},
{MT9P111_REG16, 0x8996, 0x0E0F},
{MT9P111_REG16, 0x8998, 0x1080},
{MT9P111_REG16, 0x899A, 0xD087},
{MT9P111_REG16, 0x899C, 0x8000},
{MT9P111_REG16, 0x899E, 0x8002},
{MT9P111_REG16, 0x89A0, 0x7840},
{MT9P111_REG16, 0x89A2, 0x0115},
{MT9P111_REG16, 0x89A4, 0x06C4},
{MT9P111_REG16, 0x89A6, 0x78E0},
{MT9P111_REG16, 0x89A8, 0xC0F1},
{MT9P111_REG16, 0x89AA, 0x08AA},
{MT9P111_REG16, 0x89AC, 0x06C4},
{MT9P111_REG16, 0x89AE, 0xD683},
{MT9P111_REG16, 0x89B0, 0x8E01},
{MT9P111_REG16, 0x89B2, 0xB8A4},
{MT9P111_REG16, 0x89B4, 0xAE01},
{MT9P111_REG16, 0x89B6, 0x8E09},
{MT9P111_REG16, 0x89B8, 0xB8E0},
{MT9P111_REG16, 0x89BA, 0xF29B},
{MT9P111_REG16, 0x89BC, 0xD57B},
{MT9P111_REG16, 0x89BE, 0x153A},
{MT9P111_REG16, 0x89C0, 0x1080},
{MT9P111_REG16, 0x89C2, 0x153B},
{MT9P111_REG16, 0x89C4, 0x1081},
{MT9P111_REG16, 0x89C6, 0xB808},
{MT9P111_REG16, 0x89C8, 0x7825},
{MT9P111_REG16, 0x89CA, 0x16B8},
{MT9P111_REG16, 0x89CC, 0x1101},
{MT9P111_REG16, 0x89CE, 0x092D},
{MT9P111_REG16, 0x89D0, 0x0003},
{MT9P111_REG16, 0x89D2, 0x16B0},
{MT9P111_REG16, 0x89D4, 0x1082},
{MT9P111_REG16, 0x89D6, 0x1E3C},
{MT9P111_REG16, 0x89D8, 0x1082},
{MT9P111_REG16, 0x89DA, 0x16B1},
{MT9P111_REG16, 0x89DC, 0x1082},
{MT9P111_REG16, 0x89DE, 0x1E3D},
{MT9P111_REG16, 0x89E0, 0x1082},
{MT9P111_REG16, 0x89E2, 0x16B4},
{MT9P111_REG16, 0x89E4, 0x1082},
{MT9P111_REG16, 0x89E6, 0x1E3E},
{MT9P111_REG16, 0x89E8, 0x1082},
{MT9P111_REG16, 0x89EA, 0x16B5},
{MT9P111_REG16, 0x89EC, 0x1082},
{MT9P111_REG16, 0x89EE, 0x1E3F},
{MT9P111_REG16, 0x89F0, 0x1082},
{MT9P111_REG16, 0x89F2, 0x8E40},
{MT9P111_REG16, 0x89F4, 0xBAA6},
{MT9P111_REG16, 0x89F6, 0xAE40},
{MT9P111_REG16, 0x89F8, 0x098F},
{MT9P111_REG16, 0x89FA, 0x0022},
{MT9P111_REG16, 0x89FC, 0x16BA},
{MT9P111_REG16, 0x89FE, 0x1102},
{MT9P111_REG16, 0x8A00, 0x0A87},
{MT9P111_REG16, 0x8A02, 0x0003},
{MT9P111_REG16, 0x8A04, 0x16B2},
{MT9P111_REG16, 0x8A06, 0x1084},
{MT9P111_REG16, 0x8A08, 0x09DE},
{MT9P111_REG16, 0x8A0A, 0x06A4},
{MT9P111_REG16, 0x8A0C, 0x16B0},
{MT9P111_REG16, 0x8A0E, 0x1083},
{MT9P111_REG16, 0x8A10, 0x1E3C},
{MT9P111_REG16, 0x8A12, 0x1002},
{MT9P111_REG16, 0x8A14, 0x153A},
{MT9P111_REG16, 0x8A16, 0x1080},
{MT9P111_REG16, 0x8A18, 0x153B},
{MT9P111_REG16, 0x8A1A, 0x1081},
{MT9P111_REG16, 0x8A1C, 0x16B3},
{MT9P111_REG16, 0x8A1E, 0x1084},
{MT9P111_REG16, 0x8A20, 0xB808},
{MT9P111_REG16, 0x8A22, 0x7825},
{MT9P111_REG16, 0x8A24, 0x16B8},
{MT9P111_REG16, 0x8A26, 0x1101},
{MT9P111_REG16, 0x8A28, 0x16BA},
{MT9P111_REG16, 0x8A2A, 0x1102},
{MT9P111_REG16, 0x8A2C, 0x09BA},
{MT9P111_REG16, 0x8A2E, 0x06A4},
{MT9P111_REG16, 0x8A30, 0x16B1},
{MT9P111_REG16, 0x8A32, 0x1083},
{MT9P111_REG16, 0x8A34, 0x1E3D},
{MT9P111_REG16, 0x8A36, 0x1002},
{MT9P111_REG16, 0x8A38, 0x153A},
{MT9P111_REG16, 0x8A3A, 0x1080},
{MT9P111_REG16, 0x8A3C, 0x153B},
{MT9P111_REG16, 0x8A3E, 0x1081},
{MT9P111_REG16, 0x8A40, 0x16B6},
{MT9P111_REG16, 0x8A42, 0x1084},
{MT9P111_REG16, 0x8A44, 0xB808},
{MT9P111_REG16, 0x8A46, 0x7825},
{MT9P111_REG16, 0x8A48, 0x16B8},
{MT9P111_REG16, 0x8A4A, 0x1101},
{MT9P111_REG16, 0x8A4C, 0x16BA},
{MT9P111_REG16, 0x8A4E, 0x1102},
{MT9P111_REG16, 0x8A50, 0x0996},
{MT9P111_REG16, 0x8A52, 0x06A4},
{MT9P111_REG16, 0x8A54, 0x16B4},
{MT9P111_REG16, 0x8A56, 0x1083},
{MT9P111_REG16, 0x8A58, 0x1E3E},
{MT9P111_REG16, 0x8A5A, 0x1002},
{MT9P111_REG16, 0x8A5C, 0x153A},
{MT9P111_REG16, 0x8A5E, 0x1080},
{MT9P111_REG16, 0x8A60, 0x153B},
{MT9P111_REG16, 0x8A62, 0x1081},
{MT9P111_REG16, 0x8A64, 0x16B7},
{MT9P111_REG16, 0x8A66, 0x1084},
{MT9P111_REG16, 0x8A68, 0xB808},
{MT9P111_REG16, 0x8A6A, 0x7825},
{MT9P111_REG16, 0x8A6C, 0x16B8},
{MT9P111_REG16, 0x8A6E, 0x1101},
{MT9P111_REG16, 0x8A70, 0x16BA},
{MT9P111_REG16, 0x8A72, 0x1102},
{MT9P111_REG16, 0x8A74, 0x0972},
{MT9P111_REG16, 0x8A76, 0x06A4},
{MT9P111_REG16, 0x8A78, 0x16B5},
{MT9P111_REG16, 0x8A7A, 0x1083},
{MT9P111_REG16, 0x8A7C, 0x1E3F},
{MT9P111_REG16, 0x8A7E, 0x1002},
{MT9P111_REG16, 0x8A80, 0x8E00},
{MT9P111_REG16, 0x8A82, 0xB8A6},
{MT9P111_REG16, 0x8A84, 0xAE00},
{MT9P111_REG16, 0x8A86, 0x153A},
{MT9P111_REG16, 0x8A88, 0x1081},
{MT9P111_REG16, 0x8A8A, 0x153B},
{MT9P111_REG16, 0x8A8C, 0x1080},
{MT9P111_REG16, 0x8A8E, 0xB908},
{MT9P111_REG16, 0x8A90, 0x7905},
{MT9P111_REG16, 0x8A92, 0x16BA},
{MT9P111_REG16, 0x8A94, 0x1100},
{MT9P111_REG16, 0x8A96, 0x085B},
{MT9P111_REG16, 0x8A98, 0x0042},
{MT9P111_REG16, 0x8A9A, 0xD049},
{MT9P111_REG16, 0x8A9C, 0x9E31},
{MT9P111_REG16, 0x8A9E, 0x904D},
{MT9P111_REG16, 0x8AA0, 0x0A2B},
{MT9P111_REG16, 0x8AA2, 0x0063},
{MT9P111_REG16, 0x8AA4, 0x8E00},
{MT9P111_REG16, 0x8AA6, 0x16B0},
{MT9P111_REG16, 0x8AA8, 0x1081},
{MT9P111_REG16, 0x8AAA, 0x1E3C},
{MT9P111_REG16, 0x8AAC, 0x1042},
{MT9P111_REG16, 0x8AAE, 0x16B1},
{MT9P111_REG16, 0x8AB0, 0x1081},
{MT9P111_REG16, 0x8AB2, 0x1E3D},
{MT9P111_REG16, 0x8AB4, 0x1042},
{MT9P111_REG16, 0x8AB6, 0x16B4},
{MT9P111_REG16, 0x8AB8, 0x1081},
{MT9P111_REG16, 0x8ABA, 0x1E3E},
{MT9P111_REG16, 0x8ABC, 0x1042},
{MT9P111_REG16, 0x8ABE, 0x16B5},
{MT9P111_REG16, 0x8AC0, 0x1081},
{MT9P111_REG16, 0x8AC2, 0x1E3F},
{MT9P111_REG16, 0x8AC4, 0x1042},
{MT9P111_REG16, 0x8AC6, 0xB886},
{MT9P111_REG16, 0x8AC8, 0xF012},
{MT9P111_REG16, 0x8ACA, 0x16B2},
{MT9P111_REG16, 0x8ACC, 0x1081},
{MT9P111_REG16, 0x8ACE, 0xB8A6},
{MT9P111_REG16, 0x8AD0, 0x1E3C},
{MT9P111_REG16, 0x8AD2, 0x1042},
{MT9P111_REG16, 0x8AD4, 0x16B3},
{MT9P111_REG16, 0x8AD6, 0x1081},
{MT9P111_REG16, 0x8AD8, 0x1E3D},
{MT9P111_REG16, 0x8ADA, 0x1042},
{MT9P111_REG16, 0x8ADC, 0x16B6},
{MT9P111_REG16, 0x8ADE, 0x1081},
{MT9P111_REG16, 0x8AE0, 0x1E3E},
{MT9P111_REG16, 0x8AE2, 0x1042},
{MT9P111_REG16, 0x8AE4, 0x16B7},
{MT9P111_REG16, 0x8AE6, 0x1081},
{MT9P111_REG16, 0x8AE8, 0x1E3F},
{MT9P111_REG16, 0x8AEA, 0x1042},
{MT9P111_REG16, 0x8AEC, 0xAE00},
{MT9P111_REG16, 0x8AEE, 0x0842},
{MT9P111_REG16, 0x8AF0, 0x01C4},
{MT9P111_REG16, 0x8AF2, 0x07CD},
{MT9P111_REG16, 0x8AF4, 0x0684},
{MT9P111_REG16, 0x8AF6, 0x78E0},
{MT9P111_REG16, 0x8AF8, 0xC0F1},
{MT9P111_REG16, 0x8AFA, 0x0F56},
{MT9P111_REG16, 0x8AFC, 0x06A4},
{MT9P111_REG16, 0x8AFE, 0xDA14},
{MT9P111_REG16, 0x8B00, 0xD02B},
{MT9P111_REG16, 0x8B02, 0xDE00},
{MT9P111_REG16, 0x8B04, 0xD12F},
{MT9P111_REG16, 0x8B06, 0x2E41},
{MT9P111_REG16, 0x8B08, 0x120C},
{MT9P111_REG16, 0x8B0A, 0xA895},
{MT9P111_REG16, 0x8B0C, 0xD52E},
{MT9P111_REG16, 0x8B0E, 0xA8D4},
{MT9P111_REG16, 0x8B10, 0xA8D6},
{MT9P111_REG16, 0x8B12, 0x0CE2},
{MT9P111_REG16, 0x8B14, 0x06A4},
{MT9P111_REG16, 0x8B16, 0x2555},
{MT9P111_REG16, 0x8B18, 0x1440},
{MT9P111_REG16, 0x8B1A, 0xD02C},
{MT9P111_REG16, 0x8B1C, 0x2555},
{MT9P111_REG16, 0x8B1E, 0x1441},
{MT9P111_REG16, 0x8B20, 0x77A9},
{MT9P111_REG16, 0x8B22, 0xA515},
{MT9P111_REG16, 0x8B24, 0xD024},
{MT9P111_REG16, 0x8B26, 0xA020},
{MT9P111_REG16, 0x8B28, 0xD129},
{MT9P111_REG16, 0x8B2A, 0x70E9},
{MT9P111_REG16, 0x8B2C, 0x0CC6},
{MT9P111_REG16, 0x8B2E, 0x06A4},
{MT9P111_REG16, 0x8B30, 0xDA44},
{MT9P111_REG16, 0x8B32, 0xD028},
{MT9P111_REG16, 0x8B34, 0xD121},
{MT9P111_REG16, 0x8B36, 0xA502},
{MT9P111_REG16, 0x8B38, 0xD027},
{MT9P111_REG16, 0x8B3A, 0xA0E0},
{MT9P111_REG16, 0x8B3C, 0xD027},
{MT9P111_REG16, 0x8B3E, 0xB0CB},
{MT9P111_REG16, 0x8B40, 0x8900},
{MT9P111_REG16, 0x8B42, 0xDB08},
{MT9P111_REG16, 0x8B44, 0xDAF0},
{MT9P111_REG16, 0x8B46, 0x19B0},
{MT9P111_REG16, 0x8B48, 0x00C2},
{MT9P111_REG16, 0x8B4A, 0xB8A6},
{MT9P111_REG16, 0x8B4C, 0xA900},
{MT9P111_REG16, 0x8B4E, 0xD851},
{MT9P111_REG16, 0x8B50, 0x19B2},
{MT9P111_REG16, 0x8B52, 0x0002},
{MT9P111_REG16, 0x8B54, 0xD852},
{MT9P111_REG16, 0x8B56, 0x19B3},
{MT9P111_REG16, 0x8B58, 0x0002},
{MT9P111_REG16, 0x8B5A, 0xD855},
{MT9P111_REG16, 0x8B5C, 0x19B6},
{MT9P111_REG16, 0x8B5E, 0x0002},
{MT9P111_REG16, 0x8B60, 0xD856},
{MT9P111_REG16, 0x8B62, 0x19B7},
{MT9P111_REG16, 0x8B64, 0x0002},
{MT9P111_REG16, 0x8B66, 0xD896},
{MT9P111_REG16, 0x8B68, 0x19B8},
{MT9P111_REG16, 0x8B6A, 0x0004},
{MT9P111_REG16, 0x8B6C, 0xD814},
{MT9P111_REG16, 0x8B6E, 0x19BA},
{MT9P111_REG16, 0x8B70, 0x0004},
{MT9P111_REG16, 0x8B72, 0xD805},
{MT9P111_REG16, 0x8B74, 0xB111},
{MT9P111_REG16, 0x8B76, 0x19B1},
{MT9P111_REG16, 0x8B78, 0x0082},
{MT9P111_REG16, 0x8B7A, 0x19B4},
{MT9P111_REG16, 0x8B7C, 0x00C2},
{MT9P111_REG16, 0x8B7E, 0x19B5},
{MT9P111_REG16, 0x8B80, 0x0082},
{MT9P111_REG16, 0x8B82, 0xD117},
{MT9P111_REG16, 0x8B84, 0x2556},
{MT9P111_REG16, 0x8B86, 0x12C0},
{MT9P111_REG16, 0x8B88, 0x0C6A},
{MT9P111_REG16, 0x8B8A, 0x06A4},
{MT9P111_REG16, 0x8B8C, 0xDA2C},
{MT9P111_REG16, 0x8B8E, 0xD015},
{MT9P111_REG16, 0x8B90, 0x2556},
{MT9P111_REG16, 0x8B92, 0x12C1},
{MT9P111_REG16, 0x8B94, 0xA519},
{MT9P111_REG16, 0x8B96, 0xD014},
{MT9P111_REG16, 0x8B98, 0x071D},
{MT9P111_REG16, 0x8B9A, 0x06A4},
{MT9P111_REG16, 0x8B9C, 0xA020},
{MT9P111_REG16, 0x8B9E, 0x78E0},
{MT9P111_REG16, 0x8BA0, 0xFF00},
{MT9P111_REG16, 0x8BA2, 0x33CC},
{MT9P111_REG16, 0x8BA4, 0xFF80},
{MT9P111_REG16, 0x8BA6, 0x0658},
{MT9P111_REG16, 0x8BA8, 0xFF80},
{MT9P111_REG16, 0x8BAA, 0x0250},
{MT9P111_REG16, 0x8BAC, 0xFF80},
{MT9P111_REG16, 0x8BAE, 0x0644},
{MT9P111_REG16, 0x8BB0, 0x8000},
{MT9P111_REG16, 0x8BB2, 0x0168},
{MT9P111_REG16, 0x8BB4, 0x8000},
{MT9P111_REG16, 0x8BB6, 0x0164},
{MT9P111_REG16, 0x8BB8, 0xFF80},
{MT9P111_REG16, 0x8BBA, 0x0314},
{MT9P111_REG16, 0x8BBC, 0xFF80},
{MT9P111_REG16, 0x8BBE, 0x050C},
{MT9P111_REG16, 0x8BC0, 0x0000},
{MT9P111_REG16, 0x8BC2, 0xF978},
{MT9P111_REG16, 0x8BC4, 0xFF80},
{MT9P111_REG16, 0x8BC6, 0x0D20},
{MT9P111_REG16, 0x8BC8, 0xFF80},
{MT9P111_REG16, 0x8BCA, 0x0918},
{MT9P111_REG16, 0x8BCC, 0x0000},
{MT9P111_REG16, 0x8BCE, 0xF9AC},
{MT9P111_REG16, 0x8BD0, 0xFF80},
{MT9P111_REG16, 0x8BD2, 0x08D0},
{MT9P111_REG16, 0x8BD4, 0x8000},
{MT9P111_REG16, 0x8BD6, 0x016C},
{MT9P111_REG16, 0x8BD8, 0xFF80},
{MT9P111_REG16, 0x8BDA, 0x0694},
{MT9P111_REG16, 0x8BDC, 0x0000},
{MT9P111_REG16, 0x8BDE, 0xF444},
{MT9P111_REG16, 0x8BE0, 0xFF80},
{MT9P111_REG16, 0x8BE2, 0x09A8},
{MT9P111_REG16, 0x8BE4, 0x8000},
{MT9P111_REG16, 0x8BE6, 0x009C},
{MT9P111_REG16, 0x8BE8, 0xC0F1},
{MT9P111_REG16, 0x8BEA, 0x0E5A},
{MT9P111_REG16, 0x8BEC, 0x0684},
{MT9P111_REG16, 0x8BEE, 0xD633},
{MT9P111_REG16, 0x8BF0, 0x7708},
{MT9P111_REG16, 0x8BF2, 0x8E01},
{MT9P111_REG16, 0x8BF4, 0x1604},
{MT9P111_REG16, 0x8BF6, 0x1091},
{MT9P111_REG16, 0x8BF8, 0x2046},
{MT9P111_REG16, 0x8BFA, 0x00C1},
{MT9P111_REG16, 0x8BFC, 0x202F},
{MT9P111_REG16, 0x8BFE, 0x2047},
{MT9P111_REG16, 0x8C00, 0xAE21},
{MT9P111_REG16, 0x8C02, 0x0F8F},
{MT9P111_REG16, 0x8C04, 0x1440},
{MT9P111_REG16, 0x8C06, 0x8EAA},
{MT9P111_REG16, 0x8C08, 0x8E0B},
{MT9P111_REG16, 0x8C0A, 0x224A},
{MT9P111_REG16, 0x8C0C, 0x2040},
{MT9P111_REG16, 0x8C0E, 0x8E2D},
{MT9P111_REG16, 0x8C10, 0xBD08},
{MT9P111_REG16, 0x8C12, 0x7D05},
{MT9P111_REG16, 0x8C14, 0x8E0C},
{MT9P111_REG16, 0x8C16, 0xB808},
{MT9P111_REG16, 0x8C18, 0x7825},
{MT9P111_REG16, 0x8C1A, 0x7510},
{MT9P111_REG16, 0x8C1C, 0x22C2},
{MT9P111_REG16, 0x8C1E, 0x248C},
{MT9P111_REG16, 0x8C20, 0x081D},
{MT9P111_REG16, 0x8C22, 0x0363},
{MT9P111_REG16, 0x8C24, 0xD9FF},
{MT9P111_REG16, 0x8C26, 0x2502},
{MT9P111_REG16, 0x8C28, 0x1002},
{MT9P111_REG16, 0x8C2A, 0x2A05},
{MT9P111_REG16, 0x8C2C, 0x03FE},
{MT9P111_REG16, 0x8C2E, 0x0EFA},
{MT9P111_REG16, 0x8C30, 0x06A4},
{MT9P111_REG16, 0x8C32, 0x702F},
{MT9P111_REG16, 0x8C34, 0x7810},
{MT9P111_REG16, 0x8C36, 0x7D02},
{MT9P111_REG16, 0x8C38, 0x7DB0},
{MT9P111_REG16, 0x8C3A, 0xF00B},
{MT9P111_REG16, 0x8C3C, 0x78A2},
{MT9P111_REG16, 0x8C3E, 0x2805},
{MT9P111_REG16, 0x8C40, 0x03FE},
{MT9P111_REG16, 0x8C42, 0x0EE6},
{MT9P111_REG16, 0x8C44, 0x06A4},
{MT9P111_REG16, 0x8C46, 0x702F},
{MT9P111_REG16, 0x8C48, 0x7810},
{MT9P111_REG16, 0x8C4A, 0x651D},
{MT9P111_REG16, 0x8C4C, 0x7DB0},
{MT9P111_REG16, 0x8C4E, 0x7DAF},
{MT9P111_REG16, 0x8C50, 0x8E08},
{MT9P111_REG16, 0x8C52, 0xBD06},
{MT9P111_REG16, 0x8C54, 0xD11A},
{MT9P111_REG16, 0x8C56, 0xB8C3},
{MT9P111_REG16, 0x8C58, 0x78A5},
{MT9P111_REG16, 0x8C5A, 0xB88F},
{MT9P111_REG16, 0x8C5C, 0x1908},
{MT9P111_REG16, 0x8C5E, 0x0024},
{MT9P111_REG16, 0x8C60, 0x2841},
{MT9P111_REG16, 0x8C62, 0x0201},
{MT9P111_REG16, 0x8C64, 0x1E26},
{MT9P111_REG16, 0x8C66, 0x1042},
{MT9P111_REG16, 0x8C68, 0x0F15},
{MT9P111_REG16, 0x8C6A, 0x1463},
{MT9P111_REG16, 0x8C6C, 0x1E27},
{MT9P111_REG16, 0x8C6E, 0x1002},
{MT9P111_REG16, 0x8C70, 0x224C},
{MT9P111_REG16, 0x8C72, 0xA000},
{MT9P111_REG16, 0x8C74, 0x224A},
{MT9P111_REG16, 0x8C76, 0x2040},
{MT9P111_REG16, 0x8C78, 0x22C2},
{MT9P111_REG16, 0x8C7A, 0x2482},
{MT9P111_REG16, 0x8C7C, 0x204F},
{MT9P111_REG16, 0x8C7E, 0x2040},
{MT9P111_REG16, 0x8C80, 0x224C},
{MT9P111_REG16, 0x8C82, 0xA000},
{MT9P111_REG16, 0x8C84, 0xB8A2},
{MT9P111_REG16, 0x8C86, 0xF204},
{MT9P111_REG16, 0x8C88, 0x2045},
{MT9P111_REG16, 0x8C8A, 0x2180},
{MT9P111_REG16, 0x8C8C, 0xAE01},
{MT9P111_REG16, 0x8C8E, 0x0A82},
{MT9P111_REG16, 0x8C90, 0xFFE3},
{MT9P111_REG16, 0x8C92, 0x70E9},
{MT9P111_REG16, 0x8C94, 0x0609},
{MT9P111_REG16, 0x8C96, 0x0684},
{MT9P111_REG16, 0x8C98, 0xC0F1},
{MT9P111_REG16, 0x8C9A, 0xD00A},
{MT9P111_REG16, 0x8C9C, 0xD20A},
{MT9P111_REG16, 0x8C9E, 0xD10B},
{MT9P111_REG16, 0x8CA0, 0xA040},
{MT9P111_REG16, 0x8CA2, 0x890C},
{MT9P111_REG16, 0x8CA4, 0x080F},
{MT9P111_REG16, 0x8CA6, 0x01DE},
{MT9P111_REG16, 0x8CA8, 0xB8A7},
{MT9P111_REG16, 0x8CAA, 0x8243},
{MT9P111_REG16, 0x8CAC, 0xA90C},
{MT9P111_REG16, 0x8CAE, 0x7A60},
{MT9P111_REG16, 0x8CB0, 0x890C},
{MT9P111_REG16, 0x8CB2, 0xC0D1},
{MT9P111_REG16, 0x8CB4, 0x7EE0},
{MT9P111_REG16, 0x8CB6, 0x78E0},
{MT9P111_REG16, 0x8CB8, 0xFF80},
{MT9P111_REG16, 0x8CBA, 0x0158},
{MT9P111_REG16, 0x8CBC, 0xFF00},
{MT9P111_REG16, 0x8CBE, 0x0618},
{MT9P111_REG16, 0x8CC0, 0x8000},
{MT9P111_REG16, 0x8CC2, 0x0008},
{MT9P111_REG16, 0x8CC4, 0xFF80},
{MT9P111_REG16, 0x8CC6, 0x0D10},
{MT9P111_REG16, 0x8CC8, 0xFF80},
{MT9P111_REG16, 0x8CCA, 0x0174},
{MT9P111_REG16, 0x8CCC, 0xE280},
{MT9P111_REG16, 0x8CCE, 0x24CA},
{MT9P111_REG16, 0x8CD0, 0x7082},
{MT9P111_REG16, 0x8CD2, 0x78E0},
{MT9P111_REG16, 0x8CD4, 0x20E8},
{MT9P111_REG16, 0x8CD6, 0x01A2},
{MT9P111_REG16, 0x8CD8, 0x1002},
{MT9P111_REG16, 0x8CDA, 0x0D02},
{MT9P111_REG16, 0x8CDC, 0x1902},
{MT9P111_REG16, 0x8CDE, 0x0094},
{MT9P111_REG16, 0x8CE0, 0x7FE0},
{MT9P111_REG16, 0x8CE2, 0x7028},
{MT9P111_REG16, 0x8CE4, 0x7308},
{MT9P111_REG16, 0x8CE6, 0x1000},
{MT9P111_REG16, 0x8CE8, 0x0900},
{MT9P111_REG16, 0x8CEA, 0x7904},
{MT9P111_REG16, 0x8CEC, 0x7947},
{MT9P111_REG16, 0x8CEE, 0x1B00},
{MT9P111_REG16, 0x8CF0, 0x0064},
{MT9P111_REG16, 0x8CF2, 0x7EE0},
{MT9P111_REG16, 0x8CF4, 0xE280},
{MT9P111_REG16, 0x8CF6, 0x24CA},
{MT9P111_REG16, 0x8CF8, 0x7082},
{MT9P111_REG16, 0x8CFA, 0x78E0},
{MT9P111_REG16, 0x8CFC, 0x20E8},
{MT9P111_REG16, 0x8CFE, 0x01A2},
{MT9P111_REG16, 0x8D00, 0x1102},
{MT9P111_REG16, 0x8D02, 0x0502},
{MT9P111_REG16, 0x8D04, 0x1802},
{MT9P111_REG16, 0x8D06, 0x00B4},
{MT9P111_REG16, 0x8D08, 0x7FE0},
{MT9P111_REG16, 0x8D0A, 0x7028},
{MT9P111_REG16, 0x8D0C, 0x0000},
{MT9P111_REG16, 0x8D0E, 0x0000},
{MT9P111_REG16, 0x8D10, 0xFF80},
{MT9P111_REG16, 0x8D12, 0x0C98},
{MT9P111_REG16, 0x8D14, 0xFF80},
{MT9P111_REG16, 0x8D16, 0x0BE8},
{MT9P111_REG16, 0x8D18, 0x0000},
{MT9P111_REG16, 0x8D1A, 0x08DC},
{MT9P111_REG16, 0x8D1C, 0x0000},
{MT9P111_REG16, 0x8D1E, 0x0998},
{MT9P111_REG16, 0x098E, 0x0016},	/* LOGICAL_ADDRESS_ACCESS [MODDRESS_LO] */
{MT9P111_REG16, 0x8016, 0x086C},	/* MON_ADDRESS_LO */
{MT9P111_REG16, 0x8002, 0x0001},	/* MON_CMD */
{MT9P111_POLL8, 0x800A, 0x05},
/* Patch-specific defaults that need to changed */
{MT9P111_REG16, 0x098E, 0xC40C},	/* LOGICAL_ADDRESS_ACCESS */
{MT9P111_REG16, 0xC40C, 0x00FF},	/* AFM_POS_MAX */
{MT9P111_REG16, 0xC40A, 0x0000},	/* AFM_POS_MIN */
/* Char_settings, Fix row red dash and reddish issue */
{MT9P111_REG16, 0x30D4, 0x9080},	/* COLUMN_CORRECTION */
{MT9P111_REG16, 0x316E, 0xC400},	/* DAC_ECL */
{MT9P111_REG16, 0x305E, 0x10A0},	/* GLOBAL_GAIN */
{MT9P111_REG16, 0x3E00, 0x0010},	/* SAMP_CONTROL */
{MT9P111_REG16, 0x3E02, 0xED02},	/* SAMP_ADDR_EN */
{MT9P111_REG16, 0x3E04, 0xC88C},	/* SAMP_RD1_SIG */
{MT9P111_REG16, 0x3E06, 0xC88C},	/* SAMP_RD1_SIG_BOOST */
{MT9P111_REG16, 0x3E08, 0x700A},	/* SAMP_RD1_RST */
{MT9P111_REG16, 0x3E0A, 0x701E},	/* SAMP_RD1_RST_BOOST */
{MT9P111_REG16, 0x3E0C, 0x00FF},	/* SAMP_RST1_EN */
{MT9P111_REG16, 0x3E0E, 0x00FF},	/* SAMP_RST1_BOOST */
{MT9P111_REG16, 0x3E10, 0x00FF},	/* SAMP_RST1_CLOOP_SH */
{MT9P111_REG16, 0x3E12, 0x0000},	/* SAMP_RST_BOOST_SEQ */
{MT9P111_REG16, 0x3E14, 0xC78C},	/* SAMP_SAMP1_SIG */
{MT9P111_REG16, 0x3E16, 0x6E06},	/* SAMP_SAMP1_RST */
{MT9P111_REG16, 0x3E18, 0xA58C},	/* SAMP_TX_EN */
{MT9P111_REG16, 0x3E1A, 0xA58E},	/* SAMP_TX_BOOST */
{MT9P111_REG16, 0x3E1C, 0xA58E},	/* SAMP_TX_CLOOP_SH */
{MT9P111_REG16, 0x3E1E, 0xC0D0},	/* SAMP_TX_BOOST_SEQ */
{MT9P111_REG16, 0x3E20, 0xEB00},	/* SAMP_VLN_EN */
{MT9P111_REG16, 0x3E22, 0x00FF},	/* SAMP_VLN_HOLD */
{MT9P111_REG16, 0x3E24, 0xEB02},	/* SAMP_VCL_EN */
{MT9P111_REG16, 0x3E26, 0xEA02},	/* SAMP_COLCLAMP */
{MT9P111_REG16, 0x3E28, 0xEB0A},	/* SAMP_SH_VCL */
{MT9P111_REG16, 0x3E2A, 0xEC01},	/* SAMP_SH_VREF */
{MT9P111_REG16, 0x3E2C, 0xEB01},	/* SAMP_SH_VBST */
{MT9P111_REG16, 0x3E30, 0x00F3},	/* SAMP_READOUT */
{MT9P111_REG16, 0x3E32, 0x3DFA},	/* SAMP_RESET_DONE */
{MT9P111_REG16, 0x3E34, 0x00FF},	/* SAMP_VLN_CLAMP */
{MT9P111_REG16, 0x3E36, 0x00F3},	/* SAMP_ASC_INT */
{MT9P111_REG16, 0x3E38, 0x0000},	/* SAMP_RS_CLOOP_SH_R */
{MT9P111_REG16, 0x3E3A, 0xF802},	/* SAMP_RS_CLOOP_SH */
{MT9P111_REG16, 0x3E3C, 0x0FFF},	/* SAMP_RS_BOOST_SEQ */
{MT9P111_REG16, 0x3E3E, 0xEA10},	/* SAMP_TXLO_GND */
{MT9P111_REG16, 0x3E40, 0xEB05},	/* SAMP_VLN_PER_COL */
{MT9P111_REG16, 0x3E42, 0xE5C8},	/* SAMP_RD2_SIG */
{MT9P111_REG16, 0x3E44, 0xE5C8},	/* SAMP_RD2_SIG_BOOST */
{MT9P111_REG16, 0x3E46, 0x8C70},	/* SAMP_RD2_RST */
{MT9P111_REG16, 0x3E48, 0x8C71},	/* SAMP_RD2_RST_BOOST */
{MT9P111_REG16, 0x3E4A, 0x00FF},	/* SAMP_RST2_EN */
{MT9P111_REG16, 0x3E4C, 0x00FF},	/* SAMP_RST2_BOOST */
{MT9P111_REG16, 0x3E4E, 0x00FF},	/* SAMP_RST2_CLOOP_SH */
{MT9P111_REG16, 0x3E50, 0xE38D},	/* SAMP_SAMP2_SIG */
{MT9P111_REG16, 0x3E52, 0x8B0A},	/* SAMP_SAMP2_RST */
{MT9P111_REG16, 0x3E58, 0xEB0A},	/* SAMP_PIX_CLAMP_EN */
{MT9P111_REG16, 0x3E5C, 0x0A00},	/* SAMP_PIX_PULLUP_EN */
{MT9P111_REG16, 0x3E5E, 0x00FF},	/* SAMP_PIX_PULLDOWN_EN_R */
{MT9P111_REG16, 0x3E60, 0x00FF},	/* SAMP_PIX_PULLDOWN_EN_S */
{MT9P111_REG16, 0x3E90, 0x3C01},	/* RST_ADDR_EN */
{MT9P111_REG16, 0x3E92, 0x00FF},	/* RST_RST_EN */
{MT9P111_REG16, 0x3E94, 0x00FF},	/* RST_RST_BOOST */
{MT9P111_REG16, 0x3E96, 0x3C00},	/* RST_TX_EN */
{MT9P111_REG16, 0x3E98, 0x3C00},	/* RST_TX_BOOST */
{MT9P111_REG16, 0x3E9A, 0x3C00},	/* RST_TX_CLOOP_SH */
{MT9P111_REG16, 0x3E9C, 0xC0E0},	/* RST_TX_BOOST_SEQ */
{MT9P111_REG16, 0x3E9E, 0x00FF},	/* RST_RST_CLOOP_SH */
{MT9P111_REG16, 0x3EA0, 0x0000},	/* RST_RST_BOOST_SEQ */
{MT9P111_REG16, 0x3EA6, 0x3C00},	/* RST_PIX_PULLUP_EN */
{MT9P111_REG16, 0x3ED8, 0x3057},	/* DAC_LD_12_13 */
{MT9P111_REG16, 0x3ED2, 0xEA0A},	/* DAC_LD_6_7 */
{MT9P111_REG16, 0x3ED4, 0x00A3},	/* DAC_LD_8_9 */
{MT9P111_REG16, 0x3EDC, 0x6020},	/* DAC_LD_16_17 */
{MT9P111_REG16, 0x31E0, 0x0003},	/* PIX_DEF_ID */
{MT9P111_REG16, 0x3ED0, 0x2409},	/* DAC_LD_4_5 */
{MT9P111_REG16, 0x3EDA, 0x6060},	/* DAC_LD_14_15 */
{MT9P111_REG16, 0x3EDE, 0x0A49},	/* DAC_LD_18_19 */
{MT9P111_REG16, 0x3EE0, 0x4910},	/* DAC_LD_20_21 */
{MT9P111_REG16, 0x3EE2, 0x09D2},	/* DAC_LD_22_23 */
{MT9P111_REG16, 0x30B6, 0x0008},	/* AUTOLR_CONTROL */
{MT9P111_REG16, 0x337C, 0x0006},	/* YUV_YCBCR_CONTROL */
{MT9P111_REG16, 0x3E2E, 0xEC05},	/* SAMP_SPARE */
{MT9P111_REG16, 0x3EE6, 0xA5C0},	/* DAC_LD_26_27 */
{MT9P111_REG16, 0x316C, 0xB43F},	/* DAC_TXLO */
{MT9P111_TABLE_END, 0, 0}
};

static struct mt9p111_reg mode_init_end[] = {
{MT9P111_REG16, 0xD002, 0x8007},	/* PGA_ALGO */
{MT9P111_REG8, 0xD005, 0x00},		/* PGA_CURRENT_ZONE -- Specify PGA Zone to 0~2 */
/* set up APGA parameter according to the AWB result */
{MT9P111_REG8, 0xD00C, 0x03},		/* PGA_NO_OF_ZONES */
/*
 * below settings is used for APGA and related to "AWB_CURRENT_CCM_POSITION"
 * User may need to fine tune according to the AWB parameter settings
 */
{MT9P111_REG8, 0xD00D, 0x00},		/* PGA_ZONE_LOW_0 -- low limit for low CT condition, i.e. A-light */
{MT9P111_REG8, 0xD00E, 0x1E},		/* PGA_ZONE_LOW_1 -- low limit for middle CT condition, i.e. CWF or TL84 */
{MT9P111_REG8, 0xD00F, 0x69},		/* PGA_ZONE_LOW_2 -- low limit for higher CT condition, i.e. D65 or DNP */
{MT9P111_REG8, 0xD011, 0x1D},		/* PGA_ZONE_HIGH_0 -- high limit for low CT condition, i.e. A-light */
{MT9P111_REG8, 0xD012, 0x68},		/* PGA_ZONE_HIGH_1 -- high limit for middle CT condition, i.e. CWF or TL84 */
{MT9P111_REG8, 0xD013, 0x7F},		/* PGA_ZONE_HIGH_2 -- high limit for higher CT condition, i.e. D65 or DNP */
/* Pre AWB settings */
{MT9P111_REG16, 0x098E, 0x2C02},	/* LOGICAL_ADDRESS_ACCESS [AWB_ALGO] */
{MT9P111_REG16, 0xAC02, 0x00FF},	/* AWB_ALGO */
{MT9P111_REG8, 0xAC01, 0xAB},		/* AWB_MODE */
{MT9P111_REG8, 0xAC3C, 0x39},		/* AWB_MIN_ACCEPTED_PRE_AWB_R2G_RATIO */
{MT9P111_REG8, 0xAC3D, 0x6E},		/* AWB_MAX_ACCEPTED_PRE_AWB_R2G_RATIO */
{MT9P111_REG8, 0xAC3E, 0x28},		/* AWB_MIN_ACCEPTED_PRE_AWB_B2G_RATIO */
{MT9P111_REG8, 0xAC3F, 0x6B},		/* AWB_MAX_ACCEPTED_PRE_AWB_B2G_RATIO */
{MT9P111_REG8, 0xAC40, 0x64},		/* AWB_MIN_ACCEPTED_POST_AWB_R2G_RATIO */
{MT9P111_REG8, 0xAC41, 0x66},		/* AWB_MAX_ACCEPTED_POST_AWB_R2G_RATIO */
{MT9P111_REG8, 0xAC42, 0x64},		/* AWB_MIN_ACCEPTED_POST_AWB_B2G_RATIO */
{MT9P111_REG8, 0xAC43, 0x66},		/* AWB_MAX_ACCEPTED_POST_AWB_B2G_RATIO */
{MT9P111_REG8, 0xACB0, 0x31},		/* AWB_RG_MIN */
{MT9P111_REG8, 0xACB1, 0x5F},		/* AWB_RG_MAX */
{MT9P111_REG8, 0xACB4, 0x22},		/* AWB_BG_MIN */
{MT9P111_REG8, 0xACB5, 0x5B},		/* AWB_BG_MAX */
/* Rev10, 12162010, Alias: modified 0xACB2 and 0xACB6 for greenish issue at DNP (bright condition) */
{MT9P111_REG8, 0xACB2, 0x38},		/* AWB_RG_MIN_BRIGHT */
{MT9P111_REG8, 0xACB3, 0x48},		/* AWB_RG_MAX_BRIGHT */
{MT9P111_REG8, 0xACB6, 0x38},		/* AWB_BG_MIN_BRIGHT */
{MT9P111_REG8, 0xACB7, 0x48},		/* AWB_BG_MAX_BRIGHT */
{MT9P111_REG16, 0xACB8, 0x00D0},	/* AWB_START_NUM_INT_LINES */
{MT9P111_REG16, 0xACBA, 0x0090},	/* AWB_END_NUM_INT_LINES */
{MT9P111_REG8, 0xAC09, 0x01},		/* AWB_UNUSED1 */
{MT9P111_REG16, 0xAC22, 0x0000},	/* AWB_UNUSED2 */
/* CCM */
{MT9P111_REG16, 0xAC46, 0x0235},	/* AWB_LEFT_CCM_0 */
{MT9P111_REG16, 0xAC48, 0xFE7C},	/* AWB_LEFT_CCM_1 */
{MT9P111_REG16, 0xAC4A, 0xFFEC},	/* AWB_LEFT_CCM_2 */
{MT9P111_REG16, 0xAC4C, 0xFFBB},	/* AWB_LEFT_CCM_3 */
{MT9P111_REG16, 0xAC4E, 0x0196},	/* AWB_LEFT_CCM_4 */
{MT9P111_REG16, 0xAC50, 0xFFB0},	/* AWB_LEFT_CCM_5 */
{MT9P111_REG16, 0xAC52, 0xFFEC},	/* AWB_LEFT_CCM_6 */
{MT9P111_REG16, 0xAC54, 0xFE92},	/* AWB_LEFT_CCM_7 */
{MT9P111_REG16, 0xAC56, 0x0282},	/* AWB_LEFT_CCM_8 */
{MT9P111_REG16, 0xAC58, 0x00C6},	/* AWB_LEFT_CCM_R2BRATIO */
{MT9P111_REG16, 0xAC5C, 0x01F6},	/* AWB_RIGHT_CCM_0 */
{MT9P111_REG16, 0xAC5E, 0xFEBB},	/* AWB_RIGHT_CCM_1 */
{MT9P111_REG16, 0xAC60, 0x0014},	/* AWB_RIGHT_CCM_2 */
{MT9P111_REG16, 0xAC62, 0xFFA2},	/* AWB_RIGHT_CCM_3 */
{MT9P111_REG16, 0xAC64, 0x0191},	/* AWB_RIGHT_CCM_4 */
{MT9P111_REG16, 0xAC66, 0xFFCD},	/* AWB_RIGHT_CCM_5 */
{MT9P111_REG16, 0xAC68, 0x000D},	/* AWB_RIGHT_CCM_6 */
{MT9P111_REG16, 0xAC6A, 0xFF1E},	/* AWB_RIGHT_CCM_7 */
{MT9P111_REG16, 0xAC6C, 0x01FC},	/* AWB_RIGHT_CCM_8 */
{MT9P111_REG16, 0xAC6E, 0x0069},	/* AWB_RIGHT_CCM_R2BRATIO */
{MT9P111_REG8, 0xAC97, 0x73},		/* AWB_LEFT_TINT_COEF_FOR_CCM_ROW_0 */
{MT9P111_REG8, 0xAC99, 0x8A},		/* AWB_LEFT_TINT_COEF_FOR_CCM_ROW_2 */
{MT9P111_REG8, 0xB83E, 0x00},		/* STAT_AWB_WINDOW_POS_X */
{MT9P111_REG8, 0xB83F, 0x00},		/* STAT_AWB_WINDOW_POS_Y */
{MT9P111_REG8, 0xB840, 0xFF},		/* STAT_AWB_WINDOW_SIZE_X */
{MT9P111_REG8, 0xB841, 0xEF},		/* STAT_AWB_WINDOW_SIZE_Y */
{MT9P111_REG8, 0x8404, 0x05},		/* SEQ_CMD */
/* Modified gray_offset_x and gray_offset_y for new DAC settings */
{MT9P111_REG16, 0xB842, 0x0038},	/* STAT_AWB_GRAY_CHECKER_OFFSET_X */
{MT9P111_REG16, 0xB844, 0x0034},	/* STAT_AWB_GRAY_CHECKER_OFFSET_Y */
{MT9P111_REG16, 0x3240, 0x0024},	/* AWB_XY_SCALE */
{MT9P111_REG16, 0x3242, 0x0000},	/* AWB_WEIGHT_R0 */
{MT9P111_REG16, 0x3244, 0x1550},	/* AWB_WEIGHT_R1 */
{MT9P111_REG16, 0x3246, 0x1F00},	/* AWB_WEIGHT_R2 */
{MT9P111_REG16, 0x3248, 0x7380},	/* AWB_WEIGHT_R3 */
{MT9P111_REG16, 0x324A, 0x70E0},	/* AWB_WEIGHT_R4 */
{MT9P111_REG16, 0x324C, 0x01F0},	/* AWB_WEIGHT_R5 */
{MT9P111_REG16, 0x324E, 0x006B},	/* AWB_WEIGHT_R6 */
{MT9P111_REG16, 0x3250, 0x0055},	/* AWB_WEIGHT_R7 */
/* PA Calib, Sys_Settings */
{MT9P111_REG16, 0x301A, 0x10F4},	/* RESET_REGISTER */
{MT9P111_REG16, 0x301E, 0x0083},	/* DATA_PEDESTAL */
{MT9P111_REG8, 0xDC33, 0x20},		/* SYS_FIRST_BLACK_LEVEL */
{MT9P111_REG8, 0xDC35, 0x04},		/* SYS_UV_COLOR_BOOST */
{MT9P111_REG16, 0x326E, 0x0006},	/* LOW_PASS_YUV_FILTER */
{MT9P111_REG8, 0xDC37, 0x62},		/* SYS_BRIGHT_COLORKILL */
{MT9P111_REG16, 0x35A4, 0x0596},	/* BRIGHT_COLOR_KILL_CONTROLS */
{MT9P111_REG16, 0x35A2, 0x009C},	/* DARK_COLOR_KILL_CONTROLS */
{MT9P111_REG16, 0xDC02, 0x003E},	/* SYS_ALGO */
{MT9P111_REG8, 0xDC36, 0x34},		/* SYS_DARK_COLOR_KILL */
/* gamma=0.45, BL=9, Contrast=1.3 */
{MT9P111_REG8, 0xBC2B, 0x00},		/* LL_GAMMA_NEUTRAL_CURVE_0 */
{MT9P111_REG8, 0xBC2C, 0x05},		/* LL_GAMMA_NEUTRAL_CURVE_1 */
{MT9P111_REG8, 0xBC2D, 0x0F},		/* LL_GAMMA_NEUTRAL_CURVE_2 */
{MT9P111_REG8, 0xBC2E, 0x2B},		/* LL_GAMMA_NEUTRAL_CURVE_3 */
{MT9P111_REG8, 0xBC2F, 0x50},		/* LL_GAMMA_NEUTRAL_CURVE_4 */
{MT9P111_REG8, 0xBC30, 0x6B},		/* LL_GAMMA_NEUTRAL_CURVE_5 */
{MT9P111_REG8, 0xBC31, 0x82},		/* LL_GAMMA_NEUTRAL_CURVE_6 */
{MT9P111_REG8, 0xBC32, 0x96},		/* LL_GAMMA_NEUTRAL_CURVE_7 */
{MT9P111_REG8, 0xBC33, 0xA6},		/* LL_GAMMA_NEUTRAL_CURVE_8 */
{MT9P111_REG8, 0xBC34, 0xB4},		/* LL_GAMMA_NEUTRAL_CURVE_9 */
{MT9P111_REG8, 0xBC35, 0xC0},		/* LL_GAMMA_NEUTRAL_CURVE_10 */
{MT9P111_REG8, 0xBC36, 0xCB},		/* LL_GAMMA_NEUTRAL_CURVE_11 */
{MT9P111_REG8, 0xBC37, 0xD4},		/* LL_GAMMA_NEUTRAL_CURVE_12 */
{MT9P111_REG8, 0xBC38, 0xDD},		/* LL_GAMMA_NEUTRAL_CURVE_13 */
{MT9P111_REG8, 0xBC39, 0xE5},		/* LL_GAMMA_NEUTRAL_CURVE_14 */
{MT9P111_REG8, 0xBC3A, 0xEC},		/* LL_GAMMA_NEUTRAL_CURVE_15 */
{MT9P111_REG8, 0xBC3B, 0xF3},		/* LL_GAMMA_NEUTRAL_CURVE_16 */
{MT9P111_REG8, 0xBC3C, 0xF9},		/* LL_GAMMA_NEUTRAL_CURVE_17 */
{MT9P111_REG8, 0xBC3D, 0xFF},		/* LL_GAMMA_NEUTRAL_CURVE_18 */
{MT9P111_REG8, 0xBC51, 0x04},		/* LL_GAMMA_CURVE_SELECTOR */
/* AE settings */
{MT9P111_REG8, 0xB801, 0xE0},		/* STAT_MODE */
{MT9P111_REG8, 0xB862, 0x04},		/* STAT_BMTRACKING_SPEED */
{MT9P111_REG8, 0xB829, 0x02},		/* STAT_LL_BRIGHTNESS_METRIC_DIVISOR */
{MT9P111_REG8, 0xB863, 0x02},		/* STAT_BM_MUL */
{MT9P111_REG8, 0xB827, 0x0F},		/* STAT_AE_EV_SHIFT */
{MT9P111_REG8, 0xB820, 0x26},		/* STAT_AE_WINDOW_POS_X */
{MT9P111_REG8, 0xB821, 0x26},		/* STAT_AE_WINDOW_POS_Y */
{MT9P111_REG8, 0xB822, 0xB5},		/* STAT_AE_WINDOW_SIZE_X */
{MT9P111_REG8, 0xB823, 0xB5},		/* STAT_AE_WINDOW_SIZE_Y */
{MT9P111_REG16, 0xA802, 0x0007},	/* AE_TRACK_ALGO */
{MT9P111_REG8, 0xA80E, 0x08},		/* AE_TRACK_MAX_BLACK_LEVEL */
{MT9P111_REG8, 0xA409, 0x3A},		/* AE_RULE_BASE_TARGET -- for reading to 128/255 */
{MT9P111_REG8, 0xA805, 0x06},		/* AE_TRACK_GATE */
{MT9P111_REG8, 0xA401, 0x00},		/* AE_RULE_MODE */
{MT9P111_REG16, 0xA818, 0x0298},	/* AE_TRACK_TARGET_INT_TIME_ROWS */
{MT9P111_REG16, 0xA81A, 0x0BB8},	/* AE_TRACK_MAX_INT_TIME_ROWS -- 10fps */
{MT9P111_REG16, 0xA81C, 0x0040},	/* AE_TRACK_MIN_AGAIN */
{MT9P111_REG16, 0xA820, 0x01FC},	/* AE_TRACK_MAX_AGAIN */
{MT9P111_REG16, 0xA822, 0x0080},	/* AE_TRACK_MIN_DGAIN */
{MT9P111_REG16, 0xA824, 0x0100},	/* AE_TRACK_MAX_DGAIN */
/* Low Light settings */
{MT9P111_REG16, 0xBC52, 0x00C8},	/* LL_START_BRIGHTNESS_METRIC */
{MT9P111_REG16, 0xBC54, 0x03E8},	/* LL_END_BRIGHTNESS_METRIC */
{MT9P111_REG16, 0xBC58, 0x00C8},	/* LL_START_GAIN_METRIC */
{MT9P111_REG16, 0xBC5A, 0x0728},	/* LL_END_GAIN_METRIC */
{MT9P111_REG16, 0xBC5E, 0x0154},	/* LL_START_APERTURE_GAIN_BM */
{MT9P111_REG16, 0xBC60, 0x0640},	/* LL_END_APERTURE_GAIN_BM */
{MT9P111_REG16, 0xBC86, 0x00C8},	/* LL_START_FFNR_GM */
{MT9P111_REG16, 0xBC88, 0x0640},	/* LL_END_FFNR_GM */
{MT9P111_REG16, 0xBCBC, 0x0040},	/* LL_SFFB_START_GAIN */
{MT9P111_REG16, 0xBCBE, 0x01FC},	/* LL_SFFB_END_GAIN */
{MT9P111_REG16, 0xBCCC, 0x00C8},	/* LL_SFFB_START_MAX_GM */
{MT9P111_REG16, 0xBCCE, 0x0640},	/* LL_SFFB_END_MAX_GM */
{MT9P111_REG16, 0xBC90, 0x00C8},	/* LL_START_GRB_GM */
{MT9P111_REG16, 0xBC92, 0x0640},	/* LL_END_GRB_GM */
{MT9P111_REG16, 0xBC0E, 0x0001},	/* LL_GAMMA_CURVE_ADJ_START_POS */
{MT9P111_REG16, 0xBC10, 0x00F0},	/* LL_GAMMA_CURVE_ADJ_MID_POS */
{MT9P111_REG16, 0xBC12, 0x0640},	/* LL_GAMMA_CURVE_ADJ_END_POS */
{MT9P111_REG16, 0xBCAA, 0x044C},	/* LL_CDC_THR_ADJ_START_POS */
{MT9P111_REG16, 0xBCAC, 0x00AF},	/* LL_CDC_THR_ADJ_MID_POS */
{MT9P111_REG16, 0xBCAE, 0x0009},	/* LL_CDC_THR_ADJ_END_POS */
{MT9P111_REG16, 0xBCD8, 0x00C8},	/* LL_PCR_START_BM */
{MT9P111_REG16, 0xBCDA, 0x0A28},	/* LL_PCR_END_BM */
{MT9P111_REG16, 0x3380, 0x0585},	/* KERNEL_CONFIG */
{MT9P111_REG8, 0xBC94, 0x12},		/* LL_GB_START_THRESHOLD_0 */
{MT9P111_REG8, 0xBC95, 0x0C},		/* LL_GB_START_THRESHOLD_1 */
{MT9P111_REG8, 0xBC9C, 0x37},		/* LL_GB_END_THRESHOLD_0 */
{MT9P111_REG8, 0xBC9D, 0x24},		/* LL_GB_END_THRESHOLD_1 */
{MT9P111_REG16, 0x33B0, 0x2A16},	/* FFNR_ALPHA_BETA */
{MT9P111_REG8, 0xBC8A, 0x00},		/* LL_START_FF_MIX_THRESH_Y */
{MT9P111_REG8, 0xBC8B, 0x28},		/* LL_END_FF_MIX_THRESH_Y */
{MT9P111_REG8, 0xBC8C, 0x00},		/* LL_START_FF_MIX_THRESH_YGAIN */
{MT9P111_REG8, 0xBC8D, 0x01},		/* LL_END_FF_MIX_THRESH_YGAIN */
{MT9P111_REG8, 0xBC8E, 0x1F},		/* LL_START_FF_MIX_THRESH_GAIN */
{MT9P111_REG8, 0xBC8F, 0x00},		/* LL_END_FF_MIX_THRESH_GAIN */
{MT9P111_REG8, 0xBCE2, 0x0A},		/* LL_START_POS_KNEE */
{MT9P111_REG8, 0xBCE3, 0x30},		/* LL_END_POS_KNEE */
{MT9P111_REG8, 0xBCE4, 0x0A},		/* LL_START_NEG_KNEE */
{MT9P111_REG8, 0xBCE5, 0x30},		/* LL_END_NEG_KNEE */
{MT9P111_REG16, 0x33BA, 0x001F},	/* APEDGE_CONTROL */
{MT9P111_REG16, 0x33BE, 0x0000},	/* UA_KNEE_L */
{MT9P111_REG16, 0x33C2, 0x4300},	/* UA_WEIGHTS */
{MT9P111_REG8, 0xBC62, 0x0E},		/* LL_START_APERTURE_KPGAIN */
{MT9P111_REG8, 0xBC63, 0x1C},		/* LL_END_APERTURE_KPGAIN */
{MT9P111_REG8, 0xBC64, 0x0E},		/* LL_START_APERTURE_KNGAIN */
{MT9P111_REG8, 0xBC65, 0x1C},		/* LL_END_APERTURE_KNGAIN */
{MT9P111_REG8, 0xC8ED, 0x03},		/* CAM_TX_ENABLE_MODE */
{MT9P111_REG16, 0x098E, 0x3C02},	/* LOGICAL_ADDRESS_ACCESS */
{MT9P111_REG16, 0xBC02, 0x017E},	/* LL_ALGO */
/* SFFB_REV3_noisemodel */
{MT9P111_REG8, 0xBCC0, 0x1F},		/* LL_SFFB_RAMP_START */
{MT9P111_REG8, 0xBCC1, 0x03},		/* LL_SFFB_RAMP_STOP */
{MT9P111_REG8, 0xBCC2, 0x2C},		/* LL_SFFB_SLOPE_START */
{MT9P111_REG8, 0xBCC3, 0x10},		/* LL_SFFB_SLOPE_STOP */
{MT9P111_REG8, 0xBCC4, 0x07},		/* LL_SFFB_THSTART */
{MT9P111_REG8, 0xBCC5, 0x0B},		/* LL_SFFB_THSTOP */
{MT9P111_REG16, 0xBCBA, 0x0009},	/* LL_SFFB_CONFIG */
/* Aperture_preference */
{MT9P111_REG16, 0xBC66, 0x0154},	/* LL_START_APERTURE_GM */
{MT9P111_REG16, 0xBC68, 0x07D0},	/* LL_END_APERTURE_GM */
{MT9P111_REG8, 0xBC6A, 0x04},		/* LL_START_APERTURE_INTEGER_GAIN */
{MT9P111_REG8, 0xBC6B, 0x00},		/* LL_END_APERTURE_INTEGER_GAIN */
{MT9P111_REG8, 0xBC6C, 0x01},		/* LL_START_APERTURE_EXP_GAIN */
{MT9P111_REG8, 0xBC6D, 0x00},		/* LL_END_APERTURE_EXP_GAIN */
/* Saturation_REV3 */
{MT9P111_REG8, 0xBC56, 0x90},		/* LL_START_CCM_SATURATION */
{MT9P111_REG8, 0xBC57, 0x58},		/* LL_END_CCM_SATURATION */
/* DCCM_REV3 */
{MT9P111_REG8, 0xBCDE, 0x03},		/* LL_START_SYS_THRESHOLD */
{MT9P111_REG8, 0xBCDF, 0x50},		/* LL_STOP_SYS_THRESHOLD */
{MT9P111_REG8, 0xBCE0, 0x08},		/* LL_START_SYS_GAIN */
{MT9P111_REG8, 0xBCE1, 0x03},		/* LL_STOP_SYS_GAIN */
/* Sobel_REV3 */
{MT9P111_REG16, 0xBCD0, 0x000A},	/* LL_SFFB_SOBEL_FLAT_START */
{MT9P111_REG16, 0xBCD2, 0x00FE},	/* LL_SFFB_SOBEL_FLAT_STOP */
{MT9P111_REG16, 0xBCD4, 0x001E},	/* LL_SFFB_SOBEL_SHARP_START */
{MT9P111_REG16, 0xBCD6, 0x00FF},	/* LL_SFFB_SOBEL_SHARP_STOP */
{MT9P111_REG8, 0xBCC6, 0x00},		/* LL_SFFB_SHARPENING_START */
{MT9P111_REG8, 0xBCC7, 0x00},		/* LL_SFFB_SHARPENING_STOP */
{MT9P111_REG8, 0xBCC8, 0x20},		/* LL_SFFB_FLATNESS_START */
{MT9P111_REG8, 0xBCC9, 0x40},		/* LL_SFFB_FLATNESS_STOP */
{MT9P111_REG8, 0xBCCA, 0x04},		/* LL_SFFB_TRANSITION_START */
{MT9P111_REG8, 0xBCCB, 0x00},		/* LL_SFFB_TRANSITION_STOP */
/* SFFB_slope_zero_enable */
{MT9P111_REG8, 0xBCE6, 0x03},		/* LL_SFFB_ZERO_ENABLE */
/* AE_preference */
{MT9P111_REG8, 0xA410, 0x04},		/* AE_RULE_TARGET_AE_6 */
{MT9P111_REG8, 0xA411, 0x06},		/* AE_RULE_TARGET_AE_7 */
/* Sepia effect */
{MT9P111_REG16, 0x098E, 0x1000},
{MT9P111_REG8, 0xDC3A, 0x23},		/* SYS_SEPIA_CR */
{MT9P111_REG8, 0xDC3B, 0xB2},		/* SYS_SEPIA_CB */
/* Solarize effect */
{MT9P111_REG8, 0xDC39, 0x40},		/* SYS_SOLARIZATION_TH */
/* MIPI enable */
{MT9P111_REG16, 0x301A, 0x1074},	/* RESET_REGISTER */
{MT9P111_REG16, 0x3400, 0x7A26},	/* MIPI_CONTROL */
{MT9P111_REG16, 0x001A, 0x0018},	/* RESET_AND_MISC_CONTROL */
{MT9P111_REG16, 0x001A, 0x001C},	/* RESET_AND_MISC_CONTROL */
{MT9P111_REG16, 0x3CA0, 0x0001},	/* TXSS_PARAMETERS */
{MT9P111_REG16, 0xC8D4, 0x0000},	/* CAM_OUTPUT_1_MIPICHANNEL */
{MT9P111_REG16, 0x3CA2, 0x0087},	/* TXC_PARAMETERS */
{MT9P111_REG16, 0x3402, 0x0011},	/* MIPI_STATUS */
{MT9P111_REG16, 0x3400, 0x7A24},	/* MIPI_CONTROL */
{MT9P111_REG16, 0xD822, 0x4610},	/* JPEG_JPSS_CTRL_VAR */
{MT9P111_REG16, 0x0018, 0x2008},	/* STANDBY_CONTROL_AND_STATUS, Run MCU */
{MT9P111_TABLE_END, 0, 0}
};

enum {
	MT9P111_MODE_2592x1944,
	MT9P111_MODE_1280x960,
	MT9P111_MODE_UNINITED
};

static struct mt9p111_reg *mode_table[] = {
	[MT9P111_MODE_2592x1944] = mode_2592x1944,
	[MT9P111_MODE_1280x960]   = mode_1280x960
};

static struct mt9p111_iso iso_table[] = {
	{0, 0},
	{100, 0x33},
	{200, 0x99},
	{400, 0xFE},
	{800, 0x164},
	{1600, 0x1CA},
	{-1, -1}
};

#endif  /* __MT9P111_REG_H__ */
