# Pipelined-SIMD-Multimedia-Unit
Designed a four-stage pipelined multimedia unit using VHDL to explore structural and behavioral hardware design principles with modern CAD tools, implementing a reduced multimedia instruction set inspired by Sony Cell SPU and Intel SSE architectures.

<img width="1536" height="1024" alt="ESE345ProjectImage" src="https://github.com/user-attachments/assets/ab8bfd5d-6a4d-46e4-a372-dab2962cd644" />
