// generated by newgenasym  Mon Oct 13 17:02:56 2003


module \24fc512  (a, scl, sda, wp);
    output [2:0] a;
    input scl;
    input sda;
    output wp;


    initial
        begin
        end

endmodule
