#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2009.vpi";
S_0x13ce64660 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x13ce63120 .scope module, "test_dynamic_alu_fixed" "test_dynamic_alu_fixed" 3 3;
 .timescale -9 -12;
P_0x13ce04950 .param/l "ADDER_STAGES_0" 1 3 11, +C4<00000000000000000000000000000011>;
P_0x13ce04990 .param/l "ADDER_STAGES_1" 1 3 11, +C4<00000000000000000000000000000001>;
P_0x13ce049d0 .param/l "ADDER_STAGES_2" 1 3 11, +C4<00000000000000000000000000000100>;
P_0x13ce04a10 .param/l "ADDER_STAGES_3" 1 3 11, +C4<00000000000000000000000000000010>;
P_0x13ce04a50 .param/l "CLK_PERIOD" 0 3 6, +C4<00000000000000000000000000001010>;
P_0x13ce04a90 .param/l "CONFIG_COUNT" 1 3 10, +C4<00000000000000000000000000000100>;
P_0x13ce04ad0 .param/l "MULT_STAGES_0" 1 3 12, +C4<00000000000000000000000000000001>;
P_0x13ce04b10 .param/l "MULT_STAGES_1" 1 3 12, +C4<00000000000000000000000000000100>;
P_0x13ce04b50 .param/l "MULT_STAGES_2" 1 3 12, +C4<00000000000000000000000000000010>;
P_0x13ce04b90 .param/l "MULT_STAGES_3" 1 3 12, +C4<00000000000000000000000000000011>;
P_0x13ce04bd0 .param/l "NUM_TESTS" 0 3 7, +C4<00000000000000000000000001100100>;
v0x6000025c2910_0 .var "clk", 0 0;
v0x6000025c29a0 .array "collected_exceptions", 399 0, 0 0;
v0x6000025c2a30 .array "collected_results", 399 0, 31 0;
v0x6000025c2ac0_0 .var/i "config_idx", 31 0;
v0x6000025c2b50_0 .var/i "error_count", 31 0;
v0x6000025c2be0 .array "exception", 3 0;
v0x6000025c2be0_0 .net v0x6000025c2be0 0, 0 0, L_0x6000026e9860; 1 drivers
v0x6000025c2be0_1 .net v0x6000025c2be0 1, 0 0, L_0x6000026ead00; 1 drivers
v0x6000025c2be0_2 .net v0x6000025c2be0 2, 0 0, L_0x6000026ec1e0; 1 drivers
v0x6000025c2be0_3 .net v0x6000025c2be0 3, 0 0, L_0x6000026ed680; 1 drivers
v0x6000025c2c70_0 .var "operand_a", 31 0;
v0x6000025c2d00_0 .var "operand_b", 31 0;
v0x6000025c2d90_0 .var "operation", 1 0;
v0x6000025c2e20 .array "overflow", 3 0;
v0x6000025c2e20_0 .net v0x6000025c2e20 0, 0 0, L_0x6000026e99a0; 1 drivers
v0x6000025c2e20_1 .net v0x6000025c2e20 1, 0 0, L_0x6000026eae40; 1 drivers
v0x6000025c2e20_2 .net v0x6000025c2e20 2, 0 0, L_0x6000026ec320; 1 drivers
v0x6000025c2e20_3 .net v0x6000025c2e20 3, 0 0, L_0x6000026ed7c0; 1 drivers
v0x6000025c2eb0 .array "ready_in", 3 0, 0 0;
v0x6000025c2f40 .array "ready_out", 3 0;
v0x6000025c2f40_0 .net v0x6000025c2f40 0, 0 0, L_0x6000026e8e60; 1 drivers
v0x6000025c2f40_1 .net v0x6000025c2f40 1, 0 0, L_0x6000026ea080; 1 drivers
v0x6000025c2f40_2 .net v0x6000025c2f40 2, 0 0, L_0x6000026eb520; 1 drivers
v0x6000025c2f40_3 .net v0x6000025c2f40 3, 0 0, L_0x6000026eca00; 1 drivers
v0x6000025c2fd0_0 .var "reset", 0 0;
v0x6000025c3060 .array "result", 3 0;
v0x6000025c3060_0 .net v0x6000025c3060 0, 31 0, L_0x6000026e97c0; 1 drivers
v0x6000025c3060_1 .net v0x6000025c3060 1, 31 0, L_0x6000026eac60; 1 drivers
v0x6000025c3060_2 .net v0x6000025c3060 2, 31 0, L_0x6000026ec140; 1 drivers
v0x6000025c3060_3 .net v0x6000025c3060 3, 31 0, L_0x6000026ed5e0; 1 drivers
v0x6000025c30f0 .array "results_collected", 3 0, 15 0;
v0x6000025c3180 .array "test_a", 99 0, 31 0;
v0x6000025c3210 .array "test_b", 99 0, 31 0;
v0x6000025c32a0_0 .var/i "test_idx", 31 0;
v0x6000025c3330 .array "test_op", 99 0, 1 0;
v0x6000025c33c0 .array "underflow", 3 0;
v0x6000025c33c0_0 .net v0x6000025c33c0 0, 0 0, L_0x6000026e9a40; 1 drivers
v0x6000025c33c0_1 .net v0x6000025c33c0 1, 0 0, L_0x6000026eaee0; 1 drivers
v0x6000025c33c0_2 .net v0x6000025c33c0 2, 0 0, L_0x6000026ec3c0; 1 drivers
v0x6000025c33c0_3 .net v0x6000025c33c0 3, 0 0, L_0x6000026ed860; 1 drivers
v0x6000025c3450_0 .var "valid_in", 0 0;
v0x6000025c34e0 .array "valid_out", 3 0;
v0x6000025c34e0_0 .net v0x6000025c34e0 0, 0 0, L_0x600003cf9ea0; 1 drivers
v0x6000025c34e0_1 .net v0x6000025c34e0 1, 0 0, L_0x600003cfa920; 1 drivers
v0x6000025c34e0_2 .net v0x6000025c34e0 2, 0 0, L_0x600003cfb3a0; 1 drivers
v0x6000025c34e0_3 .net v0x6000025c34e0 3, 0 0, L_0x600003cfbe20; 1 drivers
S_0x13ce64990 .scope module, "alu0" "Dynamic_ALU" 3 48, 4 2 0, S_0x13ce63120;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "operand_a";
    .port_info 3 /INPUT 32 "operand_b";
    .port_info 4 /INPUT 2 "operation";
    .port_info 5 /INPUT 1 "valid_in";
    .port_info 6 /OUTPUT 1 "ready_out";
    .port_info 7 /OUTPUT 32 "result";
    .port_info 8 /OUTPUT 1 "exception";
    .port_info 9 /OUTPUT 1 "overflow";
    .port_info 10 /OUTPUT 1 "underflow";
    .port_info 11 /OUTPUT 1 "valid_out";
    .port_info 12 /INPUT 1 "ready_in";
P_0x13ce63450 .param/l "ADDER_STAGES" 0 4 3, +C4<00000000000000000000000000000011>;
P_0x13ce63490 .param/l "MULT_STAGES" 0 4 4, +C4<00000000000000000000000000000001>;
P_0x13ce634d0 .param/l "OP_ADD" 1 4 26, C4<00>;
P_0x13ce63510 .param/l "OP_MUL" 1 4 28, C4<10>;
P_0x13ce63550 .param/l "OP_SUB" 1 4 27, C4<01>;
L_0x600003cf9810 .functor NOT 1, L_0x6000026e9040, C4<0>, C4<0>, C4<0>;
L_0x600003cf8d90 .functor OR 1, L_0x6000026e85a0, L_0x6000026e8280, C4<0>, C4<0>;
L_0x600003cf8d20 .functor AND 1, v0x6000025c3450_0, L_0x600003cf8d90, C4<1>, C4<1>;
L_0x600003cf8a80 .functor AND 1, v0x6000025c3450_0, L_0x6000026e8320, C4<1>, C4<1>;
L_0x600003cf8a10 .functor OR 1, L_0x6000026e83c0, L_0x6000026e8460, C4<0>, C4<0>;
L_0x600003cf99d0 .functor AND 1, L_0x6000026e9680, L_0x600003cf9c70, C4<1>, C4<1>;
L_0x600003cf9ea0 .functor OR 1, L_0x600003cf98f0, L_0x600003cf9c70, C4<0>, C4<0>;
v0x6000025fad90_0 .net *"_ivl_1", 0 0, L_0x6000026e9040;  1 drivers
v0x6000025fae20_0 .net *"_ivl_10", 0 0, L_0x6000026e85a0;  1 drivers
L_0x140088058 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x6000025faeb0_0 .net/2u *"_ivl_12", 1 0, L_0x140088058;  1 drivers
v0x6000025faf40_0 .net *"_ivl_14", 0 0, L_0x6000026e8280;  1 drivers
v0x6000025fafd0_0 .net *"_ivl_17", 0 0, L_0x600003cf8d90;  1 drivers
v0x6000025fb060_0 .net *"_ivl_2", 0 0, L_0x600003cf9810;  1 drivers
L_0x1400880a0 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x6000025fb0f0_0 .net/2u *"_ivl_20", 1 0, L_0x1400880a0;  1 drivers
v0x6000025fb180_0 .net *"_ivl_22", 0 0, L_0x6000026e8320;  1 drivers
L_0x1400880e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000025fb210_0 .net/2u *"_ivl_26", 1 0, L_0x1400880e8;  1 drivers
v0x6000025fb2a0_0 .net *"_ivl_28", 0 0, L_0x6000026e83c0;  1 drivers
L_0x140088130 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x6000025fb330_0 .net/2u *"_ivl_30", 1 0, L_0x140088130;  1 drivers
v0x6000025fb3c0_0 .net *"_ivl_32", 0 0, L_0x6000026e8460;  1 drivers
v0x6000025fb450_0 .net *"_ivl_35", 0 0, L_0x600003cf8a10;  1 drivers
L_0x140088178 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x6000025fb4e0_0 .net/2u *"_ivl_36", 1 0, L_0x140088178;  1 drivers
v0x6000025fb570_0 .net *"_ivl_38", 0 0, L_0x6000026e8fa0;  1 drivers
v0x6000025fb600_0 .net *"_ivl_40", 0 0, L_0x6000026e8f00;  1 drivers
L_0x140088250 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x6000025fb690_0 .net/2u *"_ivl_44", 1 0, L_0x140088250;  1 drivers
v0x6000025fb720_0 .net *"_ivl_46", 0 0, L_0x6000026e8a00;  1 drivers
v0x6000025fb7b0_0 .net *"_ivl_5", 30 0, L_0x6000026e90e0;  1 drivers
L_0x140088328 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000025fb840_0 .net/2u *"_ivl_50", 1 0, L_0x140088328;  1 drivers
L_0x140088370 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x6000025fb8d0_0 .net/2u *"_ivl_52", 1 0, L_0x140088370;  1 drivers
L_0x1400883b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000025fb960_0 .net/2u *"_ivl_56", 0 0, L_0x1400883b8;  1 drivers
v0x6000025fb9f0_0 .net *"_ivl_61", 0 0, L_0x6000026e9680;  1 drivers
v0x6000025fba80_0 .net *"_ivl_63", 0 0, L_0x600003cf99d0;  1 drivers
L_0x140088400 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000025fbb10_0 .net/2u *"_ivl_64", 0 0, L_0x140088400;  1 drivers
L_0x140088448 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000025fbba0_0 .net/2u *"_ivl_72", 0 0, L_0x140088448;  1 drivers
L_0x140088490 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000025fbc30_0 .net/2u *"_ivl_76", 0 0, L_0x140088490;  1 drivers
L_0x140088010 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000025fbcc0_0 .net/2u *"_ivl_8", 1 0, L_0x140088010;  1 drivers
L_0x1400884d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000025fbd50_0 .net/2u *"_ivl_80", 0 0, L_0x1400884d8;  1 drivers
v0x6000025fbde0_0 .net "add_ready_in", 0 0, L_0x6000026e95e0;  1 drivers
v0x6000025fbe70_0 .net "add_ready_out", 0 0, L_0x600003cf9880;  1 drivers
v0x6000025fbf00_0 .net "add_result", 31 0, L_0x600003cf9960;  1 drivers
v0x6000025fc000_0 .net "add_valid_in", 0 0, L_0x600003cf8d20;  1 drivers
v0x6000025fc090_0 .net "add_valid_out", 0 0, L_0x600003cf98f0;  1 drivers
v0x6000025fc120_0 .net "clk", 0 0, v0x6000025c2910_0;  1 drivers
v0x6000025fc1b0_0 .net "exception", 0 0, L_0x6000026e9860;  alias, 1 drivers
v0x6000025fc240_0 .net "mult_exception", 0 0, v0x6000025fa490_0;  1 drivers
v0x6000025fc2d0_0 .net "mult_overflow", 0 0, v0x6000025fa520_0;  1 drivers
v0x6000025fc360_0 .net "mult_ready_in", 0 0, L_0x6000026e9720;  1 drivers
v0x6000025fc3f0_0 .net "mult_ready_out", 0 0, L_0x600003cf9c00;  1 drivers
v0x6000025fc480_0 .net "mult_result", 31 0, L_0x600003cf9ce0;  1 drivers
v0x6000025fc510_0 .net "mult_underflow", 0 0, v0x6000025fa5b0_0;  1 drivers
v0x6000025fc5a0_0 .net "mult_valid_in", 0 0, L_0x600003cf8a80;  1 drivers
v0x6000025fc630_0 .net "mult_valid_out", 0 0, L_0x600003cf9c70;  1 drivers
v0x6000025fc6c0_0 .net "operand_a", 31 0, v0x6000025c2c70_0;  1 drivers
v0x6000025fc750_0 .net "operand_b", 31 0, v0x6000025c2d00_0;  1 drivers
v0x6000025fc7e0_0 .net "operation", 1 0, v0x6000025c2d90_0;  1 drivers
v0x6000025fc870_0 .net "output_select", 1 0, L_0x6000026e9540;  1 drivers
v0x6000025fc900_0 .net "overflow", 0 0, L_0x6000026e99a0;  alias, 1 drivers
v0x6000025c2eb0_0 .array/port v0x6000025c2eb0, 0;
v0x6000025fc990_0 .net "ready_in", 0 0, v0x6000025c2eb0_0;  1 drivers
v0x6000025fca20_0 .net "ready_out", 0 0, L_0x6000026e8e60;  alias, 1 drivers
v0x6000025fcab0_0 .net "reset", 0 0, v0x6000025c2fd0_0;  1 drivers
v0x6000025fcb40_0 .net "result", 31 0, L_0x6000026e97c0;  alias, 1 drivers
v0x6000025fcbd0_0 .net "sub_operand_b", 31 0, L_0x6000026e8500;  1 drivers
v0x6000025fcc60_0 .net "underflow", 0 0, L_0x6000026e9a40;  alias, 1 drivers
v0x6000025fccf0_0 .net "valid_in", 0 0, v0x6000025c3450_0;  1 drivers
v0x6000025fcd80_0 .net "valid_out", 0 0, L_0x600003cf9ea0;  alias, 1 drivers
L_0x6000026e9040 .part v0x6000025c2d00_0, 31, 1;
L_0x6000026e90e0 .part v0x6000025c2d00_0, 0, 31;
L_0x6000026e8500 .concat [ 31 1 0 0], L_0x6000026e90e0, L_0x600003cf9810;
L_0x6000026e85a0 .cmp/eq 2, v0x6000025c2d90_0, L_0x140088010;
L_0x6000026e8280 .cmp/eq 2, v0x6000025c2d90_0, L_0x140088058;
L_0x6000026e8320 .cmp/eq 2, v0x6000025c2d90_0, L_0x1400880a0;
L_0x6000026e83c0 .cmp/eq 2, v0x6000025c2d90_0, L_0x1400880e8;
L_0x6000026e8460 .cmp/eq 2, v0x6000025c2d90_0, L_0x140088130;
L_0x6000026e8fa0 .cmp/eq 2, v0x6000025c2d90_0, L_0x140088178;
L_0x6000026e8f00 .functor MUXZ 1, L_0x600003cf9880, L_0x600003cf9c00, L_0x6000026e8fa0, C4<>;
L_0x6000026e8e60 .functor MUXZ 1, L_0x6000026e8f00, L_0x600003cf9880, L_0x600003cf8a10, C4<>;
L_0x6000026e8a00 .cmp/eq 2, v0x6000025c2d90_0, L_0x140088250;
L_0x6000026e8960 .functor MUXZ 32, v0x6000025c2d00_0, L_0x6000026e8500, L_0x6000026e8a00, C4<>;
L_0x6000026e9540 .functor MUXZ 2, L_0x140088370, L_0x140088328, L_0x600003cf98f0, C4<>;
L_0x6000026e95e0 .functor MUXZ 1, L_0x1400883b8, v0x6000025c2eb0_0, L_0x600003cf98f0, C4<>;
L_0x6000026e9680 .reduce/nor L_0x600003cf98f0;
L_0x6000026e9720 .functor MUXZ 1, L_0x140088400, v0x6000025c2eb0_0, L_0x600003cf99d0, C4<>;
L_0x6000026e97c0 .functor MUXZ 32, L_0x600003cf9ce0, L_0x600003cf9960, L_0x600003cf98f0, C4<>;
L_0x6000026e9860 .functor MUXZ 1, v0x6000025fa490_0, L_0x140088448, L_0x600003cf98f0, C4<>;
L_0x6000026e99a0 .functor MUXZ 1, v0x6000025fa520_0, L_0x140088490, L_0x600003cf98f0, C4<>;
L_0x6000026e9a40 .functor MUXZ 1, v0x6000025fa5b0_0, L_0x1400884d8, L_0x600003cf98f0, C4<>;
S_0x13ce5ce10 .scope module, "adder" "FP_Adder_LI_Wrapper" 4 62, 5 2 0, S_0x13ce64990;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "a";
    .port_info 3 /INPUT 32 "b";
    .port_info 4 /INPUT 1 "valid_in";
    .port_info 5 /OUTPUT 1 "ready_out";
    .port_info 6 /OUTPUT 32 "result";
    .port_info 7 /OUTPUT 1 "valid_out";
    .port_info 8 /INPUT 1 "ready_in";
P_0x6000039f8080 .param/l "FIFO_SIZE" 1 5 21, +C4<0000000000000000000000000000000000000000000000000000000000000110>;
P_0x6000039f80c0 .param/l "STAGES" 0 5 3, +C4<00000000000000000000000000000011>;
L_0x600003cf83f0 .functor AND 1, v0x6000025e7cc0_0, L_0x6000026e95e0, C4<1>, C4<1>;
L_0x600003cf8380 .functor AND 1, v0x6000025e7cc0_0, L_0x6000026e8dc0, C4<1>, C4<1>;
L_0x600003cf80e0 .functor AND 1, L_0x6000026e8be0, L_0x6000026e8b40, C4<1>, C4<1>;
L_0x600003cf8070 .functor AND 1, L_0x600003cf80e0, L_0x6000026e8aa0, C4<1>, C4<1>;
L_0x600003cf9880 .functor BUFZ 1, L_0x600003cf8070, C4<0>, C4<0>, C4<0>;
L_0x600003cf98f0 .functor BUFZ 1, v0x6000025e7cc0_0, C4<0>, C4<0>, C4<0>;
L_0x600003cf9960 .functor BUFZ 32, v0x6000025e6a30_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1400881c0 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000025e70f0_0 .net *"_ivl_11", 59 0, L_0x1400881c0;  1 drivers
L_0x140088208 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000110>, C4<0>, C4<0>, C4<0>;
v0x6000025e7180_0 .net/2u *"_ivl_12", 63 0, L_0x140088208;  1 drivers
v0x6000025e7210_0 .net *"_ivl_14", 0 0, L_0x6000026e8be0;  1 drivers
v0x6000025e72a0_0 .net *"_ivl_17", 0 0, L_0x6000026e8b40;  1 drivers
v0x6000025e7330_0 .net *"_ivl_19", 0 0, L_0x600003cf80e0;  1 drivers
v0x6000025e73c0_0 .net *"_ivl_21", 0 0, L_0x6000026e8aa0;  1 drivers
v0x6000025e7450_0 .net *"_ivl_3", 0 0, L_0x6000026e8dc0;  1 drivers
v0x6000025e74e0_0 .net *"_ivl_8", 63 0, L_0x6000026e8c80;  1 drivers
v0x6000025e7570_0 .net "a", 31 0, v0x6000025c2c70_0;  alias, 1 drivers
v0x6000025e7600_0 .net "b", 31 0, L_0x6000026e8960;  1 drivers
v0x6000025e7690_0 .net "clk", 0 0, v0x6000025c2910_0;  alias, 1 drivers
v0x6000025e7720_0 .var "core_a", 31 0;
v0x6000025e77b0_0 .var "core_b", 31 0;
v0x6000025e7840_0 .net "core_result", 31 0, v0x6000025e6a30_0;  1 drivers
v0x6000025e78d0_0 .var "fifo_count", 3 0;
v0x6000025e7960_0 .var "fifo_head", 3 0;
v0x6000025e79f0_0 .var "fifo_tail", 3 0;
v0x6000025e7a80_0 .var/i "i", 31 0;
v0x6000025e7b10 .array "input_fifo", 5 0, 63 0;
v0x6000025e7ba0_0 .net "input_ready", 0 0, L_0x600003cf8070;  1 drivers
v0x6000025e7c30_0 .net "output_stalled", 0 0, L_0x600003cf8380;  1 drivers
v0x6000025e7cc0_0 .var "output_valid_reg", 0 0;
v0x6000025e7d50_0 .net "pipeline_advance", 0 0, L_0x6000026e8d20;  1 drivers
v0x6000025e7de0_0 .net "ready_in", 0 0, L_0x6000026e95e0;  alias, 1 drivers
v0x6000025e7e70_0 .net "ready_out", 0 0, L_0x600003cf9880;  alias, 1 drivers
v0x6000025e7f00_0 .net "reset", 0 0, v0x6000025c2fd0_0;  alias, 1 drivers
v0x6000025f8000_0 .net "result", 31 0, L_0x600003cf9960;  alias, 1 drivers
v0x6000025f8090_0 .net "transaction_complete", 0 0, L_0x600003cf83f0;  1 drivers
v0x6000025f8120_0 .net "valid_in", 0 0, L_0x600003cf8d20;  alias, 1 drivers
v0x6000025f81b0_0 .net "valid_out", 0 0, L_0x600003cf98f0;  alias, 1 drivers
v0x6000025f8240_0 .var "valid_shift", 3 0;
L_0x6000026e8dc0 .reduce/nor L_0x6000026e95e0;
L_0x6000026e8d20 .reduce/nor L_0x600003cf8380;
L_0x6000026e8c80 .concat [ 4 60 0 0], v0x6000025e78d0_0, L_0x1400881c0;
L_0x6000026e8be0 .cmp/gt 64, L_0x140088208, L_0x6000026e8c80;
L_0x6000026e8b40 .reduce/nor L_0x600003cf8380;
L_0x6000026e8aa0 .reduce/nor v0x6000025c2fd0_0;
S_0x13ce5e680 .scope module, "core_adder" "FP_Adder_Wrapper" 5 47, 6 2 0, S_0x13ce5ce10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "a";
    .port_info 3 /INPUT 32 "b";
    .port_info 4 /OUTPUT 32 "result";
P_0x6000002d77c0 .param/l "STAGES" 0 6 3, +C4<00000000000000000000000000000011>;
v0x6000025e6e20_0 .net "a", 31 0, v0x6000025e7720_0;  1 drivers
v0x6000025e6eb0_0 .net "b", 31 0, v0x6000025e77b0_0;  1 drivers
v0x6000025e6f40_0 .net "clk", 0 0, v0x6000025c2910_0;  alias, 1 drivers
v0x6000025e6fd0_0 .net "reset", 0 0, v0x6000025c2fd0_0;  alias, 1 drivers
v0x6000025e7060_0 .net "result", 31 0, v0x6000025e6a30_0;  alias, 1 drivers
S_0x13ce5d140 .scope generate, "gen_3stage" "gen_3stage" 6 29, 6 29 0, S_0x13ce5e680;
 .timescale -9 -12;
S_0x13ce58040 .scope module, "adder" "FP_Adder_3Stage" 6 30, 7 2 0, S_0x13ce5d140;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "a";
    .port_info 3 /INPUT 32 "b";
    .port_info 4 /OUTPUT 32 "result";
v0x6000025e6130_0 .net "a", 31 0, v0x6000025e7720_0;  alias, 1 drivers
v0x6000025e61c0_0 .var "add_mantissa_s2", 23 0;
v0x6000025e6250_0 .net "b", 31 0, v0x6000025e77b0_0;  alias, 1 drivers
v0x6000025e62e0_0 .net "clk", 0 0, v0x6000025c2910_0;  alias, 1 drivers
v0x6000025e6370_0 .var "e1_s1", 7 0;
v0x6000025e6400_0 .var "e1_s2", 7 0;
v0x6000025e6490_0 .var "e2_s1", 7 0;
v0x6000025e6520_0 .var "e2_s2", 7 0;
v0x6000025e65b0_0 .var "large_mantissa_s1", 22 0;
v0x6000025e6640_0 .var "larger_exp_s1", 7 0;
v0x6000025e66d0_0 .var "larger_exp_s2", 7 0;
v0x6000025e6760_0 .var "m1_s1", 22 0;
v0x6000025e67f0_0 .var "m1_s2", 22 0;
v0x6000025e6880_0 .var "m2_s1", 22 0;
v0x6000025e6910_0 .var "m2_s2", 22 0;
v0x6000025e69a0_0 .net "reset", 0 0, v0x6000025c2fd0_0;  alias, 1 drivers
v0x6000025e6a30_0 .var "result", 31 0;
v0x6000025e6ac0_0 .var "result_s3", 31 0;
v0x6000025e6b50_0 .var "s1_s1", 0 0;
v0x6000025e6be0_0 .var "s1_s2", 0 0;
v0x6000025e6c70_0 .var "s2_s1", 0 0;
v0x6000025e6d00_0 .var "s2_s2", 0 0;
v0x6000025e6d90_0 .var "small_mantissa_s1", 22 0;
E_0x6000002d7840 .event posedge, v0x6000025e62e0_0;
S_0x13ce56b00 .scope function.vec4.s32, "normalize_result" "normalize_result" 7 71, 7 71 0, S_0x13ce58040;
 .timescale -9 -12;
v0x6000025e58c0_0 .var "add_mant", 23 0;
v0x6000025e5950_0 .var "e1", 7 0;
v0x6000025e59e0_0 .var "e2", 7 0;
v0x6000025e5a70_0 .var/i "exp_adjust", 31 0;
v0x6000025e5b00_0 .var "final_exp", 7 0;
v0x6000025e5b90_0 .var "final_mantissa", 22 0;
v0x6000025e5c20_0 .var "final_sign", 0 0;
v0x6000025e5cb0_0 .var "larger_exp", 7 0;
v0x6000025e5d40_0 .var "m1", 22 0;
v0x6000025e5dd0_0 .var "m2", 22 0;
v0x6000025e5e60_0 .var "norm_mantissa", 23 0;
; Variable normalize_result is vec4 return value of scope S_0x13ce56b00
v0x6000025e5f80_0 .var "s1", 0 0;
v0x6000025e6010_0 .var "s2", 0 0;
v0x6000025e60a0_0 .var "shift_amt", 4 0;
TD_test_dynamic_alu_fixed.alu0.adder.core_adder.gen_3stage.adder.normalize_result ;
    %load/vec4 v0x6000025e58c0_0;
    %parti/s 1, 23, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0x6000025e58c0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x6000025e5e60_0, 0, 24;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x6000025e5a70_0, 0, 32;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x6000025e58c0_0;
    %parti/s 1, 22, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x6000025e58c0_0;
    %store/vec4 v0x6000025e5e60_0, 0, 24;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000025e5a70_0, 0, 32;
    %jmp T_0.3;
T_0.2 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x6000025e60a0_0, 0, 5;
    %load/vec4 v0x6000025e58c0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.4, 4;
T_0.6 ;
    %load/vec4 v0x6000025e58c0_0;
    %pushi/vec4 22, 0, 32;
    %load/vec4 v0x6000025e60a0_0;
    %pad/u 32;
    %sub;
    %part/u 1;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.8, 9;
    %load/vec4 v0x6000025e60a0_0;
    %pad/u 32;
    %cmpi/u 23, 0, 32;
    %flag_get/vec4 5;
    %and;
T_0.8;
    %flag_set/vec4 8;
    %jmp/0xz T_0.7, 8;
    %load/vec4 v0x6000025e60a0_0;
    %addi 1, 0, 5;
    %store/vec4 v0x6000025e60a0_0, 0, 5;
    %jmp T_0.6;
T_0.7 ;
    %load/vec4 v0x6000025e58c0_0;
    %ix/getv 4, v0x6000025e60a0_0;
    %shiftl 4;
    %store/vec4 v0x6000025e5e60_0, 0, 24;
    %load/vec4 v0x6000025e60a0_0;
    %pad/u 32;
    %inv;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x6000025e5a70_0, 0, 32;
    %jmp T_0.5;
T_0.4 ;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0x6000025e5e60_0, 0, 24;
    %load/vec4 v0x6000025e5cb0_0;
    %pad/u 32;
    %inv;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x6000025e5a70_0, 0, 32;
T_0.5 ;
T_0.3 ;
T_0.1 ;
    %load/vec4 v0x6000025e5cb0_0;
    %pad/u 32;
    %load/vec4 v0x6000025e5a70_0;
    %add;
    %pad/u 8;
    %store/vec4 v0x6000025e5b00_0, 0, 8;
    %load/vec4 v0x6000025e5e60_0;
    %parti/s 23, 0, 2;
    %store/vec4 v0x6000025e5b90_0, 0, 23;
    %load/vec4 v0x6000025e5f80_0;
    %load/vec4 v0x6000025e6010_0;
    %cmp/e;
    %jmp/0xz  T_0.9, 4;
    %load/vec4 v0x6000025e5f80_0;
    %store/vec4 v0x6000025e5c20_0, 0, 1;
    %jmp T_0.10;
T_0.9 ;
    %load/vec4 v0x6000025e59e0_0;
    %load/vec4 v0x6000025e5950_0;
    %cmp/u;
    %jmp/0xz  T_0.11, 5;
    %load/vec4 v0x6000025e5f80_0;
    %store/vec4 v0x6000025e5c20_0, 0, 1;
    %jmp T_0.12;
T_0.11 ;
    %load/vec4 v0x6000025e5950_0;
    %load/vec4 v0x6000025e59e0_0;
    %cmp/u;
    %jmp/0xz  T_0.13, 5;
    %load/vec4 v0x6000025e6010_0;
    %store/vec4 v0x6000025e5c20_0, 0, 1;
    %jmp T_0.14;
T_0.13 ;
    %load/vec4 v0x6000025e5dd0_0;
    %load/vec4 v0x6000025e5d40_0;
    %cmp/u;
    %jmp/0xz  T_0.15, 5;
    %load/vec4 v0x6000025e5f80_0;
    %store/vec4 v0x6000025e5c20_0, 0, 1;
    %jmp T_0.16;
T_0.15 ;
    %load/vec4 v0x6000025e6010_0;
    %store/vec4 v0x6000025e5c20_0, 0, 1;
T_0.16 ;
T_0.14 ;
T_0.12 ;
T_0.10 ;
    %load/vec4 v0x6000025e5c20_0;
    %load/vec4 v0x6000025e5b00_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x6000025e5b90_0;
    %concat/vec4; draw_concat_vec4
    %ret/vec4 0, 0, 32;  Assign to normalize_result (store_vec4_to_lval)
    %end;
S_0x13ce58370 .scope module, "multiplier" "FP_Mult_LI_Wrapper" 4 75, 8 2 0, S_0x13ce64990;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "a";
    .port_info 3 /INPUT 32 "b";
    .port_info 4 /INPUT 1 "valid_in";
    .port_info 5 /OUTPUT 1 "ready_out";
    .port_info 6 /OUTPUT 32 "result";
    .port_info 7 /OUTPUT 1 "exception";
    .port_info 8 /OUTPUT 1 "overflow";
    .port_info 9 /OUTPUT 1 "underflow";
    .port_info 10 /OUTPUT 1 "valid_out";
    .port_info 11 /INPUT 1 "ready_in";
P_0x6000039f8580 .param/l "FIFO_SIZE" 1 8 24, +C4<0000000000000000000000000000000000000000000000000000000000000100>;
P_0x6000039f85c0 .param/l "STAGES" 0 8 3, +C4<00000000000000000000000000000001>;
L_0x600003cf9a40 .functor AND 1, v0x6000025fa6d0_0, L_0x6000026e9720, C4<1>, C4<1>;
L_0x600003cf9ab0 .functor AND 1, v0x6000025fa6d0_0, L_0x6000026e88c0, C4<1>, C4<1>;
L_0x600003cf9b20 .functor AND 1, L_0x6000026e86e0, L_0x6000026e9180, C4<1>, C4<1>;
L_0x600003cf9b90 .functor AND 1, L_0x600003cf9b20, L_0x6000026e94a0, C4<1>, C4<1>;
L_0x600003cf9c00 .functor BUFZ 1, L_0x600003cf9b90, C4<0>, C4<0>, C4<0>;
L_0x600003cf9c70 .functor BUFZ 1, v0x6000025fa6d0_0, C4<0>, C4<0>, C4<0>;
L_0x600003cf9ce0 .functor BUFZ 32, v0x6000025f9170_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x140088298 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000025f9710_0 .net *"_ivl_11", 59 0, L_0x140088298;  1 drivers
L_0x1400882e0 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x6000025f97a0_0 .net/2u *"_ivl_12", 63 0, L_0x1400882e0;  1 drivers
v0x6000025f9830_0 .net *"_ivl_14", 0 0, L_0x6000026e86e0;  1 drivers
v0x6000025f98c0_0 .net *"_ivl_17", 0 0, L_0x6000026e9180;  1 drivers
v0x6000025f9950_0 .net *"_ivl_19", 0 0, L_0x600003cf9b20;  1 drivers
v0x6000025f99e0_0 .net *"_ivl_21", 0 0, L_0x6000026e94a0;  1 drivers
v0x6000025f9a70_0 .net *"_ivl_3", 0 0, L_0x6000026e88c0;  1 drivers
v0x6000025f9b00_0 .net *"_ivl_8", 63 0, L_0x6000026e8780;  1 drivers
v0x6000025f9b90_0 .net "a", 31 0, v0x6000025c2c70_0;  alias, 1 drivers
v0x6000025f9c20_0 .net "b", 31 0, v0x6000025c2d00_0;  alias, 1 drivers
v0x6000025f9cb0_0 .net "clk", 0 0, v0x6000025c2910_0;  alias, 1 drivers
v0x6000025f9d40_0 .var "core_a", 31 0;
v0x6000025f9dd0_0 .var "core_b", 31 0;
v0x6000025f9e60_0 .net "core_exception", 0 0, v0x6000025f8fc0_0;  1 drivers
v0x6000025f9ef0_0 .net "core_overflow", 0 0, v0x6000025f9050_0;  1 drivers
v0x6000025f9f80_0 .net "core_result", 31 0, v0x6000025f9170_0;  1 drivers
v0x6000025fa010_0 .net "core_underflow", 0 0, v0x6000025f9200_0;  1 drivers
v0x6000025fa0a0_0 .net "exception", 0 0, v0x6000025fa490_0;  alias, 1 drivers
v0x6000025fa130_0 .var "fifo_count", 3 0;
v0x6000025fa1c0_0 .var "fifo_head", 3 0;
v0x6000025fa250_0 .var "fifo_tail", 3 0;
v0x6000025fa2e0_0 .var/i "i", 31 0;
v0x6000025fa370 .array "input_fifo", 3 0, 63 0;
v0x6000025fa400_0 .net "input_ready", 0 0, L_0x600003cf9b90;  1 drivers
v0x6000025fa490_0 .var "out_exception", 0 0;
v0x6000025fa520_0 .var "out_overflow", 0 0;
v0x6000025fa5b0_0 .var "out_underflow", 0 0;
v0x6000025fa640_0 .net "output_stalled", 0 0, L_0x600003cf9ab0;  1 drivers
v0x6000025fa6d0_0 .var "output_valid_reg", 0 0;
v0x6000025fa760_0 .net "overflow", 0 0, v0x6000025fa520_0;  alias, 1 drivers
v0x6000025fa7f0_0 .net "pipeline_advance", 0 0, L_0x6000026e8820;  1 drivers
v0x6000025fa880_0 .net "ready_in", 0 0, L_0x6000026e9720;  alias, 1 drivers
v0x6000025fa910_0 .net "ready_out", 0 0, L_0x600003cf9c00;  alias, 1 drivers
v0x6000025fa9a0_0 .net "reset", 0 0, v0x6000025c2fd0_0;  alias, 1 drivers
v0x6000025faa30_0 .net "result", 31 0, L_0x600003cf9ce0;  alias, 1 drivers
v0x6000025faac0_0 .net "transaction_complete", 0 0, L_0x600003cf9a40;  1 drivers
v0x6000025fab50_0 .net "underflow", 0 0, v0x6000025fa5b0_0;  alias, 1 drivers
v0x6000025fabe0_0 .net "valid_in", 0 0, L_0x600003cf8a80;  alias, 1 drivers
v0x6000025fac70_0 .net "valid_out", 0 0, L_0x600003cf9c70;  alias, 1 drivers
v0x6000025fad00_0 .var "valid_shift", 1 0;
L_0x6000026e88c0 .reduce/nor L_0x6000026e9720;
L_0x6000026e8820 .reduce/nor L_0x600003cf9ab0;
L_0x6000026e8780 .concat [ 4 60 0 0], v0x6000025fa130_0, L_0x140088298;
L_0x6000026e86e0 .cmp/gt 64, L_0x1400882e0, L_0x6000026e8780;
L_0x6000026e9180 .reduce/nor L_0x600003cf9ab0;
L_0x6000026e94a0 .reduce/nor v0x6000025c2fd0_0;
S_0x13ce56e30 .scope module, "core_multiplier" "FP_Mult_Wrapper" 8 57, 9 2 0, S_0x13ce58370;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "a";
    .port_info 3 /INPUT 32 "b";
    .port_info 4 /OUTPUT 32 "result";
    .port_info 5 /OUTPUT 1 "exception";
    .port_info 6 /OUTPUT 1 "overflow";
    .port_info 7 /OUTPUT 1 "underflow";
P_0x6000002d7ac0 .param/l "STAGES" 0 9 3, +C4<00000000000000000000000000000001>;
v0x6000025f9290_0 .net "a", 31 0, v0x6000025f9d40_0;  1 drivers
v0x6000025f9320_0 .net "b", 31 0, v0x6000025f9dd0_0;  1 drivers
v0x6000025f93b0_0 .net "clk", 0 0, v0x6000025c2910_0;  alias, 1 drivers
v0x6000025f9440_0 .net "exception", 0 0, v0x6000025f8fc0_0;  alias, 1 drivers
v0x6000025f94d0_0 .net "overflow", 0 0, v0x6000025f9050_0;  alias, 1 drivers
v0x6000025f9560_0 .net "reset", 0 0, v0x6000025c2fd0_0;  alias, 1 drivers
v0x6000025f95f0_0 .net "result", 31 0, v0x6000025f9170_0;  alias, 1 drivers
v0x6000025f9680_0 .net "underflow", 0 0, v0x6000025f9200_0;  alias, 1 drivers
S_0x13ce51d30 .scope generate, "gen_1stage" "gen_1stage" 9 16, 9 16 0, S_0x13ce56e30;
 .timescale -9 -12;
S_0x13ce507f0 .scope module, "multiplier" "FP_Mult_1Stage" 9 17, 10 2 0, S_0x13ce51d30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "a";
    .port_info 3 /INPUT 32 "b";
    .port_info 4 /OUTPUT 32 "result";
    .port_info 5 /OUTPUT 1 "exception";
    .port_info 6 /OUTPUT 1 "overflow";
    .port_info 7 /OUTPUT 1 "underflow";
v0x6000025f8cf0_0 .net "a", 31 0, v0x6000025f9d40_0;  alias, 1 drivers
v0x6000025f8d80_0 .var "a_reg", 31 0;
v0x6000025f8e10_0 .net "b", 31 0, v0x6000025f9dd0_0;  alias, 1 drivers
v0x6000025f8ea0_0 .var "b_reg", 31 0;
v0x6000025f8f30_0 .net "clk", 0 0, v0x6000025c2910_0;  alias, 1 drivers
v0x6000025f8fc0_0 .var "exception", 0 0;
v0x6000025f9050_0 .var "overflow", 0 0;
v0x6000025f90e0_0 .net "reset", 0 0, v0x6000025c2fd0_0;  alias, 1 drivers
v0x6000025f9170_0 .var "result", 31 0;
v0x6000025f9200_0 .var "underflow", 0 0;
S_0x13ce52060 .scope function.vec4.s35, "compute_mult" "compute_mult" 10 32, 10 32 0, S_0x13ce507f0;
 .timescale -9 -12;
; Variable compute_mult is vec4 return value of scope S_0x13ce52060
v0x6000025f8360_0 .var "exc", 0 0;
v0x6000025f83f0_0 .var "exp_norm", 8 0;
v0x6000025f8480_0 .var "exponent", 8 0;
v0x6000025f8510_0 .var "normalised", 0 0;
v0x6000025f85a0_0 .var "num_a", 31 0;
v0x6000025f8630_0 .var "num_b", 31 0;
v0x6000025f86c0_0 .var "op_a", 23 0;
v0x6000025f8750_0 .var "op_b", 23 0;
v0x6000025f87e0_0 .var "ovf", 0 0;
v0x6000025f8870_0 .var "product", 47 0;
v0x6000025f8900_0 .var "product_mantissa", 22 0;
v0x6000025f8990_0 .var "product_normalised", 47 0;
v0x6000025f8a20_0 .var "res", 31 0;
v0x6000025f8ab0_0 .var "round", 0 0;
v0x6000025f8b40_0 .var "sign", 0 0;
v0x6000025f8bd0_0 .var "sum_exponent", 8 0;
v0x6000025f8c60_0 .var "unf", 0 0;
TD_test_dynamic_alu_fixed.alu0.multiplier.core_multiplier.gen_1stage.multiplier.compute_mult ;
    %load/vec4 v0x6000025f85a0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x6000025f8630_0;
    %parti/s 1, 31, 6;
    %xor;
    %store/vec4 v0x6000025f8b40_0, 0, 1;
    %load/vec4 v0x6000025f85a0_0;
    %parti/s 8, 23, 6;
    %and/r;
    %load/vec4 v0x6000025f8630_0;
    %parti/s 8, 23, 6;
    %and/r;
    %or;
    %store/vec4 v0x6000025f8360_0, 0, 1;
    %load/vec4 v0x6000025f85a0_0;
    %parti/s 8, 23, 6;
    %or/r;
    %flag_set/vec4 8;
    %jmp/0 T_1.17, 8;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x6000025f85a0_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_1.18, 8;
T_1.17 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x6000025f85a0_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_1.18, 8;
 ; End of false expr.
    %blend;
T_1.18;
    %store/vec4 v0x6000025f86c0_0, 0, 24;
    %load/vec4 v0x6000025f8630_0;
    %parti/s 8, 23, 6;
    %or/r;
    %flag_set/vec4 8;
    %jmp/0 T_1.19, 8;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x6000025f8630_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_1.20, 8;
T_1.19 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x6000025f8630_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_1.20, 8;
 ; End of false expr.
    %blend;
T_1.20;
    %store/vec4 v0x6000025f8750_0, 0, 24;
    %load/vec4 v0x6000025f86c0_0;
    %pad/u 48;
    %load/vec4 v0x6000025f8750_0;
    %pad/u 48;
    %mul;
    %store/vec4 v0x6000025f8870_0, 0, 48;
    %load/vec4 v0x6000025f8870_0;
    %parti/s 1, 47, 7;
    %flag_set/vec4 8;
    %jmp/0 T_1.21, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_1.22, 8;
T_1.21 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_1.22, 8;
 ; End of false expr.
    %blend;
T_1.22;
    %store/vec4 v0x6000025f8510_0, 0, 1;
    %load/vec4 v0x6000025f8510_0;
    %flag_set/vec4 8;
    %jmp/0 T_1.23, 8;
    %load/vec4 v0x6000025f8870_0;
    %jmp/1 T_1.24, 8;
T_1.23 ; End of true expr.
    %load/vec4 v0x6000025f8870_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %jmp/0 T_1.24, 8;
 ; End of false expr.
    %blend;
T_1.24;
    %store/vec4 v0x6000025f8990_0, 0, 48;
    %load/vec4 v0x6000025f8990_0;
    %parti/s 23, 0, 2;
    %or/r;
    %store/vec4 v0x6000025f8ab0_0, 0, 1;
    %load/vec4 v0x6000025f8990_0;
    %parti/s 23, 24, 6;
    %load/vec4 v0x6000025f8990_0;
    %parti/s 1, 23, 6;
    %pad/u 23;
    %load/vec4 v0x6000025f8ab0_0;
    %pad/u 23;
    %and;
    %add;
    %store/vec4 v0x6000025f8900_0, 0, 23;
    %load/vec4 v0x6000025f85a0_0;
    %parti/s 8, 23, 6;
    %pad/u 9;
    %load/vec4 v0x6000025f8630_0;
    %parti/s 8, 23, 6;
    %pad/u 9;
    %add;
    %store/vec4 v0x6000025f8bd0_0, 0, 9;
    %load/vec4 v0x6000025f8bd0_0;
    %subi 127, 0, 9;
    %store/vec4 v0x6000025f83f0_0, 0, 9;
    %load/vec4 v0x6000025f83f0_0;
    %load/vec4 v0x6000025f8510_0;
    %pad/u 9;
    %add;
    %store/vec4 v0x6000025f8480_0, 0, 9;
    %load/vec4 v0x6000025f8480_0;
    %parti/s 1, 8, 5;
    %load/vec4 v0x6000025f8360_0;
    %nor/r;
    %and;
    %load/vec4 v0x6000025f8480_0;
    %parti/s 1, 7, 4;
    %nor/r;
    %and;
    %store/vec4 v0x6000025f87e0_0, 0, 1;
    %load/vec4 v0x6000025f8480_0;
    %parti/s 1, 8, 5;
    %load/vec4 v0x6000025f8360_0;
    %nor/r;
    %and;
    %load/vec4 v0x6000025f8480_0;
    %parti/s 1, 7, 4;
    %and;
    %store/vec4 v0x6000025f8c60_0, 0, 1;
    %load/vec4 v0x6000025f8360_0;
    %flag_set/vec4 8;
    %jmp/0 T_1.25, 8;
    %load/vec4 v0x6000025f8b40_0;
    %concati/vec4 0, 0, 31;
    %jmp/1 T_1.26, 8;
T_1.25 ; End of true expr.
    %load/vec4 v0x6000025f87e0_0;
    %flag_set/vec4 9;
    %jmp/0 T_1.27, 9;
    %load/vec4 v0x6000025f8b40_0;
    %concati/vec4 255, 0, 8;
    %concati/vec4 0, 0, 23;
    %jmp/1 T_1.28, 9;
T_1.27 ; End of true expr.
    %load/vec4 v0x6000025f8c60_0;
    %flag_set/vec4 10;
    %jmp/0 T_1.29, 10;
    %load/vec4 v0x6000025f8b40_0;
    %concati/vec4 0, 0, 31;
    %jmp/1 T_1.30, 10;
T_1.29 ; End of true expr.
    %load/vec4 v0x6000025f8b40_0;
    %load/vec4 v0x6000025f8480_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x6000025f8900_0;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_1.30, 10;
 ; End of false expr.
    %blend;
T_1.30;
    %jmp/0 T_1.28, 9;
 ; End of false expr.
    %blend;
T_1.28;
    %jmp/0 T_1.26, 8;
 ; End of false expr.
    %blend;
T_1.26;
    %store/vec4 v0x6000025f8a20_0, 0, 32;
    %load/vec4 v0x6000025f8a20_0;
    %load/vec4 v0x6000025f8360_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x6000025f87e0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x6000025f8c60_0;
    %concat/vec4; draw_concat_vec4
    %ret/vec4 0, 0, 35;  Assign to compute_mult (store_vec4_to_lval)
    %end;
S_0x13ce1a8c0 .scope module, "alu1" "Dynamic_ALU" 3 54, 4 2 0, S_0x13ce63120;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "operand_a";
    .port_info 3 /INPUT 32 "operand_b";
    .port_info 4 /INPUT 2 "operation";
    .port_info 5 /INPUT 1 "valid_in";
    .port_info 6 /OUTPUT 1 "ready_out";
    .port_info 7 /OUTPUT 32 "result";
    .port_info 8 /OUTPUT 1 "exception";
    .port_info 9 /OUTPUT 1 "overflow";
    .port_info 10 /OUTPUT 1 "underflow";
    .port_info 11 /OUTPUT 1 "valid_out";
    .port_info 12 /INPUT 1 "ready_in";
P_0x13ce1aa30 .param/l "ADDER_STAGES" 0 4 3, +C4<00000000000000000000000000000001>;
P_0x13ce1aa70 .param/l "MULT_STAGES" 0 4 4, +C4<00000000000000000000000000000100>;
P_0x13ce1aab0 .param/l "OP_ADD" 1 4 26, C4<00>;
P_0x13ce1aaf0 .param/l "OP_MUL" 1 4 28, C4<10>;
P_0x13ce1ab30 .param/l "OP_SUB" 1 4 27, C4<01>;
L_0x600003cf9f10 .functor NOT 1, L_0x6000026e9900, C4<0>, C4<0>, C4<0>;
L_0x600003cf9f80 .functor OR 1, L_0x6000026e9c20, L_0x6000026e9cc0, C4<0>, C4<0>;
L_0x600003cf9ff0 .functor AND 1, v0x6000025c3450_0, L_0x600003cf9f80, C4<1>, C4<1>;
L_0x600003cfa060 .functor AND 1, v0x6000025c3450_0, L_0x6000026e9d60, C4<1>, C4<1>;
L_0x600003cfa0d0 .functor OR 1, L_0x6000026e9e00, L_0x6000026e9ea0, C4<0>, C4<0>;
L_0x600003cfa450 .functor AND 1, L_0x6000026eab20, L_0x600003cfa6f0, C4<1>, C4<1>;
L_0x600003cfa920 .functor OR 1, L_0x600003cfa370, L_0x600003cfa6f0, C4<0>, C4<0>;
v0x6000025f1c20_0 .net *"_ivl_1", 0 0, L_0x6000026e9900;  1 drivers
v0x6000025f1cb0_0 .net *"_ivl_10", 0 0, L_0x6000026e9c20;  1 drivers
L_0x140088568 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x6000025f1d40_0 .net/2u *"_ivl_12", 1 0, L_0x140088568;  1 drivers
v0x6000025f1dd0_0 .net *"_ivl_14", 0 0, L_0x6000026e9cc0;  1 drivers
v0x6000025f1e60_0 .net *"_ivl_17", 0 0, L_0x600003cf9f80;  1 drivers
v0x6000025f1ef0_0 .net *"_ivl_2", 0 0, L_0x600003cf9f10;  1 drivers
L_0x1400885b0 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x6000025f1f80_0 .net/2u *"_ivl_20", 1 0, L_0x1400885b0;  1 drivers
v0x6000025f2010_0 .net *"_ivl_22", 0 0, L_0x6000026e9d60;  1 drivers
L_0x1400885f8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000025f20a0_0 .net/2u *"_ivl_26", 1 0, L_0x1400885f8;  1 drivers
v0x6000025f2130_0 .net *"_ivl_28", 0 0, L_0x6000026e9e00;  1 drivers
L_0x140088640 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x6000025f21c0_0 .net/2u *"_ivl_30", 1 0, L_0x140088640;  1 drivers
v0x6000025f2250_0 .net *"_ivl_32", 0 0, L_0x6000026e9ea0;  1 drivers
v0x6000025f22e0_0 .net *"_ivl_35", 0 0, L_0x600003cfa0d0;  1 drivers
L_0x140088688 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x6000025f2370_0 .net/2u *"_ivl_36", 1 0, L_0x140088688;  1 drivers
v0x6000025f2400_0 .net *"_ivl_38", 0 0, L_0x6000026e9f40;  1 drivers
v0x6000025f2490_0 .net *"_ivl_40", 0 0, L_0x6000026e9fe0;  1 drivers
L_0x140088760 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x6000025f2520_0 .net/2u *"_ivl_44", 1 0, L_0x140088760;  1 drivers
v0x6000025f25b0_0 .net *"_ivl_46", 0 0, L_0x6000026ea4e0;  1 drivers
v0x6000025f2640_0 .net *"_ivl_5", 30 0, L_0x6000026e9ae0;  1 drivers
L_0x140088838 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000025f26d0_0 .net/2u *"_ivl_50", 1 0, L_0x140088838;  1 drivers
L_0x140088880 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x6000025f2760_0 .net/2u *"_ivl_52", 1 0, L_0x140088880;  1 drivers
L_0x1400888c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000025f27f0_0 .net/2u *"_ivl_56", 0 0, L_0x1400888c8;  1 drivers
v0x6000025f2880_0 .net *"_ivl_61", 0 0, L_0x6000026eab20;  1 drivers
v0x6000025f2910_0 .net *"_ivl_63", 0 0, L_0x600003cfa450;  1 drivers
L_0x140088910 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000025f29a0_0 .net/2u *"_ivl_64", 0 0, L_0x140088910;  1 drivers
L_0x140088958 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000025f2a30_0 .net/2u *"_ivl_72", 0 0, L_0x140088958;  1 drivers
L_0x1400889a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000025f2ac0_0 .net/2u *"_ivl_76", 0 0, L_0x1400889a0;  1 drivers
L_0x140088520 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000025f2b50_0 .net/2u *"_ivl_8", 1 0, L_0x140088520;  1 drivers
L_0x1400889e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000025f2be0_0 .net/2u *"_ivl_80", 0 0, L_0x1400889e8;  1 drivers
v0x6000025f2c70_0 .net "add_ready_in", 0 0, L_0x6000026eaa80;  1 drivers
v0x6000025f2d00_0 .net "add_ready_out", 0 0, L_0x600003cfa300;  1 drivers
v0x6000025f2d90_0 .net "add_result", 31 0, L_0x600003cfa3e0;  1 drivers
v0x6000025f2e20_0 .net "add_valid_in", 0 0, L_0x600003cf9ff0;  1 drivers
v0x6000025f2eb0_0 .net "add_valid_out", 0 0, L_0x600003cfa370;  1 drivers
v0x6000025f2f40_0 .net "clk", 0 0, v0x6000025c2910_0;  alias, 1 drivers
v0x6000025f2fd0_0 .net "exception", 0 0, L_0x6000026ead00;  alias, 1 drivers
v0x6000025f3060_0 .net "mult_exception", 0 0, v0x6000025f1320_0;  1 drivers
v0x6000025f30f0_0 .net "mult_overflow", 0 0, v0x6000025f13b0_0;  1 drivers
v0x6000025f3180_0 .net "mult_ready_in", 0 0, L_0x6000026eabc0;  1 drivers
v0x6000025f3210_0 .net "mult_ready_out", 0 0, L_0x600003cfa680;  1 drivers
v0x6000025f32a0_0 .net "mult_result", 31 0, L_0x600003cfa760;  1 drivers
v0x6000025f3330_0 .net "mult_underflow", 0 0, v0x6000025f1440_0;  1 drivers
v0x6000025f33c0_0 .net "mult_valid_in", 0 0, L_0x600003cfa060;  1 drivers
v0x6000025f3450_0 .net "mult_valid_out", 0 0, L_0x600003cfa6f0;  1 drivers
v0x6000025f34e0_0 .net "operand_a", 31 0, v0x6000025c2c70_0;  alias, 1 drivers
v0x6000025f3570_0 .net "operand_b", 31 0, v0x6000025c2d00_0;  alias, 1 drivers
v0x6000025f3600_0 .net "operation", 1 0, v0x6000025c2d90_0;  alias, 1 drivers
v0x6000025f3690_0 .net "output_select", 1 0, L_0x6000026ea9e0;  1 drivers
v0x6000025f3720_0 .net "overflow", 0 0, L_0x6000026eae40;  alias, 1 drivers
v0x6000025c2eb0_1 .array/port v0x6000025c2eb0, 1;
v0x6000025f37b0_0 .net "ready_in", 0 0, v0x6000025c2eb0_1;  1 drivers
v0x6000025f3840_0 .net "ready_out", 0 0, L_0x6000026ea080;  alias, 1 drivers
v0x6000025f38d0_0 .net "reset", 0 0, v0x6000025c2fd0_0;  alias, 1 drivers
v0x6000025f3960_0 .net "result", 31 0, L_0x6000026eac60;  alias, 1 drivers
v0x6000025f39f0_0 .net "sub_operand_b", 31 0, L_0x6000026e9b80;  1 drivers
v0x6000025f3a80_0 .net "underflow", 0 0, L_0x6000026eaee0;  alias, 1 drivers
v0x6000025f3b10_0 .net "valid_in", 0 0, v0x6000025c3450_0;  alias, 1 drivers
v0x6000025f3ba0_0 .net "valid_out", 0 0, L_0x600003cfa920;  alias, 1 drivers
L_0x6000026e9900 .part v0x6000025c2d00_0, 31, 1;
L_0x6000026e9ae0 .part v0x6000025c2d00_0, 0, 31;
L_0x6000026e9b80 .concat [ 31 1 0 0], L_0x6000026e9ae0, L_0x600003cf9f10;
L_0x6000026e9c20 .cmp/eq 2, v0x6000025c2d90_0, L_0x140088520;
L_0x6000026e9cc0 .cmp/eq 2, v0x6000025c2d90_0, L_0x140088568;
L_0x6000026e9d60 .cmp/eq 2, v0x6000025c2d90_0, L_0x1400885b0;
L_0x6000026e9e00 .cmp/eq 2, v0x6000025c2d90_0, L_0x1400885f8;
L_0x6000026e9ea0 .cmp/eq 2, v0x6000025c2d90_0, L_0x140088640;
L_0x6000026e9f40 .cmp/eq 2, v0x6000025c2d90_0, L_0x140088688;
L_0x6000026e9fe0 .functor MUXZ 1, L_0x600003cfa300, L_0x600003cfa680, L_0x6000026e9f40, C4<>;
L_0x6000026ea080 .functor MUXZ 1, L_0x6000026e9fe0, L_0x600003cfa300, L_0x600003cfa0d0, C4<>;
L_0x6000026ea4e0 .cmp/eq 2, v0x6000025c2d90_0, L_0x140088760;
L_0x6000026ea580 .functor MUXZ 32, v0x6000025c2d00_0, L_0x6000026e9b80, L_0x6000026ea4e0, C4<>;
L_0x6000026ea9e0 .functor MUXZ 2, L_0x140088880, L_0x140088838, L_0x600003cfa370, C4<>;
L_0x6000026eaa80 .functor MUXZ 1, L_0x1400888c8, v0x6000025c2eb0_1, L_0x600003cfa370, C4<>;
L_0x6000026eab20 .reduce/nor L_0x600003cfa370;
L_0x6000026eabc0 .functor MUXZ 1, L_0x140088910, v0x6000025c2eb0_1, L_0x600003cfa450, C4<>;
L_0x6000026eac60 .functor MUXZ 32, L_0x600003cfa760, L_0x600003cfa3e0, L_0x600003cfa370, C4<>;
L_0x6000026ead00 .functor MUXZ 1, v0x6000025f1320_0, L_0x140088958, L_0x600003cfa370, C4<>;
L_0x6000026eae40 .functor MUXZ 1, v0x6000025f13b0_0, L_0x1400889a0, L_0x600003cfa370, C4<>;
L_0x6000026eaee0 .functor MUXZ 1, v0x6000025f1440_0, L_0x1400889e8, L_0x600003cfa370, C4<>;
S_0x13ce153e0 .scope module, "adder" "FP_Adder_LI_Wrapper" 4 62, 5 2 0, S_0x13ce1a8c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "a";
    .port_info 3 /INPUT 32 "b";
    .port_info 4 /INPUT 1 "valid_in";
    .port_info 5 /OUTPUT 1 "ready_out";
    .port_info 6 /OUTPUT 32 "result";
    .port_info 7 /OUTPUT 1 "valid_out";
    .port_info 8 /INPUT 1 "ready_in";
P_0x6000039f8780 .param/l "FIFO_SIZE" 1 5 21, +C4<0000000000000000000000000000000000000000000000000000000000000100>;
P_0x6000039f87c0 .param/l "STAGES" 0 5 3, +C4<00000000000000000000000000000001>;
L_0x600003cfa140 .functor AND 1, v0x6000025feb50_0, L_0x6000026eaa80, C4<1>, C4<1>;
L_0x600003cfa1b0 .functor AND 1, v0x6000025feb50_0, L_0x6000026ea120, C4<1>, C4<1>;
L_0x600003cfa220 .functor AND 1, L_0x6000026ea300, L_0x6000026ea3a0, C4<1>, C4<1>;
L_0x600003cfa290 .functor AND 1, L_0x600003cfa220, L_0x6000026ea440, C4<1>, C4<1>;
L_0x600003cfa300 .functor BUFZ 1, L_0x600003cfa290, C4<0>, C4<0>, C4<0>;
L_0x600003cfa370 .functor BUFZ 1, v0x6000025feb50_0, C4<0>, C4<0>, C4<0>;
L_0x600003cfa3e0 .functor BUFZ 32, v0x6000025fdc20_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1400886d0 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000025fdf80_0 .net *"_ivl_11", 59 0, L_0x1400886d0;  1 drivers
L_0x140088718 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x6000025fe010_0 .net/2u *"_ivl_12", 63 0, L_0x140088718;  1 drivers
v0x6000025fe0a0_0 .net *"_ivl_14", 0 0, L_0x6000026ea300;  1 drivers
v0x6000025fe130_0 .net *"_ivl_17", 0 0, L_0x6000026ea3a0;  1 drivers
v0x6000025fe1c0_0 .net *"_ivl_19", 0 0, L_0x600003cfa220;  1 drivers
v0x6000025fe250_0 .net *"_ivl_21", 0 0, L_0x6000026ea440;  1 drivers
v0x6000025fe2e0_0 .net *"_ivl_3", 0 0, L_0x6000026ea120;  1 drivers
v0x6000025fe370_0 .net *"_ivl_8", 63 0, L_0x6000026ea260;  1 drivers
v0x6000025fe400_0 .net "a", 31 0, v0x6000025c2c70_0;  alias, 1 drivers
v0x6000025fe490_0 .net "b", 31 0, L_0x6000026ea580;  1 drivers
v0x6000025fe520_0 .net "clk", 0 0, v0x6000025c2910_0;  alias, 1 drivers
v0x6000025fe5b0_0 .var "core_a", 31 0;
v0x6000025fe640_0 .var "core_b", 31 0;
v0x6000025fe6d0_0 .net "core_result", 31 0, v0x6000025fdc20_0;  1 drivers
v0x6000025fe760_0 .var "fifo_count", 3 0;
v0x6000025fe7f0_0 .var "fifo_head", 3 0;
v0x6000025fe880_0 .var "fifo_tail", 3 0;
v0x6000025fe910_0 .var/i "i", 31 0;
v0x6000025fe9a0 .array "input_fifo", 3 0, 63 0;
v0x6000025fea30_0 .net "input_ready", 0 0, L_0x600003cfa290;  1 drivers
v0x6000025feac0_0 .net "output_stalled", 0 0, L_0x600003cfa1b0;  1 drivers
v0x6000025feb50_0 .var "output_valid_reg", 0 0;
v0x6000025febe0_0 .net "pipeline_advance", 0 0, L_0x6000026ea1c0;  1 drivers
v0x6000025fec70_0 .net "ready_in", 0 0, L_0x6000026eaa80;  alias, 1 drivers
v0x6000025fed00_0 .net "ready_out", 0 0, L_0x600003cfa300;  alias, 1 drivers
v0x6000025fed90_0 .net "reset", 0 0, v0x6000025c2fd0_0;  alias, 1 drivers
v0x6000025fee20_0 .net "result", 31 0, L_0x600003cfa3e0;  alias, 1 drivers
v0x6000025feeb0_0 .net "transaction_complete", 0 0, L_0x600003cfa140;  1 drivers
v0x6000025fef40_0 .net "valid_in", 0 0, L_0x600003cf9ff0;  alias, 1 drivers
v0x6000025fefd0_0 .net "valid_out", 0 0, L_0x600003cfa370;  alias, 1 drivers
v0x6000025ff060_0 .var "valid_shift", 1 0;
L_0x6000026ea120 .reduce/nor L_0x6000026eaa80;
L_0x6000026ea1c0 .reduce/nor L_0x600003cfa1b0;
L_0x6000026ea260 .concat [ 4 60 0 0], v0x6000025fe760_0, L_0x1400886d0;
L_0x6000026ea300 .cmp/gt 64, L_0x140088718, L_0x6000026ea260;
L_0x6000026ea3a0 .reduce/nor L_0x600003cfa1b0;
L_0x6000026ea440 .reduce/nor v0x6000025c2fd0_0;
S_0x13ce14210 .scope module, "core_adder" "FP_Adder_Wrapper" 5 47, 6 2 0, S_0x13ce153e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "a";
    .port_info 3 /INPUT 32 "b";
    .port_info 4 /OUTPUT 32 "result";
P_0x6000002d7f40 .param/l "STAGES" 0 6 3, +C4<00000000000000000000000000000001>;
v0x6000025fdcb0_0 .net "a", 31 0, v0x6000025fe5b0_0;  1 drivers
v0x6000025fdd40_0 .net "b", 31 0, v0x6000025fe640_0;  1 drivers
v0x6000025fddd0_0 .net "clk", 0 0, v0x6000025c2910_0;  alias, 1 drivers
v0x6000025fde60_0 .net "reset", 0 0, v0x6000025c2fd0_0;  alias, 1 drivers
v0x6000025fdef0_0 .net "result", 31 0, v0x6000025fdc20_0;  alias, 1 drivers
S_0x13ce14380 .scope generate, "gen_1stage" "gen_1stage" 6 13, 6 13 0, S_0x13ce14210;
 .timescale -9 -12;
S_0x13ce13560 .scope module, "adder" "FP_Adder_1Stage" 6 14, 11 2 0, S_0x13ce14380;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "a";
    .port_info 3 /INPUT 32 "b";
    .port_info 4 /OUTPUT 32 "result";
v0x6000025fd8c0_0 .net "a", 31 0, v0x6000025fe5b0_0;  alias, 1 drivers
v0x6000025fd950_0 .var "a_reg", 31 0;
v0x6000025fd9e0_0 .net "b", 31 0, v0x6000025fe640_0;  alias, 1 drivers
v0x6000025fda70_0 .var "b_reg", 31 0;
v0x6000025fdb00_0 .net "clk", 0 0, v0x6000025c2910_0;  alias, 1 drivers
v0x6000025fdb90_0 .net "reset", 0 0, v0x6000025c2fd0_0;  alias, 1 drivers
v0x6000025fdc20_0 .var "result", 31 0;
S_0x13ce136d0 .scope function.vec4.s32, "compute_sum" "compute_sum" 11 26, 11 26 0, S_0x13ce13560;
 .timescale -9 -12;
v0x6000025fce10_0 .var "add_mantissa", 23 0;
; Variable compute_sum is vec4 return value of scope S_0x13ce136d0
v0x6000025fcf30_0 .var "e1", 7 0;
v0x6000025fcfc0_0 .var "e2", 7 0;
v0x6000025fd050_0 .var/s "exp_adjust", 8 0;
v0x6000025fd0e0_0 .var "final_exp", 7 0;
v0x6000025fd170_0 .var "final_mantissa", 22 0;
v0x6000025fd200_0 .var "final_sign", 0 0;
v0x6000025fd290_0 .var "large_mantissa", 22 0;
v0x6000025fd320_0 .var "larger_exp", 7 0;
v0x6000025fd3b0_0 .var "m1", 22 0;
v0x6000025fd440_0 .var "m2", 22 0;
v0x6000025fd4d0_0 .var "norm_mantissa", 23 0;
v0x6000025fd560_0 .var "num1", 31 0;
v0x6000025fd5f0_0 .var "num2", 31 0;
v0x6000025fd680_0 .var "s1", 0 0;
v0x6000025fd710_0 .var "s2", 0 0;
v0x6000025fd7a0_0 .var "shift_amt", 4 0;
v0x6000025fd830_0 .var "small_mantissa", 22 0;
TD_test_dynamic_alu_fixed.alu1.adder.core_adder.gen_1stage.adder.compute_sum ;
    %load/vec4 v0x6000025fd560_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0x6000025fd680_0, 0, 1;
    %load/vec4 v0x6000025fd5f0_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0x6000025fd710_0, 0, 1;
    %load/vec4 v0x6000025fd560_0;
    %parti/s 8, 23, 6;
    %store/vec4 v0x6000025fcf30_0, 0, 8;
    %load/vec4 v0x6000025fd5f0_0;
    %parti/s 8, 23, 6;
    %store/vec4 v0x6000025fcfc0_0, 0, 8;
    %load/vec4 v0x6000025fd560_0;
    %parti/s 23, 0, 2;
    %store/vec4 v0x6000025fd3b0_0, 0, 23;
    %load/vec4 v0x6000025fd5f0_0;
    %parti/s 23, 0, 2;
    %store/vec4 v0x6000025fd440_0, 0, 23;
    %load/vec4 v0x6000025fcfc0_0;
    %load/vec4 v0x6000025fcf30_0;
    %cmp/u;
    %jmp/0xz  T_2.31, 5;
    %load/vec4 v0x6000025fcf30_0;
    %store/vec4 v0x6000025fd320_0, 0, 8;
    %load/vec4 v0x6000025fcf30_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_2.33, 8;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x6000025fd3b0_0;
    %parti/s 22, 1, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_2.34, 8;
T_2.33 ; End of true expr.
    %load/vec4 v0x6000025fd3b0_0;
    %jmp/0 T_2.34, 8;
 ; End of false expr.
    %blend;
T_2.34;
    %store/vec4 v0x6000025fd290_0, 0, 23;
    %load/vec4 v0x6000025fcfc0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_2.35, 8;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x6000025fd440_0;
    %parti/s 22, 1, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_2.36, 8;
T_2.35 ; End of true expr.
    %load/vec4 v0x6000025fd440_0;
    %jmp/0 T_2.36, 8;
 ; End of false expr.
    %blend;
T_2.36;
    %store/vec4 v0x6000025fd830_0, 0, 23;
    %load/vec4 v0x6000025fd830_0;
    %load/vec4 v0x6000025fcf30_0;
    %load/vec4 v0x6000025fcfc0_0;
    %sub;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x6000025fd830_0, 0, 23;
    %jmp T_2.32;
T_2.31 ;
    %load/vec4 v0x6000025fcfc0_0;
    %store/vec4 v0x6000025fd320_0, 0, 8;
    %load/vec4 v0x6000025fcfc0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_2.37, 8;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x6000025fd440_0;
    %parti/s 22, 1, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_2.38, 8;
T_2.37 ; End of true expr.
    %load/vec4 v0x6000025fd440_0;
    %jmp/0 T_2.38, 8;
 ; End of false expr.
    %blend;
T_2.38;
    %store/vec4 v0x6000025fd290_0, 0, 23;
    %load/vec4 v0x6000025fcf30_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_2.39, 8;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x6000025fd3b0_0;
    %parti/s 22, 1, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_2.40, 8;
T_2.39 ; End of true expr.
    %load/vec4 v0x6000025fd3b0_0;
    %jmp/0 T_2.40, 8;
 ; End of false expr.
    %blend;
T_2.40;
    %store/vec4 v0x6000025fd830_0, 0, 23;
    %load/vec4 v0x6000025fd830_0;
    %load/vec4 v0x6000025fcfc0_0;
    %load/vec4 v0x6000025fcf30_0;
    %sub;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x6000025fd830_0, 0, 23;
T_2.32 ;
    %load/vec4 v0x6000025fd680_0;
    %load/vec4 v0x6000025fd710_0;
    %cmp/e;
    %jmp/0xz  T_2.41, 4;
    %load/vec4 v0x6000025fd290_0;
    %pad/u 24;
    %load/vec4 v0x6000025fd830_0;
    %pad/u 24;
    %add;
    %store/vec4 v0x6000025fce10_0, 0, 24;
    %jmp T_2.42;
T_2.41 ;
    %load/vec4 v0x6000025fd290_0;
    %pad/u 24;
    %load/vec4 v0x6000025fd830_0;
    %pad/u 24;
    %sub;
    %store/vec4 v0x6000025fce10_0, 0, 24;
T_2.42 ;
    %load/vec4 v0x6000025fce10_0;
    %parti/s 1, 23, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.43, 8;
    %load/vec4 v0x6000025fce10_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x6000025fd4d0_0, 0, 24;
    %pushi/vec4 1, 0, 9;
    %store/vec4 v0x6000025fd050_0, 0, 9;
    %jmp T_2.44;
T_2.43 ;
    %load/vec4 v0x6000025fce10_0;
    %parti/s 1, 22, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.45, 8;
    %load/vec4 v0x6000025fce10_0;
    %store/vec4 v0x6000025fd4d0_0, 0, 24;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x6000025fd050_0, 0, 9;
    %jmp T_2.46;
T_2.45 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x6000025fd7a0_0, 0, 5;
    %load/vec4 v0x6000025fce10_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_2.47, 4;
T_2.49 ;
    %load/vec4 v0x6000025fce10_0;
    %pushi/vec4 22, 0, 32;
    %load/vec4 v0x6000025fd7a0_0;
    %pad/u 32;
    %sub;
    %part/u 1;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.51, 9;
    %load/vec4 v0x6000025fd7a0_0;
    %pad/u 32;
    %cmpi/u 23, 0, 32;
    %flag_get/vec4 5;
    %and;
T_2.51;
    %flag_set/vec4 8;
    %jmp/0xz T_2.50, 8;
    %load/vec4 v0x6000025fd7a0_0;
    %addi 1, 0, 5;
    %store/vec4 v0x6000025fd7a0_0, 0, 5;
    %jmp T_2.49;
T_2.50 ;
    %load/vec4 v0x6000025fce10_0;
    %ix/getv 4, v0x6000025fd7a0_0;
    %shiftl 4;
    %store/vec4 v0x6000025fd4d0_0, 0, 24;
    %load/vec4 v0x6000025fd7a0_0;
    %pad/u 9;
    %inv;
    %pushi/vec4 1, 0, 9;
    %add;
    %store/vec4 v0x6000025fd050_0, 0, 9;
    %jmp T_2.48;
T_2.47 ;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0x6000025fd4d0_0, 0, 24;
    %load/vec4 v0x6000025fd320_0;
    %pad/u 9;
    %inv;
    %pushi/vec4 1, 0, 9;
    %add;
    %store/vec4 v0x6000025fd050_0, 0, 9;
T_2.48 ;
T_2.46 ;
T_2.44 ;
    %load/vec4 v0x6000025fd320_0;
    %load/vec4 v0x6000025fd050_0;
    %parti/s 8, 0, 2;
    %add;
    %store/vec4 v0x6000025fd0e0_0, 0, 8;
    %load/vec4 v0x6000025fd4d0_0;
    %parti/s 23, 0, 2;
    %store/vec4 v0x6000025fd170_0, 0, 23;
    %load/vec4 v0x6000025fd680_0;
    %load/vec4 v0x6000025fd710_0;
    %cmp/e;
    %jmp/0xz  T_2.52, 4;
    %load/vec4 v0x6000025fd680_0;
    %store/vec4 v0x6000025fd200_0, 0, 1;
    %jmp T_2.53;
T_2.52 ;
    %load/vec4 v0x6000025fcfc0_0;
    %load/vec4 v0x6000025fcf30_0;
    %cmp/u;
    %jmp/0xz  T_2.54, 5;
    %load/vec4 v0x6000025fd680_0;
    %store/vec4 v0x6000025fd200_0, 0, 1;
    %jmp T_2.55;
T_2.54 ;
    %load/vec4 v0x6000025fcf30_0;
    %load/vec4 v0x6000025fcfc0_0;
    %cmp/u;
    %jmp/0xz  T_2.56, 5;
    %load/vec4 v0x6000025fd710_0;
    %store/vec4 v0x6000025fd200_0, 0, 1;
    %jmp T_2.57;
T_2.56 ;
    %load/vec4 v0x6000025fd440_0;
    %load/vec4 v0x6000025fd3b0_0;
    %cmp/u;
    %jmp/0xz  T_2.58, 5;
    %load/vec4 v0x6000025fd680_0;
    %store/vec4 v0x6000025fd200_0, 0, 1;
    %jmp T_2.59;
T_2.58 ;
    %load/vec4 v0x6000025fd710_0;
    %store/vec4 v0x6000025fd200_0, 0, 1;
T_2.59 ;
T_2.57 ;
T_2.55 ;
T_2.53 ;
    %load/vec4 v0x6000025fd200_0;
    %load/vec4 v0x6000025fd0e0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x6000025fd170_0;
    %concat/vec4; draw_concat_vec4
    %ret/vec4 0, 0, 32;  Assign to compute_sum (store_vec4_to_lval)
    %end;
S_0x13ce128b0 .scope module, "multiplier" "FP_Mult_LI_Wrapper" 4 75, 8 2 0, S_0x13ce1a8c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "a";
    .port_info 3 /INPUT 32 "b";
    .port_info 4 /INPUT 1 "valid_in";
    .port_info 5 /OUTPUT 1 "ready_out";
    .port_info 6 /OUTPUT 32 "result";
    .port_info 7 /OUTPUT 1 "exception";
    .port_info 8 /OUTPUT 1 "overflow";
    .port_info 9 /OUTPUT 1 "underflow";
    .port_info 10 /OUTPUT 1 "valid_out";
    .port_info 11 /INPUT 1 "ready_in";
P_0x6000039f8700 .param/l "FIFO_SIZE" 1 8 24, +C4<0000000000000000000000000000000000000000000000000000000000001000>;
P_0x6000039f8740 .param/l "STAGES" 0 8 3, +C4<00000000000000000000000000000100>;
L_0x600003cfa4c0 .functor AND 1, v0x6000025f1560_0, L_0x6000026eabc0, C4<1>, C4<1>;
L_0x600003cfa530 .functor AND 1, v0x6000025f1560_0, L_0x6000026ea620, C4<1>, C4<1>;
L_0x600003cfa5a0 .functor AND 1, L_0x6000026ea800, L_0x6000026ea8a0, C4<1>, C4<1>;
L_0x600003cfa610 .functor AND 1, L_0x600003cfa5a0, L_0x6000026ea940, C4<1>, C4<1>;
L_0x600003cfa680 .functor BUFZ 1, L_0x600003cfa610, C4<0>, C4<0>, C4<0>;
L_0x600003cfa6f0 .functor BUFZ 1, v0x6000025f1560_0, C4<0>, C4<0>, C4<0>;
L_0x600003cfa760 .functor BUFZ 32, v0x6000025ffb10_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1400887a8 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000025f05a0_0 .net *"_ivl_11", 59 0, L_0x1400887a8;  1 drivers
L_0x1400887f0 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v0x6000025f0630_0 .net/2u *"_ivl_12", 63 0, L_0x1400887f0;  1 drivers
v0x6000025f06c0_0 .net *"_ivl_14", 0 0, L_0x6000026ea800;  1 drivers
v0x6000025f0750_0 .net *"_ivl_17", 0 0, L_0x6000026ea8a0;  1 drivers
v0x6000025f07e0_0 .net *"_ivl_19", 0 0, L_0x600003cfa5a0;  1 drivers
v0x6000025f0870_0 .net *"_ivl_21", 0 0, L_0x6000026ea940;  1 drivers
v0x6000025f0900_0 .net *"_ivl_3", 0 0, L_0x6000026ea620;  1 drivers
v0x6000025f0990_0 .net *"_ivl_8", 63 0, L_0x6000026ea760;  1 drivers
v0x6000025f0a20_0 .net "a", 31 0, v0x6000025c2c70_0;  alias, 1 drivers
v0x6000025f0ab0_0 .net "b", 31 0, v0x6000025c2d00_0;  alias, 1 drivers
v0x6000025f0b40_0 .net "clk", 0 0, v0x6000025c2910_0;  alias, 1 drivers
v0x6000025f0bd0_0 .var "core_a", 31 0;
v0x6000025f0c60_0 .var "core_b", 31 0;
v0x6000025f0cf0_0 .net "core_exception", 0 0, v0x6000025ff4e0_0;  1 drivers
v0x6000025f0d80_0 .net "core_overflow", 0 0, v0x6000025ff840_0;  1 drivers
v0x6000025f0e10_0 .net "core_result", 31 0, v0x6000025ffb10_0;  1 drivers
v0x6000025f0ea0_0 .net "core_underflow", 0 0, v0x6000025f0000_0;  1 drivers
v0x6000025f0f30_0 .net "exception", 0 0, v0x6000025f1320_0;  alias, 1 drivers
v0x6000025f0fc0_0 .var "fifo_count", 3 0;
v0x6000025f1050_0 .var "fifo_head", 3 0;
v0x6000025f10e0_0 .var "fifo_tail", 3 0;
v0x6000025f1170_0 .var/i "i", 31 0;
v0x6000025f1200 .array "input_fifo", 7 0, 63 0;
v0x6000025f1290_0 .net "input_ready", 0 0, L_0x600003cfa610;  1 drivers
v0x6000025f1320_0 .var "out_exception", 0 0;
v0x6000025f13b0_0 .var "out_overflow", 0 0;
v0x6000025f1440_0 .var "out_underflow", 0 0;
v0x6000025f14d0_0 .net "output_stalled", 0 0, L_0x600003cfa530;  1 drivers
v0x6000025f1560_0 .var "output_valid_reg", 0 0;
v0x6000025f15f0_0 .net "overflow", 0 0, v0x6000025f13b0_0;  alias, 1 drivers
v0x6000025f1680_0 .net "pipeline_advance", 0 0, L_0x6000026ea6c0;  1 drivers
v0x6000025f1710_0 .net "ready_in", 0 0, L_0x6000026eabc0;  alias, 1 drivers
v0x6000025f17a0_0 .net "ready_out", 0 0, L_0x600003cfa680;  alias, 1 drivers
v0x6000025f1830_0 .net "reset", 0 0, v0x6000025c2fd0_0;  alias, 1 drivers
v0x6000025f18c0_0 .net "result", 31 0, L_0x600003cfa760;  alias, 1 drivers
v0x6000025f1950_0 .net "transaction_complete", 0 0, L_0x600003cfa4c0;  1 drivers
v0x6000025f19e0_0 .net "underflow", 0 0, v0x6000025f1440_0;  alias, 1 drivers
v0x6000025f1a70_0 .net "valid_in", 0 0, L_0x600003cfa060;  alias, 1 drivers
v0x6000025f1b00_0 .net "valid_out", 0 0, L_0x600003cfa6f0;  alias, 1 drivers
v0x6000025f1b90_0 .var "valid_shift", 4 0;
L_0x6000026ea620 .reduce/nor L_0x6000026eabc0;
L_0x6000026ea6c0 .reduce/nor L_0x600003cfa530;
L_0x6000026ea760 .concat [ 4 60 0 0], v0x6000025f0fc0_0, L_0x1400887a8;
L_0x6000026ea800 .cmp/gt 64, L_0x1400887f0, L_0x6000026ea760;
L_0x6000026ea8a0 .reduce/nor L_0x600003cfa530;
L_0x6000026ea940 .reduce/nor v0x6000025c2fd0_0;
S_0x13ce15f60 .scope module, "core_multiplier" "FP_Mult_Wrapper" 8 57, 9 2 0, S_0x13ce128b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "a";
    .port_info 3 /INPUT 32 "b";
    .port_info 4 /OUTPUT 32 "result";
    .port_info 5 /OUTPUT 1 "exception";
    .port_info 6 /OUTPUT 1 "overflow";
    .port_info 7 /OUTPUT 1 "underflow";
P_0x6000002a8080 .param/l "STAGES" 0 9 3, +C4<00000000000000000000000000000100>;
v0x6000025f0120_0 .net "a", 31 0, v0x6000025f0bd0_0;  1 drivers
v0x6000025f01b0_0 .net "b", 31 0, v0x6000025f0c60_0;  1 drivers
v0x6000025f0240_0 .net "clk", 0 0, v0x6000025c2910_0;  alias, 1 drivers
v0x6000025f02d0_0 .net "exception", 0 0, v0x6000025ff4e0_0;  alias, 1 drivers
v0x6000025f0360_0 .net "overflow", 0 0, v0x6000025ff840_0;  alias, 1 drivers
v0x6000025f03f0_0 .net "reset", 0 0, v0x6000025c2fd0_0;  alias, 1 drivers
v0x6000025f0480_0 .net "result", 31 0, v0x6000025ffb10_0;  alias, 1 drivers
v0x6000025f0510_0 .net "underflow", 0 0, v0x6000025f0000_0;  alias, 1 drivers
S_0x13ce160d0 .scope generate, "gen_4stage" "gen_4stage" 9 49, 9 49 0, S_0x13ce15f60;
 .timescale -9 -12;
S_0x13ce19060 .scope module, "multiplier" "FP_Mult_4Stage" 9 50, 12 2 0, S_0x13ce160d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "a";
    .port_info 3 /INPUT 32 "b";
    .port_info 4 /OUTPUT 32 "result";
    .port_info 5 /OUTPUT 1 "exception";
    .port_info 6 /OUTPUT 1 "overflow";
    .port_info 7 /OUTPUT 1 "underflow";
v0x6000025ff0f0_0 .net "a", 31 0, v0x6000025f0bd0_0;  alias, 1 drivers
v0x6000025ff180_0 .net "b", 31 0, v0x6000025f0c60_0;  alias, 1 drivers
v0x6000025ff210_0 .net "clk", 0 0, v0x6000025c2910_0;  alias, 1 drivers
v0x6000025ff2a0_0 .var "exc_s1", 0 0;
v0x6000025ff330_0 .var "exc_s2", 0 0;
v0x6000025ff3c0_0 .var "exc_s3", 0 0;
v0x6000025ff450_0 .var "exc_s4", 0 0;
v0x6000025ff4e0_0 .var "exception", 0 0;
v0x6000025ff570_0 .var "exponent_s3", 8 0;
v0x6000025ff600_0 .var "final_exp_s4", 7 0;
v0x6000025ff690_0 .var "final_mantissa_s4", 22 0;
v0x6000025ff720_0 .var "op_a_s1", 23 0;
v0x6000025ff7b0_0 .var "op_b_s1", 23 0;
v0x6000025ff840_0 .var "overflow", 0 0;
v0x6000025ff8d0_0 .var "ovf_s4", 0 0;
v0x6000025ff960_0 .var "product_norm_s3", 47 0;
v0x6000025ff9f0_0 .var "product_s2", 47 0;
v0x6000025ffa80_0 .net "reset", 0 0, v0x6000025c2fd0_0;  alias, 1 drivers
v0x6000025ffb10_0 .var "result", 31 0;
v0x6000025ffba0_0 .var "round", 0 0;
v0x6000025ffc30_0 .var "sign_s1", 0 0;
v0x6000025ffcc0_0 .var "sign_s2", 0 0;
v0x6000025ffd50_0 .var "sign_s3", 0 0;
v0x6000025ffde0_0 .var "sign_s4", 0 0;
v0x6000025ffe70_0 .var "sum_exp_s1", 8 0;
v0x6000025fff00_0 .var "sum_exp_s2", 8 0;
v0x6000025f0000_0 .var "underflow", 0 0;
v0x6000025f0090_0 .var "unf_s4", 0 0;
S_0x13ce191d0 .scope module, "alu2" "Dynamic_ALU" 3 60, 4 2 0, S_0x13ce63120;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "operand_a";
    .port_info 3 /INPUT 32 "operand_b";
    .port_info 4 /INPUT 2 "operation";
    .port_info 5 /INPUT 1 "valid_in";
    .port_info 6 /OUTPUT 1 "ready_out";
    .port_info 7 /OUTPUT 32 "result";
    .port_info 8 /OUTPUT 1 "exception";
    .port_info 9 /OUTPUT 1 "overflow";
    .port_info 10 /OUTPUT 1 "underflow";
    .port_info 11 /OUTPUT 1 "valid_out";
    .port_info 12 /INPUT 1 "ready_in";
P_0x13ce0b510 .param/l "ADDER_STAGES" 0 4 3, +C4<00000000000000000000000000000100>;
P_0x13ce0b550 .param/l "MULT_STAGES" 0 4 4, +C4<00000000000000000000000000000010>;
P_0x13ce0b590 .param/l "OP_ADD" 1 4 26, C4<00>;
P_0x13ce0b5d0 .param/l "OP_MUL" 1 4 28, C4<10>;
P_0x13ce0b610 .param/l "OP_SUB" 1 4 27, C4<01>;
L_0x600003cfa990 .functor NOT 1, L_0x6000026eada0, C4<0>, C4<0>, C4<0>;
L_0x600003cfaa00 .functor OR 1, L_0x6000026eb0c0, L_0x6000026eb160, C4<0>, C4<0>;
L_0x600003cfaa70 .functor AND 1, v0x6000025c3450_0, L_0x600003cfaa00, C4<1>, C4<1>;
L_0x600003cfaae0 .functor AND 1, v0x6000025c3450_0, L_0x6000026eb200, C4<1>, C4<1>;
L_0x600003cfab50 .functor OR 1, L_0x6000026eb2a0, L_0x6000026eb340, C4<0>, C4<0>;
L_0x600003cfaed0 .functor AND 1, L_0x6000026ec000, L_0x600003cfb170, C4<1>, C4<1>;
L_0x600003cfb3a0 .functor OR 1, L_0x600003cfadf0, L_0x600003cfb170, C4<0>, C4<0>;
v0x6000025c8cf0_0 .net *"_ivl_1", 0 0, L_0x6000026eada0;  1 drivers
v0x6000025c8d80_0 .net *"_ivl_10", 0 0, L_0x6000026eb0c0;  1 drivers
L_0x140088a78 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x6000025c8e10_0 .net/2u *"_ivl_12", 1 0, L_0x140088a78;  1 drivers
v0x6000025c8ea0_0 .net *"_ivl_14", 0 0, L_0x6000026eb160;  1 drivers
v0x6000025c8f30_0 .net *"_ivl_17", 0 0, L_0x600003cfaa00;  1 drivers
v0x6000025c8fc0_0 .net *"_ivl_2", 0 0, L_0x600003cfa990;  1 drivers
L_0x140088ac0 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x6000025c9050_0 .net/2u *"_ivl_20", 1 0, L_0x140088ac0;  1 drivers
v0x6000025c90e0_0 .net *"_ivl_22", 0 0, L_0x6000026eb200;  1 drivers
L_0x140088b08 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000025c9170_0 .net/2u *"_ivl_26", 1 0, L_0x140088b08;  1 drivers
v0x6000025c9200_0 .net *"_ivl_28", 0 0, L_0x6000026eb2a0;  1 drivers
L_0x140088b50 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x6000025c9290_0 .net/2u *"_ivl_30", 1 0, L_0x140088b50;  1 drivers
v0x6000025c9320_0 .net *"_ivl_32", 0 0, L_0x6000026eb340;  1 drivers
v0x6000025c93b0_0 .net *"_ivl_35", 0 0, L_0x600003cfab50;  1 drivers
L_0x140088b98 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x6000025c9440_0 .net/2u *"_ivl_36", 1 0, L_0x140088b98;  1 drivers
v0x6000025c94d0_0 .net *"_ivl_38", 0 0, L_0x6000026eb3e0;  1 drivers
v0x6000025c9560_0 .net *"_ivl_40", 0 0, L_0x6000026eb480;  1 drivers
L_0x140088c70 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x6000025c95f0_0 .net/2u *"_ivl_44", 1 0, L_0x140088c70;  1 drivers
v0x6000025c9680_0 .net *"_ivl_46", 0 0, L_0x6000026eb980;  1 drivers
v0x6000025c9710_0 .net *"_ivl_5", 30 0, L_0x6000026eaf80;  1 drivers
L_0x140088d48 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000025c97a0_0 .net/2u *"_ivl_50", 1 0, L_0x140088d48;  1 drivers
L_0x140088d90 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x6000025c9830_0 .net/2u *"_ivl_52", 1 0, L_0x140088d90;  1 drivers
L_0x140088dd8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000025c98c0_0 .net/2u *"_ivl_56", 0 0, L_0x140088dd8;  1 drivers
v0x6000025c9950_0 .net *"_ivl_61", 0 0, L_0x6000026ec000;  1 drivers
v0x6000025c99e0_0 .net *"_ivl_63", 0 0, L_0x600003cfaed0;  1 drivers
L_0x140088e20 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000025c9a70_0 .net/2u *"_ivl_64", 0 0, L_0x140088e20;  1 drivers
L_0x140088e68 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000025c9b00_0 .net/2u *"_ivl_72", 0 0, L_0x140088e68;  1 drivers
L_0x140088eb0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000025c9b90_0 .net/2u *"_ivl_76", 0 0, L_0x140088eb0;  1 drivers
L_0x140088a30 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000025c9c20_0 .net/2u *"_ivl_8", 1 0, L_0x140088a30;  1 drivers
L_0x140088ef8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000025c9cb0_0 .net/2u *"_ivl_80", 0 0, L_0x140088ef8;  1 drivers
v0x6000025c9d40_0 .net "add_ready_in", 0 0, L_0x6000026ebf20;  1 drivers
v0x6000025c9dd0_0 .net "add_ready_out", 0 0, L_0x600003cfad80;  1 drivers
v0x6000025c9e60_0 .net "add_result", 31 0, L_0x600003cfae60;  1 drivers
v0x6000025c9ef0_0 .net "add_valid_in", 0 0, L_0x600003cfaa70;  1 drivers
v0x6000025c9f80_0 .net "add_valid_out", 0 0, L_0x600003cfadf0;  1 drivers
v0x6000025ca010_0 .net "clk", 0 0, v0x6000025c2910_0;  alias, 1 drivers
v0x6000025ca0a0_0 .net "exception", 0 0, L_0x6000026ec1e0;  alias, 1 drivers
v0x6000025ca130_0 .net "mult_exception", 0 0, v0x6000025c83f0_0;  1 drivers
v0x6000025ca1c0_0 .net "mult_overflow", 0 0, v0x6000025c8480_0;  1 drivers
v0x6000025ca250_0 .net "mult_ready_in", 0 0, L_0x6000026ec0a0;  1 drivers
v0x6000025ca2e0_0 .net "mult_ready_out", 0 0, L_0x600003cfb100;  1 drivers
v0x6000025ca370_0 .net "mult_result", 31 0, L_0x600003cfb1e0;  1 drivers
v0x6000025ca400_0 .net "mult_underflow", 0 0, v0x6000025c8510_0;  1 drivers
v0x6000025ca490_0 .net "mult_valid_in", 0 0, L_0x600003cfaae0;  1 drivers
v0x6000025ca520_0 .net "mult_valid_out", 0 0, L_0x600003cfb170;  1 drivers
v0x6000025ca5b0_0 .net "operand_a", 31 0, v0x6000025c2c70_0;  alias, 1 drivers
v0x6000025ca640_0 .net "operand_b", 31 0, v0x6000025c2d00_0;  alias, 1 drivers
v0x6000025ca6d0_0 .net "operation", 1 0, v0x6000025c2d90_0;  alias, 1 drivers
v0x6000025ca760_0 .net "output_select", 1 0, L_0x6000026ebe80;  1 drivers
v0x6000025ca7f0_0 .net "overflow", 0 0, L_0x6000026ec320;  alias, 1 drivers
v0x6000025c2eb0_2 .array/port v0x6000025c2eb0, 2;
v0x6000025ca880_0 .net "ready_in", 0 0, v0x6000025c2eb0_2;  1 drivers
v0x6000025ca910_0 .net "ready_out", 0 0, L_0x6000026eb520;  alias, 1 drivers
v0x6000025ca9a0_0 .net "reset", 0 0, v0x6000025c2fd0_0;  alias, 1 drivers
v0x6000025caa30_0 .net "result", 31 0, L_0x6000026ec140;  alias, 1 drivers
v0x6000025caac0_0 .net "sub_operand_b", 31 0, L_0x6000026eb020;  1 drivers
v0x6000025cab50_0 .net "underflow", 0 0, L_0x6000026ec3c0;  alias, 1 drivers
v0x6000025cabe0_0 .net "valid_in", 0 0, v0x6000025c3450_0;  alias, 1 drivers
v0x6000025cac70_0 .net "valid_out", 0 0, L_0x600003cfb3a0;  alias, 1 drivers
L_0x6000026eada0 .part v0x6000025c2d00_0, 31, 1;
L_0x6000026eaf80 .part v0x6000025c2d00_0, 0, 31;
L_0x6000026eb020 .concat [ 31 1 0 0], L_0x6000026eaf80, L_0x600003cfa990;
L_0x6000026eb0c0 .cmp/eq 2, v0x6000025c2d90_0, L_0x140088a30;
L_0x6000026eb160 .cmp/eq 2, v0x6000025c2d90_0, L_0x140088a78;
L_0x6000026eb200 .cmp/eq 2, v0x6000025c2d90_0, L_0x140088ac0;
L_0x6000026eb2a0 .cmp/eq 2, v0x6000025c2d90_0, L_0x140088b08;
L_0x6000026eb340 .cmp/eq 2, v0x6000025c2d90_0, L_0x140088b50;
L_0x6000026eb3e0 .cmp/eq 2, v0x6000025c2d90_0, L_0x140088b98;
L_0x6000026eb480 .functor MUXZ 1, L_0x600003cfad80, L_0x600003cfb100, L_0x6000026eb3e0, C4<>;
L_0x6000026eb520 .functor MUXZ 1, L_0x6000026eb480, L_0x600003cfad80, L_0x600003cfab50, C4<>;
L_0x6000026eb980 .cmp/eq 2, v0x6000025c2d90_0, L_0x140088c70;
L_0x6000026eba20 .functor MUXZ 32, v0x6000025c2d00_0, L_0x6000026eb020, L_0x6000026eb980, C4<>;
L_0x6000026ebe80 .functor MUXZ 2, L_0x140088d90, L_0x140088d48, L_0x600003cfadf0, C4<>;
L_0x6000026ebf20 .functor MUXZ 1, L_0x140088dd8, v0x6000025c2eb0_2, L_0x600003cfadf0, C4<>;
L_0x6000026ec000 .reduce/nor L_0x600003cfadf0;
L_0x6000026ec0a0 .functor MUXZ 1, L_0x140088e20, v0x6000025c2eb0_2, L_0x600003cfaed0, C4<>;
L_0x6000026ec140 .functor MUXZ 32, L_0x600003cfb1e0, L_0x600003cfae60, L_0x600003cfadf0, C4<>;
L_0x6000026ec1e0 .functor MUXZ 1, v0x6000025c83f0_0, L_0x140088e68, L_0x600003cfadf0, C4<>;
L_0x6000026ec320 .functor MUXZ 1, v0x6000025c8480_0, L_0x140088eb0, L_0x600003cfadf0, C4<>;
L_0x6000026ec3c0 .functor MUXZ 1, v0x6000025c8510_0, L_0x140088ef8, L_0x600003cfadf0, C4<>;
S_0x13ce66540 .scope module, "adder" "FP_Adder_LI_Wrapper" 4 62, 5 2 0, S_0x13ce191d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "a";
    .port_info 3 /INPUT 32 "b";
    .port_info 4 /INPUT 1 "valid_in";
    .port_info 5 /OUTPUT 1 "ready_out";
    .port_info 6 /OUTPUT 32 "result";
    .port_info 7 /OUTPUT 1 "valid_out";
    .port_info 8 /INPUT 1 "ready_in";
P_0x6000039f8680 .param/l "FIFO_SIZE" 1 5 21, +C4<0000000000000000000000000000000000000000000000000000000000001000>;
P_0x6000039f86c0 .param/l "STAGES" 0 5 3, +C4<00000000000000000000000000000100>;
L_0x600003cfabc0 .functor AND 1, v0x6000025f5a70_0, L_0x6000026ebf20, C4<1>, C4<1>;
L_0x600003cfac30 .functor AND 1, v0x6000025f5a70_0, L_0x6000026eb5c0, C4<1>, C4<1>;
L_0x600003cfaca0 .functor AND 1, L_0x6000026eb7a0, L_0x6000026eb840, C4<1>, C4<1>;
L_0x600003cfad10 .functor AND 1, L_0x600003cfaca0, L_0x6000026eb8e0, C4<1>, C4<1>;
L_0x600003cfad80 .functor BUFZ 1, L_0x600003cfad10, C4<0>, C4<0>, C4<0>;
L_0x600003cfadf0 .functor BUFZ 1, v0x6000025f5a70_0, C4<0>, C4<0>, C4<0>;
L_0x600003cfae60 .functor BUFZ 32, v0x6000025f47e0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x140088be0 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000025f4ea0_0 .net *"_ivl_11", 59 0, L_0x140088be0;  1 drivers
L_0x140088c28 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v0x6000025f4f30_0 .net/2u *"_ivl_12", 63 0, L_0x140088c28;  1 drivers
v0x6000025f4fc0_0 .net *"_ivl_14", 0 0, L_0x6000026eb7a0;  1 drivers
v0x6000025f5050_0 .net *"_ivl_17", 0 0, L_0x6000026eb840;  1 drivers
v0x6000025f50e0_0 .net *"_ivl_19", 0 0, L_0x600003cfaca0;  1 drivers
v0x6000025f5170_0 .net *"_ivl_21", 0 0, L_0x6000026eb8e0;  1 drivers
v0x6000025f5200_0 .net *"_ivl_3", 0 0, L_0x6000026eb5c0;  1 drivers
v0x6000025f5290_0 .net *"_ivl_8", 63 0, L_0x6000026eb700;  1 drivers
v0x6000025f5320_0 .net "a", 31 0, v0x6000025c2c70_0;  alias, 1 drivers
v0x6000025f53b0_0 .net "b", 31 0, L_0x6000026eba20;  1 drivers
v0x6000025f5440_0 .net "clk", 0 0, v0x6000025c2910_0;  alias, 1 drivers
v0x6000025f54d0_0 .var "core_a", 31 0;
v0x6000025f5560_0 .var "core_b", 31 0;
v0x6000025f55f0_0 .net "core_result", 31 0, v0x6000025f47e0_0;  1 drivers
v0x6000025f5680_0 .var "fifo_count", 3 0;
v0x6000025f5710_0 .var "fifo_head", 3 0;
v0x6000025f57a0_0 .var "fifo_tail", 3 0;
v0x6000025f5830_0 .var/i "i", 31 0;
v0x6000025f58c0 .array "input_fifo", 7 0, 63 0;
v0x6000025f5950_0 .net "input_ready", 0 0, L_0x600003cfad10;  1 drivers
v0x6000025f59e0_0 .net "output_stalled", 0 0, L_0x600003cfac30;  1 drivers
v0x6000025f5a70_0 .var "output_valid_reg", 0 0;
v0x6000025f5b00_0 .net "pipeline_advance", 0 0, L_0x6000026eb660;  1 drivers
v0x6000025f5b90_0 .net "ready_in", 0 0, L_0x6000026ebf20;  alias, 1 drivers
v0x6000025f5c20_0 .net "ready_out", 0 0, L_0x600003cfad80;  alias, 1 drivers
v0x6000025f5cb0_0 .net "reset", 0 0, v0x6000025c2fd0_0;  alias, 1 drivers
v0x6000025f5d40_0 .net "result", 31 0, L_0x600003cfae60;  alias, 1 drivers
v0x6000025f5dd0_0 .net "transaction_complete", 0 0, L_0x600003cfabc0;  1 drivers
v0x6000025f5e60_0 .net "valid_in", 0 0, L_0x600003cfaa70;  alias, 1 drivers
v0x6000025f5ef0_0 .net "valid_out", 0 0, L_0x600003cfadf0;  alias, 1 drivers
v0x6000025f5f80_0 .var "valid_shift", 4 0;
L_0x6000026eb5c0 .reduce/nor L_0x6000026ebf20;
L_0x6000026eb660 .reduce/nor L_0x600003cfac30;
L_0x6000026eb700 .concat [ 4 60 0 0], v0x6000025f5680_0, L_0x140088be0;
L_0x6000026eb7a0 .cmp/gt 64, L_0x140088c28, L_0x6000026eb700;
L_0x6000026eb840 .reduce/nor L_0x600003cfac30;
L_0x6000026eb8e0 .reduce/nor v0x6000025c2fd0_0;
S_0x13ce666b0 .scope module, "core_adder" "FP_Adder_Wrapper" 5 47, 6 2 0, S_0x13ce66540;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "a";
    .port_info 3 /INPUT 32 "b";
    .port_info 4 /OUTPUT 32 "result";
P_0x6000002a8580 .param/l "STAGES" 0 6 3, +C4<00000000000000000000000000000100>;
v0x6000025f4bd0_0 .net "a", 31 0, v0x6000025f54d0_0;  1 drivers
v0x6000025f4c60_0 .net "b", 31 0, v0x6000025f5560_0;  1 drivers
v0x6000025f4cf0_0 .net "clk", 0 0, v0x6000025c2910_0;  alias, 1 drivers
v0x6000025f4d80_0 .net "reset", 0 0, v0x6000025c2fd0_0;  alias, 1 drivers
v0x6000025f4e10_0 .net "result", 31 0, v0x6000025f47e0_0;  alias, 1 drivers
S_0x13ce60230 .scope generate, "gen_4stage" "gen_4stage" 6 37, 6 37 0, S_0x13ce666b0;
 .timescale -9 -12;
S_0x13ce603a0 .scope module, "adder" "FP_Adder_4Stage" 6 38, 13 2 0, S_0x13ce60230;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "a";
    .port_info 3 /INPUT 32 "b";
    .port_info 4 /OUTPUT 32 "result";
v0x6000025f3cc0_0 .net "a", 31 0, v0x6000025f54d0_0;  alias, 1 drivers
v0x6000025f3d50_0 .var "add_mantissa_s2", 23 0;
v0x6000025f3de0_0 .net "b", 31 0, v0x6000025f5560_0;  alias, 1 drivers
v0x6000025f3e70_0 .net "clk", 0 0, v0x6000025c2910_0;  alias, 1 drivers
v0x6000025f3f00_0 .var "e1_s1", 7 0;
v0x6000025f4000_0 .var "e1_s2", 7 0;
v0x6000025f4090_0 .var "e2_s1", 7 0;
v0x6000025f4120_0 .var "e2_s2", 7 0;
v0x6000025f41b0_0 .var "final_exp_s3", 7 0;
v0x6000025f4240_0 .var "final_sign_s3", 0 0;
v0x6000025f42d0_0 .var "large_mantissa_s1", 22 0;
v0x6000025f4360_0 .var "larger_exp_s1", 7 0;
v0x6000025f43f0_0 .var "larger_exp_s2", 7 0;
v0x6000025f4480_0 .var "m1_s1", 22 0;
v0x6000025f4510_0 .var "m1_s2", 22 0;
v0x6000025f45a0_0 .var "m2_s1", 22 0;
v0x6000025f4630_0 .var "m2_s2", 22 0;
v0x6000025f46c0_0 .var "norm_mantissa_s3", 23 0;
v0x6000025f4750_0 .net "reset", 0 0, v0x6000025c2fd0_0;  alias, 1 drivers
v0x6000025f47e0_0 .var "result", 31 0;
v0x6000025f4870_0 .var "result_s4", 31 0;
v0x6000025f4900_0 .var "s1_s1", 0 0;
v0x6000025f4990_0 .var "s1_s2", 0 0;
v0x6000025f4a20_0 .var "s2_s1", 0 0;
v0x6000025f4ab0_0 .var "s2_s2", 0 0;
v0x6000025f4b40_0 .var "small_mantissa_s1", 22 0;
S_0x13ce59f20 .scope begin, "$unm_blk_94" "$unm_blk_94" 13 77, 13 77 0, S_0x13ce603a0;
 .timescale -9 -12;
v0x6000025f3c30_0 .var "shift_amt", 4 0;
S_0x13ce5a090 .scope module, "multiplier" "FP_Mult_LI_Wrapper" 4 75, 8 2 0, S_0x13ce191d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "a";
    .port_info 3 /INPUT 32 "b";
    .port_info 4 /INPUT 1 "valid_in";
    .port_info 5 /OUTPUT 1 "ready_out";
    .port_info 6 /OUTPUT 32 "result";
    .port_info 7 /OUTPUT 1 "exception";
    .port_info 8 /OUTPUT 1 "overflow";
    .port_info 9 /OUTPUT 1 "underflow";
    .port_info 10 /OUTPUT 1 "valid_out";
    .port_info 11 /INPUT 1 "ready_in";
P_0x6000039f8a80 .param/l "FIFO_SIZE" 1 8 24, +C4<0000000000000000000000000000000000000000000000000000000000000100>;
P_0x6000039f8ac0 .param/l "STAGES" 0 8 3, +C4<00000000000000000000000000000010>;
L_0x600003cfaf40 .functor AND 1, v0x6000025c8630_0, L_0x6000026ec0a0, C4<1>, C4<1>;
L_0x600003cfafb0 .functor AND 1, v0x6000025c8630_0, L_0x6000026ebac0, C4<1>, C4<1>;
L_0x600003cfb020 .functor AND 1, L_0x6000026ebca0, L_0x6000026ebd40, C4<1>, C4<1>;
L_0x600003cfb090 .functor AND 1, L_0x600003cfb020, L_0x6000026ebde0, C4<1>, C4<1>;
L_0x600003cfb100 .functor BUFZ 1, L_0x600003cfb090, C4<0>, C4<0>, C4<0>;
L_0x600003cfb170 .functor BUFZ 1, v0x6000025c8630_0, C4<0>, C4<0>, C4<0>;
L_0x600003cfb1e0 .functor BUFZ 32, v0x6000025f6e20_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x140088cb8 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000025f7600_0 .net *"_ivl_11", 59 0, L_0x140088cb8;  1 drivers
L_0x140088d00 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x6000025f7690_0 .net/2u *"_ivl_12", 63 0, L_0x140088d00;  1 drivers
v0x6000025f7720_0 .net *"_ivl_14", 0 0, L_0x6000026ebca0;  1 drivers
v0x6000025f77b0_0 .net *"_ivl_17", 0 0, L_0x6000026ebd40;  1 drivers
v0x6000025f7840_0 .net *"_ivl_19", 0 0, L_0x600003cfb020;  1 drivers
v0x6000025f78d0_0 .net *"_ivl_21", 0 0, L_0x6000026ebde0;  1 drivers
v0x6000025f7960_0 .net *"_ivl_3", 0 0, L_0x6000026ebac0;  1 drivers
v0x6000025f79f0_0 .net *"_ivl_8", 63 0, L_0x6000026ebc00;  1 drivers
v0x6000025f7a80_0 .net "a", 31 0, v0x6000025c2c70_0;  alias, 1 drivers
v0x6000025f7b10_0 .net "b", 31 0, v0x6000025c2d00_0;  alias, 1 drivers
v0x6000025f7ba0_0 .net "clk", 0 0, v0x6000025c2910_0;  alias, 1 drivers
v0x6000025f7c30_0 .var "core_a", 31 0;
v0x6000025f7cc0_0 .var "core_b", 31 0;
v0x6000025f7d50_0 .net "core_exception", 0 0, v0x6000025f6ac0_0;  1 drivers
v0x6000025f7de0_0 .net "core_overflow", 0 0, v0x6000025f6c70_0;  1 drivers
v0x6000025f7e70_0 .net "core_result", 31 0, v0x6000025f6e20_0;  1 drivers
v0x6000025f7f00_0 .net "core_underflow", 0 0, v0x6000025f70f0_0;  1 drivers
v0x6000025c8000_0 .net "exception", 0 0, v0x6000025c83f0_0;  alias, 1 drivers
v0x6000025c8090_0 .var "fifo_count", 3 0;
v0x6000025c8120_0 .var "fifo_head", 3 0;
v0x6000025c81b0_0 .var "fifo_tail", 3 0;
v0x6000025c8240_0 .var/i "i", 31 0;
v0x6000025c82d0 .array "input_fifo", 3 0, 63 0;
v0x6000025c8360_0 .net "input_ready", 0 0, L_0x600003cfb090;  1 drivers
v0x6000025c83f0_0 .var "out_exception", 0 0;
v0x6000025c8480_0 .var "out_overflow", 0 0;
v0x6000025c8510_0 .var "out_underflow", 0 0;
v0x6000025c85a0_0 .net "output_stalled", 0 0, L_0x600003cfafb0;  1 drivers
v0x6000025c8630_0 .var "output_valid_reg", 0 0;
v0x6000025c86c0_0 .net "overflow", 0 0, v0x6000025c8480_0;  alias, 1 drivers
v0x6000025c8750_0 .net "pipeline_advance", 0 0, L_0x6000026ebb60;  1 drivers
v0x6000025c87e0_0 .net "ready_in", 0 0, L_0x6000026ec0a0;  alias, 1 drivers
v0x6000025c8870_0 .net "ready_out", 0 0, L_0x600003cfb100;  alias, 1 drivers
v0x6000025c8900_0 .net "reset", 0 0, v0x6000025c2fd0_0;  alias, 1 drivers
v0x6000025c8990_0 .net "result", 31 0, L_0x600003cfb1e0;  alias, 1 drivers
v0x6000025c8a20_0 .net "transaction_complete", 0 0, L_0x600003cfaf40;  1 drivers
v0x6000025c8ab0_0 .net "underflow", 0 0, v0x6000025c8510_0;  alias, 1 drivers
v0x6000025c8b40_0 .net "valid_in", 0 0, L_0x600003cfaae0;  alias, 1 drivers
v0x6000025c8bd0_0 .net "valid_out", 0 0, L_0x600003cfb170;  alias, 1 drivers
v0x6000025c8c60_0 .var "valid_shift", 2 0;
L_0x6000026ebac0 .reduce/nor L_0x6000026ec0a0;
L_0x6000026ebb60 .reduce/nor L_0x600003cfafb0;
L_0x6000026ebc00 .concat [ 4 60 0 0], v0x6000025c8090_0, L_0x140088cb8;
L_0x6000026ebca0 .cmp/gt 64, L_0x140088d00, L_0x6000026ebc00;
L_0x6000026ebd40 .reduce/nor L_0x600003cfafb0;
L_0x6000026ebde0 .reduce/nor v0x6000025c2fd0_0;
S_0x13ce68b40 .scope module, "core_multiplier" "FP_Mult_Wrapper" 8 57, 9 2 0, S_0x13ce5a090;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "a";
    .port_info 3 /INPUT 32 "b";
    .port_info 4 /OUTPUT 32 "result";
    .port_info 5 /OUTPUT 1 "exception";
    .port_info 6 /OUTPUT 1 "overflow";
    .port_info 7 /OUTPUT 1 "underflow";
P_0x6000002a87c0 .param/l "STAGES" 0 9 3, +C4<00000000000000000000000000000010>;
v0x6000025f7180_0 .net "a", 31 0, v0x6000025f7c30_0;  1 drivers
v0x6000025f7210_0 .net "b", 31 0, v0x6000025f7cc0_0;  1 drivers
v0x6000025f72a0_0 .net "clk", 0 0, v0x6000025c2910_0;  alias, 1 drivers
v0x6000025f7330_0 .net "exception", 0 0, v0x6000025f6ac0_0;  alias, 1 drivers
v0x6000025f73c0_0 .net "overflow", 0 0, v0x6000025f6c70_0;  alias, 1 drivers
v0x6000025f7450_0 .net "reset", 0 0, v0x6000025c2fd0_0;  alias, 1 drivers
v0x6000025f74e0_0 .net "result", 31 0, v0x6000025f6e20_0;  alias, 1 drivers
v0x6000025f7570_0 .net "underflow", 0 0, v0x6000025f70f0_0;  alias, 1 drivers
S_0x13ce546e0 .scope generate, "gen_2stage" "gen_2stage" 9 27, 9 27 0, S_0x13ce68b40;
 .timescale -9 -12;
S_0x13ce54850 .scope module, "multiplier" "FP_Mult_2Stage" 9 28, 14 2 0, S_0x13ce546e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "a";
    .port_info 3 /INPUT 32 "b";
    .port_info 4 /OUTPUT 32 "result";
    .port_info 5 /OUTPUT 1 "exception";
    .port_info 6 /OUTPUT 1 "overflow";
    .port_info 7 /OUTPUT 1 "underflow";
v0x6000025f67f0_0 .net "a", 31 0, v0x6000025f7c30_0;  alias, 1 drivers
v0x6000025f6880_0 .net "b", 31 0, v0x6000025f7cc0_0;  alias, 1 drivers
v0x6000025f6910_0 .net "clk", 0 0, v0x6000025c2910_0;  alias, 1 drivers
v0x6000025f69a0_0 .var "exc_s1", 0 0;
v0x6000025f6a30_0 .var "exc_s2", 0 0;
v0x6000025f6ac0_0 .var "exception", 0 0;
v0x6000025f6b50_0 .var "op_a_s1", 23 0;
v0x6000025f6be0_0 .var "op_b_s1", 23 0;
v0x6000025f6c70_0 .var "overflow", 0 0;
v0x6000025f6d00_0 .var "product_s2", 47 0;
v0x6000025f6d90_0 .net "reset", 0 0, v0x6000025c2fd0_0;  alias, 1 drivers
v0x6000025f6e20_0 .var "result", 31 0;
v0x6000025f6eb0_0 .var "sign_s1", 0 0;
v0x6000025f6f40_0 .var "sign_s2", 0 0;
v0x6000025f6fd0_0 .var "sum_exp_s1", 8 0;
v0x6000025f7060_0 .var "sum_exp_s2", 8 0;
v0x6000025f70f0_0 .var "underflow", 0 0;
S_0x13ce549c0 .scope function.vec4.s35, "form_result" "form_result" 14 57, 14 57 0, S_0x13ce54850;
 .timescale -9 -12;
v0x6000025f6010_0 .var "exc", 0 0;
v0x6000025f60a0_0 .var "exp_norm", 8 0;
v0x6000025f6130_0 .var "exponent", 8 0;
; Variable form_result is vec4 return value of scope S_0x13ce549c0
v0x6000025f6250_0 .var "normalised", 0 0;
v0x6000025f62e0_0 .var "ovf", 0 0;
v0x6000025f6370_0 .var "product", 47 0;
v0x6000025f6400_0 .var "product_mantissa", 22 0;
v0x6000025f6490_0 .var "product_normalised", 47 0;
v0x6000025f6520_0 .var "res", 31 0;
v0x6000025f65b0_0 .var "round", 0 0;
v0x6000025f6640_0 .var "sign", 0 0;
v0x6000025f66d0_0 .var "sum_exp", 8 0;
v0x6000025f6760_0 .var "unf", 0 0;
TD_test_dynamic_alu_fixed.alu2.multiplier.core_multiplier.gen_2stage.multiplier.form_result ;
    %load/vec4 v0x6000025f6370_0;
    %parti/s 1, 47, 7;
    %flag_set/vec4 8;
    %jmp/0 T_3.60, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_3.61, 8;
T_3.60 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_3.61, 8;
 ; End of false expr.
    %blend;
T_3.61;
    %store/vec4 v0x6000025f6250_0, 0, 1;
    %load/vec4 v0x6000025f6250_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.62, 8;
    %load/vec4 v0x6000025f6370_0;
    %jmp/1 T_3.63, 8;
T_3.62 ; End of true expr.
    %load/vec4 v0x6000025f6370_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %jmp/0 T_3.63, 8;
 ; End of false expr.
    %blend;
T_3.63;
    %store/vec4 v0x6000025f6490_0, 0, 48;
    %load/vec4 v0x6000025f6490_0;
    %parti/s 23, 0, 2;
    %or/r;
    %store/vec4 v0x6000025f65b0_0, 0, 1;
    %load/vec4 v0x6000025f6490_0;
    %parti/s 23, 24, 6;
    %load/vec4 v0x6000025f6490_0;
    %parti/s 1, 23, 6;
    %pad/u 23;
    %load/vec4 v0x6000025f65b0_0;
    %pad/u 23;
    %and;
    %add;
    %store/vec4 v0x6000025f6400_0, 0, 23;
    %load/vec4 v0x6000025f66d0_0;
    %subi 127, 0, 9;
    %store/vec4 v0x6000025f60a0_0, 0, 9;
    %load/vec4 v0x6000025f60a0_0;
    %load/vec4 v0x6000025f6250_0;
    %pad/u 9;
    %add;
    %store/vec4 v0x6000025f6130_0, 0, 9;
    %load/vec4 v0x6000025f6130_0;
    %parti/s 1, 8, 5;
    %load/vec4 v0x6000025f6010_0;
    %nor/r;
    %and;
    %load/vec4 v0x6000025f6130_0;
    %parti/s 1, 7, 4;
    %nor/r;
    %and;
    %store/vec4 v0x6000025f62e0_0, 0, 1;
    %load/vec4 v0x6000025f6130_0;
    %parti/s 1, 8, 5;
    %load/vec4 v0x6000025f6010_0;
    %nor/r;
    %and;
    %load/vec4 v0x6000025f6130_0;
    %parti/s 1, 7, 4;
    %and;
    %store/vec4 v0x6000025f6760_0, 0, 1;
    %load/vec4 v0x6000025f6010_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.64, 8;
    %load/vec4 v0x6000025f6640_0;
    %concati/vec4 0, 0, 31;
    %jmp/1 T_3.65, 8;
T_3.64 ; End of true expr.
    %load/vec4 v0x6000025f62e0_0;
    %flag_set/vec4 9;
    %jmp/0 T_3.66, 9;
    %load/vec4 v0x6000025f6640_0;
    %concati/vec4 255, 0, 8;
    %concati/vec4 0, 0, 23;
    %jmp/1 T_3.67, 9;
T_3.66 ; End of true expr.
    %load/vec4 v0x6000025f6760_0;
    %flag_set/vec4 10;
    %jmp/0 T_3.68, 10;
    %load/vec4 v0x6000025f6640_0;
    %concati/vec4 0, 0, 31;
    %jmp/1 T_3.69, 10;
T_3.68 ; End of true expr.
    %load/vec4 v0x6000025f6640_0;
    %load/vec4 v0x6000025f6130_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x6000025f6400_0;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_3.69, 10;
 ; End of false expr.
    %blend;
T_3.69;
    %jmp/0 T_3.67, 9;
 ; End of false expr.
    %blend;
T_3.67;
    %jmp/0 T_3.65, 8;
 ; End of false expr.
    %blend;
T_3.65;
    %store/vec4 v0x6000025f6520_0, 0, 32;
    %load/vec4 v0x6000025f6520_0;
    %load/vec4 v0x6000025f6010_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x6000025f62e0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x6000025f6760_0;
    %concat/vec4; draw_concat_vec4
    %ret/vec4 0, 0, 35;  Assign to form_result (store_vec4_to_lval)
    %end;
S_0x13ce67210 .scope module, "alu3" "Dynamic_ALU" 3 66, 4 2 0, S_0x13ce63120;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "operand_a";
    .port_info 3 /INPUT 32 "operand_b";
    .port_info 4 /INPUT 2 "operation";
    .port_info 5 /INPUT 1 "valid_in";
    .port_info 6 /OUTPUT 1 "ready_out";
    .port_info 7 /OUTPUT 32 "result";
    .port_info 8 /OUTPUT 1 "exception";
    .port_info 9 /OUTPUT 1 "overflow";
    .port_info 10 /OUTPUT 1 "underflow";
    .port_info 11 /OUTPUT 1 "valid_out";
    .port_info 12 /INPUT 1 "ready_in";
P_0x13ce67380 .param/l "ADDER_STAGES" 0 4 3, +C4<00000000000000000000000000000010>;
P_0x13ce673c0 .param/l "MULT_STAGES" 0 4 4, +C4<00000000000000000000000000000011>;
P_0x13ce67400 .param/l "OP_ADD" 1 4 26, C4<00>;
P_0x13ce67440 .param/l "OP_MUL" 1 4 28, C4<10>;
P_0x13ce67480 .param/l "OP_SUB" 1 4 27, C4<01>;
L_0x600003cfb410 .functor NOT 1, L_0x6000026ec280, C4<0>, C4<0>, C4<0>;
L_0x600003cfb480 .functor OR 1, L_0x6000026ec5a0, L_0x6000026ec640, C4<0>, C4<0>;
L_0x600003cfb4f0 .functor AND 1, v0x6000025c3450_0, L_0x600003cfb480, C4<1>, C4<1>;
L_0x600003cfb560 .functor AND 1, v0x6000025c3450_0, L_0x6000026ec6e0, C4<1>, C4<1>;
L_0x600003cfb5d0 .functor OR 1, L_0x6000026ec780, L_0x6000026ec820, C4<0>, C4<0>;
L_0x600003cfb950 .functor AND 1, L_0x6000026ed4a0, L_0x600003cfbbf0, C4<1>, C4<1>;
L_0x600003cfbe20 .functor OR 1, L_0x600003cfb870, L_0x600003cfbbf0, C4<0>, C4<0>;
v0x6000025c03f0_0 .net *"_ivl_1", 0 0, L_0x6000026ec280;  1 drivers
v0x6000025c0480_0 .net *"_ivl_10", 0 0, L_0x6000026ec5a0;  1 drivers
L_0x140088f88 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x6000025c0510_0 .net/2u *"_ivl_12", 1 0, L_0x140088f88;  1 drivers
v0x6000025c05a0_0 .net *"_ivl_14", 0 0, L_0x6000026ec640;  1 drivers
v0x6000025c0630_0 .net *"_ivl_17", 0 0, L_0x600003cfb480;  1 drivers
v0x6000025c06c0_0 .net *"_ivl_2", 0 0, L_0x600003cfb410;  1 drivers
L_0x140088fd0 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x6000025c0750_0 .net/2u *"_ivl_20", 1 0, L_0x140088fd0;  1 drivers
v0x6000025c07e0_0 .net *"_ivl_22", 0 0, L_0x6000026ec6e0;  1 drivers
L_0x140089018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000025c0870_0 .net/2u *"_ivl_26", 1 0, L_0x140089018;  1 drivers
v0x6000025c0900_0 .net *"_ivl_28", 0 0, L_0x6000026ec780;  1 drivers
L_0x140089060 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x6000025c0990_0 .net/2u *"_ivl_30", 1 0, L_0x140089060;  1 drivers
v0x6000025c0a20_0 .net *"_ivl_32", 0 0, L_0x6000026ec820;  1 drivers
v0x6000025c0ab0_0 .net *"_ivl_35", 0 0, L_0x600003cfb5d0;  1 drivers
L_0x1400890a8 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x6000025c0b40_0 .net/2u *"_ivl_36", 1 0, L_0x1400890a8;  1 drivers
v0x6000025c0bd0_0 .net *"_ivl_38", 0 0, L_0x6000026ec8c0;  1 drivers
v0x6000025c0c60_0 .net *"_ivl_40", 0 0, L_0x6000026ec960;  1 drivers
L_0x140089180 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x6000025c0cf0_0 .net/2u *"_ivl_44", 1 0, L_0x140089180;  1 drivers
v0x6000025c0d80_0 .net *"_ivl_46", 0 0, L_0x6000026ece60;  1 drivers
v0x6000025c0e10_0 .net *"_ivl_5", 30 0, L_0x6000026ec460;  1 drivers
L_0x140089258 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000025c0ea0_0 .net/2u *"_ivl_50", 1 0, L_0x140089258;  1 drivers
L_0x1400892a0 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x6000025c0f30_0 .net/2u *"_ivl_52", 1 0, L_0x1400892a0;  1 drivers
L_0x1400892e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000025c0fc0_0 .net/2u *"_ivl_56", 0 0, L_0x1400892e8;  1 drivers
v0x6000025c1050_0 .net *"_ivl_61", 0 0, L_0x6000026ed4a0;  1 drivers
v0x6000025c10e0_0 .net *"_ivl_63", 0 0, L_0x600003cfb950;  1 drivers
L_0x140089330 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000025c1170_0 .net/2u *"_ivl_64", 0 0, L_0x140089330;  1 drivers
L_0x140089378 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000025c1200_0 .net/2u *"_ivl_72", 0 0, L_0x140089378;  1 drivers
L_0x1400893c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000025c1290_0 .net/2u *"_ivl_76", 0 0, L_0x1400893c0;  1 drivers
L_0x140088f40 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000025c1320_0 .net/2u *"_ivl_8", 1 0, L_0x140088f40;  1 drivers
L_0x140089408 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000025c13b0_0 .net/2u *"_ivl_80", 0 0, L_0x140089408;  1 drivers
v0x6000025c1440_0 .net "add_ready_in", 0 0, L_0x6000026ed400;  1 drivers
v0x6000025c14d0_0 .net "add_ready_out", 0 0, L_0x600003cfb800;  1 drivers
v0x6000025c1560_0 .net "add_result", 31 0, L_0x600003cfb8e0;  1 drivers
v0x6000025c15f0_0 .net "add_valid_in", 0 0, L_0x600003cfb4f0;  1 drivers
v0x6000025c1680_0 .net "add_valid_out", 0 0, L_0x600003cfb870;  1 drivers
v0x6000025c1710_0 .net "clk", 0 0, v0x6000025c2910_0;  alias, 1 drivers
v0x6000025c17a0_0 .net "exception", 0 0, L_0x6000026ed680;  alias, 1 drivers
v0x6000025c1830_0 .net "mult_exception", 0 0, v0x6000025cfa80_0;  1 drivers
v0x6000025c18c0_0 .net "mult_overflow", 0 0, v0x6000025cfb10_0;  1 drivers
v0x6000025c1950_0 .net "mult_ready_in", 0 0, L_0x6000026ed540;  1 drivers
v0x6000025c19e0_0 .net "mult_ready_out", 0 0, L_0x600003cfbb80;  1 drivers
v0x6000025c1a70_0 .net "mult_result", 31 0, L_0x600003cfbc60;  1 drivers
v0x6000025c1b00_0 .net "mult_underflow", 0 0, v0x6000025cfba0_0;  1 drivers
v0x6000025c1b90_0 .net "mult_valid_in", 0 0, L_0x600003cfb560;  1 drivers
v0x6000025c1c20_0 .net "mult_valid_out", 0 0, L_0x600003cfbbf0;  1 drivers
v0x6000025c1cb0_0 .net "operand_a", 31 0, v0x6000025c2c70_0;  alias, 1 drivers
v0x6000025c1d40_0 .net "operand_b", 31 0, v0x6000025c2d00_0;  alias, 1 drivers
v0x6000025c1dd0_0 .net "operation", 1 0, v0x6000025c2d90_0;  alias, 1 drivers
v0x6000025c1e60_0 .net "output_select", 1 0, L_0x6000026ed360;  1 drivers
v0x6000025c1ef0_0 .net "overflow", 0 0, L_0x6000026ed7c0;  alias, 1 drivers
v0x6000025c2eb0_3 .array/port v0x6000025c2eb0, 3;
v0x6000025c1f80_0 .net "ready_in", 0 0, v0x6000025c2eb0_3;  1 drivers
v0x6000025c2010_0 .net "ready_out", 0 0, L_0x6000026eca00;  alias, 1 drivers
v0x6000025c20a0_0 .net "reset", 0 0, v0x6000025c2fd0_0;  alias, 1 drivers
v0x6000025c2130_0 .net "result", 31 0, L_0x6000026ed5e0;  alias, 1 drivers
v0x6000025c21c0_0 .net "sub_operand_b", 31 0, L_0x6000026ec500;  1 drivers
v0x6000025c2250_0 .net "underflow", 0 0, L_0x6000026ed860;  alias, 1 drivers
v0x6000025c22e0_0 .net "valid_in", 0 0, v0x6000025c3450_0;  alias, 1 drivers
v0x6000025c2370_0 .net "valid_out", 0 0, L_0x600003cfbe20;  alias, 1 drivers
L_0x6000026ec280 .part v0x6000025c2d00_0, 31, 1;
L_0x6000026ec460 .part v0x6000025c2d00_0, 0, 31;
L_0x6000026ec500 .concat [ 31 1 0 0], L_0x6000026ec460, L_0x600003cfb410;
L_0x6000026ec5a0 .cmp/eq 2, v0x6000025c2d90_0, L_0x140088f40;
L_0x6000026ec640 .cmp/eq 2, v0x6000025c2d90_0, L_0x140088f88;
L_0x6000026ec6e0 .cmp/eq 2, v0x6000025c2d90_0, L_0x140088fd0;
L_0x6000026ec780 .cmp/eq 2, v0x6000025c2d90_0, L_0x140089018;
L_0x6000026ec820 .cmp/eq 2, v0x6000025c2d90_0, L_0x140089060;
L_0x6000026ec8c0 .cmp/eq 2, v0x6000025c2d90_0, L_0x1400890a8;
L_0x6000026ec960 .functor MUXZ 1, L_0x600003cfb800, L_0x600003cfbb80, L_0x6000026ec8c0, C4<>;
L_0x6000026eca00 .functor MUXZ 1, L_0x6000026ec960, L_0x600003cfb800, L_0x600003cfb5d0, C4<>;
L_0x6000026ece60 .cmp/eq 2, v0x6000025c2d90_0, L_0x140089180;
L_0x6000026ecf00 .functor MUXZ 32, v0x6000025c2d00_0, L_0x6000026ec500, L_0x6000026ece60, C4<>;
L_0x6000026ed360 .functor MUXZ 2, L_0x1400892a0, L_0x140089258, L_0x600003cfb870, C4<>;
L_0x6000026ed400 .functor MUXZ 1, L_0x1400892e8, v0x6000025c2eb0_3, L_0x600003cfb870, C4<>;
L_0x6000026ed4a0 .reduce/nor L_0x600003cfb870;
L_0x6000026ed540 .functor MUXZ 1, L_0x140089330, v0x6000025c2eb0_3, L_0x600003cfb950, C4<>;
L_0x6000026ed5e0 .functor MUXZ 32, L_0x600003cfbc60, L_0x600003cfb8e0, L_0x600003cfb870, C4<>;
L_0x6000026ed680 .functor MUXZ 1, v0x6000025cfa80_0, L_0x140089378, L_0x600003cfb870, C4<>;
L_0x6000026ed7c0 .functor MUXZ 1, v0x6000025cfb10_0, L_0x1400893c0, L_0x600003cfb870, C4<>;
L_0x6000026ed860 .functor MUXZ 1, v0x6000025cfba0_0, L_0x140089408, L_0x600003cfb870, C4<>;
S_0x13ce67600 .scope module, "adder" "FP_Adder_LI_Wrapper" 4 62, 5 2 0, S_0x13ce67210;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "a";
    .port_info 3 /INPUT 32 "b";
    .port_info 4 /INPUT 1 "valid_in";
    .port_info 5 /OUTPUT 1 "ready_out";
    .port_info 6 /OUTPUT 32 "result";
    .port_info 7 /OUTPUT 1 "valid_out";
    .port_info 8 /INPUT 1 "ready_in";
P_0x6000039f8900 .param/l "FIFO_SIZE" 1 5 21, +C4<0000000000000000000000000000000000000000000000000000000000000100>;
P_0x6000039f8940 .param/l "STAGES" 0 5 3, +C4<00000000000000000000000000000010>;
L_0x600003cfb640 .functor AND 1, v0x6000025cd170_0, L_0x6000026ed400, C4<1>, C4<1>;
L_0x600003cfb6b0 .functor AND 1, v0x6000025cd170_0, L_0x6000026ecaa0, C4<1>, C4<1>;
L_0x600003cfb720 .functor AND 1, L_0x6000026ecc80, L_0x6000026ecd20, C4<1>, C4<1>;
L_0x600003cfb790 .functor AND 1, L_0x600003cfb720, L_0x6000026ecdc0, C4<1>, C4<1>;
L_0x600003cfb800 .functor BUFZ 1, L_0x600003cfb790, C4<0>, C4<0>, C4<0>;
L_0x600003cfb870 .functor BUFZ 1, v0x6000025cd170_0, C4<0>, C4<0>, C4<0>;
L_0x600003cfb8e0 .functor BUFZ 32, v0x6000025cbe70_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1400890f0 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000025cc5a0_0 .net *"_ivl_11", 59 0, L_0x1400890f0;  1 drivers
L_0x140089138 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x6000025cc630_0 .net/2u *"_ivl_12", 63 0, L_0x140089138;  1 drivers
v0x6000025cc6c0_0 .net *"_ivl_14", 0 0, L_0x6000026ecc80;  1 drivers
v0x6000025cc750_0 .net *"_ivl_17", 0 0, L_0x6000026ecd20;  1 drivers
v0x6000025cc7e0_0 .net *"_ivl_19", 0 0, L_0x600003cfb720;  1 drivers
v0x6000025cc870_0 .net *"_ivl_21", 0 0, L_0x6000026ecdc0;  1 drivers
v0x6000025cc900_0 .net *"_ivl_3", 0 0, L_0x6000026ecaa0;  1 drivers
v0x6000025cc990_0 .net *"_ivl_8", 63 0, L_0x6000026ecbe0;  1 drivers
v0x6000025cca20_0 .net "a", 31 0, v0x6000025c2c70_0;  alias, 1 drivers
v0x6000025ccab0_0 .net "b", 31 0, L_0x6000026ecf00;  1 drivers
v0x6000025ccb40_0 .net "clk", 0 0, v0x6000025c2910_0;  alias, 1 drivers
v0x6000025ccbd0_0 .var "core_a", 31 0;
v0x6000025ccc60_0 .var "core_b", 31 0;
v0x6000025cccf0_0 .net "core_result", 31 0, v0x6000025cbe70_0;  1 drivers
v0x6000025ccd80_0 .var "fifo_count", 3 0;
v0x6000025cce10_0 .var "fifo_head", 3 0;
v0x6000025ccea0_0 .var "fifo_tail", 3 0;
v0x6000025ccf30_0 .var/i "i", 31 0;
v0x6000025ccfc0 .array "input_fifo", 3 0, 63 0;
v0x6000025cd050_0 .net "input_ready", 0 0, L_0x600003cfb790;  1 drivers
v0x6000025cd0e0_0 .net "output_stalled", 0 0, L_0x600003cfb6b0;  1 drivers
v0x6000025cd170_0 .var "output_valid_reg", 0 0;
v0x6000025cd200_0 .net "pipeline_advance", 0 0, L_0x6000026ecb40;  1 drivers
v0x6000025cd290_0 .net "ready_in", 0 0, L_0x6000026ed400;  alias, 1 drivers
v0x6000025cd320_0 .net "ready_out", 0 0, L_0x600003cfb800;  alias, 1 drivers
v0x6000025cd3b0_0 .net "reset", 0 0, v0x6000025c2fd0_0;  alias, 1 drivers
v0x6000025cd440_0 .net "result", 31 0, L_0x600003cfb8e0;  alias, 1 drivers
v0x6000025cd4d0_0 .net "transaction_complete", 0 0, L_0x600003cfb640;  1 drivers
v0x6000025cd560_0 .net "valid_in", 0 0, L_0x600003cfb4f0;  alias, 1 drivers
v0x6000025cd5f0_0 .net "valid_out", 0 0, L_0x600003cfb870;  alias, 1 drivers
v0x6000025cd680_0 .var "valid_shift", 2 0;
L_0x6000026ecaa0 .reduce/nor L_0x6000026ed400;
L_0x6000026ecb40 .reduce/nor L_0x600003cfb6b0;
L_0x6000026ecbe0 .concat [ 4 60 0 0], v0x6000025ccd80_0, L_0x1400890f0;
L_0x6000026ecc80 .cmp/gt 64, L_0x140089138, L_0x6000026ecbe0;
L_0x6000026ecd20 .reduce/nor L_0x600003cfb6b0;
L_0x6000026ecdc0 .reduce/nor v0x6000025c2fd0_0;
S_0x13ce67770 .scope module, "core_adder" "FP_Adder_Wrapper" 5 47, 6 2 0, S_0x13ce67600;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "a";
    .port_info 3 /INPUT 32 "b";
    .port_info 4 /OUTPUT 32 "result";
P_0x6000002a8cc0 .param/l "STAGES" 0 6 3, +C4<00000000000000000000000000000010>;
v0x6000025cc2d0_0 .net "a", 31 0, v0x6000025ccbd0_0;  1 drivers
v0x6000025cc360_0 .net "b", 31 0, v0x6000025ccc60_0;  1 drivers
v0x6000025cc3f0_0 .net "clk", 0 0, v0x6000025c2910_0;  alias, 1 drivers
v0x6000025cc480_0 .net "reset", 0 0, v0x6000025c2fd0_0;  alias, 1 drivers
v0x6000025cc510_0 .net "result", 31 0, v0x6000025cbe70_0;  alias, 1 drivers
S_0x13ce60d00 .scope generate, "gen_2stage" "gen_2stage" 6 21, 6 21 0, S_0x13ce67770;
 .timescale -9 -12;
S_0x13ce60e70 .scope module, "adder" "FP_Adder_2Stage" 6 22, 15 2 0, S_0x13ce60d00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "a";
    .port_info 3 /INPUT 32 "b";
    .port_info 4 /OUTPUT 32 "result";
v0x6000025cb570_0 .net "a", 31 0, v0x6000025ccbd0_0;  alias, 1 drivers
v0x6000025cb600_0 .var "add_mantissa_s2", 23 0;
v0x6000025cb690_0 .net "b", 31 0, v0x6000025ccc60_0;  alias, 1 drivers
v0x6000025cb720_0 .net "clk", 0 0, v0x6000025c2910_0;  alias, 1 drivers
v0x6000025cb7b0_0 .var "e1_s1", 7 0;
v0x6000025cb840_0 .var "e1_s2", 7 0;
v0x6000025cb8d0_0 .var "e2_s1", 7 0;
v0x6000025cb960_0 .var "e2_s2", 7 0;
v0x6000025cb9f0_0 .var "large_mantissa_s1", 22 0;
v0x6000025cba80_0 .var "larger_exp_s1", 7 0;
v0x6000025cbb10_0 .var "larger_exp_s2", 7 0;
v0x6000025cbba0_0 .var "m1_s1", 22 0;
v0x6000025cbc30_0 .var "m1_s2", 22 0;
v0x6000025cbcc0_0 .var "m2_s1", 22 0;
v0x6000025cbd50_0 .var "m2_s2", 22 0;
v0x6000025cbde0_0 .net "reset", 0 0, v0x6000025c2fd0_0;  alias, 1 drivers
v0x6000025cbe70_0 .var "result", 31 0;
v0x6000025cbf00_0 .var "s1_s1", 0 0;
v0x6000025cc000_0 .var "s1_s2", 0 0;
v0x6000025cc090_0 .var "s2_s1", 0 0;
v0x6000025cc120_0 .var "s2_s2", 0 0;
v0x6000025cc1b0_0 .var "shift_amt_s1", 4 0;
v0x6000025cc240_0 .var "small_mantissa_s1", 22 0;
S_0x13ce60fe0 .scope function.vec4.s32, "normalize_result" "normalize_result" 15 66, 15 66 0, S_0x13ce60e70;
 .timescale -9 -12;
v0x6000025cad00_0 .var "add_mant", 23 0;
v0x6000025cad90_0 .var "e1", 7 0;
v0x6000025cae20_0 .var "e2", 7 0;
v0x6000025caeb0_0 .var/i "exp_adjust", 31 0;
v0x6000025caf40_0 .var "final_exp", 7 0;
v0x6000025cafd0_0 .var "final_mantissa", 22 0;
v0x6000025cb060_0 .var "final_sign", 0 0;
v0x6000025cb0f0_0 .var "larger_exp", 7 0;
v0x6000025cb180_0 .var "m1", 22 0;
v0x6000025cb210_0 .var "m2", 22 0;
v0x6000025cb2a0_0 .var "norm_mantissa", 23 0;
; Variable normalize_result is vec4 return value of scope S_0x13ce60fe0
v0x6000025cb3c0_0 .var "s1", 0 0;
v0x6000025cb450_0 .var "s2", 0 0;
v0x6000025cb4e0_0 .var "shift_amt", 4 0;
TD_test_dynamic_alu_fixed.alu3.adder.core_adder.gen_2stage.adder.normalize_result ;
    %load/vec4 v0x6000025cad00_0;
    %parti/s 1, 23, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.70, 8;
    %load/vec4 v0x6000025cad00_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x6000025cb2a0_0, 0, 24;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x6000025caeb0_0, 0, 32;
    %jmp T_4.71;
T_4.70 ;
    %load/vec4 v0x6000025cad00_0;
    %parti/s 1, 22, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.72, 8;
    %load/vec4 v0x6000025cad00_0;
    %store/vec4 v0x6000025cb2a0_0, 0, 24;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000025caeb0_0, 0, 32;
    %jmp T_4.73;
T_4.72 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x6000025cb4e0_0, 0, 5;
    %load/vec4 v0x6000025cad00_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_4.74, 4;
T_4.76 ;
    %load/vec4 v0x6000025cad00_0;
    %pushi/vec4 22, 0, 32;
    %load/vec4 v0x6000025cb4e0_0;
    %pad/u 32;
    %sub;
    %part/u 1;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.78, 9;
    %load/vec4 v0x6000025cb4e0_0;
    %pad/u 32;
    %cmpi/u 23, 0, 32;
    %flag_get/vec4 5;
    %and;
T_4.78;
    %flag_set/vec4 8;
    %jmp/0xz T_4.77, 8;
    %load/vec4 v0x6000025cb4e0_0;
    %addi 1, 0, 5;
    %store/vec4 v0x6000025cb4e0_0, 0, 5;
    %jmp T_4.76;
T_4.77 ;
    %load/vec4 v0x6000025cad00_0;
    %ix/getv 4, v0x6000025cb4e0_0;
    %shiftl 4;
    %store/vec4 v0x6000025cb2a0_0, 0, 24;
    %load/vec4 v0x6000025cb4e0_0;
    %pad/u 32;
    %inv;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x6000025caeb0_0, 0, 32;
    %jmp T_4.75;
T_4.74 ;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0x6000025cb2a0_0, 0, 24;
    %load/vec4 v0x6000025cb0f0_0;
    %pad/u 32;
    %inv;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x6000025caeb0_0, 0, 32;
T_4.75 ;
T_4.73 ;
T_4.71 ;
    %load/vec4 v0x6000025cb0f0_0;
    %pad/u 32;
    %load/vec4 v0x6000025caeb0_0;
    %add;
    %pad/u 8;
    %store/vec4 v0x6000025caf40_0, 0, 8;
    %load/vec4 v0x6000025cb2a0_0;
    %parti/s 23, 0, 2;
    %store/vec4 v0x6000025cafd0_0, 0, 23;
    %load/vec4 v0x6000025cb3c0_0;
    %load/vec4 v0x6000025cb450_0;
    %cmp/e;
    %jmp/0xz  T_4.79, 4;
    %load/vec4 v0x6000025cb3c0_0;
    %store/vec4 v0x6000025cb060_0, 0, 1;
    %jmp T_4.80;
T_4.79 ;
    %load/vec4 v0x6000025cae20_0;
    %load/vec4 v0x6000025cad90_0;
    %cmp/u;
    %jmp/0xz  T_4.81, 5;
    %load/vec4 v0x6000025cb3c0_0;
    %store/vec4 v0x6000025cb060_0, 0, 1;
    %jmp T_4.82;
T_4.81 ;
    %load/vec4 v0x6000025cad90_0;
    %load/vec4 v0x6000025cae20_0;
    %cmp/u;
    %jmp/0xz  T_4.83, 5;
    %load/vec4 v0x6000025cb450_0;
    %store/vec4 v0x6000025cb060_0, 0, 1;
    %jmp T_4.84;
T_4.83 ;
    %load/vec4 v0x6000025cb210_0;
    %load/vec4 v0x6000025cb180_0;
    %cmp/u;
    %jmp/0xz  T_4.85, 5;
    %load/vec4 v0x6000025cb3c0_0;
    %store/vec4 v0x6000025cb060_0, 0, 1;
    %jmp T_4.86;
T_4.85 ;
    %load/vec4 v0x6000025cb450_0;
    %store/vec4 v0x6000025cb060_0, 0, 1;
T_4.86 ;
T_4.84 ;
T_4.82 ;
T_4.80 ;
    %load/vec4 v0x6000025cb060_0;
    %load/vec4 v0x6000025caf40_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x6000025cafd0_0;
    %concat/vec4; draw_concat_vec4
    %ret/vec4 0, 0, 32;  Assign to normalize_result (store_vec4_to_lval)
    %end;
S_0x13ce61150 .scope module, "multiplier" "FP_Mult_LI_Wrapper" 4 75, 8 2 0, S_0x13ce67210;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "a";
    .port_info 3 /INPUT 32 "b";
    .port_info 4 /INPUT 1 "valid_in";
    .port_info 5 /OUTPUT 1 "ready_out";
    .port_info 6 /OUTPUT 32 "result";
    .port_info 7 /OUTPUT 1 "exception";
    .port_info 8 /OUTPUT 1 "overflow";
    .port_info 9 /OUTPUT 1 "underflow";
    .port_info 10 /OUTPUT 1 "valid_out";
    .port_info 11 /INPUT 1 "ready_in";
P_0x6000039f8d80 .param/l "FIFO_SIZE" 1 8 24, +C4<0000000000000000000000000000000000000000000000000000000000000110>;
P_0x6000039f8dc0 .param/l "STAGES" 0 8 3, +C4<00000000000000000000000000000011>;
L_0x600003cfb9c0 .functor AND 1, v0x6000025cfcc0_0, L_0x6000026ed540, C4<1>, C4<1>;
L_0x600003cfba30 .functor AND 1, v0x6000025cfcc0_0, L_0x6000026ecfa0, C4<1>, C4<1>;
L_0x600003cfbaa0 .functor AND 1, L_0x6000026ed180, L_0x6000026ed220, C4<1>, C4<1>;
L_0x600003cfbb10 .functor AND 1, L_0x600003cfbaa0, L_0x6000026ed2c0, C4<1>, C4<1>;
L_0x600003cfbb80 .functor BUFZ 1, L_0x600003cfbb10, C4<0>, C4<0>, C4<0>;
L_0x600003cfbbf0 .functor BUFZ 1, v0x6000025cfcc0_0, C4<0>, C4<0>, C4<0>;
L_0x600003cfbc60 .functor BUFZ 32, v0x6000025ce490_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1400891c8 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000025ced00_0 .net *"_ivl_11", 59 0, L_0x1400891c8;  1 drivers
L_0x140089210 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000110>, C4<0>, C4<0>, C4<0>;
v0x6000025ced90_0 .net/2u *"_ivl_12", 63 0, L_0x140089210;  1 drivers
v0x6000025cee20_0 .net *"_ivl_14", 0 0, L_0x6000026ed180;  1 drivers
v0x6000025ceeb0_0 .net *"_ivl_17", 0 0, L_0x6000026ed220;  1 drivers
v0x6000025cef40_0 .net *"_ivl_19", 0 0, L_0x600003cfbaa0;  1 drivers
v0x6000025cefd0_0 .net *"_ivl_21", 0 0, L_0x6000026ed2c0;  1 drivers
v0x6000025cf060_0 .net *"_ivl_3", 0 0, L_0x6000026ecfa0;  1 drivers
v0x6000025cf0f0_0 .net *"_ivl_8", 63 0, L_0x6000026ed0e0;  1 drivers
v0x6000025cf180_0 .net "a", 31 0, v0x6000025c2c70_0;  alias, 1 drivers
v0x6000025cf210_0 .net "b", 31 0, v0x6000025c2d00_0;  alias, 1 drivers
v0x6000025cf2a0_0 .net "clk", 0 0, v0x6000025c2910_0;  alias, 1 drivers
v0x6000025cf330_0 .var "core_a", 31 0;
v0x6000025cf3c0_0 .var "core_b", 31 0;
v0x6000025cf450_0 .net "core_exception", 0 0, v0x6000025ce010_0;  1 drivers
v0x6000025cf4e0_0 .net "core_overflow", 0 0, v0x6000025ce250_0;  1 drivers
v0x6000025cf570_0 .net "core_result", 31 0, v0x6000025ce490_0;  1 drivers
v0x6000025cf600_0 .net "core_underflow", 0 0, v0x6000025ce7f0_0;  1 drivers
v0x6000025cf690_0 .net "exception", 0 0, v0x6000025cfa80_0;  alias, 1 drivers
v0x6000025cf720_0 .var "fifo_count", 3 0;
v0x6000025cf7b0_0 .var "fifo_head", 3 0;
v0x6000025cf840_0 .var "fifo_tail", 3 0;
v0x6000025cf8d0_0 .var/i "i", 31 0;
v0x6000025cf960 .array "input_fifo", 5 0, 63 0;
v0x6000025cf9f0_0 .net "input_ready", 0 0, L_0x600003cfbb10;  1 drivers
v0x6000025cfa80_0 .var "out_exception", 0 0;
v0x6000025cfb10_0 .var "out_overflow", 0 0;
v0x6000025cfba0_0 .var "out_underflow", 0 0;
v0x6000025cfc30_0 .net "output_stalled", 0 0, L_0x600003cfba30;  1 drivers
v0x6000025cfcc0_0 .var "output_valid_reg", 0 0;
v0x6000025cfd50_0 .net "overflow", 0 0, v0x6000025cfb10_0;  alias, 1 drivers
v0x6000025cfde0_0 .net "pipeline_advance", 0 0, L_0x6000026ed040;  1 drivers
v0x6000025cfe70_0 .net "ready_in", 0 0, L_0x6000026ed540;  alias, 1 drivers
v0x6000025cff00_0 .net "ready_out", 0 0, L_0x600003cfbb80;  alias, 1 drivers
v0x6000025c0000_0 .net "reset", 0 0, v0x6000025c2fd0_0;  alias, 1 drivers
v0x6000025c0090_0 .net "result", 31 0, L_0x600003cfbc60;  alias, 1 drivers
v0x6000025c0120_0 .net "transaction_complete", 0 0, L_0x600003cfb9c0;  1 drivers
v0x6000025c01b0_0 .net "underflow", 0 0, v0x6000025cfba0_0;  alias, 1 drivers
v0x6000025c0240_0 .net "valid_in", 0 0, L_0x600003cfb560;  alias, 1 drivers
v0x6000025c02d0_0 .net "valid_out", 0 0, L_0x600003cfbbf0;  alias, 1 drivers
v0x6000025c0360_0 .var "valid_shift", 3 0;
L_0x6000026ecfa0 .reduce/nor L_0x6000026ed540;
L_0x6000026ed040 .reduce/nor L_0x600003cfba30;
L_0x6000026ed0e0 .concat [ 4 60 0 0], v0x6000025cf720_0, L_0x1400891c8;
L_0x6000026ed180 .cmp/gt 64, L_0x140089210, L_0x6000026ed0e0;
L_0x6000026ed220 .reduce/nor L_0x600003cfba30;
L_0x6000026ed2c0 .reduce/nor v0x6000025c2fd0_0;
S_0x13ce612c0 .scope module, "core_multiplier" "FP_Mult_Wrapper" 8 57, 9 2 0, S_0x13ce61150;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "a";
    .port_info 3 /INPUT 32 "b";
    .port_info 4 /OUTPUT 32 "result";
    .port_info 5 /OUTPUT 1 "exception";
    .port_info 6 /OUTPUT 1 "overflow";
    .port_info 7 /OUTPUT 1 "underflow";
P_0x6000002a8f00 .param/l "STAGES" 0 9 3, +C4<00000000000000000000000000000011>;
v0x6000025ce880_0 .net "a", 31 0, v0x6000025cf330_0;  1 drivers
v0x6000025ce910_0 .net "b", 31 0, v0x6000025cf3c0_0;  1 drivers
v0x6000025ce9a0_0 .net "clk", 0 0, v0x6000025c2910_0;  alias, 1 drivers
v0x6000025cea30_0 .net "exception", 0 0, v0x6000025ce010_0;  alias, 1 drivers
v0x6000025ceac0_0 .net "overflow", 0 0, v0x6000025ce250_0;  alias, 1 drivers
v0x6000025ceb50_0 .net "reset", 0 0, v0x6000025c2fd0_0;  alias, 1 drivers
v0x6000025cebe0_0 .net "result", 31 0, v0x6000025ce490_0;  alias, 1 drivers
v0x6000025cec70_0 .net "underflow", 0 0, v0x6000025ce7f0_0;  alias, 1 drivers
S_0x13ce5a9f0 .scope generate, "gen_3stage" "gen_3stage" 9 38, 9 38 0, S_0x13ce612c0;
 .timescale -9 -12;
S_0x13ce5ab60 .scope module, "multiplier" "FP_Mult_3Stage" 9 39, 16 2 0, S_0x13ce5a9f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "a";
    .port_info 3 /INPUT 32 "b";
    .port_info 4 /OUTPUT 32 "result";
    .port_info 5 /OUTPUT 1 "exception";
    .port_info 6 /OUTPUT 1 "overflow";
    .port_info 7 /OUTPUT 1 "underflow";
v0x6000025cdcb0_0 .net "a", 31 0, v0x6000025cf330_0;  alias, 1 drivers
v0x6000025cdd40_0 .net "b", 31 0, v0x6000025cf3c0_0;  alias, 1 drivers
v0x6000025cddd0_0 .net "clk", 0 0, v0x6000025c2910_0;  alias, 1 drivers
v0x6000025cde60_0 .var "exc_s1", 0 0;
v0x6000025cdef0_0 .var "exc_s2", 0 0;
v0x6000025cdf80_0 .var "exc_s3", 0 0;
v0x6000025ce010_0 .var "exception", 0 0;
v0x6000025ce0a0_0 .var "exponent_s3", 8 0;
v0x6000025ce130_0 .var "op_a_s1", 23 0;
v0x6000025ce1c0_0 .var "op_b_s1", 23 0;
v0x6000025ce250_0 .var "overflow", 0 0;
v0x6000025ce2e0_0 .var "product_norm_s3", 47 0;
v0x6000025ce370_0 .var "product_s2", 47 0;
v0x6000025ce400_0 .net "reset", 0 0, v0x6000025c2fd0_0;  alias, 1 drivers
v0x6000025ce490_0 .var "result", 31 0;
v0x6000025ce520_0 .var "sign_s1", 0 0;
v0x6000025ce5b0_0 .var "sign_s2", 0 0;
v0x6000025ce640_0 .var "sign_s3", 0 0;
v0x6000025ce6d0_0 .var "sum_exp_s1", 8 0;
v0x6000025ce760_0 .var "sum_exp_s2", 8 0;
v0x6000025ce7f0_0 .var "underflow", 0 0;
S_0x13ce5acd0 .scope function.vec4.s35, "form_final_result" "form_final_result" 16 66, 16 66 0, S_0x13ce5ab60;
 .timescale -9 -12;
v0x6000025cd710_0 .var "exc", 0 0;
v0x6000025cd7a0_0 .var "exponent", 8 0;
; Variable form_final_result is vec4 return value of scope S_0x13ce5acd0
v0x6000025cd8c0_0 .var "ovf", 0 0;
v0x6000025cd950_0 .var "product_mantissa", 22 0;
v0x6000025cd9e0_0 .var "product_norm", 47 0;
v0x6000025cda70_0 .var "res", 31 0;
v0x6000025cdb00_0 .var "round", 0 0;
v0x6000025cdb90_0 .var "sign", 0 0;
v0x6000025cdc20_0 .var "unf", 0 0;
TD_test_dynamic_alu_fixed.alu3.multiplier.core_multiplier.gen_3stage.multiplier.form_final_result ;
    %load/vec4 v0x6000025cd9e0_0;
    %parti/s 23, 0, 2;
    %or/r;
    %store/vec4 v0x6000025cdb00_0, 0, 1;
    %load/vec4 v0x6000025cd9e0_0;
    %parti/s 23, 24, 6;
    %load/vec4 v0x6000025cd9e0_0;
    %parti/s 1, 23, 6;
    %pad/u 23;
    %load/vec4 v0x6000025cdb00_0;
    %pad/u 23;
    %and;
    %add;
    %store/vec4 v0x6000025cd950_0, 0, 23;
    %load/vec4 v0x6000025cd7a0_0;
    %parti/s 1, 8, 5;
    %load/vec4 v0x6000025cd710_0;
    %nor/r;
    %and;
    %load/vec4 v0x6000025cd7a0_0;
    %parti/s 1, 7, 4;
    %nor/r;
    %and;
    %store/vec4 v0x6000025cd8c0_0, 0, 1;
    %load/vec4 v0x6000025cd7a0_0;
    %parti/s 1, 8, 5;
    %load/vec4 v0x6000025cd710_0;
    %nor/r;
    %and;
    %load/vec4 v0x6000025cd7a0_0;
    %parti/s 1, 7, 4;
    %and;
    %store/vec4 v0x6000025cdc20_0, 0, 1;
    %load/vec4 v0x6000025cd710_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.87, 8;
    %load/vec4 v0x6000025cdb90_0;
    %concati/vec4 0, 0, 31;
    %jmp/1 T_5.88, 8;
T_5.87 ; End of true expr.
    %load/vec4 v0x6000025cd8c0_0;
    %flag_set/vec4 9;
    %jmp/0 T_5.89, 9;
    %load/vec4 v0x6000025cdb90_0;
    %concati/vec4 255, 0, 8;
    %concati/vec4 0, 0, 23;
    %jmp/1 T_5.90, 9;
T_5.89 ; End of true expr.
    %load/vec4 v0x6000025cdc20_0;
    %flag_set/vec4 10;
    %jmp/0 T_5.91, 10;
    %load/vec4 v0x6000025cdb90_0;
    %concati/vec4 0, 0, 31;
    %jmp/1 T_5.92, 10;
T_5.91 ; End of true expr.
    %load/vec4 v0x6000025cdb90_0;
    %load/vec4 v0x6000025cd7a0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x6000025cd950_0;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_5.92, 10;
 ; End of false expr.
    %blend;
T_5.92;
    %jmp/0 T_5.90, 9;
 ; End of false expr.
    %blend;
T_5.90;
    %jmp/0 T_5.88, 8;
 ; End of false expr.
    %blend;
T_5.88;
    %store/vec4 v0x6000025cda70_0, 0, 32;
    %load/vec4 v0x6000025cda70_0;
    %load/vec4 v0x6000025cd710_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x6000025cd8c0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x6000025cdc20_0;
    %concat/vec4; draw_concat_vec4
    %ret/vec4 0, 0, 35;  Assign to form_final_result (store_vec4_to_lval)
    %end;
S_0x13ce65630 .scope task, "collect_results" "collect_results" 3 109, 3 109 0, S_0x13ce63120;
 .timescale -9 -12;
v0x6000025c2400_0 .var/i "collection_round", 31 0;
v0x6000025c2490_0 .var/i "i", 31 0;
v0x6000025c2520_0 .var "pending_results", 3 0;
v0x6000025c25b0_0 .var/i "timeout", 31 0;
TD_test_dynamic_alu_fixed.collect_results ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000025c2400_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000025c2490_0, 0, 32;
T_6.93 ;
    %load/vec4 v0x6000025c2490_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_6.94, 5;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x6000025c2490_0;
    %store/vec4a v0x6000025c2eb0, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x6000025c2490_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x6000025c2490_0, 0, 32;
    %jmp T_6.93;
T_6.94 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000025c25b0_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x6000025c2520_0, 0, 4;
T_6.95 ;
    %load/vec4 v0x6000025c2520_0;
    %cmpi/ne 15, 0, 4;
    %flag_get/vec4 4;
    %jmp/0 T_6.97, 4;
    %load/vec4 v0x6000025c25b0_0;
    %cmpi/s 200, 0, 32;
    %flag_get/vec4 5;
    %and;
T_6.97;
    %flag_set/vec4 8;
    %jmp/0xz T_6.96, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000025c34e0, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000025c34e0, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000025c34e0, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000025c34e0, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x6000025c2520_0, 0, 4;
    %load/vec4 v0x6000025c2520_0;
    %cmpi/ne 15, 0, 4;
    %jmp/0xz  T_6.98, 4;
    %wait E_0x6000002d7840;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x6000025c25b0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x6000025c25b0_0, 0, 32;
T_6.98 ;
    %jmp T_6.95;
T_6.96 ;
    %load/vec4 v0x6000025c25b0_0;
    %cmpi/s 200, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_6.100, 5;
    %vpi_call/w 3 134 "$display", "ERROR: Timeout waiting for all valid outputs" {0 0 0};
    %vpi_call/w 3 135 "$display", "valid_out = %b%b%b%b after %d cycles", v0x6000025c34e0_3, v0x6000025c34e0_2, v0x6000025c34e0_1, v0x6000025c34e0_0, v0x6000025c25b0_0 {0 0 0};
    %vpi_call/w 3 136 "$display", "Results collected so far: %d %d %d %d", &A<v0x6000025c30f0, 0>, &A<v0x6000025c30f0, 1>, &A<v0x6000025c30f0, 2>, &A<v0x6000025c30f0, 3> {0 0 0};
    %vpi_call/w 3 137 "$finish" {0 0 0};
T_6.100 ;
    %vpi_call/w 3 140 "$display", "All ALUs have valid outputs, collecting results..." {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000025c2490_0, 0, 32;
T_6.102 ;
    %load/vec4 v0x6000025c2490_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_6.103, 5;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 4, v0x6000025c2490_0;
    %store/vec4a v0x6000025c2eb0, 4, 0;
    %wait E_0x6000002d7840;
    %ix/getv/s 4, v0x6000025c2490_0;
    %load/vec4a v0x6000025c3060, 4;
    %load/vec4 v0x6000025c2490_0;
    %pad/s 39;
    %pad/s 46;
    %muli 100, 0, 46;
    %pad/s 47;
    %ix/getv/s 5, v0x6000025c2490_0;
    %load/vec4a v0x6000025c30f0, 5;
    %pad/u 47;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x6000025c2a30, 4, 0;
    %ix/getv/s 4, v0x6000025c2490_0;
    %load/vec4a v0x6000025c2be0, 4;
    %load/vec4 v0x6000025c2490_0;
    %pad/s 39;
    %pad/s 46;
    %muli 100, 0, 46;
    %pad/s 47;
    %ix/getv/s 5, v0x6000025c2490_0;
    %load/vec4a v0x6000025c30f0, 5;
    %pad/u 47;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x6000025c29a0, 4, 0;
    %ix/getv/s 4, v0x6000025c2490_0;
    %load/vec4a v0x6000025c30f0, 4;
    %addi 1, 0, 16;
    %ix/getv/s 4, v0x6000025c2490_0;
    %store/vec4a v0x6000025c30f0, 4, 0;
    %vpi_call/w 3 153 "$display", "  ALU%d: result=%h, exception=%b", v0x6000025c2490_0, &A<v0x6000025c3060, v0x6000025c2490_0 >, &A<v0x6000025c2be0, v0x6000025c2490_0 > {0 0 0};
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x6000025c2490_0;
    %store/vec4a v0x6000025c2eb0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000025c25b0_0, 0, 32;
T_6.104 ;
    %ix/getv/s 4, v0x6000025c2490_0;
    %load/vec4a v0x6000025c34e0, 4;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_6.106, 9;
    %load/vec4 v0x6000025c25b0_0;
    %cmpi/s 20, 0, 32;
    %flag_get/vec4 5;
    %and;
T_6.106;
    %flag_set/vec4 8;
    %jmp/0xz T_6.105, 8;
    %wait E_0x6000002d7840;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x6000025c25b0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x6000025c25b0_0, 0, 32;
    %jmp T_6.104;
T_6.105 ;
    %load/vec4 v0x6000025c25b0_0;
    %cmpi/s 20, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_6.107, 5;
    %vpi_call/w 3 164 "$display", "WARNING: ALU%d valid did not drop after ready de-asserted", v0x6000025c2490_0 {0 0 0};
T_6.107 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x6000025c2490_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x6000025c2490_0, 0, 32;
    %jmp T_6.102;
T_6.103 ;
    %pushi/vec4 3, 0, 32;
T_6.109 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_6.110, 5;
    %jmp/1 T_6.110, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x6000002d7840;
    %jmp T_6.109;
T_6.110 ;
    %pop/vec4 1;
    %end;
S_0x13ce657a0 .scope task, "send_transaction" "send_transaction" 3 73, 3 73 0, S_0x13ce63120;
 .timescale -9 -12;
v0x6000025c2640_0 .var "a", 31 0;
v0x6000025c26d0_0 .var "all_ready", 0 0;
v0x6000025c2760_0 .var "b", 31 0;
v0x6000025c27f0_0 .var "op", 1 0;
v0x6000025c2880_0 .var/i "timeout", 31 0;
TD_test_dynamic_alu_fixed.send_transaction ;
    %load/vec4 v0x6000025c2640_0;
    %store/vec4 v0x6000025c2c70_0, 0, 32;
    %load/vec4 v0x6000025c2760_0;
    %store/vec4 v0x6000025c2d00_0, 0, 32;
    %load/vec4 v0x6000025c27f0_0;
    %store/vec4 v0x6000025c2d90_0, 0, 2;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000025c2880_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000025c26d0_0, 0, 1;
T_7.111 ;
    %load/vec4 v0x6000025c26d0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.113, 9;
    %load/vec4 v0x6000025c2880_0;
    %cmpi/s 100, 0, 32;
    %flag_get/vec4 5;
    %and;
T_7.113;
    %flag_set/vec4 8;
    %jmp/0xz T_7.112, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000025c2f40, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000025c2f40, 4;
    %and;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000025c2f40, 4;
    %and;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000025c2f40, 4;
    %and;
    %store/vec4 v0x6000025c26d0_0, 0, 1;
    %load/vec4 v0x6000025c26d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.114, 8;
    %wait E_0x6000002d7840;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x6000025c2880_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x6000025c2880_0, 0, 32;
T_7.114 ;
    %jmp T_7.111;
T_7.112 ;
    %load/vec4 v0x6000025c2880_0;
    %cmpi/s 100, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_7.116, 5;
    %vpi_call/w 3 94 "$display", "ERROR: Timeout waiting for all ALUs to be ready" {0 0 0};
    %vpi_call/w 3 95 "$display", "ready_out = %b%b%b%b", v0x6000025c2f40_3, v0x6000025c2f40_2, v0x6000025c2f40_1, v0x6000025c2f40_0 {0 0 0};
    %vpi_call/w 3 96 "$finish" {0 0 0};
T_7.116 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000025c3450_0, 0, 1;
    %wait E_0x6000002d7840;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000025c3450_0, 0, 1;
    %vpi_call/w 3 104 "$display", "Sent transaction: a=%h, b=%h, op=%d", v0x6000025c2640_0, v0x6000025c2760_0, v0x6000025c27f0_0 {0 0 0};
    %end;
    .scope S_0x13ce58040;
T_8 ;
    %wait E_0x6000002d7840;
    %load/vec4 v0x6000025e69a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000025e6370_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000025e6490_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000025e6640_0, 0;
    %pushi/vec4 0, 0, 23;
    %assign/vec4 v0x6000025e6760_0, 0;
    %pushi/vec4 0, 0, 23;
    %assign/vec4 v0x6000025e6880_0, 0;
    %pushi/vec4 0, 0, 23;
    %assign/vec4 v0x6000025e6d90_0, 0;
    %pushi/vec4 0, 0, 23;
    %assign/vec4 v0x6000025e65b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000025e6b50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000025e6c70_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x6000025e61c0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000025e66d0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000025e6400_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000025e6520_0, 0;
    %pushi/vec4 0, 0, 23;
    %assign/vec4 v0x6000025e67f0_0, 0;
    %pushi/vec4 0, 0, 23;
    %assign/vec4 v0x6000025e6910_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000025e6be0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000025e6d00_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000025e6ac0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000025e6a30_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x6000025e6130_0;
    %parti/s 1, 31, 6;
    %assign/vec4 v0x6000025e6b50_0, 0;
    %load/vec4 v0x6000025e6250_0;
    %parti/s 1, 31, 6;
    %assign/vec4 v0x6000025e6c70_0, 0;
    %load/vec4 v0x6000025e6130_0;
    %parti/s 8, 23, 6;
    %assign/vec4 v0x6000025e6370_0, 0;
    %load/vec4 v0x6000025e6250_0;
    %parti/s 8, 23, 6;
    %assign/vec4 v0x6000025e6490_0, 0;
    %load/vec4 v0x6000025e6130_0;
    %parti/s 23, 0, 2;
    %assign/vec4 v0x6000025e6760_0, 0;
    %load/vec4 v0x6000025e6250_0;
    %parti/s 23, 0, 2;
    %assign/vec4 v0x6000025e6880_0, 0;
    %load/vec4 v0x6000025e6250_0;
    %parti/s 8, 23, 6;
    %load/vec4 v0x6000025e6130_0;
    %parti/s 8, 23, 6;
    %cmp/u;
    %jmp/0xz  T_8.2, 5;
    %load/vec4 v0x6000025e6130_0;
    %parti/s 8, 23, 6;
    %assign/vec4 v0x6000025e6640_0, 0;
    %load/vec4 v0x6000025e6130_0;
    %parti/s 8, 23, 6;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_8.4, 8;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x6000025e6130_0;
    %parti/s 22, 1, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_8.5, 8;
T_8.4 ; End of true expr.
    %load/vec4 v0x6000025e6130_0;
    %parti/s 23, 0, 2;
    %jmp/0 T_8.5, 8;
 ; End of false expr.
    %blend;
T_8.5;
    %assign/vec4 v0x6000025e65b0_0, 0;
    %load/vec4 v0x6000025e6250_0;
    %parti/s 8, 23, 6;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_8.6, 8;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x6000025e6250_0;
    %parti/s 22, 1, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_8.7, 8;
T_8.6 ; End of true expr.
    %load/vec4 v0x6000025e6250_0;
    %parti/s 23, 0, 2;
    %jmp/0 T_8.7, 8;
 ; End of false expr.
    %blend;
T_8.7;
    %load/vec4 v0x6000025e6130_0;
    %parti/s 8, 23, 6;
    %load/vec4 v0x6000025e6250_0;
    %parti/s 8, 23, 6;
    %sub;
    %ix/vec4 4;
    %shiftr 4;
    %assign/vec4 v0x6000025e6d90_0, 0;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0x6000025e6250_0;
    %parti/s 8, 23, 6;
    %assign/vec4 v0x6000025e6640_0, 0;
    %load/vec4 v0x6000025e6250_0;
    %parti/s 8, 23, 6;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_8.8, 8;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x6000025e6250_0;
    %parti/s 22, 1, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_8.9, 8;
T_8.8 ; End of true expr.
    %load/vec4 v0x6000025e6250_0;
    %parti/s 23, 0, 2;
    %jmp/0 T_8.9, 8;
 ; End of false expr.
    %blend;
T_8.9;
    %assign/vec4 v0x6000025e65b0_0, 0;
    %load/vec4 v0x6000025e6130_0;
    %parti/s 8, 23, 6;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_8.10, 8;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x6000025e6130_0;
    %parti/s 22, 1, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_8.11, 8;
T_8.10 ; End of true expr.
    %load/vec4 v0x6000025e6130_0;
    %parti/s 23, 0, 2;
    %jmp/0 T_8.11, 8;
 ; End of false expr.
    %blend;
T_8.11;
    %load/vec4 v0x6000025e6250_0;
    %parti/s 8, 23, 6;
    %load/vec4 v0x6000025e6130_0;
    %parti/s 8, 23, 6;
    %sub;
    %ix/vec4 4;
    %shiftr 4;
    %assign/vec4 v0x6000025e6d90_0, 0;
T_8.3 ;
    %load/vec4 v0x6000025e6b50_0;
    %assign/vec4 v0x6000025e6be0_0, 0;
    %load/vec4 v0x6000025e6c70_0;
    %assign/vec4 v0x6000025e6d00_0, 0;
    %load/vec4 v0x6000025e6370_0;
    %assign/vec4 v0x6000025e6400_0, 0;
    %load/vec4 v0x6000025e6490_0;
    %assign/vec4 v0x6000025e6520_0, 0;
    %load/vec4 v0x6000025e6760_0;
    %assign/vec4 v0x6000025e67f0_0, 0;
    %load/vec4 v0x6000025e6880_0;
    %assign/vec4 v0x6000025e6910_0, 0;
    %load/vec4 v0x6000025e6640_0;
    %assign/vec4 v0x6000025e66d0_0, 0;
    %load/vec4 v0x6000025e6b50_0;
    %load/vec4 v0x6000025e6c70_0;
    %cmp/e;
    %jmp/0xz  T_8.12, 4;
    %load/vec4 v0x6000025e65b0_0;
    %pad/u 24;
    %load/vec4 v0x6000025e6d90_0;
    %pad/u 24;
    %add;
    %assign/vec4 v0x6000025e61c0_0, 0;
    %jmp T_8.13;
T_8.12 ;
    %load/vec4 v0x6000025e65b0_0;
    %pad/u 24;
    %load/vec4 v0x6000025e6d90_0;
    %pad/u 24;
    %sub;
    %assign/vec4 v0x6000025e61c0_0, 0;
T_8.13 ;
    %load/vec4 v0x6000025e61c0_0;
    %load/vec4 v0x6000025e66d0_0;
    %load/vec4 v0x6000025e6be0_0;
    %load/vec4 v0x6000025e6d00_0;
    %load/vec4 v0x6000025e6400_0;
    %load/vec4 v0x6000025e6520_0;
    %load/vec4 v0x6000025e67f0_0;
    %load/vec4 v0x6000025e6910_0;
    %store/vec4 v0x6000025e5dd0_0, 0, 23;
    %store/vec4 v0x6000025e5d40_0, 0, 23;
    %store/vec4 v0x6000025e59e0_0, 0, 8;
    %store/vec4 v0x6000025e5950_0, 0, 8;
    %store/vec4 v0x6000025e6010_0, 0, 1;
    %store/vec4 v0x6000025e5f80_0, 0, 1;
    %store/vec4 v0x6000025e5cb0_0, 0, 8;
    %store/vec4 v0x6000025e58c0_0, 0, 24;
    %callf/vec4 TD_test_dynamic_alu_fixed.alu0.adder.core_adder.gen_3stage.adder.normalize_result, S_0x13ce56b00;
    %assign/vec4 v0x6000025e6ac0_0, 0;
    %load/vec4 v0x6000025e6ac0_0;
    %assign/vec4 v0x6000025e6a30_0, 0;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x13ce5ce10;
T_9 ;
    %wait E_0x6000002d7840;
    %load/vec4 v0x6000025e7f00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x6000025e7960_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x6000025e79f0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x6000025e78d0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x6000025f8240_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000025e7cc0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000025e7720_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000025e77b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000025e7a80_0, 0, 32;
T_9.2 ;
    %load/vec4 v0x6000025e7a80_0;
    %pad/s 64;
    %cmpi/s 6, 0, 64;
    %jmp/0xz T_9.3, 5;
    %pushi/vec4 0, 0, 64;
    %ix/getv/s 3, v0x6000025e7a80_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000025e7b10, 0, 4;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x6000025e7a80_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x6000025e7a80_0, 0, 32;
    %jmp T_9.2;
T_9.3 ;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x6000025f8120_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_9.6, 9;
    %load/vec4 v0x6000025e7e70_0;
    %and;
T_9.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %load/vec4 v0x6000025e7570_0;
    %load/vec4 v0x6000025e7600_0;
    %concat/vec4; draw_concat_vec4
    %ix/getv 3, v0x6000025e79f0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000025e7b10, 0, 4;
    %load/vec4 v0x6000025e79f0_0;
    %pad/u 64;
    %addi 1, 0, 64;
    %pushi/vec4 6, 0, 64;
    %mod;
    %pad/u 4;
    %assign/vec4 v0x6000025e79f0_0, 0;
    %load/vec4 v0x6000025e78d0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x6000025e78d0_0, 0;
T_9.4 ;
    %load/vec4 v0x6000025f8240_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_9.9, 9;
    %load/vec4 v0x6000025e7cc0_0;
    %nor/r;
    %and;
T_9.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.7, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000025e7cc0_0, 0;
    %jmp T_9.8;
T_9.7 ;
    %load/vec4 v0x6000025f8090_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.10, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000025e7cc0_0, 0;
T_9.10 ;
T_9.8 ;
    %load/vec4 v0x6000025e7d50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.12, 8;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0x6000025e7a80_0, 0, 32;
T_9.14 ;
    %load/vec4 v0x6000025e7a80_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_9.15, 5;
    %load/vec4 v0x6000025f8240_0;
    %load/vec4 v0x6000025e7a80_0;
    %subi 1, 0, 32;
    %part/s 1;
    %ix/load 5, 0, 0;
    %ix/getv/s 4, v0x6000025e7a80_0;
    %assign/vec4/off/d v0x6000025f8240_0, 4, 5;
    ; show_stmt_assign_vector: Get l-value for compressed -= operand
    %load/vec4 v0x6000025e7a80_0;
    %pushi/vec4 1, 0, 32;
    %sub;
    %store/vec4 v0x6000025e7a80_0, 0, 32;
    %jmp T_9.14;
T_9.15 ;
    %load/vec4 v0x6000025e78d0_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_9.16, 5;
    %ix/getv 4, v0x6000025e7960_0;
    %load/vec4a v0x6000025e7b10, 4;
    %split/vec4 32;
    %assign/vec4 v0x6000025e77b0_0, 0;
    %assign/vec4 v0x6000025e7720_0, 0;
    %load/vec4 v0x6000025e7960_0;
    %pad/u 64;
    %addi 1, 0, 64;
    %pushi/vec4 6, 0, 64;
    %mod;
    %pad/u 4;
    %assign/vec4 v0x6000025e7960_0, 0;
    %load/vec4 v0x6000025e78d0_0;
    %subi 1, 0, 4;
    %assign/vec4 v0x6000025e78d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x6000025f8240_0, 4, 5;
    %jmp T_9.17;
T_9.16 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x6000025f8240_0, 4, 5;
T_9.17 ;
T_9.12 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x13ce507f0;
T_10 ;
    %wait E_0x6000002d7840;
    %load/vec4 v0x6000025f90e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000025f8d80_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000025f8ea0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000025f9170_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000025f8fc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000025f9050_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000025f9200_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x6000025f8cf0_0;
    %assign/vec4 v0x6000025f8d80_0, 0;
    %load/vec4 v0x6000025f8e10_0;
    %assign/vec4 v0x6000025f8ea0_0, 0;
    %load/vec4 v0x6000025f8d80_0;
    %load/vec4 v0x6000025f8ea0_0;
    %store/vec4 v0x6000025f8630_0, 0, 32;
    %store/vec4 v0x6000025f85a0_0, 0, 32;
    %callf/vec4 TD_test_dynamic_alu_fixed.alu0.multiplier.core_multiplier.gen_1stage.multiplier.compute_mult, S_0x13ce52060;
    %split/vec4 1;
    %assign/vec4 v0x6000025f9200_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x6000025f9050_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x6000025f8fc0_0, 0;
    %assign/vec4 v0x6000025f9170_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x13ce58370;
T_11 ;
    %wait E_0x6000002d7840;
    %load/vec4 v0x6000025fa9a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x6000025fa1c0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x6000025fa250_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x6000025fa130_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x6000025fad00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000025fa6d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000025f9d40_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000025f9dd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000025fa490_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000025fa520_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000025fa5b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000025fa2e0_0, 0, 32;
T_11.2 ;
    %load/vec4 v0x6000025fa2e0_0;
    %pad/s 64;
    %cmpi/s 4, 0, 64;
    %jmp/0xz T_11.3, 5;
    %pushi/vec4 0, 0, 64;
    %ix/getv/s 3, v0x6000025fa2e0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000025fa370, 0, 4;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x6000025fa2e0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x6000025fa2e0_0, 0, 32;
    %jmp T_11.2;
T_11.3 ;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x6000025fabe0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_11.6, 9;
    %load/vec4 v0x6000025fa910_0;
    %and;
T_11.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.4, 8;
    %load/vec4 v0x6000025f9b90_0;
    %load/vec4 v0x6000025f9c20_0;
    %concat/vec4; draw_concat_vec4
    %ix/getv 3, v0x6000025fa250_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000025fa370, 0, 4;
    %load/vec4 v0x6000025fa250_0;
    %pad/u 64;
    %addi 1, 0, 64;
    %pushi/vec4 4, 0, 64;
    %mod;
    %pad/u 4;
    %assign/vec4 v0x6000025fa250_0, 0;
    %load/vec4 v0x6000025fa130_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x6000025fa130_0, 0;
T_11.4 ;
    %load/vec4 v0x6000025fad00_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_11.9, 9;
    %load/vec4 v0x6000025fa6d0_0;
    %nor/r;
    %and;
T_11.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.7, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000025fa6d0_0, 0;
    %load/vec4 v0x6000025f9e60_0;
    %assign/vec4 v0x6000025fa490_0, 0;
    %load/vec4 v0x6000025f9ef0_0;
    %assign/vec4 v0x6000025fa520_0, 0;
    %load/vec4 v0x6000025fa010_0;
    %assign/vec4 v0x6000025fa5b0_0, 0;
    %jmp T_11.8;
T_11.7 ;
    %load/vec4 v0x6000025faac0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.10, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000025fa6d0_0, 0;
T_11.10 ;
T_11.8 ;
    %load/vec4 v0x6000025fa7f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.12, 8;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x6000025fa2e0_0, 0, 32;
T_11.14 ;
    %load/vec4 v0x6000025fa2e0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_11.15, 5;
    %load/vec4 v0x6000025fad00_0;
    %load/vec4 v0x6000025fa2e0_0;
    %subi 1, 0, 32;
    %part/s 1;
    %ix/load 5, 0, 0;
    %ix/getv/s 4, v0x6000025fa2e0_0;
    %assign/vec4/off/d v0x6000025fad00_0, 4, 5;
    ; show_stmt_assign_vector: Get l-value for compressed -= operand
    %load/vec4 v0x6000025fa2e0_0;
    %pushi/vec4 1, 0, 32;
    %sub;
    %store/vec4 v0x6000025fa2e0_0, 0, 32;
    %jmp T_11.14;
T_11.15 ;
    %load/vec4 v0x6000025fa130_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_11.16, 5;
    %ix/getv 4, v0x6000025fa1c0_0;
    %load/vec4a v0x6000025fa370, 4;
    %split/vec4 32;
    %assign/vec4 v0x6000025f9dd0_0, 0;
    %assign/vec4 v0x6000025f9d40_0, 0;
    %load/vec4 v0x6000025fa1c0_0;
    %pad/u 64;
    %addi 1, 0, 64;
    %pushi/vec4 4, 0, 64;
    %mod;
    %pad/u 4;
    %assign/vec4 v0x6000025fa1c0_0, 0;
    %load/vec4 v0x6000025fa130_0;
    %subi 1, 0, 4;
    %assign/vec4 v0x6000025fa130_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x6000025fad00_0, 4, 5;
    %jmp T_11.17;
T_11.16 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x6000025fad00_0, 4, 5;
T_11.17 ;
T_11.12 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x13ce13560;
T_12 ;
    %wait E_0x6000002d7840;
    %load/vec4 v0x6000025fdb90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000025fd950_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000025fda70_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000025fdc20_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x6000025fd8c0_0;
    %assign/vec4 v0x6000025fd950_0, 0;
    %load/vec4 v0x6000025fd9e0_0;
    %assign/vec4 v0x6000025fda70_0, 0;
    %load/vec4 v0x6000025fd950_0;
    %load/vec4 v0x6000025fda70_0;
    %store/vec4 v0x6000025fd5f0_0, 0, 32;
    %store/vec4 v0x6000025fd560_0, 0, 32;
    %callf/vec4 TD_test_dynamic_alu_fixed.alu1.adder.core_adder.gen_1stage.adder.compute_sum, S_0x13ce136d0;
    %assign/vec4 v0x6000025fdc20_0, 0;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x13ce153e0;
T_13 ;
    %wait E_0x6000002d7840;
    %load/vec4 v0x6000025fed90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x6000025fe7f0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x6000025fe880_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x6000025fe760_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x6000025ff060_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000025feb50_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000025fe5b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000025fe640_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000025fe910_0, 0, 32;
T_13.2 ;
    %load/vec4 v0x6000025fe910_0;
    %pad/s 64;
    %cmpi/s 4, 0, 64;
    %jmp/0xz T_13.3, 5;
    %pushi/vec4 0, 0, 64;
    %ix/getv/s 3, v0x6000025fe910_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000025fe9a0, 0, 4;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x6000025fe910_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x6000025fe910_0, 0, 32;
    %jmp T_13.2;
T_13.3 ;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x6000025fef40_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_13.6, 9;
    %load/vec4 v0x6000025fed00_0;
    %and;
T_13.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.4, 8;
    %load/vec4 v0x6000025fe400_0;
    %load/vec4 v0x6000025fe490_0;
    %concat/vec4; draw_concat_vec4
    %ix/getv 3, v0x6000025fe880_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000025fe9a0, 0, 4;
    %load/vec4 v0x6000025fe880_0;
    %pad/u 64;
    %addi 1, 0, 64;
    %pushi/vec4 4, 0, 64;
    %mod;
    %pad/u 4;
    %assign/vec4 v0x6000025fe880_0, 0;
    %load/vec4 v0x6000025fe760_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x6000025fe760_0, 0;
T_13.4 ;
    %load/vec4 v0x6000025ff060_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_13.9, 9;
    %load/vec4 v0x6000025feb50_0;
    %nor/r;
    %and;
T_13.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.7, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000025feb50_0, 0;
    %jmp T_13.8;
T_13.7 ;
    %load/vec4 v0x6000025feeb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.10, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000025feb50_0, 0;
T_13.10 ;
T_13.8 ;
    %load/vec4 v0x6000025febe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.12, 8;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x6000025fe910_0, 0, 32;
T_13.14 ;
    %load/vec4 v0x6000025fe910_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_13.15, 5;
    %load/vec4 v0x6000025ff060_0;
    %load/vec4 v0x6000025fe910_0;
    %subi 1, 0, 32;
    %part/s 1;
    %ix/load 5, 0, 0;
    %ix/getv/s 4, v0x6000025fe910_0;
    %assign/vec4/off/d v0x6000025ff060_0, 4, 5;
    ; show_stmt_assign_vector: Get l-value for compressed -= operand
    %load/vec4 v0x6000025fe910_0;
    %pushi/vec4 1, 0, 32;
    %sub;
    %store/vec4 v0x6000025fe910_0, 0, 32;
    %jmp T_13.14;
T_13.15 ;
    %load/vec4 v0x6000025fe760_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_13.16, 5;
    %ix/getv 4, v0x6000025fe7f0_0;
    %load/vec4a v0x6000025fe9a0, 4;
    %split/vec4 32;
    %assign/vec4 v0x6000025fe640_0, 0;
    %assign/vec4 v0x6000025fe5b0_0, 0;
    %load/vec4 v0x6000025fe7f0_0;
    %pad/u 64;
    %addi 1, 0, 64;
    %pushi/vec4 4, 0, 64;
    %mod;
    %pad/u 4;
    %assign/vec4 v0x6000025fe7f0_0, 0;
    %load/vec4 v0x6000025fe760_0;
    %subi 1, 0, 4;
    %assign/vec4 v0x6000025fe760_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x6000025ff060_0, 4, 5;
    %jmp T_13.17;
T_13.16 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x6000025ff060_0, 4, 5;
T_13.17 ;
T_13.12 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x13ce19060;
T_14 ;
    %wait E_0x6000002d7840;
    %load/vec4 v0x6000025ffa80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000025ffc30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000025ff2a0_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x6000025ff720_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x6000025ff7b0_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x6000025ffe70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000025ffcc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000025ff330_0, 0;
    %pushi/vec4 0, 0, 48;
    %assign/vec4 v0x6000025ff9f0_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x6000025fff00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000025ffd50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000025ff3c0_0, 0;
    %pushi/vec4 0, 0, 48;
    %assign/vec4 v0x6000025ff960_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x6000025ff570_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000025ffde0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000025ff450_0, 0;
    %pushi/vec4 0, 0, 23;
    %assign/vec4 v0x6000025ff690_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000025ff600_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000025ff8d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000025f0090_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000025ffb10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000025ff4e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000025ff840_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000025f0000_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x6000025ff0f0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x6000025ff180_0;
    %parti/s 1, 31, 6;
    %xor;
    %assign/vec4 v0x6000025ffc30_0, 0;
    %load/vec4 v0x6000025ff0f0_0;
    %parti/s 8, 23, 6;
    %and/r;
    %load/vec4 v0x6000025ff180_0;
    %parti/s 8, 23, 6;
    %and/r;
    %or;
    %assign/vec4 v0x6000025ff2a0_0, 0;
    %load/vec4 v0x6000025ff0f0_0;
    %parti/s 8, 23, 6;
    %or/r;
    %flag_set/vec4 8;
    %jmp/0 T_14.2, 8;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x6000025ff0f0_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_14.3, 8;
T_14.2 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x6000025ff0f0_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_14.3, 8;
 ; End of false expr.
    %blend;
T_14.3;
    %assign/vec4 v0x6000025ff720_0, 0;
    %load/vec4 v0x6000025ff180_0;
    %parti/s 8, 23, 6;
    %or/r;
    %flag_set/vec4 8;
    %jmp/0 T_14.4, 8;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x6000025ff180_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_14.5, 8;
T_14.4 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x6000025ff180_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_14.5, 8;
 ; End of false expr.
    %blend;
T_14.5;
    %assign/vec4 v0x6000025ff7b0_0, 0;
    %load/vec4 v0x6000025ff0f0_0;
    %parti/s 8, 23, 6;
    %pad/u 9;
    %load/vec4 v0x6000025ff180_0;
    %parti/s 8, 23, 6;
    %pad/u 9;
    %add;
    %assign/vec4 v0x6000025ffe70_0, 0;
    %load/vec4 v0x6000025ffc30_0;
    %assign/vec4 v0x6000025ffcc0_0, 0;
    %load/vec4 v0x6000025ff2a0_0;
    %assign/vec4 v0x6000025ff330_0, 0;
    %load/vec4 v0x6000025ff720_0;
    %pad/u 48;
    %load/vec4 v0x6000025ff7b0_0;
    %pad/u 48;
    %mul;
    %assign/vec4 v0x6000025ff9f0_0, 0;
    %load/vec4 v0x6000025ffe70_0;
    %assign/vec4 v0x6000025fff00_0, 0;
    %load/vec4 v0x6000025ffcc0_0;
    %assign/vec4 v0x6000025ffd50_0, 0;
    %load/vec4 v0x6000025ff330_0;
    %assign/vec4 v0x6000025ff3c0_0, 0;
    %load/vec4 v0x6000025ff9f0_0;
    %parti/s 1, 47, 7;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.6, 8;
    %load/vec4 v0x6000025ff9f0_0;
    %assign/vec4 v0x6000025ff960_0, 0;
    %load/vec4 v0x6000025fff00_0;
    %addi 386, 0, 9;
    %assign/vec4 v0x6000025ff570_0, 0;
    %jmp T_14.7;
T_14.6 ;
    %load/vec4 v0x6000025ff9f0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0x6000025ff960_0, 0;
    %load/vec4 v0x6000025fff00_0;
    %subi 127, 0, 9;
    %assign/vec4 v0x6000025ff570_0, 0;
T_14.7 ;
    %load/vec4 v0x6000025ffd50_0;
    %assign/vec4 v0x6000025ffde0_0, 0;
    %load/vec4 v0x6000025ff3c0_0;
    %assign/vec4 v0x6000025ff450_0, 0;
    %load/vec4 v0x6000025ff960_0;
    %parti/s 23, 0, 2;
    %or/r;
    %store/vec4 v0x6000025ffba0_0, 0, 1;
    %load/vec4 v0x6000025ff960_0;
    %parti/s 23, 24, 6;
    %load/vec4 v0x6000025ff960_0;
    %parti/s 1, 23, 6;
    %pad/u 23;
    %load/vec4 v0x6000025ffba0_0;
    %pad/u 23;
    %and;
    %add;
    %assign/vec4 v0x6000025ff690_0, 0;
    %load/vec4 v0x6000025ff570_0;
    %parti/s 8, 0, 2;
    %assign/vec4 v0x6000025ff600_0, 0;
    %load/vec4 v0x6000025ff570_0;
    %parti/s 1, 8, 5;
    %load/vec4 v0x6000025ff3c0_0;
    %nor/r;
    %and;
    %load/vec4 v0x6000025ff570_0;
    %parti/s 1, 7, 4;
    %nor/r;
    %and;
    %assign/vec4 v0x6000025ff8d0_0, 0;
    %load/vec4 v0x6000025ff570_0;
    %parti/s 1, 8, 5;
    %load/vec4 v0x6000025ff3c0_0;
    %nor/r;
    %and;
    %load/vec4 v0x6000025ff570_0;
    %parti/s 1, 7, 4;
    %and;
    %assign/vec4 v0x6000025f0090_0, 0;
    %load/vec4 v0x6000025ff450_0;
    %flag_set/vec4 8;
    %jmp/0 T_14.8, 8;
    %load/vec4 v0x6000025ffde0_0;
    %concati/vec4 0, 0, 31;
    %jmp/1 T_14.9, 8;
T_14.8 ; End of true expr.
    %load/vec4 v0x6000025ff8d0_0;
    %flag_set/vec4 9;
    %jmp/0 T_14.10, 9;
    %load/vec4 v0x6000025ffde0_0;
    %concati/vec4 255, 0, 8;
    %concati/vec4 0, 0, 23;
    %jmp/1 T_14.11, 9;
T_14.10 ; End of true expr.
    %load/vec4 v0x6000025f0090_0;
    %flag_set/vec4 10;
    %jmp/0 T_14.12, 10;
    %load/vec4 v0x6000025ffde0_0;
    %concati/vec4 0, 0, 31;
    %jmp/1 T_14.13, 10;
T_14.12 ; End of true expr.
    %load/vec4 v0x6000025ffde0_0;
    %load/vec4 v0x6000025ff600_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x6000025ff690_0;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_14.13, 10;
 ; End of false expr.
    %blend;
T_14.13;
    %jmp/0 T_14.11, 9;
 ; End of false expr.
    %blend;
T_14.11;
    %jmp/0 T_14.9, 8;
 ; End of false expr.
    %blend;
T_14.9;
    %assign/vec4 v0x6000025ffb10_0, 0;
    %load/vec4 v0x6000025ff450_0;
    %assign/vec4 v0x6000025ff4e0_0, 0;
    %load/vec4 v0x6000025ff8d0_0;
    %assign/vec4 v0x6000025ff840_0, 0;
    %load/vec4 v0x6000025f0090_0;
    %assign/vec4 v0x6000025f0000_0, 0;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x13ce128b0;
T_15 ;
    %wait E_0x6000002d7840;
    %load/vec4 v0x6000025f1830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x6000025f1050_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x6000025f10e0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x6000025f0fc0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x6000025f1b90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000025f1560_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000025f0bd0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000025f0c60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000025f1320_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000025f13b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000025f1440_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000025f1170_0, 0, 32;
T_15.2 ;
    %load/vec4 v0x6000025f1170_0;
    %pad/s 64;
    %cmpi/s 8, 0, 64;
    %jmp/0xz T_15.3, 5;
    %pushi/vec4 0, 0, 64;
    %ix/getv/s 3, v0x6000025f1170_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000025f1200, 0, 4;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x6000025f1170_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x6000025f1170_0, 0, 32;
    %jmp T_15.2;
T_15.3 ;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x6000025f1a70_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_15.6, 9;
    %load/vec4 v0x6000025f17a0_0;
    %and;
T_15.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.4, 8;
    %load/vec4 v0x6000025f0a20_0;
    %load/vec4 v0x6000025f0ab0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x6000025f10e0_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000025f1200, 0, 4;
    %load/vec4 v0x6000025f10e0_0;
    %pad/u 64;
    %addi 1, 0, 64;
    %pushi/vec4 8, 0, 64;
    %mod;
    %pad/u 4;
    %assign/vec4 v0x6000025f10e0_0, 0;
    %load/vec4 v0x6000025f0fc0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x6000025f0fc0_0, 0;
T_15.4 ;
    %load/vec4 v0x6000025f1b90_0;
    %parti/s 1, 4, 4;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_15.9, 9;
    %load/vec4 v0x6000025f1560_0;
    %nor/r;
    %and;
T_15.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.7, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000025f1560_0, 0;
    %load/vec4 v0x6000025f0cf0_0;
    %assign/vec4 v0x6000025f1320_0, 0;
    %load/vec4 v0x6000025f0d80_0;
    %assign/vec4 v0x6000025f13b0_0, 0;
    %load/vec4 v0x6000025f0ea0_0;
    %assign/vec4 v0x6000025f1440_0, 0;
    %jmp T_15.8;
T_15.7 ;
    %load/vec4 v0x6000025f1950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.10, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000025f1560_0, 0;
T_15.10 ;
T_15.8 ;
    %load/vec4 v0x6000025f1680_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.12, 8;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x6000025f1170_0, 0, 32;
T_15.14 ;
    %load/vec4 v0x6000025f1170_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_15.15, 5;
    %load/vec4 v0x6000025f1b90_0;
    %load/vec4 v0x6000025f1170_0;
    %subi 1, 0, 32;
    %part/s 1;
    %ix/load 5, 0, 0;
    %ix/getv/s 4, v0x6000025f1170_0;
    %assign/vec4/off/d v0x6000025f1b90_0, 4, 5;
    ; show_stmt_assign_vector: Get l-value for compressed -= operand
    %load/vec4 v0x6000025f1170_0;
    %pushi/vec4 1, 0, 32;
    %sub;
    %store/vec4 v0x6000025f1170_0, 0, 32;
    %jmp T_15.14;
T_15.15 ;
    %load/vec4 v0x6000025f0fc0_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_15.16, 5;
    %load/vec4 v0x6000025f1050_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x6000025f1200, 4;
    %split/vec4 32;
    %assign/vec4 v0x6000025f0c60_0, 0;
    %assign/vec4 v0x6000025f0bd0_0, 0;
    %load/vec4 v0x6000025f1050_0;
    %pad/u 64;
    %addi 1, 0, 64;
    %pushi/vec4 8, 0, 64;
    %mod;
    %pad/u 4;
    %assign/vec4 v0x6000025f1050_0, 0;
    %load/vec4 v0x6000025f0fc0_0;
    %subi 1, 0, 4;
    %assign/vec4 v0x6000025f0fc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x6000025f1b90_0, 4, 5;
    %jmp T_15.17;
T_15.16 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x6000025f1b90_0, 4, 5;
T_15.17 ;
T_15.12 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x13ce603a0;
T_16 ;
    %wait E_0x6000002d7840;
    %load/vec4 v0x6000025f4750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000025f3f00_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000025f4090_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000025f4360_0, 0;
    %pushi/vec4 0, 0, 23;
    %assign/vec4 v0x6000025f4480_0, 0;
    %pushi/vec4 0, 0, 23;
    %assign/vec4 v0x6000025f45a0_0, 0;
    %pushi/vec4 0, 0, 23;
    %assign/vec4 v0x6000025f4b40_0, 0;
    %pushi/vec4 0, 0, 23;
    %assign/vec4 v0x6000025f42d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000025f4900_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000025f4a20_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x6000025f3d50_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000025f43f0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000025f4000_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000025f4120_0, 0;
    %pushi/vec4 0, 0, 23;
    %assign/vec4 v0x6000025f4510_0, 0;
    %pushi/vec4 0, 0, 23;
    %assign/vec4 v0x6000025f4630_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000025f4990_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000025f4ab0_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x6000025f46c0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000025f41b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000025f4240_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000025f4870_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000025f47e0_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x6000025f3cc0_0;
    %parti/s 1, 31, 6;
    %assign/vec4 v0x6000025f4900_0, 0;
    %load/vec4 v0x6000025f3de0_0;
    %parti/s 1, 31, 6;
    %assign/vec4 v0x6000025f4a20_0, 0;
    %load/vec4 v0x6000025f3cc0_0;
    %parti/s 8, 23, 6;
    %assign/vec4 v0x6000025f3f00_0, 0;
    %load/vec4 v0x6000025f3de0_0;
    %parti/s 8, 23, 6;
    %assign/vec4 v0x6000025f4090_0, 0;
    %load/vec4 v0x6000025f3cc0_0;
    %parti/s 23, 0, 2;
    %assign/vec4 v0x6000025f4480_0, 0;
    %load/vec4 v0x6000025f3de0_0;
    %parti/s 23, 0, 2;
    %assign/vec4 v0x6000025f45a0_0, 0;
    %load/vec4 v0x6000025f3de0_0;
    %parti/s 8, 23, 6;
    %load/vec4 v0x6000025f3cc0_0;
    %parti/s 8, 23, 6;
    %cmp/u;
    %jmp/0xz  T_16.2, 5;
    %load/vec4 v0x6000025f3cc0_0;
    %parti/s 8, 23, 6;
    %assign/vec4 v0x6000025f4360_0, 0;
    %load/vec4 v0x6000025f3cc0_0;
    %parti/s 8, 23, 6;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_16.4, 8;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x6000025f3cc0_0;
    %parti/s 22, 1, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_16.5, 8;
T_16.4 ; End of true expr.
    %load/vec4 v0x6000025f3cc0_0;
    %parti/s 23, 0, 2;
    %jmp/0 T_16.5, 8;
 ; End of false expr.
    %blend;
T_16.5;
    %assign/vec4 v0x6000025f42d0_0, 0;
    %load/vec4 v0x6000025f3de0_0;
    %parti/s 8, 23, 6;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_16.6, 8;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x6000025f3de0_0;
    %parti/s 22, 1, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_16.7, 8;
T_16.6 ; End of true expr.
    %load/vec4 v0x6000025f3de0_0;
    %parti/s 23, 0, 2;
    %jmp/0 T_16.7, 8;
 ; End of false expr.
    %blend;
T_16.7;
    %load/vec4 v0x6000025f3cc0_0;
    %parti/s 8, 23, 6;
    %load/vec4 v0x6000025f3de0_0;
    %parti/s 8, 23, 6;
    %sub;
    %ix/vec4 4;
    %shiftr 4;
    %assign/vec4 v0x6000025f4b40_0, 0;
    %jmp T_16.3;
T_16.2 ;
    %load/vec4 v0x6000025f3de0_0;
    %parti/s 8, 23, 6;
    %assign/vec4 v0x6000025f4360_0, 0;
    %load/vec4 v0x6000025f3de0_0;
    %parti/s 8, 23, 6;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_16.8, 8;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x6000025f3de0_0;
    %parti/s 22, 1, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_16.9, 8;
T_16.8 ; End of true expr.
    %load/vec4 v0x6000025f3de0_0;
    %parti/s 23, 0, 2;
    %jmp/0 T_16.9, 8;
 ; End of false expr.
    %blend;
T_16.9;
    %assign/vec4 v0x6000025f42d0_0, 0;
    %load/vec4 v0x6000025f3cc0_0;
    %parti/s 8, 23, 6;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_16.10, 8;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x6000025f3cc0_0;
    %parti/s 22, 1, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_16.11, 8;
T_16.10 ; End of true expr.
    %load/vec4 v0x6000025f3cc0_0;
    %parti/s 23, 0, 2;
    %jmp/0 T_16.11, 8;
 ; End of false expr.
    %blend;
T_16.11;
    %load/vec4 v0x6000025f3de0_0;
    %parti/s 8, 23, 6;
    %load/vec4 v0x6000025f3cc0_0;
    %parti/s 8, 23, 6;
    %sub;
    %ix/vec4 4;
    %shiftr 4;
    %assign/vec4 v0x6000025f4b40_0, 0;
T_16.3 ;
    %load/vec4 v0x6000025f4900_0;
    %assign/vec4 v0x6000025f4990_0, 0;
    %load/vec4 v0x6000025f4a20_0;
    %assign/vec4 v0x6000025f4ab0_0, 0;
    %load/vec4 v0x6000025f3f00_0;
    %assign/vec4 v0x6000025f4000_0, 0;
    %load/vec4 v0x6000025f4090_0;
    %assign/vec4 v0x6000025f4120_0, 0;
    %load/vec4 v0x6000025f4480_0;
    %assign/vec4 v0x6000025f4510_0, 0;
    %load/vec4 v0x6000025f45a0_0;
    %assign/vec4 v0x6000025f4630_0, 0;
    %load/vec4 v0x6000025f4360_0;
    %assign/vec4 v0x6000025f43f0_0, 0;
    %load/vec4 v0x6000025f4900_0;
    %load/vec4 v0x6000025f4a20_0;
    %cmp/e;
    %jmp/0xz  T_16.12, 4;
    %load/vec4 v0x6000025f42d0_0;
    %pad/u 24;
    %load/vec4 v0x6000025f4b40_0;
    %pad/u 24;
    %add;
    %assign/vec4 v0x6000025f3d50_0, 0;
    %jmp T_16.13;
T_16.12 ;
    %load/vec4 v0x6000025f42d0_0;
    %pad/u 24;
    %load/vec4 v0x6000025f4b40_0;
    %pad/u 24;
    %sub;
    %assign/vec4 v0x6000025f3d50_0, 0;
T_16.13 ;
    %load/vec4 v0x6000025f3d50_0;
    %parti/s 1, 23, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.14, 8;
    %load/vec4 v0x6000025f3d50_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %assign/vec4 v0x6000025f46c0_0, 0;
    %load/vec4 v0x6000025f43f0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x6000025f41b0_0, 0;
    %jmp T_16.15;
T_16.14 ;
    %load/vec4 v0x6000025f3d50_0;
    %parti/s 1, 22, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.16, 8;
    %load/vec4 v0x6000025f3d50_0;
    %assign/vec4 v0x6000025f46c0_0, 0;
    %load/vec4 v0x6000025f43f0_0;
    %assign/vec4 v0x6000025f41b0_0, 0;
    %jmp T_16.17;
T_16.16 ;
    %fork t_1, S_0x13ce59f20;
    %jmp t_0;
    .scope S_0x13ce59f20;
t_1 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x6000025f3c30_0, 0, 5;
    %load/vec4 v0x6000025f3d50_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_16.18, 4;
T_16.20 ;
    %load/vec4 v0x6000025f3d50_0;
    %pushi/vec4 22, 0, 32;
    %load/vec4 v0x6000025f3c30_0;
    %pad/u 32;
    %sub;
    %part/u 1;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_16.22, 9;
    %load/vec4 v0x6000025f3c30_0;
    %pad/u 32;
    %cmpi/u 23, 0, 32;
    %flag_get/vec4 5;
    %and;
T_16.22;
    %flag_set/vec4 8;
    %jmp/0xz T_16.21, 8;
    %load/vec4 v0x6000025f3c30_0;
    %addi 1, 0, 5;
    %store/vec4 v0x6000025f3c30_0, 0, 5;
    %jmp T_16.20;
T_16.21 ;
    %load/vec4 v0x6000025f3d50_0;
    %ix/getv 4, v0x6000025f3c30_0;
    %shiftl 4;
    %assign/vec4 v0x6000025f46c0_0, 0;
    %load/vec4 v0x6000025f43f0_0;
    %load/vec4 v0x6000025f3c30_0;
    %pad/u 8;
    %sub;
    %assign/vec4 v0x6000025f41b0_0, 0;
    %jmp T_16.19;
T_16.18 ;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x6000025f46c0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000025f41b0_0, 0;
T_16.19 ;
    %end;
    .scope S_0x13ce603a0;
t_0 %join;
T_16.17 ;
T_16.15 ;
    %load/vec4 v0x6000025f4990_0;
    %load/vec4 v0x6000025f4ab0_0;
    %cmp/e;
    %jmp/0xz  T_16.23, 4;
    %load/vec4 v0x6000025f4990_0;
    %assign/vec4 v0x6000025f4240_0, 0;
    %jmp T_16.24;
T_16.23 ;
    %load/vec4 v0x6000025f4120_0;
    %load/vec4 v0x6000025f4000_0;
    %cmp/u;
    %jmp/0xz  T_16.25, 5;
    %load/vec4 v0x6000025f4990_0;
    %assign/vec4 v0x6000025f4240_0, 0;
    %jmp T_16.26;
T_16.25 ;
    %load/vec4 v0x6000025f4000_0;
    %load/vec4 v0x6000025f4120_0;
    %cmp/u;
    %jmp/0xz  T_16.27, 5;
    %load/vec4 v0x6000025f4ab0_0;
    %assign/vec4 v0x6000025f4240_0, 0;
    %jmp T_16.28;
T_16.27 ;
    %load/vec4 v0x6000025f4630_0;
    %load/vec4 v0x6000025f4510_0;
    %cmp/u;
    %jmp/0xz  T_16.29, 5;
    %load/vec4 v0x6000025f4990_0;
    %assign/vec4 v0x6000025f4240_0, 0;
    %jmp T_16.30;
T_16.29 ;
    %load/vec4 v0x6000025f4ab0_0;
    %assign/vec4 v0x6000025f4240_0, 0;
T_16.30 ;
T_16.28 ;
T_16.26 ;
T_16.24 ;
    %load/vec4 v0x6000025f4240_0;
    %load/vec4 v0x6000025f41b0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x6000025f46c0_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x6000025f4870_0, 0;
    %load/vec4 v0x6000025f4870_0;
    %assign/vec4 v0x6000025f47e0_0, 0;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x13ce66540;
T_17 ;
    %wait E_0x6000002d7840;
    %load/vec4 v0x6000025f5cb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x6000025f5710_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x6000025f57a0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x6000025f5680_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x6000025f5f80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000025f5a70_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000025f54d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000025f5560_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000025f5830_0, 0, 32;
T_17.2 ;
    %load/vec4 v0x6000025f5830_0;
    %pad/s 64;
    %cmpi/s 8, 0, 64;
    %jmp/0xz T_17.3, 5;
    %pushi/vec4 0, 0, 64;
    %ix/getv/s 3, v0x6000025f5830_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000025f58c0, 0, 4;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x6000025f5830_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x6000025f5830_0, 0, 32;
    %jmp T_17.2;
T_17.3 ;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x6000025f5e60_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_17.6, 9;
    %load/vec4 v0x6000025f5c20_0;
    %and;
T_17.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.4, 8;
    %load/vec4 v0x6000025f5320_0;
    %load/vec4 v0x6000025f53b0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x6000025f57a0_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000025f58c0, 0, 4;
    %load/vec4 v0x6000025f57a0_0;
    %pad/u 64;
    %addi 1, 0, 64;
    %pushi/vec4 8, 0, 64;
    %mod;
    %pad/u 4;
    %assign/vec4 v0x6000025f57a0_0, 0;
    %load/vec4 v0x6000025f5680_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x6000025f5680_0, 0;
T_17.4 ;
    %load/vec4 v0x6000025f5f80_0;
    %parti/s 1, 4, 4;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_17.9, 9;
    %load/vec4 v0x6000025f5a70_0;
    %nor/r;
    %and;
T_17.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.7, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000025f5a70_0, 0;
    %jmp T_17.8;
T_17.7 ;
    %load/vec4 v0x6000025f5dd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.10, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000025f5a70_0, 0;
T_17.10 ;
T_17.8 ;
    %load/vec4 v0x6000025f5b00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.12, 8;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x6000025f5830_0, 0, 32;
T_17.14 ;
    %load/vec4 v0x6000025f5830_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_17.15, 5;
    %load/vec4 v0x6000025f5f80_0;
    %load/vec4 v0x6000025f5830_0;
    %subi 1, 0, 32;
    %part/s 1;
    %ix/load 5, 0, 0;
    %ix/getv/s 4, v0x6000025f5830_0;
    %assign/vec4/off/d v0x6000025f5f80_0, 4, 5;
    ; show_stmt_assign_vector: Get l-value for compressed -= operand
    %load/vec4 v0x6000025f5830_0;
    %pushi/vec4 1, 0, 32;
    %sub;
    %store/vec4 v0x6000025f5830_0, 0, 32;
    %jmp T_17.14;
T_17.15 ;
    %load/vec4 v0x6000025f5680_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_17.16, 5;
    %load/vec4 v0x6000025f5710_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x6000025f58c0, 4;
    %split/vec4 32;
    %assign/vec4 v0x6000025f5560_0, 0;
    %assign/vec4 v0x6000025f54d0_0, 0;
    %load/vec4 v0x6000025f5710_0;
    %pad/u 64;
    %addi 1, 0, 64;
    %pushi/vec4 8, 0, 64;
    %mod;
    %pad/u 4;
    %assign/vec4 v0x6000025f5710_0, 0;
    %load/vec4 v0x6000025f5680_0;
    %subi 1, 0, 4;
    %assign/vec4 v0x6000025f5680_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x6000025f5f80_0, 4, 5;
    %jmp T_17.17;
T_17.16 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x6000025f5f80_0, 4, 5;
T_17.17 ;
T_17.12 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x13ce54850;
T_18 ;
    %wait E_0x6000002d7840;
    %load/vec4 v0x6000025f6d90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000025f6eb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000025f69a0_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x6000025f6b50_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x6000025f6be0_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x6000025f6fd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000025f6f40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000025f6a30_0, 0;
    %pushi/vec4 0, 0, 48;
    %assign/vec4 v0x6000025f6d00_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x6000025f7060_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000025f6e20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000025f6ac0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000025f6c70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000025f70f0_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x6000025f67f0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x6000025f6880_0;
    %parti/s 1, 31, 6;
    %xor;
    %assign/vec4 v0x6000025f6eb0_0, 0;
    %load/vec4 v0x6000025f67f0_0;
    %parti/s 8, 23, 6;
    %and/r;
    %load/vec4 v0x6000025f6880_0;
    %parti/s 8, 23, 6;
    %and/r;
    %or;
    %assign/vec4 v0x6000025f69a0_0, 0;
    %load/vec4 v0x6000025f67f0_0;
    %parti/s 8, 23, 6;
    %or/r;
    %flag_set/vec4 8;
    %jmp/0 T_18.2, 8;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x6000025f67f0_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_18.3, 8;
T_18.2 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x6000025f67f0_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_18.3, 8;
 ; End of false expr.
    %blend;
T_18.3;
    %assign/vec4 v0x6000025f6b50_0, 0;
    %load/vec4 v0x6000025f6880_0;
    %parti/s 8, 23, 6;
    %or/r;
    %flag_set/vec4 8;
    %jmp/0 T_18.4, 8;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x6000025f6880_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_18.5, 8;
T_18.4 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x6000025f6880_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_18.5, 8;
 ; End of false expr.
    %blend;
T_18.5;
    %assign/vec4 v0x6000025f6be0_0, 0;
    %load/vec4 v0x6000025f67f0_0;
    %parti/s 8, 23, 6;
    %pad/u 9;
    %load/vec4 v0x6000025f6880_0;
    %parti/s 8, 23, 6;
    %pad/u 9;
    %add;
    %assign/vec4 v0x6000025f6fd0_0, 0;
    %load/vec4 v0x6000025f6eb0_0;
    %assign/vec4 v0x6000025f6f40_0, 0;
    %load/vec4 v0x6000025f69a0_0;
    %assign/vec4 v0x6000025f6a30_0, 0;
    %load/vec4 v0x6000025f6b50_0;
    %pad/u 48;
    %load/vec4 v0x6000025f6be0_0;
    %pad/u 48;
    %mul;
    %assign/vec4 v0x6000025f6d00_0, 0;
    %load/vec4 v0x6000025f6fd0_0;
    %assign/vec4 v0x6000025f7060_0, 0;
    %load/vec4 v0x6000025f6f40_0;
    %load/vec4 v0x6000025f6a30_0;
    %load/vec4 v0x6000025f6d00_0;
    %load/vec4 v0x6000025f7060_0;
    %store/vec4 v0x6000025f66d0_0, 0, 9;
    %store/vec4 v0x6000025f6370_0, 0, 48;
    %store/vec4 v0x6000025f6010_0, 0, 1;
    %store/vec4 v0x6000025f6640_0, 0, 1;
    %callf/vec4 TD_test_dynamic_alu_fixed.alu2.multiplier.core_multiplier.gen_2stage.multiplier.form_result, S_0x13ce549c0;
    %split/vec4 1;
    %assign/vec4 v0x6000025f70f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x6000025f6c70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x6000025f6ac0_0, 0;
    %assign/vec4 v0x6000025f6e20_0, 0;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x13ce5a090;
T_19 ;
    %wait E_0x6000002d7840;
    %load/vec4 v0x6000025c8900_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x6000025c8120_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x6000025c81b0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x6000025c8090_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x6000025c8c60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000025c8630_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000025f7c30_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000025f7cc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000025c83f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000025c8480_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000025c8510_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000025c8240_0, 0, 32;
T_19.2 ;
    %load/vec4 v0x6000025c8240_0;
    %pad/s 64;
    %cmpi/s 4, 0, 64;
    %jmp/0xz T_19.3, 5;
    %pushi/vec4 0, 0, 64;
    %ix/getv/s 3, v0x6000025c8240_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000025c82d0, 0, 4;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x6000025c8240_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x6000025c8240_0, 0, 32;
    %jmp T_19.2;
T_19.3 ;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x6000025c8b40_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_19.6, 9;
    %load/vec4 v0x6000025c8870_0;
    %and;
T_19.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.4, 8;
    %load/vec4 v0x6000025f7a80_0;
    %load/vec4 v0x6000025f7b10_0;
    %concat/vec4; draw_concat_vec4
    %ix/getv 3, v0x6000025c81b0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000025c82d0, 0, 4;
    %load/vec4 v0x6000025c81b0_0;
    %pad/u 64;
    %addi 1, 0, 64;
    %pushi/vec4 4, 0, 64;
    %mod;
    %pad/u 4;
    %assign/vec4 v0x6000025c81b0_0, 0;
    %load/vec4 v0x6000025c8090_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x6000025c8090_0, 0;
T_19.4 ;
    %load/vec4 v0x6000025c8c60_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_19.9, 9;
    %load/vec4 v0x6000025c8630_0;
    %nor/r;
    %and;
T_19.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.7, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000025c8630_0, 0;
    %load/vec4 v0x6000025f7d50_0;
    %assign/vec4 v0x6000025c83f0_0, 0;
    %load/vec4 v0x6000025f7de0_0;
    %assign/vec4 v0x6000025c8480_0, 0;
    %load/vec4 v0x6000025f7f00_0;
    %assign/vec4 v0x6000025c8510_0, 0;
    %jmp T_19.8;
T_19.7 ;
    %load/vec4 v0x6000025c8a20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.10, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000025c8630_0, 0;
T_19.10 ;
T_19.8 ;
    %load/vec4 v0x6000025c8750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.12, 8;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x6000025c8240_0, 0, 32;
T_19.14 ;
    %load/vec4 v0x6000025c8240_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_19.15, 5;
    %load/vec4 v0x6000025c8c60_0;
    %load/vec4 v0x6000025c8240_0;
    %subi 1, 0, 32;
    %part/s 1;
    %ix/load 5, 0, 0;
    %ix/getv/s 4, v0x6000025c8240_0;
    %assign/vec4/off/d v0x6000025c8c60_0, 4, 5;
    ; show_stmt_assign_vector: Get l-value for compressed -= operand
    %load/vec4 v0x6000025c8240_0;
    %pushi/vec4 1, 0, 32;
    %sub;
    %store/vec4 v0x6000025c8240_0, 0, 32;
    %jmp T_19.14;
T_19.15 ;
    %load/vec4 v0x6000025c8090_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_19.16, 5;
    %ix/getv 4, v0x6000025c8120_0;
    %load/vec4a v0x6000025c82d0, 4;
    %split/vec4 32;
    %assign/vec4 v0x6000025f7cc0_0, 0;
    %assign/vec4 v0x6000025f7c30_0, 0;
    %load/vec4 v0x6000025c8120_0;
    %pad/u 64;
    %addi 1, 0, 64;
    %pushi/vec4 4, 0, 64;
    %mod;
    %pad/u 4;
    %assign/vec4 v0x6000025c8120_0, 0;
    %load/vec4 v0x6000025c8090_0;
    %subi 1, 0, 4;
    %assign/vec4 v0x6000025c8090_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x6000025c8c60_0, 4, 5;
    %jmp T_19.17;
T_19.16 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x6000025c8c60_0, 4, 5;
T_19.17 ;
T_19.12 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x13ce60e70;
T_20 ;
    %wait E_0x6000002d7840;
    %load/vec4 v0x6000025cbde0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000025cb7b0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000025cb8d0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000025cba80_0, 0;
    %pushi/vec4 0, 0, 23;
    %assign/vec4 v0x6000025cbba0_0, 0;
    %pushi/vec4 0, 0, 23;
    %assign/vec4 v0x6000025cbcc0_0, 0;
    %pushi/vec4 0, 0, 23;
    %assign/vec4 v0x6000025cc240_0, 0;
    %pushi/vec4 0, 0, 23;
    %assign/vec4 v0x6000025cb9f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000025cbf00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000025cc090_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x6000025cc1b0_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x6000025cb600_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000025cbb10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000025cc000_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000025cc120_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000025cb840_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000025cb960_0, 0;
    %pushi/vec4 0, 0, 23;
    %assign/vec4 v0x6000025cbc30_0, 0;
    %pushi/vec4 0, 0, 23;
    %assign/vec4 v0x6000025cbd50_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000025cbe70_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0x6000025cb570_0;
    %parti/s 1, 31, 6;
    %assign/vec4 v0x6000025cbf00_0, 0;
    %load/vec4 v0x6000025cb690_0;
    %parti/s 1, 31, 6;
    %assign/vec4 v0x6000025cc090_0, 0;
    %load/vec4 v0x6000025cb570_0;
    %parti/s 8, 23, 6;
    %assign/vec4 v0x6000025cb7b0_0, 0;
    %load/vec4 v0x6000025cb690_0;
    %parti/s 8, 23, 6;
    %assign/vec4 v0x6000025cb8d0_0, 0;
    %load/vec4 v0x6000025cb570_0;
    %parti/s 23, 0, 2;
    %assign/vec4 v0x6000025cbba0_0, 0;
    %load/vec4 v0x6000025cb690_0;
    %parti/s 23, 0, 2;
    %assign/vec4 v0x6000025cbcc0_0, 0;
    %load/vec4 v0x6000025cb690_0;
    %parti/s 8, 23, 6;
    %load/vec4 v0x6000025cb570_0;
    %parti/s 8, 23, 6;
    %cmp/u;
    %jmp/0xz  T_20.2, 5;
    %load/vec4 v0x6000025cb570_0;
    %parti/s 8, 23, 6;
    %assign/vec4 v0x6000025cba80_0, 0;
    %load/vec4 v0x6000025cb570_0;
    %parti/s 8, 23, 6;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_20.4, 8;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x6000025cb570_0;
    %parti/s 22, 1, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_20.5, 8;
T_20.4 ; End of true expr.
    %load/vec4 v0x6000025cb570_0;
    %parti/s 23, 0, 2;
    %jmp/0 T_20.5, 8;
 ; End of false expr.
    %blend;
T_20.5;
    %assign/vec4 v0x6000025cb9f0_0, 0;
    %load/vec4 v0x6000025cb690_0;
    %parti/s 8, 23, 6;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_20.6, 8;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x6000025cb690_0;
    %parti/s 22, 1, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_20.7, 8;
T_20.6 ; End of true expr.
    %load/vec4 v0x6000025cb690_0;
    %parti/s 23, 0, 2;
    %jmp/0 T_20.7, 8;
 ; End of false expr.
    %blend;
T_20.7;
    %load/vec4 v0x6000025cb570_0;
    %parti/s 8, 23, 6;
    %load/vec4 v0x6000025cb690_0;
    %parti/s 8, 23, 6;
    %sub;
    %ix/vec4 4;
    %shiftr 4;
    %assign/vec4 v0x6000025cc240_0, 0;
    %jmp T_20.3;
T_20.2 ;
    %load/vec4 v0x6000025cb690_0;
    %parti/s 8, 23, 6;
    %assign/vec4 v0x6000025cba80_0, 0;
    %load/vec4 v0x6000025cb690_0;
    %parti/s 8, 23, 6;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_20.8, 8;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x6000025cb690_0;
    %parti/s 22, 1, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_20.9, 8;
T_20.8 ; End of true expr.
    %load/vec4 v0x6000025cb690_0;
    %parti/s 23, 0, 2;
    %jmp/0 T_20.9, 8;
 ; End of false expr.
    %blend;
T_20.9;
    %assign/vec4 v0x6000025cb9f0_0, 0;
    %load/vec4 v0x6000025cb570_0;
    %parti/s 8, 23, 6;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_20.10, 8;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x6000025cb570_0;
    %parti/s 22, 1, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_20.11, 8;
T_20.10 ; End of true expr.
    %load/vec4 v0x6000025cb570_0;
    %parti/s 23, 0, 2;
    %jmp/0 T_20.11, 8;
 ; End of false expr.
    %blend;
T_20.11;
    %load/vec4 v0x6000025cb690_0;
    %parti/s 8, 23, 6;
    %load/vec4 v0x6000025cb570_0;
    %parti/s 8, 23, 6;
    %sub;
    %ix/vec4 4;
    %shiftr 4;
    %assign/vec4 v0x6000025cc240_0, 0;
T_20.3 ;
    %load/vec4 v0x6000025cbf00_0;
    %assign/vec4 v0x6000025cc000_0, 0;
    %load/vec4 v0x6000025cc090_0;
    %assign/vec4 v0x6000025cc120_0, 0;
    %load/vec4 v0x6000025cb7b0_0;
    %assign/vec4 v0x6000025cb840_0, 0;
    %load/vec4 v0x6000025cb8d0_0;
    %assign/vec4 v0x6000025cb960_0, 0;
    %load/vec4 v0x6000025cbba0_0;
    %assign/vec4 v0x6000025cbc30_0, 0;
    %load/vec4 v0x6000025cbcc0_0;
    %assign/vec4 v0x6000025cbd50_0, 0;
    %load/vec4 v0x6000025cba80_0;
    %assign/vec4 v0x6000025cbb10_0, 0;
    %load/vec4 v0x6000025cbf00_0;
    %load/vec4 v0x6000025cc090_0;
    %cmp/e;
    %jmp/0xz  T_20.12, 4;
    %load/vec4 v0x6000025cb9f0_0;
    %pad/u 24;
    %load/vec4 v0x6000025cc240_0;
    %pad/u 24;
    %add;
    %assign/vec4 v0x6000025cb600_0, 0;
    %jmp T_20.13;
T_20.12 ;
    %load/vec4 v0x6000025cb9f0_0;
    %pad/u 24;
    %load/vec4 v0x6000025cc240_0;
    %pad/u 24;
    %sub;
    %assign/vec4 v0x6000025cb600_0, 0;
T_20.13 ;
    %load/vec4 v0x6000025cb600_0;
    %load/vec4 v0x6000025cbb10_0;
    %load/vec4 v0x6000025cc000_0;
    %load/vec4 v0x6000025cc120_0;
    %load/vec4 v0x6000025cb840_0;
    %load/vec4 v0x6000025cb960_0;
    %load/vec4 v0x6000025cbc30_0;
    %load/vec4 v0x6000025cbd50_0;
    %store/vec4 v0x6000025cb210_0, 0, 23;
    %store/vec4 v0x6000025cb180_0, 0, 23;
    %store/vec4 v0x6000025cae20_0, 0, 8;
    %store/vec4 v0x6000025cad90_0, 0, 8;
    %store/vec4 v0x6000025cb450_0, 0, 1;
    %store/vec4 v0x6000025cb3c0_0, 0, 1;
    %store/vec4 v0x6000025cb0f0_0, 0, 8;
    %store/vec4 v0x6000025cad00_0, 0, 24;
    %callf/vec4 TD_test_dynamic_alu_fixed.alu3.adder.core_adder.gen_2stage.adder.normalize_result, S_0x13ce60fe0;
    %assign/vec4 v0x6000025cbe70_0, 0;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x13ce67600;
T_21 ;
    %wait E_0x6000002d7840;
    %load/vec4 v0x6000025cd3b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x6000025cce10_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x6000025ccea0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x6000025ccd80_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x6000025cd680_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000025cd170_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000025ccbd0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000025ccc60_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000025ccf30_0, 0, 32;
T_21.2 ;
    %load/vec4 v0x6000025ccf30_0;
    %pad/s 64;
    %cmpi/s 4, 0, 64;
    %jmp/0xz T_21.3, 5;
    %pushi/vec4 0, 0, 64;
    %ix/getv/s 3, v0x6000025ccf30_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000025ccfc0, 0, 4;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x6000025ccf30_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x6000025ccf30_0, 0, 32;
    %jmp T_21.2;
T_21.3 ;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0x6000025cd560_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_21.6, 9;
    %load/vec4 v0x6000025cd320_0;
    %and;
T_21.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.4, 8;
    %load/vec4 v0x6000025cca20_0;
    %load/vec4 v0x6000025ccab0_0;
    %concat/vec4; draw_concat_vec4
    %ix/getv 3, v0x6000025ccea0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000025ccfc0, 0, 4;
    %load/vec4 v0x6000025ccea0_0;
    %pad/u 64;
    %addi 1, 0, 64;
    %pushi/vec4 4, 0, 64;
    %mod;
    %pad/u 4;
    %assign/vec4 v0x6000025ccea0_0, 0;
    %load/vec4 v0x6000025ccd80_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x6000025ccd80_0, 0;
T_21.4 ;
    %load/vec4 v0x6000025cd680_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_21.9, 9;
    %load/vec4 v0x6000025cd170_0;
    %nor/r;
    %and;
T_21.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.7, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000025cd170_0, 0;
    %jmp T_21.8;
T_21.7 ;
    %load/vec4 v0x6000025cd4d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.10, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000025cd170_0, 0;
T_21.10 ;
T_21.8 ;
    %load/vec4 v0x6000025cd200_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.12, 8;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x6000025ccf30_0, 0, 32;
T_21.14 ;
    %load/vec4 v0x6000025ccf30_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_21.15, 5;
    %load/vec4 v0x6000025cd680_0;
    %load/vec4 v0x6000025ccf30_0;
    %subi 1, 0, 32;
    %part/s 1;
    %ix/load 5, 0, 0;
    %ix/getv/s 4, v0x6000025ccf30_0;
    %assign/vec4/off/d v0x6000025cd680_0, 4, 5;
    ; show_stmt_assign_vector: Get l-value for compressed -= operand
    %load/vec4 v0x6000025ccf30_0;
    %pushi/vec4 1, 0, 32;
    %sub;
    %store/vec4 v0x6000025ccf30_0, 0, 32;
    %jmp T_21.14;
T_21.15 ;
    %load/vec4 v0x6000025ccd80_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_21.16, 5;
    %ix/getv 4, v0x6000025cce10_0;
    %load/vec4a v0x6000025ccfc0, 4;
    %split/vec4 32;
    %assign/vec4 v0x6000025ccc60_0, 0;
    %assign/vec4 v0x6000025ccbd0_0, 0;
    %load/vec4 v0x6000025cce10_0;
    %pad/u 64;
    %addi 1, 0, 64;
    %pushi/vec4 4, 0, 64;
    %mod;
    %pad/u 4;
    %assign/vec4 v0x6000025cce10_0, 0;
    %load/vec4 v0x6000025ccd80_0;
    %subi 1, 0, 4;
    %assign/vec4 v0x6000025ccd80_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x6000025cd680_0, 4, 5;
    %jmp T_21.17;
T_21.16 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x6000025cd680_0, 4, 5;
T_21.17 ;
T_21.12 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x13ce5ab60;
T_22 ;
    %wait E_0x6000002d7840;
    %load/vec4 v0x6000025ce400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000025ce520_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000025cde60_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x6000025ce130_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x6000025ce1c0_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x6000025ce6d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000025ce5b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000025cdef0_0, 0;
    %pushi/vec4 0, 0, 48;
    %assign/vec4 v0x6000025ce370_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x6000025ce760_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000025ce640_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000025cdf80_0, 0;
    %pushi/vec4 0, 0, 48;
    %assign/vec4 v0x6000025ce2e0_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x6000025ce0a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000025ce490_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000025ce010_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000025ce250_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000025ce7f0_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0x6000025cdcb0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x6000025cdd40_0;
    %parti/s 1, 31, 6;
    %xor;
    %assign/vec4 v0x6000025ce520_0, 0;
    %load/vec4 v0x6000025cdcb0_0;
    %parti/s 8, 23, 6;
    %and/r;
    %load/vec4 v0x6000025cdd40_0;
    %parti/s 8, 23, 6;
    %and/r;
    %or;
    %assign/vec4 v0x6000025cde60_0, 0;
    %load/vec4 v0x6000025cdcb0_0;
    %parti/s 8, 23, 6;
    %or/r;
    %flag_set/vec4 8;
    %jmp/0 T_22.2, 8;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x6000025cdcb0_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_22.3, 8;
T_22.2 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x6000025cdcb0_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_22.3, 8;
 ; End of false expr.
    %blend;
T_22.3;
    %assign/vec4 v0x6000025ce130_0, 0;
    %load/vec4 v0x6000025cdd40_0;
    %parti/s 8, 23, 6;
    %or/r;
    %flag_set/vec4 8;
    %jmp/0 T_22.4, 8;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x6000025cdd40_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_22.5, 8;
T_22.4 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x6000025cdd40_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_22.5, 8;
 ; End of false expr.
    %blend;
T_22.5;
    %assign/vec4 v0x6000025ce1c0_0, 0;
    %load/vec4 v0x6000025cdcb0_0;
    %parti/s 8, 23, 6;
    %pad/u 9;
    %load/vec4 v0x6000025cdd40_0;
    %parti/s 8, 23, 6;
    %pad/u 9;
    %add;
    %assign/vec4 v0x6000025ce6d0_0, 0;
    %load/vec4 v0x6000025ce520_0;
    %assign/vec4 v0x6000025ce5b0_0, 0;
    %load/vec4 v0x6000025cde60_0;
    %assign/vec4 v0x6000025cdef0_0, 0;
    %load/vec4 v0x6000025ce130_0;
    %pad/u 48;
    %load/vec4 v0x6000025ce1c0_0;
    %pad/u 48;
    %mul;
    %assign/vec4 v0x6000025ce370_0, 0;
    %load/vec4 v0x6000025ce6d0_0;
    %assign/vec4 v0x6000025ce760_0, 0;
    %load/vec4 v0x6000025ce5b0_0;
    %assign/vec4 v0x6000025ce640_0, 0;
    %load/vec4 v0x6000025cdef0_0;
    %assign/vec4 v0x6000025cdf80_0, 0;
    %load/vec4 v0x6000025ce370_0;
    %parti/s 1, 47, 7;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.6, 8;
    %load/vec4 v0x6000025ce370_0;
    %assign/vec4 v0x6000025ce2e0_0, 0;
    %load/vec4 v0x6000025ce760_0;
    %addi 386, 0, 9;
    %assign/vec4 v0x6000025ce0a0_0, 0;
    %jmp T_22.7;
T_22.6 ;
    %load/vec4 v0x6000025ce370_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0x6000025ce2e0_0, 0;
    %load/vec4 v0x6000025ce760_0;
    %subi 127, 0, 9;
    %assign/vec4 v0x6000025ce0a0_0, 0;
T_22.7 ;
    %load/vec4 v0x6000025ce640_0;
    %load/vec4 v0x6000025cdf80_0;
    %load/vec4 v0x6000025ce2e0_0;
    %load/vec4 v0x6000025ce0a0_0;
    %store/vec4 v0x6000025cd7a0_0, 0, 9;
    %store/vec4 v0x6000025cd9e0_0, 0, 48;
    %store/vec4 v0x6000025cd710_0, 0, 1;
    %store/vec4 v0x6000025cdb90_0, 0, 1;
    %callf/vec4 TD_test_dynamic_alu_fixed.alu3.multiplier.core_multiplier.gen_3stage.multiplier.form_final_result, S_0x13ce5acd0;
    %split/vec4 1;
    %assign/vec4 v0x6000025ce7f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x6000025ce250_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x6000025ce010_0, 0;
    %assign/vec4 v0x6000025ce490_0, 0;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x13ce61150;
T_23 ;
    %wait E_0x6000002d7840;
    %load/vec4 v0x6000025c0000_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x6000025cf7b0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x6000025cf840_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x6000025cf720_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x6000025c0360_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000025cfcc0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000025cf330_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000025cf3c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000025cfa80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000025cfb10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000025cfba0_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000025cf8d0_0, 0, 32;
T_23.2 ;
    %load/vec4 v0x6000025cf8d0_0;
    %pad/s 64;
    %cmpi/s 6, 0, 64;
    %jmp/0xz T_23.3, 5;
    %pushi/vec4 0, 0, 64;
    %ix/getv/s 3, v0x6000025cf8d0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000025cf960, 0, 4;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x6000025cf8d0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x6000025cf8d0_0, 0, 32;
    %jmp T_23.2;
T_23.3 ;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0x6000025c0240_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_23.6, 9;
    %load/vec4 v0x6000025cff00_0;
    %and;
T_23.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.4, 8;
    %load/vec4 v0x6000025cf180_0;
    %load/vec4 v0x6000025cf210_0;
    %concat/vec4; draw_concat_vec4
    %ix/getv 3, v0x6000025cf840_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000025cf960, 0, 4;
    %load/vec4 v0x6000025cf840_0;
    %pad/u 64;
    %addi 1, 0, 64;
    %pushi/vec4 6, 0, 64;
    %mod;
    %pad/u 4;
    %assign/vec4 v0x6000025cf840_0, 0;
    %load/vec4 v0x6000025cf720_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x6000025cf720_0, 0;
T_23.4 ;
    %load/vec4 v0x6000025c0360_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_23.9, 9;
    %load/vec4 v0x6000025cfcc0_0;
    %nor/r;
    %and;
T_23.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.7, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000025cfcc0_0, 0;
    %load/vec4 v0x6000025cf450_0;
    %assign/vec4 v0x6000025cfa80_0, 0;
    %load/vec4 v0x6000025cf4e0_0;
    %assign/vec4 v0x6000025cfb10_0, 0;
    %load/vec4 v0x6000025cf600_0;
    %assign/vec4 v0x6000025cfba0_0, 0;
    %jmp T_23.8;
T_23.7 ;
    %load/vec4 v0x6000025c0120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.10, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000025cfcc0_0, 0;
T_23.10 ;
T_23.8 ;
    %load/vec4 v0x6000025cfde0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.12, 8;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0x6000025cf8d0_0, 0, 32;
T_23.14 ;
    %load/vec4 v0x6000025cf8d0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_23.15, 5;
    %load/vec4 v0x6000025c0360_0;
    %load/vec4 v0x6000025cf8d0_0;
    %subi 1, 0, 32;
    %part/s 1;
    %ix/load 5, 0, 0;
    %ix/getv/s 4, v0x6000025cf8d0_0;
    %assign/vec4/off/d v0x6000025c0360_0, 4, 5;
    ; show_stmt_assign_vector: Get l-value for compressed -= operand
    %load/vec4 v0x6000025cf8d0_0;
    %pushi/vec4 1, 0, 32;
    %sub;
    %store/vec4 v0x6000025cf8d0_0, 0, 32;
    %jmp T_23.14;
T_23.15 ;
    %load/vec4 v0x6000025cf720_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_23.16, 5;
    %ix/getv 4, v0x6000025cf7b0_0;
    %load/vec4a v0x6000025cf960, 4;
    %split/vec4 32;
    %assign/vec4 v0x6000025cf3c0_0, 0;
    %assign/vec4 v0x6000025cf330_0, 0;
    %load/vec4 v0x6000025cf7b0_0;
    %pad/u 64;
    %addi 1, 0, 64;
    %pushi/vec4 6, 0, 64;
    %mod;
    %pad/u 4;
    %assign/vec4 v0x6000025cf7b0_0, 0;
    %load/vec4 v0x6000025cf720_0;
    %subi 1, 0, 4;
    %assign/vec4 v0x6000025cf720_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x6000025c0360_0, 4, 5;
    %jmp T_23.17;
T_23.16 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x6000025c0360_0, 4, 5;
T_23.17 ;
T_23.12 ;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x13ce63120;
T_24 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000025c2910_0, 0, 1;
T_24.0 ;
    %delay 5000, 0;
    %load/vec4 v0x6000025c2910_0;
    %inv;
    %store/vec4 v0x6000025c2910_0, 0, 1;
    %jmp T_24.0;
    %end;
    .thread T_24;
    .scope S_0x13ce63120;
T_25 ;
    %vpi_call/w 3 177 "$display", "=== Testing Dynamic ALU with Randomized Pipeline Configurations ===" {0 0 0};
    %vpi_call/w 3 178 "$display", "Configuration matrix:" {0 0 0};
    %vpi_call/w 3 179 "$display", "  ALU0: ADDER_STAGES=%d, MULT_STAGES=%d", P_0x13ce04950, P_0x13ce04ad0 {0 0 0};
    %vpi_call/w 3 180 "$display", "  ALU1: ADDER_STAGES=%d, MULT_STAGES=%d", P_0x13ce04990, P_0x13ce04b10 {0 0 0};
    %vpi_call/w 3 181 "$display", "  ALU2: ADDER_STAGES=%d, MULT_STAGES=%d", P_0x13ce049d0, P_0x13ce04b50 {0 0 0};
    %vpi_call/w 3 182 "$display", "  ALU3: ADDER_STAGES=%d, MULT_STAGES=%d", P_0x13ce04a10, P_0x13ce04b90 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000025c32a0_0, 0, 32;
T_25.0 ;
    %load/vec4 v0x6000025c32a0_0;
    %cmpi/s 100, 0, 32;
    %jmp/0xz T_25.1, 5;
    %vpi_func 3 186 "$random" 32 {0 0 0};
    %ix/getv/s 4, v0x6000025c32a0_0;
    %store/vec4a v0x6000025c3180, 4, 0;
    %vpi_func 3 187 "$random" 32 {0 0 0};
    %ix/getv/s 4, v0x6000025c32a0_0;
    %store/vec4a v0x6000025c3210, 4, 0;
    %load/vec4 v0x6000025c32a0_0;
    %pushi/vec4 3, 0, 32;
    %mod/s;
    %pad/s 2;
    %ix/getv/s 4, v0x6000025c32a0_0;
    %store/vec4a v0x6000025c3330, 4, 0;
    %load/vec4 v0x6000025c32a0_0;
    %cmpi/s 9, 0, 32;
    %jmp/0xz  T_25.2, 5;
    %load/vec4 v0x6000025c32a0_0;
    %pushi/vec4 3, 0, 32;
    %mod/s;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_25.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_25.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_25.6, 6;
    %jmp T_25.7;
T_25.4 ;
    %pushi/vec4 1065353216, 0, 32;
    %ix/getv/s 4, v0x6000025c32a0_0;
    %store/vec4a v0x6000025c3180, 4, 0;
    %pushi/vec4 1073741824, 0, 32;
    %ix/getv/s 4, v0x6000025c32a0_0;
    %store/vec4a v0x6000025c3210, 4, 0;
    %jmp T_25.7;
T_25.5 ;
    %pushi/vec4 1077936128, 0, 32;
    %ix/getv/s 4, v0x6000025c32a0_0;
    %store/vec4a v0x6000025c3180, 4, 0;
    %pushi/vec4 1065353216, 0, 32;
    %ix/getv/s 4, v0x6000025c32a0_0;
    %store/vec4a v0x6000025c3210, 4, 0;
    %jmp T_25.7;
T_25.6 ;
    %pushi/vec4 1073741824, 0, 32;
    %ix/getv/s 4, v0x6000025c32a0_0;
    %store/vec4a v0x6000025c3180, 4, 0;
    %pushi/vec4 1077936128, 0, 32;
    %ix/getv/s 4, v0x6000025c32a0_0;
    %store/vec4a v0x6000025c3210, 4, 0;
    %jmp T_25.7;
T_25.7 ;
    %pop/vec4 1;
T_25.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x6000025c32a0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x6000025c32a0_0, 0, 32;
    %jmp T_25.0;
T_25.1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000025c2b50_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000025c2ac0_0, 0, 32;
T_25.8 ;
    %load/vec4 v0x6000025c2ac0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_25.9, 5;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 4, v0x6000025c2ac0_0;
    %store/vec4a v0x6000025c30f0, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x6000025c2ac0_0;
    %store/vec4a v0x6000025c2eb0, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x6000025c2ac0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x6000025c2ac0_0, 0, 32;
    %jmp T_25.8;
T_25.9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000025c2fd0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000025c2c70_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000025c2d00_0, 0, 32;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x6000025c2d90_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000025c3450_0, 0, 1;
    %pushi/vec4 10, 0, 32;
T_25.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_25.11, 5;
    %jmp/1 T_25.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x6000002d7840;
    %jmp T_25.10;
T_25.11 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000025c2fd0_0, 0, 1;
    %pushi/vec4 5, 0, 32;
T_25.12 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_25.13, 5;
    %jmp/1 T_25.13, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x6000002d7840;
    %jmp T_25.12;
T_25.13 ;
    %pop/vec4 1;
    %vpi_call/w 3 227 "$display", "Starting test sequence with %d transactions...", P_0x13ce04bd0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000025c32a0_0, 0, 32;
T_25.14 ;
    %load/vec4 v0x6000025c32a0_0;
    %cmpi/s 100, 0, 32;
    %jmp/0xz T_25.15, 5;
    %ix/getv/s 4, v0x6000025c32a0_0;
    %load/vec4a v0x6000025c3180, 4;
    %store/vec4 v0x6000025c2640_0, 0, 32;
    %ix/getv/s 4, v0x6000025c32a0_0;
    %load/vec4a v0x6000025c3210, 4;
    %store/vec4 v0x6000025c2760_0, 0, 32;
    %ix/getv/s 4, v0x6000025c32a0_0;
    %load/vec4a v0x6000025c3330, 4;
    %store/vec4 v0x6000025c27f0_0, 0, 2;
    %fork TD_test_dynamic_alu_fixed.send_transaction, S_0x13ce657a0;
    %join;
    %fork TD_test_dynamic_alu_fixed.collect_results, S_0x13ce65630;
    %join;
    %load/vec4 v0x6000025c32a0_0;
    %pushi/vec4 20, 0, 32;
    %mod/s;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_25.16, 4;
    %load/vec4 v0x6000025c32a0_0;
    %addi 1, 0, 32;
    %vpi_call/w 3 239 "$display", "Completed %d/%d tests...", S<0,vec4,s32>, P_0x13ce04bd0 {1 0 0};
T_25.16 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x6000025c32a0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x6000025c32a0_0, 0, 32;
    %jmp T_25.14;
T_25.15 ;
    %vpi_call/w 3 243 "$display", "All transactions completed. Verifying results..." {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000025c2ac0_0, 0, 32;
T_25.18 ;
    %load/vec4 v0x6000025c2ac0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_25.19, 5;
    %ix/getv/s 4, v0x6000025c2ac0_0;
    %load/vec4a v0x6000025c30f0, 4;
    %pad/u 32;
    %cmpi/ne 100, 0, 32;
    %jmp/0xz  T_25.20, 4;
    %vpi_call/w 3 248 "$display", "ERROR: ALU%d collected %d results, expected %d", v0x6000025c2ac0_0, &A<v0x6000025c30f0, v0x6000025c2ac0_0 >, P_0x13ce04bd0 {0 0 0};
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x6000025c2b50_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x6000025c2b50_0, 0, 32;
T_25.20 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x6000025c2ac0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x6000025c2ac0_0, 0, 32;
    %jmp T_25.18;
T_25.19 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000025c32a0_0, 0, 32;
T_25.22 ;
    %load/vec4 v0x6000025c32a0_0;
    %cmpi/s 100, 0, 32;
    %jmp/0xz T_25.23, 5;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x6000025c2ac0_0, 0, 32;
T_25.24 ;
    %load/vec4 v0x6000025c2ac0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_25.25, 5;
    %ix/getv/s 4, v0x6000025c32a0_0;
    %load/vec4a v0x6000025c2a30, 4;
    %load/vec4 v0x6000025c2ac0_0;
    %pad/s 39;
    %pad/s 46;
    %muli 100, 0, 46;
    %pad/s 47;
    %load/vec4 v0x6000025c32a0_0;
    %pad/s 47;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x6000025c2a30, 4;
    %cmp/ne;
    %jmp/1 T_25.28, 6;
    %flag_mov 8, 6;
    %ix/getv/s 4, v0x6000025c32a0_0;
    %load/vec4a v0x6000025c29a0, 4;
    %load/vec4 v0x6000025c2ac0_0;
    %pad/s 39;
    %pad/s 46;
    %muli 100, 0, 46;
    %pad/s 47;
    %load/vec4 v0x6000025c32a0_0;
    %pad/s 47;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x6000025c29a0, 4;
    %cmp/ne;
    %flag_or 6, 8;
T_25.28;
    %jmp/0xz  T_25.26, 6;
    %vpi_call/w 3 259 "$display", "MISMATCH at test %d between ALU0 and ALU%d:", v0x6000025c32a0_0, v0x6000025c2ac0_0 {0 0 0};
    %vpi_call/w 3 260 "$display", "  Input: a=%h, b=%h, op=%d", &A<v0x6000025c3180, v0x6000025c32a0_0 >, &A<v0x6000025c3210, v0x6000025c32a0_0 >, &A<v0x6000025c3330, v0x6000025c32a0_0 > {0 0 0};
    %vpi_call/w 3 261 "$display", "  ALU0: result=%h, exception=%b", &A<v0x6000025c2a30, v0x6000025c32a0_0 >, &A<v0x6000025c29a0, v0x6000025c32a0_0 > {0 0 0};
    %load/vec4 v0x6000025c2ac0_0;
    %pad/s 39;
    %pad/s 46;
    %muli 100, 0, 46;
    %pad/s 47;
    %load/vec4 v0x6000025c32a0_0;
    %pad/s 47;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x6000025c2a30, 4;
    %load/vec4 v0x6000025c2ac0_0;
    %pad/s 39;
    %pad/s 46;
    %muli 100, 0, 46;
    %pad/s 47;
    %load/vec4 v0x6000025c32a0_0;
    %pad/s 47;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x6000025c29a0, 4;
    %vpi_call/w 3 263 "$display", "  ALU%d: result=%h, exception=%b", v0x6000025c2ac0_0, S<1,vec4,u32>, S<0,vec4,u1> {2 0 0};
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x6000025c2b50_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x6000025c2b50_0, 0, 32;
    %load/vec4 v0x6000025c2b50_0;
    %cmpi/s 10, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_25.29, 5;
    %vpi_call/w 3 269 "$display", "Too many errors, stopping comparison..." {0 0 0};
T_25.29 ;
T_25.26 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x6000025c2ac0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x6000025c2ac0_0, 0, 32;
    %jmp T_25.24;
T_25.25 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x6000025c32a0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x6000025c32a0_0, 0, 32;
    %jmp T_25.22;
T_25.23 ;
    %vpi_call/w 3 276 "$display", "\012=== RANDOMIZED DYNAMIC ALU TEST RESULTS ===" {0 0 0};
    %vpi_call/w 3 277 "$display", "Total tests: %d", P_0x13ce04bd0 {0 0 0};
    %vpi_call/w 3 278 "$display", "Pipeline configurations tested:" {0 0 0};
    %vpi_call/w 3 279 "$display", "  ALU0: ADDER_STAGES=%d, MULT_STAGES=%d", P_0x13ce04950, P_0x13ce04ad0 {0 0 0};
    %vpi_call/w 3 280 "$display", "  ALU1: ADDER_STAGES=%d, MULT_STAGES=%d", P_0x13ce04990, P_0x13ce04b10 {0 0 0};
    %vpi_call/w 3 281 "$display", "  ALU2: ADDER_STAGES=%d, MULT_STAGES=%d", P_0x13ce049d0, P_0x13ce04b50 {0 0 0};
    %vpi_call/w 3 282 "$display", "  ALU3: ADDER_STAGES=%d, MULT_STAGES=%d", P_0x13ce04a10, P_0x13ce04b90 {0 0 0};
    %vpi_call/w 3 283 "$display", "Results collected per ALU: %d %d %d %d", &A<v0x6000025c30f0, 0>, &A<v0x6000025c30f0, 1>, &A<v0x6000025c30f0, 2>, &A<v0x6000025c30f0, 3> {0 0 0};
    %vpi_call/w 3 285 "$display", "Errors found: %d", v0x6000025c2b50_0 {0 0 0};
    %load/vec4 v0x6000025c2b50_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_25.31, 4;
    %vpi_call/w 3 288 "$display", "\342\234\205 SUCCESS: All randomized dynamic ALU configurations produce identical results!" {0 0 0};
    %vpi_call/w 3 289 "$display", "\342\234\205 Latency-insensitive interface working correctly with proper backpressure" {0 0 0};
    %jmp T_25.32;
T_25.31 ;
    %vpi_call/w 3 291 "$display", "\342\235\214 FAILURE: Found %d mismatches between randomized configurations", v0x6000025c2b50_0 {0 0 0};
T_25.32 ;
    %vpi_call/w 3 294 "$finish" {0 0 0};
    %end;
    .thread T_25;
# The file index is used to find the file name in the following table.
:file_names 17;
    "N/A";
    "<interactive>";
    "-";
    "dynamic/tests/test_dynamic_alu_fixed.sv";
    "dynamic/main.sv";
    "fp_adder_li_wrapper.sv";
    "fp_adder_wrapper.sv";
    "fp_adder_3stage.sv";
    "fp_mult_li_wrapper.sv";
    "fp_mult_wrapper.sv";
    "fp_mult_1stage.sv";
    "fp_adder_1stage.sv";
    "fp_mult_4stage.sv";
    "fp_adder_4stage.sv";
    "fp_mult_2stage.sv";
    "fp_adder_2stage.sv";
    "fp_mult_3stage.sv";
