#include "cpu.hpp"
#include "bus.hpp"

#include <cstring>

namespace nes {

CPU::CPU(Bus& bus) : m_bus(bus) {
    reset();
}

CPU::~CPU() = default;

void CPU::reset() {
    // Read reset vector
    uint8_t lo = m_bus.cpu_read(0xFFFC);
    uint8_t hi = m_bus.cpu_read(0xFFFD);
    m_pc = (static_cast<uint16_t>(hi) << 8) | lo;

    m_a = 0;
    m_x = 0;
    m_y = 0;
    m_sp = 0xFD;
    m_status = 0x24;  // IRQ disabled, unused bit set
    m_nmi_pending = false;
    m_irq_pending = false;
}

int CPU::step() {
    // Handle interrupts
    if (m_nmi_pending) {
        m_nmi_pending = false;
        push16(m_pc);
        push(m_status & ~FLAG_B);
        set_flag(FLAG_I, true);
        uint8_t lo = read(0xFFFA);
        uint8_t hi = read(0xFFFB);
        m_pc = (static_cast<uint16_t>(hi) << 8) | lo;
        return 7;
    }

    if (m_irq_pending && !get_flag(FLAG_I)) {
        m_irq_pending = false;
        push16(m_pc);
        push(m_status & ~FLAG_B);
        set_flag(FLAG_I, true);
        uint8_t lo = read(0xFFFE);
        uint8_t hi = read(0xFFFF);
        m_pc = (static_cast<uint16_t>(hi) << 8) | lo;
        return 7;
    }

    // Fetch opcode
    uint8_t opcode = read(m_pc++);
    int cycles = 0;
    bool page_crossed = false;

    // Decode and execute
    switch (opcode) {
        // ADC - Add with Carry
        case 0x69: op_adc(read(addr_immediate())); cycles = 2; break;
        case 0x65: op_adc(read(addr_zero_page())); cycles = 3; break;
        case 0x75: op_adc(read(addr_zero_page_x())); cycles = 4; break;
        case 0x6D: op_adc(read(addr_absolute())); cycles = 4; break;
        case 0x7D: op_adc(read(addr_absolute_x(page_crossed))); cycles = 4 + page_crossed; break;
        case 0x79: op_adc(read(addr_absolute_y(page_crossed))); cycles = 4 + page_crossed; break;
        case 0x61: op_adc(read(addr_indirect_x())); cycles = 6; break;
        case 0x71: op_adc(read(addr_indirect_y(page_crossed))); cycles = 5 + page_crossed; break;

        // AND - Logical AND
        case 0x29: op_and(read(addr_immediate())); cycles = 2; break;
        case 0x25: op_and(read(addr_zero_page())); cycles = 3; break;
        case 0x35: op_and(read(addr_zero_page_x())); cycles = 4; break;
        case 0x2D: op_and(read(addr_absolute())); cycles = 4; break;
        case 0x3D: op_and(read(addr_absolute_x(page_crossed))); cycles = 4 + page_crossed; break;
        case 0x39: op_and(read(addr_absolute_y(page_crossed))); cycles = 4 + page_crossed; break;
        case 0x21: op_and(read(addr_indirect_x())); cycles = 6; break;
        case 0x31: op_and(read(addr_indirect_y(page_crossed))); cycles = 5 + page_crossed; break;

        // ASL - Arithmetic Shift Left
        case 0x0A: op_asl_a(); cycles = 2; break;
        case 0x06: op_asl(addr_zero_page()); cycles = 5; break;
        case 0x16: op_asl(addr_zero_page_x()); cycles = 6; break;
        case 0x0E: op_asl(addr_absolute()); cycles = 6; break;
        case 0x1E: op_asl(addr_absolute_x(page_crossed)); cycles = 7; break;

        // BCC - Branch if Carry Clear
        case 0x90: op_branch(!get_flag(FLAG_C)); cycles = 2; break;

        // BCS - Branch if Carry Set
        case 0xB0: op_branch(get_flag(FLAG_C)); cycles = 2; break;

        // BEQ - Branch if Equal
        case 0xF0: op_branch(get_flag(FLAG_Z)); cycles = 2; break;

        // BIT - Bit Test
        case 0x24: op_bit(read(addr_zero_page())); cycles = 3; break;
        case 0x2C: op_bit(read(addr_absolute())); cycles = 4; break;

        // BMI - Branch if Minus
        case 0x30: op_branch(get_flag(FLAG_N)); cycles = 2; break;

        // BNE - Branch if Not Equal
        case 0xD0: op_branch(!get_flag(FLAG_Z)); cycles = 2; break;

        // BPL - Branch if Positive
        case 0x10: op_branch(!get_flag(FLAG_N)); cycles = 2; break;

        // BRK - Break
        case 0x00: op_brk(); cycles = 7; break;

        // BVC - Branch if Overflow Clear
        case 0x50: op_branch(!get_flag(FLAG_V)); cycles = 2; break;

        // BVS - Branch if Overflow Set
        case 0x70: op_branch(get_flag(FLAG_V)); cycles = 2; break;

        // CLC - Clear Carry Flag
        case 0x18: set_flag(FLAG_C, false); cycles = 2; break;

        // CLD - Clear Decimal Mode
        case 0xD8: set_flag(FLAG_D, false); cycles = 2; break;

        // CLI - Clear Interrupt Disable
        case 0x58: set_flag(FLAG_I, false); cycles = 2; break;

        // CLV - Clear Overflow Flag
        case 0xB8: set_flag(FLAG_V, false); cycles = 2; break;

        // CMP - Compare Accumulator
        case 0xC9: op_cmp(m_a, read(addr_immediate())); cycles = 2; break;
        case 0xC5: op_cmp(m_a, read(addr_zero_page())); cycles = 3; break;
        case 0xD5: op_cmp(m_a, read(addr_zero_page_x())); cycles = 4; break;
        case 0xCD: op_cmp(m_a, read(addr_absolute())); cycles = 4; break;
        case 0xDD: op_cmp(m_a, read(addr_absolute_x(page_crossed))); cycles = 4 + page_crossed; break;
        case 0xD9: op_cmp(m_a, read(addr_absolute_y(page_crossed))); cycles = 4 + page_crossed; break;
        case 0xC1: op_cmp(m_a, read(addr_indirect_x())); cycles = 6; break;
        case 0xD1: op_cmp(m_a, read(addr_indirect_y(page_crossed))); cycles = 5 + page_crossed; break;

        // CPX - Compare X Register
        case 0xE0: op_cmp(m_x, read(addr_immediate())); cycles = 2; break;
        case 0xE4: op_cmp(m_x, read(addr_zero_page())); cycles = 3; break;
        case 0xEC: op_cmp(m_x, read(addr_absolute())); cycles = 4; break;

        // CPY - Compare Y Register
        case 0xC0: op_cmp(m_y, read(addr_immediate())); cycles = 2; break;
        case 0xC4: op_cmp(m_y, read(addr_zero_page())); cycles = 3; break;
        case 0xCC: op_cmp(m_y, read(addr_absolute())); cycles = 4; break;

        // DEC - Decrement Memory
        case 0xC6: op_dec(addr_zero_page()); cycles = 5; break;
        case 0xD6: op_dec(addr_zero_page_x()); cycles = 6; break;
        case 0xCE: op_dec(addr_absolute()); cycles = 6; break;
        case 0xDE: op_dec(addr_absolute_x(page_crossed)); cycles = 7; break;

        // DEX - Decrement X
        case 0xCA: m_x--; update_zero_negative(m_x); cycles = 2; break;

        // DEY - Decrement Y
        case 0x88: m_y--; update_zero_negative(m_y); cycles = 2; break;

        // EOR - Exclusive OR
        case 0x49: op_eor(read(addr_immediate())); cycles = 2; break;
        case 0x45: op_eor(read(addr_zero_page())); cycles = 3; break;
        case 0x55: op_eor(read(addr_zero_page_x())); cycles = 4; break;
        case 0x4D: op_eor(read(addr_absolute())); cycles = 4; break;
        case 0x5D: op_eor(read(addr_absolute_x(page_crossed))); cycles = 4 + page_crossed; break;
        case 0x59: op_eor(read(addr_absolute_y(page_crossed))); cycles = 4 + page_crossed; break;
        case 0x41: op_eor(read(addr_indirect_x())); cycles = 6; break;
        case 0x51: op_eor(read(addr_indirect_y(page_crossed))); cycles = 5 + page_crossed; break;

        // INC - Increment Memory
        case 0xE6: op_inc(addr_zero_page()); cycles = 5; break;
        case 0xF6: op_inc(addr_zero_page_x()); cycles = 6; break;
        case 0xEE: op_inc(addr_absolute()); cycles = 6; break;
        case 0xFE: op_inc(addr_absolute_x(page_crossed)); cycles = 7; break;

        // INX - Increment X
        case 0xE8: m_x++; update_zero_negative(m_x); cycles = 2; break;

        // INY - Increment Y
        case 0xC8: m_y++; update_zero_negative(m_y); cycles = 2; break;

        // JMP - Jump
        case 0x4C: op_jmp(addr_absolute()); cycles = 3; break;
        case 0x6C: op_jmp(addr_indirect()); cycles = 5; break;

        // JSR - Jump to Subroutine
        case 0x20: op_jsr(addr_absolute()); cycles = 6; break;

        // LDA - Load Accumulator
        case 0xA9: op_lda(read(addr_immediate())); cycles = 2; break;
        case 0xA5: op_lda(read(addr_zero_page())); cycles = 3; break;
        case 0xB5: op_lda(read(addr_zero_page_x())); cycles = 4; break;
        case 0xAD: op_lda(read(addr_absolute())); cycles = 4; break;
        case 0xBD: op_lda(read(addr_absolute_x(page_crossed))); cycles = 4 + page_crossed; break;
        case 0xB9: op_lda(read(addr_absolute_y(page_crossed))); cycles = 4 + page_crossed; break;
        case 0xA1: op_lda(read(addr_indirect_x())); cycles = 6; break;
        case 0xB1: op_lda(read(addr_indirect_y(page_crossed))); cycles = 5 + page_crossed; break;

        // LDX - Load X Register
        case 0xA2: op_ldx(read(addr_immediate())); cycles = 2; break;
        case 0xA6: op_ldx(read(addr_zero_page())); cycles = 3; break;
        case 0xB6: op_ldx(read(addr_zero_page_y())); cycles = 4; break;
        case 0xAE: op_ldx(read(addr_absolute())); cycles = 4; break;
        case 0xBE: op_ldx(read(addr_absolute_y(page_crossed))); cycles = 4 + page_crossed; break;

        // LDY - Load Y Register
        case 0xA0: op_ldy(read(addr_immediate())); cycles = 2; break;
        case 0xA4: op_ldy(read(addr_zero_page())); cycles = 3; break;
        case 0xB4: op_ldy(read(addr_zero_page_x())); cycles = 4; break;
        case 0xAC: op_ldy(read(addr_absolute())); cycles = 4; break;
        case 0xBC: op_ldy(read(addr_absolute_x(page_crossed))); cycles = 4 + page_crossed; break;

        // LSR - Logical Shift Right
        case 0x4A: op_lsr_a(); cycles = 2; break;
        case 0x46: op_lsr(addr_zero_page()); cycles = 5; break;
        case 0x56: op_lsr(addr_zero_page_x()); cycles = 6; break;
        case 0x4E: op_lsr(addr_absolute()); cycles = 6; break;
        case 0x5E: op_lsr(addr_absolute_x(page_crossed)); cycles = 7; break;

        // NOP - No Operation
        case 0xEA: cycles = 2; break;

        // ORA - Logical OR
        case 0x09: op_ora(read(addr_immediate())); cycles = 2; break;
        case 0x05: op_ora(read(addr_zero_page())); cycles = 3; break;
        case 0x15: op_ora(read(addr_zero_page_x())); cycles = 4; break;
        case 0x0D: op_ora(read(addr_absolute())); cycles = 4; break;
        case 0x1D: op_ora(read(addr_absolute_x(page_crossed))); cycles = 4 + page_crossed; break;
        case 0x19: op_ora(read(addr_absolute_y(page_crossed))); cycles = 4 + page_crossed; break;
        case 0x01: op_ora(read(addr_indirect_x())); cycles = 6; break;
        case 0x11: op_ora(read(addr_indirect_y(page_crossed))); cycles = 5 + page_crossed; break;

        // PHA - Push Accumulator
        case 0x48: push(m_a); cycles = 3; break;

        // PHP - Push Processor Status
        case 0x08: push(m_status | FLAG_B | FLAG_U); cycles = 3; break;

        // PLA - Pull Accumulator
        case 0x68: m_a = pop(); update_zero_negative(m_a); cycles = 4; break;

        // PLP - Pull Processor Status
        case 0x28: m_status = (pop() & ~FLAG_B) | FLAG_U; cycles = 4; break;

        // ROL - Rotate Left
        case 0x2A: op_rol_a(); cycles = 2; break;
        case 0x26: op_rol(addr_zero_page()); cycles = 5; break;
        case 0x36: op_rol(addr_zero_page_x()); cycles = 6; break;
        case 0x2E: op_rol(addr_absolute()); cycles = 6; break;
        case 0x3E: op_rol(addr_absolute_x(page_crossed)); cycles = 7; break;

        // ROR - Rotate Right
        case 0x6A: op_ror_a(); cycles = 2; break;
        case 0x66: op_ror(addr_zero_page()); cycles = 5; break;
        case 0x76: op_ror(addr_zero_page_x()); cycles = 6; break;
        case 0x6E: op_ror(addr_absolute()); cycles = 6; break;
        case 0x7E: op_ror(addr_absolute_x(page_crossed)); cycles = 7; break;

        // RTI - Return from Interrupt
        case 0x40: op_rti(); cycles = 6; break;

        // RTS - Return from Subroutine
        case 0x60: op_rts(); cycles = 6; break;

        // SBC - Subtract with Carry
        case 0xE9: op_sbc(read(addr_immediate())); cycles = 2; break;
        case 0xE5: op_sbc(read(addr_zero_page())); cycles = 3; break;
        case 0xF5: op_sbc(read(addr_zero_page_x())); cycles = 4; break;
        case 0xED: op_sbc(read(addr_absolute())); cycles = 4; break;
        case 0xFD: op_sbc(read(addr_absolute_x(page_crossed))); cycles = 4 + page_crossed; break;
        case 0xF9: op_sbc(read(addr_absolute_y(page_crossed))); cycles = 4 + page_crossed; break;
        case 0xE1: op_sbc(read(addr_indirect_x())); cycles = 6; break;
        case 0xF1: op_sbc(read(addr_indirect_y(page_crossed))); cycles = 5 + page_crossed; break;

        // SEC - Set Carry Flag
        case 0x38: set_flag(FLAG_C, true); cycles = 2; break;

        // SED - Set Decimal Flag
        case 0xF8: set_flag(FLAG_D, true); cycles = 2; break;

        // SEI - Set Interrupt Disable
        case 0x78: set_flag(FLAG_I, true); cycles = 2; break;

        // STA - Store Accumulator
        case 0x85: op_sta(addr_zero_page()); cycles = 3; break;
        case 0x95: op_sta(addr_zero_page_x()); cycles = 4; break;
        case 0x8D: op_sta(addr_absolute()); cycles = 4; break;
        case 0x9D: op_sta(addr_absolute_x(page_crossed)); cycles = 5; break;
        case 0x99: op_sta(addr_absolute_y(page_crossed)); cycles = 5; break;
        case 0x81: op_sta(addr_indirect_x()); cycles = 6; break;
        case 0x91: op_sta(addr_indirect_y(page_crossed)); cycles = 6; break;

        // STX - Store X Register
        case 0x86: op_stx(addr_zero_page()); cycles = 3; break;
        case 0x96: op_stx(addr_zero_page_y()); cycles = 4; break;
        case 0x8E: op_stx(addr_absolute()); cycles = 4; break;

        // STY - Store Y Register
        case 0x84: op_sty(addr_zero_page()); cycles = 3; break;
        case 0x94: op_sty(addr_zero_page_x()); cycles = 4; break;
        case 0x8C: op_sty(addr_absolute()); cycles = 4; break;

        // TAX - Transfer Accumulator to X
        case 0xAA: m_x = m_a; update_zero_negative(m_x); cycles = 2; break;

        // TAY - Transfer Accumulator to Y
        case 0xA8: m_y = m_a; update_zero_negative(m_y); cycles = 2; break;

        // TSX - Transfer Stack Pointer to X
        case 0xBA: m_x = m_sp; update_zero_negative(m_x); cycles = 2; break;

        // TXA - Transfer X to Accumulator
        case 0x8A: m_a = m_x; update_zero_negative(m_a); cycles = 2; break;

        // TXS - Transfer X to Stack Pointer
        case 0x9A: m_sp = m_x; cycles = 2; break;

        // TYA - Transfer Y to Accumulator
        case 0x98: m_a = m_y; update_zero_negative(m_a); cycles = 2; break;

        // Illegal/unofficial opcodes - treat as NOP
        default: cycles = 2; break;
    }

    return cycles;
}

void CPU::trigger_nmi() {
    m_nmi_pending = true;
}

void CPU::trigger_irq() {
    m_irq_pending = true;
}

uint8_t CPU::read(uint16_t address) {
    return m_bus.cpu_read(address);
}

void CPU::write(uint16_t address, uint8_t value) {
    m_bus.cpu_write(address, value);
}

void CPU::push(uint8_t value) {
    write(0x0100 + m_sp, value);
    m_sp--;
}

uint8_t CPU::pop() {
    m_sp++;
    return read(0x0100 + m_sp);
}

void CPU::push16(uint16_t value) {
    push(static_cast<uint8_t>(value >> 8));
    push(static_cast<uint8_t>(value & 0xFF));
}

uint16_t CPU::pop16() {
    uint8_t lo = pop();
    uint8_t hi = pop();
    return (static_cast<uint16_t>(hi) << 8) | lo;
}

// Addressing modes
uint16_t CPU::addr_immediate() {
    return m_pc++;
}

uint16_t CPU::addr_zero_page() {
    return read(m_pc++);
}

uint16_t CPU::addr_zero_page_x() {
    return (read(m_pc++) + m_x) & 0xFF;
}

uint16_t CPU::addr_zero_page_y() {
    return (read(m_pc++) + m_y) & 0xFF;
}

uint16_t CPU::addr_absolute() {
    uint8_t lo = read(m_pc++);
    uint8_t hi = read(m_pc++);
    return (static_cast<uint16_t>(hi) << 8) | lo;
}

uint16_t CPU::addr_absolute_x(bool& page_crossed) {
    uint8_t lo = read(m_pc++);
    uint8_t hi = read(m_pc++);
    uint16_t addr = (static_cast<uint16_t>(hi) << 8) | lo;
    uint16_t result = addr + m_x;
    page_crossed = (addr & 0xFF00) != (result & 0xFF00);
    return result;
}

uint16_t CPU::addr_absolute_y(bool& page_crossed) {
    uint8_t lo = read(m_pc++);
    uint8_t hi = read(m_pc++);
    uint16_t addr = (static_cast<uint16_t>(hi) << 8) | lo;
    uint16_t result = addr + m_y;
    page_crossed = (addr & 0xFF00) != (result & 0xFF00);
    return result;
}

uint16_t CPU::addr_indirect() {
    uint8_t ptr_lo = read(m_pc++);
    uint8_t ptr_hi = read(m_pc++);
    uint16_t ptr = (static_cast<uint16_t>(ptr_hi) << 8) | ptr_lo;

    // 6502 bug: if ptr is on page boundary, wrap around
    uint16_t ptr_next = (ptr & 0xFF00) | ((ptr + 1) & 0x00FF);

    uint8_t lo = read(ptr);
    uint8_t hi = read(ptr_next);
    return (static_cast<uint16_t>(hi) << 8) | lo;
}

uint16_t CPU::addr_indirect_x() {
    uint8_t ptr = (read(m_pc++) + m_x) & 0xFF;
    uint8_t lo = read(ptr);
    uint8_t hi = read((ptr + 1) & 0xFF);
    return (static_cast<uint16_t>(hi) << 8) | lo;
}

uint16_t CPU::addr_indirect_y(bool& page_crossed) {
    uint8_t ptr = read(m_pc++);
    uint8_t lo = read(ptr);
    uint8_t hi = read((ptr + 1) & 0xFF);
    uint16_t addr = (static_cast<uint16_t>(hi) << 8) | lo;
    uint16_t result = addr + m_y;
    page_crossed = (addr & 0xFF00) != (result & 0xFF00);
    return result;
}

void CPU::set_flag(uint8_t flag, bool value) {
    if (value) {
        m_status |= flag;
    } else {
        m_status &= ~flag;
    }
}

bool CPU::get_flag(uint8_t flag) const {
    return (m_status & flag) != 0;
}

void CPU::update_zero_negative(uint8_t value) {
    set_flag(FLAG_Z, value == 0);
    set_flag(FLAG_N, (value & 0x80) != 0);
}

// Instructions
void CPU::op_adc(uint8_t value) {
    uint16_t sum = m_a + value + (get_flag(FLAG_C) ? 1 : 0);
    set_flag(FLAG_C, sum > 0xFF);
    set_flag(FLAG_V, (~(m_a ^ value) & (m_a ^ sum) & 0x80) != 0);
    m_a = static_cast<uint8_t>(sum);
    update_zero_negative(m_a);
}

void CPU::op_and(uint8_t value) {
    m_a &= value;
    update_zero_negative(m_a);
}

void CPU::op_asl(uint16_t address) {
    uint8_t value = read(address);
    set_flag(FLAG_C, (value & 0x80) != 0);
    value <<= 1;
    write(address, value);
    update_zero_negative(value);
}

void CPU::op_asl_a() {
    set_flag(FLAG_C, (m_a & 0x80) != 0);
    m_a <<= 1;
    update_zero_negative(m_a);
}

void CPU::op_bit(uint8_t value) {
    set_flag(FLAG_Z, (m_a & value) == 0);
    set_flag(FLAG_N, (value & 0x80) != 0);
    set_flag(FLAG_V, (value & 0x40) != 0);
}

void CPU::op_branch(bool condition) {
    int8_t offset = static_cast<int8_t>(read(m_pc++));
    if (condition) {
        uint16_t old_pc = m_pc;
        m_pc += offset;
        // Branch taken adds 1 cycle, page crossing adds another
    }
}

void CPU::op_brk() {
    m_pc++;
    push16(m_pc);
    push(m_status | FLAG_B | FLAG_U);
    set_flag(FLAG_I, true);
    uint8_t lo = read(0xFFFE);
    uint8_t hi = read(0xFFFF);
    m_pc = (static_cast<uint16_t>(hi) << 8) | lo;
}

void CPU::op_cmp(uint8_t reg, uint8_t value) {
    set_flag(FLAG_C, reg >= value);
    update_zero_negative(reg - value);
}

void CPU::op_dec(uint16_t address) {
    uint8_t value = read(address) - 1;
    write(address, value);
    update_zero_negative(value);
}

void CPU::op_eor(uint8_t value) {
    m_a ^= value;
    update_zero_negative(m_a);
}

void CPU::op_inc(uint16_t address) {
    uint8_t value = read(address) + 1;
    write(address, value);
    update_zero_negative(value);
}

void CPU::op_jmp(uint16_t address) {
    m_pc = address;
}

void CPU::op_jsr(uint16_t address) {
    push16(m_pc - 1);
    m_pc = address;
}

void CPU::op_lda(uint8_t value) {
    m_a = value;
    update_zero_negative(m_a);
}

void CPU::op_ldx(uint8_t value) {
    m_x = value;
    update_zero_negative(m_x);
}

void CPU::op_ldy(uint8_t value) {
    m_y = value;
    update_zero_negative(m_y);
}

void CPU::op_lsr(uint16_t address) {
    uint8_t value = read(address);
    set_flag(FLAG_C, (value & 0x01) != 0);
    value >>= 1;
    write(address, value);
    update_zero_negative(value);
}

void CPU::op_lsr_a() {
    set_flag(FLAG_C, (m_a & 0x01) != 0);
    m_a >>= 1;
    update_zero_negative(m_a);
}

void CPU::op_ora(uint8_t value) {
    m_a |= value;
    update_zero_negative(m_a);
}

void CPU::op_rol(uint16_t address) {
    uint8_t value = read(address);
    bool carry = get_flag(FLAG_C);
    set_flag(FLAG_C, (value & 0x80) != 0);
    value = (value << 1) | (carry ? 1 : 0);
    write(address, value);
    update_zero_negative(value);
}

void CPU::op_rol_a() {
    bool carry = get_flag(FLAG_C);
    set_flag(FLAG_C, (m_a & 0x80) != 0);
    m_a = (m_a << 1) | (carry ? 1 : 0);
    update_zero_negative(m_a);
}

void CPU::op_ror(uint16_t address) {
    uint8_t value = read(address);
    bool carry = get_flag(FLAG_C);
    set_flag(FLAG_C, (value & 0x01) != 0);
    value = (value >> 1) | (carry ? 0x80 : 0);
    write(address, value);
    update_zero_negative(value);
}

void CPU::op_ror_a() {
    bool carry = get_flag(FLAG_C);
    set_flag(FLAG_C, (m_a & 0x01) != 0);
    m_a = (m_a >> 1) | (carry ? 0x80 : 0);
    update_zero_negative(m_a);
}

void CPU::op_rti() {
    m_status = (pop() & ~FLAG_B) | FLAG_U;
    m_pc = pop16();
}

void CPU::op_rts() {
    m_pc = pop16() + 1;
}

void CPU::op_sbc(uint8_t value) {
    // SBC is the same as ADC with inverted value
    op_adc(~value);
}

void CPU::op_sta(uint16_t address) {
    write(address, m_a);
}

void CPU::op_stx(uint16_t address) {
    write(address, m_x);
}

void CPU::op_sty(uint16_t address) {
    write(address, m_y);
}

// Save state serialization helpers
namespace {
    template<typename T>
    void write_value(std::vector<uint8_t>& data, T value) {
        const uint8_t* ptr = reinterpret_cast<const uint8_t*>(&value);
        data.insert(data.end(), ptr, ptr + sizeof(T));
    }

    template<typename T>
    bool read_value(const uint8_t*& data, size_t& remaining, T& value) {
        if (remaining < sizeof(T)) return false;
        std::memcpy(&value, data, sizeof(T));
        data += sizeof(T);
        remaining -= sizeof(T);
        return true;
    }
}

void CPU::save_state(std::vector<uint8_t>& data) {
    write_value(data, m_pc);
    write_value(data, m_a);
    write_value(data, m_x);
    write_value(data, m_y);
    write_value(data, m_sp);
    write_value(data, m_status);
    write_value(data, static_cast<uint8_t>(m_nmi_pending ? 1 : 0));
    write_value(data, static_cast<uint8_t>(m_irq_pending ? 1 : 0));
}

void CPU::load_state(const uint8_t*& data, size_t& remaining) {
    read_value(data, remaining, m_pc);
    read_value(data, remaining, m_a);
    read_value(data, remaining, m_x);
    read_value(data, remaining, m_y);
    read_value(data, remaining, m_sp);
    read_value(data, remaining, m_status);
    uint8_t nmi, irq;
    read_value(data, remaining, nmi);
    read_value(data, remaining, irq);
    m_nmi_pending = nmi != 0;
    m_irq_pending = irq != 0;
}

} // namespace nes
