\doxysubsubsubsection{DMA\+\_\+interrupts\+\_\+definition}
\hypertarget{group___d_m_a__interrupts__definition}{}\label{group___d_m_a__interrupts__definition}\index{DMA\_interrupts\_definition@{DMA\_interrupts\_definition}}
\doxysubsubsubsubsubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___d_m_a__interrupts__definition_ga06e83dd277e0d3e5635cf8ce8dfd6e16}{DMA\+\_\+\+IT\+\_\+\+TC}}~((uint32\+\_\+t)0x00000002)
\item 
\#define \mbox{\hyperlink{group___d_m_a__interrupts__definition_gadf11c572b9797e04a14b105fdc2e5f66}{DMA\+\_\+\+IT\+\_\+\+HT}}~((uint32\+\_\+t)0x00000004)
\item 
\#define \mbox{\hyperlink{group___d_m_a__interrupts__definition_gaf9d92649d2a0146f663ff253d8f3b59e}{DMA\+\_\+\+IT\+\_\+\+TE}}~((uint32\+\_\+t)0x00000008)
\item 
\#define \mbox{\hyperlink{group___d_m_a__interrupts__definition_ga47f6af7da302c19aba24516037d305e7}{IS\+\_\+\+DMA\+\_\+\+CONFIG\+\_\+\+IT}}(IT)~((((IT) \& 0x\+FFFFFFF1) == 0x00) \&\& ((IT) != 0x00))
\item 
\#define \mbox{\hyperlink{group___d_m_a__interrupts__definition_ga017d35f4f6fbf5689ef39af7227bc5b0}{DMA1\+\_\+\+IT\+\_\+\+GL1}}~((uint32\+\_\+t)0x00000001)
\item 
\#define \mbox{\hyperlink{group___d_m_a__interrupts__definition_ga783532083dcc6e9752feb2e982ce7426}{DMA1\+\_\+\+IT\+\_\+\+TC1}}~((uint32\+\_\+t)0x00000002)
\item 
\#define \mbox{\hyperlink{group___d_m_a__interrupts__definition_gaea8c98e79c8cb420c81f7380a4c8e1da}{DMA1\+\_\+\+IT\+\_\+\+HT1}}~((uint32\+\_\+t)0x00000004)
\item 
\#define \mbox{\hyperlink{group___d_m_a__interrupts__definition_ga0121b479efafe485719d14634a02d542}{DMA1\+\_\+\+IT\+\_\+\+TE1}}~((uint32\+\_\+t)0x00000008)
\item 
\#define \mbox{\hyperlink{group___d_m_a__interrupts__definition_ga183f3044b39da5e3b3c688239086f836}{DMA1\+\_\+\+IT\+\_\+\+GL2}}~((uint32\+\_\+t)0x00000010)
\item 
\#define \mbox{\hyperlink{group___d_m_a__interrupts__definition_ga14171253268d69143102594cde56b0e1}{DMA1\+\_\+\+IT\+\_\+\+TC2}}~((uint32\+\_\+t)0x00000020)
\item 
\#define \mbox{\hyperlink{group___d_m_a__interrupts__definition_gab2d608582c350ed00412f7a09fe10ae7}{DMA1\+\_\+\+IT\+\_\+\+HT2}}~((uint32\+\_\+t)0x00000040)
\item 
\#define \mbox{\hyperlink{group___d_m_a__interrupts__definition_ga24e2ed429ff0c0b03c7fec8f4bc8bcc8}{DMA1\+\_\+\+IT\+\_\+\+TE2}}~((uint32\+\_\+t)0x00000080)
\item 
\#define \mbox{\hyperlink{group___d_m_a__interrupts__definition_ga3e71e661eb2ebab146b48b3aee5ad9b1}{DMA1\+\_\+\+IT\+\_\+\+GL3}}~((uint32\+\_\+t)0x00000100)
\item 
\#define \mbox{\hyperlink{group___d_m_a__interrupts__definition_ga37c375d4e3d681efecddc9f25c0c7bcd}{DMA1\+\_\+\+IT\+\_\+\+TC3}}~((uint32\+\_\+t)0x00000200)
\item 
\#define \mbox{\hyperlink{group___d_m_a__interrupts__definition_ga1e3b12ceb8ba5b8d129d5bdee21904de}{DMA1\+\_\+\+IT\+\_\+\+HT3}}~((uint32\+\_\+t)0x00000400)
\item 
\#define \mbox{\hyperlink{group___d_m_a__interrupts__definition_ga54e8f93512a446fcaf2b10cd92f81379}{DMA1\+\_\+\+IT\+\_\+\+TE3}}~((uint32\+\_\+t)0x00000800)
\item 
\#define \mbox{\hyperlink{group___d_m_a__interrupts__definition_ga24d5f98faba722d1ab54812ee7ad8eea}{DMA1\+\_\+\+IT\+\_\+\+GL4}}~((uint32\+\_\+t)0x00001000)
\item 
\#define \mbox{\hyperlink{group___d_m_a__interrupts__definition_ga4f6dd1c5092ca262f38c8bb8a7dc2986}{DMA1\+\_\+\+IT\+\_\+\+TC4}}~((uint32\+\_\+t)0x00002000)
\item 
\#define \mbox{\hyperlink{group___d_m_a__interrupts__definition_ga1e74c117ead07f4a8749e076316cf9d0}{DMA1\+\_\+\+IT\+\_\+\+HT4}}~((uint32\+\_\+t)0x00004000)
\item 
\#define \mbox{\hyperlink{group___d_m_a__interrupts__definition_ga48c3fecb70662a786f32d5cea0a894f8}{DMA1\+\_\+\+IT\+\_\+\+TE4}}~((uint32\+\_\+t)0x00008000)
\item 
\#define \mbox{\hyperlink{group___d_m_a__interrupts__definition_ga6a8d925c490ea6e7eaf9fbceea9774f6}{DMA1\+\_\+\+IT\+\_\+\+GL5}}~((uint32\+\_\+t)0x00010000)
\item 
\#define \mbox{\hyperlink{group___d_m_a__interrupts__definition_gaf916fe8154ad4a956eec66ecfe0e7e36}{DMA1\+\_\+\+IT\+\_\+\+TC5}}~((uint32\+\_\+t)0x00020000)
\item 
\#define \mbox{\hyperlink{group___d_m_a__interrupts__definition_ga3ddcb696d05b414be7a533993efa849f}{DMA1\+\_\+\+IT\+\_\+\+HT5}}~((uint32\+\_\+t)0x00040000)
\item 
\#define \mbox{\hyperlink{group___d_m_a__interrupts__definition_ga7c1f1a465bd0e9755e5fbf2cd7054528}{DMA1\+\_\+\+IT\+\_\+\+TE5}}~((uint32\+\_\+t)0x00080000)
\item 
\#define \mbox{\hyperlink{group___d_m_a__interrupts__definition_ga623e986da940dbdbc4155f0c1fc4eae8}{DMA1\+\_\+\+IT\+\_\+\+GL6}}~((uint32\+\_\+t)0x00100000)
\item 
\#define \mbox{\hyperlink{group___d_m_a__interrupts__definition_ga466bad6bf0a2c115aee96d2a1e3b8ddf}{DMA1\+\_\+\+IT\+\_\+\+TC6}}~((uint32\+\_\+t)0x00200000)
\item 
\#define \mbox{\hyperlink{group___d_m_a__interrupts__definition_ga0a86890a8aa84b5c4f12f1684850fa91}{DMA1\+\_\+\+IT\+\_\+\+HT6}}~((uint32\+\_\+t)0x00400000)
\item 
\#define \mbox{\hyperlink{group___d_m_a__interrupts__definition_ga2bbf515c1154a5ad359cbd0ace724e64}{DMA1\+\_\+\+IT\+\_\+\+TE6}}~((uint32\+\_\+t)0x00800000)
\item 
\#define \mbox{\hyperlink{group___d_m_a__interrupts__definition_ga3df39a2f922a5f33ebf1ba3f1adfc15d}{DMA1\+\_\+\+IT\+\_\+\+GL7}}~((uint32\+\_\+t)0x01000000)
\item 
\#define \mbox{\hyperlink{group___d_m_a__interrupts__definition_ga17efb3180f536c295853e64e5ca508c2}{DMA1\+\_\+\+IT\+\_\+\+TC7}}~((uint32\+\_\+t)0x02000000)
\item 
\#define \mbox{\hyperlink{group___d_m_a__interrupts__definition_ga9f8a6dd7fc4978c95cbd9de63c85bc37}{DMA1\+\_\+\+IT\+\_\+\+HT7}}~((uint32\+\_\+t)0x04000000)
\item 
\#define \mbox{\hyperlink{group___d_m_a__interrupts__definition_ga1261e2bfa461a8097603b7737eb7698c}{DMA1\+\_\+\+IT\+\_\+\+TE7}}~((uint32\+\_\+t)0x08000000)
\item 
\#define \mbox{\hyperlink{group___d_m_a__interrupts__definition_gafe096e037c0b7cc498cdb993d32e06c5}{DMA2\+\_\+\+IT\+\_\+\+GL1}}~((uint32\+\_\+t)0x10000001)
\item 
\#define \mbox{\hyperlink{group___d_m_a__interrupts__definition_ga2b6a86186eb56749032aa18b9baff850}{DMA2\+\_\+\+IT\+\_\+\+TC1}}~((uint32\+\_\+t)0x10000002)
\item 
\#define \mbox{\hyperlink{group___d_m_a__interrupts__definition_gab9544576514917f9a1fcbb3100c3c2ae}{DMA2\+\_\+\+IT\+\_\+\+HT1}}~((uint32\+\_\+t)0x10000004)
\item 
\#define \mbox{\hyperlink{group___d_m_a__interrupts__definition_ga912b0a1e7104dc70d25ca1a33338b6eb}{DMA2\+\_\+\+IT\+\_\+\+TE1}}~((uint32\+\_\+t)0x10000008)
\item 
\#define \mbox{\hyperlink{group___d_m_a__interrupts__definition_gad1b225f7053b88eeee62e5ed1801b5c3}{DMA2\+\_\+\+IT\+\_\+\+GL2}}~((uint32\+\_\+t)0x10000010)
\item 
\#define \mbox{\hyperlink{group___d_m_a__interrupts__definition_ga174df6fdfa25046c1481ede66ff1eb6d}{DMA2\+\_\+\+IT\+\_\+\+TC2}}~((uint32\+\_\+t)0x10000020)
\item 
\#define \mbox{\hyperlink{group___d_m_a__interrupts__definition_gaf1cb017935477795a7bfb0d1a271e69a}{DMA2\+\_\+\+IT\+\_\+\+HT2}}~((uint32\+\_\+t)0x10000040)
\item 
\#define \mbox{\hyperlink{group___d_m_a__interrupts__definition_ga5f32004b492a225495c9c1dcd5002042}{DMA2\+\_\+\+IT\+\_\+\+TE2}}~((uint32\+\_\+t)0x10000080)
\item 
\#define \mbox{\hyperlink{group___d_m_a__interrupts__definition_ga9876a20bc7ae5ccff6d4e62a8b767070}{DMA2\+\_\+\+IT\+\_\+\+GL3}}~((uint32\+\_\+t)0x10000100)
\item 
\#define \mbox{\hyperlink{group___d_m_a__interrupts__definition_ga249abc1068e8979f52d7d867b5de5a75}{DMA2\+\_\+\+IT\+\_\+\+TC3}}~((uint32\+\_\+t)0x10000200)
\item 
\#define \mbox{\hyperlink{group___d_m_a__interrupts__definition_gab3c0d024e03f9fdca539710c7e528904}{DMA2\+\_\+\+IT\+\_\+\+HT3}}~((uint32\+\_\+t)0x10000400)
\item 
\#define \mbox{\hyperlink{group___d_m_a__interrupts__definition_ga2fd4ce5d7e2d67c05379f826ae1b1da6}{DMA2\+\_\+\+IT\+\_\+\+TE3}}~((uint32\+\_\+t)0x10000800)
\item 
\#define \mbox{\hyperlink{group___d_m_a__interrupts__definition_ga004761fbcd7dba2f242639b2992ada17}{DMA2\+\_\+\+IT\+\_\+\+GL4}}~((uint32\+\_\+t)0x10001000)
\item 
\#define \mbox{\hyperlink{group___d_m_a__interrupts__definition_ga54b6716e82894f76c87926afe2a65f30}{DMA2\+\_\+\+IT\+\_\+\+TC4}}~((uint32\+\_\+t)0x10002000)
\item 
\#define \mbox{\hyperlink{group___d_m_a__interrupts__definition_ga4aa775a2f1e10783bd43911ad65bb28b}{DMA2\+\_\+\+IT\+\_\+\+HT4}}~((uint32\+\_\+t)0x10004000)
\item 
\#define \mbox{\hyperlink{group___d_m_a__interrupts__definition_ga54dfd8a41ad683f01e3103e6473a7aff}{DMA2\+\_\+\+IT\+\_\+\+TE4}}~((uint32\+\_\+t)0x10008000)
\item 
\#define \mbox{\hyperlink{group___d_m_a__interrupts__definition_ga2205d7e002767d98f7aa206634374082}{DMA2\+\_\+\+IT\+\_\+\+GL5}}~((uint32\+\_\+t)0x10010000)
\item 
\#define \mbox{\hyperlink{group___d_m_a__interrupts__definition_gaa1134531a0aeb8daeb516985562129b0}{DMA2\+\_\+\+IT\+\_\+\+TC5}}~((uint32\+\_\+t)0x10020000)
\item 
\#define \mbox{\hyperlink{group___d_m_a__interrupts__definition_ga4c1e0d1572267c1d48d787009148e3ef}{DMA2\+\_\+\+IT\+\_\+\+HT5}}~((uint32\+\_\+t)0x10040000)
\item 
\#define \mbox{\hyperlink{group___d_m_a__interrupts__definition_gad47115e9a4d0d3f5d9101097983b5525}{DMA2\+\_\+\+IT\+\_\+\+TE5}}~((uint32\+\_\+t)0x10080000)
\item 
\#define \mbox{\hyperlink{group___d_m_a__interrupts__definition_ga390481b083355ed774b04f70a42f0dfb}{IS\+\_\+\+DMA\+\_\+\+CLEAR\+\_\+\+IT}}(IT)~(((((IT) \& 0x\+F0000000) == 0x00) \texorpdfstring{$\vert$}{|}\texorpdfstring{$\vert$}{|} (((IT) \& 0x\+EFF00000) == 0x00)) \&\& ((IT) != 0x00))
\item 
\#define \mbox{\hyperlink{group___d_m_a__interrupts__definition_gaaafa1bd74bc5e78e276c731faa8eed22}{IS\+\_\+\+DMA\+\_\+\+GET\+\_\+\+IT}}(IT)
\end{DoxyCompactItemize}


\doxysubsubsubsubsection{Detailed Description}




\doxysubsubsubsubsection{Macro Definition Documentation}
\Hypertarget{group___d_m_a__interrupts__definition_ga017d35f4f6fbf5689ef39af7227bc5b0}\label{group___d_m_a__interrupts__definition_ga017d35f4f6fbf5689ef39af7227bc5b0} 
\index{DMA\_interrupts\_definition@{DMA\_interrupts\_definition}!DMA1\_IT\_GL1@{DMA1\_IT\_GL1}}
\index{DMA1\_IT\_GL1@{DMA1\_IT\_GL1}!DMA\_interrupts\_definition@{DMA\_interrupts\_definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA1\_IT\_GL1}{DMA1\_IT\_GL1}}
{\footnotesize\ttfamily \#define DMA1\+\_\+\+IT\+\_\+\+GL1~((uint32\+\_\+t)0x00000001)}

\Hypertarget{group___d_m_a__interrupts__definition_ga183f3044b39da5e3b3c688239086f836}\label{group___d_m_a__interrupts__definition_ga183f3044b39da5e3b3c688239086f836} 
\index{DMA\_interrupts\_definition@{DMA\_interrupts\_definition}!DMA1\_IT\_GL2@{DMA1\_IT\_GL2}}
\index{DMA1\_IT\_GL2@{DMA1\_IT\_GL2}!DMA\_interrupts\_definition@{DMA\_interrupts\_definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA1\_IT\_GL2}{DMA1\_IT\_GL2}}
{\footnotesize\ttfamily \#define DMA1\+\_\+\+IT\+\_\+\+GL2~((uint32\+\_\+t)0x00000010)}

\Hypertarget{group___d_m_a__interrupts__definition_ga3e71e661eb2ebab146b48b3aee5ad9b1}\label{group___d_m_a__interrupts__definition_ga3e71e661eb2ebab146b48b3aee5ad9b1} 
\index{DMA\_interrupts\_definition@{DMA\_interrupts\_definition}!DMA1\_IT\_GL3@{DMA1\_IT\_GL3}}
\index{DMA1\_IT\_GL3@{DMA1\_IT\_GL3}!DMA\_interrupts\_definition@{DMA\_interrupts\_definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA1\_IT\_GL3}{DMA1\_IT\_GL3}}
{\footnotesize\ttfamily \#define DMA1\+\_\+\+IT\+\_\+\+GL3~((uint32\+\_\+t)0x00000100)}

\Hypertarget{group___d_m_a__interrupts__definition_ga24d5f98faba722d1ab54812ee7ad8eea}\label{group___d_m_a__interrupts__definition_ga24d5f98faba722d1ab54812ee7ad8eea} 
\index{DMA\_interrupts\_definition@{DMA\_interrupts\_definition}!DMA1\_IT\_GL4@{DMA1\_IT\_GL4}}
\index{DMA1\_IT\_GL4@{DMA1\_IT\_GL4}!DMA\_interrupts\_definition@{DMA\_interrupts\_definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA1\_IT\_GL4}{DMA1\_IT\_GL4}}
{\footnotesize\ttfamily \#define DMA1\+\_\+\+IT\+\_\+\+GL4~((uint32\+\_\+t)0x00001000)}

\Hypertarget{group___d_m_a__interrupts__definition_ga6a8d925c490ea6e7eaf9fbceea9774f6}\label{group___d_m_a__interrupts__definition_ga6a8d925c490ea6e7eaf9fbceea9774f6} 
\index{DMA\_interrupts\_definition@{DMA\_interrupts\_definition}!DMA1\_IT\_GL5@{DMA1\_IT\_GL5}}
\index{DMA1\_IT\_GL5@{DMA1\_IT\_GL5}!DMA\_interrupts\_definition@{DMA\_interrupts\_definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA1\_IT\_GL5}{DMA1\_IT\_GL5}}
{\footnotesize\ttfamily \#define DMA1\+\_\+\+IT\+\_\+\+GL5~((uint32\+\_\+t)0x00010000)}

\Hypertarget{group___d_m_a__interrupts__definition_ga623e986da940dbdbc4155f0c1fc4eae8}\label{group___d_m_a__interrupts__definition_ga623e986da940dbdbc4155f0c1fc4eae8} 
\index{DMA\_interrupts\_definition@{DMA\_interrupts\_definition}!DMA1\_IT\_GL6@{DMA1\_IT\_GL6}}
\index{DMA1\_IT\_GL6@{DMA1\_IT\_GL6}!DMA\_interrupts\_definition@{DMA\_interrupts\_definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA1\_IT\_GL6}{DMA1\_IT\_GL6}}
{\footnotesize\ttfamily \#define DMA1\+\_\+\+IT\+\_\+\+GL6~((uint32\+\_\+t)0x00100000)}

\Hypertarget{group___d_m_a__interrupts__definition_ga3df39a2f922a5f33ebf1ba3f1adfc15d}\label{group___d_m_a__interrupts__definition_ga3df39a2f922a5f33ebf1ba3f1adfc15d} 
\index{DMA\_interrupts\_definition@{DMA\_interrupts\_definition}!DMA1\_IT\_GL7@{DMA1\_IT\_GL7}}
\index{DMA1\_IT\_GL7@{DMA1\_IT\_GL7}!DMA\_interrupts\_definition@{DMA\_interrupts\_definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA1\_IT\_GL7}{DMA1\_IT\_GL7}}
{\footnotesize\ttfamily \#define DMA1\+\_\+\+IT\+\_\+\+GL7~((uint32\+\_\+t)0x01000000)}

\Hypertarget{group___d_m_a__interrupts__definition_gaea8c98e79c8cb420c81f7380a4c8e1da}\label{group___d_m_a__interrupts__definition_gaea8c98e79c8cb420c81f7380a4c8e1da} 
\index{DMA\_interrupts\_definition@{DMA\_interrupts\_definition}!DMA1\_IT\_HT1@{DMA1\_IT\_HT1}}
\index{DMA1\_IT\_HT1@{DMA1\_IT\_HT1}!DMA\_interrupts\_definition@{DMA\_interrupts\_definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA1\_IT\_HT1}{DMA1\_IT\_HT1}}
{\footnotesize\ttfamily \#define DMA1\+\_\+\+IT\+\_\+\+HT1~((uint32\+\_\+t)0x00000004)}

\Hypertarget{group___d_m_a__interrupts__definition_gab2d608582c350ed00412f7a09fe10ae7}\label{group___d_m_a__interrupts__definition_gab2d608582c350ed00412f7a09fe10ae7} 
\index{DMA\_interrupts\_definition@{DMA\_interrupts\_definition}!DMA1\_IT\_HT2@{DMA1\_IT\_HT2}}
\index{DMA1\_IT\_HT2@{DMA1\_IT\_HT2}!DMA\_interrupts\_definition@{DMA\_interrupts\_definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA1\_IT\_HT2}{DMA1\_IT\_HT2}}
{\footnotesize\ttfamily \#define DMA1\+\_\+\+IT\+\_\+\+HT2~((uint32\+\_\+t)0x00000040)}

\Hypertarget{group___d_m_a__interrupts__definition_ga1e3b12ceb8ba5b8d129d5bdee21904de}\label{group___d_m_a__interrupts__definition_ga1e3b12ceb8ba5b8d129d5bdee21904de} 
\index{DMA\_interrupts\_definition@{DMA\_interrupts\_definition}!DMA1\_IT\_HT3@{DMA1\_IT\_HT3}}
\index{DMA1\_IT\_HT3@{DMA1\_IT\_HT3}!DMA\_interrupts\_definition@{DMA\_interrupts\_definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA1\_IT\_HT3}{DMA1\_IT\_HT3}}
{\footnotesize\ttfamily \#define DMA1\+\_\+\+IT\+\_\+\+HT3~((uint32\+\_\+t)0x00000400)}

\Hypertarget{group___d_m_a__interrupts__definition_ga1e74c117ead07f4a8749e076316cf9d0}\label{group___d_m_a__interrupts__definition_ga1e74c117ead07f4a8749e076316cf9d0} 
\index{DMA\_interrupts\_definition@{DMA\_interrupts\_definition}!DMA1\_IT\_HT4@{DMA1\_IT\_HT4}}
\index{DMA1\_IT\_HT4@{DMA1\_IT\_HT4}!DMA\_interrupts\_definition@{DMA\_interrupts\_definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA1\_IT\_HT4}{DMA1\_IT\_HT4}}
{\footnotesize\ttfamily \#define DMA1\+\_\+\+IT\+\_\+\+HT4~((uint32\+\_\+t)0x00004000)}

\Hypertarget{group___d_m_a__interrupts__definition_ga3ddcb696d05b414be7a533993efa849f}\label{group___d_m_a__interrupts__definition_ga3ddcb696d05b414be7a533993efa849f} 
\index{DMA\_interrupts\_definition@{DMA\_interrupts\_definition}!DMA1\_IT\_HT5@{DMA1\_IT\_HT5}}
\index{DMA1\_IT\_HT5@{DMA1\_IT\_HT5}!DMA\_interrupts\_definition@{DMA\_interrupts\_definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA1\_IT\_HT5}{DMA1\_IT\_HT5}}
{\footnotesize\ttfamily \#define DMA1\+\_\+\+IT\+\_\+\+HT5~((uint32\+\_\+t)0x00040000)}

\Hypertarget{group___d_m_a__interrupts__definition_ga0a86890a8aa84b5c4f12f1684850fa91}\label{group___d_m_a__interrupts__definition_ga0a86890a8aa84b5c4f12f1684850fa91} 
\index{DMA\_interrupts\_definition@{DMA\_interrupts\_definition}!DMA1\_IT\_HT6@{DMA1\_IT\_HT6}}
\index{DMA1\_IT\_HT6@{DMA1\_IT\_HT6}!DMA\_interrupts\_definition@{DMA\_interrupts\_definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA1\_IT\_HT6}{DMA1\_IT\_HT6}}
{\footnotesize\ttfamily \#define DMA1\+\_\+\+IT\+\_\+\+HT6~((uint32\+\_\+t)0x00400000)}

\Hypertarget{group___d_m_a__interrupts__definition_ga9f8a6dd7fc4978c95cbd9de63c85bc37}\label{group___d_m_a__interrupts__definition_ga9f8a6dd7fc4978c95cbd9de63c85bc37} 
\index{DMA\_interrupts\_definition@{DMA\_interrupts\_definition}!DMA1\_IT\_HT7@{DMA1\_IT\_HT7}}
\index{DMA1\_IT\_HT7@{DMA1\_IT\_HT7}!DMA\_interrupts\_definition@{DMA\_interrupts\_definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA1\_IT\_HT7}{DMA1\_IT\_HT7}}
{\footnotesize\ttfamily \#define DMA1\+\_\+\+IT\+\_\+\+HT7~((uint32\+\_\+t)0x04000000)}

\Hypertarget{group___d_m_a__interrupts__definition_ga783532083dcc6e9752feb2e982ce7426}\label{group___d_m_a__interrupts__definition_ga783532083dcc6e9752feb2e982ce7426} 
\index{DMA\_interrupts\_definition@{DMA\_interrupts\_definition}!DMA1\_IT\_TC1@{DMA1\_IT\_TC1}}
\index{DMA1\_IT\_TC1@{DMA1\_IT\_TC1}!DMA\_interrupts\_definition@{DMA\_interrupts\_definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA1\_IT\_TC1}{DMA1\_IT\_TC1}}
{\footnotesize\ttfamily \#define DMA1\+\_\+\+IT\+\_\+\+TC1~((uint32\+\_\+t)0x00000002)}

\Hypertarget{group___d_m_a__interrupts__definition_ga14171253268d69143102594cde56b0e1}\label{group___d_m_a__interrupts__definition_ga14171253268d69143102594cde56b0e1} 
\index{DMA\_interrupts\_definition@{DMA\_interrupts\_definition}!DMA1\_IT\_TC2@{DMA1\_IT\_TC2}}
\index{DMA1\_IT\_TC2@{DMA1\_IT\_TC2}!DMA\_interrupts\_definition@{DMA\_interrupts\_definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA1\_IT\_TC2}{DMA1\_IT\_TC2}}
{\footnotesize\ttfamily \#define DMA1\+\_\+\+IT\+\_\+\+TC2~((uint32\+\_\+t)0x00000020)}

\Hypertarget{group___d_m_a__interrupts__definition_ga37c375d4e3d681efecddc9f25c0c7bcd}\label{group___d_m_a__interrupts__definition_ga37c375d4e3d681efecddc9f25c0c7bcd} 
\index{DMA\_interrupts\_definition@{DMA\_interrupts\_definition}!DMA1\_IT\_TC3@{DMA1\_IT\_TC3}}
\index{DMA1\_IT\_TC3@{DMA1\_IT\_TC3}!DMA\_interrupts\_definition@{DMA\_interrupts\_definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA1\_IT\_TC3}{DMA1\_IT\_TC3}}
{\footnotesize\ttfamily \#define DMA1\+\_\+\+IT\+\_\+\+TC3~((uint32\+\_\+t)0x00000200)}

\Hypertarget{group___d_m_a__interrupts__definition_ga4f6dd1c5092ca262f38c8bb8a7dc2986}\label{group___d_m_a__interrupts__definition_ga4f6dd1c5092ca262f38c8bb8a7dc2986} 
\index{DMA\_interrupts\_definition@{DMA\_interrupts\_definition}!DMA1\_IT\_TC4@{DMA1\_IT\_TC4}}
\index{DMA1\_IT\_TC4@{DMA1\_IT\_TC4}!DMA\_interrupts\_definition@{DMA\_interrupts\_definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA1\_IT\_TC4}{DMA1\_IT\_TC4}}
{\footnotesize\ttfamily \#define DMA1\+\_\+\+IT\+\_\+\+TC4~((uint32\+\_\+t)0x00002000)}

\Hypertarget{group___d_m_a__interrupts__definition_gaf916fe8154ad4a956eec66ecfe0e7e36}\label{group___d_m_a__interrupts__definition_gaf916fe8154ad4a956eec66ecfe0e7e36} 
\index{DMA\_interrupts\_definition@{DMA\_interrupts\_definition}!DMA1\_IT\_TC5@{DMA1\_IT\_TC5}}
\index{DMA1\_IT\_TC5@{DMA1\_IT\_TC5}!DMA\_interrupts\_definition@{DMA\_interrupts\_definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA1\_IT\_TC5}{DMA1\_IT\_TC5}}
{\footnotesize\ttfamily \#define DMA1\+\_\+\+IT\+\_\+\+TC5~((uint32\+\_\+t)0x00020000)}

\Hypertarget{group___d_m_a__interrupts__definition_ga466bad6bf0a2c115aee96d2a1e3b8ddf}\label{group___d_m_a__interrupts__definition_ga466bad6bf0a2c115aee96d2a1e3b8ddf} 
\index{DMA\_interrupts\_definition@{DMA\_interrupts\_definition}!DMA1\_IT\_TC6@{DMA1\_IT\_TC6}}
\index{DMA1\_IT\_TC6@{DMA1\_IT\_TC6}!DMA\_interrupts\_definition@{DMA\_interrupts\_definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA1\_IT\_TC6}{DMA1\_IT\_TC6}}
{\footnotesize\ttfamily \#define DMA1\+\_\+\+IT\+\_\+\+TC6~((uint32\+\_\+t)0x00200000)}

\Hypertarget{group___d_m_a__interrupts__definition_ga17efb3180f536c295853e64e5ca508c2}\label{group___d_m_a__interrupts__definition_ga17efb3180f536c295853e64e5ca508c2} 
\index{DMA\_interrupts\_definition@{DMA\_interrupts\_definition}!DMA1\_IT\_TC7@{DMA1\_IT\_TC7}}
\index{DMA1\_IT\_TC7@{DMA1\_IT\_TC7}!DMA\_interrupts\_definition@{DMA\_interrupts\_definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA1\_IT\_TC7}{DMA1\_IT\_TC7}}
{\footnotesize\ttfamily \#define DMA1\+\_\+\+IT\+\_\+\+TC7~((uint32\+\_\+t)0x02000000)}

\Hypertarget{group___d_m_a__interrupts__definition_ga0121b479efafe485719d14634a02d542}\label{group___d_m_a__interrupts__definition_ga0121b479efafe485719d14634a02d542} 
\index{DMA\_interrupts\_definition@{DMA\_interrupts\_definition}!DMA1\_IT\_TE1@{DMA1\_IT\_TE1}}
\index{DMA1\_IT\_TE1@{DMA1\_IT\_TE1}!DMA\_interrupts\_definition@{DMA\_interrupts\_definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA1\_IT\_TE1}{DMA1\_IT\_TE1}}
{\footnotesize\ttfamily \#define DMA1\+\_\+\+IT\+\_\+\+TE1~((uint32\+\_\+t)0x00000008)}

\Hypertarget{group___d_m_a__interrupts__definition_ga24e2ed429ff0c0b03c7fec8f4bc8bcc8}\label{group___d_m_a__interrupts__definition_ga24e2ed429ff0c0b03c7fec8f4bc8bcc8} 
\index{DMA\_interrupts\_definition@{DMA\_interrupts\_definition}!DMA1\_IT\_TE2@{DMA1\_IT\_TE2}}
\index{DMA1\_IT\_TE2@{DMA1\_IT\_TE2}!DMA\_interrupts\_definition@{DMA\_interrupts\_definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA1\_IT\_TE2}{DMA1\_IT\_TE2}}
{\footnotesize\ttfamily \#define DMA1\+\_\+\+IT\+\_\+\+TE2~((uint32\+\_\+t)0x00000080)}

\Hypertarget{group___d_m_a__interrupts__definition_ga54e8f93512a446fcaf2b10cd92f81379}\label{group___d_m_a__interrupts__definition_ga54e8f93512a446fcaf2b10cd92f81379} 
\index{DMA\_interrupts\_definition@{DMA\_interrupts\_definition}!DMA1\_IT\_TE3@{DMA1\_IT\_TE3}}
\index{DMA1\_IT\_TE3@{DMA1\_IT\_TE3}!DMA\_interrupts\_definition@{DMA\_interrupts\_definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA1\_IT\_TE3}{DMA1\_IT\_TE3}}
{\footnotesize\ttfamily \#define DMA1\+\_\+\+IT\+\_\+\+TE3~((uint32\+\_\+t)0x00000800)}

\Hypertarget{group___d_m_a__interrupts__definition_ga48c3fecb70662a786f32d5cea0a894f8}\label{group___d_m_a__interrupts__definition_ga48c3fecb70662a786f32d5cea0a894f8} 
\index{DMA\_interrupts\_definition@{DMA\_interrupts\_definition}!DMA1\_IT\_TE4@{DMA1\_IT\_TE4}}
\index{DMA1\_IT\_TE4@{DMA1\_IT\_TE4}!DMA\_interrupts\_definition@{DMA\_interrupts\_definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA1\_IT\_TE4}{DMA1\_IT\_TE4}}
{\footnotesize\ttfamily \#define DMA1\+\_\+\+IT\+\_\+\+TE4~((uint32\+\_\+t)0x00008000)}

\Hypertarget{group___d_m_a__interrupts__definition_ga7c1f1a465bd0e9755e5fbf2cd7054528}\label{group___d_m_a__interrupts__definition_ga7c1f1a465bd0e9755e5fbf2cd7054528} 
\index{DMA\_interrupts\_definition@{DMA\_interrupts\_definition}!DMA1\_IT\_TE5@{DMA1\_IT\_TE5}}
\index{DMA1\_IT\_TE5@{DMA1\_IT\_TE5}!DMA\_interrupts\_definition@{DMA\_interrupts\_definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA1\_IT\_TE5}{DMA1\_IT\_TE5}}
{\footnotesize\ttfamily \#define DMA1\+\_\+\+IT\+\_\+\+TE5~((uint32\+\_\+t)0x00080000)}

\Hypertarget{group___d_m_a__interrupts__definition_ga2bbf515c1154a5ad359cbd0ace724e64}\label{group___d_m_a__interrupts__definition_ga2bbf515c1154a5ad359cbd0ace724e64} 
\index{DMA\_interrupts\_definition@{DMA\_interrupts\_definition}!DMA1\_IT\_TE6@{DMA1\_IT\_TE6}}
\index{DMA1\_IT\_TE6@{DMA1\_IT\_TE6}!DMA\_interrupts\_definition@{DMA\_interrupts\_definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA1\_IT\_TE6}{DMA1\_IT\_TE6}}
{\footnotesize\ttfamily \#define DMA1\+\_\+\+IT\+\_\+\+TE6~((uint32\+\_\+t)0x00800000)}

\Hypertarget{group___d_m_a__interrupts__definition_ga1261e2bfa461a8097603b7737eb7698c}\label{group___d_m_a__interrupts__definition_ga1261e2bfa461a8097603b7737eb7698c} 
\index{DMA\_interrupts\_definition@{DMA\_interrupts\_definition}!DMA1\_IT\_TE7@{DMA1\_IT\_TE7}}
\index{DMA1\_IT\_TE7@{DMA1\_IT\_TE7}!DMA\_interrupts\_definition@{DMA\_interrupts\_definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA1\_IT\_TE7}{DMA1\_IT\_TE7}}
{\footnotesize\ttfamily \#define DMA1\+\_\+\+IT\+\_\+\+TE7~((uint32\+\_\+t)0x08000000)}

\Hypertarget{group___d_m_a__interrupts__definition_gafe096e037c0b7cc498cdb993d32e06c5}\label{group___d_m_a__interrupts__definition_gafe096e037c0b7cc498cdb993d32e06c5} 
\index{DMA\_interrupts\_definition@{DMA\_interrupts\_definition}!DMA2\_IT\_GL1@{DMA2\_IT\_GL1}}
\index{DMA2\_IT\_GL1@{DMA2\_IT\_GL1}!DMA\_interrupts\_definition@{DMA\_interrupts\_definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA2\_IT\_GL1}{DMA2\_IT\_GL1}}
{\footnotesize\ttfamily \#define DMA2\+\_\+\+IT\+\_\+\+GL1~((uint32\+\_\+t)0x10000001)}

\Hypertarget{group___d_m_a__interrupts__definition_gad1b225f7053b88eeee62e5ed1801b5c3}\label{group___d_m_a__interrupts__definition_gad1b225f7053b88eeee62e5ed1801b5c3} 
\index{DMA\_interrupts\_definition@{DMA\_interrupts\_definition}!DMA2\_IT\_GL2@{DMA2\_IT\_GL2}}
\index{DMA2\_IT\_GL2@{DMA2\_IT\_GL2}!DMA\_interrupts\_definition@{DMA\_interrupts\_definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA2\_IT\_GL2}{DMA2\_IT\_GL2}}
{\footnotesize\ttfamily \#define DMA2\+\_\+\+IT\+\_\+\+GL2~((uint32\+\_\+t)0x10000010)}

\Hypertarget{group___d_m_a__interrupts__definition_ga9876a20bc7ae5ccff6d4e62a8b767070}\label{group___d_m_a__interrupts__definition_ga9876a20bc7ae5ccff6d4e62a8b767070} 
\index{DMA\_interrupts\_definition@{DMA\_interrupts\_definition}!DMA2\_IT\_GL3@{DMA2\_IT\_GL3}}
\index{DMA2\_IT\_GL3@{DMA2\_IT\_GL3}!DMA\_interrupts\_definition@{DMA\_interrupts\_definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA2\_IT\_GL3}{DMA2\_IT\_GL3}}
{\footnotesize\ttfamily \#define DMA2\+\_\+\+IT\+\_\+\+GL3~((uint32\+\_\+t)0x10000100)}

\Hypertarget{group___d_m_a__interrupts__definition_ga004761fbcd7dba2f242639b2992ada17}\label{group___d_m_a__interrupts__definition_ga004761fbcd7dba2f242639b2992ada17} 
\index{DMA\_interrupts\_definition@{DMA\_interrupts\_definition}!DMA2\_IT\_GL4@{DMA2\_IT\_GL4}}
\index{DMA2\_IT\_GL4@{DMA2\_IT\_GL4}!DMA\_interrupts\_definition@{DMA\_interrupts\_definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA2\_IT\_GL4}{DMA2\_IT\_GL4}}
{\footnotesize\ttfamily \#define DMA2\+\_\+\+IT\+\_\+\+GL4~((uint32\+\_\+t)0x10001000)}

\Hypertarget{group___d_m_a__interrupts__definition_ga2205d7e002767d98f7aa206634374082}\label{group___d_m_a__interrupts__definition_ga2205d7e002767d98f7aa206634374082} 
\index{DMA\_interrupts\_definition@{DMA\_interrupts\_definition}!DMA2\_IT\_GL5@{DMA2\_IT\_GL5}}
\index{DMA2\_IT\_GL5@{DMA2\_IT\_GL5}!DMA\_interrupts\_definition@{DMA\_interrupts\_definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA2\_IT\_GL5}{DMA2\_IT\_GL5}}
{\footnotesize\ttfamily \#define DMA2\+\_\+\+IT\+\_\+\+GL5~((uint32\+\_\+t)0x10010000)}

\Hypertarget{group___d_m_a__interrupts__definition_gab9544576514917f9a1fcbb3100c3c2ae}\label{group___d_m_a__interrupts__definition_gab9544576514917f9a1fcbb3100c3c2ae} 
\index{DMA\_interrupts\_definition@{DMA\_interrupts\_definition}!DMA2\_IT\_HT1@{DMA2\_IT\_HT1}}
\index{DMA2\_IT\_HT1@{DMA2\_IT\_HT1}!DMA\_interrupts\_definition@{DMA\_interrupts\_definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA2\_IT\_HT1}{DMA2\_IT\_HT1}}
{\footnotesize\ttfamily \#define DMA2\+\_\+\+IT\+\_\+\+HT1~((uint32\+\_\+t)0x10000004)}

\Hypertarget{group___d_m_a__interrupts__definition_gaf1cb017935477795a7bfb0d1a271e69a}\label{group___d_m_a__interrupts__definition_gaf1cb017935477795a7bfb0d1a271e69a} 
\index{DMA\_interrupts\_definition@{DMA\_interrupts\_definition}!DMA2\_IT\_HT2@{DMA2\_IT\_HT2}}
\index{DMA2\_IT\_HT2@{DMA2\_IT\_HT2}!DMA\_interrupts\_definition@{DMA\_interrupts\_definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA2\_IT\_HT2}{DMA2\_IT\_HT2}}
{\footnotesize\ttfamily \#define DMA2\+\_\+\+IT\+\_\+\+HT2~((uint32\+\_\+t)0x10000040)}

\Hypertarget{group___d_m_a__interrupts__definition_gab3c0d024e03f9fdca539710c7e528904}\label{group___d_m_a__interrupts__definition_gab3c0d024e03f9fdca539710c7e528904} 
\index{DMA\_interrupts\_definition@{DMA\_interrupts\_definition}!DMA2\_IT\_HT3@{DMA2\_IT\_HT3}}
\index{DMA2\_IT\_HT3@{DMA2\_IT\_HT3}!DMA\_interrupts\_definition@{DMA\_interrupts\_definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA2\_IT\_HT3}{DMA2\_IT\_HT3}}
{\footnotesize\ttfamily \#define DMA2\+\_\+\+IT\+\_\+\+HT3~((uint32\+\_\+t)0x10000400)}

\Hypertarget{group___d_m_a__interrupts__definition_ga4aa775a2f1e10783bd43911ad65bb28b}\label{group___d_m_a__interrupts__definition_ga4aa775a2f1e10783bd43911ad65bb28b} 
\index{DMA\_interrupts\_definition@{DMA\_interrupts\_definition}!DMA2\_IT\_HT4@{DMA2\_IT\_HT4}}
\index{DMA2\_IT\_HT4@{DMA2\_IT\_HT4}!DMA\_interrupts\_definition@{DMA\_interrupts\_definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA2\_IT\_HT4}{DMA2\_IT\_HT4}}
{\footnotesize\ttfamily \#define DMA2\+\_\+\+IT\+\_\+\+HT4~((uint32\+\_\+t)0x10004000)}

\Hypertarget{group___d_m_a__interrupts__definition_ga4c1e0d1572267c1d48d787009148e3ef}\label{group___d_m_a__interrupts__definition_ga4c1e0d1572267c1d48d787009148e3ef} 
\index{DMA\_interrupts\_definition@{DMA\_interrupts\_definition}!DMA2\_IT\_HT5@{DMA2\_IT\_HT5}}
\index{DMA2\_IT\_HT5@{DMA2\_IT\_HT5}!DMA\_interrupts\_definition@{DMA\_interrupts\_definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA2\_IT\_HT5}{DMA2\_IT\_HT5}}
{\footnotesize\ttfamily \#define DMA2\+\_\+\+IT\+\_\+\+HT5~((uint32\+\_\+t)0x10040000)}

\Hypertarget{group___d_m_a__interrupts__definition_ga2b6a86186eb56749032aa18b9baff850}\label{group___d_m_a__interrupts__definition_ga2b6a86186eb56749032aa18b9baff850} 
\index{DMA\_interrupts\_definition@{DMA\_interrupts\_definition}!DMA2\_IT\_TC1@{DMA2\_IT\_TC1}}
\index{DMA2\_IT\_TC1@{DMA2\_IT\_TC1}!DMA\_interrupts\_definition@{DMA\_interrupts\_definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA2\_IT\_TC1}{DMA2\_IT\_TC1}}
{\footnotesize\ttfamily \#define DMA2\+\_\+\+IT\+\_\+\+TC1~((uint32\+\_\+t)0x10000002)}

\Hypertarget{group___d_m_a__interrupts__definition_ga174df6fdfa25046c1481ede66ff1eb6d}\label{group___d_m_a__interrupts__definition_ga174df6fdfa25046c1481ede66ff1eb6d} 
\index{DMA\_interrupts\_definition@{DMA\_interrupts\_definition}!DMA2\_IT\_TC2@{DMA2\_IT\_TC2}}
\index{DMA2\_IT\_TC2@{DMA2\_IT\_TC2}!DMA\_interrupts\_definition@{DMA\_interrupts\_definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA2\_IT\_TC2}{DMA2\_IT\_TC2}}
{\footnotesize\ttfamily \#define DMA2\+\_\+\+IT\+\_\+\+TC2~((uint32\+\_\+t)0x10000020)}

\Hypertarget{group___d_m_a__interrupts__definition_ga249abc1068e8979f52d7d867b5de5a75}\label{group___d_m_a__interrupts__definition_ga249abc1068e8979f52d7d867b5de5a75} 
\index{DMA\_interrupts\_definition@{DMA\_interrupts\_definition}!DMA2\_IT\_TC3@{DMA2\_IT\_TC3}}
\index{DMA2\_IT\_TC3@{DMA2\_IT\_TC3}!DMA\_interrupts\_definition@{DMA\_interrupts\_definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA2\_IT\_TC3}{DMA2\_IT\_TC3}}
{\footnotesize\ttfamily \#define DMA2\+\_\+\+IT\+\_\+\+TC3~((uint32\+\_\+t)0x10000200)}

\Hypertarget{group___d_m_a__interrupts__definition_ga54b6716e82894f76c87926afe2a65f30}\label{group___d_m_a__interrupts__definition_ga54b6716e82894f76c87926afe2a65f30} 
\index{DMA\_interrupts\_definition@{DMA\_interrupts\_definition}!DMA2\_IT\_TC4@{DMA2\_IT\_TC4}}
\index{DMA2\_IT\_TC4@{DMA2\_IT\_TC4}!DMA\_interrupts\_definition@{DMA\_interrupts\_definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA2\_IT\_TC4}{DMA2\_IT\_TC4}}
{\footnotesize\ttfamily \#define DMA2\+\_\+\+IT\+\_\+\+TC4~((uint32\+\_\+t)0x10002000)}

\Hypertarget{group___d_m_a__interrupts__definition_gaa1134531a0aeb8daeb516985562129b0}\label{group___d_m_a__interrupts__definition_gaa1134531a0aeb8daeb516985562129b0} 
\index{DMA\_interrupts\_definition@{DMA\_interrupts\_definition}!DMA2\_IT\_TC5@{DMA2\_IT\_TC5}}
\index{DMA2\_IT\_TC5@{DMA2\_IT\_TC5}!DMA\_interrupts\_definition@{DMA\_interrupts\_definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA2\_IT\_TC5}{DMA2\_IT\_TC5}}
{\footnotesize\ttfamily \#define DMA2\+\_\+\+IT\+\_\+\+TC5~((uint32\+\_\+t)0x10020000)}

\Hypertarget{group___d_m_a__interrupts__definition_ga912b0a1e7104dc70d25ca1a33338b6eb}\label{group___d_m_a__interrupts__definition_ga912b0a1e7104dc70d25ca1a33338b6eb} 
\index{DMA\_interrupts\_definition@{DMA\_interrupts\_definition}!DMA2\_IT\_TE1@{DMA2\_IT\_TE1}}
\index{DMA2\_IT\_TE1@{DMA2\_IT\_TE1}!DMA\_interrupts\_definition@{DMA\_interrupts\_definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA2\_IT\_TE1}{DMA2\_IT\_TE1}}
{\footnotesize\ttfamily \#define DMA2\+\_\+\+IT\+\_\+\+TE1~((uint32\+\_\+t)0x10000008)}

\Hypertarget{group___d_m_a__interrupts__definition_ga5f32004b492a225495c9c1dcd5002042}\label{group___d_m_a__interrupts__definition_ga5f32004b492a225495c9c1dcd5002042} 
\index{DMA\_interrupts\_definition@{DMA\_interrupts\_definition}!DMA2\_IT\_TE2@{DMA2\_IT\_TE2}}
\index{DMA2\_IT\_TE2@{DMA2\_IT\_TE2}!DMA\_interrupts\_definition@{DMA\_interrupts\_definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA2\_IT\_TE2}{DMA2\_IT\_TE2}}
{\footnotesize\ttfamily \#define DMA2\+\_\+\+IT\+\_\+\+TE2~((uint32\+\_\+t)0x10000080)}

\Hypertarget{group___d_m_a__interrupts__definition_ga2fd4ce5d7e2d67c05379f826ae1b1da6}\label{group___d_m_a__interrupts__definition_ga2fd4ce5d7e2d67c05379f826ae1b1da6} 
\index{DMA\_interrupts\_definition@{DMA\_interrupts\_definition}!DMA2\_IT\_TE3@{DMA2\_IT\_TE3}}
\index{DMA2\_IT\_TE3@{DMA2\_IT\_TE3}!DMA\_interrupts\_definition@{DMA\_interrupts\_definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA2\_IT\_TE3}{DMA2\_IT\_TE3}}
{\footnotesize\ttfamily \#define DMA2\+\_\+\+IT\+\_\+\+TE3~((uint32\+\_\+t)0x10000800)}

\Hypertarget{group___d_m_a__interrupts__definition_ga54dfd8a41ad683f01e3103e6473a7aff}\label{group___d_m_a__interrupts__definition_ga54dfd8a41ad683f01e3103e6473a7aff} 
\index{DMA\_interrupts\_definition@{DMA\_interrupts\_definition}!DMA2\_IT\_TE4@{DMA2\_IT\_TE4}}
\index{DMA2\_IT\_TE4@{DMA2\_IT\_TE4}!DMA\_interrupts\_definition@{DMA\_interrupts\_definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA2\_IT\_TE4}{DMA2\_IT\_TE4}}
{\footnotesize\ttfamily \#define DMA2\+\_\+\+IT\+\_\+\+TE4~((uint32\+\_\+t)0x10008000)}

\Hypertarget{group___d_m_a__interrupts__definition_gad47115e9a4d0d3f5d9101097983b5525}\label{group___d_m_a__interrupts__definition_gad47115e9a4d0d3f5d9101097983b5525} 
\index{DMA\_interrupts\_definition@{DMA\_interrupts\_definition}!DMA2\_IT\_TE5@{DMA2\_IT\_TE5}}
\index{DMA2\_IT\_TE5@{DMA2\_IT\_TE5}!DMA\_interrupts\_definition@{DMA\_interrupts\_definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA2\_IT\_TE5}{DMA2\_IT\_TE5}}
{\footnotesize\ttfamily \#define DMA2\+\_\+\+IT\+\_\+\+TE5~((uint32\+\_\+t)0x10080000)}

\Hypertarget{group___d_m_a__interrupts__definition_gadf11c572b9797e04a14b105fdc2e5f66}\label{group___d_m_a__interrupts__definition_gadf11c572b9797e04a14b105fdc2e5f66} 
\index{DMA\_interrupts\_definition@{DMA\_interrupts\_definition}!DMA\_IT\_HT@{DMA\_IT\_HT}}
\index{DMA\_IT\_HT@{DMA\_IT\_HT}!DMA\_interrupts\_definition@{DMA\_interrupts\_definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_IT\_HT}{DMA\_IT\_HT}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+IT\+\_\+\+HT~((uint32\+\_\+t)0x00000004)}

\Hypertarget{group___d_m_a__interrupts__definition_ga06e83dd277e0d3e5635cf8ce8dfd6e16}\label{group___d_m_a__interrupts__definition_ga06e83dd277e0d3e5635cf8ce8dfd6e16} 
\index{DMA\_interrupts\_definition@{DMA\_interrupts\_definition}!DMA\_IT\_TC@{DMA\_IT\_TC}}
\index{DMA\_IT\_TC@{DMA\_IT\_TC}!DMA\_interrupts\_definition@{DMA\_interrupts\_definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_IT\_TC}{DMA\_IT\_TC}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+IT\+\_\+\+TC~((uint32\+\_\+t)0x00000002)}

\Hypertarget{group___d_m_a__interrupts__definition_gaf9d92649d2a0146f663ff253d8f3b59e}\label{group___d_m_a__interrupts__definition_gaf9d92649d2a0146f663ff253d8f3b59e} 
\index{DMA\_interrupts\_definition@{DMA\_interrupts\_definition}!DMA\_IT\_TE@{DMA\_IT\_TE}}
\index{DMA\_IT\_TE@{DMA\_IT\_TE}!DMA\_interrupts\_definition@{DMA\_interrupts\_definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_IT\_TE}{DMA\_IT\_TE}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+IT\+\_\+\+TE~((uint32\+\_\+t)0x00000008)}

\Hypertarget{group___d_m_a__interrupts__definition_ga390481b083355ed774b04f70a42f0dfb}\label{group___d_m_a__interrupts__definition_ga390481b083355ed774b04f70a42f0dfb} 
\index{DMA\_interrupts\_definition@{DMA\_interrupts\_definition}!IS\_DMA\_CLEAR\_IT@{IS\_DMA\_CLEAR\_IT}}
\index{IS\_DMA\_CLEAR\_IT@{IS\_DMA\_CLEAR\_IT}!DMA\_interrupts\_definition@{DMA\_interrupts\_definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{IS\_DMA\_CLEAR\_IT}{IS\_DMA\_CLEAR\_IT}}
{\footnotesize\ttfamily \#define IS\+\_\+\+DMA\+\_\+\+CLEAR\+\_\+\+IT(\begin{DoxyParamCaption}\item[{}]{IT }\end{DoxyParamCaption})~(((((IT) \& 0x\+F0000000) == 0x00) \texorpdfstring{$\vert$}{|}\texorpdfstring{$\vert$}{|} (((IT) \& 0x\+EFF00000) == 0x00)) \&\& ((IT) != 0x00))}

\Hypertarget{group___d_m_a__interrupts__definition_ga47f6af7da302c19aba24516037d305e7}\label{group___d_m_a__interrupts__definition_ga47f6af7da302c19aba24516037d305e7} 
\index{DMA\_interrupts\_definition@{DMA\_interrupts\_definition}!IS\_DMA\_CONFIG\_IT@{IS\_DMA\_CONFIG\_IT}}
\index{IS\_DMA\_CONFIG\_IT@{IS\_DMA\_CONFIG\_IT}!DMA\_interrupts\_definition@{DMA\_interrupts\_definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{IS\_DMA\_CONFIG\_IT}{IS\_DMA\_CONFIG\_IT}}
{\footnotesize\ttfamily \#define IS\+\_\+\+DMA\+\_\+\+CONFIG\+\_\+\+IT(\begin{DoxyParamCaption}\item[{}]{IT }\end{DoxyParamCaption})~((((IT) \& 0x\+FFFFFFF1) == 0x00) \&\& ((IT) != 0x00))}

\Hypertarget{group___d_m_a__interrupts__definition_gaaafa1bd74bc5e78e276c731faa8eed22}\label{group___d_m_a__interrupts__definition_gaaafa1bd74bc5e78e276c731faa8eed22} 
\index{DMA\_interrupts\_definition@{DMA\_interrupts\_definition}!IS\_DMA\_GET\_IT@{IS\_DMA\_GET\_IT}}
\index{IS\_DMA\_GET\_IT@{IS\_DMA\_GET\_IT}!DMA\_interrupts\_definition@{DMA\_interrupts\_definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{IS\_DMA\_GET\_IT}{IS\_DMA\_GET\_IT}}
{\footnotesize\ttfamily \#define IS\+\_\+\+DMA\+\_\+\+GET\+\_\+\+IT(\begin{DoxyParamCaption}\item[{}]{IT }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((IT)\ ==\ \mbox{\hyperlink{group___d_m_a__interrupts__definition_ga017d35f4f6fbf5689ef39af7227bc5b0}{DMA1\_IT\_GL1}})\ ||\ ((IT)\ ==\ \mbox{\hyperlink{group___d_m_a__interrupts__definition_ga783532083dcc6e9752feb2e982ce7426}{DMA1\_IT\_TC1}})\ ||\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((IT)\ ==\ \mbox{\hyperlink{group___d_m_a__interrupts__definition_gaea8c98e79c8cb420c81f7380a4c8e1da}{DMA1\_IT\_HT1}})\ ||\ ((IT)\ ==\ \mbox{\hyperlink{group___d_m_a__interrupts__definition_ga0121b479efafe485719d14634a02d542}{DMA1\_IT\_TE1}})\ ||\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((IT)\ ==\ \mbox{\hyperlink{group___d_m_a__interrupts__definition_ga183f3044b39da5e3b3c688239086f836}{DMA1\_IT\_GL2}})\ ||\ ((IT)\ ==\ \mbox{\hyperlink{group___d_m_a__interrupts__definition_ga14171253268d69143102594cde56b0e1}{DMA1\_IT\_TC2}})\ ||\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((IT)\ ==\ \mbox{\hyperlink{group___d_m_a__interrupts__definition_gab2d608582c350ed00412f7a09fe10ae7}{DMA1\_IT\_HT2}})\ ||\ ((IT)\ ==\ \mbox{\hyperlink{group___d_m_a__interrupts__definition_ga24e2ed429ff0c0b03c7fec8f4bc8bcc8}{DMA1\_IT\_TE2}})\ ||\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((IT)\ ==\ \mbox{\hyperlink{group___d_m_a__interrupts__definition_ga3e71e661eb2ebab146b48b3aee5ad9b1}{DMA1\_IT\_GL3}})\ ||\ ((IT)\ ==\ \mbox{\hyperlink{group___d_m_a__interrupts__definition_ga37c375d4e3d681efecddc9f25c0c7bcd}{DMA1\_IT\_TC3}})\ ||\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((IT)\ ==\ \mbox{\hyperlink{group___d_m_a__interrupts__definition_ga1e3b12ceb8ba5b8d129d5bdee21904de}{DMA1\_IT\_HT3}})\ ||\ ((IT)\ ==\ \mbox{\hyperlink{group___d_m_a__interrupts__definition_ga54e8f93512a446fcaf2b10cd92f81379}{DMA1\_IT\_TE3}})\ ||\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((IT)\ ==\ \mbox{\hyperlink{group___d_m_a__interrupts__definition_ga24d5f98faba722d1ab54812ee7ad8eea}{DMA1\_IT\_GL4}})\ ||\ ((IT)\ ==\ \mbox{\hyperlink{group___d_m_a__interrupts__definition_ga4f6dd1c5092ca262f38c8bb8a7dc2986}{DMA1\_IT\_TC4}})\ ||\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((IT)\ ==\ \mbox{\hyperlink{group___d_m_a__interrupts__definition_ga1e74c117ead07f4a8749e076316cf9d0}{DMA1\_IT\_HT4}})\ ||\ ((IT)\ ==\ \mbox{\hyperlink{group___d_m_a__interrupts__definition_ga48c3fecb70662a786f32d5cea0a894f8}{DMA1\_IT\_TE4}})\ ||\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((IT)\ ==\ \mbox{\hyperlink{group___d_m_a__interrupts__definition_ga6a8d925c490ea6e7eaf9fbceea9774f6}{DMA1\_IT\_GL5}})\ ||\ ((IT)\ ==\ \mbox{\hyperlink{group___d_m_a__interrupts__definition_gaf916fe8154ad4a956eec66ecfe0e7e36}{DMA1\_IT\_TC5}})\ ||\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((IT)\ ==\ \mbox{\hyperlink{group___d_m_a__interrupts__definition_ga3ddcb696d05b414be7a533993efa849f}{DMA1\_IT\_HT5}})\ ||\ ((IT)\ ==\ \mbox{\hyperlink{group___d_m_a__interrupts__definition_ga7c1f1a465bd0e9755e5fbf2cd7054528}{DMA1\_IT\_TE5}})\ ||\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((IT)\ ==\ \mbox{\hyperlink{group___d_m_a__interrupts__definition_ga623e986da940dbdbc4155f0c1fc4eae8}{DMA1\_IT\_GL6}})\ ||\ ((IT)\ ==\ \mbox{\hyperlink{group___d_m_a__interrupts__definition_ga466bad6bf0a2c115aee96d2a1e3b8ddf}{DMA1\_IT\_TC6}})\ ||\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((IT)\ ==\ \mbox{\hyperlink{group___d_m_a__interrupts__definition_ga0a86890a8aa84b5c4f12f1684850fa91}{DMA1\_IT\_HT6}})\ ||\ ((IT)\ ==\ \mbox{\hyperlink{group___d_m_a__interrupts__definition_ga2bbf515c1154a5ad359cbd0ace724e64}{DMA1\_IT\_TE6}})\ ||\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((IT)\ ==\ \mbox{\hyperlink{group___d_m_a__interrupts__definition_ga3df39a2f922a5f33ebf1ba3f1adfc15d}{DMA1\_IT\_GL7}})\ ||\ ((IT)\ ==\ \mbox{\hyperlink{group___d_m_a__interrupts__definition_ga17efb3180f536c295853e64e5ca508c2}{DMA1\_IT\_TC7}})\ ||\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((IT)\ ==\ \mbox{\hyperlink{group___d_m_a__interrupts__definition_ga9f8a6dd7fc4978c95cbd9de63c85bc37}{DMA1\_IT\_HT7}})\ ||\ ((IT)\ ==\ \mbox{\hyperlink{group___d_m_a__interrupts__definition_ga1261e2bfa461a8097603b7737eb7698c}{DMA1\_IT\_TE7}})\ ||\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((IT)\ ==\ \mbox{\hyperlink{group___d_m_a__interrupts__definition_gafe096e037c0b7cc498cdb993d32e06c5}{DMA2\_IT\_GL1}})\ ||\ ((IT)\ ==\ \mbox{\hyperlink{group___d_m_a__interrupts__definition_ga2b6a86186eb56749032aa18b9baff850}{DMA2\_IT\_TC1}})\ ||\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((IT)\ ==\ \mbox{\hyperlink{group___d_m_a__interrupts__definition_gab9544576514917f9a1fcbb3100c3c2ae}{DMA2\_IT\_HT1}})\ ||\ ((IT)\ ==\ \mbox{\hyperlink{group___d_m_a__interrupts__definition_ga912b0a1e7104dc70d25ca1a33338b6eb}{DMA2\_IT\_TE1}})\ ||\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((IT)\ ==\ \mbox{\hyperlink{group___d_m_a__interrupts__definition_gad1b225f7053b88eeee62e5ed1801b5c3}{DMA2\_IT\_GL2}})\ ||\ ((IT)\ ==\ \mbox{\hyperlink{group___d_m_a__interrupts__definition_ga174df6fdfa25046c1481ede66ff1eb6d}{DMA2\_IT\_TC2}})\ ||\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((IT)\ ==\ \mbox{\hyperlink{group___d_m_a__interrupts__definition_gaf1cb017935477795a7bfb0d1a271e69a}{DMA2\_IT\_HT2}})\ ||\ ((IT)\ ==\ \mbox{\hyperlink{group___d_m_a__interrupts__definition_ga5f32004b492a225495c9c1dcd5002042}{DMA2\_IT\_TE2}})\ ||\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((IT)\ ==\ \mbox{\hyperlink{group___d_m_a__interrupts__definition_ga9876a20bc7ae5ccff6d4e62a8b767070}{DMA2\_IT\_GL3}})\ ||\ ((IT)\ ==\ \mbox{\hyperlink{group___d_m_a__interrupts__definition_ga249abc1068e8979f52d7d867b5de5a75}{DMA2\_IT\_TC3}})\ ||\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((IT)\ ==\ \mbox{\hyperlink{group___d_m_a__interrupts__definition_gab3c0d024e03f9fdca539710c7e528904}{DMA2\_IT\_HT3}})\ ||\ ((IT)\ ==\ \mbox{\hyperlink{group___d_m_a__interrupts__definition_ga2fd4ce5d7e2d67c05379f826ae1b1da6}{DMA2\_IT\_TE3}})\ ||\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((IT)\ ==\ \mbox{\hyperlink{group___d_m_a__interrupts__definition_ga004761fbcd7dba2f242639b2992ada17}{DMA2\_IT\_GL4}})\ ||\ ((IT)\ ==\ \mbox{\hyperlink{group___d_m_a__interrupts__definition_ga54b6716e82894f76c87926afe2a65f30}{DMA2\_IT\_TC4}})\ ||\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((IT)\ ==\ \mbox{\hyperlink{group___d_m_a__interrupts__definition_ga4aa775a2f1e10783bd43911ad65bb28b}{DMA2\_IT\_HT4}})\ ||\ ((IT)\ ==\ \mbox{\hyperlink{group___d_m_a__interrupts__definition_ga54dfd8a41ad683f01e3103e6473a7aff}{DMA2\_IT\_TE4}})\ ||\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((IT)\ ==\ \mbox{\hyperlink{group___d_m_a__interrupts__definition_ga2205d7e002767d98f7aa206634374082}{DMA2\_IT\_GL5}})\ ||\ ((IT)\ ==\ \mbox{\hyperlink{group___d_m_a__interrupts__definition_gaa1134531a0aeb8daeb516985562129b0}{DMA2\_IT\_TC5}})\ ||\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((IT)\ ==\ \mbox{\hyperlink{group___d_m_a__interrupts__definition_ga4c1e0d1572267c1d48d787009148e3ef}{DMA2\_IT\_HT5}})\ ||\ ((IT)\ ==\ \mbox{\hyperlink{group___d_m_a__interrupts__definition_gad47115e9a4d0d3f5d9101097983b5525}{DMA2\_IT\_TE5}}))}

\end{DoxyCode}
