TimeQuest Timing Analyzer report for ts7300_top
Mon Mar  3 13:51:47 2014
Quartus II 64-Bit Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'clkgencore|altpll_component|pll|clk[1]'
 12. Slow Model Setup: 'ts7300_usercore:usercore|pwm:PWM_4|slow_clk'
 13. Slow Model Setup: 'ts7300_usercore:usercore|pwm:PWM_3|slow_clk'
 14. Slow Model Setup: 'ts7300_usercore:usercore|pwm:PWM_2|slow_clk'
 15. Slow Model Setup: 'ts7300_usercore:usercore|pwm:PWM_1|slow_clk'
 16. Slow Model Setup: 'bd_oe_pad'
 17. Slow Model Setup: 'start_cycle_pad'
 18. Slow Model Hold: 'clkgencore|altpll_component|pll|clk[1]'
 19. Slow Model Hold: 'start_cycle_pad'
 20. Slow Model Hold: 'bd_oe_pad'
 21. Slow Model Hold: 'ts7300_usercore:usercore|pwm:PWM_1|slow_clk'
 22. Slow Model Hold: 'ts7300_usercore:usercore|pwm:PWM_2|slow_clk'
 23. Slow Model Hold: 'ts7300_usercore:usercore|pwm:PWM_4|slow_clk'
 24. Slow Model Hold: 'ts7300_usercore:usercore|pwm:PWM_3|slow_clk'
 25. Slow Model Recovery: 'ts7300_usercore:usercore|pwm:PWM_4|slow_clk'
 26. Slow Model Recovery: 'ts7300_usercore:usercore|pwm:PWM_3|slow_clk'
 27. Slow Model Recovery: 'ts7300_usercore:usercore|pwm:PWM_1|slow_clk'
 28. Slow Model Recovery: 'ts7300_usercore:usercore|pwm:PWM_2|slow_clk'
 29. Slow Model Recovery: 'ep93xx_end_q'
 30. Slow Model Recovery: 'start_cycle_pad'
 31. Slow Model Recovery: 'bd_oe_pad'
 32. Slow Model Recovery: 'clkgencore|altpll_component|pll|clk[1]'
 33. Slow Model Removal: 'bd_oe_pad'
 34. Slow Model Removal: 'start_cycle_pad'
 35. Slow Model Removal: 'clkgencore|altpll_component|pll|clk[1]'
 36. Slow Model Removal: 'ep93xx_end_q'
 37. Slow Model Removal: 'ts7300_usercore:usercore|pwm:PWM_2|slow_clk'
 38. Slow Model Removal: 'ts7300_usercore:usercore|pwm:PWM_1|slow_clk'
 39. Slow Model Removal: 'ts7300_usercore:usercore|pwm:PWM_3|slow_clk'
 40. Slow Model Removal: 'ts7300_usercore:usercore|pwm:PWM_4|slow_clk'
 41. Slow Model Minimum Pulse Width: 'start_cycle_pad'
 42. Slow Model Minimum Pulse Width: 'bd_oe_pad'
 43. Slow Model Minimum Pulse Width: 'ts7300_usercore:usercore|pwm:PWM_1|slow_clk'
 44. Slow Model Minimum Pulse Width: 'ts7300_usercore:usercore|pwm:PWM_2|slow_clk'
 45. Slow Model Minimum Pulse Width: 'ts7300_usercore:usercore|pwm:PWM_3|slow_clk'
 46. Slow Model Minimum Pulse Width: 'ts7300_usercore:usercore|pwm:PWM_4|slow_clk'
 47. Slow Model Minimum Pulse Width: 'ep93xx_end_q'
 48. Slow Model Minimum Pulse Width: 'clkgencore|altpll_component|pll|clk[1]'
 49. Slow Model Minimum Pulse Width: 'clk_25mhz_pad'
 50. Setup Times
 51. Hold Times
 52. Clock to Output Times
 53. Minimum Clock to Output Times
 54. Output Enable Times
 55. Minimum Output Enable Times
 56. Output Disable Times
 57. Minimum Output Disable Times
 58. Fast Model Setup Summary
 59. Fast Model Hold Summary
 60. Fast Model Recovery Summary
 61. Fast Model Removal Summary
 62. Fast Model Minimum Pulse Width Summary
 63. Fast Model Setup: 'ts7300_usercore:usercore|pwm:PWM_4|slow_clk'
 64. Fast Model Setup: 'ts7300_usercore:usercore|pwm:PWM_3|slow_clk'
 65. Fast Model Setup: 'ts7300_usercore:usercore|pwm:PWM_2|slow_clk'
 66. Fast Model Setup: 'clkgencore|altpll_component|pll|clk[1]'
 67. Fast Model Setup: 'ts7300_usercore:usercore|pwm:PWM_1|slow_clk'
 68. Fast Model Setup: 'bd_oe_pad'
 69. Fast Model Setup: 'start_cycle_pad'
 70. Fast Model Hold: 'clkgencore|altpll_component|pll|clk[1]'
 71. Fast Model Hold: 'start_cycle_pad'
 72. Fast Model Hold: 'bd_oe_pad'
 73. Fast Model Hold: 'ts7300_usercore:usercore|pwm:PWM_1|slow_clk'
 74. Fast Model Hold: 'ts7300_usercore:usercore|pwm:PWM_2|slow_clk'
 75. Fast Model Hold: 'ts7300_usercore:usercore|pwm:PWM_4|slow_clk'
 76. Fast Model Hold: 'ts7300_usercore:usercore|pwm:PWM_3|slow_clk'
 77. Fast Model Recovery: 'ts7300_usercore:usercore|pwm:PWM_4|slow_clk'
 78. Fast Model Recovery: 'ts7300_usercore:usercore|pwm:PWM_1|slow_clk'
 79. Fast Model Recovery: 'ts7300_usercore:usercore|pwm:PWM_3|slow_clk'
 80. Fast Model Recovery: 'ts7300_usercore:usercore|pwm:PWM_2|slow_clk'
 81. Fast Model Recovery: 'ep93xx_end_q'
 82. Fast Model Recovery: 'start_cycle_pad'
 83. Fast Model Recovery: 'bd_oe_pad'
 84. Fast Model Recovery: 'clkgencore|altpll_component|pll|clk[1]'
 85. Fast Model Removal: 'bd_oe_pad'
 86. Fast Model Removal: 'start_cycle_pad'
 87. Fast Model Removal: 'clkgencore|altpll_component|pll|clk[1]'
 88. Fast Model Removal: 'ep93xx_end_q'
 89. Fast Model Removal: 'ts7300_usercore:usercore|pwm:PWM_2|slow_clk'
 90. Fast Model Removal: 'ts7300_usercore:usercore|pwm:PWM_3|slow_clk'
 91. Fast Model Removal: 'ts7300_usercore:usercore|pwm:PWM_1|slow_clk'
 92. Fast Model Removal: 'ts7300_usercore:usercore|pwm:PWM_4|slow_clk'
 93. Fast Model Minimum Pulse Width: 'start_cycle_pad'
 94. Fast Model Minimum Pulse Width: 'bd_oe_pad'
 95. Fast Model Minimum Pulse Width: 'ts7300_usercore:usercore|pwm:PWM_1|slow_clk'
 96. Fast Model Minimum Pulse Width: 'ts7300_usercore:usercore|pwm:PWM_2|slow_clk'
 97. Fast Model Minimum Pulse Width: 'ts7300_usercore:usercore|pwm:PWM_3|slow_clk'
 98. Fast Model Minimum Pulse Width: 'ts7300_usercore:usercore|pwm:PWM_4|slow_clk'
 99. Fast Model Minimum Pulse Width: 'ep93xx_end_q'
100. Fast Model Minimum Pulse Width: 'clkgencore|altpll_component|pll|clk[1]'
101. Fast Model Minimum Pulse Width: 'clk_25mhz_pad'
102. Setup Times
103. Hold Times
104. Clock to Output Times
105. Minimum Clock to Output Times
106. Output Enable Times
107. Minimum Output Enable Times
108. Output Disable Times
109. Minimum Output Disable Times
110. Multicorner Timing Analysis Summary
111. Setup Times
112. Hold Times
113. Clock to Output Times
114. Minimum Clock to Output Times
115. Setup Transfers
116. Hold Transfers
117. Recovery Transfers
118. Removal Transfers
119. Report TCCS
120. Report RSKM
121. Unconstrained Paths
122. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2012 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                    ;
+--------------------+-----------------------------------------------------------------+
; Quartus II Version ; Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; ts7300_top                                                      ;
; Device Family      ; Cyclone II                                                      ;
; Device Name        ; EP2C8Q208C8                                                     ;
; Timing Models      ; Final                                                           ;
; Delay Model        ; Combined                                                        ;
; Rise/Fall Delays   ; Unavailable                                                     ;
+--------------------+-----------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                  ;
+---------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------------+------------------------------------------+-------------------------------------------------+
; Clock Name                                  ; Type      ; Period ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master        ; Source                                   ; Targets                                         ;
+---------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------------+------------------------------------------+-------------------------------------------------+
; bd_oe_pad                                   ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;               ;                                          ; { bd_oe_pad }                                   ;
; clk_25mhz_pad                               ; Base      ; 40.000 ; 25.0 MHz   ; 0.000 ; 20.000 ;            ;           ;             ;       ;        ;           ;            ;          ;               ;                                          ; { clk_25mhz_pad }                               ;
; clkgencore|altpll_component|pll|clk[1]      ; Generated ; 13.333 ; 75.0 MHz   ; 0.000 ; 6.666  ; 50.00      ; 1         ; 3           ;       ;        ;           ;            ; false    ; clk_25mhz_pad ; clkgencore|altpll_component|pll|inclk[0] ; { clkgencore|altpll_component|pll|clk[1] }      ;
; ep93xx_end_q                                ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;               ;                                          ; { ep93xx_end_q }                                ;
; start_cycle_pad                             ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;               ;                                          ; { start_cycle_pad }                             ;
; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;               ;                                          ; { ts7300_usercore:usercore|pwm:PWM_1|slow_clk } ;
; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;               ;                                          ; { ts7300_usercore:usercore|pwm:PWM_2|slow_clk } ;
; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;               ;                                          ; { ts7300_usercore:usercore|pwm:PWM_3|slow_clk } ;
; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;               ;                                          ; { ts7300_usercore:usercore|pwm:PWM_4|slow_clk } ;
+---------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------------+------------------------------------------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                                                                     ;
+-------------+-----------------+---------------------------------------------+---------------------------------------------------------------+
; Fmax        ; Restricted Fmax ; Clock Name                                  ; Note                                                          ;
+-------------+-----------------+---------------------------------------------+---------------------------------------------------------------+
; 128.02 MHz  ; 128.02 MHz      ; clkgencore|altpll_component|pll|clk[1]      ;                                                               ;
; 228.26 MHz  ; 228.26 MHz      ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ;                                                               ;
; 286.45 MHz  ; 286.45 MHz      ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ;                                                               ;
; 295.77 MHz  ; 295.77 MHz      ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ;                                                               ;
; 306.37 MHz  ; 306.37 MHz      ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ;                                                               ;
; 496.52 MHz  ; 340.02 MHz      ; bd_oe_pad                                   ; limit due to minimum period restriction (max I/O toggle rate) ;
; 1307.19 MHz ; 340.02 MHz      ; start_cycle_pad                             ; limit due to minimum period restriction (max I/O toggle rate) ;
+-------------+-----------------+---------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------------------------------+
; Slow Model Setup Summary                                             ;
+---------------------------------------------+--------+---------------+
; Clock                                       ; Slack  ; End Point TNS ;
+---------------------------------------------+--------+---------------+
; clkgencore|altpll_component|pll|clk[1]      ; -6.955 ; -911.769      ;
; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; -5.770 ; -31.626       ;
; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; -5.184 ; -32.208       ;
; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; -4.954 ; -30.898       ;
; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; -4.420 ; -31.404       ;
; bd_oe_pad                                   ; -0.819 ; -1.326        ;
; start_cycle_pad                             ; 0.235  ; 0.000         ;
+---------------------------------------------+--------+---------------+


+----------------------------------------------------------------------+
; Slow Model Hold Summary                                              ;
+---------------------------------------------+--------+---------------+
; Clock                                       ; Slack  ; End Point TNS ;
+---------------------------------------------+--------+---------------+
; clkgencore|altpll_component|pll|clk[1]      ; -3.588 ; -16.530       ;
; start_cycle_pad                             ; -0.301 ; -0.301        ;
; bd_oe_pad                                   ; 0.499  ; 0.000         ;
; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.499  ; 0.000         ;
; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.499  ; 0.000         ;
; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.499  ; 0.000         ;
; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.753  ; 0.000         ;
+---------------------------------------------+--------+---------------+


+----------------------------------------------------------------------+
; Slow Model Recovery Summary                                          ;
+---------------------------------------------+--------+---------------+
; Clock                                       ; Slack  ; End Point TNS ;
+---------------------------------------------+--------+---------------+
; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; -3.833 ; -3.833        ;
; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; -3.461 ; -3.461        ;
; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; -3.453 ; -3.453        ;
; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; -3.092 ; -3.092        ;
; ep93xx_end_q                                ; -1.452 ; -1.452        ;
; start_cycle_pad                             ; 1.027  ; 0.000         ;
; bd_oe_pad                                   ; 1.367  ; 0.000         ;
; clkgencore|altpll_component|pll|clk[1]      ; 9.125  ; 0.000         ;
+---------------------------------------------+--------+---------------+


+----------------------------------------------------------------------+
; Slow Model Removal Summary                                           ;
+---------------------------------------------+--------+---------------+
; Clock                                       ; Slack  ; End Point TNS ;
+---------------------------------------------+--------+---------------+
; bd_oe_pad                                   ; -1.133 ; -2.266        ;
; start_cycle_pad                             ; -0.793 ; -0.793        ;
; clkgencore|altpll_component|pll|clk[1]      ; 1.346  ; 0.000         ;
; ep93xx_end_q                                ; 1.686  ; 0.000         ;
; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 2.827  ; 0.000         ;
; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 3.188  ; 0.000         ;
; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 3.196  ; 0.000         ;
; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 3.568  ; 0.000         ;
+---------------------------------------------+--------+---------------+


+----------------------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                               ;
+---------------------------------------------+--------+---------------+
; Clock                                       ; Slack  ; End Point TNS ;
+---------------------------------------------+--------+---------------+
; start_cycle_pad                             ; -1.941 ; -39.041       ;
; bd_oe_pad                                   ; -1.941 ; -4.909        ;
; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; -0.742 ; -13.356       ;
; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; -0.742 ; -13.356       ;
; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; -0.742 ; -13.356       ;
; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; -0.742 ; -13.356       ;
; ep93xx_end_q                                ; -0.742 ; -1.484        ;
; clkgencore|altpll_component|pll|clk[1]      ; 5.424  ; 0.000         ;
; clk_25mhz_pad                               ; 20.000 ; 0.000         ;
+---------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clkgencore|altpll_component|pll|clk[1]'                                                                                                              ;
+--------+--------------------+---------------------------------------+-----------------+----------------------------------------+--------------+------------+------------+
; Slack  ; From Node          ; To Node                               ; Launch Clock    ; Latch Clock                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------+---------------------------------------+-----------------+----------------------------------------+--------------+------------+------------+
; -6.955 ; ep93xx_address[6]  ; ts7300_usercore:usercore|dummyreg[0]  ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.983      ; 7.979      ;
; -6.843 ; ep93xx_address[6]  ; ts7300_usercore:usercore|dummyreg[10] ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 1.004      ; 7.888      ;
; -6.842 ; ep93xx_address[6]  ; ts7300_usercore:usercore|dummyreg[5]  ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 1.004      ; 7.887      ;
; -6.840 ; ep93xx_address[6]  ; ts7300_usercore:usercore|dummyreg[6]  ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 1.004      ; 7.885      ;
; -6.840 ; ep93xx_address[6]  ; ts7300_usercore:usercore|dummyreg[12] ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 1.004      ; 7.885      ;
; -6.839 ; ep93xx_address[6]  ; ts7300_usercore:usercore|dummyreg[11] ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 1.004      ; 7.884      ;
; -6.791 ; ep93xx_address[15] ; ts7300_usercore:usercore|dummyreg[0]  ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.983      ; 7.815      ;
; -6.761 ; ep93xx_address[14] ; ts7300_usercore:usercore|dummyreg[0]  ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.983      ; 7.785      ;
; -6.704 ; ep93xx_address[9]  ; ts7300_usercore:usercore|dummyreg[0]  ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.983      ; 7.728      ;
; -6.679 ; ep93xx_address[7]  ; ts7300_usercore:usercore|dummyreg[0]  ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.979      ; 7.699      ;
; -6.679 ; ep93xx_address[15] ; ts7300_usercore:usercore|dummyreg[10] ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 1.004      ; 7.724      ;
; -6.678 ; ep93xx_address[15] ; ts7300_usercore:usercore|dummyreg[5]  ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 1.004      ; 7.723      ;
; -6.676 ; ep93xx_address[15] ; ts7300_usercore:usercore|dummyreg[6]  ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 1.004      ; 7.721      ;
; -6.676 ; ep93xx_address[15] ; ts7300_usercore:usercore|dummyreg[12] ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 1.004      ; 7.721      ;
; -6.675 ; ep93xx_address[15] ; ts7300_usercore:usercore|dummyreg[11] ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 1.004      ; 7.720      ;
; -6.660 ; ep93xx_address[11] ; ts7300_usercore:usercore|dummyreg[0]  ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.979      ; 7.680      ;
; -6.649 ; ep93xx_address[14] ; ts7300_usercore:usercore|dummyreg[10] ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 1.004      ; 7.694      ;
; -6.648 ; ep93xx_address[14] ; ts7300_usercore:usercore|dummyreg[5]  ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 1.004      ; 7.693      ;
; -6.646 ; ep93xx_address[14] ; ts7300_usercore:usercore|dummyreg[6]  ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 1.004      ; 7.691      ;
; -6.646 ; ep93xx_address[14] ; ts7300_usercore:usercore|dummyreg[12] ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 1.004      ; 7.691      ;
; -6.645 ; ep93xx_address[14] ; ts7300_usercore:usercore|dummyreg[11] ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 1.004      ; 7.690      ;
; -6.625 ; ep93xx_address[22] ; ts7300_usercore:usercore|dummyreg[0]  ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.979      ; 7.645      ;
; -6.592 ; ep93xx_address[9]  ; ts7300_usercore:usercore|dummyreg[10] ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 1.004      ; 7.637      ;
; -6.592 ; ep93xx_address[2]  ; ts7300_usercore:usercore|dummyreg[0]  ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.979      ; 7.612      ;
; -6.591 ; ep93xx_address[9]  ; ts7300_usercore:usercore|dummyreg[5]  ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 1.004      ; 7.636      ;
; -6.589 ; ep93xx_address[9]  ; ts7300_usercore:usercore|dummyreg[6]  ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 1.004      ; 7.634      ;
; -6.589 ; ep93xx_address[9]  ; ts7300_usercore:usercore|dummyreg[12] ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 1.004      ; 7.634      ;
; -6.588 ; ep93xx_address[9]  ; ts7300_usercore:usercore|dummyreg[11] ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 1.004      ; 7.633      ;
; -6.567 ; ep93xx_address[7]  ; ts7300_usercore:usercore|dummyreg[10] ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 1.000      ; 7.608      ;
; -6.566 ; ep93xx_address[7]  ; ts7300_usercore:usercore|dummyreg[5]  ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 1.000      ; 7.607      ;
; -6.564 ; ep93xx_address[7]  ; ts7300_usercore:usercore|dummyreg[6]  ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 1.000      ; 7.605      ;
; -6.564 ; ep93xx_address[7]  ; ts7300_usercore:usercore|dummyreg[12] ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 1.000      ; 7.605      ;
; -6.563 ; ep93xx_address[7]  ; ts7300_usercore:usercore|dummyreg[11] ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 1.000      ; 7.604      ;
; -6.548 ; ep93xx_address[11] ; ts7300_usercore:usercore|dummyreg[10] ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 1.000      ; 7.589      ;
; -6.547 ; ep93xx_address[11] ; ts7300_usercore:usercore|dummyreg[5]  ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 1.000      ; 7.588      ;
; -6.545 ; ep93xx_address[11] ; ts7300_usercore:usercore|dummyreg[6]  ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 1.000      ; 7.586      ;
; -6.545 ; ep93xx_address[11] ; ts7300_usercore:usercore|dummyreg[12] ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 1.000      ; 7.586      ;
; -6.544 ; ep93xx_address[11] ; ts7300_usercore:usercore|dummyreg[11] ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 1.000      ; 7.585      ;
; -6.538 ; ep93xx_address[23] ; ts7300_usercore:usercore|dummyreg[0]  ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.979      ; 7.558      ;
; -6.513 ; ep93xx_address[22] ; ts7300_usercore:usercore|dummyreg[10] ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 1.000      ; 7.554      ;
; -6.512 ; ep93xx_address[22] ; ts7300_usercore:usercore|dummyreg[5]  ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 1.000      ; 7.553      ;
; -6.510 ; ep93xx_address[22] ; ts7300_usercore:usercore|dummyreg[6]  ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 1.000      ; 7.551      ;
; -6.510 ; ep93xx_address[22] ; ts7300_usercore:usercore|dummyreg[12] ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 1.000      ; 7.551      ;
; -6.509 ; ep93xx_address[22] ; ts7300_usercore:usercore|dummyreg[11] ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 1.000      ; 7.550      ;
; -6.492 ; ep93xx_address[18] ; ts7300_usercore:usercore|dummyreg[0]  ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.983      ; 7.516      ;
; -6.480 ; ep93xx_address[2]  ; ts7300_usercore:usercore|dummyreg[10] ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 1.000      ; 7.521      ;
; -6.479 ; ep93xx_address[2]  ; ts7300_usercore:usercore|dummyreg[5]  ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 1.000      ; 7.520      ;
; -6.477 ; ep93xx_address[2]  ; ts7300_usercore:usercore|dummyreg[6]  ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 1.000      ; 7.518      ;
; -6.477 ; ep93xx_address[2]  ; ts7300_usercore:usercore|dummyreg[12] ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 1.000      ; 7.518      ;
; -6.476 ; ep93xx_address[2]  ; ts7300_usercore:usercore|dummyreg[11] ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 1.000      ; 7.517      ;
; -6.452 ; ep93xx_address[6]  ; ts7300_usercore:usercore|dummyreg[3]  ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.995      ; 7.488      ;
; -6.452 ; ep93xx_address[6]  ; ts7300_usercore:usercore|dummyreg[2]  ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.995      ; 7.488      ;
; -6.451 ; ep93xx_address[6]  ; ts7300_usercore:usercore|dummyreg[1]  ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.995      ; 7.487      ;
; -6.447 ; ep93xx_address[20] ; ts7300_usercore:usercore|dummyreg[0]  ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.983      ; 7.471      ;
; -6.440 ; ep93xx_address[4]  ; ts7300_usercore:usercore|dummyreg[0]  ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.979      ; 7.460      ;
; -6.428 ; ep93xx_address[6]  ; ts7300_usercore:usercore|dummyreg[7]  ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 1.004      ; 7.473      ;
; -6.426 ; ep93xx_address[23] ; ts7300_usercore:usercore|dummyreg[10] ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 1.000      ; 7.467      ;
; -6.425 ; ep93xx_address[23] ; ts7300_usercore:usercore|dummyreg[5]  ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 1.000      ; 7.466      ;
; -6.423 ; ep93xx_address[23] ; ts7300_usercore:usercore|dummyreg[6]  ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 1.000      ; 7.464      ;
; -6.423 ; ep93xx_address[23] ; ts7300_usercore:usercore|dummyreg[12] ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 1.000      ; 7.464      ;
; -6.422 ; ep93xx_address[17] ; ts7300_usercore:usercore|dummyreg[0]  ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.983      ; 7.446      ;
; -6.422 ; ep93xx_address[23] ; ts7300_usercore:usercore|dummyreg[11] ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 1.000      ; 7.463      ;
; -6.380 ; ep93xx_address[18] ; ts7300_usercore:usercore|dummyreg[10] ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 1.004      ; 7.425      ;
; -6.379 ; ep93xx_address[18] ; ts7300_usercore:usercore|dummyreg[5]  ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 1.004      ; 7.424      ;
; -6.377 ; ep93xx_address[18] ; ts7300_usercore:usercore|dummyreg[6]  ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 1.004      ; 7.422      ;
; -6.377 ; ep93xx_address[18] ; ts7300_usercore:usercore|dummyreg[12] ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 1.004      ; 7.422      ;
; -6.376 ; ep93xx_address[18] ; ts7300_usercore:usercore|dummyreg[11] ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 1.004      ; 7.421      ;
; -6.335 ; ep93xx_address[20] ; ts7300_usercore:usercore|dummyreg[10] ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 1.004      ; 7.380      ;
; -6.334 ; ep93xx_address[20] ; ts7300_usercore:usercore|dummyreg[5]  ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 1.004      ; 7.379      ;
; -6.332 ; ep93xx_address[20] ; ts7300_usercore:usercore|dummyreg[6]  ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 1.004      ; 7.377      ;
; -6.332 ; ep93xx_address[20] ; ts7300_usercore:usercore|dummyreg[12] ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 1.004      ; 7.377      ;
; -6.331 ; ep93xx_address[20] ; ts7300_usercore:usercore|dummyreg[11] ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 1.004      ; 7.376      ;
; -6.328 ; ep93xx_address[4]  ; ts7300_usercore:usercore|dummyreg[10] ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 1.000      ; 7.369      ;
; -6.327 ; ep93xx_address[4]  ; ts7300_usercore:usercore|dummyreg[5]  ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 1.000      ; 7.368      ;
; -6.325 ; ep93xx_address[4]  ; ts7300_usercore:usercore|dummyreg[6]  ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 1.000      ; 7.366      ;
; -6.325 ; ep93xx_address[4]  ; ts7300_usercore:usercore|dummyreg[12] ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 1.000      ; 7.366      ;
; -6.324 ; ep93xx_address[4]  ; ts7300_usercore:usercore|dummyreg[11] ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 1.000      ; 7.365      ;
; -6.316 ; ep93xx_address[13] ; ts7300_usercore:usercore|dummyreg[0]  ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.983      ; 7.340      ;
; -6.310 ; ep93xx_address[17] ; ts7300_usercore:usercore|dummyreg[10] ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 1.004      ; 7.355      ;
; -6.309 ; ep93xx_address[17] ; ts7300_usercore:usercore|dummyreg[5]  ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 1.004      ; 7.354      ;
; -6.307 ; ep93xx_address[17] ; ts7300_usercore:usercore|dummyreg[6]  ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 1.004      ; 7.352      ;
; -6.307 ; ep93xx_address[17] ; ts7300_usercore:usercore|dummyreg[12] ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 1.004      ; 7.352      ;
; -6.306 ; ep93xx_address[17] ; ts7300_usercore:usercore|dummyreg[11] ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 1.004      ; 7.351      ;
; -6.290 ; ep93xx_address[10] ; ts7300_usercore:usercore|dummyreg[0]  ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.983      ; 7.314      ;
; -6.288 ; ep93xx_address[15] ; ts7300_usercore:usercore|dummyreg[3]  ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.995      ; 7.324      ;
; -6.288 ; ep93xx_address[15] ; ts7300_usercore:usercore|dummyreg[2]  ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.995      ; 7.324      ;
; -6.287 ; ep93xx_address[15] ; ts7300_usercore:usercore|dummyreg[1]  ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.995      ; 7.323      ;
; -6.264 ; ep93xx_address[15] ; ts7300_usercore:usercore|dummyreg[7]  ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 1.004      ; 7.309      ;
; -6.258 ; ep93xx_address[14] ; ts7300_usercore:usercore|dummyreg[3]  ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.995      ; 7.294      ;
; -6.258 ; ep93xx_address[14] ; ts7300_usercore:usercore|dummyreg[2]  ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.995      ; 7.294      ;
; -6.257 ; ep93xx_address[14] ; ts7300_usercore:usercore|dummyreg[1]  ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.995      ; 7.293      ;
; -6.234 ; ep93xx_address[14] ; ts7300_usercore:usercore|dummyreg[7]  ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 1.004      ; 7.279      ;
; -6.204 ; ep93xx_address[13] ; ts7300_usercore:usercore|dummyreg[10] ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 1.004      ; 7.249      ;
; -6.203 ; ep93xx_address[13] ; ts7300_usercore:usercore|dummyreg[5]  ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 1.004      ; 7.248      ;
; -6.201 ; ep93xx_address[13] ; ts7300_usercore:usercore|dummyreg[6]  ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 1.004      ; 7.246      ;
; -6.201 ; ep93xx_address[13] ; ts7300_usercore:usercore|dummyreg[12] ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 1.004      ; 7.246      ;
; -6.201 ; ep93xx_address[9]  ; ts7300_usercore:usercore|dummyreg[3]  ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.995      ; 7.237      ;
; -6.201 ; ep93xx_address[9]  ; ts7300_usercore:usercore|dummyreg[2]  ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.995      ; 7.237      ;
; -6.200 ; ep93xx_address[13] ; ts7300_usercore:usercore|dummyreg[11] ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 1.004      ; 7.245      ;
; -6.200 ; ep93xx_address[9]  ; ts7300_usercore:usercore|dummyreg[1]  ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.995      ; 7.236      ;
+--------+--------------------+---------------------------------------+-----------------+----------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'ts7300_usercore:usercore|pwm:PWM_4|slow_clk'                                                                                                                                                                                     ;
+--------+------------------------------------------------------+------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                            ; To Node                                        ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------+------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; -5.770 ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[0] ; ts7300_usercore:usercore|pwm:PWM_4|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.001        ; -1.468     ; 4.343      ;
; -5.766 ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[1] ; ts7300_usercore:usercore|pwm:PWM_4|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.001        ; -1.468     ; 4.339      ;
; -5.625 ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[2] ; ts7300_usercore:usercore|pwm:PWM_4|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.001        ; -1.468     ; 4.198      ;
; -5.487 ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[4] ; ts7300_usercore:usercore|pwm:PWM_4|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.001        ; -1.468     ; 4.060      ;
; -5.400 ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[5] ; ts7300_usercore:usercore|pwm:PWM_4|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.001        ; -1.468     ; 3.973      ;
; -5.217 ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[3] ; ts7300_usercore:usercore|pwm:PWM_4|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.001        ; -1.468     ; 3.790      ;
; -4.954 ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[6] ; ts7300_usercore:usercore|pwm:PWM_4|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.001        ; -1.468     ; 3.527      ;
; -4.052 ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[7] ; ts7300_usercore:usercore|pwm:PWM_4|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.001        ; -1.468     ; 2.625      ;
; -3.381 ; ts7300_usercore:usercore|pwm:PWM_4|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_4|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; 0.013      ; 4.434      ;
; -3.232 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_4|counter[0]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.001        ; -1.481     ; 1.792      ;
; -3.232 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_4|counter[1]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.001        ; -1.481     ; 1.792      ;
; -3.232 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_4|counter[2]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.001        ; -1.481     ; 1.792      ;
; -3.232 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_4|counter[3]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.001        ; -1.481     ; 1.792      ;
; -3.232 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_4|counter[4]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.001        ; -1.481     ; 1.792      ;
; -3.232 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_4|counter[5]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.001        ; -1.481     ; 1.792      ;
; -3.232 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_4|counter[6]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.001        ; -1.481     ; 1.792      ;
; -3.232 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_4|counter[7]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.001        ; -1.481     ; 1.792      ;
; -3.197 ; ts7300_usercore:usercore|pwm:PWM_4|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_4|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; 0.013      ; 4.250      ;
; -2.909 ; ts7300_usercore:usercore|pwm:PWM_4|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_4|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; 0.013      ; 3.962      ;
; -2.898 ; ts7300_usercore:usercore|pwm:PWM_4|counter[5]        ; ts7300_usercore:usercore|pwm:PWM_4|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; 0.013      ; 3.951      ;
; -2.794 ; ts7300_usercore:usercore|pwm:PWM_4|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_4|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; 0.013      ; 3.847      ;
; -2.793 ; ts7300_usercore:usercore|PWM_enable_D                ; ts7300_usercore:usercore|pwm:PWM_4|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.001        ; -1.468     ; 1.366      ;
; -2.659 ; ts7300_usercore:usercore|pwm:PWM_4|counter[4]        ; ts7300_usercore:usercore|pwm:PWM_4|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; 0.013      ; 3.712      ;
; -2.535 ; ts7300_usercore:usercore|pwm:PWM_4|counter[6]        ; ts7300_usercore:usercore|pwm:PWM_4|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; 0.013      ; 3.588      ;
; -1.972 ; ts7300_usercore:usercore|pwm:PWM_4|counter[7]        ; ts7300_usercore:usercore|pwm:PWM_4|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; 0.013      ; 3.025      ;
; -1.733 ; ts7300_usercore:usercore|pwm:PWM_4|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; 0.000      ; 2.773      ;
; -1.647 ; ts7300_usercore:usercore|pwm:PWM_4|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; 0.000      ; 2.687      ;
; -1.561 ; ts7300_usercore:usercore|pwm:PWM_4|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; 0.000      ; 2.601      ;
; -1.475 ; ts7300_usercore:usercore|pwm:PWM_4|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[4]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; 0.000      ; 2.515      ;
; -1.389 ; ts7300_usercore:usercore|pwm:PWM_4|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[3]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; 0.000      ; 2.429      ;
; -1.345 ; ts7300_usercore:usercore|pwm:PWM_4|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; 0.000      ; 2.385      ;
; -1.303 ; ts7300_usercore:usercore|pwm:PWM_4|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[2]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; 0.000      ; 2.343      ;
; -1.274 ; ts7300_usercore:usercore|pwm:PWM_4|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; 0.000      ; 2.314      ;
; -1.259 ; ts7300_usercore:usercore|pwm:PWM_4|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; 0.000      ; 2.299      ;
; -1.233 ; ts7300_usercore:usercore|pwm:PWM_4|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; 0.000      ; 2.273      ;
; -1.188 ; ts7300_usercore:usercore|pwm:PWM_4|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; 0.000      ; 2.228      ;
; -1.173 ; ts7300_usercore:usercore|pwm:PWM_4|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; 0.000      ; 2.213      ;
; -1.147 ; ts7300_usercore:usercore|pwm:PWM_4|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; 0.000      ; 2.187      ;
; -1.102 ; ts7300_usercore:usercore|pwm:PWM_4|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; 0.000      ; 2.142      ;
; -1.099 ; ts7300_usercore:usercore|pwm:PWM_4|counter[4]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; 0.000      ; 2.139      ;
; -1.087 ; ts7300_usercore:usercore|pwm:PWM_4|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[4]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; 0.000      ; 2.127      ;
; -1.066 ; ts7300_usercore:usercore|pwm:PWM_4|counter[5]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; 0.000      ; 2.106      ;
; -1.061 ; ts7300_usercore:usercore|pwm:PWM_4|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; 0.000      ; 2.101      ;
; -1.016 ; ts7300_usercore:usercore|pwm:PWM_4|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[4]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; 0.000      ; 2.056      ;
; -1.013 ; ts7300_usercore:usercore|pwm:PWM_4|counter[4]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; 0.000      ; 2.053      ;
; -1.001 ; ts7300_usercore:usercore|pwm:PWM_4|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[3]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; 0.000      ; 2.041      ;
; -0.980 ; ts7300_usercore:usercore|pwm:PWM_4|counter[5]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; 0.000      ; 2.020      ;
; -0.976 ; ts7300_usercore:usercore|pwm:PWM_4|counter[6]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; 0.000      ; 2.016      ;
; -0.975 ; ts7300_usercore:usercore|pwm:PWM_4|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[4]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; 0.000      ; 2.015      ;
; -0.930 ; ts7300_usercore:usercore|pwm:PWM_4|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[3]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; 0.000      ; 1.970      ;
; -0.927 ; ts7300_usercore:usercore|pwm:PWM_4|counter[4]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; 0.000      ; 1.967      ;
; -0.915 ; ts7300_usercore:usercore|pwm:PWM_4|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[2]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; 0.000      ; 1.955      ;
; -0.826 ; ts7300_usercore:usercore|pwm:PWM_4|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[1]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; 0.000      ; 1.866      ;
; -0.500 ; ts7300_usercore:usercore|pwm:PWM_4|counter[5]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; 0.000      ; 1.540      ;
; -0.496 ; ts7300_usercore:usercore|pwm:PWM_4|counter[6]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; 0.000      ; 1.536      ;
; -0.495 ; ts7300_usercore:usercore|pwm:PWM_4|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[3]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; 0.000      ; 1.535      ;
; -0.451 ; ts7300_usercore:usercore|pwm:PWM_4|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[2]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; 0.000      ; 1.491      ;
; -0.449 ; ts7300_usercore:usercore|pwm:PWM_4|counter[7]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; 0.000      ; 1.489      ;
; -0.448 ; ts7300_usercore:usercore|pwm:PWM_4|counter[4]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[4]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; 0.000      ; 1.488      ;
; -0.437 ; ts7300_usercore:usercore|pwm:PWM_4|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[1]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; 0.000      ; 1.477      ;
; 0.235  ; ts7300_usercore:usercore|pwm:PWM_4|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[0]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; 0.000      ; 0.805      ;
+--------+------------------------------------------------------+------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'ts7300_usercore:usercore|pwm:PWM_3|slow_clk'                                                                                                                                                                                     ;
+--------+------------------------------------------------------+------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                            ; To Node                                        ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------+------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; -5.184 ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[1] ; ts7300_usercore:usercore|pwm:PWM_3|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.001        ; -1.098     ; 4.127      ;
; -5.117 ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[0] ; ts7300_usercore:usercore|pwm:PWM_3|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.001        ; -1.098     ; 4.060      ;
; -4.981 ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[2] ; ts7300_usercore:usercore|pwm:PWM_3|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.001        ; -1.098     ; 3.924      ;
; -4.834 ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[3] ; ts7300_usercore:usercore|pwm:PWM_3|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.001        ; -1.098     ; 3.777      ;
; -4.775 ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[4] ; ts7300_usercore:usercore|pwm:PWM_3|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.001        ; -1.098     ; 3.718      ;
; -4.632 ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[6] ; ts7300_usercore:usercore|pwm:PWM_3|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.001        ; -1.098     ; 3.575      ;
; -4.632 ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[5] ; ts7300_usercore:usercore|pwm:PWM_3|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.001        ; -1.098     ; 3.575      ;
; -3.871 ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[7] ; ts7300_usercore:usercore|pwm:PWM_3|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.001        ; -1.098     ; 2.814      ;
; -3.383 ; ts7300_usercore:usercore|PWM_enable_C                ; ts7300_usercore:usercore|pwm:PWM_3|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.001        ; -1.115     ; 2.309      ;
; -3.378 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_3|counter[0]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.001        ; -1.098     ; 2.321      ;
; -3.378 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_3|counter[1]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.001        ; -1.098     ; 2.321      ;
; -3.378 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_3|counter[2]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.001        ; -1.098     ; 2.321      ;
; -3.378 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_3|counter[3]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.001        ; -1.098     ; 2.321      ;
; -3.378 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_3|counter[4]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.001        ; -1.098     ; 2.321      ;
; -3.378 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_3|counter[5]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.001        ; -1.098     ; 2.321      ;
; -3.378 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_3|counter[6]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.001        ; -1.098     ; 2.321      ;
; -3.378 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_3|counter[7]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.001        ; -1.098     ; 2.321      ;
; -2.264 ; ts7300_usercore:usercore|pwm:PWM_3|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_3|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; 0.000      ; 3.304      ;
; -2.243 ; ts7300_usercore:usercore|pwm:PWM_3|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_3|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; 0.000      ; 3.283      ;
; -2.097 ; ts7300_usercore:usercore|pwm:PWM_3|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_3|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; 0.000      ; 3.137      ;
; -2.070 ; ts7300_usercore:usercore|pwm:PWM_3|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_3|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; 0.000      ; 3.110      ;
; -1.924 ; ts7300_usercore:usercore|pwm:PWM_3|counter[4]        ; ts7300_usercore:usercore|pwm:PWM_3|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; 0.000      ; 2.964      ;
; -1.897 ; ts7300_usercore:usercore|pwm:PWM_3|counter[5]        ; ts7300_usercore:usercore|pwm:PWM_3|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; 0.000      ; 2.937      ;
; -1.751 ; ts7300_usercore:usercore|pwm:PWM_3|counter[6]        ; ts7300_usercore:usercore|pwm:PWM_3|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; 0.000      ; 2.791      ;
; -1.408 ; ts7300_usercore:usercore|pwm:PWM_3|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; 0.000      ; 2.448      ;
; -1.353 ; ts7300_usercore:usercore|pwm:PWM_3|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; 0.000      ; 2.393      ;
; -1.340 ; ts7300_usercore:usercore|pwm:PWM_3|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[0]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; 0.000      ; 2.380      ;
; -1.322 ; ts7300_usercore:usercore|pwm:PWM_3|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; 0.000      ; 2.362      ;
; -1.267 ; ts7300_usercore:usercore|pwm:PWM_3|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; 0.000      ; 2.307      ;
; -1.265 ; ts7300_usercore:usercore|pwm:PWM_3|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; 0.000      ; 2.305      ;
; -1.239 ; ts7300_usercore:usercore|pwm:PWM_3|counter[7]        ; ts7300_usercore:usercore|pwm:PWM_3|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; 0.000      ; 2.279      ;
; -1.237 ; ts7300_usercore:usercore|pwm:PWM_3|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; 0.000      ; 2.277      ;
; -1.236 ; ts7300_usercore:usercore|pwm:PWM_3|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; 0.000      ; 2.276      ;
; -1.181 ; ts7300_usercore:usercore|pwm:PWM_3|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; 0.000      ; 2.221      ;
; -1.179 ; ts7300_usercore:usercore|pwm:PWM_3|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; 0.000      ; 2.219      ;
; -1.151 ; ts7300_usercore:usercore|pwm:PWM_3|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; 0.000      ; 2.191      ;
; -1.150 ; ts7300_usercore:usercore|pwm:PWM_3|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[4]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; 0.000      ; 2.190      ;
; -1.095 ; ts7300_usercore:usercore|pwm:PWM_3|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[4]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; 0.000      ; 2.135      ;
; -1.093 ; ts7300_usercore:usercore|pwm:PWM_3|counter[4]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; 0.000      ; 2.133      ;
; -1.093 ; ts7300_usercore:usercore|pwm:PWM_3|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; 0.000      ; 2.133      ;
; -1.066 ; ts7300_usercore:usercore|pwm:PWM_3|counter[5]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; 0.000      ; 2.106      ;
; -1.065 ; ts7300_usercore:usercore|pwm:PWM_3|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; 0.000      ; 2.105      ;
; -1.064 ; ts7300_usercore:usercore|pwm:PWM_3|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[3]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; 0.000      ; 2.104      ;
; -1.009 ; ts7300_usercore:usercore|pwm:PWM_3|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[3]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; 0.000      ; 2.049      ;
; -1.007 ; ts7300_usercore:usercore|pwm:PWM_3|counter[4]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; 0.000      ; 2.047      ;
; -1.007 ; ts7300_usercore:usercore|pwm:PWM_3|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[4]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; 0.000      ; 2.047      ;
; -0.980 ; ts7300_usercore:usercore|pwm:PWM_3|counter[5]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; 0.000      ; 2.020      ;
; -0.979 ; ts7300_usercore:usercore|pwm:PWM_3|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[4]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; 0.000      ; 2.019      ;
; -0.978 ; ts7300_usercore:usercore|pwm:PWM_3|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[2]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; 0.000      ; 2.018      ;
; -0.923 ; ts7300_usercore:usercore|pwm:PWM_3|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[2]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; 0.000      ; 1.963      ;
; -0.922 ; ts7300_usercore:usercore|pwm:PWM_3|counter[6]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; 0.000      ; 1.962      ;
; -0.921 ; ts7300_usercore:usercore|pwm:PWM_3|counter[4]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; 0.000      ; 1.961      ;
; -0.921 ; ts7300_usercore:usercore|pwm:PWM_3|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[3]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; 0.000      ; 1.961      ;
; -0.501 ; ts7300_usercore:usercore|pwm:PWM_3|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[1]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; 0.000      ; 1.541      ;
; -0.500 ; ts7300_usercore:usercore|pwm:PWM_3|counter[5]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; 0.000      ; 1.540      ;
; -0.499 ; ts7300_usercore:usercore|pwm:PWM_3|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[3]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; 0.000      ; 1.539      ;
; -0.445 ; ts7300_usercore:usercore|pwm:PWM_3|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[1]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; 0.000      ; 1.485      ;
; -0.443 ; ts7300_usercore:usercore|pwm:PWM_3|counter[6]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; 0.000      ; 1.483      ;
; -0.442 ; ts7300_usercore:usercore|pwm:PWM_3|counter[4]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[4]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; 0.000      ; 1.482      ;
; -0.442 ; ts7300_usercore:usercore|pwm:PWM_3|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[2]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; 0.000      ; 1.482      ;
; -0.019 ; ts7300_usercore:usercore|pwm:PWM_3|counter[7]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; 0.000      ; 1.059      ;
+--------+------------------------------------------------------+------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'ts7300_usercore:usercore|pwm:PWM_2|slow_clk'                                                                                                                                                                                     ;
+--------+------------------------------------------------------+------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                            ; To Node                                        ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------+------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; -4.954 ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[3] ; ts7300_usercore:usercore|pwm:PWM_2|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.001        ; -1.481     ; 3.514      ;
; -4.784 ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[0] ; ts7300_usercore:usercore|pwm:PWM_2|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.001        ; -1.481     ; 3.344      ;
; -4.735 ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[1] ; ts7300_usercore:usercore|pwm:PWM_2|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.001        ; -1.481     ; 3.295      ;
; -4.647 ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[2] ; ts7300_usercore:usercore|pwm:PWM_2|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.001        ; -1.481     ; 3.207      ;
; -4.305 ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[6] ; ts7300_usercore:usercore|pwm:PWM_2|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.001        ; -1.481     ; 2.865      ;
; -4.127 ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[4] ; ts7300_usercore:usercore|pwm:PWM_2|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.001        ; -1.481     ; 2.687      ;
; -4.045 ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[5] ; ts7300_usercore:usercore|pwm:PWM_2|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.001        ; -1.481     ; 2.605      ;
; -3.775 ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[7] ; ts7300_usercore:usercore|pwm:PWM_2|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.001        ; -1.481     ; 2.335      ;
; -3.243 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_2|counter[0]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.001        ; -1.482     ; 1.802      ;
; -3.243 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_2|counter[1]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.001        ; -1.482     ; 1.802      ;
; -3.243 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_2|counter[2]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.001        ; -1.482     ; 1.802      ;
; -3.243 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_2|counter[3]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.001        ; -1.482     ; 1.802      ;
; -3.243 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_2|counter[4]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.001        ; -1.482     ; 1.802      ;
; -3.243 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_2|counter[5]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.001        ; -1.482     ; 1.802      ;
; -3.243 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_2|counter[6]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.001        ; -1.482     ; 1.802      ;
; -3.243 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_2|counter[7]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.001        ; -1.482     ; 1.802      ;
; -2.820 ; ts7300_usercore:usercore|PWM_enable_B                ; ts7300_usercore:usercore|pwm:PWM_2|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.001        ; -1.481     ; 1.380      ;
; -2.381 ; ts7300_usercore:usercore|pwm:PWM_2|counter[4]        ; ts7300_usercore:usercore|pwm:PWM_2|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; 0.001      ; 3.422      ;
; -2.275 ; ts7300_usercore:usercore|pwm:PWM_2|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_2|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; 0.001      ; 3.316      ;
; -2.256 ; ts7300_usercore:usercore|pwm:PWM_2|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_2|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; 0.001      ; 3.297      ;
; -2.183 ; ts7300_usercore:usercore|pwm:PWM_2|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_2|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; 0.001      ; 3.224      ;
; -2.041 ; ts7300_usercore:usercore|pwm:PWM_2|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_2|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; 0.001      ; 3.082      ;
; -1.923 ; ts7300_usercore:usercore|pwm:PWM_2|counter[5]        ; ts7300_usercore:usercore|pwm:PWM_2|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; 0.001      ; 2.964      ;
; -1.835 ; ts7300_usercore:usercore|pwm:PWM_2|counter[6]        ; ts7300_usercore:usercore|pwm:PWM_2|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; 0.001      ; 2.876      ;
; -1.626 ; ts7300_usercore:usercore|pwm:PWM_2|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; 0.000      ; 2.666      ;
; -1.540 ; ts7300_usercore:usercore|pwm:PWM_2|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; 0.000      ; 2.580      ;
; -1.454 ; ts7300_usercore:usercore|pwm:PWM_2|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; 0.000      ; 2.494      ;
; -1.368 ; ts7300_usercore:usercore|pwm:PWM_2|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[4]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; 0.000      ; 2.408      ;
; -1.341 ; ts7300_usercore:usercore|pwm:PWM_2|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; 0.000      ; 2.381      ;
; -1.316 ; ts7300_usercore:usercore|pwm:PWM_2|counter[7]        ; ts7300_usercore:usercore|pwm:PWM_2|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; 0.001      ; 2.357      ;
; -1.282 ; ts7300_usercore:usercore|pwm:PWM_2|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[3]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; 0.000      ; 2.322      ;
; -1.260 ; ts7300_usercore:usercore|pwm:PWM_2|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; 0.000      ; 2.300      ;
; -1.255 ; ts7300_usercore:usercore|pwm:PWM_2|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; 0.000      ; 2.295      ;
; -1.196 ; ts7300_usercore:usercore|pwm:PWM_2|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[2]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; 0.000      ; 2.236      ;
; -1.175 ; ts7300_usercore:usercore|pwm:PWM_2|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; 0.000      ; 2.215      ;
; -1.174 ; ts7300_usercore:usercore|pwm:PWM_2|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; 0.000      ; 2.214      ;
; -1.169 ; ts7300_usercore:usercore|pwm:PWM_2|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; 0.000      ; 2.209      ;
; -1.144 ; ts7300_usercore:usercore|pwm:PWM_2|counter[4]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; 0.000      ; 2.184      ;
; -1.089 ; ts7300_usercore:usercore|pwm:PWM_2|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; 0.000      ; 2.129      ;
; -1.088 ; ts7300_usercore:usercore|pwm:PWM_2|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; 0.000      ; 2.128      ;
; -1.083 ; ts7300_usercore:usercore|pwm:PWM_2|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[4]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; 0.000      ; 2.123      ;
; -1.058 ; ts7300_usercore:usercore|pwm:PWM_2|counter[4]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; 0.000      ; 2.098      ;
; -1.003 ; ts7300_usercore:usercore|pwm:PWM_2|counter[5]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; 0.000      ; 2.043      ;
; -1.003 ; ts7300_usercore:usercore|pwm:PWM_2|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; 0.000      ; 2.043      ;
; -1.002 ; ts7300_usercore:usercore|pwm:PWM_2|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[4]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; 0.000      ; 2.042      ;
; -0.997 ; ts7300_usercore:usercore|pwm:PWM_2|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[3]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; 0.000      ; 2.037      ;
; -0.972 ; ts7300_usercore:usercore|pwm:PWM_2|counter[6]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; 0.000      ; 2.012      ;
; -0.972 ; ts7300_usercore:usercore|pwm:PWM_2|counter[4]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; 0.000      ; 2.012      ;
; -0.917 ; ts7300_usercore:usercore|pwm:PWM_2|counter[5]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; 0.000      ; 1.957      ;
; -0.917 ; ts7300_usercore:usercore|pwm:PWM_2|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[4]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; 0.000      ; 1.957      ;
; -0.916 ; ts7300_usercore:usercore|pwm:PWM_2|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[3]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; 0.000      ; 1.956      ;
; -0.911 ; ts7300_usercore:usercore|pwm:PWM_2|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[2]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; 0.000      ; 1.951      ;
; -0.719 ; ts7300_usercore:usercore|pwm:PWM_2|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[1]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; 0.000      ; 1.759      ;
; -0.492 ; ts7300_usercore:usercore|pwm:PWM_2|counter[6]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; 0.000      ; 1.532      ;
; -0.492 ; ts7300_usercore:usercore|pwm:PWM_2|counter[4]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[4]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; 0.000      ; 1.532      ;
; -0.438 ; ts7300_usercore:usercore|pwm:PWM_2|counter[5]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; 0.000      ; 1.478      ;
; -0.438 ; ts7300_usercore:usercore|pwm:PWM_2|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[3]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; 0.000      ; 1.478      ;
; -0.437 ; ts7300_usercore:usercore|pwm:PWM_2|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[2]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; 0.000      ; 1.477      ;
; -0.433 ; ts7300_usercore:usercore|pwm:PWM_2|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[1]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; 0.000      ; 1.473      ;
; -0.019 ; ts7300_usercore:usercore|pwm:PWM_2|counter[7]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; 0.000      ; 1.059      ;
; 0.235  ; ts7300_usercore:usercore|pwm:PWM_2|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[0]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; 0.000      ; 0.805      ;
+--------+------------------------------------------------------+------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'ts7300_usercore:usercore|pwm:PWM_1|slow_clk'                                                                                                                                                                                     ;
+--------+------------------------------------------------------+------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                            ; To Node                                        ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------+------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; -4.420 ; ts7300_usercore:usercore|pwm:PWM_1|duty_cycle_reg[3] ; ts7300_usercore:usercore|pwm:PWM_1|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.001        ; -1.111     ; 3.350      ;
; -4.373 ; ts7300_usercore:usercore|pwm:PWM_1|duty_cycle_reg[0] ; ts7300_usercore:usercore|pwm:PWM_1|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.001        ; -1.111     ; 3.303      ;
; -4.273 ; ts7300_usercore:usercore|pwm:PWM_1|duty_cycle_reg[4] ; ts7300_usercore:usercore|pwm:PWM_1|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.001        ; -1.111     ; 3.203      ;
; -4.242 ; ts7300_usercore:usercore|pwm:PWM_1|duty_cycle_reg[1] ; ts7300_usercore:usercore|pwm:PWM_1|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.001        ; -1.111     ; 3.172      ;
; -4.202 ; ts7300_usercore:usercore|pwm:PWM_1|duty_cycle_reg[2] ; ts7300_usercore:usercore|pwm:PWM_1|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.001        ; -1.111     ; 3.132      ;
; -3.899 ; ts7300_usercore:usercore|pwm:PWM_1|duty_cycle_reg[5] ; ts7300_usercore:usercore|pwm:PWM_1|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.001        ; -1.111     ; 2.829      ;
; -3.813 ; ts7300_usercore:usercore|pwm:PWM_1|duty_cycle_reg[6] ; ts7300_usercore:usercore|pwm:PWM_1|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.001        ; -1.111     ; 2.743      ;
; -3.421 ; ts7300_usercore:usercore|PWM_enable_A                ; ts7300_usercore:usercore|pwm:PWM_1|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.001        ; -1.150     ; 2.312      ;
; -3.373 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_1|counter[0]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.001        ; -1.132     ; 2.282      ;
; -3.373 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_1|counter[1]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.001        ; -1.132     ; 2.282      ;
; -3.373 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_1|counter[2]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.001        ; -1.132     ; 2.282      ;
; -3.373 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_1|counter[3]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.001        ; -1.132     ; 2.282      ;
; -3.373 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_1|counter[4]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.001        ; -1.132     ; 2.282      ;
; -3.373 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_1|counter[5]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.001        ; -1.132     ; 2.282      ;
; -3.373 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_1|counter[6]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.001        ; -1.132     ; 2.282      ;
; -3.373 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_1|counter[7]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.001        ; -1.132     ; 2.282      ;
; -3.335 ; ts7300_usercore:usercore|pwm:PWM_1|duty_cycle_reg[7] ; ts7300_usercore:usercore|pwm:PWM_1|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.001        ; -1.111     ; 2.265      ;
; -2.491 ; ts7300_usercore:usercore|pwm:PWM_1|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_1|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; -0.001     ; 3.530      ;
; -2.235 ; ts7300_usercore:usercore|pwm:PWM_1|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_1|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; -0.001     ; 3.274      ;
; -2.136 ; ts7300_usercore:usercore|pwm:PWM_1|counter[5]        ; ts7300_usercore:usercore|pwm:PWM_1|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; -0.001     ; 3.175      ;
; -2.056 ; ts7300_usercore:usercore|pwm:PWM_1|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_1|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; -0.001     ; 3.095      ;
; -1.974 ; ts7300_usercore:usercore|pwm:PWM_1|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_1|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; -0.001     ; 3.013      ;
; -1.947 ; ts7300_usercore:usercore|pwm:PWM_1|counter[4]        ; ts7300_usercore:usercore|pwm:PWM_1|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; -0.001     ; 2.986      ;
; -1.774 ; ts7300_usercore:usercore|pwm:PWM_1|counter[6]        ; ts7300_usercore:usercore|pwm:PWM_1|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; -0.001     ; 2.813      ;
; -1.618 ; ts7300_usercore:usercore|pwm:PWM_1|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; 0.000      ; 2.658      ;
; -1.532 ; ts7300_usercore:usercore|pwm:PWM_1|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; 0.000      ; 2.572      ;
; -1.446 ; ts7300_usercore:usercore|pwm:PWM_1|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; 0.000      ; 2.486      ;
; -1.360 ; ts7300_usercore:usercore|pwm:PWM_1|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[4]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; 0.000      ; 2.400      ;
; -1.347 ; ts7300_usercore:usercore|pwm:PWM_1|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; 0.000      ; 2.387      ;
; -1.274 ; ts7300_usercore:usercore|pwm:PWM_1|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[3]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; 0.000      ; 2.314      ;
; -1.261 ; ts7300_usercore:usercore|pwm:PWM_1|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; 0.000      ; 2.301      ;
; -1.259 ; ts7300_usercore:usercore|pwm:PWM_1|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; 0.000      ; 2.299      ;
; -1.188 ; ts7300_usercore:usercore|pwm:PWM_1|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[2]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; 0.000      ; 2.228      ;
; -1.179 ; ts7300_usercore:usercore|pwm:PWM_1|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; 0.000      ; 2.219      ;
; -1.175 ; ts7300_usercore:usercore|pwm:PWM_1|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; 0.000      ; 2.215      ;
; -1.173 ; ts7300_usercore:usercore|pwm:PWM_1|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; 0.000      ; 2.213      ;
; -1.152 ; ts7300_usercore:usercore|pwm:PWM_1|counter[4]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; 0.000      ; 2.192      ;
; -1.093 ; ts7300_usercore:usercore|pwm:PWM_1|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; 0.000      ; 2.133      ;
; -1.089 ; ts7300_usercore:usercore|pwm:PWM_1|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[4]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; 0.000      ; 2.129      ;
; -1.087 ; ts7300_usercore:usercore|pwm:PWM_1|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; 0.000      ; 2.127      ;
; -1.066 ; ts7300_usercore:usercore|pwm:PWM_1|counter[4]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; 0.000      ; 2.106      ;
; -1.012 ; ts7300_usercore:usercore|pwm:PWM_1|counter[5]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; 0.000      ; 2.052      ;
; -1.007 ; ts7300_usercore:usercore|pwm:PWM_1|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; 0.000      ; 2.047      ;
; -1.003 ; ts7300_usercore:usercore|pwm:PWM_1|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[3]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; 0.000      ; 2.043      ;
; -1.001 ; ts7300_usercore:usercore|pwm:PWM_1|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[4]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; 0.000      ; 2.041      ;
; -0.981 ; ts7300_usercore:usercore|pwm:PWM_1|counter[6]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; 0.000      ; 2.021      ;
; -0.980 ; ts7300_usercore:usercore|pwm:PWM_1|counter[4]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; 0.000      ; 2.020      ;
; -0.926 ; ts7300_usercore:usercore|pwm:PWM_1|counter[5]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; 0.000      ; 1.966      ;
; -0.921 ; ts7300_usercore:usercore|pwm:PWM_1|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[4]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; 0.000      ; 1.961      ;
; -0.917 ; ts7300_usercore:usercore|pwm:PWM_1|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[2]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; 0.000      ; 1.957      ;
; -0.915 ; ts7300_usercore:usercore|pwm:PWM_1|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[3]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; 0.000      ; 1.955      ;
; -0.820 ; ts7300_usercore:usercore|pwm:PWM_1|counter[7]        ; ts7300_usercore:usercore|pwm:PWM_1|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; -0.001     ; 1.859      ;
; -0.711 ; ts7300_usercore:usercore|pwm:PWM_1|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[1]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; 0.000      ; 1.751      ;
; -0.501 ; ts7300_usercore:usercore|pwm:PWM_1|counter[6]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; 0.000      ; 1.541      ;
; -0.500 ; ts7300_usercore:usercore|pwm:PWM_1|counter[4]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[4]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; 0.000      ; 1.540      ;
; -0.447 ; ts7300_usercore:usercore|pwm:PWM_1|counter[5]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; 0.000      ; 1.487      ;
; -0.442 ; ts7300_usercore:usercore|pwm:PWM_1|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[3]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; 0.000      ; 1.482      ;
; -0.439 ; ts7300_usercore:usercore|pwm:PWM_1|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[1]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; 0.000      ; 1.479      ;
; -0.436 ; ts7300_usercore:usercore|pwm:PWM_1|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[2]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; 0.000      ; 1.476      ;
; -0.029 ; ts7300_usercore:usercore|pwm:PWM_1|counter[7]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; 0.000      ; 1.069      ;
; 0.235  ; ts7300_usercore:usercore|pwm:PWM_1|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[0]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; 0.000      ; 0.805      ;
+--------+------------------------------------------------------+------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'bd_oe_pad'                                                                                         ;
+--------+---------------------+---------------+-----------------+-------------+--------------+------------+------------+
; Slack  ; From Node           ; To Node       ; Launch Clock    ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------+---------------+-----------------+-------------+--------------+------------+------------+
; -0.819 ; start_cycle_posedge ; bd_oe_negedge ; start_cycle_pad ; bd_oe_pad   ; 0.500        ; 0.002      ; 1.361      ;
; -0.507 ; bd_oe_negedge       ; bd_oe_posedge ; bd_oe_pad       ; bd_oe_pad   ; 0.500        ; 0.000      ; 1.047      ;
; 0.235  ; bd_oe_posedge       ; bd_oe_posedge ; bd_oe_pad       ; bd_oe_pad   ; 1.000        ; 0.000      ; 0.805      ;
; 0.235  ; bd_oe_negedge       ; bd_oe_negedge ; bd_oe_pad       ; bd_oe_pad   ; 1.000        ; 0.000      ; 0.805      ;
+--------+---------------------+---------------+-----------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'start_cycle_pad'                                                                                            ;
+-------+---------------------+---------------------+-----------------+-----------------+--------------+------------+------------+
; Slack ; From Node           ; To Node             ; Launch Clock    ; Latch Clock     ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------+---------------------+-----------------+-----------------+--------------+------------+------------+
; 0.235 ; start_cycle_posedge ; start_cycle_posedge ; start_cycle_pad ; start_cycle_pad ; 1.000        ; 0.000      ; 0.805      ;
; 1.035 ; start_cycle_negedge ; start_cycle_posedge ; ep93xx_end_q    ; start_cycle_pad ; 1.000        ; 1.745      ; 1.750      ;
+-------+---------------------+---------------------+-----------------+-----------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clkgencore|altpll_component|pll|clk[1]'                                                                                                                                                                                        ;
+--------+--------------------------------------------------+------------------------------------------------------+---------------------------------------------+----------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                        ; To Node                                              ; Launch Clock                                ; Latch Clock                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------+------------------------------------------------------+---------------------------------------------+----------------------------------------+--------------+------------+------------+
; -3.588 ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk      ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk          ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 3.783      ; 0.805      ;
; -3.588 ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk      ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk          ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 3.783      ; 0.805      ;
; -3.588 ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk      ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk          ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 3.783      ; 0.805      ;
; -3.588 ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk      ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk          ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 3.783      ; 0.805      ;
; -3.578 ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk      ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk          ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 3.773      ; 0.805      ;
; -3.578 ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk      ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk          ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 3.773      ; 0.805      ;
; -3.578 ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk      ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk          ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 3.773      ; 0.805      ;
; -3.578 ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk      ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk          ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 3.773      ; 0.805      ;
; -1.995 ; start_cycle_negedge                              ; start_cycle_negedge_q                                ; ep93xx_end_q                                ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 2.733      ; 1.044      ;
; -0.203 ; start_cycle_posedge                              ; start_cycle_posedge_q                                ; start_cycle_pad                             ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.971      ; 1.074      ;
; 0.092  ; bd_oe_negedge                                    ; bd_oe_negedge_q                                      ; bd_oe_pad                                   ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.969      ; 1.367      ;
; 0.106  ; ep93xx_address[1]                                ; epwbm_done                                           ; start_cycle_pad                             ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.971      ; 1.383      ;
; 0.109  ; ep93xx_address[1]                                ; epwbm_done32                                         ; start_cycle_pad                             ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.971      ; 1.386      ;
; 0.465  ; ts7300_usercore:usercore|pwm:PWM_2|pwm_out_sig   ; ts7300_usercore:usercore|dummyreg[0]                 ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 1.481      ; 2.252      ;
; 0.499  ; ep93xx_end                                       ; ep93xx_end                                           ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; epwbm_done32                                     ; epwbm_done32                                         ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; epwbm_done                                       ; epwbm_done                                           ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; ts7300_usercore:usercore|PWM_enable_D            ; ts7300_usercore:usercore|PWM_enable_D                ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; ts7300_usercore:usercore|PWM_enable_B            ; ts7300_usercore:usercore|PWM_enable_B                ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; ts7300_usercore:usercore|PWM_enable_C            ; ts7300_usercore:usercore|PWM_enable_C                ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; ts7300_usercore:usercore|PWM_enable_A            ; ts7300_usercore:usercore|PWM_enable_A                ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; epwbm_stb_o                                      ; epwbm_stb_o                                          ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; ts7300_usercore:usercore|PWM_not_reset           ; ts7300_usercore:usercore|PWM_not_reset               ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.805      ;
; 0.583  ; bd_oe_posedge                                    ; ep93xx_end                                           ; bd_oe_pad                                   ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.969      ; 1.858      ;
; 0.737  ; ts7300_usercore:usercore|dummyreg[4]             ; ep93xx_dat_latch[4]                                  ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.043      ;
; 0.741  ; wb32_bridge:epwbm_wb32m_bridgecore|datlatch[2]   ; ep93xx_dat_latch[2]                                  ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.047      ;
; 0.753  ; ts7300_usercore:usercore|pwm:PWM_1|clock_div[15] ; ts7300_usercore:usercore|pwm:PWM_1|clock_div[15]     ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.059      ;
; 0.954  ; epwbm_dat_o[4]                                   ; wb32_bridge:epwbm_wb32m_bridgecore|datlatch[4]       ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.004      ; 1.264      ;
; 0.963  ; epwbm_dat_o[6]                                   ; wb32_bridge:epwbm_wb32m_bridgecore|datlatch[6]       ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.269      ;
; 0.992  ; ep93xx_address1_q                                ; wb32_bridge:epwbm_wb32m_bridgecore|datlatch[8]       ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; -0.003     ; 1.295      ;
; 1.012  ; ts7300_usercore:usercore|pwm:PWM_4|pwm_out_sig   ; ts7300_usercore:usercore|dummyreg[2]                 ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 1.480      ; 2.798      ;
; 1.034  ; epwbm_dat_o[3]                                   ; wb32_bridge:epwbm_wb32m_bridgecore|datlatch[3]       ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.340      ;
; 1.037  ; epwbm_dat_o[2]                                   ; wb32_bridge:epwbm_wb32m_bridgecore|datlatch[2]       ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.004      ; 1.347      ;
; 1.042  ; epwbm_dat_o[13]                                  ; wb32_bridge:epwbm_wb32m_bridgecore|datlatch[13]      ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.004      ; 1.352      ;
; 1.050  ; epwbm_dat_o[10]                                  ; wb32_bridge:epwbm_wb32m_bridgecore|datlatch[10]      ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.004      ; 1.360      ;
; 1.050  ; epwbm_dat_o[9]                                   ; wb32_bridge:epwbm_wb32m_bridgecore|datlatch[9]       ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.004      ; 1.360      ;
; 1.057  ; ts7300_usercore:usercore|dio2_enable[9]          ; ts7300_usercore:usercore|dummyreg[9]                 ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.363      ;
; 1.080  ; ep93xx_end                                       ; epwbm_stb_o                                          ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.386      ;
; 1.083  ; ts7300_usercore:usercore|DUTY_CYCLEC[15]         ; ts7300_usercore:usercore|dummyreg[15]                ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.389      ;
; 1.111  ; ep93xx_end                                       ; epwbm_done                                           ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.417      ;
; 1.157  ; epwbm_dat_o[8]                                   ; wb32_bridge:epwbm_wb32m_bridgecore|datlatch[8]       ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.463      ;
; 1.167  ; ts7300_usercore:usercore|pwm:PWM_1|clock_div[0]  ; ts7300_usercore:usercore|pwm:PWM_1|clock_div[0]      ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.473      ;
; 1.175  ; ts7300_usercore:usercore|pwm:PWM_1|clock_div[1]  ; ts7300_usercore:usercore|pwm:PWM_1|clock_div[1]      ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.481      ;
; 1.176  ; ts7300_usercore:usercore|pwm:PWM_1|clock_div[2]  ; ts7300_usercore:usercore|pwm:PWM_1|clock_div[2]      ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.482      ;
; 1.176  ; ts7300_usercore:usercore|pwm:PWM_1|clock_div[9]  ; ts7300_usercore:usercore|pwm:PWM_1|clock_div[9]      ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.482      ;
; 1.177  ; ts7300_usercore:usercore|pwm:PWM_1|clock_div[4]  ; ts7300_usercore:usercore|pwm:PWM_1|clock_div[4]      ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.483      ;
; 1.177  ; ts7300_usercore:usercore|pwm:PWM_1|clock_div[7]  ; ts7300_usercore:usercore|pwm:PWM_1|clock_div[7]      ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.483      ;
; 1.177  ; ts7300_usercore:usercore|pwm:PWM_1|clock_div[11] ; ts7300_usercore:usercore|pwm:PWM_1|clock_div[11]     ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.483      ;
; 1.177  ; ts7300_usercore:usercore|pwm:PWM_1|clock_div[13] ; ts7300_usercore:usercore|pwm:PWM_1|clock_div[13]     ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.483      ;
; 1.177  ; ts7300_usercore:usercore|pwm:PWM_1|clock_div[14] ; ts7300_usercore:usercore|pwm:PWM_1|clock_div[14]     ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.483      ;
; 1.188  ; ts7300_usercore:usercore|dio2_enable[11]         ; ts7300_usercore:usercore|dummyreg[11]                ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.494      ;
; 1.196  ; ts7300_usercore:usercore|dio2_enable[12]         ; ts7300_usercore:usercore|dummyreg[12]                ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.502      ;
; 1.204  ; start_cycle_posedge_q                            ; epwbm_stb_o                                          ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.510      ;
; 1.225  ; ts7300_usercore:usercore|pwm:PWM_1|clock_div[3]  ; ts7300_usercore:usercore|pwm:PWM_1|clock_div[3]      ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.531      ;
; 1.225  ; ts7300_usercore:usercore|pwm:PWM_1|clock_div[8]  ; ts7300_usercore:usercore|pwm:PWM_1|clock_div[8]      ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.531      ;
; 1.225  ; ts7300_usercore:usercore|pwm:PWM_1|clock_div[10] ; ts7300_usercore:usercore|pwm:PWM_1|clock_div[10]     ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.531      ;
; 1.226  ; ts7300_usercore:usercore|pwm:PWM_1|clock_div[5]  ; ts7300_usercore:usercore|pwm:PWM_1|clock_div[5]      ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.532      ;
; 1.226  ; ts7300_usercore:usercore|pwm:PWM_1|clock_div[6]  ; ts7300_usercore:usercore|pwm:PWM_1|clock_div[6]      ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.532      ;
; 1.226  ; ts7300_usercore:usercore|pwm:PWM_1|clock_div[12] ; ts7300_usercore:usercore|pwm:PWM_1|clock_div[12]     ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.532      ;
; 1.294  ; ep93xx_address[4]                                ; ts7300_usercore:usercore|dummyreg[31]                ; start_cycle_pad                             ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.997      ; 2.597      ;
; 1.322  ; epwbm_done32                                     ; epwbm_done                                           ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.628      ;
; 1.387  ; ep93xx_end                                       ; ep93xx_end_q                                         ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.017      ; 1.710      ;
; 1.390  ; ep93xx_end                                       ; start_cycle_posedge_q                                ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.696      ;
; 1.392  ; ep93xx_end                                       ; bd_oe_negedge_q                                      ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.698      ;
; 1.429  ; ep93xx_end                                       ; epwbm_done32                                         ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.735      ;
; 1.433  ; epwbm_dat_o[14]                                  ; wb32_bridge:epwbm_wb32m_bridgecore|datlatch[14]      ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.004      ; 1.743      ;
; 1.455  ; epwbm_we_o                                       ; ts7300_usercore:usercore|PWM_enable_D                ; start_cycle_pad                             ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.998      ; 2.759      ;
; 1.455  ; ep93xx_address[5]                                ; ts7300_usercore:usercore|dummyreg[31]                ; start_cycle_pad                             ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.997      ; 2.758      ;
; 1.458  ; epwbm_dat_o[5]                                   ; wb32_bridge:epwbm_wb32m_bridgecore|datlatch[5]       ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; -0.009     ; 1.755      ;
; 1.459  ; epwbm_dat_o[1]                                   ; wb32_bridge:epwbm_wb32m_bridgecore|datlatch[1]       ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; -0.009     ; 1.756      ;
; 1.466  ; epwbm_dat_o[12]                                  ; wb32_bridge:epwbm_wb32m_bridgecore|datlatch[12]      ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.004      ; 1.776      ;
; 1.467  ; epwbm_dat_o[0]                                   ; wb32_bridge:epwbm_wb32m_bridgecore|datlatch[0]       ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; -0.009     ; 1.764      ;
; 1.475  ; ts7300_usercore:usercore|dummyreg[1]             ; ep93xx_dat_latch[1]                                  ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; -0.024     ; 1.757      ;
; 1.485  ; ts7300_usercore:usercore|DUTY_CYCLEC[14]         ; ts7300_usercore:usercore|dummyreg[14]                ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.791      ;
; 1.490  ; ts7300_usercore:usercore|dummyreg[5]             ; ep93xx_dat_latch[5]                                  ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; -0.029     ; 1.767      ;
; 1.491  ; ts7300_usercore:usercore|DUTY_CYCLEC[7]          ; ts7300_usercore:usercore|dummyreg[7]                 ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.797      ;
; 1.494  ; epwbm_dat_o[15]                                  ; wb32_bridge:epwbm_wb32m_bridgecore|datlatch[15]      ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.004      ; 1.804      ;
; 1.499  ; ts7300_usercore:usercore|dummyreg[6]             ; ep93xx_dat_latch[6]                                  ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; -0.029     ; 1.776      ;
; 1.504  ; epwbm_we_o                                       ; wb32_bridge:epwbm_wb32m_bridgecore|datlatch[8]       ; start_cycle_pad                             ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.968      ; 2.778      ;
; 1.506  ; ts7300_usercore:usercore|vga_enable[3]           ; ts7300_usercore:usercore|dummyreg[3]                 ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; -0.001     ; 1.811      ;
; 1.508  ; ts7300_usercore:usercore|dummyreg[10]            ; ep93xx_dat_latch[10]                                 ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; -0.029     ; 1.785      ;
; 1.512  ; epwbm_we_o                                       ; ts7300_usercore:usercore|PWM_enable_A                ; start_cycle_pad                             ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 1.015      ; 2.833      ;
; 1.516  ; epwbm_dat_o[7]                                   ; wb32_bridge:epwbm_wb32m_bridgecore|datlatch[7]       ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.004      ; 1.826      ;
; 1.529  ; epwbm_dat_o[11]                                  ; wb32_bridge:epwbm_wb32m_bridgecore|datlatch[11]      ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; -0.009     ; 1.826      ;
; 1.550  ; ts7300_usercore:usercore|DUTY_CYCLEB[2]          ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[2] ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.004      ; 1.860      ;
; 1.554  ; ts7300_usercore:usercore|DUTY_CYCLEB[1]          ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[1] ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.004      ; 1.864      ;
; 1.558  ; ep93xx_address[4]                                ; ts7300_usercore:usercore|PWM_enable_C                ; start_cycle_pad                             ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.996      ; 2.860      ;
; 1.562  ; ts7300_usercore:usercore|DUTY_CYCLEB[3]          ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[3] ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.004      ; 1.872      ;
; 1.565  ; ts7300_usercore:usercore|DUTY_CYCLEB[7]          ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[7] ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.004      ; 1.875      ;
; 1.611  ; wb32_bridge:epwbm_wb32m_bridgecore|datlatch[10]  ; ts7300_usercore:usercore|vga_enable[10]              ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.030      ; 1.947      ;
; 1.616  ; wb32_bridge:epwbm_wb32m_bridgecore|datlatch[13]  ; ts7300_usercore:usercore|DUTY_CYCLEA[13]             ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.013      ; 1.935      ;
; 1.630  ; wb32_bridge:epwbm_wb32m_bridgecore|datlatch[5]   ; ts7300_usercore:usercore|vga_enable[5]               ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.030      ; 1.966      ;
; 1.641  ; wb32_bridge:epwbm_wb32m_bridgecore|datlatch[0]   ; ts7300_usercore:usercore|dio2_enable[0]              ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.030      ; 1.977      ;
; 1.645  ; ts7300_usercore:usercore|pwm:PWM_1|clock_div[0]  ; ts7300_usercore:usercore|pwm:PWM_1|clock_div[1]      ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.951      ;
; 1.652  ; ts7300_usercore:usercore|dummyreg[14]            ; ep93xx_dat_latch[14]                                 ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; -0.033     ; 1.925      ;
; 1.654  ; ts7300_usercore:usercore|pwm:PWM_1|clock_div[1]  ; ts7300_usercore:usercore|pwm:PWM_1|clock_div[2]      ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.960      ;
; 1.655  ; ts7300_usercore:usercore|pwm:PWM_1|clock_div[2]  ; ts7300_usercore:usercore|pwm:PWM_1|clock_div[3]      ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.961      ;
; 1.655  ; ts7300_usercore:usercore|pwm:PWM_1|clock_div[9]  ; ts7300_usercore:usercore|pwm:PWM_1|clock_div[10]     ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.961      ;
; 1.656  ; ts7300_usercore:usercore|pwm:PWM_1|clock_div[14] ; ts7300_usercore:usercore|pwm:PWM_1|clock_div[15]     ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.962      ;
; 1.656  ; ts7300_usercore:usercore|pwm:PWM_1|clock_div[13] ; ts7300_usercore:usercore|pwm:PWM_1|clock_div[14]     ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.962      ;
+--------+--------------------------------------------------+------------------------------------------------------+---------------------------------------------+----------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'start_cycle_pad'                                                                                              ;
+--------+---------------------+---------------------+-----------------+-----------------+--------------+------------+------------+
; Slack  ; From Node           ; To Node             ; Launch Clock    ; Latch Clock     ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------+---------------------+-----------------+-----------------+--------------+------------+------------+
; -0.301 ; start_cycle_negedge ; start_cycle_posedge ; ep93xx_end_q    ; start_cycle_pad ; 0.000        ; 1.745      ; 1.750      ;
; 0.499  ; start_cycle_posedge ; start_cycle_posedge ; start_cycle_pad ; start_cycle_pad ; 0.000        ; 0.000      ; 0.805      ;
+--------+---------------------+---------------------+-----------------+-----------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'bd_oe_pad'                                                                                         ;
+-------+---------------------+---------------+-----------------+-------------+--------------+------------+------------+
; Slack ; From Node           ; To Node       ; Launch Clock    ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------+---------------+-----------------+-------------+--------------+------------+------------+
; 0.499 ; bd_oe_posedge       ; bd_oe_posedge ; bd_oe_pad       ; bd_oe_pad   ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; bd_oe_negedge       ; bd_oe_negedge ; bd_oe_pad       ; bd_oe_pad   ; 0.000        ; 0.000      ; 0.805      ;
; 1.241 ; bd_oe_negedge       ; bd_oe_posedge ; bd_oe_pad       ; bd_oe_pad   ; -0.500       ; 0.000      ; 1.047      ;
; 1.553 ; start_cycle_posedge ; bd_oe_negedge ; start_cycle_pad ; bd_oe_pad   ; -0.500       ; 0.002      ; 1.361      ;
+-------+---------------------+---------------+-----------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'ts7300_usercore:usercore|pwm:PWM_1|slow_clk'                                                                                                                                                                                     ;
+-------+------------------------------------------------------+------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                            ; To Node                                        ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------+------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 0.499 ; ts7300_usercore:usercore|pwm:PWM_1|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[0]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; 0.000      ; 0.805      ;
; 0.763 ; ts7300_usercore:usercore|pwm:PWM_1|counter[7]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; 0.000      ; 1.069      ;
; 1.170 ; ts7300_usercore:usercore|pwm:PWM_1|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[2]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; 0.000      ; 1.476      ;
; 1.173 ; ts7300_usercore:usercore|pwm:PWM_1|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[1]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; 0.000      ; 1.479      ;
; 1.176 ; ts7300_usercore:usercore|pwm:PWM_1|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[3]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; 0.000      ; 1.482      ;
; 1.181 ; ts7300_usercore:usercore|pwm:PWM_1|counter[5]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; 0.000      ; 1.487      ;
; 1.234 ; ts7300_usercore:usercore|pwm:PWM_1|counter[4]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[4]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; 0.000      ; 1.540      ;
; 1.235 ; ts7300_usercore:usercore|pwm:PWM_1|counter[6]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; 0.000      ; 1.541      ;
; 1.445 ; ts7300_usercore:usercore|pwm:PWM_1|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[1]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; 0.000      ; 1.751      ;
; 1.554 ; ts7300_usercore:usercore|pwm:PWM_1|counter[7]        ; ts7300_usercore:usercore|pwm:PWM_1|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; -0.001     ; 1.859      ;
; 1.649 ; ts7300_usercore:usercore|pwm:PWM_1|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[3]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; 0.000      ; 1.955      ;
; 1.651 ; ts7300_usercore:usercore|pwm:PWM_1|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[2]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; 0.000      ; 1.957      ;
; 1.655 ; ts7300_usercore:usercore|pwm:PWM_1|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[4]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; 0.000      ; 1.961      ;
; 1.660 ; ts7300_usercore:usercore|pwm:PWM_1|counter[5]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; 0.000      ; 1.966      ;
; 1.714 ; ts7300_usercore:usercore|pwm:PWM_1|counter[4]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; 0.000      ; 2.020      ;
; 1.715 ; ts7300_usercore:usercore|pwm:PWM_1|counter[6]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; 0.000      ; 2.021      ;
; 1.735 ; ts7300_usercore:usercore|pwm:PWM_1|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[4]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; 0.000      ; 2.041      ;
; 1.737 ; ts7300_usercore:usercore|pwm:PWM_1|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[3]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; 0.000      ; 2.043      ;
; 1.741 ; ts7300_usercore:usercore|pwm:PWM_1|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; 0.000      ; 2.047      ;
; 1.746 ; ts7300_usercore:usercore|pwm:PWM_1|counter[5]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; 0.000      ; 2.052      ;
; 1.800 ; ts7300_usercore:usercore|pwm:PWM_1|counter[4]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; 0.000      ; 2.106      ;
; 1.821 ; ts7300_usercore:usercore|pwm:PWM_1|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; 0.000      ; 2.127      ;
; 1.823 ; ts7300_usercore:usercore|pwm:PWM_1|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[4]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; 0.000      ; 2.129      ;
; 1.827 ; ts7300_usercore:usercore|pwm:PWM_1|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; 0.000      ; 2.133      ;
; 1.886 ; ts7300_usercore:usercore|pwm:PWM_1|counter[4]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; 0.000      ; 2.192      ;
; 1.907 ; ts7300_usercore:usercore|pwm:PWM_1|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; 0.000      ; 2.213      ;
; 1.909 ; ts7300_usercore:usercore|pwm:PWM_1|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; 0.000      ; 2.215      ;
; 1.913 ; ts7300_usercore:usercore|pwm:PWM_1|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; 0.000      ; 2.219      ;
; 1.922 ; ts7300_usercore:usercore|pwm:PWM_1|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[2]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; 0.000      ; 2.228      ;
; 1.993 ; ts7300_usercore:usercore|pwm:PWM_1|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; 0.000      ; 2.299      ;
; 1.995 ; ts7300_usercore:usercore|pwm:PWM_1|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; 0.000      ; 2.301      ;
; 2.008 ; ts7300_usercore:usercore|pwm:PWM_1|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[3]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; 0.000      ; 2.314      ;
; 2.081 ; ts7300_usercore:usercore|pwm:PWM_1|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; 0.000      ; 2.387      ;
; 2.094 ; ts7300_usercore:usercore|pwm:PWM_1|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[4]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; 0.000      ; 2.400      ;
; 2.180 ; ts7300_usercore:usercore|pwm:PWM_1|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; 0.000      ; 2.486      ;
; 2.266 ; ts7300_usercore:usercore|pwm:PWM_1|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; 0.000      ; 2.572      ;
; 2.352 ; ts7300_usercore:usercore|pwm:PWM_1|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; 0.000      ; 2.658      ;
; 2.508 ; ts7300_usercore:usercore|pwm:PWM_1|counter[6]        ; ts7300_usercore:usercore|pwm:PWM_1|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; -0.001     ; 2.813      ;
; 2.681 ; ts7300_usercore:usercore|pwm:PWM_1|counter[4]        ; ts7300_usercore:usercore|pwm:PWM_1|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; -0.001     ; 2.986      ;
; 2.708 ; ts7300_usercore:usercore|pwm:PWM_1|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_1|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; -0.001     ; 3.013      ;
; 2.790 ; ts7300_usercore:usercore|pwm:PWM_1|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_1|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; -0.001     ; 3.095      ;
; 2.870 ; ts7300_usercore:usercore|pwm:PWM_1|counter[5]        ; ts7300_usercore:usercore|pwm:PWM_1|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; -0.001     ; 3.175      ;
; 2.969 ; ts7300_usercore:usercore|pwm:PWM_1|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_1|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; -0.001     ; 3.274      ;
; 3.070 ; ts7300_usercore:usercore|pwm:PWM_1|duty_cycle_reg[7] ; ts7300_usercore:usercore|pwm:PWM_1|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; -1.111     ; 2.265      ;
; 3.108 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_1|counter[0]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; -1.132     ; 2.282      ;
; 3.108 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_1|counter[1]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; -1.132     ; 2.282      ;
; 3.108 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_1|counter[2]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; -1.132     ; 2.282      ;
; 3.108 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_1|counter[3]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; -1.132     ; 2.282      ;
; 3.108 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_1|counter[4]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; -1.132     ; 2.282      ;
; 3.108 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_1|counter[5]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; -1.132     ; 2.282      ;
; 3.108 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_1|counter[6]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; -1.132     ; 2.282      ;
; 3.108 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_1|counter[7]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; -1.132     ; 2.282      ;
; 3.156 ; ts7300_usercore:usercore|PWM_enable_A                ; ts7300_usercore:usercore|pwm:PWM_1|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; -1.150     ; 2.312      ;
; 3.225 ; ts7300_usercore:usercore|pwm:PWM_1|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_1|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; -0.001     ; 3.530      ;
; 3.548 ; ts7300_usercore:usercore|pwm:PWM_1|duty_cycle_reg[6] ; ts7300_usercore:usercore|pwm:PWM_1|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; -1.111     ; 2.743      ;
; 3.634 ; ts7300_usercore:usercore|pwm:PWM_1|duty_cycle_reg[5] ; ts7300_usercore:usercore|pwm:PWM_1|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; -1.111     ; 2.829      ;
; 3.937 ; ts7300_usercore:usercore|pwm:PWM_1|duty_cycle_reg[2] ; ts7300_usercore:usercore|pwm:PWM_1|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; -1.111     ; 3.132      ;
; 3.977 ; ts7300_usercore:usercore|pwm:PWM_1|duty_cycle_reg[1] ; ts7300_usercore:usercore|pwm:PWM_1|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; -1.111     ; 3.172      ;
; 4.008 ; ts7300_usercore:usercore|pwm:PWM_1|duty_cycle_reg[4] ; ts7300_usercore:usercore|pwm:PWM_1|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; -1.111     ; 3.203      ;
; 4.108 ; ts7300_usercore:usercore|pwm:PWM_1|duty_cycle_reg[0] ; ts7300_usercore:usercore|pwm:PWM_1|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; -1.111     ; 3.303      ;
; 4.155 ; ts7300_usercore:usercore|pwm:PWM_1|duty_cycle_reg[3] ; ts7300_usercore:usercore|pwm:PWM_1|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; -1.111     ; 3.350      ;
+-------+------------------------------------------------------+------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'ts7300_usercore:usercore|pwm:PWM_2|slow_clk'                                                                                                                                                                                     ;
+-------+------------------------------------------------------+------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                            ; To Node                                        ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------+------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 0.499 ; ts7300_usercore:usercore|pwm:PWM_2|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[0]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; 0.000      ; 0.805      ;
; 0.753 ; ts7300_usercore:usercore|pwm:PWM_2|counter[7]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; 0.000      ; 1.059      ;
; 1.167 ; ts7300_usercore:usercore|pwm:PWM_2|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[1]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; 0.000      ; 1.473      ;
; 1.171 ; ts7300_usercore:usercore|pwm:PWM_2|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[2]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; 0.000      ; 1.477      ;
; 1.172 ; ts7300_usercore:usercore|pwm:PWM_2|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[3]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; 0.000      ; 1.478      ;
; 1.172 ; ts7300_usercore:usercore|pwm:PWM_2|counter[5]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; 0.000      ; 1.478      ;
; 1.226 ; ts7300_usercore:usercore|pwm:PWM_2|counter[4]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[4]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; 0.000      ; 1.532      ;
; 1.226 ; ts7300_usercore:usercore|pwm:PWM_2|counter[6]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; 0.000      ; 1.532      ;
; 1.453 ; ts7300_usercore:usercore|pwm:PWM_2|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[1]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; 0.000      ; 1.759      ;
; 1.645 ; ts7300_usercore:usercore|pwm:PWM_2|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[2]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; 0.000      ; 1.951      ;
; 1.650 ; ts7300_usercore:usercore|pwm:PWM_2|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[3]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; 0.000      ; 1.956      ;
; 1.651 ; ts7300_usercore:usercore|pwm:PWM_2|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[4]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; 0.000      ; 1.957      ;
; 1.651 ; ts7300_usercore:usercore|pwm:PWM_2|counter[5]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; 0.000      ; 1.957      ;
; 1.706 ; ts7300_usercore:usercore|pwm:PWM_2|counter[6]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; 0.000      ; 2.012      ;
; 1.706 ; ts7300_usercore:usercore|pwm:PWM_2|counter[4]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; 0.000      ; 2.012      ;
; 1.731 ; ts7300_usercore:usercore|pwm:PWM_2|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[3]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; 0.000      ; 2.037      ;
; 1.736 ; ts7300_usercore:usercore|pwm:PWM_2|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[4]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; 0.000      ; 2.042      ;
; 1.737 ; ts7300_usercore:usercore|pwm:PWM_2|counter[5]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; 0.000      ; 2.043      ;
; 1.737 ; ts7300_usercore:usercore|pwm:PWM_2|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; 0.000      ; 2.043      ;
; 1.792 ; ts7300_usercore:usercore|pwm:PWM_2|counter[4]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; 0.000      ; 2.098      ;
; 1.817 ; ts7300_usercore:usercore|pwm:PWM_2|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[4]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; 0.000      ; 2.123      ;
; 1.822 ; ts7300_usercore:usercore|pwm:PWM_2|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; 0.000      ; 2.128      ;
; 1.823 ; ts7300_usercore:usercore|pwm:PWM_2|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; 0.000      ; 2.129      ;
; 1.878 ; ts7300_usercore:usercore|pwm:PWM_2|counter[4]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; 0.000      ; 2.184      ;
; 1.903 ; ts7300_usercore:usercore|pwm:PWM_2|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; 0.000      ; 2.209      ;
; 1.908 ; ts7300_usercore:usercore|pwm:PWM_2|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; 0.000      ; 2.214      ;
; 1.909 ; ts7300_usercore:usercore|pwm:PWM_2|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; 0.000      ; 2.215      ;
; 1.930 ; ts7300_usercore:usercore|pwm:PWM_2|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[2]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; 0.000      ; 2.236      ;
; 1.989 ; ts7300_usercore:usercore|pwm:PWM_2|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; 0.000      ; 2.295      ;
; 1.994 ; ts7300_usercore:usercore|pwm:PWM_2|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; 0.000      ; 2.300      ;
; 2.016 ; ts7300_usercore:usercore|pwm:PWM_2|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[3]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; 0.000      ; 2.322      ;
; 2.050 ; ts7300_usercore:usercore|pwm:PWM_2|counter[7]        ; ts7300_usercore:usercore|pwm:PWM_2|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; 0.001      ; 2.357      ;
; 2.075 ; ts7300_usercore:usercore|pwm:PWM_2|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; 0.000      ; 2.381      ;
; 2.102 ; ts7300_usercore:usercore|pwm:PWM_2|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[4]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; 0.000      ; 2.408      ;
; 2.188 ; ts7300_usercore:usercore|pwm:PWM_2|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; 0.000      ; 2.494      ;
; 2.274 ; ts7300_usercore:usercore|pwm:PWM_2|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; 0.000      ; 2.580      ;
; 2.360 ; ts7300_usercore:usercore|pwm:PWM_2|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; 0.000      ; 2.666      ;
; 2.555 ; ts7300_usercore:usercore|PWM_enable_B                ; ts7300_usercore:usercore|pwm:PWM_2|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; -1.481     ; 1.380      ;
; 2.569 ; ts7300_usercore:usercore|pwm:PWM_2|counter[6]        ; ts7300_usercore:usercore|pwm:PWM_2|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; 0.001      ; 2.876      ;
; 2.657 ; ts7300_usercore:usercore|pwm:PWM_2|counter[5]        ; ts7300_usercore:usercore|pwm:PWM_2|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; 0.001      ; 2.964      ;
; 2.775 ; ts7300_usercore:usercore|pwm:PWM_2|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_2|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; 0.001      ; 3.082      ;
; 2.917 ; ts7300_usercore:usercore|pwm:PWM_2|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_2|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; 0.001      ; 3.224      ;
; 2.978 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_2|counter[0]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; -1.482     ; 1.802      ;
; 2.978 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_2|counter[1]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; -1.482     ; 1.802      ;
; 2.978 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_2|counter[2]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; -1.482     ; 1.802      ;
; 2.978 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_2|counter[3]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; -1.482     ; 1.802      ;
; 2.978 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_2|counter[4]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; -1.482     ; 1.802      ;
; 2.978 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_2|counter[5]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; -1.482     ; 1.802      ;
; 2.978 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_2|counter[6]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; -1.482     ; 1.802      ;
; 2.978 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_2|counter[7]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; -1.482     ; 1.802      ;
; 2.990 ; ts7300_usercore:usercore|pwm:PWM_2|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_2|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; 0.001      ; 3.297      ;
; 3.009 ; ts7300_usercore:usercore|pwm:PWM_2|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_2|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; 0.001      ; 3.316      ;
; 3.115 ; ts7300_usercore:usercore|pwm:PWM_2|counter[4]        ; ts7300_usercore:usercore|pwm:PWM_2|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; 0.001      ; 3.422      ;
; 3.510 ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[7] ; ts7300_usercore:usercore|pwm:PWM_2|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; -1.481     ; 2.335      ;
; 3.780 ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[5] ; ts7300_usercore:usercore|pwm:PWM_2|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; -1.481     ; 2.605      ;
; 3.862 ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[4] ; ts7300_usercore:usercore|pwm:PWM_2|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; -1.481     ; 2.687      ;
; 4.040 ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[6] ; ts7300_usercore:usercore|pwm:PWM_2|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; -1.481     ; 2.865      ;
; 4.382 ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[2] ; ts7300_usercore:usercore|pwm:PWM_2|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; -1.481     ; 3.207      ;
; 4.470 ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[1] ; ts7300_usercore:usercore|pwm:PWM_2|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; -1.481     ; 3.295      ;
; 4.519 ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[0] ; ts7300_usercore:usercore|pwm:PWM_2|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; -1.481     ; 3.344      ;
; 4.689 ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[3] ; ts7300_usercore:usercore|pwm:PWM_2|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; -1.481     ; 3.514      ;
+-------+------------------------------------------------------+------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'ts7300_usercore:usercore|pwm:PWM_4|slow_clk'                                                                                                                                                                                     ;
+-------+------------------------------------------------------+------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                            ; To Node                                        ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------+------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 0.499 ; ts7300_usercore:usercore|pwm:PWM_4|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[0]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; 0.000      ; 0.805      ;
; 1.171 ; ts7300_usercore:usercore|pwm:PWM_4|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[1]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; 0.000      ; 1.477      ;
; 1.182 ; ts7300_usercore:usercore|pwm:PWM_4|counter[4]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[4]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; 0.000      ; 1.488      ;
; 1.183 ; ts7300_usercore:usercore|pwm:PWM_4|counter[7]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; 0.000      ; 1.489      ;
; 1.185 ; ts7300_usercore:usercore|pwm:PWM_4|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[2]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; 0.000      ; 1.491      ;
; 1.229 ; ts7300_usercore:usercore|pwm:PWM_4|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[3]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; 0.000      ; 1.535      ;
; 1.230 ; ts7300_usercore:usercore|pwm:PWM_4|counter[6]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; 0.000      ; 1.536      ;
; 1.234 ; ts7300_usercore:usercore|pwm:PWM_4|counter[5]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; 0.000      ; 1.540      ;
; 1.560 ; ts7300_usercore:usercore|pwm:PWM_4|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[1]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; 0.000      ; 1.866      ;
; 1.649 ; ts7300_usercore:usercore|pwm:PWM_4|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[2]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; 0.000      ; 1.955      ;
; 1.661 ; ts7300_usercore:usercore|pwm:PWM_4|counter[4]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; 0.000      ; 1.967      ;
; 1.664 ; ts7300_usercore:usercore|pwm:PWM_4|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[3]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; 0.000      ; 1.970      ;
; 1.709 ; ts7300_usercore:usercore|pwm:PWM_4|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[4]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; 0.000      ; 2.015      ;
; 1.710 ; ts7300_usercore:usercore|pwm:PWM_4|counter[6]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; 0.000      ; 2.016      ;
; 1.714 ; ts7300_usercore:usercore|pwm:PWM_4|counter[5]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; 0.000      ; 2.020      ;
; 1.735 ; ts7300_usercore:usercore|pwm:PWM_4|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[3]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; 0.000      ; 2.041      ;
; 1.747 ; ts7300_usercore:usercore|pwm:PWM_4|counter[4]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; 0.000      ; 2.053      ;
; 1.750 ; ts7300_usercore:usercore|pwm:PWM_4|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[4]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; 0.000      ; 2.056      ;
; 1.795 ; ts7300_usercore:usercore|pwm:PWM_4|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; 0.000      ; 2.101      ;
; 1.800 ; ts7300_usercore:usercore|pwm:PWM_4|counter[5]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; 0.000      ; 2.106      ;
; 1.821 ; ts7300_usercore:usercore|pwm:PWM_4|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[4]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; 0.000      ; 2.127      ;
; 1.833 ; ts7300_usercore:usercore|pwm:PWM_4|counter[4]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; 0.000      ; 2.139      ;
; 1.836 ; ts7300_usercore:usercore|pwm:PWM_4|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; 0.000      ; 2.142      ;
; 1.881 ; ts7300_usercore:usercore|pwm:PWM_4|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; 0.000      ; 2.187      ;
; 1.907 ; ts7300_usercore:usercore|pwm:PWM_4|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; 0.000      ; 2.213      ;
; 1.922 ; ts7300_usercore:usercore|pwm:PWM_4|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; 0.000      ; 2.228      ;
; 1.967 ; ts7300_usercore:usercore|pwm:PWM_4|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; 0.000      ; 2.273      ;
; 1.993 ; ts7300_usercore:usercore|pwm:PWM_4|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; 0.000      ; 2.299      ;
; 2.008 ; ts7300_usercore:usercore|pwm:PWM_4|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; 0.000      ; 2.314      ;
; 2.037 ; ts7300_usercore:usercore|pwm:PWM_4|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[2]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; 0.000      ; 2.343      ;
; 2.079 ; ts7300_usercore:usercore|pwm:PWM_4|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; 0.000      ; 2.385      ;
; 2.123 ; ts7300_usercore:usercore|pwm:PWM_4|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[3]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; 0.000      ; 2.429      ;
; 2.209 ; ts7300_usercore:usercore|pwm:PWM_4|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[4]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; 0.000      ; 2.515      ;
; 2.295 ; ts7300_usercore:usercore|pwm:PWM_4|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; 0.000      ; 2.601      ;
; 2.381 ; ts7300_usercore:usercore|pwm:PWM_4|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; 0.000      ; 2.687      ;
; 2.467 ; ts7300_usercore:usercore|pwm:PWM_4|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; 0.000      ; 2.773      ;
; 2.528 ; ts7300_usercore:usercore|PWM_enable_D                ; ts7300_usercore:usercore|pwm:PWM_4|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; -1.468     ; 1.366      ;
; 2.706 ; ts7300_usercore:usercore|pwm:PWM_4|counter[7]        ; ts7300_usercore:usercore|pwm:PWM_4|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; 0.013      ; 3.025      ;
; 2.967 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_4|counter[0]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; -1.481     ; 1.792      ;
; 2.967 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_4|counter[1]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; -1.481     ; 1.792      ;
; 2.967 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_4|counter[2]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; -1.481     ; 1.792      ;
; 2.967 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_4|counter[3]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; -1.481     ; 1.792      ;
; 2.967 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_4|counter[4]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; -1.481     ; 1.792      ;
; 2.967 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_4|counter[5]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; -1.481     ; 1.792      ;
; 2.967 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_4|counter[6]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; -1.481     ; 1.792      ;
; 2.967 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_4|counter[7]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; -1.481     ; 1.792      ;
; 3.269 ; ts7300_usercore:usercore|pwm:PWM_4|counter[6]        ; ts7300_usercore:usercore|pwm:PWM_4|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; 0.013      ; 3.588      ;
; 3.393 ; ts7300_usercore:usercore|pwm:PWM_4|counter[4]        ; ts7300_usercore:usercore|pwm:PWM_4|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; 0.013      ; 3.712      ;
; 3.528 ; ts7300_usercore:usercore|pwm:PWM_4|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_4|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; 0.013      ; 3.847      ;
; 3.632 ; ts7300_usercore:usercore|pwm:PWM_4|counter[5]        ; ts7300_usercore:usercore|pwm:PWM_4|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; 0.013      ; 3.951      ;
; 3.643 ; ts7300_usercore:usercore|pwm:PWM_4|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_4|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; 0.013      ; 3.962      ;
; 3.787 ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[7] ; ts7300_usercore:usercore|pwm:PWM_4|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; -1.468     ; 2.625      ;
; 3.931 ; ts7300_usercore:usercore|pwm:PWM_4|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_4|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; 0.013      ; 4.250      ;
; 4.115 ; ts7300_usercore:usercore|pwm:PWM_4|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_4|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; 0.013      ; 4.434      ;
; 4.689 ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[6] ; ts7300_usercore:usercore|pwm:PWM_4|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; -1.468     ; 3.527      ;
; 4.952 ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[3] ; ts7300_usercore:usercore|pwm:PWM_4|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; -1.468     ; 3.790      ;
; 5.135 ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[5] ; ts7300_usercore:usercore|pwm:PWM_4|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; -1.468     ; 3.973      ;
; 5.222 ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[4] ; ts7300_usercore:usercore|pwm:PWM_4|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; -1.468     ; 4.060      ;
; 5.360 ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[2] ; ts7300_usercore:usercore|pwm:PWM_4|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; -1.468     ; 4.198      ;
; 5.501 ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[1] ; ts7300_usercore:usercore|pwm:PWM_4|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; -1.468     ; 4.339      ;
; 5.505 ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[0] ; ts7300_usercore:usercore|pwm:PWM_4|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; -1.468     ; 4.343      ;
+-------+------------------------------------------------------+------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'ts7300_usercore:usercore|pwm:PWM_3|slow_clk'                                                                                                                                                                                     ;
+-------+------------------------------------------------------+------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                            ; To Node                                        ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------+------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 0.753 ; ts7300_usercore:usercore|pwm:PWM_3|counter[7]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; 0.000      ; 1.059      ;
; 1.176 ; ts7300_usercore:usercore|pwm:PWM_3|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[2]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; 0.000      ; 1.482      ;
; 1.176 ; ts7300_usercore:usercore|pwm:PWM_3|counter[4]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[4]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; 0.000      ; 1.482      ;
; 1.177 ; ts7300_usercore:usercore|pwm:PWM_3|counter[6]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; 0.000      ; 1.483      ;
; 1.179 ; ts7300_usercore:usercore|pwm:PWM_3|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[1]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; 0.000      ; 1.485      ;
; 1.233 ; ts7300_usercore:usercore|pwm:PWM_3|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[3]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; 0.000      ; 1.539      ;
; 1.234 ; ts7300_usercore:usercore|pwm:PWM_3|counter[5]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; 0.000      ; 1.540      ;
; 1.235 ; ts7300_usercore:usercore|pwm:PWM_3|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[1]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; 0.000      ; 1.541      ;
; 1.655 ; ts7300_usercore:usercore|pwm:PWM_3|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[3]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; 0.000      ; 1.961      ;
; 1.655 ; ts7300_usercore:usercore|pwm:PWM_3|counter[4]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; 0.000      ; 1.961      ;
; 1.656 ; ts7300_usercore:usercore|pwm:PWM_3|counter[6]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; 0.000      ; 1.962      ;
; 1.657 ; ts7300_usercore:usercore|pwm:PWM_3|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[2]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; 0.000      ; 1.963      ;
; 1.712 ; ts7300_usercore:usercore|pwm:PWM_3|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[2]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; 0.000      ; 2.018      ;
; 1.713 ; ts7300_usercore:usercore|pwm:PWM_3|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[4]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; 0.000      ; 2.019      ;
; 1.714 ; ts7300_usercore:usercore|pwm:PWM_3|counter[5]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; 0.000      ; 2.020      ;
; 1.741 ; ts7300_usercore:usercore|pwm:PWM_3|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[4]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; 0.000      ; 2.047      ;
; 1.741 ; ts7300_usercore:usercore|pwm:PWM_3|counter[4]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; 0.000      ; 2.047      ;
; 1.743 ; ts7300_usercore:usercore|pwm:PWM_3|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[3]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; 0.000      ; 2.049      ;
; 1.798 ; ts7300_usercore:usercore|pwm:PWM_3|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[3]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; 0.000      ; 2.104      ;
; 1.799 ; ts7300_usercore:usercore|pwm:PWM_3|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; 0.000      ; 2.105      ;
; 1.800 ; ts7300_usercore:usercore|pwm:PWM_3|counter[5]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; 0.000      ; 2.106      ;
; 1.827 ; ts7300_usercore:usercore|pwm:PWM_3|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; 0.000      ; 2.133      ;
; 1.827 ; ts7300_usercore:usercore|pwm:PWM_3|counter[4]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; 0.000      ; 2.133      ;
; 1.829 ; ts7300_usercore:usercore|pwm:PWM_3|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[4]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; 0.000      ; 2.135      ;
; 1.884 ; ts7300_usercore:usercore|pwm:PWM_3|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[4]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; 0.000      ; 2.190      ;
; 1.885 ; ts7300_usercore:usercore|pwm:PWM_3|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; 0.000      ; 2.191      ;
; 1.913 ; ts7300_usercore:usercore|pwm:PWM_3|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; 0.000      ; 2.219      ;
; 1.915 ; ts7300_usercore:usercore|pwm:PWM_3|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; 0.000      ; 2.221      ;
; 1.970 ; ts7300_usercore:usercore|pwm:PWM_3|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; 0.000      ; 2.276      ;
; 1.971 ; ts7300_usercore:usercore|pwm:PWM_3|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; 0.000      ; 2.277      ;
; 1.973 ; ts7300_usercore:usercore|pwm:PWM_3|counter[7]        ; ts7300_usercore:usercore|pwm:PWM_3|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; 0.000      ; 2.279      ;
; 1.999 ; ts7300_usercore:usercore|pwm:PWM_3|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; 0.000      ; 2.305      ;
; 2.001 ; ts7300_usercore:usercore|pwm:PWM_3|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; 0.000      ; 2.307      ;
; 2.056 ; ts7300_usercore:usercore|pwm:PWM_3|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; 0.000      ; 2.362      ;
; 2.074 ; ts7300_usercore:usercore|pwm:PWM_3|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[0]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; 0.000      ; 2.380      ;
; 2.087 ; ts7300_usercore:usercore|pwm:PWM_3|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; 0.000      ; 2.393      ;
; 2.142 ; ts7300_usercore:usercore|pwm:PWM_3|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; 0.000      ; 2.448      ;
; 2.485 ; ts7300_usercore:usercore|pwm:PWM_3|counter[6]        ; ts7300_usercore:usercore|pwm:PWM_3|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; 0.000      ; 2.791      ;
; 2.631 ; ts7300_usercore:usercore|pwm:PWM_3|counter[5]        ; ts7300_usercore:usercore|pwm:PWM_3|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; 0.000      ; 2.937      ;
; 2.658 ; ts7300_usercore:usercore|pwm:PWM_3|counter[4]        ; ts7300_usercore:usercore|pwm:PWM_3|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; 0.000      ; 2.964      ;
; 2.804 ; ts7300_usercore:usercore|pwm:PWM_3|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_3|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; 0.000      ; 3.110      ;
; 2.831 ; ts7300_usercore:usercore|pwm:PWM_3|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_3|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; 0.000      ; 3.137      ;
; 2.977 ; ts7300_usercore:usercore|pwm:PWM_3|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_3|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; 0.000      ; 3.283      ;
; 2.998 ; ts7300_usercore:usercore|pwm:PWM_3|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_3|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; 0.000      ; 3.304      ;
; 3.113 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_3|counter[0]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; -1.098     ; 2.321      ;
; 3.113 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_3|counter[1]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; -1.098     ; 2.321      ;
; 3.113 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_3|counter[2]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; -1.098     ; 2.321      ;
; 3.113 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_3|counter[3]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; -1.098     ; 2.321      ;
; 3.113 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_3|counter[4]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; -1.098     ; 2.321      ;
; 3.113 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_3|counter[5]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; -1.098     ; 2.321      ;
; 3.113 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_3|counter[6]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; -1.098     ; 2.321      ;
; 3.113 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_3|counter[7]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; -1.098     ; 2.321      ;
; 3.118 ; ts7300_usercore:usercore|PWM_enable_C                ; ts7300_usercore:usercore|pwm:PWM_3|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; -1.115     ; 2.309      ;
; 3.606 ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[7] ; ts7300_usercore:usercore|pwm:PWM_3|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; -1.098     ; 2.814      ;
; 4.367 ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[6] ; ts7300_usercore:usercore|pwm:PWM_3|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; -1.098     ; 3.575      ;
; 4.367 ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[5] ; ts7300_usercore:usercore|pwm:PWM_3|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; -1.098     ; 3.575      ;
; 4.510 ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[4] ; ts7300_usercore:usercore|pwm:PWM_3|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; -1.098     ; 3.718      ;
; 4.569 ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[3] ; ts7300_usercore:usercore|pwm:PWM_3|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; -1.098     ; 3.777      ;
; 4.716 ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[2] ; ts7300_usercore:usercore|pwm:PWM_3|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; -1.098     ; 3.924      ;
; 4.852 ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[0] ; ts7300_usercore:usercore|pwm:PWM_3|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; -1.098     ; 4.060      ;
; 4.919 ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[1] ; ts7300_usercore:usercore|pwm:PWM_3|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; -1.098     ; 4.127      ;
+-------+------------------------------------------------------+------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'ts7300_usercore:usercore|pwm:PWM_4|slow_clk'                                                                                                                                                               ;
+--------+----------------------------------------+------------------------------------------------+----------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                              ; To Node                                        ; Launch Clock                           ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------+------------------------------------------------+----------------------------------------+---------------------------------------------+--------------+------------+------------+
; -3.833 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_4|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1] ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.001        ; -1.468     ; 2.406      ;
+--------+----------------------------------------+------------------------------------------------+----------------------------------------+---------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'ts7300_usercore:usercore|pwm:PWM_3|slow_clk'                                                                                                                                                               ;
+--------+----------------------------------------+------------------------------------------------+----------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                              ; To Node                                        ; Launch Clock                           ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------+------------------------------------------------+----------------------------------------+---------------------------------------------+--------------+------------+------------+
; -3.461 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_3|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1] ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.001        ; -1.098     ; 2.404      ;
+--------+----------------------------------------+------------------------------------------------+----------------------------------------+---------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'ts7300_usercore:usercore|pwm:PWM_1|slow_clk'                                                                                                                                                               ;
+--------+----------------------------------------+------------------------------------------------+----------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                              ; To Node                                        ; Launch Clock                           ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------+------------------------------------------------+----------------------------------------+---------------------------------------------+--------------+------------+------------+
; -3.453 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_1|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1] ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.001        ; -1.133     ; 2.361      ;
+--------+----------------------------------------+------------------------------------------------+----------------------------------------+---------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'ts7300_usercore:usercore|pwm:PWM_2|slow_clk'                                                                                                                                                               ;
+--------+----------------------------------------+------------------------------------------------+----------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                              ; To Node                                        ; Launch Clock                           ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------+------------------------------------------------+----------------------------------------+---------------------------------------------+--------------+------------+------------+
; -3.092 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_2|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1] ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.001        ; -1.481     ; 1.652      ;
+--------+----------------------------------------+------------------------------------------------+----------------------------------------+---------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'ep93xx_end_q'                                                                                      ;
+--------+-----------------+---------------------+-----------------+--------------+--------------+------------+------------+
; Slack  ; From Node       ; To Node             ; Launch Clock    ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------+---------------------+-----------------+--------------+--------------+------------+------------+
; -1.452 ; start_cycle_pad ; start_cycle_negedge ; start_cycle_pad ; ep93xx_end_q ; 0.500        ; 1.060      ; 3.052      ;
; -0.952 ; start_cycle_pad ; start_cycle_negedge ; start_cycle_pad ; ep93xx_end_q ; 1.000        ; 1.060      ; 3.052      ;
+--------+-----------------+---------------------+-----------------+--------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'start_cycle_pad'                                                                               ;
+-------+--------------+---------------------+--------------+-----------------+--------------+------------+------------+
; Slack ; From Node    ; To Node             ; Launch Clock ; Latch Clock     ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------+---------------------+--------------+-----------------+--------------+------------+------------+
; 1.027 ; ep93xx_end_q ; start_cycle_posedge ; ep93xx_end_q ; start_cycle_pad ; 0.500        ; 2.805      ; 2.622      ;
; 1.527 ; ep93xx_end_q ; start_cycle_posedge ; ep93xx_end_q ; start_cycle_pad ; 1.000        ; 2.805      ; 2.622      ;
+-------+--------------+---------------------+--------------+-----------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'bd_oe_pad'                                                                           ;
+-------+--------------+---------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node    ; To Node       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------+---------------+--------------+-------------+--------------+------------+------------+
; 1.367 ; ep93xx_end_q ; bd_oe_posedge ; ep93xx_end_q ; bd_oe_pad   ; 0.500        ; 2.807      ; 2.284      ;
; 1.367 ; ep93xx_end_q ; bd_oe_negedge ; ep93xx_end_q ; bd_oe_pad   ; 0.500        ; 2.807      ; 2.284      ;
; 1.867 ; ep93xx_end_q ; bd_oe_posedge ; ep93xx_end_q ; bd_oe_pad   ; 1.000        ; 2.807      ; 2.284      ;
; 1.867 ; ep93xx_end_q ; bd_oe_negedge ; ep93xx_end_q ; bd_oe_pad   ; 1.000        ; 2.807      ; 2.284      ;
+-------+--------------+---------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'clkgencore|altpll_component|pll|clk[1]'                                                                                                                                                                     ;
+--------+----------------------------------------+------------------------------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+
; Slack  ; From Node                              ; To Node                                              ; Launch Clock                           ; Latch Clock                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------+------------------------------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+
; 9.125  ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk          ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 13.333       ; -0.034     ; 4.214      ;
; 9.125  ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk          ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 13.333       ; -0.034     ; 4.214      ;
; 9.942  ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk          ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 13.333       ; -0.044     ; 3.387      ;
; 9.942  ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk          ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 13.333       ; -0.044     ; 3.387      ;
; 10.968 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_1|duty_cycle_reg[0] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 13.333       ; -0.022     ; 2.383      ;
; 10.968 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_1|duty_cycle_reg[1] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 13.333       ; -0.022     ; 2.383      ;
; 10.968 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_1|duty_cycle_reg[2] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 13.333       ; -0.022     ; 2.383      ;
; 10.968 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_1|duty_cycle_reg[3] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 13.333       ; -0.022     ; 2.383      ;
; 10.968 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_1|duty_cycle_reg[4] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 13.333       ; -0.022     ; 2.383      ;
; 10.968 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_1|duty_cycle_reg[5] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 13.333       ; -0.022     ; 2.383      ;
; 10.968 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_1|duty_cycle_reg[6] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 13.333       ; -0.022     ; 2.383      ;
; 10.968 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_1|duty_cycle_reg[7] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 13.333       ; -0.022     ; 2.383      ;
; 11.014 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[1] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 13.333       ; 0.000      ; 2.359      ;
; 11.014 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[3] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 13.333       ; 0.000      ; 2.359      ;
; 11.014 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[6] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 13.333       ; 0.000      ; 2.359      ;
; 11.014 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[7] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 13.333       ; 0.000      ; 2.359      ;
; 11.014 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[2] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 13.333       ; 0.000      ; 2.359      ;
; 11.721 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[4] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 13.333       ; 0.000      ; 1.652      ;
; 11.721 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[5] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 13.333       ; 0.000      ; 1.652      ;
; 11.721 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[0] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 13.333       ; 0.000      ; 1.652      ;
+--------+----------------------------------------+------------------------------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'bd_oe_pad'                                                                             ;
+--------+--------------+---------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node    ; To Node       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------+---------------+--------------+-------------+--------------+------------+------------+
; -1.133 ; ep93xx_end_q ; bd_oe_posedge ; ep93xx_end_q ; bd_oe_pad   ; 0.000        ; 2.807      ; 2.284      ;
; -1.133 ; ep93xx_end_q ; bd_oe_negedge ; ep93xx_end_q ; bd_oe_pad   ; 0.000        ; 2.807      ; 2.284      ;
; -0.633 ; ep93xx_end_q ; bd_oe_posedge ; ep93xx_end_q ; bd_oe_pad   ; -0.500       ; 2.807      ; 2.284      ;
; -0.633 ; ep93xx_end_q ; bd_oe_negedge ; ep93xx_end_q ; bd_oe_pad   ; -0.500       ; 2.807      ; 2.284      ;
+--------+--------------+---------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'start_cycle_pad'                                                                                 ;
+--------+--------------+---------------------+--------------+-----------------+--------------+------------+------------+
; Slack  ; From Node    ; To Node             ; Launch Clock ; Latch Clock     ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------+---------------------+--------------+-----------------+--------------+------------+------------+
; -0.793 ; ep93xx_end_q ; start_cycle_posedge ; ep93xx_end_q ; start_cycle_pad ; 0.000        ; 2.805      ; 2.622      ;
; -0.293 ; ep93xx_end_q ; start_cycle_posedge ; ep93xx_end_q ; start_cycle_pad ; -0.500       ; 2.805      ; 2.622      ;
+--------+--------------+---------------------+--------------+-----------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'clkgencore|altpll_component|pll|clk[1]'                                                                                                                                                                     ;
+-------+----------------------------------------+------------------------------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                                              ; Launch Clock                           ; Latch Clock                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+------------------------------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+
; 1.346 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[4] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.652      ;
; 1.346 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[5] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.652      ;
; 1.346 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[0] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.652      ;
; 2.053 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[1] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.359      ;
; 2.053 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[3] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.359      ;
; 2.053 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[6] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.359      ;
; 2.053 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[7] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.359      ;
; 2.053 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[2] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.359      ;
; 2.099 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_1|duty_cycle_reg[0] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; -0.022     ; 2.383      ;
; 2.099 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_1|duty_cycle_reg[1] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; -0.022     ; 2.383      ;
; 2.099 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_1|duty_cycle_reg[2] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; -0.022     ; 2.383      ;
; 2.099 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_1|duty_cycle_reg[3] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; -0.022     ; 2.383      ;
; 2.099 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_1|duty_cycle_reg[4] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; -0.022     ; 2.383      ;
; 2.099 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_1|duty_cycle_reg[5] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; -0.022     ; 2.383      ;
; 2.099 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_1|duty_cycle_reg[6] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; -0.022     ; 2.383      ;
; 2.099 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_1|duty_cycle_reg[7] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; -0.022     ; 2.383      ;
; 3.125 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk          ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; -0.044     ; 3.387      ;
; 3.125 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk          ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; -0.044     ; 3.387      ;
; 3.942 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk          ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; -0.034     ; 4.214      ;
; 3.942 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk          ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; -0.034     ; 4.214      ;
+-------+----------------------------------------+------------------------------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'ep93xx_end_q'                                                                                      ;
+-------+-----------------+---------------------+-----------------+--------------+--------------+------------+------------+
; Slack ; From Node       ; To Node             ; Launch Clock    ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------+---------------------+-----------------+--------------+--------------+------------+------------+
; 1.686 ; start_cycle_pad ; start_cycle_negedge ; start_cycle_pad ; ep93xx_end_q ; 0.000        ; 1.060      ; 3.052      ;
; 2.186 ; start_cycle_pad ; start_cycle_negedge ; start_cycle_pad ; ep93xx_end_q ; -0.500       ; 1.060      ; 3.052      ;
+-------+-----------------+---------------------+-----------------+--------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'ts7300_usercore:usercore|pwm:PWM_2|slow_clk'                                                                                                                                                               ;
+-------+----------------------------------------+------------------------------------------------+----------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                                        ; Launch Clock                           ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+------------------------------------------------+----------------------------------------+---------------------------------------------+--------------+------------+------------+
; 2.827 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_2|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1] ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; -1.481     ; 1.652      ;
+-------+----------------------------------------+------------------------------------------------+----------------------------------------+---------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'ts7300_usercore:usercore|pwm:PWM_1|slow_clk'                                                                                                                                                               ;
+-------+----------------------------------------+------------------------------------------------+----------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                                        ; Launch Clock                           ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+------------------------------------------------+----------------------------------------+---------------------------------------------+--------------+------------+------------+
; 3.188 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_1|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1] ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; -1.133     ; 2.361      ;
+-------+----------------------------------------+------------------------------------------------+----------------------------------------+---------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'ts7300_usercore:usercore|pwm:PWM_3|slow_clk'                                                                                                                                                               ;
+-------+----------------------------------------+------------------------------------------------+----------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                                        ; Launch Clock                           ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+------------------------------------------------+----------------------------------------+---------------------------------------------+--------------+------------+------------+
; 3.196 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_3|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1] ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; -1.098     ; 2.404      ;
+-------+----------------------------------------+------------------------------------------------+----------------------------------------+---------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'ts7300_usercore:usercore|pwm:PWM_4|slow_clk'                                                                                                                                                               ;
+-------+----------------------------------------+------------------------------------------------+----------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                                        ; Launch Clock                           ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+------------------------------------------------+----------------------------------------+---------------------------------------------+--------------+------------+------------+
; 3.568 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_4|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1] ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; -1.468     ; 2.406      ;
+-------+----------------------------------------+------------------------------------------------+----------------------------------------+---------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'start_cycle_pad'                                                                  ;
+--------+--------------+----------------+------------------+-----------------+------------+-------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock           ; Clock Edge ; Target                  ;
+--------+--------------+----------------+------------------+-----------------+------------+-------------------------+
; -1.941 ; 1.000        ; 2.941          ; Port Rate        ; start_cycle_pad ; Rise       ; start_cycle_pad         ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[10]      ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[10]      ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[11]      ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[11]      ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[12]      ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[12]      ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[13]      ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[13]      ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[14]      ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[14]      ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[15]      ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[15]      ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[16]      ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[16]      ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[17]      ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[17]      ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[18]      ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[18]      ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[19]      ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[19]      ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[1]       ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[1]       ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[20]      ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[20]      ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[21]      ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[21]      ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[22]      ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[22]      ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[23]      ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[23]      ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[2]       ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[2]       ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[3]       ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[3]       ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[4]       ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[4]       ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[5]       ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[5]       ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[6]       ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[6]       ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[7]       ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[7]       ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[8]       ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[8]       ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[9]       ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[9]       ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; start_cycle_pad ; Rise       ; epwbm_we_o              ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; epwbm_we_o              ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; start_cycle_pad ; Rise       ; start_cycle_posedge     ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; start_cycle_posedge     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[10]|clk  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[10]|clk  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[11]|clk  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[11]|clk  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[12]|clk  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[12]|clk  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[13]|clk  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[13]|clk  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[14]|clk  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[14]|clk  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[15]|clk  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[15]|clk  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[16]|clk  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[16]|clk  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[17]|clk  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[17]|clk  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[18]|clk  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[18]|clk  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[19]|clk  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[19]|clk  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[1]|clk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[1]|clk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[20]|clk  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[20]|clk  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[21]|clk  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[21]|clk  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[22]|clk  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[22]|clk  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[23]|clk  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[23]|clk  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[2]|clk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[2]|clk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[3]|clk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[3]|clk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[4]|clk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[4]|clk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[5]|clk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[5]|clk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[6]|clk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[6]|clk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[7]|clk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[7]|clk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[8]|clk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[8]|clk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[9]|clk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[9]|clk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; start_cycle_pad ; Rise       ; epwbm_we_o|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; epwbm_we_o|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; start_cycle_pad ; Rise       ; start_cycle_pad|combout ;
+--------+--------------+----------------+------------------+-----------------+------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'bd_oe_pad'                                                                     ;
+--------+--------------+----------------+------------------+-----------+------------+----------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock     ; Clock Edge ; Target                     ;
+--------+--------------+----------------+------------------+-----------+------------+----------------------------+
; -1.941 ; 1.000        ; 2.941          ; Port Rate        ; bd_oe_pad ; Rise       ; bd_oe_pad                  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; bd_oe_pad ; Fall       ; bd_oe_negedge              ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; bd_oe_pad ; Fall       ; bd_oe_negedge              ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; bd_oe_pad ; Rise       ; bd_oe_posedge              ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; bd_oe_pad ; Rise       ; bd_oe_posedge              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; bd_oe_pad ; Rise       ; bd_oe_negedge|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; bd_oe_pad ; Rise       ; bd_oe_negedge|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; bd_oe_pad ; Rise       ; bd_oe_pad|combout          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; bd_oe_pad ; Rise       ; bd_oe_pad|combout          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; bd_oe_pad ; Rise       ; bd_oe_pad~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; bd_oe_pad ; Rise       ; bd_oe_pad~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; bd_oe_pad ; Rise       ; bd_oe_pad~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; bd_oe_pad ; Rise       ; bd_oe_pad~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; bd_oe_pad ; Rise       ; bd_oe_posedge|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; bd_oe_pad ; Rise       ; bd_oe_posedge|clk          ;
+--------+--------------+----------------+------------------+-----------+------------+----------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'ts7300_usercore:usercore|pwm:PWM_1|slow_clk'                                                                                         ;
+--------+--------------+----------------+------------------+---------------------------------------------+------------+------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                       ; Clock Edge ; Target                                         ;
+--------+--------------+----------------+------------------+---------------------------------------------+------------+------------------------------------------------+
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_1|counter[0]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_1|counter[0]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_1|counter[1]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_1|counter[1]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_1|counter[2]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_1|counter[2]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_1|counter[3]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_1|counter[3]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_1|counter[4]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_1|counter[4]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_1|counter[5]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_1|counter[5]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_1|counter[6]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_1|counter[6]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_1|counter[7]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_1|counter[7]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_1|pwm_out_sig ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_1|pwm_out_sig ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; Rise       ; usercore|PWM_1|counter[0]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; Rise       ; usercore|PWM_1|counter[0]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; Rise       ; usercore|PWM_1|counter[1]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; Rise       ; usercore|PWM_1|counter[1]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; Rise       ; usercore|PWM_1|counter[2]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; Rise       ; usercore|PWM_1|counter[2]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; Rise       ; usercore|PWM_1|counter[3]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; Rise       ; usercore|PWM_1|counter[3]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; Rise       ; usercore|PWM_1|counter[4]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; Rise       ; usercore|PWM_1|counter[4]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; Rise       ; usercore|PWM_1|counter[5]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; Rise       ; usercore|PWM_1|counter[5]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; Rise       ; usercore|PWM_1|counter[6]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; Rise       ; usercore|PWM_1|counter[6]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; Rise       ; usercore|PWM_1|counter[7]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; Rise       ; usercore|PWM_1|counter[7]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; Rise       ; usercore|PWM_1|pwm_out_sig|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; Rise       ; usercore|PWM_1|pwm_out_sig|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; Rise       ; usercore|PWM_1|slow_clk|regout                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; Rise       ; usercore|PWM_1|slow_clk|regout                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; Rise       ; usercore|PWM_1|slow_clk~clkctrl|inclk[0]       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; Rise       ; usercore|PWM_1|slow_clk~clkctrl|inclk[0]       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; Rise       ; usercore|PWM_1|slow_clk~clkctrl|outclk         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; Rise       ; usercore|PWM_1|slow_clk~clkctrl|outclk         ;
+--------+--------------+----------------+------------------+---------------------------------------------+------------+------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'ts7300_usercore:usercore|pwm:PWM_2|slow_clk'                                                                                         ;
+--------+--------------+----------------+------------------+---------------------------------------------+------------+------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                       ; Clock Edge ; Target                                         ;
+--------+--------------+----------------+------------------+---------------------------------------------+------------+------------------------------------------------+
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_2|counter[0]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_2|counter[0]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_2|counter[1]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_2|counter[1]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_2|counter[2]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_2|counter[2]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_2|counter[3]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_2|counter[3]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_2|counter[4]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_2|counter[4]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_2|counter[5]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_2|counter[5]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_2|counter[6]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_2|counter[6]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_2|counter[7]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_2|counter[7]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_2|pwm_out_sig ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_2|pwm_out_sig ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; Rise       ; usercore|PWM_2|counter[0]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; Rise       ; usercore|PWM_2|counter[0]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; Rise       ; usercore|PWM_2|counter[1]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; Rise       ; usercore|PWM_2|counter[1]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; Rise       ; usercore|PWM_2|counter[2]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; Rise       ; usercore|PWM_2|counter[2]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; Rise       ; usercore|PWM_2|counter[3]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; Rise       ; usercore|PWM_2|counter[3]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; Rise       ; usercore|PWM_2|counter[4]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; Rise       ; usercore|PWM_2|counter[4]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; Rise       ; usercore|PWM_2|counter[5]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; Rise       ; usercore|PWM_2|counter[5]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; Rise       ; usercore|PWM_2|counter[6]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; Rise       ; usercore|PWM_2|counter[6]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; Rise       ; usercore|PWM_2|counter[7]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; Rise       ; usercore|PWM_2|counter[7]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; Rise       ; usercore|PWM_2|pwm_out_sig|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; Rise       ; usercore|PWM_2|pwm_out_sig|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; Rise       ; usercore|PWM_2|slow_clk|regout                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; Rise       ; usercore|PWM_2|slow_clk|regout                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; Rise       ; usercore|PWM_2|slow_clk~clkctrl|inclk[0]       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; Rise       ; usercore|PWM_2|slow_clk~clkctrl|inclk[0]       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; Rise       ; usercore|PWM_2|slow_clk~clkctrl|outclk         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; Rise       ; usercore|PWM_2|slow_clk~clkctrl|outclk         ;
+--------+--------------+----------------+------------------+---------------------------------------------+------------+------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'ts7300_usercore:usercore|pwm:PWM_3|slow_clk'                                                                                         ;
+--------+--------------+----------------+------------------+---------------------------------------------+------------+------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                       ; Clock Edge ; Target                                         ;
+--------+--------------+----------------+------------------+---------------------------------------------+------------+------------------------------------------------+
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_3|counter[0]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_3|counter[0]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_3|counter[1]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_3|counter[1]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_3|counter[2]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_3|counter[2]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_3|counter[3]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_3|counter[3]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_3|counter[4]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_3|counter[4]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_3|counter[5]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_3|counter[5]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_3|counter[6]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_3|counter[6]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_3|counter[7]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_3|counter[7]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_3|pwm_out_sig ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_3|pwm_out_sig ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; Rise       ; usercore|PWM_3|counter[0]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; Rise       ; usercore|PWM_3|counter[0]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; Rise       ; usercore|PWM_3|counter[1]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; Rise       ; usercore|PWM_3|counter[1]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; Rise       ; usercore|PWM_3|counter[2]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; Rise       ; usercore|PWM_3|counter[2]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; Rise       ; usercore|PWM_3|counter[3]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; Rise       ; usercore|PWM_3|counter[3]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; Rise       ; usercore|PWM_3|counter[4]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; Rise       ; usercore|PWM_3|counter[4]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; Rise       ; usercore|PWM_3|counter[5]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; Rise       ; usercore|PWM_3|counter[5]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; Rise       ; usercore|PWM_3|counter[6]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; Rise       ; usercore|PWM_3|counter[6]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; Rise       ; usercore|PWM_3|counter[7]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; Rise       ; usercore|PWM_3|counter[7]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; Rise       ; usercore|PWM_3|pwm_out_sig|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; Rise       ; usercore|PWM_3|pwm_out_sig|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; Rise       ; usercore|PWM_3|slow_clk|regout                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; Rise       ; usercore|PWM_3|slow_clk|regout                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; Rise       ; usercore|PWM_3|slow_clk~clkctrl|inclk[0]       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; Rise       ; usercore|PWM_3|slow_clk~clkctrl|inclk[0]       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; Rise       ; usercore|PWM_3|slow_clk~clkctrl|outclk         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; Rise       ; usercore|PWM_3|slow_clk~clkctrl|outclk         ;
+--------+--------------+----------------+------------------+---------------------------------------------+------------+------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'ts7300_usercore:usercore|pwm:PWM_4|slow_clk'                                                                                         ;
+--------+--------------+----------------+------------------+---------------------------------------------+------------+------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                       ; Clock Edge ; Target                                         ;
+--------+--------------+----------------+------------------+---------------------------------------------+------------+------------------------------------------------+
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_4|counter[0]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_4|counter[0]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_4|counter[1]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_4|counter[1]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_4|counter[2]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_4|counter[2]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_4|counter[3]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_4|counter[3]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_4|counter[4]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_4|counter[4]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_4|counter[5]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_4|counter[5]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_4|counter[6]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_4|counter[6]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_4|counter[7]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_4|counter[7]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_4|pwm_out_sig ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_4|pwm_out_sig ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; Rise       ; usercore|PWM_4|counter[0]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; Rise       ; usercore|PWM_4|counter[0]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; Rise       ; usercore|PWM_4|counter[1]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; Rise       ; usercore|PWM_4|counter[1]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; Rise       ; usercore|PWM_4|counter[2]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; Rise       ; usercore|PWM_4|counter[2]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; Rise       ; usercore|PWM_4|counter[3]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; Rise       ; usercore|PWM_4|counter[3]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; Rise       ; usercore|PWM_4|counter[4]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; Rise       ; usercore|PWM_4|counter[4]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; Rise       ; usercore|PWM_4|counter[5]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; Rise       ; usercore|PWM_4|counter[5]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; Rise       ; usercore|PWM_4|counter[6]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; Rise       ; usercore|PWM_4|counter[6]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; Rise       ; usercore|PWM_4|counter[7]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; Rise       ; usercore|PWM_4|counter[7]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; Rise       ; usercore|PWM_4|pwm_out_sig|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; Rise       ; usercore|PWM_4|pwm_out_sig|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; Rise       ; usercore|PWM_4|slow_clk|regout                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; Rise       ; usercore|PWM_4|slow_clk|regout                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; Rise       ; usercore|PWM_4|slow_clk~clkctrl|inclk[0]       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; Rise       ; usercore|PWM_4|slow_clk~clkctrl|inclk[0]       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; Rise       ; usercore|PWM_4|slow_clk~clkctrl|outclk         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; Rise       ; usercore|PWM_4|slow_clk~clkctrl|outclk         ;
+--------+--------------+----------------+------------------+---------------------------------------------+------------+------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'ep93xx_end_q'                                                                  ;
+--------+--------------+----------------+------------------+--------------+------------+-------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock        ; Clock Edge ; Target                  ;
+--------+--------------+----------------+------------------+--------------+------------+-------------------------+
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ep93xx_end_q ; Rise       ; start_cycle_negedge     ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ep93xx_end_q ; Rise       ; start_cycle_negedge     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ep93xx_end_q ; Rise       ; ep93xx_end_q|regout     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ep93xx_end_q ; Rise       ; ep93xx_end_q|regout     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ep93xx_end_q ; Rise       ; start_cycle_negedge|clk ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ep93xx_end_q ; Rise       ; start_cycle_negedge|clk ;
+--------+--------------+----------------+------------------+--------------+------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clkgencore|altpll_component|pll|clk[1]'                                                                                  ;
+-------+--------------+----------------+------------------+----------------------------------------+------------+------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                  ; Clock Edge ; Target                                   ;
+-------+--------------+----------------+------------------+----------------------------------------+------------+------------------------------------------+
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; bd_oe_negedge_q                          ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ep93xx_address1_q                        ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ep93xx_dat_latch[0]                      ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ep93xx_dat_latch[10]                     ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ep93xx_dat_latch[11]                     ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ep93xx_dat_latch[12]                     ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ep93xx_dat_latch[13]                     ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ep93xx_dat_latch[14]                     ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ep93xx_dat_latch[15]                     ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ep93xx_dat_latch[1]                      ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ep93xx_dat_latch[2]                      ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ep93xx_dat_latch[3]                      ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ep93xx_dat_latch[4]                      ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ep93xx_dat_latch[5]                      ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ep93xx_dat_latch[6]                      ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ep93xx_dat_latch[7]                      ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ep93xx_dat_latch[8]                      ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ep93xx_dat_latch[9]                      ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ep93xx_end                               ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ep93xx_end_q                             ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; epwbm_dat_o[0]                           ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; epwbm_dat_o[10]                          ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; epwbm_dat_o[11]                          ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; epwbm_dat_o[12]                          ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; epwbm_dat_o[13]                          ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; epwbm_dat_o[14]                          ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; epwbm_dat_o[15]                          ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; epwbm_dat_o[1]                           ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; epwbm_dat_o[2]                           ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; epwbm_dat_o[3]                           ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; epwbm_dat_o[4]                           ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; epwbm_dat_o[5]                           ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; epwbm_dat_o[6]                           ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; epwbm_dat_o[7]                           ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; epwbm_dat_o[8]                           ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; epwbm_dat_o[9]                           ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; epwbm_done                               ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; epwbm_done32                             ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; epwbm_stb_o                              ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; isa_add1_pad_q                           ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; start_cycle_negedge_q                    ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; start_cycle_posedge_q                    ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEA[0]  ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEA[10] ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEA[11] ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEA[12] ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEA[13] ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEA[14] ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEA[15] ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEA[1]  ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEA[2]  ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEA[3]  ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEA[4]  ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEA[5]  ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEA[6]  ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEA[7]  ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEA[8]  ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEA[9]  ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEB[0]  ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEB[10] ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEB[11] ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEB[12] ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEB[13] ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEB[14] ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEB[15] ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEB[1]  ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEB[2]  ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEB[3]  ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEB[4]  ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEB[5]  ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEB[6]  ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEB[7]  ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEB[8]  ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEB[9]  ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEC[0]  ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEC[10] ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEC[11] ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEC[12] ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEC[13] ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEC[14] ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEC[15] ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEC[1]  ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEC[2]  ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEC[3]  ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEC[4]  ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEC[5]  ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEC[6]  ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEC[7]  ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEC[8]  ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEC[9]  ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLED[0]  ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLED[10] ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLED[11] ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLED[12] ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLED[13] ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLED[14] ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLED[15] ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLED[1]  ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLED[2]  ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLED[3]  ;
+-------+--------------+----------------+------------------+----------------------------------------+------------+------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clk_25mhz_pad'                                                                                   ;
+--------+--------------+----------------+------------------+---------------+------------+------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock         ; Clock Edge ; Target                                   ;
+--------+--------------+----------------+------------------+---------------+------------+------------------------------------------+
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; clk_25mhz_pad ; Rise       ; clk_25mhz_pad|combout                    ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; clk_25mhz_pad ; Rise       ; clk_25mhz_pad|combout                    ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; clk_25mhz_pad ; Rise       ; clkgencore|altpll_component|pll|clk[1]   ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; clk_25mhz_pad ; Rise       ; clkgencore|altpll_component|pll|clk[1]   ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; clk_25mhz_pad ; Rise       ; clkgencore|altpll_component|pll|inclk[0] ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; clk_25mhz_pad ; Rise       ; clkgencore|altpll_component|pll|inclk[0] ;
; 37.059 ; 40.000       ; 2.941          ; Port Rate        ; clk_25mhz_pad ; Rise       ; clk_25mhz_pad                            ;
+--------+--------------+----------------+------------------+---------------+------------+------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                 ;
+-------------------+-----------------+--------+--------+------------+----------------------------------------+
; Data Port         ; Clock Port      ; Rise   ; Fall   ; Clock Edge ; Clock Reference                        ;
+-------------------+-----------------+--------+--------+------------+----------------------------------------+
; bd_pad[*]         ; clk_25mhz_pad   ; 0.629  ; 0.629  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  bd_pad[0]        ; clk_25mhz_pad   ; 0.006  ; 0.006  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  bd_pad[1]        ; clk_25mhz_pad   ; -0.541 ; -0.541 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  bd_pad[2]        ; clk_25mhz_pad   ; 0.230  ; 0.230  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  bd_pad[3]        ; clk_25mhz_pad   ; 0.267  ; 0.267  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  bd_pad[4]        ; clk_25mhz_pad   ; 0.470  ; 0.470  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  bd_pad[5]        ; clk_25mhz_pad   ; 0.629  ; 0.629  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  bd_pad[6]        ; clk_25mhz_pad   ; 0.571  ; 0.571  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  bd_pad[7]        ; clk_25mhz_pad   ; 0.071  ; 0.071  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; dio0to8_pad[*]    ; clk_25mhz_pad   ; 6.177  ; 6.177  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio0to8_pad[3]   ; clk_25mhz_pad   ; 5.972  ; 5.972  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio0to8_pad[4]   ; clk_25mhz_pad   ; 4.682  ; 4.682  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio0to8_pad[5]   ; clk_25mhz_pad   ; 5.539  ; 5.539  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio0to8_pad[6]   ; clk_25mhz_pad   ; 6.154  ; 6.154  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio0to8_pad[7]   ; clk_25mhz_pad   ; 6.177  ; 6.177  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio0to8_pad[8]   ; clk_25mhz_pad   ; 5.593  ; 5.593  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; dio10to17_pad[*]  ; clk_25mhz_pad   ; 6.776  ; 6.776  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[0] ; clk_25mhz_pad   ; 5.865  ; 5.865  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[1] ; clk_25mhz_pad   ; 5.239  ; 5.239  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[2] ; clk_25mhz_pad   ; 5.212  ; 5.212  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[3] ; clk_25mhz_pad   ; 5.347  ; 5.347  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[4] ; clk_25mhz_pad   ; 4.528  ; 4.528  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[5] ; clk_25mhz_pad   ; 5.344  ; 5.344  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[6] ; clk_25mhz_pad   ; 6.776  ; 6.776  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[7] ; clk_25mhz_pad   ; 6.286  ; 6.286  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; fl_d_pad[*]       ; clk_25mhz_pad   ; 1.085  ; 1.085  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  fl_d_pad[0]      ; clk_25mhz_pad   ; 0.350  ; 0.350  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  fl_d_pad[1]      ; clk_25mhz_pad   ; 1.085  ; 1.085  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  fl_d_pad[2]      ; clk_25mhz_pad   ; -0.600 ; -0.600 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  fl_d_pad[3]      ; clk_25mhz_pad   ; -0.405 ; -0.405 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  fl_d_pad[4]      ; clk_25mhz_pad   ; 0.064  ; 0.064  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  fl_d_pad[5]      ; clk_25mhz_pad   ; -0.016 ; -0.016 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  fl_d_pad[6]      ; clk_25mhz_pad   ; -0.626 ; -0.626 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  fl_d_pad[7]      ; clk_25mhz_pad   ; 0.009  ; 0.009  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; hsync_pad         ; clk_25mhz_pad   ; 7.119  ; 7.119  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; isa_add1_pad      ; clk_25mhz_pad   ; 4.942  ; 4.942  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; vsync_pad         ; clk_25mhz_pad   ; 6.313  ; 6.313  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; add_pad[*]        ; start_cycle_pad ; 5.673  ; 5.673  ; Rise       ; start_cycle_pad                        ;
;  add_pad[0]       ; start_cycle_pad ; 0.268  ; 0.268  ; Rise       ; start_cycle_pad                        ;
;  add_pad[1]       ; start_cycle_pad ; 5.447  ; 5.447  ; Rise       ; start_cycle_pad                        ;
;  add_pad[2]       ; start_cycle_pad ; 5.503  ; 5.503  ; Rise       ; start_cycle_pad                        ;
;  add_pad[3]       ; start_cycle_pad ; 5.673  ; 5.673  ; Rise       ; start_cycle_pad                        ;
; bd_pad[*]         ; start_cycle_pad ; 1.977  ; 1.977  ; Rise       ; start_cycle_pad                        ;
;  bd_pad[0]        ; start_cycle_pad ; 1.562  ; 1.562  ; Rise       ; start_cycle_pad                        ;
;  bd_pad[1]        ; start_cycle_pad ; 0.428  ; 0.428  ; Rise       ; start_cycle_pad                        ;
;  bd_pad[2]        ; start_cycle_pad ; 1.617  ; 1.617  ; Rise       ; start_cycle_pad                        ;
;  bd_pad[3]        ; start_cycle_pad ; 1.238  ; 1.238  ; Rise       ; start_cycle_pad                        ;
;  bd_pad[4]        ; start_cycle_pad ; 1.977  ; 1.977  ; Rise       ; start_cycle_pad                        ;
;  bd_pad[5]        ; start_cycle_pad ; 1.753  ; 1.753  ; Rise       ; start_cycle_pad                        ;
;  bd_pad[6]        ; start_cycle_pad ; 1.393  ; 1.393  ; Rise       ; start_cycle_pad                        ;
;  bd_pad[7]        ; start_cycle_pad ; 1.569  ; 1.569  ; Rise       ; start_cycle_pad                        ;
; fl_d_pad[*]       ; start_cycle_pad ; 2.050  ; 2.050  ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[0]      ; start_cycle_pad ; 1.320  ; 1.320  ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[1]      ; start_cycle_pad ; 2.050  ; 2.050  ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[2]      ; start_cycle_pad ; 0.922  ; 0.922  ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[3]      ; start_cycle_pad ; 0.663  ; 0.663  ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[4]      ; start_cycle_pad ; 1.470  ; 1.470  ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[5]      ; start_cycle_pad ; 0.955  ; 0.955  ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[7]      ; start_cycle_pad ; 0.984  ; 0.984  ; Rise       ; start_cycle_pad                        ;
; isa_add1_pad      ; start_cycle_pad ; 5.914  ; 5.914  ; Rise       ; start_cycle_pad                        ;
; isa_add11_pad     ; start_cycle_pad ; 5.137  ; 5.137  ; Rise       ; start_cycle_pad                        ;
; isa_add12_pad     ; start_cycle_pad ; 6.265  ; 6.265  ; Rise       ; start_cycle_pad                        ;
; isa_add14_pad     ; start_cycle_pad ; 5.459  ; 5.459  ; Rise       ; start_cycle_pad                        ;
; isa_add15_pad     ; start_cycle_pad ; 5.446  ; 5.446  ; Rise       ; start_cycle_pad                        ;
+-------------------+-----------------+--------+--------+------------+----------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                  ;
+-------------------+-----------------+--------+--------+------------+----------------------------------------+
; Data Port         ; Clock Port      ; Rise   ; Fall   ; Clock Edge ; Clock Reference                        ;
+-------------------+-----------------+--------+--------+------------+----------------------------------------+
; bd_pad[*]         ; clk_25mhz_pad   ; 0.807  ; 0.807  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  bd_pad[0]        ; clk_25mhz_pad   ; 0.260  ; 0.260  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  bd_pad[1]        ; clk_25mhz_pad   ; 0.807  ; 0.807  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  bd_pad[2]        ; clk_25mhz_pad   ; 0.036  ; 0.036  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  bd_pad[3]        ; clk_25mhz_pad   ; -0.001 ; -0.001 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  bd_pad[4]        ; clk_25mhz_pad   ; -0.204 ; -0.204 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  bd_pad[5]        ; clk_25mhz_pad   ; -0.363 ; -0.363 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  bd_pad[6]        ; clk_25mhz_pad   ; -0.305 ; -0.305 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  bd_pad[7]        ; clk_25mhz_pad   ; 0.195  ; 0.195  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; dio0to8_pad[*]    ; clk_25mhz_pad   ; -4.416 ; -4.416 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio0to8_pad[3]   ; clk_25mhz_pad   ; -5.706 ; -5.706 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio0to8_pad[4]   ; clk_25mhz_pad   ; -4.416 ; -4.416 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio0to8_pad[5]   ; clk_25mhz_pad   ; -5.273 ; -5.273 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio0to8_pad[6]   ; clk_25mhz_pad   ; -5.888 ; -5.888 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio0to8_pad[7]   ; clk_25mhz_pad   ; -5.911 ; -5.911 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio0to8_pad[8]   ; clk_25mhz_pad   ; -5.327 ; -5.327 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; dio10to17_pad[*]  ; clk_25mhz_pad   ; -4.262 ; -4.262 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[0] ; clk_25mhz_pad   ; -5.599 ; -5.599 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[1] ; clk_25mhz_pad   ; -4.973 ; -4.973 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[2] ; clk_25mhz_pad   ; -4.946 ; -4.946 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[3] ; clk_25mhz_pad   ; -5.081 ; -5.081 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[4] ; clk_25mhz_pad   ; -4.262 ; -4.262 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[5] ; clk_25mhz_pad   ; -5.078 ; -5.078 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[6] ; clk_25mhz_pad   ; -6.510 ; -6.510 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[7] ; clk_25mhz_pad   ; -6.020 ; -6.020 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; fl_d_pad[*]       ; clk_25mhz_pad   ; 0.892  ; 0.892  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  fl_d_pad[0]      ; clk_25mhz_pad   ; -0.084 ; -0.084 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  fl_d_pad[1]      ; clk_25mhz_pad   ; -0.819 ; -0.819 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  fl_d_pad[2]      ; clk_25mhz_pad   ; 0.866  ; 0.866  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  fl_d_pad[3]      ; clk_25mhz_pad   ; 0.671  ; 0.671  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  fl_d_pad[4]      ; clk_25mhz_pad   ; 0.202  ; 0.202  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  fl_d_pad[5]      ; clk_25mhz_pad   ; 0.282  ; 0.282  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  fl_d_pad[6]      ; clk_25mhz_pad   ; 0.892  ; 0.892  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  fl_d_pad[7]      ; clk_25mhz_pad   ; 0.257  ; 0.257  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; hsync_pad         ; clk_25mhz_pad   ; -6.853 ; -6.853 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; isa_add1_pad      ; clk_25mhz_pad   ; -4.676 ; -4.676 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; vsync_pad         ; clk_25mhz_pad   ; -6.047 ; -6.047 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; add_pad[*]        ; start_cycle_pad ; -0.002 ; -0.002 ; Rise       ; start_cycle_pad                        ;
;  add_pad[0]       ; start_cycle_pad ; -0.002 ; -0.002 ; Rise       ; start_cycle_pad                        ;
;  add_pad[1]       ; start_cycle_pad ; -5.181 ; -5.181 ; Rise       ; start_cycle_pad                        ;
;  add_pad[2]       ; start_cycle_pad ; -5.237 ; -5.237 ; Rise       ; start_cycle_pad                        ;
;  add_pad[3]       ; start_cycle_pad ; -5.407 ; -5.407 ; Rise       ; start_cycle_pad                        ;
; bd_pad[*]         ; start_cycle_pad ; -0.162 ; -0.162 ; Rise       ; start_cycle_pad                        ;
;  bd_pad[0]        ; start_cycle_pad ; -1.296 ; -1.296 ; Rise       ; start_cycle_pad                        ;
;  bd_pad[1]        ; start_cycle_pad ; -0.162 ; -0.162 ; Rise       ; start_cycle_pad                        ;
;  bd_pad[2]        ; start_cycle_pad ; -1.351 ; -1.351 ; Rise       ; start_cycle_pad                        ;
;  bd_pad[3]        ; start_cycle_pad ; -0.972 ; -0.972 ; Rise       ; start_cycle_pad                        ;
;  bd_pad[4]        ; start_cycle_pad ; -1.711 ; -1.711 ; Rise       ; start_cycle_pad                        ;
;  bd_pad[5]        ; start_cycle_pad ; -1.487 ; -1.487 ; Rise       ; start_cycle_pad                        ;
;  bd_pad[6]        ; start_cycle_pad ; -1.127 ; -1.127 ; Rise       ; start_cycle_pad                        ;
;  bd_pad[7]        ; start_cycle_pad ; -1.303 ; -1.303 ; Rise       ; start_cycle_pad                        ;
; fl_d_pad[*]       ; start_cycle_pad ; -0.397 ; -0.397 ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[0]      ; start_cycle_pad ; -1.054 ; -1.054 ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[1]      ; start_cycle_pad ; -1.784 ; -1.784 ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[2]      ; start_cycle_pad ; -0.656 ; -0.656 ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[3]      ; start_cycle_pad ; -0.397 ; -0.397 ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[4]      ; start_cycle_pad ; -1.204 ; -1.204 ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[5]      ; start_cycle_pad ; -0.689 ; -0.689 ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[7]      ; start_cycle_pad ; -0.718 ; -0.718 ; Rise       ; start_cycle_pad                        ;
; isa_add1_pad      ; start_cycle_pad ; -5.648 ; -5.648 ; Rise       ; start_cycle_pad                        ;
; isa_add11_pad     ; start_cycle_pad ; -4.871 ; -4.871 ; Rise       ; start_cycle_pad                        ;
; isa_add12_pad     ; start_cycle_pad ; -5.999 ; -5.999 ; Rise       ; start_cycle_pad                        ;
; isa_add14_pad     ; start_cycle_pad ; -5.193 ; -5.193 ; Rise       ; start_cycle_pad                        ;
; isa_add15_pad     ; start_cycle_pad ; -5.180 ; -5.180 ; Rise       ; start_cycle_pad                        ;
+-------------------+-----------------+--------+--------+------------+----------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                        ;
+-------------------+---------------------------------------------+--------+--------+------------+---------------------------------------------+
; Data Port         ; Clock Port                                  ; Rise   ; Fall   ; Clock Edge ; Clock Reference                             ;
+-------------------+---------------------------------------------+--------+--------+------------+---------------------------------------------+
; bd_pad[*]         ; clk_25mhz_pad                               ; 10.484 ; 10.484 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  bd_pad[0]        ; clk_25mhz_pad                               ; 10.228 ; 10.228 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  bd_pad[1]        ; clk_25mhz_pad                               ; 9.316  ; 9.316  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  bd_pad[2]        ; clk_25mhz_pad                               ; 9.977  ; 9.977  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  bd_pad[3]        ; clk_25mhz_pad                               ; 10.484 ; 10.484 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  bd_pad[4]        ; clk_25mhz_pad                               ; 10.439 ; 10.439 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  bd_pad[5]        ; clk_25mhz_pad                               ; 10.404 ; 10.404 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  bd_pad[6]        ; clk_25mhz_pad                               ; 10.451 ; 10.451 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  bd_pad[7]        ; clk_25mhz_pad                               ; 10.219 ; 10.219 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
; blue_pad[*]       ; clk_25mhz_pad                               ; 10.317 ; 10.317 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  blue_pad[0]      ; clk_25mhz_pad                               ; 9.287  ; 9.287  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  blue_pad[1]      ; clk_25mhz_pad                               ; 9.368  ; 9.368  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  blue_pad[2]      ; clk_25mhz_pad                               ; 9.538  ; 9.538  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  blue_pad[3]      ; clk_25mhz_pad                               ; 9.684  ; 9.684  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  blue_pad[4]      ; clk_25mhz_pad                               ; 10.317 ; 10.317 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
; clk_75mhz_pad     ; clk_25mhz_pad                               ; 7.016  ;        ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
; dio0to8_pad[*]    ; clk_25mhz_pad                               ; 9.548  ; 9.548  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  dio0to8_pad[3]   ; clk_25mhz_pad                               ; 9.195  ; 9.195  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  dio0to8_pad[4]   ; clk_25mhz_pad                               ; 8.472  ; 8.472  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  dio0to8_pad[5]   ; clk_25mhz_pad                               ; 8.450  ; 8.450  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  dio0to8_pad[6]   ; clk_25mhz_pad                               ; 8.806  ; 8.806  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  dio0to8_pad[7]   ; clk_25mhz_pad                               ; 9.177  ; 9.177  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  dio0to8_pad[8]   ; clk_25mhz_pad                               ; 9.548  ; 9.548  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
; dio10to17_pad[*]  ; clk_25mhz_pad                               ; 9.546  ; 9.546  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  dio10to17_pad[0] ; clk_25mhz_pad                               ; 9.515  ; 9.515  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  dio10to17_pad[1] ; clk_25mhz_pad                               ; 9.192  ; 9.192  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  dio10to17_pad[2] ; clk_25mhz_pad                               ; 8.785  ; 8.785  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  dio10to17_pad[3] ; clk_25mhz_pad                               ; 8.435  ; 8.435  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  dio10to17_pad[4] ; clk_25mhz_pad                               ; 8.846  ; 8.846  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  dio10to17_pad[5] ; clk_25mhz_pad                               ; 8.843  ; 8.843  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  dio10to17_pad[6] ; clk_25mhz_pad                               ; 9.546  ; 9.546  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  dio10to17_pad[7] ; clk_25mhz_pad                               ; 9.419  ; 9.419  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
; fl_d_pad[*]       ; clk_25mhz_pad                               ; 10.065 ; 10.065 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  fl_d_pad[0]      ; clk_25mhz_pad                               ; 9.701  ; 9.701  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  fl_d_pad[1]      ; clk_25mhz_pad                               ; 10.065 ; 10.065 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  fl_d_pad[2]      ; clk_25mhz_pad                               ; 9.666  ; 9.666  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  fl_d_pad[3]      ; clk_25mhz_pad                               ; 9.304  ; 9.304  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  fl_d_pad[4]      ; clk_25mhz_pad                               ; 10.017 ; 10.017 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  fl_d_pad[5]      ; clk_25mhz_pad                               ; 9.680  ; 9.680  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  fl_d_pad[6]      ; clk_25mhz_pad                               ; 9.289  ; 9.289  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  fl_d_pad[7]      ; clk_25mhz_pad                               ; 10.049 ; 10.049 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
; green_pad[*]      ; clk_25mhz_pad                               ; 9.668  ; 9.668  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  green_pad[0]     ; clk_25mhz_pad                               ; 9.524  ; 9.524  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  green_pad[1]     ; clk_25mhz_pad                               ; 9.668  ; 9.668  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  green_pad[2]     ; clk_25mhz_pad                               ; 9.583  ; 9.583  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  green_pad[3]     ; clk_25mhz_pad                               ; 9.327  ; 9.327  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
; hsync_pad         ; clk_25mhz_pad                               ; 9.837  ; 9.837  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
; isa_wait_pad      ; clk_25mhz_pad                               ; 10.592 ; 10.592 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
; red_pad[*]        ; clk_25mhz_pad                               ; 10.343 ; 10.343 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  red_pad[0]       ; clk_25mhz_pad                               ; 10.137 ; 10.137 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  red_pad[1]       ; clk_25mhz_pad                               ; 9.729  ; 9.729  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  red_pad[2]       ; clk_25mhz_pad                               ; 9.591  ; 9.591  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  red_pad[3]       ; clk_25mhz_pad                               ; 10.343 ; 10.343 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  red_pad[4]       ; clk_25mhz_pad                               ; 9.736  ; 9.736  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
; sdram_clk_pad     ; clk_25mhz_pad                               ; 8.526  ;        ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
; vsync_pad         ; clk_25mhz_pad                               ; 9.864  ; 9.864  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
; clk_75mhz_pad     ; clk_25mhz_pad                               ;        ; 7.016  ; Fall       ; clkgencore|altpll_component|pll|clk[1]      ;
; sdram_clk_pad     ; clk_25mhz_pad                               ;        ; 8.526  ; Fall       ; clkgencore|altpll_component|pll|clk[1]      ;
; green_pad[*]      ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 8.178  ; 8.178  ; Rise       ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ;
;  green_pad[4]     ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 8.178  ; 8.178  ; Rise       ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ;
; dio0to8_pad[*]    ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 8.841  ; 8.841  ; Rise       ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ;
;  dio0to8_pad[0]   ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 8.841  ; 8.841  ; Rise       ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ;
; dio0to8_pad[*]    ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 8.449  ; 8.449  ; Rise       ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ;
;  dio0to8_pad[1]   ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 8.449  ; 8.449  ; Rise       ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ;
; dio0to8_pad[*]    ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 7.725  ; 7.725  ; Rise       ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ;
;  dio0to8_pad[2]   ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 7.725  ; 7.725  ; Rise       ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ;
+-------------------+---------------------------------------------+--------+--------+------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                ;
+-------------------+---------------------------------------------+--------+--------+------------+---------------------------------------------+
; Data Port         ; Clock Port                                  ; Rise   ; Fall   ; Clock Edge ; Clock Reference                             ;
+-------------------+---------------------------------------------+--------+--------+------------+---------------------------------------------+
; bd_pad[*]         ; clk_25mhz_pad                               ; 9.316  ; 9.316  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  bd_pad[0]        ; clk_25mhz_pad                               ; 10.228 ; 10.228 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  bd_pad[1]        ; clk_25mhz_pad                               ; 9.316  ; 9.316  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  bd_pad[2]        ; clk_25mhz_pad                               ; 9.977  ; 9.977  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  bd_pad[3]        ; clk_25mhz_pad                               ; 10.484 ; 10.484 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  bd_pad[4]        ; clk_25mhz_pad                               ; 10.439 ; 10.439 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  bd_pad[5]        ; clk_25mhz_pad                               ; 10.404 ; 10.404 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  bd_pad[6]        ; clk_25mhz_pad                               ; 10.451 ; 10.451 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  bd_pad[7]        ; clk_25mhz_pad                               ; 10.219 ; 10.219 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
; blue_pad[*]       ; clk_25mhz_pad                               ; 9.287  ; 9.287  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  blue_pad[0]      ; clk_25mhz_pad                               ; 9.287  ; 9.287  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  blue_pad[1]      ; clk_25mhz_pad                               ; 9.368  ; 9.368  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  blue_pad[2]      ; clk_25mhz_pad                               ; 9.538  ; 9.538  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  blue_pad[3]      ; clk_25mhz_pad                               ; 9.684  ; 9.684  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  blue_pad[4]      ; clk_25mhz_pad                               ; 10.317 ; 10.317 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
; clk_75mhz_pad     ; clk_25mhz_pad                               ; 7.016  ;        ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
; dio0to8_pad[*]    ; clk_25mhz_pad                               ; 8.450  ; 8.450  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  dio0to8_pad[3]   ; clk_25mhz_pad                               ; 9.195  ; 9.195  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  dio0to8_pad[4]   ; clk_25mhz_pad                               ; 8.472  ; 8.472  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  dio0to8_pad[5]   ; clk_25mhz_pad                               ; 8.450  ; 8.450  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  dio0to8_pad[6]   ; clk_25mhz_pad                               ; 8.806  ; 8.806  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  dio0to8_pad[7]   ; clk_25mhz_pad                               ; 9.177  ; 9.177  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  dio0to8_pad[8]   ; clk_25mhz_pad                               ; 9.548  ; 9.548  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
; dio10to17_pad[*]  ; clk_25mhz_pad                               ; 8.435  ; 8.435  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  dio10to17_pad[0] ; clk_25mhz_pad                               ; 9.515  ; 9.515  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  dio10to17_pad[1] ; clk_25mhz_pad                               ; 9.192  ; 9.192  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  dio10to17_pad[2] ; clk_25mhz_pad                               ; 8.785  ; 8.785  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  dio10to17_pad[3] ; clk_25mhz_pad                               ; 8.435  ; 8.435  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  dio10to17_pad[4] ; clk_25mhz_pad                               ; 8.846  ; 8.846  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  dio10to17_pad[5] ; clk_25mhz_pad                               ; 8.843  ; 8.843  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  dio10to17_pad[6] ; clk_25mhz_pad                               ; 9.546  ; 9.546  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  dio10to17_pad[7] ; clk_25mhz_pad                               ; 9.419  ; 9.419  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
; fl_d_pad[*]       ; clk_25mhz_pad                               ; 9.289  ; 9.289  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  fl_d_pad[0]      ; clk_25mhz_pad                               ; 9.701  ; 9.701  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  fl_d_pad[1]      ; clk_25mhz_pad                               ; 10.065 ; 10.065 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  fl_d_pad[2]      ; clk_25mhz_pad                               ; 9.666  ; 9.666  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  fl_d_pad[3]      ; clk_25mhz_pad                               ; 9.304  ; 9.304  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  fl_d_pad[4]      ; clk_25mhz_pad                               ; 10.017 ; 10.017 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  fl_d_pad[5]      ; clk_25mhz_pad                               ; 9.680  ; 9.680  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  fl_d_pad[6]      ; clk_25mhz_pad                               ; 9.289  ; 9.289  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  fl_d_pad[7]      ; clk_25mhz_pad                               ; 10.049 ; 10.049 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
; green_pad[*]      ; clk_25mhz_pad                               ; 9.327  ; 9.327  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  green_pad[0]     ; clk_25mhz_pad                               ; 9.524  ; 9.524  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  green_pad[1]     ; clk_25mhz_pad                               ; 9.668  ; 9.668  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  green_pad[2]     ; clk_25mhz_pad                               ; 9.583  ; 9.583  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  green_pad[3]     ; clk_25mhz_pad                               ; 9.327  ; 9.327  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
; hsync_pad         ; clk_25mhz_pad                               ; 9.837  ; 9.837  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
; isa_wait_pad      ; clk_25mhz_pad                               ; 10.592 ; 10.592 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
; red_pad[*]        ; clk_25mhz_pad                               ; 9.591  ; 9.591  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  red_pad[0]       ; clk_25mhz_pad                               ; 10.137 ; 10.137 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  red_pad[1]       ; clk_25mhz_pad                               ; 9.729  ; 9.729  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  red_pad[2]       ; clk_25mhz_pad                               ; 9.591  ; 9.591  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  red_pad[3]       ; clk_25mhz_pad                               ; 10.343 ; 10.343 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  red_pad[4]       ; clk_25mhz_pad                               ; 9.736  ; 9.736  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
; sdram_clk_pad     ; clk_25mhz_pad                               ; 8.526  ;        ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
; vsync_pad         ; clk_25mhz_pad                               ; 9.864  ; 9.864  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
; clk_75mhz_pad     ; clk_25mhz_pad                               ;        ; 7.016  ; Fall       ; clkgencore|altpll_component|pll|clk[1]      ;
; sdram_clk_pad     ; clk_25mhz_pad                               ;        ; 8.526  ; Fall       ; clkgencore|altpll_component|pll|clk[1]      ;
; green_pad[*]      ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 8.178  ; 8.178  ; Rise       ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ;
;  green_pad[4]     ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 8.178  ; 8.178  ; Rise       ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ;
; dio0to8_pad[*]    ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 8.841  ; 8.841  ; Rise       ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ;
;  dio0to8_pad[0]   ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 8.841  ; 8.841  ; Rise       ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ;
; dio0to8_pad[*]    ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 8.449  ; 8.449  ; Rise       ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ;
;  dio0to8_pad[1]   ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 8.449  ; 8.449  ; Rise       ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ;
; dio0to8_pad[*]    ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 7.725  ; 7.725  ; Rise       ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ;
;  dio0to8_pad[2]   ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 7.725  ; 7.725  ; Rise       ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ;
+-------------------+---------------------------------------------+--------+--------+------------+---------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                       ;
+-------------------+-----------------+--------+------+------------+----------------------------------------+
; Data Port         ; Clock Port      ; Rise   ; Fall ; Clock Edge ; Clock Reference                        ;
+-------------------+-----------------+--------+------+------------+----------------------------------------+
; bd_pad[*]         ; bd_oe_pad       ; 7.472  ;      ; Rise       ; bd_oe_pad                              ;
;  bd_pad[0]        ; bd_oe_pad       ; 7.472  ;      ; Rise       ; bd_oe_pad                              ;
;  bd_pad[1]        ; bd_oe_pad       ; 8.194  ;      ; Rise       ; bd_oe_pad                              ;
;  bd_pad[2]        ; bd_oe_pad       ; 7.848  ;      ; Rise       ; bd_oe_pad                              ;
;  bd_pad[3]        ; bd_oe_pad       ; 7.862  ;      ; Rise       ; bd_oe_pad                              ;
;  bd_pad[4]        ; bd_oe_pad       ; 7.862  ;      ; Rise       ; bd_oe_pad                              ;
;  bd_pad[5]        ; bd_oe_pad       ; 7.862  ;      ; Rise       ; bd_oe_pad                              ;
;  bd_pad[6]        ; bd_oe_pad       ; 7.849  ;      ; Rise       ; bd_oe_pad                              ;
;  bd_pad[7]        ; bd_oe_pad       ; 7.839  ;      ; Rise       ; bd_oe_pad                              ;
; fl_d_pad[*]       ; bd_oe_pad       ; 7.836  ;      ; Rise       ; bd_oe_pad                              ;
;  fl_d_pad[0]      ; bd_oe_pad       ; 7.836  ;      ; Rise       ; bd_oe_pad                              ;
;  fl_d_pad[1]      ; bd_oe_pad       ; 7.848  ;      ; Rise       ; bd_oe_pad                              ;
;  fl_d_pad[2]      ; bd_oe_pad       ; 8.568  ;      ; Rise       ; bd_oe_pad                              ;
;  fl_d_pad[3]      ; bd_oe_pad       ; 8.194  ;      ; Rise       ; bd_oe_pad                              ;
;  fl_d_pad[4]      ; bd_oe_pad       ; 9.272  ;      ; Rise       ; bd_oe_pad                              ;
;  fl_d_pad[5]      ; bd_oe_pad       ; 8.573  ;      ; Rise       ; bd_oe_pad                              ;
;  fl_d_pad[6]      ; bd_oe_pad       ; 8.558  ;      ; Rise       ; bd_oe_pad                              ;
;  fl_d_pad[7]      ; bd_oe_pad       ; 9.262  ;      ; Rise       ; bd_oe_pad                              ;
; bd_pad[*]         ; bd_oe_pad       ; 7.472  ;      ; Fall       ; bd_oe_pad                              ;
;  bd_pad[0]        ; bd_oe_pad       ; 7.472  ;      ; Fall       ; bd_oe_pad                              ;
;  bd_pad[1]        ; bd_oe_pad       ; 8.194  ;      ; Fall       ; bd_oe_pad                              ;
;  bd_pad[2]        ; bd_oe_pad       ; 7.848  ;      ; Fall       ; bd_oe_pad                              ;
;  bd_pad[3]        ; bd_oe_pad       ; 7.862  ;      ; Fall       ; bd_oe_pad                              ;
;  bd_pad[4]        ; bd_oe_pad       ; 7.862  ;      ; Fall       ; bd_oe_pad                              ;
;  bd_pad[5]        ; bd_oe_pad       ; 7.862  ;      ; Fall       ; bd_oe_pad                              ;
;  bd_pad[6]        ; bd_oe_pad       ; 7.849  ;      ; Fall       ; bd_oe_pad                              ;
;  bd_pad[7]        ; bd_oe_pad       ; 7.839  ;      ; Fall       ; bd_oe_pad                              ;
; fl_d_pad[*]       ; bd_oe_pad       ; 7.836  ;      ; Fall       ; bd_oe_pad                              ;
;  fl_d_pad[0]      ; bd_oe_pad       ; 7.836  ;      ; Fall       ; bd_oe_pad                              ;
;  fl_d_pad[1]      ; bd_oe_pad       ; 7.848  ;      ; Fall       ; bd_oe_pad                              ;
;  fl_d_pad[2]      ; bd_oe_pad       ; 8.568  ;      ; Fall       ; bd_oe_pad                              ;
;  fl_d_pad[3]      ; bd_oe_pad       ; 8.194  ;      ; Fall       ; bd_oe_pad                              ;
;  fl_d_pad[4]      ; bd_oe_pad       ; 9.272  ;      ; Fall       ; bd_oe_pad                              ;
;  fl_d_pad[5]      ; bd_oe_pad       ; 8.573  ;      ; Fall       ; bd_oe_pad                              ;
;  fl_d_pad[6]      ; bd_oe_pad       ; 8.558  ;      ; Fall       ; bd_oe_pad                              ;
;  fl_d_pad[7]      ; bd_oe_pad       ; 9.262  ;      ; Fall       ; bd_oe_pad                              ;
; blue_pad[*]       ; clk_25mhz_pad   ; 9.637  ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  blue_pad[0]      ; clk_25mhz_pad   ; 9.689  ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  blue_pad[1]      ; clk_25mhz_pad   ; 10.611 ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  blue_pad[2]      ; clk_25mhz_pad   ; 10.674 ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  blue_pad[3]      ; clk_25mhz_pad   ; 9.637  ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; dio0to8_pad[*]    ; clk_25mhz_pad   ; 8.806  ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio0to8_pad[3]   ; clk_25mhz_pad   ; 9.239  ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio0to8_pad[4]   ; clk_25mhz_pad   ; 9.140  ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio0to8_pad[5]   ; clk_25mhz_pad   ; 8.806  ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio0to8_pad[6]   ; clk_25mhz_pad   ; 9.178  ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio0to8_pad[7]   ; clk_25mhz_pad   ; 10.419 ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio0to8_pad[8]   ; clk_25mhz_pad   ; 9.911  ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; dio10to17_pad[*]  ; clk_25mhz_pad   ; 8.429  ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[0] ; clk_25mhz_pad   ; 9.434  ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[1] ; clk_25mhz_pad   ; 8.804  ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[2] ; clk_25mhz_pad   ; 8.429  ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[3] ; clk_25mhz_pad   ; 9.181  ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[4] ; clk_25mhz_pad   ; 9.570  ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[5] ; clk_25mhz_pad   ; 9.552  ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[6] ; clk_25mhz_pad   ; 9.597  ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[7] ; clk_25mhz_pad   ; 9.728  ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; green_pad[*]      ; clk_25mhz_pad   ; 9.268  ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  green_pad[0]     ; clk_25mhz_pad   ; 10.296 ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  green_pad[1]     ; clk_25mhz_pad   ; 10.235 ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  green_pad[2]     ; clk_25mhz_pad   ; 10.253 ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  green_pad[3]     ; clk_25mhz_pad   ; 9.268  ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; hsync_pad         ; clk_25mhz_pad   ; 10.623 ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; red_pad[*]        ; clk_25mhz_pad   ; 10.167 ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  red_pad[1]       ; clk_25mhz_pad   ; 10.167 ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; vsync_pad         ; clk_25mhz_pad   ; 10.674 ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; isa_wait_pad      ; ep93xx_end_q    ; 9.049  ;      ; Rise       ; ep93xx_end_q                           ;
; bd_pad[*]         ; start_cycle_pad ; 10.199 ;      ; Rise       ; start_cycle_pad                        ;
;  bd_pad[0]        ; start_cycle_pad ; 10.199 ;      ; Rise       ; start_cycle_pad                        ;
;  bd_pad[1]        ; start_cycle_pad ; 10.921 ;      ; Rise       ; start_cycle_pad                        ;
;  bd_pad[2]        ; start_cycle_pad ; 10.575 ;      ; Rise       ; start_cycle_pad                        ;
;  bd_pad[3]        ; start_cycle_pad ; 10.589 ;      ; Rise       ; start_cycle_pad                        ;
;  bd_pad[4]        ; start_cycle_pad ; 10.589 ;      ; Rise       ; start_cycle_pad                        ;
;  bd_pad[5]        ; start_cycle_pad ; 10.589 ;      ; Rise       ; start_cycle_pad                        ;
;  bd_pad[6]        ; start_cycle_pad ; 10.576 ;      ; Rise       ; start_cycle_pad                        ;
;  bd_pad[7]        ; start_cycle_pad ; 10.566 ;      ; Rise       ; start_cycle_pad                        ;
; fl_d_pad[*]       ; start_cycle_pad ; 10.563 ;      ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[0]      ; start_cycle_pad ; 10.563 ;      ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[1]      ; start_cycle_pad ; 10.575 ;      ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[2]      ; start_cycle_pad ; 11.295 ;      ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[3]      ; start_cycle_pad ; 10.921 ;      ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[4]      ; start_cycle_pad ; 11.999 ;      ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[5]      ; start_cycle_pad ; 11.300 ;      ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[6]      ; start_cycle_pad ; 11.285 ;      ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[7]      ; start_cycle_pad ; 11.989 ;      ; Rise       ; start_cycle_pad                        ;
+-------------------+-----------------+--------+------+------------+----------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                               ;
+-------------------+-----------------+--------+------+------------+----------------------------------------+
; Data Port         ; Clock Port      ; Rise   ; Fall ; Clock Edge ; Clock Reference                        ;
+-------------------+-----------------+--------+------+------------+----------------------------------------+
; bd_pad[*]         ; bd_oe_pad       ; 7.472  ;      ; Rise       ; bd_oe_pad                              ;
;  bd_pad[0]        ; bd_oe_pad       ; 7.472  ;      ; Rise       ; bd_oe_pad                              ;
;  bd_pad[1]        ; bd_oe_pad       ; 8.194  ;      ; Rise       ; bd_oe_pad                              ;
;  bd_pad[2]        ; bd_oe_pad       ; 7.848  ;      ; Rise       ; bd_oe_pad                              ;
;  bd_pad[3]        ; bd_oe_pad       ; 7.862  ;      ; Rise       ; bd_oe_pad                              ;
;  bd_pad[4]        ; bd_oe_pad       ; 7.862  ;      ; Rise       ; bd_oe_pad                              ;
;  bd_pad[5]        ; bd_oe_pad       ; 7.862  ;      ; Rise       ; bd_oe_pad                              ;
;  bd_pad[6]        ; bd_oe_pad       ; 7.849  ;      ; Rise       ; bd_oe_pad                              ;
;  bd_pad[7]        ; bd_oe_pad       ; 7.839  ;      ; Rise       ; bd_oe_pad                              ;
; fl_d_pad[*]       ; bd_oe_pad       ; 7.836  ;      ; Rise       ; bd_oe_pad                              ;
;  fl_d_pad[0]      ; bd_oe_pad       ; 7.836  ;      ; Rise       ; bd_oe_pad                              ;
;  fl_d_pad[1]      ; bd_oe_pad       ; 7.848  ;      ; Rise       ; bd_oe_pad                              ;
;  fl_d_pad[2]      ; bd_oe_pad       ; 8.568  ;      ; Rise       ; bd_oe_pad                              ;
;  fl_d_pad[3]      ; bd_oe_pad       ; 8.194  ;      ; Rise       ; bd_oe_pad                              ;
;  fl_d_pad[4]      ; bd_oe_pad       ; 9.272  ;      ; Rise       ; bd_oe_pad                              ;
;  fl_d_pad[5]      ; bd_oe_pad       ; 8.573  ;      ; Rise       ; bd_oe_pad                              ;
;  fl_d_pad[6]      ; bd_oe_pad       ; 8.558  ;      ; Rise       ; bd_oe_pad                              ;
;  fl_d_pad[7]      ; bd_oe_pad       ; 9.262  ;      ; Rise       ; bd_oe_pad                              ;
; bd_pad[*]         ; bd_oe_pad       ; 7.472  ;      ; Fall       ; bd_oe_pad                              ;
;  bd_pad[0]        ; bd_oe_pad       ; 7.472  ;      ; Fall       ; bd_oe_pad                              ;
;  bd_pad[1]        ; bd_oe_pad       ; 8.194  ;      ; Fall       ; bd_oe_pad                              ;
;  bd_pad[2]        ; bd_oe_pad       ; 7.848  ;      ; Fall       ; bd_oe_pad                              ;
;  bd_pad[3]        ; bd_oe_pad       ; 7.862  ;      ; Fall       ; bd_oe_pad                              ;
;  bd_pad[4]        ; bd_oe_pad       ; 7.862  ;      ; Fall       ; bd_oe_pad                              ;
;  bd_pad[5]        ; bd_oe_pad       ; 7.862  ;      ; Fall       ; bd_oe_pad                              ;
;  bd_pad[6]        ; bd_oe_pad       ; 7.849  ;      ; Fall       ; bd_oe_pad                              ;
;  bd_pad[7]        ; bd_oe_pad       ; 7.839  ;      ; Fall       ; bd_oe_pad                              ;
; fl_d_pad[*]       ; bd_oe_pad       ; 7.836  ;      ; Fall       ; bd_oe_pad                              ;
;  fl_d_pad[0]      ; bd_oe_pad       ; 7.836  ;      ; Fall       ; bd_oe_pad                              ;
;  fl_d_pad[1]      ; bd_oe_pad       ; 7.848  ;      ; Fall       ; bd_oe_pad                              ;
;  fl_d_pad[2]      ; bd_oe_pad       ; 8.568  ;      ; Fall       ; bd_oe_pad                              ;
;  fl_d_pad[3]      ; bd_oe_pad       ; 8.194  ;      ; Fall       ; bd_oe_pad                              ;
;  fl_d_pad[4]      ; bd_oe_pad       ; 9.272  ;      ; Fall       ; bd_oe_pad                              ;
;  fl_d_pad[5]      ; bd_oe_pad       ; 8.573  ;      ; Fall       ; bd_oe_pad                              ;
;  fl_d_pad[6]      ; bd_oe_pad       ; 8.558  ;      ; Fall       ; bd_oe_pad                              ;
;  fl_d_pad[7]      ; bd_oe_pad       ; 9.262  ;      ; Fall       ; bd_oe_pad                              ;
; blue_pad[*]       ; clk_25mhz_pad   ; 9.637  ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  blue_pad[0]      ; clk_25mhz_pad   ; 9.689  ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  blue_pad[1]      ; clk_25mhz_pad   ; 10.611 ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  blue_pad[2]      ; clk_25mhz_pad   ; 10.674 ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  blue_pad[3]      ; clk_25mhz_pad   ; 9.637  ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; dio0to8_pad[*]    ; clk_25mhz_pad   ; 8.806  ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio0to8_pad[3]   ; clk_25mhz_pad   ; 9.239  ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio0to8_pad[4]   ; clk_25mhz_pad   ; 9.140  ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio0to8_pad[5]   ; clk_25mhz_pad   ; 8.806  ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio0to8_pad[6]   ; clk_25mhz_pad   ; 9.178  ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio0to8_pad[7]   ; clk_25mhz_pad   ; 10.419 ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio0to8_pad[8]   ; clk_25mhz_pad   ; 9.911  ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; dio10to17_pad[*]  ; clk_25mhz_pad   ; 8.429  ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[0] ; clk_25mhz_pad   ; 9.434  ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[1] ; clk_25mhz_pad   ; 8.804  ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[2] ; clk_25mhz_pad   ; 8.429  ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[3] ; clk_25mhz_pad   ; 9.181  ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[4] ; clk_25mhz_pad   ; 9.570  ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[5] ; clk_25mhz_pad   ; 9.552  ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[6] ; clk_25mhz_pad   ; 9.597  ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[7] ; clk_25mhz_pad   ; 9.728  ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; green_pad[*]      ; clk_25mhz_pad   ; 9.268  ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  green_pad[0]     ; clk_25mhz_pad   ; 10.296 ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  green_pad[1]     ; clk_25mhz_pad   ; 10.235 ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  green_pad[2]     ; clk_25mhz_pad   ; 10.253 ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  green_pad[3]     ; clk_25mhz_pad   ; 9.268  ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; hsync_pad         ; clk_25mhz_pad   ; 10.623 ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; red_pad[*]        ; clk_25mhz_pad   ; 10.167 ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  red_pad[1]       ; clk_25mhz_pad   ; 10.167 ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; vsync_pad         ; clk_25mhz_pad   ; 10.674 ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; isa_wait_pad      ; ep93xx_end_q    ; 9.049  ;      ; Rise       ; ep93xx_end_q                           ;
; bd_pad[*]         ; start_cycle_pad ; 9.539  ;      ; Rise       ; start_cycle_pad                        ;
;  bd_pad[0]        ; start_cycle_pad ; 9.539  ;      ; Rise       ; start_cycle_pad                        ;
;  bd_pad[1]        ; start_cycle_pad ; 10.261 ;      ; Rise       ; start_cycle_pad                        ;
;  bd_pad[2]        ; start_cycle_pad ; 9.915  ;      ; Rise       ; start_cycle_pad                        ;
;  bd_pad[3]        ; start_cycle_pad ; 9.929  ;      ; Rise       ; start_cycle_pad                        ;
;  bd_pad[4]        ; start_cycle_pad ; 9.929  ;      ; Rise       ; start_cycle_pad                        ;
;  bd_pad[5]        ; start_cycle_pad ; 9.929  ;      ; Rise       ; start_cycle_pad                        ;
;  bd_pad[6]        ; start_cycle_pad ; 9.916  ;      ; Rise       ; start_cycle_pad                        ;
;  bd_pad[7]        ; start_cycle_pad ; 9.906  ;      ; Rise       ; start_cycle_pad                        ;
; fl_d_pad[*]       ; start_cycle_pad ; 9.903  ;      ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[0]      ; start_cycle_pad ; 9.903  ;      ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[1]      ; start_cycle_pad ; 9.915  ;      ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[2]      ; start_cycle_pad ; 10.635 ;      ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[3]      ; start_cycle_pad ; 10.261 ;      ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[4]      ; start_cycle_pad ; 11.339 ;      ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[5]      ; start_cycle_pad ; 10.640 ;      ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[6]      ; start_cycle_pad ; 10.625 ;      ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[7]      ; start_cycle_pad ; 11.329 ;      ; Rise       ; start_cycle_pad                        ;
+-------------------+-----------------+--------+------+------------+----------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                              ;
+-------------------+-----------------+-----------+-----------+------------+----------------------------------------+
; Data Port         ; Clock Port      ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                        ;
+-------------------+-----------------+-----------+-----------+------------+----------------------------------------+
; bd_pad[*]         ; bd_oe_pad       ; 7.472     ;           ; Rise       ; bd_oe_pad                              ;
;  bd_pad[0]        ; bd_oe_pad       ; 7.472     ;           ; Rise       ; bd_oe_pad                              ;
;  bd_pad[1]        ; bd_oe_pad       ; 8.194     ;           ; Rise       ; bd_oe_pad                              ;
;  bd_pad[2]        ; bd_oe_pad       ; 7.848     ;           ; Rise       ; bd_oe_pad                              ;
;  bd_pad[3]        ; bd_oe_pad       ; 7.862     ;           ; Rise       ; bd_oe_pad                              ;
;  bd_pad[4]        ; bd_oe_pad       ; 7.862     ;           ; Rise       ; bd_oe_pad                              ;
;  bd_pad[5]        ; bd_oe_pad       ; 7.862     ;           ; Rise       ; bd_oe_pad                              ;
;  bd_pad[6]        ; bd_oe_pad       ; 7.849     ;           ; Rise       ; bd_oe_pad                              ;
;  bd_pad[7]        ; bd_oe_pad       ; 7.839     ;           ; Rise       ; bd_oe_pad                              ;
; fl_d_pad[*]       ; bd_oe_pad       ; 7.836     ;           ; Rise       ; bd_oe_pad                              ;
;  fl_d_pad[0]      ; bd_oe_pad       ; 7.836     ;           ; Rise       ; bd_oe_pad                              ;
;  fl_d_pad[1]      ; bd_oe_pad       ; 7.848     ;           ; Rise       ; bd_oe_pad                              ;
;  fl_d_pad[2]      ; bd_oe_pad       ; 8.568     ;           ; Rise       ; bd_oe_pad                              ;
;  fl_d_pad[3]      ; bd_oe_pad       ; 8.194     ;           ; Rise       ; bd_oe_pad                              ;
;  fl_d_pad[4]      ; bd_oe_pad       ; 9.272     ;           ; Rise       ; bd_oe_pad                              ;
;  fl_d_pad[5]      ; bd_oe_pad       ; 8.573     ;           ; Rise       ; bd_oe_pad                              ;
;  fl_d_pad[6]      ; bd_oe_pad       ; 8.558     ;           ; Rise       ; bd_oe_pad                              ;
;  fl_d_pad[7]      ; bd_oe_pad       ; 9.262     ;           ; Rise       ; bd_oe_pad                              ;
; bd_pad[*]         ; bd_oe_pad       ; 7.472     ;           ; Fall       ; bd_oe_pad                              ;
;  bd_pad[0]        ; bd_oe_pad       ; 7.472     ;           ; Fall       ; bd_oe_pad                              ;
;  bd_pad[1]        ; bd_oe_pad       ; 8.194     ;           ; Fall       ; bd_oe_pad                              ;
;  bd_pad[2]        ; bd_oe_pad       ; 7.848     ;           ; Fall       ; bd_oe_pad                              ;
;  bd_pad[3]        ; bd_oe_pad       ; 7.862     ;           ; Fall       ; bd_oe_pad                              ;
;  bd_pad[4]        ; bd_oe_pad       ; 7.862     ;           ; Fall       ; bd_oe_pad                              ;
;  bd_pad[5]        ; bd_oe_pad       ; 7.862     ;           ; Fall       ; bd_oe_pad                              ;
;  bd_pad[6]        ; bd_oe_pad       ; 7.849     ;           ; Fall       ; bd_oe_pad                              ;
;  bd_pad[7]        ; bd_oe_pad       ; 7.839     ;           ; Fall       ; bd_oe_pad                              ;
; fl_d_pad[*]       ; bd_oe_pad       ; 7.836     ;           ; Fall       ; bd_oe_pad                              ;
;  fl_d_pad[0]      ; bd_oe_pad       ; 7.836     ;           ; Fall       ; bd_oe_pad                              ;
;  fl_d_pad[1]      ; bd_oe_pad       ; 7.848     ;           ; Fall       ; bd_oe_pad                              ;
;  fl_d_pad[2]      ; bd_oe_pad       ; 8.568     ;           ; Fall       ; bd_oe_pad                              ;
;  fl_d_pad[3]      ; bd_oe_pad       ; 8.194     ;           ; Fall       ; bd_oe_pad                              ;
;  fl_d_pad[4]      ; bd_oe_pad       ; 9.272     ;           ; Fall       ; bd_oe_pad                              ;
;  fl_d_pad[5]      ; bd_oe_pad       ; 8.573     ;           ; Fall       ; bd_oe_pad                              ;
;  fl_d_pad[6]      ; bd_oe_pad       ; 8.558     ;           ; Fall       ; bd_oe_pad                              ;
;  fl_d_pad[7]      ; bd_oe_pad       ; 9.262     ;           ; Fall       ; bd_oe_pad                              ;
; blue_pad[*]       ; clk_25mhz_pad   ; 9.637     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  blue_pad[0]      ; clk_25mhz_pad   ; 9.689     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  blue_pad[1]      ; clk_25mhz_pad   ; 10.611    ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  blue_pad[2]      ; clk_25mhz_pad   ; 10.674    ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  blue_pad[3]      ; clk_25mhz_pad   ; 9.637     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; dio0to8_pad[*]    ; clk_25mhz_pad   ; 8.806     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio0to8_pad[3]   ; clk_25mhz_pad   ; 9.239     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio0to8_pad[4]   ; clk_25mhz_pad   ; 9.140     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio0to8_pad[5]   ; clk_25mhz_pad   ; 8.806     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio0to8_pad[6]   ; clk_25mhz_pad   ; 9.178     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio0to8_pad[7]   ; clk_25mhz_pad   ; 10.419    ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio0to8_pad[8]   ; clk_25mhz_pad   ; 9.911     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; dio10to17_pad[*]  ; clk_25mhz_pad   ; 8.429     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[0] ; clk_25mhz_pad   ; 9.434     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[1] ; clk_25mhz_pad   ; 8.804     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[2] ; clk_25mhz_pad   ; 8.429     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[3] ; clk_25mhz_pad   ; 9.181     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[4] ; clk_25mhz_pad   ; 9.570     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[5] ; clk_25mhz_pad   ; 9.552     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[6] ; clk_25mhz_pad   ; 9.597     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[7] ; clk_25mhz_pad   ; 9.728     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; green_pad[*]      ; clk_25mhz_pad   ; 9.268     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  green_pad[0]     ; clk_25mhz_pad   ; 10.296    ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  green_pad[1]     ; clk_25mhz_pad   ; 10.235    ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  green_pad[2]     ; clk_25mhz_pad   ; 10.253    ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  green_pad[3]     ; clk_25mhz_pad   ; 9.268     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; hsync_pad         ; clk_25mhz_pad   ; 10.623    ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; red_pad[*]        ; clk_25mhz_pad   ; 10.167    ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  red_pad[1]       ; clk_25mhz_pad   ; 10.167    ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; vsync_pad         ; clk_25mhz_pad   ; 10.674    ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; isa_wait_pad      ; ep93xx_end_q    ; 9.049     ;           ; Rise       ; ep93xx_end_q                           ;
; bd_pad[*]         ; start_cycle_pad ; 10.199    ;           ; Rise       ; start_cycle_pad                        ;
;  bd_pad[0]        ; start_cycle_pad ; 10.199    ;           ; Rise       ; start_cycle_pad                        ;
;  bd_pad[1]        ; start_cycle_pad ; 10.921    ;           ; Rise       ; start_cycle_pad                        ;
;  bd_pad[2]        ; start_cycle_pad ; 10.575    ;           ; Rise       ; start_cycle_pad                        ;
;  bd_pad[3]        ; start_cycle_pad ; 10.589    ;           ; Rise       ; start_cycle_pad                        ;
;  bd_pad[4]        ; start_cycle_pad ; 10.589    ;           ; Rise       ; start_cycle_pad                        ;
;  bd_pad[5]        ; start_cycle_pad ; 10.589    ;           ; Rise       ; start_cycle_pad                        ;
;  bd_pad[6]        ; start_cycle_pad ; 10.576    ;           ; Rise       ; start_cycle_pad                        ;
;  bd_pad[7]        ; start_cycle_pad ; 10.566    ;           ; Rise       ; start_cycle_pad                        ;
; fl_d_pad[*]       ; start_cycle_pad ; 10.563    ;           ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[0]      ; start_cycle_pad ; 10.563    ;           ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[1]      ; start_cycle_pad ; 10.575    ;           ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[2]      ; start_cycle_pad ; 11.295    ;           ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[3]      ; start_cycle_pad ; 10.921    ;           ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[4]      ; start_cycle_pad ; 11.999    ;           ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[5]      ; start_cycle_pad ; 11.300    ;           ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[6]      ; start_cycle_pad ; 11.285    ;           ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[7]      ; start_cycle_pad ; 11.989    ;           ; Rise       ; start_cycle_pad                        ;
+-------------------+-----------------+-----------+-----------+------------+----------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                      ;
+-------------------+-----------------+-----------+-----------+------------+----------------------------------------+
; Data Port         ; Clock Port      ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                        ;
+-------------------+-----------------+-----------+-----------+------------+----------------------------------------+
; bd_pad[*]         ; bd_oe_pad       ; 7.472     ;           ; Rise       ; bd_oe_pad                              ;
;  bd_pad[0]        ; bd_oe_pad       ; 7.472     ;           ; Rise       ; bd_oe_pad                              ;
;  bd_pad[1]        ; bd_oe_pad       ; 8.194     ;           ; Rise       ; bd_oe_pad                              ;
;  bd_pad[2]        ; bd_oe_pad       ; 7.848     ;           ; Rise       ; bd_oe_pad                              ;
;  bd_pad[3]        ; bd_oe_pad       ; 7.862     ;           ; Rise       ; bd_oe_pad                              ;
;  bd_pad[4]        ; bd_oe_pad       ; 7.862     ;           ; Rise       ; bd_oe_pad                              ;
;  bd_pad[5]        ; bd_oe_pad       ; 7.862     ;           ; Rise       ; bd_oe_pad                              ;
;  bd_pad[6]        ; bd_oe_pad       ; 7.849     ;           ; Rise       ; bd_oe_pad                              ;
;  bd_pad[7]        ; bd_oe_pad       ; 7.839     ;           ; Rise       ; bd_oe_pad                              ;
; fl_d_pad[*]       ; bd_oe_pad       ; 7.836     ;           ; Rise       ; bd_oe_pad                              ;
;  fl_d_pad[0]      ; bd_oe_pad       ; 7.836     ;           ; Rise       ; bd_oe_pad                              ;
;  fl_d_pad[1]      ; bd_oe_pad       ; 7.848     ;           ; Rise       ; bd_oe_pad                              ;
;  fl_d_pad[2]      ; bd_oe_pad       ; 8.568     ;           ; Rise       ; bd_oe_pad                              ;
;  fl_d_pad[3]      ; bd_oe_pad       ; 8.194     ;           ; Rise       ; bd_oe_pad                              ;
;  fl_d_pad[4]      ; bd_oe_pad       ; 9.272     ;           ; Rise       ; bd_oe_pad                              ;
;  fl_d_pad[5]      ; bd_oe_pad       ; 8.573     ;           ; Rise       ; bd_oe_pad                              ;
;  fl_d_pad[6]      ; bd_oe_pad       ; 8.558     ;           ; Rise       ; bd_oe_pad                              ;
;  fl_d_pad[7]      ; bd_oe_pad       ; 9.262     ;           ; Rise       ; bd_oe_pad                              ;
; bd_pad[*]         ; bd_oe_pad       ; 7.472     ;           ; Fall       ; bd_oe_pad                              ;
;  bd_pad[0]        ; bd_oe_pad       ; 7.472     ;           ; Fall       ; bd_oe_pad                              ;
;  bd_pad[1]        ; bd_oe_pad       ; 8.194     ;           ; Fall       ; bd_oe_pad                              ;
;  bd_pad[2]        ; bd_oe_pad       ; 7.848     ;           ; Fall       ; bd_oe_pad                              ;
;  bd_pad[3]        ; bd_oe_pad       ; 7.862     ;           ; Fall       ; bd_oe_pad                              ;
;  bd_pad[4]        ; bd_oe_pad       ; 7.862     ;           ; Fall       ; bd_oe_pad                              ;
;  bd_pad[5]        ; bd_oe_pad       ; 7.862     ;           ; Fall       ; bd_oe_pad                              ;
;  bd_pad[6]        ; bd_oe_pad       ; 7.849     ;           ; Fall       ; bd_oe_pad                              ;
;  bd_pad[7]        ; bd_oe_pad       ; 7.839     ;           ; Fall       ; bd_oe_pad                              ;
; fl_d_pad[*]       ; bd_oe_pad       ; 7.836     ;           ; Fall       ; bd_oe_pad                              ;
;  fl_d_pad[0]      ; bd_oe_pad       ; 7.836     ;           ; Fall       ; bd_oe_pad                              ;
;  fl_d_pad[1]      ; bd_oe_pad       ; 7.848     ;           ; Fall       ; bd_oe_pad                              ;
;  fl_d_pad[2]      ; bd_oe_pad       ; 8.568     ;           ; Fall       ; bd_oe_pad                              ;
;  fl_d_pad[3]      ; bd_oe_pad       ; 8.194     ;           ; Fall       ; bd_oe_pad                              ;
;  fl_d_pad[4]      ; bd_oe_pad       ; 9.272     ;           ; Fall       ; bd_oe_pad                              ;
;  fl_d_pad[5]      ; bd_oe_pad       ; 8.573     ;           ; Fall       ; bd_oe_pad                              ;
;  fl_d_pad[6]      ; bd_oe_pad       ; 8.558     ;           ; Fall       ; bd_oe_pad                              ;
;  fl_d_pad[7]      ; bd_oe_pad       ; 9.262     ;           ; Fall       ; bd_oe_pad                              ;
; blue_pad[*]       ; clk_25mhz_pad   ; 9.637     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  blue_pad[0]      ; clk_25mhz_pad   ; 9.689     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  blue_pad[1]      ; clk_25mhz_pad   ; 10.611    ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  blue_pad[2]      ; clk_25mhz_pad   ; 10.674    ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  blue_pad[3]      ; clk_25mhz_pad   ; 9.637     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; dio0to8_pad[*]    ; clk_25mhz_pad   ; 8.806     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio0to8_pad[3]   ; clk_25mhz_pad   ; 9.239     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio0to8_pad[4]   ; clk_25mhz_pad   ; 9.140     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio0to8_pad[5]   ; clk_25mhz_pad   ; 8.806     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio0to8_pad[6]   ; clk_25mhz_pad   ; 9.178     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio0to8_pad[7]   ; clk_25mhz_pad   ; 10.419    ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio0to8_pad[8]   ; clk_25mhz_pad   ; 9.911     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; dio10to17_pad[*]  ; clk_25mhz_pad   ; 8.429     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[0] ; clk_25mhz_pad   ; 9.434     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[1] ; clk_25mhz_pad   ; 8.804     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[2] ; clk_25mhz_pad   ; 8.429     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[3] ; clk_25mhz_pad   ; 9.181     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[4] ; clk_25mhz_pad   ; 9.570     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[5] ; clk_25mhz_pad   ; 9.552     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[6] ; clk_25mhz_pad   ; 9.597     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[7] ; clk_25mhz_pad   ; 9.728     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; green_pad[*]      ; clk_25mhz_pad   ; 9.268     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  green_pad[0]     ; clk_25mhz_pad   ; 10.296    ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  green_pad[1]     ; clk_25mhz_pad   ; 10.235    ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  green_pad[2]     ; clk_25mhz_pad   ; 10.253    ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  green_pad[3]     ; clk_25mhz_pad   ; 9.268     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; hsync_pad         ; clk_25mhz_pad   ; 10.623    ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; red_pad[*]        ; clk_25mhz_pad   ; 10.167    ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  red_pad[1]       ; clk_25mhz_pad   ; 10.167    ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; vsync_pad         ; clk_25mhz_pad   ; 10.674    ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; isa_wait_pad      ; ep93xx_end_q    ; 9.049     ;           ; Rise       ; ep93xx_end_q                           ;
; bd_pad[*]         ; start_cycle_pad ; 9.539     ;           ; Rise       ; start_cycle_pad                        ;
;  bd_pad[0]        ; start_cycle_pad ; 9.539     ;           ; Rise       ; start_cycle_pad                        ;
;  bd_pad[1]        ; start_cycle_pad ; 10.261    ;           ; Rise       ; start_cycle_pad                        ;
;  bd_pad[2]        ; start_cycle_pad ; 9.915     ;           ; Rise       ; start_cycle_pad                        ;
;  bd_pad[3]        ; start_cycle_pad ; 9.929     ;           ; Rise       ; start_cycle_pad                        ;
;  bd_pad[4]        ; start_cycle_pad ; 9.929     ;           ; Rise       ; start_cycle_pad                        ;
;  bd_pad[5]        ; start_cycle_pad ; 9.929     ;           ; Rise       ; start_cycle_pad                        ;
;  bd_pad[6]        ; start_cycle_pad ; 9.916     ;           ; Rise       ; start_cycle_pad                        ;
;  bd_pad[7]        ; start_cycle_pad ; 9.906     ;           ; Rise       ; start_cycle_pad                        ;
; fl_d_pad[*]       ; start_cycle_pad ; 9.903     ;           ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[0]      ; start_cycle_pad ; 9.903     ;           ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[1]      ; start_cycle_pad ; 9.915     ;           ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[2]      ; start_cycle_pad ; 10.635    ;           ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[3]      ; start_cycle_pad ; 10.261    ;           ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[4]      ; start_cycle_pad ; 11.339    ;           ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[5]      ; start_cycle_pad ; 10.640    ;           ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[6]      ; start_cycle_pad ; 10.625    ;           ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[7]      ; start_cycle_pad ; 11.329    ;           ; Rise       ; start_cycle_pad                        ;
+-------------------+-----------------+-----------+-----------+------------+----------------------------------------+


+----------------------------------------------------------------------+
; Fast Model Setup Summary                                             ;
+---------------------------------------------+--------+---------------+
; Clock                                       ; Slack  ; End Point TNS ;
+---------------------------------------------+--------+---------------+
; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; -2.302 ; -15.094       ;
; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; -2.145 ; -15.161       ;
; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; -1.991 ; -14.839       ;
; clkgencore|altpll_component|pll|clk[1]      ; -1.951 ; -257.829      ;
; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; -1.847 ; -14.975       ;
; bd_oe_pad                                   ; 0.053  ; 0.000         ;
; start_cycle_pad                             ; 0.665  ; 0.000         ;
+---------------------------------------------+--------+---------------+


+----------------------------------------------------------------------+
; Fast Model Hold Summary                                              ;
+---------------------------------------------+--------+---------------+
; Clock                                       ; Slack  ; End Point TNS ;
+---------------------------------------------+--------+---------------+
; clkgencore|altpll_component|pll|clk[1]      ; -1.950 ; -10.434       ;
; start_cycle_pad                             ; -0.523 ; -0.523        ;
; bd_oe_pad                                   ; 0.215  ; 0.000         ;
; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.215  ; 0.000         ;
; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.215  ; 0.000         ;
; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.215  ; 0.000         ;
; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.245  ; 0.000         ;
+---------------------------------------------+--------+---------------+


+----------------------------------------------------------------------+
; Fast Model Recovery Summary                                          ;
+---------------------------------------------+--------+---------------+
; Clock                                       ; Slack  ; End Point TNS ;
+---------------------------------------------+--------+---------------+
; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; -1.818 ; -1.818        ;
; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; -1.710 ; -1.710        ;
; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; -1.699 ; -1.699        ;
; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; -1.597 ; -1.597        ;
; ep93xx_end_q                                ; -0.337 ; -0.337        ;
; start_cycle_pad                             ; 1.121  ; 0.000         ;
; bd_oe_pad                                   ; 1.215  ; 0.000         ;
; clkgencore|altpll_component|pll|clk[1]      ; 11.804 ; 0.000         ;
+---------------------------------------------+--------+---------------+


+----------------------------------------------------------------------+
; Fast Model Removal Summary                                           ;
+---------------------------------------------+--------+---------------+
; Clock                                       ; Slack  ; End Point TNS ;
+---------------------------------------------+--------+---------------+
; bd_oe_pad                                   ; -0.835 ; -1.670        ;
; start_cycle_pad                             ; -0.741 ; -0.741        ;
; clkgencore|altpll_component|pll|clk[1]      ; 0.586  ; 0.000         ;
; ep93xx_end_q                                ; 0.717  ; 0.000         ;
; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.478  ; 0.000         ;
; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.580  ; 0.000         ;
; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.591  ; 0.000         ;
; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.699  ; 0.000         ;
+---------------------------------------------+--------+---------------+


+----------------------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                               ;
+---------------------------------------------+--------+---------------+
; Clock                                       ; Slack  ; End Point TNS ;
+---------------------------------------------+--------+---------------+
; start_cycle_pad                             ; -1.380 ; -26.380       ;
; bd_oe_pad                                   ; -1.380 ; -3.380        ;
; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; -0.500 ; -9.000        ;
; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; -0.500 ; -9.000        ;
; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; -0.500 ; -9.000        ;
; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; -0.500 ; -9.000        ;
; ep93xx_end_q                                ; -0.500 ; -1.000        ;
; clkgencore|altpll_component|pll|clk[1]      ; 5.666  ; 0.000         ;
; clk_25mhz_pad                               ; 20.000 ; 0.000         ;
+---------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'ts7300_usercore:usercore|pwm:PWM_4|slow_clk'                                                                                                                                                                                     ;
+--------+------------------------------------------------------+------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                            ; To Node                                        ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------+------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; -2.302 ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[0] ; ts7300_usercore:usercore|pwm:PWM_4|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.001        ; -0.879     ; 1.456      ;
; -2.299 ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[1] ; ts7300_usercore:usercore|pwm:PWM_4|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.001        ; -0.879     ; 1.453      ;
; -2.248 ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[2] ; ts7300_usercore:usercore|pwm:PWM_4|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.001        ; -0.879     ; 1.402      ;
; -2.183 ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[4] ; ts7300_usercore:usercore|pwm:PWM_4|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.001        ; -0.879     ; 1.337      ;
; -2.147 ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[5] ; ts7300_usercore:usercore|pwm:PWM_4|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.001        ; -0.879     ; 1.301      ;
; -2.118 ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[3] ; ts7300_usercore:usercore|pwm:PWM_4|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.001        ; -0.879     ; 1.272      ;
; -2.011 ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[6] ; ts7300_usercore:usercore|pwm:PWM_4|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.001        ; -0.879     ; 1.165      ;
; -1.756 ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[7] ; ts7300_usercore:usercore|pwm:PWM_4|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.001        ; -0.879     ; 0.910      ;
; -1.599 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_4|counter[0]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.001        ; -0.891     ; 0.741      ;
; -1.599 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_4|counter[1]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.001        ; -0.891     ; 0.741      ;
; -1.599 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_4|counter[2]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.001        ; -0.891     ; 0.741      ;
; -1.599 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_4|counter[3]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.001        ; -0.891     ; 0.741      ;
; -1.599 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_4|counter[4]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.001        ; -0.891     ; 0.741      ;
; -1.599 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_4|counter[5]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.001        ; -0.891     ; 0.741      ;
; -1.599 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_4|counter[6]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.001        ; -0.891     ; 0.741      ;
; -1.599 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_4|counter[7]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.001        ; -0.891     ; 0.741      ;
; -1.331 ; ts7300_usercore:usercore|PWM_enable_D                ; ts7300_usercore:usercore|pwm:PWM_4|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.001        ; -0.879     ; 0.485      ;
; -0.453 ; ts7300_usercore:usercore|pwm:PWM_4|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_4|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; 0.012      ; 1.497      ;
; -0.374 ; ts7300_usercore:usercore|pwm:PWM_4|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_4|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; 0.012      ; 1.418      ;
; -0.304 ; ts7300_usercore:usercore|pwm:PWM_4|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_4|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; 0.012      ; 1.348      ;
; -0.261 ; ts7300_usercore:usercore|pwm:PWM_4|counter[5]        ; ts7300_usercore:usercore|pwm:PWM_4|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; 0.012      ; 1.305      ;
; -0.250 ; ts7300_usercore:usercore|pwm:PWM_4|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_4|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; 0.012      ; 1.294      ;
; -0.201 ; ts7300_usercore:usercore|pwm:PWM_4|counter[4]        ; ts7300_usercore:usercore|pwm:PWM_4|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; 0.012      ; 1.245      ;
; -0.143 ; ts7300_usercore:usercore|pwm:PWM_4|counter[6]        ; ts7300_usercore:usercore|pwm:PWM_4|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; 0.012      ; 1.187      ;
; 0.009  ; ts7300_usercore:usercore|pwm:PWM_4|counter[7]        ; ts7300_usercore:usercore|pwm:PWM_4|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; 0.012      ; 1.035      ;
; 0.091  ; ts7300_usercore:usercore|pwm:PWM_4|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; 0.000      ; 0.941      ;
; 0.126  ; ts7300_usercore:usercore|pwm:PWM_4|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; 0.000      ; 0.906      ;
; 0.161  ; ts7300_usercore:usercore|pwm:PWM_4|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; 0.000      ; 0.871      ;
; 0.196  ; ts7300_usercore:usercore|pwm:PWM_4|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[4]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; 0.000      ; 0.836      ;
; 0.208  ; ts7300_usercore:usercore|pwm:PWM_4|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; 0.000      ; 0.824      ;
; 0.231  ; ts7300_usercore:usercore|pwm:PWM_4|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[3]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; 0.000      ; 0.801      ;
; 0.237  ; ts7300_usercore:usercore|pwm:PWM_4|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; 0.000      ; 0.795      ;
; 0.243  ; ts7300_usercore:usercore|pwm:PWM_4|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; 0.000      ; 0.789      ;
; 0.260  ; ts7300_usercore:usercore|pwm:PWM_4|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; 0.000      ; 0.772      ;
; 0.266  ; ts7300_usercore:usercore|pwm:PWM_4|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[2]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; 0.000      ; 0.766      ;
; 0.272  ; ts7300_usercore:usercore|pwm:PWM_4|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; 0.000      ; 0.760      ;
; 0.278  ; ts7300_usercore:usercore|pwm:PWM_4|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; 0.000      ; 0.754      ;
; 0.295  ; ts7300_usercore:usercore|pwm:PWM_4|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; 0.000      ; 0.737      ;
; 0.307  ; ts7300_usercore:usercore|pwm:PWM_4|counter[4]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; 0.000      ; 0.725      ;
; 0.307  ; ts7300_usercore:usercore|pwm:PWM_4|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; 0.000      ; 0.725      ;
; 0.313  ; ts7300_usercore:usercore|pwm:PWM_4|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[4]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; 0.000      ; 0.719      ;
; 0.329  ; ts7300_usercore:usercore|pwm:PWM_4|counter[5]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; 0.000      ; 0.703      ;
; 0.330  ; ts7300_usercore:usercore|pwm:PWM_4|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; 0.000      ; 0.702      ;
; 0.342  ; ts7300_usercore:usercore|pwm:PWM_4|counter[4]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; 0.000      ; 0.690      ;
; 0.342  ; ts7300_usercore:usercore|pwm:PWM_4|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[4]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; 0.000      ; 0.690      ;
; 0.348  ; ts7300_usercore:usercore|pwm:PWM_4|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[3]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; 0.000      ; 0.684      ;
; 0.364  ; ts7300_usercore:usercore|pwm:PWM_4|counter[6]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; 0.000      ; 0.668      ;
; 0.364  ; ts7300_usercore:usercore|pwm:PWM_4|counter[5]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; 0.000      ; 0.668      ;
; 0.365  ; ts7300_usercore:usercore|pwm:PWM_4|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[4]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; 0.000      ; 0.667      ;
; 0.377  ; ts7300_usercore:usercore|pwm:PWM_4|counter[4]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; 0.000      ; 0.655      ;
; 0.377  ; ts7300_usercore:usercore|pwm:PWM_4|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[3]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; 0.000      ; 0.655      ;
; 0.383  ; ts7300_usercore:usercore|pwm:PWM_4|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[2]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; 0.000      ; 0.649      ;
; 0.406  ; ts7300_usercore:usercore|pwm:PWM_4|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[1]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; 0.000      ; 0.626      ;
; 0.504  ; ts7300_usercore:usercore|pwm:PWM_4|counter[6]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; 0.000      ; 0.528      ;
; 0.504  ; ts7300_usercore:usercore|pwm:PWM_4|counter[5]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; 0.000      ; 0.528      ;
; 0.505  ; ts7300_usercore:usercore|pwm:PWM_4|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[3]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; 0.000      ; 0.527      ;
; 0.515  ; ts7300_usercore:usercore|pwm:PWM_4|counter[7]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; 0.000      ; 0.517      ;
; 0.515  ; ts7300_usercore:usercore|pwm:PWM_4|counter[4]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[4]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; 0.000      ; 0.517      ;
; 0.515  ; ts7300_usercore:usercore|pwm:PWM_4|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[2]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; 0.000      ; 0.517      ;
; 0.518  ; ts7300_usercore:usercore|pwm:PWM_4|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[1]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; 0.000      ; 0.514      ;
; 0.665  ; ts7300_usercore:usercore|pwm:PWM_4|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[0]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; 0.000      ; 0.367      ;
+--------+------------------------------------------------------+------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'ts7300_usercore:usercore|pwm:PWM_3|slow_clk'                                                                                                                                                                                     ;
+--------+------------------------------------------------------+------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                            ; To Node                                        ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------+------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; -2.145 ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[1] ; ts7300_usercore:usercore|pwm:PWM_3|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.001        ; -0.761     ; 1.417      ;
; -2.068 ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[0] ; ts7300_usercore:usercore|pwm:PWM_3|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.001        ; -0.761     ; 1.340      ;
; -2.021 ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[2] ; ts7300_usercore:usercore|pwm:PWM_3|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.001        ; -0.761     ; 1.293      ;
; -1.970 ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[3] ; ts7300_usercore:usercore|pwm:PWM_3|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.001        ; -0.761     ; 1.242      ;
; -1.929 ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[4] ; ts7300_usercore:usercore|pwm:PWM_3|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.001        ; -0.761     ; 1.201      ;
; -1.880 ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[6] ; ts7300_usercore:usercore|pwm:PWM_3|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.001        ; -0.761     ; 1.152      ;
; -1.877 ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[5] ; ts7300_usercore:usercore|pwm:PWM_3|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.001        ; -0.761     ; 1.149      ;
; -1.724 ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[7] ; ts7300_usercore:usercore|pwm:PWM_3|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.001        ; -0.761     ; 0.996      ;
; -1.627 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_3|counter[0]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.001        ; -0.761     ; 0.899      ;
; -1.627 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_3|counter[1]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.001        ; -0.761     ; 0.899      ;
; -1.627 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_3|counter[2]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.001        ; -0.761     ; 0.899      ;
; -1.627 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_3|counter[3]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.001        ; -0.761     ; 0.899      ;
; -1.627 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_3|counter[4]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.001        ; -0.761     ; 0.899      ;
; -1.627 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_3|counter[5]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.001        ; -0.761     ; 0.899      ;
; -1.627 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_3|counter[6]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.001        ; -0.761     ; 0.899      ;
; -1.627 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_3|counter[7]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.001        ; -0.761     ; 0.899      ;
; -1.507 ; ts7300_usercore:usercore|PWM_enable_C                ; ts7300_usercore:usercore|pwm:PWM_3|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.001        ; -0.776     ; 0.764      ;
; -0.088 ; ts7300_usercore:usercore|pwm:PWM_3|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_3|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; 0.000      ; 1.120      ;
; -0.079 ; ts7300_usercore:usercore|pwm:PWM_3|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_3|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; 0.000      ; 1.111      ;
; -0.025 ; ts7300_usercore:usercore|pwm:PWM_3|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_3|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; 0.000      ; 1.057      ;
; -0.008 ; ts7300_usercore:usercore|pwm:PWM_3|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_3|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; 0.000      ; 1.040      ;
; 0.047  ; ts7300_usercore:usercore|pwm:PWM_3|counter[4]        ; ts7300_usercore:usercore|pwm:PWM_3|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; 0.000      ; 0.985      ;
; 0.064  ; ts7300_usercore:usercore|pwm:PWM_3|counter[5]        ; ts7300_usercore:usercore|pwm:PWM_3|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; 0.000      ; 0.968      ;
; 0.119  ; ts7300_usercore:usercore|pwm:PWM_3|counter[6]        ; ts7300_usercore:usercore|pwm:PWM_3|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; 0.000      ; 0.913      ;
; 0.168  ; ts7300_usercore:usercore|pwm:PWM_3|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[0]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; 0.000      ; 0.864      ;
; 0.189  ; ts7300_usercore:usercore|pwm:PWM_3|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; 0.000      ; 0.843      ;
; 0.205  ; ts7300_usercore:usercore|pwm:PWM_3|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; 0.000      ; 0.827      ;
; 0.224  ; ts7300_usercore:usercore|pwm:PWM_3|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; 0.000      ; 0.808      ;
; 0.240  ; ts7300_usercore:usercore|pwm:PWM_3|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; 0.000      ; 0.792      ;
; 0.240  ; ts7300_usercore:usercore|pwm:PWM_3|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; 0.000      ; 0.792      ;
; 0.256  ; ts7300_usercore:usercore|pwm:PWM_3|counter[7]        ; ts7300_usercore:usercore|pwm:PWM_3|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; 0.000      ; 0.776      ;
; 0.258  ; ts7300_usercore:usercore|pwm:PWM_3|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; 0.000      ; 0.774      ;
; 0.259  ; ts7300_usercore:usercore|pwm:PWM_3|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; 0.000      ; 0.773      ;
; 0.275  ; ts7300_usercore:usercore|pwm:PWM_3|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; 0.000      ; 0.757      ;
; 0.275  ; ts7300_usercore:usercore|pwm:PWM_3|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; 0.000      ; 0.757      ;
; 0.293  ; ts7300_usercore:usercore|pwm:PWM_3|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; 0.000      ; 0.739      ;
; 0.294  ; ts7300_usercore:usercore|pwm:PWM_3|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[4]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; 0.000      ; 0.738      ;
; 0.310  ; ts7300_usercore:usercore|pwm:PWM_3|counter[4]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; 0.000      ; 0.722      ;
; 0.310  ; ts7300_usercore:usercore|pwm:PWM_3|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; 0.000      ; 0.722      ;
; 0.310  ; ts7300_usercore:usercore|pwm:PWM_3|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[4]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; 0.000      ; 0.722      ;
; 0.327  ; ts7300_usercore:usercore|pwm:PWM_3|counter[5]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; 0.000      ; 0.705      ;
; 0.328  ; ts7300_usercore:usercore|pwm:PWM_3|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; 0.000      ; 0.704      ;
; 0.329  ; ts7300_usercore:usercore|pwm:PWM_3|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[3]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; 0.000      ; 0.703      ;
; 0.345  ; ts7300_usercore:usercore|pwm:PWM_3|counter[4]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; 0.000      ; 0.687      ;
; 0.345  ; ts7300_usercore:usercore|pwm:PWM_3|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[4]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; 0.000      ; 0.687      ;
; 0.345  ; ts7300_usercore:usercore|pwm:PWM_3|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[3]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; 0.000      ; 0.687      ;
; 0.362  ; ts7300_usercore:usercore|pwm:PWM_3|counter[5]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; 0.000      ; 0.670      ;
; 0.363  ; ts7300_usercore:usercore|pwm:PWM_3|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[4]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; 0.000      ; 0.669      ;
; 0.364  ; ts7300_usercore:usercore|pwm:PWM_3|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[2]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; 0.000      ; 0.668      ;
; 0.379  ; ts7300_usercore:usercore|pwm:PWM_3|counter[6]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; 0.000      ; 0.653      ;
; 0.380  ; ts7300_usercore:usercore|pwm:PWM_3|counter[4]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; 0.000      ; 0.652      ;
; 0.380  ; ts7300_usercore:usercore|pwm:PWM_3|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[3]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; 0.000      ; 0.652      ;
; 0.380  ; ts7300_usercore:usercore|pwm:PWM_3|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[2]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; 0.000      ; 0.652      ;
; 0.502  ; ts7300_usercore:usercore|pwm:PWM_3|counter[5]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; 0.000      ; 0.530      ;
; 0.503  ; ts7300_usercore:usercore|pwm:PWM_3|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[3]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; 0.000      ; 0.529      ;
; 0.504  ; ts7300_usercore:usercore|pwm:PWM_3|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[1]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; 0.000      ; 0.528      ;
; 0.515  ; ts7300_usercore:usercore|pwm:PWM_3|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[1]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; 0.000      ; 0.517      ;
; 0.517  ; ts7300_usercore:usercore|pwm:PWM_3|counter[6]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; 0.000      ; 0.515      ;
; 0.518  ; ts7300_usercore:usercore|pwm:PWM_3|counter[4]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[4]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; 0.000      ; 0.514      ;
; 0.518  ; ts7300_usercore:usercore|pwm:PWM_3|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[2]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; 0.000      ; 0.514      ;
; 0.635  ; ts7300_usercore:usercore|pwm:PWM_3|counter[7]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; 0.000      ; 0.397      ;
+--------+------------------------------------------------------+------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'ts7300_usercore:usercore|pwm:PWM_2|slow_clk'                                                                                                                                                                                     ;
+--------+------------------------------------------------------+------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                            ; To Node                                        ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------+------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; -1.991 ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[3] ; ts7300_usercore:usercore|pwm:PWM_2|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.001        ; -0.892     ; 1.132      ;
; -1.964 ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[0] ; ts7300_usercore:usercore|pwm:PWM_2|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.001        ; -0.892     ; 1.105      ;
; -1.952 ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[1] ; ts7300_usercore:usercore|pwm:PWM_2|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.001        ; -0.892     ; 1.093      ;
; -1.916 ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[2] ; ts7300_usercore:usercore|pwm:PWM_2|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.001        ; -0.892     ; 1.057      ;
; -1.777 ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[6] ; ts7300_usercore:usercore|pwm:PWM_2|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.001        ; -0.892     ; 0.918      ;
; -1.739 ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[4] ; ts7300_usercore:usercore|pwm:PWM_2|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.001        ; -0.892     ; 0.880      ;
; -1.705 ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[5] ; ts7300_usercore:usercore|pwm:PWM_2|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.001        ; -0.892     ; 0.846      ;
; -1.636 ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[7] ; ts7300_usercore:usercore|pwm:PWM_2|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.001        ; -0.892     ; 0.777      ;
; -1.606 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_2|counter[0]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.001        ; -0.892     ; 0.747      ;
; -1.606 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_2|counter[1]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.001        ; -0.892     ; 0.747      ;
; -1.606 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_2|counter[2]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.001        ; -0.892     ; 0.747      ;
; -1.606 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_2|counter[3]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.001        ; -0.892     ; 0.747      ;
; -1.606 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_2|counter[4]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.001        ; -0.892     ; 0.747      ;
; -1.606 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_2|counter[5]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.001        ; -0.892     ; 0.747      ;
; -1.606 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_2|counter[6]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.001        ; -0.892     ; 0.747      ;
; -1.606 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_2|counter[7]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.001        ; -0.892     ; 0.747      ;
; -1.381 ; ts7300_usercore:usercore|PWM_enable_B                ; ts7300_usercore:usercore|pwm:PWM_2|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.001        ; -0.892     ; 0.522      ;
; -0.081 ; ts7300_usercore:usercore|pwm:PWM_2|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_2|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; 0.000      ; 1.113      ;
; -0.058 ; ts7300_usercore:usercore|pwm:PWM_2|counter[4]        ; ts7300_usercore:usercore|pwm:PWM_2|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; 0.000      ; 1.090      ;
; -0.049 ; ts7300_usercore:usercore|pwm:PWM_2|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_2|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; 0.000      ; 1.081      ;
; -0.020 ; ts7300_usercore:usercore|pwm:PWM_2|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_2|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; 0.000      ; 1.052      ;
; 0.032  ; ts7300_usercore:usercore|pwm:PWM_2|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_2|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; 0.000      ; 1.000      ;
; 0.085  ; ts7300_usercore:usercore|pwm:PWM_2|counter[5]        ; ts7300_usercore:usercore|pwm:PWM_2|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; 0.000      ; 0.947      ;
; 0.117  ; ts7300_usercore:usercore|pwm:PWM_2|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; 0.000      ; 0.915      ;
; 0.122  ; ts7300_usercore:usercore|pwm:PWM_2|counter[6]        ; ts7300_usercore:usercore|pwm:PWM_2|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; 0.000      ; 0.910      ;
; 0.152  ; ts7300_usercore:usercore|pwm:PWM_2|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; 0.000      ; 0.880      ;
; 0.187  ; ts7300_usercore:usercore|pwm:PWM_2|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; 0.000      ; 0.845      ;
; 0.212  ; ts7300_usercore:usercore|pwm:PWM_2|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; 0.000      ; 0.820      ;
; 0.222  ; ts7300_usercore:usercore|pwm:PWM_2|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[4]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; 0.000      ; 0.810      ;
; 0.245  ; ts7300_usercore:usercore|pwm:PWM_2|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; 0.000      ; 0.787      ;
; 0.247  ; ts7300_usercore:usercore|pwm:PWM_2|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; 0.000      ; 0.785      ;
; 0.257  ; ts7300_usercore:usercore|pwm:PWM_2|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[3]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; 0.000      ; 0.775      ;
; 0.267  ; ts7300_usercore:usercore|pwm:PWM_2|counter[7]        ; ts7300_usercore:usercore|pwm:PWM_2|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; 0.000      ; 0.765      ;
; 0.279  ; ts7300_usercore:usercore|pwm:PWM_2|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; 0.000      ; 0.753      ;
; 0.280  ; ts7300_usercore:usercore|pwm:PWM_2|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; 0.000      ; 0.752      ;
; 0.282  ; ts7300_usercore:usercore|pwm:PWM_2|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; 0.000      ; 0.750      ;
; 0.292  ; ts7300_usercore:usercore|pwm:PWM_2|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[2]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; 0.000      ; 0.740      ;
; 0.299  ; ts7300_usercore:usercore|pwm:PWM_2|counter[4]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; 0.000      ; 0.733      ;
; 0.314  ; ts7300_usercore:usercore|pwm:PWM_2|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; 0.000      ; 0.718      ;
; 0.315  ; ts7300_usercore:usercore|pwm:PWM_2|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; 0.000      ; 0.717      ;
; 0.317  ; ts7300_usercore:usercore|pwm:PWM_2|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[4]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; 0.000      ; 0.715      ;
; 0.334  ; ts7300_usercore:usercore|pwm:PWM_2|counter[4]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; 0.000      ; 0.698      ;
; 0.349  ; ts7300_usercore:usercore|pwm:PWM_2|counter[5]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; 0.000      ; 0.683      ;
; 0.349  ; ts7300_usercore:usercore|pwm:PWM_2|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; 0.000      ; 0.683      ;
; 0.350  ; ts7300_usercore:usercore|pwm:PWM_2|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[4]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; 0.000      ; 0.682      ;
; 0.352  ; ts7300_usercore:usercore|pwm:PWM_2|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[3]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; 0.000      ; 0.680      ;
; 0.368  ; ts7300_usercore:usercore|pwm:PWM_2|counter[6]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; 0.000      ; 0.664      ;
; 0.369  ; ts7300_usercore:usercore|pwm:PWM_2|counter[4]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; 0.000      ; 0.663      ;
; 0.384  ; ts7300_usercore:usercore|pwm:PWM_2|counter[5]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; 0.000      ; 0.648      ;
; 0.384  ; ts7300_usercore:usercore|pwm:PWM_2|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[4]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; 0.000      ; 0.648      ;
; 0.385  ; ts7300_usercore:usercore|pwm:PWM_2|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[3]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; 0.000      ; 0.647      ;
; 0.387  ; ts7300_usercore:usercore|pwm:PWM_2|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[2]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; 0.000      ; 0.645      ;
; 0.432  ; ts7300_usercore:usercore|pwm:PWM_2|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[1]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; 0.000      ; 0.600      ;
; 0.508  ; ts7300_usercore:usercore|pwm:PWM_2|counter[6]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; 0.000      ; 0.524      ;
; 0.509  ; ts7300_usercore:usercore|pwm:PWM_2|counter[4]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[4]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; 0.000      ; 0.523      ;
; 0.522  ; ts7300_usercore:usercore|pwm:PWM_2|counter[5]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; 0.000      ; 0.510      ;
; 0.522  ; ts7300_usercore:usercore|pwm:PWM_2|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[3]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; 0.000      ; 0.510      ;
; 0.522  ; ts7300_usercore:usercore|pwm:PWM_2|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[1]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; 0.000      ; 0.510      ;
; 0.523  ; ts7300_usercore:usercore|pwm:PWM_2|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[2]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; 0.000      ; 0.509      ;
; 0.637  ; ts7300_usercore:usercore|pwm:PWM_2|counter[7]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; 0.000      ; 0.395      ;
; 0.665  ; ts7300_usercore:usercore|pwm:PWM_2|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[0]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; 0.000      ; 0.367      ;
+--------+------------------------------------------------------+------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clkgencore|altpll_component|pll|clk[1]'                                                                                                                 ;
+--------+--------------------+------------------------------------------+-----------------+----------------------------------------+--------------+------------+------------+
; Slack  ; From Node          ; To Node                                  ; Launch Clock    ; Latch Clock                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------+------------------------------------------+-----------------+----------------------------------------+--------------+------------+------------+
; -1.951 ; ep93xx_address[6]  ; ts7300_usercore:usercore|dummyreg[0]     ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.563      ; 2.547      ;
; -1.898 ; ep93xx_address[15] ; ts7300_usercore:usercore|dummyreg[0]     ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.562      ; 2.493      ;
; -1.894 ; ep93xx_address[6]  ; ts7300_usercore:usercore|dummyreg[5]     ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.582      ; 2.509      ;
; -1.894 ; ep93xx_address[6]  ; ts7300_usercore:usercore|dummyreg[10]    ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.582      ; 2.509      ;
; -1.893 ; ep93xx_address[6]  ; ts7300_usercore:usercore|dummyreg[6]     ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.582      ; 2.508      ;
; -1.890 ; ep93xx_address[6]  ; ts7300_usercore:usercore|dummyreg[11]    ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.582      ; 2.505      ;
; -1.889 ; ep93xx_address[6]  ; ts7300_usercore:usercore|dummyreg[12]    ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.582      ; 2.504      ;
; -1.885 ; ep93xx_address[14] ; ts7300_usercore:usercore|dummyreg[0]     ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.562      ; 2.480      ;
; -1.865 ; ep93xx_address[9]  ; ts7300_usercore:usercore|dummyreg[0]     ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.562      ; 2.460      ;
; -1.847 ; ep93xx_address[11] ; ts7300_usercore:usercore|dummyreg[0]     ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.561      ; 2.441      ;
; -1.841 ; ep93xx_address[15] ; ts7300_usercore:usercore|dummyreg[5]     ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.581      ; 2.455      ;
; -1.841 ; ep93xx_address[15] ; ts7300_usercore:usercore|dummyreg[10]    ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.581      ; 2.455      ;
; -1.840 ; ep93xx_address[15] ; ts7300_usercore:usercore|dummyreg[6]     ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.581      ; 2.454      ;
; -1.837 ; ep93xx_address[15] ; ts7300_usercore:usercore|dummyreg[11]    ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.581      ; 2.451      ;
; -1.836 ; ep93xx_address[15] ; ts7300_usercore:usercore|dummyreg[12]    ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.581      ; 2.450      ;
; -1.834 ; ep93xx_address[18] ; ts7300_usercore:usercore|dummyreg[0]     ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.562      ; 2.429      ;
; -1.828 ; ep93xx_address[14] ; ts7300_usercore:usercore|dummyreg[5]     ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.581      ; 2.442      ;
; -1.828 ; ep93xx_address[14] ; ts7300_usercore:usercore|dummyreg[10]    ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.581      ; 2.442      ;
; -1.827 ; ep93xx_address[7]  ; ts7300_usercore:usercore|dummyreg[0]     ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.561      ; 2.421      ;
; -1.827 ; ep93xx_address[14] ; ts7300_usercore:usercore|dummyreg[6]     ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.581      ; 2.441      ;
; -1.826 ; ep93xx_address[23] ; ts7300_usercore:usercore|dummyreg[0]     ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.561      ; 2.420      ;
; -1.824 ; ep93xx_address[2]  ; ts7300_usercore:usercore|dummyreg[0]     ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.561      ; 2.418      ;
; -1.824 ; ep93xx_address[14] ; ts7300_usercore:usercore|dummyreg[11]    ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.581      ; 2.438      ;
; -1.823 ; ep93xx_address[14] ; ts7300_usercore:usercore|dummyreg[12]    ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.581      ; 2.437      ;
; -1.820 ; ep93xx_address[22] ; ts7300_usercore:usercore|dummyreg[0]     ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.561      ; 2.414      ;
; -1.818 ; ep93xx_address[20] ; ts7300_usercore:usercore|dummyreg[0]     ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.562      ; 2.413      ;
; -1.808 ; ep93xx_address[9]  ; ts7300_usercore:usercore|dummyreg[5]     ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.581      ; 2.422      ;
; -1.808 ; ep93xx_address[9]  ; ts7300_usercore:usercore|dummyreg[10]    ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.581      ; 2.422      ;
; -1.807 ; ep93xx_address[9]  ; ts7300_usercore:usercore|dummyreg[6]     ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.581      ; 2.421      ;
; -1.804 ; ep93xx_address[9]  ; ts7300_usercore:usercore|dummyreg[11]    ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.581      ; 2.418      ;
; -1.803 ; ep93xx_address[9]  ; ts7300_usercore:usercore|dummyreg[12]    ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.581      ; 2.417      ;
; -1.801 ; ep93xx_address[4]  ; ts7300_usercore:usercore|dummyreg[0]     ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.561      ; 2.395      ;
; -1.792 ; ep93xx_address[6]  ; ts7300_usercore:usercore|DUTY_CYCLEC[3]  ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.574      ; 2.399      ;
; -1.790 ; ep93xx_address[11] ; ts7300_usercore:usercore|dummyreg[5]     ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.580      ; 2.403      ;
; -1.790 ; ep93xx_address[11] ; ts7300_usercore:usercore|dummyreg[10]    ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.580      ; 2.403      ;
; -1.789 ; ep93xx_address[11] ; ts7300_usercore:usercore|dummyreg[6]     ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.580      ; 2.402      ;
; -1.786 ; ep93xx_address[11] ; ts7300_usercore:usercore|dummyreg[11]    ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.580      ; 2.399      ;
; -1.785 ; ep93xx_address[11] ; ts7300_usercore:usercore|dummyreg[12]    ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.580      ; 2.398      ;
; -1.784 ; ep93xx_address[6]  ; ts7300_usercore:usercore|DUTY_CYCLEC[14] ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.581      ; 2.398      ;
; -1.784 ; ep93xx_address[6]  ; ts7300_usercore:usercore|DUTY_CYCLEC[7]  ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.581      ; 2.398      ;
; -1.777 ; ep93xx_address[18] ; ts7300_usercore:usercore|dummyreg[5]     ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.581      ; 2.391      ;
; -1.777 ; ep93xx_address[18] ; ts7300_usercore:usercore|dummyreg[10]    ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.581      ; 2.391      ;
; -1.776 ; ep93xx_address[6]  ; ts7300_usercore:usercore|dummyreg[2]     ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.574      ; 2.383      ;
; -1.776 ; ep93xx_address[18] ; ts7300_usercore:usercore|dummyreg[6]     ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.581      ; 2.390      ;
; -1.774 ; ep93xx_address[6]  ; ts7300_usercore:usercore|dummyreg[1]     ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.574      ; 2.381      ;
; -1.773 ; ep93xx_address[6]  ; ts7300_usercore:usercore|dummyreg[3]     ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.574      ; 2.380      ;
; -1.773 ; ep93xx_address[18] ; ts7300_usercore:usercore|dummyreg[11]    ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.581      ; 2.387      ;
; -1.772 ; ep93xx_address[18] ; ts7300_usercore:usercore|dummyreg[12]    ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.581      ; 2.386      ;
; -1.770 ; ep93xx_address[7]  ; ts7300_usercore:usercore|dummyreg[5]     ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.580      ; 2.383      ;
; -1.770 ; ep93xx_address[7]  ; ts7300_usercore:usercore|dummyreg[10]    ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.580      ; 2.383      ;
; -1.769 ; ep93xx_address[7]  ; ts7300_usercore:usercore|dummyreg[6]     ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.580      ; 2.382      ;
; -1.769 ; ep93xx_address[23] ; ts7300_usercore:usercore|dummyreg[5]     ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.580      ; 2.382      ;
; -1.769 ; ep93xx_address[23] ; ts7300_usercore:usercore|dummyreg[10]    ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.580      ; 2.382      ;
; -1.768 ; ep93xx_address[6]  ; ts7300_usercore:usercore|DUTY_CYCLEC[4]  ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.579      ; 2.380      ;
; -1.768 ; ep93xx_address[6]  ; ts7300_usercore:usercore|DUTY_CYCLEC[5]  ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.579      ; 2.380      ;
; -1.768 ; ep93xx_address[6]  ; ts7300_usercore:usercore|DUTY_CYCLEC[11] ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.579      ; 2.380      ;
; -1.768 ; ep93xx_address[6]  ; ts7300_usercore:usercore|DUTY_CYCLEC[10] ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.579      ; 2.380      ;
; -1.768 ; ep93xx_address[6]  ; ts7300_usercore:usercore|DUTY_CYCLEC[12] ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.579      ; 2.380      ;
; -1.768 ; ep93xx_address[23] ; ts7300_usercore:usercore|dummyreg[6]     ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.580      ; 2.381      ;
; -1.767 ; ep93xx_address[2]  ; ts7300_usercore:usercore|dummyreg[5]     ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.580      ; 2.380      ;
; -1.767 ; ep93xx_address[2]  ; ts7300_usercore:usercore|dummyreg[10]    ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.580      ; 2.380      ;
; -1.766 ; ep93xx_address[7]  ; ts7300_usercore:usercore|dummyreg[11]    ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.580      ; 2.379      ;
; -1.766 ; ep93xx_address[2]  ; ts7300_usercore:usercore|dummyreg[6]     ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.580      ; 2.379      ;
; -1.765 ; ep93xx_address[7]  ; ts7300_usercore:usercore|dummyreg[12]    ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.580      ; 2.378      ;
; -1.765 ; ep93xx_address[23] ; ts7300_usercore:usercore|dummyreg[11]    ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.580      ; 2.378      ;
; -1.764 ; ep93xx_address[23] ; ts7300_usercore:usercore|dummyreg[12]    ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.580      ; 2.377      ;
; -1.763 ; ep93xx_address[2]  ; ts7300_usercore:usercore|dummyreg[11]    ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.580      ; 2.376      ;
; -1.763 ; ep93xx_address[22] ; ts7300_usercore:usercore|dummyreg[5]     ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.580      ; 2.376      ;
; -1.763 ; ep93xx_address[22] ; ts7300_usercore:usercore|dummyreg[10]    ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.580      ; 2.376      ;
; -1.762 ; ep93xx_address[2]  ; ts7300_usercore:usercore|dummyreg[12]    ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.580      ; 2.375      ;
; -1.762 ; ep93xx_address[22] ; ts7300_usercore:usercore|dummyreg[6]     ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.580      ; 2.375      ;
; -1.761 ; ep93xx_address[20] ; ts7300_usercore:usercore|dummyreg[5]     ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.581      ; 2.375      ;
; -1.761 ; ep93xx_address[20] ; ts7300_usercore:usercore|dummyreg[10]    ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.581      ; 2.375      ;
; -1.760 ; ep93xx_address[20] ; ts7300_usercore:usercore|dummyreg[6]     ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.581      ; 2.374      ;
; -1.759 ; ep93xx_address[6]  ; ts7300_usercore:usercore|dummyreg[7]     ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.581      ; 2.373      ;
; -1.759 ; ep93xx_address[22] ; ts7300_usercore:usercore|dummyreg[11]    ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.580      ; 2.372      ;
; -1.758 ; ep93xx_address[17] ; ts7300_usercore:usercore|dummyreg[0]     ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.562      ; 2.353      ;
; -1.758 ; ep93xx_address[22] ; ts7300_usercore:usercore|dummyreg[12]    ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.580      ; 2.371      ;
; -1.757 ; ep93xx_address[20] ; ts7300_usercore:usercore|dummyreg[11]    ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.581      ; 2.371      ;
; -1.756 ; ep93xx_address[20] ; ts7300_usercore:usercore|dummyreg[12]    ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.581      ; 2.370      ;
; -1.745 ; ep93xx_address[13] ; ts7300_usercore:usercore|dummyreg[0]     ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.562      ; 2.340      ;
; -1.744 ; ep93xx_address[4]  ; ts7300_usercore:usercore|dummyreg[5]     ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.580      ; 2.357      ;
; -1.744 ; ep93xx_address[4]  ; ts7300_usercore:usercore|dummyreg[10]    ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.580      ; 2.357      ;
; -1.743 ; ep93xx_address[4]  ; ts7300_usercore:usercore|dummyreg[6]     ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.580      ; 2.356      ;
; -1.740 ; ep93xx_address[4]  ; ts7300_usercore:usercore|dummyreg[11]    ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.580      ; 2.353      ;
; -1.739 ; ep93xx_address[15] ; ts7300_usercore:usercore|DUTY_CYCLEC[3]  ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.573      ; 2.345      ;
; -1.739 ; ep93xx_address[4]  ; ts7300_usercore:usercore|dummyreg[12]    ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.580      ; 2.352      ;
; -1.733 ; ep93xx_address[16] ; ts7300_usercore:usercore|dummyreg[0]     ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.562      ; 2.328      ;
; -1.731 ; ep93xx_address[15] ; ts7300_usercore:usercore|DUTY_CYCLEC[14] ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.580      ; 2.344      ;
; -1.731 ; ep93xx_address[15] ; ts7300_usercore:usercore|DUTY_CYCLEC[7]  ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.580      ; 2.344      ;
; -1.726 ; ep93xx_address[14] ; ts7300_usercore:usercore|DUTY_CYCLEC[3]  ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.573      ; 2.332      ;
; -1.723 ; ep93xx_address[15] ; ts7300_usercore:usercore|dummyreg[2]     ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.573      ; 2.329      ;
; -1.721 ; ep93xx_address[15] ; ts7300_usercore:usercore|dummyreg[1]     ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.573      ; 2.327      ;
; -1.720 ; ep93xx_address[15] ; ts7300_usercore:usercore|dummyreg[3]     ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.573      ; 2.326      ;
; -1.718 ; ep93xx_address[8]  ; ts7300_usercore:usercore|dummyreg[0]     ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.562      ; 2.313      ;
; -1.718 ; ep93xx_address[14] ; ts7300_usercore:usercore|DUTY_CYCLEC[14] ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.580      ; 2.331      ;
; -1.718 ; ep93xx_address[14] ; ts7300_usercore:usercore|DUTY_CYCLEC[7]  ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.580      ; 2.331      ;
; -1.715 ; ep93xx_address[15] ; ts7300_usercore:usercore|DUTY_CYCLEC[4]  ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.578      ; 2.326      ;
; -1.715 ; ep93xx_address[15] ; ts7300_usercore:usercore|DUTY_CYCLEC[5]  ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.578      ; 2.326      ;
; -1.715 ; ep93xx_address[15] ; ts7300_usercore:usercore|DUTY_CYCLEC[11] ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.578      ; 2.326      ;
+--------+--------------------+------------------------------------------+-----------------+----------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'ts7300_usercore:usercore|pwm:PWM_1|slow_clk'                                                                                                                                                                                     ;
+--------+------------------------------------------------------+------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                            ; To Node                                        ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------+------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; -1.847 ; ts7300_usercore:usercore|pwm:PWM_1|duty_cycle_reg[0] ; ts7300_usercore:usercore|pwm:PWM_1|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.001        ; -0.774     ; 1.106      ;
; -1.826 ; ts7300_usercore:usercore|pwm:PWM_1|duty_cycle_reg[3] ; ts7300_usercore:usercore|pwm:PWM_1|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.001        ; -0.774     ; 1.085      ;
; -1.801 ; ts7300_usercore:usercore|pwm:PWM_1|duty_cycle_reg[1] ; ts7300_usercore:usercore|pwm:PWM_1|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.001        ; -0.774     ; 1.060      ;
; -1.777 ; ts7300_usercore:usercore|pwm:PWM_1|duty_cycle_reg[2] ; ts7300_usercore:usercore|pwm:PWM_1|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.001        ; -0.774     ; 1.036      ;
; -1.773 ; ts7300_usercore:usercore|pwm:PWM_1|duty_cycle_reg[4] ; ts7300_usercore:usercore|pwm:PWM_1|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.001        ; -0.774     ; 1.032      ;
; -1.662 ; ts7300_usercore:usercore|pwm:PWM_1|duty_cycle_reg[5] ; ts7300_usercore:usercore|pwm:PWM_1|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.001        ; -0.774     ; 0.921      ;
; -1.641 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_1|counter[0]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.001        ; -0.788     ; 0.886      ;
; -1.641 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_1|counter[1]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.001        ; -0.788     ; 0.886      ;
; -1.641 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_1|counter[2]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.001        ; -0.788     ; 0.886      ;
; -1.641 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_1|counter[3]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.001        ; -0.788     ; 0.886      ;
; -1.641 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_1|counter[4]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.001        ; -0.788     ; 0.886      ;
; -1.641 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_1|counter[5]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.001        ; -0.788     ; 0.886      ;
; -1.641 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_1|counter[6]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.001        ; -0.788     ; 0.886      ;
; -1.641 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_1|counter[7]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.001        ; -0.788     ; 0.886      ;
; -1.627 ; ts7300_usercore:usercore|pwm:PWM_1|duty_cycle_reg[6] ; ts7300_usercore:usercore|pwm:PWM_1|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.001        ; -0.774     ; 0.886      ;
; -1.547 ; ts7300_usercore:usercore|PWM_enable_A                ; ts7300_usercore:usercore|pwm:PWM_1|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.001        ; -0.805     ; 0.775      ;
; -1.494 ; ts7300_usercore:usercore|pwm:PWM_1|duty_cycle_reg[7] ; ts7300_usercore:usercore|pwm:PWM_1|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.001        ; -0.774     ; 0.753      ;
; -0.129 ; ts7300_usercore:usercore|pwm:PWM_1|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_1|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; -0.002     ; 1.159      ;
; -0.073 ; ts7300_usercore:usercore|pwm:PWM_1|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_1|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; -0.002     ; 1.103      ;
; -0.003 ; ts7300_usercore:usercore|pwm:PWM_1|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_1|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; -0.002     ; 1.033      ;
; 0.017  ; ts7300_usercore:usercore|pwm:PWM_1|counter[5]        ; ts7300_usercore:usercore|pwm:PWM_1|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; -0.002     ; 1.013      ;
; 0.032  ; ts7300_usercore:usercore|pwm:PWM_1|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_1|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; -0.002     ; 0.998      ;
; 0.048  ; ts7300_usercore:usercore|pwm:PWM_1|counter[4]        ; ts7300_usercore:usercore|pwm:PWM_1|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; -0.002     ; 0.982      ;
; 0.120  ; ts7300_usercore:usercore|pwm:PWM_1|counter[6]        ; ts7300_usercore:usercore|pwm:PWM_1|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; -0.002     ; 0.910      ;
; 0.121  ; ts7300_usercore:usercore|pwm:PWM_1|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; 0.000      ; 0.911      ;
; 0.156  ; ts7300_usercore:usercore|pwm:PWM_1|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; 0.000      ; 0.876      ;
; 0.191  ; ts7300_usercore:usercore|pwm:PWM_1|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; 0.000      ; 0.841      ;
; 0.209  ; ts7300_usercore:usercore|pwm:PWM_1|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; 0.000      ; 0.823      ;
; 0.226  ; ts7300_usercore:usercore|pwm:PWM_1|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[4]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; 0.000      ; 0.806      ;
; 0.244  ; ts7300_usercore:usercore|pwm:PWM_1|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; 0.000      ; 0.788      ;
; 0.244  ; ts7300_usercore:usercore|pwm:PWM_1|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; 0.000      ; 0.788      ;
; 0.261  ; ts7300_usercore:usercore|pwm:PWM_1|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[3]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; 0.000      ; 0.771      ;
; 0.275  ; ts7300_usercore:usercore|pwm:PWM_1|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; 0.000      ; 0.757      ;
; 0.279  ; ts7300_usercore:usercore|pwm:PWM_1|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; 0.000      ; 0.753      ;
; 0.279  ; ts7300_usercore:usercore|pwm:PWM_1|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; 0.000      ; 0.753      ;
; 0.293  ; ts7300_usercore:usercore|pwm:PWM_1|counter[4]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; 0.000      ; 0.739      ;
; 0.296  ; ts7300_usercore:usercore|pwm:PWM_1|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[2]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; 0.000      ; 0.736      ;
; 0.310  ; ts7300_usercore:usercore|pwm:PWM_1|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; 0.000      ; 0.722      ;
; 0.314  ; ts7300_usercore:usercore|pwm:PWM_1|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; 0.000      ; 0.718      ;
; 0.314  ; ts7300_usercore:usercore|pwm:PWM_1|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[4]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; 0.000      ; 0.718      ;
; 0.328  ; ts7300_usercore:usercore|pwm:PWM_1|counter[4]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; 0.000      ; 0.704      ;
; 0.344  ; ts7300_usercore:usercore|pwm:PWM_1|counter[5]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; 0.000      ; 0.688      ;
; 0.345  ; ts7300_usercore:usercore|pwm:PWM_1|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; 0.000      ; 0.687      ;
; 0.349  ; ts7300_usercore:usercore|pwm:PWM_1|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[4]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; 0.000      ; 0.683      ;
; 0.349  ; ts7300_usercore:usercore|pwm:PWM_1|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[3]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; 0.000      ; 0.683      ;
; 0.362  ; ts7300_usercore:usercore|pwm:PWM_1|counter[6]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; 0.000      ; 0.670      ;
; 0.363  ; ts7300_usercore:usercore|pwm:PWM_1|counter[4]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; 0.000      ; 0.669      ;
; 0.379  ; ts7300_usercore:usercore|pwm:PWM_1|counter[5]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; 0.000      ; 0.653      ;
; 0.380  ; ts7300_usercore:usercore|pwm:PWM_1|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[4]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; 0.000      ; 0.652      ;
; 0.384  ; ts7300_usercore:usercore|pwm:PWM_1|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[3]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; 0.000      ; 0.648      ;
; 0.384  ; ts7300_usercore:usercore|pwm:PWM_1|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[2]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; 0.000      ; 0.648      ;
; 0.390  ; ts7300_usercore:usercore|pwm:PWM_1|counter[7]        ; ts7300_usercore:usercore|pwm:PWM_1|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; -0.002     ; 0.640      ;
; 0.436  ; ts7300_usercore:usercore|pwm:PWM_1|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[1]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; 0.000      ; 0.596      ;
; 0.502  ; ts7300_usercore:usercore|pwm:PWM_1|counter[6]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; 0.000      ; 0.530      ;
; 0.503  ; ts7300_usercore:usercore|pwm:PWM_1|counter[4]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[4]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; 0.000      ; 0.529      ;
; 0.517  ; ts7300_usercore:usercore|pwm:PWM_1|counter[5]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; 0.000      ; 0.515      ;
; 0.518  ; ts7300_usercore:usercore|pwm:PWM_1|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[3]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; 0.000      ; 0.514      ;
; 0.519  ; ts7300_usercore:usercore|pwm:PWM_1|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[1]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; 0.000      ; 0.513      ;
; 0.522  ; ts7300_usercore:usercore|pwm:PWM_1|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[2]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; 0.000      ; 0.510      ;
; 0.630  ; ts7300_usercore:usercore|pwm:PWM_1|counter[7]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; 0.000      ; 0.402      ;
; 0.665  ; ts7300_usercore:usercore|pwm:PWM_1|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[0]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; 0.000      ; 0.367      ;
+--------+------------------------------------------------------+------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'bd_oe_pad'                                                                                        ;
+-------+---------------------+---------------+-----------------+-------------+--------------+------------+------------+
; Slack ; From Node           ; To Node       ; Launch Clock    ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------+---------------+-----------------+-------------+--------------+------------+------------+
; 0.053 ; start_cycle_posedge ; bd_oe_negedge ; start_cycle_pad ; bd_oe_pad   ; 0.500        ; -0.001     ; 0.478      ;
; 0.142 ; bd_oe_negedge       ; bd_oe_posedge ; bd_oe_pad       ; bd_oe_pad   ; 0.500        ; 0.000      ; 0.390      ;
; 0.665 ; bd_oe_posedge       ; bd_oe_posedge ; bd_oe_pad       ; bd_oe_pad   ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; bd_oe_negedge       ; bd_oe_negedge ; bd_oe_pad       ; bd_oe_pad   ; 1.000        ; 0.000      ; 0.367      ;
+-------+---------------------+---------------+-----------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'start_cycle_pad'                                                                                            ;
+-------+---------------------+---------------------+-----------------+-----------------+--------------+------------+------------+
; Slack ; From Node           ; To Node             ; Launch Clock    ; Latch Clock     ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------+---------------------+-----------------+-----------------+--------------+------------+------------+
; 0.665 ; start_cycle_posedge ; start_cycle_posedge ; start_cycle_pad ; start_cycle_pad ; 1.000        ; 0.000      ; 0.367      ;
; 1.403 ; start_cycle_negedge ; start_cycle_posedge ; ep93xx_end_q    ; start_cycle_pad ; 1.000        ; 0.990      ; 0.619      ;
+-------+---------------------+---------------------+-----------------+-----------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clkgencore|altpll_component|pll|clk[1]'                                                                                                                                                                                    ;
+--------+--------------------------------------------------+--------------------------------------------------+---------------------------------------------+----------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                        ; To Node                                          ; Launch Clock                                ; Latch Clock                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------+--------------------------------------------------+---------------------------------------------+----------------------------------------+--------------+------------+------------+
; -1.950 ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk      ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk      ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 2.024      ; 0.367      ;
; -1.950 ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk      ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk      ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 2.024      ; 0.367      ;
; -1.950 ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk      ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk      ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 2.024      ; 0.367      ;
; -1.950 ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk      ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk      ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 2.024      ; 0.367      ;
; -1.936 ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk      ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk      ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 2.010      ; 0.367      ;
; -1.936 ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk      ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk      ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 2.010      ; 0.367      ;
; -1.936 ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk      ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk      ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 2.010      ; 0.367      ;
; -1.936 ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk      ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk      ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 2.010      ; 0.367      ;
; -1.316 ; start_cycle_negedge                              ; start_cycle_negedge_q                            ; ep93xx_end_q                                ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 1.555      ; 0.391      ;
; -0.308 ; ts7300_usercore:usercore|pwm:PWM_2|pwm_out_sig   ; ts7300_usercore:usercore|dummyreg[0]             ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.892      ; 0.736      ;
; -0.304 ; start_cycle_posedge                              ; start_cycle_posedge_q                            ; start_cycle_pad                             ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.554      ; 0.402      ;
; -0.228 ; bd_oe_negedge                                    ; bd_oe_negedge_q                                  ; bd_oe_pad                                   ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.555      ; 0.479      ;
; -0.170 ; ep93xx_address[1]                                ; epwbm_done                                       ; start_cycle_pad                             ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.554      ; 0.536      ;
; -0.167 ; ep93xx_address[1]                                ; epwbm_done32                                     ; start_cycle_pad                             ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.554      ; 0.539      ;
; -0.101 ; ts7300_usercore:usercore|pwm:PWM_4|pwm_out_sig   ; ts7300_usercore:usercore|dummyreg[2]             ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.890      ; 0.941      ;
; -0.068 ; bd_oe_posedge                                    ; ep93xx_end                                       ; bd_oe_pad                                   ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.555      ; 0.639      ;
; 0.118  ; ts7300_usercore:usercore|pwm:PWM_3|pwm_out_sig   ; ts7300_usercore:usercore|dummyreg[1]             ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.772      ; 1.042      ;
; 0.153  ; ep93xx_address[4]                                ; ts7300_usercore:usercore|dummyreg[31]            ; start_cycle_pad                             ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.576      ; 0.881      ;
; 0.188  ; epwbm_we_o                                       ; ts7300_usercore:usercore|PWM_enable_D            ; start_cycle_pad                             ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.584      ; 0.924      ;
; 0.208  ; epwbm_we_o                                       ; wb32_bridge:epwbm_wb32m_bridgecore|datlatch[8]   ; start_cycle_pad                             ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.553      ; 0.913      ;
; 0.210  ; epwbm_we_o                                       ; ts7300_usercore:usercore|PWM_enable_A            ; start_cycle_pad                             ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.599      ; 0.961      ;
; 0.215  ; ep93xx_end                                       ; ep93xx_end                                       ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; epwbm_done32                                     ; epwbm_done32                                     ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; epwbm_done                                       ; epwbm_done                                       ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; ts7300_usercore:usercore|PWM_enable_D            ; ts7300_usercore:usercore|PWM_enable_D            ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; ts7300_usercore:usercore|PWM_enable_B            ; ts7300_usercore:usercore|PWM_enable_B            ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; ts7300_usercore:usercore|PWM_enable_C            ; ts7300_usercore:usercore|PWM_enable_C            ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; ts7300_usercore:usercore|PWM_enable_A            ; ts7300_usercore:usercore|PWM_enable_A            ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; epwbm_stb_o                                      ; epwbm_stb_o                                      ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; ts7300_usercore:usercore|PWM_not_reset           ; ts7300_usercore:usercore|PWM_not_reset           ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.217  ; ep93xx_address[5]                                ; ts7300_usercore:usercore|dummyreg[31]            ; start_cycle_pad                             ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.576      ; 0.945      ;
; 0.238  ; ts7300_usercore:usercore|dummyreg[4]             ; ep93xx_dat_latch[4]                              ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.390      ;
; 0.238  ; wb32_bridge:epwbm_wb32m_bridgecore|datlatch[2]   ; ep93xx_dat_latch[2]                              ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.390      ;
; 0.243  ; ts7300_usercore:usercore|pwm:PWM_1|clock_div[15] ; ts7300_usercore:usercore|pwm:PWM_1|clock_div[15] ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.395      ;
; 0.270  ; ep93xx_address[4]                                ; ts7300_usercore:usercore|PWM_enable_C            ; start_cycle_pad                             ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.576      ; 0.998      ;
; 0.304  ; epwbm_we_o                                       ; ts7300_usercore:usercore|PWM_enable_B            ; start_cycle_pad                             ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.584      ; 1.040      ;
; 0.304  ; epwbm_we_o                                       ; ts7300_usercore:usercore|PWM_not_reset           ; start_cycle_pad                             ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.584      ; 1.040      ;
; 0.309  ; epwbm_dat_o[4]                                   ; wb32_bridge:epwbm_wb32m_bridgecore|datlatch[4]   ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.461      ;
; 0.314  ; epwbm_dat_o[6]                                   ; wb32_bridge:epwbm_wb32m_bridgecore|datlatch[6]   ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; -0.001     ; 0.465      ;
; 0.314  ; ep93xx_address[5]                                ; ts7300_usercore:usercore|PWM_enable_C            ; start_cycle_pad                             ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.576      ; 1.042      ;
; 0.318  ; epwbm_dat_o[3]                                   ; wb32_bridge:epwbm_wb32m_bridgecore|datlatch[3]   ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; -0.001     ; 0.469      ;
; 0.319  ; epwbm_dat_o[2]                                   ; wb32_bridge:epwbm_wb32m_bridgecore|datlatch[2]   ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.471      ;
; 0.323  ; epwbm_dat_o[13]                                  ; wb32_bridge:epwbm_wb32m_bridgecore|datlatch[13]  ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.475      ;
; 0.325  ; epwbm_dat_o[10]                                  ; wb32_bridge:epwbm_wb32m_bridgecore|datlatch[10]  ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.477      ;
; 0.325  ; epwbm_dat_o[9]                                   ; wb32_bridge:epwbm_wb32m_bridgecore|datlatch[9]   ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.477      ;
; 0.327  ; ep93xx_address1_q                                ; wb32_bridge:epwbm_wb32m_bridgecore|datlatch[8]   ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; -0.001     ; 0.478      ;
; 0.327  ; epwbm_we_o                                       ; ts7300_usercore:usercore|PWM_enable_C            ; start_cycle_pad                             ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.599      ; 1.078      ;
; 0.344  ; ep93xx_end                                       ; epwbm_stb_o                                      ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.496      ;
; 0.355  ; ts7300_usercore:usercore|pwm:PWM_1|clock_div[0]  ; ts7300_usercore:usercore|pwm:PWM_1|clock_div[0]  ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.507      ;
; 0.359  ; ts7300_usercore:usercore|pwm:PWM_1|clock_div[1]  ; ts7300_usercore:usercore|pwm:PWM_1|clock_div[1]  ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.511      ;
; 0.359  ; epwbm_dat_o[8]                                   ; wb32_bridge:epwbm_wb32m_bridgecore|datlatch[8]   ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.511      ;
; 0.360  ; ts7300_usercore:usercore|pwm:PWM_1|clock_div[2]  ; ts7300_usercore:usercore|pwm:PWM_1|clock_div[2]  ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.512      ;
; 0.360  ; ts7300_usercore:usercore|pwm:PWM_1|clock_div[9]  ; ts7300_usercore:usercore|pwm:PWM_1|clock_div[9]  ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.512      ;
; 0.360  ; ts7300_usercore:usercore|pwm:PWM_1|clock_div[11] ; ts7300_usercore:usercore|pwm:PWM_1|clock_div[11] ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.512      ;
; 0.361  ; ts7300_usercore:usercore|pwm:PWM_1|clock_div[4]  ; ts7300_usercore:usercore|pwm:PWM_1|clock_div[4]  ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; ts7300_usercore:usercore|pwm:PWM_1|clock_div[7]  ; ts7300_usercore:usercore|pwm:PWM_1|clock_div[7]  ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; ts7300_usercore:usercore|pwm:PWM_1|clock_div[13] ; ts7300_usercore:usercore|pwm:PWM_1|clock_div[13] ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; ts7300_usercore:usercore|pwm:PWM_1|clock_div[14] ; ts7300_usercore:usercore|pwm:PWM_1|clock_div[14] ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.513      ;
; 0.366  ; epwbm_we_o                                       ; epwbm_stb_o                                      ; start_cycle_pad                             ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.540      ; 1.058      ;
; 0.369  ; ep93xx_end                                       ; epwbm_done                                       ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.521      ;
; 0.371  ; ts7300_usercore:usercore|pwm:PWM_1|clock_div[3]  ; ts7300_usercore:usercore|pwm:PWM_1|clock_div[3]  ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.523      ;
; 0.371  ; ts7300_usercore:usercore|pwm:PWM_1|clock_div[8]  ; ts7300_usercore:usercore|pwm:PWM_1|clock_div[8]  ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.523      ;
; 0.371  ; ts7300_usercore:usercore|pwm:PWM_1|clock_div[10] ; ts7300_usercore:usercore|pwm:PWM_1|clock_div[10] ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.523      ;
; 0.372  ; ts7300_usercore:usercore|pwm:PWM_1|clock_div[5]  ; ts7300_usercore:usercore|pwm:PWM_1|clock_div[5]  ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.524      ;
; 0.372  ; ts7300_usercore:usercore|pwm:PWM_1|clock_div[6]  ; ts7300_usercore:usercore|pwm:PWM_1|clock_div[6]  ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.524      ;
; 0.372  ; ts7300_usercore:usercore|pwm:PWM_1|clock_div[12] ; ts7300_usercore:usercore|pwm:PWM_1|clock_div[12] ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.524      ;
; 0.375  ; ts7300_usercore:usercore|dio2_enable[9]          ; ts7300_usercore:usercore|dummyreg[9]             ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.527      ;
; 0.380  ; start_cycle_posedge_q                            ; epwbm_stb_o                                      ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.532      ;
; 0.389  ; ts7300_usercore:usercore|DUTY_CYCLEC[15]         ; ts7300_usercore:usercore|dummyreg[15]            ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.541      ;
; 0.411  ; ep93xx_address[3]                                ; ts7300_usercore:usercore|PWM_enable_C            ; start_cycle_pad                             ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.576      ; 1.139      ;
; 0.412  ; epwbm_done32                                     ; epwbm_done                                       ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.564      ;
; 0.415  ; ep93xx_end                                       ; ep93xx_end_q                                     ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.011      ; 0.578      ;
; 0.422  ; epwbm_we_o                                       ; wb32_bridge:epwbm_wb32m_bridgecore|datlatch[14]  ; start_cycle_pad                             ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.568      ; 1.142      ;
; 0.422  ; ep93xx_address[3]                                ; ts7300_usercore:usercore|PWM_not_reset           ; start_cycle_pad                             ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.561      ; 1.135      ;
; 0.423  ; epwbm_we_o                                       ; wb32_bridge:epwbm_wb32m_bridgecore|datlatch[15]  ; start_cycle_pad                             ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.568      ; 1.143      ;
; 0.424  ; epwbm_we_o                                       ; wb32_bridge:epwbm_wb32m_bridgecore|datlatch[12]  ; start_cycle_pad                             ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.568      ; 1.144      ;
; 0.425  ; epwbm_we_o                                       ; wb32_bridge:epwbm_wb32m_bridgecore|datlatch[7]   ; start_cycle_pad                             ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.568      ; 1.145      ;
; 0.428  ; ts7300_usercore:usercore|dio2_enable[11]         ; ts7300_usercore:usercore|dummyreg[11]            ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.580      ;
; 0.433  ; ts7300_usercore:usercore|dio2_enable[12]         ; ts7300_usercore:usercore|dummyreg[12]            ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.585      ;
; 0.436  ; ep93xx_address[5]                                ; ts7300_usercore:usercore|PWM_enable_A            ; start_cycle_pad                             ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.576      ; 1.164      ;
; 0.441  ; epwbm_dat_o[14]                                  ; wb32_bridge:epwbm_wb32m_bridgecore|datlatch[14]  ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.593      ;
; 0.444  ; epwbm_dat_o[12]                                  ; wb32_bridge:epwbm_wb32m_bridgecore|datlatch[12]  ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.596      ;
; 0.450  ; ep93xx_address[22]                               ; ts7300_usercore:usercore|PWM_enable_C            ; start_cycle_pad                             ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.576      ; 1.178      ;
; 0.451  ; epwbm_dat_o[7]                                   ; wb32_bridge:epwbm_wb32m_bridgecore|datlatch[7]   ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.603      ;
; 0.452  ; ep93xx_address[3]                                ; ts7300_usercore:usercore|dummyreg[4]             ; start_cycle_pad                             ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.554      ; 1.158      ;
; 0.454  ; epwbm_we_o                                       ; wb32_bridge:epwbm_wb32m_bridgecore|datlatch[9]   ; start_cycle_pad                             ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.568      ; 1.174      ;
; 0.455  ; epwbm_dat_o[15]                                  ; wb32_bridge:epwbm_wb32m_bridgecore|datlatch[15]  ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.607      ;
; 0.455  ; epwbm_we_o                                       ; wb32_bridge:epwbm_wb32m_bridgecore|datlatch[10]  ; start_cycle_pad                             ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.568      ; 1.175      ;
; 0.456  ; epwbm_dat_o[5]                                   ; wb32_bridge:epwbm_wb32m_bridgecore|datlatch[5]   ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; -0.009     ; 0.599      ;
; 0.456  ; epwbm_we_o                                       ; wb32_bridge:epwbm_wb32m_bridgecore|datlatch[11]  ; start_cycle_pad                             ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.568      ; 1.176      ;
; 0.457  ; epwbm_dat_o[1]                                   ; wb32_bridge:epwbm_wb32m_bridgecore|datlatch[1]   ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; -0.009     ; 0.600      ;
; 0.458  ; ep93xx_address[4]                                ; ts7300_usercore:usercore|dummyreg[13]            ; start_cycle_pad                             ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.576      ; 1.186      ;
; 0.458  ; ep93xx_address[4]                                ; ts7300_usercore:usercore|dummyreg[9]             ; start_cycle_pad                             ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.576      ; 1.186      ;
; 0.459  ; ep93xx_end                                       ; start_cycle_posedge_q                            ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.611      ;
; 0.459  ; ep93xx_address[4]                                ; ts7300_usercore:usercore|dummyreg[15]            ; start_cycle_pad                             ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.576      ; 1.187      ;
; 0.459  ; ep93xx_address[3]                                ; ts7300_usercore:usercore|PWM_enable_A            ; start_cycle_pad                             ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.576      ; 1.187      ;
; 0.460  ; ep93xx_end                                       ; epwbm_done32                                     ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.612      ;
; 0.461  ; ep93xx_end                                       ; bd_oe_negedge_q                                  ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.613      ;
; 0.461  ; epwbm_dat_o[0]                                   ; wb32_bridge:epwbm_wb32m_bridgecore|datlatch[0]   ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; -0.009     ; 0.604      ;
; 0.464  ; epwbm_we_o                                       ; wb32_bridge:epwbm_wb32m_bridgecore|datlatch[0]   ; start_cycle_pad                             ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.568      ; 1.184      ;
+--------+--------------------------------------------------+--------------------------------------------------+---------------------------------------------+----------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'start_cycle_pad'                                                                                              ;
+--------+---------------------+---------------------+-----------------+-----------------+--------------+------------+------------+
; Slack  ; From Node           ; To Node             ; Launch Clock    ; Latch Clock     ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------+---------------------+-----------------+-----------------+--------------+------------+------------+
; -0.523 ; start_cycle_negedge ; start_cycle_posedge ; ep93xx_end_q    ; start_cycle_pad ; 0.000        ; 0.990      ; 0.619      ;
; 0.215  ; start_cycle_posedge ; start_cycle_posedge ; start_cycle_pad ; start_cycle_pad ; 0.000        ; 0.000      ; 0.367      ;
+--------+---------------------+---------------------+-----------------+-----------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'bd_oe_pad'                                                                                         ;
+-------+---------------------+---------------+-----------------+-------------+--------------+------------+------------+
; Slack ; From Node           ; To Node       ; Launch Clock    ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------+---------------+-----------------+-------------+--------------+------------+------------+
; 0.215 ; bd_oe_posedge       ; bd_oe_posedge ; bd_oe_pad       ; bd_oe_pad   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; bd_oe_negedge       ; bd_oe_negedge ; bd_oe_pad       ; bd_oe_pad   ; 0.000        ; 0.000      ; 0.367      ;
; 0.738 ; bd_oe_negedge       ; bd_oe_posedge ; bd_oe_pad       ; bd_oe_pad   ; -0.500       ; 0.000      ; 0.390      ;
; 0.827 ; start_cycle_posedge ; bd_oe_negedge ; start_cycle_pad ; bd_oe_pad   ; -0.500       ; -0.001     ; 0.478      ;
+-------+---------------------+---------------+-----------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'ts7300_usercore:usercore|pwm:PWM_1|slow_clk'                                                                                                                                                                                     ;
+-------+------------------------------------------------------+------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                            ; To Node                                        ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------+------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 0.215 ; ts7300_usercore:usercore|pwm:PWM_1|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[0]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; 0.000      ; 0.367      ;
; 0.250 ; ts7300_usercore:usercore|pwm:PWM_1|counter[7]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; 0.000      ; 0.402      ;
; 0.358 ; ts7300_usercore:usercore|pwm:PWM_1|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[2]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; 0.000      ; 0.510      ;
; 0.361 ; ts7300_usercore:usercore|pwm:PWM_1|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[1]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; 0.000      ; 0.513      ;
; 0.362 ; ts7300_usercore:usercore|pwm:PWM_1|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[3]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; 0.000      ; 0.514      ;
; 0.363 ; ts7300_usercore:usercore|pwm:PWM_1|counter[5]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; 0.000      ; 0.515      ;
; 0.377 ; ts7300_usercore:usercore|pwm:PWM_1|counter[4]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[4]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; 0.000      ; 0.529      ;
; 0.378 ; ts7300_usercore:usercore|pwm:PWM_1|counter[6]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; 0.000      ; 0.530      ;
; 0.444 ; ts7300_usercore:usercore|pwm:PWM_1|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[1]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; 0.000      ; 0.596      ;
; 0.490 ; ts7300_usercore:usercore|pwm:PWM_1|counter[7]        ; ts7300_usercore:usercore|pwm:PWM_1|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; -0.002     ; 0.640      ;
; 0.496 ; ts7300_usercore:usercore|pwm:PWM_1|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[2]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; 0.000      ; 0.648      ;
; 0.496 ; ts7300_usercore:usercore|pwm:PWM_1|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[3]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; 0.000      ; 0.648      ;
; 0.500 ; ts7300_usercore:usercore|pwm:PWM_1|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[4]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; 0.000      ; 0.652      ;
; 0.501 ; ts7300_usercore:usercore|pwm:PWM_1|counter[5]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; 0.000      ; 0.653      ;
; 0.517 ; ts7300_usercore:usercore|pwm:PWM_1|counter[4]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; 0.000      ; 0.669      ;
; 0.518 ; ts7300_usercore:usercore|pwm:PWM_1|counter[6]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; 0.000      ; 0.670      ;
; 0.531 ; ts7300_usercore:usercore|pwm:PWM_1|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[3]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; 0.000      ; 0.683      ;
; 0.531 ; ts7300_usercore:usercore|pwm:PWM_1|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[4]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; 0.000      ; 0.683      ;
; 0.535 ; ts7300_usercore:usercore|pwm:PWM_1|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; 0.000      ; 0.687      ;
; 0.536 ; ts7300_usercore:usercore|pwm:PWM_1|counter[5]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; 0.000      ; 0.688      ;
; 0.552 ; ts7300_usercore:usercore|pwm:PWM_1|counter[4]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; 0.000      ; 0.704      ;
; 0.566 ; ts7300_usercore:usercore|pwm:PWM_1|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[4]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; 0.000      ; 0.718      ;
; 0.566 ; ts7300_usercore:usercore|pwm:PWM_1|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; 0.000      ; 0.718      ;
; 0.570 ; ts7300_usercore:usercore|pwm:PWM_1|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; 0.000      ; 0.722      ;
; 0.584 ; ts7300_usercore:usercore|pwm:PWM_1|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[2]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; 0.000      ; 0.736      ;
; 0.587 ; ts7300_usercore:usercore|pwm:PWM_1|counter[4]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; 0.000      ; 0.739      ;
; 0.601 ; ts7300_usercore:usercore|pwm:PWM_1|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; 0.000      ; 0.753      ;
; 0.601 ; ts7300_usercore:usercore|pwm:PWM_1|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; 0.000      ; 0.753      ;
; 0.605 ; ts7300_usercore:usercore|pwm:PWM_1|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; 0.000      ; 0.757      ;
; 0.619 ; ts7300_usercore:usercore|pwm:PWM_1|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[3]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; 0.000      ; 0.771      ;
; 0.636 ; ts7300_usercore:usercore|pwm:PWM_1|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; 0.000      ; 0.788      ;
; 0.636 ; ts7300_usercore:usercore|pwm:PWM_1|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; 0.000      ; 0.788      ;
; 0.654 ; ts7300_usercore:usercore|pwm:PWM_1|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[4]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; 0.000      ; 0.806      ;
; 0.671 ; ts7300_usercore:usercore|pwm:PWM_1|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; 0.000      ; 0.823      ;
; 0.689 ; ts7300_usercore:usercore|pwm:PWM_1|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; 0.000      ; 0.841      ;
; 0.724 ; ts7300_usercore:usercore|pwm:PWM_1|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; 0.000      ; 0.876      ;
; 0.759 ; ts7300_usercore:usercore|pwm:PWM_1|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; 0.000      ; 0.911      ;
; 0.760 ; ts7300_usercore:usercore|pwm:PWM_1|counter[6]        ; ts7300_usercore:usercore|pwm:PWM_1|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; -0.002     ; 0.910      ;
; 0.832 ; ts7300_usercore:usercore|pwm:PWM_1|counter[4]        ; ts7300_usercore:usercore|pwm:PWM_1|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; -0.002     ; 0.982      ;
; 0.848 ; ts7300_usercore:usercore|pwm:PWM_1|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_1|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; -0.002     ; 0.998      ;
; 0.863 ; ts7300_usercore:usercore|pwm:PWM_1|counter[5]        ; ts7300_usercore:usercore|pwm:PWM_1|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; -0.002     ; 1.013      ;
; 0.883 ; ts7300_usercore:usercore|pwm:PWM_1|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_1|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; -0.002     ; 1.033      ;
; 0.953 ; ts7300_usercore:usercore|pwm:PWM_1|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_1|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; -0.002     ; 1.103      ;
; 1.009 ; ts7300_usercore:usercore|pwm:PWM_1|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_1|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; -0.002     ; 1.159      ;
; 1.375 ; ts7300_usercore:usercore|pwm:PWM_1|duty_cycle_reg[7] ; ts7300_usercore:usercore|pwm:PWM_1|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; -0.774     ; 0.753      ;
; 1.428 ; ts7300_usercore:usercore|PWM_enable_A                ; ts7300_usercore:usercore|pwm:PWM_1|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; -0.805     ; 0.775      ;
; 1.508 ; ts7300_usercore:usercore|pwm:PWM_1|duty_cycle_reg[6] ; ts7300_usercore:usercore|pwm:PWM_1|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; -0.774     ; 0.886      ;
; 1.522 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_1|counter[0]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; -0.788     ; 0.886      ;
; 1.522 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_1|counter[1]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; -0.788     ; 0.886      ;
; 1.522 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_1|counter[2]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; -0.788     ; 0.886      ;
; 1.522 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_1|counter[3]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; -0.788     ; 0.886      ;
; 1.522 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_1|counter[4]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; -0.788     ; 0.886      ;
; 1.522 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_1|counter[5]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; -0.788     ; 0.886      ;
; 1.522 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_1|counter[6]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; -0.788     ; 0.886      ;
; 1.522 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_1|counter[7]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; -0.788     ; 0.886      ;
; 1.543 ; ts7300_usercore:usercore|pwm:PWM_1|duty_cycle_reg[5] ; ts7300_usercore:usercore|pwm:PWM_1|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; -0.774     ; 0.921      ;
; 1.654 ; ts7300_usercore:usercore|pwm:PWM_1|duty_cycle_reg[4] ; ts7300_usercore:usercore|pwm:PWM_1|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; -0.774     ; 1.032      ;
; 1.658 ; ts7300_usercore:usercore|pwm:PWM_1|duty_cycle_reg[2] ; ts7300_usercore:usercore|pwm:PWM_1|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; -0.774     ; 1.036      ;
; 1.682 ; ts7300_usercore:usercore|pwm:PWM_1|duty_cycle_reg[1] ; ts7300_usercore:usercore|pwm:PWM_1|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; -0.774     ; 1.060      ;
; 1.707 ; ts7300_usercore:usercore|pwm:PWM_1|duty_cycle_reg[3] ; ts7300_usercore:usercore|pwm:PWM_1|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; -0.774     ; 1.085      ;
; 1.728 ; ts7300_usercore:usercore|pwm:PWM_1|duty_cycle_reg[0] ; ts7300_usercore:usercore|pwm:PWM_1|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; -0.774     ; 1.106      ;
+-------+------------------------------------------------------+------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'ts7300_usercore:usercore|pwm:PWM_2|slow_clk'                                                                                                                                                                                     ;
+-------+------------------------------------------------------+------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                            ; To Node                                        ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------+------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 0.215 ; ts7300_usercore:usercore|pwm:PWM_2|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[0]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; 0.000      ; 0.367      ;
; 0.243 ; ts7300_usercore:usercore|pwm:PWM_2|counter[7]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; 0.000      ; 0.395      ;
; 0.357 ; ts7300_usercore:usercore|pwm:PWM_2|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[2]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; 0.000      ; 0.509      ;
; 0.358 ; ts7300_usercore:usercore|pwm:PWM_2|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[1]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; 0.000      ; 0.510      ;
; 0.358 ; ts7300_usercore:usercore|pwm:PWM_2|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[3]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; 0.000      ; 0.510      ;
; 0.358 ; ts7300_usercore:usercore|pwm:PWM_2|counter[5]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; 0.000      ; 0.510      ;
; 0.371 ; ts7300_usercore:usercore|pwm:PWM_2|counter[4]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[4]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; 0.000      ; 0.523      ;
; 0.372 ; ts7300_usercore:usercore|pwm:PWM_2|counter[6]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; 0.000      ; 0.524      ;
; 0.448 ; ts7300_usercore:usercore|pwm:PWM_2|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[1]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; 0.000      ; 0.600      ;
; 0.493 ; ts7300_usercore:usercore|pwm:PWM_2|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[2]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; 0.000      ; 0.645      ;
; 0.495 ; ts7300_usercore:usercore|pwm:PWM_2|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[3]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; 0.000      ; 0.647      ;
; 0.496 ; ts7300_usercore:usercore|pwm:PWM_2|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[4]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; 0.000      ; 0.648      ;
; 0.496 ; ts7300_usercore:usercore|pwm:PWM_2|counter[5]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; 0.000      ; 0.648      ;
; 0.511 ; ts7300_usercore:usercore|pwm:PWM_2|counter[4]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; 0.000      ; 0.663      ;
; 0.512 ; ts7300_usercore:usercore|pwm:PWM_2|counter[6]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; 0.000      ; 0.664      ;
; 0.528 ; ts7300_usercore:usercore|pwm:PWM_2|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[3]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; 0.000      ; 0.680      ;
; 0.530 ; ts7300_usercore:usercore|pwm:PWM_2|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[4]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; 0.000      ; 0.682      ;
; 0.531 ; ts7300_usercore:usercore|pwm:PWM_2|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; 0.000      ; 0.683      ;
; 0.531 ; ts7300_usercore:usercore|pwm:PWM_2|counter[5]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; 0.000      ; 0.683      ;
; 0.546 ; ts7300_usercore:usercore|pwm:PWM_2|counter[4]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; 0.000      ; 0.698      ;
; 0.563 ; ts7300_usercore:usercore|pwm:PWM_2|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[4]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; 0.000      ; 0.715      ;
; 0.565 ; ts7300_usercore:usercore|pwm:PWM_2|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; 0.000      ; 0.717      ;
; 0.566 ; ts7300_usercore:usercore|pwm:PWM_2|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; 0.000      ; 0.718      ;
; 0.581 ; ts7300_usercore:usercore|pwm:PWM_2|counter[4]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; 0.000      ; 0.733      ;
; 0.588 ; ts7300_usercore:usercore|pwm:PWM_2|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[2]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; 0.000      ; 0.740      ;
; 0.598 ; ts7300_usercore:usercore|pwm:PWM_2|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; 0.000      ; 0.750      ;
; 0.600 ; ts7300_usercore:usercore|pwm:PWM_2|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; 0.000      ; 0.752      ;
; 0.601 ; ts7300_usercore:usercore|pwm:PWM_2|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; 0.000      ; 0.753      ;
; 0.613 ; ts7300_usercore:usercore|pwm:PWM_2|counter[7]        ; ts7300_usercore:usercore|pwm:PWM_2|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; 0.000      ; 0.765      ;
; 0.623 ; ts7300_usercore:usercore|pwm:PWM_2|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[3]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; 0.000      ; 0.775      ;
; 0.633 ; ts7300_usercore:usercore|pwm:PWM_2|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; 0.000      ; 0.785      ;
; 0.635 ; ts7300_usercore:usercore|pwm:PWM_2|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; 0.000      ; 0.787      ;
; 0.658 ; ts7300_usercore:usercore|pwm:PWM_2|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[4]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; 0.000      ; 0.810      ;
; 0.668 ; ts7300_usercore:usercore|pwm:PWM_2|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; 0.000      ; 0.820      ;
; 0.693 ; ts7300_usercore:usercore|pwm:PWM_2|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; 0.000      ; 0.845      ;
; 0.728 ; ts7300_usercore:usercore|pwm:PWM_2|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; 0.000      ; 0.880      ;
; 0.758 ; ts7300_usercore:usercore|pwm:PWM_2|counter[6]        ; ts7300_usercore:usercore|pwm:PWM_2|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; 0.000      ; 0.910      ;
; 0.763 ; ts7300_usercore:usercore|pwm:PWM_2|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; 0.000      ; 0.915      ;
; 0.795 ; ts7300_usercore:usercore|pwm:PWM_2|counter[5]        ; ts7300_usercore:usercore|pwm:PWM_2|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; 0.000      ; 0.947      ;
; 0.848 ; ts7300_usercore:usercore|pwm:PWM_2|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_2|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; 0.000      ; 1.000      ;
; 0.900 ; ts7300_usercore:usercore|pwm:PWM_2|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_2|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; 0.000      ; 1.052      ;
; 0.929 ; ts7300_usercore:usercore|pwm:PWM_2|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_2|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; 0.000      ; 1.081      ;
; 0.938 ; ts7300_usercore:usercore|pwm:PWM_2|counter[4]        ; ts7300_usercore:usercore|pwm:PWM_2|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; 0.000      ; 1.090      ;
; 0.961 ; ts7300_usercore:usercore|pwm:PWM_2|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_2|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; 0.000      ; 1.113      ;
; 1.262 ; ts7300_usercore:usercore|PWM_enable_B                ; ts7300_usercore:usercore|pwm:PWM_2|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; -0.892     ; 0.522      ;
; 1.487 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_2|counter[0]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; -0.892     ; 0.747      ;
; 1.487 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_2|counter[1]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; -0.892     ; 0.747      ;
; 1.487 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_2|counter[2]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; -0.892     ; 0.747      ;
; 1.487 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_2|counter[3]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; -0.892     ; 0.747      ;
; 1.487 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_2|counter[4]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; -0.892     ; 0.747      ;
; 1.487 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_2|counter[5]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; -0.892     ; 0.747      ;
; 1.487 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_2|counter[6]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; -0.892     ; 0.747      ;
; 1.487 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_2|counter[7]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; -0.892     ; 0.747      ;
; 1.517 ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[7] ; ts7300_usercore:usercore|pwm:PWM_2|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; -0.892     ; 0.777      ;
; 1.586 ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[5] ; ts7300_usercore:usercore|pwm:PWM_2|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; -0.892     ; 0.846      ;
; 1.620 ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[4] ; ts7300_usercore:usercore|pwm:PWM_2|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; -0.892     ; 0.880      ;
; 1.658 ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[6] ; ts7300_usercore:usercore|pwm:PWM_2|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; -0.892     ; 0.918      ;
; 1.797 ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[2] ; ts7300_usercore:usercore|pwm:PWM_2|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; -0.892     ; 1.057      ;
; 1.833 ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[1] ; ts7300_usercore:usercore|pwm:PWM_2|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; -0.892     ; 1.093      ;
; 1.845 ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[0] ; ts7300_usercore:usercore|pwm:PWM_2|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; -0.892     ; 1.105      ;
; 1.872 ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[3] ; ts7300_usercore:usercore|pwm:PWM_2|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; -0.892     ; 1.132      ;
+-------+------------------------------------------------------+------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'ts7300_usercore:usercore|pwm:PWM_4|slow_clk'                                                                                                                                                                                     ;
+-------+------------------------------------------------------+------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                            ; To Node                                        ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------+------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 0.215 ; ts7300_usercore:usercore|pwm:PWM_4|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[0]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; 0.000      ; 0.367      ;
; 0.362 ; ts7300_usercore:usercore|pwm:PWM_4|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[1]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; 0.000      ; 0.514      ;
; 0.365 ; ts7300_usercore:usercore|pwm:PWM_4|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[2]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; 0.000      ; 0.517      ;
; 0.365 ; ts7300_usercore:usercore|pwm:PWM_4|counter[4]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[4]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; 0.000      ; 0.517      ;
; 0.365 ; ts7300_usercore:usercore|pwm:PWM_4|counter[7]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; 0.000      ; 0.517      ;
; 0.375 ; ts7300_usercore:usercore|pwm:PWM_4|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[3]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; 0.000      ; 0.527      ;
; 0.376 ; ts7300_usercore:usercore|pwm:PWM_4|counter[5]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; 0.000      ; 0.528      ;
; 0.376 ; ts7300_usercore:usercore|pwm:PWM_4|counter[6]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; 0.000      ; 0.528      ;
; 0.474 ; ts7300_usercore:usercore|pwm:PWM_4|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[1]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; 0.000      ; 0.626      ;
; 0.497 ; ts7300_usercore:usercore|pwm:PWM_4|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[2]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; 0.000      ; 0.649      ;
; 0.503 ; ts7300_usercore:usercore|pwm:PWM_4|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[3]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; 0.000      ; 0.655      ;
; 0.503 ; ts7300_usercore:usercore|pwm:PWM_4|counter[4]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; 0.000      ; 0.655      ;
; 0.515 ; ts7300_usercore:usercore|pwm:PWM_4|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[4]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; 0.000      ; 0.667      ;
; 0.516 ; ts7300_usercore:usercore|pwm:PWM_4|counter[6]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; 0.000      ; 0.668      ;
; 0.516 ; ts7300_usercore:usercore|pwm:PWM_4|counter[5]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; 0.000      ; 0.668      ;
; 0.532 ; ts7300_usercore:usercore|pwm:PWM_4|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[3]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; 0.000      ; 0.684      ;
; 0.538 ; ts7300_usercore:usercore|pwm:PWM_4|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[4]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; 0.000      ; 0.690      ;
; 0.538 ; ts7300_usercore:usercore|pwm:PWM_4|counter[4]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; 0.000      ; 0.690      ;
; 0.550 ; ts7300_usercore:usercore|pwm:PWM_4|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; 0.000      ; 0.702      ;
; 0.551 ; ts7300_usercore:usercore|pwm:PWM_4|counter[5]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; 0.000      ; 0.703      ;
; 0.567 ; ts7300_usercore:usercore|pwm:PWM_4|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[4]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; 0.000      ; 0.719      ;
; 0.573 ; ts7300_usercore:usercore|pwm:PWM_4|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; 0.000      ; 0.725      ;
; 0.573 ; ts7300_usercore:usercore|pwm:PWM_4|counter[4]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; 0.000      ; 0.725      ;
; 0.585 ; ts7300_usercore:usercore|pwm:PWM_4|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; 0.000      ; 0.737      ;
; 0.602 ; ts7300_usercore:usercore|pwm:PWM_4|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; 0.000      ; 0.754      ;
; 0.608 ; ts7300_usercore:usercore|pwm:PWM_4|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; 0.000      ; 0.760      ;
; 0.614 ; ts7300_usercore:usercore|pwm:PWM_4|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[2]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; 0.000      ; 0.766      ;
; 0.620 ; ts7300_usercore:usercore|pwm:PWM_4|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; 0.000      ; 0.772      ;
; 0.637 ; ts7300_usercore:usercore|pwm:PWM_4|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; 0.000      ; 0.789      ;
; 0.643 ; ts7300_usercore:usercore|pwm:PWM_4|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; 0.000      ; 0.795      ;
; 0.649 ; ts7300_usercore:usercore|pwm:PWM_4|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[3]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; 0.000      ; 0.801      ;
; 0.672 ; ts7300_usercore:usercore|pwm:PWM_4|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; 0.000      ; 0.824      ;
; 0.684 ; ts7300_usercore:usercore|pwm:PWM_4|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[4]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; 0.000      ; 0.836      ;
; 0.719 ; ts7300_usercore:usercore|pwm:PWM_4|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; 0.000      ; 0.871      ;
; 0.754 ; ts7300_usercore:usercore|pwm:PWM_4|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; 0.000      ; 0.906      ;
; 0.789 ; ts7300_usercore:usercore|pwm:PWM_4|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; 0.000      ; 0.941      ;
; 0.871 ; ts7300_usercore:usercore|pwm:PWM_4|counter[7]        ; ts7300_usercore:usercore|pwm:PWM_4|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; 0.012      ; 1.035      ;
; 1.023 ; ts7300_usercore:usercore|pwm:PWM_4|counter[6]        ; ts7300_usercore:usercore|pwm:PWM_4|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; 0.012      ; 1.187      ;
; 1.081 ; ts7300_usercore:usercore|pwm:PWM_4|counter[4]        ; ts7300_usercore:usercore|pwm:PWM_4|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; 0.012      ; 1.245      ;
; 1.130 ; ts7300_usercore:usercore|pwm:PWM_4|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_4|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; 0.012      ; 1.294      ;
; 1.141 ; ts7300_usercore:usercore|pwm:PWM_4|counter[5]        ; ts7300_usercore:usercore|pwm:PWM_4|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; 0.012      ; 1.305      ;
; 1.184 ; ts7300_usercore:usercore|pwm:PWM_4|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_4|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; 0.012      ; 1.348      ;
; 1.212 ; ts7300_usercore:usercore|PWM_enable_D                ; ts7300_usercore:usercore|pwm:PWM_4|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; -0.879     ; 0.485      ;
; 1.254 ; ts7300_usercore:usercore|pwm:PWM_4|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_4|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; 0.012      ; 1.418      ;
; 1.333 ; ts7300_usercore:usercore|pwm:PWM_4|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_4|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; 0.012      ; 1.497      ;
; 1.480 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_4|counter[0]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; -0.891     ; 0.741      ;
; 1.480 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_4|counter[1]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; -0.891     ; 0.741      ;
; 1.480 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_4|counter[2]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; -0.891     ; 0.741      ;
; 1.480 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_4|counter[3]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; -0.891     ; 0.741      ;
; 1.480 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_4|counter[4]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; -0.891     ; 0.741      ;
; 1.480 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_4|counter[5]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; -0.891     ; 0.741      ;
; 1.480 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_4|counter[6]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; -0.891     ; 0.741      ;
; 1.480 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_4|counter[7]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; -0.891     ; 0.741      ;
; 1.637 ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[7] ; ts7300_usercore:usercore|pwm:PWM_4|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; -0.879     ; 0.910      ;
; 1.892 ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[6] ; ts7300_usercore:usercore|pwm:PWM_4|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; -0.879     ; 1.165      ;
; 1.999 ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[3] ; ts7300_usercore:usercore|pwm:PWM_4|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; -0.879     ; 1.272      ;
; 2.028 ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[5] ; ts7300_usercore:usercore|pwm:PWM_4|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; -0.879     ; 1.301      ;
; 2.064 ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[4] ; ts7300_usercore:usercore|pwm:PWM_4|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; -0.879     ; 1.337      ;
; 2.129 ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[2] ; ts7300_usercore:usercore|pwm:PWM_4|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; -0.879     ; 1.402      ;
; 2.180 ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[1] ; ts7300_usercore:usercore|pwm:PWM_4|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; -0.879     ; 1.453      ;
; 2.183 ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[0] ; ts7300_usercore:usercore|pwm:PWM_4|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; -0.879     ; 1.456      ;
+-------+------------------------------------------------------+------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'ts7300_usercore:usercore|pwm:PWM_3|slow_clk'                                                                                                                                                                                     ;
+-------+------------------------------------------------------+------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                            ; To Node                                        ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------+------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 0.245 ; ts7300_usercore:usercore|pwm:PWM_3|counter[7]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; 0.000      ; 0.397      ;
; 0.362 ; ts7300_usercore:usercore|pwm:PWM_3|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[2]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; 0.000      ; 0.514      ;
; 0.362 ; ts7300_usercore:usercore|pwm:PWM_3|counter[4]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[4]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; 0.000      ; 0.514      ;
; 0.363 ; ts7300_usercore:usercore|pwm:PWM_3|counter[6]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; 0.000      ; 0.515      ;
; 0.365 ; ts7300_usercore:usercore|pwm:PWM_3|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[1]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; 0.000      ; 0.517      ;
; 0.376 ; ts7300_usercore:usercore|pwm:PWM_3|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[1]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; 0.000      ; 0.528      ;
; 0.377 ; ts7300_usercore:usercore|pwm:PWM_3|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[3]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; 0.000      ; 0.529      ;
; 0.378 ; ts7300_usercore:usercore|pwm:PWM_3|counter[5]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; 0.000      ; 0.530      ;
; 0.500 ; ts7300_usercore:usercore|pwm:PWM_3|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[2]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; 0.000      ; 0.652      ;
; 0.500 ; ts7300_usercore:usercore|pwm:PWM_3|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[3]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; 0.000      ; 0.652      ;
; 0.500 ; ts7300_usercore:usercore|pwm:PWM_3|counter[4]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; 0.000      ; 0.652      ;
; 0.501 ; ts7300_usercore:usercore|pwm:PWM_3|counter[6]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; 0.000      ; 0.653      ;
; 0.516 ; ts7300_usercore:usercore|pwm:PWM_3|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[2]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; 0.000      ; 0.668      ;
; 0.517 ; ts7300_usercore:usercore|pwm:PWM_3|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[4]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; 0.000      ; 0.669      ;
; 0.518 ; ts7300_usercore:usercore|pwm:PWM_3|counter[5]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; 0.000      ; 0.670      ;
; 0.535 ; ts7300_usercore:usercore|pwm:PWM_3|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[3]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; 0.000      ; 0.687      ;
; 0.535 ; ts7300_usercore:usercore|pwm:PWM_3|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[4]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; 0.000      ; 0.687      ;
; 0.535 ; ts7300_usercore:usercore|pwm:PWM_3|counter[4]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; 0.000      ; 0.687      ;
; 0.551 ; ts7300_usercore:usercore|pwm:PWM_3|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[3]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; 0.000      ; 0.703      ;
; 0.552 ; ts7300_usercore:usercore|pwm:PWM_3|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; 0.000      ; 0.704      ;
; 0.553 ; ts7300_usercore:usercore|pwm:PWM_3|counter[5]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; 0.000      ; 0.705      ;
; 0.570 ; ts7300_usercore:usercore|pwm:PWM_3|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[4]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; 0.000      ; 0.722      ;
; 0.570 ; ts7300_usercore:usercore|pwm:PWM_3|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; 0.000      ; 0.722      ;
; 0.570 ; ts7300_usercore:usercore|pwm:PWM_3|counter[4]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; 0.000      ; 0.722      ;
; 0.586 ; ts7300_usercore:usercore|pwm:PWM_3|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[4]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; 0.000      ; 0.738      ;
; 0.587 ; ts7300_usercore:usercore|pwm:PWM_3|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; 0.000      ; 0.739      ;
; 0.605 ; ts7300_usercore:usercore|pwm:PWM_3|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; 0.000      ; 0.757      ;
; 0.605 ; ts7300_usercore:usercore|pwm:PWM_3|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; 0.000      ; 0.757      ;
; 0.621 ; ts7300_usercore:usercore|pwm:PWM_3|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; 0.000      ; 0.773      ;
; 0.622 ; ts7300_usercore:usercore|pwm:PWM_3|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; 0.000      ; 0.774      ;
; 0.624 ; ts7300_usercore:usercore|pwm:PWM_3|counter[7]        ; ts7300_usercore:usercore|pwm:PWM_3|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; 0.000      ; 0.776      ;
; 0.640 ; ts7300_usercore:usercore|pwm:PWM_3|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; 0.000      ; 0.792      ;
; 0.640 ; ts7300_usercore:usercore|pwm:PWM_3|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; 0.000      ; 0.792      ;
; 0.656 ; ts7300_usercore:usercore|pwm:PWM_3|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; 0.000      ; 0.808      ;
; 0.675 ; ts7300_usercore:usercore|pwm:PWM_3|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; 0.000      ; 0.827      ;
; 0.691 ; ts7300_usercore:usercore|pwm:PWM_3|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; 0.000      ; 0.843      ;
; 0.712 ; ts7300_usercore:usercore|pwm:PWM_3|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[0]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; 0.000      ; 0.864      ;
; 0.761 ; ts7300_usercore:usercore|pwm:PWM_3|counter[6]        ; ts7300_usercore:usercore|pwm:PWM_3|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; 0.000      ; 0.913      ;
; 0.816 ; ts7300_usercore:usercore|pwm:PWM_3|counter[5]        ; ts7300_usercore:usercore|pwm:PWM_3|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; 0.000      ; 0.968      ;
; 0.833 ; ts7300_usercore:usercore|pwm:PWM_3|counter[4]        ; ts7300_usercore:usercore|pwm:PWM_3|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; 0.000      ; 0.985      ;
; 0.888 ; ts7300_usercore:usercore|pwm:PWM_3|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_3|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; 0.000      ; 1.040      ;
; 0.905 ; ts7300_usercore:usercore|pwm:PWM_3|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_3|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; 0.000      ; 1.057      ;
; 0.959 ; ts7300_usercore:usercore|pwm:PWM_3|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_3|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; 0.000      ; 1.111      ;
; 0.968 ; ts7300_usercore:usercore|pwm:PWM_3|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_3|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; 0.000      ; 1.120      ;
; 1.388 ; ts7300_usercore:usercore|PWM_enable_C                ; ts7300_usercore:usercore|pwm:PWM_3|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; -0.776     ; 0.764      ;
; 1.508 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_3|counter[0]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; -0.761     ; 0.899      ;
; 1.508 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_3|counter[1]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; -0.761     ; 0.899      ;
; 1.508 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_3|counter[2]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; -0.761     ; 0.899      ;
; 1.508 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_3|counter[3]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; -0.761     ; 0.899      ;
; 1.508 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_3|counter[4]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; -0.761     ; 0.899      ;
; 1.508 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_3|counter[5]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; -0.761     ; 0.899      ;
; 1.508 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_3|counter[6]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; -0.761     ; 0.899      ;
; 1.508 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_3|counter[7]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; -0.761     ; 0.899      ;
; 1.605 ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[7] ; ts7300_usercore:usercore|pwm:PWM_3|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; -0.761     ; 0.996      ;
; 1.758 ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[5] ; ts7300_usercore:usercore|pwm:PWM_3|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; -0.761     ; 1.149      ;
; 1.761 ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[6] ; ts7300_usercore:usercore|pwm:PWM_3|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; -0.761     ; 1.152      ;
; 1.810 ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[4] ; ts7300_usercore:usercore|pwm:PWM_3|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; -0.761     ; 1.201      ;
; 1.851 ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[3] ; ts7300_usercore:usercore|pwm:PWM_3|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; -0.761     ; 1.242      ;
; 1.902 ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[2] ; ts7300_usercore:usercore|pwm:PWM_3|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; -0.761     ; 1.293      ;
; 1.949 ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[0] ; ts7300_usercore:usercore|pwm:PWM_3|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; -0.761     ; 1.340      ;
; 2.026 ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[1] ; ts7300_usercore:usercore|pwm:PWM_3|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; -0.761     ; 1.417      ;
+-------+------------------------------------------------------+------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'ts7300_usercore:usercore|pwm:PWM_4|slow_clk'                                                                                                                                                               ;
+--------+----------------------------------------+------------------------------------------------+----------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                              ; To Node                                        ; Launch Clock                           ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------+------------------------------------------------+----------------------------------------+---------------------------------------------+--------------+------------+------------+
; -1.818 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_4|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1] ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.001        ; -0.879     ; 0.972      ;
+--------+----------------------------------------+------------------------------------------------+----------------------------------------+---------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'ts7300_usercore:usercore|pwm:PWM_1|slow_clk'                                                                                                                                                               ;
+--------+----------------------------------------+------------------------------------------------+----------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                              ; To Node                                        ; Launch Clock                           ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------+------------------------------------------------+----------------------------------------+---------------------------------------------+--------------+------------+------------+
; -1.710 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_1|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1] ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.001        ; -0.790     ; 0.953      ;
+--------+----------------------------------------+------------------------------------------------+----------------------------------------+---------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'ts7300_usercore:usercore|pwm:PWM_3|slow_clk'                                                                                                                                                               ;
+--------+----------------------------------------+------------------------------------------------+----------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                              ; To Node                                        ; Launch Clock                           ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------+------------------------------------------------+----------------------------------------+---------------------------------------------+--------------+------------+------------+
; -1.699 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_3|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1] ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.001        ; -0.761     ; 0.971      ;
+--------+----------------------------------------+------------------------------------------------+----------------------------------------+---------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'ts7300_usercore:usercore|pwm:PWM_2|slow_clk'                                                                                                                                                               ;
+--------+----------------------------------------+------------------------------------------------+----------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                              ; To Node                                        ; Launch Clock                           ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------+------------------------------------------------+----------------------------------------+---------------------------------------------+--------------+------------+------------+
; -1.597 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_2|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1] ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.001        ; -0.892     ; 0.738      ;
+--------+----------------------------------------+------------------------------------------------+----------------------------------------+---------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'ep93xx_end_q'                                                                                      ;
+--------+-----------------+---------------------+-----------------+--------------+--------------+------------+------------+
; Slack  ; From Node       ; To Node             ; Launch Clock    ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------+---------------------+-----------------+--------------+--------------+------------+------------+
; -0.337 ; start_cycle_pad ; start_cycle_negedge ; start_cycle_pad ; ep93xx_end_q ; 0.500        ; 0.469      ; 1.338      ;
; 0.163  ; start_cycle_pad ; start_cycle_negedge ; start_cycle_pad ; ep93xx_end_q ; 1.000        ; 0.469      ; 1.338      ;
+--------+-----------------+---------------------+-----------------+--------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'start_cycle_pad'                                                                               ;
+-------+--------------+---------------------+--------------+-----------------+--------------+------------+------------+
; Slack ; From Node    ; To Node             ; Launch Clock ; Latch Clock     ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------+---------------------+--------------+-----------------+--------------+------------+------------+
; 1.121 ; ep93xx_end_q ; start_cycle_posedge ; ep93xx_end_q ; start_cycle_pad ; 0.500        ; 1.459      ; 1.011      ;
; 1.621 ; ep93xx_end_q ; start_cycle_posedge ; ep93xx_end_q ; start_cycle_pad ; 1.000        ; 1.459      ; 1.011      ;
+-------+--------------+---------------------+--------------+-----------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'bd_oe_pad'                                                                           ;
+-------+--------------+---------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node    ; To Node       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------+---------------+--------------+-------------+--------------+------------+------------+
; 1.215 ; ep93xx_end_q ; bd_oe_posedge ; ep93xx_end_q ; bd_oe_pad   ; 0.500        ; 1.458      ; 0.916      ;
; 1.215 ; ep93xx_end_q ; bd_oe_negedge ; ep93xx_end_q ; bd_oe_pad   ; 0.500        ; 1.458      ; 0.916      ;
; 1.715 ; ep93xx_end_q ; bd_oe_posedge ; ep93xx_end_q ; bd_oe_pad   ; 1.000        ; 1.458      ; 0.916      ;
; 1.715 ; ep93xx_end_q ; bd_oe_negedge ; ep93xx_end_q ; bd_oe_pad   ; 1.000        ; 1.458      ; 0.916      ;
+-------+--------------+---------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'clkgencore|altpll_component|pll|clk[1]'                                                                                                                                                                     ;
+--------+----------------------------------------+------------------------------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+
; Slack  ; From Node                              ; To Node                                              ; Launch Clock                           ; Latch Clock                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------+------------------------------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+
; 11.804 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk          ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 13.333       ; -0.033     ; 1.528      ;
; 11.804 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk          ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 13.333       ; -0.033     ; 1.528      ;
; 11.988 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk          ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 13.333       ; -0.047     ; 1.330      ;
; 11.988 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk          ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 13.333       ; -0.047     ; 1.330      ;
; 12.380 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_1|duty_cycle_reg[0] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 13.333       ; -0.016     ; 0.969      ;
; 12.380 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_1|duty_cycle_reg[1] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 13.333       ; -0.016     ; 0.969      ;
; 12.380 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_1|duty_cycle_reg[2] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 13.333       ; -0.016     ; 0.969      ;
; 12.380 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_1|duty_cycle_reg[3] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 13.333       ; -0.016     ; 0.969      ;
; 12.380 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_1|duty_cycle_reg[4] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 13.333       ; -0.016     ; 0.969      ;
; 12.380 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_1|duty_cycle_reg[5] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 13.333       ; -0.016     ; 0.969      ;
; 12.380 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_1|duty_cycle_reg[6] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 13.333       ; -0.016     ; 0.969      ;
; 12.380 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_1|duty_cycle_reg[7] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 13.333       ; -0.016     ; 0.969      ;
; 12.415 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[1] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 13.333       ; 0.000      ; 0.950      ;
; 12.415 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[3] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 13.333       ; 0.000      ; 0.950      ;
; 12.415 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[6] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 13.333       ; 0.000      ; 0.950      ;
; 12.415 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[7] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 13.333       ; 0.000      ; 0.950      ;
; 12.415 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[2] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 13.333       ; 0.000      ; 0.950      ;
; 12.627 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[4] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 13.333       ; 0.000      ; 0.738      ;
; 12.627 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[5] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 13.333       ; 0.000      ; 0.738      ;
; 12.627 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[0] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 13.333       ; 0.000      ; 0.738      ;
+--------+----------------------------------------+------------------------------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'bd_oe_pad'                                                                             ;
+--------+--------------+---------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node    ; To Node       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------+---------------+--------------+-------------+--------------+------------+------------+
; -0.835 ; ep93xx_end_q ; bd_oe_posedge ; ep93xx_end_q ; bd_oe_pad   ; 0.000        ; 1.458      ; 0.916      ;
; -0.835 ; ep93xx_end_q ; bd_oe_negedge ; ep93xx_end_q ; bd_oe_pad   ; 0.000        ; 1.458      ; 0.916      ;
; -0.335 ; ep93xx_end_q ; bd_oe_posedge ; ep93xx_end_q ; bd_oe_pad   ; -0.500       ; 1.458      ; 0.916      ;
; -0.335 ; ep93xx_end_q ; bd_oe_negedge ; ep93xx_end_q ; bd_oe_pad   ; -0.500       ; 1.458      ; 0.916      ;
+--------+--------------+---------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'start_cycle_pad'                                                                                 ;
+--------+--------------+---------------------+--------------+-----------------+--------------+------------+------------+
; Slack  ; From Node    ; To Node             ; Launch Clock ; Latch Clock     ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------+---------------------+--------------+-----------------+--------------+------------+------------+
; -0.741 ; ep93xx_end_q ; start_cycle_posedge ; ep93xx_end_q ; start_cycle_pad ; 0.000        ; 1.459      ; 1.011      ;
; -0.241 ; ep93xx_end_q ; start_cycle_posedge ; ep93xx_end_q ; start_cycle_pad ; -0.500       ; 1.459      ; 1.011      ;
+--------+--------------+---------------------+--------------+-----------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'clkgencore|altpll_component|pll|clk[1]'                                                                                                                                                                     ;
+-------+----------------------------------------+------------------------------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                                              ; Launch Clock                           ; Latch Clock                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+------------------------------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+
; 0.586 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[4] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.738      ;
; 0.586 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[5] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.738      ;
; 0.586 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[0] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.738      ;
; 0.798 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[1] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.950      ;
; 0.798 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[3] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.950      ;
; 0.798 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[6] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.950      ;
; 0.798 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[7] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.950      ;
; 0.798 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[2] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.950      ;
; 0.833 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_1|duty_cycle_reg[0] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; -0.016     ; 0.969      ;
; 0.833 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_1|duty_cycle_reg[1] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; -0.016     ; 0.969      ;
; 0.833 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_1|duty_cycle_reg[2] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; -0.016     ; 0.969      ;
; 0.833 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_1|duty_cycle_reg[3] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; -0.016     ; 0.969      ;
; 0.833 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_1|duty_cycle_reg[4] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; -0.016     ; 0.969      ;
; 0.833 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_1|duty_cycle_reg[5] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; -0.016     ; 0.969      ;
; 0.833 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_1|duty_cycle_reg[6] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; -0.016     ; 0.969      ;
; 0.833 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_1|duty_cycle_reg[7] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; -0.016     ; 0.969      ;
; 1.225 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk          ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; -0.047     ; 1.330      ;
; 1.225 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk          ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; -0.047     ; 1.330      ;
; 1.409 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk          ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; -0.033     ; 1.528      ;
; 1.409 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk          ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; -0.033     ; 1.528      ;
+-------+----------------------------------------+------------------------------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'ep93xx_end_q'                                                                                      ;
+-------+-----------------+---------------------+-----------------+--------------+--------------+------------+------------+
; Slack ; From Node       ; To Node             ; Launch Clock    ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------+---------------------+-----------------+--------------+--------------+------------+------------+
; 0.717 ; start_cycle_pad ; start_cycle_negedge ; start_cycle_pad ; ep93xx_end_q ; 0.000        ; 0.469      ; 1.338      ;
; 1.217 ; start_cycle_pad ; start_cycle_negedge ; start_cycle_pad ; ep93xx_end_q ; -0.500       ; 0.469      ; 1.338      ;
+-------+-----------------+---------------------+-----------------+--------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'ts7300_usercore:usercore|pwm:PWM_2|slow_clk'                                                                                                                                                               ;
+-------+----------------------------------------+------------------------------------------------+----------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                                        ; Launch Clock                           ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+------------------------------------------------+----------------------------------------+---------------------------------------------+--------------+------------+------------+
; 1.478 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_2|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1] ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; -0.892     ; 0.738      ;
+-------+----------------------------------------+------------------------------------------------+----------------------------------------+---------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'ts7300_usercore:usercore|pwm:PWM_3|slow_clk'                                                                                                                                                               ;
+-------+----------------------------------------+------------------------------------------------+----------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                                        ; Launch Clock                           ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+------------------------------------------------+----------------------------------------+---------------------------------------------+--------------+------------+------------+
; 1.580 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_3|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1] ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; -0.761     ; 0.971      ;
+-------+----------------------------------------+------------------------------------------------+----------------------------------------+---------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'ts7300_usercore:usercore|pwm:PWM_1|slow_clk'                                                                                                                                                               ;
+-------+----------------------------------------+------------------------------------------------+----------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                                        ; Launch Clock                           ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+------------------------------------------------+----------------------------------------+---------------------------------------------+--------------+------------+------------+
; 1.591 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_1|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1] ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; -0.790     ; 0.953      ;
+-------+----------------------------------------+------------------------------------------------+----------------------------------------+---------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'ts7300_usercore:usercore|pwm:PWM_4|slow_clk'                                                                                                                                                               ;
+-------+----------------------------------------+------------------------------------------------+----------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                                        ; Launch Clock                           ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+------------------------------------------------+----------------------------------------+---------------------------------------------+--------------+------------+------------+
; 1.699 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_4|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1] ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; -0.879     ; 0.972      ;
+-------+----------------------------------------+------------------------------------------------+----------------------------------------+---------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'start_cycle_pad'                                                                  ;
+--------+--------------+----------------+------------------+-----------------+------------+-------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock           ; Clock Edge ; Target                  ;
+--------+--------------+----------------+------------------+-----------------+------------+-------------------------+
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; start_cycle_pad ; Rise       ; start_cycle_pad         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[10]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[10]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[11]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[11]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[12]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[12]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[13]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[13]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[14]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[14]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[15]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[15]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[16]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[16]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[17]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[17]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[18]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[18]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[19]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[19]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[1]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[1]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[20]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[20]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[21]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[21]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[22]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[22]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[23]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[23]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[2]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[2]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[3]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[3]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[4]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[4]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[5]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[5]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[6]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[6]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[7]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[7]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[8]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[8]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[9]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[9]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; start_cycle_pad ; Rise       ; epwbm_we_o              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; epwbm_we_o              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; start_cycle_pad ; Rise       ; start_cycle_posedge     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; start_cycle_posedge     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[10]|clk  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[10]|clk  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[11]|clk  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[11]|clk  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[12]|clk  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[12]|clk  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[13]|clk  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[13]|clk  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[14]|clk  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[14]|clk  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[15]|clk  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[15]|clk  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[16]|clk  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[16]|clk  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[17]|clk  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[17]|clk  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[18]|clk  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[18]|clk  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[19]|clk  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[19]|clk  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[1]|clk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[1]|clk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[20]|clk  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[20]|clk  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[21]|clk  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[21]|clk  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[22]|clk  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[22]|clk  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[23]|clk  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[23]|clk  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[2]|clk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[2]|clk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[3]|clk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[3]|clk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[4]|clk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[4]|clk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[5]|clk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[5]|clk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[6]|clk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[6]|clk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[7]|clk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[7]|clk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[8]|clk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[8]|clk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[9]|clk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[9]|clk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; start_cycle_pad ; Rise       ; epwbm_we_o|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; epwbm_we_o|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; start_cycle_pad ; Rise       ; start_cycle_pad|combout ;
+--------+--------------+----------------+------------------+-----------------+------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'bd_oe_pad'                                                                     ;
+--------+--------------+----------------+------------------+-----------+------------+----------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock     ; Clock Edge ; Target                     ;
+--------+--------------+----------------+------------------+-----------+------------+----------------------------+
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; bd_oe_pad ; Rise       ; bd_oe_pad                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; bd_oe_pad ; Fall       ; bd_oe_negedge              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; bd_oe_pad ; Fall       ; bd_oe_negedge              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; bd_oe_pad ; Rise       ; bd_oe_posedge              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; bd_oe_pad ; Rise       ; bd_oe_posedge              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; bd_oe_pad ; Rise       ; bd_oe_negedge|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; bd_oe_pad ; Rise       ; bd_oe_negedge|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; bd_oe_pad ; Rise       ; bd_oe_pad|combout          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; bd_oe_pad ; Rise       ; bd_oe_pad|combout          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; bd_oe_pad ; Rise       ; bd_oe_pad~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; bd_oe_pad ; Rise       ; bd_oe_pad~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; bd_oe_pad ; Rise       ; bd_oe_pad~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; bd_oe_pad ; Rise       ; bd_oe_pad~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; bd_oe_pad ; Rise       ; bd_oe_posedge|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; bd_oe_pad ; Rise       ; bd_oe_posedge|clk          ;
+--------+--------------+----------------+------------------+-----------+------------+----------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'ts7300_usercore:usercore|pwm:PWM_1|slow_clk'                                                                                         ;
+--------+--------------+----------------+------------------+---------------------------------------------+------------+------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                       ; Clock Edge ; Target                                         ;
+--------+--------------+----------------+------------------+---------------------------------------------+------------+------------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_1|counter[0]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_1|counter[0]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_1|counter[1]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_1|counter[1]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_1|counter[2]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_1|counter[2]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_1|counter[3]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_1|counter[3]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_1|counter[4]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_1|counter[4]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_1|counter[5]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_1|counter[5]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_1|counter[6]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_1|counter[6]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_1|counter[7]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_1|counter[7]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_1|pwm_out_sig ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_1|pwm_out_sig ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; Rise       ; usercore|PWM_1|counter[0]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; Rise       ; usercore|PWM_1|counter[0]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; Rise       ; usercore|PWM_1|counter[1]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; Rise       ; usercore|PWM_1|counter[1]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; Rise       ; usercore|PWM_1|counter[2]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; Rise       ; usercore|PWM_1|counter[2]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; Rise       ; usercore|PWM_1|counter[3]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; Rise       ; usercore|PWM_1|counter[3]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; Rise       ; usercore|PWM_1|counter[4]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; Rise       ; usercore|PWM_1|counter[4]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; Rise       ; usercore|PWM_1|counter[5]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; Rise       ; usercore|PWM_1|counter[5]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; Rise       ; usercore|PWM_1|counter[6]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; Rise       ; usercore|PWM_1|counter[6]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; Rise       ; usercore|PWM_1|counter[7]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; Rise       ; usercore|PWM_1|counter[7]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; Rise       ; usercore|PWM_1|pwm_out_sig|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; Rise       ; usercore|PWM_1|pwm_out_sig|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; Rise       ; usercore|PWM_1|slow_clk|regout                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; Rise       ; usercore|PWM_1|slow_clk|regout                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; Rise       ; usercore|PWM_1|slow_clk~clkctrl|inclk[0]       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; Rise       ; usercore|PWM_1|slow_clk~clkctrl|inclk[0]       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; Rise       ; usercore|PWM_1|slow_clk~clkctrl|outclk         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; Rise       ; usercore|PWM_1|slow_clk~clkctrl|outclk         ;
+--------+--------------+----------------+------------------+---------------------------------------------+------------+------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'ts7300_usercore:usercore|pwm:PWM_2|slow_clk'                                                                                         ;
+--------+--------------+----------------+------------------+---------------------------------------------+------------+------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                       ; Clock Edge ; Target                                         ;
+--------+--------------+----------------+------------------+---------------------------------------------+------------+------------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_2|counter[0]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_2|counter[0]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_2|counter[1]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_2|counter[1]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_2|counter[2]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_2|counter[2]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_2|counter[3]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_2|counter[3]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_2|counter[4]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_2|counter[4]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_2|counter[5]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_2|counter[5]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_2|counter[6]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_2|counter[6]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_2|counter[7]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_2|counter[7]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_2|pwm_out_sig ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_2|pwm_out_sig ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; Rise       ; usercore|PWM_2|counter[0]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; Rise       ; usercore|PWM_2|counter[0]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; Rise       ; usercore|PWM_2|counter[1]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; Rise       ; usercore|PWM_2|counter[1]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; Rise       ; usercore|PWM_2|counter[2]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; Rise       ; usercore|PWM_2|counter[2]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; Rise       ; usercore|PWM_2|counter[3]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; Rise       ; usercore|PWM_2|counter[3]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; Rise       ; usercore|PWM_2|counter[4]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; Rise       ; usercore|PWM_2|counter[4]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; Rise       ; usercore|PWM_2|counter[5]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; Rise       ; usercore|PWM_2|counter[5]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; Rise       ; usercore|PWM_2|counter[6]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; Rise       ; usercore|PWM_2|counter[6]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; Rise       ; usercore|PWM_2|counter[7]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; Rise       ; usercore|PWM_2|counter[7]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; Rise       ; usercore|PWM_2|pwm_out_sig|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; Rise       ; usercore|PWM_2|pwm_out_sig|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; Rise       ; usercore|PWM_2|slow_clk|regout                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; Rise       ; usercore|PWM_2|slow_clk|regout                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; Rise       ; usercore|PWM_2|slow_clk~clkctrl|inclk[0]       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; Rise       ; usercore|PWM_2|slow_clk~clkctrl|inclk[0]       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; Rise       ; usercore|PWM_2|slow_clk~clkctrl|outclk         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; Rise       ; usercore|PWM_2|slow_clk~clkctrl|outclk         ;
+--------+--------------+----------------+------------------+---------------------------------------------+------------+------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'ts7300_usercore:usercore|pwm:PWM_3|slow_clk'                                                                                         ;
+--------+--------------+----------------+------------------+---------------------------------------------+------------+------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                       ; Clock Edge ; Target                                         ;
+--------+--------------+----------------+------------------+---------------------------------------------+------------+------------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_3|counter[0]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_3|counter[0]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_3|counter[1]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_3|counter[1]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_3|counter[2]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_3|counter[2]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_3|counter[3]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_3|counter[3]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_3|counter[4]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_3|counter[4]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_3|counter[5]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_3|counter[5]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_3|counter[6]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_3|counter[6]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_3|counter[7]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_3|counter[7]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_3|pwm_out_sig ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_3|pwm_out_sig ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; Rise       ; usercore|PWM_3|counter[0]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; Rise       ; usercore|PWM_3|counter[0]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; Rise       ; usercore|PWM_3|counter[1]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; Rise       ; usercore|PWM_3|counter[1]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; Rise       ; usercore|PWM_3|counter[2]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; Rise       ; usercore|PWM_3|counter[2]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; Rise       ; usercore|PWM_3|counter[3]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; Rise       ; usercore|PWM_3|counter[3]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; Rise       ; usercore|PWM_3|counter[4]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; Rise       ; usercore|PWM_3|counter[4]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; Rise       ; usercore|PWM_3|counter[5]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; Rise       ; usercore|PWM_3|counter[5]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; Rise       ; usercore|PWM_3|counter[6]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; Rise       ; usercore|PWM_3|counter[6]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; Rise       ; usercore|PWM_3|counter[7]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; Rise       ; usercore|PWM_3|counter[7]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; Rise       ; usercore|PWM_3|pwm_out_sig|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; Rise       ; usercore|PWM_3|pwm_out_sig|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; Rise       ; usercore|PWM_3|slow_clk|regout                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; Rise       ; usercore|PWM_3|slow_clk|regout                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; Rise       ; usercore|PWM_3|slow_clk~clkctrl|inclk[0]       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; Rise       ; usercore|PWM_3|slow_clk~clkctrl|inclk[0]       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; Rise       ; usercore|PWM_3|slow_clk~clkctrl|outclk         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; Rise       ; usercore|PWM_3|slow_clk~clkctrl|outclk         ;
+--------+--------------+----------------+------------------+---------------------------------------------+------------+------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'ts7300_usercore:usercore|pwm:PWM_4|slow_clk'                                                                                         ;
+--------+--------------+----------------+------------------+---------------------------------------------+------------+------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                       ; Clock Edge ; Target                                         ;
+--------+--------------+----------------+------------------+---------------------------------------------+------------+------------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_4|counter[0]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_4|counter[0]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_4|counter[1]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_4|counter[1]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_4|counter[2]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_4|counter[2]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_4|counter[3]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_4|counter[3]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_4|counter[4]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_4|counter[4]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_4|counter[5]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_4|counter[5]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_4|counter[6]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_4|counter[6]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_4|counter[7]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_4|counter[7]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_4|pwm_out_sig ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_4|pwm_out_sig ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; Rise       ; usercore|PWM_4|counter[0]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; Rise       ; usercore|PWM_4|counter[0]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; Rise       ; usercore|PWM_4|counter[1]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; Rise       ; usercore|PWM_4|counter[1]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; Rise       ; usercore|PWM_4|counter[2]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; Rise       ; usercore|PWM_4|counter[2]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; Rise       ; usercore|PWM_4|counter[3]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; Rise       ; usercore|PWM_4|counter[3]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; Rise       ; usercore|PWM_4|counter[4]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; Rise       ; usercore|PWM_4|counter[4]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; Rise       ; usercore|PWM_4|counter[5]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; Rise       ; usercore|PWM_4|counter[5]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; Rise       ; usercore|PWM_4|counter[6]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; Rise       ; usercore|PWM_4|counter[6]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; Rise       ; usercore|PWM_4|counter[7]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; Rise       ; usercore|PWM_4|counter[7]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; Rise       ; usercore|PWM_4|pwm_out_sig|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; Rise       ; usercore|PWM_4|pwm_out_sig|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; Rise       ; usercore|PWM_4|slow_clk|regout                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; Rise       ; usercore|PWM_4|slow_clk|regout                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; Rise       ; usercore|PWM_4|slow_clk~clkctrl|inclk[0]       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; Rise       ; usercore|PWM_4|slow_clk~clkctrl|inclk[0]       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; Rise       ; usercore|PWM_4|slow_clk~clkctrl|outclk         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; Rise       ; usercore|PWM_4|slow_clk~clkctrl|outclk         ;
+--------+--------------+----------------+------------------+---------------------------------------------+------------+------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'ep93xx_end_q'                                                                  ;
+--------+--------------+----------------+------------------+--------------+------------+-------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock        ; Clock Edge ; Target                  ;
+--------+--------------+----------------+------------------+--------------+------------+-------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ep93xx_end_q ; Rise       ; start_cycle_negedge     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ep93xx_end_q ; Rise       ; start_cycle_negedge     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ep93xx_end_q ; Rise       ; ep93xx_end_q|regout     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ep93xx_end_q ; Rise       ; ep93xx_end_q|regout     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ep93xx_end_q ; Rise       ; start_cycle_negedge|clk ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ep93xx_end_q ; Rise       ; start_cycle_negedge|clk ;
+--------+--------------+----------------+------------------+--------------+------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clkgencore|altpll_component|pll|clk[1]'                                                                                  ;
+-------+--------------+----------------+------------------+----------------------------------------+------------+------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                  ; Clock Edge ; Target                                   ;
+-------+--------------+----------------+------------------+----------------------------------------+------------+------------------------------------------+
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; bd_oe_negedge_q                          ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ep93xx_address1_q                        ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ep93xx_dat_latch[0]                      ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ep93xx_dat_latch[10]                     ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ep93xx_dat_latch[11]                     ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ep93xx_dat_latch[12]                     ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ep93xx_dat_latch[13]                     ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ep93xx_dat_latch[14]                     ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ep93xx_dat_latch[15]                     ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ep93xx_dat_latch[1]                      ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ep93xx_dat_latch[2]                      ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ep93xx_dat_latch[3]                      ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ep93xx_dat_latch[4]                      ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ep93xx_dat_latch[5]                      ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ep93xx_dat_latch[6]                      ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ep93xx_dat_latch[7]                      ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ep93xx_dat_latch[8]                      ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ep93xx_dat_latch[9]                      ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ep93xx_end                               ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ep93xx_end_q                             ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; epwbm_dat_o[0]                           ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; epwbm_dat_o[10]                          ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; epwbm_dat_o[11]                          ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; epwbm_dat_o[12]                          ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; epwbm_dat_o[13]                          ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; epwbm_dat_o[14]                          ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; epwbm_dat_o[15]                          ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; epwbm_dat_o[1]                           ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; epwbm_dat_o[2]                           ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; epwbm_dat_o[3]                           ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; epwbm_dat_o[4]                           ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; epwbm_dat_o[5]                           ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; epwbm_dat_o[6]                           ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; epwbm_dat_o[7]                           ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; epwbm_dat_o[8]                           ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; epwbm_dat_o[9]                           ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; epwbm_done                               ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; epwbm_done32                             ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; epwbm_stb_o                              ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; isa_add1_pad_q                           ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; start_cycle_negedge_q                    ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; start_cycle_posedge_q                    ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEA[0]  ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEA[10] ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEA[11] ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEA[12] ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEA[13] ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEA[14] ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEA[15] ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEA[1]  ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEA[2]  ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEA[3]  ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEA[4]  ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEA[5]  ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEA[6]  ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEA[7]  ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEA[8]  ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEA[9]  ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEB[0]  ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEB[10] ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEB[11] ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEB[12] ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEB[13] ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEB[14] ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEB[15] ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEB[1]  ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEB[2]  ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEB[3]  ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEB[4]  ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEB[5]  ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEB[6]  ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEB[7]  ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEB[8]  ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEB[9]  ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEC[0]  ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEC[10] ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEC[11] ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEC[12] ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEC[13] ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEC[14] ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEC[15] ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEC[1]  ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEC[2]  ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEC[3]  ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEC[4]  ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEC[5]  ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEC[6]  ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEC[7]  ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEC[8]  ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEC[9]  ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLED[0]  ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLED[10] ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLED[11] ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLED[12] ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLED[13] ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLED[14] ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLED[15] ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLED[1]  ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLED[2]  ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLED[3]  ;
+-------+--------------+----------------+------------------+----------------------------------------+------------+------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clk_25mhz_pad'                                                                                   ;
+--------+--------------+----------------+------------------+---------------+------------+------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock         ; Clock Edge ; Target                                   ;
+--------+--------------+----------------+------------------+---------------+------------+------------------------------------------+
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; clk_25mhz_pad ; Rise       ; clk_25mhz_pad|combout                    ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; clk_25mhz_pad ; Rise       ; clk_25mhz_pad|combout                    ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; clk_25mhz_pad ; Rise       ; clkgencore|altpll_component|pll|clk[1]   ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; clk_25mhz_pad ; Rise       ; clkgencore|altpll_component|pll|clk[1]   ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; clk_25mhz_pad ; Rise       ; clkgencore|altpll_component|pll|inclk[0] ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; clk_25mhz_pad ; Rise       ; clkgencore|altpll_component|pll|inclk[0] ;
; 37.620 ; 40.000       ; 2.380          ; Port Rate        ; clk_25mhz_pad ; Rise       ; clk_25mhz_pad                            ;
+--------+--------------+----------------+------------------+---------------+------------+------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                 ;
+-------------------+-----------------+--------+--------+------------+----------------------------------------+
; Data Port         ; Clock Port      ; Rise   ; Fall   ; Clock Edge ; Clock Reference                        ;
+-------------------+-----------------+--------+--------+------------+----------------------------------------+
; bd_pad[*]         ; clk_25mhz_pad   ; -0.255 ; -0.255 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  bd_pad[0]        ; clk_25mhz_pad   ; -0.510 ; -0.510 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  bd_pad[1]        ; clk_25mhz_pad   ; -0.712 ; -0.712 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  bd_pad[2]        ; clk_25mhz_pad   ; -0.388 ; -0.388 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  bd_pad[3]        ; clk_25mhz_pad   ; -0.371 ; -0.371 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  bd_pad[4]        ; clk_25mhz_pad   ; -0.355 ; -0.355 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  bd_pad[5]        ; clk_25mhz_pad   ; -0.255 ; -0.255 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  bd_pad[6]        ; clk_25mhz_pad   ; -0.301 ; -0.301 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  bd_pad[7]        ; clk_25mhz_pad   ; -0.490 ; -0.490 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; dio0to8_pad[*]    ; clk_25mhz_pad   ; 2.315  ; 2.315  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio0to8_pad[3]   ; clk_25mhz_pad   ; 2.198  ; 2.198  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio0to8_pad[4]   ; clk_25mhz_pad   ; 1.830  ; 1.830  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio0to8_pad[5]   ; clk_25mhz_pad   ; 2.063  ; 2.063  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio0to8_pad[6]   ; clk_25mhz_pad   ; 2.207  ; 2.207  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio0to8_pad[7]   ; clk_25mhz_pad   ; 2.315  ; 2.315  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio0to8_pad[8]   ; clk_25mhz_pad   ; 2.241  ; 2.241  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; dio10to17_pad[*]  ; clk_25mhz_pad   ; 2.437  ; 2.437  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[0] ; clk_25mhz_pad   ; 2.141  ; 2.141  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[1] ; clk_25mhz_pad   ; 2.013  ; 2.013  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[2] ; clk_25mhz_pad   ; 1.951  ; 1.951  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[3] ; clk_25mhz_pad   ; 1.995  ; 1.995  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[4] ; clk_25mhz_pad   ; 1.763  ; 1.763  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[5] ; clk_25mhz_pad   ; 2.023  ; 2.023  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[6] ; clk_25mhz_pad   ; 2.437  ; 2.437  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[7] ; clk_25mhz_pad   ; 2.359  ; 2.359  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; fl_d_pad[*]       ; clk_25mhz_pad   ; -0.126 ; -0.126 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  fl_d_pad[0]      ; clk_25mhz_pad   ; -0.403 ; -0.403 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  fl_d_pad[1]      ; clk_25mhz_pad   ; -0.126 ; -0.126 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  fl_d_pad[2]      ; clk_25mhz_pad   ; -0.749 ; -0.749 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  fl_d_pad[3]      ; clk_25mhz_pad   ; -0.633 ; -0.633 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  fl_d_pad[4]      ; clk_25mhz_pad   ; -0.493 ; -0.493 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  fl_d_pad[5]      ; clk_25mhz_pad   ; -0.524 ; -0.524 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  fl_d_pad[6]      ; clk_25mhz_pad   ; -0.773 ; -0.773 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  fl_d_pad[7]      ; clk_25mhz_pad   ; -0.538 ; -0.538 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; hsync_pad         ; clk_25mhz_pad   ; 2.602  ; 2.602  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; isa_add1_pad      ; clk_25mhz_pad   ; 2.092  ; 2.092  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; vsync_pad         ; clk_25mhz_pad   ; 2.377  ; 2.377  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; add_pad[*]        ; start_cycle_pad ; 2.582  ; 2.582  ; Rise       ; start_cycle_pad                        ;
;  add_pad[0]       ; start_cycle_pad ; -0.200 ; -0.200 ; Rise       ; start_cycle_pad                        ;
;  add_pad[1]       ; start_cycle_pad ; 2.441  ; 2.441  ; Rise       ; start_cycle_pad                        ;
;  add_pad[2]       ; start_cycle_pad ; 2.465  ; 2.465  ; Rise       ; start_cycle_pad                        ;
;  add_pad[3]       ; start_cycle_pad ; 2.582  ; 2.582  ; Rise       ; start_cycle_pad                        ;
; bd_pad[*]         ; start_cycle_pad ; 0.402  ; 0.402  ; Rise       ; start_cycle_pad                        ;
;  bd_pad[0]        ; start_cycle_pad ; 0.271  ; 0.271  ; Rise       ; start_cycle_pad                        ;
;  bd_pad[1]        ; start_cycle_pad ; -0.159 ; -0.159 ; Rise       ; start_cycle_pad                        ;
;  bd_pad[2]        ; start_cycle_pad ; 0.296  ; 0.296  ; Rise       ; start_cycle_pad                        ;
;  bd_pad[3]        ; start_cycle_pad ; 0.183  ; 0.183  ; Rise       ; start_cycle_pad                        ;
;  bd_pad[4]        ; start_cycle_pad ; 0.402  ; 0.402  ; Rise       ; start_cycle_pad                        ;
;  bd_pad[5]        ; start_cycle_pad ; 0.364  ; 0.364  ; Rise       ; start_cycle_pad                        ;
;  bd_pad[6]        ; start_cycle_pad ; 0.177  ; 0.177  ; Rise       ; start_cycle_pad                        ;
;  bd_pad[7]        ; start_cycle_pad ; 0.259  ; 0.259  ; Rise       ; start_cycle_pad                        ;
; fl_d_pad[*]       ; start_cycle_pad ; 0.423  ; 0.423  ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[0]      ; start_cycle_pad ; 0.150  ; 0.150  ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[1]      ; start_cycle_pad ; 0.423  ; 0.423  ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[2]      ; start_cycle_pad ; 0.007  ; 0.007  ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[3]      ; start_cycle_pad ; -0.032 ; -0.032 ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[4]      ; start_cycle_pad ; 0.202  ; 0.202  ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[5]      ; start_cycle_pad ; 0.032  ; 0.032  ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[7]      ; start_cycle_pad ; 0.036  ; 0.036  ; Rise       ; start_cycle_pad                        ;
; isa_add1_pad      ; start_cycle_pad ; 2.646  ; 2.646  ; Rise       ; start_cycle_pad                        ;
; isa_add11_pad     ; start_cycle_pad ; 2.280  ; 2.280  ; Rise       ; start_cycle_pad                        ;
; isa_add12_pad     ; start_cycle_pad ; 2.723  ; 2.723  ; Rise       ; start_cycle_pad                        ;
; isa_add14_pad     ; start_cycle_pad ; 2.464  ; 2.464  ; Rise       ; start_cycle_pad                        ;
; isa_add15_pad     ; start_cycle_pad ; 2.447  ; 2.447  ; Rise       ; start_cycle_pad                        ;
+-------------------+-----------------+--------+--------+------------+----------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                  ;
+-------------------+-----------------+--------+--------+------------+----------------------------------------+
; Data Port         ; Clock Port      ; Rise   ; Fall   ; Clock Edge ; Clock Reference                        ;
+-------------------+-----------------+--------+--------+------------+----------------------------------------+
; bd_pad[*]         ; clk_25mhz_pad   ; 0.832  ; 0.832  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  bd_pad[0]        ; clk_25mhz_pad   ; 0.630  ; 0.630  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  bd_pad[1]        ; clk_25mhz_pad   ; 0.832  ; 0.832  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  bd_pad[2]        ; clk_25mhz_pad   ; 0.508  ; 0.508  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  bd_pad[3]        ; clk_25mhz_pad   ; 0.491  ; 0.491  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  bd_pad[4]        ; clk_25mhz_pad   ; 0.475  ; 0.475  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  bd_pad[5]        ; clk_25mhz_pad   ; 0.375  ; 0.375  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  bd_pad[6]        ; clk_25mhz_pad   ; 0.421  ; 0.421  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  bd_pad[7]        ; clk_25mhz_pad   ; 0.610  ; 0.610  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; dio0to8_pad[*]    ; clk_25mhz_pad   ; -1.710 ; -1.710 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio0to8_pad[3]   ; clk_25mhz_pad   ; -2.078 ; -2.078 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio0to8_pad[4]   ; clk_25mhz_pad   ; -1.710 ; -1.710 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio0to8_pad[5]   ; clk_25mhz_pad   ; -1.943 ; -1.943 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio0to8_pad[6]   ; clk_25mhz_pad   ; -2.087 ; -2.087 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio0to8_pad[7]   ; clk_25mhz_pad   ; -2.195 ; -2.195 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio0to8_pad[8]   ; clk_25mhz_pad   ; -2.121 ; -2.121 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; dio10to17_pad[*]  ; clk_25mhz_pad   ; -1.643 ; -1.643 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[0] ; clk_25mhz_pad   ; -2.021 ; -2.021 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[1] ; clk_25mhz_pad   ; -1.893 ; -1.893 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[2] ; clk_25mhz_pad   ; -1.831 ; -1.831 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[3] ; clk_25mhz_pad   ; -1.875 ; -1.875 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[4] ; clk_25mhz_pad   ; -1.643 ; -1.643 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[5] ; clk_25mhz_pad   ; -1.903 ; -1.903 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[6] ; clk_25mhz_pad   ; -2.317 ; -2.317 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[7] ; clk_25mhz_pad   ; -2.239 ; -2.239 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; fl_d_pad[*]       ; clk_25mhz_pad   ; 0.893  ; 0.893  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  fl_d_pad[0]      ; clk_25mhz_pad   ; 0.523  ; 0.523  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  fl_d_pad[1]      ; clk_25mhz_pad   ; 0.246  ; 0.246  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  fl_d_pad[2]      ; clk_25mhz_pad   ; 0.869  ; 0.869  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  fl_d_pad[3]      ; clk_25mhz_pad   ; 0.753  ; 0.753  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  fl_d_pad[4]      ; clk_25mhz_pad   ; 0.613  ; 0.613  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  fl_d_pad[5]      ; clk_25mhz_pad   ; 0.644  ; 0.644  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  fl_d_pad[6]      ; clk_25mhz_pad   ; 0.893  ; 0.893  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  fl_d_pad[7]      ; clk_25mhz_pad   ; 0.658  ; 0.658  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; hsync_pad         ; clk_25mhz_pad   ; -2.482 ; -2.482 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; isa_add1_pad      ; clk_25mhz_pad   ; -1.972 ; -1.972 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; vsync_pad         ; clk_25mhz_pad   ; -2.257 ; -2.257 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; add_pad[*]        ; start_cycle_pad ; 0.320  ; 0.320  ; Rise       ; start_cycle_pad                        ;
;  add_pad[0]       ; start_cycle_pad ; 0.320  ; 0.320  ; Rise       ; start_cycle_pad                        ;
;  add_pad[1]       ; start_cycle_pad ; -2.321 ; -2.321 ; Rise       ; start_cycle_pad                        ;
;  add_pad[2]       ; start_cycle_pad ; -2.345 ; -2.345 ; Rise       ; start_cycle_pad                        ;
;  add_pad[3]       ; start_cycle_pad ; -2.462 ; -2.462 ; Rise       ; start_cycle_pad                        ;
; bd_pad[*]         ; start_cycle_pad ; 0.279  ; 0.279  ; Rise       ; start_cycle_pad                        ;
;  bd_pad[0]        ; start_cycle_pad ; -0.151 ; -0.151 ; Rise       ; start_cycle_pad                        ;
;  bd_pad[1]        ; start_cycle_pad ; 0.279  ; 0.279  ; Rise       ; start_cycle_pad                        ;
;  bd_pad[2]        ; start_cycle_pad ; -0.176 ; -0.176 ; Rise       ; start_cycle_pad                        ;
;  bd_pad[3]        ; start_cycle_pad ; -0.063 ; -0.063 ; Rise       ; start_cycle_pad                        ;
;  bd_pad[4]        ; start_cycle_pad ; -0.282 ; -0.282 ; Rise       ; start_cycle_pad                        ;
;  bd_pad[5]        ; start_cycle_pad ; -0.244 ; -0.244 ; Rise       ; start_cycle_pad                        ;
;  bd_pad[6]        ; start_cycle_pad ; -0.057 ; -0.057 ; Rise       ; start_cycle_pad                        ;
;  bd_pad[7]        ; start_cycle_pad ; -0.139 ; -0.139 ; Rise       ; start_cycle_pad                        ;
; fl_d_pad[*]       ; start_cycle_pad ; 0.152  ; 0.152  ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[0]      ; start_cycle_pad ; -0.030 ; -0.030 ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[1]      ; start_cycle_pad ; -0.303 ; -0.303 ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[2]      ; start_cycle_pad ; 0.113  ; 0.113  ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[3]      ; start_cycle_pad ; 0.152  ; 0.152  ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[4]      ; start_cycle_pad ; -0.082 ; -0.082 ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[5]      ; start_cycle_pad ; 0.088  ; 0.088  ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[7]      ; start_cycle_pad ; 0.084  ; 0.084  ; Rise       ; start_cycle_pad                        ;
; isa_add1_pad      ; start_cycle_pad ; -2.526 ; -2.526 ; Rise       ; start_cycle_pad                        ;
; isa_add11_pad     ; start_cycle_pad ; -2.160 ; -2.160 ; Rise       ; start_cycle_pad                        ;
; isa_add12_pad     ; start_cycle_pad ; -2.603 ; -2.603 ; Rise       ; start_cycle_pad                        ;
; isa_add14_pad     ; start_cycle_pad ; -2.344 ; -2.344 ; Rise       ; start_cycle_pad                        ;
; isa_add15_pad     ; start_cycle_pad ; -2.327 ; -2.327 ; Rise       ; start_cycle_pad                        ;
+-------------------+-----------------+--------+--------+------------+----------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                      ;
+-------------------+---------------------------------------------+-------+-------+------------+---------------------------------------------+
; Data Port         ; Clock Port                                  ; Rise  ; Fall  ; Clock Edge ; Clock Reference                             ;
+-------------------+---------------------------------------------+-------+-------+------------+---------------------------------------------+
; bd_pad[*]         ; clk_25mhz_pad                               ; 4.932 ; 4.932 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  bd_pad[0]        ; clk_25mhz_pad                               ; 4.852 ; 4.852 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  bd_pad[1]        ; clk_25mhz_pad                               ; 4.573 ; 4.573 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  bd_pad[2]        ; clk_25mhz_pad                               ; 4.806 ; 4.806 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  bd_pad[3]        ; clk_25mhz_pad                               ; 4.922 ; 4.922 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  bd_pad[4]        ; clk_25mhz_pad                               ; 4.928 ; 4.928 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  bd_pad[5]        ; clk_25mhz_pad                               ; 4.906 ; 4.906 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  bd_pad[6]        ; clk_25mhz_pad                               ; 4.932 ; 4.932 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  bd_pad[7]        ; clk_25mhz_pad                               ; 4.866 ; 4.866 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
; blue_pad[*]       ; clk_25mhz_pad                               ; 4.840 ; 4.840 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  blue_pad[0]      ; clk_25mhz_pad                               ; 4.429 ; 4.429 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  blue_pad[1]      ; clk_25mhz_pad                               ; 4.577 ; 4.577 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  blue_pad[2]      ; clk_25mhz_pad                               ; 4.599 ; 4.599 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  blue_pad[3]      ; clk_25mhz_pad                               ; 4.553 ; 4.553 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  blue_pad[4]      ; clk_25mhz_pad                               ; 4.840 ; 4.840 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
; clk_75mhz_pad     ; clk_25mhz_pad                               ; 3.633 ;       ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
; dio0to8_pad[*]    ; clk_25mhz_pad                               ; 4.608 ; 4.608 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  dio0to8_pad[3]   ; clk_25mhz_pad                               ; 4.493 ; 4.493 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  dio0to8_pad[4]   ; clk_25mhz_pad                               ; 4.278 ; 4.278 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  dio0to8_pad[5]   ; clk_25mhz_pad                               ; 4.268 ; 4.268 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  dio0to8_pad[6]   ; clk_25mhz_pad                               ; 4.365 ; 4.365 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  dio0to8_pad[7]   ; clk_25mhz_pad                               ; 4.486 ; 4.486 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  dio0to8_pad[8]   ; clk_25mhz_pad                               ; 4.608 ; 4.608 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
; dio10to17_pad[*]  ; clk_25mhz_pad                               ; 4.607 ; 4.607 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  dio10to17_pad[0] ; clk_25mhz_pad                               ; 4.578 ; 4.578 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  dio10to17_pad[1] ; clk_25mhz_pad                               ; 4.487 ; 4.487 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  dio10to17_pad[2] ; clk_25mhz_pad                               ; 4.351 ; 4.351 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  dio10to17_pad[3] ; clk_25mhz_pad                               ; 4.256 ; 4.256 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  dio10to17_pad[4] ; clk_25mhz_pad                               ; 4.397 ; 4.397 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  dio10to17_pad[5] ; clk_25mhz_pad                               ; 4.398 ; 4.398 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  dio10to17_pad[6] ; clk_25mhz_pad                               ; 4.601 ; 4.601 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  dio10to17_pad[7] ; clk_25mhz_pad                               ; 4.607 ; 4.607 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
; fl_d_pad[*]       ; clk_25mhz_pad                               ; 4.816 ; 4.816 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  fl_d_pad[0]      ; clk_25mhz_pad                               ; 4.695 ; 4.695 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  fl_d_pad[1]      ; clk_25mhz_pad                               ; 4.812 ; 4.812 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  fl_d_pad[2]      ; clk_25mhz_pad                               ; 4.659 ; 4.659 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  fl_d_pad[3]      ; clk_25mhz_pad                               ; 4.568 ; 4.568 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  fl_d_pad[4]      ; clk_25mhz_pad                               ; 4.816 ; 4.816 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  fl_d_pad[5]      ; clk_25mhz_pad                               ; 4.673 ; 4.673 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  fl_d_pad[6]      ; clk_25mhz_pad                               ; 4.545 ; 4.545 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  fl_d_pad[7]      ; clk_25mhz_pad                               ; 4.783 ; 4.783 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
; green_pad[*]      ; clk_25mhz_pad                               ; 4.639 ; 4.639 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  green_pad[0]     ; clk_25mhz_pad                               ; 4.588 ; 4.588 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  green_pad[1]     ; clk_25mhz_pad                               ; 4.639 ; 4.639 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  green_pad[2]     ; clk_25mhz_pad                               ; 4.624 ; 4.624 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  green_pad[3]     ; clk_25mhz_pad                               ; 4.446 ; 4.446 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
; hsync_pad         ; clk_25mhz_pad                               ; 4.659 ; 4.659 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
; isa_wait_pad      ; clk_25mhz_pad                               ; 4.953 ; 4.953 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
; red_pad[*]        ; clk_25mhz_pad                               ; 4.859 ; 4.859 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  red_pad[0]       ; clk_25mhz_pad                               ; 4.710 ; 4.710 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  red_pad[1]       ; clk_25mhz_pad                               ; 4.580 ; 4.580 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  red_pad[2]       ; clk_25mhz_pad                               ; 4.620 ; 4.620 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  red_pad[3]       ; clk_25mhz_pad                               ; 4.859 ; 4.859 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  red_pad[4]       ; clk_25mhz_pad                               ; 4.591 ; 4.591 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
; sdram_clk_pad     ; clk_25mhz_pad                               ; 4.089 ;       ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
; vsync_pad         ; clk_25mhz_pad                               ; 4.689 ; 4.689 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
; clk_75mhz_pad     ; clk_25mhz_pad                               ;       ; 3.633 ; Fall       ; clkgencore|altpll_component|pll|clk[1]      ;
; sdram_clk_pad     ; clk_25mhz_pad                               ;       ; 4.089 ; Fall       ; clkgencore|altpll_component|pll|clk[1]      ;
; green_pad[*]      ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 3.722 ; 3.722 ; Rise       ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ;
;  green_pad[4]     ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 3.722 ; 3.722 ; Rise       ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ;
; dio0to8_pad[*]    ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 3.944 ; 3.944 ; Rise       ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ;
;  dio0to8_pad[0]   ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 3.944 ; 3.944 ; Rise       ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ;
; dio0to8_pad[*]    ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 3.827 ; 3.827 ; Rise       ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ;
;  dio0to8_pad[1]   ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 3.827 ; 3.827 ; Rise       ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ;
; dio0to8_pad[*]    ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 3.606 ; 3.606 ; Rise       ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ;
;  dio0to8_pad[2]   ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 3.606 ; 3.606 ; Rise       ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ;
+-------------------+---------------------------------------------+-------+-------+------------+---------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                              ;
+-------------------+---------------------------------------------+-------+-------+------------+---------------------------------------------+
; Data Port         ; Clock Port                                  ; Rise  ; Fall  ; Clock Edge ; Clock Reference                             ;
+-------------------+---------------------------------------------+-------+-------+------------+---------------------------------------------+
; bd_pad[*]         ; clk_25mhz_pad                               ; 4.573 ; 4.573 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  bd_pad[0]        ; clk_25mhz_pad                               ; 4.852 ; 4.852 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  bd_pad[1]        ; clk_25mhz_pad                               ; 4.573 ; 4.573 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  bd_pad[2]        ; clk_25mhz_pad                               ; 4.806 ; 4.806 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  bd_pad[3]        ; clk_25mhz_pad                               ; 4.922 ; 4.922 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  bd_pad[4]        ; clk_25mhz_pad                               ; 4.928 ; 4.928 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  bd_pad[5]        ; clk_25mhz_pad                               ; 4.906 ; 4.906 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  bd_pad[6]        ; clk_25mhz_pad                               ; 4.932 ; 4.932 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  bd_pad[7]        ; clk_25mhz_pad                               ; 4.866 ; 4.866 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
; blue_pad[*]       ; clk_25mhz_pad                               ; 4.429 ; 4.429 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  blue_pad[0]      ; clk_25mhz_pad                               ; 4.429 ; 4.429 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  blue_pad[1]      ; clk_25mhz_pad                               ; 4.577 ; 4.577 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  blue_pad[2]      ; clk_25mhz_pad                               ; 4.599 ; 4.599 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  blue_pad[3]      ; clk_25mhz_pad                               ; 4.553 ; 4.553 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  blue_pad[4]      ; clk_25mhz_pad                               ; 4.840 ; 4.840 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
; clk_75mhz_pad     ; clk_25mhz_pad                               ; 3.633 ;       ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
; dio0to8_pad[*]    ; clk_25mhz_pad                               ; 4.268 ; 4.268 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  dio0to8_pad[3]   ; clk_25mhz_pad                               ; 4.493 ; 4.493 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  dio0to8_pad[4]   ; clk_25mhz_pad                               ; 4.278 ; 4.278 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  dio0to8_pad[5]   ; clk_25mhz_pad                               ; 4.268 ; 4.268 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  dio0to8_pad[6]   ; clk_25mhz_pad                               ; 4.365 ; 4.365 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  dio0to8_pad[7]   ; clk_25mhz_pad                               ; 4.486 ; 4.486 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  dio0to8_pad[8]   ; clk_25mhz_pad                               ; 4.608 ; 4.608 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
; dio10to17_pad[*]  ; clk_25mhz_pad                               ; 4.256 ; 4.256 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  dio10to17_pad[0] ; clk_25mhz_pad                               ; 4.578 ; 4.578 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  dio10to17_pad[1] ; clk_25mhz_pad                               ; 4.487 ; 4.487 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  dio10to17_pad[2] ; clk_25mhz_pad                               ; 4.351 ; 4.351 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  dio10to17_pad[3] ; clk_25mhz_pad                               ; 4.256 ; 4.256 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  dio10to17_pad[4] ; clk_25mhz_pad                               ; 4.397 ; 4.397 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  dio10to17_pad[5] ; clk_25mhz_pad                               ; 4.398 ; 4.398 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  dio10to17_pad[6] ; clk_25mhz_pad                               ; 4.601 ; 4.601 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  dio10to17_pad[7] ; clk_25mhz_pad                               ; 4.607 ; 4.607 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
; fl_d_pad[*]       ; clk_25mhz_pad                               ; 4.545 ; 4.545 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  fl_d_pad[0]      ; clk_25mhz_pad                               ; 4.695 ; 4.695 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  fl_d_pad[1]      ; clk_25mhz_pad                               ; 4.812 ; 4.812 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  fl_d_pad[2]      ; clk_25mhz_pad                               ; 4.659 ; 4.659 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  fl_d_pad[3]      ; clk_25mhz_pad                               ; 4.568 ; 4.568 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  fl_d_pad[4]      ; clk_25mhz_pad                               ; 4.816 ; 4.816 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  fl_d_pad[5]      ; clk_25mhz_pad                               ; 4.673 ; 4.673 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  fl_d_pad[6]      ; clk_25mhz_pad                               ; 4.545 ; 4.545 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  fl_d_pad[7]      ; clk_25mhz_pad                               ; 4.783 ; 4.783 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
; green_pad[*]      ; clk_25mhz_pad                               ; 4.446 ; 4.446 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  green_pad[0]     ; clk_25mhz_pad                               ; 4.588 ; 4.588 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  green_pad[1]     ; clk_25mhz_pad                               ; 4.639 ; 4.639 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  green_pad[2]     ; clk_25mhz_pad                               ; 4.624 ; 4.624 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  green_pad[3]     ; clk_25mhz_pad                               ; 4.446 ; 4.446 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
; hsync_pad         ; clk_25mhz_pad                               ; 4.659 ; 4.659 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
; isa_wait_pad      ; clk_25mhz_pad                               ; 4.953 ; 4.953 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
; red_pad[*]        ; clk_25mhz_pad                               ; 4.580 ; 4.580 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  red_pad[0]       ; clk_25mhz_pad                               ; 4.710 ; 4.710 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  red_pad[1]       ; clk_25mhz_pad                               ; 4.580 ; 4.580 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  red_pad[2]       ; clk_25mhz_pad                               ; 4.620 ; 4.620 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  red_pad[3]       ; clk_25mhz_pad                               ; 4.859 ; 4.859 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  red_pad[4]       ; clk_25mhz_pad                               ; 4.591 ; 4.591 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
; sdram_clk_pad     ; clk_25mhz_pad                               ; 4.089 ;       ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
; vsync_pad         ; clk_25mhz_pad                               ; 4.689 ; 4.689 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
; clk_75mhz_pad     ; clk_25mhz_pad                               ;       ; 3.633 ; Fall       ; clkgencore|altpll_component|pll|clk[1]      ;
; sdram_clk_pad     ; clk_25mhz_pad                               ;       ; 4.089 ; Fall       ; clkgencore|altpll_component|pll|clk[1]      ;
; green_pad[*]      ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 3.722 ; 3.722 ; Rise       ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ;
;  green_pad[4]     ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 3.722 ; 3.722 ; Rise       ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ;
; dio0to8_pad[*]    ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 3.944 ; 3.944 ; Rise       ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ;
;  dio0to8_pad[0]   ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 3.944 ; 3.944 ; Rise       ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ;
; dio0to8_pad[*]    ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 3.827 ; 3.827 ; Rise       ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ;
;  dio0to8_pad[1]   ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 3.827 ; 3.827 ; Rise       ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ;
; dio0to8_pad[*]    ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 3.606 ; 3.606 ; Rise       ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ;
;  dio0to8_pad[2]   ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 3.606 ; 3.606 ; Rise       ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ;
+-------------------+---------------------------------------------+-------+-------+------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                      ;
+-------------------+-----------------+-------+------+------------+----------------------------------------+
; Data Port         ; Clock Port      ; Rise  ; Fall ; Clock Edge ; Clock Reference                        ;
+-------------------+-----------------+-------+------+------------+----------------------------------------+
; bd_pad[*]         ; bd_oe_pad       ; 3.216 ;      ; Rise       ; bd_oe_pad                              ;
;  bd_pad[0]        ; bd_oe_pad       ; 3.216 ;      ; Rise       ; bd_oe_pad                              ;
;  bd_pad[1]        ; bd_oe_pad       ; 3.429 ;      ; Rise       ; bd_oe_pad                              ;
;  bd_pad[2]        ; bd_oe_pad       ; 3.330 ;      ; Rise       ; bd_oe_pad                              ;
;  bd_pad[3]        ; bd_oe_pad       ; 3.342 ;      ; Rise       ; bd_oe_pad                              ;
;  bd_pad[4]        ; bd_oe_pad       ; 3.342 ;      ; Rise       ; bd_oe_pad                              ;
;  bd_pad[5]        ; bd_oe_pad       ; 3.342 ;      ; Rise       ; bd_oe_pad                              ;
;  bd_pad[6]        ; bd_oe_pad       ; 3.329 ;      ; Rise       ; bd_oe_pad                              ;
;  bd_pad[7]        ; bd_oe_pad       ; 3.319 ;      ; Rise       ; bd_oe_pad                              ;
; fl_d_pad[*]       ; bd_oe_pad       ; 3.320 ;      ; Rise       ; bd_oe_pad                              ;
;  fl_d_pad[0]      ; bd_oe_pad       ; 3.320 ;      ; Rise       ; bd_oe_pad                              ;
;  fl_d_pad[1]      ; bd_oe_pad       ; 3.330 ;      ; Rise       ; bd_oe_pad                              ;
;  fl_d_pad[2]      ; bd_oe_pad       ; 3.534 ;      ; Rise       ; bd_oe_pad                              ;
;  fl_d_pad[3]      ; bd_oe_pad       ; 3.429 ;      ; Rise       ; bd_oe_pad                              ;
;  fl_d_pad[4]      ; bd_oe_pad       ; 3.746 ;      ; Rise       ; bd_oe_pad                              ;
;  fl_d_pad[5]      ; bd_oe_pad       ; 3.539 ;      ; Rise       ; bd_oe_pad                              ;
;  fl_d_pad[6]      ; bd_oe_pad       ; 3.524 ;      ; Rise       ; bd_oe_pad                              ;
;  fl_d_pad[7]      ; bd_oe_pad       ; 3.736 ;      ; Rise       ; bd_oe_pad                              ;
; bd_pad[*]         ; bd_oe_pad       ; 3.216 ;      ; Fall       ; bd_oe_pad                              ;
;  bd_pad[0]        ; bd_oe_pad       ; 3.216 ;      ; Fall       ; bd_oe_pad                              ;
;  bd_pad[1]        ; bd_oe_pad       ; 3.429 ;      ; Fall       ; bd_oe_pad                              ;
;  bd_pad[2]        ; bd_oe_pad       ; 3.330 ;      ; Fall       ; bd_oe_pad                              ;
;  bd_pad[3]        ; bd_oe_pad       ; 3.342 ;      ; Fall       ; bd_oe_pad                              ;
;  bd_pad[4]        ; bd_oe_pad       ; 3.342 ;      ; Fall       ; bd_oe_pad                              ;
;  bd_pad[5]        ; bd_oe_pad       ; 3.342 ;      ; Fall       ; bd_oe_pad                              ;
;  bd_pad[6]        ; bd_oe_pad       ; 3.329 ;      ; Fall       ; bd_oe_pad                              ;
;  bd_pad[7]        ; bd_oe_pad       ; 3.319 ;      ; Fall       ; bd_oe_pad                              ;
; fl_d_pad[*]       ; bd_oe_pad       ; 3.320 ;      ; Fall       ; bd_oe_pad                              ;
;  fl_d_pad[0]      ; bd_oe_pad       ; 3.320 ;      ; Fall       ; bd_oe_pad                              ;
;  fl_d_pad[1]      ; bd_oe_pad       ; 3.330 ;      ; Fall       ; bd_oe_pad                              ;
;  fl_d_pad[2]      ; bd_oe_pad       ; 3.534 ;      ; Fall       ; bd_oe_pad                              ;
;  fl_d_pad[3]      ; bd_oe_pad       ; 3.429 ;      ; Fall       ; bd_oe_pad                              ;
;  fl_d_pad[4]      ; bd_oe_pad       ; 3.746 ;      ; Fall       ; bd_oe_pad                              ;
;  fl_d_pad[5]      ; bd_oe_pad       ; 3.539 ;      ; Fall       ; bd_oe_pad                              ;
;  fl_d_pad[6]      ; bd_oe_pad       ; 3.524 ;      ; Fall       ; bd_oe_pad                              ;
;  fl_d_pad[7]      ; bd_oe_pad       ; 3.736 ;      ; Fall       ; bd_oe_pad                              ;
; blue_pad[*]       ; clk_25mhz_pad   ; 4.488 ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  blue_pad[0]      ; clk_25mhz_pad   ; 4.526 ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  blue_pad[1]      ; clk_25mhz_pad   ; 4.883 ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  blue_pad[2]      ; clk_25mhz_pad   ; 4.915 ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  blue_pad[3]      ; clk_25mhz_pad   ; 4.488 ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; dio0to8_pad[*]    ; clk_25mhz_pad   ; 4.339 ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio0to8_pad[3]   ; clk_25mhz_pad   ; 4.479 ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio0to8_pad[4]   ; clk_25mhz_pad   ; 4.430 ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio0to8_pad[5]   ; clk_25mhz_pad   ; 4.339 ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio0to8_pad[6]   ; clk_25mhz_pad   ; 4.444 ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio0to8_pad[7]   ; clk_25mhz_pad   ; 4.868 ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio0to8_pad[8]   ; clk_25mhz_pad   ; 4.681 ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; dio10to17_pad[*]  ; clk_25mhz_pad   ; 4.211 ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[0] ; clk_25mhz_pad   ; 4.567 ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[1] ; clk_25mhz_pad   ; 4.330 ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[2] ; clk_25mhz_pad   ; 4.211 ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[3] ; clk_25mhz_pad   ; 4.449 ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[4] ; clk_25mhz_pad   ; 4.582 ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[5] ; clk_25mhz_pad   ; 4.571 ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[6] ; clk_25mhz_pad   ; 4.589 ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[7] ; clk_25mhz_pad   ; 4.647 ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; green_pad[*]      ; clk_25mhz_pad   ; 4.368 ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  green_pad[0]     ; clk_25mhz_pad   ; 4.797 ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  green_pad[1]     ; clk_25mhz_pad   ; 4.757 ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  green_pad[2]     ; clk_25mhz_pad   ; 4.780 ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  green_pad[3]     ; clk_25mhz_pad   ; 4.368 ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; hsync_pad         ; clk_25mhz_pad   ; 5.012 ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; red_pad[*]        ; clk_25mhz_pad   ; 4.701 ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  red_pad[1]       ; clk_25mhz_pad   ; 4.701 ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; vsync_pad         ; clk_25mhz_pad   ; 4.919 ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; isa_wait_pad      ; ep93xx_end_q    ; 3.669 ;      ; Rise       ; ep93xx_end_q                           ;
; bd_pad[*]         ; start_cycle_pad ; 4.489 ;      ; Rise       ; start_cycle_pad                        ;
;  bd_pad[0]        ; start_cycle_pad ; 4.489 ;      ; Rise       ; start_cycle_pad                        ;
;  bd_pad[1]        ; start_cycle_pad ; 4.702 ;      ; Rise       ; start_cycle_pad                        ;
;  bd_pad[2]        ; start_cycle_pad ; 4.603 ;      ; Rise       ; start_cycle_pad                        ;
;  bd_pad[3]        ; start_cycle_pad ; 4.615 ;      ; Rise       ; start_cycle_pad                        ;
;  bd_pad[4]        ; start_cycle_pad ; 4.615 ;      ; Rise       ; start_cycle_pad                        ;
;  bd_pad[5]        ; start_cycle_pad ; 4.615 ;      ; Rise       ; start_cycle_pad                        ;
;  bd_pad[6]        ; start_cycle_pad ; 4.602 ;      ; Rise       ; start_cycle_pad                        ;
;  bd_pad[7]        ; start_cycle_pad ; 4.592 ;      ; Rise       ; start_cycle_pad                        ;
; fl_d_pad[*]       ; start_cycle_pad ; 4.593 ;      ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[0]      ; start_cycle_pad ; 4.593 ;      ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[1]      ; start_cycle_pad ; 4.603 ;      ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[2]      ; start_cycle_pad ; 4.807 ;      ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[3]      ; start_cycle_pad ; 4.702 ;      ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[4]      ; start_cycle_pad ; 5.019 ;      ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[5]      ; start_cycle_pad ; 4.812 ;      ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[6]      ; start_cycle_pad ; 4.797 ;      ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[7]      ; start_cycle_pad ; 5.009 ;      ; Rise       ; start_cycle_pad                        ;
+-------------------+-----------------+-------+------+------------+----------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                              ;
+-------------------+-----------------+-------+------+------------+----------------------------------------+
; Data Port         ; Clock Port      ; Rise  ; Fall ; Clock Edge ; Clock Reference                        ;
+-------------------+-----------------+-------+------+------------+----------------------------------------+
; bd_pad[*]         ; bd_oe_pad       ; 3.216 ;      ; Rise       ; bd_oe_pad                              ;
;  bd_pad[0]        ; bd_oe_pad       ; 3.216 ;      ; Rise       ; bd_oe_pad                              ;
;  bd_pad[1]        ; bd_oe_pad       ; 3.429 ;      ; Rise       ; bd_oe_pad                              ;
;  bd_pad[2]        ; bd_oe_pad       ; 3.330 ;      ; Rise       ; bd_oe_pad                              ;
;  bd_pad[3]        ; bd_oe_pad       ; 3.342 ;      ; Rise       ; bd_oe_pad                              ;
;  bd_pad[4]        ; bd_oe_pad       ; 3.342 ;      ; Rise       ; bd_oe_pad                              ;
;  bd_pad[5]        ; bd_oe_pad       ; 3.342 ;      ; Rise       ; bd_oe_pad                              ;
;  bd_pad[6]        ; bd_oe_pad       ; 3.329 ;      ; Rise       ; bd_oe_pad                              ;
;  bd_pad[7]        ; bd_oe_pad       ; 3.319 ;      ; Rise       ; bd_oe_pad                              ;
; fl_d_pad[*]       ; bd_oe_pad       ; 3.320 ;      ; Rise       ; bd_oe_pad                              ;
;  fl_d_pad[0]      ; bd_oe_pad       ; 3.320 ;      ; Rise       ; bd_oe_pad                              ;
;  fl_d_pad[1]      ; bd_oe_pad       ; 3.330 ;      ; Rise       ; bd_oe_pad                              ;
;  fl_d_pad[2]      ; bd_oe_pad       ; 3.534 ;      ; Rise       ; bd_oe_pad                              ;
;  fl_d_pad[3]      ; bd_oe_pad       ; 3.429 ;      ; Rise       ; bd_oe_pad                              ;
;  fl_d_pad[4]      ; bd_oe_pad       ; 3.746 ;      ; Rise       ; bd_oe_pad                              ;
;  fl_d_pad[5]      ; bd_oe_pad       ; 3.539 ;      ; Rise       ; bd_oe_pad                              ;
;  fl_d_pad[6]      ; bd_oe_pad       ; 3.524 ;      ; Rise       ; bd_oe_pad                              ;
;  fl_d_pad[7]      ; bd_oe_pad       ; 3.736 ;      ; Rise       ; bd_oe_pad                              ;
; bd_pad[*]         ; bd_oe_pad       ; 3.216 ;      ; Fall       ; bd_oe_pad                              ;
;  bd_pad[0]        ; bd_oe_pad       ; 3.216 ;      ; Fall       ; bd_oe_pad                              ;
;  bd_pad[1]        ; bd_oe_pad       ; 3.429 ;      ; Fall       ; bd_oe_pad                              ;
;  bd_pad[2]        ; bd_oe_pad       ; 3.330 ;      ; Fall       ; bd_oe_pad                              ;
;  bd_pad[3]        ; bd_oe_pad       ; 3.342 ;      ; Fall       ; bd_oe_pad                              ;
;  bd_pad[4]        ; bd_oe_pad       ; 3.342 ;      ; Fall       ; bd_oe_pad                              ;
;  bd_pad[5]        ; bd_oe_pad       ; 3.342 ;      ; Fall       ; bd_oe_pad                              ;
;  bd_pad[6]        ; bd_oe_pad       ; 3.329 ;      ; Fall       ; bd_oe_pad                              ;
;  bd_pad[7]        ; bd_oe_pad       ; 3.319 ;      ; Fall       ; bd_oe_pad                              ;
; fl_d_pad[*]       ; bd_oe_pad       ; 3.320 ;      ; Fall       ; bd_oe_pad                              ;
;  fl_d_pad[0]      ; bd_oe_pad       ; 3.320 ;      ; Fall       ; bd_oe_pad                              ;
;  fl_d_pad[1]      ; bd_oe_pad       ; 3.330 ;      ; Fall       ; bd_oe_pad                              ;
;  fl_d_pad[2]      ; bd_oe_pad       ; 3.534 ;      ; Fall       ; bd_oe_pad                              ;
;  fl_d_pad[3]      ; bd_oe_pad       ; 3.429 ;      ; Fall       ; bd_oe_pad                              ;
;  fl_d_pad[4]      ; bd_oe_pad       ; 3.746 ;      ; Fall       ; bd_oe_pad                              ;
;  fl_d_pad[5]      ; bd_oe_pad       ; 3.539 ;      ; Fall       ; bd_oe_pad                              ;
;  fl_d_pad[6]      ; bd_oe_pad       ; 3.524 ;      ; Fall       ; bd_oe_pad                              ;
;  fl_d_pad[7]      ; bd_oe_pad       ; 3.736 ;      ; Fall       ; bd_oe_pad                              ;
; blue_pad[*]       ; clk_25mhz_pad   ; 4.488 ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  blue_pad[0]      ; clk_25mhz_pad   ; 4.526 ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  blue_pad[1]      ; clk_25mhz_pad   ; 4.883 ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  blue_pad[2]      ; clk_25mhz_pad   ; 4.915 ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  blue_pad[3]      ; clk_25mhz_pad   ; 4.488 ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; dio0to8_pad[*]    ; clk_25mhz_pad   ; 4.339 ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio0to8_pad[3]   ; clk_25mhz_pad   ; 4.479 ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio0to8_pad[4]   ; clk_25mhz_pad   ; 4.430 ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio0to8_pad[5]   ; clk_25mhz_pad   ; 4.339 ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio0to8_pad[6]   ; clk_25mhz_pad   ; 4.444 ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio0to8_pad[7]   ; clk_25mhz_pad   ; 4.868 ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio0to8_pad[8]   ; clk_25mhz_pad   ; 4.681 ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; dio10to17_pad[*]  ; clk_25mhz_pad   ; 4.211 ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[0] ; clk_25mhz_pad   ; 4.567 ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[1] ; clk_25mhz_pad   ; 4.330 ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[2] ; clk_25mhz_pad   ; 4.211 ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[3] ; clk_25mhz_pad   ; 4.449 ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[4] ; clk_25mhz_pad   ; 4.582 ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[5] ; clk_25mhz_pad   ; 4.571 ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[6] ; clk_25mhz_pad   ; 4.589 ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[7] ; clk_25mhz_pad   ; 4.647 ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; green_pad[*]      ; clk_25mhz_pad   ; 4.368 ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  green_pad[0]     ; clk_25mhz_pad   ; 4.797 ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  green_pad[1]     ; clk_25mhz_pad   ; 4.757 ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  green_pad[2]     ; clk_25mhz_pad   ; 4.780 ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  green_pad[3]     ; clk_25mhz_pad   ; 4.368 ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; hsync_pad         ; clk_25mhz_pad   ; 5.012 ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; red_pad[*]        ; clk_25mhz_pad   ; 4.701 ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  red_pad[1]       ; clk_25mhz_pad   ; 4.701 ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; vsync_pad         ; clk_25mhz_pad   ; 4.919 ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; isa_wait_pad      ; ep93xx_end_q    ; 3.669 ;      ; Rise       ; ep93xx_end_q                           ;
; bd_pad[*]         ; start_cycle_pad ; 4.275 ;      ; Rise       ; start_cycle_pad                        ;
;  bd_pad[0]        ; start_cycle_pad ; 4.275 ;      ; Rise       ; start_cycle_pad                        ;
;  bd_pad[1]        ; start_cycle_pad ; 4.488 ;      ; Rise       ; start_cycle_pad                        ;
;  bd_pad[2]        ; start_cycle_pad ; 4.389 ;      ; Rise       ; start_cycle_pad                        ;
;  bd_pad[3]        ; start_cycle_pad ; 4.401 ;      ; Rise       ; start_cycle_pad                        ;
;  bd_pad[4]        ; start_cycle_pad ; 4.401 ;      ; Rise       ; start_cycle_pad                        ;
;  bd_pad[5]        ; start_cycle_pad ; 4.401 ;      ; Rise       ; start_cycle_pad                        ;
;  bd_pad[6]        ; start_cycle_pad ; 4.388 ;      ; Rise       ; start_cycle_pad                        ;
;  bd_pad[7]        ; start_cycle_pad ; 4.378 ;      ; Rise       ; start_cycle_pad                        ;
; fl_d_pad[*]       ; start_cycle_pad ; 4.379 ;      ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[0]      ; start_cycle_pad ; 4.379 ;      ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[1]      ; start_cycle_pad ; 4.389 ;      ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[2]      ; start_cycle_pad ; 4.593 ;      ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[3]      ; start_cycle_pad ; 4.488 ;      ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[4]      ; start_cycle_pad ; 4.805 ;      ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[5]      ; start_cycle_pad ; 4.598 ;      ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[6]      ; start_cycle_pad ; 4.583 ;      ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[7]      ; start_cycle_pad ; 4.795 ;      ; Rise       ; start_cycle_pad                        ;
+-------------------+-----------------+-------+------+------------+----------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                              ;
+-------------------+-----------------+-----------+-----------+------------+----------------------------------------+
; Data Port         ; Clock Port      ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                        ;
+-------------------+-----------------+-----------+-----------+------------+----------------------------------------+
; bd_pad[*]         ; bd_oe_pad       ; 3.216     ;           ; Rise       ; bd_oe_pad                              ;
;  bd_pad[0]        ; bd_oe_pad       ; 3.216     ;           ; Rise       ; bd_oe_pad                              ;
;  bd_pad[1]        ; bd_oe_pad       ; 3.429     ;           ; Rise       ; bd_oe_pad                              ;
;  bd_pad[2]        ; bd_oe_pad       ; 3.330     ;           ; Rise       ; bd_oe_pad                              ;
;  bd_pad[3]        ; bd_oe_pad       ; 3.342     ;           ; Rise       ; bd_oe_pad                              ;
;  bd_pad[4]        ; bd_oe_pad       ; 3.342     ;           ; Rise       ; bd_oe_pad                              ;
;  bd_pad[5]        ; bd_oe_pad       ; 3.342     ;           ; Rise       ; bd_oe_pad                              ;
;  bd_pad[6]        ; bd_oe_pad       ; 3.329     ;           ; Rise       ; bd_oe_pad                              ;
;  bd_pad[7]        ; bd_oe_pad       ; 3.319     ;           ; Rise       ; bd_oe_pad                              ;
; fl_d_pad[*]       ; bd_oe_pad       ; 3.320     ;           ; Rise       ; bd_oe_pad                              ;
;  fl_d_pad[0]      ; bd_oe_pad       ; 3.320     ;           ; Rise       ; bd_oe_pad                              ;
;  fl_d_pad[1]      ; bd_oe_pad       ; 3.330     ;           ; Rise       ; bd_oe_pad                              ;
;  fl_d_pad[2]      ; bd_oe_pad       ; 3.534     ;           ; Rise       ; bd_oe_pad                              ;
;  fl_d_pad[3]      ; bd_oe_pad       ; 3.429     ;           ; Rise       ; bd_oe_pad                              ;
;  fl_d_pad[4]      ; bd_oe_pad       ; 3.746     ;           ; Rise       ; bd_oe_pad                              ;
;  fl_d_pad[5]      ; bd_oe_pad       ; 3.539     ;           ; Rise       ; bd_oe_pad                              ;
;  fl_d_pad[6]      ; bd_oe_pad       ; 3.524     ;           ; Rise       ; bd_oe_pad                              ;
;  fl_d_pad[7]      ; bd_oe_pad       ; 3.736     ;           ; Rise       ; bd_oe_pad                              ;
; bd_pad[*]         ; bd_oe_pad       ; 3.216     ;           ; Fall       ; bd_oe_pad                              ;
;  bd_pad[0]        ; bd_oe_pad       ; 3.216     ;           ; Fall       ; bd_oe_pad                              ;
;  bd_pad[1]        ; bd_oe_pad       ; 3.429     ;           ; Fall       ; bd_oe_pad                              ;
;  bd_pad[2]        ; bd_oe_pad       ; 3.330     ;           ; Fall       ; bd_oe_pad                              ;
;  bd_pad[3]        ; bd_oe_pad       ; 3.342     ;           ; Fall       ; bd_oe_pad                              ;
;  bd_pad[4]        ; bd_oe_pad       ; 3.342     ;           ; Fall       ; bd_oe_pad                              ;
;  bd_pad[5]        ; bd_oe_pad       ; 3.342     ;           ; Fall       ; bd_oe_pad                              ;
;  bd_pad[6]        ; bd_oe_pad       ; 3.329     ;           ; Fall       ; bd_oe_pad                              ;
;  bd_pad[7]        ; bd_oe_pad       ; 3.319     ;           ; Fall       ; bd_oe_pad                              ;
; fl_d_pad[*]       ; bd_oe_pad       ; 3.320     ;           ; Fall       ; bd_oe_pad                              ;
;  fl_d_pad[0]      ; bd_oe_pad       ; 3.320     ;           ; Fall       ; bd_oe_pad                              ;
;  fl_d_pad[1]      ; bd_oe_pad       ; 3.330     ;           ; Fall       ; bd_oe_pad                              ;
;  fl_d_pad[2]      ; bd_oe_pad       ; 3.534     ;           ; Fall       ; bd_oe_pad                              ;
;  fl_d_pad[3]      ; bd_oe_pad       ; 3.429     ;           ; Fall       ; bd_oe_pad                              ;
;  fl_d_pad[4]      ; bd_oe_pad       ; 3.746     ;           ; Fall       ; bd_oe_pad                              ;
;  fl_d_pad[5]      ; bd_oe_pad       ; 3.539     ;           ; Fall       ; bd_oe_pad                              ;
;  fl_d_pad[6]      ; bd_oe_pad       ; 3.524     ;           ; Fall       ; bd_oe_pad                              ;
;  fl_d_pad[7]      ; bd_oe_pad       ; 3.736     ;           ; Fall       ; bd_oe_pad                              ;
; blue_pad[*]       ; clk_25mhz_pad   ; 4.488     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  blue_pad[0]      ; clk_25mhz_pad   ; 4.526     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  blue_pad[1]      ; clk_25mhz_pad   ; 4.883     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  blue_pad[2]      ; clk_25mhz_pad   ; 4.915     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  blue_pad[3]      ; clk_25mhz_pad   ; 4.488     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; dio0to8_pad[*]    ; clk_25mhz_pad   ; 4.339     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio0to8_pad[3]   ; clk_25mhz_pad   ; 4.479     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio0to8_pad[4]   ; clk_25mhz_pad   ; 4.430     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio0to8_pad[5]   ; clk_25mhz_pad   ; 4.339     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio0to8_pad[6]   ; clk_25mhz_pad   ; 4.444     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio0to8_pad[7]   ; clk_25mhz_pad   ; 4.868     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio0to8_pad[8]   ; clk_25mhz_pad   ; 4.681     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; dio10to17_pad[*]  ; clk_25mhz_pad   ; 4.211     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[0] ; clk_25mhz_pad   ; 4.567     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[1] ; clk_25mhz_pad   ; 4.330     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[2] ; clk_25mhz_pad   ; 4.211     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[3] ; clk_25mhz_pad   ; 4.449     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[4] ; clk_25mhz_pad   ; 4.582     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[5] ; clk_25mhz_pad   ; 4.571     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[6] ; clk_25mhz_pad   ; 4.589     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[7] ; clk_25mhz_pad   ; 4.647     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; green_pad[*]      ; clk_25mhz_pad   ; 4.368     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  green_pad[0]     ; clk_25mhz_pad   ; 4.797     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  green_pad[1]     ; clk_25mhz_pad   ; 4.757     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  green_pad[2]     ; clk_25mhz_pad   ; 4.780     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  green_pad[3]     ; clk_25mhz_pad   ; 4.368     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; hsync_pad         ; clk_25mhz_pad   ; 5.012     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; red_pad[*]        ; clk_25mhz_pad   ; 4.701     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  red_pad[1]       ; clk_25mhz_pad   ; 4.701     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; vsync_pad         ; clk_25mhz_pad   ; 4.919     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; isa_wait_pad      ; ep93xx_end_q    ; 3.669     ;           ; Rise       ; ep93xx_end_q                           ;
; bd_pad[*]         ; start_cycle_pad ; 4.489     ;           ; Rise       ; start_cycle_pad                        ;
;  bd_pad[0]        ; start_cycle_pad ; 4.489     ;           ; Rise       ; start_cycle_pad                        ;
;  bd_pad[1]        ; start_cycle_pad ; 4.702     ;           ; Rise       ; start_cycle_pad                        ;
;  bd_pad[2]        ; start_cycle_pad ; 4.603     ;           ; Rise       ; start_cycle_pad                        ;
;  bd_pad[3]        ; start_cycle_pad ; 4.615     ;           ; Rise       ; start_cycle_pad                        ;
;  bd_pad[4]        ; start_cycle_pad ; 4.615     ;           ; Rise       ; start_cycle_pad                        ;
;  bd_pad[5]        ; start_cycle_pad ; 4.615     ;           ; Rise       ; start_cycle_pad                        ;
;  bd_pad[6]        ; start_cycle_pad ; 4.602     ;           ; Rise       ; start_cycle_pad                        ;
;  bd_pad[7]        ; start_cycle_pad ; 4.592     ;           ; Rise       ; start_cycle_pad                        ;
; fl_d_pad[*]       ; start_cycle_pad ; 4.593     ;           ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[0]      ; start_cycle_pad ; 4.593     ;           ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[1]      ; start_cycle_pad ; 4.603     ;           ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[2]      ; start_cycle_pad ; 4.807     ;           ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[3]      ; start_cycle_pad ; 4.702     ;           ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[4]      ; start_cycle_pad ; 5.019     ;           ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[5]      ; start_cycle_pad ; 4.812     ;           ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[6]      ; start_cycle_pad ; 4.797     ;           ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[7]      ; start_cycle_pad ; 5.009     ;           ; Rise       ; start_cycle_pad                        ;
+-------------------+-----------------+-----------+-----------+------------+----------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                      ;
+-------------------+-----------------+-----------+-----------+------------+----------------------------------------+
; Data Port         ; Clock Port      ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                        ;
+-------------------+-----------------+-----------+-----------+------------+----------------------------------------+
; bd_pad[*]         ; bd_oe_pad       ; 3.216     ;           ; Rise       ; bd_oe_pad                              ;
;  bd_pad[0]        ; bd_oe_pad       ; 3.216     ;           ; Rise       ; bd_oe_pad                              ;
;  bd_pad[1]        ; bd_oe_pad       ; 3.429     ;           ; Rise       ; bd_oe_pad                              ;
;  bd_pad[2]        ; bd_oe_pad       ; 3.330     ;           ; Rise       ; bd_oe_pad                              ;
;  bd_pad[3]        ; bd_oe_pad       ; 3.342     ;           ; Rise       ; bd_oe_pad                              ;
;  bd_pad[4]        ; bd_oe_pad       ; 3.342     ;           ; Rise       ; bd_oe_pad                              ;
;  bd_pad[5]        ; bd_oe_pad       ; 3.342     ;           ; Rise       ; bd_oe_pad                              ;
;  bd_pad[6]        ; bd_oe_pad       ; 3.329     ;           ; Rise       ; bd_oe_pad                              ;
;  bd_pad[7]        ; bd_oe_pad       ; 3.319     ;           ; Rise       ; bd_oe_pad                              ;
; fl_d_pad[*]       ; bd_oe_pad       ; 3.320     ;           ; Rise       ; bd_oe_pad                              ;
;  fl_d_pad[0]      ; bd_oe_pad       ; 3.320     ;           ; Rise       ; bd_oe_pad                              ;
;  fl_d_pad[1]      ; bd_oe_pad       ; 3.330     ;           ; Rise       ; bd_oe_pad                              ;
;  fl_d_pad[2]      ; bd_oe_pad       ; 3.534     ;           ; Rise       ; bd_oe_pad                              ;
;  fl_d_pad[3]      ; bd_oe_pad       ; 3.429     ;           ; Rise       ; bd_oe_pad                              ;
;  fl_d_pad[4]      ; bd_oe_pad       ; 3.746     ;           ; Rise       ; bd_oe_pad                              ;
;  fl_d_pad[5]      ; bd_oe_pad       ; 3.539     ;           ; Rise       ; bd_oe_pad                              ;
;  fl_d_pad[6]      ; bd_oe_pad       ; 3.524     ;           ; Rise       ; bd_oe_pad                              ;
;  fl_d_pad[7]      ; bd_oe_pad       ; 3.736     ;           ; Rise       ; bd_oe_pad                              ;
; bd_pad[*]         ; bd_oe_pad       ; 3.216     ;           ; Fall       ; bd_oe_pad                              ;
;  bd_pad[0]        ; bd_oe_pad       ; 3.216     ;           ; Fall       ; bd_oe_pad                              ;
;  bd_pad[1]        ; bd_oe_pad       ; 3.429     ;           ; Fall       ; bd_oe_pad                              ;
;  bd_pad[2]        ; bd_oe_pad       ; 3.330     ;           ; Fall       ; bd_oe_pad                              ;
;  bd_pad[3]        ; bd_oe_pad       ; 3.342     ;           ; Fall       ; bd_oe_pad                              ;
;  bd_pad[4]        ; bd_oe_pad       ; 3.342     ;           ; Fall       ; bd_oe_pad                              ;
;  bd_pad[5]        ; bd_oe_pad       ; 3.342     ;           ; Fall       ; bd_oe_pad                              ;
;  bd_pad[6]        ; bd_oe_pad       ; 3.329     ;           ; Fall       ; bd_oe_pad                              ;
;  bd_pad[7]        ; bd_oe_pad       ; 3.319     ;           ; Fall       ; bd_oe_pad                              ;
; fl_d_pad[*]       ; bd_oe_pad       ; 3.320     ;           ; Fall       ; bd_oe_pad                              ;
;  fl_d_pad[0]      ; bd_oe_pad       ; 3.320     ;           ; Fall       ; bd_oe_pad                              ;
;  fl_d_pad[1]      ; bd_oe_pad       ; 3.330     ;           ; Fall       ; bd_oe_pad                              ;
;  fl_d_pad[2]      ; bd_oe_pad       ; 3.534     ;           ; Fall       ; bd_oe_pad                              ;
;  fl_d_pad[3]      ; bd_oe_pad       ; 3.429     ;           ; Fall       ; bd_oe_pad                              ;
;  fl_d_pad[4]      ; bd_oe_pad       ; 3.746     ;           ; Fall       ; bd_oe_pad                              ;
;  fl_d_pad[5]      ; bd_oe_pad       ; 3.539     ;           ; Fall       ; bd_oe_pad                              ;
;  fl_d_pad[6]      ; bd_oe_pad       ; 3.524     ;           ; Fall       ; bd_oe_pad                              ;
;  fl_d_pad[7]      ; bd_oe_pad       ; 3.736     ;           ; Fall       ; bd_oe_pad                              ;
; blue_pad[*]       ; clk_25mhz_pad   ; 4.488     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  blue_pad[0]      ; clk_25mhz_pad   ; 4.526     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  blue_pad[1]      ; clk_25mhz_pad   ; 4.883     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  blue_pad[2]      ; clk_25mhz_pad   ; 4.915     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  blue_pad[3]      ; clk_25mhz_pad   ; 4.488     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; dio0to8_pad[*]    ; clk_25mhz_pad   ; 4.339     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio0to8_pad[3]   ; clk_25mhz_pad   ; 4.479     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio0to8_pad[4]   ; clk_25mhz_pad   ; 4.430     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio0to8_pad[5]   ; clk_25mhz_pad   ; 4.339     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio0to8_pad[6]   ; clk_25mhz_pad   ; 4.444     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio0to8_pad[7]   ; clk_25mhz_pad   ; 4.868     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio0to8_pad[8]   ; clk_25mhz_pad   ; 4.681     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; dio10to17_pad[*]  ; clk_25mhz_pad   ; 4.211     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[0] ; clk_25mhz_pad   ; 4.567     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[1] ; clk_25mhz_pad   ; 4.330     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[2] ; clk_25mhz_pad   ; 4.211     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[3] ; clk_25mhz_pad   ; 4.449     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[4] ; clk_25mhz_pad   ; 4.582     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[5] ; clk_25mhz_pad   ; 4.571     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[6] ; clk_25mhz_pad   ; 4.589     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[7] ; clk_25mhz_pad   ; 4.647     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; green_pad[*]      ; clk_25mhz_pad   ; 4.368     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  green_pad[0]     ; clk_25mhz_pad   ; 4.797     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  green_pad[1]     ; clk_25mhz_pad   ; 4.757     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  green_pad[2]     ; clk_25mhz_pad   ; 4.780     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  green_pad[3]     ; clk_25mhz_pad   ; 4.368     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; hsync_pad         ; clk_25mhz_pad   ; 5.012     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; red_pad[*]        ; clk_25mhz_pad   ; 4.701     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  red_pad[1]       ; clk_25mhz_pad   ; 4.701     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; vsync_pad         ; clk_25mhz_pad   ; 4.919     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; isa_wait_pad      ; ep93xx_end_q    ; 3.669     ;           ; Rise       ; ep93xx_end_q                           ;
; bd_pad[*]         ; start_cycle_pad ; 4.275     ;           ; Rise       ; start_cycle_pad                        ;
;  bd_pad[0]        ; start_cycle_pad ; 4.275     ;           ; Rise       ; start_cycle_pad                        ;
;  bd_pad[1]        ; start_cycle_pad ; 4.488     ;           ; Rise       ; start_cycle_pad                        ;
;  bd_pad[2]        ; start_cycle_pad ; 4.389     ;           ; Rise       ; start_cycle_pad                        ;
;  bd_pad[3]        ; start_cycle_pad ; 4.401     ;           ; Rise       ; start_cycle_pad                        ;
;  bd_pad[4]        ; start_cycle_pad ; 4.401     ;           ; Rise       ; start_cycle_pad                        ;
;  bd_pad[5]        ; start_cycle_pad ; 4.401     ;           ; Rise       ; start_cycle_pad                        ;
;  bd_pad[6]        ; start_cycle_pad ; 4.388     ;           ; Rise       ; start_cycle_pad                        ;
;  bd_pad[7]        ; start_cycle_pad ; 4.378     ;           ; Rise       ; start_cycle_pad                        ;
; fl_d_pad[*]       ; start_cycle_pad ; 4.379     ;           ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[0]      ; start_cycle_pad ; 4.379     ;           ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[1]      ; start_cycle_pad ; 4.389     ;           ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[2]      ; start_cycle_pad ; 4.593     ;           ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[3]      ; start_cycle_pad ; 4.488     ;           ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[4]      ; start_cycle_pad ; 4.805     ;           ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[5]      ; start_cycle_pad ; 4.598     ;           ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[6]      ; start_cycle_pad ; 4.583     ;           ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[7]      ; start_cycle_pad ; 4.795     ;           ; Rise       ; start_cycle_pad                        ;
+-------------------+-----------------+-----------+-----------+------------+----------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                           ;
+----------------------------------------------+-----------+---------+----------+---------+---------------------+
; Clock                                        ; Setup     ; Hold    ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------------------------------+-----------+---------+----------+---------+---------------------+
; Worst-case Slack                             ; -6.955    ; -3.588  ; -3.833   ; -1.133  ; -1.941              ;
;  bd_oe_pad                                   ; -0.819    ; 0.215   ; 1.215    ; -1.133  ; -1.941              ;
;  clk_25mhz_pad                               ; N/A       ; N/A     ; N/A      ; N/A     ; 20.000              ;
;  clkgencore|altpll_component|pll|clk[1]      ; -6.955    ; -3.588  ; 9.125    ; 0.586   ; 5.424               ;
;  ep93xx_end_q                                ; N/A       ; N/A     ; -1.452   ; 0.717   ; -0.742              ;
;  start_cycle_pad                             ; 0.235     ; -0.523  ; 1.027    ; -0.793  ; -1.941              ;
;  ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; -4.420    ; 0.215   ; -3.453   ; 1.591   ; -0.742              ;
;  ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; -4.954    ; 0.215   ; -3.092   ; 1.478   ; -0.742              ;
;  ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; -5.184    ; 0.245   ; -3.461   ; 1.580   ; -0.742              ;
;  ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; -5.770    ; 0.215   ; -3.833   ; 1.699   ; -0.742              ;
; Design-wide TNS                              ; -1039.231 ; -16.831 ; -15.291  ; -3.059  ; -98.858             ;
;  bd_oe_pad                                   ; -1.326    ; 0.000   ; 0.000    ; -2.266  ; -4.909              ;
;  clk_25mhz_pad                               ; N/A       ; N/A     ; N/A      ; N/A     ; 0.000               ;
;  clkgencore|altpll_component|pll|clk[1]      ; -911.769  ; -16.530 ; 0.000    ; 0.000   ; 0.000               ;
;  ep93xx_end_q                                ; N/A       ; N/A     ; -1.452   ; 0.000   ; -1.484              ;
;  start_cycle_pad                             ; 0.000     ; -0.523  ; 0.000    ; -0.793  ; -39.041             ;
;  ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; -31.404   ; 0.000   ; -3.453   ; 0.000   ; -13.356             ;
;  ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; -30.898   ; 0.000   ; -3.092   ; 0.000   ; -13.356             ;
;  ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; -32.208   ; 0.000   ; -3.461   ; 0.000   ; -13.356             ;
;  ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; -31.626   ; 0.000   ; -3.833   ; 0.000   ; -13.356             ;
+----------------------------------------------+-----------+---------+----------+---------+---------------------+


+-------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                 ;
+-------------------+-----------------+--------+--------+------------+----------------------------------------+
; Data Port         ; Clock Port      ; Rise   ; Fall   ; Clock Edge ; Clock Reference                        ;
+-------------------+-----------------+--------+--------+------------+----------------------------------------+
; bd_pad[*]         ; clk_25mhz_pad   ; 0.629  ; 0.629  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  bd_pad[0]        ; clk_25mhz_pad   ; 0.006  ; 0.006  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  bd_pad[1]        ; clk_25mhz_pad   ; -0.541 ; -0.541 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  bd_pad[2]        ; clk_25mhz_pad   ; 0.230  ; 0.230  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  bd_pad[3]        ; clk_25mhz_pad   ; 0.267  ; 0.267  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  bd_pad[4]        ; clk_25mhz_pad   ; 0.470  ; 0.470  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  bd_pad[5]        ; clk_25mhz_pad   ; 0.629  ; 0.629  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  bd_pad[6]        ; clk_25mhz_pad   ; 0.571  ; 0.571  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  bd_pad[7]        ; clk_25mhz_pad   ; 0.071  ; 0.071  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; dio0to8_pad[*]    ; clk_25mhz_pad   ; 6.177  ; 6.177  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio0to8_pad[3]   ; clk_25mhz_pad   ; 5.972  ; 5.972  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio0to8_pad[4]   ; clk_25mhz_pad   ; 4.682  ; 4.682  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio0to8_pad[5]   ; clk_25mhz_pad   ; 5.539  ; 5.539  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio0to8_pad[6]   ; clk_25mhz_pad   ; 6.154  ; 6.154  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio0to8_pad[7]   ; clk_25mhz_pad   ; 6.177  ; 6.177  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio0to8_pad[8]   ; clk_25mhz_pad   ; 5.593  ; 5.593  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; dio10to17_pad[*]  ; clk_25mhz_pad   ; 6.776  ; 6.776  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[0] ; clk_25mhz_pad   ; 5.865  ; 5.865  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[1] ; clk_25mhz_pad   ; 5.239  ; 5.239  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[2] ; clk_25mhz_pad   ; 5.212  ; 5.212  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[3] ; clk_25mhz_pad   ; 5.347  ; 5.347  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[4] ; clk_25mhz_pad   ; 4.528  ; 4.528  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[5] ; clk_25mhz_pad   ; 5.344  ; 5.344  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[6] ; clk_25mhz_pad   ; 6.776  ; 6.776  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[7] ; clk_25mhz_pad   ; 6.286  ; 6.286  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; fl_d_pad[*]       ; clk_25mhz_pad   ; 1.085  ; 1.085  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  fl_d_pad[0]      ; clk_25mhz_pad   ; 0.350  ; 0.350  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  fl_d_pad[1]      ; clk_25mhz_pad   ; 1.085  ; 1.085  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  fl_d_pad[2]      ; clk_25mhz_pad   ; -0.600 ; -0.600 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  fl_d_pad[3]      ; clk_25mhz_pad   ; -0.405 ; -0.405 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  fl_d_pad[4]      ; clk_25mhz_pad   ; 0.064  ; 0.064  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  fl_d_pad[5]      ; clk_25mhz_pad   ; -0.016 ; -0.016 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  fl_d_pad[6]      ; clk_25mhz_pad   ; -0.626 ; -0.626 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  fl_d_pad[7]      ; clk_25mhz_pad   ; 0.009  ; 0.009  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; hsync_pad         ; clk_25mhz_pad   ; 7.119  ; 7.119  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; isa_add1_pad      ; clk_25mhz_pad   ; 4.942  ; 4.942  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; vsync_pad         ; clk_25mhz_pad   ; 6.313  ; 6.313  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; add_pad[*]        ; start_cycle_pad ; 5.673  ; 5.673  ; Rise       ; start_cycle_pad                        ;
;  add_pad[0]       ; start_cycle_pad ; 0.268  ; 0.268  ; Rise       ; start_cycle_pad                        ;
;  add_pad[1]       ; start_cycle_pad ; 5.447  ; 5.447  ; Rise       ; start_cycle_pad                        ;
;  add_pad[2]       ; start_cycle_pad ; 5.503  ; 5.503  ; Rise       ; start_cycle_pad                        ;
;  add_pad[3]       ; start_cycle_pad ; 5.673  ; 5.673  ; Rise       ; start_cycle_pad                        ;
; bd_pad[*]         ; start_cycle_pad ; 1.977  ; 1.977  ; Rise       ; start_cycle_pad                        ;
;  bd_pad[0]        ; start_cycle_pad ; 1.562  ; 1.562  ; Rise       ; start_cycle_pad                        ;
;  bd_pad[1]        ; start_cycle_pad ; 0.428  ; 0.428  ; Rise       ; start_cycle_pad                        ;
;  bd_pad[2]        ; start_cycle_pad ; 1.617  ; 1.617  ; Rise       ; start_cycle_pad                        ;
;  bd_pad[3]        ; start_cycle_pad ; 1.238  ; 1.238  ; Rise       ; start_cycle_pad                        ;
;  bd_pad[4]        ; start_cycle_pad ; 1.977  ; 1.977  ; Rise       ; start_cycle_pad                        ;
;  bd_pad[5]        ; start_cycle_pad ; 1.753  ; 1.753  ; Rise       ; start_cycle_pad                        ;
;  bd_pad[6]        ; start_cycle_pad ; 1.393  ; 1.393  ; Rise       ; start_cycle_pad                        ;
;  bd_pad[7]        ; start_cycle_pad ; 1.569  ; 1.569  ; Rise       ; start_cycle_pad                        ;
; fl_d_pad[*]       ; start_cycle_pad ; 2.050  ; 2.050  ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[0]      ; start_cycle_pad ; 1.320  ; 1.320  ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[1]      ; start_cycle_pad ; 2.050  ; 2.050  ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[2]      ; start_cycle_pad ; 0.922  ; 0.922  ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[3]      ; start_cycle_pad ; 0.663  ; 0.663  ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[4]      ; start_cycle_pad ; 1.470  ; 1.470  ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[5]      ; start_cycle_pad ; 0.955  ; 0.955  ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[7]      ; start_cycle_pad ; 0.984  ; 0.984  ; Rise       ; start_cycle_pad                        ;
; isa_add1_pad      ; start_cycle_pad ; 5.914  ; 5.914  ; Rise       ; start_cycle_pad                        ;
; isa_add11_pad     ; start_cycle_pad ; 5.137  ; 5.137  ; Rise       ; start_cycle_pad                        ;
; isa_add12_pad     ; start_cycle_pad ; 6.265  ; 6.265  ; Rise       ; start_cycle_pad                        ;
; isa_add14_pad     ; start_cycle_pad ; 5.459  ; 5.459  ; Rise       ; start_cycle_pad                        ;
; isa_add15_pad     ; start_cycle_pad ; 5.446  ; 5.446  ; Rise       ; start_cycle_pad                        ;
+-------------------+-----------------+--------+--------+------------+----------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                  ;
+-------------------+-----------------+--------+--------+------------+----------------------------------------+
; Data Port         ; Clock Port      ; Rise   ; Fall   ; Clock Edge ; Clock Reference                        ;
+-------------------+-----------------+--------+--------+------------+----------------------------------------+
; bd_pad[*]         ; clk_25mhz_pad   ; 0.832  ; 0.832  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  bd_pad[0]        ; clk_25mhz_pad   ; 0.630  ; 0.630  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  bd_pad[1]        ; clk_25mhz_pad   ; 0.832  ; 0.832  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  bd_pad[2]        ; clk_25mhz_pad   ; 0.508  ; 0.508  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  bd_pad[3]        ; clk_25mhz_pad   ; 0.491  ; 0.491  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  bd_pad[4]        ; clk_25mhz_pad   ; 0.475  ; 0.475  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  bd_pad[5]        ; clk_25mhz_pad   ; 0.375  ; 0.375  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  bd_pad[6]        ; clk_25mhz_pad   ; 0.421  ; 0.421  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  bd_pad[7]        ; clk_25mhz_pad   ; 0.610  ; 0.610  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; dio0to8_pad[*]    ; clk_25mhz_pad   ; -1.710 ; -1.710 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio0to8_pad[3]   ; clk_25mhz_pad   ; -2.078 ; -2.078 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio0to8_pad[4]   ; clk_25mhz_pad   ; -1.710 ; -1.710 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio0to8_pad[5]   ; clk_25mhz_pad   ; -1.943 ; -1.943 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio0to8_pad[6]   ; clk_25mhz_pad   ; -2.087 ; -2.087 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio0to8_pad[7]   ; clk_25mhz_pad   ; -2.195 ; -2.195 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio0to8_pad[8]   ; clk_25mhz_pad   ; -2.121 ; -2.121 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; dio10to17_pad[*]  ; clk_25mhz_pad   ; -1.643 ; -1.643 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[0] ; clk_25mhz_pad   ; -2.021 ; -2.021 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[1] ; clk_25mhz_pad   ; -1.893 ; -1.893 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[2] ; clk_25mhz_pad   ; -1.831 ; -1.831 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[3] ; clk_25mhz_pad   ; -1.875 ; -1.875 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[4] ; clk_25mhz_pad   ; -1.643 ; -1.643 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[5] ; clk_25mhz_pad   ; -1.903 ; -1.903 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[6] ; clk_25mhz_pad   ; -2.317 ; -2.317 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[7] ; clk_25mhz_pad   ; -2.239 ; -2.239 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; fl_d_pad[*]       ; clk_25mhz_pad   ; 0.893  ; 0.893  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  fl_d_pad[0]      ; clk_25mhz_pad   ; 0.523  ; 0.523  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  fl_d_pad[1]      ; clk_25mhz_pad   ; 0.246  ; 0.246  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  fl_d_pad[2]      ; clk_25mhz_pad   ; 0.869  ; 0.869  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  fl_d_pad[3]      ; clk_25mhz_pad   ; 0.753  ; 0.753  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  fl_d_pad[4]      ; clk_25mhz_pad   ; 0.613  ; 0.613  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  fl_d_pad[5]      ; clk_25mhz_pad   ; 0.644  ; 0.644  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  fl_d_pad[6]      ; clk_25mhz_pad   ; 0.893  ; 0.893  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  fl_d_pad[7]      ; clk_25mhz_pad   ; 0.658  ; 0.658  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; hsync_pad         ; clk_25mhz_pad   ; -2.482 ; -2.482 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; isa_add1_pad      ; clk_25mhz_pad   ; -1.972 ; -1.972 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; vsync_pad         ; clk_25mhz_pad   ; -2.257 ; -2.257 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; add_pad[*]        ; start_cycle_pad ; 0.320  ; 0.320  ; Rise       ; start_cycle_pad                        ;
;  add_pad[0]       ; start_cycle_pad ; 0.320  ; 0.320  ; Rise       ; start_cycle_pad                        ;
;  add_pad[1]       ; start_cycle_pad ; -2.321 ; -2.321 ; Rise       ; start_cycle_pad                        ;
;  add_pad[2]       ; start_cycle_pad ; -2.345 ; -2.345 ; Rise       ; start_cycle_pad                        ;
;  add_pad[3]       ; start_cycle_pad ; -2.462 ; -2.462 ; Rise       ; start_cycle_pad                        ;
; bd_pad[*]         ; start_cycle_pad ; 0.279  ; 0.279  ; Rise       ; start_cycle_pad                        ;
;  bd_pad[0]        ; start_cycle_pad ; -0.151 ; -0.151 ; Rise       ; start_cycle_pad                        ;
;  bd_pad[1]        ; start_cycle_pad ; 0.279  ; 0.279  ; Rise       ; start_cycle_pad                        ;
;  bd_pad[2]        ; start_cycle_pad ; -0.176 ; -0.176 ; Rise       ; start_cycle_pad                        ;
;  bd_pad[3]        ; start_cycle_pad ; -0.063 ; -0.063 ; Rise       ; start_cycle_pad                        ;
;  bd_pad[4]        ; start_cycle_pad ; -0.282 ; -0.282 ; Rise       ; start_cycle_pad                        ;
;  bd_pad[5]        ; start_cycle_pad ; -0.244 ; -0.244 ; Rise       ; start_cycle_pad                        ;
;  bd_pad[6]        ; start_cycle_pad ; -0.057 ; -0.057 ; Rise       ; start_cycle_pad                        ;
;  bd_pad[7]        ; start_cycle_pad ; -0.139 ; -0.139 ; Rise       ; start_cycle_pad                        ;
; fl_d_pad[*]       ; start_cycle_pad ; 0.152  ; 0.152  ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[0]      ; start_cycle_pad ; -0.030 ; -0.030 ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[1]      ; start_cycle_pad ; -0.303 ; -0.303 ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[2]      ; start_cycle_pad ; 0.113  ; 0.113  ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[3]      ; start_cycle_pad ; 0.152  ; 0.152  ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[4]      ; start_cycle_pad ; -0.082 ; -0.082 ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[5]      ; start_cycle_pad ; 0.088  ; 0.088  ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[7]      ; start_cycle_pad ; 0.084  ; 0.084  ; Rise       ; start_cycle_pad                        ;
; isa_add1_pad      ; start_cycle_pad ; -2.526 ; -2.526 ; Rise       ; start_cycle_pad                        ;
; isa_add11_pad     ; start_cycle_pad ; -2.160 ; -2.160 ; Rise       ; start_cycle_pad                        ;
; isa_add12_pad     ; start_cycle_pad ; -2.603 ; -2.603 ; Rise       ; start_cycle_pad                        ;
; isa_add14_pad     ; start_cycle_pad ; -2.344 ; -2.344 ; Rise       ; start_cycle_pad                        ;
; isa_add15_pad     ; start_cycle_pad ; -2.327 ; -2.327 ; Rise       ; start_cycle_pad                        ;
+-------------------+-----------------+--------+--------+------------+----------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                        ;
+-------------------+---------------------------------------------+--------+--------+------------+---------------------------------------------+
; Data Port         ; Clock Port                                  ; Rise   ; Fall   ; Clock Edge ; Clock Reference                             ;
+-------------------+---------------------------------------------+--------+--------+------------+---------------------------------------------+
; bd_pad[*]         ; clk_25mhz_pad                               ; 10.484 ; 10.484 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  bd_pad[0]        ; clk_25mhz_pad                               ; 10.228 ; 10.228 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  bd_pad[1]        ; clk_25mhz_pad                               ; 9.316  ; 9.316  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  bd_pad[2]        ; clk_25mhz_pad                               ; 9.977  ; 9.977  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  bd_pad[3]        ; clk_25mhz_pad                               ; 10.484 ; 10.484 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  bd_pad[4]        ; clk_25mhz_pad                               ; 10.439 ; 10.439 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  bd_pad[5]        ; clk_25mhz_pad                               ; 10.404 ; 10.404 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  bd_pad[6]        ; clk_25mhz_pad                               ; 10.451 ; 10.451 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  bd_pad[7]        ; clk_25mhz_pad                               ; 10.219 ; 10.219 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
; blue_pad[*]       ; clk_25mhz_pad                               ; 10.317 ; 10.317 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  blue_pad[0]      ; clk_25mhz_pad                               ; 9.287  ; 9.287  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  blue_pad[1]      ; clk_25mhz_pad                               ; 9.368  ; 9.368  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  blue_pad[2]      ; clk_25mhz_pad                               ; 9.538  ; 9.538  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  blue_pad[3]      ; clk_25mhz_pad                               ; 9.684  ; 9.684  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  blue_pad[4]      ; clk_25mhz_pad                               ; 10.317 ; 10.317 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
; clk_75mhz_pad     ; clk_25mhz_pad                               ; 7.016  ;        ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
; dio0to8_pad[*]    ; clk_25mhz_pad                               ; 9.548  ; 9.548  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  dio0to8_pad[3]   ; clk_25mhz_pad                               ; 9.195  ; 9.195  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  dio0to8_pad[4]   ; clk_25mhz_pad                               ; 8.472  ; 8.472  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  dio0to8_pad[5]   ; clk_25mhz_pad                               ; 8.450  ; 8.450  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  dio0to8_pad[6]   ; clk_25mhz_pad                               ; 8.806  ; 8.806  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  dio0to8_pad[7]   ; clk_25mhz_pad                               ; 9.177  ; 9.177  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  dio0to8_pad[8]   ; clk_25mhz_pad                               ; 9.548  ; 9.548  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
; dio10to17_pad[*]  ; clk_25mhz_pad                               ; 9.546  ; 9.546  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  dio10to17_pad[0] ; clk_25mhz_pad                               ; 9.515  ; 9.515  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  dio10to17_pad[1] ; clk_25mhz_pad                               ; 9.192  ; 9.192  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  dio10to17_pad[2] ; clk_25mhz_pad                               ; 8.785  ; 8.785  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  dio10to17_pad[3] ; clk_25mhz_pad                               ; 8.435  ; 8.435  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  dio10to17_pad[4] ; clk_25mhz_pad                               ; 8.846  ; 8.846  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  dio10to17_pad[5] ; clk_25mhz_pad                               ; 8.843  ; 8.843  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  dio10to17_pad[6] ; clk_25mhz_pad                               ; 9.546  ; 9.546  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  dio10to17_pad[7] ; clk_25mhz_pad                               ; 9.419  ; 9.419  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
; fl_d_pad[*]       ; clk_25mhz_pad                               ; 10.065 ; 10.065 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  fl_d_pad[0]      ; clk_25mhz_pad                               ; 9.701  ; 9.701  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  fl_d_pad[1]      ; clk_25mhz_pad                               ; 10.065 ; 10.065 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  fl_d_pad[2]      ; clk_25mhz_pad                               ; 9.666  ; 9.666  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  fl_d_pad[3]      ; clk_25mhz_pad                               ; 9.304  ; 9.304  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  fl_d_pad[4]      ; clk_25mhz_pad                               ; 10.017 ; 10.017 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  fl_d_pad[5]      ; clk_25mhz_pad                               ; 9.680  ; 9.680  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  fl_d_pad[6]      ; clk_25mhz_pad                               ; 9.289  ; 9.289  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  fl_d_pad[7]      ; clk_25mhz_pad                               ; 10.049 ; 10.049 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
; green_pad[*]      ; clk_25mhz_pad                               ; 9.668  ; 9.668  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  green_pad[0]     ; clk_25mhz_pad                               ; 9.524  ; 9.524  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  green_pad[1]     ; clk_25mhz_pad                               ; 9.668  ; 9.668  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  green_pad[2]     ; clk_25mhz_pad                               ; 9.583  ; 9.583  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  green_pad[3]     ; clk_25mhz_pad                               ; 9.327  ; 9.327  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
; hsync_pad         ; clk_25mhz_pad                               ; 9.837  ; 9.837  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
; isa_wait_pad      ; clk_25mhz_pad                               ; 10.592 ; 10.592 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
; red_pad[*]        ; clk_25mhz_pad                               ; 10.343 ; 10.343 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  red_pad[0]       ; clk_25mhz_pad                               ; 10.137 ; 10.137 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  red_pad[1]       ; clk_25mhz_pad                               ; 9.729  ; 9.729  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  red_pad[2]       ; clk_25mhz_pad                               ; 9.591  ; 9.591  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  red_pad[3]       ; clk_25mhz_pad                               ; 10.343 ; 10.343 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  red_pad[4]       ; clk_25mhz_pad                               ; 9.736  ; 9.736  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
; sdram_clk_pad     ; clk_25mhz_pad                               ; 8.526  ;        ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
; vsync_pad         ; clk_25mhz_pad                               ; 9.864  ; 9.864  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
; clk_75mhz_pad     ; clk_25mhz_pad                               ;        ; 7.016  ; Fall       ; clkgencore|altpll_component|pll|clk[1]      ;
; sdram_clk_pad     ; clk_25mhz_pad                               ;        ; 8.526  ; Fall       ; clkgencore|altpll_component|pll|clk[1]      ;
; green_pad[*]      ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 8.178  ; 8.178  ; Rise       ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ;
;  green_pad[4]     ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 8.178  ; 8.178  ; Rise       ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ;
; dio0to8_pad[*]    ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 8.841  ; 8.841  ; Rise       ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ;
;  dio0to8_pad[0]   ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 8.841  ; 8.841  ; Rise       ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ;
; dio0to8_pad[*]    ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 8.449  ; 8.449  ; Rise       ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ;
;  dio0to8_pad[1]   ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 8.449  ; 8.449  ; Rise       ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ;
; dio0to8_pad[*]    ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 7.725  ; 7.725  ; Rise       ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ;
;  dio0to8_pad[2]   ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 7.725  ; 7.725  ; Rise       ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ;
+-------------------+---------------------------------------------+--------+--------+------------+---------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                              ;
+-------------------+---------------------------------------------+-------+-------+------------+---------------------------------------------+
; Data Port         ; Clock Port                                  ; Rise  ; Fall  ; Clock Edge ; Clock Reference                             ;
+-------------------+---------------------------------------------+-------+-------+------------+---------------------------------------------+
; bd_pad[*]         ; clk_25mhz_pad                               ; 4.573 ; 4.573 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  bd_pad[0]        ; clk_25mhz_pad                               ; 4.852 ; 4.852 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  bd_pad[1]        ; clk_25mhz_pad                               ; 4.573 ; 4.573 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  bd_pad[2]        ; clk_25mhz_pad                               ; 4.806 ; 4.806 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  bd_pad[3]        ; clk_25mhz_pad                               ; 4.922 ; 4.922 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  bd_pad[4]        ; clk_25mhz_pad                               ; 4.928 ; 4.928 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  bd_pad[5]        ; clk_25mhz_pad                               ; 4.906 ; 4.906 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  bd_pad[6]        ; clk_25mhz_pad                               ; 4.932 ; 4.932 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  bd_pad[7]        ; clk_25mhz_pad                               ; 4.866 ; 4.866 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
; blue_pad[*]       ; clk_25mhz_pad                               ; 4.429 ; 4.429 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  blue_pad[0]      ; clk_25mhz_pad                               ; 4.429 ; 4.429 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  blue_pad[1]      ; clk_25mhz_pad                               ; 4.577 ; 4.577 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  blue_pad[2]      ; clk_25mhz_pad                               ; 4.599 ; 4.599 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  blue_pad[3]      ; clk_25mhz_pad                               ; 4.553 ; 4.553 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  blue_pad[4]      ; clk_25mhz_pad                               ; 4.840 ; 4.840 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
; clk_75mhz_pad     ; clk_25mhz_pad                               ; 3.633 ;       ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
; dio0to8_pad[*]    ; clk_25mhz_pad                               ; 4.268 ; 4.268 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  dio0to8_pad[3]   ; clk_25mhz_pad                               ; 4.493 ; 4.493 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  dio0to8_pad[4]   ; clk_25mhz_pad                               ; 4.278 ; 4.278 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  dio0to8_pad[5]   ; clk_25mhz_pad                               ; 4.268 ; 4.268 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  dio0to8_pad[6]   ; clk_25mhz_pad                               ; 4.365 ; 4.365 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  dio0to8_pad[7]   ; clk_25mhz_pad                               ; 4.486 ; 4.486 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  dio0to8_pad[8]   ; clk_25mhz_pad                               ; 4.608 ; 4.608 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
; dio10to17_pad[*]  ; clk_25mhz_pad                               ; 4.256 ; 4.256 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  dio10to17_pad[0] ; clk_25mhz_pad                               ; 4.578 ; 4.578 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  dio10to17_pad[1] ; clk_25mhz_pad                               ; 4.487 ; 4.487 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  dio10to17_pad[2] ; clk_25mhz_pad                               ; 4.351 ; 4.351 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  dio10to17_pad[3] ; clk_25mhz_pad                               ; 4.256 ; 4.256 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  dio10to17_pad[4] ; clk_25mhz_pad                               ; 4.397 ; 4.397 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  dio10to17_pad[5] ; clk_25mhz_pad                               ; 4.398 ; 4.398 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  dio10to17_pad[6] ; clk_25mhz_pad                               ; 4.601 ; 4.601 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  dio10to17_pad[7] ; clk_25mhz_pad                               ; 4.607 ; 4.607 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
; fl_d_pad[*]       ; clk_25mhz_pad                               ; 4.545 ; 4.545 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  fl_d_pad[0]      ; clk_25mhz_pad                               ; 4.695 ; 4.695 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  fl_d_pad[1]      ; clk_25mhz_pad                               ; 4.812 ; 4.812 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  fl_d_pad[2]      ; clk_25mhz_pad                               ; 4.659 ; 4.659 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  fl_d_pad[3]      ; clk_25mhz_pad                               ; 4.568 ; 4.568 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  fl_d_pad[4]      ; clk_25mhz_pad                               ; 4.816 ; 4.816 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  fl_d_pad[5]      ; clk_25mhz_pad                               ; 4.673 ; 4.673 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  fl_d_pad[6]      ; clk_25mhz_pad                               ; 4.545 ; 4.545 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  fl_d_pad[7]      ; clk_25mhz_pad                               ; 4.783 ; 4.783 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
; green_pad[*]      ; clk_25mhz_pad                               ; 4.446 ; 4.446 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  green_pad[0]     ; clk_25mhz_pad                               ; 4.588 ; 4.588 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  green_pad[1]     ; clk_25mhz_pad                               ; 4.639 ; 4.639 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  green_pad[2]     ; clk_25mhz_pad                               ; 4.624 ; 4.624 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  green_pad[3]     ; clk_25mhz_pad                               ; 4.446 ; 4.446 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
; hsync_pad         ; clk_25mhz_pad                               ; 4.659 ; 4.659 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
; isa_wait_pad      ; clk_25mhz_pad                               ; 4.953 ; 4.953 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
; red_pad[*]        ; clk_25mhz_pad                               ; 4.580 ; 4.580 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  red_pad[0]       ; clk_25mhz_pad                               ; 4.710 ; 4.710 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  red_pad[1]       ; clk_25mhz_pad                               ; 4.580 ; 4.580 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  red_pad[2]       ; clk_25mhz_pad                               ; 4.620 ; 4.620 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  red_pad[3]       ; clk_25mhz_pad                               ; 4.859 ; 4.859 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  red_pad[4]       ; clk_25mhz_pad                               ; 4.591 ; 4.591 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
; sdram_clk_pad     ; clk_25mhz_pad                               ; 4.089 ;       ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
; vsync_pad         ; clk_25mhz_pad                               ; 4.689 ; 4.689 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
; clk_75mhz_pad     ; clk_25mhz_pad                               ;       ; 3.633 ; Fall       ; clkgencore|altpll_component|pll|clk[1]      ;
; sdram_clk_pad     ; clk_25mhz_pad                               ;       ; 4.089 ; Fall       ; clkgencore|altpll_component|pll|clk[1]      ;
; green_pad[*]      ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 3.722 ; 3.722 ; Rise       ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ;
;  green_pad[4]     ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 3.722 ; 3.722 ; Rise       ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ;
; dio0to8_pad[*]    ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 3.944 ; 3.944 ; Rise       ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ;
;  dio0to8_pad[0]   ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 3.944 ; 3.944 ; Rise       ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ;
; dio0to8_pad[*]    ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 3.827 ; 3.827 ; Rise       ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ;
;  dio0to8_pad[1]   ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 3.827 ; 3.827 ; Rise       ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ;
; dio0to8_pad[*]    ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 3.606 ; 3.606 ; Rise       ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ;
;  dio0to8_pad[2]   ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 3.606 ; 3.606 ; Rise       ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ;
+-------------------+---------------------------------------------+-------+-------+------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                       ;
+---------------------------------------------+---------------------------------------------+----------+----------+----------+----------+
; From Clock                                  ; To Clock                                    ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------+---------------------------------------------+----------+----------+----------+----------+
; bd_oe_pad                                   ; bd_oe_pad                                   ; 1        ; 1        ; 0        ; 1        ;
; start_cycle_pad                             ; bd_oe_pad                                   ; 0        ; 0        ; 1        ; 0        ;
; bd_oe_pad                                   ; clkgencore|altpll_component|pll|clk[1]      ; 1        ; 1        ; 0        ; 0        ;
; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1]      ; 1394     ; 0        ; 0        ; 0        ;
; ep93xx_end_q                                ; clkgencore|altpll_component|pll|clk[1]      ; 1        ; 0        ; 0        ; 0        ;
; start_cycle_pad                             ; clkgencore|altpll_component|pll|clk[1]      ; 9658     ; 0        ; 0        ; 0        ;
; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; clkgencore|altpll_component|pll|clk[1]      ; 1        ; 1        ; 0        ; 0        ;
; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; clkgencore|altpll_component|pll|clk[1]      ; 2        ; 1        ; 0        ; 0        ;
; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; clkgencore|altpll_component|pll|clk[1]      ; 2        ; 1        ; 0        ; 0        ;
; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; clkgencore|altpll_component|pll|clk[1]      ; 2        ; 1        ; 0        ; 0        ;
; ep93xx_end_q                                ; start_cycle_pad                             ; 1        ; 0        ; 0        ; 0        ;
; start_cycle_pad                             ; start_cycle_pad                             ; 1        ; 0        ; 0        ; 0        ;
; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 17       ; 0        ; 0        ; 0        ;
; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 44       ; 0        ; 0        ; 0        ;
; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 17       ; 0        ; 0        ; 0        ;
; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 44       ; 0        ; 0        ; 0        ;
; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 17       ; 0        ; 0        ; 0        ;
; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 44       ; 0        ; 0        ; 0        ;
; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 17       ; 0        ; 0        ; 0        ;
; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 44       ; 0        ; 0        ; 0        ;
+---------------------------------------------+---------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                        ;
+---------------------------------------------+---------------------------------------------+----------+----------+----------+----------+
; From Clock                                  ; To Clock                                    ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------+---------------------------------------------+----------+----------+----------+----------+
; bd_oe_pad                                   ; bd_oe_pad                                   ; 1        ; 1        ; 0        ; 1        ;
; start_cycle_pad                             ; bd_oe_pad                                   ; 0        ; 0        ; 1        ; 0        ;
; bd_oe_pad                                   ; clkgencore|altpll_component|pll|clk[1]      ; 1        ; 1        ; 0        ; 0        ;
; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1]      ; 1394     ; 0        ; 0        ; 0        ;
; ep93xx_end_q                                ; clkgencore|altpll_component|pll|clk[1]      ; 1        ; 0        ; 0        ; 0        ;
; start_cycle_pad                             ; clkgencore|altpll_component|pll|clk[1]      ; 9658     ; 0        ; 0        ; 0        ;
; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; clkgencore|altpll_component|pll|clk[1]      ; 1        ; 1        ; 0        ; 0        ;
; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; clkgencore|altpll_component|pll|clk[1]      ; 2        ; 1        ; 0        ; 0        ;
; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; clkgencore|altpll_component|pll|clk[1]      ; 2        ; 1        ; 0        ; 0        ;
; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; clkgencore|altpll_component|pll|clk[1]      ; 2        ; 1        ; 0        ; 0        ;
; ep93xx_end_q                                ; start_cycle_pad                             ; 1        ; 0        ; 0        ; 0        ;
; start_cycle_pad                             ; start_cycle_pad                             ; 1        ; 0        ; 0        ; 0        ;
; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 17       ; 0        ; 0        ; 0        ;
; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 44       ; 0        ; 0        ; 0        ;
; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 17       ; 0        ; 0        ; 0        ;
; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 44       ; 0        ; 0        ; 0        ;
; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 17       ; 0        ; 0        ; 0        ;
; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 44       ; 0        ; 0        ; 0        ;
; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 17       ; 0        ; 0        ; 0        ;
; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 44       ; 0        ; 0        ; 0        ;
+---------------------------------------------+---------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+----------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                               ;
+----------------------------------------+---------------------------------------------+----------+----------+----------+----------+
; From Clock                             ; To Clock                                    ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------+---------------------------------------------+----------+----------+----------+----------+
; ep93xx_end_q                           ; bd_oe_pad                                   ; 1        ; 1        ; 1        ; 1        ;
; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1]      ; 20       ; 0        ; 0        ; 0        ;
; start_cycle_pad                        ; ep93xx_end_q                                ; 1        ; 1        ; 0        ; 0        ;
; ep93xx_end_q                           ; start_cycle_pad                             ; 1        ; 1        ; 0        ; 0        ;
; clkgencore|altpll_component|pll|clk[1] ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1        ; 0        ; 0        ; 0        ;
; clkgencore|altpll_component|pll|clk[1] ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1        ; 0        ; 0        ; 0        ;
; clkgencore|altpll_component|pll|clk[1] ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1        ; 0        ; 0        ; 0        ;
; clkgencore|altpll_component|pll|clk[1] ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1        ; 0        ; 0        ; 0        ;
+----------------------------------------+---------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+----------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                ;
+----------------------------------------+---------------------------------------------+----------+----------+----------+----------+
; From Clock                             ; To Clock                                    ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------+---------------------------------------------+----------+----------+----------+----------+
; ep93xx_end_q                           ; bd_oe_pad                                   ; 1        ; 1        ; 1        ; 1        ;
; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1]      ; 20       ; 0        ; 0        ; 0        ;
; start_cycle_pad                        ; ep93xx_end_q                                ; 1        ; 1        ; 0        ; 0        ;
; ep93xx_end_q                           ; start_cycle_pad                             ; 1        ; 1        ; 0        ; 0        ;
; clkgencore|altpll_component|pll|clk[1] ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1        ; 0        ; 0        ; 0        ;
; clkgencore|altpll_component|pll|clk[1] ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1        ; 0        ; 0        ; 0        ;
; clkgencore|altpll_component|pll|clk[1] ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1        ; 0        ; 0        ; 0        ;
; clkgencore|altpll_component|pll|clk[1] ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1        ; 0        ; 0        ; 0        ;
+----------------------------------------+---------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 42    ; 42   ;
; Unconstrained Input Port Paths  ; 73    ; 73   ;
; Unconstrained Output Ports      ; 53    ; 53   ;
; Unconstrained Output Port Paths ; 127   ; 127  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Mon Mar  3 13:51:30 2014
Info: Command: quartus_sta ts7300_opencore -c ts7300_top
Info: qsta_default_script.tcl version: #1
Critical Warning (138069): Setting INCREMENTAL_COMPILATION to "OFF" is no longer supported. Assignment is ignored. To disable partitions, set the IGNORE_PARTITIONS global assignment to "ON" instead.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'ts7300_top.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 40.000 -waveform {0.000 20.000} -name clk_25mhz_pad clk_25mhz_pad
    Info (332110): create_generated_clock -source {clkgencore|altpll_component|pll|inclk[0]} -multiply_by 3 -duty_cycle 50.00 -name {clkgencore|altpll_component|pll|clk[1]} {clkgencore|altpll_component|pll|clk[1]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name ts7300_usercore:usercore|pwm:PWM_2|slow_clk ts7300_usercore:usercore|pwm:PWM_2|slow_clk
    Info (332105): create_clock -period 1.000 -name start_cycle_pad start_cycle_pad
    Info (332105): create_clock -period 1.000 -name bd_oe_pad bd_oe_pad
    Info (332105): create_clock -period 1.000 -name ep93xx_end_q ep93xx_end_q
    Info (332105): create_clock -period 1.000 -name ts7300_usercore:usercore|pwm:PWM_3|slow_clk ts7300_usercore:usercore|pwm:PWM_3|slow_clk
    Info (332105): create_clock -period 1.000 -name ts7300_usercore:usercore|pwm:PWM_4|slow_clk ts7300_usercore:usercore|pwm:PWM_4|slow_clk
    Info (332105): create_clock -period 1.000 -name ts7300_usercore:usercore|pwm:PWM_1|slow_clk ts7300_usercore:usercore|pwm:PWM_1|slow_clk
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -6.955
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -6.955      -911.769 clkgencore|altpll_component|pll|clk[1] 
    Info (332119):    -5.770       -31.626 ts7300_usercore:usercore|pwm:PWM_4|slow_clk 
    Info (332119):    -5.184       -32.208 ts7300_usercore:usercore|pwm:PWM_3|slow_clk 
    Info (332119):    -4.954       -30.898 ts7300_usercore:usercore|pwm:PWM_2|slow_clk 
    Info (332119):    -4.420       -31.404 ts7300_usercore:usercore|pwm:PWM_1|slow_clk 
    Info (332119):    -0.819        -1.326 bd_oe_pad 
    Info (332119):     0.235         0.000 start_cycle_pad 
Info (332146): Worst-case hold slack is -3.588
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.588       -16.530 clkgencore|altpll_component|pll|clk[1] 
    Info (332119):    -0.301        -0.301 start_cycle_pad 
    Info (332119):     0.499         0.000 bd_oe_pad 
    Info (332119):     0.499         0.000 ts7300_usercore:usercore|pwm:PWM_1|slow_clk 
    Info (332119):     0.499         0.000 ts7300_usercore:usercore|pwm:PWM_2|slow_clk 
    Info (332119):     0.499         0.000 ts7300_usercore:usercore|pwm:PWM_4|slow_clk 
    Info (332119):     0.753         0.000 ts7300_usercore:usercore|pwm:PWM_3|slow_clk 
Info (332146): Worst-case recovery slack is -3.833
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.833        -3.833 ts7300_usercore:usercore|pwm:PWM_4|slow_clk 
    Info (332119):    -3.461        -3.461 ts7300_usercore:usercore|pwm:PWM_3|slow_clk 
    Info (332119):    -3.453        -3.453 ts7300_usercore:usercore|pwm:PWM_1|slow_clk 
    Info (332119):    -3.092        -3.092 ts7300_usercore:usercore|pwm:PWM_2|slow_clk 
    Info (332119):    -1.452        -1.452 ep93xx_end_q 
    Info (332119):     1.027         0.000 start_cycle_pad 
    Info (332119):     1.367         0.000 bd_oe_pad 
    Info (332119):     9.125         0.000 clkgencore|altpll_component|pll|clk[1] 
Info (332146): Worst-case removal slack is -1.133
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.133        -2.266 bd_oe_pad 
    Info (332119):    -0.793        -0.793 start_cycle_pad 
    Info (332119):     1.346         0.000 clkgencore|altpll_component|pll|clk[1] 
    Info (332119):     1.686         0.000 ep93xx_end_q 
    Info (332119):     2.827         0.000 ts7300_usercore:usercore|pwm:PWM_2|slow_clk 
    Info (332119):     3.188         0.000 ts7300_usercore:usercore|pwm:PWM_1|slow_clk 
    Info (332119):     3.196         0.000 ts7300_usercore:usercore|pwm:PWM_3|slow_clk 
    Info (332119):     3.568         0.000 ts7300_usercore:usercore|pwm:PWM_4|slow_clk 
Info (332146): Worst-case minimum pulse width slack is -1.941
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.941       -39.041 start_cycle_pad 
    Info (332119):    -1.941        -4.909 bd_oe_pad 
    Info (332119):    -0.742       -13.356 ts7300_usercore:usercore|pwm:PWM_1|slow_clk 
    Info (332119):    -0.742       -13.356 ts7300_usercore:usercore|pwm:PWM_2|slow_clk 
    Info (332119):    -0.742       -13.356 ts7300_usercore:usercore|pwm:PWM_3|slow_clk 
    Info (332119):    -0.742       -13.356 ts7300_usercore:usercore|pwm:PWM_4|slow_clk 
    Info (332119):    -0.742        -1.484 ep93xx_end_q 
    Info (332119):     5.424         0.000 clkgencore|altpll_component|pll|clk[1] 
    Info (332119):    20.000         0.000 clk_25mhz_pad 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -2.302
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.302       -15.094 ts7300_usercore:usercore|pwm:PWM_4|slow_clk 
    Info (332119):    -2.145       -15.161 ts7300_usercore:usercore|pwm:PWM_3|slow_clk 
    Info (332119):    -1.991       -14.839 ts7300_usercore:usercore|pwm:PWM_2|slow_clk 
    Info (332119):    -1.951      -257.829 clkgencore|altpll_component|pll|clk[1] 
    Info (332119):    -1.847       -14.975 ts7300_usercore:usercore|pwm:PWM_1|slow_clk 
    Info (332119):     0.053         0.000 bd_oe_pad 
    Info (332119):     0.665         0.000 start_cycle_pad 
Info (332146): Worst-case hold slack is -1.950
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.950       -10.434 clkgencore|altpll_component|pll|clk[1] 
    Info (332119):    -0.523        -0.523 start_cycle_pad 
    Info (332119):     0.215         0.000 bd_oe_pad 
    Info (332119):     0.215         0.000 ts7300_usercore:usercore|pwm:PWM_1|slow_clk 
    Info (332119):     0.215         0.000 ts7300_usercore:usercore|pwm:PWM_2|slow_clk 
    Info (332119):     0.215         0.000 ts7300_usercore:usercore|pwm:PWM_4|slow_clk 
    Info (332119):     0.245         0.000 ts7300_usercore:usercore|pwm:PWM_3|slow_clk 
Info (332146): Worst-case recovery slack is -1.818
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.818        -1.818 ts7300_usercore:usercore|pwm:PWM_4|slow_clk 
    Info (332119):    -1.710        -1.710 ts7300_usercore:usercore|pwm:PWM_1|slow_clk 
    Info (332119):    -1.699        -1.699 ts7300_usercore:usercore|pwm:PWM_3|slow_clk 
    Info (332119):    -1.597        -1.597 ts7300_usercore:usercore|pwm:PWM_2|slow_clk 
    Info (332119):    -0.337        -0.337 ep93xx_end_q 
    Info (332119):     1.121         0.000 start_cycle_pad 
    Info (332119):     1.215         0.000 bd_oe_pad 
    Info (332119):    11.804         0.000 clkgencore|altpll_component|pll|clk[1] 
Info (332146): Worst-case removal slack is -0.835
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.835        -1.670 bd_oe_pad 
    Info (332119):    -0.741        -0.741 start_cycle_pad 
    Info (332119):     0.586         0.000 clkgencore|altpll_component|pll|clk[1] 
    Info (332119):     0.717         0.000 ep93xx_end_q 
    Info (332119):     1.478         0.000 ts7300_usercore:usercore|pwm:PWM_2|slow_clk 
    Info (332119):     1.580         0.000 ts7300_usercore:usercore|pwm:PWM_3|slow_clk 
    Info (332119):     1.591         0.000 ts7300_usercore:usercore|pwm:PWM_1|slow_clk 
    Info (332119):     1.699         0.000 ts7300_usercore:usercore|pwm:PWM_4|slow_clk 
Info (332146): Worst-case minimum pulse width slack is -1.380
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.380       -26.380 start_cycle_pad 
    Info (332119):    -1.380        -3.380 bd_oe_pad 
    Info (332119):    -0.500        -9.000 ts7300_usercore:usercore|pwm:PWM_1|slow_clk 
    Info (332119):    -0.500        -9.000 ts7300_usercore:usercore|pwm:PWM_2|slow_clk 
    Info (332119):    -0.500        -9.000 ts7300_usercore:usercore|pwm:PWM_3|slow_clk 
    Info (332119):    -0.500        -9.000 ts7300_usercore:usercore|pwm:PWM_4|slow_clk 
    Info (332119):    -0.500        -1.000 ep93xx_end_q 
    Info (332119):     5.666         0.000 clkgencore|altpll_component|pll|clk[1] 
    Info (332119):    20.000         0.000 clk_25mhz_pad 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 498 megabytes
    Info: Processing ended: Mon Mar  3 13:51:47 2014
    Info: Elapsed time: 00:00:17
    Info: Total CPU time (on all processors): 00:00:14


