INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Verliog/accomdemy_rv32i/RV32I/RV32I.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Verliog/accomdemy_rv32i/RV32I/RV32I.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2458] undeclared symbol res, assumed default net type wire [D:/Verliog/accomdemy_rv32i/RV32I/RV32I.srcs/sources_1/new/cpu.v:30]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Verliog/accomdemy_rv32i/RV32I/RV32I.srcs/sources_1/new/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Verliog/accomdemy_rv32i/RV32I/RV32I.srcs/sources_1/new/instr_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Verliog/accomdemy_rv32i/RV32I/RV32I.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Verliog/accomdemy_rv32i/RV32I/RV32I.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Verliog/accomdemy_rv32i/RV32I/RV32I.srcs/sim_1/new/cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
