IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 25.55        Core1: 25.59        
Core2: 30.41        Core3: 20.33        
Core4: 16.35        Core5: 36.57        
Core6: 23.46        Core7: 29.69        
Core8: 34.74        Core9: 32.05        
Core10: 16.56        Core11: 33.95        
Core12: 23.54        Core13: 29.08        
Core14: 29.27        Core15: 30.15        
Core16: 17.13        Core17: 20.17        
Core18: 26.94        Core19: 24.10        
Core20: 26.03        Core21: 20.63        
Core22: 16.92        Core23: 18.77        
Core24: 31.31        Core25: 20.18        
Core26: 32.17        Core27: 20.76        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.33
Socket1: 21.91
DDR read Latency(ns)
Socket0: 1628.09
Socket1: 1141.07


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 26.35        Core1: 25.62        
Core2: 29.30        Core3: 21.01        
Core4: 16.96        Core5: 36.34        
Core6: 23.24        Core7: 26.24        
Core8: 37.35        Core9: 32.56        
Core10: 17.28        Core11: 34.60        
Core12: 23.53        Core13: 29.31        
Core14: 29.22        Core15: 23.81        
Core16: 17.25        Core17: 20.69        
Core18: 26.64        Core19: 23.55        
Core20: 22.72        Core21: 21.03        
Core22: 17.70        Core23: 19.34        
Core24: 29.95        Core25: 21.44        
Core26: 31.39        Core27: 21.23        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.51
Socket1: 22.25
DDR read Latency(ns)
Socket0: 1620.69
Socket1: 1128.62


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 26.73        Core1: 25.44        
Core2: 28.77        Core3: 21.82        
Core4: 18.53        Core5: 38.31        
Core6: 23.87        Core7: 21.93        
Core8: 30.69        Core9: 31.74        
Core10: 18.26        Core11: 34.90        
Core12: 24.80        Core13: 26.56        
Core14: 28.42        Core15: 24.04        
Core16: 18.37        Core17: 22.30        
Core18: 25.03        Core19: 23.05        
Core20: 19.49        Core21: 21.88        
Core22: 18.89        Core23: 20.55        
Core24: 31.79        Core25: 22.71        
Core26: 31.75        Core27: 22.23        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.81
Socket1: 22.61
DDR read Latency(ns)
Socket0: 1565.56
Socket1: 1077.90


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 20.34        Core1: 26.48        
Core2: 31.40        Core3: 21.92        
Core4: 20.52        Core5: 37.42        
Core6: 27.20        Core7: 21.53        
Core8: 40.08        Core9: 40.38        
Core10: 20.81        Core11: 36.28        
Core12: 28.19        Core13: 23.72        
Core14: 30.30        Core15: 28.72        
Core16: 22.20        Core17: 21.37        
Core18: 21.32        Core19: 27.12        
Core20: 21.01        Core21: 27.87        
Core22: 21.34        Core23: 19.80        
Core24: 32.58        Core25: 22.09        
Core26: 33.63        Core27: 22.13        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 21.82
Socket1: 23.03
DDR read Latency(ns)
Socket0: 1367.21
Socket1: 1131.66


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 19.27        Core1: 25.47        
Core2: 29.54        Core3: 21.01        
Core4: 19.59        Core5: 38.61        
Core6: 23.97        Core7: 20.85        
Core8: 32.37        Core9: 39.51        
Core10: 19.57        Core11: 35.06        
Core12: 28.72        Core13: 29.02        
Core14: 30.11        Core15: 26.85        
Core16: 26.83        Core17: 20.92        
Core18: 19.97        Core19: 23.95        
Core20: 20.72        Core21: 27.02        
Core22: 20.12        Core23: 19.17        
Core24: 33.20        Core25: 21.53        
Core26: 34.18        Core27: 21.11        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 21.26
Socket1: 22.74
DDR read Latency(ns)
Socket0: 1407.09
Socket1: 1172.55


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 19.42        Core1: 25.57        
Core2: 29.19        Core3: 21.10        
Core4: 18.98        Core5: 41.10        
Core6: 24.34        Core7: 20.65        
Core8: 37.76        Core9: 39.10        
Core10: 19.44        Core11: 35.08        
Core12: 27.94        Core13: 28.18        
Core14: 30.44        Core15: 26.99        
Core16: 26.65        Core17: 20.66        
Core18: 20.38        Core19: 26.99        
Core20: 20.20        Core21: 27.20        
Core22: 20.22        Core23: 19.63        
Core24: 40.95        Core25: 21.55        
Core26: 33.43        Core27: 21.15        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 21.15
Socket1: 22.74
DDR read Latency(ns)
Socket0: 1412.16
Socket1: 1168.22
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 16.42        Core1: 26.95        
Core2: 32.51        Core3: 29.78        
Core4: 16.59        Core5: 35.71        
Core6: 26.66        Core7: 16.79        
Core8: 34.31        Core9: 38.17        
Core10: 27.64        Core11: 39.56        
Core12: 26.07        Core13: 26.00        
Core14: 24.71        Core15: 29.93        
Core16: 16.54        Core17: 16.97        
Core18: 24.10        Core19: 27.89        
Core20: 16.34        Core21: 18.18        
Core22: 17.18        Core23: 17.09        
Core24: 24.45        Core25: 17.83        
Core26: 28.04        Core27: 29.14        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.56
Socket1: 19.66
DDR read Latency(ns)
Socket0: 1529.89
Socket1: 1907.71


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 16.55        Core1: 22.61        
Core2: 30.47        Core3: 29.42        
Core4: 16.89        Core5: 35.72        
Core6: 26.83        Core7: 17.00        
Core8: 35.62        Core9: 41.59        
Core10: 27.46        Core11: 42.83        
Core12: 25.46        Core13: 25.58        
Core14: 24.77        Core15: 31.22        
Core16: 16.26        Core17: 16.84        
Core18: 23.55        Core19: 25.57        
Core20: 16.19        Core21: 18.08        
Core22: 17.32        Core23: 17.04        
Core24: 23.26        Core25: 17.54        
Core26: 27.29        Core27: 29.07        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.53
Socket1: 19.56
DDR read Latency(ns)
Socket0: 1533.73
Socket1: 1916.44


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 16.57        Core1: 22.90        
Core2: 30.30        Core3: 27.26        
Core4: 16.61        Core5: 35.78        
Core6: 25.85        Core7: 17.09        
Core8: 28.65        Core9: 32.79        
Core10: 26.77        Core11: 27.82        
Core12: 24.85        Core13: 26.15        
Core14: 24.12        Core15: 31.47        
Core16: 16.35        Core17: 16.88        
Core18: 24.07        Core19: 25.24        
Core20: 16.25        Core21: 18.09        
Core22: 17.35        Core23: 17.31        
Core24: 23.23        Core25: 17.67        
Core26: 26.59        Core27: 29.51        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.52
Socket1: 19.61
DDR read Latency(ns)
Socket0: 1525.75
Socket1: 1878.38


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 18.54        Core1: 29.22        
Core2: 31.26        Core3: 29.55        
Core4: 18.70        Core5: 36.42        
Core6: 26.89        Core7: 17.68        
Core8: 35.63        Core9: 25.25        
Core10: 19.04        Core11: 38.30        
Core12: 25.82        Core13: 27.35        
Core14: 24.31        Core15: 31.37        
Core16: 18.43        Core17: 18.25        
Core18: 26.32        Core19: 24.70        
Core20: 18.31        Core21: 19.00        
Core22: 18.77        Core23: 17.93        
Core24: 24.23        Core25: 18.36        
Core26: 27.22        Core27: 29.00        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.90
Socket1: 20.76
DDR read Latency(ns)
Socket0: 1356.33
Socket1: 1693.21


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 18.74        Core1: 28.09        
Core2: 32.07        Core3: 29.47        
Core4: 19.04        Core5: 36.50        
Core6: 27.95        Core7: 17.77        
Core8: 35.33        Core9: 26.71        
Core10: 18.74        Core11: 39.81        
Core12: 25.26        Core13: 26.75        
Core14: 24.36        Core15: 30.85        
Core16: 18.53        Core17: 18.05        
Core18: 25.70        Core19: 24.46        
Core20: 18.59        Core21: 19.10        
Core22: 19.06        Core23: 17.96        
Core24: 23.91        Core25: 18.10        
Core26: 27.31        Core27: 29.24        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.00
Socket1: 20.68
DDR read Latency(ns)
Socket0: 1347.25
Socket1: 1701.47


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.89        Core1: 28.21        
Core2: 32.09        Core3: 29.68        
Core4: 23.36        Core5: 35.75        
Core6: 29.24        Core7: 17.67        
Core8: 34.68        Core9: 25.36        
Core10: 16.42        Core11: 38.10        
Core12: 25.51        Core13: 27.26        
Core14: 24.00        Core15: 30.88        
Core16: 16.24        Core17: 17.63        
Core18: 24.71        Core19: 23.23        
Core20: 16.08        Core21: 18.89        
Core22: 17.04        Core23: 18.11        
Core24: 23.84        Core25: 18.29        
Core26: 27.07        Core27: 28.65        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.59
Socket1: 20.58
DDR read Latency(ns)
Socket0: 1520.26
Socket1: 1591.98
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 19.05        Core1: 29.32        
Core2: 27.38        Core3: 31.22        
Core4: 20.25        Core5: 40.18        
Core6: 28.45        Core7: 19.72        
Core8: 28.99        Core9: 42.31        
Core10: 19.35        Core11: 40.75        
Core12: 26.42        Core13: 19.58        
Core14: 25.97        Core15: 29.78        
Core16: 18.57        Core17: 19.81        
Core18: 22.51        Core19: 36.05        
Core20: 19.24        Core21: 29.99        
Core22: 19.09        Core23: 19.23        
Core24: 28.65        Core25: 19.87        
Core26: 32.71        Core27: 20.08        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.50
Socket1: 21.92
DDR read Latency(ns)
Socket0: 1276.00
Socket1: 1516.31


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 19.25        Core1: 28.27        
Core2: 25.68        Core3: 30.90        
Core4: 20.67        Core5: 44.91        
Core6: 25.91        Core7: 22.46        
Core8: 28.48        Core9: 38.20        
Core10: 19.67        Core11: 43.65        
Core12: 26.29        Core13: 17.33        
Core14: 23.44        Core15: 28.17        
Core16: 19.16        Core17: 18.70        
Core18: 21.37        Core19: 35.26        
Core20: 19.64        Core21: 29.75        
Core22: 19.59        Core23: 18.28        
Core24: 28.66        Core25: 18.73        
Core26: 32.28        Core27: 18.79        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.64
Socket1: 20.98
DDR read Latency(ns)
Socket0: 1220.55
Socket1: 1828.55


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 19.65        Core1: 26.72        
Core2: 25.69        Core3: 30.04        
Core4: 20.38        Core5: 27.61        
Core6: 26.12        Core7: 29.62        
Core8: 28.76        Core9: 38.13        
Core10: 19.91        Core11: 41.03        
Core12: 29.67        Core13: 16.46        
Core14: 23.26        Core15: 28.41        
Core16: 19.66        Core17: 17.25        
Core18: 20.78        Core19: 32.88        
Core20: 19.54        Core21: 29.66        
Core22: 19.23        Core23: 17.45        
Core24: 32.63        Core25: 17.65        
Core26: 30.55        Core27: 17.52        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.61
Socket1: 20.12
DDR read Latency(ns)
Socket0: 1176.80
Socket1: 2275.78


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 20.71        Core1: 22.43        
Core2: 25.83        Core3: 29.93        
Core4: 19.95        Core5: 37.50        
Core6: 27.90        Core7: 30.05        
Core8: 28.08        Core9: 40.44        
Core10: 19.35        Core11: 40.45        
Core12: 31.07        Core13: 16.10        
Core14: 25.26        Core15: 30.01        
Core16: 19.23        Core17: 17.48        
Core18: 20.61        Core19: 32.32        
Core20: 19.27        Core21: 29.95        
Core22: 19.01        Core23: 17.67        
Core24: 35.07        Core25: 17.44        
Core26: 28.93        Core27: 17.73        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.46
Socket1: 20.13
DDR read Latency(ns)
Socket0: 1181.33
Socket1: 2282.55


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 19.64        Core1: 22.82        
Core2: 26.48        Core3: 29.03        
Core4: 21.03        Core5: 38.54        
Core6: 27.50        Core7: 20.20        
Core8: 28.80        Core9: 41.00        
Core10: 19.89        Core11: 37.09        
Core12: 27.98        Core13: 18.45        
Core14: 24.09        Core15: 30.19        
Core16: 19.51        Core17: 20.27        
Core18: 20.46        Core19: 33.07        
Core20: 19.84        Core21: 29.93        
Core22: 20.19        Core23: 19.39        
Core24: 34.34        Core25: 19.99        
Core26: 32.13        Core27: 20.19        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.87
Socket1: 21.76
DDR read Latency(ns)
Socket0: 1269.55
Socket1: 1509.56


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 20.45        Core1: 27.98        
Core2: 26.27        Core3: 29.28        
Core4: 20.44        Core5: 41.00        
Core6: 26.41        Core7: 19.85        
Core8: 29.49        Core9: 39.02        
Core10: 20.14        Core11: 39.46        
Core12: 27.48        Core13: 18.08        
Core14: 23.90        Core15: 29.02        
Core16: 19.68        Core17: 20.00        
Core18: 20.39        Core19: 33.72        
Core20: 19.61        Core21: 29.65        
Core22: 19.85        Core23: 19.65        
Core24: 33.16        Core25: 20.35        
Core26: 32.35        Core27: 20.37        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.87
Socket1: 21.74
DDR read Latency(ns)
Socket0: 1270.73
Socket1: 1508.16
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 22.18        Core1: 29.32        
Core2: 29.31        Core3: 18.11        
Core4: 17.03        Core5: 32.76        
Core6: 32.87        Core7: 18.43        
Core8: 25.06        Core9: 25.26        
Core10: 17.57        Core11: 25.34        
Core12: 25.88        Core13: 29.84        
Core14: 28.96        Core15: 36.71        
Core16: 16.62        Core17: 18.93        
Core18: 22.57        Core19: 29.55        
Core20: 17.13        Core21: 26.76        
Core22: 22.59        Core23: 18.19        
Core24: 31.19        Core25: 30.33        
Core26: 29.69        Core27: 18.40        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.57
Socket1: 21.54
DDR read Latency(ns)
Socket0: 1480.23
Socket1: 1464.15


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 17.57        Core1: 28.79        
Core2: 28.23        Core3: 17.85        
Core4: 18.34        Core5: 32.97        
Core6: 30.71        Core7: 18.78        
Core8: 24.91        Core9: 24.44        
Core10: 18.69        Core11: 25.48        
Core12: 27.12        Core13: 28.86        
Core14: 28.04        Core15: 38.56        
Core16: 17.60        Core17: 18.93        
Core18: 18.52        Core19: 29.76        
Core20: 18.41        Core21: 26.85        
Core22: 27.27        Core23: 18.39        
Core24: 31.12        Core25: 30.77        
Core26: 28.48        Core27: 18.91        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.35
Socket1: 21.54
DDR read Latency(ns)
Socket0: 1396.78
Socket1: 1562.22


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 18.88        Core1: 34.20        
Core2: 33.51        Core3: 20.01        
Core4: 19.87        Core5: 29.97        
Core6: 28.93        Core7: 19.59        
Core8: 29.21        Core9: 25.39        
Core10: 18.39        Core11: 27.68        
Core12: 26.38        Core13: 24.25        
Core14: 28.91        Core15: 28.25        
Core16: 19.03        Core17: 21.63        
Core18: 19.69        Core19: 33.49        
Core20: 19.81        Core21: 27.60        
Core22: 20.96        Core23: 20.39        
Core24: 23.04        Core25: 24.87        
Core26: 29.72        Core27: 20.71        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.13
Socket1: 22.66
DDR read Latency(ns)
Socket0: 1327.55
Socket1: 1295.34


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 20.55        Core1: 34.51        
Core2: 33.05        Core3: 21.81        
Core4: 20.36        Core5: 33.78        
Core6: 30.53        Core7: 22.17        
Core8: 30.77        Core9: 26.06        
Core10: 19.35        Core11: 29.09        
Core12: 24.88        Core13: 21.73        
Core14: 26.77        Core15: 22.61        
Core16: 19.21        Core17: 22.80        
Core18: 20.74        Core19: 35.45        
Core20: 19.63        Core21: 28.64        
Core22: 20.08        Core23: 22.06        
Core24: 30.08        Core25: 21.95        
Core26: 32.26        Core27: 22.77        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.75
Socket1: 23.37
DDR read Latency(ns)
Socket0: 1342.96
Socket1: 1191.63


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 19.21        Core1: 28.74        
Core2: 35.27        Core3: 20.91        
Core4: 19.63        Core5: 33.35        
Core6: 29.74        Core7: 21.25        
Core8: 29.91        Core9: 25.07        
Core10: 20.19        Core11: 27.48        
Core12: 26.14        Core13: 23.47        
Core14: 27.03        Core15: 24.62        
Core16: 19.15        Core17: 22.16        
Core18: 23.31        Core19: 31.60        
Core20: 19.55        Core21: 28.72        
Core22: 19.33        Core23: 20.89        
Core24: 29.58        Core25: 21.60        
Core26: 29.09        Core27: 21.75        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.64
Socket1: 22.88
DDR read Latency(ns)
Socket0: 1375.33
Socket1: 1248.68


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 17.81        Core1: 29.71        
Core2: 32.20        Core3: 20.30        
Core4: 18.62        Core5: 32.85        
Core6: 29.24        Core7: 20.45        
Core8: 29.70        Core9: 25.02        
Core10: 19.06        Core11: 26.47        
Core12: 25.67        Core13: 28.02        
Core14: 28.29        Core15: 26.43        
Core16: 17.92        Core17: 21.15        
Core18: 26.59        Core19: 31.44        
Core20: 19.23        Core21: 27.80        
Core22: 18.93        Core23: 20.34        
Core24: 29.10        Core25: 21.10        
Core26: 25.71        Core27: 20.69        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.95
Socket1: 22.46
DDR read Latency(ns)
Socket0: 1417.25
Socket1: 1290.30
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 25.36        Core1: 25.51        
Core2: 33.72        Core3: 18.11        
Core4: 14.46        Core5: 37.51        
Core6: 25.01        Core7: 27.11        
Core8: 20.43        Core9: 46.23        
Core10: 23.82        Core11: 30.23        
Core12: 20.39        Core13: 29.05        
Core14: 16.69        Core15: 26.11        
Core16: 24.48        Core17: 15.92        
Core18: 24.53        Core19: 19.05        
Core20: 15.55        Core21: 19.12        
Core22: 15.44        Core23: 17.24        
Core24: 29.22        Core25: 16.85        
Core26: 31.00        Core27: 29.23        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.77
Socket1: 19.98
DDR read Latency(ns)
Socket0: 1839.87
Socket1: 1366.65


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 25.33        Core1: 24.83        
Core2: 32.23        Core3: 17.93        
Core4: 14.17        Core5: 36.75        
Core6: 23.96        Core7: 26.75        
Core8: 20.10        Core9: 40.51        
Core10: 24.57        Core11: 30.26        
Core12: 20.27        Core13: 28.76        
Core14: 16.25        Core15: 24.89        
Core16: 23.93        Core17: 16.03        
Core18: 25.18        Core19: 18.87        
Core20: 15.45        Core21: 18.92        
Core22: 15.49        Core23: 17.29        
Core24: 26.58        Core25: 16.85        
Core26: 30.00        Core27: 28.87        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.65
Socket1: 19.88
DDR read Latency(ns)
Socket0: 1840.21
Socket1: 1366.11


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 19.84        Core1: 24.91        
Core2: 31.65        Core3: 18.43        
Core4: 15.38        Core5: 36.84        
Core6: 23.90        Core7: 18.23        
Core8: 21.57        Core9: 22.18        
Core10: 22.34        Core11: 30.68        
Core12: 22.26        Core13: 29.18        
Core14: 16.85        Core15: 25.91        
Core16: 22.00        Core17: 17.00        
Core18: 26.18        Core19: 18.42        
Core20: 16.28        Core21: 21.46        
Core22: 16.27        Core23: 18.40        
Core24: 27.09        Core25: 18.07        
Core26: 34.18        Core27: 29.43        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.11
Socket1: 20.12
DDR read Latency(ns)
Socket0: 1734.20
Socket1: 1347.05


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 18.58        Core1: 24.79        
Core2: 32.44        Core3: 18.53        
Core4: 17.57        Core5: 37.44        
Core6: 27.99        Core7: 17.84        
Core8: 23.65        Core9: 22.17        
Core10: 18.19        Core11: 32.45        
Core12: 25.09        Core13: 29.39        
Core14: 18.58        Core15: 27.06        
Core16: 17.29        Core17: 16.94        
Core18: 27.70        Core19: 18.37        
Core20: 19.14        Core21: 26.92        
Core22: 19.01        Core23: 18.42        
Core24: 27.37        Core25: 18.72        
Core26: 35.51        Core27: 29.62        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.49
Socket1: 21.02
DDR read Latency(ns)
Socket0: 1402.26
Socket1: 1530.68


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 20.86        Core1: 25.36        
Core2: 36.89        Core3: 19.80        
Core4: 19.28        Core5: 39.96        
Core6: 26.70        Core7: 18.78        
Core8: 24.38        Core9: 28.16        
Core10: 21.37        Core11: 31.85        
Core12: 36.20        Core13: 28.73        
Core14: 19.45        Core15: 27.90        
Core16: 18.86        Core17: 18.02        
Core18: 20.86        Core19: 20.34        
Core20: 20.88        Core21: 27.66        
Core22: 20.97        Core23: 19.18        
Core24: 26.59        Core25: 19.63        
Core26: 34.88        Core27: 28.66        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.90
Socket1: 22.25
DDR read Latency(ns)
Socket0: 1257.92
Socket1: 1362.65


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 20.67        Core1: 25.43        
Core2: 34.23        Core3: 19.73        
Core4: 19.37        Core5: 39.21        
Core6: 25.93        Core7: 19.06        
Core8: 24.80        Core9: 27.65        
Core10: 21.22        Core11: 32.07        
Core12: 38.36        Core13: 27.97        
Core14: 19.16        Core15: 27.44        
Core16: 18.56        Core17: 18.23        
Core18: 20.93        Core19: 19.98        
Core20: 20.94        Core21: 27.76        
Core22: 21.08        Core23: 19.37        
Core24: 27.69        Core25: 19.88        
Core26: 34.41        Core27: 28.00        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.86
Socket1: 22.29
DDR read Latency(ns)
Socket0: 1261.32
Socket1: 1359.25
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 19.17        Core1: 26.06        
Core2: 34.03        Core3: 28.29        
Core4: 18.12        Core5: 24.71        
Core6: 31.30        Core7: 28.51        
Core8: 25.18        Core9: 29.01        
Core10: 17.46        Core11: 34.59        
Core12: 26.64        Core13: 15.87        
Core14: 24.49        Core15: 36.98        
Core16: 17.63        Core17: 16.32        
Core18: 18.31        Core19: 35.76        
Core20: 18.06        Core21: 27.87        
Core22: 27.16        Core23: 16.54        
Core24: 36.71        Core25: 16.26        
Core26: 25.24        Core27: 28.15        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.19
Socket1: 20.68
DDR read Latency(ns)
Socket0: 1334.11
Socket1: 1946.90


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 18.12        Core1: 25.99        
Core2: 34.22        Core3: 28.33        
Core4: 17.08        Core5: 25.20        
Core6: 27.81        Core7: 28.54        
Core8: 26.40        Core9: 28.53        
Core10: 17.56        Core11: 39.33        
Core12: 25.96        Core13: 15.75        
Core14: 22.71        Core15: 37.37        
Core16: 17.82        Core17: 16.45        
Core18: 18.96        Core19: 41.55        
Core20: 18.44        Core21: 28.67        
Core22: 27.62        Core23: 16.28        
Core24: 36.40        Core25: 16.41        
Core26: 24.87        Core27: 28.72        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.07
Socket1: 20.77
DDR read Latency(ns)
Socket0: 1303.40
Socket1: 1991.40


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 16.57        Core1: 24.91        
Core2: 32.20        Core3: 22.60        
Core4: 15.49        Core5: 25.30        
Core6: 25.99        Core7: 27.77        
Core8: 25.67        Core9: 30.00        
Core10: 16.36        Core11: 29.65        
Core12: 25.34        Core13: 23.71        
Core14: 22.50        Core15: 37.81        
Core16: 16.74        Core17: 15.70        
Core18: 26.06        Core19: 20.28        
Core20: 17.15        Core21: 28.60        
Core22: 26.90        Core23: 15.88        
Core24: 28.23        Core25: 15.50        
Core26: 24.71        Core27: 28.51        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.58
Socket1: 21.13
DDR read Latency(ns)
Socket0: 1337.96
Socket1: 1825.72


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 17.76        Core1: 25.73        
Core2: 31.86        Core3: 16.71        
Core4: 16.75        Core5: 25.94        
Core6: 28.90        Core7: 28.88        
Core8: 26.42        Core9: 31.05        
Core10: 17.29        Core11: 41.85        
Core12: 24.96        Core13: 20.99        
Core14: 23.54        Core15: 38.10        
Core16: 17.47        Core17: 17.34        
Core18: 24.01        Core19: 20.18        
Core20: 17.94        Core21: 28.97        
Core22: 26.38        Core23: 17.35        
Core24: 30.64        Core25: 17.49        
Core26: 25.72        Core27: 27.45        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.44
Socket1: 21.06
DDR read Latency(ns)
Socket0: 1352.34
Socket1: 1660.88


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 21.49        Core1: 25.84        
Core2: 33.31        Core3: 18.34        
Core4: 18.07        Core5: 26.14        
Core6: 30.64        Core7: 28.80        
Core8: 27.17        Core9: 29.89        
Core10: 19.06        Core11: 37.92        
Core12: 30.46        Core13: 18.52        
Core14: 23.56        Core15: 34.58        
Core16: 19.08        Core17: 19.38        
Core18: 19.99        Core19: 20.28        
Core20: 19.23        Core21: 28.94        
Core22: 22.42        Core23: 18.94        
Core24: 36.79        Core25: 19.41        
Core26: 26.31        Core27: 23.57        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.32
Socket1: 21.64
DDR read Latency(ns)
Socket0: 1342.48
Socket1: 1453.41


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.35        Core1: 25.88        
Core2: 32.05        Core3: 20.70        
Core4: 18.69        Core5: 25.98        
Core6: 30.31        Core7: 28.87        
Core8: 27.01        Core9: 30.03        
Core10: 19.30        Core11: 40.45        
Core12: 31.27        Core13: 19.43        
Core14: 23.75        Core15: 32.54        
Core16: 19.51        Core17: 20.12        
Core18: 20.70        Core19: 28.70        
Core20: 19.44        Core21: 28.21        
Core22: 20.06        Core23: 19.47        
Core24: 34.99        Core25: 20.38        
Core26: 25.00        Core27: 21.61        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.66
Socket1: 22.32
DDR read Latency(ns)
Socket0: 1334.18
Socket1: 1350.67
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 25.83        Core1: 28.75        
Core2: 28.75        Core3: 20.18        
Core4: 16.46        Core5: 34.01        
Core6: 27.75        Core7: 29.06        
Core8: 21.83        Core9: 35.35        
Core10: 16.74        Core11: 24.89        
Core12: 30.40        Core13: 28.04        
Core14: 27.48        Core15: 35.19        
Core16: 16.23        Core17: 21.10        
Core18: 25.43        Core19: 33.07        
Core20: 26.14        Core21: 21.01        
Core22: 16.65        Core23: 20.12        
Core24: 27.86        Core25: 21.48        
Core26: 26.23        Core27: 20.29        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.15
Socket1: 22.22
DDR read Latency(ns)
Socket0: 1614.41
Socket1: 1144.55


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 26.00        Core1: 31.24        
Core2: 30.97        Core3: 20.10        
Core4: 16.71        Core5: 34.29        
Core6: 26.66        Core7: 29.01        
Core8: 21.96        Core9: 33.34        
Core10: 17.01        Core11: 25.22        
Core12: 29.78        Core13: 28.47        
Core14: 27.54        Core15: 33.14        
Core16: 16.54        Core17: 20.75        
Core18: 24.86        Core19: 32.72        
Core20: 25.68        Core21: 21.14        
Core22: 17.10        Core23: 20.18        
Core24: 26.66        Core25: 21.39        
Core26: 25.20        Core27: 20.61        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.27
Socket1: 22.29
DDR read Latency(ns)
Socket0: 1614.44
Socket1: 1146.16


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 26.30        Core1: 29.84        
Core2: 30.91        Core3: 20.24        
Core4: 16.59        Core5: 36.62        
Core6: 26.50        Core7: 28.72        
Core8: 21.82        Core9: 32.65        
Core10: 17.03        Core11: 25.28        
Core12: 29.31        Core13: 28.28        
Core14: 27.56        Core15: 31.89        
Core16: 16.32        Core17: 20.43        
Core18: 25.17        Core19: 31.34        
Core20: 24.80        Core21: 20.84        
Core22: 16.82        Core23: 19.93        
Core24: 26.61        Core25: 20.93        
Core26: 25.10        Core27: 20.90        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.13
Socket1: 22.14
DDR read Latency(ns)
Socket0: 1594.00
Socket1: 1167.57


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 25.64        Core1: 30.01        
Core2: 33.85        Core3: 20.74        
Core4: 16.33        Core5: 35.55        
Core6: 26.83        Core7: 28.87        
Core8: 22.11        Core9: 34.81        
Core10: 17.08        Core11: 25.21        
Core12: 30.59        Core13: 27.77        
Core14: 27.29        Core15: 31.31        
Core16: 16.27        Core17: 20.37        
Core18: 25.39        Core19: 30.91        
Core20: 25.61        Core21: 20.55        
Core22: 16.85        Core23: 19.49        
Core24: 26.90        Core25: 20.86        
Core26: 25.84        Core27: 21.45        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.15
Socket1: 22.10
DDR read Latency(ns)
Socket0: 1594.96
Socket1: 1181.10


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 17.83        Core1: 30.74        
Core2: 31.83        Core3: 19.76        
Core4: 17.45        Core5: 35.82        
Core6: 26.55        Core7: 27.80        
Core8: 22.31        Core9: 34.36        
Core10: 17.63        Core11: 24.75        
Core12: 29.08        Core13: 27.74        
Core14: 27.72        Core15: 36.43        
Core16: 17.75        Core17: 19.17        
Core18: 25.58        Core19: 31.17        
Core20: 26.77        Core21: 27.18        
Core22: 18.26        Core23: 18.70        
Core24: 26.70        Core25: 19.63        
Core26: 25.64        Core27: 20.41        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.15
Socket1: 22.38
DDR read Latency(ns)
Socket0: 1451.79
Socket1: 1310.29


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 17.35        Core1: 29.86        
Core2: 29.70        Core3: 18.72        
Core4: 17.29        Core5: 37.37        
Core6: 26.73        Core7: 28.31        
Core8: 22.28        Core9: 32.38        
Core10: 17.89        Core11: 24.90        
Core12: 29.19        Core13: 27.94        
Core14: 27.94        Core15: 35.11        
Core16: 17.73        Core17: 19.72        
Core18: 25.85        Core19: 31.36        
Core20: 26.13        Core21: 28.29        
Core22: 18.04        Core23: 19.30        
Core24: 26.62        Core25: 20.14        
Core26: 25.50        Core27: 19.43        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.00
Socket1: 22.45
DDR read Latency(ns)
Socket0: 1470.74
Socket1: 1296.07
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 26.91        Core1: 35.96        
Core2: 36.04        Core3: 21.17        
Core4: 18.21        Core5: 36.32        
Core6: 32.58        Core7: 26.16        
Core8: 32.28        Core9: 43.19        
Core10: 18.25        Core11: 38.46        
Core12: 22.48        Core13: 20.43        
Core14: 27.54        Core15: 32.84        
Core16: 17.85        Core17: 21.91        
Core18: 23.32        Core19: 24.93        
Core20: 18.34        Core21: 23.07        
Core22: 19.23        Core23: 22.07        
Core24: 28.31        Core25: 22.78        
Core26: 25.75        Core27: 22.29        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.45
Socket1: 22.63
DDR read Latency(ns)
Socket0: 1520.65
Socket1: 1113.12


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.33        Core1: 36.19        
Core2: 37.49        Core3: 22.88        
Core4: 19.74        Core5: 34.58        
Core6: 31.89        Core7: 23.63        
Core8: 31.66        Core9: 44.98        
Core10: 19.57        Core11: 38.60        
Core12: 24.38        Core13: 20.63        
Core14: 29.19        Core15: 34.34        
Core16: 19.55        Core17: 23.03        
Core18: 19.75        Core19: 24.17        
Core20: 19.68        Core21: 23.20        
Core22: 20.37        Core23: 23.56        
Core24: 27.74        Core25: 22.92        
Core26: 24.94        Core27: 24.14        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 21.25
Socket1: 23.30
DDR read Latency(ns)
Socket0: 1481.99
Socket1: 1011.53


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.34        Core1: 35.54        
Core2: 40.83        Core3: 22.52        
Core4: 19.60        Core5: 27.54        
Core6: 31.69        Core7: 23.87        
Core8: 29.73        Core9: 25.50        
Core10: 19.41        Core11: 38.82        
Core12: 24.02        Core13: 20.70        
Core14: 28.86        Core15: 34.64        
Core16: 19.58        Core17: 23.53        
Core18: 19.55        Core19: 23.64        
Core20: 19.62        Core21: 23.15        
Core22: 20.35        Core23: 23.26        
Core24: 27.74        Core25: 23.27        
Core26: 25.54        Core27: 24.37        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 21.18
Socket1: 23.38
DDR read Latency(ns)
Socket0: 1478.85
Socket1: 1010.53


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.33        Core1: 36.21        
Core2: 39.09        Core3: 22.28        
Core4: 19.62        Core5: 37.43        
Core6: 33.57        Core7: 23.84        
Core8: 34.60        Core9: 23.72        
Core10: 19.44        Core11: 39.15        
Core12: 25.82        Core13: 21.17        
Core14: 29.02        Core15: 35.49        
Core16: 19.42        Core17: 23.08        
Core18: 19.68        Core19: 24.29        
Core20: 19.76        Core21: 22.99        
Core22: 20.19        Core23: 23.61        
Core24: 28.61        Core25: 22.95        
Core26: 26.37        Core27: 24.07        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 21.26
Socket1: 23.31
DDR read Latency(ns)
Socket0: 1488.36
Socket1: 1010.88


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 27.85        Core1: 36.74        
Core2: 37.59        Core3: 22.26        
Core4: 19.43        Core5: 39.35        
Core6: 32.21        Core7: 23.73        
Core8: 33.38        Core9: 22.32        
Core10: 19.76        Core11: 38.65        
Core12: 25.01        Core13: 20.95        
Core14: 28.91        Core15: 34.49        
Core16: 19.70        Core17: 23.13        
Core18: 19.57        Core19: 24.36        
Core20: 19.17        Core21: 23.44        
Core22: 20.03        Core23: 23.32        
Core24: 27.77        Core25: 23.16        
Core26: 25.58        Core27: 24.31        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 21.12
Socket1: 23.35
DDR read Latency(ns)
Socket0: 1485.46
Socket1: 1010.89


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.35        Core1: 37.09        
Core2: 39.58        Core3: 21.59        
Core4: 19.55        Core5: 39.55        
Core6: 32.01        Core7: 24.05        
Core8: 37.09        Core9: 26.57        
Core10: 19.49        Core11: 38.11        
Core12: 24.45        Core13: 20.94        
Core14: 29.24        Core15: 34.57        
Core16: 19.40        Core17: 23.40        
Core18: 19.77        Core19: 23.51        
Core20: 19.74        Core21: 23.22        
Core22: 20.32        Core23: 23.61        
Core24: 27.83        Core25: 22.81        
Core26: 25.48        Core27: 24.20        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 21.21
Socket1: 23.30
DDR read Latency(ns)
Socket0: 1485.54
Socket1: 1007.48
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 18.71        Core1: 31.97        
Core2: 28.52        Core3: 18.72        
Core4: 17.21        Core5: 38.50        
Core6: 21.52        Core7: 29.24        
Core8: 25.92        Core9: 25.28        
Core10: 17.93        Core11: 42.51        
Core12: 33.83        Core13: 17.03        
Core14: 24.69        Core15: 29.14        
Core16: 18.53        Core17: 18.61        
Core18: 18.51        Core19: 24.71        
Core20: 18.11        Core21: 28.80        
Core22: 26.28        Core23: 18.52        
Core24: 38.02        Core25: 19.16        
Core26: 34.27        Core27: 19.29        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.14
Socket1: 20.20
DDR read Latency(ns)
Socket0: 1495.05
Socket1: 1680.72


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 19.22        Core1: 31.77        
Core2: 26.68        Core3: 18.68        
Core4: 17.46        Core5: 40.92        
Core6: 20.73        Core7: 29.49        
Core8: 27.05        Core9: 29.50        
Core10: 17.83        Core11: 38.68        
Core12: 33.02        Core13: 16.82        
Core14: 24.49        Core15: 29.40        
Core16: 18.26        Core17: 18.57        
Core18: 18.58        Core19: 24.64        
Core20: 17.91        Core21: 29.30        
Core22: 26.48        Core23: 18.55        
Core24: 38.80        Core25: 19.35        
Core26: 34.54        Core27: 18.96        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.18
Socket1: 20.20
DDR read Latency(ns)
Socket0: 1501.21
Socket1: 1658.14


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 18.09        Core1: 30.79        
Core2: 27.37        Core3: 18.68        
Core4: 16.70        Core5: 25.25        
Core6: 20.60        Core7: 29.51        
Core8: 27.09        Core9: 29.23        
Core10: 18.36        Core11: 44.22        
Core12: 30.33        Core13: 16.98        
Core14: 23.01        Core15: 29.64        
Core16: 18.79        Core17: 18.87        
Core18: 18.63        Core19: 23.19        
Core20: 18.53        Core21: 29.34        
Core22: 26.56        Core23: 18.78        
Core24: 35.74        Core25: 19.33        
Core26: 31.91        Core27: 19.17        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.11
Socket1: 20.32
DDR read Latency(ns)
Socket0: 1472.79
Socket1: 1676.33


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 18.32        Core1: 31.04        
Core2: 28.60        Core3: 18.69        
Core4: 16.89        Core5: 36.33        
Core6: 20.64        Core7: 29.49        
Core8: 27.03        Core9: 30.51        
Core10: 18.07        Core11: 40.37        
Core12: 30.12        Core13: 17.09        
Core14: 23.75        Core15: 29.53        
Core16: 18.65        Core17: 18.59        
Core18: 18.43        Core19: 23.35        
Core20: 18.29        Core21: 29.52        
Core22: 26.20        Core23: 18.56        
Core24: 35.99        Core25: 19.17        
Core26: 32.14        Core27: 19.37        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.03
Socket1: 20.29
DDR read Latency(ns)
Socket0: 1479.86
Socket1: 1680.40


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 19.22        Core1: 31.45        
Core2: 29.61        Core3: 21.17        
Core4: 17.23        Core5: 36.21        
Core6: 21.69        Core7: 21.01        
Core8: 31.31        Core9: 30.62        
Core10: 18.26        Core11: 43.70        
Core12: 33.60        Core13: 19.12        
Core14: 25.25        Core15: 30.31        
Core16: 19.41        Core17: 20.74        
Core18: 19.33        Core19: 26.22        
Core20: 18.51        Core21: 28.51        
Core22: 26.38        Core23: 20.85        
Core24: 38.88        Core25: 21.88        
Core26: 34.36        Core27: 21.54        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.82
Socket1: 22.02
DDR read Latency(ns)
Socket0: 1536.93
Socket1: 1224.91


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 18.45        Core1: 31.70        
Core2: 27.52        Core3: 21.49        
Core4: 17.20        Core5: 38.32        
Core6: 21.09        Core7: 21.18        
Core8: 29.74        Core9: 30.81        
Core10: 18.63        Core11: 41.35        
Core12: 31.12        Core13: 19.38        
Core14: 24.49        Core15: 30.52        
Core16: 19.69        Core17: 21.00        
Core18: 19.11        Core19: 25.14        
Core20: 18.96        Core21: 28.32        
Core22: 26.76        Core23: 21.16        
Core24: 37.13        Core25: 21.64        
Core26: 33.08        Core27: 21.90        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.79
Socket1: 22.17
DDR read Latency(ns)
Socket0: 1530.17
Socket1: 1220.93
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 18.25        Core1: 29.78        
Core2: 29.10        Core3: 23.45        
Core4: 29.27        Core5: 35.83        
Core6: 28.79        Core7: 30.64        
Core8: 39.71        Core9: 32.41        
Core10: 17.86        Core11: 36.97        
Core12: 23.41        Core13: 16.63        
Core14: 30.41        Core15: 23.97        
Core16: 18.20        Core17: 16.83        
Core18: 17.71        Core19: 18.06        
Core20: 18.66        Core21: 29.18        
Core22: 18.94        Core23: 17.04        
Core24: 30.87        Core25: 23.93        
Core26: 29.58        Core27: 17.23        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.48
Socket1: 20.84
DDR read Latency(ns)
Socket0: 1329.81
Socket1: 1910.21


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 18.54        Core1: 30.26        
Core2: 28.75        Core3: 18.79        
Core4: 29.29        Core5: 36.16        
Core6: 28.68        Core7: 30.80        
Core8: 37.87        Core9: 33.56        
Core10: 18.60        Core11: 37.24        
Core12: 31.91        Core13: 19.23        
Core14: 28.85        Core15: 25.98        
Core16: 18.49        Core17: 18.92        
Core18: 18.55        Core19: 16.15        
Core20: 18.92        Core21: 29.46        
Core22: 18.74        Core23: 19.06        
Core24: 30.35        Core25: 19.17        
Core26: 28.46        Core27: 19.04        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.89
Socket1: 21.11
DDR read Latency(ns)
Socket0: 1413.19
Socket1: 1623.52


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 18.44        Core1: 29.27        
Core2: 27.90        Core3: 18.56        
Core4: 28.65        Core5: 34.06        
Core6: 29.18        Core7: 30.78        
Core8: 33.48        Core9: 33.70        
Core10: 18.36        Core11: 30.81        
Core12: 30.73        Core13: 18.86        
Core14: 28.12        Core15: 26.50        
Core16: 18.36        Core17: 18.99        
Core18: 18.50        Core19: 16.49        
Core20: 19.16        Core21: 29.32        
Core22: 18.91        Core23: 19.16        
Core24: 30.80        Core25: 19.42        
Core26: 29.39        Core27: 18.99        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.87
Socket1: 21.07
DDR read Latency(ns)
Socket0: 1415.83
Socket1: 1608.91


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.18        Core1: 29.77        
Core2: 29.79        Core3: 19.41        
Core4: 27.79        Core5: 36.76        
Core6: 28.32        Core7: 29.59        
Core8: 34.56        Core9: 34.52        
Core10: 17.60        Core11: 36.37        
Core12: 30.72        Core13: 20.05        
Core14: 28.03        Core15: 26.32        
Core16: 17.56        Core17: 19.55        
Core18: 17.63        Core19: 21.43        
Core20: 18.06        Core21: 29.42        
Core22: 18.32        Core23: 19.93        
Core24: 32.58        Core25: 19.87        
Core26: 30.01        Core27: 20.15        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.95
Socket1: 22.08
DDR read Latency(ns)
Socket0: 1515.71
Socket1: 1318.07


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 27.27        Core1: 30.52        
Core2: 30.30        Core3: 20.07        
Core4: 20.33        Core5: 37.67        
Core6: 27.95        Core7: 29.26        
Core8: 38.67        Core9: 34.79        
Core10: 18.22        Core11: 39.01        
Core12: 30.92        Core13: 20.43        
Core14: 29.44        Core15: 25.61        
Core16: 18.46        Core17: 20.18        
Core18: 18.72        Core19: 22.21        
Core20: 18.75        Core21: 27.93        
Core22: 20.41        Core23: 20.50        
Core24: 30.93        Core25: 20.10        
Core26: 28.89        Core27: 21.60        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.54
Socket1: 22.76
DDR read Latency(ns)
Socket0: 1453.32
Socket1: 1224.06


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 27.50        Core1: 30.33        
Core2: 30.00        Core3: 20.34        
Core4: 18.17        Core5: 38.67        
Core6: 28.92        Core7: 30.37        
Core8: 35.50        Core9: 35.67        
Core10: 19.46        Core11: 37.18        
Core12: 33.47        Core13: 20.67        
Core14: 30.20        Core15: 25.72        
Core16: 19.04        Core17: 20.33        
Core18: 19.49        Core19: 21.65        
Core20: 19.76        Core21: 27.89        
Core22: 21.58        Core23: 20.74        
Core24: 30.44        Core25: 20.42        
Core26: 28.76        Core27: 22.12        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.96
Socket1: 23.17
DDR read Latency(ns)
Socket0: 1393.83
Socket1: 1202.00
