=====
SETUP
0.677
17.612
18.289
u_v9958/u_v9958_core/u_vdp_register/reg_r1_disp_mode_1_s0
6.928
7.160
u_v9958/u_v9958_core/u_sprite/w_read_color_address_9_s3
8.106
8.661
u_v9958/u_v9958_core/u_vdp_graphic4567/n575_s8
9.281
9.798
u_v9958/u_v9958_core/u_vdp_command/n316_s2
10.364
10.817
u_v9958/u_v9958_core/u_vdp_command/n708_s0
11.996
12.545
u_v9958/u_v9958_core/u_vdp_command/n709_s0
12.545
12.580
u_v9958/u_v9958_core/u_vdp_command/n1790_s13
13.540
13.993
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s12
14.681
15.230
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s14
15.232
15.694
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s8
15.695
16.148
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s5
16.565
17.027
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s0
17.612
=====
SETUP
0.836
17.453
18.289
u_v9958/u_v9958_core/u_vdp_register/reg_r1_disp_mode_1_s0
6.928
7.160
u_v9958/u_v9958_core/u_sprite/w_read_color_address_9_s3
8.106
8.661
u_v9958/u_v9958_core/u_vdp_graphic4567/n575_s8
9.281
9.798
u_v9958/u_v9958_core/u_vdp_command/n316_s2
10.364
10.817
u_v9958/u_v9958_core/u_vdp_command/n708_s0
11.996
12.545
u_v9958/u_v9958_core/u_vdp_command/n709_s0
12.545
12.580
u_v9958/u_v9958_core/u_vdp_command/n1790_s13
13.540
13.993
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s12
14.681
15.230
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s14
15.232
15.694
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s8
15.695
16.157
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_9_s9
16.160
16.531
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_9_s5
16.535
16.862
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_8_s0
17.453
=====
SETUP
0.854
17.435
18.289
u_v9958/u_v9958_core/u_vdp_register/reg_r1_disp_mode_1_s0
6.928
7.160
u_v9958/u_v9958_core/u_sprite/w_read_color_address_9_s3
8.106
8.661
u_v9958/u_v9958_core/u_vdp_graphic4567/n575_s8
9.281
9.798
u_v9958/u_v9958_core/u_vdp_command/n316_s2
10.364
10.817
u_v9958/u_v9958_core/u_vdp_command/n708_s0
11.996
12.545
u_v9958/u_v9958_core/u_vdp_command/n709_s0
12.545
12.580
u_v9958/u_v9958_core/u_vdp_command/n1790_s13
13.540
13.993
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s12
14.681
15.230
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s14
15.232
15.694
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s8
15.695
16.157
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_9_s9
16.160
16.531
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_9_s5
16.535
16.862
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_5_s0
17.435
=====
SETUP
1.012
17.277
18.289
u_v9958/u_v9958_core/u_vdp_register/reg_r1_disp_mode_1_s0
6.928
7.160
u_v9958/u_v9958_core/u_sprite/w_read_color_address_9_s3
8.106
8.661
u_v9958/u_v9958_core/u_vdp_graphic4567/n575_s8
9.281
9.798
u_v9958/u_v9958_core/u_vdp_command/n316_s2
10.364
10.817
u_v9958/u_v9958_core/u_vdp_command/n708_s0
11.996
12.545
u_v9958/u_v9958_core/u_vdp_command/n709_s0
12.545
12.580
u_v9958/u_v9958_core/u_vdp_command/n1790_s13
13.540
13.993
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s12
14.681
15.230
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s14
15.232
15.694
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s8
15.695
16.157
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_9_s9
16.160
16.531
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_9_s5
16.535
16.862
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_2_s0
17.277
=====
SETUP
1.012
17.277
18.289
u_v9958/u_v9958_core/u_vdp_register/reg_r1_disp_mode_1_s0
6.928
7.160
u_v9958/u_v9958_core/u_sprite/w_read_color_address_9_s3
8.106
8.661
u_v9958/u_v9958_core/u_vdp_graphic4567/n575_s8
9.281
9.798
u_v9958/u_v9958_core/u_vdp_command/n316_s2
10.364
10.817
u_v9958/u_v9958_core/u_vdp_command/n708_s0
11.996
12.545
u_v9958/u_v9958_core/u_vdp_command/n709_s0
12.545
12.580
u_v9958/u_v9958_core/u_vdp_command/n1790_s13
13.540
13.993
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s12
14.681
15.230
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s14
15.232
15.694
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s8
15.695
16.157
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_9_s9
16.160
16.531
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_9_s5
16.535
16.862
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_4_s0
17.277
=====
SETUP
1.012
17.277
18.289
u_v9958/u_v9958_core/u_vdp_register/reg_r1_disp_mode_1_s0
6.928
7.160
u_v9958/u_v9958_core/u_sprite/w_read_color_address_9_s3
8.106
8.661
u_v9958/u_v9958_core/u_vdp_graphic4567/n575_s8
9.281
9.798
u_v9958/u_v9958_core/u_vdp_command/n316_s2
10.364
10.817
u_v9958/u_v9958_core/u_vdp_command/n708_s0
11.996
12.545
u_v9958/u_v9958_core/u_vdp_command/n709_s0
12.545
12.580
u_v9958/u_v9958_core/u_vdp_command/n1790_s13
13.540
13.993
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s12
14.681
15.230
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s14
15.232
15.694
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s8
15.695
16.157
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_9_s9
16.160
16.531
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_9_s5
16.535
16.862
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_7_s0
17.277
=====
SETUP
1.012
17.277
18.289
u_v9958/u_v9958_core/u_vdp_register/reg_r1_disp_mode_1_s0
6.928
7.160
u_v9958/u_v9958_core/u_sprite/w_read_color_address_9_s3
8.106
8.661
u_v9958/u_v9958_core/u_vdp_graphic4567/n575_s8
9.281
9.798
u_v9958/u_v9958_core/u_vdp_command/n316_s2
10.364
10.817
u_v9958/u_v9958_core/u_vdp_command/n708_s0
11.996
12.545
u_v9958/u_v9958_core/u_vdp_command/n709_s0
12.545
12.580
u_v9958/u_v9958_core/u_vdp_command/n1790_s13
13.540
13.993
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s12
14.681
15.230
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s14
15.232
15.694
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s8
15.695
16.157
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_9_s9
16.160
16.531
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_9_s5
16.535
16.862
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_9_s0
17.277
=====
SETUP
1.016
17.273
18.289
u_v9958/u_v9958_core/u_vdp_register/reg_r1_disp_mode_1_s0
6.928
7.160
u_v9958/u_v9958_core/u_sprite/w_read_color_address_9_s3
8.106
8.661
u_v9958/u_v9958_core/u_vdp_graphic4567/n575_s8
9.281
9.798
u_v9958/u_v9958_core/u_vdp_command/n316_s2
10.364
10.817
u_v9958/u_v9958_core/u_vdp_command/n708_s0
11.996
12.545
u_v9958/u_v9958_core/u_vdp_command/n709_s0
12.545
12.580
u_v9958/u_v9958_core/u_vdp_command/n1790_s13
13.540
13.993
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s12
14.681
15.230
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s14
15.232
15.694
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s8
15.695
16.157
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_9_s9
16.160
16.531
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_9_s5
16.535
16.862
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_0_s0
17.273
=====
SETUP
1.016
17.273
18.289
u_v9958/u_v9958_core/u_vdp_register/reg_r1_disp_mode_1_s0
6.928
7.160
u_v9958/u_v9958_core/u_sprite/w_read_color_address_9_s3
8.106
8.661
u_v9958/u_v9958_core/u_vdp_graphic4567/n575_s8
9.281
9.798
u_v9958/u_v9958_core/u_vdp_command/n316_s2
10.364
10.817
u_v9958/u_v9958_core/u_vdp_command/n708_s0
11.996
12.545
u_v9958/u_v9958_core/u_vdp_command/n709_s0
12.545
12.580
u_v9958/u_v9958_core/u_vdp_command/n1790_s13
13.540
13.993
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s12
14.681
15.230
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s14
15.232
15.694
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s8
15.695
16.157
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_9_s9
16.160
16.531
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_9_s5
16.535
16.862
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_3_s0
17.273
=====
SETUP
1.016
17.273
18.289
u_v9958/u_v9958_core/u_vdp_register/reg_r1_disp_mode_1_s0
6.928
7.160
u_v9958/u_v9958_core/u_sprite/w_read_color_address_9_s3
8.106
8.661
u_v9958/u_v9958_core/u_vdp_graphic4567/n575_s8
9.281
9.798
u_v9958/u_v9958_core/u_vdp_command/n316_s2
10.364
10.817
u_v9958/u_v9958_core/u_vdp_command/n708_s0
11.996
12.545
u_v9958/u_v9958_core/u_vdp_command/n709_s0
12.545
12.580
u_v9958/u_v9958_core/u_vdp_command/n1790_s13
13.540
13.993
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s12
14.681
15.230
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s14
15.232
15.694
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s8
15.695
16.157
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_9_s9
16.160
16.531
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_9_s5
16.535
16.862
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_6_s0
17.273
=====
SETUP
1.020
17.269
18.289
u_v9958/u_v9958_core/u_vdp_register/reg_r1_disp_mode_1_s0
6.928
7.160
u_v9958/u_v9958_core/u_sprite/w_read_color_address_9_s3
8.106
8.661
u_v9958/u_v9958_core/u_vdp_graphic4567/n575_s8
9.281
9.798
u_v9958/u_v9958_core/u_vdp_command/n316_s2
10.364
10.817
u_v9958/u_v9958_core/u_vdp_command/n708_s0
11.996
12.545
u_v9958/u_v9958_core/u_vdp_command/n709_s0
12.545
12.580
u_v9958/u_v9958_core/u_vdp_command/n1790_s13
13.540
13.993
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s12
14.681
15.230
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s14
15.232
15.694
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s8
15.695
16.157
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_9_s9
16.160
16.531
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_9_s5
16.535
16.862
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_1_s0
17.269
=====
SETUP
1.061
17.228
18.289
u_sdram/ff_sdr_read_data_9_s0
6.928
7.160
u_v9958/u_v9958_core/w_vram_data_1_s0
9.342
9.859
u_v9958/u_v9958_core/u_sprite/w_listup_y_1_s
10.817
11.188
u_v9958/u_v9958_core/u_sprite/w_listup_y_2_s
11.188
11.223
u_v9958/u_v9958_core/u_sprite/w_listup_y_3_s
11.223
11.258
u_v9958/u_v9958_core/u_sprite/w_listup_y_4_s
11.258
11.728
u_v9958/u_v9958_core/u_sprite/ff_y_test_listup_addr_3_s7
12.133
12.586
u_v9958/u_v9958_core/u_sprite/ff_y_test_listup_addr_3_s6
12.833
13.388
u_v9958/u_v9958_core/u_sprite/ff_y_test_listup_addr_3_s4
13.910
14.465
u_v9958/u_v9958_core/u_sprite/n3181_s1
14.889
15.444
u_v9958/u_v9958_core/u_sprite/n3181_s0
15.949
16.498
u_v9958/u_v9958_core/u_sprite/ff_render_planes[4]_1_s0
17.228
=====
SETUP
1.088
17.201
18.289
u_sdram/ff_sdr_read_data_9_s0
6.928
7.160
u_v9958/u_v9958_core/w_vram_data_1_s0
9.342
9.859
u_v9958/u_v9958_core/u_sprite/w_listup_y_1_s
10.817
11.188
u_v9958/u_v9958_core/u_sprite/w_listup_y_2_s
11.188
11.223
u_v9958/u_v9958_core/u_sprite/w_listup_y_3_s
11.223
11.258
u_v9958/u_v9958_core/u_sprite/w_listup_y_4_s
11.258
11.728
u_v9958/u_v9958_core/u_sprite/ff_y_test_listup_addr_3_s7
12.133
12.586
u_v9958/u_v9958_core/u_sprite/ff_y_test_listup_addr_3_s6
12.833
13.388
u_v9958/u_v9958_core/u_sprite/ff_y_test_listup_addr_3_s4
13.910
14.465
u_v9958/u_v9958_core/u_sprite/n3141_s1
14.889
15.444
u_v9958/u_v9958_core/u_sprite/n3171_s0
16.110
16.659
u_v9958/u_v9958_core/u_sprite/ff_render_planes[3]_1_s0
17.201
=====
SETUP
1.088
17.201
18.289
u_sdram/ff_sdr_read_data_9_s0
6.928
7.160
u_v9958/u_v9958_core/w_vram_data_1_s0
9.342
9.859
u_v9958/u_v9958_core/u_sprite/w_listup_y_1_s
10.817
11.188
u_v9958/u_v9958_core/u_sprite/w_listup_y_2_s
11.188
11.223
u_v9958/u_v9958_core/u_sprite/w_listup_y_3_s
11.223
11.258
u_v9958/u_v9958_core/u_sprite/w_listup_y_4_s
11.258
11.728
u_v9958/u_v9958_core/u_sprite/ff_y_test_listup_addr_3_s7
12.133
12.586
u_v9958/u_v9958_core/u_sprite/ff_y_test_listup_addr_3_s6
12.833
13.388
u_v9958/u_v9958_core/u_sprite/ff_y_test_listup_addr_3_s4
13.910
14.465
u_v9958/u_v9958_core/u_sprite/n3141_s1
14.889
15.444
u_v9958/u_v9958_core/u_sprite/n3171_s0
16.110
16.659
u_v9958/u_v9958_core/u_sprite/ff_render_planes[3]_3_s0
17.201
=====
SETUP
1.177
17.112
18.289
u_sdram/ff_sdr_read_data_9_s0
6.928
7.160
u_v9958/u_v9958_core/w_vram_data_1_s0
9.342
9.859
u_v9958/u_v9958_core/u_sprite/w_listup_y_1_s
10.817
11.188
u_v9958/u_v9958_core/u_sprite/w_listup_y_2_s
11.188
11.223
u_v9958/u_v9958_core/u_sprite/w_listup_y_3_s
11.223
11.258
u_v9958/u_v9958_core/u_sprite/w_listup_y_4_s
11.258
11.728
u_v9958/u_v9958_core/u_sprite/ff_y_test_listup_addr_3_s7
12.133
12.586
u_v9958/u_v9958_core/u_sprite/ff_y_test_listup_addr_3_s6
12.833
13.388
u_v9958/u_v9958_core/u_sprite/ff_y_test_listup_addr_3_s4
13.910
14.465
u_v9958/u_v9958_core/u_sprite/n3141_s1
14.889
15.444
u_v9958/u_v9958_core/u_sprite/n3141_s0
16.017
16.566
u_v9958/u_v9958_core/u_sprite/ff_render_planes[0]_1_s0
17.112
=====
SETUP
1.177
17.112
18.289
u_sdram/ff_sdr_read_data_9_s0
6.928
7.160
u_v9958/u_v9958_core/w_vram_data_1_s0
9.342
9.859
u_v9958/u_v9958_core/u_sprite/w_listup_y_1_s
10.817
11.188
u_v9958/u_v9958_core/u_sprite/w_listup_y_2_s
11.188
11.223
u_v9958/u_v9958_core/u_sprite/w_listup_y_3_s
11.223
11.258
u_v9958/u_v9958_core/u_sprite/w_listup_y_4_s
11.258
11.728
u_v9958/u_v9958_core/u_sprite/ff_y_test_listup_addr_3_s7
12.133
12.586
u_v9958/u_v9958_core/u_sprite/ff_y_test_listup_addr_3_s6
12.833
13.388
u_v9958/u_v9958_core/u_sprite/ff_y_test_listup_addr_3_s4
13.910
14.465
u_v9958/u_v9958_core/u_sprite/n3141_s1
14.889
15.444
u_v9958/u_v9958_core/u_sprite/n3141_s0
16.017
16.566
u_v9958/u_v9958_core/u_sprite/ff_render_planes[0]_3_s0
17.112
=====
SETUP
1.248
17.041
18.289
u_sdram/ff_sdr_read_data_9_s0
6.928
7.160
u_v9958/u_v9958_core/w_vram_data_1_s0
9.342
9.859
u_v9958/u_v9958_core/u_sprite/w_listup_y_1_s
10.817
11.188
u_v9958/u_v9958_core/u_sprite/w_listup_y_2_s
11.188
11.223
u_v9958/u_v9958_core/u_sprite/w_listup_y_3_s
11.223
11.258
u_v9958/u_v9958_core/u_sprite/w_listup_y_4_s
11.258
11.728
u_v9958/u_v9958_core/u_sprite/ff_y_test_listup_addr_3_s7
12.133
12.586
u_v9958/u_v9958_core/u_sprite/ff_y_test_listup_addr_3_s6
12.833
13.388
u_v9958/u_v9958_core/u_sprite/ff_y_test_listup_addr_3_s4
13.910
14.465
u_v9958/u_v9958_core/u_sprite/n3181_s1
14.889
15.444
u_v9958/u_v9958_core/u_sprite/n3191_s0
15.949
16.498
u_v9958/u_v9958_core/u_sprite/ff_render_planes[5]_1_s0
17.041
=====
SETUP
1.248
17.041
18.289
u_sdram/ff_sdr_read_data_9_s0
6.928
7.160
u_v9958/u_v9958_core/w_vram_data_1_s0
9.342
9.859
u_v9958/u_v9958_core/u_sprite/w_listup_y_1_s
10.817
11.188
u_v9958/u_v9958_core/u_sprite/w_listup_y_2_s
11.188
11.223
u_v9958/u_v9958_core/u_sprite/w_listup_y_3_s
11.223
11.258
u_v9958/u_v9958_core/u_sprite/w_listup_y_4_s
11.258
11.728
u_v9958/u_v9958_core/u_sprite/ff_y_test_listup_addr_3_s7
12.133
12.586
u_v9958/u_v9958_core/u_sprite/ff_y_test_listup_addr_3_s6
12.833
13.388
u_v9958/u_v9958_core/u_sprite/ff_y_test_listup_addr_3_s4
13.910
14.465
u_v9958/u_v9958_core/u_sprite/n3181_s1
14.889
15.444
u_v9958/u_v9958_core/u_sprite/n3191_s0
15.949
16.498
u_v9958/u_v9958_core/u_sprite/ff_render_planes[5]_3_s0
17.041
=====
SETUP
1.268
17.021
18.289
u_sdram/ff_sdr_read_data_9_s0
6.928
7.160
u_v9958/u_v9958_core/w_vram_data_1_s0
9.342
9.859
u_v9958/u_v9958_core/u_sprite/w_listup_y_1_s
10.817
11.188
u_v9958/u_v9958_core/u_sprite/w_listup_y_2_s
11.188
11.223
u_v9958/u_v9958_core/u_sprite/w_listup_y_3_s
11.223
11.258
u_v9958/u_v9958_core/u_sprite/w_listup_y_4_s
11.258
11.728
u_v9958/u_v9958_core/u_sprite/ff_y_test_listup_addr_3_s7
12.133
12.586
u_v9958/u_v9958_core/u_sprite/ff_y_test_listup_addr_3_s6
12.833
13.388
u_v9958/u_v9958_core/u_sprite/ff_y_test_listup_addr_3_s4
13.910
14.465
u_v9958/u_v9958_core/u_sprite/n3141_s1
14.889
15.444
u_v9958/u_v9958_core/u_sprite/n3153_s0
16.093
16.663
u_v9958/u_v9958_core/u_sprite/ff_render_planes[1]_1_s0
17.021
=====
SETUP
1.268
17.021
18.289
u_sdram/ff_sdr_read_data_9_s0
6.928
7.160
u_v9958/u_v9958_core/w_vram_data_1_s0
9.342
9.859
u_v9958/u_v9958_core/u_sprite/w_listup_y_1_s
10.817
11.188
u_v9958/u_v9958_core/u_sprite/w_listup_y_2_s
11.188
11.223
u_v9958/u_v9958_core/u_sprite/w_listup_y_3_s
11.223
11.258
u_v9958/u_v9958_core/u_sprite/w_listup_y_4_s
11.258
11.728
u_v9958/u_v9958_core/u_sprite/ff_y_test_listup_addr_3_s7
12.133
12.586
u_v9958/u_v9958_core/u_sprite/ff_y_test_listup_addr_3_s6
12.833
13.388
u_v9958/u_v9958_core/u_sprite/ff_y_test_listup_addr_3_s4
13.910
14.465
u_v9958/u_v9958_core/u_sprite/n3141_s1
14.889
15.444
u_v9958/u_v9958_core/u_sprite/n3153_s0
16.093
16.663
u_v9958/u_v9958_core/u_sprite/ff_render_planes[1]_3_s0
17.021
=====
SETUP
1.271
17.018
18.289
u_sdram/ff_sdr_read_data_9_s0
6.928
7.160
u_v9958/u_v9958_core/w_vram_data_1_s0
9.342
9.859
u_v9958/u_v9958_core/u_sprite/w_listup_y_1_s
10.817
11.188
u_v9958/u_v9958_core/u_sprite/w_listup_y_2_s
11.188
11.223
u_v9958/u_v9958_core/u_sprite/w_listup_y_3_s
11.223
11.258
u_v9958/u_v9958_core/u_sprite/w_listup_y_4_s
11.258
11.728
u_v9958/u_v9958_core/u_sprite/ff_y_test_listup_addr_3_s7
12.133
12.586
u_v9958/u_v9958_core/u_sprite/ff_y_test_listup_addr_3_s6
12.833
13.388
u_v9958/u_v9958_core/u_sprite/ff_y_test_listup_addr_3_s4
13.910
14.465
u_v9958/u_v9958_core/u_sprite/n3181_s1
14.889
15.444
u_v9958/u_v9958_core/u_sprite/n3201_s0
15.949
16.498
u_v9958/u_v9958_core/u_sprite/ff_render_planes[6]_1_s0
17.018
=====
SETUP
1.271
17.018
18.289
u_sdram/ff_sdr_read_data_9_s0
6.928
7.160
u_v9958/u_v9958_core/w_vram_data_1_s0
9.342
9.859
u_v9958/u_v9958_core/u_sprite/w_listup_y_1_s
10.817
11.188
u_v9958/u_v9958_core/u_sprite/w_listup_y_2_s
11.188
11.223
u_v9958/u_v9958_core/u_sprite/w_listup_y_3_s
11.223
11.258
u_v9958/u_v9958_core/u_sprite/w_listup_y_4_s
11.258
11.728
u_v9958/u_v9958_core/u_sprite/ff_y_test_listup_addr_3_s7
12.133
12.586
u_v9958/u_v9958_core/u_sprite/ff_y_test_listup_addr_3_s6
12.833
13.388
u_v9958/u_v9958_core/u_sprite/ff_y_test_listup_addr_3_s4
13.910
14.465
u_v9958/u_v9958_core/u_sprite/n3181_s1
14.889
15.444
u_v9958/u_v9958_core/u_sprite/n3201_s0
15.949
16.498
u_v9958/u_v9958_core/u_sprite/ff_render_planes[6]_3_s0
17.018
=====
SETUP
1.277
17.012
18.289
u_sdram/ff_sdr_read_data_9_s0
6.928
7.160
u_v9958/u_v9958_core/w_vram_data_1_s0
9.342
9.859
u_v9958/u_v9958_core/u_sprite/w_listup_y_1_s
10.817
11.188
u_v9958/u_v9958_core/u_sprite/w_listup_y_2_s
11.188
11.223
u_v9958/u_v9958_core/u_sprite/w_listup_y_3_s
11.223
11.258
u_v9958/u_v9958_core/u_sprite/w_listup_y_4_s
11.258
11.728
u_v9958/u_v9958_core/u_sprite/ff_y_test_listup_addr_3_s7
12.133
12.586
u_v9958/u_v9958_core/u_sprite/ff_y_test_listup_addr_3_s6
12.833
13.388
u_v9958/u_v9958_core/u_sprite/ff_y_test_listup_addr_3_s4
13.910
14.465
u_v9958/u_v9958_core/u_sprite/n3181_s1
14.889
15.444
u_v9958/u_v9958_core/u_sprite/n3201_s0
15.949
16.498
u_v9958/u_v9958_core/u_sprite/ff_render_planes[6]_2_s0
17.012
=====
SETUP
1.277
17.012
18.289
u_sdram/ff_sdr_read_data_9_s0
6.928
7.160
u_v9958/u_v9958_core/w_vram_data_1_s0
9.342
9.859
u_v9958/u_v9958_core/u_sprite/w_listup_y_1_s
10.817
11.188
u_v9958/u_v9958_core/u_sprite/w_listup_y_2_s
11.188
11.223
u_v9958/u_v9958_core/u_sprite/w_listup_y_3_s
11.223
11.258
u_v9958/u_v9958_core/u_sprite/w_listup_y_4_s
11.258
11.728
u_v9958/u_v9958_core/u_sprite/ff_y_test_listup_addr_3_s7
12.133
12.586
u_v9958/u_v9958_core/u_sprite/ff_y_test_listup_addr_3_s6
12.833
13.388
u_v9958/u_v9958_core/u_sprite/ff_y_test_listup_addr_3_s4
13.910
14.465
u_v9958/u_v9958_core/u_sprite/n3181_s1
14.889
15.444
u_v9958/u_v9958_core/u_sprite/n3181_s0
15.949
16.498
u_v9958/u_v9958_core/u_sprite/ff_render_planes[4]_3_s0
17.012
=====
SETUP
1.280
17.009
18.289
u_sdram/ff_sdr_read_data_9_s0
6.928
7.160
u_v9958/u_v9958_core/w_vram_data_1_s0
9.342
9.859
u_v9958/u_v9958_core/u_sprite/w_listup_y_1_s
10.817
11.188
u_v9958/u_v9958_core/u_sprite/w_listup_y_2_s
11.188
11.223
u_v9958/u_v9958_core/u_sprite/w_listup_y_3_s
11.223
11.258
u_v9958/u_v9958_core/u_sprite/w_listup_y_4_s
11.258
11.728
u_v9958/u_v9958_core/u_sprite/ff_y_test_listup_addr_3_s7
12.133
12.586
u_v9958/u_v9958_core/u_sprite/ff_y_test_listup_addr_3_s6
12.833
13.388
u_v9958/u_v9958_core/u_sprite/ff_y_test_listup_addr_3_s4
13.910
14.465
u_v9958/u_v9958_core/u_sprite/n3181_s1
14.889
15.444
u_v9958/u_v9958_core/u_sprite/n3211_s0
15.861
16.431
u_v9958/u_v9958_core/u_sprite/ff_render_planes[7]_3_s0
17.009
=====
HOLD
0.060
6.369
6.309
u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_odd/ff_we_s0
6.168
6.369
u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_odd/ff_imem_ff_imem_0_0_s
6.369
=====
HOLD
0.060
6.369
6.309
u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_we_s0
6.168
6.369
u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_imem_ff_imem_0_0_s
6.369
=====
HOLD
0.060
6.369
6.309
u_v9958/u_v9958_core/u_sprite/u_odd_line_buf/ff_we_s0
6.168
6.369
u_v9958/u_v9958_core/u_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s
6.369
=====
HOLD
0.060
6.369
6.309
u_v9958/u_v9958_core/u_sprite/u_even_line_buf/ff_we_s0
6.168
6.369
u_v9958/u_v9958_core/u_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s
6.369
=====
HOLD
0.060
6.369
6.309
u_v9958/u_v9958_core/u_vdp_graphic4567/u_fifo_ram/ff_we_s0
6.168
6.369
u_v9958/u_v9958_core/u_vdp_graphic4567/u_fifo_ram/ff_block_ram_ff_block_ram_0_0_s
6.369
=====
HOLD
0.198
6.615
6.417
u_v9958/u_v9958_core/u_sprite/u_even_line_buf/ff_d_4_s0
6.168
6.370
u_v9958/u_v9958_core/u_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s
6.615
=====
HOLD
0.213
6.631
6.417
u_v9958/u_v9958_core/u_sprite/u_odd_line_buf/ff_d_7_s0
6.168
6.370
u_v9958/u_v9958_core/u_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s
6.631
=====
HOLD
0.213
6.631
6.417
u_v9958/u_v9958_core/u_sprite/u_odd_line_buf/ff_d_6_s0
6.168
6.370
u_v9958/u_v9958_core/u_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s
6.631
=====
HOLD
0.213
6.631
6.417
u_v9958/u_v9958_core/u_sprite/u_odd_line_buf/ff_d_4_s0
6.168
6.370
u_v9958/u_v9958_core/u_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s
6.631
=====
HOLD
0.213
6.631
6.417
u_v9958/u_v9958_core/u_sprite/u_odd_line_buf/ff_d_3_s0
6.168
6.370
u_v9958/u_v9958_core/u_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s
6.631
=====
HOLD
0.213
6.631
6.417
u_v9958/u_v9958_core/u_sprite/u_odd_line_buf/ff_d_1_s0
6.168
6.370
u_v9958/u_v9958_core/u_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s
6.631
=====
HOLD
0.313
6.491
6.178
u_v9958/u_v9958_core/u_vdp_register/u_palette_ram/ff_d_8_s0
6.168
6.369
u_v9958/u_v9958_core/u_vdp_register/u_palette_ram/ff_block_ram_ff_block_ram_0_2_s
6.491
=====
HOLD
0.313
6.491
6.178
u_v9958/u_v9958_core/u_sprite/ff_info_x_4_s0
6.168
6.369
u_v9958/u_v9958_core/u_sprite/u_sprite_info_ram/ff_memory_ff_memory_0_6_s
6.491
=====
HOLD
0.313
6.491
6.178
u_v9958/u_v9958_core/u_sprite/ff_info_x_3_s0
6.168
6.369
u_v9958/u_v9958_core/u_sprite/u_sprite_info_ram/ff_memory_ff_memory_0_6_s
6.491
=====
HOLD
0.313
6.491
6.178
u_v9958/u_v9958_core/u_sprite/ff_info_x_2_s0
6.168
6.369
u_v9958/u_v9958_core/u_sprite/u_sprite_info_ram/ff_memory_ff_memory_0_6_s
6.491
=====
HOLD
0.313
6.491
6.178
u_v9958/u_v9958_core/u_sprite/ff_info_color_1_s0
6.168
6.369
u_v9958/u_v9958_core/u_sprite/u_sprite_info_ram/ff_memory_ff_memory_0_0_s
6.491
=====
HOLD
0.324
6.741
6.417
u_v9958/u_v9958_core/u_sprite/u_even_line_buf/ff_d_5_s0
6.168
6.370
u_v9958/u_v9958_core/u_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s
6.741
=====
HOLD
0.324
6.741
6.417
u_v9958/u_v9958_core/u_sprite/u_even_line_buf/ff_d_3_s0
6.168
6.370
u_v9958/u_v9958_core/u_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s
6.741
=====
HOLD
0.324
6.741
6.417
u_v9958/u_v9958_core/u_sprite/u_even_line_buf/ff_d_2_s0
6.168
6.370
u_v9958/u_v9958_core/u_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s
6.741
=====
HOLD
0.335
6.753
6.417
u_v9958/u_v9958_core/u_sprite/u_even_line_buf/ff_d_7_s0
6.168
6.370
u_v9958/u_v9958_core/u_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s
6.753
=====
HOLD
0.335
6.753
6.417
u_v9958/u_v9958_core/u_sprite/u_even_line_buf/ff_d_6_s0
6.168
6.370
u_v9958/u_v9958_core/u_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s
6.753
=====
HOLD
0.335
6.753
6.417
u_v9958/u_v9958_core/u_sprite/u_even_line_buf/ff_d_1_s0
6.168
6.370
u_v9958/u_v9958_core/u_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s
6.753
=====
HOLD
0.335
6.753
6.417
u_v9958/u_v9958_core/u_sprite/u_even_line_buf/ff_d_0_s0
6.168
6.370
u_v9958/u_v9958_core/u_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s
6.753
=====
HOLD
0.337
6.754
6.417
u_v9958/u_v9958_core/u_sprite/u_odd_line_buf/ff_d_2_s0
6.168
6.369
u_v9958/u_v9958_core/u_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s
6.754
=====
HOLD
0.337
6.754
6.417
u_v9958/u_v9958_core/u_sprite/u_odd_line_buf/ff_d_0_s0
6.168
6.369
u_v9958/u_v9958_core/u_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s
6.754
