INFO: [VRFC 10-163] Analyzing VHDL file "/home/josemrtnz/Documents/ECE524L/fa21-e524-lab-assignment6-group-7/lab_6/lab_6.srcs/sim_1/new/top_lvl_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top_lvl_tb'
