

================================================================
== Vivado HLS Report for 'aes_addRoundKey'
================================================================
* Date:           Wed Oct 31 14:44:17 2018

* Version:        2017.1 (Build 1846317 on Thu Jun 22 18:17:09 MDT 2017)
* Project:        encrypt
* Solution:       solution
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   7.00|      5.11|        1.89|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  273|  273|  273|  273|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- addkey  |  272|  272|        17|          -|          -|    16|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    150|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    201|
|Register         |        -|      -|     130|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|     130|    351|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+-------+---+----+------------+------------+
    |    Variable Name   | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+-------+---+----+------------+------------+
    |i_11_fu_125_p2      |     +    |      0|  0|  15|           5|           2|
    |sum1_fu_150_p2      |     +    |      0|  0|  39|          32|          32|
    |sum3_fu_164_p2      |     +    |      0|  0|  39|          32|          32|
    |sum_fu_145_p2       |     +    |      0|  0|  15|           5|           5|
    |tmp_fu_135_p2       |   icmp   |      0|  0|  11|           5|           1|
    |ap_block_state11    |    or    |      0|  0|   8|           1|           1|
    |ap_block_state4_io  |    or    |      0|  0|   8|           1|           1|
    |tmp_34_fu_175_p2    |    xor   |      0|  0|  15|           8|           8|
    +--------------------+----------+-------+---+----+------------+------------+
    |Total               |          |      0|  0| 150|          89|          82|
    +--------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------+----+-----------+-----+-----------+
    |                Name                | LUT| Input Size| Bits| Total Bits|
    +------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                           |  93|         19|    1|         19|
    |ap_sig_ioackin_m_axi_buf_r_ARREADY  |   9|          2|    1|          2|
    |ap_sig_ioackin_m_axi_buf_r_AWREADY  |   9|          2|    1|          2|
    |ap_sig_ioackin_m_axi_buf_r_WREADY   |   9|          2|    1|          2|
    |ap_sig_ioackin_m_axi_key_ARREADY    |   9|          2|    1|          2|
    |buf_r_blk_n_AR                      |   9|          2|    1|          2|
    |buf_r_blk_n_AW                      |   9|          2|    1|          2|
    |buf_r_blk_n_B                       |   9|          2|    1|          2|
    |buf_r_blk_n_R                       |   9|          2|    1|          2|
    |buf_r_blk_n_W                       |   9|          2|    1|          2|
    |i_reg_110                           |   9|          2|    5|         10|
    |key_blk_n_AR                        |   9|          2|    1|          2|
    |key_blk_n_R                         |   9|          2|    1|          2|
    +------------------------------------+----+-----------+-----+-----------+
    |Total                               | 201|         43|   17|         51|
    +------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------+----+----+-----+-----------+
    |                Name                | FF | LUT| Bits| Const Bits|
    +------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                           |  18|   0|   18|          0|
    |ap_reg_ioackin_m_axi_buf_r_ARREADY  |   1|   0|    1|          0|
    |ap_reg_ioackin_m_axi_buf_r_AWREADY  |   1|   0|    1|          0|
    |ap_reg_ioackin_m_axi_buf_r_WREADY   |   1|   0|    1|          0|
    |ap_reg_ioackin_m_axi_key_ARREADY    |   1|   0|    1|          0|
    |buf_addr_read_reg_225               |   8|   0|    8|          0|
    |buf_addr_reg_207                    |  32|   0|   32|          0|
    |i_11_reg_194                        |   5|   0|    5|          0|
    |i_reg_110                           |   5|   0|    5|          0|
    |key_addr_read_reg_220               |   8|   0|    8|          0|
    |key_addr_reg_214                    |  32|   0|   32|          0|
    |sum_reg_202                         |   5|   0|    5|          0|
    |tmp_34_reg_230                      |   8|   0|    8|          0|
    |tmp_42_reg_189                      |   5|   0|    5|          0|
    +------------------------------------+----+----+-----+-----------+
    |Total                               | 130|   0|  130|          0|
    +------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+-------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+----------------------+-----+-----+------------+-------------------+--------------+
|ap_clk                |  in |    1| ap_ctrl_hs |  aes_addRoundKey  | return value |
|ap_rst                |  in |    1| ap_ctrl_hs |  aes_addRoundKey  | return value |
|ap_start              |  in |    1| ap_ctrl_hs |  aes_addRoundKey  | return value |
|ap_done               | out |    1| ap_ctrl_hs |  aes_addRoundKey  | return value |
|ap_idle               | out |    1| ap_ctrl_hs |  aes_addRoundKey  | return value |
|ap_ready              | out |    1| ap_ctrl_hs |  aes_addRoundKey  | return value |
|m_axi_buf_r_AWVALID   | out |    1|    m_axi   |       buf_r       |    pointer   |
|m_axi_buf_r_AWREADY   |  in |    1|    m_axi   |       buf_r       |    pointer   |
|m_axi_buf_r_AWADDR    | out |   32|    m_axi   |       buf_r       |    pointer   |
|m_axi_buf_r_AWID      | out |    1|    m_axi   |       buf_r       |    pointer   |
|m_axi_buf_r_AWLEN     | out |   32|    m_axi   |       buf_r       |    pointer   |
|m_axi_buf_r_AWSIZE    | out |    3|    m_axi   |       buf_r       |    pointer   |
|m_axi_buf_r_AWBURST   | out |    2|    m_axi   |       buf_r       |    pointer   |
|m_axi_buf_r_AWLOCK    | out |    2|    m_axi   |       buf_r       |    pointer   |
|m_axi_buf_r_AWCACHE   | out |    4|    m_axi   |       buf_r       |    pointer   |
|m_axi_buf_r_AWPROT    | out |    3|    m_axi   |       buf_r       |    pointer   |
|m_axi_buf_r_AWQOS     | out |    4|    m_axi   |       buf_r       |    pointer   |
|m_axi_buf_r_AWREGION  | out |    4|    m_axi   |       buf_r       |    pointer   |
|m_axi_buf_r_AWUSER    | out |    1|    m_axi   |       buf_r       |    pointer   |
|m_axi_buf_r_WVALID    | out |    1|    m_axi   |       buf_r       |    pointer   |
|m_axi_buf_r_WREADY    |  in |    1|    m_axi   |       buf_r       |    pointer   |
|m_axi_buf_r_WDATA     | out |    8|    m_axi   |       buf_r       |    pointer   |
|m_axi_buf_r_WSTRB     | out |    1|    m_axi   |       buf_r       |    pointer   |
|m_axi_buf_r_WLAST     | out |    1|    m_axi   |       buf_r       |    pointer   |
|m_axi_buf_r_WID       | out |    1|    m_axi   |       buf_r       |    pointer   |
|m_axi_buf_r_WUSER     | out |    1|    m_axi   |       buf_r       |    pointer   |
|m_axi_buf_r_ARVALID   | out |    1|    m_axi   |       buf_r       |    pointer   |
|m_axi_buf_r_ARREADY   |  in |    1|    m_axi   |       buf_r       |    pointer   |
|m_axi_buf_r_ARADDR    | out |   32|    m_axi   |       buf_r       |    pointer   |
|m_axi_buf_r_ARID      | out |    1|    m_axi   |       buf_r       |    pointer   |
|m_axi_buf_r_ARLEN     | out |   32|    m_axi   |       buf_r       |    pointer   |
|m_axi_buf_r_ARSIZE    | out |    3|    m_axi   |       buf_r       |    pointer   |
|m_axi_buf_r_ARBURST   | out |    2|    m_axi   |       buf_r       |    pointer   |
|m_axi_buf_r_ARLOCK    | out |    2|    m_axi   |       buf_r       |    pointer   |
|m_axi_buf_r_ARCACHE   | out |    4|    m_axi   |       buf_r       |    pointer   |
|m_axi_buf_r_ARPROT    | out |    3|    m_axi   |       buf_r       |    pointer   |
|m_axi_buf_r_ARQOS     | out |    4|    m_axi   |       buf_r       |    pointer   |
|m_axi_buf_r_ARREGION  | out |    4|    m_axi   |       buf_r       |    pointer   |
|m_axi_buf_r_ARUSER    | out |    1|    m_axi   |       buf_r       |    pointer   |
|m_axi_buf_r_RVALID    |  in |    1|    m_axi   |       buf_r       |    pointer   |
|m_axi_buf_r_RREADY    | out |    1|    m_axi   |       buf_r       |    pointer   |
|m_axi_buf_r_RDATA     |  in |    8|    m_axi   |       buf_r       |    pointer   |
|m_axi_buf_r_RLAST     |  in |    1|    m_axi   |       buf_r       |    pointer   |
|m_axi_buf_r_RID       |  in |    1|    m_axi   |       buf_r       |    pointer   |
|m_axi_buf_r_RUSER     |  in |    1|    m_axi   |       buf_r       |    pointer   |
|m_axi_buf_r_RRESP     |  in |    2|    m_axi   |       buf_r       |    pointer   |
|m_axi_buf_r_BVALID    |  in |    1|    m_axi   |       buf_r       |    pointer   |
|m_axi_buf_r_BREADY    | out |    1|    m_axi   |       buf_r       |    pointer   |
|m_axi_buf_r_BRESP     |  in |    2|    m_axi   |       buf_r       |    pointer   |
|m_axi_buf_r_BID       |  in |    1|    m_axi   |       buf_r       |    pointer   |
|m_axi_buf_r_BUSER     |  in |    1|    m_axi   |       buf_r       |    pointer   |
|buf_offset            |  in |   32|   ap_none  |     buf_offset    |    scalar    |
|m_axi_key_AWVALID     | out |    1|    m_axi   |        key        |    pointer   |
|m_axi_key_AWREADY     |  in |    1|    m_axi   |        key        |    pointer   |
|m_axi_key_AWADDR      | out |   32|    m_axi   |        key        |    pointer   |
|m_axi_key_AWID        | out |    1|    m_axi   |        key        |    pointer   |
|m_axi_key_AWLEN       | out |   32|    m_axi   |        key        |    pointer   |
|m_axi_key_AWSIZE      | out |    3|    m_axi   |        key        |    pointer   |
|m_axi_key_AWBURST     | out |    2|    m_axi   |        key        |    pointer   |
|m_axi_key_AWLOCK      | out |    2|    m_axi   |        key        |    pointer   |
|m_axi_key_AWCACHE     | out |    4|    m_axi   |        key        |    pointer   |
|m_axi_key_AWPROT      | out |    3|    m_axi   |        key        |    pointer   |
|m_axi_key_AWQOS       | out |    4|    m_axi   |        key        |    pointer   |
|m_axi_key_AWREGION    | out |    4|    m_axi   |        key        |    pointer   |
|m_axi_key_AWUSER      | out |    1|    m_axi   |        key        |    pointer   |
|m_axi_key_WVALID      | out |    1|    m_axi   |        key        |    pointer   |
|m_axi_key_WREADY      |  in |    1|    m_axi   |        key        |    pointer   |
|m_axi_key_WDATA       | out |    8|    m_axi   |        key        |    pointer   |
|m_axi_key_WSTRB       | out |    1|    m_axi   |        key        |    pointer   |
|m_axi_key_WLAST       | out |    1|    m_axi   |        key        |    pointer   |
|m_axi_key_WID         | out |    1|    m_axi   |        key        |    pointer   |
|m_axi_key_WUSER       | out |    1|    m_axi   |        key        |    pointer   |
|m_axi_key_ARVALID     | out |    1|    m_axi   |        key        |    pointer   |
|m_axi_key_ARREADY     |  in |    1|    m_axi   |        key        |    pointer   |
|m_axi_key_ARADDR      | out |   32|    m_axi   |        key        |    pointer   |
|m_axi_key_ARID        | out |    1|    m_axi   |        key        |    pointer   |
|m_axi_key_ARLEN       | out |   32|    m_axi   |        key        |    pointer   |
|m_axi_key_ARSIZE      | out |    3|    m_axi   |        key        |    pointer   |
|m_axi_key_ARBURST     | out |    2|    m_axi   |        key        |    pointer   |
|m_axi_key_ARLOCK      | out |    2|    m_axi   |        key        |    pointer   |
|m_axi_key_ARCACHE     | out |    4|    m_axi   |        key        |    pointer   |
|m_axi_key_ARPROT      | out |    3|    m_axi   |        key        |    pointer   |
|m_axi_key_ARQOS       | out |    4|    m_axi   |        key        |    pointer   |
|m_axi_key_ARREGION    | out |    4|    m_axi   |        key        |    pointer   |
|m_axi_key_ARUSER      | out |    1|    m_axi   |        key        |    pointer   |
|m_axi_key_RVALID      |  in |    1|    m_axi   |        key        |    pointer   |
|m_axi_key_RREADY      | out |    1|    m_axi   |        key        |    pointer   |
|m_axi_key_RDATA       |  in |    8|    m_axi   |        key        |    pointer   |
|m_axi_key_RLAST       |  in |    1|    m_axi   |        key        |    pointer   |
|m_axi_key_RID         |  in |    1|    m_axi   |        key        |    pointer   |
|m_axi_key_RUSER       |  in |    1|    m_axi   |        key        |    pointer   |
|m_axi_key_RRESP       |  in |    2|    m_axi   |        key        |    pointer   |
|m_axi_key_BVALID      |  in |    1|    m_axi   |        key        |    pointer   |
|m_axi_key_BREADY      | out |    1|    m_axi   |        key        |    pointer   |
|m_axi_key_BRESP       |  in |    2|    m_axi   |        key        |    pointer   |
|m_axi_key_BID         |  in |    1|    m_axi   |        key        |    pointer   |
|m_axi_key_BUSER       |  in |    1|    m_axi   |        key        |    pointer   |
|key_offset            |  in |   32|   ap_none  |     key_offset    |    scalar    |
|key_offset_offset     |  in |    6|   ap_none  | key_offset_offset |    scalar    |
+----------------------+-----+-----+------------+-------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 18
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!tmp)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	2  / true
* FSM state operations: 

 <State 1>: 1.77ns
ST_1: StgValue_19 (6)  [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecInterface(i8* %buf_r, [6 x i8]* @p_str9, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [4 x i8]* @p_str14, [7 x i8]* @p_str11, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_1: StgValue_20 (7)  [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecInterface(i8* %key, [6 x i8]* @p_str9, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str13, [7 x i8]* @p_str11, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_1: key_offset_offset_re (8)  [1/1] 0.00ns
:2  %key_offset_offset_re = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %key_offset_offset)

ST_1: key_offset_read (9)  [1/1] 0.00ns
:3  %key_offset_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %key_offset)

ST_1: buf_offset_read (10)  [1/1] 0.00ns
:4  %buf_offset_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %buf_offset)

ST_1: tmp_42 (11)  [1/1] 0.00ns
:5  %tmp_42 = trunc i6 %key_offset_offset_re to i5

ST_1: StgValue_25 (12)  [1/1] 1.77ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:198
:6  br label %1


 <State 2>: 4.33ns
ST_2: i (14)  [1/1] 0.00ns
:0  %i = phi i5 [ -16, %0 ], [ %i_11, %2 ]

ST_2: i_11 (15)  [1/1] 1.78ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:198
:1  %i_11 = add i5 %i, -1

ST_2: i_11_cast (16)  [1/1] 0.00ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:198
:2  %i_11_cast = sext i5 %i_11 to i8

ST_2: tmp (17)  [1/1] 1.36ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:198
:3  %tmp = icmp eq i5 %i, 0

ST_2: empty (18)  [1/1] 0.00ns
:4  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

ST_2: StgValue_31 (19)  [1/1] 0.00ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:198
:5  br i1 %tmp, label %3, label %2

ST_2: tmp_s (22)  [1/1] 0.00ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:205
:1  %tmp_s = zext i8 %i_11_cast to i32

ST_2: sum (23)  [1/1] 1.78ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:198
:2  %sum = add i5 %i_11, %tmp_42

ST_2: sum1 (29)  [1/1] 2.55ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:205
:8  %sum1 = add i32 %tmp_s, %buf_offset_read

ST_2: buf_addr (30)  [1/1] 0.00ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:205
:9  %buf_addr = getelementptr i8* %buf_r, i32 %sum1

ST_2: StgValue_36 (39)  [1/1] 0.00ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:207
:0  ret void


 <State 3>: 2.55ns
ST_3: sum_cast (24)  [1/1] 0.00ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:198
:3  %sum_cast = zext i5 %sum to i32

ST_3: sum3 (25)  [1/1] 2.55ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:198
:4  %sum3 = add i32 %sum_cast, %key_offset_read

ST_3: key_addr (26)  [1/1] 0.00ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:198
:5  %key_addr = getelementptr i8* %key, i32 %sum3


 <State 4>: 5.11ns
ST_4: key_load_req (27)  [7/7] 5.11ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:205
:6  %key_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %key_addr, i32 1)

ST_4: buf_load_req (31)  [7/7] 5.11ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:205
:10  %buf_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %buf_addr, i32 1)


 <State 5>: 5.11ns
ST_5: key_load_req (27)  [6/7] 5.11ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:205
:6  %key_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %key_addr, i32 1)

ST_5: buf_load_req (31)  [6/7] 5.11ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:205
:10  %buf_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %buf_addr, i32 1)


 <State 6>: 5.11ns
ST_6: key_load_req (27)  [5/7] 5.11ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:205
:6  %key_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %key_addr, i32 1)

ST_6: buf_load_req (31)  [5/7] 5.11ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:205
:10  %buf_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %buf_addr, i32 1)


 <State 7>: 5.11ns
ST_7: key_load_req (27)  [4/7] 5.11ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:205
:6  %key_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %key_addr, i32 1)

ST_7: buf_load_req (31)  [4/7] 5.11ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:205
:10  %buf_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %buf_addr, i32 1)


 <State 8>: 5.11ns
ST_8: key_load_req (27)  [3/7] 5.11ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:205
:6  %key_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %key_addr, i32 1)

ST_8: buf_load_req (31)  [3/7] 5.11ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:205
:10  %buf_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %buf_addr, i32 1)


 <State 9>: 5.11ns
ST_9: key_load_req (27)  [2/7] 5.11ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:205
:6  %key_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %key_addr, i32 1)

ST_9: buf_load_req (31)  [2/7] 5.11ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:205
:10  %buf_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %buf_addr, i32 1)


 <State 10>: 5.11ns
ST_10: key_load_req (27)  [1/7] 5.11ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:205
:6  %key_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %key_addr, i32 1)

ST_10: buf_load_req (31)  [1/7] 5.11ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:205
:10  %buf_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %buf_addr, i32 1)


 <State 11>: 5.11ns
ST_11: key_addr_read (28)  [1/1] 5.11ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:205
:7  %key_addr_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %key_addr)

ST_11: buf_addr_read (32)  [1/1] 5.11ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:205
:11  %buf_addr_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %buf_addr)


 <State 12>: 5.11ns
ST_12: tmp_34 (33)  [1/1] 1.09ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:205
:12  %tmp_34 = xor i8 %buf_addr_read, %key_addr_read

ST_12: buf_addr_req (34)  [1/1] 5.11ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:205
:13  %buf_addr_req = call i1 @_ssdm_op_WriteReq.m_axi.i8P(i8* %buf_addr, i32 1)


 <State 13>: 5.11ns
ST_13: StgValue_58 (35)  [1/1] 5.11ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:205
:14  call void @_ssdm_op_Write.m_axi.i8P(i8* %buf_addr, i8 %tmp_34, i1 true)


 <State 14>: 5.11ns
ST_14: buf_addr_resp (36)  [5/5] 5.11ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:205
:15  %buf_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %buf_addr)


 <State 15>: 5.11ns
ST_15: buf_addr_resp (36)  [4/5] 5.11ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:205
:15  %buf_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %buf_addr)


 <State 16>: 5.11ns
ST_16: buf_addr_resp (36)  [3/5] 5.11ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:205
:15  %buf_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %buf_addr)


 <State 17>: 5.11ns
ST_17: buf_addr_resp (36)  [2/5] 5.11ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:205
:15  %buf_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %buf_addr)


 <State 18>: 5.11ns
ST_18: StgValue_63 (21)  [1/1] 0.00ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:199
:0  call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str2) nounwind

ST_18: buf_addr_resp (36)  [1/5] 5.11ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:205
:15  %buf_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %buf_addr)

ST_18: StgValue_65 (37)  [1/1] 0.00ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:206
:16  br label %1



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ buf_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ buf_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ key]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ key_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ key_offset_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_19          (specinterface    ) [ 0000000000000000000]
StgValue_20          (specinterface    ) [ 0000000000000000000]
key_offset_offset_re (read             ) [ 0000000000000000000]
key_offset_read      (read             ) [ 0011111111111111111]
buf_offset_read      (read             ) [ 0011111111111111111]
tmp_42               (trunc            ) [ 0011111111111111111]
StgValue_25          (br               ) [ 0111111111111111111]
i                    (phi              ) [ 0010000000000000000]
i_11                 (add              ) [ 0111111111111111111]
i_11_cast            (sext             ) [ 0000000000000000000]
tmp                  (icmp             ) [ 0011111111111111111]
empty                (speclooptripcount) [ 0000000000000000000]
StgValue_31          (br               ) [ 0000000000000000000]
tmp_s                (zext             ) [ 0000000000000000000]
sum                  (add              ) [ 0001000000000000000]
sum1                 (add              ) [ 0000000000000000000]
buf_addr             (getelementptr    ) [ 0001111111111111111]
StgValue_36          (ret              ) [ 0000000000000000000]
sum_cast             (zext             ) [ 0000000000000000000]
sum3                 (add              ) [ 0000000000000000000]
key_addr             (getelementptr    ) [ 0000111111110000000]
key_load_req         (readreq          ) [ 0000000000000000000]
buf_load_req         (readreq          ) [ 0000000000000000000]
key_addr_read        (read             ) [ 0000000000001000000]
buf_addr_read        (read             ) [ 0000000000001000000]
tmp_34               (xor              ) [ 0000000000000100000]
buf_addr_req         (writereq         ) [ 0000000000000000000]
StgValue_58          (write            ) [ 0000000000000000000]
StgValue_63          (specloopname     ) [ 0000000000000000000]
buf_addr_resp        (writeresp        ) [ 0000000000000000000]
StgValue_65          (br               ) [ 0111111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="buf_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_r"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="buf_offset">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_offset"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="key">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="key"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="key_offset">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="key_offset"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="key_offset_offset">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="key_offset_offset"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str9"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str14"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str11"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str13"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i6"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i8P"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.i8P"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.i8P"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.i8P"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.i8P"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="58" class="1004" name="key_offset_offset_re_read_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="6" slack="0"/>
<pin id="60" dir="0" index="1" bw="6" slack="0"/>
<pin id="61" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="key_offset_offset_re/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="key_offset_read_read_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="32" slack="0"/>
<pin id="66" dir="0" index="1" bw="32" slack="0"/>
<pin id="67" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="key_offset_read/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="buf_offset_read_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="32" slack="0"/>
<pin id="72" dir="0" index="1" bw="32" slack="0"/>
<pin id="73" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="buf_offset_read/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="grp_readreq_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="0" index="1" bw="8" slack="1"/>
<pin id="79" dir="0" index="2" bw="1" slack="0"/>
<pin id="80" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="key_load_req/4 "/>
</bind>
</comp>

<comp id="83" class="1004" name="grp_writeresp_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="1" slack="0"/>
<pin id="85" dir="0" index="1" bw="8" slack="2"/>
<pin id="86" dir="0" index="2" bw="1" slack="0"/>
<pin id="87" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="buf_load_req/4 buf_addr_req/12 buf_addr_resp/14 "/>
</bind>
</comp>

<comp id="90" class="1004" name="key_addr_read_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="8" slack="0"/>
<pin id="92" dir="0" index="1" bw="8" slack="8"/>
<pin id="93" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="key_addr_read/11 "/>
</bind>
</comp>

<comp id="95" class="1004" name="buf_addr_read_read_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="8" slack="0"/>
<pin id="97" dir="0" index="1" bw="8" slack="9"/>
<pin id="98" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="buf_addr_read/11 "/>
</bind>
</comp>

<comp id="101" class="1004" name="StgValue_58_write_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="0" slack="0"/>
<pin id="103" dir="0" index="1" bw="8" slack="11"/>
<pin id="104" dir="0" index="2" bw="8" slack="1"/>
<pin id="105" dir="0" index="3" bw="1" slack="0"/>
<pin id="106" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_58/13 "/>
</bind>
</comp>

<comp id="110" class="1005" name="i_reg_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="5" slack="1"/>
<pin id="112" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="114" class="1004" name="i_phi_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="5" slack="1"/>
<pin id="116" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="117" dir="0" index="2" bw="5" slack="0"/>
<pin id="118" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="119" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="121" class="1004" name="tmp_42_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="6" slack="0"/>
<pin id="123" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_42/1 "/>
</bind>
</comp>

<comp id="125" class="1004" name="i_11_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="5" slack="0"/>
<pin id="127" dir="0" index="1" bw="1" slack="0"/>
<pin id="128" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_11/2 "/>
</bind>
</comp>

<comp id="131" class="1004" name="i_11_cast_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="5" slack="0"/>
<pin id="133" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="i_11_cast/2 "/>
</bind>
</comp>

<comp id="135" class="1004" name="tmp_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="5" slack="0"/>
<pin id="137" dir="0" index="1" bw="5" slack="0"/>
<pin id="138" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="141" class="1004" name="tmp_s_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="5" slack="0"/>
<pin id="143" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="145" class="1004" name="sum_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="5" slack="0"/>
<pin id="147" dir="0" index="1" bw="5" slack="1"/>
<pin id="148" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum/2 "/>
</bind>
</comp>

<comp id="150" class="1004" name="sum1_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="8" slack="0"/>
<pin id="152" dir="0" index="1" bw="32" slack="1"/>
<pin id="153" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum1/2 "/>
</bind>
</comp>

<comp id="155" class="1004" name="buf_addr_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="32" slack="0"/>
<pin id="157" dir="0" index="1" bw="32" slack="0"/>
<pin id="158" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_addr/2 "/>
</bind>
</comp>

<comp id="161" class="1004" name="sum_cast_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="5" slack="1"/>
<pin id="163" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sum_cast/3 "/>
</bind>
</comp>

<comp id="164" class="1004" name="sum3_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="5" slack="0"/>
<pin id="166" dir="0" index="1" bw="32" slack="2"/>
<pin id="167" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum3/3 "/>
</bind>
</comp>

<comp id="169" class="1004" name="key_addr_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="32" slack="0"/>
<pin id="171" dir="0" index="1" bw="32" slack="0"/>
<pin id="172" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="key_addr/3 "/>
</bind>
</comp>

<comp id="175" class="1004" name="tmp_34_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="8" slack="1"/>
<pin id="177" dir="0" index="1" bw="8" slack="1"/>
<pin id="178" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_34/12 "/>
</bind>
</comp>

<comp id="179" class="1005" name="key_offset_read_reg_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="32" slack="2"/>
<pin id="181" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="key_offset_read "/>
</bind>
</comp>

<comp id="184" class="1005" name="buf_offset_read_reg_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="32" slack="1"/>
<pin id="186" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="buf_offset_read "/>
</bind>
</comp>

<comp id="189" class="1005" name="tmp_42_reg_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="5" slack="1"/>
<pin id="191" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="tmp_42 "/>
</bind>
</comp>

<comp id="194" class="1005" name="i_11_reg_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="5" slack="0"/>
<pin id="196" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i_11 "/>
</bind>
</comp>

<comp id="202" class="1005" name="sum_reg_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="5" slack="1"/>
<pin id="204" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="sum "/>
</bind>
</comp>

<comp id="207" class="1005" name="buf_addr_reg_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="8" slack="2"/>
<pin id="209" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="buf_addr "/>
</bind>
</comp>

<comp id="214" class="1005" name="key_addr_reg_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="8" slack="1"/>
<pin id="216" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="key_addr "/>
</bind>
</comp>

<comp id="220" class="1005" name="key_addr_read_reg_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="8" slack="1"/>
<pin id="222" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="key_addr_read "/>
</bind>
</comp>

<comp id="225" class="1005" name="buf_addr_read_reg_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="8" slack="1"/>
<pin id="227" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buf_addr_read "/>
</bind>
</comp>

<comp id="230" class="1005" name="tmp_34_reg_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="8" slack="1"/>
<pin id="232" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_34 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="62"><net_src comp="26" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="63"><net_src comp="8" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="68"><net_src comp="28" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="6" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="74"><net_src comp="28" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="2" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="81"><net_src comp="40" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="82"><net_src comp="42" pin="0"/><net_sink comp="76" pin=2"/></net>

<net id="88"><net_src comp="40" pin="0"/><net_sink comp="83" pin=0"/></net>

<net id="89"><net_src comp="42" pin="0"/><net_sink comp="83" pin=2"/></net>

<net id="94"><net_src comp="44" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="99"><net_src comp="44" pin="0"/><net_sink comp="95" pin=0"/></net>

<net id="100"><net_src comp="46" pin="0"/><net_sink comp="83" pin=0"/></net>

<net id="107"><net_src comp="48" pin="0"/><net_sink comp="101" pin=0"/></net>

<net id="108"><net_src comp="50" pin="0"/><net_sink comp="101" pin=3"/></net>

<net id="109"><net_src comp="52" pin="0"/><net_sink comp="83" pin=0"/></net>

<net id="113"><net_src comp="30" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="120"><net_src comp="110" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="124"><net_src comp="58" pin="2"/><net_sink comp="121" pin=0"/></net>

<net id="129"><net_src comp="114" pin="4"/><net_sink comp="125" pin=0"/></net>

<net id="130"><net_src comp="32" pin="0"/><net_sink comp="125" pin=1"/></net>

<net id="134"><net_src comp="125" pin="2"/><net_sink comp="131" pin=0"/></net>

<net id="139"><net_src comp="114" pin="4"/><net_sink comp="135" pin=0"/></net>

<net id="140"><net_src comp="34" pin="0"/><net_sink comp="135" pin=1"/></net>

<net id="144"><net_src comp="131" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="149"><net_src comp="125" pin="2"/><net_sink comp="145" pin=0"/></net>

<net id="154"><net_src comp="141" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="159"><net_src comp="0" pin="0"/><net_sink comp="155" pin=0"/></net>

<net id="160"><net_src comp="150" pin="2"/><net_sink comp="155" pin=1"/></net>

<net id="168"><net_src comp="161" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="173"><net_src comp="4" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="174"><net_src comp="164" pin="2"/><net_sink comp="169" pin=1"/></net>

<net id="182"><net_src comp="64" pin="2"/><net_sink comp="179" pin=0"/></net>

<net id="183"><net_src comp="179" pin="1"/><net_sink comp="164" pin=1"/></net>

<net id="187"><net_src comp="70" pin="2"/><net_sink comp="184" pin=0"/></net>

<net id="188"><net_src comp="184" pin="1"/><net_sink comp="150" pin=1"/></net>

<net id="192"><net_src comp="121" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="193"><net_src comp="189" pin="1"/><net_sink comp="145" pin=1"/></net>

<net id="197"><net_src comp="125" pin="2"/><net_sink comp="194" pin=0"/></net>

<net id="198"><net_src comp="194" pin="1"/><net_sink comp="114" pin=2"/></net>

<net id="205"><net_src comp="145" pin="2"/><net_sink comp="202" pin=0"/></net>

<net id="206"><net_src comp="202" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="210"><net_src comp="155" pin="2"/><net_sink comp="207" pin=0"/></net>

<net id="211"><net_src comp="207" pin="1"/><net_sink comp="83" pin=1"/></net>

<net id="212"><net_src comp="207" pin="1"/><net_sink comp="95" pin=1"/></net>

<net id="213"><net_src comp="207" pin="1"/><net_sink comp="101" pin=1"/></net>

<net id="217"><net_src comp="169" pin="2"/><net_sink comp="214" pin=0"/></net>

<net id="218"><net_src comp="214" pin="1"/><net_sink comp="76" pin=1"/></net>

<net id="219"><net_src comp="214" pin="1"/><net_sink comp="90" pin=1"/></net>

<net id="223"><net_src comp="90" pin="2"/><net_sink comp="220" pin=0"/></net>

<net id="224"><net_src comp="220" pin="1"/><net_sink comp="175" pin=1"/></net>

<net id="228"><net_src comp="95" pin="2"/><net_sink comp="225" pin=0"/></net>

<net id="229"><net_src comp="225" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="233"><net_src comp="175" pin="2"/><net_sink comp="230" pin=0"/></net>

<net id="234"><net_src comp="230" pin="1"/><net_sink comp="101" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: buf_r | {12 13 14 15 16 17 18 }
	Port: key | {}
 - Input state : 
	Port: aes_addRoundKey : buf_r | {4 5 6 7 8 9 10 11 }
	Port: aes_addRoundKey : buf_offset | {1 }
	Port: aes_addRoundKey : key | {4 5 6 7 8 9 10 11 }
	Port: aes_addRoundKey : key_offset | {1 }
	Port: aes_addRoundKey : key_offset_offset | {1 }
  - Chain level:
	State 1
	State 2
		i_11 : 1
		i_11_cast : 2
		tmp : 1
		StgValue_31 : 2
		tmp_s : 3
		sum : 2
		sum1 : 4
		buf_addr : 5
	State 3
		sum3 : 1
		key_addr : 2
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------|---------|---------|
| Operation|         Functional Unit         |    FF   |   LUT   |
|----------|---------------------------------|---------|---------|
|          |           i_11_fu_125           |    0    |    15   |
|    add   |            sum_fu_145           |    0    |    15   |
|          |           sum1_fu_150           |    0    |    39   |
|          |           sum3_fu_164           |    0    |    39   |
|----------|---------------------------------|---------|---------|
|    xor   |          tmp_34_fu_175          |    0    |    15   |
|----------|---------------------------------|---------|---------|
|   icmp   |            tmp_fu_135           |    0    |    11   |
|----------|---------------------------------|---------|---------|
|          | key_offset_offset_re_read_fu_58 |    0    |    0    |
|          |    key_offset_read_read_fu_64   |    0    |    0    |
|   read   |    buf_offset_read_read_fu_70   |    0    |    0    |
|          |     key_addr_read_read_fu_90    |    0    |    0    |
|          |     buf_addr_read_read_fu_95    |    0    |    0    |
|----------|---------------------------------|---------|---------|
|  readreq |        grp_readreq_fu_76        |    0    |    0    |
|----------|---------------------------------|---------|---------|
| writeresp|       grp_writeresp_fu_83       |    0    |    0    |
|----------|---------------------------------|---------|---------|
|   write  |     StgValue_58_write_fu_101    |    0    |    0    |
|----------|---------------------------------|---------|---------|
|   trunc  |          tmp_42_fu_121          |    0    |    0    |
|----------|---------------------------------|---------|---------|
|   sext   |         i_11_cast_fu_131        |    0    |    0    |
|----------|---------------------------------|---------|---------|
|   zext   |           tmp_s_fu_141          |    0    |    0    |
|          |         sum_cast_fu_161         |    0    |    0    |
|----------|---------------------------------|---------|---------|
|   Total  |                                 |    0    |   134   |
|----------|---------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
| buf_addr_read_reg_225 |    8   |
|    buf_addr_reg_207   |    8   |
|buf_offset_read_reg_184|   32   |
|      i_11_reg_194     |    5   |
|       i_reg_110       |    5   |
| key_addr_read_reg_220 |    8   |
|    key_addr_reg_214   |    8   |
|key_offset_read_reg_179|   32   |
|      sum_reg_202      |    5   |
|     tmp_34_reg_230    |    8   |
|     tmp_42_reg_189    |    5   |
+-----------------------+--------+
|         Total         |   124  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|---------------------|------|------|------|--------||---------|
|         Comp        |  Pin | Size |  BW  | S x BW ||  Delay  |
|---------------------|------|------|------|--------||---------|
| grp_writeresp_fu_83 |  p0  |   3  |   1  |    3   |
|---------------------|------|------|------|--------||---------|
|        Total        |      |      |      |    3   || 1.81475 |
|---------------------|------|------|------|--------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   134  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    -   |
|  Register |    -   |   124  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   124  |   134  |
+-----------+--------+--------+--------+
