<?xml version="1.0" encoding="UTF-8"?>
<GenRun Id="impl_1" LaunchPart="xc7z010clg400-1" LaunchTime="1618692626">
  <File Type="OPT-HWDEF" Name="des.hwdef"/>
  <File Type="PA-DCP" Name="des.dcp"/>
  <File Type="OPT-DCP" Name="des_opt.dcp"/>
  <File Type="PWROPT-DCP" Name="des_pwropt.dcp"/>
  <File Type="PA-TCL" Name="des.tcl"/>
  <File Type="REPORTS-TCL" Name="des_reports.tcl"/>
  <File Type="BG-DRC" Name="des.drc"/>
  <File Type="PLACE-DCP" Name="des_placed.dcp"/>
  <File Type="PLACE-PRE-SIMILARITY" Name="des_incremental_reuse_pre_placed.rpt"/>
  <File Type="POSTPLACE-PWROPT-DCP" Name="des_postplace_pwropt.dcp"/>
  <File Type="PHYSOPT-DCP" Name="des_physopt.dcp"/>
  <File Type="BG-BIT" Name="des.bit"/>
  <File Type="ROUTE-ERROR-DCP" Name="des_routed_error.dcp"/>
  <File Type="ROUTE-DCP" Name="des_routed.dcp"/>
  <File Type="ROUTE-BLACKBOX-DCP" Name="des_routed_bb.dcp"/>
  <File Type="BITSTR-MSK" Name="des.msk"/>
  <File Type="BG-BGN" Name="des.bgn"/>
  <File Type="BITSTR-RBT" Name="des.rbt"/>
  <File Type="BG-BIN" Name="des.bin"/>
  <File Type="ROUTE-TIMING-PB" Name="des_timing_summary_routed.pb"/>
  <File Type="RDI-RDI" Name="des.vdi"/>
  <File Type="POSTROUTE-PHYSOPT-DCP" Name="des_postroute_physopt.dcp"/>
  <File Type="POSTROUTE-PHYSOPT-BLACKBOX-DCP" Name="des_postroute_physopt_bb.dcp"/>
  <File Type="BITSTR-NKY" Name="des.nky"/>
  <File Type="BITSTR-BMM" Name="des_bd.bmm"/>
  <File Type="BITSTR-MMI" Name="des.mmi"/>
  <File Type="BITSTR-LTX" Name="des.ltx"/>
  <File Type="BITSTR-SYSDEF" Name="des.sysdef"/>
  <File Type="WBT-USG" Name="usage_statistics_webtalk.html"/>
  <FileSet Name="sources" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1">
    <Filter Type="Srcs"/>
    <File Path="$PSRCDIR/sources_1/imports/fuentes/ronda.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../TP_FPGA/fuentes/ronda.vhd"/>
        <Attr Name="ImportTime" Val="1618517539"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/fuentes/des.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../TP_FPGA/fuentes/des.vhd"/>
        <Attr Name="ImportTime" Val="1618530978"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="DesignMode" Val="RTL"/>
      <Option Name="TopModule" Val="des"/>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <FileSet Name="constrs_in" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
    <Filter Type="Constrs"/>
    <Config>
      <Option Name="ConstrsType" Val="XDC"/>
    </Config>
  </FileSet>
  <Strategy Version="1" Minor="2">
    <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018"/>
    <Step Id="init_design"/>
    <Step Id="opt_design"/>
    <Step Id="power_opt_design"/>
    <Step Id="place_design"/>
    <Step Id="post_place_power_opt_design"/>
    <Step Id="phys_opt_design"/>
    <Step Id="route_design"/>
    <Step Id="post_route_phys_opt_design"/>
    <Step Id="write_bitstream"/>
  </Strategy>
</GenRun>
