Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Wed Sep 14 22:03:49 2022
| Host         : jakob-G550JK running 64-bit Ubuntu 20.04.5 LTS
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a50t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    14 |
|    Minimum number of control sets                        |    14 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    41 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    14 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     5 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     2 |
| >= 14 to < 16      |     1 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              29 |           20 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              36 |           12 |
| Yes          | No                    | No                     |              35 |           10 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              67 |           24 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+------------------------------------------+-------------------------------------------------+------------------+----------------+--------------+
|  Clock Signal  |               Enable Signal              |                 Set/Reset Signal                | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+------------------------------------------+-------------------------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG | vga_inst/vsync_inst/q_i_1__0_n_0         | num_handler/SR[0]                               |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | uart_comm/uart_prescaler/index_reg[2][0] | num_handler/SR[0]                               |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | num_handler/output[15]_i_1_n_0           | num_handler/SR[0]                               |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG | num_handler/output[23]_i_1_n_0           | num_handler/SR[0]                               |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | num_handler/output[31]_i_1_n_0           | num_handler/SR[0]                               |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | num_handler/output[7]_i_1_n_0            | num_handler/SR[0]                               |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | uart_comm/uart_prescaler/index_reg[3][0] | num_handler/SR[0]                               |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG |                                          | display_7seg/display_prescaler/count[9]_i_1_n_0 |                3 |             10 |         3.33 |
|  clk_IBUF_BUFG | vga_inst/hsync_inst/clock_enable         | vga_inst/vsync_inst/count[9]_i_1__0_n_0         |                4 |             10 |         2.50 |
|  clk_IBUF_BUFG |                                          | vga_inst/hsync_inst/count[11]_i_1_n_0           |                4 |             12 |         3.00 |
|  clk_IBUF_BUFG | vga_inst/p_0_in                          | vga_inst/VGA_R[3]_i_1_n_0                       |                5 |             12 |         2.40 |
|  clk_IBUF_BUFG |                                          | uart_comm/uart_prescaler/count[13]_i_1_n_0      |                5 |             14 |         2.80 |
|  clk_IBUF_BUFG |                                          |                                                 |               20 |             29 |         1.45 |
|  clk_IBUF_BUFG | display_7seg/display_prescaler/E[0]      |                                                 |               10 |             35 |         3.50 |
+----------------+------------------------------------------+-------------------------------------------------+------------------+----------------+--------------+


