#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sun Oct  2 00:27:53 2022
# Process ID: 11072
# Current directory: E:/IVS/Lab1/Coder.runs/synth_1
# Command line: vivado.exe -log Source.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Source.tcl
# Log file: E:/IVS/Lab1/Coder.runs/synth_1/Source.vds
# Journal file: E:/IVS/Lab1/Coder.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source Source.tcl -notrace
Command: synth_design -top Source -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 21784 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 507.113 ; gain = 209.832
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Source' [E:/IVS/Lab1/Coder.srcs/sources_1/new/Source.v:1]
	Parameter BUFFER_SIZE bound to: 23 - type: integer 
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/IVS/Lab1/Coder.srcs/sources_1/new/Source.v:12]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/IVS/Lab1/Coder.srcs/sources_1/new/Source.v:13]
INFO: [Synth 8-251] value: x [E:/IVS/Lab1/Coder.srcs/sources_1/new/Source.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Source' (1#1) [E:/IVS/Lab1/Coder.srcs/sources_1/new/Source.v:1]
WARNING: [Synth 8-3331] design Source has unconnected port clk
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 578.734 ; gain = 281.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 578.734 ; gain = 281.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 578.734 ; gain = 281.453
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
WARNING: [Synth 8-327] inferring latch for variable 'sign_reg' [E:/IVS/Lab1/Coder.srcs/sources_1/new/Source.v:19]
WARNING: [Synth 8-327] inferring latch for variable 'prev_value_reg' [E:/IVS/Lab1/Coder.srcs/sources_1/new/Source.v:21]
WARNING: [Synth 8-327] inferring latch for variable 'i_reg' [E:/IVS/Lab1/Coder.srcs/sources_1/new/Source.v:21]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 578.734 ; gain = 281.453
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Source 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design Source has unconnected port clk
WARNING: [Synth 8-3332] Sequential element (i_reg[31]) is unused and will be removed from module Source.
WARNING: [Synth 8-3332] Sequential element (i_reg[30]) is unused and will be removed from module Source.
WARNING: [Synth 8-3332] Sequential element (i_reg[29]) is unused and will be removed from module Source.
WARNING: [Synth 8-3332] Sequential element (i_reg[28]) is unused and will be removed from module Source.
WARNING: [Synth 8-3332] Sequential element (i_reg[27]) is unused and will be removed from module Source.
WARNING: [Synth 8-3332] Sequential element (i_reg[26]) is unused and will be removed from module Source.
WARNING: [Synth 8-3332] Sequential element (i_reg[25]) is unused and will be removed from module Source.
WARNING: [Synth 8-3332] Sequential element (i_reg[24]) is unused and will be removed from module Source.
WARNING: [Synth 8-3332] Sequential element (i_reg[23]) is unused and will be removed from module Source.
WARNING: [Synth 8-3332] Sequential element (i_reg[22]) is unused and will be removed from module Source.
WARNING: [Synth 8-3332] Sequential element (i_reg[21]) is unused and will be removed from module Source.
WARNING: [Synth 8-3332] Sequential element (i_reg[20]) is unused and will be removed from module Source.
WARNING: [Synth 8-3332] Sequential element (i_reg[19]) is unused and will be removed from module Source.
WARNING: [Synth 8-3332] Sequential element (i_reg[18]) is unused and will be removed from module Source.
WARNING: [Synth 8-3332] Sequential element (i_reg[17]) is unused and will be removed from module Source.
WARNING: [Synth 8-3332] Sequential element (i_reg[16]) is unused and will be removed from module Source.
WARNING: [Synth 8-3332] Sequential element (i_reg[15]) is unused and will be removed from module Source.
WARNING: [Synth 8-3332] Sequential element (i_reg[14]) is unused and will be removed from module Source.
WARNING: [Synth 8-3332] Sequential element (i_reg[13]) is unused and will be removed from module Source.
WARNING: [Synth 8-3332] Sequential element (i_reg[12]) is unused and will be removed from module Source.
WARNING: [Synth 8-3332] Sequential element (i_reg[11]) is unused and will be removed from module Source.
WARNING: [Synth 8-3332] Sequential element (i_reg[10]) is unused and will be removed from module Source.
WARNING: [Synth 8-3332] Sequential element (i_reg[9]) is unused and will be removed from module Source.
WARNING: [Synth 8-3332] Sequential element (i_reg[8]) is unused and will be removed from module Source.
WARNING: [Synth 8-3332] Sequential element (i_reg[7]) is unused and will be removed from module Source.
WARNING: [Synth 8-3332] Sequential element (i_reg[6]) is unused and will be removed from module Source.
WARNING: [Synth 8-3332] Sequential element (i_reg[5]) is unused and will be removed from module Source.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 745.336 ; gain = 448.055
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 750.047 ; gain = 452.766
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 750.047 ; gain = 452.766
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 750.047 ; gain = 452.766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 750.047 ; gain = 452.766
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 750.047 ; gain = 452.766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 750.047 ; gain = 452.766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 750.047 ; gain = 452.766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 750.047 ; gain = 452.766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     1|
|3     |LUT1   |     3|
|4     |LUT3   |     1|
|5     |LUT4   |     1|
|6     |LUT5   |     3|
|7     |LUT6   |     9|
|8     |LD     |     7|
|9     |IBUF   |    24|
|10    |OBUF   |     3|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    53|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 750.047 ; gain = 452.766
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 34 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 750.047 ; gain = 452.766
Synthesis Optimization Complete : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 750.047 ; gain = 452.766
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 762.125 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 6 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 860.133 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 7 instances were transformed.
  LD => LDCE: 1 instance 
  LD => LDCE (inverted pins: G): 6 instances

INFO: [Common 17-83] Releasing license: Synthesis
12 Infos, 34 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 860.133 ; gain = 562.852
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 860.133 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'E:/IVS/Lab1/Coder.runs/synth_1/Source.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Source_utilization_synth.rpt -pb Source_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Oct  2 00:28:09 2022...
