Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Mon Aug 19 16:57:42 2024
| Host         : ubuntu-machine running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_timing_summary -datasheet -max_paths 10 -file arty_a7_timing.rpt
| Design       : arty_a7
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
| Design State : Physopt postRoute
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (26)
6. checking no_output_delay (59)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (26)
-------------------------------
 There are 26 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (59)
--------------------------------
 There are 59 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.328        0.000                      0                30910        0.019        0.000                      0                30910        0.264        0.000                       0                 11698  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock               Waveform(ns)         Period(ns)      Frequency(MHz)
-----               ------------         ----------      --------------
clk100              {0.000 5.000}        10.000          100.000         
  builder_pll_fb    {0.000 5.000}        10.000          100.000         
  main_crg_clkout0  {0.000 5.000}        10.000          100.000         
  main_crg_clkout1  {0.000 20.000}       40.000          25.000          
  main_crg_clkout2  {0.000 1.250}        2.500           400.000         
  main_crg_clkout3  {0.625 1.875}        2.500           400.000         
  main_crg_clkout4  {0.000 2.500}        5.000           200.000         
eth_rx_clk          {0.000 20.000}       40.000          25.000          
eth_tx_clk          {0.000 20.000}       40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk100                    8.382        0.000                      0                    7        0.229        0.000                      0                    7        3.000        0.000                       0                    10  
  builder_pll_fb                                                                                                                                                      8.751        0.000                       0                     2  
  main_crg_clkout0        0.328        0.000                      0                29167        0.019        0.000                      0                29167        3.750        0.000                       0                 11332  
  main_crg_clkout1                                                                                                                                                   37.845        0.000                       0                     2  
  main_crg_clkout2                                                                                                                                                    0.345        0.000                       0                    77  
  main_crg_clkout3                                                                                                                                                    0.345        0.000                       0                     4  
  main_crg_clkout4        1.223        0.000                      0                   14        0.160        0.000                      0                   14        0.264        0.000                       0                    10  
eth_rx_clk                1.262        0.000                      0                  333        0.131        0.000                      0                  333       18.750        0.000                       0                   119  
eth_tx_clk                1.262        0.000                      0                  334        0.117        0.000                      0                  334       19.500        0.000                       0                   142  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  main_crg_clkout0   main_crg_clkout0         3.212        0.000                      0                 1055        0.425        0.000                      0                 1055  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk100
  To Clock:  clk100

Setup :            0  Failing Endpoints,  Worst Slack        8.382ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.229ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.382ns  (required time - arrival time)
  Source:                 FDCE_4/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_5/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        1.521ns  (logic 0.456ns (29.981%)  route 1.065ns (70.019%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.578ns = ( 16.578 - 10.000 ) 
    Source Clock Delay      (SCD):    7.187ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk100_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.303     5.855    clk100_IBUF_BUFG
    SLICE_X65Y36         LUT1 (Prop_lut1_I0_O)        0.124     5.979 r  clk100_inst/O
                         net (fo=9, routed)           1.208     7.187    main_crg_clkin
    SLICE_X40Y37         FDCE                                         r  FDCE_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y37         FDCE (Prop_fdce_C_Q)         0.456     7.643 r  FDCE_4/Q
                         net (fo=1, routed)           1.065     8.708    builder_reset4
    SLICE_X40Y37         FDCE                                         r  FDCE_5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk100_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.053    15.424    clk100_IBUF_BUFG
    SLICE_X65Y36         LUT1 (Prop_lut1_I0_O)        0.100    15.524 r  clk100_inst/O
                         net (fo=9, routed)           1.054    16.578    main_crg_clkin
    SLICE_X40Y37         FDCE                                         r  FDCE_5/C
                         clock pessimism              0.608    17.187    
                         clock uncertainty           -0.035    17.151    
    SLICE_X40Y37         FDCE (Setup_fdce_C_D)       -0.062    17.089    FDCE_5
  -------------------------------------------------------------------
                         required time                         17.089    
                         arrival time                          -8.708    
  -------------------------------------------------------------------
                         slack                                  8.382    

Slack (MET) :             8.502ns  (required time - arrival time)
  Source:                 FDCE_1/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_2/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        1.195ns  (logic 0.419ns (35.073%)  route 0.776ns (64.927%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.578ns = ( 16.578 - 10.000 ) 
    Source Clock Delay      (SCD):    7.187ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk100_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.303     5.855    clk100_IBUF_BUFG
    SLICE_X65Y36         LUT1 (Prop_lut1_I0_O)        0.124     5.979 r  clk100_inst/O
                         net (fo=9, routed)           1.208     7.187    main_crg_clkin
    SLICE_X40Y37         FDCE                                         r  FDCE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y37         FDCE (Prop_fdce_C_Q)         0.419     7.606 r  FDCE_1/Q
                         net (fo=1, routed)           0.776     8.381    builder_reset1
    SLICE_X40Y37         FDCE                                         r  FDCE_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk100_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.053    15.424    clk100_IBUF_BUFG
    SLICE_X65Y36         LUT1 (Prop_lut1_I0_O)        0.100    15.524 r  clk100_inst/O
                         net (fo=9, routed)           1.054    16.578    main_crg_clkin
    SLICE_X40Y37         FDCE                                         r  FDCE_2/C
                         clock pessimism              0.608    17.187    
                         clock uncertainty           -0.035    17.151    
    SLICE_X40Y37         FDCE (Setup_fdce_C_D)       -0.268    16.883    FDCE_2
  -------------------------------------------------------------------
                         required time                         16.883    
                         arrival time                          -8.381    
  -------------------------------------------------------------------
                         slack                                  8.502    

Slack (MET) :             8.533ns  (required time - arrival time)
  Source:                 FDCE/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_1/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        1.384ns  (logic 0.456ns (32.939%)  route 0.928ns (67.061%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.578ns = ( 16.578 - 10.000 ) 
    Source Clock Delay      (SCD):    7.187ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk100_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.303     5.855    clk100_IBUF_BUFG
    SLICE_X65Y36         LUT1 (Prop_lut1_I0_O)        0.124     5.979 r  clk100_inst/O
                         net (fo=9, routed)           1.208     7.187    main_crg_clkin
    SLICE_X40Y37         FDCE                                         r  FDCE/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y37         FDCE (Prop_fdce_C_Q)         0.456     7.643 r  FDCE/Q
                         net (fo=1, routed)           0.928     8.571    builder_reset0
    SLICE_X40Y37         FDCE                                         r  FDCE_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk100_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.053    15.424    clk100_IBUF_BUFG
    SLICE_X65Y36         LUT1 (Prop_lut1_I0_O)        0.100    15.524 r  clk100_inst/O
                         net (fo=9, routed)           1.054    16.578    main_crg_clkin
    SLICE_X40Y37         FDCE                                         r  FDCE_1/C
                         clock pessimism              0.608    17.187    
                         clock uncertainty           -0.035    17.151    
    SLICE_X40Y37         FDCE (Setup_fdce_C_D)       -0.047    17.104    FDCE_1
  -------------------------------------------------------------------
                         required time                         17.104    
                         arrival time                          -8.571    
  -------------------------------------------------------------------
                         slack                                  8.533    

Slack (MET) :             8.543ns  (required time - arrival time)
  Source:                 FDCE_6/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_7/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        1.208ns  (logic 0.419ns (34.675%)  route 0.789ns (65.325%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.578ns = ( 16.578 - 10.000 ) 
    Source Clock Delay      (SCD):    7.187ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk100_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.303     5.855    clk100_IBUF_BUFG
    SLICE_X65Y36         LUT1 (Prop_lut1_I0_O)        0.124     5.979 r  clk100_inst/O
                         net (fo=9, routed)           1.208     7.187    main_crg_clkin
    SLICE_X40Y37         FDCE                                         r  FDCE_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y37         FDCE (Prop_fdce_C_Q)         0.419     7.606 r  FDCE_6/Q
                         net (fo=1, routed)           0.789     8.395    builder_reset6
    SLICE_X40Y37         FDCE                                         r  FDCE_7/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk100_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.053    15.424    clk100_IBUF_BUFG
    SLICE_X65Y36         LUT1 (Prop_lut1_I0_O)        0.100    15.524 r  clk100_inst/O
                         net (fo=9, routed)           1.054    16.578    main_crg_clkin
    SLICE_X40Y37         FDCE                                         r  FDCE_7/C
                         clock pessimism              0.608    17.187    
                         clock uncertainty           -0.035    17.151    
    SLICE_X40Y37         FDCE (Setup_fdce_C_D)       -0.213    16.938    FDCE_7
  -------------------------------------------------------------------
                         required time                         16.938    
                         arrival time                          -8.395    
  -------------------------------------------------------------------
                         slack                                  8.543    

Slack (MET) :             8.641ns  (required time - arrival time)
  Source:                 FDCE_3/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_4/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        1.232ns  (logic 0.456ns (37.028%)  route 0.776ns (62.972%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.578ns = ( 16.578 - 10.000 ) 
    Source Clock Delay      (SCD):    7.187ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk100_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.303     5.855    clk100_IBUF_BUFG
    SLICE_X65Y36         LUT1 (Prop_lut1_I0_O)        0.124     5.979 r  clk100_inst/O
                         net (fo=9, routed)           1.208     7.187    main_crg_clkin
    SLICE_X40Y37         FDCE                                         r  FDCE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y37         FDCE (Prop_fdce_C_Q)         0.456     7.643 r  FDCE_3/Q
                         net (fo=1, routed)           0.776     8.418    builder_reset3
    SLICE_X40Y37         FDCE                                         r  FDCE_4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk100_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.053    15.424    clk100_IBUF_BUFG
    SLICE_X65Y36         LUT1 (Prop_lut1_I0_O)        0.100    15.524 r  clk100_inst/O
                         net (fo=9, routed)           1.054    16.578    main_crg_clkin
    SLICE_X40Y37         FDCE                                         r  FDCE_4/C
                         clock pessimism              0.608    17.187    
                         clock uncertainty           -0.035    17.151    
    SLICE_X40Y37         FDCE (Setup_fdce_C_D)       -0.092    17.059    FDCE_4
  -------------------------------------------------------------------
                         required time                         17.059    
                         arrival time                          -8.418    
  -------------------------------------------------------------------
                         slack                                  8.641    

Slack (MET) :             8.827ns  (required time - arrival time)
  Source:                 FDCE_2/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_3/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        1.044ns  (logic 0.456ns (43.668%)  route 0.588ns (56.332%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.578ns = ( 16.578 - 10.000 ) 
    Source Clock Delay      (SCD):    7.187ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk100_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.303     5.855    clk100_IBUF_BUFG
    SLICE_X65Y36         LUT1 (Prop_lut1_I0_O)        0.124     5.979 r  clk100_inst/O
                         net (fo=9, routed)           1.208     7.187    main_crg_clkin
    SLICE_X40Y37         FDCE                                         r  FDCE_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y37         FDCE (Prop_fdce_C_Q)         0.456     7.643 r  FDCE_2/Q
                         net (fo=1, routed)           0.588     8.231    builder_reset2
    SLICE_X40Y37         FDCE                                         r  FDCE_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk100_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.053    15.424    clk100_IBUF_BUFG
    SLICE_X65Y36         LUT1 (Prop_lut1_I0_O)        0.100    15.524 r  clk100_inst/O
                         net (fo=9, routed)           1.054    16.578    main_crg_clkin
    SLICE_X40Y37         FDCE                                         r  FDCE_3/C
                         clock pessimism              0.608    17.187    
                         clock uncertainty           -0.035    17.151    
    SLICE_X40Y37         FDCE (Setup_fdce_C_D)       -0.093    17.058    FDCE_3
  -------------------------------------------------------------------
                         required time                         17.058    
                         arrival time                          -8.231    
  -------------------------------------------------------------------
                         slack                                  8.827    

Slack (MET) :             8.944ns  (required time - arrival time)
  Source:                 FDCE_5/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_6/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.806ns  (logic 0.419ns (51.979%)  route 0.387ns (48.021%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.578ns = ( 16.578 - 10.000 ) 
    Source Clock Delay      (SCD):    7.187ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk100_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.303     5.855    clk100_IBUF_BUFG
    SLICE_X65Y36         LUT1 (Prop_lut1_I0_O)        0.124     5.979 r  clk100_inst/O
                         net (fo=9, routed)           1.208     7.187    main_crg_clkin
    SLICE_X40Y37         FDCE                                         r  FDCE_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y37         FDCE (Prop_fdce_C_Q)         0.419     7.606 r  FDCE_5/Q
                         net (fo=1, routed)           0.387     7.993    builder_reset5
    SLICE_X40Y37         FDCE                                         r  FDCE_6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk100_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.053    15.424    clk100_IBUF_BUFG
    SLICE_X65Y36         LUT1 (Prop_lut1_I0_O)        0.100    15.524 r  clk100_inst/O
                         net (fo=9, routed)           1.054    16.578    main_crg_clkin
    SLICE_X40Y37         FDCE                                         r  FDCE_6/C
                         clock pessimism              0.608    17.187    
                         clock uncertainty           -0.035    17.151    
    SLICE_X40Y37         FDCE (Setup_fdce_C_D)       -0.215    16.936    FDCE_6
  -------------------------------------------------------------------
                         required time                         16.936    
                         arrival time                          -7.993    
  -------------------------------------------------------------------
                         slack                                  8.944    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 FDCE_5/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_6/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.128ns (50.775%)  route 0.124ns (49.225%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.010ns
    Source Clock Delay      (SCD):    2.362ns
    Clock Pessimism Removal (CPR):    0.648ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk100_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.818     1.732    clk100_IBUF_BUFG
    SLICE_X65Y36         LUT1 (Prop_lut1_I0_O)        0.045     1.777 r  clk100_inst/O
                         net (fo=9, routed)           0.585     2.362    main_crg_clkin
    SLICE_X40Y37         FDCE                                         r  FDCE_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y37         FDCE (Prop_fdce_C_Q)         0.128     2.490 r  FDCE_5/Q
                         net (fo=1, routed)           0.124     2.614    builder_reset5
    SLICE_X40Y37         FDCE                                         r  FDCE_6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk100_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.139     2.298    clk100_IBUF_BUFG
    SLICE_X65Y36         LUT1 (Prop_lut1_I0_O)        0.056     2.354 r  clk100_inst/O
                         net (fo=9, routed)           0.656     3.010    main_crg_clkin
    SLICE_X40Y37         FDCE                                         r  FDCE_6/C
                         clock pessimism             -0.648     2.362    
    SLICE_X40Y37         FDCE (Hold_fdce_C_D)         0.023     2.385    FDCE_6
  -------------------------------------------------------------------
                         required time                         -2.385    
                         arrival time                           2.614    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.326ns  (arrival time - required time)
  Source:                 FDCE_2/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_3/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.141ns (37.778%)  route 0.232ns (62.222%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.010ns
    Source Clock Delay      (SCD):    2.362ns
    Clock Pessimism Removal (CPR):    0.648ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk100_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.818     1.732    clk100_IBUF_BUFG
    SLICE_X65Y36         LUT1 (Prop_lut1_I0_O)        0.045     1.777 r  clk100_inst/O
                         net (fo=9, routed)           0.585     2.362    main_crg_clkin
    SLICE_X40Y37         FDCE                                         r  FDCE_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y37         FDCE (Prop_fdce_C_Q)         0.141     2.503 r  FDCE_2/Q
                         net (fo=1, routed)           0.232     2.735    builder_reset2
    SLICE_X40Y37         FDCE                                         r  FDCE_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk100_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.139     2.298    clk100_IBUF_BUFG
    SLICE_X65Y36         LUT1 (Prop_lut1_I0_O)        0.056     2.354 r  clk100_inst/O
                         net (fo=9, routed)           0.656     3.010    main_crg_clkin
    SLICE_X40Y37         FDCE                                         r  FDCE_3/C
                         clock pessimism             -0.648     2.362    
    SLICE_X40Y37         FDCE (Hold_fdce_C_D)         0.047     2.409    FDCE_3
  -------------------------------------------------------------------
                         required time                         -2.409    
                         arrival time                           2.735    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.387ns  (arrival time - required time)
  Source:                 FDCE_3/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_4/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.141ns (32.525%)  route 0.293ns (67.475%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.010ns
    Source Clock Delay      (SCD):    2.362ns
    Clock Pessimism Removal (CPR):    0.648ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk100_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.818     1.732    clk100_IBUF_BUFG
    SLICE_X65Y36         LUT1 (Prop_lut1_I0_O)        0.045     1.777 r  clk100_inst/O
                         net (fo=9, routed)           0.585     2.362    main_crg_clkin
    SLICE_X40Y37         FDCE                                         r  FDCE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y37         FDCE (Prop_fdce_C_Q)         0.141     2.503 r  FDCE_3/Q
                         net (fo=1, routed)           0.293     2.796    builder_reset3
    SLICE_X40Y37         FDCE                                         r  FDCE_4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk100_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.139     2.298    clk100_IBUF_BUFG
    SLICE_X65Y36         LUT1 (Prop_lut1_I0_O)        0.056     2.354 r  clk100_inst/O
                         net (fo=9, routed)           0.656     3.010    main_crg_clkin
    SLICE_X40Y37         FDCE                                         r  FDCE_4/C
                         clock pessimism             -0.648     2.362    
    SLICE_X40Y37         FDCE (Hold_fdce_C_D)         0.047     2.409    FDCE_4
  -------------------------------------------------------------------
                         required time                         -2.409    
                         arrival time                           2.796    
  -------------------------------------------------------------------
                         slack                                  0.387    

Slack (MET) :             0.395ns  (arrival time - required time)
  Source:                 FDCE_6/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_7/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.128ns (30.449%)  route 0.292ns (69.551%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.010ns
    Source Clock Delay      (SCD):    2.362ns
    Clock Pessimism Removal (CPR):    0.648ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk100_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.818     1.732    clk100_IBUF_BUFG
    SLICE_X65Y36         LUT1 (Prop_lut1_I0_O)        0.045     1.777 r  clk100_inst/O
                         net (fo=9, routed)           0.585     2.362    main_crg_clkin
    SLICE_X40Y37         FDCE                                         r  FDCE_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y37         FDCE (Prop_fdce_C_Q)         0.128     2.490 r  FDCE_6/Q
                         net (fo=1, routed)           0.292     2.782    builder_reset6
    SLICE_X40Y37         FDCE                                         r  FDCE_7/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk100_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.139     2.298    clk100_IBUF_BUFG
    SLICE_X65Y36         LUT1 (Prop_lut1_I0_O)        0.056     2.354 r  clk100_inst/O
                         net (fo=9, routed)           0.656     3.010    main_crg_clkin
    SLICE_X40Y37         FDCE                                         r  FDCE_7/C
                         clock pessimism             -0.648     2.362    
    SLICE_X40Y37         FDCE (Hold_fdce_C_D)         0.025     2.387    FDCE_7
  -------------------------------------------------------------------
                         required time                         -2.387    
                         arrival time                           2.782    
  -------------------------------------------------------------------
                         slack                                  0.395    

Slack (MET) :             0.397ns  (arrival time - required time)
  Source:                 FDCE/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_1/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.141ns (29.848%)  route 0.331ns (70.152%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.010ns
    Source Clock Delay      (SCD):    2.362ns
    Clock Pessimism Removal (CPR):    0.648ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk100_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.818     1.732    clk100_IBUF_BUFG
    SLICE_X65Y36         LUT1 (Prop_lut1_I0_O)        0.045     1.777 r  clk100_inst/O
                         net (fo=9, routed)           0.585     2.362    main_crg_clkin
    SLICE_X40Y37         FDCE                                         r  FDCE/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y37         FDCE (Prop_fdce_C_Q)         0.141     2.503 r  FDCE/Q
                         net (fo=1, routed)           0.331     2.835    builder_reset0
    SLICE_X40Y37         FDCE                                         r  FDCE_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk100_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.139     2.298    clk100_IBUF_BUFG
    SLICE_X65Y36         LUT1 (Prop_lut1_I0_O)        0.056     2.354 r  clk100_inst/O
                         net (fo=9, routed)           0.656     3.010    main_crg_clkin
    SLICE_X40Y37         FDCE                                         r  FDCE_1/C
                         clock pessimism             -0.648     2.362    
    SLICE_X40Y37         FDCE (Hold_fdce_C_D)         0.075     2.437    FDCE_1
  -------------------------------------------------------------------
                         required time                         -2.437    
                         arrival time                           2.835    
  -------------------------------------------------------------------
                         slack                                  0.397    

Slack (MET) :             0.427ns  (arrival time - required time)
  Source:                 FDCE_1/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_2/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.128ns (30.502%)  route 0.292ns (69.498%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.010ns
    Source Clock Delay      (SCD):    2.362ns
    Clock Pessimism Removal (CPR):    0.648ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk100_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.818     1.732    clk100_IBUF_BUFG
    SLICE_X65Y36         LUT1 (Prop_lut1_I0_O)        0.045     1.777 r  clk100_inst/O
                         net (fo=9, routed)           0.585     2.362    main_crg_clkin
    SLICE_X40Y37         FDCE                                         r  FDCE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y37         FDCE (Prop_fdce_C_Q)         0.128     2.490 r  FDCE_1/Q
                         net (fo=1, routed)           0.292     2.782    builder_reset1
    SLICE_X40Y37         FDCE                                         r  FDCE_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk100_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.139     2.298    clk100_IBUF_BUFG
    SLICE_X65Y36         LUT1 (Prop_lut1_I0_O)        0.056     2.354 r  clk100_inst/O
                         net (fo=9, routed)           0.656     3.010    main_crg_clkin
    SLICE_X40Y37         FDCE                                         r  FDCE_2/C
                         clock pessimism             -0.648     2.362    
    SLICE_X40Y37         FDCE (Hold_fdce_C_D)        -0.007     2.355    FDCE_2
  -------------------------------------------------------------------
                         required time                         -2.355    
                         arrival time                           2.782    
  -------------------------------------------------------------------
                         slack                                  0.427    

Slack (MET) :             0.479ns  (arrival time - required time)
  Source:                 FDCE_4/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_5/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.550ns  (logic 0.141ns (25.638%)  route 0.409ns (74.362%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.010ns
    Source Clock Delay      (SCD):    2.362ns
    Clock Pessimism Removal (CPR):    0.648ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk100_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.818     1.732    clk100_IBUF_BUFG
    SLICE_X65Y36         LUT1 (Prop_lut1_I0_O)        0.045     1.777 r  clk100_inst/O
                         net (fo=9, routed)           0.585     2.362    main_crg_clkin
    SLICE_X40Y37         FDCE                                         r  FDCE_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y37         FDCE (Prop_fdce_C_Q)         0.141     2.503 r  FDCE_4/Q
                         net (fo=1, routed)           0.409     2.912    builder_reset4
    SLICE_X40Y37         FDCE                                         r  FDCE_5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk100_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.139     2.298    clk100_IBUF_BUFG
    SLICE_X65Y36         LUT1 (Prop_lut1_I0_O)        0.056     2.354 r  clk100_inst/O
                         net (fo=9, routed)           0.656     3.010    main_crg_clkin
    SLICE_X40Y37         FDCE                                         r  FDCE_5/C
                         clock pessimism             -0.648     2.362    
    SLICE_X40Y37         FDCE (Hold_fdce_C_D)         0.071     2.433    FDCE_5
  -------------------------------------------------------------------
                         required time                         -2.433    
                         arrival time                           2.912    
  -------------------------------------------------------------------
                         slack                                  0.479    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I            n/a            2.155         10.000      7.845      BUFGCTRL_X0Y18  clk100_IBUF_BUFG_inst/I
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  PLLE2_ADV/CLKIN1
Min Period        n/a     FDCE/C            n/a            1.000         10.000      9.000      SLICE_X40Y37    FDCE/C
Min Period        n/a     FDCE/C            n/a            1.000         10.000      9.000      SLICE_X40Y37    FDCE_1/C
Min Period        n/a     FDCE/C            n/a            1.000         10.000      9.000      SLICE_X40Y37    FDCE_2/C
Min Period        n/a     FDCE/C            n/a            1.000         10.000      9.000      SLICE_X40Y37    FDCE_3/C
Min Period        n/a     FDCE/C            n/a            1.000         10.000      9.000      SLICE_X40Y37    FDCE_4/C
Min Period        n/a     FDCE/C            n/a            1.000         10.000      9.000      SLICE_X40Y37    FDCE_5/C
Min Period        n/a     FDCE/C            n/a            1.000         10.000      9.000      SLICE_X40Y37    FDCE_6/C
Min Period        n/a     FDCE/C            n/a            1.000         10.000      9.000      SLICE_X40Y37    FDCE_7/C
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  PLLE2_ADV/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  PLLE2_ADV/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  PLLE2_ADV/CLKIN1
Low Pulse Width   Slow    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X40Y37    FDCE/C
Low Pulse Width   Fast    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X40Y37    FDCE/C
Low Pulse Width   Slow    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X40Y37    FDCE_1/C
Low Pulse Width   Fast    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X40Y37    FDCE_1/C
Low Pulse Width   Slow    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X40Y37    FDCE_2/C
Low Pulse Width   Fast    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X40Y37    FDCE_2/C
Low Pulse Width   Slow    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X40Y37    FDCE_3/C
Low Pulse Width   Fast    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X40Y37    FDCE_3/C
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  PLLE2_ADV/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  PLLE2_ADV/CLKIN1
High Pulse Width  Slow    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X40Y37    FDCE/C
High Pulse Width  Fast    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X40Y37    FDCE/C
High Pulse Width  Slow    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X40Y37    FDCE_1/C
High Pulse Width  Fast    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X40Y37    FDCE_1/C
High Pulse Width  Slow    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X40Y37    FDCE_2/C
High Pulse Width  Fast    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X40Y37    FDCE_2/C
High Pulse Width  Slow    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X40Y37    FDCE_3/C
High Pulse Width  Fast    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X40Y37    FDCE_3/C



---------------------------------------------------------------------------------------------------
From Clock:  builder_pll_fb
  To Clock:  builder_pll_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         builder_pll_fb
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_ADV/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  PLLE2_ADV/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  PLLE2_ADV/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  PLLE2_ADV/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y0  PLLE2_ADV/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  main_crg_clkout0
  To Clock:  main_crg_clkout0

Setup :            0  Failing Endpoints,  Worst Slack        0.328ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.019ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.328ns  (required time - arrival time)
  Source:                 main_soclinux_sdram_zqcs_timer_count1_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_soclinux_sdram_bankmachine1_twtpcon_ready_reg/R
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (main_crg_clkout0 rise@10.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        8.936ns  (logic 1.793ns (20.066%)  route 7.143ns (79.934%))
  Logic Levels:           9  (LUT2=2 LUT4=3 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.328ns = ( 19.328 - 10.000 ) 
    Source Clock Delay      (SCD):    10.081ns
    Clock Pessimism Removal (CPR):    0.710ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk100_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.303     5.855    clk100_IBUF_BUFG
    SLICE_X65Y36         LUT1 (Prop_lut1_I0_O)        0.124     5.979 r  clk100_inst/O
                         net (fo=9, routed)           0.695     6.673    main_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.761 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.655     8.417    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.513 r  BUFG/O
                         net (fo=11330, routed)       1.568    10.081    sys_clk
    SLICE_X51Y11         FDRE                                         r  main_soclinux_sdram_zqcs_timer_count1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y11         FDRE (Prop_fdre_C_Q)         0.456    10.537 f  main_soclinux_sdram_zqcs_timer_count1_reg[11]/Q
                         net (fo=2, routed)           0.821    11.358    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/dBridge_logic/main_soclinux_sdram_zqcs_timer_count1_reg[11]
    SLICE_X52Y14         LUT4 (Prop_lut4_I1_O)        0.124    11.482 f  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/dBridge_logic/main_soclinux_sdram_zqcs_timer_count1[0]_i_12/O
                         net (fo=1, routed)           0.571    12.053    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/dBridge_logic/main_soclinux_sdram_zqcs_timer_count1[0]_i_12_n_0
    SLICE_X53Y12         LUT5 (Prop_lut5_I4_O)        0.124    12.177 f  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/dBridge_logic/main_soclinux_sdram_zqcs_timer_count1[0]_i_9/O
                         net (fo=3, routed)           0.812    12.989    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/dBridge_logic/main_soclinux_sdram_zqcs_timer_count1_reg_10_sn_1
    SLICE_X53Y11         LUT6 (Prop_lut6_I3_O)        0.124    13.113 r  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/dBridge_logic/builder_bankmachine0_state[1]_i_2/O
                         net (fo=48, routed)          1.035    14.148    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/iBridge_logic/main_soclinux_sdram_choose_req_grant[0]_i_10
    SLICE_X47Y6          LUT6 (Prop_lut6_I3_O)        0.124    14.272 r  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/iBridge_logic/main_soclinux_sdram_bankmachine3_pipe_valid_source_valid_i_6/O
                         net (fo=10, routed)          0.441    14.714    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/iBridge_logic/main_soclinux_sdram_bankmachine2_pipe_valid_source_payload_we_reg
    SLICE_X47Y8          LUT4 (Prop_lut4_I0_O)        0.124    14.838 f  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/iBridge_logic/main_soclinux_sdram_dfi_p0_cas_n_i_5/O
                         net (fo=2, routed)           0.419    15.257    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/iBridge_logic/main_soclinux_sdram_choose_req_grant_reg[1]
    SLICE_X47Y8          LUT6 (Prop_lut6_I2_O)        0.124    15.381 f  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/iBridge_logic/main_soclinux_sdram_dfi_p0_cas_n_i_2/O
                         net (fo=9, routed)           0.684    16.065    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/iBridge_logic/main_soclinux_sdram_choose_req_grant_reg[2]_0
    SLICE_X38Y3          LUT4 (Prop_lut4_I3_O)        0.124    16.189 f  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/iBridge_logic/main_soclinux_sdram_bankmachine1_pipe_valid_source_payload_we_i_2/O
                         net (fo=8, routed)           0.797    16.986    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood_n_128
    SLICE_X40Y9          LUT2 (Prop_lut2_I1_O)        0.118    17.104 r  builder_new_master_wdata_ready0_i_5/O
                         net (fo=7, routed)           1.027    18.131    main_soclinux_sdram_bankmachine1_twtpcon_valid
    SLICE_X37Y6          LUT2 (Prop_lut2_I1_O)        0.351    18.482 r  main_soclinux_sdram_bankmachine1_twtpcon_ready_i_1/O
                         net (fo=1, routed)           0.535    19.017    main_soclinux_sdram_bankmachine1_twtpcon_ready_i_1_n_0
    SLICE_X37Y4          FDRE                                         r  main_soclinux_sdram_bankmachine1_twtpcon_ready_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk100_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.053    15.424    clk100_IBUF_BUFG
    SLICE_X65Y36         LUT1 (Prop_lut1_I0_O)        0.100    15.524 r  clk100_inst/O
                         net (fo=9, routed)           0.608    16.132    main_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    16.215 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.576    17.791    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.882 r  BUFG/O
                         net (fo=11330, routed)       1.445    19.328    sys_clk
    SLICE_X37Y4          FDRE                                         r  main_soclinux_sdram_bankmachine1_twtpcon_ready_reg/C
                         clock pessimism              0.710    20.038    
                         clock uncertainty           -0.057    19.981    
    SLICE_X37Y4          FDRE (Setup_fdre_C_R)       -0.637    19.344    main_soclinux_sdram_bankmachine1_twtpcon_ready_reg
  -------------------------------------------------------------------
                         required time                         19.344    
                         arrival time                         -19.017    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.419ns  (required time - arrival time)
  Source:                 VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/decode_to_execute_SRC2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/IBusCachedPlugin_fetchPc_pcReg_reg[28]/CE
                            (rising edge-triggered cell FDCE clocked by main_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (main_crg_clkout0 rise@10.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        9.333ns  (logic 3.292ns (35.272%)  route 6.041ns (64.728%))
  Logic Levels:           14  (CARRY4=8 LUT3=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.324ns = ( 19.324 - 10.000 ) 
    Source Clock Delay      (SCD):    10.055ns
    Clock Pessimism Removal (CPR):    0.709ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk100_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.303     5.855    clk100_IBUF_BUFG
    SLICE_X65Y36         LUT1 (Prop_lut1_I0_O)        0.124     5.979 r  clk100_inst/O
                         net (fo=9, routed)           0.695     6.673    main_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.761 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.655     8.417    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.513 r  BUFG/O
                         net (fo=11330, routed)       1.542    10.055    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/out
    SLICE_X42Y80         FDRE                                         r  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/decode_to_execute_SRC2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y80         FDRE (Prop_fdre_C_Q)         0.518    10.573 r  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/decode_to_execute_SRC2_reg[2]/Q
                         net (fo=41, routed)          1.248    11.821    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/dataCache_2/ways_0_data/ram_block_reg_i_62_0[2]
    SLICE_X36Y88         LUT3 (Prop_lut3_I1_O)        0.124    11.945 r  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/dataCache_2/ways_0_data/ram_block_reg_i_89/O
                         net (fo=1, routed)           0.000    11.945    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/dataCache_2/ways_0_data/ram_block_reg_i_89_n_0
    SLICE_X36Y88         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.343 r  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/dataCache_2/ways_0_data/ram_block_reg_i_72/CO[3]
                         net (fo=1, routed)           0.000    12.343    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/dataCache_2/ways_0_data/ram_block_reg_i_72_n_0
    SLICE_X36Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.457 r  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/dataCache_2/ways_0_data/ram_block_reg_i_67/CO[3]
                         net (fo=1, routed)           0.000    12.457    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/dataCache_2/ways_0_data/ram_block_reg_i_67_n_0
    SLICE_X36Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.571 r  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/dataCache_2/ways_0_data/ram_block_reg_i_62/CO[3]
                         net (fo=1, routed)           0.000    12.571    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/dataCache_2_n_457
    SLICE_X36Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.685 r  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/execute_to_memory_MEMORY_VIRTUAL_ADDRESS_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.685    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/execute_to_memory_MEMORY_VIRTUAL_ADDRESS_reg[15]_i_3_n_0
    SLICE_X36Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.799 r  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/execute_to_memory_MEMORY_VIRTUAL_ADDRESS_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.799    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/execute_to_memory_MEMORY_VIRTUAL_ADDRESS_reg[19]_i_3_n_0
    SLICE_X36Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.913 r  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/execute_to_memory_MEMORY_VIRTUAL_ADDRESS_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.913    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/execute_to_memory_MEMORY_VIRTUAL_ADDRESS_reg[23]_i_3_n_0
    SLICE_X36Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.027 r  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/execute_to_memory_MEMORY_VIRTUAL_ADDRESS_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.027    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/execute_to_memory_MEMORY_VIRTUAL_ADDRESS_reg[27]_i_3_n_0
    SLICE_X36Y95         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.340 r  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/execute_to_memory_REGFILE_WRITE_DATA_reg[31]_i_7/O[3]
                         net (fo=7, routed)           0.326    13.666    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub[31]
    SLICE_X39Y96         LUT5 (Prop_lut5_I4_O)        0.306    13.972 r  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/IBusCachedPlugin_fetchPc_pcReg[31]_i_20/O
                         net (fo=1, routed)           0.851    14.823    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/IBusCachedPlugin_fetchPc_pcReg[31]_i_20_n_0
    SLICE_X44Y84         LUT6 (Prop_lut6_I2_O)        0.124    14.947 r  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/IBusCachedPlugin_fetchPc_pcReg[31]_i_13/O
                         net (fo=4, routed)           0.607    15.554    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/IBusCachedPlugin_fetchPc_pcReg[31]_i_13_n_0
    SLICE_X47Y84         LUT4 (Prop_lut4_I2_O)        0.119    15.673 f  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/IBusCachedPlugin_fetchPc_pcReg[31]_i_10/O
                         net (fo=65, routed)          1.146    16.819    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/dataCache_2/CsrPlugin_pipelineLiberator_pcValids_0_reg_1
    SLICE_X50Y86         LUT3 (Prop_lut3_I2_O)        0.358    17.177 r  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/dataCache_2/IBusCachedPlugin_fetchPc_pcReg[31]_i_3/O
                         net (fo=34, routed)          0.719    17.896    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/IBusCachedPlugin_cache/IBusCachedPlugin_fetchPc_pcReg_reg[2]
    SLICE_X47Y86         LUT6 (Prop_lut6_I4_O)        0.348    18.244 r  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/IBusCachedPlugin_cache/IBusCachedPlugin_fetchPc_pcReg[31]_i_1/O
                         net (fo=30, routed)          1.144    19.388    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/when_Fetcher_l160
    SLICE_X50Y95         FDCE                                         r  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/IBusCachedPlugin_fetchPc_pcReg_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk100_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.053    15.424    clk100_IBUF_BUFG
    SLICE_X65Y36         LUT1 (Prop_lut1_I0_O)        0.100    15.524 r  clk100_inst/O
                         net (fo=9, routed)           0.608    16.132    main_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    16.215 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.576    17.791    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.882 r  BUFG/O
                         net (fo=11330, routed)       1.442    19.324    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/out
    SLICE_X50Y95         FDCE                                         r  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/IBusCachedPlugin_fetchPc_pcReg_reg[28]/C
                         clock pessimism              0.709    20.033    
                         clock uncertainty           -0.057    19.976    
    SLICE_X50Y95         FDCE (Setup_fdce_C_CE)      -0.169    19.807    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/IBusCachedPlugin_fetchPc_pcReg_reg[28]
  -------------------------------------------------------------------
                         required time                         19.807    
                         arrival time                         -19.388    
  -------------------------------------------------------------------
                         slack                                  0.419    

Slack (MET) :             0.440ns  (required time - arrival time)
  Source:                 main_soclinux_sdram_bankmachine0_level_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/dBridge_logic/pendingRead_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by main_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (main_crg_clkout0 rise@10.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        9.496ns  (logic 3.047ns (32.086%)  route 6.449ns (67.914%))
  Logic Levels:           11  (CARRY4=2 LUT2=1 LUT4=1 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.319ns = ( 19.319 - 10.000 ) 
    Source Clock Delay      (SCD):    10.073ns
    Clock Pessimism Removal (CPR):    0.638ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk100_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.303     5.855    clk100_IBUF_BUFG
    SLICE_X65Y36         LUT1 (Prop_lut1_I0_O)        0.124     5.979 r  clk100_inst/O
                         net (fo=9, routed)           0.695     6.673    main_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.761 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.655     8.417    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.513 r  BUFG/O
                         net (fo=11330, routed)       1.560    10.073    sys_clk
    SLICE_X36Y13         FDRE                                         r  main_soclinux_sdram_bankmachine0_level_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y13         FDRE (Prop_fdre_C_Q)         0.419    10.492 f  main_soclinux_sdram_bankmachine0_level_reg[3]/Q
                         net (fo=8, routed)           1.194    11.687    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/iBridge_logic/iBridge_logic_io_input_upSizer_io_output_unburstify/storage_3_reg_0_7_0_5_i_13[3]
    SLICE_X36Y12         LUT5 (Prop_lut5_I4_O)        0.327    12.014 r  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/iBridge_logic/iBridge_logic_io_input_upSizer_io_output_unburstify/FSM_onehot_builder_roundrobin0_grant[2]_i_8/O
                         net (fo=7, routed)           0.919    12.932    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/dBridge_logic/io_input_upSizer/storage_3_reg_0_7_0_5_i_10
    SLICE_X30Y16         LUT4 (Prop_lut4_I2_O)        0.332    13.264 f  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/dBridge_logic/io_input_upSizer/FSM_onehot_builder_roundrobin4_grant[2]_i_11/O
                         net (fo=4, routed)           0.328    13.592    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/dBridge_logic/io_input_upSizer/FSM_onehot_builder_roundrobin4_grant[2]_i_11_n_0
    SLICE_X31Y17         LUT6 (Prop_lut6_I4_O)        0.124    13.716 f  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/dBridge_logic/io_input_upSizer/storage_5_reg_0_7_0_5_i_18/O
                         net (fo=2, routed)           0.418    14.134    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/dBridge_logic/io_input_upSizer/storage_5_reg_0_7_0_5_i_18_n_0
    SLICE_X31Y17         LUT6 (Prop_lut6_I0_O)        0.124    14.258 f  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/dBridge_logic/io_input_upSizer/storage_4_reg_0_7_0_5_i_14/O
                         net (fo=2, routed)           0.423    14.681    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/dBridge_logic/io_input_upSizer/outputCmd_rData_addr_reg[9]
    SLICE_X31Y16         LUT6 (Prop_lut6_I5_O)        0.124    14.805 r  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/dBridge_logic/io_input_upSizer/logic_ram_reg_0_31_0_5_i_18/O
                         net (fo=1, routed)           0.547    15.352    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/dBridge_logic/io_input_upSizer/logic_ram_reg_0_31_0_5_i_18_n_0
    SLICE_X31Y19         LUT5 (Prop_lut5_I4_O)        0.124    15.476 r  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/dBridge_logic/io_input_upSizer/logic_ram_reg_0_31_0_5_i_13/O
                         net (fo=1, routed)           0.151    15.627    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/dBridge_logic/io_input_upSizer/logic_ram_reg_0_31_0_5_i_13_n_0
    SLICE_X31Y19         LUT6 (Prop_lut6_I1_O)        0.124    15.751 r  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/dBridge_logic/io_input_upSizer/logic_ram_reg_0_31_0_5_i_8__0/O
                         net (fo=31, routed)          1.281    17.032    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/dBridge_logic/outputCmd_ready
    SLICE_X36Y36         LUT2 (Prop_lut2_I1_O)        0.124    17.156 r  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/dBridge_logic/_zz_cmdFork_valid_1_i_2/O
                         net (fo=5, routed)           0.806    17.962    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/dBridge_logic/dBridge_logic_io_input_upSizer_io_output_unburstify/pendingRead_reg[3]_0
    SLICE_X35Y31         LUT5 (Prop_lut5_I1_O)        0.150    18.112 r  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/dBridge_logic/dBridge_logic_io_input_upSizer_io_output_unburstify/pendingRead[3]_i_3/O
                         net (fo=1, routed)           0.382    18.494    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/dBridge_logic/dBridge_logic_io_input_upSizer_io_output_unburstify/pendingRead[3]_i_3_n_0
    SLICE_X34Y31         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.752    19.246 r  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/dBridge_logic/dBridge_logic_io_input_upSizer_io_output_unburstify/pendingRead_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.246    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/dBridge_logic/dBridge_logic_io_input_upSizer_io_output_unburstify/pendingRead_reg[3]_i_1_n_0
    SLICE_X34Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    19.569 r  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/dBridge_logic/dBridge_logic_io_input_upSizer_io_output_unburstify/pendingRead_reg[5]_i_1/O[1]
                         net (fo=1, routed)           0.000    19.569    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/dBridge_logic/dBridge_logic_io_input_upSizer_io_output_unburstify_n_48
    SLICE_X34Y32         FDCE                                         r  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/dBridge_logic/pendingRead_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk100_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.053    15.424    clk100_IBUF_BUFG
    SLICE_X65Y36         LUT1 (Prop_lut1_I0_O)        0.100    15.524 r  clk100_inst/O
                         net (fo=9, routed)           0.608    16.132    main_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    16.215 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.576    17.791    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.882 r  BUFG/O
                         net (fo=11330, routed)       1.436    19.319    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/dBridge_logic/out
    SLICE_X34Y32         FDCE                                         r  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/dBridge_logic/pendingRead_reg[5]/C
                         clock pessimism              0.638    19.957    
                         clock uncertainty           -0.057    19.900    
    SLICE_X34Y32         FDCE (Setup_fdce_C_D)        0.109    20.009    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/dBridge_logic/pendingRead_reg[5]
  -------------------------------------------------------------------
                         required time                         20.009    
                         arrival time                         -19.569    
  -------------------------------------------------------------------
                         slack                                  0.440    

Slack (MET) :             0.515ns  (required time - arrival time)
  Source:                 VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/decode_to_execute_SRC2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/IBusCachedPlugin_fetchPc_pcReg_reg[25]/CE
                            (rising edge-triggered cell FDCE clocked by main_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (main_crg_clkout0 rise@10.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        9.200ns  (logic 3.292ns (35.781%)  route 5.908ns (64.219%))
  Logic Levels:           14  (CARRY4=8 LUT3=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.323ns = ( 19.323 - 10.000 ) 
    Source Clock Delay      (SCD):    10.055ns
    Clock Pessimism Removal (CPR):    0.709ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk100_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.303     5.855    clk100_IBUF_BUFG
    SLICE_X65Y36         LUT1 (Prop_lut1_I0_O)        0.124     5.979 r  clk100_inst/O
                         net (fo=9, routed)           0.695     6.673    main_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.761 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.655     8.417    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.513 r  BUFG/O
                         net (fo=11330, routed)       1.542    10.055    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/out
    SLICE_X42Y80         FDRE                                         r  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/decode_to_execute_SRC2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y80         FDRE (Prop_fdre_C_Q)         0.518    10.573 r  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/decode_to_execute_SRC2_reg[2]/Q
                         net (fo=41, routed)          1.248    11.821    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/dataCache_2/ways_0_data/ram_block_reg_i_62_0[2]
    SLICE_X36Y88         LUT3 (Prop_lut3_I1_O)        0.124    11.945 r  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/dataCache_2/ways_0_data/ram_block_reg_i_89/O
                         net (fo=1, routed)           0.000    11.945    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/dataCache_2/ways_0_data/ram_block_reg_i_89_n_0
    SLICE_X36Y88         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.343 r  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/dataCache_2/ways_0_data/ram_block_reg_i_72/CO[3]
                         net (fo=1, routed)           0.000    12.343    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/dataCache_2/ways_0_data/ram_block_reg_i_72_n_0
    SLICE_X36Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.457 r  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/dataCache_2/ways_0_data/ram_block_reg_i_67/CO[3]
                         net (fo=1, routed)           0.000    12.457    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/dataCache_2/ways_0_data/ram_block_reg_i_67_n_0
    SLICE_X36Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.571 r  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/dataCache_2/ways_0_data/ram_block_reg_i_62/CO[3]
                         net (fo=1, routed)           0.000    12.571    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/dataCache_2_n_457
    SLICE_X36Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.685 r  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/execute_to_memory_MEMORY_VIRTUAL_ADDRESS_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.685    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/execute_to_memory_MEMORY_VIRTUAL_ADDRESS_reg[15]_i_3_n_0
    SLICE_X36Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.799 r  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/execute_to_memory_MEMORY_VIRTUAL_ADDRESS_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.799    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/execute_to_memory_MEMORY_VIRTUAL_ADDRESS_reg[19]_i_3_n_0
    SLICE_X36Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.913 r  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/execute_to_memory_MEMORY_VIRTUAL_ADDRESS_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.913    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/execute_to_memory_MEMORY_VIRTUAL_ADDRESS_reg[23]_i_3_n_0
    SLICE_X36Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.027 r  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/execute_to_memory_MEMORY_VIRTUAL_ADDRESS_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.027    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/execute_to_memory_MEMORY_VIRTUAL_ADDRESS_reg[27]_i_3_n_0
    SLICE_X36Y95         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.340 r  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/execute_to_memory_REGFILE_WRITE_DATA_reg[31]_i_7/O[3]
                         net (fo=7, routed)           0.326    13.666    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub[31]
    SLICE_X39Y96         LUT5 (Prop_lut5_I4_O)        0.306    13.972 r  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/IBusCachedPlugin_fetchPc_pcReg[31]_i_20/O
                         net (fo=1, routed)           0.851    14.823    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/IBusCachedPlugin_fetchPc_pcReg[31]_i_20_n_0
    SLICE_X44Y84         LUT6 (Prop_lut6_I2_O)        0.124    14.947 r  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/IBusCachedPlugin_fetchPc_pcReg[31]_i_13/O
                         net (fo=4, routed)           0.607    15.554    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/IBusCachedPlugin_fetchPc_pcReg[31]_i_13_n_0
    SLICE_X47Y84         LUT4 (Prop_lut4_I2_O)        0.119    15.673 f  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/IBusCachedPlugin_fetchPc_pcReg[31]_i_10/O
                         net (fo=65, routed)          1.146    16.819    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/dataCache_2/CsrPlugin_pipelineLiberator_pcValids_0_reg_1
    SLICE_X50Y86         LUT3 (Prop_lut3_I2_O)        0.358    17.177 r  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/dataCache_2/IBusCachedPlugin_fetchPc_pcReg[31]_i_3/O
                         net (fo=34, routed)          0.719    17.896    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/IBusCachedPlugin_cache/IBusCachedPlugin_fetchPc_pcReg_reg[2]
    SLICE_X47Y86         LUT6 (Prop_lut6_I4_O)        0.348    18.244 r  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/IBusCachedPlugin_cache/IBusCachedPlugin_fetchPc_pcReg[31]_i_1/O
                         net (fo=30, routed)          1.011    19.255    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/when_Fetcher_l160
    SLICE_X48Y94         FDCE                                         r  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/IBusCachedPlugin_fetchPc_pcReg_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk100_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.053    15.424    clk100_IBUF_BUFG
    SLICE_X65Y36         LUT1 (Prop_lut1_I0_O)        0.100    15.524 r  clk100_inst/O
                         net (fo=9, routed)           0.608    16.132    main_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    16.215 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.576    17.791    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.882 r  BUFG/O
                         net (fo=11330, routed)       1.441    19.323    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/out
    SLICE_X48Y94         FDCE                                         r  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/IBusCachedPlugin_fetchPc_pcReg_reg[25]/C
                         clock pessimism              0.709    20.032    
                         clock uncertainty           -0.057    19.975    
    SLICE_X48Y94         FDCE (Setup_fdce_C_CE)      -0.205    19.770    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/IBusCachedPlugin_fetchPc_pcReg_reg[25]
  -------------------------------------------------------------------
                         required time                         19.770    
                         arrival time                         -19.255    
  -------------------------------------------------------------------
                         slack                                  0.515    

Slack (MET) :             0.527ns  (required time - arrival time)
  Source:                 VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/decode_to_execute_SRC2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/IBusCachedPlugin_fetchPc_pcReg_reg[18]/CE
                            (rising edge-triggered cell FDCE clocked by main_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (main_crg_clkout0 rise@10.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        9.188ns  (logic 3.292ns (35.829%)  route 5.896ns (64.171%))
  Logic Levels:           14  (CARRY4=8 LUT3=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.323ns = ( 19.323 - 10.000 ) 
    Source Clock Delay      (SCD):    10.055ns
    Clock Pessimism Removal (CPR):    0.709ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk100_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.303     5.855    clk100_IBUF_BUFG
    SLICE_X65Y36         LUT1 (Prop_lut1_I0_O)        0.124     5.979 r  clk100_inst/O
                         net (fo=9, routed)           0.695     6.673    main_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.761 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.655     8.417    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.513 r  BUFG/O
                         net (fo=11330, routed)       1.542    10.055    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/out
    SLICE_X42Y80         FDRE                                         r  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/decode_to_execute_SRC2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y80         FDRE (Prop_fdre_C_Q)         0.518    10.573 r  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/decode_to_execute_SRC2_reg[2]/Q
                         net (fo=41, routed)          1.248    11.821    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/dataCache_2/ways_0_data/ram_block_reg_i_62_0[2]
    SLICE_X36Y88         LUT3 (Prop_lut3_I1_O)        0.124    11.945 r  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/dataCache_2/ways_0_data/ram_block_reg_i_89/O
                         net (fo=1, routed)           0.000    11.945    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/dataCache_2/ways_0_data/ram_block_reg_i_89_n_0
    SLICE_X36Y88         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.343 r  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/dataCache_2/ways_0_data/ram_block_reg_i_72/CO[3]
                         net (fo=1, routed)           0.000    12.343    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/dataCache_2/ways_0_data/ram_block_reg_i_72_n_0
    SLICE_X36Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.457 r  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/dataCache_2/ways_0_data/ram_block_reg_i_67/CO[3]
                         net (fo=1, routed)           0.000    12.457    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/dataCache_2/ways_0_data/ram_block_reg_i_67_n_0
    SLICE_X36Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.571 r  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/dataCache_2/ways_0_data/ram_block_reg_i_62/CO[3]
                         net (fo=1, routed)           0.000    12.571    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/dataCache_2_n_457
    SLICE_X36Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.685 r  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/execute_to_memory_MEMORY_VIRTUAL_ADDRESS_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.685    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/execute_to_memory_MEMORY_VIRTUAL_ADDRESS_reg[15]_i_3_n_0
    SLICE_X36Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.799 r  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/execute_to_memory_MEMORY_VIRTUAL_ADDRESS_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.799    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/execute_to_memory_MEMORY_VIRTUAL_ADDRESS_reg[19]_i_3_n_0
    SLICE_X36Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.913 r  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/execute_to_memory_MEMORY_VIRTUAL_ADDRESS_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.913    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/execute_to_memory_MEMORY_VIRTUAL_ADDRESS_reg[23]_i_3_n_0
    SLICE_X36Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.027 r  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/execute_to_memory_MEMORY_VIRTUAL_ADDRESS_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.027    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/execute_to_memory_MEMORY_VIRTUAL_ADDRESS_reg[27]_i_3_n_0
    SLICE_X36Y95         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.340 r  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/execute_to_memory_REGFILE_WRITE_DATA_reg[31]_i_7/O[3]
                         net (fo=7, routed)           0.326    13.666    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub[31]
    SLICE_X39Y96         LUT5 (Prop_lut5_I4_O)        0.306    13.972 r  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/IBusCachedPlugin_fetchPc_pcReg[31]_i_20/O
                         net (fo=1, routed)           0.851    14.823    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/IBusCachedPlugin_fetchPc_pcReg[31]_i_20_n_0
    SLICE_X44Y84         LUT6 (Prop_lut6_I2_O)        0.124    14.947 r  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/IBusCachedPlugin_fetchPc_pcReg[31]_i_13/O
                         net (fo=4, routed)           0.607    15.554    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/IBusCachedPlugin_fetchPc_pcReg[31]_i_13_n_0
    SLICE_X47Y84         LUT4 (Prop_lut4_I2_O)        0.119    15.673 f  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/IBusCachedPlugin_fetchPc_pcReg[31]_i_10/O
                         net (fo=65, routed)          1.146    16.819    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/dataCache_2/CsrPlugin_pipelineLiberator_pcValids_0_reg_1
    SLICE_X50Y86         LUT3 (Prop_lut3_I2_O)        0.358    17.177 r  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/dataCache_2/IBusCachedPlugin_fetchPc_pcReg[31]_i_3/O
                         net (fo=34, routed)          0.719    17.896    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/IBusCachedPlugin_cache/IBusCachedPlugin_fetchPc_pcReg_reg[2]
    SLICE_X47Y86         LUT6 (Prop_lut6_I4_O)        0.348    18.244 r  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/IBusCachedPlugin_cache/IBusCachedPlugin_fetchPc_pcReg[31]_i_1/O
                         net (fo=30, routed)          0.999    19.243    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/when_Fetcher_l160
    SLICE_X48Y95         FDCE                                         r  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/IBusCachedPlugin_fetchPc_pcReg_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk100_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.053    15.424    clk100_IBUF_BUFG
    SLICE_X65Y36         LUT1 (Prop_lut1_I0_O)        0.100    15.524 r  clk100_inst/O
                         net (fo=9, routed)           0.608    16.132    main_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    16.215 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.576    17.791    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.882 r  BUFG/O
                         net (fo=11330, routed)       1.441    19.323    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/out
    SLICE_X48Y95         FDCE                                         r  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/IBusCachedPlugin_fetchPc_pcReg_reg[18]/C
                         clock pessimism              0.709    20.032    
                         clock uncertainty           -0.057    19.975    
    SLICE_X48Y95         FDCE (Setup_fdce_C_CE)      -0.205    19.770    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/IBusCachedPlugin_fetchPc_pcReg_reg[18]
  -------------------------------------------------------------------
                         required time                         19.770    
                         arrival time                         -19.243    
  -------------------------------------------------------------------
                         slack                                  0.527    

Slack (MET) :             0.527ns  (required time - arrival time)
  Source:                 VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/decode_to_execute_SRC2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/IBusCachedPlugin_fetchPc_pcReg_reg[31]/CE
                            (rising edge-triggered cell FDCE clocked by main_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (main_crg_clkout0 rise@10.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        9.188ns  (logic 3.292ns (35.829%)  route 5.896ns (64.171%))
  Logic Levels:           14  (CARRY4=8 LUT3=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.323ns = ( 19.323 - 10.000 ) 
    Source Clock Delay      (SCD):    10.055ns
    Clock Pessimism Removal (CPR):    0.709ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk100_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.303     5.855    clk100_IBUF_BUFG
    SLICE_X65Y36         LUT1 (Prop_lut1_I0_O)        0.124     5.979 r  clk100_inst/O
                         net (fo=9, routed)           0.695     6.673    main_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.761 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.655     8.417    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.513 r  BUFG/O
                         net (fo=11330, routed)       1.542    10.055    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/out
    SLICE_X42Y80         FDRE                                         r  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/decode_to_execute_SRC2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y80         FDRE (Prop_fdre_C_Q)         0.518    10.573 r  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/decode_to_execute_SRC2_reg[2]/Q
                         net (fo=41, routed)          1.248    11.821    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/dataCache_2/ways_0_data/ram_block_reg_i_62_0[2]
    SLICE_X36Y88         LUT3 (Prop_lut3_I1_O)        0.124    11.945 r  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/dataCache_2/ways_0_data/ram_block_reg_i_89/O
                         net (fo=1, routed)           0.000    11.945    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/dataCache_2/ways_0_data/ram_block_reg_i_89_n_0
    SLICE_X36Y88         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.343 r  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/dataCache_2/ways_0_data/ram_block_reg_i_72/CO[3]
                         net (fo=1, routed)           0.000    12.343    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/dataCache_2/ways_0_data/ram_block_reg_i_72_n_0
    SLICE_X36Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.457 r  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/dataCache_2/ways_0_data/ram_block_reg_i_67/CO[3]
                         net (fo=1, routed)           0.000    12.457    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/dataCache_2/ways_0_data/ram_block_reg_i_67_n_0
    SLICE_X36Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.571 r  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/dataCache_2/ways_0_data/ram_block_reg_i_62/CO[3]
                         net (fo=1, routed)           0.000    12.571    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/dataCache_2_n_457
    SLICE_X36Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.685 r  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/execute_to_memory_MEMORY_VIRTUAL_ADDRESS_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.685    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/execute_to_memory_MEMORY_VIRTUAL_ADDRESS_reg[15]_i_3_n_0
    SLICE_X36Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.799 r  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/execute_to_memory_MEMORY_VIRTUAL_ADDRESS_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.799    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/execute_to_memory_MEMORY_VIRTUAL_ADDRESS_reg[19]_i_3_n_0
    SLICE_X36Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.913 r  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/execute_to_memory_MEMORY_VIRTUAL_ADDRESS_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.913    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/execute_to_memory_MEMORY_VIRTUAL_ADDRESS_reg[23]_i_3_n_0
    SLICE_X36Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.027 r  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/execute_to_memory_MEMORY_VIRTUAL_ADDRESS_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.027    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/execute_to_memory_MEMORY_VIRTUAL_ADDRESS_reg[27]_i_3_n_0
    SLICE_X36Y95         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.340 r  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/execute_to_memory_REGFILE_WRITE_DATA_reg[31]_i_7/O[3]
                         net (fo=7, routed)           0.326    13.666    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub[31]
    SLICE_X39Y96         LUT5 (Prop_lut5_I4_O)        0.306    13.972 r  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/IBusCachedPlugin_fetchPc_pcReg[31]_i_20/O
                         net (fo=1, routed)           0.851    14.823    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/IBusCachedPlugin_fetchPc_pcReg[31]_i_20_n_0
    SLICE_X44Y84         LUT6 (Prop_lut6_I2_O)        0.124    14.947 r  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/IBusCachedPlugin_fetchPc_pcReg[31]_i_13/O
                         net (fo=4, routed)           0.607    15.554    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/IBusCachedPlugin_fetchPc_pcReg[31]_i_13_n_0
    SLICE_X47Y84         LUT4 (Prop_lut4_I2_O)        0.119    15.673 f  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/IBusCachedPlugin_fetchPc_pcReg[31]_i_10/O
                         net (fo=65, routed)          1.146    16.819    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/dataCache_2/CsrPlugin_pipelineLiberator_pcValids_0_reg_1
    SLICE_X50Y86         LUT3 (Prop_lut3_I2_O)        0.358    17.177 r  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/dataCache_2/IBusCachedPlugin_fetchPc_pcReg[31]_i_3/O
                         net (fo=34, routed)          0.719    17.896    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/IBusCachedPlugin_cache/IBusCachedPlugin_fetchPc_pcReg_reg[2]
    SLICE_X47Y86         LUT6 (Prop_lut6_I4_O)        0.348    18.244 r  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/IBusCachedPlugin_cache/IBusCachedPlugin_fetchPc_pcReg[31]_i_1/O
                         net (fo=30, routed)          0.999    19.243    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/when_Fetcher_l160
    SLICE_X48Y95         FDCE                                         r  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/IBusCachedPlugin_fetchPc_pcReg_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk100_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.053    15.424    clk100_IBUF_BUFG
    SLICE_X65Y36         LUT1 (Prop_lut1_I0_O)        0.100    15.524 r  clk100_inst/O
                         net (fo=9, routed)           0.608    16.132    main_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    16.215 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.576    17.791    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.882 r  BUFG/O
                         net (fo=11330, routed)       1.441    19.323    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/out
    SLICE_X48Y95         FDCE                                         r  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/IBusCachedPlugin_fetchPc_pcReg_reg[31]/C
                         clock pessimism              0.709    20.032    
                         clock uncertainty           -0.057    19.975    
    SLICE_X48Y95         FDCE (Setup_fdce_C_CE)      -0.205    19.770    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/IBusCachedPlugin_fetchPc_pcReg_reg[31]
  -------------------------------------------------------------------
                         required time                         19.770    
                         arrival time                         -19.243    
  -------------------------------------------------------------------
                         slack                                  0.527    

Slack (MET) :             0.544ns  (required time - arrival time)
  Source:                 main_soclinux_sdram_bankmachine0_level_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/dBridge_logic/pendingRead_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by main_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (main_crg_clkout0 rise@10.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        9.392ns  (logic 2.943ns (31.334%)  route 6.449ns (68.666%))
  Logic Levels:           11  (CARRY4=2 LUT2=1 LUT4=1 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.319ns = ( 19.319 - 10.000 ) 
    Source Clock Delay      (SCD):    10.073ns
    Clock Pessimism Removal (CPR):    0.638ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk100_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.303     5.855    clk100_IBUF_BUFG
    SLICE_X65Y36         LUT1 (Prop_lut1_I0_O)        0.124     5.979 r  clk100_inst/O
                         net (fo=9, routed)           0.695     6.673    main_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.761 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.655     8.417    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.513 r  BUFG/O
                         net (fo=11330, routed)       1.560    10.073    sys_clk
    SLICE_X36Y13         FDRE                                         r  main_soclinux_sdram_bankmachine0_level_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y13         FDRE (Prop_fdre_C_Q)         0.419    10.492 f  main_soclinux_sdram_bankmachine0_level_reg[3]/Q
                         net (fo=8, routed)           1.194    11.687    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/iBridge_logic/iBridge_logic_io_input_upSizer_io_output_unburstify/storage_3_reg_0_7_0_5_i_13[3]
    SLICE_X36Y12         LUT5 (Prop_lut5_I4_O)        0.327    12.014 r  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/iBridge_logic/iBridge_logic_io_input_upSizer_io_output_unburstify/FSM_onehot_builder_roundrobin0_grant[2]_i_8/O
                         net (fo=7, routed)           0.919    12.932    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/dBridge_logic/io_input_upSizer/storage_3_reg_0_7_0_5_i_10
    SLICE_X30Y16         LUT4 (Prop_lut4_I2_O)        0.332    13.264 f  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/dBridge_logic/io_input_upSizer/FSM_onehot_builder_roundrobin4_grant[2]_i_11/O
                         net (fo=4, routed)           0.328    13.592    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/dBridge_logic/io_input_upSizer/FSM_onehot_builder_roundrobin4_grant[2]_i_11_n_0
    SLICE_X31Y17         LUT6 (Prop_lut6_I4_O)        0.124    13.716 f  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/dBridge_logic/io_input_upSizer/storage_5_reg_0_7_0_5_i_18/O
                         net (fo=2, routed)           0.418    14.134    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/dBridge_logic/io_input_upSizer/storage_5_reg_0_7_0_5_i_18_n_0
    SLICE_X31Y17         LUT6 (Prop_lut6_I0_O)        0.124    14.258 f  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/dBridge_logic/io_input_upSizer/storage_4_reg_0_7_0_5_i_14/O
                         net (fo=2, routed)           0.423    14.681    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/dBridge_logic/io_input_upSizer/outputCmd_rData_addr_reg[9]
    SLICE_X31Y16         LUT6 (Prop_lut6_I5_O)        0.124    14.805 r  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/dBridge_logic/io_input_upSizer/logic_ram_reg_0_31_0_5_i_18/O
                         net (fo=1, routed)           0.547    15.352    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/dBridge_logic/io_input_upSizer/logic_ram_reg_0_31_0_5_i_18_n_0
    SLICE_X31Y19         LUT5 (Prop_lut5_I4_O)        0.124    15.476 r  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/dBridge_logic/io_input_upSizer/logic_ram_reg_0_31_0_5_i_13/O
                         net (fo=1, routed)           0.151    15.627    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/dBridge_logic/io_input_upSizer/logic_ram_reg_0_31_0_5_i_13_n_0
    SLICE_X31Y19         LUT6 (Prop_lut6_I1_O)        0.124    15.751 r  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/dBridge_logic/io_input_upSizer/logic_ram_reg_0_31_0_5_i_8__0/O
                         net (fo=31, routed)          1.281    17.032    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/dBridge_logic/outputCmd_ready
    SLICE_X36Y36         LUT2 (Prop_lut2_I1_O)        0.124    17.156 r  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/dBridge_logic/_zz_cmdFork_valid_1_i_2/O
                         net (fo=5, routed)           0.806    17.962    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/dBridge_logic/dBridge_logic_io_input_upSizer_io_output_unburstify/pendingRead_reg[3]_0
    SLICE_X35Y31         LUT5 (Prop_lut5_I1_O)        0.150    18.112 r  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/dBridge_logic/dBridge_logic_io_input_upSizer_io_output_unburstify/pendingRead[3]_i_3/O
                         net (fo=1, routed)           0.382    18.494    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/dBridge_logic/dBridge_logic_io_input_upSizer_io_output_unburstify/pendingRead[3]_i_3_n_0
    SLICE_X34Y31         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.752    19.246 r  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/dBridge_logic/dBridge_logic_io_input_upSizer_io_output_unburstify/pendingRead_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.246    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/dBridge_logic/dBridge_logic_io_input_upSizer_io_output_unburstify/pendingRead_reg[3]_i_1_n_0
    SLICE_X34Y32         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    19.465 r  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/dBridge_logic/dBridge_logic_io_input_upSizer_io_output_unburstify/pendingRead_reg[5]_i_1/O[0]
                         net (fo=1, routed)           0.000    19.465    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/dBridge_logic/dBridge_logic_io_input_upSizer_io_output_unburstify_n_49
    SLICE_X34Y32         FDCE                                         r  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/dBridge_logic/pendingRead_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk100_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.053    15.424    clk100_IBUF_BUFG
    SLICE_X65Y36         LUT1 (Prop_lut1_I0_O)        0.100    15.524 r  clk100_inst/O
                         net (fo=9, routed)           0.608    16.132    main_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    16.215 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.576    17.791    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.882 r  BUFG/O
                         net (fo=11330, routed)       1.436    19.319    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/dBridge_logic/out
    SLICE_X34Y32         FDCE                                         r  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/dBridge_logic/pendingRead_reg[4]/C
                         clock pessimism              0.638    19.957    
                         clock uncertainty           -0.057    19.900    
    SLICE_X34Y32         FDCE (Setup_fdce_C_D)        0.109    20.009    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/dBridge_logic/pendingRead_reg[4]
  -------------------------------------------------------------------
                         required time                         20.009    
                         arrival time                         -19.465    
  -------------------------------------------------------------------
                         slack                                  0.544    

Slack (MET) :             0.548ns  (required time - arrival time)
  Source:                 VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/decode_to_execute_SRC2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/IBusCachedPlugin_fetchPc_pcReg_reg[24]/CE
                            (rising edge-triggered cell FDCE clocked by main_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (main_crg_clkout0 rise@10.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        9.203ns  (logic 3.292ns (35.771%)  route 5.911ns (64.229%))
  Logic Levels:           14  (CARRY4=8 LUT3=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.323ns = ( 19.323 - 10.000 ) 
    Source Clock Delay      (SCD):    10.055ns
    Clock Pessimism Removal (CPR):    0.709ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk100_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.303     5.855    clk100_IBUF_BUFG
    SLICE_X65Y36         LUT1 (Prop_lut1_I0_O)        0.124     5.979 r  clk100_inst/O
                         net (fo=9, routed)           0.695     6.673    main_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.761 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.655     8.417    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.513 r  BUFG/O
                         net (fo=11330, routed)       1.542    10.055    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/out
    SLICE_X42Y80         FDRE                                         r  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/decode_to_execute_SRC2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y80         FDRE (Prop_fdre_C_Q)         0.518    10.573 r  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/decode_to_execute_SRC2_reg[2]/Q
                         net (fo=41, routed)          1.248    11.821    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/dataCache_2/ways_0_data/ram_block_reg_i_62_0[2]
    SLICE_X36Y88         LUT3 (Prop_lut3_I1_O)        0.124    11.945 r  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/dataCache_2/ways_0_data/ram_block_reg_i_89/O
                         net (fo=1, routed)           0.000    11.945    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/dataCache_2/ways_0_data/ram_block_reg_i_89_n_0
    SLICE_X36Y88         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.343 r  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/dataCache_2/ways_0_data/ram_block_reg_i_72/CO[3]
                         net (fo=1, routed)           0.000    12.343    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/dataCache_2/ways_0_data/ram_block_reg_i_72_n_0
    SLICE_X36Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.457 r  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/dataCache_2/ways_0_data/ram_block_reg_i_67/CO[3]
                         net (fo=1, routed)           0.000    12.457    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/dataCache_2/ways_0_data/ram_block_reg_i_67_n_0
    SLICE_X36Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.571 r  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/dataCache_2/ways_0_data/ram_block_reg_i_62/CO[3]
                         net (fo=1, routed)           0.000    12.571    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/dataCache_2_n_457
    SLICE_X36Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.685 r  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/execute_to_memory_MEMORY_VIRTUAL_ADDRESS_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.685    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/execute_to_memory_MEMORY_VIRTUAL_ADDRESS_reg[15]_i_3_n_0
    SLICE_X36Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.799 r  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/execute_to_memory_MEMORY_VIRTUAL_ADDRESS_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.799    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/execute_to_memory_MEMORY_VIRTUAL_ADDRESS_reg[19]_i_3_n_0
    SLICE_X36Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.913 r  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/execute_to_memory_MEMORY_VIRTUAL_ADDRESS_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.913    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/execute_to_memory_MEMORY_VIRTUAL_ADDRESS_reg[23]_i_3_n_0
    SLICE_X36Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.027 r  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/execute_to_memory_MEMORY_VIRTUAL_ADDRESS_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.027    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/execute_to_memory_MEMORY_VIRTUAL_ADDRESS_reg[27]_i_3_n_0
    SLICE_X36Y95         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.340 r  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/execute_to_memory_REGFILE_WRITE_DATA_reg[31]_i_7/O[3]
                         net (fo=7, routed)           0.326    13.666    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub[31]
    SLICE_X39Y96         LUT5 (Prop_lut5_I4_O)        0.306    13.972 r  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/IBusCachedPlugin_fetchPc_pcReg[31]_i_20/O
                         net (fo=1, routed)           0.851    14.823    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/IBusCachedPlugin_fetchPc_pcReg[31]_i_20_n_0
    SLICE_X44Y84         LUT6 (Prop_lut6_I2_O)        0.124    14.947 r  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/IBusCachedPlugin_fetchPc_pcReg[31]_i_13/O
                         net (fo=4, routed)           0.607    15.554    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/IBusCachedPlugin_fetchPc_pcReg[31]_i_13_n_0
    SLICE_X47Y84         LUT4 (Prop_lut4_I2_O)        0.119    15.673 f  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/IBusCachedPlugin_fetchPc_pcReg[31]_i_10/O
                         net (fo=65, routed)          1.146    16.819    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/dataCache_2/CsrPlugin_pipelineLiberator_pcValids_0_reg_1
    SLICE_X50Y86         LUT3 (Prop_lut3_I2_O)        0.358    17.177 r  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/dataCache_2/IBusCachedPlugin_fetchPc_pcReg[31]_i_3/O
                         net (fo=34, routed)          0.719    17.896    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/IBusCachedPlugin_cache/IBusCachedPlugin_fetchPc_pcReg_reg[2]
    SLICE_X47Y86         LUT6 (Prop_lut6_I4_O)        0.348    18.244 r  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/IBusCachedPlugin_cache/IBusCachedPlugin_fetchPc_pcReg[31]_i_1/O
                         net (fo=30, routed)          1.014    19.258    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/when_Fetcher_l160
    SLICE_X50Y91         FDCE                                         r  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/IBusCachedPlugin_fetchPc_pcReg_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk100_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.053    15.424    clk100_IBUF_BUFG
    SLICE_X65Y36         LUT1 (Prop_lut1_I0_O)        0.100    15.524 r  clk100_inst/O
                         net (fo=9, routed)           0.608    16.132    main_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    16.215 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.576    17.791    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.882 r  BUFG/O
                         net (fo=11330, routed)       1.441    19.323    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/out
    SLICE_X50Y91         FDCE                                         r  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/IBusCachedPlugin_fetchPc_pcReg_reg[24]/C
                         clock pessimism              0.709    20.032    
                         clock uncertainty           -0.057    19.975    
    SLICE_X50Y91         FDCE (Setup_fdce_C_CE)      -0.169    19.806    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/IBusCachedPlugin_fetchPc_pcReg_reg[24]
  -------------------------------------------------------------------
                         required time                         19.806    
                         arrival time                         -19.258    
  -------------------------------------------------------------------
                         slack                                  0.548    

Slack (MET) :             0.560ns  (required time - arrival time)
  Source:                 VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/decode_to_execute_SRC2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/IBusCachedPlugin_fetchPc_pcReg_reg[29]/CE
                            (rising edge-triggered cell FDCE clocked by main_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (main_crg_clkout0 rise@10.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        9.156ns  (logic 3.292ns (35.956%)  route 5.864ns (64.044%))
  Logic Levels:           14  (CARRY4=8 LUT3=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.323ns = ( 19.323 - 10.000 ) 
    Source Clock Delay      (SCD):    10.055ns
    Clock Pessimism Removal (CPR):    0.709ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk100_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.303     5.855    clk100_IBUF_BUFG
    SLICE_X65Y36         LUT1 (Prop_lut1_I0_O)        0.124     5.979 r  clk100_inst/O
                         net (fo=9, routed)           0.695     6.673    main_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.761 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.655     8.417    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.513 r  BUFG/O
                         net (fo=11330, routed)       1.542    10.055    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/out
    SLICE_X42Y80         FDRE                                         r  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/decode_to_execute_SRC2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y80         FDRE (Prop_fdre_C_Q)         0.518    10.573 r  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/decode_to_execute_SRC2_reg[2]/Q
                         net (fo=41, routed)          1.248    11.821    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/dataCache_2/ways_0_data/ram_block_reg_i_62_0[2]
    SLICE_X36Y88         LUT3 (Prop_lut3_I1_O)        0.124    11.945 r  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/dataCache_2/ways_0_data/ram_block_reg_i_89/O
                         net (fo=1, routed)           0.000    11.945    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/dataCache_2/ways_0_data/ram_block_reg_i_89_n_0
    SLICE_X36Y88         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.343 r  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/dataCache_2/ways_0_data/ram_block_reg_i_72/CO[3]
                         net (fo=1, routed)           0.000    12.343    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/dataCache_2/ways_0_data/ram_block_reg_i_72_n_0
    SLICE_X36Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.457 r  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/dataCache_2/ways_0_data/ram_block_reg_i_67/CO[3]
                         net (fo=1, routed)           0.000    12.457    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/dataCache_2/ways_0_data/ram_block_reg_i_67_n_0
    SLICE_X36Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.571 r  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/dataCache_2/ways_0_data/ram_block_reg_i_62/CO[3]
                         net (fo=1, routed)           0.000    12.571    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/dataCache_2_n_457
    SLICE_X36Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.685 r  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/execute_to_memory_MEMORY_VIRTUAL_ADDRESS_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.685    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/execute_to_memory_MEMORY_VIRTUAL_ADDRESS_reg[15]_i_3_n_0
    SLICE_X36Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.799 r  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/execute_to_memory_MEMORY_VIRTUAL_ADDRESS_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.799    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/execute_to_memory_MEMORY_VIRTUAL_ADDRESS_reg[19]_i_3_n_0
    SLICE_X36Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.913 r  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/execute_to_memory_MEMORY_VIRTUAL_ADDRESS_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.913    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/execute_to_memory_MEMORY_VIRTUAL_ADDRESS_reg[23]_i_3_n_0
    SLICE_X36Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.027 r  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/execute_to_memory_MEMORY_VIRTUAL_ADDRESS_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.027    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/execute_to_memory_MEMORY_VIRTUAL_ADDRESS_reg[27]_i_3_n_0
    SLICE_X36Y95         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.340 r  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/execute_to_memory_REGFILE_WRITE_DATA_reg[31]_i_7/O[3]
                         net (fo=7, routed)           0.326    13.666    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub[31]
    SLICE_X39Y96         LUT5 (Prop_lut5_I4_O)        0.306    13.972 r  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/IBusCachedPlugin_fetchPc_pcReg[31]_i_20/O
                         net (fo=1, routed)           0.851    14.823    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/IBusCachedPlugin_fetchPc_pcReg[31]_i_20_n_0
    SLICE_X44Y84         LUT6 (Prop_lut6_I2_O)        0.124    14.947 r  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/IBusCachedPlugin_fetchPc_pcReg[31]_i_13/O
                         net (fo=4, routed)           0.607    15.554    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/IBusCachedPlugin_fetchPc_pcReg[31]_i_13_n_0
    SLICE_X47Y84         LUT4 (Prop_lut4_I2_O)        0.119    15.673 f  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/IBusCachedPlugin_fetchPc_pcReg[31]_i_10/O
                         net (fo=65, routed)          1.146    16.819    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/dataCache_2/CsrPlugin_pipelineLiberator_pcValids_0_reg_1
    SLICE_X50Y86         LUT3 (Prop_lut3_I2_O)        0.358    17.177 r  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/dataCache_2/IBusCachedPlugin_fetchPc_pcReg[31]_i_3/O
                         net (fo=34, routed)          0.719    17.896    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/IBusCachedPlugin_cache/IBusCachedPlugin_fetchPc_pcReg_reg[2]
    SLICE_X47Y86         LUT6 (Prop_lut6_I4_O)        0.348    18.244 r  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/IBusCachedPlugin_cache/IBusCachedPlugin_fetchPc_pcReg[31]_i_1/O
                         net (fo=30, routed)          0.966    19.210    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/when_Fetcher_l160
    SLICE_X51Y92         FDCE                                         r  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/IBusCachedPlugin_fetchPc_pcReg_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk100_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.053    15.424    clk100_IBUF_BUFG
    SLICE_X65Y36         LUT1 (Prop_lut1_I0_O)        0.100    15.524 r  clk100_inst/O
                         net (fo=9, routed)           0.608    16.132    main_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    16.215 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.576    17.791    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.882 r  BUFG/O
                         net (fo=11330, routed)       1.441    19.323    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/out
    SLICE_X51Y92         FDCE                                         r  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/IBusCachedPlugin_fetchPc_pcReg_reg[29]/C
                         clock pessimism              0.709    20.032    
                         clock uncertainty           -0.057    19.975    
    SLICE_X51Y92         FDCE (Setup_fdce_C_CE)      -0.205    19.770    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/IBusCachedPlugin_fetchPc_pcReg_reg[29]
  -------------------------------------------------------------------
                         required time                         19.770    
                         arrival time                         -19.210    
  -------------------------------------------------------------------
                         slack                                  0.560    

Slack (MET) :             0.561ns  (required time - arrival time)
  Source:                 VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/decode_to_execute_SRC2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/IBusCachedPlugin_fetchPc_pcReg_reg[27]/CE
                            (rising edge-triggered cell FDCE clocked by main_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (main_crg_clkout0 rise@10.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        9.191ns  (logic 3.292ns (35.817%)  route 5.899ns (64.183%))
  Logic Levels:           14  (CARRY4=8 LUT3=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.324ns = ( 19.324 - 10.000 ) 
    Source Clock Delay      (SCD):    10.055ns
    Clock Pessimism Removal (CPR):    0.709ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk100_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.303     5.855    clk100_IBUF_BUFG
    SLICE_X65Y36         LUT1 (Prop_lut1_I0_O)        0.124     5.979 r  clk100_inst/O
                         net (fo=9, routed)           0.695     6.673    main_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.761 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.655     8.417    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.513 r  BUFG/O
                         net (fo=11330, routed)       1.542    10.055    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/out
    SLICE_X42Y80         FDRE                                         r  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/decode_to_execute_SRC2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y80         FDRE (Prop_fdre_C_Q)         0.518    10.573 r  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/decode_to_execute_SRC2_reg[2]/Q
                         net (fo=41, routed)          1.248    11.821    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/dataCache_2/ways_0_data/ram_block_reg_i_62_0[2]
    SLICE_X36Y88         LUT3 (Prop_lut3_I1_O)        0.124    11.945 r  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/dataCache_2/ways_0_data/ram_block_reg_i_89/O
                         net (fo=1, routed)           0.000    11.945    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/dataCache_2/ways_0_data/ram_block_reg_i_89_n_0
    SLICE_X36Y88         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.343 r  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/dataCache_2/ways_0_data/ram_block_reg_i_72/CO[3]
                         net (fo=1, routed)           0.000    12.343    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/dataCache_2/ways_0_data/ram_block_reg_i_72_n_0
    SLICE_X36Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.457 r  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/dataCache_2/ways_0_data/ram_block_reg_i_67/CO[3]
                         net (fo=1, routed)           0.000    12.457    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/dataCache_2/ways_0_data/ram_block_reg_i_67_n_0
    SLICE_X36Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.571 r  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/dataCache_2/ways_0_data/ram_block_reg_i_62/CO[3]
                         net (fo=1, routed)           0.000    12.571    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/dataCache_2_n_457
    SLICE_X36Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.685 r  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/execute_to_memory_MEMORY_VIRTUAL_ADDRESS_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.685    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/execute_to_memory_MEMORY_VIRTUAL_ADDRESS_reg[15]_i_3_n_0
    SLICE_X36Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.799 r  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/execute_to_memory_MEMORY_VIRTUAL_ADDRESS_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.799    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/execute_to_memory_MEMORY_VIRTUAL_ADDRESS_reg[19]_i_3_n_0
    SLICE_X36Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.913 r  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/execute_to_memory_MEMORY_VIRTUAL_ADDRESS_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.913    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/execute_to_memory_MEMORY_VIRTUAL_ADDRESS_reg[23]_i_3_n_0
    SLICE_X36Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.027 r  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/execute_to_memory_MEMORY_VIRTUAL_ADDRESS_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.027    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/execute_to_memory_MEMORY_VIRTUAL_ADDRESS_reg[27]_i_3_n_0
    SLICE_X36Y95         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.340 r  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/execute_to_memory_REGFILE_WRITE_DATA_reg[31]_i_7/O[3]
                         net (fo=7, routed)           0.326    13.666    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub[31]
    SLICE_X39Y96         LUT5 (Prop_lut5_I4_O)        0.306    13.972 r  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/IBusCachedPlugin_fetchPc_pcReg[31]_i_20/O
                         net (fo=1, routed)           0.851    14.823    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/IBusCachedPlugin_fetchPc_pcReg[31]_i_20_n_0
    SLICE_X44Y84         LUT6 (Prop_lut6_I2_O)        0.124    14.947 r  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/IBusCachedPlugin_fetchPc_pcReg[31]_i_13/O
                         net (fo=4, routed)           0.607    15.554    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/IBusCachedPlugin_fetchPc_pcReg[31]_i_13_n_0
    SLICE_X47Y84         LUT4 (Prop_lut4_I2_O)        0.119    15.673 f  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/IBusCachedPlugin_fetchPc_pcReg[31]_i_10/O
                         net (fo=65, routed)          1.146    16.819    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/dataCache_2/CsrPlugin_pipelineLiberator_pcValids_0_reg_1
    SLICE_X50Y86         LUT3 (Prop_lut3_I2_O)        0.358    17.177 r  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/dataCache_2/IBusCachedPlugin_fetchPc_pcReg[31]_i_3/O
                         net (fo=34, routed)          0.719    17.896    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/IBusCachedPlugin_cache/IBusCachedPlugin_fetchPc_pcReg_reg[2]
    SLICE_X47Y86         LUT6 (Prop_lut6_I4_O)        0.348    18.244 r  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/IBusCachedPlugin_cache/IBusCachedPlugin_fetchPc_pcReg[31]_i_1/O
                         net (fo=30, routed)          1.002    19.246    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/when_Fetcher_l160
    SLICE_X50Y94         FDCE                                         r  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/IBusCachedPlugin_fetchPc_pcReg_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk100_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.053    15.424    clk100_IBUF_BUFG
    SLICE_X65Y36         LUT1 (Prop_lut1_I0_O)        0.100    15.524 r  clk100_inst/O
                         net (fo=9, routed)           0.608    16.132    main_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    16.215 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.576    17.791    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.882 r  BUFG/O
                         net (fo=11330, routed)       1.442    19.324    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/out
    SLICE_X50Y94         FDCE                                         r  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/IBusCachedPlugin_fetchPc_pcReg_reg[27]/C
                         clock pessimism              0.709    20.033    
                         clock uncertainty           -0.057    19.976    
    SLICE_X50Y94         FDCE (Setup_fdce_C_CE)      -0.169    19.807    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/IBusCachedPlugin_fetchPc_pcReg_reg[27]
  -------------------------------------------------------------------
                         required time                         19.807    
                         arrival time                         -19.246    
  -------------------------------------------------------------------
                         slack                                  0.561    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/peripheralBridge_logic/io_input_cmd_rData_fragment_source_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/peripheralBridge_logic/rsp_rData_fragment_source_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_crg_clkout0 rise@0.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.128ns (43.515%)  route 0.166ns (56.485%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.168ns
    Source Clock Delay      (SCD):    3.231ns
    Clock Pessimism Removal (CPR):    0.671ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk100_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.818     1.732    clk100_IBUF_BUFG
    SLICE_X65Y36         LUT1 (Prop_lut1_I0_O)        0.045     1.777 r  clk100_inst/O
                         net (fo=9, routed)           0.317     2.094    main_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.144 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.501     2.645    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.671 r  BUFG/O
                         net (fo=11330, routed)       0.561     3.231    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/peripheralBridge_logic/out
    SLICE_X35Y41         FDRE                                         r  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/peripheralBridge_logic/io_input_cmd_rData_fragment_source_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y41         FDRE (Prop_fdre_C_Q)         0.128     3.359 r  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/peripheralBridge_logic/io_input_cmd_rData_fragment_source_reg[0]/Q
                         net (fo=1, routed)           0.166     3.526    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/peripheralBridge_logic/io_input_cmd_rData_fragment_source[0]
    SLICE_X38Y42         FDRE                                         r  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/peripheralBridge_logic/rsp_rData_fragment_source_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk100_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.139     2.298    clk100_IBUF_BUFG
    SLICE_X65Y36         LUT1 (Prop_lut1_I0_O)        0.056     2.354 r  clk100_inst/O
                         net (fo=9, routed)           0.356     2.709    main_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.762 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.546     3.308    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.337 r  BUFG/O
                         net (fo=11330, routed)       0.831     4.168    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/peripheralBridge_logic/out
    SLICE_X38Y42         FDRE                                         r  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/peripheralBridge_logic/rsp_rData_fragment_source_reg[0]/C
                         clock pessimism             -0.671     3.496    
    SLICE_X38Y42         FDRE (Hold_fdre_C_D)         0.010     3.506    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/peripheralBridge_logic/rsp_rData_fragment_source_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.506    
                         arrival time                           3.526    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 main_soclinux_sdram_bankmachine0_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_2_reg_0_7_6_11/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by main_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_crg_clkout0 rise@0.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.599%)  route 0.206ns (59.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.165ns
    Source Clock Delay      (SCD):    3.229ns
    Clock Pessimism Removal (CPR):    0.922ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk100_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.818     1.732    clk100_IBUF_BUFG
    SLICE_X65Y36         LUT1 (Prop_lut1_I0_O)        0.045     1.777 r  clk100_inst/O
                         net (fo=9, routed)           0.317     2.094    main_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.144 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.501     2.645    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.671 r  BUFG/O
                         net (fo=11330, routed)       0.559     3.229    sys_clk
    SLICE_X43Y13         FDRE                                         r  main_soclinux_sdram_bankmachine0_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y13         FDRE (Prop_fdre_C_Q)         0.141     3.370 r  main_soclinux_sdram_bankmachine0_produce_reg[0]/Q
                         net (fo=35, routed)          0.206     3.577    storage_2_reg_0_7_6_11/ADDRD0
    SLICE_X42Y13         RAMD32                                       r  storage_2_reg_0_7_6_11/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk100_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.139     2.298    clk100_IBUF_BUFG
    SLICE_X65Y36         LUT1 (Prop_lut1_I0_O)        0.056     2.354 r  clk100_inst/O
                         net (fo=9, routed)           0.356     2.709    main_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.762 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.546     3.308    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.337 r  BUFG/O
                         net (fo=11330, routed)       0.828     4.165    storage_2_reg_0_7_6_11/WCLK
    SLICE_X42Y13         RAMD32                                       r  storage_2_reg_0_7_6_11/RAMA/CLK
                         clock pessimism             -0.922     3.242    
    SLICE_X42Y13         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     3.552    storage_2_reg_0_7_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         -3.552    
                         arrival time                           3.577    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 main_soclinux_sdram_bankmachine0_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_2_reg_0_7_6_11/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by main_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_crg_clkout0 rise@0.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.599%)  route 0.206ns (59.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.165ns
    Source Clock Delay      (SCD):    3.229ns
    Clock Pessimism Removal (CPR):    0.922ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk100_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.818     1.732    clk100_IBUF_BUFG
    SLICE_X65Y36         LUT1 (Prop_lut1_I0_O)        0.045     1.777 r  clk100_inst/O
                         net (fo=9, routed)           0.317     2.094    main_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.144 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.501     2.645    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.671 r  BUFG/O
                         net (fo=11330, routed)       0.559     3.229    sys_clk
    SLICE_X43Y13         FDRE                                         r  main_soclinux_sdram_bankmachine0_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y13         FDRE (Prop_fdre_C_Q)         0.141     3.370 r  main_soclinux_sdram_bankmachine0_produce_reg[0]/Q
                         net (fo=35, routed)          0.206     3.577    storage_2_reg_0_7_6_11/ADDRD0
    SLICE_X42Y13         RAMD32                                       r  storage_2_reg_0_7_6_11/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk100_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.139     2.298    clk100_IBUF_BUFG
    SLICE_X65Y36         LUT1 (Prop_lut1_I0_O)        0.056     2.354 r  clk100_inst/O
                         net (fo=9, routed)           0.356     2.709    main_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.762 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.546     3.308    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.337 r  BUFG/O
                         net (fo=11330, routed)       0.828     4.165    storage_2_reg_0_7_6_11/WCLK
    SLICE_X42Y13         RAMD32                                       r  storage_2_reg_0_7_6_11/RAMA_D1/CLK
                         clock pessimism             -0.922     3.242    
    SLICE_X42Y13         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     3.552    storage_2_reg_0_7_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -3.552    
                         arrival time                           3.577    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 main_soclinux_sdram_bankmachine0_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_2_reg_0_7_6_11/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by main_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_crg_clkout0 rise@0.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.599%)  route 0.206ns (59.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.165ns
    Source Clock Delay      (SCD):    3.229ns
    Clock Pessimism Removal (CPR):    0.922ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk100_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.818     1.732    clk100_IBUF_BUFG
    SLICE_X65Y36         LUT1 (Prop_lut1_I0_O)        0.045     1.777 r  clk100_inst/O
                         net (fo=9, routed)           0.317     2.094    main_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.144 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.501     2.645    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.671 r  BUFG/O
                         net (fo=11330, routed)       0.559     3.229    sys_clk
    SLICE_X43Y13         FDRE                                         r  main_soclinux_sdram_bankmachine0_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y13         FDRE (Prop_fdre_C_Q)         0.141     3.370 r  main_soclinux_sdram_bankmachine0_produce_reg[0]/Q
                         net (fo=35, routed)          0.206     3.577    storage_2_reg_0_7_6_11/ADDRD0
    SLICE_X42Y13         RAMD32                                       r  storage_2_reg_0_7_6_11/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk100_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.139     2.298    clk100_IBUF_BUFG
    SLICE_X65Y36         LUT1 (Prop_lut1_I0_O)        0.056     2.354 r  clk100_inst/O
                         net (fo=9, routed)           0.356     2.709    main_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.762 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.546     3.308    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.337 r  BUFG/O
                         net (fo=11330, routed)       0.828     4.165    storage_2_reg_0_7_6_11/WCLK
    SLICE_X42Y13         RAMD32                                       r  storage_2_reg_0_7_6_11/RAMB/CLK
                         clock pessimism             -0.922     3.242    
    SLICE_X42Y13         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     3.552    storage_2_reg_0_7_6_11/RAMB
  -------------------------------------------------------------------
                         required time                         -3.552    
                         arrival time                           3.577    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 main_soclinux_sdram_bankmachine0_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_2_reg_0_7_6_11/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by main_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_crg_clkout0 rise@0.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.599%)  route 0.206ns (59.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.165ns
    Source Clock Delay      (SCD):    3.229ns
    Clock Pessimism Removal (CPR):    0.922ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk100_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.818     1.732    clk100_IBUF_BUFG
    SLICE_X65Y36         LUT1 (Prop_lut1_I0_O)        0.045     1.777 r  clk100_inst/O
                         net (fo=9, routed)           0.317     2.094    main_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.144 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.501     2.645    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.671 r  BUFG/O
                         net (fo=11330, routed)       0.559     3.229    sys_clk
    SLICE_X43Y13         FDRE                                         r  main_soclinux_sdram_bankmachine0_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y13         FDRE (Prop_fdre_C_Q)         0.141     3.370 r  main_soclinux_sdram_bankmachine0_produce_reg[0]/Q
                         net (fo=35, routed)          0.206     3.577    storage_2_reg_0_7_6_11/ADDRD0
    SLICE_X42Y13         RAMD32                                       r  storage_2_reg_0_7_6_11/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk100_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.139     2.298    clk100_IBUF_BUFG
    SLICE_X65Y36         LUT1 (Prop_lut1_I0_O)        0.056     2.354 r  clk100_inst/O
                         net (fo=9, routed)           0.356     2.709    main_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.762 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.546     3.308    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.337 r  BUFG/O
                         net (fo=11330, routed)       0.828     4.165    storage_2_reg_0_7_6_11/WCLK
    SLICE_X42Y13         RAMD32                                       r  storage_2_reg_0_7_6_11/RAMB_D1/CLK
                         clock pessimism             -0.922     3.242    
    SLICE_X42Y13         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     3.552    storage_2_reg_0_7_6_11/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -3.552    
                         arrival time                           3.577    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 main_soclinux_sdram_bankmachine0_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_2_reg_0_7_6_11/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by main_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_crg_clkout0 rise@0.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.599%)  route 0.206ns (59.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.165ns
    Source Clock Delay      (SCD):    3.229ns
    Clock Pessimism Removal (CPR):    0.922ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk100_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.818     1.732    clk100_IBUF_BUFG
    SLICE_X65Y36         LUT1 (Prop_lut1_I0_O)        0.045     1.777 r  clk100_inst/O
                         net (fo=9, routed)           0.317     2.094    main_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.144 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.501     2.645    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.671 r  BUFG/O
                         net (fo=11330, routed)       0.559     3.229    sys_clk
    SLICE_X43Y13         FDRE                                         r  main_soclinux_sdram_bankmachine0_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y13         FDRE (Prop_fdre_C_Q)         0.141     3.370 r  main_soclinux_sdram_bankmachine0_produce_reg[0]/Q
                         net (fo=35, routed)          0.206     3.577    storage_2_reg_0_7_6_11/ADDRD0
    SLICE_X42Y13         RAMD32                                       r  storage_2_reg_0_7_6_11/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk100_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.139     2.298    clk100_IBUF_BUFG
    SLICE_X65Y36         LUT1 (Prop_lut1_I0_O)        0.056     2.354 r  clk100_inst/O
                         net (fo=9, routed)           0.356     2.709    main_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.762 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.546     3.308    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.337 r  BUFG/O
                         net (fo=11330, routed)       0.828     4.165    storage_2_reg_0_7_6_11/WCLK
    SLICE_X42Y13         RAMD32                                       r  storage_2_reg_0_7_6_11/RAMC/CLK
                         clock pessimism             -0.922     3.242    
    SLICE_X42Y13         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     3.552    storage_2_reg_0_7_6_11/RAMC
  -------------------------------------------------------------------
                         required time                         -3.552    
                         arrival time                           3.577    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 main_soclinux_sdram_bankmachine0_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_2_reg_0_7_6_11/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by main_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_crg_clkout0 rise@0.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.599%)  route 0.206ns (59.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.165ns
    Source Clock Delay      (SCD):    3.229ns
    Clock Pessimism Removal (CPR):    0.922ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk100_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.818     1.732    clk100_IBUF_BUFG
    SLICE_X65Y36         LUT1 (Prop_lut1_I0_O)        0.045     1.777 r  clk100_inst/O
                         net (fo=9, routed)           0.317     2.094    main_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.144 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.501     2.645    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.671 r  BUFG/O
                         net (fo=11330, routed)       0.559     3.229    sys_clk
    SLICE_X43Y13         FDRE                                         r  main_soclinux_sdram_bankmachine0_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y13         FDRE (Prop_fdre_C_Q)         0.141     3.370 r  main_soclinux_sdram_bankmachine0_produce_reg[0]/Q
                         net (fo=35, routed)          0.206     3.577    storage_2_reg_0_7_6_11/ADDRD0
    SLICE_X42Y13         RAMD32                                       r  storage_2_reg_0_7_6_11/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk100_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.139     2.298    clk100_IBUF_BUFG
    SLICE_X65Y36         LUT1 (Prop_lut1_I0_O)        0.056     2.354 r  clk100_inst/O
                         net (fo=9, routed)           0.356     2.709    main_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.762 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.546     3.308    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.337 r  BUFG/O
                         net (fo=11330, routed)       0.828     4.165    storage_2_reg_0_7_6_11/WCLK
    SLICE_X42Y13         RAMD32                                       r  storage_2_reg_0_7_6_11/RAMC_D1/CLK
                         clock pessimism             -0.922     3.242    
    SLICE_X42Y13         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     3.552    storage_2_reg_0_7_6_11/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -3.552    
                         arrival time                           3.577    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 main_soclinux_sdram_bankmachine0_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_2_reg_0_7_6_11/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by main_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_crg_clkout0 rise@0.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.599%)  route 0.206ns (59.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.165ns
    Source Clock Delay      (SCD):    3.229ns
    Clock Pessimism Removal (CPR):    0.922ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk100_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.818     1.732    clk100_IBUF_BUFG
    SLICE_X65Y36         LUT1 (Prop_lut1_I0_O)        0.045     1.777 r  clk100_inst/O
                         net (fo=9, routed)           0.317     2.094    main_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.144 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.501     2.645    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.671 r  BUFG/O
                         net (fo=11330, routed)       0.559     3.229    sys_clk
    SLICE_X43Y13         FDRE                                         r  main_soclinux_sdram_bankmachine0_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y13         FDRE (Prop_fdre_C_Q)         0.141     3.370 r  main_soclinux_sdram_bankmachine0_produce_reg[0]/Q
                         net (fo=35, routed)          0.206     3.577    storage_2_reg_0_7_6_11/ADDRD0
    SLICE_X42Y13         RAMS32                                       r  storage_2_reg_0_7_6_11/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk100_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.139     2.298    clk100_IBUF_BUFG
    SLICE_X65Y36         LUT1 (Prop_lut1_I0_O)        0.056     2.354 r  clk100_inst/O
                         net (fo=9, routed)           0.356     2.709    main_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.762 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.546     3.308    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.337 r  BUFG/O
                         net (fo=11330, routed)       0.828     4.165    storage_2_reg_0_7_6_11/WCLK
    SLICE_X42Y13         RAMS32                                       r  storage_2_reg_0_7_6_11/RAMD/CLK
                         clock pessimism             -0.922     3.242    
    SLICE_X42Y13         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     3.552    storage_2_reg_0_7_6_11/RAMD
  -------------------------------------------------------------------
                         required time                         -3.552    
                         arrival time                           3.577    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 main_soclinux_sdram_bankmachine0_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_2_reg_0_7_6_11/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by main_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_crg_clkout0 rise@0.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.599%)  route 0.206ns (59.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.165ns
    Source Clock Delay      (SCD):    3.229ns
    Clock Pessimism Removal (CPR):    0.922ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk100_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.818     1.732    clk100_IBUF_BUFG
    SLICE_X65Y36         LUT1 (Prop_lut1_I0_O)        0.045     1.777 r  clk100_inst/O
                         net (fo=9, routed)           0.317     2.094    main_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.144 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.501     2.645    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.671 r  BUFG/O
                         net (fo=11330, routed)       0.559     3.229    sys_clk
    SLICE_X43Y13         FDRE                                         r  main_soclinux_sdram_bankmachine0_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y13         FDRE (Prop_fdre_C_Q)         0.141     3.370 r  main_soclinux_sdram_bankmachine0_produce_reg[0]/Q
                         net (fo=35, routed)          0.206     3.577    storage_2_reg_0_7_6_11/ADDRD0
    SLICE_X42Y13         RAMS32                                       r  storage_2_reg_0_7_6_11/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk100_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.139     2.298    clk100_IBUF_BUFG
    SLICE_X65Y36         LUT1 (Prop_lut1_I0_O)        0.056     2.354 r  clk100_inst/O
                         net (fo=9, routed)           0.356     2.709    main_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.762 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.546     3.308    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.337 r  BUFG/O
                         net (fo=11330, routed)       0.828     4.165    storage_2_reg_0_7_6_11/WCLK
    SLICE_X42Y13         RAMS32                                       r  storage_2_reg_0_7_6_11/RAMD_D1/CLK
                         clock pessimism             -0.922     3.242    
    SLICE_X42Y13         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     3.552    storage_2_reg_0_7_6_11/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -3.552    
                         arrival time                           3.577    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/_zz_dBusNonCoherent_bmb_rsp_payload_fragment_context_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/_zz_toplevel_cores_1_cpu_logic_cpu_dBus_Bridge_bus_inv_payload_address_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_crg_clkout0 rise@0.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.128ns (41.897%)  route 0.178ns (58.103%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.168ns
    Source Clock Delay      (SCD):    3.234ns
    Clock Pessimism Removal (CPR):    0.666ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk100_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.818     1.732    clk100_IBUF_BUFG
    SLICE_X65Y36         LUT1 (Prop_lut1_I0_O)        0.045     1.777 r  clk100_inst/O
                         net (fo=9, routed)           0.317     2.094    main_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.144 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.501     2.645    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.671 r  BUFG/O
                         net (fo=11330, routed)       0.564     3.234    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/out
    SLICE_X31Y48         FDRE                                         r  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/_zz_dBusNonCoherent_bmb_rsp_payload_fragment_context_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y48         FDRE (Prop_fdre_C_Q)         0.128     3.362 r  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/_zz_dBusNonCoherent_bmb_rsp_payload_fragment_context_reg[11]/Q
                         net (fo=1, routed)           0.178     3.540    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/dBusCoherent_bmb_arbiter_io_inputs_0_inv_payload_address[10]
    SLICE_X30Y50         FDRE                                         r  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/_zz_toplevel_cores_1_cpu_logic_cpu_dBus_Bridge_bus_inv_payload_address_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk100_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.139     2.298    clk100_IBUF_BUFG
    SLICE_X65Y36         LUT1 (Prop_lut1_I0_O)        0.056     2.354 r  clk100_inst/O
                         net (fo=9, routed)           0.356     2.709    main_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.762 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.546     3.308    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.337 r  BUFG/O
                         net (fo=11330, routed)       0.830     4.168    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/out
    SLICE_X30Y50         FDRE                                         r  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/_zz_toplevel_cores_1_cpu_logic_cpu_dBus_Bridge_bus_inv_payload_address_reg[10]/C
                         clock pessimism             -0.666     3.501    
    SLICE_X30Y50         FDRE (Hold_fdre_C_D)         0.006     3.507    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/_zz_toplevel_cores_1_cpu_logic_cpu_dBus_Bridge_bus_inv_payload_address_reg[10]
  -------------------------------------------------------------------
                         required time                         -3.507    
                         arrival time                           3.540    
  -------------------------------------------------------------------
                         slack                                  0.033    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         main_crg_clkout0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_ADV/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y2     mem_1_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y2     mem_1_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y3     mem_2_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y3     mem_2_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y13    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache/banks_0_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y24    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache/ways_0_tags_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y24    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache/ways_0_tags_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y20    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_0_cpu_logic_cpu/dataCache_2/ways_0_tags_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y20    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_0_cpu_logic_cpu/dataCache_2/ways_0_tags_reg_1/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y21    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_0_cpu_logic_cpu/dataCache_2/ways_0_tags_reg_2/CLKARDCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y0  PLLE2_ADV/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y48    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_0_cpu_logic_cpu/RegFilePlugin_regFile_reg_r1_0_31_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y48    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_0_cpu_logic_cpu/RegFilePlugin_regFile_reg_r1_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y48    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_0_cpu_logic_cpu/RegFilePlugin_regFile_reg_r1_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y48    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_0_cpu_logic_cpu/RegFilePlugin_regFile_reg_r1_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y48    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_0_cpu_logic_cpu/RegFilePlugin_regFile_reg_r1_0_31_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y48    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_0_cpu_logic_cpu/RegFilePlugin_regFile_reg_r1_0_31_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y48    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_0_cpu_logic_cpu/RegFilePlugin_regFile_reg_r1_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y48    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_0_cpu_logic_cpu/RegFilePlugin_regFile_reg_r1_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y48    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_0_cpu_logic_cpu/RegFilePlugin_regFile_reg_r1_0_31_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y48    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_0_cpu_logic_cpu/RegFilePlugin_regFile_reg_r1_0_31_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y48    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_0_cpu_logic_cpu/RegFilePlugin_regFile_reg_r1_0_31_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y48    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_0_cpu_logic_cpu/RegFilePlugin_regFile_reg_r1_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y48    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_0_cpu_logic_cpu/RegFilePlugin_regFile_reg_r1_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y48    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_0_cpu_logic_cpu/RegFilePlugin_regFile_reg_r1_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y48    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_0_cpu_logic_cpu/RegFilePlugin_regFile_reg_r1_0_31_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y48    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_0_cpu_logic_cpu/RegFilePlugin_regFile_reg_r1_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y48    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_0_cpu_logic_cpu/RegFilePlugin_regFile_reg_r1_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y48    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_0_cpu_logic_cpu/RegFilePlugin_regFile_reg_r1_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y48    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_0_cpu_logic_cpu/RegFilePlugin_regFile_reg_r1_0_31_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y48    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_0_cpu_logic_cpu/RegFilePlugin_regFile_reg_r1_0_31_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  main_crg_clkout1
  To Clock:  main_crg_clkout1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         main_crg_clkout1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { PLLE2_ADV/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         40.000      37.845     BUFGCTRL_X0Y4   BUFG_1/I
Min Period  n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         40.000      38.751     PLLE2_ADV_X1Y0  PLLE2_ADV/CLKOUT1
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       40.000      120.000    PLLE2_ADV_X1Y0  PLLE2_ADV/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  main_crg_clkout2
  To Clock:  main_crg_clkout2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         main_crg_clkout2
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { PLLE2_ADV/CLKOUT2 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         2.500       0.345      BUFGCTRL_X0Y1   BUFG_2/I
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y40    ISERDESE2/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y40    ISERDESE2/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y45    ISERDESE2_1/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y45    ISERDESE2_1/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y34    ISERDESE2_10/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y34    ISERDESE2_10/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y30    ISERDESE2_11/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y30    ISERDESE2_11/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y35    ISERDESE2_12/CLK
Max Period  n/a     PLLE2_ADV/CLKOUT2  n/a            160.000       2.500       157.500    PLLE2_ADV_X1Y0  PLLE2_ADV/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  main_crg_clkout3
  To Clock:  main_crg_clkout3

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         main_crg_clkout3
Waveform(ns):       { 0.625 1.875 }
Period(ns):         2.500
Sources:            { PLLE2_ADV/CLKOUT3 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         2.500       0.345      BUFGCTRL_X0Y3   BUFG_3/I
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y44    OSERDESE2_25/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y32    OSERDESE2_26/CLK
Min Period  n/a     PLLE2_ADV/CLKOUT3  n/a            1.249         2.500       1.251      PLLE2_ADV_X1Y0  PLLE2_ADV/CLKOUT3
Max Period  n/a     PLLE2_ADV/CLKOUT3  n/a            160.000       2.500       157.500    PLLE2_ADV_X1Y0  PLLE2_ADV/CLKOUT3



---------------------------------------------------------------------------------------------------
From Clock:  main_crg_clkout4
  To Clock:  main_crg_clkout4

Setup :            0  Failing Endpoints,  Worst Slack        1.223ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.160ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.223ns  (required time - arrival time)
  Source:                 FDPE_8/C
                            (rising edge-triggered cell FDPE clocked by main_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDPE_9/D
                            (rising edge-triggered cell FDPE clocked by main_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_crg_clkout4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.708ns  (logic 0.518ns (73.174%)  route 0.190ns (26.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.387ns
    Source Clock Delay      (SCD):    10.133ns
    Clock Pessimism Removal (CPR):    0.746ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk100_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.303     5.855    clk100_IBUF_BUFG
    SLICE_X65Y36         LUT1 (Prop_lut1_I0_O)        0.124     5.979 r  clk100_inst/O
                         net (fo=9, routed)           0.695     6.673    main_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.088     6.761 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.655     8.417    main_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.513 r  BUFG_4/O
                         net (fo=8, routed)           1.620    10.133    idelay_clk
    SLICE_X64Y23         FDPE                                         r  FDPE_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDPE (Prop_fdpe_C_Q)         0.518    10.651 r  FDPE_8/Q
                         net (fo=1, routed)           0.190    10.841    builder_xilinxasyncresetsynchronizerimpl4_rst_meta
    SLICE_X64Y23         FDPE                                         r  FDPE_9/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    E3                                                0.000     2.000 r  clk100 (IN)
                         net (fo=0)                   0.000     2.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     3.418 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862     5.280    clk100_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     5.371 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.053     7.424    clk100_IBUF_BUFG
    SLICE_X65Y36         LUT1 (Prop_lut1_I0_O)        0.100     7.524 r  clk100_inst/O
                         net (fo=9, routed)           0.608     8.132    main_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.083     8.215 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.576     9.791    main_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.882 r  BUFG_4/O
                         net (fo=8, routed)           1.504    11.387    idelay_clk
    SLICE_X64Y23         FDPE                                         r  FDPE_9/C
                         clock pessimism              0.746    12.133    
                         clock uncertainty           -0.053    12.080    
    SLICE_X64Y23         FDPE (Setup_fdpe_C_D)       -0.016    12.064    FDPE_9
  -------------------------------------------------------------------
                         required time                         12.064    
                         arrival time                         -10.841    
  -------------------------------------------------------------------
                         slack                                  1.223    

Slack (MET) :             2.967ns  (required time - arrival time)
  Source:                 main_crg_ic_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_crg_ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_crg_clkout4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (main_crg_clkout4 rise@5.000ns - main_crg_clkout4 rise@0.000ns)
  Data Path Delay:        2.011ns  (logic 0.580ns (28.839%)  route 1.431ns (71.161%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.388ns = ( 14.388 - 5.000 ) 
    Source Clock Delay      (SCD):    10.134ns
    Clock Pessimism Removal (CPR):    0.746ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk100_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.303     5.855    clk100_IBUF_BUFG
    SLICE_X65Y36         LUT1 (Prop_lut1_I0_O)        0.124     5.979 r  clk100_inst/O
                         net (fo=9, routed)           0.695     6.673    main_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.088     6.761 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.655     8.417    main_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.513 r  BUFG_4/O
                         net (fo=8, routed)           1.621    10.134    idelay_clk
    SLICE_X62Y22         FDRE                                         r  main_crg_ic_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y22         FDRE (Prop_fdre_C_Q)         0.456    10.590 r  main_crg_ic_reset_reg/Q
                         net (fo=2, routed)           1.431    12.021    main_crg_ic_reset
    SLICE_X62Y22         LUT6 (Prop_lut6_I0_O)        0.124    12.145 r  main_crg_ic_reset_i_1/O
                         net (fo=1, routed)           0.000    12.145    main_crg_ic_reset_i_1_n_0
    SLICE_X62Y22         FDRE                                         r  main_crg_ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout4 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.280    clk100_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     8.371 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.053    10.424    clk100_IBUF_BUFG
    SLICE_X65Y36         LUT1 (Prop_lut1_I0_O)        0.100    10.524 r  clk100_inst/O
                         net (fo=9, routed)           0.608    11.132    main_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.083    11.215 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.576    12.791    main_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.882 r  BUFG_4/O
                         net (fo=8, routed)           1.505    14.388    idelay_clk
    SLICE_X62Y22         FDRE                                         r  main_crg_ic_reset_reg/C
                         clock pessimism              0.746    15.134    
                         clock uncertainty           -0.053    15.081    
    SLICE_X62Y22         FDRE (Setup_fdre_C_D)        0.031    15.112    main_crg_ic_reset_reg
  -------------------------------------------------------------------
                         required time                         15.112    
                         arrival time                         -12.145    
  -------------------------------------------------------------------
                         slack                                  2.967    

Slack (MET) :             3.064ns  (required time - arrival time)
  Source:                 main_crg_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by main_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_crg_reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by main_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_crg_clkout4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (main_crg_clkout4 rise@5.000ns - main_crg_clkout4 rise@0.000ns)
  Data Path Delay:        1.714ns  (logic 0.642ns (37.449%)  route 1.072ns (62.551%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.388ns = ( 14.388 - 5.000 ) 
    Source Clock Delay      (SCD):    10.134ns
    Clock Pessimism Removal (CPR):    0.746ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk100_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.303     5.855    clk100_IBUF_BUFG
    SLICE_X65Y36         LUT1 (Prop_lut1_I0_O)        0.124     5.979 r  clk100_inst/O
                         net (fo=9, routed)           0.695     6.673    main_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.088     6.761 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.655     8.417    main_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.513 r  BUFG_4/O
                         net (fo=8, routed)           1.621    10.134    idelay_clk
    SLICE_X64Y22         FDSE                                         r  main_crg_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDSE (Prop_fdse_C_Q)         0.518    10.652 r  main_crg_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.883    11.535    main_crg_reset_counter[2]
    SLICE_X64Y22         LUT4 (Prop_lut4_I2_O)        0.124    11.659 r  main_crg_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.190    11.848    main_crg_reset_counter[3]_i_1_n_0
    SLICE_X64Y22         FDSE                                         r  main_crg_reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout4 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.280    clk100_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     8.371 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.053    10.424    clk100_IBUF_BUFG
    SLICE_X65Y36         LUT1 (Prop_lut1_I0_O)        0.100    10.524 r  clk100_inst/O
                         net (fo=9, routed)           0.608    11.132    main_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.083    11.215 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.576    12.791    main_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.882 r  BUFG_4/O
                         net (fo=8, routed)           1.505    14.388    idelay_clk
    SLICE_X64Y22         FDSE                                         r  main_crg_reset_counter_reg[0]/C
                         clock pessimism              0.746    15.134    
                         clock uncertainty           -0.053    15.081    
    SLICE_X64Y22         FDSE (Setup_fdse_C_CE)      -0.169    14.912    main_crg_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.912    
                         arrival time                         -11.848    
  -------------------------------------------------------------------
                         slack                                  3.064    

Slack (MET) :             3.064ns  (required time - arrival time)
  Source:                 main_crg_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by main_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_crg_reset_counter_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by main_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_crg_clkout4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (main_crg_clkout4 rise@5.000ns - main_crg_clkout4 rise@0.000ns)
  Data Path Delay:        1.714ns  (logic 0.642ns (37.449%)  route 1.072ns (62.551%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.388ns = ( 14.388 - 5.000 ) 
    Source Clock Delay      (SCD):    10.134ns
    Clock Pessimism Removal (CPR):    0.746ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk100_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.303     5.855    clk100_IBUF_BUFG
    SLICE_X65Y36         LUT1 (Prop_lut1_I0_O)        0.124     5.979 r  clk100_inst/O
                         net (fo=9, routed)           0.695     6.673    main_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.088     6.761 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.655     8.417    main_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.513 r  BUFG_4/O
                         net (fo=8, routed)           1.621    10.134    idelay_clk
    SLICE_X64Y22         FDSE                                         r  main_crg_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDSE (Prop_fdse_C_Q)         0.518    10.652 r  main_crg_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.883    11.535    main_crg_reset_counter[2]
    SLICE_X64Y22         LUT4 (Prop_lut4_I2_O)        0.124    11.659 r  main_crg_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.190    11.848    main_crg_reset_counter[3]_i_1_n_0
    SLICE_X64Y22         FDSE                                         r  main_crg_reset_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout4 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.280    clk100_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     8.371 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.053    10.424    clk100_IBUF_BUFG
    SLICE_X65Y36         LUT1 (Prop_lut1_I0_O)        0.100    10.524 r  clk100_inst/O
                         net (fo=9, routed)           0.608    11.132    main_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.083    11.215 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.576    12.791    main_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.882 r  BUFG_4/O
                         net (fo=8, routed)           1.505    14.388    idelay_clk
    SLICE_X64Y22         FDSE                                         r  main_crg_reset_counter_reg[1]/C
                         clock pessimism              0.746    15.134    
                         clock uncertainty           -0.053    15.081    
    SLICE_X64Y22         FDSE (Setup_fdse_C_CE)      -0.169    14.912    main_crg_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.912    
                         arrival time                         -11.848    
  -------------------------------------------------------------------
                         slack                                  3.064    

Slack (MET) :             3.064ns  (required time - arrival time)
  Source:                 main_crg_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by main_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_crg_reset_counter_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by main_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_crg_clkout4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (main_crg_clkout4 rise@5.000ns - main_crg_clkout4 rise@0.000ns)
  Data Path Delay:        1.714ns  (logic 0.642ns (37.449%)  route 1.072ns (62.551%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.388ns = ( 14.388 - 5.000 ) 
    Source Clock Delay      (SCD):    10.134ns
    Clock Pessimism Removal (CPR):    0.746ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk100_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.303     5.855    clk100_IBUF_BUFG
    SLICE_X65Y36         LUT1 (Prop_lut1_I0_O)        0.124     5.979 r  clk100_inst/O
                         net (fo=9, routed)           0.695     6.673    main_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.088     6.761 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.655     8.417    main_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.513 r  BUFG_4/O
                         net (fo=8, routed)           1.621    10.134    idelay_clk
    SLICE_X64Y22         FDSE                                         r  main_crg_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDSE (Prop_fdse_C_Q)         0.518    10.652 r  main_crg_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.883    11.535    main_crg_reset_counter[2]
    SLICE_X64Y22         LUT4 (Prop_lut4_I2_O)        0.124    11.659 r  main_crg_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.190    11.848    main_crg_reset_counter[3]_i_1_n_0
    SLICE_X64Y22         FDSE                                         r  main_crg_reset_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout4 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.280    clk100_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     8.371 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.053    10.424    clk100_IBUF_BUFG
    SLICE_X65Y36         LUT1 (Prop_lut1_I0_O)        0.100    10.524 r  clk100_inst/O
                         net (fo=9, routed)           0.608    11.132    main_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.083    11.215 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.576    12.791    main_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.882 r  BUFG_4/O
                         net (fo=8, routed)           1.505    14.388    idelay_clk
    SLICE_X64Y22         FDSE                                         r  main_crg_reset_counter_reg[2]/C
                         clock pessimism              0.746    15.134    
                         clock uncertainty           -0.053    15.081    
    SLICE_X64Y22         FDSE (Setup_fdse_C_CE)      -0.169    14.912    main_crg_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.912    
                         arrival time                         -11.848    
  -------------------------------------------------------------------
                         slack                                  3.064    

Slack (MET) :             3.064ns  (required time - arrival time)
  Source:                 main_crg_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by main_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_crg_reset_counter_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by main_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_crg_clkout4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (main_crg_clkout4 rise@5.000ns - main_crg_clkout4 rise@0.000ns)
  Data Path Delay:        1.714ns  (logic 0.642ns (37.449%)  route 1.072ns (62.551%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.388ns = ( 14.388 - 5.000 ) 
    Source Clock Delay      (SCD):    10.134ns
    Clock Pessimism Removal (CPR):    0.746ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk100_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.303     5.855    clk100_IBUF_BUFG
    SLICE_X65Y36         LUT1 (Prop_lut1_I0_O)        0.124     5.979 r  clk100_inst/O
                         net (fo=9, routed)           0.695     6.673    main_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.088     6.761 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.655     8.417    main_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.513 r  BUFG_4/O
                         net (fo=8, routed)           1.621    10.134    idelay_clk
    SLICE_X64Y22         FDSE                                         r  main_crg_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDSE (Prop_fdse_C_Q)         0.518    10.652 r  main_crg_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.883    11.535    main_crg_reset_counter[2]
    SLICE_X64Y22         LUT4 (Prop_lut4_I2_O)        0.124    11.659 r  main_crg_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.190    11.848    main_crg_reset_counter[3]_i_1_n_0
    SLICE_X64Y22         FDSE                                         r  main_crg_reset_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout4 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.280    clk100_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     8.371 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.053    10.424    clk100_IBUF_BUFG
    SLICE_X65Y36         LUT1 (Prop_lut1_I0_O)        0.100    10.524 r  clk100_inst/O
                         net (fo=9, routed)           0.608    11.132    main_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.083    11.215 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.576    12.791    main_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.882 r  BUFG_4/O
                         net (fo=8, routed)           1.505    14.388    idelay_clk
    SLICE_X64Y22         FDSE                                         r  main_crg_reset_counter_reg[3]/C
                         clock pessimism              0.746    15.134    
                         clock uncertainty           -0.053    15.081    
    SLICE_X64Y22         FDSE (Setup_fdse_C_CE)      -0.169    14.912    main_crg_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.912    
                         arrival time                         -11.848    
  -------------------------------------------------------------------
                         slack                                  3.064    

Slack (MET) :             3.259ns  (required time - arrival time)
  Source:                 FDPE_9/C
                            (rising edge-triggered cell FDPE clocked by main_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_crg_reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by main_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_crg_clkout4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (main_crg_clkout4 rise@5.000ns - main_crg_clkout4 rise@0.000ns)
  Data Path Delay:        0.972ns  (logic 0.478ns (49.176%)  route 0.494ns (50.824%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.388ns = ( 14.388 - 5.000 ) 
    Source Clock Delay      (SCD):    10.133ns
    Clock Pessimism Removal (CPR):    0.724ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk100_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.303     5.855    clk100_IBUF_BUFG
    SLICE_X65Y36         LUT1 (Prop_lut1_I0_O)        0.124     5.979 r  clk100_inst/O
                         net (fo=9, routed)           0.695     6.673    main_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.088     6.761 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.655     8.417    main_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.513 r  BUFG_4/O
                         net (fo=8, routed)           1.620    10.133    idelay_clk
    SLICE_X64Y23         FDPE                                         r  FDPE_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDPE (Prop_fdpe_C_Q)         0.478    10.611 r  FDPE_9/Q
                         net (fo=5, routed)           0.494    11.105    idelay_rst
    SLICE_X64Y22         FDSE                                         r  main_crg_reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout4 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.280    clk100_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     8.371 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.053    10.424    clk100_IBUF_BUFG
    SLICE_X65Y36         LUT1 (Prop_lut1_I0_O)        0.100    10.524 r  clk100_inst/O
                         net (fo=9, routed)           0.608    11.132    main_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.083    11.215 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.576    12.791    main_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.882 r  BUFG_4/O
                         net (fo=8, routed)           1.505    14.388    idelay_clk
    SLICE_X64Y22         FDSE                                         r  main_crg_reset_counter_reg[0]/C
                         clock pessimism              0.724    15.112    
                         clock uncertainty           -0.053    15.059    
    SLICE_X64Y22         FDSE (Setup_fdse_C_S)       -0.695    14.364    main_crg_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.364    
                         arrival time                         -11.105    
  -------------------------------------------------------------------
                         slack                                  3.259    

Slack (MET) :             3.259ns  (required time - arrival time)
  Source:                 FDPE_9/C
                            (rising edge-triggered cell FDPE clocked by main_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_crg_reset_counter_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by main_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_crg_clkout4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (main_crg_clkout4 rise@5.000ns - main_crg_clkout4 rise@0.000ns)
  Data Path Delay:        0.972ns  (logic 0.478ns (49.176%)  route 0.494ns (50.824%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.388ns = ( 14.388 - 5.000 ) 
    Source Clock Delay      (SCD):    10.133ns
    Clock Pessimism Removal (CPR):    0.724ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk100_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.303     5.855    clk100_IBUF_BUFG
    SLICE_X65Y36         LUT1 (Prop_lut1_I0_O)        0.124     5.979 r  clk100_inst/O
                         net (fo=9, routed)           0.695     6.673    main_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.088     6.761 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.655     8.417    main_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.513 r  BUFG_4/O
                         net (fo=8, routed)           1.620    10.133    idelay_clk
    SLICE_X64Y23         FDPE                                         r  FDPE_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDPE (Prop_fdpe_C_Q)         0.478    10.611 r  FDPE_9/Q
                         net (fo=5, routed)           0.494    11.105    idelay_rst
    SLICE_X64Y22         FDSE                                         r  main_crg_reset_counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout4 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.280    clk100_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     8.371 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.053    10.424    clk100_IBUF_BUFG
    SLICE_X65Y36         LUT1 (Prop_lut1_I0_O)        0.100    10.524 r  clk100_inst/O
                         net (fo=9, routed)           0.608    11.132    main_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.083    11.215 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.576    12.791    main_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.882 r  BUFG_4/O
                         net (fo=8, routed)           1.505    14.388    idelay_clk
    SLICE_X64Y22         FDSE                                         r  main_crg_reset_counter_reg[1]/C
                         clock pessimism              0.724    15.112    
                         clock uncertainty           -0.053    15.059    
    SLICE_X64Y22         FDSE (Setup_fdse_C_S)       -0.695    14.364    main_crg_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.364    
                         arrival time                         -11.105    
  -------------------------------------------------------------------
                         slack                                  3.259    

Slack (MET) :             3.259ns  (required time - arrival time)
  Source:                 FDPE_9/C
                            (rising edge-triggered cell FDPE clocked by main_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_crg_reset_counter_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by main_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_crg_clkout4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (main_crg_clkout4 rise@5.000ns - main_crg_clkout4 rise@0.000ns)
  Data Path Delay:        0.972ns  (logic 0.478ns (49.176%)  route 0.494ns (50.824%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.388ns = ( 14.388 - 5.000 ) 
    Source Clock Delay      (SCD):    10.133ns
    Clock Pessimism Removal (CPR):    0.724ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk100_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.303     5.855    clk100_IBUF_BUFG
    SLICE_X65Y36         LUT1 (Prop_lut1_I0_O)        0.124     5.979 r  clk100_inst/O
                         net (fo=9, routed)           0.695     6.673    main_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.088     6.761 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.655     8.417    main_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.513 r  BUFG_4/O
                         net (fo=8, routed)           1.620    10.133    idelay_clk
    SLICE_X64Y23         FDPE                                         r  FDPE_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDPE (Prop_fdpe_C_Q)         0.478    10.611 r  FDPE_9/Q
                         net (fo=5, routed)           0.494    11.105    idelay_rst
    SLICE_X64Y22         FDSE                                         r  main_crg_reset_counter_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout4 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.280    clk100_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     8.371 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.053    10.424    clk100_IBUF_BUFG
    SLICE_X65Y36         LUT1 (Prop_lut1_I0_O)        0.100    10.524 r  clk100_inst/O
                         net (fo=9, routed)           0.608    11.132    main_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.083    11.215 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.576    12.791    main_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.882 r  BUFG_4/O
                         net (fo=8, routed)           1.505    14.388    idelay_clk
    SLICE_X64Y22         FDSE                                         r  main_crg_reset_counter_reg[2]/C
                         clock pessimism              0.724    15.112    
                         clock uncertainty           -0.053    15.059    
    SLICE_X64Y22         FDSE (Setup_fdse_C_S)       -0.695    14.364    main_crg_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.364    
                         arrival time                         -11.105    
  -------------------------------------------------------------------
                         slack                                  3.259    

Slack (MET) :             3.259ns  (required time - arrival time)
  Source:                 FDPE_9/C
                            (rising edge-triggered cell FDPE clocked by main_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_crg_reset_counter_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by main_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_crg_clkout4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (main_crg_clkout4 rise@5.000ns - main_crg_clkout4 rise@0.000ns)
  Data Path Delay:        0.972ns  (logic 0.478ns (49.176%)  route 0.494ns (50.824%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.388ns = ( 14.388 - 5.000 ) 
    Source Clock Delay      (SCD):    10.133ns
    Clock Pessimism Removal (CPR):    0.724ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk100_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.303     5.855    clk100_IBUF_BUFG
    SLICE_X65Y36         LUT1 (Prop_lut1_I0_O)        0.124     5.979 r  clk100_inst/O
                         net (fo=9, routed)           0.695     6.673    main_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.088     6.761 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.655     8.417    main_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.513 r  BUFG_4/O
                         net (fo=8, routed)           1.620    10.133    idelay_clk
    SLICE_X64Y23         FDPE                                         r  FDPE_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDPE (Prop_fdpe_C_Q)         0.478    10.611 r  FDPE_9/Q
                         net (fo=5, routed)           0.494    11.105    idelay_rst
    SLICE_X64Y22         FDSE                                         r  main_crg_reset_counter_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout4 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.280    clk100_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     8.371 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.053    10.424    clk100_IBUF_BUFG
    SLICE_X65Y36         LUT1 (Prop_lut1_I0_O)        0.100    10.524 r  clk100_inst/O
                         net (fo=9, routed)           0.608    11.132    main_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.083    11.215 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.576    12.791    main_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.882 r  BUFG_4/O
                         net (fo=8, routed)           1.505    14.388    idelay_clk
    SLICE_X64Y22         FDSE                                         r  main_crg_reset_counter_reg[3]/C
                         clock pessimism              0.724    15.112    
                         clock uncertainty           -0.053    15.059    
    SLICE_X64Y22         FDSE (Setup_fdse_C_S)       -0.695    14.364    main_crg_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.364    
                         arrival time                         -11.105    
  -------------------------------------------------------------------
                         slack                                  3.259    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 FDPE_8/C
                            (rising edge-triggered cell FDPE clocked by main_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDPE_9/D
                            (rising edge-triggered cell FDPE clocked by main_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_crg_clkout4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_crg_clkout4 rise@0.000ns - main_crg_clkout4 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.188ns
    Source Clock Delay      (SCD):    3.253ns
    Clock Pessimism Removal (CPR):    0.934ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk100_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.818     1.732    clk100_IBUF_BUFG
    SLICE_X65Y36         LUT1 (Prop_lut1_I0_O)        0.045     1.777 r  clk100_inst/O
                         net (fo=9, routed)           0.317     2.094    main_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.050     2.144 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.501     2.645    main_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.671 r  BUFG_4/O
                         net (fo=8, routed)           0.583     3.253    idelay_clk
    SLICE_X64Y23         FDPE                                         r  FDPE_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDPE (Prop_fdpe_C_Q)         0.164     3.417 r  FDPE_8/Q
                         net (fo=1, routed)           0.056     3.473    builder_xilinxasyncresetsynchronizerimpl4_rst_meta
    SLICE_X64Y23         FDPE                                         r  FDPE_9/D
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk100_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.139     2.298    clk100_IBUF_BUFG
    SLICE_X65Y36         LUT1 (Prop_lut1_I0_O)        0.056     2.354 r  clk100_inst/O
                         net (fo=9, routed)           0.356     2.709    main_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.053     2.762 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.546     3.308    main_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.337 r  BUFG_4/O
                         net (fo=8, routed)           0.851     4.188    idelay_clk
    SLICE_X64Y23         FDPE                                         r  FDPE_9/C
                         clock pessimism             -0.934     3.253    
    SLICE_X64Y23         FDPE (Hold_fdpe_C_D)         0.060     3.313    FDPE_9
  -------------------------------------------------------------------
                         required time                         -3.313    
                         arrival time                           3.473    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 main_crg_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by main_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_crg_reset_counter_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by main_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_crg_clkout4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_crg_clkout4 rise@0.000ns - main_crg_clkout4 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.207ns (51.051%)  route 0.198ns (48.949%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.190ns
    Source Clock Delay      (SCD):    3.255ns
    Clock Pessimism Removal (CPR):    0.934ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk100_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.818     1.732    clk100_IBUF_BUFG
    SLICE_X65Y36         LUT1 (Prop_lut1_I0_O)        0.045     1.777 r  clk100_inst/O
                         net (fo=9, routed)           0.317     2.094    main_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.050     2.144 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.501     2.645    main_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.671 r  BUFG_4/O
                         net (fo=8, routed)           0.585     3.255    idelay_clk
    SLICE_X64Y22         FDSE                                         r  main_crg_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDSE (Prop_fdse_C_Q)         0.164     3.419 r  main_crg_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.198     3.618    main_crg_reset_counter[0]
    SLICE_X64Y22         LUT2 (Prop_lut2_I0_O)        0.043     3.661 r  main_crg_reset_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     3.661    main_crg_reset_counter[1]_i_1_n_0
    SLICE_X64Y22         FDSE                                         r  main_crg_reset_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk100_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.139     2.298    clk100_IBUF_BUFG
    SLICE_X65Y36         LUT1 (Prop_lut1_I0_O)        0.056     2.354 r  clk100_inst/O
                         net (fo=9, routed)           0.356     2.709    main_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.053     2.762 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.546     3.308    main_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.337 r  BUFG_4/O
                         net (fo=8, routed)           0.853     4.190    idelay_clk
    SLICE_X64Y22         FDSE                                         r  main_crg_reset_counter_reg[1]/C
                         clock pessimism             -0.934     3.255    
    SLICE_X64Y22         FDSE (Hold_fdse_C_D)         0.131     3.386    main_crg_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.386    
                         arrival time                           3.661    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 main_crg_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by main_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_crg_reset_counter_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by main_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_crg_clkout4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_crg_clkout4 rise@0.000ns - main_crg_clkout4 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.207ns (51.051%)  route 0.198ns (48.949%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.190ns
    Source Clock Delay      (SCD):    3.255ns
    Clock Pessimism Removal (CPR):    0.934ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk100_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.818     1.732    clk100_IBUF_BUFG
    SLICE_X65Y36         LUT1 (Prop_lut1_I0_O)        0.045     1.777 r  clk100_inst/O
                         net (fo=9, routed)           0.317     2.094    main_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.050     2.144 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.501     2.645    main_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.671 r  BUFG_4/O
                         net (fo=8, routed)           0.585     3.255    idelay_clk
    SLICE_X64Y22         FDSE                                         r  main_crg_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDSE (Prop_fdse_C_Q)         0.164     3.419 r  main_crg_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.198     3.618    main_crg_reset_counter[0]
    SLICE_X64Y22         LUT4 (Prop_lut4_I1_O)        0.043     3.661 r  main_crg_reset_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     3.661    main_crg_reset_counter[3]_i_2_n_0
    SLICE_X64Y22         FDSE                                         r  main_crg_reset_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk100_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.139     2.298    clk100_IBUF_BUFG
    SLICE_X65Y36         LUT1 (Prop_lut1_I0_O)        0.056     2.354 r  clk100_inst/O
                         net (fo=9, routed)           0.356     2.709    main_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.053     2.762 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.546     3.308    main_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.337 r  BUFG_4/O
                         net (fo=8, routed)           0.853     4.190    idelay_clk
    SLICE_X64Y22         FDSE                                         r  main_crg_reset_counter_reg[3]/C
                         clock pessimism             -0.934     3.255    
    SLICE_X64Y22         FDSE (Hold_fdse_C_D)         0.131     3.386    main_crg_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.386    
                         arrival time                           3.661    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 main_crg_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by main_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_crg_ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_crg_clkout4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_crg_clkout4 rise@0.000ns - main_crg_clkout4 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.246ns (64.595%)  route 0.135ns (35.405%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.190ns
    Source Clock Delay      (SCD):    3.255ns
    Clock Pessimism Removal (CPR):    0.921ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk100_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.818     1.732    clk100_IBUF_BUFG
    SLICE_X65Y36         LUT1 (Prop_lut1_I0_O)        0.045     1.777 r  clk100_inst/O
                         net (fo=9, routed)           0.317     2.094    main_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.050     2.144 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.501     2.645    main_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.671 r  BUFG_4/O
                         net (fo=8, routed)           0.585     3.255    idelay_clk
    SLICE_X64Y22         FDSE                                         r  main_crg_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDSE (Prop_fdse_C_Q)         0.148     3.403 r  main_crg_reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.135     3.538    main_crg_reset_counter[1]
    SLICE_X62Y22         LUT6 (Prop_lut6_I1_O)        0.098     3.636 r  main_crg_ic_reset_i_1/O
                         net (fo=1, routed)           0.000     3.636    main_crg_ic_reset_i_1_n_0
    SLICE_X62Y22         FDRE                                         r  main_crg_ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk100_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.139     2.298    clk100_IBUF_BUFG
    SLICE_X65Y36         LUT1 (Prop_lut1_I0_O)        0.056     2.354 r  clk100_inst/O
                         net (fo=9, routed)           0.356     2.709    main_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.053     2.762 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.546     3.308    main_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.337 r  BUFG_4/O
                         net (fo=8, routed)           0.853     4.190    idelay_clk
    SLICE_X62Y22         FDRE                                         r  main_crg_ic_reset_reg/C
                         clock pessimism             -0.921     3.268    
    SLICE_X62Y22         FDRE (Hold_fdre_C_D)         0.092     3.360    main_crg_ic_reset_reg
  -------------------------------------------------------------------
                         required time                         -3.360    
                         arrival time                           3.636    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 main_crg_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by main_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_crg_reset_counter_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by main_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_crg_clkout4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_crg_clkout4 rise@0.000ns - main_crg_clkout4 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.209ns (51.291%)  route 0.198ns (48.709%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.190ns
    Source Clock Delay      (SCD):    3.255ns
    Clock Pessimism Removal (CPR):    0.934ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk100_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.818     1.732    clk100_IBUF_BUFG
    SLICE_X65Y36         LUT1 (Prop_lut1_I0_O)        0.045     1.777 r  clk100_inst/O
                         net (fo=9, routed)           0.317     2.094    main_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.050     2.144 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.501     2.645    main_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.671 r  BUFG_4/O
                         net (fo=8, routed)           0.585     3.255    idelay_clk
    SLICE_X64Y22         FDSE                                         r  main_crg_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDSE (Prop_fdse_C_Q)         0.164     3.419 r  main_crg_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.198     3.618    main_crg_reset_counter[0]
    SLICE_X64Y22         LUT3 (Prop_lut3_I1_O)        0.045     3.663 r  main_crg_reset_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     3.663    main_crg_reset_counter[2]_i_1_n_0
    SLICE_X64Y22         FDSE                                         r  main_crg_reset_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk100_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.139     2.298    clk100_IBUF_BUFG
    SLICE_X65Y36         LUT1 (Prop_lut1_I0_O)        0.056     2.354 r  clk100_inst/O
                         net (fo=9, routed)           0.356     2.709    main_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.053     2.762 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.546     3.308    main_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.337 r  BUFG_4/O
                         net (fo=8, routed)           0.853     4.190    idelay_clk
    SLICE_X64Y22         FDSE                                         r  main_crg_reset_counter_reg[2]/C
                         clock pessimism             -0.934     3.255    
    SLICE_X64Y22         FDSE (Hold_fdse_C_D)         0.121     3.376    main_crg_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.376    
                         arrival time                           3.663    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 main_crg_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by main_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_crg_reset_counter_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by main_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_crg_clkout4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_crg_clkout4 rise@0.000ns - main_crg_clkout4 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.209ns (51.291%)  route 0.198ns (48.709%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.190ns
    Source Clock Delay      (SCD):    3.255ns
    Clock Pessimism Removal (CPR):    0.934ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk100_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.818     1.732    clk100_IBUF_BUFG
    SLICE_X65Y36         LUT1 (Prop_lut1_I0_O)        0.045     1.777 r  clk100_inst/O
                         net (fo=9, routed)           0.317     2.094    main_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.050     2.144 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.501     2.645    main_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.671 r  BUFG_4/O
                         net (fo=8, routed)           0.585     3.255    idelay_clk
    SLICE_X64Y22         FDSE                                         r  main_crg_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDSE (Prop_fdse_C_Q)         0.164     3.419 f  main_crg_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.198     3.618    main_crg_reset_counter[0]
    SLICE_X64Y22         LUT1 (Prop_lut1_I0_O)        0.045     3.663 r  main_crg_reset_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     3.663    main_crg_reset_counter0[0]
    SLICE_X64Y22         FDSE                                         r  main_crg_reset_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk100_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.139     2.298    clk100_IBUF_BUFG
    SLICE_X65Y36         LUT1 (Prop_lut1_I0_O)        0.056     2.354 r  clk100_inst/O
                         net (fo=9, routed)           0.356     2.709    main_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.053     2.762 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.546     3.308    main_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.337 r  BUFG_4/O
                         net (fo=8, routed)           0.853     4.190    idelay_clk
    SLICE_X64Y22         FDSE                                         r  main_crg_reset_counter_reg[0]/C
                         clock pessimism             -0.934     3.255    
    SLICE_X64Y22         FDSE (Hold_fdse_C_D)         0.120     3.375    main_crg_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.375    
                         arrival time                           3.663    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.365ns  (arrival time - required time)
  Source:                 FDPE_9/C
                            (rising edge-triggered cell FDPE clocked by main_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_crg_reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by main_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_crg_clkout4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_crg_clkout4 rise@0.000ns - main_crg_clkout4 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.148ns (44.045%)  route 0.188ns (55.955%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.190ns
    Source Clock Delay      (SCD):    3.253ns
    Clock Pessimism Removal (CPR):    0.921ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk100_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.818     1.732    clk100_IBUF_BUFG
    SLICE_X65Y36         LUT1 (Prop_lut1_I0_O)        0.045     1.777 r  clk100_inst/O
                         net (fo=9, routed)           0.317     2.094    main_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.050     2.144 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.501     2.645    main_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.671 r  BUFG_4/O
                         net (fo=8, routed)           0.583     3.253    idelay_clk
    SLICE_X64Y23         FDPE                                         r  FDPE_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDPE (Prop_fdpe_C_Q)         0.148     3.401 r  FDPE_9/Q
                         net (fo=5, routed)           0.188     3.589    idelay_rst
    SLICE_X64Y22         FDSE                                         r  main_crg_reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk100_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.139     2.298    clk100_IBUF_BUFG
    SLICE_X65Y36         LUT1 (Prop_lut1_I0_O)        0.056     2.354 r  clk100_inst/O
                         net (fo=9, routed)           0.356     2.709    main_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.053     2.762 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.546     3.308    main_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.337 r  BUFG_4/O
                         net (fo=8, routed)           0.853     4.190    idelay_clk
    SLICE_X64Y22         FDSE                                         r  main_crg_reset_counter_reg[0]/C
                         clock pessimism             -0.921     3.268    
    SLICE_X64Y22         FDSE (Hold_fdse_C_S)        -0.044     3.224    main_crg_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.224    
                         arrival time                           3.589    
  -------------------------------------------------------------------
                         slack                                  0.365    

Slack (MET) :             0.365ns  (arrival time - required time)
  Source:                 FDPE_9/C
                            (rising edge-triggered cell FDPE clocked by main_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_crg_reset_counter_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by main_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_crg_clkout4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_crg_clkout4 rise@0.000ns - main_crg_clkout4 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.148ns (44.045%)  route 0.188ns (55.955%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.190ns
    Source Clock Delay      (SCD):    3.253ns
    Clock Pessimism Removal (CPR):    0.921ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk100_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.818     1.732    clk100_IBUF_BUFG
    SLICE_X65Y36         LUT1 (Prop_lut1_I0_O)        0.045     1.777 r  clk100_inst/O
                         net (fo=9, routed)           0.317     2.094    main_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.050     2.144 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.501     2.645    main_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.671 r  BUFG_4/O
                         net (fo=8, routed)           0.583     3.253    idelay_clk
    SLICE_X64Y23         FDPE                                         r  FDPE_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDPE (Prop_fdpe_C_Q)         0.148     3.401 r  FDPE_9/Q
                         net (fo=5, routed)           0.188     3.589    idelay_rst
    SLICE_X64Y22         FDSE                                         r  main_crg_reset_counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk100_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.139     2.298    clk100_IBUF_BUFG
    SLICE_X65Y36         LUT1 (Prop_lut1_I0_O)        0.056     2.354 r  clk100_inst/O
                         net (fo=9, routed)           0.356     2.709    main_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.053     2.762 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.546     3.308    main_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.337 r  BUFG_4/O
                         net (fo=8, routed)           0.853     4.190    idelay_clk
    SLICE_X64Y22         FDSE                                         r  main_crg_reset_counter_reg[1]/C
                         clock pessimism             -0.921     3.268    
    SLICE_X64Y22         FDSE (Hold_fdse_C_S)        -0.044     3.224    main_crg_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.224    
                         arrival time                           3.589    
  -------------------------------------------------------------------
                         slack                                  0.365    

Slack (MET) :             0.365ns  (arrival time - required time)
  Source:                 FDPE_9/C
                            (rising edge-triggered cell FDPE clocked by main_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_crg_reset_counter_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by main_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_crg_clkout4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_crg_clkout4 rise@0.000ns - main_crg_clkout4 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.148ns (44.045%)  route 0.188ns (55.955%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.190ns
    Source Clock Delay      (SCD):    3.253ns
    Clock Pessimism Removal (CPR):    0.921ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk100_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.818     1.732    clk100_IBUF_BUFG
    SLICE_X65Y36         LUT1 (Prop_lut1_I0_O)        0.045     1.777 r  clk100_inst/O
                         net (fo=9, routed)           0.317     2.094    main_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.050     2.144 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.501     2.645    main_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.671 r  BUFG_4/O
                         net (fo=8, routed)           0.583     3.253    idelay_clk
    SLICE_X64Y23         FDPE                                         r  FDPE_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDPE (Prop_fdpe_C_Q)         0.148     3.401 r  FDPE_9/Q
                         net (fo=5, routed)           0.188     3.589    idelay_rst
    SLICE_X64Y22         FDSE                                         r  main_crg_reset_counter_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk100_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.139     2.298    clk100_IBUF_BUFG
    SLICE_X65Y36         LUT1 (Prop_lut1_I0_O)        0.056     2.354 r  clk100_inst/O
                         net (fo=9, routed)           0.356     2.709    main_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.053     2.762 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.546     3.308    main_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.337 r  BUFG_4/O
                         net (fo=8, routed)           0.853     4.190    idelay_clk
    SLICE_X64Y22         FDSE                                         r  main_crg_reset_counter_reg[2]/C
                         clock pessimism             -0.921     3.268    
    SLICE_X64Y22         FDSE (Hold_fdse_C_S)        -0.044     3.224    main_crg_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.224    
                         arrival time                           3.589    
  -------------------------------------------------------------------
                         slack                                  0.365    

Slack (MET) :             0.365ns  (arrival time - required time)
  Source:                 FDPE_9/C
                            (rising edge-triggered cell FDPE clocked by main_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_crg_reset_counter_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by main_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_crg_clkout4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_crg_clkout4 rise@0.000ns - main_crg_clkout4 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.148ns (44.045%)  route 0.188ns (55.955%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.190ns
    Source Clock Delay      (SCD):    3.253ns
    Clock Pessimism Removal (CPR):    0.921ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk100_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.818     1.732    clk100_IBUF_BUFG
    SLICE_X65Y36         LUT1 (Prop_lut1_I0_O)        0.045     1.777 r  clk100_inst/O
                         net (fo=9, routed)           0.317     2.094    main_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.050     2.144 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.501     2.645    main_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.671 r  BUFG_4/O
                         net (fo=8, routed)           0.583     3.253    idelay_clk
    SLICE_X64Y23         FDPE                                         r  FDPE_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDPE (Prop_fdpe_C_Q)         0.148     3.401 r  FDPE_9/Q
                         net (fo=5, routed)           0.188     3.589    idelay_rst
    SLICE_X64Y22         FDSE                                         r  main_crg_reset_counter_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk100_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.139     2.298    clk100_IBUF_BUFG
    SLICE_X65Y36         LUT1 (Prop_lut1_I0_O)        0.056     2.354 r  clk100_inst/O
                         net (fo=9, routed)           0.356     2.709    main_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.053     2.762 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.546     3.308    main_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.337 r  BUFG_4/O
                         net (fo=8, routed)           0.853     4.190    idelay_clk
    SLICE_X64Y22         FDSE                                         r  main_crg_reset_counter_reg[3]/C
                         clock pessimism             -0.921     3.268    
    SLICE_X64Y22         FDSE (Hold_fdse_C_S)        -0.044     3.224    main_crg_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.224    
                         arrival time                           3.589    
  -------------------------------------------------------------------
                         slack                                  0.365    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         main_crg_clkout4
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { PLLE2_ADV/CLKOUT4 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y0  IDELAYCTRL/REFCLK
Min Period        n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y2    BUFG_4/I
Min Period        n/a     PLLE2_ADV/CLKOUT4  n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y0   PLLE2_ADV/CLKOUT4
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X64Y23     FDPE_8/C
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X64Y23     FDPE_9/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X62Y22     main_crg_ic_reset_reg/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X64Y22     main_crg_reset_counter_reg[0]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X64Y22     main_crg_reset_counter_reg[1]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X64Y22     main_crg_reset_counter_reg[2]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X64Y22     main_crg_reset_counter_reg[3]/C
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y0  IDELAYCTRL/REFCLK
Max Period        n/a     PLLE2_ADV/CLKOUT4  n/a            160.000       5.000       155.000    PLLE2_ADV_X1Y0   PLLE2_ADV/CLKOUT4
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X64Y23     FDPE_8/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X64Y23     FDPE_8/C
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X64Y23     FDPE_9/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X64Y23     FDPE_9/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X62Y22     main_crg_ic_reset_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X62Y22     main_crg_ic_reset_reg/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y22     main_crg_reset_counter_reg[0]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y22     main_crg_reset_counter_reg[0]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y22     main_crg_reset_counter_reg[1]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y22     main_crg_reset_counter_reg[1]/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X64Y23     FDPE_8/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X64Y23     FDPE_8/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X64Y23     FDPE_9/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X64Y23     FDPE_9/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X62Y22     main_crg_ic_reset_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X62Y22     main_crg_ic_reset_reg/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y22     main_crg_reset_counter_reg[0]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y22     main_crg_reset_counter_reg[0]/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y22     main_crg_reset_counter_reg[1]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y22     main_crg_reset_counter_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  eth_rx_clk
  To Clock:  eth_rx_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.262ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.131ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       18.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.262ns  (required time - arrival time)
  Source:                 FDPE_12/C
                            (rising edge-triggered cell FDPE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            FDPE_13/D
                            (rising edge-triggered cell FDPE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.655ns  (logic 0.456ns (69.583%)  route 0.199ns (30.417%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.451ns
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.118ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.569     1.569    eth_rx_clk
    SLICE_X40Y2          FDPE                                         r  FDPE_12/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y2          FDPE (Prop_fdpe_C_Q)         0.456     2.025 r  FDPE_12/Q
                         net (fo=1, routed)           0.199     2.225    builder_xilinxasyncresetsynchronizerimpl6_rst_meta
    SLICE_X40Y2          FDPE                                         r  FDPE_13/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    BUFGCTRL_X0Y17       BUFG                         0.000     2.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.451     3.451    eth_rx_clk
    SLICE_X40Y2          FDPE                                         r  FDPE_13/C
                         clock pessimism              0.118     3.569    
                         clock uncertainty           -0.035     3.534    
    SLICE_X40Y2          FDPE (Setup_fdpe_C_D)       -0.047     3.487    FDPE_13
  -------------------------------------------------------------------
                         required time                          3.487    
                         arrival time                          -2.225    
  -------------------------------------------------------------------
                         slack                                  1.262    

Slack (MET) :             32.363ns  (required time - arrival time)
  Source:                 main_soclinux_core_rx_cdc_cdc_graycounter0_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_soclinux_core_rx_converter_converter_source_payload_data_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        7.131ns  (logic 1.240ns (17.388%)  route 5.891ns (82.612%))
  Logic Levels:           5  (LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.453ns = ( 41.453 - 40.000 ) 
    Source Clock Delay      (SCD):    1.573ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.573     1.573    eth_rx_clk
    SLICE_X53Y4          FDRE                                         r  main_soclinux_core_rx_cdc_cdc_graycounter0_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y4          FDRE (Prop_fdre_C_Q)         0.419     1.992 r  main_soclinux_core_rx_cdc_cdc_graycounter0_q_reg[0]/Q
                         net (fo=2, routed)           0.975     2.967    main_soclinux_core_rx_cdc_cdc_graycounter0_q[0]
    SLICE_X52Y1          LUT4 (Prop_lut4_I3_O)        0.299     3.266 r  storage_12_reg_i_2/O
                         net (fo=1, routed)           0.791     4.057    storage_12_reg_i_2_n_0
    SLICE_X51Y1          LUT6 (Prop_lut6_I4_O)        0.124     4.181 r  storage_12_reg_i_1/O
                         net (fo=19, routed)          1.349     5.530    main_soclinux_core_rx_converter_source_source_ready
    SLICE_X60Y6          LUT3 (Prop_lut3_I1_O)        0.124     5.654 r  main_soclinux_core_bufferizeendpoints_pipe_valid_source_valid_i_3/O
                         net (fo=5, routed)           0.848     6.502    main_soclinux_core_bufferizeendpoints_pipe_valid_source_valid_i_3_n_0
    SLICE_X59Y7          LUT5 (Prop_lut5_I0_O)        0.124     6.626 r  main_soclinux_core_liteethmaccrc32checker_syncfifo_consume[2]_i_2/O
                         net (fo=10, routed)          1.097     7.722    main_soclinux_core_liteethmaccrc32checker_syncfifo_do_read
    SLICE_X54Y6          LUT3 (Prop_lut3_I1_O)        0.150     7.872 r  main_soclinux_core_rx_converter_converter_source_payload_data[8]_i_1/O
                         net (fo=9, routed)           0.832     8.705    main_soclinux_core_rx_converter_converter_source_payload_data[8]_i_1_n_0
    SLICE_X48Y7          FDRE                                         r  main_soclinux_core_rx_converter_converter_source_payload_data_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.453    41.453    eth_rx_clk
    SLICE_X48Y7          FDRE                                         r  main_soclinux_core_rx_converter_converter_source_payload_data_reg[2]/C
                         clock pessimism              0.079    41.532    
                         clock uncertainty           -0.035    41.497    
    SLICE_X48Y7          FDRE (Setup_fdre_C_CE)      -0.429    41.068    main_soclinux_core_rx_converter_converter_source_payload_data_reg[2]
  -------------------------------------------------------------------
                         required time                         41.068    
                         arrival time                          -8.705    
  -------------------------------------------------------------------
                         slack                                 32.363    

Slack (MET) :             32.363ns  (required time - arrival time)
  Source:                 main_soclinux_core_rx_cdc_cdc_graycounter0_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_soclinux_core_rx_converter_converter_source_payload_data_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        7.131ns  (logic 1.240ns (17.388%)  route 5.891ns (82.612%))
  Logic Levels:           5  (LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.453ns = ( 41.453 - 40.000 ) 
    Source Clock Delay      (SCD):    1.573ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.573     1.573    eth_rx_clk
    SLICE_X53Y4          FDRE                                         r  main_soclinux_core_rx_cdc_cdc_graycounter0_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y4          FDRE (Prop_fdre_C_Q)         0.419     1.992 r  main_soclinux_core_rx_cdc_cdc_graycounter0_q_reg[0]/Q
                         net (fo=2, routed)           0.975     2.967    main_soclinux_core_rx_cdc_cdc_graycounter0_q[0]
    SLICE_X52Y1          LUT4 (Prop_lut4_I3_O)        0.299     3.266 r  storage_12_reg_i_2/O
                         net (fo=1, routed)           0.791     4.057    storage_12_reg_i_2_n_0
    SLICE_X51Y1          LUT6 (Prop_lut6_I4_O)        0.124     4.181 r  storage_12_reg_i_1/O
                         net (fo=19, routed)          1.349     5.530    main_soclinux_core_rx_converter_source_source_ready
    SLICE_X60Y6          LUT3 (Prop_lut3_I1_O)        0.124     5.654 r  main_soclinux_core_bufferizeendpoints_pipe_valid_source_valid_i_3/O
                         net (fo=5, routed)           0.848     6.502    main_soclinux_core_bufferizeendpoints_pipe_valid_source_valid_i_3_n_0
    SLICE_X59Y7          LUT5 (Prop_lut5_I0_O)        0.124     6.626 r  main_soclinux_core_liteethmaccrc32checker_syncfifo_consume[2]_i_2/O
                         net (fo=10, routed)          1.097     7.722    main_soclinux_core_liteethmaccrc32checker_syncfifo_do_read
    SLICE_X54Y6          LUT3 (Prop_lut3_I1_O)        0.150     7.872 r  main_soclinux_core_rx_converter_converter_source_payload_data[8]_i_1/O
                         net (fo=9, routed)           0.832     8.705    main_soclinux_core_rx_converter_converter_source_payload_data[8]_i_1_n_0
    SLICE_X48Y7          FDRE                                         r  main_soclinux_core_rx_converter_converter_source_payload_data_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.453    41.453    eth_rx_clk
    SLICE_X48Y7          FDRE                                         r  main_soclinux_core_rx_converter_converter_source_payload_data_reg[3]/C
                         clock pessimism              0.079    41.532    
                         clock uncertainty           -0.035    41.497    
    SLICE_X48Y7          FDRE (Setup_fdre_C_CE)      -0.429    41.068    main_soclinux_core_rx_converter_converter_source_payload_data_reg[3]
  -------------------------------------------------------------------
                         required time                         41.068    
                         arrival time                          -8.705    
  -------------------------------------------------------------------
                         slack                                 32.363    

Slack (MET) :             32.363ns  (required time - arrival time)
  Source:                 main_soclinux_core_rx_cdc_cdc_graycounter0_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_soclinux_core_rx_converter_converter_source_payload_data_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        7.131ns  (logic 1.240ns (17.388%)  route 5.891ns (82.612%))
  Logic Levels:           5  (LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.453ns = ( 41.453 - 40.000 ) 
    Source Clock Delay      (SCD):    1.573ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.573     1.573    eth_rx_clk
    SLICE_X53Y4          FDRE                                         r  main_soclinux_core_rx_cdc_cdc_graycounter0_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y4          FDRE (Prop_fdre_C_Q)         0.419     1.992 r  main_soclinux_core_rx_cdc_cdc_graycounter0_q_reg[0]/Q
                         net (fo=2, routed)           0.975     2.967    main_soclinux_core_rx_cdc_cdc_graycounter0_q[0]
    SLICE_X52Y1          LUT4 (Prop_lut4_I3_O)        0.299     3.266 r  storage_12_reg_i_2/O
                         net (fo=1, routed)           0.791     4.057    storage_12_reg_i_2_n_0
    SLICE_X51Y1          LUT6 (Prop_lut6_I4_O)        0.124     4.181 r  storage_12_reg_i_1/O
                         net (fo=19, routed)          1.349     5.530    main_soclinux_core_rx_converter_source_source_ready
    SLICE_X60Y6          LUT3 (Prop_lut3_I1_O)        0.124     5.654 r  main_soclinux_core_bufferizeendpoints_pipe_valid_source_valid_i_3/O
                         net (fo=5, routed)           0.848     6.502    main_soclinux_core_bufferizeendpoints_pipe_valid_source_valid_i_3_n_0
    SLICE_X59Y7          LUT5 (Prop_lut5_I0_O)        0.124     6.626 r  main_soclinux_core_liteethmaccrc32checker_syncfifo_consume[2]_i_2/O
                         net (fo=10, routed)          1.097     7.722    main_soclinux_core_liteethmaccrc32checker_syncfifo_do_read
    SLICE_X54Y6          LUT3 (Prop_lut3_I1_O)        0.150     7.872 r  main_soclinux_core_rx_converter_converter_source_payload_data[8]_i_1/O
                         net (fo=9, routed)           0.832     8.705    main_soclinux_core_rx_converter_converter_source_payload_data[8]_i_1_n_0
    SLICE_X48Y7          FDRE                                         r  main_soclinux_core_rx_converter_converter_source_payload_data_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.453    41.453    eth_rx_clk
    SLICE_X48Y7          FDRE                                         r  main_soclinux_core_rx_converter_converter_source_payload_data_reg[5]/C
                         clock pessimism              0.079    41.532    
                         clock uncertainty           -0.035    41.497    
    SLICE_X48Y7          FDRE (Setup_fdre_C_CE)      -0.429    41.068    main_soclinux_core_rx_converter_converter_source_payload_data_reg[5]
  -------------------------------------------------------------------
                         required time                         41.068    
                         arrival time                          -8.705    
  -------------------------------------------------------------------
                         slack                                 32.363    

Slack (MET) :             32.363ns  (required time - arrival time)
  Source:                 main_soclinux_core_rx_cdc_cdc_graycounter0_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_soclinux_core_rx_converter_converter_source_payload_data_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        7.131ns  (logic 1.240ns (17.388%)  route 5.891ns (82.612%))
  Logic Levels:           5  (LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.453ns = ( 41.453 - 40.000 ) 
    Source Clock Delay      (SCD):    1.573ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.573     1.573    eth_rx_clk
    SLICE_X53Y4          FDRE                                         r  main_soclinux_core_rx_cdc_cdc_graycounter0_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y4          FDRE (Prop_fdre_C_Q)         0.419     1.992 r  main_soclinux_core_rx_cdc_cdc_graycounter0_q_reg[0]/Q
                         net (fo=2, routed)           0.975     2.967    main_soclinux_core_rx_cdc_cdc_graycounter0_q[0]
    SLICE_X52Y1          LUT4 (Prop_lut4_I3_O)        0.299     3.266 r  storage_12_reg_i_2/O
                         net (fo=1, routed)           0.791     4.057    storage_12_reg_i_2_n_0
    SLICE_X51Y1          LUT6 (Prop_lut6_I4_O)        0.124     4.181 r  storage_12_reg_i_1/O
                         net (fo=19, routed)          1.349     5.530    main_soclinux_core_rx_converter_source_source_ready
    SLICE_X60Y6          LUT3 (Prop_lut3_I1_O)        0.124     5.654 r  main_soclinux_core_bufferizeendpoints_pipe_valid_source_valid_i_3/O
                         net (fo=5, routed)           0.848     6.502    main_soclinux_core_bufferizeendpoints_pipe_valid_source_valid_i_3_n_0
    SLICE_X59Y7          LUT5 (Prop_lut5_I0_O)        0.124     6.626 r  main_soclinux_core_liteethmaccrc32checker_syncfifo_consume[2]_i_2/O
                         net (fo=10, routed)          1.097     7.722    main_soclinux_core_liteethmaccrc32checker_syncfifo_do_read
    SLICE_X54Y6          LUT3 (Prop_lut3_I1_O)        0.150     7.872 r  main_soclinux_core_rx_converter_converter_source_payload_data[8]_i_1/O
                         net (fo=9, routed)           0.832     8.705    main_soclinux_core_rx_converter_converter_source_payload_data[8]_i_1_n_0
    SLICE_X48Y7          FDRE                                         r  main_soclinux_core_rx_converter_converter_source_payload_data_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.453    41.453    eth_rx_clk
    SLICE_X48Y7          FDRE                                         r  main_soclinux_core_rx_converter_converter_source_payload_data_reg[8]/C
                         clock pessimism              0.079    41.532    
                         clock uncertainty           -0.035    41.497    
    SLICE_X48Y7          FDRE (Setup_fdre_C_CE)      -0.429    41.068    main_soclinux_core_rx_converter_converter_source_payload_data_reg[8]
  -------------------------------------------------------------------
                         required time                         41.068    
                         arrival time                          -8.705    
  -------------------------------------------------------------------
                         slack                                 32.363    

Slack (MET) :             32.411ns  (required time - arrival time)
  Source:                 main_soclinux_core_rx_cdc_cdc_graycounter0_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_soclinux_core_rx_converter_converter_source_payload_data_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        7.101ns  (logic 1.207ns (16.999%)  route 5.894ns (83.001%))
  Logic Levels:           5  (LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.453ns = ( 41.453 - 40.000 ) 
    Source Clock Delay      (SCD):    1.573ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.573     1.573    eth_rx_clk
    SLICE_X53Y4          FDRE                                         r  main_soclinux_core_rx_cdc_cdc_graycounter0_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y4          FDRE (Prop_fdre_C_Q)         0.419     1.992 r  main_soclinux_core_rx_cdc_cdc_graycounter0_q_reg[0]/Q
                         net (fo=2, routed)           0.975     2.967    main_soclinux_core_rx_cdc_cdc_graycounter0_q[0]
    SLICE_X52Y1          LUT4 (Prop_lut4_I3_O)        0.299     3.266 r  storage_12_reg_i_2/O
                         net (fo=1, routed)           0.791     4.057    storage_12_reg_i_2_n_0
    SLICE_X51Y1          LUT6 (Prop_lut6_I4_O)        0.124     4.181 r  storage_12_reg_i_1/O
                         net (fo=19, routed)          1.349     5.530    main_soclinux_core_rx_converter_source_source_ready
    SLICE_X60Y6          LUT3 (Prop_lut3_I1_O)        0.124     5.654 r  main_soclinux_core_bufferizeendpoints_pipe_valid_source_valid_i_3/O
                         net (fo=5, routed)           0.848     6.502    main_soclinux_core_bufferizeendpoints_pipe_valid_source_valid_i_3_n_0
    SLICE_X59Y7          LUT5 (Prop_lut5_I0_O)        0.124     6.626 r  main_soclinux_core_liteethmaccrc32checker_syncfifo_consume[2]_i_2/O
                         net (fo=10, routed)          0.708     7.334    main_soclinux_core_liteethmaccrc32checker_syncfifo_do_read
    SLICE_X54Y6          LUT3 (Prop_lut3_I0_O)        0.117     7.451 r  main_soclinux_core_rx_converter_converter_source_payload_data[38]_i_1/O
                         net (fo=9, routed)           1.223     8.674    main_soclinux_core_rx_converter_converter_source_payload_data[38]_i_1_n_0
    SLICE_X49Y8          FDRE                                         r  main_soclinux_core_rx_converter_converter_source_payload_data_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.453    41.453    eth_rx_clk
    SLICE_X49Y8          FDRE                                         r  main_soclinux_core_rx_converter_converter_source_payload_data_reg[31]/C
                         clock pessimism              0.079    41.532    
                         clock uncertainty           -0.035    41.497    
    SLICE_X49Y8          FDRE (Setup_fdre_C_CE)      -0.412    41.085    main_soclinux_core_rx_converter_converter_source_payload_data_reg[31]
  -------------------------------------------------------------------
                         required time                         41.085    
                         arrival time                          -8.674    
  -------------------------------------------------------------------
                         slack                                 32.411    

Slack (MET) :             32.411ns  (required time - arrival time)
  Source:                 main_soclinux_core_rx_cdc_cdc_graycounter0_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_soclinux_core_rx_converter_converter_source_payload_data_reg[33]/CE
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        7.101ns  (logic 1.207ns (16.999%)  route 5.894ns (83.001%))
  Logic Levels:           5  (LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.453ns = ( 41.453 - 40.000 ) 
    Source Clock Delay      (SCD):    1.573ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.573     1.573    eth_rx_clk
    SLICE_X53Y4          FDRE                                         r  main_soclinux_core_rx_cdc_cdc_graycounter0_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y4          FDRE (Prop_fdre_C_Q)         0.419     1.992 r  main_soclinux_core_rx_cdc_cdc_graycounter0_q_reg[0]/Q
                         net (fo=2, routed)           0.975     2.967    main_soclinux_core_rx_cdc_cdc_graycounter0_q[0]
    SLICE_X52Y1          LUT4 (Prop_lut4_I3_O)        0.299     3.266 r  storage_12_reg_i_2/O
                         net (fo=1, routed)           0.791     4.057    storage_12_reg_i_2_n_0
    SLICE_X51Y1          LUT6 (Prop_lut6_I4_O)        0.124     4.181 r  storage_12_reg_i_1/O
                         net (fo=19, routed)          1.349     5.530    main_soclinux_core_rx_converter_source_source_ready
    SLICE_X60Y6          LUT3 (Prop_lut3_I1_O)        0.124     5.654 r  main_soclinux_core_bufferizeendpoints_pipe_valid_source_valid_i_3/O
                         net (fo=5, routed)           0.848     6.502    main_soclinux_core_bufferizeendpoints_pipe_valid_source_valid_i_3_n_0
    SLICE_X59Y7          LUT5 (Prop_lut5_I0_O)        0.124     6.626 r  main_soclinux_core_liteethmaccrc32checker_syncfifo_consume[2]_i_2/O
                         net (fo=10, routed)          0.708     7.334    main_soclinux_core_liteethmaccrc32checker_syncfifo_do_read
    SLICE_X54Y6          LUT3 (Prop_lut3_I0_O)        0.117     7.451 r  main_soclinux_core_rx_converter_converter_source_payload_data[38]_i_1/O
                         net (fo=9, routed)           1.223     8.674    main_soclinux_core_rx_converter_converter_source_payload_data[38]_i_1_n_0
    SLICE_X48Y8          FDRE                                         r  main_soclinux_core_rx_converter_converter_source_payload_data_reg[33]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.453    41.453    eth_rx_clk
    SLICE_X48Y8          FDRE                                         r  main_soclinux_core_rx_converter_converter_source_payload_data_reg[33]/C
                         clock pessimism              0.079    41.532    
                         clock uncertainty           -0.035    41.497    
    SLICE_X48Y8          FDRE (Setup_fdre_C_CE)      -0.412    41.085    main_soclinux_core_rx_converter_converter_source_payload_data_reg[33]
  -------------------------------------------------------------------
                         required time                         41.085    
                         arrival time                          -8.674    
  -------------------------------------------------------------------
                         slack                                 32.411    

Slack (MET) :             32.411ns  (required time - arrival time)
  Source:                 main_soclinux_core_rx_cdc_cdc_graycounter0_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_soclinux_core_rx_converter_converter_source_payload_data_reg[35]/CE
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        7.101ns  (logic 1.207ns (16.999%)  route 5.894ns (83.001%))
  Logic Levels:           5  (LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.453ns = ( 41.453 - 40.000 ) 
    Source Clock Delay      (SCD):    1.573ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.573     1.573    eth_rx_clk
    SLICE_X53Y4          FDRE                                         r  main_soclinux_core_rx_cdc_cdc_graycounter0_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y4          FDRE (Prop_fdre_C_Q)         0.419     1.992 r  main_soclinux_core_rx_cdc_cdc_graycounter0_q_reg[0]/Q
                         net (fo=2, routed)           0.975     2.967    main_soclinux_core_rx_cdc_cdc_graycounter0_q[0]
    SLICE_X52Y1          LUT4 (Prop_lut4_I3_O)        0.299     3.266 r  storage_12_reg_i_2/O
                         net (fo=1, routed)           0.791     4.057    storage_12_reg_i_2_n_0
    SLICE_X51Y1          LUT6 (Prop_lut6_I4_O)        0.124     4.181 r  storage_12_reg_i_1/O
                         net (fo=19, routed)          1.349     5.530    main_soclinux_core_rx_converter_source_source_ready
    SLICE_X60Y6          LUT3 (Prop_lut3_I1_O)        0.124     5.654 r  main_soclinux_core_bufferizeendpoints_pipe_valid_source_valid_i_3/O
                         net (fo=5, routed)           0.848     6.502    main_soclinux_core_bufferizeendpoints_pipe_valid_source_valid_i_3_n_0
    SLICE_X59Y7          LUT5 (Prop_lut5_I0_O)        0.124     6.626 r  main_soclinux_core_liteethmaccrc32checker_syncfifo_consume[2]_i_2/O
                         net (fo=10, routed)          0.708     7.334    main_soclinux_core_liteethmaccrc32checker_syncfifo_do_read
    SLICE_X54Y6          LUT3 (Prop_lut3_I0_O)        0.117     7.451 r  main_soclinux_core_rx_converter_converter_source_payload_data[38]_i_1/O
                         net (fo=9, routed)           1.223     8.674    main_soclinux_core_rx_converter_converter_source_payload_data[38]_i_1_n_0
    SLICE_X48Y8          FDRE                                         r  main_soclinux_core_rx_converter_converter_source_payload_data_reg[35]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.453    41.453    eth_rx_clk
    SLICE_X48Y8          FDRE                                         r  main_soclinux_core_rx_converter_converter_source_payload_data_reg[35]/C
                         clock pessimism              0.079    41.532    
                         clock uncertainty           -0.035    41.497    
    SLICE_X48Y8          FDRE (Setup_fdre_C_CE)      -0.412    41.085    main_soclinux_core_rx_converter_converter_source_payload_data_reg[35]
  -------------------------------------------------------------------
                         required time                         41.085    
                         arrival time                          -8.674    
  -------------------------------------------------------------------
                         slack                                 32.411    

Slack (MET) :             32.411ns  (required time - arrival time)
  Source:                 main_soclinux_core_rx_cdc_cdc_graycounter0_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_soclinux_core_rx_converter_converter_source_payload_data_reg[37]/CE
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        7.101ns  (logic 1.207ns (16.999%)  route 5.894ns (83.001%))
  Logic Levels:           5  (LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.453ns = ( 41.453 - 40.000 ) 
    Source Clock Delay      (SCD):    1.573ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.573     1.573    eth_rx_clk
    SLICE_X53Y4          FDRE                                         r  main_soclinux_core_rx_cdc_cdc_graycounter0_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y4          FDRE (Prop_fdre_C_Q)         0.419     1.992 r  main_soclinux_core_rx_cdc_cdc_graycounter0_q_reg[0]/Q
                         net (fo=2, routed)           0.975     2.967    main_soclinux_core_rx_cdc_cdc_graycounter0_q[0]
    SLICE_X52Y1          LUT4 (Prop_lut4_I3_O)        0.299     3.266 r  storage_12_reg_i_2/O
                         net (fo=1, routed)           0.791     4.057    storage_12_reg_i_2_n_0
    SLICE_X51Y1          LUT6 (Prop_lut6_I4_O)        0.124     4.181 r  storage_12_reg_i_1/O
                         net (fo=19, routed)          1.349     5.530    main_soclinux_core_rx_converter_source_source_ready
    SLICE_X60Y6          LUT3 (Prop_lut3_I1_O)        0.124     5.654 r  main_soclinux_core_bufferizeendpoints_pipe_valid_source_valid_i_3/O
                         net (fo=5, routed)           0.848     6.502    main_soclinux_core_bufferizeendpoints_pipe_valid_source_valid_i_3_n_0
    SLICE_X59Y7          LUT5 (Prop_lut5_I0_O)        0.124     6.626 r  main_soclinux_core_liteethmaccrc32checker_syncfifo_consume[2]_i_2/O
                         net (fo=10, routed)          0.708     7.334    main_soclinux_core_liteethmaccrc32checker_syncfifo_do_read
    SLICE_X54Y6          LUT3 (Prop_lut3_I0_O)        0.117     7.451 r  main_soclinux_core_rx_converter_converter_source_payload_data[38]_i_1/O
                         net (fo=9, routed)           1.223     8.674    main_soclinux_core_rx_converter_converter_source_payload_data[38]_i_1_n_0
    SLICE_X48Y8          FDRE                                         r  main_soclinux_core_rx_converter_converter_source_payload_data_reg[37]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.453    41.453    eth_rx_clk
    SLICE_X48Y8          FDRE                                         r  main_soclinux_core_rx_converter_converter_source_payload_data_reg[37]/C
                         clock pessimism              0.079    41.532    
                         clock uncertainty           -0.035    41.497    
    SLICE_X48Y8          FDRE (Setup_fdre_C_CE)      -0.412    41.085    main_soclinux_core_rx_converter_converter_source_payload_data_reg[37]
  -------------------------------------------------------------------
                         required time                         41.085    
                         arrival time                          -8.674    
  -------------------------------------------------------------------
                         slack                                 32.411    

Slack (MET) :             32.411ns  (required time - arrival time)
  Source:                 main_soclinux_core_rx_cdc_cdc_graycounter0_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_soclinux_core_rx_converter_converter_source_payload_data_reg[38]/CE
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        7.101ns  (logic 1.207ns (16.999%)  route 5.894ns (83.001%))
  Logic Levels:           5  (LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.453ns = ( 41.453 - 40.000 ) 
    Source Clock Delay      (SCD):    1.573ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.573     1.573    eth_rx_clk
    SLICE_X53Y4          FDRE                                         r  main_soclinux_core_rx_cdc_cdc_graycounter0_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y4          FDRE (Prop_fdre_C_Q)         0.419     1.992 r  main_soclinux_core_rx_cdc_cdc_graycounter0_q_reg[0]/Q
                         net (fo=2, routed)           0.975     2.967    main_soclinux_core_rx_cdc_cdc_graycounter0_q[0]
    SLICE_X52Y1          LUT4 (Prop_lut4_I3_O)        0.299     3.266 r  storage_12_reg_i_2/O
                         net (fo=1, routed)           0.791     4.057    storage_12_reg_i_2_n_0
    SLICE_X51Y1          LUT6 (Prop_lut6_I4_O)        0.124     4.181 r  storage_12_reg_i_1/O
                         net (fo=19, routed)          1.349     5.530    main_soclinux_core_rx_converter_source_source_ready
    SLICE_X60Y6          LUT3 (Prop_lut3_I1_O)        0.124     5.654 r  main_soclinux_core_bufferizeendpoints_pipe_valid_source_valid_i_3/O
                         net (fo=5, routed)           0.848     6.502    main_soclinux_core_bufferizeendpoints_pipe_valid_source_valid_i_3_n_0
    SLICE_X59Y7          LUT5 (Prop_lut5_I0_O)        0.124     6.626 r  main_soclinux_core_liteethmaccrc32checker_syncfifo_consume[2]_i_2/O
                         net (fo=10, routed)          0.708     7.334    main_soclinux_core_liteethmaccrc32checker_syncfifo_do_read
    SLICE_X54Y6          LUT3 (Prop_lut3_I0_O)        0.117     7.451 r  main_soclinux_core_rx_converter_converter_source_payload_data[38]_i_1/O
                         net (fo=9, routed)           1.223     8.674    main_soclinux_core_rx_converter_converter_source_payload_data[38]_i_1_n_0
    SLICE_X48Y8          FDRE                                         r  main_soclinux_core_rx_converter_converter_source_payload_data_reg[38]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.453    41.453    eth_rx_clk
    SLICE_X48Y8          FDRE                                         r  main_soclinux_core_rx_converter_converter_source_payload_data_reg[38]/C
                         clock pessimism              0.079    41.532    
                         clock uncertainty           -0.035    41.497    
    SLICE_X48Y8          FDRE (Setup_fdre_C_CE)      -0.412    41.085    main_soclinux_core_rx_converter_converter_source_payload_data_reg[38]
  -------------------------------------------------------------------
                         required time                         41.085    
                         arrival time                          -8.674    
  -------------------------------------------------------------------
                         slack                                 32.411    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 FDPE_12/C
                            (rising edge-triggered cell FDPE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            FDPE_13/D
                            (rising edge-triggered cell FDPE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.566     0.566    eth_rx_clk
    SLICE_X40Y2          FDPE                                         r  FDPE_12/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y2          FDPE (Prop_fdpe_C_Q)         0.141     0.707 r  FDPE_12/Q
                         net (fo=1, routed)           0.065     0.772    builder_xilinxasyncresetsynchronizerimpl6_rst_meta
    SLICE_X40Y2          FDPE                                         r  FDPE_13/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.836     0.836    eth_rx_clk
    SLICE_X40Y2          FDPE                                         r  FDPE_13/C
                         clock pessimism             -0.270     0.566    
    SLICE_X40Y2          FDPE (Hold_fdpe_C_D)         0.075     0.641    FDPE_13
  -------------------------------------------------------------------
                         required time                         -0.641    
                         arrival time                           0.772    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 main_soclinux_core_rx_cdc_cdc_graycounter0_q_binary_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_soclinux_core_rx_cdc_cdc_graycounter0_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.839ns
    Source Clock Delay      (SCD):    0.568ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.568     0.568    eth_rx_clk
    SLICE_X53Y3          FDRE                                         r  main_soclinux_core_rx_cdc_cdc_graycounter0_q_binary_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y3          FDRE (Prop_fdre_C_Q)         0.141     0.709 r  main_soclinux_core_rx_cdc_cdc_graycounter0_q_binary_reg[5]/Q
                         net (fo=2, routed)           0.087     0.796    main_soclinux_core_rx_cdc_cdc_graycounter0_q_binary[5]
    SLICE_X52Y3          LUT5 (Prop_lut5_I0_O)        0.045     0.841 r  main_soclinux_core_rx_cdc_cdc_graycounter0_q[4]_i_1/O
                         net (fo=1, routed)           0.000     0.841    main_soclinux_core_rx_cdc_cdc_graycounter0_q_next[4]
    SLICE_X52Y3          FDRE                                         r  main_soclinux_core_rx_cdc_cdc_graycounter0_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.839     0.839    eth_rx_clk
    SLICE_X52Y3          FDRE                                         r  main_soclinux_core_rx_cdc_cdc_graycounter0_q_reg[4]/C
                         clock pessimism             -0.258     0.581    
    SLICE_X52Y3          FDRE (Hold_fdre_C_D)         0.120     0.701    main_soclinux_core_rx_cdc_cdc_graycounter0_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.701    
                         arrival time                           0.841    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 main_soclinux_core_rx_cdc_cdc_graycounter0_q_binary_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_soclinux_core_rx_cdc_cdc_graycounter0_q_binary_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.597%)  route 0.098ns (34.403%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.839ns
    Source Clock Delay      (SCD):    0.568ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.568     0.568    eth_rx_clk
    SLICE_X53Y4          FDRE                                         r  main_soclinux_core_rx_cdc_cdc_graycounter0_q_binary_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y4          FDRE (Prop_fdre_C_Q)         0.141     0.709 r  main_soclinux_core_rx_cdc_cdc_graycounter0_q_binary_reg[0]/Q
                         net (fo=9, routed)           0.098     0.806    main_soclinux_core_rx_cdc_cdc_graycounter0_q_binary[0]
    SLICE_X52Y4          LUT6 (Prop_lut6_I5_O)        0.045     0.851 r  main_soclinux_core_rx_cdc_cdc_graycounter0_q_binary[3]_i_1/O
                         net (fo=1, routed)           0.000     0.851    main_soclinux_core_rx_cdc_cdc_graycounter0_q_next_binary[3]
    SLICE_X52Y4          FDRE                                         r  main_soclinux_core_rx_cdc_cdc_graycounter0_q_binary_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.839     0.839    eth_rx_clk
    SLICE_X52Y4          FDRE                                         r  main_soclinux_core_rx_cdc_cdc_graycounter0_q_binary_reg[3]/C
                         clock pessimism             -0.258     0.581    
    SLICE_X52Y4          FDRE (Hold_fdre_C_D)         0.121     0.702    main_soclinux_core_rx_cdc_cdc_graycounter0_q_binary_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.702    
                         arrival time                           0.851    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 main_soclinux_core_rx_cdc_cdc_graycounter0_q_binary_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_12_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.164ns (38.653%)  route 0.260ns (61.347%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.880ns
    Source Clock Delay      (SCD):    0.568ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.568     0.568    eth_rx_clk
    SLICE_X52Y3          FDRE                                         r  main_soclinux_core_rx_cdc_cdc_graycounter0_q_binary_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y3          FDRE (Prop_fdre_C_Q)         0.164     0.732 r  main_soclinux_core_rx_cdc_cdc_graycounter0_q_binary_reg[4]/Q
                         net (fo=5, routed)           0.260     0.992    main_soclinux_core_rx_cdc_cdc_graycounter0_q_binary[4]
    RAMB36_X1Y1          RAMB36E1                                     r  storage_12_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.880     0.880    eth_rx_clk
    RAMB36_X1Y1          RAMB36E1                                     r  storage_12_reg/CLKBWRCLK
                         clock pessimism             -0.234     0.646    
    RAMB36_X1Y1          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183     0.829    storage_12_reg
  -------------------------------------------------------------------
                         required time                         -0.829    
                         arrival time                           0.992    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 main_soclinux_core_rx_converter_converter_source_payload_data_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_12_reg/DIADI[8]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.141ns (26.955%)  route 0.382ns (73.045%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.880ns
    Source Clock Delay      (SCD):    0.568ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.568     0.568    eth_rx_clk
    SLICE_X49Y6          FDRE                                         r  main_soclinux_core_rx_converter_converter_source_payload_data_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y6          FDRE (Prop_fdre_C_Q)         0.141     0.709 r  main_soclinux_core_rx_converter_converter_source_payload_data_reg[10]/Q
                         net (fo=1, routed)           0.382     1.091    main_soclinux_core_rx_converter_source_payload_data_reg[8]
    RAMB36_X1Y1          RAMB36E1                                     r  storage_12_reg/DIADI[8]
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.880     0.880    eth_rx_clk
    RAMB36_X1Y1          RAMB36E1                                     r  storage_12_reg/CLKBWRCLK
                         clock pessimism             -0.254     0.626    
    RAMB36_X1Y1          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[8])
                                                      0.296     0.922    storage_12_reg
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.091    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 main_liteethphymiirx_converter_source_payload_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_soclinux_core_bufferizeendpoints_pipe_valid_source_payload_data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.570%)  route 0.132ns (48.430%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.866ns
    Source Clock Delay      (SCD):    0.596ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.596     0.596    eth_rx_clk
    SLICE_X59Y6          FDRE                                         r  main_liteethphymiirx_converter_source_payload_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y6          FDRE (Prop_fdre_C_Q)         0.141     0.737 r  main_liteethphymiirx_converter_source_payload_data_reg[4]/Q
                         net (fo=2, routed)           0.132     0.869    main_liteethphymiirx_converter_source_payload_data[4]
    SLICE_X60Y6          FDRE                                         r  main_soclinux_core_bufferizeendpoints_pipe_valid_source_payload_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.866     0.866    eth_rx_clk
    SLICE_X60Y6          FDRE                                         r  main_soclinux_core_bufferizeendpoints_pipe_valid_source_payload_data_reg[4]/C
                         clock pessimism             -0.254     0.612    
    SLICE_X60Y6          FDRE (Hold_fdre_C_D)         0.083     0.695    main_soclinux_core_bufferizeendpoints_pipe_valid_source_payload_data_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.695    
                         arrival time                           0.869    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 main_liteethphymiirx_converter_source_payload_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_soclinux_core_bufferizeendpoints_pipe_valid_source_payload_data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.180%)  route 0.124ns (46.820%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.865ns
    Source Clock Delay      (SCD):    0.596ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.596     0.596    eth_rx_clk
    SLICE_X59Y6          FDRE                                         r  main_liteethphymiirx_converter_source_payload_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y6          FDRE (Prop_fdre_C_Q)         0.141     0.737 r  main_liteethphymiirx_converter_source_payload_data_reg[6]/Q
                         net (fo=2, routed)           0.124     0.861    main_liteethphymiirx_converter_source_payload_data[6]
    SLICE_X59Y7          FDRE                                         r  main_soclinux_core_bufferizeendpoints_pipe_valid_source_payload_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.865     0.865    eth_rx_clk
    SLICE_X59Y7          FDRE                                         r  main_soclinux_core_bufferizeendpoints_pipe_valid_source_payload_data_reg[6]/C
                         clock pessimism             -0.254     0.611    
    SLICE_X59Y7          FDRE (Hold_fdre_C_D)         0.070     0.681    main_soclinux_core_bufferizeendpoints_pipe_valid_source_payload_data_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.681    
                         arrival time                           0.861    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 main_liteethphymiirx_converter_sink_payload_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_liteethphymiirx_converter_source_payload_data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.202%)  route 0.124ns (46.798%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.866ns
    Source Clock Delay      (SCD):    0.595ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.595     0.595    eth_rx_clk
    SLICE_X58Y7          FDRE                                         r  main_liteethphymiirx_converter_sink_payload_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y7          FDRE (Prop_fdre_C_Q)         0.141     0.736 r  main_liteethphymiirx_converter_sink_payload_data_reg[1]/Q
                         net (fo=2, routed)           0.124     0.860    main_liteethphymiirx_converter_sink_payload_data[1]
    SLICE_X59Y6          FDRE                                         r  main_liteethphymiirx_converter_source_payload_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.866     0.866    eth_rx_clk
    SLICE_X59Y6          FDRE                                         r  main_liteethphymiirx_converter_source_payload_data_reg[5]/C
                         clock pessimism             -0.254     0.612    
    SLICE_X59Y6          FDRE (Hold_fdre_C_D)         0.066     0.678    main_liteethphymiirx_converter_source_payload_data_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.678    
                         arrival time                           0.860    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 main_soclinux_core_rx_converter_converter_source_payload_data_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_12_reg/DIADI[12]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.141ns (26.258%)  route 0.396ns (73.742%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.880ns
    Source Clock Delay      (SCD):    0.568ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.568     0.568    eth_rx_clk
    SLICE_X49Y6          FDRE                                         r  main_soclinux_core_rx_converter_converter_source_payload_data_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y6          FDRE (Prop_fdre_C_Q)         0.141     0.709 r  main_soclinux_core_rx_converter_converter_source_payload_data_reg[14]/Q
                         net (fo=1, routed)           0.396     1.105    main_soclinux_core_rx_converter_source_payload_data_reg[12]
    RAMB36_X1Y1          RAMB36E1                                     r  storage_12_reg/DIADI[12]
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.880     0.880    eth_rx_clk
    RAMB36_X1Y1          RAMB36E1                                     r  storage_12_reg/CLKBWRCLK
                         clock pessimism             -0.254     0.626    
    RAMB36_X1Y1          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[12])
                                                      0.296     0.922    storage_12_reg
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.105    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 main_soclinux_core_rx_converter_converter_source_payload_data_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_12_reg/DIADI[29]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.141ns (26.163%)  route 0.398ns (73.837%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.880ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.567     0.567    eth_rx_clk
    SLICE_X48Y8          FDRE                                         r  main_soclinux_core_rx_converter_converter_source_payload_data_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y8          FDRE (Prop_fdre_C_Q)         0.141     0.708 r  main_soclinux_core_rx_converter_converter_source_payload_data_reg[35]/Q
                         net (fo=1, routed)           0.398     1.106    main_soclinux_core_rx_converter_source_payload_data_reg[29]
    RAMB36_X1Y1          RAMB36E1                                     r  storage_12_reg/DIADI[29]
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.880     0.880    eth_rx_clk
    RAMB36_X1Y1          RAMB36E1                                     r  storage_12_reg/CLKBWRCLK
                         clock pessimism             -0.254     0.626    
    RAMB36_X1Y1          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[29])
                                                      0.296     0.922    storage_12_reg
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.106    
  -------------------------------------------------------------------
                         slack                                  0.183    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth_rx_clk
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { eth_clocks_rx_IBUF_BUFG_inst/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location     Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y1  storage_12_reg/CLKBWRCLK
Min Period        n/a     FDPE/C              n/a            1.000         40.000      39.000     SLICE_X40Y2  FDPE_12/C
Min Period        n/a     FDPE/C              n/a            1.000         40.000      39.000     SLICE_X40Y2  FDPE_13/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X61Y6  FSM_onehot_builder_rxdatapath_bufferizeendpoints_state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X61Y6  FSM_onehot_builder_rxdatapath_bufferizeendpoints_state_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X58Y7  builder_rxdatapath_liteethmacpreamblechecker_state_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X51Y1  builder_xilinxmultiregimpl7_regs0_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X53Y2  builder_xilinxmultiregimpl7_regs0_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X53Y2  builder_xilinxmultiregimpl7_regs0_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X53Y1  builder_xilinxmultiregimpl7_regs0_reg[3]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X56Y6  storage_11_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X56Y6  storage_11_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X56Y6  storage_11_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X56Y6  storage_11_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X56Y6  storage_11_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X56Y6  storage_11_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X56Y6  storage_11_reg_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X56Y6  storage_11_reg_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X56Y6  storage_11_reg_0_7_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X56Y6  storage_11_reg_0_7_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X56Y6  storage_11_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X56Y6  storage_11_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X56Y6  storage_11_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X56Y6  storage_11_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X56Y6  storage_11_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X56Y6  storage_11_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X56Y6  storage_11_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X56Y6  storage_11_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X56Y6  storage_11_reg_0_7_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X56Y6  storage_11_reg_0_7_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  eth_tx_clk
  To Clock:  eth_tx_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.262ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.117ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.262ns  (required time - arrival time)
  Source:                 FDPE_10/C
                            (rising edge-triggered cell FDPE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            FDPE_11/D
                            (rising edge-triggered cell FDPE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.655ns  (logic 0.456ns (69.583%)  route 0.199ns (30.417%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.451ns
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.118ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.569     1.569    eth_tx_clk
    SLICE_X40Y0          FDPE                                         r  FDPE_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y0          FDPE (Prop_fdpe_C_Q)         0.456     2.025 r  FDPE_10/Q
                         net (fo=1, routed)           0.199     2.225    builder_xilinxasyncresetsynchronizerimpl5_rst_meta
    SLICE_X40Y0          FDPE                                         r  FDPE_11/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    BUFGCTRL_X0Y16       BUFG                         0.000     2.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.451     3.451    eth_tx_clk
    SLICE_X40Y0          FDPE                                         r  FDPE_11/C
                         clock pessimism              0.118     3.569    
                         clock uncertainty           -0.035     3.534    
    SLICE_X40Y0          FDPE (Setup_fdpe_C_D)       -0.047     3.487    FDPE_11
  -------------------------------------------------------------------
                         required time                          3.487    
                         arrival time                          -2.225    
  -------------------------------------------------------------------
                         slack                                  1.262    

Slack (MET) :             31.107ns  (required time - arrival time)
  Source:                 main_soclinux_core_tx_crc_pipe_valid_source_valid_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_10_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        8.298ns  (logic 2.231ns (26.885%)  route 6.067ns (73.115%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=3 LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.497ns = ( 41.497 - 40.000 ) 
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.569     1.569    eth_tx_clk
    SLICE_X43Y1          FDRE                                         r  main_soclinux_core_tx_crc_pipe_valid_source_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y1          FDRE (Prop_fdre_C_Q)         0.419     1.988 r  main_soclinux_core_tx_crc_pipe_valid_source_valid_reg/Q
                         net (fo=10, routed)          1.200     3.189    main_soclinux_core_tx_crc_pipe_valid_source_valid
    SLICE_X31Y1          LUT4 (Prop_lut4_I2_O)        0.299     3.488 r  FSM_onehot_builder_txdatapath_bufferizeendpoints_state[2]_i_4/O
                         net (fo=1, routed)           0.264     3.752    FSM_onehot_builder_txdatapath_bufferizeendpoints_state[2]_i_4_n_0
    SLICE_X31Y1          LUT4 (Prop_lut4_I3_O)        0.119     3.871 r  FSM_onehot_builder_txdatapath_bufferizeendpoints_state[2]_i_2/O
                         net (fo=9, routed)           0.658     4.528    FSM_onehot_builder_txdatapath_bufferizeendpoints_state[2]_i_2_n_0
    SLICE_X31Y1          LUT3 (Prop_lut3_I1_O)        0.358     4.886 f  main_soclinux_core_tx_padding_counter[0]_i_7/O
                         net (fo=15, routed)          1.058     5.945    main_soclinux_core_tx_padding_source_ready
    SLICE_X43Y1          LUT4 (Prop_lut4_I1_O)        0.352     6.297 f  storage_10_reg_i_45/O
                         net (fo=8, routed)           0.647     6.944    main_soclinux_core_tx_converter_converter_mux0
    SLICE_X45Y2          LUT5 (Prop_lut5_I0_O)        0.358     7.302 r  storage_10_reg_i_44/O
                         net (fo=7, routed)           1.269     8.571    storage_10_reg_i_44_n_0
    SLICE_X43Y2          LUT2 (Prop_lut2_I1_O)        0.326     8.897 r  storage_10_reg_i_3/O
                         net (fo=2, routed)           0.970     9.868    storage_10_reg_i_3_n_0
    RAMB36_X1Y0          RAMB36E1                                     r  storage_10_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.497    41.497    eth_tx_clk
    RAMB36_X1Y0          RAMB36E1                                     r  storage_10_reg/CLKARDCLK
                         clock pessimism              0.079    41.576    
                         clock uncertainty           -0.035    41.541    
    RAMB36_X1Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    40.975    storage_10_reg
  -------------------------------------------------------------------
                         required time                         40.975    
                         arrival time                          -9.868    
  -------------------------------------------------------------------
                         slack                                 31.107    

Slack (MET) :             31.265ns  (required time - arrival time)
  Source:                 main_soclinux_core_tx_crc_pipe_valid_source_valid_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_10_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        7.908ns  (logic 2.261ns (28.590%)  route 5.647ns (71.410%))
  Logic Levels:           6  (LUT3=1 LUT4=4 LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.497ns = ( 41.497 - 40.000 ) 
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.569     1.569    eth_tx_clk
    SLICE_X43Y1          FDRE                                         r  main_soclinux_core_tx_crc_pipe_valid_source_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y1          FDRE (Prop_fdre_C_Q)         0.419     1.988 r  main_soclinux_core_tx_crc_pipe_valid_source_valid_reg/Q
                         net (fo=10, routed)          1.200     3.189    main_soclinux_core_tx_crc_pipe_valid_source_valid
    SLICE_X31Y1          LUT4 (Prop_lut4_I2_O)        0.299     3.488 r  FSM_onehot_builder_txdatapath_bufferizeendpoints_state[2]_i_4/O
                         net (fo=1, routed)           0.264     3.752    FSM_onehot_builder_txdatapath_bufferizeendpoints_state[2]_i_4_n_0
    SLICE_X31Y1          LUT4 (Prop_lut4_I3_O)        0.119     3.871 r  FSM_onehot_builder_txdatapath_bufferizeendpoints_state[2]_i_2/O
                         net (fo=9, routed)           0.658     4.528    FSM_onehot_builder_txdatapath_bufferizeendpoints_state[2]_i_2_n_0
    SLICE_X31Y1          LUT3 (Prop_lut3_I1_O)        0.358     4.886 f  main_soclinux_core_tx_padding_counter[0]_i_7/O
                         net (fo=15, routed)          1.058     5.945    main_soclinux_core_tx_padding_source_ready
    SLICE_X43Y1          LUT4 (Prop_lut4_I1_O)        0.352     6.297 f  storage_10_reg_i_45/O
                         net (fo=8, routed)           0.647     6.944    main_soclinux_core_tx_converter_converter_mux0
    SLICE_X45Y2          LUT5 (Prop_lut5_I0_O)        0.358     7.302 r  storage_10_reg_i_44/O
                         net (fo=7, routed)           0.993     8.295    storage_10_reg_i_44_n_0
    SLICE_X44Y0          LUT4 (Prop_lut4_I1_O)        0.356     8.651 r  storage_10_reg_i_1/O
                         net (fo=2, routed)           0.827     9.478    main_soclinux_core_tx_cdc_cdc_graycounter1_q_next_binary[4]
    RAMB36_X1Y0          RAMB36E1                                     r  storage_10_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.497    41.497    eth_tx_clk
    RAMB36_X1Y0          RAMB36E1                                     r  storage_10_reg/CLKARDCLK
                         clock pessimism              0.079    41.576    
                         clock uncertainty           -0.035    41.541    
    RAMB36_X1Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.798    40.743    storage_10_reg
  -------------------------------------------------------------------
                         required time                         40.743    
                         arrival time                          -9.478    
  -------------------------------------------------------------------
                         slack                                 31.265    

Slack (MET) :             31.520ns  (required time - arrival time)
  Source:                 main_soclinux_core_tx_crc_pipe_valid_source_valid_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_10_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        7.886ns  (logic 2.231ns (28.292%)  route 5.655ns (71.708%))
  Logic Levels:           6  (LUT3=2 LUT4=3 LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.497ns = ( 41.497 - 40.000 ) 
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.569     1.569    eth_tx_clk
    SLICE_X43Y1          FDRE                                         r  main_soclinux_core_tx_crc_pipe_valid_source_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y1          FDRE (Prop_fdre_C_Q)         0.419     1.988 r  main_soclinux_core_tx_crc_pipe_valid_source_valid_reg/Q
                         net (fo=10, routed)          1.200     3.189    main_soclinux_core_tx_crc_pipe_valid_source_valid
    SLICE_X31Y1          LUT4 (Prop_lut4_I2_O)        0.299     3.488 r  FSM_onehot_builder_txdatapath_bufferizeendpoints_state[2]_i_4/O
                         net (fo=1, routed)           0.264     3.752    FSM_onehot_builder_txdatapath_bufferizeendpoints_state[2]_i_4_n_0
    SLICE_X31Y1          LUT4 (Prop_lut4_I3_O)        0.119     3.871 r  FSM_onehot_builder_txdatapath_bufferizeendpoints_state[2]_i_2/O
                         net (fo=9, routed)           0.658     4.528    FSM_onehot_builder_txdatapath_bufferizeendpoints_state[2]_i_2_n_0
    SLICE_X31Y1          LUT3 (Prop_lut3_I1_O)        0.358     4.886 f  main_soclinux_core_tx_padding_counter[0]_i_7/O
                         net (fo=15, routed)          1.058     5.945    main_soclinux_core_tx_padding_source_ready
    SLICE_X43Y1          LUT4 (Prop_lut4_I1_O)        0.352     6.297 f  storage_10_reg_i_45/O
                         net (fo=8, routed)           0.647     6.944    main_soclinux_core_tx_converter_converter_mux0
    SLICE_X45Y2          LUT5 (Prop_lut5_I0_O)        0.358     7.302 r  storage_10_reg_i_44/O
                         net (fo=7, routed)           0.993     8.295    storage_10_reg_i_44_n_0
    SLICE_X44Y0          LUT3 (Prop_lut3_I1_O)        0.326     8.621 r  storage_10_reg_i_2/O
                         net (fo=2, routed)           0.834     9.455    main_soclinux_core_tx_cdc_cdc_graycounter1_q_next_binary[3]
    RAMB36_X1Y0          RAMB36E1                                     r  storage_10_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.497    41.497    eth_tx_clk
    RAMB36_X1Y0          RAMB36E1                                     r  storage_10_reg/CLKARDCLK
                         clock pessimism              0.079    41.576    
                         clock uncertainty           -0.035    41.541    
    RAMB36_X1Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    40.975    storage_10_reg
  -------------------------------------------------------------------
                         required time                         40.975    
                         arrival time                          -9.455    
  -------------------------------------------------------------------
                         slack                                 31.520    

Slack (MET) :             32.052ns  (required time - arrival time)
  Source:                 main_soclinux_core_tx_crc_pipe_valid_source_valid_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_soclinux_core_tx_cdc_cdc_graycounter1_q_binary_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        7.814ns  (logic 2.231ns (28.553%)  route 5.583ns (71.447%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=3 LUT5=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.452ns = ( 41.452 - 40.000 ) 
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.569     1.569    eth_tx_clk
    SLICE_X43Y1          FDRE                                         r  main_soclinux_core_tx_crc_pipe_valid_source_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y1          FDRE (Prop_fdre_C_Q)         0.419     1.988 r  main_soclinux_core_tx_crc_pipe_valid_source_valid_reg/Q
                         net (fo=10, routed)          1.200     3.189    main_soclinux_core_tx_crc_pipe_valid_source_valid
    SLICE_X31Y1          LUT4 (Prop_lut4_I2_O)        0.299     3.488 r  FSM_onehot_builder_txdatapath_bufferizeendpoints_state[2]_i_4/O
                         net (fo=1, routed)           0.264     3.752    FSM_onehot_builder_txdatapath_bufferizeendpoints_state[2]_i_4_n_0
    SLICE_X31Y1          LUT4 (Prop_lut4_I3_O)        0.119     3.871 r  FSM_onehot_builder_txdatapath_bufferizeendpoints_state[2]_i_2/O
                         net (fo=9, routed)           0.658     4.528    FSM_onehot_builder_txdatapath_bufferizeendpoints_state[2]_i_2_n_0
    SLICE_X31Y1          LUT3 (Prop_lut3_I1_O)        0.358     4.886 f  main_soclinux_core_tx_padding_counter[0]_i_7/O
                         net (fo=15, routed)          1.058     5.945    main_soclinux_core_tx_padding_source_ready
    SLICE_X43Y1          LUT4 (Prop_lut4_I1_O)        0.352     6.297 f  storage_10_reg_i_45/O
                         net (fo=8, routed)           0.647     6.944    main_soclinux_core_tx_converter_converter_mux0
    SLICE_X45Y2          LUT5 (Prop_lut5_I0_O)        0.358     7.302 r  storage_10_reg_i_44/O
                         net (fo=7, routed)           1.269     8.571    storage_10_reg_i_44_n_0
    SLICE_X43Y2          LUT2 (Prop_lut2_I1_O)        0.326     8.897 r  storage_10_reg_i_3/O
                         net (fo=2, routed)           0.485     9.383    storage_10_reg_i_3_n_0
    SLICE_X45Y2          FDRE                                         r  main_soclinux_core_tx_cdc_cdc_graycounter1_q_binary_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.452    41.452    eth_tx_clk
    SLICE_X45Y2          FDRE                                         r  main_soclinux_core_tx_cdc_cdc_graycounter1_q_binary_reg[2]/C
                         clock pessimism              0.079    41.531    
                         clock uncertainty           -0.035    41.496    
    SLICE_X45Y2          FDRE (Setup_fdre_C_D)       -0.061    41.435    main_soclinux_core_tx_cdc_cdc_graycounter1_q_binary_reg[2]
  -------------------------------------------------------------------
                         required time                         41.435    
                         arrival time                          -9.383    
  -------------------------------------------------------------------
                         slack                                 32.052    

Slack (MET) :             32.242ns  (required time - arrival time)
  Source:                 main_soclinux_core_tx_crc_pipe_valid_source_valid_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_10_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.960ns  (logic 1.909ns (27.427%)  route 5.051ns (72.573%))
  Logic Levels:           5  (LUT3=1 LUT4=4)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.497ns = ( 41.497 - 40.000 ) 
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.569     1.569    eth_tx_clk
    SLICE_X43Y1          FDRE                                         r  main_soclinux_core_tx_crc_pipe_valid_source_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y1          FDRE (Prop_fdre_C_Q)         0.419     1.988 f  main_soclinux_core_tx_crc_pipe_valid_source_valid_reg/Q
                         net (fo=10, routed)          1.200     3.189    main_soclinux_core_tx_crc_pipe_valid_source_valid
    SLICE_X31Y1          LUT4 (Prop_lut4_I2_O)        0.299     3.488 f  FSM_onehot_builder_txdatapath_bufferizeendpoints_state[2]_i_4/O
                         net (fo=1, routed)           0.264     3.752    FSM_onehot_builder_txdatapath_bufferizeendpoints_state[2]_i_4_n_0
    SLICE_X31Y1          LUT4 (Prop_lut4_I3_O)        0.119     3.871 f  FSM_onehot_builder_txdatapath_bufferizeendpoints_state[2]_i_2/O
                         net (fo=9, routed)           0.658     4.528    FSM_onehot_builder_txdatapath_bufferizeendpoints_state[2]_i_2_n_0
    SLICE_X31Y1          LUT3 (Prop_lut3_I1_O)        0.358     4.886 r  main_soclinux_core_tx_padding_counter[0]_i_7/O
                         net (fo=15, routed)          1.058     5.945    main_soclinux_core_tx_padding_source_ready
    SLICE_X43Y1          LUT4 (Prop_lut4_I1_O)        0.352     6.297 r  storage_10_reg_i_45/O
                         net (fo=8, routed)           0.880     7.177    main_soclinux_core_tx_converter_converter_mux0
    SLICE_X45Y2          LUT4 (Prop_lut4_I0_O)        0.362     7.539 r  storage_10_reg_i_5/O
                         net (fo=2, routed)           0.991     8.530    main_soclinux_core_tx_cdc_cdc_graycounter1_q_next_binary[0]
    RAMB36_X1Y0          RAMB36E1                                     r  storage_10_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.497    41.497    eth_tx_clk
    RAMB36_X1Y0          RAMB36E1                                     r  storage_10_reg/CLKARDCLK
                         clock pessimism              0.079    41.576    
                         clock uncertainty           -0.035    41.541    
    RAMB36_X1Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.769    40.772    storage_10_reg
  -------------------------------------------------------------------
                         required time                         40.772    
                         arrival time                          -8.530    
  -------------------------------------------------------------------
                         slack                                 32.242    

Slack (MET) :             32.403ns  (required time - arrival time)
  Source:                 main_soclinux_core_tx_crc_pipe_valid_source_valid_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_soclinux_core_tx_cdc_cdc_graycounter1_q_binary_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        7.443ns  (logic 2.231ns (29.974%)  route 5.212ns (70.026%))
  Logic Levels:           6  (LUT3=2 LUT4=3 LUT5=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.452ns = ( 41.452 - 40.000 ) 
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.569     1.569    eth_tx_clk
    SLICE_X43Y1          FDRE                                         r  main_soclinux_core_tx_crc_pipe_valid_source_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y1          FDRE (Prop_fdre_C_Q)         0.419     1.988 r  main_soclinux_core_tx_crc_pipe_valid_source_valid_reg/Q
                         net (fo=10, routed)          1.200     3.189    main_soclinux_core_tx_crc_pipe_valid_source_valid
    SLICE_X31Y1          LUT4 (Prop_lut4_I2_O)        0.299     3.488 r  FSM_onehot_builder_txdatapath_bufferizeendpoints_state[2]_i_4/O
                         net (fo=1, routed)           0.264     3.752    FSM_onehot_builder_txdatapath_bufferizeendpoints_state[2]_i_4_n_0
    SLICE_X31Y1          LUT4 (Prop_lut4_I3_O)        0.119     3.871 r  FSM_onehot_builder_txdatapath_bufferizeendpoints_state[2]_i_2/O
                         net (fo=9, routed)           0.658     4.528    FSM_onehot_builder_txdatapath_bufferizeendpoints_state[2]_i_2_n_0
    SLICE_X31Y1          LUT3 (Prop_lut3_I1_O)        0.358     4.886 f  main_soclinux_core_tx_padding_counter[0]_i_7/O
                         net (fo=15, routed)          1.058     5.945    main_soclinux_core_tx_padding_source_ready
    SLICE_X43Y1          LUT4 (Prop_lut4_I1_O)        0.352     6.297 f  storage_10_reg_i_45/O
                         net (fo=8, routed)           0.647     6.944    main_soclinux_core_tx_converter_converter_mux0
    SLICE_X45Y2          LUT5 (Prop_lut5_I0_O)        0.358     7.302 r  storage_10_reg_i_44/O
                         net (fo=7, routed)           0.993     8.295    storage_10_reg_i_44_n_0
    SLICE_X44Y0          LUT3 (Prop_lut3_I1_O)        0.326     8.621 r  storage_10_reg_i_2/O
                         net (fo=2, routed)           0.392     9.012    main_soclinux_core_tx_cdc_cdc_graycounter1_q_next_binary[3]
    SLICE_X44Y0          FDRE                                         r  main_soclinux_core_tx_cdc_cdc_graycounter1_q_binary_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.452    41.452    eth_tx_clk
    SLICE_X44Y0          FDRE                                         r  main_soclinux_core_tx_cdc_cdc_graycounter1_q_binary_reg[3]/C
                         clock pessimism              0.079    41.531    
                         clock uncertainty           -0.035    41.496    
    SLICE_X44Y0          FDRE (Setup_fdre_C_D)       -0.081    41.415    main_soclinux_core_tx_cdc_cdc_graycounter1_q_binary_reg[3]
  -------------------------------------------------------------------
                         required time                         41.415    
                         arrival time                          -9.012    
  -------------------------------------------------------------------
                         slack                                 32.403    

Slack (MET) :             32.596ns  (required time - arrival time)
  Source:                 main_soclinux_core_tx_crc_pipe_valid_source_valid_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_soclinux_core_tx_cdc_cdc_graycounter1_q_binary_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        7.031ns  (logic 2.226ns (31.660%)  route 4.805ns (68.340%))
  Logic Levels:           6  (LUT3=1 LUT4=3 LUT5=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.452ns = ( 41.452 - 40.000 ) 
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.569     1.569    eth_tx_clk
    SLICE_X43Y1          FDRE                                         r  main_soclinux_core_tx_crc_pipe_valid_source_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y1          FDRE (Prop_fdre_C_Q)         0.419     1.988 r  main_soclinux_core_tx_crc_pipe_valid_source_valid_reg/Q
                         net (fo=10, routed)          1.200     3.189    main_soclinux_core_tx_crc_pipe_valid_source_valid
    SLICE_X31Y1          LUT4 (Prop_lut4_I2_O)        0.299     3.488 r  FSM_onehot_builder_txdatapath_bufferizeendpoints_state[2]_i_4/O
                         net (fo=1, routed)           0.264     3.752    FSM_onehot_builder_txdatapath_bufferizeendpoints_state[2]_i_4_n_0
    SLICE_X31Y1          LUT4 (Prop_lut4_I3_O)        0.119     3.871 r  FSM_onehot_builder_txdatapath_bufferizeendpoints_state[2]_i_2/O
                         net (fo=9, routed)           0.658     4.528    FSM_onehot_builder_txdatapath_bufferizeendpoints_state[2]_i_2_n_0
    SLICE_X31Y1          LUT3 (Prop_lut3_I1_O)        0.358     4.886 f  main_soclinux_core_tx_padding_counter[0]_i_7/O
                         net (fo=15, routed)          1.058     5.945    main_soclinux_core_tx_padding_source_ready
    SLICE_X43Y1          LUT4 (Prop_lut4_I1_O)        0.352     6.297 f  storage_10_reg_i_45/O
                         net (fo=8, routed)           0.647     6.944    main_soclinux_core_tx_converter_converter_mux0
    SLICE_X45Y2          LUT5 (Prop_lut5_I0_O)        0.358     7.302 r  storage_10_reg_i_44/O
                         net (fo=7, routed)           0.603     7.905    storage_10_reg_i_44_n_0
    SLICE_X44Y0          LUT5 (Prop_lut5_I1_O)        0.321     8.226 r  main_soclinux_core_tx_cdc_cdc_graycounter1_q_binary[5]_i_1/O
                         net (fo=2, routed)           0.375     8.600    main_soclinux_core_tx_cdc_cdc_rdport_adr[5]
    SLICE_X44Y0          FDRE                                         r  main_soclinux_core_tx_cdc_cdc_graycounter1_q_binary_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.452    41.452    eth_tx_clk
    SLICE_X44Y0          FDRE                                         r  main_soclinux_core_tx_cdc_cdc_graycounter1_q_binary_reg[5]/C
                         clock pessimism              0.079    41.531    
                         clock uncertainty           -0.035    41.496    
    SLICE_X44Y0          FDRE (Setup_fdre_C_D)       -0.300    41.196    main_soclinux_core_tx_cdc_cdc_graycounter1_q_binary_reg[5]
  -------------------------------------------------------------------
                         required time                         41.196    
                         arrival time                          -8.600    
  -------------------------------------------------------------------
                         slack                                 32.596    

Slack (MET) :             32.633ns  (required time - arrival time)
  Source:                 main_soclinux_core_tx_crc_pipe_valid_source_valid_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_soclinux_core_tx_cdc_cdc_graycounter1_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        7.032ns  (logic 2.226ns (31.655%)  route 4.806ns (68.345%))
  Logic Levels:           6  (LUT3=1 LUT4=3 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.451ns = ( 41.451 - 40.000 ) 
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.569     1.569    eth_tx_clk
    SLICE_X43Y1          FDRE                                         r  main_soclinux_core_tx_crc_pipe_valid_source_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y1          FDRE (Prop_fdre_C_Q)         0.419     1.988 r  main_soclinux_core_tx_crc_pipe_valid_source_valid_reg/Q
                         net (fo=10, routed)          1.200     3.189    main_soclinux_core_tx_crc_pipe_valid_source_valid
    SLICE_X31Y1          LUT4 (Prop_lut4_I2_O)        0.299     3.488 r  FSM_onehot_builder_txdatapath_bufferizeendpoints_state[2]_i_4/O
                         net (fo=1, routed)           0.264     3.752    FSM_onehot_builder_txdatapath_bufferizeendpoints_state[2]_i_4_n_0
    SLICE_X31Y1          LUT4 (Prop_lut4_I3_O)        0.119     3.871 r  FSM_onehot_builder_txdatapath_bufferizeendpoints_state[2]_i_2/O
                         net (fo=9, routed)           0.658     4.528    FSM_onehot_builder_txdatapath_bufferizeendpoints_state[2]_i_2_n_0
    SLICE_X31Y1          LUT3 (Prop_lut3_I1_O)        0.358     4.886 f  main_soclinux_core_tx_padding_counter[0]_i_7/O
                         net (fo=15, routed)          1.058     5.945    main_soclinux_core_tx_padding_source_ready
    SLICE_X43Y1          LUT4 (Prop_lut4_I1_O)        0.352     6.297 f  storage_10_reg_i_45/O
                         net (fo=8, routed)           0.647     6.944    main_soclinux_core_tx_converter_converter_mux0
    SLICE_X45Y2          LUT5 (Prop_lut5_I0_O)        0.358     7.302 r  storage_10_reg_i_44/O
                         net (fo=7, routed)           0.603     7.905    storage_10_reg_i_44_n_0
    SLICE_X44Y0          LUT5 (Prop_lut5_I1_O)        0.321     8.226 r  main_soclinux_core_tx_cdc_cdc_graycounter1_q_binary[5]_i_1/O
                         net (fo=2, routed)           0.376     8.601    main_soclinux_core_tx_cdc_cdc_rdport_adr[5]
    SLICE_X43Y0          FDRE                                         r  main_soclinux_core_tx_cdc_cdc_graycounter1_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.451    41.451    eth_tx_clk
    SLICE_X43Y0          FDRE                                         r  main_soclinux_core_tx_cdc_cdc_graycounter1_q_reg[5]/C
                         clock pessimism              0.093    41.544    
                         clock uncertainty           -0.035    41.509    
    SLICE_X43Y0          FDRE (Setup_fdre_C_D)       -0.275    41.234    main_soclinux_core_tx_cdc_cdc_graycounter1_q_reg[5]
  -------------------------------------------------------------------
                         required time                         41.234    
                         arrival time                          -8.601    
  -------------------------------------------------------------------
                         slack                                 32.633    

Slack (MET) :             32.704ns  (required time - arrival time)
  Source:                 main_soclinux_core_tx_crc_pipe_valid_source_valid_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_10_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.701ns  (logic 1.879ns (28.039%)  route 4.822ns (71.961%))
  Logic Levels:           5  (LUT3=1 LUT4=3 LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.497ns = ( 41.497 - 40.000 ) 
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.569     1.569    eth_tx_clk
    SLICE_X43Y1          FDRE                                         r  main_soclinux_core_tx_crc_pipe_valid_source_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y1          FDRE (Prop_fdre_C_Q)         0.419     1.988 f  main_soclinux_core_tx_crc_pipe_valid_source_valid_reg/Q
                         net (fo=10, routed)          1.200     3.189    main_soclinux_core_tx_crc_pipe_valid_source_valid
    SLICE_X31Y1          LUT4 (Prop_lut4_I2_O)        0.299     3.488 f  FSM_onehot_builder_txdatapath_bufferizeendpoints_state[2]_i_4/O
                         net (fo=1, routed)           0.264     3.752    FSM_onehot_builder_txdatapath_bufferizeendpoints_state[2]_i_4_n_0
    SLICE_X31Y1          LUT4 (Prop_lut4_I3_O)        0.119     3.871 f  FSM_onehot_builder_txdatapath_bufferizeendpoints_state[2]_i_2/O
                         net (fo=9, routed)           0.658     4.528    FSM_onehot_builder_txdatapath_bufferizeendpoints_state[2]_i_2_n_0
    SLICE_X31Y1          LUT3 (Prop_lut3_I1_O)        0.358     4.886 r  main_soclinux_core_tx_padding_counter[0]_i_7/O
                         net (fo=15, routed)          1.058     5.945    main_soclinux_core_tx_padding_source_ready
    SLICE_X43Y1          LUT4 (Prop_lut4_I1_O)        0.352     6.297 r  storage_10_reg_i_45/O
                         net (fo=8, routed)           0.885     7.182    main_soclinux_core_tx_converter_converter_mux0
    SLICE_X45Y2          LUT5 (Prop_lut5_I0_O)        0.332     7.514 r  storage_10_reg_i_4/O
                         net (fo=2, routed)           0.757     8.271    main_soclinux_core_tx_cdc_cdc_graycounter1_q_next_binary[1]
    RAMB36_X1Y0          RAMB36E1                                     r  storage_10_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.497    41.497    eth_tx_clk
    RAMB36_X1Y0          RAMB36E1                                     r  storage_10_reg/CLKARDCLK
                         clock pessimism              0.079    41.576    
                         clock uncertainty           -0.035    41.541    
    RAMB36_X1Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    40.975    storage_10_reg
  -------------------------------------------------------------------
                         required time                         40.975    
                         arrival time                          -8.271    
  -------------------------------------------------------------------
                         slack                                 32.704    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 main_soclinux_core_tx_crc_pipe_valid_source_last_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            FSM_onehot_builder_txdatapath_bufferizeendpoints_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.186ns (39.437%)  route 0.286ns (60.563%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.566     0.566    eth_tx_clk
    SLICE_X36Y1          FDRE                                         r  main_soclinux_core_tx_crc_pipe_valid_source_last_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y1          FDRE (Prop_fdre_C_Q)         0.141     0.707 r  main_soclinux_core_tx_crc_pipe_valid_source_last_reg/Q
                         net (fo=5, routed)           0.286     0.992    main_soclinux_core_tx_crc_pipe_valid_source_last_reg_n_0
    SLICE_X33Y1          LUT6 (Prop_lut6_I3_O)        0.045     1.037 r  FSM_onehot_builder_txdatapath_bufferizeendpoints_state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.037    FSM_onehot_builder_txdatapath_bufferizeendpoints_state[2]_i_1_n_0
    SLICE_X33Y1          FDRE                                         r  FSM_onehot_builder_txdatapath_bufferizeendpoints_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.835     0.835    eth_tx_clk
    SLICE_X33Y1          FDRE                                         r  FSM_onehot_builder_txdatapath_bufferizeendpoints_state_reg[2]/C
                         clock pessimism             -0.005     0.830    
    SLICE_X33Y1          FDRE (Hold_fdre_C_D)         0.091     0.921    FSM_onehot_builder_txdatapath_bufferizeendpoints_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.921    
                         arrival time                           1.037    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 main_soclinux_core_tx_crc_reg_reg[14]/C
                            (rising edge-triggered cell FDSE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_soclinux_core_tx_crc_crc_packet_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.186ns (74.042%)  route 0.065ns (25.958%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.565     0.565    eth_tx_clk
    SLICE_X31Y6          FDSE                                         r  main_soclinux_core_tx_crc_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y6          FDSE (Prop_fdse_C_Q)         0.141     0.706 r  main_soclinux_core_tx_crc_reg_reg[14]/Q
                         net (fo=2, routed)           0.065     0.771    main_soclinux_core_tx_crc_reg_reg_n_0_[14]
    SLICE_X30Y6          LUT3 (Prop_lut3_I0_O)        0.045     0.816 r  main_soclinux_core_tx_crc_crc_packet[9]_i_1/O
                         net (fo=1, routed)           0.000     0.816    main_soclinux_core_tx_crc_crc_packet[9]_i_1_n_0
    SLICE_X30Y6          FDRE                                         r  main_soclinux_core_tx_crc_crc_packet_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.834     0.834    eth_tx_clk
    SLICE_X30Y6          FDRE                                         r  main_soclinux_core_tx_crc_crc_packet_reg[9]/C
                         clock pessimism             -0.256     0.578    
    SLICE_X30Y6          FDRE (Hold_fdre_C_D)         0.121     0.699    main_soclinux_core_tx_crc_crc_packet_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.699    
                         arrival time                           0.816    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 FDPE_10/C
                            (rising edge-triggered cell FDPE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            FDPE_11/D
                            (rising edge-triggered cell FDPE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.566     0.566    eth_tx_clk
    SLICE_X40Y0          FDPE                                         r  FDPE_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y0          FDPE (Prop_fdpe_C_Q)         0.141     0.707 r  FDPE_10/Q
                         net (fo=1, routed)           0.065     0.772    builder_xilinxasyncresetsynchronizerimpl5_rst_meta
    SLICE_X40Y0          FDPE                                         r  FDPE_11/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.836     0.836    eth_tx_clk
    SLICE_X40Y0          FDPE                                         r  FDPE_11/C
                         clock pessimism             -0.270     0.566    
    SLICE_X40Y0          FDPE (Hold_fdpe_C_D)         0.075     0.641    FDPE_11
  -------------------------------------------------------------------
                         required time                         -0.641    
                         arrival time                           0.772    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 main_soclinux_core_tx_crc_pipe_valid_source_last_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            FSM_onehot_builder_txdatapath_bufferizeendpoints_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.186ns (38.237%)  route 0.300ns (61.763%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.566     0.566    eth_tx_clk
    SLICE_X36Y1          FDRE                                         r  main_soclinux_core_tx_crc_pipe_valid_source_last_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y1          FDRE (Prop_fdre_C_Q)         0.141     0.707 f  main_soclinux_core_tx_crc_pipe_valid_source_last_reg/Q
                         net (fo=5, routed)           0.300     1.007    main_soclinux_core_tx_crc_pipe_valid_source_last_reg_n_0
    SLICE_X32Y2          LUT6 (Prop_lut6_I3_O)        0.045     1.052 r  FSM_onehot_builder_txdatapath_bufferizeendpoints_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.052    FSM_onehot_builder_txdatapath_bufferizeendpoints_state[1]_i_1_n_0
    SLICE_X32Y2          FDRE                                         r  FSM_onehot_builder_txdatapath_bufferizeendpoints_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.835     0.835    eth_tx_clk
    SLICE_X32Y2          FDRE                                         r  FSM_onehot_builder_txdatapath_bufferizeendpoints_state_reg[1]/C
                         clock pessimism             -0.005     0.830    
    SLICE_X32Y2          FDRE (Hold_fdre_C_D)         0.091     0.921    FSM_onehot_builder_txdatapath_bufferizeendpoints_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.921    
                         arrival time                           1.052    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 main_soclinux_core_tx_crc_reg_reg[12]/C
                            (rising edge-triggered cell FDSE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_soclinux_core_tx_crc_crc_packet_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.186ns (60.131%)  route 0.123ns (39.869%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.565     0.565    eth_tx_clk
    SLICE_X29Y4          FDSE                                         r  main_soclinux_core_tx_crc_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y4          FDSE (Prop_fdse_C_Q)         0.141     0.706 r  main_soclinux_core_tx_crc_reg_reg[12]/Q
                         net (fo=2, routed)           0.123     0.829    main_soclinux_core_tx_crc_reg_reg_n_0_[12]
    SLICE_X30Y3          LUT3 (Prop_lut3_I0_O)        0.045     0.874 r  main_soclinux_core_tx_crc_crc_packet[11]_i_1/O
                         net (fo=1, routed)           0.000     0.874    main_soclinux_core_tx_crc_crc_packet[11]_i_1_n_0
    SLICE_X30Y3          FDRE                                         r  main_soclinux_core_tx_crc_crc_packet_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.834     0.834    eth_tx_clk
    SLICE_X30Y3          FDRE                                         r  main_soclinux_core_tx_crc_crc_packet_reg[11]/C
                         clock pessimism             -0.234     0.600    
    SLICE_X30Y3          FDRE (Hold_fdre_C_D)         0.121     0.721    main_soclinux_core_tx_crc_crc_packet_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.721    
                         arrival time                           0.874    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 main_soclinux_core_tx_crc_reg_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_soclinux_core_tx_crc_crc_packet_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.186ns (59.769%)  route 0.125ns (40.231%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.565     0.565    eth_tx_clk
    SLICE_X29Y3          FDSE                                         r  main_soclinux_core_tx_crc_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y3          FDSE (Prop_fdse_C_Q)         0.141     0.706 r  main_soclinux_core_tx_crc_reg_reg[9]/Q
                         net (fo=2, routed)           0.125     0.831    main_soclinux_core_tx_crc_reg_reg_n_0_[9]
    SLICE_X30Y3          LUT6 (Prop_lut6_I5_O)        0.045     0.876 r  main_soclinux_core_tx_crc_crc_packet[14]_i_1/O
                         net (fo=1, routed)           0.000     0.876    main_soclinux_core_tx_crc_crc_packet[14]_i_1_n_0
    SLICE_X30Y3          FDRE                                         r  main_soclinux_core_tx_crc_crc_packet_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.834     0.834    eth_tx_clk
    SLICE_X30Y3          FDRE                                         r  main_soclinux_core_tx_crc_crc_packet_reg[14]/C
                         clock pessimism             -0.234     0.600    
    SLICE_X30Y3          FDRE (Hold_fdre_C_D)         0.120     0.720    main_soclinux_core_tx_crc_crc_packet_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.720    
                         arrival time                           0.876    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 main_soclinux_core_tx_crc_reg_reg[16]/C
                            (rising edge-triggered cell FDSE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_soclinux_core_tx_crc_crc_packet_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.186ns (58.941%)  route 0.130ns (41.059%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.565     0.565    eth_tx_clk
    SLICE_X28Y5          FDSE                                         r  main_soclinux_core_tx_crc_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y5          FDSE (Prop_fdse_C_Q)         0.141     0.706 r  main_soclinux_core_tx_crc_reg_reg[16]/Q
                         net (fo=2, routed)           0.130     0.835    main_soclinux_core_tx_crc_reg_reg_n_0_[16]
    SLICE_X30Y5          LUT6 (Prop_lut6_I5_O)        0.045     0.880 r  main_soclinux_core_tx_crc_crc_packet[7]_i_1/O
                         net (fo=1, routed)           0.000     0.880    main_soclinux_core_tx_crc_crc_packet[7]_i_1_n_0
    SLICE_X30Y5          FDRE                                         r  main_soclinux_core_tx_crc_crc_packet_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.834     0.834    eth_tx_clk
    SLICE_X30Y5          FDRE                                         r  main_soclinux_core_tx_crc_crc_packet_reg[7]/C
                         clock pessimism             -0.234     0.600    
    SLICE_X30Y5          FDRE (Hold_fdre_C_D)         0.121     0.721    main_soclinux_core_tx_crc_crc_packet_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.721    
                         arrival time                           0.880    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 main_soclinux_core_tx_crc_reg_reg[30]/C
                            (rising edge-triggered cell FDSE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_soclinux_core_tx_crc_crc_packet_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.186ns (62.512%)  route 0.112ns (37.488%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.565     0.565    eth_tx_clk
    SLICE_X31Y6          FDSE                                         r  main_soclinux_core_tx_crc_reg_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y6          FDSE (Prop_fdse_C_Q)         0.141     0.706 r  main_soclinux_core_tx_crc_reg_reg[30]/Q
                         net (fo=14, routed)          0.112     0.817    main_soclinux_core_tx_crc_reg_reg_n_0_[30]
    SLICE_X30Y6          LUT6 (Prop_lut6_I3_O)        0.045     0.862 r  main_soclinux_core_tx_crc_crc_packet[25]_i_1/O
                         net (fo=1, routed)           0.000     0.862    main_soclinux_core_tx_crc_crc_packet[25]_i_1_n_0
    SLICE_X30Y6          FDRE                                         r  main_soclinux_core_tx_crc_crc_packet_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.834     0.834    eth_tx_clk
    SLICE_X30Y6          FDRE                                         r  main_soclinux_core_tx_crc_crc_packet_reg[25]/C
                         clock pessimism             -0.256     0.578    
    SLICE_X30Y6          FDRE (Hold_fdre_C_D)         0.121     0.699    main_soclinux_core_tx_crc_crc_packet_reg[25]
  -------------------------------------------------------------------
                         required time                         -0.699    
                         arrival time                           0.862    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 main_soclinux_core_tx_crc_reg_reg[10]/C
                            (rising edge-triggered cell FDSE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_soclinux_core_tx_crc_crc_packet_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.186ns (55.491%)  route 0.149ns (44.509%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.565     0.565    eth_tx_clk
    SLICE_X29Y4          FDSE                                         r  main_soclinux_core_tx_crc_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y4          FDSE (Prop_fdse_C_Q)         0.141     0.706 r  main_soclinux_core_tx_crc_reg_reg[10]/Q
                         net (fo=2, routed)           0.149     0.855    main_soclinux_core_tx_crc_reg_reg_n_0_[10]
    SLICE_X30Y3          LUT6 (Prop_lut6_I5_O)        0.045     0.900 r  main_soclinux_core_tx_crc_crc_packet[13]_i_1/O
                         net (fo=1, routed)           0.000     0.900    main_soclinux_core_tx_crc_crc_packet[13]_i_1_n_0
    SLICE_X30Y3          FDRE                                         r  main_soclinux_core_tx_crc_crc_packet_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.834     0.834    eth_tx_clk
    SLICE_X30Y3          FDRE                                         r  main_soclinux_core_tx_crc_crc_packet_reg[13]/C
                         clock pessimism             -0.234     0.600    
    SLICE_X30Y3          FDRE (Hold_fdre_C_D)         0.121     0.721    main_soclinux_core_tx_crc_crc_packet_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.721    
                         arrival time                           0.900    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 main_soclinux_core_tx_converter_converter_mux_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_soclinux_core_tx_cdc_cdc_graycounter1_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.448%)  route 0.098ns (34.552%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.567     0.567    eth_tx_clk
    SLICE_X44Y2          FDRE                                         r  main_soclinux_core_tx_converter_converter_mux_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y2          FDRE (Prop_fdre_C_Q)         0.141     0.708 r  main_soclinux_core_tx_converter_converter_mux_reg[0]/Q
                         net (fo=17, routed)          0.098     0.806    main_soclinux_core_tx_converter_converter_mux[0]
    SLICE_X45Y2          LUT6 (Prop_lut6_I1_O)        0.045     0.851 r  main_soclinux_core_tx_cdc_cdc_graycounter1_q[1]_i_1/O
                         net (fo=1, routed)           0.000     0.851    main_soclinux_core_tx_cdc_cdc_graycounter1_q[1]_i_1_n_0
    SLICE_X45Y2          FDRE                                         r  main_soclinux_core_tx_cdc_cdc_graycounter1_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.837     0.837    eth_tx_clk
    SLICE_X45Y2          FDRE                                         r  main_soclinux_core_tx_cdc_cdc_graycounter1_q_reg[1]/C
                         clock pessimism             -0.257     0.580    
    SLICE_X45Y2          FDRE (Hold_fdre_C_D)         0.092     0.672    main_soclinux_core_tx_cdc_cdc_graycounter1_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.672    
                         arrival time                           0.851    
  -------------------------------------------------------------------
                         slack                                  0.179    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth_tx_clk
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { eth_clocks_tx_IBUF_BUFG_inst/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location     Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y0  storage_10_reg/CLKARDCLK
Min Period        n/a     FDPE/C              n/a            1.000         40.000      39.000     SLICE_X40Y0  FDPE_10/C
Min Period        n/a     FDPE/C              n/a            1.000         40.000      39.000     SLICE_X40Y0  FDPE_11/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X32Y2  FSM_onehot_builder_txdatapath_bufferizeendpoints_state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X33Y1  FSM_onehot_builder_txdatapath_bufferizeendpoints_state_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X32Y2  FSM_onehot_builder_txdatapath_liteethmacpreambleinserter_state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X32Y2  FSM_onehot_builder_txdatapath_liteethmacpreambleinserter_state_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X33Y1  builder_txdatapath_liteethmacgap_state_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X38Y0  builder_txdatapath_liteethmacpaddinginserter_state_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X43Y1  builder_txdatapath_liteethmactxlastbe_state_reg/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X40Y0  FDPE_10/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X40Y0  FDPE_10/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X40Y0  FDPE_11/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X40Y0  FDPE_11/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X32Y2  FSM_onehot_builder_txdatapath_bufferizeendpoints_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X32Y2  FSM_onehot_builder_txdatapath_bufferizeendpoints_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X33Y1  FSM_onehot_builder_txdatapath_bufferizeendpoints_state_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X33Y1  FSM_onehot_builder_txdatapath_bufferizeendpoints_state_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X32Y2  FSM_onehot_builder_txdatapath_liteethmacpreambleinserter_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X32Y2  FSM_onehot_builder_txdatapath_liteethmacpreambleinserter_state_reg[1]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X40Y0  FDPE_10/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X40Y0  FDPE_10/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X40Y0  FDPE_11/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X40Y0  FDPE_11/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X32Y2  FSM_onehot_builder_txdatapath_bufferizeendpoints_state_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X32Y2  FSM_onehot_builder_txdatapath_bufferizeendpoints_state_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X33Y1  FSM_onehot_builder_txdatapath_bufferizeendpoints_state_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X33Y1  FSM_onehot_builder_txdatapath_bufferizeendpoints_state_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X32Y2  FSM_onehot_builder_txdatapath_liteethmacpreambleinserter_state_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X32Y2  FSM_onehot_builder_txdatapath_liteethmacpreambleinserter_state_reg[1]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  main_crg_clkout0
  To Clock:  main_crg_clkout0

Setup :            0  Failing Endpoints,  Worst Slack        3.212ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.425ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.212ns  (required time - arrival time)
  Source:                 VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/systemCd_logic_outputReset_reg/C
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/dataCache_2/sync_w2r_counter_reg[4]/CLR
                            (recovery check against rising-edge clock main_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (main_crg_clkout0 rise@10.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        6.143ns  (logic 0.518ns (8.432%)  route 5.625ns (91.568%))
  Logic Levels:           0  
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.318ns = ( 19.318 - 10.000 ) 
    Source Clock Delay      (SCD):    10.139ns
    Clock Pessimism Removal (CPR):    0.637ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk100_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.303     5.855    clk100_IBUF_BUFG
    SLICE_X65Y36         LUT1 (Prop_lut1_I0_O)        0.124     5.979 r  clk100_inst/O
                         net (fo=9, routed)           0.695     6.673    main_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.761 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.655     8.417    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.513 r  BUFG/O
                         net (fo=11330, routed)       1.626    10.139    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/out
    SLICE_X64Y94         FDRE                                         r  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/systemCd_logic_outputReset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y94         FDRE (Prop_fdre_C_Q)         0.518    10.657 f  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/systemCd_logic_outputReset_reg/Q
                         net (fo=1019, routed)        5.625    16.282    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/dataCache_2/systemCd_logic_outputReset
    SLICE_X11Y86         FDCE                                         f  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/dataCache_2/sync_w2r_counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk100_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.053    15.424    clk100_IBUF_BUFG
    SLICE_X65Y36         LUT1 (Prop_lut1_I0_O)        0.100    15.524 r  clk100_inst/O
                         net (fo=9, routed)           0.608    16.132    main_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    16.215 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.576    17.791    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.882 r  BUFG/O
                         net (fo=11330, routed)       1.436    19.318    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/dataCache_2/out
    SLICE_X11Y86         FDCE                                         r  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/dataCache_2/sync_w2r_counter_reg[4]/C
                         clock pessimism              0.637    19.955    
                         clock uncertainty           -0.057    19.899    
    SLICE_X11Y86         FDCE (Recov_fdce_C_CLR)     -0.405    19.494    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/dataCache_2/sync_w2r_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         19.494    
                         arrival time                         -16.282    
  -------------------------------------------------------------------
                         slack                                  3.212    

Slack (MET) :             3.298ns  (required time - arrival time)
  Source:                 VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/systemCd_logic_outputReset_reg/C
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/dataCache_2/sync_w2r_counter_reg[1]/CLR
                            (recovery check against rising-edge clock main_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (main_crg_clkout0 rise@10.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        6.143ns  (logic 0.518ns (8.432%)  route 5.625ns (91.568%))
  Logic Levels:           0  
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.318ns = ( 19.318 - 10.000 ) 
    Source Clock Delay      (SCD):    10.139ns
    Clock Pessimism Removal (CPR):    0.637ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk100_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.303     5.855    clk100_IBUF_BUFG
    SLICE_X65Y36         LUT1 (Prop_lut1_I0_O)        0.124     5.979 r  clk100_inst/O
                         net (fo=9, routed)           0.695     6.673    main_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.761 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.655     8.417    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.513 r  BUFG/O
                         net (fo=11330, routed)       1.626    10.139    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/out
    SLICE_X64Y94         FDRE                                         r  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/systemCd_logic_outputReset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y94         FDRE (Prop_fdre_C_Q)         0.518    10.657 f  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/systemCd_logic_outputReset_reg/Q
                         net (fo=1019, routed)        5.625    16.282    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/dataCache_2/systemCd_logic_outputReset
    SLICE_X10Y86         FDCE                                         f  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/dataCache_2/sync_w2r_counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk100_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.053    15.424    clk100_IBUF_BUFG
    SLICE_X65Y36         LUT1 (Prop_lut1_I0_O)        0.100    15.524 r  clk100_inst/O
                         net (fo=9, routed)           0.608    16.132    main_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    16.215 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.576    17.791    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.882 r  BUFG/O
                         net (fo=11330, routed)       1.436    19.318    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/dataCache_2/out
    SLICE_X10Y86         FDCE                                         r  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/dataCache_2/sync_w2r_counter_reg[1]/C
                         clock pessimism              0.637    19.955    
                         clock uncertainty           -0.057    19.899    
    SLICE_X10Y86         FDCE (Recov_fdce_C_CLR)     -0.319    19.580    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/dataCache_2/sync_w2r_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         19.580    
                         arrival time                         -16.282    
  -------------------------------------------------------------------
                         slack                                  3.298    

Slack (MET) :             3.298ns  (required time - arrival time)
  Source:                 VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/systemCd_logic_outputReset_reg/C
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/dataCache_2/sync_w2r_counter_reg[2]/CLR
                            (recovery check against rising-edge clock main_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (main_crg_clkout0 rise@10.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        6.143ns  (logic 0.518ns (8.432%)  route 5.625ns (91.568%))
  Logic Levels:           0  
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.318ns = ( 19.318 - 10.000 ) 
    Source Clock Delay      (SCD):    10.139ns
    Clock Pessimism Removal (CPR):    0.637ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk100_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.303     5.855    clk100_IBUF_BUFG
    SLICE_X65Y36         LUT1 (Prop_lut1_I0_O)        0.124     5.979 r  clk100_inst/O
                         net (fo=9, routed)           0.695     6.673    main_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.761 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.655     8.417    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.513 r  BUFG/O
                         net (fo=11330, routed)       1.626    10.139    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/out
    SLICE_X64Y94         FDRE                                         r  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/systemCd_logic_outputReset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y94         FDRE (Prop_fdre_C_Q)         0.518    10.657 f  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/systemCd_logic_outputReset_reg/Q
                         net (fo=1019, routed)        5.625    16.282    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/dataCache_2/systemCd_logic_outputReset
    SLICE_X10Y86         FDCE                                         f  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/dataCache_2/sync_w2r_counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk100_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.053    15.424    clk100_IBUF_BUFG
    SLICE_X65Y36         LUT1 (Prop_lut1_I0_O)        0.100    15.524 r  clk100_inst/O
                         net (fo=9, routed)           0.608    16.132    main_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    16.215 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.576    17.791    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.882 r  BUFG/O
                         net (fo=11330, routed)       1.436    19.318    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/dataCache_2/out
    SLICE_X10Y86         FDCE                                         r  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/dataCache_2/sync_w2r_counter_reg[2]/C
                         clock pessimism              0.637    19.955    
                         clock uncertainty           -0.057    19.899    
    SLICE_X10Y86         FDCE (Recov_fdce_C_CLR)     -0.319    19.580    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/dataCache_2/sync_w2r_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         19.580    
                         arrival time                         -16.282    
  -------------------------------------------------------------------
                         slack                                  3.298    

Slack (MET) :             3.298ns  (required time - arrival time)
  Source:                 VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/systemCd_logic_outputReset_reg/C
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/dataCache_2/sync_w2r_counter_reg[3]/CLR
                            (recovery check against rising-edge clock main_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (main_crg_clkout0 rise@10.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        6.143ns  (logic 0.518ns (8.432%)  route 5.625ns (91.568%))
  Logic Levels:           0  
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.318ns = ( 19.318 - 10.000 ) 
    Source Clock Delay      (SCD):    10.139ns
    Clock Pessimism Removal (CPR):    0.637ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk100_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.303     5.855    clk100_IBUF_BUFG
    SLICE_X65Y36         LUT1 (Prop_lut1_I0_O)        0.124     5.979 r  clk100_inst/O
                         net (fo=9, routed)           0.695     6.673    main_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.761 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.655     8.417    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.513 r  BUFG/O
                         net (fo=11330, routed)       1.626    10.139    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/out
    SLICE_X64Y94         FDRE                                         r  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/systemCd_logic_outputReset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y94         FDRE (Prop_fdre_C_Q)         0.518    10.657 f  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/systemCd_logic_outputReset_reg/Q
                         net (fo=1019, routed)        5.625    16.282    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/dataCache_2/systemCd_logic_outputReset
    SLICE_X10Y86         FDCE                                         f  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/dataCache_2/sync_w2r_counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk100_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.053    15.424    clk100_IBUF_BUFG
    SLICE_X65Y36         LUT1 (Prop_lut1_I0_O)        0.100    15.524 r  clk100_inst/O
                         net (fo=9, routed)           0.608    16.132    main_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    16.215 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.576    17.791    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.882 r  BUFG/O
                         net (fo=11330, routed)       1.436    19.318    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/dataCache_2/out
    SLICE_X10Y86         FDCE                                         r  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/dataCache_2/sync_w2r_counter_reg[3]/C
                         clock pessimism              0.637    19.955    
                         clock uncertainty           -0.057    19.899    
    SLICE_X10Y86         FDCE (Recov_fdce_C_CLR)     -0.319    19.580    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/dataCache_2/sync_w2r_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         19.580    
                         arrival time                         -16.282    
  -------------------------------------------------------------------
                         slack                                  3.298    

Slack (MET) :             3.299ns  (required time - arrival time)
  Source:                 VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/systemCd_logic_outputReset_reg/C
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/dataCache_2/sync_w2i_counter_reg[4]/CLR
                            (recovery check against rising-edge clock main_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (main_crg_clkout0 rise@10.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        6.057ns  (logic 0.518ns (8.552%)  route 5.539ns (91.448%))
  Logic Levels:           0  
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.319ns = ( 19.319 - 10.000 ) 
    Source Clock Delay      (SCD):    10.139ns
    Clock Pessimism Removal (CPR):    0.637ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk100_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.303     5.855    clk100_IBUF_BUFG
    SLICE_X65Y36         LUT1 (Prop_lut1_I0_O)        0.124     5.979 r  clk100_inst/O
                         net (fo=9, routed)           0.695     6.673    main_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.761 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.655     8.417    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.513 r  BUFG/O
                         net (fo=11330, routed)       1.626    10.139    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/out
    SLICE_X64Y94         FDRE                                         r  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/systemCd_logic_outputReset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y94         FDRE (Prop_fdre_C_Q)         0.518    10.657 f  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/systemCd_logic_outputReset_reg/Q
                         net (fo=1019, routed)        5.539    16.196    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/dataCache_2/systemCd_logic_outputReset
    SLICE_X13Y88         FDCE                                         f  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/dataCache_2/sync_w2i_counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk100_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.053    15.424    clk100_IBUF_BUFG
    SLICE_X65Y36         LUT1 (Prop_lut1_I0_O)        0.100    15.524 r  clk100_inst/O
                         net (fo=9, routed)           0.608    16.132    main_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    16.215 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.576    17.791    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.882 r  BUFG/O
                         net (fo=11330, routed)       1.437    19.319    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/dataCache_2/out
    SLICE_X13Y88         FDCE                                         r  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/dataCache_2/sync_w2i_counter_reg[4]/C
                         clock pessimism              0.637    19.956    
                         clock uncertainty           -0.057    19.900    
    SLICE_X13Y88         FDCE (Recov_fdce_C_CLR)     -0.405    19.495    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/dataCache_2/sync_w2i_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         19.495    
                         arrival time                         -16.196    
  -------------------------------------------------------------------
                         slack                                  3.299    

Slack (MET) :             3.299ns  (required time - arrival time)
  Source:                 VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/systemCd_logic_outputReset_reg/C
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/dataCache_2/sync_w2i_counter_reg[5]/CLR
                            (recovery check against rising-edge clock main_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (main_crg_clkout0 rise@10.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        6.057ns  (logic 0.518ns (8.552%)  route 5.539ns (91.448%))
  Logic Levels:           0  
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.319ns = ( 19.319 - 10.000 ) 
    Source Clock Delay      (SCD):    10.139ns
    Clock Pessimism Removal (CPR):    0.637ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk100_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.303     5.855    clk100_IBUF_BUFG
    SLICE_X65Y36         LUT1 (Prop_lut1_I0_O)        0.124     5.979 r  clk100_inst/O
                         net (fo=9, routed)           0.695     6.673    main_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.761 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.655     8.417    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.513 r  BUFG/O
                         net (fo=11330, routed)       1.626    10.139    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/out
    SLICE_X64Y94         FDRE                                         r  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/systemCd_logic_outputReset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y94         FDRE (Prop_fdre_C_Q)         0.518    10.657 f  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/systemCd_logic_outputReset_reg/Q
                         net (fo=1019, routed)        5.539    16.196    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/dataCache_2/systemCd_logic_outputReset
    SLICE_X13Y88         FDCE                                         f  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/dataCache_2/sync_w2i_counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk100_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.053    15.424    clk100_IBUF_BUFG
    SLICE_X65Y36         LUT1 (Prop_lut1_I0_O)        0.100    15.524 r  clk100_inst/O
                         net (fo=9, routed)           0.608    16.132    main_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    16.215 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.576    17.791    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.882 r  BUFG/O
                         net (fo=11330, routed)       1.437    19.319    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/dataCache_2/out
    SLICE_X13Y88         FDCE                                         r  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/dataCache_2/sync_w2i_counter_reg[5]/C
                         clock pessimism              0.637    19.956    
                         clock uncertainty           -0.057    19.900    
    SLICE_X13Y88         FDCE (Recov_fdce_C_CLR)     -0.405    19.495    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/dataCache_2/sync_w2i_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         19.495    
                         arrival time                         -16.196    
  -------------------------------------------------------------------
                         slack                                  3.299    

Slack (MET) :             3.299ns  (required time - arrival time)
  Source:                 VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/systemCd_logic_outputReset_reg/C
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/dataCache_2/sync_w2i_counter_reg[6]/CLR
                            (recovery check against rising-edge clock main_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (main_crg_clkout0 rise@10.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        6.057ns  (logic 0.518ns (8.552%)  route 5.539ns (91.448%))
  Logic Levels:           0  
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.319ns = ( 19.319 - 10.000 ) 
    Source Clock Delay      (SCD):    10.139ns
    Clock Pessimism Removal (CPR):    0.637ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk100_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.303     5.855    clk100_IBUF_BUFG
    SLICE_X65Y36         LUT1 (Prop_lut1_I0_O)        0.124     5.979 r  clk100_inst/O
                         net (fo=9, routed)           0.695     6.673    main_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.761 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.655     8.417    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.513 r  BUFG/O
                         net (fo=11330, routed)       1.626    10.139    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/out
    SLICE_X64Y94         FDRE                                         r  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/systemCd_logic_outputReset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y94         FDRE (Prop_fdre_C_Q)         0.518    10.657 f  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/systemCd_logic_outputReset_reg/Q
                         net (fo=1019, routed)        5.539    16.196    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/dataCache_2/systemCd_logic_outputReset
    SLICE_X13Y88         FDCE                                         f  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/dataCache_2/sync_w2i_counter_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk100_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.053    15.424    clk100_IBUF_BUFG
    SLICE_X65Y36         LUT1 (Prop_lut1_I0_O)        0.100    15.524 r  clk100_inst/O
                         net (fo=9, routed)           0.608    16.132    main_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    16.215 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.576    17.791    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.882 r  BUFG/O
                         net (fo=11330, routed)       1.437    19.319    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/dataCache_2/out
    SLICE_X13Y88         FDCE                                         r  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/dataCache_2/sync_w2i_counter_reg[6]/C
                         clock pessimism              0.637    19.956    
                         clock uncertainty           -0.057    19.900    
    SLICE_X13Y88         FDCE (Recov_fdce_C_CLR)     -0.405    19.495    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/dataCache_2/sync_w2i_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         19.495    
                         arrival time                         -16.196    
  -------------------------------------------------------------------
                         slack                                  3.299    

Slack (MET) :             3.385ns  (required time - arrival time)
  Source:                 VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/systemCd_logic_outputReset_reg/C
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/dataCache_2/sync_writeCached_pendingSync_reg[4]/CLR
                            (recovery check against rising-edge clock main_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (main_crg_clkout0 rise@10.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        6.057ns  (logic 0.518ns (8.552%)  route 5.539ns (91.448%))
  Logic Levels:           0  
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.319ns = ( 19.319 - 10.000 ) 
    Source Clock Delay      (SCD):    10.139ns
    Clock Pessimism Removal (CPR):    0.637ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk100_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.303     5.855    clk100_IBUF_BUFG
    SLICE_X65Y36         LUT1 (Prop_lut1_I0_O)        0.124     5.979 r  clk100_inst/O
                         net (fo=9, routed)           0.695     6.673    main_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.761 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.655     8.417    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.513 r  BUFG/O
                         net (fo=11330, routed)       1.626    10.139    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/out
    SLICE_X64Y94         FDRE                                         r  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/systemCd_logic_outputReset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y94         FDRE (Prop_fdre_C_Q)         0.518    10.657 f  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/systemCd_logic_outputReset_reg/Q
                         net (fo=1019, routed)        5.539    16.196    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/dataCache_2/systemCd_logic_outputReset
    SLICE_X12Y88         FDCE                                         f  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/dataCache_2/sync_writeCached_pendingSync_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk100_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.053    15.424    clk100_IBUF_BUFG
    SLICE_X65Y36         LUT1 (Prop_lut1_I0_O)        0.100    15.524 r  clk100_inst/O
                         net (fo=9, routed)           0.608    16.132    main_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    16.215 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.576    17.791    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.882 r  BUFG/O
                         net (fo=11330, routed)       1.437    19.319    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/dataCache_2/out
    SLICE_X12Y88         FDCE                                         r  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/dataCache_2/sync_writeCached_pendingSync_reg[4]/C
                         clock pessimism              0.637    19.956    
                         clock uncertainty           -0.057    19.900    
    SLICE_X12Y88         FDCE (Recov_fdce_C_CLR)     -0.319    19.581    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/dataCache_2/sync_writeCached_pendingSync_reg[4]
  -------------------------------------------------------------------
                         required time                         19.581    
                         arrival time                         -16.196    
  -------------------------------------------------------------------
                         slack                                  3.385    

Slack (MET) :             3.385ns  (required time - arrival time)
  Source:                 VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/systemCd_logic_outputReset_reg/C
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/dataCache_2/sync_writeCached_pendingSync_reg[5]/CLR
                            (recovery check against rising-edge clock main_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (main_crg_clkout0 rise@10.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        6.057ns  (logic 0.518ns (8.552%)  route 5.539ns (91.448%))
  Logic Levels:           0  
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.319ns = ( 19.319 - 10.000 ) 
    Source Clock Delay      (SCD):    10.139ns
    Clock Pessimism Removal (CPR):    0.637ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk100_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.303     5.855    clk100_IBUF_BUFG
    SLICE_X65Y36         LUT1 (Prop_lut1_I0_O)        0.124     5.979 r  clk100_inst/O
                         net (fo=9, routed)           0.695     6.673    main_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.761 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.655     8.417    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.513 r  BUFG/O
                         net (fo=11330, routed)       1.626    10.139    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/out
    SLICE_X64Y94         FDRE                                         r  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/systemCd_logic_outputReset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y94         FDRE (Prop_fdre_C_Q)         0.518    10.657 f  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/systemCd_logic_outputReset_reg/Q
                         net (fo=1019, routed)        5.539    16.196    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/dataCache_2/systemCd_logic_outputReset
    SLICE_X12Y88         FDCE                                         f  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/dataCache_2/sync_writeCached_pendingSync_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk100_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.053    15.424    clk100_IBUF_BUFG
    SLICE_X65Y36         LUT1 (Prop_lut1_I0_O)        0.100    15.524 r  clk100_inst/O
                         net (fo=9, routed)           0.608    16.132    main_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    16.215 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.576    17.791    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.882 r  BUFG/O
                         net (fo=11330, routed)       1.437    19.319    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/dataCache_2/out
    SLICE_X12Y88         FDCE                                         r  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/dataCache_2/sync_writeCached_pendingSync_reg[5]/C
                         clock pessimism              0.637    19.956    
                         clock uncertainty           -0.057    19.900    
    SLICE_X12Y88         FDCE (Recov_fdce_C_CLR)     -0.319    19.581    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/dataCache_2/sync_writeCached_pendingSync_reg[5]
  -------------------------------------------------------------------
                         required time                         19.581    
                         arrival time                         -16.196    
  -------------------------------------------------------------------
                         slack                                  3.385    

Slack (MET) :             3.385ns  (required time - arrival time)
  Source:                 VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/systemCd_logic_outputReset_reg/C
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/dataCache_2/sync_writeCached_pendingSync_reg[6]/CLR
                            (recovery check against rising-edge clock main_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (main_crg_clkout0 rise@10.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        6.057ns  (logic 0.518ns (8.552%)  route 5.539ns (91.448%))
  Logic Levels:           0  
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.319ns = ( 19.319 - 10.000 ) 
    Source Clock Delay      (SCD):    10.139ns
    Clock Pessimism Removal (CPR):    0.637ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk100_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.303     5.855    clk100_IBUF_BUFG
    SLICE_X65Y36         LUT1 (Prop_lut1_I0_O)        0.124     5.979 r  clk100_inst/O
                         net (fo=9, routed)           0.695     6.673    main_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.761 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.655     8.417    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.513 r  BUFG/O
                         net (fo=11330, routed)       1.626    10.139    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/out
    SLICE_X64Y94         FDRE                                         r  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/systemCd_logic_outputReset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y94         FDRE (Prop_fdre_C_Q)         0.518    10.657 f  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/systemCd_logic_outputReset_reg/Q
                         net (fo=1019, routed)        5.539    16.196    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/dataCache_2/systemCd_logic_outputReset
    SLICE_X12Y88         FDCE                                         f  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/dataCache_2/sync_writeCached_pendingSync_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk100_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.053    15.424    clk100_IBUF_BUFG
    SLICE_X65Y36         LUT1 (Prop_lut1_I0_O)        0.100    15.524 r  clk100_inst/O
                         net (fo=9, routed)           0.608    16.132    main_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    16.215 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.576    17.791    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.882 r  BUFG/O
                         net (fo=11330, routed)       1.437    19.319    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/dataCache_2/out
    SLICE_X12Y88         FDCE                                         r  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/dataCache_2/sync_writeCached_pendingSync_reg[6]/C
                         clock pessimism              0.637    19.956    
                         clock uncertainty           -0.057    19.900    
    SLICE_X12Y88         FDCE (Recov_fdce_C_CLR)     -0.319    19.581    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/dataCache_2/sync_writeCached_pendingSync_reg[6]
  -------------------------------------------------------------------
                         required time                         19.581    
                         arrival time                         -16.196    
  -------------------------------------------------------------------
                         slack                                  3.385    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.425ns  (arrival time - required time)
  Source:                 VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_0_cpu_debugReset_reg/C
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/bufferCC_7/buffers_0_reg/PRE
                            (removal check against rising-edge clock main_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_crg_clkout0 rise@0.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.599%)  route 0.206ns (59.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.201ns
    Source Clock Delay      (SCD):    3.262ns
    Clock Pessimism Removal (CPR):    0.921ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk100_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.818     1.732    clk100_IBUF_BUFG
    SLICE_X65Y36         LUT1 (Prop_lut1_I0_O)        0.045     1.777 r  clk100_inst/O
                         net (fo=9, routed)           0.317     2.094    main_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.144 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.501     2.645    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.671 r  BUFG/O
                         net (fo=11330, routed)       0.592     3.262    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/out
    SLICE_X63Y92         FDRE                                         r  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_0_cpu_debugReset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y92         FDRE (Prop_fdre_C_Q)         0.141     3.403 f  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_0_cpu_debugReset_reg/Q
                         net (fo=2, routed)           0.206     3.610    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/bufferCC_7/cores_0_cpu_debugReset
    SLICE_X63Y93         FDPE                                         f  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/bufferCC_7/buffers_0_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk100_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.139     2.298    clk100_IBUF_BUFG
    SLICE_X65Y36         LUT1 (Prop_lut1_I0_O)        0.056     2.354 r  clk100_inst/O
                         net (fo=9, routed)           0.356     2.709    main_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.762 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.546     3.308    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.337 r  BUFG/O
                         net (fo=11330, routed)       0.863     4.201    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/bufferCC_7/buffers_1_reg_0
    SLICE_X63Y93         FDPE                                         r  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/bufferCC_7/buffers_0_reg/C
                         clock pessimism             -0.921     3.279    
    SLICE_X63Y93         FDPE (Remov_fdpe_C_PRE)     -0.095     3.184    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/bufferCC_7/buffers_0_reg
  -------------------------------------------------------------------
                         required time                         -3.184    
                         arrival time                           3.610    
  -------------------------------------------------------------------
                         slack                                  0.425    

Slack (MET) :             0.425ns  (arrival time - required time)
  Source:                 VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_0_cpu_debugReset_reg/C
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/bufferCC_7/buffers_1_reg/PRE
                            (removal check against rising-edge clock main_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_crg_clkout0 rise@0.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.599%)  route 0.206ns (59.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.201ns
    Source Clock Delay      (SCD):    3.262ns
    Clock Pessimism Removal (CPR):    0.921ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk100_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.818     1.732    clk100_IBUF_BUFG
    SLICE_X65Y36         LUT1 (Prop_lut1_I0_O)        0.045     1.777 r  clk100_inst/O
                         net (fo=9, routed)           0.317     2.094    main_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.144 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.501     2.645    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.671 r  BUFG/O
                         net (fo=11330, routed)       0.592     3.262    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/out
    SLICE_X63Y92         FDRE                                         r  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_0_cpu_debugReset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y92         FDRE (Prop_fdre_C_Q)         0.141     3.403 f  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_0_cpu_debugReset_reg/Q
                         net (fo=2, routed)           0.206     3.610    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/bufferCC_7/cores_0_cpu_debugReset
    SLICE_X63Y93         FDPE                                         f  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/bufferCC_7/buffers_1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk100_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.139     2.298    clk100_IBUF_BUFG
    SLICE_X65Y36         LUT1 (Prop_lut1_I0_O)        0.056     2.354 r  clk100_inst/O
                         net (fo=9, routed)           0.356     2.709    main_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.762 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.546     3.308    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.337 r  BUFG/O
                         net (fo=11330, routed)       0.863     4.201    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/bufferCC_7/buffers_1_reg_0
    SLICE_X63Y93         FDPE                                         r  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/bufferCC_7/buffers_1_reg/C
                         clock pessimism             -0.921     3.279    
    SLICE_X63Y93         FDPE (Remov_fdpe_C_PRE)     -0.095     3.184    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/bufferCC_7/buffers_1_reg
  -------------------------------------------------------------------
                         required time                         -3.184    
                         arrival time                           3.610    
  -------------------------------------------------------------------
                         slack                                  0.425    

Slack (MET) :             0.453ns  (arrival time - required time)
  Source:                 VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_debugReset_reg/C
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/bufferCC_8/buffers_0_reg/PRE
                            (removal check against rising-edge clock main_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_crg_clkout0 rise@0.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.141ns (37.645%)  route 0.234ns (62.355%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.201ns
    Source Clock Delay      (SCD):    3.262ns
    Clock Pessimism Removal (CPR):    0.921ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk100_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.818     1.732    clk100_IBUF_BUFG
    SLICE_X65Y36         LUT1 (Prop_lut1_I0_O)        0.045     1.777 r  clk100_inst/O
                         net (fo=9, routed)           0.317     2.094    main_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.144 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.501     2.645    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.671 r  BUFG/O
                         net (fo=11330, routed)       0.592     3.262    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/out
    SLICE_X65Y91         FDRE                                         r  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_debugReset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y91         FDRE (Prop_fdre_C_Q)         0.141     3.403 f  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_debugReset_reg/Q
                         net (fo=2, routed)           0.234     3.637    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/bufferCC_8/cores_1_cpu_debugReset
    SLICE_X65Y93         FDPE                                         f  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/bufferCC_8/buffers_0_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk100_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.139     2.298    clk100_IBUF_BUFG
    SLICE_X65Y36         LUT1 (Prop_lut1_I0_O)        0.056     2.354 r  clk100_inst/O
                         net (fo=9, routed)           0.356     2.709    main_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.762 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.546     3.308    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.337 r  BUFG/O
                         net (fo=11330, routed)       0.863     4.201    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/bufferCC_8/out
    SLICE_X65Y93         FDPE                                         r  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/bufferCC_8/buffers_0_reg/C
                         clock pessimism             -0.921     3.279    
    SLICE_X65Y93         FDPE (Remov_fdpe_C_PRE)     -0.095     3.184    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/bufferCC_8/buffers_0_reg
  -------------------------------------------------------------------
                         required time                         -3.184    
                         arrival time                           3.637    
  -------------------------------------------------------------------
                         slack                                  0.453    

Slack (MET) :             0.453ns  (arrival time - required time)
  Source:                 VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_debugReset_reg/C
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/bufferCC_8/buffers_1_reg/PRE
                            (removal check against rising-edge clock main_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_crg_clkout0 rise@0.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.141ns (37.645%)  route 0.234ns (62.355%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.201ns
    Source Clock Delay      (SCD):    3.262ns
    Clock Pessimism Removal (CPR):    0.921ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk100_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.818     1.732    clk100_IBUF_BUFG
    SLICE_X65Y36         LUT1 (Prop_lut1_I0_O)        0.045     1.777 r  clk100_inst/O
                         net (fo=9, routed)           0.317     2.094    main_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.144 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.501     2.645    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.671 r  BUFG/O
                         net (fo=11330, routed)       0.592     3.262    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/out
    SLICE_X65Y91         FDRE                                         r  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_debugReset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y91         FDRE (Prop_fdre_C_Q)         0.141     3.403 f  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_debugReset_reg/Q
                         net (fo=2, routed)           0.234     3.637    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/bufferCC_8/cores_1_cpu_debugReset
    SLICE_X65Y93         FDPE                                         f  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/bufferCC_8/buffers_1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk100_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.139     2.298    clk100_IBUF_BUFG
    SLICE_X65Y36         LUT1 (Prop_lut1_I0_O)        0.056     2.354 r  clk100_inst/O
                         net (fo=9, routed)           0.356     2.709    main_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.762 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.546     3.308    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.337 r  BUFG/O
                         net (fo=11330, routed)       0.863     4.201    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/bufferCC_8/out
    SLICE_X65Y93         FDPE                                         r  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/bufferCC_8/buffers_1_reg/C
                         clock pessimism             -0.921     3.279    
    SLICE_X65Y93         FDPE (Remov_fdpe_C_PRE)     -0.095     3.184    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/bufferCC_8/buffers_1_reg
  -------------------------------------------------------------------
                         required time                         -3.184    
                         arrival time                           3.637    
  -------------------------------------------------------------------
                         slack                                  0.453    

Slack (MET) :             0.491ns  (arrival time - required time)
  Source:                 VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/systemCd_logic_outputReset_reg/C
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/CounterPlugin_inhibitCY_reg/CLR
                            (removal check against rising-edge clock main_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_crg_clkout0 rise@0.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.164ns (35.851%)  route 0.293ns (64.149%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.197ns
    Source Clock Delay      (SCD):    3.263ns
    Clock Pessimism Removal (CPR):    0.900ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk100_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.818     1.732    clk100_IBUF_BUFG
    SLICE_X65Y36         LUT1 (Prop_lut1_I0_O)        0.045     1.777 r  clk100_inst/O
                         net (fo=9, routed)           0.317     2.094    main_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.144 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.501     2.645    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.671 r  BUFG/O
                         net (fo=11330, routed)       0.593     3.263    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/out
    SLICE_X64Y94         FDRE                                         r  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/systemCd_logic_outputReset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y94         FDRE (Prop_fdre_C_Q)         0.164     3.427 f  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/systemCd_logic_outputReset_reg/Q
                         net (fo=1019, routed)        0.293     3.721    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/systemCd_logic_outputReset
    SLICE_X60Y88         FDCE                                         f  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/CounterPlugin_inhibitCY_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk100_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.139     2.298    clk100_IBUF_BUFG
    SLICE_X65Y36         LUT1 (Prop_lut1_I0_O)        0.056     2.354 r  clk100_inst/O
                         net (fo=9, routed)           0.356     2.709    main_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.762 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.546     3.308    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.337 r  BUFG/O
                         net (fo=11330, routed)       0.860     4.197    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/out
    SLICE_X60Y88         FDCE                                         r  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/CounterPlugin_inhibitCY_reg/C
                         clock pessimism             -0.900     3.296    
    SLICE_X60Y88         FDCE (Remov_fdce_C_CLR)     -0.067     3.229    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/CounterPlugin_inhibitCY_reg
  -------------------------------------------------------------------
                         required time                         -3.229    
                         arrival time                           3.721    
  -------------------------------------------------------------------
                         slack                                  0.491    

Slack (MET) :             0.525ns  (arrival time - required time)
  Source:                 VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/debugCd_logic_outputReset_reg/C
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_0_cpu_logic_cpu/DebugPlugin_godmode_reg/CLR
                            (removal check against rising-edge clock main_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_crg_clkout0 rise@0.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.689ns  (logic 0.164ns (23.786%)  route 0.525ns (76.214%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.158ns
    Source Clock Delay      (SCD):    3.234ns
    Clock Pessimism Removal (CPR):    0.666ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk100_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.818     1.732    clk100_IBUF_BUFG
    SLICE_X65Y36         LUT1 (Prop_lut1_I0_O)        0.045     1.777 r  clk100_inst/O
                         net (fo=9, routed)           0.317     2.094    main_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.144 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.501     2.645    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.671 r  BUFG/O
                         net (fo=11330, routed)       0.564     3.234    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/out
    SLICE_X42Y48         FDRE                                         r  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/debugCd_logic_outputReset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y48         FDRE (Prop_fdre_C_Q)         0.164     3.398 f  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/debugCd_logic_outputReset_reg/Q
                         net (fo=30, routed)          0.525     3.924    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_0_cpu_logic_cpu/AR[0]
    SLICE_X43Y69         FDCE                                         f  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_0_cpu_logic_cpu/DebugPlugin_godmode_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk100_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.139     2.298    clk100_IBUF_BUFG
    SLICE_X65Y36         LUT1 (Prop_lut1_I0_O)        0.056     2.354 r  clk100_inst/O
                         net (fo=9, routed)           0.356     2.709    main_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.762 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.546     3.308    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.337 r  BUFG/O
                         net (fo=11330, routed)       0.821     4.158    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_0_cpu_logic_cpu/out
    SLICE_X43Y69         FDCE                                         r  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_0_cpu_logic_cpu/DebugPlugin_godmode_reg/C
                         clock pessimism             -0.666     3.491    
    SLICE_X43Y69         FDCE (Remov_fdce_C_CLR)     -0.092     3.399    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_0_cpu_logic_cpu/DebugPlugin_godmode_reg
  -------------------------------------------------------------------
                         required time                         -3.399    
                         arrival time                           3.924    
  -------------------------------------------------------------------
                         slack                                  0.525    

Slack (MET) :             0.525ns  (arrival time - required time)
  Source:                 VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/debugCd_logic_outputReset_reg/C
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_0_cpu_logic_cpu/DebugPlugin_haltIt_reg/CLR
                            (removal check against rising-edge clock main_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_crg_clkout0 rise@0.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.689ns  (logic 0.164ns (23.786%)  route 0.525ns (76.214%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.158ns
    Source Clock Delay      (SCD):    3.234ns
    Clock Pessimism Removal (CPR):    0.666ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk100_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.818     1.732    clk100_IBUF_BUFG
    SLICE_X65Y36         LUT1 (Prop_lut1_I0_O)        0.045     1.777 r  clk100_inst/O
                         net (fo=9, routed)           0.317     2.094    main_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.144 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.501     2.645    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.671 r  BUFG/O
                         net (fo=11330, routed)       0.564     3.234    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/out
    SLICE_X42Y48         FDRE                                         r  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/debugCd_logic_outputReset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y48         FDRE (Prop_fdre_C_Q)         0.164     3.398 f  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/debugCd_logic_outputReset_reg/Q
                         net (fo=30, routed)          0.525     3.924    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_0_cpu_logic_cpu/AR[0]
    SLICE_X43Y69         FDCE                                         f  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_0_cpu_logic_cpu/DebugPlugin_haltIt_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk100_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.139     2.298    clk100_IBUF_BUFG
    SLICE_X65Y36         LUT1 (Prop_lut1_I0_O)        0.056     2.354 r  clk100_inst/O
                         net (fo=9, routed)           0.356     2.709    main_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.762 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.546     3.308    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.337 r  BUFG/O
                         net (fo=11330, routed)       0.821     4.158    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_0_cpu_logic_cpu/out
    SLICE_X43Y69         FDCE                                         r  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_0_cpu_logic_cpu/DebugPlugin_haltIt_reg/C
                         clock pessimism             -0.666     3.491    
    SLICE_X43Y69         FDCE (Remov_fdce_C_CLR)     -0.092     3.399    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_0_cpu_logic_cpu/DebugPlugin_haltIt_reg
  -------------------------------------------------------------------
                         required time                         -3.399    
                         arrival time                           3.924    
  -------------------------------------------------------------------
                         slack                                  0.525    

Slack (MET) :             0.525ns  (arrival time - required time)
  Source:                 VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/debugCd_logic_outputReset_reg/C
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_0_cpu_logic_cpu/DebugPlugin_stepIt_reg/CLR
                            (removal check against rising-edge clock main_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_crg_clkout0 rise@0.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.689ns  (logic 0.164ns (23.786%)  route 0.525ns (76.214%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.158ns
    Source Clock Delay      (SCD):    3.234ns
    Clock Pessimism Removal (CPR):    0.666ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk100_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.818     1.732    clk100_IBUF_BUFG
    SLICE_X65Y36         LUT1 (Prop_lut1_I0_O)        0.045     1.777 r  clk100_inst/O
                         net (fo=9, routed)           0.317     2.094    main_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.144 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.501     2.645    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.671 r  BUFG/O
                         net (fo=11330, routed)       0.564     3.234    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/out
    SLICE_X42Y48         FDRE                                         r  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/debugCd_logic_outputReset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y48         FDRE (Prop_fdre_C_Q)         0.164     3.398 f  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/debugCd_logic_outputReset_reg/Q
                         net (fo=30, routed)          0.525     3.924    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_0_cpu_logic_cpu/AR[0]
    SLICE_X43Y69         FDCE                                         f  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_0_cpu_logic_cpu/DebugPlugin_stepIt_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk100_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.139     2.298    clk100_IBUF_BUFG
    SLICE_X65Y36         LUT1 (Prop_lut1_I0_O)        0.056     2.354 r  clk100_inst/O
                         net (fo=9, routed)           0.356     2.709    main_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.762 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.546     3.308    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.337 r  BUFG/O
                         net (fo=11330, routed)       0.821     4.158    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_0_cpu_logic_cpu/out
    SLICE_X43Y69         FDCE                                         r  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_0_cpu_logic_cpu/DebugPlugin_stepIt_reg/C
                         clock pessimism             -0.666     3.491    
    SLICE_X43Y69         FDCE (Remov_fdce_C_CLR)     -0.092     3.399    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_0_cpu_logic_cpu/DebugPlugin_stepIt_reg
  -------------------------------------------------------------------
                         required time                         -3.399    
                         arrival time                           3.924    
  -------------------------------------------------------------------
                         slack                                  0.525    

Slack (MET) :             0.601ns  (arrival time - required time)
  Source:                 VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/systemCd_logic_outputReset_reg/C
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/CsrPlugin_mie_MEIE_reg/CLR
                            (removal check against rising-edge clock main_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_crg_clkout0 rise@0.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.164ns (31.353%)  route 0.359ns (68.647%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.199ns
    Source Clock Delay      (SCD):    3.263ns
    Clock Pessimism Removal (CPR):    0.921ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk100_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.818     1.732    clk100_IBUF_BUFG
    SLICE_X65Y36         LUT1 (Prop_lut1_I0_O)        0.045     1.777 r  clk100_inst/O
                         net (fo=9, routed)           0.317     2.094    main_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.144 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.501     2.645    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.671 r  BUFG/O
                         net (fo=11330, routed)       0.593     3.263    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/out
    SLICE_X64Y94         FDRE                                         r  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/systemCd_logic_outputReset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y94         FDRE (Prop_fdre_C_Q)         0.164     3.427 f  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/systemCd_logic_outputReset_reg/Q
                         net (fo=1019, routed)        0.359     3.787    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/systemCd_logic_outputReset
    SLICE_X63Y88         FDCE                                         f  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/CsrPlugin_mie_MEIE_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk100_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.139     2.298    clk100_IBUF_BUFG
    SLICE_X65Y36         LUT1 (Prop_lut1_I0_O)        0.056     2.354 r  clk100_inst/O
                         net (fo=9, routed)           0.356     2.709    main_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.762 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.546     3.308    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.337 r  BUFG/O
                         net (fo=11330, routed)       0.861     4.199    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/out
    SLICE_X63Y88         FDCE                                         r  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/CsrPlugin_mie_MEIE_reg/C
                         clock pessimism             -0.921     3.277    
    SLICE_X63Y88         FDCE (Remov_fdce_C_CLR)     -0.092     3.185    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/CsrPlugin_mie_MEIE_reg
  -------------------------------------------------------------------
                         required time                         -3.185    
                         arrival time                           3.787    
  -------------------------------------------------------------------
                         slack                                  0.601    

Slack (MET) :             0.601ns  (arrival time - required time)
  Source:                 VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/systemCd_logic_outputReset_reg/C
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/CsrPlugin_sie_SSIE_reg/CLR
                            (removal check against rising-edge clock main_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_crg_clkout0 rise@0.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.164ns (31.353%)  route 0.359ns (68.647%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.199ns
    Source Clock Delay      (SCD):    3.263ns
    Clock Pessimism Removal (CPR):    0.921ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk100_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.818     1.732    clk100_IBUF_BUFG
    SLICE_X65Y36         LUT1 (Prop_lut1_I0_O)        0.045     1.777 r  clk100_inst/O
                         net (fo=9, routed)           0.317     2.094    main_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.144 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.501     2.645    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.671 r  BUFG/O
                         net (fo=11330, routed)       0.593     3.263    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/out
    SLICE_X64Y94         FDRE                                         r  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/systemCd_logic_outputReset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y94         FDRE (Prop_fdre_C_Q)         0.164     3.427 f  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/systemCd_logic_outputReset_reg/Q
                         net (fo=1019, routed)        0.359     3.787    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/systemCd_logic_outputReset
    SLICE_X63Y88         FDCE                                         f  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/CsrPlugin_sie_SSIE_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk100_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.139     2.298    clk100_IBUF_BUFG
    SLICE_X65Y36         LUT1 (Prop_lut1_I0_O)        0.056     2.354 r  clk100_inst/O
                         net (fo=9, routed)           0.356     2.709    main_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.762 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.546     3.308    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.337 r  BUFG/O
                         net (fo=11330, routed)       0.861     4.199    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/out
    SLICE_X63Y88         FDCE                                         r  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/CsrPlugin_sie_SSIE_reg/C
                         clock pessimism             -0.921     3.277    
    SLICE_X63Y88         FDCE (Remov_fdce_C_CLR)     -0.092     3.185    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_1_cpu_logic_cpu/CsrPlugin_sie_SSIE_reg
  -------------------------------------------------------------------
                         required time                         -3.185    
                         arrival time                           3.787    
  -------------------------------------------------------------------
                         slack                                  0.601    





------------------------------------------------------------------------------------------------
| Data sheet
| ----------
------------------------------------------------------------------------------------------------

Input Ports Setup/Hold

-----------+----------------+----------------+----------+---------------+---------+---------------+---------+------------------+
Reference  | Input          | IO Reg         | Delay    |     Setup(ns) | Process |      Hold(ns) | Process | Internal         |
Clock      | Port           | Type           | Type     | to Clk (Edge) | Corner  | to Clk (Edge) | Corner  | Clock            |
-----------+----------------+----------------+----------+---------------+---------+---------------+---------+------------------+
clk100     | cpu_reset      | FDCE           | -        |    -0.328 (r) | FAST    |     3.386 (r) | SLOW    |                  |
clk100     | eth_mdio       | FDRE           | -        |    -1.234 (r) | FAST    |     6.479 (r) | SLOW    | main_crg_clkout0 |
clk100     | i2c0_sda       | FDRE           | -        |    -1.521 (r) | FAST    |     7.043 (r) | SLOW    | main_crg_clkout0 |
clk100     | serial_rx      | FDRE           | -        |    -0.845 (r) | FAST    |     5.782 (r) | SLOW    | main_crg_clkout0 |
clk100     | spi_miso       | FDRE           | -        |    -1.055 (r) | FAST    |     6.114 (r) | SLOW    | main_crg_clkout0 |
clk100     | ddram_dq[0]    | ISERDESE2 (IO) | VARIABLE |    -2.486 (r) | FAST    |     8.775 (r) | SLOW    | main_crg_clkout2 |
clk100     | ddram_dq[0]    | ISERDESE2 (IO) | VARIABLE |    -2.414 (f) | FAST    |     8.775 (f) | SLOW    | main_crg_clkout2 |
clk100     | ddram_dq[1]    | ISERDESE2 (IO) | VARIABLE |    -2.482 (r) | FAST    |     8.772 (r) | SLOW    | main_crg_clkout2 |
clk100     | ddram_dq[1]    | ISERDESE2 (IO) | VARIABLE |    -2.410 (f) | FAST    |     8.772 (f) | SLOW    | main_crg_clkout2 |
clk100     | ddram_dq[2]    | ISERDESE2 (IO) | VARIABLE |    -2.484 (r) | FAST    |     8.774 (r) | SLOW    | main_crg_clkout2 |
clk100     | ddram_dq[2]    | ISERDESE2 (IO) | VARIABLE |    -2.412 (f) | FAST    |     8.774 (f) | SLOW    | main_crg_clkout2 |
clk100     | ddram_dq[3]    | ISERDESE2 (IO) | VARIABLE |    -2.485 (r) | FAST    |     8.774 (r) | SLOW    | main_crg_clkout2 |
clk100     | ddram_dq[3]    | ISERDESE2 (IO) | VARIABLE |    -2.413 (f) | FAST    |     8.774 (f) | SLOW    | main_crg_clkout2 |
clk100     | ddram_dq[4]    | ISERDESE2 (IO) | VARIABLE |    -2.484 (r) | FAST    |     8.774 (r) | SLOW    | main_crg_clkout2 |
clk100     | ddram_dq[4]    | ISERDESE2 (IO) | VARIABLE |    -2.412 (f) | FAST    |     8.774 (f) | SLOW    | main_crg_clkout2 |
clk100     | ddram_dq[5]    | ISERDESE2 (IO) | VARIABLE |    -2.468 (r) | FAST    |     8.758 (r) | SLOW    | main_crg_clkout2 |
clk100     | ddram_dq[5]    | ISERDESE2 (IO) | VARIABLE |    -2.396 (f) | FAST    |     8.758 (f) | SLOW    | main_crg_clkout2 |
clk100     | ddram_dq[6]    | ISERDESE2 (IO) | VARIABLE |    -2.483 (r) | FAST    |     8.773 (r) | SLOW    | main_crg_clkout2 |
clk100     | ddram_dq[6]    | ISERDESE2 (IO) | VARIABLE |    -2.411 (f) | FAST    |     8.773 (f) | SLOW    | main_crg_clkout2 |
clk100     | ddram_dq[7]    | ISERDESE2 (IO) | VARIABLE |    -2.483 (r) | FAST    |     8.773 (r) | SLOW    | main_crg_clkout2 |
clk100     | ddram_dq[7]    | ISERDESE2 (IO) | VARIABLE |    -2.411 (f) | FAST    |     8.773 (f) | SLOW    | main_crg_clkout2 |
clk100     | ddram_dq[8]    | ISERDESE2 (IO) | VARIABLE |    -2.430 (r) | FAST    |     8.714 (r) | SLOW    | main_crg_clkout2 |
clk100     | ddram_dq[8]    | ISERDESE2 (IO) | VARIABLE |    -2.358 (f) | FAST    |     8.714 (f) | SLOW    | main_crg_clkout2 |
clk100     | ddram_dq[9]    | ISERDESE2 (IO) | VARIABLE |    -2.452 (r) | FAST    |     8.734 (r) | SLOW    | main_crg_clkout2 |
clk100     | ddram_dq[9]    | ISERDESE2 (IO) | VARIABLE |    -2.380 (f) | FAST    |     8.734 (f) | SLOW    | main_crg_clkout2 |
clk100     | ddram_dq[10]   | ISERDESE2 (IO) | VARIABLE |    -2.424 (r) | FAST    |     8.712 (r) | SLOW    | main_crg_clkout2 |
clk100     | ddram_dq[10]   | ISERDESE2 (IO) | VARIABLE |    -2.352 (f) | FAST    |     8.712 (f) | SLOW    | main_crg_clkout2 |
clk100     | ddram_dq[11]   | ISERDESE2 (IO) | VARIABLE |    -2.436 (r) | FAST    |     8.719 (r) | SLOW    | main_crg_clkout2 |
clk100     | ddram_dq[11]   | ISERDESE2 (IO) | VARIABLE |    -2.364 (f) | FAST    |     8.719 (f) | SLOW    | main_crg_clkout2 |
clk100     | ddram_dq[12]   | ISERDESE2 (IO) | VARIABLE |    -2.437 (r) | FAST    |     8.726 (r) | SLOW    | main_crg_clkout2 |
clk100     | ddram_dq[12]   | ISERDESE2 (IO) | VARIABLE |    -2.365 (f) | FAST    |     8.726 (f) | SLOW    | main_crg_clkout2 |
clk100     | ddram_dq[13]   | ISERDESE2 (IO) | VARIABLE |    -2.456 (r) | FAST    |     8.740 (r) | SLOW    | main_crg_clkout2 |
clk100     | ddram_dq[13]   | ISERDESE2 (IO) | VARIABLE |    -2.384 (f) | FAST    |     8.740 (f) | SLOW    | main_crg_clkout2 |
clk100     | ddram_dq[14]   | ISERDESE2 (IO) | VARIABLE |    -2.425 (r) | FAST    |     8.713 (r) | SLOW    | main_crg_clkout2 |
clk100     | ddram_dq[14]   | ISERDESE2 (IO) | VARIABLE |    -2.353 (f) | FAST    |     8.713 (f) | SLOW    | main_crg_clkout2 |
clk100     | ddram_dq[15]   | ISERDESE2 (IO) | VARIABLE |    -2.457 (r) | FAST    |     8.741 (r) | SLOW    | main_crg_clkout2 |
clk100     | ddram_dq[15]   | ISERDESE2 (IO) | VARIABLE |    -2.385 (f) | FAST    |     8.741 (f) | SLOW    | main_crg_clkout2 |
eth_rx_clk | eth_rx_data[0] | FDRE           | -        |     3.815 (r) | SLOW    |    -0.996 (r) | FAST    |                  |
eth_rx_clk | eth_rx_data[1] | FDRE           | -        |     4.390 (r) | SLOW    |    -1.280 (r) | FAST    |                  |
eth_rx_clk | eth_rx_data[2] | FDRE           | -        |     4.303 (r) | SLOW    |    -1.233 (r) | FAST    |                  |
eth_rx_clk | eth_rx_data[3] | FDRE           | -        |     4.166 (r) | SLOW    |    -1.162 (r) | FAST    |                  |
eth_rx_clk | eth_rx_dv      | FDRE           | -        |     5.853 (r) | SLOW    |    -1.582 (r) | FAST    |                  |
-----------+----------------+----------------+----------+---------------+---------+---------------+---------+------------------+


Output Ports Clock-to-out

-----------+----------------+----------------+-------+----------------+---------+----------------+---------+------------------+
Reference  | Output         | IO Reg         | Delay | Max Clk (Edge) | Process | Min Clk (Edge) | Process | Internal         |
Clock      | Port           | Type           | Type  |    to port(ns) | Corner  |    to port(ns) | Corner  | Clock            |
-----------+----------------+----------------+-------+----------------+---------+----------------+---------+------------------+
clk100     | ddram_dq[0]    | FDRE           | -     |     16.253 (r) | SLOW    |      4.746 (r) | FAST    | main_crg_clkout0 |
clk100     | ddram_dq[1]    | FDRE           | -     |     16.846 (r) | SLOW    |      5.006 (r) | FAST    | main_crg_clkout0 |
clk100     | ddram_dq[2]    | FDRE           | -     |     16.996 (r) | SLOW    |      5.070 (r) | FAST    | main_crg_clkout0 |
clk100     | ddram_dq[3]    | FDRE           | -     |     16.391 (r) | SLOW    |      4.789 (r) | FAST    | main_crg_clkout0 |
clk100     | ddram_dq[4]    | FDRE           | -     |     16.553 (r) | SLOW    |      4.879 (r) | FAST    | main_crg_clkout0 |
clk100     | ddram_dq[5]    | FDRE           | -     |     17.136 (r) | SLOW    |      5.141 (r) | FAST    | main_crg_clkout0 |
clk100     | ddram_dq[6]    | FDRE           | -     |     16.104 (r) | SLOW    |      4.684 (r) | FAST    | main_crg_clkout0 |
clk100     | ddram_dq[7]    | FDRE           | -     |     16.403 (r) | SLOW    |      4.814 (r) | FAST    | main_crg_clkout0 |
clk100     | ddram_dq[8]    | FDRE           | -     |     15.440 (r) | SLOW    |      4.437 (r) | FAST    | main_crg_clkout0 |
clk100     | ddram_dq[9]    | FDRE           | -     |     14.999 (r) | SLOW    |      4.213 (r) | FAST    | main_crg_clkout0 |
clk100     | ddram_dq[10]   | FDRE           | -     |     16.045 (r) | SLOW    |      4.713 (r) | FAST    | main_crg_clkout0 |
clk100     | ddram_dq[11]   | FDRE           | -     |     15.590 (r) | SLOW    |      4.497 (r) | FAST    | main_crg_clkout0 |
clk100     | ddram_dq[12]   | FDRE           | -     |     16.185 (r) | SLOW    |      4.755 (r) | FAST    | main_crg_clkout0 |
clk100     | ddram_dq[13]   | FDRE           | -     |     15.140 (r) | SLOW    |      4.281 (r) | FAST    | main_crg_clkout0 |
clk100     | ddram_dq[14]   | FDRE           | -     |     15.895 (r) | SLOW    |      4.648 (r) | FAST    | main_crg_clkout0 |
clk100     | ddram_dq[15]   | FDRE           | -     |     15.290 (r) | SLOW    |      4.345 (r) | FAST    | main_crg_clkout0 |
clk100     | ddram_dqs_n[0] | FDRE           | -     |     15.575 (r) | SLOW    |      4.454 (r) | FAST    | main_crg_clkout0 |
clk100     | ddram_dqs_n[1] | FDRE           | -     |     15.185 (r) | SLOW    |      4.320 (r) | FAST    | main_crg_clkout0 |
clk100     | ddram_dqs_p[0] | FDRE           | -     |     15.576 (r) | SLOW    |      4.461 (r) | FAST    | main_crg_clkout0 |
clk100     | ddram_dqs_p[1] | FDRE           | -     |     15.186 (r) | SLOW    |      4.315 (r) | FAST    | main_crg_clkout0 |
clk100     | eth_mdc        | FDRE           | -     |     17.889 (r) | SLOW    |      5.814 (r) | FAST    | main_crg_clkout0 |
clk100     | eth_mdio       | FDRE           | -     |     17.704 (r) | SLOW    |      5.546 (r) | FAST    | main_crg_clkout0 |
clk100     | eth_rst_n      | FDRE           | -     |     20.616 (r) | SLOW    |      6.391 (r) | FAST    | main_crg_clkout0 |
clk100     | i2c0_scl       | FDSE           | -     |     17.437 (r) | SLOW    |      5.440 (r) | FAST    | main_crg_clkout0 |
clk100     | i2c0_sda       | FDRE           | -     |     17.985 (r) | SLOW    |      5.617 (r) | FAST    | main_crg_clkout0 |
clk100     | serial_tx      | FDSE           | -     |     18.519 (r) | SLOW    |      5.987 (r) | FAST    | main_crg_clkout0 |
clk100     | spi_clk        | FDRE           | -     |     18.215 (r) | SLOW    |      5.923 (r) | FAST    | main_crg_clkout0 |
clk100     | spi_cs_n       | FDRE           | -     |     18.110 (r) | SLOW    |      5.914 (r) | FAST    | main_crg_clkout0 |
clk100     | spi_mosi       | FDRE           | -     |     18.396 (r) | SLOW    |      6.015 (r) | FAST    | main_crg_clkout0 |
clk100     | eth_ref_clk    | PLLE2_ADV      | -     |     15.135 (r) | SLOW    |      4.531 (r) | FAST    | main_crg_clkout1 |
clk100     | eth_ref_clk    | PLLE2_ADV      | -     |     15.135 (f) | SLOW    |      4.531 (f) | FAST    | main_crg_clkout1 |
clk100     | ddram_a[0]     | OSERDESE2 (IO) | -     |     12.327 (r) | SLOW    |      3.835 (r) | FAST    | main_crg_clkout2 |
clk100     | ddram_a[1]     | OSERDESE2 (IO) | -     |     12.330 (r) | SLOW    |      3.833 (r) | FAST    | main_crg_clkout2 |
clk100     | ddram_a[2]     | OSERDESE2 (IO) | -     |     12.321 (r) | SLOW    |      3.826 (r) | FAST    | main_crg_clkout2 |
clk100     | ddram_a[3]     | OSERDESE2 (IO) | -     |     12.332 (r) | SLOW    |      3.836 (r) | FAST    | main_crg_clkout2 |
clk100     | ddram_a[4]     | OSERDESE2 (IO) | -     |     12.325 (r) | SLOW    |      3.828 (r) | FAST    | main_crg_clkout2 |
clk100     | ddram_a[5]     | OSERDESE2 (IO) | -     |     12.351 (r) | SLOW    |      3.852 (r) | FAST    | main_crg_clkout2 |
clk100     | ddram_a[6]     | OSERDESE2 (IO) | -     |     12.356 (r) | SLOW    |      3.858 (r) | FAST    | main_crg_clkout2 |
clk100     | ddram_a[7]     | OSERDESE2 (IO) | -     |     12.354 (r) | SLOW    |      3.854 (r) | FAST    | main_crg_clkout2 |
clk100     | ddram_a[8]     | OSERDESE2 (IO) | -     |     12.345 (r) | SLOW    |      3.846 (r) | FAST    | main_crg_clkout2 |
clk100     | ddram_a[9]     | OSERDESE2 (IO) | -     |     12.359 (r) | SLOW    |      3.861 (r) | FAST    | main_crg_clkout2 |
clk100     | ddram_a[10]    | OSERDESE2 (IO) | -     |     12.343 (r) | SLOW    |      3.845 (r) | FAST    | main_crg_clkout2 |
clk100     | ddram_a[11]    | OSERDESE2 (IO) | -     |     12.352 (r) | SLOW    |      3.853 (r) | FAST    | main_crg_clkout2 |
clk100     | ddram_a[12]    | OSERDESE2 (IO) | -     |     12.351 (r) | SLOW    |      3.852 (r) | FAST    | main_crg_clkout2 |
clk100     | ddram_a[13]    | OSERDESE2 (IO) | -     |     12.340 (r) | SLOW    |      3.841 (r) | FAST    | main_crg_clkout2 |
clk100     | ddram_ba[0]    | OSERDESE2 (IO) | -     |     12.333 (r) | SLOW    |      3.837 (r) | FAST    | main_crg_clkout2 |
clk100     | ddram_ba[1]    | OSERDESE2 (IO) | -     |     12.325 (r) | SLOW    |      3.833 (r) | FAST    | main_crg_clkout2 |
clk100     | ddram_ba[2]    | OSERDESE2 (IO) | -     |     12.328 (r) | SLOW    |      3.836 (r) | FAST    | main_crg_clkout2 |
clk100     | ddram_cas_n    | OSERDESE2 (IO) | -     |     12.322 (r) | SLOW    |      3.827 (r) | FAST    | main_crg_clkout2 |
clk100     | ddram_cke      | OSERDESE2 (IO) | -     |     12.313 (r) | SLOW    |      3.822 (r) | FAST    | main_crg_clkout2 |
clk100     | ddram_clk_n    | OSERDESE2 (IO) | -     |     12.430 (r) | SLOW    |      3.852 (r) | FAST    | main_crg_clkout2 |
clk100     | ddram_clk_p    | OSERDESE2 (IO) | -     |     12.437 (r) | SLOW    |      3.859 (r) | FAST    | main_crg_clkout2 |
clk100     | ddram_cs_n     | OSERDESE2 (IO) | -     |     12.332 (r) | SLOW    |      3.833 (r) | FAST    | main_crg_clkout2 |
clk100     | ddram_dm[0]    | OSERDESE2 (IO) | -     |     12.351 (r) | SLOW    |      3.852 (r) | FAST    | main_crg_clkout2 |
clk100     | ddram_dm[1]    | OSERDESE2 (IO) | -     |     12.373 (r) | SLOW    |      3.876 (r) | FAST    | main_crg_clkout2 |
clk100     | ddram_dq[0]    | OSERDESE2 (IO) | -     |     13.227 (r) | SLOW    |      3.516 (r) | FAST    | main_crg_clkout2 |
clk100     | ddram_dq[1]    | OSERDESE2 (IO) | -     |     13.229 (r) | SLOW    |      3.523 (r) | FAST    | main_crg_clkout2 |
clk100     | ddram_dq[2]    | OSERDESE2 (IO) | -     |     13.229 (r) | SLOW    |      3.521 (r) | FAST    | main_crg_clkout2 |
clk100     | ddram_dq[3]    | OSERDESE2 (IO) | -     |     13.227 (r) | SLOW    |      3.517 (r) | FAST    | main_crg_clkout2 |
clk100     | ddram_dq[4]    | OSERDESE2 (IO) | -     |     13.228 (r) | SLOW    |      3.519 (r) | FAST    | main_crg_clkout2 |
clk100     | ddram_dq[5]    | OSERDESE2 (IO) | -     |     13.230 (r) | SLOW    |      3.539 (r) | FAST    | main_crg_clkout2 |
clk100     | ddram_dq[6]    | OSERDESE2 (IO) | -     |     13.227 (r) | SLOW    |      3.519 (r) | FAST    | main_crg_clkout2 |
clk100     | ddram_dq[7]    | OSERDESE2 (IO) | -     |     13.228 (r) | SLOW    |      3.520 (r) | FAST    | main_crg_clkout2 |
clk100     | ddram_dq[8]    | OSERDESE2 (IO) | -     |     13.216 (r) | SLOW    |      3.562 (r) | FAST    | main_crg_clkout2 |
clk100     | ddram_dq[9]    | OSERDESE2 (IO) | -     |     13.213 (r) | SLOW    |      3.537 (r) | FAST    | main_crg_clkout2 |
clk100     | ddram_dq[10]   | OSERDESE2 (IO) | -     |     13.223 (r) | SLOW    |      3.574 (r) | FAST    | main_crg_clkout2 |
clk100     | ddram_dq[11]   | OSERDESE2 (IO) | -     |     13.216 (r) | SLOW    |      3.557 (r) | FAST    | main_crg_clkout2 |
clk100     | ddram_dq[12]   | OSERDESE2 (IO) | -     |     13.224 (r) | SLOW    |      3.561 (r) | FAST    | main_crg_clkout2 |
clk100     | ddram_dq[13]   | OSERDESE2 (IO) | -     |     13.215 (r) | SLOW    |      3.534 (r) | FAST    | main_crg_clkout2 |
clk100     | ddram_dq[14]   | OSERDESE2 (IO) | -     |     13.223 (r) | SLOW    |      3.573 (r) | FAST    | main_crg_clkout2 |
clk100     | ddram_dq[15]   | OSERDESE2 (IO) | -     |     13.215 (r) | SLOW    |      3.533 (r) | FAST    | main_crg_clkout2 |
clk100     | ddram_odt      | OSERDESE2 (IO) | -     |     12.339 (r) | SLOW    |      3.841 (r) | FAST    | main_crg_clkout2 |
clk100     | ddram_ras_n    | OSERDESE2 (IO) | -     |     12.322 (r) | SLOW    |      3.830 (r) | FAST    | main_crg_clkout2 |
clk100     | ddram_reset_n  | OSERDESE2 (IO) | -     |     12.311 (r) | SLOW    |      3.813 (r) | FAST    | main_crg_clkout2 |
clk100     | ddram_we_n     | OSERDESE2 (IO) | -     |     12.314 (r) | SLOW    |      3.823 (r) | FAST    | main_crg_clkout2 |
clk100     | ddram_dqs_n[0] | OSERDESE2 (IO) | -     |     13.852 (r) | SLOW    |      4.156 (r) | FAST    | main_crg_clkout3 |
clk100     | ddram_dqs_n[1] | OSERDESE2 (IO) | -     |     13.845 (r) | SLOW    |      4.182 (r) | FAST    | main_crg_clkout3 |
clk100     | ddram_dqs_p[0] | OSERDESE2 (IO) | -     |     13.853 (r) | SLOW    |      4.163 (r) | FAST    | main_crg_clkout3 |
clk100     | ddram_dqs_p[1] | OSERDESE2 (IO) | -     |     13.846 (r) | SLOW    |      4.178 (r) | FAST    | main_crg_clkout3 |
eth_tx_clk | eth_tx_data[0] | FDRE           | -     |      9.342 (r) | SLOW    |      3.183 (r) | FAST    |                  |
eth_tx_clk | eth_tx_data[1] | FDRE           | -     |      9.587 (r) | SLOW    |      3.346 (r) | FAST    |                  |
eth_tx_clk | eth_tx_data[2] | FDRE           | -     |      9.520 (r) | SLOW    |      3.292 (r) | FAST    |                  |
eth_tx_clk | eth_tx_data[3] | FDRE           | -     |      9.521 (r) | SLOW    |      3.293 (r) | FAST    |                  |
eth_tx_clk | eth_tx_en      | FDRE           | -     |      9.715 (r) | SLOW    |      3.435 (r) | FAST    |                  |
-----------+----------------+----------------+-------+----------------+---------+----------------+---------+------------------+


Setup between Clocks

-----------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
Source     | Destination |  Src:Rise     | Process |  Src:Rise     | Process |  Src:Fall     | Process |  Src:Fall     | Process |
Clock      | Clock       | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  |
-----------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
clk100     | clk100      |         9.672 | SLOW    |               |         |               |         |               |         |
eth_rx_clk | clk100      |        -1.619 | FAST    |               |         |               |         |               |         |
eth_tx_clk | clk100      |        -1.764 | FAST    |               |         |               |         |               |         |
clk100     | eth_rx_clk  |        12.434 | SLOW    |               |         |               |         |               |         |
eth_rx_clk | eth_rx_clk  |         7.637 | SLOW    |               |         |               |         |               |         |
clk100     | eth_tx_clk  |        12.449 | SLOW    |               |         |               |         |               |         |
eth_tx_clk | eth_tx_clk  |         8.893 | SLOW    |               |         |               |         |               |         |
-----------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+


Setup / Hold times for input bus
Clocked by: clk100
Worst Case Data Window: 6.423 ns
Ideal Clock Offset to Actual Clock: 5.564 ns
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
                   |             | Process |             | Process | Setup     |  Hold     | Source Offset |
Source             |   Setup(ns) | Corner  |    Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
ddram_dq[0]        |  -2.486 (r) | FAST    |   8.775 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[0]        |  -2.414 (f) | FAST    |   8.775 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[1]        |  -2.482 (r) | FAST    |   8.772 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[1]        |  -2.410 (f) | FAST    |   8.772 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[2]        |  -2.484 (r) | FAST    |   8.774 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[2]        |  -2.412 (f) | FAST    |   8.774 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[3]        |  -2.485 (r) | FAST    |   8.774 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[3]        |  -2.413 (f) | FAST    |   8.774 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[4]        |  -2.484 (r) | FAST    |   8.774 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[4]        |  -2.412 (f) | FAST    |   8.774 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[5]        |  -2.468 (r) | FAST    |   8.758 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[5]        |  -2.396 (f) | FAST    |   8.758 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[6]        |  -2.483 (r) | FAST    |   8.773 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[6]        |  -2.411 (f) | FAST    |   8.773 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[7]        |  -2.483 (r) | FAST    |   8.773 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[7]        |  -2.411 (f) | FAST    |   8.773 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[8]        |  -2.430 (r) | FAST    |   8.714 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[8]        |  -2.358 (f) | FAST    |   8.714 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[9]        |  -2.452 (r) | FAST    |   8.734 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[9]        |  -2.380 (f) | FAST    |   8.734 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[10]       |  -2.424 (r) | FAST    |   8.712 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[10]       |  -2.352 (f) | FAST    |   8.712 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[11]       |  -2.436 (r) | FAST    |   8.719 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[11]       |  -2.364 (f) | FAST    |   8.719 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[12]       |  -2.437 (r) | FAST    |   8.726 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[12]       |  -2.365 (f) | FAST    |   8.726 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[13]       |  -2.456 (r) | FAST    |   8.740 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[13]       |  -2.384 (f) | FAST    |   8.740 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[14]       |  -2.425 (r) | FAST    |   8.713 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[14]       |  -2.353 (f) | FAST    |   8.713 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[15]       |  -2.457 (r) | FAST    |   8.741 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[15]       |  -2.385 (f) | FAST    |   8.741 (f) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
Worst Case Summary |  -2.352 (f) | FAST    |   8.775 (r) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+



Setup / Hold times for input bus
Clocked by: eth_rx_clk
Worst Case Data Window: 3.395 ns
Ideal Clock Offset to Actual Clock: -2.693 ns
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
                   |             | Process |             | Process | Setup     |  Hold     | Source Offset |
Source             |   Setup(ns) | Corner  |    Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
eth_rx_data[0]     |   3.815 (r) | SLOW    |  -0.996 (r) | FAST    |       inf |       inf |             - |
eth_rx_data[1]     |   4.390 (r) | SLOW    |  -1.280 (r) | FAST    |       inf |       inf |             - |
eth_rx_data[2]     |   4.303 (r) | SLOW    |  -1.233 (r) | FAST    |       inf |       inf |             - |
eth_rx_data[3]     |   4.166 (r) | SLOW    |  -1.162 (r) | FAST    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
Worst Case Summary |   4.390 (r) | SLOW    |  -0.996 (r) | FAST    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.039 ns
-------------------+--------------+---------+-------------+---------+----------+
                   |      Max     | Process |     Min     | Process | Edge     |
Pad                |    Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+--------------+---------+-------------+---------+----------+
ddram_a[0]         |   12.327 (r) | SLOW    |   3.835 (r) | FAST    |    0.009 |
ddram_a[1]         |   12.330 (r) | SLOW    |   3.833 (r) | FAST    |    0.009 |
ddram_a[2]         |   12.321 (r) | SLOW    |   3.826 (r) | FAST    |    0.000 |
ddram_a[3]         |   12.332 (r) | SLOW    |   3.836 (r) | FAST    |    0.011 |
ddram_a[4]         |   12.325 (r) | SLOW    |   3.828 (r) | FAST    |    0.004 |
ddram_a[5]         |   12.351 (r) | SLOW    |   3.852 (r) | FAST    |    0.031 |
ddram_a[6]         |   12.356 (r) | SLOW    |   3.858 (r) | FAST    |    0.036 |
ddram_a[7]         |   12.354 (r) | SLOW    |   3.854 (r) | FAST    |    0.033 |
ddram_a[8]         |   12.345 (r) | SLOW    |   3.846 (r) | FAST    |    0.024 |
ddram_a[9]         |   12.359 (r) | SLOW    |   3.861 (r) | FAST    |    0.039 |
ddram_a[10]        |   12.343 (r) | SLOW    |   3.845 (r) | FAST    |    0.022 |
ddram_a[11]        |   12.352 (r) | SLOW    |   3.853 (r) | FAST    |    0.032 |
ddram_a[12]        |   12.351 (r) | SLOW    |   3.852 (r) | FAST    |    0.030 |
ddram_a[13]        |   12.340 (r) | SLOW    |   3.841 (r) | FAST    |    0.020 |
-------------------+--------------+---------+-------------+---------+----------+
Worst Case Summary |   12.359 (r) | SLOW    |   3.826 (r) | FAST    |    0.039 |
-------------------+--------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.008 ns
-------------------+--------------+---------+-------------+---------+----------+
                   |      Max     | Process |     Min     | Process | Edge     |
Pad                |    Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+--------------+---------+-------------+---------+----------+
ddram_ba[0]        |   12.333 (r) | SLOW    |   3.837 (r) | FAST    |    0.008 |
ddram_ba[1]        |   12.325 (r) | SLOW    |   3.833 (r) | FAST    |    0.000 |
ddram_ba[2]        |   12.328 (r) | SLOW    |   3.836 (r) | FAST    |    0.003 |
-------------------+--------------+---------+-------------+---------+----------+
Worst Case Summary |   12.333 (r) | SLOW    |   3.833 (r) | FAST    |    0.008 |
-------------------+--------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.023 ns
-------------------+--------------+---------+-------------+---------+----------+
                   |      Max     | Process |     Min     | Process | Edge     |
Pad                |    Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+--------------+---------+-------------+---------+----------+
ddram_dm[0]        |   12.351 (r) | SLOW    |   3.852 (r) | FAST    |    0.000 |
ddram_dm[1]        |   12.373 (r) | SLOW    |   3.876 (r) | FAST    |    0.023 |
-------------------+--------------+---------+-------------+---------+----------+
Worst Case Summary |   12.373 (r) | SLOW    |   3.852 (r) | FAST    |    0.023 |
-------------------+--------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 2.138 ns
-------------------+--------------+---------+-------------+---------+----------+
                   |      Max     | Process |     Min     | Process | Edge     |
Pad                |    Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+--------------+---------+-------------+---------+----------+
ddram_dq[0]        |   16.253 (r) | SLOW    |   3.516 (r) | FAST    |    1.255 |
ddram_dq[1]        |   16.846 (r) | SLOW    |   3.523 (r) | FAST    |    1.848 |
ddram_dq[2]        |   16.996 (r) | SLOW    |   3.521 (r) | FAST    |    1.998 |
ddram_dq[3]        |   16.391 (r) | SLOW    |   3.517 (r) | FAST    |    1.392 |
ddram_dq[4]        |   16.553 (r) | SLOW    |   3.519 (r) | FAST    |    1.555 |
ddram_dq[5]        |   17.136 (r) | SLOW    |   3.539 (r) | FAST    |    2.138 |
ddram_dq[6]        |   16.104 (r) | SLOW    |   3.519 (r) | FAST    |    1.105 |
ddram_dq[7]        |   16.403 (r) | SLOW    |   3.520 (r) | FAST    |    1.405 |
ddram_dq[8]        |   15.440 (r) | SLOW    |   3.562 (r) | FAST    |    0.442 |
ddram_dq[9]        |   14.999 (r) | SLOW    |   3.537 (r) | FAST    |    0.020 |
ddram_dq[10]       |   16.045 (r) | SLOW    |   3.574 (r) | FAST    |    1.047 |
ddram_dq[11]       |   15.590 (r) | SLOW    |   3.557 (r) | FAST    |    0.592 |
ddram_dq[12]       |   16.185 (r) | SLOW    |   3.561 (r) | FAST    |    1.187 |
ddram_dq[13]       |   15.140 (r) | SLOW    |   3.534 (r) | FAST    |    0.142 |
ddram_dq[14]       |   15.895 (r) | SLOW    |   3.573 (r) | FAST    |    0.897 |
ddram_dq[15]       |   15.290 (r) | SLOW    |   3.533 (r) | FAST    |    0.292 |
-------------------+--------------+---------+-------------+---------+----------+
Worst Case Summary |   17.136 (r) | SLOW    |   3.516 (r) | FAST    |    2.138 |
-------------------+--------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.390 ns
-------------------+--------------+---------+-------------+---------+----------+
                   |      Max     | Process |     Min     | Process | Edge     |
Pad                |    Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+--------------+---------+-------------+---------+----------+
ddram_dqs_n[0]     |   15.575 (r) | SLOW    |   4.156 (r) | FAST    |    0.389 |
ddram_dqs_n[1]     |   15.185 (r) | SLOW    |   4.182 (r) | FAST    |    0.027 |
ddram_dqs_p[0]     |   15.576 (r) | SLOW    |   4.163 (r) | FAST    |    0.390 |
ddram_dqs_p[1]     |   15.186 (r) | SLOW    |   4.178 (r) | FAST    |    0.022 |
-------------------+--------------+---------+-------------+---------+----------+
Worst Case Summary |   15.576 (r) | SLOW    |   4.156 (r) | FAST    |    0.390 |
-------------------+--------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: eth_tx_clk
Bus Skew: 0.245 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
eth_tx_data[0]     |   9.342 (r) | SLOW    |   3.183 (r) | FAST    |    0.000 |
eth_tx_data[1]     |   9.587 (r) | SLOW    |   3.346 (r) | FAST    |    0.245 |
eth_tx_data[2]     |   9.520 (r) | SLOW    |   3.292 (r) | FAST    |    0.178 |
eth_tx_data[3]     |   9.521 (r) | SLOW    |   3.293 (r) | FAST    |    0.179 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   9.587 (r) | SLOW    |   3.183 (r) | FAST    |    0.245 |
-------------------+-------------+---------+-------------+---------+----------+




