# Digital VLSI SoC_design and planning
## Day 1

<details>
  <summary>Lab</summary>
 
  1. Run 'picorv32a' design synthesis using OpenLANE flow and generate necessary outputs.

      Screenshots of running each commands
  
  ![Screenshot 2024-11-28 010505](https://github.com/user-attachments/assets/9b9ebfb9-2997-45c7-96e5-f8895d4e7b89)
  ![Screenshot 2024-11-28 010750](https://github.com/user-attachments/assets/c0bc9a60-38ff-4ccf-9a24-458875dd37ef)
  2. Calculate the flop ratio.
  ![Screenshot 2024-11-28 010807](https://github.com/user-attachments/assets/edbc7213-939d-4d5b-b304-987a2d6b538c)
  ![Screenshot 2024-11-28 010819](https://github.com/user-attachments/assets/8ec32558-d44a-4f8d-ab00-bd915c74422a)
  Calculation of Flop Ratio :
  Number of D Flip Flop = 1613 Total number of cells = 14876

  Calculating Flop ratio = no.of d-flipflop/total cells
  _Flop Ratio_ = 1613/14876 = 0.108429685

  
</details>

