// Seed: 1638034462
module module_0 (
    input wand id_0
    , id_11,
    input uwire id_1,
    input wand id_2,
    input wire id_3,
    input wor id_4,
    input tri1 id_5,
    input uwire id_6,
    input wand id_7,
    input supply1 id_8,
    output uwire id_9
);
  id_12(
      .id_0(id_11), .id_1(0), .id_2(id_0 * id_9)
  );
endmodule
module module_1 (
    input tri1 id_0,
    input supply0 id_1,
    output supply1 id_2,
    output logic id_3,
    input logic id_4,
    output wand id_5,
    input tri id_6,
    output uwire id_7
);
  final begin : LABEL_0
    #(id_4);
    id_3 <= 1 < id_1;
  end
  module_0 modCall_1 (
      id_1,
      id_0,
      id_6,
      id_0,
      id_6,
      id_6,
      id_1,
      id_6,
      id_6,
      id_5
  );
  assign modCall_1.type_15 = 0;
endmodule
