@N|Running in 64-bit mode
@N|Running in 64-bit mode
@N: CG364 :"C:\Users\Liam\projects\FPGA\Getting Started with FPGAs\Project2_LUT\lut.v":1:7:1:22|Synthesizing module And_Gate_Project in library work.
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\Liam\projects\FPGA\Getting Started with FPGAs\Project2_LUT\lut.v":1:7:1:22|Selected library: work cell: And_Gate_Project view verilog as top level
@N: NF107 :"C:\Users\Liam\projects\FPGA\Getting Started with FPGAs\Project2_LUT\lut.v":1:7:1:22|Selected library: work cell: And_Gate_Project view verilog as top level

