// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _xfOtsuKernel_HH_
#define _xfOtsuKernel_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "Inverse.h"
#include "xfOtsuKernel_HistxdS.h"

namespace ap_rtl {

struct xfOtsuKernel : public sc_module {
    // Port declarations 10
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<8> > p_hist_address0;
    sc_out< sc_logic > p_hist_ce0;
    sc_in< sc_lv<32> > p_hist_q0;
    sc_out< sc_lv<8> > ap_return;
    sc_signal< sc_logic > ap_var_for_const0;
    sc_signal< sc_lv<6> > ap_var_for_const2;
    sc_signal< sc_lv<8> > ap_var_for_const3;
    sc_signal< sc_lv<16> > ap_var_for_const1;


    // Module declarations
    xfOtsuKernel(sc_module_name name);
    SC_HAS_PROCESS(xfOtsuKernel);

    ~xfOtsuKernel();

    sc_trace_file* mVcdFile;

    xfOtsuKernel_HistxdS* HistArray_V_U;
    Inverse* grp_Inverse_fu_227;
    Inverse* grp_Inverse_fu_239;
    sc_signal< sc_lv<9> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<9> > i_0_reg_168;
    sc_signal< sc_lv<32> > i_op_assign_1_reg_179;
    sc_signal< sc_lv<9> > i_op_assign_reg_191;
    sc_signal< sc_lv<32> > i_op_assign_2_reg_203;
    sc_signal< sc_lv<9> > i_op_assign_3_reg_215;
    sc_signal< sc_lv<8> > sext_ln88_1_fu_497_p1;
    sc_signal< sc_lv<8> > sext_ln88_1_reg_1072;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<9> > sext_ln89_1_fu_517_p1;
    sc_signal< sc_lv<9> > sext_ln89_1_reg_1078;
    sc_signal< sc_lv<8> > sext_ln89_2_fu_521_p1;
    sc_signal< sc_lv<8> > sext_ln89_2_reg_1083;
    sc_signal< sc_lv<25> > total_V_fu_539_p2;
    sc_signal< sc_lv<25> > total_V_reg_1088;
    sc_signal< sc_lv<64> > zext_ln1500_fu_545_p1;
    sc_signal< sc_lv<64> > zext_ln1500_reg_1094;
    sc_signal< sc_lv<1> > tmp_3_reg_1099;
    sc_signal< sc_lv<64> > zext_ln215_fu_557_p1;
    sc_signal< sc_lv<64> > zext_ln215_reg_1104;
    sc_signal< sc_lv<77> > rhs_V_fu_561_p1;
    sc_signal< sc_lv<77> > rhs_V_reg_1109;
    sc_signal< sc_lv<1> > tmp_4_reg_1114;
    sc_signal< sc_lv<77> > zext_ln1500_1_fu_573_p1;
    sc_signal< sc_lv<77> > zext_ln1500_1_reg_1119;
    sc_signal< sc_lv<77> > zext_ln1500_2_fu_587_p1;
    sc_signal< sc_lv<77> > zext_ln1500_2_reg_1124;
    sc_signal< sc_lv<77> > zext_ln1500_3_fu_601_p1;
    sc_signal< sc_lv<77> > zext_ln1500_3_reg_1129;
    sc_signal< sc_lv<1> > icmp_ln93_fu_605_p2;
    sc_signal< sc_lv<1> > icmp_ln93_reg_1134;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter1;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<9> > i_fu_611_p2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_lv<64> > zext_ln96_fu_617_p1;
    sc_signal< sc_lv<64> > zext_ln96_reg_1143;
    sc_signal< sc_lv<1> > icmp_ln101_fu_695_p2;
    sc_signal< sc_lv<1> > icmp_ln101_reg_1153;
    sc_signal< sc_logic > ap_CS_fsm_pp1_stage0;
    sc_signal< bool > ap_block_state6_pp1_stage0_iter0;
    sc_signal< bool > ap_block_state7_pp1_stage0_iter1;
    sc_signal< bool > ap_block_pp1_stage0_11001;
    sc_signal< sc_lv<9> > i_1_fu_701_p2;
    sc_signal< sc_lv<9> > i_1_reg_1157;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter0;
    sc_signal< sc_lv<32> > sum_fu_726_p2;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter1;
    sc_signal< sc_lv<32> > sext_ln115_fu_736_p1;
    sc_signal< sc_lv<32> > sext_ln115_reg_1205;
    sc_signal< sc_logic > ap_CS_fsm_state8;
    sc_signal< sc_lv<64> > zext_ln121_fu_740_p1;
    sc_signal< sc_lv<64> > zext_ln121_reg_1210;
    sc_signal< sc_lv<64> > zext_ln121_1_fu_743_p1;
    sc_signal< sc_lv<64> > zext_ln121_1_reg_1215;
    sc_signal< sc_lv<64> > zext_ln123_fu_747_p1;
    sc_signal< sc_lv<64> > zext_ln123_reg_1221;
    sc_signal< sc_lv<64> > zext_ln127_fu_769_p1;
    sc_signal< sc_lv<64> > zext_ln127_reg_1226;
    sc_signal< sc_lv<1> > icmp_ln108_fu_788_p2;
    sc_signal< sc_lv<1> > icmp_ln108_reg_1231;
    sc_signal< sc_logic > ap_CS_fsm_pp2_stage0;
    sc_signal< bool > ap_block_state9_pp2_stage0_iter0;
    sc_signal< bool > ap_block_state11_pp2_stage0_iter1;
    sc_signal< bool > ap_block_state13_pp2_stage0_iter2;
    sc_signal< bool > ap_block_pp2_stage0_11001;
    sc_signal< sc_lv<1> > icmp_ln108_reg_1231_pp2_iter1_reg;
    sc_signal< sc_lv<9> > i_2_fu_794_p2;
    sc_signal< sc_lv<9> > i_2_reg_1235;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter0;
    sc_signal< sc_lv<32> > wB_fu_817_p2;
    sc_signal< sc_lv<32> > wB_reg_1245;
    sc_signal< sc_logic > ap_CS_fsm_pp2_stage1;
    sc_signal< bool > ap_block_state10_pp2_stage1_iter0;
    sc_signal< bool > ap_block_state12_pp2_stage1_iter1;
    sc_signal< bool > ap_block_pp2_stage1_11001;
    sc_signal< sc_lv<25> > add_ln112_1_fu_823_p2;
    sc_signal< sc_lv<25> > add_ln112_1_reg_1250;
    sc_signal< sc_lv<1> > icmp_ln113_fu_829_p2;
    sc_signal< sc_lv<1> > icmp_ln113_reg_1256;
    sc_signal< sc_lv<1> > icmp_ln113_reg_1256_pp2_iter1_reg;
    sc_signal< sc_lv<1> > icmp_ln115_fu_840_p2;
    sc_signal< sc_lv<1> > icmp_ln115_reg_1260;
    sc_signal< sc_lv<1> > icmp_ln115_reg_1260_pp2_iter1_reg;
    sc_signal< sc_lv<64> > d_1_fu_917_p3;
    sc_signal< sc_lv<64> > d_1_reg_1264;
    sc_signal< sc_lv<8> > max_val_fu_925_p1;
    sc_signal< sc_lv<8> > max_val_reg_1270;
    sc_signal< sc_lv<8> > max_val_reg_1270_pp2_iter1_reg;
    sc_signal< sc_lv<32> > res_fu_951_p1;
    sc_signal< sc_lv<32> > res_reg_1275;
    sc_signal< sc_lv<16> > x_inv2_reg_1280;
    sc_signal< sc_lv<32> > val1_reg_1285;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter1;
    sc_signal< sc_lv<8> > n1_reg_1290;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state3;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< sc_logic > ap_CS_fsm_state5;
    sc_signal< bool > ap_block_pp1_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp1_exit_iter0_state6;
    sc_signal< bool > ap_block_pp2_stage1_subdone;
    sc_signal< bool > ap_predicate_tran12to14_state10;
    sc_signal< sc_logic > ap_condition_pp2_exit_iter1_state12;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter2;
    sc_signal< sc_lv<8> > HistArray_V_address0;
    sc_signal< sc_logic > HistArray_V_ce0;
    sc_signal< sc_logic > HistArray_V_we0;
    sc_signal< sc_lv<33> > HistArray_V_d0;
    sc_signal< sc_lv<33> > HistArray_V_q0;
    sc_signal< sc_logic > grp_Inverse_fu_227_ap_start;
    sc_signal< sc_logic > grp_Inverse_fu_227_ap_done;
    sc_signal< sc_logic > grp_Inverse_fu_227_ap_idle;
    sc_signal< sc_logic > grp_Inverse_fu_227_ap_ready;
    sc_signal< sc_lv<16> > grp_Inverse_fu_227_x;
    sc_signal< sc_lv<6> > grp_Inverse_fu_227_M;
    sc_signal< sc_lv<8> > grp_Inverse_fu_227_N_read;
    sc_signal< sc_lv<32> > grp_Inverse_fu_227_ap_return_0;
    sc_signal< sc_lv<8> > grp_Inverse_fu_227_ap_return_1;
    sc_signal< sc_logic > grp_Inverse_fu_239_ap_start;
    sc_signal< sc_logic > grp_Inverse_fu_239_ap_done;
    sc_signal< sc_logic > grp_Inverse_fu_239_ap_idle;
    sc_signal< sc_logic > grp_Inverse_fu_239_ap_ready;
    sc_signal< sc_lv<32> > grp_Inverse_fu_239_ap_return_0;
    sc_signal< sc_lv<8> > grp_Inverse_fu_239_ap_return_1;
    sc_signal< bool > ap_block_pp1_stage0;
    sc_signal< sc_lv<9> > ap_phi_mux_i_op_assign_phi_fu_195_p4;
    sc_signal< sc_lv<32> > ap_phi_mux_i_op_assign_2_phi_fu_207_p4;
    sc_signal< bool > ap_block_pp2_stage1;
    sc_signal< sc_lv<9> > ap_phi_mux_i_op_assign_3_phi_fu_219_p4;
    sc_signal< bool > ap_block_pp2_stage0;
    sc_signal< sc_logic > grp_Inverse_fu_227_ap_start_reg;
    sc_signal< bool > ap_predicate_op198_call_state11_state10;
    sc_signal< bool > ap_predicate_op208_call_state12_state11;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<64> > zext_ln104_fu_707_p1;
    sc_signal< sc_lv<64> > zext_ln112_fu_800_p1;
    sc_signal< sc_lv<64> > varMax_0_fu_100;
    sc_signal< sc_lv<64> > select_ln138_1_fu_1049_p3;
    sc_signal< sc_lv<64> > i_op_assign_4_fu_104;
    sc_signal< sc_lv<64> > sumB_fu_867_p2;
    sc_signal< sc_lv<8> > thresh_write_assign_fu_108;
    sc_signal< sc_lv<8> > select_ln138_fu_1042_p3;
    sc_signal< sc_logic > ap_CS_fsm_state14;
    sc_signal< sc_lv<8> > n2_1_fu_112;
    sc_signal< sc_lv<8> > n1_1_fu_116;
    sc_signal< sc_lv<33> > select_ln1500_fu_687_p3;
    sc_signal< sc_lv<7> > trunc_ln67_fu_277_p1;
    sc_signal< sc_lv<7> > add_ln67_fu_281_p2;
    sc_signal< sc_lv<32> > zext_ln67_fu_287_p1;
    sc_signal< sc_lv<7> > tmp_1_fu_297_p4;
    sc_signal< sc_lv<8> > and_ln_fu_307_p3;
    sc_signal< sc_lv<8> > sub_ln72_fu_321_p2;
    sc_signal< sc_lv<32> > zext_ln72_fu_327_p1;
    sc_signal< sc_lv<1> > icmp_ln65_fu_271_p2;
    sc_signal< sc_lv<1> > icmp_ln70_fu_315_p2;
    sc_signal< sc_lv<1> > xor_ln65_fu_337_p2;
    sc_signal< sc_lv<32> > wdt_1_fu_291_p2;
    sc_signal< sc_lv<32> > wdt_2_fu_331_p2;
    sc_signal< sc_lv<1> > and_ln70_fu_343_p2;
    sc_signal< sc_lv<32> > wdt_3_fu_349_p3;
    sc_signal< sc_lv<7> > trunc_ln77_fu_371_p1;
    sc_signal< sc_lv<7> > add_ln77_fu_375_p2;
    sc_signal< sc_lv<32> > zext_ln77_fu_381_p1;
    sc_signal< sc_lv<7> > tmp_2_fu_391_p4;
    sc_signal< sc_lv<8> > and_ln1_fu_401_p3;
    sc_signal< sc_lv<8> > sub_ln82_fu_415_p2;
    sc_signal< sc_lv<32> > zext_ln82_fu_421_p1;
    sc_signal< sc_lv<1> > icmp_ln75_fu_365_p2;
    sc_signal< sc_lv<1> > icmp_ln80_fu_409_p2;
    sc_signal< sc_lv<1> > xor_ln75_fu_431_p2;
    sc_signal< sc_lv<32> > hgt_1_fu_385_p2;
    sc_signal< sc_lv<32> > hgt_2_fu_425_p2;
    sc_signal< sc_lv<1> > and_ln80_fu_437_p2;
    sc_signal< sc_lv<32> > hgt_3_fu_443_p3;
    sc_signal< sc_lv<32> > wdt_4_fu_357_p3;
    sc_signal< sc_lv<32> > shl_ln88_fu_475_p2;
    sc_signal< sc_lv<32> > shl_ln88_1_fu_481_p2;
    sc_signal< sc_lv<7> > select_ln70_fu_459_p3;
    sc_signal< sc_lv<32> > add_ln88_fu_487_p2;
    sc_signal< sc_lv<32> > sext_ln88_fu_493_p1;
    sc_signal< sc_lv<32> > hgt_4_fu_451_p3;
    sc_signal< sc_lv<7> > select_ln80_fu_467_p3;
    sc_signal< sc_lv<32> > mul_ln89_fu_507_p2;
    sc_signal< sc_lv<32> > sext_ln89_fu_513_p1;
    sc_signal< sc_lv<32> > lshr_ln88_fu_501_p2;
    sc_signal< sc_lv<32> > lshr_ln89_fu_525_p2;
    sc_signal< sc_lv<25> > trunc_ln209_1_fu_535_p1;
    sc_signal< sc_lv<25> > trunc_ln209_fu_531_p1;
    sc_signal< sc_lv<8> > sub_ln1500_fu_577_p2;
    sc_signal< sc_lv<32> > sext_ln1500_fu_583_p1;
    sc_signal< sc_lv<8> > sub_ln1500_1_fu_591_p2;
    sc_signal< sc_lv<32> > sext_ln1500_1_fu_597_p1;
    sc_signal< sc_lv<32> > ret_V_fu_626_p0;
    sc_signal< sc_lv<32> > ret_V_fu_626_p1;
    sc_signal< sc_lv<64> > ret_V_fu_626_p2;
    sc_signal< sc_lv<77> > zext_ln1352_fu_631_p1;
    sc_signal< sc_lv<64> > lshr_ln1500_fu_635_p2;
    sc_signal< sc_lv<77> > shl_ln1500_fu_640_p2;
    sc_signal< sc_lv<45> > trunc_ln1500_1_fu_649_p1;
    sc_signal< sc_lv<45> > trunc_ln1500_fu_645_p1;
    sc_signal< sc_lv<45> > tmp2_V_fu_653_p3;
    sc_signal< sc_lv<32> > ret_V_1_fu_664_p0;
    sc_signal< sc_lv<45> > ret_V_1_fu_664_p1;
    sc_signal< sc_lv<77> > ret_V_1_fu_664_p2;
    sc_signal< sc_lv<77> > shl_ln1500_1_fu_674_p2;
    sc_signal< sc_lv<77> > lshr_ln1500_1_fu_669_p2;
    sc_signal< sc_lv<33> > trunc_ln1500_2_fu_679_p1;
    sc_signal< sc_lv<33> > trunc_ln1500_3_fu_683_p1;
    sc_signal< sc_lv<32> > trunc_ln104_fu_716_p1;
    sc_signal< sc_lv<9> > mul_ln104_fu_720_p1;
    sc_signal< sc_lv<32> > mul_ln104_fu_720_p2;
    sc_signal< sc_lv<8> > add_ln115_fu_732_p2;
    sc_signal< sc_lv<8> > add_ln127_fu_751_p2;
    sc_signal< sc_lv<9> > sext_ln127_fu_756_p1;
    sc_signal< sc_lv<9> > add_ln127_1_fu_760_p2;
    sc_signal< sc_lv<32> > sext_ln127_1_fu_765_p1;
    sc_signal< sc_lv<32> > trunc_ln112_fu_805_p1;
    sc_signal< sc_lv<25> > trunc_ln112_2_fu_813_p1;
    sc_signal< sc_lv<25> > trunc_ln112_1_fu_809_p1;
    sc_signal< sc_lv<32> > lshr_ln115_fu_835_p2;
    sc_signal< sc_lv<9> > ret_V_2_fu_857_p0;
    sc_signal< sc_lv<33> > ret_V_2_fu_857_p1;
    sc_signal< sc_lv<42> > ret_V_2_fu_857_p2;
    sc_signal< sc_lv<64> > zext_ln544_fu_863_p1;
    sc_signal< sc_lv<25> > mul_ln121_fu_873_p0;
    sc_signal< sc_lv<64> > mul_ln121_fu_873_p2;
    sc_signal< sc_lv<32> > mul_ln123_fu_887_p0;
    sc_signal< sc_lv<32> > mul_ln123_fu_887_p1;
    sc_signal< sc_lv<64> > mul_ln123_fu_887_p2;
    sc_signal< sc_lv<64> > a1_fu_878_p2;
    sc_signal< sc_lv<64> > c1_fu_892_p2;
    sc_signal< sc_lv<64> > d_fu_897_p2;
    sc_signal< sc_lv<1> > tmp_5_fu_903_p3;
    sc_signal< sc_lv<64> > sub_ln125_fu_911_p2;
    sc_signal< sc_lv<64> > mul_ln127_fu_942_p2;
    sc_signal< sc_lv<64> > ashr_ln127_fu_946_p2;
    sc_signal< sc_lv<25> > wF_fu_938_p2;
    sc_signal< sc_lv<32> > mul_ln135_fu_993_p0;
    sc_signal< sc_lv<32> > mul_ln135_fu_993_p1;
    sc_signal< sc_lv<32> > sext_ln135_fu_999_p1;
    sc_signal< sc_lv<64> > mul_ln135_fu_993_p2;
    sc_signal< sc_lv<64> > zext_ln135_2_fu_1002_p1;
    sc_signal< sc_lv<32> > mul_ln136_fu_1016_p0;
    sc_signal< sc_lv<64> > maxtmp_fu_1006_p2;
    sc_signal< sc_lv<8> > sext_ln136_fu_1022_p0;
    sc_signal< sc_lv<32> > sext_ln136_fu_1022_p1;
    sc_signal< sc_lv<64> > mul_ln136_fu_1016_p2;
    sc_signal< sc_lv<64> > zext_ln136_1_fu_1026_p1;
    sc_signal< sc_lv<64> > varMax_fu_1030_p2;
    sc_signal< sc_lv<1> > icmp_ln138_fu_1036_p2;
    sc_signal< sc_lv<9> > ap_NS_fsm;
    sc_signal< bool > ap_block_pp2_stage0_subdone;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< sc_logic > ap_idle_pp1;
    sc_signal< sc_logic > ap_enable_pp1;
    sc_signal< sc_logic > ap_idle_pp2;
    sc_signal< sc_logic > ap_enable_pp2;
    sc_signal< sc_lv<32> > mul_ln104_fu_720_p10;
    sc_signal< sc_lv<64> > mul_ln123_fu_887_p10;
    sc_signal< sc_lv<64> > mul_ln135_fu_993_p00;
    sc_signal< sc_lv<64> > mul_ln135_fu_993_p10;
    sc_signal< sc_lv<64> > mul_ln136_fu_1016_p00;
    sc_signal< sc_lv<77> > ret_V_1_fu_664_p10;
    sc_signal< sc_lv<42> > ret_V_2_fu_857_p00;
    sc_signal< sc_lv<42> > ret_V_2_fu_857_p10;
    sc_signal< sc_lv<64> > ret_V_fu_626_p10;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<9> ap_ST_fsm_state1;
    static const sc_lv<9> ap_ST_fsm_state2;
    static const sc_lv<9> ap_ST_fsm_pp0_stage0;
    static const sc_lv<9> ap_ST_fsm_state5;
    static const sc_lv<9> ap_ST_fsm_pp1_stage0;
    static const sc_lv<9> ap_ST_fsm_state8;
    static const sc_lv<9> ap_ST_fsm_pp2_stage0;
    static const sc_lv<9> ap_ST_fsm_pp2_stage1;
    static const sc_lv<9> ap_ST_fsm_state14;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_2;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<9> ap_const_lv9_0;
    static const sc_lv<16> ap_const_lv16_140;
    static const sc_lv<6> ap_const_lv6_10;
    static const sc_lv<6> ap_const_lv6_0;
    static const sc_lv<8> ap_const_lv8_0;
    static const sc_lv<16> ap_const_lv16_B4;
    static const sc_lv<64> ap_const_lv64_0;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<33> ap_const_lv33_0;
    static const sc_lv<8> ap_const_lv8_18;
    static const sc_lv<7> ap_const_lv7_68;
    static const sc_lv<7> ap_const_lv7_C;
    static const sc_lv<32> ap_const_lv32_B4;
    static const sc_lv<9> ap_const_lv9_100;
    static const sc_lv<9> ap_const_lv9_1;
    static const sc_lv<8> ap_const_lv8_A;
    static const sc_lv<32> ap_const_lv32_3F;
    static const sc_lv<32> ap_const_lv32_9;
    static const sc_lv<32> ap_const_lv32_18;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_var_for_const2();
    void thread_ap_var_for_const3();
    void thread_ap_var_for_const1();
    void thread_ap_clk_no_reset_();
    void thread_HistArray_V_address0();
    void thread_HistArray_V_ce0();
    void thread_HistArray_V_d0();
    void thread_HistArray_V_we0();
    void thread_a1_fu_878_p2();
    void thread_add_ln112_1_fu_823_p2();
    void thread_add_ln115_fu_732_p2();
    void thread_add_ln127_1_fu_760_p2();
    void thread_add_ln127_fu_751_p2();
    void thread_add_ln67_fu_281_p2();
    void thread_add_ln77_fu_375_p2();
    void thread_add_ln88_fu_487_p2();
    void thread_and_ln1_fu_401_p3();
    void thread_and_ln70_fu_343_p2();
    void thread_and_ln80_fu_437_p2();
    void thread_and_ln_fu_307_p3();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_pp1_stage0();
    void thread_ap_CS_fsm_pp2_stage0();
    void thread_ap_CS_fsm_pp2_stage1();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state14();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state5();
    void thread_ap_CS_fsm_state8();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_pp1_stage0();
    void thread_ap_block_pp1_stage0_11001();
    void thread_ap_block_pp1_stage0_subdone();
    void thread_ap_block_pp2_stage0();
    void thread_ap_block_pp2_stage0_11001();
    void thread_ap_block_pp2_stage0_subdone();
    void thread_ap_block_pp2_stage1();
    void thread_ap_block_pp2_stage1_11001();
    void thread_ap_block_pp2_stage1_subdone();
    void thread_ap_block_state10_pp2_stage1_iter0();
    void thread_ap_block_state11_pp2_stage0_iter1();
    void thread_ap_block_state12_pp2_stage1_iter1();
    void thread_ap_block_state13_pp2_stage0_iter2();
    void thread_ap_block_state3_pp0_stage0_iter0();
    void thread_ap_block_state4_pp0_stage0_iter1();
    void thread_ap_block_state6_pp1_stage0_iter0();
    void thread_ap_block_state7_pp1_stage0_iter1();
    void thread_ap_block_state9_pp2_stage0_iter0();
    void thread_ap_condition_pp0_exit_iter0_state3();
    void thread_ap_condition_pp1_exit_iter0_state6();
    void thread_ap_condition_pp2_exit_iter1_state12();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_enable_pp1();
    void thread_ap_enable_pp2();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_idle_pp1();
    void thread_ap_idle_pp2();
    void thread_ap_phi_mux_i_op_assign_2_phi_fu_207_p4();
    void thread_ap_phi_mux_i_op_assign_3_phi_fu_219_p4();
    void thread_ap_phi_mux_i_op_assign_phi_fu_195_p4();
    void thread_ap_predicate_op198_call_state11_state10();
    void thread_ap_predicate_op208_call_state12_state11();
    void thread_ap_predicate_tran12to14_state10();
    void thread_ap_ready();
    void thread_ap_return();
    void thread_ashr_ln127_fu_946_p2();
    void thread_c1_fu_892_p2();
    void thread_d_1_fu_917_p3();
    void thread_d_fu_897_p2();
    void thread_grp_Inverse_fu_227_M();
    void thread_grp_Inverse_fu_227_N_read();
    void thread_grp_Inverse_fu_227_ap_start();
    void thread_grp_Inverse_fu_227_x();
    void thread_grp_Inverse_fu_239_ap_start();
    void thread_hgt_1_fu_385_p2();
    void thread_hgt_2_fu_425_p2();
    void thread_hgt_3_fu_443_p3();
    void thread_hgt_4_fu_451_p3();
    void thread_i_1_fu_701_p2();
    void thread_i_2_fu_794_p2();
    void thread_i_fu_611_p2();
    void thread_icmp_ln101_fu_695_p2();
    void thread_icmp_ln108_fu_788_p2();
    void thread_icmp_ln113_fu_829_p2();
    void thread_icmp_ln115_fu_840_p2();
    void thread_icmp_ln138_fu_1036_p2();
    void thread_icmp_ln65_fu_271_p2();
    void thread_icmp_ln70_fu_315_p2();
    void thread_icmp_ln75_fu_365_p2();
    void thread_icmp_ln80_fu_409_p2();
    void thread_icmp_ln93_fu_605_p2();
    void thread_lshr_ln115_fu_835_p2();
    void thread_lshr_ln1500_1_fu_669_p2();
    void thread_lshr_ln1500_fu_635_p2();
    void thread_lshr_ln88_fu_501_p2();
    void thread_lshr_ln89_fu_525_p2();
    void thread_max_val_fu_925_p1();
    void thread_maxtmp_fu_1006_p2();
    void thread_mul_ln104_fu_720_p1();
    void thread_mul_ln104_fu_720_p10();
    void thread_mul_ln104_fu_720_p2();
    void thread_mul_ln121_fu_873_p0();
    void thread_mul_ln121_fu_873_p2();
    void thread_mul_ln123_fu_887_p0();
    void thread_mul_ln123_fu_887_p1();
    void thread_mul_ln123_fu_887_p10();
    void thread_mul_ln123_fu_887_p2();
    void thread_mul_ln127_fu_942_p2();
    void thread_mul_ln135_fu_993_p0();
    void thread_mul_ln135_fu_993_p00();
    void thread_mul_ln135_fu_993_p1();
    void thread_mul_ln135_fu_993_p10();
    void thread_mul_ln135_fu_993_p2();
    void thread_mul_ln136_fu_1016_p0();
    void thread_mul_ln136_fu_1016_p00();
    void thread_mul_ln136_fu_1016_p2();
    void thread_mul_ln89_fu_507_p2();
    void thread_p_hist_address0();
    void thread_p_hist_ce0();
    void thread_res_fu_951_p1();
    void thread_ret_V_1_fu_664_p0();
    void thread_ret_V_1_fu_664_p1();
    void thread_ret_V_1_fu_664_p10();
    void thread_ret_V_1_fu_664_p2();
    void thread_ret_V_2_fu_857_p0();
    void thread_ret_V_2_fu_857_p00();
    void thread_ret_V_2_fu_857_p1();
    void thread_ret_V_2_fu_857_p10();
    void thread_ret_V_2_fu_857_p2();
    void thread_ret_V_fu_626_p0();
    void thread_ret_V_fu_626_p1();
    void thread_ret_V_fu_626_p10();
    void thread_ret_V_fu_626_p2();
    void thread_rhs_V_fu_561_p1();
    void thread_select_ln138_1_fu_1049_p3();
    void thread_select_ln138_fu_1042_p3();
    void thread_select_ln1500_fu_687_p3();
    void thread_select_ln70_fu_459_p3();
    void thread_select_ln80_fu_467_p3();
    void thread_sext_ln115_fu_736_p1();
    void thread_sext_ln127_1_fu_765_p1();
    void thread_sext_ln127_fu_756_p1();
    void thread_sext_ln135_fu_999_p1();
    void thread_sext_ln136_fu_1022_p0();
    void thread_sext_ln136_fu_1022_p1();
    void thread_sext_ln1500_1_fu_597_p1();
    void thread_sext_ln1500_fu_583_p1();
    void thread_sext_ln88_1_fu_497_p1();
    void thread_sext_ln88_fu_493_p1();
    void thread_sext_ln89_1_fu_517_p1();
    void thread_sext_ln89_2_fu_521_p1();
    void thread_sext_ln89_fu_513_p1();
    void thread_shl_ln1500_1_fu_674_p2();
    void thread_shl_ln1500_fu_640_p2();
    void thread_shl_ln88_1_fu_481_p2();
    void thread_shl_ln88_fu_475_p2();
    void thread_sub_ln125_fu_911_p2();
    void thread_sub_ln1500_1_fu_591_p2();
    void thread_sub_ln1500_fu_577_p2();
    void thread_sub_ln72_fu_321_p2();
    void thread_sub_ln82_fu_415_p2();
    void thread_sumB_fu_867_p2();
    void thread_sum_fu_726_p2();
    void thread_tmp2_V_fu_653_p3();
    void thread_tmp_1_fu_297_p4();
    void thread_tmp_2_fu_391_p4();
    void thread_tmp_5_fu_903_p3();
    void thread_total_V_fu_539_p2();
    void thread_trunc_ln104_fu_716_p1();
    void thread_trunc_ln112_1_fu_809_p1();
    void thread_trunc_ln112_2_fu_813_p1();
    void thread_trunc_ln112_fu_805_p1();
    void thread_trunc_ln1500_1_fu_649_p1();
    void thread_trunc_ln1500_2_fu_679_p1();
    void thread_trunc_ln1500_3_fu_683_p1();
    void thread_trunc_ln1500_fu_645_p1();
    void thread_trunc_ln209_1_fu_535_p1();
    void thread_trunc_ln209_fu_531_p1();
    void thread_trunc_ln67_fu_277_p1();
    void thread_trunc_ln77_fu_371_p1();
    void thread_varMax_fu_1030_p2();
    void thread_wB_fu_817_p2();
    void thread_wF_fu_938_p2();
    void thread_wdt_1_fu_291_p2();
    void thread_wdt_2_fu_331_p2();
    void thread_wdt_3_fu_349_p3();
    void thread_wdt_4_fu_357_p3();
    void thread_xor_ln65_fu_337_p2();
    void thread_xor_ln75_fu_431_p2();
    void thread_zext_ln104_fu_707_p1();
    void thread_zext_ln112_fu_800_p1();
    void thread_zext_ln121_1_fu_743_p1();
    void thread_zext_ln121_fu_740_p1();
    void thread_zext_ln123_fu_747_p1();
    void thread_zext_ln127_fu_769_p1();
    void thread_zext_ln1352_fu_631_p1();
    void thread_zext_ln135_2_fu_1002_p1();
    void thread_zext_ln136_1_fu_1026_p1();
    void thread_zext_ln1500_1_fu_573_p1();
    void thread_zext_ln1500_2_fu_587_p1();
    void thread_zext_ln1500_3_fu_601_p1();
    void thread_zext_ln1500_fu_545_p1();
    void thread_zext_ln215_fu_557_p1();
    void thread_zext_ln544_fu_863_p1();
    void thread_zext_ln67_fu_287_p1();
    void thread_zext_ln72_fu_327_p1();
    void thread_zext_ln77_fu_381_p1();
    void thread_zext_ln82_fu_421_p1();
    void thread_zext_ln96_fu_617_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
