<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable filter="All Interfaces">
  <columns>
   <connections preferredWidth="303" />
   <irq preferredWidth="34" />
   <inputclock preferredWidth="211" />
  </columns>
 </systemtable>
 <library expandedCategories="Library,Project" />
 <window width="1366" height="728" x="284" y="134" />
 <generation synthesis="VHDL" />
</preferences>
