void\r\ngm107_grctx_generate_bundle(struct gf100_grctx *info)\r\n{\r\nconst struct gf100_grctx_oclass *impl = gf100_grctx_impl(info->priv);\r\nconst u32 state_limit = min(impl->bundle_min_gpm_fifo_depth,\r\nimpl->bundle_size / 0x20);\r\nconst u32 token_limit = impl->bundle_token_limit;\r\nconst u32 access = NV_MEM_ACCESS_RW | NV_MEM_ACCESS_SYS;\r\nconst int s = 8;\r\nconst int b = mmio_vram(info, impl->bundle_size, (1 << s), access);\r\nmmio_refn(info, 0x408004, 0x00000000, s, b);\r\nmmio_wr32(info, 0x408008, 0x80000000 | (impl->bundle_size >> s));\r\nmmio_refn(info, 0x418e24, 0x00000000, s, b);\r\nmmio_wr32(info, 0x418e28, 0x80000000 | (impl->bundle_size >> s));\r\nmmio_wr32(info, 0x4064c8, (state_limit << 16) | token_limit);\r\n}\r\nvoid\r\ngm107_grctx_generate_pagepool(struct gf100_grctx *info)\r\n{\r\nconst struct gf100_grctx_oclass *impl = gf100_grctx_impl(info->priv);\r\nconst u32 access = NV_MEM_ACCESS_RW | NV_MEM_ACCESS_SYS;\r\nconst int s = 8;\r\nconst int b = mmio_vram(info, impl->pagepool_size, (1 << s), access);\r\nmmio_refn(info, 0x40800c, 0x00000000, s, b);\r\nmmio_wr32(info, 0x408010, 0x80000000);\r\nmmio_refn(info, 0x419004, 0x00000000, s, b);\r\nmmio_wr32(info, 0x419008, 0x00000000);\r\nmmio_wr32(info, 0x4064cc, 0x80000000);\r\nmmio_wr32(info, 0x418e30, 0x80000000);\r\n}\r\nvoid\r\ngm107_grctx_generate_attrib(struct gf100_grctx *info)\r\n{\r\nstruct gf100_gr_priv *priv = info->priv;\r\nconst struct gf100_grctx_oclass *impl = (void *)gf100_grctx_impl(priv);\r\nconst u32 alpha = impl->alpha_nr;\r\nconst u32 attrib = impl->attrib_nr;\r\nconst u32 size = 0x20 * (impl->attrib_nr_max + impl->alpha_nr_max);\r\nconst u32 access = NV_MEM_ACCESS_RW;\r\nconst int s = 12;\r\nconst int b = mmio_vram(info, size * priv->tpc_total, (1 << s), access);\r\nconst int max_batches = 0xffff;\r\nu32 bo = 0;\r\nu32 ao = bo + impl->attrib_nr_max * priv->tpc_total;\r\nint gpc, ppc, n = 0;\r\nmmio_refn(info, 0x418810, 0x80000000, s, b);\r\nmmio_refn(info, 0x419848, 0x10000000, s, b);\r\nmmio_refn(info, 0x419c2c, 0x10000000, s, b);\r\nmmio_wr32(info, 0x405830, (attrib << 16) | alpha);\r\nmmio_wr32(info, 0x4064c4, ((alpha / 4) << 16) | max_batches);\r\nfor (gpc = 0; gpc < priv->gpc_nr; gpc++) {\r\nfor (ppc = 0; ppc < priv->ppc_nr[gpc]; ppc++, n++) {\r\nconst u32 as = alpha * priv->ppc_tpc_nr[gpc][ppc];\r\nconst u32 bs = attrib * priv->ppc_tpc_nr[gpc][ppc];\r\nconst u32 u = 0x418ea0 + (n * 0x04);\r\nconst u32 o = PPC_UNIT(gpc, ppc, 0);\r\nmmio_wr32(info, o + 0xc0, bs);\r\nmmio_wr32(info, o + 0xf4, bo);\r\nbo += impl->attrib_nr_max * priv->ppc_tpc_nr[gpc][ppc];\r\nmmio_wr32(info, o + 0xe4, as);\r\nmmio_wr32(info, o + 0xf8, ao);\r\nao += impl->alpha_nr_max * priv->ppc_tpc_nr[gpc][ppc];\r\nmmio_wr32(info, u, ((bs / 3 ) << 16) | bs);\r\n}\r\n}\r\n}\r\nstatic void\r\ngm107_grctx_generate_tpcid(struct gf100_gr_priv *priv)\r\n{\r\nint gpc, tpc, id;\r\nfor (tpc = 0, id = 0; tpc < 4; tpc++) {\r\nfor (gpc = 0; gpc < priv->gpc_nr; gpc++) {\r\nif (tpc < priv->tpc_nr[gpc]) {\r\nnv_wr32(priv, TPC_UNIT(gpc, tpc, 0x698), id);\r\nnv_wr32(priv, GPC_UNIT(gpc, 0x0c10 + tpc * 4), id);\r\nnv_wr32(priv, TPC_UNIT(gpc, tpc, 0x088), id);\r\nid++;\r\n}\r\nnv_wr32(priv, GPC_UNIT(gpc, 0x0c08), priv->tpc_nr[gpc]);\r\nnv_wr32(priv, GPC_UNIT(gpc, 0x0c8c), priv->tpc_nr[gpc]);\r\n}\r\n}\r\n}\r\nstatic void\r\ngm107_grctx_generate_main(struct gf100_gr_priv *priv, struct gf100_grctx *info)\r\n{\r\nstruct gf100_grctx_oclass *oclass = (void *)nv_engine(priv)->cclass;\r\nint i;\r\ngf100_gr_mmio(priv, oclass->hub);\r\ngf100_gr_mmio(priv, oclass->gpc);\r\ngf100_gr_mmio(priv, oclass->zcull);\r\ngf100_gr_mmio(priv, oclass->tpc);\r\ngf100_gr_mmio(priv, oclass->ppc);\r\nnv_wr32(priv, 0x404154, 0x00000000);\r\noclass->bundle(info);\r\noclass->pagepool(info);\r\noclass->attrib(info);\r\noclass->unkn(priv);\r\ngm107_grctx_generate_tpcid(priv);\r\ngf100_grctx_generate_r406028(priv);\r\ngk104_grctx_generate_r418bb8(priv);\r\ngf100_grctx_generate_r406800(priv);\r\nnv_wr32(priv, 0x4064d0, 0x00000001);\r\nfor (i = 1; i < 8; i++)\r\nnv_wr32(priv, 0x4064d0 + (i * 0x04), 0x00000000);\r\nnv_wr32(priv, 0x406500, 0x00000001);\r\nnv_wr32(priv, 0x405b00, (priv->tpc_total << 8) | priv->gpc_nr);\r\ngk104_grctx_generate_rop_active_fbps(priv);\r\ngf100_gr_icmd(priv, oclass->icmd);\r\nnv_wr32(priv, 0x404154, 0x00000400);\r\ngf100_gr_mthd(priv, oclass->mthd);\r\nnv_mask(priv, 0x419e00, 0x00808080, 0x00808080);\r\nnv_mask(priv, 0x419ccc, 0x80000000, 0x80000000);\r\nnv_mask(priv, 0x419f80, 0x80000000, 0x80000000);\r\nnv_mask(priv, 0x419f88, 0x80000000, 0x80000000);\r\n}
