// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
// -------------------------------------------------------------------------------

`timescale 1 ps / 1 ps

(* BLOCK_STUB = "true" *)
module design_1 (
  o0_0,
  o1_0,
  I0_0,
  I1_0
);

  (* X_INTERFACE_IGNORE = "true" *)
  output o0_0;
  (* X_INTERFACE_IGNORE = "true" *)
  output o1_0;
  (* X_INTERFACE_IGNORE = "true" *)
  input I0_0;
  (* X_INTERFACE_IGNORE = "true" *)
  input I1_0;

  // stub module has no contents

endmodule
