 
****************************************
Report : timing
        -path full_clock
        -delay min
        -physical
        -derate
        -input_pins
        -nets
        -max_paths 1
        -transition_time
        -crosstalk_delta
        -capacitance
Design : FIFO
Version: Q-2019.12
Date   : Wed Mar  8 10:28:07 2023
****************************************

 * Some/all delay information is back-annotated.

Operating Conditions: ss0p95v25c   Library: saed32rvt_ss0p95v25c
	Parasitic source    : LPE
	Parasitic mode      : RealRVirtualC
	Extraction mode     : MIN_MAX
	Extraction derating : 125/125/125

Information: Percent of Arnoldi-based delays =  6.94%

  Startpoint: FClrN (input port clocked by ideal_clock1)
  Endpoint: F_FirstN_reg
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                        Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes
  --------------------------------------------------------------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                                             0.000      0.000
  clock network delay (ideal)                                                                0.000      0.000
  input external delay                                                                       0.100      0.100 r
  FClrN (in)                                                  0.000                          0.000      0.100 r    ( 0.00,37.33)
  FClrN (net)                   10       10.045                                              0.000      0.100 r    [6.46,10.05]
  U294/A1 (NAND2X0_RVT)                             0.000     0.001     0.000                0.001 *    0.101 r    (20.02,12.28)
  U294/Y (NAND2X0_RVT)                                        0.035                          0.028      0.129 f    (19.92,12.37)
  n77 (net)                      1        0.899                                              0.000      0.129 f    [0.40,0.90]
  F_FirstN_reg/D (DFFASX1_RVT)                      0.000     0.035     0.000                0.000 *    0.129 f    (22.90,10.66)
  data arrival time                                                                                     0.129

  clock ideal_clock1 (rise edge)                                                             0.000      0.000
  Clk (in)                                                    0.000                          0.000 @    0.000 r    ( 0.00,47.67)
  Clk (net)                    229      235.451                                              0.000      0.000 r    [95.02,235.45]         d 
  F_FirstN_reg/CLK (DFFASX1_RVT)                    0.000     0.017     0.000                0.004 @    0.004 r    (22.58,11.50)
  clock uncertainty                                                                          0.100      0.104
  F_FirstN_reg/CLK (DFFASX1_RVT)                                                             0.000      0.104 r
  library hold time                                                                         -0.016      0.088
  data required time                                                                                    0.088
  --------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                    0.088
  data arrival time                                                                                    -0.129
  --------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                           0.041


1
