-- ==============================================================
-- Generated by Vitis HLS v2024.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity conv3_conv3_Pipeline_M1 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    m_axi_gmem0_0_AWVALID : OUT STD_LOGIC;
    m_axi_gmem0_0_AWREADY : IN STD_LOGIC;
    m_axi_gmem0_0_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_gmem0_0_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem0_0_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem0_0_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem0_0_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem0_0_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem0_0_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem0_0_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem0_0_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem0_0_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem0_0_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem0_0_WVALID : OUT STD_LOGIC;
    m_axi_gmem0_0_WREADY : IN STD_LOGIC;
    m_axi_gmem0_0_WDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem0_0_WSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem0_0_WLAST : OUT STD_LOGIC;
    m_axi_gmem0_0_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem0_0_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem0_0_ARVALID : OUT STD_LOGIC;
    m_axi_gmem0_0_ARREADY : IN STD_LOGIC;
    m_axi_gmem0_0_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_gmem0_0_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem0_0_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem0_0_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem0_0_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem0_0_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem0_0_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem0_0_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem0_0_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem0_0_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem0_0_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem0_0_RVALID : IN STD_LOGIC;
    m_axi_gmem0_0_RREADY : OUT STD_LOGIC;
    m_axi_gmem0_0_RDATA : IN STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem0_0_RLAST : IN STD_LOGIC;
    m_axi_gmem0_0_RID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem0_0_RFIFONUM : IN STD_LOGIC_VECTOR (8 downto 0);
    m_axi_gmem0_0_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem0_0_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem0_0_BVALID : IN STD_LOGIC;
    m_axi_gmem0_0_BREADY : OUT STD_LOGIC;
    m_axi_gmem0_0_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem0_0_BID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem0_0_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    sext_ln83 : IN STD_LOGIC_VECTOR (61 downto 0);
    add1804613_reload : IN STD_LOGIC_VECTOR (31 downto 0);
    add180_14626_reload : IN STD_LOGIC_VECTOR (31 downto 0);
    add180_24639_reload : IN STD_LOGIC_VECTOR (31 downto 0);
    add180_34652_reload : IN STD_LOGIC_VECTOR (31 downto 0);
    add180_44665_reload : IN STD_LOGIC_VECTOR (31 downto 0);
    add180_54678_reload : IN STD_LOGIC_VECTOR (31 downto 0);
    add180_64691_reload : IN STD_LOGIC_VECTOR (31 downto 0);
    add180_74704_reload : IN STD_LOGIC_VECTOR (31 downto 0);
    add180_84717_reload : IN STD_LOGIC_VECTOR (31 downto 0);
    add180_94730_reload : IN STD_LOGIC_VECTOR (31 downto 0);
    add180_104743_reload : IN STD_LOGIC_VECTOR (31 downto 0);
    add180_114756_reload : IN STD_LOGIC_VECTOR (31 downto 0);
    add180_124769_reload : IN STD_LOGIC_VECTOR (31 downto 0);
    empty : IN STD_LOGIC_VECTOR (31 downto 0);
    add180_138784614_reload : IN STD_LOGIC_VECTOR (31 downto 0);
    add180_1_14627_reload : IN STD_LOGIC_VECTOR (31 downto 0);
    add180_2_14640_reload : IN STD_LOGIC_VECTOR (31 downto 0);
    add180_3_14653_reload : IN STD_LOGIC_VECTOR (31 downto 0);
    add180_4_14666_reload : IN STD_LOGIC_VECTOR (31 downto 0);
    add180_5_14679_reload : IN STD_LOGIC_VECTOR (31 downto 0);
    add180_6_14692_reload : IN STD_LOGIC_VECTOR (31 downto 0);
    add180_7_14705_reload : IN STD_LOGIC_VECTOR (31 downto 0);
    add180_8_14718_reload : IN STD_LOGIC_VECTOR (31 downto 0);
    add180_9_14731_reload : IN STD_LOGIC_VECTOR (31 downto 0);
    add180_10_14744_reload : IN STD_LOGIC_VECTOR (31 downto 0);
    add180_11_14757_reload : IN STD_LOGIC_VECTOR (31 downto 0);
    add180_12_14770_reload : IN STD_LOGIC_VECTOR (31 downto 0);
    add180_238954615_reload : IN STD_LOGIC_VECTOR (31 downto 0);
    add180_1_24628_reload : IN STD_LOGIC_VECTOR (31 downto 0);
    add180_2_24641_reload : IN STD_LOGIC_VECTOR (31 downto 0);
    add180_3_24654_reload : IN STD_LOGIC_VECTOR (31 downto 0);
    add180_4_24667_reload : IN STD_LOGIC_VECTOR (31 downto 0);
    add180_5_24680_reload : IN STD_LOGIC_VECTOR (31 downto 0);
    add180_6_24693_reload : IN STD_LOGIC_VECTOR (31 downto 0);
    add180_7_24706_reload : IN STD_LOGIC_VECTOR (31 downto 0);
    add180_8_24719_reload : IN STD_LOGIC_VECTOR (31 downto 0);
    add180_9_24732_reload : IN STD_LOGIC_VECTOR (31 downto 0);
    add180_10_24745_reload : IN STD_LOGIC_VECTOR (31 downto 0);
    add180_11_24758_reload : IN STD_LOGIC_VECTOR (31 downto 0);
    add180_12_24771_reload : IN STD_LOGIC_VECTOR (31 downto 0);
    add180_339124616_reload : IN STD_LOGIC_VECTOR (31 downto 0);
    add180_1_34629_reload : IN STD_LOGIC_VECTOR (31 downto 0);
    add180_2_34642_reload : IN STD_LOGIC_VECTOR (31 downto 0);
    add180_3_34655_reload : IN STD_LOGIC_VECTOR (31 downto 0);
    add180_4_34668_reload : IN STD_LOGIC_VECTOR (31 downto 0);
    add180_5_34681_reload : IN STD_LOGIC_VECTOR (31 downto 0);
    add180_6_34694_reload : IN STD_LOGIC_VECTOR (31 downto 0);
    add180_7_34707_reload : IN STD_LOGIC_VECTOR (31 downto 0);
    add180_8_34720_reload : IN STD_LOGIC_VECTOR (31 downto 0);
    add180_9_34733_reload : IN STD_LOGIC_VECTOR (31 downto 0);
    add180_10_34746_reload : IN STD_LOGIC_VECTOR (31 downto 0);
    add180_11_34759_reload : IN STD_LOGIC_VECTOR (31 downto 0);
    add180_12_34772_reload : IN STD_LOGIC_VECTOR (31 downto 0);
    add180_439294617_reload : IN STD_LOGIC_VECTOR (31 downto 0);
    add180_1_44630_reload : IN STD_LOGIC_VECTOR (31 downto 0);
    add180_2_44643_reload : IN STD_LOGIC_VECTOR (31 downto 0);
    add180_3_44656_reload : IN STD_LOGIC_VECTOR (31 downto 0);
    add180_4_44669_reload : IN STD_LOGIC_VECTOR (31 downto 0);
    add180_5_44682_reload : IN STD_LOGIC_VECTOR (31 downto 0);
    add180_6_44695_reload : IN STD_LOGIC_VECTOR (31 downto 0);
    add180_7_44708_reload : IN STD_LOGIC_VECTOR (31 downto 0);
    add180_8_44721_reload : IN STD_LOGIC_VECTOR (31 downto 0);
    add180_9_44734_reload : IN STD_LOGIC_VECTOR (31 downto 0);
    add180_10_44747_reload : IN STD_LOGIC_VECTOR (31 downto 0);
    add180_11_44760_reload : IN STD_LOGIC_VECTOR (31 downto 0);
    add180_12_44773_reload : IN STD_LOGIC_VECTOR (31 downto 0);
    add180_539464618_reload : IN STD_LOGIC_VECTOR (31 downto 0);
    add180_1_54631_reload : IN STD_LOGIC_VECTOR (31 downto 0);
    add180_2_54644_reload : IN STD_LOGIC_VECTOR (31 downto 0);
    add180_3_54657_reload : IN STD_LOGIC_VECTOR (31 downto 0);
    add180_4_54670_reload : IN STD_LOGIC_VECTOR (31 downto 0);
    add180_5_54683_reload : IN STD_LOGIC_VECTOR (31 downto 0);
    add180_6_54696_reload : IN STD_LOGIC_VECTOR (31 downto 0);
    add180_7_54709_reload : IN STD_LOGIC_VECTOR (31 downto 0);
    add180_8_54722_reload : IN STD_LOGIC_VECTOR (31 downto 0);
    add180_9_54735_reload : IN STD_LOGIC_VECTOR (31 downto 0);
    add180_10_54748_reload : IN STD_LOGIC_VECTOR (31 downto 0);
    add180_11_54761_reload : IN STD_LOGIC_VECTOR (31 downto 0);
    add180_12_54774_reload : IN STD_LOGIC_VECTOR (31 downto 0);
    add180_639634619_reload : IN STD_LOGIC_VECTOR (31 downto 0);
    add180_1_64632_reload : IN STD_LOGIC_VECTOR (31 downto 0);
    add180_2_64645_reload : IN STD_LOGIC_VECTOR (31 downto 0);
    add180_3_64658_reload : IN STD_LOGIC_VECTOR (31 downto 0);
    add180_4_64671_reload : IN STD_LOGIC_VECTOR (31 downto 0);
    add180_5_64684_reload : IN STD_LOGIC_VECTOR (31 downto 0);
    add180_6_64697_reload : IN STD_LOGIC_VECTOR (31 downto 0);
    add180_7_64710_reload : IN STD_LOGIC_VECTOR (31 downto 0);
    add180_8_64723_reload : IN STD_LOGIC_VECTOR (31 downto 0);
    add180_9_64736_reload : IN STD_LOGIC_VECTOR (31 downto 0);
    add180_10_64749_reload : IN STD_LOGIC_VECTOR (31 downto 0);
    add180_11_64762_reload : IN STD_LOGIC_VECTOR (31 downto 0);
    add180_12_64775_reload : IN STD_LOGIC_VECTOR (31 downto 0);
    add180_739804620_reload : IN STD_LOGIC_VECTOR (31 downto 0);
    add180_1_74633_reload : IN STD_LOGIC_VECTOR (31 downto 0);
    add180_2_74646_reload : IN STD_LOGIC_VECTOR (31 downto 0);
    add180_3_74659_reload : IN STD_LOGIC_VECTOR (31 downto 0);
    add180_4_74672_reload : IN STD_LOGIC_VECTOR (31 downto 0);
    add180_5_74685_reload : IN STD_LOGIC_VECTOR (31 downto 0);
    add180_6_74698_reload : IN STD_LOGIC_VECTOR (31 downto 0);
    add180_7_74711_reload : IN STD_LOGIC_VECTOR (31 downto 0);
    add180_8_74724_reload : IN STD_LOGIC_VECTOR (31 downto 0);
    add180_9_74737_reload : IN STD_LOGIC_VECTOR (31 downto 0);
    add180_10_74750_reload : IN STD_LOGIC_VECTOR (31 downto 0);
    add180_11_74763_reload : IN STD_LOGIC_VECTOR (31 downto 0);
    add180_12_74776_reload : IN STD_LOGIC_VECTOR (31 downto 0);
    add180_839974621_reload : IN STD_LOGIC_VECTOR (31 downto 0);
    add180_1_84634_reload : IN STD_LOGIC_VECTOR (31 downto 0);
    add180_2_84647_reload : IN STD_LOGIC_VECTOR (31 downto 0);
    add180_3_84660_reload : IN STD_LOGIC_VECTOR (31 downto 0);
    add180_4_84673_reload : IN STD_LOGIC_VECTOR (31 downto 0);
    add180_5_84686_reload : IN STD_LOGIC_VECTOR (31 downto 0);
    add180_6_84699_reload : IN STD_LOGIC_VECTOR (31 downto 0);
    add180_7_84712_reload : IN STD_LOGIC_VECTOR (31 downto 0);
    add180_8_84725_reload : IN STD_LOGIC_VECTOR (31 downto 0);
    add180_9_84738_reload : IN STD_LOGIC_VECTOR (31 downto 0);
    add180_10_84751_reload : IN STD_LOGIC_VECTOR (31 downto 0);
    add180_11_84764_reload : IN STD_LOGIC_VECTOR (31 downto 0);
    add180_12_84777_reload : IN STD_LOGIC_VECTOR (31 downto 0);
    add180_940144622_reload : IN STD_LOGIC_VECTOR (31 downto 0);
    add180_1_94635_reload : IN STD_LOGIC_VECTOR (31 downto 0);
    add180_2_94648_reload : IN STD_LOGIC_VECTOR (31 downto 0);
    add180_3_94661_reload : IN STD_LOGIC_VECTOR (31 downto 0);
    add180_4_94674_reload : IN STD_LOGIC_VECTOR (31 downto 0);
    add180_5_94687_reload : IN STD_LOGIC_VECTOR (31 downto 0);
    add180_6_94700_reload : IN STD_LOGIC_VECTOR (31 downto 0);
    add180_7_94713_reload : IN STD_LOGIC_VECTOR (31 downto 0);
    add180_8_94726_reload : IN STD_LOGIC_VECTOR (31 downto 0);
    add180_9_94739_reload : IN STD_LOGIC_VECTOR (31 downto 0);
    add180_10_94752_reload : IN STD_LOGIC_VECTOR (31 downto 0);
    add180_11_94765_reload : IN STD_LOGIC_VECTOR (31 downto 0);
    add180_12_94778_reload : IN STD_LOGIC_VECTOR (31 downto 0);
    add180_1040314623_reload : IN STD_LOGIC_VECTOR (31 downto 0);
    add180_1_104636_reload : IN STD_LOGIC_VECTOR (31 downto 0);
    add180_2_104649_reload : IN STD_LOGIC_VECTOR (31 downto 0);
    add180_3_104662_reload : IN STD_LOGIC_VECTOR (31 downto 0);
    add180_4_104675_reload : IN STD_LOGIC_VECTOR (31 downto 0);
    add180_5_104688_reload : IN STD_LOGIC_VECTOR (31 downto 0);
    add180_6_104701_reload : IN STD_LOGIC_VECTOR (31 downto 0);
    add180_7_104714_reload : IN STD_LOGIC_VECTOR (31 downto 0);
    add180_8_104727_reload : IN STD_LOGIC_VECTOR (31 downto 0);
    add180_9_104740_reload : IN STD_LOGIC_VECTOR (31 downto 0);
    add180_10_104753_reload : IN STD_LOGIC_VECTOR (31 downto 0);
    add180_11_104766_reload : IN STD_LOGIC_VECTOR (31 downto 0);
    add180_12_104779_reload : IN STD_LOGIC_VECTOR (31 downto 0);
    add180_1140484624_reload : IN STD_LOGIC_VECTOR (31 downto 0);
    add180_1_114637_reload : IN STD_LOGIC_VECTOR (31 downto 0);
    add180_2_114650_reload : IN STD_LOGIC_VECTOR (31 downto 0);
    add180_3_114663_reload : IN STD_LOGIC_VECTOR (31 downto 0);
    add180_4_114676_reload : IN STD_LOGIC_VECTOR (31 downto 0);
    add180_5_114689_reload : IN STD_LOGIC_VECTOR (31 downto 0);
    add180_6_114702_reload : IN STD_LOGIC_VECTOR (31 downto 0);
    add180_7_114715_reload : IN STD_LOGIC_VECTOR (31 downto 0);
    add180_8_114728_reload : IN STD_LOGIC_VECTOR (31 downto 0);
    add180_9_114741_reload : IN STD_LOGIC_VECTOR (31 downto 0);
    add180_10_114754_reload : IN STD_LOGIC_VECTOR (31 downto 0);
    add180_11_114767_reload : IN STD_LOGIC_VECTOR (31 downto 0);
    add180_12_114780_reload : IN STD_LOGIC_VECTOR (31 downto 0);
    add180_1240654625_reload : IN STD_LOGIC_VECTOR (31 downto 0);
    add180_1_124638_reload : IN STD_LOGIC_VECTOR (31 downto 0);
    add180_2_124651_reload : IN STD_LOGIC_VECTOR (31 downto 0);
    add180_3_124664_reload : IN STD_LOGIC_VECTOR (31 downto 0);
    add180_4_124677_reload : IN STD_LOGIC_VECTOR (31 downto 0);
    add180_5_124690_reload : IN STD_LOGIC_VECTOR (31 downto 0);
    add180_6_124703_reload : IN STD_LOGIC_VECTOR (31 downto 0);
    add180_7_124716_reload : IN STD_LOGIC_VECTOR (31 downto 0);
    add180_8_124729_reload : IN STD_LOGIC_VECTOR (31 downto 0);
    add180_9_124742_reload : IN STD_LOGIC_VECTOR (31 downto 0);
    add180_10_124755_reload : IN STD_LOGIC_VECTOR (31 downto 0);
    add180_11_124768_reload : IN STD_LOGIC_VECTOR (31 downto 0);
    add180_12_124790_reload : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_10957_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_10957_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_10957_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
    grp_fu_10957_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_10957_p_ce : OUT STD_LOGIC );
end;


architecture behav of conv3_conv3_Pipeline_M1 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000001";
    constant ap_ST_fsm_pp0_stage1 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000010";
    constant ap_ST_fsm_pp0_stage2 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000100";
    constant ap_ST_fsm_pp0_stage3 : STD_LOGIC_VECTOR (12 downto 0) := "0000000001000";
    constant ap_ST_fsm_pp0_stage4 : STD_LOGIC_VECTOR (12 downto 0) := "0000000010000";
    constant ap_ST_fsm_pp0_stage5 : STD_LOGIC_VECTOR (12 downto 0) := "0000000100000";
    constant ap_ST_fsm_pp0_stage6 : STD_LOGIC_VECTOR (12 downto 0) := "0000001000000";
    constant ap_ST_fsm_pp0_stage7 : STD_LOGIC_VECTOR (12 downto 0) := "0000010000000";
    constant ap_ST_fsm_pp0_stage8 : STD_LOGIC_VECTOR (12 downto 0) := "0000100000000";
    constant ap_ST_fsm_pp0_stage9 : STD_LOGIC_VECTOR (12 downto 0) := "0001000000000";
    constant ap_ST_fsm_pp0_stage10 : STD_LOGIC_VECTOR (12 downto 0) := "0010000000000";
    constant ap_ST_fsm_pp0_stage11 : STD_LOGIC_VECTOR (12 downto 0) := "0100000000000";
    constant ap_ST_fsm_pp0_stage12 : STD_LOGIC_VECTOR (12 downto 0) := "1000000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv4_F : STD_LOGIC_VECTOR (3 downto 0) := "1111";
    constant ap_const_lv4_D : STD_LOGIC_VECTOR (3 downto 0) := "1101";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_1E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011110";
    constant ap_const_lv8_FF : STD_LOGIC_VECTOR (7 downto 0) := "11111111";
    constant ap_const_lv23_0 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000000000000";
    constant ap_const_lv5_2 : STD_LOGIC_VECTOR (4 downto 0) := "00010";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (12 downto 0) := "0000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage6 : signal is "none";
    signal ap_block_pp0_stage6_subdone : BOOLEAN;
    signal ap_enable_reg_pp0_iter0_reg : STD_LOGIC := '0';
    signal icmp_ln144_reg_3055 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage6 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage12 : signal is "none";
    signal ap_block_state13_io_grp6 : BOOLEAN;
    signal ap_block_pp0_stage12_subdone : BOOLEAN;
    signal gmem0_blk_n_W : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage7 : signal is "none";
    signal ap_block_pp0_stage7_grp1 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage8 : signal is "none";
    signal ap_block_pp0_stage8_grp2 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage9 : signal is "none";
    signal ap_block_pp0_stage9_grp3 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage10 : signal is "none";
    signal ap_block_pp0_stage10_grp4 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage11 : signal is "none";
    signal ap_block_pp0_stage11_grp5 : BOOLEAN;
    signal ap_block_pp0_stage12_grp6 : BOOLEAN;
    signal ap_block_pp0_stage0_grp7 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage1 : signal is "none";
    signal ap_block_pp0_stage1_grp8 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage2 : signal is "none";
    signal ap_block_pp0_stage2_grp9 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage3 : signal is "none";
    signal ap_block_pp0_stage3_grp10 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage4 : signal is "none";
    signal ap_block_pp0_stage4_grp11 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage5 : signal is "none";
    signal ap_block_pp0_stage5_grp12 : BOOLEAN;
    signal ap_block_pp0_stage6_grp13 : BOOLEAN;
    signal reg_1569 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_pp0_stage4_11001_grp0 : BOOLEAN;
    signal ap_block_pp0_stage4_subdone_grp0_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage4_subdone_grp0 : BOOLEAN;
    signal ap_block_pp0_stage4_subdone : BOOLEAN;
    signal ap_block_pp0_stage6_11001_grp0 : BOOLEAN;
    signal ap_block_pp0_stage6_subdone_grp0_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage6_subdone_grp0 : BOOLEAN;
    signal ap_block_pp0_stage8_11001_grp0 : BOOLEAN;
    signal ap_block_pp0_stage8_subdone_grp0_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage8_subdone_grp0 : BOOLEAN;
    signal ap_block_pp0_stage8_subdone : BOOLEAN;
    signal ap_block_pp0_stage10_11001_grp0 : BOOLEAN;
    signal ap_block_pp0_stage10_subdone_grp0_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage10_subdone_grp0 : BOOLEAN;
    signal ap_block_pp0_stage10_subdone : BOOLEAN;
    signal ap_block_pp0_stage12_11001_grp0 : BOOLEAN;
    signal ap_block_pp0_stage12_subdone_grp0_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage12_subdone_grp0 : BOOLEAN;
    signal ap_block_pp0_stage1_11001_grp0 : BOOLEAN;
    signal ap_block_pp0_stage1_subdone_grp0_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage1_subdone_grp0 : BOOLEAN;
    signal ap_block_pp0_stage1_subdone : BOOLEAN;
    signal reg_1574 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_pp0_stage5_11001_grp0 : BOOLEAN;
    signal ap_block_pp0_stage5_subdone_grp0_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage5_subdone_grp0 : BOOLEAN;
    signal ap_block_pp0_stage5_subdone : BOOLEAN;
    signal ap_block_pp0_stage7_11001_grp0 : BOOLEAN;
    signal ap_block_pp0_stage7_subdone_grp0_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage7_subdone_grp0 : BOOLEAN;
    signal ap_block_pp0_stage7_subdone : BOOLEAN;
    signal ap_block_pp0_stage9_11001_grp0 : BOOLEAN;
    signal ap_block_pp0_stage9_subdone_grp0_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage9_subdone_grp0 : BOOLEAN;
    signal ap_block_pp0_stage9_subdone : BOOLEAN;
    signal ap_block_pp0_stage11_11001_grp0 : BOOLEAN;
    signal ap_block_pp0_stage11_subdone_grp0_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage11_subdone_grp0 : BOOLEAN;
    signal ap_block_pp0_stage11_subdone : BOOLEAN;
    signal ap_block_pp0_stage0_11001_grp0 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone_grp0_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage0_subdone_grp0 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_block_pp0_stage2_11001_grp0 : BOOLEAN;
    signal ap_block_pp0_stage2_subdone_grp0_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage2_subdone_grp0 : BOOLEAN;
    signal ap_block_pp0_stage2_subdone : BOOLEAN;
    signal icmp_ln144_fu_1591_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_grp7 : BOOLEAN;
    signal tmp_fu_1609_p29 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_reg_3076 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_1_fu_1669_p29 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_1_reg_3081 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_2_fu_1729_p29 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_2_reg_3086 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_3_fu_1789_p29 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_3_reg_3091 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_4_fu_1849_p29 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_4_reg_3096 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_5_fu_1909_p29 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_5_reg_3101 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_6_fu_1969_p29 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_6_reg_3106 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_7_fu_2029_p29 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_7_reg_3111 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_8_fu_2089_p29 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_8_reg_3116 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_9_fu_2149_p29 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_9_reg_3121 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_s_fu_2209_p29 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_s_reg_3126 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_10_fu_2269_p29 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_10_reg_3131 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_11_fu_2329_p29 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_11_reg_3136 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln144_fu_2436_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln144_reg_3141 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln144_1_fu_2486_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln144_1_reg_3146 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln144_2_fu_2536_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln144_2_reg_3151 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln144_3_fu_2586_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln144_3_reg_3156 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln144_4_fu_2636_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln144_4_reg_3161 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln144_5_fu_2686_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln144_5_reg_3166 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln144_6_fu_2736_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln144_6_reg_3171 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln144_7_fu_2786_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln144_7_reg_3176 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln144_8_fu_2836_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln144_8_reg_3181 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln144_9_fu_2886_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln144_9_reg_3186 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_12_reg_3191 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_pp0_stage3_11001_grp0 : BOOLEAN;
    signal ap_block_pp0_stage3_subdone_grp0_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage3_subdone_grp0 : BOOLEAN;
    signal ap_block_pp0_stage3_subdone : BOOLEAN;
    signal select_ln144_10_fu_2936_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln144_10_reg_3197 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln144_11_fu_2986_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln144_11_reg_3202 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln144_12_fu_3035_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln144_12_reg_3207 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_state8_io_grp1 : BOOLEAN;
    signal ap_block_pp0_stage7_11001_grp1 : BOOLEAN;
    signal ap_block_pp0_stage7_01001_grp1 : BOOLEAN;
    signal ap_block_state9_io_grp2 : BOOLEAN;
    signal ap_block_pp0_stage8_11001_grp2 : BOOLEAN;
    signal ap_block_pp0_stage8_01001_grp2 : BOOLEAN;
    signal ap_block_state10_io_grp3 : BOOLEAN;
    signal ap_block_pp0_stage9_11001_grp3 : BOOLEAN;
    signal ap_block_pp0_stage9_01001_grp3 : BOOLEAN;
    signal ap_block_state11_io_grp4 : BOOLEAN;
    signal ap_block_pp0_stage10_11001_grp4 : BOOLEAN;
    signal ap_block_pp0_stage10_01001_grp4 : BOOLEAN;
    signal ap_block_state12_io_grp5 : BOOLEAN;
    signal ap_block_pp0_stage11_11001_grp5 : BOOLEAN;
    signal ap_block_pp0_stage11_01001_grp5 : BOOLEAN;
    signal ap_block_pp0_stage12_11001_grp6 : BOOLEAN;
    signal ap_block_pp0_stage12_01001_grp6 : BOOLEAN;
    signal ap_block_pp0_stage0_01001_grp7 : BOOLEAN;
    signal ap_block_pp0_stage1_11001_grp8 : BOOLEAN;
    signal ap_block_pp0_stage1_01001_grp8 : BOOLEAN;
    signal ap_block_pp0_stage2_11001_grp9 : BOOLEAN;
    signal ap_block_pp0_stage2_01001_grp9 : BOOLEAN;
    signal ap_block_pp0_stage3_11001_grp10 : BOOLEAN;
    signal ap_block_pp0_stage3_01001_grp10 : BOOLEAN;
    signal ap_block_pp0_stage4_11001_grp11 : BOOLEAN;
    signal ap_block_pp0_stage4_01001_grp11 : BOOLEAN;
    signal ap_block_pp0_stage5_11001_grp12 : BOOLEAN;
    signal ap_block_pp0_stage5_01001_grp12 : BOOLEAN;
    signal ap_block_pp0_stage6_11001_grp13 : BOOLEAN;
    signal ap_block_pp0_stage6_01001_grp13 : BOOLEAN;
    signal i_1_fu_426 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal add_ln144_fu_1597_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal ap_sig_allocacmp_i : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal grp_fu_1560_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_pp0_stage1_grp0 : BOOLEAN;
    signal ap_block_pp0_stage2_grp0 : BOOLEAN;
    signal ap_block_pp0_stage3_grp0 : BOOLEAN;
    signal ap_block_pp0_stage4_grp0 : BOOLEAN;
    signal ap_block_pp0_stage5_grp0 : BOOLEAN;
    signal ap_block_pp0_stage6_grp0 : BOOLEAN;
    signal ap_block_pp0_stage7_grp0 : BOOLEAN;
    signal ap_block_pp0_stage8_grp0 : BOOLEAN;
    signal ap_block_pp0_stage9_grp0 : BOOLEAN;
    signal ap_block_pp0_stage10_grp0 : BOOLEAN;
    signal ap_block_pp0_stage11_grp0 : BOOLEAN;
    signal ap_block_pp0_stage12_grp0 : BOOLEAN;
    signal ap_block_pp0_stage0_grp0 : BOOLEAN;
    signal grp_fu_1564_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_fu_1609_p27 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_1_fu_1669_p27 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_2_fu_1729_p27 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_3_fu_1789_p27 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_4_fu_1849_p27 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_5_fu_1909_p27 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_6_fu_1969_p27 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_7_fu_2029_p27 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_8_fu_2089_p27 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_9_fu_2149_p27 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_s_fu_2209_p27 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_10_fu_2269_p27 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_11_fu_2329_p27 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln151_fu_2394_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_12_fu_2398_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln151_fu_2408_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln151_1_fu_2418_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln151_fu_2412_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln151_fu_2424_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_1564_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln151_fu_2430_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal bitcast_ln151_1_fu_2444_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_14_fu_2448_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln151_1_fu_2458_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln151_3_fu_2468_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln151_2_fu_2462_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln151_1_fu_2474_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln151_1_fu_2480_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal bitcast_ln151_2_fu_2494_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_16_fu_2498_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln151_2_fu_2508_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln151_5_fu_2518_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln151_4_fu_2512_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln151_2_fu_2524_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln151_2_fu_2530_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal bitcast_ln151_3_fu_2544_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_18_fu_2548_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln151_3_fu_2558_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln151_7_fu_2568_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln151_6_fu_2562_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln151_3_fu_2574_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln151_3_fu_2580_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal bitcast_ln151_4_fu_2594_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_20_fu_2598_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln151_4_fu_2608_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln151_9_fu_2618_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln151_8_fu_2612_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln151_4_fu_2624_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln151_4_fu_2630_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal bitcast_ln151_5_fu_2644_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_22_fu_2648_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln151_5_fu_2658_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln151_11_fu_2668_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln151_10_fu_2662_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln151_5_fu_2674_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln151_5_fu_2680_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal bitcast_ln151_6_fu_2694_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_24_fu_2698_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln151_6_fu_2708_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln151_13_fu_2718_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln151_12_fu_2712_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln151_6_fu_2724_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln151_6_fu_2730_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal bitcast_ln151_7_fu_2744_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_26_fu_2748_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln151_7_fu_2758_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln151_15_fu_2768_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln151_14_fu_2762_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln151_7_fu_2774_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln151_7_fu_2780_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal bitcast_ln151_8_fu_2794_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_28_fu_2798_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln151_8_fu_2808_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln151_17_fu_2818_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln151_16_fu_2812_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln151_8_fu_2824_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln151_8_fu_2830_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal bitcast_ln151_9_fu_2844_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_30_fu_2848_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln151_9_fu_2858_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln151_19_fu_2868_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln151_18_fu_2862_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln151_9_fu_2874_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln151_9_fu_2880_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal bitcast_ln151_10_fu_2894_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_32_fu_2898_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln151_10_fu_2908_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln151_21_fu_2918_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln151_20_fu_2912_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln151_10_fu_2924_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln151_10_fu_2930_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal bitcast_ln151_11_fu_2944_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_34_fu_2948_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln151_11_fu_2958_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln151_23_fu_2968_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln151_22_fu_2962_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln151_11_fu_2974_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln151_11_fu_2980_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal bitcast_ln151_12_fu_2994_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_36_fu_2997_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln151_12_fu_3007_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln151_25_fu_3017_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln151_24_fu_3011_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln151_12_fu_3023_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln151_12_fu_3029_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_1560_ce : STD_LOGIC;
    signal grp_fu_1564_ce : STD_LOGIC;
    signal ap_block_pp0_stage1_11001 : BOOLEAN;
    signal ap_block_pp0_stage2_11001 : BOOLEAN;
    signal ap_block_pp0_stage3_11001 : BOOLEAN;
    signal ap_block_pp0_stage4_11001 : BOOLEAN;
    signal ap_block_pp0_stage5_00001_grp0 : BOOLEAN;
    signal ap_block_pp0_stage6_00001_grp0 : BOOLEAN;
    signal ap_block_pp0_stage7_00001_grp0 : BOOLEAN;
    signal ap_block_pp0_stage8_00001_grp0 : BOOLEAN;
    signal ap_block_pp0_stage9_00001_grp0 : BOOLEAN;
    signal ap_block_pp0_stage10_00001_grp0 : BOOLEAN;
    signal ap_block_pp0_stage11_00001_grp0 : BOOLEAN;
    signal ap_block_pp0_stage12_00001_grp0 : BOOLEAN;
    signal ap_block_pp0_stage0_00001_grp0 : BOOLEAN;
    signal ap_block_pp0_stage1_00001_grp0 : BOOLEAN;
    signal ap_block_pp0_stage2_00001_grp0 : BOOLEAN;
    signal ap_block_pp0_stage3_00001_grp0 : BOOLEAN;
    signal ap_block_pp0_stage4_00001_grp0 : BOOLEAN;
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_idle_pp0_1to1 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_ready_sig : STD_LOGIC;
    signal ap_done_sig : STD_LOGIC;
    signal tmp_fu_1609_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_fu_1609_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_fu_1609_p5 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_fu_1609_p7 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_fu_1609_p9 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_fu_1609_p11 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_fu_1609_p13 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_fu_1609_p15 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_fu_1609_p17 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_fu_1609_p19 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_fu_1609_p21 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_fu_1609_p23 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_fu_1609_p25 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_1_fu_1669_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_1_fu_1669_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_1_fu_1669_p5 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_1_fu_1669_p7 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_1_fu_1669_p9 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_1_fu_1669_p11 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_1_fu_1669_p13 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_1_fu_1669_p15 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_1_fu_1669_p17 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_1_fu_1669_p19 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_1_fu_1669_p21 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_1_fu_1669_p23 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_1_fu_1669_p25 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_2_fu_1729_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_2_fu_1729_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_2_fu_1729_p5 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_2_fu_1729_p7 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_2_fu_1729_p9 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_2_fu_1729_p11 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_2_fu_1729_p13 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_2_fu_1729_p15 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_2_fu_1729_p17 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_2_fu_1729_p19 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_2_fu_1729_p21 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_2_fu_1729_p23 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_2_fu_1729_p25 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_3_fu_1789_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_3_fu_1789_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_3_fu_1789_p5 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_3_fu_1789_p7 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_3_fu_1789_p9 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_3_fu_1789_p11 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_3_fu_1789_p13 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_3_fu_1789_p15 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_3_fu_1789_p17 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_3_fu_1789_p19 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_3_fu_1789_p21 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_3_fu_1789_p23 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_3_fu_1789_p25 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_4_fu_1849_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_4_fu_1849_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_4_fu_1849_p5 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_4_fu_1849_p7 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_4_fu_1849_p9 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_4_fu_1849_p11 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_4_fu_1849_p13 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_4_fu_1849_p15 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_4_fu_1849_p17 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_4_fu_1849_p19 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_4_fu_1849_p21 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_4_fu_1849_p23 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_4_fu_1849_p25 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_5_fu_1909_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_5_fu_1909_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_5_fu_1909_p5 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_5_fu_1909_p7 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_5_fu_1909_p9 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_5_fu_1909_p11 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_5_fu_1909_p13 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_5_fu_1909_p15 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_5_fu_1909_p17 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_5_fu_1909_p19 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_5_fu_1909_p21 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_5_fu_1909_p23 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_5_fu_1909_p25 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_6_fu_1969_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_6_fu_1969_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_6_fu_1969_p5 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_6_fu_1969_p7 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_6_fu_1969_p9 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_6_fu_1969_p11 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_6_fu_1969_p13 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_6_fu_1969_p15 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_6_fu_1969_p17 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_6_fu_1969_p19 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_6_fu_1969_p21 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_6_fu_1969_p23 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_6_fu_1969_p25 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_7_fu_2029_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_7_fu_2029_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_7_fu_2029_p5 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_7_fu_2029_p7 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_7_fu_2029_p9 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_7_fu_2029_p11 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_7_fu_2029_p13 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_7_fu_2029_p15 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_7_fu_2029_p17 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_7_fu_2029_p19 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_7_fu_2029_p21 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_7_fu_2029_p23 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_7_fu_2029_p25 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_8_fu_2089_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_8_fu_2089_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_8_fu_2089_p5 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_8_fu_2089_p7 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_8_fu_2089_p9 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_8_fu_2089_p11 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_8_fu_2089_p13 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_8_fu_2089_p15 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_8_fu_2089_p17 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_8_fu_2089_p19 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_8_fu_2089_p21 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_8_fu_2089_p23 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_8_fu_2089_p25 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_9_fu_2149_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_9_fu_2149_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_9_fu_2149_p5 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_9_fu_2149_p7 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_9_fu_2149_p9 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_9_fu_2149_p11 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_9_fu_2149_p13 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_9_fu_2149_p15 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_9_fu_2149_p17 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_9_fu_2149_p19 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_9_fu_2149_p21 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_9_fu_2149_p23 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_9_fu_2149_p25 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_s_fu_2209_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_s_fu_2209_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_s_fu_2209_p5 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_s_fu_2209_p7 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_s_fu_2209_p9 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_s_fu_2209_p11 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_s_fu_2209_p13 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_s_fu_2209_p15 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_s_fu_2209_p17 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_s_fu_2209_p19 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_s_fu_2209_p21 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_s_fu_2209_p23 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_s_fu_2209_p25 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_10_fu_2269_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_10_fu_2269_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_10_fu_2269_p5 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_10_fu_2269_p7 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_10_fu_2269_p9 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_10_fu_2269_p11 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_10_fu_2269_p13 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_10_fu_2269_p15 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_10_fu_2269_p17 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_10_fu_2269_p19 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_10_fu_2269_p21 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_10_fu_2269_p23 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_10_fu_2269_p25 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_11_fu_2329_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_11_fu_2329_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_11_fu_2329_p5 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_11_fu_2329_p7 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_11_fu_2329_p9 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_11_fu_2329_p11 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_11_fu_2329_p13 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_11_fu_2329_p15 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_11_fu_2329_p17 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_11_fu_2329_p19 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_11_fu_2329_p21 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_11_fu_2329_p23 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_11_fu_2329_p25 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_ce_reg : STD_LOGIC;

    component conv3_fadd_32ns_32ns_32_4_full_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component conv3_fcmp_32ns_32ns_1_2_no_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        opcode : IN STD_LOGIC_VECTOR (4 downto 0);
        dout : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component conv3_sparsemux_27_4_32_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        CASE0 : STD_LOGIC_VECTOR (3 downto 0);
        din0_WIDTH : INTEGER;
        CASE1 : STD_LOGIC_VECTOR (3 downto 0);
        din1_WIDTH : INTEGER;
        CASE2 : STD_LOGIC_VECTOR (3 downto 0);
        din2_WIDTH : INTEGER;
        CASE3 : STD_LOGIC_VECTOR (3 downto 0);
        din3_WIDTH : INTEGER;
        CASE4 : STD_LOGIC_VECTOR (3 downto 0);
        din4_WIDTH : INTEGER;
        CASE5 : STD_LOGIC_VECTOR (3 downto 0);
        din5_WIDTH : INTEGER;
        CASE6 : STD_LOGIC_VECTOR (3 downto 0);
        din6_WIDTH : INTEGER;
        CASE7 : STD_LOGIC_VECTOR (3 downto 0);
        din7_WIDTH : INTEGER;
        CASE8 : STD_LOGIC_VECTOR (3 downto 0);
        din8_WIDTH : INTEGER;
        CASE9 : STD_LOGIC_VECTOR (3 downto 0);
        din9_WIDTH : INTEGER;
        CASE10 : STD_LOGIC_VECTOR (3 downto 0);
        din10_WIDTH : INTEGER;
        CASE11 : STD_LOGIC_VECTOR (3 downto 0);
        din11_WIDTH : INTEGER;
        CASE12 : STD_LOGIC_VECTOR (3 downto 0);
        din12_WIDTH : INTEGER;
        def_WIDTH : INTEGER;
        sel_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        din2 : IN STD_LOGIC_VECTOR (31 downto 0);
        din3 : IN STD_LOGIC_VECTOR (31 downto 0);
        din4 : IN STD_LOGIC_VECTOR (31 downto 0);
        din5 : IN STD_LOGIC_VECTOR (31 downto 0);
        din6 : IN STD_LOGIC_VECTOR (31 downto 0);
        din7 : IN STD_LOGIC_VECTOR (31 downto 0);
        din8 : IN STD_LOGIC_VECTOR (31 downto 0);
        din9 : IN STD_LOGIC_VECTOR (31 downto 0);
        din10 : IN STD_LOGIC_VECTOR (31 downto 0);
        din11 : IN STD_LOGIC_VECTOR (31 downto 0);
        din12 : IN STD_LOGIC_VECTOR (31 downto 0);
        def : IN STD_LOGIC_VECTOR (31 downto 0);
        sel : IN STD_LOGIC_VECTOR (3 downto 0);
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component conv3_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    fcmp_32ns_32ns_1_2_no_dsp_1_U1823 : component conv3_fcmp_32ns_32ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1564_p0,
        din1 => ap_const_lv32_0,
        ce => grp_fu_1564_ce,
        opcode => ap_const_lv5_2,
        dout => grp_fu_1564_p2);

    sparsemux_27_4_32_1_1_U1824 : component conv3_sparsemux_27_4_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "0000",
        din0_WIDTH => 32,
        CASE1 => "0001",
        din1_WIDTH => 32,
        CASE2 => "0010",
        din2_WIDTH => 32,
        CASE3 => "0011",
        din3_WIDTH => 32,
        CASE4 => "0100",
        din4_WIDTH => 32,
        CASE5 => "0101",
        din5_WIDTH => 32,
        CASE6 => "0110",
        din6_WIDTH => 32,
        CASE7 => "0111",
        din7_WIDTH => 32,
        CASE8 => "1000",
        din8_WIDTH => 32,
        CASE9 => "1001",
        din9_WIDTH => 32,
        CASE10 => "1010",
        din10_WIDTH => 32,
        CASE11 => "1011",
        din11_WIDTH => 32,
        CASE12 => "1100",
        din12_WIDTH => 32,
        def_WIDTH => 32,
        sel_WIDTH => 4,
        dout_WIDTH => 32)
    port map (
        din0 => add1804613_reload,
        din1 => add180_14626_reload,
        din2 => add180_24639_reload,
        din3 => add180_34652_reload,
        din4 => add180_44665_reload,
        din5 => add180_54678_reload,
        din6 => add180_64691_reload,
        din7 => add180_74704_reload,
        din8 => add180_84717_reload,
        din9 => add180_94730_reload,
        din10 => add180_104743_reload,
        din11 => add180_114756_reload,
        din12 => add180_124769_reload,
        def => tmp_fu_1609_p27,
        sel => ap_sig_allocacmp_i,
        dout => tmp_fu_1609_p29);

    sparsemux_27_4_32_1_1_U1825 : component conv3_sparsemux_27_4_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "0000",
        din0_WIDTH => 32,
        CASE1 => "0001",
        din1_WIDTH => 32,
        CASE2 => "0010",
        din2_WIDTH => 32,
        CASE3 => "0011",
        din3_WIDTH => 32,
        CASE4 => "0100",
        din4_WIDTH => 32,
        CASE5 => "0101",
        din5_WIDTH => 32,
        CASE6 => "0110",
        din6_WIDTH => 32,
        CASE7 => "0111",
        din7_WIDTH => 32,
        CASE8 => "1000",
        din8_WIDTH => 32,
        CASE9 => "1001",
        din9_WIDTH => 32,
        CASE10 => "1010",
        din10_WIDTH => 32,
        CASE11 => "1011",
        din11_WIDTH => 32,
        CASE12 => "1100",
        din12_WIDTH => 32,
        def_WIDTH => 32,
        sel_WIDTH => 4,
        dout_WIDTH => 32)
    port map (
        din0 => add180_138784614_reload,
        din1 => add180_1_14627_reload,
        din2 => add180_2_14640_reload,
        din3 => add180_3_14653_reload,
        din4 => add180_4_14666_reload,
        din5 => add180_5_14679_reload,
        din6 => add180_6_14692_reload,
        din7 => add180_7_14705_reload,
        din8 => add180_8_14718_reload,
        din9 => add180_9_14731_reload,
        din10 => add180_10_14744_reload,
        din11 => add180_11_14757_reload,
        din12 => add180_12_14770_reload,
        def => tmp_1_fu_1669_p27,
        sel => ap_sig_allocacmp_i,
        dout => tmp_1_fu_1669_p29);

    sparsemux_27_4_32_1_1_U1826 : component conv3_sparsemux_27_4_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "0000",
        din0_WIDTH => 32,
        CASE1 => "0001",
        din1_WIDTH => 32,
        CASE2 => "0010",
        din2_WIDTH => 32,
        CASE3 => "0011",
        din3_WIDTH => 32,
        CASE4 => "0100",
        din4_WIDTH => 32,
        CASE5 => "0101",
        din5_WIDTH => 32,
        CASE6 => "0110",
        din6_WIDTH => 32,
        CASE7 => "0111",
        din7_WIDTH => 32,
        CASE8 => "1000",
        din8_WIDTH => 32,
        CASE9 => "1001",
        din9_WIDTH => 32,
        CASE10 => "1010",
        din10_WIDTH => 32,
        CASE11 => "1011",
        din11_WIDTH => 32,
        CASE12 => "1100",
        din12_WIDTH => 32,
        def_WIDTH => 32,
        sel_WIDTH => 4,
        dout_WIDTH => 32)
    port map (
        din0 => add180_238954615_reload,
        din1 => add180_1_24628_reload,
        din2 => add180_2_24641_reload,
        din3 => add180_3_24654_reload,
        din4 => add180_4_24667_reload,
        din5 => add180_5_24680_reload,
        din6 => add180_6_24693_reload,
        din7 => add180_7_24706_reload,
        din8 => add180_8_24719_reload,
        din9 => add180_9_24732_reload,
        din10 => add180_10_24745_reload,
        din11 => add180_11_24758_reload,
        din12 => add180_12_24771_reload,
        def => tmp_2_fu_1729_p27,
        sel => ap_sig_allocacmp_i,
        dout => tmp_2_fu_1729_p29);

    sparsemux_27_4_32_1_1_U1827 : component conv3_sparsemux_27_4_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "0000",
        din0_WIDTH => 32,
        CASE1 => "0001",
        din1_WIDTH => 32,
        CASE2 => "0010",
        din2_WIDTH => 32,
        CASE3 => "0011",
        din3_WIDTH => 32,
        CASE4 => "0100",
        din4_WIDTH => 32,
        CASE5 => "0101",
        din5_WIDTH => 32,
        CASE6 => "0110",
        din6_WIDTH => 32,
        CASE7 => "0111",
        din7_WIDTH => 32,
        CASE8 => "1000",
        din8_WIDTH => 32,
        CASE9 => "1001",
        din9_WIDTH => 32,
        CASE10 => "1010",
        din10_WIDTH => 32,
        CASE11 => "1011",
        din11_WIDTH => 32,
        CASE12 => "1100",
        din12_WIDTH => 32,
        def_WIDTH => 32,
        sel_WIDTH => 4,
        dout_WIDTH => 32)
    port map (
        din0 => add180_339124616_reload,
        din1 => add180_1_34629_reload,
        din2 => add180_2_34642_reload,
        din3 => add180_3_34655_reload,
        din4 => add180_4_34668_reload,
        din5 => add180_5_34681_reload,
        din6 => add180_6_34694_reload,
        din7 => add180_7_34707_reload,
        din8 => add180_8_34720_reload,
        din9 => add180_9_34733_reload,
        din10 => add180_10_34746_reload,
        din11 => add180_11_34759_reload,
        din12 => add180_12_34772_reload,
        def => tmp_3_fu_1789_p27,
        sel => ap_sig_allocacmp_i,
        dout => tmp_3_fu_1789_p29);

    sparsemux_27_4_32_1_1_U1828 : component conv3_sparsemux_27_4_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "0000",
        din0_WIDTH => 32,
        CASE1 => "0001",
        din1_WIDTH => 32,
        CASE2 => "0010",
        din2_WIDTH => 32,
        CASE3 => "0011",
        din3_WIDTH => 32,
        CASE4 => "0100",
        din4_WIDTH => 32,
        CASE5 => "0101",
        din5_WIDTH => 32,
        CASE6 => "0110",
        din6_WIDTH => 32,
        CASE7 => "0111",
        din7_WIDTH => 32,
        CASE8 => "1000",
        din8_WIDTH => 32,
        CASE9 => "1001",
        din9_WIDTH => 32,
        CASE10 => "1010",
        din10_WIDTH => 32,
        CASE11 => "1011",
        din11_WIDTH => 32,
        CASE12 => "1100",
        din12_WIDTH => 32,
        def_WIDTH => 32,
        sel_WIDTH => 4,
        dout_WIDTH => 32)
    port map (
        din0 => add180_439294617_reload,
        din1 => add180_1_44630_reload,
        din2 => add180_2_44643_reload,
        din3 => add180_3_44656_reload,
        din4 => add180_4_44669_reload,
        din5 => add180_5_44682_reload,
        din6 => add180_6_44695_reload,
        din7 => add180_7_44708_reload,
        din8 => add180_8_44721_reload,
        din9 => add180_9_44734_reload,
        din10 => add180_10_44747_reload,
        din11 => add180_11_44760_reload,
        din12 => add180_12_44773_reload,
        def => tmp_4_fu_1849_p27,
        sel => ap_sig_allocacmp_i,
        dout => tmp_4_fu_1849_p29);

    sparsemux_27_4_32_1_1_U1829 : component conv3_sparsemux_27_4_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "0000",
        din0_WIDTH => 32,
        CASE1 => "0001",
        din1_WIDTH => 32,
        CASE2 => "0010",
        din2_WIDTH => 32,
        CASE3 => "0011",
        din3_WIDTH => 32,
        CASE4 => "0100",
        din4_WIDTH => 32,
        CASE5 => "0101",
        din5_WIDTH => 32,
        CASE6 => "0110",
        din6_WIDTH => 32,
        CASE7 => "0111",
        din7_WIDTH => 32,
        CASE8 => "1000",
        din8_WIDTH => 32,
        CASE9 => "1001",
        din9_WIDTH => 32,
        CASE10 => "1010",
        din10_WIDTH => 32,
        CASE11 => "1011",
        din11_WIDTH => 32,
        CASE12 => "1100",
        din12_WIDTH => 32,
        def_WIDTH => 32,
        sel_WIDTH => 4,
        dout_WIDTH => 32)
    port map (
        din0 => add180_539464618_reload,
        din1 => add180_1_54631_reload,
        din2 => add180_2_54644_reload,
        din3 => add180_3_54657_reload,
        din4 => add180_4_54670_reload,
        din5 => add180_5_54683_reload,
        din6 => add180_6_54696_reload,
        din7 => add180_7_54709_reload,
        din8 => add180_8_54722_reload,
        din9 => add180_9_54735_reload,
        din10 => add180_10_54748_reload,
        din11 => add180_11_54761_reload,
        din12 => add180_12_54774_reload,
        def => tmp_5_fu_1909_p27,
        sel => ap_sig_allocacmp_i,
        dout => tmp_5_fu_1909_p29);

    sparsemux_27_4_32_1_1_U1830 : component conv3_sparsemux_27_4_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "0000",
        din0_WIDTH => 32,
        CASE1 => "0001",
        din1_WIDTH => 32,
        CASE2 => "0010",
        din2_WIDTH => 32,
        CASE3 => "0011",
        din3_WIDTH => 32,
        CASE4 => "0100",
        din4_WIDTH => 32,
        CASE5 => "0101",
        din5_WIDTH => 32,
        CASE6 => "0110",
        din6_WIDTH => 32,
        CASE7 => "0111",
        din7_WIDTH => 32,
        CASE8 => "1000",
        din8_WIDTH => 32,
        CASE9 => "1001",
        din9_WIDTH => 32,
        CASE10 => "1010",
        din10_WIDTH => 32,
        CASE11 => "1011",
        din11_WIDTH => 32,
        CASE12 => "1100",
        din12_WIDTH => 32,
        def_WIDTH => 32,
        sel_WIDTH => 4,
        dout_WIDTH => 32)
    port map (
        din0 => add180_639634619_reload,
        din1 => add180_1_64632_reload,
        din2 => add180_2_64645_reload,
        din3 => add180_3_64658_reload,
        din4 => add180_4_64671_reload,
        din5 => add180_5_64684_reload,
        din6 => add180_6_64697_reload,
        din7 => add180_7_64710_reload,
        din8 => add180_8_64723_reload,
        din9 => add180_9_64736_reload,
        din10 => add180_10_64749_reload,
        din11 => add180_11_64762_reload,
        din12 => add180_12_64775_reload,
        def => tmp_6_fu_1969_p27,
        sel => ap_sig_allocacmp_i,
        dout => tmp_6_fu_1969_p29);

    sparsemux_27_4_32_1_1_U1831 : component conv3_sparsemux_27_4_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "0000",
        din0_WIDTH => 32,
        CASE1 => "0001",
        din1_WIDTH => 32,
        CASE2 => "0010",
        din2_WIDTH => 32,
        CASE3 => "0011",
        din3_WIDTH => 32,
        CASE4 => "0100",
        din4_WIDTH => 32,
        CASE5 => "0101",
        din5_WIDTH => 32,
        CASE6 => "0110",
        din6_WIDTH => 32,
        CASE7 => "0111",
        din7_WIDTH => 32,
        CASE8 => "1000",
        din8_WIDTH => 32,
        CASE9 => "1001",
        din9_WIDTH => 32,
        CASE10 => "1010",
        din10_WIDTH => 32,
        CASE11 => "1011",
        din11_WIDTH => 32,
        CASE12 => "1100",
        din12_WIDTH => 32,
        def_WIDTH => 32,
        sel_WIDTH => 4,
        dout_WIDTH => 32)
    port map (
        din0 => add180_739804620_reload,
        din1 => add180_1_74633_reload,
        din2 => add180_2_74646_reload,
        din3 => add180_3_74659_reload,
        din4 => add180_4_74672_reload,
        din5 => add180_5_74685_reload,
        din6 => add180_6_74698_reload,
        din7 => add180_7_74711_reload,
        din8 => add180_8_74724_reload,
        din9 => add180_9_74737_reload,
        din10 => add180_10_74750_reload,
        din11 => add180_11_74763_reload,
        din12 => add180_12_74776_reload,
        def => tmp_7_fu_2029_p27,
        sel => ap_sig_allocacmp_i,
        dout => tmp_7_fu_2029_p29);

    sparsemux_27_4_32_1_1_U1832 : component conv3_sparsemux_27_4_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "0000",
        din0_WIDTH => 32,
        CASE1 => "0001",
        din1_WIDTH => 32,
        CASE2 => "0010",
        din2_WIDTH => 32,
        CASE3 => "0011",
        din3_WIDTH => 32,
        CASE4 => "0100",
        din4_WIDTH => 32,
        CASE5 => "0101",
        din5_WIDTH => 32,
        CASE6 => "0110",
        din6_WIDTH => 32,
        CASE7 => "0111",
        din7_WIDTH => 32,
        CASE8 => "1000",
        din8_WIDTH => 32,
        CASE9 => "1001",
        din9_WIDTH => 32,
        CASE10 => "1010",
        din10_WIDTH => 32,
        CASE11 => "1011",
        din11_WIDTH => 32,
        CASE12 => "1100",
        din12_WIDTH => 32,
        def_WIDTH => 32,
        sel_WIDTH => 4,
        dout_WIDTH => 32)
    port map (
        din0 => add180_839974621_reload,
        din1 => add180_1_84634_reload,
        din2 => add180_2_84647_reload,
        din3 => add180_3_84660_reload,
        din4 => add180_4_84673_reload,
        din5 => add180_5_84686_reload,
        din6 => add180_6_84699_reload,
        din7 => add180_7_84712_reload,
        din8 => add180_8_84725_reload,
        din9 => add180_9_84738_reload,
        din10 => add180_10_84751_reload,
        din11 => add180_11_84764_reload,
        din12 => add180_12_84777_reload,
        def => tmp_8_fu_2089_p27,
        sel => ap_sig_allocacmp_i,
        dout => tmp_8_fu_2089_p29);

    sparsemux_27_4_32_1_1_U1833 : component conv3_sparsemux_27_4_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "0000",
        din0_WIDTH => 32,
        CASE1 => "0001",
        din1_WIDTH => 32,
        CASE2 => "0010",
        din2_WIDTH => 32,
        CASE3 => "0011",
        din3_WIDTH => 32,
        CASE4 => "0100",
        din4_WIDTH => 32,
        CASE5 => "0101",
        din5_WIDTH => 32,
        CASE6 => "0110",
        din6_WIDTH => 32,
        CASE7 => "0111",
        din7_WIDTH => 32,
        CASE8 => "1000",
        din8_WIDTH => 32,
        CASE9 => "1001",
        din9_WIDTH => 32,
        CASE10 => "1010",
        din10_WIDTH => 32,
        CASE11 => "1011",
        din11_WIDTH => 32,
        CASE12 => "1100",
        din12_WIDTH => 32,
        def_WIDTH => 32,
        sel_WIDTH => 4,
        dout_WIDTH => 32)
    port map (
        din0 => add180_940144622_reload,
        din1 => add180_1_94635_reload,
        din2 => add180_2_94648_reload,
        din3 => add180_3_94661_reload,
        din4 => add180_4_94674_reload,
        din5 => add180_5_94687_reload,
        din6 => add180_6_94700_reload,
        din7 => add180_7_94713_reload,
        din8 => add180_8_94726_reload,
        din9 => add180_9_94739_reload,
        din10 => add180_10_94752_reload,
        din11 => add180_11_94765_reload,
        din12 => add180_12_94778_reload,
        def => tmp_9_fu_2149_p27,
        sel => ap_sig_allocacmp_i,
        dout => tmp_9_fu_2149_p29);

    sparsemux_27_4_32_1_1_U1834 : component conv3_sparsemux_27_4_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "0000",
        din0_WIDTH => 32,
        CASE1 => "0001",
        din1_WIDTH => 32,
        CASE2 => "0010",
        din2_WIDTH => 32,
        CASE3 => "0011",
        din3_WIDTH => 32,
        CASE4 => "0100",
        din4_WIDTH => 32,
        CASE5 => "0101",
        din5_WIDTH => 32,
        CASE6 => "0110",
        din6_WIDTH => 32,
        CASE7 => "0111",
        din7_WIDTH => 32,
        CASE8 => "1000",
        din8_WIDTH => 32,
        CASE9 => "1001",
        din9_WIDTH => 32,
        CASE10 => "1010",
        din10_WIDTH => 32,
        CASE11 => "1011",
        din11_WIDTH => 32,
        CASE12 => "1100",
        din12_WIDTH => 32,
        def_WIDTH => 32,
        sel_WIDTH => 4,
        dout_WIDTH => 32)
    port map (
        din0 => add180_1040314623_reload,
        din1 => add180_1_104636_reload,
        din2 => add180_2_104649_reload,
        din3 => add180_3_104662_reload,
        din4 => add180_4_104675_reload,
        din5 => add180_5_104688_reload,
        din6 => add180_6_104701_reload,
        din7 => add180_7_104714_reload,
        din8 => add180_8_104727_reload,
        din9 => add180_9_104740_reload,
        din10 => add180_10_104753_reload,
        din11 => add180_11_104766_reload,
        din12 => add180_12_104779_reload,
        def => tmp_s_fu_2209_p27,
        sel => ap_sig_allocacmp_i,
        dout => tmp_s_fu_2209_p29);

    sparsemux_27_4_32_1_1_U1835 : component conv3_sparsemux_27_4_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "0000",
        din0_WIDTH => 32,
        CASE1 => "0001",
        din1_WIDTH => 32,
        CASE2 => "0010",
        din2_WIDTH => 32,
        CASE3 => "0011",
        din3_WIDTH => 32,
        CASE4 => "0100",
        din4_WIDTH => 32,
        CASE5 => "0101",
        din5_WIDTH => 32,
        CASE6 => "0110",
        din6_WIDTH => 32,
        CASE7 => "0111",
        din7_WIDTH => 32,
        CASE8 => "1000",
        din8_WIDTH => 32,
        CASE9 => "1001",
        din9_WIDTH => 32,
        CASE10 => "1010",
        din10_WIDTH => 32,
        CASE11 => "1011",
        din11_WIDTH => 32,
        CASE12 => "1100",
        din12_WIDTH => 32,
        def_WIDTH => 32,
        sel_WIDTH => 4,
        dout_WIDTH => 32)
    port map (
        din0 => add180_1140484624_reload,
        din1 => add180_1_114637_reload,
        din2 => add180_2_114650_reload,
        din3 => add180_3_114663_reload,
        din4 => add180_4_114676_reload,
        din5 => add180_5_114689_reload,
        din6 => add180_6_114702_reload,
        din7 => add180_7_114715_reload,
        din8 => add180_8_114728_reload,
        din9 => add180_9_114741_reload,
        din10 => add180_10_114754_reload,
        din11 => add180_11_114767_reload,
        din12 => add180_12_114780_reload,
        def => tmp_10_fu_2269_p27,
        sel => ap_sig_allocacmp_i,
        dout => tmp_10_fu_2269_p29);

    sparsemux_27_4_32_1_1_U1836 : component conv3_sparsemux_27_4_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "0000",
        din0_WIDTH => 32,
        CASE1 => "0001",
        din1_WIDTH => 32,
        CASE2 => "0010",
        din2_WIDTH => 32,
        CASE3 => "0011",
        din3_WIDTH => 32,
        CASE4 => "0100",
        din4_WIDTH => 32,
        CASE5 => "0101",
        din5_WIDTH => 32,
        CASE6 => "0110",
        din6_WIDTH => 32,
        CASE7 => "0111",
        din7_WIDTH => 32,
        CASE8 => "1000",
        din8_WIDTH => 32,
        CASE9 => "1001",
        din9_WIDTH => 32,
        CASE10 => "1010",
        din10_WIDTH => 32,
        CASE11 => "1011",
        din11_WIDTH => 32,
        CASE12 => "1100",
        din12_WIDTH => 32,
        def_WIDTH => 32,
        sel_WIDTH => 4,
        dout_WIDTH => 32)
    port map (
        din0 => add180_1240654625_reload,
        din1 => add180_1_124638_reload,
        din2 => add180_2_124651_reload,
        din3 => add180_3_124664_reload,
        din4 => add180_4_124677_reload,
        din5 => add180_5_124690_reload,
        din6 => add180_6_124703_reload,
        din7 => add180_7_124716_reload,
        din8 => add180_8_124729_reload,
        din9 => add180_9_124742_reload,
        din10 => add180_10_124755_reload,
        din11 => add180_11_124768_reload,
        din12 => add180_12_124790_reload,
        def => tmp_11_fu_2329_p27,
        sel => ap_sig_allocacmp_i,
        dout => tmp_11_fu_2329_p29);

    flow_control_loop_pipe_sequential_init_U : component conv3_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready_sig,
        ap_done => ap_done_sig,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage6,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_block_pp0_stage0_subdone_grp0_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage0_subdone_grp0_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                        ap_block_pp0_stage0_subdone_grp0_done_reg <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0)) then 
                        ap_block_pp0_stage0_subdone_grp0_done_reg <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage10_subdone_grp0_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage10_subdone_grp0_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage10)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage10_subdone)) then 
                        ap_block_pp0_stage10_subdone_grp0_done_reg <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage10_subdone_grp0)) then 
                        ap_block_pp0_stage10_subdone_grp0_done_reg <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage11_subdone_grp0_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage11_subdone_grp0_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage11)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage11_subdone)) then 
                        ap_block_pp0_stage11_subdone_grp0_done_reg <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage11_subdone_grp0)) then 
                        ap_block_pp0_stage11_subdone_grp0_done_reg <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage12_subdone_grp0_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage12_subdone_grp0_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage12)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage12_subdone)) then 
                        ap_block_pp0_stage12_subdone_grp0_done_reg <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage12_subdone_grp0)) then 
                        ap_block_pp0_stage12_subdone_grp0_done_reg <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage1_subdone_grp0_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage1_subdone_grp0_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone)) then 
                        ap_block_pp0_stage1_subdone_grp0_done_reg <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp0)) then 
                        ap_block_pp0_stage1_subdone_grp0_done_reg <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage2_subdone_grp0_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage2_subdone_grp0_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage2_subdone)) then 
                        ap_block_pp0_stage2_subdone_grp0_done_reg <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage2_subdone_grp0)) then 
                        ap_block_pp0_stage2_subdone_grp0_done_reg <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage3_subdone_grp0_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage3_subdone_grp0_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage3_subdone)) then 
                        ap_block_pp0_stage3_subdone_grp0_done_reg <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage3_subdone_grp0)) then 
                        ap_block_pp0_stage3_subdone_grp0_done_reg <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage4_subdone_grp0_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage4_subdone_grp0_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage4_subdone)) then 
                        ap_block_pp0_stage4_subdone_grp0_done_reg <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage4_subdone_grp0)) then 
                        ap_block_pp0_stage4_subdone_grp0_done_reg <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage5_subdone_grp0_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage5_subdone_grp0_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage5_subdone)) then 
                        ap_block_pp0_stage5_subdone_grp0_done_reg <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage5_subdone_grp0)) then 
                        ap_block_pp0_stage5_subdone_grp0_done_reg <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage6_subdone_grp0_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage6_subdone_grp0_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage6_subdone)) then 
                        ap_block_pp0_stage6_subdone_grp0_done_reg <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage6_subdone_grp0)) then 
                        ap_block_pp0_stage6_subdone_grp0_done_reg <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage7_subdone_grp0_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage7_subdone_grp0_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage7_subdone)) then 
                        ap_block_pp0_stage7_subdone_grp0_done_reg <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage7_subdone_grp0)) then 
                        ap_block_pp0_stage7_subdone_grp0_done_reg <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage8_subdone_grp0_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage8_subdone_grp0_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage8)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage8_subdone)) then 
                        ap_block_pp0_stage8_subdone_grp0_done_reg <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage8_subdone_grp0)) then 
                        ap_block_pp0_stage8_subdone_grp0_done_reg <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage9_subdone_grp0_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage9_subdone_grp0_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage9)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage9_subdone)) then 
                        ap_block_pp0_stage9_subdone_grp0_done_reg <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage9_subdone_grp0)) then 
                        ap_block_pp0_stage9_subdone_grp0_done_reg <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_loop_exit_ready = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage6_subdone))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter0_stage6)) then 
                    ap_enable_reg_pp0_iter0_reg <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then 
                    ap_enable_reg_pp0_iter0_reg <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6_subdone))) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_const_boolean_0 = ap_block_pp0_stage12_subdone))) then 
                    ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                end if; 
            end if;
        end if;
    end process;


    i_1_fu_426_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if (((icmp_ln144_fu_1591_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                    i_1_fu_426 <= add_ln144_fu_1597_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    i_1_fu_426 <= ap_const_lv4_0;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                icmp_ln144_reg_3055 <= icmp_ln144_fu_1591_p2;
                tmp_10_reg_3131 <= tmp_10_fu_2269_p29;
                tmp_11_reg_3136 <= tmp_11_fu_2329_p29;
                tmp_1_reg_3081 <= tmp_1_fu_1669_p29;
                tmp_2_reg_3086 <= tmp_2_fu_1729_p29;
                tmp_3_reg_3091 <= tmp_3_fu_1789_p29;
                tmp_4_reg_3096 <= tmp_4_fu_1849_p29;
                tmp_5_reg_3101 <= tmp_5_fu_1909_p29;
                tmp_6_reg_3106 <= tmp_6_fu_1969_p29;
                tmp_7_reg_3111 <= tmp_7_fu_2029_p29;
                tmp_8_reg_3116 <= tmp_8_fu_2089_p29;
                tmp_9_reg_3121 <= tmp_9_fu_2149_p29;
                tmp_reg_3076 <= tmp_fu_1609_p29;
                tmp_s_reg_3126 <= tmp_s_fu_2209_p29;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001_grp0))) then
                out_12_reg_3191 <= grp_fu_10957_p_dout0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001_grp0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage6_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001_grp0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage4_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001_grp0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage10_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage10_11001_grp0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 
    = ap_block_pp0_stage8_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001_grp0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage12_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage12_11001_grp0)))) then
                reg_1569 <= grp_fu_10957_p_dout0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001_grp0)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage5_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001_grp0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage11_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage11_11001_grp0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = 
    ap_block_pp0_stage9_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage9_11001_grp0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage7_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001_grp0)))) then
                reg_1574 <= grp_fu_10957_p_dout0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001_grp0))) then
                select_ln144_10_reg_3197 <= select_ln144_10_fu_2936_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001_grp0))) then
                select_ln144_11_reg_3202 <= select_ln144_11_fu_2986_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001_grp0))) then
                select_ln144_12_reg_3207 <= select_ln144_12_fu_3035_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001_grp0))) then
                select_ln144_1_reg_3146 <= select_ln144_1_fu_2486_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001_grp0))) then
                select_ln144_2_reg_3151 <= select_ln144_2_fu_2536_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage9_11001_grp0))) then
                select_ln144_3_reg_3156 <= select_ln144_3_fu_2586_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_const_boolean_0 = ap_block_pp0_stage10_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage10_11001_grp0))) then
                select_ln144_4_reg_3161 <= select_ln144_4_fu_2636_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_boolean_0 = ap_block_pp0_stage11_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage11_11001_grp0))) then
                select_ln144_5_reg_3166 <= select_ln144_5_fu_2686_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_const_boolean_0 = ap_block_pp0_stage12_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage12_11001_grp0))) then
                select_ln144_6_reg_3171 <= select_ln144_6_fu_2736_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0))) then
                select_ln144_7_reg_3176 <= select_ln144_7_fu_2786_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001_grp0))) then
                select_ln144_8_reg_3181 <= select_ln144_8_fu_2836_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001_grp0))) then
                select_ln144_9_reg_3186 <= select_ln144_9_fu_2886_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001_grp0))) then
                select_ln144_reg_3141 <= select_ln144_fu_2436_p3;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_block_pp0_stage6_subdone, ap_condition_exit_pp0_iter0_stage6, ap_block_pp0_stage12_subdone, ap_block_pp0_stage4_subdone, ap_block_pp0_stage8_subdone, ap_block_pp0_stage10_subdone, ap_block_pp0_stage1_subdone, ap_block_pp0_stage5_subdone, ap_block_pp0_stage7_subdone, ap_block_pp0_stage9_subdone, ap_block_pp0_stage11_subdone, ap_block_pp0_stage0_subdone, ap_block_pp0_stage2_subdone, ap_block_pp0_stage3_subdone, ap_idle_pp0_1to1, ap_start_int)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                if ((not(((ap_start_int = ap_const_logic_0) and (ap_idle_pp0_1to1 = ap_const_logic_1))) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_pp0_stage1 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage2;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                end if;
            when ap_ST_fsm_pp0_stage2 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage2_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage3;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage2;
                end if;
            when ap_ST_fsm_pp0_stage3 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage3_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage4;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage3;
                end if;
            when ap_ST_fsm_pp0_stage4 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage4_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage5;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage4;
                end if;
            when ap_ST_fsm_pp0_stage5 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage5_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage6;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage5;
                end if;
            when ap_ST_fsm_pp0_stage6 => 
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter0_stage6)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage6_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage7;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage6;
                end if;
            when ap_ST_fsm_pp0_stage7 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage7_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage8;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage7;
                end if;
            when ap_ST_fsm_pp0_stage8 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage8_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage9;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage8;
                end if;
            when ap_ST_fsm_pp0_stage9 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage9_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage10;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage9;
                end if;
            when ap_ST_fsm_pp0_stage10 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage10_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage11;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage10;
                end if;
            when ap_ST_fsm_pp0_stage11 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage11_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage12;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage11;
                end if;
            when ap_ST_fsm_pp0_stage12 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage12_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage12;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXX";
        end case;
    end process;
    add_ln144_fu_1597_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_i) + unsigned(ap_const_lv4_1));
    and_ln151_10_fu_2930_p2 <= (or_ln151_10_fu_2924_p2 and grp_fu_1564_p2);
    and_ln151_11_fu_2980_p2 <= (or_ln151_11_fu_2974_p2 and grp_fu_1564_p2);
    and_ln151_12_fu_3029_p2 <= (or_ln151_12_fu_3023_p2 and grp_fu_1564_p2);
    and_ln151_1_fu_2480_p2 <= (or_ln151_1_fu_2474_p2 and grp_fu_1564_p2);
    and_ln151_2_fu_2530_p2 <= (or_ln151_2_fu_2524_p2 and grp_fu_1564_p2);
    and_ln151_3_fu_2580_p2 <= (or_ln151_3_fu_2574_p2 and grp_fu_1564_p2);
    and_ln151_4_fu_2630_p2 <= (or_ln151_4_fu_2624_p2 and grp_fu_1564_p2);
    and_ln151_5_fu_2680_p2 <= (or_ln151_5_fu_2674_p2 and grp_fu_1564_p2);
    and_ln151_6_fu_2730_p2 <= (or_ln151_6_fu_2724_p2 and grp_fu_1564_p2);
    and_ln151_7_fu_2780_p2 <= (or_ln151_7_fu_2774_p2 and grp_fu_1564_p2);
    and_ln151_8_fu_2830_p2 <= (or_ln151_8_fu_2824_p2 and grp_fu_1564_p2);
    and_ln151_9_fu_2880_p2 <= (or_ln151_9_fu_2874_p2 and grp_fu_1564_p2);
    and_ln151_fu_2430_p2 <= (or_ln151_fu_2424_p2 and grp_fu_1564_p2);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
    ap_CS_fsm_pp0_stage1 <= ap_CS_fsm(1);
    ap_CS_fsm_pp0_stage10 <= ap_CS_fsm(10);
    ap_CS_fsm_pp0_stage11 <= ap_CS_fsm(11);
    ap_CS_fsm_pp0_stage12 <= ap_CS_fsm(12);
    ap_CS_fsm_pp0_stage2 <= ap_CS_fsm(2);
    ap_CS_fsm_pp0_stage3 <= ap_CS_fsm(3);
    ap_CS_fsm_pp0_stage4 <= ap_CS_fsm(4);
    ap_CS_fsm_pp0_stage5 <= ap_CS_fsm(5);
    ap_CS_fsm_pp0_stage6 <= ap_CS_fsm(6);
    ap_CS_fsm_pp0_stage7 <= ap_CS_fsm(7);
    ap_CS_fsm_pp0_stage8 <= ap_CS_fsm(8);
    ap_CS_fsm_pp0_stage9 <= ap_CS_fsm(9);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_00001_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_01001_grp7 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_11001_assign_proc : process(ap_enable_reg_pp0_iter1, m_axi_gmem0_0_WREADY)
    begin
                ap_block_pp0_stage0_11001 <= ((m_axi_gmem0_0_WREADY = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1));
    end process;

        ap_block_pp0_stage0_11001_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_11001_grp7_assign_proc : process(ap_enable_reg_pp0_iter1, m_axi_gmem0_0_WREADY)
    begin
                ap_block_pp0_stage0_11001_grp7 <= ((m_axi_gmem0_0_WREADY = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1));
    end process;

        ap_block_pp0_stage0_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_grp7 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_subdone_assign_proc : process(ap_enable_reg_pp0_iter1, m_axi_gmem0_0_WREADY)
    begin
                ap_block_pp0_stage0_subdone <= ((m_axi_gmem0_0_WREADY = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1));
    end process;

        ap_block_pp0_stage0_subdone_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage10_00001_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage10_01001_grp4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage10_11001_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage10_11001_grp4_assign_proc : process(ap_enable_reg_pp0_iter0_reg, ap_block_state11_io_grp4)
    begin
                ap_block_pp0_stage10_11001_grp4 <= ((ap_const_boolean_1 = ap_block_state11_io_grp4) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1));
    end process;

        ap_block_pp0_stage10_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage10_grp4 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage10_subdone_assign_proc : process(ap_enable_reg_pp0_iter0_reg, ap_block_state11_io_grp4)
    begin
                ap_block_pp0_stage10_subdone <= ((ap_const_boolean_1 = ap_block_state11_io_grp4) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1));
    end process;

        ap_block_pp0_stage10_subdone_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage11_00001_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage11_01001_grp5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage11_11001_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage11_11001_grp5_assign_proc : process(ap_enable_reg_pp0_iter0_reg, ap_block_state12_io_grp5)
    begin
                ap_block_pp0_stage11_11001_grp5 <= ((ap_const_boolean_1 = ap_block_state12_io_grp5) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1));
    end process;

        ap_block_pp0_stage11_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage11_grp5 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage11_subdone_assign_proc : process(ap_enable_reg_pp0_iter0_reg, ap_block_state12_io_grp5)
    begin
                ap_block_pp0_stage11_subdone <= ((ap_const_boolean_1 = ap_block_state12_io_grp5) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1));
    end process;

        ap_block_pp0_stage11_subdone_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage12_00001_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage12_01001_grp6 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage12_11001_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage12_11001_grp6_assign_proc : process(ap_enable_reg_pp0_iter0_reg, ap_block_state13_io_grp6)
    begin
                ap_block_pp0_stage12_11001_grp6 <= ((ap_const_boolean_1 = ap_block_state13_io_grp6) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1));
    end process;

        ap_block_pp0_stage12_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage12_grp6 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage12_subdone_assign_proc : process(ap_enable_reg_pp0_iter0_reg, ap_block_state13_io_grp6)
    begin
                ap_block_pp0_stage12_subdone <= ((ap_const_boolean_1 = ap_block_state13_io_grp6) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1));
    end process;

        ap_block_pp0_stage12_subdone_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1_00001_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1_01001_grp8 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage1_11001_assign_proc : process(ap_enable_reg_pp0_iter1, m_axi_gmem0_0_WREADY)
    begin
                ap_block_pp0_stage1_11001 <= ((m_axi_gmem0_0_WREADY = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1));
    end process;

        ap_block_pp0_stage1_11001_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage1_11001_grp8_assign_proc : process(ap_enable_reg_pp0_iter1, m_axi_gmem0_0_WREADY)
    begin
                ap_block_pp0_stage1_11001_grp8 <= ((m_axi_gmem0_0_WREADY = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1));
    end process;

        ap_block_pp0_stage1_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1_grp8 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage1_subdone_assign_proc : process(ap_enable_reg_pp0_iter1, m_axi_gmem0_0_WREADY)
    begin
                ap_block_pp0_stage1_subdone <= ((m_axi_gmem0_0_WREADY = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1));
    end process;

        ap_block_pp0_stage1_subdone_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage2_00001_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage2_01001_grp9 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage2_11001_assign_proc : process(ap_enable_reg_pp0_iter1, m_axi_gmem0_0_WREADY)
    begin
                ap_block_pp0_stage2_11001 <= ((m_axi_gmem0_0_WREADY = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1));
    end process;

        ap_block_pp0_stage2_11001_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage2_11001_grp9_assign_proc : process(ap_enable_reg_pp0_iter1, m_axi_gmem0_0_WREADY)
    begin
                ap_block_pp0_stage2_11001_grp9 <= ((m_axi_gmem0_0_WREADY = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1));
    end process;

        ap_block_pp0_stage2_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage2_grp9 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage2_subdone_assign_proc : process(ap_enable_reg_pp0_iter1, m_axi_gmem0_0_WREADY)
    begin
                ap_block_pp0_stage2_subdone <= ((m_axi_gmem0_0_WREADY = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1));
    end process;

        ap_block_pp0_stage2_subdone_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage3_00001_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage3_01001_grp10 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage3_11001_assign_proc : process(ap_enable_reg_pp0_iter1, m_axi_gmem0_0_WREADY)
    begin
                ap_block_pp0_stage3_11001 <= ((m_axi_gmem0_0_WREADY = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1));
    end process;

        ap_block_pp0_stage3_11001_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage3_11001_grp10_assign_proc : process(ap_enable_reg_pp0_iter1, m_axi_gmem0_0_WREADY)
    begin
                ap_block_pp0_stage3_11001_grp10 <= ((m_axi_gmem0_0_WREADY = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1));
    end process;

        ap_block_pp0_stage3_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage3_grp10 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage3_subdone_assign_proc : process(ap_enable_reg_pp0_iter1, m_axi_gmem0_0_WREADY)
    begin
                ap_block_pp0_stage3_subdone <= ((m_axi_gmem0_0_WREADY = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1));
    end process;

        ap_block_pp0_stage3_subdone_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage4_00001_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage4_01001_grp11 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage4_11001_assign_proc : process(ap_enable_reg_pp0_iter1, m_axi_gmem0_0_WREADY)
    begin
                ap_block_pp0_stage4_11001 <= ((m_axi_gmem0_0_WREADY = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1));
    end process;

        ap_block_pp0_stage4_11001_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage4_11001_grp11_assign_proc : process(ap_enable_reg_pp0_iter1, m_axi_gmem0_0_WREADY)
    begin
                ap_block_pp0_stage4_11001_grp11 <= ((m_axi_gmem0_0_WREADY = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1));
    end process;

        ap_block_pp0_stage4_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage4_grp11 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage4_subdone_assign_proc : process(ap_enable_reg_pp0_iter1, m_axi_gmem0_0_WREADY)
    begin
                ap_block_pp0_stage4_subdone <= ((m_axi_gmem0_0_WREADY = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1));
    end process;

        ap_block_pp0_stage4_subdone_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage5_00001_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage5_01001_grp12 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage5_11001_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage5_11001_grp12_assign_proc : process(ap_enable_reg_pp0_iter1, m_axi_gmem0_0_WREADY)
    begin
                ap_block_pp0_stage5_11001_grp12 <= ((m_axi_gmem0_0_WREADY = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1));
    end process;

        ap_block_pp0_stage5_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage5_grp12 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage5_subdone_assign_proc : process(ap_enable_reg_pp0_iter1, m_axi_gmem0_0_WREADY)
    begin
                ap_block_pp0_stage5_subdone <= ((m_axi_gmem0_0_WREADY = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1));
    end process;

        ap_block_pp0_stage5_subdone_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage6_00001_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage6_01001_grp13 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage6_11001_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage6_11001_grp13_assign_proc : process(ap_enable_reg_pp0_iter1, m_axi_gmem0_0_WREADY)
    begin
                ap_block_pp0_stage6_11001_grp13 <= ((m_axi_gmem0_0_WREADY = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1));
    end process;

        ap_block_pp0_stage6_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage6_grp13 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage6_subdone_assign_proc : process(ap_enable_reg_pp0_iter1, m_axi_gmem0_0_WREADY)
    begin
                ap_block_pp0_stage6_subdone <= ((m_axi_gmem0_0_WREADY = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1));
    end process;

        ap_block_pp0_stage6_subdone_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage7_00001_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage7_01001_grp1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage7_11001_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage7_11001_grp1_assign_proc : process(ap_enable_reg_pp0_iter0_reg, ap_block_state8_io_grp1)
    begin
                ap_block_pp0_stage7_11001_grp1 <= ((ap_const_boolean_1 = ap_block_state8_io_grp1) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1));
    end process;

        ap_block_pp0_stage7_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage7_grp1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage7_subdone_assign_proc : process(ap_enable_reg_pp0_iter0_reg, ap_block_state8_io_grp1)
    begin
                ap_block_pp0_stage7_subdone <= ((ap_const_boolean_1 = ap_block_state8_io_grp1) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1));
    end process;

        ap_block_pp0_stage7_subdone_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage8_00001_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage8_01001_grp2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage8_11001_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage8_11001_grp2_assign_proc : process(ap_enable_reg_pp0_iter0_reg, ap_block_state9_io_grp2)
    begin
                ap_block_pp0_stage8_11001_grp2 <= ((ap_const_boolean_1 = ap_block_state9_io_grp2) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1));
    end process;

        ap_block_pp0_stage8_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage8_grp2 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage8_subdone_assign_proc : process(ap_enable_reg_pp0_iter0_reg, ap_block_state9_io_grp2)
    begin
                ap_block_pp0_stage8_subdone <= ((ap_const_boolean_1 = ap_block_state9_io_grp2) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1));
    end process;

        ap_block_pp0_stage8_subdone_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage9_00001_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage9_01001_grp3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage9_11001_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage9_11001_grp3_assign_proc : process(ap_enable_reg_pp0_iter0_reg, ap_block_state10_io_grp3)
    begin
                ap_block_pp0_stage9_11001_grp3 <= ((ap_const_boolean_1 = ap_block_state10_io_grp3) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1));
    end process;

        ap_block_pp0_stage9_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage9_grp3 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage9_subdone_assign_proc : process(ap_enable_reg_pp0_iter0_reg, ap_block_state10_io_grp3)
    begin
                ap_block_pp0_stage9_subdone <= ((ap_const_boolean_1 = ap_block_state10_io_grp3) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1));
    end process;

        ap_block_pp0_stage9_subdone_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state10_io_grp3_assign_proc : process(m_axi_gmem0_0_WREADY, icmp_ln144_reg_3055)
    begin
                ap_block_state10_io_grp3 <= ((m_axi_gmem0_0_WREADY = ap_const_logic_0) and (icmp_ln144_reg_3055 = ap_const_lv1_0));
    end process;


    ap_block_state11_io_grp4_assign_proc : process(m_axi_gmem0_0_WREADY, icmp_ln144_reg_3055)
    begin
                ap_block_state11_io_grp4 <= ((m_axi_gmem0_0_WREADY = ap_const_logic_0) and (icmp_ln144_reg_3055 = ap_const_lv1_0));
    end process;


    ap_block_state12_io_grp5_assign_proc : process(m_axi_gmem0_0_WREADY, icmp_ln144_reg_3055)
    begin
                ap_block_state12_io_grp5 <= ((m_axi_gmem0_0_WREADY = ap_const_logic_0) and (icmp_ln144_reg_3055 = ap_const_lv1_0));
    end process;


    ap_block_state13_io_grp6_assign_proc : process(m_axi_gmem0_0_WREADY, icmp_ln144_reg_3055)
    begin
                ap_block_state13_io_grp6 <= ((m_axi_gmem0_0_WREADY = ap_const_logic_0) and (icmp_ln144_reg_3055 = ap_const_lv1_0));
    end process;


    ap_block_state8_io_grp1_assign_proc : process(m_axi_gmem0_0_WREADY, icmp_ln144_reg_3055)
    begin
                ap_block_state8_io_grp1 <= ((m_axi_gmem0_0_WREADY = ap_const_logic_0) and (icmp_ln144_reg_3055 = ap_const_lv1_0));
    end process;


    ap_block_state9_io_grp2_assign_proc : process(m_axi_gmem0_0_WREADY, icmp_ln144_reg_3055)
    begin
                ap_block_state9_io_grp2 <= ((m_axi_gmem0_0_WREADY = ap_const_logic_0) and (icmp_ln144_reg_3055 = ap_const_lv1_0));
    end process;


    ap_condition_exit_pp0_iter0_stage6_assign_proc : process(ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_subdone, ap_enable_reg_pp0_iter0_reg, icmp_ln144_reg_3055)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (icmp_ln144_reg_3055 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage6_subdone))) then 
            ap_condition_exit_pp0_iter0_stage6 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage6 <= ap_const_logic_0;
        end if; 
    end process;

    ap_done <= ap_done_sig;

    ap_done_int_assign_proc : process(ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_subdone, ap_loop_exit_ready, ap_done_reg)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_loop_exit_ready = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage6_subdone))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_enable_reg_pp0_iter0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0_reg, ap_start_int)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then 
            ap_enable_reg_pp0_iter0 <= ap_start_int;
        else 
            ap_enable_reg_pp0_iter0 <= ap_enable_reg_pp0_iter0_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_idle_pp0 = ap_const_logic_1) and (ap_start_int = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_1to1_assign_proc : process(ap_enable_reg_pp0_iter1)
    begin
        if ((ap_enable_reg_pp0_iter1 = ap_const_logic_0)) then 
            ap_idle_pp0_1to1 <= ap_const_logic_1;
        else 
            ap_idle_pp0_1to1 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage6;
    ap_ready <= ap_ready_sig;

    ap_ready_int_assign_proc : process(ap_enable_reg_pp0_iter0_reg, ap_CS_fsm_pp0_stage12, ap_block_pp0_stage12_subdone)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage12_subdone))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_i_assign_proc : process(ap_CS_fsm_pp0_stage0, i_1_fu_426, ap_loop_init, ap_block_pp0_stage0)
    begin
        if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ap_sig_allocacmp_i <= ap_const_lv4_0;
        else 
            ap_sig_allocacmp_i <= i_1_fu_426;
        end if; 
    end process;

    bitcast_ln151_10_fu_2894_p1 <= reg_1569;
    bitcast_ln151_11_fu_2944_p1 <= reg_1574;
    bitcast_ln151_12_fu_2994_p1 <= out_12_reg_3191;
    bitcast_ln151_1_fu_2444_p1 <= reg_1574;
    bitcast_ln151_2_fu_2494_p1 <= reg_1569;
    bitcast_ln151_3_fu_2544_p1 <= reg_1574;
    bitcast_ln151_4_fu_2594_p1 <= reg_1569;
    bitcast_ln151_5_fu_2644_p1 <= reg_1574;
    bitcast_ln151_6_fu_2694_p1 <= reg_1569;
    bitcast_ln151_7_fu_2744_p1 <= reg_1574;
    bitcast_ln151_8_fu_2794_p1 <= reg_1569;
    bitcast_ln151_9_fu_2844_p1 <= reg_1574;
    bitcast_ln151_fu_2394_p1 <= reg_1569;

    gmem0_blk_n_W_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage6, m_axi_gmem0_0_WREADY, ap_enable_reg_pp0_iter0_reg, icmp_ln144_reg_3055, ap_CS_fsm_pp0_stage12, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_grp1, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_grp2, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9_grp3, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10_grp4, ap_CS_fsm_pp0_stage11, ap_block_pp0_stage11_grp5, ap_block_pp0_stage12_grp6, ap_block_pp0_stage0_grp7, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_grp8, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_grp9, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_grp10, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_grp11, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_grp12, ap_block_pp0_stage6_grp13)
    begin
        if ((((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6_grp13)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_grp12)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_grp11)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_grp10)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_grp9)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_grp8)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_grp7)) 
    or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (icmp_ln144_reg_3055 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage11_grp5)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (icmp_ln144_reg_3055 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage10_grp4)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (icmp_ln144_reg_3055 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage9_grp3)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (icmp_ln144_reg_3055 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage8_grp2)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (icmp_ln144_reg_3055 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage7_grp1)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage12) 
    and (icmp_ln144_reg_3055 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage12_grp6)))) then 
            gmem0_blk_n_W <= m_axi_gmem0_0_WREADY;
        else 
            gmem0_blk_n_W <= ap_const_logic_1;
        end if; 
    end process;

    grp_fu_10957_p_ce <= grp_fu_1560_ce;
    grp_fu_10957_p_din0 <= grp_fu_1560_p0;
    grp_fu_10957_p_din1 <= empty;
    grp_fu_10957_p_opcode <= ap_const_lv2_0;

    grp_fu_1560_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage12, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage4_11001_grp0, ap_block_pp0_stage4_subdone_grp0_done_reg, ap_block_pp0_stage6_11001_grp0, ap_block_pp0_stage6_subdone_grp0_done_reg, ap_block_pp0_stage8_11001_grp0, ap_block_pp0_stage8_subdone_grp0_done_reg, ap_block_pp0_stage10_11001_grp0, ap_block_pp0_stage10_subdone_grp0_done_reg, ap_block_pp0_stage12_11001_grp0, ap_block_pp0_stage12_subdone_grp0_done_reg, ap_block_pp0_stage1_11001_grp0, ap_block_pp0_stage1_subdone_grp0_done_reg, ap_block_pp0_stage5_11001_grp0, ap_block_pp0_stage5_subdone_grp0_done_reg, ap_block_pp0_stage7_11001_grp0, ap_block_pp0_stage7_subdone_grp0_done_reg, ap_block_pp0_stage9_11001_grp0, ap_block_pp0_stage9_subdone_grp0_done_reg, ap_block_pp0_stage11_11001_grp0, ap_block_pp0_stage11_subdone_grp0_done_reg, ap_block_pp0_stage0_11001_grp0, ap_block_pp0_stage0_subdone_grp0_done_reg, ap_block_pp0_stage2_11001_grp0, ap_block_pp0_stage2_subdone_grp0_done_reg, ap_block_pp0_stage3_11001_grp0, ap_block_pp0_stage3_subdone_grp0_done_reg)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001_grp0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001_grp0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001_grp0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001_grp0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001_grp0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001_grp0)) 
    or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_boolean_0 = ap_block_pp0_stage11_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage11_11001_grp0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_const_boolean_0 = ap_block_pp0_stage10_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage10_11001_grp0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage9_11001_grp0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001_grp0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001_grp0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0)) 
    or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_const_boolean_0 = ap_block_pp0_stage12_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage12_11001_grp0)))) then 
            grp_fu_1560_ce <= ap_const_logic_1;
        else 
            grp_fu_1560_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_1560_p0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage6, ap_enable_reg_pp0_iter0_reg, ap_CS_fsm_pp0_stage12, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, tmp_reg_3076, tmp_1_reg_3081, tmp_2_reg_3086, tmp_3_reg_3091, tmp_4_reg_3096, tmp_5_reg_3101, tmp_6_reg_3106, tmp_7_reg_3111, tmp_8_reg_3116, tmp_9_reg_3121, tmp_s_reg_3126, tmp_10_reg_3131, tmp_11_reg_3136, ap_block_pp0_stage1_grp0, ap_block_pp0_stage2_grp0, ap_block_pp0_stage3_grp0, ap_block_pp0_stage4_grp0, ap_block_pp0_stage5_grp0, ap_block_pp0_stage6_grp0, ap_block_pp0_stage7_grp0, ap_block_pp0_stage8_grp0, ap_block_pp0_stage9_grp0, ap_block_pp0_stage10_grp0, ap_block_pp0_stage11_grp0, ap_block_pp0_stage12_grp0, ap_block_pp0_stage0_grp0)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_grp0))) then 
            grp_fu_1560_p0 <= tmp_11_reg_3136;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage12_grp0))) then 
            grp_fu_1560_p0 <= tmp_10_reg_3131;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage11_grp0))) then 
            grp_fu_1560_p0 <= tmp_s_reg_3126;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage10_grp0))) then 
            grp_fu_1560_p0 <= tmp_9_reg_3121;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage9_grp0))) then 
            grp_fu_1560_p0 <= tmp_8_reg_3116;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage8_grp0))) then 
            grp_fu_1560_p0 <= tmp_7_reg_3111;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage7_grp0))) then 
            grp_fu_1560_p0 <= tmp_6_reg_3106;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage6_grp0))) then 
            grp_fu_1560_p0 <= tmp_5_reg_3101;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage5_grp0))) then 
            grp_fu_1560_p0 <= tmp_4_reg_3096;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage4_grp0))) then 
            grp_fu_1560_p0 <= tmp_3_reg_3091;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage3_grp0))) then 
            grp_fu_1560_p0 <= tmp_2_reg_3086;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_grp0))) then 
            grp_fu_1560_p0 <= tmp_1_reg_3081;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_grp0))) then 
            grp_fu_1560_p0 <= tmp_reg_3076;
        else 
            grp_fu_1560_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1564_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage12, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage4_11001_grp0, ap_block_pp0_stage4_subdone_grp0_done_reg, ap_block_pp0_stage6_11001_grp0, ap_block_pp0_stage6_subdone_grp0_done_reg, ap_block_pp0_stage8_11001_grp0, ap_block_pp0_stage8_subdone_grp0_done_reg, ap_block_pp0_stage10_11001_grp0, ap_block_pp0_stage10_subdone_grp0_done_reg, ap_block_pp0_stage12_11001_grp0, ap_block_pp0_stage12_subdone_grp0_done_reg, ap_block_pp0_stage1_11001_grp0, ap_block_pp0_stage1_subdone_grp0_done_reg, ap_block_pp0_stage5_11001_grp0, ap_block_pp0_stage5_subdone_grp0_done_reg, ap_block_pp0_stage7_11001_grp0, ap_block_pp0_stage7_subdone_grp0_done_reg, ap_block_pp0_stage9_11001_grp0, ap_block_pp0_stage9_subdone_grp0_done_reg, ap_block_pp0_stage11_11001_grp0, ap_block_pp0_stage11_subdone_grp0_done_reg, ap_block_pp0_stage0_11001_grp0, ap_block_pp0_stage0_subdone_grp0_done_reg, ap_block_pp0_stage2_11001_grp0, ap_block_pp0_stage2_subdone_grp0_done_reg, ap_block_pp0_stage3_11001_grp0, ap_block_pp0_stage3_subdone_grp0_done_reg)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001_grp0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001_grp0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001_grp0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001_grp0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001_grp0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001_grp0)) 
    or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_boolean_0 = ap_block_pp0_stage11_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage11_11001_grp0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_const_boolean_0 = ap_block_pp0_stage10_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage10_11001_grp0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage9_11001_grp0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001_grp0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001_grp0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0)) 
    or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_const_boolean_0 = ap_block_pp0_stage12_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage12_11001_grp0)))) then 
            grp_fu_1564_ce <= ap_const_logic_1;
        else 
            grp_fu_1564_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_1564_p0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage6, ap_enable_reg_pp0_iter0_reg, ap_CS_fsm_pp0_stage12, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, reg_1569, reg_1574, out_12_reg_3191, ap_block_pp0_stage1_grp0, ap_block_pp0_stage2_grp0, ap_block_pp0_stage3_grp0, ap_block_pp0_stage4_grp0, ap_block_pp0_stage5_grp0, ap_block_pp0_stage6_grp0, ap_block_pp0_stage7_grp0, ap_block_pp0_stage8_grp0, ap_block_pp0_stage9_grp0, ap_block_pp0_stage10_grp0, ap_block_pp0_stage11_grp0, ap_block_pp0_stage12_grp0, ap_block_pp0_stage0_grp0)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_grp0))) then 
            grp_fu_1564_p0 <= out_12_reg_3191;
        elsif ((((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_grp0)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_grp0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage6_grp0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage10_grp0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage8_grp0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage12_grp0)))) then 
            grp_fu_1564_p0 <= reg_1574;
        elsif ((((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_grp0)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_grp0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage5_grp0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage11_grp0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage9_grp0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage7_grp0)))) then 
            grp_fu_1564_p0 <= reg_1569;
        else 
            grp_fu_1564_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    icmp_ln144_fu_1591_p2 <= "1" when (ap_sig_allocacmp_i = ap_const_lv4_D) else "0";
    icmp_ln151_10_fu_2662_p2 <= "0" when (tmp_22_fu_2648_p4 = ap_const_lv8_FF) else "1";
    icmp_ln151_11_fu_2668_p2 <= "1" when (trunc_ln151_5_fu_2658_p1 = ap_const_lv23_0) else "0";
    icmp_ln151_12_fu_2712_p2 <= "0" when (tmp_24_fu_2698_p4 = ap_const_lv8_FF) else "1";
    icmp_ln151_13_fu_2718_p2 <= "1" when (trunc_ln151_6_fu_2708_p1 = ap_const_lv23_0) else "0";
    icmp_ln151_14_fu_2762_p2 <= "0" when (tmp_26_fu_2748_p4 = ap_const_lv8_FF) else "1";
    icmp_ln151_15_fu_2768_p2 <= "1" when (trunc_ln151_7_fu_2758_p1 = ap_const_lv23_0) else "0";
    icmp_ln151_16_fu_2812_p2 <= "0" when (tmp_28_fu_2798_p4 = ap_const_lv8_FF) else "1";
    icmp_ln151_17_fu_2818_p2 <= "1" when (trunc_ln151_8_fu_2808_p1 = ap_const_lv23_0) else "0";
    icmp_ln151_18_fu_2862_p2 <= "0" when (tmp_30_fu_2848_p4 = ap_const_lv8_FF) else "1";
    icmp_ln151_19_fu_2868_p2 <= "1" when (trunc_ln151_9_fu_2858_p1 = ap_const_lv23_0) else "0";
    icmp_ln151_1_fu_2418_p2 <= "1" when (trunc_ln151_fu_2408_p1 = ap_const_lv23_0) else "0";
    icmp_ln151_20_fu_2912_p2 <= "0" when (tmp_32_fu_2898_p4 = ap_const_lv8_FF) else "1";
    icmp_ln151_21_fu_2918_p2 <= "1" when (trunc_ln151_10_fu_2908_p1 = ap_const_lv23_0) else "0";
    icmp_ln151_22_fu_2962_p2 <= "0" when (tmp_34_fu_2948_p4 = ap_const_lv8_FF) else "1";
    icmp_ln151_23_fu_2968_p2 <= "1" when (trunc_ln151_11_fu_2958_p1 = ap_const_lv23_0) else "0";
    icmp_ln151_24_fu_3011_p2 <= "0" when (tmp_36_fu_2997_p4 = ap_const_lv8_FF) else "1";
    icmp_ln151_25_fu_3017_p2 <= "1" when (trunc_ln151_12_fu_3007_p1 = ap_const_lv23_0) else "0";
    icmp_ln151_2_fu_2462_p2 <= "0" when (tmp_14_fu_2448_p4 = ap_const_lv8_FF) else "1";
    icmp_ln151_3_fu_2468_p2 <= "1" when (trunc_ln151_1_fu_2458_p1 = ap_const_lv23_0) else "0";
    icmp_ln151_4_fu_2512_p2 <= "0" when (tmp_16_fu_2498_p4 = ap_const_lv8_FF) else "1";
    icmp_ln151_5_fu_2518_p2 <= "1" when (trunc_ln151_2_fu_2508_p1 = ap_const_lv23_0) else "0";
    icmp_ln151_6_fu_2562_p2 <= "0" when (tmp_18_fu_2548_p4 = ap_const_lv8_FF) else "1";
    icmp_ln151_7_fu_2568_p2 <= "1" when (trunc_ln151_3_fu_2558_p1 = ap_const_lv23_0) else "0";
    icmp_ln151_8_fu_2612_p2 <= "0" when (tmp_20_fu_2598_p4 = ap_const_lv8_FF) else "1";
    icmp_ln151_9_fu_2618_p2 <= "1" when (trunc_ln151_4_fu_2608_p1 = ap_const_lv23_0) else "0";
    icmp_ln151_fu_2412_p2 <= "0" when (tmp_12_fu_2398_p4 = ap_const_lv8_FF) else "1";
    m_axi_gmem0_0_ARADDR <= ap_const_lv64_0;
    m_axi_gmem0_0_ARBURST <= ap_const_lv2_0;
    m_axi_gmem0_0_ARCACHE <= ap_const_lv4_0;
    m_axi_gmem0_0_ARID <= ap_const_lv1_0;
    m_axi_gmem0_0_ARLEN <= ap_const_lv32_0;
    m_axi_gmem0_0_ARLOCK <= ap_const_lv2_0;
    m_axi_gmem0_0_ARPROT <= ap_const_lv3_0;
    m_axi_gmem0_0_ARQOS <= ap_const_lv4_0;
    m_axi_gmem0_0_ARREGION <= ap_const_lv4_0;
    m_axi_gmem0_0_ARSIZE <= ap_const_lv3_0;
    m_axi_gmem0_0_ARUSER <= ap_const_lv1_0;
    m_axi_gmem0_0_ARVALID <= ap_const_logic_0;
    m_axi_gmem0_0_AWADDR <= ap_const_lv64_0;
    m_axi_gmem0_0_AWBURST <= ap_const_lv2_0;
    m_axi_gmem0_0_AWCACHE <= ap_const_lv4_0;
    m_axi_gmem0_0_AWID <= ap_const_lv1_0;
    m_axi_gmem0_0_AWLEN <= ap_const_lv32_0;
    m_axi_gmem0_0_AWLOCK <= ap_const_lv2_0;
    m_axi_gmem0_0_AWPROT <= ap_const_lv3_0;
    m_axi_gmem0_0_AWQOS <= ap_const_lv4_0;
    m_axi_gmem0_0_AWREGION <= ap_const_lv4_0;
    m_axi_gmem0_0_AWSIZE <= ap_const_lv3_0;
    m_axi_gmem0_0_AWUSER <= ap_const_lv1_0;
    m_axi_gmem0_0_AWVALID <= ap_const_logic_0;
    m_axi_gmem0_0_BREADY <= ap_const_logic_0;
    m_axi_gmem0_0_RREADY <= ap_const_logic_0;

    m_axi_gmem0_0_WDATA_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage6, ap_enable_reg_pp0_iter0_reg, icmp_ln144_reg_3055, ap_CS_fsm_pp0_stage12, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, select_ln144_reg_3141, select_ln144_1_reg_3146, select_ln144_2_reg_3151, select_ln144_3_reg_3156, select_ln144_4_reg_3161, select_ln144_5_reg_3166, select_ln144_6_reg_3171, select_ln144_7_reg_3176, select_ln144_8_reg_3181, select_ln144_9_reg_3186, select_ln144_10_reg_3197, select_ln144_11_reg_3202, select_ln144_12_reg_3207, ap_block_pp0_stage7_01001_grp1, ap_block_pp0_stage8_01001_grp2, ap_block_pp0_stage9_01001_grp3, ap_block_pp0_stage10_01001_grp4, ap_block_pp0_stage11_01001_grp5, ap_block_pp0_stage12_01001_grp6, ap_block_pp0_stage0_01001_grp7, ap_block_pp0_stage1_01001_grp8, ap_block_pp0_stage2_01001_grp9, ap_block_pp0_stage3_01001_grp10, ap_block_pp0_stage4_01001_grp11, ap_block_pp0_stage5_01001_grp12, ap_block_pp0_stage6_01001_grp13)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6_01001_grp13))) then 
            m_axi_gmem0_0_WDATA <= select_ln144_12_reg_3207;
        elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_01001_grp12))) then 
            m_axi_gmem0_0_WDATA <= select_ln144_11_reg_3202;
        elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_01001_grp11))) then 
            m_axi_gmem0_0_WDATA <= select_ln144_10_reg_3197;
        elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_01001_grp10))) then 
            m_axi_gmem0_0_WDATA <= select_ln144_9_reg_3186;
        elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_01001_grp9))) then 
            m_axi_gmem0_0_WDATA <= select_ln144_8_reg_3181;
        elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_01001_grp8))) then 
            m_axi_gmem0_0_WDATA <= select_ln144_7_reg_3176;
        elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_01001_grp7))) then 
            m_axi_gmem0_0_WDATA <= select_ln144_6_reg_3171;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (icmp_ln144_reg_3055 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage12_01001_grp6))) then 
            m_axi_gmem0_0_WDATA <= select_ln144_5_reg_3166;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (icmp_ln144_reg_3055 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage11_01001_grp5))) then 
            m_axi_gmem0_0_WDATA <= select_ln144_4_reg_3161;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (icmp_ln144_reg_3055 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage10_01001_grp4))) then 
            m_axi_gmem0_0_WDATA <= select_ln144_3_reg_3156;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (icmp_ln144_reg_3055 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage9_01001_grp3))) then 
            m_axi_gmem0_0_WDATA <= select_ln144_2_reg_3151;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (icmp_ln144_reg_3055 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage8_01001_grp2))) then 
            m_axi_gmem0_0_WDATA <= select_ln144_1_reg_3146;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (icmp_ln144_reg_3055 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage7_01001_grp1))) then 
            m_axi_gmem0_0_WDATA <= select_ln144_reg_3141;
        else 
            m_axi_gmem0_0_WDATA <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    m_axi_gmem0_0_WID <= ap_const_lv1_0;
    m_axi_gmem0_0_WLAST <= ap_const_logic_0;
    m_axi_gmem0_0_WSTRB <= ap_const_lv4_F;
    m_axi_gmem0_0_WUSER <= ap_const_lv1_0;

    m_axi_gmem0_0_WVALID_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage6, ap_enable_reg_pp0_iter0_reg, icmp_ln144_reg_3055, ap_CS_fsm_pp0_stage12, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage0_11001_grp7, ap_block_pp0_stage7_11001_grp1, ap_block_pp0_stage8_11001_grp2, ap_block_pp0_stage9_11001_grp3, ap_block_pp0_stage10_11001_grp4, ap_block_pp0_stage11_11001_grp5, ap_block_pp0_stage12_11001_grp6, ap_block_pp0_stage1_11001_grp8, ap_block_pp0_stage2_11001_grp9, ap_block_pp0_stage3_11001_grp10, ap_block_pp0_stage4_11001_grp11, ap_block_pp0_stage5_11001_grp12, ap_block_pp0_stage6_11001_grp13)
    begin
        if ((((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001_grp13)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001_grp12)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001_grp11)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001_grp10)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001_grp9)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001_grp8)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and 
    (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp7)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (icmp_ln144_reg_3055 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage11_11001_grp5)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (icmp_ln144_reg_3055 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage10_11001_grp4)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (icmp_ln144_reg_3055 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage9_11001_grp3)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (icmp_ln144_reg_3055 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001_grp2)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (icmp_ln144_reg_3055 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 
    = ap_block_pp0_stage7_11001_grp1)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (icmp_ln144_reg_3055 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage12_11001_grp6)))) then 
            m_axi_gmem0_0_WVALID <= ap_const_logic_1;
        else 
            m_axi_gmem0_0_WVALID <= ap_const_logic_0;
        end if; 
    end process;

    or_ln151_10_fu_2924_p2 <= (icmp_ln151_21_fu_2918_p2 or icmp_ln151_20_fu_2912_p2);
    or_ln151_11_fu_2974_p2 <= (icmp_ln151_23_fu_2968_p2 or icmp_ln151_22_fu_2962_p2);
    or_ln151_12_fu_3023_p2 <= (icmp_ln151_25_fu_3017_p2 or icmp_ln151_24_fu_3011_p2);
    or_ln151_1_fu_2474_p2 <= (icmp_ln151_3_fu_2468_p2 or icmp_ln151_2_fu_2462_p2);
    or_ln151_2_fu_2524_p2 <= (icmp_ln151_5_fu_2518_p2 or icmp_ln151_4_fu_2512_p2);
    or_ln151_3_fu_2574_p2 <= (icmp_ln151_7_fu_2568_p2 or icmp_ln151_6_fu_2562_p2);
    or_ln151_4_fu_2624_p2 <= (icmp_ln151_9_fu_2618_p2 or icmp_ln151_8_fu_2612_p2);
    or_ln151_5_fu_2674_p2 <= (icmp_ln151_11_fu_2668_p2 or icmp_ln151_10_fu_2662_p2);
    or_ln151_6_fu_2724_p2 <= (icmp_ln151_13_fu_2718_p2 or icmp_ln151_12_fu_2712_p2);
    or_ln151_7_fu_2774_p2 <= (icmp_ln151_15_fu_2768_p2 or icmp_ln151_14_fu_2762_p2);
    or_ln151_8_fu_2824_p2 <= (icmp_ln151_17_fu_2818_p2 or icmp_ln151_16_fu_2812_p2);
    or_ln151_9_fu_2874_p2 <= (icmp_ln151_19_fu_2868_p2 or icmp_ln151_18_fu_2862_p2);
    or_ln151_fu_2424_p2 <= (icmp_ln151_fu_2412_p2 or icmp_ln151_1_fu_2418_p2);
    select_ln144_10_fu_2936_p3 <= 
        bitcast_ln151_10_fu_2894_p1 when (and_ln151_10_fu_2930_p2(0) = '1') else 
        ap_const_lv32_0;
    select_ln144_11_fu_2986_p3 <= 
        bitcast_ln151_11_fu_2944_p1 when (and_ln151_11_fu_2980_p2(0) = '1') else 
        ap_const_lv32_0;
    select_ln144_12_fu_3035_p3 <= 
        bitcast_ln151_12_fu_2994_p1 when (and_ln151_12_fu_3029_p2(0) = '1') else 
        ap_const_lv32_0;
    select_ln144_1_fu_2486_p3 <= 
        bitcast_ln151_1_fu_2444_p1 when (and_ln151_1_fu_2480_p2(0) = '1') else 
        ap_const_lv32_0;
    select_ln144_2_fu_2536_p3 <= 
        bitcast_ln151_2_fu_2494_p1 when (and_ln151_2_fu_2530_p2(0) = '1') else 
        ap_const_lv32_0;
    select_ln144_3_fu_2586_p3 <= 
        bitcast_ln151_3_fu_2544_p1 when (and_ln151_3_fu_2580_p2(0) = '1') else 
        ap_const_lv32_0;
    select_ln144_4_fu_2636_p3 <= 
        bitcast_ln151_4_fu_2594_p1 when (and_ln151_4_fu_2630_p2(0) = '1') else 
        ap_const_lv32_0;
    select_ln144_5_fu_2686_p3 <= 
        bitcast_ln151_5_fu_2644_p1 when (and_ln151_5_fu_2680_p2(0) = '1') else 
        ap_const_lv32_0;
    select_ln144_6_fu_2736_p3 <= 
        bitcast_ln151_6_fu_2694_p1 when (and_ln151_6_fu_2730_p2(0) = '1') else 
        ap_const_lv32_0;
    select_ln144_7_fu_2786_p3 <= 
        bitcast_ln151_7_fu_2744_p1 when (and_ln151_7_fu_2780_p2(0) = '1') else 
        ap_const_lv32_0;
    select_ln144_8_fu_2836_p3 <= 
        bitcast_ln151_8_fu_2794_p1 when (and_ln151_8_fu_2830_p2(0) = '1') else 
        ap_const_lv32_0;
    select_ln144_9_fu_2886_p3 <= 
        bitcast_ln151_9_fu_2844_p1 when (and_ln151_9_fu_2880_p2(0) = '1') else 
        ap_const_lv32_0;
    select_ln144_fu_2436_p3 <= 
        bitcast_ln151_fu_2394_p1 when (and_ln151_fu_2430_p2(0) = '1') else 
        ap_const_lv32_0;
    tmp_10_fu_2269_p27 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    tmp_11_fu_2329_p27 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    tmp_12_fu_2398_p4 <= bitcast_ln151_fu_2394_p1(30 downto 23);
    tmp_14_fu_2448_p4 <= bitcast_ln151_1_fu_2444_p1(30 downto 23);
    tmp_16_fu_2498_p4 <= bitcast_ln151_2_fu_2494_p1(30 downto 23);
    tmp_18_fu_2548_p4 <= bitcast_ln151_3_fu_2544_p1(30 downto 23);
    tmp_1_fu_1669_p27 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    tmp_20_fu_2598_p4 <= bitcast_ln151_4_fu_2594_p1(30 downto 23);
    tmp_22_fu_2648_p4 <= bitcast_ln151_5_fu_2644_p1(30 downto 23);
    tmp_24_fu_2698_p4 <= bitcast_ln151_6_fu_2694_p1(30 downto 23);
    tmp_26_fu_2748_p4 <= bitcast_ln151_7_fu_2744_p1(30 downto 23);
    tmp_28_fu_2798_p4 <= bitcast_ln151_8_fu_2794_p1(30 downto 23);
    tmp_2_fu_1729_p27 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    tmp_30_fu_2848_p4 <= bitcast_ln151_9_fu_2844_p1(30 downto 23);
    tmp_32_fu_2898_p4 <= bitcast_ln151_10_fu_2894_p1(30 downto 23);
    tmp_34_fu_2948_p4 <= bitcast_ln151_11_fu_2944_p1(30 downto 23);
    tmp_36_fu_2997_p4 <= bitcast_ln151_12_fu_2994_p1(30 downto 23);
    tmp_3_fu_1789_p27 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    tmp_4_fu_1849_p27 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    tmp_5_fu_1909_p27 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    tmp_6_fu_1969_p27 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    tmp_7_fu_2029_p27 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    tmp_8_fu_2089_p27 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    tmp_9_fu_2149_p27 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    tmp_fu_1609_p27 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    tmp_s_fu_2209_p27 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    trunc_ln151_10_fu_2908_p1 <= bitcast_ln151_10_fu_2894_p1(23 - 1 downto 0);
    trunc_ln151_11_fu_2958_p1 <= bitcast_ln151_11_fu_2944_p1(23 - 1 downto 0);
    trunc_ln151_12_fu_3007_p1 <= bitcast_ln151_12_fu_2994_p1(23 - 1 downto 0);
    trunc_ln151_1_fu_2458_p1 <= bitcast_ln151_1_fu_2444_p1(23 - 1 downto 0);
    trunc_ln151_2_fu_2508_p1 <= bitcast_ln151_2_fu_2494_p1(23 - 1 downto 0);
    trunc_ln151_3_fu_2558_p1 <= bitcast_ln151_3_fu_2544_p1(23 - 1 downto 0);
    trunc_ln151_4_fu_2608_p1 <= bitcast_ln151_4_fu_2594_p1(23 - 1 downto 0);
    trunc_ln151_5_fu_2658_p1 <= bitcast_ln151_5_fu_2644_p1(23 - 1 downto 0);
    trunc_ln151_6_fu_2708_p1 <= bitcast_ln151_6_fu_2694_p1(23 - 1 downto 0);
    trunc_ln151_7_fu_2758_p1 <= bitcast_ln151_7_fu_2744_p1(23 - 1 downto 0);
    trunc_ln151_8_fu_2808_p1 <= bitcast_ln151_8_fu_2794_p1(23 - 1 downto 0);
    trunc_ln151_9_fu_2858_p1 <= bitcast_ln151_9_fu_2844_p1(23 - 1 downto 0);
    trunc_ln151_fu_2408_p1 <= bitcast_ln151_fu_2394_p1(23 - 1 downto 0);
end behav;
