INFO: [VRFC 10-2263] Analyzing Verilog file "/home/root1/Jobanpreet/spi_check/spi_check.srcs/sources_1/imports/spi_dep/spi-master/Verilog/source/SPI_Master.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_Master
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/root1/Jobanpreet/spi_check/spi_check.srcs/sources_1/imports/source/SPI_Master_With_Single_CS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_Master_With_Single_CS
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/root1/Jobanpreet/spi_check/spi_check.srcs/sources_1/imports/spi_dep/spi-slave/Verilog/source/SPI_Slave.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_Slave
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/root1/Jobanpreet/spi_check/spi_check.srcs/sources_1/new/spi_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/root1/Jobanpreet/spi_check/spi_check.srcs/sim_1/new/spi_top_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_top_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/root1/Jobanpreet/spi_check/spi_check.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
