ARM GAS  C:\Users\86183\AppData\Local\Temp\cc0Y7Drk.s 			page 1


   1              		.cpu cortex-m3
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 1
   9              		.eabi_attribute 34, 1
  10              		.eabi_attribute 18, 4
  11              		.file	"main.c"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.global	__aeabi_dsub
  16              		.global	__aeabi_dmul
  17              		.global	__aeabi_dadd
  18              		.global	__aeabi_ddiv
  19              		.global	__aeabi_dcmplt
  20              		.global	__aeabi_dcmpgt
  21              		.section	.text.PID,"ax",%progbits
  22              		.align	1
  23              		.global	PID
  24              		.arch armv7-m
  25              		.syntax unified
  26              		.thumb
  27              		.thumb_func
  28              		.fpu softvfp
  30              	PID:
  31              	.LVL0:
  32              	.LFB65:
  33              		.file 1 "Core/Src/main.c"
   1:Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:Core/Src/main.c **** /**
   3:Core/Src/main.c ****   ******************************************************************************
   4:Core/Src/main.c ****   * @file           : main.c
   5:Core/Src/main.c ****   * @brief          : Main program body
   6:Core/Src/main.c ****   ******************************************************************************
   7:Core/Src/main.c ****   * @attention
   8:Core/Src/main.c ****   *
   9:Core/Src/main.c ****   * <h2><center>&copy; Copyright (c) 2021 STMicroelectronics.
  10:Core/Src/main.c ****   * All rights reserved.</center></h2>
  11:Core/Src/main.c ****   *
  12:Core/Src/main.c ****   * This software component is licensed by ST under BSD 3-Clause license,
  13:Core/Src/main.c ****   * the "License"; You may not use this file except in compliance with the
  14:Core/Src/main.c ****   * License. You may obtain a copy of the License at:
  15:Core/Src/main.c ****   *                        opensource.org/licenses/BSD-3-Clause
  16:Core/Src/main.c ****   *
  17:Core/Src/main.c ****   ******************************************************************************
  18:Core/Src/main.c ****   */
  19:Core/Src/main.c **** /* USER CODE END Header */
  20:Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/main.c **** #include "main.h"
  22:Core/Src/main.c **** #include "tim.h"
  23:Core/Src/main.c **** #include "usart.h"
  24:Core/Src/main.c **** #include "gpio.h"
  25:Core/Src/main.c **** 
ARM GAS  C:\Users\86183\AppData\Local\Temp\cc0Y7Drk.s 			page 2


  26:Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  27:Core/Src/main.c **** /* USER CODE BEGIN Includes */
  28:Core/Src/main.c **** 
  29:Core/Src/main.c **** /* USER CODE END Includes */
  30:Core/Src/main.c **** 
  31:Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
  32:Core/Src/main.c **** /* USER CODE BEGIN PTD */
  33:Core/Src/main.c **** #define PID_MAX 800
  34:Core/Src/main.c **** #define PID_MIN 0
  35:Core/Src/main.c **** double INTEGRAL = 0, pre_err = 0;
  36:Core/Src/main.c **** const double Kp = 40, Ki = 0.2, Kd = 100;
  37:Core/Src/main.c **** double goal = 20;
  38:Core/Src/main.c **** double pid;
  39:Core/Src/main.c **** double PID(double in, double goal) //位移式PID
  40:Core/Src/main.c **** {
  34              		.loc 1 40 1 view -0
  35              		.cfi_startproc
  36              		@ args = 0, pretend = 0, frame = 0
  37              		@ frame_needed = 0, uses_anonymous_args = 0
  38              		.loc 1 40 1 is_stmt 0 view .LVU1
  39 0000 2DE9F047 		push	{r4, r5, r6, r7, r8, r9, r10, lr}
  40              	.LCFI0:
  41              		.cfi_def_cfa_offset 32
  42              		.cfi_offset 4, -32
  43              		.cfi_offset 5, -28
  44              		.cfi_offset 6, -24
  45              		.cfi_offset 7, -20
  46              		.cfi_offset 8, -16
  47              		.cfi_offset 9, -12
  48              		.cfi_offset 10, -8
  49              		.cfi_offset 14, -4
  50 0004 0446     		mov	r4, r0
  51 0006 0D46     		mov	r5, r1
  52 0008 1046     		mov	r0, r2
  53              	.LVL1:
  54              		.loc 1 40 1 view .LVU2
  55 000a 1946     		mov	r1, r3
  41:Core/Src/main.c ****   double err = goal - in;
  56              		.loc 1 41 3 is_stmt 1 view .LVU3
  57              		.loc 1 41 10 is_stmt 0 view .LVU4
  58 000c 2246     		mov	r2, r4
  59              	.LVL2:
  60              		.loc 1 41 10 view .LVU5
  61 000e 2B46     		mov	r3, r5
  62 0010 FFF7FEFF 		bl	__aeabi_dsub
  63              	.LVL3:
  64 0014 0446     		mov	r4, r0
  65 0016 0D46     		mov	r5, r1
  66              	.LVL4:
  42:Core/Src/main.c ****   INTEGRAL += err * 20;
  67              		.loc 1 42 3 is_stmt 1 view .LVU6
  68              		.loc 1 42 19 is_stmt 0 view .LVU7
  69 0018 0022     		movs	r2, #0
  70 001a 2F4B     		ldr	r3, .L7+8
  71 001c FFF7FEFF 		bl	__aeabi_dmul
  72              	.LVL5:
  73              		.loc 1 42 12 view .LVU8
ARM GAS  C:\Users\86183\AppData\Local\Temp\cc0Y7Drk.s 			page 3


  74 0020 DFF8B880 		ldr	r8, .L7+12
  75 0024 D8E90023 		ldrd	r2, [r8]
  76 0028 FFF7FEFF 		bl	__aeabi_dadd
  77              	.LVL6:
  78 002c 0646     		mov	r6, r0
  79 002e 0F46     		mov	r7, r1
  80 0030 C8E90067 		strd	r6, [r8]
  43:Core/Src/main.c ****   double derr = (err - pre_err) / 20;
  81              		.loc 1 43 3 is_stmt 1 view .LVU9
  82              		.loc 1 43 22 is_stmt 0 view .LVU10
  83 0034 DFF8A8A0 		ldr	r10, .L7+16
  84 0038 DAE90023 		ldrd	r2, [r10]
  85 003c 2046     		mov	r0, r4
  86 003e 2946     		mov	r1, r5
  87 0040 FFF7FEFF 		bl	__aeabi_dsub
  88              	.LVL7:
  89              		.loc 1 43 10 view .LVU11
  90 0044 0022     		movs	r2, #0
  91 0046 244B     		ldr	r3, .L7+8
  92 0048 FFF7FEFF 		bl	__aeabi_ddiv
  93              	.LVL8:
  94 004c 8046     		mov	r8, r0
  95 004e 8946     		mov	r9, r1
  96              	.LVL9:
  44:Core/Src/main.c ****   pre_err = err;
  97              		.loc 1 44 3 is_stmt 1 view .LVU12
  98              		.loc 1 44 11 is_stmt 0 view .LVU13
  99 0050 CAE90045 		strd	r4, [r10]
  45:Core/Src/main.c ****   pid = (Kp * err) + (Ki * INTEGRAL) + (Kd * derr);
 100              		.loc 1 45 3 is_stmt 1 view .LVU14
 101              		.loc 1 45 13 is_stmt 0 view .LVU15
 102 0054 0022     		movs	r2, #0
 103 0056 234B     		ldr	r3, .L7+20
 104 0058 2046     		mov	r0, r4
 105 005a 2946     		mov	r1, r5
 106 005c FFF7FEFF 		bl	__aeabi_dmul
 107              	.LVL10:
 108 0060 0446     		mov	r4, r0
 109              	.LVL11:
 110              		.loc 1 45 13 view .LVU16
 111 0062 0D46     		mov	r5, r1
 112              		.loc 1 45 26 view .LVU17
 113 0064 1AA3     		adr	r3, .L7
 114 0066 D3E90023 		ldrd	r2, [r3]
 115 006a 3046     		mov	r0, r6
 116 006c 3946     		mov	r1, r7
 117 006e FFF7FEFF 		bl	__aeabi_dmul
 118              	.LVL12:
 119 0072 0246     		mov	r2, r0
 120 0074 0B46     		mov	r3, r1
 121              		.loc 1 45 20 view .LVU18
 122 0076 2046     		mov	r0, r4
 123 0078 2946     		mov	r1, r5
 124 007a FFF7FEFF 		bl	__aeabi_dadd
 125              	.LVL13:
 126 007e 0446     		mov	r4, r0
 127 0080 0D46     		mov	r5, r1
ARM GAS  C:\Users\86183\AppData\Local\Temp\cc0Y7Drk.s 			page 4


 128              		.loc 1 45 44 view .LVU19
 129 0082 0022     		movs	r2, #0
 130 0084 184B     		ldr	r3, .L7+24
 131 0086 4046     		mov	r0, r8
 132 0088 4946     		mov	r1, r9
 133 008a FFF7FEFF 		bl	__aeabi_dmul
 134              	.LVL14:
 135 008e 0246     		mov	r2, r0
 136 0090 0B46     		mov	r3, r1
 137              		.loc 1 45 38 view .LVU20
 138 0092 2046     		mov	r0, r4
 139 0094 2946     		mov	r1, r5
 140 0096 FFF7FEFF 		bl	__aeabi_dadd
 141              	.LVL15:
 142 009a 0446     		mov	r4, r0
 143 009c 0D46     		mov	r5, r1
 144              		.loc 1 45 7 view .LVU21
 145 009e 134B     		ldr	r3, .L7+28
 146 00a0 C3E90045 		strd	r4, [r3]
  46:Core/Src/main.c ****   double output;
 147              		.loc 1 46 3 is_stmt 1 view .LVU22
  47:Core/Src/main.c ****   if (pid < PID_MIN)
 148              		.loc 1 47 3 view .LVU23
 149              		.loc 1 47 6 is_stmt 0 view .LVU24
 150 00a4 0022     		movs	r2, #0
 151 00a6 0023     		movs	r3, #0
 152 00a8 FFF7FEFF 		bl	__aeabi_dcmplt
 153              	.LVL16:
 154 00ac 48B9     		cbnz	r0, .L4
  48:Core/Src/main.c ****     output = PID_MIN;
  49:Core/Src/main.c ****   else if (pid > PID_MAX)
 155              		.loc 1 49 8 is_stmt 1 view .LVU25
 156              		.loc 1 49 11 is_stmt 0 view .LVU26
 157 00ae 0022     		movs	r2, #0
 158 00b0 0F4B     		ldr	r3, .L7+32
 159 00b2 2046     		mov	r0, r4
 160 00b4 2946     		mov	r1, r5
 161 00b6 FFF7FEFF 		bl	__aeabi_dcmpgt
 162              	.LVL17:
 163 00ba 20B1     		cbz	r0, .L1
  50:Core/Src/main.c ****     output = PID_MAX;
 164              		.loc 1 50 12 view .LVU27
 165 00bc 0024     		movs	r4, #0
 166 00be 0C4D     		ldr	r5, .L7+32
 167 00c0 01E0     		b	.L1
 168              	.L4:
  48:Core/Src/main.c ****     output = PID_MIN;
 169              		.loc 1 48 12 view .LVU28
 170 00c2 0024     		movs	r4, #0
 171 00c4 0025     		movs	r5, #0
 172              	.LVL18:
  51:Core/Src/main.c ****   else
  52:Core/Src/main.c ****     output = pid;
  53:Core/Src/main.c ****   return output;
 173              		.loc 1 53 3 is_stmt 1 view .LVU29
 174              	.L1:
  54:Core/Src/main.c **** }
ARM GAS  C:\Users\86183\AppData\Local\Temp\cc0Y7Drk.s 			page 5


 175              		.loc 1 54 1 is_stmt 0 view .LVU30
 176 00c6 2046     		mov	r0, r4
 177 00c8 2946     		mov	r1, r5
 178 00ca BDE8F087 		pop	{r4, r5, r6, r7, r8, r9, r10, pc}
 179              	.LVL19:
 180              	.L8:
 181              		.loc 1 54 1 view .LVU31
 182 00ce 00BF     		.align	3
 183              	.L7:
 184 00d0 9A999999 		.word	-1717986918
 185 00d4 9999C93F 		.word	1070176665
 186 00d8 00003440 		.word	1077149696
 187 00dc 00000000 		.word	.LANCHOR0
 188 00e0 00000000 		.word	.LANCHOR1
 189 00e4 00004440 		.word	1078198272
 190 00e8 00005940 		.word	1079574528
 191 00ec 00000000 		.word	.LANCHOR2
 192 00f0 00008940 		.word	1082720256
 193              		.cfi_endproc
 194              	.LFE65:
 196              		.global	__aeabi_i2d
 197              		.global	__aeabi_d2iz
 198              		.section	.rodata.HAL_TIM_PeriodElapsedCallback.str1.4,"aMS",%progbits,1
 199              		.align	2
 200              	.LC0:
 201 0000 256C662C 		.ascii	"%lf,%lf\012\000"
 201      256C660A 
 201      00
 202              		.section	.text.HAL_TIM_PeriodElapsedCallback,"ax",%progbits
 203              		.align	1
 204              		.global	HAL_TIM_PeriodElapsedCallback
 205              		.syntax unified
 206              		.thumb
 207              		.thumb_func
 208              		.fpu softvfp
 210              	HAL_TIM_PeriodElapsedCallback:
 211              	.LVL20:
 212              	.LFB66:
  55:Core/Src/main.c **** /* USER CODE END PTD */
  56:Core/Src/main.c **** 
  57:Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
  58:Core/Src/main.c **** /* USER CODE BEGIN PD */
  59:Core/Src/main.c **** /* USER CODE END PD */
  60:Core/Src/main.c **** 
  61:Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  62:Core/Src/main.c **** /* USER CODE BEGIN PM */
  63:Core/Src/main.c **** 
  64:Core/Src/main.c **** /* USER CODE END PM */
  65:Core/Src/main.c **** 
  66:Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  67:Core/Src/main.c **** 
  68:Core/Src/main.c **** /* USER CODE BEGIN PV */
  69:Core/Src/main.c **** uint8_t u2_RX_Buf[MAX_LEN];
  70:Core/Src/main.c **** uint8_t u2_RX_ReceiveBit;
  71:Core/Src/main.c **** int rx_len = 0;
  72:Core/Src/main.c **** /* USER CODE END PV */
  73:Core/Src/main.c **** 
ARM GAS  C:\Users\86183\AppData\Local\Temp\cc0Y7Drk.s 			page 6


  74:Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
  75:Core/Src/main.c **** void SystemClock_Config(void);
  76:Core/Src/main.c **** /* USER CODE BEGIN PFP */
  77:Core/Src/main.c **** 
  78:Core/Src/main.c **** /* USER CODE END PFP */
  79:Core/Src/main.c **** 
  80:Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
  81:Core/Src/main.c **** /* USER CODE BEGIN 0 */
  82:Core/Src/main.c **** void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
  83:Core/Src/main.c **** {
 213              		.loc 1 83 1 is_stmt 1 view -0
 214              		.cfi_startproc
 215              		@ args = 0, pretend = 0, frame = 0
 216              		@ frame_needed = 0, uses_anonymous_args = 0
  84:Core/Src/main.c ****   if (htim->Instance == TIM2)
 217              		.loc 1 84 3 view .LVU33
 218              		.loc 1 84 11 is_stmt 0 view .LVU34
 219 0000 0368     		ldr	r3, [r0]
 220              		.loc 1 84 6 view .LVU35
 221 0002 B3F1804F 		cmp	r3, #1073741824
 222 0006 00D0     		beq	.L15
 223 0008 7047     		bx	lr
 224              	.L15:
  83:Core/Src/main.c ****   if (htim->Instance == TIM2)
 225              		.loc 1 83 1 view .LVU36
 226 000a F0B5     		push	{r4, r5, r6, r7, lr}
 227              	.LCFI1:
 228              		.cfi_def_cfa_offset 20
 229              		.cfi_offset 4, -20
 230              		.cfi_offset 5, -16
 231              		.cfi_offset 6, -12
 232              		.cfi_offset 7, -8
 233              		.cfi_offset 14, -4
 234 000c 83B0     		sub	sp, sp, #12
 235              	.LCFI2:
 236              		.cfi_def_cfa_offset 32
 237              	.LBB4:
  85:Core/Src/main.c ****   {
  86:Core/Src/main.c ****     int cnt = __HAL_TIM_GetCounter(&htim3);
 238              		.loc 1 86 5 is_stmt 1 view .LVU37
 239              		.loc 1 86 15 is_stmt 0 view .LVU38
 240 000e 1C4B     		ldr	r3, .L16+8
 241 0010 1B68     		ldr	r3, [r3]
 242 0012 586A     		ldr	r0, [r3, #36]
 243              	.LVL21:
  87:Core/Src/main.c ****     __HAL_TIM_SetCounter(&htim3, 0);
 244              		.loc 1 87 5 is_stmt 1 view .LVU39
 245 0014 0022     		movs	r2, #0
 246 0016 5A62     		str	r2, [r3, #36]
  88:Core/Src/main.c ****     double speed = (double)cnt * 20 / 531 * 20.4;
 247              		.loc 1 88 5 view .LVU40
 248              		.loc 1 88 20 is_stmt 0 view .LVU41
 249 0018 FFF7FEFF 		bl	__aeabi_i2d
 250              	.LVL22:
 251              		.loc 1 88 32 view .LVU42
 252 001c 0022     		movs	r2, #0
 253 001e 194B     		ldr	r3, .L16+12
ARM GAS  C:\Users\86183\AppData\Local\Temp\cc0Y7Drk.s 			page 7


 254 0020 FFF7FEFF 		bl	__aeabi_dmul
 255              	.LVL23:
 256              		.loc 1 88 37 view .LVU43
 257 0024 0022     		movs	r2, #0
 258 0026 184B     		ldr	r3, .L16+16
 259 0028 FFF7FEFF 		bl	__aeabi_ddiv
 260              	.LVL24:
 261              		.loc 1 88 12 view .LVU44
 262 002c 12A3     		adr	r3, .L16
 263 002e D3E90023 		ldrd	r2, [r3]
 264 0032 FFF7FEFF 		bl	__aeabi_dmul
 265              	.LVL25:
 266 0036 0646     		mov	r6, r0
 267 0038 0F46     		mov	r7, r1
 268              	.LVL26:
  89:Core/Src/main.c ****     int pwm = (int)PID(speed, goal);
 269              		.loc 1 89 5 is_stmt 1 view .LVU45
 270              		.loc 1 89 20 is_stmt 0 view .LVU46
 271 003a 144D     		ldr	r5, .L16+20
 272 003c D5E90023 		ldrd	r2, [r5]
 273 0040 FFF7FEFF 		bl	PID
 274              	.LVL27:
 275              		.loc 1 89 9 view .LVU47
 276 0044 FFF7FEFF 		bl	__aeabi_d2iz
 277              	.LVL28:
 278 0048 0446     		mov	r4, r0
 279              	.LVL29:
  90:Core/Src/main.c **** 
  91:Core/Src/main.c ****     u3_printf("%lf,%lf\n", speed, goal);
 280              		.loc 1 91 5 is_stmt 1 view .LVU48
 281 004a D5E90023 		ldrd	r2, [r5]
 282 004e CDE90023 		strd	r2, [sp]
 283 0052 3246     		mov	r2, r6
 284 0054 3B46     		mov	r3, r7
 285 0056 0E48     		ldr	r0, .L16+24
 286              	.LVL30:
 287              		.loc 1 91 5 is_stmt 0 view .LVU49
 288 0058 FFF7FEFF 		bl	u3_printf
 289              	.LVL31:
  92:Core/Src/main.c ****     __HAL_TIM_SetCompare(&htim1, TIM_CHANNEL_1, pwm);
 290              		.loc 1 92 5 is_stmt 1 view .LVU50
 291 005c 0D4B     		ldr	r3, .L16+28
 292 005e 1B68     		ldr	r3, [r3]
 293 0060 5C63     		str	r4, [r3, #52]
  93:Core/Src/main.c ****     HAL_GPIO_WritePin(IN1_GPIO_Port, IN1_Pin, GPIO_PIN_SET);
 294              		.loc 1 93 5 view .LVU51
 295 0062 0122     		movs	r2, #1
 296 0064 4FF48051 		mov	r1, #4096
 297 0068 0B48     		ldr	r0, .L16+32
 298 006a FFF7FEFF 		bl	HAL_GPIO_WritePin
 299              	.LVL32:
 300              	.LBE4:
  94:Core/Src/main.c ****   }
  95:Core/Src/main.c **** }
 301              		.loc 1 95 1 is_stmt 0 view .LVU52
 302 006e 03B0     		add	sp, sp, #12
 303              	.LCFI3:
ARM GAS  C:\Users\86183\AppData\Local\Temp\cc0Y7Drk.s 			page 8


 304              		.cfi_def_cfa_offset 20
 305              		@ sp needed
 306 0070 F0BD     		pop	{r4, r5, r6, r7, pc}
 307              	.LVL33:
 308              	.L17:
 309              		.loc 1 95 1 view .LVU53
 310 0072 00BFAFF3 		.align	3
 310      0080
 311              	.L16:
 312 0078 66666666 		.word	1717986918
 313 007c 66663440 		.word	1077175910
 314 0080 00000000 		.word	htim3
 315 0084 00003440 		.word	1077149696
 316 0088 00988040 		.word	1082169344
 317 008c 00000000 		.word	.LANCHOR3
 318 0090 00000000 		.word	.LC0
 319 0094 00000000 		.word	htim1
 320 0098 00100140 		.word	1073811456
 321              		.cfi_endproc
 322              	.LFE66:
 324              		.section	.text.Error_Handler,"ax",%progbits
 325              		.align	1
 326              		.global	Error_Handler
 327              		.syntax unified
 328              		.thumb
 329              		.thumb_func
 330              		.fpu softvfp
 332              	Error_Handler:
 333              	.LFB69:
  96:Core/Src/main.c **** /* USER CODE END 0 */
  97:Core/Src/main.c **** 
  98:Core/Src/main.c **** /**
  99:Core/Src/main.c ****   * @brief  The application entry point.
 100:Core/Src/main.c ****   * @retval int
 101:Core/Src/main.c ****   */
 102:Core/Src/main.c **** int main(void)
 103:Core/Src/main.c **** {
 104:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
 105:Core/Src/main.c **** 
 106:Core/Src/main.c ****   /* USER CODE END 1 */
 107:Core/Src/main.c **** 
 108:Core/Src/main.c ****   /* MCU Configuration--------------------------------------------------------*/
 109:Core/Src/main.c **** 
 110:Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
 111:Core/Src/main.c ****   HAL_Init();
 112:Core/Src/main.c **** 
 113:Core/Src/main.c ****   /* USER CODE BEGIN Init */
 114:Core/Src/main.c **** 
 115:Core/Src/main.c ****   /* USER CODE END Init */
 116:Core/Src/main.c **** 
 117:Core/Src/main.c ****   /* Configure the system clock */
 118:Core/Src/main.c ****   SystemClock_Config();
 119:Core/Src/main.c **** 
 120:Core/Src/main.c ****   /* USER CODE BEGIN SysInit */
 121:Core/Src/main.c **** 
 122:Core/Src/main.c ****   /* USER CODE END SysInit */
 123:Core/Src/main.c **** 
ARM GAS  C:\Users\86183\AppData\Local\Temp\cc0Y7Drk.s 			page 9


 124:Core/Src/main.c ****   /* Initialize all configured peripherals */
 125:Core/Src/main.c ****   MX_GPIO_Init();
 126:Core/Src/main.c ****   MX_TIM1_Init();
 127:Core/Src/main.c ****   MX_TIM2_Init();
 128:Core/Src/main.c ****   MX_TIM3_Init();
 129:Core/Src/main.c ****   MX_TIM4_Init();
 130:Core/Src/main.c ****   MX_TIM5_Init();
 131:Core/Src/main.c ****   MX_TIM8_Init();
 132:Core/Src/main.c ****   MX_USART3_UART_Init();
 133:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 134:Core/Src/main.c **** 
 135:Core/Src/main.c ****   HAL_TIM_Base_Start_IT(&htim2);
 136:Core/Src/main.c ****   HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 137:Core/Src/main.c ****   HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 138:Core/Src/main.c ****   HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_3);
 139:Core/Src/main.c ****   HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_4);
 140:Core/Src/main.c ****   HAL_TIM_Encoder_Start(&htim3, TIM_CHANNEL_ALL);
 141:Core/Src/main.c ****   HAL_TIM_Encoder_Start(&htim4, TIM_CHANNEL_ALL);
 142:Core/Src/main.c ****   HAL_TIM_Encoder_Start(&htim5, TIM_CHANNEL_ALL);
 143:Core/Src/main.c ****   HAL_TIM_Encoder_Start(&htim8, TIM_CHANNEL_ALL);
 144:Core/Src/main.c **** 
 145:Core/Src/main.c ****   /* USER CODE END 2 */
 146:Core/Src/main.c **** 
 147:Core/Src/main.c ****   /* Infinite loop */
 148:Core/Src/main.c ****   /* USER CODE BEGIN WHILE */
 149:Core/Src/main.c ****   while (1)
 150:Core/Src/main.c ****   {
 151:Core/Src/main.c ****     /* USER CODE END WHILE */
 152:Core/Src/main.c **** 
 153:Core/Src/main.c ****     /* USER CODE BEGIN 3 */
 154:Core/Src/main.c ****   }
 155:Core/Src/main.c ****   /* USER CODE END 3 */
 156:Core/Src/main.c **** }
 157:Core/Src/main.c **** 
 158:Core/Src/main.c **** /**
 159:Core/Src/main.c ****   * @brief System Clock Configuration
 160:Core/Src/main.c ****   * @retval None
 161:Core/Src/main.c ****   */
 162:Core/Src/main.c **** void SystemClock_Config(void)
 163:Core/Src/main.c **** {
 164:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 165:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 166:Core/Src/main.c **** 
 167:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 168:Core/Src/main.c ****   * in the RCC_OscInitTypeDef structure.
 169:Core/Src/main.c ****   */
 170:Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 171:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 172:Core/Src/main.c ****   RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 173:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 174:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 175:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 176:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 177:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 178:Core/Src/main.c ****   {
 179:Core/Src/main.c ****     Error_Handler();
 180:Core/Src/main.c ****   }
ARM GAS  C:\Users\86183\AppData\Local\Temp\cc0Y7Drk.s 			page 10


 181:Core/Src/main.c ****   /** Initializes the CPU, AHB and APB buses clocks
 182:Core/Src/main.c ****   */
 183:Core/Src/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 184:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 185:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 186:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 187:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 188:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 189:Core/Src/main.c **** 
 190:Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 191:Core/Src/main.c ****   {
 192:Core/Src/main.c ****     Error_Handler();
 193:Core/Src/main.c ****   }
 194:Core/Src/main.c **** }
 195:Core/Src/main.c **** 
 196:Core/Src/main.c **** /* USER CODE BEGIN 4 */
 197:Core/Src/main.c **** 
 198:Core/Src/main.c **** /* USER CODE END 4 */
 199:Core/Src/main.c **** 
 200:Core/Src/main.c **** /**
 201:Core/Src/main.c ****   * @brief  This function is executed in case of error occurrence.
 202:Core/Src/main.c ****   * @retval None
 203:Core/Src/main.c ****   */
 204:Core/Src/main.c **** void Error_Handler(void)
 205:Core/Src/main.c **** {
 334              		.loc 1 205 1 is_stmt 1 view -0
 335              		.cfi_startproc
 336              		@ Volatile: function does not return.
 337              		@ args = 0, pretend = 0, frame = 0
 338              		@ frame_needed = 0, uses_anonymous_args = 0
 339              		@ link register save eliminated.
 206:Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
 207:Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state */
 208:Core/Src/main.c ****   __disable_irq();
 340              		.loc 1 208 3 view .LVU55
 341              	.LBB5:
 342              	.LBI5:
 343              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.0.4
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     09. April 2018
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
ARM GAS  C:\Users\86183\AppData\Local\Temp\cc0Y7Drk.s 			page 11


  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
ARM GAS  C:\Users\86183\AppData\Local\Temp\cc0Y7Drk.s 			page 12


  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 117:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 120:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 121:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 122:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 129:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 130:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 131:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 133:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  C:\Users\86183\AppData\Local\Temp\cc0Y7Drk.s 			page 13


 134:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 135:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 140:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 344              		.loc 2 140 27 view .LVU56
 345              	.LBB6:
 141:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 346              		.loc 2 142 3 view .LVU57
 347              		.syntax unified
 348              	@ 142 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 349 0000 72B6     		cpsid i
 350              	@ 0 "" 2
 351              		.thumb
 352              		.syntax unified
 353              	.L19:
 354              	.LBE6:
 355              	.LBE5:
 209:Core/Src/main.c ****   while (1)
 356              		.loc 1 209 3 discriminator 1 view .LVU58
 210:Core/Src/main.c ****   {
 211:Core/Src/main.c ****   }
 357              		.loc 1 211 3 discriminator 1 view .LVU59
 209:Core/Src/main.c ****   while (1)
 358              		.loc 1 209 9 discriminator 1 view .LVU60
 359 0002 FEE7     		b	.L19
 360              		.cfi_endproc
 361              	.LFE69:
 363              		.section	.text.SystemClock_Config,"ax",%progbits
 364              		.align	1
 365              		.global	SystemClock_Config
 366              		.syntax unified
 367              		.thumb
 368              		.thumb_func
 369              		.fpu softvfp
 371              	SystemClock_Config:
 372              	.LFB68:
 163:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 373              		.loc 1 163 1 view -0
 374              		.cfi_startproc
 375              		@ args = 0, pretend = 0, frame = 64
 376              		@ frame_needed = 0, uses_anonymous_args = 0
 377 0000 00B5     		push	{lr}
 378              	.LCFI4:
 379              		.cfi_def_cfa_offset 4
 380              		.cfi_offset 14, -4
 381 0002 91B0     		sub	sp, sp, #68
 382              	.LCFI5:
 383              		.cfi_def_cfa_offset 72
 164:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 384              		.loc 1 164 3 view .LVU62
 164:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 385              		.loc 1 164 22 is_stmt 0 view .LVU63
 386 0004 2822     		movs	r2, #40
ARM GAS  C:\Users\86183\AppData\Local\Temp\cc0Y7Drk.s 			page 14


 387 0006 0021     		movs	r1, #0
 388 0008 06A8     		add	r0, sp, #24
 389 000a FFF7FEFF 		bl	memset
 390              	.LVL34:
 165:Core/Src/main.c **** 
 391              		.loc 1 165 3 is_stmt 1 view .LVU64
 165:Core/Src/main.c **** 
 392              		.loc 1 165 22 is_stmt 0 view .LVU65
 393 000e 0023     		movs	r3, #0
 394 0010 0193     		str	r3, [sp, #4]
 395 0012 0293     		str	r3, [sp, #8]
 396 0014 0393     		str	r3, [sp, #12]
 397 0016 0493     		str	r3, [sp, #16]
 398 0018 0593     		str	r3, [sp, #20]
 170:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 399              		.loc 1 170 3 is_stmt 1 view .LVU66
 170:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 400              		.loc 1 170 36 is_stmt 0 view .LVU67
 401 001a 0122     		movs	r2, #1
 402 001c 0692     		str	r2, [sp, #24]
 171:Core/Src/main.c ****   RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 403              		.loc 1 171 3 is_stmt 1 view .LVU68
 171:Core/Src/main.c ****   RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 404              		.loc 1 171 30 is_stmt 0 view .LVU69
 405 001e 4FF48033 		mov	r3, #65536
 406 0022 0793     		str	r3, [sp, #28]
 172:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 407              		.loc 1 172 3 is_stmt 1 view .LVU70
 173:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 408              		.loc 1 173 3 view .LVU71
 173:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 409              		.loc 1 173 30 is_stmt 0 view .LVU72
 410 0024 0A92     		str	r2, [sp, #40]
 174:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 411              		.loc 1 174 3 is_stmt 1 view .LVU73
 174:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 412              		.loc 1 174 34 is_stmt 0 view .LVU74
 413 0026 0222     		movs	r2, #2
 414 0028 0D92     		str	r2, [sp, #52]
 175:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 415              		.loc 1 175 3 is_stmt 1 view .LVU75
 175:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 416              		.loc 1 175 35 is_stmt 0 view .LVU76
 417 002a 0E93     		str	r3, [sp, #56]
 176:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 418              		.loc 1 176 3 is_stmt 1 view .LVU77
 176:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 419              		.loc 1 176 32 is_stmt 0 view .LVU78
 420 002c 4FF4E013 		mov	r3, #1835008
 421 0030 0F93     		str	r3, [sp, #60]
 177:Core/Src/main.c ****   {
 422              		.loc 1 177 3 is_stmt 1 view .LVU79
 177:Core/Src/main.c ****   {
 423              		.loc 1 177 7 is_stmt 0 view .LVU80
 424 0032 06A8     		add	r0, sp, #24
 425 0034 FFF7FEFF 		bl	HAL_RCC_OscConfig
 426              	.LVL35:
ARM GAS  C:\Users\86183\AppData\Local\Temp\cc0Y7Drk.s 			page 15


 177:Core/Src/main.c ****   {
 427              		.loc 1 177 6 view .LVU81
 428 0038 80B9     		cbnz	r0, .L24
 183:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 429              		.loc 1 183 3 is_stmt 1 view .LVU82
 183:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 430              		.loc 1 183 31 is_stmt 0 view .LVU83
 431 003a 0F23     		movs	r3, #15
 432 003c 0193     		str	r3, [sp, #4]
 185:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 433              		.loc 1 185 3 is_stmt 1 view .LVU84
 185:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 434              		.loc 1 185 34 is_stmt 0 view .LVU85
 435 003e 0221     		movs	r1, #2
 436 0040 0291     		str	r1, [sp, #8]
 186:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 437              		.loc 1 186 3 is_stmt 1 view .LVU86
 186:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 438              		.loc 1 186 35 is_stmt 0 view .LVU87
 439 0042 0023     		movs	r3, #0
 440 0044 0393     		str	r3, [sp, #12]
 187:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 441              		.loc 1 187 3 is_stmt 1 view .LVU88
 187:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 442              		.loc 1 187 36 is_stmt 0 view .LVU89
 443 0046 4FF48062 		mov	r2, #1024
 444 004a 0492     		str	r2, [sp, #16]
 188:Core/Src/main.c **** 
 445              		.loc 1 188 3 is_stmt 1 view .LVU90
 188:Core/Src/main.c **** 
 446              		.loc 1 188 36 is_stmt 0 view .LVU91
 447 004c 0593     		str	r3, [sp, #20]
 190:Core/Src/main.c ****   {
 448              		.loc 1 190 3 is_stmt 1 view .LVU92
 190:Core/Src/main.c ****   {
 449              		.loc 1 190 7 is_stmt 0 view .LVU93
 450 004e 01A8     		add	r0, sp, #4
 451 0050 FFF7FEFF 		bl	HAL_RCC_ClockConfig
 452              	.LVL36:
 190:Core/Src/main.c ****   {
 453              		.loc 1 190 6 view .LVU94
 454 0054 20B9     		cbnz	r0, .L25
 194:Core/Src/main.c **** 
 455              		.loc 1 194 1 view .LVU95
 456 0056 11B0     		add	sp, sp, #68
 457              	.LCFI6:
 458              		.cfi_remember_state
 459              		.cfi_def_cfa_offset 4
 460              		@ sp needed
 461 0058 5DF804FB 		ldr	pc, [sp], #4
 462              	.L24:
 463              	.LCFI7:
 464              		.cfi_restore_state
 179:Core/Src/main.c ****   }
 465              		.loc 1 179 5 is_stmt 1 view .LVU96
 466 005c FFF7FEFF 		bl	Error_Handler
 467              	.LVL37:
ARM GAS  C:\Users\86183\AppData\Local\Temp\cc0Y7Drk.s 			page 16


 468              	.L25:
 192:Core/Src/main.c ****   }
 469              		.loc 1 192 5 view .LVU97
 470 0060 FFF7FEFF 		bl	Error_Handler
 471              	.LVL38:
 472              		.cfi_endproc
 473              	.LFE68:
 475              		.section	.text.main,"ax",%progbits
 476              		.align	1
 477              		.global	main
 478              		.syntax unified
 479              		.thumb
 480              		.thumb_func
 481              		.fpu softvfp
 483              	main:
 484              	.LFB67:
 103:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
 485              		.loc 1 103 1 view -0
 486              		.cfi_startproc
 487              		@ Volatile: function does not return.
 488              		@ args = 0, pretend = 0, frame = 0
 489              		@ frame_needed = 0, uses_anonymous_args = 0
 490 0000 08B5     		push	{r3, lr}
 491              	.LCFI8:
 492              		.cfi_def_cfa_offset 8
 493              		.cfi_offset 3, -8
 494              		.cfi_offset 14, -4
 111:Core/Src/main.c **** 
 495              		.loc 1 111 3 view .LVU99
 496 0002 FFF7FEFF 		bl	HAL_Init
 497              	.LVL39:
 118:Core/Src/main.c **** 
 498              		.loc 1 118 3 view .LVU100
 499 0006 FFF7FEFF 		bl	SystemClock_Config
 500              	.LVL40:
 125:Core/Src/main.c ****   MX_TIM1_Init();
 501              		.loc 1 125 3 view .LVU101
 502 000a FFF7FEFF 		bl	MX_GPIO_Init
 503              	.LVL41:
 126:Core/Src/main.c ****   MX_TIM2_Init();
 504              		.loc 1 126 3 view .LVU102
 505 000e FFF7FEFF 		bl	MX_TIM1_Init
 506              	.LVL42:
 127:Core/Src/main.c ****   MX_TIM3_Init();
 507              		.loc 1 127 3 view .LVU103
 508 0012 FFF7FEFF 		bl	MX_TIM2_Init
 509              	.LVL43:
 128:Core/Src/main.c ****   MX_TIM4_Init();
 510              		.loc 1 128 3 view .LVU104
 511 0016 FFF7FEFF 		bl	MX_TIM3_Init
 512              	.LVL44:
 129:Core/Src/main.c ****   MX_TIM5_Init();
 513              		.loc 1 129 3 view .LVU105
 514 001a FFF7FEFF 		bl	MX_TIM4_Init
 515              	.LVL45:
 130:Core/Src/main.c ****   MX_TIM8_Init();
 516              		.loc 1 130 3 view .LVU106
ARM GAS  C:\Users\86183\AppData\Local\Temp\cc0Y7Drk.s 			page 17


 517 001e FFF7FEFF 		bl	MX_TIM5_Init
 518              	.LVL46:
 131:Core/Src/main.c ****   MX_USART3_UART_Init();
 519              		.loc 1 131 3 view .LVU107
 520 0022 FFF7FEFF 		bl	MX_TIM8_Init
 521              	.LVL47:
 132:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 522              		.loc 1 132 3 view .LVU108
 523 0026 FFF7FEFF 		bl	MX_USART3_UART_Init
 524              	.LVL48:
 135:Core/Src/main.c ****   HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 525              		.loc 1 135 3 view .LVU109
 526 002a 1248     		ldr	r0, .L29
 527 002c FFF7FEFF 		bl	HAL_TIM_Base_Start_IT
 528              	.LVL49:
 136:Core/Src/main.c ****   HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 529              		.loc 1 136 3 view .LVU110
 530 0030 114C     		ldr	r4, .L29+4
 531 0032 0021     		movs	r1, #0
 532 0034 2046     		mov	r0, r4
 533 0036 FFF7FEFF 		bl	HAL_TIM_PWM_Start
 534              	.LVL50:
 137:Core/Src/main.c ****   HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_3);
 535              		.loc 1 137 3 view .LVU111
 536 003a 0421     		movs	r1, #4
 537 003c 2046     		mov	r0, r4
 538 003e FFF7FEFF 		bl	HAL_TIM_PWM_Start
 539              	.LVL51:
 138:Core/Src/main.c ****   HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_4);
 540              		.loc 1 138 3 view .LVU112
 541 0042 0821     		movs	r1, #8
 542 0044 2046     		mov	r0, r4
 543 0046 FFF7FEFF 		bl	HAL_TIM_PWM_Start
 544              	.LVL52:
 139:Core/Src/main.c ****   HAL_TIM_Encoder_Start(&htim3, TIM_CHANNEL_ALL);
 545              		.loc 1 139 3 view .LVU113
 546 004a 0C21     		movs	r1, #12
 547 004c 2046     		mov	r0, r4
 548 004e FFF7FEFF 		bl	HAL_TIM_PWM_Start
 549              	.LVL53:
 140:Core/Src/main.c ****   HAL_TIM_Encoder_Start(&htim4, TIM_CHANNEL_ALL);
 550              		.loc 1 140 3 view .LVU114
 551 0052 3C21     		movs	r1, #60
 552 0054 0948     		ldr	r0, .L29+8
 553 0056 FFF7FEFF 		bl	HAL_TIM_Encoder_Start
 554              	.LVL54:
 141:Core/Src/main.c ****   HAL_TIM_Encoder_Start(&htim5, TIM_CHANNEL_ALL);
 555              		.loc 1 141 3 view .LVU115
 556 005a 3C21     		movs	r1, #60
 557 005c 0848     		ldr	r0, .L29+12
 558 005e FFF7FEFF 		bl	HAL_TIM_Encoder_Start
 559              	.LVL55:
 142:Core/Src/main.c ****   HAL_TIM_Encoder_Start(&htim8, TIM_CHANNEL_ALL);
 560              		.loc 1 142 3 view .LVU116
 561 0062 3C21     		movs	r1, #60
 562 0064 0748     		ldr	r0, .L29+16
 563 0066 FFF7FEFF 		bl	HAL_TIM_Encoder_Start
ARM GAS  C:\Users\86183\AppData\Local\Temp\cc0Y7Drk.s 			page 18


 564              	.LVL56:
 143:Core/Src/main.c **** 
 565              		.loc 1 143 3 view .LVU117
 566 006a 3C21     		movs	r1, #60
 567 006c 0648     		ldr	r0, .L29+20
 568 006e FFF7FEFF 		bl	HAL_TIM_Encoder_Start
 569              	.LVL57:
 570              	.L27:
 149:Core/Src/main.c ****   {
 571              		.loc 1 149 3 discriminator 1 view .LVU118
 154:Core/Src/main.c ****   /* USER CODE END 3 */
 572              		.loc 1 154 3 discriminator 1 view .LVU119
 149:Core/Src/main.c ****   {
 573              		.loc 1 149 9 discriminator 1 view .LVU120
 574 0072 FEE7     		b	.L27
 575              	.L30:
 576              		.align	2
 577              	.L29:
 578 0074 00000000 		.word	htim2
 579 0078 00000000 		.word	htim1
 580 007c 00000000 		.word	htim3
 581 0080 00000000 		.word	htim4
 582 0084 00000000 		.word	htim5
 583 0088 00000000 		.word	htim8
 584              		.cfi_endproc
 585              	.LFE67:
 587              		.global	rx_len
 588              		.global	u2_RX_ReceiveBit
 589              		.global	u2_RX_Buf
 590              		.global	pid
 591              		.global	goal
 592              		.global	Kd
 593              		.global	Ki
 594              		.global	Kp
 595              		.global	pre_err
 596              		.global	INTEGRAL
 597              		.section	.bss.INTEGRAL,"aw",%nobits
 598              		.align	3
 599              		.set	.LANCHOR0,. + 0
 602              	INTEGRAL:
 603 0000 00000000 		.space	8
 603      00000000 
 604              		.section	.bss.pid,"aw",%nobits
 605              		.align	3
 606              		.set	.LANCHOR2,. + 0
 609              	pid:
 610 0000 00000000 		.space	8
 610      00000000 
 611              		.section	.bss.pre_err,"aw",%nobits
 612              		.align	3
 613              		.set	.LANCHOR1,. + 0
 616              	pre_err:
 617 0000 00000000 		.space	8
 617      00000000 
 618              		.section	.bss.rx_len,"aw",%nobits
 619              		.align	2
 622              	rx_len:
ARM GAS  C:\Users\86183\AppData\Local\Temp\cc0Y7Drk.s 			page 19


 623 0000 00000000 		.space	4
 624              		.section	.bss.u2_RX_Buf,"aw",%nobits
 625              		.align	2
 628              	u2_RX_Buf:
 629 0000 00000000 		.space	16
 629      00000000 
 629      00000000 
 629      00000000 
 630              		.section	.bss.u2_RX_ReceiveBit,"aw",%nobits
 633              	u2_RX_ReceiveBit:
 634 0000 00       		.space	1
 635              		.section	.data.goal,"aw"
 636              		.align	3
 637              		.set	.LANCHOR3,. + 0
 640              	goal:
 641 0000 00000000 		.word	0
 642 0004 00003440 		.word	1077149696
 643              		.section	.rodata.Kd,"a"
 644              		.align	3
 647              	Kd:
 648 0000 00000000 		.word	0
 649 0004 00005940 		.word	1079574528
 650              		.section	.rodata.Ki,"a"
 651              		.align	3
 654              	Ki:
 655 0000 9A999999 		.word	-1717986918
 656 0004 9999C93F 		.word	1070176665
 657              		.section	.rodata.Kp,"a"
 658              		.align	3
 661              	Kp:
 662 0000 00000000 		.word	0
 663 0004 00004440 		.word	1078198272
 664              		.text
 665              	.Letext0:
 666              		.file 3 "d:\\gnu arm embedded toolchain10\\10 2021.07\\arm-none-eabi\\include\\machine\\_default_t
 667              		.file 4 "d:\\gnu arm embedded toolchain10\\10 2021.07\\arm-none-eabi\\include\\sys\\_stdint.h"
 668              		.file 5 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xe.h"
 669              		.file 6 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h"
 670              		.file 7 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h"
 671              		.file 8 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc_ex.h"
 672              		.file 9 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio.h"
 673              		.file 10 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h"
 674              		.file 11 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_tim.h"
 675              		.file 12 "Core/Inc/main.h"
 676              		.file 13 "Core/Inc/tim.h"
 677              		.file 14 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal.h"
 678              		.file 15 "Core/Inc/gpio.h"
 679              		.file 16 "Core/Inc/usart.h"
 680              		.file 17 "<built-in>"
ARM GAS  C:\Users\86183\AppData\Local\Temp\cc0Y7Drk.s 			page 20


DEFINED SYMBOLS
                            *ABS*:00000000 main.c
C:\Users\86183\AppData\Local\Temp\cc0Y7Drk.s:22     .text.PID:00000000 $t
C:\Users\86183\AppData\Local\Temp\cc0Y7Drk.s:30     .text.PID:00000000 PID
C:\Users\86183\AppData\Local\Temp\cc0Y7Drk.s:184    .text.PID:000000d0 $d
C:\Users\86183\AppData\Local\Temp\cc0Y7Drk.s:199    .rodata.HAL_TIM_PeriodElapsedCallback.str1.4:00000000 $d
C:\Users\86183\AppData\Local\Temp\cc0Y7Drk.s:203    .text.HAL_TIM_PeriodElapsedCallback:00000000 $t
C:\Users\86183\AppData\Local\Temp\cc0Y7Drk.s:210    .text.HAL_TIM_PeriodElapsedCallback:00000000 HAL_TIM_PeriodElapsedCallback
C:\Users\86183\AppData\Local\Temp\cc0Y7Drk.s:312    .text.HAL_TIM_PeriodElapsedCallback:00000078 $d
C:\Users\86183\AppData\Local\Temp\cc0Y7Drk.s:325    .text.Error_Handler:00000000 $t
C:\Users\86183\AppData\Local\Temp\cc0Y7Drk.s:332    .text.Error_Handler:00000000 Error_Handler
C:\Users\86183\AppData\Local\Temp\cc0Y7Drk.s:364    .text.SystemClock_Config:00000000 $t
C:\Users\86183\AppData\Local\Temp\cc0Y7Drk.s:371    .text.SystemClock_Config:00000000 SystemClock_Config
C:\Users\86183\AppData\Local\Temp\cc0Y7Drk.s:476    .text.main:00000000 $t
C:\Users\86183\AppData\Local\Temp\cc0Y7Drk.s:483    .text.main:00000000 main
C:\Users\86183\AppData\Local\Temp\cc0Y7Drk.s:578    .text.main:00000074 $d
C:\Users\86183\AppData\Local\Temp\cc0Y7Drk.s:622    .bss.rx_len:00000000 rx_len
C:\Users\86183\AppData\Local\Temp\cc0Y7Drk.s:633    .bss.u2_RX_ReceiveBit:00000000 u2_RX_ReceiveBit
C:\Users\86183\AppData\Local\Temp\cc0Y7Drk.s:628    .bss.u2_RX_Buf:00000000 u2_RX_Buf
C:\Users\86183\AppData\Local\Temp\cc0Y7Drk.s:609    .bss.pid:00000000 pid
C:\Users\86183\AppData\Local\Temp\cc0Y7Drk.s:640    .data.goal:00000000 goal
C:\Users\86183\AppData\Local\Temp\cc0Y7Drk.s:647    .rodata.Kd:00000000 Kd
C:\Users\86183\AppData\Local\Temp\cc0Y7Drk.s:654    .rodata.Ki:00000000 Ki
C:\Users\86183\AppData\Local\Temp\cc0Y7Drk.s:661    .rodata.Kp:00000000 Kp
C:\Users\86183\AppData\Local\Temp\cc0Y7Drk.s:616    .bss.pre_err:00000000 pre_err
C:\Users\86183\AppData\Local\Temp\cc0Y7Drk.s:602    .bss.INTEGRAL:00000000 INTEGRAL
C:\Users\86183\AppData\Local\Temp\cc0Y7Drk.s:598    .bss.INTEGRAL:00000000 $d
C:\Users\86183\AppData\Local\Temp\cc0Y7Drk.s:605    .bss.pid:00000000 $d
C:\Users\86183\AppData\Local\Temp\cc0Y7Drk.s:612    .bss.pre_err:00000000 $d
C:\Users\86183\AppData\Local\Temp\cc0Y7Drk.s:619    .bss.rx_len:00000000 $d
C:\Users\86183\AppData\Local\Temp\cc0Y7Drk.s:625    .bss.u2_RX_Buf:00000000 $d
C:\Users\86183\AppData\Local\Temp\cc0Y7Drk.s:634    .bss.u2_RX_ReceiveBit:00000000 $d
C:\Users\86183\AppData\Local\Temp\cc0Y7Drk.s:636    .data.goal:00000000 $d
C:\Users\86183\AppData\Local\Temp\cc0Y7Drk.s:644    .rodata.Kd:00000000 $d
C:\Users\86183\AppData\Local\Temp\cc0Y7Drk.s:651    .rodata.Ki:00000000 $d
C:\Users\86183\AppData\Local\Temp\cc0Y7Drk.s:658    .rodata.Kp:00000000 $d

UNDEFINED SYMBOLS
__aeabi_dsub
__aeabi_dmul
__aeabi_dadd
__aeabi_ddiv
__aeabi_dcmplt
__aeabi_dcmpgt
__aeabi_i2d
__aeabi_d2iz
u3_printf
HAL_GPIO_WritePin
htim3
htim1
memset
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_Init
MX_GPIO_Init
MX_TIM1_Init
MX_TIM2_Init
ARM GAS  C:\Users\86183\AppData\Local\Temp\cc0Y7Drk.s 			page 21


MX_TIM3_Init
MX_TIM4_Init
MX_TIM5_Init
MX_TIM8_Init
MX_USART3_UART_Init
HAL_TIM_Base_Start_IT
HAL_TIM_PWM_Start
HAL_TIM_Encoder_Start
htim2
htim4
htim5
htim8
