// Seed: 741108553
module module_0 (
    output wor id_0,
    output tri id_1,
    input tri1 id_2,
    input supply1 id_3,
    input tri1 id_4,
    output uwire id_5,
    output supply1 id_6,
    input tri1 id_7,
    output supply0 id_8,
    input wand id_9,
    output uwire id_10,
    input supply0 id_11,
    input wire id_12,
    input tri0 id_13
);
  assign id_6 = id_1++;
  assign module_1.id_2 = 0;
  wire id_15;
  wire id_16;
  wire id_17;
  assign id_10 = -1 <-> 1;
endmodule
module module_1 (
    input wor id_0,
    output supply0 id_1,
    output tri1 id_2,
    input wor id_3,
    output logic id_4,
    input supply0 id_5,
    input supply1 id_6,
    input wor id_7,
    output wor id_8,
    input wire id_9,
    input tri0 id_10,
    input wand id_11
);
  always id_4 <= id_5;
  assign id_1 = id_7 ? 1 : -1;
  parameter id_13 = 1;
  module_0 modCall_1 (
      id_8,
      id_2,
      id_6,
      id_5,
      id_11,
      id_8,
      id_8,
      id_10,
      id_1,
      id_5,
      id_1,
      id_0,
      id_6,
      id_5
  );
endmodule
