# Learning-Verilog
Learning Verilog Syntax
