{"name":"BitWidthError","timePeriod":500,"clockEnabled":true,"projectId":"LZMAvpSaP0UquBaNRRV5","focussedCircuit":76480125603,"orderedTabs":["76480125603"],"scopes":[{"layout":{"width":100,"height":40,"title_x":50,"title_y":13,"titleEnabled":true},"verilogMetadata":{"isVerilogCircuit":false,"isMainCircuit":false,"code":"// Write Some Verilog Code Here!","subCircuitScopeIds":[]},"allNodes":[{"x":40,"y":0,"type":1,"bitWidth":4,"label":"","connections":[1]},{"x":20,"y":0,"type":0,"bitWidth":2,"label":"","connections":[0]}],"id":76480125603,"name":"Main","Input":[{"x":550,"y":310,"objectType":"Input","label":"input","direction":"RIGHT","labelDirection":"LEFT","propagationDelay":0,"customData":{"nodes":{"output1":0},"values":{"state":15},"constructorParamaters":["RIGHT",4,{"x":0,"y":20,"id":"JlBKd7aoJctFkK55EIdZ"}]}}],"Output":[{"x":710,"y":310,"objectType":"Output","label":"output","direction":"LEFT","labelDirection":"RIGHT","propagationDelay":0,"customData":{"nodes":{"inp1":1},"constructorParamaters":["LEFT",2,{"x":100,"y":20,"id":"186sGdwbtchY2TOwJUKb"}]}}],"restrictedCircuitElementsUsed":[],"nodes":[]}]}