[INF:CM0023] Creating log file ../../build/regression/BadScope/slpp_all/surelog.log.

LIB:  work
FILE: dut.sv
n<> u<0> t<Null_rule> p<145> s<144> l<2:1> el<1:2>
n<> u<1> t<Package> p<27> s<2> l<2:1> el<2:8>
n<pack> u<2> t<StringConst> p<27> s<25> l<2:9> el<2:13>
n<> u<3> t<Struct_keyword> p<4> l<4:10> el<4:16>
n<> u<4> t<Struct_union> p<20> c<3> s<5> l<4:10> el<4:16>
n<> u<5> t<Packed_keyword> p<20> s<12> l<4:17> el<4:23>
n<> u<6> t<IntVec_TypeLogic> p<7> l<5:5> el<5:10>
n<> u<7> t<Data_type> p<8> c<6> l<5:5> el<5:10>
n<> u<8> t<Data_type_or_void> p<12> c<7> s<11> l<5:5> el<5:10>
n<A> u<9> t<StringConst> p<10> l<5:16> el<5:17>
n<> u<10> t<Variable_decl_assignment> p<11> c<9> l<5:16> el<5:17>
n<> u<11> t<List_of_variable_decl_assignments> p<12> c<10> l<5:16> el<5:17>
n<> u<12> t<Struct_union_member> p<20> c<8> s<19> l<5:5> el<5:18>
n<> u<13> t<IntVec_TypeLogic> p<14> l<6:5> el<6:10>
n<> u<14> t<Data_type> p<15> c<13> l<6:5> el<6:10>
n<> u<15> t<Data_type_or_void> p<19> c<14> s<18> l<6:5> el<6:10>
n<B> u<16> t<StringConst> p<17> l<6:16> el<6:17>
n<> u<17> t<Variable_decl_assignment> p<18> c<16> l<6:16> el<6:17>
n<> u<18> t<List_of_variable_decl_assignments> p<19> c<17> l<6:16> el<6:17>
n<> u<19> t<Struct_union_member> p<20> c<15> l<6:5> el<6:18>
n<> u<20> t<Data_type> p<22> c<4> s<21> l<4:10> el<7:4>
n<status_t> u<21> t<StringConst> p<22> l<7:5> el<7:13>
n<> u<22> t<Type_declaration> p<23> c<20> l<4:2> el<7:14>
n<> u<23> t<Data_declaration> p<24> c<22> l<4:2> el<7:14>
n<> u<24> t<Package_or_generate_item_declaration> p<25> c<23> l<4:2> el<7:14>
n<> u<25> t<Package_item> p<27> c<24> s<26> l<4:2> el<7:14>
n<> u<26> t<Endpackage> p<27> l<9:1> el<9:11>
n<> u<27> t<Package_declaration> p<28> c<1> l<2:1> el<9:11>
n<> u<28> t<Description> p<144> c<27> s<143> l<2:1> el<9:11>
n<> u<29> t<Module_keyword> p<33> s<30> l<12:1> el<12:7>
n<top3> u<30> t<StringConst> p<33> s<32> l<12:8> el<12:12>
n<> u<31> t<Port> p<32> l<12:13> el<12:13>
n<> u<32> t<List_of_ports> p<33> c<31> l<12:12> el<12:14>
n<> u<33> t<Module_nonansi_header> p<142> c<29> s<43> l<12:1> el<12:15>
n<pack> u<34> t<StringConst> p<35> l<13:8> el<13:12>
n<> u<35> t<Package_import_item> p<36> c<34> l<13:8> el<13:15>
n<> u<36> t<Package_import_declaration> p<37> c<35> l<13:1> el<13:16>
n<> u<37> t<Data_declaration> p<38> c<36> l<13:1> el<13:16>
n<> u<38> t<Package_or_generate_item_declaration> p<39> c<37> l<13:1> el<13:16>
n<> u<39> t<Module_or_generate_item_declaration> p<40> c<38> l<13:1> el<13:16>
n<> u<40> t<Module_common_item> p<41> c<39> l<13:1> el<13:16>
n<> u<41> t<Module_or_generate_item> p<42> c<40> l<13:1> el<13:16>
n<> u<42> t<Non_port_module_item> p<43> c<41> l<13:1> el<13:16>
n<> u<43> t<Module_item> p<142> c<42> s<91> l<13:1> el<13:16>
n<> u<44> t<Struct_keyword> p<45> l<14:10> el<14:16>
n<> u<45> t<Struct_union> p<82> c<44> s<46> l<14:10> el<14:16>
n<> u<46> t<Packed_keyword> p<82> s<53> l<14:17> el<14:23>
n<> u<47> t<IntVec_TypeLogic> p<48> l<15:5> el<15:10>
n<> u<48> t<Data_type> p<49> c<47> l<15:5> el<15:10>
n<> u<49> t<Data_type_or_void> p<53> c<48> s<52> l<15:5> el<15:10>
n<mie> u<50> t<StringConst> p<51> l<15:16> el<15:19>
n<> u<51> t<Variable_decl_assignment> p<52> c<50> l<15:16> el<15:19>
n<> u<52> t<List_of_variable_decl_assignments> p<53> c<51> l<15:16> el<15:19>
n<> u<53> t<Struct_union_member> p<82> c<49> s<60> l<15:5> el<15:20>
n<> u<54> t<IntVec_TypeLogic> p<55> l<16:5> el<16:10>
n<> u<55> t<Data_type> p<56> c<54> l<16:5> el<16:10>
n<> u<56> t<Data_type_or_void> p<60> c<55> s<59> l<16:5> el<16:10>
n<mpie> u<57> t<StringConst> p<58> l<16:16> el<16:20>
n<> u<58> t<Variable_decl_assignment> p<59> c<57> l<16:16> el<16:20>
n<> u<59> t<List_of_variable_decl_assignments> p<60> c<58> l<16:16> el<16:20>
n<> u<60> t<Struct_union_member> p<82> c<56> s<67> l<16:5> el<16:21>
n<priv_lvl_e> u<61> t<StringConst> p<62> l<17:5> el<17:15>
n<> u<62> t<Data_type> p<63> c<61> l<17:5> el<17:15>
n<> u<63> t<Data_type_or_void> p<67> c<62> s<66> l<17:5> el<17:15>
n<mpp> u<64> t<StringConst> p<65> l<17:16> el<17:19>
n<> u<65> t<Variable_decl_assignment> p<66> c<64> l<17:16> el<17:19>
n<> u<66> t<List_of_variable_decl_assignments> p<67> c<65> l<17:16> el<17:19>
n<> u<67> t<Struct_union_member> p<82> c<63> s<74> l<17:5> el<17:20>
n<> u<68> t<IntVec_TypeLogic> p<69> l<18:5> el<18:10>
n<> u<69> t<Data_type> p<70> c<68> l<18:5> el<18:10>
n<> u<70> t<Data_type_or_void> p<74> c<69> s<73> l<18:5> el<18:10>
n<mprv> u<71> t<StringConst> p<72> l<18:16> el<18:20>
n<> u<72> t<Variable_decl_assignment> p<73> c<71> l<18:16> el<18:20>
n<> u<73> t<List_of_variable_decl_assignments> p<74> c<72> l<18:16> el<18:20>
n<> u<74> t<Struct_union_member> p<82> c<70> s<81> l<18:5> el<18:21>
n<> u<75> t<IntVec_TypeLogic> p<76> l<19:5> el<19:10>
n<> u<76> t<Data_type> p<77> c<75> l<19:5> el<19:10>
n<> u<77> t<Data_type_or_void> p<81> c<76> s<80> l<19:5> el<19:10>
n<tw> u<78> t<StringConst> p<79> l<19:16> el<19:18>
n<> u<79> t<Variable_decl_assignment> p<80> c<78> l<19:16> el<19:18>
n<> u<80> t<List_of_variable_decl_assignments> p<81> c<79> l<19:16> el<19:18>
n<> u<81> t<Struct_union_member> p<82> c<77> l<19:5> el<19:19>
n<> u<82> t<Data_type> p<84> c<45> s<83> l<14:10> el<20:4>
n<status_t> u<83> t<StringConst> p<84> l<20:5> el<20:13>
n<> u<84> t<Type_declaration> p<85> c<82> l<14:2> el<20:14>
n<> u<85> t<Data_declaration> p<86> c<84> l<14:2> el<20:14>
n<> u<86> t<Package_or_generate_item_declaration> p<87> c<85> l<14:2> el<20:14>
n<> u<87> t<Module_or_generate_item_declaration> p<88> c<86> l<14:2> el<20:14>
n<> u<88> t<Module_common_item> p<89> c<87> l<14:2> el<20:14>
n<> u<89> t<Module_or_generate_item> p<90> c<88> l<14:2> el<20:14>
n<> u<90> t<Non_port_module_item> p<91> c<89> l<14:2> el<20:14>
n<> u<91> t<Module_item> p<142> c<90> s<141> l<14:2> el<20:14>
n<status_t> u<92> t<StringConst> p<93> l<21:13> el<21:21>
n<> u<93> t<Data_type> p<94> c<92> l<21:13> el<21:21>
n<> u<94> t<Data_type_or_implicit> p<135> c<93> s<134> l<21:13> el<21:21>
n<MSTATUS_RST_VAL> u<95> t<StringConst> p<133> s<132> l<21:22> el<21:37>
n<mie> u<96> t<StringConst> p<97> l<21:42> el<21:45>
n<> u<97> t<Structure_pattern_key> p<126> c<96> s<101> l<21:42> el<21:45>
n<> u<98> t<Number_1Tickb0> p<99> l<21:48> el<21:52>
n<> u<99> t<Primary_literal> p<100> c<98> l<21:48> el<21:52>
n<> u<100> t<Primary> p<101> c<99> l<21:48> el<21:52>
n<> u<101> t<Expression> p<126> c<100> s<103> l<21:48> el<21:52>
n<mpie> u<102> t<StringConst> p<103> l<22:43> el<22:47>
n<> u<103> t<Structure_pattern_key> p<126> c<102> s<107> l<22:43> el<22:47>
n<> u<104> t<Number_1Tickb1> p<105> l<22:49> el<22:53>
n<> u<105> t<Primary_literal> p<106> c<104> l<22:49> el<22:53>
n<> u<106> t<Primary> p<107> c<105> l<22:49> el<22:53>
n<> u<107> t<Expression> p<126> c<106> s<109> l<22:49> el<22:53>
n<mpp> u<108> t<StringConst> p<109> l<23:43> el<23:46>
n<> u<109> t<Structure_pattern_key> p<126> c<108> s<113> l<23:43> el<23:46>
n<PRIV_LVL_U> u<110> t<StringConst> p<111> l<23:49> el<23:59>
n<> u<111> t<Primary_literal> p<112> c<110> l<23:49> el<23:59>
n<> u<112> t<Primary> p<113> c<111> l<23:49> el<23:59>
n<> u<113> t<Expression> p<126> c<112> s<115> l<23:49> el<23:59>
n<mprv> u<114> t<StringConst> p<115> l<24:43> el<24:47>
n<> u<115> t<Structure_pattern_key> p<126> c<114> s<119> l<24:43> el<24:47>
n<> u<116> t<Number_1Tickb0> p<117> l<24:49> el<24:53>
n<> u<117> t<Primary_literal> p<118> c<116> l<24:49> el<24:53>
n<> u<118> t<Primary> p<119> c<117> l<24:49> el<24:53>
n<> u<119> t<Expression> p<126> c<118> s<121> l<24:49> el<24:53>
n<tw> u<120> t<StringConst> p<121> l<25:43> el<25:45>
n<> u<121> t<Structure_pattern_key> p<126> c<120> s<125> l<25:43> el<25:45>
n<> u<122> t<Number_1Tickb0> p<123> l<25:49> el<25:53>
n<> u<123> t<Primary_literal> p<124> c<122> l<25:49> el<25:53>
n<> u<124> t<Primary> p<125> c<123> l<25:49> el<25:53>
n<> u<125> t<Expression> p<126> c<124> l<25:49> el<25:53>
n<> u<126> t<Assignment_pattern> p<127> c<97> l<21:40> el<25:54>
n<> u<127> t<Assignment_pattern_expression> p<128> c<126> l<21:40> el<25:54>
n<> u<128> t<Constant_assignment_pattern_expression> p<129> c<127> l<21:40> el<25:54>
n<> u<129> t<Constant_primary> p<130> c<128> l<21:40> el<25:54>
n<> u<130> t<Constant_expression> p<131> c<129> l<21:40> el<25:54>
n<> u<131> t<Constant_mintypmax_expression> p<132> c<130> l<21:40> el<25:54>
n<> u<132> t<Constant_param_expression> p<133> c<131> l<21:40> el<25:54>
n<> u<133> t<Param_assignment> p<134> c<95> l<21:22> el<25:54>
n<> u<134> t<List_of_param_assignments> p<135> c<133> l<21:22> el<25:54>
n<> u<135> t<Local_parameter_declaration> p<136> c<94> l<21:2> el<25:54>
n<> u<136> t<Package_or_generate_item_declaration> p<137> c<135> l<21:2> el<25:55>
n<> u<137> t<Module_or_generate_item_declaration> p<138> c<136> l<21:2> el<25:55>
n<> u<138> t<Module_common_item> p<139> c<137> l<21:2> el<25:55>
n<> u<139> t<Module_or_generate_item> p<140> c<138> l<21:2> el<25:55>
n<> u<140> t<Non_port_module_item> p<141> c<139> l<21:2> el<25:55>
n<> u<141> t<Module_item> p<142> c<140> l<21:2> el<25:55>
n<> u<142> t<Module_declaration> p<143> c<33> l<12:1> el<26:10>
n<> u<143> t<Description> p<144> c<142> l<12:1> el<26:10>
n<> u<144> t<Source_text> p<145> c<28> l<2:1> el<26:10>
n<> u<145> t<Top_level_rule> l<2:1> el<28:1>
[WRN:PA0205] dut.sv:2: No timescale set for "pack".

[WRN:PA0205] dut.sv:12: No timescale set for "top3".

[INF:CP0300] Compilation...

[INF:CP0301] dut.sv:2: Compile package "pack".

[INF:CP0303] dut.sv:12: Compile module "work@top3".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] dut.sv:12: Top level module "work@top3".

[ERR:UH0712] dut.sv:21:40: Undefined pattern key "mie".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 1.

[INF:UH0706] Creating UHDM Model...

[INF:UH0707] Elaborating UHDM...

[INF:UH0708] Writing UHDM DB: ../../build/regression/BadScope/slpp_all/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ../../build/regression/BadScope/slpp_all/surelog.uhdm.chk.html ...

[INF:UH0710] Loading UHDM DB: ../../build/regression/BadScope/slpp_all/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@top3)
|vpiElaborated:1
|vpiName:work@top3
|uhdmallPackages:
\_package: pack (pack::) dut.sv:2:1: , endln:9:11, parent:work@top3
  |vpiName:pack
  |vpiFullName:pack::
  |vpiTypedef:
  \_struct_typespec: (pack::status_t), line:4:10, endln:4:16, parent:pack::
    |vpiName:pack::status_t
    |vpiInstance:
    \_package: pack (pack::) dut.sv:2:1: , endln:9:11, parent:work@top3
    |vpiPacked:1
    |vpiTypespecMember:
    \_typespec_member: (A), line:5:16, endln:5:17, parent:pack::status_t
      |vpiName:A
      |vpiTypespec:
      \_logic_typespec: , line:5:5, endln:5:10
        |vpiInstance:
        \_package: (pack), file:
      |vpiRefFile:dut.sv
      |vpiRefLineNo:5
      |vpiRefColumnNo:5
      |vpiRefEndLineNo:5
      |vpiRefEndColumnNo:10
    |vpiTypespecMember:
    \_typespec_member: (B), line:6:16, endln:6:17, parent:pack::status_t
      |vpiName:B
      |vpiTypespec:
      \_logic_typespec: , line:6:5, endln:6:10
        |vpiInstance:
        \_package: (pack), file:
      |vpiRefFile:dut.sv
      |vpiRefLineNo:6
      |vpiRefColumnNo:5
      |vpiRefEndLineNo:6
      |vpiRefEndColumnNo:10
  |vpiDefName:pack
|uhdmtopPackages:
\_package: pack (pack::) dut.sv:2:1: , endln:9:11, parent:work@top3
  |vpiName:pack
  |vpiFullName:pack::
  |vpiTypedef:
  \_struct_typespec: (pack::status_t), line:4:10, endln:4:16, parent:work@top3
    |vpiName:pack::status_t
    |vpiInstance:
    \_package: pack (pack::) dut.sv:2:1: , endln:9:11, parent:work@top3
    |vpiPacked:1
    |vpiTypespecMember:
    \_typespec_member: (A), line:5:16, endln:5:17, parent:pack::status_t
      |vpiName:A
      |vpiTypespec:
      \_logic_typespec: , line:5:5, endln:5:10
        |vpiInstance:
        \_package: pack (pack::) dut.sv:2:1: , endln:9:11, parent:work@top3
      |vpiRefFile:dut.sv
      |vpiRefLineNo:5
      |vpiRefColumnNo:5
      |vpiRefEndLineNo:5
      |vpiRefEndColumnNo:10
    |vpiTypespecMember:
    \_typespec_member: (B), line:6:16, endln:6:17, parent:pack::status_t
      |vpiName:B
      |vpiTypespec:
      \_logic_typespec: , line:6:5, endln:6:10
        |vpiInstance:
        \_package: pack (pack::) dut.sv:2:1: , endln:9:11, parent:work@top3
      |vpiRefFile:dut.sv
      |vpiRefLineNo:6
      |vpiRefColumnNo:5
      |vpiRefEndLineNo:6
      |vpiRefEndColumnNo:10
  |vpiDefName:pack
  |vpiTop:1
|uhdmallModules:
\_module: work@top3 (work@top3) dut.sv:12:1: , endln:26:10, parent:work@top3
  |vpiFullName:work@top3
  |vpiParameter:
  \_parameter: (work@top3.MSTATUS_RST_VAL), line:21:22, endln:21:37, parent:work@top3
    |vpiTypespec:
    \_struct_typespec: (pack::status_t), line:4:10, endln:4:16, parent:work@top3
    |vpiLocalParam:1
    |vpiName:MSTATUS_RST_VAL
    |vpiFullName:work@top3.MSTATUS_RST_VAL
  |vpiParamAssign:
  \_param_assign: , line:21:22, endln:25:54, parent:work@top3
    |vpiRhs:
    \_operation: , line:21:40, endln:25:54
      |vpiOpType:75
      |vpiOperand:
      \_tagged_pattern: , line:21:48, endln:21:52
        |vpiPattern:
        \_constant: , line:21:48, endln:21:52
          |vpiDecompile:1'b0
          |vpiSize:1
          |BIN:0
          |vpiConstType:3
        |vpiTypespec:
        \_string_typespec: (mie), line:21:42, endln:21:45
          |vpiName:mie
      |vpiOperand:
      \_tagged_pattern: , line:22:49, endln:22:53
        |vpiPattern:
        \_constant: , line:22:49, endln:22:53
          |vpiDecompile:1'b1
          |vpiSize:1
          |BIN:1
          |vpiConstType:3
        |vpiTypespec:
        \_string_typespec: (mpie), line:22:43, endln:22:47
          |vpiName:mpie
      |vpiOperand:
      \_tagged_pattern: , line:23:49, endln:23:59
        |vpiPattern:
        \_ref_obj: (PRIV_LVL_U), line:23:49, endln:23:59
          |vpiName:PRIV_LVL_U
          |vpiActual:
          \_logic_net: (PRIV_LVL_U)
            |vpiName:PRIV_LVL_U
            |vpiNetType:1
        |vpiTypespec:
        \_string_typespec: (mpp), line:23:43, endln:23:46
          |vpiName:mpp
      |vpiOperand:
      \_tagged_pattern: , line:24:49, endln:24:53
        |vpiPattern:
        \_constant: , line:24:49, endln:24:53
          |vpiDecompile:1'b0
          |vpiSize:1
          |BIN:0
          |vpiConstType:3
        |vpiTypespec:
        \_string_typespec: (mprv), line:24:43, endln:24:47
          |vpiName:mprv
      |vpiOperand:
      \_tagged_pattern: , line:25:49, endln:25:53
        |vpiPattern:
        \_constant: , line:25:49, endln:25:53
          |vpiDecompile:1'b0
          |vpiSize:1
          |BIN:0
          |vpiConstType:3
        |vpiTypespec:
        \_string_typespec: (tw), line:25:43, endln:25:45
          |vpiName:tw
    |vpiLhs:
    \_parameter: (work@top3.MSTATUS_RST_VAL), line:21:22, endln:21:37, parent:work@top3
  |vpiTypedef:
  \_struct_typespec: (pack::status_t), line:4:10, endln:4:16, parent:work@top3
  |vpiTypedef:
  \_import_typespec: (pack), line:13:8, endln:13:15
  |vpiDefName:work@top3
|uhdmtopModules:
\_module: work@top3 (work@top3) dut.sv:12:1: , endln:26:10
  |vpiName:work@top3
  |vpiParameter:
  \_parameter: (work@top3.MSTATUS_RST_VAL), line:21:22, endln:21:37, parent:work@top3
    |vpiTypespec:
    \_struct_typespec: (pack::status_t), line:4:10, endln:4:16, parent:work@top3.MSTATUS_RST_VAL
      |vpiName:pack::status_t
      |vpiInstance:
      \_package: pack (pack::) dut.sv:2:1: , endln:9:11, parent:work@top3
      |vpiPacked:1
      |vpiTypespecMember:
      \_typespec_member: (A), line:5:16, endln:5:17, parent:pack::status_t
        |vpiName:A
        |vpiTypespec:
        \_logic_typespec: , line:5:5, endln:5:10, parent:A
          |vpiInstance:
          \_package: pack (pack::) dut.sv:2:1: , endln:9:11, parent:work@top3
        |vpiRefFile:dut.sv
        |vpiRefLineNo:5
        |vpiRefColumnNo:5
        |vpiRefEndLineNo:5
        |vpiRefEndColumnNo:10
      |vpiTypespecMember:
      \_typespec_member: (B), line:6:16, endln:6:17, parent:pack::status_t
        |vpiName:B
        |vpiTypespec:
        \_logic_typespec: , line:6:5, endln:6:10, parent:B
          |vpiInstance:
          \_package: pack (pack::) dut.sv:2:1: , endln:9:11, parent:work@top3
        |vpiRefFile:dut.sv
        |vpiRefLineNo:6
        |vpiRefColumnNo:5
        |vpiRefEndLineNo:6
        |vpiRefEndColumnNo:10
    |vpiLocalParam:1
    |vpiName:MSTATUS_RST_VAL
    |vpiFullName:work@top3.MSTATUS_RST_VAL
  |vpiParamAssign:
  \_param_assign: , line:21:22, endln:25:54, parent:work@top3
    |vpiRhs:
    \_operation: , line:21:40, endln:25:54
      |vpiTypespec:
      \_struct_typespec: (pack::status_t), line:4:10, endln:4:16
        |vpiName:pack::status_t
        |vpiInstance:
        \_package: pack (pack::) dut.sv:2:1: , endln:9:11, parent:work@top3
        |vpiPacked:1
        |vpiTypespecMember:
        \_typespec_member: (A), line:5:16, endln:5:17, parent:pack::status_t
          |vpiName:A
          |vpiTypespec:
          \_logic_typespec: , line:5:5, endln:5:10, parent:A
            |vpiInstance:
            \_package: pack (pack::) dut.sv:2:1: , endln:9:11, parent:work@top3
          |vpiRefFile:dut.sv
          |vpiRefLineNo:5
          |vpiRefColumnNo:5
          |vpiRefEndLineNo:5
          |vpiRefEndColumnNo:10
        |vpiTypespecMember:
        \_typespec_member: (B), line:6:16, endln:6:17, parent:pack::status_t
          |vpiName:B
          |vpiTypespec:
          \_logic_typespec: , line:6:5, endln:6:10, parent:B
            |vpiInstance:
            \_package: pack (pack::) dut.sv:2:1: , endln:9:11, parent:work@top3
          |vpiRefFile:dut.sv
          |vpiRefLineNo:6
          |vpiRefColumnNo:5
          |vpiRefEndLineNo:6
          |vpiRefEndColumnNo:10
      |vpiOpType:75
      |vpiFlattened:1
      |vpiOperand:
      \_tagged_pattern: , line:21:48, endln:21:52
        |vpiPattern:
        \_constant: , line:21:48, endln:21:52
          |vpiDecompile:1'b0
          |vpiSize:1
          |BIN:0
          |vpiConstType:3
        |vpiTypespec:
        \_string_typespec: (mie), line:21:42, endln:21:45
          |vpiName:mie
      |vpiOperand:
      \_tagged_pattern: , line:22:49, endln:22:53
        |vpiPattern:
        \_constant: , line:22:49, endln:22:53
          |vpiDecompile:1'b1
          |vpiSize:1
          |BIN:1
          |vpiConstType:3
        |vpiTypespec:
        \_string_typespec: (mpie), line:22:43, endln:22:47
          |vpiName:mpie
      |vpiOperand:
      \_tagged_pattern: , line:23:49, endln:23:59
        |vpiPattern:
        \_ref_obj: (work@top3.PRIV_LVL_U), line:23:49, endln:23:59
          |vpiName:PRIV_LVL_U
          |vpiFullName:work@top3.PRIV_LVL_U
          |vpiActual:
          \_logic_net: (PRIV_LVL_U)
        |vpiTypespec:
        \_string_typespec: (mpp), line:23:43, endln:23:46
          |vpiName:mpp
      |vpiOperand:
      \_tagged_pattern: , line:24:49, endln:24:53
        |vpiPattern:
        \_constant: , line:24:49, endln:24:53
          |vpiDecompile:1'b0
          |vpiSize:1
          |BIN:0
          |vpiConstType:3
        |vpiTypespec:
        \_string_typespec: (mprv), line:24:43, endln:24:47
          |vpiName:mprv
      |vpiOperand:
      \_tagged_pattern: , line:25:49, endln:25:53
        |vpiPattern:
        \_constant: , line:25:49, endln:25:53
          |vpiDecompile:1'b0
          |vpiSize:1
          |BIN:0
          |vpiConstType:3
        |vpiTypespec:
        \_string_typespec: (tw), line:25:43, endln:25:45
          |vpiName:tw
    |vpiLhs:
    \_parameter: (work@top3.MSTATUS_RST_VAL), line:21:22, endln:21:37, parent:work@top3
  |vpiTypedef:
  \_struct_typespec: (pack::status_t), line:4:10, endln:4:16, parent:work@top3
  |vpiTypedef:
  \_import_typespec: (pack), line:13:8, endln:13:15
  |vpiDefName:work@top3
  |vpiTop:1
  |vpiNet:
  \_logic_net: (PRIV_LVL_U)
  |vpiTopModule:1
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 1
[WARNING] : 2
[   NOTE] : 5


[roundtrip]: ${SURELOG_DIR}/tests/BadScope/dut.sv | ${SURELOG_DIR}/build/regression/BadScope/roundtrip/dut_000.sv | 7 | 26 | 

