library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity to_7seg2 is
    Port ( A : in  STD_LOGIC_VECTOR (3 downto 0);
          seg7 : out  STD_LOGIC_VECTOR (7 downto 0)
             );
end to_7seg;

architecture Behavioral of to_7seg is

begin

--'a' corresponds to MSB of seg7 and 'g' corresponds to LSB of seg7.
process (A)
BEGIN
    case A is
        when "0000"=> seg7 <="01000000";  -- '0'
        when "0001"=> seg7 <="01001111";  -- '1'
        when "0010"=> seg7 <="00010010";  -- '2'
        when "0011"=> seg7 <="00000110";  -- '3'
        when "0100"=> seg7 <="01001100";  -- '4' 
        when "0101"=> seg7 <="00100100";  -- '5'
        when "0110"=> seg7 <="00100000";  -- '6'
        when "0111"=> seg7 <="00001111";  -- '7'
        when "1000"=> seg7 <="00000000";  -- '8'
        when "1001"=> seg7 <="00000100";  -- '9'
        when "1010"=> seg7 <="00001000";  -- 'A'
        when "1011"=> seg7 <="01100000";  -- 'b'
        when "1100"=> seg7 <="00110001";  -- 'C'
        when "1101"=> seg7 <="01000010";  -- 'd'
        when "1110"=> seg7 <="00110000";  -- 'E'
        when "1111"=> seg7 <="00111000";  -- 'F'
        when others =>  NULL;
    end case;
end process;

end Behavioral;