Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Fri May 21 09:12:31 2021
| Host         : STAS-W10 running 64-bit major release  (build 9200)
| Command      : report_drc -file UPzynq20_test_design_wrapper_drc_opted.rpt -pb UPzynq20_test_design_wrapper_drc_opted.pb -rpx UPzynq20_test_design_wrapper_drc_opted.rpx
| Design       : UPzynq20_test_design_wrapper
| Device       : xc7z020clg484-3
| Speed File   : -3
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 0
+------+----------+-------------+------------+
| Rule | Severity | Description | Violations |
+------+----------+-------------+------------+
+------+----------+-------------+------------+

2. REPORT DETAILS
-----------------

