############################################################
## This file is generated automatically by Vivado HLS.
## Please DO NOT edit it.
## Copyright (C) 2014 Xilinx Inc. All rights reserved.
############################################################
set_directive_interface -mode s_axilite -depth 2048 -bundle DDS_CONTROL "dds" incr
set_directive_interface -mode axis -depth 2048 "dds" cos_out
set_directive_interface -mode axis -depth 2048 "dds" sin_out
set_directive_interface -mode s_axilite -depth 2048 -bundle DDS_CONTROL "dds"
