{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1728430852744 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1728430852745 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 08 19:40:52 2024 " "Processing started: Tue Oct 08 19:40:52 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1728430852745 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1728430852745 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CEG3155-Lab-2 -c CEG3155-Lab-2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off CEG3155-Lab-2 -c CEG3155-Lab-2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1728430852745 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1728430853006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_8bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register_8bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_8bit-rtl " "Found design unit 1: register_8bit-rtl" {  } { { "register_8bit.vhd" "" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/register_8bit.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1728430853338 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_8bit " "Found entity 1: register_8bit" {  } { { "register_8bit.vhd" "" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/register_8bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1728430853338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1728430853338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2to1_4bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_2to1_4bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_2to1_4bit-structural " "Found design unit 1: mux_2to1_4bit-structural" {  } { { "mux_2to1_4bit.vhd" "" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/mux_2to1_4bit.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1728430853340 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_2to1_4bit " "Found entity 1: mux_2to1_4bit" {  } { { "mux_2to1_4bit.vhd" "" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/mux_2to1_4bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1728430853340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1728430853340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2to1_1bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_2to1_1bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_2to1_1bit-structural " "Found design unit 1: mux_2to1_1bit-structural" {  } { { "mux_2to1_1bit.vhd" "" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/mux_2to1_1bit.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1728430853342 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_2to1_1bit " "Found entity 1: mux_2to1_1bit" {  } { { "mux_2to1_1bit.vhd" "" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/mux_2to1_1bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1728430853342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1728430853342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lshift_8bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lshift_8bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lshift_8bit-structural " "Found design unit 1: lshift_8bit-structural" {  } { { "lshift_8bit.vhd" "" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/lshift_8bit.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1728430853344 ""} { "Info" "ISGN_ENTITY_NAME" "1 lshift_8bit " "Found entity 1: lshift_8bit" {  } { { "lshift_8bit.vhd" "" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/lshift_8bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1728430853344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1728430853344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cla_4bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cla_4bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CLA_4bit-basic " "Found design unit 1: CLA_4bit-basic" {  } { { "CLA_4bit.vhd" "" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/CLA_4bit.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1728430853346 ""} { "Info" "ISGN_ENTITY_NAME" "1 CLA_4bit " "Found entity 1: CLA_4bit" {  } { { "CLA_4bit.vhd" "" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/CLA_4bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1728430853346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1728430853346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "enabledsrlatch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file enabledsrlatch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 enabledSRLatch-rtl " "Found design unit 1: enabledSRLatch-rtl" {  } { { "enabledsrlatch.vhd" "" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/enabledsrlatch.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1728430853348 ""} { "Info" "ISGN_ENTITY_NAME" "1 enabledSRLatch " "Found entity 1: enabledSRLatch" {  } { { "enabledsrlatch.vhd" "" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/enabledsrlatch.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1728430853348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1728430853348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_ff.vhd 2 1 " "Found 2 design units, including 1 entities, in source file d_ff.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 d_FF-rtl " "Found design unit 1: d_FF-rtl" {  } { { "d_FF.vhd" "" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/d_FF.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1728430853356 ""} { "Info" "ISGN_ENTITY_NAME" "1 d_FF " "Found entity 1: d_FF" {  } { { "d_FF.vhd" "" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/d_FF.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1728430853356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1728430853356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dff_8bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dff_8bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dFF_8bit-rtl " "Found design unit 1: dFF_8bit-rtl" {  } { { "dff_8bit.vhd" "" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/dff_8bit.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1728430853359 ""} { "Info" "ISGN_ENTITY_NAME" "1 dFF_8bit " "Found entity 1: dFF_8bit" {  } { { "dff_8bit.vhd" "" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/dff_8bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1728430853359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1728430853359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.vhd 2 1 " "Found 2 design units, including 1 entities, in source file testbench.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_adder_subtractor-behavior " "Found design unit 1: tb_adder_subtractor-behavior" {  } { { "Testbench.vhd" "" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/Testbench.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1728430853361 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_adder_subtractor " "Found entity 1: tb_adder_subtractor" {  } { { "Testbench.vhd" "" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/Testbench.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1728430853361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1728430853361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "4bitadder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file 4bitadder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder_subtractor-Structural " "Found design unit 1: adder_subtractor-Structural" {  } { { "4bitadder.vhd" "" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/4bitadder.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1728430853363 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder_subtractor " "Found entity 1: adder_subtractor" {  } { { "4bitadder.vhd" "" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/4bitadder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1728430853363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1728430853363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "1bitadder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file 1bitadder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 full_adder-Behavioral " "Found design unit 1: full_adder-Behavioral" {  } { { "1bitadder.vhd" "" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/1bitadder.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1728430853364 ""} { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "1bitadder.vhd" "" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/1bitadder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1728430853364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1728430853364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplier_4bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file multiplier_4bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Multiplier_4bit-basic " "Found design unit 1: Multiplier_4bit-basic" {  } { { "Multiplier_4bit.vhd" "" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/Multiplier_4bit.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1728430853366 ""} { "Info" "ISGN_ENTITY_NAME" "1 Multiplier_4bit " "Found entity 1: Multiplier_4bit" {  } { { "Multiplier_4bit.vhd" "" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/Multiplier_4bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1728430853366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1728430853366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cla_8bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cla_8bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CLA_8bit-basic " "Found design unit 1: CLA_8bit-basic" {  } { { "CLA_8bit.vhd" "" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/CLA_8bit.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1728430853368 ""} { "Info" "ISGN_ENTITY_NAME" "1 CLA_8bit " "Found entity 1: CLA_8bit" {  } { { "CLA_8bit.vhd" "" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/CLA_8bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1728430853368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1728430853368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divider_4bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divider_4bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Divider_4bit-basic " "Found design unit 1: Divider_4bit-basic" {  } { { "Divider_4bit.vhd" "" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/Divider_4bit.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1728430853370 ""} { "Info" "ISGN_ENTITY_NAME" "1 Divider_4bit " "Found entity 1: Divider_4bit" {  } { { "Divider_4bit.vhd" "" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/Divider_4bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1728430853370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1728430853370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "absvalue_4bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file absvalue_4bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AbsValue_4bit-Structural " "Found design unit 1: AbsValue_4bit-Structural" {  } { { "AbsValue_4bit.vhd" "" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/AbsValue_4bit.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1728430853372 ""} { "Info" "ISGN_ENTITY_NAME" "1 AbsValue_4bit " "Found entity 1: AbsValue_4bit" {  } { { "AbsValue_4bit.vhd" "" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/AbsValue_4bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1728430853372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1728430853372 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Divider_4bit " "Elaborating entity \"Divider_4bit\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1728430853396 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Sum Divider_4bit.vhd(8) " "VHDL Signal Declaration warning at Divider_4bit.vhd(8): used implicit default value for signal \"Sum\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Divider_4bit.vhd" "" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/Divider_4bit.vhd" 8 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1728430853397 "|Divider_4bit"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "CarryOut Divider_4bit.vhd(9) " "VHDL Signal Declaration warning at Divider_4bit.vhd(9): used implicit default value for signal \"CarryOut\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Divider_4bit.vhd" "" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/Divider_4bit.vhd" 9 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1728430853397 "|Divider_4bit"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "zeroOut Divider_4bit.vhd(9) " "VHDL Signal Declaration warning at Divider_4bit.vhd(9): used implicit default value for signal \"zeroOut\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Divider_4bit.vhd" "" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/Divider_4bit.vhd" 9 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1728430853398 "|Divider_4bit"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "OverFlowOut Divider_4bit.vhd(9) " "VHDL Signal Declaration warning at Divider_4bit.vhd(9): used implicit default value for signal \"OverFlowOut\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Divider_4bit.vhd" "" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/Divider_4bit.vhd" 9 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1728430853398 "|Divider_4bit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "isNegative_res Divider_4bit.vhd(42) " "Verilog HDL or VHDL warning at Divider_4bit.vhd(42): object \"isNegative_res\" assigned a value but never read" {  } { { "Divider_4bit.vhd" "" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/Divider_4bit.vhd" 42 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1728430853398 "|Divider_4bit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "absB Divider_4bit.vhd(43) " "Verilog HDL or VHDL warning at Divider_4bit.vhd(43): object \"absB\" assigned a value but never read" {  } { { "Divider_4bit.vhd" "" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/Divider_4bit.vhd" 43 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1728430853398 "|Divider_4bit"}
{ "Critical Warning" "WVRFX_VHDL_PORT_INCOMPLETE_PARTIAL_ASSOCIATION" "Sum 4 8 Divider_4bit.vhd(100) " "VHDL Incomplete Partial Association warning at Divider_4bit.vhd(100): port or argument \"Sum\" has 4/8 unassociated elements" {  } { { "Divider_4bit.vhd" "" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/Divider_4bit.vhd" 100 0 0 } }  } 1 10920 "VHDL Incomplete Partial Association warning at %4!s!: port or argument \"%1!s!\" has %2!d!/%3!d! unassociated elements" 0 0 "Quartus II" 0 -1 1728430853399 "|Divider_4bit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLA_4bit CLA_4bit:CLA_4bit_inst0 " "Elaborating entity \"CLA_4bit\" for hierarchy \"CLA_4bit:CLA_4bit_inst0\"" {  } { { "Divider_4bit.vhd" "CLA_4bit_inst0" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/Divider_4bit.vhd" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1728430853407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dFF_8bit CLA_4bit:CLA_4bit_inst0\|dFF_8bit:dff_8bit_inst " "Elaborating entity \"dFF_8bit\" for hierarchy \"CLA_4bit:CLA_4bit_inst0\|dFF_8bit:dff_8bit_inst\"" {  } { { "CLA_4bit.vhd" "dff_8bit_inst" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/CLA_4bit.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1728430853408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "d_FF CLA_4bit:CLA_4bit_inst0\|dFF_8bit:dff_8bit_inst\|d_FF:dff_inst0 " "Elaborating entity \"d_FF\" for hierarchy \"CLA_4bit:CLA_4bit_inst0\|dFF_8bit:dff_8bit_inst\|d_FF:dff_inst0\"" {  } { { "dff_8bit.vhd" "dff_inst0" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/dff_8bit.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1728430853410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "enabledSRLatch CLA_4bit:CLA_4bit_inst0\|dFF_8bit:dff_8bit_inst\|d_FF:dff_inst0\|enabledSRLatch:masterLatch " "Elaborating entity \"enabledSRLatch\" for hierarchy \"CLA_4bit:CLA_4bit_inst0\|dFF_8bit:dff_8bit_inst\|d_FF:dff_inst0\|enabledSRLatch:masterLatch\"" {  } { { "d_FF.vhd" "masterLatch" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/d_FF.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1728430853411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2to1_4bit mux_2to1_4bit:mux_2to1_4bit_selA " "Elaborating entity \"mux_2to1_4bit\" for hierarchy \"mux_2to1_4bit:mux_2to1_4bit_selA\"" {  } { { "Divider_4bit.vhd" "mux_2to1_4bit_selA" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/Divider_4bit.vhd" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1728430853441 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Sum\[0\] GND " "Pin \"Sum\[0\]\" is stuck at GND" {  } { { "Divider_4bit.vhd" "" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/Divider_4bit.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1728430853783 "|Divider_4bit|Sum[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Sum\[1\] GND " "Pin \"Sum\[1\]\" is stuck at GND" {  } { { "Divider_4bit.vhd" "" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/Divider_4bit.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1728430853783 "|Divider_4bit|Sum[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Sum\[2\] GND " "Pin \"Sum\[2\]\" is stuck at GND" {  } { { "Divider_4bit.vhd" "" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/Divider_4bit.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1728430853783 "|Divider_4bit|Sum[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Sum\[3\] GND " "Pin \"Sum\[3\]\" is stuck at GND" {  } { { "Divider_4bit.vhd" "" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/Divider_4bit.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1728430853783 "|Divider_4bit|Sum[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Sum\[4\] GND " "Pin \"Sum\[4\]\" is stuck at GND" {  } { { "Divider_4bit.vhd" "" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/Divider_4bit.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1728430853783 "|Divider_4bit|Sum[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Sum\[5\] GND " "Pin \"Sum\[5\]\" is stuck at GND" {  } { { "Divider_4bit.vhd" "" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/Divider_4bit.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1728430853783 "|Divider_4bit|Sum[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Sum\[6\] GND " "Pin \"Sum\[6\]\" is stuck at GND" {  } { { "Divider_4bit.vhd" "" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/Divider_4bit.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1728430853783 "|Divider_4bit|Sum[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Sum\[7\] GND " "Pin \"Sum\[7\]\" is stuck at GND" {  } { { "Divider_4bit.vhd" "" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/Divider_4bit.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1728430853783 "|Divider_4bit|Sum[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "CarryOut GND " "Pin \"CarryOut\" is stuck at GND" {  } { { "Divider_4bit.vhd" "" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/Divider_4bit.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1728430853783 "|Divider_4bit|CarryOut"} { "Warning" "WMLS_MLS_STUCK_PIN" "zeroOut GND " "Pin \"zeroOut\" is stuck at GND" {  } { { "Divider_4bit.vhd" "" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/Divider_4bit.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1728430853783 "|Divider_4bit|zeroOut"} { "Warning" "WMLS_MLS_STUCK_PIN" "OverFlowOut GND " "Pin \"OverFlowOut\" is stuck at GND" {  } { { "Divider_4bit.vhd" "" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/Divider_4bit.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1728430853783 "|Divider_4bit|OverFlowOut"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1728430853783 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1728430853915 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728430853915 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "10 " "Design contains 10 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[0\] " "No output dependent on input pin \"a\[0\]\"" {  } { { "Divider_4bit.vhd" "" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/Divider_4bit.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728430853941 "|Divider_4bit|a[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[1\] " "No output dependent on input pin \"a\[1\]\"" {  } { { "Divider_4bit.vhd" "" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/Divider_4bit.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728430853941 "|Divider_4bit|a[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[2\] " "No output dependent on input pin \"a\[2\]\"" {  } { { "Divider_4bit.vhd" "" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/Divider_4bit.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728430853941 "|Divider_4bit|a[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[3\] " "No output dependent on input pin \"a\[3\]\"" {  } { { "Divider_4bit.vhd" "" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/Divider_4bit.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728430853941 "|Divider_4bit|a[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "b\[0\] " "No output dependent on input pin \"b\[0\]\"" {  } { { "Divider_4bit.vhd" "" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/Divider_4bit.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728430853941 "|Divider_4bit|b[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "b\[1\] " "No output dependent on input pin \"b\[1\]\"" {  } { { "Divider_4bit.vhd" "" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/Divider_4bit.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728430853941 "|Divider_4bit|b[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "b\[2\] " "No output dependent on input pin \"b\[2\]\"" {  } { { "Divider_4bit.vhd" "" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/Divider_4bit.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728430853941 "|Divider_4bit|b[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "b\[3\] " "No output dependent on input pin \"b\[3\]\"" {  } { { "Divider_4bit.vhd" "" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/Divider_4bit.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728430853941 "|Divider_4bit|b[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GClock " "No output dependent on input pin \"GClock\"" {  } { { "Divider_4bit.vhd" "" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/Divider_4bit.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728430853941 "|Divider_4bit|GClock"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GReset " "No output dependent on input pin \"GReset\"" {  } { { "Divider_4bit.vhd" "" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/Divider_4bit.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728430853941 "|Divider_4bit|GReset"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1728430853941 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "21 " "Implemented 21 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1728430853942 ""} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Implemented 11 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1728430853942 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1728430853942 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 31 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 31 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4671 " "Peak virtual memory: 4671 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1728430853966 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 08 19:40:53 2024 " "Processing ended: Tue Oct 08 19:40:53 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1728430853966 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1728430853966 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1728430853966 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1728430853966 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1728430855199 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1728430855199 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 08 19:40:54 2024 " "Processing started: Tue Oct 08 19:40:54 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1728430855199 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1728430855199 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off CEG3155-Lab-2 -c CEG3155-Lab-2 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off CEG3155-Lab-2 -c CEG3155-Lab-2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1728430855199 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1728430855263 ""}
{ "Info" "0" "" "Project  = CEG3155-Lab-2" {  } {  } 0 0 "Project  = CEG3155-Lab-2" 0 0 "Fitter" 0 0 1728430855263 ""}
{ "Info" "0" "" "Revision = CEG3155-Lab-2" {  } {  } 0 0 "Revision = CEG3155-Lab-2" 0 0 "Fitter" 0 0 1728430855263 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1728430855307 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "CEG3155-Lab-2 EP4CE115F29C8 " "Selected device EP4CE115F29C8 for design \"CEG3155-Lab-2\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1728430855311 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1728430855356 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1728430855357 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1728430855357 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1728430855451 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1728430855459 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C8 " "Device EP4CE40F29C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1728430855861 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C8 " "Device EP4CE30F29C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1728430855861 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C8 " "Device EP4CE55F29C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1728430855861 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C8 " "Device EP4CE75F29C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1728430855861 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1728430855861 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/" { { 0 { 0 ""} 0 133 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1728430855865 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/" { { 0 { 0 ""} 0 135 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1728430855865 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/" { { 0 { 0 ""} 0 137 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1728430855865 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/" { { 0 { 0 ""} 0 139 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1728430855865 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/" { { 0 { 0 ""} 0 141 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1728430855865 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1728430855865 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1728430855866 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "21 21 " "No exact pin location assignment(s) for 21 pins of 21 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a\[0\] " "Pin a\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { a[0] } } } { "Divider_4bit.vhd" "" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/Divider_4bit.vhd" 6 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { a[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/" { { 0 { 0 ""} 0 86 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1728430856951 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a\[1\] " "Pin a\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { a[1] } } } { "Divider_4bit.vhd" "" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/Divider_4bit.vhd" 6 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { a[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/" { { 0 { 0 ""} 0 87 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1728430856951 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a\[2\] " "Pin a\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { a[2] } } } { "Divider_4bit.vhd" "" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/Divider_4bit.vhd" 6 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { a[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/" { { 0 { 0 ""} 0 88 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1728430856951 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a\[3\] " "Pin a\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { a[3] } } } { "Divider_4bit.vhd" "" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/Divider_4bit.vhd" 6 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { a[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/" { { 0 { 0 ""} 0 89 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1728430856951 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "b\[0\] " "Pin b\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { b[0] } } } { "Divider_4bit.vhd" "" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/Divider_4bit.vhd" 6 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { b[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/" { { 0 { 0 ""} 0 90 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1728430856951 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "b\[1\] " "Pin b\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { b[1] } } } { "Divider_4bit.vhd" "" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/Divider_4bit.vhd" 6 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { b[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/" { { 0 { 0 ""} 0 91 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1728430856951 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "b\[2\] " "Pin b\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { b[2] } } } { "Divider_4bit.vhd" "" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/Divider_4bit.vhd" 6 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { b[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/" { { 0 { 0 ""} 0 92 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1728430856951 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "b\[3\] " "Pin b\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { b[3] } } } { "Divider_4bit.vhd" "" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/Divider_4bit.vhd" 6 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { b[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/" { { 0 { 0 ""} 0 93 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1728430856951 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GClock " "Pin GClock not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { GClock } } } { "Divider_4bit.vhd" "" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/Divider_4bit.vhd" 7 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GClock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/" { { 0 { 0 ""} 0 102 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1728430856951 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GReset " "Pin GReset not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { GReset } } } { "Divider_4bit.vhd" "" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/Divider_4bit.vhd" 7 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GReset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/" { { 0 { 0 ""} 0 103 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1728430856951 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Sum\[0\] " "Pin Sum\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Sum[0] } } } { "Divider_4bit.vhd" "" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/Divider_4bit.vhd" 8 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sum[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/" { { 0 { 0 ""} 0 94 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1728430856951 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Sum\[1\] " "Pin Sum\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Sum[1] } } } { "Divider_4bit.vhd" "" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/Divider_4bit.vhd" 8 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sum[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/" { { 0 { 0 ""} 0 95 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1728430856951 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Sum\[2\] " "Pin Sum\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Sum[2] } } } { "Divider_4bit.vhd" "" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/Divider_4bit.vhd" 8 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sum[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/" { { 0 { 0 ""} 0 96 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1728430856951 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Sum\[3\] " "Pin Sum\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Sum[3] } } } { "Divider_4bit.vhd" "" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/Divider_4bit.vhd" 8 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sum[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/" { { 0 { 0 ""} 0 97 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1728430856951 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Sum\[4\] " "Pin Sum\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Sum[4] } } } { "Divider_4bit.vhd" "" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/Divider_4bit.vhd" 8 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sum[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/" { { 0 { 0 ""} 0 98 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1728430856951 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Sum\[5\] " "Pin Sum\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Sum[5] } } } { "Divider_4bit.vhd" "" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/Divider_4bit.vhd" 8 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sum[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/" { { 0 { 0 ""} 0 99 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1728430856951 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Sum\[6\] " "Pin Sum\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Sum[6] } } } { "Divider_4bit.vhd" "" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/Divider_4bit.vhd" 8 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sum[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/" { { 0 { 0 ""} 0 100 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1728430856951 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Sum\[7\] " "Pin Sum\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Sum[7] } } } { "Divider_4bit.vhd" "" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/Divider_4bit.vhd" 8 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sum[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/" { { 0 { 0 ""} 0 101 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1728430856951 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CarryOut " "Pin CarryOut not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { CarryOut } } } { "Divider_4bit.vhd" "" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/Divider_4bit.vhd" 9 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CarryOut } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/" { { 0 { 0 ""} 0 104 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1728430856951 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "zeroOut " "Pin zeroOut not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { zeroOut } } } { "Divider_4bit.vhd" "" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/Divider_4bit.vhd" 9 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { zeroOut } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/" { { 0 { 0 ""} 0 105 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1728430856951 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OverFlowOut " "Pin OverFlowOut not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { OverFlowOut } } } { "Divider_4bit.vhd" "" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/Divider_4bit.vhd" 9 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OverFlowOut } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/" { { 0 { 0 ""} 0 106 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1728430856951 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1728430856951 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "CEG3155-Lab-2.sdc " "Synopsys Design Constraints File file not found: 'CEG3155-Lab-2.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1728430857204 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1728430857204 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1728430857204 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1728430857205 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1728430857205 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1728430857205 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1728430857205 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1728430857206 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1728430857207 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1728430857207 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1728430857207 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1728430857207 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1728430857207 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1728430857207 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1728430857208 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1728430857208 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1728430857208 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1728430857208 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "21 unused 2.5V 10 11 0 " "Number of I/O pins in group: 21 (unused VREF, 2.5V VCCIO, 10 input, 11 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1728430857209 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1728430857209 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1728430857209 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 52 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  52 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1728430857210 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 63 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  63 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1728430857210 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 73 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  73 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1728430857210 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 71 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1728430857210 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1728430857210 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 57 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1728430857210 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 72 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1728430857210 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 71 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1728430857210 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1728430857210 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1728430857210 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1728430857223 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1728430861093 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1728430861228 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1728430861235 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1728430861668 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1728430861668 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1728430861890 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y24 X10_Y36 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y24 to location X10_Y36" {  } { { "loc" "" { Generic "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y24 to location X10_Y36"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y24 to location X10_Y36"} 0 24 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1728430863537 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1728430863537 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1728430863696 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1728430863696 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1728430863696 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1728430863696 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.00 " "Total time spent on timing analysis during the Fitter is 0.00 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1728430863706 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1728430863759 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1728430864021 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1728430864069 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1728430864345 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1728430864634 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/output_files/CEG3155-Lab-2.fit.smsg " "Generated suppressed messages file C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/output_files/CEG3155-Lab-2.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1728430865598 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5074 " "Peak virtual memory: 5074 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1728430865889 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 08 19:41:05 2024 " "Processing ended: Tue Oct 08 19:41:05 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1728430865889 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1728430865889 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1728430865889 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1728430865889 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1728430866962 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1728430866962 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 08 19:41:06 2024 " "Processing started: Tue Oct 08 19:41:06 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1728430866962 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1728430866962 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off CEG3155-Lab-2 -c CEG3155-Lab-2 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off CEG3155-Lab-2 -c CEG3155-Lab-2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1728430866962 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1728430869528 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1728430869620 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4599 " "Peak virtual memory: 4599 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1728430870445 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 08 19:41:10 2024 " "Processing ended: Tue Oct 08 19:41:10 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1728430870445 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1728430870445 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1728430870445 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1728430870445 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1728430871001 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1728430871558 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1728430871559 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 08 19:41:11 2024 " "Processing started: Tue Oct 08 19:41:11 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1728430871559 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1728430871559 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta CEG3155-Lab-2 -c CEG3155-Lab-2 " "Command: quartus_sta CEG3155-Lab-2 -c CEG3155-Lab-2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1728430871559 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1728430871625 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1728430871720 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1728430871720 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1728430871765 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1728430871765 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "CEG3155-Lab-2.sdc " "Synopsys Design Constraints File file not found: 'CEG3155-Lab-2.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1728430871984 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1728430871984 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Quartus II" 0 -1 1728430871984 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Quartus II" 0 -1 1728430871984 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1728430871985 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Quartus II" 0 -1 1728430871985 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1728430871985 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "Quartus II" 0 -1 1728430871991 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1728430871992 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1728430871993 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1728430871997 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1728430871998 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1728430872000 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1728430872001 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1728430872003 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1728430872008 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1728430872027 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1728430872739 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1728430872776 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Quartus II" 0 -1 1728430872776 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Quartus II" 0 -1 1728430872776 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Quartus II" 0 -1 1728430872777 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1728430872777 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1728430872780 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1728430872781 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1728430872782 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1728430872784 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1728430872785 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1728430872790 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1728430872938 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Quartus II" 0 -1 1728430872938 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Quartus II" 0 -1 1728430872938 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Quartus II" 0 -1 1728430872939 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1728430872940 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1728430872941 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1728430872943 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1728430872944 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1728430872946 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "setup " "Design is fully constrained for setup requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1728430873215 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "hold " "Design is fully constrained for hold requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1728430873215 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4693 " "Peak virtual memory: 4693 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1728430873250 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 08 19:41:13 2024 " "Processing ended: Tue Oct 08 19:41:13 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1728430873250 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1728430873250 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1728430873250 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1728430873250 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1728430874330 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1728430874331 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 08 19:41:14 2024 " "Processing started: Tue Oct 08 19:41:14 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1728430874331 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1728430874331 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off CEG3155-Lab-2 -c CEG3155-Lab-2 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off CEG3155-Lab-2 -c CEG3155-Lab-2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1728430874331 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "CEG3155-Lab-2_8_1200mv_85c_slow.vho C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/simulation/modelsim/ simulation " "Generated file CEG3155-Lab-2_8_1200mv_85c_slow.vho in folder \"C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1728430874624 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "CEG3155-Lab-2_8_1200mv_0c_slow.vho C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/simulation/modelsim/ simulation " "Generated file CEG3155-Lab-2_8_1200mv_0c_slow.vho in folder \"C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1728430874639 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "CEG3155-Lab-2_min_1200mv_0c_fast.vho C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/simulation/modelsim/ simulation " "Generated file CEG3155-Lab-2_min_1200mv_0c_fast.vho in folder \"C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1728430874654 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "CEG3155-Lab-2.vho C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/simulation/modelsim/ simulation " "Generated file CEG3155-Lab-2.vho in folder \"C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1728430874669 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "CEG3155-Lab-2_8_1200mv_85c_vhd_slow.sdo C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/simulation/modelsim/ simulation " "Generated file CEG3155-Lab-2_8_1200mv_85c_vhd_slow.sdo in folder \"C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1728430874681 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "CEG3155-Lab-2_8_1200mv_0c_vhd_slow.sdo C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/simulation/modelsim/ simulation " "Generated file CEG3155-Lab-2_8_1200mv_0c_vhd_slow.sdo in folder \"C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1728430874694 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "CEG3155-Lab-2_min_1200mv_0c_vhd_fast.sdo C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/simulation/modelsim/ simulation " "Generated file CEG3155-Lab-2_min_1200mv_0c_vhd_fast.sdo in folder \"C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1728430874707 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "CEG3155-Lab-2_vhd.sdo C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/simulation/modelsim/ simulation " "Generated file CEG3155-Lab-2_vhd.sdo in folder \"C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1728430874721 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4556 " "Peak virtual memory: 4556 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1728430874759 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 08 19:41:14 2024 " "Processing ended: Tue Oct 08 19:41:14 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1728430874759 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1728430874759 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1728430874759 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1728430874759 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 42 s " "Quartus II Full Compilation was successful. 0 errors, 42 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1728430875348 ""}
