Release 11.5 - xst L.70 (lin64)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
--> 

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "xst_fft_1024ch_core.prj"
Input Format                       : mixed

---- Target Parameters
Output File Name                   : "fft_1024ch_core.ngc"
Output Format                      : NGC
Target Device                      : xc5vsx95t-1ff1136

---- Source Options
Entity Name                        : fft_1024ch_core
Top Module Name                    : fft_1024ch_core
Automatic Register Balancing       : no

---- Target Options
Add IO Buffers                     : NO
Pack IO Registers into IOBs        : Auto

---- General Options
Keep Hierarchy                     : NO
Bus Delimiter                      : ()
Hierarchy Separator                : /

---- Other Options
report_timing_constraint_problems  : warning

=========================================================================

WARNING:Xst:29 - Optimization Effort not specified
The following parameters have been added:
Optimization Goal                  : SPEED

=========================================================================

=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" in Library work.
Entity <bmg_33_e414e83e3003ff05> compiled.
Entity <bmg_33_e414e83e3003ff05> (Architecture <bmg_33_e414e83e3003ff05_a>) compiled.
Entity <bmg_33_973a453bd51a1032> compiled.
Entity <bmg_33_973a453bd51a1032> (Architecture <bmg_33_973a453bd51a1032_a>) compiled.
Entity <bmg_33_872c9d4cc9c41649> compiled.
Entity <bmg_33_872c9d4cc9c41649> (Architecture <bmg_33_872c9d4cc9c41649_a>) compiled.
Entity <cntr_11_0_8ce1eef9b3b41e0a> compiled.
Entity <cntr_11_0_8ce1eef9b3b41e0a> (Architecture <cntr_11_0_8ce1eef9b3b41e0a_a>) compiled.
Entity <cntr_11_0_e465b512e9edc7d5> compiled.
Entity <cntr_11_0_e465b512e9edc7d5> (Architecture <cntr_11_0_e465b512e9edc7d5_a>) compiled.
Entity <bmg_33_017aed32e197c46e> compiled.
Entity <bmg_33_017aed32e197c46e> (Architecture <bmg_33_017aed32e197c46e_a>) compiled.
Entity <cntr_11_0_2c42bf3f38e8cf3d> compiled.
Entity <cntr_11_0_2c42bf3f38e8cf3d> (Architecture <cntr_11_0_2c42bf3f38e8cf3d_a>) compiled.
Entity <bmg_33_f64e12192046d142> compiled.
Entity <bmg_33_f64e12192046d142> (Architecture <bmg_33_f64e12192046d142_a>) compiled.
Entity <dmg_43_2ed32a2fd073c158> compiled.
Entity <dmg_43_2ed32a2fd073c158> (Architecture <dmg_43_2ed32a2fd073c158_a>) compiled.
Entity <cntr_11_0_8b305ccf84a90afe> compiled.
Entity <cntr_11_0_8b305ccf84a90afe> (Architecture <cntr_11_0_8b305ccf84a90afe_a>) compiled.
Entity <bmg_33_b5a854daeb8f7460> compiled.
Entity <bmg_33_b5a854daeb8f7460> (Architecture <bmg_33_b5a854daeb8f7460_a>) compiled.
Entity <bmg_33_9b710071af525a53> compiled.
Entity <bmg_33_9b710071af525a53> (Architecture <bmg_33_9b710071af525a53_a>) compiled.
Entity <cntr_11_0_9a636cbfb020a9d6> compiled.
Entity <cntr_11_0_9a636cbfb020a9d6> (Architecture <cntr_11_0_9a636cbfb020a9d6_a>) compiled.
Entity <cntr_11_0_717486a23436c11d> compiled.
Entity <cntr_11_0_717486a23436c11d> (Architecture <cntr_11_0_717486a23436c11d_a>) compiled.
Entity <bmg_33_cde5f3f9996c5a95> compiled.
Entity <bmg_33_cde5f3f9996c5a95> (Architecture <bmg_33_cde5f3f9996c5a95_a>) compiled.
Entity <cntr_11_0_50b12e24f99f1fa1> compiled.
Entity <cntr_11_0_50b12e24f99f1fa1> (Architecture <cntr_11_0_50b12e24f99f1fa1_a>) compiled.
Entity <bmg_33_cd39c143a25729dd> compiled.
Entity <bmg_33_cd39c143a25729dd> (Architecture <bmg_33_cd39c143a25729dd_a>) compiled.
Entity <bmg_33_293c2a5436112186> compiled.
Entity <bmg_33_293c2a5436112186> (Architecture <bmg_33_293c2a5436112186_a>) compiled.
Entity <bmg_33_ba2cbf4ee1b86c81> compiled.
Entity <bmg_33_ba2cbf4ee1b86c81> (Architecture <bmg_33_ba2cbf4ee1b86c81_a>) compiled.
Entity <cntr_11_0_78ff46b917fcba28> compiled.
Entity <cntr_11_0_78ff46b917fcba28> (Architecture <cntr_11_0_78ff46b917fcba28_a>) compiled.
Entity <cntr_11_0_fb8caae5ebc5d253> compiled.
Entity <cntr_11_0_fb8caae5ebc5d253> (Architecture <cntr_11_0_fb8caae5ebc5d253_a>) compiled.
Entity <bmg_33_fa92018bda6c6fc3> compiled.
Entity <bmg_33_fa92018bda6c6fc3> (Architecture <bmg_33_fa92018bda6c6fc3_a>) compiled.
Entity <bmg_33_ecb3139f941cb62b> compiled.
Entity <bmg_33_ecb3139f941cb62b> (Architecture <bmg_33_ecb3139f941cb62b_a>) compiled.
Entity <bmg_33_64caaaf33657fbc8> compiled.
Entity <bmg_33_64caaaf33657fbc8> (Architecture <bmg_33_64caaaf33657fbc8_a>) compiled.
Entity <bmg_33_975b23006c9a4cfc> compiled.
Entity <bmg_33_975b23006c9a4cfc> (Architecture <bmg_33_975b23006c9a4cfc_a>) compiled.
Entity <cntr_11_0_25889389a19635b3> compiled.
Entity <cntr_11_0_25889389a19635b3> (Architecture <cntr_11_0_25889389a19635b3_a>) compiled.
Entity <bmg_33_7af907baa421acc1> compiled.
Entity <bmg_33_7af907baa421acc1> (Architecture <bmg_33_7af907baa421acc1_a>) compiled.
Entity <bmg_33_c9356bca87716aa3> compiled.
Entity <bmg_33_c9356bca87716aa3> (Architecture <bmg_33_c9356bca87716aa3_a>) compiled.
Entity <bmg_33_86cad15aba8b45bc> compiled.
Entity <bmg_33_86cad15aba8b45bc> (Architecture <bmg_33_86cad15aba8b45bc_a>) compiled.
Entity <cntr_11_0_acf8df2a66449f86> compiled.
Entity <cntr_11_0_acf8df2a66449f86> (Architecture <cntr_11_0_acf8df2a66449f86_a>) compiled.
Entity <cntr_11_0_2373afd2271385cb> compiled.
Entity <cntr_11_0_2373afd2271385cb> (Architecture <cntr_11_0_2373afd2271385cb_a>) compiled.
Entity <cntr_11_0_34d24d689ba4471f> compiled.
Entity <cntr_11_0_34d24d689ba4471f> (Architecture <cntr_11_0_34d24d689ba4471f_a>) compiled.
Entity <bmg_33_de81730d86f2dd7a> compiled.
Entity <bmg_33_de81730d86f2dd7a> (Architecture <bmg_33_de81730d86f2dd7a_a>) compiled.
Entity <bmg_33_74de024f0c1ac463> compiled.
Entity <bmg_33_74de024f0c1ac463> (Architecture <bmg_33_74de024f0c1ac463_a>) compiled.
Entity <cntr_11_0_4096c59227d752a2> compiled.
Entity <cntr_11_0_4096c59227d752a2> (Architecture <cntr_11_0_4096c59227d752a2_a>) compiled.
Entity <cntr_11_0_ff97ccbfc301b4b4> compiled.
Entity <cntr_11_0_ff97ccbfc301b4b4> (Architecture <cntr_11_0_ff97ccbfc301b4b4_a>) compiled.
Entity <cntr_11_0_8869969bd2303665> compiled.
Entity <cntr_11_0_8869969bd2303665> (Architecture <cntr_11_0_8869969bd2303665_a>) compiled.
Entity <bmg_33_0bf307740f4c2249> compiled.
Entity <bmg_33_0bf307740f4c2249> (Architecture <bmg_33_0bf307740f4c2249_a>) compiled.
Entity <cntr_11_0_f0184178d34429e1> compiled.
Entity <cntr_11_0_f0184178d34429e1> (Architecture <cntr_11_0_f0184178d34429e1_a>) compiled.
Entity <bmg_33_c613268bf4c74fe6> compiled.
Entity <bmg_33_c613268bf4c74fe6> (Architecture <bmg_33_c613268bf4c74fe6_a>) compiled.
Entity <bmg_33_663a71b1b4ae4b64> compiled.
Entity <bmg_33_663a71b1b4ae4b64> (Architecture <bmg_33_663a71b1b4ae4b64_a>) compiled.
Entity <bmg_33_323c47498d5636a9> compiled.
Entity <bmg_33_323c47498d5636a9> (Architecture <bmg_33_323c47498d5636a9_a>) compiled.
Entity <cntr_11_0_ae406e50e98e0e45> compiled.
Entity <cntr_11_0_ae406e50e98e0e45> (Architecture <cntr_11_0_ae406e50e98e0e45_a>) compiled.
Entity <dmg_43_53f87b14ea26f2c9> compiled.
Entity <dmg_43_53f87b14ea26f2c9> (Architecture <dmg_43_53f87b14ea26f2c9_a>) compiled.
Entity <bmg_33_362cc0a7dbb242d8> compiled.
Entity <bmg_33_362cc0a7dbb242d8> (Architecture <bmg_33_362cc0a7dbb242d8_a>) compiled.
Entity <cntr_11_0_9b3867ea8e1e20fc> compiled.
Entity <cntr_11_0_9b3867ea8e1e20fc> (Architecture <cntr_11_0_9b3867ea8e1e20fc_a>) compiled.
Entity <cntr_11_0_4766397a2cb82e6c> compiled.
Entity <cntr_11_0_4766397a2cb82e6c> (Architecture <cntr_11_0_4766397a2cb82e6c_a>) compiled.
Entity <bmg_33_b972f6608ff04778> compiled.
Entity <bmg_33_b972f6608ff04778> (Architecture <bmg_33_b972f6608ff04778_a>) compiled.
Entity <bmg_33_6b05b5fcaf93ca60> compiled.
Entity <bmg_33_6b05b5fcaf93ca60> (Architecture <bmg_33_6b05b5fcaf93ca60_a>) compiled.
Package <conv_pkg> compiled.
Package body <conv_pkg> compiled.
Entity <srl17e> compiled.
Entity <srl17e> (Architecture <structural>) compiled.
Entity <synth_reg> compiled.
Entity <synth_reg> (Architecture <structural>) compiled.
Entity <synth_reg_reg> compiled.
Entity <synth_reg_reg> (Architecture <behav>) compiled.
Entity <single_reg_w_init> compiled.
Entity <single_reg_w_init> (Architecture <structural>) compiled.
Entity <synth_reg_w_init> compiled.
Entity <synth_reg_w_init> (Architecture <structural>) compiled.
Entity <reinterpret_9a0fa0f632> compiled.
Entity <reinterpret_9a0fa0f632> (Architecture <behavior>) compiled.
Entity <xlslice> compiled.
Entity <xlslice> (Architecture <behavior>) compiled.
Entity <concat_b198bd62b0> compiled.
Entity <concat_b198bd62b0> (Architecture <behavior>) compiled.
Entity <reinterpret_580feec131> compiled.
Entity <reinterpret_580feec131> (Architecture <behavior>) compiled.
Entity <addsub_c7ad41276b> compiled.
Entity <addsub_c7ad41276b> (Architecture <behavior>) compiled.
Entity <addsub_3b890bd063> compiled.
Entity <addsub_3b890bd063> (Architecture <behavior>) compiled.
Entity <convert_func_call> compiled.
Entity <convert_func_call> (Architecture <behavior>) compiled.
Entity <xlconvert> compiled.
Entity <xlconvert> (Architecture <behavior>) compiled.
Entity <scale_9f61027ba4> compiled.
Entity <scale_9f61027ba4> (Architecture <behavior>) compiled.
Entity <constant_118598964d> compiled.
Entity <constant_118598964d> (Architecture <behavior>) compiled.
Entity <constant_a3923dd146> compiled.
Entity <constant_a3923dd146> (Architecture <behavior>) compiled.
Entity <constant_0604807f72> compiled.
Entity <constant_0604807f72> (Architecture <behavior>) compiled.
Entity <constant_6293007044> compiled.
Entity <constant_6293007044> (Architecture <behavior>) compiled.
Entity <xlcounter_free> compiled.
Entity <xlcounter_free> (Architecture <behavior>) compiled.
Entity <logical_aacf6e1b0e> compiled.
Entity <logical_aacf6e1b0e> (Architecture <behavior>) compiled.
Entity <logical_80f90b97d0> compiled.
Entity <logical_80f90b97d0> (Architecture <behavior>) compiled.
Entity <mux_1bef4ba0e4> compiled.
Entity <mux_1bef4ba0e4> (Architecture <behavior>) compiled.
Entity <relational_2147430058> compiled.
Entity <relational_2147430058> (Architecture <behavior>) compiled.
Entity <relational_b4b277ae0f> compiled.
Entity <relational_b4b277ae0f> (Architecture <behavior>) compiled.
Entity <xldelay> compiled.
Entity <xldelay> (Architecture <behavior>) compiled.
Entity <xlcounter_limit> compiled.
Entity <xlcounter_limit> (Architecture <behavior>) compiled.
Entity <mux_bdc1db9d7e> compiled.
Entity <mux_bdc1db9d7e> (Architecture <behavior>) compiled.
Entity <xlspram> compiled.
Entity <xlspram> (Architecture <behavior>) compiled.
Entity <xlsprom> compiled.
Entity <xlsprom> (Architecture <behavior>) compiled.
Entity <delay_0f6b6badfe> compiled.
Entity <delay_0f6b6badfe> (Architecture <behavior>) compiled.
Entity <constant_498bc68c14> compiled.
Entity <constant_498bc68c14> (Architecture <behavior>) compiled.
Entity <mux_b75bc1e5be> compiled.
Entity <mux_b75bc1e5be> (Architecture <behavior>) compiled.
Entity <relational_0ffd72e037> compiled.
Entity <relational_0ffd72e037> (Architecture <behavior>) compiled.
Entity <concat_c615d93998> compiled.
Entity <concat_c615d93998> (Architecture <behavior>) compiled.
Entity <reinterpret_4a8cbc85ce> compiled.
Entity <reinterpret_4a8cbc85ce> (Architecture <behavior>) compiled.
Entity <addsub_27fae134d1> compiled.
Entity <addsub_27fae134d1> (Architecture <behavior>) compiled.
Entity <constant_4709ea49b5> compiled.
Entity <constant_4709ea49b5> (Architecture <behavior>) compiled.
Entity <reinterpret_d357e69fa3> compiled.
Entity <reinterpret_d357e69fa3> (Architecture <behavior>) compiled.
Entity <reinterpret_d2180c9169> compiled.
Entity <reinterpret_d2180c9169> (Architecture <behavior>) compiled.
Entity <logical_938d99ac11> compiled.
Entity <logical_938d99ac11> (Architecture <behavior>) compiled.
Entity <logical_e9e6541380> compiled.
Entity <logical_e9e6541380> (Architecture <behavior>) compiled.
Entity <inverter_e5b38cca3b> compiled.
Entity <inverter_e5b38cca3b> (Architecture <behavior>) compiled.
Entity <logical_a6d07705dd> compiled.
Entity <logical_a6d07705dd> (Architecture <behavior>) compiled.
Entity <mux_28159dbdb9> compiled.
Entity <mux_28159dbdb9> (Architecture <behavior>) compiled.
Entity <delay_a14e3dd1bd> compiled.
Entity <delay_a14e3dd1bd> (Architecture <behavior>) compiled.
Entity <logical_444d3f5046> compiled.
Entity <logical_444d3f5046> (Architecture <behavior>) compiled.
Entity <mux_4bb6f691f7> compiled.
Entity <mux_4bb6f691f7> (Architecture <behavior>) compiled.
Entity <concat_f133931c1f> compiled.
Entity <concat_f133931c1f> (Architecture <behavior>) compiled.
Entity <reinterpret_3fb4604c01> compiled.
Entity <reinterpret_3fb4604c01> (Architecture <behavior>) compiled.
Entity <addsub_2969055f39> compiled.
Entity <addsub_2969055f39> (Architecture <behavior>) compiled.
Entity <constant_9a2c97cce5> compiled.
Entity <constant_9a2c97cce5> (Architecture <behavior>) compiled.
Entity <reinterpret_60ea556961> compiled.
Entity <reinterpret_60ea556961> (Architecture <behavior>) compiled.
Entity <reinterpret_299ca43e25> compiled.
Entity <reinterpret_299ca43e25> (Architecture <behavior>) compiled.
Entity <logical_182ac6c51e> compiled.
Entity <logical_182ac6c51e> (Architecture <behavior>) compiled.
Entity <addsub_be8c56327e> compiled.
Entity <addsub_be8c56327e> (Architecture <behavior>) compiled.
Entity <addsub_eb2273ac28> compiled.
Entity <addsub_eb2273ac28> (Architecture <behavior>) compiled.
Entity <delay_38898c80c0> compiled.
Entity <delay_38898c80c0> (Architecture <behavior>) compiled.
Entity <mult_f295e5f0f2> compiled.
Entity <mult_f295e5f0f2> (Architecture <behavior>) compiled.
Entity <convert_pipeline> compiled.
Entity <convert_pipeline> (Architecture <behavior>) compiled.
Entity <xlconvert_pipeline> compiled.
Entity <xlconvert_pipeline> (Architecture <behavior>) compiled.
Entity <addsub_c01f39127c> compiled.
Entity <addsub_c01f39127c> (Architecture <behavior>) compiled.
Entity <addsub_00fea99594> compiled.
Entity <addsub_00fea99594> (Architecture <behavior>) compiled.
Entity <mux_f1f44b96f0> compiled.
Entity <mux_f1f44b96f0> (Architecture <behavior>) compiled.
Entity <scale_e5d0b4a1ec> compiled.
Entity <scale_e5d0b4a1ec> (Architecture <behavior>) compiled.
Entity <constant_a7e2bb9e12> compiled.
Entity <constant_a7e2bb9e12> (Architecture <behavior>) compiled.
Entity <constant_cda50df78a> compiled.
Entity <constant_cda50df78a> (Architecture <behavior>) compiled.
Entity <constant_e8ddc079e9> compiled.
Entity <constant_e8ddc079e9> (Architecture <behavior>) compiled.
Entity <relational_5f1eb17108> compiled.
Entity <relational_5f1eb17108> (Architecture <behavior>) compiled.
Entity <relational_f9928864ea> compiled.
Entity <relational_f9928864ea> (Architecture <behavior>) compiled.
Entity <counter_9b03e3d644> compiled.
Entity <counter_9b03e3d644> (Architecture <behavior>) compiled.
Entity <counter_9037948c69> compiled.
Entity <counter_9037948c69> (Architecture <behavior>) compiled.
Entity <delay_ae3f84524a> compiled.
Entity <delay_ae3f84524a> (Architecture <behavior>) compiled.
Entity <delay_848c26f47b> compiled.
Entity <delay_848c26f47b> (Architecture <behavior>) compiled.
Entity <delay_2f744cdafb> compiled.
Entity <delay_2f744cdafb> (Architecture <behavior>) compiled.
Entity <delay_cbdfa55dc3> compiled.
Entity <delay_cbdfa55dc3> (Architecture <behavior>) compiled.
Entity <delay_e18fb31a3d> compiled.
Entity <delay_e18fb31a3d> (Architecture <behavior>) compiled.
Entity <mux_69e3090cc7> compiled.
Entity <mux_69e3090cc7> (Architecture <behavior>) compiled.
Entity <mux_181e58d842> compiled.
Entity <mux_181e58d842> (Architecture <behavior>) compiled.
Entity <negate_e1a9d1ade1> compiled.
Entity <negate_e1a9d1ade1> (Architecture <behavior>) compiled.
Entity <constant_f1ac4bddff> compiled.
Entity <constant_f1ac4bddff> (Architecture <behavior>) compiled.
Entity <constant_fbc2f0cce1> compiled.
Entity <constant_fbc2f0cce1> (Architecture <behavior>) compiled.
Entity <relational_f6702ea2f7> compiled.
Entity <relational_f6702ea2f7> (Architecture <behavior>) compiled.
Entity <xlsprom_dist> compiled.
Entity <xlsprom_dist> (Architecture <behavior>) compiled.
Entity <constant_b4ec9de7d1> compiled.
Entity <constant_b4ec9de7d1> (Architecture <behavior>) compiled.
Entity <constant_fd85eb7067> compiled.
Entity <constant_fd85eb7067> (Architecture <behavior>) compiled.
Entity <constant_4a391b9a0e> compiled.
Entity <constant_4a391b9a0e> (Architecture <behavior>) compiled.
Entity <relational_6c3ee657fa> compiled.
Entity <relational_6c3ee657fa> (Architecture <behavior>) compiled.
Entity <relational_78eac2928d> compiled.
Entity <relational_78eac2928d> (Architecture <behavior>) compiled.
Entity <constant_b437b02512> compiled.
Entity <constant_b437b02512> (Architecture <behavior>) compiled.
Entity <constant_91ef1678ca> compiled.
Entity <constant_91ef1678ca> (Architecture <behavior>) compiled.
Entity <constant_e8aae5d3bb> compiled.
Entity <constant_e8aae5d3bb> (Architecture <behavior>) compiled.
Entity <relational_54048c8b02> compiled.
Entity <relational_54048c8b02> (Architecture <behavior>) compiled.
Entity <relational_16235eb2bf> compiled.
Entity <relational_16235eb2bf> (Architecture <behavior>) compiled.
Entity <constant_180df391de> compiled.
Entity <constant_180df391de> (Architecture <behavior>) compiled.
Entity <constant_7244cd602b> compiled.
Entity <constant_7244cd602b> (Architecture <behavior>) compiled.
Entity <constant_7b07120b87> compiled.
Entity <constant_7b07120b87> (Architecture <behavior>) compiled.
Entity <relational_9a3978c602> compiled.
Entity <relational_9a3978c602> (Architecture <behavior>) compiled.
Entity <relational_23065a6aa3> compiled.
Entity <relational_23065a6aa3> (Architecture <behavior>) compiled.
Entity <constant_a267c870be> compiled.
Entity <constant_a267c870be> (Architecture <behavior>) compiled.
Entity <constant_7ea0f2fff7> compiled.
Entity <constant_7ea0f2fff7> (Architecture <behavior>) compiled.
Entity <constant_961b61f8a1> compiled.
Entity <constant_961b61f8a1> (Architecture <behavior>) compiled.
Entity <relational_931d61fb72> compiled.
Entity <relational_931d61fb72> (Architecture <behavior>) compiled.
Entity <relational_fe487ce1c7> compiled.
Entity <relational_fe487ce1c7> (Architecture <behavior>) compiled.
Entity <constant_582a3706dd> compiled.
Entity <constant_582a3706dd> (Architecture <behavior>) compiled.
Entity <constant_fe72737ca0> compiled.
Entity <constant_fe72737ca0> (Architecture <behavior>) compiled.
Entity <constant_ef0e2e5fc6> compiled.
Entity <constant_ef0e2e5fc6> (Architecture <behavior>) compiled.
Entity <relational_9ece3c8c4e> compiled.
Entity <relational_9ece3c8c4e> (Architecture <behavior>) compiled.
Entity <relational_dc5bc996c9> compiled.
Entity <relational_dc5bc996c9> (Architecture <behavior>) compiled.
Entity <constant_67ad97ca70> compiled.
Entity <constant_67ad97ca70> (Architecture <behavior>) compiled.
Entity <constant_4c449dd556> compiled.
Entity <constant_4c449dd556> (Architecture <behavior>) compiled.
Entity <constant_145086465d> compiled.
Entity <constant_145086465d> (Architecture <behavior>) compiled.
Entity <relational_4d3cfceaf4> compiled.
Entity <relational_4d3cfceaf4> (Architecture <behavior>) compiled.
Entity <relational_d930162434> compiled.
Entity <relational_d930162434> (Architecture <behavior>) compiled.
Entity <constant_a1c496ea88> compiled.
Entity <constant_a1c496ea88> (Architecture <behavior>) compiled.
Entity <constant_822933f89b> compiled.
Entity <constant_822933f89b> (Architecture <behavior>) compiled.
Entity <constant_469094441c> compiled.
Entity <constant_469094441c> (Architecture <behavior>) compiled.
Entity <relational_8fc7f5539b> compiled.
Entity <relational_8fc7f5539b> (Architecture <behavior>) compiled.
Entity <relational_47b317dab6> compiled.
Entity <relational_47b317dab6> (Architecture <behavior>) compiled.
Entity <constant_963ed6358a> compiled.
Entity <constant_963ed6358a> (Architecture <behavior>) compiled.
Entity <c_to_ri_entity_f42d569dcd> compiled.
Entity <c_to_ri_entity_f42d569dcd> (Architecture <structural>) compiled.
Entity <ri_to_c_entity_c425c46f59> compiled.
Entity <ri_to_c_entity_c425c46f59> (Architecture <structural>) compiled.
Entity <hilbert_entity_3297d2219f> compiled.
Entity <hilbert_entity_3297d2219f> (Architecture <structural>) compiled.
Entity <sync_delay_en_entity_71c59eb398> compiled.
Entity <sync_delay_en_entity_71c59eb398> (Architecture <structural>) compiled.
Entity <reorder_even_entity_46cdc9fc47> compiled.
Entity <reorder_even_entity_46cdc9fc47> (Architecture <structural>) compiled.
Entity <reorder_odd_entity_702b0c4cee> compiled.
Entity <reorder_odd_entity_702b0c4cee> (Architecture <structural>) compiled.
Entity <bi_real_unscr_2x_entity_cf42a9c4ad> compiled.
Entity <bi_real_unscr_2x_entity_cf42a9c4ad> (Architecture <structural>) compiled.
Entity <convert_entity_cb90012123> compiled.
Entity <convert_entity_cb90012123> (Architecture <structural>) compiled.
Entity <convert_of0_entity_8520f090ce> compiled.
Entity <convert_of0_entity_8520f090ce> (Architecture <structural>) compiled.
Entity <twiddle_pass_through_entity_63f368faa2> compiled.
Entity <twiddle_pass_through_entity_63f368faa2> (Architecture <structural>) compiled.
Entity <butterfly_direct_entity_7c1bf05bb7> compiled.
Entity <butterfly_direct_entity_7c1bf05bb7> (Architecture <structural>) compiled.
Entity <delay_b_entity_480abaa61d> compiled.
Entity <delay_b_entity_480abaa61d> (Architecture <structural>) compiled.
Entity <sync_delay_entity_350fc3568b> compiled.
Entity <sync_delay_entity_350fc3568b> (Architecture <structural>) compiled.
Entity <fft_stage_1_entity_d61c5478a5> compiled.
Entity <fft_stage_1_entity_d61c5478a5> (Architecture <structural>) compiled.
Entity <convert_entity_58e9e8dce9> compiled.
Entity <convert_entity_58e9e8dce9> (Architecture <structural>) compiled.
Entity <convert_of0_entity_1384f2b443> compiled.
Entity <convert_of0_entity_1384f2b443> (Architecture <structural>) compiled.
Entity <c_to_ri2_entity_f8c56280c8> compiled.
Entity <c_to_ri2_entity_f8c56280c8> (Architecture <structural>) compiled.
Entity <ri_to_c_entity_6ca6cf7bb1> compiled.
Entity <ri_to_c_entity_6ca6cf7bb1> (Architecture <structural>) compiled.
Entity <coeff_gen_entity_ac97b0964d> compiled.
Entity <coeff_gen_entity_ac97b0964d> (Architecture <structural>) compiled.
Entity <twiddle_general_4mult_entity_51343022cf> compiled.
Entity <twiddle_general_4mult_entity_51343022cf> (Architecture <structural>) compiled.
Entity <butterfly_direct_entity_3dda9f7958> compiled.
Entity <butterfly_direct_entity_3dda9f7958> (Architecture <structural>) compiled.
Entity <delay_b_entity_eb383ccef8> compiled.
Entity <delay_b_entity_eb383ccef8> (Architecture <structural>) compiled.
Entity <sync_delay_entity_a5f0fe964f> compiled.
Entity <sync_delay_entity_a5f0fe964f> (Architecture <structural>) compiled.
Entity <fft_stage_10_entity_608db23e86> compiled.
Entity <fft_stage_10_entity_608db23e86> (Architecture <structural>) compiled.
Entity <coeff_gen_entity_36efec2b27> compiled.
Entity <coeff_gen_entity_36efec2b27> (Architecture <structural>) compiled.
Entity <twiddle_general_4mult_entity_5314b8011b> compiled.
Entity <twiddle_general_4mult_entity_5314b8011b> (Architecture <structural>) compiled.
Entity <butterfly_direct_entity_589b1ae42b> compiled.
Entity <butterfly_direct_entity_589b1ae42b> (Architecture <structural>) compiled.
Entity <delay_b_entity_997f5eab8a> compiled.
Entity <delay_b_entity_997f5eab8a> (Architecture <structural>) compiled.
Entity <sync_delay_entity_b7f63eaf1b> compiled.
Entity <sync_delay_entity_b7f63eaf1b> (Architecture <structural>) compiled.
Entity <fft_stage_11_entity_26ba983bc7> compiled.
Entity <fft_stage_11_entity_26ba983bc7> (Architecture <structural>) compiled.
Entity <twiddle_stage_2_entity_950cc35a79> compiled.
Entity <twiddle_stage_2_entity_950cc35a79> (Architecture <structural>) compiled.
Entity <butterfly_direct_entity_cdabae6b59> compiled.
Entity <butterfly_direct_entity_cdabae6b59> (Architecture <structural>) compiled.
Entity <delay_b_entity_caa586227f> compiled.
Entity <delay_b_entity_caa586227f> (Architecture <structural>) compiled.
Entity <sync_delay_entity_f0dbf3f546> compiled.
Entity <sync_delay_entity_f0dbf3f546> (Architecture <structural>) compiled.
Entity <fft_stage_2_entity_c642f0c1ce> compiled.
Entity <fft_stage_2_entity_c642f0c1ce> (Architecture <structural>) compiled.
Entity <coeff_gen_entity_12d397242a> compiled.
Entity <coeff_gen_entity_12d397242a> (Architecture <structural>) compiled.
Entity <twiddle_general_4mult_entity_7d233d93d8> compiled.
Entity <twiddle_general_4mult_entity_7d233d93d8> (Architecture <structural>) compiled.
Entity <butterfly_direct_entity_7728dda2c8> compiled.
Entity <butterfly_direct_entity_7728dda2c8> (Architecture <structural>) compiled.
Entity <delay_b_entity_1c18062005> compiled.
Entity <delay_b_entity_1c18062005> (Architecture <structural>) compiled.
Entity <sync_delay_entity_18a8dad1bf> compiled.
Entity <sync_delay_entity_18a8dad1bf> (Architecture <structural>) compiled.
Entity <fft_stage_3_entity_273a1cd05b> compiled.
Entity <fft_stage_3_entity_273a1cd05b> (Architecture <structural>) compiled.
Entity <convert_of0_entity_b12ba84ad3> compiled.
Entity <convert_of0_entity_b12ba84ad3> (Architecture <structural>) compiled.
Entity <coeff_gen_entity_e9d8c088fa> compiled.
Entity <coeff_gen_entity_e9d8c088fa> (Architecture <structural>) compiled.
Entity <twiddle_general_4mult_entity_57ed09d25a> compiled.
Entity <twiddle_general_4mult_entity_57ed09d25a> (Architecture <structural>) compiled.
Entity <butterfly_direct_entity_db55f3a9ea> compiled.
Entity <butterfly_direct_entity_db55f3a9ea> (Architecture <structural>) compiled.
Entity <delay_b_entity_2c0ffecd3f> compiled.
Entity <delay_b_entity_2c0ffecd3f> (Architecture <structural>) compiled.
Entity <sync_delay_entity_538cd35793> compiled.
Entity <sync_delay_entity_538cd35793> (Architecture <structural>) compiled.
Entity <fft_stage_4_entity_171e508cf3> compiled.
Entity <fft_stage_4_entity_171e508cf3> (Architecture <structural>) compiled.
Entity <coeff_gen_entity_b389a0c542> compiled.
Entity <coeff_gen_entity_b389a0c542> (Architecture <structural>) compiled.
Entity <twiddle_general_4mult_entity_b60354a90e> compiled.
Entity <twiddle_general_4mult_entity_b60354a90e> (Architecture <structural>) compiled.
Entity <butterfly_direct_entity_fd702b3dc4> compiled.
Entity <butterfly_direct_entity_fd702b3dc4> (Architecture <structural>) compiled.
Entity <delay_b_entity_c5c8113636> compiled.
Entity <delay_b_entity_c5c8113636> (Architecture <structural>) compiled.
Entity <sync_delay_entity_8ff8cf1723> compiled.
Entity <sync_delay_entity_8ff8cf1723> (Architecture <structural>) compiled.
Entity <fft_stage_5_entity_47f5cf444b> compiled.
Entity <fft_stage_5_entity_47f5cf444b> (Architecture <structural>) compiled.
Entity <coeff_gen_entity_a0a7c9af6e> compiled.
Entity <coeff_gen_entity_a0a7c9af6e> (Architecture <structural>) compiled.
Entity <twiddle_general_4mult_entity_bbcb5a43d0> compiled.
Entity <twiddle_general_4mult_entity_bbcb5a43d0> (Architecture <structural>) compiled.
Entity <butterfly_direct_entity_6d0f3e0aba> compiled.
Entity <butterfly_direct_entity_6d0f3e0aba> (Architecture <structural>) compiled.
Entity <delay_b_entity_41e5e338ab> compiled.
Entity <delay_b_entity_41e5e338ab> (Architecture <structural>) compiled.
Entity <sync_delay_entity_d54408a058> compiled.
Entity <sync_delay_entity_d54408a058> (Architecture <structural>) compiled.
Entity <fft_stage_6_entity_3379c864c6> compiled.
Entity <fft_stage_6_entity_3379c864c6> (Architecture <structural>) compiled.
Entity <coeff_gen_entity_2727609715> compiled.
Entity <coeff_gen_entity_2727609715> (Architecture <structural>) compiled.
Entity <twiddle_general_4mult_entity_c73fb03ecd> compiled.
Entity <twiddle_general_4mult_entity_c73fb03ecd> (Architecture <structural>) compiled.
Entity <butterfly_direct_entity_1478a1d18a> compiled.
Entity <butterfly_direct_entity_1478a1d18a> (Architecture <structural>) compiled.
Entity <delay_b_entity_2eb241a2dc> compiled.
Entity <delay_b_entity_2eb241a2dc> (Architecture <structural>) compiled.
Entity <sync_delay_entity_1e7ab04d67> compiled.
Entity <sync_delay_entity_1e7ab04d67> (Architecture <structural>) compiled.
Entity <fft_stage_7_entity_5a026dd4c1> compiled.
Entity <fft_stage_7_entity_5a026dd4c1> (Architecture <structural>) compiled.
Entity <coeff_gen_entity_b4d8270762> compiled.
Entity <coeff_gen_entity_b4d8270762> (Architecture <structural>) compiled.
Entity <twiddle_general_4mult_entity_22ac7211f0> compiled.
Entity <twiddle_general_4mult_entity_22ac7211f0> (Architecture <structural>) compiled.
Entity <butterfly_direct_entity_e7c2f36804> compiled.
Entity <butterfly_direct_entity_e7c2f36804> (Architecture <structural>) compiled.
Entity <delay_b_entity_8f7d5701ce> compiled.
Entity <delay_b_entity_8f7d5701ce> (Architecture <structural>) compiled.
Entity <sync_delay_entity_fb0847d8bf> compiled.
Entity <sync_delay_entity_fb0847d8bf> (Architecture <structural>) compiled.
Entity <fft_stage_8_entity_2810ce8864> compiled.
Entity <fft_stage_8_entity_2810ce8864> (Architecture <structural>) compiled.
Entity <coeff_gen_entity_1db13b6ef2> compiled.
Entity <coeff_gen_entity_1db13b6ef2> (Architecture <structural>) compiled.
Entity <twiddle_general_4mult_entity_b20a5f234c> compiled.
Entity <twiddle_general_4mult_entity_b20a5f234c> (Architecture <structural>) compiled.
Entity <butterfly_direct_entity_42e2cc91bd> compiled.
Entity <butterfly_direct_entity_42e2cc91bd> (Architecture <structural>) compiled.
Entity <delay_b_entity_f5e13c2a4d> compiled.
Entity <delay_b_entity_f5e13c2a4d> (Architecture <structural>) compiled.
Entity <sync_delay_entity_f73482297e> compiled.
Entity <sync_delay_entity_f73482297e> (Architecture <structural>) compiled.
Entity <fft_stage_9_entity_30f5b66e54> compiled.
Entity <fft_stage_9_entity_30f5b66e54> (Architecture <structural>) compiled.
Entity <biplex_core_entity_28c4ebd84d> compiled.
Entity <biplex_core_entity_28c4ebd84d> (Architecture <structural>) compiled.
Entity <fft_biplex_real_2x_entity_a05e7a283b> compiled.
Entity <fft_biplex_real_2x_entity_a05e7a283b> (Architecture <structural>) compiled.
Entity <fft_1024ch_core> compiled.
Entity <fft_1024ch_core> (Architecture <structural>) compiled.
Compiling vhdl file "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core_cw.vhd" in Library work.
Entity <xlclockdriver> compiled.
Entity <xlclockdriver> (Architecture <behavior>) compiled.
Entity <default_clock_driver> compiled.
Entity <default_clock_driver> (Architecture <structural>) compiled.
Entity <fft_1024ch_core_cw> compiled.
Entity <fft_1024ch_core_cw> (Architecture <structural>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <fft_1024ch_core> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <fft_biplex_real_2x_entity_a05e7a283b> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <bi_real_unscr_2x_entity_cf42a9c4ad> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <biplex_core_entity_28c4ebd84d> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <ri_to_c_entity_c425c46f59> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <constant_498bc68c14> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xlcounter_free> in library <work> (architecture <behavior>) with generics.
	core_name0 = "cntr_11_0_acf8df2a66449f86"
	op_arith = 1
	op_width = 10

Analyzing hierarchy for entity <xldelay> in library <work> (architecture <behavior>) with generics.
	latency = 1
	reg_retiming = 0
	width = 36

Analyzing hierarchy for entity <constant_6293007044> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <hilbert_entity_3297d2219f> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <mux_b75bc1e5be> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <relational_0ffd72e037> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <reorder_even_entity_46cdc9fc47> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <reorder_odd_entity_702b0c4cee> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <xldelay> in library <work> (architecture <behavior>) with generics.
	latency = 3
	reg_retiming = 0
	width = 1

Analyzing hierarchy for entity <constant_963ed6358a> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <fft_stage_10_entity_608db23e86> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <fft_stage_11_entity_26ba983bc7> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <fft_stage_1_entity_d61c5478a5> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <fft_stage_2_entity_c642f0c1ce> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <fft_stage_3_entity_273a1cd05b> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <fft_stage_4_entity_171e508cf3> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <fft_stage_5_entity_47f5cf444b> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <fft_stage_6_entity_3379c864c6> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <fft_stage_7_entity_5a026dd4c1> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <fft_stage_8_entity_2810ce8864> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <fft_stage_9_entity_30f5b66e54> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <concat_b198bd62b0> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <reinterpret_580feec131> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <synth_reg> in library <work> (architecture <structural>) with generics.
	latency = 1
	width = 36

Analyzing hierarchy for entity <addsub_c7ad41276b> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <addsub_3b890bd063> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <c_to_ri_entity_f42d569dcd> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <xlconvert> in library <work> (architecture <behavior>) with generics.
	bool_conversion = 0
	din_arith = 2
	din_bin_pt = 18
	din_width = 19
	dout_arith = 2
	dout_bin_pt = 17
	dout_width = 18
	latency = 1
	overflow = 1
	quantization = 3

Analyzing hierarchy for entity <ri_to_c_entity_c425c46f59> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <scale_9f61027ba4> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xlspram> in library <work> (architecture <behavior>) with generics.
	c_address_width = 10
	c_width = 36
	core_name0 = "bmg_33_64caaaf33657fbc8"
	latency = 1

Analyzing hierarchy for entity <xlcounter_limit> in library <work> (architecture <behavior>) with generics.
	cnt_15_0 = 2047
	cnt_31_16 = 0
	cnt_47_32 = 0
	cnt_63_48 = 0
	core_name0 = "cntr_11_0_ae406e50e98e0e45"
	count_limited = 0
	op_arith = 1
	op_width = 11

Analyzing hierarchy for entity <xldelay> in library <work> (architecture <behavior>) with generics.
	latency = 1
	reg_retiming = 0
	width = 10

Analyzing hierarchy for entity <xldelay> in library <work> (architecture <behavior>) with generics.
	latency = 2
	reg_retiming = 0
	width = 36

Analyzing hierarchy for entity <delay_0f6b6badfe> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xldelay> in library <work> (architecture <behavior>) with generics.
	latency = 1
	reg_retiming = 0
	width = 1

Analyzing hierarchy for entity <xlsprom> in library <work> (architecture <behavior>) with generics.
	c_address_width = 10
	c_width = 10
	core_name0 = "bmg_33_c9356bca87716aa3"
	latency = 1

Analyzing hierarchy for entity <mux_bdc1db9d7e> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 10
	new_msb = 10
	x_width = 11
	y_width = 1

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 0
	new_msb = 9
	x_width = 11
	y_width = 10

Analyzing hierarchy for entity <sync_delay_en_entity_71c59eb398> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <xlsprom> in library <work> (architecture <behavior>) with generics.
	c_address_width = 10
	c_width = 10
	core_name0 = "bmg_33_872c9d4cc9c41649"
	latency = 1

Analyzing hierarchy for entity <synth_reg> in library <work> (architecture <structural>) with generics.
	latency = 3
	width = 1

Analyzing hierarchy for entity <butterfly_direct_entity_3dda9f7958> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <xlcounter_free> in library <work> (architecture <behavior>) with generics.
	core_name0 = "cntr_11_0_fb8caae5ebc5d253"
	op_arith = 1
	op_width = 2

Analyzing hierarchy for entity <xldelay> in library <work> (architecture <behavior>) with generics.
	latency = 1
	reg_retiming = 0
	width = 1

Analyzing hierarchy for entity <delay_b_entity_eb383ccef8> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <logical_444d3f5046> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <mux_4bb6f691f7> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 9
	new_msb = 9
	x_width = 16
	y_width = 1

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 1
	new_msb = 1
	x_width = 2
	y_width = 1

Analyzing hierarchy for entity <sync_delay_entity_a5f0fe964f> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <butterfly_direct_entity_589b1ae42b> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <counter_9b03e3d644> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <delay_b_entity_997f5eab8a> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 10
	new_msb = 10
	x_width = 16
	y_width = 1

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 0
	new_msb = 0
	x_width = 1
	y_width = 1

Analyzing hierarchy for entity <sync_delay_entity_b7f63eaf1b> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <butterfly_direct_entity_7c1bf05bb7> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <xlcounter_free> in library <work> (architecture <behavior>) with generics.
	core_name0 = "cntr_11_0_ae406e50e98e0e45"
	op_arith = 1
	op_width = 11

Analyzing hierarchy for entity <delay_b_entity_480abaa61d> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 0
	new_msb = 0
	x_width = 16
	y_width = 1

Analyzing hierarchy for entity <sync_delay_entity_350fc3568b> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <butterfly_direct_entity_cdabae6b59> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <xlcounter_free> in library <work> (architecture <behavior>) with generics.
	core_name0 = "cntr_11_0_acf8df2a66449f86"
	op_arith = 1
	op_width = 10

Analyzing hierarchy for entity <delay_b_entity_caa586227f> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 1
	new_msb = 1
	x_width = 16
	y_width = 1

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 9
	new_msb = 9
	x_width = 10
	y_width = 1

Analyzing hierarchy for entity <sync_delay_entity_f0dbf3f546> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <butterfly_direct_entity_7728dda2c8> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <xlcounter_free> in library <work> (architecture <behavior>) with generics.
	core_name0 = "cntr_11_0_717486a23436c11d"
	op_arith = 1
	op_width = 9

Analyzing hierarchy for entity <delay_b_entity_1c18062005> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 2
	new_msb = 2
	x_width = 16
	y_width = 1

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 8
	new_msb = 8
	x_width = 9
	y_width = 1

Analyzing hierarchy for entity <sync_delay_entity_18a8dad1bf> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <butterfly_direct_entity_db55f3a9ea> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <xlcounter_free> in library <work> (architecture <behavior>) with generics.
	core_name0 = "cntr_11_0_8b305ccf84a90afe"
	op_arith = 1
	op_width = 8

Analyzing hierarchy for entity <delay_b_entity_2c0ffecd3f> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 3
	new_msb = 3
	x_width = 16
	y_width = 1

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 7
	new_msb = 7
	x_width = 8
	y_width = 1

Analyzing hierarchy for entity <sync_delay_entity_538cd35793> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <butterfly_direct_entity_fd702b3dc4> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <xlcounter_free> in library <work> (architecture <behavior>) with generics.
	core_name0 = "cntr_11_0_2c42bf3f38e8cf3d"
	op_arith = 1
	op_width = 7

Analyzing hierarchy for entity <delay_b_entity_c5c8113636> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 4
	new_msb = 4
	x_width = 16
	y_width = 1

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 6
	new_msb = 6
	x_width = 7
	y_width = 1

Analyzing hierarchy for entity <sync_delay_entity_8ff8cf1723> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <butterfly_direct_entity_6d0f3e0aba> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <xlcounter_free> in library <work> (architecture <behavior>) with generics.
	core_name0 = "cntr_11_0_f0184178d34429e1"
	op_arith = 1
	op_width = 6

Analyzing hierarchy for entity <delay_b_entity_41e5e338ab> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 5
	new_msb = 5
	x_width = 16
	y_width = 1

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 5
	new_msb = 5
	x_width = 6
	y_width = 1

Analyzing hierarchy for entity <sync_delay_entity_d54408a058> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <butterfly_direct_entity_1478a1d18a> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <xlcounter_free> in library <work> (architecture <behavior>) with generics.
	core_name0 = "cntr_11_0_78ff46b917fcba28"
	op_arith = 1
	op_width = 5

Analyzing hierarchy for entity <delay_b_entity_2eb241a2dc> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 6
	new_msb = 6
	x_width = 16
	y_width = 1

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 4
	new_msb = 4
	x_width = 5
	y_width = 1

Analyzing hierarchy for entity <sync_delay_entity_1e7ab04d67> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <butterfly_direct_entity_e7c2f36804> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <xlcounter_free> in library <work> (architecture <behavior>) with generics.
	core_name0 = "cntr_11_0_34d24d689ba4471f"
	op_arith = 1
	op_width = 4

Analyzing hierarchy for entity <delay_b_entity_8f7d5701ce> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 7
	new_msb = 7
	x_width = 16
	y_width = 1

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 3
	new_msb = 3
	x_width = 4
	y_width = 1

Analyzing hierarchy for entity <sync_delay_entity_fb0847d8bf> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <butterfly_direct_entity_42e2cc91bd> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <xlcounter_free> in library <work> (architecture <behavior>) with generics.
	core_name0 = "cntr_11_0_4766397a2cb82e6c"
	op_arith = 1
	op_width = 3

Analyzing hierarchy for entity <delay_b_entity_f5e13c2a4d> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 8
	new_msb = 8
	x_width = 16
	y_width = 1

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 2
	new_msb = 2
	x_width = 3
	y_width = 1

Analyzing hierarchy for entity <sync_delay_entity_f73482297e> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <srl17e> in library <work> (architecture <structural>) with generics.
	latency = 1
	width = 36

Analyzing hierarchy for entity <synth_reg_w_init> in library <work> (architecture <structural>) with generics.
	init_index = 2
	init_value = "010"
	latency = 1
	width = 3

Analyzing hierarchy for entity <reinterpret_9a0fa0f632> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 0
	new_msb = 17
	x_width = 36
	y_width = 18

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 18
	new_msb = 35
	x_width = 36
	y_width = 18

Analyzing hierarchy for entity <convert_func_call> in library <work> (architecture <behavior>) with generics.
	din_arith = 2
	din_bin_pt = 18
	din_width = 19
	dout_arith = 2
	dout_bin_pt = 17
	dout_width = 18
	overflow = 1
	quantization = 3

Analyzing hierarchy for entity <synth_reg> in library <work> (architecture <structural>) with generics.
	latency = 1
	width = 18

Analyzing hierarchy for entity <concat_b198bd62b0> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <reinterpret_580feec131> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <synth_reg> in library <work> (architecture <structural>) with generics.
	latency = 1
	width = 10

Analyzing hierarchy for entity <synth_reg> in library <work> (architecture <structural>) with generics.
	latency = 2
	width = 36

Analyzing hierarchy for entity <synth_reg> in library <work> (architecture <structural>) with generics.
	latency = 1
	width = 1

Analyzing hierarchy for entity <constant_a3923dd146> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <constant_0604807f72> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <constant_6293007044> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <constant_118598964d> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xlcounter_free> in library <work> (architecture <behavior>) with generics.
	core_name0 = "cntr_11_0_4096c59227d752a2"
	op_arith = 1
	op_width = 11

Analyzing hierarchy for entity <logical_aacf6e1b0e> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <logical_80f90b97d0> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <mux_1bef4ba0e4> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <relational_2147430058> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <relational_b4b277ae0f> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <srl17e> in library <work> (architecture <structural>) with generics.
	latency = 3
	width = 1

Analyzing hierarchy for entity <addsub_c01f39127c> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <addsub_00fea99594> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <convert_of0_entity_1384f2b443> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <logical_a6d07705dd> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <mux_f1f44b96f0> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <ri_to_c_entity_c425c46f59> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <scale_e5d0b4a1ec> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xldelay> in library <work> (architecture <behavior>) with generics.
	latency = 2
	reg_retiming = 0
	width = 1

Analyzing hierarchy for entity <delay_a14e3dd1bd> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <twiddle_general_4mult_entity_51343022cf> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <xldelay> in library <work> (architecture <behavior>) with generics.
	latency = 2
	reg_retiming = 0
	width = 36

Analyzing hierarchy for entity <constant_cda50df78a> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <constant_e8ddc079e9> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <constant_a7e2bb9e12> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xlcounter_free> in library <work> (architecture <behavior>) with generics.
	core_name0 = "cntr_11_0_9b3867ea8e1e20fc"
	op_arith = 1
	op_width = 2

Analyzing hierarchy for entity <relational_5f1eb17108> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <relational_f9928864ea> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xldelay> in library <work> (architecture <behavior>) with generics.
	latency = 2
	reg_retiming = 0
	width = 1

Analyzing hierarchy for entity <twiddle_general_4mult_entity_5314b8011b> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <xldelay> in library <work> (architecture <behavior>) with generics.
	latency = 1
	reg_retiming = 0
	width = 36

Analyzing hierarchy for entity <addsub_c7ad41276b> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <addsub_3b890bd063> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <convert_of0_entity_8520f090ce> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <mux_28159dbdb9> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <scale_9f61027ba4> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <twiddle_pass_through_entity_63f368faa2> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <xlcounter_limit> in library <work> (architecture <behavior>) with generics.
	cnt_15_0 = 1021
	cnt_31_16 = 0
	cnt_47_32 = 0
	cnt_63_48 = 0
	core_name0 = "cntr_11_0_acf8df2a66449f86"
	count_limited = 1
	op_arith = 1
	op_width = 10

Analyzing hierarchy for entity <xlspram> in library <work> (architecture <behavior>) with generics.
	c_address_width = 10
	c_width = 36
	core_name0 = "bmg_33_f64e12192046d142"
	latency = 1

Analyzing hierarchy for entity <xldelay> in library <work> (architecture <behavior>) with generics.
	latency = 2
	reg_retiming = 0
	width = 1

Analyzing hierarchy for entity <twiddle_stage_2_entity_950cc35a79> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <xlcounter_limit> in library <work> (architecture <behavior>) with generics.
	cnt_15_0 = 509
	cnt_31_16 = 0
	cnt_47_32 = 0
	cnt_63_48 = 0
	core_name0 = "cntr_11_0_717486a23436c11d"
	count_limited = 1
	op_arith = 1
	op_width = 9

Analyzing hierarchy for entity <xlspram> in library <work> (architecture <behavior>) with generics.
	c_address_width = 9
	c_width = 36
	core_name0 = "bmg_33_ecb3139f941cb62b"
	latency = 1

Analyzing hierarchy for entity <constant_498bc68c14> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <constant_fbc2f0cce1> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <constant_f1ac4bddff> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xlcounter_free> in library <work> (architecture <behavior>) with generics.
	core_name0 = "cntr_11_0_2373afd2271385cb"
	op_arith = 1
	op_width = 10

Analyzing hierarchy for entity <relational_0ffd72e037> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <relational_f6702ea2f7> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xldelay> in library <work> (architecture <behavior>) with generics.
	latency = 2
	reg_retiming = 0
	width = 1

Analyzing hierarchy for entity <twiddle_general_4mult_entity_7d233d93d8> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <xlcounter_limit> in library <work> (architecture <behavior>) with generics.
	cnt_15_0 = 253
	cnt_31_16 = 0
	cnt_47_32 = 0
	cnt_63_48 = 0
	core_name0 = "cntr_11_0_8b305ccf84a90afe"
	count_limited = 1
	op_arith = 1
	op_width = 8

Analyzing hierarchy for entity <xlspram> in library <work> (architecture <behavior>) with generics.
	c_address_width = 8
	c_width = 36
	core_name0 = "bmg_33_975b23006c9a4cfc"
	latency = 1

Analyzing hierarchy for entity <constant_fd85eb7067> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <constant_4a391b9a0e> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <constant_b4ec9de7d1> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xlcounter_free> in library <work> (architecture <behavior>) with generics.
	core_name0 = "cntr_11_0_8869969bd2303665"
	op_arith = 1
	op_width = 9

Analyzing hierarchy for entity <relational_6c3ee657fa> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <relational_78eac2928d> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <convert_of0_entity_b12ba84ad3> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <xldelay> in library <work> (architecture <behavior>) with generics.
	latency = 2
	reg_retiming = 0
	width = 1

Analyzing hierarchy for entity <twiddle_general_4mult_entity_57ed09d25a> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <xlcounter_limit> in library <work> (architecture <behavior>) with generics.
	cnt_15_0 = 125
	cnt_31_16 = 0
	cnt_47_32 = 0
	cnt_63_48 = 0
	core_name0 = "cntr_11_0_2c42bf3f38e8cf3d"
	count_limited = 1
	op_arith = 1
	op_width = 7

Analyzing hierarchy for entity <xlspram> in library <work> (architecture <behavior>) with generics.
	c_address_width = 7
	c_width = 36
	core_name0 = "bmg_33_7af907baa421acc1"
	latency = 1

Analyzing hierarchy for entity <constant_91ef1678ca> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <constant_e8aae5d3bb> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <constant_b437b02512> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xlcounter_free> in library <work> (architecture <behavior>) with generics.
	core_name0 = "cntr_11_0_9a636cbfb020a9d6"
	op_arith = 1
	op_width = 8

Analyzing hierarchy for entity <relational_54048c8b02> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <relational_16235eb2bf> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <twiddle_general_4mult_entity_b60354a90e> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <xlcounter_limit> in library <work> (architecture <behavior>) with generics.
	cnt_15_0 = 61
	cnt_31_16 = 0
	cnt_47_32 = 0
	cnt_63_48 = 0
	core_name0 = "cntr_11_0_f0184178d34429e1"
	count_limited = 1
	op_arith = 1
	op_width = 6

Analyzing hierarchy for entity <xlspram> in library <work> (architecture <behavior>) with generics.
	c_address_width = 6
	c_width = 36
	core_name0 = "bmg_33_323c47498d5636a9"
	latency = 1

Analyzing hierarchy for entity <constant_7244cd602b> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <constant_7b07120b87> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <constant_180df391de> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xlcounter_free> in library <work> (architecture <behavior>) with generics.
	core_name0 = "cntr_11_0_e465b512e9edc7d5"
	op_arith = 1
	op_width = 7

Analyzing hierarchy for entity <relational_9a3978c602> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <relational_23065a6aa3> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <twiddle_general_4mult_entity_bbcb5a43d0> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <xlcounter_limit> in library <work> (architecture <behavior>) with generics.
	cnt_15_0 = 29
	cnt_31_16 = 0
	cnt_47_32 = 0
	cnt_63_48 = 0
	core_name0 = "cntr_11_0_78ff46b917fcba28"
	count_limited = 1
	op_arith = 1
	op_width = 5

Analyzing hierarchy for entity <xlspram> in library <work> (architecture <behavior>) with generics.
	c_address_width = 5
	c_width = 36
	core_name0 = "bmg_33_ba2cbf4ee1b86c81"
	latency = 1

Analyzing hierarchy for entity <constant_7ea0f2fff7> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <constant_961b61f8a1> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <constant_a267c870be> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xlcounter_free> in library <work> (architecture <behavior>) with generics.
	core_name0 = "cntr_11_0_25889389a19635b3"
	op_arith = 1
	op_width = 6

Analyzing hierarchy for entity <relational_931d61fb72> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <relational_fe487ce1c7> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xldelay> in library <work> (architecture <behavior>) with generics.
	latency = 2
	reg_retiming = 0
	width = 1

Analyzing hierarchy for entity <twiddle_general_4mult_entity_c73fb03ecd> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <xlcounter_limit> in library <work> (architecture <behavior>) with generics.
	cnt_15_0 = 13
	cnt_31_16 = 0
	cnt_47_32 = 0
	cnt_63_48 = 0
	core_name0 = "cntr_11_0_34d24d689ba4471f"
	count_limited = 1
	op_arith = 1
	op_width = 4

Analyzing hierarchy for entity <xlspram> in library <work> (architecture <behavior>) with generics.
	c_address_width = 4
	c_width = 36
	core_name0 = "bmg_33_e414e83e3003ff05"
	latency = 1

Analyzing hierarchy for entity <constant_fe72737ca0> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <constant_ef0e2e5fc6> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <constant_582a3706dd> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xlcounter_free> in library <work> (architecture <behavior>) with generics.
	core_name0 = "cntr_11_0_50b12e24f99f1fa1"
	op_arith = 1
	op_width = 5

Analyzing hierarchy for entity <relational_9ece3c8c4e> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <relational_dc5bc996c9> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <twiddle_general_4mult_entity_22ac7211f0> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <xlcounter_limit> in library <work> (architecture <behavior>) with generics.
	cnt_15_0 = 5
	cnt_31_16 = 0
	cnt_47_32 = 0
	cnt_63_48 = 0
	core_name0 = "cntr_11_0_4766397a2cb82e6c"
	count_limited = 1
	op_arith = 1
	op_width = 3

Analyzing hierarchy for entity <xlspram> in library <work> (architecture <behavior>) with generics.
	c_address_width = 3
	c_width = 36
	core_name0 = "bmg_33_86cad15aba8b45bc"
	latency = 1

Analyzing hierarchy for entity <constant_4c449dd556> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <constant_145086465d> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <constant_67ad97ca70> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xlcounter_free> in library <work> (architecture <behavior>) with generics.
	core_name0 = "cntr_11_0_8ce1eef9b3b41e0a"
	op_arith = 1
	op_width = 4

Analyzing hierarchy for entity <relational_4d3cfceaf4> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <relational_d930162434> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <twiddle_general_4mult_entity_b20a5f234c> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <xldelay> in library <work> (architecture <behavior>) with generics.
	latency = 4
	reg_retiming = 0
	width = 36

Analyzing hierarchy for entity <constant_822933f89b> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <constant_469094441c> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <constant_a1c496ea88> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xlcounter_free> in library <work> (architecture <behavior>) with generics.
	core_name0 = "cntr_11_0_ff97ccbfc301b4b4"
	op_arith = 1
	op_width = 3

Analyzing hierarchy for entity <relational_8fc7f5539b> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <relational_47b317dab6> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <single_reg_w_init> in library <work> (architecture <structural>) with generics.
	init_index = 2
	init_value = "010"
	width = 3

Analyzing hierarchy for entity <srl17e> in library <work> (architecture <structural>) with generics.
	latency = 1
	width = 18

Analyzing hierarchy for entity <srl17e> in library <work> (architecture <structural>) with generics.
	latency = 1
	width = 10

Analyzing hierarchy for entity <srl17e> in library <work> (architecture <structural>) with generics.
	latency = 2
	width = 36

Analyzing hierarchy for entity <srl17e> in library <work> (architecture <structural>) with generics.
	latency = 1
	width = 1

Analyzing hierarchy for entity <synth_reg_w_init> in library <work> (architecture <structural>) with generics.
	init_index = 2
	init_value = "010"
	latency = 1
	width = 3

Analyzing hierarchy for entity <logical_182ac6c51e> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <logical_80f90b97d0> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <convert_entity_58e9e8dce9> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <inverter_e5b38cca3b> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 23
	new_msb = 23
	x_width = 24
	y_width = 1

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 22
	new_msb = 22
	x_width = 24
	y_width = 1

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 21
	new_msb = 21
	x_width = 24
	y_width = 1

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 20
	new_msb = 20
	x_width = 24
	y_width = 1

Analyzing hierarchy for entity <concat_b198bd62b0> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <reinterpret_580feec131> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <synth_reg> in library <work> (architecture <structural>) with generics.
	latency = 2
	width = 1

Analyzing hierarchy for entity <addsub_be8c56327e> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <addsub_eb2273ac28> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <c_to_ri_entity_f42d569dcd> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <c_to_ri2_entity_f8c56280c8> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <coeff_gen_entity_ac97b0964d> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <xlconvert_pipeline> in library <work> (architecture <behavior>) with generics.
	bool_conversion = 0
	din_arith = 2
	din_bin_pt = 33
	din_width = 37
	dout_arith = 2
	dout_bin_pt = 19
	dout_width = 22
	latency = 1
	overflow = 1
	quantization = 3

Analyzing hierarchy for entity <xldelay> in library <work> (architecture <behavior>) with generics.
	latency = 7
	reg_retiming = 0
	width = 36

Analyzing hierarchy for entity <delay_38898c80c0> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xldelay> in library <work> (architecture <behavior>) with generics.
	latency = 7
	reg_retiming = 0
	width = 1

Analyzing hierarchy for entity <mult_f295e5f0f2> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <synth_reg> in library <work> (architecture <structural>) with generics.
	latency = 2
	width = 36

Analyzing hierarchy for entity <coeff_gen_entity_36efec2b27> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <synth_reg> in library <work> (architecture <structural>) with generics.
	latency = 1
	width = 36

Analyzing hierarchy for entity <logical_e9e6541380> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <convert_entity_cb90012123> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 19
	new_msb = 19
	x_width = 20
	y_width = 1

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 18
	new_msb = 18
	x_width = 20
	y_width = 1

Analyzing hierarchy for entity <xlconvert_pipeline> in library <work> (architecture <behavior>) with generics.
	bool_conversion = 0
	din_arith = 2
	din_bin_pt = 17
	din_width = 19
	dout_arith = 2
	dout_bin_pt = 17
	dout_width = 18
	latency = 1
	overflow = 2
	quantization = 1

Analyzing hierarchy for entity <counter_9037948c69> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <delay_ae3f84524a> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <delay_848c26f47b> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <delay_2f744cdafb> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <delay_cbdfa55dc3> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <delay_e18fb31a3d> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <delay_a14e3dd1bd> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <mux_69e3090cc7> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <mux_181e58d842> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <negate_e1a9d1ade1> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 9
	new_msb = 9
	x_width = 10
	y_width = 1

Analyzing hierarchy for entity <coeff_gen_entity_12d397242a> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <coeff_gen_entity_e9d8c088fa> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <coeff_gen_entity_b389a0c542> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <c_to_ri_entity_f42d569dcd> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <c_to_ri_entity_f42d569dcd> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <coeff_gen_entity_a0a7c9af6e> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <coeff_gen_entity_2727609715> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <coeff_gen_entity_b4d8270762> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <coeff_gen_entity_1db13b6ef2> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <synth_reg> in library <work> (architecture <structural>) with generics.
	latency = 4
	width = 36

Analyzing hierarchy for entity <single_reg_w_init> in library <work> (architecture <structural>) with generics.
	init_index = 2
	init_value = "010"
	width = 3

Analyzing hierarchy for entity <addsub_2969055f39> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <constant_9a2c97cce5> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 3
	new_msb = 3
	x_width = 24
	y_width = 1

Analyzing hierarchy for entity <concat_f133931c1f> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <constant_6293007044> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <reinterpret_60ea556961> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <reinterpret_299ca43e25> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <reinterpret_3fb4604c01> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <logical_938d99ac11> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <srl17e> in library <work> (architecture <structural>) with generics.
	latency = 2
	width = 1

Analyzing hierarchy for entity <synth_reg_w_init> in library <work> (architecture <structural>) with generics.
	init_index = 2
	init_value = "010"
	latency = 1
	width = 3

Analyzing hierarchy for entity <reinterpret_9a0fa0f632> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 0
	new_msb = 17
	x_width = 36
	y_width = 18

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 18
	new_msb = 35
	x_width = 36
	y_width = 18

Analyzing hierarchy for entity <xlcounter_free> in library <work> (architecture <behavior>) with generics.
	core_name0 = "cntr_11_0_acf8df2a66449f86"
	op_arith = 1
	op_width = 10

Analyzing hierarchy for entity <ri_to_c_entity_6ca6cf7bb1> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <xlsprom> in library <work> (architecture <behavior>) with generics.
	c_address_width = 9
	c_width = 18
	core_name0 = "bmg_33_293c2a5436112186"
	latency = 1

Analyzing hierarchy for entity <xlsprom> in library <work> (architecture <behavior>) with generics.
	c_address_width = 9
	c_width = 18
	core_name0 = "bmg_33_362cc0a7dbb242d8"
	latency = 1

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 1
	new_msb = 9
	x_width = 10
	y_width = 9

Analyzing hierarchy for entity <convert_pipeline> in library <work> (architecture <behavior>) with generics.
	latency = 1
	new_arith = 2
	new_bin_pt = 19
	new_width = 22
	old_arith = 2
	old_bin_pt = 33
	old_width = 37
	overflow = 1
	quantization = 3

Analyzing hierarchy for entity <synth_reg> in library <work> (architecture <structural>) with generics.
	latency = 7
	width = 36

Analyzing hierarchy for entity <synth_reg> in library <work> (architecture <structural>) with generics.
	latency = 7
	width = 1

Analyzing hierarchy for entity <srl17e> in library <work> (architecture <structural>) with generics.
	latency = 2
	width = 36

Analyzing hierarchy for entity <xlsprom> in library <work> (architecture <behavior>) with generics.
	c_address_width = 10
	c_width = 18
	core_name0 = "bmg_33_fa92018bda6c6fc3"
	latency = 1

Analyzing hierarchy for entity <xlsprom> in library <work> (architecture <behavior>) with generics.
	c_address_width = 10
	c_width = 18
	core_name0 = "bmg_33_c613268bf4c74fe6"
	latency = 1

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 0
	new_msb = 9
	x_width = 10
	y_width = 10

Analyzing hierarchy for entity <srl17e> in library <work> (architecture <structural>) with generics.
	latency = 1
	width = 36

Analyzing hierarchy for entity <addsub_27fae134d1> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <constant_4709ea49b5> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 1
	new_msb = 1
	x_width = 20
	y_width = 1

Analyzing hierarchy for entity <concat_c615d93998> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <reinterpret_d357e69fa3> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <reinterpret_d2180c9169> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <reinterpret_4a8cbc85ce> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <convert_pipeline> in library <work> (architecture <behavior>) with generics.
	latency = 1
	new_arith = 2
	new_bin_pt = 17
	new_width = 18
	old_arith = 2
	old_bin_pt = 17
	old_width = 19
	overflow = 2
	quantization = 1

Analyzing hierarchy for entity <xlsprom_dist> in library <work> (architecture <behavior>) with generics.
	addr_width = 2
	c_address_width = 4
	c_width = 18
	core_name0 = "dmg_43_53f87b14ea26f2c9"
	latency = 2

Analyzing hierarchy for entity <xlsprom_dist> in library <work> (architecture <behavior>) with generics.
	addr_width = 2
	c_address_width = 4
	c_width = 18
	core_name0 = "dmg_43_2ed32a2fd073c158"
	latency = 2

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 8
	new_msb = 9
	x_width = 10
	y_width = 2

Analyzing hierarchy for entity <xlsprom> in library <work> (architecture <behavior>) with generics.
	c_address_width = 3
	c_width = 18
	core_name0 = "bmg_33_cd39c143a25729dd"
	latency = 1

Analyzing hierarchy for entity <xlsprom> in library <work> (architecture <behavior>) with generics.
	c_address_width = 3
	c_width = 18
	core_name0 = "bmg_33_74de024f0c1ac463"
	latency = 1

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 7
	new_msb = 9
	x_width = 10
	y_width = 3

Analyzing hierarchy for entity <xlsprom> in library <work> (architecture <behavior>) with generics.
	c_address_width = 4
	c_width = 18
	core_name0 = "bmg_33_b972f6608ff04778"
	latency = 1

Analyzing hierarchy for entity <xlsprom> in library <work> (architecture <behavior>) with generics.
	c_address_width = 4
	c_width = 18
	core_name0 = "bmg_33_663a71b1b4ae4b64"
	latency = 1

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 6
	new_msb = 9
	x_width = 10
	y_width = 4

Analyzing hierarchy for entity <xlsprom> in library <work> (architecture <behavior>) with generics.
	c_address_width = 5
	c_width = 18
	core_name0 = "bmg_33_973a453bd51a1032"
	latency = 1

Analyzing hierarchy for entity <xlsprom> in library <work> (architecture <behavior>) with generics.
	c_address_width = 5
	c_width = 18
	core_name0 = "bmg_33_0bf307740f4c2249"
	latency = 1

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 5
	new_msb = 9
	x_width = 10
	y_width = 5

Analyzing hierarchy for entity <xlsprom> in library <work> (architecture <behavior>) with generics.
	c_address_width = 6
	c_width = 18
	core_name0 = "bmg_33_017aed32e197c46e"
	latency = 1

Analyzing hierarchy for entity <xlsprom> in library <work> (architecture <behavior>) with generics.
	c_address_width = 6
	c_width = 18
	core_name0 = "bmg_33_cde5f3f9996c5a95"
	latency = 1

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 4
	new_msb = 9
	x_width = 10
	y_width = 6

Analyzing hierarchy for entity <xlsprom> in library <work> (architecture <behavior>) with generics.
	c_address_width = 7
	c_width = 18
	core_name0 = "bmg_33_9b710071af525a53"
	latency = 1

Analyzing hierarchy for entity <xlsprom> in library <work> (architecture <behavior>) with generics.
	c_address_width = 7
	c_width = 18
	core_name0 = "bmg_33_de81730d86f2dd7a"
	latency = 1

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 3
	new_msb = 9
	x_width = 10
	y_width = 7

Analyzing hierarchy for entity <xlsprom> in library <work> (architecture <behavior>) with generics.
	c_address_width = 8
	c_width = 18
	core_name0 = "bmg_33_b5a854daeb8f7460"
	latency = 1

Analyzing hierarchy for entity <xlsprom> in library <work> (architecture <behavior>) with generics.
	c_address_width = 8
	c_width = 18
	core_name0 = "bmg_33_6b05b5fcaf93ca60"
	latency = 1

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 2
	new_msb = 9
	x_width = 10
	y_width = 8

Analyzing hierarchy for entity <srl17e> in library <work> (architecture <structural>) with generics.
	latency = 4
	width = 36

Analyzing hierarchy for entity <single_reg_w_init> in library <work> (architecture <structural>) with generics.
	init_index = 2
	init_value = "010"
	width = 3

Analyzing hierarchy for entity <concat_b198bd62b0> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <reinterpret_580feec131> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <synth_reg> in library <work> (architecture <structural>) with generics.
	latency = 1
	width = 22

Analyzing hierarchy for entity <srl17e> in library <work> (architecture <structural>) with generics.
	latency = 7
	width = 36

Analyzing hierarchy for entity <srl17e> in library <work> (architecture <structural>) with generics.
	latency = 7
	width = 1

Analyzing hierarchy for entity <synth_reg_w_init> in library <work> (architecture <structural>) with generics.
	init_index = 2
	init_value = "010"
	latency = 1
	width = 3

Analyzing hierarchy for entity <synth_reg> in library <work> (architecture <structural>) with generics.
	latency = 1
	width = 18

Analyzing hierarchy for entity <srl17e> in library <work> (architecture <structural>) with generics.
	latency = 1
	width = 22

Analyzing hierarchy for entity <single_reg_w_init> in library <work> (architecture <structural>) with generics.
	init_index = 2
	init_value = "010"
	width = 3

Analyzing hierarchy for entity <srl17e> in library <work> (architecture <structural>) with generics.
	latency = 1
	width = 18


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <fft_1024ch_core> in library <work> (Architecture <structural>).
Entity <fft_1024ch_core> analyzed. Unit <fft_1024ch_core> generated.

Analyzing Entity <fft_biplex_real_2x_entity_a05e7a283b> in library <work> (Architecture <structural>).
Entity <fft_biplex_real_2x_entity_a05e7a283b> analyzed. Unit <fft_biplex_real_2x_entity_a05e7a283b> generated.

Analyzing Entity <bi_real_unscr_2x_entity_cf42a9c4ad> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 14463: Unconnected input port 'up' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:752 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 14463: Unconnected input port 'load' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:752 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 14463: Unconnected input port 'din' of component 'xlcounter_free' is tied to default value.
Entity <bi_real_unscr_2x_entity_cf42a9c4ad> analyzed. Unit <bi_real_unscr_2x_entity_cf42a9c4ad> generated.

Analyzing Entity <constant_498bc68c14> in library <work> (Architecture <behavior>).
Entity <constant_498bc68c14> analyzed. Unit <constant_498bc68c14> generated.

Analyzing generic Entity <xlcounter_free.1> in library <work> (Architecture <behavior>).
	core_name0 = "cntr_11_0_acf8df2a66449f86"
	op_arith = 1
	op_width = 10
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp1.core_instance1> in unit <xlcounter_free.1>.
Entity <xlcounter_free.1> analyzed. Unit <xlcounter_free.1> generated.

Analyzing generic Entity <xldelay.1> in library <work> (Architecture <behavior>).
	latency = 1
	reg_retiming = 0
	width = 36
Entity <xldelay.1> analyzed. Unit <xldelay.1> generated.

Analyzing generic Entity <synth_reg.1> in library <work> (Architecture <structural>).
	latency = 1
	width = 36
Entity <synth_reg.1> analyzed. Unit <synth_reg.1> generated.

Analyzing generic Entity <srl17e.1> in library <work> (Architecture <structural>).
	latency = 1
	width = 36
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 7152: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 7152: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 7152: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 7152: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 7152: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 7152: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 7152: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 7152: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 7152: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 7152: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 7152: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 7152: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 7152: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 7152: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 7152: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 7152: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 7152: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 7152: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 7152: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 7152: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 7152: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 7152: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 7152: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 7152: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 7152: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 7152: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 7152: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 7152: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 7152: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 7152: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 7152: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 7152: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 7152: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 7152: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 7152: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 7152: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
Entity <srl17e.1> analyzed. Unit <srl17e.1> generated.

Analyzing Entity <constant_6293007044> in library <work> (Architecture <behavior>).
Entity <constant_6293007044> analyzed. Unit <constant_6293007044> generated.

Analyzing Entity <hilbert_entity_3297d2219f> in library <work> (Architecture <structural>).
Entity <hilbert_entity_3297d2219f> analyzed. Unit <hilbert_entity_3297d2219f> generated.

Analyzing Entity <addsub_c7ad41276b> in library <work> (Architecture <behavior>).
INFO:Xst:2679 - Register <cout_mem_92_22(0)> in unit <addsub_c7ad41276b> has a constant value of 0 during circuit operation. The register is replaced by logic.
Entity <addsub_c7ad41276b> analyzed. Unit <addsub_c7ad41276b> generated.

Analyzing generic Entity <synth_reg_w_init> in library <work> (Architecture <structural>).
	init_index = 2
	init_value = "010"
	latency = 1
	width = 3
Entity <synth_reg_w_init> analyzed. Unit <synth_reg_w_init> generated.

Analyzing generic Entity <single_reg_w_init> in library <work> (Architecture <structural>).
	init_index = 2
	init_value = "010"
	width = 3
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 7372: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 7382: Instantiating black box module <fdse>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 7372: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
Entity <single_reg_w_init> analyzed. Unit <single_reg_w_init> generated.

Analyzing Entity <addsub_3b890bd063> in library <work> (Architecture <behavior>).
INFO:Xst:2679 - Register <cout_mem_92_22(0)> in unit <addsub_3b890bd063> has a constant value of 0 during circuit operation. The register is replaced by logic.
Entity <addsub_3b890bd063> analyzed. Unit <addsub_3b890bd063> generated.

Analyzing Entity <c_to_ri_entity_f42d569dcd> in library <work> (Architecture <structural>).
Entity <c_to_ri_entity_f42d569dcd> analyzed. Unit <c_to_ri_entity_f42d569dcd> generated.

Analyzing Entity <reinterpret_9a0fa0f632> in library <work> (Architecture <behavior>).
Entity <reinterpret_9a0fa0f632> analyzed. Unit <reinterpret_9a0fa0f632> generated.

Analyzing generic Entity <xlslice.24> in library <work> (Architecture <behavior>).
	new_lsb = 0
	new_msb = 17
	x_width = 36
	y_width = 18
Entity <xlslice.24> analyzed. Unit <xlslice.24> generated.

Analyzing generic Entity <xlslice.25> in library <work> (Architecture <behavior>).
	new_lsb = 18
	new_msb = 35
	x_width = 36
	y_width = 18
Entity <xlslice.25> analyzed. Unit <xlslice.25> generated.

Analyzing generic Entity <xlconvert> in library <work> (Architecture <behavior>).
	bool_conversion = 0
	din_arith = 2
	din_bin_pt = 18
	din_width = 19
	dout_arith = 2
	dout_bin_pt = 17
	dout_width = 18
	latency = 1
	overflow = 1
	quantization = 3
Entity <xlconvert> analyzed. Unit <xlconvert> generated.

Analyzing generic Entity <convert_func_call> in library <work> (Architecture <behavior>).
	din_arith = 2
	din_bin_pt = 18
	din_width = 19
	dout_arith = 2
	dout_bin_pt = 17
	dout_width = 18
	overflow = 1
	quantization = 3
Entity <convert_func_call> analyzed. Unit <convert_func_call> generated.

Analyzing generic Entity <synth_reg.3> in library <work> (Architecture <structural>).
	latency = 1
	width = 18
Entity <synth_reg.3> analyzed. Unit <synth_reg.3> generated.

Analyzing generic Entity <srl17e.3> in library <work> (Architecture <structural>).
	latency = 1
	width = 18
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 7152: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 7152: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 7152: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 7152: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 7152: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 7152: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 7152: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 7152: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 7152: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 7152: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 7152: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 7152: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 7152: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 7152: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 7152: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 7152: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 7152: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 7152: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
Entity <srl17e.3> analyzed. Unit <srl17e.3> generated.

Analyzing Entity <scale_9f61027ba4> in library <work> (Architecture <behavior>).
Entity <scale_9f61027ba4> analyzed. Unit <scale_9f61027ba4> generated.

Analyzing Entity <mux_b75bc1e5be> in library <work> (Architecture <behavior>).
Entity <mux_b75bc1e5be> analyzed. Unit <mux_b75bc1e5be> generated.

Analyzing Entity <relational_0ffd72e037> in library <work> (Architecture <behavior>).
Entity <relational_0ffd72e037> analyzed. Unit <relational_0ffd72e037> generated.

Analyzing Entity <reorder_even_entity_46cdc9fc47> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 14034: Unconnected input port 'up' of component 'xlcounter_limit' is tied to default value.
Entity <reorder_even_entity_46cdc9fc47> analyzed. Unit <reorder_even_entity_46cdc9fc47> generated.

Analyzing generic Entity <xlspram.1> in library <work> (Architecture <behavior>).
	c_address_width = 10
	c_width = 36
	core_name0 = "bmg_33_64caaaf33657fbc8"
	latency = 1
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp0.core_instance0> in unit <xlspram.1>.
Entity <xlspram.1> analyzed. Unit <xlspram.1> generated.

Analyzing generic Entity <xlcounter_limit.1> in library <work> (Architecture <behavior>).
	cnt_15_0 = 2047
	cnt_31_16 = 0
	cnt_47_32 = 0
	cnt_63_48 = 0
	core_name0 = "cntr_11_0_ae406e50e98e0e45"
	count_limited = 0
	op_arith = 1
	op_width = 11
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp0.core_instance0> in unit <xlcounter_limit.1>.
Entity <xlcounter_limit.1> analyzed. Unit <xlcounter_limit.1> generated.

Analyzing generic Entity <xldelay.3> in library <work> (Architecture <behavior>).
	latency = 1
	reg_retiming = 0
	width = 10
Entity <xldelay.3> analyzed. Unit <xldelay.3> generated.

Analyzing generic Entity <synth_reg.4> in library <work> (Architecture <structural>).
	latency = 1
	width = 10
Entity <synth_reg.4> analyzed. Unit <synth_reg.4> generated.

Analyzing generic Entity <srl17e.4> in library <work> (Architecture <structural>).
	latency = 1
	width = 10
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 7152: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 7152: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 7152: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 7152: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 7152: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 7152: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 7152: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 7152: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 7152: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 7152: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
Entity <srl17e.4> analyzed. Unit <srl17e.4> generated.

Analyzing generic Entity <xldelay.4> in library <work> (Architecture <behavior>).
	latency = 2
	reg_retiming = 0
	width = 36
Entity <xldelay.4> analyzed. Unit <xldelay.4> generated.

Analyzing generic Entity <synth_reg.5> in library <work> (Architecture <structural>).
	latency = 2
	width = 36
Entity <synth_reg.5> analyzed. Unit <synth_reg.5> generated.

Analyzing generic Entity <srl17e.5> in library <work> (Architecture <structural>).
	latency = 2
	width = 36
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 7139: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 7152: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 7139: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 7152: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 7139: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 7152: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 7139: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 7152: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 7139: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 7152: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 7139: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 7152: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 7139: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 7152: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 7139: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 7152: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 7139: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 7152: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 7139: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 7152: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 7139: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 7152: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 7139: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 7152: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 7139: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 7152: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 7139: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 7152: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 7139: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 7152: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 7139: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 7152: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 7139: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 7152: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 7139: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 7152: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 7139: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 7152: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 7139: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 7152: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 7139: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 7152: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 7139: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 7152: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 7139: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 7152: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 7139: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 7152: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 7139: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 7152: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 7139: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 7152: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 7139: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 7152: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 7139: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 7152: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 7139: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 7152: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 7139: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 7152: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 7139: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 7152: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 7139: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 7152: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 7139: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 7152: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 7139: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 7152: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 7139: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 7152: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 7139: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 7152: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
Entity <srl17e.5> analyzed. Unit <srl17e.5> generated.

Analyzing Entity <delay_0f6b6badfe> in library <work> (Architecture <behavior>).
Entity <delay_0f6b6badfe> analyzed. Unit <delay_0f6b6badfe> generated.

Analyzing generic Entity <xldelay.5> in library <work> (Architecture <behavior>).
	latency = 1
	reg_retiming = 0
	width = 1
Entity <xldelay.5> analyzed. Unit <xldelay.5> generated.

Analyzing generic Entity <synth_reg.6> in library <work> (Architecture <structural>).
	latency = 1
	width = 1
Entity <synth_reg.6> analyzed. Unit <synth_reg.6> generated.

Analyzing generic Entity <srl17e.6> in library <work> (Architecture <structural>).
	latency = 1
	width = 1
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 7152: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
Entity <srl17e.6> analyzed. Unit <srl17e.6> generated.

Analyzing generic Entity <xlsprom.1> in library <work> (Architecture <behavior>).
	c_address_width = 10
	c_width = 10
	core_name0 = "bmg_33_c9356bca87716aa3"
	latency = 1
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp0.core_instance0> in unit <xlsprom.1>.
Entity <xlsprom.1> analyzed. Unit <xlsprom.1> generated.

Analyzing Entity <mux_bdc1db9d7e> in library <work> (Architecture <behavior>).
Entity <mux_bdc1db9d7e> analyzed. Unit <mux_bdc1db9d7e> generated.

Analyzing generic Entity <xlslice.1> in library <work> (Architecture <behavior>).
	new_lsb = 10
	new_msb = 10
	x_width = 11
	y_width = 1
Entity <xlslice.1> analyzed. Unit <xlslice.1> generated.

Analyzing generic Entity <xlslice.2> in library <work> (Architecture <behavior>).
	new_lsb = 0
	new_msb = 9
	x_width = 11
	y_width = 10
Entity <xlslice.2> analyzed. Unit <xlslice.2> generated.

Analyzing Entity <sync_delay_en_entity_71c59eb398> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 13899: Unconnected input port 'up' of component 'xlcounter_free' is tied to default value.
Entity <sync_delay_en_entity_71c59eb398> analyzed. Unit <sync_delay_en_entity_71c59eb398> generated.

Analyzing Entity <constant_a3923dd146> in library <work> (Architecture <behavior>).
Entity <constant_a3923dd146> analyzed. Unit <constant_a3923dd146> generated.

Analyzing Entity <constant_0604807f72> in library <work> (Architecture <behavior>).
Entity <constant_0604807f72> analyzed. Unit <constant_0604807f72> generated.

Analyzing Entity <constant_118598964d> in library <work> (Architecture <behavior>).
Entity <constant_118598964d> analyzed. Unit <constant_118598964d> generated.

Analyzing generic Entity <xlcounter_free.11> in library <work> (Architecture <behavior>).
	core_name0 = "cntr_11_0_4096c59227d752a2"
	op_arith = 1
	op_width = 11
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp0.core_instance0> in unit <xlcounter_free.11>.
Entity <xlcounter_free.11> analyzed. Unit <xlcounter_free.11> generated.

Analyzing Entity <logical_aacf6e1b0e> in library <work> (Architecture <behavior>).
Entity <logical_aacf6e1b0e> analyzed. Unit <logical_aacf6e1b0e> generated.

Analyzing Entity <logical_80f90b97d0> in library <work> (Architecture <behavior>).
Entity <logical_80f90b97d0> analyzed. Unit <logical_80f90b97d0> generated.

Analyzing Entity <mux_1bef4ba0e4> in library <work> (Architecture <behavior>).
Entity <mux_1bef4ba0e4> analyzed. Unit <mux_1bef4ba0e4> generated.

Analyzing Entity <relational_2147430058> in library <work> (Architecture <behavior>).
Entity <relational_2147430058> analyzed. Unit <relational_2147430058> generated.

Analyzing Entity <relational_b4b277ae0f> in library <work> (Architecture <behavior>).
Entity <relational_b4b277ae0f> analyzed. Unit <relational_b4b277ae0f> generated.

Analyzing Entity <reorder_odd_entity_702b0c4cee> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 14269: Unconnected input port 'up' of component 'xlcounter_limit' is tied to default value.
Entity <reorder_odd_entity_702b0c4cee> analyzed. Unit <reorder_odd_entity_702b0c4cee> generated.

Analyzing generic Entity <xlsprom.2> in library <work> (Architecture <behavior>).
	c_address_width = 10
	c_width = 10
	core_name0 = "bmg_33_872c9d4cc9c41649"
	latency = 1
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp1.core_instance1> in unit <xlsprom.2>.
Entity <xlsprom.2> analyzed. Unit <xlsprom.2> generated.

Analyzing generic Entity <xldelay.2> in library <work> (Architecture <behavior>).
	latency = 3
	reg_retiming = 0
	width = 1
Entity <xldelay.2> analyzed. Unit <xldelay.2> generated.

Analyzing generic Entity <synth_reg.2> in library <work> (Architecture <structural>).
	latency = 3
	width = 1
Entity <synth_reg.2> analyzed. Unit <synth_reg.2> generated.

Analyzing generic Entity <srl17e.2> in library <work> (Architecture <structural>).
	latency = 3
	width = 1
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 7139: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 7152: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
Entity <srl17e.2> analyzed. Unit <srl17e.2> generated.

Analyzing Entity <biplex_core_entity_28c4ebd84d> in library <work> (Architecture <structural>).
Entity <biplex_core_entity_28c4ebd84d> analyzed. Unit <biplex_core_entity_28c4ebd84d> generated.

Analyzing Entity <constant_963ed6358a> in library <work> (Architecture <behavior>).
Entity <constant_963ed6358a> analyzed. Unit <constant_963ed6358a> generated.

Analyzing Entity <fft_stage_10_entity_608db23e86> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 16799: Unconnected input port 'up' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:752 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 16799: Unconnected input port 'load' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:752 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 16799: Unconnected input port 'din' of component 'xlcounter_free' is tied to default value.
Entity <fft_stage_10_entity_608db23e86> analyzed. Unit <fft_stage_10_entity_608db23e86> generated.

Analyzing Entity <butterfly_direct_entity_3dda9f7958> in library <work> (Architecture <structural>).
Entity <butterfly_direct_entity_3dda9f7958> analyzed. Unit <butterfly_direct_entity_3dda9f7958> generated.

Analyzing Entity <addsub_c01f39127c> in library <work> (Architecture <behavior>).
INFO:Xst:2679 - Register <cout_mem_92_22(0)> in unit <addsub_c01f39127c> has a constant value of 0 during circuit operation. The register is replaced by logic.
Entity <addsub_c01f39127c> analyzed. Unit <addsub_c01f39127c> generated.

Analyzing Entity <addsub_00fea99594> in library <work> (Architecture <behavior>).
INFO:Xst:2679 - Register <cout_mem_92_22(0)> in unit <addsub_00fea99594> has a constant value of 0 during circuit operation. The register is replaced by logic.
Entity <addsub_00fea99594> analyzed. Unit <addsub_00fea99594> generated.

Analyzing Entity <convert_of0_entity_1384f2b443> in library <work> (Architecture <structural>).
Entity <convert_of0_entity_1384f2b443> analyzed. Unit <convert_of0_entity_1384f2b443> generated.

Analyzing Entity <logical_182ac6c51e> in library <work> (Architecture <behavior>).
Entity <logical_182ac6c51e> analyzed. Unit <logical_182ac6c51e> generated.

Analyzing Entity <convert_entity_58e9e8dce9> in library <work> (Architecture <structural>).
Entity <convert_entity_58e9e8dce9> analyzed. Unit <convert_entity_58e9e8dce9> generated.

Analyzing Entity <addsub_2969055f39> in library <work> (Architecture <behavior>).
INFO:Xst:2679 - Register <cout_mem_92_22(0)> in unit <addsub_2969055f39> has a constant value of 0 during circuit operation. The register is replaced by logic.
Entity <addsub_2969055f39> analyzed. Unit <addsub_2969055f39> generated.

Analyzing Entity <constant_9a2c97cce5> in library <work> (Architecture <behavior>).
Entity <constant_9a2c97cce5> analyzed. Unit <constant_9a2c97cce5> generated.

Analyzing generic Entity <xlslice.32> in library <work> (Architecture <behavior>).
	new_lsb = 3
	new_msb = 3
	x_width = 24
	y_width = 1
Entity <xlslice.32> analyzed. Unit <xlslice.32> generated.

Analyzing Entity <concat_f133931c1f> in library <work> (Architecture <behavior>).
Entity <concat_f133931c1f> analyzed. Unit <concat_f133931c1f> generated.

Analyzing Entity <reinterpret_60ea556961> in library <work> (Architecture <behavior>).
Entity <reinterpret_60ea556961> analyzed. Unit <reinterpret_60ea556961> generated.

Analyzing Entity <reinterpret_299ca43e25> in library <work> (Architecture <behavior>).
Entity <reinterpret_299ca43e25> analyzed. Unit <reinterpret_299ca43e25> generated.

Analyzing Entity <reinterpret_3fb4604c01> in library <work> (Architecture <behavior>).
Entity <reinterpret_3fb4604c01> analyzed. Unit <reinterpret_3fb4604c01> generated.

Analyzing Entity <logical_938d99ac11> in library <work> (Architecture <behavior>).
Entity <logical_938d99ac11> analyzed. Unit <logical_938d99ac11> generated.

Analyzing Entity <inverter_e5b38cca3b> in library <work> (Architecture <behavior>).
Entity <inverter_e5b38cca3b> analyzed. Unit <inverter_e5b38cca3b> generated.

Analyzing generic Entity <xlslice.26> in library <work> (Architecture <behavior>).
	new_lsb = 23
	new_msb = 23
	x_width = 24
	y_width = 1
Entity <xlslice.26> analyzed. Unit <xlslice.26> generated.

Analyzing generic Entity <xlslice.27> in library <work> (Architecture <behavior>).
	new_lsb = 22
	new_msb = 22
	x_width = 24
	y_width = 1
Entity <xlslice.27> analyzed. Unit <xlslice.27> generated.

Analyzing generic Entity <xlslice.28> in library <work> (Architecture <behavior>).
	new_lsb = 21
	new_msb = 21
	x_width = 24
	y_width = 1
Entity <xlslice.28> analyzed. Unit <xlslice.28> generated.

Analyzing generic Entity <xlslice.29> in library <work> (Architecture <behavior>).
	new_lsb = 20
	new_msb = 20
	x_width = 24
	y_width = 1
Entity <xlslice.29> analyzed. Unit <xlslice.29> generated.

Analyzing Entity <logical_a6d07705dd> in library <work> (Architecture <behavior>).
Entity <logical_a6d07705dd> analyzed. Unit <logical_a6d07705dd> generated.

Analyzing Entity <mux_f1f44b96f0> in library <work> (Architecture <behavior>).
Entity <mux_f1f44b96f0> analyzed. Unit <mux_f1f44b96f0> generated.

Analyzing Entity <scale_e5d0b4a1ec> in library <work> (Architecture <behavior>).
Entity <scale_e5d0b4a1ec> analyzed. Unit <scale_e5d0b4a1ec> generated.

Analyzing generic Entity <xldelay.6> in library <work> (Architecture <behavior>).
	latency = 2
	reg_retiming = 0
	width = 1
Entity <xldelay.6> analyzed. Unit <xldelay.6> generated.

Analyzing generic Entity <synth_reg.7> in library <work> (Architecture <structural>).
	latency = 2
	width = 1
Entity <synth_reg.7> analyzed. Unit <synth_reg.7> generated.

Analyzing generic Entity <srl17e.7> in library <work> (Architecture <structural>).
	latency = 2
	width = 1
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 7139: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 7152: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
Entity <srl17e.7> analyzed. Unit <srl17e.7> generated.

Analyzing Entity <delay_a14e3dd1bd> in library <work> (Architecture <behavior>).
Entity <delay_a14e3dd1bd> analyzed. Unit <delay_a14e3dd1bd> generated.

Analyzing Entity <twiddle_general_4mult_entity_51343022cf> in library <work> (Architecture <structural>).
Entity <twiddle_general_4mult_entity_51343022cf> analyzed. Unit <twiddle_general_4mult_entity_51343022cf> generated.

Analyzing Entity <addsub_be8c56327e> in library <work> (Architecture <behavior>).
INFO:Xst:2679 - Register <cout_mem_92_22(0)> in unit <addsub_be8c56327e> has a constant value of 0 during circuit operation. The register is replaced by logic.
Entity <addsub_be8c56327e> analyzed. Unit <addsub_be8c56327e> generated.

Analyzing Entity <addsub_eb2273ac28> in library <work> (Architecture <behavior>).
INFO:Xst:2679 - Register <cout_mem_92_22(0)> in unit <addsub_eb2273ac28> has a constant value of 0 during circuit operation. The register is replaced by logic.
Entity <addsub_eb2273ac28> analyzed. Unit <addsub_eb2273ac28> generated.

Analyzing Entity <c_to_ri2_entity_f8c56280c8> in library <work> (Architecture <structural>).
Entity <c_to_ri2_entity_f8c56280c8> analyzed. Unit <c_to_ri2_entity_f8c56280c8> generated.

Analyzing Entity <coeff_gen_entity_ac97b0964d> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 15974: Unconnected input port 'up' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:752 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 15974: Unconnected input port 'load' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:752 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 15974: Unconnected input port 'din' of component 'xlcounter_free' is tied to default value.
Entity <coeff_gen_entity_ac97b0964d> analyzed. Unit <coeff_gen_entity_ac97b0964d> generated.

Analyzing Entity <ri_to_c_entity_6ca6cf7bb1> in library <work> (Architecture <structural>).
Entity <ri_to_c_entity_6ca6cf7bb1> analyzed. Unit <ri_to_c_entity_6ca6cf7bb1> generated.

Analyzing Entity <concat_b198bd62b0> in library <work> (Architecture <behavior>).
Entity <concat_b198bd62b0> analyzed. Unit <concat_b198bd62b0> generated.

Analyzing Entity <reinterpret_580feec131> in library <work> (Architecture <behavior>).
Entity <reinterpret_580feec131> analyzed. Unit <reinterpret_580feec131> generated.

Analyzing generic Entity <xlsprom.3> in library <work> (Architecture <behavior>).
	c_address_width = 9
	c_width = 18
	core_name0 = "bmg_33_293c2a5436112186"
	latency = 1
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp2.core_instance2> in unit <xlsprom.3>.
Entity <xlsprom.3> analyzed. Unit <xlsprom.3> generated.

Analyzing generic Entity <xlsprom.4> in library <work> (Architecture <behavior>).
	c_address_width = 9
	c_width = 18
	core_name0 = "bmg_33_362cc0a7dbb242d8"
	latency = 1
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp3.core_instance3> in unit <xlsprom.4>.
Entity <xlsprom.4> analyzed. Unit <xlsprom.4> generated.

Analyzing generic Entity <xlslice.33> in library <work> (Architecture <behavior>).
	new_lsb = 1
	new_msb = 9
	x_width = 10
	y_width = 9
Entity <xlslice.33> analyzed. Unit <xlslice.33> generated.

Analyzing generic Entity <xlconvert_pipeline.1> in library <work> (Architecture <behavior>).
	bool_conversion = 0
	din_arith = 2
	din_bin_pt = 33
	din_width = 37
	dout_arith = 2
	dout_bin_pt = 19
	dout_width = 22
	latency = 1
	overflow = 1
	quantization = 3
Entity <xlconvert_pipeline.1> analyzed. Unit <xlconvert_pipeline.1> generated.

Analyzing generic Entity <convert_pipeline.1> in library <work> (Architecture <behavior>).
	latency = 1
	new_arith = 2
	new_bin_pt = 19
	new_width = 22
	old_arith = 2
	old_bin_pt = 33
	old_width = 37
	overflow = 1
	quantization = 3
Entity <convert_pipeline.1> analyzed. Unit <convert_pipeline.1> generated.

Analyzing generic Entity <synth_reg.11> in library <work> (Architecture <structural>).
	latency = 1
	width = 22
Entity <synth_reg.11> analyzed. Unit <synth_reg.11> generated.

Analyzing generic Entity <srl17e.11> in library <work> (Architecture <structural>).
	latency = 1
	width = 22
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 7152: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 7152: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 7152: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 7152: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 7152: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 7152: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 7152: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 7152: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 7152: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 7152: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 7152: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 7152: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 7152: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 7152: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 7152: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 7152: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 7152: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 7152: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 7152: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 7152: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 7152: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 7152: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
Entity <srl17e.11> analyzed. Unit <srl17e.11> generated.

Analyzing generic Entity <xldelay.8> in library <work> (Architecture <behavior>).
	latency = 7
	reg_retiming = 0
	width = 36
Entity <xldelay.8> analyzed. Unit <xldelay.8> generated.

Analyzing generic Entity <synth_reg.9> in library <work> (Architecture <structural>).
	latency = 7
	width = 36
Entity <synth_reg.9> analyzed. Unit <synth_reg.9> generated.

Analyzing generic Entity <srl17e.9> in library <work> (Architecture <structural>).
	latency = 7
	width = 36
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 7139: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 7152: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 7139: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 7152: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 7139: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 7152: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 7139: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 7152: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 7139: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 7152: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 7139: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 7152: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 7139: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 7152: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 7139: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 7152: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 7139: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 7152: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 7139: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 7152: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 7139: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 7152: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 7139: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 7152: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 7139: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 7152: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 7139: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 7152: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 7139: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 7152: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 7139: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 7152: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 7139: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 7152: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 7139: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 7152: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 7139: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 7152: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 7139: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 7152: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 7139: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 7152: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 7139: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 7152: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 7139: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 7152: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 7139: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 7152: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 7139: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 7152: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 7139: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 7152: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 7139: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 7152: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 7139: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 7152: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 7139: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 7152: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 7139: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 7152: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 7139: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 7152: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 7139: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 7152: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 7139: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 7152: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 7139: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 7152: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 7139: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 7152: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 7139: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 7152: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
Entity <srl17e.9> analyzed. Unit <srl17e.9> generated.

Analyzing Entity <delay_38898c80c0> in library <work> (Architecture <behavior>).
Entity <delay_38898c80c0> analyzed. Unit <delay_38898c80c0> generated.

Analyzing generic Entity <xldelay.9> in library <work> (Architecture <behavior>).
	latency = 7
	reg_retiming = 0
	width = 1
Entity <xldelay.9> analyzed. Unit <xldelay.9> generated.

Analyzing generic Entity <synth_reg.10> in library <work> (Architecture <structural>).
	latency = 7
	width = 1
Entity <synth_reg.10> analyzed. Unit <synth_reg.10> generated.

Analyzing generic Entity <srl17e.10> in library <work> (Architecture <structural>).
	latency = 7
	width = 1
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 7139: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 7152: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
Entity <srl17e.10> analyzed. Unit <srl17e.10> generated.

Analyzing Entity <mult_f295e5f0f2> in library <work> (Architecture <behavior>).
Entity <mult_f295e5f0f2> analyzed. Unit <mult_f295e5f0f2> generated.

Analyzing generic Entity <xlcounter_free.2> in library <work> (Architecture <behavior>).
	core_name0 = "cntr_11_0_fb8caae5ebc5d253"
	op_arith = 1
	op_width = 2
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp4.core_instance4> in unit <xlcounter_free.2>.
Entity <xlcounter_free.2> analyzed. Unit <xlcounter_free.2> generated.

Analyzing Entity <delay_b_entity_eb383ccef8> in library <work> (Architecture <structural>).
Entity <delay_b_entity_eb383ccef8> analyzed. Unit <delay_b_entity_eb383ccef8> generated.

Analyzing Entity <logical_444d3f5046> in library <work> (Architecture <behavior>).
Entity <logical_444d3f5046> analyzed. Unit <logical_444d3f5046> generated.

Analyzing Entity <mux_4bb6f691f7> in library <work> (Architecture <behavior>).
Entity <mux_4bb6f691f7> analyzed. Unit <mux_4bb6f691f7> generated.

Analyzing generic Entity <xlslice.3> in library <work> (Architecture <behavior>).
	new_lsb = 9
	new_msb = 9
	x_width = 16
	y_width = 1
Entity <xlslice.3> analyzed. Unit <xlslice.3> generated.

Analyzing generic Entity <xlslice.4> in library <work> (Architecture <behavior>).
	new_lsb = 1
	new_msb = 1
	x_width = 2
	y_width = 1
Entity <xlslice.4> analyzed. Unit <xlslice.4> generated.

Analyzing Entity <sync_delay_entity_a5f0fe964f> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 16668: Unconnected input port 'up' of component 'xlcounter_free' is tied to default value.
Entity <sync_delay_entity_a5f0fe964f> analyzed. Unit <sync_delay_entity_a5f0fe964f> generated.

Analyzing Entity <constant_cda50df78a> in library <work> (Architecture <behavior>).
Entity <constant_cda50df78a> analyzed. Unit <constant_cda50df78a> generated.

Analyzing Entity <constant_e8ddc079e9> in library <work> (Architecture <behavior>).
Entity <constant_e8ddc079e9> analyzed. Unit <constant_e8ddc079e9> generated.

Analyzing Entity <constant_a7e2bb9e12> in library <work> (Architecture <behavior>).
Entity <constant_a7e2bb9e12> analyzed. Unit <constant_a7e2bb9e12> generated.

Analyzing generic Entity <xlcounter_free.12> in library <work> (Architecture <behavior>).
	core_name0 = "cntr_11_0_9b3867ea8e1e20fc"
	op_arith = 1
	op_width = 2
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp3.core_instance3> in unit <xlcounter_free.12>.
Entity <xlcounter_free.12> analyzed. Unit <xlcounter_free.12> generated.

Analyzing Entity <relational_5f1eb17108> in library <work> (Architecture <behavior>).
Entity <relational_5f1eb17108> analyzed. Unit <relational_5f1eb17108> generated.

Analyzing Entity <relational_f9928864ea> in library <work> (Architecture <behavior>).
Entity <relational_f9928864ea> analyzed. Unit <relational_f9928864ea> generated.

Analyzing Entity <fft_stage_11_entity_26ba983bc7> in library <work> (Architecture <structural>).
Entity <fft_stage_11_entity_26ba983bc7> analyzed. Unit <fft_stage_11_entity_26ba983bc7> generated.

Analyzing Entity <butterfly_direct_entity_589b1ae42b> in library <work> (Architecture <structural>).
Entity <butterfly_direct_entity_589b1ae42b> analyzed. Unit <butterfly_direct_entity_589b1ae42b> generated.

Analyzing Entity <twiddle_general_4mult_entity_5314b8011b> in library <work> (Architecture <structural>).
Entity <twiddle_general_4mult_entity_5314b8011b> analyzed. Unit <twiddle_general_4mult_entity_5314b8011b> generated.

Analyzing Entity <coeff_gen_entity_36efec2b27> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 16940: Unconnected input port 'up' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:752 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 16940: Unconnected input port 'load' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:752 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 16940: Unconnected input port 'din' of component 'xlcounter_free' is tied to default value.
Entity <coeff_gen_entity_36efec2b27> analyzed. Unit <coeff_gen_entity_36efec2b27> generated.

Analyzing generic Entity <xlsprom.5> in library <work> (Architecture <behavior>).
	c_address_width = 10
	c_width = 18
	core_name0 = "bmg_33_fa92018bda6c6fc3"
	latency = 1
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp4.core_instance4> in unit <xlsprom.5>.
Entity <xlsprom.5> analyzed. Unit <xlsprom.5> generated.

Analyzing generic Entity <xlsprom.6> in library <work> (Architecture <behavior>).
	c_address_width = 10
	c_width = 18
	core_name0 = "bmg_33_c613268bf4c74fe6"
	latency = 1
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp5.core_instance5> in unit <xlsprom.6>.
Entity <xlsprom.6> analyzed. Unit <xlsprom.6> generated.

Analyzing generic Entity <xlslice.34> in library <work> (Architecture <behavior>).
	new_lsb = 0
	new_msb = 9
	x_width = 10
	y_width = 10
Entity <xlslice.34> analyzed. Unit <xlslice.34> generated.

Analyzing Entity <counter_9b03e3d644> in library <work> (Architecture <behavior>).
Entity <counter_9b03e3d644> analyzed. Unit <counter_9b03e3d644> generated.

Analyzing Entity <delay_b_entity_997f5eab8a> in library <work> (Architecture <structural>).
Entity <delay_b_entity_997f5eab8a> analyzed. Unit <delay_b_entity_997f5eab8a> generated.

Analyzing generic Entity <xlslice.5> in library <work> (Architecture <behavior>).
	new_lsb = 10
	new_msb = 10
	x_width = 16
	y_width = 1
Entity <xlslice.5> analyzed. Unit <xlslice.5> generated.

Analyzing generic Entity <xlslice.6> in library <work> (Architecture <behavior>).
	new_lsb = 0
	new_msb = 0
	x_width = 1
	y_width = 1
Entity <xlslice.6> analyzed. Unit <xlslice.6> generated.

Analyzing Entity <sync_delay_entity_b7f63eaf1b> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 17634: Unconnected input port 'up' of component 'xlcounter_free' is tied to default value.
Entity <sync_delay_entity_b7f63eaf1b> analyzed. Unit <sync_delay_entity_b7f63eaf1b> generated.

Analyzing Entity <fft_stage_1_entity_d61c5478a5> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 15421: Unconnected input port 'up' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:752 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 15421: Unconnected input port 'load' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:752 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 15421: Unconnected input port 'din' of component 'xlcounter_free' is tied to default value.
Entity <fft_stage_1_entity_d61c5478a5> analyzed. Unit <fft_stage_1_entity_d61c5478a5> generated.

Analyzing Entity <butterfly_direct_entity_7c1bf05bb7> in library <work> (Architecture <structural>).
Entity <butterfly_direct_entity_7c1bf05bb7> analyzed. Unit <butterfly_direct_entity_7c1bf05bb7> generated.

Analyzing Entity <convert_of0_entity_8520f090ce> in library <work> (Architecture <structural>).
Entity <convert_of0_entity_8520f090ce> analyzed. Unit <convert_of0_entity_8520f090ce> generated.

Analyzing Entity <logical_e9e6541380> in library <work> (Architecture <behavior>).
Entity <logical_e9e6541380> analyzed. Unit <logical_e9e6541380> generated.

Analyzing Entity <convert_entity_cb90012123> in library <work> (Architecture <structural>).
Entity <convert_entity_cb90012123> analyzed. Unit <convert_entity_cb90012123> generated.

Analyzing Entity <addsub_27fae134d1> in library <work> (Architecture <behavior>).
INFO:Xst:2679 - Register <cout_mem_92_22(0)> in unit <addsub_27fae134d1> has a constant value of 0 during circuit operation. The register is replaced by logic.
Entity <addsub_27fae134d1> analyzed. Unit <addsub_27fae134d1> generated.

Analyzing Entity <constant_4709ea49b5> in library <work> (Architecture <behavior>).
Entity <constant_4709ea49b5> analyzed. Unit <constant_4709ea49b5> generated.

Analyzing generic Entity <xlslice.35> in library <work> (Architecture <behavior>).
	new_lsb = 1
	new_msb = 1
	x_width = 20
	y_width = 1
Entity <xlslice.35> analyzed. Unit <xlslice.35> generated.

Analyzing Entity <concat_c615d93998> in library <work> (Architecture <behavior>).
Entity <concat_c615d93998> analyzed. Unit <concat_c615d93998> generated.

Analyzing Entity <reinterpret_d357e69fa3> in library <work> (Architecture <behavior>).
Entity <reinterpret_d357e69fa3> analyzed. Unit <reinterpret_d357e69fa3> generated.

Analyzing Entity <reinterpret_d2180c9169> in library <work> (Architecture <behavior>).
Entity <reinterpret_d2180c9169> analyzed. Unit <reinterpret_d2180c9169> generated.

Analyzing Entity <reinterpret_4a8cbc85ce> in library <work> (Architecture <behavior>).
Entity <reinterpret_4a8cbc85ce> analyzed. Unit <reinterpret_4a8cbc85ce> generated.

Analyzing generic Entity <xlslice.30> in library <work> (Architecture <behavior>).
	new_lsb = 19
	new_msb = 19
	x_width = 20
	y_width = 1
Entity <xlslice.30> analyzed. Unit <xlslice.30> generated.

Analyzing generic Entity <xlslice.31> in library <work> (Architecture <behavior>).
	new_lsb = 18
	new_msb = 18
	x_width = 20
	y_width = 1
Entity <xlslice.31> analyzed. Unit <xlslice.31> generated.

Analyzing Entity <mux_28159dbdb9> in library <work> (Architecture <behavior>).
Entity <mux_28159dbdb9> analyzed. Unit <mux_28159dbdb9> generated.

Analyzing Entity <twiddle_pass_through_entity_63f368faa2> in library <work> (Architecture <structural>).
Entity <twiddle_pass_through_entity_63f368faa2> analyzed. Unit <twiddle_pass_through_entity_63f368faa2> generated.

Analyzing generic Entity <xlcounter_free.3> in library <work> (Architecture <behavior>).
	core_name0 = "cntr_11_0_ae406e50e98e0e45"
	op_arith = 1
	op_width = 11
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp2.core_instance2> in unit <xlcounter_free.3>.
Entity <xlcounter_free.3> analyzed. Unit <xlcounter_free.3> generated.

Analyzing Entity <delay_b_entity_480abaa61d> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 15184: Unconnected input port 'up' of component 'xlcounter_limit' is tied to default value.
Entity <delay_b_entity_480abaa61d> analyzed. Unit <delay_b_entity_480abaa61d> generated.

Analyzing generic Entity <xlcounter_limit.2> in library <work> (Architecture <behavior>).
	cnt_15_0 = 1021
	cnt_31_16 = 0
	cnt_47_32 = 0
	cnt_63_48 = 0
	core_name0 = "cntr_11_0_acf8df2a66449f86"
	count_limited = 1
	op_arith = 1
	op_width = 10
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp1.core_instance1> in unit <xlcounter_limit.2>.
Entity <xlcounter_limit.2> analyzed. Unit <xlcounter_limit.2> generated.

Analyzing generic Entity <xlspram.2> in library <work> (Architecture <behavior>).
	c_address_width = 10
	c_width = 36
	core_name0 = "bmg_33_f64e12192046d142"
	latency = 1
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp1.core_instance1> in unit <xlspram.2>.
Entity <xlspram.2> analyzed. Unit <xlspram.2> generated.

Analyzing generic Entity <xlslice.7> in library <work> (Architecture <behavior>).
	new_lsb = 0
	new_msb = 0
	x_width = 16
	y_width = 1
Entity <xlslice.7> analyzed. Unit <xlslice.7> generated.

Analyzing Entity <sync_delay_entity_350fc3568b> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 15290: Unconnected input port 'up' of component 'xlcounter_free' is tied to default value.
Entity <sync_delay_entity_350fc3568b> analyzed. Unit <sync_delay_entity_350fc3568b> generated.

Analyzing Entity <fft_stage_2_entity_c642f0c1ce> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 18662: Unconnected input port 'up' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:752 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 18662: Unconnected input port 'load' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:752 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 18662: Unconnected input port 'din' of component 'xlcounter_free' is tied to default value.
Entity <fft_stage_2_entity_c642f0c1ce> analyzed. Unit <fft_stage_2_entity_c642f0c1ce> generated.

Analyzing Entity <butterfly_direct_entity_cdabae6b59> in library <work> (Architecture <structural>).
Entity <butterfly_direct_entity_cdabae6b59> analyzed. Unit <butterfly_direct_entity_cdabae6b59> generated.

Analyzing Entity <twiddle_stage_2_entity_950cc35a79> in library <work> (Architecture <structural>).
Entity <twiddle_stage_2_entity_950cc35a79> analyzed. Unit <twiddle_stage_2_entity_950cc35a79> generated.

Analyzing generic Entity <xlconvert_pipeline.2> in library <work> (Architecture <behavior>).
	bool_conversion = 0
	din_arith = 2
	din_bin_pt = 17
	din_width = 19
	dout_arith = 2
	dout_bin_pt = 17
	dout_width = 18
	latency = 1
	overflow = 2
	quantization = 1
Entity <xlconvert_pipeline.2> analyzed. Unit <xlconvert_pipeline.2> generated.

Analyzing generic Entity <convert_pipeline.2> in library <work> (Architecture <behavior>).
	latency = 1
	new_arith = 2
	new_bin_pt = 17
	new_width = 18
	old_arith = 2
	old_bin_pt = 17
	old_width = 19
	overflow = 2
	quantization = 1
Entity <convert_pipeline.2> analyzed. Unit <convert_pipeline.2> generated.

Analyzing Entity <counter_9037948c69> in library <work> (Architecture <behavior>).
Entity <counter_9037948c69> analyzed. Unit <counter_9037948c69> generated.

Analyzing Entity <delay_ae3f84524a> in library <work> (Architecture <behavior>).
Entity <delay_ae3f84524a> analyzed. Unit <delay_ae3f84524a> generated.

Analyzing Entity <delay_848c26f47b> in library <work> (Architecture <behavior>).
Entity <delay_848c26f47b> analyzed. Unit <delay_848c26f47b> generated.

Analyzing Entity <delay_2f744cdafb> in library <work> (Architecture <behavior>).
Entity <delay_2f744cdafb> analyzed. Unit <delay_2f744cdafb> generated.

Analyzing Entity <delay_cbdfa55dc3> in library <work> (Architecture <behavior>).
Entity <delay_cbdfa55dc3> analyzed. Unit <delay_cbdfa55dc3> generated.

Analyzing Entity <delay_e18fb31a3d> in library <work> (Architecture <behavior>).
Entity <delay_e18fb31a3d> analyzed. Unit <delay_e18fb31a3d> generated.

Analyzing Entity <mux_69e3090cc7> in library <work> (Architecture <behavior>).
Entity <mux_69e3090cc7> analyzed. Unit <mux_69e3090cc7> generated.

Analyzing Entity <mux_181e58d842> in library <work> (Architecture <behavior>).
Entity <mux_181e58d842> analyzed. Unit <mux_181e58d842> generated.

Analyzing Entity <negate_e1a9d1ade1> in library <work> (Architecture <behavior>).
Entity <negate_e1a9d1ade1> analyzed. Unit <negate_e1a9d1ade1> generated.

Analyzing Entity <delay_b_entity_caa586227f> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 18425: Unconnected input port 'up' of component 'xlcounter_limit' is tied to default value.
Entity <delay_b_entity_caa586227f> analyzed. Unit <delay_b_entity_caa586227f> generated.

Analyzing generic Entity <xlcounter_limit.3> in library <work> (Architecture <behavior>).
	cnt_15_0 = 509
	cnt_31_16 = 0
	cnt_47_32 = 0
	cnt_63_48 = 0
	core_name0 = "cntr_11_0_717486a23436c11d"
	count_limited = 1
	op_arith = 1
	op_width = 9
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp2.core_instance2> in unit <xlcounter_limit.3>.
Entity <xlcounter_limit.3> analyzed. Unit <xlcounter_limit.3> generated.

Analyzing generic Entity <xlspram.3> in library <work> (Architecture <behavior>).
	c_address_width = 9
	c_width = 36
	core_name0 = "bmg_33_ecb3139f941cb62b"
	latency = 1
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp2.core_instance2> in unit <xlspram.3>.
Entity <xlspram.3> analyzed. Unit <xlspram.3> generated.

Analyzing generic Entity <xlslice.8> in library <work> (Architecture <behavior>).
	new_lsb = 1
	new_msb = 1
	x_width = 16
	y_width = 1
Entity <xlslice.8> analyzed. Unit <xlslice.8> generated.

Analyzing generic Entity <xlslice.9> in library <work> (Architecture <behavior>).
	new_lsb = 9
	new_msb = 9
	x_width = 10
	y_width = 1
Entity <xlslice.9> analyzed. Unit <xlslice.9> generated.

Analyzing Entity <sync_delay_entity_f0dbf3f546> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 18531: Unconnected input port 'up' of component 'xlcounter_free' is tied to default value.
Entity <sync_delay_entity_f0dbf3f546> analyzed. Unit <sync_delay_entity_f0dbf3f546> generated.

Analyzing Entity <constant_fbc2f0cce1> in library <work> (Architecture <behavior>).
Entity <constant_fbc2f0cce1> analyzed. Unit <constant_fbc2f0cce1> generated.

Analyzing Entity <constant_f1ac4bddff> in library <work> (Architecture <behavior>).
Entity <constant_f1ac4bddff> analyzed. Unit <constant_f1ac4bddff> generated.

Analyzing generic Entity <xlcounter_free.13> in library <work> (Architecture <behavior>).
	core_name0 = "cntr_11_0_2373afd2271385cb"
	op_arith = 1
	op_width = 10
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp5.core_instance5> in unit <xlcounter_free.13>.
Entity <xlcounter_free.13> analyzed. Unit <xlcounter_free.13> generated.

Analyzing Entity <relational_f6702ea2f7> in library <work> (Architecture <behavior>).
Entity <relational_f6702ea2f7> analyzed. Unit <relational_f6702ea2f7> generated.

Analyzing Entity <fft_stage_3_entity_273a1cd05b> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 19662: Unconnected input port 'up' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:752 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 19662: Unconnected input port 'load' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:752 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 19662: Unconnected input port 'din' of component 'xlcounter_free' is tied to default value.
Entity <fft_stage_3_entity_273a1cd05b> analyzed. Unit <fft_stage_3_entity_273a1cd05b> generated.

Analyzing Entity <butterfly_direct_entity_7728dda2c8> in library <work> (Architecture <structural>).
Entity <butterfly_direct_entity_7728dda2c8> analyzed. Unit <butterfly_direct_entity_7728dda2c8> generated.

Analyzing Entity <twiddle_general_4mult_entity_7d233d93d8> in library <work> (Architecture <structural>).
Entity <twiddle_general_4mult_entity_7d233d93d8> analyzed. Unit <twiddle_general_4mult_entity_7d233d93d8> generated.

Analyzing Entity <coeff_gen_entity_12d397242a> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 18803: Unconnected input port 'up' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:752 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 18803: Unconnected input port 'load' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:752 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 18803: Unconnected input port 'din' of component 'xlcounter_free' is tied to default value.
Entity <coeff_gen_entity_12d397242a> analyzed. Unit <coeff_gen_entity_12d397242a> generated.

Analyzing generic Entity <xlsprom_dist.1> in library <work> (Architecture <behavior>).
	addr_width = 2
	c_address_width = 4
	c_width = 18
	core_name0 = "dmg_43_53f87b14ea26f2c9"
	latency = 2
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp0.core_instance0> in unit <xlsprom_dist.1>.
Entity <xlsprom_dist.1> analyzed. Unit <xlsprom_dist.1> generated.

Analyzing generic Entity <xlsprom_dist.2> in library <work> (Architecture <behavior>).
	addr_width = 2
	c_address_width = 4
	c_width = 18
	core_name0 = "dmg_43_2ed32a2fd073c158"
	latency = 2
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp1.core_instance1> in unit <xlsprom_dist.2>.
Entity <xlsprom_dist.2> analyzed. Unit <xlsprom_dist.2> generated.

Analyzing generic Entity <xlslice.36> in library <work> (Architecture <behavior>).
	new_lsb = 8
	new_msb = 9
	x_width = 10
	y_width = 2
Entity <xlslice.36> analyzed. Unit <xlslice.36> generated.

Analyzing generic Entity <xlcounter_free.4> in library <work> (Architecture <behavior>).
	core_name0 = "cntr_11_0_717486a23436c11d"
	op_arith = 1
	op_width = 9
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp7.core_instance7> in unit <xlcounter_free.4>.
Entity <xlcounter_free.4> analyzed. Unit <xlcounter_free.4> generated.

Analyzing Entity <delay_b_entity_1c18062005> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 19425: Unconnected input port 'up' of component 'xlcounter_limit' is tied to default value.
Entity <delay_b_entity_1c18062005> analyzed. Unit <delay_b_entity_1c18062005> generated.

Analyzing generic Entity <xlcounter_limit.4> in library <work> (Architecture <behavior>).
	cnt_15_0 = 253
	cnt_31_16 = 0
	cnt_47_32 = 0
	cnt_63_48 = 0
	core_name0 = "cntr_11_0_8b305ccf84a90afe"
	count_limited = 1
	op_arith = 1
	op_width = 8
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp3.core_instance3> in unit <xlcounter_limit.4>.
Entity <xlcounter_limit.4> analyzed. Unit <xlcounter_limit.4> generated.

Analyzing generic Entity <xlspram.4> in library <work> (Architecture <behavior>).
	c_address_width = 8
	c_width = 36
	core_name0 = "bmg_33_975b23006c9a4cfc"
	latency = 1
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp3.core_instance3> in unit <xlspram.4>.
Entity <xlspram.4> analyzed. Unit <xlspram.4> generated.

Analyzing generic Entity <xlslice.10> in library <work> (Architecture <behavior>).
	new_lsb = 2
	new_msb = 2
	x_width = 16
	y_width = 1
Entity <xlslice.10> analyzed. Unit <xlslice.10> generated.

Analyzing generic Entity <xlslice.11> in library <work> (Architecture <behavior>).
	new_lsb = 8
	new_msb = 8
	x_width = 9
	y_width = 1
Entity <xlslice.11> analyzed. Unit <xlslice.11> generated.

Analyzing Entity <sync_delay_entity_18a8dad1bf> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 19531: Unconnected input port 'up' of component 'xlcounter_free' is tied to default value.
Entity <sync_delay_entity_18a8dad1bf> analyzed. Unit <sync_delay_entity_18a8dad1bf> generated.

Analyzing Entity <constant_fd85eb7067> in library <work> (Architecture <behavior>).
Entity <constant_fd85eb7067> analyzed. Unit <constant_fd85eb7067> generated.

Analyzing Entity <constant_4a391b9a0e> in library <work> (Architecture <behavior>).
Entity <constant_4a391b9a0e> analyzed. Unit <constant_4a391b9a0e> generated.

Analyzing Entity <constant_b4ec9de7d1> in library <work> (Architecture <behavior>).
Entity <constant_b4ec9de7d1> analyzed. Unit <constant_b4ec9de7d1> generated.

Analyzing generic Entity <xlcounter_free.14> in library <work> (Architecture <behavior>).
	core_name0 = "cntr_11_0_8869969bd2303665"
	op_arith = 1
	op_width = 9
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp6.core_instance6> in unit <xlcounter_free.14>.
Entity <xlcounter_free.14> analyzed. Unit <xlcounter_free.14> generated.

Analyzing Entity <relational_6c3ee657fa> in library <work> (Architecture <behavior>).
Entity <relational_6c3ee657fa> analyzed. Unit <relational_6c3ee657fa> generated.

Analyzing Entity <relational_78eac2928d> in library <work> (Architecture <behavior>).
Entity <relational_78eac2928d> analyzed. Unit <relational_78eac2928d> generated.

Analyzing Entity <fft_stage_4_entity_171e508cf3> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 20829: Unconnected input port 'up' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:752 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 20829: Unconnected input port 'load' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:752 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 20829: Unconnected input port 'din' of component 'xlcounter_free' is tied to default value.
Entity <fft_stage_4_entity_171e508cf3> analyzed. Unit <fft_stage_4_entity_171e508cf3> generated.

Analyzing Entity <butterfly_direct_entity_db55f3a9ea> in library <work> (Architecture <structural>).
Entity <butterfly_direct_entity_db55f3a9ea> analyzed. Unit <butterfly_direct_entity_db55f3a9ea> generated.

Analyzing Entity <convert_of0_entity_b12ba84ad3> in library <work> (Architecture <structural>).
Entity <convert_of0_entity_b12ba84ad3> analyzed. Unit <convert_of0_entity_b12ba84ad3> generated.

Analyzing Entity <twiddle_general_4mult_entity_57ed09d25a> in library <work> (Architecture <structural>).
Entity <twiddle_general_4mult_entity_57ed09d25a> analyzed. Unit <twiddle_general_4mult_entity_57ed09d25a> generated.

Analyzing Entity <coeff_gen_entity_e9d8c088fa> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 19970: Unconnected input port 'up' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:752 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 19970: Unconnected input port 'load' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:752 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 19970: Unconnected input port 'din' of component 'xlcounter_free' is tied to default value.
Entity <coeff_gen_entity_e9d8c088fa> analyzed. Unit <coeff_gen_entity_e9d8c088fa> generated.

Analyzing generic Entity <xlsprom.7> in library <work> (Architecture <behavior>).
	c_address_width = 3
	c_width = 18
	core_name0 = "bmg_33_cd39c143a25729dd"
	latency = 1
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp6.core_instance6> in unit <xlsprom.7>.
Entity <xlsprom.7> analyzed. Unit <xlsprom.7> generated.

Analyzing generic Entity <xlsprom.8> in library <work> (Architecture <behavior>).
	c_address_width = 3
	c_width = 18
	core_name0 = "bmg_33_74de024f0c1ac463"
	latency = 1
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp7.core_instance7> in unit <xlsprom.8>.
Entity <xlsprom.8> analyzed. Unit <xlsprom.8> generated.

Analyzing generic Entity <xlslice.37> in library <work> (Architecture <behavior>).
	new_lsb = 7
	new_msb = 9
	x_width = 10
	y_width = 3
Entity <xlslice.37> analyzed. Unit <xlslice.37> generated.

Analyzing generic Entity <xlcounter_free.5> in library <work> (Architecture <behavior>).
	core_name0 = "cntr_11_0_8b305ccf84a90afe"
	op_arith = 1
	op_width = 8
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp9.core_instance9> in unit <xlcounter_free.5>.
Entity <xlcounter_free.5> analyzed. Unit <xlcounter_free.5> generated.

Analyzing Entity <delay_b_entity_2c0ffecd3f> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 20592: Unconnected input port 'up' of component 'xlcounter_limit' is tied to default value.
Entity <delay_b_entity_2c0ffecd3f> analyzed. Unit <delay_b_entity_2c0ffecd3f> generated.

Analyzing generic Entity <xlcounter_limit.5> in library <work> (Architecture <behavior>).
	cnt_15_0 = 125
	cnt_31_16 = 0
	cnt_47_32 = 0
	cnt_63_48 = 0
	core_name0 = "cntr_11_0_2c42bf3f38e8cf3d"
	count_limited = 1
	op_arith = 1
	op_width = 7
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp4.core_instance4> in unit <xlcounter_limit.5>.
Entity <xlcounter_limit.5> analyzed. Unit <xlcounter_limit.5> generated.

Analyzing generic Entity <xlspram.5> in library <work> (Architecture <behavior>).
	c_address_width = 7
	c_width = 36
	core_name0 = "bmg_33_7af907baa421acc1"
	latency = 1
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp4.core_instance4> in unit <xlspram.5>.
Entity <xlspram.5> analyzed. Unit <xlspram.5> generated.

Analyzing generic Entity <xlslice.12> in library <work> (Architecture <behavior>).
	new_lsb = 3
	new_msb = 3
	x_width = 16
	y_width = 1
Entity <xlslice.12> analyzed. Unit <xlslice.12> generated.

Analyzing generic Entity <xlslice.13> in library <work> (Architecture <behavior>).
	new_lsb = 7
	new_msb = 7
	x_width = 8
	y_width = 1
Entity <xlslice.13> analyzed. Unit <xlslice.13> generated.

Analyzing Entity <sync_delay_entity_538cd35793> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 20698: Unconnected input port 'up' of component 'xlcounter_free' is tied to default value.
Entity <sync_delay_entity_538cd35793> analyzed. Unit <sync_delay_entity_538cd35793> generated.

Analyzing Entity <constant_91ef1678ca> in library <work> (Architecture <behavior>).
Entity <constant_91ef1678ca> analyzed. Unit <constant_91ef1678ca> generated.

Analyzing Entity <constant_e8aae5d3bb> in library <work> (Architecture <behavior>).
Entity <constant_e8aae5d3bb> analyzed. Unit <constant_e8aae5d3bb> generated.

Analyzing Entity <constant_b437b02512> in library <work> (Architecture <behavior>).
Entity <constant_b437b02512> analyzed. Unit <constant_b437b02512> generated.

Analyzing generic Entity <xlcounter_free.15> in library <work> (Architecture <behavior>).
	core_name0 = "cntr_11_0_9a636cbfb020a9d6"
	op_arith = 1
	op_width = 8
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp8.core_instance8> in unit <xlcounter_free.15>.
Entity <xlcounter_free.15> analyzed. Unit <xlcounter_free.15> generated.

Analyzing Entity <relational_54048c8b02> in library <work> (Architecture <behavior>).
Entity <relational_54048c8b02> analyzed. Unit <relational_54048c8b02> generated.

Analyzing Entity <relational_16235eb2bf> in library <work> (Architecture <behavior>).
Entity <relational_16235eb2bf> analyzed. Unit <relational_16235eb2bf> generated.

Analyzing Entity <fft_stage_5_entity_47f5cf444b> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 21829: Unconnected input port 'up' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:752 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 21829: Unconnected input port 'load' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:752 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 21829: Unconnected input port 'din' of component 'xlcounter_free' is tied to default value.
Entity <fft_stage_5_entity_47f5cf444b> analyzed. Unit <fft_stage_5_entity_47f5cf444b> generated.

Analyzing Entity <butterfly_direct_entity_fd702b3dc4> in library <work> (Architecture <structural>).
Entity <butterfly_direct_entity_fd702b3dc4> analyzed. Unit <butterfly_direct_entity_fd702b3dc4> generated.

Analyzing Entity <twiddle_general_4mult_entity_b60354a90e> in library <work> (Architecture <structural>).
Entity <twiddle_general_4mult_entity_b60354a90e> analyzed. Unit <twiddle_general_4mult_entity_b60354a90e> generated.

Analyzing Entity <coeff_gen_entity_b389a0c542> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 20970: Unconnected input port 'up' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:752 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 20970: Unconnected input port 'load' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:752 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 20970: Unconnected input port 'din' of component 'xlcounter_free' is tied to default value.
Entity <coeff_gen_entity_b389a0c542> analyzed. Unit <coeff_gen_entity_b389a0c542> generated.

Analyzing generic Entity <xlsprom.9> in library <work> (Architecture <behavior>).
	c_address_width = 4
	c_width = 18
	core_name0 = "bmg_33_b972f6608ff04778"
	latency = 1
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp8.core_instance8> in unit <xlsprom.9>.
Entity <xlsprom.9> analyzed. Unit <xlsprom.9> generated.

Analyzing generic Entity <xlsprom.10> in library <work> (Architecture <behavior>).
	c_address_width = 4
	c_width = 18
	core_name0 = "bmg_33_663a71b1b4ae4b64"
	latency = 1
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp9.core_instance9> in unit <xlsprom.10>.
Entity <xlsprom.10> analyzed. Unit <xlsprom.10> generated.

Analyzing generic Entity <xlslice.38> in library <work> (Architecture <behavior>).
	new_lsb = 6
	new_msb = 9
	x_width = 10
	y_width = 4
Entity <xlslice.38> analyzed. Unit <xlslice.38> generated.

Analyzing generic Entity <xlcounter_free.6> in library <work> (Architecture <behavior>).
	core_name0 = "cntr_11_0_2c42bf3f38e8cf3d"
	op_arith = 1
	op_width = 7
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp11.core_instance11> in unit <xlcounter_free.6>.
Entity <xlcounter_free.6> analyzed. Unit <xlcounter_free.6> generated.

Analyzing Entity <delay_b_entity_c5c8113636> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 21592: Unconnected input port 'up' of component 'xlcounter_limit' is tied to default value.
Entity <delay_b_entity_c5c8113636> analyzed. Unit <delay_b_entity_c5c8113636> generated.

Analyzing generic Entity <xlcounter_limit.6> in library <work> (Architecture <behavior>).
	cnt_15_0 = 61
	cnt_31_16 = 0
	cnt_47_32 = 0
	cnt_63_48 = 0
	core_name0 = "cntr_11_0_f0184178d34429e1"
	count_limited = 1
	op_arith = 1
	op_width = 6
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp5.core_instance5> in unit <xlcounter_limit.6>.
Entity <xlcounter_limit.6> analyzed. Unit <xlcounter_limit.6> generated.

Analyzing generic Entity <xlspram.6> in library <work> (Architecture <behavior>).
	c_address_width = 6
	c_width = 36
	core_name0 = "bmg_33_323c47498d5636a9"
	latency = 1
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp5.core_instance5> in unit <xlspram.6>.
Entity <xlspram.6> analyzed. Unit <xlspram.6> generated.

Analyzing generic Entity <xlslice.14> in library <work> (Architecture <behavior>).
	new_lsb = 4
	new_msb = 4
	x_width = 16
	y_width = 1
Entity <xlslice.14> analyzed. Unit <xlslice.14> generated.

Analyzing generic Entity <xlslice.15> in library <work> (Architecture <behavior>).
	new_lsb = 6
	new_msb = 6
	x_width = 7
	y_width = 1
Entity <xlslice.15> analyzed. Unit <xlslice.15> generated.

Analyzing Entity <sync_delay_entity_8ff8cf1723> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 21698: Unconnected input port 'up' of component 'xlcounter_free' is tied to default value.
Entity <sync_delay_entity_8ff8cf1723> analyzed. Unit <sync_delay_entity_8ff8cf1723> generated.

Analyzing Entity <constant_7244cd602b> in library <work> (Architecture <behavior>).
Entity <constant_7244cd602b> analyzed. Unit <constant_7244cd602b> generated.

Analyzing Entity <constant_7b07120b87> in library <work> (Architecture <behavior>).
Entity <constant_7b07120b87> analyzed. Unit <constant_7b07120b87> generated.

Analyzing Entity <constant_180df391de> in library <work> (Architecture <behavior>).
Entity <constant_180df391de> analyzed. Unit <constant_180df391de> generated.

Analyzing generic Entity <xlcounter_free.16> in library <work> (Architecture <behavior>).
	core_name0 = "cntr_11_0_e465b512e9edc7d5"
	op_arith = 1
	op_width = 7
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp10.core_instance10> in unit <xlcounter_free.16>.
Entity <xlcounter_free.16> analyzed. Unit <xlcounter_free.16> generated.

Analyzing Entity <relational_9a3978c602> in library <work> (Architecture <behavior>).
Entity <relational_9a3978c602> analyzed. Unit <relational_9a3978c602> generated.

Analyzing Entity <relational_23065a6aa3> in library <work> (Architecture <behavior>).
Entity <relational_23065a6aa3> analyzed. Unit <relational_23065a6aa3> generated.

Analyzing Entity <fft_stage_6_entity_3379c864c6> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 22829: Unconnected input port 'up' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:752 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 22829: Unconnected input port 'load' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:752 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 22829: Unconnected input port 'din' of component 'xlcounter_free' is tied to default value.
Entity <fft_stage_6_entity_3379c864c6> analyzed. Unit <fft_stage_6_entity_3379c864c6> generated.

Analyzing Entity <butterfly_direct_entity_6d0f3e0aba> in library <work> (Architecture <structural>).
Entity <butterfly_direct_entity_6d0f3e0aba> analyzed. Unit <butterfly_direct_entity_6d0f3e0aba> generated.

Analyzing Entity <twiddle_general_4mult_entity_bbcb5a43d0> in library <work> (Architecture <structural>).
Entity <twiddle_general_4mult_entity_bbcb5a43d0> analyzed. Unit <twiddle_general_4mult_entity_bbcb5a43d0> generated.

Analyzing Entity <coeff_gen_entity_a0a7c9af6e> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 21970: Unconnected input port 'up' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:752 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 21970: Unconnected input port 'load' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:752 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 21970: Unconnected input port 'din' of component 'xlcounter_free' is tied to default value.
Entity <coeff_gen_entity_a0a7c9af6e> analyzed. Unit <coeff_gen_entity_a0a7c9af6e> generated.

Analyzing generic Entity <xlsprom.11> in library <work> (Architecture <behavior>).
	c_address_width = 5
	c_width = 18
	core_name0 = "bmg_33_973a453bd51a1032"
	latency = 1
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp10.core_instance10> in unit <xlsprom.11>.
Entity <xlsprom.11> analyzed. Unit <xlsprom.11> generated.

Analyzing generic Entity <xlsprom.12> in library <work> (Architecture <behavior>).
	c_address_width = 5
	c_width = 18
	core_name0 = "bmg_33_0bf307740f4c2249"
	latency = 1
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp11.core_instance11> in unit <xlsprom.12>.
Entity <xlsprom.12> analyzed. Unit <xlsprom.12> generated.

Analyzing generic Entity <xlslice.39> in library <work> (Architecture <behavior>).
	new_lsb = 5
	new_msb = 9
	x_width = 10
	y_width = 5
Entity <xlslice.39> analyzed. Unit <xlslice.39> generated.

Analyzing generic Entity <xlcounter_free.7> in library <work> (Architecture <behavior>).
	core_name0 = "cntr_11_0_f0184178d34429e1"
	op_arith = 1
	op_width = 6
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp13.core_instance13> in unit <xlcounter_free.7>.
Entity <xlcounter_free.7> analyzed. Unit <xlcounter_free.7> generated.

Analyzing Entity <delay_b_entity_41e5e338ab> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 22592: Unconnected input port 'up' of component 'xlcounter_limit' is tied to default value.
Entity <delay_b_entity_41e5e338ab> analyzed. Unit <delay_b_entity_41e5e338ab> generated.

Analyzing generic Entity <xlcounter_limit.7> in library <work> (Architecture <behavior>).
	cnt_15_0 = 29
	cnt_31_16 = 0
	cnt_47_32 = 0
	cnt_63_48 = 0
	core_name0 = "cntr_11_0_78ff46b917fcba28"
	count_limited = 1
	op_arith = 1
	op_width = 5
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp6.core_instance6> in unit <xlcounter_limit.7>.
Entity <xlcounter_limit.7> analyzed. Unit <xlcounter_limit.7> generated.

Analyzing generic Entity <xlspram.7> in library <work> (Architecture <behavior>).
	c_address_width = 5
	c_width = 36
	core_name0 = "bmg_33_ba2cbf4ee1b86c81"
	latency = 1
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp6.core_instance6> in unit <xlspram.7>.
Entity <xlspram.7> analyzed. Unit <xlspram.7> generated.

Analyzing generic Entity <xlslice.16> in library <work> (Architecture <behavior>).
	new_lsb = 5
	new_msb = 5
	x_width = 16
	y_width = 1
Entity <xlslice.16> analyzed. Unit <xlslice.16> generated.

Analyzing generic Entity <xlslice.17> in library <work> (Architecture <behavior>).
	new_lsb = 5
	new_msb = 5
	x_width = 6
	y_width = 1
Entity <xlslice.17> analyzed. Unit <xlslice.17> generated.

Analyzing Entity <sync_delay_entity_d54408a058> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 22698: Unconnected input port 'up' of component 'xlcounter_free' is tied to default value.
Entity <sync_delay_entity_d54408a058> analyzed. Unit <sync_delay_entity_d54408a058> generated.

Analyzing Entity <constant_7ea0f2fff7> in library <work> (Architecture <behavior>).
Entity <constant_7ea0f2fff7> analyzed. Unit <constant_7ea0f2fff7> generated.

Analyzing Entity <constant_961b61f8a1> in library <work> (Architecture <behavior>).
Entity <constant_961b61f8a1> analyzed. Unit <constant_961b61f8a1> generated.

Analyzing Entity <constant_a267c870be> in library <work> (Architecture <behavior>).
Entity <constant_a267c870be> analyzed. Unit <constant_a267c870be> generated.

Analyzing generic Entity <xlcounter_free.17> in library <work> (Architecture <behavior>).
	core_name0 = "cntr_11_0_25889389a19635b3"
	op_arith = 1
	op_width = 6
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp12.core_instance12> in unit <xlcounter_free.17>.
Entity <xlcounter_free.17> analyzed. Unit <xlcounter_free.17> generated.

Analyzing Entity <relational_931d61fb72> in library <work> (Architecture <behavior>).
Entity <relational_931d61fb72> analyzed. Unit <relational_931d61fb72> generated.

Analyzing Entity <relational_fe487ce1c7> in library <work> (Architecture <behavior>).
Entity <relational_fe487ce1c7> analyzed. Unit <relational_fe487ce1c7> generated.

Analyzing Entity <fft_stage_7_entity_5a026dd4c1> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 23829: Unconnected input port 'up' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:752 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 23829: Unconnected input port 'load' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:752 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 23829: Unconnected input port 'din' of component 'xlcounter_free' is tied to default value.
Entity <fft_stage_7_entity_5a026dd4c1> analyzed. Unit <fft_stage_7_entity_5a026dd4c1> generated.

Analyzing Entity <butterfly_direct_entity_1478a1d18a> in library <work> (Architecture <structural>).
Entity <butterfly_direct_entity_1478a1d18a> analyzed. Unit <butterfly_direct_entity_1478a1d18a> generated.

Analyzing Entity <twiddle_general_4mult_entity_c73fb03ecd> in library <work> (Architecture <structural>).
Entity <twiddle_general_4mult_entity_c73fb03ecd> analyzed. Unit <twiddle_general_4mult_entity_c73fb03ecd> generated.

Analyzing Entity <coeff_gen_entity_2727609715> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 22970: Unconnected input port 'up' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:752 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 22970: Unconnected input port 'load' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:752 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 22970: Unconnected input port 'din' of component 'xlcounter_free' is tied to default value.
Entity <coeff_gen_entity_2727609715> analyzed. Unit <coeff_gen_entity_2727609715> generated.

Analyzing generic Entity <xlsprom.13> in library <work> (Architecture <behavior>).
	c_address_width = 6
	c_width = 18
	core_name0 = "bmg_33_017aed32e197c46e"
	latency = 1
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp12.core_instance12> in unit <xlsprom.13>.
Entity <xlsprom.13> analyzed. Unit <xlsprom.13> generated.

Analyzing generic Entity <xlsprom.14> in library <work> (Architecture <behavior>).
	c_address_width = 6
	c_width = 18
	core_name0 = "bmg_33_cde5f3f9996c5a95"
	latency = 1
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp13.core_instance13> in unit <xlsprom.14>.
Entity <xlsprom.14> analyzed. Unit <xlsprom.14> generated.

Analyzing generic Entity <xlslice.40> in library <work> (Architecture <behavior>).
	new_lsb = 4
	new_msb = 9
	x_width = 10
	y_width = 6
Entity <xlslice.40> analyzed. Unit <xlslice.40> generated.

Analyzing generic Entity <xlcounter_free.8> in library <work> (Architecture <behavior>).
	core_name0 = "cntr_11_0_78ff46b917fcba28"
	op_arith = 1
	op_width = 5
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp15.core_instance15> in unit <xlcounter_free.8>.
Entity <xlcounter_free.8> analyzed. Unit <xlcounter_free.8> generated.

Analyzing Entity <delay_b_entity_2eb241a2dc> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 23592: Unconnected input port 'up' of component 'xlcounter_limit' is tied to default value.
Entity <delay_b_entity_2eb241a2dc> analyzed. Unit <delay_b_entity_2eb241a2dc> generated.

Analyzing generic Entity <xlcounter_limit.8> in library <work> (Architecture <behavior>).
	cnt_15_0 = 13
	cnt_31_16 = 0
	cnt_47_32 = 0
	cnt_63_48 = 0
	core_name0 = "cntr_11_0_34d24d689ba4471f"
	count_limited = 1
	op_arith = 1
	op_width = 4
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp7.core_instance7> in unit <xlcounter_limit.8>.
Entity <xlcounter_limit.8> analyzed. Unit <xlcounter_limit.8> generated.

Analyzing generic Entity <xlspram.8> in library <work> (Architecture <behavior>).
	c_address_width = 4
	c_width = 36
	core_name0 = "bmg_33_e414e83e3003ff05"
	latency = 1
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp7.core_instance7> in unit <xlspram.8>.
Entity <xlspram.8> analyzed. Unit <xlspram.8> generated.

Analyzing generic Entity <xlslice.18> in library <work> (Architecture <behavior>).
	new_lsb = 6
	new_msb = 6
	x_width = 16
	y_width = 1
Entity <xlslice.18> analyzed. Unit <xlslice.18> generated.

Analyzing generic Entity <xlslice.19> in library <work> (Architecture <behavior>).
	new_lsb = 4
	new_msb = 4
	x_width = 5
	y_width = 1
Entity <xlslice.19> analyzed. Unit <xlslice.19> generated.

Analyzing Entity <sync_delay_entity_1e7ab04d67> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 23698: Unconnected input port 'up' of component 'xlcounter_free' is tied to default value.
Entity <sync_delay_entity_1e7ab04d67> analyzed. Unit <sync_delay_entity_1e7ab04d67> generated.

Analyzing Entity <constant_fe72737ca0> in library <work> (Architecture <behavior>).
Entity <constant_fe72737ca0> analyzed. Unit <constant_fe72737ca0> generated.

Analyzing Entity <constant_ef0e2e5fc6> in library <work> (Architecture <behavior>).
Entity <constant_ef0e2e5fc6> analyzed. Unit <constant_ef0e2e5fc6> generated.

Analyzing Entity <constant_582a3706dd> in library <work> (Architecture <behavior>).
Entity <constant_582a3706dd> analyzed. Unit <constant_582a3706dd> generated.

Analyzing generic Entity <xlcounter_free.18> in library <work> (Architecture <behavior>).
	core_name0 = "cntr_11_0_50b12e24f99f1fa1"
	op_arith = 1
	op_width = 5
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp14.core_instance14> in unit <xlcounter_free.18>.
Entity <xlcounter_free.18> analyzed. Unit <xlcounter_free.18> generated.

Analyzing Entity <relational_9ece3c8c4e> in library <work> (Architecture <behavior>).
Entity <relational_9ece3c8c4e> analyzed. Unit <relational_9ece3c8c4e> generated.

Analyzing Entity <relational_dc5bc996c9> in library <work> (Architecture <behavior>).
Entity <relational_dc5bc996c9> analyzed. Unit <relational_dc5bc996c9> generated.

Analyzing Entity <fft_stage_8_entity_2810ce8864> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 24829: Unconnected input port 'up' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:752 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 24829: Unconnected input port 'load' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:752 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 24829: Unconnected input port 'din' of component 'xlcounter_free' is tied to default value.
Entity <fft_stage_8_entity_2810ce8864> analyzed. Unit <fft_stage_8_entity_2810ce8864> generated.

Analyzing Entity <butterfly_direct_entity_e7c2f36804> in library <work> (Architecture <structural>).
Entity <butterfly_direct_entity_e7c2f36804> analyzed. Unit <butterfly_direct_entity_e7c2f36804> generated.

Analyzing Entity <twiddle_general_4mult_entity_22ac7211f0> in library <work> (Architecture <structural>).
Entity <twiddle_general_4mult_entity_22ac7211f0> analyzed. Unit <twiddle_general_4mult_entity_22ac7211f0> generated.

Analyzing Entity <coeff_gen_entity_b4d8270762> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 23970: Unconnected input port 'up' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:752 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 23970: Unconnected input port 'load' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:752 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 23970: Unconnected input port 'din' of component 'xlcounter_free' is tied to default value.
Entity <coeff_gen_entity_b4d8270762> analyzed. Unit <coeff_gen_entity_b4d8270762> generated.

Analyzing generic Entity <xlsprom.15> in library <work> (Architecture <behavior>).
	c_address_width = 7
	c_width = 18
	core_name0 = "bmg_33_9b710071af525a53"
	latency = 1
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp14.core_instance14> in unit <xlsprom.15>.
Entity <xlsprom.15> analyzed. Unit <xlsprom.15> generated.

Analyzing generic Entity <xlsprom.16> in library <work> (Architecture <behavior>).
	c_address_width = 7
	c_width = 18
	core_name0 = "bmg_33_de81730d86f2dd7a"
	latency = 1
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp15.core_instance15> in unit <xlsprom.16>.
Entity <xlsprom.16> analyzed. Unit <xlsprom.16> generated.

Analyzing generic Entity <xlslice.41> in library <work> (Architecture <behavior>).
	new_lsb = 3
	new_msb = 9
	x_width = 10
	y_width = 7
Entity <xlslice.41> analyzed. Unit <xlslice.41> generated.

Analyzing generic Entity <xlcounter_free.9> in library <work> (Architecture <behavior>).
	core_name0 = "cntr_11_0_34d24d689ba4471f"
	op_arith = 1
	op_width = 4
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp17.core_instance17> in unit <xlcounter_free.9>.
Entity <xlcounter_free.9> analyzed. Unit <xlcounter_free.9> generated.

Analyzing Entity <delay_b_entity_8f7d5701ce> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 24592: Unconnected input port 'up' of component 'xlcounter_limit' is tied to default value.
Entity <delay_b_entity_8f7d5701ce> analyzed. Unit <delay_b_entity_8f7d5701ce> generated.

Analyzing generic Entity <xlcounter_limit.9> in library <work> (Architecture <behavior>).
	cnt_15_0 = 5
	cnt_31_16 = 0
	cnt_47_32 = 0
	cnt_63_48 = 0
	core_name0 = "cntr_11_0_4766397a2cb82e6c"
	count_limited = 1
	op_arith = 1
	op_width = 3
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp8.core_instance8> in unit <xlcounter_limit.9>.
Entity <xlcounter_limit.9> analyzed. Unit <xlcounter_limit.9> generated.

Analyzing generic Entity <xlspram.9> in library <work> (Architecture <behavior>).
	c_address_width = 3
	c_width = 36
	core_name0 = "bmg_33_86cad15aba8b45bc"
	latency = 1
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp8.core_instance8> in unit <xlspram.9>.
Entity <xlspram.9> analyzed. Unit <xlspram.9> generated.

Analyzing generic Entity <xlslice.20> in library <work> (Architecture <behavior>).
	new_lsb = 7
	new_msb = 7
	x_width = 16
	y_width = 1
Entity <xlslice.20> analyzed. Unit <xlslice.20> generated.

Analyzing generic Entity <xlslice.21> in library <work> (Architecture <behavior>).
	new_lsb = 3
	new_msb = 3
	x_width = 4
	y_width = 1
Entity <xlslice.21> analyzed. Unit <xlslice.21> generated.

Analyzing Entity <sync_delay_entity_fb0847d8bf> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 24698: Unconnected input port 'up' of component 'xlcounter_free' is tied to default value.
Entity <sync_delay_entity_fb0847d8bf> analyzed. Unit <sync_delay_entity_fb0847d8bf> generated.

Analyzing Entity <constant_4c449dd556> in library <work> (Architecture <behavior>).
Entity <constant_4c449dd556> analyzed. Unit <constant_4c449dd556> generated.

Analyzing Entity <constant_145086465d> in library <work> (Architecture <behavior>).
Entity <constant_145086465d> analyzed. Unit <constant_145086465d> generated.

Analyzing Entity <constant_67ad97ca70> in library <work> (Architecture <behavior>).
Entity <constant_67ad97ca70> analyzed. Unit <constant_67ad97ca70> generated.

Analyzing generic Entity <xlcounter_free.19> in library <work> (Architecture <behavior>).
	core_name0 = "cntr_11_0_8ce1eef9b3b41e0a"
	op_arith = 1
	op_width = 4
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp16.core_instance16> in unit <xlcounter_free.19>.
Entity <xlcounter_free.19> analyzed. Unit <xlcounter_free.19> generated.

Analyzing Entity <relational_4d3cfceaf4> in library <work> (Architecture <behavior>).
Entity <relational_4d3cfceaf4> analyzed. Unit <relational_4d3cfceaf4> generated.

Analyzing Entity <relational_d930162434> in library <work> (Architecture <behavior>).
Entity <relational_d930162434> analyzed. Unit <relational_d930162434> generated.

Analyzing Entity <fft_stage_9_entity_30f5b66e54> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 25795: Unconnected input port 'up' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:752 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 25795: Unconnected input port 'load' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:752 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 25795: Unconnected input port 'din' of component 'xlcounter_free' is tied to default value.
Entity <fft_stage_9_entity_30f5b66e54> analyzed. Unit <fft_stage_9_entity_30f5b66e54> generated.

Analyzing Entity <butterfly_direct_entity_42e2cc91bd> in library <work> (Architecture <structural>).
Entity <butterfly_direct_entity_42e2cc91bd> analyzed. Unit <butterfly_direct_entity_42e2cc91bd> generated.

Analyzing Entity <twiddle_general_4mult_entity_b20a5f234c> in library <work> (Architecture <structural>).
Entity <twiddle_general_4mult_entity_b20a5f234c> analyzed. Unit <twiddle_general_4mult_entity_b20a5f234c> generated.

Analyzing Entity <coeff_gen_entity_1db13b6ef2> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 24970: Unconnected input port 'up' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:752 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 24970: Unconnected input port 'load' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:752 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 24970: Unconnected input port 'din' of component 'xlcounter_free' is tied to default value.
Entity <coeff_gen_entity_1db13b6ef2> analyzed. Unit <coeff_gen_entity_1db13b6ef2> generated.

Analyzing generic Entity <xlsprom.17> in library <work> (Architecture <behavior>).
	c_address_width = 8
	c_width = 18
	core_name0 = "bmg_33_b5a854daeb8f7460"
	latency = 1
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp16.core_instance16> in unit <xlsprom.17>.
Entity <xlsprom.17> analyzed. Unit <xlsprom.17> generated.

Analyzing generic Entity <xlsprom.18> in library <work> (Architecture <behavior>).
	c_address_width = 8
	c_width = 18
	core_name0 = "bmg_33_6b05b5fcaf93ca60"
	latency = 1
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp17.core_instance17> in unit <xlsprom.18>.
Entity <xlsprom.18> analyzed. Unit <xlsprom.18> generated.

Analyzing generic Entity <xlslice.42> in library <work> (Architecture <behavior>).
	new_lsb = 2
	new_msb = 9
	x_width = 10
	y_width = 8
Entity <xlslice.42> analyzed. Unit <xlslice.42> generated.

Analyzing generic Entity <xlcounter_free.10> in library <work> (Architecture <behavior>).
	core_name0 = "cntr_11_0_4766397a2cb82e6c"
	op_arith = 1
	op_width = 3
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp19.core_instance19> in unit <xlcounter_free.10>.
Entity <xlcounter_free.10> analyzed. Unit <xlcounter_free.10> generated.

Analyzing Entity <delay_b_entity_f5e13c2a4d> in library <work> (Architecture <structural>).
Entity <delay_b_entity_f5e13c2a4d> analyzed. Unit <delay_b_entity_f5e13c2a4d> generated.

Analyzing generic Entity <xldelay.7> in library <work> (Architecture <behavior>).
	latency = 4
	reg_retiming = 0
	width = 36
Entity <xldelay.7> analyzed. Unit <xldelay.7> generated.

Analyzing generic Entity <synth_reg.8> in library <work> (Architecture <structural>).
	latency = 4
	width = 36
Entity <synth_reg.8> analyzed. Unit <synth_reg.8> generated.

Analyzing generic Entity <srl17e.8> in library <work> (Architecture <structural>).
	latency = 4
	width = 36
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 7139: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 7152: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 7139: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 7152: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 7139: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 7152: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 7139: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 7152: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 7139: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 7152: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 7139: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 7152: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 7139: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 7152: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 7139: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 7152: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 7139: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 7152: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 7139: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 7152: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 7139: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 7152: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 7139: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 7152: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 7139: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 7152: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 7139: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 7152: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 7139: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 7152: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 7139: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 7152: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 7139: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 7152: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 7139: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 7152: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 7139: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 7152: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 7139: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 7152: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 7139: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 7152: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 7139: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 7152: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 7139: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 7152: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 7139: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 7152: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 7139: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 7152: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 7139: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 7152: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 7139: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 7152: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 7139: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 7152: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 7139: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 7152: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 7139: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 7152: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 7139: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 7152: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 7139: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 7152: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 7139: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 7152: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 7139: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 7152: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 7139: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 7152: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 7139: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 7152: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
Entity <srl17e.8> analyzed. Unit <srl17e.8> generated.

Analyzing generic Entity <xlslice.22> in library <work> (Architecture <behavior>).
	new_lsb = 8
	new_msb = 8
	x_width = 16
	y_width = 1
Entity <xlslice.22> analyzed. Unit <xlslice.22> generated.

Analyzing generic Entity <xlslice.23> in library <work> (Architecture <behavior>).
	new_lsb = 2
	new_msb = 2
	x_width = 3
	y_width = 1
Entity <xlslice.23> analyzed. Unit <xlslice.23> generated.

Analyzing Entity <sync_delay_entity_f73482297e> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd" line 25664: Unconnected input port 'up' of component 'xlcounter_free' is tied to default value.
Entity <sync_delay_entity_f73482297e> analyzed. Unit <sync_delay_entity_f73482297e> generated.

Analyzing Entity <constant_822933f89b> in library <work> (Architecture <behavior>).
Entity <constant_822933f89b> analyzed. Unit <constant_822933f89b> generated.

Analyzing Entity <constant_469094441c> in library <work> (Architecture <behavior>).
Entity <constant_469094441c> analyzed. Unit <constant_469094441c> generated.

Analyzing Entity <constant_a1c496ea88> in library <work> (Architecture <behavior>).
Entity <constant_a1c496ea88> analyzed. Unit <constant_a1c496ea88> generated.

Analyzing generic Entity <xlcounter_free.20> in library <work> (Architecture <behavior>).
	core_name0 = "cntr_11_0_ff97ccbfc301b4b4"
	op_arith = 1
	op_width = 3
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp18.core_instance18> in unit <xlcounter_free.20>.
Entity <xlcounter_free.20> analyzed. Unit <xlcounter_free.20> generated.

Analyzing Entity <relational_8fc7f5539b> in library <work> (Architecture <behavior>).
Entity <relational_8fc7f5539b> analyzed. Unit <relational_8fc7f5539b> generated.

Analyzing Entity <relational_47b317dab6> in library <work> (Architecture <behavior>).
Entity <relational_47b317dab6> analyzed. Unit <relational_47b317dab6> generated.

Analyzing Entity <ri_to_c_entity_c425c46f59> in library <work> (Architecture <structural>).
Entity <ri_to_c_entity_c425c46f59> analyzed. Unit <ri_to_c_entity_c425c46f59> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...
INFO:Xst:2679 - Register <cout_mem_92_22(1)> in unit <addsub_c7ad41276b> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <cout_mem_92_22(1)> in unit <addsub_3b890bd063> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <cout_mem_92_22(1)> in unit <addsub_c01f39127c> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <cout_mem_92_22(1)> in unit <addsub_00fea99594> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <op_mem_22_20(0)> in unit <inverter_e5b38cca3b> has a constant value of X during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <cout_mem_92_22(1)> in unit <addsub_be8c56327e> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <cout_mem_92_22(1)> in unit <addsub_eb2273ac28> has a constant value of 0 during circuit operation. The register is replaced by logic.

Synthesizing Unit <constant_498bc68c14>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <constant_498bc68c14> synthesized.


Synthesizing Unit <constant_6293007044>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <constant_6293007044> synthesized.


Synthesizing Unit <mux_b75bc1e5be>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <mux_b75bc1e5be> synthesized.


Synthesizing Unit <relational_0ffd72e037>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 10-bit comparator equal for signal <result_12_3_rel<0>>.
    Summary:
	inferred   1 Comparator(s).
Unit <relational_0ffd72e037> synthesized.


Synthesizing Unit <scale_9f61027ba4>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <scale_9f61027ba4> synthesized.


Synthesizing Unit <reinterpret_9a0fa0f632>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <reinterpret_9a0fa0f632> synthesized.


Synthesizing Unit <xlslice_24>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd".
WARNING:Xst:647 - Input <x<35:18>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_24> synthesized.


Synthesizing Unit <xlslice_25>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd".
WARNING:Xst:647 - Input <x<17:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_25> synthesized.


Synthesizing Unit <convert_func_call>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd".
    Found 20-bit adder for signal <result4$add0000> created at line 6402.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <convert_func_call> synthesized.


Synthesizing Unit <delay_0f6b6badfe>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <delay_0f6b6badfe> synthesized.


Synthesizing Unit <mux_bdc1db9d7e>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 10-bit register for signal <pipe_16_22<0>>.
    Summary:
	inferred  10 D-type flip-flop(s).
Unit <mux_bdc1db9d7e> synthesized.


Synthesizing Unit <xlslice_1>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd".
WARNING:Xst:647 - Input <x<9:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_1> synthesized.


Synthesizing Unit <xlslice_2>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd".
WARNING:Xst:647 - Input <x<10>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_2> synthesized.


Synthesizing Unit <constant_a3923dd146>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <constant_a3923dd146> synthesized.


Synthesizing Unit <constant_0604807f72>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <constant_0604807f72> synthesized.


Synthesizing Unit <constant_118598964d>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <constant_118598964d> synthesized.


Synthesizing Unit <logical_aacf6e1b0e>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <logical_aacf6e1b0e> synthesized.


Synthesizing Unit <logical_80f90b97d0>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <logical_80f90b97d0> synthesized.


Synthesizing Unit <mux_1bef4ba0e4>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <mux_1bef4ba0e4> synthesized.


Synthesizing Unit <relational_2147430058>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 11-bit comparator equal for signal <result_12_3_rel<0>>.
    Summary:
	inferred   1 Comparator(s).
Unit <relational_2147430058> synthesized.


Synthesizing Unit <relational_b4b277ae0f>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 11-bit comparator not equal for signal <result_14_3_rel<0>>.
    Summary:
	inferred   1 Comparator(s).
Unit <relational_b4b277ae0f> synthesized.


Synthesizing Unit <constant_963ed6358a>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <constant_963ed6358a> synthesized.


Synthesizing Unit <logical_444d3f5046>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <latency_pipe_5_26<0>>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <logical_444d3f5046> synthesized.


Synthesizing Unit <mux_4bb6f691f7>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 36-bit register for signal <pipe_16_22<0>>.
    Summary:
	inferred  36 D-type flip-flop(s).
Unit <mux_4bb6f691f7> synthesized.


Synthesizing Unit <xlslice_3>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd".
WARNING:Xst:647 - Input <x<15:10>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <x<8:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_3> synthesized.


Synthesizing Unit <xlslice_4>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd".
WARNING:Xst:647 - Input <x<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_4> synthesized.


Synthesizing Unit <logical_a6d07705dd>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <logical_a6d07705dd> synthesized.


Synthesizing Unit <mux_f1f44b96f0>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 48-bit register for signal <pipe_16_22>.
    Summary:
	inferred  48 D-type flip-flop(s).
Unit <mux_f1f44b96f0> synthesized.


Synthesizing Unit <scale_e5d0b4a1ec>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <scale_e5d0b4a1ec> synthesized.


Synthesizing Unit <delay_a14e3dd1bd>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 5-bit register for signal <op_mem_20_24>.
    Summary:
	inferred   5 D-type flip-flop(s).
Unit <delay_a14e3dd1bd> synthesized.


Synthesizing Unit <logical_182ac6c51e>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <latency_pipe_5_26<0>>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <logical_182ac6c51e> synthesized.


Synthesizing Unit <inverter_e5b38cca3b>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <op_mem_22_20_front_din> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <op_mem_22_20_back<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <inverter_e5b38cca3b> synthesized.


Synthesizing Unit <xlslice_26>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd".
WARNING:Xst:647 - Input <x<22:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_26> synthesized.


Synthesizing Unit <xlslice_27>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd".
WARNING:Xst:647 - Input <x<23>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <x<21:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_27> synthesized.


Synthesizing Unit <xlslice_28>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd".
WARNING:Xst:647 - Input <x<23:22>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <x<20:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_28> synthesized.


Synthesizing Unit <xlslice_29>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd".
WARNING:Xst:647 - Input <x<23:21>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <x<19:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_29> synthesized.


Synthesizing Unit <constant_9a2c97cce5>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <constant_9a2c97cce5> synthesized.


Synthesizing Unit <xlslice_32>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd".
WARNING:Xst:647 - Input <x<23:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <x<2:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_32> synthesized.


Synthesizing Unit <concat_f133931c1f>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <concat_f133931c1f> synthesized.


Synthesizing Unit <reinterpret_60ea556961>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <reinterpret_60ea556961> synthesized.


Synthesizing Unit <reinterpret_299ca43e25>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <reinterpret_299ca43e25> synthesized.


Synthesizing Unit <reinterpret_3fb4604c01>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <reinterpret_3fb4604c01> synthesized.


Synthesizing Unit <logical_938d99ac11>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <logical_938d99ac11> synthesized.


Synthesizing Unit <delay_38898c80c0>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 72-bit register for signal <op_mem_20_24>.
    Summary:
	inferred  72 D-type flip-flop(s).
Unit <delay_38898c80c0> synthesized.


Synthesizing Unit <mult_f295e5f0f2>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 18x18-bit multiplier for signal <mult_46_56>.
    Found 72-bit register for signal <op_mem_65_20>.
    Summary:
	inferred  72 D-type flip-flop(s).
	inferred   1 Multiplier(s).
Unit <mult_f295e5f0f2> synthesized.


Synthesizing Unit <xlslice_33>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd".
WARNING:Xst:647 - Input <x<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_33> synthesized.


Synthesizing Unit <concat_b198bd62b0>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <concat_b198bd62b0> synthesized.


Synthesizing Unit <reinterpret_580feec131>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <reinterpret_580feec131> synthesized.


Synthesizing Unit <constant_cda50df78a>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <constant_cda50df78a> synthesized.


Synthesizing Unit <constant_e8ddc079e9>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <constant_e8ddc079e9> synthesized.


Synthesizing Unit <constant_a7e2bb9e12>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <constant_a7e2bb9e12> synthesized.


Synthesizing Unit <relational_5f1eb17108>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 2-bit comparator equal for signal <result_12_3_rel<0>>.
    Summary:
	inferred   1 Comparator(s).
Unit <relational_5f1eb17108> synthesized.


Synthesizing Unit <relational_f9928864ea>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 2-bit comparator not equal for signal <result_14_3_rel<0>>.
    Summary:
	inferred   1 Comparator(s).
Unit <relational_f9928864ea> synthesized.


Synthesizing Unit <counter_9b03e3d644>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <rst_limit_join_44_1<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <count_reg_join_44_1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found T flip-flop for signal <count_reg_20_23<0>>.
    Summary:
	inferred   1 T-type flip-flop(s).
Unit <counter_9b03e3d644> synthesized.


Synthesizing Unit <xlslice_5>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd".
WARNING:Xst:647 - Input <x<15:11>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <x<9:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_5> synthesized.


Synthesizing Unit <xlslice_6>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd".
Unit <xlslice_6> synthesized.


Synthesizing Unit <xlslice_34>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd".
Unit <xlslice_34> synthesized.


Synthesizing Unit <xlslice_7>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd".
WARNING:Xst:647 - Input <x<15:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_7> synthesized.


Synthesizing Unit <mux_28159dbdb9>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 40-bit register for signal <pipe_16_22>.
    Summary:
	inferred  40 D-type flip-flop(s).
Unit <mux_28159dbdb9> synthesized.


Synthesizing Unit <logical_e9e6541380>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <latency_pipe_5_26<0>>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <logical_e9e6541380> synthesized.


Synthesizing Unit <xlslice_30>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd".
WARNING:Xst:647 - Input <x<18:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_30> synthesized.


Synthesizing Unit <xlslice_31>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd".
WARNING:Xst:647 - Input <x<19>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <x<17:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_31> synthesized.


Synthesizing Unit <constant_4709ea49b5>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <constant_4709ea49b5> synthesized.


Synthesizing Unit <xlslice_35>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd".
WARNING:Xst:647 - Input <x<19:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <x<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_35> synthesized.


Synthesizing Unit <concat_c615d93998>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <concat_c615d93998> synthesized.


Synthesizing Unit <reinterpret_d357e69fa3>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <reinterpret_d357e69fa3> synthesized.


Synthesizing Unit <reinterpret_d2180c9169>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <reinterpret_d2180c9169> synthesized.


Synthesizing Unit <reinterpret_4a8cbc85ce>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <reinterpret_4a8cbc85ce> synthesized.


Synthesizing Unit <xlslice_8>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd".
WARNING:Xst:647 - Input <x<15:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <x<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_8> synthesized.


Synthesizing Unit <xlslice_9>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd".
WARNING:Xst:647 - Input <x<8:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_9> synthesized.


Synthesizing Unit <counter_9037948c69>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <rst_limit_join_44_1<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <count_reg_join_44_1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 10-bit up counter for signal <count_reg_20_23>.
    Summary:
	inferred   1 Counter(s).
Unit <counter_9037948c69> synthesized.


Synthesizing Unit <delay_ae3f84524a>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 126-bit register for signal <op_mem_20_24>.
    Summary:
	inferred 126 D-type flip-flop(s).
Unit <delay_ae3f84524a> synthesized.


Synthesizing Unit <delay_848c26f47b>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 4-bit register for signal <op_mem_20_24>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <delay_848c26f47b> synthesized.


Synthesizing Unit <delay_2f744cdafb>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 72-bit register for signal <op_mem_20_24>.
    Summary:
	inferred  72 D-type flip-flop(s).
Unit <delay_2f744cdafb> synthesized.


Synthesizing Unit <delay_cbdfa55dc3>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 36-bit register for signal <op_mem_20_24>.
    Summary:
	inferred  36 D-type flip-flop(s).
Unit <delay_cbdfa55dc3> synthesized.


Synthesizing Unit <delay_e18fb31a3d>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 2-bit register for signal <op_mem_20_24>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <delay_e18fb31a3d> synthesized.


Synthesizing Unit <mux_69e3090cc7>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 90-bit register for signal <pipe_16_22>.
    Summary:
	inferred  90 D-type flip-flop(s).
Unit <mux_69e3090cc7> synthesized.


Synthesizing Unit <mux_181e58d842>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 18-bit register for signal <pipe_16_22<0>>.
    Summary:
	inferred  18 D-type flip-flop(s).
Unit <mux_181e58d842> synthesized.


Synthesizing Unit <negate_e1a9d1ade1>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 19-bit adder for signal <internal_ip_30_1_neg>.
    Found 19-bit register for signal <op_mem_42_20<0>>.
    Summary:
	inferred  19 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <negate_e1a9d1ade1> synthesized.


Synthesizing Unit <constant_fbc2f0cce1>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <constant_fbc2f0cce1> synthesized.


Synthesizing Unit <constant_f1ac4bddff>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <constant_f1ac4bddff> synthesized.


Synthesizing Unit <relational_f6702ea2f7>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 10-bit comparator not equal for signal <result_14_3_rel<0>>.
    Summary:
	inferred   1 Comparator(s).
Unit <relational_f6702ea2f7> synthesized.


Synthesizing Unit <xlslice_10>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd".
WARNING:Xst:647 - Input <x<15:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <x<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_10> synthesized.


Synthesizing Unit <xlslice_11>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd".
WARNING:Xst:647 - Input <x<7:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_11> synthesized.


Synthesizing Unit <xlslice_36>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd".
WARNING:Xst:647 - Input <x<7:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_36> synthesized.


Synthesizing Unit <constant_fd85eb7067>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <constant_fd85eb7067> synthesized.


Synthesizing Unit <constant_4a391b9a0e>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <constant_4a391b9a0e> synthesized.


Synthesizing Unit <constant_b4ec9de7d1>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <constant_b4ec9de7d1> synthesized.


Synthesizing Unit <relational_6c3ee657fa>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 9-bit comparator equal for signal <result_12_3_rel<0>>.
    Summary:
	inferred   1 Comparator(s).
Unit <relational_6c3ee657fa> synthesized.


Synthesizing Unit <relational_78eac2928d>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 9-bit comparator not equal for signal <result_14_3_rel<0>>.
    Summary:
	inferred   1 Comparator(s).
Unit <relational_78eac2928d> synthesized.


Synthesizing Unit <xlslice_12>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd".
WARNING:Xst:647 - Input <x<15:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <x<2:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_12> synthesized.


Synthesizing Unit <xlslice_13>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd".
WARNING:Xst:647 - Input <x<6:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_13> synthesized.


Synthesizing Unit <xlslice_37>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd".
WARNING:Xst:647 - Input <x<6:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_37> synthesized.


Synthesizing Unit <constant_91ef1678ca>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <constant_91ef1678ca> synthesized.


Synthesizing Unit <constant_e8aae5d3bb>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <constant_e8aae5d3bb> synthesized.


Synthesizing Unit <constant_b437b02512>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <constant_b437b02512> synthesized.


Synthesizing Unit <relational_54048c8b02>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 8-bit comparator equal for signal <result_12_3_rel<0>>.
    Summary:
	inferred   1 Comparator(s).
Unit <relational_54048c8b02> synthesized.


Synthesizing Unit <relational_16235eb2bf>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 8-bit comparator not equal for signal <result_14_3_rel<0>>.
    Summary:
	inferred   1 Comparator(s).
Unit <relational_16235eb2bf> synthesized.


Synthesizing Unit <xlslice_14>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd".
WARNING:Xst:647 - Input <x<15:5>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <x<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_14> synthesized.


Synthesizing Unit <xlslice_15>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd".
WARNING:Xst:647 - Input <x<5:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_15> synthesized.


Synthesizing Unit <xlslice_38>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd".
WARNING:Xst:647 - Input <x<5:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_38> synthesized.


Synthesizing Unit <constant_7244cd602b>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <constant_7244cd602b> synthesized.


Synthesizing Unit <constant_7b07120b87>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <constant_7b07120b87> synthesized.


Synthesizing Unit <constant_180df391de>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <constant_180df391de> synthesized.


Synthesizing Unit <relational_9a3978c602>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 7-bit comparator equal for signal <result_12_3_rel<0>>.
    Summary:
	inferred   1 Comparator(s).
Unit <relational_9a3978c602> synthesized.


Synthesizing Unit <relational_23065a6aa3>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 7-bit comparator not equal for signal <result_14_3_rel<0>>.
    Summary:
	inferred   1 Comparator(s).
Unit <relational_23065a6aa3> synthesized.


Synthesizing Unit <xlslice_16>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd".
WARNING:Xst:647 - Input <x<15:6>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <x<4:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_16> synthesized.


Synthesizing Unit <xlslice_17>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd".
WARNING:Xst:647 - Input <x<4:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_17> synthesized.


Synthesizing Unit <xlslice_39>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd".
WARNING:Xst:647 - Input <x<4:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_39> synthesized.


Synthesizing Unit <constant_7ea0f2fff7>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <constant_7ea0f2fff7> synthesized.


Synthesizing Unit <constant_961b61f8a1>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <constant_961b61f8a1> synthesized.


Synthesizing Unit <constant_a267c870be>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <constant_a267c870be> synthesized.


Synthesizing Unit <relational_931d61fb72>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 6-bit comparator equal for signal <result_12_3_rel<0>>.
    Summary:
	inferred   1 Comparator(s).
Unit <relational_931d61fb72> synthesized.


Synthesizing Unit <relational_fe487ce1c7>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 6-bit comparator not equal for signal <result_14_3_rel<0>>.
    Summary:
	inferred   1 Comparator(s).
Unit <relational_fe487ce1c7> synthesized.


Synthesizing Unit <xlslice_18>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd".
WARNING:Xst:647 - Input <x<15:7>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <x<5:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_18> synthesized.


Synthesizing Unit <xlslice_19>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd".
WARNING:Xst:647 - Input <x<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_19> synthesized.


Synthesizing Unit <xlslice_40>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd".
WARNING:Xst:647 - Input <x<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_40> synthesized.


Synthesizing Unit <constant_fe72737ca0>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <constant_fe72737ca0> synthesized.


Synthesizing Unit <constant_ef0e2e5fc6>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <constant_ef0e2e5fc6> synthesized.


Synthesizing Unit <constant_582a3706dd>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <constant_582a3706dd> synthesized.


Synthesizing Unit <relational_9ece3c8c4e>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 5-bit comparator equal for signal <result_12_3_rel<0>>.
    Summary:
	inferred   1 Comparator(s).
Unit <relational_9ece3c8c4e> synthesized.


Synthesizing Unit <relational_dc5bc996c9>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 5-bit comparator not equal for signal <result_14_3_rel<0>>.
    Summary:
	inferred   1 Comparator(s).
Unit <relational_dc5bc996c9> synthesized.


Synthesizing Unit <xlslice_20>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd".
WARNING:Xst:647 - Input <x<15:8>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <x<6:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_20> synthesized.


Synthesizing Unit <xlslice_21>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd".
WARNING:Xst:647 - Input <x<2:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_21> synthesized.


Synthesizing Unit <xlslice_41>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd".
WARNING:Xst:647 - Input <x<2:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_41> synthesized.


Synthesizing Unit <constant_4c449dd556>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <constant_4c449dd556> synthesized.


Synthesizing Unit <constant_145086465d>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <constant_145086465d> synthesized.


Synthesizing Unit <constant_67ad97ca70>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <constant_67ad97ca70> synthesized.


Synthesizing Unit <relational_4d3cfceaf4>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 4-bit comparator equal for signal <result_12_3_rel<0>>.
    Summary:
	inferred   1 Comparator(s).
Unit <relational_4d3cfceaf4> synthesized.


Synthesizing Unit <relational_d930162434>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 4-bit comparator not equal for signal <result_14_3_rel<0>>.
    Summary:
	inferred   1 Comparator(s).
Unit <relational_d930162434> synthesized.


Synthesizing Unit <xlslice_22>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd".
WARNING:Xst:647 - Input <x<15:9>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <x<7:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_22> synthesized.


Synthesizing Unit <xlslice_23>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd".
WARNING:Xst:647 - Input <x<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_23> synthesized.


Synthesizing Unit <xlslice_42>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd".
WARNING:Xst:647 - Input <x<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_42> synthesized.


Synthesizing Unit <constant_822933f89b>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <constant_822933f89b> synthesized.


Synthesizing Unit <constant_469094441c>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <constant_469094441c> synthesized.


Synthesizing Unit <constant_a1c496ea88>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <constant_a1c496ea88> synthesized.


Synthesizing Unit <relational_8fc7f5539b>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 3-bit comparator equal for signal <result_12_3_rel<0>>.
    Summary:
	inferred   1 Comparator(s).
Unit <relational_8fc7f5539b> synthesized.


Synthesizing Unit <relational_47b317dab6>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 3-bit comparator not equal for signal <result_14_3_rel<0>>.
    Summary:
	inferred   1 Comparator(s).
Unit <relational_47b317dab6> synthesized.


Synthesizing Unit <ri_to_c_entity_c425c46f59>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd".
Unit <ri_to_c_entity_c425c46f59> synthesized.


Synthesizing Unit <xlcounter_free_1>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd".
WARNING:Xst:647 - Input <din> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <load<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <up<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlcounter_free_1> synthesized.


Synthesizing Unit <srl17e_1>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd".
Unit <srl17e_1> synthesized.


Synthesizing Unit <c_to_ri_entity_f42d569dcd>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd".
Unit <c_to_ri_entity_f42d569dcd> synthesized.


Synthesizing Unit <single_reg_w_init>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd".
Unit <single_reg_w_init> synthesized.


Synthesizing Unit <srl17e_3>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd".
Unit <srl17e_3> synthesized.


Synthesizing Unit <xlspram_1>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd".
WARNING:Xst:646 - Signal <sinit> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <xlspram_1> synthesized.


Synthesizing Unit <xlcounter_limit_1>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd".
WARNING:Xst:647 - Input <up<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <op_thresh0> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <low_cnt_to> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <high_cnt_to> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cnt_to> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <xlcounter_limit_1> synthesized.


Synthesizing Unit <xlsprom_1>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd".
WARNING:Xst:646 - Signal <sinit> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <xlsprom_1> synthesized.


Synthesizing Unit <srl17e_4>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd".
Unit <srl17e_4> synthesized.


Synthesizing Unit <srl17e_5>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd".
Unit <srl17e_5> synthesized.


Synthesizing Unit <srl17e_6>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd".
Unit <srl17e_6> synthesized.


Synthesizing Unit <xlcounter_free_11>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd".
WARNING:Xst:647 - Input <up<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlcounter_free_11> synthesized.


Synthesizing Unit <xlsprom_2>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd".
WARNING:Xst:646 - Signal <sinit> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <xlsprom_2> synthesized.


Synthesizing Unit <srl17e_2>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd".
Unit <srl17e_2> synthesized.


Synthesizing Unit <xlcounter_free_2>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd".
WARNING:Xst:647 - Input <din> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <load<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <up<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlcounter_free_2> synthesized.


Synthesizing Unit <srl17e_7>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd".
Unit <srl17e_7> synthesized.


Synthesizing Unit <c_to_ri2_entity_f8c56280c8>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd".
Unit <c_to_ri2_entity_f8c56280c8> synthesized.


Synthesizing Unit <ri_to_c_entity_6ca6cf7bb1>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd".
Unit <ri_to_c_entity_6ca6cf7bb1> synthesized.


Synthesizing Unit <xlsprom_3>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd".
WARNING:Xst:646 - Signal <sinit> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <xlsprom_3> synthesized.


Synthesizing Unit <xlsprom_4>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd".
WARNING:Xst:646 - Signal <sinit> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <xlsprom_4> synthesized.


Synthesizing Unit <srl17e_11>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd".
Unit <srl17e_11> synthesized.


Synthesizing Unit <srl17e_9>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd".
Unit <srl17e_9> synthesized.


Synthesizing Unit <srl17e_10>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd".
Unit <srl17e_10> synthesized.


Synthesizing Unit <xlcounter_free_12>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd".
WARNING:Xst:647 - Input <up<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlcounter_free_12> synthesized.


Synthesizing Unit <xlsprom_5>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd".
WARNING:Xst:646 - Signal <sinit> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <xlsprom_5> synthesized.


Synthesizing Unit <xlsprom_6>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd".
WARNING:Xst:646 - Signal <sinit> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <xlsprom_6> synthesized.


Synthesizing Unit <xlcounter_free_3>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd".
WARNING:Xst:647 - Input <din> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <load<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <up<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlcounter_free_3> synthesized.


Synthesizing Unit <xlcounter_limit_2>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd".
WARNING:Xst:647 - Input <up<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <low_cnt_to> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <high_cnt_to> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cnt_to<63:10>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 10-bit comparator equal for signal <op_thresh0$cmp_eq0000> created at line 8932.
    Summary:
	inferred   1 Comparator(s).
Unit <xlcounter_limit_2> synthesized.


Synthesizing Unit <xlspram_2>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd".
WARNING:Xst:646 - Signal <sinit> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <xlspram_2> synthesized.


Synthesizing Unit <xlcounter_limit_3>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd".
WARNING:Xst:647 - Input <up<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <low_cnt_to> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <high_cnt_to> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cnt_to<63:9>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 9-bit comparator equal for signal <op_thresh0$cmp_eq0000> created at line 8932.
    Summary:
	inferred   1 Comparator(s).
Unit <xlcounter_limit_3> synthesized.


Synthesizing Unit <xlspram_3>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd".
WARNING:Xst:646 - Signal <sinit> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <xlspram_3> synthesized.


Synthesizing Unit <xlcounter_free_13>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd".
WARNING:Xst:647 - Input <up<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlcounter_free_13> synthesized.


Synthesizing Unit <xlcounter_free_4>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd".
WARNING:Xst:647 - Input <din> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <load<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <up<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlcounter_free_4> synthesized.


Synthesizing Unit <xlcounter_limit_4>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd".
WARNING:Xst:647 - Input <up<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <low_cnt_to> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <high_cnt_to> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cnt_to<63:8>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 8-bit comparator equal for signal <op_thresh0$cmp_eq0000> created at line 8932.
    Summary:
	inferred   1 Comparator(s).
Unit <xlcounter_limit_4> synthesized.


Synthesizing Unit <xlspram_4>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd".
WARNING:Xst:646 - Signal <sinit> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <xlspram_4> synthesized.


Synthesizing Unit <xlcounter_free_14>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd".
WARNING:Xst:647 - Input <up<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlcounter_free_14> synthesized.


Synthesizing Unit <xlcounter_free_5>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd".
WARNING:Xst:647 - Input <din> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <load<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <up<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlcounter_free_5> synthesized.


Synthesizing Unit <xlsprom_7>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd".
WARNING:Xst:646 - Signal <sinit> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <xlsprom_7> synthesized.


Synthesizing Unit <xlsprom_8>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd".
WARNING:Xst:646 - Signal <sinit> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <xlsprom_8> synthesized.


Synthesizing Unit <xlcounter_limit_5>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd".
WARNING:Xst:647 - Input <up<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <low_cnt_to> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <high_cnt_to> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cnt_to<63:7>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 7-bit comparator equal for signal <op_thresh0$cmp_eq0000> created at line 8932.
    Summary:
	inferred   1 Comparator(s).
Unit <xlcounter_limit_5> synthesized.


Synthesizing Unit <xlspram_5>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd".
WARNING:Xst:646 - Signal <sinit> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <xlspram_5> synthesized.


Synthesizing Unit <xlcounter_free_15>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd".
WARNING:Xst:647 - Input <up<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlcounter_free_15> synthesized.


Synthesizing Unit <xlcounter_free_6>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd".
WARNING:Xst:647 - Input <din> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <load<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <up<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlcounter_free_6> synthesized.


Synthesizing Unit <xlsprom_9>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd".
WARNING:Xst:646 - Signal <sinit> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <xlsprom_9> synthesized.


Synthesizing Unit <xlsprom_10>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd".
WARNING:Xst:646 - Signal <sinit> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <xlsprom_10> synthesized.


Synthesizing Unit <xlcounter_limit_6>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd".
WARNING:Xst:647 - Input <up<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <low_cnt_to> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <high_cnt_to> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cnt_to<63:6>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 6-bit comparator equal for signal <op_thresh0$cmp_eq0000> created at line 8932.
    Summary:
	inferred   1 Comparator(s).
Unit <xlcounter_limit_6> synthesized.


Synthesizing Unit <xlspram_6>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd".
WARNING:Xst:646 - Signal <sinit> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <xlspram_6> synthesized.


Synthesizing Unit <xlcounter_free_16>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd".
WARNING:Xst:647 - Input <up<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlcounter_free_16> synthesized.


Synthesizing Unit <xlcounter_free_7>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd".
WARNING:Xst:647 - Input <din> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <load<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <up<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlcounter_free_7> synthesized.


Synthesizing Unit <xlsprom_11>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd".
WARNING:Xst:646 - Signal <sinit> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <xlsprom_11> synthesized.


Synthesizing Unit <xlsprom_12>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd".
WARNING:Xst:646 - Signal <sinit> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <xlsprom_12> synthesized.


Synthesizing Unit <xlcounter_limit_7>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd".
WARNING:Xst:647 - Input <up<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <low_cnt_to> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <high_cnt_to> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cnt_to<63:5>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 5-bit comparator equal for signal <op_thresh0$cmp_eq0000> created at line 8932.
    Summary:
	inferred   1 Comparator(s).
Unit <xlcounter_limit_7> synthesized.


Synthesizing Unit <xlspram_7>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd".
WARNING:Xst:646 - Signal <sinit> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <xlspram_7> synthesized.


Synthesizing Unit <xlcounter_free_17>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd".
WARNING:Xst:647 - Input <up<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlcounter_free_17> synthesized.


Synthesizing Unit <xlcounter_free_8>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd".
WARNING:Xst:647 - Input <din> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <load<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <up<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlcounter_free_8> synthesized.


Synthesizing Unit <xlsprom_13>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd".
WARNING:Xst:646 - Signal <sinit> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <xlsprom_13> synthesized.


Synthesizing Unit <xlsprom_14>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd".
WARNING:Xst:646 - Signal <sinit> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <xlsprom_14> synthesized.


Synthesizing Unit <xlcounter_limit_8>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd".
WARNING:Xst:647 - Input <up<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <low_cnt_to> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <high_cnt_to> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cnt_to<63:4>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 4-bit comparator equal for signal <op_thresh0$cmp_eq0000> created at line 8932.
    Summary:
	inferred   1 Comparator(s).
Unit <xlcounter_limit_8> synthesized.


Synthesizing Unit <xlspram_8>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd".
WARNING:Xst:646 - Signal <sinit> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <xlspram_8> synthesized.


Synthesizing Unit <xlcounter_free_18>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd".
WARNING:Xst:647 - Input <up<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlcounter_free_18> synthesized.


Synthesizing Unit <xlcounter_free_9>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd".
WARNING:Xst:647 - Input <din> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <load<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <up<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlcounter_free_9> synthesized.


Synthesizing Unit <xlsprom_15>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd".
WARNING:Xst:646 - Signal <sinit> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <xlsprom_15> synthesized.


Synthesizing Unit <xlsprom_16>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd".
WARNING:Xst:646 - Signal <sinit> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <xlsprom_16> synthesized.


Synthesizing Unit <xlcounter_limit_9>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd".
WARNING:Xst:647 - Input <up<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <low_cnt_to> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <high_cnt_to> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cnt_to<63:3>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 3-bit comparator equal for signal <op_thresh0$cmp_eq0000> created at line 8932.
    Summary:
	inferred   1 Comparator(s).
Unit <xlcounter_limit_9> synthesized.


Synthesizing Unit <xlspram_9>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd".
WARNING:Xst:646 - Signal <sinit> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <xlspram_9> synthesized.


Synthesizing Unit <xlcounter_free_19>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd".
WARNING:Xst:647 - Input <up<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlcounter_free_19> synthesized.


Synthesizing Unit <xlcounter_free_10>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd".
WARNING:Xst:647 - Input <din> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <load<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <up<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlcounter_free_10> synthesized.


Synthesizing Unit <xlsprom_17>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd".
WARNING:Xst:646 - Signal <sinit> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <xlsprom_17> synthesized.


Synthesizing Unit <xlsprom_18>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd".
WARNING:Xst:646 - Signal <sinit> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <xlsprom_18> synthesized.


Synthesizing Unit <srl17e_8>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd".
Unit <srl17e_8> synthesized.


Synthesizing Unit <xlcounter_free_20>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd".
WARNING:Xst:647 - Input <up<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlcounter_free_20> synthesized.


Synthesizing Unit <synth_reg_1>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <synth_reg_1> synthesized.


Synthesizing Unit <synth_reg_w_init>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd".
Unit <synth_reg_w_init> synthesized.


Synthesizing Unit <synth_reg_3>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <synth_reg_3> synthesized.


Synthesizing Unit <sync_delay_en_entity_71c59eb398>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd".
Unit <sync_delay_en_entity_71c59eb398> synthesized.


Synthesizing Unit <synth_reg_4>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <synth_reg_4> synthesized.


Synthesizing Unit <synth_reg_5>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <synth_reg_5> synthesized.


Synthesizing Unit <synth_reg_6>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <synth_reg_6> synthesized.


Synthesizing Unit <synth_reg_2>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <synth_reg_2> synthesized.


Synthesizing Unit <sync_delay_entity_a5f0fe964f>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd".
Unit <sync_delay_entity_a5f0fe964f> synthesized.


Synthesizing Unit <synth_reg_7>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <synth_reg_7> synthesized.


Synthesizing Unit <coeff_gen_entity_ac97b0964d>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd".
Unit <coeff_gen_entity_ac97b0964d> synthesized.


Synthesizing Unit <synth_reg_11>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <synth_reg_11> synthesized.


Synthesizing Unit <synth_reg_9>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <synth_reg_9> synthesized.


Synthesizing Unit <synth_reg_10>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <synth_reg_10> synthesized.


Synthesizing Unit <sync_delay_entity_b7f63eaf1b>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd".
Unit <sync_delay_entity_b7f63eaf1b> synthesized.


Synthesizing Unit <coeff_gen_entity_36efec2b27>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd".
Unit <coeff_gen_entity_36efec2b27> synthesized.


Synthesizing Unit <delay_b_entity_480abaa61d>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd".
Unit <delay_b_entity_480abaa61d> synthesized.


Synthesizing Unit <sync_delay_entity_350fc3568b>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd".
Unit <sync_delay_entity_350fc3568b> synthesized.


Synthesizing Unit <twiddle_pass_through_entity_63f368faa2>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd".
Unit <twiddle_pass_through_entity_63f368faa2> synthesized.


Synthesizing Unit <delay_b_entity_caa586227f>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd".
Unit <delay_b_entity_caa586227f> synthesized.


Synthesizing Unit <sync_delay_entity_f0dbf3f546>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd".
Unit <sync_delay_entity_f0dbf3f546> synthesized.


Synthesizing Unit <delay_b_entity_1c18062005>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd".
Unit <delay_b_entity_1c18062005> synthesized.


Synthesizing Unit <sync_delay_entity_18a8dad1bf>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd".
Unit <sync_delay_entity_18a8dad1bf> synthesized.


Synthesizing Unit <delay_b_entity_2c0ffecd3f>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd".
Unit <delay_b_entity_2c0ffecd3f> synthesized.


Synthesizing Unit <sync_delay_entity_538cd35793>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd".
Unit <sync_delay_entity_538cd35793> synthesized.


Synthesizing Unit <coeff_gen_entity_e9d8c088fa>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd".
Unit <coeff_gen_entity_e9d8c088fa> synthesized.


Synthesizing Unit <delay_b_entity_c5c8113636>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd".
Unit <delay_b_entity_c5c8113636> synthesized.


Synthesizing Unit <sync_delay_entity_8ff8cf1723>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd".
Unit <sync_delay_entity_8ff8cf1723> synthesized.


Synthesizing Unit <coeff_gen_entity_b389a0c542>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd".
Unit <coeff_gen_entity_b389a0c542> synthesized.


Synthesizing Unit <delay_b_entity_41e5e338ab>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd".
Unit <delay_b_entity_41e5e338ab> synthesized.


Synthesizing Unit <sync_delay_entity_d54408a058>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd".
Unit <sync_delay_entity_d54408a058> synthesized.


Synthesizing Unit <coeff_gen_entity_a0a7c9af6e>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd".
Unit <coeff_gen_entity_a0a7c9af6e> synthesized.


Synthesizing Unit <delay_b_entity_2eb241a2dc>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd".
Unit <delay_b_entity_2eb241a2dc> synthesized.


Synthesizing Unit <sync_delay_entity_1e7ab04d67>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd".
Unit <sync_delay_entity_1e7ab04d67> synthesized.


Synthesizing Unit <coeff_gen_entity_2727609715>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd".
Unit <coeff_gen_entity_2727609715> synthesized.


Synthesizing Unit <delay_b_entity_8f7d5701ce>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd".
Unit <delay_b_entity_8f7d5701ce> synthesized.


Synthesizing Unit <sync_delay_entity_fb0847d8bf>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd".
Unit <sync_delay_entity_fb0847d8bf> synthesized.


Synthesizing Unit <coeff_gen_entity_b4d8270762>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd".
Unit <coeff_gen_entity_b4d8270762> synthesized.


Synthesizing Unit <sync_delay_entity_f73482297e>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd".
Unit <sync_delay_entity_f73482297e> synthesized.


Synthesizing Unit <coeff_gen_entity_1db13b6ef2>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd".
Unit <coeff_gen_entity_1db13b6ef2> synthesized.


Synthesizing Unit <synth_reg_8>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <synth_reg_8> synthesized.


Synthesizing Unit <xldelay_1>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd".
Unit <xldelay_1> synthesized.


Synthesizing Unit <xldelay_2>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd".
Unit <xldelay_2> synthesized.


Synthesizing Unit <addsub_c7ad41276b>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd".
WARNING:Xst:646 - Signal <prev_mode_93_22> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cout_mem_92_22_back<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 19-bit adder for signal <internal_s_69_5_addsub>.
    Found 38-bit register for signal <op_mem_91_20>.
    Summary:
	inferred  38 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <addsub_c7ad41276b> synthesized.


Synthesizing Unit <addsub_3b890bd063>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd".
WARNING:Xst:646 - Signal <prev_mode_93_22> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cout_mem_92_22_back<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 19-bit subtractor for signal <internal_s_71_5_addsub>.
    Found 38-bit register for signal <op_mem_91_20>.
    Summary:
	inferred  38 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <addsub_3b890bd063> synthesized.


Synthesizing Unit <xlconvert>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd".
Unit <xlconvert> synthesized.


Synthesizing Unit <xldelay_3>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd".
Unit <xldelay_3> synthesized.


Synthesizing Unit <xldelay_4>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd".
Unit <xldelay_4> synthesized.


Synthesizing Unit <xldelay_5>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd".
Unit <xldelay_5> synthesized.


Synthesizing Unit <addsub_c01f39127c>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd".
WARNING:Xst:646 - Signal <prev_mode_93_22> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cout_mem_92_22_back<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 23-bit adder for signal <internal_s_69_5_addsub>.
    Found 46-bit register for signal <op_mem_91_20>.
    Summary:
	inferred  46 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <addsub_c01f39127c> synthesized.


Synthesizing Unit <addsub_00fea99594>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd".
WARNING:Xst:646 - Signal <prev_mode_93_22> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cout_mem_92_22_back<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 23-bit subtractor for signal <internal_s_71_5_addsub>.
    Found 46-bit register for signal <op_mem_91_20>.
    Summary:
	inferred  46 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <addsub_00fea99594> synthesized.


Synthesizing Unit <xldelay_6>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd".
Unit <xldelay_6> synthesized.


Synthesizing Unit <addsub_2969055f39>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd".
WARNING:Xst:646 - Signal <prev_mode_93_22> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <internal_s_69_5_addsub<25:22>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <internal_s_69_5_addsub<3:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cout_mem_92_22_back<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 26-bit adder for signal <internal_s_69_5_addsub>.
    Found 18-bit register for signal <op_mem_91_20<0>>.
    Summary:
	inferred  18 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <addsub_2969055f39> synthesized.


Synthesizing Unit <addsub_be8c56327e>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd".
WARNING:Xst:646 - Signal <prev_mode_93_22> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cout_mem_92_22_back<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 37-bit subtractor for signal <internal_s_71_5_addsub>.
    Found 74-bit register for signal <op_mem_91_20>.
    Summary:
	inferred  74 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <addsub_be8c56327e> synthesized.


Synthesizing Unit <addsub_eb2273ac28>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd".
WARNING:Xst:646 - Signal <prev_mode_93_22> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cout_mem_92_22_back<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 37-bit adder for signal <internal_s_69_5_addsub>.
    Found 74-bit register for signal <op_mem_91_20>.
    Summary:
	inferred  74 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <addsub_eb2273ac28> synthesized.


Synthesizing Unit <xldelay_8>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd".
Unit <xldelay_8> synthesized.


Synthesizing Unit <xldelay_9>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd".
Unit <xldelay_9> synthesized.


Synthesizing Unit <convert_pipeline_1>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd".
WARNING:Xst:646 - Signal <quantized_result_out<24:22>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 25-bit adder for signal <quantized_result_in>.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <convert_pipeline_1> synthesized.


Synthesizing Unit <addsub_27fae134d1>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd".
WARNING:Xst:646 - Signal <prev_mode_93_22> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <internal_s_69_5_addsub<21:20>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <internal_s_69_5_addsub<1:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cout_mem_92_22_back<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 22-bit adder for signal <internal_s_69_5_addsub>.
    Found 18-bit register for signal <op_mem_91_20<0>>.
    Summary:
	inferred  18 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <addsub_27fae134d1> synthesized.


Synthesizing Unit <convert_pipeline_2>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd".
    Found 1-bit xor2 for signal <result4$xor0000> created at line 5994.
    Found 1-bit xor2 for signal <result4$xor0001> created at line 5994.
    Found 1-bit xor2 for signal <result4$xor0002> created at line 5994.
Unit <convert_pipeline_2> synthesized.


Synthesizing Unit <xlsprom_dist_1>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd".
Unit <xlsprom_dist_1> synthesized.


Synthesizing Unit <xlsprom_dist_2>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd".
Unit <xlsprom_dist_2> synthesized.


Synthesizing Unit <xldelay_7>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd".
Unit <xldelay_7> synthesized.


Synthesizing Unit <hilbert_entity_3297d2219f>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd".
Unit <hilbert_entity_3297d2219f> synthesized.


Synthesizing Unit <reorder_even_entity_46cdc9fc47>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd".
Unit <reorder_even_entity_46cdc9fc47> synthesized.


Synthesizing Unit <reorder_odd_entity_702b0c4cee>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd".
Unit <reorder_odd_entity_702b0c4cee> synthesized.


Synthesizing Unit <delay_b_entity_eb383ccef8>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd".
Unit <delay_b_entity_eb383ccef8> synthesized.


Synthesizing Unit <convert_entity_58e9e8dce9>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd".
Unit <convert_entity_58e9e8dce9> synthesized.


Synthesizing Unit <xlconvert_pipeline_1>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd".
Unit <xlconvert_pipeline_1> synthesized.


Synthesizing Unit <delay_b_entity_997f5eab8a>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd".
Unit <delay_b_entity_997f5eab8a> synthesized.


Synthesizing Unit <convert_entity_cb90012123>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd".
Unit <convert_entity_cb90012123> synthesized.


Synthesizing Unit <xlconvert_pipeline_2>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd".
Unit <xlconvert_pipeline_2> synthesized.


Synthesizing Unit <coeff_gen_entity_12d397242a>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd".
Unit <coeff_gen_entity_12d397242a> synthesized.


Synthesizing Unit <delay_b_entity_f5e13c2a4d>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd".
Unit <delay_b_entity_f5e13c2a4d> synthesized.


Synthesizing Unit <bi_real_unscr_2x_entity_cf42a9c4ad>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd".
Unit <bi_real_unscr_2x_entity_cf42a9c4ad> synthesized.


Synthesizing Unit <convert_of0_entity_1384f2b443>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd".
Unit <convert_of0_entity_1384f2b443> synthesized.


Synthesizing Unit <twiddle_general_4mult_entity_51343022cf>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd".
Unit <twiddle_general_4mult_entity_51343022cf> synthesized.


Synthesizing Unit <twiddle_general_4mult_entity_5314b8011b>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd".
Unit <twiddle_general_4mult_entity_5314b8011b> synthesized.


Synthesizing Unit <convert_of0_entity_8520f090ce>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd".
Unit <convert_of0_entity_8520f090ce> synthesized.


Synthesizing Unit <twiddle_stage_2_entity_950cc35a79>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd".
Unit <twiddle_stage_2_entity_950cc35a79> synthesized.


Synthesizing Unit <twiddle_general_4mult_entity_7d233d93d8>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd".
Unit <twiddle_general_4mult_entity_7d233d93d8> synthesized.


Synthesizing Unit <convert_of0_entity_b12ba84ad3>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd".
Unit <convert_of0_entity_b12ba84ad3> synthesized.


Synthesizing Unit <twiddle_general_4mult_entity_57ed09d25a>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd".
Unit <twiddle_general_4mult_entity_57ed09d25a> synthesized.


Synthesizing Unit <twiddle_general_4mult_entity_b60354a90e>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd".
Unit <twiddle_general_4mult_entity_b60354a90e> synthesized.


Synthesizing Unit <twiddle_general_4mult_entity_bbcb5a43d0>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd".
Unit <twiddle_general_4mult_entity_bbcb5a43d0> synthesized.


Synthesizing Unit <twiddle_general_4mult_entity_c73fb03ecd>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd".
Unit <twiddle_general_4mult_entity_c73fb03ecd> synthesized.


Synthesizing Unit <twiddle_general_4mult_entity_22ac7211f0>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd".
Unit <twiddle_general_4mult_entity_22ac7211f0> synthesized.


Synthesizing Unit <twiddle_general_4mult_entity_b20a5f234c>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd".
Unit <twiddle_general_4mult_entity_b20a5f234c> synthesized.


Synthesizing Unit <butterfly_direct_entity_3dda9f7958>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd".
Unit <butterfly_direct_entity_3dda9f7958> synthesized.


Synthesizing Unit <butterfly_direct_entity_589b1ae42b>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd".
Unit <butterfly_direct_entity_589b1ae42b> synthesized.


Synthesizing Unit <butterfly_direct_entity_7c1bf05bb7>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd".
Unit <butterfly_direct_entity_7c1bf05bb7> synthesized.


Synthesizing Unit <butterfly_direct_entity_cdabae6b59>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd".
Unit <butterfly_direct_entity_cdabae6b59> synthesized.


Synthesizing Unit <butterfly_direct_entity_7728dda2c8>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd".
Unit <butterfly_direct_entity_7728dda2c8> synthesized.


Synthesizing Unit <butterfly_direct_entity_db55f3a9ea>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd".
Unit <butterfly_direct_entity_db55f3a9ea> synthesized.


Synthesizing Unit <butterfly_direct_entity_fd702b3dc4>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd".
Unit <butterfly_direct_entity_fd702b3dc4> synthesized.


Synthesizing Unit <butterfly_direct_entity_6d0f3e0aba>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd".
Unit <butterfly_direct_entity_6d0f3e0aba> synthesized.


Synthesizing Unit <butterfly_direct_entity_1478a1d18a>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd".
Unit <butterfly_direct_entity_1478a1d18a> synthesized.


Synthesizing Unit <butterfly_direct_entity_e7c2f36804>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd".
Unit <butterfly_direct_entity_e7c2f36804> synthesized.


Synthesizing Unit <butterfly_direct_entity_42e2cc91bd>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd".
Unit <butterfly_direct_entity_42e2cc91bd> synthesized.


Synthesizing Unit <fft_stage_10_entity_608db23e86>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd".
Unit <fft_stage_10_entity_608db23e86> synthesized.


Synthesizing Unit <fft_stage_11_entity_26ba983bc7>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd".
Unit <fft_stage_11_entity_26ba983bc7> synthesized.


Synthesizing Unit <fft_stage_1_entity_d61c5478a5>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd".
Unit <fft_stage_1_entity_d61c5478a5> synthesized.


Synthesizing Unit <fft_stage_2_entity_c642f0c1ce>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd".
Unit <fft_stage_2_entity_c642f0c1ce> synthesized.


Synthesizing Unit <fft_stage_3_entity_273a1cd05b>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd".
Unit <fft_stage_3_entity_273a1cd05b> synthesized.


Synthesizing Unit <fft_stage_4_entity_171e508cf3>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd".
Unit <fft_stage_4_entity_171e508cf3> synthesized.


Synthesizing Unit <fft_stage_5_entity_47f5cf444b>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd".
Unit <fft_stage_5_entity_47f5cf444b> synthesized.


Synthesizing Unit <fft_stage_6_entity_3379c864c6>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd".
Unit <fft_stage_6_entity_3379c864c6> synthesized.


Synthesizing Unit <fft_stage_7_entity_5a026dd4c1>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd".
Unit <fft_stage_7_entity_5a026dd4c1> synthesized.


Synthesizing Unit <fft_stage_8_entity_2810ce8864>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd".
Unit <fft_stage_8_entity_2810ce8864> synthesized.


Synthesizing Unit <fft_stage_9_entity_30f5b66e54>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd".
Unit <fft_stage_9_entity_30f5b66e54> synthesized.


Synthesizing Unit <biplex_core_entity_28c4ebd84d>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd".
Unit <biplex_core_entity_28c4ebd84d> synthesized.


Synthesizing Unit <fft_biplex_real_2x_entity_a05e7a283b>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd".
Unit <fft_biplex_real_2x_entity_a05e7a283b> synthesized.


Synthesizing Unit <fft_1024ch_core>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/fft_1024ch_core/synth_model/fft_1024ch_core.vhd".
Unit <fft_1024ch_core> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 36
 18x18-bit multiplier                                  : 36
# Adders/Subtractors                                   : 133
 19-bit adder                                          : 7
 19-bit subtractor                                     : 6
 20-bit adder                                          : 4
 22-bit adder                                          : 8
 23-bit adder                                          : 18
 23-bit subtractor                                     : 18
 25-bit adder                                          : 18
 26-bit adder                                          : 36
 37-bit adder                                          : 9
 37-bit subtractor                                     : 9
# Counters                                             : 1
 10-bit up counter                                     : 1
# Registers                                            : 576
 1-bit register                                        : 165
 10-bit register                                       : 2
 18-bit register                                       : 76
 19-bit register                                       : 25
 20-bit register                                       : 16
 23-bit register                                       : 72
 24-bit register                                       : 72
 36-bit register                                       : 112
 37-bit register                                       : 36
# Toggle Registers                                     : 1
 T flip-flop                                           : 1
# Comparators                                          : 41
 10-bit comparator equal                               : 4
 10-bit comparator not equal                           : 1
 11-bit comparator equal                               : 2
 11-bit comparator not equal                           : 2
 2-bit comparator equal                                : 2
 2-bit comparator not equal                            : 2
 3-bit comparator equal                                : 3
 3-bit comparator not equal                            : 1
 4-bit comparator equal                                : 3
 4-bit comparator not equal                            : 1
 5-bit comparator equal                                : 3
 5-bit comparator not equal                            : 1
 6-bit comparator equal                                : 3
 6-bit comparator not equal                            : 1
 7-bit comparator equal                                : 3
 7-bit comparator not equal                            : 1
 8-bit comparator equal                                : 3
 8-bit comparator not equal                            : 1
 9-bit comparator equal                                : 3
 9-bit comparator not equal                            : 1
# Xors                                                 : 3
 1-bit xor2                                            : 3

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <cntr_11_0_acf8df2a66449f86.ngc>.
Reading core <bmg_33_64caaaf33657fbc8.ngc>.
Reading core <cntr_11_0_ae406e50e98e0e45.ngc>.
Reading core <bmg_33_c9356bca87716aa3.ngc>.
Reading core <cntr_11_0_4096c59227d752a2.ngc>.
Reading core <bmg_33_872c9d4cc9c41649.ngc>.
Reading core <cntr_11_0_fb8caae5ebc5d253.ngc>.
Reading core <bmg_33_293c2a5436112186.ngc>.
Reading core <bmg_33_362cc0a7dbb242d8.ngc>.
Reading core <cntr_11_0_9b3867ea8e1e20fc.ngc>.
Reading core <bmg_33_fa92018bda6c6fc3.ngc>.
Reading core <bmg_33_c613268bf4c74fe6.ngc>.
Reading core <bmg_33_f64e12192046d142.ngc>.
Reading core <cntr_11_0_717486a23436c11d.ngc>.
Reading core <bmg_33_ecb3139f941cb62b.ngc>.
Reading core <cntr_11_0_2373afd2271385cb.ngc>.
Reading core <cntr_11_0_8b305ccf84a90afe.ngc>.
Reading core <bmg_33_975b23006c9a4cfc.ngc>.
Reading core <cntr_11_0_8869969bd2303665.ngc>.
Reading core <bmg_33_cd39c143a25729dd.ngc>.
Reading core <bmg_33_74de024f0c1ac463.ngc>.
Reading core <cntr_11_0_2c42bf3f38e8cf3d.ngc>.
Reading core <bmg_33_7af907baa421acc1.ngc>.
Reading core <cntr_11_0_9a636cbfb020a9d6.ngc>.
Reading core <bmg_33_b972f6608ff04778.ngc>.
Reading core <bmg_33_663a71b1b4ae4b64.ngc>.
Reading core <cntr_11_0_f0184178d34429e1.ngc>.
Reading core <bmg_33_323c47498d5636a9.ngc>.
Reading core <cntr_11_0_e465b512e9edc7d5.ngc>.
Reading core <bmg_33_973a453bd51a1032.ngc>.
Reading core <bmg_33_0bf307740f4c2249.ngc>.
Reading core <cntr_11_0_78ff46b917fcba28.ngc>.
Reading core <bmg_33_ba2cbf4ee1b86c81.ngc>.
Reading core <cntr_11_0_25889389a19635b3.ngc>.
Reading core <bmg_33_017aed32e197c46e.ngc>.
Reading core <bmg_33_cde5f3f9996c5a95.ngc>.
Reading core <cntr_11_0_34d24d689ba4471f.ngc>.
Reading core <bmg_33_e414e83e3003ff05.ngc>.
Reading core <cntr_11_0_50b12e24f99f1fa1.ngc>.
Reading core <bmg_33_9b710071af525a53.ngc>.
Reading core <bmg_33_de81730d86f2dd7a.ngc>.
Reading core <cntr_11_0_4766397a2cb82e6c.ngc>.
Reading core <bmg_33_86cad15aba8b45bc.ngc>.
Reading core <cntr_11_0_8ce1eef9b3b41e0a.ngc>.
Reading core <bmg_33_b5a854daeb8f7460.ngc>.
Reading core <bmg_33_6b05b5fcaf93ca60.ngc>.
Reading core <cntr_11_0_ff97ccbfc301b4b4.ngc>.
Reading core <dmg_43_53f87b14ea26f2c9.ngc>.
Reading core <dmg_43_2ed32a2fd073c158.ngc>.
Loading core <cntr_11_0_acf8df2a66449f86> for timing and area information for instance <comp1.core_instance1>.
Loading core <bmg_33_64caaaf33657fbc8> for timing and area information for instance <comp0.core_instance0>.
Loading core <cntr_11_0_ae406e50e98e0e45> for timing and area information for instance <comp0.core_instance0>.
Loading core <bmg_33_c9356bca87716aa3> for timing and area information for instance <comp0.core_instance0>.
Loading core <cntr_11_0_4096c59227d752a2> for timing and area information for instance <comp0.core_instance0>.
Loading core <bmg_33_872c9d4cc9c41649> for timing and area information for instance <comp1.core_instance1>.
Loading core <cntr_11_0_fb8caae5ebc5d253> for timing and area information for instance <comp4.core_instance4>.
Loading core <bmg_33_293c2a5436112186> for timing and area information for instance <comp2.core_instance2>.
Loading core <bmg_33_362cc0a7dbb242d8> for timing and area information for instance <comp3.core_instance3>.
Loading core <cntr_11_0_9b3867ea8e1e20fc> for timing and area information for instance <comp3.core_instance3>.
Loading core <bmg_33_fa92018bda6c6fc3> for timing and area information for instance <comp4.core_instance4>.
Loading core <bmg_33_c613268bf4c74fe6> for timing and area information for instance <comp5.core_instance5>.
Loading core <cntr_11_0_ae406e50e98e0e45> for timing and area information for instance <comp2.core_instance2>.
Loading core <cntr_11_0_acf8df2a66449f86> for timing and area information for instance <comp1.core_instance1>.
Loading core <bmg_33_f64e12192046d142> for timing and area information for instance <comp1.core_instance1>.
Loading core <cntr_11_0_717486a23436c11d> for timing and area information for instance <comp2.core_instance2>.
Loading core <bmg_33_ecb3139f941cb62b> for timing and area information for instance <comp2.core_instance2>.
Loading core <cntr_11_0_2373afd2271385cb> for timing and area information for instance <comp5.core_instance5>.
Loading core <cntr_11_0_717486a23436c11d> for timing and area information for instance <comp7.core_instance7>.
Loading core <cntr_11_0_8b305ccf84a90afe> for timing and area information for instance <comp3.core_instance3>.
Loading core <bmg_33_975b23006c9a4cfc> for timing and area information for instance <comp3.core_instance3>.
Loading core <cntr_11_0_8869969bd2303665> for timing and area information for instance <comp6.core_instance6>.
Loading core <cntr_11_0_8b305ccf84a90afe> for timing and area information for instance <comp9.core_instance9>.
Loading core <bmg_33_cd39c143a25729dd> for timing and area information for instance <comp6.core_instance6>.
Loading core <bmg_33_74de024f0c1ac463> for timing and area information for instance <comp7.core_instance7>.
Loading core <cntr_11_0_2c42bf3f38e8cf3d> for timing and area information for instance <comp4.core_instance4>.
Loading core <bmg_33_7af907baa421acc1> for timing and area information for instance <comp4.core_instance4>.
Loading core <cntr_11_0_9a636cbfb020a9d6> for timing and area information for instance <comp8.core_instance8>.
Loading core <cntr_11_0_2c42bf3f38e8cf3d> for timing and area information for instance <comp11.core_instance11>.
Loading core <bmg_33_b972f6608ff04778> for timing and area information for instance <comp8.core_instance8>.
Loading core <bmg_33_663a71b1b4ae4b64> for timing and area information for instance <comp9.core_instance9>.
Loading core <cntr_11_0_f0184178d34429e1> for timing and area information for instance <comp5.core_instance5>.
Loading core <bmg_33_323c47498d5636a9> for timing and area information for instance <comp5.core_instance5>.
Loading core <cntr_11_0_e465b512e9edc7d5> for timing and area information for instance <comp10.core_instance10>.
Loading core <cntr_11_0_f0184178d34429e1> for timing and area information for instance <comp13.core_instance13>.
Loading core <bmg_33_973a453bd51a1032> for timing and area information for instance <comp10.core_instance10>.
Loading core <bmg_33_0bf307740f4c2249> for timing and area information for instance <comp11.core_instance11>.
Loading core <cntr_11_0_78ff46b917fcba28> for timing and area information for instance <comp6.core_instance6>.
Loading core <bmg_33_ba2cbf4ee1b86c81> for timing and area information for instance <comp6.core_instance6>.
Loading core <cntr_11_0_25889389a19635b3> for timing and area information for instance <comp12.core_instance12>.
Loading core <cntr_11_0_78ff46b917fcba28> for timing and area information for instance <comp15.core_instance15>.
Loading core <bmg_33_017aed32e197c46e> for timing and area information for instance <comp12.core_instance12>.
Loading core <bmg_33_cde5f3f9996c5a95> for timing and area information for instance <comp13.core_instance13>.
Loading core <cntr_11_0_34d24d689ba4471f> for timing and area information for instance <comp7.core_instance7>.
Loading core <bmg_33_e414e83e3003ff05> for timing and area information for instance <comp7.core_instance7>.
Loading core <cntr_11_0_50b12e24f99f1fa1> for timing and area information for instance <comp14.core_instance14>.
Loading core <cntr_11_0_34d24d689ba4471f> for timing and area information for instance <comp17.core_instance17>.
Loading core <bmg_33_9b710071af525a53> for timing and area information for instance <comp14.core_instance14>.
Loading core <bmg_33_de81730d86f2dd7a> for timing and area information for instance <comp15.core_instance15>.
Loading core <cntr_11_0_4766397a2cb82e6c> for timing and area information for instance <comp8.core_instance8>.
Loading core <bmg_33_86cad15aba8b45bc> for timing and area information for instance <comp8.core_instance8>.
Loading core <cntr_11_0_8ce1eef9b3b41e0a> for timing and area information for instance <comp16.core_instance16>.
Loading core <cntr_11_0_4766397a2cb82e6c> for timing and area information for instance <comp19.core_instance19>.
Loading core <bmg_33_b5a854daeb8f7460> for timing and area information for instance <comp16.core_instance16>.
Loading core <bmg_33_6b05b5fcaf93ca60> for timing and area information for instance <comp17.core_instance17>.
Loading core <cntr_11_0_ff97ccbfc301b4b4> for timing and area information for instance <comp18.core_instance18>.
Loading core <dmg_43_53f87b14ea26f2c9> for timing and area information for instance <comp0.core_instance0>.
Loading core <dmg_43_2ed32a2fd073c158> for timing and area information for instance <comp1.core_instance1>.

Synthesizing (advanced) Unit <twiddle_general_4mult_entity_22ac7211f0>.
	Multiplier <mult/Mmult_mult_46_56> in block <twiddle_general_4mult_entity_22ac7211f0> and adder/subtractor <addsub/Msub_internal_s_71_5_addsub> in block <twiddle_general_4mult_entity_22ac7211f0> are combined into a MAC<mult/Maddsub_mult_46_56>.
	The following registers are also absorbed by the MAC: <delay1/op_mem_20_24_1> in block <twiddle_general_4mult_entity_22ac7211f0>, <mult/op_mem_65_20_1> in block <twiddle_general_4mult_entity_22ac7211f0>, <addsub/op_mem_91_20_0> in block <twiddle_general_4mult_entity_22ac7211f0>.
	Multiplier <mult3/Mmult_mult_46_56> in block <twiddle_general_4mult_entity_22ac7211f0> and adder/subtractor <addsub1/Madd_internal_s_69_5_addsub> in block <twiddle_general_4mult_entity_22ac7211f0> are combined into a MAC<mult3/Maddsub_mult_46_56>.
	The following registers are also absorbed by the MAC: <delay1/op_mem_20_24_1> in block <twiddle_general_4mult_entity_22ac7211f0>, <mult3/op_mem_65_20_1> in block <twiddle_general_4mult_entity_22ac7211f0>, <addsub1/op_mem_91_20_0> in block <twiddle_general_4mult_entity_22ac7211f0>.
	Found pipelined multiplier on signal <mult2/mult_46_56>:
		- 2 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.

		- 2 pipeline level(s) found in a register on signal <delay1_q_net_x0>.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <mult1/mult_46_56>:
		- 2 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.

		- 2 pipeline level(s) found in a register on signal <delay1_q_net_x0>.
		Pushing register(s) into the multiplier macro.
Unit <twiddle_general_4mult_entity_22ac7211f0> synthesized (advanced).

Synthesizing (advanced) Unit <twiddle_general_4mult_entity_51343022cf>.
	Multiplier <mult/Mmult_mult_46_56> in block <twiddle_general_4mult_entity_51343022cf> and adder/subtractor <addsub/Msub_internal_s_71_5_addsub> in block <twiddle_general_4mult_entity_51343022cf> are combined into a MAC<mult/Maddsub_mult_46_56>.
	The following registers are also absorbed by the MAC: <delay1/op_mem_20_24_1> in block <twiddle_general_4mult_entity_51343022cf>, <mult/op_mem_65_20_1> in block <twiddle_general_4mult_entity_51343022cf>, <addsub/op_mem_91_20_0> in block <twiddle_general_4mult_entity_51343022cf>.
	Multiplier <mult3/Mmult_mult_46_56> in block <twiddle_general_4mult_entity_51343022cf> and adder/subtractor <addsub1/Madd_internal_s_69_5_addsub> in block <twiddle_general_4mult_entity_51343022cf> are combined into a MAC<mult3/Maddsub_mult_46_56>.
	The following registers are also absorbed by the MAC: <delay1/op_mem_20_24_1> in block <twiddle_general_4mult_entity_51343022cf>, <mult3/op_mem_65_20_1> in block <twiddle_general_4mult_entity_51343022cf>, <addsub1/op_mem_91_20_0> in block <twiddle_general_4mult_entity_51343022cf>.
	Found pipelined multiplier on signal <mult2/mult_46_56>:
		- 2 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.

		- 2 pipeline level(s) found in a register on signal <delay1_q_net_x0>.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <mult1/mult_46_56>:
		- 2 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.

		- 2 pipeline level(s) found in a register on signal <delay1_q_net_x0>.
		Pushing register(s) into the multiplier macro.
Unit <twiddle_general_4mult_entity_51343022cf> synthesized (advanced).

Synthesizing (advanced) Unit <twiddle_general_4mult_entity_5314b8011b>.
	Multiplier <mult/Mmult_mult_46_56> in block <twiddle_general_4mult_entity_5314b8011b> and adder/subtractor <addsub/Msub_internal_s_71_5_addsub> in block <twiddle_general_4mult_entity_5314b8011b> are combined into a MAC<mult/Maddsub_mult_46_56>.
	The following registers are also absorbed by the MAC: <delay1/op_mem_20_24_1> in block <twiddle_general_4mult_entity_5314b8011b>, <mult/op_mem_65_20_1> in block <twiddle_general_4mult_entity_5314b8011b>, <addsub/op_mem_91_20_0> in block <twiddle_general_4mult_entity_5314b8011b>.
	Multiplier <mult3/Mmult_mult_46_56> in block <twiddle_general_4mult_entity_5314b8011b> and adder/subtractor <addsub1/Madd_internal_s_69_5_addsub> in block <twiddle_general_4mult_entity_5314b8011b> are combined into a MAC<mult3/Maddsub_mult_46_56>.
	The following registers are also absorbed by the MAC: <delay1/op_mem_20_24_1> in block <twiddle_general_4mult_entity_5314b8011b>, <mult3/op_mem_65_20_1> in block <twiddle_general_4mult_entity_5314b8011b>, <addsub1/op_mem_91_20_0> in block <twiddle_general_4mult_entity_5314b8011b>.
	Found pipelined multiplier on signal <mult2/mult_46_56>:
		- 2 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.

		- 2 pipeline level(s) found in a register on signal <delay1_q_net_x0>.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <mult1/mult_46_56>:
		- 2 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.

		- 2 pipeline level(s) found in a register on signal <delay1_q_net_x0>.
		Pushing register(s) into the multiplier macro.
Unit <twiddle_general_4mult_entity_5314b8011b> synthesized (advanced).

Synthesizing (advanced) Unit <twiddle_general_4mult_entity_57ed09d25a>.
	Multiplier <mult/Mmult_mult_46_56> in block <twiddle_general_4mult_entity_57ed09d25a> and adder/subtractor <addsub/Msub_internal_s_71_5_addsub> in block <twiddle_general_4mult_entity_57ed09d25a> are combined into a MAC<mult/Maddsub_mult_46_56>.
	The following registers are also absorbed by the MAC: <delay1/op_mem_20_24_1> in block <twiddle_general_4mult_entity_57ed09d25a>, <mult/op_mem_65_20_1> in block <twiddle_general_4mult_entity_57ed09d25a>, <addsub/op_mem_91_20_0> in block <twiddle_general_4mult_entity_57ed09d25a>.
	Multiplier <mult3/Mmult_mult_46_56> in block <twiddle_general_4mult_entity_57ed09d25a> and adder/subtractor <addsub1/Madd_internal_s_69_5_addsub> in block <twiddle_general_4mult_entity_57ed09d25a> are combined into a MAC<mult3/Maddsub_mult_46_56>.
	The following registers are also absorbed by the MAC: <delay1/op_mem_20_24_1> in block <twiddle_general_4mult_entity_57ed09d25a>, <mult3/op_mem_65_20_1> in block <twiddle_general_4mult_entity_57ed09d25a>, <addsub1/op_mem_91_20_0> in block <twiddle_general_4mult_entity_57ed09d25a>.
	Found pipelined multiplier on signal <mult2/mult_46_56>:
		- 2 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.

		- 2 pipeline level(s) found in a register on signal <delay1_q_net_x0>.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <mult1/mult_46_56>:
		- 2 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.

		- 2 pipeline level(s) found in a register on signal <delay1_q_net_x0>.
		Pushing register(s) into the multiplier macro.
Unit <twiddle_general_4mult_entity_57ed09d25a> synthesized (advanced).

Synthesizing (advanced) Unit <twiddle_general_4mult_entity_7d233d93d8>.
	Multiplier <mult/Mmult_mult_46_56> in block <twiddle_general_4mult_entity_7d233d93d8> and adder/subtractor <addsub/Msub_internal_s_71_5_addsub> in block <twiddle_general_4mult_entity_7d233d93d8> are combined into a MAC<mult/Maddsub_mult_46_56>.
	The following registers are also absorbed by the MAC: <delay1/op_mem_20_24_1> in block <twiddle_general_4mult_entity_7d233d93d8>, <mult/op_mem_65_20_1> in block <twiddle_general_4mult_entity_7d233d93d8>, <addsub/op_mem_91_20_0> in block <twiddle_general_4mult_entity_7d233d93d8>.
	Multiplier <mult3/Mmult_mult_46_56> in block <twiddle_general_4mult_entity_7d233d93d8> and adder/subtractor <addsub1/Madd_internal_s_69_5_addsub> in block <twiddle_general_4mult_entity_7d233d93d8> are combined into a MAC<mult3/Maddsub_mult_46_56>.
	The following registers are also absorbed by the MAC: <delay1/op_mem_20_24_1> in block <twiddle_general_4mult_entity_7d233d93d8>, <mult3/op_mem_65_20_1> in block <twiddle_general_4mult_entity_7d233d93d8>, <addsub1/op_mem_91_20_0> in block <twiddle_general_4mult_entity_7d233d93d8>.
	Found pipelined multiplier on signal <mult2/mult_46_56>:
		- 2 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.

		- 2 pipeline level(s) found in a register on signal <delay1_q_net_x0>.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <mult1/mult_46_56>:
		- 2 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.

		- 2 pipeline level(s) found in a register on signal <delay1_q_net_x0>.
		Pushing register(s) into the multiplier macro.
Unit <twiddle_general_4mult_entity_7d233d93d8> synthesized (advanced).

Synthesizing (advanced) Unit <twiddle_general_4mult_entity_b20a5f234c>.
	Multiplier <mult/Mmult_mult_46_56> in block <twiddle_general_4mult_entity_b20a5f234c> and adder/subtractor <addsub/Msub_internal_s_71_5_addsub> in block <twiddle_general_4mult_entity_b20a5f234c> are combined into a MAC<mult/Maddsub_mult_46_56>.
	The following registers are also absorbed by the MAC: <delay1/op_mem_20_24_1> in block <twiddle_general_4mult_entity_b20a5f234c>, <mult/op_mem_65_20_1> in block <twiddle_general_4mult_entity_b20a5f234c>, <addsub/op_mem_91_20_0> in block <twiddle_general_4mult_entity_b20a5f234c>.
	Multiplier <mult3/Mmult_mult_46_56> in block <twiddle_general_4mult_entity_b20a5f234c> and adder/subtractor <addsub1/Madd_internal_s_69_5_addsub> in block <twiddle_general_4mult_entity_b20a5f234c> are combined into a MAC<mult3/Maddsub_mult_46_56>.
	The following registers are also absorbed by the MAC: <delay1/op_mem_20_24_1> in block <twiddle_general_4mult_entity_b20a5f234c>, <mult3/op_mem_65_20_1> in block <twiddle_general_4mult_entity_b20a5f234c>, <addsub1/op_mem_91_20_0> in block <twiddle_general_4mult_entity_b20a5f234c>.
	Found pipelined multiplier on signal <mult2/mult_46_56>:
		- 2 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.

		- 2 pipeline level(s) found in a register on signal <delay1_q_net_x0>.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <mult1/mult_46_56>:
		- 2 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.

		- 2 pipeline level(s) found in a register on signal <delay1_q_net_x0>.
		Pushing register(s) into the multiplier macro.
Unit <twiddle_general_4mult_entity_b20a5f234c> synthesized (advanced).

Synthesizing (advanced) Unit <twiddle_general_4mult_entity_b60354a90e>.
	Multiplier <mult/Mmult_mult_46_56> in block <twiddle_general_4mult_entity_b60354a90e> and adder/subtractor <addsub/Msub_internal_s_71_5_addsub> in block <twiddle_general_4mult_entity_b60354a90e> are combined into a MAC<mult/Maddsub_mult_46_56>.
	The following registers are also absorbed by the MAC: <delay1/op_mem_20_24_1> in block <twiddle_general_4mult_entity_b60354a90e>, <mult/op_mem_65_20_1> in block <twiddle_general_4mult_entity_b60354a90e>, <addsub/op_mem_91_20_0> in block <twiddle_general_4mult_entity_b60354a90e>.
	Multiplier <mult3/Mmult_mult_46_56> in block <twiddle_general_4mult_entity_b60354a90e> and adder/subtractor <addsub1/Madd_internal_s_69_5_addsub> in block <twiddle_general_4mult_entity_b60354a90e> are combined into a MAC<mult3/Maddsub_mult_46_56>.
	The following registers are also absorbed by the MAC: <delay1/op_mem_20_24_1> in block <twiddle_general_4mult_entity_b60354a90e>, <mult3/op_mem_65_20_1> in block <twiddle_general_4mult_entity_b60354a90e>, <addsub1/op_mem_91_20_0> in block <twiddle_general_4mult_entity_b60354a90e>.
	Found pipelined multiplier on signal <mult2/mult_46_56>:
		- 2 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.

		- 2 pipeline level(s) found in a register on signal <delay1_q_net_x0>.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <mult1/mult_46_56>:
		- 2 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.

		- 2 pipeline level(s) found in a register on signal <delay1_q_net_x0>.
		Pushing register(s) into the multiplier macro.
Unit <twiddle_general_4mult_entity_b60354a90e> synthesized (advanced).

Synthesizing (advanced) Unit <twiddle_general_4mult_entity_bbcb5a43d0>.
	Multiplier <mult/Mmult_mult_46_56> in block <twiddle_general_4mult_entity_bbcb5a43d0> and adder/subtractor <addsub/Msub_internal_s_71_5_addsub> in block <twiddle_general_4mult_entity_bbcb5a43d0> are combined into a MAC<mult/Maddsub_mult_46_56>.
	The following registers are also absorbed by the MAC: <delay1/op_mem_20_24_1> in block <twiddle_general_4mult_entity_bbcb5a43d0>, <mult/op_mem_65_20_1> in block <twiddle_general_4mult_entity_bbcb5a43d0>, <addsub/op_mem_91_20_0> in block <twiddle_general_4mult_entity_bbcb5a43d0>.
	Multiplier <mult3/Mmult_mult_46_56> in block <twiddle_general_4mult_entity_bbcb5a43d0> and adder/subtractor <addsub1/Madd_internal_s_69_5_addsub> in block <twiddle_general_4mult_entity_bbcb5a43d0> are combined into a MAC<mult3/Maddsub_mult_46_56>.
	The following registers are also absorbed by the MAC: <delay1/op_mem_20_24_1> in block <twiddle_general_4mult_entity_bbcb5a43d0>, <mult3/op_mem_65_20_1> in block <twiddle_general_4mult_entity_bbcb5a43d0>, <addsub1/op_mem_91_20_0> in block <twiddle_general_4mult_entity_bbcb5a43d0>.
	Found pipelined multiplier on signal <mult2/mult_46_56>:
		- 2 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.

		- 2 pipeline level(s) found in a register on signal <delay1_q_net_x0>.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <mult1/mult_46_56>:
		- 2 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.

		- 2 pipeline level(s) found in a register on signal <delay1_q_net_x0>.
		Pushing register(s) into the multiplier macro.
Unit <twiddle_general_4mult_entity_bbcb5a43d0> synthesized (advanced).

Synthesizing (advanced) Unit <twiddle_general_4mult_entity_c73fb03ecd>.
	Multiplier <mult/Mmult_mult_46_56> in block <twiddle_general_4mult_entity_c73fb03ecd> and adder/subtractor <addsub/Msub_internal_s_71_5_addsub> in block <twiddle_general_4mult_entity_c73fb03ecd> are combined into a MAC<mult/Maddsub_mult_46_56>.
	The following registers are also absorbed by the MAC: <delay1/op_mem_20_24_1> in block <twiddle_general_4mult_entity_c73fb03ecd>, <mult/op_mem_65_20_1> in block <twiddle_general_4mult_entity_c73fb03ecd>, <addsub/op_mem_91_20_0> in block <twiddle_general_4mult_entity_c73fb03ecd>.
	Multiplier <mult3/Mmult_mult_46_56> in block <twiddle_general_4mult_entity_c73fb03ecd> and adder/subtractor <addsub1/Madd_internal_s_69_5_addsub> in block <twiddle_general_4mult_entity_c73fb03ecd> are combined into a MAC<mult3/Maddsub_mult_46_56>.
	The following registers are also absorbed by the MAC: <delay1/op_mem_20_24_1> in block <twiddle_general_4mult_entity_c73fb03ecd>, <mult3/op_mem_65_20_1> in block <twiddle_general_4mult_entity_c73fb03ecd>, <addsub1/op_mem_91_20_0> in block <twiddle_general_4mult_entity_c73fb03ecd>.
	Found pipelined multiplier on signal <mult2/mult_46_56>:
		- 2 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.

		- 2 pipeline level(s) found in a register on signal <delay1_q_net_x0>.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <mult1/mult_46_56>:
		- 2 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.

		- 2 pipeline level(s) found in a register on signal <delay1_q_net_x0>.
		Pushing register(s) into the multiplier macro.
Unit <twiddle_general_4mult_entity_c73fb03ecd> synthesized (advanced).
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_0_0> of sequential type is unconnected in block <twiddle_general_4mult_entity_51343022cf>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_0_1> of sequential type is unconnected in block <twiddle_general_4mult_entity_51343022cf>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_0_2> of sequential type is unconnected in block <twiddle_general_4mult_entity_51343022cf>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_0_3> of sequential type is unconnected in block <twiddle_general_4mult_entity_51343022cf>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_0_4> of sequential type is unconnected in block <twiddle_general_4mult_entity_51343022cf>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_0_5> of sequential type is unconnected in block <twiddle_general_4mult_entity_51343022cf>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_0_6> of sequential type is unconnected in block <twiddle_general_4mult_entity_51343022cf>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_0_7> of sequential type is unconnected in block <twiddle_general_4mult_entity_51343022cf>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_0_8> of sequential type is unconnected in block <twiddle_general_4mult_entity_51343022cf>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_0_9> of sequential type is unconnected in block <twiddle_general_4mult_entity_51343022cf>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_0_10> of sequential type is unconnected in block <twiddle_general_4mult_entity_51343022cf>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_0_11> of sequential type is unconnected in block <twiddle_general_4mult_entity_51343022cf>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_0_12> of sequential type is unconnected in block <twiddle_general_4mult_entity_51343022cf>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_0_13> of sequential type is unconnected in block <twiddle_general_4mult_entity_51343022cf>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_0_14> of sequential type is unconnected in block <twiddle_general_4mult_entity_51343022cf>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_0_15> of sequential type is unconnected in block <twiddle_general_4mult_entity_51343022cf>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_0_16> of sequential type is unconnected in block <twiddle_general_4mult_entity_51343022cf>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_0_17> of sequential type is unconnected in block <twiddle_general_4mult_entity_51343022cf>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_0_0> of sequential type is unconnected in block <twiddle_general_4mult_entity_5314b8011b>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_0_1> of sequential type is unconnected in block <twiddle_general_4mult_entity_5314b8011b>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_0_2> of sequential type is unconnected in block <twiddle_general_4mult_entity_5314b8011b>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_0_3> of sequential type is unconnected in block <twiddle_general_4mult_entity_5314b8011b>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_0_4> of sequential type is unconnected in block <twiddle_general_4mult_entity_5314b8011b>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_0_5> of sequential type is unconnected in block <twiddle_general_4mult_entity_5314b8011b>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_0_6> of sequential type is unconnected in block <twiddle_general_4mult_entity_5314b8011b>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_0_7> of sequential type is unconnected in block <twiddle_general_4mult_entity_5314b8011b>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_0_8> of sequential type is unconnected in block <twiddle_general_4mult_entity_5314b8011b>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_0_9> of sequential type is unconnected in block <twiddle_general_4mult_entity_5314b8011b>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_0_10> of sequential type is unconnected in block <twiddle_general_4mult_entity_5314b8011b>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_0_11> of sequential type is unconnected in block <twiddle_general_4mult_entity_5314b8011b>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_0_12> of sequential type is unconnected in block <twiddle_general_4mult_entity_5314b8011b>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_0_13> of sequential type is unconnected in block <twiddle_general_4mult_entity_5314b8011b>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_0_14> of sequential type is unconnected in block <twiddle_general_4mult_entity_5314b8011b>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_0_15> of sequential type is unconnected in block <twiddle_general_4mult_entity_5314b8011b>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_0_16> of sequential type is unconnected in block <twiddle_general_4mult_entity_5314b8011b>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_0_17> of sequential type is unconnected in block <twiddle_general_4mult_entity_5314b8011b>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_0_0> of sequential type is unconnected in block <twiddle_general_4mult_entity_7d233d93d8>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_0_1> of sequential type is unconnected in block <twiddle_general_4mult_entity_7d233d93d8>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_0_2> of sequential type is unconnected in block <twiddle_general_4mult_entity_7d233d93d8>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_0_3> of sequential type is unconnected in block <twiddle_general_4mult_entity_7d233d93d8>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_0_4> of sequential type is unconnected in block <twiddle_general_4mult_entity_7d233d93d8>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_0_5> of sequential type is unconnected in block <twiddle_general_4mult_entity_7d233d93d8>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_0_6> of sequential type is unconnected in block <twiddle_general_4mult_entity_7d233d93d8>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_0_7> of sequential type is unconnected in block <twiddle_general_4mult_entity_7d233d93d8>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_0_8> of sequential type is unconnected in block <twiddle_general_4mult_entity_7d233d93d8>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_0_9> of sequential type is unconnected in block <twiddle_general_4mult_entity_7d233d93d8>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_0_10> of sequential type is unconnected in block <twiddle_general_4mult_entity_7d233d93d8>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_0_11> of sequential type is unconnected in block <twiddle_general_4mult_entity_7d233d93d8>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_0_12> of sequential type is unconnected in block <twiddle_general_4mult_entity_7d233d93d8>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_0_13> of sequential type is unconnected in block <twiddle_general_4mult_entity_7d233d93d8>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_0_14> of sequential type is unconnected in block <twiddle_general_4mult_entity_7d233d93d8>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_0_15> of sequential type is unconnected in block <twiddle_general_4mult_entity_7d233d93d8>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_0_16> of sequential type is unconnected in block <twiddle_general_4mult_entity_7d233d93d8>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_0_17> of sequential type is unconnected in block <twiddle_general_4mult_entity_7d233d93d8>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_0_0> of sequential type is unconnected in block <twiddle_general_4mult_entity_57ed09d25a>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_0_1> of sequential type is unconnected in block <twiddle_general_4mult_entity_57ed09d25a>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_0_2> of sequential type is unconnected in block <twiddle_general_4mult_entity_57ed09d25a>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_0_3> of sequential type is unconnected in block <twiddle_general_4mult_entity_57ed09d25a>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_0_4> of sequential type is unconnected in block <twiddle_general_4mult_entity_57ed09d25a>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_0_5> of sequential type is unconnected in block <twiddle_general_4mult_entity_57ed09d25a>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_0_6> of sequential type is unconnected in block <twiddle_general_4mult_entity_57ed09d25a>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_0_7> of sequential type is unconnected in block <twiddle_general_4mult_entity_57ed09d25a>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_0_8> of sequential type is unconnected in block <twiddle_general_4mult_entity_57ed09d25a>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_0_9> of sequential type is unconnected in block <twiddle_general_4mult_entity_57ed09d25a>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_0_10> of sequential type is unconnected in block <twiddle_general_4mult_entity_57ed09d25a>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_0_11> of sequential type is unconnected in block <twiddle_general_4mult_entity_57ed09d25a>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_0_12> of sequential type is unconnected in block <twiddle_general_4mult_entity_57ed09d25a>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_0_13> of sequential type is unconnected in block <twiddle_general_4mult_entity_57ed09d25a>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_0_14> of sequential type is unconnected in block <twiddle_general_4mult_entity_57ed09d25a>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_0_15> of sequential type is unconnected in block <twiddle_general_4mult_entity_57ed09d25a>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_0_16> of sequential type is unconnected in block <twiddle_general_4mult_entity_57ed09d25a>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_0_17> of sequential type is unconnected in block <twiddle_general_4mult_entity_57ed09d25a>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_0_0> of sequential type is unconnected in block <twiddle_general_4mult_entity_b60354a90e>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_0_1> of sequential type is unconnected in block <twiddle_general_4mult_entity_b60354a90e>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_0_2> of sequential type is unconnected in block <twiddle_general_4mult_entity_b60354a90e>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_0_3> of sequential type is unconnected in block <twiddle_general_4mult_entity_b60354a90e>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_0_4> of sequential type is unconnected in block <twiddle_general_4mult_entity_b60354a90e>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_0_5> of sequential type is unconnected in block <twiddle_general_4mult_entity_b60354a90e>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_0_6> of sequential type is unconnected in block <twiddle_general_4mult_entity_b60354a90e>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_0_7> of sequential type is unconnected in block <twiddle_general_4mult_entity_b60354a90e>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_0_8> of sequential type is unconnected in block <twiddle_general_4mult_entity_b60354a90e>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_0_9> of sequential type is unconnected in block <twiddle_general_4mult_entity_b60354a90e>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_0_10> of sequential type is unconnected in block <twiddle_general_4mult_entity_b60354a90e>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_0_11> of sequential type is unconnected in block <twiddle_general_4mult_entity_b60354a90e>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_0_12> of sequential type is unconnected in block <twiddle_general_4mult_entity_b60354a90e>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_0_13> of sequential type is unconnected in block <twiddle_general_4mult_entity_b60354a90e>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_0_14> of sequential type is unconnected in block <twiddle_general_4mult_entity_b60354a90e>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_0_15> of sequential type is unconnected in block <twiddle_general_4mult_entity_b60354a90e>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_0_16> of sequential type is unconnected in block <twiddle_general_4mult_entity_b60354a90e>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_0_17> of sequential type is unconnected in block <twiddle_general_4mult_entity_b60354a90e>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_0_0> of sequential type is unconnected in block <twiddle_general_4mult_entity_bbcb5a43d0>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_0_1> of sequential type is unconnected in block <twiddle_general_4mult_entity_bbcb5a43d0>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_0_2> of sequential type is unconnected in block <twiddle_general_4mult_entity_bbcb5a43d0>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_0_3> of sequential type is unconnected in block <twiddle_general_4mult_entity_bbcb5a43d0>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_0_4> of sequential type is unconnected in block <twiddle_general_4mult_entity_bbcb5a43d0>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_0_5> of sequential type is unconnected in block <twiddle_general_4mult_entity_bbcb5a43d0>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_0_6> of sequential type is unconnected in block <twiddle_general_4mult_entity_bbcb5a43d0>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_0_7> of sequential type is unconnected in block <twiddle_general_4mult_entity_bbcb5a43d0>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_0_8> of sequential type is unconnected in block <twiddle_general_4mult_entity_bbcb5a43d0>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_0_9> of sequential type is unconnected in block <twiddle_general_4mult_entity_bbcb5a43d0>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_0_10> of sequential type is unconnected in block <twiddle_general_4mult_entity_bbcb5a43d0>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_0_11> of sequential type is unconnected in block <twiddle_general_4mult_entity_bbcb5a43d0>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_0_12> of sequential type is unconnected in block <twiddle_general_4mult_entity_bbcb5a43d0>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_0_13> of sequential type is unconnected in block <twiddle_general_4mult_entity_bbcb5a43d0>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_0_14> of sequential type is unconnected in block <twiddle_general_4mult_entity_bbcb5a43d0>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_0_15> of sequential type is unconnected in block <twiddle_general_4mult_entity_bbcb5a43d0>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_0_16> of sequential type is unconnected in block <twiddle_general_4mult_entity_bbcb5a43d0>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_0_17> of sequential type is unconnected in block <twiddle_general_4mult_entity_bbcb5a43d0>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_0_0> of sequential type is unconnected in block <twiddle_general_4mult_entity_c73fb03ecd>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_0_1> of sequential type is unconnected in block <twiddle_general_4mult_entity_c73fb03ecd>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_0_2> of sequential type is unconnected in block <twiddle_general_4mult_entity_c73fb03ecd>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_0_3> of sequential type is unconnected in block <twiddle_general_4mult_entity_c73fb03ecd>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_0_4> of sequential type is unconnected in block <twiddle_general_4mult_entity_c73fb03ecd>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_0_5> of sequential type is unconnected in block <twiddle_general_4mult_entity_c73fb03ecd>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_0_6> of sequential type is unconnected in block <twiddle_general_4mult_entity_c73fb03ecd>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_0_7> of sequential type is unconnected in block <twiddle_general_4mult_entity_c73fb03ecd>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_0_8> of sequential type is unconnected in block <twiddle_general_4mult_entity_c73fb03ecd>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_0_9> of sequential type is unconnected in block <twiddle_general_4mult_entity_c73fb03ecd>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_0_10> of sequential type is unconnected in block <twiddle_general_4mult_entity_c73fb03ecd>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_0_11> of sequential type is unconnected in block <twiddle_general_4mult_entity_c73fb03ecd>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_0_12> of sequential type is unconnected in block <twiddle_general_4mult_entity_c73fb03ecd>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_0_13> of sequential type is unconnected in block <twiddle_general_4mult_entity_c73fb03ecd>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_0_14> of sequential type is unconnected in block <twiddle_general_4mult_entity_c73fb03ecd>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_0_15> of sequential type is unconnected in block <twiddle_general_4mult_entity_c73fb03ecd>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_0_16> of sequential type is unconnected in block <twiddle_general_4mult_entity_c73fb03ecd>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_0_17> of sequential type is unconnected in block <twiddle_general_4mult_entity_c73fb03ecd>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_0_0> of sequential type is unconnected in block <twiddle_general_4mult_entity_22ac7211f0>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_0_1> of sequential type is unconnected in block <twiddle_general_4mult_entity_22ac7211f0>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_0_2> of sequential type is unconnected in block <twiddle_general_4mult_entity_22ac7211f0>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_0_3> of sequential type is unconnected in block <twiddle_general_4mult_entity_22ac7211f0>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_0_4> of sequential type is unconnected in block <twiddle_general_4mult_entity_22ac7211f0>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_0_5> of sequential type is unconnected in block <twiddle_general_4mult_entity_22ac7211f0>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_0_6> of sequential type is unconnected in block <twiddle_general_4mult_entity_22ac7211f0>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_0_7> of sequential type is unconnected in block <twiddle_general_4mult_entity_22ac7211f0>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_0_8> of sequential type is unconnected in block <twiddle_general_4mult_entity_22ac7211f0>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_0_9> of sequential type is unconnected in block <twiddle_general_4mult_entity_22ac7211f0>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_0_10> of sequential type is unconnected in block <twiddle_general_4mult_entity_22ac7211f0>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_0_11> of sequential type is unconnected in block <twiddle_general_4mult_entity_22ac7211f0>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_0_12> of sequential type is unconnected in block <twiddle_general_4mult_entity_22ac7211f0>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_0_13> of sequential type is unconnected in block <twiddle_general_4mult_entity_22ac7211f0>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_0_14> of sequential type is unconnected in block <twiddle_general_4mult_entity_22ac7211f0>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_0_15> of sequential type is unconnected in block <twiddle_general_4mult_entity_22ac7211f0>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_0_16> of sequential type is unconnected in block <twiddle_general_4mult_entity_22ac7211f0>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_0_17> of sequential type is unconnected in block <twiddle_general_4mult_entity_22ac7211f0>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_0_0> of sequential type is unconnected in block <twiddle_general_4mult_entity_b20a5f234c>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_0_1> of sequential type is unconnected in block <twiddle_general_4mult_entity_b20a5f234c>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_0_2> of sequential type is unconnected in block <twiddle_general_4mult_entity_b20a5f234c>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_0_3> of sequential type is unconnected in block <twiddle_general_4mult_entity_b20a5f234c>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_0_4> of sequential type is unconnected in block <twiddle_general_4mult_entity_b20a5f234c>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_0_5> of sequential type is unconnected in block <twiddle_general_4mult_entity_b20a5f234c>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_0_6> of sequential type is unconnected in block <twiddle_general_4mult_entity_b20a5f234c>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_0_7> of sequential type is unconnected in block <twiddle_general_4mult_entity_b20a5f234c>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_0_8> of sequential type is unconnected in block <twiddle_general_4mult_entity_b20a5f234c>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_0_9> of sequential type is unconnected in block <twiddle_general_4mult_entity_b20a5f234c>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_0_10> of sequential type is unconnected in block <twiddle_general_4mult_entity_b20a5f234c>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_0_11> of sequential type is unconnected in block <twiddle_general_4mult_entity_b20a5f234c>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_0_12> of sequential type is unconnected in block <twiddle_general_4mult_entity_b20a5f234c>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_0_13> of sequential type is unconnected in block <twiddle_general_4mult_entity_b20a5f234c>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_0_14> of sequential type is unconnected in block <twiddle_general_4mult_entity_b20a5f234c>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_0_15> of sequential type is unconnected in block <twiddle_general_4mult_entity_b20a5f234c>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_0_16> of sequential type is unconnected in block <twiddle_general_4mult_entity_b20a5f234c>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_0_17> of sequential type is unconnected in block <twiddle_general_4mult_entity_b20a5f234c>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# MACs                                                 : 18
 18x18-to-37-bit MAC                                   : 18
# Multipliers                                          : 18
 18x18-bit registered multiplier                       : 18
# Adders/Subtractors                                   : 115
 18-bit adder                                          : 4
 19-bit adder                                          : 7
 19-bit subtractor                                     : 6
 20-bit adder                                          : 8
 22-bit adder                                          : 54
 23-bit adder                                          : 18
 23-bit subtractor                                     : 18
# Counters                                             : 1
 10-bit up counter                                     : 1
# Registers                                            : 8911
 Flip-Flops                                            : 8911
# Comparators                                          : 41
 10-bit comparator equal                               : 4
 10-bit comparator not equal                           : 1
 11-bit comparator equal                               : 2
 11-bit comparator not equal                           : 2
 2-bit comparator equal                                : 2
 2-bit comparator not equal                            : 2
 3-bit comparator equal                                : 3
 3-bit comparator not equal                            : 1
 4-bit comparator equal                                : 3
 4-bit comparator not equal                            : 1
 5-bit comparator equal                                : 3
 5-bit comparator not equal                            : 1
 6-bit comparator equal                                : 3
 6-bit comparator not equal                            : 1
 7-bit comparator equal                                : 3
 7-bit comparator not equal                            : 1
 8-bit comparator equal                                : 3
 8-bit comparator not equal                            : 1
 9-bit comparator equal                                : 3
 9-bit comparator not equal                            : 1
# Xors                                                 : 3
 1-bit xor2                                            : 3

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1989 - Unit <sync_delay_entity_b7f63eaf1b>: instances <constant2>, <constant_x0> of unit <constant_a7e2bb9e12> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <bi_real_unscr_2x_entity_cf42a9c4ad>: instances <en_even>, <en_odd> of unit <constant_6293007044> are equivalent, second instance is removed
WARNING:Xst:2677 - Node <addsub/op_mem_91_20_1_36> of sequential type is unconnected in block <twiddle_general_4mult_entity_51343022cf>.
WARNING:Xst:2677 - Node <addsub1/op_mem_91_20_1_36> of sequential type is unconnected in block <twiddle_general_4mult_entity_51343022cf>.
WARNING:Xst:2677 - Node <addsub/op_mem_91_20_1_36> of sequential type is unconnected in block <twiddle_general_4mult_entity_5314b8011b>.
WARNING:Xst:2677 - Node <addsub1/op_mem_91_20_1_36> of sequential type is unconnected in block <twiddle_general_4mult_entity_5314b8011b>.
WARNING:Xst:2677 - Node <addsub/op_mem_91_20_1_36> of sequential type is unconnected in block <twiddle_general_4mult_entity_7d233d93d8>.
WARNING:Xst:2677 - Node <addsub1/op_mem_91_20_1_36> of sequential type is unconnected in block <twiddle_general_4mult_entity_7d233d93d8>.
WARNING:Xst:2677 - Node <addsub/op_mem_91_20_1_36> of sequential type is unconnected in block <twiddle_general_4mult_entity_57ed09d25a>.
WARNING:Xst:2677 - Node <addsub1/op_mem_91_20_1_36> of sequential type is unconnected in block <twiddle_general_4mult_entity_57ed09d25a>.
WARNING:Xst:2677 - Node <addsub/op_mem_91_20_1_36> of sequential type is unconnected in block <twiddle_general_4mult_entity_b60354a90e>.
WARNING:Xst:2677 - Node <addsub1/op_mem_91_20_1_36> of sequential type is unconnected in block <twiddle_general_4mult_entity_b60354a90e>.
WARNING:Xst:2677 - Node <addsub/op_mem_91_20_1_36> of sequential type is unconnected in block <twiddle_general_4mult_entity_bbcb5a43d0>.
WARNING:Xst:2677 - Node <addsub1/op_mem_91_20_1_36> of sequential type is unconnected in block <twiddle_general_4mult_entity_bbcb5a43d0>.
WARNING:Xst:2677 - Node <addsub/op_mem_91_20_1_36> of sequential type is unconnected in block <twiddle_general_4mult_entity_c73fb03ecd>.
WARNING:Xst:2677 - Node <addsub1/op_mem_91_20_1_36> of sequential type is unconnected in block <twiddle_general_4mult_entity_c73fb03ecd>.
WARNING:Xst:2677 - Node <addsub/op_mem_91_20_1_36> of sequential type is unconnected in block <twiddle_general_4mult_entity_22ac7211f0>.
WARNING:Xst:2677 - Node <addsub1/op_mem_91_20_1_36> of sequential type is unconnected in block <twiddle_general_4mult_entity_22ac7211f0>.
WARNING:Xst:2677 - Node <addsub/op_mem_91_20_1_36> of sequential type is unconnected in block <twiddle_general_4mult_entity_b20a5f234c>.
WARNING:Xst:2677 - Node <addsub1/op_mem_91_20_1_36> of sequential type is unconnected in block <twiddle_general_4mult_entity_b20a5f234c>.

Optimizing unit <fft_1024ch_core> ...

Optimizing unit <mux_f1f44b96f0> ...

Optimizing unit <mux_28159dbdb9> ...

Optimizing unit <delay_ae3f84524a> ...

Optimizing unit <delay_2f744cdafb> ...

Optimizing unit <delay_cbdfa55dc3> ...

Optimizing unit <mux_69e3090cc7> ...

Optimizing unit <mux_181e58d842> ...

Optimizing unit <negate_e1a9d1ade1> ...

Optimizing unit <srl17e_1> ...

Optimizing unit <srl17e_3> ...

Optimizing unit <srl17e_4> ...

Optimizing unit <srl17e_5> ...

Optimizing unit <srl17e_11> ...

Optimizing unit <srl17e_9> ...

Optimizing unit <srl17e_8> ...

Optimizing unit <addsub_2969055f39> ...

Optimizing unit <addsub_27fae134d1> ...

Optimizing unit <convert_pipeline_2> ...

Optimizing unit <hilbert_entity_3297d2219f> ...

Optimizing unit <reorder_even_entity_46cdc9fc47> ...

Optimizing unit <reorder_odd_entity_702b0c4cee> ...

Optimizing unit <bi_real_unscr_2x_entity_cf42a9c4ad> ...

Optimizing unit <twiddle_general_4mult_entity_51343022cf> ...

Optimizing unit <twiddle_general_4mult_entity_5314b8011b> ...

Optimizing unit <twiddle_stage_2_entity_950cc35a79> ...

Optimizing unit <twiddle_general_4mult_entity_7d233d93d8> ...

Optimizing unit <twiddle_general_4mult_entity_57ed09d25a> ...

Optimizing unit <twiddle_general_4mult_entity_b60354a90e> ...

Optimizing unit <twiddle_general_4mult_entity_bbcb5a43d0> ...

Optimizing unit <twiddle_general_4mult_entity_c73fb03ecd> ...

Optimizing unit <twiddle_general_4mult_entity_22ac7211f0> ...

Optimizing unit <twiddle_general_4mult_entity_b20a5f234c> ...

Optimizing unit <butterfly_direct_entity_3dda9f7958> ...

Optimizing unit <butterfly_direct_entity_589b1ae42b> ...

Optimizing unit <butterfly_direct_entity_7c1bf05bb7> ...

Optimizing unit <butterfly_direct_entity_cdabae6b59> ...

Optimizing unit <butterfly_direct_entity_7728dda2c8> ...

Optimizing unit <butterfly_direct_entity_db55f3a9ea> ...

Optimizing unit <butterfly_direct_entity_fd702b3dc4> ...

Optimizing unit <butterfly_direct_entity_6d0f3e0aba> ...

Optimizing unit <butterfly_direct_entity_1478a1d18a> ...

Optimizing unit <butterfly_direct_entity_e7c2f36804> ...

Optimizing unit <butterfly_direct_entity_42e2cc91bd> ...

Optimizing unit <fft_stage_10_entity_608db23e86> ...

Optimizing unit <fft_stage_11_entity_26ba983bc7> ...

Optimizing unit <fft_stage_1_entity_d61c5478a5> ...

Optimizing unit <fft_stage_2_entity_c642f0c1ce> ...

Optimizing unit <fft_stage_3_entity_273a1cd05b> ...

Optimizing unit <fft_stage_4_entity_171e508cf3> ...

Optimizing unit <fft_stage_5_entity_47f5cf444b> ...

Optimizing unit <fft_stage_6_entity_3379c864c6> ...

Optimizing unit <fft_stage_7_entity_5a026dd4c1> ...

Optimizing unit <fft_stage_8_entity_2810ce8864> ...

Optimizing unit <fft_stage_9_entity_30f5b66e54> ...

Optimizing unit <biplex_core_entity_28c4ebd84d> ...

Mapping all equations...
Building and optimizing final netlist ...
INFO:Xst:2260 - The FF/Latch <fft_biplex_real_2x_a05e7a283b/bi_real_unscr_2x_cf42a9c4ad/reorder_odd_702b0c4cee/delay_we/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <fft_1024ch_core> is equivalent to the following FF/Latch : <fft_biplex_real_2x_a05e7a283b/bi_real_unscr_2x_cf42a9c4ad/reorder_even_46cdc9fc47/delay_we/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 

Final Macro Processing ...

Processing Unit <fft_1024ch_core> :
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/bi_real_unscr_2x_cf42a9c4ad/hilbert_3297d2219f/addsub3/op_mem_91_20_1_5>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/bi_real_unscr_2x_cf42a9c4ad/hilbert_3297d2219f/addsub3/op_mem_91_20_1_4>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/bi_real_unscr_2x_cf42a9c4ad/hilbert_3297d2219f/addsub3/op_mem_91_20_1_3>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/bi_real_unscr_2x_cf42a9c4ad/hilbert_3297d2219f/addsub3/op_mem_91_20_1_2>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/bi_real_unscr_2x_cf42a9c4ad/hilbert_3297d2219f/addsub3/op_mem_91_20_1_1>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/bi_real_unscr_2x_cf42a9c4ad/hilbert_3297d2219f/addsub3/op_mem_91_20_1_0>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/bi_real_unscr_2x_cf42a9c4ad/hilbert_3297d2219f/addsub/op_mem_91_20_1_5>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/bi_real_unscr_2x_cf42a9c4ad/hilbert_3297d2219f/addsub/op_mem_91_20_1_4>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/bi_real_unscr_2x_cf42a9c4ad/hilbert_3297d2219f/addsub/op_mem_91_20_1_3>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/bi_real_unscr_2x_cf42a9c4ad/hilbert_3297d2219f/addsub/op_mem_91_20_1_2>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/bi_real_unscr_2x_cf42a9c4ad/hilbert_3297d2219f/addsub/op_mem_91_20_1_1>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/bi_real_unscr_2x_cf42a9c4ad/hilbert_3297d2219f/addsub/op_mem_91_20_1_0>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/bi_real_unscr_2x_cf42a9c4ad/hilbert_3297d2219f/addsub2/op_mem_91_20_1_5>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/bi_real_unscr_2x_cf42a9c4ad/hilbert_3297d2219f/addsub2/op_mem_91_20_1_4>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/bi_real_unscr_2x_cf42a9c4ad/hilbert_3297d2219f/addsub2/op_mem_91_20_1_3>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/bi_real_unscr_2x_cf42a9c4ad/hilbert_3297d2219f/addsub2/op_mem_91_20_1_2>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/bi_real_unscr_2x_cf42a9c4ad/hilbert_3297d2219f/addsub2/op_mem_91_20_1_1>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/bi_real_unscr_2x_cf42a9c4ad/hilbert_3297d2219f/addsub2/op_mem_91_20_1_0>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/bi_real_unscr_2x_cf42a9c4ad/hilbert_3297d2219f/addsub1/op_mem_91_20_1_5>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/bi_real_unscr_2x_cf42a9c4ad/hilbert_3297d2219f/addsub1/op_mem_91_20_1_4>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/bi_real_unscr_2x_cf42a9c4ad/hilbert_3297d2219f/addsub1/op_mem_91_20_1_3>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/bi_real_unscr_2x_cf42a9c4ad/hilbert_3297d2219f/addsub1/op_mem_91_20_1_2>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/bi_real_unscr_2x_cf42a9c4ad/hilbert_3297d2219f/addsub1/op_mem_91_20_1_1>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/bi_real_unscr_2x_cf42a9c4ad/hilbert_3297d2219f/addsub1/op_mem_91_20_1_0>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_9_30f5b66e54/butterfly_direct_42e2cc91bd/mux0/pipe_16_22_1_23>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_9_30f5b66e54/butterfly_direct_42e2cc91bd/mux1/pipe_16_22_1_23>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_9_30f5b66e54/butterfly_direct_42e2cc91bd/mux2/pipe_16_22_1_23>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_9_30f5b66e54/butterfly_direct_42e2cc91bd/mux3/pipe_16_22_1_23>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_9_30f5b66e54/butterfly_direct_42e2cc91bd/addsub2/op_mem_91_20_1_0>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_9_30f5b66e54/butterfly_direct_42e2cc91bd/addsub2/op_mem_91_20_1_1>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_9_30f5b66e54/butterfly_direct_42e2cc91bd/addsub2/op_mem_91_20_1_2>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_9_30f5b66e54/butterfly_direct_42e2cc91bd/addsub2/op_mem_91_20_1_3>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_9_30f5b66e54/butterfly_direct_42e2cc91bd/addsub2/op_mem_91_20_1_4>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_9_30f5b66e54/butterfly_direct_42e2cc91bd/addsub2/op_mem_91_20_1_5>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_9_30f5b66e54/butterfly_direct_42e2cc91bd/addsub2/op_mem_91_20_1_6>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_9_30f5b66e54/butterfly_direct_42e2cc91bd/addsub2/op_mem_91_20_1_7>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_9_30f5b66e54/butterfly_direct_42e2cc91bd/addsub2/op_mem_91_20_1_8>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_9_30f5b66e54/butterfly_direct_42e2cc91bd/addsub2/op_mem_91_20_1_9>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_9_30f5b66e54/butterfly_direct_42e2cc91bd/addsub2/op_mem_91_20_1_10>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_9_30f5b66e54/butterfly_direct_42e2cc91bd/addsub2/op_mem_91_20_1_11>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_9_30f5b66e54/butterfly_direct_42e2cc91bd/addsub2/op_mem_91_20_1_12>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_9_30f5b66e54/butterfly_direct_42e2cc91bd/addsub2/op_mem_91_20_1_13>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_9_30f5b66e54/butterfly_direct_42e2cc91bd/addsub2/op_mem_91_20_1_14>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_9_30f5b66e54/butterfly_direct_42e2cc91bd/addsub2/op_mem_91_20_1_15>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_9_30f5b66e54/butterfly_direct_42e2cc91bd/addsub2/op_mem_91_20_1_16>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_9_30f5b66e54/butterfly_direct_42e2cc91bd/addsub2/op_mem_91_20_1_17>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_9_30f5b66e54/butterfly_direct_42e2cc91bd/addsub2/op_mem_91_20_1_18>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_9_30f5b66e54/butterfly_direct_42e2cc91bd/addsub2/op_mem_91_20_1_19>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_9_30f5b66e54/butterfly_direct_42e2cc91bd/addsub2/op_mem_91_20_1_20>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_9_30f5b66e54/butterfly_direct_42e2cc91bd/addsub2/op_mem_91_20_1_21>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_9_30f5b66e54/butterfly_direct_42e2cc91bd/addsub2/op_mem_91_20_1_22>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_9_30f5b66e54/butterfly_direct_42e2cc91bd/addsub3/op_mem_91_20_1_0>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_9_30f5b66e54/butterfly_direct_42e2cc91bd/addsub3/op_mem_91_20_1_1>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_9_30f5b66e54/butterfly_direct_42e2cc91bd/addsub3/op_mem_91_20_1_2>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_9_30f5b66e54/butterfly_direct_42e2cc91bd/addsub3/op_mem_91_20_1_3>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_9_30f5b66e54/butterfly_direct_42e2cc91bd/addsub3/op_mem_91_20_1_4>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_9_30f5b66e54/butterfly_direct_42e2cc91bd/addsub3/op_mem_91_20_1_5>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_9_30f5b66e54/butterfly_direct_42e2cc91bd/addsub3/op_mem_91_20_1_6>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_9_30f5b66e54/butterfly_direct_42e2cc91bd/addsub3/op_mem_91_20_1_7>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_9_30f5b66e54/butterfly_direct_42e2cc91bd/addsub3/op_mem_91_20_1_8>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_9_30f5b66e54/butterfly_direct_42e2cc91bd/addsub3/op_mem_91_20_1_9>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_9_30f5b66e54/butterfly_direct_42e2cc91bd/addsub3/op_mem_91_20_1_10>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_9_30f5b66e54/butterfly_direct_42e2cc91bd/addsub3/op_mem_91_20_1_11>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_9_30f5b66e54/butterfly_direct_42e2cc91bd/addsub3/op_mem_91_20_1_12>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_9_30f5b66e54/butterfly_direct_42e2cc91bd/addsub3/op_mem_91_20_1_13>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_9_30f5b66e54/butterfly_direct_42e2cc91bd/addsub3/op_mem_91_20_1_14>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_9_30f5b66e54/butterfly_direct_42e2cc91bd/addsub3/op_mem_91_20_1_15>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_9_30f5b66e54/butterfly_direct_42e2cc91bd/addsub3/op_mem_91_20_1_16>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_9_30f5b66e54/butterfly_direct_42e2cc91bd/addsub3/op_mem_91_20_1_17>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_9_30f5b66e54/butterfly_direct_42e2cc91bd/addsub3/op_mem_91_20_1_18>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_9_30f5b66e54/butterfly_direct_42e2cc91bd/addsub3/op_mem_91_20_1_19>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_9_30f5b66e54/butterfly_direct_42e2cc91bd/addsub3/op_mem_91_20_1_20>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_9_30f5b66e54/butterfly_direct_42e2cc91bd/addsub3/op_mem_91_20_1_21>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_9_30f5b66e54/butterfly_direct_42e2cc91bd/addsub3/op_mem_91_20_1_22>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_9_30f5b66e54/butterfly_direct_42e2cc91bd/addsub0/op_mem_91_20_1_0>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_9_30f5b66e54/butterfly_direct_42e2cc91bd/addsub0/op_mem_91_20_1_1>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_9_30f5b66e54/butterfly_direct_42e2cc91bd/addsub0/op_mem_91_20_1_2>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_9_30f5b66e54/butterfly_direct_42e2cc91bd/addsub0/op_mem_91_20_1_3>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_9_30f5b66e54/butterfly_direct_42e2cc91bd/addsub0/op_mem_91_20_1_4>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_9_30f5b66e54/butterfly_direct_42e2cc91bd/addsub0/op_mem_91_20_1_5>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_9_30f5b66e54/butterfly_direct_42e2cc91bd/addsub0/op_mem_91_20_1_6>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_9_30f5b66e54/butterfly_direct_42e2cc91bd/addsub0/op_mem_91_20_1_7>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_9_30f5b66e54/butterfly_direct_42e2cc91bd/addsub0/op_mem_91_20_1_8>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_9_30f5b66e54/butterfly_direct_42e2cc91bd/addsub0/op_mem_91_20_1_9>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_9_30f5b66e54/butterfly_direct_42e2cc91bd/addsub0/op_mem_91_20_1_10>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_9_30f5b66e54/butterfly_direct_42e2cc91bd/addsub0/op_mem_91_20_1_11>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_9_30f5b66e54/butterfly_direct_42e2cc91bd/addsub0/op_mem_91_20_1_12>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_9_30f5b66e54/butterfly_direct_42e2cc91bd/addsub0/op_mem_91_20_1_13>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_9_30f5b66e54/butterfly_direct_42e2cc91bd/addsub0/op_mem_91_20_1_14>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_9_30f5b66e54/butterfly_direct_42e2cc91bd/addsub0/op_mem_91_20_1_15>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_9_30f5b66e54/butterfly_direct_42e2cc91bd/addsub0/op_mem_91_20_1_16>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_9_30f5b66e54/butterfly_direct_42e2cc91bd/addsub0/op_mem_91_20_1_17>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_9_30f5b66e54/butterfly_direct_42e2cc91bd/addsub0/op_mem_91_20_1_18>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_9_30f5b66e54/butterfly_direct_42e2cc91bd/addsub0/op_mem_91_20_1_19>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_9_30f5b66e54/butterfly_direct_42e2cc91bd/addsub0/op_mem_91_20_1_20>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_9_30f5b66e54/butterfly_direct_42e2cc91bd/addsub0/op_mem_91_20_1_21>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_9_30f5b66e54/butterfly_direct_42e2cc91bd/addsub0/op_mem_91_20_1_22>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_9_30f5b66e54/butterfly_direct_42e2cc91bd/addsub1/op_mem_91_20_1_0>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_9_30f5b66e54/butterfly_direct_42e2cc91bd/addsub1/op_mem_91_20_1_1>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_9_30f5b66e54/butterfly_direct_42e2cc91bd/addsub1/op_mem_91_20_1_2>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_9_30f5b66e54/butterfly_direct_42e2cc91bd/addsub1/op_mem_91_20_1_3>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_9_30f5b66e54/butterfly_direct_42e2cc91bd/addsub1/op_mem_91_20_1_4>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_9_30f5b66e54/butterfly_direct_42e2cc91bd/addsub1/op_mem_91_20_1_5>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_9_30f5b66e54/butterfly_direct_42e2cc91bd/addsub1/op_mem_91_20_1_6>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_9_30f5b66e54/butterfly_direct_42e2cc91bd/addsub1/op_mem_91_20_1_7>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_9_30f5b66e54/butterfly_direct_42e2cc91bd/addsub1/op_mem_91_20_1_8>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_9_30f5b66e54/butterfly_direct_42e2cc91bd/addsub1/op_mem_91_20_1_9>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_9_30f5b66e54/butterfly_direct_42e2cc91bd/addsub1/op_mem_91_20_1_10>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_9_30f5b66e54/butterfly_direct_42e2cc91bd/addsub1/op_mem_91_20_1_11>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_9_30f5b66e54/butterfly_direct_42e2cc91bd/addsub1/op_mem_91_20_1_12>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_9_30f5b66e54/butterfly_direct_42e2cc91bd/addsub1/op_mem_91_20_1_13>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_9_30f5b66e54/butterfly_direct_42e2cc91bd/addsub1/op_mem_91_20_1_14>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_9_30f5b66e54/butterfly_direct_42e2cc91bd/addsub1/op_mem_91_20_1_15>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_9_30f5b66e54/butterfly_direct_42e2cc91bd/addsub1/op_mem_91_20_1_16>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_9_30f5b66e54/butterfly_direct_42e2cc91bd/addsub1/op_mem_91_20_1_17>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_9_30f5b66e54/butterfly_direct_42e2cc91bd/addsub1/op_mem_91_20_1_18>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_9_30f5b66e54/butterfly_direct_42e2cc91bd/addsub1/op_mem_91_20_1_19>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_9_30f5b66e54/butterfly_direct_42e2cc91bd/addsub1/op_mem_91_20_1_20>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_9_30f5b66e54/butterfly_direct_42e2cc91bd/addsub1/op_mem_91_20_1_21>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_9_30f5b66e54/butterfly_direct_42e2cc91bd/addsub1/op_mem_91_20_1_22>.
	Found 5-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_9_30f5b66e54/butterfly_direct_42e2cc91bd/sync_delay/op_mem_20_24_4>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_8_2810ce8864/butterfly_direct_e7c2f36804/mux0/pipe_16_22_1_23>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_8_2810ce8864/butterfly_direct_e7c2f36804/mux1/pipe_16_22_1_23>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_8_2810ce8864/butterfly_direct_e7c2f36804/mux2/pipe_16_22_1_23>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_8_2810ce8864/butterfly_direct_e7c2f36804/mux3/pipe_16_22_1_23>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_8_2810ce8864/butterfly_direct_e7c2f36804/addsub2/op_mem_91_20_1_0>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_8_2810ce8864/butterfly_direct_e7c2f36804/addsub2/op_mem_91_20_1_1>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_8_2810ce8864/butterfly_direct_e7c2f36804/addsub2/op_mem_91_20_1_2>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_8_2810ce8864/butterfly_direct_e7c2f36804/addsub2/op_mem_91_20_1_3>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_8_2810ce8864/butterfly_direct_e7c2f36804/addsub2/op_mem_91_20_1_4>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_8_2810ce8864/butterfly_direct_e7c2f36804/addsub2/op_mem_91_20_1_5>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_8_2810ce8864/butterfly_direct_e7c2f36804/addsub2/op_mem_91_20_1_6>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_8_2810ce8864/butterfly_direct_e7c2f36804/addsub2/op_mem_91_20_1_7>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_8_2810ce8864/butterfly_direct_e7c2f36804/addsub2/op_mem_91_20_1_8>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_8_2810ce8864/butterfly_direct_e7c2f36804/addsub2/op_mem_91_20_1_9>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_8_2810ce8864/butterfly_direct_e7c2f36804/addsub2/op_mem_91_20_1_10>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_8_2810ce8864/butterfly_direct_e7c2f36804/addsub2/op_mem_91_20_1_11>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_8_2810ce8864/butterfly_direct_e7c2f36804/addsub2/op_mem_91_20_1_12>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_8_2810ce8864/butterfly_direct_e7c2f36804/addsub2/op_mem_91_20_1_13>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_8_2810ce8864/butterfly_direct_e7c2f36804/addsub2/op_mem_91_20_1_14>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_8_2810ce8864/butterfly_direct_e7c2f36804/addsub2/op_mem_91_20_1_15>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_8_2810ce8864/butterfly_direct_e7c2f36804/addsub2/op_mem_91_20_1_16>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_8_2810ce8864/butterfly_direct_e7c2f36804/addsub2/op_mem_91_20_1_17>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_8_2810ce8864/butterfly_direct_e7c2f36804/addsub2/op_mem_91_20_1_18>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_8_2810ce8864/butterfly_direct_e7c2f36804/addsub2/op_mem_91_20_1_19>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_8_2810ce8864/butterfly_direct_e7c2f36804/addsub2/op_mem_91_20_1_20>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_8_2810ce8864/butterfly_direct_e7c2f36804/addsub2/op_mem_91_20_1_21>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_8_2810ce8864/butterfly_direct_e7c2f36804/addsub2/op_mem_91_20_1_22>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_8_2810ce8864/butterfly_direct_e7c2f36804/addsub3/op_mem_91_20_1_0>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_8_2810ce8864/butterfly_direct_e7c2f36804/addsub3/op_mem_91_20_1_1>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_8_2810ce8864/butterfly_direct_e7c2f36804/addsub3/op_mem_91_20_1_2>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_8_2810ce8864/butterfly_direct_e7c2f36804/addsub3/op_mem_91_20_1_3>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_8_2810ce8864/butterfly_direct_e7c2f36804/addsub3/op_mem_91_20_1_4>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_8_2810ce8864/butterfly_direct_e7c2f36804/addsub3/op_mem_91_20_1_5>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_8_2810ce8864/butterfly_direct_e7c2f36804/addsub3/op_mem_91_20_1_6>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_8_2810ce8864/butterfly_direct_e7c2f36804/addsub3/op_mem_91_20_1_7>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_8_2810ce8864/butterfly_direct_e7c2f36804/addsub3/op_mem_91_20_1_8>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_8_2810ce8864/butterfly_direct_e7c2f36804/addsub3/op_mem_91_20_1_9>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_8_2810ce8864/butterfly_direct_e7c2f36804/addsub3/op_mem_91_20_1_10>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_8_2810ce8864/butterfly_direct_e7c2f36804/addsub3/op_mem_91_20_1_11>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_8_2810ce8864/butterfly_direct_e7c2f36804/addsub3/op_mem_91_20_1_12>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_8_2810ce8864/butterfly_direct_e7c2f36804/addsub3/op_mem_91_20_1_13>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_8_2810ce8864/butterfly_direct_e7c2f36804/addsub3/op_mem_91_20_1_14>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_8_2810ce8864/butterfly_direct_e7c2f36804/addsub3/op_mem_91_20_1_15>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_8_2810ce8864/butterfly_direct_e7c2f36804/addsub3/op_mem_91_20_1_16>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_8_2810ce8864/butterfly_direct_e7c2f36804/addsub3/op_mem_91_20_1_17>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_8_2810ce8864/butterfly_direct_e7c2f36804/addsub3/op_mem_91_20_1_18>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_8_2810ce8864/butterfly_direct_e7c2f36804/addsub3/op_mem_91_20_1_19>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_8_2810ce8864/butterfly_direct_e7c2f36804/addsub3/op_mem_91_20_1_20>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_8_2810ce8864/butterfly_direct_e7c2f36804/addsub3/op_mem_91_20_1_21>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_8_2810ce8864/butterfly_direct_e7c2f36804/addsub3/op_mem_91_20_1_22>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_8_2810ce8864/butterfly_direct_e7c2f36804/addsub0/op_mem_91_20_1_0>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_8_2810ce8864/butterfly_direct_e7c2f36804/addsub0/op_mem_91_20_1_1>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_8_2810ce8864/butterfly_direct_e7c2f36804/addsub0/op_mem_91_20_1_2>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_8_2810ce8864/butterfly_direct_e7c2f36804/addsub0/op_mem_91_20_1_3>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_8_2810ce8864/butterfly_direct_e7c2f36804/addsub0/op_mem_91_20_1_4>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_8_2810ce8864/butterfly_direct_e7c2f36804/addsub0/op_mem_91_20_1_5>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_8_2810ce8864/butterfly_direct_e7c2f36804/addsub0/op_mem_91_20_1_6>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_8_2810ce8864/butterfly_direct_e7c2f36804/addsub0/op_mem_91_20_1_7>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_8_2810ce8864/butterfly_direct_e7c2f36804/addsub0/op_mem_91_20_1_8>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_8_2810ce8864/butterfly_direct_e7c2f36804/addsub0/op_mem_91_20_1_9>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_8_2810ce8864/butterfly_direct_e7c2f36804/addsub0/op_mem_91_20_1_10>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_8_2810ce8864/butterfly_direct_e7c2f36804/addsub0/op_mem_91_20_1_11>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_8_2810ce8864/butterfly_direct_e7c2f36804/addsub0/op_mem_91_20_1_12>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_8_2810ce8864/butterfly_direct_e7c2f36804/addsub0/op_mem_91_20_1_13>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_8_2810ce8864/butterfly_direct_e7c2f36804/addsub0/op_mem_91_20_1_14>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_8_2810ce8864/butterfly_direct_e7c2f36804/addsub0/op_mem_91_20_1_15>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_8_2810ce8864/butterfly_direct_e7c2f36804/addsub0/op_mem_91_20_1_16>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_8_2810ce8864/butterfly_direct_e7c2f36804/addsub0/op_mem_91_20_1_17>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_8_2810ce8864/butterfly_direct_e7c2f36804/addsub0/op_mem_91_20_1_18>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_8_2810ce8864/butterfly_direct_e7c2f36804/addsub0/op_mem_91_20_1_19>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_8_2810ce8864/butterfly_direct_e7c2f36804/addsub0/op_mem_91_20_1_20>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_8_2810ce8864/butterfly_direct_e7c2f36804/addsub0/op_mem_91_20_1_21>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_8_2810ce8864/butterfly_direct_e7c2f36804/addsub0/op_mem_91_20_1_22>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_8_2810ce8864/butterfly_direct_e7c2f36804/addsub1/op_mem_91_20_1_0>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_8_2810ce8864/butterfly_direct_e7c2f36804/addsub1/op_mem_91_20_1_1>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_8_2810ce8864/butterfly_direct_e7c2f36804/addsub1/op_mem_91_20_1_2>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_8_2810ce8864/butterfly_direct_e7c2f36804/addsub1/op_mem_91_20_1_3>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_8_2810ce8864/butterfly_direct_e7c2f36804/addsub1/op_mem_91_20_1_4>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_8_2810ce8864/butterfly_direct_e7c2f36804/addsub1/op_mem_91_20_1_5>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_8_2810ce8864/butterfly_direct_e7c2f36804/addsub1/op_mem_91_20_1_6>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_8_2810ce8864/butterfly_direct_e7c2f36804/addsub1/op_mem_91_20_1_7>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_8_2810ce8864/butterfly_direct_e7c2f36804/addsub1/op_mem_91_20_1_8>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_8_2810ce8864/butterfly_direct_e7c2f36804/addsub1/op_mem_91_20_1_9>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_8_2810ce8864/butterfly_direct_e7c2f36804/addsub1/op_mem_91_20_1_10>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_8_2810ce8864/butterfly_direct_e7c2f36804/addsub1/op_mem_91_20_1_11>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_8_2810ce8864/butterfly_direct_e7c2f36804/addsub1/op_mem_91_20_1_12>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_8_2810ce8864/butterfly_direct_e7c2f36804/addsub1/op_mem_91_20_1_13>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_8_2810ce8864/butterfly_direct_e7c2f36804/addsub1/op_mem_91_20_1_14>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_8_2810ce8864/butterfly_direct_e7c2f36804/addsub1/op_mem_91_20_1_15>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_8_2810ce8864/butterfly_direct_e7c2f36804/addsub1/op_mem_91_20_1_16>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_8_2810ce8864/butterfly_direct_e7c2f36804/addsub1/op_mem_91_20_1_17>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_8_2810ce8864/butterfly_direct_e7c2f36804/addsub1/op_mem_91_20_1_18>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_8_2810ce8864/butterfly_direct_e7c2f36804/addsub1/op_mem_91_20_1_19>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_8_2810ce8864/butterfly_direct_e7c2f36804/addsub1/op_mem_91_20_1_20>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_8_2810ce8864/butterfly_direct_e7c2f36804/addsub1/op_mem_91_20_1_21>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_8_2810ce8864/butterfly_direct_e7c2f36804/addsub1/op_mem_91_20_1_22>.
	Found 5-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_8_2810ce8864/butterfly_direct_e7c2f36804/sync_delay/op_mem_20_24_4>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_7_5a026dd4c1/butterfly_direct_1478a1d18a/mux0/pipe_16_22_1_23>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_7_5a026dd4c1/butterfly_direct_1478a1d18a/mux1/pipe_16_22_1_23>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_7_5a026dd4c1/butterfly_direct_1478a1d18a/mux2/pipe_16_22_1_23>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_7_5a026dd4c1/butterfly_direct_1478a1d18a/mux3/pipe_16_22_1_23>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_7_5a026dd4c1/butterfly_direct_1478a1d18a/addsub2/op_mem_91_20_1_0>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_7_5a026dd4c1/butterfly_direct_1478a1d18a/addsub2/op_mem_91_20_1_1>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_7_5a026dd4c1/butterfly_direct_1478a1d18a/addsub2/op_mem_91_20_1_2>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_7_5a026dd4c1/butterfly_direct_1478a1d18a/addsub2/op_mem_91_20_1_3>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_7_5a026dd4c1/butterfly_direct_1478a1d18a/addsub2/op_mem_91_20_1_4>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_7_5a026dd4c1/butterfly_direct_1478a1d18a/addsub2/op_mem_91_20_1_5>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_7_5a026dd4c1/butterfly_direct_1478a1d18a/addsub2/op_mem_91_20_1_6>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_7_5a026dd4c1/butterfly_direct_1478a1d18a/addsub2/op_mem_91_20_1_7>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_7_5a026dd4c1/butterfly_direct_1478a1d18a/addsub2/op_mem_91_20_1_8>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_7_5a026dd4c1/butterfly_direct_1478a1d18a/addsub2/op_mem_91_20_1_9>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_7_5a026dd4c1/butterfly_direct_1478a1d18a/addsub2/op_mem_91_20_1_10>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_7_5a026dd4c1/butterfly_direct_1478a1d18a/addsub2/op_mem_91_20_1_11>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_7_5a026dd4c1/butterfly_direct_1478a1d18a/addsub2/op_mem_91_20_1_12>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_7_5a026dd4c1/butterfly_direct_1478a1d18a/addsub2/op_mem_91_20_1_13>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_7_5a026dd4c1/butterfly_direct_1478a1d18a/addsub2/op_mem_91_20_1_14>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_7_5a026dd4c1/butterfly_direct_1478a1d18a/addsub2/op_mem_91_20_1_15>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_7_5a026dd4c1/butterfly_direct_1478a1d18a/addsub2/op_mem_91_20_1_16>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_7_5a026dd4c1/butterfly_direct_1478a1d18a/addsub2/op_mem_91_20_1_17>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_7_5a026dd4c1/butterfly_direct_1478a1d18a/addsub2/op_mem_91_20_1_18>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_7_5a026dd4c1/butterfly_direct_1478a1d18a/addsub2/op_mem_91_20_1_19>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_7_5a026dd4c1/butterfly_direct_1478a1d18a/addsub2/op_mem_91_20_1_20>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_7_5a026dd4c1/butterfly_direct_1478a1d18a/addsub2/op_mem_91_20_1_21>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_7_5a026dd4c1/butterfly_direct_1478a1d18a/addsub2/op_mem_91_20_1_22>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_7_5a026dd4c1/butterfly_direct_1478a1d18a/addsub3/op_mem_91_20_1_0>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_7_5a026dd4c1/butterfly_direct_1478a1d18a/addsub3/op_mem_91_20_1_1>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_7_5a026dd4c1/butterfly_direct_1478a1d18a/addsub3/op_mem_91_20_1_2>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_7_5a026dd4c1/butterfly_direct_1478a1d18a/addsub3/op_mem_91_20_1_3>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_7_5a026dd4c1/butterfly_direct_1478a1d18a/addsub3/op_mem_91_20_1_4>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_7_5a026dd4c1/butterfly_direct_1478a1d18a/addsub3/op_mem_91_20_1_5>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_7_5a026dd4c1/butterfly_direct_1478a1d18a/addsub3/op_mem_91_20_1_6>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_7_5a026dd4c1/butterfly_direct_1478a1d18a/addsub3/op_mem_91_20_1_7>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_7_5a026dd4c1/butterfly_direct_1478a1d18a/addsub3/op_mem_91_20_1_8>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_7_5a026dd4c1/butterfly_direct_1478a1d18a/addsub3/op_mem_91_20_1_9>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_7_5a026dd4c1/butterfly_direct_1478a1d18a/addsub3/op_mem_91_20_1_10>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_7_5a026dd4c1/butterfly_direct_1478a1d18a/addsub3/op_mem_91_20_1_11>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_7_5a026dd4c1/butterfly_direct_1478a1d18a/addsub3/op_mem_91_20_1_12>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_7_5a026dd4c1/butterfly_direct_1478a1d18a/addsub3/op_mem_91_20_1_13>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_7_5a026dd4c1/butterfly_direct_1478a1d18a/addsub3/op_mem_91_20_1_14>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_7_5a026dd4c1/butterfly_direct_1478a1d18a/addsub3/op_mem_91_20_1_15>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_7_5a026dd4c1/butterfly_direct_1478a1d18a/addsub3/op_mem_91_20_1_16>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_7_5a026dd4c1/butterfly_direct_1478a1d18a/addsub3/op_mem_91_20_1_17>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_7_5a026dd4c1/butterfly_direct_1478a1d18a/addsub3/op_mem_91_20_1_18>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_7_5a026dd4c1/butterfly_direct_1478a1d18a/addsub3/op_mem_91_20_1_19>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_7_5a026dd4c1/butterfly_direct_1478a1d18a/addsub3/op_mem_91_20_1_20>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_7_5a026dd4c1/butterfly_direct_1478a1d18a/addsub3/op_mem_91_20_1_21>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_7_5a026dd4c1/butterfly_direct_1478a1d18a/addsub3/op_mem_91_20_1_22>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_7_5a026dd4c1/butterfly_direct_1478a1d18a/addsub0/op_mem_91_20_1_0>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_7_5a026dd4c1/butterfly_direct_1478a1d18a/addsub0/op_mem_91_20_1_1>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_7_5a026dd4c1/butterfly_direct_1478a1d18a/addsub0/op_mem_91_20_1_2>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_7_5a026dd4c1/butterfly_direct_1478a1d18a/addsub0/op_mem_91_20_1_3>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_7_5a026dd4c1/butterfly_direct_1478a1d18a/addsub0/op_mem_91_20_1_4>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_7_5a026dd4c1/butterfly_direct_1478a1d18a/addsub0/op_mem_91_20_1_5>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_7_5a026dd4c1/butterfly_direct_1478a1d18a/addsub0/op_mem_91_20_1_6>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_7_5a026dd4c1/butterfly_direct_1478a1d18a/addsub0/op_mem_91_20_1_7>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_7_5a026dd4c1/butterfly_direct_1478a1d18a/addsub0/op_mem_91_20_1_8>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_7_5a026dd4c1/butterfly_direct_1478a1d18a/addsub0/op_mem_91_20_1_9>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_7_5a026dd4c1/butterfly_direct_1478a1d18a/addsub0/op_mem_91_20_1_10>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_7_5a026dd4c1/butterfly_direct_1478a1d18a/addsub0/op_mem_91_20_1_11>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_7_5a026dd4c1/butterfly_direct_1478a1d18a/addsub0/op_mem_91_20_1_12>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_7_5a026dd4c1/butterfly_direct_1478a1d18a/addsub0/op_mem_91_20_1_13>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_7_5a026dd4c1/butterfly_direct_1478a1d18a/addsub0/op_mem_91_20_1_14>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_7_5a026dd4c1/butterfly_direct_1478a1d18a/addsub0/op_mem_91_20_1_15>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_7_5a026dd4c1/butterfly_direct_1478a1d18a/addsub0/op_mem_91_20_1_16>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_7_5a026dd4c1/butterfly_direct_1478a1d18a/addsub0/op_mem_91_20_1_17>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_7_5a026dd4c1/butterfly_direct_1478a1d18a/addsub0/op_mem_91_20_1_18>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_7_5a026dd4c1/butterfly_direct_1478a1d18a/addsub0/op_mem_91_20_1_19>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_7_5a026dd4c1/butterfly_direct_1478a1d18a/addsub0/op_mem_91_20_1_20>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_7_5a026dd4c1/butterfly_direct_1478a1d18a/addsub0/op_mem_91_20_1_21>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_7_5a026dd4c1/butterfly_direct_1478a1d18a/addsub0/op_mem_91_20_1_22>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_7_5a026dd4c1/butterfly_direct_1478a1d18a/addsub1/op_mem_91_20_1_0>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_7_5a026dd4c1/butterfly_direct_1478a1d18a/addsub1/op_mem_91_20_1_1>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_7_5a026dd4c1/butterfly_direct_1478a1d18a/addsub1/op_mem_91_20_1_2>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_7_5a026dd4c1/butterfly_direct_1478a1d18a/addsub1/op_mem_91_20_1_3>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_7_5a026dd4c1/butterfly_direct_1478a1d18a/addsub1/op_mem_91_20_1_4>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_7_5a026dd4c1/butterfly_direct_1478a1d18a/addsub1/op_mem_91_20_1_5>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_7_5a026dd4c1/butterfly_direct_1478a1d18a/addsub1/op_mem_91_20_1_6>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_7_5a026dd4c1/butterfly_direct_1478a1d18a/addsub1/op_mem_91_20_1_7>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_7_5a026dd4c1/butterfly_direct_1478a1d18a/addsub1/op_mem_91_20_1_8>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_7_5a026dd4c1/butterfly_direct_1478a1d18a/addsub1/op_mem_91_20_1_9>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_7_5a026dd4c1/butterfly_direct_1478a1d18a/addsub1/op_mem_91_20_1_10>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_7_5a026dd4c1/butterfly_direct_1478a1d18a/addsub1/op_mem_91_20_1_11>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_7_5a026dd4c1/butterfly_direct_1478a1d18a/addsub1/op_mem_91_20_1_12>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_7_5a026dd4c1/butterfly_direct_1478a1d18a/addsub1/op_mem_91_20_1_13>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_7_5a026dd4c1/butterfly_direct_1478a1d18a/addsub1/op_mem_91_20_1_14>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_7_5a026dd4c1/butterfly_direct_1478a1d18a/addsub1/op_mem_91_20_1_15>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_7_5a026dd4c1/butterfly_direct_1478a1d18a/addsub1/op_mem_91_20_1_16>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_7_5a026dd4c1/butterfly_direct_1478a1d18a/addsub1/op_mem_91_20_1_17>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_7_5a026dd4c1/butterfly_direct_1478a1d18a/addsub1/op_mem_91_20_1_18>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_7_5a026dd4c1/butterfly_direct_1478a1d18a/addsub1/op_mem_91_20_1_19>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_7_5a026dd4c1/butterfly_direct_1478a1d18a/addsub1/op_mem_91_20_1_20>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_7_5a026dd4c1/butterfly_direct_1478a1d18a/addsub1/op_mem_91_20_1_21>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_7_5a026dd4c1/butterfly_direct_1478a1d18a/addsub1/op_mem_91_20_1_22>.
	Found 5-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_7_5a026dd4c1/butterfly_direct_1478a1d18a/sync_delay/op_mem_20_24_4>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_6_3379c864c6/butterfly_direct_6d0f3e0aba/mux0/pipe_16_22_1_23>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_6_3379c864c6/butterfly_direct_6d0f3e0aba/mux1/pipe_16_22_1_23>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_6_3379c864c6/butterfly_direct_6d0f3e0aba/mux2/pipe_16_22_1_23>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_6_3379c864c6/butterfly_direct_6d0f3e0aba/mux3/pipe_16_22_1_23>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_6_3379c864c6/butterfly_direct_6d0f3e0aba/addsub2/op_mem_91_20_1_0>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_6_3379c864c6/butterfly_direct_6d0f3e0aba/addsub2/op_mem_91_20_1_1>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_6_3379c864c6/butterfly_direct_6d0f3e0aba/addsub2/op_mem_91_20_1_2>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_6_3379c864c6/butterfly_direct_6d0f3e0aba/addsub2/op_mem_91_20_1_3>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_6_3379c864c6/butterfly_direct_6d0f3e0aba/addsub2/op_mem_91_20_1_4>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_6_3379c864c6/butterfly_direct_6d0f3e0aba/addsub2/op_mem_91_20_1_5>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_6_3379c864c6/butterfly_direct_6d0f3e0aba/addsub2/op_mem_91_20_1_6>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_6_3379c864c6/butterfly_direct_6d0f3e0aba/addsub2/op_mem_91_20_1_7>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_6_3379c864c6/butterfly_direct_6d0f3e0aba/addsub2/op_mem_91_20_1_8>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_6_3379c864c6/butterfly_direct_6d0f3e0aba/addsub2/op_mem_91_20_1_9>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_6_3379c864c6/butterfly_direct_6d0f3e0aba/addsub2/op_mem_91_20_1_10>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_6_3379c864c6/butterfly_direct_6d0f3e0aba/addsub2/op_mem_91_20_1_11>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_6_3379c864c6/butterfly_direct_6d0f3e0aba/addsub2/op_mem_91_20_1_12>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_6_3379c864c6/butterfly_direct_6d0f3e0aba/addsub2/op_mem_91_20_1_13>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_6_3379c864c6/butterfly_direct_6d0f3e0aba/addsub2/op_mem_91_20_1_14>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_6_3379c864c6/butterfly_direct_6d0f3e0aba/addsub2/op_mem_91_20_1_15>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_6_3379c864c6/butterfly_direct_6d0f3e0aba/addsub2/op_mem_91_20_1_16>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_6_3379c864c6/butterfly_direct_6d0f3e0aba/addsub2/op_mem_91_20_1_17>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_6_3379c864c6/butterfly_direct_6d0f3e0aba/addsub2/op_mem_91_20_1_18>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_6_3379c864c6/butterfly_direct_6d0f3e0aba/addsub2/op_mem_91_20_1_19>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_6_3379c864c6/butterfly_direct_6d0f3e0aba/addsub2/op_mem_91_20_1_20>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_6_3379c864c6/butterfly_direct_6d0f3e0aba/addsub2/op_mem_91_20_1_21>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_6_3379c864c6/butterfly_direct_6d0f3e0aba/addsub2/op_mem_91_20_1_22>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_6_3379c864c6/butterfly_direct_6d0f3e0aba/addsub3/op_mem_91_20_1_0>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_6_3379c864c6/butterfly_direct_6d0f3e0aba/addsub3/op_mem_91_20_1_1>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_6_3379c864c6/butterfly_direct_6d0f3e0aba/addsub3/op_mem_91_20_1_2>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_6_3379c864c6/butterfly_direct_6d0f3e0aba/addsub3/op_mem_91_20_1_3>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_6_3379c864c6/butterfly_direct_6d0f3e0aba/addsub3/op_mem_91_20_1_4>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_6_3379c864c6/butterfly_direct_6d0f3e0aba/addsub3/op_mem_91_20_1_5>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_6_3379c864c6/butterfly_direct_6d0f3e0aba/addsub3/op_mem_91_20_1_6>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_6_3379c864c6/butterfly_direct_6d0f3e0aba/addsub3/op_mem_91_20_1_7>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_6_3379c864c6/butterfly_direct_6d0f3e0aba/addsub3/op_mem_91_20_1_8>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_6_3379c864c6/butterfly_direct_6d0f3e0aba/addsub3/op_mem_91_20_1_9>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_6_3379c864c6/butterfly_direct_6d0f3e0aba/addsub3/op_mem_91_20_1_10>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_6_3379c864c6/butterfly_direct_6d0f3e0aba/addsub3/op_mem_91_20_1_11>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_6_3379c864c6/butterfly_direct_6d0f3e0aba/addsub3/op_mem_91_20_1_12>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_6_3379c864c6/butterfly_direct_6d0f3e0aba/addsub3/op_mem_91_20_1_13>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_6_3379c864c6/butterfly_direct_6d0f3e0aba/addsub3/op_mem_91_20_1_14>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_6_3379c864c6/butterfly_direct_6d0f3e0aba/addsub3/op_mem_91_20_1_15>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_6_3379c864c6/butterfly_direct_6d0f3e0aba/addsub3/op_mem_91_20_1_16>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_6_3379c864c6/butterfly_direct_6d0f3e0aba/addsub3/op_mem_91_20_1_17>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_6_3379c864c6/butterfly_direct_6d0f3e0aba/addsub3/op_mem_91_20_1_18>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_6_3379c864c6/butterfly_direct_6d0f3e0aba/addsub3/op_mem_91_20_1_19>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_6_3379c864c6/butterfly_direct_6d0f3e0aba/addsub3/op_mem_91_20_1_20>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_6_3379c864c6/butterfly_direct_6d0f3e0aba/addsub3/op_mem_91_20_1_21>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_6_3379c864c6/butterfly_direct_6d0f3e0aba/addsub3/op_mem_91_20_1_22>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_6_3379c864c6/butterfly_direct_6d0f3e0aba/addsub0/op_mem_91_20_1_0>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_6_3379c864c6/butterfly_direct_6d0f3e0aba/addsub0/op_mem_91_20_1_1>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_6_3379c864c6/butterfly_direct_6d0f3e0aba/addsub0/op_mem_91_20_1_2>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_6_3379c864c6/butterfly_direct_6d0f3e0aba/addsub0/op_mem_91_20_1_3>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_6_3379c864c6/butterfly_direct_6d0f3e0aba/addsub0/op_mem_91_20_1_4>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_6_3379c864c6/butterfly_direct_6d0f3e0aba/addsub0/op_mem_91_20_1_5>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_6_3379c864c6/butterfly_direct_6d0f3e0aba/addsub0/op_mem_91_20_1_6>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_6_3379c864c6/butterfly_direct_6d0f3e0aba/addsub0/op_mem_91_20_1_7>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_6_3379c864c6/butterfly_direct_6d0f3e0aba/addsub0/op_mem_91_20_1_8>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_6_3379c864c6/butterfly_direct_6d0f3e0aba/addsub0/op_mem_91_20_1_9>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_6_3379c864c6/butterfly_direct_6d0f3e0aba/addsub0/op_mem_91_20_1_10>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_6_3379c864c6/butterfly_direct_6d0f3e0aba/addsub0/op_mem_91_20_1_11>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_6_3379c864c6/butterfly_direct_6d0f3e0aba/addsub0/op_mem_91_20_1_12>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_6_3379c864c6/butterfly_direct_6d0f3e0aba/addsub0/op_mem_91_20_1_13>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_6_3379c864c6/butterfly_direct_6d0f3e0aba/addsub0/op_mem_91_20_1_14>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_6_3379c864c6/butterfly_direct_6d0f3e0aba/addsub0/op_mem_91_20_1_15>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_6_3379c864c6/butterfly_direct_6d0f3e0aba/addsub0/op_mem_91_20_1_16>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_6_3379c864c6/butterfly_direct_6d0f3e0aba/addsub0/op_mem_91_20_1_17>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_6_3379c864c6/butterfly_direct_6d0f3e0aba/addsub0/op_mem_91_20_1_18>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_6_3379c864c6/butterfly_direct_6d0f3e0aba/addsub0/op_mem_91_20_1_19>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_6_3379c864c6/butterfly_direct_6d0f3e0aba/addsub0/op_mem_91_20_1_20>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_6_3379c864c6/butterfly_direct_6d0f3e0aba/addsub0/op_mem_91_20_1_21>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_6_3379c864c6/butterfly_direct_6d0f3e0aba/addsub0/op_mem_91_20_1_22>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_6_3379c864c6/butterfly_direct_6d0f3e0aba/addsub1/op_mem_91_20_1_0>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_6_3379c864c6/butterfly_direct_6d0f3e0aba/addsub1/op_mem_91_20_1_1>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_6_3379c864c6/butterfly_direct_6d0f3e0aba/addsub1/op_mem_91_20_1_2>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_6_3379c864c6/butterfly_direct_6d0f3e0aba/addsub1/op_mem_91_20_1_3>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_6_3379c864c6/butterfly_direct_6d0f3e0aba/addsub1/op_mem_91_20_1_4>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_6_3379c864c6/butterfly_direct_6d0f3e0aba/addsub1/op_mem_91_20_1_5>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_6_3379c864c6/butterfly_direct_6d0f3e0aba/addsub1/op_mem_91_20_1_6>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_6_3379c864c6/butterfly_direct_6d0f3e0aba/addsub1/op_mem_91_20_1_7>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_6_3379c864c6/butterfly_direct_6d0f3e0aba/addsub1/op_mem_91_20_1_8>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_6_3379c864c6/butterfly_direct_6d0f3e0aba/addsub1/op_mem_91_20_1_9>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_6_3379c864c6/butterfly_direct_6d0f3e0aba/addsub1/op_mem_91_20_1_10>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_6_3379c864c6/butterfly_direct_6d0f3e0aba/addsub1/op_mem_91_20_1_11>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_6_3379c864c6/butterfly_direct_6d0f3e0aba/addsub1/op_mem_91_20_1_12>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_6_3379c864c6/butterfly_direct_6d0f3e0aba/addsub1/op_mem_91_20_1_13>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_6_3379c864c6/butterfly_direct_6d0f3e0aba/addsub1/op_mem_91_20_1_14>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_6_3379c864c6/butterfly_direct_6d0f3e0aba/addsub1/op_mem_91_20_1_15>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_6_3379c864c6/butterfly_direct_6d0f3e0aba/addsub1/op_mem_91_20_1_16>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_6_3379c864c6/butterfly_direct_6d0f3e0aba/addsub1/op_mem_91_20_1_17>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_6_3379c864c6/butterfly_direct_6d0f3e0aba/addsub1/op_mem_91_20_1_18>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_6_3379c864c6/butterfly_direct_6d0f3e0aba/addsub1/op_mem_91_20_1_19>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_6_3379c864c6/butterfly_direct_6d0f3e0aba/addsub1/op_mem_91_20_1_20>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_6_3379c864c6/butterfly_direct_6d0f3e0aba/addsub1/op_mem_91_20_1_21>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_6_3379c864c6/butterfly_direct_6d0f3e0aba/addsub1/op_mem_91_20_1_22>.
	Found 5-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_6_3379c864c6/butterfly_direct_6d0f3e0aba/sync_delay/op_mem_20_24_4>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_5_47f5cf444b/butterfly_direct_fd702b3dc4/mux0/pipe_16_22_1_23>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_5_47f5cf444b/butterfly_direct_fd702b3dc4/mux1/pipe_16_22_1_23>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_5_47f5cf444b/butterfly_direct_fd702b3dc4/mux2/pipe_16_22_1_23>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_5_47f5cf444b/butterfly_direct_fd702b3dc4/mux3/pipe_16_22_1_23>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_5_47f5cf444b/butterfly_direct_fd702b3dc4/addsub2/op_mem_91_20_1_0>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_5_47f5cf444b/butterfly_direct_fd702b3dc4/addsub2/op_mem_91_20_1_1>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_5_47f5cf444b/butterfly_direct_fd702b3dc4/addsub2/op_mem_91_20_1_2>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_5_47f5cf444b/butterfly_direct_fd702b3dc4/addsub2/op_mem_91_20_1_3>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_5_47f5cf444b/butterfly_direct_fd702b3dc4/addsub2/op_mem_91_20_1_4>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_5_47f5cf444b/butterfly_direct_fd702b3dc4/addsub2/op_mem_91_20_1_5>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_5_47f5cf444b/butterfly_direct_fd702b3dc4/addsub2/op_mem_91_20_1_6>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_5_47f5cf444b/butterfly_direct_fd702b3dc4/addsub2/op_mem_91_20_1_7>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_5_47f5cf444b/butterfly_direct_fd702b3dc4/addsub2/op_mem_91_20_1_8>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_5_47f5cf444b/butterfly_direct_fd702b3dc4/addsub2/op_mem_91_20_1_9>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_5_47f5cf444b/butterfly_direct_fd702b3dc4/addsub2/op_mem_91_20_1_10>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_5_47f5cf444b/butterfly_direct_fd702b3dc4/addsub2/op_mem_91_20_1_11>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_5_47f5cf444b/butterfly_direct_fd702b3dc4/addsub2/op_mem_91_20_1_12>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_5_47f5cf444b/butterfly_direct_fd702b3dc4/addsub2/op_mem_91_20_1_13>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_5_47f5cf444b/butterfly_direct_fd702b3dc4/addsub2/op_mem_91_20_1_14>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_5_47f5cf444b/butterfly_direct_fd702b3dc4/addsub2/op_mem_91_20_1_15>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_5_47f5cf444b/butterfly_direct_fd702b3dc4/addsub2/op_mem_91_20_1_16>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_5_47f5cf444b/butterfly_direct_fd702b3dc4/addsub2/op_mem_91_20_1_17>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_5_47f5cf444b/butterfly_direct_fd702b3dc4/addsub2/op_mem_91_20_1_18>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_5_47f5cf444b/butterfly_direct_fd702b3dc4/addsub2/op_mem_91_20_1_19>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_5_47f5cf444b/butterfly_direct_fd702b3dc4/addsub2/op_mem_91_20_1_20>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_5_47f5cf444b/butterfly_direct_fd702b3dc4/addsub2/op_mem_91_20_1_21>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_5_47f5cf444b/butterfly_direct_fd702b3dc4/addsub2/op_mem_91_20_1_22>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_5_47f5cf444b/butterfly_direct_fd702b3dc4/addsub3/op_mem_91_20_1_0>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_5_47f5cf444b/butterfly_direct_fd702b3dc4/addsub3/op_mem_91_20_1_1>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_5_47f5cf444b/butterfly_direct_fd702b3dc4/addsub3/op_mem_91_20_1_2>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_5_47f5cf444b/butterfly_direct_fd702b3dc4/addsub3/op_mem_91_20_1_3>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_5_47f5cf444b/butterfly_direct_fd702b3dc4/addsub3/op_mem_91_20_1_4>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_5_47f5cf444b/butterfly_direct_fd702b3dc4/addsub3/op_mem_91_20_1_5>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_5_47f5cf444b/butterfly_direct_fd702b3dc4/addsub3/op_mem_91_20_1_6>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_5_47f5cf444b/butterfly_direct_fd702b3dc4/addsub3/op_mem_91_20_1_7>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_5_47f5cf444b/butterfly_direct_fd702b3dc4/addsub3/op_mem_91_20_1_8>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_5_47f5cf444b/butterfly_direct_fd702b3dc4/addsub3/op_mem_91_20_1_9>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_5_47f5cf444b/butterfly_direct_fd702b3dc4/addsub3/op_mem_91_20_1_10>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_5_47f5cf444b/butterfly_direct_fd702b3dc4/addsub3/op_mem_91_20_1_11>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_5_47f5cf444b/butterfly_direct_fd702b3dc4/addsub3/op_mem_91_20_1_12>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_5_47f5cf444b/butterfly_direct_fd702b3dc4/addsub3/op_mem_91_20_1_13>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_5_47f5cf444b/butterfly_direct_fd702b3dc4/addsub3/op_mem_91_20_1_14>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_5_47f5cf444b/butterfly_direct_fd702b3dc4/addsub3/op_mem_91_20_1_15>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_5_47f5cf444b/butterfly_direct_fd702b3dc4/addsub3/op_mem_91_20_1_16>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_5_47f5cf444b/butterfly_direct_fd702b3dc4/addsub3/op_mem_91_20_1_17>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_5_47f5cf444b/butterfly_direct_fd702b3dc4/addsub3/op_mem_91_20_1_18>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_5_47f5cf444b/butterfly_direct_fd702b3dc4/addsub3/op_mem_91_20_1_19>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_5_47f5cf444b/butterfly_direct_fd702b3dc4/addsub3/op_mem_91_20_1_20>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_5_47f5cf444b/butterfly_direct_fd702b3dc4/addsub3/op_mem_91_20_1_21>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_5_47f5cf444b/butterfly_direct_fd702b3dc4/addsub3/op_mem_91_20_1_22>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_5_47f5cf444b/butterfly_direct_fd702b3dc4/addsub0/op_mem_91_20_1_0>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_5_47f5cf444b/butterfly_direct_fd702b3dc4/addsub0/op_mem_91_20_1_1>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_5_47f5cf444b/butterfly_direct_fd702b3dc4/addsub0/op_mem_91_20_1_2>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_5_47f5cf444b/butterfly_direct_fd702b3dc4/addsub0/op_mem_91_20_1_3>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_5_47f5cf444b/butterfly_direct_fd702b3dc4/addsub0/op_mem_91_20_1_4>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_5_47f5cf444b/butterfly_direct_fd702b3dc4/addsub0/op_mem_91_20_1_5>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_5_47f5cf444b/butterfly_direct_fd702b3dc4/addsub0/op_mem_91_20_1_6>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_5_47f5cf444b/butterfly_direct_fd702b3dc4/addsub0/op_mem_91_20_1_7>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_5_47f5cf444b/butterfly_direct_fd702b3dc4/addsub0/op_mem_91_20_1_8>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_5_47f5cf444b/butterfly_direct_fd702b3dc4/addsub0/op_mem_91_20_1_9>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_5_47f5cf444b/butterfly_direct_fd702b3dc4/addsub0/op_mem_91_20_1_10>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_5_47f5cf444b/butterfly_direct_fd702b3dc4/addsub0/op_mem_91_20_1_11>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_5_47f5cf444b/butterfly_direct_fd702b3dc4/addsub0/op_mem_91_20_1_12>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_5_47f5cf444b/butterfly_direct_fd702b3dc4/addsub0/op_mem_91_20_1_13>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_5_47f5cf444b/butterfly_direct_fd702b3dc4/addsub0/op_mem_91_20_1_14>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_5_47f5cf444b/butterfly_direct_fd702b3dc4/addsub0/op_mem_91_20_1_15>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_5_47f5cf444b/butterfly_direct_fd702b3dc4/addsub0/op_mem_91_20_1_16>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_5_47f5cf444b/butterfly_direct_fd702b3dc4/addsub0/op_mem_91_20_1_17>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_5_47f5cf444b/butterfly_direct_fd702b3dc4/addsub0/op_mem_91_20_1_18>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_5_47f5cf444b/butterfly_direct_fd702b3dc4/addsub0/op_mem_91_20_1_19>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_5_47f5cf444b/butterfly_direct_fd702b3dc4/addsub0/op_mem_91_20_1_20>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_5_47f5cf444b/butterfly_direct_fd702b3dc4/addsub0/op_mem_91_20_1_21>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_5_47f5cf444b/butterfly_direct_fd702b3dc4/addsub0/op_mem_91_20_1_22>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_5_47f5cf444b/butterfly_direct_fd702b3dc4/addsub1/op_mem_91_20_1_0>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_5_47f5cf444b/butterfly_direct_fd702b3dc4/addsub1/op_mem_91_20_1_1>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_5_47f5cf444b/butterfly_direct_fd702b3dc4/addsub1/op_mem_91_20_1_2>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_5_47f5cf444b/butterfly_direct_fd702b3dc4/addsub1/op_mem_91_20_1_3>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_5_47f5cf444b/butterfly_direct_fd702b3dc4/addsub1/op_mem_91_20_1_4>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_5_47f5cf444b/butterfly_direct_fd702b3dc4/addsub1/op_mem_91_20_1_5>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_5_47f5cf444b/butterfly_direct_fd702b3dc4/addsub1/op_mem_91_20_1_6>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_5_47f5cf444b/butterfly_direct_fd702b3dc4/addsub1/op_mem_91_20_1_7>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_5_47f5cf444b/butterfly_direct_fd702b3dc4/addsub1/op_mem_91_20_1_8>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_5_47f5cf444b/butterfly_direct_fd702b3dc4/addsub1/op_mem_91_20_1_9>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_5_47f5cf444b/butterfly_direct_fd702b3dc4/addsub1/op_mem_91_20_1_10>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_5_47f5cf444b/butterfly_direct_fd702b3dc4/addsub1/op_mem_91_20_1_11>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_5_47f5cf444b/butterfly_direct_fd702b3dc4/addsub1/op_mem_91_20_1_12>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_5_47f5cf444b/butterfly_direct_fd702b3dc4/addsub1/op_mem_91_20_1_13>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_5_47f5cf444b/butterfly_direct_fd702b3dc4/addsub1/op_mem_91_20_1_14>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_5_47f5cf444b/butterfly_direct_fd702b3dc4/addsub1/op_mem_91_20_1_15>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_5_47f5cf444b/butterfly_direct_fd702b3dc4/addsub1/op_mem_91_20_1_16>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_5_47f5cf444b/butterfly_direct_fd702b3dc4/addsub1/op_mem_91_20_1_17>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_5_47f5cf444b/butterfly_direct_fd702b3dc4/addsub1/op_mem_91_20_1_18>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_5_47f5cf444b/butterfly_direct_fd702b3dc4/addsub1/op_mem_91_20_1_19>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_5_47f5cf444b/butterfly_direct_fd702b3dc4/addsub1/op_mem_91_20_1_20>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_5_47f5cf444b/butterfly_direct_fd702b3dc4/addsub1/op_mem_91_20_1_21>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_5_47f5cf444b/butterfly_direct_fd702b3dc4/addsub1/op_mem_91_20_1_22>.
	Found 5-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_5_47f5cf444b/butterfly_direct_fd702b3dc4/sync_delay/op_mem_20_24_4>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_4_171e508cf3/butterfly_direct_db55f3a9ea/mux0/pipe_16_22_1_23>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_4_171e508cf3/butterfly_direct_db55f3a9ea/mux1/pipe_16_22_1_23>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_4_171e508cf3/butterfly_direct_db55f3a9ea/mux2/pipe_16_22_1_23>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_4_171e508cf3/butterfly_direct_db55f3a9ea/mux3/pipe_16_22_1_23>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_4_171e508cf3/butterfly_direct_db55f3a9ea/addsub2/op_mem_91_20_1_0>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_4_171e508cf3/butterfly_direct_db55f3a9ea/addsub2/op_mem_91_20_1_1>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_4_171e508cf3/butterfly_direct_db55f3a9ea/addsub2/op_mem_91_20_1_2>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_4_171e508cf3/butterfly_direct_db55f3a9ea/addsub2/op_mem_91_20_1_3>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_4_171e508cf3/butterfly_direct_db55f3a9ea/addsub2/op_mem_91_20_1_4>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_4_171e508cf3/butterfly_direct_db55f3a9ea/addsub2/op_mem_91_20_1_5>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_4_171e508cf3/butterfly_direct_db55f3a9ea/addsub2/op_mem_91_20_1_6>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_4_171e508cf3/butterfly_direct_db55f3a9ea/addsub2/op_mem_91_20_1_7>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_4_171e508cf3/butterfly_direct_db55f3a9ea/addsub2/op_mem_91_20_1_8>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_4_171e508cf3/butterfly_direct_db55f3a9ea/addsub2/op_mem_91_20_1_9>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_4_171e508cf3/butterfly_direct_db55f3a9ea/addsub2/op_mem_91_20_1_10>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_4_171e508cf3/butterfly_direct_db55f3a9ea/addsub2/op_mem_91_20_1_11>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_4_171e508cf3/butterfly_direct_db55f3a9ea/addsub2/op_mem_91_20_1_12>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_4_171e508cf3/butterfly_direct_db55f3a9ea/addsub2/op_mem_91_20_1_13>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_4_171e508cf3/butterfly_direct_db55f3a9ea/addsub2/op_mem_91_20_1_14>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_4_171e508cf3/butterfly_direct_db55f3a9ea/addsub2/op_mem_91_20_1_15>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_4_171e508cf3/butterfly_direct_db55f3a9ea/addsub2/op_mem_91_20_1_16>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_4_171e508cf3/butterfly_direct_db55f3a9ea/addsub2/op_mem_91_20_1_17>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_4_171e508cf3/butterfly_direct_db55f3a9ea/addsub2/op_mem_91_20_1_18>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_4_171e508cf3/butterfly_direct_db55f3a9ea/addsub2/op_mem_91_20_1_19>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_4_171e508cf3/butterfly_direct_db55f3a9ea/addsub2/op_mem_91_20_1_20>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_4_171e508cf3/butterfly_direct_db55f3a9ea/addsub2/op_mem_91_20_1_21>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_4_171e508cf3/butterfly_direct_db55f3a9ea/addsub2/op_mem_91_20_1_22>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_4_171e508cf3/butterfly_direct_db55f3a9ea/addsub3/op_mem_91_20_1_0>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_4_171e508cf3/butterfly_direct_db55f3a9ea/addsub3/op_mem_91_20_1_1>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_4_171e508cf3/butterfly_direct_db55f3a9ea/addsub3/op_mem_91_20_1_2>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_4_171e508cf3/butterfly_direct_db55f3a9ea/addsub3/op_mem_91_20_1_3>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_4_171e508cf3/butterfly_direct_db55f3a9ea/addsub3/op_mem_91_20_1_4>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_4_171e508cf3/butterfly_direct_db55f3a9ea/addsub3/op_mem_91_20_1_5>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_4_171e508cf3/butterfly_direct_db55f3a9ea/addsub3/op_mem_91_20_1_6>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_4_171e508cf3/butterfly_direct_db55f3a9ea/addsub3/op_mem_91_20_1_7>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_4_171e508cf3/butterfly_direct_db55f3a9ea/addsub3/op_mem_91_20_1_8>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_4_171e508cf3/butterfly_direct_db55f3a9ea/addsub3/op_mem_91_20_1_9>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_4_171e508cf3/butterfly_direct_db55f3a9ea/addsub3/op_mem_91_20_1_10>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_4_171e508cf3/butterfly_direct_db55f3a9ea/addsub3/op_mem_91_20_1_11>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_4_171e508cf3/butterfly_direct_db55f3a9ea/addsub3/op_mem_91_20_1_12>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_4_171e508cf3/butterfly_direct_db55f3a9ea/addsub3/op_mem_91_20_1_13>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_4_171e508cf3/butterfly_direct_db55f3a9ea/addsub3/op_mem_91_20_1_14>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_4_171e508cf3/butterfly_direct_db55f3a9ea/addsub3/op_mem_91_20_1_15>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_4_171e508cf3/butterfly_direct_db55f3a9ea/addsub3/op_mem_91_20_1_16>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_4_171e508cf3/butterfly_direct_db55f3a9ea/addsub3/op_mem_91_20_1_17>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_4_171e508cf3/butterfly_direct_db55f3a9ea/addsub3/op_mem_91_20_1_18>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_4_171e508cf3/butterfly_direct_db55f3a9ea/addsub3/op_mem_91_20_1_19>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_4_171e508cf3/butterfly_direct_db55f3a9ea/addsub3/op_mem_91_20_1_20>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_4_171e508cf3/butterfly_direct_db55f3a9ea/addsub3/op_mem_91_20_1_21>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_4_171e508cf3/butterfly_direct_db55f3a9ea/addsub3/op_mem_91_20_1_22>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_4_171e508cf3/butterfly_direct_db55f3a9ea/addsub0/op_mem_91_20_1_0>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_4_171e508cf3/butterfly_direct_db55f3a9ea/addsub0/op_mem_91_20_1_1>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_4_171e508cf3/butterfly_direct_db55f3a9ea/addsub0/op_mem_91_20_1_2>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_4_171e508cf3/butterfly_direct_db55f3a9ea/addsub0/op_mem_91_20_1_3>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_4_171e508cf3/butterfly_direct_db55f3a9ea/addsub0/op_mem_91_20_1_4>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_4_171e508cf3/butterfly_direct_db55f3a9ea/addsub0/op_mem_91_20_1_5>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_4_171e508cf3/butterfly_direct_db55f3a9ea/addsub0/op_mem_91_20_1_6>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_4_171e508cf3/butterfly_direct_db55f3a9ea/addsub0/op_mem_91_20_1_7>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_4_171e508cf3/butterfly_direct_db55f3a9ea/addsub0/op_mem_91_20_1_8>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_4_171e508cf3/butterfly_direct_db55f3a9ea/addsub0/op_mem_91_20_1_9>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_4_171e508cf3/butterfly_direct_db55f3a9ea/addsub0/op_mem_91_20_1_10>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_4_171e508cf3/butterfly_direct_db55f3a9ea/addsub0/op_mem_91_20_1_11>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_4_171e508cf3/butterfly_direct_db55f3a9ea/addsub0/op_mem_91_20_1_12>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_4_171e508cf3/butterfly_direct_db55f3a9ea/addsub0/op_mem_91_20_1_13>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_4_171e508cf3/butterfly_direct_db55f3a9ea/addsub0/op_mem_91_20_1_14>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_4_171e508cf3/butterfly_direct_db55f3a9ea/addsub0/op_mem_91_20_1_15>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_4_171e508cf3/butterfly_direct_db55f3a9ea/addsub0/op_mem_91_20_1_16>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_4_171e508cf3/butterfly_direct_db55f3a9ea/addsub0/op_mem_91_20_1_17>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_4_171e508cf3/butterfly_direct_db55f3a9ea/addsub0/op_mem_91_20_1_18>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_4_171e508cf3/butterfly_direct_db55f3a9ea/addsub0/op_mem_91_20_1_19>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_4_171e508cf3/butterfly_direct_db55f3a9ea/addsub0/op_mem_91_20_1_20>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_4_171e508cf3/butterfly_direct_db55f3a9ea/addsub0/op_mem_91_20_1_21>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_4_171e508cf3/butterfly_direct_db55f3a9ea/addsub0/op_mem_91_20_1_22>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_4_171e508cf3/butterfly_direct_db55f3a9ea/addsub1/op_mem_91_20_1_0>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_4_171e508cf3/butterfly_direct_db55f3a9ea/addsub1/op_mem_91_20_1_1>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_4_171e508cf3/butterfly_direct_db55f3a9ea/addsub1/op_mem_91_20_1_2>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_4_171e508cf3/butterfly_direct_db55f3a9ea/addsub1/op_mem_91_20_1_3>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_4_171e508cf3/butterfly_direct_db55f3a9ea/addsub1/op_mem_91_20_1_4>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_4_171e508cf3/butterfly_direct_db55f3a9ea/addsub1/op_mem_91_20_1_5>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_4_171e508cf3/butterfly_direct_db55f3a9ea/addsub1/op_mem_91_20_1_6>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_4_171e508cf3/butterfly_direct_db55f3a9ea/addsub1/op_mem_91_20_1_7>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_4_171e508cf3/butterfly_direct_db55f3a9ea/addsub1/op_mem_91_20_1_8>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_4_171e508cf3/butterfly_direct_db55f3a9ea/addsub1/op_mem_91_20_1_9>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_4_171e508cf3/butterfly_direct_db55f3a9ea/addsub1/op_mem_91_20_1_10>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_4_171e508cf3/butterfly_direct_db55f3a9ea/addsub1/op_mem_91_20_1_11>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_4_171e508cf3/butterfly_direct_db55f3a9ea/addsub1/op_mem_91_20_1_12>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_4_171e508cf3/butterfly_direct_db55f3a9ea/addsub1/op_mem_91_20_1_13>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_4_171e508cf3/butterfly_direct_db55f3a9ea/addsub1/op_mem_91_20_1_14>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_4_171e508cf3/butterfly_direct_db55f3a9ea/addsub1/op_mem_91_20_1_15>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_4_171e508cf3/butterfly_direct_db55f3a9ea/addsub1/op_mem_91_20_1_16>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_4_171e508cf3/butterfly_direct_db55f3a9ea/addsub1/op_mem_91_20_1_17>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_4_171e508cf3/butterfly_direct_db55f3a9ea/addsub1/op_mem_91_20_1_18>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_4_171e508cf3/butterfly_direct_db55f3a9ea/addsub1/op_mem_91_20_1_19>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_4_171e508cf3/butterfly_direct_db55f3a9ea/addsub1/op_mem_91_20_1_20>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_4_171e508cf3/butterfly_direct_db55f3a9ea/addsub1/op_mem_91_20_1_21>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_4_171e508cf3/butterfly_direct_db55f3a9ea/addsub1/op_mem_91_20_1_22>.
	Found 5-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_4_171e508cf3/butterfly_direct_db55f3a9ea/sync_delay/op_mem_20_24_4>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_3_273a1cd05b/butterfly_direct_7728dda2c8/mux0/pipe_16_22_1_23>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_3_273a1cd05b/butterfly_direct_7728dda2c8/mux1/pipe_16_22_1_23>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_3_273a1cd05b/butterfly_direct_7728dda2c8/mux2/pipe_16_22_1_23>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_3_273a1cd05b/butterfly_direct_7728dda2c8/mux3/pipe_16_22_1_23>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_3_273a1cd05b/butterfly_direct_7728dda2c8/addsub2/op_mem_91_20_1_0>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_3_273a1cd05b/butterfly_direct_7728dda2c8/addsub2/op_mem_91_20_1_1>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_3_273a1cd05b/butterfly_direct_7728dda2c8/addsub2/op_mem_91_20_1_2>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_3_273a1cd05b/butterfly_direct_7728dda2c8/addsub2/op_mem_91_20_1_3>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_3_273a1cd05b/butterfly_direct_7728dda2c8/addsub2/op_mem_91_20_1_4>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_3_273a1cd05b/butterfly_direct_7728dda2c8/addsub2/op_mem_91_20_1_5>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_3_273a1cd05b/butterfly_direct_7728dda2c8/addsub2/op_mem_91_20_1_6>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_3_273a1cd05b/butterfly_direct_7728dda2c8/addsub2/op_mem_91_20_1_7>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_3_273a1cd05b/butterfly_direct_7728dda2c8/addsub2/op_mem_91_20_1_8>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_3_273a1cd05b/butterfly_direct_7728dda2c8/addsub2/op_mem_91_20_1_9>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_3_273a1cd05b/butterfly_direct_7728dda2c8/addsub2/op_mem_91_20_1_10>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_3_273a1cd05b/butterfly_direct_7728dda2c8/addsub2/op_mem_91_20_1_11>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_3_273a1cd05b/butterfly_direct_7728dda2c8/addsub2/op_mem_91_20_1_12>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_3_273a1cd05b/butterfly_direct_7728dda2c8/addsub2/op_mem_91_20_1_13>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_3_273a1cd05b/butterfly_direct_7728dda2c8/addsub2/op_mem_91_20_1_14>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_3_273a1cd05b/butterfly_direct_7728dda2c8/addsub2/op_mem_91_20_1_15>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_3_273a1cd05b/butterfly_direct_7728dda2c8/addsub2/op_mem_91_20_1_16>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_3_273a1cd05b/butterfly_direct_7728dda2c8/addsub2/op_mem_91_20_1_17>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_3_273a1cd05b/butterfly_direct_7728dda2c8/addsub2/op_mem_91_20_1_18>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_3_273a1cd05b/butterfly_direct_7728dda2c8/addsub2/op_mem_91_20_1_19>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_3_273a1cd05b/butterfly_direct_7728dda2c8/addsub2/op_mem_91_20_1_20>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_3_273a1cd05b/butterfly_direct_7728dda2c8/addsub2/op_mem_91_20_1_21>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_3_273a1cd05b/butterfly_direct_7728dda2c8/addsub2/op_mem_91_20_1_22>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_3_273a1cd05b/butterfly_direct_7728dda2c8/addsub3/op_mem_91_20_1_0>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_3_273a1cd05b/butterfly_direct_7728dda2c8/addsub3/op_mem_91_20_1_1>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_3_273a1cd05b/butterfly_direct_7728dda2c8/addsub3/op_mem_91_20_1_2>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_3_273a1cd05b/butterfly_direct_7728dda2c8/addsub3/op_mem_91_20_1_3>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_3_273a1cd05b/butterfly_direct_7728dda2c8/addsub3/op_mem_91_20_1_4>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_3_273a1cd05b/butterfly_direct_7728dda2c8/addsub3/op_mem_91_20_1_5>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_3_273a1cd05b/butterfly_direct_7728dda2c8/addsub3/op_mem_91_20_1_6>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_3_273a1cd05b/butterfly_direct_7728dda2c8/addsub3/op_mem_91_20_1_7>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_3_273a1cd05b/butterfly_direct_7728dda2c8/addsub3/op_mem_91_20_1_8>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_3_273a1cd05b/butterfly_direct_7728dda2c8/addsub3/op_mem_91_20_1_9>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_3_273a1cd05b/butterfly_direct_7728dda2c8/addsub3/op_mem_91_20_1_10>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_3_273a1cd05b/butterfly_direct_7728dda2c8/addsub3/op_mem_91_20_1_11>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_3_273a1cd05b/butterfly_direct_7728dda2c8/addsub3/op_mem_91_20_1_12>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_3_273a1cd05b/butterfly_direct_7728dda2c8/addsub3/op_mem_91_20_1_13>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_3_273a1cd05b/butterfly_direct_7728dda2c8/addsub3/op_mem_91_20_1_14>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_3_273a1cd05b/butterfly_direct_7728dda2c8/addsub3/op_mem_91_20_1_15>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_3_273a1cd05b/butterfly_direct_7728dda2c8/addsub3/op_mem_91_20_1_16>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_3_273a1cd05b/butterfly_direct_7728dda2c8/addsub3/op_mem_91_20_1_17>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_3_273a1cd05b/butterfly_direct_7728dda2c8/addsub3/op_mem_91_20_1_18>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_3_273a1cd05b/butterfly_direct_7728dda2c8/addsub3/op_mem_91_20_1_19>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_3_273a1cd05b/butterfly_direct_7728dda2c8/addsub3/op_mem_91_20_1_20>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_3_273a1cd05b/butterfly_direct_7728dda2c8/addsub3/op_mem_91_20_1_21>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_3_273a1cd05b/butterfly_direct_7728dda2c8/addsub3/op_mem_91_20_1_22>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_3_273a1cd05b/butterfly_direct_7728dda2c8/addsub0/op_mem_91_20_1_0>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_3_273a1cd05b/butterfly_direct_7728dda2c8/addsub0/op_mem_91_20_1_1>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_3_273a1cd05b/butterfly_direct_7728dda2c8/addsub0/op_mem_91_20_1_2>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_3_273a1cd05b/butterfly_direct_7728dda2c8/addsub0/op_mem_91_20_1_3>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_3_273a1cd05b/butterfly_direct_7728dda2c8/addsub0/op_mem_91_20_1_4>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_3_273a1cd05b/butterfly_direct_7728dda2c8/addsub0/op_mem_91_20_1_5>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_3_273a1cd05b/butterfly_direct_7728dda2c8/addsub0/op_mem_91_20_1_6>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_3_273a1cd05b/butterfly_direct_7728dda2c8/addsub0/op_mem_91_20_1_7>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_3_273a1cd05b/butterfly_direct_7728dda2c8/addsub0/op_mem_91_20_1_8>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_3_273a1cd05b/butterfly_direct_7728dda2c8/addsub0/op_mem_91_20_1_9>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_3_273a1cd05b/butterfly_direct_7728dda2c8/addsub0/op_mem_91_20_1_10>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_3_273a1cd05b/butterfly_direct_7728dda2c8/addsub0/op_mem_91_20_1_11>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_3_273a1cd05b/butterfly_direct_7728dda2c8/addsub0/op_mem_91_20_1_12>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_3_273a1cd05b/butterfly_direct_7728dda2c8/addsub0/op_mem_91_20_1_13>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_3_273a1cd05b/butterfly_direct_7728dda2c8/addsub0/op_mem_91_20_1_14>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_3_273a1cd05b/butterfly_direct_7728dda2c8/addsub0/op_mem_91_20_1_15>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_3_273a1cd05b/butterfly_direct_7728dda2c8/addsub0/op_mem_91_20_1_16>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_3_273a1cd05b/butterfly_direct_7728dda2c8/addsub0/op_mem_91_20_1_17>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_3_273a1cd05b/butterfly_direct_7728dda2c8/addsub0/op_mem_91_20_1_18>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_3_273a1cd05b/butterfly_direct_7728dda2c8/addsub0/op_mem_91_20_1_19>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_3_273a1cd05b/butterfly_direct_7728dda2c8/addsub0/op_mem_91_20_1_20>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_3_273a1cd05b/butterfly_direct_7728dda2c8/addsub0/op_mem_91_20_1_21>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_3_273a1cd05b/butterfly_direct_7728dda2c8/addsub0/op_mem_91_20_1_22>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_3_273a1cd05b/butterfly_direct_7728dda2c8/addsub1/op_mem_91_20_1_0>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_3_273a1cd05b/butterfly_direct_7728dda2c8/addsub1/op_mem_91_20_1_1>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_3_273a1cd05b/butterfly_direct_7728dda2c8/addsub1/op_mem_91_20_1_2>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_3_273a1cd05b/butterfly_direct_7728dda2c8/addsub1/op_mem_91_20_1_3>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_3_273a1cd05b/butterfly_direct_7728dda2c8/addsub1/op_mem_91_20_1_4>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_3_273a1cd05b/butterfly_direct_7728dda2c8/addsub1/op_mem_91_20_1_5>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_3_273a1cd05b/butterfly_direct_7728dda2c8/addsub1/op_mem_91_20_1_6>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_3_273a1cd05b/butterfly_direct_7728dda2c8/addsub1/op_mem_91_20_1_7>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_3_273a1cd05b/butterfly_direct_7728dda2c8/addsub1/op_mem_91_20_1_8>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_3_273a1cd05b/butterfly_direct_7728dda2c8/addsub1/op_mem_91_20_1_9>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_3_273a1cd05b/butterfly_direct_7728dda2c8/addsub1/op_mem_91_20_1_10>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_3_273a1cd05b/butterfly_direct_7728dda2c8/addsub1/op_mem_91_20_1_11>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_3_273a1cd05b/butterfly_direct_7728dda2c8/addsub1/op_mem_91_20_1_12>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_3_273a1cd05b/butterfly_direct_7728dda2c8/addsub1/op_mem_91_20_1_13>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_3_273a1cd05b/butterfly_direct_7728dda2c8/addsub1/op_mem_91_20_1_14>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_3_273a1cd05b/butterfly_direct_7728dda2c8/addsub1/op_mem_91_20_1_15>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_3_273a1cd05b/butterfly_direct_7728dda2c8/addsub1/op_mem_91_20_1_16>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_3_273a1cd05b/butterfly_direct_7728dda2c8/addsub1/op_mem_91_20_1_17>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_3_273a1cd05b/butterfly_direct_7728dda2c8/addsub1/op_mem_91_20_1_18>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_3_273a1cd05b/butterfly_direct_7728dda2c8/addsub1/op_mem_91_20_1_19>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_3_273a1cd05b/butterfly_direct_7728dda2c8/addsub1/op_mem_91_20_1_20>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_3_273a1cd05b/butterfly_direct_7728dda2c8/addsub1/op_mem_91_20_1_21>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_3_273a1cd05b/butterfly_direct_7728dda2c8/addsub1/op_mem_91_20_1_22>.
	Found 5-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_3_273a1cd05b/butterfly_direct_7728dda2c8/sync_delay/op_mem_20_24_4>.
	Found 4-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_2_c642f0c1ce/butterfly_direct_cdabae6b59/twiddle_stage_2_950cc35a79/delay2/op_mem_20_24_3>.
	Found 7-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_2_c642f0c1ce/butterfly_direct_cdabae6b59/twiddle_stage_2_950cc35a79/delay1/op_mem_20_24_6_17>.
	Found 7-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_2_c642f0c1ce/butterfly_direct_cdabae6b59/twiddle_stage_2_950cc35a79/delay1/op_mem_20_24_6_16>.
	Found 7-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_2_c642f0c1ce/butterfly_direct_cdabae6b59/twiddle_stage_2_950cc35a79/delay1/op_mem_20_24_6_15>.
	Found 7-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_2_c642f0c1ce/butterfly_direct_cdabae6b59/twiddle_stage_2_950cc35a79/delay1/op_mem_20_24_6_14>.
	Found 7-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_2_c642f0c1ce/butterfly_direct_cdabae6b59/twiddle_stage_2_950cc35a79/delay1/op_mem_20_24_6_13>.
	Found 7-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_2_c642f0c1ce/butterfly_direct_cdabae6b59/twiddle_stage_2_950cc35a79/delay1/op_mem_20_24_6_12>.
	Found 7-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_2_c642f0c1ce/butterfly_direct_cdabae6b59/twiddle_stage_2_950cc35a79/delay1/op_mem_20_24_6_11>.
	Found 7-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_2_c642f0c1ce/butterfly_direct_cdabae6b59/twiddle_stage_2_950cc35a79/delay1/op_mem_20_24_6_10>.
	Found 7-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_2_c642f0c1ce/butterfly_direct_cdabae6b59/twiddle_stage_2_950cc35a79/delay1/op_mem_20_24_6_9>.
	Found 7-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_2_c642f0c1ce/butterfly_direct_cdabae6b59/twiddle_stage_2_950cc35a79/delay1/op_mem_20_24_6_8>.
	Found 7-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_2_c642f0c1ce/butterfly_direct_cdabae6b59/twiddle_stage_2_950cc35a79/delay1/op_mem_20_24_6_7>.
	Found 7-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_2_c642f0c1ce/butterfly_direct_cdabae6b59/twiddle_stage_2_950cc35a79/delay1/op_mem_20_24_6_6>.
	Found 7-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_2_c642f0c1ce/butterfly_direct_cdabae6b59/twiddle_stage_2_950cc35a79/delay1/op_mem_20_24_6_5>.
	Found 7-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_2_c642f0c1ce/butterfly_direct_cdabae6b59/twiddle_stage_2_950cc35a79/delay1/op_mem_20_24_6_4>.
	Found 7-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_2_c642f0c1ce/butterfly_direct_cdabae6b59/twiddle_stage_2_950cc35a79/delay1/op_mem_20_24_6_3>.
	Found 7-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_2_c642f0c1ce/butterfly_direct_cdabae6b59/twiddle_stage_2_950cc35a79/delay1/op_mem_20_24_6_2>.
	Found 7-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_2_c642f0c1ce/butterfly_direct_cdabae6b59/twiddle_stage_2_950cc35a79/delay1/op_mem_20_24_6_1>.
	Found 7-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_2_c642f0c1ce/butterfly_direct_cdabae6b59/twiddle_stage_2_950cc35a79/delay1/op_mem_20_24_6_0>.
	Found 7-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_2_c642f0c1ce/butterfly_direct_cdabae6b59/twiddle_stage_2_950cc35a79/delay0/op_mem_20_24_6_17>.
	Found 7-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_2_c642f0c1ce/butterfly_direct_cdabae6b59/twiddle_stage_2_950cc35a79/delay0/op_mem_20_24_6_16>.
	Found 7-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_2_c642f0c1ce/butterfly_direct_cdabae6b59/twiddle_stage_2_950cc35a79/delay0/op_mem_20_24_6_15>.
	Found 7-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_2_c642f0c1ce/butterfly_direct_cdabae6b59/twiddle_stage_2_950cc35a79/delay0/op_mem_20_24_6_14>.
	Found 7-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_2_c642f0c1ce/butterfly_direct_cdabae6b59/twiddle_stage_2_950cc35a79/delay0/op_mem_20_24_6_13>.
	Found 7-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_2_c642f0c1ce/butterfly_direct_cdabae6b59/twiddle_stage_2_950cc35a79/delay0/op_mem_20_24_6_12>.
	Found 7-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_2_c642f0c1ce/butterfly_direct_cdabae6b59/twiddle_stage_2_950cc35a79/delay0/op_mem_20_24_6_11>.
	Found 7-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_2_c642f0c1ce/butterfly_direct_cdabae6b59/twiddle_stage_2_950cc35a79/delay0/op_mem_20_24_6_10>.
	Found 7-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_2_c642f0c1ce/butterfly_direct_cdabae6b59/twiddle_stage_2_950cc35a79/delay0/op_mem_20_24_6_9>.
	Found 7-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_2_c642f0c1ce/butterfly_direct_cdabae6b59/twiddle_stage_2_950cc35a79/delay0/op_mem_20_24_6_8>.
	Found 7-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_2_c642f0c1ce/butterfly_direct_cdabae6b59/twiddle_stage_2_950cc35a79/delay0/op_mem_20_24_6_7>.
	Found 7-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_2_c642f0c1ce/butterfly_direct_cdabae6b59/twiddle_stage_2_950cc35a79/delay0/op_mem_20_24_6_6>.
	Found 7-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_2_c642f0c1ce/butterfly_direct_cdabae6b59/twiddle_stage_2_950cc35a79/delay0/op_mem_20_24_6_5>.
	Found 7-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_2_c642f0c1ce/butterfly_direct_cdabae6b59/twiddle_stage_2_950cc35a79/delay0/op_mem_20_24_6_4>.
	Found 7-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_2_c642f0c1ce/butterfly_direct_cdabae6b59/twiddle_stage_2_950cc35a79/delay0/op_mem_20_24_6_3>.
	Found 7-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_2_c642f0c1ce/butterfly_direct_cdabae6b59/twiddle_stage_2_950cc35a79/delay0/op_mem_20_24_6_2>.
	Found 7-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_2_c642f0c1ce/butterfly_direct_cdabae6b59/twiddle_stage_2_950cc35a79/delay0/op_mem_20_24_6_1>.
	Found 7-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_2_c642f0c1ce/butterfly_direct_cdabae6b59/twiddle_stage_2_950cc35a79/delay0/op_mem_20_24_6_0>.
	Found 4-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_2_c642f0c1ce/butterfly_direct_cdabae6b59/twiddle_stage_2_950cc35a79/delay4/op_mem_20_24_3_17>.
	Found 4-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_2_c642f0c1ce/butterfly_direct_cdabae6b59/twiddle_stage_2_950cc35a79/delay4/op_mem_20_24_3_16>.
	Found 4-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_2_c642f0c1ce/butterfly_direct_cdabae6b59/twiddle_stage_2_950cc35a79/delay4/op_mem_20_24_3_15>.
	Found 4-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_2_c642f0c1ce/butterfly_direct_cdabae6b59/twiddle_stage_2_950cc35a79/delay4/op_mem_20_24_3_14>.
	Found 4-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_2_c642f0c1ce/butterfly_direct_cdabae6b59/twiddle_stage_2_950cc35a79/delay4/op_mem_20_24_3_13>.
	Found 4-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_2_c642f0c1ce/butterfly_direct_cdabae6b59/twiddle_stage_2_950cc35a79/delay4/op_mem_20_24_3_12>.
	Found 4-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_2_c642f0c1ce/butterfly_direct_cdabae6b59/twiddle_stage_2_950cc35a79/delay4/op_mem_20_24_3_11>.
	Found 4-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_2_c642f0c1ce/butterfly_direct_cdabae6b59/twiddle_stage_2_950cc35a79/delay4/op_mem_20_24_3_10>.
	Found 4-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_2_c642f0c1ce/butterfly_direct_cdabae6b59/twiddle_stage_2_950cc35a79/delay4/op_mem_20_24_3_9>.
	Found 4-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_2_c642f0c1ce/butterfly_direct_cdabae6b59/twiddle_stage_2_950cc35a79/delay4/op_mem_20_24_3_8>.
	Found 4-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_2_c642f0c1ce/butterfly_direct_cdabae6b59/twiddle_stage_2_950cc35a79/delay4/op_mem_20_24_3_7>.
	Found 4-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_2_c642f0c1ce/butterfly_direct_cdabae6b59/twiddle_stage_2_950cc35a79/delay4/op_mem_20_24_3_6>.
	Found 4-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_2_c642f0c1ce/butterfly_direct_cdabae6b59/twiddle_stage_2_950cc35a79/delay4/op_mem_20_24_3_5>.
	Found 4-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_2_c642f0c1ce/butterfly_direct_cdabae6b59/twiddle_stage_2_950cc35a79/delay4/op_mem_20_24_3_4>.
	Found 4-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_2_c642f0c1ce/butterfly_direct_cdabae6b59/twiddle_stage_2_950cc35a79/delay4/op_mem_20_24_3_3>.
	Found 4-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_2_c642f0c1ce/butterfly_direct_cdabae6b59/twiddle_stage_2_950cc35a79/delay4/op_mem_20_24_3_2>.
	Found 4-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_2_c642f0c1ce/butterfly_direct_cdabae6b59/twiddle_stage_2_950cc35a79/delay4/op_mem_20_24_3_1>.
	Found 4-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_2_c642f0c1ce/butterfly_direct_cdabae6b59/twiddle_stage_2_950cc35a79/delay4/op_mem_20_24_3_0>.
	Found 4-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_2_c642f0c1ce/butterfly_direct_cdabae6b59/twiddle_stage_2_950cc35a79/delay3/op_mem_20_24_3_17>.
	Found 4-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_2_c642f0c1ce/butterfly_direct_cdabae6b59/twiddle_stage_2_950cc35a79/delay3/op_mem_20_24_3_16>.
	Found 4-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_2_c642f0c1ce/butterfly_direct_cdabae6b59/twiddle_stage_2_950cc35a79/delay3/op_mem_20_24_3_15>.
	Found 4-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_2_c642f0c1ce/butterfly_direct_cdabae6b59/twiddle_stage_2_950cc35a79/delay3/op_mem_20_24_3_14>.
	Found 4-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_2_c642f0c1ce/butterfly_direct_cdabae6b59/twiddle_stage_2_950cc35a79/delay3/op_mem_20_24_3_13>.
	Found 4-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_2_c642f0c1ce/butterfly_direct_cdabae6b59/twiddle_stage_2_950cc35a79/delay3/op_mem_20_24_3_12>.
	Found 4-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_2_c642f0c1ce/butterfly_direct_cdabae6b59/twiddle_stage_2_950cc35a79/delay3/op_mem_20_24_3_11>.
	Found 4-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_2_c642f0c1ce/butterfly_direct_cdabae6b59/twiddle_stage_2_950cc35a79/delay3/op_mem_20_24_3_10>.
	Found 4-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_2_c642f0c1ce/butterfly_direct_cdabae6b59/twiddle_stage_2_950cc35a79/delay3/op_mem_20_24_3_9>.
	Found 4-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_2_c642f0c1ce/butterfly_direct_cdabae6b59/twiddle_stage_2_950cc35a79/delay3/op_mem_20_24_3_8>.
	Found 4-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_2_c642f0c1ce/butterfly_direct_cdabae6b59/twiddle_stage_2_950cc35a79/delay3/op_mem_20_24_3_7>.
	Found 4-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_2_c642f0c1ce/butterfly_direct_cdabae6b59/twiddle_stage_2_950cc35a79/delay3/op_mem_20_24_3_6>.
	Found 4-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_2_c642f0c1ce/butterfly_direct_cdabae6b59/twiddle_stage_2_950cc35a79/delay3/op_mem_20_24_3_5>.
	Found 4-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_2_c642f0c1ce/butterfly_direct_cdabae6b59/twiddle_stage_2_950cc35a79/delay3/op_mem_20_24_3_4>.
	Found 4-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_2_c642f0c1ce/butterfly_direct_cdabae6b59/twiddle_stage_2_950cc35a79/delay3/op_mem_20_24_3_3>.
	Found 4-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_2_c642f0c1ce/butterfly_direct_cdabae6b59/twiddle_stage_2_950cc35a79/delay3/op_mem_20_24_3_2>.
	Found 4-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_2_c642f0c1ce/butterfly_direct_cdabae6b59/twiddle_stage_2_950cc35a79/delay3/op_mem_20_24_3_1>.
	Found 4-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_2_c642f0c1ce/butterfly_direct_cdabae6b59/twiddle_stage_2_950cc35a79/delay3/op_mem_20_24_3_0>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_2_c642f0c1ce/butterfly_direct_cdabae6b59/twiddle_stage_2_950cc35a79/delay6/op_mem_20_24_1_17>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_2_c642f0c1ce/butterfly_direct_cdabae6b59/twiddle_stage_2_950cc35a79/delay6/op_mem_20_24_1_16>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_2_c642f0c1ce/butterfly_direct_cdabae6b59/twiddle_stage_2_950cc35a79/delay6/op_mem_20_24_1_15>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_2_c642f0c1ce/butterfly_direct_cdabae6b59/twiddle_stage_2_950cc35a79/delay6/op_mem_20_24_1_14>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_2_c642f0c1ce/butterfly_direct_cdabae6b59/twiddle_stage_2_950cc35a79/delay6/op_mem_20_24_1_13>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_2_c642f0c1ce/butterfly_direct_cdabae6b59/twiddle_stage_2_950cc35a79/delay6/op_mem_20_24_1_12>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_2_c642f0c1ce/butterfly_direct_cdabae6b59/twiddle_stage_2_950cc35a79/delay6/op_mem_20_24_1_11>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_2_c642f0c1ce/butterfly_direct_cdabae6b59/twiddle_stage_2_950cc35a79/delay6/op_mem_20_24_1_10>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_2_c642f0c1ce/butterfly_direct_cdabae6b59/twiddle_stage_2_950cc35a79/delay6/op_mem_20_24_1_9>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_2_c642f0c1ce/butterfly_direct_cdabae6b59/twiddle_stage_2_950cc35a79/delay6/op_mem_20_24_1_8>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_2_c642f0c1ce/butterfly_direct_cdabae6b59/twiddle_stage_2_950cc35a79/delay6/op_mem_20_24_1_7>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_2_c642f0c1ce/butterfly_direct_cdabae6b59/twiddle_stage_2_950cc35a79/delay6/op_mem_20_24_1_6>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_2_c642f0c1ce/butterfly_direct_cdabae6b59/twiddle_stage_2_950cc35a79/delay6/op_mem_20_24_1_5>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_2_c642f0c1ce/butterfly_direct_cdabae6b59/twiddle_stage_2_950cc35a79/delay6/op_mem_20_24_1_4>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_2_c642f0c1ce/butterfly_direct_cdabae6b59/twiddle_stage_2_950cc35a79/delay6/op_mem_20_24_1_3>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_2_c642f0c1ce/butterfly_direct_cdabae6b59/twiddle_stage_2_950cc35a79/delay6/op_mem_20_24_1_2>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_2_c642f0c1ce/butterfly_direct_cdabae6b59/twiddle_stage_2_950cc35a79/delay6/op_mem_20_24_1_1>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_2_c642f0c1ce/butterfly_direct_cdabae6b59/twiddle_stage_2_950cc35a79/delay6/op_mem_20_24_1_0>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_2_c642f0c1ce/butterfly_direct_cdabae6b59/twiddle_stage_2_950cc35a79/delay5/op_mem_20_24_1_17>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_2_c642f0c1ce/butterfly_direct_cdabae6b59/twiddle_stage_2_950cc35a79/delay5/op_mem_20_24_1_16>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_2_c642f0c1ce/butterfly_direct_cdabae6b59/twiddle_stage_2_950cc35a79/delay5/op_mem_20_24_1_15>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_2_c642f0c1ce/butterfly_direct_cdabae6b59/twiddle_stage_2_950cc35a79/delay5/op_mem_20_24_1_14>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_2_c642f0c1ce/butterfly_direct_cdabae6b59/twiddle_stage_2_950cc35a79/delay5/op_mem_20_24_1_13>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_2_c642f0c1ce/butterfly_direct_cdabae6b59/twiddle_stage_2_950cc35a79/delay5/op_mem_20_24_1_12>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_2_c642f0c1ce/butterfly_direct_cdabae6b59/twiddle_stage_2_950cc35a79/delay5/op_mem_20_24_1_11>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_2_c642f0c1ce/butterfly_direct_cdabae6b59/twiddle_stage_2_950cc35a79/delay5/op_mem_20_24_1_10>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_2_c642f0c1ce/butterfly_direct_cdabae6b59/twiddle_stage_2_950cc35a79/delay5/op_mem_20_24_1_9>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_2_c642f0c1ce/butterfly_direct_cdabae6b59/twiddle_stage_2_950cc35a79/delay5/op_mem_20_24_1_8>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_2_c642f0c1ce/butterfly_direct_cdabae6b59/twiddle_stage_2_950cc35a79/delay5/op_mem_20_24_1_7>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_2_c642f0c1ce/butterfly_direct_cdabae6b59/twiddle_stage_2_950cc35a79/delay5/op_mem_20_24_1_6>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_2_c642f0c1ce/butterfly_direct_cdabae6b59/twiddle_stage_2_950cc35a79/delay5/op_mem_20_24_1_5>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_2_c642f0c1ce/butterfly_direct_cdabae6b59/twiddle_stage_2_950cc35a79/delay5/op_mem_20_24_1_4>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_2_c642f0c1ce/butterfly_direct_cdabae6b59/twiddle_stage_2_950cc35a79/delay5/op_mem_20_24_1_3>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_2_c642f0c1ce/butterfly_direct_cdabae6b59/twiddle_stage_2_950cc35a79/delay5/op_mem_20_24_1_2>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_2_c642f0c1ce/butterfly_direct_cdabae6b59/twiddle_stage_2_950cc35a79/delay5/op_mem_20_24_1_1>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_2_c642f0c1ce/butterfly_direct_cdabae6b59/twiddle_stage_2_950cc35a79/delay5/op_mem_20_24_1_0>.
	Found 4-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_2_c642f0c1ce/butterfly_direct_cdabae6b59/twiddle_stage_2_950cc35a79/mux0/pipe_16_22_4_17>.
	Found 4-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_2_c642f0c1ce/butterfly_direct_cdabae6b59/twiddle_stage_2_950cc35a79/mux0/pipe_16_22_4_16>.
	Found 4-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_2_c642f0c1ce/butterfly_direct_cdabae6b59/twiddle_stage_2_950cc35a79/mux0/pipe_16_22_4_15>.
	Found 4-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_2_c642f0c1ce/butterfly_direct_cdabae6b59/twiddle_stage_2_950cc35a79/mux0/pipe_16_22_4_14>.
	Found 4-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_2_c642f0c1ce/butterfly_direct_cdabae6b59/twiddle_stage_2_950cc35a79/mux0/pipe_16_22_4_13>.
	Found 4-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_2_c642f0c1ce/butterfly_direct_cdabae6b59/twiddle_stage_2_950cc35a79/mux0/pipe_16_22_4_12>.
	Found 4-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_2_c642f0c1ce/butterfly_direct_cdabae6b59/twiddle_stage_2_950cc35a79/mux0/pipe_16_22_4_11>.
	Found 4-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_2_c642f0c1ce/butterfly_direct_cdabae6b59/twiddle_stage_2_950cc35a79/mux0/pipe_16_22_4_10>.
	Found 4-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_2_c642f0c1ce/butterfly_direct_cdabae6b59/twiddle_stage_2_950cc35a79/mux0/pipe_16_22_4_9>.
	Found 4-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_2_c642f0c1ce/butterfly_direct_cdabae6b59/twiddle_stage_2_950cc35a79/mux0/pipe_16_22_4_8>.
	Found 4-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_2_c642f0c1ce/butterfly_direct_cdabae6b59/twiddle_stage_2_950cc35a79/mux0/pipe_16_22_4_7>.
	Found 4-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_2_c642f0c1ce/butterfly_direct_cdabae6b59/twiddle_stage_2_950cc35a79/mux0/pipe_16_22_4_6>.
	Found 4-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_2_c642f0c1ce/butterfly_direct_cdabae6b59/twiddle_stage_2_950cc35a79/mux0/pipe_16_22_4_5>.
	Found 4-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_2_c642f0c1ce/butterfly_direct_cdabae6b59/twiddle_stage_2_950cc35a79/mux0/pipe_16_22_4_4>.
	Found 4-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_2_c642f0c1ce/butterfly_direct_cdabae6b59/twiddle_stage_2_950cc35a79/mux0/pipe_16_22_4_3>.
	Found 4-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_2_c642f0c1ce/butterfly_direct_cdabae6b59/twiddle_stage_2_950cc35a79/mux0/pipe_16_22_4_2>.
	Found 4-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_2_c642f0c1ce/butterfly_direct_cdabae6b59/twiddle_stage_2_950cc35a79/mux0/pipe_16_22_4_1>.
	Found 4-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_2_c642f0c1ce/butterfly_direct_cdabae6b59/twiddle_stage_2_950cc35a79/mux0/pipe_16_22_4_0>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_2_c642f0c1ce/butterfly_direct_cdabae6b59/mux0/pipe_16_22_1_19>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_2_c642f0c1ce/butterfly_direct_cdabae6b59/mux1/pipe_16_22_1_19>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_2_c642f0c1ce/butterfly_direct_cdabae6b59/mux2/pipe_16_22_1_19>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_2_c642f0c1ce/butterfly_direct_cdabae6b59/mux3/pipe_16_22_1_19>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_2_c642f0c1ce/butterfly_direct_cdabae6b59/addsub2/op_mem_91_20_1_0>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_2_c642f0c1ce/butterfly_direct_cdabae6b59/addsub2/op_mem_91_20_1_1>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_2_c642f0c1ce/butterfly_direct_cdabae6b59/addsub2/op_mem_91_20_1_2>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_2_c642f0c1ce/butterfly_direct_cdabae6b59/addsub2/op_mem_91_20_1_3>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_2_c642f0c1ce/butterfly_direct_cdabae6b59/addsub2/op_mem_91_20_1_4>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_2_c642f0c1ce/butterfly_direct_cdabae6b59/addsub2/op_mem_91_20_1_5>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_2_c642f0c1ce/butterfly_direct_cdabae6b59/addsub2/op_mem_91_20_1_6>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_2_c642f0c1ce/butterfly_direct_cdabae6b59/addsub2/op_mem_91_20_1_7>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_2_c642f0c1ce/butterfly_direct_cdabae6b59/addsub2/op_mem_91_20_1_8>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_2_c642f0c1ce/butterfly_direct_cdabae6b59/addsub2/op_mem_91_20_1_9>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_2_c642f0c1ce/butterfly_direct_cdabae6b59/addsub2/op_mem_91_20_1_10>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_2_c642f0c1ce/butterfly_direct_cdabae6b59/addsub2/op_mem_91_20_1_11>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_2_c642f0c1ce/butterfly_direct_cdabae6b59/addsub2/op_mem_91_20_1_12>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_2_c642f0c1ce/butterfly_direct_cdabae6b59/addsub2/op_mem_91_20_1_13>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_2_c642f0c1ce/butterfly_direct_cdabae6b59/addsub2/op_mem_91_20_1_14>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_2_c642f0c1ce/butterfly_direct_cdabae6b59/addsub2/op_mem_91_20_1_15>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_2_c642f0c1ce/butterfly_direct_cdabae6b59/addsub2/op_mem_91_20_1_16>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_2_c642f0c1ce/butterfly_direct_cdabae6b59/addsub2/op_mem_91_20_1_17>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_2_c642f0c1ce/butterfly_direct_cdabae6b59/addsub2/op_mem_91_20_1_18>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_2_c642f0c1ce/butterfly_direct_cdabae6b59/addsub3/op_mem_91_20_1_0>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_2_c642f0c1ce/butterfly_direct_cdabae6b59/addsub3/op_mem_91_20_1_1>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_2_c642f0c1ce/butterfly_direct_cdabae6b59/addsub3/op_mem_91_20_1_2>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_2_c642f0c1ce/butterfly_direct_cdabae6b59/addsub3/op_mem_91_20_1_3>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_2_c642f0c1ce/butterfly_direct_cdabae6b59/addsub3/op_mem_91_20_1_4>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_2_c642f0c1ce/butterfly_direct_cdabae6b59/addsub3/op_mem_91_20_1_5>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_2_c642f0c1ce/butterfly_direct_cdabae6b59/addsub3/op_mem_91_20_1_6>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_2_c642f0c1ce/butterfly_direct_cdabae6b59/addsub3/op_mem_91_20_1_7>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_2_c642f0c1ce/butterfly_direct_cdabae6b59/addsub3/op_mem_91_20_1_8>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_2_c642f0c1ce/butterfly_direct_cdabae6b59/addsub3/op_mem_91_20_1_9>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_2_c642f0c1ce/butterfly_direct_cdabae6b59/addsub3/op_mem_91_20_1_10>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_2_c642f0c1ce/butterfly_direct_cdabae6b59/addsub3/op_mem_91_20_1_11>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_2_c642f0c1ce/butterfly_direct_cdabae6b59/addsub3/op_mem_91_20_1_12>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_2_c642f0c1ce/butterfly_direct_cdabae6b59/addsub3/op_mem_91_20_1_13>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_2_c642f0c1ce/butterfly_direct_cdabae6b59/addsub3/op_mem_91_20_1_14>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_2_c642f0c1ce/butterfly_direct_cdabae6b59/addsub3/op_mem_91_20_1_15>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_2_c642f0c1ce/butterfly_direct_cdabae6b59/addsub3/op_mem_91_20_1_16>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_2_c642f0c1ce/butterfly_direct_cdabae6b59/addsub3/op_mem_91_20_1_17>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_2_c642f0c1ce/butterfly_direct_cdabae6b59/addsub3/op_mem_91_20_1_18>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_2_c642f0c1ce/butterfly_direct_cdabae6b59/addsub0/op_mem_91_20_1_0>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_2_c642f0c1ce/butterfly_direct_cdabae6b59/addsub0/op_mem_91_20_1_1>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_2_c642f0c1ce/butterfly_direct_cdabae6b59/addsub0/op_mem_91_20_1_2>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_2_c642f0c1ce/butterfly_direct_cdabae6b59/addsub0/op_mem_91_20_1_3>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_2_c642f0c1ce/butterfly_direct_cdabae6b59/addsub0/op_mem_91_20_1_4>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_2_c642f0c1ce/butterfly_direct_cdabae6b59/addsub0/op_mem_91_20_1_5>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_2_c642f0c1ce/butterfly_direct_cdabae6b59/addsub0/op_mem_91_20_1_6>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_2_c642f0c1ce/butterfly_direct_cdabae6b59/addsub0/op_mem_91_20_1_7>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_2_c642f0c1ce/butterfly_direct_cdabae6b59/addsub0/op_mem_91_20_1_8>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_2_c642f0c1ce/butterfly_direct_cdabae6b59/addsub0/op_mem_91_20_1_9>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_2_c642f0c1ce/butterfly_direct_cdabae6b59/addsub0/op_mem_91_20_1_10>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_2_c642f0c1ce/butterfly_direct_cdabae6b59/addsub0/op_mem_91_20_1_11>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_2_c642f0c1ce/butterfly_direct_cdabae6b59/addsub0/op_mem_91_20_1_12>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_2_c642f0c1ce/butterfly_direct_cdabae6b59/addsub0/op_mem_91_20_1_13>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_2_c642f0c1ce/butterfly_direct_cdabae6b59/addsub0/op_mem_91_20_1_14>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_2_c642f0c1ce/butterfly_direct_cdabae6b59/addsub0/op_mem_91_20_1_15>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_2_c642f0c1ce/butterfly_direct_cdabae6b59/addsub0/op_mem_91_20_1_16>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_2_c642f0c1ce/butterfly_direct_cdabae6b59/addsub0/op_mem_91_20_1_17>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_2_c642f0c1ce/butterfly_direct_cdabae6b59/addsub0/op_mem_91_20_1_18>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_2_c642f0c1ce/butterfly_direct_cdabae6b59/addsub1/op_mem_91_20_1_0>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_2_c642f0c1ce/butterfly_direct_cdabae6b59/addsub1/op_mem_91_20_1_1>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_2_c642f0c1ce/butterfly_direct_cdabae6b59/addsub1/op_mem_91_20_1_2>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_2_c642f0c1ce/butterfly_direct_cdabae6b59/addsub1/op_mem_91_20_1_3>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_2_c642f0c1ce/butterfly_direct_cdabae6b59/addsub1/op_mem_91_20_1_4>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_2_c642f0c1ce/butterfly_direct_cdabae6b59/addsub1/op_mem_91_20_1_5>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_2_c642f0c1ce/butterfly_direct_cdabae6b59/addsub1/op_mem_91_20_1_6>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_2_c642f0c1ce/butterfly_direct_cdabae6b59/addsub1/op_mem_91_20_1_7>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_2_c642f0c1ce/butterfly_direct_cdabae6b59/addsub1/op_mem_91_20_1_8>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_2_c642f0c1ce/butterfly_direct_cdabae6b59/addsub1/op_mem_91_20_1_9>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_2_c642f0c1ce/butterfly_direct_cdabae6b59/addsub1/op_mem_91_20_1_10>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_2_c642f0c1ce/butterfly_direct_cdabae6b59/addsub1/op_mem_91_20_1_11>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_2_c642f0c1ce/butterfly_direct_cdabae6b59/addsub1/op_mem_91_20_1_12>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_2_c642f0c1ce/butterfly_direct_cdabae6b59/addsub1/op_mem_91_20_1_13>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_2_c642f0c1ce/butterfly_direct_cdabae6b59/addsub1/op_mem_91_20_1_14>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_2_c642f0c1ce/butterfly_direct_cdabae6b59/addsub1/op_mem_91_20_1_15>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_2_c642f0c1ce/butterfly_direct_cdabae6b59/addsub1/op_mem_91_20_1_16>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_2_c642f0c1ce/butterfly_direct_cdabae6b59/addsub1/op_mem_91_20_1_17>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_2_c642f0c1ce/butterfly_direct_cdabae6b59/addsub1/op_mem_91_20_1_18>.
	Found 10-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_2_c642f0c1ce/butterfly_direct_cdabae6b59/sync_delay/op_mem_20_24_4>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_1_d61c5478a5/butterfly_direct_7c1bf05bb7/mux0/pipe_16_22_1_19>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_1_d61c5478a5/butterfly_direct_7c1bf05bb7/mux1/pipe_16_22_1_19>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_1_d61c5478a5/butterfly_direct_7c1bf05bb7/mux2/pipe_16_22_1_19>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_1_d61c5478a5/butterfly_direct_7c1bf05bb7/mux3/pipe_16_22_1_19>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_1_d61c5478a5/butterfly_direct_7c1bf05bb7/addsub2/op_mem_91_20_1_0>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_1_d61c5478a5/butterfly_direct_7c1bf05bb7/addsub2/op_mem_91_20_1_1>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_1_d61c5478a5/butterfly_direct_7c1bf05bb7/addsub2/op_mem_91_20_1_2>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_1_d61c5478a5/butterfly_direct_7c1bf05bb7/addsub2/op_mem_91_20_1_3>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_1_d61c5478a5/butterfly_direct_7c1bf05bb7/addsub2/op_mem_91_20_1_4>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_1_d61c5478a5/butterfly_direct_7c1bf05bb7/addsub2/op_mem_91_20_1_5>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_1_d61c5478a5/butterfly_direct_7c1bf05bb7/addsub2/op_mem_91_20_1_6>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_1_d61c5478a5/butterfly_direct_7c1bf05bb7/addsub2/op_mem_91_20_1_7>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_1_d61c5478a5/butterfly_direct_7c1bf05bb7/addsub2/op_mem_91_20_1_8>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_1_d61c5478a5/butterfly_direct_7c1bf05bb7/addsub2/op_mem_91_20_1_9>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_1_d61c5478a5/butterfly_direct_7c1bf05bb7/addsub2/op_mem_91_20_1_10>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_1_d61c5478a5/butterfly_direct_7c1bf05bb7/addsub2/op_mem_91_20_1_11>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_1_d61c5478a5/butterfly_direct_7c1bf05bb7/addsub2/op_mem_91_20_1_12>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_1_d61c5478a5/butterfly_direct_7c1bf05bb7/addsub2/op_mem_91_20_1_13>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_1_d61c5478a5/butterfly_direct_7c1bf05bb7/addsub2/op_mem_91_20_1_14>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_1_d61c5478a5/butterfly_direct_7c1bf05bb7/addsub2/op_mem_91_20_1_15>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_1_d61c5478a5/butterfly_direct_7c1bf05bb7/addsub2/op_mem_91_20_1_16>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_1_d61c5478a5/butterfly_direct_7c1bf05bb7/addsub2/op_mem_91_20_1_17>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_1_d61c5478a5/butterfly_direct_7c1bf05bb7/addsub2/op_mem_91_20_1_18>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_1_d61c5478a5/butterfly_direct_7c1bf05bb7/addsub3/op_mem_91_20_1_0>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_1_d61c5478a5/butterfly_direct_7c1bf05bb7/addsub3/op_mem_91_20_1_1>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_1_d61c5478a5/butterfly_direct_7c1bf05bb7/addsub3/op_mem_91_20_1_2>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_1_d61c5478a5/butterfly_direct_7c1bf05bb7/addsub3/op_mem_91_20_1_3>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_1_d61c5478a5/butterfly_direct_7c1bf05bb7/addsub3/op_mem_91_20_1_4>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_1_d61c5478a5/butterfly_direct_7c1bf05bb7/addsub3/op_mem_91_20_1_5>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_1_d61c5478a5/butterfly_direct_7c1bf05bb7/addsub3/op_mem_91_20_1_6>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_1_d61c5478a5/butterfly_direct_7c1bf05bb7/addsub3/op_mem_91_20_1_7>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_1_d61c5478a5/butterfly_direct_7c1bf05bb7/addsub3/op_mem_91_20_1_8>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_1_d61c5478a5/butterfly_direct_7c1bf05bb7/addsub3/op_mem_91_20_1_9>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_1_d61c5478a5/butterfly_direct_7c1bf05bb7/addsub3/op_mem_91_20_1_10>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_1_d61c5478a5/butterfly_direct_7c1bf05bb7/addsub3/op_mem_91_20_1_11>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_1_d61c5478a5/butterfly_direct_7c1bf05bb7/addsub3/op_mem_91_20_1_12>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_1_d61c5478a5/butterfly_direct_7c1bf05bb7/addsub3/op_mem_91_20_1_13>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_1_d61c5478a5/butterfly_direct_7c1bf05bb7/addsub3/op_mem_91_20_1_14>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_1_d61c5478a5/butterfly_direct_7c1bf05bb7/addsub3/op_mem_91_20_1_15>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_1_d61c5478a5/butterfly_direct_7c1bf05bb7/addsub3/op_mem_91_20_1_16>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_1_d61c5478a5/butterfly_direct_7c1bf05bb7/addsub3/op_mem_91_20_1_17>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_1_d61c5478a5/butterfly_direct_7c1bf05bb7/addsub3/op_mem_91_20_1_18>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_1_d61c5478a5/butterfly_direct_7c1bf05bb7/addsub0/op_mem_91_20_1_0>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_1_d61c5478a5/butterfly_direct_7c1bf05bb7/addsub0/op_mem_91_20_1_1>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_1_d61c5478a5/butterfly_direct_7c1bf05bb7/addsub0/op_mem_91_20_1_2>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_1_d61c5478a5/butterfly_direct_7c1bf05bb7/addsub0/op_mem_91_20_1_3>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_1_d61c5478a5/butterfly_direct_7c1bf05bb7/addsub0/op_mem_91_20_1_4>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_1_d61c5478a5/butterfly_direct_7c1bf05bb7/addsub0/op_mem_91_20_1_5>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_1_d61c5478a5/butterfly_direct_7c1bf05bb7/addsub0/op_mem_91_20_1_6>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_1_d61c5478a5/butterfly_direct_7c1bf05bb7/addsub0/op_mem_91_20_1_7>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_1_d61c5478a5/butterfly_direct_7c1bf05bb7/addsub0/op_mem_91_20_1_8>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_1_d61c5478a5/butterfly_direct_7c1bf05bb7/addsub0/op_mem_91_20_1_9>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_1_d61c5478a5/butterfly_direct_7c1bf05bb7/addsub0/op_mem_91_20_1_10>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_1_d61c5478a5/butterfly_direct_7c1bf05bb7/addsub0/op_mem_91_20_1_11>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_1_d61c5478a5/butterfly_direct_7c1bf05bb7/addsub0/op_mem_91_20_1_12>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_1_d61c5478a5/butterfly_direct_7c1bf05bb7/addsub0/op_mem_91_20_1_13>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_1_d61c5478a5/butterfly_direct_7c1bf05bb7/addsub0/op_mem_91_20_1_14>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_1_d61c5478a5/butterfly_direct_7c1bf05bb7/addsub0/op_mem_91_20_1_15>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_1_d61c5478a5/butterfly_direct_7c1bf05bb7/addsub0/op_mem_91_20_1_16>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_1_d61c5478a5/butterfly_direct_7c1bf05bb7/addsub0/op_mem_91_20_1_17>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_1_d61c5478a5/butterfly_direct_7c1bf05bb7/addsub0/op_mem_91_20_1_18>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_1_d61c5478a5/butterfly_direct_7c1bf05bb7/addsub1/op_mem_91_20_1_0>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_1_d61c5478a5/butterfly_direct_7c1bf05bb7/addsub1/op_mem_91_20_1_1>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_1_d61c5478a5/butterfly_direct_7c1bf05bb7/addsub1/op_mem_91_20_1_2>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_1_d61c5478a5/butterfly_direct_7c1bf05bb7/addsub1/op_mem_91_20_1_3>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_1_d61c5478a5/butterfly_direct_7c1bf05bb7/addsub1/op_mem_91_20_1_4>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_1_d61c5478a5/butterfly_direct_7c1bf05bb7/addsub1/op_mem_91_20_1_5>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_1_d61c5478a5/butterfly_direct_7c1bf05bb7/addsub1/op_mem_91_20_1_6>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_1_d61c5478a5/butterfly_direct_7c1bf05bb7/addsub1/op_mem_91_20_1_7>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_1_d61c5478a5/butterfly_direct_7c1bf05bb7/addsub1/op_mem_91_20_1_8>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_1_d61c5478a5/butterfly_direct_7c1bf05bb7/addsub1/op_mem_91_20_1_9>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_1_d61c5478a5/butterfly_direct_7c1bf05bb7/addsub1/op_mem_91_20_1_10>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_1_d61c5478a5/butterfly_direct_7c1bf05bb7/addsub1/op_mem_91_20_1_11>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_1_d61c5478a5/butterfly_direct_7c1bf05bb7/addsub1/op_mem_91_20_1_12>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_1_d61c5478a5/butterfly_direct_7c1bf05bb7/addsub1/op_mem_91_20_1_13>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_1_d61c5478a5/butterfly_direct_7c1bf05bb7/addsub1/op_mem_91_20_1_14>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_1_d61c5478a5/butterfly_direct_7c1bf05bb7/addsub1/op_mem_91_20_1_15>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_1_d61c5478a5/butterfly_direct_7c1bf05bb7/addsub1/op_mem_91_20_1_16>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_1_d61c5478a5/butterfly_direct_7c1bf05bb7/addsub1/op_mem_91_20_1_17>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_1_d61c5478a5/butterfly_direct_7c1bf05bb7/addsub1/op_mem_91_20_1_18>.
	Found 4-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_1_d61c5478a5/butterfly_direct_7c1bf05bb7/sync_delay/op_mem_20_24_4>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_11_26ba983bc7/butterfly_direct_589b1ae42b/mux0/pipe_16_22_1_23>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_11_26ba983bc7/butterfly_direct_589b1ae42b/mux1/pipe_16_22_1_23>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_11_26ba983bc7/butterfly_direct_589b1ae42b/mux2/pipe_16_22_1_23>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_11_26ba983bc7/butterfly_direct_589b1ae42b/mux3/pipe_16_22_1_23>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_11_26ba983bc7/butterfly_direct_589b1ae42b/addsub2/op_mem_91_20_1_0>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_11_26ba983bc7/butterfly_direct_589b1ae42b/addsub2/op_mem_91_20_1_1>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_11_26ba983bc7/butterfly_direct_589b1ae42b/addsub2/op_mem_91_20_1_2>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_11_26ba983bc7/butterfly_direct_589b1ae42b/addsub2/op_mem_91_20_1_3>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_11_26ba983bc7/butterfly_direct_589b1ae42b/addsub2/op_mem_91_20_1_4>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_11_26ba983bc7/butterfly_direct_589b1ae42b/addsub2/op_mem_91_20_1_5>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_11_26ba983bc7/butterfly_direct_589b1ae42b/addsub2/op_mem_91_20_1_6>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_11_26ba983bc7/butterfly_direct_589b1ae42b/addsub2/op_mem_91_20_1_7>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_11_26ba983bc7/butterfly_direct_589b1ae42b/addsub2/op_mem_91_20_1_8>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_11_26ba983bc7/butterfly_direct_589b1ae42b/addsub2/op_mem_91_20_1_9>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_11_26ba983bc7/butterfly_direct_589b1ae42b/addsub2/op_mem_91_20_1_10>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_11_26ba983bc7/butterfly_direct_589b1ae42b/addsub2/op_mem_91_20_1_11>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_11_26ba983bc7/butterfly_direct_589b1ae42b/addsub2/op_mem_91_20_1_12>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_11_26ba983bc7/butterfly_direct_589b1ae42b/addsub2/op_mem_91_20_1_13>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_11_26ba983bc7/butterfly_direct_589b1ae42b/addsub2/op_mem_91_20_1_14>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_11_26ba983bc7/butterfly_direct_589b1ae42b/addsub2/op_mem_91_20_1_15>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_11_26ba983bc7/butterfly_direct_589b1ae42b/addsub2/op_mem_91_20_1_16>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_11_26ba983bc7/butterfly_direct_589b1ae42b/addsub2/op_mem_91_20_1_17>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_11_26ba983bc7/butterfly_direct_589b1ae42b/addsub2/op_mem_91_20_1_18>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_11_26ba983bc7/butterfly_direct_589b1ae42b/addsub2/op_mem_91_20_1_19>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_11_26ba983bc7/butterfly_direct_589b1ae42b/addsub2/op_mem_91_20_1_20>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_11_26ba983bc7/butterfly_direct_589b1ae42b/addsub2/op_mem_91_20_1_21>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_11_26ba983bc7/butterfly_direct_589b1ae42b/addsub2/op_mem_91_20_1_22>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_11_26ba983bc7/butterfly_direct_589b1ae42b/addsub3/op_mem_91_20_1_0>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_11_26ba983bc7/butterfly_direct_589b1ae42b/addsub3/op_mem_91_20_1_1>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_11_26ba983bc7/butterfly_direct_589b1ae42b/addsub3/op_mem_91_20_1_2>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_11_26ba983bc7/butterfly_direct_589b1ae42b/addsub3/op_mem_91_20_1_3>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_11_26ba983bc7/butterfly_direct_589b1ae42b/addsub3/op_mem_91_20_1_4>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_11_26ba983bc7/butterfly_direct_589b1ae42b/addsub3/op_mem_91_20_1_5>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_11_26ba983bc7/butterfly_direct_589b1ae42b/addsub3/op_mem_91_20_1_6>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_11_26ba983bc7/butterfly_direct_589b1ae42b/addsub3/op_mem_91_20_1_7>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_11_26ba983bc7/butterfly_direct_589b1ae42b/addsub3/op_mem_91_20_1_8>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_11_26ba983bc7/butterfly_direct_589b1ae42b/addsub3/op_mem_91_20_1_9>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_11_26ba983bc7/butterfly_direct_589b1ae42b/addsub3/op_mem_91_20_1_10>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_11_26ba983bc7/butterfly_direct_589b1ae42b/addsub3/op_mem_91_20_1_11>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_11_26ba983bc7/butterfly_direct_589b1ae42b/addsub3/op_mem_91_20_1_12>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_11_26ba983bc7/butterfly_direct_589b1ae42b/addsub3/op_mem_91_20_1_13>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_11_26ba983bc7/butterfly_direct_589b1ae42b/addsub3/op_mem_91_20_1_14>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_11_26ba983bc7/butterfly_direct_589b1ae42b/addsub3/op_mem_91_20_1_15>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_11_26ba983bc7/butterfly_direct_589b1ae42b/addsub3/op_mem_91_20_1_16>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_11_26ba983bc7/butterfly_direct_589b1ae42b/addsub3/op_mem_91_20_1_17>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_11_26ba983bc7/butterfly_direct_589b1ae42b/addsub3/op_mem_91_20_1_18>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_11_26ba983bc7/butterfly_direct_589b1ae42b/addsub3/op_mem_91_20_1_19>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_11_26ba983bc7/butterfly_direct_589b1ae42b/addsub3/op_mem_91_20_1_20>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_11_26ba983bc7/butterfly_direct_589b1ae42b/addsub3/op_mem_91_20_1_21>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_11_26ba983bc7/butterfly_direct_589b1ae42b/addsub3/op_mem_91_20_1_22>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_11_26ba983bc7/butterfly_direct_589b1ae42b/addsub0/op_mem_91_20_1_0>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_11_26ba983bc7/butterfly_direct_589b1ae42b/addsub0/op_mem_91_20_1_1>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_11_26ba983bc7/butterfly_direct_589b1ae42b/addsub0/op_mem_91_20_1_2>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_11_26ba983bc7/butterfly_direct_589b1ae42b/addsub0/op_mem_91_20_1_3>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_11_26ba983bc7/butterfly_direct_589b1ae42b/addsub0/op_mem_91_20_1_4>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_11_26ba983bc7/butterfly_direct_589b1ae42b/addsub0/op_mem_91_20_1_5>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_11_26ba983bc7/butterfly_direct_589b1ae42b/addsub0/op_mem_91_20_1_6>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_11_26ba983bc7/butterfly_direct_589b1ae42b/addsub0/op_mem_91_20_1_7>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_11_26ba983bc7/butterfly_direct_589b1ae42b/addsub0/op_mem_91_20_1_8>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_11_26ba983bc7/butterfly_direct_589b1ae42b/addsub0/op_mem_91_20_1_9>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_11_26ba983bc7/butterfly_direct_589b1ae42b/addsub0/op_mem_91_20_1_10>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_11_26ba983bc7/butterfly_direct_589b1ae42b/addsub0/op_mem_91_20_1_11>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_11_26ba983bc7/butterfly_direct_589b1ae42b/addsub0/op_mem_91_20_1_12>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_11_26ba983bc7/butterfly_direct_589b1ae42b/addsub0/op_mem_91_20_1_13>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_11_26ba983bc7/butterfly_direct_589b1ae42b/addsub0/op_mem_91_20_1_14>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_11_26ba983bc7/butterfly_direct_589b1ae42b/addsub0/op_mem_91_20_1_15>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_11_26ba983bc7/butterfly_direct_589b1ae42b/addsub0/op_mem_91_20_1_16>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_11_26ba983bc7/butterfly_direct_589b1ae42b/addsub0/op_mem_91_20_1_17>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_11_26ba983bc7/butterfly_direct_589b1ae42b/addsub0/op_mem_91_20_1_18>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_11_26ba983bc7/butterfly_direct_589b1ae42b/addsub0/op_mem_91_20_1_19>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_11_26ba983bc7/butterfly_direct_589b1ae42b/addsub0/op_mem_91_20_1_20>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_11_26ba983bc7/butterfly_direct_589b1ae42b/addsub0/op_mem_91_20_1_21>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_11_26ba983bc7/butterfly_direct_589b1ae42b/addsub0/op_mem_91_20_1_22>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_11_26ba983bc7/butterfly_direct_589b1ae42b/addsub1/op_mem_91_20_1_0>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_11_26ba983bc7/butterfly_direct_589b1ae42b/addsub1/op_mem_91_20_1_1>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_11_26ba983bc7/butterfly_direct_589b1ae42b/addsub1/op_mem_91_20_1_2>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_11_26ba983bc7/butterfly_direct_589b1ae42b/addsub1/op_mem_91_20_1_3>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_11_26ba983bc7/butterfly_direct_589b1ae42b/addsub1/op_mem_91_20_1_4>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_11_26ba983bc7/butterfly_direct_589b1ae42b/addsub1/op_mem_91_20_1_5>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_11_26ba983bc7/butterfly_direct_589b1ae42b/addsub1/op_mem_91_20_1_6>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_11_26ba983bc7/butterfly_direct_589b1ae42b/addsub1/op_mem_91_20_1_7>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_11_26ba983bc7/butterfly_direct_589b1ae42b/addsub1/op_mem_91_20_1_8>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_11_26ba983bc7/butterfly_direct_589b1ae42b/addsub1/op_mem_91_20_1_9>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_11_26ba983bc7/butterfly_direct_589b1ae42b/addsub1/op_mem_91_20_1_10>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_11_26ba983bc7/butterfly_direct_589b1ae42b/addsub1/op_mem_91_20_1_11>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_11_26ba983bc7/butterfly_direct_589b1ae42b/addsub1/op_mem_91_20_1_12>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_11_26ba983bc7/butterfly_direct_589b1ae42b/addsub1/op_mem_91_20_1_13>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_11_26ba983bc7/butterfly_direct_589b1ae42b/addsub1/op_mem_91_20_1_14>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_11_26ba983bc7/butterfly_direct_589b1ae42b/addsub1/op_mem_91_20_1_15>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_11_26ba983bc7/butterfly_direct_589b1ae42b/addsub1/op_mem_91_20_1_16>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_11_26ba983bc7/butterfly_direct_589b1ae42b/addsub1/op_mem_91_20_1_17>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_11_26ba983bc7/butterfly_direct_589b1ae42b/addsub1/op_mem_91_20_1_18>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_11_26ba983bc7/butterfly_direct_589b1ae42b/addsub1/op_mem_91_20_1_19>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_11_26ba983bc7/butterfly_direct_589b1ae42b/addsub1/op_mem_91_20_1_20>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_11_26ba983bc7/butterfly_direct_589b1ae42b/addsub1/op_mem_91_20_1_21>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_11_26ba983bc7/butterfly_direct_589b1ae42b/addsub1/op_mem_91_20_1_22>.
	Found 5-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_11_26ba983bc7/butterfly_direct_589b1ae42b/sync_delay/op_mem_20_24_4>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_10_608db23e86/butterfly_direct_3dda9f7958/mux0/pipe_16_22_1_23>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_10_608db23e86/butterfly_direct_3dda9f7958/mux1/pipe_16_22_1_23>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_10_608db23e86/butterfly_direct_3dda9f7958/mux2/pipe_16_22_1_23>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_10_608db23e86/butterfly_direct_3dda9f7958/mux3/pipe_16_22_1_23>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_10_608db23e86/butterfly_direct_3dda9f7958/addsub2/op_mem_91_20_1_0>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_10_608db23e86/butterfly_direct_3dda9f7958/addsub2/op_mem_91_20_1_1>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_10_608db23e86/butterfly_direct_3dda9f7958/addsub2/op_mem_91_20_1_2>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_10_608db23e86/butterfly_direct_3dda9f7958/addsub2/op_mem_91_20_1_3>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_10_608db23e86/butterfly_direct_3dda9f7958/addsub2/op_mem_91_20_1_4>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_10_608db23e86/butterfly_direct_3dda9f7958/addsub2/op_mem_91_20_1_5>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_10_608db23e86/butterfly_direct_3dda9f7958/addsub2/op_mem_91_20_1_6>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_10_608db23e86/butterfly_direct_3dda9f7958/addsub2/op_mem_91_20_1_7>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_10_608db23e86/butterfly_direct_3dda9f7958/addsub2/op_mem_91_20_1_8>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_10_608db23e86/butterfly_direct_3dda9f7958/addsub2/op_mem_91_20_1_9>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_10_608db23e86/butterfly_direct_3dda9f7958/addsub2/op_mem_91_20_1_10>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_10_608db23e86/butterfly_direct_3dda9f7958/addsub2/op_mem_91_20_1_11>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_10_608db23e86/butterfly_direct_3dda9f7958/addsub2/op_mem_91_20_1_12>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_10_608db23e86/butterfly_direct_3dda9f7958/addsub2/op_mem_91_20_1_13>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_10_608db23e86/butterfly_direct_3dda9f7958/addsub2/op_mem_91_20_1_14>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_10_608db23e86/butterfly_direct_3dda9f7958/addsub2/op_mem_91_20_1_15>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_10_608db23e86/butterfly_direct_3dda9f7958/addsub2/op_mem_91_20_1_16>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_10_608db23e86/butterfly_direct_3dda9f7958/addsub2/op_mem_91_20_1_17>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_10_608db23e86/butterfly_direct_3dda9f7958/addsub2/op_mem_91_20_1_18>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_10_608db23e86/butterfly_direct_3dda9f7958/addsub2/op_mem_91_20_1_19>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_10_608db23e86/butterfly_direct_3dda9f7958/addsub2/op_mem_91_20_1_20>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_10_608db23e86/butterfly_direct_3dda9f7958/addsub2/op_mem_91_20_1_21>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_10_608db23e86/butterfly_direct_3dda9f7958/addsub2/op_mem_91_20_1_22>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_10_608db23e86/butterfly_direct_3dda9f7958/addsub3/op_mem_91_20_1_0>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_10_608db23e86/butterfly_direct_3dda9f7958/addsub3/op_mem_91_20_1_1>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_10_608db23e86/butterfly_direct_3dda9f7958/addsub3/op_mem_91_20_1_2>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_10_608db23e86/butterfly_direct_3dda9f7958/addsub3/op_mem_91_20_1_3>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_10_608db23e86/butterfly_direct_3dda9f7958/addsub3/op_mem_91_20_1_4>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_10_608db23e86/butterfly_direct_3dda9f7958/addsub3/op_mem_91_20_1_5>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_10_608db23e86/butterfly_direct_3dda9f7958/addsub3/op_mem_91_20_1_6>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_10_608db23e86/butterfly_direct_3dda9f7958/addsub3/op_mem_91_20_1_7>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_10_608db23e86/butterfly_direct_3dda9f7958/addsub3/op_mem_91_20_1_8>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_10_608db23e86/butterfly_direct_3dda9f7958/addsub3/op_mem_91_20_1_9>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_10_608db23e86/butterfly_direct_3dda9f7958/addsub3/op_mem_91_20_1_10>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_10_608db23e86/butterfly_direct_3dda9f7958/addsub3/op_mem_91_20_1_11>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_10_608db23e86/butterfly_direct_3dda9f7958/addsub3/op_mem_91_20_1_12>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_10_608db23e86/butterfly_direct_3dda9f7958/addsub3/op_mem_91_20_1_13>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_10_608db23e86/butterfly_direct_3dda9f7958/addsub3/op_mem_91_20_1_14>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_10_608db23e86/butterfly_direct_3dda9f7958/addsub3/op_mem_91_20_1_15>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_10_608db23e86/butterfly_direct_3dda9f7958/addsub3/op_mem_91_20_1_16>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_10_608db23e86/butterfly_direct_3dda9f7958/addsub3/op_mem_91_20_1_17>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_10_608db23e86/butterfly_direct_3dda9f7958/addsub3/op_mem_91_20_1_18>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_10_608db23e86/butterfly_direct_3dda9f7958/addsub3/op_mem_91_20_1_19>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_10_608db23e86/butterfly_direct_3dda9f7958/addsub3/op_mem_91_20_1_20>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_10_608db23e86/butterfly_direct_3dda9f7958/addsub3/op_mem_91_20_1_21>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_10_608db23e86/butterfly_direct_3dda9f7958/addsub3/op_mem_91_20_1_22>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_10_608db23e86/butterfly_direct_3dda9f7958/addsub0/op_mem_91_20_1_0>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_10_608db23e86/butterfly_direct_3dda9f7958/addsub0/op_mem_91_20_1_1>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_10_608db23e86/butterfly_direct_3dda9f7958/addsub0/op_mem_91_20_1_2>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_10_608db23e86/butterfly_direct_3dda9f7958/addsub0/op_mem_91_20_1_3>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_10_608db23e86/butterfly_direct_3dda9f7958/addsub0/op_mem_91_20_1_4>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_10_608db23e86/butterfly_direct_3dda9f7958/addsub0/op_mem_91_20_1_5>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_10_608db23e86/butterfly_direct_3dda9f7958/addsub0/op_mem_91_20_1_6>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_10_608db23e86/butterfly_direct_3dda9f7958/addsub0/op_mem_91_20_1_7>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_10_608db23e86/butterfly_direct_3dda9f7958/addsub0/op_mem_91_20_1_8>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_10_608db23e86/butterfly_direct_3dda9f7958/addsub0/op_mem_91_20_1_9>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_10_608db23e86/butterfly_direct_3dda9f7958/addsub0/op_mem_91_20_1_10>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_10_608db23e86/butterfly_direct_3dda9f7958/addsub0/op_mem_91_20_1_11>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_10_608db23e86/butterfly_direct_3dda9f7958/addsub0/op_mem_91_20_1_12>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_10_608db23e86/butterfly_direct_3dda9f7958/addsub0/op_mem_91_20_1_13>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_10_608db23e86/butterfly_direct_3dda9f7958/addsub0/op_mem_91_20_1_14>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_10_608db23e86/butterfly_direct_3dda9f7958/addsub0/op_mem_91_20_1_15>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_10_608db23e86/butterfly_direct_3dda9f7958/addsub0/op_mem_91_20_1_16>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_10_608db23e86/butterfly_direct_3dda9f7958/addsub0/op_mem_91_20_1_17>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_10_608db23e86/butterfly_direct_3dda9f7958/addsub0/op_mem_91_20_1_18>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_10_608db23e86/butterfly_direct_3dda9f7958/addsub0/op_mem_91_20_1_19>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_10_608db23e86/butterfly_direct_3dda9f7958/addsub0/op_mem_91_20_1_20>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_10_608db23e86/butterfly_direct_3dda9f7958/addsub0/op_mem_91_20_1_21>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_10_608db23e86/butterfly_direct_3dda9f7958/addsub0/op_mem_91_20_1_22>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_10_608db23e86/butterfly_direct_3dda9f7958/addsub1/op_mem_91_20_1_0>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_10_608db23e86/butterfly_direct_3dda9f7958/addsub1/op_mem_91_20_1_1>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_10_608db23e86/butterfly_direct_3dda9f7958/addsub1/op_mem_91_20_1_2>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_10_608db23e86/butterfly_direct_3dda9f7958/addsub1/op_mem_91_20_1_3>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_10_608db23e86/butterfly_direct_3dda9f7958/addsub1/op_mem_91_20_1_4>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_10_608db23e86/butterfly_direct_3dda9f7958/addsub1/op_mem_91_20_1_5>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_10_608db23e86/butterfly_direct_3dda9f7958/addsub1/op_mem_91_20_1_6>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_10_608db23e86/butterfly_direct_3dda9f7958/addsub1/op_mem_91_20_1_7>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_10_608db23e86/butterfly_direct_3dda9f7958/addsub1/op_mem_91_20_1_8>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_10_608db23e86/butterfly_direct_3dda9f7958/addsub1/op_mem_91_20_1_9>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_10_608db23e86/butterfly_direct_3dda9f7958/addsub1/op_mem_91_20_1_10>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_10_608db23e86/butterfly_direct_3dda9f7958/addsub1/op_mem_91_20_1_11>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_10_608db23e86/butterfly_direct_3dda9f7958/addsub1/op_mem_91_20_1_12>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_10_608db23e86/butterfly_direct_3dda9f7958/addsub1/op_mem_91_20_1_13>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_10_608db23e86/butterfly_direct_3dda9f7958/addsub1/op_mem_91_20_1_14>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_10_608db23e86/butterfly_direct_3dda9f7958/addsub1/op_mem_91_20_1_15>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_10_608db23e86/butterfly_direct_3dda9f7958/addsub1/op_mem_91_20_1_16>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_10_608db23e86/butterfly_direct_3dda9f7958/addsub1/op_mem_91_20_1_17>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_10_608db23e86/butterfly_direct_3dda9f7958/addsub1/op_mem_91_20_1_18>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_10_608db23e86/butterfly_direct_3dda9f7958/addsub1/op_mem_91_20_1_19>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_10_608db23e86/butterfly_direct_3dda9f7958/addsub1/op_mem_91_20_1_20>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_10_608db23e86/butterfly_direct_3dda9f7958/addsub1/op_mem_91_20_1_21>.
	Found 2-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_10_608db23e86/butterfly_direct_3dda9f7958/addsub1/op_mem_91_20_1_22>.
	Found 5-bit shift register for signal <fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_10_608db23e86/butterfly_direct_3dda9f7958/sync_delay/op_mem_20_24_4>.
Unit <fft_1024ch_core> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 6204
 Flip-Flops                                            : 6204
# Shift Registers                                      : 1186
 10-bit shift register                                 : 1
 2-bit shift register                                  : 1084
 4-bit shift register                                  : 56
 5-bit shift register                                  : 9
 7-bit shift register                                  : 36

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
Top Level Output File Name         : fft_1024ch_core.ngc
Output Format                      : NGC
Optimization Goal                  : SPEED
Keep Hierarchy                     : NO

Design Statistics
# IOs                              : 165

Cell Usage :
# BELS                             : 10397
#      GND                         : 79
#      INV                         : 210
#      LUT1                        : 1485
#      LUT2                        : 993
#      LUT3                        : 1906
#      LUT4                        : 97
#      LUT5                        : 29
#      LUT6                        : 164
#      MUXCY                       : 2672
#      MUXF7                       : 3
#      VCC                         : 81
#      XORCY                       : 2678
# FlipFlops/Latches                : 7765
#      FDE                         : 7055
#      FDRE                        : 600
#      FDSE                        : 110
# RAMS                             : 36
#      RAMB18                      : 32
#      RAMB36_EXP                  : 4
# Shift Registers                  : 1748
#      SRL16E                      : 562
#      SRLC16E                     : 1186
# DSPs                             : 36
#      DSP48E                      : 36
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 5vsx95tff1136-1 


Slice Logic Utilization: 
 Number of Slice Registers:            7765  out of  58880    13%  
 Number of Slice LUTs:                 6632  out of  58880    11%  
    Number used as Logic:              4884  out of  58880     8%  
    Number used as Memory:             1748  out of  24320     7%  
       Number used as SRL:             1748

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   8991
   Number with an unused Flip Flop:    1226  out of   8991    13%  
   Number with an unused LUT:          2359  out of   8991    26%  
   Number of fully used LUT-FF pairs:  5406  out of   8991    60%  
   Number of unique control sets:        56

IO Utilization: 
 Number of IOs:                         165
 Number of bonded IOBs:                   0  out of    640     0%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:               20  out of    244     8%  
    Number using Block RAM only:         20
 Number of DSP48Es:                      36  out of    640     5%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
Clock Signal                                                                                                                                                                                        | Clock buffer(FF name)                                                                                                                                                                                                                                                              | Load  |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
clk_1                                                                                                                                                                                               | NONE(fft_biplex_real_2x_a05e7a283b/bi_real_unscr_2x_cf42a9c4ad/reorder_odd_702b0c4cee/mux/pipe_16_22_0_9)                                                                                                                                                                          | 9585  |
fft_biplex_real_2x_a05e7a283b/bi_real_unscr_2x_cf42a9c4ad/reorder_odd_702b0c4cee/bram0/comp0.core_instance0/BU2/dbiterr                                                                             | NONE(fft_biplex_real_2x_a05e7a283b/bi_real_unscr_2x_cf42a9c4ad/reorder_odd_702b0c4cee/bram0/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP)                                                                             | 1     |
fft_biplex_real_2x_a05e7a283b/bi_real_unscr_2x_cf42a9c4ad/reorder_odd_702b0c4cee/map1/comp1.core_instance1/BU2/dbiterr                                                                              | NONE(fft_biplex_real_2x_a05e7a283b/bi_real_unscr_2x_cf42a9c4ad/reorder_odd_702b0c4cee/map1/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.SINGLE_PRIM18.SP)                                                                              | 1     |
fft_biplex_real_2x_a05e7a283b/bi_real_unscr_2x_cf42a9c4ad/reorder_even_46cdc9fc47/bram0/comp0.core_instance0/BU2/dbiterr                                                                            | NONE(fft_biplex_real_2x_a05e7a283b/bi_real_unscr_2x_cf42a9c4ad/reorder_even_46cdc9fc47/bram0/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP)                                                                            | 1     |
fft_biplex_real_2x_a05e7a283b/bi_real_unscr_2x_cf42a9c4ad/reorder_even_46cdc9fc47/map1/comp0.core_instance0/BU2/dbiterr                                                                             | NONE(fft_biplex_real_2x_a05e7a283b/bi_real_unscr_2x_cf42a9c4ad/reorder_even_46cdc9fc47/map1/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.SINGLE_PRIM18.SP)                                                                             | 1     |
fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_1_d61c5478a5/delay_f_6aed026e68/single_port_ram/comp1.core_instance1/BU2/dbiterr                                                     | NONE(fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_1_d61c5478a5/delay_f_6aed026e68/single_port_ram/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP)                                                     | 1     |
fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_1_d61c5478a5/delay_b_480abaa61d/single_port_ram/comp1.core_instance1/BU2/dbiterr                                                     | NONE(fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_1_d61c5478a5/delay_b_480abaa61d/single_port_ram/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP)                                                     | 1     |
fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_11_26ba983bc7/butterfly_direct_589b1ae42b/twiddle_general_4mult_5314b8011b/coeff_gen_36efec2b27/rom1/comp5.core_instance5/BU2/dbiterr| NONE(fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_11_26ba983bc7/butterfly_direct_589b1ae42b/twiddle_general_4mult_5314b8011b/coeff_gen_36efec2b27/rom1/comp5.core_instance5/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.SINGLE_PRIM18.SP)| 1     |
fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_11_26ba983bc7/butterfly_direct_589b1ae42b/twiddle_general_4mult_5314b8011b/coeff_gen_36efec2b27/rom/comp4.core_instance4/BU2/dbiterr | NONE(fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_11_26ba983bc7/butterfly_direct_589b1ae42b/twiddle_general_4mult_5314b8011b/coeff_gen_36efec2b27/rom/comp4.core_instance4/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.SINGLE_PRIM18.SP) | 1     |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
Control Signal                                                                                                                                                                                                                                                                                    | Buffer(FF name)                                                                                                                                                                                                               | Load  |
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
fft_biplex_real_2x_a05e7a283b/bi_real_unscr_2x_cf42a9c4ad/reorder_even_46cdc9fc47/bram0/comp0.core_instance0/BU2/dbiterr(fft_biplex_real_2x_a05e7a283b/bi_real_unscr_2x_cf42a9c4ad/reorder_even_46cdc9fc47/bram0/comp0.core_instance0/BU2/XST_GND:G)                                              | NONE(fft_biplex_real_2x_a05e7a283b/bi_real_unscr_2x_cf42a9c4ad/reorder_even_46cdc9fc47/bram0/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP)                       | 8     |
fft_biplex_real_2x_a05e7a283b/bi_real_unscr_2x_cf42a9c4ad/reorder_odd_702b0c4cee/bram0/comp0.core_instance0/BU2/dbiterr(fft_biplex_real_2x_a05e7a283b/bi_real_unscr_2x_cf42a9c4ad/reorder_odd_702b0c4cee/bram0/comp0.core_instance0/BU2/XST_GND:G)                                                | NONE(fft_biplex_real_2x_a05e7a283b/bi_real_unscr_2x_cf42a9c4ad/reorder_odd_702b0c4cee/bram0/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP)                        | 8     |
fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_1_d61c5478a5/delay_b_480abaa61d/single_port_ram/comp1.core_instance1/BU2/dbiterr(fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_1_d61c5478a5/delay_b_480abaa61d/single_port_ram/comp1.core_instance1/BU2/XST_GND:G)| NONE(fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_1_d61c5478a5/delay_b_480abaa61d/single_port_ram/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP)| 8     |
fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_1_d61c5478a5/delay_f_6aed026e68/single_port_ram/comp1.core_instance1/BU2/dbiterr(fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_1_d61c5478a5/delay_f_6aed026e68/single_port_ram/comp1.core_instance1/BU2/XST_GND:G)| NONE(fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_1_d61c5478a5/delay_f_6aed026e68/single_port_ram/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP)| 8     |
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 4.226ns (Maximum Frequency: 236.630MHz)
   Minimum input arrival time before clock: 2.359ns
   Maximum output required time after clock: 0.471ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_1'
  Clock period: 4.226ns (frequency: 236.630MHz)
  Total number of paths / destination ports: 89244 / 12986
-------------------------------------------------------------------------
Delay:               4.226ns (Levels of Logic = 1)
  Source:            fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_9_30f5b66e54/butterfly_direct_42e2cc91bd/twiddle_general_4mult_b20a5f234c/coeff_gen_1db13b6ef2/rom1/comp17.core_instance17/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP (RAM)
  Destination:       fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_9_30f5b66e54/butterfly_direct_42e2cc91bd/twiddle_general_4mult_b20a5f234c/mult2/Mmult_mult_46_56 (DSP)
  Source Clock:      clk_1 rising
  Destination Clock: clk_1 rising

  Data Path: fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_9_30f5b66e54/butterfly_direct_42e2cc91bd/twiddle_general_4mult_b20a5f234c/coeff_gen_1db13b6ef2/rom1/comp17.core_instance17/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP to fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_9_30f5b66e54/butterfly_direct_42e2cc91bd/twiddle_general_4mult_b20a5f234c/mult2/Mmult_mult_46_56
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB18:CLKB->DOB11    2   2.180   0.341  U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP (douta(17))
     end scope: 'BU2'
     end scope: 'fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_9_30f5b66e54/butterfly_direct_42e2cc91bd/twiddle_general_4mult_b20a5f234c/coeff_gen_1db13b6ef2/rom1/comp17.core_instance17'
     DSP48E:B17                1.705          fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_9_30f5b66e54/butterfly_direct_42e2cc91bd/twiddle_general_4mult_b20a5f234c/mult2/Mmult_mult_46_56
    ----------------------------------------
    Total                      4.226ns (3.885ns logic, 0.341ns route)
                                       (91.9% logic, 8.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_1'
  Total number of paths / destination ports: 10261 / 10235
-------------------------------------------------------------------------
Offset:              2.359ns (Levels of Logic = 3)
  Source:            ce_1 (PAD)
  Destination:       fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_1_d61c5478a5/delay_f_6aed026e68/counter/comp1.core_instance1/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_1 (FF)
  Destination Clock: clk_1 rising

  Data Path: ce_1 to fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_1_d61c5478a5/delay_f_6aed026e68/counter/comp1.core_instance1/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT6:I0->O            1   0.094   0.480  fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_1_d61c5478a5/delay_f_6aed026e68/counter/core_sinit_SW0 (N54)
     LUT6:I5->O           10   0.094   0.385  fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_1_d61c5478a5/delay_f_6aed026e68/counter/core_sinit (fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_1_d61c5478a5/delay_f_6aed026e68/counter/core_sinit)
     begin scope: 'fft_biplex_real_2x_a05e7a283b/biplex_core_28c4ebd84d/fft_stage_1_d61c5478a5/delay_f_6aed026e68/counter/comp1.core_instance1'
     begin scope: 'BU2'
     FDRE:R                    0.573          U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_1
    ----------------------------------------
    Total                      2.359ns (1.494ns logic, 0.865ns route)
                                       (63.3% logic, 36.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_1'
  Total number of paths / destination ports: 74 / 74
-------------------------------------------------------------------------
Offset:              0.471ns (Levels of Logic = 0)
  Source:            fft_biplex_real_2x_a05e7a283b/bi_real_unscr_2x_cf42a9c4ad/sync_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2 (FF)
  Destination:       sync_out (PAD)
  Source Clock:      clk_1 rising

  Data Path: fft_biplex_real_2x_a05e7a283b/bi_real_unscr_2x_cf42a9c4ad/sync_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2 to sync_out
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              0   0.471   0.000  fft_biplex_real_2x_a05e7a283b/bi_real_unscr_2x_cf42a9c4ad/sync_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2 (sync_out)
    ----------------------------------------
    Total                      0.471ns (0.471ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================


Total REAL time to Xst completion: 185.00 secs
Total CPU time to Xst completion: 183.16 secs
 
--> 


Total memory usage is 770648 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings : 1389 (   0 filtered)
Number of infos    :   17 (   0 filtered)

