$date
  Sun Apr 28 14:46:09 2019
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module dff_tb $end
$var reg 1 ! clk $end
$var reg 1 " rst $end
$var reg 1 # clk_go $end
$var reg 1 $ d $end
$scope module dut $end
$var reg 1 % d $end
$var reg 1 & clk $end
$var reg 1 ' rst $end
$var reg 1 ( q $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
0!
1"
1#
0$
0%
0&
1'
0(
#50000000
1!
1&
#100000000
0!
0"
0&
0'
#150000000
1!
1$
1%
1&
#200000000
0!
0&
#250000000
1!
1&
1(
#300000000
0!
0&
#350000000
1!
1&
#400000000
0!
0&
#450000000
1!
0$
0%
1&
#500000000
0!
0&
#550000000
1!
1&
0(
#600000000
0!
0&
#650000000
1!
1$
1%
1&
#700000000
0!
0&
#750000000
1!
1&
1(
#800000000
0!
0&
#850000000
1!
1"
1&
1'
0(
#900000000
0!
0&
#950000000
0!
0#
0&
