|ProCam
CLOCK_50 => CLOCK_50.IN1
CLOCK2_50 => CLOCK2_50.IN3
CLOCK3_50 => ~NO_FANOUT~
LEDG[0] <= Y_Cont[0].DB_MAX_OUTPUT_PORT_TYPE
LEDG[1] <= Y_Cont[1].DB_MAX_OUTPUT_PORT_TYPE
LEDG[2] <= Y_Cont[2].DB_MAX_OUTPUT_PORT_TYPE
LEDG[3] <= Y_Cont[3].DB_MAX_OUTPUT_PORT_TYPE
LEDG[4] <= Y_Cont[4].DB_MAX_OUTPUT_PORT_TYPE
LEDG[5] <= Y_Cont[5].DB_MAX_OUTPUT_PORT_TYPE
LEDG[6] <= Y_Cont[6].DB_MAX_OUTPUT_PORT_TYPE
LEDG[7] <= Y_Cont[7].DB_MAX_OUTPUT_PORT_TYPE
LEDG[8] <= Y_Cont[8].DB_MAX_OUTPUT_PORT_TYPE
LEDR[0] <= sync_controller:sync.debug
LEDR[1] <= <GND>
LEDR[2] <= <GND>
LEDR[3] <= <GND>
LEDR[4] <= <GND>
LEDR[5] <= <GND>
LEDR[6] <= <GND>
LEDR[7] <= <GND>
LEDR[8] <= <GND>
LEDR[9] <= <GND>
LEDR[10] <= <GND>
LEDR[11] <= <GND>
LEDR[12] <= <GND>
LEDR[13] <= <GND>
LEDR[14] <= <GND>
LEDR[15] <= <GND>
LEDR[16] <= FIFO_sram:fifo_sram.wrfull
LEDR[17] <= <GND>
KEY[0] => KEY[0].IN2
KEY[1] => KEY[1].IN1
KEY[2] => _.IN1
KEY[3] => comb.IN1
SW[0] => SW[0].IN1
SW[1] => SW[1].IN1
SW[2] => SW[2].IN1
SW[3] => SW[3].IN1
SW[4] => SW[4].IN1
SW[5] => ~NO_FANOUT~
SW[6] => ~NO_FANOUT~
SW[7] => ~NO_FANOUT~
SW[8] => ~NO_FANOUT~
SW[9] => ~NO_FANOUT~
SW[10] => ~NO_FANOUT~
SW[11] => ~NO_FANOUT~
SW[12] => ~NO_FANOUT~
SW[13] => ~NO_FANOUT~
SW[14] => ~NO_FANOUT~
SW[15] => sync_sdram_valid.OUTPUTSELECT
SW[15] => sdram_r.OUTPUTSELECT
SW[15] => sdram_r.OUTPUTSELECT
SW[15] => sdram_r.OUTPUTSELECT
SW[15] => sdram_r.OUTPUTSELECT
SW[15] => sdram_r.OUTPUTSELECT
SW[15] => sdram_g.OUTPUTSELECT
SW[15] => sdram_g.OUTPUTSELECT
SW[15] => sdram_g.OUTPUTSELECT
SW[15] => sdram_g.OUTPUTSELECT
SW[15] => sdram_g.OUTPUTSELECT
SW[15] => sdram_g.OUTPUTSELECT
SW[15] => sdram_b.OUTPUTSELECT
SW[15] => sdram_b.OUTPUTSELECT
SW[15] => sdram_b.OUTPUTSELECT
SW[15] => sdram_b.OUTPUTSELECT
SW[15] => sdram_b.OUTPUTSELECT
SW[16] => SW[16].IN2
SW[17] => sdram_r.OUTPUTSELECT
SW[17] => sdram_r.OUTPUTSELECT
SW[17] => sdram_r.OUTPUTSELECT
SW[17] => sdram_r.OUTPUTSELECT
SW[17] => sdram_r.OUTPUTSELECT
SW[17] => sdram_r.OUTPUTSELECT
SW[17] => sdram_r.OUTPUTSELECT
SW[17] => sdram_r.OUTPUTSELECT
SW[17] => sdram_r.OUTPUTSELECT
SW[17] => sdram_r.OUTPUTSELECT
SW[17] => sdram_g.OUTPUTSELECT
SW[17] => sdram_g.OUTPUTSELECT
SW[17] => sdram_g.OUTPUTSELECT
SW[17] => sdram_g.OUTPUTSELECT
SW[17] => sdram_g.OUTPUTSELECT
SW[17] => sdram_g.OUTPUTSELECT
SW[17] => sdram_g.OUTPUTSELECT
SW[17] => sdram_g.OUTPUTSELECT
SW[17] => sdram_g.OUTPUTSELECT
SW[17] => sdram_g.OUTPUTSELECT
SW[17] => sdram_g.OUTPUTSELECT
SW[17] => sdram_g.OUTPUTSELECT
SW[17] => sdram_b.OUTPUTSELECT
SW[17] => sdram_b.OUTPUTSELECT
SW[17] => sdram_b.OUTPUTSELECT
SW[17] => sdram_b.OUTPUTSELECT
SW[17] => sdram_b.OUTPUTSELECT
SW[17] => sdram_b.OUTPUTSELECT
SW[17] => sdram_b.OUTPUTSELECT
SW[17] => sdram_b.OUTPUTSELECT
SW[17] => sdram_b.OUTPUTSELECT
SW[17] => sdram_b.OUTPUTSELECT
HEX0[0] <= SEG7_LUT_8:u5.oSEG0
HEX0[1] <= SEG7_LUT_8:u5.oSEG0
HEX0[2] <= SEG7_LUT_8:u5.oSEG0
HEX0[3] <= SEG7_LUT_8:u5.oSEG0
HEX0[4] <= SEG7_LUT_8:u5.oSEG0
HEX0[5] <= SEG7_LUT_8:u5.oSEG0
HEX0[6] <= SEG7_LUT_8:u5.oSEG0
HEX1[0] <= SEG7_LUT_8:u5.oSEG1
HEX1[1] <= SEG7_LUT_8:u5.oSEG1
HEX1[2] <= SEG7_LUT_8:u5.oSEG1
HEX1[3] <= SEG7_LUT_8:u5.oSEG1
HEX1[4] <= SEG7_LUT_8:u5.oSEG1
HEX1[5] <= SEG7_LUT_8:u5.oSEG1
HEX1[6] <= SEG7_LUT_8:u5.oSEG1
HEX2[0] <= SEG7_LUT_8:u5.oSEG2
HEX2[1] <= SEG7_LUT_8:u5.oSEG2
HEX2[2] <= SEG7_LUT_8:u5.oSEG2
HEX2[3] <= SEG7_LUT_8:u5.oSEG2
HEX2[4] <= SEG7_LUT_8:u5.oSEG2
HEX2[5] <= SEG7_LUT_8:u5.oSEG2
HEX2[6] <= SEG7_LUT_8:u5.oSEG2
HEX3[0] <= SEG7_LUT_8:u5.oSEG3
HEX3[1] <= SEG7_LUT_8:u5.oSEG3
HEX3[2] <= SEG7_LUT_8:u5.oSEG3
HEX3[3] <= SEG7_LUT_8:u5.oSEG3
HEX3[4] <= SEG7_LUT_8:u5.oSEG3
HEX3[5] <= SEG7_LUT_8:u5.oSEG3
HEX3[6] <= SEG7_LUT_8:u5.oSEG3
HEX4[0] <= SEG7_LUT_8:u5.oSEG4
HEX4[1] <= SEG7_LUT_8:u5.oSEG4
HEX4[2] <= SEG7_LUT_8:u5.oSEG4
HEX4[3] <= SEG7_LUT_8:u5.oSEG4
HEX4[4] <= SEG7_LUT_8:u5.oSEG4
HEX4[5] <= SEG7_LUT_8:u5.oSEG4
HEX4[6] <= SEG7_LUT_8:u5.oSEG4
HEX5[0] <= SEG7_LUT_8:u5.oSEG5
HEX5[1] <= SEG7_LUT_8:u5.oSEG5
HEX5[2] <= SEG7_LUT_8:u5.oSEG5
HEX5[3] <= SEG7_LUT_8:u5.oSEG5
HEX5[4] <= SEG7_LUT_8:u5.oSEG5
HEX5[5] <= SEG7_LUT_8:u5.oSEG5
HEX5[6] <= SEG7_LUT_8:u5.oSEG5
HEX6[0] <= SEG7_LUT_8:u5.oSEG6
HEX6[1] <= SEG7_LUT_8:u5.oSEG6
HEX6[2] <= SEG7_LUT_8:u5.oSEG6
HEX6[3] <= SEG7_LUT_8:u5.oSEG6
HEX6[4] <= SEG7_LUT_8:u5.oSEG6
HEX6[5] <= SEG7_LUT_8:u5.oSEG6
HEX6[6] <= SEG7_LUT_8:u5.oSEG6
HEX7[0] <= SEG7_LUT_8:u5.oSEG7
HEX7[1] <= SEG7_LUT_8:u5.oSEG7
HEX7[2] <= SEG7_LUT_8:u5.oSEG7
HEX7[3] <= SEG7_LUT_8:u5.oSEG7
HEX7[4] <= SEG7_LUT_8:u5.oSEG7
HEX7[5] <= SEG7_LUT_8:u5.oSEG7
HEX7[6] <= SEG7_LUT_8:u5.oSEG7
LCD_BLON <= <GND>
LCD_DATA[0] <> <UNC>
LCD_DATA[1] <> <UNC>
LCD_DATA[2] <> <UNC>
LCD_DATA[3] <> <UNC>
LCD_DATA[4] <> <UNC>
LCD_DATA[5] <> <UNC>
LCD_DATA[6] <> <UNC>
LCD_DATA[7] <> <UNC>
LCD_EN <= <GND>
LCD_ON <= <GND>
LCD_RS <= <GND>
LCD_RW <= <GND>
VGA_B[0] <= VGA_Controller:u1.oVGA_B
VGA_B[1] <= VGA_Controller:u1.oVGA_B
VGA_B[2] <= VGA_Controller:u1.oVGA_B
VGA_B[3] <= VGA_Controller:u1.oVGA_B
VGA_B[4] <= VGA_Controller:u1.oVGA_B
VGA_B[5] <= VGA_Controller:u1.oVGA_B
VGA_B[6] <= VGA_Controller:u1.oVGA_B
VGA_B[7] <= VGA_Controller:u1.oVGA_B
VGA_BLANK_N <= VGA_Controller:u1.oVGA_BLANK
VGA_CLK <= VGA_CLK.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[0] <= VGA_Controller:u1.oVGA_G
VGA_G[1] <= VGA_Controller:u1.oVGA_G
VGA_G[2] <= VGA_Controller:u1.oVGA_G
VGA_G[3] <= VGA_Controller:u1.oVGA_G
VGA_G[4] <= VGA_Controller:u1.oVGA_G
VGA_G[5] <= VGA_Controller:u1.oVGA_G
VGA_G[6] <= VGA_Controller:u1.oVGA_G
VGA_G[7] <= VGA_Controller:u1.oVGA_G
VGA_HS <= VGA_Controller:u1.oVGA_H_SYNC
VGA_R[0] <= VGA_Controller:u1.oVGA_R
VGA_R[1] <= VGA_Controller:u1.oVGA_R
VGA_R[2] <= VGA_Controller:u1.oVGA_R
VGA_R[3] <= VGA_Controller:u1.oVGA_R
VGA_R[4] <= VGA_Controller:u1.oVGA_R
VGA_R[5] <= VGA_Controller:u1.oVGA_R
VGA_R[6] <= VGA_Controller:u1.oVGA_R
VGA_R[7] <= VGA_Controller:u1.oVGA_R
VGA_SYNC_N <= VGA_Controller:u1.oVGA_SYNC
VGA_VS <= VGA_Controller:u1.oVGA_V_SYNC
DRAM_ADDR[0] <= Sdram_Control:u7.SA
DRAM_ADDR[1] <= Sdram_Control:u7.SA
DRAM_ADDR[2] <= Sdram_Control:u7.SA
DRAM_ADDR[3] <= Sdram_Control:u7.SA
DRAM_ADDR[4] <= Sdram_Control:u7.SA
DRAM_ADDR[5] <= Sdram_Control:u7.SA
DRAM_ADDR[6] <= Sdram_Control:u7.SA
DRAM_ADDR[7] <= Sdram_Control:u7.SA
DRAM_ADDR[8] <= Sdram_Control:u7.SA
DRAM_ADDR[9] <= Sdram_Control:u7.SA
DRAM_ADDR[10] <= Sdram_Control:u7.SA
DRAM_ADDR[11] <= Sdram_Control:u7.SA
DRAM_ADDR[12] <= Sdram_Control:u7.SA
DRAM_BA[0] <= Sdram_Control:u7.BA
DRAM_BA[1] <= Sdram_Control:u7.BA
DRAM_CAS_N <= Sdram_Control:u7.CAS_N
DRAM_CKE <= Sdram_Control:u7.CKE
DRAM_CLK <= sdram_pll:u6.c1
DRAM_CS_N <= Sdram_Control:u7.CS_N
DRAM_DQ[0] <> Sdram_Control:u7.DQ
DRAM_DQ[1] <> Sdram_Control:u7.DQ
DRAM_DQ[2] <> Sdram_Control:u7.DQ
DRAM_DQ[3] <> Sdram_Control:u7.DQ
DRAM_DQ[4] <> Sdram_Control:u7.DQ
DRAM_DQ[5] <> Sdram_Control:u7.DQ
DRAM_DQ[6] <> Sdram_Control:u7.DQ
DRAM_DQ[7] <> Sdram_Control:u7.DQ
DRAM_DQ[8] <> Sdram_Control:u7.DQ
DRAM_DQ[9] <> Sdram_Control:u7.DQ
DRAM_DQ[10] <> Sdram_Control:u7.DQ
DRAM_DQ[11] <> Sdram_Control:u7.DQ
DRAM_DQ[12] <> Sdram_Control:u7.DQ
DRAM_DQ[13] <> Sdram_Control:u7.DQ
DRAM_DQ[14] <> Sdram_Control:u7.DQ
DRAM_DQ[15] <> Sdram_Control:u7.DQ
DRAM_DQ[16] <> Sdram_Control:u7.DQ
DRAM_DQ[17] <> Sdram_Control:u7.DQ
DRAM_DQ[18] <> Sdram_Control:u7.DQ
DRAM_DQ[19] <> Sdram_Control:u7.DQ
DRAM_DQ[20] <> Sdram_Control:u7.DQ
DRAM_DQ[21] <> Sdram_Control:u7.DQ
DRAM_DQ[22] <> Sdram_Control:u7.DQ
DRAM_DQ[23] <> Sdram_Control:u7.DQ
DRAM_DQ[24] <> Sdram_Control:u7.DQ
DRAM_DQ[25] <> Sdram_Control:u7.DQ
DRAM_DQ[26] <> Sdram_Control:u7.DQ
DRAM_DQ[27] <> Sdram_Control:u7.DQ
DRAM_DQ[28] <> Sdram_Control:u7.DQ
DRAM_DQ[29] <> Sdram_Control:u7.DQ
DRAM_DQ[30] <> Sdram_Control:u7.DQ
DRAM_DQ[31] <> Sdram_Control:u7.DQ
DRAM_DQM[0] <= Sdram_Control:u7.DQM
DRAM_DQM[1] <= Sdram_Control:u7.DQM
DRAM_DQM[2] <= Sdram_Control:u7.DQM
DRAM_DQM[3] <= Sdram_Control:u7.DQM
DRAM_RAS_N <= Sdram_Control:u7.RAS_N
DRAM_WE_N <= Sdram_Control:u7.WE_N
SRAM_ADDR[0] <= SRAM_Controller:sram_controller.oSRAM_ADDR
SRAM_ADDR[1] <= SRAM_Controller:sram_controller.oSRAM_ADDR
SRAM_ADDR[2] <= SRAM_Controller:sram_controller.oSRAM_ADDR
SRAM_ADDR[3] <= SRAM_Controller:sram_controller.oSRAM_ADDR
SRAM_ADDR[4] <= SRAM_Controller:sram_controller.oSRAM_ADDR
SRAM_ADDR[5] <= SRAM_Controller:sram_controller.oSRAM_ADDR
SRAM_ADDR[6] <= SRAM_Controller:sram_controller.oSRAM_ADDR
SRAM_ADDR[7] <= SRAM_Controller:sram_controller.oSRAM_ADDR
SRAM_ADDR[8] <= SRAM_Controller:sram_controller.oSRAM_ADDR
SRAM_ADDR[9] <= SRAM_Controller:sram_controller.oSRAM_ADDR
SRAM_ADDR[10] <= SRAM_Controller:sram_controller.oSRAM_ADDR
SRAM_ADDR[11] <= SRAM_Controller:sram_controller.oSRAM_ADDR
SRAM_ADDR[12] <= SRAM_Controller:sram_controller.oSRAM_ADDR
SRAM_ADDR[13] <= SRAM_Controller:sram_controller.oSRAM_ADDR
SRAM_ADDR[14] <= SRAM_Controller:sram_controller.oSRAM_ADDR
SRAM_ADDR[15] <= SRAM_Controller:sram_controller.oSRAM_ADDR
SRAM_ADDR[16] <= SRAM_Controller:sram_controller.oSRAM_ADDR
SRAM_ADDR[17] <= SRAM_Controller:sram_controller.oSRAM_ADDR
SRAM_ADDR[18] <= SRAM_Controller:sram_controller.oSRAM_ADDR
SRAM_ADDR[19] <= SRAM_Controller:sram_controller.oSRAM_ADDR
SRAM_CE_N <= <GND>
SRAM_DQ[0] <> SRAM_Controller:sram_controller.ioSRAM_DQ
SRAM_DQ[1] <> SRAM_Controller:sram_controller.ioSRAM_DQ
SRAM_DQ[2] <> SRAM_Controller:sram_controller.ioSRAM_DQ
SRAM_DQ[3] <> SRAM_Controller:sram_controller.ioSRAM_DQ
SRAM_DQ[4] <> SRAM_Controller:sram_controller.ioSRAM_DQ
SRAM_DQ[5] <> SRAM_Controller:sram_controller.ioSRAM_DQ
SRAM_DQ[6] <> SRAM_Controller:sram_controller.ioSRAM_DQ
SRAM_DQ[7] <> SRAM_Controller:sram_controller.ioSRAM_DQ
SRAM_DQ[8] <> SRAM_Controller:sram_controller.ioSRAM_DQ
SRAM_DQ[9] <> SRAM_Controller:sram_controller.ioSRAM_DQ
SRAM_DQ[10] <> SRAM_Controller:sram_controller.ioSRAM_DQ
SRAM_DQ[11] <> SRAM_Controller:sram_controller.ioSRAM_DQ
SRAM_DQ[12] <> SRAM_Controller:sram_controller.ioSRAM_DQ
SRAM_DQ[13] <> SRAM_Controller:sram_controller.ioSRAM_DQ
SRAM_DQ[14] <> SRAM_Controller:sram_controller.ioSRAM_DQ
SRAM_DQ[15] <> SRAM_Controller:sram_controller.ioSRAM_DQ
SRAM_LB_N <= <GND>
SRAM_OE_N <= <GND>
SRAM_UB_N <= <GND>
SRAM_WE_N <= SRAM_Controller:sram_controller.oSRAM_WE
D5M_D[0] => rCCD_DATA[0].DATAIN
D5M_D[1] => rCCD_DATA[1].DATAIN
D5M_D[2] => rCCD_DATA[2].DATAIN
D5M_D[3] => rCCD_DATA[3].DATAIN
D5M_D[4] => rCCD_DATA[4].DATAIN
D5M_D[5] => rCCD_DATA[5].DATAIN
D5M_D[6] => rCCD_DATA[6].DATAIN
D5M_D[7] => rCCD_DATA[7].DATAIN
D5M_D[8] => rCCD_DATA[8].DATAIN
D5M_D[9] => rCCD_DATA[9].DATAIN
D5M_D[10] => rCCD_DATA[10].DATAIN
D5M_D[11] => rCCD_DATA[11].DATAIN
D5M_FVAL => rCCD_FVAL.DATAIN
D5M_LVAL => rCCD_LVAL.DATAIN
D5M_PIXLCLK => D5M_PIXLCLK.IN3
D5M_RESET_N <= DLY_RST_1.DB_MAX_OUTPUT_PORT_TYPE
D5M_SCLK <= I2C_CCD_Config:u8.I2C_SCLK
D5M_SDATA <> I2C_CCD_Config:u8.I2C_SDAT
D5M_STROBE => ~NO_FANOUT~
D5M_TRIGGER <= <VCC>
D5M_XCLKIN <= sdram_pll:u6.c2
LA_PIN[0] <= controller_DVI_RX_CLK.DB_MAX_OUTPUT_PORT_TYPE
LA_PIN[1] <= controller_DVI_RX_DE.DB_MAX_OUTPUT_PORT_TYPE
LA_PIN[2] <= controller_DVI_RX_HS.DB_MAX_OUTPUT_PORT_TYPE
LA_PIN[3] <= controller_DVI_RX_VS.DB_MAX_OUTPUT_PORT_TYPE
LA_PIN[4] <= Dvi_oVAL.DB_MAX_OUTPUT_PORT_TYPE
LA_PIN[5] <= Dvi_oCLK.DB_MAX_OUTPUT_PORT_TYPE
LA_PIN[6] <= Vga_rX[0].DB_MAX_OUTPUT_PORT_TYPE
LA_PIN[7] <= Vga_rX[1].DB_MAX_OUTPUT_PORT_TYPE
LA_PIN[8] <= Vga_rX[2].DB_MAX_OUTPUT_PORT_TYPE
LA_PIN[9] <= Vga_rX[3].DB_MAX_OUTPUT_PORT_TYPE
LA_PIN[10] <= Vga_rX[4].DB_MAX_OUTPUT_PORT_TYPE
LA_PIN[11] <= Vga_rX[5].DB_MAX_OUTPUT_PORT_TYPE
LA_PIN[12] <= Vga_rX[6].DB_MAX_OUTPUT_PORT_TYPE
LA_PIN[13] <= Vga_rX[7].DB_MAX_OUTPUT_PORT_TYPE
LA_PIN[14] <= Vga_rX[8].DB_MAX_OUTPUT_PORT_TYPE
LA_PIN[15] <= Vga_rX[9].DB_MAX_OUTPUT_PORT_TYPE
LA_PIN[16] <= Vga_rX[10].DB_MAX_OUTPUT_PORT_TYPE
LA_PIN[17] <= Vga_rX[11].DB_MAX_OUTPUT_PORT_TYPE
LA_PIN[18] <= <GND>
LA_PIN[19] <= <GND>
LA_PIN[20] <= D5M_PIXLCLK.DB_MAX_OUTPUT_PORT_TYPE
LA_PIN[21] <= <GND>
LA_PIN[22] <= <GND>
LA_PIN[23] <= <GND>
LA_PIN[24] <= <GND>
LA_PIN[25] <= <GND>
LA_PIN[26] <= <GND>
LA_PIN[27] <= <GND>
LA_PIN[28] <= <GND>
LA_PIN[29] <= <GND>
LA_PIN[30] <= <GND>
LA_PIN[31] <= <GND>
LA_PIN[32] <= <GND>
LA_PIN[33] <= <GND>
LA_PIN[34] <= <GND>
LA_PIN[35] <= <GND>


|ProCam|Reset_Delay:u2
iCLK => oRST_4~reg0.CLK
iCLK => oRST_3~reg0.CLK
iCLK => oRST_2~reg0.CLK
iCLK => oRST_1~reg0.CLK
iCLK => oRST_0~reg0.CLK
iCLK => Cont[0].CLK
iCLK => Cont[1].CLK
iCLK => Cont[2].CLK
iCLK => Cont[3].CLK
iCLK => Cont[4].CLK
iCLK => Cont[5].CLK
iCLK => Cont[6].CLK
iCLK => Cont[7].CLK
iCLK => Cont[8].CLK
iCLK => Cont[9].CLK
iCLK => Cont[10].CLK
iCLK => Cont[11].CLK
iCLK => Cont[12].CLK
iCLK => Cont[13].CLK
iCLK => Cont[14].CLK
iCLK => Cont[15].CLK
iCLK => Cont[16].CLK
iCLK => Cont[17].CLK
iCLK => Cont[18].CLK
iCLK => Cont[19].CLK
iCLK => Cont[20].CLK
iCLK => Cont[21].CLK
iCLK => Cont[22].CLK
iCLK => Cont[23].CLK
iCLK => Cont[24].CLK
iCLK => Cont[25].CLK
iCLK => Cont[26].CLK
iCLK => Cont[27].CLK
iCLK => Cont[28].CLK
iCLK => Cont[29].CLK
iCLK => Cont[30].CLK
iCLK => Cont[31].CLK
iRST => oRST_4~reg0.ACLR
iRST => oRST_3~reg0.ACLR
iRST => oRST_2~reg0.ACLR
iRST => oRST_1~reg0.ACLR
iRST => oRST_0~reg0.ACLR
iRST => Cont[0].ACLR
iRST => Cont[1].ACLR
iRST => Cont[2].ACLR
iRST => Cont[3].ACLR
iRST => Cont[4].ACLR
iRST => Cont[5].ACLR
iRST => Cont[6].ACLR
iRST => Cont[7].ACLR
iRST => Cont[8].ACLR
iRST => Cont[9].ACLR
iRST => Cont[10].ACLR
iRST => Cont[11].ACLR
iRST => Cont[12].ACLR
iRST => Cont[13].ACLR
iRST => Cont[14].ACLR
iRST => Cont[15].ACLR
iRST => Cont[16].ACLR
iRST => Cont[17].ACLR
iRST => Cont[18].ACLR
iRST => Cont[19].ACLR
iRST => Cont[20].ACLR
iRST => Cont[21].ACLR
iRST => Cont[22].ACLR
iRST => Cont[23].ACLR
iRST => Cont[24].ACLR
iRST => Cont[25].ACLR
iRST => Cont[26].ACLR
iRST => Cont[27].ACLR
iRST => Cont[28].ACLR
iRST => Cont[29].ACLR
iRST => Cont[30].ACLR
iRST => Cont[31].ACLR
oRST_0 <= oRST_0~reg0.DB_MAX_OUTPUT_PORT_TYPE
oRST_1 <= oRST_1~reg0.DB_MAX_OUTPUT_PORT_TYPE
oRST_2 <= oRST_2~reg0.DB_MAX_OUTPUT_PORT_TYPE
oRST_3 <= oRST_3~reg0.DB_MAX_OUTPUT_PORT_TYPE
oRST_4 <= oRST_4~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ProCam|CCD_Capture:u3
oDATA[0] <= mCCD_DATA[0].DB_MAX_OUTPUT_PORT_TYPE
oDATA[1] <= mCCD_DATA[1].DB_MAX_OUTPUT_PORT_TYPE
oDATA[2] <= mCCD_DATA[2].DB_MAX_OUTPUT_PORT_TYPE
oDATA[3] <= mCCD_DATA[3].DB_MAX_OUTPUT_PORT_TYPE
oDATA[4] <= mCCD_DATA[4].DB_MAX_OUTPUT_PORT_TYPE
oDATA[5] <= mCCD_DATA[5].DB_MAX_OUTPUT_PORT_TYPE
oDATA[6] <= mCCD_DATA[6].DB_MAX_OUTPUT_PORT_TYPE
oDATA[7] <= mCCD_DATA[7].DB_MAX_OUTPUT_PORT_TYPE
oDATA[8] <= mCCD_DATA[8].DB_MAX_OUTPUT_PORT_TYPE
oDATA[9] <= mCCD_DATA[9].DB_MAX_OUTPUT_PORT_TYPE
oDATA[10] <= mCCD_DATA[10].DB_MAX_OUTPUT_PORT_TYPE
oDATA[11] <= mCCD_DATA[11].DB_MAX_OUTPUT_PORT_TYPE
oDVAL <= oDVAL.DB_MAX_OUTPUT_PORT_TYPE
oX_Cont[0] <= X_Cont[0].DB_MAX_OUTPUT_PORT_TYPE
oX_Cont[1] <= X_Cont[1].DB_MAX_OUTPUT_PORT_TYPE
oX_Cont[2] <= X_Cont[2].DB_MAX_OUTPUT_PORT_TYPE
oX_Cont[3] <= X_Cont[3].DB_MAX_OUTPUT_PORT_TYPE
oX_Cont[4] <= X_Cont[4].DB_MAX_OUTPUT_PORT_TYPE
oX_Cont[5] <= X_Cont[5].DB_MAX_OUTPUT_PORT_TYPE
oX_Cont[6] <= X_Cont[6].DB_MAX_OUTPUT_PORT_TYPE
oX_Cont[7] <= X_Cont[7].DB_MAX_OUTPUT_PORT_TYPE
oX_Cont[8] <= X_Cont[8].DB_MAX_OUTPUT_PORT_TYPE
oX_Cont[9] <= X_Cont[9].DB_MAX_OUTPUT_PORT_TYPE
oX_Cont[10] <= X_Cont[10].DB_MAX_OUTPUT_PORT_TYPE
oX_Cont[11] <= X_Cont[11].DB_MAX_OUTPUT_PORT_TYPE
oX_Cont[12] <= X_Cont[12].DB_MAX_OUTPUT_PORT_TYPE
oX_Cont[13] <= X_Cont[13].DB_MAX_OUTPUT_PORT_TYPE
oX_Cont[14] <= X_Cont[14].DB_MAX_OUTPUT_PORT_TYPE
oX_Cont[15] <= X_Cont[15].DB_MAX_OUTPUT_PORT_TYPE
oY_Cont[0] <= Y_Cont[0].DB_MAX_OUTPUT_PORT_TYPE
oY_Cont[1] <= Y_Cont[1].DB_MAX_OUTPUT_PORT_TYPE
oY_Cont[2] <= Y_Cont[2].DB_MAX_OUTPUT_PORT_TYPE
oY_Cont[3] <= Y_Cont[3].DB_MAX_OUTPUT_PORT_TYPE
oY_Cont[4] <= Y_Cont[4].DB_MAX_OUTPUT_PORT_TYPE
oY_Cont[5] <= Y_Cont[5].DB_MAX_OUTPUT_PORT_TYPE
oY_Cont[6] <= Y_Cont[6].DB_MAX_OUTPUT_PORT_TYPE
oY_Cont[7] <= Y_Cont[7].DB_MAX_OUTPUT_PORT_TYPE
oY_Cont[8] <= Y_Cont[8].DB_MAX_OUTPUT_PORT_TYPE
oY_Cont[9] <= Y_Cont[9].DB_MAX_OUTPUT_PORT_TYPE
oY_Cont[10] <= Y_Cont[10].DB_MAX_OUTPUT_PORT_TYPE
oY_Cont[11] <= Y_Cont[11].DB_MAX_OUTPUT_PORT_TYPE
oY_Cont[12] <= Y_Cont[12].DB_MAX_OUTPUT_PORT_TYPE
oY_Cont[13] <= Y_Cont[13].DB_MAX_OUTPUT_PORT_TYPE
oY_Cont[14] <= Y_Cont[14].DB_MAX_OUTPUT_PORT_TYPE
oY_Cont[15] <= Y_Cont[15].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[0] <= Frame_Cont[0].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[1] <= Frame_Cont[1].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[2] <= Frame_Cont[2].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[3] <= Frame_Cont[3].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[4] <= Frame_Cont[4].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[5] <= Frame_Cont[5].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[6] <= Frame_Cont[6].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[7] <= Frame_Cont[7].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[8] <= Frame_Cont[8].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[9] <= Frame_Cont[9].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[10] <= Frame_Cont[10].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[11] <= Frame_Cont[11].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[12] <= Frame_Cont[12].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[13] <= Frame_Cont[13].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[14] <= Frame_Cont[14].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[15] <= Frame_Cont[15].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[16] <= Frame_Cont[16].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[17] <= Frame_Cont[17].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[18] <= Frame_Cont[18].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[19] <= Frame_Cont[19].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[20] <= Frame_Cont[20].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[21] <= Frame_Cont[21].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[22] <= Frame_Cont[22].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[23] <= Frame_Cont[23].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[24] <= Frame_Cont[24].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[25] <= Frame_Cont[25].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[26] <= Frame_Cont[26].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[27] <= Frame_Cont[27].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[28] <= Frame_Cont[28].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[29] <= Frame_Cont[29].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[30] <= Frame_Cont[30].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[31] <= Frame_Cont[31].DB_MAX_OUTPUT_PORT_TYPE
iDATA[0] => mCCD_DATA.DATAB
iDATA[1] => mCCD_DATA.DATAB
iDATA[2] => mCCD_DATA.DATAB
iDATA[3] => mCCD_DATA.DATAB
iDATA[4] => mCCD_DATA.DATAB
iDATA[5] => mCCD_DATA.DATAB
iDATA[6] => mCCD_DATA.DATAB
iDATA[7] => mCCD_DATA.DATAB
iDATA[8] => mCCD_DATA.DATAB
iDATA[9] => mCCD_DATA.DATAB
iDATA[10] => mCCD_DATA.DATAB
iDATA[11] => mCCD_DATA.DATAB
iFVAL => Pre_FVAL.DATAIN
iFVAL => Equal0.IN1
iFVAL => Equal1.IN0
iLVAL => mCCD_DATA.OUTPUTSELECT
iLVAL => mCCD_DATA.OUTPUTSELECT
iLVAL => mCCD_DATA.OUTPUTSELECT
iLVAL => mCCD_DATA.OUTPUTSELECT
iLVAL => mCCD_DATA.OUTPUTSELECT
iLVAL => mCCD_DATA.OUTPUTSELECT
iLVAL => mCCD_DATA.OUTPUTSELECT
iLVAL => mCCD_DATA.OUTPUTSELECT
iLVAL => mCCD_DATA.OUTPUTSELECT
iLVAL => mCCD_DATA.OUTPUTSELECT
iLVAL => mCCD_DATA.OUTPUTSELECT
iLVAL => mCCD_DATA.OUTPUTSELECT
iLVAL => mCCD_LVAL.DATAIN
iSTART => mSTART.OUTPUTSELECT
iEND => mSTART.OUTPUTSELECT
iCLK => mCCD_DATA[0].CLK
iCLK => mCCD_DATA[1].CLK
iCLK => mCCD_DATA[2].CLK
iCLK => mCCD_DATA[3].CLK
iCLK => mCCD_DATA[4].CLK
iCLK => mCCD_DATA[5].CLK
iCLK => mCCD_DATA[6].CLK
iCLK => mCCD_DATA[7].CLK
iCLK => mCCD_DATA[8].CLK
iCLK => mCCD_DATA[9].CLK
iCLK => mCCD_DATA[10].CLK
iCLK => mCCD_DATA[11].CLK
iCLK => Frame_Cont[0].CLK
iCLK => Frame_Cont[1].CLK
iCLK => Frame_Cont[2].CLK
iCLK => Frame_Cont[3].CLK
iCLK => Frame_Cont[4].CLK
iCLK => Frame_Cont[5].CLK
iCLK => Frame_Cont[6].CLK
iCLK => Frame_Cont[7].CLK
iCLK => Frame_Cont[8].CLK
iCLK => Frame_Cont[9].CLK
iCLK => Frame_Cont[10].CLK
iCLK => Frame_Cont[11].CLK
iCLK => Frame_Cont[12].CLK
iCLK => Frame_Cont[13].CLK
iCLK => Frame_Cont[14].CLK
iCLK => Frame_Cont[15].CLK
iCLK => Frame_Cont[16].CLK
iCLK => Frame_Cont[17].CLK
iCLK => Frame_Cont[18].CLK
iCLK => Frame_Cont[19].CLK
iCLK => Frame_Cont[20].CLK
iCLK => Frame_Cont[21].CLK
iCLK => Frame_Cont[22].CLK
iCLK => Frame_Cont[23].CLK
iCLK => Frame_Cont[24].CLK
iCLK => Frame_Cont[25].CLK
iCLK => Frame_Cont[26].CLK
iCLK => Frame_Cont[27].CLK
iCLK => Frame_Cont[28].CLK
iCLK => Frame_Cont[29].CLK
iCLK => Frame_Cont[30].CLK
iCLK => Frame_Cont[31].CLK
iCLK => Y_Cont[0].CLK
iCLK => Y_Cont[1].CLK
iCLK => Y_Cont[2].CLK
iCLK => Y_Cont[3].CLK
iCLK => Y_Cont[4].CLK
iCLK => Y_Cont[5].CLK
iCLK => Y_Cont[6].CLK
iCLK => Y_Cont[7].CLK
iCLK => Y_Cont[8].CLK
iCLK => Y_Cont[9].CLK
iCLK => Y_Cont[10].CLK
iCLK => Y_Cont[11].CLK
iCLK => Y_Cont[12].CLK
iCLK => Y_Cont[13].CLK
iCLK => Y_Cont[14].CLK
iCLK => Y_Cont[15].CLK
iCLK => X_Cont[0].CLK
iCLK => X_Cont[1].CLK
iCLK => X_Cont[2].CLK
iCLK => X_Cont[3].CLK
iCLK => X_Cont[4].CLK
iCLK => X_Cont[5].CLK
iCLK => X_Cont[6].CLK
iCLK => X_Cont[7].CLK
iCLK => X_Cont[8].CLK
iCLK => X_Cont[9].CLK
iCLK => X_Cont[10].CLK
iCLK => X_Cont[11].CLK
iCLK => X_Cont[12].CLK
iCLK => X_Cont[13].CLK
iCLK => X_Cont[14].CLK
iCLK => X_Cont[15].CLK
iCLK => mCCD_LVAL.CLK
iCLK => mCCD_FVAL.CLK
iCLK => Pre_FVAL.CLK
iCLK => mSTART.CLK
iRST => Y_Cont[0].ACLR
iRST => Y_Cont[1].ACLR
iRST => Y_Cont[2].ACLR
iRST => Y_Cont[3].ACLR
iRST => Y_Cont[4].ACLR
iRST => Y_Cont[5].ACLR
iRST => Y_Cont[6].ACLR
iRST => Y_Cont[7].ACLR
iRST => Y_Cont[8].ACLR
iRST => Y_Cont[9].ACLR
iRST => Y_Cont[10].ACLR
iRST => Y_Cont[11].ACLR
iRST => Y_Cont[12].ACLR
iRST => Y_Cont[13].ACLR
iRST => Y_Cont[14].ACLR
iRST => Y_Cont[15].ACLR
iRST => X_Cont[0].ACLR
iRST => X_Cont[1].ACLR
iRST => X_Cont[2].ACLR
iRST => X_Cont[3].ACLR
iRST => X_Cont[4].ACLR
iRST => X_Cont[5].ACLR
iRST => X_Cont[6].ACLR
iRST => X_Cont[7].ACLR
iRST => X_Cont[8].ACLR
iRST => X_Cont[9].ACLR
iRST => X_Cont[10].ACLR
iRST => X_Cont[11].ACLR
iRST => X_Cont[12].ACLR
iRST => X_Cont[13].ACLR
iRST => X_Cont[14].ACLR
iRST => X_Cont[15].ACLR
iRST => mCCD_LVAL.ACLR
iRST => mCCD_FVAL.ACLR
iRST => Pre_FVAL.ACLR
iRST => mCCD_DATA[0].ACLR
iRST => mCCD_DATA[1].ACLR
iRST => mCCD_DATA[2].ACLR
iRST => mCCD_DATA[3].ACLR
iRST => mCCD_DATA[4].ACLR
iRST => mCCD_DATA[5].ACLR
iRST => mCCD_DATA[6].ACLR
iRST => mCCD_DATA[7].ACLR
iRST => mCCD_DATA[8].ACLR
iRST => mCCD_DATA[9].ACLR
iRST => mCCD_DATA[10].ACLR
iRST => mCCD_DATA[11].ACLR
iRST => Frame_Cont[0].ACLR
iRST => Frame_Cont[1].ACLR
iRST => Frame_Cont[2].ACLR
iRST => Frame_Cont[3].ACLR
iRST => Frame_Cont[4].ACLR
iRST => Frame_Cont[5].ACLR
iRST => Frame_Cont[6].ACLR
iRST => Frame_Cont[7].ACLR
iRST => Frame_Cont[8].ACLR
iRST => Frame_Cont[9].ACLR
iRST => Frame_Cont[10].ACLR
iRST => Frame_Cont[11].ACLR
iRST => Frame_Cont[12].ACLR
iRST => Frame_Cont[13].ACLR
iRST => Frame_Cont[14].ACLR
iRST => Frame_Cont[15].ACLR
iRST => Frame_Cont[16].ACLR
iRST => Frame_Cont[17].ACLR
iRST => Frame_Cont[18].ACLR
iRST => Frame_Cont[19].ACLR
iRST => Frame_Cont[20].ACLR
iRST => Frame_Cont[21].ACLR
iRST => Frame_Cont[22].ACLR
iRST => Frame_Cont[23].ACLR
iRST => Frame_Cont[24].ACLR
iRST => Frame_Cont[25].ACLR
iRST => Frame_Cont[26].ACLR
iRST => Frame_Cont[27].ACLR
iRST => Frame_Cont[28].ACLR
iRST => Frame_Cont[29].ACLR
iRST => Frame_Cont[30].ACLR
iRST => Frame_Cont[31].ACLR
iRST => mSTART.ACLR


|ProCam|RAW2RGB:u4
oRed[0] <= mCCD_R[0].DB_MAX_OUTPUT_PORT_TYPE
oRed[1] <= mCCD_R[1].DB_MAX_OUTPUT_PORT_TYPE
oRed[2] <= mCCD_R[2].DB_MAX_OUTPUT_PORT_TYPE
oRed[3] <= mCCD_R[3].DB_MAX_OUTPUT_PORT_TYPE
oRed[4] <= mCCD_R[4].DB_MAX_OUTPUT_PORT_TYPE
oRed[5] <= mCCD_R[5].DB_MAX_OUTPUT_PORT_TYPE
oRed[6] <= mCCD_R[6].DB_MAX_OUTPUT_PORT_TYPE
oRed[7] <= mCCD_R[7].DB_MAX_OUTPUT_PORT_TYPE
oRed[8] <= mCCD_R[8].DB_MAX_OUTPUT_PORT_TYPE
oRed[9] <= mCCD_R[9].DB_MAX_OUTPUT_PORT_TYPE
oRed[10] <= mCCD_R[10].DB_MAX_OUTPUT_PORT_TYPE
oRed[11] <= mCCD_R[11].DB_MAX_OUTPUT_PORT_TYPE
oGreen[0] <= mCCD_G[1].DB_MAX_OUTPUT_PORT_TYPE
oGreen[1] <= mCCD_G[2].DB_MAX_OUTPUT_PORT_TYPE
oGreen[2] <= mCCD_G[3].DB_MAX_OUTPUT_PORT_TYPE
oGreen[3] <= mCCD_G[4].DB_MAX_OUTPUT_PORT_TYPE
oGreen[4] <= mCCD_G[5].DB_MAX_OUTPUT_PORT_TYPE
oGreen[5] <= mCCD_G[6].DB_MAX_OUTPUT_PORT_TYPE
oGreen[6] <= mCCD_G[7].DB_MAX_OUTPUT_PORT_TYPE
oGreen[7] <= mCCD_G[8].DB_MAX_OUTPUT_PORT_TYPE
oGreen[8] <= mCCD_G[9].DB_MAX_OUTPUT_PORT_TYPE
oGreen[9] <= mCCD_G[10].DB_MAX_OUTPUT_PORT_TYPE
oGreen[10] <= mCCD_G[11].DB_MAX_OUTPUT_PORT_TYPE
oGreen[11] <= mCCD_G[12].DB_MAX_OUTPUT_PORT_TYPE
oBlue[0] <= mCCD_B[0].DB_MAX_OUTPUT_PORT_TYPE
oBlue[1] <= mCCD_B[1].DB_MAX_OUTPUT_PORT_TYPE
oBlue[2] <= mCCD_B[2].DB_MAX_OUTPUT_PORT_TYPE
oBlue[3] <= mCCD_B[3].DB_MAX_OUTPUT_PORT_TYPE
oBlue[4] <= mCCD_B[4].DB_MAX_OUTPUT_PORT_TYPE
oBlue[5] <= mCCD_B[5].DB_MAX_OUTPUT_PORT_TYPE
oBlue[6] <= mCCD_B[6].DB_MAX_OUTPUT_PORT_TYPE
oBlue[7] <= mCCD_B[7].DB_MAX_OUTPUT_PORT_TYPE
oBlue[8] <= mCCD_B[8].DB_MAX_OUTPUT_PORT_TYPE
oBlue[9] <= mCCD_B[9].DB_MAX_OUTPUT_PORT_TYPE
oBlue[10] <= mCCD_B[10].DB_MAX_OUTPUT_PORT_TYPE
oBlue[11] <= mCCD_B[11].DB_MAX_OUTPUT_PORT_TYPE
oDVAL <= mDVAL.DB_MAX_OUTPUT_PORT_TYPE
iX_Cont[0] => Equal0.IN1
iX_Cont[0] => Equal1.IN1
iX_Cont[0] => Equal2.IN1
iX_Cont[0] => Equal3.IN0
iX_Cont[1] => ~NO_FANOUT~
iX_Cont[2] => ~NO_FANOUT~
iX_Cont[3] => ~NO_FANOUT~
iX_Cont[4] => ~NO_FANOUT~
iX_Cont[5] => ~NO_FANOUT~
iX_Cont[6] => ~NO_FANOUT~
iX_Cont[7] => ~NO_FANOUT~
iX_Cont[8] => ~NO_FANOUT~
iX_Cont[9] => ~NO_FANOUT~
iX_Cont[10] => ~NO_FANOUT~
iY_Cont[0] => Equal0.IN0
iY_Cont[0] => Equal1.IN0
iY_Cont[0] => Equal2.IN0
iY_Cont[0] => Equal3.IN1
iY_Cont[1] => ~NO_FANOUT~
iY_Cont[2] => ~NO_FANOUT~
iY_Cont[3] => ~NO_FANOUT~
iY_Cont[4] => ~NO_FANOUT~
iY_Cont[5] => ~NO_FANOUT~
iY_Cont[6] => ~NO_FANOUT~
iY_Cont[7] => ~NO_FANOUT~
iY_Cont[8] => ~NO_FANOUT~
iY_Cont[9] => ~NO_FANOUT~
iY_Cont[10] => ~NO_FANOUT~
iDATA[0] => iDATA[0].IN1
iDATA[1] => iDATA[1].IN1
iDATA[2] => iDATA[2].IN1
iDATA[3] => iDATA[3].IN1
iDATA[4] => iDATA[4].IN1
iDATA[5] => iDATA[5].IN1
iDATA[6] => iDATA[6].IN1
iDATA[7] => iDATA[7].IN1
iDATA[8] => iDATA[8].IN1
iDATA[9] => iDATA[9].IN1
iDATA[10] => iDATA[10].IN1
iDATA[11] => iDATA[11].IN1
iDVAL => iDVAL.IN1
iCLK => iCLK.IN1
iRST => mDVAL.ACLR
iRST => mDATAd_1[0].ACLR
iRST => mDATAd_1[1].ACLR
iRST => mDATAd_1[2].ACLR
iRST => mDATAd_1[3].ACLR
iRST => mDATAd_1[4].ACLR
iRST => mDATAd_1[5].ACLR
iRST => mDATAd_1[6].ACLR
iRST => mDATAd_1[7].ACLR
iRST => mDATAd_1[8].ACLR
iRST => mDATAd_1[9].ACLR
iRST => mDATAd_1[10].ACLR
iRST => mDATAd_1[11].ACLR
iRST => mDATAd_0[0].ACLR
iRST => mDATAd_0[1].ACLR
iRST => mDATAd_0[2].ACLR
iRST => mDATAd_0[3].ACLR
iRST => mDATAd_0[4].ACLR
iRST => mDATAd_0[5].ACLR
iRST => mDATAd_0[6].ACLR
iRST => mDATAd_0[7].ACLR
iRST => mDATAd_0[8].ACLR
iRST => mDATAd_0[9].ACLR
iRST => mDATAd_0[10].ACLR
iRST => mDATAd_0[11].ACLR
iRST => mCCD_B[0].ACLR
iRST => mCCD_B[1].ACLR
iRST => mCCD_B[2].ACLR
iRST => mCCD_B[3].ACLR
iRST => mCCD_B[4].ACLR
iRST => mCCD_B[5].ACLR
iRST => mCCD_B[6].ACLR
iRST => mCCD_B[7].ACLR
iRST => mCCD_B[8].ACLR
iRST => mCCD_B[9].ACLR
iRST => mCCD_B[10].ACLR
iRST => mCCD_B[11].ACLR
iRST => mCCD_G[1].ACLR
iRST => mCCD_G[2].ACLR
iRST => mCCD_G[3].ACLR
iRST => mCCD_G[4].ACLR
iRST => mCCD_G[5].ACLR
iRST => mCCD_G[6].ACLR
iRST => mCCD_G[7].ACLR
iRST => mCCD_G[8].ACLR
iRST => mCCD_G[9].ACLR
iRST => mCCD_G[10].ACLR
iRST => mCCD_G[11].ACLR
iRST => mCCD_G[12].ACLR
iRST => mCCD_R[0].ACLR
iRST => mCCD_R[1].ACLR
iRST => mCCD_R[2].ACLR
iRST => mCCD_R[3].ACLR
iRST => mCCD_R[4].ACLR
iRST => mCCD_R[5].ACLR
iRST => mCCD_R[6].ACLR
iRST => mCCD_R[7].ACLR
iRST => mCCD_R[8].ACLR
iRST => mCCD_R[9].ACLR
iRST => mCCD_R[10].ACLR
iRST => mCCD_R[11].ACLR


|ProCam|RAW2RGB:u4|Line_Buffer1:u0
clken => clken.IN1
clock => clock.IN1
shiftin[0] => shiftin[0].IN1
shiftin[1] => shiftin[1].IN1
shiftin[2] => shiftin[2].IN1
shiftin[3] => shiftin[3].IN1
shiftin[4] => shiftin[4].IN1
shiftin[5] => shiftin[5].IN1
shiftin[6] => shiftin[6].IN1
shiftin[7] => shiftin[7].IN1
shiftin[8] => shiftin[8].IN1
shiftin[9] => shiftin[9].IN1
shiftin[10] => shiftin[10].IN1
shiftin[11] => shiftin[11].IN1
shiftout[0] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[1] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[2] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[3] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[4] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[5] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[6] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[7] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[8] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[9] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[10] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[11] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
taps0x[0] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps0x[1] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps0x[2] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps0x[3] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps0x[4] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps0x[5] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps0x[6] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps0x[7] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps0x[8] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps0x[9] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps0x[10] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps0x[11] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps1x[0] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps1x[1] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps1x[2] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps1x[3] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps1x[4] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps1x[5] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps1x[6] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps1x[7] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps1x[8] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps1x[9] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps1x[10] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps1x[11] <= altshift_taps:ALTSHIFT_TAPS_component.taps


|ProCam|RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component
shiftin[0] => shift_taps_isv:auto_generated.shiftin[0]
shiftin[1] => shift_taps_isv:auto_generated.shiftin[1]
shiftin[2] => shift_taps_isv:auto_generated.shiftin[2]
shiftin[3] => shift_taps_isv:auto_generated.shiftin[3]
shiftin[4] => shift_taps_isv:auto_generated.shiftin[4]
shiftin[5] => shift_taps_isv:auto_generated.shiftin[5]
shiftin[6] => shift_taps_isv:auto_generated.shiftin[6]
shiftin[7] => shift_taps_isv:auto_generated.shiftin[7]
shiftin[8] => shift_taps_isv:auto_generated.shiftin[8]
shiftin[9] => shift_taps_isv:auto_generated.shiftin[9]
shiftin[10] => shift_taps_isv:auto_generated.shiftin[10]
shiftin[11] => shift_taps_isv:auto_generated.shiftin[11]
clock => shift_taps_isv:auto_generated.clock
clken => shift_taps_isv:auto_generated.clken
shiftout[0] <= shift_taps_isv:auto_generated.shiftout[0]
shiftout[1] <= shift_taps_isv:auto_generated.shiftout[1]
shiftout[2] <= shift_taps_isv:auto_generated.shiftout[2]
shiftout[3] <= shift_taps_isv:auto_generated.shiftout[3]
shiftout[4] <= shift_taps_isv:auto_generated.shiftout[4]
shiftout[5] <= shift_taps_isv:auto_generated.shiftout[5]
shiftout[6] <= shift_taps_isv:auto_generated.shiftout[6]
shiftout[7] <= shift_taps_isv:auto_generated.shiftout[7]
shiftout[8] <= shift_taps_isv:auto_generated.shiftout[8]
shiftout[9] <= shift_taps_isv:auto_generated.shiftout[9]
shiftout[10] <= shift_taps_isv:auto_generated.shiftout[10]
shiftout[11] <= shift_taps_isv:auto_generated.shiftout[11]
taps[0] <= shift_taps_isv:auto_generated.taps[0]
taps[1] <= shift_taps_isv:auto_generated.taps[1]
taps[2] <= shift_taps_isv:auto_generated.taps[2]
taps[3] <= shift_taps_isv:auto_generated.taps[3]
taps[4] <= shift_taps_isv:auto_generated.taps[4]
taps[5] <= shift_taps_isv:auto_generated.taps[5]
taps[6] <= shift_taps_isv:auto_generated.taps[6]
taps[7] <= shift_taps_isv:auto_generated.taps[7]
taps[8] <= shift_taps_isv:auto_generated.taps[8]
taps[9] <= shift_taps_isv:auto_generated.taps[9]
taps[10] <= shift_taps_isv:auto_generated.taps[10]
taps[11] <= shift_taps_isv:auto_generated.taps[11]
taps[12] <= shift_taps_isv:auto_generated.taps[12]
taps[13] <= shift_taps_isv:auto_generated.taps[13]
taps[14] <= shift_taps_isv:auto_generated.taps[14]
taps[15] <= shift_taps_isv:auto_generated.taps[15]
taps[16] <= shift_taps_isv:auto_generated.taps[16]
taps[17] <= shift_taps_isv:auto_generated.taps[17]
taps[18] <= shift_taps_isv:auto_generated.taps[18]
taps[19] <= shift_taps_isv:auto_generated.taps[19]
taps[20] <= shift_taps_isv:auto_generated.taps[20]
taps[21] <= shift_taps_isv:auto_generated.taps[21]
taps[22] <= shift_taps_isv:auto_generated.taps[22]
taps[23] <= shift_taps_isv:auto_generated.taps[23]
aclr => ~NO_FANOUT~


|ProCam|RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_isv:auto_generated
clken => altsyncram_nja1:altsyncram2.clocken0
clken => cntr_3uf:cntr1.clk_en
clock => altsyncram_nja1:altsyncram2.clock0
clock => cntr_3uf:cntr1.clock
shiftin[0] => altsyncram_nja1:altsyncram2.data_a[0]
shiftin[1] => altsyncram_nja1:altsyncram2.data_a[1]
shiftin[2] => altsyncram_nja1:altsyncram2.data_a[2]
shiftin[3] => altsyncram_nja1:altsyncram2.data_a[3]
shiftin[4] => altsyncram_nja1:altsyncram2.data_a[4]
shiftin[5] => altsyncram_nja1:altsyncram2.data_a[5]
shiftin[6] => altsyncram_nja1:altsyncram2.data_a[6]
shiftin[7] => altsyncram_nja1:altsyncram2.data_a[7]
shiftin[8] => altsyncram_nja1:altsyncram2.data_a[8]
shiftin[9] => altsyncram_nja1:altsyncram2.data_a[9]
shiftin[10] => altsyncram_nja1:altsyncram2.data_a[10]
shiftin[11] => altsyncram_nja1:altsyncram2.data_a[11]
shiftout[0] <= altsyncram_nja1:altsyncram2.q_b[12]
shiftout[1] <= altsyncram_nja1:altsyncram2.q_b[13]
shiftout[2] <= altsyncram_nja1:altsyncram2.q_b[14]
shiftout[3] <= altsyncram_nja1:altsyncram2.q_b[15]
shiftout[4] <= altsyncram_nja1:altsyncram2.q_b[16]
shiftout[5] <= altsyncram_nja1:altsyncram2.q_b[17]
shiftout[6] <= altsyncram_nja1:altsyncram2.q_b[18]
shiftout[7] <= altsyncram_nja1:altsyncram2.q_b[19]
shiftout[8] <= altsyncram_nja1:altsyncram2.q_b[20]
shiftout[9] <= altsyncram_nja1:altsyncram2.q_b[21]
shiftout[10] <= altsyncram_nja1:altsyncram2.q_b[22]
shiftout[11] <= altsyncram_nja1:altsyncram2.q_b[23]
taps[0] <= altsyncram_nja1:altsyncram2.q_b[0]
taps[1] <= altsyncram_nja1:altsyncram2.q_b[1]
taps[2] <= altsyncram_nja1:altsyncram2.q_b[2]
taps[3] <= altsyncram_nja1:altsyncram2.q_b[3]
taps[4] <= altsyncram_nja1:altsyncram2.q_b[4]
taps[5] <= altsyncram_nja1:altsyncram2.q_b[5]
taps[6] <= altsyncram_nja1:altsyncram2.q_b[6]
taps[7] <= altsyncram_nja1:altsyncram2.q_b[7]
taps[8] <= altsyncram_nja1:altsyncram2.q_b[8]
taps[9] <= altsyncram_nja1:altsyncram2.q_b[9]
taps[10] <= altsyncram_nja1:altsyncram2.q_b[10]
taps[11] <= altsyncram_nja1:altsyncram2.q_b[11]
taps[12] <= altsyncram_nja1:altsyncram2.q_b[12]
taps[13] <= altsyncram_nja1:altsyncram2.q_b[13]
taps[14] <= altsyncram_nja1:altsyncram2.q_b[14]
taps[15] <= altsyncram_nja1:altsyncram2.q_b[15]
taps[16] <= altsyncram_nja1:altsyncram2.q_b[16]
taps[17] <= altsyncram_nja1:altsyncram2.q_b[17]
taps[18] <= altsyncram_nja1:altsyncram2.q_b[18]
taps[19] <= altsyncram_nja1:altsyncram2.q_b[19]
taps[20] <= altsyncram_nja1:altsyncram2.q_b[20]
taps[21] <= altsyncram_nja1:altsyncram2.q_b[21]
taps[22] <= altsyncram_nja1:altsyncram2.q_b[22]
taps[23] <= altsyncram_nja1:altsyncram2.q_b[23]


|ProCam|RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_isv:auto_generated|altsyncram_nja1:altsyncram2
address_a[0] => ram_block3a0.PORTAADDR
address_a[0] => ram_block3a1.PORTAADDR
address_a[0] => ram_block3a2.PORTAADDR
address_a[0] => ram_block3a3.PORTAADDR
address_a[0] => ram_block3a4.PORTAADDR
address_a[0] => ram_block3a5.PORTAADDR
address_a[0] => ram_block3a6.PORTAADDR
address_a[0] => ram_block3a7.PORTAADDR
address_a[0] => ram_block3a8.PORTAADDR
address_a[0] => ram_block3a9.PORTAADDR
address_a[0] => ram_block3a10.PORTAADDR
address_a[0] => ram_block3a11.PORTAADDR
address_a[0] => ram_block3a12.PORTAADDR
address_a[0] => ram_block3a13.PORTAADDR
address_a[0] => ram_block3a14.PORTAADDR
address_a[0] => ram_block3a15.PORTAADDR
address_a[0] => ram_block3a16.PORTAADDR
address_a[0] => ram_block3a17.PORTAADDR
address_a[0] => ram_block3a18.PORTAADDR
address_a[0] => ram_block3a19.PORTAADDR
address_a[0] => ram_block3a20.PORTAADDR
address_a[0] => ram_block3a21.PORTAADDR
address_a[0] => ram_block3a22.PORTAADDR
address_a[0] => ram_block3a23.PORTAADDR
address_a[1] => ram_block3a0.PORTAADDR1
address_a[1] => ram_block3a1.PORTAADDR1
address_a[1] => ram_block3a2.PORTAADDR1
address_a[1] => ram_block3a3.PORTAADDR1
address_a[1] => ram_block3a4.PORTAADDR1
address_a[1] => ram_block3a5.PORTAADDR1
address_a[1] => ram_block3a6.PORTAADDR1
address_a[1] => ram_block3a7.PORTAADDR1
address_a[1] => ram_block3a8.PORTAADDR1
address_a[1] => ram_block3a9.PORTAADDR1
address_a[1] => ram_block3a10.PORTAADDR1
address_a[1] => ram_block3a11.PORTAADDR1
address_a[1] => ram_block3a12.PORTAADDR1
address_a[1] => ram_block3a13.PORTAADDR1
address_a[1] => ram_block3a14.PORTAADDR1
address_a[1] => ram_block3a15.PORTAADDR1
address_a[1] => ram_block3a16.PORTAADDR1
address_a[1] => ram_block3a17.PORTAADDR1
address_a[1] => ram_block3a18.PORTAADDR1
address_a[1] => ram_block3a19.PORTAADDR1
address_a[1] => ram_block3a20.PORTAADDR1
address_a[1] => ram_block3a21.PORTAADDR1
address_a[1] => ram_block3a22.PORTAADDR1
address_a[1] => ram_block3a23.PORTAADDR1
address_a[2] => ram_block3a0.PORTAADDR2
address_a[2] => ram_block3a1.PORTAADDR2
address_a[2] => ram_block3a2.PORTAADDR2
address_a[2] => ram_block3a3.PORTAADDR2
address_a[2] => ram_block3a4.PORTAADDR2
address_a[2] => ram_block3a5.PORTAADDR2
address_a[2] => ram_block3a6.PORTAADDR2
address_a[2] => ram_block3a7.PORTAADDR2
address_a[2] => ram_block3a8.PORTAADDR2
address_a[2] => ram_block3a9.PORTAADDR2
address_a[2] => ram_block3a10.PORTAADDR2
address_a[2] => ram_block3a11.PORTAADDR2
address_a[2] => ram_block3a12.PORTAADDR2
address_a[2] => ram_block3a13.PORTAADDR2
address_a[2] => ram_block3a14.PORTAADDR2
address_a[2] => ram_block3a15.PORTAADDR2
address_a[2] => ram_block3a16.PORTAADDR2
address_a[2] => ram_block3a17.PORTAADDR2
address_a[2] => ram_block3a18.PORTAADDR2
address_a[2] => ram_block3a19.PORTAADDR2
address_a[2] => ram_block3a20.PORTAADDR2
address_a[2] => ram_block3a21.PORTAADDR2
address_a[2] => ram_block3a22.PORTAADDR2
address_a[2] => ram_block3a23.PORTAADDR2
address_a[3] => ram_block3a0.PORTAADDR3
address_a[3] => ram_block3a1.PORTAADDR3
address_a[3] => ram_block3a2.PORTAADDR3
address_a[3] => ram_block3a3.PORTAADDR3
address_a[3] => ram_block3a4.PORTAADDR3
address_a[3] => ram_block3a5.PORTAADDR3
address_a[3] => ram_block3a6.PORTAADDR3
address_a[3] => ram_block3a7.PORTAADDR3
address_a[3] => ram_block3a8.PORTAADDR3
address_a[3] => ram_block3a9.PORTAADDR3
address_a[3] => ram_block3a10.PORTAADDR3
address_a[3] => ram_block3a11.PORTAADDR3
address_a[3] => ram_block3a12.PORTAADDR3
address_a[3] => ram_block3a13.PORTAADDR3
address_a[3] => ram_block3a14.PORTAADDR3
address_a[3] => ram_block3a15.PORTAADDR3
address_a[3] => ram_block3a16.PORTAADDR3
address_a[3] => ram_block3a17.PORTAADDR3
address_a[3] => ram_block3a18.PORTAADDR3
address_a[3] => ram_block3a19.PORTAADDR3
address_a[3] => ram_block3a20.PORTAADDR3
address_a[3] => ram_block3a21.PORTAADDR3
address_a[3] => ram_block3a22.PORTAADDR3
address_a[3] => ram_block3a23.PORTAADDR3
address_a[4] => ram_block3a0.PORTAADDR4
address_a[4] => ram_block3a1.PORTAADDR4
address_a[4] => ram_block3a2.PORTAADDR4
address_a[4] => ram_block3a3.PORTAADDR4
address_a[4] => ram_block3a4.PORTAADDR4
address_a[4] => ram_block3a5.PORTAADDR4
address_a[4] => ram_block3a6.PORTAADDR4
address_a[4] => ram_block3a7.PORTAADDR4
address_a[4] => ram_block3a8.PORTAADDR4
address_a[4] => ram_block3a9.PORTAADDR4
address_a[4] => ram_block3a10.PORTAADDR4
address_a[4] => ram_block3a11.PORTAADDR4
address_a[4] => ram_block3a12.PORTAADDR4
address_a[4] => ram_block3a13.PORTAADDR4
address_a[4] => ram_block3a14.PORTAADDR4
address_a[4] => ram_block3a15.PORTAADDR4
address_a[4] => ram_block3a16.PORTAADDR4
address_a[4] => ram_block3a17.PORTAADDR4
address_a[4] => ram_block3a18.PORTAADDR4
address_a[4] => ram_block3a19.PORTAADDR4
address_a[4] => ram_block3a20.PORTAADDR4
address_a[4] => ram_block3a21.PORTAADDR4
address_a[4] => ram_block3a22.PORTAADDR4
address_a[4] => ram_block3a23.PORTAADDR4
address_a[5] => ram_block3a0.PORTAADDR5
address_a[5] => ram_block3a1.PORTAADDR5
address_a[5] => ram_block3a2.PORTAADDR5
address_a[5] => ram_block3a3.PORTAADDR5
address_a[5] => ram_block3a4.PORTAADDR5
address_a[5] => ram_block3a5.PORTAADDR5
address_a[5] => ram_block3a6.PORTAADDR5
address_a[5] => ram_block3a7.PORTAADDR5
address_a[5] => ram_block3a8.PORTAADDR5
address_a[5] => ram_block3a9.PORTAADDR5
address_a[5] => ram_block3a10.PORTAADDR5
address_a[5] => ram_block3a11.PORTAADDR5
address_a[5] => ram_block3a12.PORTAADDR5
address_a[5] => ram_block3a13.PORTAADDR5
address_a[5] => ram_block3a14.PORTAADDR5
address_a[5] => ram_block3a15.PORTAADDR5
address_a[5] => ram_block3a16.PORTAADDR5
address_a[5] => ram_block3a17.PORTAADDR5
address_a[5] => ram_block3a18.PORTAADDR5
address_a[5] => ram_block3a19.PORTAADDR5
address_a[5] => ram_block3a20.PORTAADDR5
address_a[5] => ram_block3a21.PORTAADDR5
address_a[5] => ram_block3a22.PORTAADDR5
address_a[5] => ram_block3a23.PORTAADDR5
address_a[6] => ram_block3a0.PORTAADDR6
address_a[6] => ram_block3a1.PORTAADDR6
address_a[6] => ram_block3a2.PORTAADDR6
address_a[6] => ram_block3a3.PORTAADDR6
address_a[6] => ram_block3a4.PORTAADDR6
address_a[6] => ram_block3a5.PORTAADDR6
address_a[6] => ram_block3a6.PORTAADDR6
address_a[6] => ram_block3a7.PORTAADDR6
address_a[6] => ram_block3a8.PORTAADDR6
address_a[6] => ram_block3a9.PORTAADDR6
address_a[6] => ram_block3a10.PORTAADDR6
address_a[6] => ram_block3a11.PORTAADDR6
address_a[6] => ram_block3a12.PORTAADDR6
address_a[6] => ram_block3a13.PORTAADDR6
address_a[6] => ram_block3a14.PORTAADDR6
address_a[6] => ram_block3a15.PORTAADDR6
address_a[6] => ram_block3a16.PORTAADDR6
address_a[6] => ram_block3a17.PORTAADDR6
address_a[6] => ram_block3a18.PORTAADDR6
address_a[6] => ram_block3a19.PORTAADDR6
address_a[6] => ram_block3a20.PORTAADDR6
address_a[6] => ram_block3a21.PORTAADDR6
address_a[6] => ram_block3a22.PORTAADDR6
address_a[6] => ram_block3a23.PORTAADDR6
address_a[7] => ram_block3a0.PORTAADDR7
address_a[7] => ram_block3a1.PORTAADDR7
address_a[7] => ram_block3a2.PORTAADDR7
address_a[7] => ram_block3a3.PORTAADDR7
address_a[7] => ram_block3a4.PORTAADDR7
address_a[7] => ram_block3a5.PORTAADDR7
address_a[7] => ram_block3a6.PORTAADDR7
address_a[7] => ram_block3a7.PORTAADDR7
address_a[7] => ram_block3a8.PORTAADDR7
address_a[7] => ram_block3a9.PORTAADDR7
address_a[7] => ram_block3a10.PORTAADDR7
address_a[7] => ram_block3a11.PORTAADDR7
address_a[7] => ram_block3a12.PORTAADDR7
address_a[7] => ram_block3a13.PORTAADDR7
address_a[7] => ram_block3a14.PORTAADDR7
address_a[7] => ram_block3a15.PORTAADDR7
address_a[7] => ram_block3a16.PORTAADDR7
address_a[7] => ram_block3a17.PORTAADDR7
address_a[7] => ram_block3a18.PORTAADDR7
address_a[7] => ram_block3a19.PORTAADDR7
address_a[7] => ram_block3a20.PORTAADDR7
address_a[7] => ram_block3a21.PORTAADDR7
address_a[7] => ram_block3a22.PORTAADDR7
address_a[7] => ram_block3a23.PORTAADDR7
address_a[8] => ram_block3a0.PORTAADDR8
address_a[8] => ram_block3a1.PORTAADDR8
address_a[8] => ram_block3a2.PORTAADDR8
address_a[8] => ram_block3a3.PORTAADDR8
address_a[8] => ram_block3a4.PORTAADDR8
address_a[8] => ram_block3a5.PORTAADDR8
address_a[8] => ram_block3a6.PORTAADDR8
address_a[8] => ram_block3a7.PORTAADDR8
address_a[8] => ram_block3a8.PORTAADDR8
address_a[8] => ram_block3a9.PORTAADDR8
address_a[8] => ram_block3a10.PORTAADDR8
address_a[8] => ram_block3a11.PORTAADDR8
address_a[8] => ram_block3a12.PORTAADDR8
address_a[8] => ram_block3a13.PORTAADDR8
address_a[8] => ram_block3a14.PORTAADDR8
address_a[8] => ram_block3a15.PORTAADDR8
address_a[8] => ram_block3a16.PORTAADDR8
address_a[8] => ram_block3a17.PORTAADDR8
address_a[8] => ram_block3a18.PORTAADDR8
address_a[8] => ram_block3a19.PORTAADDR8
address_a[8] => ram_block3a20.PORTAADDR8
address_a[8] => ram_block3a21.PORTAADDR8
address_a[8] => ram_block3a22.PORTAADDR8
address_a[8] => ram_block3a23.PORTAADDR8
address_a[9] => ram_block3a0.PORTAADDR9
address_a[9] => ram_block3a1.PORTAADDR9
address_a[9] => ram_block3a2.PORTAADDR9
address_a[9] => ram_block3a3.PORTAADDR9
address_a[9] => ram_block3a4.PORTAADDR9
address_a[9] => ram_block3a5.PORTAADDR9
address_a[9] => ram_block3a6.PORTAADDR9
address_a[9] => ram_block3a7.PORTAADDR9
address_a[9] => ram_block3a8.PORTAADDR9
address_a[9] => ram_block3a9.PORTAADDR9
address_a[9] => ram_block3a10.PORTAADDR9
address_a[9] => ram_block3a11.PORTAADDR9
address_a[9] => ram_block3a12.PORTAADDR9
address_a[9] => ram_block3a13.PORTAADDR9
address_a[9] => ram_block3a14.PORTAADDR9
address_a[9] => ram_block3a15.PORTAADDR9
address_a[9] => ram_block3a16.PORTAADDR9
address_a[9] => ram_block3a17.PORTAADDR9
address_a[9] => ram_block3a18.PORTAADDR9
address_a[9] => ram_block3a19.PORTAADDR9
address_a[9] => ram_block3a20.PORTAADDR9
address_a[9] => ram_block3a21.PORTAADDR9
address_a[9] => ram_block3a22.PORTAADDR9
address_a[9] => ram_block3a23.PORTAADDR9
address_b[0] => ram_block3a0.PORTBADDR
address_b[0] => ram_block3a1.PORTBADDR
address_b[0] => ram_block3a2.PORTBADDR
address_b[0] => ram_block3a3.PORTBADDR
address_b[0] => ram_block3a4.PORTBADDR
address_b[0] => ram_block3a5.PORTBADDR
address_b[0] => ram_block3a6.PORTBADDR
address_b[0] => ram_block3a7.PORTBADDR
address_b[0] => ram_block3a8.PORTBADDR
address_b[0] => ram_block3a9.PORTBADDR
address_b[0] => ram_block3a10.PORTBADDR
address_b[0] => ram_block3a11.PORTBADDR
address_b[0] => ram_block3a12.PORTBADDR
address_b[0] => ram_block3a13.PORTBADDR
address_b[0] => ram_block3a14.PORTBADDR
address_b[0] => ram_block3a15.PORTBADDR
address_b[0] => ram_block3a16.PORTBADDR
address_b[0] => ram_block3a17.PORTBADDR
address_b[0] => ram_block3a18.PORTBADDR
address_b[0] => ram_block3a19.PORTBADDR
address_b[0] => ram_block3a20.PORTBADDR
address_b[0] => ram_block3a21.PORTBADDR
address_b[0] => ram_block3a22.PORTBADDR
address_b[0] => ram_block3a23.PORTBADDR
address_b[1] => ram_block3a0.PORTBADDR1
address_b[1] => ram_block3a1.PORTBADDR1
address_b[1] => ram_block3a2.PORTBADDR1
address_b[1] => ram_block3a3.PORTBADDR1
address_b[1] => ram_block3a4.PORTBADDR1
address_b[1] => ram_block3a5.PORTBADDR1
address_b[1] => ram_block3a6.PORTBADDR1
address_b[1] => ram_block3a7.PORTBADDR1
address_b[1] => ram_block3a8.PORTBADDR1
address_b[1] => ram_block3a9.PORTBADDR1
address_b[1] => ram_block3a10.PORTBADDR1
address_b[1] => ram_block3a11.PORTBADDR1
address_b[1] => ram_block3a12.PORTBADDR1
address_b[1] => ram_block3a13.PORTBADDR1
address_b[1] => ram_block3a14.PORTBADDR1
address_b[1] => ram_block3a15.PORTBADDR1
address_b[1] => ram_block3a16.PORTBADDR1
address_b[1] => ram_block3a17.PORTBADDR1
address_b[1] => ram_block3a18.PORTBADDR1
address_b[1] => ram_block3a19.PORTBADDR1
address_b[1] => ram_block3a20.PORTBADDR1
address_b[1] => ram_block3a21.PORTBADDR1
address_b[1] => ram_block3a22.PORTBADDR1
address_b[1] => ram_block3a23.PORTBADDR1
address_b[2] => ram_block3a0.PORTBADDR2
address_b[2] => ram_block3a1.PORTBADDR2
address_b[2] => ram_block3a2.PORTBADDR2
address_b[2] => ram_block3a3.PORTBADDR2
address_b[2] => ram_block3a4.PORTBADDR2
address_b[2] => ram_block3a5.PORTBADDR2
address_b[2] => ram_block3a6.PORTBADDR2
address_b[2] => ram_block3a7.PORTBADDR2
address_b[2] => ram_block3a8.PORTBADDR2
address_b[2] => ram_block3a9.PORTBADDR2
address_b[2] => ram_block3a10.PORTBADDR2
address_b[2] => ram_block3a11.PORTBADDR2
address_b[2] => ram_block3a12.PORTBADDR2
address_b[2] => ram_block3a13.PORTBADDR2
address_b[2] => ram_block3a14.PORTBADDR2
address_b[2] => ram_block3a15.PORTBADDR2
address_b[2] => ram_block3a16.PORTBADDR2
address_b[2] => ram_block3a17.PORTBADDR2
address_b[2] => ram_block3a18.PORTBADDR2
address_b[2] => ram_block3a19.PORTBADDR2
address_b[2] => ram_block3a20.PORTBADDR2
address_b[2] => ram_block3a21.PORTBADDR2
address_b[2] => ram_block3a22.PORTBADDR2
address_b[2] => ram_block3a23.PORTBADDR2
address_b[3] => ram_block3a0.PORTBADDR3
address_b[3] => ram_block3a1.PORTBADDR3
address_b[3] => ram_block3a2.PORTBADDR3
address_b[3] => ram_block3a3.PORTBADDR3
address_b[3] => ram_block3a4.PORTBADDR3
address_b[3] => ram_block3a5.PORTBADDR3
address_b[3] => ram_block3a6.PORTBADDR3
address_b[3] => ram_block3a7.PORTBADDR3
address_b[3] => ram_block3a8.PORTBADDR3
address_b[3] => ram_block3a9.PORTBADDR3
address_b[3] => ram_block3a10.PORTBADDR3
address_b[3] => ram_block3a11.PORTBADDR3
address_b[3] => ram_block3a12.PORTBADDR3
address_b[3] => ram_block3a13.PORTBADDR3
address_b[3] => ram_block3a14.PORTBADDR3
address_b[3] => ram_block3a15.PORTBADDR3
address_b[3] => ram_block3a16.PORTBADDR3
address_b[3] => ram_block3a17.PORTBADDR3
address_b[3] => ram_block3a18.PORTBADDR3
address_b[3] => ram_block3a19.PORTBADDR3
address_b[3] => ram_block3a20.PORTBADDR3
address_b[3] => ram_block3a21.PORTBADDR3
address_b[3] => ram_block3a22.PORTBADDR3
address_b[3] => ram_block3a23.PORTBADDR3
address_b[4] => ram_block3a0.PORTBADDR4
address_b[4] => ram_block3a1.PORTBADDR4
address_b[4] => ram_block3a2.PORTBADDR4
address_b[4] => ram_block3a3.PORTBADDR4
address_b[4] => ram_block3a4.PORTBADDR4
address_b[4] => ram_block3a5.PORTBADDR4
address_b[4] => ram_block3a6.PORTBADDR4
address_b[4] => ram_block3a7.PORTBADDR4
address_b[4] => ram_block3a8.PORTBADDR4
address_b[4] => ram_block3a9.PORTBADDR4
address_b[4] => ram_block3a10.PORTBADDR4
address_b[4] => ram_block3a11.PORTBADDR4
address_b[4] => ram_block3a12.PORTBADDR4
address_b[4] => ram_block3a13.PORTBADDR4
address_b[4] => ram_block3a14.PORTBADDR4
address_b[4] => ram_block3a15.PORTBADDR4
address_b[4] => ram_block3a16.PORTBADDR4
address_b[4] => ram_block3a17.PORTBADDR4
address_b[4] => ram_block3a18.PORTBADDR4
address_b[4] => ram_block3a19.PORTBADDR4
address_b[4] => ram_block3a20.PORTBADDR4
address_b[4] => ram_block3a21.PORTBADDR4
address_b[4] => ram_block3a22.PORTBADDR4
address_b[4] => ram_block3a23.PORTBADDR4
address_b[5] => ram_block3a0.PORTBADDR5
address_b[5] => ram_block3a1.PORTBADDR5
address_b[5] => ram_block3a2.PORTBADDR5
address_b[5] => ram_block3a3.PORTBADDR5
address_b[5] => ram_block3a4.PORTBADDR5
address_b[5] => ram_block3a5.PORTBADDR5
address_b[5] => ram_block3a6.PORTBADDR5
address_b[5] => ram_block3a7.PORTBADDR5
address_b[5] => ram_block3a8.PORTBADDR5
address_b[5] => ram_block3a9.PORTBADDR5
address_b[5] => ram_block3a10.PORTBADDR5
address_b[5] => ram_block3a11.PORTBADDR5
address_b[5] => ram_block3a12.PORTBADDR5
address_b[5] => ram_block3a13.PORTBADDR5
address_b[5] => ram_block3a14.PORTBADDR5
address_b[5] => ram_block3a15.PORTBADDR5
address_b[5] => ram_block3a16.PORTBADDR5
address_b[5] => ram_block3a17.PORTBADDR5
address_b[5] => ram_block3a18.PORTBADDR5
address_b[5] => ram_block3a19.PORTBADDR5
address_b[5] => ram_block3a20.PORTBADDR5
address_b[5] => ram_block3a21.PORTBADDR5
address_b[5] => ram_block3a22.PORTBADDR5
address_b[5] => ram_block3a23.PORTBADDR5
address_b[6] => ram_block3a0.PORTBADDR6
address_b[6] => ram_block3a1.PORTBADDR6
address_b[6] => ram_block3a2.PORTBADDR6
address_b[6] => ram_block3a3.PORTBADDR6
address_b[6] => ram_block3a4.PORTBADDR6
address_b[6] => ram_block3a5.PORTBADDR6
address_b[6] => ram_block3a6.PORTBADDR6
address_b[6] => ram_block3a7.PORTBADDR6
address_b[6] => ram_block3a8.PORTBADDR6
address_b[6] => ram_block3a9.PORTBADDR6
address_b[6] => ram_block3a10.PORTBADDR6
address_b[6] => ram_block3a11.PORTBADDR6
address_b[6] => ram_block3a12.PORTBADDR6
address_b[6] => ram_block3a13.PORTBADDR6
address_b[6] => ram_block3a14.PORTBADDR6
address_b[6] => ram_block3a15.PORTBADDR6
address_b[6] => ram_block3a16.PORTBADDR6
address_b[6] => ram_block3a17.PORTBADDR6
address_b[6] => ram_block3a18.PORTBADDR6
address_b[6] => ram_block3a19.PORTBADDR6
address_b[6] => ram_block3a20.PORTBADDR6
address_b[6] => ram_block3a21.PORTBADDR6
address_b[6] => ram_block3a22.PORTBADDR6
address_b[6] => ram_block3a23.PORTBADDR6
address_b[7] => ram_block3a0.PORTBADDR7
address_b[7] => ram_block3a1.PORTBADDR7
address_b[7] => ram_block3a2.PORTBADDR7
address_b[7] => ram_block3a3.PORTBADDR7
address_b[7] => ram_block3a4.PORTBADDR7
address_b[7] => ram_block3a5.PORTBADDR7
address_b[7] => ram_block3a6.PORTBADDR7
address_b[7] => ram_block3a7.PORTBADDR7
address_b[7] => ram_block3a8.PORTBADDR7
address_b[7] => ram_block3a9.PORTBADDR7
address_b[7] => ram_block3a10.PORTBADDR7
address_b[7] => ram_block3a11.PORTBADDR7
address_b[7] => ram_block3a12.PORTBADDR7
address_b[7] => ram_block3a13.PORTBADDR7
address_b[7] => ram_block3a14.PORTBADDR7
address_b[7] => ram_block3a15.PORTBADDR7
address_b[7] => ram_block3a16.PORTBADDR7
address_b[7] => ram_block3a17.PORTBADDR7
address_b[7] => ram_block3a18.PORTBADDR7
address_b[7] => ram_block3a19.PORTBADDR7
address_b[7] => ram_block3a20.PORTBADDR7
address_b[7] => ram_block3a21.PORTBADDR7
address_b[7] => ram_block3a22.PORTBADDR7
address_b[7] => ram_block3a23.PORTBADDR7
address_b[8] => ram_block3a0.PORTBADDR8
address_b[8] => ram_block3a1.PORTBADDR8
address_b[8] => ram_block3a2.PORTBADDR8
address_b[8] => ram_block3a3.PORTBADDR8
address_b[8] => ram_block3a4.PORTBADDR8
address_b[8] => ram_block3a5.PORTBADDR8
address_b[8] => ram_block3a6.PORTBADDR8
address_b[8] => ram_block3a7.PORTBADDR8
address_b[8] => ram_block3a8.PORTBADDR8
address_b[8] => ram_block3a9.PORTBADDR8
address_b[8] => ram_block3a10.PORTBADDR8
address_b[8] => ram_block3a11.PORTBADDR8
address_b[8] => ram_block3a12.PORTBADDR8
address_b[8] => ram_block3a13.PORTBADDR8
address_b[8] => ram_block3a14.PORTBADDR8
address_b[8] => ram_block3a15.PORTBADDR8
address_b[8] => ram_block3a16.PORTBADDR8
address_b[8] => ram_block3a17.PORTBADDR8
address_b[8] => ram_block3a18.PORTBADDR8
address_b[8] => ram_block3a19.PORTBADDR8
address_b[8] => ram_block3a20.PORTBADDR8
address_b[8] => ram_block3a21.PORTBADDR8
address_b[8] => ram_block3a22.PORTBADDR8
address_b[8] => ram_block3a23.PORTBADDR8
address_b[9] => ram_block3a0.PORTBADDR9
address_b[9] => ram_block3a1.PORTBADDR9
address_b[9] => ram_block3a2.PORTBADDR9
address_b[9] => ram_block3a3.PORTBADDR9
address_b[9] => ram_block3a4.PORTBADDR9
address_b[9] => ram_block3a5.PORTBADDR9
address_b[9] => ram_block3a6.PORTBADDR9
address_b[9] => ram_block3a7.PORTBADDR9
address_b[9] => ram_block3a8.PORTBADDR9
address_b[9] => ram_block3a9.PORTBADDR9
address_b[9] => ram_block3a10.PORTBADDR9
address_b[9] => ram_block3a11.PORTBADDR9
address_b[9] => ram_block3a12.PORTBADDR9
address_b[9] => ram_block3a13.PORTBADDR9
address_b[9] => ram_block3a14.PORTBADDR9
address_b[9] => ram_block3a15.PORTBADDR9
address_b[9] => ram_block3a16.PORTBADDR9
address_b[9] => ram_block3a17.PORTBADDR9
address_b[9] => ram_block3a18.PORTBADDR9
address_b[9] => ram_block3a19.PORTBADDR9
address_b[9] => ram_block3a20.PORTBADDR9
address_b[9] => ram_block3a21.PORTBADDR9
address_b[9] => ram_block3a22.PORTBADDR9
address_b[9] => ram_block3a23.PORTBADDR9
clock0 => ram_block3a0.CLK0
clock0 => ram_block3a1.CLK0
clock0 => ram_block3a2.CLK0
clock0 => ram_block3a3.CLK0
clock0 => ram_block3a4.CLK0
clock0 => ram_block3a5.CLK0
clock0 => ram_block3a6.CLK0
clock0 => ram_block3a7.CLK0
clock0 => ram_block3a8.CLK0
clock0 => ram_block3a9.CLK0
clock0 => ram_block3a10.CLK0
clock0 => ram_block3a11.CLK0
clock0 => ram_block3a12.CLK0
clock0 => ram_block3a13.CLK0
clock0 => ram_block3a14.CLK0
clock0 => ram_block3a15.CLK0
clock0 => ram_block3a16.CLK0
clock0 => ram_block3a17.CLK0
clock0 => ram_block3a18.CLK0
clock0 => ram_block3a19.CLK0
clock0 => ram_block3a20.CLK0
clock0 => ram_block3a21.CLK0
clock0 => ram_block3a22.CLK0
clock0 => ram_block3a23.CLK0
clocken0 => ram_block3a0.ENA0
clocken0 => ram_block3a1.ENA0
clocken0 => ram_block3a2.ENA0
clocken0 => ram_block3a3.ENA0
clocken0 => ram_block3a4.ENA0
clocken0 => ram_block3a5.ENA0
clocken0 => ram_block3a6.ENA0
clocken0 => ram_block3a7.ENA0
clocken0 => ram_block3a8.ENA0
clocken0 => ram_block3a9.ENA0
clocken0 => ram_block3a10.ENA0
clocken0 => ram_block3a11.ENA0
clocken0 => ram_block3a12.ENA0
clocken0 => ram_block3a13.ENA0
clocken0 => ram_block3a14.ENA0
clocken0 => ram_block3a15.ENA0
clocken0 => ram_block3a16.ENA0
clocken0 => ram_block3a17.ENA0
clocken0 => ram_block3a18.ENA0
clocken0 => ram_block3a19.ENA0
clocken0 => ram_block3a20.ENA0
clocken0 => ram_block3a21.ENA0
clocken0 => ram_block3a22.ENA0
clocken0 => ram_block3a23.ENA0
data_a[0] => ram_block3a0.PORTADATAIN
data_a[1] => ram_block3a1.PORTADATAIN
data_a[2] => ram_block3a2.PORTADATAIN
data_a[3] => ram_block3a3.PORTADATAIN
data_a[4] => ram_block3a4.PORTADATAIN
data_a[5] => ram_block3a5.PORTADATAIN
data_a[6] => ram_block3a6.PORTADATAIN
data_a[7] => ram_block3a7.PORTADATAIN
data_a[8] => ram_block3a8.PORTADATAIN
data_a[9] => ram_block3a9.PORTADATAIN
data_a[10] => ram_block3a10.PORTADATAIN
data_a[11] => ram_block3a11.PORTADATAIN
data_a[12] => ram_block3a12.PORTADATAIN
data_a[13] => ram_block3a13.PORTADATAIN
data_a[14] => ram_block3a14.PORTADATAIN
data_a[15] => ram_block3a15.PORTADATAIN
data_a[16] => ram_block3a16.PORTADATAIN
data_a[17] => ram_block3a17.PORTADATAIN
data_a[18] => ram_block3a18.PORTADATAIN
data_a[19] => ram_block3a19.PORTADATAIN
data_a[20] => ram_block3a20.PORTADATAIN
data_a[21] => ram_block3a21.PORTADATAIN
data_a[22] => ram_block3a22.PORTADATAIN
data_a[23] => ram_block3a23.PORTADATAIN
q_b[0] <= ram_block3a0.PORTBDATAOUT
q_b[1] <= ram_block3a1.PORTBDATAOUT
q_b[2] <= ram_block3a2.PORTBDATAOUT
q_b[3] <= ram_block3a3.PORTBDATAOUT
q_b[4] <= ram_block3a4.PORTBDATAOUT
q_b[5] <= ram_block3a5.PORTBDATAOUT
q_b[6] <= ram_block3a6.PORTBDATAOUT
q_b[7] <= ram_block3a7.PORTBDATAOUT
q_b[8] <= ram_block3a8.PORTBDATAOUT
q_b[9] <= ram_block3a9.PORTBDATAOUT
q_b[10] <= ram_block3a10.PORTBDATAOUT
q_b[11] <= ram_block3a11.PORTBDATAOUT
q_b[12] <= ram_block3a12.PORTBDATAOUT
q_b[13] <= ram_block3a13.PORTBDATAOUT
q_b[14] <= ram_block3a14.PORTBDATAOUT
q_b[15] <= ram_block3a15.PORTBDATAOUT
q_b[16] <= ram_block3a16.PORTBDATAOUT
q_b[17] <= ram_block3a17.PORTBDATAOUT
q_b[18] <= ram_block3a18.PORTBDATAOUT
q_b[19] <= ram_block3a19.PORTBDATAOUT
q_b[20] <= ram_block3a20.PORTBDATAOUT
q_b[21] <= ram_block3a21.PORTBDATAOUT
q_b[22] <= ram_block3a22.PORTBDATAOUT
q_b[23] <= ram_block3a23.PORTBDATAOUT
wren_a => ram_block3a0.PORTAWE
wren_a => ram_block3a1.PORTAWE
wren_a => ram_block3a2.PORTAWE
wren_a => ram_block3a3.PORTAWE
wren_a => ram_block3a4.PORTAWE
wren_a => ram_block3a5.PORTAWE
wren_a => ram_block3a6.PORTAWE
wren_a => ram_block3a7.PORTAWE
wren_a => ram_block3a8.PORTAWE
wren_a => ram_block3a9.PORTAWE
wren_a => ram_block3a10.PORTAWE
wren_a => ram_block3a11.PORTAWE
wren_a => ram_block3a12.PORTAWE
wren_a => ram_block3a13.PORTAWE
wren_a => ram_block3a14.PORTAWE
wren_a => ram_block3a15.PORTAWE
wren_a => ram_block3a16.PORTAWE
wren_a => ram_block3a17.PORTAWE
wren_a => ram_block3a18.PORTAWE
wren_a => ram_block3a19.PORTAWE
wren_a => ram_block3a20.PORTAWE
wren_a => ram_block3a21.PORTAWE
wren_a => ram_block3a22.PORTAWE
wren_a => ram_block3a23.PORTAWE


|ProCam|RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_isv:auto_generated|cntr_3uf:cntr1
clk_en => counter_reg_bit[9].IN0
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE


|ProCam|RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_isv:auto_generated|cntr_3uf:cntr1|cmpr_7ic:cmpr4
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1


|ProCam|imageGenerator:imG1
iClk => Blue[0].CLK
iClk => Blue[1].CLK
iClk => Blue[2].CLK
iClk => Blue[3].CLK
iClk => Blue[4].CLK
iClk => Blue[5].CLK
iClk => Blue[6].CLK
iClk => Blue[7].CLK
iClk => Green[0].CLK
iClk => Green[1].CLK
iClk => Green[2].CLK
iClk => Green[3].CLK
iClk => Green[4].CLK
iClk => Green[5].CLK
iClk => Green[6].CLK
iClk => Green[7].CLK
iClk => Red[0].CLK
iClk => Red[1].CLK
iClk => Red[2].CLK
iClk => Red[3].CLK
iClk => Red[4].CLK
iClk => Red[5].CLK
iClk => Red[6].CLK
iClk => Red[7].CLK
iRST => Blue[0].ACLR
iRST => Blue[1].ACLR
iRST => Blue[2].ACLR
iRST => Blue[3].ACLR
iRST => Blue[4].ACLR
iRST => Blue[5].ACLR
iRST => Blue[6].ACLR
iRST => Blue[7].ACLR
iRST => Green[0].ACLR
iRST => Green[1].ACLR
iRST => Green[2].ACLR
iRST => Green[3].ACLR
iRST => Green[4].ACLR
iRST => Green[5].ACLR
iRST => Green[6].ACLR
iRST => Green[7].ACLR
iRST => Red[0].ACLR
iRST => Red[1].ACLR
iRST => Red[2].ACLR
iRST => Red[3].ACLR
iRST => Red[4].ACLR
iRST => Red[5].ACLR
iRST => Red[6].ACLR
iRST => Red[7].ACLR
iRequestX[0] => LessThan0.IN24
iRequestX[0] => WideOr0.IN0
iRequestX[1] => LessThan0.IN23
iRequestX[1] => WideOr0.IN1
iRequestX[2] => LessThan0.IN22
iRequestX[2] => WideOr0.IN2
iRequestX[3] => LessThan0.IN21
iRequestX[4] => LessThan0.IN20
iRequestX[5] => LessThan0.IN19
iRequestX[6] => LessThan0.IN18
iRequestX[7] => LessThan0.IN17
iRequestX[8] => LessThan0.IN16
iRequestX[9] => LessThan0.IN15
iRequestX[10] => LessThan0.IN14
iRequestX[11] => LessThan0.IN13
iRequestY[0] => WideOr1.IN0
iRequestY[1] => WideOr1.IN1
iRequestY[2] => WideOr1.IN2
iRequestY[3] => WideOr1.IN3
iRequestY[4] => ~NO_FANOUT~
iRequestY[5] => ~NO_FANOUT~
iRequestY[6] => ~NO_FANOUT~
iRequestY[7] => ~NO_FANOUT~
iRequestY[8] => ~NO_FANOUT~
iRequestY[9] => ~NO_FANOUT~
iRequestY[10] => ~NO_FANOUT~
iRequestY[11] => ~NO_FANOUT~
oR[0] <= Red[0].DB_MAX_OUTPUT_PORT_TYPE
oR[1] <= Red[1].DB_MAX_OUTPUT_PORT_TYPE
oR[2] <= Red[2].DB_MAX_OUTPUT_PORT_TYPE
oR[3] <= Red[3].DB_MAX_OUTPUT_PORT_TYPE
oR[4] <= Red[4].DB_MAX_OUTPUT_PORT_TYPE
oR[5] <= Red[5].DB_MAX_OUTPUT_PORT_TYPE
oR[6] <= Red[6].DB_MAX_OUTPUT_PORT_TYPE
oR[7] <= Red[7].DB_MAX_OUTPUT_PORT_TYPE
oG[0] <= Green[0].DB_MAX_OUTPUT_PORT_TYPE
oG[1] <= Green[1].DB_MAX_OUTPUT_PORT_TYPE
oG[2] <= Green[2].DB_MAX_OUTPUT_PORT_TYPE
oG[3] <= Green[3].DB_MAX_OUTPUT_PORT_TYPE
oG[4] <= Green[4].DB_MAX_OUTPUT_PORT_TYPE
oG[5] <= Green[5].DB_MAX_OUTPUT_PORT_TYPE
oG[6] <= Green[6].DB_MAX_OUTPUT_PORT_TYPE
oG[7] <= Green[7].DB_MAX_OUTPUT_PORT_TYPE
oB[0] <= Blue[0].DB_MAX_OUTPUT_PORT_TYPE
oB[1] <= Blue[1].DB_MAX_OUTPUT_PORT_TYPE
oB[2] <= Blue[2].DB_MAX_OUTPUT_PORT_TYPE
oB[3] <= Blue[3].DB_MAX_OUTPUT_PORT_TYPE
oB[4] <= Blue[4].DB_MAX_OUTPUT_PORT_TYPE
oB[5] <= Blue[5].DB_MAX_OUTPUT_PORT_TYPE
oB[6] <= Blue[6].DB_MAX_OUTPUT_PORT_TYPE
oB[7] <= Blue[7].DB_MAX_OUTPUT_PORT_TYPE


|ProCam|VGAController:vga_controller1
iRed[0] => RED[0].DATAIN
iRed[1] => RED[1].DATAIN
iRed[2] => RED[2].DATAIN
iRed[3] => RED[3].DATAIN
iRed[4] => RED[4].DATAIN
iRed[5] => RED[5].DATAIN
iRed[6] => RED[6].DATAIN
iRed[7] => RED[7].DATAIN
iGreen[0] => GREEN[0].DATAIN
iGreen[1] => GREEN[1].DATAIN
iGreen[2] => GREEN[2].DATAIN
iGreen[3] => GREEN[3].DATAIN
iGreen[4] => GREEN[4].DATAIN
iGreen[5] => GREEN[5].DATAIN
iGreen[6] => GREEN[6].DATAIN
iGreen[7] => GREEN[7].DATAIN
iBlue[0] => BLUE[0].DATAIN
iBlue[1] => BLUE[1].DATAIN
iBlue[2] => BLUE[2].DATAIN
iBlue[3] => BLUE[3].DATAIN
iBlue[4] => BLUE[4].DATAIN
iBlue[5] => BLUE[5].DATAIN
iBlue[6] => BLUE[6].DATAIN
iBlue[7] => BLUE[7].DATAIN
oRequestX[0] <= X[0].DB_MAX_OUTPUT_PORT_TYPE
oRequestX[1] <= X[1].DB_MAX_OUTPUT_PORT_TYPE
oRequestX[2] <= X[2].DB_MAX_OUTPUT_PORT_TYPE
oRequestX[3] <= X[3].DB_MAX_OUTPUT_PORT_TYPE
oRequestX[4] <= X[4].DB_MAX_OUTPUT_PORT_TYPE
oRequestX[5] <= X[5].DB_MAX_OUTPUT_PORT_TYPE
oRequestX[6] <= X[6].DB_MAX_OUTPUT_PORT_TYPE
oRequestX[7] <= X[7].DB_MAX_OUTPUT_PORT_TYPE
oRequestX[8] <= X[8].DB_MAX_OUTPUT_PORT_TYPE
oRequestX[9] <= X[9].DB_MAX_OUTPUT_PORT_TYPE
oRequestX[10] <= X[10].DB_MAX_OUTPUT_PORT_TYPE
oRequestX[11] <= X[11].DB_MAX_OUTPUT_PORT_TYPE
oRequestY[0] <= Y[0].DB_MAX_OUTPUT_PORT_TYPE
oRequestY[1] <= Y[1].DB_MAX_OUTPUT_PORT_TYPE
oRequestY[2] <= Y[2].DB_MAX_OUTPUT_PORT_TYPE
oRequestY[3] <= Y[3].DB_MAX_OUTPUT_PORT_TYPE
oRequestY[4] <= Y[4].DB_MAX_OUTPUT_PORT_TYPE
oRequestY[5] <= Y[5].DB_MAX_OUTPUT_PORT_TYPE
oRequestY[6] <= Y[6].DB_MAX_OUTPUT_PORT_TYPE
oRequestY[7] <= Y[7].DB_MAX_OUTPUT_PORT_TYPE
oRequestY[8] <= Y[8].DB_MAX_OUTPUT_PORT_TYPE
oRequestY[9] <= Y[9].DB_MAX_OUTPUT_PORT_TYPE
oRequestY[10] <= Y[10].DB_MAX_OUTPUT_PORT_TYPE
oRequestY[11] <= Y[11].DB_MAX_OUTPUT_PORT_TYPE
iCLK => BLANK.CLK
iCLK => SYNC.CLK
iCLK => VSYNC.CLK
iCLK => HSYNC.CLK
iCLK => BLUE[0].CLK
iCLK => BLUE[1].CLK
iCLK => BLUE[2].CLK
iCLK => BLUE[3].CLK
iCLK => BLUE[4].CLK
iCLK => BLUE[5].CLK
iCLK => BLUE[6].CLK
iCLK => BLUE[7].CLK
iCLK => GREEN[0].CLK
iCLK => GREEN[1].CLK
iCLK => GREEN[2].CLK
iCLK => GREEN[3].CLK
iCLK => GREEN[4].CLK
iCLK => GREEN[5].CLK
iCLK => GREEN[6].CLK
iCLK => GREEN[7].CLK
iCLK => RED[0].CLK
iCLK => RED[1].CLK
iCLK => RED[2].CLK
iCLK => RED[3].CLK
iCLK => RED[4].CLK
iCLK => RED[5].CLK
iCLK => RED[6].CLK
iCLK => RED[7].CLK
iCLK => Y[0].CLK
iCLK => Y[1].CLK
iCLK => Y[2].CLK
iCLK => Y[3].CLK
iCLK => Y[4].CLK
iCLK => Y[5].CLK
iCLK => Y[6].CLK
iCLK => Y[7].CLK
iCLK => Y[8].CLK
iCLK => Y[9].CLK
iCLK => Y[10].CLK
iCLK => Y[11].CLK
iCLK => X[0].CLK
iCLK => X[1].CLK
iCLK => X[2].CLK
iCLK => X[3].CLK
iCLK => X[4].CLK
iCLK => X[5].CLK
iCLK => X[6].CLK
iCLK => X[7].CLK
iCLK => X[8].CLK
iCLK => X[9].CLK
iCLK => X[10].CLK
iCLK => X[11].CLK
iCLK => VCounter[0].CLK
iCLK => VCounter[1].CLK
iCLK => VCounter[2].CLK
iCLK => VCounter[3].CLK
iCLK => VCounter[4].CLK
iCLK => VCounter[5].CLK
iCLK => VCounter[6].CLK
iCLK => VCounter[7].CLK
iCLK => VCounter[8].CLK
iCLK => VCounter[9].CLK
iCLK => VCounter[10].CLK
iCLK => VCounter[11].CLK
iCLK => HCounter[0].CLK
iCLK => HCounter[1].CLK
iCLK => HCounter[2].CLK
iCLK => HCounter[3].CLK
iCLK => HCounter[4].CLK
iCLK => HCounter[5].CLK
iCLK => HCounter[6].CLK
iCLK => HCounter[7].CLK
iCLK => HCounter[8].CLK
iCLK => HCounter[9].CLK
iCLK => HCounter[10].CLK
iCLK => HCounter[11].CLK
iRST => Y[0].ACLR
iRST => Y[1].ACLR
iRST => Y[2].ACLR
iRST => Y[3].ACLR
iRST => Y[4].ACLR
iRST => Y[5].ACLR
iRST => Y[6].ACLR
iRST => Y[7].ACLR
iRST => Y[8].ACLR
iRST => Y[9].ACLR
iRST => Y[10].ACLR
iRST => Y[11].ACLR
iRST => X[0].ACLR
iRST => X[1].ACLR
iRST => X[2].ACLR
iRST => X[3].ACLR
iRST => X[4].ACLR
iRST => X[5].ACLR
iRST => X[6].ACLR
iRST => X[7].ACLR
iRST => X[8].ACLR
iRST => X[9].ACLR
iRST => X[10].ACLR
iRST => X[11].ACLR
iRST => VCounter[0].ACLR
iRST => VCounter[1].ACLR
iRST => VCounter[2].ACLR
iRST => VCounter[3].ACLR
iRST => VCounter[4].ACLR
iRST => VCounter[5].ACLR
iRST => VCounter[6].ACLR
iRST => VCounter[7].ACLR
iRST => VCounter[8].ACLR
iRST => VCounter[9].ACLR
iRST => VCounter[10].ACLR
iRST => VCounter[11].ACLR
iRST => HCounter[0].ACLR
iRST => HCounter[1].ACLR
iRST => HCounter[2].ACLR
iRST => HCounter[3].ACLR
iRST => HCounter[4].ACLR
iRST => HCounter[5].ACLR
iRST => HCounter[6].ACLR
iRST => HCounter[7].ACLR
iRST => HCounter[8].ACLR
iRST => HCounter[9].ACLR
iRST => HCounter[10].ACLR
iRST => HCounter[11].ACLR
iRST => BLANK.ACLR
iRST => SYNC.ACLR
iRST => VSYNC.ACLR
iRST => HSYNC.ACLR
iRST => BLUE[0].ACLR
iRST => BLUE[1].ACLR
iRST => BLUE[2].ACLR
iRST => BLUE[3].ACLR
iRST => BLUE[4].ACLR
iRST => BLUE[5].ACLR
iRST => BLUE[6].ACLR
iRST => BLUE[7].ACLR
iRST => GREEN[0].ACLR
iRST => GREEN[1].ACLR
iRST => GREEN[2].ACLR
iRST => GREEN[3].ACLR
iRST => GREEN[4].ACLR
iRST => GREEN[5].ACLR
iRST => GREEN[6].ACLR
iRST => GREEN[7].ACLR
iRST => RED[0].ACLR
iRST => RED[1].ACLR
iRST => RED[2].ACLR
iRST => RED[3].ACLR
iRST => RED[4].ACLR
iRST => RED[5].ACLR
iRST => RED[6].ACLR
iRST => RED[7].ACLR
oRED[0] <= oRED.DB_MAX_OUTPUT_PORT_TYPE
oRED[1] <= oRED.DB_MAX_OUTPUT_PORT_TYPE
oRED[2] <= oRED.DB_MAX_OUTPUT_PORT_TYPE
oRED[3] <= oRED.DB_MAX_OUTPUT_PORT_TYPE
oRED[4] <= oRED.DB_MAX_OUTPUT_PORT_TYPE
oRED[5] <= oRED.DB_MAX_OUTPUT_PORT_TYPE
oRED[6] <= oRED.DB_MAX_OUTPUT_PORT_TYPE
oRED[7] <= oRED.DB_MAX_OUTPUT_PORT_TYPE
oGREEN[0] <= oGREEN.DB_MAX_OUTPUT_PORT_TYPE
oGREEN[1] <= oGREEN.DB_MAX_OUTPUT_PORT_TYPE
oGREEN[2] <= oGREEN.DB_MAX_OUTPUT_PORT_TYPE
oGREEN[3] <= oGREEN.DB_MAX_OUTPUT_PORT_TYPE
oGREEN[4] <= oGREEN.DB_MAX_OUTPUT_PORT_TYPE
oGREEN[5] <= oGREEN.DB_MAX_OUTPUT_PORT_TYPE
oGREEN[6] <= oGREEN.DB_MAX_OUTPUT_PORT_TYPE
oGREEN[7] <= oGREEN.DB_MAX_OUTPUT_PORT_TYPE
oBLUE[0] <= oBLUE.DB_MAX_OUTPUT_PORT_TYPE
oBLUE[1] <= oBLUE.DB_MAX_OUTPUT_PORT_TYPE
oBLUE[2] <= oBLUE.DB_MAX_OUTPUT_PORT_TYPE
oBLUE[3] <= oBLUE.DB_MAX_OUTPUT_PORT_TYPE
oBLUE[4] <= oBLUE.DB_MAX_OUTPUT_PORT_TYPE
oBLUE[5] <= oBLUE.DB_MAX_OUTPUT_PORT_TYPE
oBLUE[6] <= oBLUE.DB_MAX_OUTPUT_PORT_TYPE
oBLUE[7] <= oBLUE.DB_MAX_OUTPUT_PORT_TYPE
oDESYNC <= oRED.DB_MAX_OUTPUT_PORT_TYPE
oHSYNC <= HSYNC.DB_MAX_OUTPUT_PORT_TYPE
oVSYNC <= VSYNC.DB_MAX_OUTPUT_PORT_TYPE
oSYNC <= SYNC.DB_MAX_OUTPUT_PORT_TYPE
oBLANK <= BLANK.DB_MAX_OUTPUT_PORT_TYPE
oHVCounter[0] <= VCounter[0].DB_MAX_OUTPUT_PORT_TYPE
oHVCounter[1] <= VCounter[1].DB_MAX_OUTPUT_PORT_TYPE
oHVCounter[2] <= VCounter[2].DB_MAX_OUTPUT_PORT_TYPE
oHVCounter[3] <= VCounter[3].DB_MAX_OUTPUT_PORT_TYPE
oHVCounter[4] <= VCounter[4].DB_MAX_OUTPUT_PORT_TYPE
oHVCounter[5] <= VCounter[5].DB_MAX_OUTPUT_PORT_TYPE
oHVCounter[6] <= VCounter[6].DB_MAX_OUTPUT_PORT_TYPE
oHVCounter[7] <= VCounter[7].DB_MAX_OUTPUT_PORT_TYPE
oHVCounter[8] <= VCounter[8].DB_MAX_OUTPUT_PORT_TYPE
oHVCounter[9] <= VCounter[9].DB_MAX_OUTPUT_PORT_TYPE
oHVCounter[10] <= VCounter[10].DB_MAX_OUTPUT_PORT_TYPE
oHVCounter[11] <= VCounter[11].DB_MAX_OUTPUT_PORT_TYPE


|ProCam|DVI_RX_Controller:dvi_rx1
DVI_RX_CLK => oB[0]~reg0.CLK
DVI_RX_CLK => oB[1]~reg0.CLK
DVI_RX_CLK => oB[2]~reg0.CLK
DVI_RX_CLK => oB[3]~reg0.CLK
DVI_RX_CLK => oB[4]~reg0.CLK
DVI_RX_CLK => oB[5]~reg0.CLK
DVI_RX_CLK => oB[6]~reg0.CLK
DVI_RX_CLK => oB[7]~reg0.CLK
DVI_RX_CLK => oG[0]~reg0.CLK
DVI_RX_CLK => oG[1]~reg0.CLK
DVI_RX_CLK => oG[2]~reg0.CLK
DVI_RX_CLK => oG[3]~reg0.CLK
DVI_RX_CLK => oG[4]~reg0.CLK
DVI_RX_CLK => oG[5]~reg0.CLK
DVI_RX_CLK => oG[6]~reg0.CLK
DVI_RX_CLK => oG[7]~reg0.CLK
DVI_RX_CLK => oR[0]~reg0.CLK
DVI_RX_CLK => oR[1]~reg0.CLK
DVI_RX_CLK => oR[2]~reg0.CLK
DVI_RX_CLK => oR[3]~reg0.CLK
DVI_RX_CLK => oR[4]~reg0.CLK
DVI_RX_CLK => oR[5]~reg0.CLK
DVI_RX_CLK => oR[6]~reg0.CLK
DVI_RX_CLK => oR[7]~reg0.CLK
DVI_RX_CLK => oDVAL~reg0.CLK
DVI_RX_CLK => X_Counter[0].CLK
DVI_RX_CLK => X_Counter[1].CLK
DVI_RX_CLK => X_Counter[2].CLK
DVI_RX_CLK => X_Counter[3].CLK
DVI_RX_CLK => X_Counter[4].CLK
DVI_RX_CLK => X_Counter[5].CLK
DVI_RX_CLK => X_Counter[6].CLK
DVI_RX_CLK => X_Counter[7].CLK
DVI_RX_CLK => X_Counter[8].CLK
DVI_RX_CLK => X_Counter[9].CLK
DVI_RX_CLK => X_Counter[10].CLK
DVI_RX_CLK => X_Counter[11].CLK
DVI_RX_CLK => H_Counter[0].CLK
DVI_RX_CLK => H_Counter[1].CLK
DVI_RX_CLK => H_Counter[2].CLK
DVI_RX_CLK => H_Counter[3].CLK
DVI_RX_CLK => H_Counter[4].CLK
DVI_RX_CLK => H_Counter[5].CLK
DVI_RX_CLK => H_Counter[6].CLK
DVI_RX_CLK => H_Counter[7].CLK
DVI_RX_CLK => H_Counter[8].CLK
DVI_RX_CLK => H_Counter[9].CLK
DVI_RX_CLK => H_Counter[10].CLK
DVI_RX_CLK => H_Counter[11].CLK
DVI_RX_CLK => oDVI_CLK.DATAIN
DVI_RX_D[0] => oB[0]~reg0.DATAIN
DVI_RX_D[1] => oB[1]~reg0.DATAIN
DVI_RX_D[2] => oB[2]~reg0.DATAIN
DVI_RX_D[3] => oB[3]~reg0.DATAIN
DVI_RX_D[4] => oB[4]~reg0.DATAIN
DVI_RX_D[5] => oB[5]~reg0.DATAIN
DVI_RX_D[6] => oB[6]~reg0.DATAIN
DVI_RX_D[7] => oB[7]~reg0.DATAIN
DVI_RX_D[8] => oG[0]~reg0.DATAIN
DVI_RX_D[9] => oG[1]~reg0.DATAIN
DVI_RX_D[10] => oG[2]~reg0.DATAIN
DVI_RX_D[11] => oG[3]~reg0.DATAIN
DVI_RX_D[12] => oG[4]~reg0.DATAIN
DVI_RX_D[13] => oG[5]~reg0.DATAIN
DVI_RX_D[14] => oG[6]~reg0.DATAIN
DVI_RX_D[15] => oG[7]~reg0.DATAIN
DVI_RX_D[16] => oR[0]~reg0.DATAIN
DVI_RX_D[17] => oR[1]~reg0.DATAIN
DVI_RX_D[18] => oR[2]~reg0.DATAIN
DVI_RX_D[19] => oR[3]~reg0.DATAIN
DVI_RX_D[20] => oR[4]~reg0.DATAIN
DVI_RX_D[21] => oR[5]~reg0.DATAIN
DVI_RX_D[22] => oR[6]~reg0.DATAIN
DVI_RX_D[23] => oR[7]~reg0.DATAIN
DVI_RX_DE => ~NO_FANOUT~
DVI_RX_HS => Y_Counter[0].CLK
DVI_RX_HS => Y_Counter[1].CLK
DVI_RX_HS => Y_Counter[2].CLK
DVI_RX_HS => Y_Counter[3].CLK
DVI_RX_HS => Y_Counter[4].CLK
DVI_RX_HS => Y_Counter[5].CLK
DVI_RX_HS => Y_Counter[6].CLK
DVI_RX_HS => Y_Counter[7].CLK
DVI_RX_HS => Y_Counter[8].CLK
DVI_RX_HS => Y_Counter[9].CLK
DVI_RX_HS => Y_Counter[10].CLK
DVI_RX_HS => Y_Counter[11].CLK
DVI_RX_HS => V_Counter[0].CLK
DVI_RX_HS => V_Counter[1].CLK
DVI_RX_HS => V_Counter[2].CLK
DVI_RX_HS => V_Counter[3].CLK
DVI_RX_HS => V_Counter[4].CLK
DVI_RX_HS => V_Counter[5].CLK
DVI_RX_HS => V_Counter[6].CLK
DVI_RX_HS => V_Counter[7].CLK
DVI_RX_HS => V_Counter[8].CLK
DVI_RX_HS => V_Counter[9].CLK
DVI_RX_HS => V_Counter[10].CLK
DVI_RX_HS => V_Counter[11].CLK
DVI_RX_HS => oB[0]~reg0.ACLR
DVI_RX_HS => oB[1]~reg0.ACLR
DVI_RX_HS => oB[2]~reg0.ACLR
DVI_RX_HS => oB[3]~reg0.ACLR
DVI_RX_HS => oB[4]~reg0.ACLR
DVI_RX_HS => oB[5]~reg0.ACLR
DVI_RX_HS => oB[6]~reg0.ACLR
DVI_RX_HS => oB[7]~reg0.ACLR
DVI_RX_HS => oG[0]~reg0.ACLR
DVI_RX_HS => oG[1]~reg0.ACLR
DVI_RX_HS => oG[2]~reg0.ACLR
DVI_RX_HS => oG[3]~reg0.ACLR
DVI_RX_HS => oG[4]~reg0.ACLR
DVI_RX_HS => oG[5]~reg0.ACLR
DVI_RX_HS => oG[6]~reg0.ACLR
DVI_RX_HS => oG[7]~reg0.ACLR
DVI_RX_HS => oR[0]~reg0.ACLR
DVI_RX_HS => oR[1]~reg0.ACLR
DVI_RX_HS => oR[2]~reg0.ACLR
DVI_RX_HS => oR[3]~reg0.ACLR
DVI_RX_HS => oR[4]~reg0.ACLR
DVI_RX_HS => oR[5]~reg0.ACLR
DVI_RX_HS => oR[6]~reg0.ACLR
DVI_RX_HS => oR[7]~reg0.ACLR
DVI_RX_HS => oDVAL~reg0.ACLR
DVI_RX_HS => X_Counter[0].ACLR
DVI_RX_HS => X_Counter[1].ACLR
DVI_RX_HS => X_Counter[2].ACLR
DVI_RX_HS => X_Counter[3].ACLR
DVI_RX_HS => X_Counter[4].ACLR
DVI_RX_HS => X_Counter[5].ACLR
DVI_RX_HS => X_Counter[6].ACLR
DVI_RX_HS => X_Counter[7].ACLR
DVI_RX_HS => X_Counter[8].ACLR
DVI_RX_HS => X_Counter[9].ACLR
DVI_RX_HS => X_Counter[10].ACLR
DVI_RX_HS => X_Counter[11].ACLR
DVI_RX_HS => H_Counter[0].ACLR
DVI_RX_HS => H_Counter[1].ACLR
DVI_RX_HS => H_Counter[2].ACLR
DVI_RX_HS => H_Counter[3].ACLR
DVI_RX_HS => H_Counter[4].ACLR
DVI_RX_HS => H_Counter[5].ACLR
DVI_RX_HS => H_Counter[6].ACLR
DVI_RX_HS => H_Counter[7].ACLR
DVI_RX_HS => H_Counter[8].ACLR
DVI_RX_HS => H_Counter[9].ACLR
DVI_RX_HS => H_Counter[10].ACLR
DVI_RX_HS => H_Counter[11].ACLR
DVI_RX_VS => Y_Counter[0].ACLR
DVI_RX_VS => Y_Counter[1].ACLR
DVI_RX_VS => Y_Counter[2].ACLR
DVI_RX_VS => Y_Counter[3].ACLR
DVI_RX_VS => Y_Counter[4].ACLR
DVI_RX_VS => Y_Counter[5].ACLR
DVI_RX_VS => Y_Counter[6].ACLR
DVI_RX_VS => Y_Counter[7].ACLR
DVI_RX_VS => Y_Counter[8].ACLR
DVI_RX_VS => Y_Counter[9].ACLR
DVI_RX_VS => Y_Counter[10].ACLR
DVI_RX_VS => Y_Counter[11].ACLR
DVI_RX_VS => V_Counter[0].ACLR
DVI_RX_VS => V_Counter[1].ACLR
DVI_RX_VS => V_Counter[2].ACLR
DVI_RX_VS => V_Counter[3].ACLR
DVI_RX_VS => V_Counter[4].ACLR
DVI_RX_VS => V_Counter[5].ACLR
DVI_RX_VS => V_Counter[6].ACLR
DVI_RX_VS => V_Counter[7].ACLR
DVI_RX_VS => V_Counter[8].ACLR
DVI_RX_VS => V_Counter[9].ACLR
DVI_RX_VS => V_Counter[10].ACLR
DVI_RX_VS => V_Counter[11].ACLR
oX_Counter[0] <= X_Counter[0].DB_MAX_OUTPUT_PORT_TYPE
oX_Counter[1] <= X_Counter[1].DB_MAX_OUTPUT_PORT_TYPE
oX_Counter[2] <= X_Counter[2].DB_MAX_OUTPUT_PORT_TYPE
oX_Counter[3] <= X_Counter[3].DB_MAX_OUTPUT_PORT_TYPE
oX_Counter[4] <= X_Counter[4].DB_MAX_OUTPUT_PORT_TYPE
oX_Counter[5] <= X_Counter[5].DB_MAX_OUTPUT_PORT_TYPE
oX_Counter[6] <= X_Counter[6].DB_MAX_OUTPUT_PORT_TYPE
oX_Counter[7] <= X_Counter[7].DB_MAX_OUTPUT_PORT_TYPE
oX_Counter[8] <= X_Counter[8].DB_MAX_OUTPUT_PORT_TYPE
oX_Counter[9] <= X_Counter[9].DB_MAX_OUTPUT_PORT_TYPE
oX_Counter[10] <= X_Counter[10].DB_MAX_OUTPUT_PORT_TYPE
oX_Counter[11] <= X_Counter[11].DB_MAX_OUTPUT_PORT_TYPE
oY_Counter[0] <= Y_Counter[0].DB_MAX_OUTPUT_PORT_TYPE
oY_Counter[1] <= Y_Counter[1].DB_MAX_OUTPUT_PORT_TYPE
oY_Counter[2] <= Y_Counter[2].DB_MAX_OUTPUT_PORT_TYPE
oY_Counter[3] <= Y_Counter[3].DB_MAX_OUTPUT_PORT_TYPE
oY_Counter[4] <= Y_Counter[4].DB_MAX_OUTPUT_PORT_TYPE
oY_Counter[5] <= Y_Counter[5].DB_MAX_OUTPUT_PORT_TYPE
oY_Counter[6] <= Y_Counter[6].DB_MAX_OUTPUT_PORT_TYPE
oY_Counter[7] <= Y_Counter[7].DB_MAX_OUTPUT_PORT_TYPE
oY_Counter[8] <= Y_Counter[8].DB_MAX_OUTPUT_PORT_TYPE
oY_Counter[9] <= Y_Counter[9].DB_MAX_OUTPUT_PORT_TYPE
oY_Counter[10] <= Y_Counter[10].DB_MAX_OUTPUT_PORT_TYPE
oY_Counter[11] <= Y_Counter[11].DB_MAX_OUTPUT_PORT_TYPE
oDVAL <= oDVAL~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDVI_CLK <= DVI_RX_CLK.DB_MAX_OUTPUT_PORT_TYPE
oR[0] <= oR[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oR[1] <= oR[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oR[2] <= oR[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oR[3] <= oR[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oR[4] <= oR[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oR[5] <= oR[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oR[6] <= oR[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oR[7] <= oR[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oG[0] <= oG[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oG[1] <= oG[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oG[2] <= oG[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oG[3] <= oG[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oG[4] <= oG[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oG[5] <= oG[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oG[6] <= oG[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oG[7] <= oG[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oB[0] <= oB[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oB[1] <= oB[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oB[2] <= oB[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oB[3] <= oB[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oB[4] <= oB[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oB[5] <= oB[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oB[6] <= oB[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oB[7] <= oB[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ProCam|COLOR_TRANSFORM:color_transform1
clk_25 => vp_B[0].CLK
clk_25 => vp_B[1].CLK
clk_25 => vp_B[2].CLK
clk_25 => vp_B[3].CLK
clk_25 => vp_B[4].CLK
clk_25 => vp_B[5].CLK
clk_25 => vp_B[6].CLK
clk_25 => vp_B[7].CLK
clk_25 => vp_B[8].CLK
clk_25 => vp_B[9].CLK
clk_25 => vp_B[10].CLK
clk_25 => vp_B[11].CLK
clk_25 => vp_B[12].CLK
clk_25 => vp_B[13].CLK
clk_25 => vp_B[14].CLK
clk_25 => vp_B[15].CLK
clk_25 => vp_B[16].CLK
clk_25 => vp_B[17].CLK
clk_25 => vp_B[18].CLK
clk_25 => vp_B[19].CLK
clk_25 => vp_B[20].CLK
clk_25 => vp_B[21].CLK
clk_25 => vp_B[22].CLK
clk_25 => vp_B[23].CLK
clk_25 => vp_B[24].CLK
clk_25 => vp_B[25].CLK
clk_25 => vp_B[26].CLK
clk_25 => vp_B[27].CLK
clk_25 => vp_B[28].CLK
clk_25 => vp_B[29].CLK
clk_25 => vp_B[30].CLK
clk_25 => vp_B[31].CLK
clk_25 => vp_G[0].CLK
clk_25 => vp_G[1].CLK
clk_25 => vp_G[2].CLK
clk_25 => vp_G[3].CLK
clk_25 => vp_G[4].CLK
clk_25 => vp_G[5].CLK
clk_25 => vp_G[6].CLK
clk_25 => vp_G[7].CLK
clk_25 => vp_G[8].CLK
clk_25 => vp_G[9].CLK
clk_25 => vp_G[10].CLK
clk_25 => vp_G[11].CLK
clk_25 => vp_G[12].CLK
clk_25 => vp_G[13].CLK
clk_25 => vp_G[14].CLK
clk_25 => vp_G[15].CLK
clk_25 => vp_G[16].CLK
clk_25 => vp_G[17].CLK
clk_25 => vp_G[18].CLK
clk_25 => vp_G[19].CLK
clk_25 => vp_G[20].CLK
clk_25 => vp_G[21].CLK
clk_25 => vp_G[22].CLK
clk_25 => vp_G[23].CLK
clk_25 => vp_G[24].CLK
clk_25 => vp_G[25].CLK
clk_25 => vp_G[26].CLK
clk_25 => vp_G[27].CLK
clk_25 => vp_G[28].CLK
clk_25 => vp_G[29].CLK
clk_25 => vp_G[30].CLK
clk_25 => vp_G[31].CLK
clk_25 => vp_R[0].CLK
clk_25 => vp_R[1].CLK
clk_25 => vp_R[2].CLK
clk_25 => vp_R[3].CLK
clk_25 => vp_R[4].CLK
clk_25 => vp_R[5].CLK
clk_25 => vp_R[6].CLK
clk_25 => vp_R[7].CLK
clk_25 => vp_R[8].CLK
clk_25 => vp_R[9].CLK
clk_25 => vp_R[10].CLK
clk_25 => vp_R[11].CLK
clk_25 => vp_R[12].CLK
clk_25 => vp_R[13].CLK
clk_25 => vp_R[14].CLK
clk_25 => vp_R[15].CLK
clk_25 => vp_R[16].CLK
clk_25 => vp_R[17].CLK
clk_25 => vp_R[18].CLK
clk_25 => vp_R[19].CLK
clk_25 => vp_R[20].CLK
clk_25 => vp_R[21].CLK
clk_25 => vp_R[22].CLK
clk_25 => vp_R[23].CLK
clk_25 => vp_R[24].CLK
clk_25 => vp_R[25].CLK
clk_25 => vp_R[26].CLK
clk_25 => vp_R[27].CLK
clk_25 => vp_R[28].CLK
clk_25 => vp_R[29].CLK
clk_25 => vp_R[30].CLK
clk_25 => vp_R[31].CLK
clk_25 => p1[0].CLK
clk_25 => p1[1].CLK
clk_25 => p1[2].CLK
clk_25 => p1[3].CLK
clk_25 => p1[4].CLK
clk_25 => p1[5].CLK
clk_25 => p1[6].CLK
clk_25 => p1[7].CLK
clk_25 => p1[8].CLK
clk_25 => p1[9].CLK
clk_25 => p1[10].CLK
clk_25 => p1[11].CLK
clk_25 => p1[12].CLK
clk_25 => p1[13].CLK
clk_25 => p1[14].CLK
clk_25 => p1[15].CLK
clk_25 => p1[16].CLK
clk_25 => p1[17].CLK
clk_25 => p1[18].CLK
clk_25 => p1[19].CLK
clk_25 => p1[20].CLK
clk_25 => p1[21].CLK
clk_25 => p1[22].CLK
clk_25 => p1[23].CLK
clk_25 => p1[24].CLK
clk_25 => p1[25].CLK
clk_25 => p1[26].CLK
clk_25 => p1[27].CLK
clk_25 => p1[28].CLK
clk_25 => p1[29].CLK
clk_25 => p1[30].CLK
clk_25 => p1[31].CLK
clk_25 => p2[0].CLK
clk_25 => p2[1].CLK
clk_25 => p2[2].CLK
clk_25 => p2[3].CLK
clk_25 => p2[4].CLK
clk_25 => p2[5].CLK
clk_25 => p2[6].CLK
clk_25 => p2[7].CLK
clk_25 => p2[8].CLK
clk_25 => p2[9].CLK
clk_25 => p2[10].CLK
clk_25 => p2[11].CLK
clk_25 => p2[12].CLK
clk_25 => p2[13].CLK
clk_25 => p2[14].CLK
clk_25 => p2[15].CLK
clk_25 => p2[16].CLK
clk_25 => p2[17].CLK
clk_25 => p2[18].CLK
clk_25 => p2[19].CLK
clk_25 => p2[20].CLK
clk_25 => p2[21].CLK
clk_25 => p2[22].CLK
clk_25 => p2[23].CLK
clk_25 => p2[24].CLK
clk_25 => p2[25].CLK
clk_25 => p2[26].CLK
clk_25 => p2[27].CLK
clk_25 => p2[28].CLK
clk_25 => p2[29].CLK
clk_25 => p2[30].CLK
clk_25 => p2[31].CLK
clk_25 => p3[0].CLK
clk_25 => p3[1].CLK
clk_25 => p3[2].CLK
clk_25 => p3[3].CLK
clk_25 => p3[4].CLK
clk_25 => p3[5].CLK
clk_25 => p3[6].CLK
clk_25 => p3[7].CLK
clk_25 => p3[8].CLK
clk_25 => p3[9].CLK
clk_25 => p3[10].CLK
clk_25 => p3[11].CLK
clk_25 => p3[12].CLK
clk_25 => p3[13].CLK
clk_25 => p3[14].CLK
clk_25 => p3[15].CLK
clk_25 => p3[16].CLK
clk_25 => p3[17].CLK
clk_25 => p3[18].CLK
clk_25 => p3[19].CLK
clk_25 => p3[20].CLK
clk_25 => p3[21].CLK
clk_25 => p3[22].CLK
clk_25 => p3[23].CLK
clk_25 => p3[24].CLK
clk_25 => p3[25].CLK
clk_25 => p3[26].CLK
clk_25 => p3[27].CLK
clk_25 => p3[28].CLK
clk_25 => p3[29].CLK
clk_25 => p3[30].CLK
clk_25 => p3[31].CLK
clk_25 => ybuff2[0].CLK
clk_25 => ybuff2[1].CLK
clk_25 => ybuff2[2].CLK
clk_25 => ybuff2[3].CLK
clk_25 => ybuff2[4].CLK
clk_25 => ybuff2[5].CLK
clk_25 => ybuff2[6].CLK
clk_25 => ybuff2[7].CLK
clk_25 => ybuff2[8].CLK
clk_25 => ybuff2[9].CLK
clk_25 => xbuff2[0].CLK
clk_25 => xbuff2[1].CLK
clk_25 => xbuff2[2].CLK
clk_25 => xbuff2[3].CLK
clk_25 => xbuff2[4].CLK
clk_25 => xbuff2[5].CLK
clk_25 => xbuff2[6].CLK
clk_25 => xbuff2[7].CLK
clk_25 => xbuff2[8].CLK
clk_25 => xbuff2[9].CLK
clk_25 => ybuff1[0].CLK
clk_25 => ybuff1[1].CLK
clk_25 => ybuff1[2].CLK
clk_25 => ybuff1[3].CLK
clk_25 => ybuff1[4].CLK
clk_25 => ybuff1[5].CLK
clk_25 => ybuff1[6].CLK
clk_25 => ybuff1[7].CLK
clk_25 => ybuff1[8].CLK
clk_25 => ybuff1[9].CLK
clk_25 => xbuff1[0].CLK
clk_25 => xbuff1[1].CLK
clk_25 => xbuff1[2].CLK
clk_25 => xbuff1[3].CLK
clk_25 => xbuff1[4].CLK
clk_25 => xbuff1[5].CLK
clk_25 => xbuff1[6].CLK
clk_25 => xbuff1[7].CLK
clk_25 => xbuff1[8].CLK
clk_25 => xbuff1[9].CLK
clk_25 => valid2.CLK
clk_25 => valid1.CLK
clk_25 => wrreq~reg0.CLK
clk_25 => blue_o[0]~reg0.CLK
clk_25 => blue_o[1]~reg0.CLK
clk_25 => blue_o[2]~reg0.CLK
clk_25 => blue_o[3]~reg0.CLK
clk_25 => blue_o[4]~reg0.CLK
clk_25 => blue_o[5]~reg0.CLK
clk_25 => blue_o[6]~reg0.CLK
clk_25 => blue_o[7]~reg0.CLK
clk_25 => green_o[0]~reg0.CLK
clk_25 => green_o[1]~reg0.CLK
clk_25 => green_o[2]~reg0.CLK
clk_25 => green_o[3]~reg0.CLK
clk_25 => green_o[4]~reg0.CLK
clk_25 => green_o[5]~reg0.CLK
clk_25 => green_o[6]~reg0.CLK
clk_25 => green_o[7]~reg0.CLK
clk_25 => red_o[0]~reg0.CLK
clk_25 => red_o[1]~reg0.CLK
clk_25 => red_o[2]~reg0.CLK
clk_25 => red_o[3]~reg0.CLK
clk_25 => red_o[4]~reg0.CLK
clk_25 => red_o[5]~reg0.CLK
clk_25 => red_o[6]~reg0.CLK
clk_25 => red_o[7]~reg0.CLK
clk_25 => y_o[0]~reg0.CLK
clk_25 => y_o[1]~reg0.CLK
clk_25 => y_o[2]~reg0.CLK
clk_25 => y_o[3]~reg0.CLK
clk_25 => y_o[4]~reg0.CLK
clk_25 => y_o[5]~reg0.CLK
clk_25 => y_o[6]~reg0.CLK
clk_25 => y_o[7]~reg0.CLK
clk_25 => y_o[8]~reg0.CLK
clk_25 => y_o[9]~reg0.CLK
clk_25 => x_o[0]~reg0.CLK
clk_25 => x_o[1]~reg0.CLK
clk_25 => x_o[2]~reg0.CLK
clk_25 => x_o[3]~reg0.CLK
clk_25 => x_o[4]~reg0.CLK
clk_25 => x_o[5]~reg0.CLK
clk_25 => x_o[6]~reg0.CLK
clk_25 => x_o[7]~reg0.CLK
clk_25 => x_o[8]~reg0.CLK
clk_25 => x_o[9]~reg0.CLK
reset => vp_B[0].ACLR
reset => vp_B[1].ACLR
reset => vp_B[2].ACLR
reset => vp_B[3].ACLR
reset => vp_B[4].ACLR
reset => vp_B[5].ACLR
reset => vp_B[6].ACLR
reset => vp_B[7].ACLR
reset => vp_B[8].ACLR
reset => vp_B[9].ACLR
reset => vp_B[10].ACLR
reset => vp_B[11].ACLR
reset => vp_B[12].ACLR
reset => vp_B[13].ACLR
reset => vp_B[14].ACLR
reset => vp_B[15].ACLR
reset => vp_B[16].ACLR
reset => vp_B[17].ACLR
reset => vp_B[18].ACLR
reset => vp_B[19].ACLR
reset => vp_B[20].ACLR
reset => vp_B[21].ACLR
reset => vp_B[22].ACLR
reset => vp_B[23].ACLR
reset => vp_B[24].ACLR
reset => vp_B[25].ACLR
reset => vp_B[26].ACLR
reset => vp_B[27].ACLR
reset => vp_B[28].ACLR
reset => vp_B[29].ACLR
reset => vp_B[30].ACLR
reset => vp_B[31].ACLR
reset => vp_G[0].ACLR
reset => vp_G[1].ACLR
reset => vp_G[2].ACLR
reset => vp_G[3].ACLR
reset => vp_G[4].ACLR
reset => vp_G[5].ACLR
reset => vp_G[6].ACLR
reset => vp_G[7].ACLR
reset => vp_G[8].ACLR
reset => vp_G[9].ACLR
reset => vp_G[10].ACLR
reset => vp_G[11].ACLR
reset => vp_G[12].ACLR
reset => vp_G[13].ACLR
reset => vp_G[14].ACLR
reset => vp_G[15].ACLR
reset => vp_G[16].ACLR
reset => vp_G[17].ACLR
reset => vp_G[18].ACLR
reset => vp_G[19].ACLR
reset => vp_G[20].ACLR
reset => vp_G[21].ACLR
reset => vp_G[22].ACLR
reset => vp_G[23].ACLR
reset => vp_G[24].ACLR
reset => vp_G[25].ACLR
reset => vp_G[26].ACLR
reset => vp_G[27].ACLR
reset => vp_G[28].ACLR
reset => vp_G[29].ACLR
reset => vp_G[30].ACLR
reset => vp_G[31].ACLR
reset => vp_R[0].ACLR
reset => vp_R[1].ACLR
reset => vp_R[2].ACLR
reset => vp_R[3].ACLR
reset => vp_R[4].ACLR
reset => vp_R[5].ACLR
reset => vp_R[6].ACLR
reset => vp_R[7].ACLR
reset => vp_R[8].ACLR
reset => vp_R[9].ACLR
reset => vp_R[10].ACLR
reset => vp_R[11].ACLR
reset => vp_R[12].ACLR
reset => vp_R[13].ACLR
reset => vp_R[14].ACLR
reset => vp_R[15].ACLR
reset => vp_R[16].ACLR
reset => vp_R[17].ACLR
reset => vp_R[18].ACLR
reset => vp_R[19].ACLR
reset => vp_R[20].ACLR
reset => vp_R[21].ACLR
reset => vp_R[22].ACLR
reset => vp_R[23].ACLR
reset => vp_R[24].ACLR
reset => vp_R[25].ACLR
reset => vp_R[26].ACLR
reset => vp_R[27].ACLR
reset => vp_R[28].ACLR
reset => vp_R[29].ACLR
reset => vp_R[30].ACLR
reset => vp_R[31].ACLR
reset => p1[0].ACLR
reset => p1[1].ACLR
reset => p1[2].ACLR
reset => p1[3].ACLR
reset => p1[4].ACLR
reset => p1[5].ACLR
reset => p1[6].ACLR
reset => p1[7].ACLR
reset => p1[8].ACLR
reset => p1[9].ACLR
reset => p1[10].ACLR
reset => p1[11].ACLR
reset => p1[12].ACLR
reset => p1[13].ACLR
reset => p1[14].ACLR
reset => p1[15].ACLR
reset => p1[16].ACLR
reset => p1[17].ACLR
reset => p1[18].ACLR
reset => p1[19].ACLR
reset => p1[20].ACLR
reset => p1[21].ACLR
reset => p1[22].ACLR
reset => p1[23].ACLR
reset => p1[24].ACLR
reset => p1[25].ACLR
reset => p1[26].ACLR
reset => p1[27].ACLR
reset => p1[28].ACLR
reset => p1[29].ACLR
reset => p1[30].ACLR
reset => p1[31].ACLR
reset => p2[0].ACLR
reset => p2[1].ACLR
reset => p2[2].ACLR
reset => p2[3].ACLR
reset => p2[4].ACLR
reset => p2[5].ACLR
reset => p2[6].ACLR
reset => p2[7].ACLR
reset => p2[8].ACLR
reset => p2[9].ACLR
reset => p2[10].ACLR
reset => p2[11].ACLR
reset => p2[12].ACLR
reset => p2[13].ACLR
reset => p2[14].ACLR
reset => p2[15].ACLR
reset => p2[16].ACLR
reset => p2[17].ACLR
reset => p2[18].ACLR
reset => p2[19].ACLR
reset => p2[20].ACLR
reset => p2[21].ACLR
reset => p2[22].ACLR
reset => p2[23].ACLR
reset => p2[24].ACLR
reset => p2[25].ACLR
reset => p2[26].ACLR
reset => p2[27].ACLR
reset => p2[28].ACLR
reset => p2[29].ACLR
reset => p2[30].ACLR
reset => p2[31].ACLR
reset => p3[0].ACLR
reset => p3[1].ACLR
reset => p3[2].ACLR
reset => p3[3].ACLR
reset => p3[4].ACLR
reset => p3[5].ACLR
reset => p3[6].ACLR
reset => p3[7].ACLR
reset => p3[8].ACLR
reset => p3[9].ACLR
reset => p3[10].ACLR
reset => p3[11].ACLR
reset => p3[12].ACLR
reset => p3[13].ACLR
reset => p3[14].ACLR
reset => p3[15].ACLR
reset => p3[16].ACLR
reset => p3[17].ACLR
reset => p3[18].ACLR
reset => p3[19].ACLR
reset => p3[20].ACLR
reset => p3[21].ACLR
reset => p3[22].ACLR
reset => p3[23].ACLR
reset => p3[24].ACLR
reset => p3[25].ACLR
reset => p3[26].ACLR
reset => p3[27].ACLR
reset => p3[28].ACLR
reset => p3[29].ACLR
reset => p3[30].ACLR
reset => p3[31].ACLR
reset => ybuff2[0].ACLR
reset => ybuff2[1].ACLR
reset => ybuff2[2].ACLR
reset => ybuff2[3].ACLR
reset => ybuff2[4].ACLR
reset => ybuff2[5].ACLR
reset => ybuff2[6].ACLR
reset => ybuff2[7].ACLR
reset => ybuff2[8].ACLR
reset => ybuff2[9].ACLR
reset => xbuff2[0].ACLR
reset => xbuff2[1].ACLR
reset => xbuff2[2].ACLR
reset => xbuff2[3].ACLR
reset => xbuff2[4].ACLR
reset => xbuff2[5].ACLR
reset => xbuff2[6].ACLR
reset => xbuff2[7].ACLR
reset => xbuff2[8].ACLR
reset => xbuff2[9].ACLR
reset => ybuff1[0].ACLR
reset => ybuff1[1].ACLR
reset => ybuff1[2].ACLR
reset => ybuff1[3].ACLR
reset => ybuff1[4].ACLR
reset => ybuff1[5].ACLR
reset => ybuff1[6].ACLR
reset => ybuff1[7].ACLR
reset => ybuff1[8].ACLR
reset => ybuff1[9].ACLR
reset => xbuff1[0].ACLR
reset => xbuff1[1].ACLR
reset => xbuff1[2].ACLR
reset => xbuff1[3].ACLR
reset => xbuff1[4].ACLR
reset => xbuff1[5].ACLR
reset => xbuff1[6].ACLR
reset => xbuff1[7].ACLR
reset => xbuff1[8].ACLR
reset => xbuff1[9].ACLR
reset => valid2.ACLR
reset => valid1.ACLR
reset => wrreq~reg0.ACLR
reset => blue_o[0]~reg0.ACLR
reset => blue_o[1]~reg0.ACLR
reset => blue_o[2]~reg0.ACLR
reset => blue_o[3]~reg0.ACLR
reset => blue_o[4]~reg0.ACLR
reset => blue_o[5]~reg0.ACLR
reset => blue_o[6]~reg0.ACLR
reset => blue_o[7]~reg0.ACLR
reset => green_o[0]~reg0.ACLR
reset => green_o[1]~reg0.ACLR
reset => green_o[2]~reg0.ACLR
reset => green_o[3]~reg0.ACLR
reset => green_o[4]~reg0.ACLR
reset => green_o[5]~reg0.ACLR
reset => green_o[6]~reg0.ACLR
reset => green_o[7]~reg0.ACLR
reset => red_o[0]~reg0.ACLR
reset => red_o[1]~reg0.ACLR
reset => red_o[2]~reg0.ACLR
reset => red_o[3]~reg0.ACLR
reset => red_o[4]~reg0.ACLR
reset => red_o[5]~reg0.ACLR
reset => red_o[6]~reg0.ACLR
reset => red_o[7]~reg0.ACLR
reset => y_o[0]~reg0.ACLR
reset => y_o[1]~reg0.ACLR
reset => y_o[2]~reg0.ACLR
reset => y_o[3]~reg0.ACLR
reset => y_o[4]~reg0.ACLR
reset => y_o[5]~reg0.ACLR
reset => y_o[6]~reg0.ACLR
reset => y_o[7]~reg0.ACLR
reset => y_o[8]~reg0.ACLR
reset => y_o[9]~reg0.ACLR
reset => x_o[0]~reg0.ACLR
reset => x_o[1]~reg0.ACLR
reset => x_o[2]~reg0.ACLR
reset => x_o[3]~reg0.ACLR
reset => x_o[4]~reg0.ACLR
reset => x_o[5]~reg0.ACLR
reset => x_o[6]~reg0.ACLR
reset => x_o[7]~reg0.ACLR
reset => x_o[8]~reg0.ACLR
reset => x_o[9]~reg0.ACLR
valid => valid1.DATAIN
x_i[0] => xbuff1[0].DATAIN
x_i[1] => xbuff1[1].DATAIN
x_i[2] => xbuff1[2].DATAIN
x_i[3] => xbuff1[3].DATAIN
x_i[4] => xbuff1[4].DATAIN
x_i[5] => xbuff1[5].DATAIN
x_i[6] => xbuff1[6].DATAIN
x_i[7] => xbuff1[7].DATAIN
x_i[8] => xbuff1[8].DATAIN
x_i[9] => xbuff1[9].DATAIN
y_i[0] => ybuff1[0].DATAIN
y_i[1] => ybuff1[1].DATAIN
y_i[2] => ybuff1[2].DATAIN
y_i[3] => ybuff1[3].DATAIN
y_i[4] => ybuff1[4].DATAIN
y_i[5] => ybuff1[5].DATAIN
y_i[6] => ybuff1[6].DATAIN
y_i[7] => ybuff1[7].DATAIN
y_i[8] => ybuff1[8].DATAIN
y_i[9] => ybuff1[9].DATAIN
red_i[0] => p3[0].DATAIN
red_i[1] => p3[1].DATAIN
red_i[2] => p3[2].DATAIN
red_i[3] => p3[3].DATAIN
red_i[4] => p3[4].DATAIN
red_i[5] => p3[5].DATAIN
red_i[6] => p3[6].DATAIN
red_i[7] => p3[7].DATAIN
green_i[0] => p2[0].DATAIN
green_i[1] => p2[1].DATAIN
green_i[2] => p2[2].DATAIN
green_i[3] => p2[3].DATAIN
green_i[4] => p2[4].DATAIN
green_i[5] => p2[5].DATAIN
green_i[6] => p2[6].DATAIN
green_i[7] => p2[7].DATAIN
blue_i[0] => p1[0].DATAIN
blue_i[1] => p1[1].DATAIN
blue_i[2] => p1[2].DATAIN
blue_i[3] => p1[3].DATAIN
blue_i[4] => p1[4].DATAIN
blue_i[5] => p1[5].DATAIN
blue_i[6] => p1[6].DATAIN
blue_i[7] => p1[7].DATAIN
r_shift_i[0] => Add0.IN32
r_shift_i[1] => Add0.IN31
r_shift_i[2] => Add0.IN30
r_shift_i[3] => Add0.IN29
r_shift_i[4] => Add0.IN28
r_shift_i[5] => Add0.IN27
r_shift_i[6] => Add0.IN26
r_shift_i[7] => Add0.IN25
g_shift_i[0] => Add1.IN32
g_shift_i[1] => Add1.IN31
g_shift_i[2] => Add1.IN30
g_shift_i[3] => Add1.IN29
g_shift_i[4] => Add1.IN28
g_shift_i[5] => Add1.IN27
g_shift_i[6] => Add1.IN26
g_shift_i[7] => Add1.IN25
b_shift_i[0] => Add2.IN32
b_shift_i[1] => Add2.IN31
b_shift_i[2] => Add2.IN30
b_shift_i[3] => Add2.IN29
b_shift_i[4] => Add2.IN28
b_shift_i[5] => Add2.IN27
b_shift_i[6] => Add2.IN26
b_shift_i[7] => Add2.IN25
wrreq <= wrreq~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_o[0] <= x_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_o[1] <= x_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_o[2] <= x_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_o[3] <= x_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_o[4] <= x_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_o[5] <= x_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_o[6] <= x_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_o[7] <= x_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_o[8] <= x_o[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_o[9] <= x_o[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_o[0] <= y_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_o[1] <= y_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_o[2] <= y_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_o[3] <= y_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_o[4] <= y_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_o[5] <= y_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_o[6] <= y_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_o[7] <= y_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_o[8] <= y_o[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_o[9] <= y_o[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
red_o[0] <= red_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
red_o[1] <= red_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
red_o[2] <= red_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
red_o[3] <= red_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
red_o[4] <= red_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
red_o[5] <= red_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
red_o[6] <= red_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
red_o[7] <= red_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
green_o[0] <= green_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
green_o[1] <= green_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
green_o[2] <= green_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
green_o[3] <= green_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
green_o[4] <= green_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
green_o[5] <= green_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
green_o[6] <= green_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
green_o[7] <= green_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
blue_o[0] <= blue_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
blue_o[1] <= blue_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
blue_o[2] <= blue_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
blue_o[3] <= blue_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
blue_o[4] <= blue_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
blue_o[5] <= blue_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
blue_o[6] <= blue_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
blue_o[7] <= blue_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ProCam|sync_controller:sync
clk_25 => buffer3[0].CLK
clk_25 => buffer3[1].CLK
clk_25 => buffer3[2].CLK
clk_25 => buffer3[3].CLK
clk_25 => buffer3[4].CLK
clk_25 => buffer3[5].CLK
clk_25 => buffer3[6].CLK
clk_25 => buffer3[7].CLK
clk_25 => buffer3[8].CLK
clk_25 => buffer3[9].CLK
clk_25 => buffer3[10].CLK
clk_25 => buffer3[11].CLK
clk_25 => buffer3[12].CLK
clk_25 => buffer3[13].CLK
clk_25 => buffer3[14].CLK
clk_25 => buffer3[15].CLK
clk_25 => buffer3[16].CLK
clk_25 => buffer3[17].CLK
clk_25 => buffer3[18].CLK
clk_25 => buffer3[19].CLK
clk_25 => buffer3[20].CLK
clk_25 => buffer3[21].CLK
clk_25 => buffer3[22].CLK
clk_25 => buffer3[23].CLK
clk_25 => buffer3[24].CLK
clk_25 => buffer3[25].CLK
clk_25 => buffer3[26].CLK
clk_25 => buffer3[27].CLK
clk_25 => buffer3[28].CLK
clk_25 => buffer3[29].CLK
clk_25 => buffer3[30].CLK
clk_25 => buffer3[31].CLK
clk_25 => buffer3[32].CLK
clk_25 => buffer3[33].CLK
clk_25 => buffer3[34].CLK
clk_25 => buffer3[35].CLK
clk_25 => buffer2[0].CLK
clk_25 => buffer2[1].CLK
clk_25 => buffer2[2].CLK
clk_25 => buffer2[3].CLK
clk_25 => buffer2[4].CLK
clk_25 => buffer2[5].CLK
clk_25 => buffer2[6].CLK
clk_25 => buffer2[7].CLK
clk_25 => buffer2[8].CLK
clk_25 => buffer2[9].CLK
clk_25 => buffer2[10].CLK
clk_25 => buffer2[11].CLK
clk_25 => buffer2[12].CLK
clk_25 => buffer2[13].CLK
clk_25 => buffer2[14].CLK
clk_25 => buffer2[15].CLK
clk_25 => buffer2[16].CLK
clk_25 => buffer2[17].CLK
clk_25 => buffer2[18].CLK
clk_25 => buffer2[19].CLK
clk_25 => buffer2[20].CLK
clk_25 => buffer2[21].CLK
clk_25 => buffer2[22].CLK
clk_25 => buffer2[23].CLK
clk_25 => buffer2[24].CLK
clk_25 => buffer2[25].CLK
clk_25 => buffer2[26].CLK
clk_25 => buffer2[27].CLK
clk_25 => buffer2[28].CLK
clk_25 => buffer2[29].CLK
clk_25 => buffer2[30].CLK
clk_25 => buffer2[31].CLK
clk_25 => buffer2[32].CLK
clk_25 => buffer2[33].CLK
clk_25 => buffer2[34].CLK
clk_25 => buffer2[35].CLK
clk_25 => buffer1[0].CLK
clk_25 => buffer1[1].CLK
clk_25 => buffer1[2].CLK
clk_25 => buffer1[3].CLK
clk_25 => buffer1[4].CLK
clk_25 => buffer1[5].CLK
clk_25 => buffer1[6].CLK
clk_25 => buffer1[7].CLK
clk_25 => buffer1[8].CLK
clk_25 => buffer1[9].CLK
clk_25 => buffer1[10].CLK
clk_25 => buffer1[11].CLK
clk_25 => buffer1[12].CLK
clk_25 => buffer1[13].CLK
clk_25 => buffer1[14].CLK
clk_25 => buffer1[15].CLK
clk_25 => buffer1[16].CLK
clk_25 => buffer1[17].CLK
clk_25 => buffer1[18].CLK
clk_25 => buffer1[19].CLK
clk_25 => buffer1[20].CLK
clk_25 => buffer1[21].CLK
clk_25 => buffer1[22].CLK
clk_25 => buffer1[23].CLK
clk_25 => buffer1[24].CLK
clk_25 => buffer1[25].CLK
clk_25 => buffer1[26].CLK
clk_25 => buffer1[27].CLK
clk_25 => buffer1[28].CLK
clk_25 => buffer1[29].CLK
clk_25 => buffer1[30].CLK
clk_25 => buffer1[31].CLK
clk_25 => buffer1[32].CLK
clk_25 => buffer1[33].CLK
clk_25 => buffer1[34].CLK
clk_25 => buffer1[35].CLK
clk_25 => val~reg0.CLK
clk_25 => debug~reg0.CLK
clk_25 => sync_y[0]~reg0.CLK
clk_25 => sync_y[1]~reg0.CLK
clk_25 => sync_y[2]~reg0.CLK
clk_25 => sync_y[3]~reg0.CLK
clk_25 => sync_y[4]~reg0.CLK
clk_25 => sync_y[5]~reg0.CLK
clk_25 => sync_y[6]~reg0.CLK
clk_25 => sync_y[7]~reg0.CLK
clk_25 => sync_y[8]~reg0.CLK
clk_25 => sync_y[9]~reg0.CLK
clk_25 => sync_x[0]~reg0.CLK
clk_25 => sync_x[1]~reg0.CLK
clk_25 => sync_x[2]~reg0.CLK
clk_25 => sync_x[3]~reg0.CLK
clk_25 => sync_x[4]~reg0.CLK
clk_25 => sync_x[5]~reg0.CLK
clk_25 => sync_x[6]~reg0.CLK
clk_25 => sync_x[7]~reg0.CLK
clk_25 => sync_x[8]~reg0.CLK
clk_25 => sync_x[9]~reg0.CLK
clk_25 => ccd_b[0]~reg0.CLK
clk_25 => ccd_b[1]~reg0.CLK
clk_25 => ccd_b[2]~reg0.CLK
clk_25 => ccd_b[3]~reg0.CLK
clk_25 => ccd_b[4]~reg0.CLK
clk_25 => ccd_g[0]~reg0.CLK
clk_25 => ccd_g[1]~reg0.CLK
clk_25 => ccd_g[2]~reg0.CLK
clk_25 => ccd_g[3]~reg0.CLK
clk_25 => ccd_g[4]~reg0.CLK
clk_25 => ccd_g[5]~reg0.CLK
clk_25 => ccd_r[0]~reg0.CLK
clk_25 => ccd_r[1]~reg0.CLK
clk_25 => ccd_r[2]~reg0.CLK
clk_25 => ccd_r[3]~reg0.CLK
clk_25 => ccd_r[4]~reg0.CLK
clk_25 => dvi_b[0]~reg0.CLK
clk_25 => dvi_b[1]~reg0.CLK
clk_25 => dvi_b[2]~reg0.CLK
clk_25 => dvi_b[3]~reg0.CLK
clk_25 => dvi_b[4]~reg0.CLK
clk_25 => dvi_g[0]~reg0.CLK
clk_25 => dvi_g[1]~reg0.CLK
clk_25 => dvi_g[2]~reg0.CLK
clk_25 => dvi_g[3]~reg0.CLK
clk_25 => dvi_g[4]~reg0.CLK
clk_25 => dvi_g[5]~reg0.CLK
clk_25 => dvi_r[0]~reg0.CLK
clk_25 => dvi_r[1]~reg0.CLK
clk_25 => dvi_r[2]~reg0.CLK
clk_25 => dvi_r[3]~reg0.CLK
clk_25 => dvi_r[4]~reg0.CLK
rst_n => buffer3[0].ACLR
rst_n => buffer3[1].ACLR
rst_n => buffer3[2].ACLR
rst_n => buffer3[3].ACLR
rst_n => buffer3[4].ACLR
rst_n => buffer3[5].ACLR
rst_n => buffer3[6].ACLR
rst_n => buffer3[7].ACLR
rst_n => buffer3[8].ACLR
rst_n => buffer3[9].ACLR
rst_n => buffer3[10].ACLR
rst_n => buffer3[11].ACLR
rst_n => buffer3[12].ACLR
rst_n => buffer3[13].ACLR
rst_n => buffer3[14].ACLR
rst_n => buffer3[15].ACLR
rst_n => buffer3[16].ACLR
rst_n => buffer3[17].ACLR
rst_n => buffer3[18].ACLR
rst_n => buffer3[19].ACLR
rst_n => buffer3[20].ACLR
rst_n => buffer3[21].ACLR
rst_n => buffer3[22].ACLR
rst_n => buffer3[23].ACLR
rst_n => buffer3[24].ACLR
rst_n => buffer3[25].ACLR
rst_n => buffer3[26].ACLR
rst_n => buffer3[27].ACLR
rst_n => buffer3[28].ACLR
rst_n => buffer3[29].ACLR
rst_n => buffer3[30].ACLR
rst_n => buffer3[31].ACLR
rst_n => buffer3[32].ACLR
rst_n => buffer3[33].ACLR
rst_n => buffer3[34].ACLR
rst_n => buffer3[35].ACLR
rst_n => buffer2[0].ACLR
rst_n => buffer2[1].ACLR
rst_n => buffer2[2].ACLR
rst_n => buffer2[3].ACLR
rst_n => buffer2[4].ACLR
rst_n => buffer2[5].ACLR
rst_n => buffer2[6].ACLR
rst_n => buffer2[7].ACLR
rst_n => buffer2[8].ACLR
rst_n => buffer2[9].ACLR
rst_n => buffer2[10].ACLR
rst_n => buffer2[11].ACLR
rst_n => buffer2[12].ACLR
rst_n => buffer2[13].ACLR
rst_n => buffer2[14].ACLR
rst_n => buffer2[15].ACLR
rst_n => buffer2[16].ACLR
rst_n => buffer2[17].ACLR
rst_n => buffer2[18].ACLR
rst_n => buffer2[19].ACLR
rst_n => buffer2[20].ACLR
rst_n => buffer2[21].ACLR
rst_n => buffer2[22].ACLR
rst_n => buffer2[23].ACLR
rst_n => buffer2[24].ACLR
rst_n => buffer2[25].ACLR
rst_n => buffer2[26].ACLR
rst_n => buffer2[27].ACLR
rst_n => buffer2[28].ACLR
rst_n => buffer2[29].ACLR
rst_n => buffer2[30].ACLR
rst_n => buffer2[31].ACLR
rst_n => buffer2[32].ACLR
rst_n => buffer2[33].ACLR
rst_n => buffer2[34].ACLR
rst_n => buffer2[35].ACLR
rst_n => buffer1[0].ACLR
rst_n => buffer1[1].ACLR
rst_n => buffer1[2].ACLR
rst_n => buffer1[3].ACLR
rst_n => buffer1[4].ACLR
rst_n => buffer1[5].ACLR
rst_n => buffer1[6].ACLR
rst_n => buffer1[7].ACLR
rst_n => buffer1[8].ACLR
rst_n => buffer1[9].ACLR
rst_n => buffer1[10].ACLR
rst_n => buffer1[11].ACLR
rst_n => buffer1[12].ACLR
rst_n => buffer1[13].ACLR
rst_n => buffer1[14].ACLR
rst_n => buffer1[15].ACLR
rst_n => buffer1[16].ACLR
rst_n => buffer1[17].ACLR
rst_n => buffer1[18].ACLR
rst_n => buffer1[19].ACLR
rst_n => buffer1[20].ACLR
rst_n => buffer1[21].ACLR
rst_n => buffer1[22].ACLR
rst_n => buffer1[23].ACLR
rst_n => buffer1[24].ACLR
rst_n => buffer1[25].ACLR
rst_n => buffer1[26].ACLR
rst_n => buffer1[27].ACLR
rst_n => buffer1[28].ACLR
rst_n => buffer1[29].ACLR
rst_n => buffer1[30].ACLR
rst_n => buffer1[31].ACLR
rst_n => buffer1[32].ACLR
rst_n => buffer1[33].ACLR
rst_n => buffer1[34].ACLR
rst_n => buffer1[35].ACLR
rst_n => val~reg0.ACLR
rst_n => debug~reg0.ACLR
rst_n => sync_y[0]~reg0.ACLR
rst_n => sync_y[1]~reg0.ACLR
rst_n => sync_y[2]~reg0.ACLR
rst_n => sync_y[3]~reg0.ACLR
rst_n => sync_y[4]~reg0.ACLR
rst_n => sync_y[5]~reg0.ACLR
rst_n => sync_y[6]~reg0.ACLR
rst_n => sync_y[7]~reg0.ACLR
rst_n => sync_y[8]~reg0.ACLR
rst_n => sync_y[9]~reg0.ACLR
rst_n => sync_x[0]~reg0.ACLR
rst_n => sync_x[1]~reg0.ACLR
rst_n => sync_x[2]~reg0.ACLR
rst_n => sync_x[3]~reg0.ACLR
rst_n => sync_x[4]~reg0.ACLR
rst_n => sync_x[5]~reg0.ACLR
rst_n => sync_x[6]~reg0.ACLR
rst_n => sync_x[7]~reg0.ACLR
rst_n => sync_x[8]~reg0.ACLR
rst_n => sync_x[9]~reg0.ACLR
rst_n => ccd_b[0]~reg0.ACLR
rst_n => ccd_b[1]~reg0.ACLR
rst_n => ccd_b[2]~reg0.ACLR
rst_n => ccd_b[3]~reg0.ACLR
rst_n => ccd_b[4]~reg0.ACLR
rst_n => ccd_g[0]~reg0.ACLR
rst_n => ccd_g[1]~reg0.ACLR
rst_n => ccd_g[2]~reg0.ACLR
rst_n => ccd_g[3]~reg0.ACLR
rst_n => ccd_g[4]~reg0.ACLR
rst_n => ccd_g[5]~reg0.ACLR
rst_n => ccd_r[0]~reg0.ACLR
rst_n => ccd_r[1]~reg0.ACLR
rst_n => ccd_r[2]~reg0.ACLR
rst_n => ccd_r[3]~reg0.ACLR
rst_n => ccd_r[4]~reg0.ACLR
rst_n => dvi_b[0]~reg0.ACLR
rst_n => dvi_b[1]~reg0.ACLR
rst_n => dvi_b[2]~reg0.ACLR
rst_n => dvi_b[3]~reg0.ACLR
rst_n => dvi_b[4]~reg0.ACLR
rst_n => dvi_g[0]~reg0.ACLR
rst_n => dvi_g[1]~reg0.ACLR
rst_n => dvi_g[2]~reg0.ACLR
rst_n => dvi_g[3]~reg0.ACLR
rst_n => dvi_g[4]~reg0.ACLR
rst_n => dvi_g[5]~reg0.ACLR
rst_n => dvi_r[0]~reg0.ACLR
rst_n => dvi_r[1]~reg0.ACLR
rst_n => dvi_r[2]~reg0.ACLR
rst_n => dvi_r[3]~reg0.ACLR
rst_n => dvi_r[4]~reg0.ACLR
val <= val~reg0.DB_MAX_OUTPUT_PORT_TYPE
sync_x[0] <= sync_x[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sync_x[1] <= sync_x[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sync_x[2] <= sync_x[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sync_x[3] <= sync_x[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sync_x[4] <= sync_x[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sync_x[5] <= sync_x[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sync_x[6] <= sync_x[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sync_x[7] <= sync_x[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sync_x[8] <= sync_x[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sync_x[9] <= sync_x[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sync_y[0] <= sync_y[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sync_y[1] <= sync_y[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sync_y[2] <= sync_y[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sync_y[3] <= sync_y[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sync_y[4] <= sync_y[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sync_y[5] <= sync_y[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sync_y[6] <= sync_y[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sync_y[7] <= sync_y[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sync_y[8] <= sync_y[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sync_y[9] <= sync_y[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dvi_r[0] <= dvi_r[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dvi_r[1] <= dvi_r[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dvi_r[2] <= dvi_r[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dvi_r[3] <= dvi_r[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dvi_r[4] <= dvi_r[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dvi_g[0] <= dvi_g[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dvi_g[1] <= dvi_g[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dvi_g[2] <= dvi_g[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dvi_g[3] <= dvi_g[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dvi_g[4] <= dvi_g[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dvi_g[5] <= dvi_g[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dvi_b[0] <= dvi_b[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dvi_b[1] <= dvi_b[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dvi_b[2] <= dvi_b[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dvi_b[3] <= dvi_b[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dvi_b[4] <= dvi_b[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ccd_r[0] <= ccd_r[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ccd_r[1] <= ccd_r[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ccd_r[2] <= ccd_r[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ccd_r[3] <= ccd_r[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ccd_r[4] <= ccd_r[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ccd_g[0] <= ccd_g[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ccd_g[1] <= ccd_g[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ccd_g[2] <= ccd_g[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ccd_g[3] <= ccd_g[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ccd_g[4] <= ccd_g[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ccd_g[5] <= ccd_g[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ccd_b[0] <= ccd_b[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ccd_b[1] <= ccd_b[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ccd_b[2] <= ccd_b[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ccd_b[3] <= ccd_b[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ccd_b[4] <= ccd_b[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[0] => ~NO_FANOUT~
q[1] => ~NO_FANOUT~
q[2] => ~NO_FANOUT~
q[3] => buffer1[0].DATAIN
q[4] => buffer1[1].DATAIN
q[5] => buffer1[2].DATAIN
q[6] => buffer1[3].DATAIN
q[7] => buffer1[4].DATAIN
q[8] => ~NO_FANOUT~
q[9] => ~NO_FANOUT~
q[10] => buffer1[5].DATAIN
q[11] => buffer1[6].DATAIN
q[12] => buffer1[7].DATAIN
q[13] => buffer1[8].DATAIN
q[14] => buffer1[9].DATAIN
q[15] => buffer1[10].DATAIN
q[16] => ~NO_FANOUT~
q[17] => ~NO_FANOUT~
q[18] => ~NO_FANOUT~
q[19] => buffer1[11].DATAIN
q[20] => buffer1[12].DATAIN
q[21] => buffer1[13].DATAIN
q[22] => buffer1[14].DATAIN
q[23] => buffer1[15].DATAIN
q[24] => buffer1[16].DATAIN
q[25] => buffer1[17].DATAIN
q[26] => buffer1[18].DATAIN
q[27] => buffer1[19].DATAIN
q[28] => buffer1[20].DATAIN
q[29] => buffer1[21].DATAIN
q[30] => buffer1[22].DATAIN
q[31] => buffer1[23].DATAIN
q[32] => buffer1[24].DATAIN
q[33] => buffer1[25].DATAIN
q[34] => buffer1[26].DATAIN
q[35] => buffer1[27].DATAIN
q[36] => buffer1[28].DATAIN
q[37] => buffer1[29].DATAIN
q[38] => buffer1[30].DATAIN
q[39] => buffer1[31].DATAIN
q[40] => buffer1[32].DATAIN
q[41] => buffer1[33].DATAIN
q[42] => buffer1[34].DATAIN
q[43] => buffer1[35].DATAIN
rdreq => buffer1[35].ENA
rdreq => buffer1[34].ENA
rdreq => buffer1[33].ENA
rdreq => buffer1[32].ENA
rdreq => buffer1[31].ENA
rdreq => buffer1[30].ENA
rdreq => buffer1[29].ENA
rdreq => buffer1[28].ENA
rdreq => buffer1[27].ENA
rdreq => buffer1[26].ENA
rdreq => buffer1[25].ENA
rdreq => buffer1[24].ENA
rdreq => buffer1[23].ENA
rdreq => buffer1[22].ENA
rdreq => buffer1[21].ENA
rdreq => buffer1[20].ENA
rdreq => buffer1[19].ENA
rdreq => buffer1[18].ENA
rdreq => buffer1[17].ENA
rdreq => buffer1[16].ENA
rdreq => buffer1[15].ENA
rdreq => buffer1[14].ENA
rdreq => buffer1[13].ENA
rdreq => buffer1[12].ENA
rdreq => buffer1[11].ENA
rdreq => buffer1[10].ENA
rdreq => buffer1[9].ENA
rdreq => buffer1[8].ENA
rdreq => buffer1[7].ENA
rdreq => buffer1[6].ENA
rdreq => buffer1[5].ENA
rdreq => buffer1[4].ENA
rdreq => buffer1[3].ENA
rdreq => buffer1[2].ENA
rdreq => buffer1[1].ENA
rdreq => buffer1[0].ENA
return_x[0] => Equal0.IN9
return_x[1] => Equal0.IN8
return_x[2] => Equal0.IN7
return_x[3] => Equal0.IN6
return_x[4] => Equal0.IN5
return_x[5] => Equal0.IN4
return_x[6] => Equal0.IN3
return_x[7] => Equal0.IN2
return_x[8] => Equal0.IN1
return_x[9] => Equal0.IN0
return_y[0] => Equal1.IN9
return_y[1] => Equal1.IN8
return_y[2] => Equal1.IN7
return_y[3] => Equal1.IN6
return_y[4] => Equal1.IN5
return_y[5] => Equal1.IN4
return_y[6] => Equal1.IN3
return_y[7] => Equal1.IN2
return_y[8] => Equal1.IN1
return_y[9] => Equal1.IN0
r[0] => ccd_r[0]~reg0.DATAIN
r[1] => ccd_r[1]~reg0.DATAIN
r[2] => ccd_r[2]~reg0.DATAIN
r[3] => ccd_r[3]~reg0.DATAIN
r[4] => ccd_r[4]~reg0.DATAIN
g[0] => ccd_g[0]~reg0.DATAIN
g[1] => ccd_g[1]~reg0.DATAIN
g[2] => ccd_g[2]~reg0.DATAIN
g[3] => ccd_g[3]~reg0.DATAIN
g[4] => ccd_g[4]~reg0.DATAIN
g[5] => ccd_g[5]~reg0.DATAIN
b[0] => ccd_b[0]~reg0.DATAIN
b[1] => ccd_b[1]~reg0.DATAIN
b[2] => ccd_b[2]~reg0.DATAIN
b[3] => ccd_b[3]~reg0.DATAIN
b[4] => ccd_b[4]~reg0.DATAIN
ready => val~reg0.DATAIN
ready => dvi_r[4]~reg0.ENA
ready => dvi_r[3]~reg0.ENA
ready => dvi_r[2]~reg0.ENA
ready => dvi_r[1]~reg0.ENA
ready => dvi_r[0]~reg0.ENA
ready => dvi_g[5]~reg0.ENA
ready => dvi_g[4]~reg0.ENA
ready => dvi_g[3]~reg0.ENA
ready => dvi_g[2]~reg0.ENA
ready => dvi_g[1]~reg0.ENA
ready => dvi_g[0]~reg0.ENA
ready => dvi_b[4]~reg0.ENA
ready => dvi_b[3]~reg0.ENA
ready => dvi_b[2]~reg0.ENA
ready => dvi_b[1]~reg0.ENA
ready => dvi_b[0]~reg0.ENA
ready => ccd_r[4]~reg0.ENA
ready => ccd_r[3]~reg0.ENA
ready => ccd_r[2]~reg0.ENA
ready => ccd_r[1]~reg0.ENA
ready => ccd_r[0]~reg0.ENA
ready => ccd_g[5]~reg0.ENA
ready => ccd_g[4]~reg0.ENA
ready => ccd_g[3]~reg0.ENA
ready => ccd_g[2]~reg0.ENA
ready => ccd_g[1]~reg0.ENA
ready => ccd_g[0]~reg0.ENA
ready => ccd_b[4]~reg0.ENA
ready => ccd_b[3]~reg0.ENA
ready => ccd_b[2]~reg0.ENA
ready => ccd_b[1]~reg0.ENA
ready => ccd_b[0]~reg0.ENA
ready => sync_x[9]~reg0.ENA
ready => sync_x[8]~reg0.ENA
ready => sync_x[7]~reg0.ENA
ready => sync_x[6]~reg0.ENA
ready => sync_x[5]~reg0.ENA
ready => sync_x[4]~reg0.ENA
ready => sync_x[3]~reg0.ENA
ready => sync_x[2]~reg0.ENA
ready => sync_x[1]~reg0.ENA
ready => sync_x[0]~reg0.ENA
ready => sync_y[9]~reg0.ENA
ready => sync_y[8]~reg0.ENA
ready => sync_y[7]~reg0.ENA
ready => sync_y[6]~reg0.ENA
ready => sync_y[5]~reg0.ENA
ready => sync_y[4]~reg0.ENA
ready => sync_y[3]~reg0.ENA
ready => sync_y[2]~reg0.ENA
ready => sync_y[1]~reg0.ENA
ready => sync_y[0]~reg0.ENA
ready => debug~reg0.ENA
debug <= debug~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ProCam|FIFO_sync:fifo_sync
aclr => aclr.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
data[32] => data[32].IN1
data[33] => data[33].IN1
data[34] => data[34].IN1
data[35] => data[35].IN1
data[36] => data[36].IN1
data[37] => data[37].IN1
data[38] => data[38].IN1
data[39] => data[39].IN1
data[40] => data[40].IN1
data[41] => data[41].IN1
data[42] => data[42].IN1
data[43] => data[43].IN1
rdclk => rdclk.IN1
rdreq => rdreq.IN1
wrclk => wrclk.IN1
wrreq => wrreq.IN1
q[0] <= dcfifo:dcfifo_component.q
q[1] <= dcfifo:dcfifo_component.q
q[2] <= dcfifo:dcfifo_component.q
q[3] <= dcfifo:dcfifo_component.q
q[4] <= dcfifo:dcfifo_component.q
q[5] <= dcfifo:dcfifo_component.q
q[6] <= dcfifo:dcfifo_component.q
q[7] <= dcfifo:dcfifo_component.q
q[8] <= dcfifo:dcfifo_component.q
q[9] <= dcfifo:dcfifo_component.q
q[10] <= dcfifo:dcfifo_component.q
q[11] <= dcfifo:dcfifo_component.q
q[12] <= dcfifo:dcfifo_component.q
q[13] <= dcfifo:dcfifo_component.q
q[14] <= dcfifo:dcfifo_component.q
q[15] <= dcfifo:dcfifo_component.q
q[16] <= dcfifo:dcfifo_component.q
q[17] <= dcfifo:dcfifo_component.q
q[18] <= dcfifo:dcfifo_component.q
q[19] <= dcfifo:dcfifo_component.q
q[20] <= dcfifo:dcfifo_component.q
q[21] <= dcfifo:dcfifo_component.q
q[22] <= dcfifo:dcfifo_component.q
q[23] <= dcfifo:dcfifo_component.q
q[24] <= dcfifo:dcfifo_component.q
q[25] <= dcfifo:dcfifo_component.q
q[26] <= dcfifo:dcfifo_component.q
q[27] <= dcfifo:dcfifo_component.q
q[28] <= dcfifo:dcfifo_component.q
q[29] <= dcfifo:dcfifo_component.q
q[30] <= dcfifo:dcfifo_component.q
q[31] <= dcfifo:dcfifo_component.q
q[32] <= dcfifo:dcfifo_component.q
q[33] <= dcfifo:dcfifo_component.q
q[34] <= dcfifo:dcfifo_component.q
q[35] <= dcfifo:dcfifo_component.q
q[36] <= dcfifo:dcfifo_component.q
q[37] <= dcfifo:dcfifo_component.q
q[38] <= dcfifo:dcfifo_component.q
q[39] <= dcfifo:dcfifo_component.q
q[40] <= dcfifo:dcfifo_component.q
q[41] <= dcfifo:dcfifo_component.q
q[42] <= dcfifo:dcfifo_component.q
q[43] <= dcfifo:dcfifo_component.q
rdempty <= dcfifo:dcfifo_component.rdempty
rdusedw[0] <= dcfifo:dcfifo_component.rdusedw
rdusedw[1] <= dcfifo:dcfifo_component.rdusedw
rdusedw[2] <= dcfifo:dcfifo_component.rdusedw
rdusedw[3] <= dcfifo:dcfifo_component.rdusedw
rdusedw[4] <= dcfifo:dcfifo_component.rdusedw
rdusedw[5] <= dcfifo:dcfifo_component.rdusedw
rdusedw[6] <= dcfifo:dcfifo_component.rdusedw
rdusedw[7] <= dcfifo:dcfifo_component.rdusedw
rdusedw[8] <= dcfifo:dcfifo_component.rdusedw
rdusedw[9] <= dcfifo:dcfifo_component.rdusedw
wrfull <= dcfifo:dcfifo_component.wrfull
wrusedw[0] <= dcfifo:dcfifo_component.wrusedw
wrusedw[1] <= dcfifo:dcfifo_component.wrusedw
wrusedw[2] <= dcfifo:dcfifo_component.wrusedw
wrusedw[3] <= dcfifo:dcfifo_component.wrusedw
wrusedw[4] <= dcfifo:dcfifo_component.wrusedw
wrusedw[5] <= dcfifo:dcfifo_component.wrusedw
wrusedw[6] <= dcfifo:dcfifo_component.wrusedw
wrusedw[7] <= dcfifo:dcfifo_component.wrusedw
wrusedw[8] <= dcfifo:dcfifo_component.wrusedw
wrusedw[9] <= dcfifo:dcfifo_component.wrusedw


|ProCam|FIFO_sync:fifo_sync|dcfifo:dcfifo_component
data[0] => dcfifo_8ul1:auto_generated.data[0]
data[1] => dcfifo_8ul1:auto_generated.data[1]
data[2] => dcfifo_8ul1:auto_generated.data[2]
data[3] => dcfifo_8ul1:auto_generated.data[3]
data[4] => dcfifo_8ul1:auto_generated.data[4]
data[5] => dcfifo_8ul1:auto_generated.data[5]
data[6] => dcfifo_8ul1:auto_generated.data[6]
data[7] => dcfifo_8ul1:auto_generated.data[7]
data[8] => dcfifo_8ul1:auto_generated.data[8]
data[9] => dcfifo_8ul1:auto_generated.data[9]
data[10] => dcfifo_8ul1:auto_generated.data[10]
data[11] => dcfifo_8ul1:auto_generated.data[11]
data[12] => dcfifo_8ul1:auto_generated.data[12]
data[13] => dcfifo_8ul1:auto_generated.data[13]
data[14] => dcfifo_8ul1:auto_generated.data[14]
data[15] => dcfifo_8ul1:auto_generated.data[15]
data[16] => dcfifo_8ul1:auto_generated.data[16]
data[17] => dcfifo_8ul1:auto_generated.data[17]
data[18] => dcfifo_8ul1:auto_generated.data[18]
data[19] => dcfifo_8ul1:auto_generated.data[19]
data[20] => dcfifo_8ul1:auto_generated.data[20]
data[21] => dcfifo_8ul1:auto_generated.data[21]
data[22] => dcfifo_8ul1:auto_generated.data[22]
data[23] => dcfifo_8ul1:auto_generated.data[23]
data[24] => dcfifo_8ul1:auto_generated.data[24]
data[25] => dcfifo_8ul1:auto_generated.data[25]
data[26] => dcfifo_8ul1:auto_generated.data[26]
data[27] => dcfifo_8ul1:auto_generated.data[27]
data[28] => dcfifo_8ul1:auto_generated.data[28]
data[29] => dcfifo_8ul1:auto_generated.data[29]
data[30] => dcfifo_8ul1:auto_generated.data[30]
data[31] => dcfifo_8ul1:auto_generated.data[31]
data[32] => dcfifo_8ul1:auto_generated.data[32]
data[33] => dcfifo_8ul1:auto_generated.data[33]
data[34] => dcfifo_8ul1:auto_generated.data[34]
data[35] => dcfifo_8ul1:auto_generated.data[35]
data[36] => dcfifo_8ul1:auto_generated.data[36]
data[37] => dcfifo_8ul1:auto_generated.data[37]
data[38] => dcfifo_8ul1:auto_generated.data[38]
data[39] => dcfifo_8ul1:auto_generated.data[39]
data[40] => dcfifo_8ul1:auto_generated.data[40]
data[41] => dcfifo_8ul1:auto_generated.data[41]
data[42] => dcfifo_8ul1:auto_generated.data[42]
data[43] => dcfifo_8ul1:auto_generated.data[43]
q[0] <= dcfifo_8ul1:auto_generated.q[0]
q[1] <= dcfifo_8ul1:auto_generated.q[1]
q[2] <= dcfifo_8ul1:auto_generated.q[2]
q[3] <= dcfifo_8ul1:auto_generated.q[3]
q[4] <= dcfifo_8ul1:auto_generated.q[4]
q[5] <= dcfifo_8ul1:auto_generated.q[5]
q[6] <= dcfifo_8ul1:auto_generated.q[6]
q[7] <= dcfifo_8ul1:auto_generated.q[7]
q[8] <= dcfifo_8ul1:auto_generated.q[8]
q[9] <= dcfifo_8ul1:auto_generated.q[9]
q[10] <= dcfifo_8ul1:auto_generated.q[10]
q[11] <= dcfifo_8ul1:auto_generated.q[11]
q[12] <= dcfifo_8ul1:auto_generated.q[12]
q[13] <= dcfifo_8ul1:auto_generated.q[13]
q[14] <= dcfifo_8ul1:auto_generated.q[14]
q[15] <= dcfifo_8ul1:auto_generated.q[15]
q[16] <= dcfifo_8ul1:auto_generated.q[16]
q[17] <= dcfifo_8ul1:auto_generated.q[17]
q[18] <= dcfifo_8ul1:auto_generated.q[18]
q[19] <= dcfifo_8ul1:auto_generated.q[19]
q[20] <= dcfifo_8ul1:auto_generated.q[20]
q[21] <= dcfifo_8ul1:auto_generated.q[21]
q[22] <= dcfifo_8ul1:auto_generated.q[22]
q[23] <= dcfifo_8ul1:auto_generated.q[23]
q[24] <= dcfifo_8ul1:auto_generated.q[24]
q[25] <= dcfifo_8ul1:auto_generated.q[25]
q[26] <= dcfifo_8ul1:auto_generated.q[26]
q[27] <= dcfifo_8ul1:auto_generated.q[27]
q[28] <= dcfifo_8ul1:auto_generated.q[28]
q[29] <= dcfifo_8ul1:auto_generated.q[29]
q[30] <= dcfifo_8ul1:auto_generated.q[30]
q[31] <= dcfifo_8ul1:auto_generated.q[31]
q[32] <= dcfifo_8ul1:auto_generated.q[32]
q[33] <= dcfifo_8ul1:auto_generated.q[33]
q[34] <= dcfifo_8ul1:auto_generated.q[34]
q[35] <= dcfifo_8ul1:auto_generated.q[35]
q[36] <= dcfifo_8ul1:auto_generated.q[36]
q[37] <= dcfifo_8ul1:auto_generated.q[37]
q[38] <= dcfifo_8ul1:auto_generated.q[38]
q[39] <= dcfifo_8ul1:auto_generated.q[39]
q[40] <= dcfifo_8ul1:auto_generated.q[40]
q[41] <= dcfifo_8ul1:auto_generated.q[41]
q[42] <= dcfifo_8ul1:auto_generated.q[42]
q[43] <= dcfifo_8ul1:auto_generated.q[43]
rdclk => dcfifo_8ul1:auto_generated.rdclk
rdreq => dcfifo_8ul1:auto_generated.rdreq
wrclk => dcfifo_8ul1:auto_generated.wrclk
wrreq => dcfifo_8ul1:auto_generated.wrreq
aclr => dcfifo_8ul1:auto_generated.aclr
rdempty <= dcfifo_8ul1:auto_generated.rdempty
rdfull <= <UNC>
wrempty <= <GND>
wrfull <= dcfifo_8ul1:auto_generated.wrfull
rdusedw[0] <= dcfifo_8ul1:auto_generated.rdusedw[0]
rdusedw[1] <= dcfifo_8ul1:auto_generated.rdusedw[1]
rdusedw[2] <= dcfifo_8ul1:auto_generated.rdusedw[2]
rdusedw[3] <= dcfifo_8ul1:auto_generated.rdusedw[3]
rdusedw[4] <= dcfifo_8ul1:auto_generated.rdusedw[4]
rdusedw[5] <= dcfifo_8ul1:auto_generated.rdusedw[5]
rdusedw[6] <= dcfifo_8ul1:auto_generated.rdusedw[6]
rdusedw[7] <= dcfifo_8ul1:auto_generated.rdusedw[7]
rdusedw[8] <= dcfifo_8ul1:auto_generated.rdusedw[8]
rdusedw[9] <= dcfifo_8ul1:auto_generated.rdusedw[9]
wrusedw[0] <= dcfifo_8ul1:auto_generated.wrusedw[0]
wrusedw[1] <= dcfifo_8ul1:auto_generated.wrusedw[1]
wrusedw[2] <= dcfifo_8ul1:auto_generated.wrusedw[2]
wrusedw[3] <= dcfifo_8ul1:auto_generated.wrusedw[3]
wrusedw[4] <= dcfifo_8ul1:auto_generated.wrusedw[4]
wrusedw[5] <= dcfifo_8ul1:auto_generated.wrusedw[5]
wrusedw[6] <= dcfifo_8ul1:auto_generated.wrusedw[6]
wrusedw[7] <= dcfifo_8ul1:auto_generated.wrusedw[7]
wrusedw[8] <= dcfifo_8ul1:auto_generated.wrusedw[8]
wrusedw[9] <= dcfifo_8ul1:auto_generated.wrusedw[9]


|ProCam|FIFO_sync:fifo_sync|dcfifo:dcfifo_component|dcfifo_8ul1:auto_generated
aclr => a_graycounter_677:rdptr_g1p.aclr
aclr => a_graycounter_2lc:wrptr_g1p.aclr
aclr => altsyncram_gm31:fifo_ram.aclr1
aclr => delayed_wrptr_g[10].IN0
aclr => rdptr_g[10].IN0
aclr => wrptr_g[10].IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
data[0] => altsyncram_gm31:fifo_ram.data_a[0]
data[1] => altsyncram_gm31:fifo_ram.data_a[1]
data[2] => altsyncram_gm31:fifo_ram.data_a[2]
data[3] => altsyncram_gm31:fifo_ram.data_a[3]
data[4] => altsyncram_gm31:fifo_ram.data_a[4]
data[5] => altsyncram_gm31:fifo_ram.data_a[5]
data[6] => altsyncram_gm31:fifo_ram.data_a[6]
data[7] => altsyncram_gm31:fifo_ram.data_a[7]
data[8] => altsyncram_gm31:fifo_ram.data_a[8]
data[9] => altsyncram_gm31:fifo_ram.data_a[9]
data[10] => altsyncram_gm31:fifo_ram.data_a[10]
data[11] => altsyncram_gm31:fifo_ram.data_a[11]
data[12] => altsyncram_gm31:fifo_ram.data_a[12]
data[13] => altsyncram_gm31:fifo_ram.data_a[13]
data[14] => altsyncram_gm31:fifo_ram.data_a[14]
data[15] => altsyncram_gm31:fifo_ram.data_a[15]
data[16] => altsyncram_gm31:fifo_ram.data_a[16]
data[17] => altsyncram_gm31:fifo_ram.data_a[17]
data[18] => altsyncram_gm31:fifo_ram.data_a[18]
data[19] => altsyncram_gm31:fifo_ram.data_a[19]
data[20] => altsyncram_gm31:fifo_ram.data_a[20]
data[21] => altsyncram_gm31:fifo_ram.data_a[21]
data[22] => altsyncram_gm31:fifo_ram.data_a[22]
data[23] => altsyncram_gm31:fifo_ram.data_a[23]
data[24] => altsyncram_gm31:fifo_ram.data_a[24]
data[25] => altsyncram_gm31:fifo_ram.data_a[25]
data[26] => altsyncram_gm31:fifo_ram.data_a[26]
data[27] => altsyncram_gm31:fifo_ram.data_a[27]
data[28] => altsyncram_gm31:fifo_ram.data_a[28]
data[29] => altsyncram_gm31:fifo_ram.data_a[29]
data[30] => altsyncram_gm31:fifo_ram.data_a[30]
data[31] => altsyncram_gm31:fifo_ram.data_a[31]
data[32] => altsyncram_gm31:fifo_ram.data_a[32]
data[33] => altsyncram_gm31:fifo_ram.data_a[33]
data[34] => altsyncram_gm31:fifo_ram.data_a[34]
data[35] => altsyncram_gm31:fifo_ram.data_a[35]
data[36] => altsyncram_gm31:fifo_ram.data_a[36]
data[37] => altsyncram_gm31:fifo_ram.data_a[37]
data[38] => altsyncram_gm31:fifo_ram.data_a[38]
data[39] => altsyncram_gm31:fifo_ram.data_a[39]
data[40] => altsyncram_gm31:fifo_ram.data_a[40]
data[41] => altsyncram_gm31:fifo_ram.data_a[41]
data[42] => altsyncram_gm31:fifo_ram.data_a[42]
data[43] => altsyncram_gm31:fifo_ram.data_a[43]
q[0] <= altsyncram_gm31:fifo_ram.q_b[0]
q[1] <= altsyncram_gm31:fifo_ram.q_b[1]
q[2] <= altsyncram_gm31:fifo_ram.q_b[2]
q[3] <= altsyncram_gm31:fifo_ram.q_b[3]
q[4] <= altsyncram_gm31:fifo_ram.q_b[4]
q[5] <= altsyncram_gm31:fifo_ram.q_b[5]
q[6] <= altsyncram_gm31:fifo_ram.q_b[6]
q[7] <= altsyncram_gm31:fifo_ram.q_b[7]
q[8] <= altsyncram_gm31:fifo_ram.q_b[8]
q[9] <= altsyncram_gm31:fifo_ram.q_b[9]
q[10] <= altsyncram_gm31:fifo_ram.q_b[10]
q[11] <= altsyncram_gm31:fifo_ram.q_b[11]
q[12] <= altsyncram_gm31:fifo_ram.q_b[12]
q[13] <= altsyncram_gm31:fifo_ram.q_b[13]
q[14] <= altsyncram_gm31:fifo_ram.q_b[14]
q[15] <= altsyncram_gm31:fifo_ram.q_b[15]
q[16] <= altsyncram_gm31:fifo_ram.q_b[16]
q[17] <= altsyncram_gm31:fifo_ram.q_b[17]
q[18] <= altsyncram_gm31:fifo_ram.q_b[18]
q[19] <= altsyncram_gm31:fifo_ram.q_b[19]
q[20] <= altsyncram_gm31:fifo_ram.q_b[20]
q[21] <= altsyncram_gm31:fifo_ram.q_b[21]
q[22] <= altsyncram_gm31:fifo_ram.q_b[22]
q[23] <= altsyncram_gm31:fifo_ram.q_b[23]
q[24] <= altsyncram_gm31:fifo_ram.q_b[24]
q[25] <= altsyncram_gm31:fifo_ram.q_b[25]
q[26] <= altsyncram_gm31:fifo_ram.q_b[26]
q[27] <= altsyncram_gm31:fifo_ram.q_b[27]
q[28] <= altsyncram_gm31:fifo_ram.q_b[28]
q[29] <= altsyncram_gm31:fifo_ram.q_b[29]
q[30] <= altsyncram_gm31:fifo_ram.q_b[30]
q[31] <= altsyncram_gm31:fifo_ram.q_b[31]
q[32] <= altsyncram_gm31:fifo_ram.q_b[32]
q[33] <= altsyncram_gm31:fifo_ram.q_b[33]
q[34] <= altsyncram_gm31:fifo_ram.q_b[34]
q[35] <= altsyncram_gm31:fifo_ram.q_b[35]
q[36] <= altsyncram_gm31:fifo_ram.q_b[36]
q[37] <= altsyncram_gm31:fifo_ram.q_b[37]
q[38] <= altsyncram_gm31:fifo_ram.q_b[38]
q[39] <= altsyncram_gm31:fifo_ram.q_b[39]
q[40] <= altsyncram_gm31:fifo_ram.q_b[40]
q[41] <= altsyncram_gm31:fifo_ram.q_b[41]
q[42] <= altsyncram_gm31:fifo_ram.q_b[42]
q[43] <= altsyncram_gm31:fifo_ram.q_b[43]
rdclk => a_graycounter_677:rdptr_g1p.clock
rdclk => altsyncram_gm31:fifo_ram.clock1
rdclk => dffpipe_pe9:rs_brp.clock
rdclk => dffpipe_pe9:rs_bwp.clock
rdclk => alt_synch_pipe_rld:rs_dgwp.clock
rdclk => rdptr_g[10].CLK
rdclk => rdptr_g[9].CLK
rdclk => rdptr_g[8].CLK
rdclk => rdptr_g[7].CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdempty <= int_rdempty.DB_MAX_OUTPUT_PORT_TYPE
rdreq => valid_rdreq.IN0
rdusedw[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrclk => a_graycounter_2lc:wrptr_g1p.clock
wrclk => altsyncram_gm31:fifo_ram.clock0
wrclk => dffpipe_pe9:ws_brp.clock
wrclk => dffpipe_pe9:ws_bwp.clock
wrclk => alt_synch_pipe_sld:ws_dgrp.clock
wrclk => delayed_wrptr_g[10].CLK
wrclk => delayed_wrptr_g[9].CLK
wrclk => delayed_wrptr_g[8].CLK
wrclk => delayed_wrptr_g[7].CLK
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrclk => wrptr_g[10].CLK
wrclk => wrptr_g[9].CLK
wrclk => wrptr_g[8].CLK
wrclk => wrptr_g[7].CLK
wrclk => wrptr_g[6].CLK
wrclk => wrptr_g[5].CLK
wrclk => wrptr_g[4].CLK
wrclk => wrptr_g[3].CLK
wrclk => wrptr_g[2].CLK
wrclk => wrptr_g[1].CLK
wrclk => wrptr_g[0].CLK
wrfull <= int_wrfull.DB_MAX_OUTPUT_PORT_TYPE
wrreq => valid_wrreq.IN0
wrusedw[0] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[1] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[2] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[3] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[4] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[5] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[6] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[7] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[8] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[9] <= op_2.DB_MAX_OUTPUT_PORT_TYPE


|ProCam|FIFO_sync:fifo_sync|dcfifo:dcfifo_component|dcfifo_8ul1:auto_generated|a_gray2bin_7ib:rdptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= xor9.DB_MAX_OUTPUT_PORT_TYPE
bin[10] <= gray[10].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN0
gray[9] => xor9.IN1
gray[10] => bin[10].DATAIN
gray[10] => xor9.IN0


|ProCam|FIFO_sync:fifo_sync|dcfifo:dcfifo_component|dcfifo_8ul1:auto_generated|a_gray2bin_7ib:rs_dgwp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= xor9.DB_MAX_OUTPUT_PORT_TYPE
bin[10] <= gray[10].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN0
gray[9] => xor9.IN1
gray[10] => bin[10].DATAIN
gray[10] => xor9.IN0


|ProCam|FIFO_sync:fifo_sync|dcfifo:dcfifo_component|dcfifo_8ul1:auto_generated|a_gray2bin_7ib:wrptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= xor9.DB_MAX_OUTPUT_PORT_TYPE
bin[10] <= gray[10].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN0
gray[9] => xor9.IN1
gray[10] => bin[10].DATAIN
gray[10] => xor9.IN0


|ProCam|FIFO_sync:fifo_sync|dcfifo:dcfifo_component|dcfifo_8ul1:auto_generated|a_gray2bin_7ib:ws_dgrp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= xor9.DB_MAX_OUTPUT_PORT_TYPE
bin[10] <= gray[10].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN0
gray[9] => xor9.IN1
gray[10] => bin[10].DATAIN
gray[10] => xor9.IN0


|ProCam|FIFO_sync:fifo_sync|dcfifo:dcfifo_component|dcfifo_8ul1:auto_generated|a_graycounter_677:rdptr_g1p
aclr => counter5a1.IN0
aclr => counter5a0.IN0
aclr => parity6.IN0
aclr => sub_parity7a[2].IN0
aclr => sub_parity7a[1].IN0
aclr => sub_parity7a[0].IN0
clock => counter5a0.CLK
clock => counter5a1.CLK
clock => counter5a2.CLK
clock => counter5a3.CLK
clock => counter5a4.CLK
clock => counter5a5.CLK
clock => counter5a6.CLK
clock => counter5a7.CLK
clock => counter5a8.CLK
clock => counter5a9.CLK
clock => counter5a10.CLK
clock => parity6.CLK
clock => sub_parity7a[2].CLK
clock => sub_parity7a[1].CLK
clock => sub_parity7a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter5a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter5a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter5a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter5a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter5a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter5a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter5a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter5a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter5a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter5a9.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter5a10.DB_MAX_OUTPUT_PORT_TYPE


|ProCam|FIFO_sync:fifo_sync|dcfifo:dcfifo_component|dcfifo_8ul1:auto_generated|a_graycounter_2lc:wrptr_g1p
aclr => counter8a1.IN0
aclr => counter8a0.IN0
aclr => parity9.IN0
aclr => sub_parity10a[2].IN0
aclr => sub_parity10a[1].IN0
aclr => sub_parity10a[0].IN0
clock => counter8a0.CLK
clock => counter8a1.CLK
clock => counter8a2.CLK
clock => counter8a3.CLK
clock => counter8a4.CLK
clock => counter8a5.CLK
clock => counter8a6.CLK
clock => counter8a7.CLK
clock => counter8a8.CLK
clock => counter8a9.CLK
clock => counter8a10.CLK
clock => parity9.CLK
clock => sub_parity10a[2].CLK
clock => sub_parity10a[1].CLK
clock => sub_parity10a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter8a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter8a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter8a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter8a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter8a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter8a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter8a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter8a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter8a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter8a9.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter8a10.DB_MAX_OUTPUT_PORT_TYPE


|ProCam|FIFO_sync:fifo_sync|dcfifo:dcfifo_component|dcfifo_8ul1:auto_generated|altsyncram_gm31:fifo_ram
aclr1 => ram_block11a0.CLR1
aclr1 => ram_block11a1.CLR1
aclr1 => ram_block11a2.CLR1
aclr1 => ram_block11a3.CLR1
aclr1 => ram_block11a4.CLR1
aclr1 => ram_block11a5.CLR1
aclr1 => ram_block11a6.CLR1
aclr1 => ram_block11a7.CLR1
aclr1 => ram_block11a8.CLR1
aclr1 => ram_block11a9.CLR1
aclr1 => ram_block11a10.CLR1
aclr1 => ram_block11a11.CLR1
aclr1 => ram_block11a12.CLR1
aclr1 => ram_block11a13.CLR1
aclr1 => ram_block11a14.CLR1
aclr1 => ram_block11a15.CLR1
aclr1 => ram_block11a16.CLR1
aclr1 => ram_block11a17.CLR1
aclr1 => ram_block11a18.CLR1
aclr1 => ram_block11a19.CLR1
aclr1 => ram_block11a20.CLR1
aclr1 => ram_block11a21.CLR1
aclr1 => ram_block11a22.CLR1
aclr1 => ram_block11a23.CLR1
aclr1 => ram_block11a24.CLR1
aclr1 => ram_block11a25.CLR1
aclr1 => ram_block11a26.CLR1
aclr1 => ram_block11a27.CLR1
aclr1 => ram_block11a28.CLR1
aclr1 => ram_block11a29.CLR1
aclr1 => ram_block11a30.CLR1
aclr1 => ram_block11a31.CLR1
aclr1 => ram_block11a32.CLR1
aclr1 => ram_block11a33.CLR1
aclr1 => ram_block11a34.CLR1
aclr1 => ram_block11a35.CLR1
aclr1 => ram_block11a36.CLR1
aclr1 => ram_block11a37.CLR1
aclr1 => ram_block11a38.CLR1
aclr1 => ram_block11a39.CLR1
aclr1 => ram_block11a40.CLR1
aclr1 => ram_block11a41.CLR1
aclr1 => ram_block11a42.CLR1
aclr1 => ram_block11a43.CLR1
address_a[0] => ram_block11a0.PORTAADDR
address_a[0] => ram_block11a1.PORTAADDR
address_a[0] => ram_block11a2.PORTAADDR
address_a[0] => ram_block11a3.PORTAADDR
address_a[0] => ram_block11a4.PORTAADDR
address_a[0] => ram_block11a5.PORTAADDR
address_a[0] => ram_block11a6.PORTAADDR
address_a[0] => ram_block11a7.PORTAADDR
address_a[0] => ram_block11a8.PORTAADDR
address_a[0] => ram_block11a9.PORTAADDR
address_a[0] => ram_block11a10.PORTAADDR
address_a[0] => ram_block11a11.PORTAADDR
address_a[0] => ram_block11a12.PORTAADDR
address_a[0] => ram_block11a13.PORTAADDR
address_a[0] => ram_block11a14.PORTAADDR
address_a[0] => ram_block11a15.PORTAADDR
address_a[0] => ram_block11a16.PORTAADDR
address_a[0] => ram_block11a17.PORTAADDR
address_a[0] => ram_block11a18.PORTAADDR
address_a[0] => ram_block11a19.PORTAADDR
address_a[0] => ram_block11a20.PORTAADDR
address_a[0] => ram_block11a21.PORTAADDR
address_a[0] => ram_block11a22.PORTAADDR
address_a[0] => ram_block11a23.PORTAADDR
address_a[0] => ram_block11a24.PORTAADDR
address_a[0] => ram_block11a25.PORTAADDR
address_a[0] => ram_block11a26.PORTAADDR
address_a[0] => ram_block11a27.PORTAADDR
address_a[0] => ram_block11a28.PORTAADDR
address_a[0] => ram_block11a29.PORTAADDR
address_a[0] => ram_block11a30.PORTAADDR
address_a[0] => ram_block11a31.PORTAADDR
address_a[0] => ram_block11a32.PORTAADDR
address_a[0] => ram_block11a33.PORTAADDR
address_a[0] => ram_block11a34.PORTAADDR
address_a[0] => ram_block11a35.PORTAADDR
address_a[0] => ram_block11a36.PORTAADDR
address_a[0] => ram_block11a37.PORTAADDR
address_a[0] => ram_block11a38.PORTAADDR
address_a[0] => ram_block11a39.PORTAADDR
address_a[0] => ram_block11a40.PORTAADDR
address_a[0] => ram_block11a41.PORTAADDR
address_a[0] => ram_block11a42.PORTAADDR
address_a[0] => ram_block11a43.PORTAADDR
address_a[1] => ram_block11a0.PORTAADDR1
address_a[1] => ram_block11a1.PORTAADDR1
address_a[1] => ram_block11a2.PORTAADDR1
address_a[1] => ram_block11a3.PORTAADDR1
address_a[1] => ram_block11a4.PORTAADDR1
address_a[1] => ram_block11a5.PORTAADDR1
address_a[1] => ram_block11a6.PORTAADDR1
address_a[1] => ram_block11a7.PORTAADDR1
address_a[1] => ram_block11a8.PORTAADDR1
address_a[1] => ram_block11a9.PORTAADDR1
address_a[1] => ram_block11a10.PORTAADDR1
address_a[1] => ram_block11a11.PORTAADDR1
address_a[1] => ram_block11a12.PORTAADDR1
address_a[1] => ram_block11a13.PORTAADDR1
address_a[1] => ram_block11a14.PORTAADDR1
address_a[1] => ram_block11a15.PORTAADDR1
address_a[1] => ram_block11a16.PORTAADDR1
address_a[1] => ram_block11a17.PORTAADDR1
address_a[1] => ram_block11a18.PORTAADDR1
address_a[1] => ram_block11a19.PORTAADDR1
address_a[1] => ram_block11a20.PORTAADDR1
address_a[1] => ram_block11a21.PORTAADDR1
address_a[1] => ram_block11a22.PORTAADDR1
address_a[1] => ram_block11a23.PORTAADDR1
address_a[1] => ram_block11a24.PORTAADDR1
address_a[1] => ram_block11a25.PORTAADDR1
address_a[1] => ram_block11a26.PORTAADDR1
address_a[1] => ram_block11a27.PORTAADDR1
address_a[1] => ram_block11a28.PORTAADDR1
address_a[1] => ram_block11a29.PORTAADDR1
address_a[1] => ram_block11a30.PORTAADDR1
address_a[1] => ram_block11a31.PORTAADDR1
address_a[1] => ram_block11a32.PORTAADDR1
address_a[1] => ram_block11a33.PORTAADDR1
address_a[1] => ram_block11a34.PORTAADDR1
address_a[1] => ram_block11a35.PORTAADDR1
address_a[1] => ram_block11a36.PORTAADDR1
address_a[1] => ram_block11a37.PORTAADDR1
address_a[1] => ram_block11a38.PORTAADDR1
address_a[1] => ram_block11a39.PORTAADDR1
address_a[1] => ram_block11a40.PORTAADDR1
address_a[1] => ram_block11a41.PORTAADDR1
address_a[1] => ram_block11a42.PORTAADDR1
address_a[1] => ram_block11a43.PORTAADDR1
address_a[2] => ram_block11a0.PORTAADDR2
address_a[2] => ram_block11a1.PORTAADDR2
address_a[2] => ram_block11a2.PORTAADDR2
address_a[2] => ram_block11a3.PORTAADDR2
address_a[2] => ram_block11a4.PORTAADDR2
address_a[2] => ram_block11a5.PORTAADDR2
address_a[2] => ram_block11a6.PORTAADDR2
address_a[2] => ram_block11a7.PORTAADDR2
address_a[2] => ram_block11a8.PORTAADDR2
address_a[2] => ram_block11a9.PORTAADDR2
address_a[2] => ram_block11a10.PORTAADDR2
address_a[2] => ram_block11a11.PORTAADDR2
address_a[2] => ram_block11a12.PORTAADDR2
address_a[2] => ram_block11a13.PORTAADDR2
address_a[2] => ram_block11a14.PORTAADDR2
address_a[2] => ram_block11a15.PORTAADDR2
address_a[2] => ram_block11a16.PORTAADDR2
address_a[2] => ram_block11a17.PORTAADDR2
address_a[2] => ram_block11a18.PORTAADDR2
address_a[2] => ram_block11a19.PORTAADDR2
address_a[2] => ram_block11a20.PORTAADDR2
address_a[2] => ram_block11a21.PORTAADDR2
address_a[2] => ram_block11a22.PORTAADDR2
address_a[2] => ram_block11a23.PORTAADDR2
address_a[2] => ram_block11a24.PORTAADDR2
address_a[2] => ram_block11a25.PORTAADDR2
address_a[2] => ram_block11a26.PORTAADDR2
address_a[2] => ram_block11a27.PORTAADDR2
address_a[2] => ram_block11a28.PORTAADDR2
address_a[2] => ram_block11a29.PORTAADDR2
address_a[2] => ram_block11a30.PORTAADDR2
address_a[2] => ram_block11a31.PORTAADDR2
address_a[2] => ram_block11a32.PORTAADDR2
address_a[2] => ram_block11a33.PORTAADDR2
address_a[2] => ram_block11a34.PORTAADDR2
address_a[2] => ram_block11a35.PORTAADDR2
address_a[2] => ram_block11a36.PORTAADDR2
address_a[2] => ram_block11a37.PORTAADDR2
address_a[2] => ram_block11a38.PORTAADDR2
address_a[2] => ram_block11a39.PORTAADDR2
address_a[2] => ram_block11a40.PORTAADDR2
address_a[2] => ram_block11a41.PORTAADDR2
address_a[2] => ram_block11a42.PORTAADDR2
address_a[2] => ram_block11a43.PORTAADDR2
address_a[3] => ram_block11a0.PORTAADDR3
address_a[3] => ram_block11a1.PORTAADDR3
address_a[3] => ram_block11a2.PORTAADDR3
address_a[3] => ram_block11a3.PORTAADDR3
address_a[3] => ram_block11a4.PORTAADDR3
address_a[3] => ram_block11a5.PORTAADDR3
address_a[3] => ram_block11a6.PORTAADDR3
address_a[3] => ram_block11a7.PORTAADDR3
address_a[3] => ram_block11a8.PORTAADDR3
address_a[3] => ram_block11a9.PORTAADDR3
address_a[3] => ram_block11a10.PORTAADDR3
address_a[3] => ram_block11a11.PORTAADDR3
address_a[3] => ram_block11a12.PORTAADDR3
address_a[3] => ram_block11a13.PORTAADDR3
address_a[3] => ram_block11a14.PORTAADDR3
address_a[3] => ram_block11a15.PORTAADDR3
address_a[3] => ram_block11a16.PORTAADDR3
address_a[3] => ram_block11a17.PORTAADDR3
address_a[3] => ram_block11a18.PORTAADDR3
address_a[3] => ram_block11a19.PORTAADDR3
address_a[3] => ram_block11a20.PORTAADDR3
address_a[3] => ram_block11a21.PORTAADDR3
address_a[3] => ram_block11a22.PORTAADDR3
address_a[3] => ram_block11a23.PORTAADDR3
address_a[3] => ram_block11a24.PORTAADDR3
address_a[3] => ram_block11a25.PORTAADDR3
address_a[3] => ram_block11a26.PORTAADDR3
address_a[3] => ram_block11a27.PORTAADDR3
address_a[3] => ram_block11a28.PORTAADDR3
address_a[3] => ram_block11a29.PORTAADDR3
address_a[3] => ram_block11a30.PORTAADDR3
address_a[3] => ram_block11a31.PORTAADDR3
address_a[3] => ram_block11a32.PORTAADDR3
address_a[3] => ram_block11a33.PORTAADDR3
address_a[3] => ram_block11a34.PORTAADDR3
address_a[3] => ram_block11a35.PORTAADDR3
address_a[3] => ram_block11a36.PORTAADDR3
address_a[3] => ram_block11a37.PORTAADDR3
address_a[3] => ram_block11a38.PORTAADDR3
address_a[3] => ram_block11a39.PORTAADDR3
address_a[3] => ram_block11a40.PORTAADDR3
address_a[3] => ram_block11a41.PORTAADDR3
address_a[3] => ram_block11a42.PORTAADDR3
address_a[3] => ram_block11a43.PORTAADDR3
address_a[4] => ram_block11a0.PORTAADDR4
address_a[4] => ram_block11a1.PORTAADDR4
address_a[4] => ram_block11a2.PORTAADDR4
address_a[4] => ram_block11a3.PORTAADDR4
address_a[4] => ram_block11a4.PORTAADDR4
address_a[4] => ram_block11a5.PORTAADDR4
address_a[4] => ram_block11a6.PORTAADDR4
address_a[4] => ram_block11a7.PORTAADDR4
address_a[4] => ram_block11a8.PORTAADDR4
address_a[4] => ram_block11a9.PORTAADDR4
address_a[4] => ram_block11a10.PORTAADDR4
address_a[4] => ram_block11a11.PORTAADDR4
address_a[4] => ram_block11a12.PORTAADDR4
address_a[4] => ram_block11a13.PORTAADDR4
address_a[4] => ram_block11a14.PORTAADDR4
address_a[4] => ram_block11a15.PORTAADDR4
address_a[4] => ram_block11a16.PORTAADDR4
address_a[4] => ram_block11a17.PORTAADDR4
address_a[4] => ram_block11a18.PORTAADDR4
address_a[4] => ram_block11a19.PORTAADDR4
address_a[4] => ram_block11a20.PORTAADDR4
address_a[4] => ram_block11a21.PORTAADDR4
address_a[4] => ram_block11a22.PORTAADDR4
address_a[4] => ram_block11a23.PORTAADDR4
address_a[4] => ram_block11a24.PORTAADDR4
address_a[4] => ram_block11a25.PORTAADDR4
address_a[4] => ram_block11a26.PORTAADDR4
address_a[4] => ram_block11a27.PORTAADDR4
address_a[4] => ram_block11a28.PORTAADDR4
address_a[4] => ram_block11a29.PORTAADDR4
address_a[4] => ram_block11a30.PORTAADDR4
address_a[4] => ram_block11a31.PORTAADDR4
address_a[4] => ram_block11a32.PORTAADDR4
address_a[4] => ram_block11a33.PORTAADDR4
address_a[4] => ram_block11a34.PORTAADDR4
address_a[4] => ram_block11a35.PORTAADDR4
address_a[4] => ram_block11a36.PORTAADDR4
address_a[4] => ram_block11a37.PORTAADDR4
address_a[4] => ram_block11a38.PORTAADDR4
address_a[4] => ram_block11a39.PORTAADDR4
address_a[4] => ram_block11a40.PORTAADDR4
address_a[4] => ram_block11a41.PORTAADDR4
address_a[4] => ram_block11a42.PORTAADDR4
address_a[4] => ram_block11a43.PORTAADDR4
address_a[5] => ram_block11a0.PORTAADDR5
address_a[5] => ram_block11a1.PORTAADDR5
address_a[5] => ram_block11a2.PORTAADDR5
address_a[5] => ram_block11a3.PORTAADDR5
address_a[5] => ram_block11a4.PORTAADDR5
address_a[5] => ram_block11a5.PORTAADDR5
address_a[5] => ram_block11a6.PORTAADDR5
address_a[5] => ram_block11a7.PORTAADDR5
address_a[5] => ram_block11a8.PORTAADDR5
address_a[5] => ram_block11a9.PORTAADDR5
address_a[5] => ram_block11a10.PORTAADDR5
address_a[5] => ram_block11a11.PORTAADDR5
address_a[5] => ram_block11a12.PORTAADDR5
address_a[5] => ram_block11a13.PORTAADDR5
address_a[5] => ram_block11a14.PORTAADDR5
address_a[5] => ram_block11a15.PORTAADDR5
address_a[5] => ram_block11a16.PORTAADDR5
address_a[5] => ram_block11a17.PORTAADDR5
address_a[5] => ram_block11a18.PORTAADDR5
address_a[5] => ram_block11a19.PORTAADDR5
address_a[5] => ram_block11a20.PORTAADDR5
address_a[5] => ram_block11a21.PORTAADDR5
address_a[5] => ram_block11a22.PORTAADDR5
address_a[5] => ram_block11a23.PORTAADDR5
address_a[5] => ram_block11a24.PORTAADDR5
address_a[5] => ram_block11a25.PORTAADDR5
address_a[5] => ram_block11a26.PORTAADDR5
address_a[5] => ram_block11a27.PORTAADDR5
address_a[5] => ram_block11a28.PORTAADDR5
address_a[5] => ram_block11a29.PORTAADDR5
address_a[5] => ram_block11a30.PORTAADDR5
address_a[5] => ram_block11a31.PORTAADDR5
address_a[5] => ram_block11a32.PORTAADDR5
address_a[5] => ram_block11a33.PORTAADDR5
address_a[5] => ram_block11a34.PORTAADDR5
address_a[5] => ram_block11a35.PORTAADDR5
address_a[5] => ram_block11a36.PORTAADDR5
address_a[5] => ram_block11a37.PORTAADDR5
address_a[5] => ram_block11a38.PORTAADDR5
address_a[5] => ram_block11a39.PORTAADDR5
address_a[5] => ram_block11a40.PORTAADDR5
address_a[5] => ram_block11a41.PORTAADDR5
address_a[5] => ram_block11a42.PORTAADDR5
address_a[5] => ram_block11a43.PORTAADDR5
address_a[6] => ram_block11a0.PORTAADDR6
address_a[6] => ram_block11a1.PORTAADDR6
address_a[6] => ram_block11a2.PORTAADDR6
address_a[6] => ram_block11a3.PORTAADDR6
address_a[6] => ram_block11a4.PORTAADDR6
address_a[6] => ram_block11a5.PORTAADDR6
address_a[6] => ram_block11a6.PORTAADDR6
address_a[6] => ram_block11a7.PORTAADDR6
address_a[6] => ram_block11a8.PORTAADDR6
address_a[6] => ram_block11a9.PORTAADDR6
address_a[6] => ram_block11a10.PORTAADDR6
address_a[6] => ram_block11a11.PORTAADDR6
address_a[6] => ram_block11a12.PORTAADDR6
address_a[6] => ram_block11a13.PORTAADDR6
address_a[6] => ram_block11a14.PORTAADDR6
address_a[6] => ram_block11a15.PORTAADDR6
address_a[6] => ram_block11a16.PORTAADDR6
address_a[6] => ram_block11a17.PORTAADDR6
address_a[6] => ram_block11a18.PORTAADDR6
address_a[6] => ram_block11a19.PORTAADDR6
address_a[6] => ram_block11a20.PORTAADDR6
address_a[6] => ram_block11a21.PORTAADDR6
address_a[6] => ram_block11a22.PORTAADDR6
address_a[6] => ram_block11a23.PORTAADDR6
address_a[6] => ram_block11a24.PORTAADDR6
address_a[6] => ram_block11a25.PORTAADDR6
address_a[6] => ram_block11a26.PORTAADDR6
address_a[6] => ram_block11a27.PORTAADDR6
address_a[6] => ram_block11a28.PORTAADDR6
address_a[6] => ram_block11a29.PORTAADDR6
address_a[6] => ram_block11a30.PORTAADDR6
address_a[6] => ram_block11a31.PORTAADDR6
address_a[6] => ram_block11a32.PORTAADDR6
address_a[6] => ram_block11a33.PORTAADDR6
address_a[6] => ram_block11a34.PORTAADDR6
address_a[6] => ram_block11a35.PORTAADDR6
address_a[6] => ram_block11a36.PORTAADDR6
address_a[6] => ram_block11a37.PORTAADDR6
address_a[6] => ram_block11a38.PORTAADDR6
address_a[6] => ram_block11a39.PORTAADDR6
address_a[6] => ram_block11a40.PORTAADDR6
address_a[6] => ram_block11a41.PORTAADDR6
address_a[6] => ram_block11a42.PORTAADDR6
address_a[6] => ram_block11a43.PORTAADDR6
address_a[7] => ram_block11a0.PORTAADDR7
address_a[7] => ram_block11a1.PORTAADDR7
address_a[7] => ram_block11a2.PORTAADDR7
address_a[7] => ram_block11a3.PORTAADDR7
address_a[7] => ram_block11a4.PORTAADDR7
address_a[7] => ram_block11a5.PORTAADDR7
address_a[7] => ram_block11a6.PORTAADDR7
address_a[7] => ram_block11a7.PORTAADDR7
address_a[7] => ram_block11a8.PORTAADDR7
address_a[7] => ram_block11a9.PORTAADDR7
address_a[7] => ram_block11a10.PORTAADDR7
address_a[7] => ram_block11a11.PORTAADDR7
address_a[7] => ram_block11a12.PORTAADDR7
address_a[7] => ram_block11a13.PORTAADDR7
address_a[7] => ram_block11a14.PORTAADDR7
address_a[7] => ram_block11a15.PORTAADDR7
address_a[7] => ram_block11a16.PORTAADDR7
address_a[7] => ram_block11a17.PORTAADDR7
address_a[7] => ram_block11a18.PORTAADDR7
address_a[7] => ram_block11a19.PORTAADDR7
address_a[7] => ram_block11a20.PORTAADDR7
address_a[7] => ram_block11a21.PORTAADDR7
address_a[7] => ram_block11a22.PORTAADDR7
address_a[7] => ram_block11a23.PORTAADDR7
address_a[7] => ram_block11a24.PORTAADDR7
address_a[7] => ram_block11a25.PORTAADDR7
address_a[7] => ram_block11a26.PORTAADDR7
address_a[7] => ram_block11a27.PORTAADDR7
address_a[7] => ram_block11a28.PORTAADDR7
address_a[7] => ram_block11a29.PORTAADDR7
address_a[7] => ram_block11a30.PORTAADDR7
address_a[7] => ram_block11a31.PORTAADDR7
address_a[7] => ram_block11a32.PORTAADDR7
address_a[7] => ram_block11a33.PORTAADDR7
address_a[7] => ram_block11a34.PORTAADDR7
address_a[7] => ram_block11a35.PORTAADDR7
address_a[7] => ram_block11a36.PORTAADDR7
address_a[7] => ram_block11a37.PORTAADDR7
address_a[7] => ram_block11a38.PORTAADDR7
address_a[7] => ram_block11a39.PORTAADDR7
address_a[7] => ram_block11a40.PORTAADDR7
address_a[7] => ram_block11a41.PORTAADDR7
address_a[7] => ram_block11a42.PORTAADDR7
address_a[7] => ram_block11a43.PORTAADDR7
address_a[8] => ram_block11a0.PORTAADDR8
address_a[8] => ram_block11a1.PORTAADDR8
address_a[8] => ram_block11a2.PORTAADDR8
address_a[8] => ram_block11a3.PORTAADDR8
address_a[8] => ram_block11a4.PORTAADDR8
address_a[8] => ram_block11a5.PORTAADDR8
address_a[8] => ram_block11a6.PORTAADDR8
address_a[8] => ram_block11a7.PORTAADDR8
address_a[8] => ram_block11a8.PORTAADDR8
address_a[8] => ram_block11a9.PORTAADDR8
address_a[8] => ram_block11a10.PORTAADDR8
address_a[8] => ram_block11a11.PORTAADDR8
address_a[8] => ram_block11a12.PORTAADDR8
address_a[8] => ram_block11a13.PORTAADDR8
address_a[8] => ram_block11a14.PORTAADDR8
address_a[8] => ram_block11a15.PORTAADDR8
address_a[8] => ram_block11a16.PORTAADDR8
address_a[8] => ram_block11a17.PORTAADDR8
address_a[8] => ram_block11a18.PORTAADDR8
address_a[8] => ram_block11a19.PORTAADDR8
address_a[8] => ram_block11a20.PORTAADDR8
address_a[8] => ram_block11a21.PORTAADDR8
address_a[8] => ram_block11a22.PORTAADDR8
address_a[8] => ram_block11a23.PORTAADDR8
address_a[8] => ram_block11a24.PORTAADDR8
address_a[8] => ram_block11a25.PORTAADDR8
address_a[8] => ram_block11a26.PORTAADDR8
address_a[8] => ram_block11a27.PORTAADDR8
address_a[8] => ram_block11a28.PORTAADDR8
address_a[8] => ram_block11a29.PORTAADDR8
address_a[8] => ram_block11a30.PORTAADDR8
address_a[8] => ram_block11a31.PORTAADDR8
address_a[8] => ram_block11a32.PORTAADDR8
address_a[8] => ram_block11a33.PORTAADDR8
address_a[8] => ram_block11a34.PORTAADDR8
address_a[8] => ram_block11a35.PORTAADDR8
address_a[8] => ram_block11a36.PORTAADDR8
address_a[8] => ram_block11a37.PORTAADDR8
address_a[8] => ram_block11a38.PORTAADDR8
address_a[8] => ram_block11a39.PORTAADDR8
address_a[8] => ram_block11a40.PORTAADDR8
address_a[8] => ram_block11a41.PORTAADDR8
address_a[8] => ram_block11a42.PORTAADDR8
address_a[8] => ram_block11a43.PORTAADDR8
address_a[9] => ram_block11a0.PORTAADDR9
address_a[9] => ram_block11a1.PORTAADDR9
address_a[9] => ram_block11a2.PORTAADDR9
address_a[9] => ram_block11a3.PORTAADDR9
address_a[9] => ram_block11a4.PORTAADDR9
address_a[9] => ram_block11a5.PORTAADDR9
address_a[9] => ram_block11a6.PORTAADDR9
address_a[9] => ram_block11a7.PORTAADDR9
address_a[9] => ram_block11a8.PORTAADDR9
address_a[9] => ram_block11a9.PORTAADDR9
address_a[9] => ram_block11a10.PORTAADDR9
address_a[9] => ram_block11a11.PORTAADDR9
address_a[9] => ram_block11a12.PORTAADDR9
address_a[9] => ram_block11a13.PORTAADDR9
address_a[9] => ram_block11a14.PORTAADDR9
address_a[9] => ram_block11a15.PORTAADDR9
address_a[9] => ram_block11a16.PORTAADDR9
address_a[9] => ram_block11a17.PORTAADDR9
address_a[9] => ram_block11a18.PORTAADDR9
address_a[9] => ram_block11a19.PORTAADDR9
address_a[9] => ram_block11a20.PORTAADDR9
address_a[9] => ram_block11a21.PORTAADDR9
address_a[9] => ram_block11a22.PORTAADDR9
address_a[9] => ram_block11a23.PORTAADDR9
address_a[9] => ram_block11a24.PORTAADDR9
address_a[9] => ram_block11a25.PORTAADDR9
address_a[9] => ram_block11a26.PORTAADDR9
address_a[9] => ram_block11a27.PORTAADDR9
address_a[9] => ram_block11a28.PORTAADDR9
address_a[9] => ram_block11a29.PORTAADDR9
address_a[9] => ram_block11a30.PORTAADDR9
address_a[9] => ram_block11a31.PORTAADDR9
address_a[9] => ram_block11a32.PORTAADDR9
address_a[9] => ram_block11a33.PORTAADDR9
address_a[9] => ram_block11a34.PORTAADDR9
address_a[9] => ram_block11a35.PORTAADDR9
address_a[9] => ram_block11a36.PORTAADDR9
address_a[9] => ram_block11a37.PORTAADDR9
address_a[9] => ram_block11a38.PORTAADDR9
address_a[9] => ram_block11a39.PORTAADDR9
address_a[9] => ram_block11a40.PORTAADDR9
address_a[9] => ram_block11a41.PORTAADDR9
address_a[9] => ram_block11a42.PORTAADDR9
address_a[9] => ram_block11a43.PORTAADDR9
address_b[0] => ram_block11a0.PORTBADDR
address_b[0] => ram_block11a1.PORTBADDR
address_b[0] => ram_block11a2.PORTBADDR
address_b[0] => ram_block11a3.PORTBADDR
address_b[0] => ram_block11a4.PORTBADDR
address_b[0] => ram_block11a5.PORTBADDR
address_b[0] => ram_block11a6.PORTBADDR
address_b[0] => ram_block11a7.PORTBADDR
address_b[0] => ram_block11a8.PORTBADDR
address_b[0] => ram_block11a9.PORTBADDR
address_b[0] => ram_block11a10.PORTBADDR
address_b[0] => ram_block11a11.PORTBADDR
address_b[0] => ram_block11a12.PORTBADDR
address_b[0] => ram_block11a13.PORTBADDR
address_b[0] => ram_block11a14.PORTBADDR
address_b[0] => ram_block11a15.PORTBADDR
address_b[0] => ram_block11a16.PORTBADDR
address_b[0] => ram_block11a17.PORTBADDR
address_b[0] => ram_block11a18.PORTBADDR
address_b[0] => ram_block11a19.PORTBADDR
address_b[0] => ram_block11a20.PORTBADDR
address_b[0] => ram_block11a21.PORTBADDR
address_b[0] => ram_block11a22.PORTBADDR
address_b[0] => ram_block11a23.PORTBADDR
address_b[0] => ram_block11a24.PORTBADDR
address_b[0] => ram_block11a25.PORTBADDR
address_b[0] => ram_block11a26.PORTBADDR
address_b[0] => ram_block11a27.PORTBADDR
address_b[0] => ram_block11a28.PORTBADDR
address_b[0] => ram_block11a29.PORTBADDR
address_b[0] => ram_block11a30.PORTBADDR
address_b[0] => ram_block11a31.PORTBADDR
address_b[0] => ram_block11a32.PORTBADDR
address_b[0] => ram_block11a33.PORTBADDR
address_b[0] => ram_block11a34.PORTBADDR
address_b[0] => ram_block11a35.PORTBADDR
address_b[0] => ram_block11a36.PORTBADDR
address_b[0] => ram_block11a37.PORTBADDR
address_b[0] => ram_block11a38.PORTBADDR
address_b[0] => ram_block11a39.PORTBADDR
address_b[0] => ram_block11a40.PORTBADDR
address_b[0] => ram_block11a41.PORTBADDR
address_b[0] => ram_block11a42.PORTBADDR
address_b[0] => ram_block11a43.PORTBADDR
address_b[1] => ram_block11a0.PORTBADDR1
address_b[1] => ram_block11a1.PORTBADDR1
address_b[1] => ram_block11a2.PORTBADDR1
address_b[1] => ram_block11a3.PORTBADDR1
address_b[1] => ram_block11a4.PORTBADDR1
address_b[1] => ram_block11a5.PORTBADDR1
address_b[1] => ram_block11a6.PORTBADDR1
address_b[1] => ram_block11a7.PORTBADDR1
address_b[1] => ram_block11a8.PORTBADDR1
address_b[1] => ram_block11a9.PORTBADDR1
address_b[1] => ram_block11a10.PORTBADDR1
address_b[1] => ram_block11a11.PORTBADDR1
address_b[1] => ram_block11a12.PORTBADDR1
address_b[1] => ram_block11a13.PORTBADDR1
address_b[1] => ram_block11a14.PORTBADDR1
address_b[1] => ram_block11a15.PORTBADDR1
address_b[1] => ram_block11a16.PORTBADDR1
address_b[1] => ram_block11a17.PORTBADDR1
address_b[1] => ram_block11a18.PORTBADDR1
address_b[1] => ram_block11a19.PORTBADDR1
address_b[1] => ram_block11a20.PORTBADDR1
address_b[1] => ram_block11a21.PORTBADDR1
address_b[1] => ram_block11a22.PORTBADDR1
address_b[1] => ram_block11a23.PORTBADDR1
address_b[1] => ram_block11a24.PORTBADDR1
address_b[1] => ram_block11a25.PORTBADDR1
address_b[1] => ram_block11a26.PORTBADDR1
address_b[1] => ram_block11a27.PORTBADDR1
address_b[1] => ram_block11a28.PORTBADDR1
address_b[1] => ram_block11a29.PORTBADDR1
address_b[1] => ram_block11a30.PORTBADDR1
address_b[1] => ram_block11a31.PORTBADDR1
address_b[1] => ram_block11a32.PORTBADDR1
address_b[1] => ram_block11a33.PORTBADDR1
address_b[1] => ram_block11a34.PORTBADDR1
address_b[1] => ram_block11a35.PORTBADDR1
address_b[1] => ram_block11a36.PORTBADDR1
address_b[1] => ram_block11a37.PORTBADDR1
address_b[1] => ram_block11a38.PORTBADDR1
address_b[1] => ram_block11a39.PORTBADDR1
address_b[1] => ram_block11a40.PORTBADDR1
address_b[1] => ram_block11a41.PORTBADDR1
address_b[1] => ram_block11a42.PORTBADDR1
address_b[1] => ram_block11a43.PORTBADDR1
address_b[2] => ram_block11a0.PORTBADDR2
address_b[2] => ram_block11a1.PORTBADDR2
address_b[2] => ram_block11a2.PORTBADDR2
address_b[2] => ram_block11a3.PORTBADDR2
address_b[2] => ram_block11a4.PORTBADDR2
address_b[2] => ram_block11a5.PORTBADDR2
address_b[2] => ram_block11a6.PORTBADDR2
address_b[2] => ram_block11a7.PORTBADDR2
address_b[2] => ram_block11a8.PORTBADDR2
address_b[2] => ram_block11a9.PORTBADDR2
address_b[2] => ram_block11a10.PORTBADDR2
address_b[2] => ram_block11a11.PORTBADDR2
address_b[2] => ram_block11a12.PORTBADDR2
address_b[2] => ram_block11a13.PORTBADDR2
address_b[2] => ram_block11a14.PORTBADDR2
address_b[2] => ram_block11a15.PORTBADDR2
address_b[2] => ram_block11a16.PORTBADDR2
address_b[2] => ram_block11a17.PORTBADDR2
address_b[2] => ram_block11a18.PORTBADDR2
address_b[2] => ram_block11a19.PORTBADDR2
address_b[2] => ram_block11a20.PORTBADDR2
address_b[2] => ram_block11a21.PORTBADDR2
address_b[2] => ram_block11a22.PORTBADDR2
address_b[2] => ram_block11a23.PORTBADDR2
address_b[2] => ram_block11a24.PORTBADDR2
address_b[2] => ram_block11a25.PORTBADDR2
address_b[2] => ram_block11a26.PORTBADDR2
address_b[2] => ram_block11a27.PORTBADDR2
address_b[2] => ram_block11a28.PORTBADDR2
address_b[2] => ram_block11a29.PORTBADDR2
address_b[2] => ram_block11a30.PORTBADDR2
address_b[2] => ram_block11a31.PORTBADDR2
address_b[2] => ram_block11a32.PORTBADDR2
address_b[2] => ram_block11a33.PORTBADDR2
address_b[2] => ram_block11a34.PORTBADDR2
address_b[2] => ram_block11a35.PORTBADDR2
address_b[2] => ram_block11a36.PORTBADDR2
address_b[2] => ram_block11a37.PORTBADDR2
address_b[2] => ram_block11a38.PORTBADDR2
address_b[2] => ram_block11a39.PORTBADDR2
address_b[2] => ram_block11a40.PORTBADDR2
address_b[2] => ram_block11a41.PORTBADDR2
address_b[2] => ram_block11a42.PORTBADDR2
address_b[2] => ram_block11a43.PORTBADDR2
address_b[3] => ram_block11a0.PORTBADDR3
address_b[3] => ram_block11a1.PORTBADDR3
address_b[3] => ram_block11a2.PORTBADDR3
address_b[3] => ram_block11a3.PORTBADDR3
address_b[3] => ram_block11a4.PORTBADDR3
address_b[3] => ram_block11a5.PORTBADDR3
address_b[3] => ram_block11a6.PORTBADDR3
address_b[3] => ram_block11a7.PORTBADDR3
address_b[3] => ram_block11a8.PORTBADDR3
address_b[3] => ram_block11a9.PORTBADDR3
address_b[3] => ram_block11a10.PORTBADDR3
address_b[3] => ram_block11a11.PORTBADDR3
address_b[3] => ram_block11a12.PORTBADDR3
address_b[3] => ram_block11a13.PORTBADDR3
address_b[3] => ram_block11a14.PORTBADDR3
address_b[3] => ram_block11a15.PORTBADDR3
address_b[3] => ram_block11a16.PORTBADDR3
address_b[3] => ram_block11a17.PORTBADDR3
address_b[3] => ram_block11a18.PORTBADDR3
address_b[3] => ram_block11a19.PORTBADDR3
address_b[3] => ram_block11a20.PORTBADDR3
address_b[3] => ram_block11a21.PORTBADDR3
address_b[3] => ram_block11a22.PORTBADDR3
address_b[3] => ram_block11a23.PORTBADDR3
address_b[3] => ram_block11a24.PORTBADDR3
address_b[3] => ram_block11a25.PORTBADDR3
address_b[3] => ram_block11a26.PORTBADDR3
address_b[3] => ram_block11a27.PORTBADDR3
address_b[3] => ram_block11a28.PORTBADDR3
address_b[3] => ram_block11a29.PORTBADDR3
address_b[3] => ram_block11a30.PORTBADDR3
address_b[3] => ram_block11a31.PORTBADDR3
address_b[3] => ram_block11a32.PORTBADDR3
address_b[3] => ram_block11a33.PORTBADDR3
address_b[3] => ram_block11a34.PORTBADDR3
address_b[3] => ram_block11a35.PORTBADDR3
address_b[3] => ram_block11a36.PORTBADDR3
address_b[3] => ram_block11a37.PORTBADDR3
address_b[3] => ram_block11a38.PORTBADDR3
address_b[3] => ram_block11a39.PORTBADDR3
address_b[3] => ram_block11a40.PORTBADDR3
address_b[3] => ram_block11a41.PORTBADDR3
address_b[3] => ram_block11a42.PORTBADDR3
address_b[3] => ram_block11a43.PORTBADDR3
address_b[4] => ram_block11a0.PORTBADDR4
address_b[4] => ram_block11a1.PORTBADDR4
address_b[4] => ram_block11a2.PORTBADDR4
address_b[4] => ram_block11a3.PORTBADDR4
address_b[4] => ram_block11a4.PORTBADDR4
address_b[4] => ram_block11a5.PORTBADDR4
address_b[4] => ram_block11a6.PORTBADDR4
address_b[4] => ram_block11a7.PORTBADDR4
address_b[4] => ram_block11a8.PORTBADDR4
address_b[4] => ram_block11a9.PORTBADDR4
address_b[4] => ram_block11a10.PORTBADDR4
address_b[4] => ram_block11a11.PORTBADDR4
address_b[4] => ram_block11a12.PORTBADDR4
address_b[4] => ram_block11a13.PORTBADDR4
address_b[4] => ram_block11a14.PORTBADDR4
address_b[4] => ram_block11a15.PORTBADDR4
address_b[4] => ram_block11a16.PORTBADDR4
address_b[4] => ram_block11a17.PORTBADDR4
address_b[4] => ram_block11a18.PORTBADDR4
address_b[4] => ram_block11a19.PORTBADDR4
address_b[4] => ram_block11a20.PORTBADDR4
address_b[4] => ram_block11a21.PORTBADDR4
address_b[4] => ram_block11a22.PORTBADDR4
address_b[4] => ram_block11a23.PORTBADDR4
address_b[4] => ram_block11a24.PORTBADDR4
address_b[4] => ram_block11a25.PORTBADDR4
address_b[4] => ram_block11a26.PORTBADDR4
address_b[4] => ram_block11a27.PORTBADDR4
address_b[4] => ram_block11a28.PORTBADDR4
address_b[4] => ram_block11a29.PORTBADDR4
address_b[4] => ram_block11a30.PORTBADDR4
address_b[4] => ram_block11a31.PORTBADDR4
address_b[4] => ram_block11a32.PORTBADDR4
address_b[4] => ram_block11a33.PORTBADDR4
address_b[4] => ram_block11a34.PORTBADDR4
address_b[4] => ram_block11a35.PORTBADDR4
address_b[4] => ram_block11a36.PORTBADDR4
address_b[4] => ram_block11a37.PORTBADDR4
address_b[4] => ram_block11a38.PORTBADDR4
address_b[4] => ram_block11a39.PORTBADDR4
address_b[4] => ram_block11a40.PORTBADDR4
address_b[4] => ram_block11a41.PORTBADDR4
address_b[4] => ram_block11a42.PORTBADDR4
address_b[4] => ram_block11a43.PORTBADDR4
address_b[5] => ram_block11a0.PORTBADDR5
address_b[5] => ram_block11a1.PORTBADDR5
address_b[5] => ram_block11a2.PORTBADDR5
address_b[5] => ram_block11a3.PORTBADDR5
address_b[5] => ram_block11a4.PORTBADDR5
address_b[5] => ram_block11a5.PORTBADDR5
address_b[5] => ram_block11a6.PORTBADDR5
address_b[5] => ram_block11a7.PORTBADDR5
address_b[5] => ram_block11a8.PORTBADDR5
address_b[5] => ram_block11a9.PORTBADDR5
address_b[5] => ram_block11a10.PORTBADDR5
address_b[5] => ram_block11a11.PORTBADDR5
address_b[5] => ram_block11a12.PORTBADDR5
address_b[5] => ram_block11a13.PORTBADDR5
address_b[5] => ram_block11a14.PORTBADDR5
address_b[5] => ram_block11a15.PORTBADDR5
address_b[5] => ram_block11a16.PORTBADDR5
address_b[5] => ram_block11a17.PORTBADDR5
address_b[5] => ram_block11a18.PORTBADDR5
address_b[5] => ram_block11a19.PORTBADDR5
address_b[5] => ram_block11a20.PORTBADDR5
address_b[5] => ram_block11a21.PORTBADDR5
address_b[5] => ram_block11a22.PORTBADDR5
address_b[5] => ram_block11a23.PORTBADDR5
address_b[5] => ram_block11a24.PORTBADDR5
address_b[5] => ram_block11a25.PORTBADDR5
address_b[5] => ram_block11a26.PORTBADDR5
address_b[5] => ram_block11a27.PORTBADDR5
address_b[5] => ram_block11a28.PORTBADDR5
address_b[5] => ram_block11a29.PORTBADDR5
address_b[5] => ram_block11a30.PORTBADDR5
address_b[5] => ram_block11a31.PORTBADDR5
address_b[5] => ram_block11a32.PORTBADDR5
address_b[5] => ram_block11a33.PORTBADDR5
address_b[5] => ram_block11a34.PORTBADDR5
address_b[5] => ram_block11a35.PORTBADDR5
address_b[5] => ram_block11a36.PORTBADDR5
address_b[5] => ram_block11a37.PORTBADDR5
address_b[5] => ram_block11a38.PORTBADDR5
address_b[5] => ram_block11a39.PORTBADDR5
address_b[5] => ram_block11a40.PORTBADDR5
address_b[5] => ram_block11a41.PORTBADDR5
address_b[5] => ram_block11a42.PORTBADDR5
address_b[5] => ram_block11a43.PORTBADDR5
address_b[6] => ram_block11a0.PORTBADDR6
address_b[6] => ram_block11a1.PORTBADDR6
address_b[6] => ram_block11a2.PORTBADDR6
address_b[6] => ram_block11a3.PORTBADDR6
address_b[6] => ram_block11a4.PORTBADDR6
address_b[6] => ram_block11a5.PORTBADDR6
address_b[6] => ram_block11a6.PORTBADDR6
address_b[6] => ram_block11a7.PORTBADDR6
address_b[6] => ram_block11a8.PORTBADDR6
address_b[6] => ram_block11a9.PORTBADDR6
address_b[6] => ram_block11a10.PORTBADDR6
address_b[6] => ram_block11a11.PORTBADDR6
address_b[6] => ram_block11a12.PORTBADDR6
address_b[6] => ram_block11a13.PORTBADDR6
address_b[6] => ram_block11a14.PORTBADDR6
address_b[6] => ram_block11a15.PORTBADDR6
address_b[6] => ram_block11a16.PORTBADDR6
address_b[6] => ram_block11a17.PORTBADDR6
address_b[6] => ram_block11a18.PORTBADDR6
address_b[6] => ram_block11a19.PORTBADDR6
address_b[6] => ram_block11a20.PORTBADDR6
address_b[6] => ram_block11a21.PORTBADDR6
address_b[6] => ram_block11a22.PORTBADDR6
address_b[6] => ram_block11a23.PORTBADDR6
address_b[6] => ram_block11a24.PORTBADDR6
address_b[6] => ram_block11a25.PORTBADDR6
address_b[6] => ram_block11a26.PORTBADDR6
address_b[6] => ram_block11a27.PORTBADDR6
address_b[6] => ram_block11a28.PORTBADDR6
address_b[6] => ram_block11a29.PORTBADDR6
address_b[6] => ram_block11a30.PORTBADDR6
address_b[6] => ram_block11a31.PORTBADDR6
address_b[6] => ram_block11a32.PORTBADDR6
address_b[6] => ram_block11a33.PORTBADDR6
address_b[6] => ram_block11a34.PORTBADDR6
address_b[6] => ram_block11a35.PORTBADDR6
address_b[6] => ram_block11a36.PORTBADDR6
address_b[6] => ram_block11a37.PORTBADDR6
address_b[6] => ram_block11a38.PORTBADDR6
address_b[6] => ram_block11a39.PORTBADDR6
address_b[6] => ram_block11a40.PORTBADDR6
address_b[6] => ram_block11a41.PORTBADDR6
address_b[6] => ram_block11a42.PORTBADDR6
address_b[6] => ram_block11a43.PORTBADDR6
address_b[7] => ram_block11a0.PORTBADDR7
address_b[7] => ram_block11a1.PORTBADDR7
address_b[7] => ram_block11a2.PORTBADDR7
address_b[7] => ram_block11a3.PORTBADDR7
address_b[7] => ram_block11a4.PORTBADDR7
address_b[7] => ram_block11a5.PORTBADDR7
address_b[7] => ram_block11a6.PORTBADDR7
address_b[7] => ram_block11a7.PORTBADDR7
address_b[7] => ram_block11a8.PORTBADDR7
address_b[7] => ram_block11a9.PORTBADDR7
address_b[7] => ram_block11a10.PORTBADDR7
address_b[7] => ram_block11a11.PORTBADDR7
address_b[7] => ram_block11a12.PORTBADDR7
address_b[7] => ram_block11a13.PORTBADDR7
address_b[7] => ram_block11a14.PORTBADDR7
address_b[7] => ram_block11a15.PORTBADDR7
address_b[7] => ram_block11a16.PORTBADDR7
address_b[7] => ram_block11a17.PORTBADDR7
address_b[7] => ram_block11a18.PORTBADDR7
address_b[7] => ram_block11a19.PORTBADDR7
address_b[7] => ram_block11a20.PORTBADDR7
address_b[7] => ram_block11a21.PORTBADDR7
address_b[7] => ram_block11a22.PORTBADDR7
address_b[7] => ram_block11a23.PORTBADDR7
address_b[7] => ram_block11a24.PORTBADDR7
address_b[7] => ram_block11a25.PORTBADDR7
address_b[7] => ram_block11a26.PORTBADDR7
address_b[7] => ram_block11a27.PORTBADDR7
address_b[7] => ram_block11a28.PORTBADDR7
address_b[7] => ram_block11a29.PORTBADDR7
address_b[7] => ram_block11a30.PORTBADDR7
address_b[7] => ram_block11a31.PORTBADDR7
address_b[7] => ram_block11a32.PORTBADDR7
address_b[7] => ram_block11a33.PORTBADDR7
address_b[7] => ram_block11a34.PORTBADDR7
address_b[7] => ram_block11a35.PORTBADDR7
address_b[7] => ram_block11a36.PORTBADDR7
address_b[7] => ram_block11a37.PORTBADDR7
address_b[7] => ram_block11a38.PORTBADDR7
address_b[7] => ram_block11a39.PORTBADDR7
address_b[7] => ram_block11a40.PORTBADDR7
address_b[7] => ram_block11a41.PORTBADDR7
address_b[7] => ram_block11a42.PORTBADDR7
address_b[7] => ram_block11a43.PORTBADDR7
address_b[8] => ram_block11a0.PORTBADDR8
address_b[8] => ram_block11a1.PORTBADDR8
address_b[8] => ram_block11a2.PORTBADDR8
address_b[8] => ram_block11a3.PORTBADDR8
address_b[8] => ram_block11a4.PORTBADDR8
address_b[8] => ram_block11a5.PORTBADDR8
address_b[8] => ram_block11a6.PORTBADDR8
address_b[8] => ram_block11a7.PORTBADDR8
address_b[8] => ram_block11a8.PORTBADDR8
address_b[8] => ram_block11a9.PORTBADDR8
address_b[8] => ram_block11a10.PORTBADDR8
address_b[8] => ram_block11a11.PORTBADDR8
address_b[8] => ram_block11a12.PORTBADDR8
address_b[8] => ram_block11a13.PORTBADDR8
address_b[8] => ram_block11a14.PORTBADDR8
address_b[8] => ram_block11a15.PORTBADDR8
address_b[8] => ram_block11a16.PORTBADDR8
address_b[8] => ram_block11a17.PORTBADDR8
address_b[8] => ram_block11a18.PORTBADDR8
address_b[8] => ram_block11a19.PORTBADDR8
address_b[8] => ram_block11a20.PORTBADDR8
address_b[8] => ram_block11a21.PORTBADDR8
address_b[8] => ram_block11a22.PORTBADDR8
address_b[8] => ram_block11a23.PORTBADDR8
address_b[8] => ram_block11a24.PORTBADDR8
address_b[8] => ram_block11a25.PORTBADDR8
address_b[8] => ram_block11a26.PORTBADDR8
address_b[8] => ram_block11a27.PORTBADDR8
address_b[8] => ram_block11a28.PORTBADDR8
address_b[8] => ram_block11a29.PORTBADDR8
address_b[8] => ram_block11a30.PORTBADDR8
address_b[8] => ram_block11a31.PORTBADDR8
address_b[8] => ram_block11a32.PORTBADDR8
address_b[8] => ram_block11a33.PORTBADDR8
address_b[8] => ram_block11a34.PORTBADDR8
address_b[8] => ram_block11a35.PORTBADDR8
address_b[8] => ram_block11a36.PORTBADDR8
address_b[8] => ram_block11a37.PORTBADDR8
address_b[8] => ram_block11a38.PORTBADDR8
address_b[8] => ram_block11a39.PORTBADDR8
address_b[8] => ram_block11a40.PORTBADDR8
address_b[8] => ram_block11a41.PORTBADDR8
address_b[8] => ram_block11a42.PORTBADDR8
address_b[8] => ram_block11a43.PORTBADDR8
address_b[9] => ram_block11a0.PORTBADDR9
address_b[9] => ram_block11a1.PORTBADDR9
address_b[9] => ram_block11a2.PORTBADDR9
address_b[9] => ram_block11a3.PORTBADDR9
address_b[9] => ram_block11a4.PORTBADDR9
address_b[9] => ram_block11a5.PORTBADDR9
address_b[9] => ram_block11a6.PORTBADDR9
address_b[9] => ram_block11a7.PORTBADDR9
address_b[9] => ram_block11a8.PORTBADDR9
address_b[9] => ram_block11a9.PORTBADDR9
address_b[9] => ram_block11a10.PORTBADDR9
address_b[9] => ram_block11a11.PORTBADDR9
address_b[9] => ram_block11a12.PORTBADDR9
address_b[9] => ram_block11a13.PORTBADDR9
address_b[9] => ram_block11a14.PORTBADDR9
address_b[9] => ram_block11a15.PORTBADDR9
address_b[9] => ram_block11a16.PORTBADDR9
address_b[9] => ram_block11a17.PORTBADDR9
address_b[9] => ram_block11a18.PORTBADDR9
address_b[9] => ram_block11a19.PORTBADDR9
address_b[9] => ram_block11a20.PORTBADDR9
address_b[9] => ram_block11a21.PORTBADDR9
address_b[9] => ram_block11a22.PORTBADDR9
address_b[9] => ram_block11a23.PORTBADDR9
address_b[9] => ram_block11a24.PORTBADDR9
address_b[9] => ram_block11a25.PORTBADDR9
address_b[9] => ram_block11a26.PORTBADDR9
address_b[9] => ram_block11a27.PORTBADDR9
address_b[9] => ram_block11a28.PORTBADDR9
address_b[9] => ram_block11a29.PORTBADDR9
address_b[9] => ram_block11a30.PORTBADDR9
address_b[9] => ram_block11a31.PORTBADDR9
address_b[9] => ram_block11a32.PORTBADDR9
address_b[9] => ram_block11a33.PORTBADDR9
address_b[9] => ram_block11a34.PORTBADDR9
address_b[9] => ram_block11a35.PORTBADDR9
address_b[9] => ram_block11a36.PORTBADDR9
address_b[9] => ram_block11a37.PORTBADDR9
address_b[9] => ram_block11a38.PORTBADDR9
address_b[9] => ram_block11a39.PORTBADDR9
address_b[9] => ram_block11a40.PORTBADDR9
address_b[9] => ram_block11a41.PORTBADDR9
address_b[9] => ram_block11a42.PORTBADDR9
address_b[9] => ram_block11a43.PORTBADDR9
addressstall_b => ram_block11a0.PORTBADDRSTALL
addressstall_b => ram_block11a1.PORTBADDRSTALL
addressstall_b => ram_block11a2.PORTBADDRSTALL
addressstall_b => ram_block11a3.PORTBADDRSTALL
addressstall_b => ram_block11a4.PORTBADDRSTALL
addressstall_b => ram_block11a5.PORTBADDRSTALL
addressstall_b => ram_block11a6.PORTBADDRSTALL
addressstall_b => ram_block11a7.PORTBADDRSTALL
addressstall_b => ram_block11a8.PORTBADDRSTALL
addressstall_b => ram_block11a9.PORTBADDRSTALL
addressstall_b => ram_block11a10.PORTBADDRSTALL
addressstall_b => ram_block11a11.PORTBADDRSTALL
addressstall_b => ram_block11a12.PORTBADDRSTALL
addressstall_b => ram_block11a13.PORTBADDRSTALL
addressstall_b => ram_block11a14.PORTBADDRSTALL
addressstall_b => ram_block11a15.PORTBADDRSTALL
addressstall_b => ram_block11a16.PORTBADDRSTALL
addressstall_b => ram_block11a17.PORTBADDRSTALL
addressstall_b => ram_block11a18.PORTBADDRSTALL
addressstall_b => ram_block11a19.PORTBADDRSTALL
addressstall_b => ram_block11a20.PORTBADDRSTALL
addressstall_b => ram_block11a21.PORTBADDRSTALL
addressstall_b => ram_block11a22.PORTBADDRSTALL
addressstall_b => ram_block11a23.PORTBADDRSTALL
addressstall_b => ram_block11a24.PORTBADDRSTALL
addressstall_b => ram_block11a25.PORTBADDRSTALL
addressstall_b => ram_block11a26.PORTBADDRSTALL
addressstall_b => ram_block11a27.PORTBADDRSTALL
addressstall_b => ram_block11a28.PORTBADDRSTALL
addressstall_b => ram_block11a29.PORTBADDRSTALL
addressstall_b => ram_block11a30.PORTBADDRSTALL
addressstall_b => ram_block11a31.PORTBADDRSTALL
addressstall_b => ram_block11a32.PORTBADDRSTALL
addressstall_b => ram_block11a33.PORTBADDRSTALL
addressstall_b => ram_block11a34.PORTBADDRSTALL
addressstall_b => ram_block11a35.PORTBADDRSTALL
addressstall_b => ram_block11a36.PORTBADDRSTALL
addressstall_b => ram_block11a37.PORTBADDRSTALL
addressstall_b => ram_block11a38.PORTBADDRSTALL
addressstall_b => ram_block11a39.PORTBADDRSTALL
addressstall_b => ram_block11a40.PORTBADDRSTALL
addressstall_b => ram_block11a41.PORTBADDRSTALL
addressstall_b => ram_block11a42.PORTBADDRSTALL
addressstall_b => ram_block11a43.PORTBADDRSTALL
clock0 => ram_block11a0.CLK0
clock0 => ram_block11a1.CLK0
clock0 => ram_block11a2.CLK0
clock0 => ram_block11a3.CLK0
clock0 => ram_block11a4.CLK0
clock0 => ram_block11a5.CLK0
clock0 => ram_block11a6.CLK0
clock0 => ram_block11a7.CLK0
clock0 => ram_block11a8.CLK0
clock0 => ram_block11a9.CLK0
clock0 => ram_block11a10.CLK0
clock0 => ram_block11a11.CLK0
clock0 => ram_block11a12.CLK0
clock0 => ram_block11a13.CLK0
clock0 => ram_block11a14.CLK0
clock0 => ram_block11a15.CLK0
clock0 => ram_block11a16.CLK0
clock0 => ram_block11a17.CLK0
clock0 => ram_block11a18.CLK0
clock0 => ram_block11a19.CLK0
clock0 => ram_block11a20.CLK0
clock0 => ram_block11a21.CLK0
clock0 => ram_block11a22.CLK0
clock0 => ram_block11a23.CLK0
clock0 => ram_block11a24.CLK0
clock0 => ram_block11a25.CLK0
clock0 => ram_block11a26.CLK0
clock0 => ram_block11a27.CLK0
clock0 => ram_block11a28.CLK0
clock0 => ram_block11a29.CLK0
clock0 => ram_block11a30.CLK0
clock0 => ram_block11a31.CLK0
clock0 => ram_block11a32.CLK0
clock0 => ram_block11a33.CLK0
clock0 => ram_block11a34.CLK0
clock0 => ram_block11a35.CLK0
clock0 => ram_block11a36.CLK0
clock0 => ram_block11a37.CLK0
clock0 => ram_block11a38.CLK0
clock0 => ram_block11a39.CLK0
clock0 => ram_block11a40.CLK0
clock0 => ram_block11a41.CLK0
clock0 => ram_block11a42.CLK0
clock0 => ram_block11a43.CLK0
clock1 => ram_block11a0.CLK1
clock1 => ram_block11a1.CLK1
clock1 => ram_block11a2.CLK1
clock1 => ram_block11a3.CLK1
clock1 => ram_block11a4.CLK1
clock1 => ram_block11a5.CLK1
clock1 => ram_block11a6.CLK1
clock1 => ram_block11a7.CLK1
clock1 => ram_block11a8.CLK1
clock1 => ram_block11a9.CLK1
clock1 => ram_block11a10.CLK1
clock1 => ram_block11a11.CLK1
clock1 => ram_block11a12.CLK1
clock1 => ram_block11a13.CLK1
clock1 => ram_block11a14.CLK1
clock1 => ram_block11a15.CLK1
clock1 => ram_block11a16.CLK1
clock1 => ram_block11a17.CLK1
clock1 => ram_block11a18.CLK1
clock1 => ram_block11a19.CLK1
clock1 => ram_block11a20.CLK1
clock1 => ram_block11a21.CLK1
clock1 => ram_block11a22.CLK1
clock1 => ram_block11a23.CLK1
clock1 => ram_block11a24.CLK1
clock1 => ram_block11a25.CLK1
clock1 => ram_block11a26.CLK1
clock1 => ram_block11a27.CLK1
clock1 => ram_block11a28.CLK1
clock1 => ram_block11a29.CLK1
clock1 => ram_block11a30.CLK1
clock1 => ram_block11a31.CLK1
clock1 => ram_block11a32.CLK1
clock1 => ram_block11a33.CLK1
clock1 => ram_block11a34.CLK1
clock1 => ram_block11a35.CLK1
clock1 => ram_block11a36.CLK1
clock1 => ram_block11a37.CLK1
clock1 => ram_block11a38.CLK1
clock1 => ram_block11a39.CLK1
clock1 => ram_block11a40.CLK1
clock1 => ram_block11a41.CLK1
clock1 => ram_block11a42.CLK1
clock1 => ram_block11a43.CLK1
clocken1 => ram_block11a0.ENA1
clocken1 => ram_block11a1.ENA1
clocken1 => ram_block11a2.ENA1
clocken1 => ram_block11a3.ENA1
clocken1 => ram_block11a4.ENA1
clocken1 => ram_block11a5.ENA1
clocken1 => ram_block11a6.ENA1
clocken1 => ram_block11a7.ENA1
clocken1 => ram_block11a8.ENA1
clocken1 => ram_block11a9.ENA1
clocken1 => ram_block11a10.ENA1
clocken1 => ram_block11a11.ENA1
clocken1 => ram_block11a12.ENA1
clocken1 => ram_block11a13.ENA1
clocken1 => ram_block11a14.ENA1
clocken1 => ram_block11a15.ENA1
clocken1 => ram_block11a16.ENA1
clocken1 => ram_block11a17.ENA1
clocken1 => ram_block11a18.ENA1
clocken1 => ram_block11a19.ENA1
clocken1 => ram_block11a20.ENA1
clocken1 => ram_block11a21.ENA1
clocken1 => ram_block11a22.ENA1
clocken1 => ram_block11a23.ENA1
clocken1 => ram_block11a24.ENA1
clocken1 => ram_block11a25.ENA1
clocken1 => ram_block11a26.ENA1
clocken1 => ram_block11a27.ENA1
clocken1 => ram_block11a28.ENA1
clocken1 => ram_block11a29.ENA1
clocken1 => ram_block11a30.ENA1
clocken1 => ram_block11a31.ENA1
clocken1 => ram_block11a32.ENA1
clocken1 => ram_block11a33.ENA1
clocken1 => ram_block11a34.ENA1
clocken1 => ram_block11a35.ENA1
clocken1 => ram_block11a36.ENA1
clocken1 => ram_block11a37.ENA1
clocken1 => ram_block11a38.ENA1
clocken1 => ram_block11a39.ENA1
clocken1 => ram_block11a40.ENA1
clocken1 => ram_block11a41.ENA1
clocken1 => ram_block11a42.ENA1
clocken1 => ram_block11a43.ENA1
data_a[0] => ram_block11a0.PORTADATAIN
data_a[1] => ram_block11a1.PORTADATAIN
data_a[2] => ram_block11a2.PORTADATAIN
data_a[3] => ram_block11a3.PORTADATAIN
data_a[4] => ram_block11a4.PORTADATAIN
data_a[5] => ram_block11a5.PORTADATAIN
data_a[6] => ram_block11a6.PORTADATAIN
data_a[7] => ram_block11a7.PORTADATAIN
data_a[8] => ram_block11a8.PORTADATAIN
data_a[9] => ram_block11a9.PORTADATAIN
data_a[10] => ram_block11a10.PORTADATAIN
data_a[11] => ram_block11a11.PORTADATAIN
data_a[12] => ram_block11a12.PORTADATAIN
data_a[13] => ram_block11a13.PORTADATAIN
data_a[14] => ram_block11a14.PORTADATAIN
data_a[15] => ram_block11a15.PORTADATAIN
data_a[16] => ram_block11a16.PORTADATAIN
data_a[17] => ram_block11a17.PORTADATAIN
data_a[18] => ram_block11a18.PORTADATAIN
data_a[19] => ram_block11a19.PORTADATAIN
data_a[20] => ram_block11a20.PORTADATAIN
data_a[21] => ram_block11a21.PORTADATAIN
data_a[22] => ram_block11a22.PORTADATAIN
data_a[23] => ram_block11a23.PORTADATAIN
data_a[24] => ram_block11a24.PORTADATAIN
data_a[25] => ram_block11a25.PORTADATAIN
data_a[26] => ram_block11a26.PORTADATAIN
data_a[27] => ram_block11a27.PORTADATAIN
data_a[28] => ram_block11a28.PORTADATAIN
data_a[29] => ram_block11a29.PORTADATAIN
data_a[30] => ram_block11a30.PORTADATAIN
data_a[31] => ram_block11a31.PORTADATAIN
data_a[32] => ram_block11a32.PORTADATAIN
data_a[33] => ram_block11a33.PORTADATAIN
data_a[34] => ram_block11a34.PORTADATAIN
data_a[35] => ram_block11a35.PORTADATAIN
data_a[36] => ram_block11a36.PORTADATAIN
data_a[37] => ram_block11a37.PORTADATAIN
data_a[38] => ram_block11a38.PORTADATAIN
data_a[39] => ram_block11a39.PORTADATAIN
data_a[40] => ram_block11a40.PORTADATAIN
data_a[41] => ram_block11a41.PORTADATAIN
data_a[42] => ram_block11a42.PORTADATAIN
data_a[43] => ram_block11a43.PORTADATAIN
q_b[0] <= ram_block11a0.PORTBDATAOUT
q_b[1] <= ram_block11a1.PORTBDATAOUT
q_b[2] <= ram_block11a2.PORTBDATAOUT
q_b[3] <= ram_block11a3.PORTBDATAOUT
q_b[4] <= ram_block11a4.PORTBDATAOUT
q_b[5] <= ram_block11a5.PORTBDATAOUT
q_b[6] <= ram_block11a6.PORTBDATAOUT
q_b[7] <= ram_block11a7.PORTBDATAOUT
q_b[8] <= ram_block11a8.PORTBDATAOUT
q_b[9] <= ram_block11a9.PORTBDATAOUT
q_b[10] <= ram_block11a10.PORTBDATAOUT
q_b[11] <= ram_block11a11.PORTBDATAOUT
q_b[12] <= ram_block11a12.PORTBDATAOUT
q_b[13] <= ram_block11a13.PORTBDATAOUT
q_b[14] <= ram_block11a14.PORTBDATAOUT
q_b[15] <= ram_block11a15.PORTBDATAOUT
q_b[16] <= ram_block11a16.PORTBDATAOUT
q_b[17] <= ram_block11a17.PORTBDATAOUT
q_b[18] <= ram_block11a18.PORTBDATAOUT
q_b[19] <= ram_block11a19.PORTBDATAOUT
q_b[20] <= ram_block11a20.PORTBDATAOUT
q_b[21] <= ram_block11a21.PORTBDATAOUT
q_b[22] <= ram_block11a22.PORTBDATAOUT
q_b[23] <= ram_block11a23.PORTBDATAOUT
q_b[24] <= ram_block11a24.PORTBDATAOUT
q_b[25] <= ram_block11a25.PORTBDATAOUT
q_b[26] <= ram_block11a26.PORTBDATAOUT
q_b[27] <= ram_block11a27.PORTBDATAOUT
q_b[28] <= ram_block11a28.PORTBDATAOUT
q_b[29] <= ram_block11a29.PORTBDATAOUT
q_b[30] <= ram_block11a30.PORTBDATAOUT
q_b[31] <= ram_block11a31.PORTBDATAOUT
q_b[32] <= ram_block11a32.PORTBDATAOUT
q_b[33] <= ram_block11a33.PORTBDATAOUT
q_b[34] <= ram_block11a34.PORTBDATAOUT
q_b[35] <= ram_block11a35.PORTBDATAOUT
q_b[36] <= ram_block11a36.PORTBDATAOUT
q_b[37] <= ram_block11a37.PORTBDATAOUT
q_b[38] <= ram_block11a38.PORTBDATAOUT
q_b[39] <= ram_block11a39.PORTBDATAOUT
q_b[40] <= ram_block11a40.PORTBDATAOUT
q_b[41] <= ram_block11a41.PORTBDATAOUT
q_b[42] <= ram_block11a42.PORTBDATAOUT
q_b[43] <= ram_block11a43.PORTBDATAOUT
wren_a => ram_block11a0.PORTAWE
wren_a => ram_block11a0.ENA0
wren_a => ram_block11a1.PORTAWE
wren_a => ram_block11a1.ENA0
wren_a => ram_block11a2.PORTAWE
wren_a => ram_block11a2.ENA0
wren_a => ram_block11a3.PORTAWE
wren_a => ram_block11a3.ENA0
wren_a => ram_block11a4.PORTAWE
wren_a => ram_block11a4.ENA0
wren_a => ram_block11a5.PORTAWE
wren_a => ram_block11a5.ENA0
wren_a => ram_block11a6.PORTAWE
wren_a => ram_block11a6.ENA0
wren_a => ram_block11a7.PORTAWE
wren_a => ram_block11a7.ENA0
wren_a => ram_block11a8.PORTAWE
wren_a => ram_block11a8.ENA0
wren_a => ram_block11a9.PORTAWE
wren_a => ram_block11a9.ENA0
wren_a => ram_block11a10.PORTAWE
wren_a => ram_block11a10.ENA0
wren_a => ram_block11a11.PORTAWE
wren_a => ram_block11a11.ENA0
wren_a => ram_block11a12.PORTAWE
wren_a => ram_block11a12.ENA0
wren_a => ram_block11a13.PORTAWE
wren_a => ram_block11a13.ENA0
wren_a => ram_block11a14.PORTAWE
wren_a => ram_block11a14.ENA0
wren_a => ram_block11a15.PORTAWE
wren_a => ram_block11a15.ENA0
wren_a => ram_block11a16.PORTAWE
wren_a => ram_block11a16.ENA0
wren_a => ram_block11a17.PORTAWE
wren_a => ram_block11a17.ENA0
wren_a => ram_block11a18.PORTAWE
wren_a => ram_block11a18.ENA0
wren_a => ram_block11a19.PORTAWE
wren_a => ram_block11a19.ENA0
wren_a => ram_block11a20.PORTAWE
wren_a => ram_block11a20.ENA0
wren_a => ram_block11a21.PORTAWE
wren_a => ram_block11a21.ENA0
wren_a => ram_block11a22.PORTAWE
wren_a => ram_block11a22.ENA0
wren_a => ram_block11a23.PORTAWE
wren_a => ram_block11a23.ENA0
wren_a => ram_block11a24.PORTAWE
wren_a => ram_block11a24.ENA0
wren_a => ram_block11a25.PORTAWE
wren_a => ram_block11a25.ENA0
wren_a => ram_block11a26.PORTAWE
wren_a => ram_block11a26.ENA0
wren_a => ram_block11a27.PORTAWE
wren_a => ram_block11a27.ENA0
wren_a => ram_block11a28.PORTAWE
wren_a => ram_block11a28.ENA0
wren_a => ram_block11a29.PORTAWE
wren_a => ram_block11a29.ENA0
wren_a => ram_block11a30.PORTAWE
wren_a => ram_block11a30.ENA0
wren_a => ram_block11a31.PORTAWE
wren_a => ram_block11a31.ENA0
wren_a => ram_block11a32.PORTAWE
wren_a => ram_block11a32.ENA0
wren_a => ram_block11a33.PORTAWE
wren_a => ram_block11a33.ENA0
wren_a => ram_block11a34.PORTAWE
wren_a => ram_block11a34.ENA0
wren_a => ram_block11a35.PORTAWE
wren_a => ram_block11a35.ENA0
wren_a => ram_block11a36.PORTAWE
wren_a => ram_block11a36.ENA0
wren_a => ram_block11a37.PORTAWE
wren_a => ram_block11a37.ENA0
wren_a => ram_block11a38.PORTAWE
wren_a => ram_block11a38.ENA0
wren_a => ram_block11a39.PORTAWE
wren_a => ram_block11a39.ENA0
wren_a => ram_block11a40.PORTAWE
wren_a => ram_block11a40.ENA0
wren_a => ram_block11a41.PORTAWE
wren_a => ram_block11a41.ENA0
wren_a => ram_block11a42.PORTAWE
wren_a => ram_block11a42.ENA0
wren_a => ram_block11a43.PORTAWE
wren_a => ram_block11a43.ENA0


|ProCam|FIFO_sync:fifo_sync|dcfifo:dcfifo_component|dcfifo_8ul1:auto_generated|dffpipe_pe9:rs_brp
clock => dffe12a[10].CLK
clock => dffe12a[9].CLK
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[10].ACLR
clrn => dffe12a[9].ACLR
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
d[9] => dffe12a[9].IN0
d[10] => dffe12a[10].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe12a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe12a[10].DB_MAX_OUTPUT_PORT_TYPE


|ProCam|FIFO_sync:fifo_sync|dcfifo:dcfifo_component|dcfifo_8ul1:auto_generated|dffpipe_pe9:rs_bwp
clock => dffe12a[10].CLK
clock => dffe12a[9].CLK
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[10].ACLR
clrn => dffe12a[9].ACLR
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
d[9] => dffe12a[9].IN0
d[10] => dffe12a[10].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe12a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe12a[10].DB_MAX_OUTPUT_PORT_TYPE


|ProCam|FIFO_sync:fifo_sync|dcfifo:dcfifo_component|dcfifo_8ul1:auto_generated|alt_synch_pipe_rld:rs_dgwp
clock => dffpipe_qe9:dffpipe13.clock
clrn => dffpipe_qe9:dffpipe13.clrn
d[0] => dffpipe_qe9:dffpipe13.d[0]
d[1] => dffpipe_qe9:dffpipe13.d[1]
d[2] => dffpipe_qe9:dffpipe13.d[2]
d[3] => dffpipe_qe9:dffpipe13.d[3]
d[4] => dffpipe_qe9:dffpipe13.d[4]
d[5] => dffpipe_qe9:dffpipe13.d[5]
d[6] => dffpipe_qe9:dffpipe13.d[6]
d[7] => dffpipe_qe9:dffpipe13.d[7]
d[8] => dffpipe_qe9:dffpipe13.d[8]
d[9] => dffpipe_qe9:dffpipe13.d[9]
d[10] => dffpipe_qe9:dffpipe13.d[10]
q[0] <= dffpipe_qe9:dffpipe13.q[0]
q[1] <= dffpipe_qe9:dffpipe13.q[1]
q[2] <= dffpipe_qe9:dffpipe13.q[2]
q[3] <= dffpipe_qe9:dffpipe13.q[3]
q[4] <= dffpipe_qe9:dffpipe13.q[4]
q[5] <= dffpipe_qe9:dffpipe13.q[5]
q[6] <= dffpipe_qe9:dffpipe13.q[6]
q[7] <= dffpipe_qe9:dffpipe13.q[7]
q[8] <= dffpipe_qe9:dffpipe13.q[8]
q[9] <= dffpipe_qe9:dffpipe13.q[9]
q[10] <= dffpipe_qe9:dffpipe13.q[10]


|ProCam|FIFO_sync:fifo_sync|dcfifo:dcfifo_component|dcfifo_8ul1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13
clock => dffe14a[10].CLK
clock => dffe14a[9].CLK
clock => dffe14a[8].CLK
clock => dffe14a[7].CLK
clock => dffe14a[6].CLK
clock => dffe14a[5].CLK
clock => dffe14a[4].CLK
clock => dffe14a[3].CLK
clock => dffe14a[2].CLK
clock => dffe14a[1].CLK
clock => dffe14a[0].CLK
clock => dffe15a[10].CLK
clock => dffe15a[9].CLK
clock => dffe15a[8].CLK
clock => dffe15a[7].CLK
clock => dffe15a[6].CLK
clock => dffe15a[5].CLK
clock => dffe15a[4].CLK
clock => dffe15a[3].CLK
clock => dffe15a[2].CLK
clock => dffe15a[1].CLK
clock => dffe15a[0].CLK
clrn => dffe14a[10].ACLR
clrn => dffe14a[9].ACLR
clrn => dffe14a[8].ACLR
clrn => dffe14a[7].ACLR
clrn => dffe14a[6].ACLR
clrn => dffe14a[5].ACLR
clrn => dffe14a[4].ACLR
clrn => dffe14a[3].ACLR
clrn => dffe14a[2].ACLR
clrn => dffe14a[1].ACLR
clrn => dffe14a[0].ACLR
clrn => dffe15a[10].ACLR
clrn => dffe15a[9].ACLR
clrn => dffe15a[8].ACLR
clrn => dffe15a[7].ACLR
clrn => dffe15a[6].ACLR
clrn => dffe15a[5].ACLR
clrn => dffe15a[4].ACLR
clrn => dffe15a[3].ACLR
clrn => dffe15a[2].ACLR
clrn => dffe15a[1].ACLR
clrn => dffe15a[0].ACLR
d[0] => dffe14a[0].IN0
d[1] => dffe14a[1].IN0
d[2] => dffe14a[2].IN0
d[3] => dffe14a[3].IN0
d[4] => dffe14a[4].IN0
d[5] => dffe14a[5].IN0
d[6] => dffe14a[6].IN0
d[7] => dffe14a[7].IN0
d[8] => dffe14a[8].IN0
d[9] => dffe14a[9].IN0
d[10] => dffe14a[10].IN0
q[0] <= dffe15a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe15a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe15a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe15a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe15a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe15a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe15a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe15a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe15a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe15a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe15a[10].DB_MAX_OUTPUT_PORT_TYPE


|ProCam|FIFO_sync:fifo_sync|dcfifo:dcfifo_component|dcfifo_8ul1:auto_generated|dffpipe_pe9:ws_brp
clock => dffe12a[10].CLK
clock => dffe12a[9].CLK
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[10].ACLR
clrn => dffe12a[9].ACLR
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
d[9] => dffe12a[9].IN0
d[10] => dffe12a[10].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe12a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe12a[10].DB_MAX_OUTPUT_PORT_TYPE


|ProCam|FIFO_sync:fifo_sync|dcfifo:dcfifo_component|dcfifo_8ul1:auto_generated|dffpipe_pe9:ws_bwp
clock => dffe12a[10].CLK
clock => dffe12a[9].CLK
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[10].ACLR
clrn => dffe12a[9].ACLR
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
d[9] => dffe12a[9].IN0
d[10] => dffe12a[10].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe12a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe12a[10].DB_MAX_OUTPUT_PORT_TYPE


|ProCam|FIFO_sync:fifo_sync|dcfifo:dcfifo_component|dcfifo_8ul1:auto_generated|alt_synch_pipe_sld:ws_dgrp
clock => dffpipe_re9:dffpipe16.clock
clrn => dffpipe_re9:dffpipe16.clrn
d[0] => dffpipe_re9:dffpipe16.d[0]
d[1] => dffpipe_re9:dffpipe16.d[1]
d[2] => dffpipe_re9:dffpipe16.d[2]
d[3] => dffpipe_re9:dffpipe16.d[3]
d[4] => dffpipe_re9:dffpipe16.d[4]
d[5] => dffpipe_re9:dffpipe16.d[5]
d[6] => dffpipe_re9:dffpipe16.d[6]
d[7] => dffpipe_re9:dffpipe16.d[7]
d[8] => dffpipe_re9:dffpipe16.d[8]
d[9] => dffpipe_re9:dffpipe16.d[9]
d[10] => dffpipe_re9:dffpipe16.d[10]
q[0] <= dffpipe_re9:dffpipe16.q[0]
q[1] <= dffpipe_re9:dffpipe16.q[1]
q[2] <= dffpipe_re9:dffpipe16.q[2]
q[3] <= dffpipe_re9:dffpipe16.q[3]
q[4] <= dffpipe_re9:dffpipe16.q[4]
q[5] <= dffpipe_re9:dffpipe16.q[5]
q[6] <= dffpipe_re9:dffpipe16.q[6]
q[7] <= dffpipe_re9:dffpipe16.q[7]
q[8] <= dffpipe_re9:dffpipe16.q[8]
q[9] <= dffpipe_re9:dffpipe16.q[9]
q[10] <= dffpipe_re9:dffpipe16.q[10]


|ProCam|FIFO_sync:fifo_sync|dcfifo:dcfifo_component|dcfifo_8ul1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16
clock => dffe17a[10].CLK
clock => dffe17a[9].CLK
clock => dffe17a[8].CLK
clock => dffe17a[7].CLK
clock => dffe17a[6].CLK
clock => dffe17a[5].CLK
clock => dffe17a[4].CLK
clock => dffe17a[3].CLK
clock => dffe17a[2].CLK
clock => dffe17a[1].CLK
clock => dffe17a[0].CLK
clock => dffe18a[10].CLK
clock => dffe18a[9].CLK
clock => dffe18a[8].CLK
clock => dffe18a[7].CLK
clock => dffe18a[6].CLK
clock => dffe18a[5].CLK
clock => dffe18a[4].CLK
clock => dffe18a[3].CLK
clock => dffe18a[2].CLK
clock => dffe18a[1].CLK
clock => dffe18a[0].CLK
clrn => dffe17a[10].ACLR
clrn => dffe17a[9].ACLR
clrn => dffe17a[8].ACLR
clrn => dffe17a[7].ACLR
clrn => dffe17a[6].ACLR
clrn => dffe17a[5].ACLR
clrn => dffe17a[4].ACLR
clrn => dffe17a[3].ACLR
clrn => dffe17a[2].ACLR
clrn => dffe17a[1].ACLR
clrn => dffe17a[0].ACLR
clrn => dffe18a[10].ACLR
clrn => dffe18a[9].ACLR
clrn => dffe18a[8].ACLR
clrn => dffe18a[7].ACLR
clrn => dffe18a[6].ACLR
clrn => dffe18a[5].ACLR
clrn => dffe18a[4].ACLR
clrn => dffe18a[3].ACLR
clrn => dffe18a[2].ACLR
clrn => dffe18a[1].ACLR
clrn => dffe18a[0].ACLR
d[0] => dffe17a[0].IN0
d[1] => dffe17a[1].IN0
d[2] => dffe17a[2].IN0
d[3] => dffe17a[3].IN0
d[4] => dffe17a[4].IN0
d[5] => dffe17a[5].IN0
d[6] => dffe17a[6].IN0
d[7] => dffe17a[7].IN0
d[8] => dffe17a[8].IN0
d[9] => dffe17a[9].IN0
d[10] => dffe17a[10].IN0
q[0] <= dffe18a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe18a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe18a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe18a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe18a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe18a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe18a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe18a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe18a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe18a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe18a[10].DB_MAX_OUTPUT_PORT_TYPE


|ProCam|FIFO_sync:fifo_sync|dcfifo:dcfifo_component|dcfifo_8ul1:auto_generated|cmpr_o76:rdempty_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
dataa[10] => data_wire[7].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1
datab[10] => data_wire[7].IN1


|ProCam|FIFO_sync:fifo_sync|dcfifo:dcfifo_component|dcfifo_8ul1:auto_generated|cmpr_o76:wrfull_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
dataa[10] => data_wire[7].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1
datab[10] => data_wire[7].IN1


|ProCam|CLKSRC:clksrc
inclk0 => sub_wire3[0].IN1
c0 <= altpll:altpll_component.clk


|ProCam|CLKSRC:clksrc|altpll:altpll_component
inclk[0] => CLKSRC_altpll:auto_generated.inclk[0]
inclk[1] => CLKSRC_altpll:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => ~NO_FANOUT~
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= <GND>
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|ProCam|CLKSRC:clksrc|altpll:altpll_component|CLKSRC_altpll:auto_generated
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1


|ProCam|SRAM_Controller:sram_controller
iHGRequest => nextWriteToSRAM.OUTPUTSELECT
iHGRequest => nextFIFO_ReadRequest.OUTPUTSELECT
iHGRequest => oReady~reg0.DATAIN
iHGX[0] => nextSRAM_ADDR[0].DATAA
iHGX[1] => nextSRAM_ADDR[1].DATAA
iHGX[2] => nextSRAM_ADDR[2].DATAA
iHGX[3] => nextSRAM_ADDR[3].DATAA
iHGX[4] => nextSRAM_ADDR[4].DATAA
iHGX[5] => nextSRAM_ADDR[5].DATAA
iHGX[6] => nextSRAM_ADDR[6].DATAA
iHGX[7] => Add3.IN24
iHGX[8] => Add3.IN23
iHGX[9] => Add3.IN22
iHGY[0] => Add2.IN20
iHGY[0] => Add3.IN26
iHGY[1] => Add2.IN19
iHGY[1] => Add3.IN25
iHGY[2] => Add2.IN17
iHGY[2] => Add2.IN18
iHGY[3] => Add2.IN15
iHGY[3] => Add2.IN16
iHGY[4] => Add2.IN13
iHGY[4] => Add2.IN14
iHGY[5] => Add2.IN11
iHGY[5] => Add2.IN12
iHGY[6] => Add2.IN9
iHGY[6] => Add2.IN10
iHGY[7] => Add2.IN7
iHGY[7] => Add2.IN8
iHGY[8] => Add2.IN5
iHGY[8] => Add2.IN6
iHGY[9] => Add2.IN3
iHGY[9] => Add2.IN4
oHGRed[0] <= oHGRed[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oHGRed[1] <= oHGRed[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oHGRed[2] <= oHGRed[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oHGRed[3] <= oHGRed[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oHGRed[4] <= oHGRed[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oHGGreen[0] <= oHGGreen[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oHGGreen[1] <= oHGGreen[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oHGGreen[2] <= oHGGreen[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oHGGreen[3] <= oHGGreen[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oHGGreen[4] <= oHGGreen[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oHGGreen[5] <= oHGGreen[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oHGBlue[0] <= oHGBlue[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oHGBlue[1] <= oHGBlue[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oHGBlue[2] <= oHGBlue[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oHGBlue[3] <= oHGBlue[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oHGBlue[4] <= oHGBlue[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oReady <= oReady~reg0.DB_MAX_OUTPUT_PORT_TYPE
iFIFO_ReadEmpty => ~NO_FANOUT~
iFIFO_ReadUsedw[0] => Equal0.IN9
iFIFO_ReadUsedw[1] => Equal0.IN8
iFIFO_ReadUsedw[2] => Equal0.IN7
iFIFO_ReadUsedw[3] => Equal0.IN6
iFIFO_ReadUsedw[4] => Equal0.IN5
iFIFO_ReadUsedw[5] => Equal0.IN4
iFIFO_ReadUsedw[6] => Equal0.IN3
iFIFO_ReadUsedw[7] => Equal0.IN2
iFIFO_ReadUsedw[8] => Equal0.IN1
iFIFO_ReadUsedw[9] => Equal0.IN0
iFIFO_Q[0] => ioSRAM_DQ[0].DATAIN
iFIFO_Q[1] => ioSRAM_DQ[1].DATAIN
iFIFO_Q[2] => ioSRAM_DQ[2].DATAIN
iFIFO_Q[3] => ioSRAM_DQ[3].DATAIN
iFIFO_Q[4] => ioSRAM_DQ[4].DATAIN
iFIFO_Q[5] => ioSRAM_DQ[5].DATAIN
iFIFO_Q[6] => ioSRAM_DQ[6].DATAIN
iFIFO_Q[7] => ioSRAM_DQ[7].DATAIN
iFIFO_Q[8] => ioSRAM_DQ[8].DATAIN
iFIFO_Q[9] => ioSRAM_DQ[9].DATAIN
iFIFO_Q[10] => ioSRAM_DQ[10].DATAIN
iFIFO_Q[11] => ioSRAM_DQ[11].DATAIN
iFIFO_Q[12] => ioSRAM_DQ[12].DATAIN
iFIFO_Q[13] => ioSRAM_DQ[13].DATAIN
iFIFO_Q[14] => ioSRAM_DQ[14].DATAIN
iFIFO_Q[15] => ioSRAM_DQ[15].DATAIN
iFIFO_Q[16] => Add0.IN20
iFIFO_Q[16] => Add1.IN26
iFIFO_Q[17] => Add0.IN19
iFIFO_Q[17] => Add1.IN25
iFIFO_Q[18] => Add0.IN17
iFIFO_Q[18] => Add0.IN18
iFIFO_Q[19] => Add0.IN15
iFIFO_Q[19] => Add0.IN16
iFIFO_Q[20] => Add0.IN13
iFIFO_Q[20] => Add0.IN14
iFIFO_Q[21] => Add0.IN11
iFIFO_Q[21] => Add0.IN12
iFIFO_Q[22] => Add0.IN9
iFIFO_Q[22] => Add0.IN10
iFIFO_Q[23] => Add0.IN7
iFIFO_Q[23] => Add0.IN8
iFIFO_Q[24] => Add0.IN5
iFIFO_Q[24] => Add0.IN6
iFIFO_Q[25] => Add0.IN3
iFIFO_Q[25] => Add0.IN4
iFIFO_Q[26] => nextSRAM_ADDR[0].DATAB
iFIFO_Q[26] => oDEBUG[0].DATAIN
iFIFO_Q[27] => nextSRAM_ADDR[1].DATAB
iFIFO_Q[27] => oDEBUG[1].DATAIN
iFIFO_Q[28] => nextSRAM_ADDR[2].DATAB
iFIFO_Q[28] => oDEBUG[2].DATAIN
iFIFO_Q[29] => nextSRAM_ADDR[3].DATAB
iFIFO_Q[29] => oDEBUG[3].DATAIN
iFIFO_Q[30] => nextSRAM_ADDR[4].DATAB
iFIFO_Q[30] => oDEBUG[4].DATAIN
iFIFO_Q[31] => nextSRAM_ADDR[5].DATAB
iFIFO_Q[31] => oDEBUG[5].DATAIN
iFIFO_Q[32] => nextSRAM_ADDR[6].DATAB
iFIFO_Q[32] => oDEBUG[6].DATAIN
iFIFO_Q[33] => Add1.IN24
iFIFO_Q[33] => oDEBUG[7].DATAIN
iFIFO_Q[34] => Add1.IN23
iFIFO_Q[34] => oDEBUG[8].DATAIN
iFIFO_Q[35] => Add1.IN22
iFIFO_Q[35] => oDEBUG[9].DATAIN
oFIFO_ReadRequest <= oFIFO_ReadRequest~reg0.DB_MAX_OUTPUT_PORT_TYPE
oFIFO_ReadCLK <= iCLK.DB_MAX_OUTPUT_PORT_TYPE
iDVI_DVAL => always5.IN1
oSRAM_WE <= oSRAM_WE~reg0.DB_MAX_OUTPUT_PORT_TYPE
oSRAM_ADDR[0] <= oSRAM_ADDR[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oSRAM_ADDR[1] <= oSRAM_ADDR[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oSRAM_ADDR[2] <= oSRAM_ADDR[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oSRAM_ADDR[3] <= oSRAM_ADDR[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oSRAM_ADDR[4] <= oSRAM_ADDR[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oSRAM_ADDR[5] <= oSRAM_ADDR[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oSRAM_ADDR[6] <= oSRAM_ADDR[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oSRAM_ADDR[7] <= oSRAM_ADDR[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oSRAM_ADDR[8] <= oSRAM_ADDR[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oSRAM_ADDR[9] <= oSRAM_ADDR[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oSRAM_ADDR[10] <= oSRAM_ADDR[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oSRAM_ADDR[11] <= oSRAM_ADDR[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oSRAM_ADDR[12] <= oSRAM_ADDR[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oSRAM_ADDR[13] <= oSRAM_ADDR[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oSRAM_ADDR[14] <= oSRAM_ADDR[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oSRAM_ADDR[15] <= oSRAM_ADDR[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oSRAM_ADDR[16] <= oSRAM_ADDR[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oSRAM_ADDR[17] <= oSRAM_ADDR[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oSRAM_ADDR[18] <= oSRAM_ADDR[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oSRAM_ADDR[19] <= oSRAM_ADDR[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioSRAM_DQ[0] <> ioSRAM_DQ[0]
ioSRAM_DQ[1] <> ioSRAM_DQ[1]
ioSRAM_DQ[2] <> ioSRAM_DQ[2]
ioSRAM_DQ[3] <> ioSRAM_DQ[3]
ioSRAM_DQ[4] <> ioSRAM_DQ[4]
ioSRAM_DQ[5] <> ioSRAM_DQ[5]
ioSRAM_DQ[6] <> ioSRAM_DQ[6]
ioSRAM_DQ[7] <> ioSRAM_DQ[7]
ioSRAM_DQ[8] <> ioSRAM_DQ[8]
ioSRAM_DQ[9] <> ioSRAM_DQ[9]
ioSRAM_DQ[10] <> ioSRAM_DQ[10]
ioSRAM_DQ[11] <> ioSRAM_DQ[11]
ioSRAM_DQ[12] <> ioSRAM_DQ[12]
ioSRAM_DQ[13] <> ioSRAM_DQ[13]
ioSRAM_DQ[14] <> ioSRAM_DQ[14]
ioSRAM_DQ[15] <> ioSRAM_DQ[15]
iCLK => writeToSRAM.CLK
iCLK => oFIFO_ReadRequest~reg0.CLK
iCLK => oHGBlue[0]~reg0.CLK
iCLK => oHGBlue[1]~reg0.CLK
iCLK => oHGBlue[2]~reg0.CLK
iCLK => oHGBlue[3]~reg0.CLK
iCLK => oHGBlue[4]~reg0.CLK
iCLK => oHGGreen[0]~reg0.CLK
iCLK => oHGGreen[1]~reg0.CLK
iCLK => oHGGreen[2]~reg0.CLK
iCLK => oHGGreen[3]~reg0.CLK
iCLK => oHGGreen[4]~reg0.CLK
iCLK => oHGGreen[5]~reg0.CLK
iCLK => oHGRed[0]~reg0.CLK
iCLK => oHGRed[1]~reg0.CLK
iCLK => oHGRed[2]~reg0.CLK
iCLK => oHGRed[3]~reg0.CLK
iCLK => oHGRed[4]~reg0.CLK
iCLK => oReady~reg0.CLK
iCLK => oSRAM_WE~reg0.CLK
iCLK => oSRAM_ADDR[0]~reg0.CLK
iCLK => oSRAM_ADDR[1]~reg0.CLK
iCLK => oSRAM_ADDR[2]~reg0.CLK
iCLK => oSRAM_ADDR[3]~reg0.CLK
iCLK => oSRAM_ADDR[4]~reg0.CLK
iCLK => oSRAM_ADDR[5]~reg0.CLK
iCLK => oSRAM_ADDR[6]~reg0.CLK
iCLK => oSRAM_ADDR[7]~reg0.CLK
iCLK => oSRAM_ADDR[8]~reg0.CLK
iCLK => oSRAM_ADDR[9]~reg0.CLK
iCLK => oSRAM_ADDR[10]~reg0.CLK
iCLK => oSRAM_ADDR[11]~reg0.CLK
iCLK => oSRAM_ADDR[12]~reg0.CLK
iCLK => oSRAM_ADDR[13]~reg0.CLK
iCLK => oSRAM_ADDR[14]~reg0.CLK
iCLK => oSRAM_ADDR[15]~reg0.CLK
iCLK => oSRAM_ADDR[16]~reg0.CLK
iCLK => oSRAM_ADDR[17]~reg0.CLK
iCLK => oSRAM_ADDR[18]~reg0.CLK
iCLK => oSRAM_ADDR[19]~reg0.CLK
iCLK => oFIFO_ReadCLK.DATAIN
iHGCLK => ~NO_FANOUT~
iRST => writeToSRAM.ACLR
iRST => oFIFO_ReadRequest~reg0.ACLR
iRST => oHGBlue[0]~reg0.ACLR
iRST => oHGBlue[1]~reg0.ACLR
iRST => oHGBlue[2]~reg0.ACLR
iRST => oHGBlue[3]~reg0.ACLR
iRST => oHGBlue[4]~reg0.ACLR
iRST => oHGGreen[0]~reg0.ACLR
iRST => oHGGreen[1]~reg0.ACLR
iRST => oHGGreen[2]~reg0.ACLR
iRST => oHGGreen[3]~reg0.ACLR
iRST => oHGGreen[4]~reg0.ACLR
iRST => oHGGreen[5]~reg0.ACLR
iRST => oHGRed[0]~reg0.ACLR
iRST => oHGRed[1]~reg0.ACLR
iRST => oHGRed[2]~reg0.ACLR
iRST => oHGRed[3]~reg0.ACLR
iRST => oHGRed[4]~reg0.ACLR
iRST => oReady~reg0.ACLR
iRST => oSRAM_WE~reg0.ACLR
iRST => oSRAM_ADDR[0]~reg0.ACLR
iRST => oSRAM_ADDR[1]~reg0.ACLR
iRST => oSRAM_ADDR[2]~reg0.ACLR
iRST => oSRAM_ADDR[3]~reg0.ACLR
iRST => oSRAM_ADDR[4]~reg0.ACLR
iRST => oSRAM_ADDR[5]~reg0.ACLR
iRST => oSRAM_ADDR[6]~reg0.ACLR
iRST => oSRAM_ADDR[7]~reg0.ACLR
iRST => oSRAM_ADDR[8]~reg0.ACLR
iRST => oSRAM_ADDR[9]~reg0.ACLR
iRST => oSRAM_ADDR[10]~reg0.ACLR
iRST => oSRAM_ADDR[11]~reg0.ACLR
iRST => oSRAM_ADDR[12]~reg0.ACLR
iRST => oSRAM_ADDR[13]~reg0.ACLR
iRST => oSRAM_ADDR[14]~reg0.ACLR
iRST => oSRAM_ADDR[15]~reg0.ACLR
iRST => oSRAM_ADDR[16]~reg0.ACLR
iRST => oSRAM_ADDR[17]~reg0.ACLR
iRST => oSRAM_ADDR[18]~reg0.ACLR
iRST => oSRAM_ADDR[19]~reg0.ACLR
oRespondToHG <= <GND>
oDEBUG[0] <= iFIFO_Q[26].DB_MAX_OUTPUT_PORT_TYPE
oDEBUG[1] <= iFIFO_Q[27].DB_MAX_OUTPUT_PORT_TYPE
oDEBUG[2] <= iFIFO_Q[28].DB_MAX_OUTPUT_PORT_TYPE
oDEBUG[3] <= iFIFO_Q[29].DB_MAX_OUTPUT_PORT_TYPE
oDEBUG[4] <= iFIFO_Q[30].DB_MAX_OUTPUT_PORT_TYPE
oDEBUG[5] <= iFIFO_Q[31].DB_MAX_OUTPUT_PORT_TYPE
oDEBUG[6] <= iFIFO_Q[32].DB_MAX_OUTPUT_PORT_TYPE
oDEBUG[7] <= iFIFO_Q[33].DB_MAX_OUTPUT_PORT_TYPE
oDEBUG[8] <= iFIFO_Q[34].DB_MAX_OUTPUT_PORT_TYPE
oDEBUG[9] <= iFIFO_Q[35].DB_MAX_OUTPUT_PORT_TYPE


|ProCam|FIFO_sram:fifo_sram
aclr => aclr.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
data[32] => data[32].IN1
data[33] => data[33].IN1
data[34] => data[34].IN1
data[35] => data[35].IN1
rdclk => rdclk.IN1
rdreq => rdreq.IN1
wrclk => wrclk.IN1
wrreq => wrreq.IN1
q[0] <= dcfifo:dcfifo_component.q
q[1] <= dcfifo:dcfifo_component.q
q[2] <= dcfifo:dcfifo_component.q
q[3] <= dcfifo:dcfifo_component.q
q[4] <= dcfifo:dcfifo_component.q
q[5] <= dcfifo:dcfifo_component.q
q[6] <= dcfifo:dcfifo_component.q
q[7] <= dcfifo:dcfifo_component.q
q[8] <= dcfifo:dcfifo_component.q
q[9] <= dcfifo:dcfifo_component.q
q[10] <= dcfifo:dcfifo_component.q
q[11] <= dcfifo:dcfifo_component.q
q[12] <= dcfifo:dcfifo_component.q
q[13] <= dcfifo:dcfifo_component.q
q[14] <= dcfifo:dcfifo_component.q
q[15] <= dcfifo:dcfifo_component.q
q[16] <= dcfifo:dcfifo_component.q
q[17] <= dcfifo:dcfifo_component.q
q[18] <= dcfifo:dcfifo_component.q
q[19] <= dcfifo:dcfifo_component.q
q[20] <= dcfifo:dcfifo_component.q
q[21] <= dcfifo:dcfifo_component.q
q[22] <= dcfifo:dcfifo_component.q
q[23] <= dcfifo:dcfifo_component.q
q[24] <= dcfifo:dcfifo_component.q
q[25] <= dcfifo:dcfifo_component.q
q[26] <= dcfifo:dcfifo_component.q
q[27] <= dcfifo:dcfifo_component.q
q[28] <= dcfifo:dcfifo_component.q
q[29] <= dcfifo:dcfifo_component.q
q[30] <= dcfifo:dcfifo_component.q
q[31] <= dcfifo:dcfifo_component.q
q[32] <= dcfifo:dcfifo_component.q
q[33] <= dcfifo:dcfifo_component.q
q[34] <= dcfifo:dcfifo_component.q
q[35] <= dcfifo:dcfifo_component.q
rdempty <= dcfifo:dcfifo_component.rdempty
rdusedw[0] <= dcfifo:dcfifo_component.rdusedw
rdusedw[1] <= dcfifo:dcfifo_component.rdusedw
rdusedw[2] <= dcfifo:dcfifo_component.rdusedw
rdusedw[3] <= dcfifo:dcfifo_component.rdusedw
rdusedw[4] <= dcfifo:dcfifo_component.rdusedw
rdusedw[5] <= dcfifo:dcfifo_component.rdusedw
rdusedw[6] <= dcfifo:dcfifo_component.rdusedw
rdusedw[7] <= dcfifo:dcfifo_component.rdusedw
rdusedw[8] <= dcfifo:dcfifo_component.rdusedw
rdusedw[9] <= dcfifo:dcfifo_component.rdusedw
wrfull <= dcfifo:dcfifo_component.wrfull
wrusedw[0] <= dcfifo:dcfifo_component.wrusedw
wrusedw[1] <= dcfifo:dcfifo_component.wrusedw
wrusedw[2] <= dcfifo:dcfifo_component.wrusedw
wrusedw[3] <= dcfifo:dcfifo_component.wrusedw
wrusedw[4] <= dcfifo:dcfifo_component.wrusedw
wrusedw[5] <= dcfifo:dcfifo_component.wrusedw
wrusedw[6] <= dcfifo:dcfifo_component.wrusedw
wrusedw[7] <= dcfifo:dcfifo_component.wrusedw
wrusedw[8] <= dcfifo:dcfifo_component.wrusedw
wrusedw[9] <= dcfifo:dcfifo_component.wrusedw


|ProCam|FIFO_sram:fifo_sram|dcfifo:dcfifo_component
data[0] => dcfifo_aul1:auto_generated.data[0]
data[1] => dcfifo_aul1:auto_generated.data[1]
data[2] => dcfifo_aul1:auto_generated.data[2]
data[3] => dcfifo_aul1:auto_generated.data[3]
data[4] => dcfifo_aul1:auto_generated.data[4]
data[5] => dcfifo_aul1:auto_generated.data[5]
data[6] => dcfifo_aul1:auto_generated.data[6]
data[7] => dcfifo_aul1:auto_generated.data[7]
data[8] => dcfifo_aul1:auto_generated.data[8]
data[9] => dcfifo_aul1:auto_generated.data[9]
data[10] => dcfifo_aul1:auto_generated.data[10]
data[11] => dcfifo_aul1:auto_generated.data[11]
data[12] => dcfifo_aul1:auto_generated.data[12]
data[13] => dcfifo_aul1:auto_generated.data[13]
data[14] => dcfifo_aul1:auto_generated.data[14]
data[15] => dcfifo_aul1:auto_generated.data[15]
data[16] => dcfifo_aul1:auto_generated.data[16]
data[17] => dcfifo_aul1:auto_generated.data[17]
data[18] => dcfifo_aul1:auto_generated.data[18]
data[19] => dcfifo_aul1:auto_generated.data[19]
data[20] => dcfifo_aul1:auto_generated.data[20]
data[21] => dcfifo_aul1:auto_generated.data[21]
data[22] => dcfifo_aul1:auto_generated.data[22]
data[23] => dcfifo_aul1:auto_generated.data[23]
data[24] => dcfifo_aul1:auto_generated.data[24]
data[25] => dcfifo_aul1:auto_generated.data[25]
data[26] => dcfifo_aul1:auto_generated.data[26]
data[27] => dcfifo_aul1:auto_generated.data[27]
data[28] => dcfifo_aul1:auto_generated.data[28]
data[29] => dcfifo_aul1:auto_generated.data[29]
data[30] => dcfifo_aul1:auto_generated.data[30]
data[31] => dcfifo_aul1:auto_generated.data[31]
data[32] => dcfifo_aul1:auto_generated.data[32]
data[33] => dcfifo_aul1:auto_generated.data[33]
data[34] => dcfifo_aul1:auto_generated.data[34]
data[35] => dcfifo_aul1:auto_generated.data[35]
q[0] <= dcfifo_aul1:auto_generated.q[0]
q[1] <= dcfifo_aul1:auto_generated.q[1]
q[2] <= dcfifo_aul1:auto_generated.q[2]
q[3] <= dcfifo_aul1:auto_generated.q[3]
q[4] <= dcfifo_aul1:auto_generated.q[4]
q[5] <= dcfifo_aul1:auto_generated.q[5]
q[6] <= dcfifo_aul1:auto_generated.q[6]
q[7] <= dcfifo_aul1:auto_generated.q[7]
q[8] <= dcfifo_aul1:auto_generated.q[8]
q[9] <= dcfifo_aul1:auto_generated.q[9]
q[10] <= dcfifo_aul1:auto_generated.q[10]
q[11] <= dcfifo_aul1:auto_generated.q[11]
q[12] <= dcfifo_aul1:auto_generated.q[12]
q[13] <= dcfifo_aul1:auto_generated.q[13]
q[14] <= dcfifo_aul1:auto_generated.q[14]
q[15] <= dcfifo_aul1:auto_generated.q[15]
q[16] <= dcfifo_aul1:auto_generated.q[16]
q[17] <= dcfifo_aul1:auto_generated.q[17]
q[18] <= dcfifo_aul1:auto_generated.q[18]
q[19] <= dcfifo_aul1:auto_generated.q[19]
q[20] <= dcfifo_aul1:auto_generated.q[20]
q[21] <= dcfifo_aul1:auto_generated.q[21]
q[22] <= dcfifo_aul1:auto_generated.q[22]
q[23] <= dcfifo_aul1:auto_generated.q[23]
q[24] <= dcfifo_aul1:auto_generated.q[24]
q[25] <= dcfifo_aul1:auto_generated.q[25]
q[26] <= dcfifo_aul1:auto_generated.q[26]
q[27] <= dcfifo_aul1:auto_generated.q[27]
q[28] <= dcfifo_aul1:auto_generated.q[28]
q[29] <= dcfifo_aul1:auto_generated.q[29]
q[30] <= dcfifo_aul1:auto_generated.q[30]
q[31] <= dcfifo_aul1:auto_generated.q[31]
q[32] <= dcfifo_aul1:auto_generated.q[32]
q[33] <= dcfifo_aul1:auto_generated.q[33]
q[34] <= dcfifo_aul1:auto_generated.q[34]
q[35] <= dcfifo_aul1:auto_generated.q[35]
rdclk => dcfifo_aul1:auto_generated.rdclk
rdreq => dcfifo_aul1:auto_generated.rdreq
wrclk => dcfifo_aul1:auto_generated.wrclk
wrreq => dcfifo_aul1:auto_generated.wrreq
aclr => dcfifo_aul1:auto_generated.aclr
rdempty <= dcfifo_aul1:auto_generated.rdempty
rdfull <= <UNC>
wrempty <= <GND>
wrfull <= dcfifo_aul1:auto_generated.wrfull
rdusedw[0] <= dcfifo_aul1:auto_generated.rdusedw[0]
rdusedw[1] <= dcfifo_aul1:auto_generated.rdusedw[1]
rdusedw[2] <= dcfifo_aul1:auto_generated.rdusedw[2]
rdusedw[3] <= dcfifo_aul1:auto_generated.rdusedw[3]
rdusedw[4] <= dcfifo_aul1:auto_generated.rdusedw[4]
rdusedw[5] <= dcfifo_aul1:auto_generated.rdusedw[5]
rdusedw[6] <= dcfifo_aul1:auto_generated.rdusedw[6]
rdusedw[7] <= dcfifo_aul1:auto_generated.rdusedw[7]
rdusedw[8] <= dcfifo_aul1:auto_generated.rdusedw[8]
rdusedw[9] <= dcfifo_aul1:auto_generated.rdusedw[9]
wrusedw[0] <= dcfifo_aul1:auto_generated.wrusedw[0]
wrusedw[1] <= dcfifo_aul1:auto_generated.wrusedw[1]
wrusedw[2] <= dcfifo_aul1:auto_generated.wrusedw[2]
wrusedw[3] <= dcfifo_aul1:auto_generated.wrusedw[3]
wrusedw[4] <= dcfifo_aul1:auto_generated.wrusedw[4]
wrusedw[5] <= dcfifo_aul1:auto_generated.wrusedw[5]
wrusedw[6] <= dcfifo_aul1:auto_generated.wrusedw[6]
wrusedw[7] <= dcfifo_aul1:auto_generated.wrusedw[7]
wrusedw[8] <= dcfifo_aul1:auto_generated.wrusedw[8]
wrusedw[9] <= dcfifo_aul1:auto_generated.wrusedw[9]


|ProCam|FIFO_sram:fifo_sram|dcfifo:dcfifo_component|dcfifo_aul1:auto_generated
aclr => a_graycounter_677:rdptr_g1p.aclr
aclr => a_graycounter_2lc:wrptr_g1p.aclr
aclr => altsyncram_im31:fifo_ram.aclr1
aclr => delayed_wrptr_g[10].IN0
aclr => rdptr_g[10].IN0
aclr => wrptr_g[10].IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
data[0] => altsyncram_im31:fifo_ram.data_a[0]
data[1] => altsyncram_im31:fifo_ram.data_a[1]
data[2] => altsyncram_im31:fifo_ram.data_a[2]
data[3] => altsyncram_im31:fifo_ram.data_a[3]
data[4] => altsyncram_im31:fifo_ram.data_a[4]
data[5] => altsyncram_im31:fifo_ram.data_a[5]
data[6] => altsyncram_im31:fifo_ram.data_a[6]
data[7] => altsyncram_im31:fifo_ram.data_a[7]
data[8] => altsyncram_im31:fifo_ram.data_a[8]
data[9] => altsyncram_im31:fifo_ram.data_a[9]
data[10] => altsyncram_im31:fifo_ram.data_a[10]
data[11] => altsyncram_im31:fifo_ram.data_a[11]
data[12] => altsyncram_im31:fifo_ram.data_a[12]
data[13] => altsyncram_im31:fifo_ram.data_a[13]
data[14] => altsyncram_im31:fifo_ram.data_a[14]
data[15] => altsyncram_im31:fifo_ram.data_a[15]
data[16] => altsyncram_im31:fifo_ram.data_a[16]
data[17] => altsyncram_im31:fifo_ram.data_a[17]
data[18] => altsyncram_im31:fifo_ram.data_a[18]
data[19] => altsyncram_im31:fifo_ram.data_a[19]
data[20] => altsyncram_im31:fifo_ram.data_a[20]
data[21] => altsyncram_im31:fifo_ram.data_a[21]
data[22] => altsyncram_im31:fifo_ram.data_a[22]
data[23] => altsyncram_im31:fifo_ram.data_a[23]
data[24] => altsyncram_im31:fifo_ram.data_a[24]
data[25] => altsyncram_im31:fifo_ram.data_a[25]
data[26] => altsyncram_im31:fifo_ram.data_a[26]
data[27] => altsyncram_im31:fifo_ram.data_a[27]
data[28] => altsyncram_im31:fifo_ram.data_a[28]
data[29] => altsyncram_im31:fifo_ram.data_a[29]
data[30] => altsyncram_im31:fifo_ram.data_a[30]
data[31] => altsyncram_im31:fifo_ram.data_a[31]
data[32] => altsyncram_im31:fifo_ram.data_a[32]
data[33] => altsyncram_im31:fifo_ram.data_a[33]
data[34] => altsyncram_im31:fifo_ram.data_a[34]
data[35] => altsyncram_im31:fifo_ram.data_a[35]
q[0] <= altsyncram_im31:fifo_ram.q_b[0]
q[1] <= altsyncram_im31:fifo_ram.q_b[1]
q[2] <= altsyncram_im31:fifo_ram.q_b[2]
q[3] <= altsyncram_im31:fifo_ram.q_b[3]
q[4] <= altsyncram_im31:fifo_ram.q_b[4]
q[5] <= altsyncram_im31:fifo_ram.q_b[5]
q[6] <= altsyncram_im31:fifo_ram.q_b[6]
q[7] <= altsyncram_im31:fifo_ram.q_b[7]
q[8] <= altsyncram_im31:fifo_ram.q_b[8]
q[9] <= altsyncram_im31:fifo_ram.q_b[9]
q[10] <= altsyncram_im31:fifo_ram.q_b[10]
q[11] <= altsyncram_im31:fifo_ram.q_b[11]
q[12] <= altsyncram_im31:fifo_ram.q_b[12]
q[13] <= altsyncram_im31:fifo_ram.q_b[13]
q[14] <= altsyncram_im31:fifo_ram.q_b[14]
q[15] <= altsyncram_im31:fifo_ram.q_b[15]
q[16] <= altsyncram_im31:fifo_ram.q_b[16]
q[17] <= altsyncram_im31:fifo_ram.q_b[17]
q[18] <= altsyncram_im31:fifo_ram.q_b[18]
q[19] <= altsyncram_im31:fifo_ram.q_b[19]
q[20] <= altsyncram_im31:fifo_ram.q_b[20]
q[21] <= altsyncram_im31:fifo_ram.q_b[21]
q[22] <= altsyncram_im31:fifo_ram.q_b[22]
q[23] <= altsyncram_im31:fifo_ram.q_b[23]
q[24] <= altsyncram_im31:fifo_ram.q_b[24]
q[25] <= altsyncram_im31:fifo_ram.q_b[25]
q[26] <= altsyncram_im31:fifo_ram.q_b[26]
q[27] <= altsyncram_im31:fifo_ram.q_b[27]
q[28] <= altsyncram_im31:fifo_ram.q_b[28]
q[29] <= altsyncram_im31:fifo_ram.q_b[29]
q[30] <= altsyncram_im31:fifo_ram.q_b[30]
q[31] <= altsyncram_im31:fifo_ram.q_b[31]
q[32] <= altsyncram_im31:fifo_ram.q_b[32]
q[33] <= altsyncram_im31:fifo_ram.q_b[33]
q[34] <= altsyncram_im31:fifo_ram.q_b[34]
q[35] <= altsyncram_im31:fifo_ram.q_b[35]
rdclk => a_graycounter_677:rdptr_g1p.clock
rdclk => altsyncram_im31:fifo_ram.clock1
rdclk => dffpipe_pe9:rs_brp.clock
rdclk => dffpipe_pe9:rs_bwp.clock
rdclk => alt_synch_pipe_tld:rs_dgwp.clock
rdclk => rdptr_g[10].CLK
rdclk => rdptr_g[9].CLK
rdclk => rdptr_g[8].CLK
rdclk => rdptr_g[7].CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdempty <= int_rdempty.DB_MAX_OUTPUT_PORT_TYPE
rdreq => valid_rdreq.IN0
rdusedw[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrclk => a_graycounter_2lc:wrptr_g1p.clock
wrclk => altsyncram_im31:fifo_ram.clock0
wrclk => dffpipe_pe9:ws_brp.clock
wrclk => dffpipe_pe9:ws_bwp.clock
wrclk => alt_synch_pipe_uld:ws_dgrp.clock
wrclk => delayed_wrptr_g[10].CLK
wrclk => delayed_wrptr_g[9].CLK
wrclk => delayed_wrptr_g[8].CLK
wrclk => delayed_wrptr_g[7].CLK
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrclk => wrptr_g[10].CLK
wrclk => wrptr_g[9].CLK
wrclk => wrptr_g[8].CLK
wrclk => wrptr_g[7].CLK
wrclk => wrptr_g[6].CLK
wrclk => wrptr_g[5].CLK
wrclk => wrptr_g[4].CLK
wrclk => wrptr_g[3].CLK
wrclk => wrptr_g[2].CLK
wrclk => wrptr_g[1].CLK
wrclk => wrptr_g[0].CLK
wrfull <= int_wrfull.DB_MAX_OUTPUT_PORT_TYPE
wrreq => valid_wrreq.IN0
wrusedw[0] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[1] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[2] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[3] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[4] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[5] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[6] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[7] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[8] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[9] <= op_2.DB_MAX_OUTPUT_PORT_TYPE


|ProCam|FIFO_sram:fifo_sram|dcfifo:dcfifo_component|dcfifo_aul1:auto_generated|a_gray2bin_7ib:rdptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= xor9.DB_MAX_OUTPUT_PORT_TYPE
bin[10] <= gray[10].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN0
gray[9] => xor9.IN1
gray[10] => bin[10].DATAIN
gray[10] => xor9.IN0


|ProCam|FIFO_sram:fifo_sram|dcfifo:dcfifo_component|dcfifo_aul1:auto_generated|a_gray2bin_7ib:rs_dgwp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= xor9.DB_MAX_OUTPUT_PORT_TYPE
bin[10] <= gray[10].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN0
gray[9] => xor9.IN1
gray[10] => bin[10].DATAIN
gray[10] => xor9.IN0


|ProCam|FIFO_sram:fifo_sram|dcfifo:dcfifo_component|dcfifo_aul1:auto_generated|a_gray2bin_7ib:wrptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= xor9.DB_MAX_OUTPUT_PORT_TYPE
bin[10] <= gray[10].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN0
gray[9] => xor9.IN1
gray[10] => bin[10].DATAIN
gray[10] => xor9.IN0


|ProCam|FIFO_sram:fifo_sram|dcfifo:dcfifo_component|dcfifo_aul1:auto_generated|a_gray2bin_7ib:ws_dgrp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= xor9.DB_MAX_OUTPUT_PORT_TYPE
bin[10] <= gray[10].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN0
gray[9] => xor9.IN1
gray[10] => bin[10].DATAIN
gray[10] => xor9.IN0


|ProCam|FIFO_sram:fifo_sram|dcfifo:dcfifo_component|dcfifo_aul1:auto_generated|a_graycounter_677:rdptr_g1p
aclr => counter5a1.IN0
aclr => counter5a0.IN0
aclr => parity6.IN0
aclr => sub_parity7a[2].IN0
aclr => sub_parity7a[1].IN0
aclr => sub_parity7a[0].IN0
clock => counter5a0.CLK
clock => counter5a1.CLK
clock => counter5a2.CLK
clock => counter5a3.CLK
clock => counter5a4.CLK
clock => counter5a5.CLK
clock => counter5a6.CLK
clock => counter5a7.CLK
clock => counter5a8.CLK
clock => counter5a9.CLK
clock => counter5a10.CLK
clock => parity6.CLK
clock => sub_parity7a[2].CLK
clock => sub_parity7a[1].CLK
clock => sub_parity7a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter5a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter5a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter5a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter5a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter5a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter5a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter5a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter5a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter5a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter5a9.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter5a10.DB_MAX_OUTPUT_PORT_TYPE


|ProCam|FIFO_sram:fifo_sram|dcfifo:dcfifo_component|dcfifo_aul1:auto_generated|a_graycounter_2lc:wrptr_g1p
aclr => counter8a1.IN0
aclr => counter8a0.IN0
aclr => parity9.IN0
aclr => sub_parity10a[2].IN0
aclr => sub_parity10a[1].IN0
aclr => sub_parity10a[0].IN0
clock => counter8a0.CLK
clock => counter8a1.CLK
clock => counter8a2.CLK
clock => counter8a3.CLK
clock => counter8a4.CLK
clock => counter8a5.CLK
clock => counter8a6.CLK
clock => counter8a7.CLK
clock => counter8a8.CLK
clock => counter8a9.CLK
clock => counter8a10.CLK
clock => parity9.CLK
clock => sub_parity10a[2].CLK
clock => sub_parity10a[1].CLK
clock => sub_parity10a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter8a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter8a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter8a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter8a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter8a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter8a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter8a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter8a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter8a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter8a9.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter8a10.DB_MAX_OUTPUT_PORT_TYPE


|ProCam|FIFO_sram:fifo_sram|dcfifo:dcfifo_component|dcfifo_aul1:auto_generated|altsyncram_im31:fifo_ram
aclr1 => ram_block5a0.CLR1
aclr1 => ram_block5a1.CLR1
aclr1 => ram_block5a2.CLR1
aclr1 => ram_block5a3.CLR1
aclr1 => ram_block5a4.CLR1
aclr1 => ram_block5a5.CLR1
aclr1 => ram_block5a6.CLR1
aclr1 => ram_block5a7.CLR1
aclr1 => ram_block5a8.CLR1
aclr1 => ram_block5a9.CLR1
aclr1 => ram_block5a10.CLR1
aclr1 => ram_block5a11.CLR1
aclr1 => ram_block5a12.CLR1
aclr1 => ram_block5a13.CLR1
aclr1 => ram_block5a14.CLR1
aclr1 => ram_block5a15.CLR1
aclr1 => ram_block5a16.CLR1
aclr1 => ram_block5a17.CLR1
aclr1 => ram_block5a18.CLR1
aclr1 => ram_block5a19.CLR1
aclr1 => ram_block5a20.CLR1
aclr1 => ram_block5a21.CLR1
aclr1 => ram_block5a22.CLR1
aclr1 => ram_block5a23.CLR1
aclr1 => ram_block5a24.CLR1
aclr1 => ram_block5a25.CLR1
aclr1 => ram_block5a26.CLR1
aclr1 => ram_block5a27.CLR1
aclr1 => ram_block5a28.CLR1
aclr1 => ram_block5a29.CLR1
aclr1 => ram_block5a30.CLR1
aclr1 => ram_block5a31.CLR1
aclr1 => ram_block5a32.CLR1
aclr1 => ram_block5a33.CLR1
aclr1 => ram_block5a34.CLR1
aclr1 => ram_block5a35.CLR1
address_a[0] => ram_block5a0.PORTAADDR
address_a[0] => ram_block5a1.PORTAADDR
address_a[0] => ram_block5a2.PORTAADDR
address_a[0] => ram_block5a3.PORTAADDR
address_a[0] => ram_block5a4.PORTAADDR
address_a[0] => ram_block5a5.PORTAADDR
address_a[0] => ram_block5a6.PORTAADDR
address_a[0] => ram_block5a7.PORTAADDR
address_a[0] => ram_block5a8.PORTAADDR
address_a[0] => ram_block5a9.PORTAADDR
address_a[0] => ram_block5a10.PORTAADDR
address_a[0] => ram_block5a11.PORTAADDR
address_a[0] => ram_block5a12.PORTAADDR
address_a[0] => ram_block5a13.PORTAADDR
address_a[0] => ram_block5a14.PORTAADDR
address_a[0] => ram_block5a15.PORTAADDR
address_a[0] => ram_block5a16.PORTAADDR
address_a[0] => ram_block5a17.PORTAADDR
address_a[0] => ram_block5a18.PORTAADDR
address_a[0] => ram_block5a19.PORTAADDR
address_a[0] => ram_block5a20.PORTAADDR
address_a[0] => ram_block5a21.PORTAADDR
address_a[0] => ram_block5a22.PORTAADDR
address_a[0] => ram_block5a23.PORTAADDR
address_a[0] => ram_block5a24.PORTAADDR
address_a[0] => ram_block5a25.PORTAADDR
address_a[0] => ram_block5a26.PORTAADDR
address_a[0] => ram_block5a27.PORTAADDR
address_a[0] => ram_block5a28.PORTAADDR
address_a[0] => ram_block5a29.PORTAADDR
address_a[0] => ram_block5a30.PORTAADDR
address_a[0] => ram_block5a31.PORTAADDR
address_a[0] => ram_block5a32.PORTAADDR
address_a[0] => ram_block5a33.PORTAADDR
address_a[0] => ram_block5a34.PORTAADDR
address_a[0] => ram_block5a35.PORTAADDR
address_a[1] => ram_block5a0.PORTAADDR1
address_a[1] => ram_block5a1.PORTAADDR1
address_a[1] => ram_block5a2.PORTAADDR1
address_a[1] => ram_block5a3.PORTAADDR1
address_a[1] => ram_block5a4.PORTAADDR1
address_a[1] => ram_block5a5.PORTAADDR1
address_a[1] => ram_block5a6.PORTAADDR1
address_a[1] => ram_block5a7.PORTAADDR1
address_a[1] => ram_block5a8.PORTAADDR1
address_a[1] => ram_block5a9.PORTAADDR1
address_a[1] => ram_block5a10.PORTAADDR1
address_a[1] => ram_block5a11.PORTAADDR1
address_a[1] => ram_block5a12.PORTAADDR1
address_a[1] => ram_block5a13.PORTAADDR1
address_a[1] => ram_block5a14.PORTAADDR1
address_a[1] => ram_block5a15.PORTAADDR1
address_a[1] => ram_block5a16.PORTAADDR1
address_a[1] => ram_block5a17.PORTAADDR1
address_a[1] => ram_block5a18.PORTAADDR1
address_a[1] => ram_block5a19.PORTAADDR1
address_a[1] => ram_block5a20.PORTAADDR1
address_a[1] => ram_block5a21.PORTAADDR1
address_a[1] => ram_block5a22.PORTAADDR1
address_a[1] => ram_block5a23.PORTAADDR1
address_a[1] => ram_block5a24.PORTAADDR1
address_a[1] => ram_block5a25.PORTAADDR1
address_a[1] => ram_block5a26.PORTAADDR1
address_a[1] => ram_block5a27.PORTAADDR1
address_a[1] => ram_block5a28.PORTAADDR1
address_a[1] => ram_block5a29.PORTAADDR1
address_a[1] => ram_block5a30.PORTAADDR1
address_a[1] => ram_block5a31.PORTAADDR1
address_a[1] => ram_block5a32.PORTAADDR1
address_a[1] => ram_block5a33.PORTAADDR1
address_a[1] => ram_block5a34.PORTAADDR1
address_a[1] => ram_block5a35.PORTAADDR1
address_a[2] => ram_block5a0.PORTAADDR2
address_a[2] => ram_block5a1.PORTAADDR2
address_a[2] => ram_block5a2.PORTAADDR2
address_a[2] => ram_block5a3.PORTAADDR2
address_a[2] => ram_block5a4.PORTAADDR2
address_a[2] => ram_block5a5.PORTAADDR2
address_a[2] => ram_block5a6.PORTAADDR2
address_a[2] => ram_block5a7.PORTAADDR2
address_a[2] => ram_block5a8.PORTAADDR2
address_a[2] => ram_block5a9.PORTAADDR2
address_a[2] => ram_block5a10.PORTAADDR2
address_a[2] => ram_block5a11.PORTAADDR2
address_a[2] => ram_block5a12.PORTAADDR2
address_a[2] => ram_block5a13.PORTAADDR2
address_a[2] => ram_block5a14.PORTAADDR2
address_a[2] => ram_block5a15.PORTAADDR2
address_a[2] => ram_block5a16.PORTAADDR2
address_a[2] => ram_block5a17.PORTAADDR2
address_a[2] => ram_block5a18.PORTAADDR2
address_a[2] => ram_block5a19.PORTAADDR2
address_a[2] => ram_block5a20.PORTAADDR2
address_a[2] => ram_block5a21.PORTAADDR2
address_a[2] => ram_block5a22.PORTAADDR2
address_a[2] => ram_block5a23.PORTAADDR2
address_a[2] => ram_block5a24.PORTAADDR2
address_a[2] => ram_block5a25.PORTAADDR2
address_a[2] => ram_block5a26.PORTAADDR2
address_a[2] => ram_block5a27.PORTAADDR2
address_a[2] => ram_block5a28.PORTAADDR2
address_a[2] => ram_block5a29.PORTAADDR2
address_a[2] => ram_block5a30.PORTAADDR2
address_a[2] => ram_block5a31.PORTAADDR2
address_a[2] => ram_block5a32.PORTAADDR2
address_a[2] => ram_block5a33.PORTAADDR2
address_a[2] => ram_block5a34.PORTAADDR2
address_a[2] => ram_block5a35.PORTAADDR2
address_a[3] => ram_block5a0.PORTAADDR3
address_a[3] => ram_block5a1.PORTAADDR3
address_a[3] => ram_block5a2.PORTAADDR3
address_a[3] => ram_block5a3.PORTAADDR3
address_a[3] => ram_block5a4.PORTAADDR3
address_a[3] => ram_block5a5.PORTAADDR3
address_a[3] => ram_block5a6.PORTAADDR3
address_a[3] => ram_block5a7.PORTAADDR3
address_a[3] => ram_block5a8.PORTAADDR3
address_a[3] => ram_block5a9.PORTAADDR3
address_a[3] => ram_block5a10.PORTAADDR3
address_a[3] => ram_block5a11.PORTAADDR3
address_a[3] => ram_block5a12.PORTAADDR3
address_a[3] => ram_block5a13.PORTAADDR3
address_a[3] => ram_block5a14.PORTAADDR3
address_a[3] => ram_block5a15.PORTAADDR3
address_a[3] => ram_block5a16.PORTAADDR3
address_a[3] => ram_block5a17.PORTAADDR3
address_a[3] => ram_block5a18.PORTAADDR3
address_a[3] => ram_block5a19.PORTAADDR3
address_a[3] => ram_block5a20.PORTAADDR3
address_a[3] => ram_block5a21.PORTAADDR3
address_a[3] => ram_block5a22.PORTAADDR3
address_a[3] => ram_block5a23.PORTAADDR3
address_a[3] => ram_block5a24.PORTAADDR3
address_a[3] => ram_block5a25.PORTAADDR3
address_a[3] => ram_block5a26.PORTAADDR3
address_a[3] => ram_block5a27.PORTAADDR3
address_a[3] => ram_block5a28.PORTAADDR3
address_a[3] => ram_block5a29.PORTAADDR3
address_a[3] => ram_block5a30.PORTAADDR3
address_a[3] => ram_block5a31.PORTAADDR3
address_a[3] => ram_block5a32.PORTAADDR3
address_a[3] => ram_block5a33.PORTAADDR3
address_a[3] => ram_block5a34.PORTAADDR3
address_a[3] => ram_block5a35.PORTAADDR3
address_a[4] => ram_block5a0.PORTAADDR4
address_a[4] => ram_block5a1.PORTAADDR4
address_a[4] => ram_block5a2.PORTAADDR4
address_a[4] => ram_block5a3.PORTAADDR4
address_a[4] => ram_block5a4.PORTAADDR4
address_a[4] => ram_block5a5.PORTAADDR4
address_a[4] => ram_block5a6.PORTAADDR4
address_a[4] => ram_block5a7.PORTAADDR4
address_a[4] => ram_block5a8.PORTAADDR4
address_a[4] => ram_block5a9.PORTAADDR4
address_a[4] => ram_block5a10.PORTAADDR4
address_a[4] => ram_block5a11.PORTAADDR4
address_a[4] => ram_block5a12.PORTAADDR4
address_a[4] => ram_block5a13.PORTAADDR4
address_a[4] => ram_block5a14.PORTAADDR4
address_a[4] => ram_block5a15.PORTAADDR4
address_a[4] => ram_block5a16.PORTAADDR4
address_a[4] => ram_block5a17.PORTAADDR4
address_a[4] => ram_block5a18.PORTAADDR4
address_a[4] => ram_block5a19.PORTAADDR4
address_a[4] => ram_block5a20.PORTAADDR4
address_a[4] => ram_block5a21.PORTAADDR4
address_a[4] => ram_block5a22.PORTAADDR4
address_a[4] => ram_block5a23.PORTAADDR4
address_a[4] => ram_block5a24.PORTAADDR4
address_a[4] => ram_block5a25.PORTAADDR4
address_a[4] => ram_block5a26.PORTAADDR4
address_a[4] => ram_block5a27.PORTAADDR4
address_a[4] => ram_block5a28.PORTAADDR4
address_a[4] => ram_block5a29.PORTAADDR4
address_a[4] => ram_block5a30.PORTAADDR4
address_a[4] => ram_block5a31.PORTAADDR4
address_a[4] => ram_block5a32.PORTAADDR4
address_a[4] => ram_block5a33.PORTAADDR4
address_a[4] => ram_block5a34.PORTAADDR4
address_a[4] => ram_block5a35.PORTAADDR4
address_a[5] => ram_block5a0.PORTAADDR5
address_a[5] => ram_block5a1.PORTAADDR5
address_a[5] => ram_block5a2.PORTAADDR5
address_a[5] => ram_block5a3.PORTAADDR5
address_a[5] => ram_block5a4.PORTAADDR5
address_a[5] => ram_block5a5.PORTAADDR5
address_a[5] => ram_block5a6.PORTAADDR5
address_a[5] => ram_block5a7.PORTAADDR5
address_a[5] => ram_block5a8.PORTAADDR5
address_a[5] => ram_block5a9.PORTAADDR5
address_a[5] => ram_block5a10.PORTAADDR5
address_a[5] => ram_block5a11.PORTAADDR5
address_a[5] => ram_block5a12.PORTAADDR5
address_a[5] => ram_block5a13.PORTAADDR5
address_a[5] => ram_block5a14.PORTAADDR5
address_a[5] => ram_block5a15.PORTAADDR5
address_a[5] => ram_block5a16.PORTAADDR5
address_a[5] => ram_block5a17.PORTAADDR5
address_a[5] => ram_block5a18.PORTAADDR5
address_a[5] => ram_block5a19.PORTAADDR5
address_a[5] => ram_block5a20.PORTAADDR5
address_a[5] => ram_block5a21.PORTAADDR5
address_a[5] => ram_block5a22.PORTAADDR5
address_a[5] => ram_block5a23.PORTAADDR5
address_a[5] => ram_block5a24.PORTAADDR5
address_a[5] => ram_block5a25.PORTAADDR5
address_a[5] => ram_block5a26.PORTAADDR5
address_a[5] => ram_block5a27.PORTAADDR5
address_a[5] => ram_block5a28.PORTAADDR5
address_a[5] => ram_block5a29.PORTAADDR5
address_a[5] => ram_block5a30.PORTAADDR5
address_a[5] => ram_block5a31.PORTAADDR5
address_a[5] => ram_block5a32.PORTAADDR5
address_a[5] => ram_block5a33.PORTAADDR5
address_a[5] => ram_block5a34.PORTAADDR5
address_a[5] => ram_block5a35.PORTAADDR5
address_a[6] => ram_block5a0.PORTAADDR6
address_a[6] => ram_block5a1.PORTAADDR6
address_a[6] => ram_block5a2.PORTAADDR6
address_a[6] => ram_block5a3.PORTAADDR6
address_a[6] => ram_block5a4.PORTAADDR6
address_a[6] => ram_block5a5.PORTAADDR6
address_a[6] => ram_block5a6.PORTAADDR6
address_a[6] => ram_block5a7.PORTAADDR6
address_a[6] => ram_block5a8.PORTAADDR6
address_a[6] => ram_block5a9.PORTAADDR6
address_a[6] => ram_block5a10.PORTAADDR6
address_a[6] => ram_block5a11.PORTAADDR6
address_a[6] => ram_block5a12.PORTAADDR6
address_a[6] => ram_block5a13.PORTAADDR6
address_a[6] => ram_block5a14.PORTAADDR6
address_a[6] => ram_block5a15.PORTAADDR6
address_a[6] => ram_block5a16.PORTAADDR6
address_a[6] => ram_block5a17.PORTAADDR6
address_a[6] => ram_block5a18.PORTAADDR6
address_a[6] => ram_block5a19.PORTAADDR6
address_a[6] => ram_block5a20.PORTAADDR6
address_a[6] => ram_block5a21.PORTAADDR6
address_a[6] => ram_block5a22.PORTAADDR6
address_a[6] => ram_block5a23.PORTAADDR6
address_a[6] => ram_block5a24.PORTAADDR6
address_a[6] => ram_block5a25.PORTAADDR6
address_a[6] => ram_block5a26.PORTAADDR6
address_a[6] => ram_block5a27.PORTAADDR6
address_a[6] => ram_block5a28.PORTAADDR6
address_a[6] => ram_block5a29.PORTAADDR6
address_a[6] => ram_block5a30.PORTAADDR6
address_a[6] => ram_block5a31.PORTAADDR6
address_a[6] => ram_block5a32.PORTAADDR6
address_a[6] => ram_block5a33.PORTAADDR6
address_a[6] => ram_block5a34.PORTAADDR6
address_a[6] => ram_block5a35.PORTAADDR6
address_a[7] => ram_block5a0.PORTAADDR7
address_a[7] => ram_block5a1.PORTAADDR7
address_a[7] => ram_block5a2.PORTAADDR7
address_a[7] => ram_block5a3.PORTAADDR7
address_a[7] => ram_block5a4.PORTAADDR7
address_a[7] => ram_block5a5.PORTAADDR7
address_a[7] => ram_block5a6.PORTAADDR7
address_a[7] => ram_block5a7.PORTAADDR7
address_a[7] => ram_block5a8.PORTAADDR7
address_a[7] => ram_block5a9.PORTAADDR7
address_a[7] => ram_block5a10.PORTAADDR7
address_a[7] => ram_block5a11.PORTAADDR7
address_a[7] => ram_block5a12.PORTAADDR7
address_a[7] => ram_block5a13.PORTAADDR7
address_a[7] => ram_block5a14.PORTAADDR7
address_a[7] => ram_block5a15.PORTAADDR7
address_a[7] => ram_block5a16.PORTAADDR7
address_a[7] => ram_block5a17.PORTAADDR7
address_a[7] => ram_block5a18.PORTAADDR7
address_a[7] => ram_block5a19.PORTAADDR7
address_a[7] => ram_block5a20.PORTAADDR7
address_a[7] => ram_block5a21.PORTAADDR7
address_a[7] => ram_block5a22.PORTAADDR7
address_a[7] => ram_block5a23.PORTAADDR7
address_a[7] => ram_block5a24.PORTAADDR7
address_a[7] => ram_block5a25.PORTAADDR7
address_a[7] => ram_block5a26.PORTAADDR7
address_a[7] => ram_block5a27.PORTAADDR7
address_a[7] => ram_block5a28.PORTAADDR7
address_a[7] => ram_block5a29.PORTAADDR7
address_a[7] => ram_block5a30.PORTAADDR7
address_a[7] => ram_block5a31.PORTAADDR7
address_a[7] => ram_block5a32.PORTAADDR7
address_a[7] => ram_block5a33.PORTAADDR7
address_a[7] => ram_block5a34.PORTAADDR7
address_a[7] => ram_block5a35.PORTAADDR7
address_a[8] => ram_block5a0.PORTAADDR8
address_a[8] => ram_block5a1.PORTAADDR8
address_a[8] => ram_block5a2.PORTAADDR8
address_a[8] => ram_block5a3.PORTAADDR8
address_a[8] => ram_block5a4.PORTAADDR8
address_a[8] => ram_block5a5.PORTAADDR8
address_a[8] => ram_block5a6.PORTAADDR8
address_a[8] => ram_block5a7.PORTAADDR8
address_a[8] => ram_block5a8.PORTAADDR8
address_a[8] => ram_block5a9.PORTAADDR8
address_a[8] => ram_block5a10.PORTAADDR8
address_a[8] => ram_block5a11.PORTAADDR8
address_a[8] => ram_block5a12.PORTAADDR8
address_a[8] => ram_block5a13.PORTAADDR8
address_a[8] => ram_block5a14.PORTAADDR8
address_a[8] => ram_block5a15.PORTAADDR8
address_a[8] => ram_block5a16.PORTAADDR8
address_a[8] => ram_block5a17.PORTAADDR8
address_a[8] => ram_block5a18.PORTAADDR8
address_a[8] => ram_block5a19.PORTAADDR8
address_a[8] => ram_block5a20.PORTAADDR8
address_a[8] => ram_block5a21.PORTAADDR8
address_a[8] => ram_block5a22.PORTAADDR8
address_a[8] => ram_block5a23.PORTAADDR8
address_a[8] => ram_block5a24.PORTAADDR8
address_a[8] => ram_block5a25.PORTAADDR8
address_a[8] => ram_block5a26.PORTAADDR8
address_a[8] => ram_block5a27.PORTAADDR8
address_a[8] => ram_block5a28.PORTAADDR8
address_a[8] => ram_block5a29.PORTAADDR8
address_a[8] => ram_block5a30.PORTAADDR8
address_a[8] => ram_block5a31.PORTAADDR8
address_a[8] => ram_block5a32.PORTAADDR8
address_a[8] => ram_block5a33.PORTAADDR8
address_a[8] => ram_block5a34.PORTAADDR8
address_a[8] => ram_block5a35.PORTAADDR8
address_a[9] => ram_block5a0.PORTAADDR9
address_a[9] => ram_block5a1.PORTAADDR9
address_a[9] => ram_block5a2.PORTAADDR9
address_a[9] => ram_block5a3.PORTAADDR9
address_a[9] => ram_block5a4.PORTAADDR9
address_a[9] => ram_block5a5.PORTAADDR9
address_a[9] => ram_block5a6.PORTAADDR9
address_a[9] => ram_block5a7.PORTAADDR9
address_a[9] => ram_block5a8.PORTAADDR9
address_a[9] => ram_block5a9.PORTAADDR9
address_a[9] => ram_block5a10.PORTAADDR9
address_a[9] => ram_block5a11.PORTAADDR9
address_a[9] => ram_block5a12.PORTAADDR9
address_a[9] => ram_block5a13.PORTAADDR9
address_a[9] => ram_block5a14.PORTAADDR9
address_a[9] => ram_block5a15.PORTAADDR9
address_a[9] => ram_block5a16.PORTAADDR9
address_a[9] => ram_block5a17.PORTAADDR9
address_a[9] => ram_block5a18.PORTAADDR9
address_a[9] => ram_block5a19.PORTAADDR9
address_a[9] => ram_block5a20.PORTAADDR9
address_a[9] => ram_block5a21.PORTAADDR9
address_a[9] => ram_block5a22.PORTAADDR9
address_a[9] => ram_block5a23.PORTAADDR9
address_a[9] => ram_block5a24.PORTAADDR9
address_a[9] => ram_block5a25.PORTAADDR9
address_a[9] => ram_block5a26.PORTAADDR9
address_a[9] => ram_block5a27.PORTAADDR9
address_a[9] => ram_block5a28.PORTAADDR9
address_a[9] => ram_block5a29.PORTAADDR9
address_a[9] => ram_block5a30.PORTAADDR9
address_a[9] => ram_block5a31.PORTAADDR9
address_a[9] => ram_block5a32.PORTAADDR9
address_a[9] => ram_block5a33.PORTAADDR9
address_a[9] => ram_block5a34.PORTAADDR9
address_a[9] => ram_block5a35.PORTAADDR9
address_b[0] => ram_block5a0.PORTBADDR
address_b[0] => ram_block5a1.PORTBADDR
address_b[0] => ram_block5a2.PORTBADDR
address_b[0] => ram_block5a3.PORTBADDR
address_b[0] => ram_block5a4.PORTBADDR
address_b[0] => ram_block5a5.PORTBADDR
address_b[0] => ram_block5a6.PORTBADDR
address_b[0] => ram_block5a7.PORTBADDR
address_b[0] => ram_block5a8.PORTBADDR
address_b[0] => ram_block5a9.PORTBADDR
address_b[0] => ram_block5a10.PORTBADDR
address_b[0] => ram_block5a11.PORTBADDR
address_b[0] => ram_block5a12.PORTBADDR
address_b[0] => ram_block5a13.PORTBADDR
address_b[0] => ram_block5a14.PORTBADDR
address_b[0] => ram_block5a15.PORTBADDR
address_b[0] => ram_block5a16.PORTBADDR
address_b[0] => ram_block5a17.PORTBADDR
address_b[0] => ram_block5a18.PORTBADDR
address_b[0] => ram_block5a19.PORTBADDR
address_b[0] => ram_block5a20.PORTBADDR
address_b[0] => ram_block5a21.PORTBADDR
address_b[0] => ram_block5a22.PORTBADDR
address_b[0] => ram_block5a23.PORTBADDR
address_b[0] => ram_block5a24.PORTBADDR
address_b[0] => ram_block5a25.PORTBADDR
address_b[0] => ram_block5a26.PORTBADDR
address_b[0] => ram_block5a27.PORTBADDR
address_b[0] => ram_block5a28.PORTBADDR
address_b[0] => ram_block5a29.PORTBADDR
address_b[0] => ram_block5a30.PORTBADDR
address_b[0] => ram_block5a31.PORTBADDR
address_b[0] => ram_block5a32.PORTBADDR
address_b[0] => ram_block5a33.PORTBADDR
address_b[0] => ram_block5a34.PORTBADDR
address_b[0] => ram_block5a35.PORTBADDR
address_b[1] => ram_block5a0.PORTBADDR1
address_b[1] => ram_block5a1.PORTBADDR1
address_b[1] => ram_block5a2.PORTBADDR1
address_b[1] => ram_block5a3.PORTBADDR1
address_b[1] => ram_block5a4.PORTBADDR1
address_b[1] => ram_block5a5.PORTBADDR1
address_b[1] => ram_block5a6.PORTBADDR1
address_b[1] => ram_block5a7.PORTBADDR1
address_b[1] => ram_block5a8.PORTBADDR1
address_b[1] => ram_block5a9.PORTBADDR1
address_b[1] => ram_block5a10.PORTBADDR1
address_b[1] => ram_block5a11.PORTBADDR1
address_b[1] => ram_block5a12.PORTBADDR1
address_b[1] => ram_block5a13.PORTBADDR1
address_b[1] => ram_block5a14.PORTBADDR1
address_b[1] => ram_block5a15.PORTBADDR1
address_b[1] => ram_block5a16.PORTBADDR1
address_b[1] => ram_block5a17.PORTBADDR1
address_b[1] => ram_block5a18.PORTBADDR1
address_b[1] => ram_block5a19.PORTBADDR1
address_b[1] => ram_block5a20.PORTBADDR1
address_b[1] => ram_block5a21.PORTBADDR1
address_b[1] => ram_block5a22.PORTBADDR1
address_b[1] => ram_block5a23.PORTBADDR1
address_b[1] => ram_block5a24.PORTBADDR1
address_b[1] => ram_block5a25.PORTBADDR1
address_b[1] => ram_block5a26.PORTBADDR1
address_b[1] => ram_block5a27.PORTBADDR1
address_b[1] => ram_block5a28.PORTBADDR1
address_b[1] => ram_block5a29.PORTBADDR1
address_b[1] => ram_block5a30.PORTBADDR1
address_b[1] => ram_block5a31.PORTBADDR1
address_b[1] => ram_block5a32.PORTBADDR1
address_b[1] => ram_block5a33.PORTBADDR1
address_b[1] => ram_block5a34.PORTBADDR1
address_b[1] => ram_block5a35.PORTBADDR1
address_b[2] => ram_block5a0.PORTBADDR2
address_b[2] => ram_block5a1.PORTBADDR2
address_b[2] => ram_block5a2.PORTBADDR2
address_b[2] => ram_block5a3.PORTBADDR2
address_b[2] => ram_block5a4.PORTBADDR2
address_b[2] => ram_block5a5.PORTBADDR2
address_b[2] => ram_block5a6.PORTBADDR2
address_b[2] => ram_block5a7.PORTBADDR2
address_b[2] => ram_block5a8.PORTBADDR2
address_b[2] => ram_block5a9.PORTBADDR2
address_b[2] => ram_block5a10.PORTBADDR2
address_b[2] => ram_block5a11.PORTBADDR2
address_b[2] => ram_block5a12.PORTBADDR2
address_b[2] => ram_block5a13.PORTBADDR2
address_b[2] => ram_block5a14.PORTBADDR2
address_b[2] => ram_block5a15.PORTBADDR2
address_b[2] => ram_block5a16.PORTBADDR2
address_b[2] => ram_block5a17.PORTBADDR2
address_b[2] => ram_block5a18.PORTBADDR2
address_b[2] => ram_block5a19.PORTBADDR2
address_b[2] => ram_block5a20.PORTBADDR2
address_b[2] => ram_block5a21.PORTBADDR2
address_b[2] => ram_block5a22.PORTBADDR2
address_b[2] => ram_block5a23.PORTBADDR2
address_b[2] => ram_block5a24.PORTBADDR2
address_b[2] => ram_block5a25.PORTBADDR2
address_b[2] => ram_block5a26.PORTBADDR2
address_b[2] => ram_block5a27.PORTBADDR2
address_b[2] => ram_block5a28.PORTBADDR2
address_b[2] => ram_block5a29.PORTBADDR2
address_b[2] => ram_block5a30.PORTBADDR2
address_b[2] => ram_block5a31.PORTBADDR2
address_b[2] => ram_block5a32.PORTBADDR2
address_b[2] => ram_block5a33.PORTBADDR2
address_b[2] => ram_block5a34.PORTBADDR2
address_b[2] => ram_block5a35.PORTBADDR2
address_b[3] => ram_block5a0.PORTBADDR3
address_b[3] => ram_block5a1.PORTBADDR3
address_b[3] => ram_block5a2.PORTBADDR3
address_b[3] => ram_block5a3.PORTBADDR3
address_b[3] => ram_block5a4.PORTBADDR3
address_b[3] => ram_block5a5.PORTBADDR3
address_b[3] => ram_block5a6.PORTBADDR3
address_b[3] => ram_block5a7.PORTBADDR3
address_b[3] => ram_block5a8.PORTBADDR3
address_b[3] => ram_block5a9.PORTBADDR3
address_b[3] => ram_block5a10.PORTBADDR3
address_b[3] => ram_block5a11.PORTBADDR3
address_b[3] => ram_block5a12.PORTBADDR3
address_b[3] => ram_block5a13.PORTBADDR3
address_b[3] => ram_block5a14.PORTBADDR3
address_b[3] => ram_block5a15.PORTBADDR3
address_b[3] => ram_block5a16.PORTBADDR3
address_b[3] => ram_block5a17.PORTBADDR3
address_b[3] => ram_block5a18.PORTBADDR3
address_b[3] => ram_block5a19.PORTBADDR3
address_b[3] => ram_block5a20.PORTBADDR3
address_b[3] => ram_block5a21.PORTBADDR3
address_b[3] => ram_block5a22.PORTBADDR3
address_b[3] => ram_block5a23.PORTBADDR3
address_b[3] => ram_block5a24.PORTBADDR3
address_b[3] => ram_block5a25.PORTBADDR3
address_b[3] => ram_block5a26.PORTBADDR3
address_b[3] => ram_block5a27.PORTBADDR3
address_b[3] => ram_block5a28.PORTBADDR3
address_b[3] => ram_block5a29.PORTBADDR3
address_b[3] => ram_block5a30.PORTBADDR3
address_b[3] => ram_block5a31.PORTBADDR3
address_b[3] => ram_block5a32.PORTBADDR3
address_b[3] => ram_block5a33.PORTBADDR3
address_b[3] => ram_block5a34.PORTBADDR3
address_b[3] => ram_block5a35.PORTBADDR3
address_b[4] => ram_block5a0.PORTBADDR4
address_b[4] => ram_block5a1.PORTBADDR4
address_b[4] => ram_block5a2.PORTBADDR4
address_b[4] => ram_block5a3.PORTBADDR4
address_b[4] => ram_block5a4.PORTBADDR4
address_b[4] => ram_block5a5.PORTBADDR4
address_b[4] => ram_block5a6.PORTBADDR4
address_b[4] => ram_block5a7.PORTBADDR4
address_b[4] => ram_block5a8.PORTBADDR4
address_b[4] => ram_block5a9.PORTBADDR4
address_b[4] => ram_block5a10.PORTBADDR4
address_b[4] => ram_block5a11.PORTBADDR4
address_b[4] => ram_block5a12.PORTBADDR4
address_b[4] => ram_block5a13.PORTBADDR4
address_b[4] => ram_block5a14.PORTBADDR4
address_b[4] => ram_block5a15.PORTBADDR4
address_b[4] => ram_block5a16.PORTBADDR4
address_b[4] => ram_block5a17.PORTBADDR4
address_b[4] => ram_block5a18.PORTBADDR4
address_b[4] => ram_block5a19.PORTBADDR4
address_b[4] => ram_block5a20.PORTBADDR4
address_b[4] => ram_block5a21.PORTBADDR4
address_b[4] => ram_block5a22.PORTBADDR4
address_b[4] => ram_block5a23.PORTBADDR4
address_b[4] => ram_block5a24.PORTBADDR4
address_b[4] => ram_block5a25.PORTBADDR4
address_b[4] => ram_block5a26.PORTBADDR4
address_b[4] => ram_block5a27.PORTBADDR4
address_b[4] => ram_block5a28.PORTBADDR4
address_b[4] => ram_block5a29.PORTBADDR4
address_b[4] => ram_block5a30.PORTBADDR4
address_b[4] => ram_block5a31.PORTBADDR4
address_b[4] => ram_block5a32.PORTBADDR4
address_b[4] => ram_block5a33.PORTBADDR4
address_b[4] => ram_block5a34.PORTBADDR4
address_b[4] => ram_block5a35.PORTBADDR4
address_b[5] => ram_block5a0.PORTBADDR5
address_b[5] => ram_block5a1.PORTBADDR5
address_b[5] => ram_block5a2.PORTBADDR5
address_b[5] => ram_block5a3.PORTBADDR5
address_b[5] => ram_block5a4.PORTBADDR5
address_b[5] => ram_block5a5.PORTBADDR5
address_b[5] => ram_block5a6.PORTBADDR5
address_b[5] => ram_block5a7.PORTBADDR5
address_b[5] => ram_block5a8.PORTBADDR5
address_b[5] => ram_block5a9.PORTBADDR5
address_b[5] => ram_block5a10.PORTBADDR5
address_b[5] => ram_block5a11.PORTBADDR5
address_b[5] => ram_block5a12.PORTBADDR5
address_b[5] => ram_block5a13.PORTBADDR5
address_b[5] => ram_block5a14.PORTBADDR5
address_b[5] => ram_block5a15.PORTBADDR5
address_b[5] => ram_block5a16.PORTBADDR5
address_b[5] => ram_block5a17.PORTBADDR5
address_b[5] => ram_block5a18.PORTBADDR5
address_b[5] => ram_block5a19.PORTBADDR5
address_b[5] => ram_block5a20.PORTBADDR5
address_b[5] => ram_block5a21.PORTBADDR5
address_b[5] => ram_block5a22.PORTBADDR5
address_b[5] => ram_block5a23.PORTBADDR5
address_b[5] => ram_block5a24.PORTBADDR5
address_b[5] => ram_block5a25.PORTBADDR5
address_b[5] => ram_block5a26.PORTBADDR5
address_b[5] => ram_block5a27.PORTBADDR5
address_b[5] => ram_block5a28.PORTBADDR5
address_b[5] => ram_block5a29.PORTBADDR5
address_b[5] => ram_block5a30.PORTBADDR5
address_b[5] => ram_block5a31.PORTBADDR5
address_b[5] => ram_block5a32.PORTBADDR5
address_b[5] => ram_block5a33.PORTBADDR5
address_b[5] => ram_block5a34.PORTBADDR5
address_b[5] => ram_block5a35.PORTBADDR5
address_b[6] => ram_block5a0.PORTBADDR6
address_b[6] => ram_block5a1.PORTBADDR6
address_b[6] => ram_block5a2.PORTBADDR6
address_b[6] => ram_block5a3.PORTBADDR6
address_b[6] => ram_block5a4.PORTBADDR6
address_b[6] => ram_block5a5.PORTBADDR6
address_b[6] => ram_block5a6.PORTBADDR6
address_b[6] => ram_block5a7.PORTBADDR6
address_b[6] => ram_block5a8.PORTBADDR6
address_b[6] => ram_block5a9.PORTBADDR6
address_b[6] => ram_block5a10.PORTBADDR6
address_b[6] => ram_block5a11.PORTBADDR6
address_b[6] => ram_block5a12.PORTBADDR6
address_b[6] => ram_block5a13.PORTBADDR6
address_b[6] => ram_block5a14.PORTBADDR6
address_b[6] => ram_block5a15.PORTBADDR6
address_b[6] => ram_block5a16.PORTBADDR6
address_b[6] => ram_block5a17.PORTBADDR6
address_b[6] => ram_block5a18.PORTBADDR6
address_b[6] => ram_block5a19.PORTBADDR6
address_b[6] => ram_block5a20.PORTBADDR6
address_b[6] => ram_block5a21.PORTBADDR6
address_b[6] => ram_block5a22.PORTBADDR6
address_b[6] => ram_block5a23.PORTBADDR6
address_b[6] => ram_block5a24.PORTBADDR6
address_b[6] => ram_block5a25.PORTBADDR6
address_b[6] => ram_block5a26.PORTBADDR6
address_b[6] => ram_block5a27.PORTBADDR6
address_b[6] => ram_block5a28.PORTBADDR6
address_b[6] => ram_block5a29.PORTBADDR6
address_b[6] => ram_block5a30.PORTBADDR6
address_b[6] => ram_block5a31.PORTBADDR6
address_b[6] => ram_block5a32.PORTBADDR6
address_b[6] => ram_block5a33.PORTBADDR6
address_b[6] => ram_block5a34.PORTBADDR6
address_b[6] => ram_block5a35.PORTBADDR6
address_b[7] => ram_block5a0.PORTBADDR7
address_b[7] => ram_block5a1.PORTBADDR7
address_b[7] => ram_block5a2.PORTBADDR7
address_b[7] => ram_block5a3.PORTBADDR7
address_b[7] => ram_block5a4.PORTBADDR7
address_b[7] => ram_block5a5.PORTBADDR7
address_b[7] => ram_block5a6.PORTBADDR7
address_b[7] => ram_block5a7.PORTBADDR7
address_b[7] => ram_block5a8.PORTBADDR7
address_b[7] => ram_block5a9.PORTBADDR7
address_b[7] => ram_block5a10.PORTBADDR7
address_b[7] => ram_block5a11.PORTBADDR7
address_b[7] => ram_block5a12.PORTBADDR7
address_b[7] => ram_block5a13.PORTBADDR7
address_b[7] => ram_block5a14.PORTBADDR7
address_b[7] => ram_block5a15.PORTBADDR7
address_b[7] => ram_block5a16.PORTBADDR7
address_b[7] => ram_block5a17.PORTBADDR7
address_b[7] => ram_block5a18.PORTBADDR7
address_b[7] => ram_block5a19.PORTBADDR7
address_b[7] => ram_block5a20.PORTBADDR7
address_b[7] => ram_block5a21.PORTBADDR7
address_b[7] => ram_block5a22.PORTBADDR7
address_b[7] => ram_block5a23.PORTBADDR7
address_b[7] => ram_block5a24.PORTBADDR7
address_b[7] => ram_block5a25.PORTBADDR7
address_b[7] => ram_block5a26.PORTBADDR7
address_b[7] => ram_block5a27.PORTBADDR7
address_b[7] => ram_block5a28.PORTBADDR7
address_b[7] => ram_block5a29.PORTBADDR7
address_b[7] => ram_block5a30.PORTBADDR7
address_b[7] => ram_block5a31.PORTBADDR7
address_b[7] => ram_block5a32.PORTBADDR7
address_b[7] => ram_block5a33.PORTBADDR7
address_b[7] => ram_block5a34.PORTBADDR7
address_b[7] => ram_block5a35.PORTBADDR7
address_b[8] => ram_block5a0.PORTBADDR8
address_b[8] => ram_block5a1.PORTBADDR8
address_b[8] => ram_block5a2.PORTBADDR8
address_b[8] => ram_block5a3.PORTBADDR8
address_b[8] => ram_block5a4.PORTBADDR8
address_b[8] => ram_block5a5.PORTBADDR8
address_b[8] => ram_block5a6.PORTBADDR8
address_b[8] => ram_block5a7.PORTBADDR8
address_b[8] => ram_block5a8.PORTBADDR8
address_b[8] => ram_block5a9.PORTBADDR8
address_b[8] => ram_block5a10.PORTBADDR8
address_b[8] => ram_block5a11.PORTBADDR8
address_b[8] => ram_block5a12.PORTBADDR8
address_b[8] => ram_block5a13.PORTBADDR8
address_b[8] => ram_block5a14.PORTBADDR8
address_b[8] => ram_block5a15.PORTBADDR8
address_b[8] => ram_block5a16.PORTBADDR8
address_b[8] => ram_block5a17.PORTBADDR8
address_b[8] => ram_block5a18.PORTBADDR8
address_b[8] => ram_block5a19.PORTBADDR8
address_b[8] => ram_block5a20.PORTBADDR8
address_b[8] => ram_block5a21.PORTBADDR8
address_b[8] => ram_block5a22.PORTBADDR8
address_b[8] => ram_block5a23.PORTBADDR8
address_b[8] => ram_block5a24.PORTBADDR8
address_b[8] => ram_block5a25.PORTBADDR8
address_b[8] => ram_block5a26.PORTBADDR8
address_b[8] => ram_block5a27.PORTBADDR8
address_b[8] => ram_block5a28.PORTBADDR8
address_b[8] => ram_block5a29.PORTBADDR8
address_b[8] => ram_block5a30.PORTBADDR8
address_b[8] => ram_block5a31.PORTBADDR8
address_b[8] => ram_block5a32.PORTBADDR8
address_b[8] => ram_block5a33.PORTBADDR8
address_b[8] => ram_block5a34.PORTBADDR8
address_b[8] => ram_block5a35.PORTBADDR8
address_b[9] => ram_block5a0.PORTBADDR9
address_b[9] => ram_block5a1.PORTBADDR9
address_b[9] => ram_block5a2.PORTBADDR9
address_b[9] => ram_block5a3.PORTBADDR9
address_b[9] => ram_block5a4.PORTBADDR9
address_b[9] => ram_block5a5.PORTBADDR9
address_b[9] => ram_block5a6.PORTBADDR9
address_b[9] => ram_block5a7.PORTBADDR9
address_b[9] => ram_block5a8.PORTBADDR9
address_b[9] => ram_block5a9.PORTBADDR9
address_b[9] => ram_block5a10.PORTBADDR9
address_b[9] => ram_block5a11.PORTBADDR9
address_b[9] => ram_block5a12.PORTBADDR9
address_b[9] => ram_block5a13.PORTBADDR9
address_b[9] => ram_block5a14.PORTBADDR9
address_b[9] => ram_block5a15.PORTBADDR9
address_b[9] => ram_block5a16.PORTBADDR9
address_b[9] => ram_block5a17.PORTBADDR9
address_b[9] => ram_block5a18.PORTBADDR9
address_b[9] => ram_block5a19.PORTBADDR9
address_b[9] => ram_block5a20.PORTBADDR9
address_b[9] => ram_block5a21.PORTBADDR9
address_b[9] => ram_block5a22.PORTBADDR9
address_b[9] => ram_block5a23.PORTBADDR9
address_b[9] => ram_block5a24.PORTBADDR9
address_b[9] => ram_block5a25.PORTBADDR9
address_b[9] => ram_block5a26.PORTBADDR9
address_b[9] => ram_block5a27.PORTBADDR9
address_b[9] => ram_block5a28.PORTBADDR9
address_b[9] => ram_block5a29.PORTBADDR9
address_b[9] => ram_block5a30.PORTBADDR9
address_b[9] => ram_block5a31.PORTBADDR9
address_b[9] => ram_block5a32.PORTBADDR9
address_b[9] => ram_block5a33.PORTBADDR9
address_b[9] => ram_block5a34.PORTBADDR9
address_b[9] => ram_block5a35.PORTBADDR9
addressstall_b => ram_block5a0.PORTBADDRSTALL
addressstall_b => ram_block5a1.PORTBADDRSTALL
addressstall_b => ram_block5a2.PORTBADDRSTALL
addressstall_b => ram_block5a3.PORTBADDRSTALL
addressstall_b => ram_block5a4.PORTBADDRSTALL
addressstall_b => ram_block5a5.PORTBADDRSTALL
addressstall_b => ram_block5a6.PORTBADDRSTALL
addressstall_b => ram_block5a7.PORTBADDRSTALL
addressstall_b => ram_block5a8.PORTBADDRSTALL
addressstall_b => ram_block5a9.PORTBADDRSTALL
addressstall_b => ram_block5a10.PORTBADDRSTALL
addressstall_b => ram_block5a11.PORTBADDRSTALL
addressstall_b => ram_block5a12.PORTBADDRSTALL
addressstall_b => ram_block5a13.PORTBADDRSTALL
addressstall_b => ram_block5a14.PORTBADDRSTALL
addressstall_b => ram_block5a15.PORTBADDRSTALL
addressstall_b => ram_block5a16.PORTBADDRSTALL
addressstall_b => ram_block5a17.PORTBADDRSTALL
addressstall_b => ram_block5a18.PORTBADDRSTALL
addressstall_b => ram_block5a19.PORTBADDRSTALL
addressstall_b => ram_block5a20.PORTBADDRSTALL
addressstall_b => ram_block5a21.PORTBADDRSTALL
addressstall_b => ram_block5a22.PORTBADDRSTALL
addressstall_b => ram_block5a23.PORTBADDRSTALL
addressstall_b => ram_block5a24.PORTBADDRSTALL
addressstall_b => ram_block5a25.PORTBADDRSTALL
addressstall_b => ram_block5a26.PORTBADDRSTALL
addressstall_b => ram_block5a27.PORTBADDRSTALL
addressstall_b => ram_block5a28.PORTBADDRSTALL
addressstall_b => ram_block5a29.PORTBADDRSTALL
addressstall_b => ram_block5a30.PORTBADDRSTALL
addressstall_b => ram_block5a31.PORTBADDRSTALL
addressstall_b => ram_block5a32.PORTBADDRSTALL
addressstall_b => ram_block5a33.PORTBADDRSTALL
addressstall_b => ram_block5a34.PORTBADDRSTALL
addressstall_b => ram_block5a35.PORTBADDRSTALL
clock0 => ram_block5a0.CLK0
clock0 => ram_block5a1.CLK0
clock0 => ram_block5a2.CLK0
clock0 => ram_block5a3.CLK0
clock0 => ram_block5a4.CLK0
clock0 => ram_block5a5.CLK0
clock0 => ram_block5a6.CLK0
clock0 => ram_block5a7.CLK0
clock0 => ram_block5a8.CLK0
clock0 => ram_block5a9.CLK0
clock0 => ram_block5a10.CLK0
clock0 => ram_block5a11.CLK0
clock0 => ram_block5a12.CLK0
clock0 => ram_block5a13.CLK0
clock0 => ram_block5a14.CLK0
clock0 => ram_block5a15.CLK0
clock0 => ram_block5a16.CLK0
clock0 => ram_block5a17.CLK0
clock0 => ram_block5a18.CLK0
clock0 => ram_block5a19.CLK0
clock0 => ram_block5a20.CLK0
clock0 => ram_block5a21.CLK0
clock0 => ram_block5a22.CLK0
clock0 => ram_block5a23.CLK0
clock0 => ram_block5a24.CLK0
clock0 => ram_block5a25.CLK0
clock0 => ram_block5a26.CLK0
clock0 => ram_block5a27.CLK0
clock0 => ram_block5a28.CLK0
clock0 => ram_block5a29.CLK0
clock0 => ram_block5a30.CLK0
clock0 => ram_block5a31.CLK0
clock0 => ram_block5a32.CLK0
clock0 => ram_block5a33.CLK0
clock0 => ram_block5a34.CLK0
clock0 => ram_block5a35.CLK0
clock1 => ram_block5a0.CLK1
clock1 => ram_block5a1.CLK1
clock1 => ram_block5a2.CLK1
clock1 => ram_block5a3.CLK1
clock1 => ram_block5a4.CLK1
clock1 => ram_block5a5.CLK1
clock1 => ram_block5a6.CLK1
clock1 => ram_block5a7.CLK1
clock1 => ram_block5a8.CLK1
clock1 => ram_block5a9.CLK1
clock1 => ram_block5a10.CLK1
clock1 => ram_block5a11.CLK1
clock1 => ram_block5a12.CLK1
clock1 => ram_block5a13.CLK1
clock1 => ram_block5a14.CLK1
clock1 => ram_block5a15.CLK1
clock1 => ram_block5a16.CLK1
clock1 => ram_block5a17.CLK1
clock1 => ram_block5a18.CLK1
clock1 => ram_block5a19.CLK1
clock1 => ram_block5a20.CLK1
clock1 => ram_block5a21.CLK1
clock1 => ram_block5a22.CLK1
clock1 => ram_block5a23.CLK1
clock1 => ram_block5a24.CLK1
clock1 => ram_block5a25.CLK1
clock1 => ram_block5a26.CLK1
clock1 => ram_block5a27.CLK1
clock1 => ram_block5a28.CLK1
clock1 => ram_block5a29.CLK1
clock1 => ram_block5a30.CLK1
clock1 => ram_block5a31.CLK1
clock1 => ram_block5a32.CLK1
clock1 => ram_block5a33.CLK1
clock1 => ram_block5a34.CLK1
clock1 => ram_block5a35.CLK1
clocken1 => ram_block5a0.ENA1
clocken1 => ram_block5a1.ENA1
clocken1 => ram_block5a2.ENA1
clocken1 => ram_block5a3.ENA1
clocken1 => ram_block5a4.ENA1
clocken1 => ram_block5a5.ENA1
clocken1 => ram_block5a6.ENA1
clocken1 => ram_block5a7.ENA1
clocken1 => ram_block5a8.ENA1
clocken1 => ram_block5a9.ENA1
clocken1 => ram_block5a10.ENA1
clocken1 => ram_block5a11.ENA1
clocken1 => ram_block5a12.ENA1
clocken1 => ram_block5a13.ENA1
clocken1 => ram_block5a14.ENA1
clocken1 => ram_block5a15.ENA1
clocken1 => ram_block5a16.ENA1
clocken1 => ram_block5a17.ENA1
clocken1 => ram_block5a18.ENA1
clocken1 => ram_block5a19.ENA1
clocken1 => ram_block5a20.ENA1
clocken1 => ram_block5a21.ENA1
clocken1 => ram_block5a22.ENA1
clocken1 => ram_block5a23.ENA1
clocken1 => ram_block5a24.ENA1
clocken1 => ram_block5a25.ENA1
clocken1 => ram_block5a26.ENA1
clocken1 => ram_block5a27.ENA1
clocken1 => ram_block5a28.ENA1
clocken1 => ram_block5a29.ENA1
clocken1 => ram_block5a30.ENA1
clocken1 => ram_block5a31.ENA1
clocken1 => ram_block5a32.ENA1
clocken1 => ram_block5a33.ENA1
clocken1 => ram_block5a34.ENA1
clocken1 => ram_block5a35.ENA1
data_a[0] => ram_block5a0.PORTADATAIN
data_a[1] => ram_block5a1.PORTADATAIN
data_a[2] => ram_block5a2.PORTADATAIN
data_a[3] => ram_block5a3.PORTADATAIN
data_a[4] => ram_block5a4.PORTADATAIN
data_a[5] => ram_block5a5.PORTADATAIN
data_a[6] => ram_block5a6.PORTADATAIN
data_a[7] => ram_block5a7.PORTADATAIN
data_a[8] => ram_block5a8.PORTADATAIN
data_a[9] => ram_block5a9.PORTADATAIN
data_a[10] => ram_block5a10.PORTADATAIN
data_a[11] => ram_block5a11.PORTADATAIN
data_a[12] => ram_block5a12.PORTADATAIN
data_a[13] => ram_block5a13.PORTADATAIN
data_a[14] => ram_block5a14.PORTADATAIN
data_a[15] => ram_block5a15.PORTADATAIN
data_a[16] => ram_block5a16.PORTADATAIN
data_a[17] => ram_block5a17.PORTADATAIN
data_a[18] => ram_block5a18.PORTADATAIN
data_a[19] => ram_block5a19.PORTADATAIN
data_a[20] => ram_block5a20.PORTADATAIN
data_a[21] => ram_block5a21.PORTADATAIN
data_a[22] => ram_block5a22.PORTADATAIN
data_a[23] => ram_block5a23.PORTADATAIN
data_a[24] => ram_block5a24.PORTADATAIN
data_a[25] => ram_block5a25.PORTADATAIN
data_a[26] => ram_block5a26.PORTADATAIN
data_a[27] => ram_block5a27.PORTADATAIN
data_a[28] => ram_block5a28.PORTADATAIN
data_a[29] => ram_block5a29.PORTADATAIN
data_a[30] => ram_block5a30.PORTADATAIN
data_a[31] => ram_block5a31.PORTADATAIN
data_a[32] => ram_block5a32.PORTADATAIN
data_a[33] => ram_block5a33.PORTADATAIN
data_a[34] => ram_block5a34.PORTADATAIN
data_a[35] => ram_block5a35.PORTADATAIN
q_b[0] <= ram_block5a0.PORTBDATAOUT
q_b[1] <= ram_block5a1.PORTBDATAOUT
q_b[2] <= ram_block5a2.PORTBDATAOUT
q_b[3] <= ram_block5a3.PORTBDATAOUT
q_b[4] <= ram_block5a4.PORTBDATAOUT
q_b[5] <= ram_block5a5.PORTBDATAOUT
q_b[6] <= ram_block5a6.PORTBDATAOUT
q_b[7] <= ram_block5a7.PORTBDATAOUT
q_b[8] <= ram_block5a8.PORTBDATAOUT
q_b[9] <= ram_block5a9.PORTBDATAOUT
q_b[10] <= ram_block5a10.PORTBDATAOUT
q_b[11] <= ram_block5a11.PORTBDATAOUT
q_b[12] <= ram_block5a12.PORTBDATAOUT
q_b[13] <= ram_block5a13.PORTBDATAOUT
q_b[14] <= ram_block5a14.PORTBDATAOUT
q_b[15] <= ram_block5a15.PORTBDATAOUT
q_b[16] <= ram_block5a16.PORTBDATAOUT
q_b[17] <= ram_block5a17.PORTBDATAOUT
q_b[18] <= ram_block5a18.PORTBDATAOUT
q_b[19] <= ram_block5a19.PORTBDATAOUT
q_b[20] <= ram_block5a20.PORTBDATAOUT
q_b[21] <= ram_block5a21.PORTBDATAOUT
q_b[22] <= ram_block5a22.PORTBDATAOUT
q_b[23] <= ram_block5a23.PORTBDATAOUT
q_b[24] <= ram_block5a24.PORTBDATAOUT
q_b[25] <= ram_block5a25.PORTBDATAOUT
q_b[26] <= ram_block5a26.PORTBDATAOUT
q_b[27] <= ram_block5a27.PORTBDATAOUT
q_b[28] <= ram_block5a28.PORTBDATAOUT
q_b[29] <= ram_block5a29.PORTBDATAOUT
q_b[30] <= ram_block5a30.PORTBDATAOUT
q_b[31] <= ram_block5a31.PORTBDATAOUT
q_b[32] <= ram_block5a32.PORTBDATAOUT
q_b[33] <= ram_block5a33.PORTBDATAOUT
q_b[34] <= ram_block5a34.PORTBDATAOUT
q_b[35] <= ram_block5a35.PORTBDATAOUT
wren_a => ram_block5a0.PORTAWE
wren_a => ram_block5a0.ENA0
wren_a => ram_block5a1.PORTAWE
wren_a => ram_block5a1.ENA0
wren_a => ram_block5a2.PORTAWE
wren_a => ram_block5a2.ENA0
wren_a => ram_block5a3.PORTAWE
wren_a => ram_block5a3.ENA0
wren_a => ram_block5a4.PORTAWE
wren_a => ram_block5a4.ENA0
wren_a => ram_block5a5.PORTAWE
wren_a => ram_block5a5.ENA0
wren_a => ram_block5a6.PORTAWE
wren_a => ram_block5a6.ENA0
wren_a => ram_block5a7.PORTAWE
wren_a => ram_block5a7.ENA0
wren_a => ram_block5a8.PORTAWE
wren_a => ram_block5a8.ENA0
wren_a => ram_block5a9.PORTAWE
wren_a => ram_block5a9.ENA0
wren_a => ram_block5a10.PORTAWE
wren_a => ram_block5a10.ENA0
wren_a => ram_block5a11.PORTAWE
wren_a => ram_block5a11.ENA0
wren_a => ram_block5a12.PORTAWE
wren_a => ram_block5a12.ENA0
wren_a => ram_block5a13.PORTAWE
wren_a => ram_block5a13.ENA0
wren_a => ram_block5a14.PORTAWE
wren_a => ram_block5a14.ENA0
wren_a => ram_block5a15.PORTAWE
wren_a => ram_block5a15.ENA0
wren_a => ram_block5a16.PORTAWE
wren_a => ram_block5a16.ENA0
wren_a => ram_block5a17.PORTAWE
wren_a => ram_block5a17.ENA0
wren_a => ram_block5a18.PORTAWE
wren_a => ram_block5a18.ENA0
wren_a => ram_block5a19.PORTAWE
wren_a => ram_block5a19.ENA0
wren_a => ram_block5a20.PORTAWE
wren_a => ram_block5a20.ENA0
wren_a => ram_block5a21.PORTAWE
wren_a => ram_block5a21.ENA0
wren_a => ram_block5a22.PORTAWE
wren_a => ram_block5a22.ENA0
wren_a => ram_block5a23.PORTAWE
wren_a => ram_block5a23.ENA0
wren_a => ram_block5a24.PORTAWE
wren_a => ram_block5a24.ENA0
wren_a => ram_block5a25.PORTAWE
wren_a => ram_block5a25.ENA0
wren_a => ram_block5a26.PORTAWE
wren_a => ram_block5a26.ENA0
wren_a => ram_block5a27.PORTAWE
wren_a => ram_block5a27.ENA0
wren_a => ram_block5a28.PORTAWE
wren_a => ram_block5a28.ENA0
wren_a => ram_block5a29.PORTAWE
wren_a => ram_block5a29.ENA0
wren_a => ram_block5a30.PORTAWE
wren_a => ram_block5a30.ENA0
wren_a => ram_block5a31.PORTAWE
wren_a => ram_block5a31.ENA0
wren_a => ram_block5a32.PORTAWE
wren_a => ram_block5a32.ENA0
wren_a => ram_block5a33.PORTAWE
wren_a => ram_block5a33.ENA0
wren_a => ram_block5a34.PORTAWE
wren_a => ram_block5a34.ENA0
wren_a => ram_block5a35.PORTAWE
wren_a => ram_block5a35.ENA0


|ProCam|FIFO_sram:fifo_sram|dcfifo:dcfifo_component|dcfifo_aul1:auto_generated|dffpipe_pe9:rs_brp
clock => dffe12a[10].CLK
clock => dffe12a[9].CLK
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[10].ACLR
clrn => dffe12a[9].ACLR
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
d[9] => dffe12a[9].IN0
d[10] => dffe12a[10].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe12a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe12a[10].DB_MAX_OUTPUT_PORT_TYPE


|ProCam|FIFO_sram:fifo_sram|dcfifo:dcfifo_component|dcfifo_aul1:auto_generated|dffpipe_pe9:rs_bwp
clock => dffe12a[10].CLK
clock => dffe12a[9].CLK
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[10].ACLR
clrn => dffe12a[9].ACLR
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
d[9] => dffe12a[9].IN0
d[10] => dffe12a[10].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe12a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe12a[10].DB_MAX_OUTPUT_PORT_TYPE


|ProCam|FIFO_sram:fifo_sram|dcfifo:dcfifo_component|dcfifo_aul1:auto_generated|alt_synch_pipe_tld:rs_dgwp
clock => dffpipe_se9:dffpipe6.clock
clrn => dffpipe_se9:dffpipe6.clrn
d[0] => dffpipe_se9:dffpipe6.d[0]
d[1] => dffpipe_se9:dffpipe6.d[1]
d[2] => dffpipe_se9:dffpipe6.d[2]
d[3] => dffpipe_se9:dffpipe6.d[3]
d[4] => dffpipe_se9:dffpipe6.d[4]
d[5] => dffpipe_se9:dffpipe6.d[5]
d[6] => dffpipe_se9:dffpipe6.d[6]
d[7] => dffpipe_se9:dffpipe6.d[7]
d[8] => dffpipe_se9:dffpipe6.d[8]
d[9] => dffpipe_se9:dffpipe6.d[9]
d[10] => dffpipe_se9:dffpipe6.d[10]
q[0] <= dffpipe_se9:dffpipe6.q[0]
q[1] <= dffpipe_se9:dffpipe6.q[1]
q[2] <= dffpipe_se9:dffpipe6.q[2]
q[3] <= dffpipe_se9:dffpipe6.q[3]
q[4] <= dffpipe_se9:dffpipe6.q[4]
q[5] <= dffpipe_se9:dffpipe6.q[5]
q[6] <= dffpipe_se9:dffpipe6.q[6]
q[7] <= dffpipe_se9:dffpipe6.q[7]
q[8] <= dffpipe_se9:dffpipe6.q[8]
q[9] <= dffpipe_se9:dffpipe6.q[9]
q[10] <= dffpipe_se9:dffpipe6.q[10]


|ProCam|FIFO_sram:fifo_sram|dcfifo:dcfifo_component|dcfifo_aul1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe6
clock => dffe7a[10].CLK
clock => dffe7a[9].CLK
clock => dffe7a[8].CLK
clock => dffe7a[7].CLK
clock => dffe7a[6].CLK
clock => dffe7a[5].CLK
clock => dffe7a[4].CLK
clock => dffe7a[3].CLK
clock => dffe7a[2].CLK
clock => dffe7a[1].CLK
clock => dffe7a[0].CLK
clock => dffe8a[10].CLK
clock => dffe8a[9].CLK
clock => dffe8a[8].CLK
clock => dffe8a[7].CLK
clock => dffe8a[6].CLK
clock => dffe8a[5].CLK
clock => dffe8a[4].CLK
clock => dffe8a[3].CLK
clock => dffe8a[2].CLK
clock => dffe8a[1].CLK
clock => dffe8a[0].CLK
clrn => dffe7a[10].ACLR
clrn => dffe7a[9].ACLR
clrn => dffe7a[8].ACLR
clrn => dffe7a[7].ACLR
clrn => dffe7a[6].ACLR
clrn => dffe7a[5].ACLR
clrn => dffe7a[4].ACLR
clrn => dffe7a[3].ACLR
clrn => dffe7a[2].ACLR
clrn => dffe7a[1].ACLR
clrn => dffe7a[0].ACLR
clrn => dffe8a[10].ACLR
clrn => dffe8a[9].ACLR
clrn => dffe8a[8].ACLR
clrn => dffe8a[7].ACLR
clrn => dffe8a[6].ACLR
clrn => dffe8a[5].ACLR
clrn => dffe8a[4].ACLR
clrn => dffe8a[3].ACLR
clrn => dffe8a[2].ACLR
clrn => dffe8a[1].ACLR
clrn => dffe8a[0].ACLR
d[0] => dffe7a[0].IN0
d[1] => dffe7a[1].IN0
d[2] => dffe7a[2].IN0
d[3] => dffe7a[3].IN0
d[4] => dffe7a[4].IN0
d[5] => dffe7a[5].IN0
d[6] => dffe7a[6].IN0
d[7] => dffe7a[7].IN0
d[8] => dffe7a[8].IN0
d[9] => dffe7a[9].IN0
d[10] => dffe7a[10].IN0
q[0] <= dffe8a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe8a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe8a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe8a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe8a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe8a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe8a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe8a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe8a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe8a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe8a[10].DB_MAX_OUTPUT_PORT_TYPE


|ProCam|FIFO_sram:fifo_sram|dcfifo:dcfifo_component|dcfifo_aul1:auto_generated|dffpipe_pe9:ws_brp
clock => dffe12a[10].CLK
clock => dffe12a[9].CLK
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[10].ACLR
clrn => dffe12a[9].ACLR
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
d[9] => dffe12a[9].IN0
d[10] => dffe12a[10].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe12a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe12a[10].DB_MAX_OUTPUT_PORT_TYPE


|ProCam|FIFO_sram:fifo_sram|dcfifo:dcfifo_component|dcfifo_aul1:auto_generated|dffpipe_pe9:ws_bwp
clock => dffe12a[10].CLK
clock => dffe12a[9].CLK
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[10].ACLR
clrn => dffe12a[9].ACLR
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
d[9] => dffe12a[9].IN0
d[10] => dffe12a[10].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe12a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe12a[10].DB_MAX_OUTPUT_PORT_TYPE


|ProCam|FIFO_sram:fifo_sram|dcfifo:dcfifo_component|dcfifo_aul1:auto_generated|alt_synch_pipe_uld:ws_dgrp
clock => dffpipe_te9:dffpipe9.clock
clrn => dffpipe_te9:dffpipe9.clrn
d[0] => dffpipe_te9:dffpipe9.d[0]
d[1] => dffpipe_te9:dffpipe9.d[1]
d[2] => dffpipe_te9:dffpipe9.d[2]
d[3] => dffpipe_te9:dffpipe9.d[3]
d[4] => dffpipe_te9:dffpipe9.d[4]
d[5] => dffpipe_te9:dffpipe9.d[5]
d[6] => dffpipe_te9:dffpipe9.d[6]
d[7] => dffpipe_te9:dffpipe9.d[7]
d[8] => dffpipe_te9:dffpipe9.d[8]
d[9] => dffpipe_te9:dffpipe9.d[9]
d[10] => dffpipe_te9:dffpipe9.d[10]
q[0] <= dffpipe_te9:dffpipe9.q[0]
q[1] <= dffpipe_te9:dffpipe9.q[1]
q[2] <= dffpipe_te9:dffpipe9.q[2]
q[3] <= dffpipe_te9:dffpipe9.q[3]
q[4] <= dffpipe_te9:dffpipe9.q[4]
q[5] <= dffpipe_te9:dffpipe9.q[5]
q[6] <= dffpipe_te9:dffpipe9.q[6]
q[7] <= dffpipe_te9:dffpipe9.q[7]
q[8] <= dffpipe_te9:dffpipe9.q[8]
q[9] <= dffpipe_te9:dffpipe9.q[9]
q[10] <= dffpipe_te9:dffpipe9.q[10]


|ProCam|FIFO_sram:fifo_sram|dcfifo:dcfifo_component|dcfifo_aul1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe9
clock => dffe10a[10].CLK
clock => dffe10a[9].CLK
clock => dffe10a[8].CLK
clock => dffe10a[7].CLK
clock => dffe10a[6].CLK
clock => dffe10a[5].CLK
clock => dffe10a[4].CLK
clock => dffe10a[3].CLK
clock => dffe10a[2].CLK
clock => dffe10a[1].CLK
clock => dffe10a[0].CLK
clock => dffe11a[10].CLK
clock => dffe11a[9].CLK
clock => dffe11a[8].CLK
clock => dffe11a[7].CLK
clock => dffe11a[6].CLK
clock => dffe11a[5].CLK
clock => dffe11a[4].CLK
clock => dffe11a[3].CLK
clock => dffe11a[2].CLK
clock => dffe11a[1].CLK
clock => dffe11a[0].CLK
clrn => dffe10a[10].ACLR
clrn => dffe10a[9].ACLR
clrn => dffe10a[8].ACLR
clrn => dffe10a[7].ACLR
clrn => dffe10a[6].ACLR
clrn => dffe10a[5].ACLR
clrn => dffe10a[4].ACLR
clrn => dffe10a[3].ACLR
clrn => dffe10a[2].ACLR
clrn => dffe10a[1].ACLR
clrn => dffe10a[0].ACLR
clrn => dffe11a[10].ACLR
clrn => dffe11a[9].ACLR
clrn => dffe11a[8].ACLR
clrn => dffe11a[7].ACLR
clrn => dffe11a[6].ACLR
clrn => dffe11a[5].ACLR
clrn => dffe11a[4].ACLR
clrn => dffe11a[3].ACLR
clrn => dffe11a[2].ACLR
clrn => dffe11a[1].ACLR
clrn => dffe11a[0].ACLR
d[0] => dffe10a[0].IN0
d[1] => dffe10a[1].IN0
d[2] => dffe10a[2].IN0
d[3] => dffe10a[3].IN0
d[4] => dffe10a[4].IN0
d[5] => dffe10a[5].IN0
d[6] => dffe10a[6].IN0
d[7] => dffe10a[7].IN0
d[8] => dffe10a[8].IN0
d[9] => dffe10a[9].IN0
d[10] => dffe10a[10].IN0
q[0] <= dffe11a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe11a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe11a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe11a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe11a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe11a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe11a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe11a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe11a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe11a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe11a[10].DB_MAX_OUTPUT_PORT_TYPE


|ProCam|FIFO_sram:fifo_sram|dcfifo:dcfifo_component|dcfifo_aul1:auto_generated|cmpr_o76:rdempty_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
dataa[10] => data_wire[7].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1
datab[10] => data_wire[7].IN1


|ProCam|FIFO_sram:fifo_sram|dcfifo:dcfifo_component|dcfifo_aul1:auto_generated|cmpr_o76:wrfull_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
dataa[10] => data_wire[7].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1
datab[10] => data_wire[7].IN1


|ProCam|HOMOGRAPHY:homography
iCLK => QC_Y[0].CLK
iCLK => QC_Y[1].CLK
iCLK => QC_Y[2].CLK
iCLK => QC_Y[3].CLK
iCLK => QC_Y[4].CLK
iCLK => QC_Y[5].CLK
iCLK => QC_Y[6].CLK
iCLK => QC_Y[7].CLK
iCLK => QC_Y[8].CLK
iCLK => QC_Y[9].CLK
iCLK => IQ_Y[0].CLK
iCLK => IQ_Y[1].CLK
iCLK => IQ_Y[2].CLK
iCLK => IQ_Y[3].CLK
iCLK => IQ_Y[4].CLK
iCLK => IQ_Y[5].CLK
iCLK => IQ_Y[6].CLK
iCLK => IQ_Y[7].CLK
iCLK => IQ_Y[8].CLK
iCLK => IQ_Y[9].CLK
iCLK => QC_X[0].CLK
iCLK => QC_X[1].CLK
iCLK => QC_X[2].CLK
iCLK => QC_X[3].CLK
iCLK => QC_X[4].CLK
iCLK => QC_X[5].CLK
iCLK => QC_X[6].CLK
iCLK => QC_X[7].CLK
iCLK => QC_X[8].CLK
iCLK => QC_X[9].CLK
iCLK => IQ_X[0].CLK
iCLK => IQ_X[1].CLK
iCLK => IQ_X[2].CLK
iCLK => IQ_X[3].CLK
iCLK => IQ_X[4].CLK
iCLK => IQ_X[5].CLK
iCLK => IQ_X[6].CLK
iCLK => IQ_X[7].CLK
iCLK => IQ_X[8].CLK
iCLK => IQ_X[9].CLK
iCLK => QC_start.CLK
iCLK => IQ_start.CLK
iCLK => oB[0]~reg0.CLK
iCLK => oB[1]~reg0.CLK
iCLK => oB[2]~reg0.CLK
iCLK => oB[3]~reg0.CLK
iCLK => oB[4]~reg0.CLK
iCLK => oG[0]~reg0.CLK
iCLK => oG[1]~reg0.CLK
iCLK => oG[2]~reg0.CLK
iCLK => oG[3]~reg0.CLK
iCLK => oG[4]~reg0.CLK
iCLK => oG[5]~reg0.CLK
iCLK => oR[0]~reg0.CLK
iCLK => oR[1]~reg0.CLK
iCLK => oR[2]~reg0.CLK
iCLK => oR[3]~reg0.CLK
iCLK => oR[4]~reg0.CLK
iCLK => oCON_Y[0]~reg0.CLK
iCLK => oCON_Y[1]~reg0.CLK
iCLK => oCON_Y[2]~reg0.CLK
iCLK => oCON_Y[3]~reg0.CLK
iCLK => oCON_Y[4]~reg0.CLK
iCLK => oCON_Y[5]~reg0.CLK
iCLK => oCON_Y[6]~reg0.CLK
iCLK => oCON_Y[7]~reg0.CLK
iCLK => oCON_Y[8]~reg0.CLK
iCLK => oCON_Y[9]~reg0.CLK
iCLK => oCON_X[0]~reg0.CLK
iCLK => oCON_X[1]~reg0.CLK
iCLK => oCON_X[2]~reg0.CLK
iCLK => oCON_X[3]~reg0.CLK
iCLK => oCON_X[4]~reg0.CLK
iCLK => oCON_X[5]~reg0.CLK
iCLK => oCON_X[6]~reg0.CLK
iCLK => oCON_X[7]~reg0.CLK
iCLK => oCON_X[8]~reg0.CLK
iCLK => oCON_X[9]~reg0.CLK
iCLK => oSRAM_Y[0]~reg0.CLK
iCLK => oSRAM_Y[1]~reg0.CLK
iCLK => oSRAM_Y[2]~reg0.CLK
iCLK => oSRAM_Y[3]~reg0.CLK
iCLK => oSRAM_Y[4]~reg0.CLK
iCLK => oSRAM_Y[5]~reg0.CLK
iCLK => oSRAM_Y[6]~reg0.CLK
iCLK => oSRAM_Y[7]~reg0.CLK
iCLK => oSRAM_Y[8]~reg0.CLK
iCLK => oSRAM_Y[9]~reg0.CLK
iCLK => oSRAM_X[0]~reg0.CLK
iCLK => oSRAM_X[1]~reg0.CLK
iCLK => oSRAM_X[2]~reg0.CLK
iCLK => oSRAM_X[3]~reg0.CLK
iCLK => oSRAM_X[4]~reg0.CLK
iCLK => oSRAM_X[5]~reg0.CLK
iCLK => oSRAM_X[6]~reg0.CLK
iCLK => oSRAM_X[7]~reg0.CLK
iCLK => oSRAM_X[8]~reg0.CLK
iCLK => oSRAM_X[9]~reg0.CLK
iCLK => oREADY~reg0.CLK
iCLK => oREQ~reg0.CLK
iRST_N => QC_Y[0].ACLR
iRST_N => QC_Y[1].ACLR
iRST_N => QC_Y[2].ACLR
iRST_N => QC_Y[3].ACLR
iRST_N => QC_Y[4].ACLR
iRST_N => QC_Y[5].ACLR
iRST_N => QC_Y[6].ACLR
iRST_N => QC_Y[7].ACLR
iRST_N => QC_Y[8].ACLR
iRST_N => QC_Y[9].ACLR
iRST_N => IQ_Y[0].ACLR
iRST_N => IQ_Y[1].ACLR
iRST_N => IQ_Y[2].ACLR
iRST_N => IQ_Y[3].ACLR
iRST_N => IQ_Y[4].ACLR
iRST_N => IQ_Y[5].ACLR
iRST_N => IQ_Y[6].ACLR
iRST_N => IQ_Y[7].ACLR
iRST_N => IQ_Y[8].ACLR
iRST_N => IQ_Y[9].ACLR
iRST_N => QC_X[0].ACLR
iRST_N => QC_X[1].ACLR
iRST_N => QC_X[2].ACLR
iRST_N => QC_X[3].ACLR
iRST_N => QC_X[4].ACLR
iRST_N => QC_X[5].ACLR
iRST_N => QC_X[6].ACLR
iRST_N => QC_X[7].ACLR
iRST_N => QC_X[8].ACLR
iRST_N => QC_X[9].ACLR
iRST_N => IQ_X[0].ACLR
iRST_N => IQ_X[1].ACLR
iRST_N => IQ_X[2].ACLR
iRST_N => IQ_X[3].ACLR
iRST_N => IQ_X[4].ACLR
iRST_N => IQ_X[5].ACLR
iRST_N => IQ_X[6].ACLR
iRST_N => IQ_X[7].ACLR
iRST_N => IQ_X[8].ACLR
iRST_N => IQ_X[9].ACLR
iRST_N => QC_start.ACLR
iRST_N => IQ_start.ACLR
iRST_N => oB[0]~reg0.ACLR
iRST_N => oB[1]~reg0.ACLR
iRST_N => oB[2]~reg0.ACLR
iRST_N => oB[3]~reg0.ACLR
iRST_N => oB[4]~reg0.ACLR
iRST_N => oG[0]~reg0.ACLR
iRST_N => oG[1]~reg0.ACLR
iRST_N => oG[2]~reg0.ACLR
iRST_N => oG[3]~reg0.ACLR
iRST_N => oG[4]~reg0.ACLR
iRST_N => oG[5]~reg0.ACLR
iRST_N => oR[0]~reg0.ACLR
iRST_N => oR[1]~reg0.ACLR
iRST_N => oR[2]~reg0.ACLR
iRST_N => oR[3]~reg0.ACLR
iRST_N => oR[4]~reg0.ACLR
iRST_N => oCON_Y[0]~reg0.ACLR
iRST_N => oCON_Y[1]~reg0.ACLR
iRST_N => oCON_Y[2]~reg0.ACLR
iRST_N => oCON_Y[3]~reg0.ACLR
iRST_N => oCON_Y[4]~reg0.ACLR
iRST_N => oCON_Y[5]~reg0.ACLR
iRST_N => oCON_Y[6]~reg0.ACLR
iRST_N => oCON_Y[7]~reg0.ACLR
iRST_N => oCON_Y[8]~reg0.ACLR
iRST_N => oCON_Y[9]~reg0.ACLR
iRST_N => oCON_X[0]~reg0.ACLR
iRST_N => oCON_X[1]~reg0.ACLR
iRST_N => oCON_X[2]~reg0.ACLR
iRST_N => oCON_X[3]~reg0.ACLR
iRST_N => oCON_X[4]~reg0.ACLR
iRST_N => oCON_X[5]~reg0.ACLR
iRST_N => oCON_X[6]~reg0.ACLR
iRST_N => oCON_X[7]~reg0.ACLR
iRST_N => oCON_X[8]~reg0.ACLR
iRST_N => oCON_X[9]~reg0.ACLR
iRST_N => oSRAM_Y[0]~reg0.ACLR
iRST_N => oSRAM_Y[1]~reg0.ACLR
iRST_N => oSRAM_Y[2]~reg0.ACLR
iRST_N => oSRAM_Y[3]~reg0.ACLR
iRST_N => oSRAM_Y[4]~reg0.ACLR
iRST_N => oSRAM_Y[5]~reg0.ACLR
iRST_N => oSRAM_Y[6]~reg0.ACLR
iRST_N => oSRAM_Y[7]~reg0.ACLR
iRST_N => oSRAM_Y[8]~reg0.ACLR
iRST_N => oSRAM_Y[9]~reg0.ACLR
iRST_N => oSRAM_X[0]~reg0.ACLR
iRST_N => oSRAM_X[1]~reg0.ACLR
iRST_N => oSRAM_X[2]~reg0.ACLR
iRST_N => oSRAM_X[3]~reg0.ACLR
iRST_N => oSRAM_X[4]~reg0.ACLR
iRST_N => oSRAM_X[5]~reg0.ACLR
iRST_N => oSRAM_X[6]~reg0.ACLR
iRST_N => oSRAM_X[7]~reg0.ACLR
iRST_N => oSRAM_X[8]~reg0.ACLR
iRST_N => oSRAM_X[9]~reg0.ACLR
iRST_N => oREADY~reg0.ACLR
iRST_N => oREQ~reg0.ACLR
iR[0] => oR[0]~reg0.DATAIN
iR[1] => oR[1]~reg0.DATAIN
iR[2] => oR[2]~reg0.DATAIN
iR[3] => oR[3]~reg0.DATAIN
iR[4] => oR[4]~reg0.DATAIN
iG[0] => oG[0]~reg0.DATAIN
iG[1] => oG[1]~reg0.DATAIN
iG[2] => oG[2]~reg0.DATAIN
iG[3] => oG[3]~reg0.DATAIN
iG[4] => oG[4]~reg0.DATAIN
iG[5] => oG[5]~reg0.DATAIN
iB[0] => oB[0]~reg0.DATAIN
iB[1] => oB[1]~reg0.DATAIN
iB[2] => oB[2]~reg0.DATAIN
iB[3] => oB[3]~reg0.DATAIN
iB[4] => oB[4]~reg0.DATAIN
iREADY => ~NO_FANOUT~
oREQ <= oREQ~reg0.DB_MAX_OUTPUT_PORT_TYPE
oSRAM_X[0] <= oSRAM_X[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oSRAM_X[1] <= oSRAM_X[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oSRAM_X[2] <= oSRAM_X[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oSRAM_X[3] <= oSRAM_X[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oSRAM_X[4] <= oSRAM_X[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oSRAM_X[5] <= oSRAM_X[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oSRAM_X[6] <= oSRAM_X[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oSRAM_X[7] <= oSRAM_X[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oSRAM_X[8] <= oSRAM_X[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oSRAM_X[9] <= oSRAM_X[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oSRAM_Y[0] <= oSRAM_Y[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oSRAM_Y[1] <= oSRAM_Y[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oSRAM_Y[2] <= oSRAM_Y[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oSRAM_Y[3] <= oSRAM_Y[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oSRAM_Y[4] <= oSRAM_Y[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oSRAM_Y[5] <= oSRAM_Y[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oSRAM_Y[6] <= oSRAM_Y[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oSRAM_Y[7] <= oSRAM_Y[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oSRAM_Y[8] <= oSRAM_Y[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oSRAM_Y[9] <= oSRAM_Y[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
iX[0] => IQ_X[0].DATAIN
iX[0] => oSRAM_X[0]~reg0.DATAIN
iX[1] => IQ_X[1].DATAIN
iX[1] => oSRAM_X[1]~reg0.DATAIN
iX[2] => IQ_X[2].DATAIN
iX[2] => oSRAM_X[2]~reg0.DATAIN
iX[3] => IQ_X[3].DATAIN
iX[3] => oSRAM_X[3]~reg0.DATAIN
iX[4] => IQ_X[4].DATAIN
iX[4] => oSRAM_X[4]~reg0.DATAIN
iX[5] => IQ_X[5].DATAIN
iX[5] => oSRAM_X[5]~reg0.DATAIN
iX[6] => IQ_X[6].DATAIN
iX[6] => oSRAM_X[6]~reg0.DATAIN
iX[7] => IQ_X[7].DATAIN
iX[7] => oSRAM_X[7]~reg0.DATAIN
iX[8] => IQ_X[8].DATAIN
iX[8] => oSRAM_X[8]~reg0.DATAIN
iX[9] => IQ_X[9].DATAIN
iX[9] => oSRAM_X[9]~reg0.DATAIN
iY[0] => IQ_Y[0].DATAIN
iY[0] => oSRAM_Y[0]~reg0.DATAIN
iY[1] => IQ_Y[1].DATAIN
iY[1] => oSRAM_Y[1]~reg0.DATAIN
iY[2] => IQ_Y[2].DATAIN
iY[2] => oSRAM_Y[2]~reg0.DATAIN
iY[3] => IQ_Y[3].DATAIN
iY[3] => oSRAM_Y[3]~reg0.DATAIN
iY[4] => IQ_Y[4].DATAIN
iY[4] => oSRAM_Y[4]~reg0.DATAIN
iY[5] => IQ_Y[5].DATAIN
iY[5] => oSRAM_Y[5]~reg0.DATAIN
iY[6] => IQ_Y[6].DATAIN
iY[6] => oSRAM_Y[6]~reg0.DATAIN
iY[7] => IQ_Y[7].DATAIN
iY[7] => oSRAM_Y[7]~reg0.DATAIN
iY[8] => IQ_Y[8].DATAIN
iY[8] => oSRAM_Y[8]~reg0.DATAIN
iY[9] => IQ_Y[9].DATAIN
iY[9] => oSRAM_Y[9]~reg0.DATAIN
iSTART => IQ_start.DATAIN
iSTART => oREQ~reg0.DATAIN
iSTART => oSRAM_X[9]~reg0.ENA
iSTART => oSRAM_X[8]~reg0.ENA
iSTART => oSRAM_X[7]~reg0.ENA
iSTART => oSRAM_X[6]~reg0.ENA
iSTART => oSRAM_X[5]~reg0.ENA
iSTART => oSRAM_X[4]~reg0.ENA
iSTART => oSRAM_X[3]~reg0.ENA
iSTART => oSRAM_X[2]~reg0.ENA
iSTART => oSRAM_X[1]~reg0.ENA
iSTART => oSRAM_X[0]~reg0.ENA
iSTART => oSRAM_Y[9]~reg0.ENA
iSTART => oSRAM_Y[8]~reg0.ENA
iSTART => oSRAM_Y[7]~reg0.ENA
iSTART => oSRAM_Y[6]~reg0.ENA
iSTART => oSRAM_Y[5]~reg0.ENA
iSTART => oSRAM_Y[4]~reg0.ENA
iSTART => oSRAM_Y[3]~reg0.ENA
iSTART => oSRAM_Y[2]~reg0.ENA
iSTART => oSRAM_Y[1]~reg0.ENA
iSTART => oSRAM_Y[0]~reg0.ENA
oCON_X[0] <= oCON_X[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oCON_X[1] <= oCON_X[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oCON_X[2] <= oCON_X[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oCON_X[3] <= oCON_X[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oCON_X[4] <= oCON_X[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oCON_X[5] <= oCON_X[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oCON_X[6] <= oCON_X[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oCON_X[7] <= oCON_X[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oCON_X[8] <= oCON_X[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oCON_X[9] <= oCON_X[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oCON_Y[0] <= oCON_Y[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oCON_Y[1] <= oCON_Y[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oCON_Y[2] <= oCON_Y[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oCON_Y[3] <= oCON_Y[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oCON_Y[4] <= oCON_Y[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oCON_Y[5] <= oCON_Y[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oCON_Y[6] <= oCON_Y[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oCON_Y[7] <= oCON_Y[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oCON_Y[8] <= oCON_Y[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oCON_Y[9] <= oCON_Y[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oR[0] <= oR[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oR[1] <= oR[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oR[2] <= oR[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oR[3] <= oR[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oR[4] <= oR[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oG[0] <= oG[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oG[1] <= oG[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oG[2] <= oG[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oG[3] <= oG[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oG[4] <= oG[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oG[5] <= oG[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oB[0] <= oB[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oB[1] <= oB[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oB[2] <= oB[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oB[3] <= oB[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oB[4] <= oB[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oREADY <= oREADY~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ProCam|COUNTER:counter
iCLK => oCOUNT[0]~reg0.CLK
iCLK => oCOUNT[1]~reg0.CLK
iCLK => oCOUNT[2]~reg0.CLK
iCLK => oCOUNT[3]~reg0.CLK
iCLK => oCOUNT[4]~reg0.CLK
iCLK => oCOUNT[5]~reg0.CLK
iCLK => oCOUNT[6]~reg0.CLK
iCLK => oCOUNT[7]~reg0.CLK
iCLK => oCOUNT[8]~reg0.CLK
iCLK => oCOUNT[9]~reg0.CLK
iRST => oCOUNT[0]~reg0.ACLR
iRST => oCOUNT[1]~reg0.ACLR
iRST => oCOUNT[2]~reg0.ACLR
iRST => oCOUNT[3]~reg0.ACLR
iRST => oCOUNT[4]~reg0.ACLR
iRST => oCOUNT[5]~reg0.ACLR
iRST => oCOUNT[6]~reg0.ACLR
iRST => oCOUNT[7]~reg0.ACLR
iRST => oCOUNT[8]~reg0.ACLR
iRST => oCOUNT[9]~reg0.ACLR
iSIGNAL => next_oCOUNT[9].OUTPUTSELECT
iSIGNAL => next_oCOUNT[8].OUTPUTSELECT
iSIGNAL => next_oCOUNT[7].OUTPUTSELECT
iSIGNAL => next_oCOUNT[6].OUTPUTSELECT
iSIGNAL => next_oCOUNT[5].OUTPUTSELECT
iSIGNAL => next_oCOUNT[4].OUTPUTSELECT
iSIGNAL => next_oCOUNT[3].OUTPUTSELECT
iSIGNAL => next_oCOUNT[2].OUTPUTSELECT
iSIGNAL => next_oCOUNT[1].OUTPUTSELECT
iSIGNAL => next_oCOUNT[0].OUTPUTSELECT
oCOUNT[0] <= oCOUNT[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oCOUNT[1] <= oCOUNT[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oCOUNT[2] <= oCOUNT[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oCOUNT[3] <= oCOUNT[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oCOUNT[4] <= oCOUNT[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oCOUNT[5] <= oCOUNT[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oCOUNT[6] <= oCOUNT[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oCOUNT[7] <= oCOUNT[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oCOUNT[8] <= oCOUNT[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oCOUNT[9] <= oCOUNT[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ProCam|ALT:alt
clk_pixl => devs2[0].CLK
clk_pixl => devs2[1].CLK
clk_pixl => devs2[2].CLK
clk_pixl => devs2[3].CLK
clk_pixl => devs2[4].CLK
clk_pixl => devs2[5].CLK
clk_pixl => devs2[6].CLK
clk_pixl => devs2[7].CLK
clk_pixl => devs2[8].CLK
clk_pixl => devs2[9].CLK
clk_pixl => devs2[10].CLK
clk_pixl => devs2[11].CLK
clk_pixl => devs2[12].CLK
clk_pixl => devs2[13].CLK
clk_pixl => devs2[14].CLK
clk_pixl => devs2[15].CLK
clk_pixl => devs2[16].CLK
clk_pixl => devs2[17].CLK
clk_pixl => devs2[18].CLK
clk_pixl => devs2[19].CLK
clk_pixl => devs2[20].CLK
clk_pixl => devs2[21].CLK
clk_pixl => devs2[22].CLK
clk_pixl => devs2[23].CLK
clk_pixl => devs2[24].CLK
clk_pixl => devs2[25].CLK
clk_pixl => devs2[26].CLK
clk_pixl => devs2[27].CLK
clk_pixl => devs2[28].CLK
clk_pixl => devs2[29].CLK
clk_pixl => devs2[30].CLK
clk_pixl => devs2[31].CLK
clk_pixl => devs2[32].CLK
clk_pixl => devs2[33].CLK
clk_pixl => devs2[34].CLK
clk_pixl => devs2[35].CLK
clk_pixl => devs2[36].CLK
clk_pixl => devs2[37].CLK
clk_pixl => devs2[38].CLK
clk_pixl => devs2[39].CLK
clk_pixl => devs2[40].CLK
clk_pixl => devs2[41].CLK
clk_pixl => devs2[42].CLK
clk_pixl => devs2[43].CLK
clk_pixl => devs2[44].CLK
clk_pixl => devs2[45].CLK
clk_pixl => devs2[46].CLK
clk_pixl => devs2[47].CLK
clk_pixl => devs2[48].CLK
clk_pixl => devs2[49].CLK
clk_pixl => devs2[50].CLK
clk_pixl => devs2[51].CLK
clk_pixl => devs2[52].CLK
clk_pixl => devs2[53].CLK
clk_pixl => devs2[54].CLK
clk_pixl => devs2[55].CLK
clk_pixl => devs2[56].CLK
clk_pixl => devs2[57].CLK
clk_pixl => devs2[58].CLK
clk_pixl => devs2[59].CLK
clk_pixl => devs2[60].CLK
clk_pixl => devs2[61].CLK
clk_pixl => devs2[62].CLK
clk_pixl => devs2[63].CLK
clk_pixl => tDev[0].CLK
clk_pixl => tDev[1].CLK
clk_pixl => tDev[2].CLK
clk_pixl => tDev[3].CLK
clk_pixl => tDev[4].CLK
clk_pixl => tDev[5].CLK
clk_pixl => tDev[6].CLK
clk_pixl => tDev[7].CLK
clk_pixl => tDev[8].CLK
clk_pixl => tDev[9].CLK
clk_pixl => tDev[10].CLK
clk_pixl => tDev[11].CLK
clk_pixl => tDev[12].CLK
clk_pixl => tDev[13].CLK
clk_pixl => tDev[14].CLK
clk_pixl => tDev[15].CLK
clk_pixl => tDev[16].CLK
clk_pixl => tDev[17].CLK
clk_pixl => tDev[18].CLK
clk_pixl => tDev[19].CLK
clk_pixl => tDev[20].CLK
clk_pixl => tDev[21].CLK
clk_pixl => tDev[22].CLK
clk_pixl => tDev[23].CLK
clk_pixl => tDev[24].CLK
clk_pixl => tDev[25].CLK
clk_pixl => tDev[26].CLK
clk_pixl => tDev[27].CLK
clk_pixl => tDev[28].CLK
clk_pixl => tDev[29].CLK
clk_pixl => tDev[30].CLK
clk_pixl => tDev[31].CLK
clk_pixl => tDev[32].CLK
clk_pixl => tDev[33].CLK
clk_pixl => tDev[34].CLK
clk_pixl => tDev[35].CLK
clk_pixl => tDev[36].CLK
clk_pixl => tDev[37].CLK
clk_pixl => tDev[38].CLK
clk_pixl => tDev[39].CLK
clk_pixl => tDev[40].CLK
clk_pixl => tDev[41].CLK
clk_pixl => tDev[42].CLK
clk_pixl => tDev[43].CLK
clk_pixl => tDev[44].CLK
clk_pixl => tDev[45].CLK
clk_pixl => tDev[46].CLK
clk_pixl => tDev[47].CLK
clk_pixl => tDev[48].CLK
clk_pixl => tDev[49].CLK
clk_pixl => tDev[50].CLK
clk_pixl => tDev[51].CLK
clk_pixl => tDev[52].CLK
clk_pixl => tDev[53].CLK
clk_pixl => tDev[54].CLK
clk_pixl => tDev[55].CLK
clk_pixl => tDev[56].CLK
clk_pixl => tDev[57].CLK
clk_pixl => tDev[58].CLK
clk_pixl => tDev[59].CLK
clk_pixl => tDev[60].CLK
clk_pixl => tDev[61].CLK
clk_pixl => tDev[62].CLK
clk_pixl => tDev[63].CLK
clk_pixl => mFDs2[0].CLK
clk_pixl => mFDs2[1].CLK
clk_pixl => mFDs2[2].CLK
clk_pixl => mFDs2[3].CLK
clk_pixl => mFDs2[4].CLK
clk_pixl => mFDs2[5].CLK
clk_pixl => mFDs2[6].CLK
clk_pixl => mFDs2[7].CLK
clk_pixl => mFDs2[8].CLK
clk_pixl => mFDs2[9].CLK
clk_pixl => mFDs2[10].CLK
clk_pixl => mFDs2[11].CLK
clk_pixl => mFDs2[12].CLK
clk_pixl => mFDs2[13].CLK
clk_pixl => mFDs2[14].CLK
clk_pixl => mFDs2[15].CLK
clk_pixl => mFDs2[16].CLK
clk_pixl => mFDs2[17].CLK
clk_pixl => mFDs2[18].CLK
clk_pixl => mFDs2[19].CLK
clk_pixl => mFDs2[20].CLK
clk_pixl => mFDs2[21].CLK
clk_pixl => mFDs2[22].CLK
clk_pixl => mFDs2[23].CLK
clk_pixl => mFDs2[24].CLK
clk_pixl => mFDs2[25].CLK
clk_pixl => mFDs2[26].CLK
clk_pixl => mFDs2[27].CLK
clk_pixl => mFDs2[28].CLK
clk_pixl => mFDs2[29].CLK
clk_pixl => mFDs2[30].CLK
clk_pixl => mFDs2[31].CLK
clk_pixl => mFDs2[32].CLK
clk_pixl => mFDs2[33].CLK
clk_pixl => mFDs2[34].CLK
clk_pixl => mFDs2[35].CLK
clk_pixl => mFDs2[36].CLK
clk_pixl => mFDs2[37].CLK
clk_pixl => mFDs2[38].CLK
clk_pixl => mFDs2[39].CLK
clk_pixl => mFDs2[40].CLK
clk_pixl => mFDs2[41].CLK
clk_pixl => mFDs2[42].CLK
clk_pixl => mFDs2[43].CLK
clk_pixl => mFDs2[44].CLK
clk_pixl => mFDs2[45].CLK
clk_pixl => mFDs2[46].CLK
clk_pixl => mFDs2[47].CLK
clk_pixl => mFDs2[48].CLK
clk_pixl => mFDs2[49].CLK
clk_pixl => mFDs2[50].CLK
clk_pixl => mFDs2[51].CLK
clk_pixl => mFDs2[52].CLK
clk_pixl => mFDs2[53].CLK
clk_pixl => mFDs2[54].CLK
clk_pixl => mFDs2[55].CLK
clk_pixl => mFDs2[56].CLK
clk_pixl => mFDs2[57].CLK
clk_pixl => mFDs2[58].CLK
clk_pixl => mFDs2[59].CLK
clk_pixl => mFDs2[60].CLK
clk_pixl => mFDs2[61].CLK
clk_pixl => mFDs2[62].CLK
clk_pixl => mFDs2[63].CLK
clk_pixl => tFDs2[0].CLK
clk_pixl => tFDs2[1].CLK
clk_pixl => tFDs2[2].CLK
clk_pixl => tFDs2[3].CLK
clk_pixl => tFDs2[4].CLK
clk_pixl => tFDs2[5].CLK
clk_pixl => tFDs2[6].CLK
clk_pixl => tFDs2[7].CLK
clk_pixl => tFDs2[8].CLK
clk_pixl => tFDs2[9].CLK
clk_pixl => tFDs2[10].CLK
clk_pixl => tFDs2[11].CLK
clk_pixl => tFDs2[12].CLK
clk_pixl => tFDs2[13].CLK
clk_pixl => tFDs2[14].CLK
clk_pixl => tFDs2[15].CLK
clk_pixl => tFDs2[16].CLK
clk_pixl => tFDs2[17].CLK
clk_pixl => tFDs2[18].CLK
clk_pixl => tFDs2[19].CLK
clk_pixl => tFDs2[20].CLK
clk_pixl => tFDs2[21].CLK
clk_pixl => tFDs2[22].CLK
clk_pixl => tFDs2[23].CLK
clk_pixl => tFDs2[24].CLK
clk_pixl => tFDs2[25].CLK
clk_pixl => tFDs2[26].CLK
clk_pixl => tFDs2[27].CLK
clk_pixl => tFDs2[28].CLK
clk_pixl => tFDs2[29].CLK
clk_pixl => tFDs2[30].CLK
clk_pixl => tFDs2[31].CLK
clk_pixl => tAMB_B[0].CLK
clk_pixl => tAMB_B[1].CLK
clk_pixl => tAMB_B[2].CLK
clk_pixl => tAMB_B[3].CLK
clk_pixl => tAMB_B[4].CLK
clk_pixl => tAMB_B[5].CLK
clk_pixl => tAMB_B[6].CLK
clk_pixl => tAMB_B[7].CLK
clk_pixl => tAMB_B[8].CLK
clk_pixl => tAMB_B[9].CLK
clk_pixl => tAMB_B[10].CLK
clk_pixl => tAMB_B[11].CLK
clk_pixl => tAMB_B[12].CLK
clk_pixl => tAMB_B[13].CLK
clk_pixl => tAMB_B[14].CLK
clk_pixl => tAMB_B[15].CLK
clk_pixl => tAMB_B[16].CLK
clk_pixl => tAMB_B[17].CLK
clk_pixl => tAMB_B[18].CLK
clk_pixl => tAMB_B[19].CLK
clk_pixl => tAMB_B[20].CLK
clk_pixl => tAMB_B[21].CLK
clk_pixl => tAMB_B[22].CLK
clk_pixl => tAMB_B[23].CLK
clk_pixl => tAMB_B[24].CLK
clk_pixl => tAMB_B[25].CLK
clk_pixl => tAMB_B[26].CLK
clk_pixl => tAMB_B[27].CLK
clk_pixl => tAMB_B[28].CLK
clk_pixl => tAMB_B[29].CLK
clk_pixl => tAMB_B[30].CLK
clk_pixl => tAMB_B[31].CLK
clk_pixl => tAMB_G[0].CLK
clk_pixl => tAMB_G[1].CLK
clk_pixl => tAMB_G[2].CLK
clk_pixl => tAMB_G[3].CLK
clk_pixl => tAMB_G[4].CLK
clk_pixl => tAMB_G[5].CLK
clk_pixl => tAMB_G[6].CLK
clk_pixl => tAMB_G[7].CLK
clk_pixl => tAMB_G[8].CLK
clk_pixl => tAMB_G[9].CLK
clk_pixl => tAMB_G[10].CLK
clk_pixl => tAMB_G[11].CLK
clk_pixl => tAMB_G[12].CLK
clk_pixl => tAMB_G[13].CLK
clk_pixl => tAMB_G[14].CLK
clk_pixl => tAMB_G[15].CLK
clk_pixl => tAMB_G[16].CLK
clk_pixl => tAMB_G[17].CLK
clk_pixl => tAMB_G[18].CLK
clk_pixl => tAMB_G[19].CLK
clk_pixl => tAMB_G[20].CLK
clk_pixl => tAMB_G[21].CLK
clk_pixl => tAMB_G[22].CLK
clk_pixl => tAMB_G[23].CLK
clk_pixl => tAMB_G[24].CLK
clk_pixl => tAMB_G[25].CLK
clk_pixl => tAMB_G[26].CLK
clk_pixl => tAMB_G[27].CLK
clk_pixl => tAMB_G[28].CLK
clk_pixl => tAMB_G[29].CLK
clk_pixl => tAMB_G[30].CLK
clk_pixl => tAMB_G[31].CLK
clk_pixl => tAMB_R[0].CLK
clk_pixl => tAMB_R[1].CLK
clk_pixl => tAMB_R[2].CLK
clk_pixl => tAMB_R[3].CLK
clk_pixl => tAMB_R[4].CLK
clk_pixl => tAMB_R[5].CLK
clk_pixl => tAMB_R[6].CLK
clk_pixl => tAMB_R[7].CLK
clk_pixl => tAMB_R[8].CLK
clk_pixl => tAMB_R[9].CLK
clk_pixl => tAMB_R[10].CLK
clk_pixl => tAMB_R[11].CLK
clk_pixl => tAMB_R[12].CLK
clk_pixl => tAMB_R[13].CLK
clk_pixl => tAMB_R[14].CLK
clk_pixl => tAMB_R[15].CLK
clk_pixl => tAMB_R[16].CLK
clk_pixl => tAMB_R[17].CLK
clk_pixl => tAMB_R[18].CLK
clk_pixl => tAMB_R[19].CLK
clk_pixl => tAMB_R[20].CLK
clk_pixl => tAMB_R[21].CLK
clk_pixl => tAMB_R[22].CLK
clk_pixl => tAMB_R[23].CLK
clk_pixl => tAMB_R[24].CLK
clk_pixl => tAMB_R[25].CLK
clk_pixl => tAMB_R[26].CLK
clk_pixl => tAMB_R[27].CLK
clk_pixl => tAMB_R[28].CLK
clk_pixl => tAMB_R[29].CLK
clk_pixl => tAMB_R[30].CLK
clk_pixl => tAMB_R[31].CLK
clk_pixl => FDs2[0].CLK
clk_pixl => FDs2[1].CLK
clk_pixl => FDs2[2].CLK
clk_pixl => FDs2[3].CLK
clk_pixl => FDs2[4].CLK
clk_pixl => FDs2[5].CLK
clk_pixl => FDs2[6].CLK
clk_pixl => FDs2[7].CLK
clk_pixl => FDs2[8].CLK
clk_pixl => FDs2[9].CLK
clk_pixl => FDs2[10].CLK
clk_pixl => FDs2[11].CLK
clk_pixl => FDs2[12].CLK
clk_pixl => FDs2[13].CLK
clk_pixl => FDs2[14].CLK
clk_pixl => FDs2[15].CLK
clk_pixl => FDs2[16].CLK
clk_pixl => FDs2[17].CLK
clk_pixl => FDs2[18].CLK
clk_pixl => FDs2[19].CLK
clk_pixl => FDs2[20].CLK
clk_pixl => FDs2[21].CLK
clk_pixl => FDs2[22].CLK
clk_pixl => FDs2[23].CLK
clk_pixl => FDs2[24].CLK
clk_pixl => FDs2[25].CLK
clk_pixl => FDs2[26].CLK
clk_pixl => FDs2[27].CLK
clk_pixl => FDs2[28].CLK
clk_pixl => FDs2[29].CLK
clk_pixl => FDs2[30].CLK
clk_pixl => FDs2[31].CLK
clk_pixl => FDs2_B[0].CLK
clk_pixl => FDs2_B[1].CLK
clk_pixl => FDs2_B[2].CLK
clk_pixl => FDs2_B[3].CLK
clk_pixl => FDs2_B[4].CLK
clk_pixl => FDs2_B[5].CLK
clk_pixl => FDs2_B[6].CLK
clk_pixl => FDs2_B[7].CLK
clk_pixl => FDs2_B[8].CLK
clk_pixl => FDs2_B[9].CLK
clk_pixl => FDs2_B[10].CLK
clk_pixl => FDs2_B[11].CLK
clk_pixl => FDs2_B[12].CLK
clk_pixl => FDs2_B[13].CLK
clk_pixl => FDs2_B[14].CLK
clk_pixl => FDs2_B[15].CLK
clk_pixl => FDs2_B[16].CLK
clk_pixl => FDs2_B[17].CLK
clk_pixl => FDs2_B[18].CLK
clk_pixl => FDs2_B[19].CLK
clk_pixl => FDs2_B[20].CLK
clk_pixl => FDs2_B[21].CLK
clk_pixl => FDs2_B[22].CLK
clk_pixl => FDs2_B[23].CLK
clk_pixl => FDs2_B[24].CLK
clk_pixl => FDs2_B[25].CLK
clk_pixl => FDs2_B[26].CLK
clk_pixl => FDs2_B[27].CLK
clk_pixl => FDs2_B[28].CLK
clk_pixl => FDs2_B[29].CLK
clk_pixl => FDs2_B[30].CLK
clk_pixl => FDs2_B[31].CLK
clk_pixl => FDs2_G[0].CLK
clk_pixl => FDs2_G[1].CLK
clk_pixl => FDs2_G[2].CLK
clk_pixl => FDs2_G[3].CLK
clk_pixl => FDs2_G[4].CLK
clk_pixl => FDs2_G[5].CLK
clk_pixl => FDs2_G[6].CLK
clk_pixl => FDs2_G[7].CLK
clk_pixl => FDs2_G[8].CLK
clk_pixl => FDs2_G[9].CLK
clk_pixl => FDs2_G[10].CLK
clk_pixl => FDs2_G[11].CLK
clk_pixl => FDs2_G[12].CLK
clk_pixl => FDs2_G[13].CLK
clk_pixl => FDs2_G[14].CLK
clk_pixl => FDs2_G[15].CLK
clk_pixl => FDs2_G[16].CLK
clk_pixl => FDs2_G[17].CLK
clk_pixl => FDs2_G[18].CLK
clk_pixl => FDs2_G[19].CLK
clk_pixl => FDs2_G[20].CLK
clk_pixl => FDs2_G[21].CLK
clk_pixl => FDs2_G[22].CLK
clk_pixl => FDs2_G[23].CLK
clk_pixl => FDs2_G[24].CLK
clk_pixl => FDs2_G[25].CLK
clk_pixl => FDs2_G[26].CLK
clk_pixl => FDs2_G[27].CLK
clk_pixl => FDs2_G[28].CLK
clk_pixl => FDs2_G[29].CLK
clk_pixl => FDs2_G[30].CLK
clk_pixl => FDs2_G[31].CLK
clk_pixl => FDs2_R[0].CLK
clk_pixl => FDs2_R[1].CLK
clk_pixl => FDs2_R[2].CLK
clk_pixl => FDs2_R[3].CLK
clk_pixl => FDs2_R[4].CLK
clk_pixl => FDs2_R[5].CLK
clk_pixl => FDs2_R[6].CLK
clk_pixl => FDs2_R[7].CLK
clk_pixl => FDs2_R[8].CLK
clk_pixl => FDs2_R[9].CLK
clk_pixl => FDs2_R[10].CLK
clk_pixl => FDs2_R[11].CLK
clk_pixl => FDs2_R[12].CLK
clk_pixl => FDs2_R[13].CLK
clk_pixl => FDs2_R[14].CLK
clk_pixl => FDs2_R[15].CLK
clk_pixl => FDs2_R[16].CLK
clk_pixl => FDs2_R[17].CLK
clk_pixl => FDs2_R[18].CLK
clk_pixl => FDs2_R[19].CLK
clk_pixl => FDs2_R[20].CLK
clk_pixl => FDs2_R[21].CLK
clk_pixl => FDs2_R[22].CLK
clk_pixl => FDs2_R[23].CLK
clk_pixl => FDs2_R[24].CLK
clk_pixl => FDs2_R[25].CLK
clk_pixl => FDs2_R[26].CLK
clk_pixl => FDs2_R[27].CLK
clk_pixl => FDs2_R[28].CLK
clk_pixl => FDs2_R[29].CLK
clk_pixl => FDs2_R[30].CLK
clk_pixl => FDs2_R[31].CLK
clk_pixl => delB[0].CLK
clk_pixl => delB[1].CLK
clk_pixl => delB[2].CLK
clk_pixl => delB[3].CLK
clk_pixl => delB[4].CLK
clk_pixl => delB[5].CLK
clk_pixl => delG[0].CLK
clk_pixl => delG[1].CLK
clk_pixl => delG[2].CLK
clk_pixl => delG[3].CLK
clk_pixl => delG[4].CLK
clk_pixl => delG[5].CLK
clk_pixl => delR[0].CLK
clk_pixl => delR[1].CLK
clk_pixl => delR[2].CLK
clk_pixl => delR[3].CLK
clk_pixl => delR[4].CLK
clk_pixl => delR[5].CLK
clk_pixl => CCD_B[0].CLK
clk_pixl => CCD_B[1].CLK
clk_pixl => CCD_B[2].CLK
clk_pixl => CCD_B[3].CLK
clk_pixl => CCD_B[4].CLK
clk_pixl => CCD_B[5].CLK
clk_pixl => CCD_G[0].CLK
clk_pixl => CCD_G[1].CLK
clk_pixl => CCD_G[2].CLK
clk_pixl => CCD_G[3].CLK
clk_pixl => CCD_G[4].CLK
clk_pixl => CCD_G[5].CLK
clk_pixl => CCD_R[0].CLK
clk_pixl => CCD_R[1].CLK
clk_pixl => CCD_R[2].CLK
clk_pixl => CCD_R[3].CLK
clk_pixl => CCD_R[4].CLK
clk_pixl => CCD_R[5].CLK
clk_pixl => DVI_B[0].CLK
clk_pixl => DVI_B[1].CLK
clk_pixl => DVI_B[2].CLK
clk_pixl => DVI_B[3].CLK
clk_pixl => DVI_B[4].CLK
clk_pixl => DVI_B[5].CLK
clk_pixl => DVI_G[0].CLK
clk_pixl => DVI_G[1].CLK
clk_pixl => DVI_G[2].CLK
clk_pixl => DVI_G[3].CLK
clk_pixl => DVI_G[4].CLK
clk_pixl => DVI_G[5].CLK
clk_pixl => DVI_R[0].CLK
clk_pixl => DVI_R[1].CLK
clk_pixl => DVI_R[2].CLK
clk_pixl => DVI_R[3].CLK
clk_pixl => DVI_R[4].CLK
clk_pixl => DVI_R[5].CLK
clk_pixl => syncY[0].CLK
clk_pixl => syncY[1].CLK
clk_pixl => syncY[2].CLK
clk_pixl => syncY[3].CLK
clk_pixl => syncY[4].CLK
clk_pixl => syncY[5].CLK
clk_pixl => syncY[6].CLK
clk_pixl => syncY[7].CLK
clk_pixl => syncY[8].CLK
clk_pixl => syncY[9].CLK
clk_pixl => syncX[0].CLK
clk_pixl => syncX[1].CLK
clk_pixl => syncX[2].CLK
clk_pixl => syncX[3].CLK
clk_pixl => syncX[4].CLK
clk_pixl => syncX[5].CLK
clk_pixl => syncX[6].CLK
clk_pixl => syncX[7].CLK
clk_pixl => syncX[8].CLK
clk_pixl => syncX[9].CLK
clk_pixl => covar_o[0]~reg0.CLK
clk_pixl => covar_o[1]~reg0.CLK
clk_pixl => covar_o[2]~reg0.CLK
clk_pixl => covar_o[3]~reg0.CLK
clk_pixl => covar_o[4]~reg0.CLK
clk_pixl => covar_o[5]~reg0.CLK
clk_pixl => covar_o[6]~reg0.CLK
clk_pixl => covar_o[7]~reg0.CLK
clk_pixl => covar_o[8]~reg0.CLK
clk_pixl => covar_o[9]~reg0.CLK
clk_pixl => covar_o[10]~reg0.CLK
clk_pixl => covar_o[11]~reg0.CLK
clk_pixl => covar_o[12]~reg0.CLK
clk_pixl => covar_o[13]~reg0.CLK
clk_pixl => covar_o[14]~reg0.CLK
clk_pixl => covar_o[15]~reg0.CLK
clk_pixl => covar_o[16]~reg0.CLK
clk_pixl => covar_o[17]~reg0.CLK
clk_pixl => covar_o[18]~reg0.CLK
clk_pixl => covar_o[19]~reg0.CLK
clk_pixl => covar_o[20]~reg0.CLK
clk_pixl => covar_o[21]~reg0.CLK
clk_pixl => covar_o[22]~reg0.CLK
clk_pixl => covar_o[23]~reg0.CLK
clk_pixl => covar_o[24]~reg0.CLK
clk_pixl => covar_o[25]~reg0.CLK
clk_pixl => covar_o[26]~reg0.CLK
clk_pixl => covar_o[27]~reg0.CLK
clk_pixl => covar_o[28]~reg0.CLK
clk_pixl => covar_o[29]~reg0.CLK
clk_pixl => covar_o[30]~reg0.CLK
clk_pixl => covar_o[31]~reg0.CLK
clk_pixl => covar_o[32]~reg0.CLK
clk_pixl => covar_o[33]~reg0.CLK
clk_pixl => covar_o[34]~reg0.CLK
clk_pixl => covar_o[35]~reg0.CLK
clk_pixl => covar_o[36]~reg0.CLK
clk_pixl => covar_o[37]~reg0.CLK
clk_pixl => covar_o[38]~reg0.CLK
clk_pixl => covar_o[39]~reg0.CLK
clk_pixl => covar_o[40]~reg0.CLK
clk_pixl => covar_o[41]~reg0.CLK
clk_pixl => covar_o[42]~reg0.CLK
clk_pixl => covar_o[43]~reg0.CLK
clk_pixl => covar_o[44]~reg0.CLK
clk_pixl => covar_o[45]~reg0.CLK
clk_pixl => covar_o[46]~reg0.CLK
clk_pixl => covar_o[47]~reg0.CLK
clk_pixl => covar_o[48]~reg0.CLK
clk_pixl => covar_o[49]~reg0.CLK
clk_pixl => covar_o[50]~reg0.CLK
clk_pixl => covar_o[51]~reg0.CLK
clk_pixl => covar_o[52]~reg0.CLK
clk_pixl => covar_o[53]~reg0.CLK
clk_pixl => covar_o[54]~reg0.CLK
clk_pixl => covar_o[55]~reg0.CLK
clk_pixl => covar_o[56]~reg0.CLK
clk_pixl => covar_o[57]~reg0.CLK
clk_pixl => covar_o[58]~reg0.CLK
clk_pixl => covar_o[59]~reg0.CLK
clk_pixl => covar_o[60]~reg0.CLK
clk_pixl => covar_o[61]~reg0.CLK
clk_pixl => covar_o[62]~reg0.CLK
clk_pixl => covar_o[63]~reg0.CLK
clk_pixl => mean_o[0]~reg0.CLK
clk_pixl => mean_o[1]~reg0.CLK
clk_pixl => mean_o[2]~reg0.CLK
clk_pixl => mean_o[3]~reg0.CLK
clk_pixl => mean_o[4]~reg0.CLK
clk_pixl => mean_o[5]~reg0.CLK
clk_pixl => mean_o[6]~reg0.CLK
clk_pixl => mean_o[7]~reg0.CLK
clk_pixl => mean_o[8]~reg0.CLK
clk_pixl => mean_o[9]~reg0.CLK
clk_pixl => mean_o[10]~reg0.CLK
clk_pixl => mean_o[11]~reg0.CLK
clk_pixl => mean_o[12]~reg0.CLK
clk_pixl => mean_o[13]~reg0.CLK
clk_pixl => mean_o[14]~reg0.CLK
clk_pixl => mean_o[15]~reg0.CLK
clk_pixl => mean_o[16]~reg0.CLK
clk_pixl => mean_o[17]~reg0.CLK
clk_pixl => mean_o[18]~reg0.CLK
clk_pixl => mean_o[19]~reg0.CLK
clk_pixl => mean_o[20]~reg0.CLK
clk_pixl => mean_o[21]~reg0.CLK
clk_pixl => mean_o[22]~reg0.CLK
clk_pixl => mean_o[23]~reg0.CLK
clk_pixl => mean_o[24]~reg0.CLK
clk_pixl => mean_o[25]~reg0.CLK
clk_pixl => mean_o[26]~reg0.CLK
clk_pixl => mean_o[27]~reg0.CLK
clk_pixl => mean_o[28]~reg0.CLK
clk_pixl => mean_o[29]~reg0.CLK
clk_pixl => mean_o[30]~reg0.CLK
clk_pixl => mean_o[31]~reg0.CLK
clk_pixl => amb_SHIFT_B[0].CLK
clk_pixl => amb_SHIFT_B[1].CLK
clk_pixl => amb_SHIFT_B[2].CLK
clk_pixl => amb_SHIFT_B[3].CLK
clk_pixl => amb_SHIFT_B[4].CLK
clk_pixl => amb_SHIFT_B[5].CLK
clk_pixl => amb_SHIFT_B[6].CLK
clk_pixl => amb_SHIFT_B[7].CLK
clk_pixl => amb_SHIFT_G[0].CLK
clk_pixl => amb_SHIFT_G[1].CLK
clk_pixl => amb_SHIFT_G[2].CLK
clk_pixl => amb_SHIFT_G[3].CLK
clk_pixl => amb_SHIFT_G[4].CLK
clk_pixl => amb_SHIFT_G[5].CLK
clk_pixl => amb_SHIFT_G[6].CLK
clk_pixl => amb_SHIFT_G[7].CLK
clk_pixl => amb_SHIFT_R[0].CLK
clk_pixl => amb_SHIFT_R[1].CLK
clk_pixl => amb_SHIFT_R[2].CLK
clk_pixl => amb_SHIFT_R[3].CLK
clk_pixl => amb_SHIFT_R[4].CLK
clk_pixl => amb_SHIFT_R[5].CLK
clk_pixl => amb_SHIFT_R[6].CLK
clk_pixl => amb_SHIFT_R[7].CLK
clk_frame => AMB_SHIFT_B_o[0]~reg0.CLK
clk_frame => AMB_SHIFT_B_o[1]~reg0.CLK
clk_frame => AMB_SHIFT_B_o[2]~reg0.CLK
clk_frame => AMB_SHIFT_B_o[3]~reg0.CLK
clk_frame => AMB_SHIFT_B_o[4]~reg0.CLK
clk_frame => AMB_SHIFT_B_o[5]~reg0.CLK
clk_frame => AMB_SHIFT_B_o[6]~reg0.CLK
clk_frame => AMB_SHIFT_B_o[7]~reg0.CLK
clk_frame => AMB_SHIFT_G_o[0]~reg0.CLK
clk_frame => AMB_SHIFT_G_o[1]~reg0.CLK
clk_frame => AMB_SHIFT_G_o[2]~reg0.CLK
clk_frame => AMB_SHIFT_G_o[3]~reg0.CLK
clk_frame => AMB_SHIFT_G_o[4]~reg0.CLK
clk_frame => AMB_SHIFT_G_o[5]~reg0.CLK
clk_frame => AMB_SHIFT_G_o[6]~reg0.CLK
clk_frame => AMB_SHIFT_G_o[7]~reg0.CLK
clk_frame => AMB_SHIFT_R_o[0]~reg0.CLK
clk_frame => AMB_SHIFT_R_o[1]~reg0.CLK
clk_frame => AMB_SHIFT_R_o[2]~reg0.CLK
clk_frame => AMB_SHIFT_R_o[3]~reg0.CLK
clk_frame => AMB_SHIFT_R_o[4]~reg0.CLK
clk_frame => AMB_SHIFT_R_o[5]~reg0.CLK
clk_frame => AMB_SHIFT_R_o[6]~reg0.CLK
clk_frame => AMB_SHIFT_R_o[7]~reg0.CLK
clk_frame => Devs2[0].CLK
clk_frame => Devs2[1].CLK
clk_frame => Devs2[2].CLK
clk_frame => Devs2[3].CLK
clk_frame => Devs2[4].CLK
clk_frame => Devs2[5].CLK
clk_frame => Devs2[6].CLK
clk_frame => Devs2[7].CLK
clk_frame => Devs2[8].CLK
clk_frame => Devs2[9].CLK
clk_frame => Devs2[10].CLK
clk_frame => Devs2[11].CLK
clk_frame => Devs2[12].CLK
clk_frame => Devs2[13].CLK
clk_frame => Devs2[14].CLK
clk_frame => Devs2[15].CLK
clk_frame => Devs2[16].CLK
clk_frame => Devs2[17].CLK
clk_frame => Devs2[18].CLK
clk_frame => Devs2[19].CLK
clk_frame => Devs2[20].CLK
clk_frame => Devs2[21].CLK
clk_frame => Devs2[22].CLK
clk_frame => Devs2[23].CLK
clk_frame => Devs2[24].CLK
clk_frame => Devs2[25].CLK
clk_frame => Devs2[26].CLK
clk_frame => Devs2[27].CLK
clk_frame => Devs2[28].CLK
clk_frame => Devs2[29].CLK
clk_frame => Devs2[30].CLK
clk_frame => Devs2[31].CLK
clk_frame => Devs2[32].CLK
clk_frame => Devs2[33].CLK
clk_frame => Devs2[34].CLK
clk_frame => Devs2[35].CLK
clk_frame => Devs2[36].CLK
clk_frame => Devs2[37].CLK
clk_frame => Devs2[38].CLK
clk_frame => Devs2[39].CLK
clk_frame => Devs2[40].CLK
clk_frame => Devs2[41].CLK
clk_frame => Devs2[42].CLK
clk_frame => Devs2[43].CLK
clk_frame => Devs2[44].CLK
clk_frame => Devs2[45].CLK
clk_frame => Devs2[46].CLK
clk_frame => Devs2[47].CLK
clk_frame => Devs2[48].CLK
clk_frame => Devs2[49].CLK
clk_frame => Devs2[50].CLK
clk_frame => Devs2[51].CLK
clk_frame => Devs2[52].CLK
clk_frame => Devs2[53].CLK
clk_frame => Devs2[54].CLK
clk_frame => Devs2[55].CLK
clk_frame => Devs2[56].CLK
clk_frame => Devs2[57].CLK
clk_frame => Devs2[58].CLK
clk_frame => Devs2[59].CLK
clk_frame => Devs2[60].CLK
clk_frame => Devs2[61].CLK
clk_frame => Devs2[62].CLK
clk_frame => Devs2[63].CLK
clk_frame => MFDs2[0].CLK
clk_frame => MFDs2[1].CLK
clk_frame => MFDs2[2].CLK
clk_frame => MFDs2[3].CLK
clk_frame => MFDs2[4].CLK
clk_frame => MFDs2[5].CLK
clk_frame => MFDs2[6].CLK
clk_frame => MFDs2[7].CLK
clk_frame => MFDs2[8].CLK
clk_frame => MFDs2[9].CLK
clk_frame => MFDs2[10].CLK
clk_frame => MFDs2[11].CLK
clk_frame => MFDs2[12].CLK
clk_frame => MFDs2[13].CLK
clk_frame => MFDs2[14].CLK
clk_frame => MFDs2[15].CLK
clk_frame => MFDs2[16].CLK
clk_frame => MFDs2[17].CLK
clk_frame => MFDs2[18].CLK
clk_frame => MFDs2[19].CLK
clk_frame => MFDs2[20].CLK
clk_frame => MFDs2[21].CLK
clk_frame => MFDs2[22].CLK
clk_frame => MFDs2[23].CLK
clk_frame => MFDs2[24].CLK
clk_frame => MFDs2[25].CLK
clk_frame => MFDs2[26].CLK
clk_frame => MFDs2[27].CLK
clk_frame => MFDs2[28].CLK
clk_frame => MFDs2[29].CLK
clk_frame => MFDs2[30].CLK
clk_frame => MFDs2[31].CLK
reset => devs2[0].ACLR
reset => devs2[1].ACLR
reset => devs2[2].ACLR
reset => devs2[3].ACLR
reset => devs2[4].ACLR
reset => devs2[5].ACLR
reset => devs2[6].ACLR
reset => devs2[7].ACLR
reset => devs2[8].ACLR
reset => devs2[9].ACLR
reset => devs2[10].ACLR
reset => devs2[11].ACLR
reset => devs2[12].ACLR
reset => devs2[13].ACLR
reset => devs2[14].ACLR
reset => devs2[15].ACLR
reset => devs2[16].ACLR
reset => devs2[17].ACLR
reset => devs2[18].ACLR
reset => devs2[19].ACLR
reset => devs2[20].ACLR
reset => devs2[21].ACLR
reset => devs2[22].ACLR
reset => devs2[23].ACLR
reset => devs2[24].ACLR
reset => devs2[25].ACLR
reset => devs2[26].ACLR
reset => devs2[27].ACLR
reset => devs2[28].ACLR
reset => devs2[29].ACLR
reset => devs2[30].ACLR
reset => devs2[31].ACLR
reset => devs2[32].ACLR
reset => devs2[33].ACLR
reset => devs2[34].ACLR
reset => devs2[35].ACLR
reset => devs2[36].ACLR
reset => devs2[37].ACLR
reset => devs2[38].ACLR
reset => devs2[39].ACLR
reset => devs2[40].ACLR
reset => devs2[41].ACLR
reset => devs2[42].ACLR
reset => devs2[43].ACLR
reset => devs2[44].ACLR
reset => devs2[45].ACLR
reset => devs2[46].ACLR
reset => devs2[47].ACLR
reset => devs2[48].ACLR
reset => devs2[49].ACLR
reset => devs2[50].ACLR
reset => devs2[51].ACLR
reset => devs2[52].ACLR
reset => devs2[53].ACLR
reset => devs2[54].ACLR
reset => devs2[55].ACLR
reset => devs2[56].ACLR
reset => devs2[57].ACLR
reset => devs2[58].ACLR
reset => devs2[59].ACLR
reset => devs2[60].ACLR
reset => devs2[61].ACLR
reset => devs2[62].ACLR
reset => devs2[63].ACLR
reset => tDev[0].ACLR
reset => tDev[1].ACLR
reset => tDev[2].ACLR
reset => tDev[3].ACLR
reset => tDev[4].ACLR
reset => tDev[5].ACLR
reset => tDev[6].ACLR
reset => tDev[7].ACLR
reset => tDev[8].ACLR
reset => tDev[9].ACLR
reset => tDev[10].ACLR
reset => tDev[11].ACLR
reset => tDev[12].ACLR
reset => tDev[13].ACLR
reset => tDev[14].ACLR
reset => tDev[15].ACLR
reset => tDev[16].ACLR
reset => tDev[17].ACLR
reset => tDev[18].ACLR
reset => tDev[19].ACLR
reset => tDev[20].ACLR
reset => tDev[21].ACLR
reset => tDev[22].ACLR
reset => tDev[23].ACLR
reset => tDev[24].ACLR
reset => tDev[25].ACLR
reset => tDev[26].ACLR
reset => tDev[27].ACLR
reset => tDev[28].ACLR
reset => tDev[29].ACLR
reset => tDev[30].ACLR
reset => tDev[31].ACLR
reset => tDev[32].ACLR
reset => tDev[33].ACLR
reset => tDev[34].ACLR
reset => tDev[35].ACLR
reset => tDev[36].ACLR
reset => tDev[37].ACLR
reset => tDev[38].ACLR
reset => tDev[39].ACLR
reset => tDev[40].ACLR
reset => tDev[41].ACLR
reset => tDev[42].ACLR
reset => tDev[43].ACLR
reset => tDev[44].ACLR
reset => tDev[45].ACLR
reset => tDev[46].ACLR
reset => tDev[47].ACLR
reset => tDev[48].ACLR
reset => tDev[49].ACLR
reset => tDev[50].ACLR
reset => tDev[51].ACLR
reset => tDev[52].ACLR
reset => tDev[53].ACLR
reset => tDev[54].ACLR
reset => tDev[55].ACLR
reset => tDev[56].ACLR
reset => tDev[57].ACLR
reset => tDev[58].ACLR
reset => tDev[59].ACLR
reset => tDev[60].ACLR
reset => tDev[61].ACLR
reset => tDev[62].ACLR
reset => tDev[63].ACLR
reset => mFDs2[0].ACLR
reset => mFDs2[1].ACLR
reset => mFDs2[2].ACLR
reset => mFDs2[3].ACLR
reset => mFDs2[4].ACLR
reset => mFDs2[5].ACLR
reset => mFDs2[6].ACLR
reset => mFDs2[7].ACLR
reset => mFDs2[8].ACLR
reset => mFDs2[9].ACLR
reset => mFDs2[10].ACLR
reset => mFDs2[11].ACLR
reset => mFDs2[12].ACLR
reset => mFDs2[13].ACLR
reset => mFDs2[14].ACLR
reset => mFDs2[15].ACLR
reset => mFDs2[16].ACLR
reset => mFDs2[17].ACLR
reset => mFDs2[18].ACLR
reset => mFDs2[19].ACLR
reset => mFDs2[20].ACLR
reset => mFDs2[21].ACLR
reset => mFDs2[22].ACLR
reset => mFDs2[23].ACLR
reset => mFDs2[24].ACLR
reset => mFDs2[25].ACLR
reset => mFDs2[26].ACLR
reset => mFDs2[27].ACLR
reset => mFDs2[28].ACLR
reset => mFDs2[29].ACLR
reset => mFDs2[30].ACLR
reset => mFDs2[31].ACLR
reset => mFDs2[32].ACLR
reset => mFDs2[33].ACLR
reset => mFDs2[34].ACLR
reset => mFDs2[35].ACLR
reset => mFDs2[36].ACLR
reset => mFDs2[37].ACLR
reset => mFDs2[38].ACLR
reset => mFDs2[39].ACLR
reset => mFDs2[40].ACLR
reset => mFDs2[41].ACLR
reset => mFDs2[42].ACLR
reset => mFDs2[43].ACLR
reset => mFDs2[44].ACLR
reset => mFDs2[45].ACLR
reset => mFDs2[46].ACLR
reset => mFDs2[47].ACLR
reset => mFDs2[48].ACLR
reset => mFDs2[49].ACLR
reset => mFDs2[50].ACLR
reset => mFDs2[51].ACLR
reset => mFDs2[52].ACLR
reset => mFDs2[53].ACLR
reset => mFDs2[54].ACLR
reset => mFDs2[55].ACLR
reset => mFDs2[56].ACLR
reset => mFDs2[57].ACLR
reset => mFDs2[58].ACLR
reset => mFDs2[59].ACLR
reset => mFDs2[60].ACLR
reset => mFDs2[61].ACLR
reset => mFDs2[62].ACLR
reset => mFDs2[63].ACLR
reset => tFDs2[0].ACLR
reset => tFDs2[1].ACLR
reset => tFDs2[2].ACLR
reset => tFDs2[3].ACLR
reset => tFDs2[4].ACLR
reset => tFDs2[5].ACLR
reset => tFDs2[6].ACLR
reset => tFDs2[7].ACLR
reset => tFDs2[8].ACLR
reset => tFDs2[9].ACLR
reset => tFDs2[10].ACLR
reset => tFDs2[11].ACLR
reset => tFDs2[12].ACLR
reset => tFDs2[13].ACLR
reset => tFDs2[14].ACLR
reset => tFDs2[15].ACLR
reset => tFDs2[16].ACLR
reset => tFDs2[17].ACLR
reset => tFDs2[18].ACLR
reset => tFDs2[19].ACLR
reset => tFDs2[20].ACLR
reset => tFDs2[21].ACLR
reset => tFDs2[22].ACLR
reset => tFDs2[23].ACLR
reset => tFDs2[24].ACLR
reset => tFDs2[25].ACLR
reset => tFDs2[26].ACLR
reset => tFDs2[27].ACLR
reset => tFDs2[28].ACLR
reset => tFDs2[29].ACLR
reset => tFDs2[30].ACLR
reset => tFDs2[31].ACLR
reset => tAMB_B[0].ACLR
reset => tAMB_B[1].ACLR
reset => tAMB_B[2].ACLR
reset => tAMB_B[3].ACLR
reset => tAMB_B[4].ACLR
reset => tAMB_B[5].ACLR
reset => tAMB_B[6].ACLR
reset => tAMB_B[7].ACLR
reset => tAMB_B[8].ACLR
reset => tAMB_B[9].ACLR
reset => tAMB_B[10].ACLR
reset => tAMB_B[11].ACLR
reset => tAMB_B[12].ACLR
reset => tAMB_B[13].ACLR
reset => tAMB_B[14].ACLR
reset => tAMB_B[15].ACLR
reset => tAMB_B[16].ACLR
reset => tAMB_B[17].ACLR
reset => tAMB_B[18].ACLR
reset => tAMB_B[19].ACLR
reset => tAMB_B[20].ACLR
reset => tAMB_B[21].ACLR
reset => tAMB_B[22].ACLR
reset => tAMB_B[23].ACLR
reset => tAMB_B[24].ACLR
reset => tAMB_B[25].ACLR
reset => tAMB_B[26].ACLR
reset => tAMB_B[27].ACLR
reset => tAMB_B[28].ACLR
reset => tAMB_B[29].ACLR
reset => tAMB_B[30].ACLR
reset => tAMB_B[31].ACLR
reset => tAMB_G[0].ACLR
reset => tAMB_G[1].ACLR
reset => tAMB_G[2].ACLR
reset => tAMB_G[3].ACLR
reset => tAMB_G[4].ACLR
reset => tAMB_G[5].ACLR
reset => tAMB_G[6].ACLR
reset => tAMB_G[7].ACLR
reset => tAMB_G[8].ACLR
reset => tAMB_G[9].ACLR
reset => tAMB_G[10].ACLR
reset => tAMB_G[11].ACLR
reset => tAMB_G[12].ACLR
reset => tAMB_G[13].ACLR
reset => tAMB_G[14].ACLR
reset => tAMB_G[15].ACLR
reset => tAMB_G[16].ACLR
reset => tAMB_G[17].ACLR
reset => tAMB_G[18].ACLR
reset => tAMB_G[19].ACLR
reset => tAMB_G[20].ACLR
reset => tAMB_G[21].ACLR
reset => tAMB_G[22].ACLR
reset => tAMB_G[23].ACLR
reset => tAMB_G[24].ACLR
reset => tAMB_G[25].ACLR
reset => tAMB_G[26].ACLR
reset => tAMB_G[27].ACLR
reset => tAMB_G[28].ACLR
reset => tAMB_G[29].ACLR
reset => tAMB_G[30].ACLR
reset => tAMB_G[31].ACLR
reset => tAMB_R[0].ACLR
reset => tAMB_R[1].ACLR
reset => tAMB_R[2].ACLR
reset => tAMB_R[3].ACLR
reset => tAMB_R[4].ACLR
reset => tAMB_R[5].ACLR
reset => tAMB_R[6].ACLR
reset => tAMB_R[7].ACLR
reset => tAMB_R[8].ACLR
reset => tAMB_R[9].ACLR
reset => tAMB_R[10].ACLR
reset => tAMB_R[11].ACLR
reset => tAMB_R[12].ACLR
reset => tAMB_R[13].ACLR
reset => tAMB_R[14].ACLR
reset => tAMB_R[15].ACLR
reset => tAMB_R[16].ACLR
reset => tAMB_R[17].ACLR
reset => tAMB_R[18].ACLR
reset => tAMB_R[19].ACLR
reset => tAMB_R[20].ACLR
reset => tAMB_R[21].ACLR
reset => tAMB_R[22].ACLR
reset => tAMB_R[23].ACLR
reset => tAMB_R[24].ACLR
reset => tAMB_R[25].ACLR
reset => tAMB_R[26].ACLR
reset => tAMB_R[27].ACLR
reset => tAMB_R[28].ACLR
reset => tAMB_R[29].ACLR
reset => tAMB_R[30].ACLR
reset => tAMB_R[31].ACLR
reset => FDs2[0].ACLR
reset => FDs2[1].ACLR
reset => FDs2[2].ACLR
reset => FDs2[3].ACLR
reset => FDs2[4].ACLR
reset => FDs2[5].ACLR
reset => FDs2[6].ACLR
reset => FDs2[7].ACLR
reset => FDs2[8].ACLR
reset => FDs2[9].ACLR
reset => FDs2[10].ACLR
reset => FDs2[11].ACLR
reset => FDs2[12].ACLR
reset => FDs2[13].ACLR
reset => FDs2[14].ACLR
reset => FDs2[15].ACLR
reset => FDs2[16].ACLR
reset => FDs2[17].ACLR
reset => FDs2[18].ACLR
reset => FDs2[19].ACLR
reset => FDs2[20].ACLR
reset => FDs2[21].ACLR
reset => FDs2[22].ACLR
reset => FDs2[23].ACLR
reset => FDs2[24].ACLR
reset => FDs2[25].ACLR
reset => FDs2[26].ACLR
reset => FDs2[27].ACLR
reset => FDs2[28].ACLR
reset => FDs2[29].ACLR
reset => FDs2[30].ACLR
reset => FDs2[31].ACLR
reset => FDs2_B[0].ACLR
reset => FDs2_B[1].ACLR
reset => FDs2_B[2].ACLR
reset => FDs2_B[3].ACLR
reset => FDs2_B[4].ACLR
reset => FDs2_B[5].ACLR
reset => FDs2_B[6].ACLR
reset => FDs2_B[7].ACLR
reset => FDs2_B[8].ACLR
reset => FDs2_B[9].ACLR
reset => FDs2_B[10].ACLR
reset => FDs2_B[11].ACLR
reset => FDs2_B[12].ACLR
reset => FDs2_B[13].ACLR
reset => FDs2_B[14].ACLR
reset => FDs2_B[15].ACLR
reset => FDs2_B[16].ACLR
reset => FDs2_B[17].ACLR
reset => FDs2_B[18].ACLR
reset => FDs2_B[19].ACLR
reset => FDs2_B[20].ACLR
reset => FDs2_B[21].ACLR
reset => FDs2_B[22].ACLR
reset => FDs2_B[23].ACLR
reset => FDs2_B[24].ACLR
reset => FDs2_B[25].ACLR
reset => FDs2_B[26].ACLR
reset => FDs2_B[27].ACLR
reset => FDs2_B[28].ACLR
reset => FDs2_B[29].ACLR
reset => FDs2_B[30].ACLR
reset => FDs2_B[31].ACLR
reset => FDs2_G[0].ACLR
reset => FDs2_G[1].ACLR
reset => FDs2_G[2].ACLR
reset => FDs2_G[3].ACLR
reset => FDs2_G[4].ACLR
reset => FDs2_G[5].ACLR
reset => FDs2_G[6].ACLR
reset => FDs2_G[7].ACLR
reset => FDs2_G[8].ACLR
reset => FDs2_G[9].ACLR
reset => FDs2_G[10].ACLR
reset => FDs2_G[11].ACLR
reset => FDs2_G[12].ACLR
reset => FDs2_G[13].ACLR
reset => FDs2_G[14].ACLR
reset => FDs2_G[15].ACLR
reset => FDs2_G[16].ACLR
reset => FDs2_G[17].ACLR
reset => FDs2_G[18].ACLR
reset => FDs2_G[19].ACLR
reset => FDs2_G[20].ACLR
reset => FDs2_G[21].ACLR
reset => FDs2_G[22].ACLR
reset => FDs2_G[23].ACLR
reset => FDs2_G[24].ACLR
reset => FDs2_G[25].ACLR
reset => FDs2_G[26].ACLR
reset => FDs2_G[27].ACLR
reset => FDs2_G[28].ACLR
reset => FDs2_G[29].ACLR
reset => FDs2_G[30].ACLR
reset => FDs2_G[31].ACLR
reset => FDs2_R[0].ACLR
reset => FDs2_R[1].ACLR
reset => FDs2_R[2].ACLR
reset => FDs2_R[3].ACLR
reset => FDs2_R[4].ACLR
reset => FDs2_R[5].ACLR
reset => FDs2_R[6].ACLR
reset => FDs2_R[7].ACLR
reset => FDs2_R[8].ACLR
reset => FDs2_R[9].ACLR
reset => FDs2_R[10].ACLR
reset => FDs2_R[11].ACLR
reset => FDs2_R[12].ACLR
reset => FDs2_R[13].ACLR
reset => FDs2_R[14].ACLR
reset => FDs2_R[15].ACLR
reset => FDs2_R[16].ACLR
reset => FDs2_R[17].ACLR
reset => FDs2_R[18].ACLR
reset => FDs2_R[19].ACLR
reset => FDs2_R[20].ACLR
reset => FDs2_R[21].ACLR
reset => FDs2_R[22].ACLR
reset => FDs2_R[23].ACLR
reset => FDs2_R[24].ACLR
reset => FDs2_R[25].ACLR
reset => FDs2_R[26].ACLR
reset => FDs2_R[27].ACLR
reset => FDs2_R[28].ACLR
reset => FDs2_R[29].ACLR
reset => FDs2_R[30].ACLR
reset => FDs2_R[31].ACLR
reset => delB[0].ACLR
reset => delB[1].ACLR
reset => delB[2].ACLR
reset => delB[3].ACLR
reset => delB[4].ACLR
reset => delB[5].ACLR
reset => delG[0].ACLR
reset => delG[1].ACLR
reset => delG[2].ACLR
reset => delG[3].ACLR
reset => delG[4].ACLR
reset => delG[5].ACLR
reset => delR[0].ACLR
reset => delR[1].ACLR
reset => delR[2].ACLR
reset => delR[3].ACLR
reset => delR[4].ACLR
reset => delR[5].ACLR
reset => CCD_B[0].ACLR
reset => CCD_B[1].ACLR
reset => CCD_B[2].ACLR
reset => CCD_B[3].ACLR
reset => CCD_B[4].ACLR
reset => CCD_B[5].ACLR
reset => CCD_G[0].ACLR
reset => CCD_G[1].ACLR
reset => CCD_G[2].ACLR
reset => CCD_G[3].ACLR
reset => CCD_G[4].ACLR
reset => CCD_G[5].ACLR
reset => CCD_R[0].ACLR
reset => CCD_R[1].ACLR
reset => CCD_R[2].ACLR
reset => CCD_R[3].ACLR
reset => CCD_R[4].ACLR
reset => CCD_R[5].ACLR
reset => DVI_B[0].ACLR
reset => DVI_B[1].ACLR
reset => DVI_B[2].ACLR
reset => DVI_B[3].ACLR
reset => DVI_B[4].ACLR
reset => DVI_B[5].ACLR
reset => DVI_G[0].ACLR
reset => DVI_G[1].ACLR
reset => DVI_G[2].ACLR
reset => DVI_G[3].ACLR
reset => DVI_G[4].ACLR
reset => DVI_G[5].ACLR
reset => DVI_R[0].ACLR
reset => DVI_R[1].ACLR
reset => DVI_R[2].ACLR
reset => DVI_R[3].ACLR
reset => DVI_R[4].ACLR
reset => DVI_R[5].ACLR
reset => syncY[0].ACLR
reset => syncY[1].ACLR
reset => syncY[2].ACLR
reset => syncY[3].ACLR
reset => syncY[4].ACLR
reset => syncY[5].ACLR
reset => syncY[6].ACLR
reset => syncY[7].ACLR
reset => syncY[8].ACLR
reset => syncY[9].ACLR
reset => syncX[0].ACLR
reset => syncX[1].ACLR
reset => syncX[2].ACLR
reset => syncX[3].ACLR
reset => syncX[4].ACLR
reset => syncX[5].ACLR
reset => syncX[6].ACLR
reset => syncX[7].ACLR
reset => syncX[8].ACLR
reset => syncX[9].ACLR
reset => covar_o[0]~reg0.ACLR
reset => covar_o[1]~reg0.ACLR
reset => covar_o[2]~reg0.ACLR
reset => covar_o[3]~reg0.ACLR
reset => covar_o[4]~reg0.ACLR
reset => covar_o[5]~reg0.ACLR
reset => covar_o[6]~reg0.ACLR
reset => covar_o[7]~reg0.ACLR
reset => covar_o[8]~reg0.ACLR
reset => covar_o[9]~reg0.ACLR
reset => covar_o[10]~reg0.ACLR
reset => covar_o[11]~reg0.ACLR
reset => covar_o[12]~reg0.ACLR
reset => covar_o[13]~reg0.ACLR
reset => covar_o[14]~reg0.ACLR
reset => covar_o[15]~reg0.ACLR
reset => covar_o[16]~reg0.ACLR
reset => covar_o[17]~reg0.ACLR
reset => covar_o[18]~reg0.ACLR
reset => covar_o[19]~reg0.ACLR
reset => covar_o[20]~reg0.ACLR
reset => covar_o[21]~reg0.ACLR
reset => covar_o[22]~reg0.ACLR
reset => covar_o[23]~reg0.ACLR
reset => covar_o[24]~reg0.ACLR
reset => covar_o[25]~reg0.ACLR
reset => covar_o[26]~reg0.ACLR
reset => covar_o[27]~reg0.ACLR
reset => covar_o[28]~reg0.ACLR
reset => covar_o[29]~reg0.ACLR
reset => covar_o[30]~reg0.ACLR
reset => covar_o[31]~reg0.ACLR
reset => covar_o[32]~reg0.ACLR
reset => covar_o[33]~reg0.ACLR
reset => covar_o[34]~reg0.ACLR
reset => covar_o[35]~reg0.ACLR
reset => covar_o[36]~reg0.ACLR
reset => covar_o[37]~reg0.ACLR
reset => covar_o[38]~reg0.ACLR
reset => covar_o[39]~reg0.ACLR
reset => covar_o[40]~reg0.ACLR
reset => covar_o[41]~reg0.ACLR
reset => covar_o[42]~reg0.ACLR
reset => covar_o[43]~reg0.ACLR
reset => covar_o[44]~reg0.ACLR
reset => covar_o[45]~reg0.ACLR
reset => covar_o[46]~reg0.ACLR
reset => covar_o[47]~reg0.ACLR
reset => covar_o[48]~reg0.ACLR
reset => covar_o[49]~reg0.ACLR
reset => covar_o[50]~reg0.ACLR
reset => covar_o[51]~reg0.ACLR
reset => covar_o[52]~reg0.ACLR
reset => covar_o[53]~reg0.ACLR
reset => covar_o[54]~reg0.ACLR
reset => covar_o[55]~reg0.ACLR
reset => covar_o[56]~reg0.ACLR
reset => covar_o[57]~reg0.ACLR
reset => covar_o[58]~reg0.ACLR
reset => covar_o[59]~reg0.ACLR
reset => covar_o[60]~reg0.ACLR
reset => covar_o[61]~reg0.ACLR
reset => covar_o[62]~reg0.ACLR
reset => covar_o[63]~reg0.ACLR
reset => mean_o[0]~reg0.ACLR
reset => mean_o[1]~reg0.ACLR
reset => mean_o[2]~reg0.ACLR
reset => mean_o[3]~reg0.ACLR
reset => mean_o[4]~reg0.ACLR
reset => mean_o[5]~reg0.ACLR
reset => mean_o[6]~reg0.ACLR
reset => mean_o[7]~reg0.ACLR
reset => mean_o[8]~reg0.ACLR
reset => mean_o[9]~reg0.ACLR
reset => mean_o[10]~reg0.ACLR
reset => mean_o[11]~reg0.ACLR
reset => mean_o[12]~reg0.ACLR
reset => mean_o[13]~reg0.ACLR
reset => mean_o[14]~reg0.ACLR
reset => mean_o[15]~reg0.ACLR
reset => mean_o[16]~reg0.ACLR
reset => mean_o[17]~reg0.ACLR
reset => mean_o[18]~reg0.ACLR
reset => mean_o[19]~reg0.ACLR
reset => mean_o[20]~reg0.ACLR
reset => mean_o[21]~reg0.ACLR
reset => mean_o[22]~reg0.ACLR
reset => mean_o[23]~reg0.ACLR
reset => mean_o[24]~reg0.ACLR
reset => mean_o[25]~reg0.ACLR
reset => mean_o[26]~reg0.ACLR
reset => mean_o[27]~reg0.ACLR
reset => mean_o[28]~reg0.ACLR
reset => mean_o[29]~reg0.ACLR
reset => mean_o[30]~reg0.ACLR
reset => mean_o[31]~reg0.ACLR
reset => amb_SHIFT_B[0].ACLR
reset => amb_SHIFT_B[1].ACLR
reset => amb_SHIFT_B[2].ACLR
reset => amb_SHIFT_B[3].ACLR
reset => amb_SHIFT_B[4].ACLR
reset => amb_SHIFT_B[5].ACLR
reset => amb_SHIFT_B[6].ACLR
reset => amb_SHIFT_B[7].ACLR
reset => amb_SHIFT_G[0].ACLR
reset => amb_SHIFT_G[1].ACLR
reset => amb_SHIFT_G[2].ACLR
reset => amb_SHIFT_G[3].ACLR
reset => amb_SHIFT_G[4].ACLR
reset => amb_SHIFT_G[5].ACLR
reset => amb_SHIFT_G[6].ACLR
reset => amb_SHIFT_G[7].ACLR
reset => amb_SHIFT_R[0].ACLR
reset => amb_SHIFT_R[1].ACLR
reset => amb_SHIFT_R[2].ACLR
reset => amb_SHIFT_R[3].ACLR
reset => amb_SHIFT_R[4].ACLR
reset => amb_SHIFT_R[5].ACLR
reset => amb_SHIFT_R[6].ACLR
reset => amb_SHIFT_R[7].ACLR
reset => AMB_SHIFT_B_o[0]~reg0.ACLR
reset => AMB_SHIFT_B_o[1]~reg0.ACLR
reset => AMB_SHIFT_B_o[2]~reg0.ACLR
reset => AMB_SHIFT_B_o[3]~reg0.ACLR
reset => AMB_SHIFT_B_o[4]~reg0.ACLR
reset => AMB_SHIFT_B_o[5]~reg0.ACLR
reset => AMB_SHIFT_B_o[6]~reg0.ACLR
reset => AMB_SHIFT_B_o[7]~reg0.ACLR
reset => AMB_SHIFT_G_o[0]~reg0.ACLR
reset => AMB_SHIFT_G_o[1]~reg0.ACLR
reset => AMB_SHIFT_G_o[2]~reg0.ACLR
reset => AMB_SHIFT_G_o[3]~reg0.ACLR
reset => AMB_SHIFT_G_o[4]~reg0.ACLR
reset => AMB_SHIFT_G_o[5]~reg0.ACLR
reset => AMB_SHIFT_G_o[6]~reg0.ACLR
reset => AMB_SHIFT_G_o[7]~reg0.ACLR
reset => AMB_SHIFT_R_o[0]~reg0.ACLR
reset => AMB_SHIFT_R_o[1]~reg0.ACLR
reset => AMB_SHIFT_R_o[2]~reg0.ACLR
reset => AMB_SHIFT_R_o[3]~reg0.ACLR
reset => AMB_SHIFT_R_o[4]~reg0.ACLR
reset => AMB_SHIFT_R_o[5]~reg0.ACLR
reset => AMB_SHIFT_R_o[6]~reg0.ACLR
reset => AMB_SHIFT_R_o[7]~reg0.ACLR
reset => Devs2[0].ACLR
reset => Devs2[1].ACLR
reset => Devs2[2].ACLR
reset => Devs2[3].ACLR
reset => Devs2[4].ACLR
reset => Devs2[5].ACLR
reset => Devs2[6].ACLR
reset => Devs2[7].ACLR
reset => Devs2[8].ACLR
reset => Devs2[9].ACLR
reset => Devs2[10].ACLR
reset => Devs2[11].ACLR
reset => Devs2[12].ACLR
reset => Devs2[13].ACLR
reset => Devs2[14].ACLR
reset => Devs2[15].ACLR
reset => Devs2[16].ACLR
reset => Devs2[17].ACLR
reset => Devs2[18].ACLR
reset => Devs2[19].ACLR
reset => Devs2[20].ACLR
reset => Devs2[21].ACLR
reset => Devs2[22].ACLR
reset => Devs2[23].ACLR
reset => Devs2[24].ACLR
reset => Devs2[25].ACLR
reset => Devs2[26].ACLR
reset => Devs2[27].ACLR
reset => Devs2[28].ACLR
reset => Devs2[29].ACLR
reset => Devs2[30].ACLR
reset => Devs2[31].ACLR
reset => Devs2[32].ACLR
reset => Devs2[33].ACLR
reset => Devs2[34].ACLR
reset => Devs2[35].ACLR
reset => Devs2[36].ACLR
reset => Devs2[37].ACLR
reset => Devs2[38].ACLR
reset => Devs2[39].ACLR
reset => Devs2[40].ACLR
reset => Devs2[41].ACLR
reset => Devs2[42].ACLR
reset => Devs2[43].ACLR
reset => Devs2[44].ACLR
reset => Devs2[45].ACLR
reset => Devs2[46].ACLR
reset => Devs2[47].ACLR
reset => Devs2[48].ACLR
reset => Devs2[49].ACLR
reset => Devs2[50].ACLR
reset => Devs2[51].ACLR
reset => Devs2[52].ACLR
reset => Devs2[53].ACLR
reset => Devs2[54].ACLR
reset => Devs2[55].ACLR
reset => Devs2[56].ACLR
reset => Devs2[57].ACLR
reset => Devs2[58].ACLR
reset => Devs2[59].ACLR
reset => Devs2[60].ACLR
reset => Devs2[61].ACLR
reset => Devs2[62].ACLR
reset => Devs2[63].ACLR
reset => MFDs2[0].ACLR
reset => MFDs2[1].ACLR
reset => MFDs2[2].ACLR
reset => MFDs2[3].ACLR
reset => MFDs2[4].ACLR
reset => MFDs2[5].ACLR
reset => MFDs2[6].ACLR
reset => MFDs2[7].ACLR
reset => MFDs2[8].ACLR
reset => MFDs2[9].ACLR
reset => MFDs2[10].ACLR
reset => MFDs2[11].ACLR
reset => MFDs2[12].ACLR
reset => MFDs2[13].ACLR
reset => MFDs2[14].ACLR
reset => MFDs2[15].ACLR
reset => MFDs2[16].ACLR
reset => MFDs2[17].ACLR
reset => MFDs2[18].ACLR
reset => MFDs2[19].ACLR
reset => MFDs2[20].ACLR
reset => MFDs2[21].ACLR
reset => MFDs2[22].ACLR
reset => MFDs2[23].ACLR
reset => MFDs2[24].ACLR
reset => MFDs2[25].ACLR
reset => MFDs2[26].ACLR
reset => MFDs2[27].ACLR
reset => MFDs2[28].ACLR
reset => MFDs2[29].ACLR
reset => MFDs2[30].ACLR
reset => MFDs2[31].ACLR
valid_i => syncX[9].ENA
valid_i => syncX[8].ENA
valid_i => syncX[7].ENA
valid_i => syncX[6].ENA
valid_i => syncX[5].ENA
valid_i => syncX[4].ENA
valid_i => syncX[3].ENA
valid_i => syncX[2].ENA
valid_i => syncX[1].ENA
valid_i => syncX[0].ENA
valid_i => syncY[9].ENA
valid_i => syncY[8].ENA
valid_i => syncY[7].ENA
valid_i => syncY[6].ENA
valid_i => syncY[5].ENA
valid_i => syncY[4].ENA
valid_i => syncY[3].ENA
valid_i => syncY[2].ENA
valid_i => syncY[1].ENA
valid_i => syncY[0].ENA
valid_i => DVI_R[5].ENA
valid_i => DVI_R[4].ENA
valid_i => DVI_R[3].ENA
valid_i => DVI_R[2].ENA
valid_i => DVI_R[1].ENA
valid_i => DVI_R[0].ENA
valid_i => DVI_G[5].ENA
valid_i => DVI_G[4].ENA
valid_i => DVI_G[3].ENA
valid_i => DVI_G[2].ENA
valid_i => DVI_G[1].ENA
valid_i => DVI_G[0].ENA
valid_i => DVI_B[5].ENA
valid_i => DVI_B[4].ENA
valid_i => DVI_B[3].ENA
valid_i => DVI_B[2].ENA
valid_i => DVI_B[1].ENA
valid_i => DVI_B[0].ENA
valid_i => CCD_R[5].ENA
valid_i => CCD_R[4].ENA
valid_i => CCD_R[3].ENA
valid_i => CCD_R[2].ENA
valid_i => CCD_R[1].ENA
valid_i => CCD_R[0].ENA
valid_i => CCD_G[5].ENA
valid_i => CCD_G[4].ENA
valid_i => CCD_G[3].ENA
valid_i => CCD_G[2].ENA
valid_i => CCD_G[1].ENA
valid_i => CCD_G[0].ENA
valid_i => CCD_B[5].ENA
valid_i => CCD_B[4].ENA
valid_i => CCD_B[3].ENA
valid_i => CCD_B[2].ENA
valid_i => CCD_B[1].ENA
valid_i => CCD_B[0].ENA
syncX_i[0] => syncX[0].DATAIN
syncX_i[1] => syncX[1].DATAIN
syncX_i[2] => syncX[2].DATAIN
syncX_i[3] => syncX[3].DATAIN
syncX_i[4] => syncX[4].DATAIN
syncX_i[5] => syncX[5].DATAIN
syncX_i[6] => syncX[6].DATAIN
syncX_i[7] => syncX[7].DATAIN
syncX_i[8] => syncX[8].DATAIN
syncX_i[9] => syncX[9].DATAIN
syncY_i[0] => syncY[0].DATAIN
syncY_i[1] => syncY[1].DATAIN
syncY_i[2] => syncY[2].DATAIN
syncY_i[3] => syncY[3].DATAIN
syncY_i[4] => syncY[4].DATAIN
syncY_i[5] => syncY[5].DATAIN
syncY_i[6] => syncY[6].DATAIN
syncY_i[7] => syncY[7].DATAIN
syncY_i[8] => syncY[8].DATAIN
syncY_i[9] => syncY[9].DATAIN
DVI_R_i[0] => DVI_R[1].DATAIN
DVI_R_i[1] => DVI_R[2].DATAIN
DVI_R_i[2] => DVI_R[3].DATAIN
DVI_R_i[3] => DVI_R[4].DATAIN
DVI_R_i[4] => DVI_R[5].DATAIN
DVI_G_i[0] => DVI_G[0].DATAIN
DVI_G_i[1] => DVI_G[1].DATAIN
DVI_G_i[2] => DVI_G[2].DATAIN
DVI_G_i[3] => DVI_G[3].DATAIN
DVI_G_i[4] => DVI_G[4].DATAIN
DVI_G_i[5] => DVI_G[5].DATAIN
DVI_B_i[0] => DVI_B[1].DATAIN
DVI_B_i[1] => DVI_B[2].DATAIN
DVI_B_i[2] => DVI_B[3].DATAIN
DVI_B_i[3] => DVI_B[4].DATAIN
DVI_B_i[4] => DVI_B[5].DATAIN
CCD_R_i[0] => CCD_R[1].DATAIN
CCD_R_i[1] => CCD_R[2].DATAIN
CCD_R_i[2] => CCD_R[3].DATAIN
CCD_R_i[3] => CCD_R[4].DATAIN
CCD_R_i[4] => CCD_R[5].DATAIN
CCD_G_i[0] => CCD_G[0].DATAIN
CCD_G_i[1] => CCD_G[1].DATAIN
CCD_G_i[2] => CCD_G[2].DATAIN
CCD_G_i[3] => CCD_G[3].DATAIN
CCD_G_i[4] => CCD_G[4].DATAIN
CCD_G_i[5] => CCD_G[5].DATAIN
CCD_B_i[0] => CCD_B[1].DATAIN
CCD_B_i[1] => CCD_B[2].DATAIN
CCD_B_i[2] => CCD_B[3].DATAIN
CCD_B_i[3] => CCD_B[4].DATAIN
CCD_B_i[4] => CCD_B[5].DATAIN
AMB_SHIFT_R_o[0] <= AMB_SHIFT_R_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AMB_SHIFT_R_o[1] <= AMB_SHIFT_R_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AMB_SHIFT_R_o[2] <= AMB_SHIFT_R_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AMB_SHIFT_R_o[3] <= AMB_SHIFT_R_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AMB_SHIFT_R_o[4] <= AMB_SHIFT_R_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AMB_SHIFT_R_o[5] <= AMB_SHIFT_R_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AMB_SHIFT_R_o[6] <= AMB_SHIFT_R_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AMB_SHIFT_R_o[7] <= AMB_SHIFT_R_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AMB_SHIFT_G_o[0] <= AMB_SHIFT_G_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AMB_SHIFT_G_o[1] <= AMB_SHIFT_G_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AMB_SHIFT_G_o[2] <= AMB_SHIFT_G_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AMB_SHIFT_G_o[3] <= AMB_SHIFT_G_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AMB_SHIFT_G_o[4] <= AMB_SHIFT_G_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AMB_SHIFT_G_o[5] <= AMB_SHIFT_G_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AMB_SHIFT_G_o[6] <= AMB_SHIFT_G_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AMB_SHIFT_G_o[7] <= AMB_SHIFT_G_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AMB_SHIFT_B_o[0] <= AMB_SHIFT_B_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AMB_SHIFT_B_o[1] <= AMB_SHIFT_B_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AMB_SHIFT_B_o[2] <= AMB_SHIFT_B_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AMB_SHIFT_B_o[3] <= AMB_SHIFT_B_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AMB_SHIFT_B_o[4] <= AMB_SHIFT_B_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AMB_SHIFT_B_o[5] <= AMB_SHIFT_B_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AMB_SHIFT_B_o[6] <= AMB_SHIFT_B_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AMB_SHIFT_B_o[7] <= AMB_SHIFT_B_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mean_o[0] <= mean_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mean_o[1] <= mean_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mean_o[2] <= mean_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mean_o[3] <= mean_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mean_o[4] <= mean_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mean_o[5] <= mean_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mean_o[6] <= mean_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mean_o[7] <= mean_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mean_o[8] <= mean_o[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mean_o[9] <= mean_o[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mean_o[10] <= mean_o[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mean_o[11] <= mean_o[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mean_o[12] <= mean_o[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mean_o[13] <= mean_o[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mean_o[14] <= mean_o[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mean_o[15] <= mean_o[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mean_o[16] <= mean_o[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mean_o[17] <= mean_o[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mean_o[18] <= mean_o[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mean_o[19] <= mean_o[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mean_o[20] <= mean_o[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mean_o[21] <= mean_o[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mean_o[22] <= mean_o[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mean_o[23] <= mean_o[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mean_o[24] <= mean_o[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mean_o[25] <= mean_o[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mean_o[26] <= mean_o[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mean_o[27] <= mean_o[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mean_o[28] <= mean_o[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mean_o[29] <= mean_o[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mean_o[30] <= mean_o[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mean_o[31] <= mean_o[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
covar_o[0] <= covar_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
covar_o[1] <= covar_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
covar_o[2] <= covar_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
covar_o[3] <= covar_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
covar_o[4] <= covar_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
covar_o[5] <= covar_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
covar_o[6] <= covar_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
covar_o[7] <= covar_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
covar_o[8] <= covar_o[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
covar_o[9] <= covar_o[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
covar_o[10] <= covar_o[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
covar_o[11] <= covar_o[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
covar_o[12] <= covar_o[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
covar_o[13] <= covar_o[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
covar_o[14] <= covar_o[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
covar_o[15] <= covar_o[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
covar_o[16] <= covar_o[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
covar_o[17] <= covar_o[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
covar_o[18] <= covar_o[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
covar_o[19] <= covar_o[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
covar_o[20] <= covar_o[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
covar_o[21] <= covar_o[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
covar_o[22] <= covar_o[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
covar_o[23] <= covar_o[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
covar_o[24] <= covar_o[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
covar_o[25] <= covar_o[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
covar_o[26] <= covar_o[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
covar_o[27] <= covar_o[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
covar_o[28] <= covar_o[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
covar_o[29] <= covar_o[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
covar_o[30] <= covar_o[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
covar_o[31] <= covar_o[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
covar_o[32] <= covar_o[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
covar_o[33] <= covar_o[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
covar_o[34] <= covar_o[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
covar_o[35] <= covar_o[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
covar_o[36] <= covar_o[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
covar_o[37] <= covar_o[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
covar_o[38] <= covar_o[38]~reg0.DB_MAX_OUTPUT_PORT_TYPE
covar_o[39] <= covar_o[39]~reg0.DB_MAX_OUTPUT_PORT_TYPE
covar_o[40] <= covar_o[40]~reg0.DB_MAX_OUTPUT_PORT_TYPE
covar_o[41] <= covar_o[41]~reg0.DB_MAX_OUTPUT_PORT_TYPE
covar_o[42] <= covar_o[42]~reg0.DB_MAX_OUTPUT_PORT_TYPE
covar_o[43] <= covar_o[43]~reg0.DB_MAX_OUTPUT_PORT_TYPE
covar_o[44] <= covar_o[44]~reg0.DB_MAX_OUTPUT_PORT_TYPE
covar_o[45] <= covar_o[45]~reg0.DB_MAX_OUTPUT_PORT_TYPE
covar_o[46] <= covar_o[46]~reg0.DB_MAX_OUTPUT_PORT_TYPE
covar_o[47] <= covar_o[47]~reg0.DB_MAX_OUTPUT_PORT_TYPE
covar_o[48] <= covar_o[48]~reg0.DB_MAX_OUTPUT_PORT_TYPE
covar_o[49] <= covar_o[49]~reg0.DB_MAX_OUTPUT_PORT_TYPE
covar_o[50] <= covar_o[50]~reg0.DB_MAX_OUTPUT_PORT_TYPE
covar_o[51] <= covar_o[51]~reg0.DB_MAX_OUTPUT_PORT_TYPE
covar_o[52] <= covar_o[52]~reg0.DB_MAX_OUTPUT_PORT_TYPE
covar_o[53] <= covar_o[53]~reg0.DB_MAX_OUTPUT_PORT_TYPE
covar_o[54] <= covar_o[54]~reg0.DB_MAX_OUTPUT_PORT_TYPE
covar_o[55] <= covar_o[55]~reg0.DB_MAX_OUTPUT_PORT_TYPE
covar_o[56] <= covar_o[56]~reg0.DB_MAX_OUTPUT_PORT_TYPE
covar_o[57] <= covar_o[57]~reg0.DB_MAX_OUTPUT_PORT_TYPE
covar_o[58] <= covar_o[58]~reg0.DB_MAX_OUTPUT_PORT_TYPE
covar_o[59] <= covar_o[59]~reg0.DB_MAX_OUTPUT_PORT_TYPE
covar_o[60] <= covar_o[60]~reg0.DB_MAX_OUTPUT_PORT_TYPE
covar_o[61] <= covar_o[61]~reg0.DB_MAX_OUTPUT_PORT_TYPE
covar_o[62] <= covar_o[62]~reg0.DB_MAX_OUTPUT_PORT_TYPE
covar_o[63] <= covar_o[63]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ProCam|convert1:i2f
clock => clock.IN1
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
dataa[16] => dataa[16].IN1
dataa[17] => dataa[17].IN1
dataa[18] => dataa[18].IN1
dataa[19] => dataa[19].IN1
dataa[20] => dataa[20].IN1
dataa[21] => dataa[21].IN1
dataa[22] => dataa[22].IN1
dataa[23] => dataa[23].IN1
dataa[24] => dataa[24].IN1
dataa[25] => dataa[25].IN1
dataa[26] => dataa[26].IN1
dataa[27] => dataa[27].IN1
dataa[28] => dataa[28].IN1
dataa[29] => dataa[29].IN1
dataa[30] => dataa[30].IN1
dataa[31] => dataa[31].IN1
dataa[32] => dataa[32].IN1
dataa[33] => dataa[33].IN1
dataa[34] => dataa[34].IN1
dataa[35] => dataa[35].IN1
dataa[36] => dataa[36].IN1
dataa[37] => dataa[37].IN1
dataa[38] => dataa[38].IN1
dataa[39] => dataa[39].IN1
dataa[40] => dataa[40].IN1
dataa[41] => dataa[41].IN1
dataa[42] => dataa[42].IN1
dataa[43] => dataa[43].IN1
dataa[44] => dataa[44].IN1
dataa[45] => dataa[45].IN1
dataa[46] => dataa[46].IN1
dataa[47] => dataa[47].IN1
dataa[48] => dataa[48].IN1
dataa[49] => dataa[49].IN1
dataa[50] => dataa[50].IN1
dataa[51] => dataa[51].IN1
dataa[52] => dataa[52].IN1
dataa[53] => dataa[53].IN1
dataa[54] => dataa[54].IN1
dataa[55] => dataa[55].IN1
dataa[56] => dataa[56].IN1
dataa[57] => dataa[57].IN1
dataa[58] => dataa[58].IN1
dataa[59] => dataa[59].IN1
dataa[60] => dataa[60].IN1
dataa[61] => dataa[61].IN1
dataa[62] => dataa[62].IN1
dataa[63] => dataa[63].IN1
result[0] <= convert1_altfp_convert_v1n:convert1_altfp_convert_v1n_component.result
result[1] <= convert1_altfp_convert_v1n:convert1_altfp_convert_v1n_component.result
result[2] <= convert1_altfp_convert_v1n:convert1_altfp_convert_v1n_component.result
result[3] <= convert1_altfp_convert_v1n:convert1_altfp_convert_v1n_component.result
result[4] <= convert1_altfp_convert_v1n:convert1_altfp_convert_v1n_component.result
result[5] <= convert1_altfp_convert_v1n:convert1_altfp_convert_v1n_component.result
result[6] <= convert1_altfp_convert_v1n:convert1_altfp_convert_v1n_component.result
result[7] <= convert1_altfp_convert_v1n:convert1_altfp_convert_v1n_component.result
result[8] <= convert1_altfp_convert_v1n:convert1_altfp_convert_v1n_component.result
result[9] <= convert1_altfp_convert_v1n:convert1_altfp_convert_v1n_component.result
result[10] <= convert1_altfp_convert_v1n:convert1_altfp_convert_v1n_component.result
result[11] <= convert1_altfp_convert_v1n:convert1_altfp_convert_v1n_component.result
result[12] <= convert1_altfp_convert_v1n:convert1_altfp_convert_v1n_component.result
result[13] <= convert1_altfp_convert_v1n:convert1_altfp_convert_v1n_component.result
result[14] <= convert1_altfp_convert_v1n:convert1_altfp_convert_v1n_component.result
result[15] <= convert1_altfp_convert_v1n:convert1_altfp_convert_v1n_component.result
result[16] <= convert1_altfp_convert_v1n:convert1_altfp_convert_v1n_component.result
result[17] <= convert1_altfp_convert_v1n:convert1_altfp_convert_v1n_component.result
result[18] <= convert1_altfp_convert_v1n:convert1_altfp_convert_v1n_component.result
result[19] <= convert1_altfp_convert_v1n:convert1_altfp_convert_v1n_component.result
result[20] <= convert1_altfp_convert_v1n:convert1_altfp_convert_v1n_component.result
result[21] <= convert1_altfp_convert_v1n:convert1_altfp_convert_v1n_component.result
result[22] <= convert1_altfp_convert_v1n:convert1_altfp_convert_v1n_component.result
result[23] <= convert1_altfp_convert_v1n:convert1_altfp_convert_v1n_component.result
result[24] <= convert1_altfp_convert_v1n:convert1_altfp_convert_v1n_component.result
result[25] <= convert1_altfp_convert_v1n:convert1_altfp_convert_v1n_component.result
result[26] <= convert1_altfp_convert_v1n:convert1_altfp_convert_v1n_component.result
result[27] <= convert1_altfp_convert_v1n:convert1_altfp_convert_v1n_component.result
result[28] <= convert1_altfp_convert_v1n:convert1_altfp_convert_v1n_component.result
result[29] <= convert1_altfp_convert_v1n:convert1_altfp_convert_v1n_component.result
result[30] <= convert1_altfp_convert_v1n:convert1_altfp_convert_v1n_component.result
result[31] <= convert1_altfp_convert_v1n:convert1_altfp_convert_v1n_component.result


|ProCam|convert1:i2f|convert1_altfp_convert_v1n:convert1_altfp_convert_v1n_component
clock => clock.IN1
dataa[0] => mag_int_a.IN0
dataa[0] => invert_int_a[0].IN1
dataa[1] => mag_int_a.IN0
dataa[1] => invert_int_a[1].IN1
dataa[2] => mag_int_a.IN0
dataa[2] => invert_int_a[2].IN1
dataa[3] => mag_int_a.IN0
dataa[3] => invert_int_a[3].IN1
dataa[4] => mag_int_a.IN0
dataa[4] => invert_int_a[4].IN1
dataa[5] => mag_int_a.IN0
dataa[5] => invert_int_a[5].IN1
dataa[6] => mag_int_a.IN0
dataa[6] => invert_int_a[6].IN1
dataa[7] => mag_int_a.IN0
dataa[7] => invert_int_a[7].IN1
dataa[8] => mag_int_a.IN0
dataa[8] => invert_int_a[8].IN1
dataa[9] => mag_int_a.IN0
dataa[9] => invert_int_a[9].IN1
dataa[10] => mag_int_a.IN0
dataa[10] => invert_int_a[10].IN1
dataa[11] => mag_int_a.IN0
dataa[11] => invert_int_a[11].IN1
dataa[12] => mag_int_a.IN0
dataa[12] => invert_int_a[12].IN1
dataa[13] => mag_int_a.IN0
dataa[13] => invert_int_a[13].IN1
dataa[14] => mag_int_a.IN0
dataa[14] => invert_int_a[14].IN1
dataa[15] => mag_int_a.IN0
dataa[15] => invert_int_a[15].IN1
dataa[16] => mag_int_a.IN0
dataa[16] => invert_int_a[16].IN1
dataa[17] => mag_int_a.IN0
dataa[17] => invert_int_a[17].IN1
dataa[18] => mag_int_a.IN0
dataa[18] => invert_int_a[18].IN1
dataa[19] => mag_int_a.IN0
dataa[19] => invert_int_a[19].IN1
dataa[20] => mag_int_a.IN0
dataa[20] => invert_int_a[20].IN1
dataa[21] => mag_int_a.IN0
dataa[21] => invert_int_a[21].IN1
dataa[22] => mag_int_a.IN0
dataa[22] => invert_int_a[22].IN1
dataa[23] => mag_int_a.IN0
dataa[23] => invert_int_a[23].IN1
dataa[24] => mag_int_a.IN0
dataa[24] => invert_int_a[24].IN1
dataa[25] => mag_int_a.IN0
dataa[25] => invert_int_a[25].IN1
dataa[26] => mag_int_a.IN0
dataa[26] => invert_int_a[26].IN1
dataa[27] => mag_int_a.IN0
dataa[27] => invert_int_a[27].IN1
dataa[28] => mag_int_a.IN0
dataa[28] => invert_int_a[28].IN1
dataa[29] => mag_int_a.IN0
dataa[29] => invert_int_a[29].IN1
dataa[30] => mag_int_a.IN0
dataa[30] => invert_int_a[30].IN1
dataa[31] => mag_int_a.IN0
dataa[31] => invert_int_a[31].IN1
dataa[32] => mag_int_a.IN0
dataa[32] => invert_int_a[32].IN1
dataa[33] => mag_int_a.IN0
dataa[33] => invert_int_a[33].IN1
dataa[34] => mag_int_a.IN0
dataa[34] => invert_int_a[34].IN1
dataa[35] => mag_int_a.IN0
dataa[35] => invert_int_a[35].IN1
dataa[36] => mag_int_a.IN0
dataa[36] => invert_int_a[36].IN1
dataa[37] => mag_int_a.IN0
dataa[37] => invert_int_a[37].IN1
dataa[38] => mag_int_a.IN0
dataa[38] => invert_int_a[38].IN1
dataa[39] => mag_int_a.IN0
dataa[39] => invert_int_a[39].IN1
dataa[40] => mag_int_a.IN0
dataa[40] => invert_int_a[40].IN1
dataa[41] => mag_int_a.IN0
dataa[41] => invert_int_a[41].IN1
dataa[42] => mag_int_a.IN0
dataa[42] => invert_int_a[42].IN1
dataa[43] => mag_int_a.IN0
dataa[43] => invert_int_a[43].IN1
dataa[44] => mag_int_a.IN0
dataa[44] => invert_int_a[44].IN1
dataa[45] => mag_int_a.IN0
dataa[45] => invert_int_a[45].IN1
dataa[46] => mag_int_a.IN0
dataa[46] => invert_int_a[46].IN1
dataa[47] => mag_int_a.IN0
dataa[47] => invert_int_a[47].IN1
dataa[48] => mag_int_a.IN0
dataa[48] => invert_int_a[48].IN1
dataa[49] => mag_int_a.IN0
dataa[49] => invert_int_a[49].IN1
dataa[50] => mag_int_a.IN0
dataa[50] => invert_int_a[50].IN1
dataa[51] => mag_int_a.IN0
dataa[51] => invert_int_a[51].IN1
dataa[52] => mag_int_a.IN0
dataa[52] => invert_int_a[52].IN1
dataa[53] => mag_int_a.IN0
dataa[53] => invert_int_a[53].IN1
dataa[54] => mag_int_a.IN0
dataa[54] => invert_int_a[54].IN1
dataa[55] => mag_int_a.IN0
dataa[55] => invert_int_a[55].IN1
dataa[56] => mag_int_a.IN0
dataa[56] => invert_int_a[56].IN1
dataa[57] => mag_int_a.IN0
dataa[57] => invert_int_a[57].IN1
dataa[58] => mag_int_a.IN0
dataa[58] => invert_int_a[58].IN1
dataa[59] => mag_int_a.IN0
dataa[59] => invert_int_a[59].IN1
dataa[60] => mag_int_a.IN0
dataa[60] => invert_int_a[60].IN1
dataa[61] => mag_int_a.IN0
dataa[61] => invert_int_a[61].IN1
dataa[62] => mag_int_a.IN0
dataa[62] => invert_int_a[62].IN1
dataa[63] => mag_int_a.IN1
dataa[63] => mag_int_a.IN1
dataa[63] => mag_int_a.IN1
dataa[63] => mag_int_a.IN1
dataa[63] => mag_int_a.IN1
dataa[63] => mag_int_a.IN1
dataa[63] => mag_int_a.IN1
dataa[63] => mag_int_a.IN1
dataa[63] => mag_int_a.IN1
dataa[63] => mag_int_a.IN1
dataa[63] => mag_int_a.IN1
dataa[63] => mag_int_a.IN1
dataa[63] => mag_int_a.IN1
dataa[63] => mag_int_a.IN1
dataa[63] => mag_int_a.IN1
dataa[63] => mag_int_a.IN1
dataa[63] => mag_int_a.IN1
dataa[63] => mag_int_a.IN1
dataa[63] => mag_int_a.IN1
dataa[63] => mag_int_a.IN1
dataa[63] => mag_int_a.IN1
dataa[63] => mag_int_a.IN1
dataa[63] => mag_int_a.IN1
dataa[63] => mag_int_a.IN1
dataa[63] => mag_int_a.IN1
dataa[63] => mag_int_a.IN1
dataa[63] => mag_int_a.IN1
dataa[63] => mag_int_a.IN1
dataa[63] => mag_int_a.IN1
dataa[63] => mag_int_a.IN1
dataa[63] => mag_int_a.IN1
dataa[63] => mag_int_a.IN1
dataa[63] => mag_int_a.IN1
dataa[63] => mag_int_a.IN1
dataa[63] => mag_int_a.IN1
dataa[63] => mag_int_a.IN1
dataa[63] => mag_int_a.IN1
dataa[63] => mag_int_a.IN1
dataa[63] => mag_int_a.IN1
dataa[63] => mag_int_a.IN1
dataa[63] => mag_int_a.IN1
dataa[63] => mag_int_a.IN1
dataa[63] => mag_int_a.IN1
dataa[63] => mag_int_a.IN1
dataa[63] => mag_int_a.IN1
dataa[63] => mag_int_a.IN1
dataa[63] => mag_int_a.IN1
dataa[63] => mag_int_a.IN1
dataa[63] => mag_int_a.IN1
dataa[63] => mag_int_a.IN1
dataa[63] => mag_int_a.IN1
dataa[63] => mag_int_a.IN1
dataa[63] => mag_int_a.IN1
dataa[63] => mag_int_a.IN1
dataa[63] => mag_int_a.IN1
dataa[63] => mag_int_a.IN1
dataa[63] => mag_int_a.IN1
dataa[63] => mag_int_a.IN1
dataa[63] => mag_int_a.IN1
dataa[63] => mag_int_a.IN1
dataa[63] => mag_int_a.IN1
dataa[63] => mag_int_a.IN1
dataa[63] => mag_int_a.IN1
dataa[63] => mag_int_a.IN1
dataa[63] => mag_int_a.IN1
dataa[63] => mag_int_a.IN1
dataa[63] => mag_int_a.IN1
dataa[63] => mag_int_a.IN1
dataa[63] => mag_int_a.IN1
dataa[63] => mag_int_a.IN1
dataa[63] => mag_int_a.IN1
dataa[63] => mag_int_a.IN1
dataa[63] => mag_int_a.IN1
dataa[63] => mag_int_a.IN1
dataa[63] => mag_int_a.IN1
dataa[63] => mag_int_a.IN1
dataa[63] => mag_int_a.IN1
dataa[63] => mag_int_a.IN1
dataa[63] => mag_int_a.IN1
dataa[63] => mag_int_a.IN1
dataa[63] => mag_int_a.IN1
dataa[63] => mag_int_a.IN1
dataa[63] => mag_int_a.IN1
dataa[63] => mag_int_a.IN1
dataa[63] => mag_int_a.IN1
dataa[63] => mag_int_a.IN1
dataa[63] => mag_int_a.IN1
dataa[63] => mag_int_a.IN1
dataa[63] => mag_int_a.IN1
dataa[63] => mag_int_a.IN1
dataa[63] => mag_int_a.IN1
dataa[63] => mag_int_a.IN1
dataa[63] => mag_int_a.IN1
dataa[63] => mag_int_a.IN1
dataa[63] => mag_int_a.IN1
dataa[63] => mag_int_a.IN1
dataa[63] => mag_int_a.IN1
dataa[63] => mag_int_a.IN1
dataa[63] => mag_int_a.IN1
dataa[63] => mag_int_a.IN1
dataa[63] => mag_int_a.IN1
dataa[63] => mag_int_a.IN1
dataa[63] => mag_int_a.IN1
dataa[63] => mag_int_a.IN1
dataa[63] => mag_int_a.IN1
dataa[63] => mag_int_a.IN1
dataa[63] => mag_int_a.IN1
dataa[63] => mag_int_a.IN1
dataa[63] => mag_int_a.IN1
dataa[63] => mag_int_a.IN1
dataa[63] => mag_int_a.IN1
dataa[63] => mag_int_a.IN1
dataa[63] => mag_int_a.IN1
dataa[63] => mag_int_a.IN1
dataa[63] => mag_int_a.IN1
dataa[63] => mag_int_a.IN1
dataa[63] => mag_int_a.IN1
dataa[63] => mag_int_a.IN1
dataa[63] => mag_int_a.IN1
dataa[63] => mag_int_a.IN1
dataa[63] => mag_int_a.IN1
dataa[63] => mag_int_a.IN1
dataa[63] => mag_int_a.IN1
dataa[63] => mag_int_a.IN1
dataa[63] => mag_int_a.IN1
dataa[63] => mag_int_a.IN1
dataa[63] => sign_int_a_reg1.DATAIN
result[0] <= result_reg[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_reg[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_reg[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_reg[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_reg[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_reg[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_reg[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_reg[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_reg[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_reg[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_reg[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_reg[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_reg[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_reg[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_reg[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_reg[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result_reg[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result_reg[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result_reg[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= result_reg[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= result_reg[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= result_reg[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= result_reg[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= result_reg[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= result_reg[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= result_reg[25].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= result_reg[26].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= result_reg[27].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= result_reg[28].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= result_reg[29].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= result_reg[30].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= result_reg[31].DB_MAX_OUTPUT_PORT_TYPE


|ProCam|convert1:i2f|convert1_altfp_convert_v1n:convert1_altfp_convert_v1n_component|convert1_altbarrel_shift_30g:altbarrel_shift5
aclr => sel_pipec5r1d.ACLR
aclr => sel_pipec4r1d.ACLR
aclr => sel_pipec3r1d.ACLR
aclr => sbit_piper2d[0].ACLR
aclr => sbit_piper2d[1].ACLR
aclr => sbit_piper2d[2].ACLR
aclr => sbit_piper2d[3].ACLR
aclr => sbit_piper2d[4].ACLR
aclr => sbit_piper2d[5].ACLR
aclr => sbit_piper2d[6].ACLR
aclr => sbit_piper2d[7].ACLR
aclr => sbit_piper2d[8].ACLR
aclr => sbit_piper2d[9].ACLR
aclr => sbit_piper2d[10].ACLR
aclr => sbit_piper2d[11].ACLR
aclr => sbit_piper2d[12].ACLR
aclr => sbit_piper2d[13].ACLR
aclr => sbit_piper2d[14].ACLR
aclr => sbit_piper2d[15].ACLR
aclr => sbit_piper2d[16].ACLR
aclr => sbit_piper2d[17].ACLR
aclr => sbit_piper2d[18].ACLR
aclr => sbit_piper2d[19].ACLR
aclr => sbit_piper2d[20].ACLR
aclr => sbit_piper2d[21].ACLR
aclr => sbit_piper2d[22].ACLR
aclr => sbit_piper2d[23].ACLR
aclr => sbit_piper2d[24].ACLR
aclr => sbit_piper2d[25].ACLR
aclr => sbit_piper2d[26].ACLR
aclr => sbit_piper2d[27].ACLR
aclr => sbit_piper2d[28].ACLR
aclr => sbit_piper2d[29].ACLR
aclr => sbit_piper2d[30].ACLR
aclr => sbit_piper2d[31].ACLR
aclr => sbit_piper2d[32].ACLR
aclr => sbit_piper2d[33].ACLR
aclr => sbit_piper2d[34].ACLR
aclr => sbit_piper2d[35].ACLR
aclr => sbit_piper2d[36].ACLR
aclr => sbit_piper2d[37].ACLR
aclr => sbit_piper2d[38].ACLR
aclr => sbit_piper2d[39].ACLR
aclr => sbit_piper2d[40].ACLR
aclr => sbit_piper2d[41].ACLR
aclr => sbit_piper2d[42].ACLR
aclr => sbit_piper2d[43].ACLR
aclr => sbit_piper2d[44].ACLR
aclr => sbit_piper2d[45].ACLR
aclr => sbit_piper2d[46].ACLR
aclr => sbit_piper2d[47].ACLR
aclr => sbit_piper2d[48].ACLR
aclr => sbit_piper2d[49].ACLR
aclr => sbit_piper2d[50].ACLR
aclr => sbit_piper2d[51].ACLR
aclr => sbit_piper2d[52].ACLR
aclr => sbit_piper2d[53].ACLR
aclr => sbit_piper2d[54].ACLR
aclr => sbit_piper2d[55].ACLR
aclr => sbit_piper2d[56].ACLR
aclr => sbit_piper2d[57].ACLR
aclr => sbit_piper2d[58].ACLR
aclr => sbit_piper2d[59].ACLR
aclr => sbit_piper2d[60].ACLR
aclr => sbit_piper2d[61].ACLR
aclr => sbit_piper2d[62].ACLR
aclr => sbit_piper2d[63].ACLR
aclr => sbit_piper1d[0].ACLR
aclr => sbit_piper1d[1].ACLR
aclr => sbit_piper1d[2].ACLR
aclr => sbit_piper1d[3].ACLR
aclr => sbit_piper1d[4].ACLR
aclr => sbit_piper1d[5].ACLR
aclr => sbit_piper1d[6].ACLR
aclr => sbit_piper1d[7].ACLR
aclr => sbit_piper1d[8].ACLR
aclr => sbit_piper1d[9].ACLR
aclr => sbit_piper1d[10].ACLR
aclr => sbit_piper1d[11].ACLR
aclr => sbit_piper1d[12].ACLR
aclr => sbit_piper1d[13].ACLR
aclr => sbit_piper1d[14].ACLR
aclr => sbit_piper1d[15].ACLR
aclr => sbit_piper1d[16].ACLR
aclr => sbit_piper1d[17].ACLR
aclr => sbit_piper1d[18].ACLR
aclr => sbit_piper1d[19].ACLR
aclr => sbit_piper1d[20].ACLR
aclr => sbit_piper1d[21].ACLR
aclr => sbit_piper1d[22].ACLR
aclr => sbit_piper1d[23].ACLR
aclr => sbit_piper1d[24].ACLR
aclr => sbit_piper1d[25].ACLR
aclr => sbit_piper1d[26].ACLR
aclr => sbit_piper1d[27].ACLR
aclr => sbit_piper1d[28].ACLR
aclr => sbit_piper1d[29].ACLR
aclr => sbit_piper1d[30].ACLR
aclr => sbit_piper1d[31].ACLR
aclr => sbit_piper1d[32].ACLR
aclr => sbit_piper1d[33].ACLR
aclr => sbit_piper1d[34].ACLR
aclr => sbit_piper1d[35].ACLR
aclr => sbit_piper1d[36].ACLR
aclr => sbit_piper1d[37].ACLR
aclr => sbit_piper1d[38].ACLR
aclr => sbit_piper1d[39].ACLR
aclr => sbit_piper1d[40].ACLR
aclr => sbit_piper1d[41].ACLR
aclr => sbit_piper1d[42].ACLR
aclr => sbit_piper1d[43].ACLR
aclr => sbit_piper1d[44].ACLR
aclr => sbit_piper1d[45].ACLR
aclr => sbit_piper1d[46].ACLR
aclr => sbit_piper1d[47].ACLR
aclr => sbit_piper1d[48].ACLR
aclr => sbit_piper1d[49].ACLR
aclr => sbit_piper1d[50].ACLR
aclr => sbit_piper1d[51].ACLR
aclr => sbit_piper1d[52].ACLR
aclr => sbit_piper1d[53].ACLR
aclr => sbit_piper1d[54].ACLR
aclr => sbit_piper1d[55].ACLR
aclr => sbit_piper1d[56].ACLR
aclr => sbit_piper1d[57].ACLR
aclr => sbit_piper1d[58].ACLR
aclr => sbit_piper1d[59].ACLR
aclr => sbit_piper1d[60].ACLR
aclr => sbit_piper1d[61].ACLR
aclr => sbit_piper1d[62].ACLR
aclr => sbit_piper1d[63].ACLR
aclr => dir_pipe[0].ACLR
clk_en => dir_pipe[0].ENA
clk_en => sbit_piper1d[63].ENA
clk_en => sbit_piper1d[62].ENA
clk_en => sbit_piper1d[61].ENA
clk_en => sbit_piper1d[60].ENA
clk_en => sbit_piper1d[59].ENA
clk_en => sbit_piper1d[58].ENA
clk_en => sbit_piper1d[57].ENA
clk_en => sbit_piper1d[56].ENA
clk_en => sbit_piper1d[55].ENA
clk_en => sbit_piper1d[54].ENA
clk_en => sbit_piper1d[53].ENA
clk_en => sbit_piper1d[52].ENA
clk_en => sbit_piper1d[51].ENA
clk_en => sbit_piper1d[50].ENA
clk_en => sbit_piper1d[49].ENA
clk_en => sbit_piper1d[48].ENA
clk_en => sbit_piper1d[47].ENA
clk_en => sbit_piper1d[46].ENA
clk_en => sbit_piper1d[45].ENA
clk_en => sbit_piper1d[44].ENA
clk_en => sbit_piper1d[43].ENA
clk_en => sbit_piper1d[42].ENA
clk_en => sbit_piper1d[41].ENA
clk_en => sbit_piper1d[40].ENA
clk_en => sbit_piper1d[39].ENA
clk_en => sbit_piper1d[38].ENA
clk_en => sbit_piper1d[37].ENA
clk_en => sbit_piper1d[36].ENA
clk_en => sbit_piper1d[35].ENA
clk_en => sbit_piper1d[34].ENA
clk_en => sbit_piper1d[33].ENA
clk_en => sbit_piper1d[32].ENA
clk_en => sbit_piper1d[31].ENA
clk_en => sbit_piper1d[30].ENA
clk_en => sbit_piper1d[29].ENA
clk_en => sbit_piper1d[28].ENA
clk_en => sbit_piper1d[27].ENA
clk_en => sbit_piper1d[26].ENA
clk_en => sbit_piper1d[25].ENA
clk_en => sbit_piper1d[24].ENA
clk_en => sbit_piper1d[23].ENA
clk_en => sbit_piper1d[22].ENA
clk_en => sbit_piper1d[21].ENA
clk_en => sbit_piper1d[20].ENA
clk_en => sbit_piper1d[19].ENA
clk_en => sbit_piper1d[18].ENA
clk_en => sbit_piper1d[17].ENA
clk_en => sbit_piper1d[16].ENA
clk_en => sbit_piper1d[15].ENA
clk_en => sbit_piper1d[14].ENA
clk_en => sbit_piper1d[13].ENA
clk_en => sbit_piper1d[12].ENA
clk_en => sbit_piper1d[11].ENA
clk_en => sbit_piper1d[10].ENA
clk_en => sbit_piper1d[9].ENA
clk_en => sbit_piper1d[8].ENA
clk_en => sbit_piper1d[7].ENA
clk_en => sbit_piper1d[6].ENA
clk_en => sbit_piper1d[5].ENA
clk_en => sbit_piper1d[4].ENA
clk_en => sbit_piper1d[3].ENA
clk_en => sbit_piper1d[2].ENA
clk_en => sbit_piper1d[1].ENA
clk_en => sbit_piper1d[0].ENA
clk_en => sbit_piper2d[63].ENA
clk_en => sbit_piper2d[62].ENA
clk_en => sbit_piper2d[61].ENA
clk_en => sbit_piper2d[60].ENA
clk_en => sbit_piper2d[59].ENA
clk_en => sbit_piper2d[58].ENA
clk_en => sbit_piper2d[57].ENA
clk_en => sbit_piper2d[56].ENA
clk_en => sbit_piper2d[55].ENA
clk_en => sbit_piper2d[54].ENA
clk_en => sbit_piper2d[53].ENA
clk_en => sbit_piper2d[52].ENA
clk_en => sbit_piper2d[51].ENA
clk_en => sbit_piper2d[50].ENA
clk_en => sbit_piper2d[49].ENA
clk_en => sbit_piper2d[48].ENA
clk_en => sbit_piper2d[47].ENA
clk_en => sbit_piper2d[46].ENA
clk_en => sbit_piper2d[45].ENA
clk_en => sbit_piper2d[44].ENA
clk_en => sbit_piper2d[43].ENA
clk_en => sbit_piper2d[42].ENA
clk_en => sbit_piper2d[41].ENA
clk_en => sbit_piper2d[40].ENA
clk_en => sbit_piper2d[39].ENA
clk_en => sbit_piper2d[38].ENA
clk_en => sbit_piper2d[37].ENA
clk_en => sbit_piper2d[36].ENA
clk_en => sbit_piper2d[35].ENA
clk_en => sbit_piper2d[34].ENA
clk_en => sbit_piper2d[33].ENA
clk_en => sbit_piper2d[32].ENA
clk_en => sbit_piper2d[31].ENA
clk_en => sbit_piper2d[30].ENA
clk_en => sbit_piper2d[29].ENA
clk_en => sbit_piper2d[28].ENA
clk_en => sbit_piper2d[27].ENA
clk_en => sbit_piper2d[26].ENA
clk_en => sbit_piper2d[25].ENA
clk_en => sbit_piper2d[24].ENA
clk_en => sbit_piper2d[23].ENA
clk_en => sbit_piper2d[22].ENA
clk_en => sbit_piper2d[21].ENA
clk_en => sbit_piper2d[20].ENA
clk_en => sbit_piper2d[19].ENA
clk_en => sbit_piper2d[18].ENA
clk_en => sbit_piper2d[17].ENA
clk_en => sbit_piper2d[16].ENA
clk_en => sbit_piper2d[15].ENA
clk_en => sbit_piper2d[14].ENA
clk_en => sbit_piper2d[13].ENA
clk_en => sbit_piper2d[12].ENA
clk_en => sbit_piper2d[11].ENA
clk_en => sbit_piper2d[10].ENA
clk_en => sbit_piper2d[9].ENA
clk_en => sbit_piper2d[8].ENA
clk_en => sbit_piper2d[7].ENA
clk_en => sbit_piper2d[6].ENA
clk_en => sbit_piper2d[5].ENA
clk_en => sbit_piper2d[4].ENA
clk_en => sbit_piper2d[3].ENA
clk_en => sbit_piper2d[2].ENA
clk_en => sbit_piper2d[1].ENA
clk_en => sbit_piper2d[0].ENA
clk_en => sel_pipec3r1d.ENA
clk_en => sel_pipec5r1d.ENA
clk_en => sel_pipec4r1d.ENA
clock => sel_pipec5r1d.CLK
clock => sel_pipec4r1d.CLK
clock => sel_pipec3r1d.CLK
clock => sbit_piper2d[0].CLK
clock => sbit_piper2d[1].CLK
clock => sbit_piper2d[2].CLK
clock => sbit_piper2d[3].CLK
clock => sbit_piper2d[4].CLK
clock => sbit_piper2d[5].CLK
clock => sbit_piper2d[6].CLK
clock => sbit_piper2d[7].CLK
clock => sbit_piper2d[8].CLK
clock => sbit_piper2d[9].CLK
clock => sbit_piper2d[10].CLK
clock => sbit_piper2d[11].CLK
clock => sbit_piper2d[12].CLK
clock => sbit_piper2d[13].CLK
clock => sbit_piper2d[14].CLK
clock => sbit_piper2d[15].CLK
clock => sbit_piper2d[16].CLK
clock => sbit_piper2d[17].CLK
clock => sbit_piper2d[18].CLK
clock => sbit_piper2d[19].CLK
clock => sbit_piper2d[20].CLK
clock => sbit_piper2d[21].CLK
clock => sbit_piper2d[22].CLK
clock => sbit_piper2d[23].CLK
clock => sbit_piper2d[24].CLK
clock => sbit_piper2d[25].CLK
clock => sbit_piper2d[26].CLK
clock => sbit_piper2d[27].CLK
clock => sbit_piper2d[28].CLK
clock => sbit_piper2d[29].CLK
clock => sbit_piper2d[30].CLK
clock => sbit_piper2d[31].CLK
clock => sbit_piper2d[32].CLK
clock => sbit_piper2d[33].CLK
clock => sbit_piper2d[34].CLK
clock => sbit_piper2d[35].CLK
clock => sbit_piper2d[36].CLK
clock => sbit_piper2d[37].CLK
clock => sbit_piper2d[38].CLK
clock => sbit_piper2d[39].CLK
clock => sbit_piper2d[40].CLK
clock => sbit_piper2d[41].CLK
clock => sbit_piper2d[42].CLK
clock => sbit_piper2d[43].CLK
clock => sbit_piper2d[44].CLK
clock => sbit_piper2d[45].CLK
clock => sbit_piper2d[46].CLK
clock => sbit_piper2d[47].CLK
clock => sbit_piper2d[48].CLK
clock => sbit_piper2d[49].CLK
clock => sbit_piper2d[50].CLK
clock => sbit_piper2d[51].CLK
clock => sbit_piper2d[52].CLK
clock => sbit_piper2d[53].CLK
clock => sbit_piper2d[54].CLK
clock => sbit_piper2d[55].CLK
clock => sbit_piper2d[56].CLK
clock => sbit_piper2d[57].CLK
clock => sbit_piper2d[58].CLK
clock => sbit_piper2d[59].CLK
clock => sbit_piper2d[60].CLK
clock => sbit_piper2d[61].CLK
clock => sbit_piper2d[62].CLK
clock => sbit_piper2d[63].CLK
clock => sbit_piper1d[0].CLK
clock => sbit_piper1d[1].CLK
clock => sbit_piper1d[2].CLK
clock => sbit_piper1d[3].CLK
clock => sbit_piper1d[4].CLK
clock => sbit_piper1d[5].CLK
clock => sbit_piper1d[6].CLK
clock => sbit_piper1d[7].CLK
clock => sbit_piper1d[8].CLK
clock => sbit_piper1d[9].CLK
clock => sbit_piper1d[10].CLK
clock => sbit_piper1d[11].CLK
clock => sbit_piper1d[12].CLK
clock => sbit_piper1d[13].CLK
clock => sbit_piper1d[14].CLK
clock => sbit_piper1d[15].CLK
clock => sbit_piper1d[16].CLK
clock => sbit_piper1d[17].CLK
clock => sbit_piper1d[18].CLK
clock => sbit_piper1d[19].CLK
clock => sbit_piper1d[20].CLK
clock => sbit_piper1d[21].CLK
clock => sbit_piper1d[22].CLK
clock => sbit_piper1d[23].CLK
clock => sbit_piper1d[24].CLK
clock => sbit_piper1d[25].CLK
clock => sbit_piper1d[26].CLK
clock => sbit_piper1d[27].CLK
clock => sbit_piper1d[28].CLK
clock => sbit_piper1d[29].CLK
clock => sbit_piper1d[30].CLK
clock => sbit_piper1d[31].CLK
clock => sbit_piper1d[32].CLK
clock => sbit_piper1d[33].CLK
clock => sbit_piper1d[34].CLK
clock => sbit_piper1d[35].CLK
clock => sbit_piper1d[36].CLK
clock => sbit_piper1d[37].CLK
clock => sbit_piper1d[38].CLK
clock => sbit_piper1d[39].CLK
clock => sbit_piper1d[40].CLK
clock => sbit_piper1d[41].CLK
clock => sbit_piper1d[42].CLK
clock => sbit_piper1d[43].CLK
clock => sbit_piper1d[44].CLK
clock => sbit_piper1d[45].CLK
clock => sbit_piper1d[46].CLK
clock => sbit_piper1d[47].CLK
clock => sbit_piper1d[48].CLK
clock => sbit_piper1d[49].CLK
clock => sbit_piper1d[50].CLK
clock => sbit_piper1d[51].CLK
clock => sbit_piper1d[52].CLK
clock => sbit_piper1d[53].CLK
clock => sbit_piper1d[54].CLK
clock => sbit_piper1d[55].CLK
clock => sbit_piper1d[56].CLK
clock => sbit_piper1d[57].CLK
clock => sbit_piper1d[58].CLK
clock => sbit_piper1d[59].CLK
clock => sbit_piper1d[60].CLK
clock => sbit_piper1d[61].CLK
clock => sbit_piper1d[62].CLK
clock => sbit_piper1d[63].CLK
clock => dir_pipe[0].CLK
data[0] => smux_w.IN0
data[0] => smux_w.IN0
data[1] => smux_w.IN0
data[1] => smux_w.IN0
data[2] => smux_w.IN0
data[2] => smux_w.IN0
data[3] => smux_w.IN0
data[3] => smux_w.IN0
data[4] => smux_w.IN0
data[4] => smux_w.IN0
data[5] => smux_w.IN0
data[5] => smux_w.IN0
data[6] => smux_w.IN0
data[6] => smux_w.IN0
data[7] => smux_w.IN0
data[7] => smux_w.IN0
data[8] => smux_w.IN0
data[8] => smux_w.IN0
data[9] => smux_w.IN0
data[9] => smux_w.IN0
data[10] => smux_w.IN0
data[10] => smux_w.IN0
data[11] => smux_w.IN0
data[11] => smux_w.IN0
data[12] => smux_w.IN0
data[12] => smux_w.IN0
data[13] => smux_w.IN0
data[13] => smux_w.IN0
data[14] => smux_w.IN0
data[14] => smux_w.IN0
data[15] => smux_w.IN0
data[15] => smux_w.IN0
data[16] => smux_w.IN0
data[16] => smux_w.IN0
data[17] => smux_w.IN0
data[17] => smux_w.IN0
data[18] => smux_w.IN0
data[18] => smux_w.IN0
data[19] => smux_w.IN0
data[19] => smux_w.IN0
data[20] => smux_w.IN0
data[20] => smux_w.IN0
data[21] => smux_w.IN0
data[21] => smux_w.IN0
data[22] => smux_w.IN0
data[22] => smux_w.IN0
data[23] => smux_w.IN0
data[23] => smux_w.IN0
data[24] => smux_w.IN0
data[24] => smux_w.IN0
data[25] => smux_w.IN0
data[25] => smux_w.IN0
data[26] => smux_w.IN0
data[26] => smux_w.IN0
data[27] => smux_w.IN0
data[27] => smux_w.IN0
data[28] => smux_w.IN0
data[28] => smux_w.IN0
data[29] => smux_w.IN0
data[29] => smux_w.IN0
data[30] => smux_w.IN0
data[30] => smux_w.IN0
data[31] => smux_w.IN0
data[31] => smux_w.IN0
data[32] => smux_w.IN0
data[32] => smux_w.IN0
data[33] => smux_w.IN0
data[33] => smux_w.IN0
data[34] => smux_w.IN0
data[34] => smux_w.IN0
data[35] => smux_w.IN0
data[35] => smux_w.IN0
data[36] => smux_w.IN0
data[36] => smux_w.IN0
data[37] => smux_w.IN0
data[37] => smux_w.IN0
data[38] => smux_w.IN0
data[38] => smux_w.IN0
data[39] => smux_w.IN0
data[39] => smux_w.IN0
data[40] => smux_w.IN0
data[40] => smux_w.IN0
data[41] => smux_w.IN0
data[41] => smux_w.IN0
data[42] => smux_w.IN0
data[42] => smux_w.IN0
data[43] => smux_w.IN0
data[43] => smux_w.IN0
data[44] => smux_w.IN0
data[44] => smux_w.IN0
data[45] => smux_w.IN0
data[45] => smux_w.IN0
data[46] => smux_w.IN0
data[46] => smux_w.IN0
data[47] => smux_w.IN0
data[47] => smux_w.IN0
data[48] => smux_w.IN0
data[48] => smux_w.IN0
data[49] => smux_w.IN0
data[49] => smux_w.IN0
data[50] => smux_w.IN0
data[50] => smux_w.IN0
data[51] => smux_w.IN0
data[51] => smux_w.IN0
data[52] => smux_w.IN0
data[52] => smux_w.IN0
data[53] => smux_w.IN0
data[53] => smux_w.IN0
data[54] => smux_w.IN0
data[54] => smux_w.IN0
data[55] => smux_w.IN0
data[55] => smux_w.IN0
data[56] => smux_w.IN0
data[56] => smux_w.IN0
data[57] => smux_w.IN0
data[57] => smux_w.IN0
data[58] => smux_w.IN0
data[58] => smux_w.IN0
data[59] => smux_w.IN0
data[59] => smux_w.IN0
data[60] => smux_w.IN0
data[60] => smux_w.IN0
data[61] => smux_w.IN0
data[61] => smux_w.IN0
data[62] => smux_w.IN0
data[62] => smux_w.IN0
data[63] => smux_w.IN0
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[3] => sel_pipec3r1d.DATAIN
distance[4] => sel_pipec4r1d.DATAIN
distance[5] => sel_pipec5r1d.DATAIN
result[0] <= sbit_piper2d[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= sbit_piper2d[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= sbit_piper2d[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= sbit_piper2d[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= sbit_piper2d[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= sbit_piper2d[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= sbit_piper2d[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= sbit_piper2d[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= sbit_piper2d[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= sbit_piper2d[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= sbit_piper2d[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= sbit_piper2d[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= sbit_piper2d[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= sbit_piper2d[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= sbit_piper2d[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= sbit_piper2d[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= sbit_piper2d[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= sbit_piper2d[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= sbit_piper2d[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= sbit_piper2d[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= sbit_piper2d[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= sbit_piper2d[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= sbit_piper2d[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= sbit_piper2d[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= sbit_piper2d[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= sbit_piper2d[25].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= sbit_piper2d[26].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= sbit_piper2d[27].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= sbit_piper2d[28].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= sbit_piper2d[29].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= sbit_piper2d[30].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= sbit_piper2d[31].DB_MAX_OUTPUT_PORT_TYPE
result[32] <= sbit_piper2d[32].DB_MAX_OUTPUT_PORT_TYPE
result[33] <= sbit_piper2d[33].DB_MAX_OUTPUT_PORT_TYPE
result[34] <= sbit_piper2d[34].DB_MAX_OUTPUT_PORT_TYPE
result[35] <= sbit_piper2d[35].DB_MAX_OUTPUT_PORT_TYPE
result[36] <= sbit_piper2d[36].DB_MAX_OUTPUT_PORT_TYPE
result[37] <= sbit_piper2d[37].DB_MAX_OUTPUT_PORT_TYPE
result[38] <= sbit_piper2d[38].DB_MAX_OUTPUT_PORT_TYPE
result[39] <= sbit_piper2d[39].DB_MAX_OUTPUT_PORT_TYPE
result[40] <= sbit_piper2d[40].DB_MAX_OUTPUT_PORT_TYPE
result[41] <= sbit_piper2d[41].DB_MAX_OUTPUT_PORT_TYPE
result[42] <= sbit_piper2d[42].DB_MAX_OUTPUT_PORT_TYPE
result[43] <= sbit_piper2d[43].DB_MAX_OUTPUT_PORT_TYPE
result[44] <= sbit_piper2d[44].DB_MAX_OUTPUT_PORT_TYPE
result[45] <= sbit_piper2d[45].DB_MAX_OUTPUT_PORT_TYPE
result[46] <= sbit_piper2d[46].DB_MAX_OUTPUT_PORT_TYPE
result[47] <= sbit_piper2d[47].DB_MAX_OUTPUT_PORT_TYPE
result[48] <= sbit_piper2d[48].DB_MAX_OUTPUT_PORT_TYPE
result[49] <= sbit_piper2d[49].DB_MAX_OUTPUT_PORT_TYPE
result[50] <= sbit_piper2d[50].DB_MAX_OUTPUT_PORT_TYPE
result[51] <= sbit_piper2d[51].DB_MAX_OUTPUT_PORT_TYPE
result[52] <= sbit_piper2d[52].DB_MAX_OUTPUT_PORT_TYPE
result[53] <= sbit_piper2d[53].DB_MAX_OUTPUT_PORT_TYPE
result[54] <= sbit_piper2d[54].DB_MAX_OUTPUT_PORT_TYPE
result[55] <= sbit_piper2d[55].DB_MAX_OUTPUT_PORT_TYPE
result[56] <= sbit_piper2d[56].DB_MAX_OUTPUT_PORT_TYPE
result[57] <= sbit_piper2d[57].DB_MAX_OUTPUT_PORT_TYPE
result[58] <= sbit_piper2d[58].DB_MAX_OUTPUT_PORT_TYPE
result[59] <= sbit_piper2d[59].DB_MAX_OUTPUT_PORT_TYPE
result[60] <= sbit_piper2d[60].DB_MAX_OUTPUT_PORT_TYPE
result[61] <= sbit_piper2d[61].DB_MAX_OUTPUT_PORT_TYPE
result[62] <= sbit_piper2d[62].DB_MAX_OUTPUT_PORT_TYPE
result[63] <= sbit_piper2d[63].DB_MAX_OUTPUT_PORT_TYPE


|ProCam|convert1:i2f|convert1_altfp_convert_v1n:convert1_altfp_convert_v1n_component|convert1_altpriority_encoder_0c6:altpriority_encoder2
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
data[32] => data[32].IN1
data[33] => data[33].IN1
data[34] => data[34].IN1
data[35] => data[35].IN1
data[36] => data[36].IN1
data[37] => data[37].IN1
data[38] => data[38].IN1
data[39] => data[39].IN1
data[40] => data[40].IN1
data[41] => data[41].IN1
data[42] => data[42].IN1
data[43] => data[43].IN1
data[44] => data[44].IN1
data[45] => data[45].IN1
data[46] => data[46].IN1
data[47] => data[47].IN1
data[48] => data[48].IN1
data[49] => data[49].IN1
data[50] => data[50].IN1
data[51] => data[51].IN1
data[52] => data[52].IN1
data[53] => data[53].IN1
data[54] => data[54].IN1
data[55] => data[55].IN1
data[56] => data[56].IN1
data[57] => data[57].IN1
data[58] => data[58].IN1
data[59] => data[59].IN1
data[60] => data[60].IN1
data[61] => data[61].IN1
data[62] => data[62].IN1
data[63] => data[63].IN1
q[0] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= convert1_altpriority_encoder_qf8:altpriority_encoder10.zero


|ProCam|convert1:i2f|convert1_altfp_convert_v1n:convert1_altfp_convert_v1n_component|convert1_altpriority_encoder_0c6:altpriority_encoder2|convert1_altpriority_encoder_qf8:altpriority_encoder10
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
q[0] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= convert1_altpriority_encoder_rf8:altpriority_encoder12.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|ProCam|convert1:i2f|convert1_altfp_convert_v1n:convert1_altfp_convert_v1n_component|convert1_altpriority_encoder_0c6:altpriority_encoder2|convert1_altpriority_encoder_qf8:altpriority_encoder10|convert1_altpriority_encoder_rf8:altpriority_encoder11
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
q[0] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= convert1_altpriority_encoder_be8:altpriority_encoder14.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|ProCam|convert1:i2f|convert1_altfp_convert_v1n:convert1_altfp_convert_v1n_component|convert1_altpriority_encoder_0c6:altpriority_encoder2|convert1_altpriority_encoder_qf8:altpriority_encoder10|convert1_altpriority_encoder_rf8:altpriority_encoder11|convert1_altpriority_encoder_be8:altpriority_encoder13
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
q[0] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= convert1_altpriority_encoder_6e8:altpriority_encoder16.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|ProCam|convert1:i2f|convert1_altfp_convert_v1n:convert1_altfp_convert_v1n_component|convert1_altpriority_encoder_0c6:altpriority_encoder2|convert1_altpriority_encoder_qf8:altpriority_encoder10|convert1_altpriority_encoder_rf8:altpriority_encoder11|convert1_altpriority_encoder_be8:altpriority_encoder13|convert1_altpriority_encoder_6e8:altpriority_encoder15
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
q[0] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= convert1_altpriority_encoder_3e8:altpriority_encoder18.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|ProCam|convert1:i2f|convert1_altfp_convert_v1n:convert1_altfp_convert_v1n_component|convert1_altpriority_encoder_0c6:altpriority_encoder2|convert1_altpriority_encoder_qf8:altpriority_encoder10|convert1_altpriority_encoder_rf8:altpriority_encoder11|convert1_altpriority_encoder_be8:altpriority_encoder13|convert1_altpriority_encoder_6e8:altpriority_encoder15|convert1_altpriority_encoder_3e8:altpriority_encoder17
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|ProCam|convert1:i2f|convert1_altfp_convert_v1n:convert1_altfp_convert_v1n_component|convert1_altpriority_encoder_0c6:altpriority_encoder2|convert1_altpriority_encoder_qf8:altpriority_encoder10|convert1_altpriority_encoder_rf8:altpriority_encoder11|convert1_altpriority_encoder_be8:altpriority_encoder13|convert1_altpriority_encoder_6e8:altpriority_encoder15|convert1_altpriority_encoder_3e8:altpriority_encoder18
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|ProCam|convert1:i2f|convert1_altfp_convert_v1n:convert1_altfp_convert_v1n_component|convert1_altpriority_encoder_0c6:altpriority_encoder2|convert1_altpriority_encoder_qf8:altpriority_encoder10|convert1_altpriority_encoder_rf8:altpriority_encoder11|convert1_altpriority_encoder_be8:altpriority_encoder13|convert1_altpriority_encoder_6e8:altpriority_encoder16
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
q[0] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= convert1_altpriority_encoder_3e8:altpriority_encoder18.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|ProCam|convert1:i2f|convert1_altfp_convert_v1n:convert1_altfp_convert_v1n_component|convert1_altpriority_encoder_0c6:altpriority_encoder2|convert1_altpriority_encoder_qf8:altpriority_encoder10|convert1_altpriority_encoder_rf8:altpriority_encoder11|convert1_altpriority_encoder_be8:altpriority_encoder13|convert1_altpriority_encoder_6e8:altpriority_encoder16|convert1_altpriority_encoder_3e8:altpriority_encoder17
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|ProCam|convert1:i2f|convert1_altfp_convert_v1n:convert1_altfp_convert_v1n_component|convert1_altpriority_encoder_0c6:altpriority_encoder2|convert1_altpriority_encoder_qf8:altpriority_encoder10|convert1_altpriority_encoder_rf8:altpriority_encoder11|convert1_altpriority_encoder_be8:altpriority_encoder13|convert1_altpriority_encoder_6e8:altpriority_encoder16|convert1_altpriority_encoder_3e8:altpriority_encoder18
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|ProCam|convert1:i2f|convert1_altfp_convert_v1n:convert1_altfp_convert_v1n_component|convert1_altpriority_encoder_0c6:altpriority_encoder2|convert1_altpriority_encoder_qf8:altpriority_encoder10|convert1_altpriority_encoder_rf8:altpriority_encoder11|convert1_altpriority_encoder_be8:altpriority_encoder14
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
q[0] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= convert1_altpriority_encoder_6e8:altpriority_encoder16.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|ProCam|convert1:i2f|convert1_altfp_convert_v1n:convert1_altfp_convert_v1n_component|convert1_altpriority_encoder_0c6:altpriority_encoder2|convert1_altpriority_encoder_qf8:altpriority_encoder10|convert1_altpriority_encoder_rf8:altpriority_encoder11|convert1_altpriority_encoder_be8:altpriority_encoder14|convert1_altpriority_encoder_6e8:altpriority_encoder15
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
q[0] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= convert1_altpriority_encoder_3e8:altpriority_encoder18.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|ProCam|convert1:i2f|convert1_altfp_convert_v1n:convert1_altfp_convert_v1n_component|convert1_altpriority_encoder_0c6:altpriority_encoder2|convert1_altpriority_encoder_qf8:altpriority_encoder10|convert1_altpriority_encoder_rf8:altpriority_encoder11|convert1_altpriority_encoder_be8:altpriority_encoder14|convert1_altpriority_encoder_6e8:altpriority_encoder15|convert1_altpriority_encoder_3e8:altpriority_encoder17
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|ProCam|convert1:i2f|convert1_altfp_convert_v1n:convert1_altfp_convert_v1n_component|convert1_altpriority_encoder_0c6:altpriority_encoder2|convert1_altpriority_encoder_qf8:altpriority_encoder10|convert1_altpriority_encoder_rf8:altpriority_encoder11|convert1_altpriority_encoder_be8:altpriority_encoder14|convert1_altpriority_encoder_6e8:altpriority_encoder15|convert1_altpriority_encoder_3e8:altpriority_encoder18
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|ProCam|convert1:i2f|convert1_altfp_convert_v1n:convert1_altfp_convert_v1n_component|convert1_altpriority_encoder_0c6:altpriority_encoder2|convert1_altpriority_encoder_qf8:altpriority_encoder10|convert1_altpriority_encoder_rf8:altpriority_encoder11|convert1_altpriority_encoder_be8:altpriority_encoder14|convert1_altpriority_encoder_6e8:altpriority_encoder16
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
q[0] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= convert1_altpriority_encoder_3e8:altpriority_encoder18.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|ProCam|convert1:i2f|convert1_altfp_convert_v1n:convert1_altfp_convert_v1n_component|convert1_altpriority_encoder_0c6:altpriority_encoder2|convert1_altpriority_encoder_qf8:altpriority_encoder10|convert1_altpriority_encoder_rf8:altpriority_encoder11|convert1_altpriority_encoder_be8:altpriority_encoder14|convert1_altpriority_encoder_6e8:altpriority_encoder16|convert1_altpriority_encoder_3e8:altpriority_encoder17
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|ProCam|convert1:i2f|convert1_altfp_convert_v1n:convert1_altfp_convert_v1n_component|convert1_altpriority_encoder_0c6:altpriority_encoder2|convert1_altpriority_encoder_qf8:altpriority_encoder10|convert1_altpriority_encoder_rf8:altpriority_encoder11|convert1_altpriority_encoder_be8:altpriority_encoder14|convert1_altpriority_encoder_6e8:altpriority_encoder16|convert1_altpriority_encoder_3e8:altpriority_encoder18
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|ProCam|convert1:i2f|convert1_altfp_convert_v1n:convert1_altfp_convert_v1n_component|convert1_altpriority_encoder_0c6:altpriority_encoder2|convert1_altpriority_encoder_qf8:altpriority_encoder10|convert1_altpriority_encoder_rf8:altpriority_encoder12
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
q[0] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= convert1_altpriority_encoder_be8:altpriority_encoder14.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|ProCam|convert1:i2f|convert1_altfp_convert_v1n:convert1_altfp_convert_v1n_component|convert1_altpriority_encoder_0c6:altpriority_encoder2|convert1_altpriority_encoder_qf8:altpriority_encoder10|convert1_altpriority_encoder_rf8:altpriority_encoder12|convert1_altpriority_encoder_be8:altpriority_encoder13
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
q[0] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= convert1_altpriority_encoder_6e8:altpriority_encoder16.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|ProCam|convert1:i2f|convert1_altfp_convert_v1n:convert1_altfp_convert_v1n_component|convert1_altpriority_encoder_0c6:altpriority_encoder2|convert1_altpriority_encoder_qf8:altpriority_encoder10|convert1_altpriority_encoder_rf8:altpriority_encoder12|convert1_altpriority_encoder_be8:altpriority_encoder13|convert1_altpriority_encoder_6e8:altpriority_encoder15
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
q[0] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= convert1_altpriority_encoder_3e8:altpriority_encoder18.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|ProCam|convert1:i2f|convert1_altfp_convert_v1n:convert1_altfp_convert_v1n_component|convert1_altpriority_encoder_0c6:altpriority_encoder2|convert1_altpriority_encoder_qf8:altpriority_encoder10|convert1_altpriority_encoder_rf8:altpriority_encoder12|convert1_altpriority_encoder_be8:altpriority_encoder13|convert1_altpriority_encoder_6e8:altpriority_encoder15|convert1_altpriority_encoder_3e8:altpriority_encoder17
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|ProCam|convert1:i2f|convert1_altfp_convert_v1n:convert1_altfp_convert_v1n_component|convert1_altpriority_encoder_0c6:altpriority_encoder2|convert1_altpriority_encoder_qf8:altpriority_encoder10|convert1_altpriority_encoder_rf8:altpriority_encoder12|convert1_altpriority_encoder_be8:altpriority_encoder13|convert1_altpriority_encoder_6e8:altpriority_encoder15|convert1_altpriority_encoder_3e8:altpriority_encoder18
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|ProCam|convert1:i2f|convert1_altfp_convert_v1n:convert1_altfp_convert_v1n_component|convert1_altpriority_encoder_0c6:altpriority_encoder2|convert1_altpriority_encoder_qf8:altpriority_encoder10|convert1_altpriority_encoder_rf8:altpriority_encoder12|convert1_altpriority_encoder_be8:altpriority_encoder13|convert1_altpriority_encoder_6e8:altpriority_encoder16
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
q[0] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= convert1_altpriority_encoder_3e8:altpriority_encoder18.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|ProCam|convert1:i2f|convert1_altfp_convert_v1n:convert1_altfp_convert_v1n_component|convert1_altpriority_encoder_0c6:altpriority_encoder2|convert1_altpriority_encoder_qf8:altpriority_encoder10|convert1_altpriority_encoder_rf8:altpriority_encoder12|convert1_altpriority_encoder_be8:altpriority_encoder13|convert1_altpriority_encoder_6e8:altpriority_encoder16|convert1_altpriority_encoder_3e8:altpriority_encoder17
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|ProCam|convert1:i2f|convert1_altfp_convert_v1n:convert1_altfp_convert_v1n_component|convert1_altpriority_encoder_0c6:altpriority_encoder2|convert1_altpriority_encoder_qf8:altpriority_encoder10|convert1_altpriority_encoder_rf8:altpriority_encoder12|convert1_altpriority_encoder_be8:altpriority_encoder13|convert1_altpriority_encoder_6e8:altpriority_encoder16|convert1_altpriority_encoder_3e8:altpriority_encoder18
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|ProCam|convert1:i2f|convert1_altfp_convert_v1n:convert1_altfp_convert_v1n_component|convert1_altpriority_encoder_0c6:altpriority_encoder2|convert1_altpriority_encoder_qf8:altpriority_encoder10|convert1_altpriority_encoder_rf8:altpriority_encoder12|convert1_altpriority_encoder_be8:altpriority_encoder14
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
q[0] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= convert1_altpriority_encoder_6e8:altpriority_encoder16.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|ProCam|convert1:i2f|convert1_altfp_convert_v1n:convert1_altfp_convert_v1n_component|convert1_altpriority_encoder_0c6:altpriority_encoder2|convert1_altpriority_encoder_qf8:altpriority_encoder10|convert1_altpriority_encoder_rf8:altpriority_encoder12|convert1_altpriority_encoder_be8:altpriority_encoder14|convert1_altpriority_encoder_6e8:altpriority_encoder15
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
q[0] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= convert1_altpriority_encoder_3e8:altpriority_encoder18.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|ProCam|convert1:i2f|convert1_altfp_convert_v1n:convert1_altfp_convert_v1n_component|convert1_altpriority_encoder_0c6:altpriority_encoder2|convert1_altpriority_encoder_qf8:altpriority_encoder10|convert1_altpriority_encoder_rf8:altpriority_encoder12|convert1_altpriority_encoder_be8:altpriority_encoder14|convert1_altpriority_encoder_6e8:altpriority_encoder15|convert1_altpriority_encoder_3e8:altpriority_encoder17
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|ProCam|convert1:i2f|convert1_altfp_convert_v1n:convert1_altfp_convert_v1n_component|convert1_altpriority_encoder_0c6:altpriority_encoder2|convert1_altpriority_encoder_qf8:altpriority_encoder10|convert1_altpriority_encoder_rf8:altpriority_encoder12|convert1_altpriority_encoder_be8:altpriority_encoder14|convert1_altpriority_encoder_6e8:altpriority_encoder15|convert1_altpriority_encoder_3e8:altpriority_encoder18
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|ProCam|convert1:i2f|convert1_altfp_convert_v1n:convert1_altfp_convert_v1n_component|convert1_altpriority_encoder_0c6:altpriority_encoder2|convert1_altpriority_encoder_qf8:altpriority_encoder10|convert1_altpriority_encoder_rf8:altpriority_encoder12|convert1_altpriority_encoder_be8:altpriority_encoder14|convert1_altpriority_encoder_6e8:altpriority_encoder16
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
q[0] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= convert1_altpriority_encoder_3e8:altpriority_encoder18.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|ProCam|convert1:i2f|convert1_altfp_convert_v1n:convert1_altfp_convert_v1n_component|convert1_altpriority_encoder_0c6:altpriority_encoder2|convert1_altpriority_encoder_qf8:altpriority_encoder10|convert1_altpriority_encoder_rf8:altpriority_encoder12|convert1_altpriority_encoder_be8:altpriority_encoder14|convert1_altpriority_encoder_6e8:altpriority_encoder16|convert1_altpriority_encoder_3e8:altpriority_encoder17
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|ProCam|convert1:i2f|convert1_altfp_convert_v1n:convert1_altfp_convert_v1n_component|convert1_altpriority_encoder_0c6:altpriority_encoder2|convert1_altpriority_encoder_qf8:altpriority_encoder10|convert1_altpriority_encoder_rf8:altpriority_encoder12|convert1_altpriority_encoder_be8:altpriority_encoder14|convert1_altpriority_encoder_6e8:altpriority_encoder16|convert1_altpriority_encoder_3e8:altpriority_encoder18
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|ProCam|convert1:i2f|convert1_altfp_convert_v1n:convert1_altfp_convert_v1n_component|convert1_altpriority_encoder_0c6:altpriority_encoder2|convert1_altpriority_encoder_q08:altpriority_encoder9
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
q[0] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= convert1_altpriority_encoder_rf8:altpriority_encoder20.zero


|ProCam|convert1:i2f|convert1_altfp_convert_v1n:convert1_altfp_convert_v1n_component|convert1_altpriority_encoder_0c6:altpriority_encoder2|convert1_altpriority_encoder_q08:altpriority_encoder9|convert1_altpriority_encoder_r08:altpriority_encoder19
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
q[0] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= convert1_altpriority_encoder_be8:altpriority_encoder22.zero


|ProCam|convert1:i2f|convert1_altfp_convert_v1n:convert1_altfp_convert_v1n_component|convert1_altpriority_encoder_0c6:altpriority_encoder2|convert1_altpriority_encoder_q08:altpriority_encoder9|convert1_altpriority_encoder_r08:altpriority_encoder19|convert1_altpriority_encoder_bv7:altpriority_encoder21
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
q[0] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= convert1_altpriority_encoder_6e8:altpriority_encoder24.zero


|ProCam|convert1:i2f|convert1_altfp_convert_v1n:convert1_altfp_convert_v1n_component|convert1_altpriority_encoder_0c6:altpriority_encoder2|convert1_altpriority_encoder_q08:altpriority_encoder9|convert1_altpriority_encoder_r08:altpriority_encoder19|convert1_altpriority_encoder_bv7:altpriority_encoder21|convert1_altpriority_encoder_6v7:altpriority_encoder23
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
q[0] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= convert1_altpriority_encoder_3e8:altpriority_encoder26.zero


|ProCam|convert1:i2f|convert1_altfp_convert_v1n:convert1_altfp_convert_v1n_component|convert1_altpriority_encoder_0c6:altpriority_encoder2|convert1_altpriority_encoder_q08:altpriority_encoder9|convert1_altpriority_encoder_r08:altpriority_encoder19|convert1_altpriority_encoder_bv7:altpriority_encoder21|convert1_altpriority_encoder_6v7:altpriority_encoder23|convert1_altpriority_encoder_3v7:altpriority_encoder25
data[0] => ~NO_FANOUT~
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE


|ProCam|convert1:i2f|convert1_altfp_convert_v1n:convert1_altfp_convert_v1n_component|convert1_altpriority_encoder_0c6:altpriority_encoder2|convert1_altpriority_encoder_q08:altpriority_encoder9|convert1_altpriority_encoder_r08:altpriority_encoder19|convert1_altpriority_encoder_bv7:altpriority_encoder21|convert1_altpriority_encoder_6v7:altpriority_encoder23|convert1_altpriority_encoder_3e8:altpriority_encoder26
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|ProCam|convert1:i2f|convert1_altfp_convert_v1n:convert1_altfp_convert_v1n_component|convert1_altpriority_encoder_0c6:altpriority_encoder2|convert1_altpriority_encoder_q08:altpriority_encoder9|convert1_altpriority_encoder_r08:altpriority_encoder19|convert1_altpriority_encoder_bv7:altpriority_encoder21|convert1_altpriority_encoder_6e8:altpriority_encoder24
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
q[0] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= convert1_altpriority_encoder_3e8:altpriority_encoder18.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|ProCam|convert1:i2f|convert1_altfp_convert_v1n:convert1_altfp_convert_v1n_component|convert1_altpriority_encoder_0c6:altpriority_encoder2|convert1_altpriority_encoder_q08:altpriority_encoder9|convert1_altpriority_encoder_r08:altpriority_encoder19|convert1_altpriority_encoder_bv7:altpriority_encoder21|convert1_altpriority_encoder_6e8:altpriority_encoder24|convert1_altpriority_encoder_3e8:altpriority_encoder17
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|ProCam|convert1:i2f|convert1_altfp_convert_v1n:convert1_altfp_convert_v1n_component|convert1_altpriority_encoder_0c6:altpriority_encoder2|convert1_altpriority_encoder_q08:altpriority_encoder9|convert1_altpriority_encoder_r08:altpriority_encoder19|convert1_altpriority_encoder_bv7:altpriority_encoder21|convert1_altpriority_encoder_6e8:altpriority_encoder24|convert1_altpriority_encoder_3e8:altpriority_encoder18
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|ProCam|convert1:i2f|convert1_altfp_convert_v1n:convert1_altfp_convert_v1n_component|convert1_altpriority_encoder_0c6:altpriority_encoder2|convert1_altpriority_encoder_q08:altpriority_encoder9|convert1_altpriority_encoder_r08:altpriority_encoder19|convert1_altpriority_encoder_be8:altpriority_encoder22
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
q[0] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= convert1_altpriority_encoder_6e8:altpriority_encoder16.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|ProCam|convert1:i2f|convert1_altfp_convert_v1n:convert1_altfp_convert_v1n_component|convert1_altpriority_encoder_0c6:altpriority_encoder2|convert1_altpriority_encoder_q08:altpriority_encoder9|convert1_altpriority_encoder_r08:altpriority_encoder19|convert1_altpriority_encoder_be8:altpriority_encoder22|convert1_altpriority_encoder_6e8:altpriority_encoder15
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
q[0] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= convert1_altpriority_encoder_3e8:altpriority_encoder18.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|ProCam|convert1:i2f|convert1_altfp_convert_v1n:convert1_altfp_convert_v1n_component|convert1_altpriority_encoder_0c6:altpriority_encoder2|convert1_altpriority_encoder_q08:altpriority_encoder9|convert1_altpriority_encoder_r08:altpriority_encoder19|convert1_altpriority_encoder_be8:altpriority_encoder22|convert1_altpriority_encoder_6e8:altpriority_encoder15|convert1_altpriority_encoder_3e8:altpriority_encoder17
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|ProCam|convert1:i2f|convert1_altfp_convert_v1n:convert1_altfp_convert_v1n_component|convert1_altpriority_encoder_0c6:altpriority_encoder2|convert1_altpriority_encoder_q08:altpriority_encoder9|convert1_altpriority_encoder_r08:altpriority_encoder19|convert1_altpriority_encoder_be8:altpriority_encoder22|convert1_altpriority_encoder_6e8:altpriority_encoder15|convert1_altpriority_encoder_3e8:altpriority_encoder18
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|ProCam|convert1:i2f|convert1_altfp_convert_v1n:convert1_altfp_convert_v1n_component|convert1_altpriority_encoder_0c6:altpriority_encoder2|convert1_altpriority_encoder_q08:altpriority_encoder9|convert1_altpriority_encoder_r08:altpriority_encoder19|convert1_altpriority_encoder_be8:altpriority_encoder22|convert1_altpriority_encoder_6e8:altpriority_encoder16
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
q[0] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= convert1_altpriority_encoder_3e8:altpriority_encoder18.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|ProCam|convert1:i2f|convert1_altfp_convert_v1n:convert1_altfp_convert_v1n_component|convert1_altpriority_encoder_0c6:altpriority_encoder2|convert1_altpriority_encoder_q08:altpriority_encoder9|convert1_altpriority_encoder_r08:altpriority_encoder19|convert1_altpriority_encoder_be8:altpriority_encoder22|convert1_altpriority_encoder_6e8:altpriority_encoder16|convert1_altpriority_encoder_3e8:altpriority_encoder17
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|ProCam|convert1:i2f|convert1_altfp_convert_v1n:convert1_altfp_convert_v1n_component|convert1_altpriority_encoder_0c6:altpriority_encoder2|convert1_altpriority_encoder_q08:altpriority_encoder9|convert1_altpriority_encoder_r08:altpriority_encoder19|convert1_altpriority_encoder_be8:altpriority_encoder22|convert1_altpriority_encoder_6e8:altpriority_encoder16|convert1_altpriority_encoder_3e8:altpriority_encoder18
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|ProCam|convert1:i2f|convert1_altfp_convert_v1n:convert1_altfp_convert_v1n_component|convert1_altpriority_encoder_0c6:altpriority_encoder2|convert1_altpriority_encoder_q08:altpriority_encoder9|convert1_altpriority_encoder_rf8:altpriority_encoder20
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
q[0] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= convert1_altpriority_encoder_be8:altpriority_encoder14.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|ProCam|convert1:i2f|convert1_altfp_convert_v1n:convert1_altfp_convert_v1n_component|convert1_altpriority_encoder_0c6:altpriority_encoder2|convert1_altpriority_encoder_q08:altpriority_encoder9|convert1_altpriority_encoder_rf8:altpriority_encoder20|convert1_altpriority_encoder_be8:altpriority_encoder13
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
q[0] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= convert1_altpriority_encoder_6e8:altpriority_encoder16.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|ProCam|convert1:i2f|convert1_altfp_convert_v1n:convert1_altfp_convert_v1n_component|convert1_altpriority_encoder_0c6:altpriority_encoder2|convert1_altpriority_encoder_q08:altpriority_encoder9|convert1_altpriority_encoder_rf8:altpriority_encoder20|convert1_altpriority_encoder_be8:altpriority_encoder13|convert1_altpriority_encoder_6e8:altpriority_encoder15
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
q[0] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= convert1_altpriority_encoder_3e8:altpriority_encoder18.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|ProCam|convert1:i2f|convert1_altfp_convert_v1n:convert1_altfp_convert_v1n_component|convert1_altpriority_encoder_0c6:altpriority_encoder2|convert1_altpriority_encoder_q08:altpriority_encoder9|convert1_altpriority_encoder_rf8:altpriority_encoder20|convert1_altpriority_encoder_be8:altpriority_encoder13|convert1_altpriority_encoder_6e8:altpriority_encoder15|convert1_altpriority_encoder_3e8:altpriority_encoder17
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|ProCam|convert1:i2f|convert1_altfp_convert_v1n:convert1_altfp_convert_v1n_component|convert1_altpriority_encoder_0c6:altpriority_encoder2|convert1_altpriority_encoder_q08:altpriority_encoder9|convert1_altpriority_encoder_rf8:altpriority_encoder20|convert1_altpriority_encoder_be8:altpriority_encoder13|convert1_altpriority_encoder_6e8:altpriority_encoder15|convert1_altpriority_encoder_3e8:altpriority_encoder18
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|ProCam|convert1:i2f|convert1_altfp_convert_v1n:convert1_altfp_convert_v1n_component|convert1_altpriority_encoder_0c6:altpriority_encoder2|convert1_altpriority_encoder_q08:altpriority_encoder9|convert1_altpriority_encoder_rf8:altpriority_encoder20|convert1_altpriority_encoder_be8:altpriority_encoder13|convert1_altpriority_encoder_6e8:altpriority_encoder16
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
q[0] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= convert1_altpriority_encoder_3e8:altpriority_encoder18.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|ProCam|convert1:i2f|convert1_altfp_convert_v1n:convert1_altfp_convert_v1n_component|convert1_altpriority_encoder_0c6:altpriority_encoder2|convert1_altpriority_encoder_q08:altpriority_encoder9|convert1_altpriority_encoder_rf8:altpriority_encoder20|convert1_altpriority_encoder_be8:altpriority_encoder13|convert1_altpriority_encoder_6e8:altpriority_encoder16|convert1_altpriority_encoder_3e8:altpriority_encoder17
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|ProCam|convert1:i2f|convert1_altfp_convert_v1n:convert1_altfp_convert_v1n_component|convert1_altpriority_encoder_0c6:altpriority_encoder2|convert1_altpriority_encoder_q08:altpriority_encoder9|convert1_altpriority_encoder_rf8:altpriority_encoder20|convert1_altpriority_encoder_be8:altpriority_encoder13|convert1_altpriority_encoder_6e8:altpriority_encoder16|convert1_altpriority_encoder_3e8:altpriority_encoder18
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|ProCam|convert1:i2f|convert1_altfp_convert_v1n:convert1_altfp_convert_v1n_component|convert1_altpriority_encoder_0c6:altpriority_encoder2|convert1_altpriority_encoder_q08:altpriority_encoder9|convert1_altpriority_encoder_rf8:altpriority_encoder20|convert1_altpriority_encoder_be8:altpriority_encoder14
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
q[0] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= convert1_altpriority_encoder_6e8:altpriority_encoder16.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|ProCam|convert1:i2f|convert1_altfp_convert_v1n:convert1_altfp_convert_v1n_component|convert1_altpriority_encoder_0c6:altpriority_encoder2|convert1_altpriority_encoder_q08:altpriority_encoder9|convert1_altpriority_encoder_rf8:altpriority_encoder20|convert1_altpriority_encoder_be8:altpriority_encoder14|convert1_altpriority_encoder_6e8:altpriority_encoder15
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
q[0] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= convert1_altpriority_encoder_3e8:altpriority_encoder18.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|ProCam|convert1:i2f|convert1_altfp_convert_v1n:convert1_altfp_convert_v1n_component|convert1_altpriority_encoder_0c6:altpriority_encoder2|convert1_altpriority_encoder_q08:altpriority_encoder9|convert1_altpriority_encoder_rf8:altpriority_encoder20|convert1_altpriority_encoder_be8:altpriority_encoder14|convert1_altpriority_encoder_6e8:altpriority_encoder15|convert1_altpriority_encoder_3e8:altpriority_encoder17
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|ProCam|convert1:i2f|convert1_altfp_convert_v1n:convert1_altfp_convert_v1n_component|convert1_altpriority_encoder_0c6:altpriority_encoder2|convert1_altpriority_encoder_q08:altpriority_encoder9|convert1_altpriority_encoder_rf8:altpriority_encoder20|convert1_altpriority_encoder_be8:altpriority_encoder14|convert1_altpriority_encoder_6e8:altpriority_encoder15|convert1_altpriority_encoder_3e8:altpriority_encoder18
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|ProCam|convert1:i2f|convert1_altfp_convert_v1n:convert1_altfp_convert_v1n_component|convert1_altpriority_encoder_0c6:altpriority_encoder2|convert1_altpriority_encoder_q08:altpriority_encoder9|convert1_altpriority_encoder_rf8:altpriority_encoder20|convert1_altpriority_encoder_be8:altpriority_encoder14|convert1_altpriority_encoder_6e8:altpriority_encoder16
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
q[0] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= convert1_altpriority_encoder_3e8:altpriority_encoder18.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|ProCam|convert1:i2f|convert1_altfp_convert_v1n:convert1_altfp_convert_v1n_component|convert1_altpriority_encoder_0c6:altpriority_encoder2|convert1_altpriority_encoder_q08:altpriority_encoder9|convert1_altpriority_encoder_rf8:altpriority_encoder20|convert1_altpriority_encoder_be8:altpriority_encoder14|convert1_altpriority_encoder_6e8:altpriority_encoder16|convert1_altpriority_encoder_3e8:altpriority_encoder17
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|ProCam|convert1:i2f|convert1_altfp_convert_v1n:convert1_altfp_convert_v1n_component|convert1_altpriority_encoder_0c6:altpriority_encoder2|convert1_altpriority_encoder_q08:altpriority_encoder9|convert1_altpriority_encoder_rf8:altpriority_encoder20|convert1_altpriority_encoder_be8:altpriority_encoder14|convert1_altpriority_encoder_6e8:altpriority_encoder16|convert1_altpriority_encoder_3e8:altpriority_encoder18
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|ProCam|convert1:i2f|convert1_altfp_convert_v1n:convert1_altfp_convert_v1n_component|lpm_add_sub:add_sub1
dataa[0] => add_sub_a1f:auto_generated.dataa[0]
dataa[1] => add_sub_a1f:auto_generated.dataa[1]
dataa[2] => add_sub_a1f:auto_generated.dataa[2]
dataa[3] => add_sub_a1f:auto_generated.dataa[3]
dataa[4] => add_sub_a1f:auto_generated.dataa[4]
dataa[5] => add_sub_a1f:auto_generated.dataa[5]
dataa[6] => add_sub_a1f:auto_generated.dataa[6]
dataa[7] => add_sub_a1f:auto_generated.dataa[7]
dataa[8] => add_sub_a1f:auto_generated.dataa[8]
dataa[9] => add_sub_a1f:auto_generated.dataa[9]
dataa[10] => add_sub_a1f:auto_generated.dataa[10]
dataa[11] => add_sub_a1f:auto_generated.dataa[11]
dataa[12] => add_sub_a1f:auto_generated.dataa[12]
dataa[13] => add_sub_a1f:auto_generated.dataa[13]
dataa[14] => add_sub_a1f:auto_generated.dataa[14]
dataa[15] => add_sub_a1f:auto_generated.dataa[15]
dataa[16] => add_sub_a1f:auto_generated.dataa[16]
dataa[17] => add_sub_a1f:auto_generated.dataa[17]
dataa[18] => add_sub_a1f:auto_generated.dataa[18]
dataa[19] => add_sub_a1f:auto_generated.dataa[19]
dataa[20] => add_sub_a1f:auto_generated.dataa[20]
dataa[21] => add_sub_a1f:auto_generated.dataa[21]
dataa[22] => add_sub_a1f:auto_generated.dataa[22]
dataa[23] => add_sub_a1f:auto_generated.dataa[23]
dataa[24] => add_sub_a1f:auto_generated.dataa[24]
dataa[25] => add_sub_a1f:auto_generated.dataa[25]
dataa[26] => add_sub_a1f:auto_generated.dataa[26]
dataa[27] => add_sub_a1f:auto_generated.dataa[27]
dataa[28] => add_sub_a1f:auto_generated.dataa[28]
dataa[29] => add_sub_a1f:auto_generated.dataa[29]
dataa[30] => add_sub_a1f:auto_generated.dataa[30]
dataa[31] => add_sub_a1f:auto_generated.dataa[31]
dataa[32] => add_sub_a1f:auto_generated.dataa[32]
dataa[33] => add_sub_a1f:auto_generated.dataa[33]
dataa[34] => add_sub_a1f:auto_generated.dataa[34]
dataa[35] => add_sub_a1f:auto_generated.dataa[35]
dataa[36] => add_sub_a1f:auto_generated.dataa[36]
dataa[37] => add_sub_a1f:auto_generated.dataa[37]
dataa[38] => add_sub_a1f:auto_generated.dataa[38]
dataa[39] => add_sub_a1f:auto_generated.dataa[39]
dataa[40] => add_sub_a1f:auto_generated.dataa[40]
dataa[41] => add_sub_a1f:auto_generated.dataa[41]
dataa[42] => add_sub_a1f:auto_generated.dataa[42]
dataa[43] => add_sub_a1f:auto_generated.dataa[43]
dataa[44] => add_sub_a1f:auto_generated.dataa[44]
dataa[45] => add_sub_a1f:auto_generated.dataa[45]
dataa[46] => add_sub_a1f:auto_generated.dataa[46]
dataa[47] => add_sub_a1f:auto_generated.dataa[47]
dataa[48] => add_sub_a1f:auto_generated.dataa[48]
dataa[49] => add_sub_a1f:auto_generated.dataa[49]
dataa[50] => add_sub_a1f:auto_generated.dataa[50]
dataa[51] => add_sub_a1f:auto_generated.dataa[51]
dataa[52] => add_sub_a1f:auto_generated.dataa[52]
dataa[53] => add_sub_a1f:auto_generated.dataa[53]
dataa[54] => add_sub_a1f:auto_generated.dataa[54]
dataa[55] => add_sub_a1f:auto_generated.dataa[55]
dataa[56] => add_sub_a1f:auto_generated.dataa[56]
dataa[57] => add_sub_a1f:auto_generated.dataa[57]
dataa[58] => add_sub_a1f:auto_generated.dataa[58]
dataa[59] => add_sub_a1f:auto_generated.dataa[59]
dataa[60] => add_sub_a1f:auto_generated.dataa[60]
dataa[61] => add_sub_a1f:auto_generated.dataa[61]
dataa[62] => add_sub_a1f:auto_generated.dataa[62]
datab[0] => add_sub_a1f:auto_generated.datab[0]
datab[1] => add_sub_a1f:auto_generated.datab[1]
datab[2] => add_sub_a1f:auto_generated.datab[2]
datab[3] => add_sub_a1f:auto_generated.datab[3]
datab[4] => add_sub_a1f:auto_generated.datab[4]
datab[5] => add_sub_a1f:auto_generated.datab[5]
datab[6] => add_sub_a1f:auto_generated.datab[6]
datab[7] => add_sub_a1f:auto_generated.datab[7]
datab[8] => add_sub_a1f:auto_generated.datab[8]
datab[9] => add_sub_a1f:auto_generated.datab[9]
datab[10] => add_sub_a1f:auto_generated.datab[10]
datab[11] => add_sub_a1f:auto_generated.datab[11]
datab[12] => add_sub_a1f:auto_generated.datab[12]
datab[13] => add_sub_a1f:auto_generated.datab[13]
datab[14] => add_sub_a1f:auto_generated.datab[14]
datab[15] => add_sub_a1f:auto_generated.datab[15]
datab[16] => add_sub_a1f:auto_generated.datab[16]
datab[17] => add_sub_a1f:auto_generated.datab[17]
datab[18] => add_sub_a1f:auto_generated.datab[18]
datab[19] => add_sub_a1f:auto_generated.datab[19]
datab[20] => add_sub_a1f:auto_generated.datab[20]
datab[21] => add_sub_a1f:auto_generated.datab[21]
datab[22] => add_sub_a1f:auto_generated.datab[22]
datab[23] => add_sub_a1f:auto_generated.datab[23]
datab[24] => add_sub_a1f:auto_generated.datab[24]
datab[25] => add_sub_a1f:auto_generated.datab[25]
datab[26] => add_sub_a1f:auto_generated.datab[26]
datab[27] => add_sub_a1f:auto_generated.datab[27]
datab[28] => add_sub_a1f:auto_generated.datab[28]
datab[29] => add_sub_a1f:auto_generated.datab[29]
datab[30] => add_sub_a1f:auto_generated.datab[30]
datab[31] => add_sub_a1f:auto_generated.datab[31]
datab[32] => add_sub_a1f:auto_generated.datab[32]
datab[33] => add_sub_a1f:auto_generated.datab[33]
datab[34] => add_sub_a1f:auto_generated.datab[34]
datab[35] => add_sub_a1f:auto_generated.datab[35]
datab[36] => add_sub_a1f:auto_generated.datab[36]
datab[37] => add_sub_a1f:auto_generated.datab[37]
datab[38] => add_sub_a1f:auto_generated.datab[38]
datab[39] => add_sub_a1f:auto_generated.datab[39]
datab[40] => add_sub_a1f:auto_generated.datab[40]
datab[41] => add_sub_a1f:auto_generated.datab[41]
datab[42] => add_sub_a1f:auto_generated.datab[42]
datab[43] => add_sub_a1f:auto_generated.datab[43]
datab[44] => add_sub_a1f:auto_generated.datab[44]
datab[45] => add_sub_a1f:auto_generated.datab[45]
datab[46] => add_sub_a1f:auto_generated.datab[46]
datab[47] => add_sub_a1f:auto_generated.datab[47]
datab[48] => add_sub_a1f:auto_generated.datab[48]
datab[49] => add_sub_a1f:auto_generated.datab[49]
datab[50] => add_sub_a1f:auto_generated.datab[50]
datab[51] => add_sub_a1f:auto_generated.datab[51]
datab[52] => add_sub_a1f:auto_generated.datab[52]
datab[53] => add_sub_a1f:auto_generated.datab[53]
datab[54] => add_sub_a1f:auto_generated.datab[54]
datab[55] => add_sub_a1f:auto_generated.datab[55]
datab[56] => add_sub_a1f:auto_generated.datab[56]
datab[57] => add_sub_a1f:auto_generated.datab[57]
datab[58] => add_sub_a1f:auto_generated.datab[58]
datab[59] => add_sub_a1f:auto_generated.datab[59]
datab[60] => add_sub_a1f:auto_generated.datab[60]
datab[61] => add_sub_a1f:auto_generated.datab[61]
datab[62] => add_sub_a1f:auto_generated.datab[62]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_a1f:auto_generated.result[0]
result[1] <= add_sub_a1f:auto_generated.result[1]
result[2] <= add_sub_a1f:auto_generated.result[2]
result[3] <= add_sub_a1f:auto_generated.result[3]
result[4] <= add_sub_a1f:auto_generated.result[4]
result[5] <= add_sub_a1f:auto_generated.result[5]
result[6] <= add_sub_a1f:auto_generated.result[6]
result[7] <= add_sub_a1f:auto_generated.result[7]
result[8] <= add_sub_a1f:auto_generated.result[8]
result[9] <= add_sub_a1f:auto_generated.result[9]
result[10] <= add_sub_a1f:auto_generated.result[10]
result[11] <= add_sub_a1f:auto_generated.result[11]
result[12] <= add_sub_a1f:auto_generated.result[12]
result[13] <= add_sub_a1f:auto_generated.result[13]
result[14] <= add_sub_a1f:auto_generated.result[14]
result[15] <= add_sub_a1f:auto_generated.result[15]
result[16] <= add_sub_a1f:auto_generated.result[16]
result[17] <= add_sub_a1f:auto_generated.result[17]
result[18] <= add_sub_a1f:auto_generated.result[18]
result[19] <= add_sub_a1f:auto_generated.result[19]
result[20] <= add_sub_a1f:auto_generated.result[20]
result[21] <= add_sub_a1f:auto_generated.result[21]
result[22] <= add_sub_a1f:auto_generated.result[22]
result[23] <= add_sub_a1f:auto_generated.result[23]
result[24] <= add_sub_a1f:auto_generated.result[24]
result[25] <= add_sub_a1f:auto_generated.result[25]
result[26] <= add_sub_a1f:auto_generated.result[26]
result[27] <= add_sub_a1f:auto_generated.result[27]
result[28] <= add_sub_a1f:auto_generated.result[28]
result[29] <= add_sub_a1f:auto_generated.result[29]
result[30] <= add_sub_a1f:auto_generated.result[30]
result[31] <= add_sub_a1f:auto_generated.result[31]
result[32] <= add_sub_a1f:auto_generated.result[32]
result[33] <= add_sub_a1f:auto_generated.result[33]
result[34] <= add_sub_a1f:auto_generated.result[34]
result[35] <= add_sub_a1f:auto_generated.result[35]
result[36] <= add_sub_a1f:auto_generated.result[36]
result[37] <= add_sub_a1f:auto_generated.result[37]
result[38] <= add_sub_a1f:auto_generated.result[38]
result[39] <= add_sub_a1f:auto_generated.result[39]
result[40] <= add_sub_a1f:auto_generated.result[40]
result[41] <= add_sub_a1f:auto_generated.result[41]
result[42] <= add_sub_a1f:auto_generated.result[42]
result[43] <= add_sub_a1f:auto_generated.result[43]
result[44] <= add_sub_a1f:auto_generated.result[44]
result[45] <= add_sub_a1f:auto_generated.result[45]
result[46] <= add_sub_a1f:auto_generated.result[46]
result[47] <= add_sub_a1f:auto_generated.result[47]
result[48] <= add_sub_a1f:auto_generated.result[48]
result[49] <= add_sub_a1f:auto_generated.result[49]
result[50] <= add_sub_a1f:auto_generated.result[50]
result[51] <= add_sub_a1f:auto_generated.result[51]
result[52] <= add_sub_a1f:auto_generated.result[52]
result[53] <= add_sub_a1f:auto_generated.result[53]
result[54] <= add_sub_a1f:auto_generated.result[54]
result[55] <= add_sub_a1f:auto_generated.result[55]
result[56] <= add_sub_a1f:auto_generated.result[56]
result[57] <= add_sub_a1f:auto_generated.result[57]
result[58] <= add_sub_a1f:auto_generated.result[58]
result[59] <= add_sub_a1f:auto_generated.result[59]
result[60] <= add_sub_a1f:auto_generated.result[60]
result[61] <= add_sub_a1f:auto_generated.result[61]
result[62] <= add_sub_a1f:auto_generated.result[62]
cout <= <GND>
overflow <= <GND>


|ProCam|convert1:i2f|convert1_altfp_convert_v1n:convert1_altfp_convert_v1n_component|lpm_add_sub:add_sub1|add_sub_a1f:auto_generated
dataa[0] => op_1.IN124
dataa[1] => op_1.IN122
dataa[2] => op_1.IN120
dataa[3] => op_1.IN118
dataa[4] => op_1.IN116
dataa[5] => op_1.IN114
dataa[6] => op_1.IN112
dataa[7] => op_1.IN110
dataa[8] => op_1.IN108
dataa[9] => op_1.IN106
dataa[10] => op_1.IN104
dataa[11] => op_1.IN102
dataa[12] => op_1.IN100
dataa[13] => op_1.IN98
dataa[14] => op_1.IN96
dataa[15] => op_1.IN94
dataa[16] => op_1.IN92
dataa[17] => op_1.IN90
dataa[18] => op_1.IN88
dataa[19] => op_1.IN86
dataa[20] => op_1.IN84
dataa[21] => op_1.IN82
dataa[22] => op_1.IN80
dataa[23] => op_1.IN78
dataa[24] => op_1.IN76
dataa[25] => op_1.IN74
dataa[26] => op_1.IN72
dataa[27] => op_1.IN70
dataa[28] => op_1.IN68
dataa[29] => op_1.IN66
dataa[30] => op_1.IN64
dataa[31] => op_1.IN62
dataa[32] => op_1.IN60
dataa[33] => op_1.IN58
dataa[34] => op_1.IN56
dataa[35] => op_1.IN54
dataa[36] => op_1.IN52
dataa[37] => op_1.IN50
dataa[38] => op_1.IN48
dataa[39] => op_1.IN46
dataa[40] => op_1.IN44
dataa[41] => op_1.IN42
dataa[42] => op_1.IN40
dataa[43] => op_1.IN38
dataa[44] => op_1.IN36
dataa[45] => op_1.IN34
dataa[46] => op_1.IN32
dataa[47] => op_1.IN30
dataa[48] => op_1.IN28
dataa[49] => op_1.IN26
dataa[50] => op_1.IN24
dataa[51] => op_1.IN22
dataa[52] => op_1.IN20
dataa[53] => op_1.IN18
dataa[54] => op_1.IN16
dataa[55] => op_1.IN14
dataa[56] => op_1.IN12
dataa[57] => op_1.IN10
dataa[58] => op_1.IN8
dataa[59] => op_1.IN6
dataa[60] => op_1.IN4
dataa[61] => op_1.IN2
dataa[62] => op_1.IN0
datab[0] => op_1.IN125
datab[1] => op_1.IN123
datab[2] => op_1.IN121
datab[3] => op_1.IN119
datab[4] => op_1.IN117
datab[5] => op_1.IN115
datab[6] => op_1.IN113
datab[7] => op_1.IN111
datab[8] => op_1.IN109
datab[9] => op_1.IN107
datab[10] => op_1.IN105
datab[11] => op_1.IN103
datab[12] => op_1.IN101
datab[13] => op_1.IN99
datab[14] => op_1.IN97
datab[15] => op_1.IN95
datab[16] => op_1.IN93
datab[17] => op_1.IN91
datab[18] => op_1.IN89
datab[19] => op_1.IN87
datab[20] => op_1.IN85
datab[21] => op_1.IN83
datab[22] => op_1.IN81
datab[23] => op_1.IN79
datab[24] => op_1.IN77
datab[25] => op_1.IN75
datab[26] => op_1.IN73
datab[27] => op_1.IN71
datab[28] => op_1.IN69
datab[29] => op_1.IN67
datab[30] => op_1.IN65
datab[31] => op_1.IN63
datab[32] => op_1.IN61
datab[33] => op_1.IN59
datab[34] => op_1.IN57
datab[35] => op_1.IN55
datab[36] => op_1.IN53
datab[37] => op_1.IN51
datab[38] => op_1.IN49
datab[39] => op_1.IN47
datab[40] => op_1.IN45
datab[41] => op_1.IN43
datab[42] => op_1.IN41
datab[43] => op_1.IN39
datab[44] => op_1.IN37
datab[45] => op_1.IN35
datab[46] => op_1.IN33
datab[47] => op_1.IN31
datab[48] => op_1.IN29
datab[49] => op_1.IN27
datab[50] => op_1.IN25
datab[51] => op_1.IN23
datab[52] => op_1.IN21
datab[53] => op_1.IN19
datab[54] => op_1.IN17
datab[55] => op_1.IN15
datab[56] => op_1.IN13
datab[57] => op_1.IN11
datab[58] => op_1.IN9
datab[59] => op_1.IN7
datab[60] => op_1.IN5
datab[61] => op_1.IN3
datab[62] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[32] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[33] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[34] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[35] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[36] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[37] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[38] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[39] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[40] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[41] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[42] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[43] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[44] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[45] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[46] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[47] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[48] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[49] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[50] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[51] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[52] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[53] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[54] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[55] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[56] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[57] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[58] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[59] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[60] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[61] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[62] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|ProCam|convert1:i2f|convert1_altfp_convert_v1n:convert1_altfp_convert_v1n_component|lpm_add_sub:add_sub3
dataa[0] => add_sub_q0f:auto_generated.dataa[0]
dataa[1] => add_sub_q0f:auto_generated.dataa[1]
dataa[2] => add_sub_q0f:auto_generated.dataa[2]
dataa[3] => add_sub_q0f:auto_generated.dataa[3]
dataa[4] => add_sub_q0f:auto_generated.dataa[4]
dataa[5] => add_sub_q0f:auto_generated.dataa[5]
dataa[6] => add_sub_q0f:auto_generated.dataa[6]
dataa[7] => add_sub_q0f:auto_generated.dataa[7]
datab[0] => add_sub_q0f:auto_generated.datab[0]
datab[1] => add_sub_q0f:auto_generated.datab[1]
datab[2] => add_sub_q0f:auto_generated.datab[2]
datab[3] => add_sub_q0f:auto_generated.datab[3]
datab[4] => add_sub_q0f:auto_generated.datab[4]
datab[5] => add_sub_q0f:auto_generated.datab[5]
datab[6] => add_sub_q0f:auto_generated.datab[6]
datab[7] => add_sub_q0f:auto_generated.datab[7]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_q0f:auto_generated.result[0]
result[1] <= add_sub_q0f:auto_generated.result[1]
result[2] <= add_sub_q0f:auto_generated.result[2]
result[3] <= add_sub_q0f:auto_generated.result[3]
result[4] <= add_sub_q0f:auto_generated.result[4]
result[5] <= add_sub_q0f:auto_generated.result[5]
result[6] <= add_sub_q0f:auto_generated.result[6]
result[7] <= add_sub_q0f:auto_generated.result[7]
cout <= <GND>
overflow <= <GND>


|ProCam|convert1:i2f|convert1_altfp_convert_v1n:convert1_altfp_convert_v1n_component|lpm_add_sub:add_sub3|add_sub_q0f:auto_generated
dataa[0] => op_1.IN15
dataa[1] => op_1.IN13
dataa[2] => op_1.IN11
dataa[3] => op_1.IN9
dataa[4] => op_1.IN7
dataa[5] => op_1.IN5
dataa[6] => op_1.IN3
dataa[7] => op_1.IN1
datab[0] => op_1.IN16
datab[1] => op_1.IN14
datab[2] => op_1.IN12
datab[3] => op_1.IN10
datab[4] => op_1.IN8
datab[5] => op_1.IN6
datab[6] => op_1.IN4
datab[7] => op_1.IN2
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|ProCam|convert1:i2f|convert1_altfp_convert_v1n:convert1_altfp_convert_v1n_component|lpm_add_sub:add_sub6
dataa[0] => add_sub_vff:auto_generated.dataa[0]
dataa[1] => add_sub_vff:auto_generated.dataa[1]
dataa[2] => add_sub_vff:auto_generated.dataa[2]
dataa[3] => add_sub_vff:auto_generated.dataa[3]
dataa[4] => add_sub_vff:auto_generated.dataa[4]
dataa[5] => add_sub_vff:auto_generated.dataa[5]
dataa[6] => add_sub_vff:auto_generated.dataa[6]
dataa[7] => add_sub_vff:auto_generated.dataa[7]
dataa[8] => add_sub_vff:auto_generated.dataa[8]
dataa[9] => add_sub_vff:auto_generated.dataa[9]
dataa[10] => add_sub_vff:auto_generated.dataa[10]
dataa[11] => add_sub_vff:auto_generated.dataa[11]
datab[0] => add_sub_vff:auto_generated.datab[0]
datab[1] => add_sub_vff:auto_generated.datab[1]
datab[2] => add_sub_vff:auto_generated.datab[2]
datab[3] => add_sub_vff:auto_generated.datab[3]
datab[4] => add_sub_vff:auto_generated.datab[4]
datab[5] => add_sub_vff:auto_generated.datab[5]
datab[6] => add_sub_vff:auto_generated.datab[6]
datab[7] => add_sub_vff:auto_generated.datab[7]
datab[8] => add_sub_vff:auto_generated.datab[8]
datab[9] => add_sub_vff:auto_generated.datab[9]
datab[10] => add_sub_vff:auto_generated.datab[10]
datab[11] => add_sub_vff:auto_generated.datab[11]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_vff:auto_generated.result[0]
result[1] <= add_sub_vff:auto_generated.result[1]
result[2] <= add_sub_vff:auto_generated.result[2]
result[3] <= add_sub_vff:auto_generated.result[3]
result[4] <= add_sub_vff:auto_generated.result[4]
result[5] <= add_sub_vff:auto_generated.result[5]
result[6] <= add_sub_vff:auto_generated.result[6]
result[7] <= add_sub_vff:auto_generated.result[7]
result[8] <= add_sub_vff:auto_generated.result[8]
result[9] <= add_sub_vff:auto_generated.result[9]
result[10] <= add_sub_vff:auto_generated.result[10]
result[11] <= add_sub_vff:auto_generated.result[11]
cout <= add_sub_vff:auto_generated.cout
overflow <= <GND>


|ProCam|convert1:i2f|convert1_altfp_convert_v1n:convert1_altfp_convert_v1n_component|lpm_add_sub:add_sub6|add_sub_vff:auto_generated
cout <= op_1.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN24
dataa[1] => op_1.IN22
dataa[2] => op_1.IN20
dataa[3] => op_1.IN18
dataa[4] => op_1.IN16
dataa[5] => op_1.IN14
dataa[6] => op_1.IN12
dataa[7] => op_1.IN10
dataa[8] => op_1.IN8
dataa[9] => op_1.IN6
dataa[10] => op_1.IN4
dataa[11] => op_1.IN2
datab[0] => op_1.IN25
datab[1] => op_1.IN23
datab[2] => op_1.IN21
datab[3] => op_1.IN19
datab[4] => op_1.IN17
datab[5] => op_1.IN15
datab[6] => op_1.IN13
datab[7] => op_1.IN11
datab[8] => op_1.IN9
datab[9] => op_1.IN7
datab[10] => op_1.IN5
datab[11] => op_1.IN3
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|ProCam|convert1:i2f|convert1_altfp_convert_v1n:convert1_altfp_convert_v1n_component|lpm_add_sub:add_sub7
dataa[0] => add_sub_vff:auto_generated.dataa[0]
dataa[1] => add_sub_vff:auto_generated.dataa[1]
dataa[2] => add_sub_vff:auto_generated.dataa[2]
dataa[3] => add_sub_vff:auto_generated.dataa[3]
dataa[4] => add_sub_vff:auto_generated.dataa[4]
dataa[5] => add_sub_vff:auto_generated.dataa[5]
dataa[6] => add_sub_vff:auto_generated.dataa[6]
dataa[7] => add_sub_vff:auto_generated.dataa[7]
dataa[8] => add_sub_vff:auto_generated.dataa[8]
dataa[9] => add_sub_vff:auto_generated.dataa[9]
dataa[10] => add_sub_vff:auto_generated.dataa[10]
dataa[11] => add_sub_vff:auto_generated.dataa[11]
datab[0] => add_sub_vff:auto_generated.datab[0]
datab[1] => add_sub_vff:auto_generated.datab[1]
datab[2] => add_sub_vff:auto_generated.datab[2]
datab[3] => add_sub_vff:auto_generated.datab[3]
datab[4] => add_sub_vff:auto_generated.datab[4]
datab[5] => add_sub_vff:auto_generated.datab[5]
datab[6] => add_sub_vff:auto_generated.datab[6]
datab[7] => add_sub_vff:auto_generated.datab[7]
datab[8] => add_sub_vff:auto_generated.datab[8]
datab[9] => add_sub_vff:auto_generated.datab[9]
datab[10] => add_sub_vff:auto_generated.datab[10]
datab[11] => add_sub_vff:auto_generated.datab[11]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_vff:auto_generated.result[0]
result[1] <= add_sub_vff:auto_generated.result[1]
result[2] <= add_sub_vff:auto_generated.result[2]
result[3] <= add_sub_vff:auto_generated.result[3]
result[4] <= add_sub_vff:auto_generated.result[4]
result[5] <= add_sub_vff:auto_generated.result[5]
result[6] <= add_sub_vff:auto_generated.result[6]
result[7] <= add_sub_vff:auto_generated.result[7]
result[8] <= add_sub_vff:auto_generated.result[8]
result[9] <= add_sub_vff:auto_generated.result[9]
result[10] <= add_sub_vff:auto_generated.result[10]
result[11] <= add_sub_vff:auto_generated.result[11]
cout <= add_sub_vff:auto_generated.cout
overflow <= <GND>


|ProCam|convert1:i2f|convert1_altfp_convert_v1n:convert1_altfp_convert_v1n_component|lpm_add_sub:add_sub7|add_sub_vff:auto_generated
cout <= op_1.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN24
dataa[1] => op_1.IN22
dataa[2] => op_1.IN20
dataa[3] => op_1.IN18
dataa[4] => op_1.IN16
dataa[5] => op_1.IN14
dataa[6] => op_1.IN12
dataa[7] => op_1.IN10
dataa[8] => op_1.IN8
dataa[9] => op_1.IN6
dataa[10] => op_1.IN4
dataa[11] => op_1.IN2
datab[0] => op_1.IN25
datab[1] => op_1.IN23
datab[2] => op_1.IN21
datab[3] => op_1.IN19
datab[4] => op_1.IN17
datab[5] => op_1.IN15
datab[6] => op_1.IN13
datab[7] => op_1.IN11
datab[8] => op_1.IN9
datab[9] => op_1.IN7
datab[10] => op_1.IN5
datab[11] => op_1.IN3
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|ProCam|convert1:i2f|convert1_altfp_convert_v1n:convert1_altfp_convert_v1n_component|lpm_add_sub:add_sub8
dataa[0] => add_sub_pve:auto_generated.dataa[0]
dataa[1] => add_sub_pve:auto_generated.dataa[1]
dataa[2] => add_sub_pve:auto_generated.dataa[2]
dataa[3] => add_sub_pve:auto_generated.dataa[3]
dataa[4] => add_sub_pve:auto_generated.dataa[4]
dataa[5] => add_sub_pve:auto_generated.dataa[5]
dataa[6] => add_sub_pve:auto_generated.dataa[6]
dataa[7] => add_sub_pve:auto_generated.dataa[7]
datab[0] => add_sub_pve:auto_generated.datab[0]
datab[1] => add_sub_pve:auto_generated.datab[1]
datab[2] => add_sub_pve:auto_generated.datab[2]
datab[3] => add_sub_pve:auto_generated.datab[3]
datab[4] => add_sub_pve:auto_generated.datab[4]
datab[5] => add_sub_pve:auto_generated.datab[5]
datab[6] => add_sub_pve:auto_generated.datab[6]
datab[7] => add_sub_pve:auto_generated.datab[7]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_pve:auto_generated.result[0]
result[1] <= add_sub_pve:auto_generated.result[1]
result[2] <= add_sub_pve:auto_generated.result[2]
result[3] <= add_sub_pve:auto_generated.result[3]
result[4] <= add_sub_pve:auto_generated.result[4]
result[5] <= add_sub_pve:auto_generated.result[5]
result[6] <= add_sub_pve:auto_generated.result[6]
result[7] <= add_sub_pve:auto_generated.result[7]
cout <= <GND>
overflow <= <GND>


|ProCam|convert1:i2f|convert1_altfp_convert_v1n:convert1_altfp_convert_v1n_component|lpm_add_sub:add_sub8|add_sub_pve:auto_generated
dataa[0] => op_1.IN14
dataa[1] => op_1.IN12
dataa[2] => op_1.IN10
dataa[3] => op_1.IN8
dataa[4] => op_1.IN6
dataa[5] => op_1.IN4
dataa[6] => op_1.IN2
dataa[7] => op_1.IN0
datab[0] => op_1.IN15
datab[1] => op_1.IN13
datab[2] => op_1.IN11
datab[3] => op_1.IN9
datab[4] => op_1.IN7
datab[5] => op_1.IN5
datab[6] => op_1.IN3
datab[7] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|ProCam|convert1:i2f|convert1_altfp_convert_v1n:convert1_altfp_convert_v1n_component|lpm_compare:cmpr4
dataa[0] => cmpr_6mg:auto_generated.dataa[0]
dataa[1] => cmpr_6mg:auto_generated.dataa[1]
dataa[2] => cmpr_6mg:auto_generated.dataa[2]
dataa[3] => cmpr_6mg:auto_generated.dataa[3]
dataa[4] => cmpr_6mg:auto_generated.dataa[4]
dataa[5] => cmpr_6mg:auto_generated.dataa[5]
dataa[6] => cmpr_6mg:auto_generated.dataa[6]
dataa[7] => cmpr_6mg:auto_generated.dataa[7]
datab[0] => cmpr_6mg:auto_generated.datab[0]
datab[1] => cmpr_6mg:auto_generated.datab[1]
datab[2] => cmpr_6mg:auto_generated.datab[2]
datab[3] => cmpr_6mg:auto_generated.datab[3]
datab[4] => cmpr_6mg:auto_generated.datab[4]
datab[5] => cmpr_6mg:auto_generated.datab[5]
datab[6] => cmpr_6mg:auto_generated.datab[6]
datab[7] => cmpr_6mg:auto_generated.datab[7]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= cmpr_6mg:auto_generated.alb
aeb <= <GND>
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|ProCam|convert1:i2f|convert1_altfp_convert_v1n:convert1_altfp_convert_v1n_component|lpm_compare:cmpr4|cmpr_6mg:auto_generated
alb <= alb_int.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN15
dataa[1] => op_1.IN13
dataa[2] => op_1.IN11
dataa[3] => op_1.IN9
dataa[4] => op_1.IN7
dataa[5] => op_1.IN5
dataa[6] => op_1.IN3
dataa[7] => op_1.IN1
datab[0] => op_1.IN16
datab[1] => op_1.IN14
datab[2] => op_1.IN12
datab[3] => op_1.IN10
datab[4] => op_1.IN8
datab[5] => op_1.IN6
datab[6] => op_1.IN4
datab[7] => op_1.IN2


|ProCam|fsqrt:sqrt1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
result[0] <= fsqrt_altfp_sqrt_iqc:fsqrt_altfp_sqrt_iqc_component.result
result[1] <= fsqrt_altfp_sqrt_iqc:fsqrt_altfp_sqrt_iqc_component.result
result[2] <= fsqrt_altfp_sqrt_iqc:fsqrt_altfp_sqrt_iqc_component.result
result[3] <= fsqrt_altfp_sqrt_iqc:fsqrt_altfp_sqrt_iqc_component.result
result[4] <= fsqrt_altfp_sqrt_iqc:fsqrt_altfp_sqrt_iqc_component.result
result[5] <= fsqrt_altfp_sqrt_iqc:fsqrt_altfp_sqrt_iqc_component.result
result[6] <= fsqrt_altfp_sqrt_iqc:fsqrt_altfp_sqrt_iqc_component.result
result[7] <= fsqrt_altfp_sqrt_iqc:fsqrt_altfp_sqrt_iqc_component.result
result[8] <= fsqrt_altfp_sqrt_iqc:fsqrt_altfp_sqrt_iqc_component.result
result[9] <= fsqrt_altfp_sqrt_iqc:fsqrt_altfp_sqrt_iqc_component.result
result[10] <= fsqrt_altfp_sqrt_iqc:fsqrt_altfp_sqrt_iqc_component.result
result[11] <= fsqrt_altfp_sqrt_iqc:fsqrt_altfp_sqrt_iqc_component.result
result[12] <= fsqrt_altfp_sqrt_iqc:fsqrt_altfp_sqrt_iqc_component.result
result[13] <= fsqrt_altfp_sqrt_iqc:fsqrt_altfp_sqrt_iqc_component.result
result[14] <= fsqrt_altfp_sqrt_iqc:fsqrt_altfp_sqrt_iqc_component.result
result[15] <= fsqrt_altfp_sqrt_iqc:fsqrt_altfp_sqrt_iqc_component.result
result[16] <= fsqrt_altfp_sqrt_iqc:fsqrt_altfp_sqrt_iqc_component.result
result[17] <= fsqrt_altfp_sqrt_iqc:fsqrt_altfp_sqrt_iqc_component.result
result[18] <= fsqrt_altfp_sqrt_iqc:fsqrt_altfp_sqrt_iqc_component.result
result[19] <= fsqrt_altfp_sqrt_iqc:fsqrt_altfp_sqrt_iqc_component.result
result[20] <= fsqrt_altfp_sqrt_iqc:fsqrt_altfp_sqrt_iqc_component.result
result[21] <= fsqrt_altfp_sqrt_iqc:fsqrt_altfp_sqrt_iqc_component.result
result[22] <= fsqrt_altfp_sqrt_iqc:fsqrt_altfp_sqrt_iqc_component.result
result[23] <= fsqrt_altfp_sqrt_iqc:fsqrt_altfp_sqrt_iqc_component.result
result[24] <= fsqrt_altfp_sqrt_iqc:fsqrt_altfp_sqrt_iqc_component.result
result[25] <= fsqrt_altfp_sqrt_iqc:fsqrt_altfp_sqrt_iqc_component.result
result[26] <= fsqrt_altfp_sqrt_iqc:fsqrt_altfp_sqrt_iqc_component.result
result[27] <= fsqrt_altfp_sqrt_iqc:fsqrt_altfp_sqrt_iqc_component.result
result[28] <= fsqrt_altfp_sqrt_iqc:fsqrt_altfp_sqrt_iqc_component.result
result[29] <= fsqrt_altfp_sqrt_iqc:fsqrt_altfp_sqrt_iqc_component.result
result[30] <= fsqrt_altfp_sqrt_iqc:fsqrt_altfp_sqrt_iqc_component.result
result[31] <= fsqrt_altfp_sqrt_iqc:fsqrt_altfp_sqrt_iqc_component.result


|ProCam|fsqrt:sqrt1|fsqrt_altfp_sqrt_iqc:fsqrt_altfp_sqrt_iqc_component
clock => clock.IN1
data[0] => man_in_ff[0].DATAIN
data[1] => man_in_ff[1].DATAIN
data[2] => man_in_ff[2].DATAIN
data[3] => man_in_ff[3].DATAIN
data[4] => man_in_ff[4].DATAIN
data[5] => man_in_ff[5].DATAIN
data[6] => man_in_ff[6].DATAIN
data[7] => man_in_ff[7].DATAIN
data[8] => man_in_ff[8].DATAIN
data[9] => man_in_ff[9].DATAIN
data[10] => man_in_ff[10].DATAIN
data[11] => man_in_ff[11].DATAIN
data[12] => man_in_ff[12].DATAIN
data[13] => man_in_ff[13].DATAIN
data[14] => man_in_ff[14].DATAIN
data[15] => man_in_ff[15].DATAIN
data[16] => man_in_ff[16].DATAIN
data[17] => man_in_ff[17].DATAIN
data[18] => man_in_ff[18].DATAIN
data[19] => man_in_ff[19].DATAIN
data[20] => man_in_ff[20].DATAIN
data[21] => man_in_ff[21].DATAIN
data[22] => man_in_ff[22].DATAIN
data[23] => exp_in_ff.DATAB
data[24] => exp_in_ff.DATAB
data[25] => exp_in_ff.DATAB
data[26] => exp_in_ff.DATAB
data[27] => exp_in_ff.DATAB
data[28] => exp_in_ff.DATAB
data[29] => exp_in_ff.DATAB
data[30] => exp_in_ff.DATAB
data[31] => sign_node_ff0[0].DATAIN
result[0] <= man_result_ff[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= man_result_ff[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= man_result_ff[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= man_result_ff[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= man_result_ff[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= man_result_ff[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= man_result_ff[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= man_result_ff[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= man_result_ff[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= man_result_ff[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= man_result_ff[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= man_result_ff[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= man_result_ff[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= man_result_ff[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= man_result_ff[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= man_result_ff[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= man_result_ff[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= man_result_ff[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= man_result_ff[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= man_result_ff[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= man_result_ff[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= man_result_ff[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= man_result_ff[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= exp_result_ff[0].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= exp_result_ff[1].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= exp_result_ff[2].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= exp_result_ff[3].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= exp_result_ff[4].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= exp_result_ff[5].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= exp_result_ff[6].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= exp_result_ff[7].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= sign_node_ff27[0].DB_MAX_OUTPUT_PORT_TYPE


|ProCam|fsqrt:sqrt1|fsqrt_altfp_sqrt_iqc:fsqrt_altfp_sqrt_iqc_component|fsqrt_alt_sqrt_block_9kb:alt_sqrt_block2
aclr => rad_ff9c[0].ACLR
aclr => rad_ff9c[1].ACLR
aclr => rad_ff9c[2].ACLR
aclr => rad_ff9c[3].ACLR
aclr => rad_ff9c[4].ACLR
aclr => rad_ff9c[5].ACLR
aclr => rad_ff9c[6].ACLR
aclr => rad_ff9c[7].ACLR
aclr => rad_ff9c[8].ACLR
aclr => rad_ff9c[9].ACLR
aclr => rad_ff9c[10].ACLR
aclr => rad_ff9c[11].ACLR
aclr => rad_ff9c[12].ACLR
aclr => rad_ff9c[13].ACLR
aclr => rad_ff9c[14].ACLR
aclr => rad_ff9c[15].ACLR
aclr => rad_ff9c[16].ACLR
aclr => rad_ff8c[0].ACLR
aclr => rad_ff8c[1].ACLR
aclr => rad_ff8c[2].ACLR
aclr => rad_ff8c[3].ACLR
aclr => rad_ff8c[4].ACLR
aclr => rad_ff8c[5].ACLR
aclr => rad_ff8c[6].ACLR
aclr => rad_ff8c[7].ACLR
aclr => rad_ff8c[8].ACLR
aclr => rad_ff8c[9].ACLR
aclr => rad_ff8c[10].ACLR
aclr => rad_ff8c[11].ACLR
aclr => rad_ff8c[12].ACLR
aclr => rad_ff8c[13].ACLR
aclr => rad_ff8c[14].ACLR
aclr => rad_ff8c[15].ACLR
aclr => rad_ff8c[16].ACLR
aclr => rad_ff8c[17].ACLR
aclr => rad_ff7c[0].ACLR
aclr => rad_ff7c[1].ACLR
aclr => rad_ff7c[2].ACLR
aclr => rad_ff7c[3].ACLR
aclr => rad_ff7c[4].ACLR
aclr => rad_ff7c[5].ACLR
aclr => rad_ff7c[6].ACLR
aclr => rad_ff7c[7].ACLR
aclr => rad_ff7c[8].ACLR
aclr => rad_ff7c[9].ACLR
aclr => rad_ff7c[10].ACLR
aclr => rad_ff7c[11].ACLR
aclr => rad_ff7c[12].ACLR
aclr => rad_ff7c[13].ACLR
aclr => rad_ff7c[14].ACLR
aclr => rad_ff7c[15].ACLR
aclr => rad_ff7c[16].ACLR
aclr => rad_ff7c[17].ACLR
aclr => rad_ff7c[18].ACLR
aclr => rad_ff6c[0].ACLR
aclr => rad_ff6c[1].ACLR
aclr => rad_ff6c[2].ACLR
aclr => rad_ff6c[3].ACLR
aclr => rad_ff6c[4].ACLR
aclr => rad_ff6c[5].ACLR
aclr => rad_ff6c[6].ACLR
aclr => rad_ff6c[7].ACLR
aclr => rad_ff6c[8].ACLR
aclr => rad_ff6c[9].ACLR
aclr => rad_ff6c[10].ACLR
aclr => rad_ff6c[11].ACLR
aclr => rad_ff6c[12].ACLR
aclr => rad_ff6c[13].ACLR
aclr => rad_ff6c[14].ACLR
aclr => rad_ff6c[15].ACLR
aclr => rad_ff6c[16].ACLR
aclr => rad_ff6c[17].ACLR
aclr => rad_ff6c[18].ACLR
aclr => rad_ff6c[19].ACLR
aclr => rad_ff5c[0].ACLR
aclr => rad_ff5c[1].ACLR
aclr => rad_ff5c[2].ACLR
aclr => rad_ff5c[3].ACLR
aclr => rad_ff5c[4].ACLR
aclr => rad_ff5c[5].ACLR
aclr => rad_ff5c[6].ACLR
aclr => rad_ff5c[7].ACLR
aclr => rad_ff5c[8].ACLR
aclr => rad_ff5c[9].ACLR
aclr => rad_ff5c[10].ACLR
aclr => rad_ff5c[11].ACLR
aclr => rad_ff5c[12].ACLR
aclr => rad_ff5c[13].ACLR
aclr => rad_ff5c[14].ACLR
aclr => rad_ff5c[15].ACLR
aclr => rad_ff5c[16].ACLR
aclr => rad_ff5c[17].ACLR
aclr => rad_ff5c[18].ACLR
aclr => rad_ff5c[19].ACLR
aclr => rad_ff5c[20].ACLR
aclr => rad_ff4c[0].ACLR
aclr => rad_ff4c[1].ACLR
aclr => rad_ff4c[2].ACLR
aclr => rad_ff4c[3].ACLR
aclr => rad_ff4c[4].ACLR
aclr => rad_ff4c[5].ACLR
aclr => rad_ff4c[6].ACLR
aclr => rad_ff4c[7].ACLR
aclr => rad_ff4c[8].ACLR
aclr => rad_ff4c[9].ACLR
aclr => rad_ff4c[10].ACLR
aclr => rad_ff4c[11].ACLR
aclr => rad_ff4c[12].ACLR
aclr => rad_ff4c[13].ACLR
aclr => rad_ff4c[14].ACLR
aclr => rad_ff4c[15].ACLR
aclr => rad_ff4c[16].ACLR
aclr => rad_ff4c[17].ACLR
aclr => rad_ff4c[18].ACLR
aclr => rad_ff4c[19].ACLR
aclr => rad_ff4c[20].ACLR
aclr => rad_ff4c[21].ACLR
aclr => rad_ff3c[0].ACLR
aclr => rad_ff3c[1].ACLR
aclr => rad_ff3c[2].ACLR
aclr => rad_ff3c[3].ACLR
aclr => rad_ff3c[4].ACLR
aclr => rad_ff3c[5].ACLR
aclr => rad_ff3c[6].ACLR
aclr => rad_ff3c[7].ACLR
aclr => rad_ff3c[8].ACLR
aclr => rad_ff3c[9].ACLR
aclr => rad_ff3c[10].ACLR
aclr => rad_ff3c[11].ACLR
aclr => rad_ff3c[12].ACLR
aclr => rad_ff3c[13].ACLR
aclr => rad_ff3c[14].ACLR
aclr => rad_ff3c[15].ACLR
aclr => rad_ff3c[16].ACLR
aclr => rad_ff3c[17].ACLR
aclr => rad_ff3c[18].ACLR
aclr => rad_ff3c[19].ACLR
aclr => rad_ff3c[20].ACLR
aclr => rad_ff3c[21].ACLR
aclr => rad_ff3c[22].ACLR
aclr => rad_ff2c[0].ACLR
aclr => rad_ff2c[1].ACLR
aclr => rad_ff2c[2].ACLR
aclr => rad_ff2c[3].ACLR
aclr => rad_ff2c[4].ACLR
aclr => rad_ff2c[5].ACLR
aclr => rad_ff2c[6].ACLR
aclr => rad_ff2c[7].ACLR
aclr => rad_ff2c[8].ACLR
aclr => rad_ff2c[9].ACLR
aclr => rad_ff2c[10].ACLR
aclr => rad_ff2c[11].ACLR
aclr => rad_ff2c[12].ACLR
aclr => rad_ff2c[13].ACLR
aclr => rad_ff2c[14].ACLR
aclr => rad_ff2c[15].ACLR
aclr => rad_ff2c[16].ACLR
aclr => rad_ff2c[17].ACLR
aclr => rad_ff2c[18].ACLR
aclr => rad_ff2c[19].ACLR
aclr => rad_ff2c[20].ACLR
aclr => rad_ff2c[21].ACLR
aclr => rad_ff2c[22].ACLR
aclr => rad_ff2c[23].ACLR
aclr => rad_ff23c[0].ACLR
aclr => rad_ff23c[1].ACLR
aclr => rad_ff23c[2].ACLR
aclr => rad_ff23c[3].ACLR
aclr => rad_ff23c[4].ACLR
aclr => rad_ff23c[5].ACLR
aclr => rad_ff23c[6].ACLR
aclr => rad_ff23c[7].ACLR
aclr => rad_ff23c[8].ACLR
aclr => rad_ff23c[9].ACLR
aclr => rad_ff23c[10].ACLR
aclr => rad_ff23c[11].ACLR
aclr => rad_ff23c[12].ACLR
aclr => rad_ff23c[13].ACLR
aclr => rad_ff23c[14].ACLR
aclr => rad_ff23c[15].ACLR
aclr => rad_ff23c[16].ACLR
aclr => rad_ff23c[17].ACLR
aclr => rad_ff23c[18].ACLR
aclr => rad_ff23c[19].ACLR
aclr => rad_ff23c[20].ACLR
aclr => rad_ff23c[21].ACLR
aclr => rad_ff23c[22].ACLR
aclr => rad_ff22c[0].ACLR
aclr => rad_ff22c[1].ACLR
aclr => rad_ff22c[2].ACLR
aclr => rad_ff22c[3].ACLR
aclr => rad_ff22c[4].ACLR
aclr => rad_ff22c[5].ACLR
aclr => rad_ff22c[6].ACLR
aclr => rad_ff22c[7].ACLR
aclr => rad_ff22c[8].ACLR
aclr => rad_ff22c[9].ACLR
aclr => rad_ff22c[10].ACLR
aclr => rad_ff22c[11].ACLR
aclr => rad_ff22c[12].ACLR
aclr => rad_ff22c[13].ACLR
aclr => rad_ff22c[14].ACLR
aclr => rad_ff22c[15].ACLR
aclr => rad_ff22c[16].ACLR
aclr => rad_ff22c[17].ACLR
aclr => rad_ff22c[18].ACLR
aclr => rad_ff22c[19].ACLR
aclr => rad_ff22c[20].ACLR
aclr => rad_ff22c[21].ACLR
aclr => rad_ff21c[0].ACLR
aclr => rad_ff21c[1].ACLR
aclr => rad_ff21c[2].ACLR
aclr => rad_ff21c[3].ACLR
aclr => rad_ff21c[4].ACLR
aclr => rad_ff21c[5].ACLR
aclr => rad_ff21c[6].ACLR
aclr => rad_ff21c[7].ACLR
aclr => rad_ff21c[8].ACLR
aclr => rad_ff21c[9].ACLR
aclr => rad_ff21c[10].ACLR
aclr => rad_ff21c[11].ACLR
aclr => rad_ff21c[12].ACLR
aclr => rad_ff21c[13].ACLR
aclr => rad_ff21c[14].ACLR
aclr => rad_ff21c[15].ACLR
aclr => rad_ff21c[16].ACLR
aclr => rad_ff21c[17].ACLR
aclr => rad_ff21c[18].ACLR
aclr => rad_ff21c[19].ACLR
aclr => rad_ff21c[20].ACLR
aclr => rad_ff20c[0].ACLR
aclr => rad_ff20c[1].ACLR
aclr => rad_ff20c[2].ACLR
aclr => rad_ff20c[3].ACLR
aclr => rad_ff20c[4].ACLR
aclr => rad_ff20c[5].ACLR
aclr => rad_ff20c[6].ACLR
aclr => rad_ff20c[7].ACLR
aclr => rad_ff20c[8].ACLR
aclr => rad_ff20c[9].ACLR
aclr => rad_ff20c[10].ACLR
aclr => rad_ff20c[11].ACLR
aclr => rad_ff20c[12].ACLR
aclr => rad_ff20c[13].ACLR
aclr => rad_ff20c[14].ACLR
aclr => rad_ff20c[15].ACLR
aclr => rad_ff20c[16].ACLR
aclr => rad_ff20c[17].ACLR
aclr => rad_ff20c[18].ACLR
aclr => rad_ff20c[19].ACLR
aclr => rad_ff1c[0].ACLR
aclr => rad_ff1c[1].ACLR
aclr => rad_ff1c[2].ACLR
aclr => rad_ff1c[3].ACLR
aclr => rad_ff1c[4].ACLR
aclr => rad_ff1c[5].ACLR
aclr => rad_ff1c[6].ACLR
aclr => rad_ff1c[7].ACLR
aclr => rad_ff1c[8].ACLR
aclr => rad_ff1c[9].ACLR
aclr => rad_ff1c[10].ACLR
aclr => rad_ff1c[11].ACLR
aclr => rad_ff1c[12].ACLR
aclr => rad_ff1c[13].ACLR
aclr => rad_ff1c[14].ACLR
aclr => rad_ff1c[15].ACLR
aclr => rad_ff1c[16].ACLR
aclr => rad_ff1c[17].ACLR
aclr => rad_ff1c[18].ACLR
aclr => rad_ff1c[19].ACLR
aclr => rad_ff1c[20].ACLR
aclr => rad_ff1c[21].ACLR
aclr => rad_ff1c[22].ACLR
aclr => rad_ff1c[23].ACLR
aclr => rad_ff1c[24].ACLR
aclr => rad_ff19c[0].ACLR
aclr => rad_ff19c[1].ACLR
aclr => rad_ff19c[2].ACLR
aclr => rad_ff19c[3].ACLR
aclr => rad_ff19c[4].ACLR
aclr => rad_ff19c[5].ACLR
aclr => rad_ff19c[6].ACLR
aclr => rad_ff19c[7].ACLR
aclr => rad_ff19c[8].ACLR
aclr => rad_ff19c[9].ACLR
aclr => rad_ff19c[10].ACLR
aclr => rad_ff19c[11].ACLR
aclr => rad_ff19c[12].ACLR
aclr => rad_ff19c[13].ACLR
aclr => rad_ff19c[14].ACLR
aclr => rad_ff19c[15].ACLR
aclr => rad_ff19c[16].ACLR
aclr => rad_ff19c[17].ACLR
aclr => rad_ff19c[18].ACLR
aclr => rad_ff18c[0].ACLR
aclr => rad_ff18c[1].ACLR
aclr => rad_ff18c[2].ACLR
aclr => rad_ff18c[3].ACLR
aclr => rad_ff18c[4].ACLR
aclr => rad_ff18c[5].ACLR
aclr => rad_ff18c[6].ACLR
aclr => rad_ff18c[7].ACLR
aclr => rad_ff18c[8].ACLR
aclr => rad_ff18c[9].ACLR
aclr => rad_ff18c[10].ACLR
aclr => rad_ff18c[11].ACLR
aclr => rad_ff18c[12].ACLR
aclr => rad_ff18c[13].ACLR
aclr => rad_ff18c[14].ACLR
aclr => rad_ff18c[15].ACLR
aclr => rad_ff18c[16].ACLR
aclr => rad_ff18c[17].ACLR
aclr => rad_ff17c[0].ACLR
aclr => rad_ff17c[1].ACLR
aclr => rad_ff17c[2].ACLR
aclr => rad_ff17c[3].ACLR
aclr => rad_ff17c[4].ACLR
aclr => rad_ff17c[5].ACLR
aclr => rad_ff17c[6].ACLR
aclr => rad_ff17c[7].ACLR
aclr => rad_ff17c[8].ACLR
aclr => rad_ff17c[9].ACLR
aclr => rad_ff17c[10].ACLR
aclr => rad_ff17c[11].ACLR
aclr => rad_ff17c[12].ACLR
aclr => rad_ff17c[13].ACLR
aclr => rad_ff17c[14].ACLR
aclr => rad_ff17c[15].ACLR
aclr => rad_ff17c[16].ACLR
aclr => rad_ff16c[0].ACLR
aclr => rad_ff16c[1].ACLR
aclr => rad_ff16c[2].ACLR
aclr => rad_ff16c[3].ACLR
aclr => rad_ff16c[4].ACLR
aclr => rad_ff16c[5].ACLR
aclr => rad_ff16c[6].ACLR
aclr => rad_ff16c[7].ACLR
aclr => rad_ff16c[8].ACLR
aclr => rad_ff16c[9].ACLR
aclr => rad_ff16c[10].ACLR
aclr => rad_ff16c[11].ACLR
aclr => rad_ff16c[12].ACLR
aclr => rad_ff16c[13].ACLR
aclr => rad_ff16c[14].ACLR
aclr => rad_ff16c[15].ACLR
aclr => rad_ff15c[0].ACLR
aclr => rad_ff15c[1].ACLR
aclr => rad_ff15c[2].ACLR
aclr => rad_ff15c[3].ACLR
aclr => rad_ff15c[4].ACLR
aclr => rad_ff15c[5].ACLR
aclr => rad_ff15c[6].ACLR
aclr => rad_ff15c[7].ACLR
aclr => rad_ff15c[8].ACLR
aclr => rad_ff15c[9].ACLR
aclr => rad_ff15c[10].ACLR
aclr => rad_ff15c[11].ACLR
aclr => rad_ff15c[12].ACLR
aclr => rad_ff15c[13].ACLR
aclr => rad_ff15c[14].ACLR
aclr => rad_ff14c[0].ACLR
aclr => rad_ff14c[1].ACLR
aclr => rad_ff14c[2].ACLR
aclr => rad_ff14c[3].ACLR
aclr => rad_ff14c[4].ACLR
aclr => rad_ff14c[5].ACLR
aclr => rad_ff14c[6].ACLR
aclr => rad_ff14c[7].ACLR
aclr => rad_ff14c[8].ACLR
aclr => rad_ff14c[9].ACLR
aclr => rad_ff14c[10].ACLR
aclr => rad_ff14c[11].ACLR
aclr => rad_ff14c[12].ACLR
aclr => rad_ff14c[13].ACLR
aclr => rad_ff13c[0].ACLR
aclr => rad_ff13c[1].ACLR
aclr => rad_ff13c[2].ACLR
aclr => rad_ff13c[3].ACLR
aclr => rad_ff13c[4].ACLR
aclr => rad_ff13c[5].ACLR
aclr => rad_ff13c[6].ACLR
aclr => rad_ff13c[7].ACLR
aclr => rad_ff13c[8].ACLR
aclr => rad_ff13c[9].ACLR
aclr => rad_ff13c[10].ACLR
aclr => rad_ff13c[11].ACLR
aclr => rad_ff13c[12].ACLR
aclr => rad_ff12c[0].ACLR
aclr => rad_ff12c[1].ACLR
aclr => rad_ff12c[2].ACLR
aclr => rad_ff12c[3].ACLR
aclr => rad_ff12c[4].ACLR
aclr => rad_ff12c[5].ACLR
aclr => rad_ff12c[6].ACLR
aclr => rad_ff12c[7].ACLR
aclr => rad_ff12c[8].ACLR
aclr => rad_ff12c[9].ACLR
aclr => rad_ff12c[10].ACLR
aclr => rad_ff12c[11].ACLR
aclr => rad_ff12c[12].ACLR
aclr => rad_ff12c[13].ACLR
aclr => rad_ff11c[0].ACLR
aclr => rad_ff11c[1].ACLR
aclr => rad_ff11c[2].ACLR
aclr => rad_ff11c[3].ACLR
aclr => rad_ff11c[4].ACLR
aclr => rad_ff11c[5].ACLR
aclr => rad_ff11c[6].ACLR
aclr => rad_ff11c[7].ACLR
aclr => rad_ff11c[8].ACLR
aclr => rad_ff11c[9].ACLR
aclr => rad_ff11c[10].ACLR
aclr => rad_ff11c[11].ACLR
aclr => rad_ff11c[12].ACLR
aclr => rad_ff11c[13].ACLR
aclr => rad_ff11c[14].ACLR
aclr => rad_ff10c[0].ACLR
aclr => rad_ff10c[1].ACLR
aclr => rad_ff10c[2].ACLR
aclr => rad_ff10c[3].ACLR
aclr => rad_ff10c[4].ACLR
aclr => rad_ff10c[5].ACLR
aclr => rad_ff10c[6].ACLR
aclr => rad_ff10c[7].ACLR
aclr => rad_ff10c[8].ACLR
aclr => rad_ff10c[9].ACLR
aclr => rad_ff10c[10].ACLR
aclr => rad_ff10c[11].ACLR
aclr => rad_ff10c[12].ACLR
aclr => rad_ff10c[13].ACLR
aclr => rad_ff10c[14].ACLR
aclr => rad_ff10c[15].ACLR
aclr => rad_ff0c[0].ACLR
aclr => rad_ff0c[1].ACLR
aclr => rad_ff0c[2].ACLR
aclr => rad_ff0c[3].ACLR
aclr => rad_ff0c[4].ACLR
aclr => rad_ff0c[5].ACLR
aclr => rad_ff0c[6].ACLR
aclr => rad_ff0c[7].ACLR
aclr => rad_ff0c[8].ACLR
aclr => rad_ff0c[9].ACLR
aclr => rad_ff0c[10].ACLR
aclr => rad_ff0c[11].ACLR
aclr => rad_ff0c[12].ACLR
aclr => rad_ff0c[13].ACLR
aclr => rad_ff0c[14].ACLR
aclr => rad_ff0c[15].ACLR
aclr => rad_ff0c[16].ACLR
aclr => rad_ff0c[17].ACLR
aclr => rad_ff0c[18].ACLR
aclr => rad_ff0c[19].ACLR
aclr => rad_ff0c[20].ACLR
aclr => rad_ff0c[21].ACLR
aclr => rad_ff0c[22].ACLR
aclr => rad_ff0c[23].ACLR
aclr => rad_ff0c[24].ACLR
aclr => q_ff9c[0].ACLR
aclr => q_ff9c[1].ACLR
aclr => q_ff9c[2].ACLR
aclr => q_ff9c[3].ACLR
aclr => q_ff9c[4].ACLR
aclr => q_ff9c[5].ACLR
aclr => q_ff9c[6].ACLR
aclr => q_ff9c[7].ACLR
aclr => q_ff9c[8].ACLR
aclr => q_ff9c[9].ACLR
aclr => q_ff8c[0].ACLR
aclr => q_ff8c[1].ACLR
aclr => q_ff8c[2].ACLR
aclr => q_ff8c[3].ACLR
aclr => q_ff8c[4].ACLR
aclr => q_ff8c[5].ACLR
aclr => q_ff8c[6].ACLR
aclr => q_ff8c[7].ACLR
aclr => q_ff8c[8].ACLR
aclr => q_ff7c[0].ACLR
aclr => q_ff7c[1].ACLR
aclr => q_ff7c[2].ACLR
aclr => q_ff7c[3].ACLR
aclr => q_ff7c[4].ACLR
aclr => q_ff7c[5].ACLR
aclr => q_ff7c[6].ACLR
aclr => q_ff7c[7].ACLR
aclr => q_ff6c[0].ACLR
aclr => q_ff6c[1].ACLR
aclr => q_ff6c[2].ACLR
aclr => q_ff6c[3].ACLR
aclr => q_ff6c[4].ACLR
aclr => q_ff6c[5].ACLR
aclr => q_ff6c[6].ACLR
aclr => q_ff5c[0].ACLR
aclr => q_ff5c[1].ACLR
aclr => q_ff5c[2].ACLR
aclr => q_ff5c[3].ACLR
aclr => q_ff5c[4].ACLR
aclr => q_ff5c[5].ACLR
aclr => q_ff4c[0].ACLR
aclr => q_ff4c[1].ACLR
aclr => q_ff4c[2].ACLR
aclr => q_ff4c[3].ACLR
aclr => q_ff4c[4].ACLR
aclr => q_ff3c[0].ACLR
aclr => q_ff3c[1].ACLR
aclr => q_ff3c[2].ACLR
aclr => q_ff3c[3].ACLR
aclr => q_ff2c[0].ACLR
aclr => q_ff2c[1].ACLR
aclr => q_ff2c[2].ACLR
aclr => q_ff23c[0].ACLR
aclr => q_ff23c[1].ACLR
aclr => q_ff23c[2].ACLR
aclr => q_ff23c[3].ACLR
aclr => q_ff23c[4].ACLR
aclr => q_ff23c[5].ACLR
aclr => q_ff23c[6].ACLR
aclr => q_ff23c[7].ACLR
aclr => q_ff23c[8].ACLR
aclr => q_ff23c[9].ACLR
aclr => q_ff23c[10].ACLR
aclr => q_ff23c[11].ACLR
aclr => q_ff23c[12].ACLR
aclr => q_ff23c[13].ACLR
aclr => q_ff23c[14].ACLR
aclr => q_ff23c[15].ACLR
aclr => q_ff23c[16].ACLR
aclr => q_ff23c[17].ACLR
aclr => q_ff23c[18].ACLR
aclr => q_ff23c[19].ACLR
aclr => q_ff23c[20].ACLR
aclr => q_ff23c[21].ACLR
aclr => q_ff23c[22].ACLR
aclr => q_ff23c[23].ACLR
aclr => q_ff22c[0].ACLR
aclr => q_ff22c[1].ACLR
aclr => q_ff22c[2].ACLR
aclr => q_ff22c[3].ACLR
aclr => q_ff22c[4].ACLR
aclr => q_ff22c[5].ACLR
aclr => q_ff22c[6].ACLR
aclr => q_ff22c[7].ACLR
aclr => q_ff22c[8].ACLR
aclr => q_ff22c[9].ACLR
aclr => q_ff22c[10].ACLR
aclr => q_ff22c[11].ACLR
aclr => q_ff22c[12].ACLR
aclr => q_ff22c[13].ACLR
aclr => q_ff22c[14].ACLR
aclr => q_ff22c[15].ACLR
aclr => q_ff22c[16].ACLR
aclr => q_ff22c[17].ACLR
aclr => q_ff22c[18].ACLR
aclr => q_ff22c[19].ACLR
aclr => q_ff22c[20].ACLR
aclr => q_ff22c[21].ACLR
aclr => q_ff22c[22].ACLR
aclr => q_ff21c[0].ACLR
aclr => q_ff21c[1].ACLR
aclr => q_ff21c[2].ACLR
aclr => q_ff21c[3].ACLR
aclr => q_ff21c[4].ACLR
aclr => q_ff21c[5].ACLR
aclr => q_ff21c[6].ACLR
aclr => q_ff21c[7].ACLR
aclr => q_ff21c[8].ACLR
aclr => q_ff21c[9].ACLR
aclr => q_ff21c[10].ACLR
aclr => q_ff21c[11].ACLR
aclr => q_ff21c[12].ACLR
aclr => q_ff21c[13].ACLR
aclr => q_ff21c[14].ACLR
aclr => q_ff21c[15].ACLR
aclr => q_ff21c[16].ACLR
aclr => q_ff21c[17].ACLR
aclr => q_ff21c[18].ACLR
aclr => q_ff21c[19].ACLR
aclr => q_ff21c[20].ACLR
aclr => q_ff21c[21].ACLR
aclr => q_ff20c[0].ACLR
aclr => q_ff20c[1].ACLR
aclr => q_ff20c[2].ACLR
aclr => q_ff20c[3].ACLR
aclr => q_ff20c[4].ACLR
aclr => q_ff20c[5].ACLR
aclr => q_ff20c[6].ACLR
aclr => q_ff20c[7].ACLR
aclr => q_ff20c[8].ACLR
aclr => q_ff20c[9].ACLR
aclr => q_ff20c[10].ACLR
aclr => q_ff20c[11].ACLR
aclr => q_ff20c[12].ACLR
aclr => q_ff20c[13].ACLR
aclr => q_ff20c[14].ACLR
aclr => q_ff20c[15].ACLR
aclr => q_ff20c[16].ACLR
aclr => q_ff20c[17].ACLR
aclr => q_ff20c[18].ACLR
aclr => q_ff20c[19].ACLR
aclr => q_ff20c[20].ACLR
aclr => q_ff1c[0].ACLR
aclr => q_ff1c[1].ACLR
aclr => q_ff19c[0].ACLR
aclr => q_ff19c[1].ACLR
aclr => q_ff19c[2].ACLR
aclr => q_ff19c[3].ACLR
aclr => q_ff19c[4].ACLR
aclr => q_ff19c[5].ACLR
aclr => q_ff19c[6].ACLR
aclr => q_ff19c[7].ACLR
aclr => q_ff19c[8].ACLR
aclr => q_ff19c[9].ACLR
aclr => q_ff19c[10].ACLR
aclr => q_ff19c[11].ACLR
aclr => q_ff19c[12].ACLR
aclr => q_ff19c[13].ACLR
aclr => q_ff19c[14].ACLR
aclr => q_ff19c[15].ACLR
aclr => q_ff19c[16].ACLR
aclr => q_ff19c[17].ACLR
aclr => q_ff19c[18].ACLR
aclr => q_ff19c[19].ACLR
aclr => q_ff18c[0].ACLR
aclr => q_ff18c[1].ACLR
aclr => q_ff18c[2].ACLR
aclr => q_ff18c[3].ACLR
aclr => q_ff18c[4].ACLR
aclr => q_ff18c[5].ACLR
aclr => q_ff18c[6].ACLR
aclr => q_ff18c[7].ACLR
aclr => q_ff18c[8].ACLR
aclr => q_ff18c[9].ACLR
aclr => q_ff18c[10].ACLR
aclr => q_ff18c[11].ACLR
aclr => q_ff18c[12].ACLR
aclr => q_ff18c[13].ACLR
aclr => q_ff18c[14].ACLR
aclr => q_ff18c[15].ACLR
aclr => q_ff18c[16].ACLR
aclr => q_ff18c[17].ACLR
aclr => q_ff18c[18].ACLR
aclr => q_ff17c[0].ACLR
aclr => q_ff17c[1].ACLR
aclr => q_ff17c[2].ACLR
aclr => q_ff17c[3].ACLR
aclr => q_ff17c[4].ACLR
aclr => q_ff17c[5].ACLR
aclr => q_ff17c[6].ACLR
aclr => q_ff17c[7].ACLR
aclr => q_ff17c[8].ACLR
aclr => q_ff17c[9].ACLR
aclr => q_ff17c[10].ACLR
aclr => q_ff17c[11].ACLR
aclr => q_ff17c[12].ACLR
aclr => q_ff17c[13].ACLR
aclr => q_ff17c[14].ACLR
aclr => q_ff17c[15].ACLR
aclr => q_ff17c[16].ACLR
aclr => q_ff17c[17].ACLR
aclr => q_ff16c[0].ACLR
aclr => q_ff16c[1].ACLR
aclr => q_ff16c[2].ACLR
aclr => q_ff16c[3].ACLR
aclr => q_ff16c[4].ACLR
aclr => q_ff16c[5].ACLR
aclr => q_ff16c[6].ACLR
aclr => q_ff16c[7].ACLR
aclr => q_ff16c[8].ACLR
aclr => q_ff16c[9].ACLR
aclr => q_ff16c[10].ACLR
aclr => q_ff16c[11].ACLR
aclr => q_ff16c[12].ACLR
aclr => q_ff16c[13].ACLR
aclr => q_ff16c[14].ACLR
aclr => q_ff16c[15].ACLR
aclr => q_ff16c[16].ACLR
aclr => q_ff15c[0].ACLR
aclr => q_ff15c[1].ACLR
aclr => q_ff15c[2].ACLR
aclr => q_ff15c[3].ACLR
aclr => q_ff15c[4].ACLR
aclr => q_ff15c[5].ACLR
aclr => q_ff15c[6].ACLR
aclr => q_ff15c[7].ACLR
aclr => q_ff15c[8].ACLR
aclr => q_ff15c[9].ACLR
aclr => q_ff15c[10].ACLR
aclr => q_ff15c[11].ACLR
aclr => q_ff15c[12].ACLR
aclr => q_ff15c[13].ACLR
aclr => q_ff15c[14].ACLR
aclr => q_ff15c[15].ACLR
aclr => q_ff14c[0].ACLR
aclr => q_ff14c[1].ACLR
aclr => q_ff14c[2].ACLR
aclr => q_ff14c[3].ACLR
aclr => q_ff14c[4].ACLR
aclr => q_ff14c[5].ACLR
aclr => q_ff14c[6].ACLR
aclr => q_ff14c[7].ACLR
aclr => q_ff14c[8].ACLR
aclr => q_ff14c[9].ACLR
aclr => q_ff14c[10].ACLR
aclr => q_ff14c[11].ACLR
aclr => q_ff14c[12].ACLR
aclr => q_ff14c[13].ACLR
aclr => q_ff14c[14].ACLR
aclr => q_ff13c[0].ACLR
aclr => q_ff13c[1].ACLR
aclr => q_ff13c[2].ACLR
aclr => q_ff13c[3].ACLR
aclr => q_ff13c[4].ACLR
aclr => q_ff13c[5].ACLR
aclr => q_ff13c[6].ACLR
aclr => q_ff13c[7].ACLR
aclr => q_ff13c[8].ACLR
aclr => q_ff13c[9].ACLR
aclr => q_ff13c[10].ACLR
aclr => q_ff13c[11].ACLR
aclr => q_ff13c[12].ACLR
aclr => q_ff13c[13].ACLR
aclr => q_ff12c[0].ACLR
aclr => q_ff12c[1].ACLR
aclr => q_ff12c[2].ACLR
aclr => q_ff12c[3].ACLR
aclr => q_ff12c[4].ACLR
aclr => q_ff12c[5].ACLR
aclr => q_ff12c[6].ACLR
aclr => q_ff12c[7].ACLR
aclr => q_ff12c[8].ACLR
aclr => q_ff12c[9].ACLR
aclr => q_ff12c[10].ACLR
aclr => q_ff12c[11].ACLR
aclr => q_ff12c[12].ACLR
aclr => q_ff11c[0].ACLR
aclr => q_ff11c[1].ACLR
aclr => q_ff11c[2].ACLR
aclr => q_ff11c[3].ACLR
aclr => q_ff11c[4].ACLR
aclr => q_ff11c[5].ACLR
aclr => q_ff11c[6].ACLR
aclr => q_ff11c[7].ACLR
aclr => q_ff11c[8].ACLR
aclr => q_ff11c[9].ACLR
aclr => q_ff11c[10].ACLR
aclr => q_ff11c[11].ACLR
aclr => q_ff10c[0].ACLR
aclr => q_ff10c[1].ACLR
aclr => q_ff10c[2].ACLR
aclr => q_ff10c[3].ACLR
aclr => q_ff10c[4].ACLR
aclr => q_ff10c[5].ACLR
aclr => q_ff10c[6].ACLR
aclr => q_ff10c[7].ACLR
aclr => q_ff10c[8].ACLR
aclr => q_ff10c[9].ACLR
aclr => q_ff10c[10].ACLR
aclr => q_ff0c[0].ACLR
clken => rad_ff0c.OUTPUTSELECT
clken => rad_ff0c.OUTPUTSELECT
clken => rad_ff0c.OUTPUTSELECT
clken => rad_ff0c.OUTPUTSELECT
clken => rad_ff10c.OUTPUTSELECT
clken => rad_ff10c.OUTPUTSELECT
clken => rad_ff10c.OUTPUTSELECT
clken => rad_ff10c.OUTPUTSELECT
clken => rad_ff10c.OUTPUTSELECT
clken => rad_ff10c.OUTPUTSELECT
clken => rad_ff10c.OUTPUTSELECT
clken => rad_ff10c.OUTPUTSELECT
clken => rad_ff10c.OUTPUTSELECT
clken => rad_ff10c.OUTPUTSELECT
clken => rad_ff10c.OUTPUTSELECT
clken => rad_ff10c.OUTPUTSELECT
clken => rad_ff10c.OUTPUTSELECT
clken => rad_ff10c.OUTPUTSELECT
clken => rad_ff10c.OUTPUTSELECT
clken => rad_ff11c.OUTPUTSELECT
clken => rad_ff11c.OUTPUTSELECT
clken => rad_ff11c.OUTPUTSELECT
clken => rad_ff11c.OUTPUTSELECT
clken => rad_ff11c.OUTPUTSELECT
clken => rad_ff11c.OUTPUTSELECT
clken => rad_ff11c.OUTPUTSELECT
clken => rad_ff11c.OUTPUTSELECT
clken => rad_ff11c.OUTPUTSELECT
clken => rad_ff11c.OUTPUTSELECT
clken => rad_ff11c.OUTPUTSELECT
clken => rad_ff11c.OUTPUTSELECT
clken => rad_ff11c.OUTPUTSELECT
clken => rad_ff11c.OUTPUTSELECT
clken => rad_ff11c.OUTPUTSELECT
clken => rad_ff12c.OUTPUTSELECT
clken => rad_ff12c.OUTPUTSELECT
clken => rad_ff12c.OUTPUTSELECT
clken => rad_ff12c.OUTPUTSELECT
clken => rad_ff12c.OUTPUTSELECT
clken => rad_ff12c.OUTPUTSELECT
clken => rad_ff12c.OUTPUTSELECT
clken => rad_ff12c.OUTPUTSELECT
clken => rad_ff12c.OUTPUTSELECT
clken => rad_ff12c.OUTPUTSELECT
clken => rad_ff12c.OUTPUTSELECT
clken => rad_ff12c.OUTPUTSELECT
clken => rad_ff12c.OUTPUTSELECT
clken => rad_ff12c.OUTPUTSELECT
clken => rad_ff13c.OUTPUTSELECT
clken => rad_ff13c.OUTPUTSELECT
clken => rad_ff13c.OUTPUTSELECT
clken => rad_ff13c.OUTPUTSELECT
clken => rad_ff13c.OUTPUTSELECT
clken => rad_ff13c.OUTPUTSELECT
clken => rad_ff13c.OUTPUTSELECT
clken => rad_ff13c.OUTPUTSELECT
clken => rad_ff13c.OUTPUTSELECT
clken => rad_ff13c.OUTPUTSELECT
clken => rad_ff13c.OUTPUTSELECT
clken => rad_ff13c.OUTPUTSELECT
clken => rad_ff13c.OUTPUTSELECT
clken => rad_ff14c.OUTPUTSELECT
clken => rad_ff14c.OUTPUTSELECT
clken => rad_ff14c.OUTPUTSELECT
clken => rad_ff14c.OUTPUTSELECT
clken => rad_ff14c.OUTPUTSELECT
clken => rad_ff14c.OUTPUTSELECT
clken => rad_ff14c.OUTPUTSELECT
clken => rad_ff14c.OUTPUTSELECT
clken => rad_ff14c.OUTPUTSELECT
clken => rad_ff14c.OUTPUTSELECT
clken => rad_ff14c.OUTPUTSELECT
clken => rad_ff14c.OUTPUTSELECT
clken => rad_ff14c.OUTPUTSELECT
clken => rad_ff14c.OUTPUTSELECT
clken => rad_ff15c.OUTPUTSELECT
clken => rad_ff15c.OUTPUTSELECT
clken => rad_ff15c.OUTPUTSELECT
clken => rad_ff15c.OUTPUTSELECT
clken => rad_ff15c.OUTPUTSELECT
clken => rad_ff15c.OUTPUTSELECT
clken => rad_ff15c.OUTPUTSELECT
clken => rad_ff15c.OUTPUTSELECT
clken => rad_ff15c.OUTPUTSELECT
clken => rad_ff15c.OUTPUTSELECT
clken => rad_ff15c.OUTPUTSELECT
clken => rad_ff15c.OUTPUTSELECT
clken => rad_ff15c.OUTPUTSELECT
clken => rad_ff15c.OUTPUTSELECT
clken => rad_ff15c.OUTPUTSELECT
clken => rad_ff16c.OUTPUTSELECT
clken => rad_ff16c.OUTPUTSELECT
clken => rad_ff16c.OUTPUTSELECT
clken => rad_ff16c.OUTPUTSELECT
clken => rad_ff16c.OUTPUTSELECT
clken => rad_ff16c.OUTPUTSELECT
clken => rad_ff16c.OUTPUTSELECT
clken => rad_ff16c.OUTPUTSELECT
clken => rad_ff16c.OUTPUTSELECT
clken => rad_ff16c.OUTPUTSELECT
clken => rad_ff16c.OUTPUTSELECT
clken => rad_ff16c.OUTPUTSELECT
clken => rad_ff16c.OUTPUTSELECT
clken => rad_ff16c.OUTPUTSELECT
clken => rad_ff16c.OUTPUTSELECT
clken => rad_ff16c.OUTPUTSELECT
clken => rad_ff17c.OUTPUTSELECT
clken => rad_ff17c.OUTPUTSELECT
clken => rad_ff17c.OUTPUTSELECT
clken => rad_ff17c.OUTPUTSELECT
clken => rad_ff17c.OUTPUTSELECT
clken => rad_ff17c.OUTPUTSELECT
clken => rad_ff17c.OUTPUTSELECT
clken => rad_ff17c.OUTPUTSELECT
clken => rad_ff17c.OUTPUTSELECT
clken => rad_ff17c.OUTPUTSELECT
clken => rad_ff17c.OUTPUTSELECT
clken => rad_ff17c.OUTPUTSELECT
clken => rad_ff17c.OUTPUTSELECT
clken => rad_ff17c.OUTPUTSELECT
clken => rad_ff17c.OUTPUTSELECT
clken => rad_ff17c.OUTPUTSELECT
clken => rad_ff17c.OUTPUTSELECT
clken => rad_ff18c.OUTPUTSELECT
clken => rad_ff18c.OUTPUTSELECT
clken => rad_ff18c.OUTPUTSELECT
clken => rad_ff18c.OUTPUTSELECT
clken => rad_ff18c.OUTPUTSELECT
clken => rad_ff18c.OUTPUTSELECT
clken => rad_ff18c.OUTPUTSELECT
clken => rad_ff18c.OUTPUTSELECT
clken => rad_ff18c.OUTPUTSELECT
clken => rad_ff18c.OUTPUTSELECT
clken => rad_ff18c.OUTPUTSELECT
clken => rad_ff18c.OUTPUTSELECT
clken => rad_ff18c.OUTPUTSELECT
clken => rad_ff18c.OUTPUTSELECT
clken => rad_ff18c.OUTPUTSELECT
clken => rad_ff18c.OUTPUTSELECT
clken => rad_ff18c.OUTPUTSELECT
clken => rad_ff18c.OUTPUTSELECT
clken => rad_ff19c.OUTPUTSELECT
clken => rad_ff19c.OUTPUTSELECT
clken => rad_ff19c.OUTPUTSELECT
clken => rad_ff19c.OUTPUTSELECT
clken => rad_ff19c.OUTPUTSELECT
clken => rad_ff19c.OUTPUTSELECT
clken => rad_ff19c.OUTPUTSELECT
clken => rad_ff19c.OUTPUTSELECT
clken => rad_ff19c.OUTPUTSELECT
clken => rad_ff19c.OUTPUTSELECT
clken => rad_ff19c.OUTPUTSELECT
clken => rad_ff19c.OUTPUTSELECT
clken => rad_ff19c.OUTPUTSELECT
clken => rad_ff19c.OUTPUTSELECT
clken => rad_ff19c.OUTPUTSELECT
clken => rad_ff19c.OUTPUTSELECT
clken => rad_ff19c.OUTPUTSELECT
clken => rad_ff19c.OUTPUTSELECT
clken => rad_ff19c.OUTPUTSELECT
clken => rad_ff1c.OUTPUTSELECT
clken => rad_ff1c.OUTPUTSELECT
clken => rad_ff1c.OUTPUTSELECT
clken => rad_ff1c.OUTPUTSELECT
clken => rad_ff1c.OUTPUTSELECT
clken => rad_ff1c.OUTPUTSELECT
clken => rad_ff20c.OUTPUTSELECT
clken => rad_ff20c.OUTPUTSELECT
clken => rad_ff20c.OUTPUTSELECT
clken => rad_ff20c.OUTPUTSELECT
clken => rad_ff20c.OUTPUTSELECT
clken => rad_ff20c.OUTPUTSELECT
clken => rad_ff20c.OUTPUTSELECT
clken => rad_ff20c.OUTPUTSELECT
clken => rad_ff20c.OUTPUTSELECT
clken => rad_ff20c.OUTPUTSELECT
clken => rad_ff20c.OUTPUTSELECT
clken => rad_ff20c.OUTPUTSELECT
clken => rad_ff20c.OUTPUTSELECT
clken => rad_ff20c.OUTPUTSELECT
clken => rad_ff20c.OUTPUTSELECT
clken => rad_ff20c.OUTPUTSELECT
clken => rad_ff20c.OUTPUTSELECT
clken => rad_ff20c.OUTPUTSELECT
clken => rad_ff20c.OUTPUTSELECT
clken => rad_ff20c.OUTPUTSELECT
clken => rad_ff21c.OUTPUTSELECT
clken => rad_ff21c.OUTPUTSELECT
clken => rad_ff21c.OUTPUTSELECT
clken => rad_ff21c.OUTPUTSELECT
clken => rad_ff21c.OUTPUTSELECT
clken => rad_ff21c.OUTPUTSELECT
clken => rad_ff21c.OUTPUTSELECT
clken => rad_ff21c.OUTPUTSELECT
clken => rad_ff21c.OUTPUTSELECT
clken => rad_ff21c.OUTPUTSELECT
clken => rad_ff21c.OUTPUTSELECT
clken => rad_ff21c.OUTPUTSELECT
clken => rad_ff21c.OUTPUTSELECT
clken => rad_ff21c.OUTPUTSELECT
clken => rad_ff21c.OUTPUTSELECT
clken => rad_ff21c.OUTPUTSELECT
clken => rad_ff21c.OUTPUTSELECT
clken => rad_ff21c.OUTPUTSELECT
clken => rad_ff21c.OUTPUTSELECT
clken => rad_ff21c.OUTPUTSELECT
clken => rad_ff21c.OUTPUTSELECT
clken => rad_ff22c.OUTPUTSELECT
clken => rad_ff22c.OUTPUTSELECT
clken => rad_ff22c.OUTPUTSELECT
clken => rad_ff22c.OUTPUTSELECT
clken => rad_ff22c.OUTPUTSELECT
clken => rad_ff22c.OUTPUTSELECT
clken => rad_ff22c.OUTPUTSELECT
clken => rad_ff22c.OUTPUTSELECT
clken => rad_ff22c.OUTPUTSELECT
clken => rad_ff22c.OUTPUTSELECT
clken => rad_ff22c.OUTPUTSELECT
clken => rad_ff22c.OUTPUTSELECT
clken => rad_ff22c.OUTPUTSELECT
clken => rad_ff22c.OUTPUTSELECT
clken => rad_ff22c.OUTPUTSELECT
clken => rad_ff22c.OUTPUTSELECT
clken => rad_ff22c.OUTPUTSELECT
clken => rad_ff22c.OUTPUTSELECT
clken => rad_ff22c.OUTPUTSELECT
clken => rad_ff22c.OUTPUTSELECT
clken => rad_ff22c.OUTPUTSELECT
clken => rad_ff22c.OUTPUTSELECT
clken => rad_ff23c.OUTPUTSELECT
clken => rad_ff23c.OUTPUTSELECT
clken => rad_ff23c.OUTPUTSELECT
clken => rad_ff23c.OUTPUTSELECT
clken => rad_ff23c.OUTPUTSELECT
clken => rad_ff23c.OUTPUTSELECT
clken => rad_ff23c.OUTPUTSELECT
clken => rad_ff23c.OUTPUTSELECT
clken => rad_ff23c.OUTPUTSELECT
clken => rad_ff23c.OUTPUTSELECT
clken => rad_ff23c.OUTPUTSELECT
clken => rad_ff23c.OUTPUTSELECT
clken => rad_ff23c.OUTPUTSELECT
clken => rad_ff23c.OUTPUTSELECT
clken => rad_ff23c.OUTPUTSELECT
clken => rad_ff23c.OUTPUTSELECT
clken => rad_ff23c.OUTPUTSELECT
clken => rad_ff23c.OUTPUTSELECT
clken => rad_ff23c.OUTPUTSELECT
clken => rad_ff23c.OUTPUTSELECT
clken => rad_ff23c.OUTPUTSELECT
clken => rad_ff23c.OUTPUTSELECT
clken => rad_ff23c.OUTPUTSELECT
clken => rad_ff2c.OUTPUTSELECT
clken => rad_ff2c.OUTPUTSELECT
clken => rad_ff2c.OUTPUTSELECT
clken => rad_ff2c.OUTPUTSELECT
clken => rad_ff2c.OUTPUTSELECT
clken => rad_ff2c.OUTPUTSELECT
clken => rad_ff2c.OUTPUTSELECT
clken => rad_ff3c.OUTPUTSELECT
clken => rad_ff3c.OUTPUTSELECT
clken => rad_ff3c.OUTPUTSELECT
clken => rad_ff3c.OUTPUTSELECT
clken => rad_ff3c.OUTPUTSELECT
clken => rad_ff3c.OUTPUTSELECT
clken => rad_ff3c.OUTPUTSELECT
clken => rad_ff3c.OUTPUTSELECT
clken => rad_ff4c.OUTPUTSELECT
clken => rad_ff4c.OUTPUTSELECT
clken => rad_ff4c.OUTPUTSELECT
clken => rad_ff4c.OUTPUTSELECT
clken => rad_ff4c.OUTPUTSELECT
clken => rad_ff4c.OUTPUTSELECT
clken => rad_ff4c.OUTPUTSELECT
clken => rad_ff4c.OUTPUTSELECT
clken => rad_ff4c.OUTPUTSELECT
clken => rad_ff5c.OUTPUTSELECT
clken => rad_ff5c.OUTPUTSELECT
clken => rad_ff5c.OUTPUTSELECT
clken => rad_ff5c.OUTPUTSELECT
clken => rad_ff5c.OUTPUTSELECT
clken => rad_ff5c.OUTPUTSELECT
clken => rad_ff5c.OUTPUTSELECT
clken => rad_ff5c.OUTPUTSELECT
clken => rad_ff5c.OUTPUTSELECT
clken => rad_ff5c.OUTPUTSELECT
clken => rad_ff6c.OUTPUTSELECT
clken => rad_ff6c.OUTPUTSELECT
clken => rad_ff6c.OUTPUTSELECT
clken => rad_ff6c.OUTPUTSELECT
clken => rad_ff6c.OUTPUTSELECT
clken => rad_ff6c.OUTPUTSELECT
clken => rad_ff6c.OUTPUTSELECT
clken => rad_ff6c.OUTPUTSELECT
clken => rad_ff6c.OUTPUTSELECT
clken => rad_ff6c.OUTPUTSELECT
clken => rad_ff6c.OUTPUTSELECT
clken => rad_ff7c.OUTPUTSELECT
clken => rad_ff7c.OUTPUTSELECT
clken => rad_ff7c.OUTPUTSELECT
clken => rad_ff7c.OUTPUTSELECT
clken => rad_ff7c.OUTPUTSELECT
clken => rad_ff7c.OUTPUTSELECT
clken => rad_ff7c.OUTPUTSELECT
clken => rad_ff7c.OUTPUTSELECT
clken => rad_ff7c.OUTPUTSELECT
clken => rad_ff7c.OUTPUTSELECT
clken => rad_ff7c.OUTPUTSELECT
clken => rad_ff7c.OUTPUTSELECT
clken => rad_ff8c.OUTPUTSELECT
clken => rad_ff8c.OUTPUTSELECT
clken => rad_ff8c.OUTPUTSELECT
clken => rad_ff8c.OUTPUTSELECT
clken => rad_ff8c.OUTPUTSELECT
clken => rad_ff8c.OUTPUTSELECT
clken => rad_ff8c.OUTPUTSELECT
clken => rad_ff8c.OUTPUTSELECT
clken => rad_ff8c.OUTPUTSELECT
clken => rad_ff8c.OUTPUTSELECT
clken => rad_ff8c.OUTPUTSELECT
clken => rad_ff8c.OUTPUTSELECT
clken => rad_ff8c.OUTPUTSELECT
clken => rad_ff9c.OUTPUTSELECT
clken => rad_ff9c.OUTPUTSELECT
clken => rad_ff9c.OUTPUTSELECT
clken => rad_ff9c.OUTPUTSELECT
clken => rad_ff9c.OUTPUTSELECT
clken => rad_ff9c.OUTPUTSELECT
clken => rad_ff9c.OUTPUTSELECT
clken => rad_ff9c.OUTPUTSELECT
clken => rad_ff9c.OUTPUTSELECT
clken => rad_ff9c.OUTPUTSELECT
clken => rad_ff9c.OUTPUTSELECT
clken => rad_ff9c.OUTPUTSELECT
clken => rad_ff9c.OUTPUTSELECT
clken => rad_ff9c.OUTPUTSELECT
clken => q_ff0c[0].ENA
clken => q_ff10c[10].ENA
clken => q_ff10c[9].ENA
clken => q_ff10c[8].ENA
clken => q_ff10c[7].ENA
clken => q_ff10c[6].ENA
clken => q_ff10c[5].ENA
clken => q_ff10c[4].ENA
clken => q_ff10c[3].ENA
clken => q_ff10c[2].ENA
clken => q_ff10c[1].ENA
clken => q_ff10c[0].ENA
clken => q_ff11c[11].ENA
clken => q_ff11c[10].ENA
clken => q_ff11c[9].ENA
clken => q_ff11c[8].ENA
clken => q_ff11c[7].ENA
clken => q_ff11c[6].ENA
clken => q_ff11c[5].ENA
clken => q_ff11c[4].ENA
clken => q_ff11c[3].ENA
clken => q_ff11c[2].ENA
clken => q_ff11c[1].ENA
clken => q_ff11c[0].ENA
clken => q_ff12c[12].ENA
clken => q_ff12c[11].ENA
clken => q_ff12c[10].ENA
clken => q_ff12c[9].ENA
clken => q_ff12c[8].ENA
clken => q_ff12c[7].ENA
clken => q_ff12c[6].ENA
clken => q_ff12c[5].ENA
clken => q_ff12c[4].ENA
clken => q_ff12c[3].ENA
clken => q_ff12c[2].ENA
clken => q_ff12c[1].ENA
clken => q_ff12c[0].ENA
clken => q_ff13c[13].ENA
clken => q_ff13c[12].ENA
clken => q_ff13c[11].ENA
clken => q_ff13c[10].ENA
clken => q_ff13c[9].ENA
clken => q_ff13c[8].ENA
clken => q_ff13c[7].ENA
clken => q_ff13c[6].ENA
clken => q_ff13c[5].ENA
clken => q_ff13c[4].ENA
clken => q_ff13c[3].ENA
clken => q_ff13c[2].ENA
clken => q_ff13c[1].ENA
clken => q_ff13c[0].ENA
clken => q_ff14c[14].ENA
clken => q_ff14c[13].ENA
clken => q_ff14c[12].ENA
clken => q_ff14c[11].ENA
clken => q_ff14c[10].ENA
clken => q_ff14c[9].ENA
clken => q_ff14c[8].ENA
clken => q_ff14c[7].ENA
clken => q_ff14c[6].ENA
clken => q_ff14c[5].ENA
clken => q_ff14c[4].ENA
clken => q_ff14c[3].ENA
clken => q_ff14c[2].ENA
clken => q_ff14c[1].ENA
clken => q_ff14c[0].ENA
clken => q_ff15c[15].ENA
clken => q_ff15c[14].ENA
clken => q_ff15c[13].ENA
clken => q_ff15c[12].ENA
clken => q_ff15c[11].ENA
clken => q_ff15c[10].ENA
clken => q_ff15c[9].ENA
clken => q_ff15c[8].ENA
clken => q_ff15c[7].ENA
clken => q_ff15c[6].ENA
clken => q_ff15c[5].ENA
clken => q_ff15c[4].ENA
clken => q_ff15c[3].ENA
clken => q_ff15c[2].ENA
clken => q_ff15c[1].ENA
clken => q_ff15c[0].ENA
clken => q_ff16c[16].ENA
clken => q_ff16c[15].ENA
clken => q_ff16c[14].ENA
clken => q_ff16c[13].ENA
clken => q_ff16c[12].ENA
clken => q_ff16c[11].ENA
clken => q_ff16c[10].ENA
clken => q_ff16c[9].ENA
clken => q_ff16c[8].ENA
clken => q_ff16c[7].ENA
clken => q_ff16c[6].ENA
clken => q_ff16c[5].ENA
clken => q_ff16c[4].ENA
clken => q_ff16c[3].ENA
clken => q_ff16c[2].ENA
clken => q_ff16c[1].ENA
clken => q_ff16c[0].ENA
clken => q_ff17c[17].ENA
clken => q_ff17c[16].ENA
clken => q_ff17c[15].ENA
clken => q_ff17c[14].ENA
clken => q_ff17c[13].ENA
clken => q_ff17c[12].ENA
clken => q_ff17c[11].ENA
clken => q_ff17c[10].ENA
clken => q_ff17c[9].ENA
clken => q_ff17c[8].ENA
clken => q_ff17c[7].ENA
clken => q_ff17c[6].ENA
clken => q_ff17c[5].ENA
clken => q_ff17c[4].ENA
clken => q_ff17c[3].ENA
clken => q_ff17c[2].ENA
clken => q_ff17c[1].ENA
clken => q_ff17c[0].ENA
clken => q_ff18c[18].ENA
clken => q_ff18c[17].ENA
clken => q_ff18c[16].ENA
clken => q_ff18c[15].ENA
clken => q_ff18c[14].ENA
clken => q_ff18c[13].ENA
clken => q_ff18c[12].ENA
clken => q_ff18c[11].ENA
clken => q_ff18c[10].ENA
clken => q_ff18c[9].ENA
clken => q_ff18c[8].ENA
clken => q_ff18c[7].ENA
clken => q_ff18c[6].ENA
clken => q_ff18c[5].ENA
clken => q_ff18c[4].ENA
clken => q_ff18c[3].ENA
clken => q_ff18c[2].ENA
clken => q_ff18c[1].ENA
clken => q_ff18c[0].ENA
clken => q_ff19c[19].ENA
clken => q_ff19c[18].ENA
clken => q_ff19c[17].ENA
clken => q_ff19c[16].ENA
clken => q_ff19c[15].ENA
clken => q_ff19c[14].ENA
clken => q_ff19c[13].ENA
clken => q_ff19c[12].ENA
clken => q_ff19c[11].ENA
clken => q_ff19c[10].ENA
clken => q_ff19c[9].ENA
clken => q_ff19c[8].ENA
clken => q_ff19c[7].ENA
clken => q_ff19c[6].ENA
clken => q_ff19c[5].ENA
clken => q_ff19c[4].ENA
clken => q_ff19c[3].ENA
clken => q_ff19c[2].ENA
clken => q_ff19c[1].ENA
clken => q_ff19c[0].ENA
clken => q_ff1c[1].ENA
clken => q_ff1c[0].ENA
clken => q_ff20c[20].ENA
clken => q_ff20c[19].ENA
clken => q_ff20c[18].ENA
clken => q_ff20c[17].ENA
clken => q_ff20c[16].ENA
clken => q_ff20c[15].ENA
clken => q_ff20c[14].ENA
clken => q_ff20c[13].ENA
clken => q_ff20c[12].ENA
clken => q_ff20c[11].ENA
clken => q_ff20c[10].ENA
clken => q_ff20c[9].ENA
clken => q_ff20c[8].ENA
clken => q_ff20c[7].ENA
clken => q_ff20c[6].ENA
clken => q_ff20c[5].ENA
clken => q_ff20c[4].ENA
clken => q_ff20c[3].ENA
clken => q_ff20c[2].ENA
clken => q_ff20c[1].ENA
clken => q_ff20c[0].ENA
clken => q_ff21c[21].ENA
clken => q_ff21c[20].ENA
clken => q_ff21c[19].ENA
clken => q_ff21c[18].ENA
clken => q_ff21c[17].ENA
clken => q_ff21c[16].ENA
clken => q_ff21c[15].ENA
clken => q_ff21c[14].ENA
clken => q_ff21c[13].ENA
clken => q_ff21c[12].ENA
clken => q_ff21c[11].ENA
clken => q_ff21c[10].ENA
clken => q_ff21c[9].ENA
clken => q_ff21c[8].ENA
clken => q_ff21c[7].ENA
clken => q_ff21c[6].ENA
clken => q_ff21c[5].ENA
clken => q_ff21c[4].ENA
clken => q_ff21c[3].ENA
clken => q_ff21c[2].ENA
clken => q_ff21c[1].ENA
clken => q_ff21c[0].ENA
clken => q_ff22c[22].ENA
clken => q_ff22c[21].ENA
clken => q_ff22c[20].ENA
clken => q_ff22c[19].ENA
clken => q_ff22c[18].ENA
clken => q_ff22c[17].ENA
clken => q_ff22c[16].ENA
clken => q_ff22c[15].ENA
clken => q_ff22c[14].ENA
clken => q_ff22c[13].ENA
clken => q_ff22c[12].ENA
clken => q_ff22c[11].ENA
clken => q_ff22c[10].ENA
clken => q_ff22c[9].ENA
clken => q_ff22c[8].ENA
clken => q_ff22c[7].ENA
clken => q_ff22c[6].ENA
clken => q_ff22c[5].ENA
clken => q_ff22c[4].ENA
clken => q_ff22c[3].ENA
clken => q_ff22c[2].ENA
clken => q_ff22c[1].ENA
clken => q_ff22c[0].ENA
clken => q_ff23c[23].ENA
clken => q_ff23c[22].ENA
clken => q_ff23c[21].ENA
clken => q_ff23c[20].ENA
clken => q_ff23c[19].ENA
clken => q_ff23c[18].ENA
clken => q_ff23c[17].ENA
clken => q_ff23c[16].ENA
clken => q_ff23c[15].ENA
clken => q_ff23c[14].ENA
clken => q_ff23c[13].ENA
clken => q_ff23c[12].ENA
clken => q_ff23c[11].ENA
clken => q_ff23c[10].ENA
clken => q_ff23c[9].ENA
clken => q_ff23c[8].ENA
clken => q_ff23c[7].ENA
clken => q_ff23c[6].ENA
clken => q_ff23c[5].ENA
clken => q_ff23c[4].ENA
clken => q_ff23c[3].ENA
clken => q_ff23c[2].ENA
clken => q_ff23c[1].ENA
clken => q_ff23c[0].ENA
clken => q_ff2c[2].ENA
clken => q_ff2c[1].ENA
clken => q_ff2c[0].ENA
clken => q_ff3c[3].ENA
clken => q_ff3c[2].ENA
clken => q_ff3c[1].ENA
clken => q_ff3c[0].ENA
clken => q_ff4c[4].ENA
clken => q_ff4c[3].ENA
clken => q_ff4c[2].ENA
clken => q_ff4c[1].ENA
clken => q_ff4c[0].ENA
clken => q_ff5c[5].ENA
clken => q_ff5c[4].ENA
clken => q_ff5c[3].ENA
clken => q_ff5c[2].ENA
clken => q_ff5c[1].ENA
clken => q_ff5c[0].ENA
clken => q_ff6c[6].ENA
clken => q_ff6c[5].ENA
clken => q_ff6c[4].ENA
clken => q_ff6c[3].ENA
clken => q_ff6c[2].ENA
clken => q_ff6c[1].ENA
clken => q_ff6c[0].ENA
clken => q_ff7c[7].ENA
clken => q_ff7c[6].ENA
clken => q_ff7c[5].ENA
clken => q_ff7c[4].ENA
clken => q_ff7c[3].ENA
clken => q_ff7c[2].ENA
clken => q_ff7c[1].ENA
clken => q_ff7c[0].ENA
clken => q_ff8c[8].ENA
clken => q_ff8c[7].ENA
clken => q_ff8c[6].ENA
clken => q_ff8c[5].ENA
clken => q_ff8c[4].ENA
clken => q_ff8c[3].ENA
clken => q_ff8c[2].ENA
clken => q_ff8c[1].ENA
clken => q_ff8c[0].ENA
clken => q_ff9c[9].ENA
clken => q_ff9c[8].ENA
clken => q_ff9c[7].ENA
clken => q_ff9c[6].ENA
clken => q_ff9c[5].ENA
clken => q_ff9c[4].ENA
clken => q_ff9c[3].ENA
clken => q_ff9c[2].ENA
clken => q_ff9c[1].ENA
clken => q_ff9c[0].ENA
clken => rad_ff0c[20].ENA
clken => rad_ff0c[19].ENA
clken => rad_ff0c[18].ENA
clken => rad_ff0c[17].ENA
clken => rad_ff0c[16].ENA
clken => rad_ff0c[15].ENA
clken => rad_ff0c[14].ENA
clken => rad_ff0c[13].ENA
clken => rad_ff0c[12].ENA
clken => rad_ff0c[11].ENA
clken => rad_ff0c[10].ENA
clken => rad_ff0c[9].ENA
clken => rad_ff0c[8].ENA
clken => rad_ff0c[7].ENA
clken => rad_ff0c[6].ENA
clken => rad_ff0c[5].ENA
clken => rad_ff0c[4].ENA
clken => rad_ff0c[3].ENA
clken => rad_ff0c[2].ENA
clken => rad_ff0c[1].ENA
clken => rad_ff0c[0].ENA
clken => rad_ff10c[0].ENA
clken => rad_ff1c[18].ENA
clken => rad_ff1c[17].ENA
clken => rad_ff1c[16].ENA
clken => rad_ff1c[15].ENA
clken => rad_ff1c[14].ENA
clken => rad_ff1c[13].ENA
clken => rad_ff1c[12].ENA
clken => rad_ff1c[11].ENA
clken => rad_ff1c[10].ENA
clken => rad_ff1c[9].ENA
clken => rad_ff1c[8].ENA
clken => rad_ff1c[7].ENA
clken => rad_ff1c[6].ENA
clken => rad_ff1c[5].ENA
clken => rad_ff1c[4].ENA
clken => rad_ff1c[3].ENA
clken => rad_ff1c[2].ENA
clken => rad_ff1c[1].ENA
clken => rad_ff1c[0].ENA
clken => rad_ff2c[16].ENA
clken => rad_ff2c[15].ENA
clken => rad_ff2c[14].ENA
clken => rad_ff2c[13].ENA
clken => rad_ff2c[12].ENA
clken => rad_ff2c[11].ENA
clken => rad_ff2c[10].ENA
clken => rad_ff2c[9].ENA
clken => rad_ff2c[8].ENA
clken => rad_ff2c[7].ENA
clken => rad_ff2c[6].ENA
clken => rad_ff2c[5].ENA
clken => rad_ff2c[4].ENA
clken => rad_ff2c[3].ENA
clken => rad_ff2c[2].ENA
clken => rad_ff2c[1].ENA
clken => rad_ff2c[0].ENA
clken => rad_ff3c[14].ENA
clken => rad_ff3c[13].ENA
clken => rad_ff3c[12].ENA
clken => rad_ff3c[11].ENA
clken => rad_ff3c[10].ENA
clken => rad_ff3c[9].ENA
clken => rad_ff3c[8].ENA
clken => rad_ff3c[7].ENA
clken => rad_ff3c[6].ENA
clken => rad_ff3c[5].ENA
clken => rad_ff3c[4].ENA
clken => rad_ff3c[3].ENA
clken => rad_ff3c[2].ENA
clken => rad_ff3c[1].ENA
clken => rad_ff3c[0].ENA
clken => rad_ff4c[12].ENA
clken => rad_ff4c[11].ENA
clken => rad_ff4c[10].ENA
clken => rad_ff4c[9].ENA
clken => rad_ff4c[8].ENA
clken => rad_ff4c[7].ENA
clken => rad_ff4c[6].ENA
clken => rad_ff4c[5].ENA
clken => rad_ff4c[4].ENA
clken => rad_ff4c[3].ENA
clken => rad_ff4c[2].ENA
clken => rad_ff4c[1].ENA
clken => rad_ff4c[0].ENA
clken => rad_ff5c[10].ENA
clken => rad_ff5c[9].ENA
clken => rad_ff5c[8].ENA
clken => rad_ff5c[7].ENA
clken => rad_ff5c[6].ENA
clken => rad_ff5c[5].ENA
clken => rad_ff5c[4].ENA
clken => rad_ff5c[3].ENA
clken => rad_ff5c[2].ENA
clken => rad_ff5c[1].ENA
clken => rad_ff5c[0].ENA
clken => rad_ff6c[8].ENA
clken => rad_ff6c[7].ENA
clken => rad_ff6c[6].ENA
clken => rad_ff6c[5].ENA
clken => rad_ff6c[4].ENA
clken => rad_ff6c[3].ENA
clken => rad_ff6c[2].ENA
clken => rad_ff6c[1].ENA
clken => rad_ff6c[0].ENA
clken => rad_ff7c[6].ENA
clken => rad_ff7c[5].ENA
clken => rad_ff7c[4].ENA
clken => rad_ff7c[3].ENA
clken => rad_ff7c[2].ENA
clken => rad_ff7c[1].ENA
clken => rad_ff7c[0].ENA
clken => rad_ff8c[4].ENA
clken => rad_ff8c[3].ENA
clken => rad_ff8c[2].ENA
clken => rad_ff8c[1].ENA
clken => rad_ff8c[0].ENA
clken => rad_ff9c[2].ENA
clken => rad_ff9c[1].ENA
clken => rad_ff9c[0].ENA
clock => rad_ff9c[0].CLK
clock => rad_ff9c[1].CLK
clock => rad_ff9c[2].CLK
clock => rad_ff9c[3].CLK
clock => rad_ff9c[4].CLK
clock => rad_ff9c[5].CLK
clock => rad_ff9c[6].CLK
clock => rad_ff9c[7].CLK
clock => rad_ff9c[8].CLK
clock => rad_ff9c[9].CLK
clock => rad_ff9c[10].CLK
clock => rad_ff9c[11].CLK
clock => rad_ff9c[12].CLK
clock => rad_ff9c[13].CLK
clock => rad_ff9c[14].CLK
clock => rad_ff9c[15].CLK
clock => rad_ff9c[16].CLK
clock => rad_ff8c[0].CLK
clock => rad_ff8c[1].CLK
clock => rad_ff8c[2].CLK
clock => rad_ff8c[3].CLK
clock => rad_ff8c[4].CLK
clock => rad_ff8c[5].CLK
clock => rad_ff8c[6].CLK
clock => rad_ff8c[7].CLK
clock => rad_ff8c[8].CLK
clock => rad_ff8c[9].CLK
clock => rad_ff8c[10].CLK
clock => rad_ff8c[11].CLK
clock => rad_ff8c[12].CLK
clock => rad_ff8c[13].CLK
clock => rad_ff8c[14].CLK
clock => rad_ff8c[15].CLK
clock => rad_ff8c[16].CLK
clock => rad_ff8c[17].CLK
clock => rad_ff7c[0].CLK
clock => rad_ff7c[1].CLK
clock => rad_ff7c[2].CLK
clock => rad_ff7c[3].CLK
clock => rad_ff7c[4].CLK
clock => rad_ff7c[5].CLK
clock => rad_ff7c[6].CLK
clock => rad_ff7c[7].CLK
clock => rad_ff7c[8].CLK
clock => rad_ff7c[9].CLK
clock => rad_ff7c[10].CLK
clock => rad_ff7c[11].CLK
clock => rad_ff7c[12].CLK
clock => rad_ff7c[13].CLK
clock => rad_ff7c[14].CLK
clock => rad_ff7c[15].CLK
clock => rad_ff7c[16].CLK
clock => rad_ff7c[17].CLK
clock => rad_ff7c[18].CLK
clock => rad_ff6c[0].CLK
clock => rad_ff6c[1].CLK
clock => rad_ff6c[2].CLK
clock => rad_ff6c[3].CLK
clock => rad_ff6c[4].CLK
clock => rad_ff6c[5].CLK
clock => rad_ff6c[6].CLK
clock => rad_ff6c[7].CLK
clock => rad_ff6c[8].CLK
clock => rad_ff6c[9].CLK
clock => rad_ff6c[10].CLK
clock => rad_ff6c[11].CLK
clock => rad_ff6c[12].CLK
clock => rad_ff6c[13].CLK
clock => rad_ff6c[14].CLK
clock => rad_ff6c[15].CLK
clock => rad_ff6c[16].CLK
clock => rad_ff6c[17].CLK
clock => rad_ff6c[18].CLK
clock => rad_ff6c[19].CLK
clock => rad_ff5c[0].CLK
clock => rad_ff5c[1].CLK
clock => rad_ff5c[2].CLK
clock => rad_ff5c[3].CLK
clock => rad_ff5c[4].CLK
clock => rad_ff5c[5].CLK
clock => rad_ff5c[6].CLK
clock => rad_ff5c[7].CLK
clock => rad_ff5c[8].CLK
clock => rad_ff5c[9].CLK
clock => rad_ff5c[10].CLK
clock => rad_ff5c[11].CLK
clock => rad_ff5c[12].CLK
clock => rad_ff5c[13].CLK
clock => rad_ff5c[14].CLK
clock => rad_ff5c[15].CLK
clock => rad_ff5c[16].CLK
clock => rad_ff5c[17].CLK
clock => rad_ff5c[18].CLK
clock => rad_ff5c[19].CLK
clock => rad_ff5c[20].CLK
clock => rad_ff4c[0].CLK
clock => rad_ff4c[1].CLK
clock => rad_ff4c[2].CLK
clock => rad_ff4c[3].CLK
clock => rad_ff4c[4].CLK
clock => rad_ff4c[5].CLK
clock => rad_ff4c[6].CLK
clock => rad_ff4c[7].CLK
clock => rad_ff4c[8].CLK
clock => rad_ff4c[9].CLK
clock => rad_ff4c[10].CLK
clock => rad_ff4c[11].CLK
clock => rad_ff4c[12].CLK
clock => rad_ff4c[13].CLK
clock => rad_ff4c[14].CLK
clock => rad_ff4c[15].CLK
clock => rad_ff4c[16].CLK
clock => rad_ff4c[17].CLK
clock => rad_ff4c[18].CLK
clock => rad_ff4c[19].CLK
clock => rad_ff4c[20].CLK
clock => rad_ff4c[21].CLK
clock => rad_ff3c[0].CLK
clock => rad_ff3c[1].CLK
clock => rad_ff3c[2].CLK
clock => rad_ff3c[3].CLK
clock => rad_ff3c[4].CLK
clock => rad_ff3c[5].CLK
clock => rad_ff3c[6].CLK
clock => rad_ff3c[7].CLK
clock => rad_ff3c[8].CLK
clock => rad_ff3c[9].CLK
clock => rad_ff3c[10].CLK
clock => rad_ff3c[11].CLK
clock => rad_ff3c[12].CLK
clock => rad_ff3c[13].CLK
clock => rad_ff3c[14].CLK
clock => rad_ff3c[15].CLK
clock => rad_ff3c[16].CLK
clock => rad_ff3c[17].CLK
clock => rad_ff3c[18].CLK
clock => rad_ff3c[19].CLK
clock => rad_ff3c[20].CLK
clock => rad_ff3c[21].CLK
clock => rad_ff3c[22].CLK
clock => rad_ff2c[0].CLK
clock => rad_ff2c[1].CLK
clock => rad_ff2c[2].CLK
clock => rad_ff2c[3].CLK
clock => rad_ff2c[4].CLK
clock => rad_ff2c[5].CLK
clock => rad_ff2c[6].CLK
clock => rad_ff2c[7].CLK
clock => rad_ff2c[8].CLK
clock => rad_ff2c[9].CLK
clock => rad_ff2c[10].CLK
clock => rad_ff2c[11].CLK
clock => rad_ff2c[12].CLK
clock => rad_ff2c[13].CLK
clock => rad_ff2c[14].CLK
clock => rad_ff2c[15].CLK
clock => rad_ff2c[16].CLK
clock => rad_ff2c[17].CLK
clock => rad_ff2c[18].CLK
clock => rad_ff2c[19].CLK
clock => rad_ff2c[20].CLK
clock => rad_ff2c[21].CLK
clock => rad_ff2c[22].CLK
clock => rad_ff2c[23].CLK
clock => rad_ff23c[0].CLK
clock => rad_ff23c[1].CLK
clock => rad_ff23c[2].CLK
clock => rad_ff23c[3].CLK
clock => rad_ff23c[4].CLK
clock => rad_ff23c[5].CLK
clock => rad_ff23c[6].CLK
clock => rad_ff23c[7].CLK
clock => rad_ff23c[8].CLK
clock => rad_ff23c[9].CLK
clock => rad_ff23c[10].CLK
clock => rad_ff23c[11].CLK
clock => rad_ff23c[12].CLK
clock => rad_ff23c[13].CLK
clock => rad_ff23c[14].CLK
clock => rad_ff23c[15].CLK
clock => rad_ff23c[16].CLK
clock => rad_ff23c[17].CLK
clock => rad_ff23c[18].CLK
clock => rad_ff23c[19].CLK
clock => rad_ff23c[20].CLK
clock => rad_ff23c[21].CLK
clock => rad_ff23c[22].CLK
clock => rad_ff22c[0].CLK
clock => rad_ff22c[1].CLK
clock => rad_ff22c[2].CLK
clock => rad_ff22c[3].CLK
clock => rad_ff22c[4].CLK
clock => rad_ff22c[5].CLK
clock => rad_ff22c[6].CLK
clock => rad_ff22c[7].CLK
clock => rad_ff22c[8].CLK
clock => rad_ff22c[9].CLK
clock => rad_ff22c[10].CLK
clock => rad_ff22c[11].CLK
clock => rad_ff22c[12].CLK
clock => rad_ff22c[13].CLK
clock => rad_ff22c[14].CLK
clock => rad_ff22c[15].CLK
clock => rad_ff22c[16].CLK
clock => rad_ff22c[17].CLK
clock => rad_ff22c[18].CLK
clock => rad_ff22c[19].CLK
clock => rad_ff22c[20].CLK
clock => rad_ff22c[21].CLK
clock => rad_ff21c[0].CLK
clock => rad_ff21c[1].CLK
clock => rad_ff21c[2].CLK
clock => rad_ff21c[3].CLK
clock => rad_ff21c[4].CLK
clock => rad_ff21c[5].CLK
clock => rad_ff21c[6].CLK
clock => rad_ff21c[7].CLK
clock => rad_ff21c[8].CLK
clock => rad_ff21c[9].CLK
clock => rad_ff21c[10].CLK
clock => rad_ff21c[11].CLK
clock => rad_ff21c[12].CLK
clock => rad_ff21c[13].CLK
clock => rad_ff21c[14].CLK
clock => rad_ff21c[15].CLK
clock => rad_ff21c[16].CLK
clock => rad_ff21c[17].CLK
clock => rad_ff21c[18].CLK
clock => rad_ff21c[19].CLK
clock => rad_ff21c[20].CLK
clock => rad_ff20c[0].CLK
clock => rad_ff20c[1].CLK
clock => rad_ff20c[2].CLK
clock => rad_ff20c[3].CLK
clock => rad_ff20c[4].CLK
clock => rad_ff20c[5].CLK
clock => rad_ff20c[6].CLK
clock => rad_ff20c[7].CLK
clock => rad_ff20c[8].CLK
clock => rad_ff20c[9].CLK
clock => rad_ff20c[10].CLK
clock => rad_ff20c[11].CLK
clock => rad_ff20c[12].CLK
clock => rad_ff20c[13].CLK
clock => rad_ff20c[14].CLK
clock => rad_ff20c[15].CLK
clock => rad_ff20c[16].CLK
clock => rad_ff20c[17].CLK
clock => rad_ff20c[18].CLK
clock => rad_ff20c[19].CLK
clock => rad_ff1c[0].CLK
clock => rad_ff1c[1].CLK
clock => rad_ff1c[2].CLK
clock => rad_ff1c[3].CLK
clock => rad_ff1c[4].CLK
clock => rad_ff1c[5].CLK
clock => rad_ff1c[6].CLK
clock => rad_ff1c[7].CLK
clock => rad_ff1c[8].CLK
clock => rad_ff1c[9].CLK
clock => rad_ff1c[10].CLK
clock => rad_ff1c[11].CLK
clock => rad_ff1c[12].CLK
clock => rad_ff1c[13].CLK
clock => rad_ff1c[14].CLK
clock => rad_ff1c[15].CLK
clock => rad_ff1c[16].CLK
clock => rad_ff1c[17].CLK
clock => rad_ff1c[18].CLK
clock => rad_ff1c[19].CLK
clock => rad_ff1c[20].CLK
clock => rad_ff1c[21].CLK
clock => rad_ff1c[22].CLK
clock => rad_ff1c[23].CLK
clock => rad_ff1c[24].CLK
clock => rad_ff19c[0].CLK
clock => rad_ff19c[1].CLK
clock => rad_ff19c[2].CLK
clock => rad_ff19c[3].CLK
clock => rad_ff19c[4].CLK
clock => rad_ff19c[5].CLK
clock => rad_ff19c[6].CLK
clock => rad_ff19c[7].CLK
clock => rad_ff19c[8].CLK
clock => rad_ff19c[9].CLK
clock => rad_ff19c[10].CLK
clock => rad_ff19c[11].CLK
clock => rad_ff19c[12].CLK
clock => rad_ff19c[13].CLK
clock => rad_ff19c[14].CLK
clock => rad_ff19c[15].CLK
clock => rad_ff19c[16].CLK
clock => rad_ff19c[17].CLK
clock => rad_ff19c[18].CLK
clock => rad_ff18c[0].CLK
clock => rad_ff18c[1].CLK
clock => rad_ff18c[2].CLK
clock => rad_ff18c[3].CLK
clock => rad_ff18c[4].CLK
clock => rad_ff18c[5].CLK
clock => rad_ff18c[6].CLK
clock => rad_ff18c[7].CLK
clock => rad_ff18c[8].CLK
clock => rad_ff18c[9].CLK
clock => rad_ff18c[10].CLK
clock => rad_ff18c[11].CLK
clock => rad_ff18c[12].CLK
clock => rad_ff18c[13].CLK
clock => rad_ff18c[14].CLK
clock => rad_ff18c[15].CLK
clock => rad_ff18c[16].CLK
clock => rad_ff18c[17].CLK
clock => rad_ff17c[0].CLK
clock => rad_ff17c[1].CLK
clock => rad_ff17c[2].CLK
clock => rad_ff17c[3].CLK
clock => rad_ff17c[4].CLK
clock => rad_ff17c[5].CLK
clock => rad_ff17c[6].CLK
clock => rad_ff17c[7].CLK
clock => rad_ff17c[8].CLK
clock => rad_ff17c[9].CLK
clock => rad_ff17c[10].CLK
clock => rad_ff17c[11].CLK
clock => rad_ff17c[12].CLK
clock => rad_ff17c[13].CLK
clock => rad_ff17c[14].CLK
clock => rad_ff17c[15].CLK
clock => rad_ff17c[16].CLK
clock => rad_ff16c[0].CLK
clock => rad_ff16c[1].CLK
clock => rad_ff16c[2].CLK
clock => rad_ff16c[3].CLK
clock => rad_ff16c[4].CLK
clock => rad_ff16c[5].CLK
clock => rad_ff16c[6].CLK
clock => rad_ff16c[7].CLK
clock => rad_ff16c[8].CLK
clock => rad_ff16c[9].CLK
clock => rad_ff16c[10].CLK
clock => rad_ff16c[11].CLK
clock => rad_ff16c[12].CLK
clock => rad_ff16c[13].CLK
clock => rad_ff16c[14].CLK
clock => rad_ff16c[15].CLK
clock => rad_ff15c[0].CLK
clock => rad_ff15c[1].CLK
clock => rad_ff15c[2].CLK
clock => rad_ff15c[3].CLK
clock => rad_ff15c[4].CLK
clock => rad_ff15c[5].CLK
clock => rad_ff15c[6].CLK
clock => rad_ff15c[7].CLK
clock => rad_ff15c[8].CLK
clock => rad_ff15c[9].CLK
clock => rad_ff15c[10].CLK
clock => rad_ff15c[11].CLK
clock => rad_ff15c[12].CLK
clock => rad_ff15c[13].CLK
clock => rad_ff15c[14].CLK
clock => rad_ff14c[0].CLK
clock => rad_ff14c[1].CLK
clock => rad_ff14c[2].CLK
clock => rad_ff14c[3].CLK
clock => rad_ff14c[4].CLK
clock => rad_ff14c[5].CLK
clock => rad_ff14c[6].CLK
clock => rad_ff14c[7].CLK
clock => rad_ff14c[8].CLK
clock => rad_ff14c[9].CLK
clock => rad_ff14c[10].CLK
clock => rad_ff14c[11].CLK
clock => rad_ff14c[12].CLK
clock => rad_ff14c[13].CLK
clock => rad_ff13c[0].CLK
clock => rad_ff13c[1].CLK
clock => rad_ff13c[2].CLK
clock => rad_ff13c[3].CLK
clock => rad_ff13c[4].CLK
clock => rad_ff13c[5].CLK
clock => rad_ff13c[6].CLK
clock => rad_ff13c[7].CLK
clock => rad_ff13c[8].CLK
clock => rad_ff13c[9].CLK
clock => rad_ff13c[10].CLK
clock => rad_ff13c[11].CLK
clock => rad_ff13c[12].CLK
clock => rad_ff12c[0].CLK
clock => rad_ff12c[1].CLK
clock => rad_ff12c[2].CLK
clock => rad_ff12c[3].CLK
clock => rad_ff12c[4].CLK
clock => rad_ff12c[5].CLK
clock => rad_ff12c[6].CLK
clock => rad_ff12c[7].CLK
clock => rad_ff12c[8].CLK
clock => rad_ff12c[9].CLK
clock => rad_ff12c[10].CLK
clock => rad_ff12c[11].CLK
clock => rad_ff12c[12].CLK
clock => rad_ff12c[13].CLK
clock => rad_ff11c[0].CLK
clock => rad_ff11c[1].CLK
clock => rad_ff11c[2].CLK
clock => rad_ff11c[3].CLK
clock => rad_ff11c[4].CLK
clock => rad_ff11c[5].CLK
clock => rad_ff11c[6].CLK
clock => rad_ff11c[7].CLK
clock => rad_ff11c[8].CLK
clock => rad_ff11c[9].CLK
clock => rad_ff11c[10].CLK
clock => rad_ff11c[11].CLK
clock => rad_ff11c[12].CLK
clock => rad_ff11c[13].CLK
clock => rad_ff11c[14].CLK
clock => rad_ff10c[0].CLK
clock => rad_ff10c[1].CLK
clock => rad_ff10c[2].CLK
clock => rad_ff10c[3].CLK
clock => rad_ff10c[4].CLK
clock => rad_ff10c[5].CLK
clock => rad_ff10c[6].CLK
clock => rad_ff10c[7].CLK
clock => rad_ff10c[8].CLK
clock => rad_ff10c[9].CLK
clock => rad_ff10c[10].CLK
clock => rad_ff10c[11].CLK
clock => rad_ff10c[12].CLK
clock => rad_ff10c[13].CLK
clock => rad_ff10c[14].CLK
clock => rad_ff10c[15].CLK
clock => rad_ff0c[0].CLK
clock => rad_ff0c[1].CLK
clock => rad_ff0c[2].CLK
clock => rad_ff0c[3].CLK
clock => rad_ff0c[4].CLK
clock => rad_ff0c[5].CLK
clock => rad_ff0c[6].CLK
clock => rad_ff0c[7].CLK
clock => rad_ff0c[8].CLK
clock => rad_ff0c[9].CLK
clock => rad_ff0c[10].CLK
clock => rad_ff0c[11].CLK
clock => rad_ff0c[12].CLK
clock => rad_ff0c[13].CLK
clock => rad_ff0c[14].CLK
clock => rad_ff0c[15].CLK
clock => rad_ff0c[16].CLK
clock => rad_ff0c[17].CLK
clock => rad_ff0c[18].CLK
clock => rad_ff0c[19].CLK
clock => rad_ff0c[20].CLK
clock => rad_ff0c[21].CLK
clock => rad_ff0c[22].CLK
clock => rad_ff0c[23].CLK
clock => rad_ff0c[24].CLK
clock => q_ff9c[0].CLK
clock => q_ff9c[1].CLK
clock => q_ff9c[2].CLK
clock => q_ff9c[3].CLK
clock => q_ff9c[4].CLK
clock => q_ff9c[5].CLK
clock => q_ff9c[6].CLK
clock => q_ff9c[7].CLK
clock => q_ff9c[8].CLK
clock => q_ff9c[9].CLK
clock => q_ff8c[0].CLK
clock => q_ff8c[1].CLK
clock => q_ff8c[2].CLK
clock => q_ff8c[3].CLK
clock => q_ff8c[4].CLK
clock => q_ff8c[5].CLK
clock => q_ff8c[6].CLK
clock => q_ff8c[7].CLK
clock => q_ff8c[8].CLK
clock => q_ff7c[0].CLK
clock => q_ff7c[1].CLK
clock => q_ff7c[2].CLK
clock => q_ff7c[3].CLK
clock => q_ff7c[4].CLK
clock => q_ff7c[5].CLK
clock => q_ff7c[6].CLK
clock => q_ff7c[7].CLK
clock => q_ff6c[0].CLK
clock => q_ff6c[1].CLK
clock => q_ff6c[2].CLK
clock => q_ff6c[3].CLK
clock => q_ff6c[4].CLK
clock => q_ff6c[5].CLK
clock => q_ff6c[6].CLK
clock => q_ff5c[0].CLK
clock => q_ff5c[1].CLK
clock => q_ff5c[2].CLK
clock => q_ff5c[3].CLK
clock => q_ff5c[4].CLK
clock => q_ff5c[5].CLK
clock => q_ff4c[0].CLK
clock => q_ff4c[1].CLK
clock => q_ff4c[2].CLK
clock => q_ff4c[3].CLK
clock => q_ff4c[4].CLK
clock => q_ff3c[0].CLK
clock => q_ff3c[1].CLK
clock => q_ff3c[2].CLK
clock => q_ff3c[3].CLK
clock => q_ff2c[0].CLK
clock => q_ff2c[1].CLK
clock => q_ff2c[2].CLK
clock => q_ff23c[0].CLK
clock => q_ff23c[1].CLK
clock => q_ff23c[2].CLK
clock => q_ff23c[3].CLK
clock => q_ff23c[4].CLK
clock => q_ff23c[5].CLK
clock => q_ff23c[6].CLK
clock => q_ff23c[7].CLK
clock => q_ff23c[8].CLK
clock => q_ff23c[9].CLK
clock => q_ff23c[10].CLK
clock => q_ff23c[11].CLK
clock => q_ff23c[12].CLK
clock => q_ff23c[13].CLK
clock => q_ff23c[14].CLK
clock => q_ff23c[15].CLK
clock => q_ff23c[16].CLK
clock => q_ff23c[17].CLK
clock => q_ff23c[18].CLK
clock => q_ff23c[19].CLK
clock => q_ff23c[20].CLK
clock => q_ff23c[21].CLK
clock => q_ff23c[22].CLK
clock => q_ff23c[23].CLK
clock => q_ff22c[0].CLK
clock => q_ff22c[1].CLK
clock => q_ff22c[2].CLK
clock => q_ff22c[3].CLK
clock => q_ff22c[4].CLK
clock => q_ff22c[5].CLK
clock => q_ff22c[6].CLK
clock => q_ff22c[7].CLK
clock => q_ff22c[8].CLK
clock => q_ff22c[9].CLK
clock => q_ff22c[10].CLK
clock => q_ff22c[11].CLK
clock => q_ff22c[12].CLK
clock => q_ff22c[13].CLK
clock => q_ff22c[14].CLK
clock => q_ff22c[15].CLK
clock => q_ff22c[16].CLK
clock => q_ff22c[17].CLK
clock => q_ff22c[18].CLK
clock => q_ff22c[19].CLK
clock => q_ff22c[20].CLK
clock => q_ff22c[21].CLK
clock => q_ff22c[22].CLK
clock => q_ff21c[0].CLK
clock => q_ff21c[1].CLK
clock => q_ff21c[2].CLK
clock => q_ff21c[3].CLK
clock => q_ff21c[4].CLK
clock => q_ff21c[5].CLK
clock => q_ff21c[6].CLK
clock => q_ff21c[7].CLK
clock => q_ff21c[8].CLK
clock => q_ff21c[9].CLK
clock => q_ff21c[10].CLK
clock => q_ff21c[11].CLK
clock => q_ff21c[12].CLK
clock => q_ff21c[13].CLK
clock => q_ff21c[14].CLK
clock => q_ff21c[15].CLK
clock => q_ff21c[16].CLK
clock => q_ff21c[17].CLK
clock => q_ff21c[18].CLK
clock => q_ff21c[19].CLK
clock => q_ff21c[20].CLK
clock => q_ff21c[21].CLK
clock => q_ff20c[0].CLK
clock => q_ff20c[1].CLK
clock => q_ff20c[2].CLK
clock => q_ff20c[3].CLK
clock => q_ff20c[4].CLK
clock => q_ff20c[5].CLK
clock => q_ff20c[6].CLK
clock => q_ff20c[7].CLK
clock => q_ff20c[8].CLK
clock => q_ff20c[9].CLK
clock => q_ff20c[10].CLK
clock => q_ff20c[11].CLK
clock => q_ff20c[12].CLK
clock => q_ff20c[13].CLK
clock => q_ff20c[14].CLK
clock => q_ff20c[15].CLK
clock => q_ff20c[16].CLK
clock => q_ff20c[17].CLK
clock => q_ff20c[18].CLK
clock => q_ff20c[19].CLK
clock => q_ff20c[20].CLK
clock => q_ff1c[0].CLK
clock => q_ff1c[1].CLK
clock => q_ff19c[0].CLK
clock => q_ff19c[1].CLK
clock => q_ff19c[2].CLK
clock => q_ff19c[3].CLK
clock => q_ff19c[4].CLK
clock => q_ff19c[5].CLK
clock => q_ff19c[6].CLK
clock => q_ff19c[7].CLK
clock => q_ff19c[8].CLK
clock => q_ff19c[9].CLK
clock => q_ff19c[10].CLK
clock => q_ff19c[11].CLK
clock => q_ff19c[12].CLK
clock => q_ff19c[13].CLK
clock => q_ff19c[14].CLK
clock => q_ff19c[15].CLK
clock => q_ff19c[16].CLK
clock => q_ff19c[17].CLK
clock => q_ff19c[18].CLK
clock => q_ff19c[19].CLK
clock => q_ff18c[0].CLK
clock => q_ff18c[1].CLK
clock => q_ff18c[2].CLK
clock => q_ff18c[3].CLK
clock => q_ff18c[4].CLK
clock => q_ff18c[5].CLK
clock => q_ff18c[6].CLK
clock => q_ff18c[7].CLK
clock => q_ff18c[8].CLK
clock => q_ff18c[9].CLK
clock => q_ff18c[10].CLK
clock => q_ff18c[11].CLK
clock => q_ff18c[12].CLK
clock => q_ff18c[13].CLK
clock => q_ff18c[14].CLK
clock => q_ff18c[15].CLK
clock => q_ff18c[16].CLK
clock => q_ff18c[17].CLK
clock => q_ff18c[18].CLK
clock => q_ff17c[0].CLK
clock => q_ff17c[1].CLK
clock => q_ff17c[2].CLK
clock => q_ff17c[3].CLK
clock => q_ff17c[4].CLK
clock => q_ff17c[5].CLK
clock => q_ff17c[6].CLK
clock => q_ff17c[7].CLK
clock => q_ff17c[8].CLK
clock => q_ff17c[9].CLK
clock => q_ff17c[10].CLK
clock => q_ff17c[11].CLK
clock => q_ff17c[12].CLK
clock => q_ff17c[13].CLK
clock => q_ff17c[14].CLK
clock => q_ff17c[15].CLK
clock => q_ff17c[16].CLK
clock => q_ff17c[17].CLK
clock => q_ff16c[0].CLK
clock => q_ff16c[1].CLK
clock => q_ff16c[2].CLK
clock => q_ff16c[3].CLK
clock => q_ff16c[4].CLK
clock => q_ff16c[5].CLK
clock => q_ff16c[6].CLK
clock => q_ff16c[7].CLK
clock => q_ff16c[8].CLK
clock => q_ff16c[9].CLK
clock => q_ff16c[10].CLK
clock => q_ff16c[11].CLK
clock => q_ff16c[12].CLK
clock => q_ff16c[13].CLK
clock => q_ff16c[14].CLK
clock => q_ff16c[15].CLK
clock => q_ff16c[16].CLK
clock => q_ff15c[0].CLK
clock => q_ff15c[1].CLK
clock => q_ff15c[2].CLK
clock => q_ff15c[3].CLK
clock => q_ff15c[4].CLK
clock => q_ff15c[5].CLK
clock => q_ff15c[6].CLK
clock => q_ff15c[7].CLK
clock => q_ff15c[8].CLK
clock => q_ff15c[9].CLK
clock => q_ff15c[10].CLK
clock => q_ff15c[11].CLK
clock => q_ff15c[12].CLK
clock => q_ff15c[13].CLK
clock => q_ff15c[14].CLK
clock => q_ff15c[15].CLK
clock => q_ff14c[0].CLK
clock => q_ff14c[1].CLK
clock => q_ff14c[2].CLK
clock => q_ff14c[3].CLK
clock => q_ff14c[4].CLK
clock => q_ff14c[5].CLK
clock => q_ff14c[6].CLK
clock => q_ff14c[7].CLK
clock => q_ff14c[8].CLK
clock => q_ff14c[9].CLK
clock => q_ff14c[10].CLK
clock => q_ff14c[11].CLK
clock => q_ff14c[12].CLK
clock => q_ff14c[13].CLK
clock => q_ff14c[14].CLK
clock => q_ff13c[0].CLK
clock => q_ff13c[1].CLK
clock => q_ff13c[2].CLK
clock => q_ff13c[3].CLK
clock => q_ff13c[4].CLK
clock => q_ff13c[5].CLK
clock => q_ff13c[6].CLK
clock => q_ff13c[7].CLK
clock => q_ff13c[8].CLK
clock => q_ff13c[9].CLK
clock => q_ff13c[10].CLK
clock => q_ff13c[11].CLK
clock => q_ff13c[12].CLK
clock => q_ff13c[13].CLK
clock => q_ff12c[0].CLK
clock => q_ff12c[1].CLK
clock => q_ff12c[2].CLK
clock => q_ff12c[3].CLK
clock => q_ff12c[4].CLK
clock => q_ff12c[5].CLK
clock => q_ff12c[6].CLK
clock => q_ff12c[7].CLK
clock => q_ff12c[8].CLK
clock => q_ff12c[9].CLK
clock => q_ff12c[10].CLK
clock => q_ff12c[11].CLK
clock => q_ff12c[12].CLK
clock => q_ff11c[0].CLK
clock => q_ff11c[1].CLK
clock => q_ff11c[2].CLK
clock => q_ff11c[3].CLK
clock => q_ff11c[4].CLK
clock => q_ff11c[5].CLK
clock => q_ff11c[6].CLK
clock => q_ff11c[7].CLK
clock => q_ff11c[8].CLK
clock => q_ff11c[9].CLK
clock => q_ff11c[10].CLK
clock => q_ff11c[11].CLK
clock => q_ff10c[0].CLK
clock => q_ff10c[1].CLK
clock => q_ff10c[2].CLK
clock => q_ff10c[3].CLK
clock => q_ff10c[4].CLK
clock => q_ff10c[5].CLK
clock => q_ff10c[6].CLK
clock => q_ff10c[7].CLK
clock => q_ff10c[8].CLK
clock => q_ff10c[9].CLK
clock => q_ff10c[10].CLK
clock => q_ff0c[0].CLK
rad[0] => ~NO_FANOUT~
rad[1] => rad_ff0c[0].DATAIN
rad[2] => rad_ff0c[1].DATAIN
rad[3] => rad_ff0c[2].DATAIN
rad[4] => rad_ff0c[3].DATAIN
rad[5] => rad_ff0c[4].DATAIN
rad[6] => rad_ff0c[5].DATAIN
rad[7] => rad_ff0c[6].DATAIN
rad[8] => rad_ff0c[7].DATAIN
rad[9] => rad_ff0c[8].DATAIN
rad[10] => rad_ff0c[9].DATAIN
rad[11] => rad_ff0c[10].DATAIN
rad[12] => rad_ff0c[11].DATAIN
rad[13] => rad_ff0c[12].DATAIN
rad[14] => rad_ff0c[13].DATAIN
rad[15] => rad_ff0c[14].DATAIN
rad[16] => rad_ff0c[15].DATAIN
rad[17] => rad_ff0c[16].DATAIN
rad[18] => rad_ff0c[17].DATAIN
rad[19] => rad_ff0c[18].DATAIN
rad[20] => rad_ff0c[19].DATAIN
rad[21] => rad_ff0c[20].DATAIN
rad[22] => rad_ff0c.DATAB
rad[23] => rad_ff0c.DATAB
rad[24] => slevel_w0c[24].IN1
rad[25] => slevel_w0c[25].IN1
root_result[0] <= q_ff0c[0].DB_MAX_OUTPUT_PORT_TYPE
root_result[1] <= q_ff1c[1].DB_MAX_OUTPUT_PORT_TYPE
root_result[2] <= q_ff2c[2].DB_MAX_OUTPUT_PORT_TYPE
root_result[3] <= q_ff3c[3].DB_MAX_OUTPUT_PORT_TYPE
root_result[4] <= q_ff4c[4].DB_MAX_OUTPUT_PORT_TYPE
root_result[5] <= q_ff5c[5].DB_MAX_OUTPUT_PORT_TYPE
root_result[6] <= q_ff6c[6].DB_MAX_OUTPUT_PORT_TYPE
root_result[7] <= q_ff7c[7].DB_MAX_OUTPUT_PORT_TYPE
root_result[8] <= q_ff8c[8].DB_MAX_OUTPUT_PORT_TYPE
root_result[9] <= q_ff9c[9].DB_MAX_OUTPUT_PORT_TYPE
root_result[10] <= q_ff10c[10].DB_MAX_OUTPUT_PORT_TYPE
root_result[11] <= q_ff11c[11].DB_MAX_OUTPUT_PORT_TYPE
root_result[12] <= q_ff12c[12].DB_MAX_OUTPUT_PORT_TYPE
root_result[13] <= q_ff13c[13].DB_MAX_OUTPUT_PORT_TYPE
root_result[14] <= q_ff14c[14].DB_MAX_OUTPUT_PORT_TYPE
root_result[15] <= q_ff15c[15].DB_MAX_OUTPUT_PORT_TYPE
root_result[16] <= q_ff16c[16].DB_MAX_OUTPUT_PORT_TYPE
root_result[17] <= q_ff17c[17].DB_MAX_OUTPUT_PORT_TYPE
root_result[18] <= q_ff18c[18].DB_MAX_OUTPUT_PORT_TYPE
root_result[19] <= q_ff19c[19].DB_MAX_OUTPUT_PORT_TYPE
root_result[20] <= q_ff20c[20].DB_MAX_OUTPUT_PORT_TYPE
root_result[21] <= q_ff21c[21].DB_MAX_OUTPUT_PORT_TYPE
root_result[22] <= q_ff22c[22].DB_MAX_OUTPUT_PORT_TYPE
root_result[23] <= q_ff23c[23].DB_MAX_OUTPUT_PORT_TYPE
root_result[24] <= <VCC>


|ProCam|fsqrt:sqrt1|fsqrt_altfp_sqrt_iqc:fsqrt_altfp_sqrt_iqc_component|fsqrt_alt_sqrt_block_9kb:alt_sqrt_block2|lpm_add_sub:add_sub10
dataa[0] => add_sub_uld:auto_generated.dataa[0]
dataa[1] => add_sub_uld:auto_generated.dataa[1]
dataa[2] => add_sub_uld:auto_generated.dataa[2]
dataa[3] => add_sub_uld:auto_generated.dataa[3]
dataa[4] => add_sub_uld:auto_generated.dataa[4]
dataa[5] => add_sub_uld:auto_generated.dataa[5]
dataa[6] => add_sub_uld:auto_generated.dataa[6]
dataa[7] => add_sub_uld:auto_generated.dataa[7]
dataa[8] => add_sub_uld:auto_generated.dataa[8]
datab[0] => add_sub_uld:auto_generated.datab[0]
datab[1] => add_sub_uld:auto_generated.datab[1]
datab[2] => add_sub_uld:auto_generated.datab[2]
datab[3] => add_sub_uld:auto_generated.datab[3]
datab[4] => add_sub_uld:auto_generated.datab[4]
datab[5] => add_sub_uld:auto_generated.datab[5]
datab[6] => add_sub_uld:auto_generated.datab[6]
datab[7] => add_sub_uld:auto_generated.datab[7]
datab[8] => add_sub_uld:auto_generated.datab[8]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_uld:auto_generated.result[0]
result[1] <= add_sub_uld:auto_generated.result[1]
result[2] <= add_sub_uld:auto_generated.result[2]
result[3] <= add_sub_uld:auto_generated.result[3]
result[4] <= add_sub_uld:auto_generated.result[4]
result[5] <= add_sub_uld:auto_generated.result[5]
result[6] <= add_sub_uld:auto_generated.result[6]
result[7] <= add_sub_uld:auto_generated.result[7]
result[8] <= add_sub_uld:auto_generated.result[8]
cout <= <GND>
overflow <= <GND>


|ProCam|fsqrt:sqrt1|fsqrt_altfp_sqrt_iqc:fsqrt_altfp_sqrt_iqc_component|fsqrt_alt_sqrt_block_9kb:alt_sqrt_block2|lpm_add_sub:add_sub10|add_sub_uld:auto_generated
dataa[0] => op_1.IN16
dataa[1] => op_1.IN14
dataa[2] => op_1.IN12
dataa[3] => op_1.IN10
dataa[4] => op_1.IN8
dataa[5] => op_1.IN6
dataa[6] => op_1.IN4
dataa[7] => op_1.IN2
dataa[8] => op_1.IN0
datab[0] => op_1.IN17
datab[1] => op_1.IN15
datab[2] => op_1.IN13
datab[3] => op_1.IN11
datab[4] => op_1.IN9
datab[5] => op_1.IN7
datab[6] => op_1.IN5
datab[7] => op_1.IN3
datab[8] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|ProCam|fsqrt:sqrt1|fsqrt_altfp_sqrt_iqc:fsqrt_altfp_sqrt_iqc_component|fsqrt_alt_sqrt_block_9kb:alt_sqrt_block2|lpm_add_sub:add_sub11
dataa[0] => add_sub_6nd:auto_generated.dataa[0]
dataa[1] => add_sub_6nd:auto_generated.dataa[1]
dataa[2] => add_sub_6nd:auto_generated.dataa[2]
dataa[3] => add_sub_6nd:auto_generated.dataa[3]
dataa[4] => add_sub_6nd:auto_generated.dataa[4]
dataa[5] => add_sub_6nd:auto_generated.dataa[5]
dataa[6] => add_sub_6nd:auto_generated.dataa[6]
dataa[7] => add_sub_6nd:auto_generated.dataa[7]
dataa[8] => add_sub_6nd:auto_generated.dataa[8]
dataa[9] => add_sub_6nd:auto_generated.dataa[9]
datab[0] => add_sub_6nd:auto_generated.datab[0]
datab[1] => add_sub_6nd:auto_generated.datab[1]
datab[2] => add_sub_6nd:auto_generated.datab[2]
datab[3] => add_sub_6nd:auto_generated.datab[3]
datab[4] => add_sub_6nd:auto_generated.datab[4]
datab[5] => add_sub_6nd:auto_generated.datab[5]
datab[6] => add_sub_6nd:auto_generated.datab[6]
datab[7] => add_sub_6nd:auto_generated.datab[7]
datab[8] => add_sub_6nd:auto_generated.datab[8]
datab[9] => add_sub_6nd:auto_generated.datab[9]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_6nd:auto_generated.result[0]
result[1] <= add_sub_6nd:auto_generated.result[1]
result[2] <= add_sub_6nd:auto_generated.result[2]
result[3] <= add_sub_6nd:auto_generated.result[3]
result[4] <= add_sub_6nd:auto_generated.result[4]
result[5] <= add_sub_6nd:auto_generated.result[5]
result[6] <= add_sub_6nd:auto_generated.result[6]
result[7] <= add_sub_6nd:auto_generated.result[7]
result[8] <= add_sub_6nd:auto_generated.result[8]
result[9] <= add_sub_6nd:auto_generated.result[9]
cout <= <GND>
overflow <= <GND>


|ProCam|fsqrt:sqrt1|fsqrt_altfp_sqrt_iqc:fsqrt_altfp_sqrt_iqc_component|fsqrt_alt_sqrt_block_9kb:alt_sqrt_block2|lpm_add_sub:add_sub11|add_sub_6nd:auto_generated
dataa[0] => op_1.IN18
dataa[1] => op_1.IN16
dataa[2] => op_1.IN14
dataa[3] => op_1.IN12
dataa[4] => op_1.IN10
dataa[5] => op_1.IN8
dataa[6] => op_1.IN6
dataa[7] => op_1.IN4
dataa[8] => op_1.IN2
dataa[9] => op_1.IN0
datab[0] => op_1.IN19
datab[1] => op_1.IN17
datab[2] => op_1.IN15
datab[3] => op_1.IN13
datab[4] => op_1.IN11
datab[5] => op_1.IN9
datab[6] => op_1.IN7
datab[7] => op_1.IN5
datab[8] => op_1.IN3
datab[9] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|ProCam|fsqrt:sqrt1|fsqrt_altfp_sqrt_iqc:fsqrt_altfp_sqrt_iqc_component|fsqrt_alt_sqrt_block_9kb:alt_sqrt_block2|lpm_add_sub:add_sub12
dataa[0] => add_sub_7nd:auto_generated.dataa[0]
dataa[1] => add_sub_7nd:auto_generated.dataa[1]
dataa[2] => add_sub_7nd:auto_generated.dataa[2]
dataa[3] => add_sub_7nd:auto_generated.dataa[3]
dataa[4] => add_sub_7nd:auto_generated.dataa[4]
dataa[5] => add_sub_7nd:auto_generated.dataa[5]
dataa[6] => add_sub_7nd:auto_generated.dataa[6]
dataa[7] => add_sub_7nd:auto_generated.dataa[7]
dataa[8] => add_sub_7nd:auto_generated.dataa[8]
dataa[9] => add_sub_7nd:auto_generated.dataa[9]
dataa[10] => add_sub_7nd:auto_generated.dataa[10]
datab[0] => add_sub_7nd:auto_generated.datab[0]
datab[1] => add_sub_7nd:auto_generated.datab[1]
datab[2] => add_sub_7nd:auto_generated.datab[2]
datab[3] => add_sub_7nd:auto_generated.datab[3]
datab[4] => add_sub_7nd:auto_generated.datab[4]
datab[5] => add_sub_7nd:auto_generated.datab[5]
datab[6] => add_sub_7nd:auto_generated.datab[6]
datab[7] => add_sub_7nd:auto_generated.datab[7]
datab[8] => add_sub_7nd:auto_generated.datab[8]
datab[9] => add_sub_7nd:auto_generated.datab[9]
datab[10] => add_sub_7nd:auto_generated.datab[10]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_7nd:auto_generated.result[0]
result[1] <= add_sub_7nd:auto_generated.result[1]
result[2] <= add_sub_7nd:auto_generated.result[2]
result[3] <= add_sub_7nd:auto_generated.result[3]
result[4] <= add_sub_7nd:auto_generated.result[4]
result[5] <= add_sub_7nd:auto_generated.result[5]
result[6] <= add_sub_7nd:auto_generated.result[6]
result[7] <= add_sub_7nd:auto_generated.result[7]
result[8] <= add_sub_7nd:auto_generated.result[8]
result[9] <= add_sub_7nd:auto_generated.result[9]
result[10] <= add_sub_7nd:auto_generated.result[10]
cout <= <GND>
overflow <= <GND>


|ProCam|fsqrt:sqrt1|fsqrt_altfp_sqrt_iqc:fsqrt_altfp_sqrt_iqc_component|fsqrt_alt_sqrt_block_9kb:alt_sqrt_block2|lpm_add_sub:add_sub12|add_sub_7nd:auto_generated
dataa[0] => op_1.IN20
dataa[1] => op_1.IN18
dataa[2] => op_1.IN16
dataa[3] => op_1.IN14
dataa[4] => op_1.IN12
dataa[5] => op_1.IN10
dataa[6] => op_1.IN8
dataa[7] => op_1.IN6
dataa[8] => op_1.IN4
dataa[9] => op_1.IN2
dataa[10] => op_1.IN0
datab[0] => op_1.IN21
datab[1] => op_1.IN19
datab[2] => op_1.IN17
datab[3] => op_1.IN15
datab[4] => op_1.IN13
datab[5] => op_1.IN11
datab[6] => op_1.IN9
datab[7] => op_1.IN7
datab[8] => op_1.IN5
datab[9] => op_1.IN3
datab[10] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|ProCam|fsqrt:sqrt1|fsqrt_altfp_sqrt_iqc:fsqrt_altfp_sqrt_iqc_component|fsqrt_alt_sqrt_block_9kb:alt_sqrt_block2|lpm_add_sub:add_sub13
dataa[0] => add_sub_8nd:auto_generated.dataa[0]
dataa[1] => add_sub_8nd:auto_generated.dataa[1]
dataa[2] => add_sub_8nd:auto_generated.dataa[2]
dataa[3] => add_sub_8nd:auto_generated.dataa[3]
dataa[4] => add_sub_8nd:auto_generated.dataa[4]
dataa[5] => add_sub_8nd:auto_generated.dataa[5]
dataa[6] => add_sub_8nd:auto_generated.dataa[6]
dataa[7] => add_sub_8nd:auto_generated.dataa[7]
dataa[8] => add_sub_8nd:auto_generated.dataa[8]
dataa[9] => add_sub_8nd:auto_generated.dataa[9]
dataa[10] => add_sub_8nd:auto_generated.dataa[10]
dataa[11] => add_sub_8nd:auto_generated.dataa[11]
datab[0] => add_sub_8nd:auto_generated.datab[0]
datab[1] => add_sub_8nd:auto_generated.datab[1]
datab[2] => add_sub_8nd:auto_generated.datab[2]
datab[3] => add_sub_8nd:auto_generated.datab[3]
datab[4] => add_sub_8nd:auto_generated.datab[4]
datab[5] => add_sub_8nd:auto_generated.datab[5]
datab[6] => add_sub_8nd:auto_generated.datab[6]
datab[7] => add_sub_8nd:auto_generated.datab[7]
datab[8] => add_sub_8nd:auto_generated.datab[8]
datab[9] => add_sub_8nd:auto_generated.datab[9]
datab[10] => add_sub_8nd:auto_generated.datab[10]
datab[11] => add_sub_8nd:auto_generated.datab[11]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_8nd:auto_generated.result[0]
result[1] <= add_sub_8nd:auto_generated.result[1]
result[2] <= add_sub_8nd:auto_generated.result[2]
result[3] <= add_sub_8nd:auto_generated.result[3]
result[4] <= add_sub_8nd:auto_generated.result[4]
result[5] <= add_sub_8nd:auto_generated.result[5]
result[6] <= add_sub_8nd:auto_generated.result[6]
result[7] <= add_sub_8nd:auto_generated.result[7]
result[8] <= add_sub_8nd:auto_generated.result[8]
result[9] <= add_sub_8nd:auto_generated.result[9]
result[10] <= add_sub_8nd:auto_generated.result[10]
result[11] <= add_sub_8nd:auto_generated.result[11]
cout <= <GND>
overflow <= <GND>


|ProCam|fsqrt:sqrt1|fsqrt_altfp_sqrt_iqc:fsqrt_altfp_sqrt_iqc_component|fsqrt_alt_sqrt_block_9kb:alt_sqrt_block2|lpm_add_sub:add_sub13|add_sub_8nd:auto_generated
dataa[0] => op_1.IN22
dataa[1] => op_1.IN20
dataa[2] => op_1.IN18
dataa[3] => op_1.IN16
dataa[4] => op_1.IN14
dataa[5] => op_1.IN12
dataa[6] => op_1.IN10
dataa[7] => op_1.IN8
dataa[8] => op_1.IN6
dataa[9] => op_1.IN4
dataa[10] => op_1.IN2
dataa[11] => op_1.IN0
datab[0] => op_1.IN23
datab[1] => op_1.IN21
datab[2] => op_1.IN19
datab[3] => op_1.IN17
datab[4] => op_1.IN15
datab[5] => op_1.IN13
datab[6] => op_1.IN11
datab[7] => op_1.IN9
datab[8] => op_1.IN7
datab[9] => op_1.IN5
datab[10] => op_1.IN3
datab[11] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|ProCam|fsqrt:sqrt1|fsqrt_altfp_sqrt_iqc:fsqrt_altfp_sqrt_iqc_component|fsqrt_alt_sqrt_block_9kb:alt_sqrt_block2|lpm_add_sub:add_sub14
dataa[0] => add_sub_9nd:auto_generated.dataa[0]
dataa[1] => add_sub_9nd:auto_generated.dataa[1]
dataa[2] => add_sub_9nd:auto_generated.dataa[2]
dataa[3] => add_sub_9nd:auto_generated.dataa[3]
dataa[4] => add_sub_9nd:auto_generated.dataa[4]
dataa[5] => add_sub_9nd:auto_generated.dataa[5]
dataa[6] => add_sub_9nd:auto_generated.dataa[6]
dataa[7] => add_sub_9nd:auto_generated.dataa[7]
dataa[8] => add_sub_9nd:auto_generated.dataa[8]
dataa[9] => add_sub_9nd:auto_generated.dataa[9]
dataa[10] => add_sub_9nd:auto_generated.dataa[10]
dataa[11] => add_sub_9nd:auto_generated.dataa[11]
dataa[12] => add_sub_9nd:auto_generated.dataa[12]
datab[0] => add_sub_9nd:auto_generated.datab[0]
datab[1] => add_sub_9nd:auto_generated.datab[1]
datab[2] => add_sub_9nd:auto_generated.datab[2]
datab[3] => add_sub_9nd:auto_generated.datab[3]
datab[4] => add_sub_9nd:auto_generated.datab[4]
datab[5] => add_sub_9nd:auto_generated.datab[5]
datab[6] => add_sub_9nd:auto_generated.datab[6]
datab[7] => add_sub_9nd:auto_generated.datab[7]
datab[8] => add_sub_9nd:auto_generated.datab[8]
datab[9] => add_sub_9nd:auto_generated.datab[9]
datab[10] => add_sub_9nd:auto_generated.datab[10]
datab[11] => add_sub_9nd:auto_generated.datab[11]
datab[12] => add_sub_9nd:auto_generated.datab[12]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_9nd:auto_generated.result[0]
result[1] <= add_sub_9nd:auto_generated.result[1]
result[2] <= add_sub_9nd:auto_generated.result[2]
result[3] <= add_sub_9nd:auto_generated.result[3]
result[4] <= add_sub_9nd:auto_generated.result[4]
result[5] <= add_sub_9nd:auto_generated.result[5]
result[6] <= add_sub_9nd:auto_generated.result[6]
result[7] <= add_sub_9nd:auto_generated.result[7]
result[8] <= add_sub_9nd:auto_generated.result[8]
result[9] <= add_sub_9nd:auto_generated.result[9]
result[10] <= add_sub_9nd:auto_generated.result[10]
result[11] <= add_sub_9nd:auto_generated.result[11]
result[12] <= add_sub_9nd:auto_generated.result[12]
cout <= <GND>
overflow <= <GND>


|ProCam|fsqrt:sqrt1|fsqrt_altfp_sqrt_iqc:fsqrt_altfp_sqrt_iqc_component|fsqrt_alt_sqrt_block_9kb:alt_sqrt_block2|lpm_add_sub:add_sub14|add_sub_9nd:auto_generated
dataa[0] => op_1.IN24
dataa[1] => op_1.IN22
dataa[2] => op_1.IN20
dataa[3] => op_1.IN18
dataa[4] => op_1.IN16
dataa[5] => op_1.IN14
dataa[6] => op_1.IN12
dataa[7] => op_1.IN10
dataa[8] => op_1.IN8
dataa[9] => op_1.IN6
dataa[10] => op_1.IN4
dataa[11] => op_1.IN2
dataa[12] => op_1.IN0
datab[0] => op_1.IN25
datab[1] => op_1.IN23
datab[2] => op_1.IN21
datab[3] => op_1.IN19
datab[4] => op_1.IN17
datab[5] => op_1.IN15
datab[6] => op_1.IN13
datab[7] => op_1.IN11
datab[8] => op_1.IN9
datab[9] => op_1.IN7
datab[10] => op_1.IN5
datab[11] => op_1.IN3
datab[12] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|ProCam|fsqrt:sqrt1|fsqrt_altfp_sqrt_iqc:fsqrt_altfp_sqrt_iqc_component|fsqrt_alt_sqrt_block_9kb:alt_sqrt_block2|lpm_add_sub:add_sub15
dataa[0] => add_sub_and:auto_generated.dataa[0]
dataa[1] => add_sub_and:auto_generated.dataa[1]
dataa[2] => add_sub_and:auto_generated.dataa[2]
dataa[3] => add_sub_and:auto_generated.dataa[3]
dataa[4] => add_sub_and:auto_generated.dataa[4]
dataa[5] => add_sub_and:auto_generated.dataa[5]
dataa[6] => add_sub_and:auto_generated.dataa[6]
dataa[7] => add_sub_and:auto_generated.dataa[7]
dataa[8] => add_sub_and:auto_generated.dataa[8]
dataa[9] => add_sub_and:auto_generated.dataa[9]
dataa[10] => add_sub_and:auto_generated.dataa[10]
dataa[11] => add_sub_and:auto_generated.dataa[11]
dataa[12] => add_sub_and:auto_generated.dataa[12]
dataa[13] => add_sub_and:auto_generated.dataa[13]
datab[0] => add_sub_and:auto_generated.datab[0]
datab[1] => add_sub_and:auto_generated.datab[1]
datab[2] => add_sub_and:auto_generated.datab[2]
datab[3] => add_sub_and:auto_generated.datab[3]
datab[4] => add_sub_and:auto_generated.datab[4]
datab[5] => add_sub_and:auto_generated.datab[5]
datab[6] => add_sub_and:auto_generated.datab[6]
datab[7] => add_sub_and:auto_generated.datab[7]
datab[8] => add_sub_and:auto_generated.datab[8]
datab[9] => add_sub_and:auto_generated.datab[9]
datab[10] => add_sub_and:auto_generated.datab[10]
datab[11] => add_sub_and:auto_generated.datab[11]
datab[12] => add_sub_and:auto_generated.datab[12]
datab[13] => add_sub_and:auto_generated.datab[13]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_and:auto_generated.result[0]
result[1] <= add_sub_and:auto_generated.result[1]
result[2] <= add_sub_and:auto_generated.result[2]
result[3] <= add_sub_and:auto_generated.result[3]
result[4] <= add_sub_and:auto_generated.result[4]
result[5] <= add_sub_and:auto_generated.result[5]
result[6] <= add_sub_and:auto_generated.result[6]
result[7] <= add_sub_and:auto_generated.result[7]
result[8] <= add_sub_and:auto_generated.result[8]
result[9] <= add_sub_and:auto_generated.result[9]
result[10] <= add_sub_and:auto_generated.result[10]
result[11] <= add_sub_and:auto_generated.result[11]
result[12] <= add_sub_and:auto_generated.result[12]
result[13] <= add_sub_and:auto_generated.result[13]
cout <= <GND>
overflow <= <GND>


|ProCam|fsqrt:sqrt1|fsqrt_altfp_sqrt_iqc:fsqrt_altfp_sqrt_iqc_component|fsqrt_alt_sqrt_block_9kb:alt_sqrt_block2|lpm_add_sub:add_sub15|add_sub_and:auto_generated
dataa[0] => op_1.IN26
dataa[1] => op_1.IN24
dataa[2] => op_1.IN22
dataa[3] => op_1.IN20
dataa[4] => op_1.IN18
dataa[5] => op_1.IN16
dataa[6] => op_1.IN14
dataa[7] => op_1.IN12
dataa[8] => op_1.IN10
dataa[9] => op_1.IN8
dataa[10] => op_1.IN6
dataa[11] => op_1.IN4
dataa[12] => op_1.IN2
dataa[13] => op_1.IN0
datab[0] => op_1.IN27
datab[1] => op_1.IN25
datab[2] => op_1.IN23
datab[3] => op_1.IN21
datab[4] => op_1.IN19
datab[5] => op_1.IN17
datab[6] => op_1.IN15
datab[7] => op_1.IN13
datab[8] => op_1.IN11
datab[9] => op_1.IN9
datab[10] => op_1.IN7
datab[11] => op_1.IN5
datab[12] => op_1.IN3
datab[13] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|ProCam|fsqrt:sqrt1|fsqrt_altfp_sqrt_iqc:fsqrt_altfp_sqrt_iqc_component|fsqrt_alt_sqrt_block_9kb:alt_sqrt_block2|lpm_add_sub:add_sub16
dataa[0] => add_sub_and:auto_generated.dataa[0]
dataa[1] => add_sub_and:auto_generated.dataa[1]
dataa[2] => add_sub_and:auto_generated.dataa[2]
dataa[3] => add_sub_and:auto_generated.dataa[3]
dataa[4] => add_sub_and:auto_generated.dataa[4]
dataa[5] => add_sub_and:auto_generated.dataa[5]
dataa[6] => add_sub_and:auto_generated.dataa[6]
dataa[7] => add_sub_and:auto_generated.dataa[7]
dataa[8] => add_sub_and:auto_generated.dataa[8]
dataa[9] => add_sub_and:auto_generated.dataa[9]
dataa[10] => add_sub_and:auto_generated.dataa[10]
dataa[11] => add_sub_and:auto_generated.dataa[11]
dataa[12] => add_sub_and:auto_generated.dataa[12]
dataa[13] => add_sub_and:auto_generated.dataa[13]
datab[0] => add_sub_and:auto_generated.datab[0]
datab[1] => add_sub_and:auto_generated.datab[1]
datab[2] => add_sub_and:auto_generated.datab[2]
datab[3] => add_sub_and:auto_generated.datab[3]
datab[4] => add_sub_and:auto_generated.datab[4]
datab[5] => add_sub_and:auto_generated.datab[5]
datab[6] => add_sub_and:auto_generated.datab[6]
datab[7] => add_sub_and:auto_generated.datab[7]
datab[8] => add_sub_and:auto_generated.datab[8]
datab[9] => add_sub_and:auto_generated.datab[9]
datab[10] => add_sub_and:auto_generated.datab[10]
datab[11] => add_sub_and:auto_generated.datab[11]
datab[12] => add_sub_and:auto_generated.datab[12]
datab[13] => add_sub_and:auto_generated.datab[13]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_and:auto_generated.result[0]
result[1] <= add_sub_and:auto_generated.result[1]
result[2] <= add_sub_and:auto_generated.result[2]
result[3] <= add_sub_and:auto_generated.result[3]
result[4] <= add_sub_and:auto_generated.result[4]
result[5] <= add_sub_and:auto_generated.result[5]
result[6] <= add_sub_and:auto_generated.result[6]
result[7] <= add_sub_and:auto_generated.result[7]
result[8] <= add_sub_and:auto_generated.result[8]
result[9] <= add_sub_and:auto_generated.result[9]
result[10] <= add_sub_and:auto_generated.result[10]
result[11] <= add_sub_and:auto_generated.result[11]
result[12] <= add_sub_and:auto_generated.result[12]
result[13] <= add_sub_and:auto_generated.result[13]
cout <= <GND>
overflow <= <GND>


|ProCam|fsqrt:sqrt1|fsqrt_altfp_sqrt_iqc:fsqrt_altfp_sqrt_iqc_component|fsqrt_alt_sqrt_block_9kb:alt_sqrt_block2|lpm_add_sub:add_sub16|add_sub_and:auto_generated
dataa[0] => op_1.IN26
dataa[1] => op_1.IN24
dataa[2] => op_1.IN22
dataa[3] => op_1.IN20
dataa[4] => op_1.IN18
dataa[5] => op_1.IN16
dataa[6] => op_1.IN14
dataa[7] => op_1.IN12
dataa[8] => op_1.IN10
dataa[9] => op_1.IN8
dataa[10] => op_1.IN6
dataa[11] => op_1.IN4
dataa[12] => op_1.IN2
dataa[13] => op_1.IN0
datab[0] => op_1.IN27
datab[1] => op_1.IN25
datab[2] => op_1.IN23
datab[3] => op_1.IN21
datab[4] => op_1.IN19
datab[5] => op_1.IN17
datab[6] => op_1.IN15
datab[7] => op_1.IN13
datab[8] => op_1.IN11
datab[9] => op_1.IN9
datab[10] => op_1.IN7
datab[11] => op_1.IN5
datab[12] => op_1.IN3
datab[13] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|ProCam|fsqrt:sqrt1|fsqrt_altfp_sqrt_iqc:fsqrt_altfp_sqrt_iqc_component|fsqrt_alt_sqrt_block_9kb:alt_sqrt_block2|lpm_add_sub:add_sub17
dataa[0] => add_sub_9nd:auto_generated.dataa[0]
dataa[1] => add_sub_9nd:auto_generated.dataa[1]
dataa[2] => add_sub_9nd:auto_generated.dataa[2]
dataa[3] => add_sub_9nd:auto_generated.dataa[3]
dataa[4] => add_sub_9nd:auto_generated.dataa[4]
dataa[5] => add_sub_9nd:auto_generated.dataa[5]
dataa[6] => add_sub_9nd:auto_generated.dataa[6]
dataa[7] => add_sub_9nd:auto_generated.dataa[7]
dataa[8] => add_sub_9nd:auto_generated.dataa[8]
dataa[9] => add_sub_9nd:auto_generated.dataa[9]
dataa[10] => add_sub_9nd:auto_generated.dataa[10]
dataa[11] => add_sub_9nd:auto_generated.dataa[11]
dataa[12] => add_sub_9nd:auto_generated.dataa[12]
datab[0] => add_sub_9nd:auto_generated.datab[0]
datab[1] => add_sub_9nd:auto_generated.datab[1]
datab[2] => add_sub_9nd:auto_generated.datab[2]
datab[3] => add_sub_9nd:auto_generated.datab[3]
datab[4] => add_sub_9nd:auto_generated.datab[4]
datab[5] => add_sub_9nd:auto_generated.datab[5]
datab[6] => add_sub_9nd:auto_generated.datab[6]
datab[7] => add_sub_9nd:auto_generated.datab[7]
datab[8] => add_sub_9nd:auto_generated.datab[8]
datab[9] => add_sub_9nd:auto_generated.datab[9]
datab[10] => add_sub_9nd:auto_generated.datab[10]
datab[11] => add_sub_9nd:auto_generated.datab[11]
datab[12] => add_sub_9nd:auto_generated.datab[12]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_9nd:auto_generated.result[0]
result[1] <= add_sub_9nd:auto_generated.result[1]
result[2] <= add_sub_9nd:auto_generated.result[2]
result[3] <= add_sub_9nd:auto_generated.result[3]
result[4] <= add_sub_9nd:auto_generated.result[4]
result[5] <= add_sub_9nd:auto_generated.result[5]
result[6] <= add_sub_9nd:auto_generated.result[6]
result[7] <= add_sub_9nd:auto_generated.result[7]
result[8] <= add_sub_9nd:auto_generated.result[8]
result[9] <= add_sub_9nd:auto_generated.result[9]
result[10] <= add_sub_9nd:auto_generated.result[10]
result[11] <= add_sub_9nd:auto_generated.result[11]
result[12] <= add_sub_9nd:auto_generated.result[12]
cout <= <GND>
overflow <= <GND>


|ProCam|fsqrt:sqrt1|fsqrt_altfp_sqrt_iqc:fsqrt_altfp_sqrt_iqc_component|fsqrt_alt_sqrt_block_9kb:alt_sqrt_block2|lpm_add_sub:add_sub17|add_sub_9nd:auto_generated
dataa[0] => op_1.IN24
dataa[1] => op_1.IN22
dataa[2] => op_1.IN20
dataa[3] => op_1.IN18
dataa[4] => op_1.IN16
dataa[5] => op_1.IN14
dataa[6] => op_1.IN12
dataa[7] => op_1.IN10
dataa[8] => op_1.IN8
dataa[9] => op_1.IN6
dataa[10] => op_1.IN4
dataa[11] => op_1.IN2
dataa[12] => op_1.IN0
datab[0] => op_1.IN25
datab[1] => op_1.IN23
datab[2] => op_1.IN21
datab[3] => op_1.IN19
datab[4] => op_1.IN17
datab[5] => op_1.IN15
datab[6] => op_1.IN13
datab[7] => op_1.IN11
datab[8] => op_1.IN9
datab[9] => op_1.IN7
datab[10] => op_1.IN5
datab[11] => op_1.IN3
datab[12] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|ProCam|fsqrt:sqrt1|fsqrt_altfp_sqrt_iqc:fsqrt_altfp_sqrt_iqc_component|fsqrt_alt_sqrt_block_9kb:alt_sqrt_block2|lpm_add_sub:add_sub18
dataa[0] => add_sub_and:auto_generated.dataa[0]
dataa[1] => add_sub_and:auto_generated.dataa[1]
dataa[2] => add_sub_and:auto_generated.dataa[2]
dataa[3] => add_sub_and:auto_generated.dataa[3]
dataa[4] => add_sub_and:auto_generated.dataa[4]
dataa[5] => add_sub_and:auto_generated.dataa[5]
dataa[6] => add_sub_and:auto_generated.dataa[6]
dataa[7] => add_sub_and:auto_generated.dataa[7]
dataa[8] => add_sub_and:auto_generated.dataa[8]
dataa[9] => add_sub_and:auto_generated.dataa[9]
dataa[10] => add_sub_and:auto_generated.dataa[10]
dataa[11] => add_sub_and:auto_generated.dataa[11]
dataa[12] => add_sub_and:auto_generated.dataa[12]
dataa[13] => add_sub_and:auto_generated.dataa[13]
datab[0] => add_sub_and:auto_generated.datab[0]
datab[1] => add_sub_and:auto_generated.datab[1]
datab[2] => add_sub_and:auto_generated.datab[2]
datab[3] => add_sub_and:auto_generated.datab[3]
datab[4] => add_sub_and:auto_generated.datab[4]
datab[5] => add_sub_and:auto_generated.datab[5]
datab[6] => add_sub_and:auto_generated.datab[6]
datab[7] => add_sub_and:auto_generated.datab[7]
datab[8] => add_sub_and:auto_generated.datab[8]
datab[9] => add_sub_and:auto_generated.datab[9]
datab[10] => add_sub_and:auto_generated.datab[10]
datab[11] => add_sub_and:auto_generated.datab[11]
datab[12] => add_sub_and:auto_generated.datab[12]
datab[13] => add_sub_and:auto_generated.datab[13]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_and:auto_generated.result[0]
result[1] <= add_sub_and:auto_generated.result[1]
result[2] <= add_sub_and:auto_generated.result[2]
result[3] <= add_sub_and:auto_generated.result[3]
result[4] <= add_sub_and:auto_generated.result[4]
result[5] <= add_sub_and:auto_generated.result[5]
result[6] <= add_sub_and:auto_generated.result[6]
result[7] <= add_sub_and:auto_generated.result[7]
result[8] <= add_sub_and:auto_generated.result[8]
result[9] <= add_sub_and:auto_generated.result[9]
result[10] <= add_sub_and:auto_generated.result[10]
result[11] <= add_sub_and:auto_generated.result[11]
result[12] <= add_sub_and:auto_generated.result[12]
result[13] <= add_sub_and:auto_generated.result[13]
cout <= <GND>
overflow <= <GND>


|ProCam|fsqrt:sqrt1|fsqrt_altfp_sqrt_iqc:fsqrt_altfp_sqrt_iqc_component|fsqrt_alt_sqrt_block_9kb:alt_sqrt_block2|lpm_add_sub:add_sub18|add_sub_and:auto_generated
dataa[0] => op_1.IN26
dataa[1] => op_1.IN24
dataa[2] => op_1.IN22
dataa[3] => op_1.IN20
dataa[4] => op_1.IN18
dataa[5] => op_1.IN16
dataa[6] => op_1.IN14
dataa[7] => op_1.IN12
dataa[8] => op_1.IN10
dataa[9] => op_1.IN8
dataa[10] => op_1.IN6
dataa[11] => op_1.IN4
dataa[12] => op_1.IN2
dataa[13] => op_1.IN0
datab[0] => op_1.IN27
datab[1] => op_1.IN25
datab[2] => op_1.IN23
datab[3] => op_1.IN21
datab[4] => op_1.IN19
datab[5] => op_1.IN17
datab[6] => op_1.IN15
datab[7] => op_1.IN13
datab[8] => op_1.IN11
datab[9] => op_1.IN9
datab[10] => op_1.IN7
datab[11] => op_1.IN5
datab[12] => op_1.IN3
datab[13] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|ProCam|fsqrt:sqrt1|fsqrt_altfp_sqrt_iqc:fsqrt_altfp_sqrt_iqc_component|fsqrt_alt_sqrt_block_9kb:alt_sqrt_block2|lpm_add_sub:add_sub19
dataa[0] => add_sub_bnd:auto_generated.dataa[0]
dataa[1] => add_sub_bnd:auto_generated.dataa[1]
dataa[2] => add_sub_bnd:auto_generated.dataa[2]
dataa[3] => add_sub_bnd:auto_generated.dataa[3]
dataa[4] => add_sub_bnd:auto_generated.dataa[4]
dataa[5] => add_sub_bnd:auto_generated.dataa[5]
dataa[6] => add_sub_bnd:auto_generated.dataa[6]
dataa[7] => add_sub_bnd:auto_generated.dataa[7]
dataa[8] => add_sub_bnd:auto_generated.dataa[8]
dataa[9] => add_sub_bnd:auto_generated.dataa[9]
dataa[10] => add_sub_bnd:auto_generated.dataa[10]
dataa[11] => add_sub_bnd:auto_generated.dataa[11]
dataa[12] => add_sub_bnd:auto_generated.dataa[12]
dataa[13] => add_sub_bnd:auto_generated.dataa[13]
dataa[14] => add_sub_bnd:auto_generated.dataa[14]
datab[0] => add_sub_bnd:auto_generated.datab[0]
datab[1] => add_sub_bnd:auto_generated.datab[1]
datab[2] => add_sub_bnd:auto_generated.datab[2]
datab[3] => add_sub_bnd:auto_generated.datab[3]
datab[4] => add_sub_bnd:auto_generated.datab[4]
datab[5] => add_sub_bnd:auto_generated.datab[5]
datab[6] => add_sub_bnd:auto_generated.datab[6]
datab[7] => add_sub_bnd:auto_generated.datab[7]
datab[8] => add_sub_bnd:auto_generated.datab[8]
datab[9] => add_sub_bnd:auto_generated.datab[9]
datab[10] => add_sub_bnd:auto_generated.datab[10]
datab[11] => add_sub_bnd:auto_generated.datab[11]
datab[12] => add_sub_bnd:auto_generated.datab[12]
datab[13] => add_sub_bnd:auto_generated.datab[13]
datab[14] => add_sub_bnd:auto_generated.datab[14]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_bnd:auto_generated.result[0]
result[1] <= add_sub_bnd:auto_generated.result[1]
result[2] <= add_sub_bnd:auto_generated.result[2]
result[3] <= add_sub_bnd:auto_generated.result[3]
result[4] <= add_sub_bnd:auto_generated.result[4]
result[5] <= add_sub_bnd:auto_generated.result[5]
result[6] <= add_sub_bnd:auto_generated.result[6]
result[7] <= add_sub_bnd:auto_generated.result[7]
result[8] <= add_sub_bnd:auto_generated.result[8]
result[9] <= add_sub_bnd:auto_generated.result[9]
result[10] <= add_sub_bnd:auto_generated.result[10]
result[11] <= add_sub_bnd:auto_generated.result[11]
result[12] <= add_sub_bnd:auto_generated.result[12]
result[13] <= add_sub_bnd:auto_generated.result[13]
result[14] <= add_sub_bnd:auto_generated.result[14]
cout <= <GND>
overflow <= <GND>


|ProCam|fsqrt:sqrt1|fsqrt_altfp_sqrt_iqc:fsqrt_altfp_sqrt_iqc_component|fsqrt_alt_sqrt_block_9kb:alt_sqrt_block2|lpm_add_sub:add_sub19|add_sub_bnd:auto_generated
dataa[0] => op_1.IN28
dataa[1] => op_1.IN26
dataa[2] => op_1.IN24
dataa[3] => op_1.IN22
dataa[4] => op_1.IN20
dataa[5] => op_1.IN18
dataa[6] => op_1.IN16
dataa[7] => op_1.IN14
dataa[8] => op_1.IN12
dataa[9] => op_1.IN10
dataa[10] => op_1.IN8
dataa[11] => op_1.IN6
dataa[12] => op_1.IN4
dataa[13] => op_1.IN2
dataa[14] => op_1.IN0
datab[0] => op_1.IN29
datab[1] => op_1.IN27
datab[2] => op_1.IN25
datab[3] => op_1.IN23
datab[4] => op_1.IN21
datab[5] => op_1.IN19
datab[6] => op_1.IN17
datab[7] => op_1.IN15
datab[8] => op_1.IN13
datab[9] => op_1.IN11
datab[10] => op_1.IN9
datab[11] => op_1.IN7
datab[12] => op_1.IN5
datab[13] => op_1.IN3
datab[14] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|ProCam|fsqrt:sqrt1|fsqrt_altfp_sqrt_iqc:fsqrt_altfp_sqrt_iqc_component|fsqrt_alt_sqrt_block_9kb:alt_sqrt_block2|lpm_add_sub:add_sub20
dataa[0] => add_sub_cnd:auto_generated.dataa[0]
dataa[1] => add_sub_cnd:auto_generated.dataa[1]
dataa[2] => add_sub_cnd:auto_generated.dataa[2]
dataa[3] => add_sub_cnd:auto_generated.dataa[3]
dataa[4] => add_sub_cnd:auto_generated.dataa[4]
dataa[5] => add_sub_cnd:auto_generated.dataa[5]
dataa[6] => add_sub_cnd:auto_generated.dataa[6]
dataa[7] => add_sub_cnd:auto_generated.dataa[7]
dataa[8] => add_sub_cnd:auto_generated.dataa[8]
dataa[9] => add_sub_cnd:auto_generated.dataa[9]
dataa[10] => add_sub_cnd:auto_generated.dataa[10]
dataa[11] => add_sub_cnd:auto_generated.dataa[11]
dataa[12] => add_sub_cnd:auto_generated.dataa[12]
dataa[13] => add_sub_cnd:auto_generated.dataa[13]
dataa[14] => add_sub_cnd:auto_generated.dataa[14]
dataa[15] => add_sub_cnd:auto_generated.dataa[15]
datab[0] => add_sub_cnd:auto_generated.datab[0]
datab[1] => add_sub_cnd:auto_generated.datab[1]
datab[2] => add_sub_cnd:auto_generated.datab[2]
datab[3] => add_sub_cnd:auto_generated.datab[3]
datab[4] => add_sub_cnd:auto_generated.datab[4]
datab[5] => add_sub_cnd:auto_generated.datab[5]
datab[6] => add_sub_cnd:auto_generated.datab[6]
datab[7] => add_sub_cnd:auto_generated.datab[7]
datab[8] => add_sub_cnd:auto_generated.datab[8]
datab[9] => add_sub_cnd:auto_generated.datab[9]
datab[10] => add_sub_cnd:auto_generated.datab[10]
datab[11] => add_sub_cnd:auto_generated.datab[11]
datab[12] => add_sub_cnd:auto_generated.datab[12]
datab[13] => add_sub_cnd:auto_generated.datab[13]
datab[14] => add_sub_cnd:auto_generated.datab[14]
datab[15] => add_sub_cnd:auto_generated.datab[15]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_cnd:auto_generated.result[0]
result[1] <= add_sub_cnd:auto_generated.result[1]
result[2] <= add_sub_cnd:auto_generated.result[2]
result[3] <= add_sub_cnd:auto_generated.result[3]
result[4] <= add_sub_cnd:auto_generated.result[4]
result[5] <= add_sub_cnd:auto_generated.result[5]
result[6] <= add_sub_cnd:auto_generated.result[6]
result[7] <= add_sub_cnd:auto_generated.result[7]
result[8] <= add_sub_cnd:auto_generated.result[8]
result[9] <= add_sub_cnd:auto_generated.result[9]
result[10] <= add_sub_cnd:auto_generated.result[10]
result[11] <= add_sub_cnd:auto_generated.result[11]
result[12] <= add_sub_cnd:auto_generated.result[12]
result[13] <= add_sub_cnd:auto_generated.result[13]
result[14] <= add_sub_cnd:auto_generated.result[14]
result[15] <= add_sub_cnd:auto_generated.result[15]
cout <= <GND>
overflow <= <GND>


|ProCam|fsqrt:sqrt1|fsqrt_altfp_sqrt_iqc:fsqrt_altfp_sqrt_iqc_component|fsqrt_alt_sqrt_block_9kb:alt_sqrt_block2|lpm_add_sub:add_sub20|add_sub_cnd:auto_generated
dataa[0] => op_1.IN30
dataa[1] => op_1.IN28
dataa[2] => op_1.IN26
dataa[3] => op_1.IN24
dataa[4] => op_1.IN22
dataa[5] => op_1.IN20
dataa[6] => op_1.IN18
dataa[7] => op_1.IN16
dataa[8] => op_1.IN14
dataa[9] => op_1.IN12
dataa[10] => op_1.IN10
dataa[11] => op_1.IN8
dataa[12] => op_1.IN6
dataa[13] => op_1.IN4
dataa[14] => op_1.IN2
dataa[15] => op_1.IN0
datab[0] => op_1.IN31
datab[1] => op_1.IN29
datab[2] => op_1.IN27
datab[3] => op_1.IN25
datab[4] => op_1.IN23
datab[5] => op_1.IN21
datab[6] => op_1.IN19
datab[7] => op_1.IN17
datab[8] => op_1.IN15
datab[9] => op_1.IN13
datab[10] => op_1.IN11
datab[11] => op_1.IN9
datab[12] => op_1.IN7
datab[13] => op_1.IN5
datab[14] => op_1.IN3
datab[15] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|ProCam|fsqrt:sqrt1|fsqrt_altfp_sqrt_iqc:fsqrt_altfp_sqrt_iqc_component|fsqrt_alt_sqrt_block_9kb:alt_sqrt_block2|lpm_add_sub:add_sub21
dataa[0] => add_sub_dnd:auto_generated.dataa[0]
dataa[1] => add_sub_dnd:auto_generated.dataa[1]
dataa[2] => add_sub_dnd:auto_generated.dataa[2]
dataa[3] => add_sub_dnd:auto_generated.dataa[3]
dataa[4] => add_sub_dnd:auto_generated.dataa[4]
dataa[5] => add_sub_dnd:auto_generated.dataa[5]
dataa[6] => add_sub_dnd:auto_generated.dataa[6]
dataa[7] => add_sub_dnd:auto_generated.dataa[7]
dataa[8] => add_sub_dnd:auto_generated.dataa[8]
dataa[9] => add_sub_dnd:auto_generated.dataa[9]
dataa[10] => add_sub_dnd:auto_generated.dataa[10]
dataa[11] => add_sub_dnd:auto_generated.dataa[11]
dataa[12] => add_sub_dnd:auto_generated.dataa[12]
dataa[13] => add_sub_dnd:auto_generated.dataa[13]
dataa[14] => add_sub_dnd:auto_generated.dataa[14]
dataa[15] => add_sub_dnd:auto_generated.dataa[15]
dataa[16] => add_sub_dnd:auto_generated.dataa[16]
datab[0] => add_sub_dnd:auto_generated.datab[0]
datab[1] => add_sub_dnd:auto_generated.datab[1]
datab[2] => add_sub_dnd:auto_generated.datab[2]
datab[3] => add_sub_dnd:auto_generated.datab[3]
datab[4] => add_sub_dnd:auto_generated.datab[4]
datab[5] => add_sub_dnd:auto_generated.datab[5]
datab[6] => add_sub_dnd:auto_generated.datab[6]
datab[7] => add_sub_dnd:auto_generated.datab[7]
datab[8] => add_sub_dnd:auto_generated.datab[8]
datab[9] => add_sub_dnd:auto_generated.datab[9]
datab[10] => add_sub_dnd:auto_generated.datab[10]
datab[11] => add_sub_dnd:auto_generated.datab[11]
datab[12] => add_sub_dnd:auto_generated.datab[12]
datab[13] => add_sub_dnd:auto_generated.datab[13]
datab[14] => add_sub_dnd:auto_generated.datab[14]
datab[15] => add_sub_dnd:auto_generated.datab[15]
datab[16] => add_sub_dnd:auto_generated.datab[16]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_dnd:auto_generated.result[0]
result[1] <= add_sub_dnd:auto_generated.result[1]
result[2] <= add_sub_dnd:auto_generated.result[2]
result[3] <= add_sub_dnd:auto_generated.result[3]
result[4] <= add_sub_dnd:auto_generated.result[4]
result[5] <= add_sub_dnd:auto_generated.result[5]
result[6] <= add_sub_dnd:auto_generated.result[6]
result[7] <= add_sub_dnd:auto_generated.result[7]
result[8] <= add_sub_dnd:auto_generated.result[8]
result[9] <= add_sub_dnd:auto_generated.result[9]
result[10] <= add_sub_dnd:auto_generated.result[10]
result[11] <= add_sub_dnd:auto_generated.result[11]
result[12] <= add_sub_dnd:auto_generated.result[12]
result[13] <= add_sub_dnd:auto_generated.result[13]
result[14] <= add_sub_dnd:auto_generated.result[14]
result[15] <= add_sub_dnd:auto_generated.result[15]
result[16] <= add_sub_dnd:auto_generated.result[16]
cout <= <GND>
overflow <= <GND>


|ProCam|fsqrt:sqrt1|fsqrt_altfp_sqrt_iqc:fsqrt_altfp_sqrt_iqc_component|fsqrt_alt_sqrt_block_9kb:alt_sqrt_block2|lpm_add_sub:add_sub21|add_sub_dnd:auto_generated
dataa[0] => op_1.IN32
dataa[1] => op_1.IN30
dataa[2] => op_1.IN28
dataa[3] => op_1.IN26
dataa[4] => op_1.IN24
dataa[5] => op_1.IN22
dataa[6] => op_1.IN20
dataa[7] => op_1.IN18
dataa[8] => op_1.IN16
dataa[9] => op_1.IN14
dataa[10] => op_1.IN12
dataa[11] => op_1.IN10
dataa[12] => op_1.IN8
dataa[13] => op_1.IN6
dataa[14] => op_1.IN4
dataa[15] => op_1.IN2
dataa[16] => op_1.IN0
datab[0] => op_1.IN33
datab[1] => op_1.IN31
datab[2] => op_1.IN29
datab[3] => op_1.IN27
datab[4] => op_1.IN25
datab[5] => op_1.IN23
datab[6] => op_1.IN21
datab[7] => op_1.IN19
datab[8] => op_1.IN17
datab[9] => op_1.IN15
datab[10] => op_1.IN13
datab[11] => op_1.IN11
datab[12] => op_1.IN9
datab[13] => op_1.IN7
datab[14] => op_1.IN5
datab[15] => op_1.IN3
datab[16] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|ProCam|fsqrt:sqrt1|fsqrt_altfp_sqrt_iqc:fsqrt_altfp_sqrt_iqc_component|fsqrt_alt_sqrt_block_9kb:alt_sqrt_block2|lpm_add_sub:add_sub22
dataa[0] => add_sub_end:auto_generated.dataa[0]
dataa[1] => add_sub_end:auto_generated.dataa[1]
dataa[2] => add_sub_end:auto_generated.dataa[2]
dataa[3] => add_sub_end:auto_generated.dataa[3]
dataa[4] => add_sub_end:auto_generated.dataa[4]
dataa[5] => add_sub_end:auto_generated.dataa[5]
dataa[6] => add_sub_end:auto_generated.dataa[6]
dataa[7] => add_sub_end:auto_generated.dataa[7]
dataa[8] => add_sub_end:auto_generated.dataa[8]
dataa[9] => add_sub_end:auto_generated.dataa[9]
dataa[10] => add_sub_end:auto_generated.dataa[10]
dataa[11] => add_sub_end:auto_generated.dataa[11]
dataa[12] => add_sub_end:auto_generated.dataa[12]
dataa[13] => add_sub_end:auto_generated.dataa[13]
dataa[14] => add_sub_end:auto_generated.dataa[14]
dataa[15] => add_sub_end:auto_generated.dataa[15]
dataa[16] => add_sub_end:auto_generated.dataa[16]
dataa[17] => add_sub_end:auto_generated.dataa[17]
datab[0] => add_sub_end:auto_generated.datab[0]
datab[1] => add_sub_end:auto_generated.datab[1]
datab[2] => add_sub_end:auto_generated.datab[2]
datab[3] => add_sub_end:auto_generated.datab[3]
datab[4] => add_sub_end:auto_generated.datab[4]
datab[5] => add_sub_end:auto_generated.datab[5]
datab[6] => add_sub_end:auto_generated.datab[6]
datab[7] => add_sub_end:auto_generated.datab[7]
datab[8] => add_sub_end:auto_generated.datab[8]
datab[9] => add_sub_end:auto_generated.datab[9]
datab[10] => add_sub_end:auto_generated.datab[10]
datab[11] => add_sub_end:auto_generated.datab[11]
datab[12] => add_sub_end:auto_generated.datab[12]
datab[13] => add_sub_end:auto_generated.datab[13]
datab[14] => add_sub_end:auto_generated.datab[14]
datab[15] => add_sub_end:auto_generated.datab[15]
datab[16] => add_sub_end:auto_generated.datab[16]
datab[17] => add_sub_end:auto_generated.datab[17]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_end:auto_generated.result[0]
result[1] <= add_sub_end:auto_generated.result[1]
result[2] <= add_sub_end:auto_generated.result[2]
result[3] <= add_sub_end:auto_generated.result[3]
result[4] <= add_sub_end:auto_generated.result[4]
result[5] <= add_sub_end:auto_generated.result[5]
result[6] <= add_sub_end:auto_generated.result[6]
result[7] <= add_sub_end:auto_generated.result[7]
result[8] <= add_sub_end:auto_generated.result[8]
result[9] <= add_sub_end:auto_generated.result[9]
result[10] <= add_sub_end:auto_generated.result[10]
result[11] <= add_sub_end:auto_generated.result[11]
result[12] <= add_sub_end:auto_generated.result[12]
result[13] <= add_sub_end:auto_generated.result[13]
result[14] <= add_sub_end:auto_generated.result[14]
result[15] <= add_sub_end:auto_generated.result[15]
result[16] <= add_sub_end:auto_generated.result[16]
result[17] <= add_sub_end:auto_generated.result[17]
cout <= <GND>
overflow <= <GND>


|ProCam|fsqrt:sqrt1|fsqrt_altfp_sqrt_iqc:fsqrt_altfp_sqrt_iqc_component|fsqrt_alt_sqrt_block_9kb:alt_sqrt_block2|lpm_add_sub:add_sub22|add_sub_end:auto_generated
dataa[0] => op_1.IN34
dataa[1] => op_1.IN32
dataa[2] => op_1.IN30
dataa[3] => op_1.IN28
dataa[4] => op_1.IN26
dataa[5] => op_1.IN24
dataa[6] => op_1.IN22
dataa[7] => op_1.IN20
dataa[8] => op_1.IN18
dataa[9] => op_1.IN16
dataa[10] => op_1.IN14
dataa[11] => op_1.IN12
dataa[12] => op_1.IN10
dataa[13] => op_1.IN8
dataa[14] => op_1.IN6
dataa[15] => op_1.IN4
dataa[16] => op_1.IN2
dataa[17] => op_1.IN0
datab[0] => op_1.IN35
datab[1] => op_1.IN33
datab[2] => op_1.IN31
datab[3] => op_1.IN29
datab[4] => op_1.IN27
datab[5] => op_1.IN25
datab[6] => op_1.IN23
datab[7] => op_1.IN21
datab[8] => op_1.IN19
datab[9] => op_1.IN17
datab[10] => op_1.IN15
datab[11] => op_1.IN13
datab[12] => op_1.IN11
datab[13] => op_1.IN9
datab[14] => op_1.IN7
datab[15] => op_1.IN5
datab[16] => op_1.IN3
datab[17] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|ProCam|fsqrt:sqrt1|fsqrt_altfp_sqrt_iqc:fsqrt_altfp_sqrt_iqc_component|fsqrt_alt_sqrt_block_9kb:alt_sqrt_block2|lpm_add_sub:add_sub23
dataa[0] => add_sub_fnd:auto_generated.dataa[0]
dataa[1] => add_sub_fnd:auto_generated.dataa[1]
dataa[2] => add_sub_fnd:auto_generated.dataa[2]
dataa[3] => add_sub_fnd:auto_generated.dataa[3]
dataa[4] => add_sub_fnd:auto_generated.dataa[4]
dataa[5] => add_sub_fnd:auto_generated.dataa[5]
dataa[6] => add_sub_fnd:auto_generated.dataa[6]
dataa[7] => add_sub_fnd:auto_generated.dataa[7]
dataa[8] => add_sub_fnd:auto_generated.dataa[8]
dataa[9] => add_sub_fnd:auto_generated.dataa[9]
dataa[10] => add_sub_fnd:auto_generated.dataa[10]
dataa[11] => add_sub_fnd:auto_generated.dataa[11]
dataa[12] => add_sub_fnd:auto_generated.dataa[12]
dataa[13] => add_sub_fnd:auto_generated.dataa[13]
dataa[14] => add_sub_fnd:auto_generated.dataa[14]
dataa[15] => add_sub_fnd:auto_generated.dataa[15]
dataa[16] => add_sub_fnd:auto_generated.dataa[16]
dataa[17] => add_sub_fnd:auto_generated.dataa[17]
dataa[18] => add_sub_fnd:auto_generated.dataa[18]
datab[0] => add_sub_fnd:auto_generated.datab[0]
datab[1] => add_sub_fnd:auto_generated.datab[1]
datab[2] => add_sub_fnd:auto_generated.datab[2]
datab[3] => add_sub_fnd:auto_generated.datab[3]
datab[4] => add_sub_fnd:auto_generated.datab[4]
datab[5] => add_sub_fnd:auto_generated.datab[5]
datab[6] => add_sub_fnd:auto_generated.datab[6]
datab[7] => add_sub_fnd:auto_generated.datab[7]
datab[8] => add_sub_fnd:auto_generated.datab[8]
datab[9] => add_sub_fnd:auto_generated.datab[9]
datab[10] => add_sub_fnd:auto_generated.datab[10]
datab[11] => add_sub_fnd:auto_generated.datab[11]
datab[12] => add_sub_fnd:auto_generated.datab[12]
datab[13] => add_sub_fnd:auto_generated.datab[13]
datab[14] => add_sub_fnd:auto_generated.datab[14]
datab[15] => add_sub_fnd:auto_generated.datab[15]
datab[16] => add_sub_fnd:auto_generated.datab[16]
datab[17] => add_sub_fnd:auto_generated.datab[17]
datab[18] => add_sub_fnd:auto_generated.datab[18]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_fnd:auto_generated.result[0]
result[1] <= add_sub_fnd:auto_generated.result[1]
result[2] <= add_sub_fnd:auto_generated.result[2]
result[3] <= add_sub_fnd:auto_generated.result[3]
result[4] <= add_sub_fnd:auto_generated.result[4]
result[5] <= add_sub_fnd:auto_generated.result[5]
result[6] <= add_sub_fnd:auto_generated.result[6]
result[7] <= add_sub_fnd:auto_generated.result[7]
result[8] <= add_sub_fnd:auto_generated.result[8]
result[9] <= add_sub_fnd:auto_generated.result[9]
result[10] <= add_sub_fnd:auto_generated.result[10]
result[11] <= add_sub_fnd:auto_generated.result[11]
result[12] <= add_sub_fnd:auto_generated.result[12]
result[13] <= add_sub_fnd:auto_generated.result[13]
result[14] <= add_sub_fnd:auto_generated.result[14]
result[15] <= add_sub_fnd:auto_generated.result[15]
result[16] <= add_sub_fnd:auto_generated.result[16]
result[17] <= add_sub_fnd:auto_generated.result[17]
result[18] <= add_sub_fnd:auto_generated.result[18]
cout <= <GND>
overflow <= <GND>


|ProCam|fsqrt:sqrt1|fsqrt_altfp_sqrt_iqc:fsqrt_altfp_sqrt_iqc_component|fsqrt_alt_sqrt_block_9kb:alt_sqrt_block2|lpm_add_sub:add_sub23|add_sub_fnd:auto_generated
dataa[0] => op_1.IN36
dataa[1] => op_1.IN34
dataa[2] => op_1.IN32
dataa[3] => op_1.IN30
dataa[4] => op_1.IN28
dataa[5] => op_1.IN26
dataa[6] => op_1.IN24
dataa[7] => op_1.IN22
dataa[8] => op_1.IN20
dataa[9] => op_1.IN18
dataa[10] => op_1.IN16
dataa[11] => op_1.IN14
dataa[12] => op_1.IN12
dataa[13] => op_1.IN10
dataa[14] => op_1.IN8
dataa[15] => op_1.IN6
dataa[16] => op_1.IN4
dataa[17] => op_1.IN2
dataa[18] => op_1.IN0
datab[0] => op_1.IN37
datab[1] => op_1.IN35
datab[2] => op_1.IN33
datab[3] => op_1.IN31
datab[4] => op_1.IN29
datab[5] => op_1.IN27
datab[6] => op_1.IN25
datab[7] => op_1.IN23
datab[8] => op_1.IN21
datab[9] => op_1.IN19
datab[10] => op_1.IN17
datab[11] => op_1.IN15
datab[12] => op_1.IN13
datab[13] => op_1.IN11
datab[14] => op_1.IN9
datab[15] => op_1.IN7
datab[16] => op_1.IN5
datab[17] => op_1.IN3
datab[18] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|ProCam|fsqrt:sqrt1|fsqrt_altfp_sqrt_iqc:fsqrt_altfp_sqrt_iqc_component|fsqrt_alt_sqrt_block_9kb:alt_sqrt_block2|lpm_add_sub:add_sub24
dataa[0] => add_sub_gnd:auto_generated.dataa[0]
dataa[1] => add_sub_gnd:auto_generated.dataa[1]
dataa[2] => add_sub_gnd:auto_generated.dataa[2]
dataa[3] => add_sub_gnd:auto_generated.dataa[3]
dataa[4] => add_sub_gnd:auto_generated.dataa[4]
dataa[5] => add_sub_gnd:auto_generated.dataa[5]
dataa[6] => add_sub_gnd:auto_generated.dataa[6]
dataa[7] => add_sub_gnd:auto_generated.dataa[7]
dataa[8] => add_sub_gnd:auto_generated.dataa[8]
dataa[9] => add_sub_gnd:auto_generated.dataa[9]
dataa[10] => add_sub_gnd:auto_generated.dataa[10]
dataa[11] => add_sub_gnd:auto_generated.dataa[11]
dataa[12] => add_sub_gnd:auto_generated.dataa[12]
dataa[13] => add_sub_gnd:auto_generated.dataa[13]
dataa[14] => add_sub_gnd:auto_generated.dataa[14]
dataa[15] => add_sub_gnd:auto_generated.dataa[15]
dataa[16] => add_sub_gnd:auto_generated.dataa[16]
dataa[17] => add_sub_gnd:auto_generated.dataa[17]
dataa[18] => add_sub_gnd:auto_generated.dataa[18]
dataa[19] => add_sub_gnd:auto_generated.dataa[19]
datab[0] => add_sub_gnd:auto_generated.datab[0]
datab[1] => add_sub_gnd:auto_generated.datab[1]
datab[2] => add_sub_gnd:auto_generated.datab[2]
datab[3] => add_sub_gnd:auto_generated.datab[3]
datab[4] => add_sub_gnd:auto_generated.datab[4]
datab[5] => add_sub_gnd:auto_generated.datab[5]
datab[6] => add_sub_gnd:auto_generated.datab[6]
datab[7] => add_sub_gnd:auto_generated.datab[7]
datab[8] => add_sub_gnd:auto_generated.datab[8]
datab[9] => add_sub_gnd:auto_generated.datab[9]
datab[10] => add_sub_gnd:auto_generated.datab[10]
datab[11] => add_sub_gnd:auto_generated.datab[11]
datab[12] => add_sub_gnd:auto_generated.datab[12]
datab[13] => add_sub_gnd:auto_generated.datab[13]
datab[14] => add_sub_gnd:auto_generated.datab[14]
datab[15] => add_sub_gnd:auto_generated.datab[15]
datab[16] => add_sub_gnd:auto_generated.datab[16]
datab[17] => add_sub_gnd:auto_generated.datab[17]
datab[18] => add_sub_gnd:auto_generated.datab[18]
datab[19] => add_sub_gnd:auto_generated.datab[19]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_gnd:auto_generated.result[0]
result[1] <= add_sub_gnd:auto_generated.result[1]
result[2] <= add_sub_gnd:auto_generated.result[2]
result[3] <= add_sub_gnd:auto_generated.result[3]
result[4] <= add_sub_gnd:auto_generated.result[4]
result[5] <= add_sub_gnd:auto_generated.result[5]
result[6] <= add_sub_gnd:auto_generated.result[6]
result[7] <= add_sub_gnd:auto_generated.result[7]
result[8] <= add_sub_gnd:auto_generated.result[8]
result[9] <= add_sub_gnd:auto_generated.result[9]
result[10] <= add_sub_gnd:auto_generated.result[10]
result[11] <= add_sub_gnd:auto_generated.result[11]
result[12] <= add_sub_gnd:auto_generated.result[12]
result[13] <= add_sub_gnd:auto_generated.result[13]
result[14] <= add_sub_gnd:auto_generated.result[14]
result[15] <= add_sub_gnd:auto_generated.result[15]
result[16] <= add_sub_gnd:auto_generated.result[16]
result[17] <= add_sub_gnd:auto_generated.result[17]
result[18] <= add_sub_gnd:auto_generated.result[18]
result[19] <= add_sub_gnd:auto_generated.result[19]
cout <= <GND>
overflow <= <GND>


|ProCam|fsqrt:sqrt1|fsqrt_altfp_sqrt_iqc:fsqrt_altfp_sqrt_iqc_component|fsqrt_alt_sqrt_block_9kb:alt_sqrt_block2|lpm_add_sub:add_sub24|add_sub_gnd:auto_generated
dataa[0] => op_1.IN38
dataa[1] => op_1.IN36
dataa[2] => op_1.IN34
dataa[3] => op_1.IN32
dataa[4] => op_1.IN30
dataa[5] => op_1.IN28
dataa[6] => op_1.IN26
dataa[7] => op_1.IN24
dataa[8] => op_1.IN22
dataa[9] => op_1.IN20
dataa[10] => op_1.IN18
dataa[11] => op_1.IN16
dataa[12] => op_1.IN14
dataa[13] => op_1.IN12
dataa[14] => op_1.IN10
dataa[15] => op_1.IN8
dataa[16] => op_1.IN6
dataa[17] => op_1.IN4
dataa[18] => op_1.IN2
dataa[19] => op_1.IN0
datab[0] => op_1.IN39
datab[1] => op_1.IN37
datab[2] => op_1.IN35
datab[3] => op_1.IN33
datab[4] => op_1.IN31
datab[5] => op_1.IN29
datab[6] => op_1.IN27
datab[7] => op_1.IN25
datab[8] => op_1.IN23
datab[9] => op_1.IN21
datab[10] => op_1.IN19
datab[11] => op_1.IN17
datab[12] => op_1.IN15
datab[13] => op_1.IN13
datab[14] => op_1.IN11
datab[15] => op_1.IN9
datab[16] => op_1.IN7
datab[17] => op_1.IN5
datab[18] => op_1.IN3
datab[19] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|ProCam|fsqrt:sqrt1|fsqrt_altfp_sqrt_iqc:fsqrt_altfp_sqrt_iqc_component|fsqrt_alt_sqrt_block_9kb:alt_sqrt_block2|lpm_add_sub:add_sub25
dataa[0] => add_sub_hnd:auto_generated.dataa[0]
dataa[1] => add_sub_hnd:auto_generated.dataa[1]
dataa[2] => add_sub_hnd:auto_generated.dataa[2]
dataa[3] => add_sub_hnd:auto_generated.dataa[3]
dataa[4] => add_sub_hnd:auto_generated.dataa[4]
dataa[5] => add_sub_hnd:auto_generated.dataa[5]
dataa[6] => add_sub_hnd:auto_generated.dataa[6]
dataa[7] => add_sub_hnd:auto_generated.dataa[7]
dataa[8] => add_sub_hnd:auto_generated.dataa[8]
dataa[9] => add_sub_hnd:auto_generated.dataa[9]
dataa[10] => add_sub_hnd:auto_generated.dataa[10]
dataa[11] => add_sub_hnd:auto_generated.dataa[11]
dataa[12] => add_sub_hnd:auto_generated.dataa[12]
dataa[13] => add_sub_hnd:auto_generated.dataa[13]
dataa[14] => add_sub_hnd:auto_generated.dataa[14]
dataa[15] => add_sub_hnd:auto_generated.dataa[15]
dataa[16] => add_sub_hnd:auto_generated.dataa[16]
dataa[17] => add_sub_hnd:auto_generated.dataa[17]
dataa[18] => add_sub_hnd:auto_generated.dataa[18]
dataa[19] => add_sub_hnd:auto_generated.dataa[19]
dataa[20] => add_sub_hnd:auto_generated.dataa[20]
datab[0] => add_sub_hnd:auto_generated.datab[0]
datab[1] => add_sub_hnd:auto_generated.datab[1]
datab[2] => add_sub_hnd:auto_generated.datab[2]
datab[3] => add_sub_hnd:auto_generated.datab[3]
datab[4] => add_sub_hnd:auto_generated.datab[4]
datab[5] => add_sub_hnd:auto_generated.datab[5]
datab[6] => add_sub_hnd:auto_generated.datab[6]
datab[7] => add_sub_hnd:auto_generated.datab[7]
datab[8] => add_sub_hnd:auto_generated.datab[8]
datab[9] => add_sub_hnd:auto_generated.datab[9]
datab[10] => add_sub_hnd:auto_generated.datab[10]
datab[11] => add_sub_hnd:auto_generated.datab[11]
datab[12] => add_sub_hnd:auto_generated.datab[12]
datab[13] => add_sub_hnd:auto_generated.datab[13]
datab[14] => add_sub_hnd:auto_generated.datab[14]
datab[15] => add_sub_hnd:auto_generated.datab[15]
datab[16] => add_sub_hnd:auto_generated.datab[16]
datab[17] => add_sub_hnd:auto_generated.datab[17]
datab[18] => add_sub_hnd:auto_generated.datab[18]
datab[19] => add_sub_hnd:auto_generated.datab[19]
datab[20] => add_sub_hnd:auto_generated.datab[20]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_hnd:auto_generated.result[0]
result[1] <= add_sub_hnd:auto_generated.result[1]
result[2] <= add_sub_hnd:auto_generated.result[2]
result[3] <= add_sub_hnd:auto_generated.result[3]
result[4] <= add_sub_hnd:auto_generated.result[4]
result[5] <= add_sub_hnd:auto_generated.result[5]
result[6] <= add_sub_hnd:auto_generated.result[6]
result[7] <= add_sub_hnd:auto_generated.result[7]
result[8] <= add_sub_hnd:auto_generated.result[8]
result[9] <= add_sub_hnd:auto_generated.result[9]
result[10] <= add_sub_hnd:auto_generated.result[10]
result[11] <= add_sub_hnd:auto_generated.result[11]
result[12] <= add_sub_hnd:auto_generated.result[12]
result[13] <= add_sub_hnd:auto_generated.result[13]
result[14] <= add_sub_hnd:auto_generated.result[14]
result[15] <= add_sub_hnd:auto_generated.result[15]
result[16] <= add_sub_hnd:auto_generated.result[16]
result[17] <= add_sub_hnd:auto_generated.result[17]
result[18] <= add_sub_hnd:auto_generated.result[18]
result[19] <= add_sub_hnd:auto_generated.result[19]
result[20] <= add_sub_hnd:auto_generated.result[20]
cout <= <GND>
overflow <= <GND>


|ProCam|fsqrt:sqrt1|fsqrt_altfp_sqrt_iqc:fsqrt_altfp_sqrt_iqc_component|fsqrt_alt_sqrt_block_9kb:alt_sqrt_block2|lpm_add_sub:add_sub25|add_sub_hnd:auto_generated
dataa[0] => op_1.IN40
dataa[1] => op_1.IN38
dataa[2] => op_1.IN36
dataa[3] => op_1.IN34
dataa[4] => op_1.IN32
dataa[5] => op_1.IN30
dataa[6] => op_1.IN28
dataa[7] => op_1.IN26
dataa[8] => op_1.IN24
dataa[9] => op_1.IN22
dataa[10] => op_1.IN20
dataa[11] => op_1.IN18
dataa[12] => op_1.IN16
dataa[13] => op_1.IN14
dataa[14] => op_1.IN12
dataa[15] => op_1.IN10
dataa[16] => op_1.IN8
dataa[17] => op_1.IN6
dataa[18] => op_1.IN4
dataa[19] => op_1.IN2
dataa[20] => op_1.IN0
datab[0] => op_1.IN41
datab[1] => op_1.IN39
datab[2] => op_1.IN37
datab[3] => op_1.IN35
datab[4] => op_1.IN33
datab[5] => op_1.IN31
datab[6] => op_1.IN29
datab[7] => op_1.IN27
datab[8] => op_1.IN25
datab[9] => op_1.IN23
datab[10] => op_1.IN21
datab[11] => op_1.IN19
datab[12] => op_1.IN17
datab[13] => op_1.IN15
datab[14] => op_1.IN13
datab[15] => op_1.IN11
datab[16] => op_1.IN9
datab[17] => op_1.IN7
datab[18] => op_1.IN5
datab[19] => op_1.IN3
datab[20] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|ProCam|fsqrt:sqrt1|fsqrt_altfp_sqrt_iqc:fsqrt_altfp_sqrt_iqc_component|fsqrt_alt_sqrt_block_9kb:alt_sqrt_block2|lpm_add_sub:add_sub26
dataa[0] => add_sub_ind:auto_generated.dataa[0]
dataa[1] => add_sub_ind:auto_generated.dataa[1]
dataa[2] => add_sub_ind:auto_generated.dataa[2]
dataa[3] => add_sub_ind:auto_generated.dataa[3]
dataa[4] => add_sub_ind:auto_generated.dataa[4]
dataa[5] => add_sub_ind:auto_generated.dataa[5]
dataa[6] => add_sub_ind:auto_generated.dataa[6]
dataa[7] => add_sub_ind:auto_generated.dataa[7]
dataa[8] => add_sub_ind:auto_generated.dataa[8]
dataa[9] => add_sub_ind:auto_generated.dataa[9]
dataa[10] => add_sub_ind:auto_generated.dataa[10]
dataa[11] => add_sub_ind:auto_generated.dataa[11]
dataa[12] => add_sub_ind:auto_generated.dataa[12]
dataa[13] => add_sub_ind:auto_generated.dataa[13]
dataa[14] => add_sub_ind:auto_generated.dataa[14]
dataa[15] => add_sub_ind:auto_generated.dataa[15]
dataa[16] => add_sub_ind:auto_generated.dataa[16]
dataa[17] => add_sub_ind:auto_generated.dataa[17]
dataa[18] => add_sub_ind:auto_generated.dataa[18]
dataa[19] => add_sub_ind:auto_generated.dataa[19]
dataa[20] => add_sub_ind:auto_generated.dataa[20]
dataa[21] => add_sub_ind:auto_generated.dataa[21]
datab[0] => add_sub_ind:auto_generated.datab[0]
datab[1] => add_sub_ind:auto_generated.datab[1]
datab[2] => add_sub_ind:auto_generated.datab[2]
datab[3] => add_sub_ind:auto_generated.datab[3]
datab[4] => add_sub_ind:auto_generated.datab[4]
datab[5] => add_sub_ind:auto_generated.datab[5]
datab[6] => add_sub_ind:auto_generated.datab[6]
datab[7] => add_sub_ind:auto_generated.datab[7]
datab[8] => add_sub_ind:auto_generated.datab[8]
datab[9] => add_sub_ind:auto_generated.datab[9]
datab[10] => add_sub_ind:auto_generated.datab[10]
datab[11] => add_sub_ind:auto_generated.datab[11]
datab[12] => add_sub_ind:auto_generated.datab[12]
datab[13] => add_sub_ind:auto_generated.datab[13]
datab[14] => add_sub_ind:auto_generated.datab[14]
datab[15] => add_sub_ind:auto_generated.datab[15]
datab[16] => add_sub_ind:auto_generated.datab[16]
datab[17] => add_sub_ind:auto_generated.datab[17]
datab[18] => add_sub_ind:auto_generated.datab[18]
datab[19] => add_sub_ind:auto_generated.datab[19]
datab[20] => add_sub_ind:auto_generated.datab[20]
datab[21] => add_sub_ind:auto_generated.datab[21]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_ind:auto_generated.result[0]
result[1] <= add_sub_ind:auto_generated.result[1]
result[2] <= add_sub_ind:auto_generated.result[2]
result[3] <= add_sub_ind:auto_generated.result[3]
result[4] <= add_sub_ind:auto_generated.result[4]
result[5] <= add_sub_ind:auto_generated.result[5]
result[6] <= add_sub_ind:auto_generated.result[6]
result[7] <= add_sub_ind:auto_generated.result[7]
result[8] <= add_sub_ind:auto_generated.result[8]
result[9] <= add_sub_ind:auto_generated.result[9]
result[10] <= add_sub_ind:auto_generated.result[10]
result[11] <= add_sub_ind:auto_generated.result[11]
result[12] <= add_sub_ind:auto_generated.result[12]
result[13] <= add_sub_ind:auto_generated.result[13]
result[14] <= add_sub_ind:auto_generated.result[14]
result[15] <= add_sub_ind:auto_generated.result[15]
result[16] <= add_sub_ind:auto_generated.result[16]
result[17] <= add_sub_ind:auto_generated.result[17]
result[18] <= add_sub_ind:auto_generated.result[18]
result[19] <= add_sub_ind:auto_generated.result[19]
result[20] <= add_sub_ind:auto_generated.result[20]
result[21] <= add_sub_ind:auto_generated.result[21]
cout <= <GND>
overflow <= <GND>


|ProCam|fsqrt:sqrt1|fsqrt_altfp_sqrt_iqc:fsqrt_altfp_sqrt_iqc_component|fsqrt_alt_sqrt_block_9kb:alt_sqrt_block2|lpm_add_sub:add_sub26|add_sub_ind:auto_generated
dataa[0] => op_1.IN42
dataa[1] => op_1.IN40
dataa[2] => op_1.IN38
dataa[3] => op_1.IN36
dataa[4] => op_1.IN34
dataa[5] => op_1.IN32
dataa[6] => op_1.IN30
dataa[7] => op_1.IN28
dataa[8] => op_1.IN26
dataa[9] => op_1.IN24
dataa[10] => op_1.IN22
dataa[11] => op_1.IN20
dataa[12] => op_1.IN18
dataa[13] => op_1.IN16
dataa[14] => op_1.IN14
dataa[15] => op_1.IN12
dataa[16] => op_1.IN10
dataa[17] => op_1.IN8
dataa[18] => op_1.IN6
dataa[19] => op_1.IN4
dataa[20] => op_1.IN2
dataa[21] => op_1.IN0
datab[0] => op_1.IN43
datab[1] => op_1.IN41
datab[2] => op_1.IN39
datab[3] => op_1.IN37
datab[4] => op_1.IN35
datab[5] => op_1.IN33
datab[6] => op_1.IN31
datab[7] => op_1.IN29
datab[8] => op_1.IN27
datab[9] => op_1.IN25
datab[10] => op_1.IN23
datab[11] => op_1.IN21
datab[12] => op_1.IN19
datab[13] => op_1.IN17
datab[14] => op_1.IN15
datab[15] => op_1.IN13
datab[16] => op_1.IN11
datab[17] => op_1.IN9
datab[18] => op_1.IN7
datab[19] => op_1.IN5
datab[20] => op_1.IN3
datab[21] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|ProCam|fsqrt:sqrt1|fsqrt_altfp_sqrt_iqc:fsqrt_altfp_sqrt_iqc_component|fsqrt_alt_sqrt_block_9kb:alt_sqrt_block2|lpm_add_sub:add_sub27
dataa[0] => add_sub_jnd:auto_generated.dataa[0]
dataa[1] => add_sub_jnd:auto_generated.dataa[1]
dataa[2] => add_sub_jnd:auto_generated.dataa[2]
dataa[3] => add_sub_jnd:auto_generated.dataa[3]
dataa[4] => add_sub_jnd:auto_generated.dataa[4]
dataa[5] => add_sub_jnd:auto_generated.dataa[5]
dataa[6] => add_sub_jnd:auto_generated.dataa[6]
dataa[7] => add_sub_jnd:auto_generated.dataa[7]
dataa[8] => add_sub_jnd:auto_generated.dataa[8]
dataa[9] => add_sub_jnd:auto_generated.dataa[9]
dataa[10] => add_sub_jnd:auto_generated.dataa[10]
dataa[11] => add_sub_jnd:auto_generated.dataa[11]
dataa[12] => add_sub_jnd:auto_generated.dataa[12]
dataa[13] => add_sub_jnd:auto_generated.dataa[13]
dataa[14] => add_sub_jnd:auto_generated.dataa[14]
dataa[15] => add_sub_jnd:auto_generated.dataa[15]
dataa[16] => add_sub_jnd:auto_generated.dataa[16]
dataa[17] => add_sub_jnd:auto_generated.dataa[17]
dataa[18] => add_sub_jnd:auto_generated.dataa[18]
dataa[19] => add_sub_jnd:auto_generated.dataa[19]
dataa[20] => add_sub_jnd:auto_generated.dataa[20]
dataa[21] => add_sub_jnd:auto_generated.dataa[21]
dataa[22] => add_sub_jnd:auto_generated.dataa[22]
datab[0] => add_sub_jnd:auto_generated.datab[0]
datab[1] => add_sub_jnd:auto_generated.datab[1]
datab[2] => add_sub_jnd:auto_generated.datab[2]
datab[3] => add_sub_jnd:auto_generated.datab[3]
datab[4] => add_sub_jnd:auto_generated.datab[4]
datab[5] => add_sub_jnd:auto_generated.datab[5]
datab[6] => add_sub_jnd:auto_generated.datab[6]
datab[7] => add_sub_jnd:auto_generated.datab[7]
datab[8] => add_sub_jnd:auto_generated.datab[8]
datab[9] => add_sub_jnd:auto_generated.datab[9]
datab[10] => add_sub_jnd:auto_generated.datab[10]
datab[11] => add_sub_jnd:auto_generated.datab[11]
datab[12] => add_sub_jnd:auto_generated.datab[12]
datab[13] => add_sub_jnd:auto_generated.datab[13]
datab[14] => add_sub_jnd:auto_generated.datab[14]
datab[15] => add_sub_jnd:auto_generated.datab[15]
datab[16] => add_sub_jnd:auto_generated.datab[16]
datab[17] => add_sub_jnd:auto_generated.datab[17]
datab[18] => add_sub_jnd:auto_generated.datab[18]
datab[19] => add_sub_jnd:auto_generated.datab[19]
datab[20] => add_sub_jnd:auto_generated.datab[20]
datab[21] => add_sub_jnd:auto_generated.datab[21]
datab[22] => add_sub_jnd:auto_generated.datab[22]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_jnd:auto_generated.result[0]
result[1] <= add_sub_jnd:auto_generated.result[1]
result[2] <= add_sub_jnd:auto_generated.result[2]
result[3] <= add_sub_jnd:auto_generated.result[3]
result[4] <= add_sub_jnd:auto_generated.result[4]
result[5] <= add_sub_jnd:auto_generated.result[5]
result[6] <= add_sub_jnd:auto_generated.result[6]
result[7] <= add_sub_jnd:auto_generated.result[7]
result[8] <= add_sub_jnd:auto_generated.result[8]
result[9] <= add_sub_jnd:auto_generated.result[9]
result[10] <= add_sub_jnd:auto_generated.result[10]
result[11] <= add_sub_jnd:auto_generated.result[11]
result[12] <= add_sub_jnd:auto_generated.result[12]
result[13] <= add_sub_jnd:auto_generated.result[13]
result[14] <= add_sub_jnd:auto_generated.result[14]
result[15] <= add_sub_jnd:auto_generated.result[15]
result[16] <= add_sub_jnd:auto_generated.result[16]
result[17] <= add_sub_jnd:auto_generated.result[17]
result[18] <= add_sub_jnd:auto_generated.result[18]
result[19] <= add_sub_jnd:auto_generated.result[19]
result[20] <= add_sub_jnd:auto_generated.result[20]
result[21] <= add_sub_jnd:auto_generated.result[21]
result[22] <= add_sub_jnd:auto_generated.result[22]
cout <= <GND>
overflow <= <GND>


|ProCam|fsqrt:sqrt1|fsqrt_altfp_sqrt_iqc:fsqrt_altfp_sqrt_iqc_component|fsqrt_alt_sqrt_block_9kb:alt_sqrt_block2|lpm_add_sub:add_sub27|add_sub_jnd:auto_generated
dataa[0] => op_1.IN44
dataa[1] => op_1.IN42
dataa[2] => op_1.IN40
dataa[3] => op_1.IN38
dataa[4] => op_1.IN36
dataa[5] => op_1.IN34
dataa[6] => op_1.IN32
dataa[7] => op_1.IN30
dataa[8] => op_1.IN28
dataa[9] => op_1.IN26
dataa[10] => op_1.IN24
dataa[11] => op_1.IN22
dataa[12] => op_1.IN20
dataa[13] => op_1.IN18
dataa[14] => op_1.IN16
dataa[15] => op_1.IN14
dataa[16] => op_1.IN12
dataa[17] => op_1.IN10
dataa[18] => op_1.IN8
dataa[19] => op_1.IN6
dataa[20] => op_1.IN4
dataa[21] => op_1.IN2
dataa[22] => op_1.IN0
datab[0] => op_1.IN45
datab[1] => op_1.IN43
datab[2] => op_1.IN41
datab[3] => op_1.IN39
datab[4] => op_1.IN37
datab[5] => op_1.IN35
datab[6] => op_1.IN33
datab[7] => op_1.IN31
datab[8] => op_1.IN29
datab[9] => op_1.IN27
datab[10] => op_1.IN25
datab[11] => op_1.IN23
datab[12] => op_1.IN21
datab[13] => op_1.IN19
datab[14] => op_1.IN17
datab[15] => op_1.IN15
datab[16] => op_1.IN13
datab[17] => op_1.IN11
datab[18] => op_1.IN9
datab[19] => op_1.IN7
datab[20] => op_1.IN5
datab[21] => op_1.IN3
datab[22] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|ProCam|fsqrt:sqrt1|fsqrt_altfp_sqrt_iqc:fsqrt_altfp_sqrt_iqc_component|fsqrt_alt_sqrt_block_9kb:alt_sqrt_block2|lpm_add_sub:add_sub28
dataa[0] => add_sub_knd:auto_generated.dataa[0]
dataa[1] => add_sub_knd:auto_generated.dataa[1]
dataa[2] => add_sub_knd:auto_generated.dataa[2]
dataa[3] => add_sub_knd:auto_generated.dataa[3]
dataa[4] => add_sub_knd:auto_generated.dataa[4]
dataa[5] => add_sub_knd:auto_generated.dataa[5]
dataa[6] => add_sub_knd:auto_generated.dataa[6]
dataa[7] => add_sub_knd:auto_generated.dataa[7]
dataa[8] => add_sub_knd:auto_generated.dataa[8]
dataa[9] => add_sub_knd:auto_generated.dataa[9]
dataa[10] => add_sub_knd:auto_generated.dataa[10]
dataa[11] => add_sub_knd:auto_generated.dataa[11]
dataa[12] => add_sub_knd:auto_generated.dataa[12]
dataa[13] => add_sub_knd:auto_generated.dataa[13]
dataa[14] => add_sub_knd:auto_generated.dataa[14]
dataa[15] => add_sub_knd:auto_generated.dataa[15]
dataa[16] => add_sub_knd:auto_generated.dataa[16]
dataa[17] => add_sub_knd:auto_generated.dataa[17]
dataa[18] => add_sub_knd:auto_generated.dataa[18]
dataa[19] => add_sub_knd:auto_generated.dataa[19]
dataa[20] => add_sub_knd:auto_generated.dataa[20]
dataa[21] => add_sub_knd:auto_generated.dataa[21]
dataa[22] => add_sub_knd:auto_generated.dataa[22]
dataa[23] => add_sub_knd:auto_generated.dataa[23]
datab[0] => add_sub_knd:auto_generated.datab[0]
datab[1] => add_sub_knd:auto_generated.datab[1]
datab[2] => add_sub_knd:auto_generated.datab[2]
datab[3] => add_sub_knd:auto_generated.datab[3]
datab[4] => add_sub_knd:auto_generated.datab[4]
datab[5] => add_sub_knd:auto_generated.datab[5]
datab[6] => add_sub_knd:auto_generated.datab[6]
datab[7] => add_sub_knd:auto_generated.datab[7]
datab[8] => add_sub_knd:auto_generated.datab[8]
datab[9] => add_sub_knd:auto_generated.datab[9]
datab[10] => add_sub_knd:auto_generated.datab[10]
datab[11] => add_sub_knd:auto_generated.datab[11]
datab[12] => add_sub_knd:auto_generated.datab[12]
datab[13] => add_sub_knd:auto_generated.datab[13]
datab[14] => add_sub_knd:auto_generated.datab[14]
datab[15] => add_sub_knd:auto_generated.datab[15]
datab[16] => add_sub_knd:auto_generated.datab[16]
datab[17] => add_sub_knd:auto_generated.datab[17]
datab[18] => add_sub_knd:auto_generated.datab[18]
datab[19] => add_sub_knd:auto_generated.datab[19]
datab[20] => add_sub_knd:auto_generated.datab[20]
datab[21] => add_sub_knd:auto_generated.datab[21]
datab[22] => add_sub_knd:auto_generated.datab[22]
datab[23] => add_sub_knd:auto_generated.datab[23]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_knd:auto_generated.result[0]
result[1] <= add_sub_knd:auto_generated.result[1]
result[2] <= add_sub_knd:auto_generated.result[2]
result[3] <= add_sub_knd:auto_generated.result[3]
result[4] <= add_sub_knd:auto_generated.result[4]
result[5] <= add_sub_knd:auto_generated.result[5]
result[6] <= add_sub_knd:auto_generated.result[6]
result[7] <= add_sub_knd:auto_generated.result[7]
result[8] <= add_sub_knd:auto_generated.result[8]
result[9] <= add_sub_knd:auto_generated.result[9]
result[10] <= add_sub_knd:auto_generated.result[10]
result[11] <= add_sub_knd:auto_generated.result[11]
result[12] <= add_sub_knd:auto_generated.result[12]
result[13] <= add_sub_knd:auto_generated.result[13]
result[14] <= add_sub_knd:auto_generated.result[14]
result[15] <= add_sub_knd:auto_generated.result[15]
result[16] <= add_sub_knd:auto_generated.result[16]
result[17] <= add_sub_knd:auto_generated.result[17]
result[18] <= add_sub_knd:auto_generated.result[18]
result[19] <= add_sub_knd:auto_generated.result[19]
result[20] <= add_sub_knd:auto_generated.result[20]
result[21] <= add_sub_knd:auto_generated.result[21]
result[22] <= add_sub_knd:auto_generated.result[22]
result[23] <= add_sub_knd:auto_generated.result[23]
cout <= <GND>
overflow <= <GND>


|ProCam|fsqrt:sqrt1|fsqrt_altfp_sqrt_iqc:fsqrt_altfp_sqrt_iqc_component|fsqrt_alt_sqrt_block_9kb:alt_sqrt_block2|lpm_add_sub:add_sub28|add_sub_knd:auto_generated
dataa[0] => op_1.IN46
dataa[1] => op_1.IN44
dataa[2] => op_1.IN42
dataa[3] => op_1.IN40
dataa[4] => op_1.IN38
dataa[5] => op_1.IN36
dataa[6] => op_1.IN34
dataa[7] => op_1.IN32
dataa[8] => op_1.IN30
dataa[9] => op_1.IN28
dataa[10] => op_1.IN26
dataa[11] => op_1.IN24
dataa[12] => op_1.IN22
dataa[13] => op_1.IN20
dataa[14] => op_1.IN18
dataa[15] => op_1.IN16
dataa[16] => op_1.IN14
dataa[17] => op_1.IN12
dataa[18] => op_1.IN10
dataa[19] => op_1.IN8
dataa[20] => op_1.IN6
dataa[21] => op_1.IN4
dataa[22] => op_1.IN2
dataa[23] => op_1.IN0
datab[0] => op_1.IN47
datab[1] => op_1.IN45
datab[2] => op_1.IN43
datab[3] => op_1.IN41
datab[4] => op_1.IN39
datab[5] => op_1.IN37
datab[6] => op_1.IN35
datab[7] => op_1.IN33
datab[8] => op_1.IN31
datab[9] => op_1.IN29
datab[10] => op_1.IN27
datab[11] => op_1.IN25
datab[12] => op_1.IN23
datab[13] => op_1.IN21
datab[14] => op_1.IN19
datab[15] => op_1.IN17
datab[16] => op_1.IN15
datab[17] => op_1.IN13
datab[18] => op_1.IN11
datab[19] => op_1.IN9
datab[20] => op_1.IN7
datab[21] => op_1.IN5
datab[22] => op_1.IN3
datab[23] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|ProCam|fsqrt:sqrt1|fsqrt_altfp_sqrt_iqc:fsqrt_altfp_sqrt_iqc_component|fsqrt_alt_sqrt_block_9kb:alt_sqrt_block2|lpm_add_sub:add_sub4
dataa[0] => add_sub_old:auto_generated.dataa[0]
dataa[1] => add_sub_old:auto_generated.dataa[1]
dataa[2] => add_sub_old:auto_generated.dataa[2]
datab[0] => add_sub_old:auto_generated.datab[0]
datab[1] => add_sub_old:auto_generated.datab[1]
datab[2] => add_sub_old:auto_generated.datab[2]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_old:auto_generated.result[0]
result[1] <= add_sub_old:auto_generated.result[1]
result[2] <= add_sub_old:auto_generated.result[2]
cout <= <GND>
overflow <= <GND>


|ProCam|fsqrt:sqrt1|fsqrt_altfp_sqrt_iqc:fsqrt_altfp_sqrt_iqc_component|fsqrt_alt_sqrt_block_9kb:alt_sqrt_block2|lpm_add_sub:add_sub4|add_sub_old:auto_generated
dataa[0] => op_1.IN4
dataa[1] => op_1.IN2
dataa[2] => op_1.IN0
datab[0] => op_1.IN5
datab[1] => op_1.IN3
datab[2] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|ProCam|fsqrt:sqrt1|fsqrt_altfp_sqrt_iqc:fsqrt_altfp_sqrt_iqc_component|fsqrt_alt_sqrt_block_9kb:alt_sqrt_block2|lpm_add_sub:add_sub5
dataa[0] => add_sub_pld:auto_generated.dataa[0]
dataa[1] => add_sub_pld:auto_generated.dataa[1]
dataa[2] => add_sub_pld:auto_generated.dataa[2]
dataa[3] => add_sub_pld:auto_generated.dataa[3]
datab[0] => add_sub_pld:auto_generated.datab[0]
datab[1] => add_sub_pld:auto_generated.datab[1]
datab[2] => add_sub_pld:auto_generated.datab[2]
datab[3] => add_sub_pld:auto_generated.datab[3]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_pld:auto_generated.result[0]
result[1] <= add_sub_pld:auto_generated.result[1]
result[2] <= add_sub_pld:auto_generated.result[2]
result[3] <= add_sub_pld:auto_generated.result[3]
cout <= <GND>
overflow <= <GND>


|ProCam|fsqrt:sqrt1|fsqrt_altfp_sqrt_iqc:fsqrt_altfp_sqrt_iqc_component|fsqrt_alt_sqrt_block_9kb:alt_sqrt_block2|lpm_add_sub:add_sub5|add_sub_pld:auto_generated
dataa[0] => op_1.IN6
dataa[1] => op_1.IN4
dataa[2] => op_1.IN2
dataa[3] => op_1.IN0
datab[0] => op_1.IN7
datab[1] => op_1.IN5
datab[2] => op_1.IN3
datab[3] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|ProCam|fsqrt:sqrt1|fsqrt_altfp_sqrt_iqc:fsqrt_altfp_sqrt_iqc_component|fsqrt_alt_sqrt_block_9kb:alt_sqrt_block2|lpm_add_sub:add_sub6
dataa[0] => add_sub_qld:auto_generated.dataa[0]
dataa[1] => add_sub_qld:auto_generated.dataa[1]
dataa[2] => add_sub_qld:auto_generated.dataa[2]
dataa[3] => add_sub_qld:auto_generated.dataa[3]
dataa[4] => add_sub_qld:auto_generated.dataa[4]
datab[0] => add_sub_qld:auto_generated.datab[0]
datab[1] => add_sub_qld:auto_generated.datab[1]
datab[2] => add_sub_qld:auto_generated.datab[2]
datab[3] => add_sub_qld:auto_generated.datab[3]
datab[4] => add_sub_qld:auto_generated.datab[4]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_qld:auto_generated.result[0]
result[1] <= add_sub_qld:auto_generated.result[1]
result[2] <= add_sub_qld:auto_generated.result[2]
result[3] <= add_sub_qld:auto_generated.result[3]
result[4] <= add_sub_qld:auto_generated.result[4]
cout <= <GND>
overflow <= <GND>


|ProCam|fsqrt:sqrt1|fsqrt_altfp_sqrt_iqc:fsqrt_altfp_sqrt_iqc_component|fsqrt_alt_sqrt_block_9kb:alt_sqrt_block2|lpm_add_sub:add_sub6|add_sub_qld:auto_generated
dataa[0] => op_1.IN8
dataa[1] => op_1.IN6
dataa[2] => op_1.IN4
dataa[3] => op_1.IN2
dataa[4] => op_1.IN0
datab[0] => op_1.IN9
datab[1] => op_1.IN7
datab[2] => op_1.IN5
datab[3] => op_1.IN3
datab[4] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|ProCam|fsqrt:sqrt1|fsqrt_altfp_sqrt_iqc:fsqrt_altfp_sqrt_iqc_component|fsqrt_alt_sqrt_block_9kb:alt_sqrt_block2|lpm_add_sub:add_sub7
dataa[0] => add_sub_rld:auto_generated.dataa[0]
dataa[1] => add_sub_rld:auto_generated.dataa[1]
dataa[2] => add_sub_rld:auto_generated.dataa[2]
dataa[3] => add_sub_rld:auto_generated.dataa[3]
dataa[4] => add_sub_rld:auto_generated.dataa[4]
dataa[5] => add_sub_rld:auto_generated.dataa[5]
datab[0] => add_sub_rld:auto_generated.datab[0]
datab[1] => add_sub_rld:auto_generated.datab[1]
datab[2] => add_sub_rld:auto_generated.datab[2]
datab[3] => add_sub_rld:auto_generated.datab[3]
datab[4] => add_sub_rld:auto_generated.datab[4]
datab[5] => add_sub_rld:auto_generated.datab[5]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_rld:auto_generated.result[0]
result[1] <= add_sub_rld:auto_generated.result[1]
result[2] <= add_sub_rld:auto_generated.result[2]
result[3] <= add_sub_rld:auto_generated.result[3]
result[4] <= add_sub_rld:auto_generated.result[4]
result[5] <= add_sub_rld:auto_generated.result[5]
cout <= <GND>
overflow <= <GND>


|ProCam|fsqrt:sqrt1|fsqrt_altfp_sqrt_iqc:fsqrt_altfp_sqrt_iqc_component|fsqrt_alt_sqrt_block_9kb:alt_sqrt_block2|lpm_add_sub:add_sub7|add_sub_rld:auto_generated
dataa[0] => op_1.IN10
dataa[1] => op_1.IN8
dataa[2] => op_1.IN6
dataa[3] => op_1.IN4
dataa[4] => op_1.IN2
dataa[5] => op_1.IN0
datab[0] => op_1.IN11
datab[1] => op_1.IN9
datab[2] => op_1.IN7
datab[3] => op_1.IN5
datab[4] => op_1.IN3
datab[5] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|ProCam|fsqrt:sqrt1|fsqrt_altfp_sqrt_iqc:fsqrt_altfp_sqrt_iqc_component|fsqrt_alt_sqrt_block_9kb:alt_sqrt_block2|lpm_add_sub:add_sub8
dataa[0] => add_sub_sld:auto_generated.dataa[0]
dataa[1] => add_sub_sld:auto_generated.dataa[1]
dataa[2] => add_sub_sld:auto_generated.dataa[2]
dataa[3] => add_sub_sld:auto_generated.dataa[3]
dataa[4] => add_sub_sld:auto_generated.dataa[4]
dataa[5] => add_sub_sld:auto_generated.dataa[5]
dataa[6] => add_sub_sld:auto_generated.dataa[6]
datab[0] => add_sub_sld:auto_generated.datab[0]
datab[1] => add_sub_sld:auto_generated.datab[1]
datab[2] => add_sub_sld:auto_generated.datab[2]
datab[3] => add_sub_sld:auto_generated.datab[3]
datab[4] => add_sub_sld:auto_generated.datab[4]
datab[5] => add_sub_sld:auto_generated.datab[5]
datab[6] => add_sub_sld:auto_generated.datab[6]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_sld:auto_generated.result[0]
result[1] <= add_sub_sld:auto_generated.result[1]
result[2] <= add_sub_sld:auto_generated.result[2]
result[3] <= add_sub_sld:auto_generated.result[3]
result[4] <= add_sub_sld:auto_generated.result[4]
result[5] <= add_sub_sld:auto_generated.result[5]
result[6] <= add_sub_sld:auto_generated.result[6]
cout <= <GND>
overflow <= <GND>


|ProCam|fsqrt:sqrt1|fsqrt_altfp_sqrt_iqc:fsqrt_altfp_sqrt_iqc_component|fsqrt_alt_sqrt_block_9kb:alt_sqrt_block2|lpm_add_sub:add_sub8|add_sub_sld:auto_generated
dataa[0] => op_1.IN12
dataa[1] => op_1.IN10
dataa[2] => op_1.IN8
dataa[3] => op_1.IN6
dataa[4] => op_1.IN4
dataa[5] => op_1.IN2
dataa[6] => op_1.IN0
datab[0] => op_1.IN13
datab[1] => op_1.IN11
datab[2] => op_1.IN9
datab[3] => op_1.IN7
datab[4] => op_1.IN5
datab[5] => op_1.IN3
datab[6] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|ProCam|fsqrt:sqrt1|fsqrt_altfp_sqrt_iqc:fsqrt_altfp_sqrt_iqc_component|fsqrt_alt_sqrt_block_9kb:alt_sqrt_block2|lpm_add_sub:add_sub9
dataa[0] => add_sub_tld:auto_generated.dataa[0]
dataa[1] => add_sub_tld:auto_generated.dataa[1]
dataa[2] => add_sub_tld:auto_generated.dataa[2]
dataa[3] => add_sub_tld:auto_generated.dataa[3]
dataa[4] => add_sub_tld:auto_generated.dataa[4]
dataa[5] => add_sub_tld:auto_generated.dataa[5]
dataa[6] => add_sub_tld:auto_generated.dataa[6]
dataa[7] => add_sub_tld:auto_generated.dataa[7]
datab[0] => add_sub_tld:auto_generated.datab[0]
datab[1] => add_sub_tld:auto_generated.datab[1]
datab[2] => add_sub_tld:auto_generated.datab[2]
datab[3] => add_sub_tld:auto_generated.datab[3]
datab[4] => add_sub_tld:auto_generated.datab[4]
datab[5] => add_sub_tld:auto_generated.datab[5]
datab[6] => add_sub_tld:auto_generated.datab[6]
datab[7] => add_sub_tld:auto_generated.datab[7]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_tld:auto_generated.result[0]
result[1] <= add_sub_tld:auto_generated.result[1]
result[2] <= add_sub_tld:auto_generated.result[2]
result[3] <= add_sub_tld:auto_generated.result[3]
result[4] <= add_sub_tld:auto_generated.result[4]
result[5] <= add_sub_tld:auto_generated.result[5]
result[6] <= add_sub_tld:auto_generated.result[6]
result[7] <= add_sub_tld:auto_generated.result[7]
cout <= <GND>
overflow <= <GND>


|ProCam|fsqrt:sqrt1|fsqrt_altfp_sqrt_iqc:fsqrt_altfp_sqrt_iqc_component|fsqrt_alt_sqrt_block_9kb:alt_sqrt_block2|lpm_add_sub:add_sub9|add_sub_tld:auto_generated
dataa[0] => op_1.IN14
dataa[1] => op_1.IN12
dataa[2] => op_1.IN10
dataa[3] => op_1.IN8
dataa[4] => op_1.IN6
dataa[5] => op_1.IN4
dataa[6] => op_1.IN2
dataa[7] => op_1.IN0
datab[0] => op_1.IN15
datab[1] => op_1.IN13
datab[2] => op_1.IN11
datab[3] => op_1.IN9
datab[4] => op_1.IN7
datab[5] => op_1.IN5
datab[6] => op_1.IN3
datab[7] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|ProCam|fsqrt:sqrt1|fsqrt_altfp_sqrt_iqc:fsqrt_altfp_sqrt_iqc_component|lpm_add_sub:add_sub1
dataa[0] => add_sub_uld:auto_generated.dataa[0]
dataa[1] => add_sub_uld:auto_generated.dataa[1]
dataa[2] => add_sub_uld:auto_generated.dataa[2]
dataa[3] => add_sub_uld:auto_generated.dataa[3]
dataa[4] => add_sub_uld:auto_generated.dataa[4]
dataa[5] => add_sub_uld:auto_generated.dataa[5]
dataa[6] => add_sub_uld:auto_generated.dataa[6]
dataa[7] => add_sub_uld:auto_generated.dataa[7]
dataa[8] => add_sub_uld:auto_generated.dataa[8]
datab[0] => add_sub_uld:auto_generated.datab[0]
datab[1] => add_sub_uld:auto_generated.datab[1]
datab[2] => add_sub_uld:auto_generated.datab[2]
datab[3] => add_sub_uld:auto_generated.datab[3]
datab[4] => add_sub_uld:auto_generated.datab[4]
datab[5] => add_sub_uld:auto_generated.datab[5]
datab[6] => add_sub_uld:auto_generated.datab[6]
datab[7] => add_sub_uld:auto_generated.datab[7]
datab[8] => add_sub_uld:auto_generated.datab[8]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_uld:auto_generated.result[0]
result[1] <= add_sub_uld:auto_generated.result[1]
result[2] <= add_sub_uld:auto_generated.result[2]
result[3] <= add_sub_uld:auto_generated.result[3]
result[4] <= add_sub_uld:auto_generated.result[4]
result[5] <= add_sub_uld:auto_generated.result[5]
result[6] <= add_sub_uld:auto_generated.result[6]
result[7] <= add_sub_uld:auto_generated.result[7]
result[8] <= add_sub_uld:auto_generated.result[8]
cout <= <GND>
overflow <= <GND>


|ProCam|fsqrt:sqrt1|fsqrt_altfp_sqrt_iqc:fsqrt_altfp_sqrt_iqc_component|lpm_add_sub:add_sub1|add_sub_uld:auto_generated
dataa[0] => op_1.IN16
dataa[1] => op_1.IN14
dataa[2] => op_1.IN12
dataa[3] => op_1.IN10
dataa[4] => op_1.IN8
dataa[5] => op_1.IN6
dataa[6] => op_1.IN4
dataa[7] => op_1.IN2
dataa[8] => op_1.IN0
datab[0] => op_1.IN17
datab[1] => op_1.IN15
datab[2] => op_1.IN13
datab[3] => op_1.IN11
datab[4] => op_1.IN9
datab[5] => op_1.IN7
datab[6] => op_1.IN5
datab[7] => op_1.IN3
datab[8] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|ProCam|fsqrt:sqrt1|fsqrt_altfp_sqrt_iqc:fsqrt_altfp_sqrt_iqc_component|lpm_add_sub:add_sub3
dataa[0] => add_sub_jnd:auto_generated.dataa[0]
dataa[1] => add_sub_jnd:auto_generated.dataa[1]
dataa[2] => add_sub_jnd:auto_generated.dataa[2]
dataa[3] => add_sub_jnd:auto_generated.dataa[3]
dataa[4] => add_sub_jnd:auto_generated.dataa[4]
dataa[5] => add_sub_jnd:auto_generated.dataa[5]
dataa[6] => add_sub_jnd:auto_generated.dataa[6]
dataa[7] => add_sub_jnd:auto_generated.dataa[7]
dataa[8] => add_sub_jnd:auto_generated.dataa[8]
dataa[9] => add_sub_jnd:auto_generated.dataa[9]
dataa[10] => add_sub_jnd:auto_generated.dataa[10]
dataa[11] => add_sub_jnd:auto_generated.dataa[11]
dataa[12] => add_sub_jnd:auto_generated.dataa[12]
dataa[13] => add_sub_jnd:auto_generated.dataa[13]
dataa[14] => add_sub_jnd:auto_generated.dataa[14]
dataa[15] => add_sub_jnd:auto_generated.dataa[15]
dataa[16] => add_sub_jnd:auto_generated.dataa[16]
dataa[17] => add_sub_jnd:auto_generated.dataa[17]
dataa[18] => add_sub_jnd:auto_generated.dataa[18]
dataa[19] => add_sub_jnd:auto_generated.dataa[19]
dataa[20] => add_sub_jnd:auto_generated.dataa[20]
dataa[21] => add_sub_jnd:auto_generated.dataa[21]
dataa[22] => add_sub_jnd:auto_generated.dataa[22]
datab[0] => add_sub_jnd:auto_generated.datab[0]
datab[1] => add_sub_jnd:auto_generated.datab[1]
datab[2] => add_sub_jnd:auto_generated.datab[2]
datab[3] => add_sub_jnd:auto_generated.datab[3]
datab[4] => add_sub_jnd:auto_generated.datab[4]
datab[5] => add_sub_jnd:auto_generated.datab[5]
datab[6] => add_sub_jnd:auto_generated.datab[6]
datab[7] => add_sub_jnd:auto_generated.datab[7]
datab[8] => add_sub_jnd:auto_generated.datab[8]
datab[9] => add_sub_jnd:auto_generated.datab[9]
datab[10] => add_sub_jnd:auto_generated.datab[10]
datab[11] => add_sub_jnd:auto_generated.datab[11]
datab[12] => add_sub_jnd:auto_generated.datab[12]
datab[13] => add_sub_jnd:auto_generated.datab[13]
datab[14] => add_sub_jnd:auto_generated.datab[14]
datab[15] => add_sub_jnd:auto_generated.datab[15]
datab[16] => add_sub_jnd:auto_generated.datab[16]
datab[17] => add_sub_jnd:auto_generated.datab[17]
datab[18] => add_sub_jnd:auto_generated.datab[18]
datab[19] => add_sub_jnd:auto_generated.datab[19]
datab[20] => add_sub_jnd:auto_generated.datab[20]
datab[21] => add_sub_jnd:auto_generated.datab[21]
datab[22] => add_sub_jnd:auto_generated.datab[22]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_jnd:auto_generated.result[0]
result[1] <= add_sub_jnd:auto_generated.result[1]
result[2] <= add_sub_jnd:auto_generated.result[2]
result[3] <= add_sub_jnd:auto_generated.result[3]
result[4] <= add_sub_jnd:auto_generated.result[4]
result[5] <= add_sub_jnd:auto_generated.result[5]
result[6] <= add_sub_jnd:auto_generated.result[6]
result[7] <= add_sub_jnd:auto_generated.result[7]
result[8] <= add_sub_jnd:auto_generated.result[8]
result[9] <= add_sub_jnd:auto_generated.result[9]
result[10] <= add_sub_jnd:auto_generated.result[10]
result[11] <= add_sub_jnd:auto_generated.result[11]
result[12] <= add_sub_jnd:auto_generated.result[12]
result[13] <= add_sub_jnd:auto_generated.result[13]
result[14] <= add_sub_jnd:auto_generated.result[14]
result[15] <= add_sub_jnd:auto_generated.result[15]
result[16] <= add_sub_jnd:auto_generated.result[16]
result[17] <= add_sub_jnd:auto_generated.result[17]
result[18] <= add_sub_jnd:auto_generated.result[18]
result[19] <= add_sub_jnd:auto_generated.result[19]
result[20] <= add_sub_jnd:auto_generated.result[20]
result[21] <= add_sub_jnd:auto_generated.result[21]
result[22] <= add_sub_jnd:auto_generated.result[22]
cout <= <GND>
overflow <= <GND>


|ProCam|fsqrt:sqrt1|fsqrt_altfp_sqrt_iqc:fsqrt_altfp_sqrt_iqc_component|lpm_add_sub:add_sub3|add_sub_jnd:auto_generated
dataa[0] => op_1.IN44
dataa[1] => op_1.IN42
dataa[2] => op_1.IN40
dataa[3] => op_1.IN38
dataa[4] => op_1.IN36
dataa[5] => op_1.IN34
dataa[6] => op_1.IN32
dataa[7] => op_1.IN30
dataa[8] => op_1.IN28
dataa[9] => op_1.IN26
dataa[10] => op_1.IN24
dataa[11] => op_1.IN22
dataa[12] => op_1.IN20
dataa[13] => op_1.IN18
dataa[14] => op_1.IN16
dataa[15] => op_1.IN14
dataa[16] => op_1.IN12
dataa[17] => op_1.IN10
dataa[18] => op_1.IN8
dataa[19] => op_1.IN6
dataa[20] => op_1.IN4
dataa[21] => op_1.IN2
dataa[22] => op_1.IN0
datab[0] => op_1.IN45
datab[1] => op_1.IN43
datab[2] => op_1.IN41
datab[3] => op_1.IN39
datab[4] => op_1.IN37
datab[5] => op_1.IN35
datab[6] => op_1.IN33
datab[7] => op_1.IN31
datab[8] => op_1.IN29
datab[9] => op_1.IN27
datab[10] => op_1.IN25
datab[11] => op_1.IN23
datab[12] => op_1.IN21
datab[13] => op_1.IN19
datab[14] => op_1.IN17
datab[15] => op_1.IN15
datab[16] => op_1.IN13
datab[17] => op_1.IN11
datab[18] => op_1.IN9
datab[19] => op_1.IN7
datab[20] => op_1.IN5
datab[21] => op_1.IN3
datab[22] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|ProCam|convert2:f2i
clock => clock.IN1
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
dataa[16] => dataa[16].IN1
dataa[17] => dataa[17].IN1
dataa[18] => dataa[18].IN1
dataa[19] => dataa[19].IN1
dataa[20] => dataa[20].IN1
dataa[21] => dataa[21].IN1
dataa[22] => dataa[22].IN1
dataa[23] => dataa[23].IN1
dataa[24] => dataa[24].IN1
dataa[25] => dataa[25].IN1
dataa[26] => dataa[26].IN1
dataa[27] => dataa[27].IN1
dataa[28] => dataa[28].IN1
dataa[29] => dataa[29].IN1
dataa[30] => dataa[30].IN1
dataa[31] => dataa[31].IN1
result[0] <= convert2_altfp_convert_v1n:convert2_altfp_convert_v1n_component.result
result[1] <= convert2_altfp_convert_v1n:convert2_altfp_convert_v1n_component.result
result[2] <= convert2_altfp_convert_v1n:convert2_altfp_convert_v1n_component.result
result[3] <= convert2_altfp_convert_v1n:convert2_altfp_convert_v1n_component.result
result[4] <= convert2_altfp_convert_v1n:convert2_altfp_convert_v1n_component.result
result[5] <= convert2_altfp_convert_v1n:convert2_altfp_convert_v1n_component.result
result[6] <= convert2_altfp_convert_v1n:convert2_altfp_convert_v1n_component.result
result[7] <= convert2_altfp_convert_v1n:convert2_altfp_convert_v1n_component.result
result[8] <= convert2_altfp_convert_v1n:convert2_altfp_convert_v1n_component.result
result[9] <= convert2_altfp_convert_v1n:convert2_altfp_convert_v1n_component.result
result[10] <= convert2_altfp_convert_v1n:convert2_altfp_convert_v1n_component.result
result[11] <= convert2_altfp_convert_v1n:convert2_altfp_convert_v1n_component.result
result[12] <= convert2_altfp_convert_v1n:convert2_altfp_convert_v1n_component.result
result[13] <= convert2_altfp_convert_v1n:convert2_altfp_convert_v1n_component.result
result[14] <= convert2_altfp_convert_v1n:convert2_altfp_convert_v1n_component.result
result[15] <= convert2_altfp_convert_v1n:convert2_altfp_convert_v1n_component.result
result[16] <= convert2_altfp_convert_v1n:convert2_altfp_convert_v1n_component.result
result[17] <= convert2_altfp_convert_v1n:convert2_altfp_convert_v1n_component.result
result[18] <= convert2_altfp_convert_v1n:convert2_altfp_convert_v1n_component.result
result[19] <= convert2_altfp_convert_v1n:convert2_altfp_convert_v1n_component.result
result[20] <= convert2_altfp_convert_v1n:convert2_altfp_convert_v1n_component.result
result[21] <= convert2_altfp_convert_v1n:convert2_altfp_convert_v1n_component.result
result[22] <= convert2_altfp_convert_v1n:convert2_altfp_convert_v1n_component.result
result[23] <= convert2_altfp_convert_v1n:convert2_altfp_convert_v1n_component.result
result[24] <= convert2_altfp_convert_v1n:convert2_altfp_convert_v1n_component.result
result[25] <= convert2_altfp_convert_v1n:convert2_altfp_convert_v1n_component.result
result[26] <= convert2_altfp_convert_v1n:convert2_altfp_convert_v1n_component.result
result[27] <= convert2_altfp_convert_v1n:convert2_altfp_convert_v1n_component.result
result[28] <= convert2_altfp_convert_v1n:convert2_altfp_convert_v1n_component.result
result[29] <= convert2_altfp_convert_v1n:convert2_altfp_convert_v1n_component.result
result[30] <= convert2_altfp_convert_v1n:convert2_altfp_convert_v1n_component.result
result[31] <= convert2_altfp_convert_v1n:convert2_altfp_convert_v1n_component.result
result[32] <= convert2_altfp_convert_v1n:convert2_altfp_convert_v1n_component.result
result[33] <= convert2_altfp_convert_v1n:convert2_altfp_convert_v1n_component.result
result[34] <= convert2_altfp_convert_v1n:convert2_altfp_convert_v1n_component.result
result[35] <= convert2_altfp_convert_v1n:convert2_altfp_convert_v1n_component.result
result[36] <= convert2_altfp_convert_v1n:convert2_altfp_convert_v1n_component.result
result[37] <= convert2_altfp_convert_v1n:convert2_altfp_convert_v1n_component.result
result[38] <= convert2_altfp_convert_v1n:convert2_altfp_convert_v1n_component.result
result[39] <= convert2_altfp_convert_v1n:convert2_altfp_convert_v1n_component.result
result[40] <= convert2_altfp_convert_v1n:convert2_altfp_convert_v1n_component.result
result[41] <= convert2_altfp_convert_v1n:convert2_altfp_convert_v1n_component.result
result[42] <= convert2_altfp_convert_v1n:convert2_altfp_convert_v1n_component.result
result[43] <= convert2_altfp_convert_v1n:convert2_altfp_convert_v1n_component.result
result[44] <= convert2_altfp_convert_v1n:convert2_altfp_convert_v1n_component.result
result[45] <= convert2_altfp_convert_v1n:convert2_altfp_convert_v1n_component.result
result[46] <= convert2_altfp_convert_v1n:convert2_altfp_convert_v1n_component.result
result[47] <= convert2_altfp_convert_v1n:convert2_altfp_convert_v1n_component.result
result[48] <= convert2_altfp_convert_v1n:convert2_altfp_convert_v1n_component.result
result[49] <= convert2_altfp_convert_v1n:convert2_altfp_convert_v1n_component.result
result[50] <= convert2_altfp_convert_v1n:convert2_altfp_convert_v1n_component.result
result[51] <= convert2_altfp_convert_v1n:convert2_altfp_convert_v1n_component.result
result[52] <= convert2_altfp_convert_v1n:convert2_altfp_convert_v1n_component.result
result[53] <= convert2_altfp_convert_v1n:convert2_altfp_convert_v1n_component.result
result[54] <= convert2_altfp_convert_v1n:convert2_altfp_convert_v1n_component.result
result[55] <= convert2_altfp_convert_v1n:convert2_altfp_convert_v1n_component.result
result[56] <= convert2_altfp_convert_v1n:convert2_altfp_convert_v1n_component.result
result[57] <= convert2_altfp_convert_v1n:convert2_altfp_convert_v1n_component.result
result[58] <= convert2_altfp_convert_v1n:convert2_altfp_convert_v1n_component.result
result[59] <= convert2_altfp_convert_v1n:convert2_altfp_convert_v1n_component.result
result[60] <= convert2_altfp_convert_v1n:convert2_altfp_convert_v1n_component.result
result[61] <= convert2_altfp_convert_v1n:convert2_altfp_convert_v1n_component.result
result[62] <= convert2_altfp_convert_v1n:convert2_altfp_convert_v1n_component.result
result[63] <= convert2_altfp_convert_v1n:convert2_altfp_convert_v1n_component.result


|ProCam|convert2:f2i|convert2_altfp_convert_v1n:convert2_altfp_convert_v1n_component
clock => clock.IN1
dataa[0] => dataa_reg[0].DATAIN
dataa[1] => dataa_reg[1].DATAIN
dataa[2] => dataa_reg[2].DATAIN
dataa[3] => dataa_reg[3].DATAIN
dataa[4] => dataa_reg[4].DATAIN
dataa[5] => dataa_reg[5].DATAIN
dataa[6] => dataa_reg[6].DATAIN
dataa[7] => dataa_reg[7].DATAIN
dataa[8] => dataa_reg[8].DATAIN
dataa[9] => dataa_reg[9].DATAIN
dataa[10] => dataa_reg[10].DATAIN
dataa[11] => dataa_reg[11].DATAIN
dataa[12] => dataa_reg[12].DATAIN
dataa[13] => dataa_reg[13].DATAIN
dataa[14] => dataa_reg[14].DATAIN
dataa[15] => dataa_reg[15].DATAIN
dataa[16] => dataa_reg[16].DATAIN
dataa[17] => dataa_reg[17].DATAIN
dataa[18] => dataa_reg[18].DATAIN
dataa[19] => dataa_reg[19].DATAIN
dataa[20] => dataa_reg[20].DATAIN
dataa[21] => dataa_reg[21].DATAIN
dataa[22] => dataa_reg[22].DATAIN
dataa[23] => dataa_reg.DATAB
dataa[24] => dataa_reg.DATAB
dataa[25] => dataa_reg.DATAB
dataa[26] => dataa_reg.DATAB
dataa[27] => dataa_reg.DATAB
dataa[28] => dataa_reg.DATAB
dataa[29] => dataa_reg.DATAB
dataa[30] => dataa_reg.DATAB
dataa[31] => dataa_reg[31].DATAIN
result[0] <= integer_result_reg[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= integer_result_reg[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= integer_result_reg[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= integer_result_reg[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= integer_result_reg[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= integer_result_reg[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= integer_result_reg[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= integer_result_reg[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= integer_result_reg[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= integer_result_reg[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= integer_result_reg[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= integer_result_reg[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= integer_result_reg[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= integer_result_reg[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= integer_result_reg[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= integer_result_reg[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= integer_result_reg[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= integer_result_reg[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= integer_result_reg[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= integer_result_reg[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= integer_result_reg[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= integer_result_reg[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= integer_result_reg[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= integer_result_reg[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= integer_result_reg[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= integer_result_reg[25].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= integer_result_reg[26].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= integer_result_reg[27].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= integer_result_reg[28].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= integer_result_reg[29].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= integer_result_reg[30].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= integer_result_reg[31].DB_MAX_OUTPUT_PORT_TYPE
result[32] <= integer_result_reg[32].DB_MAX_OUTPUT_PORT_TYPE
result[33] <= integer_result_reg[33].DB_MAX_OUTPUT_PORT_TYPE
result[34] <= integer_result_reg[34].DB_MAX_OUTPUT_PORT_TYPE
result[35] <= integer_result_reg[35].DB_MAX_OUTPUT_PORT_TYPE
result[36] <= integer_result_reg[36].DB_MAX_OUTPUT_PORT_TYPE
result[37] <= integer_result_reg[37].DB_MAX_OUTPUT_PORT_TYPE
result[38] <= integer_result_reg[38].DB_MAX_OUTPUT_PORT_TYPE
result[39] <= integer_result_reg[39].DB_MAX_OUTPUT_PORT_TYPE
result[40] <= integer_result_reg[40].DB_MAX_OUTPUT_PORT_TYPE
result[41] <= integer_result_reg[41].DB_MAX_OUTPUT_PORT_TYPE
result[42] <= integer_result_reg[42].DB_MAX_OUTPUT_PORT_TYPE
result[43] <= integer_result_reg[43].DB_MAX_OUTPUT_PORT_TYPE
result[44] <= integer_result_reg[44].DB_MAX_OUTPUT_PORT_TYPE
result[45] <= integer_result_reg[45].DB_MAX_OUTPUT_PORT_TYPE
result[46] <= integer_result_reg[46].DB_MAX_OUTPUT_PORT_TYPE
result[47] <= integer_result_reg[47].DB_MAX_OUTPUT_PORT_TYPE
result[48] <= integer_result_reg[48].DB_MAX_OUTPUT_PORT_TYPE
result[49] <= integer_result_reg[49].DB_MAX_OUTPUT_PORT_TYPE
result[50] <= integer_result_reg[50].DB_MAX_OUTPUT_PORT_TYPE
result[51] <= integer_result_reg[51].DB_MAX_OUTPUT_PORT_TYPE
result[52] <= integer_result_reg[52].DB_MAX_OUTPUT_PORT_TYPE
result[53] <= integer_result_reg[53].DB_MAX_OUTPUT_PORT_TYPE
result[54] <= integer_result_reg[54].DB_MAX_OUTPUT_PORT_TYPE
result[55] <= integer_result_reg[55].DB_MAX_OUTPUT_PORT_TYPE
result[56] <= integer_result_reg[56].DB_MAX_OUTPUT_PORT_TYPE
result[57] <= integer_result_reg[57].DB_MAX_OUTPUT_PORT_TYPE
result[58] <= integer_result_reg[58].DB_MAX_OUTPUT_PORT_TYPE
result[59] <= integer_result_reg[59].DB_MAX_OUTPUT_PORT_TYPE
result[60] <= integer_result_reg[60].DB_MAX_OUTPUT_PORT_TYPE
result[61] <= integer_result_reg[61].DB_MAX_OUTPUT_PORT_TYPE
result[62] <= integer_result_reg[62].DB_MAX_OUTPUT_PORT_TYPE
result[63] <= integer_result_reg[63].DB_MAX_OUTPUT_PORT_TYPE


|ProCam|convert2:f2i|convert2_altfp_convert_v1n:convert2_altfp_convert_v1n_component|convert2_altbarrel_shift_80g:altbarrel_shift6
aclr => sel_pipec6r1d.ACLR
aclr => sel_pipec5r1d.ACLR
aclr => sel_pipec4r1d.ACLR
aclr => sbit_piper2d[0].ACLR
aclr => sbit_piper2d[1].ACLR
aclr => sbit_piper2d[2].ACLR
aclr => sbit_piper2d[3].ACLR
aclr => sbit_piper2d[4].ACLR
aclr => sbit_piper2d[5].ACLR
aclr => sbit_piper2d[6].ACLR
aclr => sbit_piper2d[7].ACLR
aclr => sbit_piper2d[8].ACLR
aclr => sbit_piper2d[9].ACLR
aclr => sbit_piper2d[10].ACLR
aclr => sbit_piper2d[11].ACLR
aclr => sbit_piper2d[12].ACLR
aclr => sbit_piper2d[13].ACLR
aclr => sbit_piper2d[14].ACLR
aclr => sbit_piper2d[15].ACLR
aclr => sbit_piper2d[16].ACLR
aclr => sbit_piper2d[17].ACLR
aclr => sbit_piper2d[18].ACLR
aclr => sbit_piper2d[19].ACLR
aclr => sbit_piper2d[20].ACLR
aclr => sbit_piper2d[21].ACLR
aclr => sbit_piper2d[22].ACLR
aclr => sbit_piper2d[23].ACLR
aclr => sbit_piper2d[24].ACLR
aclr => sbit_piper2d[25].ACLR
aclr => sbit_piper2d[26].ACLR
aclr => sbit_piper2d[27].ACLR
aclr => sbit_piper2d[28].ACLR
aclr => sbit_piper2d[29].ACLR
aclr => sbit_piper2d[30].ACLR
aclr => sbit_piper2d[31].ACLR
aclr => sbit_piper2d[32].ACLR
aclr => sbit_piper2d[33].ACLR
aclr => sbit_piper2d[34].ACLR
aclr => sbit_piper2d[35].ACLR
aclr => sbit_piper2d[36].ACLR
aclr => sbit_piper2d[37].ACLR
aclr => sbit_piper2d[38].ACLR
aclr => sbit_piper2d[39].ACLR
aclr => sbit_piper2d[40].ACLR
aclr => sbit_piper2d[41].ACLR
aclr => sbit_piper2d[42].ACLR
aclr => sbit_piper2d[43].ACLR
aclr => sbit_piper2d[44].ACLR
aclr => sbit_piper2d[45].ACLR
aclr => sbit_piper2d[46].ACLR
aclr => sbit_piper2d[47].ACLR
aclr => sbit_piper2d[48].ACLR
aclr => sbit_piper2d[49].ACLR
aclr => sbit_piper2d[50].ACLR
aclr => sbit_piper2d[51].ACLR
aclr => sbit_piper2d[52].ACLR
aclr => sbit_piper2d[53].ACLR
aclr => sbit_piper2d[54].ACLR
aclr => sbit_piper2d[55].ACLR
aclr => sbit_piper2d[56].ACLR
aclr => sbit_piper2d[57].ACLR
aclr => sbit_piper2d[58].ACLR
aclr => sbit_piper2d[59].ACLR
aclr => sbit_piper2d[60].ACLR
aclr => sbit_piper2d[61].ACLR
aclr => sbit_piper2d[62].ACLR
aclr => sbit_piper2d[63].ACLR
aclr => sbit_piper2d[64].ACLR
aclr => sbit_piper2d[65].ACLR
aclr => sbit_piper2d[66].ACLR
aclr => sbit_piper2d[67].ACLR
aclr => sbit_piper2d[68].ACLR
aclr => sbit_piper2d[69].ACLR
aclr => sbit_piper2d[70].ACLR
aclr => sbit_piper2d[71].ACLR
aclr => sbit_piper2d[72].ACLR
aclr => sbit_piper2d[73].ACLR
aclr => sbit_piper2d[74].ACLR
aclr => sbit_piper2d[75].ACLR
aclr => sbit_piper2d[76].ACLR
aclr => sbit_piper2d[77].ACLR
aclr => sbit_piper2d[78].ACLR
aclr => sbit_piper2d[79].ACLR
aclr => sbit_piper2d[80].ACLR
aclr => sbit_piper2d[81].ACLR
aclr => sbit_piper2d[82].ACLR
aclr => sbit_piper2d[83].ACLR
aclr => sbit_piper2d[84].ACLR
aclr => sbit_piper2d[85].ACLR
aclr => sbit_piper1d[0].ACLR
aclr => sbit_piper1d[1].ACLR
aclr => sbit_piper1d[2].ACLR
aclr => sbit_piper1d[3].ACLR
aclr => sbit_piper1d[4].ACLR
aclr => sbit_piper1d[5].ACLR
aclr => sbit_piper1d[6].ACLR
aclr => sbit_piper1d[7].ACLR
aclr => sbit_piper1d[8].ACLR
aclr => sbit_piper1d[9].ACLR
aclr => sbit_piper1d[10].ACLR
aclr => sbit_piper1d[11].ACLR
aclr => sbit_piper1d[12].ACLR
aclr => sbit_piper1d[13].ACLR
aclr => sbit_piper1d[14].ACLR
aclr => sbit_piper1d[15].ACLR
aclr => sbit_piper1d[16].ACLR
aclr => sbit_piper1d[17].ACLR
aclr => sbit_piper1d[18].ACLR
aclr => sbit_piper1d[19].ACLR
aclr => sbit_piper1d[20].ACLR
aclr => sbit_piper1d[21].ACLR
aclr => sbit_piper1d[22].ACLR
aclr => sbit_piper1d[23].ACLR
aclr => sbit_piper1d[24].ACLR
aclr => sbit_piper1d[25].ACLR
aclr => sbit_piper1d[26].ACLR
aclr => sbit_piper1d[27].ACLR
aclr => sbit_piper1d[28].ACLR
aclr => sbit_piper1d[29].ACLR
aclr => sbit_piper1d[30].ACLR
aclr => sbit_piper1d[31].ACLR
aclr => sbit_piper1d[32].ACLR
aclr => sbit_piper1d[33].ACLR
aclr => sbit_piper1d[34].ACLR
aclr => sbit_piper1d[35].ACLR
aclr => sbit_piper1d[36].ACLR
aclr => sbit_piper1d[37].ACLR
aclr => sbit_piper1d[38].ACLR
aclr => sbit_piper1d[39].ACLR
aclr => sbit_piper1d[40].ACLR
aclr => sbit_piper1d[41].ACLR
aclr => sbit_piper1d[42].ACLR
aclr => sbit_piper1d[43].ACLR
aclr => sbit_piper1d[44].ACLR
aclr => sbit_piper1d[45].ACLR
aclr => sbit_piper1d[46].ACLR
aclr => sbit_piper1d[47].ACLR
aclr => sbit_piper1d[48].ACLR
aclr => sbit_piper1d[49].ACLR
aclr => sbit_piper1d[50].ACLR
aclr => sbit_piper1d[51].ACLR
aclr => sbit_piper1d[52].ACLR
aclr => sbit_piper1d[53].ACLR
aclr => sbit_piper1d[54].ACLR
aclr => sbit_piper1d[55].ACLR
aclr => sbit_piper1d[56].ACLR
aclr => sbit_piper1d[57].ACLR
aclr => sbit_piper1d[58].ACLR
aclr => sbit_piper1d[59].ACLR
aclr => sbit_piper1d[60].ACLR
aclr => sbit_piper1d[61].ACLR
aclr => sbit_piper1d[62].ACLR
aclr => sbit_piper1d[63].ACLR
aclr => sbit_piper1d[64].ACLR
aclr => sbit_piper1d[65].ACLR
aclr => sbit_piper1d[66].ACLR
aclr => sbit_piper1d[67].ACLR
aclr => sbit_piper1d[68].ACLR
aclr => sbit_piper1d[69].ACLR
aclr => sbit_piper1d[70].ACLR
aclr => sbit_piper1d[71].ACLR
aclr => sbit_piper1d[72].ACLR
aclr => sbit_piper1d[73].ACLR
aclr => sbit_piper1d[74].ACLR
aclr => sbit_piper1d[75].ACLR
aclr => sbit_piper1d[76].ACLR
aclr => sbit_piper1d[77].ACLR
aclr => sbit_piper1d[78].ACLR
aclr => sbit_piper1d[79].ACLR
aclr => sbit_piper1d[80].ACLR
aclr => sbit_piper1d[81].ACLR
aclr => sbit_piper1d[82].ACLR
aclr => sbit_piper1d[83].ACLR
aclr => sbit_piper1d[84].ACLR
aclr => sbit_piper1d[85].ACLR
aclr => dir_pipe[0].ACLR
clk_en => dir_pipe[0].ENA
clk_en => sbit_piper1d[85].ENA
clk_en => sbit_piper1d[84].ENA
clk_en => sbit_piper1d[83].ENA
clk_en => sbit_piper1d[82].ENA
clk_en => sbit_piper1d[81].ENA
clk_en => sbit_piper1d[80].ENA
clk_en => sbit_piper1d[79].ENA
clk_en => sbit_piper1d[78].ENA
clk_en => sbit_piper1d[77].ENA
clk_en => sbit_piper1d[76].ENA
clk_en => sbit_piper1d[75].ENA
clk_en => sbit_piper1d[74].ENA
clk_en => sbit_piper1d[73].ENA
clk_en => sbit_piper1d[72].ENA
clk_en => sbit_piper1d[71].ENA
clk_en => sbit_piper1d[70].ENA
clk_en => sbit_piper1d[69].ENA
clk_en => sbit_piper1d[68].ENA
clk_en => sbit_piper1d[67].ENA
clk_en => sbit_piper1d[66].ENA
clk_en => sbit_piper1d[65].ENA
clk_en => sbit_piper1d[64].ENA
clk_en => sbit_piper1d[63].ENA
clk_en => sbit_piper1d[62].ENA
clk_en => sbit_piper1d[61].ENA
clk_en => sbit_piper1d[60].ENA
clk_en => sbit_piper1d[59].ENA
clk_en => sbit_piper1d[58].ENA
clk_en => sbit_piper1d[57].ENA
clk_en => sbit_piper1d[56].ENA
clk_en => sbit_piper1d[55].ENA
clk_en => sbit_piper1d[54].ENA
clk_en => sbit_piper1d[53].ENA
clk_en => sbit_piper1d[52].ENA
clk_en => sbit_piper1d[51].ENA
clk_en => sbit_piper1d[50].ENA
clk_en => sbit_piper1d[49].ENA
clk_en => sbit_piper1d[48].ENA
clk_en => sbit_piper1d[47].ENA
clk_en => sbit_piper1d[46].ENA
clk_en => sbit_piper1d[45].ENA
clk_en => sbit_piper1d[44].ENA
clk_en => sbit_piper1d[43].ENA
clk_en => sbit_piper1d[42].ENA
clk_en => sbit_piper1d[41].ENA
clk_en => sbit_piper1d[40].ENA
clk_en => sbit_piper1d[39].ENA
clk_en => sbit_piper1d[38].ENA
clk_en => sbit_piper1d[37].ENA
clk_en => sbit_piper1d[36].ENA
clk_en => sbit_piper1d[35].ENA
clk_en => sbit_piper1d[34].ENA
clk_en => sbit_piper1d[33].ENA
clk_en => sbit_piper1d[32].ENA
clk_en => sbit_piper1d[31].ENA
clk_en => sbit_piper1d[30].ENA
clk_en => sbit_piper1d[29].ENA
clk_en => sbit_piper1d[28].ENA
clk_en => sbit_piper1d[27].ENA
clk_en => sbit_piper1d[26].ENA
clk_en => sbit_piper1d[25].ENA
clk_en => sbit_piper1d[24].ENA
clk_en => sbit_piper1d[23].ENA
clk_en => sbit_piper1d[22].ENA
clk_en => sbit_piper1d[21].ENA
clk_en => sbit_piper1d[20].ENA
clk_en => sbit_piper1d[19].ENA
clk_en => sbit_piper1d[18].ENA
clk_en => sbit_piper1d[17].ENA
clk_en => sbit_piper1d[16].ENA
clk_en => sbit_piper1d[15].ENA
clk_en => sbit_piper1d[14].ENA
clk_en => sbit_piper1d[13].ENA
clk_en => sbit_piper1d[12].ENA
clk_en => sbit_piper1d[11].ENA
clk_en => sbit_piper1d[10].ENA
clk_en => sbit_piper1d[9].ENA
clk_en => sbit_piper1d[8].ENA
clk_en => sbit_piper1d[7].ENA
clk_en => sbit_piper1d[6].ENA
clk_en => sbit_piper1d[5].ENA
clk_en => sbit_piper1d[4].ENA
clk_en => sbit_piper1d[3].ENA
clk_en => sbit_piper1d[2].ENA
clk_en => sbit_piper1d[1].ENA
clk_en => sbit_piper1d[0].ENA
clk_en => sbit_piper2d[85].ENA
clk_en => sbit_piper2d[84].ENA
clk_en => sbit_piper2d[83].ENA
clk_en => sbit_piper2d[82].ENA
clk_en => sbit_piper2d[81].ENA
clk_en => sbit_piper2d[80].ENA
clk_en => sbit_piper2d[79].ENA
clk_en => sbit_piper2d[78].ENA
clk_en => sbit_piper2d[77].ENA
clk_en => sbit_piper2d[76].ENA
clk_en => sbit_piper2d[75].ENA
clk_en => sbit_piper2d[74].ENA
clk_en => sbit_piper2d[73].ENA
clk_en => sbit_piper2d[72].ENA
clk_en => sbit_piper2d[71].ENA
clk_en => sbit_piper2d[70].ENA
clk_en => sbit_piper2d[69].ENA
clk_en => sbit_piper2d[68].ENA
clk_en => sbit_piper2d[67].ENA
clk_en => sbit_piper2d[66].ENA
clk_en => sbit_piper2d[65].ENA
clk_en => sbit_piper2d[64].ENA
clk_en => sbit_piper2d[63].ENA
clk_en => sbit_piper2d[62].ENA
clk_en => sbit_piper2d[61].ENA
clk_en => sbit_piper2d[60].ENA
clk_en => sbit_piper2d[59].ENA
clk_en => sbit_piper2d[58].ENA
clk_en => sbit_piper2d[57].ENA
clk_en => sbit_piper2d[56].ENA
clk_en => sbit_piper2d[55].ENA
clk_en => sbit_piper2d[54].ENA
clk_en => sbit_piper2d[53].ENA
clk_en => sbit_piper2d[52].ENA
clk_en => sbit_piper2d[51].ENA
clk_en => sbit_piper2d[50].ENA
clk_en => sbit_piper2d[49].ENA
clk_en => sbit_piper2d[48].ENA
clk_en => sbit_piper2d[47].ENA
clk_en => sbit_piper2d[46].ENA
clk_en => sbit_piper2d[45].ENA
clk_en => sbit_piper2d[44].ENA
clk_en => sbit_piper2d[43].ENA
clk_en => sbit_piper2d[42].ENA
clk_en => sbit_piper2d[41].ENA
clk_en => sbit_piper2d[40].ENA
clk_en => sbit_piper2d[39].ENA
clk_en => sbit_piper2d[38].ENA
clk_en => sbit_piper2d[37].ENA
clk_en => sbit_piper2d[36].ENA
clk_en => sbit_piper2d[35].ENA
clk_en => sbit_piper2d[34].ENA
clk_en => sbit_piper2d[33].ENA
clk_en => sbit_piper2d[32].ENA
clk_en => sbit_piper2d[31].ENA
clk_en => sbit_piper2d[30].ENA
clk_en => sbit_piper2d[29].ENA
clk_en => sbit_piper2d[28].ENA
clk_en => sbit_piper2d[27].ENA
clk_en => sbit_piper2d[26].ENA
clk_en => sbit_piper2d[25].ENA
clk_en => sbit_piper2d[24].ENA
clk_en => sbit_piper2d[23].ENA
clk_en => sbit_piper2d[22].ENA
clk_en => sbit_piper2d[21].ENA
clk_en => sbit_piper2d[20].ENA
clk_en => sbit_piper2d[19].ENA
clk_en => sbit_piper2d[18].ENA
clk_en => sbit_piper2d[17].ENA
clk_en => sbit_piper2d[16].ENA
clk_en => sbit_piper2d[15].ENA
clk_en => sbit_piper2d[14].ENA
clk_en => sbit_piper2d[13].ENA
clk_en => sbit_piper2d[12].ENA
clk_en => sbit_piper2d[11].ENA
clk_en => sbit_piper2d[10].ENA
clk_en => sbit_piper2d[9].ENA
clk_en => sbit_piper2d[8].ENA
clk_en => sbit_piper2d[7].ENA
clk_en => sbit_piper2d[6].ENA
clk_en => sbit_piper2d[5].ENA
clk_en => sbit_piper2d[4].ENA
clk_en => sbit_piper2d[3].ENA
clk_en => sbit_piper2d[2].ENA
clk_en => sbit_piper2d[1].ENA
clk_en => sbit_piper2d[0].ENA
clk_en => sel_pipec4r1d.ENA
clk_en => sel_pipec6r1d.ENA
clk_en => sel_pipec5r1d.ENA
clock => sel_pipec6r1d.CLK
clock => sel_pipec5r1d.CLK
clock => sel_pipec4r1d.CLK
clock => sbit_piper2d[0].CLK
clock => sbit_piper2d[1].CLK
clock => sbit_piper2d[2].CLK
clock => sbit_piper2d[3].CLK
clock => sbit_piper2d[4].CLK
clock => sbit_piper2d[5].CLK
clock => sbit_piper2d[6].CLK
clock => sbit_piper2d[7].CLK
clock => sbit_piper2d[8].CLK
clock => sbit_piper2d[9].CLK
clock => sbit_piper2d[10].CLK
clock => sbit_piper2d[11].CLK
clock => sbit_piper2d[12].CLK
clock => sbit_piper2d[13].CLK
clock => sbit_piper2d[14].CLK
clock => sbit_piper2d[15].CLK
clock => sbit_piper2d[16].CLK
clock => sbit_piper2d[17].CLK
clock => sbit_piper2d[18].CLK
clock => sbit_piper2d[19].CLK
clock => sbit_piper2d[20].CLK
clock => sbit_piper2d[21].CLK
clock => sbit_piper2d[22].CLK
clock => sbit_piper2d[23].CLK
clock => sbit_piper2d[24].CLK
clock => sbit_piper2d[25].CLK
clock => sbit_piper2d[26].CLK
clock => sbit_piper2d[27].CLK
clock => sbit_piper2d[28].CLK
clock => sbit_piper2d[29].CLK
clock => sbit_piper2d[30].CLK
clock => sbit_piper2d[31].CLK
clock => sbit_piper2d[32].CLK
clock => sbit_piper2d[33].CLK
clock => sbit_piper2d[34].CLK
clock => sbit_piper2d[35].CLK
clock => sbit_piper2d[36].CLK
clock => sbit_piper2d[37].CLK
clock => sbit_piper2d[38].CLK
clock => sbit_piper2d[39].CLK
clock => sbit_piper2d[40].CLK
clock => sbit_piper2d[41].CLK
clock => sbit_piper2d[42].CLK
clock => sbit_piper2d[43].CLK
clock => sbit_piper2d[44].CLK
clock => sbit_piper2d[45].CLK
clock => sbit_piper2d[46].CLK
clock => sbit_piper2d[47].CLK
clock => sbit_piper2d[48].CLK
clock => sbit_piper2d[49].CLK
clock => sbit_piper2d[50].CLK
clock => sbit_piper2d[51].CLK
clock => sbit_piper2d[52].CLK
clock => sbit_piper2d[53].CLK
clock => sbit_piper2d[54].CLK
clock => sbit_piper2d[55].CLK
clock => sbit_piper2d[56].CLK
clock => sbit_piper2d[57].CLK
clock => sbit_piper2d[58].CLK
clock => sbit_piper2d[59].CLK
clock => sbit_piper2d[60].CLK
clock => sbit_piper2d[61].CLK
clock => sbit_piper2d[62].CLK
clock => sbit_piper2d[63].CLK
clock => sbit_piper2d[64].CLK
clock => sbit_piper2d[65].CLK
clock => sbit_piper2d[66].CLK
clock => sbit_piper2d[67].CLK
clock => sbit_piper2d[68].CLK
clock => sbit_piper2d[69].CLK
clock => sbit_piper2d[70].CLK
clock => sbit_piper2d[71].CLK
clock => sbit_piper2d[72].CLK
clock => sbit_piper2d[73].CLK
clock => sbit_piper2d[74].CLK
clock => sbit_piper2d[75].CLK
clock => sbit_piper2d[76].CLK
clock => sbit_piper2d[77].CLK
clock => sbit_piper2d[78].CLK
clock => sbit_piper2d[79].CLK
clock => sbit_piper2d[80].CLK
clock => sbit_piper2d[81].CLK
clock => sbit_piper2d[82].CLK
clock => sbit_piper2d[83].CLK
clock => sbit_piper2d[84].CLK
clock => sbit_piper2d[85].CLK
clock => sbit_piper1d[0].CLK
clock => sbit_piper1d[1].CLK
clock => sbit_piper1d[2].CLK
clock => sbit_piper1d[3].CLK
clock => sbit_piper1d[4].CLK
clock => sbit_piper1d[5].CLK
clock => sbit_piper1d[6].CLK
clock => sbit_piper1d[7].CLK
clock => sbit_piper1d[8].CLK
clock => sbit_piper1d[9].CLK
clock => sbit_piper1d[10].CLK
clock => sbit_piper1d[11].CLK
clock => sbit_piper1d[12].CLK
clock => sbit_piper1d[13].CLK
clock => sbit_piper1d[14].CLK
clock => sbit_piper1d[15].CLK
clock => sbit_piper1d[16].CLK
clock => sbit_piper1d[17].CLK
clock => sbit_piper1d[18].CLK
clock => sbit_piper1d[19].CLK
clock => sbit_piper1d[20].CLK
clock => sbit_piper1d[21].CLK
clock => sbit_piper1d[22].CLK
clock => sbit_piper1d[23].CLK
clock => sbit_piper1d[24].CLK
clock => sbit_piper1d[25].CLK
clock => sbit_piper1d[26].CLK
clock => sbit_piper1d[27].CLK
clock => sbit_piper1d[28].CLK
clock => sbit_piper1d[29].CLK
clock => sbit_piper1d[30].CLK
clock => sbit_piper1d[31].CLK
clock => sbit_piper1d[32].CLK
clock => sbit_piper1d[33].CLK
clock => sbit_piper1d[34].CLK
clock => sbit_piper1d[35].CLK
clock => sbit_piper1d[36].CLK
clock => sbit_piper1d[37].CLK
clock => sbit_piper1d[38].CLK
clock => sbit_piper1d[39].CLK
clock => sbit_piper1d[40].CLK
clock => sbit_piper1d[41].CLK
clock => sbit_piper1d[42].CLK
clock => sbit_piper1d[43].CLK
clock => sbit_piper1d[44].CLK
clock => sbit_piper1d[45].CLK
clock => sbit_piper1d[46].CLK
clock => sbit_piper1d[47].CLK
clock => sbit_piper1d[48].CLK
clock => sbit_piper1d[49].CLK
clock => sbit_piper1d[50].CLK
clock => sbit_piper1d[51].CLK
clock => sbit_piper1d[52].CLK
clock => sbit_piper1d[53].CLK
clock => sbit_piper1d[54].CLK
clock => sbit_piper1d[55].CLK
clock => sbit_piper1d[56].CLK
clock => sbit_piper1d[57].CLK
clock => sbit_piper1d[58].CLK
clock => sbit_piper1d[59].CLK
clock => sbit_piper1d[60].CLK
clock => sbit_piper1d[61].CLK
clock => sbit_piper1d[62].CLK
clock => sbit_piper1d[63].CLK
clock => sbit_piper1d[64].CLK
clock => sbit_piper1d[65].CLK
clock => sbit_piper1d[66].CLK
clock => sbit_piper1d[67].CLK
clock => sbit_piper1d[68].CLK
clock => sbit_piper1d[69].CLK
clock => sbit_piper1d[70].CLK
clock => sbit_piper1d[71].CLK
clock => sbit_piper1d[72].CLK
clock => sbit_piper1d[73].CLK
clock => sbit_piper1d[74].CLK
clock => sbit_piper1d[75].CLK
clock => sbit_piper1d[76].CLK
clock => sbit_piper1d[77].CLK
clock => sbit_piper1d[78].CLK
clock => sbit_piper1d[79].CLK
clock => sbit_piper1d[80].CLK
clock => sbit_piper1d[81].CLK
clock => sbit_piper1d[82].CLK
clock => sbit_piper1d[83].CLK
clock => sbit_piper1d[84].CLK
clock => sbit_piper1d[85].CLK
clock => dir_pipe[0].CLK
data[0] => smux_w.IN0
data[0] => smux_w.IN0
data[1] => smux_w.IN0
data[1] => smux_w.IN0
data[2] => smux_w.IN0
data[2] => smux_w.IN0
data[3] => smux_w.IN0
data[3] => smux_w.IN0
data[4] => smux_w.IN0
data[4] => smux_w.IN0
data[5] => smux_w.IN0
data[5] => smux_w.IN0
data[6] => smux_w.IN0
data[6] => smux_w.IN0
data[7] => smux_w.IN0
data[7] => smux_w.IN0
data[8] => smux_w.IN0
data[8] => smux_w.IN0
data[9] => smux_w.IN0
data[9] => smux_w.IN0
data[10] => smux_w.IN0
data[10] => smux_w.IN0
data[11] => smux_w.IN0
data[11] => smux_w.IN0
data[12] => smux_w.IN0
data[12] => smux_w.IN0
data[13] => smux_w.IN0
data[13] => smux_w.IN0
data[14] => smux_w.IN0
data[14] => smux_w.IN0
data[15] => smux_w.IN0
data[15] => smux_w.IN0
data[16] => smux_w.IN0
data[16] => smux_w.IN0
data[17] => smux_w.IN0
data[17] => smux_w.IN0
data[18] => smux_w.IN0
data[18] => smux_w.IN0
data[19] => smux_w.IN0
data[19] => smux_w.IN0
data[20] => smux_w.IN0
data[20] => smux_w.IN0
data[21] => smux_w.IN0
data[21] => smux_w.IN0
data[22] => smux_w.IN0
data[22] => smux_w.IN0
data[23] => smux_w.IN0
data[23] => smux_w.IN0
data[24] => smux_w.IN0
data[24] => smux_w.IN0
data[25] => smux_w.IN0
data[25] => smux_w.IN0
data[26] => smux_w.IN0
data[26] => smux_w.IN0
data[27] => smux_w.IN0
data[27] => smux_w.IN0
data[28] => smux_w.IN0
data[28] => smux_w.IN0
data[29] => smux_w.IN0
data[29] => smux_w.IN0
data[30] => smux_w.IN0
data[30] => smux_w.IN0
data[31] => smux_w.IN0
data[31] => smux_w.IN0
data[32] => smux_w.IN0
data[32] => smux_w.IN0
data[33] => smux_w.IN0
data[33] => smux_w.IN0
data[34] => smux_w.IN0
data[34] => smux_w.IN0
data[35] => smux_w.IN0
data[35] => smux_w.IN0
data[36] => smux_w.IN0
data[36] => smux_w.IN0
data[37] => smux_w.IN0
data[37] => smux_w.IN0
data[38] => smux_w.IN0
data[38] => smux_w.IN0
data[39] => smux_w.IN0
data[39] => smux_w.IN0
data[40] => smux_w.IN0
data[40] => smux_w.IN0
data[41] => smux_w.IN0
data[41] => smux_w.IN0
data[42] => smux_w.IN0
data[42] => smux_w.IN0
data[43] => smux_w.IN0
data[43] => smux_w.IN0
data[44] => smux_w.IN0
data[44] => smux_w.IN0
data[45] => smux_w.IN0
data[45] => smux_w.IN0
data[46] => smux_w.IN0
data[46] => smux_w.IN0
data[47] => smux_w.IN0
data[47] => smux_w.IN0
data[48] => smux_w.IN0
data[48] => smux_w.IN0
data[49] => smux_w.IN0
data[49] => smux_w.IN0
data[50] => smux_w.IN0
data[50] => smux_w.IN0
data[51] => smux_w.IN0
data[51] => smux_w.IN0
data[52] => smux_w.IN0
data[52] => smux_w.IN0
data[53] => smux_w.IN0
data[53] => smux_w.IN0
data[54] => smux_w.IN0
data[54] => smux_w.IN0
data[55] => smux_w.IN0
data[55] => smux_w.IN0
data[56] => smux_w.IN0
data[56] => smux_w.IN0
data[57] => smux_w.IN0
data[57] => smux_w.IN0
data[58] => smux_w.IN0
data[58] => smux_w.IN0
data[59] => smux_w.IN0
data[59] => smux_w.IN0
data[60] => smux_w.IN0
data[60] => smux_w.IN0
data[61] => smux_w.IN0
data[61] => smux_w.IN0
data[62] => smux_w.IN0
data[62] => smux_w.IN0
data[63] => smux_w.IN0
data[63] => smux_w.IN0
data[64] => smux_w.IN0
data[64] => smux_w.IN0
data[65] => smux_w.IN0
data[65] => smux_w.IN0
data[66] => smux_w.IN0
data[66] => smux_w.IN0
data[67] => smux_w.IN0
data[67] => smux_w.IN0
data[68] => smux_w.IN0
data[68] => smux_w.IN0
data[69] => smux_w.IN0
data[69] => smux_w.IN0
data[70] => smux_w.IN0
data[70] => smux_w.IN0
data[71] => smux_w.IN0
data[71] => smux_w.IN0
data[72] => smux_w.IN0
data[72] => smux_w.IN0
data[73] => smux_w.IN0
data[73] => smux_w.IN0
data[74] => smux_w.IN0
data[74] => smux_w.IN0
data[75] => smux_w.IN0
data[75] => smux_w.IN0
data[76] => smux_w.IN0
data[76] => smux_w.IN0
data[77] => smux_w.IN0
data[77] => smux_w.IN0
data[78] => smux_w.IN0
data[78] => smux_w.IN0
data[79] => smux_w.IN0
data[79] => smux_w.IN0
data[80] => smux_w.IN0
data[80] => smux_w.IN0
data[81] => smux_w.IN0
data[81] => smux_w.IN0
data[82] => smux_w.IN0
data[82] => smux_w.IN0
data[83] => smux_w.IN0
data[83] => smux_w.IN0
data[84] => smux_w.IN0
data[84] => smux_w.IN0
data[85] => smux_w.IN0
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[4] => sel_pipec4r1d.DATAIN
distance[5] => sel_pipec5r1d.DATAIN
distance[6] => sel_pipec6r1d.DATAIN
result[0] <= sbit_piper2d[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= sbit_piper2d[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= sbit_piper2d[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= sbit_piper2d[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= sbit_piper2d[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= sbit_piper2d[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= sbit_piper2d[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= sbit_piper2d[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= sbit_piper2d[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= sbit_piper2d[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= sbit_piper2d[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= sbit_piper2d[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= sbit_piper2d[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= sbit_piper2d[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= sbit_piper2d[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= sbit_piper2d[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= sbit_piper2d[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= sbit_piper2d[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= sbit_piper2d[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= sbit_piper2d[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= sbit_piper2d[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= sbit_piper2d[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= sbit_piper2d[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= sbit_piper2d[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= sbit_piper2d[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= sbit_piper2d[25].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= sbit_piper2d[26].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= sbit_piper2d[27].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= sbit_piper2d[28].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= sbit_piper2d[29].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= sbit_piper2d[30].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= sbit_piper2d[31].DB_MAX_OUTPUT_PORT_TYPE
result[32] <= sbit_piper2d[32].DB_MAX_OUTPUT_PORT_TYPE
result[33] <= sbit_piper2d[33].DB_MAX_OUTPUT_PORT_TYPE
result[34] <= sbit_piper2d[34].DB_MAX_OUTPUT_PORT_TYPE
result[35] <= sbit_piper2d[35].DB_MAX_OUTPUT_PORT_TYPE
result[36] <= sbit_piper2d[36].DB_MAX_OUTPUT_PORT_TYPE
result[37] <= sbit_piper2d[37].DB_MAX_OUTPUT_PORT_TYPE
result[38] <= sbit_piper2d[38].DB_MAX_OUTPUT_PORT_TYPE
result[39] <= sbit_piper2d[39].DB_MAX_OUTPUT_PORT_TYPE
result[40] <= sbit_piper2d[40].DB_MAX_OUTPUT_PORT_TYPE
result[41] <= sbit_piper2d[41].DB_MAX_OUTPUT_PORT_TYPE
result[42] <= sbit_piper2d[42].DB_MAX_OUTPUT_PORT_TYPE
result[43] <= sbit_piper2d[43].DB_MAX_OUTPUT_PORT_TYPE
result[44] <= sbit_piper2d[44].DB_MAX_OUTPUT_PORT_TYPE
result[45] <= sbit_piper2d[45].DB_MAX_OUTPUT_PORT_TYPE
result[46] <= sbit_piper2d[46].DB_MAX_OUTPUT_PORT_TYPE
result[47] <= sbit_piper2d[47].DB_MAX_OUTPUT_PORT_TYPE
result[48] <= sbit_piper2d[48].DB_MAX_OUTPUT_PORT_TYPE
result[49] <= sbit_piper2d[49].DB_MAX_OUTPUT_PORT_TYPE
result[50] <= sbit_piper2d[50].DB_MAX_OUTPUT_PORT_TYPE
result[51] <= sbit_piper2d[51].DB_MAX_OUTPUT_PORT_TYPE
result[52] <= sbit_piper2d[52].DB_MAX_OUTPUT_PORT_TYPE
result[53] <= sbit_piper2d[53].DB_MAX_OUTPUT_PORT_TYPE
result[54] <= sbit_piper2d[54].DB_MAX_OUTPUT_PORT_TYPE
result[55] <= sbit_piper2d[55].DB_MAX_OUTPUT_PORT_TYPE
result[56] <= sbit_piper2d[56].DB_MAX_OUTPUT_PORT_TYPE
result[57] <= sbit_piper2d[57].DB_MAX_OUTPUT_PORT_TYPE
result[58] <= sbit_piper2d[58].DB_MAX_OUTPUT_PORT_TYPE
result[59] <= sbit_piper2d[59].DB_MAX_OUTPUT_PORT_TYPE
result[60] <= sbit_piper2d[60].DB_MAX_OUTPUT_PORT_TYPE
result[61] <= sbit_piper2d[61].DB_MAX_OUTPUT_PORT_TYPE
result[62] <= sbit_piper2d[62].DB_MAX_OUTPUT_PORT_TYPE
result[63] <= sbit_piper2d[63].DB_MAX_OUTPUT_PORT_TYPE
result[64] <= sbit_piper2d[64].DB_MAX_OUTPUT_PORT_TYPE
result[65] <= sbit_piper2d[65].DB_MAX_OUTPUT_PORT_TYPE
result[66] <= sbit_piper2d[66].DB_MAX_OUTPUT_PORT_TYPE
result[67] <= sbit_piper2d[67].DB_MAX_OUTPUT_PORT_TYPE
result[68] <= sbit_piper2d[68].DB_MAX_OUTPUT_PORT_TYPE
result[69] <= sbit_piper2d[69].DB_MAX_OUTPUT_PORT_TYPE
result[70] <= sbit_piper2d[70].DB_MAX_OUTPUT_PORT_TYPE
result[71] <= sbit_piper2d[71].DB_MAX_OUTPUT_PORT_TYPE
result[72] <= sbit_piper2d[72].DB_MAX_OUTPUT_PORT_TYPE
result[73] <= sbit_piper2d[73].DB_MAX_OUTPUT_PORT_TYPE
result[74] <= sbit_piper2d[74].DB_MAX_OUTPUT_PORT_TYPE
result[75] <= sbit_piper2d[75].DB_MAX_OUTPUT_PORT_TYPE
result[76] <= sbit_piper2d[76].DB_MAX_OUTPUT_PORT_TYPE
result[77] <= sbit_piper2d[77].DB_MAX_OUTPUT_PORT_TYPE
result[78] <= sbit_piper2d[78].DB_MAX_OUTPUT_PORT_TYPE
result[79] <= sbit_piper2d[79].DB_MAX_OUTPUT_PORT_TYPE
result[80] <= sbit_piper2d[80].DB_MAX_OUTPUT_PORT_TYPE
result[81] <= sbit_piper2d[81].DB_MAX_OUTPUT_PORT_TYPE
result[82] <= sbit_piper2d[82].DB_MAX_OUTPUT_PORT_TYPE
result[83] <= sbit_piper2d[83].DB_MAX_OUTPUT_PORT_TYPE
result[84] <= sbit_piper2d[84].DB_MAX_OUTPUT_PORT_TYPE
result[85] <= sbit_piper2d[85].DB_MAX_OUTPUT_PORT_TYPE


|ProCam|convert2:f2i|convert2_altfp_convert_v1n:convert2_altfp_convert_v1n_component|lpm_add_sub:add_sub4
dataa[0] => add_sub_q0f:auto_generated.dataa[0]
dataa[1] => add_sub_q0f:auto_generated.dataa[1]
dataa[2] => add_sub_q0f:auto_generated.dataa[2]
dataa[3] => add_sub_q0f:auto_generated.dataa[3]
dataa[4] => add_sub_q0f:auto_generated.dataa[4]
dataa[5] => add_sub_q0f:auto_generated.dataa[5]
dataa[6] => add_sub_q0f:auto_generated.dataa[6]
dataa[7] => add_sub_q0f:auto_generated.dataa[7]
datab[0] => add_sub_q0f:auto_generated.datab[0]
datab[1] => add_sub_q0f:auto_generated.datab[1]
datab[2] => add_sub_q0f:auto_generated.datab[2]
datab[3] => add_sub_q0f:auto_generated.datab[3]
datab[4] => add_sub_q0f:auto_generated.datab[4]
datab[5] => add_sub_q0f:auto_generated.datab[5]
datab[6] => add_sub_q0f:auto_generated.datab[6]
datab[7] => add_sub_q0f:auto_generated.datab[7]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_q0f:auto_generated.result[0]
result[1] <= add_sub_q0f:auto_generated.result[1]
result[2] <= add_sub_q0f:auto_generated.result[2]
result[3] <= add_sub_q0f:auto_generated.result[3]
result[4] <= add_sub_q0f:auto_generated.result[4]
result[5] <= add_sub_q0f:auto_generated.result[5]
result[6] <= add_sub_q0f:auto_generated.result[6]
result[7] <= add_sub_q0f:auto_generated.result[7]
cout <= <GND>
overflow <= <GND>


|ProCam|convert2:f2i|convert2_altfp_convert_v1n:convert2_altfp_convert_v1n_component|lpm_add_sub:add_sub4|add_sub_q0f:auto_generated
dataa[0] => op_1.IN15
dataa[1] => op_1.IN13
dataa[2] => op_1.IN11
dataa[3] => op_1.IN9
dataa[4] => op_1.IN7
dataa[5] => op_1.IN5
dataa[6] => op_1.IN3
dataa[7] => op_1.IN1
datab[0] => op_1.IN16
datab[1] => op_1.IN14
datab[2] => op_1.IN12
datab[3] => op_1.IN10
datab[4] => op_1.IN8
datab[5] => op_1.IN6
datab[6] => op_1.IN4
datab[7] => op_1.IN2
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|ProCam|convert2:f2i|convert2_altfp_convert_v1n:convert2_altfp_convert_v1n_component|lpm_add_sub:add_sub5
dataa[0] => add_sub_ove:auto_generated.dataa[0]
dataa[1] => add_sub_ove:auto_generated.dataa[1]
dataa[2] => add_sub_ove:auto_generated.dataa[2]
dataa[3] => add_sub_ove:auto_generated.dataa[3]
dataa[4] => add_sub_ove:auto_generated.dataa[4]
dataa[5] => add_sub_ove:auto_generated.dataa[5]
dataa[6] => add_sub_ove:auto_generated.dataa[6]
datab[0] => add_sub_ove:auto_generated.datab[0]
datab[1] => add_sub_ove:auto_generated.datab[1]
datab[2] => add_sub_ove:auto_generated.datab[2]
datab[3] => add_sub_ove:auto_generated.datab[3]
datab[4] => add_sub_ove:auto_generated.datab[4]
datab[5] => add_sub_ove:auto_generated.datab[5]
datab[6] => add_sub_ove:auto_generated.datab[6]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_ove:auto_generated.result[0]
result[1] <= add_sub_ove:auto_generated.result[1]
result[2] <= add_sub_ove:auto_generated.result[2]
result[3] <= add_sub_ove:auto_generated.result[3]
result[4] <= add_sub_ove:auto_generated.result[4]
result[5] <= add_sub_ove:auto_generated.result[5]
result[6] <= add_sub_ove:auto_generated.result[6]
cout <= <GND>
overflow <= <GND>


|ProCam|convert2:f2i|convert2_altfp_convert_v1n:convert2_altfp_convert_v1n_component|lpm_add_sub:add_sub5|add_sub_ove:auto_generated
dataa[0] => op_1.IN12
dataa[1] => op_1.IN10
dataa[2] => op_1.IN8
dataa[3] => op_1.IN6
dataa[4] => op_1.IN4
dataa[5] => op_1.IN2
dataa[6] => op_1.IN0
datab[0] => op_1.IN13
datab[1] => op_1.IN11
datab[2] => op_1.IN9
datab[3] => op_1.IN7
datab[4] => op_1.IN5
datab[5] => op_1.IN3
datab[6] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|ProCam|convert2:f2i|convert2_altfp_convert_v1n:convert2_altfp_convert_v1n_component|lpm_add_sub:add_sub7
dataa[0] => add_sub_5gf:auto_generated.dataa[0]
dataa[1] => add_sub_5gf:auto_generated.dataa[1]
dataa[2] => add_sub_5gf:auto_generated.dataa[2]
dataa[3] => add_sub_5gf:auto_generated.dataa[3]
dataa[4] => add_sub_5gf:auto_generated.dataa[4]
dataa[5] => add_sub_5gf:auto_generated.dataa[5]
dataa[6] => add_sub_5gf:auto_generated.dataa[6]
dataa[7] => add_sub_5gf:auto_generated.dataa[7]
dataa[8] => add_sub_5gf:auto_generated.dataa[8]
dataa[9] => add_sub_5gf:auto_generated.dataa[9]
dataa[10] => add_sub_5gf:auto_generated.dataa[10]
dataa[11] => add_sub_5gf:auto_generated.dataa[11]
dataa[12] => add_sub_5gf:auto_generated.dataa[12]
dataa[13] => add_sub_5gf:auto_generated.dataa[13]
dataa[14] => add_sub_5gf:auto_generated.dataa[14]
dataa[15] => add_sub_5gf:auto_generated.dataa[15]
dataa[16] => add_sub_5gf:auto_generated.dataa[16]
dataa[17] => add_sub_5gf:auto_generated.dataa[17]
dataa[18] => add_sub_5gf:auto_generated.dataa[18]
dataa[19] => add_sub_5gf:auto_generated.dataa[19]
dataa[20] => add_sub_5gf:auto_generated.dataa[20]
dataa[21] => add_sub_5gf:auto_generated.dataa[21]
dataa[22] => add_sub_5gf:auto_generated.dataa[22]
dataa[23] => add_sub_5gf:auto_generated.dataa[23]
dataa[24] => add_sub_5gf:auto_generated.dataa[24]
dataa[25] => add_sub_5gf:auto_generated.dataa[25]
dataa[26] => add_sub_5gf:auto_generated.dataa[26]
dataa[27] => add_sub_5gf:auto_generated.dataa[27]
dataa[28] => add_sub_5gf:auto_generated.dataa[28]
dataa[29] => add_sub_5gf:auto_generated.dataa[29]
dataa[30] => add_sub_5gf:auto_generated.dataa[30]
dataa[31] => add_sub_5gf:auto_generated.dataa[31]
dataa[32] => add_sub_5gf:auto_generated.dataa[32]
dataa[33] => add_sub_5gf:auto_generated.dataa[33]
dataa[34] => add_sub_5gf:auto_generated.dataa[34]
dataa[35] => add_sub_5gf:auto_generated.dataa[35]
dataa[36] => add_sub_5gf:auto_generated.dataa[36]
dataa[37] => add_sub_5gf:auto_generated.dataa[37]
dataa[38] => add_sub_5gf:auto_generated.dataa[38]
dataa[39] => add_sub_5gf:auto_generated.dataa[39]
dataa[40] => add_sub_5gf:auto_generated.dataa[40]
dataa[41] => add_sub_5gf:auto_generated.dataa[41]
dataa[42] => add_sub_5gf:auto_generated.dataa[42]
dataa[43] => add_sub_5gf:auto_generated.dataa[43]
dataa[44] => add_sub_5gf:auto_generated.dataa[44]
dataa[45] => add_sub_5gf:auto_generated.dataa[45]
dataa[46] => add_sub_5gf:auto_generated.dataa[46]
dataa[47] => add_sub_5gf:auto_generated.dataa[47]
dataa[48] => add_sub_5gf:auto_generated.dataa[48]
dataa[49] => add_sub_5gf:auto_generated.dataa[49]
dataa[50] => add_sub_5gf:auto_generated.dataa[50]
dataa[51] => add_sub_5gf:auto_generated.dataa[51]
dataa[52] => add_sub_5gf:auto_generated.dataa[52]
dataa[53] => add_sub_5gf:auto_generated.dataa[53]
dataa[54] => add_sub_5gf:auto_generated.dataa[54]
dataa[55] => add_sub_5gf:auto_generated.dataa[55]
dataa[56] => add_sub_5gf:auto_generated.dataa[56]
dataa[57] => add_sub_5gf:auto_generated.dataa[57]
dataa[58] => add_sub_5gf:auto_generated.dataa[58]
dataa[59] => add_sub_5gf:auto_generated.dataa[59]
dataa[60] => add_sub_5gf:auto_generated.dataa[60]
dataa[61] => add_sub_5gf:auto_generated.dataa[61]
dataa[62] => add_sub_5gf:auto_generated.dataa[62]
datab[0] => add_sub_5gf:auto_generated.datab[0]
datab[1] => add_sub_5gf:auto_generated.datab[1]
datab[2] => add_sub_5gf:auto_generated.datab[2]
datab[3] => add_sub_5gf:auto_generated.datab[3]
datab[4] => add_sub_5gf:auto_generated.datab[4]
datab[5] => add_sub_5gf:auto_generated.datab[5]
datab[6] => add_sub_5gf:auto_generated.datab[6]
datab[7] => add_sub_5gf:auto_generated.datab[7]
datab[8] => add_sub_5gf:auto_generated.datab[8]
datab[9] => add_sub_5gf:auto_generated.datab[9]
datab[10] => add_sub_5gf:auto_generated.datab[10]
datab[11] => add_sub_5gf:auto_generated.datab[11]
datab[12] => add_sub_5gf:auto_generated.datab[12]
datab[13] => add_sub_5gf:auto_generated.datab[13]
datab[14] => add_sub_5gf:auto_generated.datab[14]
datab[15] => add_sub_5gf:auto_generated.datab[15]
datab[16] => add_sub_5gf:auto_generated.datab[16]
datab[17] => add_sub_5gf:auto_generated.datab[17]
datab[18] => add_sub_5gf:auto_generated.datab[18]
datab[19] => add_sub_5gf:auto_generated.datab[19]
datab[20] => add_sub_5gf:auto_generated.datab[20]
datab[21] => add_sub_5gf:auto_generated.datab[21]
datab[22] => add_sub_5gf:auto_generated.datab[22]
datab[23] => add_sub_5gf:auto_generated.datab[23]
datab[24] => add_sub_5gf:auto_generated.datab[24]
datab[25] => add_sub_5gf:auto_generated.datab[25]
datab[26] => add_sub_5gf:auto_generated.datab[26]
datab[27] => add_sub_5gf:auto_generated.datab[27]
datab[28] => add_sub_5gf:auto_generated.datab[28]
datab[29] => add_sub_5gf:auto_generated.datab[29]
datab[30] => add_sub_5gf:auto_generated.datab[30]
datab[31] => add_sub_5gf:auto_generated.datab[31]
datab[32] => add_sub_5gf:auto_generated.datab[32]
datab[33] => add_sub_5gf:auto_generated.datab[33]
datab[34] => add_sub_5gf:auto_generated.datab[34]
datab[35] => add_sub_5gf:auto_generated.datab[35]
datab[36] => add_sub_5gf:auto_generated.datab[36]
datab[37] => add_sub_5gf:auto_generated.datab[37]
datab[38] => add_sub_5gf:auto_generated.datab[38]
datab[39] => add_sub_5gf:auto_generated.datab[39]
datab[40] => add_sub_5gf:auto_generated.datab[40]
datab[41] => add_sub_5gf:auto_generated.datab[41]
datab[42] => add_sub_5gf:auto_generated.datab[42]
datab[43] => add_sub_5gf:auto_generated.datab[43]
datab[44] => add_sub_5gf:auto_generated.datab[44]
datab[45] => add_sub_5gf:auto_generated.datab[45]
datab[46] => add_sub_5gf:auto_generated.datab[46]
datab[47] => add_sub_5gf:auto_generated.datab[47]
datab[48] => add_sub_5gf:auto_generated.datab[48]
datab[49] => add_sub_5gf:auto_generated.datab[49]
datab[50] => add_sub_5gf:auto_generated.datab[50]
datab[51] => add_sub_5gf:auto_generated.datab[51]
datab[52] => add_sub_5gf:auto_generated.datab[52]
datab[53] => add_sub_5gf:auto_generated.datab[53]
datab[54] => add_sub_5gf:auto_generated.datab[54]
datab[55] => add_sub_5gf:auto_generated.datab[55]
datab[56] => add_sub_5gf:auto_generated.datab[56]
datab[57] => add_sub_5gf:auto_generated.datab[57]
datab[58] => add_sub_5gf:auto_generated.datab[58]
datab[59] => add_sub_5gf:auto_generated.datab[59]
datab[60] => add_sub_5gf:auto_generated.datab[60]
datab[61] => add_sub_5gf:auto_generated.datab[61]
datab[62] => add_sub_5gf:auto_generated.datab[62]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_5gf:auto_generated.result[0]
result[1] <= add_sub_5gf:auto_generated.result[1]
result[2] <= add_sub_5gf:auto_generated.result[2]
result[3] <= add_sub_5gf:auto_generated.result[3]
result[4] <= add_sub_5gf:auto_generated.result[4]
result[5] <= add_sub_5gf:auto_generated.result[5]
result[6] <= add_sub_5gf:auto_generated.result[6]
result[7] <= add_sub_5gf:auto_generated.result[7]
result[8] <= add_sub_5gf:auto_generated.result[8]
result[9] <= add_sub_5gf:auto_generated.result[9]
result[10] <= add_sub_5gf:auto_generated.result[10]
result[11] <= add_sub_5gf:auto_generated.result[11]
result[12] <= add_sub_5gf:auto_generated.result[12]
result[13] <= add_sub_5gf:auto_generated.result[13]
result[14] <= add_sub_5gf:auto_generated.result[14]
result[15] <= add_sub_5gf:auto_generated.result[15]
result[16] <= add_sub_5gf:auto_generated.result[16]
result[17] <= add_sub_5gf:auto_generated.result[17]
result[18] <= add_sub_5gf:auto_generated.result[18]
result[19] <= add_sub_5gf:auto_generated.result[19]
result[20] <= add_sub_5gf:auto_generated.result[20]
result[21] <= add_sub_5gf:auto_generated.result[21]
result[22] <= add_sub_5gf:auto_generated.result[22]
result[23] <= add_sub_5gf:auto_generated.result[23]
result[24] <= add_sub_5gf:auto_generated.result[24]
result[25] <= add_sub_5gf:auto_generated.result[25]
result[26] <= add_sub_5gf:auto_generated.result[26]
result[27] <= add_sub_5gf:auto_generated.result[27]
result[28] <= add_sub_5gf:auto_generated.result[28]
result[29] <= add_sub_5gf:auto_generated.result[29]
result[30] <= add_sub_5gf:auto_generated.result[30]
result[31] <= add_sub_5gf:auto_generated.result[31]
result[32] <= add_sub_5gf:auto_generated.result[32]
result[33] <= add_sub_5gf:auto_generated.result[33]
result[34] <= add_sub_5gf:auto_generated.result[34]
result[35] <= add_sub_5gf:auto_generated.result[35]
result[36] <= add_sub_5gf:auto_generated.result[36]
result[37] <= add_sub_5gf:auto_generated.result[37]
result[38] <= add_sub_5gf:auto_generated.result[38]
result[39] <= add_sub_5gf:auto_generated.result[39]
result[40] <= add_sub_5gf:auto_generated.result[40]
result[41] <= add_sub_5gf:auto_generated.result[41]
result[42] <= add_sub_5gf:auto_generated.result[42]
result[43] <= add_sub_5gf:auto_generated.result[43]
result[44] <= add_sub_5gf:auto_generated.result[44]
result[45] <= add_sub_5gf:auto_generated.result[45]
result[46] <= add_sub_5gf:auto_generated.result[46]
result[47] <= add_sub_5gf:auto_generated.result[47]
result[48] <= add_sub_5gf:auto_generated.result[48]
result[49] <= add_sub_5gf:auto_generated.result[49]
result[50] <= add_sub_5gf:auto_generated.result[50]
result[51] <= add_sub_5gf:auto_generated.result[51]
result[52] <= add_sub_5gf:auto_generated.result[52]
result[53] <= add_sub_5gf:auto_generated.result[53]
result[54] <= add_sub_5gf:auto_generated.result[54]
result[55] <= add_sub_5gf:auto_generated.result[55]
result[56] <= add_sub_5gf:auto_generated.result[56]
result[57] <= add_sub_5gf:auto_generated.result[57]
result[58] <= add_sub_5gf:auto_generated.result[58]
result[59] <= add_sub_5gf:auto_generated.result[59]
result[60] <= add_sub_5gf:auto_generated.result[60]
result[61] <= add_sub_5gf:auto_generated.result[61]
result[62] <= add_sub_5gf:auto_generated.result[62]
cout <= add_sub_5gf:auto_generated.cout
overflow <= <GND>


|ProCam|convert2:f2i|convert2_altfp_convert_v1n:convert2_altfp_convert_v1n_component|lpm_add_sub:add_sub7|add_sub_5gf:auto_generated
cout <= op_1.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN126
dataa[1] => op_1.IN124
dataa[2] => op_1.IN122
dataa[3] => op_1.IN120
dataa[4] => op_1.IN118
dataa[5] => op_1.IN116
dataa[6] => op_1.IN114
dataa[7] => op_1.IN112
dataa[8] => op_1.IN110
dataa[9] => op_1.IN108
dataa[10] => op_1.IN106
dataa[11] => op_1.IN104
dataa[12] => op_1.IN102
dataa[13] => op_1.IN100
dataa[14] => op_1.IN98
dataa[15] => op_1.IN96
dataa[16] => op_1.IN94
dataa[17] => op_1.IN92
dataa[18] => op_1.IN90
dataa[19] => op_1.IN88
dataa[20] => op_1.IN86
dataa[21] => op_1.IN84
dataa[22] => op_1.IN82
dataa[23] => op_1.IN80
dataa[24] => op_1.IN78
dataa[25] => op_1.IN76
dataa[26] => op_1.IN74
dataa[27] => op_1.IN72
dataa[28] => op_1.IN70
dataa[29] => op_1.IN68
dataa[30] => op_1.IN66
dataa[31] => op_1.IN64
dataa[32] => op_1.IN62
dataa[33] => op_1.IN60
dataa[34] => op_1.IN58
dataa[35] => op_1.IN56
dataa[36] => op_1.IN54
dataa[37] => op_1.IN52
dataa[38] => op_1.IN50
dataa[39] => op_1.IN48
dataa[40] => op_1.IN46
dataa[41] => op_1.IN44
dataa[42] => op_1.IN42
dataa[43] => op_1.IN40
dataa[44] => op_1.IN38
dataa[45] => op_1.IN36
dataa[46] => op_1.IN34
dataa[47] => op_1.IN32
dataa[48] => op_1.IN30
dataa[49] => op_1.IN28
dataa[50] => op_1.IN26
dataa[51] => op_1.IN24
dataa[52] => op_1.IN22
dataa[53] => op_1.IN20
dataa[54] => op_1.IN18
dataa[55] => op_1.IN16
dataa[56] => op_1.IN14
dataa[57] => op_1.IN12
dataa[58] => op_1.IN10
dataa[59] => op_1.IN8
dataa[60] => op_1.IN6
dataa[61] => op_1.IN4
dataa[62] => op_1.IN2
datab[0] => op_1.IN127
datab[1] => op_1.IN125
datab[2] => op_1.IN123
datab[3] => op_1.IN121
datab[4] => op_1.IN119
datab[5] => op_1.IN117
datab[6] => op_1.IN115
datab[7] => op_1.IN113
datab[8] => op_1.IN111
datab[9] => op_1.IN109
datab[10] => op_1.IN107
datab[11] => op_1.IN105
datab[12] => op_1.IN103
datab[13] => op_1.IN101
datab[14] => op_1.IN99
datab[15] => op_1.IN97
datab[16] => op_1.IN95
datab[17] => op_1.IN93
datab[18] => op_1.IN91
datab[19] => op_1.IN89
datab[20] => op_1.IN87
datab[21] => op_1.IN85
datab[22] => op_1.IN83
datab[23] => op_1.IN81
datab[24] => op_1.IN79
datab[25] => op_1.IN77
datab[26] => op_1.IN75
datab[27] => op_1.IN73
datab[28] => op_1.IN71
datab[29] => op_1.IN69
datab[30] => op_1.IN67
datab[31] => op_1.IN65
datab[32] => op_1.IN63
datab[33] => op_1.IN61
datab[34] => op_1.IN59
datab[35] => op_1.IN57
datab[36] => op_1.IN55
datab[37] => op_1.IN53
datab[38] => op_1.IN51
datab[39] => op_1.IN49
datab[40] => op_1.IN47
datab[41] => op_1.IN45
datab[42] => op_1.IN43
datab[43] => op_1.IN41
datab[44] => op_1.IN39
datab[45] => op_1.IN37
datab[46] => op_1.IN35
datab[47] => op_1.IN33
datab[48] => op_1.IN31
datab[49] => op_1.IN29
datab[50] => op_1.IN27
datab[51] => op_1.IN25
datab[52] => op_1.IN23
datab[53] => op_1.IN21
datab[54] => op_1.IN19
datab[55] => op_1.IN17
datab[56] => op_1.IN15
datab[57] => op_1.IN13
datab[58] => op_1.IN11
datab[59] => op_1.IN9
datab[60] => op_1.IN7
datab[61] => op_1.IN5
datab[62] => op_1.IN3
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[32] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[33] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[34] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[35] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[36] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[37] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[38] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[39] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[40] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[41] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[42] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[43] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[44] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[45] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[46] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[47] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[48] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[49] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[50] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[51] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[52] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[53] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[54] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[55] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[56] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[57] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[58] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[59] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[60] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[61] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[62] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|ProCam|convert2:f2i|convert2_altfp_convert_v1n:convert2_altfp_convert_v1n_component|lpm_add_sub:add_sub8
dataa[0] => add_sub_0gf:auto_generated.dataa[0]
dataa[1] => add_sub_0gf:auto_generated.dataa[1]
dataa[2] => add_sub_0gf:auto_generated.dataa[2]
dataa[3] => add_sub_0gf:auto_generated.dataa[3]
dataa[4] => add_sub_0gf:auto_generated.dataa[4]
dataa[5] => add_sub_0gf:auto_generated.dataa[5]
dataa[6] => add_sub_0gf:auto_generated.dataa[6]
dataa[7] => add_sub_0gf:auto_generated.dataa[7]
dataa[8] => add_sub_0gf:auto_generated.dataa[8]
dataa[9] => add_sub_0gf:auto_generated.dataa[9]
dataa[10] => add_sub_0gf:auto_generated.dataa[10]
dataa[11] => add_sub_0gf:auto_generated.dataa[11]
dataa[12] => add_sub_0gf:auto_generated.dataa[12]
dataa[13] => add_sub_0gf:auto_generated.dataa[13]
dataa[14] => add_sub_0gf:auto_generated.dataa[14]
dataa[15] => add_sub_0gf:auto_generated.dataa[15]
dataa[16] => add_sub_0gf:auto_generated.dataa[16]
dataa[17] => add_sub_0gf:auto_generated.dataa[17]
dataa[18] => add_sub_0gf:auto_generated.dataa[18]
dataa[19] => add_sub_0gf:auto_generated.dataa[19]
dataa[20] => add_sub_0gf:auto_generated.dataa[20]
dataa[21] => add_sub_0gf:auto_generated.dataa[21]
dataa[22] => add_sub_0gf:auto_generated.dataa[22]
dataa[23] => add_sub_0gf:auto_generated.dataa[23]
dataa[24] => add_sub_0gf:auto_generated.dataa[24]
dataa[25] => add_sub_0gf:auto_generated.dataa[25]
dataa[26] => add_sub_0gf:auto_generated.dataa[26]
dataa[27] => add_sub_0gf:auto_generated.dataa[27]
dataa[28] => add_sub_0gf:auto_generated.dataa[28]
dataa[29] => add_sub_0gf:auto_generated.dataa[29]
dataa[30] => add_sub_0gf:auto_generated.dataa[30]
datab[0] => add_sub_0gf:auto_generated.datab[0]
datab[1] => add_sub_0gf:auto_generated.datab[1]
datab[2] => add_sub_0gf:auto_generated.datab[2]
datab[3] => add_sub_0gf:auto_generated.datab[3]
datab[4] => add_sub_0gf:auto_generated.datab[4]
datab[5] => add_sub_0gf:auto_generated.datab[5]
datab[6] => add_sub_0gf:auto_generated.datab[6]
datab[7] => add_sub_0gf:auto_generated.datab[7]
datab[8] => add_sub_0gf:auto_generated.datab[8]
datab[9] => add_sub_0gf:auto_generated.datab[9]
datab[10] => add_sub_0gf:auto_generated.datab[10]
datab[11] => add_sub_0gf:auto_generated.datab[11]
datab[12] => add_sub_0gf:auto_generated.datab[12]
datab[13] => add_sub_0gf:auto_generated.datab[13]
datab[14] => add_sub_0gf:auto_generated.datab[14]
datab[15] => add_sub_0gf:auto_generated.datab[15]
datab[16] => add_sub_0gf:auto_generated.datab[16]
datab[17] => add_sub_0gf:auto_generated.datab[17]
datab[18] => add_sub_0gf:auto_generated.datab[18]
datab[19] => add_sub_0gf:auto_generated.datab[19]
datab[20] => add_sub_0gf:auto_generated.datab[20]
datab[21] => add_sub_0gf:auto_generated.datab[21]
datab[22] => add_sub_0gf:auto_generated.datab[22]
datab[23] => add_sub_0gf:auto_generated.datab[23]
datab[24] => add_sub_0gf:auto_generated.datab[24]
datab[25] => add_sub_0gf:auto_generated.datab[25]
datab[26] => add_sub_0gf:auto_generated.datab[26]
datab[27] => add_sub_0gf:auto_generated.datab[27]
datab[28] => add_sub_0gf:auto_generated.datab[28]
datab[29] => add_sub_0gf:auto_generated.datab[29]
datab[30] => add_sub_0gf:auto_generated.datab[30]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_0gf:auto_generated.result[0]
result[1] <= add_sub_0gf:auto_generated.result[1]
result[2] <= add_sub_0gf:auto_generated.result[2]
result[3] <= add_sub_0gf:auto_generated.result[3]
result[4] <= add_sub_0gf:auto_generated.result[4]
result[5] <= add_sub_0gf:auto_generated.result[5]
result[6] <= add_sub_0gf:auto_generated.result[6]
result[7] <= add_sub_0gf:auto_generated.result[7]
result[8] <= add_sub_0gf:auto_generated.result[8]
result[9] <= add_sub_0gf:auto_generated.result[9]
result[10] <= add_sub_0gf:auto_generated.result[10]
result[11] <= add_sub_0gf:auto_generated.result[11]
result[12] <= add_sub_0gf:auto_generated.result[12]
result[13] <= add_sub_0gf:auto_generated.result[13]
result[14] <= add_sub_0gf:auto_generated.result[14]
result[15] <= add_sub_0gf:auto_generated.result[15]
result[16] <= add_sub_0gf:auto_generated.result[16]
result[17] <= add_sub_0gf:auto_generated.result[17]
result[18] <= add_sub_0gf:auto_generated.result[18]
result[19] <= add_sub_0gf:auto_generated.result[19]
result[20] <= add_sub_0gf:auto_generated.result[20]
result[21] <= add_sub_0gf:auto_generated.result[21]
result[22] <= add_sub_0gf:auto_generated.result[22]
result[23] <= add_sub_0gf:auto_generated.result[23]
result[24] <= add_sub_0gf:auto_generated.result[24]
result[25] <= add_sub_0gf:auto_generated.result[25]
result[26] <= add_sub_0gf:auto_generated.result[26]
result[27] <= add_sub_0gf:auto_generated.result[27]
result[28] <= add_sub_0gf:auto_generated.result[28]
result[29] <= add_sub_0gf:auto_generated.result[29]
result[30] <= add_sub_0gf:auto_generated.result[30]
cout <= add_sub_0gf:auto_generated.cout
overflow <= <GND>


|ProCam|convert2:f2i|convert2_altfp_convert_v1n:convert2_altfp_convert_v1n_component|lpm_add_sub:add_sub8|add_sub_0gf:auto_generated
cout <= op_1.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN62
dataa[1] => op_1.IN60
dataa[2] => op_1.IN58
dataa[3] => op_1.IN56
dataa[4] => op_1.IN54
dataa[5] => op_1.IN52
dataa[6] => op_1.IN50
dataa[7] => op_1.IN48
dataa[8] => op_1.IN46
dataa[9] => op_1.IN44
dataa[10] => op_1.IN42
dataa[11] => op_1.IN40
dataa[12] => op_1.IN38
dataa[13] => op_1.IN36
dataa[14] => op_1.IN34
dataa[15] => op_1.IN32
dataa[16] => op_1.IN30
dataa[17] => op_1.IN28
dataa[18] => op_1.IN26
dataa[19] => op_1.IN24
dataa[20] => op_1.IN22
dataa[21] => op_1.IN20
dataa[22] => op_1.IN18
dataa[23] => op_1.IN16
dataa[24] => op_1.IN14
dataa[25] => op_1.IN12
dataa[26] => op_1.IN10
dataa[27] => op_1.IN8
dataa[28] => op_1.IN6
dataa[29] => op_1.IN4
dataa[30] => op_1.IN2
datab[0] => op_1.IN63
datab[1] => op_1.IN61
datab[2] => op_1.IN59
datab[3] => op_1.IN57
datab[4] => op_1.IN55
datab[5] => op_1.IN53
datab[6] => op_1.IN51
datab[7] => op_1.IN49
datab[8] => op_1.IN47
datab[9] => op_1.IN45
datab[10] => op_1.IN43
datab[11] => op_1.IN41
datab[12] => op_1.IN39
datab[13] => op_1.IN37
datab[14] => op_1.IN35
datab[15] => op_1.IN33
datab[16] => op_1.IN31
datab[17] => op_1.IN29
datab[18] => op_1.IN27
datab[19] => op_1.IN25
datab[20] => op_1.IN23
datab[21] => op_1.IN21
datab[22] => op_1.IN19
datab[23] => op_1.IN17
datab[24] => op_1.IN15
datab[25] => op_1.IN13
datab[26] => op_1.IN11
datab[27] => op_1.IN9
datab[28] => op_1.IN7
datab[29] => op_1.IN5
datab[30] => op_1.IN3
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|ProCam|convert2:f2i|convert2_altfp_convert_v1n:convert2_altfp_convert_v1n_component|lpm_add_sub:add_sub9
dataa[0] => add_sub_61f:auto_generated.dataa[0]
dataa[1] => add_sub_61f:auto_generated.dataa[1]
dataa[2] => add_sub_61f:auto_generated.dataa[2]
dataa[3] => add_sub_61f:auto_generated.dataa[3]
dataa[4] => add_sub_61f:auto_generated.dataa[4]
dataa[5] => add_sub_61f:auto_generated.dataa[5]
dataa[6] => add_sub_61f:auto_generated.dataa[6]
dataa[7] => add_sub_61f:auto_generated.dataa[7]
dataa[8] => add_sub_61f:auto_generated.dataa[8]
dataa[9] => add_sub_61f:auto_generated.dataa[9]
dataa[10] => add_sub_61f:auto_generated.dataa[10]
dataa[11] => add_sub_61f:auto_generated.dataa[11]
dataa[12] => add_sub_61f:auto_generated.dataa[12]
dataa[13] => add_sub_61f:auto_generated.dataa[13]
dataa[14] => add_sub_61f:auto_generated.dataa[14]
dataa[15] => add_sub_61f:auto_generated.dataa[15]
dataa[16] => add_sub_61f:auto_generated.dataa[16]
dataa[17] => add_sub_61f:auto_generated.dataa[17]
dataa[18] => add_sub_61f:auto_generated.dataa[18]
dataa[19] => add_sub_61f:auto_generated.dataa[19]
dataa[20] => add_sub_61f:auto_generated.dataa[20]
dataa[21] => add_sub_61f:auto_generated.dataa[21]
dataa[22] => add_sub_61f:auto_generated.dataa[22]
dataa[23] => add_sub_61f:auto_generated.dataa[23]
dataa[24] => add_sub_61f:auto_generated.dataa[24]
dataa[25] => add_sub_61f:auto_generated.dataa[25]
dataa[26] => add_sub_61f:auto_generated.dataa[26]
dataa[27] => add_sub_61f:auto_generated.dataa[27]
dataa[28] => add_sub_61f:auto_generated.dataa[28]
dataa[29] => add_sub_61f:auto_generated.dataa[29]
dataa[30] => add_sub_61f:auto_generated.dataa[30]
dataa[31] => add_sub_61f:auto_generated.dataa[31]
datab[0] => add_sub_61f:auto_generated.datab[0]
datab[1] => add_sub_61f:auto_generated.datab[1]
datab[2] => add_sub_61f:auto_generated.datab[2]
datab[3] => add_sub_61f:auto_generated.datab[3]
datab[4] => add_sub_61f:auto_generated.datab[4]
datab[5] => add_sub_61f:auto_generated.datab[5]
datab[6] => add_sub_61f:auto_generated.datab[6]
datab[7] => add_sub_61f:auto_generated.datab[7]
datab[8] => add_sub_61f:auto_generated.datab[8]
datab[9] => add_sub_61f:auto_generated.datab[9]
datab[10] => add_sub_61f:auto_generated.datab[10]
datab[11] => add_sub_61f:auto_generated.datab[11]
datab[12] => add_sub_61f:auto_generated.datab[12]
datab[13] => add_sub_61f:auto_generated.datab[13]
datab[14] => add_sub_61f:auto_generated.datab[14]
datab[15] => add_sub_61f:auto_generated.datab[15]
datab[16] => add_sub_61f:auto_generated.datab[16]
datab[17] => add_sub_61f:auto_generated.datab[17]
datab[18] => add_sub_61f:auto_generated.datab[18]
datab[19] => add_sub_61f:auto_generated.datab[19]
datab[20] => add_sub_61f:auto_generated.datab[20]
datab[21] => add_sub_61f:auto_generated.datab[21]
datab[22] => add_sub_61f:auto_generated.datab[22]
datab[23] => add_sub_61f:auto_generated.datab[23]
datab[24] => add_sub_61f:auto_generated.datab[24]
datab[25] => add_sub_61f:auto_generated.datab[25]
datab[26] => add_sub_61f:auto_generated.datab[26]
datab[27] => add_sub_61f:auto_generated.datab[27]
datab[28] => add_sub_61f:auto_generated.datab[28]
datab[29] => add_sub_61f:auto_generated.datab[29]
datab[30] => add_sub_61f:auto_generated.datab[30]
datab[31] => add_sub_61f:auto_generated.datab[31]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_61f:auto_generated.result[0]
result[1] <= add_sub_61f:auto_generated.result[1]
result[2] <= add_sub_61f:auto_generated.result[2]
result[3] <= add_sub_61f:auto_generated.result[3]
result[4] <= add_sub_61f:auto_generated.result[4]
result[5] <= add_sub_61f:auto_generated.result[5]
result[6] <= add_sub_61f:auto_generated.result[6]
result[7] <= add_sub_61f:auto_generated.result[7]
result[8] <= add_sub_61f:auto_generated.result[8]
result[9] <= add_sub_61f:auto_generated.result[9]
result[10] <= add_sub_61f:auto_generated.result[10]
result[11] <= add_sub_61f:auto_generated.result[11]
result[12] <= add_sub_61f:auto_generated.result[12]
result[13] <= add_sub_61f:auto_generated.result[13]
result[14] <= add_sub_61f:auto_generated.result[14]
result[15] <= add_sub_61f:auto_generated.result[15]
result[16] <= add_sub_61f:auto_generated.result[16]
result[17] <= add_sub_61f:auto_generated.result[17]
result[18] <= add_sub_61f:auto_generated.result[18]
result[19] <= add_sub_61f:auto_generated.result[19]
result[20] <= add_sub_61f:auto_generated.result[20]
result[21] <= add_sub_61f:auto_generated.result[21]
result[22] <= add_sub_61f:auto_generated.result[22]
result[23] <= add_sub_61f:auto_generated.result[23]
result[24] <= add_sub_61f:auto_generated.result[24]
result[25] <= add_sub_61f:auto_generated.result[25]
result[26] <= add_sub_61f:auto_generated.result[26]
result[27] <= add_sub_61f:auto_generated.result[27]
result[28] <= add_sub_61f:auto_generated.result[28]
result[29] <= add_sub_61f:auto_generated.result[29]
result[30] <= add_sub_61f:auto_generated.result[30]
result[31] <= add_sub_61f:auto_generated.result[31]
cout <= <GND>
overflow <= <GND>


|ProCam|convert2:f2i|convert2_altfp_convert_v1n:convert2_altfp_convert_v1n_component|lpm_add_sub:add_sub9|add_sub_61f:auto_generated
dataa[0] => op_1.IN62
dataa[1] => op_1.IN60
dataa[2] => op_1.IN58
dataa[3] => op_1.IN56
dataa[4] => op_1.IN54
dataa[5] => op_1.IN52
dataa[6] => op_1.IN50
dataa[7] => op_1.IN48
dataa[8] => op_1.IN46
dataa[9] => op_1.IN44
dataa[10] => op_1.IN42
dataa[11] => op_1.IN40
dataa[12] => op_1.IN38
dataa[13] => op_1.IN36
dataa[14] => op_1.IN34
dataa[15] => op_1.IN32
dataa[16] => op_1.IN30
dataa[17] => op_1.IN28
dataa[18] => op_1.IN26
dataa[19] => op_1.IN24
dataa[20] => op_1.IN22
dataa[21] => op_1.IN20
dataa[22] => op_1.IN18
dataa[23] => op_1.IN16
dataa[24] => op_1.IN14
dataa[25] => op_1.IN12
dataa[26] => op_1.IN10
dataa[27] => op_1.IN8
dataa[28] => op_1.IN6
dataa[29] => op_1.IN4
dataa[30] => op_1.IN2
dataa[31] => op_1.IN0
datab[0] => op_1.IN63
datab[1] => op_1.IN61
datab[2] => op_1.IN59
datab[3] => op_1.IN57
datab[4] => op_1.IN55
datab[5] => op_1.IN53
datab[6] => op_1.IN51
datab[7] => op_1.IN49
datab[8] => op_1.IN47
datab[9] => op_1.IN45
datab[10] => op_1.IN43
datab[11] => op_1.IN41
datab[12] => op_1.IN39
datab[13] => op_1.IN37
datab[14] => op_1.IN35
datab[15] => op_1.IN33
datab[16] => op_1.IN31
datab[17] => op_1.IN29
datab[18] => op_1.IN27
datab[19] => op_1.IN25
datab[20] => op_1.IN23
datab[21] => op_1.IN21
datab[22] => op_1.IN19
datab[23] => op_1.IN17
datab[24] => op_1.IN15
datab[25] => op_1.IN13
datab[26] => op_1.IN11
datab[27] => op_1.IN9
datab[28] => op_1.IN7
datab[29] => op_1.IN5
datab[30] => op_1.IN3
datab[31] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|ProCam|convert2:f2i|convert2_altfp_convert_v1n:convert2_altfp_convert_v1n_component|lpm_compare:cmpr1
dataa[0] => cmpr_90h:auto_generated.dataa[0]
dataa[1] => cmpr_90h:auto_generated.dataa[1]
dataa[2] => cmpr_90h:auto_generated.dataa[2]
dataa[3] => cmpr_90h:auto_generated.dataa[3]
dataa[4] => cmpr_90h:auto_generated.dataa[4]
dataa[5] => cmpr_90h:auto_generated.dataa[5]
dataa[6] => cmpr_90h:auto_generated.dataa[6]
dataa[7] => cmpr_90h:auto_generated.dataa[7]
datab[0] => cmpr_90h:auto_generated.datab[0]
datab[1] => cmpr_90h:auto_generated.datab[1]
datab[2] => cmpr_90h:auto_generated.datab[2]
datab[3] => cmpr_90h:auto_generated.datab[3]
datab[4] => cmpr_90h:auto_generated.datab[4]
datab[5] => cmpr_90h:auto_generated.datab[5]
datab[6] => cmpr_90h:auto_generated.datab[6]
datab[7] => cmpr_90h:auto_generated.datab[7]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_90h:auto_generated.aeb
agb <= cmpr_90h:auto_generated.agb
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|ProCam|convert2:f2i|convert2_altfp_convert_v1n:convert2_altfp_convert_v1n_component|lpm_compare:cmpr1|cmpr_90h:auto_generated
aeb <= aeb_int.DB_MAX_OUTPUT_PORT_TYPE
agb <= agb_int.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => _.IN0
dataa[0] => op_1.IN16
dataa[1] => _.IN0
dataa[1] => op_1.IN14
dataa[2] => _.IN0
dataa[2] => op_1.IN12
dataa[3] => _.IN0
dataa[3] => op_1.IN10
dataa[4] => _.IN0
dataa[4] => op_1.IN8
dataa[5] => _.IN0
dataa[5] => op_1.IN6
dataa[6] => _.IN0
dataa[6] => op_1.IN4
dataa[7] => _.IN0
dataa[7] => op_1.IN2
datab[0] => _.IN1
datab[0] => op_1.IN15
datab[1] => _.IN1
datab[1] => op_1.IN13
datab[2] => _.IN1
datab[2] => op_1.IN11
datab[3] => _.IN1
datab[3] => op_1.IN9
datab[4] => _.IN1
datab[4] => op_1.IN7
datab[5] => _.IN1
datab[5] => op_1.IN5
datab[6] => _.IN1
datab[6] => op_1.IN3
datab[7] => _.IN1
datab[7] => op_1.IN1


|ProCam|convert2:f2i|convert2_altfp_convert_v1n:convert2_altfp_convert_v1n_component|lpm_compare:cmpr2
dataa[0] => cmpr_vlg:auto_generated.dataa[0]
dataa[1] => cmpr_vlg:auto_generated.dataa[1]
dataa[2] => cmpr_vlg:auto_generated.dataa[2]
dataa[3] => cmpr_vlg:auto_generated.dataa[3]
dataa[4] => cmpr_vlg:auto_generated.dataa[4]
dataa[5] => cmpr_vlg:auto_generated.dataa[5]
dataa[6] => cmpr_vlg:auto_generated.dataa[6]
dataa[7] => cmpr_vlg:auto_generated.dataa[7]
datab[0] => cmpr_vlg:auto_generated.datab[0]
datab[1] => cmpr_vlg:auto_generated.datab[1]
datab[2] => cmpr_vlg:auto_generated.datab[2]
datab[3] => cmpr_vlg:auto_generated.datab[3]
datab[4] => cmpr_vlg:auto_generated.datab[4]
datab[5] => cmpr_vlg:auto_generated.datab[5]
datab[6] => cmpr_vlg:auto_generated.datab[6]
datab[7] => cmpr_vlg:auto_generated.datab[7]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_vlg:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|ProCam|convert2:f2i|convert2_altfp_convert_v1n:convert2_altfp_convert_v1n_component|lpm_compare:cmpr2|cmpr_vlg:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
dataa[7] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1
datab[7] => data_wire[3].IN1


|ProCam|convert2:f2i|convert2_altfp_convert_v1n:convert2_altfp_convert_v1n_component|lpm_compare:cmpr3
dataa[0] => cmpr_6mg:auto_generated.dataa[0]
dataa[1] => cmpr_6mg:auto_generated.dataa[1]
dataa[2] => cmpr_6mg:auto_generated.dataa[2]
dataa[3] => cmpr_6mg:auto_generated.dataa[3]
dataa[4] => cmpr_6mg:auto_generated.dataa[4]
dataa[5] => cmpr_6mg:auto_generated.dataa[5]
dataa[6] => cmpr_6mg:auto_generated.dataa[6]
dataa[7] => cmpr_6mg:auto_generated.dataa[7]
datab[0] => cmpr_6mg:auto_generated.datab[0]
datab[1] => cmpr_6mg:auto_generated.datab[1]
datab[2] => cmpr_6mg:auto_generated.datab[2]
datab[3] => cmpr_6mg:auto_generated.datab[3]
datab[4] => cmpr_6mg:auto_generated.datab[4]
datab[5] => cmpr_6mg:auto_generated.datab[5]
datab[6] => cmpr_6mg:auto_generated.datab[6]
datab[7] => cmpr_6mg:auto_generated.datab[7]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= cmpr_6mg:auto_generated.alb
aeb <= <GND>
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|ProCam|convert2:f2i|convert2_altfp_convert_v1n:convert2_altfp_convert_v1n_component|lpm_compare:cmpr3|cmpr_6mg:auto_generated
alb <= alb_int.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN15
dataa[1] => op_1.IN13
dataa[2] => op_1.IN11
dataa[3] => op_1.IN9
dataa[4] => op_1.IN7
dataa[5] => op_1.IN5
dataa[6] => op_1.IN3
dataa[7] => op_1.IN1
datab[0] => op_1.IN16
datab[1] => op_1.IN14
datab[2] => op_1.IN12
datab[3] => op_1.IN10
datab[4] => op_1.IN8
datab[5] => op_1.IN6
datab[6] => op_1.IN4
datab[7] => op_1.IN2


|ProCam|convert2:f2i|convert2_altfp_convert_v1n:convert2_altfp_convert_v1n_component|lpm_compare:max_shift_compare
dataa[0] => cmpr_0mg:auto_generated.dataa[0]
dataa[1] => cmpr_0mg:auto_generated.dataa[1]
dataa[2] => cmpr_0mg:auto_generated.dataa[2]
dataa[3] => cmpr_0mg:auto_generated.dataa[3]
dataa[4] => cmpr_0mg:auto_generated.dataa[4]
dataa[5] => cmpr_0mg:auto_generated.dataa[5]
dataa[6] => cmpr_0mg:auto_generated.dataa[6]
datab[0] => cmpr_0mg:auto_generated.datab[0]
datab[1] => cmpr_0mg:auto_generated.datab[1]
datab[2] => cmpr_0mg:auto_generated.datab[2]
datab[3] => cmpr_0mg:auto_generated.datab[3]
datab[4] => cmpr_0mg:auto_generated.datab[4]
datab[5] => cmpr_0mg:auto_generated.datab[5]
datab[6] => cmpr_0mg:auto_generated.datab[6]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= <GND>
agb <= cmpr_0mg:auto_generated.agb
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|ProCam|convert2:f2i|convert2_altfp_convert_v1n:convert2_altfp_convert_v1n_component|lpm_compare:max_shift_compare|cmpr_0mg:auto_generated
agb <= agb_int.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN14
dataa[1] => op_1.IN12
dataa[2] => op_1.IN10
dataa[3] => op_1.IN8
dataa[4] => op_1.IN6
dataa[5] => op_1.IN4
dataa[6] => op_1.IN2
datab[0] => op_1.IN13
datab[1] => op_1.IN11
datab[2] => op_1.IN9
datab[3] => op_1.IN7
datab[4] => op_1.IN5
datab[5] => op_1.IN3
datab[6] => op_1.IN1


|ProCam|MASK_GENERATOR:mask_generator
clk_25 => diff_b[0].CLK
clk_25 => diff_b[1].CLK
clk_25 => diff_b[2].CLK
clk_25 => diff_b[3].CLK
clk_25 => diff_b[4].CLK
clk_25 => diff_b[5].CLK
clk_25 => diff_b[6].CLK
clk_25 => diff_b[7].CLK
clk_25 => diff_b[8].CLK
clk_25 => diff_b[9].CLK
clk_25 => diff_b[10].CLK
clk_25 => diff_b[11].CLK
clk_25 => diff_b[12].CLK
clk_25 => diff_b[13].CLK
clk_25 => diff_b[14].CLK
clk_25 => diff_b[15].CLK
clk_25 => diff_b[16].CLK
clk_25 => diff_b[17].CLK
clk_25 => diff_b[18].CLK
clk_25 => diff_b[19].CLK
clk_25 => diff_b[20].CLK
clk_25 => diff_b[21].CLK
clk_25 => diff_b[22].CLK
clk_25 => diff_b[23].CLK
clk_25 => diff_b[24].CLK
clk_25 => diff_b[25].CLK
clk_25 => diff_b[26].CLK
clk_25 => diff_b[27].CLK
clk_25 => diff_b[28].CLK
clk_25 => diff_b[29].CLK
clk_25 => diff_b[30].CLK
clk_25 => diff_b[31].CLK
clk_25 => diff_g[0].CLK
clk_25 => diff_g[1].CLK
clk_25 => diff_g[2].CLK
clk_25 => diff_g[3].CLK
clk_25 => diff_g[4].CLK
clk_25 => diff_g[5].CLK
clk_25 => diff_g[6].CLK
clk_25 => diff_g[7].CLK
clk_25 => diff_g[8].CLK
clk_25 => diff_g[9].CLK
clk_25 => diff_g[10].CLK
clk_25 => diff_g[11].CLK
clk_25 => diff_g[12].CLK
clk_25 => diff_g[13].CLK
clk_25 => diff_g[14].CLK
clk_25 => diff_g[15].CLK
clk_25 => diff_g[16].CLK
clk_25 => diff_g[17].CLK
clk_25 => diff_g[18].CLK
clk_25 => diff_g[19].CLK
clk_25 => diff_g[20].CLK
clk_25 => diff_g[21].CLK
clk_25 => diff_g[22].CLK
clk_25 => diff_g[23].CLK
clk_25 => diff_g[24].CLK
clk_25 => diff_g[25].CLK
clk_25 => diff_g[26].CLK
clk_25 => diff_g[27].CLK
clk_25 => diff_g[28].CLK
clk_25 => diff_g[29].CLK
clk_25 => diff_g[30].CLK
clk_25 => diff_g[31].CLK
clk_25 => diff_r[0].CLK
clk_25 => diff_r[1].CLK
clk_25 => diff_r[2].CLK
clk_25 => diff_r[3].CLK
clk_25 => diff_r[4].CLK
clk_25 => diff_r[5].CLK
clk_25 => diff_r[6].CLK
clk_25 => diff_r[7].CLK
clk_25 => diff_r[8].CLK
clk_25 => diff_r[9].CLK
clk_25 => diff_r[10].CLK
clk_25 => diff_r[11].CLK
clk_25 => diff_r[12].CLK
clk_25 => diff_r[13].CLK
clk_25 => diff_r[14].CLK
clk_25 => diff_r[15].CLK
clk_25 => diff_r[16].CLK
clk_25 => diff_r[17].CLK
clk_25 => diff_r[18].CLK
clk_25 => diff_r[19].CLK
clk_25 => diff_r[20].CLK
clk_25 => diff_r[21].CLK
clk_25 => diff_r[22].CLK
clk_25 => diff_r[23].CLK
clk_25 => diff_r[24].CLK
clk_25 => diff_r[25].CLK
clk_25 => diff_r[26].CLK
clk_25 => diff_r[27].CLK
clk_25 => diff_r[28].CLK
clk_25 => diff_r[29].CLK
clk_25 => diff_r[30].CLK
clk_25 => diff_r[31].CLK
clk_25 => valid~reg0.CLK
clk_25 => buffer[0].CLK
clk_25 => buffer[1].CLK
clk_25 => buffer[2].CLK
clk_25 => buffer[3].CLK
clk_25 => buffer[4].CLK
clk_25 => buffer[5].CLK
clk_25 => buffer[6].CLK
clk_25 => buffer[7].CLK
clk_25 => buffer[8].CLK
clk_25 => buffer[9].CLK
clk_25 => buffer[10].CLK
clk_25 => buffer[11].CLK
clk_25 => buffer[12].CLK
clk_25 => buffer[13].CLK
clk_25 => buffer[14].CLK
clk_25 => buffer[15].CLK
clk_25 => buffer[16].CLK
clk_25 => buffer[17].CLK
clk_25 => buffer[18].CLK
clk_25 => buffer[19].CLK
clk_25 => done.CLK
clk_25 => mask_y[0]~reg0.CLK
clk_25 => mask_y[1]~reg0.CLK
clk_25 => mask_y[2]~reg0.CLK
clk_25 => mask_y[3]~reg0.CLK
clk_25 => mask_y[4]~reg0.CLK
clk_25 => mask_y[5]~reg0.CLK
clk_25 => mask_y[6]~reg0.CLK
clk_25 => mask_y[7]~reg0.CLK
clk_25 => mask_y[8]~reg0.CLK
clk_25 => mask_y[9]~reg0.CLK
clk_25 => mask_x[0]~reg0.CLK
clk_25 => mask_x[1]~reg0.CLK
clk_25 => mask_x[2]~reg0.CLK
clk_25 => mask_x[3]~reg0.CLK
clk_25 => mask_x[4]~reg0.CLK
clk_25 => mask_x[5]~reg0.CLK
clk_25 => mask_x[6]~reg0.CLK
clk_25 => mask_x[7]~reg0.CLK
clk_25 => mask_x[8]~reg0.CLK
clk_25 => mask_x[9]~reg0.CLK
clk_25 => mask~reg0.CLK
rst_n => diff_b[0].ACLR
rst_n => diff_b[1].ACLR
rst_n => diff_b[2].ACLR
rst_n => diff_b[3].ACLR
rst_n => diff_b[4].ACLR
rst_n => diff_b[5].ACLR
rst_n => diff_b[6].ACLR
rst_n => diff_b[7].ACLR
rst_n => diff_b[8].ACLR
rst_n => diff_b[9].ACLR
rst_n => diff_b[10].ACLR
rst_n => diff_b[11].ACLR
rst_n => diff_b[12].ACLR
rst_n => diff_b[13].ACLR
rst_n => diff_b[14].ACLR
rst_n => diff_b[15].ACLR
rst_n => diff_b[16].ACLR
rst_n => diff_b[17].ACLR
rst_n => diff_b[18].ACLR
rst_n => diff_b[19].ACLR
rst_n => diff_b[20].ACLR
rst_n => diff_b[21].ACLR
rst_n => diff_b[22].ACLR
rst_n => diff_b[23].ACLR
rst_n => diff_b[24].ACLR
rst_n => diff_b[25].ACLR
rst_n => diff_b[26].ACLR
rst_n => diff_b[27].ACLR
rst_n => diff_b[28].ACLR
rst_n => diff_b[29].ACLR
rst_n => diff_b[30].ACLR
rst_n => diff_b[31].ACLR
rst_n => diff_g[0].ACLR
rst_n => diff_g[1].ACLR
rst_n => diff_g[2].ACLR
rst_n => diff_g[3].ACLR
rst_n => diff_g[4].ACLR
rst_n => diff_g[5].ACLR
rst_n => diff_g[6].ACLR
rst_n => diff_g[7].ACLR
rst_n => diff_g[8].ACLR
rst_n => diff_g[9].ACLR
rst_n => diff_g[10].ACLR
rst_n => diff_g[11].ACLR
rst_n => diff_g[12].ACLR
rst_n => diff_g[13].ACLR
rst_n => diff_g[14].ACLR
rst_n => diff_g[15].ACLR
rst_n => diff_g[16].ACLR
rst_n => diff_g[17].ACLR
rst_n => diff_g[18].ACLR
rst_n => diff_g[19].ACLR
rst_n => diff_g[20].ACLR
rst_n => diff_g[21].ACLR
rst_n => diff_g[22].ACLR
rst_n => diff_g[23].ACLR
rst_n => diff_g[24].ACLR
rst_n => diff_g[25].ACLR
rst_n => diff_g[26].ACLR
rst_n => diff_g[27].ACLR
rst_n => diff_g[28].ACLR
rst_n => diff_g[29].ACLR
rst_n => diff_g[30].ACLR
rst_n => diff_g[31].ACLR
rst_n => diff_r[0].ACLR
rst_n => diff_r[1].ACLR
rst_n => diff_r[2].ACLR
rst_n => diff_r[3].ACLR
rst_n => diff_r[4].ACLR
rst_n => diff_r[5].ACLR
rst_n => diff_r[6].ACLR
rst_n => diff_r[7].ACLR
rst_n => diff_r[8].ACLR
rst_n => diff_r[9].ACLR
rst_n => diff_r[10].ACLR
rst_n => diff_r[11].ACLR
rst_n => diff_r[12].ACLR
rst_n => diff_r[13].ACLR
rst_n => diff_r[14].ACLR
rst_n => diff_r[15].ACLR
rst_n => diff_r[16].ACLR
rst_n => diff_r[17].ACLR
rst_n => diff_r[18].ACLR
rst_n => diff_r[19].ACLR
rst_n => diff_r[20].ACLR
rst_n => diff_r[21].ACLR
rst_n => diff_r[22].ACLR
rst_n => diff_r[23].ACLR
rst_n => diff_r[24].ACLR
rst_n => diff_r[25].ACLR
rst_n => diff_r[26].ACLR
rst_n => diff_r[27].ACLR
rst_n => diff_r[28].ACLR
rst_n => diff_r[29].ACLR
rst_n => diff_r[30].ACLR
rst_n => diff_r[31].ACLR
rst_n => valid~reg0.ACLR
rst_n => buffer[0].ACLR
rst_n => buffer[1].ACLR
rst_n => buffer[2].ACLR
rst_n => buffer[3].ACLR
rst_n => buffer[4].ACLR
rst_n => buffer[5].ACLR
rst_n => buffer[6].ACLR
rst_n => buffer[7].ACLR
rst_n => buffer[8].ACLR
rst_n => buffer[9].ACLR
rst_n => buffer[10].ACLR
rst_n => buffer[11].ACLR
rst_n => buffer[12].ACLR
rst_n => buffer[13].ACLR
rst_n => buffer[14].ACLR
rst_n => buffer[15].ACLR
rst_n => buffer[16].ACLR
rst_n => buffer[17].ACLR
rst_n => buffer[18].ACLR
rst_n => buffer[19].ACLR
rst_n => done.ACLR
rst_n => mask_y[0]~reg0.ACLR
rst_n => mask_y[1]~reg0.ACLR
rst_n => mask_y[2]~reg0.ACLR
rst_n => mask_y[3]~reg0.ACLR
rst_n => mask_y[4]~reg0.ACLR
rst_n => mask_y[5]~reg0.ACLR
rst_n => mask_y[6]~reg0.ACLR
rst_n => mask_y[7]~reg0.ACLR
rst_n => mask_y[8]~reg0.ACLR
rst_n => mask_y[9]~reg0.ACLR
rst_n => mask_x[0]~reg0.ACLR
rst_n => mask_x[1]~reg0.ACLR
rst_n => mask_x[2]~reg0.ACLR
rst_n => mask_x[3]~reg0.ACLR
rst_n => mask_x[4]~reg0.ACLR
rst_n => mask_x[5]~reg0.ACLR
rst_n => mask_x[6]~reg0.ACLR
rst_n => mask_x[7]~reg0.ACLR
rst_n => mask_x[8]~reg0.ACLR
rst_n => mask_x[9]~reg0.ACLR
rst_n => mask~reg0.PRESET
threshold[0] => LessThan3.IN64
threshold[1] => LessThan3.IN63
threshold[2] => LessThan3.IN62
threshold[3] => LessThan3.IN61
threshold[4] => LessThan3.IN60
threshold[5] => LessThan3.IN59
threshold[6] => LessThan3.IN58
threshold[7] => LessThan3.IN57
threshold[8] => LessThan3.IN56
threshold[9] => LessThan3.IN55
threshold[10] => LessThan3.IN54
threshold[11] => LessThan3.IN53
threshold[12] => LessThan3.IN52
threshold[13] => LessThan3.IN51
threshold[14] => LessThan3.IN50
threshold[15] => LessThan3.IN49
threshold[16] => LessThan3.IN48
threshold[17] => LessThan3.IN47
threshold[18] => LessThan3.IN46
threshold[19] => LessThan3.IN45
threshold[20] => LessThan3.IN44
threshold[21] => LessThan3.IN43
threshold[22] => LessThan3.IN42
threshold[23] => LessThan3.IN41
threshold[24] => LessThan3.IN40
threshold[25] => LessThan3.IN39
threshold[26] => LessThan3.IN38
threshold[27] => LessThan3.IN37
threshold[28] => LessThan3.IN36
threshold[29] => LessThan3.IN35
threshold[30] => LessThan3.IN34
threshold[31] => LessThan3.IN33
read => done.DATAIN
read => diff_b[0].ENA
read => buffer[19].ENA
read => buffer[18].ENA
read => buffer[17].ENA
read => buffer[16].ENA
read => buffer[15].ENA
read => buffer[14].ENA
read => buffer[13].ENA
read => buffer[12].ENA
read => buffer[11].ENA
read => buffer[10].ENA
read => buffer[9].ENA
read => buffer[8].ENA
read => buffer[7].ENA
read => buffer[6].ENA
read => buffer[5].ENA
read => buffer[4].ENA
read => buffer[3].ENA
read => buffer[2].ENA
read => buffer[1].ENA
read => buffer[0].ENA
read => diff_r[31].ENA
read => diff_r[30].ENA
read => diff_r[29].ENA
read => diff_r[28].ENA
read => diff_r[27].ENA
read => diff_r[26].ENA
read => diff_r[25].ENA
read => diff_r[24].ENA
read => diff_r[23].ENA
read => diff_r[22].ENA
read => diff_r[21].ENA
read => diff_r[20].ENA
read => diff_r[19].ENA
read => diff_r[18].ENA
read => diff_r[17].ENA
read => diff_r[16].ENA
read => diff_r[15].ENA
read => diff_r[14].ENA
read => diff_r[13].ENA
read => diff_r[12].ENA
read => diff_r[11].ENA
read => diff_r[10].ENA
read => diff_r[9].ENA
read => diff_r[8].ENA
read => diff_r[7].ENA
read => diff_r[6].ENA
read => diff_r[5].ENA
read => diff_r[4].ENA
read => diff_r[3].ENA
read => diff_r[2].ENA
read => diff_r[1].ENA
read => diff_r[0].ENA
read => diff_g[31].ENA
read => diff_g[30].ENA
read => diff_g[29].ENA
read => diff_g[28].ENA
read => diff_g[27].ENA
read => diff_g[26].ENA
read => diff_g[25].ENA
read => diff_g[24].ENA
read => diff_g[23].ENA
read => diff_g[22].ENA
read => diff_g[21].ENA
read => diff_g[20].ENA
read => diff_g[19].ENA
read => diff_g[18].ENA
read => diff_g[17].ENA
read => diff_g[16].ENA
read => diff_g[15].ENA
read => diff_g[14].ENA
read => diff_g[13].ENA
read => diff_g[12].ENA
read => diff_g[11].ENA
read => diff_g[10].ENA
read => diff_g[9].ENA
read => diff_g[8].ENA
read => diff_g[7].ENA
read => diff_g[6].ENA
read => diff_g[5].ENA
read => diff_g[4].ENA
read => diff_g[3].ENA
read => diff_g[2].ENA
read => diff_g[1].ENA
read => diff_g[0].ENA
read => diff_b[31].ENA
read => diff_b[30].ENA
read => diff_b[29].ENA
read => diff_b[28].ENA
read => diff_b[27].ENA
read => diff_b[26].ENA
read => diff_b[25].ENA
read => diff_b[24].ENA
read => diff_b[23].ENA
read => diff_b[22].ENA
read => diff_b[21].ENA
read => diff_b[20].ENA
read => diff_b[19].ENA
read => diff_b[18].ENA
read => diff_b[17].ENA
read => diff_b[16].ENA
read => diff_b[15].ENA
read => diff_b[14].ENA
read => diff_b[13].ENA
read => diff_b[12].ENA
read => diff_b[11].ENA
read => diff_b[10].ENA
read => diff_b[9].ENA
read => diff_b[8].ENA
read => diff_b[7].ENA
read => diff_b[6].ENA
read => diff_b[5].ENA
read => diff_b[4].ENA
read => diff_b[3].ENA
read => diff_b[2].ENA
read => diff_b[1].ENA
sync_x[0] => buffer[10].DATAIN
sync_x[1] => buffer[11].DATAIN
sync_x[2] => buffer[12].DATAIN
sync_x[3] => buffer[13].DATAIN
sync_x[4] => buffer[14].DATAIN
sync_x[5] => buffer[15].DATAIN
sync_x[6] => buffer[16].DATAIN
sync_x[7] => buffer[17].DATAIN
sync_x[8] => buffer[18].DATAIN
sync_x[9] => buffer[19].DATAIN
sync_y[0] => buffer[0].DATAIN
sync_y[1] => buffer[1].DATAIN
sync_y[2] => buffer[2].DATAIN
sync_y[3] => buffer[3].DATAIN
sync_y[4] => buffer[4].DATAIN
sync_y[5] => buffer[5].DATAIN
sync_y[6] => buffer[6].DATAIN
sync_y[7] => buffer[7].DATAIN
sync_y[8] => buffer[8].DATAIN
sync_y[9] => buffer[9].DATAIN
ccd_r[0] => LessThan0.IN5
ccd_r[0] => Add0.IN10
ccd_r[0] => Add1.IN5
ccd_r[1] => LessThan0.IN4
ccd_r[1] => Add0.IN9
ccd_r[1] => Add1.IN4
ccd_r[2] => LessThan0.IN3
ccd_r[2] => Add0.IN8
ccd_r[2] => Add1.IN3
ccd_r[3] => LessThan0.IN2
ccd_r[3] => Add0.IN7
ccd_r[3] => Add1.IN2
ccd_r[4] => LessThan0.IN1
ccd_r[4] => Add0.IN6
ccd_r[4] => Add1.IN1
ccd_g[0] => LessThan1.IN6
ccd_g[0] => Add2.IN12
ccd_g[0] => Add3.IN6
ccd_g[1] => LessThan1.IN5
ccd_g[1] => Add2.IN11
ccd_g[1] => Add3.IN5
ccd_g[2] => LessThan1.IN4
ccd_g[2] => Add2.IN10
ccd_g[2] => Add3.IN4
ccd_g[3] => LessThan1.IN3
ccd_g[3] => Add2.IN9
ccd_g[3] => Add3.IN3
ccd_g[4] => LessThan1.IN2
ccd_g[4] => Add2.IN8
ccd_g[4] => Add3.IN2
ccd_g[5] => LessThan1.IN1
ccd_g[5] => Add2.IN7
ccd_g[5] => Add3.IN1
ccd_b[0] => LessThan2.IN5
ccd_b[0] => Add4.IN10
ccd_b[0] => Add5.IN5
ccd_b[1] => LessThan2.IN4
ccd_b[1] => Add4.IN9
ccd_b[1] => Add5.IN4
ccd_b[2] => LessThan2.IN3
ccd_b[2] => Add4.IN8
ccd_b[2] => Add5.IN3
ccd_b[3] => LessThan2.IN2
ccd_b[3] => Add4.IN7
ccd_b[3] => Add5.IN2
ccd_b[4] => LessThan2.IN1
ccd_b[4] => Add4.IN6
ccd_b[4] => Add5.IN1
dvi_r[0] => LessThan0.IN10
dvi_r[0] => Add1.IN10
dvi_r[0] => Add0.IN5
dvi_r[1] => LessThan0.IN9
dvi_r[1] => Add1.IN9
dvi_r[1] => Add0.IN4
dvi_r[2] => LessThan0.IN8
dvi_r[2] => Add1.IN8
dvi_r[2] => Add0.IN3
dvi_r[3] => LessThan0.IN7
dvi_r[3] => Add1.IN7
dvi_r[3] => Add0.IN2
dvi_r[4] => LessThan0.IN6
dvi_r[4] => Add1.IN6
dvi_r[4] => Add0.IN1
dvi_g[0] => LessThan1.IN12
dvi_g[0] => Add3.IN12
dvi_g[0] => Add2.IN6
dvi_g[1] => LessThan1.IN11
dvi_g[1] => Add3.IN11
dvi_g[1] => Add2.IN5
dvi_g[2] => LessThan1.IN10
dvi_g[2] => Add3.IN10
dvi_g[2] => Add2.IN4
dvi_g[3] => LessThan1.IN9
dvi_g[3] => Add3.IN9
dvi_g[3] => Add2.IN3
dvi_g[4] => LessThan1.IN8
dvi_g[4] => Add3.IN8
dvi_g[4] => Add2.IN2
dvi_g[5] => LessThan1.IN7
dvi_g[5] => Add3.IN7
dvi_g[5] => Add2.IN1
dvi_b[0] => LessThan2.IN10
dvi_b[0] => Add5.IN10
dvi_b[0] => Add4.IN5
dvi_b[1] => LessThan2.IN9
dvi_b[1] => Add5.IN9
dvi_b[1] => Add4.IN4
dvi_b[2] => LessThan2.IN8
dvi_b[2] => Add5.IN8
dvi_b[2] => Add4.IN3
dvi_b[3] => LessThan2.IN7
dvi_b[3] => Add5.IN7
dvi_b[3] => Add4.IN2
dvi_b[4] => LessThan2.IN6
dvi_b[4] => Add5.IN6
dvi_b[4] => Add4.IN1
valid <= valid~reg0.DB_MAX_OUTPUT_PORT_TYPE
mask <= mask~reg0.DB_MAX_OUTPUT_PORT_TYPE
mask_x[0] <= mask_x[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mask_x[1] <= mask_x[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mask_x[2] <= mask_x[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mask_x[3] <= mask_x[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mask_x[4] <= mask_x[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mask_x[5] <= mask_x[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mask_x[6] <= mask_x[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mask_x[7] <= mask_x[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mask_x[8] <= mask_x[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mask_x[9] <= mask_x[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mask_y[0] <= mask_y[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mask_y[1] <= mask_y[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mask_y[2] <= mask_y[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mask_y[3] <= mask_y[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mask_y[4] <= mask_y[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mask_y[5] <= mask_y[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mask_y[6] <= mask_y[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mask_y[7] <= mask_y[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mask_y[8] <= mask_y[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mask_y[9] <= mask_y[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ProCam|MASK:mask
iCLK => buffer[5][0].CLK
iCLK => buffer[5][1].CLK
iCLK => buffer[5][2].CLK
iCLK => buffer[5][3].CLK
iCLK => buffer[5][4].CLK
iCLK => buffer[5][5].CLK
iCLK => buffer[5][6].CLK
iCLK => buffer[5][7].CLK
iCLK => buffer[5][8].CLK
iCLK => buffer[5][9].CLK
iCLK => buffer[5][10].CLK
iCLK => buffer[5][11].CLK
iCLK => buffer[5][12].CLK
iCLK => buffer[5][13].CLK
iCLK => buffer[5][14].CLK
iCLK => buffer[5][15].CLK
iCLK => buffer[5][16].CLK
iCLK => buffer[5][17].CLK
iCLK => buffer[5][18].CLK
iCLK => buffer[5][19].CLK
iCLK => buffer[5][20].CLK
iCLK => buffer[5][21].CLK
iCLK => buffer[5][22].CLK
iCLK => buffer[5][23].CLK
iCLK => buffer[4][0].CLK
iCLK => buffer[4][1].CLK
iCLK => buffer[4][2].CLK
iCLK => buffer[4][3].CLK
iCLK => buffer[4][4].CLK
iCLK => buffer[4][5].CLK
iCLK => buffer[4][6].CLK
iCLK => buffer[4][7].CLK
iCLK => buffer[4][8].CLK
iCLK => buffer[4][9].CLK
iCLK => buffer[4][10].CLK
iCLK => buffer[4][11].CLK
iCLK => buffer[4][12].CLK
iCLK => buffer[4][13].CLK
iCLK => buffer[4][14].CLK
iCLK => buffer[4][15].CLK
iCLK => buffer[4][16].CLK
iCLK => buffer[4][17].CLK
iCLK => buffer[4][18].CLK
iCLK => buffer[4][19].CLK
iCLK => buffer[4][20].CLK
iCLK => buffer[4][21].CLK
iCLK => buffer[4][22].CLK
iCLK => buffer[4][23].CLK
iCLK => buffer[3][0].CLK
iCLK => buffer[3][1].CLK
iCLK => buffer[3][2].CLK
iCLK => buffer[3][3].CLK
iCLK => buffer[3][4].CLK
iCLK => buffer[3][5].CLK
iCLK => buffer[3][6].CLK
iCLK => buffer[3][7].CLK
iCLK => buffer[3][8].CLK
iCLK => buffer[3][9].CLK
iCLK => buffer[3][10].CLK
iCLK => buffer[3][11].CLK
iCLK => buffer[3][12].CLK
iCLK => buffer[3][13].CLK
iCLK => buffer[3][14].CLK
iCLK => buffer[3][15].CLK
iCLK => buffer[3][16].CLK
iCLK => buffer[3][17].CLK
iCLK => buffer[3][18].CLK
iCLK => buffer[3][19].CLK
iCLK => buffer[3][20].CLK
iCLK => buffer[3][21].CLK
iCLK => buffer[3][22].CLK
iCLK => buffer[3][23].CLK
iCLK => buffer[2][0].CLK
iCLK => buffer[2][1].CLK
iCLK => buffer[2][2].CLK
iCLK => buffer[2][3].CLK
iCLK => buffer[2][4].CLK
iCLK => buffer[2][5].CLK
iCLK => buffer[2][6].CLK
iCLK => buffer[2][7].CLK
iCLK => buffer[2][8].CLK
iCLK => buffer[2][9].CLK
iCLK => buffer[2][10].CLK
iCLK => buffer[2][11].CLK
iCLK => buffer[2][12].CLK
iCLK => buffer[2][13].CLK
iCLK => buffer[2][14].CLK
iCLK => buffer[2][15].CLK
iCLK => buffer[2][16].CLK
iCLK => buffer[2][17].CLK
iCLK => buffer[2][18].CLK
iCLK => buffer[2][19].CLK
iCLK => buffer[2][20].CLK
iCLK => buffer[2][21].CLK
iCLK => buffer[2][22].CLK
iCLK => buffer[2][23].CLK
iCLK => buffer[1][0].CLK
iCLK => buffer[1][1].CLK
iCLK => buffer[1][2].CLK
iCLK => buffer[1][3].CLK
iCLK => buffer[1][4].CLK
iCLK => buffer[1][5].CLK
iCLK => buffer[1][6].CLK
iCLK => buffer[1][7].CLK
iCLK => buffer[1][8].CLK
iCLK => buffer[1][9].CLK
iCLK => buffer[1][10].CLK
iCLK => buffer[1][11].CLK
iCLK => buffer[1][12].CLK
iCLK => buffer[1][13].CLK
iCLK => buffer[1][14].CLK
iCLK => buffer[1][15].CLK
iCLK => buffer[1][16].CLK
iCLK => buffer[1][17].CLK
iCLK => buffer[1][18].CLK
iCLK => buffer[1][19].CLK
iCLK => buffer[1][20].CLK
iCLK => buffer[1][21].CLK
iCLK => buffer[1][22].CLK
iCLK => buffer[1][23].CLK
iCLK => buffer[0][0].CLK
iCLK => buffer[0][1].CLK
iCLK => buffer[0][2].CLK
iCLK => buffer[0][3].CLK
iCLK => buffer[0][4].CLK
iCLK => buffer[0][5].CLK
iCLK => buffer[0][6].CLK
iCLK => buffer[0][7].CLK
iCLK => buffer[0][8].CLK
iCLK => buffer[0][9].CLK
iCLK => buffer[0][10].CLK
iCLK => buffer[0][11].CLK
iCLK => buffer[0][12].CLK
iCLK => buffer[0][13].CLK
iCLK => buffer[0][14].CLK
iCLK => buffer[0][15].CLK
iCLK => buffer[0][16].CLK
iCLK => buffer[0][17].CLK
iCLK => buffer[0][18].CLK
iCLK => buffer[0][19].CLK
iCLK => buffer[0][20].CLK
iCLK => buffer[0][21].CLK
iCLK => buffer[0][22].CLK
iCLK => buffer[0][23].CLK
iCLK => oDEBUG~reg0.CLK
iCLK => oVAL~reg0.CLK
iCLK => oB[0]~reg0.CLK
iCLK => oB[1]~reg0.CLK
iCLK => oB[2]~reg0.CLK
iCLK => oB[3]~reg0.CLK
iCLK => oB[4]~reg0.CLK
iCLK => oB[5]~reg0.CLK
iCLK => oB[6]~reg0.CLK
iCLK => oB[7]~reg0.CLK
iCLK => oG[0]~reg0.CLK
iCLK => oG[1]~reg0.CLK
iCLK => oG[2]~reg0.CLK
iCLK => oG[3]~reg0.CLK
iCLK => oG[4]~reg0.CLK
iCLK => oG[5]~reg0.CLK
iCLK => oG[6]~reg0.CLK
iCLK => oG[7]~reg0.CLK
iCLK => oR[0]~reg0.CLK
iCLK => oR[1]~reg0.CLK
iCLK => oR[2]~reg0.CLK
iCLK => oR[3]~reg0.CLK
iCLK => oR[4]~reg0.CLK
iCLK => oR[5]~reg0.CLK
iCLK => oR[6]~reg0.CLK
iCLK => oR[7]~reg0.CLK
iCLK => oY[0]~reg0.CLK
iCLK => oY[1]~reg0.CLK
iCLK => oY[2]~reg0.CLK
iCLK => oY[3]~reg0.CLK
iCLK => oY[4]~reg0.CLK
iCLK => oY[5]~reg0.CLK
iCLK => oY[6]~reg0.CLK
iCLK => oY[7]~reg0.CLK
iCLK => oY[8]~reg0.CLK
iCLK => oY[9]~reg0.CLK
iCLK => oX[0]~reg0.CLK
iCLK => oX[1]~reg0.CLK
iCLK => oX[2]~reg0.CLK
iCLK => oX[3]~reg0.CLK
iCLK => oX[4]~reg0.CLK
iCLK => oX[5]~reg0.CLK
iCLK => oX[6]~reg0.CLK
iCLK => oX[7]~reg0.CLK
iCLK => oX[8]~reg0.CLK
iCLK => oX[9]~reg0.CLK
iRST_N => buffer[5][0].ACLR
iRST_N => buffer[5][1].ACLR
iRST_N => buffer[5][2].ACLR
iRST_N => buffer[5][3].ACLR
iRST_N => buffer[5][4].ACLR
iRST_N => buffer[5][5].ACLR
iRST_N => buffer[5][6].ACLR
iRST_N => buffer[5][7].ACLR
iRST_N => buffer[5][8].ACLR
iRST_N => buffer[5][9].ACLR
iRST_N => buffer[5][10].ACLR
iRST_N => buffer[5][11].ACLR
iRST_N => buffer[5][12].ACLR
iRST_N => buffer[5][13].ACLR
iRST_N => buffer[5][14].ACLR
iRST_N => buffer[5][15].ACLR
iRST_N => buffer[5][16].ACLR
iRST_N => buffer[5][17].ACLR
iRST_N => buffer[5][18].ACLR
iRST_N => buffer[5][19].ACLR
iRST_N => buffer[5][20].ACLR
iRST_N => buffer[5][21].ACLR
iRST_N => buffer[5][22].ACLR
iRST_N => buffer[5][23].ACLR
iRST_N => buffer[4][0].ACLR
iRST_N => buffer[4][1].ACLR
iRST_N => buffer[4][2].ACLR
iRST_N => buffer[4][3].ACLR
iRST_N => buffer[4][4].ACLR
iRST_N => buffer[4][5].ACLR
iRST_N => buffer[4][6].ACLR
iRST_N => buffer[4][7].ACLR
iRST_N => buffer[4][8].ACLR
iRST_N => buffer[4][9].ACLR
iRST_N => buffer[4][10].ACLR
iRST_N => buffer[4][11].ACLR
iRST_N => buffer[4][12].ACLR
iRST_N => buffer[4][13].ACLR
iRST_N => buffer[4][14].ACLR
iRST_N => buffer[4][15].ACLR
iRST_N => buffer[4][16].ACLR
iRST_N => buffer[4][17].ACLR
iRST_N => buffer[4][18].ACLR
iRST_N => buffer[4][19].ACLR
iRST_N => buffer[4][20].ACLR
iRST_N => buffer[4][21].ACLR
iRST_N => buffer[4][22].ACLR
iRST_N => buffer[4][23].ACLR
iRST_N => buffer[3][0].ACLR
iRST_N => buffer[3][1].ACLR
iRST_N => buffer[3][2].ACLR
iRST_N => buffer[3][3].ACLR
iRST_N => buffer[3][4].ACLR
iRST_N => buffer[3][5].ACLR
iRST_N => buffer[3][6].ACLR
iRST_N => buffer[3][7].ACLR
iRST_N => buffer[3][8].ACLR
iRST_N => buffer[3][9].ACLR
iRST_N => buffer[3][10].ACLR
iRST_N => buffer[3][11].ACLR
iRST_N => buffer[3][12].ACLR
iRST_N => buffer[3][13].ACLR
iRST_N => buffer[3][14].ACLR
iRST_N => buffer[3][15].ACLR
iRST_N => buffer[3][16].ACLR
iRST_N => buffer[3][17].ACLR
iRST_N => buffer[3][18].ACLR
iRST_N => buffer[3][19].ACLR
iRST_N => buffer[3][20].ACLR
iRST_N => buffer[3][21].ACLR
iRST_N => buffer[3][22].ACLR
iRST_N => buffer[3][23].ACLR
iRST_N => buffer[2][0].ACLR
iRST_N => buffer[2][1].ACLR
iRST_N => buffer[2][2].ACLR
iRST_N => buffer[2][3].ACLR
iRST_N => buffer[2][4].ACLR
iRST_N => buffer[2][5].ACLR
iRST_N => buffer[2][6].ACLR
iRST_N => buffer[2][7].ACLR
iRST_N => buffer[2][8].ACLR
iRST_N => buffer[2][9].ACLR
iRST_N => buffer[2][10].ACLR
iRST_N => buffer[2][11].ACLR
iRST_N => buffer[2][12].ACLR
iRST_N => buffer[2][13].ACLR
iRST_N => buffer[2][14].ACLR
iRST_N => buffer[2][15].ACLR
iRST_N => buffer[2][16].ACLR
iRST_N => buffer[2][17].ACLR
iRST_N => buffer[2][18].ACLR
iRST_N => buffer[2][19].ACLR
iRST_N => buffer[2][20].ACLR
iRST_N => buffer[2][21].ACLR
iRST_N => buffer[2][22].ACLR
iRST_N => buffer[2][23].ACLR
iRST_N => buffer[1][0].ACLR
iRST_N => buffer[1][1].ACLR
iRST_N => buffer[1][2].ACLR
iRST_N => buffer[1][3].ACLR
iRST_N => buffer[1][4].ACLR
iRST_N => buffer[1][5].ACLR
iRST_N => buffer[1][6].ACLR
iRST_N => buffer[1][7].ACLR
iRST_N => buffer[1][8].ACLR
iRST_N => buffer[1][9].ACLR
iRST_N => buffer[1][10].ACLR
iRST_N => buffer[1][11].ACLR
iRST_N => buffer[1][12].ACLR
iRST_N => buffer[1][13].ACLR
iRST_N => buffer[1][14].ACLR
iRST_N => buffer[1][15].ACLR
iRST_N => buffer[1][16].ACLR
iRST_N => buffer[1][17].ACLR
iRST_N => buffer[1][18].ACLR
iRST_N => buffer[1][19].ACLR
iRST_N => buffer[1][20].ACLR
iRST_N => buffer[1][21].ACLR
iRST_N => buffer[1][22].ACLR
iRST_N => buffer[1][23].ACLR
iRST_N => buffer[0][0].ACLR
iRST_N => buffer[0][1].ACLR
iRST_N => buffer[0][2].ACLR
iRST_N => buffer[0][3].ACLR
iRST_N => buffer[0][4].ACLR
iRST_N => buffer[0][5].ACLR
iRST_N => buffer[0][6].ACLR
iRST_N => buffer[0][7].ACLR
iRST_N => buffer[0][8].ACLR
iRST_N => buffer[0][9].ACLR
iRST_N => buffer[0][10].ACLR
iRST_N => buffer[0][11].ACLR
iRST_N => buffer[0][12].ACLR
iRST_N => buffer[0][13].ACLR
iRST_N => buffer[0][14].ACLR
iRST_N => buffer[0][15].ACLR
iRST_N => buffer[0][16].ACLR
iRST_N => buffer[0][17].ACLR
iRST_N => buffer[0][18].ACLR
iRST_N => buffer[0][19].ACLR
iRST_N => buffer[0][20].ACLR
iRST_N => buffer[0][21].ACLR
iRST_N => buffer[0][22].ACLR
iRST_N => buffer[0][23].ACLR
iRST_N => oDEBUG~reg0.ACLR
iRST_N => oVAL~reg0.ACLR
iRST_N => oB[0]~reg0.ACLR
iRST_N => oB[1]~reg0.ACLR
iRST_N => oB[2]~reg0.ACLR
iRST_N => oB[3]~reg0.ACLR
iRST_N => oB[4]~reg0.ACLR
iRST_N => oB[5]~reg0.ACLR
iRST_N => oB[6]~reg0.ACLR
iRST_N => oB[7]~reg0.ACLR
iRST_N => oG[0]~reg0.ACLR
iRST_N => oG[1]~reg0.ACLR
iRST_N => oG[2]~reg0.ACLR
iRST_N => oG[3]~reg0.ACLR
iRST_N => oG[4]~reg0.ACLR
iRST_N => oG[5]~reg0.ACLR
iRST_N => oG[6]~reg0.ACLR
iRST_N => oG[7]~reg0.ACLR
iRST_N => oR[0]~reg0.ACLR
iRST_N => oR[1]~reg0.ACLR
iRST_N => oR[2]~reg0.ACLR
iRST_N => oR[3]~reg0.ACLR
iRST_N => oR[4]~reg0.ACLR
iRST_N => oR[5]~reg0.ACLR
iRST_N => oR[6]~reg0.ACLR
iRST_N => oR[7]~reg0.ACLR
iRST_N => oY[0]~reg0.ACLR
iRST_N => oY[1]~reg0.ACLR
iRST_N => oY[2]~reg0.ACLR
iRST_N => oY[3]~reg0.ACLR
iRST_N => oY[4]~reg0.ACLR
iRST_N => oY[5]~reg0.ACLR
iRST_N => oY[6]~reg0.ACLR
iRST_N => oY[7]~reg0.ACLR
iRST_N => oY[8]~reg0.ACLR
iRST_N => oY[9]~reg0.ACLR
iRST_N => oX[0]~reg0.ACLR
iRST_N => oX[1]~reg0.ACLR
iRST_N => oX[2]~reg0.ACLR
iRST_N => oX[3]~reg0.ACLR
iRST_N => oX[4]~reg0.ACLR
iRST_N => oX[5]~reg0.ACLR
iRST_N => oX[6]~reg0.ACLR
iRST_N => oX[7]~reg0.ACLR
iRST_N => oX[8]~reg0.ACLR
iRST_N => oX[9]~reg0.ACLR
iDVI_VAL => ~NO_FANOUT~
iDVI_X[0] => ~NO_FANOUT~
iDVI_X[1] => ~NO_FANOUT~
iDVI_X[2] => ~NO_FANOUT~
iDVI_X[3] => ~NO_FANOUT~
iDVI_X[4] => ~NO_FANOUT~
iDVI_X[5] => ~NO_FANOUT~
iDVI_X[6] => ~NO_FANOUT~
iDVI_X[7] => ~NO_FANOUT~
iDVI_X[8] => ~NO_FANOUT~
iDVI_X[9] => ~NO_FANOUT~
iDVI_Y[0] => ~NO_FANOUT~
iDVI_Y[1] => ~NO_FANOUT~
iDVI_Y[2] => ~NO_FANOUT~
iDVI_Y[3] => ~NO_FANOUT~
iDVI_Y[4] => ~NO_FANOUT~
iDVI_Y[5] => ~NO_FANOUT~
iDVI_Y[6] => ~NO_FANOUT~
iDVI_Y[7] => ~NO_FANOUT~
iDVI_Y[8] => ~NO_FANOUT~
iDVI_Y[9] => ~NO_FANOUT~
iDVI_R[0] => buffer[0][16].DATAIN
iDVI_R[1] => buffer[0][17].DATAIN
iDVI_R[2] => buffer[0][18].DATAIN
iDVI_R[3] => buffer[0][19].DATAIN
iDVI_R[4] => buffer[0][20].DATAIN
iDVI_R[5] => buffer[0][21].DATAIN
iDVI_R[6] => buffer[0][22].DATAIN
iDVI_R[7] => buffer[0][23].DATAIN
iDVI_G[0] => buffer[0][8].DATAIN
iDVI_G[1] => buffer[0][9].DATAIN
iDVI_G[2] => buffer[0][10].DATAIN
iDVI_G[3] => buffer[0][11].DATAIN
iDVI_G[4] => buffer[0][12].DATAIN
iDVI_G[5] => buffer[0][13].DATAIN
iDVI_G[6] => buffer[0][14].DATAIN
iDVI_G[7] => buffer[0][15].DATAIN
iDVI_B[0] => buffer[0][0].DATAIN
iDVI_B[1] => buffer[0][1].DATAIN
iDVI_B[2] => buffer[0][2].DATAIN
iDVI_B[3] => buffer[0][3].DATAIN
iDVI_B[4] => buffer[0][4].DATAIN
iDVI_B[5] => buffer[0][5].DATAIN
iDVI_B[6] => buffer[0][6].DATAIN
iDVI_B[7] => buffer[0][7].DATAIN
iMASK => next_oR.OUTPUTSELECT
iMASK => next_oR.OUTPUTSELECT
iMASK => next_oR.OUTPUTSELECT
iMASK => next_oR.OUTPUTSELECT
iMASK => next_oR.OUTPUTSELECT
iMASK => next_oR.OUTPUTSELECT
iMASK => next_oR.OUTPUTSELECT
iMASK => next_oR.OUTPUTSELECT
iMASK => next_oG.OUTPUTSELECT
iMASK => next_oG.OUTPUTSELECT
iMASK => next_oG.OUTPUTSELECT
iMASK => next_oG.OUTPUTSELECT
iMASK => next_oG.OUTPUTSELECT
iMASK => next_oG.OUTPUTSELECT
iMASK => next_oG.OUTPUTSELECT
iMASK => next_oG.OUTPUTSELECT
iMASK => next_oB.OUTPUTSELECT
iMASK => next_oB.OUTPUTSELECT
iMASK => next_oB.OUTPUTSELECT
iMASK => next_oB.OUTPUTSELECT
iMASK => next_oB.OUTPUTSELECT
iMASK => next_oB.OUTPUTSELECT
iMASK => next_oB.OUTPUTSELECT
iMASK => next_oB.OUTPUTSELECT
iMASK_VAL => oVAL~reg0.DATAIN
iMASK_VAL => oX[9]~reg0.ENA
iMASK_VAL => oX[8]~reg0.ENA
iMASK_VAL => oX[7]~reg0.ENA
iMASK_VAL => oX[6]~reg0.ENA
iMASK_VAL => oX[5]~reg0.ENA
iMASK_VAL => oX[4]~reg0.ENA
iMASK_VAL => oX[3]~reg0.ENA
iMASK_VAL => oX[2]~reg0.ENA
iMASK_VAL => oX[1]~reg0.ENA
iMASK_VAL => oX[0]~reg0.ENA
iMASK_VAL => oY[9]~reg0.ENA
iMASK_VAL => oY[8]~reg0.ENA
iMASK_VAL => oY[7]~reg0.ENA
iMASK_VAL => oY[6]~reg0.ENA
iMASK_VAL => oY[5]~reg0.ENA
iMASK_VAL => oY[4]~reg0.ENA
iMASK_VAL => oY[3]~reg0.ENA
iMASK_VAL => oY[2]~reg0.ENA
iMASK_VAL => oY[1]~reg0.ENA
iMASK_VAL => oY[0]~reg0.ENA
iMASK_VAL => oR[7]~reg0.ENA
iMASK_VAL => oR[6]~reg0.ENA
iMASK_VAL => oR[5]~reg0.ENA
iMASK_VAL => oR[4]~reg0.ENA
iMASK_VAL => oR[3]~reg0.ENA
iMASK_VAL => oR[2]~reg0.ENA
iMASK_VAL => oR[1]~reg0.ENA
iMASK_VAL => oR[0]~reg0.ENA
iMASK_VAL => oG[7]~reg0.ENA
iMASK_VAL => oG[6]~reg0.ENA
iMASK_VAL => oG[5]~reg0.ENA
iMASK_VAL => oG[4]~reg0.ENA
iMASK_VAL => oG[3]~reg0.ENA
iMASK_VAL => oG[2]~reg0.ENA
iMASK_VAL => oG[1]~reg0.ENA
iMASK_VAL => oG[0]~reg0.ENA
iMASK_VAL => oB[7]~reg0.ENA
iMASK_VAL => oB[6]~reg0.ENA
iMASK_VAL => oB[5]~reg0.ENA
iMASK_VAL => oB[4]~reg0.ENA
iMASK_VAL => oB[3]~reg0.ENA
iMASK_VAL => oB[2]~reg0.ENA
iMASK_VAL => oB[1]~reg0.ENA
iMASK_VAL => oB[0]~reg0.ENA
iMASK_X[0] => oX[0]~reg0.DATAIN
iMASK_X[1] => oX[1]~reg0.DATAIN
iMASK_X[2] => oX[2]~reg0.DATAIN
iMASK_X[3] => oX[3]~reg0.DATAIN
iMASK_X[4] => oX[4]~reg0.DATAIN
iMASK_X[5] => oX[5]~reg0.DATAIN
iMASK_X[6] => oX[6]~reg0.DATAIN
iMASK_X[7] => oX[7]~reg0.DATAIN
iMASK_X[8] => oX[8]~reg0.DATAIN
iMASK_X[9] => oX[9]~reg0.DATAIN
iMASK_Y[0] => oY[0]~reg0.DATAIN
iMASK_Y[1] => oY[1]~reg0.DATAIN
iMASK_Y[2] => oY[2]~reg0.DATAIN
iMASK_Y[3] => oY[3]~reg0.DATAIN
iMASK_Y[4] => oY[4]~reg0.DATAIN
iMASK_Y[5] => oY[5]~reg0.DATAIN
iMASK_Y[6] => oY[6]~reg0.DATAIN
iMASK_Y[7] => oY[7]~reg0.DATAIN
iMASK_Y[8] => oY[8]~reg0.DATAIN
iMASK_Y[9] => oY[9]~reg0.DATAIN
oX[0] <= oX[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oX[1] <= oX[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oX[2] <= oX[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oX[3] <= oX[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oX[4] <= oX[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oX[5] <= oX[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oX[6] <= oX[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oX[7] <= oX[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oX[8] <= oX[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oX[9] <= oX[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oY[0] <= oY[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oY[1] <= oY[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oY[2] <= oY[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oY[3] <= oY[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oY[4] <= oY[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oY[5] <= oY[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oY[6] <= oY[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oY[7] <= oY[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oY[8] <= oY[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oY[9] <= oY[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oR[0] <= oR[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oR[1] <= oR[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oR[2] <= oR[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oR[3] <= oR[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oR[4] <= oR[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oR[5] <= oR[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oR[6] <= oR[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oR[7] <= oR[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oG[0] <= oG[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oG[1] <= oG[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oG[2] <= oG[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oG[3] <= oG[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oG[4] <= oG[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oG[5] <= oG[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oG[6] <= oG[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oG[7] <= oG[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oB[0] <= oB[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oB[1] <= oB[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oB[2] <= oB[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oB[3] <= oB[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oB[4] <= oB[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oB[5] <= oB[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oB[6] <= oB[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oB[7] <= oB[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVAL <= oVAL~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDEBUG <= oDEBUG~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ProCam|SEG7_LUT_8:u5
oSEG0[0] <= SEG7_LUT:u0.port0
oSEG0[1] <= SEG7_LUT:u0.port0
oSEG0[2] <= SEG7_LUT:u0.port0
oSEG0[3] <= SEG7_LUT:u0.port0
oSEG0[4] <= SEG7_LUT:u0.port0
oSEG0[5] <= SEG7_LUT:u0.port0
oSEG0[6] <= SEG7_LUT:u0.port0
oSEG1[0] <= SEG7_LUT:u1.port0
oSEG1[1] <= SEG7_LUT:u1.port0
oSEG1[2] <= SEG7_LUT:u1.port0
oSEG1[3] <= SEG7_LUT:u1.port0
oSEG1[4] <= SEG7_LUT:u1.port0
oSEG1[5] <= SEG7_LUT:u1.port0
oSEG1[6] <= SEG7_LUT:u1.port0
oSEG2[0] <= SEG7_LUT:u2.port0
oSEG2[1] <= SEG7_LUT:u2.port0
oSEG2[2] <= SEG7_LUT:u2.port0
oSEG2[3] <= SEG7_LUT:u2.port0
oSEG2[4] <= SEG7_LUT:u2.port0
oSEG2[5] <= SEG7_LUT:u2.port0
oSEG2[6] <= SEG7_LUT:u2.port0
oSEG3[0] <= SEG7_LUT:u3.port0
oSEG3[1] <= SEG7_LUT:u3.port0
oSEG3[2] <= SEG7_LUT:u3.port0
oSEG3[3] <= SEG7_LUT:u3.port0
oSEG3[4] <= SEG7_LUT:u3.port0
oSEG3[5] <= SEG7_LUT:u3.port0
oSEG3[6] <= SEG7_LUT:u3.port0
oSEG4[0] <= SEG7_LUT:u4.port0
oSEG4[1] <= SEG7_LUT:u4.port0
oSEG4[2] <= SEG7_LUT:u4.port0
oSEG4[3] <= SEG7_LUT:u4.port0
oSEG4[4] <= SEG7_LUT:u4.port0
oSEG4[5] <= SEG7_LUT:u4.port0
oSEG4[6] <= SEG7_LUT:u4.port0
oSEG5[0] <= SEG7_LUT:u5.port0
oSEG5[1] <= SEG7_LUT:u5.port0
oSEG5[2] <= SEG7_LUT:u5.port0
oSEG5[3] <= SEG7_LUT:u5.port0
oSEG5[4] <= SEG7_LUT:u5.port0
oSEG5[5] <= SEG7_LUT:u5.port0
oSEG5[6] <= SEG7_LUT:u5.port0
oSEG6[0] <= SEG7_LUT:u6.port0
oSEG6[1] <= SEG7_LUT:u6.port0
oSEG6[2] <= SEG7_LUT:u6.port0
oSEG6[3] <= SEG7_LUT:u6.port0
oSEG6[4] <= SEG7_LUT:u6.port0
oSEG6[5] <= SEG7_LUT:u6.port0
oSEG6[6] <= SEG7_LUT:u6.port0
oSEG7[0] <= SEG7_LUT:u7.port0
oSEG7[1] <= SEG7_LUT:u7.port0
oSEG7[2] <= SEG7_LUT:u7.port0
oSEG7[3] <= SEG7_LUT:u7.port0
oSEG7[4] <= SEG7_LUT:u7.port0
oSEG7[5] <= SEG7_LUT:u7.port0
oSEG7[6] <= SEG7_LUT:u7.port0
iDIG[0] => iDIG[0].IN1
iDIG[1] => iDIG[1].IN1
iDIG[2] => iDIG[2].IN1
iDIG[3] => iDIG[3].IN1
iDIG[4] => iDIG[4].IN1
iDIG[5] => iDIG[5].IN1
iDIG[6] => iDIG[6].IN1
iDIG[7] => iDIG[7].IN1
iDIG[8] => iDIG[8].IN1
iDIG[9] => iDIG[9].IN1
iDIG[10] => iDIG[10].IN1
iDIG[11] => iDIG[11].IN1
iDIG[12] => iDIG[12].IN1
iDIG[13] => iDIG[13].IN1
iDIG[14] => iDIG[14].IN1
iDIG[15] => iDIG[15].IN1
iDIG[16] => iDIG[16].IN1
iDIG[17] => iDIG[17].IN1
iDIG[18] => iDIG[18].IN1
iDIG[19] => iDIG[19].IN1
iDIG[20] => iDIG[20].IN1
iDIG[21] => iDIG[21].IN1
iDIG[22] => iDIG[22].IN1
iDIG[23] => iDIG[23].IN1
iDIG[24] => iDIG[24].IN1
iDIG[25] => iDIG[25].IN1
iDIG[26] => iDIG[26].IN1
iDIG[27] => iDIG[27].IN1
iDIG[28] => iDIG[28].IN1
iDIG[29] => iDIG[29].IN1
iDIG[30] => iDIG[30].IN1
iDIG[31] => iDIG[31].IN1


|ProCam|SEG7_LUT_8:u5|SEG7_LUT:u0
oSEG[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
oSEG[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
oSEG[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
oSEG[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
oSEG[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
oSEG[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
oSEG[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
iDIG[0] => Decoder0.IN3
iDIG[1] => Decoder0.IN2
iDIG[2] => Decoder0.IN1
iDIG[3] => Decoder0.IN0


|ProCam|SEG7_LUT_8:u5|SEG7_LUT:u1
oSEG[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
oSEG[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
oSEG[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
oSEG[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
oSEG[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
oSEG[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
oSEG[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
iDIG[0] => Decoder0.IN3
iDIG[1] => Decoder0.IN2
iDIG[2] => Decoder0.IN1
iDIG[3] => Decoder0.IN0


|ProCam|SEG7_LUT_8:u5|SEG7_LUT:u2
oSEG[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
oSEG[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
oSEG[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
oSEG[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
oSEG[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
oSEG[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
oSEG[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
iDIG[0] => Decoder0.IN3
iDIG[1] => Decoder0.IN2
iDIG[2] => Decoder0.IN1
iDIG[3] => Decoder0.IN0


|ProCam|SEG7_LUT_8:u5|SEG7_LUT:u3
oSEG[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
oSEG[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
oSEG[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
oSEG[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
oSEG[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
oSEG[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
oSEG[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
iDIG[0] => Decoder0.IN3
iDIG[1] => Decoder0.IN2
iDIG[2] => Decoder0.IN1
iDIG[3] => Decoder0.IN0


|ProCam|SEG7_LUT_8:u5|SEG7_LUT:u4
oSEG[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
oSEG[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
oSEG[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
oSEG[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
oSEG[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
oSEG[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
oSEG[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
iDIG[0] => Decoder0.IN3
iDIG[1] => Decoder0.IN2
iDIG[2] => Decoder0.IN1
iDIG[3] => Decoder0.IN0


|ProCam|SEG7_LUT_8:u5|SEG7_LUT:u5
oSEG[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
oSEG[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
oSEG[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
oSEG[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
oSEG[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
oSEG[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
oSEG[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
iDIG[0] => Decoder0.IN3
iDIG[1] => Decoder0.IN2
iDIG[2] => Decoder0.IN1
iDIG[3] => Decoder0.IN0


|ProCam|SEG7_LUT_8:u5|SEG7_LUT:u6
oSEG[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
oSEG[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
oSEG[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
oSEG[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
oSEG[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
oSEG[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
oSEG[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
iDIG[0] => Decoder0.IN3
iDIG[1] => Decoder0.IN2
iDIG[2] => Decoder0.IN1
iDIG[3] => Decoder0.IN0


|ProCam|SEG7_LUT_8:u5|SEG7_LUT:u7
oSEG[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
oSEG[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
oSEG[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
oSEG[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
oSEG[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
oSEG[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
oSEG[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
iDIG[0] => Decoder0.IN3
iDIG[1] => Decoder0.IN2
iDIG[2] => Decoder0.IN1
iDIG[3] => Decoder0.IN0


|ProCam|sdram_pll:u6
inclk0 => sub_wire7[0].IN1
c0 <= altpll:altpll_component.clk
c1 <= altpll:altpll_component.clk
c2 <= altpll:altpll_component.clk
c3 <= altpll:altpll_component.clk
c4 <= altpll:altpll_component.clk


|ProCam|sdram_pll:u6|altpll:altpll_component
inclk[0] => altpll_f423:auto_generated.inclk[0]
inclk[1] => altpll_f423:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => ~NO_FANOUT~
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= <GND>
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|ProCam|sdram_pll:u6|altpll:altpll_component|altpll_f423:auto_generated
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1


|ProCam|Sdram_Control:u7
RESET_N => RESET_N.IN3
CLK => CLK.IN7
WR1_DATA[0] => WR1_DATA[0].IN1
WR1_DATA[1] => WR1_DATA[1].IN1
WR1_DATA[2] => WR1_DATA[2].IN1
WR1_DATA[3] => WR1_DATA[3].IN1
WR1_DATA[4] => WR1_DATA[4].IN1
WR1_DATA[5] => WR1_DATA[5].IN1
WR1_DATA[6] => WR1_DATA[6].IN1
WR1_DATA[7] => WR1_DATA[7].IN1
WR1_DATA[8] => WR1_DATA[8].IN1
WR1_DATA[9] => WR1_DATA[9].IN1
WR1_DATA[10] => WR1_DATA[10].IN1
WR1_DATA[11] => WR1_DATA[11].IN1
WR1_DATA[12] => WR1_DATA[12].IN1
WR1_DATA[13] => WR1_DATA[13].IN1
WR1_DATA[14] => WR1_DATA[14].IN1
WR1_DATA[15] => WR1_DATA[15].IN1
WR1 => WR1.IN1
WR1_ADDR[0] => rWR1_ADDR.DATAA
WR1_ADDR[0] => rWR1_ADDR[0].ADATA
WR1_ADDR[1] => rWR1_ADDR.DATAA
WR1_ADDR[1] => rWR1_ADDR[1].ADATA
WR1_ADDR[2] => rWR1_ADDR.DATAA
WR1_ADDR[2] => rWR1_ADDR[2].ADATA
WR1_ADDR[3] => rWR1_ADDR.DATAA
WR1_ADDR[3] => rWR1_ADDR[3].ADATA
WR1_ADDR[4] => rWR1_ADDR.DATAA
WR1_ADDR[4] => rWR1_ADDR[4].ADATA
WR1_ADDR[5] => rWR1_ADDR.DATAA
WR1_ADDR[5] => rWR1_ADDR[5].ADATA
WR1_ADDR[6] => rWR1_ADDR.DATAA
WR1_ADDR[6] => rWR1_ADDR[6].ADATA
WR1_ADDR[7] => rWR1_ADDR.DATAA
WR1_ADDR[7] => rWR1_ADDR[7].ADATA
WR1_ADDR[8] => rWR1_ADDR.DATAA
WR1_ADDR[8] => rWR1_ADDR[8].ADATA
WR1_ADDR[9] => rWR1_ADDR.DATAA
WR1_ADDR[9] => rWR1_ADDR[9].ADATA
WR1_ADDR[10] => rWR1_ADDR.DATAA
WR1_ADDR[10] => rWR1_ADDR[10].ADATA
WR1_ADDR[11] => rWR1_ADDR.DATAA
WR1_ADDR[11] => rWR1_ADDR[11].ADATA
WR1_ADDR[12] => rWR1_ADDR.DATAA
WR1_ADDR[12] => rWR1_ADDR[12].ADATA
WR1_ADDR[13] => rWR1_ADDR.DATAA
WR1_ADDR[13] => rWR1_ADDR[13].ADATA
WR1_ADDR[14] => rWR1_ADDR.DATAA
WR1_ADDR[14] => rWR1_ADDR[14].ADATA
WR1_ADDR[15] => rWR1_ADDR.DATAA
WR1_ADDR[15] => rWR1_ADDR[15].ADATA
WR1_ADDR[16] => rWR1_ADDR.DATAA
WR1_ADDR[16] => rWR1_ADDR[16].ADATA
WR1_ADDR[17] => rWR1_ADDR.DATAA
WR1_ADDR[17] => rWR1_ADDR[17].ADATA
WR1_ADDR[18] => rWR1_ADDR.DATAA
WR1_ADDR[18] => rWR1_ADDR[18].ADATA
WR1_ADDR[19] => rWR1_ADDR.DATAA
WR1_ADDR[19] => rWR1_ADDR[19].ADATA
WR1_ADDR[20] => rWR1_ADDR.DATAA
WR1_ADDR[20] => rWR1_ADDR[20].ADATA
WR1_ADDR[21] => rWR1_ADDR.DATAA
WR1_ADDR[21] => rWR1_ADDR[21].ADATA
WR1_ADDR[22] => rWR1_ADDR.DATAA
WR1_ADDR[22] => rWR1_ADDR[22].ADATA
WR1_MAX_ADDR[0] => rWR1_MAX_ADDR[0].DATAIN
WR1_MAX_ADDR[1] => rWR1_MAX_ADDR[1].DATAIN
WR1_MAX_ADDR[2] => rWR1_MAX_ADDR[2].DATAIN
WR1_MAX_ADDR[3] => rWR1_MAX_ADDR[3].DATAIN
WR1_MAX_ADDR[4] => rWR1_MAX_ADDR[4].DATAIN
WR1_MAX_ADDR[5] => rWR1_MAX_ADDR[5].DATAIN
WR1_MAX_ADDR[6] => rWR1_MAX_ADDR[6].DATAIN
WR1_MAX_ADDR[7] => rWR1_MAX_ADDR[7].DATAIN
WR1_MAX_ADDR[8] => rWR1_MAX_ADDR[8].DATAIN
WR1_MAX_ADDR[9] => rWR1_MAX_ADDR[9].DATAIN
WR1_MAX_ADDR[10] => rWR1_MAX_ADDR[10].DATAIN
WR1_MAX_ADDR[11] => rWR1_MAX_ADDR[11].DATAIN
WR1_MAX_ADDR[12] => rWR1_MAX_ADDR[12].DATAIN
WR1_MAX_ADDR[13] => rWR1_MAX_ADDR[13].DATAIN
WR1_MAX_ADDR[14] => rWR1_MAX_ADDR[14].DATAIN
WR1_MAX_ADDR[15] => rWR1_MAX_ADDR[15].DATAIN
WR1_MAX_ADDR[16] => rWR1_MAX_ADDR[16].DATAIN
WR1_MAX_ADDR[17] => rWR1_MAX_ADDR[17].DATAIN
WR1_MAX_ADDR[18] => rWR1_MAX_ADDR[18].DATAIN
WR1_MAX_ADDR[19] => rWR1_MAX_ADDR[19].DATAIN
WR1_MAX_ADDR[20] => rWR1_MAX_ADDR[20].DATAIN
WR1_MAX_ADDR[21] => rWR1_MAX_ADDR[21].DATAIN
WR1_MAX_ADDR[22] => rWR1_MAX_ADDR[22].DATAIN
WR1_LENGTH[0] => rWR1_LENGTH[0].DATAIN
WR1_LENGTH[1] => rWR1_LENGTH[1].DATAIN
WR1_LENGTH[2] => rWR1_LENGTH[2].DATAIN
WR1_LENGTH[3] => rWR1_LENGTH[3].DATAIN
WR1_LENGTH[4] => rWR1_LENGTH[4].DATAIN
WR1_LENGTH[5] => rWR1_LENGTH[5].DATAIN
WR1_LENGTH[6] => rWR1_LENGTH[6].DATAIN
WR1_LENGTH[7] => rWR1_LENGTH[7].DATAIN
WR1_LOAD => WR1_LOAD.IN1
WR1_CLK => WR1_CLK.IN1
WR2_DATA[0] => WR2_DATA[0].IN1
WR2_DATA[1] => WR2_DATA[1].IN1
WR2_DATA[2] => WR2_DATA[2].IN1
WR2_DATA[3] => WR2_DATA[3].IN1
WR2_DATA[4] => WR2_DATA[4].IN1
WR2_DATA[5] => WR2_DATA[5].IN1
WR2_DATA[6] => WR2_DATA[6].IN1
WR2_DATA[7] => WR2_DATA[7].IN1
WR2_DATA[8] => WR2_DATA[8].IN1
WR2_DATA[9] => WR2_DATA[9].IN1
WR2_DATA[10] => WR2_DATA[10].IN1
WR2_DATA[11] => WR2_DATA[11].IN1
WR2_DATA[12] => WR2_DATA[12].IN1
WR2_DATA[13] => WR2_DATA[13].IN1
WR2_DATA[14] => WR2_DATA[14].IN1
WR2_DATA[15] => WR2_DATA[15].IN1
WR2 => WR2.IN1
WR2_ADDR[0] => rWR2_ADDR.DATAA
WR2_ADDR[0] => rWR2_ADDR[0].ADATA
WR2_ADDR[1] => rWR2_ADDR.DATAA
WR2_ADDR[1] => rWR2_ADDR[1].ADATA
WR2_ADDR[2] => rWR2_ADDR.DATAA
WR2_ADDR[2] => rWR2_ADDR[2].ADATA
WR2_ADDR[3] => rWR2_ADDR.DATAA
WR2_ADDR[3] => rWR2_ADDR[3].ADATA
WR2_ADDR[4] => rWR2_ADDR.DATAA
WR2_ADDR[4] => rWR2_ADDR[4].ADATA
WR2_ADDR[5] => rWR2_ADDR.DATAA
WR2_ADDR[5] => rWR2_ADDR[5].ADATA
WR2_ADDR[6] => rWR2_ADDR.DATAA
WR2_ADDR[6] => rWR2_ADDR[6].ADATA
WR2_ADDR[7] => rWR2_ADDR.DATAA
WR2_ADDR[7] => rWR2_ADDR[7].ADATA
WR2_ADDR[8] => rWR2_ADDR.DATAA
WR2_ADDR[8] => rWR2_ADDR[8].ADATA
WR2_ADDR[9] => rWR2_ADDR.DATAA
WR2_ADDR[9] => rWR2_ADDR[9].ADATA
WR2_ADDR[10] => rWR2_ADDR.DATAA
WR2_ADDR[10] => rWR2_ADDR[10].ADATA
WR2_ADDR[11] => rWR2_ADDR.DATAA
WR2_ADDR[11] => rWR2_ADDR[11].ADATA
WR2_ADDR[12] => rWR2_ADDR.DATAA
WR2_ADDR[12] => rWR2_ADDR[12].ADATA
WR2_ADDR[13] => rWR2_ADDR.DATAA
WR2_ADDR[13] => rWR2_ADDR[13].ADATA
WR2_ADDR[14] => rWR2_ADDR.DATAA
WR2_ADDR[14] => rWR2_ADDR[14].ADATA
WR2_ADDR[15] => rWR2_ADDR.DATAA
WR2_ADDR[15] => rWR2_ADDR[15].ADATA
WR2_ADDR[16] => rWR2_ADDR.DATAA
WR2_ADDR[16] => rWR2_ADDR[16].ADATA
WR2_ADDR[17] => rWR2_ADDR.DATAA
WR2_ADDR[17] => rWR2_ADDR[17].ADATA
WR2_ADDR[18] => rWR2_ADDR.DATAA
WR2_ADDR[18] => rWR2_ADDR[18].ADATA
WR2_ADDR[19] => rWR2_ADDR.DATAA
WR2_ADDR[19] => rWR2_ADDR[19].ADATA
WR2_ADDR[20] => rWR2_ADDR.DATAA
WR2_ADDR[20] => rWR2_ADDR[20].ADATA
WR2_ADDR[21] => rWR2_ADDR.DATAA
WR2_ADDR[21] => rWR2_ADDR[21].ADATA
WR2_ADDR[22] => rWR2_ADDR.DATAA
WR2_ADDR[22] => rWR2_ADDR[22].ADATA
WR2_MAX_ADDR[0] => rWR2_MAX_ADDR[0].DATAIN
WR2_MAX_ADDR[1] => rWR2_MAX_ADDR[1].DATAIN
WR2_MAX_ADDR[2] => rWR2_MAX_ADDR[2].DATAIN
WR2_MAX_ADDR[3] => rWR2_MAX_ADDR[3].DATAIN
WR2_MAX_ADDR[4] => rWR2_MAX_ADDR[4].DATAIN
WR2_MAX_ADDR[5] => rWR2_MAX_ADDR[5].DATAIN
WR2_MAX_ADDR[6] => rWR2_MAX_ADDR[6].DATAIN
WR2_MAX_ADDR[7] => rWR2_MAX_ADDR[7].DATAIN
WR2_MAX_ADDR[8] => rWR2_MAX_ADDR[8].DATAIN
WR2_MAX_ADDR[9] => rWR2_MAX_ADDR[9].DATAIN
WR2_MAX_ADDR[10] => rWR2_MAX_ADDR[10].DATAIN
WR2_MAX_ADDR[11] => rWR2_MAX_ADDR[11].DATAIN
WR2_MAX_ADDR[12] => rWR2_MAX_ADDR[12].DATAIN
WR2_MAX_ADDR[13] => rWR2_MAX_ADDR[13].DATAIN
WR2_MAX_ADDR[14] => rWR2_MAX_ADDR[14].DATAIN
WR2_MAX_ADDR[15] => rWR2_MAX_ADDR[15].DATAIN
WR2_MAX_ADDR[16] => rWR2_MAX_ADDR[16].DATAIN
WR2_MAX_ADDR[17] => rWR2_MAX_ADDR[17].DATAIN
WR2_MAX_ADDR[18] => rWR2_MAX_ADDR[18].DATAIN
WR2_MAX_ADDR[19] => rWR2_MAX_ADDR[19].DATAIN
WR2_MAX_ADDR[20] => rWR2_MAX_ADDR[20].DATAIN
WR2_MAX_ADDR[21] => rWR2_MAX_ADDR[21].DATAIN
WR2_MAX_ADDR[22] => rWR2_MAX_ADDR[22].DATAIN
WR2_LENGTH[0] => rWR2_LENGTH[0].DATAIN
WR2_LENGTH[1] => rWR2_LENGTH[1].DATAIN
WR2_LENGTH[2] => rWR2_LENGTH[2].DATAIN
WR2_LENGTH[3] => rWR2_LENGTH[3].DATAIN
WR2_LENGTH[4] => rWR2_LENGTH[4].DATAIN
WR2_LENGTH[5] => rWR2_LENGTH[5].DATAIN
WR2_LENGTH[6] => rWR2_LENGTH[6].DATAIN
WR2_LENGTH[7] => rWR2_LENGTH[7].DATAIN
WR2_LOAD => WR2_LOAD.IN1
WR2_CLK => WR2_CLK.IN1
RD1_DATA[0] <= Sdram_RD_FIFO:u_read1_fifo.q
RD1_DATA[1] <= Sdram_RD_FIFO:u_read1_fifo.q
RD1_DATA[2] <= Sdram_RD_FIFO:u_read1_fifo.q
RD1_DATA[3] <= Sdram_RD_FIFO:u_read1_fifo.q
RD1_DATA[4] <= Sdram_RD_FIFO:u_read1_fifo.q
RD1_DATA[5] <= Sdram_RD_FIFO:u_read1_fifo.q
RD1_DATA[6] <= Sdram_RD_FIFO:u_read1_fifo.q
RD1_DATA[7] <= Sdram_RD_FIFO:u_read1_fifo.q
RD1_DATA[8] <= Sdram_RD_FIFO:u_read1_fifo.q
RD1_DATA[9] <= Sdram_RD_FIFO:u_read1_fifo.q
RD1_DATA[10] <= Sdram_RD_FIFO:u_read1_fifo.q
RD1_DATA[11] <= Sdram_RD_FIFO:u_read1_fifo.q
RD1_DATA[12] <= Sdram_RD_FIFO:u_read1_fifo.q
RD1_DATA[13] <= Sdram_RD_FIFO:u_read1_fifo.q
RD1_DATA[14] <= Sdram_RD_FIFO:u_read1_fifo.q
RD1_DATA[15] <= Sdram_RD_FIFO:u_read1_fifo.q
RD1 => RD1.IN1
RD1_ADDR[0] => rRD1_ADDR.DATAA
RD1_ADDR[0] => rRD1_ADDR[0].ADATA
RD1_ADDR[1] => rRD1_ADDR.DATAA
RD1_ADDR[1] => rRD1_ADDR[1].ADATA
RD1_ADDR[2] => rRD1_ADDR.DATAA
RD1_ADDR[2] => rRD1_ADDR[2].ADATA
RD1_ADDR[3] => rRD1_ADDR.DATAA
RD1_ADDR[3] => rRD1_ADDR[3].ADATA
RD1_ADDR[4] => rRD1_ADDR.DATAA
RD1_ADDR[4] => rRD1_ADDR[4].ADATA
RD1_ADDR[5] => rRD1_ADDR.DATAA
RD1_ADDR[5] => rRD1_ADDR[5].ADATA
RD1_ADDR[6] => rRD1_ADDR.DATAA
RD1_ADDR[6] => rRD1_ADDR[6].ADATA
RD1_ADDR[7] => rRD1_ADDR.DATAA
RD1_ADDR[7] => rRD1_ADDR[7].ADATA
RD1_ADDR[8] => rRD1_ADDR.DATAA
RD1_ADDR[8] => rRD1_ADDR[8].ADATA
RD1_ADDR[9] => rRD1_ADDR.DATAA
RD1_ADDR[9] => rRD1_ADDR[9].ADATA
RD1_ADDR[10] => rRD1_ADDR.DATAA
RD1_ADDR[10] => rRD1_ADDR[10].ADATA
RD1_ADDR[11] => rRD1_ADDR.DATAA
RD1_ADDR[11] => rRD1_ADDR[11].ADATA
RD1_ADDR[12] => rRD1_ADDR.DATAA
RD1_ADDR[12] => rRD1_ADDR[12].ADATA
RD1_ADDR[13] => rRD1_ADDR.DATAA
RD1_ADDR[13] => rRD1_ADDR[13].ADATA
RD1_ADDR[14] => rRD1_ADDR.DATAA
RD1_ADDR[14] => rRD1_ADDR[14].ADATA
RD1_ADDR[15] => rRD1_ADDR.DATAA
RD1_ADDR[15] => rRD1_ADDR[15].ADATA
RD1_ADDR[16] => rRD1_ADDR.DATAA
RD1_ADDR[16] => rRD1_ADDR[16].ADATA
RD1_ADDR[17] => rRD1_ADDR.DATAA
RD1_ADDR[17] => rRD1_ADDR[17].ADATA
RD1_ADDR[18] => rRD1_ADDR.DATAA
RD1_ADDR[18] => rRD1_ADDR[18].ADATA
RD1_ADDR[19] => rRD1_ADDR.DATAA
RD1_ADDR[19] => rRD1_ADDR[19].ADATA
RD1_ADDR[20] => rRD1_ADDR.DATAA
RD1_ADDR[20] => rRD1_ADDR[20].ADATA
RD1_ADDR[21] => rRD1_ADDR.DATAA
RD1_ADDR[21] => rRD1_ADDR[21].ADATA
RD1_ADDR[22] => rRD1_ADDR.DATAA
RD1_ADDR[22] => rRD1_ADDR[22].ADATA
RD1_MAX_ADDR[0] => rRD1_MAX_ADDR[0].DATAIN
RD1_MAX_ADDR[1] => rRD1_MAX_ADDR[1].DATAIN
RD1_MAX_ADDR[2] => rRD1_MAX_ADDR[2].DATAIN
RD1_MAX_ADDR[3] => rRD1_MAX_ADDR[3].DATAIN
RD1_MAX_ADDR[4] => rRD1_MAX_ADDR[4].DATAIN
RD1_MAX_ADDR[5] => rRD1_MAX_ADDR[5].DATAIN
RD1_MAX_ADDR[6] => rRD1_MAX_ADDR[6].DATAIN
RD1_MAX_ADDR[7] => rRD1_MAX_ADDR[7].DATAIN
RD1_MAX_ADDR[8] => rRD1_MAX_ADDR[8].DATAIN
RD1_MAX_ADDR[9] => rRD1_MAX_ADDR[9].DATAIN
RD1_MAX_ADDR[10] => rRD1_MAX_ADDR[10].DATAIN
RD1_MAX_ADDR[11] => rRD1_MAX_ADDR[11].DATAIN
RD1_MAX_ADDR[12] => rRD1_MAX_ADDR[12].DATAIN
RD1_MAX_ADDR[13] => rRD1_MAX_ADDR[13].DATAIN
RD1_MAX_ADDR[14] => rRD1_MAX_ADDR[14].DATAIN
RD1_MAX_ADDR[15] => rRD1_MAX_ADDR[15].DATAIN
RD1_MAX_ADDR[16] => rRD1_MAX_ADDR[16].DATAIN
RD1_MAX_ADDR[17] => rRD1_MAX_ADDR[17].DATAIN
RD1_MAX_ADDR[18] => rRD1_MAX_ADDR[18].DATAIN
RD1_MAX_ADDR[19] => rRD1_MAX_ADDR[19].DATAIN
RD1_MAX_ADDR[20] => rRD1_MAX_ADDR[20].DATAIN
RD1_MAX_ADDR[21] => rRD1_MAX_ADDR[21].DATAIN
RD1_MAX_ADDR[22] => rRD1_MAX_ADDR[22].DATAIN
RD1_LENGTH[0] => rRD1_LENGTH[0].DATAIN
RD1_LENGTH[1] => rRD1_LENGTH[1].DATAIN
RD1_LENGTH[2] => rRD1_LENGTH[2].DATAIN
RD1_LENGTH[3] => rRD1_LENGTH[3].DATAIN
RD1_LENGTH[4] => rRD1_LENGTH[4].DATAIN
RD1_LENGTH[5] => rRD1_LENGTH[5].DATAIN
RD1_LENGTH[6] => rRD1_LENGTH[6].DATAIN
RD1_LENGTH[7] => rRD1_LENGTH[7].DATAIN
RD1_LOAD => RD1_LOAD.IN1
RD1_CLK => RD1_CLK.IN1
RD2_DATA[0] <= Sdram_RD_FIFO:u_read2_fifo.q
RD2_DATA[1] <= Sdram_RD_FIFO:u_read2_fifo.q
RD2_DATA[2] <= Sdram_RD_FIFO:u_read2_fifo.q
RD2_DATA[3] <= Sdram_RD_FIFO:u_read2_fifo.q
RD2_DATA[4] <= Sdram_RD_FIFO:u_read2_fifo.q
RD2_DATA[5] <= Sdram_RD_FIFO:u_read2_fifo.q
RD2_DATA[6] <= Sdram_RD_FIFO:u_read2_fifo.q
RD2_DATA[7] <= Sdram_RD_FIFO:u_read2_fifo.q
RD2_DATA[8] <= Sdram_RD_FIFO:u_read2_fifo.q
RD2_DATA[9] <= Sdram_RD_FIFO:u_read2_fifo.q
RD2_DATA[10] <= Sdram_RD_FIFO:u_read2_fifo.q
RD2_DATA[11] <= Sdram_RD_FIFO:u_read2_fifo.q
RD2_DATA[12] <= Sdram_RD_FIFO:u_read2_fifo.q
RD2_DATA[13] <= Sdram_RD_FIFO:u_read2_fifo.q
RD2_DATA[14] <= Sdram_RD_FIFO:u_read2_fifo.q
RD2_DATA[15] <= Sdram_RD_FIFO:u_read2_fifo.q
RD2 => RD2.IN1
RD2_ADDR[0] => rRD2_ADDR.DATAA
RD2_ADDR[0] => rRD2_ADDR[0].ADATA
RD2_ADDR[1] => rRD2_ADDR.DATAA
RD2_ADDR[1] => rRD2_ADDR[1].ADATA
RD2_ADDR[2] => rRD2_ADDR.DATAA
RD2_ADDR[2] => rRD2_ADDR[2].ADATA
RD2_ADDR[3] => rRD2_ADDR.DATAA
RD2_ADDR[3] => rRD2_ADDR[3].ADATA
RD2_ADDR[4] => rRD2_ADDR.DATAA
RD2_ADDR[4] => rRD2_ADDR[4].ADATA
RD2_ADDR[5] => rRD2_ADDR.DATAA
RD2_ADDR[5] => rRD2_ADDR[5].ADATA
RD2_ADDR[6] => rRD2_ADDR.DATAA
RD2_ADDR[6] => rRD2_ADDR[6].ADATA
RD2_ADDR[7] => rRD2_ADDR.DATAA
RD2_ADDR[7] => rRD2_ADDR[7].ADATA
RD2_ADDR[8] => rRD2_ADDR.DATAA
RD2_ADDR[8] => rRD2_ADDR[8].ADATA
RD2_ADDR[9] => rRD2_ADDR.DATAA
RD2_ADDR[9] => rRD2_ADDR[9].ADATA
RD2_ADDR[10] => rRD2_ADDR.DATAA
RD2_ADDR[10] => rRD2_ADDR[10].ADATA
RD2_ADDR[11] => rRD2_ADDR.DATAA
RD2_ADDR[11] => rRD2_ADDR[11].ADATA
RD2_ADDR[12] => rRD2_ADDR.DATAA
RD2_ADDR[12] => rRD2_ADDR[12].ADATA
RD2_ADDR[13] => rRD2_ADDR.DATAA
RD2_ADDR[13] => rRD2_ADDR[13].ADATA
RD2_ADDR[14] => rRD2_ADDR.DATAA
RD2_ADDR[14] => rRD2_ADDR[14].ADATA
RD2_ADDR[15] => rRD2_ADDR.DATAA
RD2_ADDR[15] => rRD2_ADDR[15].ADATA
RD2_ADDR[16] => rRD2_ADDR.DATAA
RD2_ADDR[16] => rRD2_ADDR[16].ADATA
RD2_ADDR[17] => rRD2_ADDR.DATAA
RD2_ADDR[17] => rRD2_ADDR[17].ADATA
RD2_ADDR[18] => rRD2_ADDR.DATAA
RD2_ADDR[18] => rRD2_ADDR[18].ADATA
RD2_ADDR[19] => rRD2_ADDR.DATAA
RD2_ADDR[19] => rRD2_ADDR[19].ADATA
RD2_ADDR[20] => rRD2_ADDR.DATAA
RD2_ADDR[20] => rRD2_ADDR[20].ADATA
RD2_ADDR[21] => rRD2_ADDR.DATAA
RD2_ADDR[21] => rRD2_ADDR[21].ADATA
RD2_ADDR[22] => rRD2_ADDR.DATAA
RD2_ADDR[22] => rRD2_ADDR[22].ADATA
RD2_MAX_ADDR[0] => rRD2_MAX_ADDR[0].DATAIN
RD2_MAX_ADDR[1] => rRD2_MAX_ADDR[1].DATAIN
RD2_MAX_ADDR[2] => rRD2_MAX_ADDR[2].DATAIN
RD2_MAX_ADDR[3] => rRD2_MAX_ADDR[3].DATAIN
RD2_MAX_ADDR[4] => rRD2_MAX_ADDR[4].DATAIN
RD2_MAX_ADDR[5] => rRD2_MAX_ADDR[5].DATAIN
RD2_MAX_ADDR[6] => rRD2_MAX_ADDR[6].DATAIN
RD2_MAX_ADDR[7] => rRD2_MAX_ADDR[7].DATAIN
RD2_MAX_ADDR[8] => rRD2_MAX_ADDR[8].DATAIN
RD2_MAX_ADDR[9] => rRD2_MAX_ADDR[9].DATAIN
RD2_MAX_ADDR[10] => rRD2_MAX_ADDR[10].DATAIN
RD2_MAX_ADDR[11] => rRD2_MAX_ADDR[11].DATAIN
RD2_MAX_ADDR[12] => rRD2_MAX_ADDR[12].DATAIN
RD2_MAX_ADDR[13] => rRD2_MAX_ADDR[13].DATAIN
RD2_MAX_ADDR[14] => rRD2_MAX_ADDR[14].DATAIN
RD2_MAX_ADDR[15] => rRD2_MAX_ADDR[15].DATAIN
RD2_MAX_ADDR[16] => rRD2_MAX_ADDR[16].DATAIN
RD2_MAX_ADDR[17] => rRD2_MAX_ADDR[17].DATAIN
RD2_MAX_ADDR[18] => rRD2_MAX_ADDR[18].DATAIN
RD2_MAX_ADDR[19] => rRD2_MAX_ADDR[19].DATAIN
RD2_MAX_ADDR[20] => rRD2_MAX_ADDR[20].DATAIN
RD2_MAX_ADDR[21] => rRD2_MAX_ADDR[21].DATAIN
RD2_MAX_ADDR[22] => rRD2_MAX_ADDR[22].DATAIN
RD2_LENGTH[0] => rRD2_LENGTH[0].DATAIN
RD2_LENGTH[1] => rRD2_LENGTH[1].DATAIN
RD2_LENGTH[2] => rRD2_LENGTH[2].DATAIN
RD2_LENGTH[3] => rRD2_LENGTH[3].DATAIN
RD2_LENGTH[4] => rRD2_LENGTH[4].DATAIN
RD2_LENGTH[5] => rRD2_LENGTH[5].DATAIN
RD2_LENGTH[6] => rRD2_LENGTH[6].DATAIN
RD2_LENGTH[7] => rRD2_LENGTH[7].DATAIN
RD2_LOAD => RD2_LOAD.IN1
RD2_CLK => RD2_CLK.IN1
SA[0] <= SA[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[1] <= SA[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[2] <= SA[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[3] <= SA[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[4] <= SA[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[5] <= SA[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[6] <= SA[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[7] <= SA[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[8] <= SA[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[9] <= SA[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[10] <= SA[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[11] <= SA[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BA[0] <= BA[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BA[1] <= BA[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CS_N[0] <= CS_N[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CS_N[1] <= CS_N[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CKE <= CKE~reg0.DB_MAX_OUTPUT_PORT_TYPE
RAS_N <= RAS_N~reg0.DB_MAX_OUTPUT_PORT_TYPE
CAS_N <= CAS_N~reg0.DB_MAX_OUTPUT_PORT_TYPE
WE_N <= WE_N~reg0.DB_MAX_OUTPUT_PORT_TYPE
DQ[0] <> DQ[0]
DQ[1] <> DQ[1]
DQ[2] <> DQ[2]
DQ[3] <> DQ[3]
DQ[4] <> DQ[4]
DQ[5] <> DQ[5]
DQ[6] <> DQ[6]
DQ[7] <> DQ[7]
DQ[8] <> DQ[8]
DQ[9] <> DQ[9]
DQ[10] <> DQ[10]
DQ[11] <> DQ[11]
DQ[12] <> DQ[12]
DQ[13] <> DQ[13]
DQ[14] <> DQ[14]
DQ[15] <> DQ[15]
DQ[16] <> DQ[16]
DQ[17] <> DQ[17]
DQ[18] <> DQ[18]
DQ[19] <> DQ[19]
DQ[20] <> DQ[20]
DQ[21] <> DQ[21]
DQ[22] <> DQ[22]
DQ[23] <> DQ[23]
DQ[24] <> DQ[24]
DQ[25] <> DQ[25]
DQ[26] <> DQ[26]
DQ[27] <> DQ[27]
DQ[28] <> DQ[28]
DQ[29] <> DQ[29]
DQ[30] <> DQ[30]
DQ[31] <> DQ[31]
DQM[0] <= DQM[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DQM[1] <= DQM[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DQM[2] <= DQM[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DQM[3] <= DQM[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ProCam|Sdram_Control:u7|control_interface:u_control_interface
CLK => INIT_REQ~reg0.CLK
CLK => LOAD_MODE~reg0.CLK
CLK => PRECHARGE~reg0.CLK
CLK => REFRESH~reg0.CLK
CLK => init_timer[0].CLK
CLK => init_timer[1].CLK
CLK => init_timer[2].CLK
CLK => init_timer[3].CLK
CLK => init_timer[4].CLK
CLK => init_timer[5].CLK
CLK => init_timer[6].CLK
CLK => init_timer[7].CLK
CLK => init_timer[8].CLK
CLK => init_timer[9].CLK
CLK => init_timer[10].CLK
CLK => init_timer[11].CLK
CLK => init_timer[12].CLK
CLK => init_timer[13].CLK
CLK => init_timer[14].CLK
CLK => init_timer[15].CLK
CLK => REF_REQ~reg0.CLK
CLK => timer[0].CLK
CLK => timer[1].CLK
CLK => timer[2].CLK
CLK => timer[3].CLK
CLK => timer[4].CLK
CLK => timer[5].CLK
CLK => timer[6].CLK
CLK => timer[7].CLK
CLK => timer[8].CLK
CLK => timer[9].CLK
CLK => timer[10].CLK
CLK => timer[11].CLK
CLK => timer[12].CLK
CLK => timer[13].CLK
CLK => timer[14].CLK
CLK => timer[15].CLK
CLK => CMD_ACK~reg0.CLK
CLK => SADDR[0]~reg0.CLK
CLK => SADDR[1]~reg0.CLK
CLK => SADDR[2]~reg0.CLK
CLK => SADDR[3]~reg0.CLK
CLK => SADDR[4]~reg0.CLK
CLK => SADDR[5]~reg0.CLK
CLK => SADDR[6]~reg0.CLK
CLK => SADDR[7]~reg0.CLK
CLK => SADDR[8]~reg0.CLK
CLK => SADDR[9]~reg0.CLK
CLK => SADDR[10]~reg0.CLK
CLK => SADDR[11]~reg0.CLK
CLK => SADDR[12]~reg0.CLK
CLK => SADDR[13]~reg0.CLK
CLK => SADDR[14]~reg0.CLK
CLK => SADDR[15]~reg0.CLK
CLK => SADDR[16]~reg0.CLK
CLK => SADDR[17]~reg0.CLK
CLK => SADDR[18]~reg0.CLK
CLK => SADDR[19]~reg0.CLK
CLK => SADDR[20]~reg0.CLK
CLK => SADDR[21]~reg0.CLK
CLK => SADDR[22]~reg0.CLK
CLK => WRITEA~reg0.CLK
CLK => READA~reg0.CLK
CLK => NOP~reg0.CLK
RESET_N => SADDR[0]~reg0.ACLR
RESET_N => SADDR[1]~reg0.ACLR
RESET_N => SADDR[2]~reg0.ACLR
RESET_N => SADDR[3]~reg0.ACLR
RESET_N => SADDR[4]~reg0.ACLR
RESET_N => SADDR[5]~reg0.ACLR
RESET_N => SADDR[6]~reg0.ACLR
RESET_N => SADDR[7]~reg0.ACLR
RESET_N => SADDR[8]~reg0.ACLR
RESET_N => SADDR[9]~reg0.ACLR
RESET_N => SADDR[10]~reg0.ACLR
RESET_N => SADDR[11]~reg0.ACLR
RESET_N => SADDR[12]~reg0.ACLR
RESET_N => SADDR[13]~reg0.ACLR
RESET_N => SADDR[14]~reg0.ACLR
RESET_N => SADDR[15]~reg0.ACLR
RESET_N => SADDR[16]~reg0.ACLR
RESET_N => SADDR[17]~reg0.ACLR
RESET_N => SADDR[18]~reg0.ACLR
RESET_N => SADDR[19]~reg0.ACLR
RESET_N => SADDR[20]~reg0.ACLR
RESET_N => SADDR[21]~reg0.ACLR
RESET_N => SADDR[22]~reg0.ACLR
RESET_N => WRITEA~reg0.ACLR
RESET_N => READA~reg0.ACLR
RESET_N => NOP~reg0.ACLR
RESET_N => INIT_REQ~reg0.ACLR
RESET_N => LOAD_MODE~reg0.ACLR
RESET_N => PRECHARGE~reg0.ACLR
RESET_N => REFRESH~reg0.ACLR
RESET_N => init_timer[0].ACLR
RESET_N => init_timer[1].ACLR
RESET_N => init_timer[2].ACLR
RESET_N => init_timer[3].ACLR
RESET_N => init_timer[4].ACLR
RESET_N => init_timer[5].ACLR
RESET_N => init_timer[6].ACLR
RESET_N => init_timer[7].ACLR
RESET_N => init_timer[8].ACLR
RESET_N => init_timer[9].ACLR
RESET_N => init_timer[10].ACLR
RESET_N => init_timer[11].ACLR
RESET_N => init_timer[12].ACLR
RESET_N => init_timer[13].ACLR
RESET_N => init_timer[14].ACLR
RESET_N => init_timer[15].ACLR
RESET_N => REF_REQ~reg0.ACLR
RESET_N => timer[0].ACLR
RESET_N => timer[1].ACLR
RESET_N => timer[2].ACLR
RESET_N => timer[3].ACLR
RESET_N => timer[4].ACLR
RESET_N => timer[5].ACLR
RESET_N => timer[6].ACLR
RESET_N => timer[7].ACLR
RESET_N => timer[8].ACLR
RESET_N => timer[9].ACLR
RESET_N => timer[10].ACLR
RESET_N => timer[11].ACLR
RESET_N => timer[12].ACLR
RESET_N => timer[13].ACLR
RESET_N => timer[14].ACLR
RESET_N => timer[15].ACLR
RESET_N => CMD_ACK~reg0.ACLR
CMD[0] => Equal0.IN2
CMD[0] => Equal1.IN0
CMD[0] => Equal2.IN2
CMD[1] => Equal0.IN1
CMD[1] => Equal1.IN2
CMD[1] => Equal2.IN0
CMD[2] => Equal0.IN0
CMD[2] => Equal1.IN1
CMD[2] => Equal2.IN1
ADDR[0] => SADDR[0]~reg0.DATAIN
ADDR[1] => SADDR[1]~reg0.DATAIN
ADDR[2] => SADDR[2]~reg0.DATAIN
ADDR[3] => SADDR[3]~reg0.DATAIN
ADDR[4] => SADDR[4]~reg0.DATAIN
ADDR[5] => SADDR[5]~reg0.DATAIN
ADDR[6] => SADDR[6]~reg0.DATAIN
ADDR[7] => SADDR[7]~reg0.DATAIN
ADDR[8] => SADDR[8]~reg0.DATAIN
ADDR[9] => SADDR[9]~reg0.DATAIN
ADDR[10] => SADDR[10]~reg0.DATAIN
ADDR[11] => SADDR[11]~reg0.DATAIN
ADDR[12] => SADDR[12]~reg0.DATAIN
ADDR[13] => SADDR[13]~reg0.DATAIN
ADDR[14] => SADDR[14]~reg0.DATAIN
ADDR[15] => SADDR[15]~reg0.DATAIN
ADDR[16] => SADDR[16]~reg0.DATAIN
ADDR[17] => SADDR[17]~reg0.DATAIN
ADDR[18] => SADDR[18]~reg0.DATAIN
ADDR[19] => SADDR[19]~reg0.DATAIN
ADDR[20] => SADDR[20]~reg0.DATAIN
ADDR[21] => SADDR[21]~reg0.DATAIN
ADDR[22] => SADDR[22]~reg0.DATAIN
REF_ACK => timer.OUTPUTSELECT
REF_ACK => timer.OUTPUTSELECT
REF_ACK => timer.OUTPUTSELECT
REF_ACK => timer.OUTPUTSELECT
REF_ACK => timer.OUTPUTSELECT
REF_ACK => timer.OUTPUTSELECT
REF_ACK => timer.OUTPUTSELECT
REF_ACK => timer.OUTPUTSELECT
REF_ACK => timer.OUTPUTSELECT
REF_ACK => timer.OUTPUTSELECT
REF_ACK => timer.OUTPUTSELECT
REF_ACK => timer.OUTPUTSELECT
REF_ACK => timer.OUTPUTSELECT
REF_ACK => timer.OUTPUTSELECT
REF_ACK => timer.OUTPUTSELECT
REF_ACK => timer.OUTPUTSELECT
REF_ACK => REF_REQ.OUTPUTSELECT
INIT_ACK => ~NO_FANOUT~
CM_ACK => always1.IN1
NOP <= NOP~reg0.DB_MAX_OUTPUT_PORT_TYPE
READA <= READA~reg0.DB_MAX_OUTPUT_PORT_TYPE
WRITEA <= WRITEA~reg0.DB_MAX_OUTPUT_PORT_TYPE
REFRESH <= REFRESH~reg0.DB_MAX_OUTPUT_PORT_TYPE
PRECHARGE <= PRECHARGE~reg0.DB_MAX_OUTPUT_PORT_TYPE
LOAD_MODE <= LOAD_MODE~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[0] <= SADDR[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[1] <= SADDR[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[2] <= SADDR[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[3] <= SADDR[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[4] <= SADDR[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[5] <= SADDR[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[6] <= SADDR[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[7] <= SADDR[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[8] <= SADDR[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[9] <= SADDR[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[10] <= SADDR[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[11] <= SADDR[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[12] <= SADDR[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[13] <= SADDR[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[14] <= SADDR[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[15] <= SADDR[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[16] <= SADDR[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[17] <= SADDR[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[18] <= SADDR[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[19] <= SADDR[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[20] <= SADDR[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[21] <= SADDR[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[22] <= SADDR[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REF_REQ <= REF_REQ~reg0.DB_MAX_OUTPUT_PORT_TYPE
INIT_REQ <= INIT_REQ~reg0.DB_MAX_OUTPUT_PORT_TYPE
CMD_ACK <= CMD_ACK~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ProCam|Sdram_Control:u7|command:u_command
CLK => CKE~reg0.CLK
CLK => WE_N~reg0.CLK
CLK => CAS_N~reg0.CLK
CLK => RAS_N~reg0.CLK
CLK => CS_N[0]~reg0.CLK
CLK => CS_N[1]~reg0.CLK
CLK => BA[0]~reg0.CLK
CLK => BA[1]~reg0.CLK
CLK => SA[0]~reg0.CLK
CLK => SA[1]~reg0.CLK
CLK => SA[2]~reg0.CLK
CLK => SA[3]~reg0.CLK
CLK => SA[4]~reg0.CLK
CLK => SA[5]~reg0.CLK
CLK => SA[6]~reg0.CLK
CLK => SA[7]~reg0.CLK
CLK => SA[8]~reg0.CLK
CLK => SA[9]~reg0.CLK
CLK => SA[10]~reg0.CLK
CLK => SA[11]~reg0.CLK
CLK => REF_ACK~reg0.CLK
CLK => CM_ACK~reg0.CLK
CLK => do_rw.CLK
CLK => rw_shift[0].CLK
CLK => rw_shift[1].CLK
CLK => oe4.CLK
CLK => OE~reg0.CLK
CLK => ex_write.CLK
CLK => ex_read.CLK
CLK => rp_done.CLK
CLK => rp_shift[0].CLK
CLK => rp_shift[1].CLK
CLK => rp_shift[2].CLK
CLK => rp_shift[3].CLK
CLK => rw_flag.CLK
CLK => command_delay[0].CLK
CLK => command_delay[1].CLK
CLK => command_delay[2].CLK
CLK => command_delay[3].CLK
CLK => command_delay[4].CLK
CLK => command_delay[5].CLK
CLK => command_delay[6].CLK
CLK => command_delay[7].CLK
CLK => command_done.CLK
CLK => do_initial.CLK
CLK => do_load_mode.CLK
CLK => do_precharge.CLK
CLK => do_refresh.CLK
CLK => do_writea.CLK
CLK => do_reada.CLK
RESET_N => CKE~reg0.DATAIN
RESET_N => SA.OUTPUTSELECT
RESET_N => SA.OUTPUTSELECT
RESET_N => SA.OUTPUTSELECT
RESET_N => SA.OUTPUTSELECT
RESET_N => SA.OUTPUTSELECT
RESET_N => SA.OUTPUTSELECT
RESET_N => SA.OUTPUTSELECT
RESET_N => SA.OUTPUTSELECT
RESET_N => SA.OUTPUTSELECT
RESET_N => SA.OUTPUTSELECT
RESET_N => SA.OUTPUTSELECT
RESET_N => SA.OUTPUTSELECT
RESET_N => BA.OUTPUTSELECT
RESET_N => BA.OUTPUTSELECT
RESET_N => CS_N.OUTPUTSELECT
RESET_N => CS_N.OUTPUTSELECT
RESET_N => RAS_N.OUTPUTSELECT
RESET_N => CAS_N.OUTPUTSELECT
RESET_N => WE_N.OUTPUTSELECT
RESET_N => REF_ACK~reg0.ACLR
RESET_N => CM_ACK~reg0.ACLR
RESET_N => OE~reg0.ACLR
RESET_N => ex_write.ACLR
RESET_N => ex_read.ACLR
RESET_N => rp_done.ACLR
RESET_N => rp_shift[0].ACLR
RESET_N => rp_shift[1].ACLR
RESET_N => rp_shift[2].ACLR
RESET_N => rp_shift[3].ACLR
RESET_N => rw_flag.ACLR
RESET_N => command_delay[0].ACLR
RESET_N => command_delay[1].ACLR
RESET_N => command_delay[2].ACLR
RESET_N => command_delay[3].ACLR
RESET_N => command_delay[4].ACLR
RESET_N => command_delay[5].ACLR
RESET_N => command_delay[6].ACLR
RESET_N => command_delay[7].ACLR
RESET_N => command_done.ACLR
RESET_N => do_initial.ACLR
RESET_N => do_load_mode.ACLR
RESET_N => do_precharge.ACLR
RESET_N => do_refresh.ACLR
RESET_N => do_writea.ACLR
RESET_N => do_reada.ACLR
RESET_N => do_rw.ACLR
RESET_N => rw_shift[0].ACLR
RESET_N => rw_shift[1].ACLR
RESET_N => oe4.ENA
SADDR[0] => SA.DATAA
SADDR[1] => SA.DATAA
SADDR[2] => SA.DATAA
SADDR[3] => SA.DATAA
SADDR[4] => SA.DATAA
SADDR[5] => SA.DATAA
SADDR[6] => SA.DATAA
SADDR[7] => SA.DATAA
SADDR[8] => SA.DATAB
SADDR[9] => SA.DATAB
SADDR[10] => SA.DATAB
SADDR[11] => SA.DATAB
SADDR[12] => SA.DATAB
SADDR[13] => SA.DATAB
SADDR[14] => SA.DATAB
SADDR[15] => SA.DATAB
SADDR[16] => SA.DATAB
SADDR[17] => SA.DATAB
SADDR[18] => SA.DATAB
SADDR[19] => SA.DATAB
SADDR[20] => BA.DATAA
SADDR[21] => BA.DATAA
SADDR[22] => CS_N.DATAA
SADDR[22] => CS_N.DATAA
NOP => ~NO_FANOUT~
READA => always0.IN1
WRITEA => always0.IN1
REFRESH => always0.IN0
PRECHARGE => always0.IN1
LOAD_MODE => always0.IN1
REF_REQ => always0.IN1
REF_REQ => always3.IN1
REF_REQ => always0.IN1
REF_REQ => always0.IN1
INIT_REQ => do_reada.OUTPUTSELECT
INIT_REQ => do_writea.OUTPUTSELECT
INIT_REQ => do_refresh.OUTPUTSELECT
INIT_REQ => do_precharge.OUTPUTSELECT
INIT_REQ => do_load_mode.OUTPUTSELECT
INIT_REQ => command_done.OUTPUTSELECT
INIT_REQ => command_delay.OUTPUTSELECT
INIT_REQ => command_delay.OUTPUTSELECT
INIT_REQ => command_delay.OUTPUTSELECT
INIT_REQ => command_delay.OUTPUTSELECT
INIT_REQ => command_delay.OUTPUTSELECT
INIT_REQ => command_delay.OUTPUTSELECT
INIT_REQ => command_delay.OUTPUTSELECT
INIT_REQ => command_delay.OUTPUTSELECT
INIT_REQ => rw_flag.OUTPUTSELECT
INIT_REQ => rp_shift.OUTPUTSELECT
INIT_REQ => rp_shift.OUTPUTSELECT
INIT_REQ => rp_shift.OUTPUTSELECT
INIT_REQ => rp_shift.OUTPUTSELECT
INIT_REQ => rp_done.OUTPUTSELECT
INIT_REQ => ex_read.OUTPUTSELECT
INIT_REQ => ex_write.OUTPUTSELECT
INIT_REQ => do_initial.DATAIN
PM_STOP => rp_shift.OUTPUTSELECT
PM_STOP => rp_shift.OUTPUTSELECT
PM_STOP => rp_shift.OUTPUTSELECT
PM_STOP => rp_shift.OUTPUTSELECT
PM_STOP => rp_done.OUTPUTSELECT
PM_STOP => ex_read.OUTPUTSELECT
PM_STOP => ex_write.OUTPUTSELECT
PM_STOP => always1.IN1
PM_DONE => ~NO_FANOUT~
REF_ACK <= REF_ACK~reg0.DB_MAX_OUTPUT_PORT_TYPE
CM_ACK <= CM_ACK~reg0.DB_MAX_OUTPUT_PORT_TYPE
OE <= OE~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[0] <= SA[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[1] <= SA[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[2] <= SA[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[3] <= SA[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[4] <= SA[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[5] <= SA[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[6] <= SA[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[7] <= SA[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[8] <= SA[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[9] <= SA[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[10] <= SA[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[11] <= SA[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BA[0] <= BA[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BA[1] <= BA[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CS_N[0] <= CS_N[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CS_N[1] <= CS_N[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CKE <= CKE~reg0.DB_MAX_OUTPUT_PORT_TYPE
RAS_N <= RAS_N~reg0.DB_MAX_OUTPUT_PORT_TYPE
CAS_N <= CAS_N~reg0.DB_MAX_OUTPUT_PORT_TYPE
WE_N <= WE_N~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ProCam|Sdram_Control:u7|sdr_data_path:u_sdr_data_path
CLK => DQM[0]~reg0.CLK
CLK => DQM[1]~reg0.CLK
CLK => DQM[2]~reg0.CLK
CLK => DQM[3]~reg0.CLK
RESET_N => DQM[0]~reg0.PRESET
RESET_N => DQM[1]~reg0.PRESET
RESET_N => DQM[2]~reg0.ACLR
RESET_N => DQM[3]~reg0.ACLR
DATAIN[0] => DQOUT[0].DATAIN
DATAIN[1] => DQOUT[1].DATAIN
DATAIN[2] => DQOUT[2].DATAIN
DATAIN[3] => DQOUT[3].DATAIN
DATAIN[4] => DQOUT[4].DATAIN
DATAIN[5] => DQOUT[5].DATAIN
DATAIN[6] => DQOUT[6].DATAIN
DATAIN[7] => DQOUT[7].DATAIN
DATAIN[8] => DQOUT[8].DATAIN
DATAIN[9] => DQOUT[9].DATAIN
DATAIN[10] => DQOUT[10].DATAIN
DATAIN[11] => DQOUT[11].DATAIN
DATAIN[12] => DQOUT[12].DATAIN
DATAIN[13] => DQOUT[13].DATAIN
DATAIN[14] => DQOUT[14].DATAIN
DATAIN[15] => DQOUT[15].DATAIN
DATAIN[16] => DQOUT[16].DATAIN
DATAIN[17] => DQOUT[17].DATAIN
DATAIN[18] => DQOUT[18].DATAIN
DATAIN[19] => DQOUT[19].DATAIN
DATAIN[20] => DQOUT[20].DATAIN
DATAIN[21] => DQOUT[21].DATAIN
DATAIN[22] => DQOUT[22].DATAIN
DATAIN[23] => DQOUT[23].DATAIN
DATAIN[24] => DQOUT[24].DATAIN
DATAIN[25] => DQOUT[25].DATAIN
DATAIN[26] => DQOUT[26].DATAIN
DATAIN[27] => DQOUT[27].DATAIN
DATAIN[28] => DQOUT[28].DATAIN
DATAIN[29] => DQOUT[29].DATAIN
DATAIN[30] => DQOUT[30].DATAIN
DATAIN[31] => DQOUT[31].DATAIN
DM[0] => DQM[0]~reg0.DATAIN
DM[1] => DQM[1]~reg0.DATAIN
DM[2] => DQM[2]~reg0.DATAIN
DM[3] => DQM[3]~reg0.DATAIN
DQOUT[0] <= DATAIN[0].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[1] <= DATAIN[1].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[2] <= DATAIN[2].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[3] <= DATAIN[3].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[4] <= DATAIN[4].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[5] <= DATAIN[5].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[6] <= DATAIN[6].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[7] <= DATAIN[7].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[8] <= DATAIN[8].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[9] <= DATAIN[9].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[10] <= DATAIN[10].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[11] <= DATAIN[11].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[12] <= DATAIN[12].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[13] <= DATAIN[13].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[14] <= DATAIN[14].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[15] <= DATAIN[15].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[16] <= DATAIN[16].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[17] <= DATAIN[17].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[18] <= DATAIN[18].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[19] <= DATAIN[19].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[20] <= DATAIN[20].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[21] <= DATAIN[21].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[22] <= DATAIN[22].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[23] <= DATAIN[23].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[24] <= DATAIN[24].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[25] <= DATAIN[25].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[26] <= DATAIN[26].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[27] <= DATAIN[27].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[28] <= DATAIN[28].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[29] <= DATAIN[29].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[30] <= DATAIN[30].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[31] <= DATAIN[31].DB_MAX_OUTPUT_PORT_TYPE
DQM[0] <= DQM[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DQM[1] <= DQM[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DQM[2] <= DQM[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DQM[3] <= DQM[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ProCam|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo
aclr => aclr.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
rdclk => rdclk.IN1
rdreq => rdreq.IN1
wrclk => wrclk.IN1
wrreq => wrreq.IN1
q[0] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[1] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[2] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[3] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[4] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[5] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[6] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[7] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[8] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[9] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[10] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[11] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[12] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[13] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[14] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[15] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[16] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[17] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[18] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[19] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[20] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[21] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[22] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[23] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[24] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[25] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[26] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[27] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[28] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[29] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[30] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[31] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
rdusedw[0] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdusedw
rdusedw[1] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdusedw
rdusedw[2] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdusedw
rdusedw[3] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdusedw
rdusedw[4] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdusedw
rdusedw[5] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdusedw
rdusedw[6] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdusedw
rdusedw[7] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdusedw


|ProCam|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component
aclr => dcfifo_ihj1:auto_generated.aclr
data[0] => dcfifo_ihj1:auto_generated.data[0]
data[1] => dcfifo_ihj1:auto_generated.data[1]
data[2] => dcfifo_ihj1:auto_generated.data[2]
data[3] => dcfifo_ihj1:auto_generated.data[3]
data[4] => dcfifo_ihj1:auto_generated.data[4]
data[5] => dcfifo_ihj1:auto_generated.data[5]
data[6] => dcfifo_ihj1:auto_generated.data[6]
data[7] => dcfifo_ihj1:auto_generated.data[7]
data[8] => dcfifo_ihj1:auto_generated.data[8]
data[9] => dcfifo_ihj1:auto_generated.data[9]
data[10] => dcfifo_ihj1:auto_generated.data[10]
data[11] => dcfifo_ihj1:auto_generated.data[11]
data[12] => dcfifo_ihj1:auto_generated.data[12]
data[13] => dcfifo_ihj1:auto_generated.data[13]
data[14] => dcfifo_ihj1:auto_generated.data[14]
data[15] => dcfifo_ihj1:auto_generated.data[15]
q[0] <= dcfifo_ihj1:auto_generated.q[0]
q[1] <= dcfifo_ihj1:auto_generated.q[1]
q[2] <= dcfifo_ihj1:auto_generated.q[2]
q[3] <= dcfifo_ihj1:auto_generated.q[3]
q[4] <= dcfifo_ihj1:auto_generated.q[4]
q[5] <= dcfifo_ihj1:auto_generated.q[5]
q[6] <= dcfifo_ihj1:auto_generated.q[6]
q[7] <= dcfifo_ihj1:auto_generated.q[7]
q[8] <= dcfifo_ihj1:auto_generated.q[8]
q[9] <= dcfifo_ihj1:auto_generated.q[9]
q[10] <= dcfifo_ihj1:auto_generated.q[10]
q[11] <= dcfifo_ihj1:auto_generated.q[11]
q[12] <= dcfifo_ihj1:auto_generated.q[12]
q[13] <= dcfifo_ihj1:auto_generated.q[13]
q[14] <= dcfifo_ihj1:auto_generated.q[14]
q[15] <= dcfifo_ihj1:auto_generated.q[15]
q[16] <= dcfifo_ihj1:auto_generated.q[16]
q[17] <= dcfifo_ihj1:auto_generated.q[17]
q[18] <= dcfifo_ihj1:auto_generated.q[18]
q[19] <= dcfifo_ihj1:auto_generated.q[19]
q[20] <= dcfifo_ihj1:auto_generated.q[20]
q[21] <= dcfifo_ihj1:auto_generated.q[21]
q[22] <= dcfifo_ihj1:auto_generated.q[22]
q[23] <= dcfifo_ihj1:auto_generated.q[23]
q[24] <= dcfifo_ihj1:auto_generated.q[24]
q[25] <= dcfifo_ihj1:auto_generated.q[25]
q[26] <= dcfifo_ihj1:auto_generated.q[26]
q[27] <= dcfifo_ihj1:auto_generated.q[27]
q[28] <= dcfifo_ihj1:auto_generated.q[28]
q[29] <= dcfifo_ihj1:auto_generated.q[29]
q[30] <= dcfifo_ihj1:auto_generated.q[30]
q[31] <= dcfifo_ihj1:auto_generated.q[31]
rdclk => dcfifo_ihj1:auto_generated.rdclk
rdempty <= <GND>
rdfull <= <GND>
rdreq => dcfifo_ihj1:auto_generated.rdreq
rdusedw[0] <= dcfifo_ihj1:auto_generated.rdusedw[0]
rdusedw[1] <= dcfifo_ihj1:auto_generated.rdusedw[1]
rdusedw[2] <= dcfifo_ihj1:auto_generated.rdusedw[2]
rdusedw[3] <= dcfifo_ihj1:auto_generated.rdusedw[3]
rdusedw[4] <= dcfifo_ihj1:auto_generated.rdusedw[4]
rdusedw[5] <= dcfifo_ihj1:auto_generated.rdusedw[5]
rdusedw[6] <= dcfifo_ihj1:auto_generated.rdusedw[6]
rdusedw[7] <= dcfifo_ihj1:auto_generated.rdusedw[7]
wrclk => dcfifo_ihj1:auto_generated.wrclk
wrempty <= <GND>
wrfull <= <GND>
wrreq => dcfifo_ihj1:auto_generated.wrreq
wrusedw[0] <= <GND>
wrusedw[1] <= <GND>
wrusedw[2] <= <GND>
wrusedw[3] <= <GND>
wrusedw[4] <= <GND>
wrusedw[5] <= <GND>
wrusedw[6] <= <GND>
wrusedw[7] <= <GND>
wrusedw[8] <= <GND>


|ProCam|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated
aclr => a_graycounter_t57:rdptr_g1p.aclr
aclr => a_graycounter_ojc:wrptr_g1p.aclr
aclr => altsyncram_rj31:fifo_ram.aclr1
aclr => delayed_wrptr_g[8].IN0
aclr => rdptr_g[8].IN0
aclr => wrptr_g[9].IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => cntr_54e:cntr_b.aset
data[0] => altsyncram_rj31:fifo_ram.data_a[0]
data[1] => altsyncram_rj31:fifo_ram.data_a[1]
data[2] => altsyncram_rj31:fifo_ram.data_a[2]
data[3] => altsyncram_rj31:fifo_ram.data_a[3]
data[4] => altsyncram_rj31:fifo_ram.data_a[4]
data[5] => altsyncram_rj31:fifo_ram.data_a[5]
data[6] => altsyncram_rj31:fifo_ram.data_a[6]
data[7] => altsyncram_rj31:fifo_ram.data_a[7]
data[8] => altsyncram_rj31:fifo_ram.data_a[8]
data[9] => altsyncram_rj31:fifo_ram.data_a[9]
data[10] => altsyncram_rj31:fifo_ram.data_a[10]
data[11] => altsyncram_rj31:fifo_ram.data_a[11]
data[12] => altsyncram_rj31:fifo_ram.data_a[12]
data[13] => altsyncram_rj31:fifo_ram.data_a[13]
data[14] => altsyncram_rj31:fifo_ram.data_a[14]
data[15] => altsyncram_rj31:fifo_ram.data_a[15]
q[0] <= altsyncram_rj31:fifo_ram.q_b[0]
q[1] <= altsyncram_rj31:fifo_ram.q_b[1]
q[2] <= altsyncram_rj31:fifo_ram.q_b[2]
q[3] <= altsyncram_rj31:fifo_ram.q_b[3]
q[4] <= altsyncram_rj31:fifo_ram.q_b[4]
q[5] <= altsyncram_rj31:fifo_ram.q_b[5]
q[6] <= altsyncram_rj31:fifo_ram.q_b[6]
q[7] <= altsyncram_rj31:fifo_ram.q_b[7]
q[8] <= altsyncram_rj31:fifo_ram.q_b[8]
q[9] <= altsyncram_rj31:fifo_ram.q_b[9]
q[10] <= altsyncram_rj31:fifo_ram.q_b[10]
q[11] <= altsyncram_rj31:fifo_ram.q_b[11]
q[12] <= altsyncram_rj31:fifo_ram.q_b[12]
q[13] <= altsyncram_rj31:fifo_ram.q_b[13]
q[14] <= altsyncram_rj31:fifo_ram.q_b[14]
q[15] <= altsyncram_rj31:fifo_ram.q_b[15]
q[16] <= altsyncram_rj31:fifo_ram.q_b[16]
q[17] <= altsyncram_rj31:fifo_ram.q_b[17]
q[18] <= altsyncram_rj31:fifo_ram.q_b[18]
q[19] <= altsyncram_rj31:fifo_ram.q_b[19]
q[20] <= altsyncram_rj31:fifo_ram.q_b[20]
q[21] <= altsyncram_rj31:fifo_ram.q_b[21]
q[22] <= altsyncram_rj31:fifo_ram.q_b[22]
q[23] <= altsyncram_rj31:fifo_ram.q_b[23]
q[24] <= altsyncram_rj31:fifo_ram.q_b[24]
q[25] <= altsyncram_rj31:fifo_ram.q_b[25]
q[26] <= altsyncram_rj31:fifo_ram.q_b[26]
q[27] <= altsyncram_rj31:fifo_ram.q_b[27]
q[28] <= altsyncram_rj31:fifo_ram.q_b[28]
q[29] <= altsyncram_rj31:fifo_ram.q_b[29]
q[30] <= altsyncram_rj31:fifo_ram.q_b[30]
q[31] <= altsyncram_rj31:fifo_ram.q_b[31]
rdclk => a_graycounter_t57:rdptr_g1p.clock
rdclk => altsyncram_rj31:fifo_ram.clock1
rdclk => dffpipe_gd9:rs_brp.clock
rdclk => dffpipe_gd9:rs_bwp.clock
rdclk => alt_synch_pipe_ikd:rs_dgwp.clock
rdclk => rdptr_g[8].CLK
rdclk => rdptr_g[7].CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdreq => valid_rdreq.IN0
rdusedw[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrclk => a_graycounter_ojc:wrptr_g1p.clock
wrclk => altsyncram_rj31:fifo_ram.clock0
wrclk => alt_synch_pipe_jkd:ws_dgrp.clock
wrclk => cntr_54e:cntr_b.clock
wrclk => delayed_wrptr_g[8].CLK
wrclk => delayed_wrptr_g[7].CLK
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrclk => wrptr_g[9].CLK
wrclk => wrptr_g[8].CLK
wrclk => wrptr_g[7].CLK
wrclk => wrptr_g[6].CLK
wrclk => wrptr_g[5].CLK
wrclk => wrptr_g[4].CLK
wrclk => wrptr_g[3].CLK
wrclk => wrptr_g[2].CLK
wrclk => wrptr_g[1].CLK
wrclk => wrptr_g[0].CLK
wrreq => valid_wrreq.IN0


|ProCam|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|a_gray2bin_ugb:rdptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= gray[8].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN1
gray[8] => bin[8].DATAIN
gray[8] => xor7.IN0


|ProCam|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|a_gray2bin_ugb:rs_dgwp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= gray[8].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN1
gray[8] => bin[8].DATAIN
gray[8] => xor7.IN0


|ProCam|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|a_graycounter_t57:rdptr_g1p
aclr => counter5a1.IN0
aclr => counter5a0.IN0
aclr => parity6.IN0
aclr => sub_parity7a[2].IN0
aclr => sub_parity7a[1].IN0
aclr => sub_parity7a[0].IN0
clock => counter5a0.CLK
clock => counter5a1.CLK
clock => counter5a2.CLK
clock => counter5a3.CLK
clock => counter5a4.CLK
clock => counter5a5.CLK
clock => counter5a6.CLK
clock => counter5a7.CLK
clock => counter5a8.CLK
clock => parity6.CLK
clock => sub_parity7a[2].CLK
clock => sub_parity7a[1].CLK
clock => sub_parity7a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter5a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter5a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter5a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter5a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter5a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter5a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter5a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter5a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter5a8.DB_MAX_OUTPUT_PORT_TYPE


|ProCam|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|a_graycounter_ojc:wrptr_g1p
aclr => counter10a[8].IN0
aclr => counter10a[7].IN0
aclr => counter10a[6].IN0
aclr => counter10a[5].IN0
aclr => counter10a[4].IN0
aclr => counter10a[3].IN0
aclr => counter10a[2].IN0
aclr => counter10a[1].IN0
aclr => counter10a[0].IN0
aclr => parity8.IN0
aclr => sub_parity9a1.IN0
aclr => sub_parity9a0.IN0
clock => counter10a[8].CLK
clock => counter10a[7].CLK
clock => counter10a[6].CLK
clock => counter10a[5].CLK
clock => counter10a[4].CLK
clock => counter10a[3].CLK
clock => counter10a[2].CLK
clock => counter10a[1].CLK
clock => counter10a[0].CLK
clock => parity8.CLK
clock => sub_parity9a0.CLK
clock => sub_parity9a1.CLK
clock => sub_parity9a2.CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter10a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter10a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter10a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter10a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter10a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter10a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter10a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter10a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter10a[8].DB_MAX_OUTPUT_PORT_TYPE


|ProCam|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|altsyncram_rj31:fifo_ram
aclr1 => ram_block11a0.CLR1
aclr1 => ram_block11a1.CLR1
aclr1 => ram_block11a2.CLR1
aclr1 => ram_block11a3.CLR1
aclr1 => ram_block11a4.CLR1
aclr1 => ram_block11a5.CLR1
aclr1 => ram_block11a6.CLR1
aclr1 => ram_block11a7.CLR1
aclr1 => ram_block11a8.CLR1
aclr1 => ram_block11a9.CLR1
aclr1 => ram_block11a10.CLR1
aclr1 => ram_block11a11.CLR1
aclr1 => ram_block11a12.CLR1
aclr1 => ram_block11a13.CLR1
aclr1 => ram_block11a14.CLR1
aclr1 => ram_block11a15.CLR1
address_a[0] => ram_block11a0.PORTAADDR
address_a[0] => ram_block11a1.PORTAADDR
address_a[0] => ram_block11a2.PORTAADDR
address_a[0] => ram_block11a3.PORTAADDR
address_a[0] => ram_block11a4.PORTAADDR
address_a[0] => ram_block11a5.PORTAADDR
address_a[0] => ram_block11a6.PORTAADDR
address_a[0] => ram_block11a7.PORTAADDR
address_a[0] => ram_block11a8.PORTAADDR
address_a[0] => ram_block11a9.PORTAADDR
address_a[0] => ram_block11a10.PORTAADDR
address_a[0] => ram_block11a11.PORTAADDR
address_a[0] => ram_block11a12.PORTAADDR
address_a[0] => ram_block11a13.PORTAADDR
address_a[0] => ram_block11a14.PORTAADDR
address_a[0] => ram_block11a15.PORTAADDR
address_a[1] => ram_block11a0.PORTAADDR1
address_a[1] => ram_block11a1.PORTAADDR1
address_a[1] => ram_block11a2.PORTAADDR1
address_a[1] => ram_block11a3.PORTAADDR1
address_a[1] => ram_block11a4.PORTAADDR1
address_a[1] => ram_block11a5.PORTAADDR1
address_a[1] => ram_block11a6.PORTAADDR1
address_a[1] => ram_block11a7.PORTAADDR1
address_a[1] => ram_block11a8.PORTAADDR1
address_a[1] => ram_block11a9.PORTAADDR1
address_a[1] => ram_block11a10.PORTAADDR1
address_a[1] => ram_block11a11.PORTAADDR1
address_a[1] => ram_block11a12.PORTAADDR1
address_a[1] => ram_block11a13.PORTAADDR1
address_a[1] => ram_block11a14.PORTAADDR1
address_a[1] => ram_block11a15.PORTAADDR1
address_a[2] => ram_block11a0.PORTAADDR2
address_a[2] => ram_block11a1.PORTAADDR2
address_a[2] => ram_block11a2.PORTAADDR2
address_a[2] => ram_block11a3.PORTAADDR2
address_a[2] => ram_block11a4.PORTAADDR2
address_a[2] => ram_block11a5.PORTAADDR2
address_a[2] => ram_block11a6.PORTAADDR2
address_a[2] => ram_block11a7.PORTAADDR2
address_a[2] => ram_block11a8.PORTAADDR2
address_a[2] => ram_block11a9.PORTAADDR2
address_a[2] => ram_block11a10.PORTAADDR2
address_a[2] => ram_block11a11.PORTAADDR2
address_a[2] => ram_block11a12.PORTAADDR2
address_a[2] => ram_block11a13.PORTAADDR2
address_a[2] => ram_block11a14.PORTAADDR2
address_a[2] => ram_block11a15.PORTAADDR2
address_a[3] => ram_block11a0.PORTAADDR3
address_a[3] => ram_block11a1.PORTAADDR3
address_a[3] => ram_block11a2.PORTAADDR3
address_a[3] => ram_block11a3.PORTAADDR3
address_a[3] => ram_block11a4.PORTAADDR3
address_a[3] => ram_block11a5.PORTAADDR3
address_a[3] => ram_block11a6.PORTAADDR3
address_a[3] => ram_block11a7.PORTAADDR3
address_a[3] => ram_block11a8.PORTAADDR3
address_a[3] => ram_block11a9.PORTAADDR3
address_a[3] => ram_block11a10.PORTAADDR3
address_a[3] => ram_block11a11.PORTAADDR3
address_a[3] => ram_block11a12.PORTAADDR3
address_a[3] => ram_block11a13.PORTAADDR3
address_a[3] => ram_block11a14.PORTAADDR3
address_a[3] => ram_block11a15.PORTAADDR3
address_a[4] => ram_block11a0.PORTAADDR4
address_a[4] => ram_block11a1.PORTAADDR4
address_a[4] => ram_block11a2.PORTAADDR4
address_a[4] => ram_block11a3.PORTAADDR4
address_a[4] => ram_block11a4.PORTAADDR4
address_a[4] => ram_block11a5.PORTAADDR4
address_a[4] => ram_block11a6.PORTAADDR4
address_a[4] => ram_block11a7.PORTAADDR4
address_a[4] => ram_block11a8.PORTAADDR4
address_a[4] => ram_block11a9.PORTAADDR4
address_a[4] => ram_block11a10.PORTAADDR4
address_a[4] => ram_block11a11.PORTAADDR4
address_a[4] => ram_block11a12.PORTAADDR4
address_a[4] => ram_block11a13.PORTAADDR4
address_a[4] => ram_block11a14.PORTAADDR4
address_a[4] => ram_block11a15.PORTAADDR4
address_a[5] => ram_block11a0.PORTAADDR5
address_a[5] => ram_block11a1.PORTAADDR5
address_a[5] => ram_block11a2.PORTAADDR5
address_a[5] => ram_block11a3.PORTAADDR5
address_a[5] => ram_block11a4.PORTAADDR5
address_a[5] => ram_block11a5.PORTAADDR5
address_a[5] => ram_block11a6.PORTAADDR5
address_a[5] => ram_block11a7.PORTAADDR5
address_a[5] => ram_block11a8.PORTAADDR5
address_a[5] => ram_block11a9.PORTAADDR5
address_a[5] => ram_block11a10.PORTAADDR5
address_a[5] => ram_block11a11.PORTAADDR5
address_a[5] => ram_block11a12.PORTAADDR5
address_a[5] => ram_block11a13.PORTAADDR5
address_a[5] => ram_block11a14.PORTAADDR5
address_a[5] => ram_block11a15.PORTAADDR5
address_a[6] => ram_block11a0.PORTAADDR6
address_a[6] => ram_block11a1.PORTAADDR6
address_a[6] => ram_block11a2.PORTAADDR6
address_a[6] => ram_block11a3.PORTAADDR6
address_a[6] => ram_block11a4.PORTAADDR6
address_a[6] => ram_block11a5.PORTAADDR6
address_a[6] => ram_block11a6.PORTAADDR6
address_a[6] => ram_block11a7.PORTAADDR6
address_a[6] => ram_block11a8.PORTAADDR6
address_a[6] => ram_block11a9.PORTAADDR6
address_a[6] => ram_block11a10.PORTAADDR6
address_a[6] => ram_block11a11.PORTAADDR6
address_a[6] => ram_block11a12.PORTAADDR6
address_a[6] => ram_block11a13.PORTAADDR6
address_a[6] => ram_block11a14.PORTAADDR6
address_a[6] => ram_block11a15.PORTAADDR6
address_a[7] => ram_block11a0.PORTAADDR7
address_a[7] => ram_block11a1.PORTAADDR7
address_a[7] => ram_block11a2.PORTAADDR7
address_a[7] => ram_block11a3.PORTAADDR7
address_a[7] => ram_block11a4.PORTAADDR7
address_a[7] => ram_block11a5.PORTAADDR7
address_a[7] => ram_block11a6.PORTAADDR7
address_a[7] => ram_block11a7.PORTAADDR7
address_a[7] => ram_block11a8.PORTAADDR7
address_a[7] => ram_block11a9.PORTAADDR7
address_a[7] => ram_block11a10.PORTAADDR7
address_a[7] => ram_block11a11.PORTAADDR7
address_a[7] => ram_block11a12.PORTAADDR7
address_a[7] => ram_block11a13.PORTAADDR7
address_a[7] => ram_block11a14.PORTAADDR7
address_a[7] => ram_block11a15.PORTAADDR7
address_a[8] => ram_block11a0.PORTAADDR8
address_a[8] => ram_block11a1.PORTAADDR8
address_a[8] => ram_block11a2.PORTAADDR8
address_a[8] => ram_block11a3.PORTAADDR8
address_a[8] => ram_block11a4.PORTAADDR8
address_a[8] => ram_block11a5.PORTAADDR8
address_a[8] => ram_block11a6.PORTAADDR8
address_a[8] => ram_block11a7.PORTAADDR8
address_a[8] => ram_block11a8.PORTAADDR8
address_a[8] => ram_block11a9.PORTAADDR8
address_a[8] => ram_block11a10.PORTAADDR8
address_a[8] => ram_block11a11.PORTAADDR8
address_a[8] => ram_block11a12.PORTAADDR8
address_a[8] => ram_block11a13.PORTAADDR8
address_a[8] => ram_block11a14.PORTAADDR8
address_a[8] => ram_block11a15.PORTAADDR8
address_b[0] => ram_block11a0.PORTBADDR
address_b[0] => ram_block11a1.PORTBADDR
address_b[0] => ram_block11a2.PORTBADDR
address_b[0] => ram_block11a3.PORTBADDR
address_b[0] => ram_block11a4.PORTBADDR
address_b[0] => ram_block11a5.PORTBADDR
address_b[0] => ram_block11a6.PORTBADDR
address_b[0] => ram_block11a7.PORTBADDR
address_b[0] => ram_block11a8.PORTBADDR
address_b[0] => ram_block11a9.PORTBADDR
address_b[0] => ram_block11a10.PORTBADDR
address_b[0] => ram_block11a11.PORTBADDR
address_b[0] => ram_block11a12.PORTBADDR
address_b[0] => ram_block11a13.PORTBADDR
address_b[0] => ram_block11a14.PORTBADDR
address_b[0] => ram_block11a15.PORTBADDR
address_b[1] => ram_block11a0.PORTBADDR1
address_b[1] => ram_block11a1.PORTBADDR1
address_b[1] => ram_block11a2.PORTBADDR1
address_b[1] => ram_block11a3.PORTBADDR1
address_b[1] => ram_block11a4.PORTBADDR1
address_b[1] => ram_block11a5.PORTBADDR1
address_b[1] => ram_block11a6.PORTBADDR1
address_b[1] => ram_block11a7.PORTBADDR1
address_b[1] => ram_block11a8.PORTBADDR1
address_b[1] => ram_block11a9.PORTBADDR1
address_b[1] => ram_block11a10.PORTBADDR1
address_b[1] => ram_block11a11.PORTBADDR1
address_b[1] => ram_block11a12.PORTBADDR1
address_b[1] => ram_block11a13.PORTBADDR1
address_b[1] => ram_block11a14.PORTBADDR1
address_b[1] => ram_block11a15.PORTBADDR1
address_b[2] => ram_block11a0.PORTBADDR2
address_b[2] => ram_block11a1.PORTBADDR2
address_b[2] => ram_block11a2.PORTBADDR2
address_b[2] => ram_block11a3.PORTBADDR2
address_b[2] => ram_block11a4.PORTBADDR2
address_b[2] => ram_block11a5.PORTBADDR2
address_b[2] => ram_block11a6.PORTBADDR2
address_b[2] => ram_block11a7.PORTBADDR2
address_b[2] => ram_block11a8.PORTBADDR2
address_b[2] => ram_block11a9.PORTBADDR2
address_b[2] => ram_block11a10.PORTBADDR2
address_b[2] => ram_block11a11.PORTBADDR2
address_b[2] => ram_block11a12.PORTBADDR2
address_b[2] => ram_block11a13.PORTBADDR2
address_b[2] => ram_block11a14.PORTBADDR2
address_b[2] => ram_block11a15.PORTBADDR2
address_b[3] => ram_block11a0.PORTBADDR3
address_b[3] => ram_block11a1.PORTBADDR3
address_b[3] => ram_block11a2.PORTBADDR3
address_b[3] => ram_block11a3.PORTBADDR3
address_b[3] => ram_block11a4.PORTBADDR3
address_b[3] => ram_block11a5.PORTBADDR3
address_b[3] => ram_block11a6.PORTBADDR3
address_b[3] => ram_block11a7.PORTBADDR3
address_b[3] => ram_block11a8.PORTBADDR3
address_b[3] => ram_block11a9.PORTBADDR3
address_b[3] => ram_block11a10.PORTBADDR3
address_b[3] => ram_block11a11.PORTBADDR3
address_b[3] => ram_block11a12.PORTBADDR3
address_b[3] => ram_block11a13.PORTBADDR3
address_b[3] => ram_block11a14.PORTBADDR3
address_b[3] => ram_block11a15.PORTBADDR3
address_b[4] => ram_block11a0.PORTBADDR4
address_b[4] => ram_block11a1.PORTBADDR4
address_b[4] => ram_block11a2.PORTBADDR4
address_b[4] => ram_block11a3.PORTBADDR4
address_b[4] => ram_block11a4.PORTBADDR4
address_b[4] => ram_block11a5.PORTBADDR4
address_b[4] => ram_block11a6.PORTBADDR4
address_b[4] => ram_block11a7.PORTBADDR4
address_b[4] => ram_block11a8.PORTBADDR4
address_b[4] => ram_block11a9.PORTBADDR4
address_b[4] => ram_block11a10.PORTBADDR4
address_b[4] => ram_block11a11.PORTBADDR4
address_b[4] => ram_block11a12.PORTBADDR4
address_b[4] => ram_block11a13.PORTBADDR4
address_b[4] => ram_block11a14.PORTBADDR4
address_b[4] => ram_block11a15.PORTBADDR4
address_b[5] => ram_block11a0.PORTBADDR5
address_b[5] => ram_block11a1.PORTBADDR5
address_b[5] => ram_block11a2.PORTBADDR5
address_b[5] => ram_block11a3.PORTBADDR5
address_b[5] => ram_block11a4.PORTBADDR5
address_b[5] => ram_block11a5.PORTBADDR5
address_b[5] => ram_block11a6.PORTBADDR5
address_b[5] => ram_block11a7.PORTBADDR5
address_b[5] => ram_block11a8.PORTBADDR5
address_b[5] => ram_block11a9.PORTBADDR5
address_b[5] => ram_block11a10.PORTBADDR5
address_b[5] => ram_block11a11.PORTBADDR5
address_b[5] => ram_block11a12.PORTBADDR5
address_b[5] => ram_block11a13.PORTBADDR5
address_b[5] => ram_block11a14.PORTBADDR5
address_b[5] => ram_block11a15.PORTBADDR5
address_b[6] => ram_block11a0.PORTBADDR6
address_b[6] => ram_block11a1.PORTBADDR6
address_b[6] => ram_block11a2.PORTBADDR6
address_b[6] => ram_block11a3.PORTBADDR6
address_b[6] => ram_block11a4.PORTBADDR6
address_b[6] => ram_block11a5.PORTBADDR6
address_b[6] => ram_block11a6.PORTBADDR6
address_b[6] => ram_block11a7.PORTBADDR6
address_b[6] => ram_block11a8.PORTBADDR6
address_b[6] => ram_block11a9.PORTBADDR6
address_b[6] => ram_block11a10.PORTBADDR6
address_b[6] => ram_block11a11.PORTBADDR6
address_b[6] => ram_block11a12.PORTBADDR6
address_b[6] => ram_block11a13.PORTBADDR6
address_b[6] => ram_block11a14.PORTBADDR6
address_b[6] => ram_block11a15.PORTBADDR6
address_b[7] => ram_block11a0.PORTBADDR7
address_b[7] => ram_block11a1.PORTBADDR7
address_b[7] => ram_block11a2.PORTBADDR7
address_b[7] => ram_block11a3.PORTBADDR7
address_b[7] => ram_block11a4.PORTBADDR7
address_b[7] => ram_block11a5.PORTBADDR7
address_b[7] => ram_block11a6.PORTBADDR7
address_b[7] => ram_block11a7.PORTBADDR7
address_b[7] => ram_block11a8.PORTBADDR7
address_b[7] => ram_block11a9.PORTBADDR7
address_b[7] => ram_block11a10.PORTBADDR7
address_b[7] => ram_block11a11.PORTBADDR7
address_b[7] => ram_block11a12.PORTBADDR7
address_b[7] => ram_block11a13.PORTBADDR7
address_b[7] => ram_block11a14.PORTBADDR7
address_b[7] => ram_block11a15.PORTBADDR7
addressstall_b => ram_block11a0.PORTBADDRSTALL
addressstall_b => ram_block11a1.PORTBADDRSTALL
addressstall_b => ram_block11a2.PORTBADDRSTALL
addressstall_b => ram_block11a3.PORTBADDRSTALL
addressstall_b => ram_block11a4.PORTBADDRSTALL
addressstall_b => ram_block11a5.PORTBADDRSTALL
addressstall_b => ram_block11a6.PORTBADDRSTALL
addressstall_b => ram_block11a7.PORTBADDRSTALL
addressstall_b => ram_block11a8.PORTBADDRSTALL
addressstall_b => ram_block11a9.PORTBADDRSTALL
addressstall_b => ram_block11a10.PORTBADDRSTALL
addressstall_b => ram_block11a11.PORTBADDRSTALL
addressstall_b => ram_block11a12.PORTBADDRSTALL
addressstall_b => ram_block11a13.PORTBADDRSTALL
addressstall_b => ram_block11a14.PORTBADDRSTALL
addressstall_b => ram_block11a15.PORTBADDRSTALL
clock0 => ram_block11a0.CLK0
clock0 => ram_block11a1.CLK0
clock0 => ram_block11a2.CLK0
clock0 => ram_block11a3.CLK0
clock0 => ram_block11a4.CLK0
clock0 => ram_block11a5.CLK0
clock0 => ram_block11a6.CLK0
clock0 => ram_block11a7.CLK0
clock0 => ram_block11a8.CLK0
clock0 => ram_block11a9.CLK0
clock0 => ram_block11a10.CLK0
clock0 => ram_block11a11.CLK0
clock0 => ram_block11a12.CLK0
clock0 => ram_block11a13.CLK0
clock0 => ram_block11a14.CLK0
clock0 => ram_block11a15.CLK0
clock1 => ram_block11a0.CLK1
clock1 => ram_block11a1.CLK1
clock1 => ram_block11a2.CLK1
clock1 => ram_block11a3.CLK1
clock1 => ram_block11a4.CLK1
clock1 => ram_block11a5.CLK1
clock1 => ram_block11a6.CLK1
clock1 => ram_block11a7.CLK1
clock1 => ram_block11a8.CLK1
clock1 => ram_block11a9.CLK1
clock1 => ram_block11a10.CLK1
clock1 => ram_block11a11.CLK1
clock1 => ram_block11a12.CLK1
clock1 => ram_block11a13.CLK1
clock1 => ram_block11a14.CLK1
clock1 => ram_block11a15.CLK1
clocken1 => ram_block11a0.ENA1
clocken1 => ram_block11a1.ENA1
clocken1 => ram_block11a2.ENA1
clocken1 => ram_block11a3.ENA1
clocken1 => ram_block11a4.ENA1
clocken1 => ram_block11a5.ENA1
clocken1 => ram_block11a6.ENA1
clocken1 => ram_block11a7.ENA1
clocken1 => ram_block11a8.ENA1
clocken1 => ram_block11a9.ENA1
clocken1 => ram_block11a10.ENA1
clocken1 => ram_block11a11.ENA1
clocken1 => ram_block11a12.ENA1
clocken1 => ram_block11a13.ENA1
clocken1 => ram_block11a14.ENA1
clocken1 => ram_block11a15.ENA1
data_a[0] => ram_block11a0.PORTADATAIN
data_a[1] => ram_block11a1.PORTADATAIN
data_a[2] => ram_block11a2.PORTADATAIN
data_a[3] => ram_block11a3.PORTADATAIN
data_a[4] => ram_block11a4.PORTADATAIN
data_a[5] => ram_block11a5.PORTADATAIN
data_a[6] => ram_block11a6.PORTADATAIN
data_a[7] => ram_block11a7.PORTADATAIN
data_a[8] => ram_block11a8.PORTADATAIN
data_a[9] => ram_block11a9.PORTADATAIN
data_a[10] => ram_block11a10.PORTADATAIN
data_a[11] => ram_block11a11.PORTADATAIN
data_a[12] => ram_block11a12.PORTADATAIN
data_a[13] => ram_block11a13.PORTADATAIN
data_a[14] => ram_block11a14.PORTADATAIN
data_a[15] => ram_block11a15.PORTADATAIN
q_b[0] <= ram_block11a0.PORTBDATAOUT
q_b[1] <= ram_block11a1.PORTBDATAOUT
q_b[2] <= ram_block11a2.PORTBDATAOUT
q_b[3] <= ram_block11a3.PORTBDATAOUT
q_b[4] <= ram_block11a4.PORTBDATAOUT
q_b[5] <= ram_block11a5.PORTBDATAOUT
q_b[6] <= ram_block11a6.PORTBDATAOUT
q_b[7] <= ram_block11a7.PORTBDATAOUT
q_b[8] <= ram_block11a8.PORTBDATAOUT
q_b[9] <= ram_block11a9.PORTBDATAOUT
q_b[10] <= ram_block11a10.PORTBDATAOUT
q_b[11] <= ram_block11a11.PORTBDATAOUT
q_b[12] <= ram_block11a12.PORTBDATAOUT
q_b[13] <= ram_block11a13.PORTBDATAOUT
q_b[14] <= ram_block11a14.PORTBDATAOUT
q_b[15] <= ram_block11a15.PORTBDATAOUT
q_b[16] <= ram_block11a0.PORTBDATAOUT1
q_b[17] <= ram_block11a1.PORTBDATAOUT1
q_b[18] <= ram_block11a2.PORTBDATAOUT1
q_b[19] <= ram_block11a3.PORTBDATAOUT1
q_b[20] <= ram_block11a4.PORTBDATAOUT1
q_b[21] <= ram_block11a5.PORTBDATAOUT1
q_b[22] <= ram_block11a6.PORTBDATAOUT1
q_b[23] <= ram_block11a7.PORTBDATAOUT1
q_b[24] <= ram_block11a8.PORTBDATAOUT1
q_b[25] <= ram_block11a9.PORTBDATAOUT1
q_b[26] <= ram_block11a10.PORTBDATAOUT1
q_b[27] <= ram_block11a11.PORTBDATAOUT1
q_b[28] <= ram_block11a12.PORTBDATAOUT1
q_b[29] <= ram_block11a13.PORTBDATAOUT1
q_b[30] <= ram_block11a14.PORTBDATAOUT1
q_b[31] <= ram_block11a15.PORTBDATAOUT1
wren_a => ram_block11a0.PORTAWE
wren_a => ram_block11a0.ENA0
wren_a => ram_block11a1.PORTAWE
wren_a => ram_block11a1.ENA0
wren_a => ram_block11a2.PORTAWE
wren_a => ram_block11a2.ENA0
wren_a => ram_block11a3.PORTAWE
wren_a => ram_block11a3.ENA0
wren_a => ram_block11a4.PORTAWE
wren_a => ram_block11a4.ENA0
wren_a => ram_block11a5.PORTAWE
wren_a => ram_block11a5.ENA0
wren_a => ram_block11a6.PORTAWE
wren_a => ram_block11a6.ENA0
wren_a => ram_block11a7.PORTAWE
wren_a => ram_block11a7.ENA0
wren_a => ram_block11a8.PORTAWE
wren_a => ram_block11a8.ENA0
wren_a => ram_block11a9.PORTAWE
wren_a => ram_block11a9.ENA0
wren_a => ram_block11a10.PORTAWE
wren_a => ram_block11a10.ENA0
wren_a => ram_block11a11.PORTAWE
wren_a => ram_block11a11.ENA0
wren_a => ram_block11a12.PORTAWE
wren_a => ram_block11a12.ENA0
wren_a => ram_block11a13.PORTAWE
wren_a => ram_block11a13.ENA0
wren_a => ram_block11a14.PORTAWE
wren_a => ram_block11a14.ENA0
wren_a => ram_block11a15.PORTAWE
wren_a => ram_block11a15.ENA0


|ProCam|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|dffpipe_gd9:rs_brp
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE


|ProCam|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|dffpipe_gd9:rs_bwp
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE


|ProCam|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_ikd:rs_dgwp
clock => dffpipe_hd9:dffpipe13.clock
clrn => dffpipe_hd9:dffpipe13.clrn
d[0] => dffpipe_hd9:dffpipe13.d[0]
d[1] => dffpipe_hd9:dffpipe13.d[1]
d[2] => dffpipe_hd9:dffpipe13.d[2]
d[3] => dffpipe_hd9:dffpipe13.d[3]
d[4] => dffpipe_hd9:dffpipe13.d[4]
d[5] => dffpipe_hd9:dffpipe13.d[5]
d[6] => dffpipe_hd9:dffpipe13.d[6]
d[7] => dffpipe_hd9:dffpipe13.d[7]
d[8] => dffpipe_hd9:dffpipe13.d[8]
q[0] <= dffpipe_hd9:dffpipe13.q[0]
q[1] <= dffpipe_hd9:dffpipe13.q[1]
q[2] <= dffpipe_hd9:dffpipe13.q[2]
q[3] <= dffpipe_hd9:dffpipe13.q[3]
q[4] <= dffpipe_hd9:dffpipe13.q[4]
q[5] <= dffpipe_hd9:dffpipe13.q[5]
q[6] <= dffpipe_hd9:dffpipe13.q[6]
q[7] <= dffpipe_hd9:dffpipe13.q[7]
q[8] <= dffpipe_hd9:dffpipe13.q[8]


|ProCam|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13
clock => dffe14a[8].CLK
clock => dffe14a[7].CLK
clock => dffe14a[6].CLK
clock => dffe14a[5].CLK
clock => dffe14a[4].CLK
clock => dffe14a[3].CLK
clock => dffe14a[2].CLK
clock => dffe14a[1].CLK
clock => dffe14a[0].CLK
clock => dffe15a[8].CLK
clock => dffe15a[7].CLK
clock => dffe15a[6].CLK
clock => dffe15a[5].CLK
clock => dffe15a[4].CLK
clock => dffe15a[3].CLK
clock => dffe15a[2].CLK
clock => dffe15a[1].CLK
clock => dffe15a[0].CLK
clrn => dffe14a[8].ACLR
clrn => dffe14a[7].ACLR
clrn => dffe14a[6].ACLR
clrn => dffe14a[5].ACLR
clrn => dffe14a[4].ACLR
clrn => dffe14a[3].ACLR
clrn => dffe14a[2].ACLR
clrn => dffe14a[1].ACLR
clrn => dffe14a[0].ACLR
clrn => dffe15a[8].ACLR
clrn => dffe15a[7].ACLR
clrn => dffe15a[6].ACLR
clrn => dffe15a[5].ACLR
clrn => dffe15a[4].ACLR
clrn => dffe15a[3].ACLR
clrn => dffe15a[2].ACLR
clrn => dffe15a[1].ACLR
clrn => dffe15a[0].ACLR
d[0] => dffe14a[0].IN0
d[1] => dffe14a[1].IN0
d[2] => dffe14a[2].IN0
d[3] => dffe14a[3].IN0
d[4] => dffe14a[4].IN0
d[5] => dffe14a[5].IN0
d[6] => dffe14a[6].IN0
d[7] => dffe14a[7].IN0
d[8] => dffe14a[8].IN0
q[0] <= dffe15a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe15a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe15a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe15a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe15a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe15a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe15a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe15a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe15a[8].DB_MAX_OUTPUT_PORT_TYPE


|ProCam|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_jkd:ws_dgrp
clock => dffpipe_id9:dffpipe16.clock
clrn => dffpipe_id9:dffpipe16.clrn
d[0] => dffpipe_id9:dffpipe16.d[0]
d[1] => dffpipe_id9:dffpipe16.d[1]
d[2] => dffpipe_id9:dffpipe16.d[2]
d[3] => dffpipe_id9:dffpipe16.d[3]
d[4] => dffpipe_id9:dffpipe16.d[4]
d[5] => dffpipe_id9:dffpipe16.d[5]
d[6] => dffpipe_id9:dffpipe16.d[6]
d[7] => dffpipe_id9:dffpipe16.d[7]
d[8] => dffpipe_id9:dffpipe16.d[8]
q[0] <= dffpipe_id9:dffpipe16.q[0]
q[1] <= dffpipe_id9:dffpipe16.q[1]
q[2] <= dffpipe_id9:dffpipe16.q[2]
q[3] <= dffpipe_id9:dffpipe16.q[3]
q[4] <= dffpipe_id9:dffpipe16.q[4]
q[5] <= dffpipe_id9:dffpipe16.q[5]
q[6] <= dffpipe_id9:dffpipe16.q[6]
q[7] <= dffpipe_id9:dffpipe16.q[7]
q[8] <= dffpipe_id9:dffpipe16.q[8]


|ProCam|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16
clock => dffe17a[8].CLK
clock => dffe17a[7].CLK
clock => dffe17a[6].CLK
clock => dffe17a[5].CLK
clock => dffe17a[4].CLK
clock => dffe17a[3].CLK
clock => dffe17a[2].CLK
clock => dffe17a[1].CLK
clock => dffe17a[0].CLK
clock => dffe18a[8].CLK
clock => dffe18a[7].CLK
clock => dffe18a[6].CLK
clock => dffe18a[5].CLK
clock => dffe18a[4].CLK
clock => dffe18a[3].CLK
clock => dffe18a[2].CLK
clock => dffe18a[1].CLK
clock => dffe18a[0].CLK
clrn => dffe17a[8].ACLR
clrn => dffe17a[7].ACLR
clrn => dffe17a[6].ACLR
clrn => dffe17a[5].ACLR
clrn => dffe17a[4].ACLR
clrn => dffe17a[3].ACLR
clrn => dffe17a[2].ACLR
clrn => dffe17a[1].ACLR
clrn => dffe17a[0].ACLR
clrn => dffe18a[8].ACLR
clrn => dffe18a[7].ACLR
clrn => dffe18a[6].ACLR
clrn => dffe18a[5].ACLR
clrn => dffe18a[4].ACLR
clrn => dffe18a[3].ACLR
clrn => dffe18a[2].ACLR
clrn => dffe18a[1].ACLR
clrn => dffe18a[0].ACLR
d[0] => dffe17a[0].IN0
d[1] => dffe17a[1].IN0
d[2] => dffe17a[2].IN0
d[3] => dffe17a[3].IN0
d[4] => dffe17a[4].IN0
d[5] => dffe17a[5].IN0
d[6] => dffe17a[6].IN0
d[7] => dffe17a[7].IN0
d[8] => dffe17a[8].IN0
q[0] <= dffe18a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe18a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe18a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe18a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe18a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe18a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe18a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe18a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe18a[8].DB_MAX_OUTPUT_PORT_TYPE


|ProCam|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|cmpr_f66:rdempty_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1


|ProCam|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|cmpr_f66:wrfull_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1


|ProCam|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|cntr_54e:cntr_b
aset => counter_reg_bit[0].IN0
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
cout <= cout_actual.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= safe_q[0].DB_MAX_OUTPUT_PORT_TYPE


|ProCam|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo
aclr => aclr.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
rdclk => rdclk.IN1
rdreq => rdreq.IN1
wrclk => wrclk.IN1
wrreq => wrreq.IN1
q[0] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[1] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[2] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[3] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[4] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[5] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[6] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[7] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[8] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[9] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[10] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[11] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[12] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[13] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[14] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[15] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[16] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[17] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[18] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[19] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[20] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[21] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[22] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[23] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[24] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[25] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[26] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[27] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[28] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[29] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[30] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[31] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
rdusedw[0] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdusedw
rdusedw[1] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdusedw
rdusedw[2] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdusedw
rdusedw[3] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdusedw
rdusedw[4] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdusedw
rdusedw[5] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdusedw
rdusedw[6] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdusedw
rdusedw[7] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdusedw


|ProCam|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component
aclr => dcfifo_ihj1:auto_generated.aclr
data[0] => dcfifo_ihj1:auto_generated.data[0]
data[1] => dcfifo_ihj1:auto_generated.data[1]
data[2] => dcfifo_ihj1:auto_generated.data[2]
data[3] => dcfifo_ihj1:auto_generated.data[3]
data[4] => dcfifo_ihj1:auto_generated.data[4]
data[5] => dcfifo_ihj1:auto_generated.data[5]
data[6] => dcfifo_ihj1:auto_generated.data[6]
data[7] => dcfifo_ihj1:auto_generated.data[7]
data[8] => dcfifo_ihj1:auto_generated.data[8]
data[9] => dcfifo_ihj1:auto_generated.data[9]
data[10] => dcfifo_ihj1:auto_generated.data[10]
data[11] => dcfifo_ihj1:auto_generated.data[11]
data[12] => dcfifo_ihj1:auto_generated.data[12]
data[13] => dcfifo_ihj1:auto_generated.data[13]
data[14] => dcfifo_ihj1:auto_generated.data[14]
data[15] => dcfifo_ihj1:auto_generated.data[15]
q[0] <= dcfifo_ihj1:auto_generated.q[0]
q[1] <= dcfifo_ihj1:auto_generated.q[1]
q[2] <= dcfifo_ihj1:auto_generated.q[2]
q[3] <= dcfifo_ihj1:auto_generated.q[3]
q[4] <= dcfifo_ihj1:auto_generated.q[4]
q[5] <= dcfifo_ihj1:auto_generated.q[5]
q[6] <= dcfifo_ihj1:auto_generated.q[6]
q[7] <= dcfifo_ihj1:auto_generated.q[7]
q[8] <= dcfifo_ihj1:auto_generated.q[8]
q[9] <= dcfifo_ihj1:auto_generated.q[9]
q[10] <= dcfifo_ihj1:auto_generated.q[10]
q[11] <= dcfifo_ihj1:auto_generated.q[11]
q[12] <= dcfifo_ihj1:auto_generated.q[12]
q[13] <= dcfifo_ihj1:auto_generated.q[13]
q[14] <= dcfifo_ihj1:auto_generated.q[14]
q[15] <= dcfifo_ihj1:auto_generated.q[15]
q[16] <= dcfifo_ihj1:auto_generated.q[16]
q[17] <= dcfifo_ihj1:auto_generated.q[17]
q[18] <= dcfifo_ihj1:auto_generated.q[18]
q[19] <= dcfifo_ihj1:auto_generated.q[19]
q[20] <= dcfifo_ihj1:auto_generated.q[20]
q[21] <= dcfifo_ihj1:auto_generated.q[21]
q[22] <= dcfifo_ihj1:auto_generated.q[22]
q[23] <= dcfifo_ihj1:auto_generated.q[23]
q[24] <= dcfifo_ihj1:auto_generated.q[24]
q[25] <= dcfifo_ihj1:auto_generated.q[25]
q[26] <= dcfifo_ihj1:auto_generated.q[26]
q[27] <= dcfifo_ihj1:auto_generated.q[27]
q[28] <= dcfifo_ihj1:auto_generated.q[28]
q[29] <= dcfifo_ihj1:auto_generated.q[29]
q[30] <= dcfifo_ihj1:auto_generated.q[30]
q[31] <= dcfifo_ihj1:auto_generated.q[31]
rdclk => dcfifo_ihj1:auto_generated.rdclk
rdempty <= <GND>
rdfull <= <GND>
rdreq => dcfifo_ihj1:auto_generated.rdreq
rdusedw[0] <= dcfifo_ihj1:auto_generated.rdusedw[0]
rdusedw[1] <= dcfifo_ihj1:auto_generated.rdusedw[1]
rdusedw[2] <= dcfifo_ihj1:auto_generated.rdusedw[2]
rdusedw[3] <= dcfifo_ihj1:auto_generated.rdusedw[3]
rdusedw[4] <= dcfifo_ihj1:auto_generated.rdusedw[4]
rdusedw[5] <= dcfifo_ihj1:auto_generated.rdusedw[5]
rdusedw[6] <= dcfifo_ihj1:auto_generated.rdusedw[6]
rdusedw[7] <= dcfifo_ihj1:auto_generated.rdusedw[7]
wrclk => dcfifo_ihj1:auto_generated.wrclk
wrempty <= <GND>
wrfull <= <GND>
wrreq => dcfifo_ihj1:auto_generated.wrreq
wrusedw[0] <= <GND>
wrusedw[1] <= <GND>
wrusedw[2] <= <GND>
wrusedw[3] <= <GND>
wrusedw[4] <= <GND>
wrusedw[5] <= <GND>
wrusedw[6] <= <GND>
wrusedw[7] <= <GND>
wrusedw[8] <= <GND>


|ProCam|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated
aclr => a_graycounter_t57:rdptr_g1p.aclr
aclr => a_graycounter_ojc:wrptr_g1p.aclr
aclr => altsyncram_rj31:fifo_ram.aclr1
aclr => delayed_wrptr_g[8].IN0
aclr => rdptr_g[8].IN0
aclr => wrptr_g[9].IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => cntr_54e:cntr_b.aset
data[0] => altsyncram_rj31:fifo_ram.data_a[0]
data[1] => altsyncram_rj31:fifo_ram.data_a[1]
data[2] => altsyncram_rj31:fifo_ram.data_a[2]
data[3] => altsyncram_rj31:fifo_ram.data_a[3]
data[4] => altsyncram_rj31:fifo_ram.data_a[4]
data[5] => altsyncram_rj31:fifo_ram.data_a[5]
data[6] => altsyncram_rj31:fifo_ram.data_a[6]
data[7] => altsyncram_rj31:fifo_ram.data_a[7]
data[8] => altsyncram_rj31:fifo_ram.data_a[8]
data[9] => altsyncram_rj31:fifo_ram.data_a[9]
data[10] => altsyncram_rj31:fifo_ram.data_a[10]
data[11] => altsyncram_rj31:fifo_ram.data_a[11]
data[12] => altsyncram_rj31:fifo_ram.data_a[12]
data[13] => altsyncram_rj31:fifo_ram.data_a[13]
data[14] => altsyncram_rj31:fifo_ram.data_a[14]
data[15] => altsyncram_rj31:fifo_ram.data_a[15]
q[0] <= altsyncram_rj31:fifo_ram.q_b[0]
q[1] <= altsyncram_rj31:fifo_ram.q_b[1]
q[2] <= altsyncram_rj31:fifo_ram.q_b[2]
q[3] <= altsyncram_rj31:fifo_ram.q_b[3]
q[4] <= altsyncram_rj31:fifo_ram.q_b[4]
q[5] <= altsyncram_rj31:fifo_ram.q_b[5]
q[6] <= altsyncram_rj31:fifo_ram.q_b[6]
q[7] <= altsyncram_rj31:fifo_ram.q_b[7]
q[8] <= altsyncram_rj31:fifo_ram.q_b[8]
q[9] <= altsyncram_rj31:fifo_ram.q_b[9]
q[10] <= altsyncram_rj31:fifo_ram.q_b[10]
q[11] <= altsyncram_rj31:fifo_ram.q_b[11]
q[12] <= altsyncram_rj31:fifo_ram.q_b[12]
q[13] <= altsyncram_rj31:fifo_ram.q_b[13]
q[14] <= altsyncram_rj31:fifo_ram.q_b[14]
q[15] <= altsyncram_rj31:fifo_ram.q_b[15]
q[16] <= altsyncram_rj31:fifo_ram.q_b[16]
q[17] <= altsyncram_rj31:fifo_ram.q_b[17]
q[18] <= altsyncram_rj31:fifo_ram.q_b[18]
q[19] <= altsyncram_rj31:fifo_ram.q_b[19]
q[20] <= altsyncram_rj31:fifo_ram.q_b[20]
q[21] <= altsyncram_rj31:fifo_ram.q_b[21]
q[22] <= altsyncram_rj31:fifo_ram.q_b[22]
q[23] <= altsyncram_rj31:fifo_ram.q_b[23]
q[24] <= altsyncram_rj31:fifo_ram.q_b[24]
q[25] <= altsyncram_rj31:fifo_ram.q_b[25]
q[26] <= altsyncram_rj31:fifo_ram.q_b[26]
q[27] <= altsyncram_rj31:fifo_ram.q_b[27]
q[28] <= altsyncram_rj31:fifo_ram.q_b[28]
q[29] <= altsyncram_rj31:fifo_ram.q_b[29]
q[30] <= altsyncram_rj31:fifo_ram.q_b[30]
q[31] <= altsyncram_rj31:fifo_ram.q_b[31]
rdclk => a_graycounter_t57:rdptr_g1p.clock
rdclk => altsyncram_rj31:fifo_ram.clock1
rdclk => dffpipe_gd9:rs_brp.clock
rdclk => dffpipe_gd9:rs_bwp.clock
rdclk => alt_synch_pipe_ikd:rs_dgwp.clock
rdclk => rdptr_g[8].CLK
rdclk => rdptr_g[7].CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdreq => valid_rdreq.IN0
rdusedw[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrclk => a_graycounter_ojc:wrptr_g1p.clock
wrclk => altsyncram_rj31:fifo_ram.clock0
wrclk => alt_synch_pipe_jkd:ws_dgrp.clock
wrclk => cntr_54e:cntr_b.clock
wrclk => delayed_wrptr_g[8].CLK
wrclk => delayed_wrptr_g[7].CLK
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrclk => wrptr_g[9].CLK
wrclk => wrptr_g[8].CLK
wrclk => wrptr_g[7].CLK
wrclk => wrptr_g[6].CLK
wrclk => wrptr_g[5].CLK
wrclk => wrptr_g[4].CLK
wrclk => wrptr_g[3].CLK
wrclk => wrptr_g[2].CLK
wrclk => wrptr_g[1].CLK
wrclk => wrptr_g[0].CLK
wrreq => valid_wrreq.IN0


|ProCam|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|a_gray2bin_ugb:rdptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= gray[8].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN1
gray[8] => bin[8].DATAIN
gray[8] => xor7.IN0


|ProCam|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|a_gray2bin_ugb:rs_dgwp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= gray[8].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN1
gray[8] => bin[8].DATAIN
gray[8] => xor7.IN0


|ProCam|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|a_graycounter_t57:rdptr_g1p
aclr => counter5a1.IN0
aclr => counter5a0.IN0
aclr => parity6.IN0
aclr => sub_parity7a[2].IN0
aclr => sub_parity7a[1].IN0
aclr => sub_parity7a[0].IN0
clock => counter5a0.CLK
clock => counter5a1.CLK
clock => counter5a2.CLK
clock => counter5a3.CLK
clock => counter5a4.CLK
clock => counter5a5.CLK
clock => counter5a6.CLK
clock => counter5a7.CLK
clock => counter5a8.CLK
clock => parity6.CLK
clock => sub_parity7a[2].CLK
clock => sub_parity7a[1].CLK
clock => sub_parity7a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter5a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter5a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter5a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter5a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter5a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter5a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter5a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter5a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter5a8.DB_MAX_OUTPUT_PORT_TYPE


|ProCam|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|a_graycounter_ojc:wrptr_g1p
aclr => counter10a[8].IN0
aclr => counter10a[7].IN0
aclr => counter10a[6].IN0
aclr => counter10a[5].IN0
aclr => counter10a[4].IN0
aclr => counter10a[3].IN0
aclr => counter10a[2].IN0
aclr => counter10a[1].IN0
aclr => counter10a[0].IN0
aclr => parity8.IN0
aclr => sub_parity9a1.IN0
aclr => sub_parity9a0.IN0
clock => counter10a[8].CLK
clock => counter10a[7].CLK
clock => counter10a[6].CLK
clock => counter10a[5].CLK
clock => counter10a[4].CLK
clock => counter10a[3].CLK
clock => counter10a[2].CLK
clock => counter10a[1].CLK
clock => counter10a[0].CLK
clock => parity8.CLK
clock => sub_parity9a0.CLK
clock => sub_parity9a1.CLK
clock => sub_parity9a2.CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter10a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter10a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter10a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter10a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter10a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter10a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter10a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter10a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter10a[8].DB_MAX_OUTPUT_PORT_TYPE


|ProCam|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|altsyncram_rj31:fifo_ram
aclr1 => ram_block11a0.CLR1
aclr1 => ram_block11a1.CLR1
aclr1 => ram_block11a2.CLR1
aclr1 => ram_block11a3.CLR1
aclr1 => ram_block11a4.CLR1
aclr1 => ram_block11a5.CLR1
aclr1 => ram_block11a6.CLR1
aclr1 => ram_block11a7.CLR1
aclr1 => ram_block11a8.CLR1
aclr1 => ram_block11a9.CLR1
aclr1 => ram_block11a10.CLR1
aclr1 => ram_block11a11.CLR1
aclr1 => ram_block11a12.CLR1
aclr1 => ram_block11a13.CLR1
aclr1 => ram_block11a14.CLR1
aclr1 => ram_block11a15.CLR1
address_a[0] => ram_block11a0.PORTAADDR
address_a[0] => ram_block11a1.PORTAADDR
address_a[0] => ram_block11a2.PORTAADDR
address_a[0] => ram_block11a3.PORTAADDR
address_a[0] => ram_block11a4.PORTAADDR
address_a[0] => ram_block11a5.PORTAADDR
address_a[0] => ram_block11a6.PORTAADDR
address_a[0] => ram_block11a7.PORTAADDR
address_a[0] => ram_block11a8.PORTAADDR
address_a[0] => ram_block11a9.PORTAADDR
address_a[0] => ram_block11a10.PORTAADDR
address_a[0] => ram_block11a11.PORTAADDR
address_a[0] => ram_block11a12.PORTAADDR
address_a[0] => ram_block11a13.PORTAADDR
address_a[0] => ram_block11a14.PORTAADDR
address_a[0] => ram_block11a15.PORTAADDR
address_a[1] => ram_block11a0.PORTAADDR1
address_a[1] => ram_block11a1.PORTAADDR1
address_a[1] => ram_block11a2.PORTAADDR1
address_a[1] => ram_block11a3.PORTAADDR1
address_a[1] => ram_block11a4.PORTAADDR1
address_a[1] => ram_block11a5.PORTAADDR1
address_a[1] => ram_block11a6.PORTAADDR1
address_a[1] => ram_block11a7.PORTAADDR1
address_a[1] => ram_block11a8.PORTAADDR1
address_a[1] => ram_block11a9.PORTAADDR1
address_a[1] => ram_block11a10.PORTAADDR1
address_a[1] => ram_block11a11.PORTAADDR1
address_a[1] => ram_block11a12.PORTAADDR1
address_a[1] => ram_block11a13.PORTAADDR1
address_a[1] => ram_block11a14.PORTAADDR1
address_a[1] => ram_block11a15.PORTAADDR1
address_a[2] => ram_block11a0.PORTAADDR2
address_a[2] => ram_block11a1.PORTAADDR2
address_a[2] => ram_block11a2.PORTAADDR2
address_a[2] => ram_block11a3.PORTAADDR2
address_a[2] => ram_block11a4.PORTAADDR2
address_a[2] => ram_block11a5.PORTAADDR2
address_a[2] => ram_block11a6.PORTAADDR2
address_a[2] => ram_block11a7.PORTAADDR2
address_a[2] => ram_block11a8.PORTAADDR2
address_a[2] => ram_block11a9.PORTAADDR2
address_a[2] => ram_block11a10.PORTAADDR2
address_a[2] => ram_block11a11.PORTAADDR2
address_a[2] => ram_block11a12.PORTAADDR2
address_a[2] => ram_block11a13.PORTAADDR2
address_a[2] => ram_block11a14.PORTAADDR2
address_a[2] => ram_block11a15.PORTAADDR2
address_a[3] => ram_block11a0.PORTAADDR3
address_a[3] => ram_block11a1.PORTAADDR3
address_a[3] => ram_block11a2.PORTAADDR3
address_a[3] => ram_block11a3.PORTAADDR3
address_a[3] => ram_block11a4.PORTAADDR3
address_a[3] => ram_block11a5.PORTAADDR3
address_a[3] => ram_block11a6.PORTAADDR3
address_a[3] => ram_block11a7.PORTAADDR3
address_a[3] => ram_block11a8.PORTAADDR3
address_a[3] => ram_block11a9.PORTAADDR3
address_a[3] => ram_block11a10.PORTAADDR3
address_a[3] => ram_block11a11.PORTAADDR3
address_a[3] => ram_block11a12.PORTAADDR3
address_a[3] => ram_block11a13.PORTAADDR3
address_a[3] => ram_block11a14.PORTAADDR3
address_a[3] => ram_block11a15.PORTAADDR3
address_a[4] => ram_block11a0.PORTAADDR4
address_a[4] => ram_block11a1.PORTAADDR4
address_a[4] => ram_block11a2.PORTAADDR4
address_a[4] => ram_block11a3.PORTAADDR4
address_a[4] => ram_block11a4.PORTAADDR4
address_a[4] => ram_block11a5.PORTAADDR4
address_a[4] => ram_block11a6.PORTAADDR4
address_a[4] => ram_block11a7.PORTAADDR4
address_a[4] => ram_block11a8.PORTAADDR4
address_a[4] => ram_block11a9.PORTAADDR4
address_a[4] => ram_block11a10.PORTAADDR4
address_a[4] => ram_block11a11.PORTAADDR4
address_a[4] => ram_block11a12.PORTAADDR4
address_a[4] => ram_block11a13.PORTAADDR4
address_a[4] => ram_block11a14.PORTAADDR4
address_a[4] => ram_block11a15.PORTAADDR4
address_a[5] => ram_block11a0.PORTAADDR5
address_a[5] => ram_block11a1.PORTAADDR5
address_a[5] => ram_block11a2.PORTAADDR5
address_a[5] => ram_block11a3.PORTAADDR5
address_a[5] => ram_block11a4.PORTAADDR5
address_a[5] => ram_block11a5.PORTAADDR5
address_a[5] => ram_block11a6.PORTAADDR5
address_a[5] => ram_block11a7.PORTAADDR5
address_a[5] => ram_block11a8.PORTAADDR5
address_a[5] => ram_block11a9.PORTAADDR5
address_a[5] => ram_block11a10.PORTAADDR5
address_a[5] => ram_block11a11.PORTAADDR5
address_a[5] => ram_block11a12.PORTAADDR5
address_a[5] => ram_block11a13.PORTAADDR5
address_a[5] => ram_block11a14.PORTAADDR5
address_a[5] => ram_block11a15.PORTAADDR5
address_a[6] => ram_block11a0.PORTAADDR6
address_a[6] => ram_block11a1.PORTAADDR6
address_a[6] => ram_block11a2.PORTAADDR6
address_a[6] => ram_block11a3.PORTAADDR6
address_a[6] => ram_block11a4.PORTAADDR6
address_a[6] => ram_block11a5.PORTAADDR6
address_a[6] => ram_block11a6.PORTAADDR6
address_a[6] => ram_block11a7.PORTAADDR6
address_a[6] => ram_block11a8.PORTAADDR6
address_a[6] => ram_block11a9.PORTAADDR6
address_a[6] => ram_block11a10.PORTAADDR6
address_a[6] => ram_block11a11.PORTAADDR6
address_a[6] => ram_block11a12.PORTAADDR6
address_a[6] => ram_block11a13.PORTAADDR6
address_a[6] => ram_block11a14.PORTAADDR6
address_a[6] => ram_block11a15.PORTAADDR6
address_a[7] => ram_block11a0.PORTAADDR7
address_a[7] => ram_block11a1.PORTAADDR7
address_a[7] => ram_block11a2.PORTAADDR7
address_a[7] => ram_block11a3.PORTAADDR7
address_a[7] => ram_block11a4.PORTAADDR7
address_a[7] => ram_block11a5.PORTAADDR7
address_a[7] => ram_block11a6.PORTAADDR7
address_a[7] => ram_block11a7.PORTAADDR7
address_a[7] => ram_block11a8.PORTAADDR7
address_a[7] => ram_block11a9.PORTAADDR7
address_a[7] => ram_block11a10.PORTAADDR7
address_a[7] => ram_block11a11.PORTAADDR7
address_a[7] => ram_block11a12.PORTAADDR7
address_a[7] => ram_block11a13.PORTAADDR7
address_a[7] => ram_block11a14.PORTAADDR7
address_a[7] => ram_block11a15.PORTAADDR7
address_a[8] => ram_block11a0.PORTAADDR8
address_a[8] => ram_block11a1.PORTAADDR8
address_a[8] => ram_block11a2.PORTAADDR8
address_a[8] => ram_block11a3.PORTAADDR8
address_a[8] => ram_block11a4.PORTAADDR8
address_a[8] => ram_block11a5.PORTAADDR8
address_a[8] => ram_block11a6.PORTAADDR8
address_a[8] => ram_block11a7.PORTAADDR8
address_a[8] => ram_block11a8.PORTAADDR8
address_a[8] => ram_block11a9.PORTAADDR8
address_a[8] => ram_block11a10.PORTAADDR8
address_a[8] => ram_block11a11.PORTAADDR8
address_a[8] => ram_block11a12.PORTAADDR8
address_a[8] => ram_block11a13.PORTAADDR8
address_a[8] => ram_block11a14.PORTAADDR8
address_a[8] => ram_block11a15.PORTAADDR8
address_b[0] => ram_block11a0.PORTBADDR
address_b[0] => ram_block11a1.PORTBADDR
address_b[0] => ram_block11a2.PORTBADDR
address_b[0] => ram_block11a3.PORTBADDR
address_b[0] => ram_block11a4.PORTBADDR
address_b[0] => ram_block11a5.PORTBADDR
address_b[0] => ram_block11a6.PORTBADDR
address_b[0] => ram_block11a7.PORTBADDR
address_b[0] => ram_block11a8.PORTBADDR
address_b[0] => ram_block11a9.PORTBADDR
address_b[0] => ram_block11a10.PORTBADDR
address_b[0] => ram_block11a11.PORTBADDR
address_b[0] => ram_block11a12.PORTBADDR
address_b[0] => ram_block11a13.PORTBADDR
address_b[0] => ram_block11a14.PORTBADDR
address_b[0] => ram_block11a15.PORTBADDR
address_b[1] => ram_block11a0.PORTBADDR1
address_b[1] => ram_block11a1.PORTBADDR1
address_b[1] => ram_block11a2.PORTBADDR1
address_b[1] => ram_block11a3.PORTBADDR1
address_b[1] => ram_block11a4.PORTBADDR1
address_b[1] => ram_block11a5.PORTBADDR1
address_b[1] => ram_block11a6.PORTBADDR1
address_b[1] => ram_block11a7.PORTBADDR1
address_b[1] => ram_block11a8.PORTBADDR1
address_b[1] => ram_block11a9.PORTBADDR1
address_b[1] => ram_block11a10.PORTBADDR1
address_b[1] => ram_block11a11.PORTBADDR1
address_b[1] => ram_block11a12.PORTBADDR1
address_b[1] => ram_block11a13.PORTBADDR1
address_b[1] => ram_block11a14.PORTBADDR1
address_b[1] => ram_block11a15.PORTBADDR1
address_b[2] => ram_block11a0.PORTBADDR2
address_b[2] => ram_block11a1.PORTBADDR2
address_b[2] => ram_block11a2.PORTBADDR2
address_b[2] => ram_block11a3.PORTBADDR2
address_b[2] => ram_block11a4.PORTBADDR2
address_b[2] => ram_block11a5.PORTBADDR2
address_b[2] => ram_block11a6.PORTBADDR2
address_b[2] => ram_block11a7.PORTBADDR2
address_b[2] => ram_block11a8.PORTBADDR2
address_b[2] => ram_block11a9.PORTBADDR2
address_b[2] => ram_block11a10.PORTBADDR2
address_b[2] => ram_block11a11.PORTBADDR2
address_b[2] => ram_block11a12.PORTBADDR2
address_b[2] => ram_block11a13.PORTBADDR2
address_b[2] => ram_block11a14.PORTBADDR2
address_b[2] => ram_block11a15.PORTBADDR2
address_b[3] => ram_block11a0.PORTBADDR3
address_b[3] => ram_block11a1.PORTBADDR3
address_b[3] => ram_block11a2.PORTBADDR3
address_b[3] => ram_block11a3.PORTBADDR3
address_b[3] => ram_block11a4.PORTBADDR3
address_b[3] => ram_block11a5.PORTBADDR3
address_b[3] => ram_block11a6.PORTBADDR3
address_b[3] => ram_block11a7.PORTBADDR3
address_b[3] => ram_block11a8.PORTBADDR3
address_b[3] => ram_block11a9.PORTBADDR3
address_b[3] => ram_block11a10.PORTBADDR3
address_b[3] => ram_block11a11.PORTBADDR3
address_b[3] => ram_block11a12.PORTBADDR3
address_b[3] => ram_block11a13.PORTBADDR3
address_b[3] => ram_block11a14.PORTBADDR3
address_b[3] => ram_block11a15.PORTBADDR3
address_b[4] => ram_block11a0.PORTBADDR4
address_b[4] => ram_block11a1.PORTBADDR4
address_b[4] => ram_block11a2.PORTBADDR4
address_b[4] => ram_block11a3.PORTBADDR4
address_b[4] => ram_block11a4.PORTBADDR4
address_b[4] => ram_block11a5.PORTBADDR4
address_b[4] => ram_block11a6.PORTBADDR4
address_b[4] => ram_block11a7.PORTBADDR4
address_b[4] => ram_block11a8.PORTBADDR4
address_b[4] => ram_block11a9.PORTBADDR4
address_b[4] => ram_block11a10.PORTBADDR4
address_b[4] => ram_block11a11.PORTBADDR4
address_b[4] => ram_block11a12.PORTBADDR4
address_b[4] => ram_block11a13.PORTBADDR4
address_b[4] => ram_block11a14.PORTBADDR4
address_b[4] => ram_block11a15.PORTBADDR4
address_b[5] => ram_block11a0.PORTBADDR5
address_b[5] => ram_block11a1.PORTBADDR5
address_b[5] => ram_block11a2.PORTBADDR5
address_b[5] => ram_block11a3.PORTBADDR5
address_b[5] => ram_block11a4.PORTBADDR5
address_b[5] => ram_block11a5.PORTBADDR5
address_b[5] => ram_block11a6.PORTBADDR5
address_b[5] => ram_block11a7.PORTBADDR5
address_b[5] => ram_block11a8.PORTBADDR5
address_b[5] => ram_block11a9.PORTBADDR5
address_b[5] => ram_block11a10.PORTBADDR5
address_b[5] => ram_block11a11.PORTBADDR5
address_b[5] => ram_block11a12.PORTBADDR5
address_b[5] => ram_block11a13.PORTBADDR5
address_b[5] => ram_block11a14.PORTBADDR5
address_b[5] => ram_block11a15.PORTBADDR5
address_b[6] => ram_block11a0.PORTBADDR6
address_b[6] => ram_block11a1.PORTBADDR6
address_b[6] => ram_block11a2.PORTBADDR6
address_b[6] => ram_block11a3.PORTBADDR6
address_b[6] => ram_block11a4.PORTBADDR6
address_b[6] => ram_block11a5.PORTBADDR6
address_b[6] => ram_block11a6.PORTBADDR6
address_b[6] => ram_block11a7.PORTBADDR6
address_b[6] => ram_block11a8.PORTBADDR6
address_b[6] => ram_block11a9.PORTBADDR6
address_b[6] => ram_block11a10.PORTBADDR6
address_b[6] => ram_block11a11.PORTBADDR6
address_b[6] => ram_block11a12.PORTBADDR6
address_b[6] => ram_block11a13.PORTBADDR6
address_b[6] => ram_block11a14.PORTBADDR6
address_b[6] => ram_block11a15.PORTBADDR6
address_b[7] => ram_block11a0.PORTBADDR7
address_b[7] => ram_block11a1.PORTBADDR7
address_b[7] => ram_block11a2.PORTBADDR7
address_b[7] => ram_block11a3.PORTBADDR7
address_b[7] => ram_block11a4.PORTBADDR7
address_b[7] => ram_block11a5.PORTBADDR7
address_b[7] => ram_block11a6.PORTBADDR7
address_b[7] => ram_block11a7.PORTBADDR7
address_b[7] => ram_block11a8.PORTBADDR7
address_b[7] => ram_block11a9.PORTBADDR7
address_b[7] => ram_block11a10.PORTBADDR7
address_b[7] => ram_block11a11.PORTBADDR7
address_b[7] => ram_block11a12.PORTBADDR7
address_b[7] => ram_block11a13.PORTBADDR7
address_b[7] => ram_block11a14.PORTBADDR7
address_b[7] => ram_block11a15.PORTBADDR7
addressstall_b => ram_block11a0.PORTBADDRSTALL
addressstall_b => ram_block11a1.PORTBADDRSTALL
addressstall_b => ram_block11a2.PORTBADDRSTALL
addressstall_b => ram_block11a3.PORTBADDRSTALL
addressstall_b => ram_block11a4.PORTBADDRSTALL
addressstall_b => ram_block11a5.PORTBADDRSTALL
addressstall_b => ram_block11a6.PORTBADDRSTALL
addressstall_b => ram_block11a7.PORTBADDRSTALL
addressstall_b => ram_block11a8.PORTBADDRSTALL
addressstall_b => ram_block11a9.PORTBADDRSTALL
addressstall_b => ram_block11a10.PORTBADDRSTALL
addressstall_b => ram_block11a11.PORTBADDRSTALL
addressstall_b => ram_block11a12.PORTBADDRSTALL
addressstall_b => ram_block11a13.PORTBADDRSTALL
addressstall_b => ram_block11a14.PORTBADDRSTALL
addressstall_b => ram_block11a15.PORTBADDRSTALL
clock0 => ram_block11a0.CLK0
clock0 => ram_block11a1.CLK0
clock0 => ram_block11a2.CLK0
clock0 => ram_block11a3.CLK0
clock0 => ram_block11a4.CLK0
clock0 => ram_block11a5.CLK0
clock0 => ram_block11a6.CLK0
clock0 => ram_block11a7.CLK0
clock0 => ram_block11a8.CLK0
clock0 => ram_block11a9.CLK0
clock0 => ram_block11a10.CLK0
clock0 => ram_block11a11.CLK0
clock0 => ram_block11a12.CLK0
clock0 => ram_block11a13.CLK0
clock0 => ram_block11a14.CLK0
clock0 => ram_block11a15.CLK0
clock1 => ram_block11a0.CLK1
clock1 => ram_block11a1.CLK1
clock1 => ram_block11a2.CLK1
clock1 => ram_block11a3.CLK1
clock1 => ram_block11a4.CLK1
clock1 => ram_block11a5.CLK1
clock1 => ram_block11a6.CLK1
clock1 => ram_block11a7.CLK1
clock1 => ram_block11a8.CLK1
clock1 => ram_block11a9.CLK1
clock1 => ram_block11a10.CLK1
clock1 => ram_block11a11.CLK1
clock1 => ram_block11a12.CLK1
clock1 => ram_block11a13.CLK1
clock1 => ram_block11a14.CLK1
clock1 => ram_block11a15.CLK1
clocken1 => ram_block11a0.ENA1
clocken1 => ram_block11a1.ENA1
clocken1 => ram_block11a2.ENA1
clocken1 => ram_block11a3.ENA1
clocken1 => ram_block11a4.ENA1
clocken1 => ram_block11a5.ENA1
clocken1 => ram_block11a6.ENA1
clocken1 => ram_block11a7.ENA1
clocken1 => ram_block11a8.ENA1
clocken1 => ram_block11a9.ENA1
clocken1 => ram_block11a10.ENA1
clocken1 => ram_block11a11.ENA1
clocken1 => ram_block11a12.ENA1
clocken1 => ram_block11a13.ENA1
clocken1 => ram_block11a14.ENA1
clocken1 => ram_block11a15.ENA1
data_a[0] => ram_block11a0.PORTADATAIN
data_a[1] => ram_block11a1.PORTADATAIN
data_a[2] => ram_block11a2.PORTADATAIN
data_a[3] => ram_block11a3.PORTADATAIN
data_a[4] => ram_block11a4.PORTADATAIN
data_a[5] => ram_block11a5.PORTADATAIN
data_a[6] => ram_block11a6.PORTADATAIN
data_a[7] => ram_block11a7.PORTADATAIN
data_a[8] => ram_block11a8.PORTADATAIN
data_a[9] => ram_block11a9.PORTADATAIN
data_a[10] => ram_block11a10.PORTADATAIN
data_a[11] => ram_block11a11.PORTADATAIN
data_a[12] => ram_block11a12.PORTADATAIN
data_a[13] => ram_block11a13.PORTADATAIN
data_a[14] => ram_block11a14.PORTADATAIN
data_a[15] => ram_block11a15.PORTADATAIN
q_b[0] <= ram_block11a0.PORTBDATAOUT
q_b[1] <= ram_block11a1.PORTBDATAOUT
q_b[2] <= ram_block11a2.PORTBDATAOUT
q_b[3] <= ram_block11a3.PORTBDATAOUT
q_b[4] <= ram_block11a4.PORTBDATAOUT
q_b[5] <= ram_block11a5.PORTBDATAOUT
q_b[6] <= ram_block11a6.PORTBDATAOUT
q_b[7] <= ram_block11a7.PORTBDATAOUT
q_b[8] <= ram_block11a8.PORTBDATAOUT
q_b[9] <= ram_block11a9.PORTBDATAOUT
q_b[10] <= ram_block11a10.PORTBDATAOUT
q_b[11] <= ram_block11a11.PORTBDATAOUT
q_b[12] <= ram_block11a12.PORTBDATAOUT
q_b[13] <= ram_block11a13.PORTBDATAOUT
q_b[14] <= ram_block11a14.PORTBDATAOUT
q_b[15] <= ram_block11a15.PORTBDATAOUT
q_b[16] <= ram_block11a0.PORTBDATAOUT1
q_b[17] <= ram_block11a1.PORTBDATAOUT1
q_b[18] <= ram_block11a2.PORTBDATAOUT1
q_b[19] <= ram_block11a3.PORTBDATAOUT1
q_b[20] <= ram_block11a4.PORTBDATAOUT1
q_b[21] <= ram_block11a5.PORTBDATAOUT1
q_b[22] <= ram_block11a6.PORTBDATAOUT1
q_b[23] <= ram_block11a7.PORTBDATAOUT1
q_b[24] <= ram_block11a8.PORTBDATAOUT1
q_b[25] <= ram_block11a9.PORTBDATAOUT1
q_b[26] <= ram_block11a10.PORTBDATAOUT1
q_b[27] <= ram_block11a11.PORTBDATAOUT1
q_b[28] <= ram_block11a12.PORTBDATAOUT1
q_b[29] <= ram_block11a13.PORTBDATAOUT1
q_b[30] <= ram_block11a14.PORTBDATAOUT1
q_b[31] <= ram_block11a15.PORTBDATAOUT1
wren_a => ram_block11a0.PORTAWE
wren_a => ram_block11a0.ENA0
wren_a => ram_block11a1.PORTAWE
wren_a => ram_block11a1.ENA0
wren_a => ram_block11a2.PORTAWE
wren_a => ram_block11a2.ENA0
wren_a => ram_block11a3.PORTAWE
wren_a => ram_block11a3.ENA0
wren_a => ram_block11a4.PORTAWE
wren_a => ram_block11a4.ENA0
wren_a => ram_block11a5.PORTAWE
wren_a => ram_block11a5.ENA0
wren_a => ram_block11a6.PORTAWE
wren_a => ram_block11a6.ENA0
wren_a => ram_block11a7.PORTAWE
wren_a => ram_block11a7.ENA0
wren_a => ram_block11a8.PORTAWE
wren_a => ram_block11a8.ENA0
wren_a => ram_block11a9.PORTAWE
wren_a => ram_block11a9.ENA0
wren_a => ram_block11a10.PORTAWE
wren_a => ram_block11a10.ENA0
wren_a => ram_block11a11.PORTAWE
wren_a => ram_block11a11.ENA0
wren_a => ram_block11a12.PORTAWE
wren_a => ram_block11a12.ENA0
wren_a => ram_block11a13.PORTAWE
wren_a => ram_block11a13.ENA0
wren_a => ram_block11a14.PORTAWE
wren_a => ram_block11a14.ENA0
wren_a => ram_block11a15.PORTAWE
wren_a => ram_block11a15.ENA0


|ProCam|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|dffpipe_gd9:rs_brp
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE


|ProCam|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|dffpipe_gd9:rs_bwp
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE


|ProCam|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_ikd:rs_dgwp
clock => dffpipe_hd9:dffpipe13.clock
clrn => dffpipe_hd9:dffpipe13.clrn
d[0] => dffpipe_hd9:dffpipe13.d[0]
d[1] => dffpipe_hd9:dffpipe13.d[1]
d[2] => dffpipe_hd9:dffpipe13.d[2]
d[3] => dffpipe_hd9:dffpipe13.d[3]
d[4] => dffpipe_hd9:dffpipe13.d[4]
d[5] => dffpipe_hd9:dffpipe13.d[5]
d[6] => dffpipe_hd9:dffpipe13.d[6]
d[7] => dffpipe_hd9:dffpipe13.d[7]
d[8] => dffpipe_hd9:dffpipe13.d[8]
q[0] <= dffpipe_hd9:dffpipe13.q[0]
q[1] <= dffpipe_hd9:dffpipe13.q[1]
q[2] <= dffpipe_hd9:dffpipe13.q[2]
q[3] <= dffpipe_hd9:dffpipe13.q[3]
q[4] <= dffpipe_hd9:dffpipe13.q[4]
q[5] <= dffpipe_hd9:dffpipe13.q[5]
q[6] <= dffpipe_hd9:dffpipe13.q[6]
q[7] <= dffpipe_hd9:dffpipe13.q[7]
q[8] <= dffpipe_hd9:dffpipe13.q[8]


|ProCam|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13
clock => dffe14a[8].CLK
clock => dffe14a[7].CLK
clock => dffe14a[6].CLK
clock => dffe14a[5].CLK
clock => dffe14a[4].CLK
clock => dffe14a[3].CLK
clock => dffe14a[2].CLK
clock => dffe14a[1].CLK
clock => dffe14a[0].CLK
clock => dffe15a[8].CLK
clock => dffe15a[7].CLK
clock => dffe15a[6].CLK
clock => dffe15a[5].CLK
clock => dffe15a[4].CLK
clock => dffe15a[3].CLK
clock => dffe15a[2].CLK
clock => dffe15a[1].CLK
clock => dffe15a[0].CLK
clrn => dffe14a[8].ACLR
clrn => dffe14a[7].ACLR
clrn => dffe14a[6].ACLR
clrn => dffe14a[5].ACLR
clrn => dffe14a[4].ACLR
clrn => dffe14a[3].ACLR
clrn => dffe14a[2].ACLR
clrn => dffe14a[1].ACLR
clrn => dffe14a[0].ACLR
clrn => dffe15a[8].ACLR
clrn => dffe15a[7].ACLR
clrn => dffe15a[6].ACLR
clrn => dffe15a[5].ACLR
clrn => dffe15a[4].ACLR
clrn => dffe15a[3].ACLR
clrn => dffe15a[2].ACLR
clrn => dffe15a[1].ACLR
clrn => dffe15a[0].ACLR
d[0] => dffe14a[0].IN0
d[1] => dffe14a[1].IN0
d[2] => dffe14a[2].IN0
d[3] => dffe14a[3].IN0
d[4] => dffe14a[4].IN0
d[5] => dffe14a[5].IN0
d[6] => dffe14a[6].IN0
d[7] => dffe14a[7].IN0
d[8] => dffe14a[8].IN0
q[0] <= dffe15a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe15a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe15a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe15a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe15a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe15a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe15a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe15a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe15a[8].DB_MAX_OUTPUT_PORT_TYPE


|ProCam|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_jkd:ws_dgrp
clock => dffpipe_id9:dffpipe16.clock
clrn => dffpipe_id9:dffpipe16.clrn
d[0] => dffpipe_id9:dffpipe16.d[0]
d[1] => dffpipe_id9:dffpipe16.d[1]
d[2] => dffpipe_id9:dffpipe16.d[2]
d[3] => dffpipe_id9:dffpipe16.d[3]
d[4] => dffpipe_id9:dffpipe16.d[4]
d[5] => dffpipe_id9:dffpipe16.d[5]
d[6] => dffpipe_id9:dffpipe16.d[6]
d[7] => dffpipe_id9:dffpipe16.d[7]
d[8] => dffpipe_id9:dffpipe16.d[8]
q[0] <= dffpipe_id9:dffpipe16.q[0]
q[1] <= dffpipe_id9:dffpipe16.q[1]
q[2] <= dffpipe_id9:dffpipe16.q[2]
q[3] <= dffpipe_id9:dffpipe16.q[3]
q[4] <= dffpipe_id9:dffpipe16.q[4]
q[5] <= dffpipe_id9:dffpipe16.q[5]
q[6] <= dffpipe_id9:dffpipe16.q[6]
q[7] <= dffpipe_id9:dffpipe16.q[7]
q[8] <= dffpipe_id9:dffpipe16.q[8]


|ProCam|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16
clock => dffe17a[8].CLK
clock => dffe17a[7].CLK
clock => dffe17a[6].CLK
clock => dffe17a[5].CLK
clock => dffe17a[4].CLK
clock => dffe17a[3].CLK
clock => dffe17a[2].CLK
clock => dffe17a[1].CLK
clock => dffe17a[0].CLK
clock => dffe18a[8].CLK
clock => dffe18a[7].CLK
clock => dffe18a[6].CLK
clock => dffe18a[5].CLK
clock => dffe18a[4].CLK
clock => dffe18a[3].CLK
clock => dffe18a[2].CLK
clock => dffe18a[1].CLK
clock => dffe18a[0].CLK
clrn => dffe17a[8].ACLR
clrn => dffe17a[7].ACLR
clrn => dffe17a[6].ACLR
clrn => dffe17a[5].ACLR
clrn => dffe17a[4].ACLR
clrn => dffe17a[3].ACLR
clrn => dffe17a[2].ACLR
clrn => dffe17a[1].ACLR
clrn => dffe17a[0].ACLR
clrn => dffe18a[8].ACLR
clrn => dffe18a[7].ACLR
clrn => dffe18a[6].ACLR
clrn => dffe18a[5].ACLR
clrn => dffe18a[4].ACLR
clrn => dffe18a[3].ACLR
clrn => dffe18a[2].ACLR
clrn => dffe18a[1].ACLR
clrn => dffe18a[0].ACLR
d[0] => dffe17a[0].IN0
d[1] => dffe17a[1].IN0
d[2] => dffe17a[2].IN0
d[3] => dffe17a[3].IN0
d[4] => dffe17a[4].IN0
d[5] => dffe17a[5].IN0
d[6] => dffe17a[6].IN0
d[7] => dffe17a[7].IN0
d[8] => dffe17a[8].IN0
q[0] <= dffe18a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe18a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe18a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe18a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe18a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe18a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe18a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe18a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe18a[8].DB_MAX_OUTPUT_PORT_TYPE


|ProCam|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|cmpr_f66:rdempty_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1


|ProCam|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|cmpr_f66:wrfull_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1


|ProCam|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|cntr_54e:cntr_b
aset => counter_reg_bit[0].IN0
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
cout <= cout_actual.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= safe_q[0].DB_MAX_OUTPUT_PORT_TYPE


|ProCam|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo
aclr => aclr.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
rdclk => rdclk.IN1
rdreq => rdreq.IN1
wrclk => wrclk.IN1
wrreq => wrreq.IN1
q[0] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[1] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[2] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[3] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[4] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[5] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[6] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[7] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[8] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[9] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[10] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[11] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[12] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[13] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[14] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[15] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
wrusedw[0] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrusedw
wrusedw[1] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrusedw
wrusedw[2] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrusedw
wrusedw[3] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrusedw
wrusedw[4] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrusedw
wrusedw[5] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrusedw
wrusedw[6] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrusedw
wrusedw[7] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrusedw


|ProCam|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component
aclr => dcfifo_aij1:auto_generated.aclr
data[0] => dcfifo_aij1:auto_generated.data[0]
data[1] => dcfifo_aij1:auto_generated.data[1]
data[2] => dcfifo_aij1:auto_generated.data[2]
data[3] => dcfifo_aij1:auto_generated.data[3]
data[4] => dcfifo_aij1:auto_generated.data[4]
data[5] => dcfifo_aij1:auto_generated.data[5]
data[6] => dcfifo_aij1:auto_generated.data[6]
data[7] => dcfifo_aij1:auto_generated.data[7]
data[8] => dcfifo_aij1:auto_generated.data[8]
data[9] => dcfifo_aij1:auto_generated.data[9]
data[10] => dcfifo_aij1:auto_generated.data[10]
data[11] => dcfifo_aij1:auto_generated.data[11]
data[12] => dcfifo_aij1:auto_generated.data[12]
data[13] => dcfifo_aij1:auto_generated.data[13]
data[14] => dcfifo_aij1:auto_generated.data[14]
data[15] => dcfifo_aij1:auto_generated.data[15]
data[16] => dcfifo_aij1:auto_generated.data[16]
data[17] => dcfifo_aij1:auto_generated.data[17]
data[18] => dcfifo_aij1:auto_generated.data[18]
data[19] => dcfifo_aij1:auto_generated.data[19]
data[20] => dcfifo_aij1:auto_generated.data[20]
data[21] => dcfifo_aij1:auto_generated.data[21]
data[22] => dcfifo_aij1:auto_generated.data[22]
data[23] => dcfifo_aij1:auto_generated.data[23]
data[24] => dcfifo_aij1:auto_generated.data[24]
data[25] => dcfifo_aij1:auto_generated.data[25]
data[26] => dcfifo_aij1:auto_generated.data[26]
data[27] => dcfifo_aij1:auto_generated.data[27]
data[28] => dcfifo_aij1:auto_generated.data[28]
data[29] => dcfifo_aij1:auto_generated.data[29]
data[30] => dcfifo_aij1:auto_generated.data[30]
data[31] => dcfifo_aij1:auto_generated.data[31]
q[0] <= dcfifo_aij1:auto_generated.q[0]
q[1] <= dcfifo_aij1:auto_generated.q[1]
q[2] <= dcfifo_aij1:auto_generated.q[2]
q[3] <= dcfifo_aij1:auto_generated.q[3]
q[4] <= dcfifo_aij1:auto_generated.q[4]
q[5] <= dcfifo_aij1:auto_generated.q[5]
q[6] <= dcfifo_aij1:auto_generated.q[6]
q[7] <= dcfifo_aij1:auto_generated.q[7]
q[8] <= dcfifo_aij1:auto_generated.q[8]
q[9] <= dcfifo_aij1:auto_generated.q[9]
q[10] <= dcfifo_aij1:auto_generated.q[10]
q[11] <= dcfifo_aij1:auto_generated.q[11]
q[12] <= dcfifo_aij1:auto_generated.q[12]
q[13] <= dcfifo_aij1:auto_generated.q[13]
q[14] <= dcfifo_aij1:auto_generated.q[14]
q[15] <= dcfifo_aij1:auto_generated.q[15]
rdclk => dcfifo_aij1:auto_generated.rdclk
rdempty <= <GND>
rdfull <= <GND>
rdreq => dcfifo_aij1:auto_generated.rdreq
rdusedw[0] <= <GND>
rdusedw[1] <= <GND>
rdusedw[2] <= <GND>
rdusedw[3] <= <GND>
rdusedw[4] <= <GND>
rdusedw[5] <= <GND>
rdusedw[6] <= <GND>
rdusedw[7] <= <GND>
rdusedw[8] <= <GND>
wrclk => dcfifo_aij1:auto_generated.wrclk
wrempty <= <GND>
wrfull <= <GND>
wrreq => dcfifo_aij1:auto_generated.wrreq
wrusedw[0] <= dcfifo_aij1:auto_generated.wrusedw[0]
wrusedw[1] <= dcfifo_aij1:auto_generated.wrusedw[1]
wrusedw[2] <= dcfifo_aij1:auto_generated.wrusedw[2]
wrusedw[3] <= dcfifo_aij1:auto_generated.wrusedw[3]
wrusedw[4] <= dcfifo_aij1:auto_generated.wrusedw[4]
wrusedw[5] <= dcfifo_aij1:auto_generated.wrusedw[5]
wrusedw[6] <= dcfifo_aij1:auto_generated.wrusedw[6]
wrusedw[7] <= dcfifo_aij1:auto_generated.wrusedw[7]


|ProCam|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated
aclr => a_graycounter_s57:rdptr_g1p.aclr
aclr => a_graycounter_pjc:wrptr_g1p.aclr
aclr => altsyncram_sj31:fifo_ram.aclr1
aclr => delayed_wrptr_g[8].IN0
aclr => rdptr_b[0].IN0
aclr => rdptr_g[8].IN0
aclr => wrptr_g[8].IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => cntr_54e:cntr_b.aset
data[0] => altsyncram_sj31:fifo_ram.data_a[0]
data[1] => altsyncram_sj31:fifo_ram.data_a[1]
data[2] => altsyncram_sj31:fifo_ram.data_a[2]
data[3] => altsyncram_sj31:fifo_ram.data_a[3]
data[4] => altsyncram_sj31:fifo_ram.data_a[4]
data[5] => altsyncram_sj31:fifo_ram.data_a[5]
data[6] => altsyncram_sj31:fifo_ram.data_a[6]
data[7] => altsyncram_sj31:fifo_ram.data_a[7]
data[8] => altsyncram_sj31:fifo_ram.data_a[8]
data[9] => altsyncram_sj31:fifo_ram.data_a[9]
data[10] => altsyncram_sj31:fifo_ram.data_a[10]
data[11] => altsyncram_sj31:fifo_ram.data_a[11]
data[12] => altsyncram_sj31:fifo_ram.data_a[12]
data[13] => altsyncram_sj31:fifo_ram.data_a[13]
data[14] => altsyncram_sj31:fifo_ram.data_a[14]
data[15] => altsyncram_sj31:fifo_ram.data_a[15]
data[16] => altsyncram_sj31:fifo_ram.data_a[16]
data[17] => altsyncram_sj31:fifo_ram.data_a[17]
data[18] => altsyncram_sj31:fifo_ram.data_a[18]
data[19] => altsyncram_sj31:fifo_ram.data_a[19]
data[20] => altsyncram_sj31:fifo_ram.data_a[20]
data[21] => altsyncram_sj31:fifo_ram.data_a[21]
data[22] => altsyncram_sj31:fifo_ram.data_a[22]
data[23] => altsyncram_sj31:fifo_ram.data_a[23]
data[24] => altsyncram_sj31:fifo_ram.data_a[24]
data[25] => altsyncram_sj31:fifo_ram.data_a[25]
data[26] => altsyncram_sj31:fifo_ram.data_a[26]
data[27] => altsyncram_sj31:fifo_ram.data_a[27]
data[28] => altsyncram_sj31:fifo_ram.data_a[28]
data[29] => altsyncram_sj31:fifo_ram.data_a[29]
data[30] => altsyncram_sj31:fifo_ram.data_a[30]
data[31] => altsyncram_sj31:fifo_ram.data_a[31]
q[0] <= altsyncram_sj31:fifo_ram.q_b[0]
q[1] <= altsyncram_sj31:fifo_ram.q_b[1]
q[2] <= altsyncram_sj31:fifo_ram.q_b[2]
q[3] <= altsyncram_sj31:fifo_ram.q_b[3]
q[4] <= altsyncram_sj31:fifo_ram.q_b[4]
q[5] <= altsyncram_sj31:fifo_ram.q_b[5]
q[6] <= altsyncram_sj31:fifo_ram.q_b[6]
q[7] <= altsyncram_sj31:fifo_ram.q_b[7]
q[8] <= altsyncram_sj31:fifo_ram.q_b[8]
q[9] <= altsyncram_sj31:fifo_ram.q_b[9]
q[10] <= altsyncram_sj31:fifo_ram.q_b[10]
q[11] <= altsyncram_sj31:fifo_ram.q_b[11]
q[12] <= altsyncram_sj31:fifo_ram.q_b[12]
q[13] <= altsyncram_sj31:fifo_ram.q_b[13]
q[14] <= altsyncram_sj31:fifo_ram.q_b[14]
q[15] <= altsyncram_sj31:fifo_ram.q_b[15]
rdclk => a_graycounter_s57:rdptr_g1p.clock
rdclk => altsyncram_sj31:fifo_ram.clock1
rdclk => alt_synch_pipe_kkd:rs_dgwp.clock
rdclk => cntr_54e:cntr_b.clock
rdclk => rdptr_b[0].CLK
rdclk => rdptr_g[8].CLK
rdclk => rdptr_g[7].CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdreq => valid_rdreq.IN0
wrclk => a_graycounter_pjc:wrptr_g1p.clock
wrclk => altsyncram_sj31:fifo_ram.clock0
wrclk => dffpipe_gd9:ws_brp.clock
wrclk => dffpipe_gd9:ws_bwp.clock
wrclk => alt_synch_pipe_lkd:ws_dgrp.clock
wrclk => delayed_wrptr_g[8].CLK
wrclk => delayed_wrptr_g[7].CLK
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrclk => wrptr_g[8].CLK
wrclk => wrptr_g[7].CLK
wrclk => wrptr_g[6].CLK
wrclk => wrptr_g[5].CLK
wrclk => wrptr_g[4].CLK
wrclk => wrptr_g[3].CLK
wrclk => wrptr_g[2].CLK
wrclk => wrptr_g[1].CLK
wrclk => wrptr_g[0].CLK
wrreq => valid_wrreq.IN0
wrusedw[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|ProCam|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_gray2bin_ugb:wrptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= gray[8].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN1
gray[8] => bin[8].DATAIN
gray[8] => xor7.IN0


|ProCam|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_gray2bin_ugb:ws_dgrp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= gray[8].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN1
gray[8] => bin[8].DATAIN
gray[8] => xor7.IN0


|ProCam|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p
aclr => counter7a[8].IN0
aclr => counter7a[7].IN0
aclr => counter7a[6].IN0
aclr => counter7a[5].IN0
aclr => counter7a[4].IN0
aclr => counter7a[3].IN0
aclr => counter7a[2].IN0
aclr => counter7a[1].IN0
aclr => counter7a[0].IN0
aclr => parity5.IN0
aclr => sub_parity6a1.IN0
aclr => sub_parity6a0.IN0
clock => counter7a[8].CLK
clock => counter7a[7].CLK
clock => counter7a[6].CLK
clock => counter7a[5].CLK
clock => counter7a[4].CLK
clock => counter7a[3].CLK
clock => counter7a[2].CLK
clock => counter7a[1].CLK
clock => counter7a[0].CLK
clock => parity5.CLK
clock => sub_parity6a0.CLK
clock => sub_parity6a1.CLK
clock => sub_parity6a2.CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter7a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter7a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter7a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter7a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter7a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter7a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter7a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter7a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter7a[8].DB_MAX_OUTPUT_PORT_TYPE


|ProCam|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_pjc:wrptr_g1p
aclr => counter8a1.IN0
aclr => counter8a0.IN0
aclr => parity9.IN0
aclr => sub_parity10a[2].IN0
aclr => sub_parity10a[1].IN0
aclr => sub_parity10a[0].IN0
clock => counter8a0.CLK
clock => counter8a1.CLK
clock => counter8a2.CLK
clock => counter8a3.CLK
clock => counter8a4.CLK
clock => counter8a5.CLK
clock => counter8a6.CLK
clock => counter8a7.CLK
clock => counter8a8.CLK
clock => parity9.CLK
clock => sub_parity10a[2].CLK
clock => sub_parity10a[1].CLK
clock => sub_parity10a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter8a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter8a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter8a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter8a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter8a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter8a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter8a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter8a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter8a8.DB_MAX_OUTPUT_PORT_TYPE


|ProCam|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|altsyncram_sj31:fifo_ram
aclr1 => ram_block11a0.CLR1
aclr1 => ram_block11a1.CLR1
aclr1 => ram_block11a2.CLR1
aclr1 => ram_block11a3.CLR1
aclr1 => ram_block11a4.CLR1
aclr1 => ram_block11a5.CLR1
aclr1 => ram_block11a6.CLR1
aclr1 => ram_block11a7.CLR1
aclr1 => ram_block11a8.CLR1
aclr1 => ram_block11a9.CLR1
aclr1 => ram_block11a10.CLR1
aclr1 => ram_block11a11.CLR1
aclr1 => ram_block11a12.CLR1
aclr1 => ram_block11a13.CLR1
aclr1 => ram_block11a14.CLR1
aclr1 => ram_block11a15.CLR1
address_a[0] => ram_block11a0.PORTAADDR
address_a[0] => ram_block11a1.PORTAADDR
address_a[0] => ram_block11a2.PORTAADDR
address_a[0] => ram_block11a3.PORTAADDR
address_a[0] => ram_block11a4.PORTAADDR
address_a[0] => ram_block11a5.PORTAADDR
address_a[0] => ram_block11a6.PORTAADDR
address_a[0] => ram_block11a7.PORTAADDR
address_a[0] => ram_block11a8.PORTAADDR
address_a[0] => ram_block11a9.PORTAADDR
address_a[0] => ram_block11a10.PORTAADDR
address_a[0] => ram_block11a11.PORTAADDR
address_a[0] => ram_block11a12.PORTAADDR
address_a[0] => ram_block11a13.PORTAADDR
address_a[0] => ram_block11a14.PORTAADDR
address_a[0] => ram_block11a15.PORTAADDR
address_a[1] => ram_block11a0.PORTAADDR1
address_a[1] => ram_block11a1.PORTAADDR1
address_a[1] => ram_block11a2.PORTAADDR1
address_a[1] => ram_block11a3.PORTAADDR1
address_a[1] => ram_block11a4.PORTAADDR1
address_a[1] => ram_block11a5.PORTAADDR1
address_a[1] => ram_block11a6.PORTAADDR1
address_a[1] => ram_block11a7.PORTAADDR1
address_a[1] => ram_block11a8.PORTAADDR1
address_a[1] => ram_block11a9.PORTAADDR1
address_a[1] => ram_block11a10.PORTAADDR1
address_a[1] => ram_block11a11.PORTAADDR1
address_a[1] => ram_block11a12.PORTAADDR1
address_a[1] => ram_block11a13.PORTAADDR1
address_a[1] => ram_block11a14.PORTAADDR1
address_a[1] => ram_block11a15.PORTAADDR1
address_a[2] => ram_block11a0.PORTAADDR2
address_a[2] => ram_block11a1.PORTAADDR2
address_a[2] => ram_block11a2.PORTAADDR2
address_a[2] => ram_block11a3.PORTAADDR2
address_a[2] => ram_block11a4.PORTAADDR2
address_a[2] => ram_block11a5.PORTAADDR2
address_a[2] => ram_block11a6.PORTAADDR2
address_a[2] => ram_block11a7.PORTAADDR2
address_a[2] => ram_block11a8.PORTAADDR2
address_a[2] => ram_block11a9.PORTAADDR2
address_a[2] => ram_block11a10.PORTAADDR2
address_a[2] => ram_block11a11.PORTAADDR2
address_a[2] => ram_block11a12.PORTAADDR2
address_a[2] => ram_block11a13.PORTAADDR2
address_a[2] => ram_block11a14.PORTAADDR2
address_a[2] => ram_block11a15.PORTAADDR2
address_a[3] => ram_block11a0.PORTAADDR3
address_a[3] => ram_block11a1.PORTAADDR3
address_a[3] => ram_block11a2.PORTAADDR3
address_a[3] => ram_block11a3.PORTAADDR3
address_a[3] => ram_block11a4.PORTAADDR3
address_a[3] => ram_block11a5.PORTAADDR3
address_a[3] => ram_block11a6.PORTAADDR3
address_a[3] => ram_block11a7.PORTAADDR3
address_a[3] => ram_block11a8.PORTAADDR3
address_a[3] => ram_block11a9.PORTAADDR3
address_a[3] => ram_block11a10.PORTAADDR3
address_a[3] => ram_block11a11.PORTAADDR3
address_a[3] => ram_block11a12.PORTAADDR3
address_a[3] => ram_block11a13.PORTAADDR3
address_a[3] => ram_block11a14.PORTAADDR3
address_a[3] => ram_block11a15.PORTAADDR3
address_a[4] => ram_block11a0.PORTAADDR4
address_a[4] => ram_block11a1.PORTAADDR4
address_a[4] => ram_block11a2.PORTAADDR4
address_a[4] => ram_block11a3.PORTAADDR4
address_a[4] => ram_block11a4.PORTAADDR4
address_a[4] => ram_block11a5.PORTAADDR4
address_a[4] => ram_block11a6.PORTAADDR4
address_a[4] => ram_block11a7.PORTAADDR4
address_a[4] => ram_block11a8.PORTAADDR4
address_a[4] => ram_block11a9.PORTAADDR4
address_a[4] => ram_block11a10.PORTAADDR4
address_a[4] => ram_block11a11.PORTAADDR4
address_a[4] => ram_block11a12.PORTAADDR4
address_a[4] => ram_block11a13.PORTAADDR4
address_a[4] => ram_block11a14.PORTAADDR4
address_a[4] => ram_block11a15.PORTAADDR4
address_a[5] => ram_block11a0.PORTAADDR5
address_a[5] => ram_block11a1.PORTAADDR5
address_a[5] => ram_block11a2.PORTAADDR5
address_a[5] => ram_block11a3.PORTAADDR5
address_a[5] => ram_block11a4.PORTAADDR5
address_a[5] => ram_block11a5.PORTAADDR5
address_a[5] => ram_block11a6.PORTAADDR5
address_a[5] => ram_block11a7.PORTAADDR5
address_a[5] => ram_block11a8.PORTAADDR5
address_a[5] => ram_block11a9.PORTAADDR5
address_a[5] => ram_block11a10.PORTAADDR5
address_a[5] => ram_block11a11.PORTAADDR5
address_a[5] => ram_block11a12.PORTAADDR5
address_a[5] => ram_block11a13.PORTAADDR5
address_a[5] => ram_block11a14.PORTAADDR5
address_a[5] => ram_block11a15.PORTAADDR5
address_a[6] => ram_block11a0.PORTAADDR6
address_a[6] => ram_block11a1.PORTAADDR6
address_a[6] => ram_block11a2.PORTAADDR6
address_a[6] => ram_block11a3.PORTAADDR6
address_a[6] => ram_block11a4.PORTAADDR6
address_a[6] => ram_block11a5.PORTAADDR6
address_a[6] => ram_block11a6.PORTAADDR6
address_a[6] => ram_block11a7.PORTAADDR6
address_a[6] => ram_block11a8.PORTAADDR6
address_a[6] => ram_block11a9.PORTAADDR6
address_a[6] => ram_block11a10.PORTAADDR6
address_a[6] => ram_block11a11.PORTAADDR6
address_a[6] => ram_block11a12.PORTAADDR6
address_a[6] => ram_block11a13.PORTAADDR6
address_a[6] => ram_block11a14.PORTAADDR6
address_a[6] => ram_block11a15.PORTAADDR6
address_a[7] => ram_block11a0.PORTAADDR7
address_a[7] => ram_block11a1.PORTAADDR7
address_a[7] => ram_block11a2.PORTAADDR7
address_a[7] => ram_block11a3.PORTAADDR7
address_a[7] => ram_block11a4.PORTAADDR7
address_a[7] => ram_block11a5.PORTAADDR7
address_a[7] => ram_block11a6.PORTAADDR7
address_a[7] => ram_block11a7.PORTAADDR7
address_a[7] => ram_block11a8.PORTAADDR7
address_a[7] => ram_block11a9.PORTAADDR7
address_a[7] => ram_block11a10.PORTAADDR7
address_a[7] => ram_block11a11.PORTAADDR7
address_a[7] => ram_block11a12.PORTAADDR7
address_a[7] => ram_block11a13.PORTAADDR7
address_a[7] => ram_block11a14.PORTAADDR7
address_a[7] => ram_block11a15.PORTAADDR7
address_b[0] => ram_block11a0.PORTBADDR
address_b[0] => ram_block11a1.PORTBADDR
address_b[0] => ram_block11a2.PORTBADDR
address_b[0] => ram_block11a3.PORTBADDR
address_b[0] => ram_block11a4.PORTBADDR
address_b[0] => ram_block11a5.PORTBADDR
address_b[0] => ram_block11a6.PORTBADDR
address_b[0] => ram_block11a7.PORTBADDR
address_b[0] => ram_block11a8.PORTBADDR
address_b[0] => ram_block11a9.PORTBADDR
address_b[0] => ram_block11a10.PORTBADDR
address_b[0] => ram_block11a11.PORTBADDR
address_b[0] => ram_block11a12.PORTBADDR
address_b[0] => ram_block11a13.PORTBADDR
address_b[0] => ram_block11a14.PORTBADDR
address_b[0] => ram_block11a15.PORTBADDR
address_b[1] => ram_block11a0.PORTBADDR1
address_b[1] => ram_block11a1.PORTBADDR1
address_b[1] => ram_block11a2.PORTBADDR1
address_b[1] => ram_block11a3.PORTBADDR1
address_b[1] => ram_block11a4.PORTBADDR1
address_b[1] => ram_block11a5.PORTBADDR1
address_b[1] => ram_block11a6.PORTBADDR1
address_b[1] => ram_block11a7.PORTBADDR1
address_b[1] => ram_block11a8.PORTBADDR1
address_b[1] => ram_block11a9.PORTBADDR1
address_b[1] => ram_block11a10.PORTBADDR1
address_b[1] => ram_block11a11.PORTBADDR1
address_b[1] => ram_block11a12.PORTBADDR1
address_b[1] => ram_block11a13.PORTBADDR1
address_b[1] => ram_block11a14.PORTBADDR1
address_b[1] => ram_block11a15.PORTBADDR1
address_b[2] => ram_block11a0.PORTBADDR2
address_b[2] => ram_block11a1.PORTBADDR2
address_b[2] => ram_block11a2.PORTBADDR2
address_b[2] => ram_block11a3.PORTBADDR2
address_b[2] => ram_block11a4.PORTBADDR2
address_b[2] => ram_block11a5.PORTBADDR2
address_b[2] => ram_block11a6.PORTBADDR2
address_b[2] => ram_block11a7.PORTBADDR2
address_b[2] => ram_block11a8.PORTBADDR2
address_b[2] => ram_block11a9.PORTBADDR2
address_b[2] => ram_block11a10.PORTBADDR2
address_b[2] => ram_block11a11.PORTBADDR2
address_b[2] => ram_block11a12.PORTBADDR2
address_b[2] => ram_block11a13.PORTBADDR2
address_b[2] => ram_block11a14.PORTBADDR2
address_b[2] => ram_block11a15.PORTBADDR2
address_b[3] => ram_block11a0.PORTBADDR3
address_b[3] => ram_block11a1.PORTBADDR3
address_b[3] => ram_block11a2.PORTBADDR3
address_b[3] => ram_block11a3.PORTBADDR3
address_b[3] => ram_block11a4.PORTBADDR3
address_b[3] => ram_block11a5.PORTBADDR3
address_b[3] => ram_block11a6.PORTBADDR3
address_b[3] => ram_block11a7.PORTBADDR3
address_b[3] => ram_block11a8.PORTBADDR3
address_b[3] => ram_block11a9.PORTBADDR3
address_b[3] => ram_block11a10.PORTBADDR3
address_b[3] => ram_block11a11.PORTBADDR3
address_b[3] => ram_block11a12.PORTBADDR3
address_b[3] => ram_block11a13.PORTBADDR3
address_b[3] => ram_block11a14.PORTBADDR3
address_b[3] => ram_block11a15.PORTBADDR3
address_b[4] => ram_block11a0.PORTBADDR4
address_b[4] => ram_block11a1.PORTBADDR4
address_b[4] => ram_block11a2.PORTBADDR4
address_b[4] => ram_block11a3.PORTBADDR4
address_b[4] => ram_block11a4.PORTBADDR4
address_b[4] => ram_block11a5.PORTBADDR4
address_b[4] => ram_block11a6.PORTBADDR4
address_b[4] => ram_block11a7.PORTBADDR4
address_b[4] => ram_block11a8.PORTBADDR4
address_b[4] => ram_block11a9.PORTBADDR4
address_b[4] => ram_block11a10.PORTBADDR4
address_b[4] => ram_block11a11.PORTBADDR4
address_b[4] => ram_block11a12.PORTBADDR4
address_b[4] => ram_block11a13.PORTBADDR4
address_b[4] => ram_block11a14.PORTBADDR4
address_b[4] => ram_block11a15.PORTBADDR4
address_b[5] => ram_block11a0.PORTBADDR5
address_b[5] => ram_block11a1.PORTBADDR5
address_b[5] => ram_block11a2.PORTBADDR5
address_b[5] => ram_block11a3.PORTBADDR5
address_b[5] => ram_block11a4.PORTBADDR5
address_b[5] => ram_block11a5.PORTBADDR5
address_b[5] => ram_block11a6.PORTBADDR5
address_b[5] => ram_block11a7.PORTBADDR5
address_b[5] => ram_block11a8.PORTBADDR5
address_b[5] => ram_block11a9.PORTBADDR5
address_b[5] => ram_block11a10.PORTBADDR5
address_b[5] => ram_block11a11.PORTBADDR5
address_b[5] => ram_block11a12.PORTBADDR5
address_b[5] => ram_block11a13.PORTBADDR5
address_b[5] => ram_block11a14.PORTBADDR5
address_b[5] => ram_block11a15.PORTBADDR5
address_b[6] => ram_block11a0.PORTBADDR6
address_b[6] => ram_block11a1.PORTBADDR6
address_b[6] => ram_block11a2.PORTBADDR6
address_b[6] => ram_block11a3.PORTBADDR6
address_b[6] => ram_block11a4.PORTBADDR6
address_b[6] => ram_block11a5.PORTBADDR6
address_b[6] => ram_block11a6.PORTBADDR6
address_b[6] => ram_block11a7.PORTBADDR6
address_b[6] => ram_block11a8.PORTBADDR6
address_b[6] => ram_block11a9.PORTBADDR6
address_b[6] => ram_block11a10.PORTBADDR6
address_b[6] => ram_block11a11.PORTBADDR6
address_b[6] => ram_block11a12.PORTBADDR6
address_b[6] => ram_block11a13.PORTBADDR6
address_b[6] => ram_block11a14.PORTBADDR6
address_b[6] => ram_block11a15.PORTBADDR6
address_b[7] => ram_block11a0.PORTBADDR7
address_b[7] => ram_block11a1.PORTBADDR7
address_b[7] => ram_block11a2.PORTBADDR7
address_b[7] => ram_block11a3.PORTBADDR7
address_b[7] => ram_block11a4.PORTBADDR7
address_b[7] => ram_block11a5.PORTBADDR7
address_b[7] => ram_block11a6.PORTBADDR7
address_b[7] => ram_block11a7.PORTBADDR7
address_b[7] => ram_block11a8.PORTBADDR7
address_b[7] => ram_block11a9.PORTBADDR7
address_b[7] => ram_block11a10.PORTBADDR7
address_b[7] => ram_block11a11.PORTBADDR7
address_b[7] => ram_block11a12.PORTBADDR7
address_b[7] => ram_block11a13.PORTBADDR7
address_b[7] => ram_block11a14.PORTBADDR7
address_b[7] => ram_block11a15.PORTBADDR7
address_b[8] => ram_block11a0.PORTBADDR8
address_b[8] => ram_block11a1.PORTBADDR8
address_b[8] => ram_block11a2.PORTBADDR8
address_b[8] => ram_block11a3.PORTBADDR8
address_b[8] => ram_block11a4.PORTBADDR8
address_b[8] => ram_block11a5.PORTBADDR8
address_b[8] => ram_block11a6.PORTBADDR8
address_b[8] => ram_block11a7.PORTBADDR8
address_b[8] => ram_block11a8.PORTBADDR8
address_b[8] => ram_block11a9.PORTBADDR8
address_b[8] => ram_block11a10.PORTBADDR8
address_b[8] => ram_block11a11.PORTBADDR8
address_b[8] => ram_block11a12.PORTBADDR8
address_b[8] => ram_block11a13.PORTBADDR8
address_b[8] => ram_block11a14.PORTBADDR8
address_b[8] => ram_block11a15.PORTBADDR8
addressstall_b => ram_block11a0.PORTBADDRSTALL
addressstall_b => ram_block11a1.PORTBADDRSTALL
addressstall_b => ram_block11a2.PORTBADDRSTALL
addressstall_b => ram_block11a3.PORTBADDRSTALL
addressstall_b => ram_block11a4.PORTBADDRSTALL
addressstall_b => ram_block11a5.PORTBADDRSTALL
addressstall_b => ram_block11a6.PORTBADDRSTALL
addressstall_b => ram_block11a7.PORTBADDRSTALL
addressstall_b => ram_block11a8.PORTBADDRSTALL
addressstall_b => ram_block11a9.PORTBADDRSTALL
addressstall_b => ram_block11a10.PORTBADDRSTALL
addressstall_b => ram_block11a11.PORTBADDRSTALL
addressstall_b => ram_block11a12.PORTBADDRSTALL
addressstall_b => ram_block11a13.PORTBADDRSTALL
addressstall_b => ram_block11a14.PORTBADDRSTALL
addressstall_b => ram_block11a15.PORTBADDRSTALL
clock0 => ram_block11a0.CLK0
clock0 => ram_block11a1.CLK0
clock0 => ram_block11a2.CLK0
clock0 => ram_block11a3.CLK0
clock0 => ram_block11a4.CLK0
clock0 => ram_block11a5.CLK0
clock0 => ram_block11a6.CLK0
clock0 => ram_block11a7.CLK0
clock0 => ram_block11a8.CLK0
clock0 => ram_block11a9.CLK0
clock0 => ram_block11a10.CLK0
clock0 => ram_block11a11.CLK0
clock0 => ram_block11a12.CLK0
clock0 => ram_block11a13.CLK0
clock0 => ram_block11a14.CLK0
clock0 => ram_block11a15.CLK0
clock1 => ram_block11a0.CLK1
clock1 => ram_block11a1.CLK1
clock1 => ram_block11a2.CLK1
clock1 => ram_block11a3.CLK1
clock1 => ram_block11a4.CLK1
clock1 => ram_block11a5.CLK1
clock1 => ram_block11a6.CLK1
clock1 => ram_block11a7.CLK1
clock1 => ram_block11a8.CLK1
clock1 => ram_block11a9.CLK1
clock1 => ram_block11a10.CLK1
clock1 => ram_block11a11.CLK1
clock1 => ram_block11a12.CLK1
clock1 => ram_block11a13.CLK1
clock1 => ram_block11a14.CLK1
clock1 => ram_block11a15.CLK1
clocken1 => ram_block11a0.ENA1
clocken1 => ram_block11a1.ENA1
clocken1 => ram_block11a2.ENA1
clocken1 => ram_block11a3.ENA1
clocken1 => ram_block11a4.ENA1
clocken1 => ram_block11a5.ENA1
clocken1 => ram_block11a6.ENA1
clocken1 => ram_block11a7.ENA1
clocken1 => ram_block11a8.ENA1
clocken1 => ram_block11a9.ENA1
clocken1 => ram_block11a10.ENA1
clocken1 => ram_block11a11.ENA1
clocken1 => ram_block11a12.ENA1
clocken1 => ram_block11a13.ENA1
clocken1 => ram_block11a14.ENA1
clocken1 => ram_block11a15.ENA1
data_a[0] => ram_block11a0.PORTADATAIN
data_a[1] => ram_block11a1.PORTADATAIN
data_a[2] => ram_block11a2.PORTADATAIN
data_a[3] => ram_block11a3.PORTADATAIN
data_a[4] => ram_block11a4.PORTADATAIN
data_a[5] => ram_block11a5.PORTADATAIN
data_a[6] => ram_block11a6.PORTADATAIN
data_a[7] => ram_block11a7.PORTADATAIN
data_a[8] => ram_block11a8.PORTADATAIN
data_a[9] => ram_block11a9.PORTADATAIN
data_a[10] => ram_block11a10.PORTADATAIN
data_a[11] => ram_block11a11.PORTADATAIN
data_a[12] => ram_block11a12.PORTADATAIN
data_a[13] => ram_block11a13.PORTADATAIN
data_a[14] => ram_block11a14.PORTADATAIN
data_a[15] => ram_block11a15.PORTADATAIN
data_a[16] => ram_block11a0.PORTADATAIN1
data_a[17] => ram_block11a1.PORTADATAIN1
data_a[18] => ram_block11a2.PORTADATAIN1
data_a[19] => ram_block11a3.PORTADATAIN1
data_a[20] => ram_block11a4.PORTADATAIN1
data_a[21] => ram_block11a5.PORTADATAIN1
data_a[22] => ram_block11a6.PORTADATAIN1
data_a[23] => ram_block11a7.PORTADATAIN1
data_a[24] => ram_block11a8.PORTADATAIN1
data_a[25] => ram_block11a9.PORTADATAIN1
data_a[26] => ram_block11a10.PORTADATAIN1
data_a[27] => ram_block11a11.PORTADATAIN1
data_a[28] => ram_block11a12.PORTADATAIN1
data_a[29] => ram_block11a13.PORTADATAIN1
data_a[30] => ram_block11a14.PORTADATAIN1
data_a[31] => ram_block11a15.PORTADATAIN1
q_b[0] <= ram_block11a0.PORTBDATAOUT
q_b[1] <= ram_block11a1.PORTBDATAOUT
q_b[2] <= ram_block11a2.PORTBDATAOUT
q_b[3] <= ram_block11a3.PORTBDATAOUT
q_b[4] <= ram_block11a4.PORTBDATAOUT
q_b[5] <= ram_block11a5.PORTBDATAOUT
q_b[6] <= ram_block11a6.PORTBDATAOUT
q_b[7] <= ram_block11a7.PORTBDATAOUT
q_b[8] <= ram_block11a8.PORTBDATAOUT
q_b[9] <= ram_block11a9.PORTBDATAOUT
q_b[10] <= ram_block11a10.PORTBDATAOUT
q_b[11] <= ram_block11a11.PORTBDATAOUT
q_b[12] <= ram_block11a12.PORTBDATAOUT
q_b[13] <= ram_block11a13.PORTBDATAOUT
q_b[14] <= ram_block11a14.PORTBDATAOUT
q_b[15] <= ram_block11a15.PORTBDATAOUT
wren_a => ram_block11a0.PORTAWE
wren_a => ram_block11a0.ENA0
wren_a => ram_block11a1.PORTAWE
wren_a => ram_block11a1.ENA0
wren_a => ram_block11a2.PORTAWE
wren_a => ram_block11a2.ENA0
wren_a => ram_block11a3.PORTAWE
wren_a => ram_block11a3.ENA0
wren_a => ram_block11a4.PORTAWE
wren_a => ram_block11a4.ENA0
wren_a => ram_block11a5.PORTAWE
wren_a => ram_block11a5.ENA0
wren_a => ram_block11a6.PORTAWE
wren_a => ram_block11a6.ENA0
wren_a => ram_block11a7.PORTAWE
wren_a => ram_block11a7.ENA0
wren_a => ram_block11a8.PORTAWE
wren_a => ram_block11a8.ENA0
wren_a => ram_block11a9.PORTAWE
wren_a => ram_block11a9.ENA0
wren_a => ram_block11a10.PORTAWE
wren_a => ram_block11a10.ENA0
wren_a => ram_block11a11.PORTAWE
wren_a => ram_block11a11.ENA0
wren_a => ram_block11a12.PORTAWE
wren_a => ram_block11a12.ENA0
wren_a => ram_block11a13.PORTAWE
wren_a => ram_block11a13.ENA0
wren_a => ram_block11a14.PORTAWE
wren_a => ram_block11a14.ENA0
wren_a => ram_block11a15.PORTAWE
wren_a => ram_block11a15.ENA0


|ProCam|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_kkd:rs_dgwp
clock => dffpipe_jd9:dffpipe12.clock
clrn => dffpipe_jd9:dffpipe12.clrn
d[0] => dffpipe_jd9:dffpipe12.d[0]
d[1] => dffpipe_jd9:dffpipe12.d[1]
d[2] => dffpipe_jd9:dffpipe12.d[2]
d[3] => dffpipe_jd9:dffpipe12.d[3]
d[4] => dffpipe_jd9:dffpipe12.d[4]
d[5] => dffpipe_jd9:dffpipe12.d[5]
d[6] => dffpipe_jd9:dffpipe12.d[6]
d[7] => dffpipe_jd9:dffpipe12.d[7]
d[8] => dffpipe_jd9:dffpipe12.d[8]
q[0] <= dffpipe_jd9:dffpipe12.q[0]
q[1] <= dffpipe_jd9:dffpipe12.q[1]
q[2] <= dffpipe_jd9:dffpipe12.q[2]
q[3] <= dffpipe_jd9:dffpipe12.q[3]
q[4] <= dffpipe_jd9:dffpipe12.q[4]
q[5] <= dffpipe_jd9:dffpipe12.q[5]
q[6] <= dffpipe_jd9:dffpipe12.q[6]
q[7] <= dffpipe_jd9:dffpipe12.q[7]
q[8] <= dffpipe_jd9:dffpipe12.q[8]


|ProCam|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12
clock => dffe13a[8].CLK
clock => dffe13a[7].CLK
clock => dffe13a[6].CLK
clock => dffe13a[5].CLK
clock => dffe13a[4].CLK
clock => dffe13a[3].CLK
clock => dffe13a[2].CLK
clock => dffe13a[1].CLK
clock => dffe13a[0].CLK
clock => dffe14a[8].CLK
clock => dffe14a[7].CLK
clock => dffe14a[6].CLK
clock => dffe14a[5].CLK
clock => dffe14a[4].CLK
clock => dffe14a[3].CLK
clock => dffe14a[2].CLK
clock => dffe14a[1].CLK
clock => dffe14a[0].CLK
clrn => dffe13a[8].ACLR
clrn => dffe13a[7].ACLR
clrn => dffe13a[6].ACLR
clrn => dffe13a[5].ACLR
clrn => dffe13a[4].ACLR
clrn => dffe13a[3].ACLR
clrn => dffe13a[2].ACLR
clrn => dffe13a[1].ACLR
clrn => dffe13a[0].ACLR
clrn => dffe14a[8].ACLR
clrn => dffe14a[7].ACLR
clrn => dffe14a[6].ACLR
clrn => dffe14a[5].ACLR
clrn => dffe14a[4].ACLR
clrn => dffe14a[3].ACLR
clrn => dffe14a[2].ACLR
clrn => dffe14a[1].ACLR
clrn => dffe14a[0].ACLR
d[0] => dffe13a[0].IN0
d[1] => dffe13a[1].IN0
d[2] => dffe13a[2].IN0
d[3] => dffe13a[3].IN0
d[4] => dffe13a[4].IN0
d[5] => dffe13a[5].IN0
d[6] => dffe13a[6].IN0
d[7] => dffe13a[7].IN0
d[8] => dffe13a[8].IN0
q[0] <= dffe14a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe14a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe14a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe14a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe14a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe14a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe14a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe14a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe14a[8].DB_MAX_OUTPUT_PORT_TYPE


|ProCam|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|dffpipe_gd9:ws_brp
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE


|ProCam|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|dffpipe_gd9:ws_bwp
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE


|ProCam|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_lkd:ws_dgrp
clock => dffpipe_kd9:dffpipe15.clock
clrn => dffpipe_kd9:dffpipe15.clrn
d[0] => dffpipe_kd9:dffpipe15.d[0]
d[1] => dffpipe_kd9:dffpipe15.d[1]
d[2] => dffpipe_kd9:dffpipe15.d[2]
d[3] => dffpipe_kd9:dffpipe15.d[3]
d[4] => dffpipe_kd9:dffpipe15.d[4]
d[5] => dffpipe_kd9:dffpipe15.d[5]
d[6] => dffpipe_kd9:dffpipe15.d[6]
d[7] => dffpipe_kd9:dffpipe15.d[7]
d[8] => dffpipe_kd9:dffpipe15.d[8]
q[0] <= dffpipe_kd9:dffpipe15.q[0]
q[1] <= dffpipe_kd9:dffpipe15.q[1]
q[2] <= dffpipe_kd9:dffpipe15.q[2]
q[3] <= dffpipe_kd9:dffpipe15.q[3]
q[4] <= dffpipe_kd9:dffpipe15.q[4]
q[5] <= dffpipe_kd9:dffpipe15.q[5]
q[6] <= dffpipe_kd9:dffpipe15.q[6]
q[7] <= dffpipe_kd9:dffpipe15.q[7]
q[8] <= dffpipe_kd9:dffpipe15.q[8]


|ProCam|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15
clock => dffe16a[8].CLK
clock => dffe16a[7].CLK
clock => dffe16a[6].CLK
clock => dffe16a[5].CLK
clock => dffe16a[4].CLK
clock => dffe16a[3].CLK
clock => dffe16a[2].CLK
clock => dffe16a[1].CLK
clock => dffe16a[0].CLK
clock => dffe17a[8].CLK
clock => dffe17a[7].CLK
clock => dffe17a[6].CLK
clock => dffe17a[5].CLK
clock => dffe17a[4].CLK
clock => dffe17a[3].CLK
clock => dffe17a[2].CLK
clock => dffe17a[1].CLK
clock => dffe17a[0].CLK
clrn => dffe16a[8].ACLR
clrn => dffe16a[7].ACLR
clrn => dffe16a[6].ACLR
clrn => dffe16a[5].ACLR
clrn => dffe16a[4].ACLR
clrn => dffe16a[3].ACLR
clrn => dffe16a[2].ACLR
clrn => dffe16a[1].ACLR
clrn => dffe16a[0].ACLR
clrn => dffe17a[8].ACLR
clrn => dffe17a[7].ACLR
clrn => dffe17a[6].ACLR
clrn => dffe17a[5].ACLR
clrn => dffe17a[4].ACLR
clrn => dffe17a[3].ACLR
clrn => dffe17a[2].ACLR
clrn => dffe17a[1].ACLR
clrn => dffe17a[0].ACLR
d[0] => dffe16a[0].IN0
d[1] => dffe16a[1].IN0
d[2] => dffe16a[2].IN0
d[3] => dffe16a[3].IN0
d[4] => dffe16a[4].IN0
d[5] => dffe16a[5].IN0
d[6] => dffe16a[6].IN0
d[7] => dffe16a[7].IN0
d[8] => dffe16a[8].IN0
q[0] <= dffe17a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe17a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe17a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe17a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe17a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe17a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe17a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe17a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe17a[8].DB_MAX_OUTPUT_PORT_TYPE


|ProCam|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|cmpr_f66:rdempty_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1


|ProCam|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|cmpr_f66:wrfull_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1


|ProCam|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|cntr_54e:cntr_b
aset => counter_reg_bit[0].IN0
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
cout <= cout_actual.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= safe_q[0].DB_MAX_OUTPUT_PORT_TYPE


|ProCam|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo
aclr => aclr.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
rdclk => rdclk.IN1
rdreq => rdreq.IN1
wrclk => wrclk.IN1
wrreq => wrreq.IN1
q[0] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[1] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[2] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[3] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[4] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[5] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[6] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[7] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[8] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[9] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[10] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[11] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[12] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[13] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[14] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[15] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
wrusedw[0] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrusedw
wrusedw[1] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrusedw
wrusedw[2] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrusedw
wrusedw[3] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrusedw
wrusedw[4] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrusedw
wrusedw[5] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrusedw
wrusedw[6] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrusedw
wrusedw[7] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrusedw


|ProCam|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component
aclr => dcfifo_aij1:auto_generated.aclr
data[0] => dcfifo_aij1:auto_generated.data[0]
data[1] => dcfifo_aij1:auto_generated.data[1]
data[2] => dcfifo_aij1:auto_generated.data[2]
data[3] => dcfifo_aij1:auto_generated.data[3]
data[4] => dcfifo_aij1:auto_generated.data[4]
data[5] => dcfifo_aij1:auto_generated.data[5]
data[6] => dcfifo_aij1:auto_generated.data[6]
data[7] => dcfifo_aij1:auto_generated.data[7]
data[8] => dcfifo_aij1:auto_generated.data[8]
data[9] => dcfifo_aij1:auto_generated.data[9]
data[10] => dcfifo_aij1:auto_generated.data[10]
data[11] => dcfifo_aij1:auto_generated.data[11]
data[12] => dcfifo_aij1:auto_generated.data[12]
data[13] => dcfifo_aij1:auto_generated.data[13]
data[14] => dcfifo_aij1:auto_generated.data[14]
data[15] => dcfifo_aij1:auto_generated.data[15]
data[16] => dcfifo_aij1:auto_generated.data[16]
data[17] => dcfifo_aij1:auto_generated.data[17]
data[18] => dcfifo_aij1:auto_generated.data[18]
data[19] => dcfifo_aij1:auto_generated.data[19]
data[20] => dcfifo_aij1:auto_generated.data[20]
data[21] => dcfifo_aij1:auto_generated.data[21]
data[22] => dcfifo_aij1:auto_generated.data[22]
data[23] => dcfifo_aij1:auto_generated.data[23]
data[24] => dcfifo_aij1:auto_generated.data[24]
data[25] => dcfifo_aij1:auto_generated.data[25]
data[26] => dcfifo_aij1:auto_generated.data[26]
data[27] => dcfifo_aij1:auto_generated.data[27]
data[28] => dcfifo_aij1:auto_generated.data[28]
data[29] => dcfifo_aij1:auto_generated.data[29]
data[30] => dcfifo_aij1:auto_generated.data[30]
data[31] => dcfifo_aij1:auto_generated.data[31]
q[0] <= dcfifo_aij1:auto_generated.q[0]
q[1] <= dcfifo_aij1:auto_generated.q[1]
q[2] <= dcfifo_aij1:auto_generated.q[2]
q[3] <= dcfifo_aij1:auto_generated.q[3]
q[4] <= dcfifo_aij1:auto_generated.q[4]
q[5] <= dcfifo_aij1:auto_generated.q[5]
q[6] <= dcfifo_aij1:auto_generated.q[6]
q[7] <= dcfifo_aij1:auto_generated.q[7]
q[8] <= dcfifo_aij1:auto_generated.q[8]
q[9] <= dcfifo_aij1:auto_generated.q[9]
q[10] <= dcfifo_aij1:auto_generated.q[10]
q[11] <= dcfifo_aij1:auto_generated.q[11]
q[12] <= dcfifo_aij1:auto_generated.q[12]
q[13] <= dcfifo_aij1:auto_generated.q[13]
q[14] <= dcfifo_aij1:auto_generated.q[14]
q[15] <= dcfifo_aij1:auto_generated.q[15]
rdclk => dcfifo_aij1:auto_generated.rdclk
rdempty <= <GND>
rdfull <= <GND>
rdreq => dcfifo_aij1:auto_generated.rdreq
rdusedw[0] <= <GND>
rdusedw[1] <= <GND>
rdusedw[2] <= <GND>
rdusedw[3] <= <GND>
rdusedw[4] <= <GND>
rdusedw[5] <= <GND>
rdusedw[6] <= <GND>
rdusedw[7] <= <GND>
rdusedw[8] <= <GND>
wrclk => dcfifo_aij1:auto_generated.wrclk
wrempty <= <GND>
wrfull <= <GND>
wrreq => dcfifo_aij1:auto_generated.wrreq
wrusedw[0] <= dcfifo_aij1:auto_generated.wrusedw[0]
wrusedw[1] <= dcfifo_aij1:auto_generated.wrusedw[1]
wrusedw[2] <= dcfifo_aij1:auto_generated.wrusedw[2]
wrusedw[3] <= dcfifo_aij1:auto_generated.wrusedw[3]
wrusedw[4] <= dcfifo_aij1:auto_generated.wrusedw[4]
wrusedw[5] <= dcfifo_aij1:auto_generated.wrusedw[5]
wrusedw[6] <= dcfifo_aij1:auto_generated.wrusedw[6]
wrusedw[7] <= dcfifo_aij1:auto_generated.wrusedw[7]


|ProCam|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated
aclr => a_graycounter_s57:rdptr_g1p.aclr
aclr => a_graycounter_pjc:wrptr_g1p.aclr
aclr => altsyncram_sj31:fifo_ram.aclr1
aclr => delayed_wrptr_g[8].IN0
aclr => rdptr_b[0].IN0
aclr => rdptr_g[8].IN0
aclr => wrptr_g[8].IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => cntr_54e:cntr_b.aset
data[0] => altsyncram_sj31:fifo_ram.data_a[0]
data[1] => altsyncram_sj31:fifo_ram.data_a[1]
data[2] => altsyncram_sj31:fifo_ram.data_a[2]
data[3] => altsyncram_sj31:fifo_ram.data_a[3]
data[4] => altsyncram_sj31:fifo_ram.data_a[4]
data[5] => altsyncram_sj31:fifo_ram.data_a[5]
data[6] => altsyncram_sj31:fifo_ram.data_a[6]
data[7] => altsyncram_sj31:fifo_ram.data_a[7]
data[8] => altsyncram_sj31:fifo_ram.data_a[8]
data[9] => altsyncram_sj31:fifo_ram.data_a[9]
data[10] => altsyncram_sj31:fifo_ram.data_a[10]
data[11] => altsyncram_sj31:fifo_ram.data_a[11]
data[12] => altsyncram_sj31:fifo_ram.data_a[12]
data[13] => altsyncram_sj31:fifo_ram.data_a[13]
data[14] => altsyncram_sj31:fifo_ram.data_a[14]
data[15] => altsyncram_sj31:fifo_ram.data_a[15]
data[16] => altsyncram_sj31:fifo_ram.data_a[16]
data[17] => altsyncram_sj31:fifo_ram.data_a[17]
data[18] => altsyncram_sj31:fifo_ram.data_a[18]
data[19] => altsyncram_sj31:fifo_ram.data_a[19]
data[20] => altsyncram_sj31:fifo_ram.data_a[20]
data[21] => altsyncram_sj31:fifo_ram.data_a[21]
data[22] => altsyncram_sj31:fifo_ram.data_a[22]
data[23] => altsyncram_sj31:fifo_ram.data_a[23]
data[24] => altsyncram_sj31:fifo_ram.data_a[24]
data[25] => altsyncram_sj31:fifo_ram.data_a[25]
data[26] => altsyncram_sj31:fifo_ram.data_a[26]
data[27] => altsyncram_sj31:fifo_ram.data_a[27]
data[28] => altsyncram_sj31:fifo_ram.data_a[28]
data[29] => altsyncram_sj31:fifo_ram.data_a[29]
data[30] => altsyncram_sj31:fifo_ram.data_a[30]
data[31] => altsyncram_sj31:fifo_ram.data_a[31]
q[0] <= altsyncram_sj31:fifo_ram.q_b[0]
q[1] <= altsyncram_sj31:fifo_ram.q_b[1]
q[2] <= altsyncram_sj31:fifo_ram.q_b[2]
q[3] <= altsyncram_sj31:fifo_ram.q_b[3]
q[4] <= altsyncram_sj31:fifo_ram.q_b[4]
q[5] <= altsyncram_sj31:fifo_ram.q_b[5]
q[6] <= altsyncram_sj31:fifo_ram.q_b[6]
q[7] <= altsyncram_sj31:fifo_ram.q_b[7]
q[8] <= altsyncram_sj31:fifo_ram.q_b[8]
q[9] <= altsyncram_sj31:fifo_ram.q_b[9]
q[10] <= altsyncram_sj31:fifo_ram.q_b[10]
q[11] <= altsyncram_sj31:fifo_ram.q_b[11]
q[12] <= altsyncram_sj31:fifo_ram.q_b[12]
q[13] <= altsyncram_sj31:fifo_ram.q_b[13]
q[14] <= altsyncram_sj31:fifo_ram.q_b[14]
q[15] <= altsyncram_sj31:fifo_ram.q_b[15]
rdclk => a_graycounter_s57:rdptr_g1p.clock
rdclk => altsyncram_sj31:fifo_ram.clock1
rdclk => alt_synch_pipe_kkd:rs_dgwp.clock
rdclk => cntr_54e:cntr_b.clock
rdclk => rdptr_b[0].CLK
rdclk => rdptr_g[8].CLK
rdclk => rdptr_g[7].CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdreq => valid_rdreq.IN0
wrclk => a_graycounter_pjc:wrptr_g1p.clock
wrclk => altsyncram_sj31:fifo_ram.clock0
wrclk => dffpipe_gd9:ws_brp.clock
wrclk => dffpipe_gd9:ws_bwp.clock
wrclk => alt_synch_pipe_lkd:ws_dgrp.clock
wrclk => delayed_wrptr_g[8].CLK
wrclk => delayed_wrptr_g[7].CLK
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrclk => wrptr_g[8].CLK
wrclk => wrptr_g[7].CLK
wrclk => wrptr_g[6].CLK
wrclk => wrptr_g[5].CLK
wrclk => wrptr_g[4].CLK
wrclk => wrptr_g[3].CLK
wrclk => wrptr_g[2].CLK
wrclk => wrptr_g[1].CLK
wrclk => wrptr_g[0].CLK
wrreq => valid_wrreq.IN0
wrusedw[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|ProCam|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_gray2bin_ugb:wrptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= gray[8].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN1
gray[8] => bin[8].DATAIN
gray[8] => xor7.IN0


|ProCam|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_gray2bin_ugb:ws_dgrp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= gray[8].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN1
gray[8] => bin[8].DATAIN
gray[8] => xor7.IN0


|ProCam|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p
aclr => counter7a[8].IN0
aclr => counter7a[7].IN0
aclr => counter7a[6].IN0
aclr => counter7a[5].IN0
aclr => counter7a[4].IN0
aclr => counter7a[3].IN0
aclr => counter7a[2].IN0
aclr => counter7a[1].IN0
aclr => counter7a[0].IN0
aclr => parity5.IN0
aclr => sub_parity6a1.IN0
aclr => sub_parity6a0.IN0
clock => counter7a[8].CLK
clock => counter7a[7].CLK
clock => counter7a[6].CLK
clock => counter7a[5].CLK
clock => counter7a[4].CLK
clock => counter7a[3].CLK
clock => counter7a[2].CLK
clock => counter7a[1].CLK
clock => counter7a[0].CLK
clock => parity5.CLK
clock => sub_parity6a0.CLK
clock => sub_parity6a1.CLK
clock => sub_parity6a2.CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter7a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter7a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter7a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter7a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter7a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter7a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter7a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter7a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter7a[8].DB_MAX_OUTPUT_PORT_TYPE


|ProCam|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_pjc:wrptr_g1p
aclr => counter8a1.IN0
aclr => counter8a0.IN0
aclr => parity9.IN0
aclr => sub_parity10a[2].IN0
aclr => sub_parity10a[1].IN0
aclr => sub_parity10a[0].IN0
clock => counter8a0.CLK
clock => counter8a1.CLK
clock => counter8a2.CLK
clock => counter8a3.CLK
clock => counter8a4.CLK
clock => counter8a5.CLK
clock => counter8a6.CLK
clock => counter8a7.CLK
clock => counter8a8.CLK
clock => parity9.CLK
clock => sub_parity10a[2].CLK
clock => sub_parity10a[1].CLK
clock => sub_parity10a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter8a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter8a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter8a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter8a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter8a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter8a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter8a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter8a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter8a8.DB_MAX_OUTPUT_PORT_TYPE


|ProCam|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|altsyncram_sj31:fifo_ram
aclr1 => ram_block11a0.CLR1
aclr1 => ram_block11a1.CLR1
aclr1 => ram_block11a2.CLR1
aclr1 => ram_block11a3.CLR1
aclr1 => ram_block11a4.CLR1
aclr1 => ram_block11a5.CLR1
aclr1 => ram_block11a6.CLR1
aclr1 => ram_block11a7.CLR1
aclr1 => ram_block11a8.CLR1
aclr1 => ram_block11a9.CLR1
aclr1 => ram_block11a10.CLR1
aclr1 => ram_block11a11.CLR1
aclr1 => ram_block11a12.CLR1
aclr1 => ram_block11a13.CLR1
aclr1 => ram_block11a14.CLR1
aclr1 => ram_block11a15.CLR1
address_a[0] => ram_block11a0.PORTAADDR
address_a[0] => ram_block11a1.PORTAADDR
address_a[0] => ram_block11a2.PORTAADDR
address_a[0] => ram_block11a3.PORTAADDR
address_a[0] => ram_block11a4.PORTAADDR
address_a[0] => ram_block11a5.PORTAADDR
address_a[0] => ram_block11a6.PORTAADDR
address_a[0] => ram_block11a7.PORTAADDR
address_a[0] => ram_block11a8.PORTAADDR
address_a[0] => ram_block11a9.PORTAADDR
address_a[0] => ram_block11a10.PORTAADDR
address_a[0] => ram_block11a11.PORTAADDR
address_a[0] => ram_block11a12.PORTAADDR
address_a[0] => ram_block11a13.PORTAADDR
address_a[0] => ram_block11a14.PORTAADDR
address_a[0] => ram_block11a15.PORTAADDR
address_a[1] => ram_block11a0.PORTAADDR1
address_a[1] => ram_block11a1.PORTAADDR1
address_a[1] => ram_block11a2.PORTAADDR1
address_a[1] => ram_block11a3.PORTAADDR1
address_a[1] => ram_block11a4.PORTAADDR1
address_a[1] => ram_block11a5.PORTAADDR1
address_a[1] => ram_block11a6.PORTAADDR1
address_a[1] => ram_block11a7.PORTAADDR1
address_a[1] => ram_block11a8.PORTAADDR1
address_a[1] => ram_block11a9.PORTAADDR1
address_a[1] => ram_block11a10.PORTAADDR1
address_a[1] => ram_block11a11.PORTAADDR1
address_a[1] => ram_block11a12.PORTAADDR1
address_a[1] => ram_block11a13.PORTAADDR1
address_a[1] => ram_block11a14.PORTAADDR1
address_a[1] => ram_block11a15.PORTAADDR1
address_a[2] => ram_block11a0.PORTAADDR2
address_a[2] => ram_block11a1.PORTAADDR2
address_a[2] => ram_block11a2.PORTAADDR2
address_a[2] => ram_block11a3.PORTAADDR2
address_a[2] => ram_block11a4.PORTAADDR2
address_a[2] => ram_block11a5.PORTAADDR2
address_a[2] => ram_block11a6.PORTAADDR2
address_a[2] => ram_block11a7.PORTAADDR2
address_a[2] => ram_block11a8.PORTAADDR2
address_a[2] => ram_block11a9.PORTAADDR2
address_a[2] => ram_block11a10.PORTAADDR2
address_a[2] => ram_block11a11.PORTAADDR2
address_a[2] => ram_block11a12.PORTAADDR2
address_a[2] => ram_block11a13.PORTAADDR2
address_a[2] => ram_block11a14.PORTAADDR2
address_a[2] => ram_block11a15.PORTAADDR2
address_a[3] => ram_block11a0.PORTAADDR3
address_a[3] => ram_block11a1.PORTAADDR3
address_a[3] => ram_block11a2.PORTAADDR3
address_a[3] => ram_block11a3.PORTAADDR3
address_a[3] => ram_block11a4.PORTAADDR3
address_a[3] => ram_block11a5.PORTAADDR3
address_a[3] => ram_block11a6.PORTAADDR3
address_a[3] => ram_block11a7.PORTAADDR3
address_a[3] => ram_block11a8.PORTAADDR3
address_a[3] => ram_block11a9.PORTAADDR3
address_a[3] => ram_block11a10.PORTAADDR3
address_a[3] => ram_block11a11.PORTAADDR3
address_a[3] => ram_block11a12.PORTAADDR3
address_a[3] => ram_block11a13.PORTAADDR3
address_a[3] => ram_block11a14.PORTAADDR3
address_a[3] => ram_block11a15.PORTAADDR3
address_a[4] => ram_block11a0.PORTAADDR4
address_a[4] => ram_block11a1.PORTAADDR4
address_a[4] => ram_block11a2.PORTAADDR4
address_a[4] => ram_block11a3.PORTAADDR4
address_a[4] => ram_block11a4.PORTAADDR4
address_a[4] => ram_block11a5.PORTAADDR4
address_a[4] => ram_block11a6.PORTAADDR4
address_a[4] => ram_block11a7.PORTAADDR4
address_a[4] => ram_block11a8.PORTAADDR4
address_a[4] => ram_block11a9.PORTAADDR4
address_a[4] => ram_block11a10.PORTAADDR4
address_a[4] => ram_block11a11.PORTAADDR4
address_a[4] => ram_block11a12.PORTAADDR4
address_a[4] => ram_block11a13.PORTAADDR4
address_a[4] => ram_block11a14.PORTAADDR4
address_a[4] => ram_block11a15.PORTAADDR4
address_a[5] => ram_block11a0.PORTAADDR5
address_a[5] => ram_block11a1.PORTAADDR5
address_a[5] => ram_block11a2.PORTAADDR5
address_a[5] => ram_block11a3.PORTAADDR5
address_a[5] => ram_block11a4.PORTAADDR5
address_a[5] => ram_block11a5.PORTAADDR5
address_a[5] => ram_block11a6.PORTAADDR5
address_a[5] => ram_block11a7.PORTAADDR5
address_a[5] => ram_block11a8.PORTAADDR5
address_a[5] => ram_block11a9.PORTAADDR5
address_a[5] => ram_block11a10.PORTAADDR5
address_a[5] => ram_block11a11.PORTAADDR5
address_a[5] => ram_block11a12.PORTAADDR5
address_a[5] => ram_block11a13.PORTAADDR5
address_a[5] => ram_block11a14.PORTAADDR5
address_a[5] => ram_block11a15.PORTAADDR5
address_a[6] => ram_block11a0.PORTAADDR6
address_a[6] => ram_block11a1.PORTAADDR6
address_a[6] => ram_block11a2.PORTAADDR6
address_a[6] => ram_block11a3.PORTAADDR6
address_a[6] => ram_block11a4.PORTAADDR6
address_a[6] => ram_block11a5.PORTAADDR6
address_a[6] => ram_block11a6.PORTAADDR6
address_a[6] => ram_block11a7.PORTAADDR6
address_a[6] => ram_block11a8.PORTAADDR6
address_a[6] => ram_block11a9.PORTAADDR6
address_a[6] => ram_block11a10.PORTAADDR6
address_a[6] => ram_block11a11.PORTAADDR6
address_a[6] => ram_block11a12.PORTAADDR6
address_a[6] => ram_block11a13.PORTAADDR6
address_a[6] => ram_block11a14.PORTAADDR6
address_a[6] => ram_block11a15.PORTAADDR6
address_a[7] => ram_block11a0.PORTAADDR7
address_a[7] => ram_block11a1.PORTAADDR7
address_a[7] => ram_block11a2.PORTAADDR7
address_a[7] => ram_block11a3.PORTAADDR7
address_a[7] => ram_block11a4.PORTAADDR7
address_a[7] => ram_block11a5.PORTAADDR7
address_a[7] => ram_block11a6.PORTAADDR7
address_a[7] => ram_block11a7.PORTAADDR7
address_a[7] => ram_block11a8.PORTAADDR7
address_a[7] => ram_block11a9.PORTAADDR7
address_a[7] => ram_block11a10.PORTAADDR7
address_a[7] => ram_block11a11.PORTAADDR7
address_a[7] => ram_block11a12.PORTAADDR7
address_a[7] => ram_block11a13.PORTAADDR7
address_a[7] => ram_block11a14.PORTAADDR7
address_a[7] => ram_block11a15.PORTAADDR7
address_b[0] => ram_block11a0.PORTBADDR
address_b[0] => ram_block11a1.PORTBADDR
address_b[0] => ram_block11a2.PORTBADDR
address_b[0] => ram_block11a3.PORTBADDR
address_b[0] => ram_block11a4.PORTBADDR
address_b[0] => ram_block11a5.PORTBADDR
address_b[0] => ram_block11a6.PORTBADDR
address_b[0] => ram_block11a7.PORTBADDR
address_b[0] => ram_block11a8.PORTBADDR
address_b[0] => ram_block11a9.PORTBADDR
address_b[0] => ram_block11a10.PORTBADDR
address_b[0] => ram_block11a11.PORTBADDR
address_b[0] => ram_block11a12.PORTBADDR
address_b[0] => ram_block11a13.PORTBADDR
address_b[0] => ram_block11a14.PORTBADDR
address_b[0] => ram_block11a15.PORTBADDR
address_b[1] => ram_block11a0.PORTBADDR1
address_b[1] => ram_block11a1.PORTBADDR1
address_b[1] => ram_block11a2.PORTBADDR1
address_b[1] => ram_block11a3.PORTBADDR1
address_b[1] => ram_block11a4.PORTBADDR1
address_b[1] => ram_block11a5.PORTBADDR1
address_b[1] => ram_block11a6.PORTBADDR1
address_b[1] => ram_block11a7.PORTBADDR1
address_b[1] => ram_block11a8.PORTBADDR1
address_b[1] => ram_block11a9.PORTBADDR1
address_b[1] => ram_block11a10.PORTBADDR1
address_b[1] => ram_block11a11.PORTBADDR1
address_b[1] => ram_block11a12.PORTBADDR1
address_b[1] => ram_block11a13.PORTBADDR1
address_b[1] => ram_block11a14.PORTBADDR1
address_b[1] => ram_block11a15.PORTBADDR1
address_b[2] => ram_block11a0.PORTBADDR2
address_b[2] => ram_block11a1.PORTBADDR2
address_b[2] => ram_block11a2.PORTBADDR2
address_b[2] => ram_block11a3.PORTBADDR2
address_b[2] => ram_block11a4.PORTBADDR2
address_b[2] => ram_block11a5.PORTBADDR2
address_b[2] => ram_block11a6.PORTBADDR2
address_b[2] => ram_block11a7.PORTBADDR2
address_b[2] => ram_block11a8.PORTBADDR2
address_b[2] => ram_block11a9.PORTBADDR2
address_b[2] => ram_block11a10.PORTBADDR2
address_b[2] => ram_block11a11.PORTBADDR2
address_b[2] => ram_block11a12.PORTBADDR2
address_b[2] => ram_block11a13.PORTBADDR2
address_b[2] => ram_block11a14.PORTBADDR2
address_b[2] => ram_block11a15.PORTBADDR2
address_b[3] => ram_block11a0.PORTBADDR3
address_b[3] => ram_block11a1.PORTBADDR3
address_b[3] => ram_block11a2.PORTBADDR3
address_b[3] => ram_block11a3.PORTBADDR3
address_b[3] => ram_block11a4.PORTBADDR3
address_b[3] => ram_block11a5.PORTBADDR3
address_b[3] => ram_block11a6.PORTBADDR3
address_b[3] => ram_block11a7.PORTBADDR3
address_b[3] => ram_block11a8.PORTBADDR3
address_b[3] => ram_block11a9.PORTBADDR3
address_b[3] => ram_block11a10.PORTBADDR3
address_b[3] => ram_block11a11.PORTBADDR3
address_b[3] => ram_block11a12.PORTBADDR3
address_b[3] => ram_block11a13.PORTBADDR3
address_b[3] => ram_block11a14.PORTBADDR3
address_b[3] => ram_block11a15.PORTBADDR3
address_b[4] => ram_block11a0.PORTBADDR4
address_b[4] => ram_block11a1.PORTBADDR4
address_b[4] => ram_block11a2.PORTBADDR4
address_b[4] => ram_block11a3.PORTBADDR4
address_b[4] => ram_block11a4.PORTBADDR4
address_b[4] => ram_block11a5.PORTBADDR4
address_b[4] => ram_block11a6.PORTBADDR4
address_b[4] => ram_block11a7.PORTBADDR4
address_b[4] => ram_block11a8.PORTBADDR4
address_b[4] => ram_block11a9.PORTBADDR4
address_b[4] => ram_block11a10.PORTBADDR4
address_b[4] => ram_block11a11.PORTBADDR4
address_b[4] => ram_block11a12.PORTBADDR4
address_b[4] => ram_block11a13.PORTBADDR4
address_b[4] => ram_block11a14.PORTBADDR4
address_b[4] => ram_block11a15.PORTBADDR4
address_b[5] => ram_block11a0.PORTBADDR5
address_b[5] => ram_block11a1.PORTBADDR5
address_b[5] => ram_block11a2.PORTBADDR5
address_b[5] => ram_block11a3.PORTBADDR5
address_b[5] => ram_block11a4.PORTBADDR5
address_b[5] => ram_block11a5.PORTBADDR5
address_b[5] => ram_block11a6.PORTBADDR5
address_b[5] => ram_block11a7.PORTBADDR5
address_b[5] => ram_block11a8.PORTBADDR5
address_b[5] => ram_block11a9.PORTBADDR5
address_b[5] => ram_block11a10.PORTBADDR5
address_b[5] => ram_block11a11.PORTBADDR5
address_b[5] => ram_block11a12.PORTBADDR5
address_b[5] => ram_block11a13.PORTBADDR5
address_b[5] => ram_block11a14.PORTBADDR5
address_b[5] => ram_block11a15.PORTBADDR5
address_b[6] => ram_block11a0.PORTBADDR6
address_b[6] => ram_block11a1.PORTBADDR6
address_b[6] => ram_block11a2.PORTBADDR6
address_b[6] => ram_block11a3.PORTBADDR6
address_b[6] => ram_block11a4.PORTBADDR6
address_b[6] => ram_block11a5.PORTBADDR6
address_b[6] => ram_block11a6.PORTBADDR6
address_b[6] => ram_block11a7.PORTBADDR6
address_b[6] => ram_block11a8.PORTBADDR6
address_b[6] => ram_block11a9.PORTBADDR6
address_b[6] => ram_block11a10.PORTBADDR6
address_b[6] => ram_block11a11.PORTBADDR6
address_b[6] => ram_block11a12.PORTBADDR6
address_b[6] => ram_block11a13.PORTBADDR6
address_b[6] => ram_block11a14.PORTBADDR6
address_b[6] => ram_block11a15.PORTBADDR6
address_b[7] => ram_block11a0.PORTBADDR7
address_b[7] => ram_block11a1.PORTBADDR7
address_b[7] => ram_block11a2.PORTBADDR7
address_b[7] => ram_block11a3.PORTBADDR7
address_b[7] => ram_block11a4.PORTBADDR7
address_b[7] => ram_block11a5.PORTBADDR7
address_b[7] => ram_block11a6.PORTBADDR7
address_b[7] => ram_block11a7.PORTBADDR7
address_b[7] => ram_block11a8.PORTBADDR7
address_b[7] => ram_block11a9.PORTBADDR7
address_b[7] => ram_block11a10.PORTBADDR7
address_b[7] => ram_block11a11.PORTBADDR7
address_b[7] => ram_block11a12.PORTBADDR7
address_b[7] => ram_block11a13.PORTBADDR7
address_b[7] => ram_block11a14.PORTBADDR7
address_b[7] => ram_block11a15.PORTBADDR7
address_b[8] => ram_block11a0.PORTBADDR8
address_b[8] => ram_block11a1.PORTBADDR8
address_b[8] => ram_block11a2.PORTBADDR8
address_b[8] => ram_block11a3.PORTBADDR8
address_b[8] => ram_block11a4.PORTBADDR8
address_b[8] => ram_block11a5.PORTBADDR8
address_b[8] => ram_block11a6.PORTBADDR8
address_b[8] => ram_block11a7.PORTBADDR8
address_b[8] => ram_block11a8.PORTBADDR8
address_b[8] => ram_block11a9.PORTBADDR8
address_b[8] => ram_block11a10.PORTBADDR8
address_b[8] => ram_block11a11.PORTBADDR8
address_b[8] => ram_block11a12.PORTBADDR8
address_b[8] => ram_block11a13.PORTBADDR8
address_b[8] => ram_block11a14.PORTBADDR8
address_b[8] => ram_block11a15.PORTBADDR8
addressstall_b => ram_block11a0.PORTBADDRSTALL
addressstall_b => ram_block11a1.PORTBADDRSTALL
addressstall_b => ram_block11a2.PORTBADDRSTALL
addressstall_b => ram_block11a3.PORTBADDRSTALL
addressstall_b => ram_block11a4.PORTBADDRSTALL
addressstall_b => ram_block11a5.PORTBADDRSTALL
addressstall_b => ram_block11a6.PORTBADDRSTALL
addressstall_b => ram_block11a7.PORTBADDRSTALL
addressstall_b => ram_block11a8.PORTBADDRSTALL
addressstall_b => ram_block11a9.PORTBADDRSTALL
addressstall_b => ram_block11a10.PORTBADDRSTALL
addressstall_b => ram_block11a11.PORTBADDRSTALL
addressstall_b => ram_block11a12.PORTBADDRSTALL
addressstall_b => ram_block11a13.PORTBADDRSTALL
addressstall_b => ram_block11a14.PORTBADDRSTALL
addressstall_b => ram_block11a15.PORTBADDRSTALL
clock0 => ram_block11a0.CLK0
clock0 => ram_block11a1.CLK0
clock0 => ram_block11a2.CLK0
clock0 => ram_block11a3.CLK0
clock0 => ram_block11a4.CLK0
clock0 => ram_block11a5.CLK0
clock0 => ram_block11a6.CLK0
clock0 => ram_block11a7.CLK0
clock0 => ram_block11a8.CLK0
clock0 => ram_block11a9.CLK0
clock0 => ram_block11a10.CLK0
clock0 => ram_block11a11.CLK0
clock0 => ram_block11a12.CLK0
clock0 => ram_block11a13.CLK0
clock0 => ram_block11a14.CLK0
clock0 => ram_block11a15.CLK0
clock1 => ram_block11a0.CLK1
clock1 => ram_block11a1.CLK1
clock1 => ram_block11a2.CLK1
clock1 => ram_block11a3.CLK1
clock1 => ram_block11a4.CLK1
clock1 => ram_block11a5.CLK1
clock1 => ram_block11a6.CLK1
clock1 => ram_block11a7.CLK1
clock1 => ram_block11a8.CLK1
clock1 => ram_block11a9.CLK1
clock1 => ram_block11a10.CLK1
clock1 => ram_block11a11.CLK1
clock1 => ram_block11a12.CLK1
clock1 => ram_block11a13.CLK1
clock1 => ram_block11a14.CLK1
clock1 => ram_block11a15.CLK1
clocken1 => ram_block11a0.ENA1
clocken1 => ram_block11a1.ENA1
clocken1 => ram_block11a2.ENA1
clocken1 => ram_block11a3.ENA1
clocken1 => ram_block11a4.ENA1
clocken1 => ram_block11a5.ENA1
clocken1 => ram_block11a6.ENA1
clocken1 => ram_block11a7.ENA1
clocken1 => ram_block11a8.ENA1
clocken1 => ram_block11a9.ENA1
clocken1 => ram_block11a10.ENA1
clocken1 => ram_block11a11.ENA1
clocken1 => ram_block11a12.ENA1
clocken1 => ram_block11a13.ENA1
clocken1 => ram_block11a14.ENA1
clocken1 => ram_block11a15.ENA1
data_a[0] => ram_block11a0.PORTADATAIN
data_a[1] => ram_block11a1.PORTADATAIN
data_a[2] => ram_block11a2.PORTADATAIN
data_a[3] => ram_block11a3.PORTADATAIN
data_a[4] => ram_block11a4.PORTADATAIN
data_a[5] => ram_block11a5.PORTADATAIN
data_a[6] => ram_block11a6.PORTADATAIN
data_a[7] => ram_block11a7.PORTADATAIN
data_a[8] => ram_block11a8.PORTADATAIN
data_a[9] => ram_block11a9.PORTADATAIN
data_a[10] => ram_block11a10.PORTADATAIN
data_a[11] => ram_block11a11.PORTADATAIN
data_a[12] => ram_block11a12.PORTADATAIN
data_a[13] => ram_block11a13.PORTADATAIN
data_a[14] => ram_block11a14.PORTADATAIN
data_a[15] => ram_block11a15.PORTADATAIN
data_a[16] => ram_block11a0.PORTADATAIN1
data_a[17] => ram_block11a1.PORTADATAIN1
data_a[18] => ram_block11a2.PORTADATAIN1
data_a[19] => ram_block11a3.PORTADATAIN1
data_a[20] => ram_block11a4.PORTADATAIN1
data_a[21] => ram_block11a5.PORTADATAIN1
data_a[22] => ram_block11a6.PORTADATAIN1
data_a[23] => ram_block11a7.PORTADATAIN1
data_a[24] => ram_block11a8.PORTADATAIN1
data_a[25] => ram_block11a9.PORTADATAIN1
data_a[26] => ram_block11a10.PORTADATAIN1
data_a[27] => ram_block11a11.PORTADATAIN1
data_a[28] => ram_block11a12.PORTADATAIN1
data_a[29] => ram_block11a13.PORTADATAIN1
data_a[30] => ram_block11a14.PORTADATAIN1
data_a[31] => ram_block11a15.PORTADATAIN1
q_b[0] <= ram_block11a0.PORTBDATAOUT
q_b[1] <= ram_block11a1.PORTBDATAOUT
q_b[2] <= ram_block11a2.PORTBDATAOUT
q_b[3] <= ram_block11a3.PORTBDATAOUT
q_b[4] <= ram_block11a4.PORTBDATAOUT
q_b[5] <= ram_block11a5.PORTBDATAOUT
q_b[6] <= ram_block11a6.PORTBDATAOUT
q_b[7] <= ram_block11a7.PORTBDATAOUT
q_b[8] <= ram_block11a8.PORTBDATAOUT
q_b[9] <= ram_block11a9.PORTBDATAOUT
q_b[10] <= ram_block11a10.PORTBDATAOUT
q_b[11] <= ram_block11a11.PORTBDATAOUT
q_b[12] <= ram_block11a12.PORTBDATAOUT
q_b[13] <= ram_block11a13.PORTBDATAOUT
q_b[14] <= ram_block11a14.PORTBDATAOUT
q_b[15] <= ram_block11a15.PORTBDATAOUT
wren_a => ram_block11a0.PORTAWE
wren_a => ram_block11a0.ENA0
wren_a => ram_block11a1.PORTAWE
wren_a => ram_block11a1.ENA0
wren_a => ram_block11a2.PORTAWE
wren_a => ram_block11a2.ENA0
wren_a => ram_block11a3.PORTAWE
wren_a => ram_block11a3.ENA0
wren_a => ram_block11a4.PORTAWE
wren_a => ram_block11a4.ENA0
wren_a => ram_block11a5.PORTAWE
wren_a => ram_block11a5.ENA0
wren_a => ram_block11a6.PORTAWE
wren_a => ram_block11a6.ENA0
wren_a => ram_block11a7.PORTAWE
wren_a => ram_block11a7.ENA0
wren_a => ram_block11a8.PORTAWE
wren_a => ram_block11a8.ENA0
wren_a => ram_block11a9.PORTAWE
wren_a => ram_block11a9.ENA0
wren_a => ram_block11a10.PORTAWE
wren_a => ram_block11a10.ENA0
wren_a => ram_block11a11.PORTAWE
wren_a => ram_block11a11.ENA0
wren_a => ram_block11a12.PORTAWE
wren_a => ram_block11a12.ENA0
wren_a => ram_block11a13.PORTAWE
wren_a => ram_block11a13.ENA0
wren_a => ram_block11a14.PORTAWE
wren_a => ram_block11a14.ENA0
wren_a => ram_block11a15.PORTAWE
wren_a => ram_block11a15.ENA0


|ProCam|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_kkd:rs_dgwp
clock => dffpipe_jd9:dffpipe12.clock
clrn => dffpipe_jd9:dffpipe12.clrn
d[0] => dffpipe_jd9:dffpipe12.d[0]
d[1] => dffpipe_jd9:dffpipe12.d[1]
d[2] => dffpipe_jd9:dffpipe12.d[2]
d[3] => dffpipe_jd9:dffpipe12.d[3]
d[4] => dffpipe_jd9:dffpipe12.d[4]
d[5] => dffpipe_jd9:dffpipe12.d[5]
d[6] => dffpipe_jd9:dffpipe12.d[6]
d[7] => dffpipe_jd9:dffpipe12.d[7]
d[8] => dffpipe_jd9:dffpipe12.d[8]
q[0] <= dffpipe_jd9:dffpipe12.q[0]
q[1] <= dffpipe_jd9:dffpipe12.q[1]
q[2] <= dffpipe_jd9:dffpipe12.q[2]
q[3] <= dffpipe_jd9:dffpipe12.q[3]
q[4] <= dffpipe_jd9:dffpipe12.q[4]
q[5] <= dffpipe_jd9:dffpipe12.q[5]
q[6] <= dffpipe_jd9:dffpipe12.q[6]
q[7] <= dffpipe_jd9:dffpipe12.q[7]
q[8] <= dffpipe_jd9:dffpipe12.q[8]


|ProCam|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12
clock => dffe13a[8].CLK
clock => dffe13a[7].CLK
clock => dffe13a[6].CLK
clock => dffe13a[5].CLK
clock => dffe13a[4].CLK
clock => dffe13a[3].CLK
clock => dffe13a[2].CLK
clock => dffe13a[1].CLK
clock => dffe13a[0].CLK
clock => dffe14a[8].CLK
clock => dffe14a[7].CLK
clock => dffe14a[6].CLK
clock => dffe14a[5].CLK
clock => dffe14a[4].CLK
clock => dffe14a[3].CLK
clock => dffe14a[2].CLK
clock => dffe14a[1].CLK
clock => dffe14a[0].CLK
clrn => dffe13a[8].ACLR
clrn => dffe13a[7].ACLR
clrn => dffe13a[6].ACLR
clrn => dffe13a[5].ACLR
clrn => dffe13a[4].ACLR
clrn => dffe13a[3].ACLR
clrn => dffe13a[2].ACLR
clrn => dffe13a[1].ACLR
clrn => dffe13a[0].ACLR
clrn => dffe14a[8].ACLR
clrn => dffe14a[7].ACLR
clrn => dffe14a[6].ACLR
clrn => dffe14a[5].ACLR
clrn => dffe14a[4].ACLR
clrn => dffe14a[3].ACLR
clrn => dffe14a[2].ACLR
clrn => dffe14a[1].ACLR
clrn => dffe14a[0].ACLR
d[0] => dffe13a[0].IN0
d[1] => dffe13a[1].IN0
d[2] => dffe13a[2].IN0
d[3] => dffe13a[3].IN0
d[4] => dffe13a[4].IN0
d[5] => dffe13a[5].IN0
d[6] => dffe13a[6].IN0
d[7] => dffe13a[7].IN0
d[8] => dffe13a[8].IN0
q[0] <= dffe14a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe14a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe14a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe14a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe14a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe14a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe14a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe14a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe14a[8].DB_MAX_OUTPUT_PORT_TYPE


|ProCam|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|dffpipe_gd9:ws_brp
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE


|ProCam|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|dffpipe_gd9:ws_bwp
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE


|ProCam|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_lkd:ws_dgrp
clock => dffpipe_kd9:dffpipe15.clock
clrn => dffpipe_kd9:dffpipe15.clrn
d[0] => dffpipe_kd9:dffpipe15.d[0]
d[1] => dffpipe_kd9:dffpipe15.d[1]
d[2] => dffpipe_kd9:dffpipe15.d[2]
d[3] => dffpipe_kd9:dffpipe15.d[3]
d[4] => dffpipe_kd9:dffpipe15.d[4]
d[5] => dffpipe_kd9:dffpipe15.d[5]
d[6] => dffpipe_kd9:dffpipe15.d[6]
d[7] => dffpipe_kd9:dffpipe15.d[7]
d[8] => dffpipe_kd9:dffpipe15.d[8]
q[0] <= dffpipe_kd9:dffpipe15.q[0]
q[1] <= dffpipe_kd9:dffpipe15.q[1]
q[2] <= dffpipe_kd9:dffpipe15.q[2]
q[3] <= dffpipe_kd9:dffpipe15.q[3]
q[4] <= dffpipe_kd9:dffpipe15.q[4]
q[5] <= dffpipe_kd9:dffpipe15.q[5]
q[6] <= dffpipe_kd9:dffpipe15.q[6]
q[7] <= dffpipe_kd9:dffpipe15.q[7]
q[8] <= dffpipe_kd9:dffpipe15.q[8]


|ProCam|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15
clock => dffe16a[8].CLK
clock => dffe16a[7].CLK
clock => dffe16a[6].CLK
clock => dffe16a[5].CLK
clock => dffe16a[4].CLK
clock => dffe16a[3].CLK
clock => dffe16a[2].CLK
clock => dffe16a[1].CLK
clock => dffe16a[0].CLK
clock => dffe17a[8].CLK
clock => dffe17a[7].CLK
clock => dffe17a[6].CLK
clock => dffe17a[5].CLK
clock => dffe17a[4].CLK
clock => dffe17a[3].CLK
clock => dffe17a[2].CLK
clock => dffe17a[1].CLK
clock => dffe17a[0].CLK
clrn => dffe16a[8].ACLR
clrn => dffe16a[7].ACLR
clrn => dffe16a[6].ACLR
clrn => dffe16a[5].ACLR
clrn => dffe16a[4].ACLR
clrn => dffe16a[3].ACLR
clrn => dffe16a[2].ACLR
clrn => dffe16a[1].ACLR
clrn => dffe16a[0].ACLR
clrn => dffe17a[8].ACLR
clrn => dffe17a[7].ACLR
clrn => dffe17a[6].ACLR
clrn => dffe17a[5].ACLR
clrn => dffe17a[4].ACLR
clrn => dffe17a[3].ACLR
clrn => dffe17a[2].ACLR
clrn => dffe17a[1].ACLR
clrn => dffe17a[0].ACLR
d[0] => dffe16a[0].IN0
d[1] => dffe16a[1].IN0
d[2] => dffe16a[2].IN0
d[3] => dffe16a[3].IN0
d[4] => dffe16a[4].IN0
d[5] => dffe16a[5].IN0
d[6] => dffe16a[6].IN0
d[7] => dffe16a[7].IN0
d[8] => dffe16a[8].IN0
q[0] <= dffe17a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe17a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe17a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe17a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe17a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe17a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe17a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe17a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe17a[8].DB_MAX_OUTPUT_PORT_TYPE


|ProCam|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|cmpr_f66:rdempty_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1


|ProCam|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|cmpr_f66:wrfull_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1


|ProCam|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|cntr_54e:cntr_b
aset => counter_reg_bit[0].IN0
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
cout <= cout_actual.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= safe_q[0].DB_MAX_OUTPUT_PORT_TYPE


|ProCam|I2C_CCD_Config:u8
iCLK => mI2C_CLK_DIV[0].CLK
iCLK => mI2C_CLK_DIV[1].CLK
iCLK => mI2C_CLK_DIV[2].CLK
iCLK => mI2C_CLK_DIV[3].CLK
iCLK => mI2C_CLK_DIV[4].CLK
iCLK => mI2C_CLK_DIV[5].CLK
iCLK => mI2C_CLK_DIV[6].CLK
iCLK => mI2C_CLK_DIV[7].CLK
iCLK => mI2C_CLK_DIV[8].CLK
iCLK => mI2C_CLK_DIV[9].CLK
iCLK => mI2C_CLK_DIV[10].CLK
iCLK => mI2C_CLK_DIV[11].CLK
iCLK => mI2C_CLK_DIV[12].CLK
iCLK => mI2C_CLK_DIV[13].CLK
iCLK => mI2C_CLK_DIV[14].CLK
iCLK => mI2C_CLK_DIV[15].CLK
iCLK => mI2C_CTRL_CLK.CLK
iCLK => combo_cnt[0].CLK
iCLK => combo_cnt[1].CLK
iCLK => combo_cnt[2].CLK
iCLK => combo_cnt[3].CLK
iCLK => combo_cnt[4].CLK
iCLK => combo_cnt[5].CLK
iCLK => combo_cnt[6].CLK
iCLK => combo_cnt[7].CLK
iCLK => combo_cnt[8].CLK
iCLK => combo_cnt[9].CLK
iCLK => combo_cnt[10].CLK
iCLK => combo_cnt[11].CLK
iCLK => combo_cnt[12].CLK
iCLK => combo_cnt[13].CLK
iCLK => combo_cnt[14].CLK
iCLK => combo_cnt[15].CLK
iCLK => combo_cnt[16].CLK
iCLK => combo_cnt[17].CLK
iCLK => combo_cnt[18].CLK
iCLK => combo_cnt[19].CLK
iCLK => combo_cnt[20].CLK
iCLK => combo_cnt[21].CLK
iCLK => combo_cnt[22].CLK
iCLK => combo_cnt[23].CLK
iCLK => combo_cnt[24].CLK
iCLK => senosr_exposure[0].CLK
iCLK => senosr_exposure[1].CLK
iCLK => senosr_exposure[2].CLK
iCLK => senosr_exposure[3].CLK
iCLK => senosr_exposure[4].CLK
iCLK => senosr_exposure[5].CLK
iCLK => senosr_exposure[6].CLK
iCLK => senosr_exposure[7].CLK
iCLK => senosr_exposure[8].CLK
iCLK => senosr_exposure[9].CLK
iCLK => senosr_exposure[10].CLK
iCLK => senosr_exposure[11].CLK
iCLK => senosr_exposure[12].CLK
iCLK => senosr_exposure[13].CLK
iCLK => senosr_exposure[14].CLK
iCLK => senosr_exposure[15].CLK
iCLK => iexposure_adj_delay[0].CLK
iCLK => iexposure_adj_delay[1].CLK
iCLK => iexposure_adj_delay[2].CLK
iCLK => iexposure_adj_delay[3].CLK
iRST_N => i2c_reset.IN1
iRST_N => combo_cnt[0].ACLR
iRST_N => combo_cnt[1].ACLR
iRST_N => combo_cnt[2].ACLR
iRST_N => combo_cnt[3].ACLR
iRST_N => combo_cnt[4].ACLR
iRST_N => combo_cnt[5].ACLR
iRST_N => combo_cnt[6].ACLR
iRST_N => combo_cnt[7].ACLR
iRST_N => combo_cnt[8].ACLR
iRST_N => combo_cnt[9].ACLR
iRST_N => combo_cnt[10].ACLR
iRST_N => combo_cnt[11].ACLR
iRST_N => combo_cnt[12].ACLR
iRST_N => combo_cnt[13].ACLR
iRST_N => combo_cnt[14].ACLR
iRST_N => combo_cnt[15].ACLR
iRST_N => combo_cnt[16].ACLR
iRST_N => combo_cnt[17].ACLR
iRST_N => combo_cnt[18].ACLR
iRST_N => combo_cnt[19].ACLR
iRST_N => combo_cnt[20].ACLR
iRST_N => combo_cnt[21].ACLR
iRST_N => combo_cnt[22].ACLR
iRST_N => combo_cnt[23].ACLR
iRST_N => combo_cnt[24].ACLR
iRST_N => senosr_exposure[0].ACLR
iRST_N => senosr_exposure[1].ACLR
iRST_N => senosr_exposure[2].ACLR
iRST_N => senosr_exposure[3].ACLR
iRST_N => senosr_exposure[4].ACLR
iRST_N => senosr_exposure[5].ACLR
iRST_N => senosr_exposure[6].PRESET
iRST_N => senosr_exposure[7].PRESET
iRST_N => senosr_exposure[8].PRESET
iRST_N => senosr_exposure[9].PRESET
iRST_N => senosr_exposure[10].PRESET
iRST_N => senosr_exposure[11].ACLR
iRST_N => senosr_exposure[12].ACLR
iRST_N => senosr_exposure[13].ACLR
iRST_N => senosr_exposure[14].ACLR
iRST_N => senosr_exposure[15].ACLR
iRST_N => iexposure_adj_delay[0].ACLR
iRST_N => iexposure_adj_delay[1].ACLR
iRST_N => iexposure_adj_delay[2].ACLR
iRST_N => iexposure_adj_delay[3].ACLR
iZOOM_MODE_SW => Mux13.IN68
iZOOM_MODE_SW => Mux16.IN69
iZOOM_MODE_SW => Mux17.IN69
iZOOM_MODE_SW => Mux12.IN69
iZOOM_MODE_SW => Mux13.IN69
iZOOM_MODE_SW => Mux15.IN69
iZOOM_MODE_SW => Mux22.IN68
iZOOM_MODE_SW => Mux23.IN68
iZOOM_MODE_SW => Mux22.IN69
iZOOM_MODE_SW => Mux23.IN69
iTEST_PATTERN_SW => Mux23.IN60
iTEST_PATTERN_MODE[0] => Mux20.IN62
iTEST_PATTERN_MODE[1] => Mux19.IN62
iTEST_PATTERN_MODE[2] => Mux18.IN62
iTEST_PATTERN_MODE[3] => Mux17.IN61
iEXPOSURE_ADJ => iexposure_adj_delay[0].DATAIN
iEXPOSURE_ADJ => Equal0.IN0
iEXPOSURE_DEC_p => senosr_exposure_temp[17].OUTPUTSELECT
iEXPOSURE_DEC_p => senosr_exposure_temp[16].OUTPUTSELECT
iEXPOSURE_DEC_p => senosr_exposure_temp[15].OUTPUTSELECT
iEXPOSURE_DEC_p => senosr_exposure_temp[14].OUTPUTSELECT
iEXPOSURE_DEC_p => senosr_exposure_temp[13].OUTPUTSELECT
iEXPOSURE_DEC_p => senosr_exposure_temp[12].OUTPUTSELECT
iEXPOSURE_DEC_p => senosr_exposure_temp[11].OUTPUTSELECT
iEXPOSURE_DEC_p => senosr_exposure_temp[10].OUTPUTSELECT
iEXPOSURE_DEC_p => senosr_exposure_temp[9].OUTPUTSELECT
iEXPOSURE_DEC_p => senosr_exposure_temp[8].OUTPUTSELECT
iEXPOSURE_DEC_p => senosr_exposure_temp[7].OUTPUTSELECT
iEXPOSURE_DEC_p => senosr_exposure_temp[6].OUTPUTSELECT
iEXPOSURE_DEC_p => senosr_exposure_temp[5].OUTPUTSELECT
iEXPOSURE_DEC_p => senosr_exposure_temp[4].OUTPUTSELECT
iEXPOSURE_DEC_p => senosr_exposure_temp[3].OUTPUTSELECT
I2C_SCLK <= I2C_Controller:u0.I2C_SCLK
I2C_SDAT <> I2C_Controller:u0.I2C_SDAT


|ProCam|I2C_CCD_Config:u8|I2C_Controller:u0
CLOCK => SD[0].CLK
CLOCK => SD[1].CLK
CLOCK => SD[2].CLK
CLOCK => SD[3].CLK
CLOCK => SD[4].CLK
CLOCK => SD[5].CLK
CLOCK => SD[6].CLK
CLOCK => SD[7].CLK
CLOCK => SD[8].CLK
CLOCK => SD[9].CLK
CLOCK => SD[10].CLK
CLOCK => SD[11].CLK
CLOCK => SD[12].CLK
CLOCK => SD[13].CLK
CLOCK => SD[14].CLK
CLOCK => SD[15].CLK
CLOCK => SD[16].CLK
CLOCK => SD[17].CLK
CLOCK => SD[18].CLK
CLOCK => SD[19].CLK
CLOCK => SD[20].CLK
CLOCK => SD[21].CLK
CLOCK => SD[22].CLK
CLOCK => SD[23].CLK
CLOCK => SD[24].CLK
CLOCK => SD[25].CLK
CLOCK => SD[26].CLK
CLOCK => SD[27].CLK
CLOCK => SD[28].CLK
CLOCK => SD[29].CLK
CLOCK => SD[30].CLK
CLOCK => SD[31].CLK
CLOCK => END~reg0.CLK
CLOCK => ACK4.CLK
CLOCK => ACK3.CLK
CLOCK => ACK2.CLK
CLOCK => ACK1.CLK
CLOCK => SDO.CLK
CLOCK => SCLK.CLK
CLOCK => SD_COUNTER[0].CLK
CLOCK => SD_COUNTER[1].CLK
CLOCK => SD_COUNTER[2].CLK
CLOCK => SD_COUNTER[3].CLK
CLOCK => SD_COUNTER[4].CLK
CLOCK => SD_COUNTER[5].CLK
CLOCK => SD_COUNTER[6].CLK
CLOCK => comb.DATAB
I2C_SCLK <= comb.DB_MAX_OUTPUT_PORT_TYPE
I2C_SDAT <> I2C_SDAT
I2C_DATA[0] => SD.DATAB
I2C_DATA[1] => SD.DATAB
I2C_DATA[2] => SD.DATAB
I2C_DATA[3] => SD.DATAB
I2C_DATA[4] => SD.DATAB
I2C_DATA[5] => SD.DATAB
I2C_DATA[6] => SD.DATAB
I2C_DATA[7] => SD.DATAB
I2C_DATA[8] => SD.DATAB
I2C_DATA[9] => SD.DATAB
I2C_DATA[10] => SD.DATAB
I2C_DATA[11] => SD.DATAB
I2C_DATA[12] => SD.DATAB
I2C_DATA[13] => SD.DATAB
I2C_DATA[14] => SD.DATAB
I2C_DATA[15] => SD.DATAB
I2C_DATA[16] => SD.DATAB
I2C_DATA[17] => SD.DATAB
I2C_DATA[18] => SD.DATAB
I2C_DATA[19] => SD.DATAB
I2C_DATA[20] => SD.DATAB
I2C_DATA[21] => SD.DATAB
I2C_DATA[22] => SD.DATAB
I2C_DATA[23] => SD.DATAB
I2C_DATA[24] => SD.DATAB
I2C_DATA[25] => SD.DATAB
I2C_DATA[26] => SD.DATAB
I2C_DATA[27] => SD.DATAB
I2C_DATA[28] => SD.DATAB
I2C_DATA[29] => SD.DATAB
I2C_DATA[30] => SD.DATAB
I2C_DATA[31] => SD.DATAB
GO => SD_COUNTER.OUTPUTSELECT
GO => SD_COUNTER.OUTPUTSELECT
GO => SD_COUNTER.OUTPUTSELECT
GO => SD_COUNTER.OUTPUTSELECT
GO => SD_COUNTER.OUTPUTSELECT
GO => SD_COUNTER.OUTPUTSELECT
GO => SD_COUNTER.OUTPUTSELECT
END <= END~reg0.DB_MAX_OUTPUT_PORT_TYPE
W_R => ~NO_FANOUT~
ACK <= comb.DB_MAX_OUTPUT_PORT_TYPE
RESET => END~reg0.PRESET
RESET => ACK4.ACLR
RESET => ACK3.ACLR
RESET => ACK2.ACLR
RESET => ACK1.ACLR
RESET => SDO.PRESET
RESET => SCLK.PRESET
RESET => SD_COUNTER[0].PRESET
RESET => SD_COUNTER[1].PRESET
RESET => SD_COUNTER[2].PRESET
RESET => SD_COUNTER[3].PRESET
RESET => SD_COUNTER[4].PRESET
RESET => SD_COUNTER[5].PRESET
RESET => SD_COUNTER[6].ACLR
RESET => SD[0].ENA
RESET => SD[31].ENA
RESET => SD[30].ENA
RESET => SD[29].ENA
RESET => SD[28].ENA
RESET => SD[27].ENA
RESET => SD[26].ENA
RESET => SD[25].ENA
RESET => SD[24].ENA
RESET => SD[23].ENA
RESET => SD[22].ENA
RESET => SD[21].ENA
RESET => SD[20].ENA
RESET => SD[19].ENA
RESET => SD[18].ENA
RESET => SD[17].ENA
RESET => SD[16].ENA
RESET => SD[15].ENA
RESET => SD[14].ENA
RESET => SD[13].ENA
RESET => SD[12].ENA
RESET => SD[11].ENA
RESET => SD[10].ENA
RESET => SD[9].ENA
RESET => SD[8].ENA
RESET => SD[7].ENA
RESET => SD[6].ENA
RESET => SD[5].ENA
RESET => SD[4].ENA
RESET => SD[3].ENA
RESET => SD[2].ENA
RESET => SD[1].ENA


|ProCam|VGA_Controller:u1
iRed[0] => mVGA_R[0].DATAB
iRed[1] => mVGA_R[1].DATAB
iRed[2] => mVGA_R[2].DATAB
iRed[3] => mVGA_R[3].DATAB
iRed[4] => mVGA_R[4].DATAB
iRed[5] => mVGA_R[5].DATAB
iRed[6] => mVGA_R[6].DATAB
iRed[7] => mVGA_R[7].DATAB
iRed[8] => mVGA_R[8].DATAB
iRed[9] => mVGA_R[9].DATAB
iGreen[0] => mVGA_G[0].DATAB
iGreen[1] => mVGA_G[1].DATAB
iGreen[2] => mVGA_G[2].DATAB
iGreen[3] => mVGA_G[3].DATAB
iGreen[4] => mVGA_G[4].DATAB
iGreen[5] => mVGA_G[5].DATAB
iGreen[6] => mVGA_G[6].DATAB
iGreen[7] => mVGA_G[7].DATAB
iGreen[8] => mVGA_G[8].DATAB
iGreen[9] => mVGA_G[9].DATAB
iBlue[0] => mVGA_B[0].DATAB
iBlue[1] => mVGA_B[1].DATAB
iBlue[2] => mVGA_B[2].DATAB
iBlue[3] => mVGA_B[3].DATAB
iBlue[4] => mVGA_B[4].DATAB
iBlue[5] => mVGA_B[5].DATAB
iBlue[6] => mVGA_B[6].DATAB
iBlue[7] => mVGA_B[7].DATAB
iBlue[8] => mVGA_B[8].DATAB
iBlue[9] => mVGA_B[9].DATAB
oRequest <= oRequest~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[0] <= oVGA_R[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[1] <= oVGA_R[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[2] <= oVGA_R[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[3] <= oVGA_R[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[4] <= oVGA_R[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[5] <= oVGA_R[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[6] <= oVGA_R[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[7] <= oVGA_R[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[8] <= oVGA_R[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[9] <= oVGA_R[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[0] <= oVGA_G[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[1] <= oVGA_G[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[2] <= oVGA_G[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[3] <= oVGA_G[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[4] <= oVGA_G[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[5] <= oVGA_G[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[6] <= oVGA_G[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[7] <= oVGA_G[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[8] <= oVGA_G[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[9] <= oVGA_G[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[0] <= oVGA_B[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[1] <= oVGA_B[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[2] <= oVGA_B[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[3] <= oVGA_B[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[4] <= oVGA_B[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[5] <= oVGA_B[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[6] <= oVGA_B[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[7] <= oVGA_B[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[8] <= oVGA_B[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[9] <= oVGA_B[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_H_SYNC <= oVGA_H_SYNC~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_V_SYNC <= oVGA_V_SYNC~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_SYNC <= oVGA_SYNC~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_BLANK <= oVGA_BLANK~reg0.DB_MAX_OUTPUT_PORT_TYPE
iCLK => mVGA_V_SYNC.CLK
iCLK => V_Cont[0].CLK
iCLK => V_Cont[1].CLK
iCLK => V_Cont[2].CLK
iCLK => V_Cont[3].CLK
iCLK => V_Cont[4].CLK
iCLK => V_Cont[5].CLK
iCLK => V_Cont[6].CLK
iCLK => V_Cont[7].CLK
iCLK => V_Cont[8].CLK
iCLK => V_Cont[9].CLK
iCLK => V_Cont[10].CLK
iCLK => V_Cont[11].CLK
iCLK => V_Cont[12].CLK
iCLK => mVGA_H_SYNC.CLK
iCLK => H_Cont[0].CLK
iCLK => H_Cont[1].CLK
iCLK => H_Cont[2].CLK
iCLK => H_Cont[3].CLK
iCLK => H_Cont[4].CLK
iCLK => H_Cont[5].CLK
iCLK => H_Cont[6].CLK
iCLK => H_Cont[7].CLK
iCLK => H_Cont[8].CLK
iCLK => H_Cont[9].CLK
iCLK => H_Cont[10].CLK
iCLK => H_Cont[11].CLK
iCLK => H_Cont[12].CLK
iCLK => oRequest~reg0.CLK
iCLK => oVGA_V_SYNC~reg0.CLK
iCLK => oVGA_H_SYNC~reg0.CLK
iCLK => oVGA_SYNC~reg0.CLK
iCLK => oVGA_BLANK~reg0.CLK
iCLK => oVGA_B[0]~reg0.CLK
iCLK => oVGA_B[1]~reg0.CLK
iCLK => oVGA_B[2]~reg0.CLK
iCLK => oVGA_B[3]~reg0.CLK
iCLK => oVGA_B[4]~reg0.CLK
iCLK => oVGA_B[5]~reg0.CLK
iCLK => oVGA_B[6]~reg0.CLK
iCLK => oVGA_B[7]~reg0.CLK
iCLK => oVGA_B[8]~reg0.CLK
iCLK => oVGA_B[9]~reg0.CLK
iCLK => oVGA_G[0]~reg0.CLK
iCLK => oVGA_G[1]~reg0.CLK
iCLK => oVGA_G[2]~reg0.CLK
iCLK => oVGA_G[3]~reg0.CLK
iCLK => oVGA_G[4]~reg0.CLK
iCLK => oVGA_G[5]~reg0.CLK
iCLK => oVGA_G[6]~reg0.CLK
iCLK => oVGA_G[7]~reg0.CLK
iCLK => oVGA_G[8]~reg0.CLK
iCLK => oVGA_G[9]~reg0.CLK
iCLK => oVGA_R[0]~reg0.CLK
iCLK => oVGA_R[1]~reg0.CLK
iCLK => oVGA_R[2]~reg0.CLK
iCLK => oVGA_R[3]~reg0.CLK
iCLK => oVGA_R[4]~reg0.CLK
iCLK => oVGA_R[5]~reg0.CLK
iCLK => oVGA_R[6]~reg0.CLK
iCLK => oVGA_R[7]~reg0.CLK
iCLK => oVGA_R[8]~reg0.CLK
iCLK => oVGA_R[9]~reg0.CLK
iRST_N => oVGA_V_SYNC~reg0.ACLR
iRST_N => oVGA_H_SYNC~reg0.ACLR
iRST_N => oVGA_SYNC~reg0.ACLR
iRST_N => oVGA_BLANK~reg0.ACLR
iRST_N => oVGA_B[0]~reg0.ACLR
iRST_N => oVGA_B[1]~reg0.ACLR
iRST_N => oVGA_B[2]~reg0.ACLR
iRST_N => oVGA_B[3]~reg0.ACLR
iRST_N => oVGA_B[4]~reg0.ACLR
iRST_N => oVGA_B[5]~reg0.ACLR
iRST_N => oVGA_B[6]~reg0.ACLR
iRST_N => oVGA_B[7]~reg0.ACLR
iRST_N => oVGA_B[8]~reg0.ACLR
iRST_N => oVGA_B[9]~reg0.ACLR
iRST_N => oVGA_G[0]~reg0.ACLR
iRST_N => oVGA_G[1]~reg0.ACLR
iRST_N => oVGA_G[2]~reg0.ACLR
iRST_N => oVGA_G[3]~reg0.ACLR
iRST_N => oVGA_G[4]~reg0.ACLR
iRST_N => oVGA_G[5]~reg0.ACLR
iRST_N => oVGA_G[6]~reg0.ACLR
iRST_N => oVGA_G[7]~reg0.ACLR
iRST_N => oVGA_G[8]~reg0.ACLR
iRST_N => oVGA_G[9]~reg0.ACLR
iRST_N => oVGA_R[0]~reg0.ACLR
iRST_N => oVGA_R[1]~reg0.ACLR
iRST_N => oVGA_R[2]~reg0.ACLR
iRST_N => oVGA_R[3]~reg0.ACLR
iRST_N => oVGA_R[4]~reg0.ACLR
iRST_N => oVGA_R[5]~reg0.ACLR
iRST_N => oVGA_R[6]~reg0.ACLR
iRST_N => oVGA_R[7]~reg0.ACLR
iRST_N => oVGA_R[8]~reg0.ACLR
iRST_N => oVGA_R[9]~reg0.ACLR
iRST_N => oRequest~reg0.ACLR
iRST_N => mVGA_V_SYNC.ACLR
iRST_N => V_Cont[0].ACLR
iRST_N => V_Cont[1].ACLR
iRST_N => V_Cont[2].ACLR
iRST_N => V_Cont[3].ACLR
iRST_N => V_Cont[4].ACLR
iRST_N => V_Cont[5].ACLR
iRST_N => V_Cont[6].ACLR
iRST_N => V_Cont[7].ACLR
iRST_N => V_Cont[8].ACLR
iRST_N => V_Cont[9].ACLR
iRST_N => V_Cont[10].ACLR
iRST_N => V_Cont[11].ACLR
iRST_N => V_Cont[12].ACLR
iRST_N => mVGA_H_SYNC.ACLR
iRST_N => H_Cont[0].ACLR
iRST_N => H_Cont[1].ACLR
iRST_N => H_Cont[2].ACLR
iRST_N => H_Cont[3].ACLR
iRST_N => H_Cont[4].ACLR
iRST_N => H_Cont[5].ACLR
iRST_N => H_Cont[6].ACLR
iRST_N => H_Cont[7].ACLR
iRST_N => H_Cont[8].ACLR
iRST_N => H_Cont[9].ACLR
iRST_N => H_Cont[10].ACLR
iRST_N => H_Cont[11].ACLR
iRST_N => H_Cont[12].ACLR
iZOOM_MODE_SW => ~NO_FANOUT~


