Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate D:\Herbert\Dropbox\MyLabStuffs\Research\phaseSLM2017\FPGA\SLM_FPGA\reader_system.qsys --block-symbol-file --output-directory=D:\Herbert\Dropbox\MyLabStuffs\Research\phaseSLM2017\FPGA\SLM_FPGA\reader_system --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading SLM_FPGA/reader_system.qsys
Progress: Reading input file
Progress: Adding clk_source [clock_source 16.0]
Progress: Parameterizing module clk_source
Progress: Adding clock_bridge_0 [altera_clock_bridge 16.0]
Progress: Parameterizing module clock_bridge_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 16.0]
Progress: Parameterizing module jtag_uart_0
Progress: Adding sdram_controller_0 [altera_avalon_new_sdram_controller 16.0]
Progress: Parameterizing module sdram_controller_0
Progress: Adding sys_sdram_pll_0 [altera_up_avalon_sys_sdram_pll 15.1]
Progress: Parameterizing module sys_sdram_pll_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: reader_system.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Warning: reader_system.jtag_uart_0: Interrupt sender jtag_uart_0.irq is not connected to an interrupt receiver
Warning: reader_system.: You have exported the interface sdram_controller_0.s1 but not its associated reset interface.  Export the driver(s) of sdram_controller_0.reset
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate D:\Herbert\Dropbox\MyLabStuffs\Research\phaseSLM2017\FPGA\SLM_FPGA\reader_system.qsys --synthesis=VERILOG --output-directory=D:\Herbert\Dropbox\MyLabStuffs\Research\phaseSLM2017\FPGA\SLM_FPGA\reader_system\synthesis --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading SLM_FPGA/reader_system.qsys
Progress: Reading input file
Progress: Adding clk_source [clock_source 16.0]
Progress: Parameterizing module clk_source
Progress: Adding clock_bridge_0 [altera_clock_bridge 16.0]
Progress: Parameterizing module clock_bridge_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 16.0]
Progress: Parameterizing module jtag_uart_0
Progress: Adding sdram_controller_0 [altera_avalon_new_sdram_controller 16.0]
Progress: Parameterizing module sdram_controller_0
Progress: Adding sys_sdram_pll_0 [altera_up_avalon_sys_sdram_pll 15.1]
Progress: Parameterizing module sys_sdram_pll_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: reader_system.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Warning: reader_system.jtag_uart_0: Interrupt sender jtag_uart_0.irq is not connected to an interrupt receiver
Warning: reader_system.: You have exported the interface sdram_controller_0.s1 but not its associated reset interface.  Export the driver(s) of sdram_controller_0.reset
Info: reader_system: Generating reader_system "reader_system" for QUARTUS_SYNTH
Info: jtag_uart_0: Starting RTL generation for module 'reader_system_jtag_uart_0'
Info: jtag_uart_0:   Generation command is [exec C:/altera_lite/16.0/quartus/bin64/perl/bin/perl.exe -I C:/altera_lite/16.0/quartus/bin64/perl/lib -I C:/altera_lite/16.0/quartus/sopc_builder/bin/europa -I C:/altera_lite/16.0/quartus/sopc_builder/bin/perl_lib -I C:/altera_lite/16.0/quartus/sopc_builder/bin -I C:/altera_lite/16.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera_lite/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/altera_lite/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=reader_system_jtag_uart_0 --dir=C:/Users/Herbert/AppData/Local/Temp/alt7500_1261433333710095892.dir/0003_jtag_uart_0_gen/ --quartus_dir=C:/altera_lite/16.0/quartus --verilog --config=C:/Users/Herbert/AppData/Local/Temp/alt7500_1261433333710095892.dir/0003_jtag_uart_0_gen//reader_system_jtag_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart_0: Done RTL generation for module 'reader_system_jtag_uart_0'
Info: jtag_uart_0: "reader_system" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info: sdram_controller_0: Starting RTL generation for module 'reader_system_sdram_controller_0'
Info: sdram_controller_0:   Generation command is [exec C:/altera_lite/16.0/quartus/bin64/perl/bin/perl.exe -I C:/altera_lite/16.0/quartus/bin64/perl/lib -I C:/altera_lite/16.0/quartus/sopc_builder/bin/europa -I C:/altera_lite/16.0/quartus/sopc_builder/bin/perl_lib -I C:/altera_lite/16.0/quartus/sopc_builder/bin -I C:/altera_lite/16.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera_lite/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/altera_lite/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=reader_system_sdram_controller_0 --dir=C:/Users/Herbert/AppData/Local/Temp/alt7500_1261433333710095892.dir/0004_sdram_controller_0_gen/ --quartus_dir=C:/altera_lite/16.0/quartus --verilog --config=C:/Users/Herbert/AppData/Local/Temp/alt7500_1261433333710095892.dir/0004_sdram_controller_0_gen//reader_system_sdram_controller_0_component_configuration.pl  --do_build_sim=0  ]
Info: sdram_controller_0: Done RTL generation for module 'reader_system_sdram_controller_0'
Info: sdram_controller_0: "reader_system" instantiated altera_avalon_new_sdram_controller "sdram_controller_0"
Info: sys_sdram_pll_0: "reader_system" instantiated altera_up_avalon_sys_sdram_pll "sys_sdram_pll_0"
Info: rst_controller: "reader_system" instantiated altera_reset_controller "rst_controller"
Info: sys_pll: "sys_sdram_pll_0" instantiated altera_pll "sys_pll"
Info: reset_from_locked: "sys_sdram_pll_0" instantiated altera_up_avalon_reset_from_locked_signal "reset_from_locked"
Info: reader_system: Done "reader_system" with 7 modules, 11 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
