{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1591495816639 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1591495816640 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 06 22:10:16 2020 " "Processing started: Sat Jun 06 22:10:16 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1591495816640 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1591495816640 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TrafficController -c TrafficController " "Command: quartus_map --read_settings_files=on --write_settings_files=off TrafficController -c TrafficController" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1591495816640 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1591495816908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trafficcontroller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file trafficcontroller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 trafficController-behaviour " "Found design unit 1: trafficController-behaviour" {  } { { "TrafficController.vhd" "" { Text "C:/Users/TheMineA7/Desktop/VHDL/Traffic Controller/TrafficController.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1591495817378 ""} { "Info" "ISGN_ENTITY_NAME" "1 trafficController " "Found entity 1: trafficController" {  } { { "TrafficController.vhd" "" { Text "C:/Users/TheMineA7/Desktop/VHDL/Traffic Controller/TrafficController.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1591495817378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1591495817378 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TrafficController " "Elaborating entity \"TrafficController\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1591495817409 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "buttonNS TrafficController.vhd(49) " "VHDL Process Statement warning at TrafficController.vhd(49): signal \"buttonNS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TrafficController.vhd" "" { Text "C:/Users/TheMineA7/Desktop/VHDL/Traffic Controller/TrafficController.vhd" 49 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1591495817411 "|TrafficController"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "buttonEW TrafficController.vhd(51) " "VHDL Process Statement warning at TrafficController.vhd(51): signal \"buttonEW\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TrafficController.vhd" "" { Text "C:/Users/TheMineA7/Desktop/VHDL/Traffic Controller/TrafficController.vhd" 51 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1591495817411 "|TrafficController"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "state.EWY TrafficController.vhd(23) " "Can't infer register for \"state.EWY\" at TrafficController.vhd(23) because it does not hold its value outside the clock edge" {  } { { "TrafficController.vhd" "" { Text "C:/Users/TheMineA7/Desktop/VHDL/Traffic Controller/TrafficController.vhd" 23 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Quartus II" 0 -1 1591495817412 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.EWY TrafficController.vhd(21) " "Inferred latch for \"state.EWY\" at TrafficController.vhd(21)" {  } { { "TrafficController.vhd" "" { Text "C:/Users/TheMineA7/Desktop/VHDL/Traffic Controller/TrafficController.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591495817413 "|TrafficController"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "state.EWG TrafficController.vhd(23) " "Can't infer register for \"state.EWG\" at TrafficController.vhd(23) because it does not hold its value outside the clock edge" {  } { { "TrafficController.vhd" "" { Text "C:/Users/TheMineA7/Desktop/VHDL/Traffic Controller/TrafficController.vhd" 23 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Quartus II" 0 -1 1591495817413 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.EWG TrafficController.vhd(21) " "Inferred latch for \"state.EWG\" at TrafficController.vhd(21)" {  } { { "TrafficController.vhd" "" { Text "C:/Users/TheMineA7/Desktop/VHDL/Traffic Controller/TrafficController.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591495817413 "|TrafficController"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "state.EWL TrafficController.vhd(23) " "Can't infer register for \"state.EWL\" at TrafficController.vhd(23) because it does not hold its value outside the clock edge" {  } { { "TrafficController.vhd" "" { Text "C:/Users/TheMineA7/Desktop/VHDL/Traffic Controller/TrafficController.vhd" 23 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Quartus II" 0 -1 1591495817413 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.EWL TrafficController.vhd(21) " "Inferred latch for \"state.EWL\" at TrafficController.vhd(21)" {  } { { "TrafficController.vhd" "" { Text "C:/Users/TheMineA7/Desktop/VHDL/Traffic Controller/TrafficController.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591495817413 "|TrafficController"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "state.R TrafficController.vhd(23) " "Can't infer register for \"state.R\" at TrafficController.vhd(23) because it does not hold its value outside the clock edge" {  } { { "TrafficController.vhd" "" { Text "C:/Users/TheMineA7/Desktop/VHDL/Traffic Controller/TrafficController.vhd" 23 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Quartus II" 0 -1 1591495817413 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.R TrafficController.vhd(21) " "Inferred latch for \"state.R\" at TrafficController.vhd(21)" {  } { { "TrafficController.vhd" "" { Text "C:/Users/TheMineA7/Desktop/VHDL/Traffic Controller/TrafficController.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591495817413 "|TrafficController"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "state.NSY TrafficController.vhd(23) " "Can't infer register for \"state.NSY\" at TrafficController.vhd(23) because it does not hold its value outside the clock edge" {  } { { "TrafficController.vhd" "" { Text "C:/Users/TheMineA7/Desktop/VHDL/Traffic Controller/TrafficController.vhd" 23 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Quartus II" 0 -1 1591495817413 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.NSY TrafficController.vhd(21) " "Inferred latch for \"state.NSY\" at TrafficController.vhd(21)" {  } { { "TrafficController.vhd" "" { Text "C:/Users/TheMineA7/Desktop/VHDL/Traffic Controller/TrafficController.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591495817413 "|TrafficController"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "state.NSG TrafficController.vhd(23) " "Can't infer register for \"state.NSG\" at TrafficController.vhd(23) because it does not hold its value outside the clock edge" {  } { { "TrafficController.vhd" "" { Text "C:/Users/TheMineA7/Desktop/VHDL/Traffic Controller/TrafficController.vhd" 23 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Quartus II" 0 -1 1591495817414 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.NSG TrafficController.vhd(21) " "Inferred latch for \"state.NSG\" at TrafficController.vhd(21)" {  } { { "TrafficController.vhd" "" { Text "C:/Users/TheMineA7/Desktop/VHDL/Traffic Controller/TrafficController.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591495817414 "|TrafficController"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "state.NSL TrafficController.vhd(23) " "Can't infer register for \"state.NSL\" at TrafficController.vhd(23) because it does not hold its value outside the clock edge" {  } { { "TrafficController.vhd" "" { Text "C:/Users/TheMineA7/Desktop/VHDL/Traffic Controller/TrafficController.vhd" 23 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Quartus II" 0 -1 1591495817414 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.NSL TrafficController.vhd(21) " "Inferred latch for \"state.NSL\" at TrafficController.vhd(21)" {  } { { "TrafficController.vhd" "" { Text "C:/Users/TheMineA7/Desktop/VHDL/Traffic Controller/TrafficController.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591495817414 "|TrafficController"}
{ "Error" "EVRFX_VDB_2015_UNCONVERTED" "TrafficController.vhd(26) " "HDL error at TrafficController.vhd(26): couldn't implement registers for assignments on this clock edge" {  } { { "TrafficController.vhd" "" { Text "C:/Users/TheMineA7/Desktop/VHDL/Traffic Controller/TrafficController.vhd" 26 0 0 } }  } 0 10822 "HDL error at %1!s!: couldn't implement registers for assignments on this clock edge" 0 0 "Quartus II" 0 -1 1591495817414 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Quartus II" 0 -1 1591495817415 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 9 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 9 errors, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4619 " "Peak virtual memory: 4619 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1591495817553 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Jun 06 22:10:17 2020 " "Processing ended: Sat Jun 06 22:10:17 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1591495817553 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1591495817553 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1591495817553 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1591495817553 ""}
