--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\ISE\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2L -n
3 -fastpaths -xml Top.twx Top.ncd -o Top.twr Top.pcf -ucf Org-Sword.ucf

Design file:              Top.ncd
Physical constraint file: Top.pcf
Device,package,speed:     xc7k160t,ffg676,C,-2L (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 10224 paths analyzed, 731 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.774ns.
--------------------------------------------------------------------------------

Paths for end point U6/M2/buffer_15 (SLICE_X62Y51.A4), 111 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.113ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_15 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.535ns (Levels of Logic = 6)
  Clock Path Skew:      -0.317ns (0.991 - 1.308)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOADO24  Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X60Y48.B6      net (fanout=1)        0.412   ram_data_out<24>
    SLICE_X60Y48.B       Tilo                  0.043   Data_in<24>
                                                       U4/Mmux_Cpu_data4bus171
    SLICE_X60Y48.C6      net (fanout=1)        0.103   Data_in<24>
    SLICE_X60Y48.CMUX    Tilo                  0.244   Data_in<24>
                                                       U5/MUX1_DispData/Mmux_o_316
                                                       U5/MUX1_DispData/Mmux_o_2_f7_15
    SLICE_X61Y49.A3      net (fanout=13)       0.577   Disp_num<24>
    SLICE_X61Y49.A       Tilo                  0.043   U6/XLXN_390<15>
                                                       U6/SM1/HTS1/MSEG/XLXI_7
    SLICE_X61Y49.D5      net (fanout=2)        0.619   U6/SM1/HTS1/MSEG/XLXN_27
    SLICE_X61Y49.D       Tilo                  0.043   U6/XLXN_390<15>
                                                       U6/SM1/HTS1/MSEG/XLXI_47
    SLICE_X62Y51.B5      net (fanout=1)        0.385   U6/XLXN_390<15>
    SLICE_X62Y51.B       Tilo                  0.043   U6/M2/buffer<15>
                                                       U6/M2/mux7011
    SLICE_X62Y51.A4      net (fanout=1)        0.244   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<15>
    SLICE_X62Y51.CLK     Tas                  -0.021   U6/M2/buffer<15>
                                                       U6/M2/buffer_15_rstpot
                                                       U6/M2/buffer_15
    -------------------------------------------------  ---------------------------
    Total                                      4.535ns (2.195ns logic, 2.340ns route)
                                                       (48.4% logic, 51.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.262ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_15 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.386ns (Levels of Logic = 6)
  Clock Path Skew:      -0.317ns (0.991 - 1.308)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOADO25  Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X59Y48.B6      net (fanout=1)        0.400   ram_data_out<25>
    SLICE_X59Y48.B       Tilo                  0.043   Data_in<25>
                                                       U4/Mmux_Cpu_data4bus181
    SLICE_X59Y48.C6      net (fanout=1)        0.098   Data_in<25>
    SLICE_X59Y48.CMUX    Tilo                  0.244   Data_in<25>
                                                       U5/MUX1_DispData/Mmux_o_317
                                                       U5/MUX1_DispData/Mmux_o_2_f7_16
    SLICE_X61Y49.A4      net (fanout=12)       0.445   Disp_num<25>
    SLICE_X61Y49.A       Tilo                  0.043   U6/XLXN_390<15>
                                                       U6/SM1/HTS1/MSEG/XLXI_7
    SLICE_X61Y49.D5      net (fanout=2)        0.619   U6/SM1/HTS1/MSEG/XLXN_27
    SLICE_X61Y49.D       Tilo                  0.043   U6/XLXN_390<15>
                                                       U6/SM1/HTS1/MSEG/XLXI_47
    SLICE_X62Y51.B5      net (fanout=1)        0.385   U6/XLXN_390<15>
    SLICE_X62Y51.B       Tilo                  0.043   U6/M2/buffer<15>
                                                       U6/M2/mux7011
    SLICE_X62Y51.A4      net (fanout=1)        0.244   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<15>
    SLICE_X62Y51.CLK     Tas                  -0.021   U6/M2/buffer<15>
                                                       U6/M2/buffer_15_rstpot
                                                       U6/M2/buffer_15
    -------------------------------------------------  ---------------------------
    Total                                      4.386ns (2.195ns logic, 2.191ns route)
                                                       (50.0% logic, 50.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.296ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_15 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.352ns (Levels of Logic = 6)
  Clock Path Skew:      -0.317ns (0.991 - 1.308)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOADO26  Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X58Y49.B6      net (fanout=1)        0.504   ram_data_out<26>
    SLICE_X58Y49.B       Tilo                  0.043   Data_in<26>
                                                       U4/Mmux_Cpu_data4bus191
    SLICE_X58Y49.C6      net (fanout=1)        0.105   Data_in<26>
    SLICE_X58Y49.CMUX    Tilo                  0.239   Data_in<26>
                                                       U5/MUX1_DispData/Mmux_o_318
                                                       U5/MUX1_DispData/Mmux_o_2_f7_17
    SLICE_X61Y49.A6      net (fanout=13)       0.305   Disp_num<26>
    SLICE_X61Y49.A       Tilo                  0.043   U6/XLXN_390<15>
                                                       U6/SM1/HTS1/MSEG/XLXI_7
    SLICE_X61Y49.D5      net (fanout=2)        0.619   U6/SM1/HTS1/MSEG/XLXN_27
    SLICE_X61Y49.D       Tilo                  0.043   U6/XLXN_390<15>
                                                       U6/SM1/HTS1/MSEG/XLXI_47
    SLICE_X62Y51.B5      net (fanout=1)        0.385   U6/XLXN_390<15>
    SLICE_X62Y51.B       Tilo                  0.043   U6/M2/buffer<15>
                                                       U6/M2/mux7011
    SLICE_X62Y51.A4      net (fanout=1)        0.244   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<15>
    SLICE_X62Y51.CLK     Tas                  -0.021   U6/M2/buffer<15>
                                                       U6/M2/buffer_15_rstpot
                                                       U6/M2/buffer_15
    -------------------------------------------------  ---------------------------
    Total                                      4.352ns (2.190ns logic, 2.162ns route)
                                                       (50.3% logic, 49.7% route)

--------------------------------------------------------------------------------

Paths for end point U6/M2/buffer_36 (SLICE_X62Y50.A4), 98 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.178ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_36 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.470ns (Levels of Logic = 7)
  Clock Path Skew:      -0.317ns (0.991 - 1.308)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_36
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOADO13  Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X61Y50.B6      net (fanout=1)        0.432   ram_data_out<13>
    SLICE_X61Y50.B       Tilo                  0.043   Data_in<13>
                                                       U4/Mmux_Cpu_data4bus51
    SLICE_X61Y50.C6      net (fanout=1)        0.098   Data_in<13>
    SLICE_X61Y50.CMUX    Tilo                  0.244   Data_in<13>
                                                       U5/MUX1_DispData/Mmux_o_34
                                                       U5/MUX1_DispData/Mmux_o_2_f7_3
    SLICE_X60Y49.C4      net (fanout=12)       0.628   Disp_num<13>
    SLICE_X60Y49.C       Tilo                  0.043   U5/disp_data<15>
                                                       U6/SM1/HTS4/MSEG/XLXI_5
    SLICE_X60Y49.B6      net (fanout=2)        0.112   U6/SM1/HTS4/MSEG/XLXN_119
    SLICE_X60Y49.B       Tilo                  0.043   U5/disp_data<15>
                                                       U6/SM1/HTS4/MSEG/XLXI_29
    SLICE_X60Y49.A4      net (fanout=1)        0.239   U6/SM1/HTS4/MSEG/XLXN_211
    SLICE_X60Y49.A       Tilo                  0.043   U5/disp_data<15>
                                                       U6/SM1/HTS4/MSEG/XLXI_50
    SLICE_X62Y50.B5      net (fanout=1)        0.479   U6/XLXN_390<36>
    SLICE_X62Y50.B       Tilo                  0.043   U6/M2/buffer<42>
                                                       U6/M2/mux9311
    SLICE_X62Y50.A4      net (fanout=1)        0.244   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<36>
    SLICE_X62Y50.CLK     Tas                  -0.021   U6/M2/buffer<42>
                                                       U6/M2/buffer_36_rstpot
                                                       U6/M2/buffer_36
    -------------------------------------------------  ---------------------------
    Total                                      4.470ns (2.238ns logic, 2.232ns route)
                                                       (50.1% logic, 49.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.182ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_36 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.466ns (Levels of Logic = 7)
  Clock Path Skew:      -0.317ns (0.991 - 1.308)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_36
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOADO12  Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X61Y47.B6      net (fanout=1)        0.321   ram_data_out<12>
    SLICE_X61Y47.B       Tilo                  0.043   Data_in<12>
                                                       U4/Mmux_Cpu_data4bus41
    SLICE_X61Y47.C6      net (fanout=1)        0.098   Data_in<12>
    SLICE_X61Y47.CMUX    Tilo                  0.244   Data_in<12>
                                                       U5/MUX1_DispData/Mmux_o_33
                                                       U5/MUX1_DispData/Mmux_o_2_f7_2
    SLICE_X61Y50.A6      net (fanout=13)       0.503   Disp_num<12>
    SLICE_X61Y50.A       Tilo                  0.043   Data_in<13>
                                                       U6/SM1/HTS4/MSEG/XLXI_6
    SLICE_X60Y49.B5      net (fanout=2)        0.344   U6/SM1/HTS4/MSEG/XLXN_26
    SLICE_X60Y49.B       Tilo                  0.043   U5/disp_data<15>
                                                       U6/SM1/HTS4/MSEG/XLXI_29
    SLICE_X60Y49.A4      net (fanout=1)        0.239   U6/SM1/HTS4/MSEG/XLXN_211
    SLICE_X60Y49.A       Tilo                  0.043   U5/disp_data<15>
                                                       U6/SM1/HTS4/MSEG/XLXI_50
    SLICE_X62Y50.B5      net (fanout=1)        0.479   U6/XLXN_390<36>
    SLICE_X62Y50.B       Tilo                  0.043   U6/M2/buffer<42>
                                                       U6/M2/mux9311
    SLICE_X62Y50.A4      net (fanout=1)        0.244   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<36>
    SLICE_X62Y50.CLK     Tas                  -0.021   U6/M2/buffer<42>
                                                       U6/M2/buffer_36_rstpot
                                                       U6/M2/buffer_36
    -------------------------------------------------  ---------------------------
    Total                                      4.466ns (2.238ns logic, 2.228ns route)
                                                       (50.1% logic, 49.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.217ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_36 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.431ns (Levels of Logic = 7)
  Clock Path Skew:      -0.317ns (0.991 - 1.308)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_36
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOADO14  Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X61Y48.B6      net (fanout=1)        0.400   ram_data_out<14>
    SLICE_X61Y48.B       Tilo                  0.043   Data_in<14>
                                                       U4/Mmux_Cpu_data4bus61
    SLICE_X61Y48.C6      net (fanout=1)        0.098   Data_in<14>
    SLICE_X61Y48.CMUX    Tilo                  0.244   Data_in<14>
                                                       U5/MUX1_DispData/Mmux_o_35
                                                       U5/MUX1_DispData/Mmux_o_2_f7_4
    SLICE_X61Y50.A3      net (fanout=13)       0.389   Disp_num<14>
    SLICE_X61Y50.A       Tilo                  0.043   Data_in<13>
                                                       U6/SM1/HTS4/MSEG/XLXI_6
    SLICE_X60Y49.B5      net (fanout=2)        0.344   U6/SM1/HTS4/MSEG/XLXN_26
    SLICE_X60Y49.B       Tilo                  0.043   U5/disp_data<15>
                                                       U6/SM1/HTS4/MSEG/XLXI_29
    SLICE_X60Y49.A4      net (fanout=1)        0.239   U6/SM1/HTS4/MSEG/XLXN_211
    SLICE_X60Y49.A       Tilo                  0.043   U5/disp_data<15>
                                                       U6/SM1/HTS4/MSEG/XLXI_50
    SLICE_X62Y50.B5      net (fanout=1)        0.479   U6/XLXN_390<36>
    SLICE_X62Y50.B       Tilo                  0.043   U6/M2/buffer<42>
                                                       U6/M2/mux9311
    SLICE_X62Y50.A4      net (fanout=1)        0.244   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<36>
    SLICE_X62Y50.CLK     Tas                  -0.021   U6/M2/buffer<42>
                                                       U6/M2/buffer_36_rstpot
                                                       U6/M2/buffer_36
    -------------------------------------------------  ---------------------------
    Total                                      4.431ns (2.238ns logic, 2.193ns route)
                                                       (50.5% logic, 49.5% route)

--------------------------------------------------------------------------------

Paths for end point U6/M2/buffer_4 (SLICE_X56Y51.C5), 86 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.231ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_4 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.412ns (Levels of Logic = 7)
  Clock Path Skew:      -0.322ns (0.986 - 1.308)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOADO28  Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X58Y51.B6      net (fanout=1)        0.602   ram_data_out<28>
    SLICE_X58Y51.B       Tilo                  0.043   Data_in<28>
                                                       U4/Mmux_Cpu_data4bus211
    SLICE_X58Y51.C6      net (fanout=1)        0.105   Data_in<28>
    SLICE_X58Y51.CMUX    Tilo                  0.239   Data_in<28>
                                                       U5/MUX1_DispData/Mmux_o_320
                                                       U5/MUX1_DispData/Mmux_o_2_f7_19
    SLICE_X60Y51.C3      net (fanout=13)       0.483   Disp_num<28>
    SLICE_X60Y51.C       Tilo                  0.043   U6/XLXN_390<7>
                                                       U6/SM1/HTS0/MSEG/XLXI_5
    SLICE_X59Y51.B4      net (fanout=2)        0.325   U6/SM1/HTS0/MSEG/XLXN_119
    SLICE_X59Y51.B       Tilo                  0.043   U6/SM1/HTS1/MSEG/XLXN_211
                                                       U6/SM1/HTS0/MSEG/XLXI_29
    SLICE_X59Y51.A4      net (fanout=1)        0.232   U6/SM1/HTS0/MSEG/XLXN_211
    SLICE_X59Y51.A       Tilo                  0.043   U6/SM1/HTS1/MSEG/XLXN_211
                                                       U6/SM1/HTS0/MSEG/XLXI_50
    SLICE_X56Y51.D5      net (fanout=1)        0.243   U6/XLXN_390<4>
    SLICE_X56Y51.D       Tilo                  0.043   U6/M2/buffer<4>
                                                       U6/M2/mux10811
    SLICE_X56Y51.C5      net (fanout=1)        0.159   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<4>
    SLICE_X56Y51.CLK     Tas                   0.009   U6/M2/buffer<4>
                                                       U6/M2/buffer_4_rstpot
                                                       U6/M2/buffer_4
    -------------------------------------------------  ---------------------------
    Total                                      4.412ns (2.263ns logic, 2.149ns route)
                                                       (51.3% logic, 48.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.269ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_4 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.374ns (Levels of Logic = 7)
  Clock Path Skew:      -0.322ns (0.986 - 1.308)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOADO28  Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X58Y51.B6      net (fanout=1)        0.602   ram_data_out<28>
    SLICE_X58Y51.B       Tilo                  0.043   Data_in<28>
                                                       U4/Mmux_Cpu_data4bus211
    SLICE_X58Y51.C6      net (fanout=1)        0.105   Data_in<28>
    SLICE_X58Y51.CMUX    Tilo                  0.239   Data_in<28>
                                                       U5/MUX1_DispData/Mmux_o_320
                                                       U5/MUX1_DispData/Mmux_o_2_f7_19
    SLICE_X61Y52.C3      net (fanout=13)       0.568   Disp_num<28>
    SLICE_X61Y52.C       Tilo                  0.043   U6/M2/buffer<7>
                                                       U6/SM1/HTS0/MSEG/XLXI_6
    SLICE_X59Y51.B6      net (fanout=2)        0.202   U6/SM1/HTS0/MSEG/XLXN_26
    SLICE_X59Y51.B       Tilo                  0.043   U6/SM1/HTS1/MSEG/XLXN_211
                                                       U6/SM1/HTS0/MSEG/XLXI_29
    SLICE_X59Y51.A4      net (fanout=1)        0.232   U6/SM1/HTS0/MSEG/XLXN_211
    SLICE_X59Y51.A       Tilo                  0.043   U6/SM1/HTS1/MSEG/XLXN_211
                                                       U6/SM1/HTS0/MSEG/XLXI_50
    SLICE_X56Y51.D5      net (fanout=1)        0.243   U6/XLXN_390<4>
    SLICE_X56Y51.D       Tilo                  0.043   U6/M2/buffer<4>
                                                       U6/M2/mux10811
    SLICE_X56Y51.C5      net (fanout=1)        0.159   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<4>
    SLICE_X56Y51.CLK     Tas                   0.009   U6/M2/buffer<4>
                                                       U6/M2/buffer_4_rstpot
                                                       U6/M2/buffer_4
    -------------------------------------------------  ---------------------------
    Total                                      4.374ns (2.263ns logic, 2.111ns route)
                                                       (51.7% logic, 48.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.290ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_4 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.353ns (Levels of Logic = 7)
  Clock Path Skew:      -0.322ns (0.986 - 1.308)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOADO29  Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X60Y52.B6      net (fanout=1)        0.420   ram_data_out<29>
    SLICE_X60Y52.B       Tilo                  0.043   Data_in<29>
                                                       U4/Mmux_Cpu_data4bus221
    SLICE_X60Y52.C6      net (fanout=1)        0.103   Data_in<29>
    SLICE_X60Y52.CMUX    Tilo                  0.244   Data_in<29>
                                                       U5/MUX1_DispData/Mmux_o_321
                                                       U5/MUX1_DispData/Mmux_o_2_f7_20
    SLICE_X60Y51.C4      net (fanout=12)       0.603   Disp_num<29>
    SLICE_X60Y51.C       Tilo                  0.043   U6/XLXN_390<7>
                                                       U6/SM1/HTS0/MSEG/XLXI_5
    SLICE_X59Y51.B4      net (fanout=2)        0.325   U6/SM1/HTS0/MSEG/XLXN_119
    SLICE_X59Y51.B       Tilo                  0.043   U6/SM1/HTS1/MSEG/XLXN_211
                                                       U6/SM1/HTS0/MSEG/XLXI_29
    SLICE_X59Y51.A4      net (fanout=1)        0.232   U6/SM1/HTS0/MSEG/XLXN_211
    SLICE_X59Y51.A       Tilo                  0.043   U6/SM1/HTS1/MSEG/XLXN_211
                                                       U6/SM1/HTS0/MSEG/XLXI_50
    SLICE_X56Y51.D5      net (fanout=1)        0.243   U6/XLXN_390<4>
    SLICE_X56Y51.D       Tilo                  0.043   U6/M2/buffer<4>
                                                       U6/M2/mux10811
    SLICE_X56Y51.C5      net (fanout=1)        0.159   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<4>
    SLICE_X56Y51.CLK     Tas                   0.009   U6/M2/buffer<4>
                                                       U6/M2/buffer_4_rstpot
                                                       U6/M2/buffer_4
    -------------------------------------------------  ---------------------------
    Total                                      4.353ns (2.268ns logic, 2.085ns route)
                                                       (52.1% logic, 47.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point U6/M2/buffer_46 (SLICE_X65Y49.C5), 64 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.091ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U6/M2/buffer_47 (FF)
  Destination:          U6/M2/buffer_46 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.353ns (Levels of Logic = 2)
  Clock Path Skew:      0.262ns (0.749 - 0.487)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U6/M2/buffer_47 to U6/M2/buffer_46
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y50.CQ      Tcko                  0.118   U6/M2/buffer<47>
                                                       U6/M2/buffer_47
    SLICE_X65Y49.D6      net (fanout=2)        0.165   U6/M2/buffer<47>
    SLICE_X65Y49.D       Tilo                  0.028   U6/M2/buffer<46>
                                                       U6/M2/mux10411
    SLICE_X65Y49.C5      net (fanout=1)        0.075   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<46>
    SLICE_X65Y49.CLK     Tah         (-Th)     0.033   U6/M2/buffer<46>
                                                       U6/M2/buffer_46_rstpot
                                                       U6/M2/buffer_46
    -------------------------------------------------  ---------------------------
    Total                                      0.353ns (0.113ns logic, 0.240ns route)
                                                       (32.0% logic, 68.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.660ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U6/M2/state_FSM_FFd2 (FF)
  Destination:          U6/M2/buffer_46 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.920ns (Levels of Logic = 2)
  Clock Path Skew:      0.260ns (0.749 - 0.489)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U6/M2/state_FSM_FFd2 to U6/M2/buffer_46
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y61.CQ      Tcko                  0.100   U6/M2/state_FSM_FFd2
                                                       U6/M2/state_FSM_FFd2
    SLICE_X65Y49.D4      net (fanout=74)       0.750   U6/M2/state_FSM_FFd2
    SLICE_X65Y49.D       Tilo                  0.028   U6/M2/buffer<46>
                                                       U6/M2/mux10411
    SLICE_X65Y49.C5      net (fanout=1)        0.075   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<46>
    SLICE_X65Y49.CLK     Tah         (-Th)     0.033   U6/M2/buffer<46>
                                                       U6/M2/buffer_46_rstpot
                                                       U6/M2/buffer_46
    -------------------------------------------------  ---------------------------
    Total                                      0.920ns (0.095ns logic, 0.825ns route)
                                                       (10.3% logic, 89.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.677ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U6/M2/state_FSM_FFd1 (FF)
  Destination:          U6/M2/buffer_46 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.937ns (Levels of Logic = 2)
  Clock Path Skew:      0.260ns (0.749 - 0.489)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U6/M2/state_FSM_FFd1 to U6/M2/buffer_46
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y61.AQ      Tcko                  0.100   U6/M2/state_FSM_FFd2
                                                       U6/M2/state_FSM_FFd1
    SLICE_X65Y49.D3      net (fanout=73)       0.767   U6/M2/state_FSM_FFd1
    SLICE_X65Y49.D       Tilo                  0.028   U6/M2/buffer<46>
                                                       U6/M2/mux10411
    SLICE_X65Y49.C5      net (fanout=1)        0.075   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<46>
    SLICE_X65Y49.CLK     Tah         (-Th)     0.033   U6/M2/buffer<46>
                                                       U6/M2/buffer_46_rstpot
                                                       U6/M2/buffer_46
    -------------------------------------------------  ---------------------------
    Total                                      0.937ns (0.095ns logic, 0.842ns route)
                                                       (10.1% logic, 89.9% route)

--------------------------------------------------------------------------------

Paths for end point U6/M2/buffer_22 (SLICE_X57Y49.C5), 57 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.125ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U6/M2/buffer_23 (FF)
  Destination:          U6/M2/buffer_22 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.389ns (Levels of Logic = 2)
  Clock Path Skew:      0.264ns (0.745 - 0.481)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U6/M2/buffer_23 to U6/M2/buffer_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y53.AQ      Tcko                  0.100   U6/M2/buffer<24>
                                                       U6/M2/buffer_23
    SLICE_X57Y49.D6      net (fanout=2)        0.219   U6/M2/buffer<23>
    SLICE_X57Y49.D       Tilo                  0.028   U6/M2/buffer<22>
                                                       U6/M2/mux7811
    SLICE_X57Y49.C5      net (fanout=1)        0.075   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<22>
    SLICE_X57Y49.CLK     Tah         (-Th)     0.033   U6/M2/buffer<22>
                                                       U6/M2/buffer_22_rstpot
                                                       U6/M2/buffer_22
    -------------------------------------------------  ---------------------------
    Total                                      0.389ns (0.095ns logic, 0.294ns route)
                                                       (24.4% logic, 75.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.478ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U6/M2/state_FSM_FFd1 (FF)
  Destination:          U6/M2/buffer_22 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.734ns (Levels of Logic = 2)
  Clock Path Skew:      0.256ns (0.745 - 0.489)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U6/M2/state_FSM_FFd1 to U6/M2/buffer_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y61.AQ      Tcko                  0.100   U6/M2/state_FSM_FFd2
                                                       U6/M2/state_FSM_FFd1
    SLICE_X57Y49.D3      net (fanout=73)       0.564   U6/M2/state_FSM_FFd1
    SLICE_X57Y49.D       Tilo                  0.028   U6/M2/buffer<22>
                                                       U6/M2/mux7811
    SLICE_X57Y49.C5      net (fanout=1)        0.075   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<22>
    SLICE_X57Y49.CLK     Tah         (-Th)     0.033   U6/M2/buffer<22>
                                                       U6/M2/buffer_22_rstpot
                                                       U6/M2/buffer_22
    -------------------------------------------------  ---------------------------
    Total                                      0.734ns (0.095ns logic, 0.639ns route)
                                                       (12.9% logic, 87.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.666ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U6/M2/state_FSM_FFd2 (FF)
  Destination:          U6/M2/buffer_22 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.922ns (Levels of Logic = 2)
  Clock Path Skew:      0.256ns (0.745 - 0.489)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U6/M2/state_FSM_FFd2 to U6/M2/buffer_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y61.CQ      Tcko                  0.100   U6/M2/state_FSM_FFd2
                                                       U6/M2/state_FSM_FFd2
    SLICE_X57Y49.D1      net (fanout=74)       0.752   U6/M2/state_FSM_FFd2
    SLICE_X57Y49.D       Tilo                  0.028   U6/M2/buffer<22>
                                                       U6/M2/mux7811
    SLICE_X57Y49.C5      net (fanout=1)        0.075   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<22>
    SLICE_X57Y49.CLK     Tah         (-Th)     0.033   U6/M2/buffer<22>
                                                       U6/M2/buffer_22_rstpot
                                                       U6/M2/buffer_22
    -------------------------------------------------  ---------------------------
    Total                                      0.922ns (0.095ns logic, 0.827ns route)
                                                       (10.3% logic, 89.7% route)

--------------------------------------------------------------------------------

Paths for end point U6/M2/buffer_49 (SLICE_X65Y46.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.170ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U6/M2/buffer_49 (FF)
  Destination:          U6/M2/buffer_49 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.170ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U6/M2/buffer_49 to U6/M2/buffer_49
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y46.AQ      Tcko                  0.100   U6/M2/buffer<50>
                                                       U6/M2/buffer_49
    SLICE_X65Y46.A6      net (fanout=2)        0.102   U6/M2/buffer<49>
    SLICE_X65Y46.CLK     Tah         (-Th)     0.032   U6/M2/buffer<50>
                                                       U6/M2/buffer_49_rstpot
                                                       U6/M2/buffer_49
    -------------------------------------------------  ---------------------------
    Total                                      0.170ns (0.068ns logic, 0.102ns route)
                                                       (40.0% logic, 60.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Logical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Location pin: RAMB36_X3Y9.CLKARDCLKL
  Clock network: clk_100mhz_BUFGP
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Logical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Location pin: RAMB36_X3Y9.CLKARDCLKU
  Clock network: clk_100mhz_BUFGP
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKB)
  Physical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Logical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Location pin: RAMB36_X3Y9.CLKBWRCLKL
  Clock network: clk_100mhz_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk_100mhz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_100mhz     |    5.157|    4.887|         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 10224 paths, 0 nets, and 2179 connections

Design statistics:
   Minimum period:   9.774ns{1}   (Maximum frequency: 102.312MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Aug 27 15:52:57 2020 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 5124 MB



