Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: H:/vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 5e18f8e3ca224f5488a2d289f9c3dde6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_8b10b_behav xil_defaultlib.test_8b10b xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "H:/FPGA_basicproject/encode_8b_10b/8b10b/encode_8b10b.v" Line 1. Module encode doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "H:/FPGA_basicproject/encode_8b_10b/8b10b/decode_8b10b.v" Line 1. Module decode doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.encode
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.test_8b10b
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_8b10b_behav
