FabricBegin,,,,,
NW_term,N_IO4,N_IO4,N_IO4,N_IO4,NE_term
W_TT_IF2_top,LUT4AB,LUT4AB,LUT4AB,LUT4AB,IHP_SRAM_top
W_TT_IF2_bot,LUT4AB,LUT4AB,LUT4AB,LUT4AB,IHP_SRAM_bot
W_TT_IF,LUT4AB,LUT4AB,LUT4AB,LUT4AB,E_TT_IF2_top
W_TT_IF,LUT4AB,LUT4AB,LUT4AB,LUT4AB,E_TT_IF2_bot
W_TT_IF,LUT4AB,LUT4AB,LUT4AB,LUT4AB,E_TT_IF
W_TT_IF,LUT4AB,LUT4AB,LUT4AB,LUT4AB,E_TT_IF
W_TT_IF,LUT4AB,LUT4AB,LUT4AB,LUT4AB,E_TT_IF
W_TT_IF,LUT4AB,LUT4AB,LUT4AB,LUT4AB,E_TT_IF
SW_term,S_IO4,S_IO4,S_IO4,S_IO4,SE_term
FabricEnd,,,,,
,,,,,
ParametersBegin,,,,,
ConfigBitMode,frame_based,# default is FlipFlopChain,,frame_based,
#FrameBitsPerRow,32,"# we configure an entire configuration frame over the full height of the device (like Virtex-II) and we write FrameBitsPerRow bits per, well, tile=CLB height",,,
#MaxFramesPerCol,20,,,,
#Package,use work.my_package.all,,,,
GenerateDelayInSwitchMatrix,80,,,,
MultiplexerStyle,custom,#,custom,generic,
SuperTileEnable,TRUE,#,TRUE,FALSE,
,,,,,
Tile,../tile_library/tiles/LUT4AB/LUT4AB.csv,,,,
Tile,../tile_library/tiles/E_TT_IF/E_TT_IF.csv,,,,
Tile,../tile_library/tiles/W_TT_IF/W_TT_IF.csv,,,,
Tile,../tile_library/tiles/N_IO4/N_IO4.csv,,,,
Tile,../tile_library/tiles/S_IO4/S_IO4.csv,,,,
Tile,../tile_library/tiles/IHP_SRAM/IHP_SRAM_bot/IHP_SRAM_bot.csv,,,,
Tile,../tile_library/tiles/IHP_SRAM/IHP_SRAM_top/IHP_SRAM_top.csv,,,,
Tile,../tile_library/tiles/E_TT_IF2/E_TT_IF2_bot/E_TT_IF2_bot.csv,,,,
Tile,../tile_library/tiles/E_TT_IF2/E_TT_IF2_top/E_TT_IF2_top.csv,,,,
Tile,../tile_library/tiles/W_TT_IF2/W_TT_IF2_bot/W_TT_IF2_bot.csv,,,,
Tile,../tile_library/tiles/W_TT_IF2/W_TT_IF2_top/W_TT_IF2_top.csv,,,,
Tile,../tile_library/tiles/NE_term/NE_term.csv,,,,
Tile,../tile_library/tiles/SE_term/SE_term.csv,,,,
Tile,../tile_library/tiles/NW_term/NW_term.csv,,,,
Tile,../tile_library/tiles/SW_term/SW_term.csv,,,,
,,,,,
Supertile,../tile_library/tiles/IHP_SRAM/IHP_SRAM.csv,,,,
Supertile,../tile_library/tiles/E_TT_IF2/E_TT_IF2.csv,,,,
Supertile,../tile_library/tiles/W_TT_IF2/W_TT_IF2.csv,,,,
,,,,,
ParametersEnd,,,,,
