library verilog;
use verilog.vl_types.all;
entity ControlUnit is
    port(
        mode            : in     vl_logic_vector(1 downto 0);
        opcode          : in     vl_logic_vector(3 downto 0);
        s               : in     vl_logic;
        EXE_CMD         : out    vl_logic_vector(3 downto 0);
        mem_read_w      : out    vl_logic;
        mem_write_w     : out    vl_logic;
        enable_wb       : out    vl_logic;
        B               : out    vl_logic;
        \S\             : out    vl_logic;
        Rn_valid        : out    vl_logic
    );
end ControlUnit;
