0.6
2018.2
Jun 14 2018
20:41:02
C:/Users/Sergaljerk/WSU-CPTE/Module_8/Module_8.sim/sim_1/behav/xsim/glbl.v,1538889268,verilog,,,,glbl,,,,,,,,
C:/Users/Sergaljerk/WSU-CPTE/Module_8/Module_8.srcs/sim_1/new/CBCD_tb.v,1538892694,verilog,,,,CBCD_tb,,,,,,,,
C:/Users/Sergaljerk/WSU-CPTE/Module_8/Module_8.srcs/sim_1/new/clock_divider_tb.v,1535503747,verilog,,,,clock_divider_tb,,,,,,,,
C:/Users/Sergaljerk/WSU-CPTE/Module_8/Module_8.srcs/sources_1/new/CBCDivider_wrapper.v,1538891807,verilog,,C:/Users/Sergaljerk/WSU-CPTE/Module_8/Module_8.srcs/sources_1/new/counter_divider.v,,CBCDivider_wrapper,,,,,,,,
C:/Users/Sergaljerk/WSU-CPTE/Module_8/Module_8.srcs/sources_1/new/clock_divider.v,1535503581,verilog,,C:/Users/Sergaljerk/WSU-CPTE/Module_8/Module_8.srcs/sources_1/new/dff.v,,clock_divider,,,,,,,,
C:/Users/Sergaljerk/WSU-CPTE/Module_8/Module_8.srcs/sources_1/new/counter_divider.v,1538889272,verilog,,C:/Users/Sergaljerk/WSU-CPTE/Module_8/Module_8.srcs/sources_1/new/counter_divider_1Hz.v,,counter_divider,,,,,,,,
C:/Users/Sergaljerk/WSU-CPTE/Module_8/Module_8.srcs/sources_1/new/counter_divider_1Hz.v,1538891285,verilog,,C:/Users/Sergaljerk/WSU-CPTE/Module_8/Module_8.srcs/sim_1/new/CBCD_tb.v,,counter_divider_1Hz,,,,,,,,
C:/Users/Sergaljerk/WSU-CPTE/Module_8/Module_8.srcs/sources_1/new/dff.v,1536196549,verilog,,C:/Users/Sergaljerk/WSU-CPTE/Module_8/Module_8.srcs/sim_1/new/clock_divider_tb.v,,dff,,,,,,,,
