Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2016.4 (lin64) Build 1756540 Mon Jan 23 19:11:19 MST 2017
| Date             : Tue Dec  5 09:43:12 2017
| Host             : ispc2016 running 64-bit Ubuntu 14.04.5 LTS
| Command          : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
| Design           : design_1_wrapper
| Device           : xcku040-ffva1156-2-e
| Design State     : routed
| Grade            : extended
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------+
| Total On-Chip Power (W)  | 0.823  |
| Dynamic (W)              | 0.335  |
| Device Static (W)        | 0.488  |
| Effective TJA (C/W)      | 1.4    |
| Max Ambient (C)          | 98.8   |
| Junction Temperature (C) | 26.2   |
| Confidence Level         | Medium |
| Setting File             | ---    |
| Simulation Activity File | ---    |
| Design Nets Matched      | NA     |
+--------------------------+--------+


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Clocks                  |     0.042 |        5 |       --- |             --- |
| CLB Logic               |     0.014 |    16755 |       --- |             --- |
|   LUT as Logic          |     0.011 |     7105 |    242400 |            2.93 |
|   Register              |     0.002 |     6572 |    484800 |            1.36 |
|   LUT as Shift Register |     0.001 |      119 |    112800 |            0.11 |
|   CARRY8                |    <0.001 |      265 |     30300 |            0.87 |
|   F7/F8 Muxes           |    <0.001 |      895 |    242400 |            0.37 |
|   Others                |     0.000 |     1187 |       --- |             --- |
| Signals                 |     0.017 |    14320 |       --- |             --- |
| Block RAM               |     0.144 |      419 |       600 |           69.83 |
| MMCM                    |     0.114 |        1 |        10 |           10.00 |
| DSPs                    |    <0.001 |        4 |      1920 |            0.21 |
| I/O                     |     0.003 |        5 |       520 |            0.96 |
| Static Power            |     0.488 |          |           |                 |
| Total                   |     0.823 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+------------+-------------+-----------+-------------+------------+
| Source     | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+------------+-------------+-----------+-------------+------------+
| Vccint     |       0.950 |     0.377 |       0.228 |      0.149 |
| Vccaux     |       1.800 |     0.159 |       0.063 |      0.096 |
| Vccaux_io  |       1.800 |     0.066 |       0.001 |      0.065 |
| Vccint_io  |       0.950 |     0.017 |       0.001 |      0.016 |
| Vcco33     |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25     |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18     |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15     |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135    |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12     |       1.200 |     0.000 |       0.000 |      0.000 |
| Vcco10     |       1.000 |     0.000 |       0.000 |      0.000 |
| Vccbram    |       0.950 |     0.020 |       0.001 |      0.018 |
| MGTAVcc    |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt    |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux  |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc     |       1.800 |     0.014 |       0.000 |      0.014 |
| MGTYVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| MGTYAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTYAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
+------------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                               | Action                                                                                                     |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                      |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                |                                                                                                            |
| I/O nodes activity          | Medium     | More than 5% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes        | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                          |                                                                                                            |
|                             |            |                                                       |                                                                                                            |
| Overall confidence level    | Medium     |                                                       |                                                                                                            |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.4                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 2.4                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------------------------------+---------------------------------------------------------+-----------------+
| Clock                         | Domain                                                  | Constraint (ns) |
+-------------------------------+---------------------------------------------------------+-----------------+
| clk_out1_design_1_clk_wiz_0_1 | design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1 |            10.0 |
| clkfbout_design_1_clk_wiz_0_1 | design_1_i/clk_wiz_0/inst/clkfbout_design_1_clk_wiz_0_1 |            10.0 |
| default_sysclk_300_clk_p      | default_sysclk_300_clk_p                                |             3.3 |
+-------------------------------+---------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+---------------------------------------------------------------------------------+-----------+
| Name                                                                            | Power (W) |
+---------------------------------------------------------------------------------+-----------+
| design_1_wrapper                                                                |     0.335 |
|   design_1_i                                                                    |     0.335 |
|     axi_uartlite_0                                                              |    <0.001 |
|       U0                                                                        |    <0.001 |
|         AXI_LITE_IPIF_I                                                         |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                    |    <0.001 |
|             I_DECODER                                                           |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I     |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I     |    <0.001 |
|         UARTLITE_CORE_I                                                         |    <0.001 |
|           BAUD_RATE_I                                                           |    <0.001 |
|           UARTLITE_RX_I                                                         |    <0.001 |
|             DELAY_16_I                                                          |    <0.001 |
|             INPUT_DOUBLE_REGS3                                                  |    <0.001 |
|             SRL_FIFO_I                                                          |    <0.001 |
|               I_SRL_FIFO_RBU_F                                                  |    <0.001 |
|                 CNTR_INCR_DECR_ADDN_F_I                                         |    <0.001 |
|                 DYNSHREG_F_I                                                    |    <0.001 |
|           UARTLITE_TX_I                                                         |    <0.001 |
|             MID_START_BIT_SRL16_I                                               |    <0.001 |
|             SRL_FIFO_I                                                          |    <0.001 |
|               I_SRL_FIFO_RBU_F                                                  |    <0.001 |
|                 CNTR_INCR_DECR_ADDN_F_I                                         |    <0.001 |
|                 DYNSHREG_F_I                                                    |    <0.001 |
|     blk_mem_gen_0                                                               |     0.023 |
|       U0                                                                        |     0.023 |
|         inst_blk_mem_gen                                                        |     0.023 |
|           gnbram.gnativebmg.native_blk_mem_gen                                  |     0.023 |
|             valid.cstr                                                          |     0.023 |
|               bindec_a.bindec_inst_a                                            |     0.000 |
|               has_mux_a.A                                                       |    <0.001 |
|               ramloop[0].ram.r                                                  |     0.002 |
|                 prim_init.ram                                                   |     0.002 |
|               ramloop[10].ram.r                                                 |    <0.001 |
|                 prim_init.ram                                                   |    <0.001 |
|               ramloop[11].ram.r                                                 |    <0.001 |
|                 prim_init.ram                                                   |    <0.001 |
|               ramloop[12].ram.r                                                 |    <0.001 |
|                 prim_init.ram                                                   |    <0.001 |
|               ramloop[13].ram.r                                                 |     0.002 |
|                 prim_init.ram                                                   |     0.002 |
|               ramloop[14].ram.r                                                 |    <0.001 |
|                 prim_init.ram                                                   |    <0.001 |
|               ramloop[15].ram.r                                                 |    <0.001 |
|                 prim_init.ram                                                   |    <0.001 |
|               ramloop[16].ram.r                                                 |    <0.001 |
|                 prim_init.ram                                                   |    <0.001 |
|               ramloop[17].ram.r                                                 |    <0.001 |
|                 prim_init.ram                                                   |    <0.001 |
|               ramloop[18].ram.r                                                 |    <0.001 |
|                 prim_init.ram                                                   |    <0.001 |
|               ramloop[19].ram.r                                                 |    <0.001 |
|                 prim_init.ram                                                   |    <0.001 |
|               ramloop[1].ram.r                                                  |     0.002 |
|                 prim_init.ram                                                   |     0.002 |
|               ramloop[20].ram.r                                                 |    <0.001 |
|                 prim_init.ram                                                   |    <0.001 |
|               ramloop[21].ram.r                                                 |     0.002 |
|                 prim_init.ram                                                   |     0.002 |
|               ramloop[22].ram.r                                                 |    <0.001 |
|                 prim_init.ram                                                   |    <0.001 |
|               ramloop[23].ram.r                                                 |    <0.001 |
|                 prim_init.ram                                                   |    <0.001 |
|               ramloop[24].ram.r                                                 |    <0.001 |
|                 prim_init.ram                                                   |    <0.001 |
|               ramloop[25].ram.r                                                 |    <0.001 |
|                 prim_init.ram                                                   |    <0.001 |
|               ramloop[26].ram.r                                                 |    <0.001 |
|                 prim_init.ram                                                   |    <0.001 |
|               ramloop[27].ram.r                                                 |    <0.001 |
|                 prim_init.ram                                                   |    <0.001 |
|               ramloop[28].ram.r                                                 |    <0.001 |
|                 prim_init.ram                                                   |    <0.001 |
|               ramloop[2].ram.r                                                  |     0.002 |
|                 prim_init.ram                                                   |     0.002 |
|               ramloop[3].ram.r                                                  |     0.002 |
|                 prim_init.ram                                                   |     0.002 |
|               ramloop[4].ram.r                                                  |     0.002 |
|                 prim_init.ram                                                   |     0.002 |
|               ramloop[5].ram.r                                                  |     0.002 |
|                 prim_init.ram                                                   |     0.002 |
|               ramloop[6].ram.r                                                  |    <0.001 |
|                 prim_init.ram                                                   |    <0.001 |
|               ramloop[7].ram.r                                                  |    <0.001 |
|                 prim_init.ram                                                   |    <0.001 |
|               ramloop[8].ram.r                                                  |    <0.001 |
|                 prim_init.ram                                                   |    <0.001 |
|               ramloop[9].ram.r                                                  |    <0.001 |
|                 prim_init.ram                                                   |    <0.001 |
|     blk_mem_gen_1                                                               |     0.126 |
|       U0                                                                        |     0.126 |
|         inst_blk_mem_gen                                                        |     0.126 |
|           gnbram.gnativebmg.native_blk_mem_gen                                  |     0.126 |
|             valid.cstr                                                          |     0.126 |
|               has_mux_a.A                                                       |     0.002 |
|               ramloop[0].ram.r                                                  |     0.002 |
|                 prim_noinit.ram                                                 |     0.002 |
|               ramloop[100].ram.r                                                |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[101].ram.r                                                |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[102].ram.r                                                |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[103].ram.r                                                |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[104].ram.r                                                |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[105].ram.r                                                |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[106].ram.r                                                |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[107].ram.r                                                |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[108].ram.r                                                |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[109].ram.r                                                |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[10].ram.r                                                 |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[110].ram.r                                                |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[111].ram.r                                                |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[112].ram.r                                                |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[113].ram.r                                                |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[114].ram.r                                                |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[115].ram.r                                                |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[116].ram.r                                                |     0.002 |
|                 prim_noinit.ram                                                 |     0.002 |
|               ramloop[117].ram.r                                                |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[118].ram.r                                                |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[119].ram.r                                                |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[11].ram.r                                                 |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[120].ram.r                                                |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[121].ram.r                                                |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[122].ram.r                                                |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[123].ram.r                                                |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[124].ram.r                                                |     0.002 |
|                 prim_noinit.ram                                                 |     0.002 |
|               ramloop[125].ram.r                                                |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[126].ram.r                                                |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[127].ram.r                                                |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[128].ram.r                                                |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[129].ram.r                                                |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[12].ram.r                                                 |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[130].ram.r                                                |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[131].ram.r                                                |     0.002 |
|                 prim_noinit.ram                                                 |     0.002 |
|               ramloop[132].ram.r                                                |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[133].ram.r                                                |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[134].ram.r                                                |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[135].ram.r                                                |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[136].ram.r                                                |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[137].ram.r                                                |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[138].ram.r                                                |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[139].ram.r                                                |     0.002 |
|                 prim_noinit.ram                                                 |     0.002 |
|               ramloop[13].ram.r                                                 |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[140].ram.r                                                |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[141].ram.r                                                |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[142].ram.r                                                |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[143].ram.r                                                |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[144].ram.r                                                |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[145].ram.r                                                |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[146].ram.r                                                |     0.002 |
|                 prim_noinit.ram                                                 |     0.002 |
|               ramloop[147].ram.r                                                |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[148].ram.r                                                |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[149].ram.r                                                |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[14].ram.r                                                 |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[150].ram.r                                                |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[151].ram.r                                                |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[152].ram.r                                                |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[153].ram.r                                                |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[154].ram.r                                                |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[155].ram.r                                                |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[156].ram.r                                                |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[157].ram.r                                                |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[158].ram.r                                                |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[159].ram.r                                                |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[15].ram.r                                                 |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[160].ram.r                                                |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[161].ram.r                                                |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[162].ram.r                                                |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[163].ram.r                                                |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[164].ram.r                                                |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[165].ram.r                                                |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[166].ram.r                                                |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[167].ram.r                                                |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[168].ram.r                                                |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[169].ram.r                                                |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[16].ram.r                                                 |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[170].ram.r                                                |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[171].ram.r                                                |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[172].ram.r                                                |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[173].ram.r                                                |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[174].ram.r                                                |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[175].ram.r                                                |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[176].ram.r                                                |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[177].ram.r                                                |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[178].ram.r                                                |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[179].ram.r                                                |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[17].ram.r                                                 |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[180].ram.r                                                |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[181].ram.r                                                |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[182].ram.r                                                |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[183].ram.r                                                |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[184].ram.r                                                |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[185].ram.r                                                |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[186].ram.r                                                |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[187].ram.r                                                |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[188].ram.r                                                |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[189].ram.r                                                |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[18].ram.r                                                 |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[190].ram.r                                                |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[191].ram.r                                                |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[192].ram.r                                                |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[193].ram.r                                                |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[194].ram.r                                                |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[195].ram.r                                                |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[196].ram.r                                                |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[197].ram.r                                                |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[198].ram.r                                                |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[199].ram.r                                                |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[19].ram.r                                                 |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[1].ram.r                                                  |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[200].ram.r                                                |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[201].ram.r                                                |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[202].ram.r                                                |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[203].ram.r                                                |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[204].ram.r                                                |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[205].ram.r                                                |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[206].ram.r                                                |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[207].ram.r                                                |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[208].ram.r                                                |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[209].ram.r                                                |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[20].ram.r                                                 |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[210].ram.r                                                |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[211].ram.r                                                |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[212].ram.r                                                |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[213].ram.r                                                |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[214].ram.r                                                |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[215].ram.r                                                |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[216].ram.r                                                |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[217].ram.r                                                |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[218].ram.r                                                |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[219].ram.r                                                |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[21].ram.r                                                 |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[220].ram.r                                                |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[221].ram.r                                                |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[222].ram.r                                                |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[223].ram.r                                                |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[224].ram.r                                                |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[225].ram.r                                                |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[226].ram.r                                                |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[227].ram.r                                                |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[228].ram.r                                                |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[229].ram.r                                                |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[22].ram.r                                                 |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[230].ram.r                                                |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[231].ram.r                                                |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[232].ram.r                                                |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[233].ram.r                                                |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[234].ram.r                                                |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[235].ram.r                                                |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[236].ram.r                                                |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[237].ram.r                                                |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[238].ram.r                                                |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[239].ram.r                                                |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[23].ram.r                                                 |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[240].ram.r                                                |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[241].ram.r                                                |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[242].ram.r                                                |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[243].ram.r                                                |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[244].ram.r                                                |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[245].ram.r                                                |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[246].ram.r                                                |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[247].ram.r                                                |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[248].ram.r                                                |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[249].ram.r                                                |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[24].ram.r                                                 |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[250].ram.r                                                |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[251].ram.r                                                |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[252].ram.r                                                |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[253].ram.r                                                |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[254].ram.r                                                |     0.002 |
|                 prim_noinit.ram                                                 |     0.002 |
|               ramloop[255].ram.r                                                |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[256].ram.r                                                |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[257].ram.r                                                |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[258].ram.r                                                |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[259].ram.r                                                |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[25].ram.r                                                 |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[260].ram.r                                                |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[261].ram.r                                                |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[262].ram.r                                                |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[263].ram.r                                                |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[264].ram.r                                                |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[265].ram.r                                                |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[266].ram.r                                                |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[267].ram.r                                                |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[268].ram.r                                                |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[269].ram.r                                                |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[26].ram.r                                                 |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[270].ram.r                                                |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[271].ram.r                                                |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[272].ram.r                                                |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[273].ram.r                                                |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[274].ram.r                                                |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[275].ram.r                                                |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[276].ram.r                                                |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[277].ram.r                                                |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[278].ram.r                                                |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[279].ram.r                                                |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[27].ram.r                                                 |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[280].ram.r                                                |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[281].ram.r                                                |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[282].ram.r                                                |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[283].ram.r                                                |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[284].ram.r                                                |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[285].ram.r                                                |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[286].ram.r                                                |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[287].ram.r                                                |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[288].ram.r                                                |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[289].ram.r                                                |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[28].ram.r                                                 |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[290].ram.r                                                |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[291].ram.r                                                |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[292].ram.r                                                |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[293].ram.r                                                |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[294].ram.r                                                |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[295].ram.r                                                |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[296].ram.r                                                |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[297].ram.r                                                |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[298].ram.r                                                |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[299].ram.r                                                |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[29].ram.r                                                 |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[2].ram.r                                                  |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[300].ram.r                                                |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[301].ram.r                                                |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[302].ram.r                                                |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[303].ram.r                                                |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[304].ram.r                                                |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[305].ram.r                                                |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[306].ram.r                                                |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[307].ram.r                                                |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[308].ram.r                                                |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[309].ram.r                                                |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[30].ram.r                                                 |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[310].ram.r                                                |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[311].ram.r                                                |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[312].ram.r                                                |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[313].ram.r                                                |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[314].ram.r                                                |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[315].ram.r                                                |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[316].ram.r                                                |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[317].ram.r                                                |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[318].ram.r                                                |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[319].ram.r                                                |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[31].ram.r                                                 |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[320].ram.r                                                |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[321].ram.r                                                |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[322].ram.r                                                |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[323].ram.r                                                |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[324].ram.r                                                |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[325].ram.r                                                |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[326].ram.r                                                |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[327].ram.r                                                |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[328].ram.r                                                |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[329].ram.r                                                |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[32].ram.r                                                 |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[330].ram.r                                                |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[331].ram.r                                                |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[332].ram.r                                                |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[333].ram.r                                                |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[334].ram.r                                                |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[335].ram.r                                                |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[336].ram.r                                                |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[337].ram.r                                                |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[338].ram.r                                                |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[339].ram.r                                                |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[33].ram.r                                                 |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[340].ram.r                                                |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[341].ram.r                                                |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[342].ram.r                                                |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[343].ram.r                                                |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[344].ram.r                                                |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[345].ram.r                                                |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[346].ram.r                                                |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[347].ram.r                                                |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[348].ram.r                                                |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[349].ram.r                                                |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[34].ram.r                                                 |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[350].ram.r                                                |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[351].ram.r                                                |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[352].ram.r                                                |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[353].ram.r                                                |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[354].ram.r                                                |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[355].ram.r                                                |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[356].ram.r                                                |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[357].ram.r                                                |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[358].ram.r                                                |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[359].ram.r                                                |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[35].ram.r                                                 |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[360].ram.r                                                |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[36].ram.r                                                 |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[37].ram.r                                                 |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[38].ram.r                                                 |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[39].ram.r                                                 |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[3].ram.r                                                  |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[40].ram.r                                                 |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[41].ram.r                                                 |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[42].ram.r                                                 |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[43].ram.r                                                 |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[44].ram.r                                                 |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[45].ram.r                                                 |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[46].ram.r                                                 |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[47].ram.r                                                 |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[48].ram.r                                                 |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[49].ram.r                                                 |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[4].ram.r                                                  |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[50].ram.r                                                 |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[51].ram.r                                                 |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[52].ram.r                                                 |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[53].ram.r                                                 |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[54].ram.r                                                 |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[55].ram.r                                                 |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[56].ram.r                                                 |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[57].ram.r                                                 |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[58].ram.r                                                 |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[59].ram.r                                                 |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[5].ram.r                                                  |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[60].ram.r                                                 |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[61].ram.r                                                 |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[62].ram.r                                                 |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[63].ram.r                                                 |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[64].ram.r                                                 |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[65].ram.r                                                 |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[66].ram.r                                                 |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[67].ram.r                                                 |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[68].ram.r                                                 |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[69].ram.r                                                 |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[6].ram.r                                                  |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[70].ram.r                                                 |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[71].ram.r                                                 |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[72].ram.r                                                 |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[73].ram.r                                                 |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[74].ram.r                                                 |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[75].ram.r                                                 |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[76].ram.r                                                 |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[77].ram.r                                                 |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[78].ram.r                                                 |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[79].ram.r                                                 |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[7].ram.r                                                  |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[80].ram.r                                                 |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[81].ram.r                                                 |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[82].ram.r                                                 |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[83].ram.r                                                 |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[84].ram.r                                                 |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[85].ram.r                                                 |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[86].ram.r                                                 |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[87].ram.r                                                 |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[88].ram.r                                                 |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[89].ram.r                                                 |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[8].ram.r                                                  |     0.002 |
|                 prim_noinit.ram                                                 |     0.002 |
|               ramloop[90].ram.r                                                 |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[91].ram.r                                                 |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[92].ram.r                                                 |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[93].ram.r                                                 |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[94].ram.r                                                 |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[95].ram.r                                                 |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[96].ram.r                                                 |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[97].ram.r                                                 |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[98].ram.r                                                 |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[99].ram.r                                                 |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|               ramloop[9].ram.r                                                  |    <0.001 |
|                 prim_noinit.ram                                                 |    <0.001 |
|     clk_wiz_0                                                                   |     0.119 |
|       inst                                                                      |     0.119 |
|         clkin1_ibufds                                                           |     0.003 |
|     core_top_0                                                                  |     0.024 |
|       inst                                                                      |     0.024 |
|         u_core_alu                                                              |     0.005 |
|         u_core_decode                                                           |     0.002 |
|         u_core_reg                                                              |     0.014 |
|     core_top_0_axi_periph                                                       |     0.000 |
|     floating_point_0                                                            |     0.003 |
|       U0                                                                        |     0.003 |
|         i_synth                                                                 |     0.003 |
|           ADDSUB_OP.ADDSUB                                                      |     0.002 |
|             SPEED_OP.DSP.OP                                                     |     0.002 |
|               A_IP_DELAY                                                        |    <0.001 |
|                 i_pipe                                                          |    <0.001 |
|               B_IP_DELAY                                                        |    <0.001 |
|                 i_pipe                                                          |    <0.001 |
|               DSP48E1_BODY.ALIGN_ADD                                            |    <0.001 |
|                 CIN_DELAY                                                       |    <0.001 |
|                   i_pipe                                                        |    <0.001 |
|                 DSP2                                                            |    <0.001 |
|                 LRG_DELAY                                                       |    <0.001 |
|                   i_pipe                                                        |    <0.001 |
|                 SHIFT_DELAY                                                     |    <0.001 |
|                   i_pipe                                                        |    <0.001 |
|                 SUB_ADD_IP_DELAY                                                |    <0.001 |
|                   i_pipe                                                        |    <0.001 |
|                 SUB_DELAY                                                       |    <0.001 |
|                   i_pipe                                                        |    <0.001 |
|                 VALID_DELAY                                                     |    <0.001 |
|                   i_pipe                                                        |    <0.001 |
|                 VALID_LRG_DELAY                                                 |    <0.001 |
|                   i_pipe                                                        |    <0.001 |
|                 ZERO_14_DET.CARRY_MUX                                           |    <0.001 |
|                 ZERO_14_DET.ZERO_DET                                            |    <0.001 |
|                   CARRY_ZERO_DET                                                |    <0.001 |
|                 Z_14_LZD_DELAY                                                  |    <0.001 |
|                   i_pipe                                                        |    <0.001 |
|               DSP48E1_BODY.EXP                                                  |    <0.001 |
|                 A_EXP_DELAY                                                     |    <0.001 |
|                   i_pipe                                                        |    <0.001 |
|                 A_SIGN_DELAY                                                    |    <0.001 |
|                   i_pipe                                                        |    <0.001 |
|                 BMA_EXP_DELAY                                                   |    <0.001 |
|                   i_pipe                                                        |    <0.001 |
|                 B_EXP_DELAY                                                     |    <0.001 |
|                   i_pipe                                                        |    <0.001 |
|                 B_SIGN_DELAY                                                    |    <0.001 |
|                   i_pipe                                                        |    <0.001 |
|                 CANCELLATION_DELAY                                              |    <0.001 |
|                   i_pipe                                                        |    <0.001 |
|                 COND_DET_A                                                      |    <0.001 |
|                   EXP_DET_LUT.EXP_ALL_ONE_DEL                                   |    <0.001 |
|                     i_pipe                                                      |    <0.001 |
|                   EXP_DET_LUT.EXP_ALL_ZERO_DEL                                  |    <0.001 |
|                     i_pipe                                                      |    <0.001 |
|                   MANT_CARRY.MANT_ALL_ZERO_DET                                  |    <0.001 |
|                     CARRY_ZERO_DET                                              |    <0.001 |
|                 COND_DET_B                                                      |    <0.001 |
|                   EXP_DET_LUT.EXP_ALL_ONE_DEL                                   |    <0.001 |
|                     i_pipe                                                      |    <0.001 |
|                   EXP_DET_LUT.EXP_ALL_ZERO_DEL                                  |    <0.001 |
|                     i_pipe                                                      |    <0.001 |
|                   MANT_CARRY.MANT_ALL_ZERO_DET                                  |    <0.001 |
|                     CARRY_ZERO_DET                                              |    <0.001 |
|                 DEC_STATE_PRE_OP_DELAY                                          |    <0.001 |
|                   i_pipe                                                        |    <0.001 |
|                 DET_SIGN_DELAY                                                  |    <0.001 |
|                   i_pipe                                                        |    <0.001 |
|                 EXP_OFF.LRG_EXP_DELAY                                           |    <0.001 |
|                   i_pipe                                                        |    <0.001 |
|                 EXP_OFF.STRUCT_ADD                                              |    <0.001 |
|                 NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY                        |    <0.001 |
|                   i_pipe                                                        |    <0.001 |
|                 NOT_LOW_LATENCY_NORM_DIST.SIGDELAY                              |    <0.001 |
|                   i_pipe                                                        |    <0.001 |
|                 NUMB_CMP                                                        |    <0.001 |
|                   NOT_FAST.CMP                                                  |    <0.001 |
|                     C_CHAIN                                                     |    <0.001 |
|                 SIGN_SIG_UP_DELAY                                               |    <0.001 |
|                   i_pipe                                                        |    <0.001 |
|                 STATE_DELAY                                                     |    <0.001 |
|                   i_pipe                                                        |    <0.001 |
|                 SUB_DELAY                                                       |    <0.001 |
|                   i_pipe                                                        |    <0.001 |
|                 merged_sub_mux.STRUCT_ADD                                       |    <0.001 |
|                 merged_sub_mux.mux_DELAY                                        |    <0.001 |
|                   i_pipe                                                        |    <0.001 |
|               DSP48E1_BODY.NORM_RND                                             |    <0.001 |
|                 FULL_USAGE_DSP.LOD                                              |    <0.001 |
|                   DIST_DELAY                                                    |    <0.001 |
|                     i_pipe                                                      |    <0.001 |
|                   LEAD16_DELAY                                                  |    <0.001 |
|                     i_pipe                                                      |    <0.001 |
|                   NORM_DELAY                                                    |    <0.001 |
|                     i_pipe                                                      |    <0.001 |
|                   SHIFT_DELAY                                                   |    <0.001 |
|                     i_pipe                                                      |    <0.001 |
|                 FULL_USAGE_DSP.MSBS_DELAY                                       |    <0.001 |
|                   i_pipe                                                        |    <0.001 |
|                 FULL_USAGE_DSP.ROUND_BIT_DELAY                                  |    <0.001 |
|                   i_pipe                                                        |    <0.001 |
|                 FULL_USAGE_DSP.SHIFT_RND                                        |    <0.001 |
|                 FULL_USAGE_DSP.mant_in_delay                                    |    <0.001 |
|                   i_pipe                                                        |    <0.001 |
|                 FULL_USAGE_DSP.mod_lod_delay                                    |    <0.001 |
|                   i_pipe                                                        |    <0.001 |
|                 FULL_USAGE_DSP.zeros_delay                                      |    <0.001 |
|                   i_pipe                                                        |    <0.001 |
|               OP                                                                |    <0.001 |
|           i_nd_to_rdy                                                           |    <0.001 |
|           need_combiner.use_3to1.skid_buffer_combiner                           |    <0.001 |
|     floating_point_1                                                            |    <0.001 |
|       U0                                                                        |    <0.001 |
|         i_synth                                                                 |    <0.001 |
|           COMP_OP.SPD.OP                                                        |    <0.001 |
|             BOTH_NEGATIVE_DELAY                                                 |    <0.001 |
|               i_pipe                                                            |    <0.001 |
|             CMP_COND_DELAY                                                      |    <0.001 |
|               i_pipe                                                            |    <0.001 |
|             MET_REG                                                             |    <0.001 |
|               i_pipe                                                            |    <0.001 |
|             STRUCT_CMP.A_EQ_B_DET                                               |    <0.001 |
|               WIDE_AND                                                          |    <0.001 |
|             STRUCT_CMP.A_EXP_ALL_ONE_DET                                        |    <0.001 |
|               CARRY_ZERO_DET                                                    |    <0.001 |
|             STRUCT_CMP.A_FRAC_NOT_ZERO_DET                                      |    <0.001 |
|               WIDE_NOR                                                          |    <0.001 |
|             STRUCT_CMP.A_GT_B_DET                                               |    <0.001 |
|               C_CHAIN                                                           |    <0.001 |
|             STRUCT_CMP.B_EXP_ALL_ONE_DET                                        |    <0.001 |
|               CARRY_ZERO_DET                                                    |    <0.001 |
|             STRUCT_CMP.B_FRAC_NOT_ZERO_DET                                      |    <0.001 |
|               WIDE_NOR                                                          |    <0.001 |
|             STRUCT_CMP.EXP_ALL_ZERO_DET                                         |    <0.001 |
|               CARRY_ZERO_DET                                                    |    <0.001 |
|           i_nd_to_rdy                                                           |    <0.001 |
|           need_combiner.use_3to1.skid_buffer_combiner                           |    <0.001 |
|     floating_point_2                                                            |     0.018 |
|       U0                                                                        |     0.018 |
|         i_synth                                                                 |     0.018 |
|           DIV_OP.SPD.OP                                                         |     0.017 |
|             EXP                                                                 |    <0.001 |
|               COND_DET_A                                                        |    <0.001 |
|                 EXP_DET_LUT.EXP_ALL_ONE_DEL                                     |    <0.001 |
|                   i_pipe                                                        |    <0.001 |
|                 EXP_DET_LUT.EXP_ALL_ZERO_DEL                                    |    <0.001 |
|                   i_pipe                                                        |    <0.001 |
|                 MANT_LUTS.CHUNK_IS_ZERO_DEL                                     |    <0.001 |
|                   i_pipe                                                        |    <0.001 |
|               COND_DET_B                                                        |    <0.001 |
|                 EXP_DET_LUT.EXP_ALL_ONE_DEL                                     |    <0.001 |
|                   i_pipe                                                        |    <0.001 |
|                 EXP_DET_LUT.EXP_ALL_ZERO_DEL                                    |    <0.001 |
|                   i_pipe                                                        |    <0.001 |
|                 MANT_LUTS.CHUNK_IS_ZERO_DEL                                     |    <0.001 |
|                   i_pipe                                                        |    <0.001 |
|               EXP_PRE_RND_DEL                                                   |    <0.001 |
|                 i_pipe                                                          |    <0.001 |
|               EXP_SIG_DEL                                                       |    <0.001 |
|                 i_pipe                                                          |    <0.001 |
|               FLOW_DEC_DEL                                                      |    <0.001 |
|                 i_pipe                                                          |    <0.001 |
|               IP_SIGN_DELAY                                                     |    <0.001 |
|                 i_pipe                                                          |    <0.001 |
|               PROD_DELAY                                                        |    <0.001 |
|                 i_pipe                                                          |    <0.001 |
|               SIGN_UP_DELAY                                                     |    <0.001 |
|                 i_pipe                                                          |    <0.001 |
|               SIG_DELAY                                                         |    <0.001 |
|                 i_pipe                                                          |    <0.001 |
|               STATE_DEC_DELAY                                                   |    <0.001 |
|                 i_pipe                                                          |    <0.001 |
|               STATE_DELAY                                                       |    <0.001 |
|                 i_pipe                                                          |    <0.001 |
|               STATE_UP_DELAY                                                    |    <0.001 |
|                 i_pipe                                                          |    <0.001 |
|             MANT_DIV                                                            |     0.016 |
|               RT[0].ADDSUB                                                      |    <0.001 |
|                 ADDSUB                                                          |    <0.001 |
|                   Q_DEL                                                         |    <0.001 |
|                     i_pipe                                                      |    <0.001 |
|               RT[0].MANT_DEL                                                    |    <0.001 |
|                 i_pipe                                                          |    <0.001 |
|               RT[10].ADDSUB                                                     |    <0.001 |
|                 ADDSUB                                                          |    <0.001 |
|                   Q_DEL                                                         |    <0.001 |
|                     i_pipe                                                      |    <0.001 |
|               RT[10].MANT_DEL                                                   |    <0.001 |
|                 i_pipe                                                          |    <0.001 |
|               RT[11].ADDSUB                                                     |    <0.001 |
|                 ADDSUB                                                          |    <0.001 |
|                   Q_DEL                                                         |    <0.001 |
|                     i_pipe                                                      |    <0.001 |
|               RT[11].MANT_DEL                                                   |    <0.001 |
|                 i_pipe                                                          |    <0.001 |
|               RT[12].ADDSUB                                                     |    <0.001 |
|                 ADDSUB                                                          |    <0.001 |
|                   Q_DEL                                                         |    <0.001 |
|                     i_pipe                                                      |    <0.001 |
|               RT[12].MANT_DEL                                                   |    <0.001 |
|                 i_pipe                                                          |    <0.001 |
|               RT[13].ADDSUB                                                     |    <0.001 |
|                 ADDSUB                                                          |    <0.001 |
|                   Q_DEL                                                         |    <0.001 |
|                     i_pipe                                                      |    <0.001 |
|               RT[13].MANT_DEL                                                   |    <0.001 |
|                 i_pipe                                                          |    <0.001 |
|               RT[14].ADDSUB                                                     |    <0.001 |
|                 ADDSUB                                                          |    <0.001 |
|                   Q_DEL                                                         |    <0.001 |
|                     i_pipe                                                      |    <0.001 |
|               RT[14].MANT_DEL                                                   |    <0.001 |
|                 i_pipe                                                          |    <0.001 |
|               RT[15].ADDSUB                                                     |    <0.001 |
|                 ADDSUB                                                          |    <0.001 |
|                   Q_DEL                                                         |    <0.001 |
|                     i_pipe                                                      |    <0.001 |
|               RT[15].MANT_DEL                                                   |    <0.001 |
|                 i_pipe                                                          |    <0.001 |
|               RT[16].ADDSUB                                                     |    <0.001 |
|                 ADDSUB                                                          |    <0.001 |
|                   Q_DEL                                                         |    <0.001 |
|                     i_pipe                                                      |    <0.001 |
|               RT[16].MANT_DEL                                                   |    <0.001 |
|                 i_pipe                                                          |    <0.001 |
|               RT[17].ADDSUB                                                     |    <0.001 |
|                 ADDSUB                                                          |    <0.001 |
|                   Q_DEL                                                         |    <0.001 |
|                     i_pipe                                                      |    <0.001 |
|               RT[17].MANT_DEL                                                   |    <0.001 |
|                 i_pipe                                                          |    <0.001 |
|               RT[18].ADDSUB                                                     |    <0.001 |
|                 ADDSUB                                                          |    <0.001 |
|                   Q_DEL                                                         |    <0.001 |
|                     i_pipe                                                      |    <0.001 |
|               RT[18].MANT_DEL                                                   |    <0.001 |
|                 i_pipe                                                          |    <0.001 |
|               RT[19].ADDSUB                                                     |    <0.001 |
|                 ADDSUB                                                          |    <0.001 |
|                   Q_DEL                                                         |    <0.001 |
|                     i_pipe                                                      |    <0.001 |
|               RT[19].MANT_DEL                                                   |    <0.001 |
|                 i_pipe                                                          |    <0.001 |
|               RT[1].ADDSUB                                                      |    <0.001 |
|                 ADDSUB                                                          |    <0.001 |
|                   Q_DEL                                                         |    <0.001 |
|                     i_pipe                                                      |    <0.001 |
|               RT[1].MANT_DEL                                                    |    <0.001 |
|                 i_pipe                                                          |    <0.001 |
|               RT[1].Q_DEL                                                       |    <0.001 |
|                 i_pipe                                                          |    <0.001 |
|               RT[20].ADDSUB                                                     |    <0.001 |
|                 ADDSUB                                                          |    <0.001 |
|                   Q_DEL                                                         |    <0.001 |
|                     i_pipe                                                      |    <0.001 |
|               RT[20].MANT_DEL                                                   |    <0.001 |
|                 i_pipe                                                          |    <0.001 |
|               RT[21].ADDSUB                                                     |    <0.001 |
|                 ADDSUB                                                          |    <0.001 |
|                   Q_DEL                                                         |    <0.001 |
|                     i_pipe                                                      |    <0.001 |
|               RT[21].MANT_DEL                                                   |    <0.001 |
|                 i_pipe                                                          |    <0.001 |
|               RT[22].ADDSUB                                                     |    <0.001 |
|                 ADDSUB                                                          |    <0.001 |
|                   Q_DEL                                                         |    <0.001 |
|                     i_pipe                                                      |    <0.001 |
|               RT[22].MANT_DEL                                                   |    <0.001 |
|                 i_pipe                                                          |    <0.001 |
|               RT[23].ADDSUB                                                     |    <0.001 |
|                 ADDSUB                                                          |    <0.001 |
|                   Q_DEL                                                         |    <0.001 |
|                     i_pipe                                                      |    <0.001 |
|               RT[23].MANT_DEL                                                   |    <0.001 |
|                 i_pipe                                                          |    <0.001 |
|               RT[24].ADDSUB                                                     |    <0.001 |
|                 ADDSUB                                                          |    <0.001 |
|                   Q_DEL                                                         |    <0.001 |
|                     i_pipe                                                      |    <0.001 |
|               RT[24].MANT_DEL                                                   |    <0.001 |
|                 i_pipe                                                          |    <0.001 |
|               RT[24].Q_DEL                                                      |    <0.001 |
|                 i_pipe                                                          |    <0.001 |
|               RT[25].ADDSUB                                                     |    <0.001 |
|                 ADDSUB                                                          |    <0.001 |
|                   Q_DEL                                                         |    <0.001 |
|                     i_pipe                                                      |    <0.001 |
|               RT[25].Q_DEL                                                      |    <0.001 |
|                 i_pipe                                                          |    <0.001 |
|               RT[2].ADDSUB                                                      |    <0.001 |
|                 ADDSUB                                                          |    <0.001 |
|                   Q_DEL                                                         |    <0.001 |
|                     i_pipe                                                      |    <0.001 |
|               RT[2].MANT_DEL                                                    |    <0.001 |
|                 i_pipe                                                          |    <0.001 |
|               RT[2].Q_DEL                                                       |    <0.001 |
|                 i_pipe                                                          |    <0.001 |
|               RT[3].ADDSUB                                                      |    <0.001 |
|                 ADDSUB                                                          |    <0.001 |
|                   Q_DEL                                                         |    <0.001 |
|                     i_pipe                                                      |    <0.001 |
|               RT[3].MANT_DEL                                                    |    <0.001 |
|                 i_pipe                                                          |    <0.001 |
|               RT[4].ADDSUB                                                      |    <0.001 |
|                 ADDSUB                                                          |    <0.001 |
|                   Q_DEL                                                         |    <0.001 |
|                     i_pipe                                                      |    <0.001 |
|               RT[4].MANT_DEL                                                    |    <0.001 |
|                 i_pipe                                                          |    <0.001 |
|               RT[5].ADDSUB                                                      |    <0.001 |
|                 ADDSUB                                                          |    <0.001 |
|                   Q_DEL                                                         |    <0.001 |
|                     i_pipe                                                      |    <0.001 |
|               RT[5].MANT_DEL                                                    |    <0.001 |
|                 i_pipe                                                          |    <0.001 |
|               RT[6].ADDSUB                                                      |    <0.001 |
|                 ADDSUB                                                          |    <0.001 |
|                   Q_DEL                                                         |    <0.001 |
|                     i_pipe                                                      |    <0.001 |
|               RT[6].MANT_DEL                                                    |    <0.001 |
|                 i_pipe                                                          |    <0.001 |
|               RT[7].ADDSUB                                                      |    <0.001 |
|                 ADDSUB                                                          |    <0.001 |
|                   Q_DEL                                                         |    <0.001 |
|                     i_pipe                                                      |    <0.001 |
|               RT[7].MANT_DEL                                                    |    <0.001 |
|                 i_pipe                                                          |    <0.001 |
|               RT[8].ADDSUB                                                      |    <0.001 |
|                 ADDSUB                                                          |    <0.001 |
|                   Q_DEL                                                         |    <0.001 |
|                     i_pipe                                                      |    <0.001 |
|               RT[8].MANT_DEL                                                    |    <0.001 |
|                 i_pipe                                                          |    <0.001 |
|               RT[9].ADDSUB                                                      |    <0.001 |
|                 ADDSUB                                                          |    <0.001 |
|                   Q_DEL                                                         |    <0.001 |
|                     i_pipe                                                      |    <0.001 |
|               RT[9].MANT_DEL                                                    |    <0.001 |
|                 i_pipe                                                          |    <0.001 |
|             OP                                                                  |    <0.001 |
|             ROUND                                                               |    <0.001 |
|               EXP_ADD.ADD                                                       |    <0.001 |
|               EXP_IN_DELAY.EXP_IN_DEL                                           |    <0.001 |
|                 i_pipe                                                          |    <0.001 |
|               EXP_IN_DELAY.EXP_OFF_OP_DEL                                       |    <0.001 |
|                 i_pipe                                                          |    <0.001 |
|               LOGIC.RND1                                                        |    <0.001 |
|                 Q_DEL                                                           |    <0.001 |
|                   i_pipe                                                        |    <0.001 |
|               LOGIC.RND2                                                        |    <0.001 |
|                 Q_DEL                                                           |    <0.001 |
|                   i_pipe                                                        |    <0.001 |
|               RND_BIT_GEN                                                       |    <0.001 |
|                 NORM_1_OR_0.STRUCT_REQ.GENERAL.RND1                             |    <0.001 |
|           i_nd_to_rdy                                                           |    <0.001 |
|           need_combiner.use_2to1.skid_buffer_combiner                           |    <0.001 |
|     floating_point_3                                                            |     0.002 |
|       U0                                                                        |     0.002 |
|         i_synth                                                                 |     0.002 |
|           MULT.OP                                                               |     0.002 |
|             EXP                                                                 |    <0.001 |
|               COND_DET_A                                                        |    <0.001 |
|                 EXP_DET_LUT.EXP_ALL_ONE_DEL                                     |    <0.001 |
|                   i_pipe                                                        |    <0.001 |
|                 EXP_DET_LUT.EXP_ALL_ZERO_DEL                                    |    <0.001 |
|                   i_pipe                                                        |    <0.001 |
|                 MANT_CARRY.MANT_ALL_ZERO_DET                                    |    <0.001 |
|                   CARRY_ZERO_DET                                                |    <0.001 |
|               COND_DET_B                                                        |    <0.001 |
|                 EXP_DET_LUT.EXP_ALL_ONE_DEL                                     |    <0.001 |
|                   i_pipe                                                        |    <0.001 |
|                 EXP_DET_LUT.EXP_ALL_ZERO_DEL                                    |    <0.001 |
|                   i_pipe                                                        |    <0.001 |
|                 MANT_CARRY.MANT_ALL_ZERO_DET                                    |    <0.001 |
|                   CARRY_ZERO_DET                                                |    <0.001 |
|               EXP_ADD.C_CHAIN                                                   |    <0.001 |
|                 Q_DEL                                                           |    <0.001 |
|                   i_pipe                                                        |    <0.001 |
|               FLOW_DEC_DEL                                                      |    <0.001 |
|                 i_pipe                                                          |    <0.001 |
|               IP_SIGN_DELAY                                                     |    <0.001 |
|                 i_pipe                                                          |    <0.001 |
|               PROD_DELAY                                                        |    <0.001 |
|                 i_pipe                                                          |    <0.001 |
|               SIGN_UP_DELAY                                                     |    <0.001 |
|                 i_pipe                                                          |    <0.001 |
|               SIG_DELAY                                                         |    <0.001 |
|                 i_pipe                                                          |    <0.001 |
|               STATE_DEC_DELAY                                                   |    <0.001 |
|                 i_pipe                                                          |    <0.001 |
|               STATE_DELAY                                                       |    <0.001 |
|                 i_pipe                                                          |    <0.001 |
|               STATE_UP_DELAY                                                    |    <0.001 |
|                 i_pipe                                                          |    <0.001 |
|             MULT                                                                |    <0.001 |
|               MULT_GEN_VARIANT.FIX_MULT                                         |    <0.001 |
|                 MULT                                                            |    <0.001 |
|                   gDSP.gDSP_only.iDSP                                           |    <0.001 |
|                     use_prim.has_zero_detect.zd_a1b2.multi_dsp_output.zd_delay0 |    <0.001 |
|                 OP_REG.MANT_DEL                                                 |    <0.001 |
|                   i_pipe                                                        |    <0.001 |
|                 OP_REG.ZERO_DET_DEL                                             |    <0.001 |
|                   i_pipe                                                        |    <0.001 |
|             OP                                                                  |    <0.001 |
|             R_AND_R                                                             |    <0.001 |
|               LOGIC.R_AND_R                                                     |    <0.001 |
|                 EXP_ADD.ADD                                                     |    <0.001 |
|                 EXP_INC_DELAY                                                   |    <0.001 |
|                   i_pipe                                                        |    <0.001 |
|                 EXP_IN_DELAY.EXP_IN_DEL                                         |    <0.001 |
|                   i_pipe                                                        |    <0.001 |
|                 EXP_IN_DELAY.EXP_OFF_OP_DEL                                     |    <0.001 |
|                   i_pipe                                                        |    <0.001 |
|                 LOGIC.RND1                                                      |    <0.001 |
|                   Q_DEL                                                         |    <0.001 |
|                     i_pipe                                                      |    <0.001 |
|                 LOGIC.RND2                                                      |    <0.001 |
|                   Q_DEL                                                         |    <0.001 |
|                     i_pipe                                                      |    <0.001 |
|                 MANT_RND2_DEL                                                   |    <0.001 |
|                   i_pipe                                                        |    <0.001 |
|                 NORMALIZE_RND2_DEL                                              |    <0.001 |
|                   i_pipe                                                        |    <0.001 |
|                 RND_BIT_GEN                                                     |    <0.001 |
|                   NORM_1_OR_0.STRUCT_REQ.GENERAL.RND1                           |    <0.001 |
|           i_nd_to_rdy                                                           |    <0.001 |
|           need_combiner.use_2to1.skid_buffer_combiner                           |    <0.001 |
|     floating_point_4                                                            |     0.004 |
|       U0                                                                        |     0.004 |
|         i_synth                                                                 |     0.004 |
|           FIX_TO_FLT_OP.SPD.OP                                                  |     0.003 |
|             EXP                                                                 |    <0.001 |
|               EXP_MOD_DEL                                                       |    <0.001 |
|                 i_pipe                                                          |    <0.001 |
|               ZERO_DELAY                                                        |    <0.001 |
|                 i_pipe                                                          |    <0.001 |
|               a_is_signed.IP_SIGN_DELAY                                         |    <0.001 |
|                 i_pipe                                                          |    <0.001 |
|             FIXED_DATA_SIGNED.M_ABS                                             |    <0.001 |
|               Q_DEL                                                             |    <0.001 |
|                 i_pipe                                                          |    <0.001 |
|             LZE                                                                 |    <0.001 |
|               ENCODE[0].DIST_DEL                                                |    <0.001 |
|                 i_pipe                                                          |    <0.001 |
|               ENCODE[0].MUX_0                                                   |    <0.001 |
|                 OP_DEL                                                          |    <0.001 |
|                   i_pipe                                                        |    <0.001 |
|               ENCODE[0].MUX_Z                                                   |    <0.001 |
|                 OP_DEL                                                          |    <0.001 |
|                   i_pipe                                                        |    <0.001 |
|               ENCODE[1].DIST_DEL                                                |    <0.001 |
|                 i_pipe                                                          |    <0.001 |
|               ENCODE[1].MUX_0                                                   |    <0.001 |
|                 OP_DEL                                                          |    <0.001 |
|                   i_pipe                                                        |    <0.001 |
|               ZERO_DET_CC_1                                                     |    <0.001 |
|               ZERO_DET_CC_2.CC                                                  |    <0.001 |
|             NEED_Z_DET.Z_DET                                                    |    <0.001 |
|               ENCODE[0].DIST_OVER_DEL                                           |    <0.001 |
|                 i_pipe                                                          |    <0.001 |
|               ENCODE[0].Z_DET_DEL                                               |    <0.001 |
|                 i_pipe                                                          |    <0.001 |
|               ENCODE[1].Z_DET_DEL                                               |    <0.001 |
|                 i_pipe                                                          |    <0.001 |
|               Z_C_DEL                                                           |    <0.001 |
|                 i_pipe                                                          |    <0.001 |
|             NORM_SHIFT                                                          |    <0.001 |
|               MUX_LOOP[0].DEL_SHIFT                                             |    <0.001 |
|                 i_pipe                                                          |    <0.001 |
|               MUX_LOOP[1].DEL_SHIFT                                             |    <0.001 |
|                 i_pipe                                                          |    <0.001 |
|             OP                                                                  |    <0.001 |
|             ROUND                                                               |    <0.001 |
|               LOGIC.RND1                                                        |    <0.001 |
|                 Q_DEL                                                           |    <0.001 |
|                   i_pipe                                                        |    <0.001 |
|               LOGIC.RND2                                                        |    <0.001 |
|                 Q_DEL                                                           |    <0.001 |
|                   i_pipe                                                        |    <0.001 |
|               RND_BIT_GEN                                                       |    <0.001 |
|                 NORM_1_OR_0.STRUCT_REQ.GENERAL.RND1                             |    <0.001 |
|             Z_C_DEL                                                             |    <0.001 |
|               i_pipe                                                            |    <0.001 |
|           i_nd_to_rdy                                                           |    <0.001 |
|           need_combiner.use_2to1.skid_buffer_combiner                           |    <0.001 |
|     floating_point_5                                                            |     0.002 |
|       U0                                                                        |     0.002 |
|         i_synth                                                                 |     0.002 |
|           FLT_TO_FIX_OP.SPD.OP                                                  |     0.001 |
|             ALIGN_DIST_DEL                                                      |    <0.001 |
|               DEL                                                               |    <0.001 |
|                 i_pipe                                                          |    <0.001 |
|             ALIGN_SHIFT                                                         |    <0.001 |
|               MUX_LOOP[0].DEL_SHIFT                                             |    <0.001 |
|                 i_pipe                                                          |    <0.001 |
|               MUX_LOOP[1].DEL_SHIFT                                             |    <0.001 |
|                 i_pipe                                                          |    <0.001 |
|               MUX_LOOP[1].SKEW_DIST_DEL.DEL_DIST                                |    <0.001 |
|                 i_pipe                                                          |    <0.001 |
|               MUX_LOOP[2].DEL_SHIFT                                             |    <0.001 |
|                 i_pipe                                                          |    <0.001 |
|               MUX_LOOP[2].SKEW_DIST_DEL.DEL_DIST                                |    <0.001 |
|                 i_pipe                                                          |    <0.001 |
|             ALIGN_Z_D                                                           |    <0.001 |
|               EQ_ZERO                                                           |    <0.001 |
|                 CARRY_ZERO_DET                                                  |    <0.001 |
|               MUX_LOOP[0].DEL_Z_D                                               |    <0.001 |
|                 i_pipe                                                          |    <0.001 |
|               MUX_LOOP[1].DEL_Z_D                                               |    <0.001 |
|                 i_pipe                                                          |    <0.001 |
|               MUX_LOOP[1].SKEW_DIST_DEL.DEL_DIST                                |    <0.001 |
|                 i_pipe                                                          |    <0.001 |
|               MUX_LOOP[2].DEL_Z_D                                               |    <0.001 |
|                 i_pipe                                                          |    <0.001 |
|               MUX_LOOP[2].SKEW_DIST_DEL.DEL_DIST                                |    <0.001 |
|                 i_pipe                                                          |    <0.001 |
|             A_MANT_ALL_ZERO_P0_DEL                                              |    <0.001 |
|               i_pipe                                                            |    <0.001 |
|             COND_DET                                                            |    <0.001 |
|               EXP_DET_LUT.EXP_ALL_ONE_DEL                                       |    <0.001 |
|                 i_pipe                                                          |    <0.001 |
|               EXP_DET_LUT.EXP_ALL_ZERO_DEL                                      |    <0.001 |
|                 i_pipe                                                          |    <0.001 |
|             DEL_SIGN                                                            |    <0.001 |
|               i_pipe                                                            |    <0.001 |
|             MANT_P0_REG                                                         |    <0.001 |
|               i_pipe                                                            |    <0.001 |
|             OP_STATE_P1_REG                                                     |    <0.001 |
|               i_pipe                                                            |    <0.001 |
|             ROUND                                                               |    <0.001 |
|               Q_DEL                                                             |    <0.001 |
|                 i_pipe                                                          |    <0.001 |
|             SIGN_DEL                                                            |    <0.001 |
|               i_pipe                                                            |    <0.001 |
|             SIGN_P0_REG                                                         |    <0.001 |
|               i_pipe                                                            |    <0.001 |
|             ZERO_DET_DIST_DEL                                                   |    <0.001 |
|               DEL                                                               |    <0.001 |
|                 i_pipe                                                          |    <0.001 |
|           i_nd_to_rdy                                                           |    <0.001 |
|           need_combiner.use_2to1.skid_buffer_combiner                           |    <0.001 |
|     floating_point_6                                                            |     0.012 |
|       U0                                                                        |     0.012 |
|         i_synth                                                                 |     0.012 |
|           SQRT_OP.SPD.OP                                                        |     0.011 |
|             i_mant_calc.EXP                                                     |    <0.001 |
|               COND_DET_A                                                        |    <0.001 |
|                 EXP_DET_LUT.EXP_ALL_ONE_DEL                                     |    <0.001 |
|                   i_pipe                                                        |    <0.001 |
|                 EXP_DET_LUT.EXP_ALL_ZERO_DEL                                    |    <0.001 |
|                   i_pipe                                                        |    <0.001 |
|                 MANT_LUTS.CHUNK_IS_ZERO_DEL                                     |    <0.001 |
|                   i_pipe                                                        |    <0.001 |
|               EXP_SIG_DEL                                                       |    <0.001 |
|                 i_pipe                                                          |    <0.001 |
|               SIGN_DELAY                                                        |    <0.001 |
|                 i_pipe                                                          |    <0.001 |
|               SIGN_DET_DELAY                                                    |    <0.001 |
|                 i_pipe                                                          |    <0.001 |
|               STATE_DEC_DELAY                                                   |    <0.001 |
|                 i_pipe                                                          |    <0.001 |
|               STATE_DELAY                                                       |    <0.001 |
|                 i_pipe                                                          |    <0.001 |
|             i_mant_calc.MANT_DEL                                                |    <0.001 |
|               i_pipe                                                            |    <0.001 |
|             i_mant_calc.MANT_SQRT                                               |     0.010 |
|               RT[0].ADDSUB                                                      |    <0.001 |
|                 ADDSUB                                                          |    <0.001 |
|                   Q_DEL                                                         |    <0.001 |
|                     i_pipe                                                      |    <0.001 |
|               RT[0].MA_DEL.MANT_DEL                                             |    <0.001 |
|                 i_pipe                                                          |    <0.001 |
|               RT[10].ADDSUB                                                     |    <0.001 |
|                 ADDSUB                                                          |    <0.001 |
|                   Q_DEL                                                         |    <0.001 |
|                     i_pipe                                                      |    <0.001 |
|               RT[10].MA_DEL.MANT_DEL                                            |    <0.001 |
|                 i_pipe                                                          |    <0.001 |
|               RT[10].Q_DEL                                                      |    <0.001 |
|                 i_pipe                                                          |    <0.001 |
|               RT[11].ADDSUB                                                     |    <0.001 |
|                 ADDSUB                                                          |    <0.001 |
|                   Q_DEL                                                         |    <0.001 |
|                     i_pipe                                                      |    <0.001 |
|               RT[11].MA_DEL.MANT_DEL                                            |    <0.001 |
|                 i_pipe                                                          |    <0.001 |
|               RT[11].Q_DEL                                                      |    <0.001 |
|                 i_pipe                                                          |    <0.001 |
|               RT[12].ADDSUB                                                     |    <0.001 |
|                 ADDSUB                                                          |    <0.001 |
|                   Q_DEL                                                         |    <0.001 |
|                     i_pipe                                                      |    <0.001 |
|               RT[12].Q_DEL                                                      |    <0.001 |
|                 i_pipe                                                          |    <0.001 |
|               RT[13].ADDSUB                                                     |    <0.001 |
|                 ADDSUB                                                          |    <0.001 |
|                   Q_DEL                                                         |    <0.001 |
|                     i_pipe                                                      |    <0.001 |
|               RT[13].Q_DEL                                                      |    <0.001 |
|                 i_pipe                                                          |    <0.001 |
|               RT[14].ADDSUB                                                     |    <0.001 |
|                 ADDSUB                                                          |    <0.001 |
|                   Q_DEL                                                         |    <0.001 |
|                     i_pipe                                                      |    <0.001 |
|               RT[14].Q_DEL                                                      |    <0.001 |
|                 i_pipe                                                          |    <0.001 |
|               RT[15].ADDSUB                                                     |    <0.001 |
|                 ADDSUB                                                          |    <0.001 |
|                   Q_DEL                                                         |    <0.001 |
|                     i_pipe                                                      |    <0.001 |
|               RT[15].Q_DEL                                                      |    <0.001 |
|                 i_pipe                                                          |    <0.001 |
|               RT[16].ADDSUB                                                     |    <0.001 |
|                 ADDSUB                                                          |    <0.001 |
|                   Q_DEL                                                         |    <0.001 |
|                     i_pipe                                                      |    <0.001 |
|               RT[16].Q_DEL                                                      |    <0.001 |
|                 i_pipe                                                          |    <0.001 |
|               RT[17].ADDSUB                                                     |    <0.001 |
|                 ADDSUB                                                          |    <0.001 |
|                   Q_DEL                                                         |    <0.001 |
|                     i_pipe                                                      |    <0.001 |
|               RT[17].Q_DEL                                                      |    <0.001 |
|                 i_pipe                                                          |    <0.001 |
|               RT[18].ADDSUB                                                     |    <0.001 |
|                 ADDSUB                                                          |    <0.001 |
|                   Q_DEL                                                         |    <0.001 |
|                     i_pipe                                                      |    <0.001 |
|               RT[18].Q_DEL                                                      |    <0.001 |
|                 i_pipe                                                          |    <0.001 |
|               RT[19].ADDSUB                                                     |    <0.001 |
|                 ADDSUB                                                          |    <0.001 |
|                   Q_DEL                                                         |    <0.001 |
|                     i_pipe                                                      |    <0.001 |
|               RT[19].Q_DEL                                                      |    <0.001 |
|                 i_pipe                                                          |    <0.001 |
|               RT[1].ADDSUB                                                      |    <0.001 |
|                 ADDSUB                                                          |    <0.001 |
|                   Q_DEL                                                         |    <0.001 |
|                     i_pipe                                                      |    <0.001 |
|               RT[1].MA_DEL.MANT_DEL                                             |    <0.001 |
|                 i_pipe                                                          |    <0.001 |
|               RT[1].Q_DEL                                                       |    <0.001 |
|                 i_pipe                                                          |    <0.001 |
|               RT[20].ADDSUB                                                     |    <0.001 |
|                 ADDSUB                                                          |    <0.001 |
|                   Q_DEL                                                         |    <0.001 |
|                     i_pipe                                                      |    <0.001 |
|               RT[20].Q_DEL                                                      |    <0.001 |
|                 i_pipe                                                          |    <0.001 |
|               RT[21].ADDSUB                                                     |    <0.001 |
|                 ADDSUB                                                          |    <0.001 |
|                   Q_DEL                                                         |    <0.001 |
|                     i_pipe                                                      |    <0.001 |
|               RT[21].Q_DEL                                                      |    <0.001 |
|                 i_pipe                                                          |    <0.001 |
|               RT[22].ADDSUB                                                     |    <0.001 |
|                 ADDSUB                                                          |    <0.001 |
|                   Q_DEL                                                         |    <0.001 |
|                     i_pipe                                                      |    <0.001 |
|               RT[22].Q_DEL                                                      |    <0.001 |
|                 i_pipe                                                          |    <0.001 |
|               RT[23].ADDSUB                                                     |    <0.001 |
|                 ADDSUB                                                          |    <0.001 |
|                   Q_DEL                                                         |    <0.001 |
|                     i_pipe                                                      |    <0.001 |
|               RT[23].Q_DEL                                                      |    <0.001 |
|                 i_pipe                                                          |    <0.001 |
|               RT[24].ADDSUB                                                     |    <0.001 |
|                 ADDSUB                                                          |    <0.001 |
|                   Q_DEL                                                         |    <0.001 |
|                     i_pipe                                                      |    <0.001 |
|               RT[24].Q_DEL                                                      |    <0.001 |
|                 i_pipe                                                          |    <0.001 |
|               RT[2].ADDSUB                                                      |    <0.001 |
|                 ADDSUB                                                          |    <0.001 |
|                   Q_DEL                                                         |    <0.001 |
|                     i_pipe                                                      |    <0.001 |
|               RT[2].MA_DEL.MANT_DEL                                             |    <0.001 |
|                 i_pipe                                                          |    <0.001 |
|               RT[2].Q_DEL                                                       |    <0.001 |
|                 i_pipe                                                          |    <0.001 |
|               RT[3].ADDSUB                                                      |    <0.001 |
|                 ADDSUB                                                          |    <0.001 |
|                   Q_DEL                                                         |    <0.001 |
|                     i_pipe                                                      |    <0.001 |
|               RT[3].MA_DEL.MANT_DEL                                             |    <0.001 |
|                 i_pipe                                                          |    <0.001 |
|               RT[3].Q_DEL                                                       |    <0.001 |
|                 i_pipe                                                          |    <0.001 |
|               RT[4].ADDSUB                                                      |    <0.001 |
|                 ADDSUB                                                          |    <0.001 |
|                   Q_DEL                                                         |    <0.001 |
|                     i_pipe                                                      |    <0.001 |
|               RT[4].MA_DEL.MANT_DEL                                             |    <0.001 |
|                 i_pipe                                                          |    <0.001 |
|               RT[4].Q_DEL                                                       |    <0.001 |
|                 i_pipe                                                          |    <0.001 |
|               RT[5].ADDSUB                                                      |    <0.001 |
|                 ADDSUB                                                          |    <0.001 |
|                   Q_DEL                                                         |    <0.001 |
|                     i_pipe                                                      |    <0.001 |
|               RT[5].MA_DEL.MANT_DEL                                             |    <0.001 |
|                 i_pipe                                                          |    <0.001 |
|               RT[5].Q_DEL                                                       |    <0.001 |
|                 i_pipe                                                          |    <0.001 |
|               RT[6].ADDSUB                                                      |    <0.001 |
|                 ADDSUB                                                          |    <0.001 |
|                   Q_DEL                                                         |    <0.001 |
|                     i_pipe                                                      |    <0.001 |
|               RT[6].MA_DEL.MANT_DEL                                             |    <0.001 |
|                 i_pipe                                                          |    <0.001 |
|               RT[6].Q_DEL                                                       |    <0.001 |
|                 i_pipe                                                          |    <0.001 |
|               RT[7].ADDSUB                                                      |    <0.001 |
|                 ADDSUB                                                          |    <0.001 |
|                   Q_DEL                                                         |    <0.001 |
|                     i_pipe                                                      |    <0.001 |
|               RT[7].MA_DEL.MANT_DEL                                             |    <0.001 |
|                 i_pipe                                                          |    <0.001 |
|               RT[7].Q_DEL                                                       |    <0.001 |
|                 i_pipe                                                          |    <0.001 |
|               RT[8].ADDSUB                                                      |    <0.001 |
|                 ADDSUB                                                          |    <0.001 |
|                   Q_DEL                                                         |    <0.001 |
|                     i_pipe                                                      |    <0.001 |
|               RT[8].MA_DEL.MANT_DEL                                             |    <0.001 |
|                 i_pipe                                                          |    <0.001 |
|               RT[8].Q_DEL                                                       |    <0.001 |
|                 i_pipe                                                          |    <0.001 |
|               RT[9].ADDSUB                                                      |    <0.001 |
|                 ADDSUB                                                          |    <0.001 |
|                   Q_DEL                                                         |    <0.001 |
|                     i_pipe                                                      |    <0.001 |
|               RT[9].MA_DEL.MANT_DEL                                             |    <0.001 |
|                 i_pipe                                                          |    <0.001 |
|               RT[9].Q_DEL                                                       |    <0.001 |
|                 i_pipe                                                          |    <0.001 |
|             i_mant_calc.OP                                                      |    <0.001 |
|             i_mant_calc.ROUND                                                   |    <0.001 |
|               LOGIC.RND1                                                        |    <0.001 |
|                 Q_DEL                                                           |    <0.001 |
|                   i_pipe                                                        |    <0.001 |
|               LOGIC.RND2                                                        |    <0.001 |
|                 Q_DEL                                                           |    <0.001 |
|                   i_pipe                                                        |    <0.001 |
|               RND_BIT_GEN                                                       |    <0.001 |
|                 NORM_1_OR_0.STRUCT_REQ.SPECIAL.RND_CHAIN                        |    <0.001 |
|           i_nd_to_rdy                                                           |    <0.001 |
|           need_combiner.use_2to1.skid_buffer_combiner                           |    <0.001 |
|     xlconstant_0                                                                |     0.000 |
|     xlconstant_1                                                                |     0.000 |
|   reset_IBUF_inst                                                               |    <0.001 |
|   rs232_uart_rxd_IBUF_inst                                                      |    <0.001 |
+---------------------------------------------------------------------------------+-----------+


