5 d 1 * 0
8 /data/cf/uvpd1/sn3/trevorw/trevorw/projects/covered/diags/verilog -t main -vcd fsm10.1.vcd -o fsm10.1.cdd -y lib -v fsm10.1.v -D DUMP
3 0 $root "$root" NA 0 0 1
3 0 main "main" fsm10.1.v 1 58 1
2 1 53 8000c 1 3d 5002 0 0 1 26 2 $u1
1 clk 3 83000b 1 0 0 0 1 25 1102
1 reset 4 3000b 1 0 0 0 1 25 1002
1 head1 5 3000b 1 0 0 0 1 25 1102
1 head2 5 30012 1 0 0 0 1 25 2
1 tail1 6 3000b 1 0 0 0 1 25 1102
1 tail2 6 30012 1 0 0 0 1 25 2
1 valid1 7 3000b 1 0 0 0 1 25 1102
1 valid2 7 30013 1 0 0 0 1 25 2
4 1 1 0 0
3 0 fsma "main.fsm1" lib/fsma.v 1 46 1
2 2 23 110015 24 1 100c 0 0 1 9 clock
2 3 23 9000f 0 2a 1000 0 0 1 26 2
2 4 23 90015 37 27 100a 2 3 1 26 2
2 5 23 36003f 5 1 100c 0 0 2 9 next_state
2 6 23 290032 1 32 1004 0 0 2 9 STATE_IDLE
2 7 23 210032 6 1a 10cc 5 6 2 26 330a
2 8 23 210025 2 1 100c 0 0 1 9 reset
2 9 23 21003f 6 19 100c 7 8 2 26 330a
2 10 23 18001c 0 1 1410 0 0 2 9 state
2 11 23 18003f 12 38 e 9 10
2 12 35 230026 3 1 100c 0 0 1 9 tail
2 13 35 230026 0 2a 1000 0 0 1 26 2
2 14 35 230026 3 29 1008 12 13 1 26 2
2 15 35 1a001e 3 1 100c 0 0 1 9 valid
2 16 35 1a001e 0 2a 1000 0 0 1 26 2
2 17 35 1a001e 3 29 1008 15 16 1 26 2
2 18 35 120015 3 1 100c 0 0 1 9 head
2 19 35 120015 0 2a 1000 0 0 1 26 2
2 20 35 120015 3 29 1008 18 19 1 26 2
2 21 35 9000d 5 1 100c 0 0 2 9 state
2 22 35 9000d 0 2a 1000 0 0 2 26 a
2 23 35 9000d 5 29 1008 21 22 1 26 2
2 24 35 90015 6 2b 1008 20 23 1 26 2
2 25 35 9001e 6 2b 1008 17 24 1 26 2
2 26 35 90026 d 2b 100a 14 25 1 26 2
2 27 36 20006 6 3d 5002 0 0 1 26 2 $u2
2 28 0 0 5 1 100e 0 0 2 9 next_state
2 29 0 0 5 1 100e 0 0 2 9 state
1 STATE_IDLE 0 80000 1 0 31 0 2 17 0
1 STATE_HEAD 0 80000 1 0 31 0 2 21 1
1 STATE_DATA 0 80000 1 0 31 0 2 21 4
1 STATE_TAIL 0 80000 1 0 31 0 2 21 5
1 clock 9 a 1 0 0 0 1 25 1102
1 reset 10 a 1 0 0 0 1 25 1002
1 head 11 a 1 0 0 0 1 25 1102
1 tail 12 a 1 0 0 0 1 25 1102
1 valid 13 a 1 0 0 0 1 25 1102
1 state 20 3000b 1 0 1 0 2 25 330a
1 next_state 21 83000b 1 0 1 0 2 25 330a
4 29 f 29 29
4 28 f 28 28
4 11 6 4 4
4 4 1 11 0
4 27 6 26 0
4 26 1 27 0
6 29 28 1 02,08,08,0181,01,8103,038005,0580060106
3 1 fsma.$u2 "main.fsm1.$u2" lib/fsma.v 0 43 1
2 30 38 5000e 1 32 1004 0 0 2 9 STATE_IDLE
2 31 37 9000d d 1 100e 0 0 2 9 state
2 32 38 0 6 2d 114e 30 31 1 26 1102
2 33 39 5000e 1 32 1008 0 0 2 9 STATE_HEAD
2 34 39 0 3 2d 120e 33 31 1 26 1102
2 35 40 5000e 1 32 1008 0 0 2 9 STATE_DATA
2 36 40 0 2 2d 1206 35 31 1 26 102
2 37 41 5000e 1 32 1008 0 0 2 9 STATE_TAIL
2 38 41 0 2 2d 120e 37 31 1 26 1102
2 39 41 3d0046 1 32 1004 0 0 2 9 STATE_IDLE
2 40 41 300039 1 32 1008 0 0 2 9 STATE_HEAD
2 41 41 1f0039 1 1a 1104 39 40 2 26 30a
2 42 41 28002b 1 1 1004 0 0 1 9 head
2 43 41 200024 1 1 1004 0 0 1 9 valid
2 44 41 20002b 1 8 1044 42 43 1 26 1102
2 45 41 1f0046 1 19 1004 41 44 2 26 30a
2 46 41 12001b 0 1 1410 0 0 2 9 next_state
2 47 41 120046 1 37 16 45 46
2 48 40 3d0046 0 32 1010 0 0 2 9 STATE_DATA
2 49 40 300039 0 32 1010 0 0 2 9 STATE_TAIL
2 50 40 1f0039 0 1a 1030 48 49 2 26 a
2 51 40 28002b 0 1 1010 0 0 1 9 tail
2 52 40 200024 0 1 1010 0 0 1 9 valid
2 53 40 20002b 0 8 1030 51 52 1 26 2
2 54 40 1f0046 0 19 1030 50 53 2 26 a
2 55 40 12001b 0 1 1410 0 0 2 9 next_state
2 56 40 120046 0 37 32 54 55
2 57 39 3d0046 1 32 1008 0 0 2 9 STATE_DATA
2 58 39 300039 1 32 1008 0 0 2 9 STATE_TAIL
2 59 39 1f0039 1 1a 1208 57 58 2 26 300a
2 60 39 28002b 1 1 1018 0 0 1 9 tail
2 61 39 200024 1 1 1018 0 0 1 9 valid
2 62 39 20002b 1 8 1238 60 61 1 26 10002
2 63 39 1f0046 1 19 1038 59 62 2 26 300a
2 64 39 12001b 0 1 1410 0 0 2 9 next_state
2 65 39 120046 1 37 3a 63 64
2 66 38 3d0046 1 32 1004 0 0 2 9 STATE_IDLE
2 67 38 300039 1 32 1008 0 0 2 9 STATE_HEAD
2 68 38 1f0039 3 1a 110c 66 67 2 26 130a
2 69 38 28002b 3 1 100c 0 0 1 9 head
2 70 38 200024 3 1 100c 0 0 1 9 valid
2 71 38 20002b 3 8 124c 69 70 1 26 11102
2 72 38 1f0046 3 19 100c 68 71 2 26 130a
2 73 38 12001b 0 1 1410 0 0 2 9 next_state
2 74 38 120046 3 37 1e 72 73
4 47 0 0 0
4 38 0 47 0
4 56 0 0 0
4 36 0 56 38
4 65 0 0 0
4 34 0 65 36
4 74 0 0 0
4 32 11 74 34
3 0 fsma "main.fsm2" lib/fsma.v 1 46 1
2 75 23 110015 24 1 100c 0 0 1 9 clock
2 76 23 9000f 0 2a 1000 0 0 1 26 2
2 77 23 90015 37 27 100a 75 76 1 26 2
2 78 23 36003f 1 1 1004 0 0 2 9 next_state
2 79 23 290032 1 32 1004 0 0 2 9 STATE_IDLE
2 80 23 210032 2 1a 1044 78 79 2 26 30a
2 81 23 210025 2 1 100c 0 0 1 9 reset
2 82 23 21003f 2 19 1004 80 81 2 26 30a
2 83 23 18001c 0 1 1410 0 0 2 9 state
2 84 23 18003f 12 38 6 82 83
2 85 35 230026 1 1 1004 0 0 1 9 tail
2 86 35 230026 0 2a 1000 0 0 1 26 2
2 87 35 230026 1 29 1008 85 86 1 26 2
2 88 35 1a001e 1 1 1004 0 0 1 9 valid
2 89 35 1a001e 0 2a 1000 0 0 1 26 2
2 90 35 1a001e 1 29 1008 88 89 1 26 2
2 91 35 120015 1 1 1004 0 0 1 9 head
2 92 35 120015 0 2a 1000 0 0 1 26 2
2 93 35 120015 1 29 1008 91 92 1 26 2
2 94 35 9000d 2 1 1004 0 0 2 9 state
2 95 35 9000d 0 2a 1000 0 0 2 26 a
2 96 35 9000d 2 29 1008 94 95 1 26 2
2 97 35 90015 2 2b 1008 93 96 1 26 2
2 98 35 9001e 2 2b 1008 90 97 1 26 2
2 99 35 90026 5 2b 100a 87 98 1 26 2
2 100 36 20006 2 3d 5002 0 0 1 26 2 $u2
2 101 0 0 1 1 1006 0 0 2 9 next_state
2 102 0 0 2 1 1006 0 0 2 9 state
1 STATE_IDLE 0 80000 1 0 31 0 2 17 0
1 STATE_HEAD 0 80000 1 0 31 0 2 21 1
1 STATE_DATA 0 80000 1 0 31 0 2 21 4
1 STATE_TAIL 0 80000 1 0 31 0 2 21 5
1 clock 9 a 1 0 0 0 1 25 1102
1 reset 10 a 1 0 0 0 1 25 1002
1 head 11 a 1 0 0 0 1 25 2
1 tail 12 a 1 0 0 0 1 25 2
1 valid 13 a 1 0 0 0 1 25 2
1 state 20 3000b 1 0 1 0 2 25 a
1 next_state 21 83000b 1 0 1 0 2 25 a
4 102 f 102 102
4 101 f 101 101
4 84 6 77 77
4 77 1 84 0
4 100 6 99 0
4 99 1 100 0
6 102 101 1 02,08,08,0180,01,8003,038005,058006,06
3 1 fsma.$u2 "main.fsm2.$u2" lib/fsma.v 0 43 1
2 103 38 5000e 1 32 1004 0 0 2 9 STATE_IDLE
2 104 37 9000d 5 1 1006 0 0 2 9 state
2 105 38 0 2 2d 104e 103 104 1 26 1102
2 106 39 5000e 1 32 1008 0 0 2 9 STATE_HEAD
2 107 39 0 1 2d 1006 106 104 1 26 102
2 108 40 5000e 1 32 1008 0 0 2 9 STATE_DATA
2 109 40 0 1 2d 1006 108 104 1 26 102
2 110 41 5000e 1 32 1008 0 0 2 9 STATE_TAIL
2 111 41 0 1 2d 1006 110 104 1 26 102
2 112 41 3d0046 0 32 1010 0 0 2 9 STATE_IDLE
2 113 41 300039 0 32 1010 0 0 2 9 STATE_HEAD
2 114 41 1f0039 0 1a 1030 112 113 2 26 a
2 115 41 28002b 0 1 1010 0 0 1 9 head
2 116 41 200024 0 1 1010 0 0 1 9 valid
2 117 41 20002b 0 8 1030 115 116 1 26 2
2 118 41 1f0046 0 19 1030 114 117 2 26 a
2 119 41 12001b 0 1 1410 0 0 2 9 next_state
2 120 41 120046 0 37 32 118 119
2 121 40 3d0046 0 32 1010 0 0 2 9 STATE_DATA
2 122 40 300039 0 32 1010 0 0 2 9 STATE_TAIL
2 123 40 1f0039 0 1a 1030 121 122 2 26 a
2 124 40 28002b 0 1 1010 0 0 1 9 tail
2 125 40 200024 0 1 1010 0 0 1 9 valid
2 126 40 20002b 0 8 1030 124 125 1 26 2
2 127 40 1f0046 0 19 1030 123 126 2 26 a
2 128 40 12001b 0 1 1410 0 0 2 9 next_state
2 129 40 120046 0 37 32 127 128
2 130 39 3d0046 0 32 1010 0 0 2 9 STATE_DATA
2 131 39 300039 0 32 1010 0 0 2 9 STATE_TAIL
2 132 39 1f0039 0 1a 1030 130 131 2 26 a
2 133 39 28002b 0 1 1010 0 0 1 9 tail
2 134 39 200024 0 1 1010 0 0 1 9 valid
2 135 39 20002b 0 8 1030 133 134 1 26 2
2 136 39 1f0046 0 19 1030 132 135 2 26 a
2 137 39 12001b 0 1 1410 0 0 2 9 next_state
2 138 39 120046 0 37 32 136 137
2 139 38 3d0046 1 32 1004 0 0 2 9 STATE_IDLE
2 140 38 300039 1 32 1008 0 0 2 9 STATE_HEAD
2 141 38 1f0039 1 1a 1104 139 140 2 26 30a
2 142 38 28002b 1 1 1004 0 0 1 9 head
2 143 38 200024 1 1 1004 0 0 1 9 valid
2 144 38 20002b 1 8 1044 142 143 1 26 1102
2 145 38 1f0046 1 19 1004 141 144 2 26 30a
2 146 38 12001b 0 1 1410 0 0 2 9 next_state
2 147 38 120046 1 37 16 145 146
4 120 0 0 0
4 111 0 120 0
4 129 0 0 0
4 109 0 129 111
4 138 0 0 0
4 107 0 138 109
4 147 0 0 0
4 105 11 147 107
3 1 main.$u0 "main.$u0" fsm10.1.v 0 51 1
3 1 main.$u1 "main.$u1" fsm10.1.v 0 56 1
2 148 54 7000a 1 0 21004 0 0 1 16 0
2 149 54 10003 0 1 1410 0 0 1 9 clk
2 150 54 1000a 1 37 16 148 149
2 151 55 120012 1 0 1008 0 0 32 52 4 0 0 0 0 0 0 0
2 152 55 100013 49 2c 900a 151 0 32 26 aa aa aa aa aa aa aa aa
2 153 55 1c001e 24 1 101c 0 0 1 9 clk
2 154 55 1b001b 24 1b 102c 153 0 1 26 1102
2 155 55 150017 0 1 1410 0 0 1 9 clk
2 156 55 15001e 24 37 3e 154 155
4 156 6 152 152
4 152 0 156 0
4 150 11 152 152
