<stg><name>normalize<array<ap_fixed,42u>,array<ap_fixed<16,6,5,3,0>,42u>,config17></name>


<trans_list>

<trans id="178" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="3" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="672" op_0_bw="672" op_1_bw="672">
<![CDATA[
entry:3 %layer15_out_read = read i672 @_ssdm_op_Read.ap_fifo.volatile.i672P0A, i672 %layer15_out

]]></Node>
<StgValue><ssdm name="layer15_out_read"/></StgValue>
</operation>

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="16" op_0_bw="672">
<![CDATA[
entry:4 %trunc_ln1273 = trunc i672 %layer15_out_read

]]></Node>
<StgValue><ssdm name="trunc_ln1273"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="16" op_0_bw="16" op_1_bw="672" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:8 %tmp_117 = partselect i16 @_ssdm_op_PartSelect.i16.i672.i32.i32, i672 %layer15_out_read, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="tmp_117"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="16" op_0_bw="16" op_1_bw="672" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:12 %tmp_118 = partselect i16 @_ssdm_op_PartSelect.i16.i672.i32.i32, i672 %layer15_out_read, i32 32, i32 47

]]></Node>
<StgValue><ssdm name="tmp_118"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="16" op_0_bw="16" op_1_bw="672" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:16 %tmp_119 = partselect i16 @_ssdm_op_PartSelect.i16.i672.i32.i32, i672 %layer15_out_read, i32 48, i32 63

]]></Node>
<StgValue><ssdm name="tmp_119"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="16" op_0_bw="16" op_1_bw="672" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:20 %tmp_120 = partselect i16 @_ssdm_op_PartSelect.i16.i672.i32.i32, i672 %layer15_out_read, i32 64, i32 79

]]></Node>
<StgValue><ssdm name="tmp_120"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="16" op_0_bw="16" op_1_bw="672" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:24 %tmp_121 = partselect i16 @_ssdm_op_PartSelect.i16.i672.i32.i32, i672 %layer15_out_read, i32 80, i32 95

]]></Node>
<StgValue><ssdm name="tmp_121"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="16" op_0_bw="16" op_1_bw="672" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:28 %tmp_122 = partselect i16 @_ssdm_op_PartSelect.i16.i672.i32.i32, i672 %layer15_out_read, i32 96, i32 111

]]></Node>
<StgValue><ssdm name="tmp_122"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="16" op_0_bw="16" op_1_bw="672" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:32 %tmp_123 = partselect i16 @_ssdm_op_PartSelect.i16.i672.i32.i32, i672 %layer15_out_read, i32 112, i32 127

]]></Node>
<StgValue><ssdm name="tmp_123"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="16" op_0_bw="16" op_1_bw="672" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:36 %tmp_124 = partselect i16 @_ssdm_op_PartSelect.i16.i672.i32.i32, i672 %layer15_out_read, i32 128, i32 143

]]></Node>
<StgValue><ssdm name="tmp_124"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="16" op_0_bw="16" op_1_bw="672" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:40 %tmp_125 = partselect i16 @_ssdm_op_PartSelect.i16.i672.i32.i32, i672 %layer15_out_read, i32 144, i32 159

]]></Node>
<StgValue><ssdm name="tmp_125"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="16" op_0_bw="16" op_1_bw="672" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:44 %tmp_126 = partselect i16 @_ssdm_op_PartSelect.i16.i672.i32.i32, i672 %layer15_out_read, i32 160, i32 175

]]></Node>
<StgValue><ssdm name="tmp_126"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="16" op_0_bw="16" op_1_bw="672" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:48 %tmp_127 = partselect i16 @_ssdm_op_PartSelect.i16.i672.i32.i32, i672 %layer15_out_read, i32 176, i32 191

]]></Node>
<StgValue><ssdm name="tmp_127"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="16" op_0_bw="16" op_1_bw="672" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:52 %tmp_128 = partselect i16 @_ssdm_op_PartSelect.i16.i672.i32.i32, i672 %layer15_out_read, i32 192, i32 207

]]></Node>
<StgValue><ssdm name="tmp_128"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="16" op_0_bw="16" op_1_bw="672" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:56 %tmp_129 = partselect i16 @_ssdm_op_PartSelect.i16.i672.i32.i32, i672 %layer15_out_read, i32 208, i32 223

]]></Node>
<StgValue><ssdm name="tmp_129"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="16" op_0_bw="16" op_1_bw="672" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:60 %tmp_130 = partselect i16 @_ssdm_op_PartSelect.i16.i672.i32.i32, i672 %layer15_out_read, i32 224, i32 239

]]></Node>
<StgValue><ssdm name="tmp_130"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="16" op_0_bw="16" op_1_bw="672" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:64 %tmp_131 = partselect i16 @_ssdm_op_PartSelect.i16.i672.i32.i32, i672 %layer15_out_read, i32 240, i32 255

]]></Node>
<StgValue><ssdm name="tmp_131"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="16" op_0_bw="16" op_1_bw="672" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:68 %tmp_132 = partselect i16 @_ssdm_op_PartSelect.i16.i672.i32.i32, i672 %layer15_out_read, i32 256, i32 271

]]></Node>
<StgValue><ssdm name="tmp_132"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="16" op_0_bw="16" op_1_bw="672" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:72 %tmp_133 = partselect i16 @_ssdm_op_PartSelect.i16.i672.i32.i32, i672 %layer15_out_read, i32 272, i32 287

]]></Node>
<StgValue><ssdm name="tmp_133"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="16" op_0_bw="16" op_1_bw="672" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:76 %tmp_134 = partselect i16 @_ssdm_op_PartSelect.i16.i672.i32.i32, i672 %layer15_out_read, i32 288, i32 303

]]></Node>
<StgValue><ssdm name="tmp_134"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="16" op_0_bw="16" op_1_bw="672" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:80 %tmp_135 = partselect i16 @_ssdm_op_PartSelect.i16.i672.i32.i32, i672 %layer15_out_read, i32 304, i32 319

]]></Node>
<StgValue><ssdm name="tmp_135"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="16" op_0_bw="16" op_1_bw="672" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:84 %tmp_136 = partselect i16 @_ssdm_op_PartSelect.i16.i672.i32.i32, i672 %layer15_out_read, i32 320, i32 335

]]></Node>
<StgValue><ssdm name="tmp_136"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="16" op_0_bw="16" op_1_bw="672" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:88 %tmp_137 = partselect i16 @_ssdm_op_PartSelect.i16.i672.i32.i32, i672 %layer15_out_read, i32 336, i32 351

]]></Node>
<StgValue><ssdm name="tmp_137"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="16" op_0_bw="16" op_1_bw="672" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:92 %tmp_138 = partselect i16 @_ssdm_op_PartSelect.i16.i672.i32.i32, i672 %layer15_out_read, i32 352, i32 367

]]></Node>
<StgValue><ssdm name="tmp_138"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="16" op_0_bw="16" op_1_bw="672" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:96 %tmp_139 = partselect i16 @_ssdm_op_PartSelect.i16.i672.i32.i32, i672 %layer15_out_read, i32 368, i32 383

]]></Node>
<StgValue><ssdm name="tmp_139"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="16" op_0_bw="16" op_1_bw="672" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:100 %tmp_140 = partselect i16 @_ssdm_op_PartSelect.i16.i672.i32.i32, i672 %layer15_out_read, i32 384, i32 399

]]></Node>
<StgValue><ssdm name="tmp_140"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="16" op_0_bw="16" op_1_bw="672" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:104 %tmp_141 = partselect i16 @_ssdm_op_PartSelect.i16.i672.i32.i32, i672 %layer15_out_read, i32 400, i32 415

]]></Node>
<StgValue><ssdm name="tmp_141"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="16" op_0_bw="16" op_1_bw="672" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:108 %tmp_142 = partselect i16 @_ssdm_op_PartSelect.i16.i672.i32.i32, i672 %layer15_out_read, i32 416, i32 431

]]></Node>
<StgValue><ssdm name="tmp_142"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="16" op_0_bw="16" op_1_bw="672" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:112 %tmp_143 = partselect i16 @_ssdm_op_PartSelect.i16.i672.i32.i32, i672 %layer15_out_read, i32 432, i32 447

]]></Node>
<StgValue><ssdm name="tmp_143"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="16" op_0_bw="16" op_1_bw="672" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:116 %tmp_144 = partselect i16 @_ssdm_op_PartSelect.i16.i672.i32.i32, i672 %layer15_out_read, i32 448, i32 463

]]></Node>
<StgValue><ssdm name="tmp_144"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="16" op_0_bw="16" op_1_bw="672" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:120 %tmp_145 = partselect i16 @_ssdm_op_PartSelect.i16.i672.i32.i32, i672 %layer15_out_read, i32 464, i32 479

]]></Node>
<StgValue><ssdm name="tmp_145"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="16" op_0_bw="16" op_1_bw="672" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:124 %tmp_146 = partselect i16 @_ssdm_op_PartSelect.i16.i672.i32.i32, i672 %layer15_out_read, i32 480, i32 495

]]></Node>
<StgValue><ssdm name="tmp_146"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="16" op_0_bw="16" op_1_bw="672" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:128 %tmp_147 = partselect i16 @_ssdm_op_PartSelect.i16.i672.i32.i32, i672 %layer15_out_read, i32 496, i32 511

]]></Node>
<StgValue><ssdm name="tmp_147"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="16" op_0_bw="16" op_1_bw="672" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:132 %tmp_148 = partselect i16 @_ssdm_op_PartSelect.i16.i672.i32.i32, i672 %layer15_out_read, i32 512, i32 527

]]></Node>
<StgValue><ssdm name="tmp_148"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="16" op_0_bw="16" op_1_bw="672" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:136 %tmp_149 = partselect i16 @_ssdm_op_PartSelect.i16.i672.i32.i32, i672 %layer15_out_read, i32 528, i32 543

]]></Node>
<StgValue><ssdm name="tmp_149"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="16" op_0_bw="16" op_1_bw="672" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:140 %tmp_150 = partselect i16 @_ssdm_op_PartSelect.i16.i672.i32.i32, i672 %layer15_out_read, i32 544, i32 559

]]></Node>
<StgValue><ssdm name="tmp_150"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="16" op_0_bw="16" op_1_bw="672" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:144 %tmp_151 = partselect i16 @_ssdm_op_PartSelect.i16.i672.i32.i32, i672 %layer15_out_read, i32 560, i32 575

]]></Node>
<StgValue><ssdm name="tmp_151"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="16" op_0_bw="16" op_1_bw="672" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:148 %tmp_152 = partselect i16 @_ssdm_op_PartSelect.i16.i672.i32.i32, i672 %layer15_out_read, i32 576, i32 591

]]></Node>
<StgValue><ssdm name="tmp_152"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="16" op_0_bw="16" op_1_bw="672" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:152 %tmp_153 = partselect i16 @_ssdm_op_PartSelect.i16.i672.i32.i32, i672 %layer15_out_read, i32 592, i32 607

]]></Node>
<StgValue><ssdm name="tmp_153"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="16" op_0_bw="16" op_1_bw="672" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:156 %tmp_154 = partselect i16 @_ssdm_op_PartSelect.i16.i672.i32.i32, i672 %layer15_out_read, i32 608, i32 623

]]></Node>
<StgValue><ssdm name="tmp_154"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="16" op_0_bw="16" op_1_bw="672" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:160 %tmp_155 = partselect i16 @_ssdm_op_PartSelect.i16.i672.i32.i32, i672 %layer15_out_read, i32 624, i32 639

]]></Node>
<StgValue><ssdm name="tmp_155"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="16" op_0_bw="16" op_1_bw="672" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:164 %tmp_156 = partselect i16 @_ssdm_op_PartSelect.i16.i672.i32.i32, i672 %layer15_out_read, i32 640, i32 655

]]></Node>
<StgValue><ssdm name="tmp_156"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="16" op_0_bw="16" op_1_bw="672" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:168 %tmp_157 = partselect i16 @_ssdm_op_PartSelect.i16.i672.i32.i32, i672 %layer15_out_read, i32 656, i32 671

]]></Node>
<StgValue><ssdm name="tmp_157"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="0" op_0_bw="0" op_1_bw="672" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:0 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i672 %layer17_out, void @empty_14, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="672" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i672 %layer15_out, void @empty_14, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
entry:2 %specresourcelimit_ln22 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 42, void @empty_15, void @empty_1, void @empty_1, void @empty_1

]]></Node>
<StgValue><ssdm name="specresourcelimit_ln22"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
entry:5 %r_V = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %trunc_ln1273, i10 0

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:6 %add_ln1347 = add i26 %r_V, i26 1048576

]]></Node>
<StgValue><ssdm name="add_ln1347"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:7 %trunc_ln = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln1347, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
entry:9 %r_V_64 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_117, i10 0

]]></Node>
<StgValue><ssdm name="r_V_64"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:10 %add_ln1347_64 = add i26 %r_V_64, i26 1048576

]]></Node>
<StgValue><ssdm name="add_ln1347_64"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:11 %trunc_ln818_s = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln1347_64, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="trunc_ln818_s"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
entry:13 %r_V_65 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_118, i10 0

]]></Node>
<StgValue><ssdm name="r_V_65"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:14 %add_ln1347_65 = add i26 %r_V_65, i26 1048576

]]></Node>
<StgValue><ssdm name="add_ln1347_65"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:15 %trunc_ln818_63 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln1347_65, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="trunc_ln818_63"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
entry:17 %r_V_66 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_119, i10 0

]]></Node>
<StgValue><ssdm name="r_V_66"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:18 %add_ln1347_66 = add i26 %r_V_66, i26 1048576

]]></Node>
<StgValue><ssdm name="add_ln1347_66"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:19 %trunc_ln818_64 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln1347_66, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="trunc_ln818_64"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
entry:21 %r_V_67 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_120, i10 0

]]></Node>
<StgValue><ssdm name="r_V_67"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:22 %add_ln1347_67 = add i26 %r_V_67, i26 1048576

]]></Node>
<StgValue><ssdm name="add_ln1347_67"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:23 %trunc_ln818_65 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln1347_67, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="trunc_ln818_65"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
entry:25 %r_V_68 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_121, i10 0

]]></Node>
<StgValue><ssdm name="r_V_68"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:26 %add_ln1347_68 = add i26 %r_V_68, i26 1048576

]]></Node>
<StgValue><ssdm name="add_ln1347_68"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:27 %trunc_ln818_66 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln1347_68, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="trunc_ln818_66"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
entry:29 %r_V_69 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_122, i10 0

]]></Node>
<StgValue><ssdm name="r_V_69"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:30 %add_ln1347_69 = add i26 %r_V_69, i26 1048576

]]></Node>
<StgValue><ssdm name="add_ln1347_69"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:31 %trunc_ln818_67 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln1347_69, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="trunc_ln818_67"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
entry:33 %r_V_70 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_123, i10 0

]]></Node>
<StgValue><ssdm name="r_V_70"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:34 %add_ln1347_70 = add i26 %r_V_70, i26 1048576

]]></Node>
<StgValue><ssdm name="add_ln1347_70"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:35 %trunc_ln818_68 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln1347_70, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="trunc_ln818_68"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
entry:37 %r_V_71 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_124, i10 0

]]></Node>
<StgValue><ssdm name="r_V_71"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:38 %add_ln1347_71 = add i26 %r_V_71, i26 1048576

]]></Node>
<StgValue><ssdm name="add_ln1347_71"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:39 %trunc_ln818_69 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln1347_71, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="trunc_ln818_69"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
entry:41 %r_V_72 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_125, i10 0

]]></Node>
<StgValue><ssdm name="r_V_72"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:42 %add_ln1347_72 = add i26 %r_V_72, i26 1048576

]]></Node>
<StgValue><ssdm name="add_ln1347_72"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:43 %trunc_ln818_70 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln1347_72, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="trunc_ln818_70"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
entry:45 %r_V_73 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_126, i10 0

]]></Node>
<StgValue><ssdm name="r_V_73"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:46 %add_ln1347_73 = add i26 %r_V_73, i26 1048576

]]></Node>
<StgValue><ssdm name="add_ln1347_73"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:47 %trunc_ln818_71 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln1347_73, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="trunc_ln818_71"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
entry:49 %r_V_74 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_127, i10 0

]]></Node>
<StgValue><ssdm name="r_V_74"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:50 %add_ln1347_74 = add i26 %r_V_74, i26 1048576

]]></Node>
<StgValue><ssdm name="add_ln1347_74"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:51 %trunc_ln818_72 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln1347_74, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="trunc_ln818_72"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
entry:53 %r_V_75 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_128, i10 0

]]></Node>
<StgValue><ssdm name="r_V_75"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:54 %add_ln1347_75 = add i26 %r_V_75, i26 1048576

]]></Node>
<StgValue><ssdm name="add_ln1347_75"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:55 %trunc_ln818_73 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln1347_75, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="trunc_ln818_73"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
entry:57 %r_V_76 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_129, i10 0

]]></Node>
<StgValue><ssdm name="r_V_76"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:58 %add_ln1347_76 = add i26 %r_V_76, i26 1048576

]]></Node>
<StgValue><ssdm name="add_ln1347_76"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:59 %trunc_ln818_74 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln1347_76, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="trunc_ln818_74"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
entry:61 %r_V_77 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_130, i10 0

]]></Node>
<StgValue><ssdm name="r_V_77"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:62 %add_ln1347_77 = add i26 %r_V_77, i26 1048576

]]></Node>
<StgValue><ssdm name="add_ln1347_77"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:63 %trunc_ln818_75 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln1347_77, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="trunc_ln818_75"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
entry:65 %r_V_78 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_131, i10 0

]]></Node>
<StgValue><ssdm name="r_V_78"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:66 %add_ln1347_78 = add i26 %r_V_78, i26 1048576

]]></Node>
<StgValue><ssdm name="add_ln1347_78"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:67 %trunc_ln818_76 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln1347_78, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="trunc_ln818_76"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
entry:69 %r_V_79 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_132, i10 0

]]></Node>
<StgValue><ssdm name="r_V_79"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:70 %add_ln1347_79 = add i26 %r_V_79, i26 1048576

]]></Node>
<StgValue><ssdm name="add_ln1347_79"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:71 %trunc_ln818_77 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln1347_79, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="trunc_ln818_77"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
entry:73 %r_V_80 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_133, i10 0

]]></Node>
<StgValue><ssdm name="r_V_80"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:74 %add_ln1347_80 = add i26 %r_V_80, i26 1048576

]]></Node>
<StgValue><ssdm name="add_ln1347_80"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:75 %trunc_ln818_78 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln1347_80, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="trunc_ln818_78"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
entry:77 %r_V_81 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_134, i10 0

]]></Node>
<StgValue><ssdm name="r_V_81"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:78 %add_ln1347_81 = add i26 %r_V_81, i26 1048576

]]></Node>
<StgValue><ssdm name="add_ln1347_81"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:79 %trunc_ln818_79 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln1347_81, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="trunc_ln818_79"/></StgValue>
</operation>

<operation id="106" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
entry:81 %r_V_82 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_135, i10 0

]]></Node>
<StgValue><ssdm name="r_V_82"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:82 %add_ln1347_82 = add i26 %r_V_82, i26 1048576

]]></Node>
<StgValue><ssdm name="add_ln1347_82"/></StgValue>
</operation>

<operation id="108" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:83 %trunc_ln818_80 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln1347_82, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="trunc_ln818_80"/></StgValue>
</operation>

<operation id="109" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
entry:85 %r_V_83 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_136, i10 0

]]></Node>
<StgValue><ssdm name="r_V_83"/></StgValue>
</operation>

<operation id="110" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:86 %add_ln1347_83 = add i26 %r_V_83, i26 1048576

]]></Node>
<StgValue><ssdm name="add_ln1347_83"/></StgValue>
</operation>

<operation id="111" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:87 %trunc_ln818_81 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln1347_83, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="trunc_ln818_81"/></StgValue>
</operation>

<operation id="112" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
entry:89 %r_V_84 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_137, i10 0

]]></Node>
<StgValue><ssdm name="r_V_84"/></StgValue>
</operation>

<operation id="113" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:90 %add_ln1347_84 = add i26 %r_V_84, i26 1048576

]]></Node>
<StgValue><ssdm name="add_ln1347_84"/></StgValue>
</operation>

<operation id="114" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:91 %trunc_ln818_82 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln1347_84, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="trunc_ln818_82"/></StgValue>
</operation>

<operation id="115" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
entry:93 %r_V_85 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_138, i10 0

]]></Node>
<StgValue><ssdm name="r_V_85"/></StgValue>
</operation>

<operation id="116" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:94 %add_ln1347_85 = add i26 %r_V_85, i26 1048576

]]></Node>
<StgValue><ssdm name="add_ln1347_85"/></StgValue>
</operation>

<operation id="117" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:95 %trunc_ln818_83 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln1347_85, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="trunc_ln818_83"/></StgValue>
</operation>

<operation id="118" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
entry:97 %r_V_86 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_139, i10 0

]]></Node>
<StgValue><ssdm name="r_V_86"/></StgValue>
</operation>

<operation id="119" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:98 %add_ln1347_86 = add i26 %r_V_86, i26 1048576

]]></Node>
<StgValue><ssdm name="add_ln1347_86"/></StgValue>
</operation>

<operation id="120" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:99 %trunc_ln818_84 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln1347_86, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="trunc_ln818_84"/></StgValue>
</operation>

<operation id="121" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
entry:101 %r_V_87 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_140, i10 0

]]></Node>
<StgValue><ssdm name="r_V_87"/></StgValue>
</operation>

<operation id="122" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:102 %add_ln1347_87 = add i26 %r_V_87, i26 1048576

]]></Node>
<StgValue><ssdm name="add_ln1347_87"/></StgValue>
</operation>

<operation id="123" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:103 %trunc_ln818_85 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln1347_87, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="trunc_ln818_85"/></StgValue>
</operation>

<operation id="124" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
entry:105 %r_V_88 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_141, i10 0

]]></Node>
<StgValue><ssdm name="r_V_88"/></StgValue>
</operation>

<operation id="125" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:106 %add_ln1347_88 = add i26 %r_V_88, i26 1048576

]]></Node>
<StgValue><ssdm name="add_ln1347_88"/></StgValue>
</operation>

<operation id="126" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:107 %trunc_ln818_86 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln1347_88, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="trunc_ln818_86"/></StgValue>
</operation>

<operation id="127" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
entry:109 %r_V_89 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_142, i10 0

]]></Node>
<StgValue><ssdm name="r_V_89"/></StgValue>
</operation>

<operation id="128" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:110 %add_ln1347_89 = add i26 %r_V_89, i26 1048576

]]></Node>
<StgValue><ssdm name="add_ln1347_89"/></StgValue>
</operation>

<operation id="129" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:111 %trunc_ln818_87 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln1347_89, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="trunc_ln818_87"/></StgValue>
</operation>

<operation id="130" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
entry:113 %r_V_90 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_143, i10 0

]]></Node>
<StgValue><ssdm name="r_V_90"/></StgValue>
</operation>

<operation id="131" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:114 %add_ln1347_90 = add i26 %r_V_90, i26 1048576

]]></Node>
<StgValue><ssdm name="add_ln1347_90"/></StgValue>
</operation>

<operation id="132" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:115 %trunc_ln818_88 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln1347_90, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="trunc_ln818_88"/></StgValue>
</operation>

<operation id="133" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
entry:117 %r_V_91 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_144, i10 0

]]></Node>
<StgValue><ssdm name="r_V_91"/></StgValue>
</operation>

<operation id="134" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:118 %add_ln1347_91 = add i26 %r_V_91, i26 1048576

]]></Node>
<StgValue><ssdm name="add_ln1347_91"/></StgValue>
</operation>

<operation id="135" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:119 %trunc_ln818_89 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln1347_91, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="trunc_ln818_89"/></StgValue>
</operation>

<operation id="136" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
entry:121 %r_V_92 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_145, i10 0

]]></Node>
<StgValue><ssdm name="r_V_92"/></StgValue>
</operation>

<operation id="137" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:122 %add_ln1347_92 = add i26 %r_V_92, i26 1048576

]]></Node>
<StgValue><ssdm name="add_ln1347_92"/></StgValue>
</operation>

<operation id="138" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:123 %trunc_ln818_90 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln1347_92, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="trunc_ln818_90"/></StgValue>
</operation>

<operation id="139" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
entry:125 %r_V_93 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_146, i10 0

]]></Node>
<StgValue><ssdm name="r_V_93"/></StgValue>
</operation>

<operation id="140" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:126 %add_ln1347_93 = add i26 %r_V_93, i26 1048576

]]></Node>
<StgValue><ssdm name="add_ln1347_93"/></StgValue>
</operation>

<operation id="141" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:127 %trunc_ln818_91 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln1347_93, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="trunc_ln818_91"/></StgValue>
</operation>

<operation id="142" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
entry:129 %r_V_94 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_147, i10 0

]]></Node>
<StgValue><ssdm name="r_V_94"/></StgValue>
</operation>

<operation id="143" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:130 %add_ln1347_94 = add i26 %r_V_94, i26 1048576

]]></Node>
<StgValue><ssdm name="add_ln1347_94"/></StgValue>
</operation>

<operation id="144" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:131 %trunc_ln818_92 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln1347_94, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="trunc_ln818_92"/></StgValue>
</operation>

<operation id="145" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
entry:133 %r_V_95 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_148, i10 0

]]></Node>
<StgValue><ssdm name="r_V_95"/></StgValue>
</operation>

<operation id="146" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:134 %add_ln1347_95 = add i26 %r_V_95, i26 1048576

]]></Node>
<StgValue><ssdm name="add_ln1347_95"/></StgValue>
</operation>

<operation id="147" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:135 %trunc_ln818_93 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln1347_95, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="trunc_ln818_93"/></StgValue>
</operation>

<operation id="148" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
entry:137 %r_V_96 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_149, i10 0

]]></Node>
<StgValue><ssdm name="r_V_96"/></StgValue>
</operation>

<operation id="149" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:138 %add_ln1347_96 = add i26 %r_V_96, i26 1048576

]]></Node>
<StgValue><ssdm name="add_ln1347_96"/></StgValue>
</operation>

<operation id="150" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:139 %trunc_ln818_94 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln1347_96, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="trunc_ln818_94"/></StgValue>
</operation>

<operation id="151" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
entry:141 %r_V_97 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_150, i10 0

]]></Node>
<StgValue><ssdm name="r_V_97"/></StgValue>
</operation>

<operation id="152" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:142 %add_ln1347_97 = add i26 %r_V_97, i26 1048576

]]></Node>
<StgValue><ssdm name="add_ln1347_97"/></StgValue>
</operation>

<operation id="153" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:143 %trunc_ln818_95 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln1347_97, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="trunc_ln818_95"/></StgValue>
</operation>

<operation id="154" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
entry:145 %r_V_98 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_151, i10 0

]]></Node>
<StgValue><ssdm name="r_V_98"/></StgValue>
</operation>

<operation id="155" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:146 %add_ln1347_98 = add i26 %r_V_98, i26 1048576

]]></Node>
<StgValue><ssdm name="add_ln1347_98"/></StgValue>
</operation>

<operation id="156" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:147 %trunc_ln818_96 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln1347_98, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="trunc_ln818_96"/></StgValue>
</operation>

<operation id="157" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
entry:149 %r_V_99 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_152, i10 0

]]></Node>
<StgValue><ssdm name="r_V_99"/></StgValue>
</operation>

<operation id="158" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:150 %add_ln1347_99 = add i26 %r_V_99, i26 1048576

]]></Node>
<StgValue><ssdm name="add_ln1347_99"/></StgValue>
</operation>

<operation id="159" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:151 %trunc_ln818_97 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln1347_99, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="trunc_ln818_97"/></StgValue>
</operation>

<operation id="160" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
entry:153 %r_V_100 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_153, i10 0

]]></Node>
<StgValue><ssdm name="r_V_100"/></StgValue>
</operation>

<operation id="161" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:154 %add_ln1347_100 = add i26 %r_V_100, i26 1048576

]]></Node>
<StgValue><ssdm name="add_ln1347_100"/></StgValue>
</operation>

<operation id="162" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:155 %trunc_ln818_98 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln1347_100, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="trunc_ln818_98"/></StgValue>
</operation>

<operation id="163" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
entry:157 %r_V_101 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_154, i10 0

]]></Node>
<StgValue><ssdm name="r_V_101"/></StgValue>
</operation>

<operation id="164" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:158 %add_ln1347_101 = add i26 %r_V_101, i26 1048576

]]></Node>
<StgValue><ssdm name="add_ln1347_101"/></StgValue>
</operation>

<operation id="165" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:159 %trunc_ln818_99 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln1347_101, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="trunc_ln818_99"/></StgValue>
</operation>

<operation id="166" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
entry:161 %r_V_102 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_155, i10 0

]]></Node>
<StgValue><ssdm name="r_V_102"/></StgValue>
</operation>

<operation id="167" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:162 %add_ln1347_102 = add i26 %r_V_102, i26 1048576

]]></Node>
<StgValue><ssdm name="add_ln1347_102"/></StgValue>
</operation>

<operation id="168" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:163 %trunc_ln818_100 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln1347_102, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="trunc_ln818_100"/></StgValue>
</operation>

<operation id="169" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
entry:165 %r_V_103 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_156, i10 0

]]></Node>
<StgValue><ssdm name="r_V_103"/></StgValue>
</operation>

<operation id="170" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:166 %add_ln1347_103 = add i26 %r_V_103, i26 1048576

]]></Node>
<StgValue><ssdm name="add_ln1347_103"/></StgValue>
</operation>

<operation id="171" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:167 %trunc_ln818_101 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln1347_103, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="trunc_ln818_101"/></StgValue>
</operation>

<operation id="172" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
entry:169 %r_V_104 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_157, i10 0

]]></Node>
<StgValue><ssdm name="r_V_104"/></StgValue>
</operation>

<operation id="173" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:170 %add_ln1347_104 = add i26 %r_V_104, i26 1048576

]]></Node>
<StgValue><ssdm name="add_ln1347_104"/></StgValue>
</operation>

<operation id="174" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:171 %trunc_ln818_102 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln1347_104, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="trunc_ln818_102"/></StgValue>
</operation>

<operation id="175" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="672" op_0_bw="672" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16">
<![CDATA[
entry:172 %p_0 = bitconcatenate i672 @_ssdm_op_BitConcatenate.i672.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16, i16 %trunc_ln818_102, i16 %trunc_ln818_101, i16 %trunc_ln818_100, i16 %trunc_ln818_99, i16 %trunc_ln818_98, i16 %trunc_ln818_97, i16 %trunc_ln818_96, i16 %trunc_ln818_95, i16 %trunc_ln818_94, i16 %trunc_ln818_93, i16 %trunc_ln818_92, i16 %trunc_ln818_91, i16 %trunc_ln818_90, i16 %trunc_ln818_89, i16 %trunc_ln818_88, i16 %trunc_ln818_87, i16 %trunc_ln818_86, i16 %trunc_ln818_85, i16 %trunc_ln818_84, i16 %trunc_ln818_83, i16 %trunc_ln818_82, i16 %trunc_ln818_81, i16 %trunc_ln818_80, i16 %trunc_ln818_79, i16 %trunc_ln818_78, i16 %trunc_ln818_77, i16 %trunc_ln818_76, i16 %trunc_ln818_75, i16 %trunc_ln818_74, i16 %trunc_ln818_73, i16 %trunc_ln818_72, i16 %trunc_ln818_71, i16 %trunc_ln818_70, i16 %trunc_ln818_69, i16 %trunc_ln818_68, i16 %trunc_ln818_67, i16 %trunc_ln818_66, i16 %trunc_ln818_65, i16 %trunc_ln818_64, i16 %trunc_ln818_63, i16 %trunc_ln818_s, i16 %trunc_ln

]]></Node>
<StgValue><ssdm name="p_0"/></StgValue>
</operation>

<operation id="176" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="0" op_1_bw="672" op_2_bw="672">
<![CDATA[
entry:173 %write_ln46 = write void @_ssdm_op_Write.ap_fifo.volatile.i672P0A, i672 %layer17_out, i672 %p_0

]]></Node>
<StgValue><ssdm name="write_ln46"/></StgValue>
</operation>

<operation id="177" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="0">
<![CDATA[
entry:174 %ret_ln48 = ret

]]></Node>
<StgValue><ssdm name="ret_ln48"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
