#! c:/iverilog-x64/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_00000000027b9480 .scope module, "CPUTester1" "CPUTester1" 2 6;
 .timescale 0 0;
v00000000028433f0_0 .var "clk", 0 0;
v0000000002843b70_0 .var/i "f", 31 0;
v0000000002844110_0 .var/i "index", 31 0;
v0000000002842c70_0 .var/i "memoryFile", 31 0;
v0000000002843350_0 .var "reset", 0 0;
S_00000000027d6790 .scope module, "CPU_Test1" "mipsCPUData1" 2 13, 3 1 0, S_00000000027b9480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
v0000000002840800_0 .net "MOC", 0 0, v000000000283cc70_0;  1 drivers
v0000000002841160_0 .net *"_s11", 3 0, L_0000000002843e90;  1 drivers
v0000000002840a80_0 .net "aluB", 31 0, v000000000283b730_0;  1 drivers
v0000000002840c60_0 .net "aluCode", 5 0, v000000000283c8b0_0;  1 drivers
v00000000028410c0_0 .net "aluOut", 31 0, v000000000283dd80_0;  1 drivers
v0000000002841200_0 .net "aluSource", 1 0, v000000000283c090_0;  1 drivers
v00000000028408a0_0 .net "andOut", 0 0, v0000000002840f80_0;  1 drivers
v0000000002841de0_0 .net "branch", 0 0, v000000000283ce50_0;  1 drivers
v00000000028409e0_0 .net "branchAddOut", 31 0, v000000000283e8c0_0;  1 drivers
v0000000002840d00_0 .net "branchSelect", 31 0, v000000000283bf50_0;  1 drivers
v00000000028412a0_0 .net "byte", 0 0, v000000000283bd70_0;  1 drivers
v0000000002840e40_0 .net "clk", 0 0, v00000000028433f0_0;  1 drivers
v00000000028413e0_0 .net "func", 5 0, v000000000283d600_0;  1 drivers
v0000000002840ee0_0 .net "immediate", 0 0, v000000000283c130_0;  1 drivers
v0000000002841a20_0 .net "instruction", 31 0, v000000000283cdb0_0;  1 drivers
v0000000002841f20_0 .net "irLoad", 0 0, v000000000283be10_0;  1 drivers
v00000000028421a0_0 .net "jump", 0 0, v000000000283c590_0;  1 drivers
v0000000002841480_0 .net "jumpMuxOut", 31 0, v000000000283b910_0;  1 drivers
v0000000002841840_0 .net "marInput", 31 0, v0000000002840760_0;  1 drivers
v0000000002841520_0 .net "marLoad", 0 0, v000000000283c1d0_0;  1 drivers
v00000000028415c0_0 .net "mdrData", 31 0, v000000000283bcd0_0;  1 drivers
v0000000002841660_0 .net "mdrIn", 31 0, v0000000002840580_0;  1 drivers
v0000000002841b60_0 .net "mdrLoad", 0 0, v000000000283c9f0_0;  1 drivers
v0000000002841700_0 .net "mdrSource", 0 0, v000000000283d030_0;  1 drivers
v00000000028417a0_0 .net "memAdress", 31 0, v000000000283b550_0;  1 drivers
v0000000002840440_0 .net "memData", 31 0, v000000000283dec0_0;  1 drivers
v00000000028418e0_0 .net "memEnable", 0 0, v000000000283cd10_0;  1 drivers
v00000000028404e0_0 .net "next", 31 0, v000000000283da60_0;  1 drivers
v0000000002841980_0 .net "npcLoad", 0 0, v000000000283b870_0;  1 drivers
v00000000028435d0_0 .net "pcAdd4", 31 0, L_000000000289cfc0;  1 drivers
v0000000002842a90_0 .net "pcLoad", 0 0, v000000000283beb0_0;  1 drivers
v00000000028426d0_0 .net "pcOut", 31 0, v000000000283db00_0;  1 drivers
v0000000002842950_0 .net "pcSelect", 0 0, v000000000283c4f0_0;  1 drivers
v0000000002842450_0 .net "regMuxOut", 4 0, v000000000283e820_0;  1 drivers
v0000000002842b30_0 .net "regOutA", 31 0, v000000000283e3c0_0;  1 drivers
v0000000002843fd0_0 .net "regOutB", 31 0, v000000000283f0e0_0;  1 drivers
v00000000028423b0_0 .net "regWrite", 0 0, v000000000283bb90_0;  1 drivers
v0000000002842bd0_0 .net "reset", 0 0, v0000000002843350_0;  1 drivers
v0000000002843490_0 .net "rfSource", 0 0, v000000000283c450_0;  1 drivers
v0000000002844070_0 .net "rw", 0 0, v000000000283bff0_0;  1 drivers
v0000000002843cb0_0 .net "shftLeft28Out", 27 0, v0000000002842060_0;  1 drivers
v0000000002843210_0 .net "shftLeftOut", 31 0, v0000000002840940_0;  1 drivers
v0000000002843670_0 .net "signExtOut", 31 0, v00000000028406c0_0;  1 drivers
v0000000002842770_0 .net "unSign", 0 0, v000000000283d170_0;  1 drivers
v0000000002843c10_0 .net "zFlag", 0 0, v000000000283e460_0;  1 drivers
L_0000000002842590 .part v000000000283cdb0_0, 26, 6;
L_0000000002842630 .part v000000000283cdb0_0, 0, 6;
L_00000000028430d0 .part v000000000283cdb0_0, 16, 5;
L_0000000002843170 .part v000000000283cdb0_0, 11, 5;
L_0000000002843e90 .part L_000000000289cfc0, 28, 4;
L_0000000002843990 .concat [ 28 4 0 0], v0000000002842060_0, L_0000000002843e90;
L_0000000002842810 .part v000000000283cdb0_0, 21, 5;
L_0000000002843df0 .part v000000000283cdb0_0, 16, 5;
L_000000000289de20 .part v000000000283cdb0_0, 0, 16;
L_000000000289cd40 .part v000000000283cdb0_0, 0, 26;
S_00000000027d6910 .scope module, "ALU_Mux" "mux4inputs" 3 93, 4 47 0, S_00000000027d6790;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 2 "s"
    .port_info 2 /INPUT 32 "zero"
    .port_info 3 /INPUT 32 "one"
    .port_info 4 /INPUT 32 "two"
    .port_info 5 /INPUT 32 "three"
v00000000027b25e0_0 .net "one", 31 0, v00000000028406c0_0;  alias, 1 drivers
v000000000283b730_0 .var "result", 31 0;
v000000000283b2d0_0 .net "s", 1 0, v000000000283c090_0;  alias, 1 drivers
L_00000000028442d8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000000000283cf90_0 .net "three", 31 0, L_00000000028442d8;  1 drivers
v000000000283b410_0 .net "two", 31 0, v000000000283bcd0_0;  alias, 1 drivers
v000000000283b9b0_0 .net "zero", 31 0, v000000000283f0e0_0;  alias, 1 drivers
E_00000000027c2480/0 .event edge, v000000000283b2d0_0, v000000000283b9b0_0, v00000000027b25e0_0, v000000000283b410_0;
E_00000000027c2480/1 .event edge, v000000000283cf90_0;
E_00000000027c2480 .event/or E_00000000027c2480/0, E_00000000027c2480/1;
S_00000000008a51d0 .scope module, "Branch_Mux" "mux32" 3 95, 4 33 0, S_00000000027d6790;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 1 "s"
    .port_info 2 /INPUT 32 "zero"
    .port_info 3 /INPUT 32 "one"
v000000000283c950_0 .net "one", 31 0, v000000000283e8c0_0;  alias, 1 drivers
v000000000283bf50_0 .var "result", 31 0;
v000000000283c810_0 .net "s", 0 0, v0000000002840f80_0;  alias, 1 drivers
v000000000283c3b0_0 .net "zero", 31 0, L_000000000289cfc0;  alias, 1 drivers
E_00000000027c1dc0 .event edge, v000000000283c810_0, v000000000283c3b0_0, v000000000283c950_0;
S_00000000008a5350 .scope module, "Control_Unit" "control" 3 84, 5 1 0, S_00000000027d6790;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "MOC"
    .port_info 3 /INPUT 6 "opCode"
    .port_info 4 /OUTPUT 1 "unSign"
    .port_info 5 /OUTPUT 1 "memEnable"
    .port_info 6 /OUTPUT 1 "irLoad"
    .port_info 7 /OUTPUT 1 "pcLoad"
    .port_info 8 /OUTPUT 1 "npcLoad"
    .port_info 9 /OUTPUT 1 "rfSource"
    .port_info 10 /OUTPUT 1 "regWrite"
    .port_info 11 /OUTPUT 1 "jump"
    .port_info 12 /OUTPUT 1 "branch"
    .port_info 13 /OUTPUT 1 "immediate"
    .port_info 14 /OUTPUT 1 "RW"
    .port_info 15 /OUTPUT 1 "byte"
    .port_info 16 /OUTPUT 1 "marLoad"
    .port_info 17 /OUTPUT 1 "mdrLoad"
    .port_info 18 /OUTPUT 1 "mdrSource"
    .port_info 19 /OUTPUT 1 "pcSelect"
    .port_info 20 /OUTPUT 2 "aluSrc"
    .port_info 21 /OUTPUT 6 "aluCode"
v000000000283baf0_0 .net "MOC", 0 0, v000000000283cc70_0;  alias, 1 drivers
v000000000283bff0_0 .var "RW", 0 0;
v000000000283c8b0_0 .var "aluCode", 5 0;
v000000000283c090_0 .var "aluSrc", 1 0;
v000000000283ce50_0 .var "branch", 0 0;
v000000000283bd70_0 .var "byte", 0 0;
v000000000283c770_0 .net "clk", 0 0, v00000000028433f0_0;  alias, 1 drivers
v000000000283c130_0 .var "immediate", 0 0;
v000000000283be10_0 .var "irLoad", 0 0;
v000000000283c590_0 .var "jump", 0 0;
v000000000283c1d0_0 .var "marLoad", 0 0;
v000000000283c9f0_0 .var "mdrLoad", 0 0;
v000000000283d030_0 .var "mdrSource", 0 0;
v000000000283cd10_0 .var "memEnable", 0 0;
v000000000283b870_0 .var "npcLoad", 0 0;
v000000000283c270_0 .net "opCode", 5 0, L_0000000002842590;  1 drivers
v000000000283beb0_0 .var "pcLoad", 0 0;
v000000000283c4f0_0 .var "pcSelect", 0 0;
v000000000283bb90_0 .var "regWrite", 0 0;
v000000000283d0d0_0 .net "reset", 0 0, v0000000002843350_0;  alias, 1 drivers
v000000000283c450_0 .var "rfSource", 0 0;
v000000000283cbd0_0 .var "state", 4 0;
v000000000283d170_0 .var "unSign", 0 0;
E_00000000027c4a40 .event posedge, v000000000283c770_0;
S_00000000008aac80 .scope module, "IR" "register" 3 78, 6 48 0, S_00000000027d6790;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 32 "in"
    .port_info 2 /INPUT 1 "load"
    .port_info 3 /INPUT 1 "clk"
v000000000283b4b0_0 .net "clk", 0 0, v00000000028433f0_0;  alias, 1 drivers
v000000000283c6d0_0 .net "in", 31 0, v000000000283dec0_0;  alias, 1 drivers
v000000000283c310_0 .net "load", 0 0, v000000000283be10_0;  alias, 1 drivers
v000000000283cdb0_0 .var "result", 31 0;
E_00000000027c5580 .event posedge, v000000000283be10_0;
S_00000000008a95e0 .scope module, "Jump_Mux" "mux32" 3 96, 4 33 0, S_00000000027d6790;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 1 "s"
    .port_info 2 /INPUT 32 "zero"
    .port_info 3 /INPUT 32 "one"
v000000000283cef0_0 .net "one", 31 0, L_0000000002843990;  1 drivers
v000000000283b910_0 .var "result", 31 0;
v000000000283ba50_0 .net "s", 0 0, v000000000283c590_0;  alias, 1 drivers
v000000000283c630_0 .net "zero", 31 0, v000000000283bf50_0;  alias, 1 drivers
E_00000000027c4c40 .event edge, v000000000283c590_0, v000000000283bf50_0, v000000000283cef0_0;
S_00000000008a9760 .scope module, "MAR" "register" 3 75, 6 48 0, S_00000000027d6790;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 32 "in"
    .port_info 2 /INPUT 1 "load"
    .port_info 3 /INPUT 1 "clk"
v000000000283ca90_0 .net "clk", 0 0, v00000000028433f0_0;  alias, 1 drivers
v000000000283bc30_0 .net "in", 31 0, v0000000002840760_0;  alias, 1 drivers
v000000000283b370_0 .net "load", 0 0, v000000000283c1d0_0;  alias, 1 drivers
v000000000283b550_0 .var "result", 31 0;
E_00000000027c4d40 .event posedge, v000000000283c1d0_0;
S_000000000085c810 .scope module, "MDR" "register" 3 76, 6 48 0, S_00000000027d6790;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 32 "in"
    .port_info 2 /INPUT 1 "load"
    .port_info 3 /INPUT 1 "clk"
v000000000283b5f0_0 .net "clk", 0 0, v00000000028433f0_0;  alias, 1 drivers
v000000000283b690_0 .net "in", 31 0, v0000000002840580_0;  alias, 1 drivers
v000000000283cb30_0 .net "load", 0 0, v000000000283c9f0_0;  alias, 1 drivers
v000000000283bcd0_0 .var "result", 31 0;
E_00000000027c49c0 .event posedge, v000000000283c9f0_0;
S_000000000085c990 .scope module, "Memory" "MemoryTest1" 3 106, 7 1 0, S_00000000027d6790;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address"
    .port_info 1 /OUTPUT 32 "output_destination"
    .port_info 2 /INPUT 32 "dataIn"
    .port_info 3 /INPUT 1 "rw"
    .port_info 4 /INPUT 1 "byte"
    .port_info 5 /OUTPUT 1 "MOC"
    .port_info 6 /INPUT 1 "memEnable"
v000000000283cc70_0 .var "MOC", 0 0;
v000000000283b7d0 .array "Mem", 511 0, 7 0;
v000000000283e780_0 .net "address", 31 0, v000000000283b550_0;  alias, 1 drivers
v000000000283d420_0 .net "byte", 0 0, v000000000283bd70_0;  alias, 1 drivers
v000000000283eb40_0 .net "dataIn", 31 0, v000000000283bcd0_0;  alias, 1 drivers
v000000000283e6e0_0 .net "memEnable", 0 0, v000000000283cd10_0;  alias, 1 drivers
v000000000283dec0_0 .var "output_destination", 31 0;
v000000000283e000_0 .net "rw", 0 0, v000000000283bff0_0;  alias, 1 drivers
E_00000000027c4ac0 .event posedge, v000000000283cd10_0;
S_00000000008887a0 .scope module, "NPC" "register" 3 77, 6 48 0, S_00000000027d6790;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 32 "in"
    .port_info 2 /INPUT 1 "load"
    .port_info 3 /INPUT 1 "clk"
v000000000283d920_0 .net "clk", 0 0, v00000000028433f0_0;  alias, 1 drivers
v000000000283d9c0_0 .net "in", 31 0, v000000000283b910_0;  alias, 1 drivers
v000000000283d740_0 .net "load", 0 0, v000000000283b870_0;  alias, 1 drivers
v000000000283da60_0 .var "result", 31 0;
E_00000000027c4880 .event posedge, v000000000283b870_0;
S_0000000000888920 .scope module, "Program_Counter" "ProgramCounter" 3 81, 5 328 0, S_00000000027d6790;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "PCNext"
    .port_info 1 /OUTPUT 32 "PCResult"
    .port_info 2 /INPUT 1 "Reset"
    .port_info 3 /INPUT 1 "Clk"
    .port_info 4 /INPUT 1 "Load"
v000000000283dba0_0 .net "Clk", 0 0, v00000000028433f0_0;  alias, 1 drivers
v000000000283de20_0 .net "Load", 0 0, v000000000283beb0_0;  alias, 1 drivers
v000000000283ebe0_0 .net "PCNext", 31 0, v000000000283da60_0;  alias, 1 drivers
v000000000283db00_0 .var "PCResult", 31 0;
v000000000283ec80_0 .net "Reset", 0 0, v0000000002843350_0;  alias, 1 drivers
E_00000000027c4900 .event posedge, v000000000283beb0_0;
S_00000000008cd2f0 .scope module, "Register_File" "RegisterFile" 3 100, 8 1 0, S_00000000027d6790;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "A_Address"
    .port_info 1 /INPUT 5 "B_Address"
    .port_info 2 /INPUT 5 "C_Address"
    .port_info 3 /INPUT 32 "C_Data"
    .port_info 4 /INPUT 1 "Write"
    .port_info 5 /INPUT 1 "Clk"
    .port_info 6 /OUTPUT 32 "A_Data"
    .port_info 7 /OUTPUT 32 "B_Data"
v000000000283e140_0 .net "A_Address", 4 0, L_0000000002842810;  1 drivers
v000000000283e3c0_0 .var "A_Data", 31 0;
v000000000283f040_0 .net "B_Address", 4 0, L_0000000002843df0;  1 drivers
v000000000283f0e0_0 .var "B_Data", 31 0;
v000000000283d380_0 .net "C_Address", 4 0, v000000000283e820_0;  alias, 1 drivers
v000000000283dc40_0 .net "C_Data", 31 0, v0000000002840580_0;  alias, 1 drivers
v000000000283dce0_0 .net "Clk", 0 0, v00000000028433f0_0;  alias, 1 drivers
v000000000283ed20 .array "Registers", 31 0, 31 0;
v000000000283edc0_0 .net "Write", 0 0, v000000000283bb90_0;  alias, 1 drivers
v000000000283ed20_0 .array/port v000000000283ed20, 0;
v000000000283ed20_1 .array/port v000000000283ed20, 1;
v000000000283ed20_2 .array/port v000000000283ed20, 2;
E_00000000027c5040/0 .event edge, v000000000283e140_0, v000000000283ed20_0, v000000000283ed20_1, v000000000283ed20_2;
v000000000283ed20_3 .array/port v000000000283ed20, 3;
v000000000283ed20_4 .array/port v000000000283ed20, 4;
v000000000283ed20_5 .array/port v000000000283ed20, 5;
v000000000283ed20_6 .array/port v000000000283ed20, 6;
E_00000000027c5040/1 .event edge, v000000000283ed20_3, v000000000283ed20_4, v000000000283ed20_5, v000000000283ed20_6;
v000000000283ed20_7 .array/port v000000000283ed20, 7;
v000000000283ed20_8 .array/port v000000000283ed20, 8;
v000000000283ed20_9 .array/port v000000000283ed20, 9;
v000000000283ed20_10 .array/port v000000000283ed20, 10;
E_00000000027c5040/2 .event edge, v000000000283ed20_7, v000000000283ed20_8, v000000000283ed20_9, v000000000283ed20_10;
v000000000283ed20_11 .array/port v000000000283ed20, 11;
v000000000283ed20_12 .array/port v000000000283ed20, 12;
v000000000283ed20_13 .array/port v000000000283ed20, 13;
v000000000283ed20_14 .array/port v000000000283ed20, 14;
E_00000000027c5040/3 .event edge, v000000000283ed20_11, v000000000283ed20_12, v000000000283ed20_13, v000000000283ed20_14;
v000000000283ed20_15 .array/port v000000000283ed20, 15;
v000000000283ed20_16 .array/port v000000000283ed20, 16;
v000000000283ed20_17 .array/port v000000000283ed20, 17;
v000000000283ed20_18 .array/port v000000000283ed20, 18;
E_00000000027c5040/4 .event edge, v000000000283ed20_15, v000000000283ed20_16, v000000000283ed20_17, v000000000283ed20_18;
v000000000283ed20_19 .array/port v000000000283ed20, 19;
v000000000283ed20_20 .array/port v000000000283ed20, 20;
v000000000283ed20_21 .array/port v000000000283ed20, 21;
v000000000283ed20_22 .array/port v000000000283ed20, 22;
E_00000000027c5040/5 .event edge, v000000000283ed20_19, v000000000283ed20_20, v000000000283ed20_21, v000000000283ed20_22;
v000000000283ed20_23 .array/port v000000000283ed20, 23;
v000000000283ed20_24 .array/port v000000000283ed20, 24;
v000000000283ed20_25 .array/port v000000000283ed20, 25;
v000000000283ed20_26 .array/port v000000000283ed20, 26;
E_00000000027c5040/6 .event edge, v000000000283ed20_23, v000000000283ed20_24, v000000000283ed20_25, v000000000283ed20_26;
v000000000283ed20_27 .array/port v000000000283ed20, 27;
v000000000283ed20_28 .array/port v000000000283ed20, 28;
v000000000283ed20_29 .array/port v000000000283ed20, 29;
v000000000283ed20_30 .array/port v000000000283ed20, 30;
E_00000000027c5040/7 .event edge, v000000000283ed20_27, v000000000283ed20_28, v000000000283ed20_29, v000000000283ed20_30;
v000000000283ed20_31 .array/port v000000000283ed20, 31;
E_00000000027c5040/8 .event edge, v000000000283ed20_31, v000000000283f040_0;
E_00000000027c5040 .event/or E_00000000027c5040/0, E_00000000027c5040/1, E_00000000027c5040/2, E_00000000027c5040/3, E_00000000027c5040/4, E_00000000027c5040/5, E_00000000027c5040/6, E_00000000027c5040/7, E_00000000027c5040/8;
E_00000000027c4e80 .event posedge, v000000000283bb90_0;
S_00000000008a2dc0 .scope module, "Register_Mux" "mux4" 3 91, 4 13 0, S_00000000027d6790;
 .timescale 0 0;
    .port_info 0 /OUTPUT 5 "result"
    .port_info 1 /INPUT 1 "s"
    .port_info 2 /INPUT 5 "zero"
    .port_info 3 /INPUT 5 "one"
v000000000283f180_0 .net "one", 4 0, L_0000000002843170;  1 drivers
v000000000283e820_0 .var "result", 4 0;
v000000000283df60_0 .net "s", 0 0, v000000000283c450_0;  alias, 1 drivers
v000000000283d7e0_0 .net "zero", 4 0, L_00000000028430d0;  1 drivers
E_00000000027c5480 .event edge, v000000000283c450_0, v000000000283d7e0_0, v000000000283f180_0;
S_0000000002840070 .scope module, "addFour" "addplus4" 3 113, 6 3 0, S_00000000027d6790;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 32 "pc"
L_0000000002844320 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v000000000283d880_0 .net/2u *"_s0", 31 0, L_0000000002844320;  1 drivers
v000000000283ee60_0 .net "pc", 31 0, v000000000283db00_0;  alias, 1 drivers
v000000000283e960_0 .net "result", 31 0, L_000000000289cfc0;  alias, 1 drivers
L_000000000289cfc0 .arith/sum 32, v000000000283db00_0, L_0000000002844320;
S_000000000283f8f0 .scope module, "adder" "adder" 3 114, 6 7 0, S_00000000027d6790;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 32 "entry1"
    .port_info 2 /INPUT 32 "entry0"
v000000000283ef00_0 .net "entry0", 31 0, v0000000002840940_0;  alias, 1 drivers
v000000000283efa0_0 .net "entry1", 31 0, v000000000283db00_0;  alias, 1 drivers
v000000000283e8c0_0 .var "result", 31 0;
E_00000000027c5500 .event edge, v000000000283ef00_0, v000000000283db00_0;
S_000000000283f2f0 .scope module, "alu" "ALU" 3 103, 9 1 0, S_00000000027d6790;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Result"
    .port_info 1 /OUTPUT 1 "condition"
    .port_info 2 /INPUT 6 "operation"
    .port_info 3 /INPUT 32 "a"
    .port_info 4 /INPUT 32 "b"
v000000000283dd80_0 .var "Result", 31 0;
v000000000283e0a0_0 .net "a", 31 0, v000000000283e3c0_0;  alias, 1 drivers
v000000000283e1e0_0 .net "b", 31 0, v000000000283b730_0;  alias, 1 drivers
v000000000283e280_0 .var "carryFlag", 0 0;
v000000000283e460_0 .var "condition", 0 0;
v000000000283d2e0_0 .var/i "counter", 31 0;
v000000000283e320_0 .var/i "index", 31 0;
v000000000283e500_0 .var "negativeFlag", 0 0;
v000000000283e5a0_0 .net "operation", 5 0, v000000000283d600_0;  alias, 1 drivers
v000000000283e640_0 .var "overFlowFlag", 0 0;
v000000000283d4c0_0 .var "tempVar", 31 0;
v000000000283ea00_0 .var/i "var", 31 0;
v000000000283eaa0_0 .var "zeroFlag", 0 0;
E_00000000027c4740 .event edge, v000000000283e5a0_0, v000000000283b730_0, v000000000283e3c0_0;
S_000000000283f470 .scope module, "funcMux" "mux6" 3 90, 4 23 0, S_00000000027d6790;
 .timescale 0 0;
    .port_info 0 /OUTPUT 6 "result"
    .port_info 1 /INPUT 1 "s"
    .port_info 2 /INPUT 6 "zero"
    .port_info 3 /INPUT 6 "one"
v000000000283d560_0 .net "one", 5 0, v000000000283c8b0_0;  alias, 1 drivers
v000000000283d600_0 .var "result", 5 0;
v000000000283d6a0_0 .net "s", 0 0, v000000000283c130_0;  alias, 1 drivers
v0000000002841020_0 .net "zero", 5 0, L_0000000002842630;  1 drivers
E_00000000027c5140 .event edge, v000000000283c130_0, v0000000002841020_0, v000000000283c8b0_0;
S_000000000283fa70 .scope module, "mdrMux" "mux32" 3 94, 4 33 0, S_00000000027d6790;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 1 "s"
    .port_info 2 /INPUT 32 "zero"
    .port_info 3 /INPUT 32 "one"
v0000000002841340_0 .net "one", 31 0, v000000000283dd80_0;  alias, 1 drivers
v0000000002840580_0 .var "result", 31 0;
v0000000002841ca0_0 .net "s", 0 0, v000000000283d030_0;  alias, 1 drivers
v0000000002840da0_0 .net "zero", 31 0, v000000000283dec0_0;  alias, 1 drivers
E_00000000027c4cc0 .event edge, v000000000283d030_0, v000000000283c6d0_0, v000000000283dd80_0;
S_000000000283fbf0 .scope module, "pcMux" "mux32" 3 89, 4 33 0, S_00000000027d6790;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 1 "s"
    .port_info 2 /INPUT 32 "zero"
    .port_info 3 /INPUT 32 "one"
v0000000002841fc0_0 .net "one", 31 0, v000000000283db00_0;  alias, 1 drivers
v0000000002840760_0 .var "result", 31 0;
v0000000002840300_0 .net "s", 0 0, v000000000283c4f0_0;  alias, 1 drivers
v0000000002841c00_0 .net "zero", 31 0, v000000000283dd80_0;  alias, 1 drivers
E_00000000027c4b40 .event edge, v000000000283c4f0_0, v000000000283dd80_0, v000000000283db00_0;
S_000000000283fd70 .scope module, "shftJump" "shftLeft28" 3 111, 6 19 0, S_00000000027d6790;
 .timescale 0 0;
    .port_info 0 /OUTPUT 28 "result"
    .port_info 1 /INPUT 26 "in"
v0000000002840b20_0 .net "in", 25 0, L_000000000289cd40;  1 drivers
v0000000002842060_0 .var "result", 27 0;
E_00000000027c55c0 .event edge, v0000000002840b20_0;
S_000000000283f5f0 .scope module, "shftLeft" "shftLeft" 3 112, 6 41 0, S_00000000027d6790;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 32 "in"
v0000000002842100_0 .net "in", 31 0, v00000000028406c0_0;  alias, 1 drivers
v0000000002840940_0 .var "result", 31 0;
E_00000000027c5180 .event edge, v00000000027b25e0_0;
S_000000000283fef0 .scope module, "signExt" "signExtender" 3 110, 6 26 0, S_00000000027d6790;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 16 "ins"
    .port_info 2 /INPUT 1 "unSign"
v0000000002840620_0 .net "ins", 15 0, L_000000000289de20;  1 drivers
v00000000028406c0_0 .var "result", 31 0;
v0000000002841e80_0 .var "tempOnes", 15 0;
v0000000002841d40_0 .var "tempZero", 15 0;
v0000000002840bc0_0 .net "unSign", 0 0, v000000000283d170_0;  alias, 1 drivers
E_00000000027c4d00 .event edge, v0000000002840620_0;
S_000000000283f770 .scope module, "simpleAND" "AND" 3 115, 6 13 0, S_00000000027d6790;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /INPUT 1 "branch"
    .port_info 2 /INPUT 1 "condition"
v00000000028403a0_0 .net "branch", 0 0, v000000000283ce50_0;  alias, 1 drivers
v0000000002841ac0_0 .net "condition", 0 0, v000000000283e460_0;  alias, 1 drivers
v0000000002840f80_0 .var "result", 0 0;
E_00000000027c5340 .event edge, v000000000283ce50_0, v000000000283e460_0;
S_00000000027da3b0 .scope module, "MemoryTest2" "MemoryTest2" 7 61;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address"
    .port_info 1 /OUTPUT 32 "output_destination"
    .port_info 2 /INPUT 32 "dataIn"
    .port_info 3 /INPUT 1 "rw"
    .port_info 4 /INPUT 1 "byte"
    .port_info 5 /OUTPUT 1 "MOC"
    .port_info 6 /INPUT 1 "memEnable"
v00000000028438f0_0 .var "MOC", 0 0;
v00000000028432b0 .array "Mem", 511 0, 7 0;
o00000000027eb9f8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000000002843530_0 .net "address", 31 0, o00000000027eb9f8;  0 drivers
o00000000027eba28 .functor BUFZ 1, C4<z>; HiZ drive
v0000000002842d10_0 .net "byte", 0 0, o00000000027eba28;  0 drivers
o00000000027eba58 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000000002843710_0 .net "dataIn", 31 0, o00000000027eba58;  0 drivers
o00000000027eba88 .functor BUFZ 1, C4<z>; HiZ drive
v0000000002842db0_0 .net "memEnable", 0 0, o00000000027eba88;  0 drivers
v00000000028437b0_0 .var "output_destination", 31 0;
o00000000027ebae8 .functor BUFZ 1, C4<z>; HiZ drive
v0000000002842e50_0 .net "rw", 0 0, o00000000027ebae8;  0 drivers
E_00000000027c5380 .event posedge, v0000000002842db0_0;
S_00000000027d9600 .scope module, "MemoryTest3" "MemoryTest3" 7 121;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address"
    .port_info 1 /OUTPUT 32 "output_destination"
    .port_info 2 /INPUT 32 "dataIn"
    .port_info 3 /INPUT 1 "rw"
    .port_info 4 /INPUT 1 "byte"
    .port_info 5 /OUTPUT 1 "MOC"
    .port_info 6 /INPUT 1 "memEnable"
v0000000002843ad0_0 .var "MOC", 0 0;
v0000000002843d50 .array "Mem", 511 0, 7 0;
o00000000027ebc98 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000000002842ef0_0 .net "address", 31 0, o00000000027ebc98;  0 drivers
o00000000027ebcc8 .functor BUFZ 1, C4<z>; HiZ drive
v0000000002843f30_0 .net "byte", 0 0, o00000000027ebcc8;  0 drivers
o00000000027ebcf8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v00000000028428b0_0 .net "dataIn", 31 0, o00000000027ebcf8;  0 drivers
o00000000027ebd28 .functor BUFZ 1, C4<z>; HiZ drive
v00000000028429f0_0 .net "memEnable", 0 0, o00000000027ebd28;  0 drivers
v0000000002842f90_0 .var "output_destination", 31 0;
o00000000027ebd88 .functor BUFZ 1, C4<z>; HiZ drive
v00000000028441b0_0 .net "rw", 0 0, o00000000027ebd88;  0 drivers
E_00000000027c1c80 .event posedge, v00000000028429f0_0;
S_00000000027d75b0 .scope module, "muxA" "muxA" 4 1;
 .timescale 0 0;
    .port_info 0 /OUTPUT 5 "result"
    .port_info 1 /INPUT 2 "s"
    .port_info 2 /INPUT 5 "zero"
    .port_info 3 /INPUT 5 "one"
    .port_info 4 /INPUT 5 "two"
o00000000027ebf08 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0000000002843a30_0 .net "one", 4 0, o00000000027ebf08;  0 drivers
v0000000002843850_0 .var "result", 4 0;
o00000000027ebf68 .functor BUFZ 2, C4<zz>; HiZ drive
v0000000002842310_0 .net "s", 1 0, o00000000027ebf68;  0 drivers
o00000000027ebf98 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0000000002843030_0 .net "two", 4 0, o00000000027ebf98;  0 drivers
o00000000027ebfc8 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v00000000028424f0_0 .net "zero", 4 0, o00000000027ebfc8;  0 drivers
E_00000000027c2200 .event edge, v0000000002842310_0, v00000000028424f0_0, v0000000002843a30_0, v0000000002843030_0;
    .scope S_00000000008a9760;
T_0 ;
    %wait E_00000000027c4d40;
    %load/vec4 v000000000283bc30_0;
    %store/vec4 v000000000283b550_0, 0, 32;
    %jmp T_0;
    .thread T_0;
    .scope S_000000000085c810;
T_1 ;
    %wait E_00000000027c49c0;
    %load/vec4 v000000000283b690_0;
    %store/vec4 v000000000283bcd0_0, 0, 32;
    %jmp T_1;
    .thread T_1;
    .scope S_00000000008887a0;
T_2 ;
    %wait E_00000000027c4880;
    %load/vec4 v000000000283d9c0_0;
    %store/vec4 v000000000283da60_0, 0, 32;
    %jmp T_2;
    .thread T_2;
    .scope S_00000000008aac80;
T_3 ;
    %wait E_00000000027c5580;
    %load/vec4 v000000000283c6d0_0;
    %store/vec4 v000000000283cdb0_0, 0, 32;
    %jmp T_3;
    .thread T_3;
    .scope S_0000000000888920;
T_4 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000000000283db00_0, 0;
    %end;
    .thread T_4;
    .scope S_0000000000888920;
T_5 ;
    %wait E_00000000027c4900;
    %delay 1, 0;
    %load/vec4 v000000000283ebe0_0;
    %store/vec4 v000000000283db00_0, 0, 32;
    %jmp T_5;
    .thread T_5;
    .scope S_00000000008a5350;
T_6 ;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000000000283cbd0_0, 0;
    %end;
    .thread T_6;
    .scope S_00000000008a5350;
T_7 ;
    %wait E_00000000027c4a40;
    %load/vec4 v000000000283cbd0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 5;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 5;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 5;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_7.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 5;
    %cmp/u;
    %jmp/1 T_7.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 5;
    %cmp/u;
    %jmp/1 T_7.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 5;
    %cmp/u;
    %jmp/1 T_7.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 5;
    %cmp/u;
    %jmp/1 T_7.12, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 5;
    %cmp/u;
    %jmp/1 T_7.13, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 5;
    %cmp/u;
    %jmp/1 T_7.14, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_7.15, 6;
    %jmp T_7.16;
T_7.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000283bd70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000283beb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000283b870_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000283d170_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000283cd10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000283c4f0_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000000000283cbd0_0, 0, 5;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000000000283c090_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000283c130_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000283be10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000283c450_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000283bb90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000283c590_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000283ce50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000283bff0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000283c1d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000283c9f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000283d030_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v000000000283cbd0_0, 0, 5;
    %jmp T_7.16;
T_7.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000283c4f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000283bb90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000283c1d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000283b870_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000283c9f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000283beb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000283d170_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v000000000283c090_0, 0, 2;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v000000000283c8b0_0, 0, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000283c130_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 2, 0, 5;
    %assign/vec4 v000000000283cbd0_0, 0;
    %jmp T_7.16;
T_7.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000283beb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000283b870_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000283c1d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000283bd70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000283cd10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000283bff0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v000000000283cbd0_0, 0, 5;
    %jmp T_7.16;
T_7.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000283beb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000283b870_0, 0, 1;
    %load/vec4 v000000000283baf0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_7.17, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000283cd10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000283be10_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v000000000283cbd0_0, 0, 5;
T_7.17 ;
    %jmp T_7.16;
T_7.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000283c1d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000283bff0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000283bb90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000283d030_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000283be10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000283c130_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000283c4f0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000000000283c090_0, 0, 2;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v000000000283c8b0_0, 0, 6;
    %load/vec4 v000000000283c270_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_7.19, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_7.20, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_7.21, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 6;
    %cmp/u;
    %jmp/1 T_7.22, 6;
    %dup/vec4;
    %pushi/vec4 29, 0, 6;
    %cmp/u;
    %jmp/1 T_7.23, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_7.24, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_7.25, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_7.26, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_7.27, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_7.28, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_7.29, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_7.30, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_7.31, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_7.32, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_7.33, 6;
    %jmp T_7.34;
T_7.19 ;
    %delay 1, 0;
    %pushi/vec4 5, 0, 5;
    %assign/vec4 v000000000283cbd0_0, 0;
    %jmp T_7.34;
T_7.20 ;
    %pushi/vec4 32, 0, 6;
    %store/vec4 v000000000283c8b0_0, 0, 6;
    %delay 1, 0;
    %pushi/vec4 6, 0, 5;
    %assign/vec4 v000000000283cbd0_0, 0;
    %jmp T_7.34;
T_7.21 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000283d170_0, 0, 1;
    %pushi/vec4 33, 0, 6;
    %store/vec4 v000000000283c8b0_0, 0, 6;
    %delay 1, 0;
    %pushi/vec4 6, 0, 5;
    %assign/vec4 v000000000283cbd0_0, 0;
    %jmp T_7.34;
T_7.22 ;
    %pushi/vec4 28, 0, 6;
    %store/vec4 v000000000283c8b0_0, 0, 6;
    %delay 1, 0;
    %pushi/vec4 15, 0, 5;
    %assign/vec4 v000000000283cbd0_0, 0;
    %jmp T_7.34;
T_7.23 ;
    %pushi/vec4 29, 0, 6;
    %store/vec4 v000000000283c8b0_0, 0, 6;
    %delay 1, 0;
    %pushi/vec4 15, 0, 5;
    %assign/vec4 v000000000283cbd0_0, 0;
    %jmp T_7.34;
T_7.24 ;
    %delay 1, 0;
    %pushi/vec4 10, 0, 5;
    %assign/vec4 v000000000283cbd0_0, 0;
    %jmp T_7.34;
T_7.25 ;
    %pushi/vec4 32, 0, 6;
    %assign/vec4 v000000000283c8b0_0, 0;
    %delay 1, 0;
    %pushi/vec4 10, 0, 5;
    %assign/vec4 v000000000283cbd0_0, 0;
    %jmp T_7.34;
T_7.26 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000283bd70_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 10, 0, 5;
    %assign/vec4 v000000000283cbd0_0, 0;
    %jmp T_7.34;
T_7.27 ;
    %pushi/vec4 32, 0, 6;
    %assign/vec4 v000000000283c8b0_0, 0;
    %delay 1, 0;
    %pushi/vec4 7, 0, 5;
    %assign/vec4 v000000000283cbd0_0, 0;
    %jmp T_7.34;
T_7.28 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000283bd70_0, 0, 1;
    %pushi/vec4 32, 0, 6;
    %assign/vec4 v000000000283c8b0_0, 0;
    %delay 1, 0;
    %pushi/vec4 17, 0, 5;
    %assign/vec4 v000000000283cbd0_0, 0;
    %jmp T_7.34;
T_7.29 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000283d170_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000283bd70_0, 0, 1;
    %pushi/vec4 33, 0, 6;
    %assign/vec4 v000000000283c8b0_0, 0;
    %delay 1, 0;
    %pushi/vec4 7, 0, 5;
    %assign/vec4 v000000000283cbd0_0, 0;
    %jmp T_7.34;
T_7.30 ;
    %pushi/vec4 1, 0, 6;
    %assign/vec4 v000000000283c8b0_0, 0;
    %delay 1, 0;
    %pushi/vec4 16, 0, 5;
    %assign/vec4 v000000000283cbd0_0, 0;
    %jmp T_7.34;
T_7.31 ;
    %delay 1, 0;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v000000000283cbd0_0, 0, 5;
    %jmp T_7.34;
T_7.32 ;
    %delay 1, 0;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v000000000283cbd0_0, 0, 5;
    %jmp T_7.34;
T_7.33 ;
    %vpi_call 5 170 "$display", "Did we even get here?" {0 0 0};
    %pushi/vec4 15, 0, 6;
    %store/vec4 v000000000283c8b0_0, 0, 6;
    %delay 1, 0;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v000000000283cbd0_0, 0, 5;
    %jmp T_7.34;
T_7.34 ;
    %pop/vec4 1;
    %jmp T_7.16;
T_7.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000283cd10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000283c450_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000283ce50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000283c130_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000283bff0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000283c9f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000283d030_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000283c4f0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000000000283c090_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000283bb90_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v000000000283cbd0_0, 0;
    %jmp T_7.16;
T_7.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000283cd10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000283c450_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000283c590_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000283ce50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000283c130_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000283bff0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000283d030_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000283c4f0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000000000283c090_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000283c9f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000283bb90_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v000000000283cbd0_0, 0, 5;
    %jmp T_7.16;
T_7.7 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000000000283c090_0, 0;
    %pushi/vec4 32, 0, 6;
    %assign/vec4 v000000000283c8b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000283c130_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000283c1d0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 8, 0, 5;
    %assign/vec4 v000000000283cbd0_0, 0;
    %jmp T_7.16;
T_7.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000283c1d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000283cd10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000283bff0_0, 0, 1;
    %load/vec4 v000000000283baf0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_7.35, 4;
    %delay 1, 0;
    %pushi/vec4 9, 0, 5;
    %assign/vec4 v000000000283cbd0_0, 0;
T_7.35 ;
    %jmp T_7.16;
T_7.9 ;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000283c9f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000283cd10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000283d030_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000283bb90_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v000000000283cbd0_0, 0, 5;
    %jmp T_7.16;
T_7.10 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000000000283c090_0, 0;
    %pushi/vec4 32, 0, 6;
    %assign/vec4 v000000000283c8b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000283c130_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000283c1d0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 11, 0, 5;
    %assign/vec4 v000000000283cbd0_0, 0;
    %jmp T_7.16;
T_7.11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000283c1d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000283d030_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000000000283c090_0, 0;
    %pushi/vec4 63, 0, 6;
    %assign/vec4 v000000000283c8b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000283c130_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000283c9f0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 12, 0, 5;
    %assign/vec4 v000000000283cbd0_0, 0;
    %jmp T_7.16;
T_7.12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000283c9f0_0, 0, 1;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v000000000283c8b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000283cd10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000283bff0_0, 0, 1;
    %load/vec4 v000000000283baf0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_7.37, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000283cd10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000283bd70_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v000000000283cbd0_0, 0;
T_7.37 ;
    %jmp T_7.16;
T_7.13 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000283c590_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v000000000283cbd0_0, 0;
    %jmp T_7.16;
T_7.14 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000283cd10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000283c450_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000283bb90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000283c590_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000283ce50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000283c130_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000283bff0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000283c1d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000283c9f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000283d030_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000283c4f0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000000000283c090_0, 0, 2;
    %delay 1, 0;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v000000000283cbd0_0, 0;
    %jmp T_7.16;
T_7.15 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000283ce50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000283c130_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000000000283c090_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000283b870_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v000000000283cbd0_0, 0;
    %jmp T_7.16;
T_7.16 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7;
    .scope S_000000000283fbf0;
T_8 ;
    %wait E_00000000027c4b40;
    %load/vec4 v0000000002840300_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_8.0, 4;
    %load/vec4 v0000000002841c00_0;
    %store/vec4 v0000000002840760_0, 0, 32;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0000000002841fc0_0;
    %store/vec4 v0000000002840760_0, 0, 32;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_000000000283f470;
T_9 ;
    %wait E_00000000027c5140;
    %load/vec4 v000000000283d6a0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0000000002841020_0;
    %store/vec4 v000000000283d600_0, 0, 6;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v000000000283d560_0;
    %store/vec4 v000000000283d600_0, 0, 6;
T_9.1 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_00000000008a2dc0;
T_10 ;
    %wait E_00000000027c5480;
    %load/vec4 v000000000283df60_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.0, 4;
    %load/vec4 v000000000283d7e0_0;
    %store/vec4 v000000000283e820_0, 0, 5;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000000000283f180_0;
    %store/vec4 v000000000283e820_0, 0, 5;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_00000000027d6910;
T_11 ;
    %wait E_00000000027c2480;
    %load/vec4 v000000000283b2d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %load/vec4 v000000000283b9b0_0;
    %store/vec4 v000000000283b730_0, 0, 32;
    %jmp T_11.5;
T_11.0 ;
    %load/vec4 v000000000283b9b0_0;
    %store/vec4 v000000000283b730_0, 0, 32;
    %jmp T_11.5;
T_11.1 ;
    %load/vec4 v00000000027b25e0_0;
    %store/vec4 v000000000283b730_0, 0, 32;
    %jmp T_11.5;
T_11.2 ;
    %load/vec4 v000000000283b410_0;
    %store/vec4 v000000000283b730_0, 0, 32;
    %jmp T_11.5;
T_11.3 ;
    %load/vec4 v000000000283cf90_0;
    %store/vec4 v000000000283b730_0, 0, 32;
    %jmp T_11.5;
T_11.5 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_000000000283fa70;
T_12 ;
    %wait E_00000000027c4cc0;
    %load/vec4 v0000000002841ca0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_12.0, 4;
    %load/vec4 v0000000002840da0_0;
    %store/vec4 v0000000002840580_0, 0, 32;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0000000002841340_0;
    %store/vec4 v0000000002840580_0, 0, 32;
T_12.1 ;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_00000000008a51d0;
T_13 ;
    %wait E_00000000027c1dc0;
    %load/vec4 v000000000283c810_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_13.0, 4;
    %load/vec4 v000000000283c3b0_0;
    %store/vec4 v000000000283bf50_0, 0, 32;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v000000000283c950_0;
    %store/vec4 v000000000283bf50_0, 0, 32;
T_13.1 ;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_00000000008a95e0;
T_14 ;
    %wait E_00000000027c4c40;
    %load/vec4 v000000000283ba50_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_14.0, 4;
    %load/vec4 v000000000283c630_0;
    %store/vec4 v000000000283b910_0, 0, 32;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v000000000283cef0_0;
    %store/vec4 v000000000283b910_0, 0, 32;
T_14.1 ;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_00000000008cd2f0;
T_15 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000283ed20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000283ed20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000283ed20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000283ed20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000283ed20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000283ed20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000283ed20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000283ed20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000283ed20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000283ed20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000283ed20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000283ed20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000283ed20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000283ed20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000283ed20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000283ed20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000283ed20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000283ed20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000283ed20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000283ed20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000283ed20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000283ed20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000283ed20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000283ed20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000283ed20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000283ed20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000283ed20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000283ed20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000283ed20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000283ed20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000283ed20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000283ed20, 0, 4;
    %end;
    .thread T_15;
    .scope S_00000000008cd2f0;
T_16 ;
    %wait E_00000000027c4e80;
    %load/vec4 v000000000283d380_0;
    %cmpi/ne 0, 0, 5;
    %jmp/0xz  T_16.0, 4;
    %delay 1, 0;
    %load/vec4 v000000000283dc40_0;
    %load/vec4 v000000000283d380_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000283ed20, 0, 4;
T_16.0 ;
    %jmp T_16;
    .thread T_16;
    .scope S_00000000008cd2f0;
T_17 ;
    %wait E_00000000027c5040;
    %load/vec4 v000000000283e140_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000000000283ed20, 4;
    %assign/vec4 v000000000283e3c0_0, 0;
    %load/vec4 v000000000283f040_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000000000283ed20, 4;
    %assign/vec4 v000000000283f0e0_0, 0;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_000000000283f2f0;
T_18 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000283d2e0_0, 0, 32;
    %end;
    .thread T_18;
    .scope S_000000000283f2f0;
T_19 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000283ea00_0, 0, 32;
    %end;
    .thread T_19;
    .scope S_000000000283f2f0;
T_20 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000283eaa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000283e460_0, 0, 1;
    %end;
    .thread T_20;
    .scope S_000000000283f2f0;
T_21 ;
    %wait E_00000000027c4740;
    %load/vec4 v000000000283e5a0_0;
    %dup/vec4;
    %pushi/vec4 31, 0, 6;
    %cmp/u;
    %jmp/1 T_21.0, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 6;
    %cmp/u;
    %jmp/1 T_21.1, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_21.2, 6;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_21.3, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_21.4, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_21.5, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_21.6, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_21.7, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_21.8, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_21.9, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_21.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_21.11, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_21.12, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_21.13, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_21.14, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_21.15, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_21.16, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_21.17, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_21.18, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_21.19, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 6;
    %cmp/u;
    %jmp/1 T_21.20, 6;
    %dup/vec4;
    %pushi/vec4 29, 0, 6;
    %cmp/u;
    %jmp/1 T_21.21, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_21.22, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_21.23, 6;
    %jmp T_21.24;
T_21.0 ;
    %load/vec4 v000000000283e0a0_0;
    %load/vec4 v000000000283e1e0_0;
    %cmp/e;
    %jmp/0xz  T_21.25, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000283eaa0_0, 0, 1;
    %jmp T_21.26;
T_21.25 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000283eaa0_0, 0, 1;
T_21.26 ;
    %jmp T_21.24;
T_21.1 ;
    %load/vec4 v000000000283e0a0_0;
    %load/vec4 v000000000283e1e0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_21.27, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_21.28, 8;
T_21.27 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_21.28, 8;
 ; End of false expr.
    %blend;
T_21.28;
    %store/vec4 v000000000283dd80_0, 0, 32;
    %load/vec4 v000000000283dd80_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_21.29, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_21.30, 8;
T_21.29 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_21.30, 8;
 ; End of false expr.
    %blend;
T_21.30;
    %store/vec4 v000000000283eaa0_0, 0, 1;
    %load/vec4 v000000000283dd80_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_21.31, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_21.32, 8;
T_21.31 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_21.32, 8;
 ; End of false expr.
    %blend;
T_21.32;
    %pad/s 1;
    %store/vec4 v000000000283e500_0, 0, 1;
    %jmp T_21.24;
T_21.2 ;
    %vpi_call 9 126 "$display", "Whats happeining in here" {0 0 0};
    %load/vec4 v000000000283e0a0_0;
    %load/vec4 v000000000283e1e0_0;
    %vpi_call 9 127 "$display", "The question is %d grater than %d", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %load/vec4 v000000000283e1e0_0;
    %load/vec4 v000000000283e0a0_0;
    %cmp/s;
    %jmp/0xz  T_21.33, 5;
    %vpi_call 9 134 "$display", "It works" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000283e460_0, 0, 1;
    %jmp T_21.34;
T_21.33 ;
    %vpi_call 9 138 "$display", "It dont work" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000283e460_0, 0, 1;
T_21.34 ;
    %jmp T_21.24;
T_21.3 ;
    %load/vec4 v000000000283e0a0_0;
    %store/vec4 v000000000283dd80_0, 0, 32;
    %jmp T_21.24;
T_21.4 ;
    %load/vec4 v000000000283e1e0_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_21.35, 4;
    %load/vec4 v000000000283e0a0_0;
    %store/vec4 v000000000283dd80_0, 0, 32;
T_21.35 ;
    %jmp T_21.24;
T_21.5 ;
    %load/vec4 v000000000283e1e0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_21.37, 4;
    %load/vec4 v000000000283e0a0_0;
    %store/vec4 v000000000283dd80_0, 0, 32;
T_21.37 ;
    %jmp T_21.24;
T_21.6 ;
    %load/vec4 v000000000283e0a0_0;
    %load/vec4 v000000000283e1e0_0;
    %and;
    %store/vec4 v000000000283dd80_0, 0, 32;
    %jmp T_21.24;
T_21.7 ;
    %load/vec4 v000000000283e0a0_0;
    %load/vec4 v000000000283e1e0_0;
    %or;
    %store/vec4 v000000000283dd80_0, 0, 32;
    %jmp T_21.24;
T_21.8 ;
    %load/vec4 v000000000283e0a0_0;
    %load/vec4 v000000000283e1e0_0;
    %xor;
    %store/vec4 v000000000283dd80_0, 0, 32;
    %jmp T_21.24;
T_21.9 ;
    %load/vec4 v000000000283e0a0_0;
    %load/vec4 v000000000283e1e0_0;
    %or;
    %inv;
    %store/vec4 v000000000283dd80_0, 0, 32;
    %jmp T_21.24;
T_21.10 ;
    %load/vec4 v000000000283e0a0_0;
    %pad/u 33;
    %load/vec4 v000000000283e1e0_0;
    %pad/u 33;
    %add;
    %split/vec4 32;
    %store/vec4 v000000000283dd80_0, 0, 32;
    %store/vec4 v000000000283e280_0, 0, 1;
    %load/vec4 v000000000283e0a0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v000000000283e1e0_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %flag_mov 8, 4;
    %jmp/0 T_21.39, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_21.40, 8;
T_21.39 ; End of true expr.
    %load/vec4 v000000000283e1e0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v000000000283dd80_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %flag_mov 9, 4;
    %jmp/0 T_21.41, 9;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_21.42, 9;
T_21.41 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_21.42, 9;
 ; End of false expr.
    %blend;
T_21.42;
    %jmp/0 T_21.40, 8;
 ; End of false expr.
    %blend;
T_21.40;
    %pad/s 1;
    %store/vec4 v000000000283e640_0, 0, 1;
    %jmp T_21.24;
T_21.11 ;
    %load/vec4 v000000000283e0a0_0;
    %pad/u 33;
    %load/vec4 v000000000283e1e0_0;
    %pad/u 33;
    %sub;
    %split/vec4 32;
    %store/vec4 v000000000283dd80_0, 0, 32;
    %store/vec4 v000000000283e280_0, 0, 1;
    %load/vec4 v000000000283e0a0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v000000000283e1e0_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %flag_mov 8, 4;
    %jmp/0 T_21.43, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_21.44, 8;
T_21.43 ; End of true expr.
    %load/vec4 v000000000283e1e0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v000000000283dd80_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %flag_mov 9, 4;
    %jmp/0 T_21.45, 9;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_21.46, 9;
T_21.45 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_21.46, 9;
 ; End of false expr.
    %blend;
T_21.46;
    %jmp/0 T_21.44, 8;
 ; End of false expr.
    %blend;
T_21.44;
    %pad/s 1;
    %store/vec4 v000000000283e640_0, 0, 1;
    %jmp T_21.24;
T_21.12 ;
    %load/vec4 v000000000283e0a0_0;
    %load/vec4 v000000000283e1e0_0;
    %add;
    %store/vec4 v000000000283dd80_0, 0, 32;
    %load/vec4 v000000000283e0a0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v000000000283e1e0_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %flag_mov 8, 4;
    %jmp/0 T_21.47, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_21.48, 8;
T_21.47 ; End of true expr.
    %load/vec4 v000000000283e1e0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v000000000283dd80_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %flag_mov 9, 4;
    %jmp/0 T_21.49, 9;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_21.50, 9;
T_21.49 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_21.50, 9;
 ; End of false expr.
    %blend;
T_21.50;
    %jmp/0 T_21.48, 8;
 ; End of false expr.
    %blend;
T_21.48;
    %pad/s 1;
    %store/vec4 v000000000283e640_0, 0, 1;
    %load/vec4 v000000000283dd80_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_21.51, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_21.52, 8;
T_21.51 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_21.52, 8;
 ; End of false expr.
    %blend;
T_21.52;
    %pad/s 1;
    %store/vec4 v000000000283e500_0, 0, 1;
    %load/vec4 v000000000283dd80_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_21.53, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_21.54, 8;
T_21.53 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_21.54, 8;
 ; End of false expr.
    %blend;
T_21.54;
    %store/vec4 v000000000283eaa0_0, 0, 1;
    %jmp T_21.24;
T_21.13 ;
    %load/vec4 v000000000283e1e0_0;
    %inv;
    %addi 1, 0, 32;
    %store/vec4 v000000000283d4c0_0, 0, 32;
    %load/vec4 v000000000283e0a0_0;
    %load/vec4 v000000000283d4c0_0;
    %add;
    %store/vec4 v000000000283dd80_0, 0, 32;
    %load/vec4 v000000000283e0a0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v000000000283d4c0_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %flag_mov 8, 4;
    %jmp/0 T_21.55, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_21.56, 8;
T_21.55 ; End of true expr.
    %load/vec4 v000000000283d4c0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v000000000283dd80_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %flag_mov 9, 4;
    %jmp/0 T_21.57, 9;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_21.58, 9;
T_21.57 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_21.58, 9;
 ; End of false expr.
    %blend;
T_21.58;
    %jmp/0 T_21.56, 8;
 ; End of false expr.
    %blend;
T_21.56;
    %pad/s 1;
    %store/vec4 v000000000283e640_0, 0, 1;
    %load/vec4 v000000000283dd80_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_21.59, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_21.60, 8;
T_21.59 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_21.60, 8;
 ; End of false expr.
    %blend;
T_21.60;
    %pad/s 1;
    %store/vec4 v000000000283e500_0, 0, 1;
    %load/vec4 v000000000283dd80_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_21.61, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_21.62, 8;
T_21.61 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_21.62, 8;
 ; End of false expr.
    %blend;
T_21.62;
    %store/vec4 v000000000283eaa0_0, 0, 1;
    %jmp T_21.24;
T_21.14 ;
    %load/vec4 v000000000283e1e0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v000000000283dd80_0, 0, 32;
    %jmp T_21.24;
T_21.15 ;
    %load/vec4 v000000000283e1e0_0;
    %ix/getv 4, v000000000283e0a0_0;
    %shiftl 4;
    %store/vec4 v000000000283dd80_0, 0, 32;
    %jmp T_21.24;
T_21.16 ;
    %load/vec4 v000000000283e1e0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v000000000283dd80_0, 0, 32;
    %jmp T_21.24;
T_21.17 ;
    %load/vec4 v000000000283e1e0_0;
    %ix/getv 4, v000000000283e0a0_0;
    %shiftr 4;
    %store/vec4 v000000000283dd80_0, 0, 32;
    %jmp T_21.24;
T_21.18 ;
    %load/vec4 v000000000283e0a0_0;
    %load/vec4 v000000000283e1e0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_21.63, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000000000283dd80_0, 0, 32;
    %jmp T_21.64;
T_21.63 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000283dd80_0, 0, 32;
T_21.64 ;
    %jmp T_21.24;
T_21.19 ;
    %load/vec4 v000000000283e0a0_0;
    %load/vec4 v000000000283e1e0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_21.65, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000000000283dd80_0, 0, 32;
    %jmp T_21.66;
T_21.65 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000283dd80_0, 0, 32;
T_21.66 ;
    %jmp T_21.24;
T_21.20 ;
    %pushi/vec4 31, 0, 32;
    %store/vec4 v000000000283e320_0, 0, 32;
T_21.67 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000000000283e320_0;
    %cmp/s;
    %flag_or 5, 4;
    %jmp/0xz T_21.68, 5;
    %load/vec4 v000000000283e0a0_0;
    %load/vec4 v000000000283e320_0;
    %part/s 1;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_21.69, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000000000283ea00_0, 0, 32;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v000000000283e320_0, 0, 32;
T_21.69 ;
    %load/vec4 v000000000283ea00_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_21.71, 4;
    %load/vec4 v000000000283d2e0_0;
    %addi 1, 0, 32;
    %store/vec4 v000000000283d2e0_0, 0, 32;
T_21.71 ;
    %load/vec4 v000000000283e320_0;
    %subi 1, 0, 32;
    %store/vec4 v000000000283e320_0, 0, 32;
    %jmp T_21.67;
T_21.68 ;
    %load/vec4 v000000000283d2e0_0;
    %store/vec4 v000000000283dd80_0, 0, 32;
    %jmp T_21.24;
T_21.21 ;
    %pushi/vec4 31, 0, 32;
    %store/vec4 v000000000283e320_0, 0, 32;
T_21.73 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000000000283e320_0;
    %cmp/s;
    %flag_or 5, 4;
    %jmp/0xz T_21.74, 5;
    %load/vec4 v000000000283e0a0_0;
    %load/vec4 v000000000283e320_0;
    %part/s 1;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_21.75, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000000000283ea00_0, 0, 32;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v000000000283e320_0, 0, 32;
T_21.75 ;
    %load/vec4 v000000000283ea00_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_21.77, 4;
    %load/vec4 v000000000283d2e0_0;
    %addi 1, 0, 32;
    %store/vec4 v000000000283d2e0_0, 0, 32;
T_21.77 ;
    %load/vec4 v000000000283e320_0;
    %subi 1, 0, 32;
    %store/vec4 v000000000283e320_0, 0, 32;
    %jmp T_21.73;
T_21.74 ;
    %load/vec4 v000000000283d2e0_0;
    %store/vec4 v000000000283dd80_0, 0, 32;
    %jmp T_21.24;
T_21.22 ;
    %load/vec4 v000000000283e0a0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v000000000283dd80_0, 0, 32;
    %jmp T_21.24;
T_21.23 ;
    %load/vec4 v000000000283e0a0_0;
    %ix/getv 4, v000000000283e1e0_0;
    %shiftr 4;
    %store/vec4 v000000000283dd80_0, 0, 32;
    %jmp T_21.24;
T_21.24 ;
    %pop/vec4 1;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_000000000085c990;
T_22 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000283cc70_0, 0, 1;
    %end;
    .thread T_22;
    .scope S_000000000085c990;
T_23 ;
    %vpi_call 7 15 "$readmemb", "Input/testcode_mips1.txt", v000000000283b7d0 {0 0 0};
    %vpi_call 7 16 "$display", "verify memory at 2: %b%b%b%b", &A<v000000000283b7d0, 0>, &A<v000000000283b7d0, 1>, &A<v000000000283b7d0, 2>, &A<v000000000283b7d0, 3> {0 0 0};
    %end;
    .thread T_23;
    .scope S_000000000085c990;
T_24 ;
    %wait E_00000000027c4ac0;
    %load/vec4 v000000000283d420_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_24.0, 4;
    %load/vec4 v000000000283e000_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_24.2, 4;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v000000000283cc70_0;
    %ix/getv 4, v000000000283e780_0;
    %load/vec4a v000000000283b7d0, 4;
    %load/vec4 v000000000283e780_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v000000000283b7d0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000000000283e780_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %load/vec4a v000000000283b7d0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000000000283e780_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %load/vec4a v000000000283b7d0, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000000000283dec0_0, 0, 32;
    %delay 13, 0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v000000000283cc70_0;
    %jmp T_24.3;
T_24.2 ;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v000000000283cc70_0;
    %load/vec4 v000000000283eb40_0;
    %parti/s 8, 24, 6;
    %ix/getv 4, v000000000283e780_0;
    %store/vec4a v000000000283b7d0, 4, 0;
    %load/vec4 v000000000283eb40_0;
    %parti/s 8, 16, 6;
    %load/vec4 v000000000283e780_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %store/vec4a v000000000283b7d0, 4, 0;
    %load/vec4 v000000000283eb40_0;
    %parti/s 8, 8, 5;
    %load/vec4 v000000000283e780_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %store/vec4a v000000000283b7d0, 4, 0;
    %load/vec4 v000000000283eb40_0;
    %parti/s 8, 0, 2;
    %load/vec4 v000000000283e780_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %store/vec4a v000000000283b7d0, 4, 0;
    %delay 13, 0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v000000000283cc70_0;
T_24.3 ;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v000000000283e000_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_24.4, 4;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v000000000283cc70_0;
    %pushi/vec4 0, 0, 24;
    %ix/getv 4, v000000000283e780_0;
    %load/vec4a v000000000283b7d0, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000000000283dec0_0, 0, 32;
    %delay 7, 0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v000000000283cc70_0;
    %jmp T_24.5;
T_24.4 ;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v000000000283cc70_0;
    %load/vec4 v000000000283eb40_0;
    %parti/s 8, 24, 6;
    %ix/getv 4, v000000000283e780_0;
    %store/vec4a v000000000283b7d0, 4, 0;
    %delay 7, 0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v000000000283cc70_0;
T_24.5 ;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_000000000283fef0;
T_25 ;
    %pushi/vec4 65535, 0, 16;
    %store/vec4 v0000000002841e80_0, 0, 16;
    %end;
    .thread T_25;
    .scope S_000000000283fef0;
T_26 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0000000002841d40_0, 0, 16;
    %end;
    .thread T_26;
    .scope S_000000000283fef0;
T_27 ;
    %wait E_00000000027c4d00;
    %load/vec4 v0000000002840620_0;
    %parti/s 1, 15, 5;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0000000002840bc0_0;
    %cmpi/e 1, 0, 1;
    %flag_or 4, 8;
    %jmp/0xz  T_27.0, 4;
    %load/vec4 v0000000002841d40_0;
    %load/vec4 v0000000002840620_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000000028406c0_0, 0, 32;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0000000002841e80_0;
    %load/vec4 v0000000002840620_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000000028406c0_0, 0, 32;
T_27.1 ;
    %jmp T_27;
    .thread T_27, $push;
    .scope S_000000000283fd70;
T_28 ;
    %wait E_00000000027c55c0;
    %load/vec4 v0000000002840b20_0;
    %pad/u 28;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0000000002842060_0, 0, 28;
    %jmp T_28;
    .thread T_28, $push;
    .scope S_000000000283f5f0;
T_29 ;
    %wait E_00000000027c5180;
    %load/vec4 v0000000002842100_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0000000002840940_0, 0, 32;
    %jmp T_29;
    .thread T_29, $push;
    .scope S_000000000283f8f0;
T_30 ;
    %wait E_00000000027c5500;
    %load/vec4 v000000000283ef00_0;
    %load/vec4 v000000000283efa0_0;
    %add;
    %store/vec4 v000000000283e8c0_0, 0, 32;
    %jmp T_30;
    .thread T_30, $push;
    .scope S_000000000283f770;
T_31 ;
    %wait E_00000000027c5340;
    %load/vec4 v00000000028403a0_0;
    %load/vec4 v0000000002841ac0_0;
    %and;
    %store/vec4 v0000000002840f80_0, 0, 1;
    %jmp T_31;
    .thread T_31, $push;
    .scope S_00000000027b9480;
T_32 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002843350_0, 0, 1;
    %end;
    .thread T_32;
    .scope S_00000000027b9480;
T_33 ;
    %vpi_call 2 17 "$dumpfile", "results/CPUFileTest1.vcd" {0 0 0};
    %vpi_call 2 18 "$dumpvars", 32'sb00000000000000000000000000000000, v00000000028433f0_0, v0000000002843350_0, S_0000000000888920, S_000000000085c990, S_00000000008a5350, S_000000000283f2f0, S_00000000008cd2f0, S_0000000002840070, S_000000000283f8f0, S_000000000283fef0, S_000000000283fd70, S_000000000283f5f0, S_000000000283f770, S_00000000008a9760, S_000000000085c810, S_00000000008887a0, S_00000000008aac80, S_000000000283f470, S_000000000283fbf0, S_00000000008a95e0, S_00000000027d6910, S_00000000008a2dc0, S_000000000283fa70, S_00000000008a51d0 {0 0 0};
    %pushi/vec4 4, 0, 32;
    %store/vec4 v000000000283da60_0, 0, 32;
    %vpi_func 2 62 "$fopen" 32, "output/Memory1StatusFile.txt", "w" {0 0 0};
    %store/vec4 v0000000002842c70_0, 0, 32;
    %vpi_func 2 63 "$fopen" 32, "output/StateChangeTest1.txt", "w" {0 0 0};
    %store/vec4 v0000000002843b70_0, 0, 32;
    %vpi_call 2 65 "$fwrite", v0000000002842c70_0, "\012----------Memory at Start Up---------------\012" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000002844110_0, 0, 32;
T_33.0 ;
    %load/vec4 v0000000002844110_0;
    %cmpi/s 53, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_33.1, 5;
    %load/vec4 v0000000002844110_0;
    %addi 1, 0, 32;
    %load/vec4 v0000000002844110_0;
    %pad/s 33;
    %addi 1, 0, 33;
    %ix/vec4/s 4;
    %load/vec4a v000000000283b7d0, 4;
    %load/vec4 v0000000002844110_0;
    %addi 2, 0, 32;
    %load/vec4 v0000000002844110_0;
    %pad/s 33;
    %addi 2, 0, 33;
    %ix/vec4/s 4;
    %load/vec4a v000000000283b7d0, 4;
    %load/vec4 v0000000002844110_0;
    %addi 3, 0, 32;
    %load/vec4 v0000000002844110_0;
    %pad/s 33;
    %addi 3, 0, 33;
    %ix/vec4/s 4;
    %load/vec4a v000000000283b7d0, 4;
    %vpi_call 2 67 "$fwrite", v0000000002842c70_0, "\012Memory[%2d]: %8b  Memory[%2d]: %8b  Memory[%2d]: %8b  Memory[%2d]: %8b", v0000000002844110_0, &A<v000000000283b7d0, v0000000002844110_0 >, S<5,vec4,s32>, S<4,vec4,u8>, S<3,vec4,s32>, S<2,vec4,u8>, S<1,vec4,s32>, S<0,vec4,u8> {6 0 0};
    %load/vec4 v0000000002844110_0;
    %addi 4, 0, 32;
    %store/vec4 v0000000002844110_0, 0, 32;
    %jmp T_33.0;
T_33.1 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000002844110_0, 0, 32;
T_33.2 ;
    %load/vec4 v0000000002844110_0;
    %cmpi/s 600, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_33.3, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028433f0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028433f0_0, 0, 1;
    %delay 5, 0;
    %vpi_call 2 73 "$fwrite", v0000000002843b70_0, "\012 ---------CLOCK CYCLE: %d START-----------\012", v0000000002844110_0 {0 0 0};
    %vpi_call 2 75 "$fwrite", v0000000002843b70_0, "\012\012State: %d", v000000000283cbd0_0 {0 0 0};
    %vpi_call 2 77 "$fwrite", v0000000002843b70_0, "\012Current Instruction: %b", v000000000283dec0_0 {0 0 0};
    %vpi_call 2 79 "$fwrite", v0000000002843b70_0, "\012Register S Address: %d , %b", v000000000283e140_0, v000000000283e140_0 {0 0 0};
    %vpi_call 2 80 "$fwrite", v0000000002843b70_0, "\012Register T Address: %d , %b", v000000000283f040_0, v000000000283f040_0 {0 0 0};
    %vpi_call 2 81 "$fwrite", v0000000002843b70_0, "\012Offset: %d\012\012", v0000000002840620_0 {0 0 0};
    %vpi_call 2 83 "$fwrite", v0000000002843b70_0, "\012MAR: %d", v000000000283b550_0 {0 0 0};
    %vpi_call 2 86 "$fwrite", v0000000002843b70_0, "\012IR: %b", v000000000283cdb0_0 {0 0 0};
    %load/vec4 v0000000002844110_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000002844110_0, 0, 32;
    %jmp T_33.2;
T_33.3 ;
    %vpi_call 2 88 "$fwrite", v0000000002842c70_0, "\012----------Memory at End---------------\012" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000002844110_0, 0, 32;
T_33.4 ;
    %load/vec4 v0000000002844110_0;
    %cmpi/s 53, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_33.5, 5;
    %load/vec4 v0000000002844110_0;
    %addi 1, 0, 32;
    %load/vec4 v0000000002844110_0;
    %pad/s 33;
    %addi 1, 0, 33;
    %ix/vec4/s 4;
    %load/vec4a v000000000283b7d0, 4;
    %load/vec4 v0000000002844110_0;
    %addi 2, 0, 32;
    %load/vec4 v0000000002844110_0;
    %pad/s 33;
    %addi 2, 0, 33;
    %ix/vec4/s 4;
    %load/vec4a v000000000283b7d0, 4;
    %load/vec4 v0000000002844110_0;
    %addi 3, 0, 32;
    %load/vec4 v0000000002844110_0;
    %pad/s 33;
    %addi 3, 0, 33;
    %ix/vec4/s 4;
    %load/vec4a v000000000283b7d0, 4;
    %vpi_call 2 90 "$fwrite", v0000000002842c70_0, "\012Memory[%2d]: %8b Memory[%2d]: %8b Memory[%2d]: %8b Memory[%2d]: %8b", v0000000002844110_0, &A<v000000000283b7d0, v0000000002844110_0 >, S<5,vec4,s32>, S<4,vec4,u8>, S<3,vec4,s32>, S<2,vec4,u8>, S<1,vec4,s32>, S<0,vec4,u8> {6 0 0};
    %load/vec4 v0000000002844110_0;
    %addi 4, 0, 32;
    %store/vec4 v0000000002844110_0, 0, 32;
    %jmp T_33.4;
T_33.5 ;
    %vpi_call 2 92 "$fclose", v0000000002843b70_0 {0 0 0};
    %vpi_call 2 93 "$fclose", v0000000002842c70_0 {0 0 0};
    %end;
    .thread T_33;
    .scope S_00000000027da3b0;
T_34 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028438f0_0, 0, 1;
    %end;
    .thread T_34;
    .scope S_00000000027da3b0;
T_35 ;
    %vpi_call 7 75 "$readmemb", "Input/testcode_mips2.txt", v00000000028432b0 {0 0 0};
    %vpi_call 7 76 "$display", "verify memory at 2: %b%b%b%b", &A<v00000000028432b0, 0>, &A<v00000000028432b0, 1>, &A<v00000000028432b0, 2>, &A<v00000000028432b0, 3> {0 0 0};
    %end;
    .thread T_35;
    .scope S_00000000027da3b0;
T_36 ;
    %wait E_00000000027c5380;
    %load/vec4 v0000000002842d10_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_36.0, 4;
    %load/vec4 v0000000002842e50_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_36.2, 4;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v00000000028438f0_0;
    %ix/getv 4, v0000000002843530_0;
    %load/vec4a v00000000028432b0, 4;
    %load/vec4 v0000000002843530_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v00000000028432b0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000000002843530_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %load/vec4a v00000000028432b0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000000002843530_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %load/vec4a v00000000028432b0, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000000028437b0_0, 0, 32;
    %delay 13, 0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v00000000028438f0_0;
    %jmp T_36.3;
T_36.2 ;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v00000000028438f0_0;
    %load/vec4 v0000000002843710_0;
    %parti/s 8, 24, 6;
    %ix/getv 4, v0000000002843530_0;
    %store/vec4a v00000000028432b0, 4, 0;
    %load/vec4 v0000000002843710_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0000000002843530_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %store/vec4a v00000000028432b0, 4, 0;
    %load/vec4 v0000000002843710_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0000000002843530_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %store/vec4a v00000000028432b0, 4, 0;
    %load/vec4 v0000000002843710_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0000000002843530_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %store/vec4a v00000000028432b0, 4, 0;
    %delay 13, 0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v00000000028438f0_0;
T_36.3 ;
    %jmp T_36.1;
T_36.0 ;
    %load/vec4 v0000000002842e50_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_36.4, 4;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v00000000028438f0_0;
    %ix/getv 4, v0000000002843530_0;
    %load/vec4a v00000000028432b0, 4;
    %concati/vec4 0, 0, 24;
    %store/vec4 v00000000028437b0_0, 0, 32;
    %delay 7, 0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v00000000028438f0_0;
    %jmp T_36.5;
T_36.4 ;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v00000000028438f0_0;
    %load/vec4 v0000000002843710_0;
    %parti/s 8, 24, 6;
    %ix/getv 4, v0000000002843530_0;
    %store/vec4a v00000000028432b0, 4, 0;
    %delay 7, 0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v00000000028438f0_0;
T_36.5 ;
T_36.1 ;
    %jmp T_36;
    .thread T_36;
    .scope S_00000000027d9600;
T_37 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002843ad0_0, 0, 1;
    %end;
    .thread T_37;
    .scope S_00000000027d9600;
T_38 ;
    %vpi_call 7 135 "$readmemb", "Input/testcode_mips3.txt", v0000000002843d50 {0 0 0};
    %vpi_call 7 136 "$display", "verify memory at 2: %b%b%b%b", &A<v0000000002843d50, 0>, &A<v0000000002843d50, 1>, &A<v0000000002843d50, 2>, &A<v0000000002843d50, 3> {0 0 0};
    %end;
    .thread T_38;
    .scope S_00000000027d9600;
T_39 ;
    %wait E_00000000027c1c80;
    %load/vec4 v0000000002843f30_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_39.0, 4;
    %load/vec4 v00000000028441b0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_39.2, 4;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0000000002843ad0_0;
    %ix/getv 4, v0000000002842ef0_0;
    %load/vec4a v0000000002843d50, 4;
    %load/vec4 v0000000002842ef0_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000002843d50, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000000002842ef0_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000002843d50, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000000002842ef0_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000002843d50, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000002842f90_0, 0, 32;
    %delay 13, 0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v0000000002843ad0_0;
    %jmp T_39.3;
T_39.2 ;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0000000002843ad0_0;
    %load/vec4 v00000000028428b0_0;
    %parti/s 8, 24, 6;
    %ix/getv 4, v0000000002842ef0_0;
    %store/vec4a v0000000002843d50, 4, 0;
    %load/vec4 v00000000028428b0_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0000000002842ef0_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0000000002843d50, 4, 0;
    %load/vec4 v00000000028428b0_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0000000002842ef0_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0000000002843d50, 4, 0;
    %load/vec4 v00000000028428b0_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0000000002842ef0_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0000000002843d50, 4, 0;
    %delay 13, 0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v0000000002843ad0_0;
T_39.3 ;
    %jmp T_39.1;
T_39.0 ;
    %load/vec4 v00000000028441b0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_39.4, 4;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0000000002843ad0_0;
    %ix/getv 4, v0000000002842ef0_0;
    %load/vec4a v0000000002843d50, 4;
    %concati/vec4 0, 0, 24;
    %store/vec4 v0000000002842f90_0, 0, 32;
    %delay 7, 0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v0000000002843ad0_0;
    %jmp T_39.5;
T_39.4 ;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0000000002843ad0_0;
    %load/vec4 v00000000028428b0_0;
    %parti/s 8, 24, 6;
    %ix/getv 4, v0000000002842ef0_0;
    %store/vec4a v0000000002843d50, 4, 0;
    %delay 7, 0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v0000000002843ad0_0;
T_39.5 ;
T_39.1 ;
    %jmp T_39;
    .thread T_39;
    .scope S_00000000027d75b0;
T_40 ;
    %wait E_00000000027c2200;
    %load/vec4 v0000000002842310_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_40.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_40.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_40.2, 6;
    %load/vec4 v00000000028424f0_0;
    %store/vec4 v0000000002843850_0, 0, 5;
    %jmp T_40.4;
T_40.0 ;
    %load/vec4 v00000000028424f0_0;
    %store/vec4 v0000000002843850_0, 0, 5;
    %jmp T_40.4;
T_40.1 ;
    %load/vec4 v0000000002843a30_0;
    %store/vec4 v0000000002843850_0, 0, 5;
    %jmp T_40.4;
T_40.2 ;
    %load/vec4 v0000000002843030_0;
    %store/vec4 v0000000002843850_0, 0, 5;
    %jmp T_40.4;
T_40.4 ;
    %pop/vec4 1;
    %jmp T_40;
    .thread T_40, $push;
# The file index is used to find the file name in the following table.
:file_names 10;
    "N/A";
    "<interactive>";
    "testers/CPUTest1.v";
    "CPU.v";
    "MuxModules.v";
    "ControlModules.v";
    "UtilModules.v";
    "RamModules.v";
    "RegisterFile.v";
    "ALUModule.v";
