{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1368953256463 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Full Version " "Version 12.1 Build 177 11/07/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1368953256467 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 19 11:47:36 2013 " "Processing started: Sun May 19 11:47:36 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1368953256467 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1368953256467 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mds_img_manipulation -c mds_img_manipulation " "Command: quartus_map --read_settings_files=on --write_settings_files=off mds_img_manipulation -c mds_img_manipulation" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1368953256467 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "" 0 -1 1368953259098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/image-rotation-technion-ee/vhdl/design/memory/memory_controllers/sdram_controller/sdram_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /image-rotation-technion-ee/vhdl/design/memory/memory_controllers/sdram_controller/sdram_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sdram_controller-rtl_sdram_controller " "Found design unit 1: sdram_controller-rtl_sdram_controller" {  } { { "../VHDL/Design/Memory/Memory_Controllers/SDRAM_Controller/sdram_controller.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Memory/Memory_Controllers/SDRAM_Controller/sdram_controller.vhd" 80 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1368953260303 ""} { "Info" "ISGN_ENTITY_NAME" "1 sdram_controller " "Found entity 1: sdram_controller" {  } { { "../VHDL/Design/Memory/Memory_Controllers/SDRAM_Controller/sdram_controller.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Memory/Memory_Controllers/SDRAM_Controller/sdram_controller.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368953260303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368953260303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/image-rotation-technion-ee/vhdl/design/memory/memory_management/memory_management_top/mem_mng_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /image-rotation-technion-ee/vhdl/design/memory/memory_management/memory_management_top/mem_mng_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mem_mng_top-rtl_mem_mng_top " "Found design unit 1: mem_mng_top-rtl_mem_mng_top" {  } { { "../VHDL/Design/Memory/Memory_Management/Memory_Management_Top/mem_mng_top.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Memory/Memory_Management/Memory_Management_Top/mem_mng_top.vhd" 86 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1368953260365 ""} { "Info" "ISGN_ENTITY_NAME" "1 mem_mng_top " "Found entity 1: mem_mng_top" {  } { { "../VHDL/Design/Memory/Memory_Management/Memory_Management_Top/mem_mng_top.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Memory/Memory_Management/Memory_Management_Top/mem_mng_top.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368953260365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368953260365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/image-rotation-technion-ee/vhdl/design/memory/memory_management/arbiter/mem_mng_arbiter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /image-rotation-technion-ee/vhdl/design/memory/memory_management/arbiter/mem_mng_arbiter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mem_mng_arbiter-rtl_mem_mng_arbiter " "Found design unit 1: mem_mng_arbiter-rtl_mem_mng_arbiter" {  } { { "../VHDL/Design/Memory/Memory_Management/Arbiter/mem_mng_arbiter.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Memory/Memory_Management/Arbiter/mem_mng_arbiter.vhd" 81 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1368953260426 ""} { "Info" "ISGN_ENTITY_NAME" "1 mem_mng_arbiter " "Found entity 1: mem_mng_arbiter" {  } { { "../VHDL/Design/Memory/Memory_Management/Arbiter/mem_mng_arbiter.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Memory/Memory_Management/Arbiter/mem_mng_arbiter.vhd" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368953260426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368953260426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/image-rotation-technion-ee/vhdl/design/misc/altera_de2/7segment_display/hexss.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /image-rotation-technion-ee/vhdl/design/misc/altera_de2/7segment_display/hexss.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hexss-arc_hexss " "Found design unit 1: hexss-arc_hexss" {  } { { "../VHDL/Design/Misc/Altera_DE2/7Segment_Display/Hexss.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Misc/Altera_DE2/7Segment_Display/Hexss.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1368953260489 ""} { "Info" "ISGN_ENTITY_NAME" "1 hexss " "Found entity 1: hexss" {  } { { "../VHDL/Design/Misc/Altera_DE2/7Segment_Display/Hexss.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Misc/Altera_DE2/7Segment_Display/Hexss.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368953260489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368953260489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/image-rotation-technion-ee/vhdl/design/top block/tx_path_wbm/tx_path_wbm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /image-rotation-technion-ee/vhdl/design/top block/tx_path_wbm/tx_path_wbm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tx_path_wbm-rtl_tx_path_wbm " "Found design unit 1: tx_path_wbm-rtl_tx_path_wbm" {  } { { "../VHDL/Design/Top Block/tx_path_wbm/tx_path_wbm.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Top Block/tx_path_wbm/tx_path_wbm.vhd" 65 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1368953260543 ""} { "Info" "ISGN_ENTITY_NAME" "1 tx_path_wbm " "Found entity 1: tx_path_wbm" {  } { { "../VHDL/Design/Top Block/tx_path_wbm/tx_path_wbm.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Top Block/tx_path_wbm/tx_path_wbm.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368953260543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368953260543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/image-rotation-technion-ee/vhdl/design/video/display_controller_top/disp_ctrl_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /image-rotation-technion-ee/vhdl/design/video/display_controller_top/disp_ctrl_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 disp_ctrl_top-rtl_disp_ctrl_top " "Found design unit 1: disp_ctrl_top-rtl_disp_ctrl_top" {  } { { "../VHDL/Design/Video/Display_Controller_Top/disp_ctrl_top.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Video/Display_Controller_Top/disp_ctrl_top.vhd" 122 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1368953260612 ""} { "Info" "ISGN_ENTITY_NAME" "1 disp_ctrl_top " "Found entity 1: disp_ctrl_top" {  } { { "../VHDL/Design/Video/Display_Controller_Top/disp_ctrl_top.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Video/Display_Controller_Top/disp_ctrl_top.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368953260612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368953260612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/image-rotation-technion-ee/vhdl/design/video/pixel_manager/pixel_mng.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /image-rotation-technion-ee/vhdl/design/video/pixel_manager/pixel_mng.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pixel_mng-rtl_pixel_mng " "Found design unit 1: pixel_mng-rtl_pixel_mng" {  } { { "../VHDL/Design/Video/Pixel_Manager/pixel_mng.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Video/Pixel_Manager/pixel_mng.vhd" 69 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1368953260674 ""} { "Info" "ISGN_ENTITY_NAME" "1 pixel_mng " "Found entity 1: pixel_mng" {  } { { "../VHDL/Design/Video/Pixel_Manager/pixel_mng.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Video/Pixel_Manager/pixel_mng.vhd" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368953260674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368953260674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/image-rotation-technion-ee/vhdl/design/video/vesa/vesa_gen_ctrl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /image-rotation-technion-ee/vhdl/design/video/vesa/vesa_gen_ctrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vesa_gen_ctrl-rtl_vesa_gen_ctrl " "Found design unit 1: vesa_gen_ctrl-rtl_vesa_gen_ctrl" {  } { { "../VHDL/Design/Video/VESA/vesa_gen_ctrl.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Video/VESA/vesa_gen_ctrl.vhd" 145 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1368953260735 ""} { "Info" "ISGN_ENTITY_NAME" "1 vesa_gen_ctrl " "Found entity 1: vesa_gen_ctrl" {  } { { "../VHDL/Design/Video/VESA/vesa_gen_ctrl.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Video/VESA/vesa_gen_ctrl.vhd" 75 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368953260735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368953260735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/image-rotation-technion-ee/vhdl/design/video/vesa/synthetic_frame_generator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /image-rotation-technion-ee/vhdl/design/video/vesa/synthetic_frame_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 synthetic_frame_generator-rtl_synthetic_frame_generator " "Found design unit 1: synthetic_frame_generator-rtl_synthetic_frame_generator" {  } { { "../VHDL/Design/Video/VESA/synthetic_frame_generator.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Video/VESA/synthetic_frame_generator.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1368953260795 ""} { "Info" "ISGN_ENTITY_NAME" "1 synthetic_frame_generator " "Found entity 1: synthetic_frame_generator" {  } { { "../VHDL/Design/Video/VESA/synthetic_frame_generator.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Video/VESA/synthetic_frame_generator.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368953260795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368953260795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/image-rotation-technion-ee/vhdl/design/top block/tx_path.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /image-rotation-technion-ee/vhdl/design/top block/tx_path.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tx_path-arc_tx_path " "Found design unit 1: tx_path-arc_tx_path" {  } { { "../VHDL/Design/Top Block/tx_path.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Top Block/tx_path.vhd" 107 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1368953260852 ""} { "Info" "ISGN_ENTITY_NAME" "1 tx_path " "Found entity 1: tx_path" {  } { { "../VHDL/Design/Top Block/tx_path.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Top Block/tx_path.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368953260852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368953260852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/image-rotation-technion-ee/vhdl/design/top block/rx_path.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /image-rotation-technion-ee/vhdl/design/top block/rx_path.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rx_path-rtl_rx_path " "Found design unit 1: rx_path-rtl_rx_path" {  } { { "../VHDL/Design/Top Block/rx_path.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Top Block/rx_path.vhd" 77 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1368953261217 ""} { "Info" "ISGN_ENTITY_NAME" "1 rx_path " "Found entity 1: rx_path" {  } { { "../VHDL/Design/Top Block/rx_path.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Top Block/rx_path.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368953261217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368953261217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/image-rotation-technion-ee/vhdl/design/top block/mds_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /image-rotation-technion-ee/vhdl/design/top block/mds_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mds_top-rtl_mds_top " "Found design unit 1: mds_top-rtl_mds_top" {  } { { "../VHDL/Design/Top Block/mds_top.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Top Block/mds_top.vhd" 92 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1368953261289 ""} { "Info" "ISGN_ENTITY_NAME" "1 mds_top " "Found entity 1: mds_top" {  } { { "../VHDL/Design/Top Block/mds_top.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Top Block/mds_top.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368953261289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368953261289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/image-rotation-technion-ee/vhdl/design/misc/intercon/intercon_pkg.vhd 2 0 " "Found 2 design units, including 0 entities, in source file /image-rotation-technion-ee/vhdl/design/misc/intercon/intercon_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 intercon_pkg " "Found design unit 1: intercon_pkg" {  } { { "../VHDL/Design/Misc/Intercon/intercon_pkg.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Misc/Intercon/intercon_pkg.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1368953261341 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 intercon_pkg-body " "Found design unit 2: intercon_pkg-body" {  } { { "../VHDL/Design/Misc/Intercon/intercon_pkg.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Misc/Intercon/intercon_pkg.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1368953261341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368953261341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/image-rotation-technion-ee/vhdl/design/misc/intercon/intercon_mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /image-rotation-technion-ee/vhdl/design/misc/intercon/intercon_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 intercon_mux-intercon_mux_rtl " "Found design unit 1: intercon_mux-intercon_mux_rtl" {  } { { "../VHDL/Design/Misc/Intercon/intercon_mux.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Misc/Intercon/intercon_mux.vhd" 86 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1368953261398 ""} { "Info" "ISGN_ENTITY_NAME" "1 intercon_mux " "Found entity 1: intercon_mux" {  } { { "../VHDL/Design/Misc/Intercon/intercon_mux.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Misc/Intercon/intercon_mux.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368953261398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368953261398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/image-rotation-technion-ee/vhdl/design/misc/intercon/intercon.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /image-rotation-technion-ee/vhdl/design/misc/intercon/intercon.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 intercon-intercon_rtl " "Found design unit 1: intercon-intercon_rtl" {  } { { "../VHDL/Design/Misc/Intercon/intercon.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Misc/Intercon/intercon.vhd" 92 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1368953261466 ""} { "Info" "ISGN_ENTITY_NAME" "1 intercon " "Found entity 1: intercon" {  } { { "../VHDL/Design/Misc/Intercon/intercon.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Misc/Intercon/intercon.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368953261466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368953261466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/image-rotation-technion-ee/vhdl/design/memory/registers/wbs_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /image-rotation-technion-ee/vhdl/design/memory/registers/wbs_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wbs_reg-rtl_wbs_reg " "Found design unit 1: wbs_reg-rtl_wbs_reg" {  } { { "../VHDL/Design/Memory/Registers/wbs_reg.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Memory/Registers/wbs_reg.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1368953261518 ""} { "Info" "ISGN_ENTITY_NAME" "1 wbs_reg " "Found entity 1: wbs_reg" {  } { { "../VHDL/Design/Memory/Registers/wbs_reg.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Memory/Registers/wbs_reg.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368953261518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368953261518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/image-rotation-technion-ee/vhdl/design/memory/registers/gen_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /image-rotation-technion-ee/vhdl/design/memory/registers/gen_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gen_reg-rtl_gen_reg " "Found design unit 1: gen_reg-rtl_gen_reg" {  } { { "../VHDL/Design/Memory/Registers/gen_reg.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Memory/Registers/gen_reg.vhd" 64 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1368953261579 ""} { "Info" "ISGN_ENTITY_NAME" "1 gen_reg " "Found entity 1: gen_reg" {  } { { "../VHDL/Design/Memory/Registers/gen_reg.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Memory/Registers/gen_reg.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368953261579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368953261579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/image-rotation-technion-ee/vhdl/design/memory/ram/ram_simple.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /image-rotation-technion-ee/vhdl/design/memory/ram/ram_simple.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram_simple-arc_ram_simple " "Found design unit 1: ram_simple-arc_ram_simple" {  } { { "../VHDL/Design/Memory/RAM/ram_simple.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Memory/RAM/ram_simple.vhd" 64 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1368953261636 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram_simple " "Found entity 1: ram_simple" {  } { { "../VHDL/Design/Memory/RAM/ram_simple.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Memory/RAM/ram_simple.vhd" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368953261636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368953261636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/image-rotation-technion-ee/vhdl/design/memory/ram/ram_generic_pkg.vhd 2 0 " "Found 2 design units, including 0 entities, in source file /image-rotation-technion-ee/vhdl/design/memory/ram/ram_generic_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram_generic_pkg " "Found design unit 1: ram_generic_pkg" {  } { { "../VHDL/Design/Memory/RAM/ram_generic_pkg.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Memory/RAM/ram_generic_pkg.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1368953261690 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 ram_generic_pkg-body " "Found design unit 2: ram_generic_pkg-body" {  } { { "../VHDL/Design/Memory/RAM/ram_generic_pkg.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Memory/RAM/ram_generic_pkg.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1368953261690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368953261690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/image-rotation-technion-ee/vhdl/design/memory/ram/ram_generic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /image-rotation-technion-ee/vhdl/design/memory/ram/ram_generic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram_generic-rtl_ram_generic " "Found design unit 1: ram_generic-rtl_ram_generic" {  } { { "../VHDL/Design/Memory/RAM/ram_generic.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Memory/RAM/ram_generic.vhd" 80 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1368953261750 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram_generic " "Found entity 1: ram_generic" {  } { { "../VHDL/Design/Memory/RAM/ram_generic.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Memory/RAM/ram_generic.vhd" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368953261750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368953261750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/image-rotation-technion-ee/vhdl/design/memory/ram/altera_16to8_dc_ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /image-rotation-technion-ee/vhdl/design/memory/ram/altera_16to8_dc_ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altera_16to8_dc_ram-SYN " "Found design unit 1: altera_16to8_dc_ram-SYN" {  } { { "../VHDL/Design/Memory/RAM/altera_16to8_dc_ram.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Memory/RAM/altera_16to8_dc_ram.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1368953261808 ""} { "Info" "ISGN_ENTITY_NAME" "1 altera_16to8_dc_ram " "Found entity 1: altera_16to8_dc_ram" {  } { { "../VHDL/Design/Memory/RAM/altera_16to8_dc_ram.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Memory/RAM/altera_16to8_dc_ram.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368953261808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368953261808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/image-rotation-technion-ee/vhdl/design/memory/ram/altera_8to16_dc_ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /image-rotation-technion-ee/vhdl/design/memory/ram/altera_8to16_dc_ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altera_8to16_dc_ram-SYN " "Found design unit 1: altera_8to16_dc_ram-SYN" {  } { { "../VHDL/Design/Memory/RAM/altera_8to16_dc_ram.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Memory/RAM/altera_8to16_dc_ram.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1368953261867 ""} { "Info" "ISGN_ENTITY_NAME" "1 altera_8to16_dc_ram " "Found entity 1: altera_8to16_dc_ram" {  } { { "../VHDL/Design/Memory/RAM/altera_8to16_dc_ram.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Memory/RAM/altera_8to16_dc_ram.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368953261867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368953261867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/image-rotation-technion-ee/vhdl/design/memory/memory_management/mem_ctrl_wr/mem_ctrl_wr_wbs.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /image-rotation-technion-ee/vhdl/design/memory/memory_management/mem_ctrl_wr/mem_ctrl_wr_wbs.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mem_ctrl_wr_wbs-rtl_mem_ctrl_wr_wbs " "Found design unit 1: mem_ctrl_wr_wbs-rtl_mem_ctrl_wr_wbs" {  } { { "../VHDL/Design/Memory/Memory_Management/Mem_Ctrl_Wr/mem_ctrl_wr_wbs.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Memory/Memory_Management/Mem_Ctrl_Wr/mem_ctrl_wr_wbs.vhd" 63 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1368953261927 ""} { "Info" "ISGN_ENTITY_NAME" "1 mem_ctrl_wr_wbs " "Found entity 1: mem_ctrl_wr_wbs" {  } { { "../VHDL/Design/Memory/Memory_Management/Mem_Ctrl_Wr/mem_ctrl_wr_wbs.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Memory/Memory_Management/Mem_Ctrl_Wr/mem_ctrl_wr_wbs.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368953261927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368953261927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/image-rotation-technion-ee/vhdl/design/memory/memory_management/mem_ctrl_wr/mem_ctrl_wr_wbm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /image-rotation-technion-ee/vhdl/design/memory/memory_management/mem_ctrl_wr/mem_ctrl_wr_wbm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mem_ctrl_wr_wbm-rtl_mem_ctrl_wr_wbm " "Found design unit 1: mem_ctrl_wr_wbm-rtl_mem_ctrl_wr_wbm" {  } { { "../VHDL/Design/Memory/Memory_Management/Mem_Ctrl_Wr/mem_ctrl_wr_wbm.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Memory/Memory_Management/Mem_Ctrl_Wr/mem_ctrl_wr_wbm.vhd" 89 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1368953261988 ""} { "Info" "ISGN_ENTITY_NAME" "1 mem_ctrl_wr_wbm " "Found entity 1: mem_ctrl_wr_wbm" {  } { { "../VHDL/Design/Memory/Memory_Management/Mem_Ctrl_Wr/mem_ctrl_wr_wbm.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Memory/Memory_Management/Mem_Ctrl_Wr/mem_ctrl_wr_wbm.vhd" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368953261988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368953261988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/image-rotation-technion-ee/vhdl/design/memory/memory_management/mem_ctrl_wr/mem_ctrl_wr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /image-rotation-technion-ee/vhdl/design/memory/memory_management/mem_ctrl_wr/mem_ctrl_wr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mem_ctrl_wr-rtl_mem_ctrl_wr " "Found design unit 1: mem_ctrl_wr-rtl_mem_ctrl_wr" {  } { { "../VHDL/Design/Memory/Memory_Management/Mem_Ctrl_Wr/mem_ctrl_wr.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Memory/Memory_Management/Mem_Ctrl_Wr/mem_ctrl_wr.vhd" 94 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1368953262047 ""} { "Info" "ISGN_ENTITY_NAME" "1 mem_ctrl_wr " "Found entity 1: mem_ctrl_wr" {  } { { "../VHDL/Design/Memory/Memory_Management/Mem_Ctrl_Wr/mem_ctrl_wr.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Memory/Memory_Management/Mem_Ctrl_Wr/mem_ctrl_wr.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368953262047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368953262047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/image-rotation-technion-ee/vhdl/design/memory/memory_management/mem_ctrl_rd/mem_ctrl_rd_wbs.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /image-rotation-technion-ee/vhdl/design/memory/memory_management/mem_ctrl_rd/mem_ctrl_rd_wbs.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mem_ctrl_rd_wbs-rtl_mem_ctrl_rd_wbs " "Found design unit 1: mem_ctrl_rd_wbs-rtl_mem_ctrl_rd_wbs" {  } { { "../VHDL/Design/Memory/Memory_Management/Mem_Ctrl_Rd/mem_ctrl_rd_wbs.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Memory/Memory_Management/Mem_Ctrl_Rd/mem_ctrl_rd_wbs.vhd" 75 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1368953262107 ""} { "Info" "ISGN_ENTITY_NAME" "1 mem_ctrl_rd_wbs " "Found entity 1: mem_ctrl_rd_wbs" {  } { { "../VHDL/Design/Memory/Memory_Management/Mem_Ctrl_Rd/mem_ctrl_rd_wbs.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Memory/Memory_Management/Mem_Ctrl_Rd/mem_ctrl_rd_wbs.vhd" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368953262107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368953262107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/image-rotation-technion-ee/vhdl/design/memory/memory_management/mem_ctrl_rd/mem_ctrl_rd_wbm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /image-rotation-technion-ee/vhdl/design/memory/memory_management/mem_ctrl_rd/mem_ctrl_rd_wbm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mem_ctrl_rd_wbm-rtl_mem_ctrl_rd_wbm " "Found design unit 1: mem_ctrl_rd_wbm-rtl_mem_ctrl_rd_wbm" {  } { { "../VHDL/Design/Memory/Memory_Management/Mem_Ctrl_Rd/mem_ctrl_rd_wbm.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Memory/Memory_Management/Mem_Ctrl_Rd/mem_ctrl_rd_wbm.vhd" 94 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1368953262464 ""} { "Info" "ISGN_ENTITY_NAME" "1 mem_ctrl_rd_wbm " "Found entity 1: mem_ctrl_rd_wbm" {  } { { "../VHDL/Design/Memory/Memory_Management/Mem_Ctrl_Rd/mem_ctrl_rd_wbm.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Memory/Memory_Management/Mem_Ctrl_Rd/mem_ctrl_rd_wbm.vhd" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368953262464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368953262464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/image-rotation-technion-ee/vhdl/design/memory/memory_management/mem_ctrl_rd/mem_ctrl_rd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /image-rotation-technion-ee/vhdl/design/memory/memory_management/mem_ctrl_rd/mem_ctrl_rd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mem_ctrl_rd-rtl_mem_ctrl_rd " "Found design unit 1: mem_ctrl_rd-rtl_mem_ctrl_rd" {  } { { "../VHDL/Design/Memory/Memory_Management/Mem_Ctrl_Rd/mem_ctrl_rd.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Memory/Memory_Management/Mem_Ctrl_Rd/mem_ctrl_rd.vhd" 92 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1368953262539 ""} { "Info" "ISGN_ENTITY_NAME" "1 mem_ctrl_rd " "Found entity 1: mem_ctrl_rd" {  } { { "../VHDL/Design/Memory/Memory_Management/Mem_Ctrl_Rd/mem_ctrl_rd.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Memory/Memory_Management/Mem_Ctrl_Rd/mem_ctrl_rd.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368953262539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368953262539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/image-rotation-technion-ee/vhdl/design/memory/fifo/general_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /image-rotation-technion-ee/vhdl/design/memory/fifo/general_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 general_fifo-arc_general_fifo " "Found design unit 1: general_fifo-arc_general_fifo" {  } { { "../VHDL/Design/Memory/FIFO/general_fifo.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Memory/FIFO/general_fifo.vhd" 87 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1368953262608 ""} { "Info" "ISGN_ENTITY_NAME" "1 general_fifo " "Found entity 1: general_fifo" {  } { { "../VHDL/Design/Memory/FIFO/general_fifo.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Memory/FIFO/general_fifo.vhd" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368953262608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368953262608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/image-rotation-technion-ee/vhdl/design/memory/fifo/dc_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /image-rotation-technion-ee/vhdl/design/memory/fifo/dc_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dc_fifo-SYN " "Found design unit 1: dc_fifo-SYN" {  } { { "../VHDL/Design/Memory/FIFO/dc_fifo.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Memory/FIFO/dc_fifo.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1368953262681 ""} { "Info" "ISGN_ENTITY_NAME" "1 dc_fifo " "Found entity 1: dc_fifo" {  } { { "../VHDL/Design/Memory/FIFO/dc_fifo.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Memory/FIFO/dc_fifo.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368953262681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368953262681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/image-rotation-technion-ee/vhdl/design/image_maniplation/img_man_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /image-rotation-technion-ee/vhdl/design/image_maniplation/img_man_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 img_man_top-rtl_img_man_top " "Found design unit 1: img_man_top-rtl_img_man_top" {  } { { "../VHDL/Design/Image_Maniplation/img_man_top.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Image_Maniplation/img_man_top.vhd" 83 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1368953262757 ""} { "Info" "ISGN_ENTITY_NAME" "1 img_man_top " "Found entity 1: img_man_top" {  } { { "../VHDL/Design/Image_Maniplation/img_man_top.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Image_Maniplation/img_man_top.vhd" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368953262757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368953262757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/image-rotation-technion-ee/vhdl/design/image_maniplation/img_man_manager.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /image-rotation-technion-ee/vhdl/design/image_maniplation/img_man_manager.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 img_man_manager-rtl_img_man_manager " "Found design unit 1: img_man_manager-rtl_img_man_manager" {  } { { "../VHDL/Design/Image_Maniplation/img_man_manager.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Image_Maniplation/img_man_manager.vhd" 103 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1368953262829 ""} { "Info" "ISGN_ENTITY_NAME" "1 img_man_manager " "Found entity 1: img_man_manager" {  } { { "../VHDL/Design/Image_Maniplation/img_man_manager.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Image_Maniplation/img_man_manager.vhd" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368953262829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368953262829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/image-rotation-technion-ee/vhdl/design/image_maniplation/bilinear.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /image-rotation-technion-ee/vhdl/design/image_maniplation/bilinear.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bilinear-rtl_bilinear " "Found design unit 1: bilinear-rtl_bilinear" {  } { { "../VHDL/Design/Image_Maniplation/bilinear.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Image_Maniplation/bilinear.vhd" 77 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1368953262895 ""} { "Info" "ISGN_ENTITY_NAME" "1 bilinear " "Found entity 1: bilinear" {  } { { "../VHDL/Design/Image_Maniplation/bilinear.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Image_Maniplation/bilinear.vhd" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368953262895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368953262895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/image-rotation-technion-ee/vhdl/design/image_maniplation/addr_calc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /image-rotation-technion-ee/vhdl/design/image_maniplation/addr_calc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 addr_calc-arc_addr_calc " "Found design unit 1: addr_calc-arc_addr_calc" {  } { { "../VHDL/Design/Image_Maniplation/addr_calc.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Image_Maniplation/addr_calc.vhd" 105 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1368953262959 ""} { "Info" "ISGN_ENTITY_NAME" "1 addr_calc " "Found entity 1: addr_calc" {  } { { "../VHDL/Design/Image_Maniplation/addr_calc.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Image_Maniplation/addr_calc.vhd" 62 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368953262959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368953262959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/image-rotation-technion-ee/vhdl/design/global_nets/reset_block/sync_rst_gen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /image-rotation-technion-ee/vhdl/design/global_nets/reset_block/sync_rst_gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sync_rst_gen-rtl_sync_rst_gen " "Found design unit 1: sync_rst_gen-rtl_sync_rst_gen" {  } { { "../VHDL/Design/Global_Nets/Reset_Block/sync_rst_gen.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Global_Nets/Reset_Block/sync_rst_gen.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1368953263014 ""} { "Info" "ISGN_ENTITY_NAME" "1 sync_rst_gen " "Found entity 1: sync_rst_gen" {  } { { "../VHDL/Design/Global_Nets/Reset_Block/sync_rst_gen.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Global_Nets/Reset_Block/sync_rst_gen.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368953263014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368953263014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/image-rotation-technion-ee/vhdl/design/global_nets/reset_block/reset_debouncer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /image-rotation-technion-ee/vhdl/design/global_nets/reset_block/reset_debouncer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reset_debouncer-rtl_reset_debouncer " "Found design unit 1: reset_debouncer-rtl_reset_debouncer" {  } { { "../VHDL/Design/Global_Nets/Reset_Block/reset_debouncer.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Global_Nets/Reset_Block/reset_debouncer.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1368953263070 ""} { "Info" "ISGN_ENTITY_NAME" "1 reset_debouncer " "Found entity 1: reset_debouncer" {  } { { "../VHDL/Design/Global_Nets/Reset_Block/reset_debouncer.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Global_Nets/Reset_Block/reset_debouncer.vhd" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368953263070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368953263070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/image-rotation-technion-ee/vhdl/design/global_nets/reset_block/reset_blk_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /image-rotation-technion-ee/vhdl/design/global_nets/reset_block/reset_blk_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reset_blk_top-rtl_reset_blk_top " "Found design unit 1: reset_blk_top-rtl_reset_blk_top" {  } { { "../VHDL/Design/Global_Nets/Reset_Block/reset_blk_top.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Global_Nets/Reset_Block/reset_blk_top.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1368953263126 ""} { "Info" "ISGN_ENTITY_NAME" "1 reset_blk_top " "Found entity 1: reset_blk_top" {  } { { "../VHDL/Design/Global_Nets/Reset_Block/reset_blk_top.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Global_Nets/Reset_Block/reset_blk_top.vhd" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368953263126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368953263126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/image-rotation-technion-ee/vhdl/design/global_nets/global_nets_top/global_nets_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /image-rotation-technion-ee/vhdl/design/global_nets/global_nets_top/global_nets_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 global_nets_top-rtl_global_nets_top " "Found design unit 1: global_nets_top-rtl_global_nets_top" {  } { { "../VHDL/Design/Global_Nets/Global_Nets_Top/global_nets_top.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Global_Nets/Global_Nets_Top/global_nets_top.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1368953263187 ""} { "Info" "ISGN_ENTITY_NAME" "1 global_nets_top " "Found entity 1: global_nets_top" {  } { { "../VHDL/Design/Global_Nets/Global_Nets_Top/global_nets_top.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Global_Nets/Global_Nets_Top/global_nets_top.vhd" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368953263187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368953263187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/image-rotation-technion-ee/vhdl/design/global_nets/clock_block/pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /image-rotation-technion-ee/vhdl/design/global_nets/clock_block/pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll-SYN " "Found design unit 1: pll-SYN" {  } { { "../VHDL/Design/Global_Nets/Clock_Block/pll.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Global_Nets/Clock_Block/pll.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1368953263250 ""} { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "../VHDL/Design/Global_Nets/Clock_Block/pll.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Global_Nets/Clock_Block/pll.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368953263250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368953263250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/image-rotation-technion-ee/vhdl/design/global_nets/clock_block/clk_blk_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /image-rotation-technion-ee/vhdl/design/global_nets/clock_block/clk_blk_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clk_blk_top-rtl_clk_blk_top " "Found design unit 1: clk_blk_top-rtl_clk_blk_top" {  } { { "../VHDL/Design/Global_Nets/Clock_Block/clk_blk_top.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Global_Nets/Clock_Block/clk_blk_top.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1368953263304 ""} { "Info" "ISGN_ENTITY_NAME" "1 clk_blk_top " "Found entity 1: clk_blk_top" {  } { { "../VHDL/Design/Global_Nets/Clock_Block/clk_blk_top.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Global_Nets/Clock_Block/clk_blk_top.vhd" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368953263304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368953263304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/image-rotation-technion-ee/vhdl/design/gates/mux_generic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /image-rotation-technion-ee/vhdl/design/gates/mux_generic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_generic-mux_generic_arc " "Found design unit 1: mux_generic-mux_generic_arc" {  } { { "../VHDL/Design/Gates/mux_generic.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Gates/mux_generic.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1368953263361 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_generic " "Found entity 1: mux_generic" {  } { { "../VHDL/Design/Gates/mux_generic.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Gates/mux_generic.vhd" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368953263361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368953263361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/image-rotation-technion-ee/vhdl/design/gates/dec_generic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /image-rotation-technion-ee/vhdl/design/gates/dec_generic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dec_generic-dec_generic_arc " "Found design unit 1: dec_generic-dec_generic_arc" {  } { { "../VHDL/Design/Gates/dec_generic.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Gates/dec_generic.vhd" 70 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1368953263410 ""} { "Info" "ISGN_ENTITY_NAME" "1 dec_generic " "Found entity 1: dec_generic" {  } { { "../VHDL/Design/Gates/dec_generic.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Gates/dec_generic.vhd" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368953263410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368953263410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/image-rotation-technion-ee/vhdl/design/crc/checksum/checksum_calc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /image-rotation-technion-ee/vhdl/design/crc/checksum/checksum_calc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 checksum_calc-arc_checksum_calc " "Found design unit 1: checksum_calc-arc_checksum_calc" {  } { { "../VHDL/Design/CRC/CheckSum/checksum_calc.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/CRC/CheckSum/checksum_calc.vhd" 90 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1368953263466 ""} { "Info" "ISGN_ENTITY_NAME" "1 checksum_calc " "Found entity 1: checksum_calc" {  } { { "../VHDL/Design/CRC/CheckSum/checksum_calc.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/CRC/CheckSum/checksum_calc.vhd" 62 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368953263466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368953263466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/image-rotation-technion-ee/vhdl/design/communication/serial/uart/tx/uart_tx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /image-rotation-technion-ee/vhdl/design/communication/serial/uart/tx/uart_tx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart_tx-arc_uart_tx " "Found design unit 1: uart_tx-arc_uart_tx" {  } { { "../VHDL/Design/Communication/Serial/UART/TX/uart_tx.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Communication/Serial/UART/TX/uart_tx.vhd" 62 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1368953263522 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart_tx " "Found entity 1: uart_tx" {  } { { "../VHDL/Design/Communication/Serial/UART/TX/uart_tx.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Communication/Serial/UART/TX/uart_tx.vhd" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368953263522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368953263522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/image-rotation-technion-ee/vhdl/design/communication/serial/uart/rx/uart_rx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /image-rotation-technion-ee/vhdl/design/communication/serial/uart/rx/uart_rx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart_rx-arc_uart_rx " "Found design unit 1: uart_rx-arc_uart_rx" {  } { { "../VHDL/Design/Communication/Serial/UART/RX/uart_rx.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Communication/Serial/UART/RX/uart_rx.vhd" 68 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1368953263583 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart_rx " "Found entity 1: uart_rx" {  } { { "../VHDL/Design/Communication/Serial/UART/RX/uart_rx.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Communication/Serial/UART/RX/uart_rx.vhd" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368953263583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368953263583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/image-rotation-technion-ee/vhdl/design/bus/message_packs/encoder/mp_enc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /image-rotation-technion-ee/vhdl/design/bus/message_packs/encoder/mp_enc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mp_enc-rtl_mp_enc " "Found design unit 1: mp_enc-rtl_mp_enc" {  } { { "../VHDL/Design/Bus/Message_Packs/Encoder/mp_enc.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Bus/Message_Packs/Encoder/mp_enc.vhd" 96 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1368953263651 ""} { "Info" "ISGN_ENTITY_NAME" "1 mp_enc " "Found entity 1: mp_enc" {  } { { "../VHDL/Design/Bus/Message_Packs/Encoder/mp_enc.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Bus/Message_Packs/Encoder/mp_enc.vhd" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368953263651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368953263651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/image-rotation-technion-ee/vhdl/design/bus/message_packs/decoder/mp_dec.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /image-rotation-technion-ee/vhdl/design/bus/message_packs/decoder/mp_dec.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mp_dec-rtl_mp_dec " "Found design unit 1: mp_dec-rtl_mp_dec" {  } { { "../VHDL/Design/Bus/Message_Packs/Decoder/mp_dec.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Bus/Message_Packs/Decoder/mp_dec.vhd" 103 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1368953263716 ""} { "Info" "ISGN_ENTITY_NAME" "1 mp_dec " "Found entity 1: mp_dec" {  } { { "../VHDL/Design/Bus/Message_Packs/Decoder/mp_dec.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Bus/Message_Packs/Decoder/mp_dec.vhd" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368953263716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368953263716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mds_img_manipulation.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mds_img_manipulation.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mds_img_manipulation " "Found entity 1: mds_img_manipulation" {  } { { "mds_img_manipulation.bdf" "" { Schematic "P:/image-rotation-technion-ee/Quartus/mds_img_manipulation.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368953263777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368953263777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sys_top.bdf 1 1 " "Found 1 design units, including 1 entities, in source file sys_top.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 sys_top " "Found entity 1: sys_top" {  } { { "sys_top.bdf" "" { Schematic "P:/image-rotation-technion-ee/Quartus/sys_top.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368953263826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368953263826 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "sys_top " "Elaborating entity \"sys_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1368953265373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mds_top mds_top:inst16 " "Elaborating entity \"mds_top\" for hierarchy \"mds_top:inst16\"" {  } { { "sys_top.bdf" "inst16" { Schematic "P:/image-rotation-technion-ee/Quartus/sys_top.bdf" { { 560 1360 1616 1120 "inst16" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368953265389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "intercon mds_top:inst16\|intercon:intercon_z_inst " "Elaborating entity \"intercon\" for hierarchy \"mds_top:inst16\|intercon:intercon_z_inst\"" {  } { { "../VHDL/Design/Top Block/mds_top.vhd" "intercon_z_inst" { Text "P:/image-rotation-technion-ee/VHDL/Design/Top Block/mds_top.vhd" 816 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368953265412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "intercon mds_top:inst16\|intercon:intercon_y_inst " "Elaborating entity \"intercon\" for hierarchy \"mds_top:inst16\|intercon:intercon_y_inst\"" {  } { { "../VHDL/Design/Top Block/mds_top.vhd" "intercon_y_inst" { Text "P:/image-rotation-technion-ee/VHDL/Design/Top Block/mds_top.vhd" 886 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368953265429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "intercon_mux mds_top:inst16\|intercon_mux:intercon_x_inst " "Elaborating entity \"intercon_mux\" for hierarchy \"mds_top:inst16\|intercon_mux:intercon_x_inst\"" {  } { { "../VHDL/Design/Top Block/mds_top.vhd" "intercon_x_inst" { Text "P:/image-rotation-technion-ee/VHDL/Design/Top Block/mds_top.vhd" 957 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368953265441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_mng_top mds_top:inst16\|mem_mng_top:mem_mng_inst " "Elaborating entity \"mem_mng_top\" for hierarchy \"mds_top:inst16\|mem_mng_top:mem_mng_inst\"" {  } { { "../VHDL/Design/Top Block/mds_top.vhd" "mem_mng_inst" { Text "P:/image-rotation-technion-ee/VHDL/Design/Top Block/mds_top.vhd" 1004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368953265453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_ctrl_wr mds_top:inst16\|mem_mng_top:mem_mng_inst\|mem_ctrl_wr:mem_ctrl_wr_inst " "Elaborating entity \"mem_ctrl_wr\" for hierarchy \"mds_top:inst16\|mem_mng_top:mem_mng_inst\|mem_ctrl_wr:mem_ctrl_wr_inst\"" {  } { { "../VHDL/Design/Memory/Memory_Management/Memory_Management_Top/mem_mng_top.vhd" "mem_ctrl_wr_inst" { Text "P:/image-rotation-technion-ee/VHDL/Design/Memory/Memory_Management/Memory_Management_Top/mem_mng_top.vhd" 490 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368953265471 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ram_rst mem_ctrl_wr.vhd(213) " "Verilog HDL or VHDL warning at mem_ctrl_wr.vhd(213): object \"ram_rst\" assigned a value but never read" {  } { { "../VHDL/Design/Memory/Memory_Management/Mem_Ctrl_Wr/mem_ctrl_wr.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Memory/Memory_Management/Mem_Ctrl_Wr/mem_ctrl_wr.vhd" 213 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1368953265482 "|mds_top|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_8to16_dc_ram mds_top:inst16\|mem_mng_top:mem_mng_inst\|mem_ctrl_wr:mem_ctrl_wr_inst\|altera_8to16_dc_ram:ram1_inst " "Elaborating entity \"altera_8to16_dc_ram\" for hierarchy \"mds_top:inst16\|mem_mng_top:mem_mng_inst\|mem_ctrl_wr:mem_ctrl_wr_inst\|altera_8to16_dc_ram:ram1_inst\"" {  } { { "../VHDL/Design/Memory/Memory_Management/Mem_Ctrl_Wr/mem_ctrl_wr.vhd" "ram1_inst" { Text "P:/image-rotation-technion-ee/VHDL/Design/Memory/Memory_Management/Mem_Ctrl_Wr/mem_ctrl_wr.vhd" 247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368953265488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram mds_top:inst16\|mem_mng_top:mem_mng_inst\|mem_ctrl_wr:mem_ctrl_wr_inst\|altera_8to16_dc_ram:ram1_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"mds_top:inst16\|mem_mng_top:mem_mng_inst\|mem_ctrl_wr:mem_ctrl_wr_inst\|altera_8to16_dc_ram:ram1_inst\|altsyncram:altsyncram_component\"" {  } { { "../VHDL/Design/Memory/RAM/altera_8to16_dc_ram.vhd" "altsyncram_component" { Text "P:/image-rotation-technion-ee/VHDL/Design/Memory/RAM/altera_8to16_dc_ram.vhd" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368953265980 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mds_top:inst16\|mem_mng_top:mem_mng_inst\|mem_ctrl_wr:mem_ctrl_wr_inst\|altera_8to16_dc_ram:ram1_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"mds_top:inst16\|mem_mng_top:mem_mng_inst\|mem_ctrl_wr:mem_ctrl_wr_inst\|altera_8to16_dc_ram:ram1_inst\|altsyncram:altsyncram_component\"" {  } { { "../VHDL/Design/Memory/RAM/altera_8to16_dc_ram.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Memory/RAM/altera_8to16_dc_ram.vhd" 97 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1368953265987 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mds_top:inst16\|mem_mng_top:mem_mng_inst\|mem_ctrl_wr:mem_ctrl_wr_inst\|altera_8to16_dc_ram:ram1_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"mds_top:inst16\|mem_mng_top:mem_mng_inst\|mem_ctrl_wr:mem_ctrl_wr_inst\|altera_8to16_dc_ram:ram1_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368953265988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368953265988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368953265988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368953265988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368953265988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368953265988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368953265988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368953265988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 512 " "Parameter \"numwords_b\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368953265988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368953265988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368953265988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368953265988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368953265988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368953265988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 9 " "Parameter \"widthad_b\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368953265988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368953265988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368953265988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368953265988 ""}  } { { "../VHDL/Design/Memory/RAM/altera_8to16_dc_ram.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Memory/RAM/altera_8to16_dc_ram.vhd" 97 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1368953265988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_a4l1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_a4l1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_a4l1 " "Found entity 1: altsyncram_a4l1" {  } { { "db/altsyncram_a4l1.tdf" "" { Text "P:/image-rotation-technion-ee/Quartus/db/altsyncram_a4l1.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368953266119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368953266119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_a4l1 mds_top:inst16\|mem_mng_top:mem_mng_inst\|mem_ctrl_wr:mem_ctrl_wr_inst\|altera_8to16_dc_ram:ram1_inst\|altsyncram:altsyncram_component\|altsyncram_a4l1:auto_generated " "Elaborating entity \"altsyncram_a4l1\" for hierarchy \"mds_top:inst16\|mem_mng_top:mem_mng_inst\|mem_ctrl_wr:mem_ctrl_wr_inst\|altera_8to16_dc_ram:ram1_inst\|altsyncram:altsyncram_component\|altsyncram_a4l1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368953266120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s8l1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_s8l1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s8l1 " "Found entity 1: altsyncram_s8l1" {  } { { "db/altsyncram_s8l1.tdf" "" { Text "P:/image-rotation-technion-ee/Quartus/db/altsyncram_s8l1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368953266240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368953266240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_s8l1 mds_top:inst16\|mem_mng_top:mem_mng_inst\|mem_ctrl_wr:mem_ctrl_wr_inst\|altera_8to16_dc_ram:ram1_inst\|altsyncram:altsyncram_component\|altsyncram_a4l1:auto_generated\|altsyncram_s8l1:altsyncram1 " "Elaborating entity \"altsyncram_s8l1\" for hierarchy \"mds_top:inst16\|mem_mng_top:mem_mng_inst\|mem_ctrl_wr:mem_ctrl_wr_inst\|altera_8to16_dc_ram:ram1_inst\|altsyncram:altsyncram_component\|altsyncram_a4l1:auto_generated\|altsyncram_s8l1:altsyncram1\"" {  } { { "db/altsyncram_a4l1.tdf" "altsyncram1" { Text "P:/image-rotation-technion-ee/Quartus/db/altsyncram_a4l1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368953266241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_ctrl_wr_wbs mds_top:inst16\|mem_mng_top:mem_mng_inst\|mem_ctrl_wr:mem_ctrl_wr_inst\|mem_ctrl_wr_wbs:wbs_inst " "Elaborating entity \"mem_ctrl_wr_wbs\" for hierarchy \"mds_top:inst16\|mem_mng_top:mem_mng_inst\|mem_ctrl_wr:mem_ctrl_wr_inst\|mem_ctrl_wr_wbs:wbs_inst\"" {  } { { "../VHDL/Design/Memory/Memory_Management/Mem_Ctrl_Wr/mem_ctrl_wr.vhd" "wbs_inst" { Text "P:/image-rotation-technion-ee/VHDL/Design/Memory/Memory_Management/Mem_Ctrl_Wr/mem_ctrl_wr.vhd" 262 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368953266253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_ctrl_wr_wbm mds_top:inst16\|mem_mng_top:mem_mng_inst\|mem_ctrl_wr:mem_ctrl_wr_inst\|mem_ctrl_wr_wbm:wbm_inst " "Elaborating entity \"mem_ctrl_wr_wbm\" for hierarchy \"mds_top:inst16\|mem_mng_top:mem_mng_inst\|mem_ctrl_wr:mem_ctrl_wr_inst\|mem_ctrl_wr_wbm:wbm_inst\"" {  } { { "../VHDL/Design/Memory/Memory_Management/Mem_Ctrl_Wr/mem_ctrl_wr.vhd" "wbm_inst" { Text "P:/image-rotation-technion-ee/VHDL/Design/Memory/Memory_Management/Mem_Ctrl_Wr/mem_ctrl_wr.vhd" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368953266265 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ram_samp_dt mem_ctrl_wr_wbm.vhd(130) " "Verilog HDL or VHDL warning at mem_ctrl_wr_wbm.vhd(130): object \"ram_samp_dt\" assigned a value but never read" {  } { { "../VHDL/Design/Memory/Memory_Management/Mem_Ctrl_Wr/mem_ctrl_wr_wbm.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Memory/Memory_Management/Mem_Ctrl_Wr/mem_ctrl_wr_wbm.vhd" 130 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1368953266279 "|mds_top|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_mng_arbiter mds_top:inst16\|mem_mng_top:mem_mng_inst\|mem_mng_arbiter:arbiter_inst " "Elaborating entity \"mem_mng_arbiter\" for hierarchy \"mds_top:inst16\|mem_mng_top:mem_mng_inst\|mem_mng_arbiter:arbiter_inst\"" {  } { { "../VHDL/Design/Memory/Memory_Management/Memory_Management_Top/mem_mng_top.vhd" "arbiter_inst" { Text "P:/image-rotation-technion-ee/VHDL/Design/Memory/Memory_Management/Memory_Management_Top/mem_mng_top.vhd" 547 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368953266284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_ctrl_rd mds_top:inst16\|mem_mng_top:mem_mng_inst\|mem_ctrl_rd:mem_ctrl_rd_inst " "Elaborating entity \"mem_ctrl_rd\" for hierarchy \"mds_top:inst16\|mem_mng_top:mem_mng_inst\|mem_ctrl_rd:mem_ctrl_rd_inst\"" {  } { { "../VHDL/Design/Memory/Memory_Management/Memory_Management_Top/mem_mng_top.vhd" "mem_ctrl_rd_inst" { Text "P:/image-rotation-technion-ee/VHDL/Design/Memory/Memory_Management/Memory_Management_Top/mem_mng_top.vhd" 591 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368953266295 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "type_reg_d2 mem_ctrl_rd.vhd(238) " "Verilog HDL or VHDL warning at mem_ctrl_rd.vhd(238): object \"type_reg_d2\" assigned a value but never read" {  } { { "../VHDL/Design/Memory/Memory_Management/Mem_Ctrl_Rd/mem_ctrl_rd.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Memory/Memory_Management/Mem_Ctrl_Rd/mem_ctrl_rd.vhd" 238 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1368953266305 "|mds_top|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rd_addr_reg_d2 mem_ctrl_rd.vhd(239) " "Verilog HDL or VHDL warning at mem_ctrl_rd.vhd(239): object \"rd_addr_reg_d2\" assigned a value but never read" {  } { { "../VHDL/Design/Memory/Memory_Management/Mem_Ctrl_Rd/mem_ctrl_rd.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Memory/Memory_Management/Mem_Ctrl_Rd/mem_ctrl_rd.vhd" 239 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1368953266305 "|mds_top|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ram_rst mem_ctrl_rd.vhd(257) " "Verilog HDL or VHDL warning at mem_ctrl_rd.vhd(257): object \"ram_rst\" assigned a value but never read" {  } { { "../VHDL/Design/Memory/Memory_Management/Mem_Ctrl_Rd/mem_ctrl_rd.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Memory/Memory_Management/Mem_Ctrl_Rd/mem_ctrl_rd.vhd" 257 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1368953266305 "|mds_top|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_16to8_dc_ram mds_top:inst16\|mem_mng_top:mem_mng_inst\|mem_ctrl_rd:mem_ctrl_rd_inst\|altera_16to8_dc_ram:ram1_inst " "Elaborating entity \"altera_16to8_dc_ram\" for hierarchy \"mds_top:inst16\|mem_mng_top:mem_mng_inst\|mem_ctrl_rd:mem_ctrl_rd_inst\|altera_16to8_dc_ram:ram1_inst\"" {  } { { "../VHDL/Design/Memory/Memory_Management/Mem_Ctrl_Rd/mem_ctrl_rd.vhd" "ram1_inst" { Text "P:/image-rotation-technion-ee/VHDL/Design/Memory/Memory_Management/Mem_Ctrl_Rd/mem_ctrl_rd.vhd" 271 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368953266311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram mds_top:inst16\|mem_mng_top:mem_mng_inst\|mem_ctrl_rd:mem_ctrl_rd_inst\|altera_16to8_dc_ram:ram1_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"mds_top:inst16\|mem_mng_top:mem_mng_inst\|mem_ctrl_rd:mem_ctrl_rd_inst\|altera_16to8_dc_ram:ram1_inst\|altsyncram:altsyncram_component\"" {  } { { "../VHDL/Design/Memory/RAM/altera_16to8_dc_ram.vhd" "altsyncram_component" { Text "P:/image-rotation-technion-ee/VHDL/Design/Memory/RAM/altera_16to8_dc_ram.vhd" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368953266362 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mds_top:inst16\|mem_mng_top:mem_mng_inst\|mem_ctrl_rd:mem_ctrl_rd_inst\|altera_16to8_dc_ram:ram1_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"mds_top:inst16\|mem_mng_top:mem_mng_inst\|mem_ctrl_rd:mem_ctrl_rd_inst\|altera_16to8_dc_ram:ram1_inst\|altsyncram:altsyncram_component\"" {  } { { "../VHDL/Design/Memory/RAM/altera_16to8_dc_ram.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Memory/RAM/altera_16to8_dc_ram.vhd" 97 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1368953266368 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mds_top:inst16\|mem_mng_top:mem_mng_inst\|mem_ctrl_rd:mem_ctrl_rd_inst\|altera_16to8_dc_ram:ram1_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"mds_top:inst16\|mem_mng_top:mem_mng_inst\|mem_ctrl_rd:mem_ctrl_rd_inst\|altera_16to8_dc_ram:ram1_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368953266369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368953266369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368953266369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368953266369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368953266369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368953266369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368953266369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368953266369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 1024 " "Parameter \"numwords_b\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368953266369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368953266369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368953266369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368953266369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368953266369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368953266369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 10 " "Parameter \"widthad_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368953266369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368953266369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368953266369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368953266369 ""}  } { { "../VHDL/Design/Memory/RAM/altera_16to8_dc_ram.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Memory/RAM/altera_16to8_dc_ram.vhd" 97 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1368953266369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_b4l1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_b4l1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_b4l1 " "Found entity 1: altsyncram_b4l1" {  } { { "db/altsyncram_b4l1.tdf" "" { Text "P:/image-rotation-technion-ee/Quartus/db/altsyncram_b4l1.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368953266498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368953266498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_b4l1 mds_top:inst16\|mem_mng_top:mem_mng_inst\|mem_ctrl_rd:mem_ctrl_rd_inst\|altera_16to8_dc_ram:ram1_inst\|altsyncram:altsyncram_component\|altsyncram_b4l1:auto_generated " "Elaborating entity \"altsyncram_b4l1\" for hierarchy \"mds_top:inst16\|mem_mng_top:mem_mng_inst\|mem_ctrl_rd:mem_ctrl_rd_inst\|altera_16to8_dc_ram:ram1_inst\|altsyncram:altsyncram_component\|altsyncram_b4l1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368953266499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_t8l1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_t8l1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_t8l1 " "Found entity 1: altsyncram_t8l1" {  } { { "db/altsyncram_t8l1.tdf" "" { Text "P:/image-rotation-technion-ee/Quartus/db/altsyncram_t8l1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368953266614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368953266614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_t8l1 mds_top:inst16\|mem_mng_top:mem_mng_inst\|mem_ctrl_rd:mem_ctrl_rd_inst\|altera_16to8_dc_ram:ram1_inst\|altsyncram:altsyncram_component\|altsyncram_b4l1:auto_generated\|altsyncram_t8l1:altsyncram1 " "Elaborating entity \"altsyncram_t8l1\" for hierarchy \"mds_top:inst16\|mem_mng_top:mem_mng_inst\|mem_ctrl_rd:mem_ctrl_rd_inst\|altera_16to8_dc_ram:ram1_inst\|altsyncram:altsyncram_component\|altsyncram_b4l1:auto_generated\|altsyncram_t8l1:altsyncram1\"" {  } { { "db/altsyncram_b4l1.tdf" "altsyncram1" { Text "P:/image-rotation-technion-ee/Quartus/db/altsyncram_b4l1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368953266615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_ctrl_rd_wbs mds_top:inst16\|mem_mng_top:mem_mng_inst\|mem_ctrl_rd:mem_ctrl_rd_inst\|mem_ctrl_rd_wbs:wbs_inst " "Elaborating entity \"mem_ctrl_rd_wbs\" for hierarchy \"mds_top:inst16\|mem_mng_top:mem_mng_inst\|mem_ctrl_rd:mem_ctrl_rd_inst\|mem_ctrl_rd_wbs:wbs_inst\"" {  } { { "../VHDL/Design/Memory/Memory_Management/Mem_Ctrl_Rd/mem_ctrl_rd.vhd" "wbs_inst" { Text "P:/image-rotation-technion-ee/VHDL/Design/Memory/Memory_Management/Mem_Ctrl_Rd/mem_ctrl_rd.vhd" 285 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368953266652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_ctrl_rd_wbm mds_top:inst16\|mem_mng_top:mem_mng_inst\|mem_ctrl_rd:mem_ctrl_rd_inst\|mem_ctrl_rd_wbm:wbm_inst " "Elaborating entity \"mem_ctrl_rd_wbm\" for hierarchy \"mds_top:inst16\|mem_mng_top:mem_mng_inst\|mem_ctrl_rd:mem_ctrl_rd_inst\|mem_ctrl_rd_wbm:wbm_inst\"" {  } { { "../VHDL/Design/Memory/Memory_Management/Mem_Ctrl_Rd/mem_ctrl_rd.vhd" "wbm_inst" { Text "P:/image-rotation-technion-ee/VHDL/Design/Memory/Memory_Management/Mem_Ctrl_Rd/mem_ctrl_rd.vhd" 322 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368953266662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gen_reg mds_top:inst16\|mem_mng_top:mem_mng_inst\|gen_reg:gen_reg_type_inst " "Elaborating entity \"gen_reg\" for hierarchy \"mds_top:inst16\|mem_mng_top:mem_mng_inst\|gen_reg:gen_reg_type_inst\"" {  } { { "../VHDL/Design/Memory/Memory_Management/Memory_Management_Top/mem_mng_top.vhd" "gen_reg_type_inst" { Text "P:/image-rotation-technion-ee/VHDL/Design/Memory/Memory_Management/Memory_Management_Top/mem_mng_top.vhd" 646 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368953266682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gen_reg mds_top:inst16\|mem_mng_top:mem_mng_inst\|gen_reg:\\dbg_reg_generate:2:gen_reg_dbg_inst " "Elaborating entity \"gen_reg\" for hierarchy \"mds_top:inst16\|mem_mng_top:mem_mng_inst\|gen_reg:\\dbg_reg_generate:2:gen_reg_dbg_inst\"" {  } { { "../VHDL/Design/Memory/Memory_Management/Memory_Management_Top/mem_mng_top.vhd" "\\dbg_reg_generate:2:gen_reg_dbg_inst" { Text "P:/image-rotation-technion-ee/VHDL/Design/Memory/Memory_Management/Memory_Management_Top/mem_mng_top.vhd" 672 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368953266700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gen_reg mds_top:inst16\|mem_mng_top:mem_mng_inst\|gen_reg:\\dbg_reg_generate:1:gen_reg_dbg_inst " "Elaborating entity \"gen_reg\" for hierarchy \"mds_top:inst16\|mem_mng_top:mem_mng_inst\|gen_reg:\\dbg_reg_generate:1:gen_reg_dbg_inst\"" {  } { { "../VHDL/Design/Memory/Memory_Management/Memory_Management_Top/mem_mng_top.vhd" "\\dbg_reg_generate:1:gen_reg_dbg_inst" { Text "P:/image-rotation-technion-ee/VHDL/Design/Memory/Memory_Management/Memory_Management_Top/mem_mng_top.vhd" 672 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368953266710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gen_reg mds_top:inst16\|mem_mng_top:mem_mng_inst\|gen_reg:\\dbg_reg_generate:0:gen_reg_dbg_inst " "Elaborating entity \"gen_reg\" for hierarchy \"mds_top:inst16\|mem_mng_top:mem_mng_inst\|gen_reg:\\dbg_reg_generate:0:gen_reg_dbg_inst\"" {  } { { "../VHDL/Design/Memory/Memory_Management/Memory_Management_Top/mem_mng_top.vhd" "\\dbg_reg_generate:0:gen_reg_dbg_inst" { Text "P:/image-rotation-technion-ee/VHDL/Design/Memory/Memory_Management/Memory_Management_Top/mem_mng_top.vhd" 672 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368953266719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wbs_reg mds_top:inst16\|mem_mng_top:mem_mng_inst\|wbs_reg:wbs_reg_inst " "Elaborating entity \"wbs_reg\" for hierarchy \"mds_top:inst16\|mem_mng_top:mem_mng_inst\|wbs_reg:wbs_reg_inst\"" {  } { { "../VHDL/Design/Memory/Memory_Management/Memory_Management_Top/mem_mng_top.vhd" "wbs_reg_inst" { Text "P:/image-rotation-technion-ee/VHDL/Design/Memory/Memory_Management/Memory_Management_Top/mem_mng_top.vhd" 697 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368953266726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "disp_ctrl_top mds_top:inst16\|disp_ctrl_top:disp_ctrl_inst " "Elaborating entity \"disp_ctrl_top\" for hierarchy \"mds_top:inst16\|disp_ctrl_top:disp_ctrl_inst\"" {  } { { "../VHDL/Design/Top Block/mds_top.vhd" "disp_ctrl_inst" { Text "P:/image-rotation-technion-ee/VHDL/Design/Top Block/mds_top.vhd" 1056 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368953266738 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wrusedw disp_ctrl_top.vhd(158) " "Verilog HDL or VHDL warning at disp_ctrl_top.vhd(158): object \"wrusedw\" assigned a value but never read" {  } { { "../VHDL/Design/Video/Display_Controller_Top/disp_ctrl_top.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Video/Display_Controller_Top/disp_ctrl_top.vhd" 158 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1368953266750 "|mds_top|disp_ctrl_top:disp_ctrl_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sc_fifo_full disp_ctrl_top.vhd(159) " "Verilog HDL or VHDL warning at disp_ctrl_top.vhd(159): object \"sc_fifo_full\" assigned a value but never read" {  } { { "../VHDL/Design/Video/Display_Controller_Top/disp_ctrl_top.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Video/Display_Controller_Top/disp_ctrl_top.vhd" 159 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1368953266750 "|mds_top|disp_ctrl_top:disp_ctrl_inst"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "left_frame_reg_din_ack disp_ctrl_top.vhd(206) " "VHDL Signal Declaration warning at disp_ctrl_top.vhd(206): used implicit default value for signal \"left_frame_reg_din_ack\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../VHDL/Design/Video/Display_Controller_Top/disp_ctrl_top.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Video/Display_Controller_Top/disp_ctrl_top.vhd" 206 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1368953266750 "|mds_top|disp_ctrl_top:disp_ctrl_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "left_frame_reg_rd_en disp_ctrl_top.vhd(207) " "Verilog HDL or VHDL warning at disp_ctrl_top.vhd(207): object \"left_frame_reg_rd_en\" assigned a value but never read" {  } { { "../VHDL/Design/Video/Display_Controller_Top/disp_ctrl_top.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Video/Display_Controller_Top/disp_ctrl_top.vhd" 207 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1368953266750 "|mds_top|disp_ctrl_top:disp_ctrl_inst"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "left_frame_reg_dout_valid disp_ctrl_top.vhd(208) " "VHDL Signal Declaration warning at disp_ctrl_top.vhd(208): used implicit default value for signal \"left_frame_reg_dout_valid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../VHDL/Design/Video/Display_Controller_Top/disp_ctrl_top.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Video/Display_Controller_Top/disp_ctrl_top.vhd" 208 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1368953266750 "|mds_top|disp_ctrl_top:disp_ctrl_inst"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "right_frame_reg_din_ack disp_ctrl_top.vhd(209) " "VHDL Signal Declaration warning at disp_ctrl_top.vhd(209): used implicit default value for signal \"right_frame_reg_din_ack\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../VHDL/Design/Video/Display_Controller_Top/disp_ctrl_top.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Video/Display_Controller_Top/disp_ctrl_top.vhd" 209 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1368953266751 "|mds_top|disp_ctrl_top:disp_ctrl_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "right_frame_reg_rd_en disp_ctrl_top.vhd(210) " "Verilog HDL or VHDL warning at disp_ctrl_top.vhd(210): object \"right_frame_reg_rd_en\" assigned a value but never read" {  } { { "../VHDL/Design/Video/Display_Controller_Top/disp_ctrl_top.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Video/Display_Controller_Top/disp_ctrl_top.vhd" 210 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1368953266751 "|mds_top|disp_ctrl_top:disp_ctrl_inst"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "right_frame_reg_dout_valid disp_ctrl_top.vhd(211) " "VHDL Signal Declaration warning at disp_ctrl_top.vhd(211): used implicit default value for signal \"right_frame_reg_dout_valid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../VHDL/Design/Video/Display_Controller_Top/disp_ctrl_top.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Video/Display_Controller_Top/disp_ctrl_top.vhd" 211 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1368953266751 "|mds_top|disp_ctrl_top:disp_ctrl_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pixel_mng mds_top:inst16\|disp_ctrl_top:disp_ctrl_inst\|pixel_mng:pixel_mng_inst " "Elaborating entity \"pixel_mng\" for hierarchy \"mds_top:inst16\|disp_ctrl_top:disp_ctrl_inst\|pixel_mng:pixel_mng_inst\"" {  } { { "../VHDL/Design/Video/Display_Controller_Top/disp_ctrl_top.vhd" "pixel_mng_inst" { Text "P:/image-rotation-technion-ee/VHDL/Design/Video/Display_Controller_Top/disp_ctrl_top.vhd" 694 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368953266755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dc_fifo mds_top:inst16\|disp_ctrl_top:disp_ctrl_inst\|dc_fifo:dc_fifo_inst " "Elaborating entity \"dc_fifo\" for hierarchy \"mds_top:inst16\|disp_ctrl_top:disp_ctrl_inst\|dc_fifo:dc_fifo_inst\"" {  } { { "../VHDL/Design/Video/Display_Controller_Top/disp_ctrl_top.vhd" "dc_fifo_inst" { Text "P:/image-rotation-technion-ee/VHDL/Design/Video/Display_Controller_Top/disp_ctrl_top.vhd" 746 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368953266768 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo mds_top:inst16\|disp_ctrl_top:disp_ctrl_inst\|dc_fifo:dc_fifo_inst\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"mds_top:inst16\|disp_ctrl_top:disp_ctrl_inst\|dc_fifo:dc_fifo_inst\|dcfifo:dcfifo_component\"" {  } { { "../VHDL/Design/Memory/FIFO/dc_fifo.vhd" "dcfifo_component" { Text "P:/image-rotation-technion-ee/VHDL/Design/Memory/FIFO/dc_fifo.vhd" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368953266954 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mds_top:inst16\|disp_ctrl_top:disp_ctrl_inst\|dc_fifo:dc_fifo_inst\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"mds_top:inst16\|disp_ctrl_top:disp_ctrl_inst\|dc_fifo:dc_fifo_inst\|dcfifo:dcfifo_component\"" {  } { { "../VHDL/Design/Memory/FIFO/dc_fifo.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Memory/FIFO/dc_fifo.vhd" 104 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1368953266960 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mds_top:inst16\|disp_ctrl_top:disp_ctrl_inst\|dc_fifo:dc_fifo_inst\|dcfifo:dcfifo_component " "Instantiated megafunction \"mds_top:inst16\|disp_ctrl_top:disp_ctrl_inst\|dc_fifo:dc_fifo_inst\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368953266961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=7, " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=7,\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368953266961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 8192 " "Parameter \"lpm_numwords\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368953266961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368953266961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368953266961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368953266961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 13 " "Parameter \"lpm_widthu\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368953266961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368953266961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 5 " "Parameter \"rdsync_delaypipe\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368953266961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368953266961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368953266961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch ON " "Parameter \"write_aclr_synch\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368953266961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 5 " "Parameter \"wrsync_delaypipe\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368953266961 ""}  } { { "../VHDL/Design/Memory/FIFO/dc_fifo.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Memory/FIFO/dc_fifo.vhd" 104 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1368953266961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_k3n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_k3n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_k3n1 " "Found entity 1: dcfifo_k3n1" {  } { { "db/dcfifo_k3n1.tdf" "" { Text "P:/image-rotation-technion-ee/Quartus/db/dcfifo_k3n1.tdf" 48 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368953267091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368953267091 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_k3n1 mds_top:inst16\|disp_ctrl_top:disp_ctrl_inst\|dc_fifo:dc_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_k3n1:auto_generated " "Elaborating entity \"dcfifo_k3n1\" for hierarchy \"mds_top:inst16\|disp_ctrl_top:disp_ctrl_inst\|dc_fifo:dc_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_k3n1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/altera/12.1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368953267093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_odb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_odb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_odb " "Found entity 1: a_gray2bin_odb" {  } { { "db/a_gray2bin_odb.tdf" "" { Text "P:/image-rotation-technion-ee/Quartus/db/a_gray2bin_odb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368953267212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368953267212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_odb mds_top:inst16\|disp_ctrl_top:disp_ctrl_inst\|dc_fifo:dc_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_k3n1:auto_generated\|a_gray2bin_odb:wrptr_g_gray2bin " "Elaborating entity \"a_gray2bin_odb\" for hierarchy \"mds_top:inst16\|disp_ctrl_top:disp_ctrl_inst\|dc_fifo:dc_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_k3n1:auto_generated\|a_gray2bin_odb:wrptr_g_gray2bin\"" {  } { { "db/dcfifo_k3n1.tdf" "wrptr_g_gray2bin" { Text "P:/image-rotation-technion-ee/Quartus/db/dcfifo_k3n1.tdf" 62 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368953267215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_s96.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_s96.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_s96 " "Found entity 1: a_graycounter_s96" {  } { { "db/a_graycounter_s96.tdf" "" { Text "P:/image-rotation-technion-ee/Quartus/db/a_graycounter_s96.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368953267350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368953267350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_s96 mds_top:inst16\|disp_ctrl_top:disp_ctrl_inst\|dc_fifo:dc_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_k3n1:auto_generated\|a_graycounter_s96:rdptr_g1p " "Elaborating entity \"a_graycounter_s96\" for hierarchy \"mds_top:inst16\|disp_ctrl_top:disp_ctrl_inst\|dc_fifo:dc_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_k3n1:auto_generated\|a_graycounter_s96:rdptr_g1p\"" {  } { { "db/dcfifo_k3n1.tdf" "rdptr_g1p" { Text "P:/image-rotation-technion-ee/Quartus/db/dcfifo_k3n1.tdf" 64 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368953267351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_jgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_jgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_jgc " "Found entity 1: a_graycounter_jgc" {  } { { "db/a_graycounter_jgc.tdf" "" { Text "P:/image-rotation-technion-ee/Quartus/db/a_graycounter_jgc.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368953267462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368953267462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_jgc mds_top:inst16\|disp_ctrl_top:disp_ctrl_inst\|dc_fifo:dc_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_k3n1:auto_generated\|a_graycounter_jgc:wrptr_g1p " "Elaborating entity \"a_graycounter_jgc\" for hierarchy \"mds_top:inst16\|disp_ctrl_top:disp_ctrl_inst\|dc_fifo:dc_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_k3n1:auto_generated\|a_graycounter_jgc:wrptr_g1p\"" {  } { { "db/dcfifo_k3n1.tdf" "wrptr_g1p" { Text "P:/image-rotation-technion-ee/Quartus/db/dcfifo_k3n1.tdf" 65 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368953267463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_igc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_igc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_igc " "Found entity 1: a_graycounter_igc" {  } { { "db/a_graycounter_igc.tdf" "" { Text "P:/image-rotation-technion-ee/Quartus/db/a_graycounter_igc.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368953267593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368953267593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_igc mds_top:inst16\|disp_ctrl_top:disp_ctrl_inst\|dc_fifo:dc_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_k3n1:auto_generated\|a_graycounter_igc:wrptr_gp " "Elaborating entity \"a_graycounter_igc\" for hierarchy \"mds_top:inst16\|disp_ctrl_top:disp_ctrl_inst\|dc_fifo:dc_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_k3n1:auto_generated\|a_graycounter_igc:wrptr_gp\"" {  } { { "db/dcfifo_k3n1.tdf" "wrptr_gp" { Text "P:/image-rotation-technion-ee/Quartus/db/dcfifo_k3n1.tdf" 66 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368953267596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1p61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1p61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1p61 " "Found entity 1: altsyncram_1p61" {  } { { "db/altsyncram_1p61.tdf" "" { Text "P:/image-rotation-technion-ee/Quartus/db/altsyncram_1p61.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368953267737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368953267737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1p61 mds_top:inst16\|disp_ctrl_top:disp_ctrl_inst\|dc_fifo:dc_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_k3n1:auto_generated\|altsyncram_1p61:fifo_ram " "Elaborating entity \"altsyncram_1p61\" for hierarchy \"mds_top:inst16\|disp_ctrl_top:disp_ctrl_inst\|dc_fifo:dc_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_k3n1:auto_generated\|altsyncram_1p61:fifo_ram\"" {  } { { "db/dcfifo_k3n1.tdf" "fifo_ram" { Text "P:/image-rotation-technion-ee/Quartus/db/dcfifo_k3n1.tdf" 67 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368953267739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dve1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dve1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dve1 " "Found entity 1: altsyncram_dve1" {  } { { "db/altsyncram_dve1.tdf" "" { Text "P:/image-rotation-technion-ee/Quartus/db/altsyncram_dve1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368953267866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368953267866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dve1 mds_top:inst16\|disp_ctrl_top:disp_ctrl_inst\|dc_fifo:dc_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_k3n1:auto_generated\|altsyncram_1p61:fifo_ram\|altsyncram_dve1:altsyncram14 " "Elaborating entity \"altsyncram_dve1\" for hierarchy \"mds_top:inst16\|disp_ctrl_top:disp_ctrl_inst\|dc_fifo:dc_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_k3n1:auto_generated\|altsyncram_1p61:fifo_ram\|altsyncram_dve1:altsyncram14\"" {  } { { "db/altsyncram_1p61.tdf" "altsyncram14" { Text "P:/image-rotation-technion-ee/Quartus/db/altsyncram_1p61.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368953267868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_o37.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_o37.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_o37 " "Found entity 1: decode_o37" {  } { { "db/decode_o37.tdf" "" { Text "P:/image-rotation-technion-ee/Quartus/db/decode_o37.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368953267977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368953267977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_o37 mds_top:inst16\|disp_ctrl_top:disp_ctrl_inst\|dc_fifo:dc_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_k3n1:auto_generated\|altsyncram_1p61:fifo_ram\|altsyncram_dve1:altsyncram14\|decode_o37:decode16 " "Elaborating entity \"decode_o37\" for hierarchy \"mds_top:inst16\|disp_ctrl_top:disp_ctrl_inst\|dc_fifo:dc_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_k3n1:auto_generated\|altsyncram_1p61:fifo_ram\|altsyncram_dve1:altsyncram14\|decode_o37:decode16\"" {  } { { "db/altsyncram_dve1.tdf" "decode16" { Text "P:/image-rotation-technion-ee/Quartus/db/altsyncram_dve1.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368953268007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_8u7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_8u7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_8u7 " "Found entity 1: mux_8u7" {  } { { "db/mux_8u7.tdf" "" { Text "P:/image-rotation-technion-ee/Quartus/db/mux_8u7.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368953268140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368953268140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_8u7 mds_top:inst16\|disp_ctrl_top:disp_ctrl_inst\|dc_fifo:dc_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_k3n1:auto_generated\|altsyncram_1p61:fifo_ram\|altsyncram_dve1:altsyncram14\|mux_8u7:mux18 " "Elaborating entity \"mux_8u7\" for hierarchy \"mds_top:inst16\|disp_ctrl_top:disp_ctrl_inst\|dc_fifo:dc_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_k3n1:auto_generated\|altsyncram_1p61:fifo_ram\|altsyncram_dve1:altsyncram14\|mux_8u7:mux18\"" {  } { { "db/altsyncram_dve1.tdf" "mux18" { Text "P:/image-rotation-technion-ee/Quartus/db/altsyncram_dve1.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368953268143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_ahe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_ahe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_ahe " "Found entity 1: dffpipe_ahe" {  } { { "db/dffpipe_ahe.tdf" "" { Text "P:/image-rotation-technion-ee/Quartus/db/dffpipe_ahe.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368953268229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368953268229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_ahe mds_top:inst16\|disp_ctrl_top:disp_ctrl_inst\|dc_fifo:dc_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_k3n1:auto_generated\|dffpipe_ahe:rdaclr " "Elaborating entity \"dffpipe_ahe\" for hierarchy \"mds_top:inst16\|disp_ctrl_top:disp_ctrl_inst\|dc_fifo:dc_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_k3n1:auto_generated\|dffpipe_ahe:rdaclr\"" {  } { { "db/dcfifo_k3n1.tdf" "rdaclr" { Text "P:/image-rotation-technion-ee/Quartus/db/dcfifo_k3n1.tdf" 86 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368953268231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_vdb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_vdb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_vdb " "Found entity 1: alt_synch_pipe_vdb" {  } { { "db/alt_synch_pipe_vdb.tdf" "" { Text "P:/image-rotation-technion-ee/Quartus/db/alt_synch_pipe_vdb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368953268314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368953268314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_vdb mds_top:inst16\|disp_ctrl_top:disp_ctrl_inst\|dc_fifo:dc_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_k3n1:auto_generated\|alt_synch_pipe_vdb:rs_dgwp " "Elaborating entity \"alt_synch_pipe_vdb\" for hierarchy \"mds_top:inst16\|disp_ctrl_top:disp_ctrl_inst\|dc_fifo:dc_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_k3n1:auto_generated\|alt_synch_pipe_vdb:rs_dgwp\"" {  } { { "db/dcfifo_k3n1.tdf" "rs_dgwp" { Text "P:/image-rotation-technion-ee/Quartus/db/dcfifo_k3n1.tdf" 87 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368953268317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_te9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_te9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_te9 " "Found entity 1: dffpipe_te9" {  } { { "db/dffpipe_te9.tdf" "" { Text "P:/image-rotation-technion-ee/Quartus/db/dffpipe_te9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368953268422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368953268422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_te9 mds_top:inst16\|disp_ctrl_top:disp_ctrl_inst\|dc_fifo:dc_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_k3n1:auto_generated\|alt_synch_pipe_vdb:rs_dgwp\|dffpipe_te9:dffpipe22 " "Elaborating entity \"dffpipe_te9\" for hierarchy \"mds_top:inst16\|disp_ctrl_top:disp_ctrl_inst\|dc_fifo:dc_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_k3n1:auto_generated\|alt_synch_pipe_vdb:rs_dgwp\|dffpipe_te9:dffpipe22\"" {  } { { "db/alt_synch_pipe_vdb.tdf" "dffpipe22" { Text "P:/image-rotation-technion-ee/Quartus/db/alt_synch_pipe_vdb.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368953268424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_9d9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_9d9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_9d9 " "Found entity 1: dffpipe_9d9" {  } { { "db/dffpipe_9d9.tdf" "" { Text "P:/image-rotation-technion-ee/Quartus/db/dffpipe_9d9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368953268497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368953268497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_9d9 mds_top:inst16\|disp_ctrl_top:disp_ctrl_inst\|dc_fifo:dc_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_k3n1:auto_generated\|dffpipe_9d9:wraclr " "Elaborating entity \"dffpipe_9d9\" for hierarchy \"mds_top:inst16\|disp_ctrl_top:disp_ctrl_inst\|dc_fifo:dc_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_k3n1:auto_generated\|dffpipe_9d9:wraclr\"" {  } { { "db/dcfifo_k3n1.tdf" "wraclr" { Text "P:/image-rotation-technion-ee/Quartus/db/dcfifo_k3n1.tdf" 88 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368953268498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_se9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_se9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_se9 " "Found entity 1: dffpipe_se9" {  } { { "db/dffpipe_se9.tdf" "" { Text "P:/image-rotation-technion-ee/Quartus/db/dffpipe_se9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368953268557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368953268557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_se9 mds_top:inst16\|disp_ctrl_top:disp_ctrl_inst\|dc_fifo:dc_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_k3n1:auto_generated\|dffpipe_se9:ws_brp " "Elaborating entity \"dffpipe_se9\" for hierarchy \"mds_top:inst16\|disp_ctrl_top:disp_ctrl_inst\|dc_fifo:dc_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_k3n1:auto_generated\|dffpipe_se9:ws_brp\"" {  } { { "db/dcfifo_k3n1.tdf" "ws_brp" { Text "P:/image-rotation-technion-ee/Quartus/db/dcfifo_k3n1.tdf" 89 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368953268559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_3e8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_3e8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_3e8 " "Found entity 1: alt_synch_pipe_3e8" {  } { { "db/alt_synch_pipe_3e8.tdf" "" { Text "P:/image-rotation-technion-ee/Quartus/db/alt_synch_pipe_3e8.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368953268641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368953268641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_3e8 mds_top:inst16\|disp_ctrl_top:disp_ctrl_inst\|dc_fifo:dc_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_k3n1:auto_generated\|alt_synch_pipe_3e8:ws_dgrp " "Elaborating entity \"alt_synch_pipe_3e8\" for hierarchy \"mds_top:inst16\|disp_ctrl_top:disp_ctrl_inst\|dc_fifo:dc_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_k3n1:auto_generated\|alt_synch_pipe_3e8:ws_dgrp\"" {  } { { "db/dcfifo_k3n1.tdf" "ws_dgrp" { Text "P:/image-rotation-technion-ee/Quartus/db/dcfifo_k3n1.tdf" 91 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368953268671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_ue9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_ue9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_ue9 " "Found entity 1: dffpipe_ue9" {  } { { "db/dffpipe_ue9.tdf" "" { Text "P:/image-rotation-technion-ee/Quartus/db/dffpipe_ue9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368953268737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368953268737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_ue9 mds_top:inst16\|disp_ctrl_top:disp_ctrl_inst\|dc_fifo:dc_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_k3n1:auto_generated\|alt_synch_pipe_3e8:ws_dgrp\|dffpipe_ue9:dffpipe28 " "Elaborating entity \"dffpipe_ue9\" for hierarchy \"mds_top:inst16\|disp_ctrl_top:disp_ctrl_inst\|dc_fifo:dc_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_k3n1:auto_generated\|alt_synch_pipe_3e8:ws_dgrp\|dffpipe_ue9:dffpipe28\"" {  } { { "db/alt_synch_pipe_3e8.tdf" "dffpipe28" { Text "P:/image-rotation-technion-ee/Quartus/db/alt_synch_pipe_3e8.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368953268739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_r16.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_r16.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_r16 " "Found entity 1: cmpr_r16" {  } { { "db/cmpr_r16.tdf" "" { Text "P:/image-rotation-technion-ee/Quartus/db/cmpr_r16.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368953268841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368953268841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_r16 mds_top:inst16\|disp_ctrl_top:disp_ctrl_inst\|dc_fifo:dc_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_k3n1:auto_generated\|cmpr_r16:rdempty_eq_comp1_lsb " "Elaborating entity \"cmpr_r16\" for hierarchy \"mds_top:inst16\|disp_ctrl_top:disp_ctrl_inst\|dc_fifo:dc_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_k3n1:auto_generated\|cmpr_r16:rdempty_eq_comp1_lsb\"" {  } { { "db/dcfifo_k3n1.tdf" "rdempty_eq_comp1_lsb" { Text "P:/image-rotation-technion-ee/Quartus/db/dcfifo_k3n1.tdf" 95 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368953268842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_1u7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_1u7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_1u7 " "Found entity 1: mux_1u7" {  } { { "db/mux_1u7.tdf" "" { Text "P:/image-rotation-technion-ee/Quartus/db/mux_1u7.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368953268966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368953268966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_1u7 mds_top:inst16\|disp_ctrl_top:disp_ctrl_inst\|dc_fifo:dc_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_k3n1:auto_generated\|mux_1u7:rdemp_eq_comp_lsb_mux " "Elaborating entity \"mux_1u7\" for hierarchy \"mds_top:inst16\|disp_ctrl_top:disp_ctrl_inst\|dc_fifo:dc_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_k3n1:auto_generated\|mux_1u7:rdemp_eq_comp_lsb_mux\"" {  } { { "db/dcfifo_k3n1.tdf" "rdemp_eq_comp_lsb_mux" { Text "P:/image-rotation-technion-ee/Quartus/db/dcfifo_k3n1.tdf" 103 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368953268967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "general_fifo mds_top:inst16\|disp_ctrl_top:disp_ctrl_inst\|general_fifo:sc_fifo_inst " "Elaborating entity \"general_fifo\" for hierarchy \"mds_top:inst16\|disp_ctrl_top:disp_ctrl_inst\|general_fifo:sc_fifo_inst\"" {  } { { "../VHDL/Design/Video/Display_Controller_Top/disp_ctrl_top.vhd" "sc_fifo_inst" { Text "P:/image-rotation-technion-ee/VHDL/Design/Video/Display_Controller_Top/disp_ctrl_top.vhd" 761 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368953269012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vesa_gen_ctrl mds_top:inst16\|disp_ctrl_top:disp_ctrl_inst\|vesa_gen_ctrl:vesa_gen_ctrl_inst " "Elaborating entity \"vesa_gen_ctrl\" for hierarchy \"mds_top:inst16\|disp_ctrl_top:disp_ctrl_inst\|vesa_gen_ctrl:vesa_gen_ctrl_inst\"" {  } { { "../VHDL/Design/Video/Display_Controller_Top/disp_ctrl_top.vhd" "vesa_gen_ctrl_inst" { Text "P:/image-rotation-technion-ee/VHDL/Design/Video/Display_Controller_Top/disp_ctrl_top.vhd" 783 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368953269028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "synthetic_frame_generator mds_top:inst16\|disp_ctrl_top:disp_ctrl_inst\|synthetic_frame_generator:synth_pic_gen_inst " "Elaborating entity \"synthetic_frame_generator\" for hierarchy \"mds_top:inst16\|disp_ctrl_top:disp_ctrl_inst\|synthetic_frame_generator:synth_pic_gen_inst\"" {  } { { "../VHDL/Design/Video/Display_Controller_Top/disp_ctrl_top.vhd" "synth_pic_gen_inst" { Text "P:/image-rotation-technion-ee/VHDL/Design/Video/Display_Controller_Top/disp_ctrl_top.vhd" 834 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368953269040 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gen_reg mds_top:inst16\|disp_ctrl_top:disp_ctrl_inst\|gen_reg:gen_reg_type_inst " "Elaborating entity \"gen_reg\" for hierarchy \"mds_top:inst16\|disp_ctrl_top:disp_ctrl_inst\|gen_reg:gen_reg_type_inst\"" {  } { { "../VHDL/Design/Video/Display_Controller_Top/disp_ctrl_top.vhd" "gen_reg_type_inst" { Text "P:/image-rotation-technion-ee/VHDL/Design/Video/Display_Controller_Top/disp_ctrl_top.vhd" 864 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368953269053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gen_reg mds_top:inst16\|disp_ctrl_top:disp_ctrl_inst\|gen_reg:gen_reg_upper_frame_inst " "Elaborating entity \"gen_reg\" for hierarchy \"mds_top:inst16\|disp_ctrl_top:disp_ctrl_inst\|gen_reg:gen_reg_upper_frame_inst\"" {  } { { "../VHDL/Design/Video/Display_Controller_Top/disp_ctrl_top.vhd" "gen_reg_upper_frame_inst" { Text "P:/image-rotation-technion-ee/VHDL/Design/Video/Display_Controller_Top/disp_ctrl_top.vhd" 936 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368953269060 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gen_reg mds_top:inst16\|disp_ctrl_top:disp_ctrl_inst\|gen_reg:gen_reg_lower_frame_inst " "Elaborating entity \"gen_reg\" for hierarchy \"mds_top:inst16\|disp_ctrl_top:disp_ctrl_inst\|gen_reg:gen_reg_lower_frame_inst\"" {  } { { "../VHDL/Design/Video/Display_Controller_Top/disp_ctrl_top.vhd" "gen_reg_lower_frame_inst" { Text "P:/image-rotation-technion-ee/VHDL/Design/Video/Display_Controller_Top/disp_ctrl_top.vhd" 960 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368953269066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_controller mds_top:inst16\|sdram_controller:sdr_ctrl " "Elaborating entity \"sdram_controller\" for hierarchy \"mds_top:inst16\|sdram_controller:sdr_ctrl\"" {  } { { "../VHDL/Design/Top Block/mds_top.vhd" "sdr_ctrl" { Text "P:/image-rotation-technion-ee/VHDL/Design/Top Block/mds_top.vhd" 1103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368953269078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rx_path mds_top:inst16\|rx_path:rx_path_inst " "Elaborating entity \"rx_path\" for hierarchy \"mds_top:inst16\|rx_path:rx_path_inst\"" {  } { { "../VHDL/Design/Top Block/mds_top.vhd" "rx_path_inst" { Text "P:/image-rotation-technion-ee/VHDL/Design/Top Block/mds_top.vhd" 1130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368953269098 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ram_dout_valid rx_path.vhd(226) " "Verilog HDL or VHDL warning at rx_path.vhd(226): object \"ram_dout_valid\" assigned a value but never read" {  } { { "../VHDL/Design/Top Block/rx_path.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Top Block/rx_path.vhd" 226 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1368953269110 "|mds_top|rx_path:rx_path_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rx mds_top:inst16\|rx_path:rx_path_inst\|uart_rx:uart_rx_c " "Elaborating entity \"uart_rx\" for hierarchy \"mds_top:inst16\|rx_path:rx_path_inst\|uart_rx:uart_rx_c\"" {  } { { "../VHDL/Design/Top Block/rx_path.vhd" "uart_rx_c" { Text "P:/image-rotation-technion-ee/VHDL/Design/Top Block/rx_path.vhd" 267 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368953269115 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mp_dec mds_top:inst16\|rx_path:rx_path_inst\|mp_dec:mp_dec1 " "Elaborating entity \"mp_dec\" for hierarchy \"mds_top:inst16\|rx_path:rx_path_inst\|mp_dec:mp_dec1\"" {  } { { "../VHDL/Design/Top Block/rx_path.vhd" "mp_dec1" { Text "P:/image-rotation-technion-ee/VHDL/Design/Top Block/rx_path.vhd" 286 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368953269129 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "sof_sr mp_dec.vhd(152) " "VHDL Signal Declaration warning at mp_dec.vhd(152): used implicit default value for signal \"sof_sr\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../VHDL/Design/Bus/Message_Packs/Decoder/mp_dec.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Bus/Message_Packs/Decoder/mp_dec.vhd" 152 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1368953269139 "|mds_top|rx_path:rx_path_inst|mp_dec:mp_dec1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "sof_sr_cnt mp_dec.vhd(153) " "VHDL Signal Declaration warning at mp_dec.vhd(153): used implicit default value for signal \"sof_sr_cnt\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../VHDL/Design/Bus/Message_Packs/Decoder/mp_dec.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Bus/Message_Packs/Decoder/mp_dec.vhd" 153 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1368953269139 "|mds_top|rx_path:rx_path_inst|mp_dec:mp_dec1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_simple mds_top:inst16\|rx_path:rx_path_inst\|ram_simple:ram_inst1 " "Elaborating entity \"ram_simple\" for hierarchy \"mds_top:inst16\|rx_path:rx_path_inst\|ram_simple:ram_inst1\"" {  } { { "../VHDL/Design/Top Block/rx_path.vhd" "ram_inst1" { Text "P:/image-rotation-technion-ee/VHDL/Design/Top Block/rx_path.vhd" 325 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368953269145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "checksum_calc mds_top:inst16\|rx_path:rx_path_inst\|checksum_calc:checksum_inst_dec " "Elaborating entity \"checksum_calc\" for hierarchy \"mds_top:inst16\|rx_path:rx_path_inst\|checksum_calc:checksum_inst_dec\"" {  } { { "../VHDL/Design/Top Block/rx_path.vhd" "checksum_inst_dec" { Text "P:/image-rotation-technion-ee/VHDL/Design/Top Block/rx_path.vhd" 342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368953269155 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "checksum_init_val checksum_calc.vhd(123) " "VHDL Process Statement warning at checksum_calc.vhd(123): signal \"checksum_init_val\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VHDL/Design/CRC/CheckSum/checksum_calc.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/CRC/CheckSum/checksum_calc.vhd" 123 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1368953269160 "|mds_top|rx_path:rx_path_inst|checksum_calc:checksum_inst_dec"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_path mds_top:inst16\|tx_path:tx_path_inst " "Elaborating entity \"tx_path\" for hierarchy \"mds_top:inst16\|tx_path:tx_path_inst\"" {  } { { "../VHDL/Design/Top Block/mds_top.vhd" "tx_path_inst" { Text "P:/image-rotation-technion-ee/VHDL/Design/Top Block/mds_top.vhd" 1153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368953269163 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mp_enc_done tx_path.vhd(377) " "Verilog HDL or VHDL warning at tx_path.vhd(377): object \"mp_enc_done\" assigned a value but never read" {  } { { "../VHDL/Design/Top Block/tx_path.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Top Block/tx_path.vhd" 377 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1368953269174 "|mds_top|tx_path:tx_path_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wbs_reg_stb tx_path.vhd(417) " "Verilog HDL or VHDL warning at tx_path.vhd(417): object \"wbs_reg_stb\" assigned a value but never read" {  } { { "../VHDL/Design/Top Block/tx_path.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Top Block/tx_path.vhd" 417 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1368953269174 "|mds_top|tx_path:tx_path_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tx mds_top:inst16\|tx_path:tx_path_inst\|uart_tx:uart_tx_c " "Elaborating entity \"uart_tx\" for hierarchy \"mds_top:inst16\|tx_path:tx_path_inst\|uart_tx:uart_tx_c\"" {  } { { "../VHDL/Design/Top Block/tx_path.vhd" "uart_tx_c" { Text "P:/image-rotation-technion-ee/VHDL/Design/Top Block/tx_path.vhd" 525 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368953269178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mp_enc mds_top:inst16\|tx_path:tx_path_inst\|mp_enc:mp_enc1 " "Elaborating entity \"mp_enc\" for hierarchy \"mds_top:inst16\|tx_path:tx_path_inst\|mp_enc:mp_enc1\"" {  } { { "../VHDL/Design/Top Block/tx_path.vhd" "mp_enc1" { Text "P:/image-rotation-technion-ee/VHDL/Design/Top Block/tx_path.vhd" 544 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368953269190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "general_fifo mds_top:inst16\|tx_path:tx_path_inst\|general_fifo:fifo_inst1 " "Elaborating entity \"general_fifo\" for hierarchy \"mds_top:inst16\|tx_path:tx_path_inst\|general_fifo:fifo_inst1\"" {  } { { "../VHDL/Design/Top Block/tx_path.vhd" "fifo_inst1" { Text "P:/image-rotation-technion-ee/VHDL/Design/Top Block/tx_path.vhd" 620 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368953269205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gen_reg mds_top:inst16\|tx_path:tx_path_inst\|gen_reg:gen_reg_type_inst " "Elaborating entity \"gen_reg\" for hierarchy \"mds_top:inst16\|tx_path:tx_path_inst\|gen_reg:gen_reg_type_inst\"" {  } { { "../VHDL/Design/Top Block/tx_path.vhd" "gen_reg_type_inst" { Text "P:/image-rotation-technion-ee/VHDL/Design/Top Block/tx_path.vhd" 638 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368953269213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gen_reg mds_top:inst16\|tx_path:tx_path_inst\|gen_reg:gen_dbg_cmd_reg_inst " "Elaborating entity \"gen_reg\" for hierarchy \"mds_top:inst16\|tx_path:tx_path_inst\|gen_reg:gen_dbg_cmd_reg_inst\"" {  } { { "../VHDL/Design/Top Block/tx_path.vhd" "gen_dbg_cmd_reg_inst" { Text "P:/image-rotation-technion-ee/VHDL/Design/Top Block/tx_path.vhd" 663 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368953269222 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gen_reg mds_top:inst16\|tx_path:tx_path_inst\|gen_reg:gen_reg_addr_reg_inst " "Elaborating entity \"gen_reg\" for hierarchy \"mds_top:inst16\|tx_path:tx_path_inst\|gen_reg:gen_reg_addr_reg_inst\"" {  } { { "../VHDL/Design/Top Block/tx_path.vhd" "gen_reg_addr_reg_inst" { Text "P:/image-rotation-technion-ee/VHDL/Design/Top Block/tx_path.vhd" 688 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368953269233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gen_reg mds_top:inst16\|tx_path:tx_path_inst\|gen_reg:\\rd_burst_reg_generate:1:gen_rd_burst_reg_inst " "Elaborating entity \"gen_reg\" for hierarchy \"mds_top:inst16\|tx_path:tx_path_inst\|gen_reg:\\rd_burst_reg_generate:1:gen_rd_burst_reg_inst\"" {  } { { "../VHDL/Design/Top Block/tx_path.vhd" "\\rd_burst_reg_generate:1:gen_rd_burst_reg_inst" { Text "P:/image-rotation-technion-ee/VHDL/Design/Top Block/tx_path.vhd" 717 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368953269241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gen_reg mds_top:inst16\|tx_path:tx_path_inst\|gen_reg:\\rd_burst_reg_generate:0:gen_rd_burst_reg_inst " "Elaborating entity \"gen_reg\" for hierarchy \"mds_top:inst16\|tx_path:tx_path_inst\|gen_reg:\\rd_burst_reg_generate:0:gen_rd_burst_reg_inst\"" {  } { { "../VHDL/Design/Top Block/tx_path.vhd" "\\rd_burst_reg_generate:0:gen_rd_burst_reg_inst" { Text "P:/image-rotation-technion-ee/VHDL/Design/Top Block/tx_path.vhd" 717 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368953269249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_path_wbm mds_top:inst16\|tx_path:tx_path_inst\|tx_path_wbm:tx_wbm_inst " "Elaborating entity \"tx_path_wbm\" for hierarchy \"mds_top:inst16\|tx_path:tx_path_inst\|tx_path_wbm:tx_wbm_inst\"" {  } { { "../VHDL/Design/Top Block/tx_path.vhd" "tx_wbm_inst" { Text "P:/image-rotation-technion-ee/VHDL/Design/Top Block/tx_path.vhd" 771 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368953269260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "img_man_top mds_top:inst16\|img_man_top:img_man_top_inst " "Elaborating entity \"img_man_top\" for hierarchy \"mds_top:inst16\|img_man_top:img_man_top_inst\"" {  } { { "../VHDL/Design/Top Block/mds_top.vhd" "img_man_top_inst" { Text "P:/image-rotation-technion-ee/VHDL/Design/Top Block/mds_top.vhd" 1188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368953269276 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "addr_tr_out_garbage img_man_top.vhd(399) " "Verilog HDL or VHDL warning at img_man_top.vhd(399): object \"addr_tr_out_garbage\" assigned a value but never read" {  } { { "../VHDL/Design/Image_Maniplation/img_man_top.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Image_Maniplation/img_man_top.vhd" 399 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1368953269288 "|mds_top|img_man_top:img_man_top_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "addr_br_out_garbage img_man_top.vhd(400) " "Verilog HDL or VHDL warning at img_man_top.vhd(400): object \"addr_br_out_garbage\" assigned a value but never read" {  } { { "../VHDL/Design/Image_Maniplation/img_man_top.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Image_Maniplation/img_man_top.vhd" 400 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1368953269288 "|mds_top|img_man_top:img_man_top_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "img_man_manager mds_top:inst16\|img_man_top:img_man_top_inst\|img_man_manager:img_man_manager_inst " "Elaborating entity \"img_man_manager\" for hierarchy \"mds_top:inst16\|img_man_top:img_man_top_inst\|img_man_manager:img_man_manager_inst\"" {  } { { "../VHDL/Design/Image_Maniplation/img_man_top.vhd" "img_man_manager_inst" { Text "P:/image-rotation-technion-ee/VHDL/Design/Image_Maniplation/img_man_top.vhd" 512 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368953269292 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "index_valid img_man_manager.vhd(227) " "Verilog HDL or VHDL warning at img_man_manager.vhd(227): object \"index_valid\" assigned a value but never read" {  } { { "../VHDL/Design/Image_Maniplation/img_man_manager.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Image_Maniplation/img_man_manager.vhd" 227 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1368953269316 "|mds_top|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ram_dout_valid img_man_manager.vhd(285) " "Verilog HDL or VHDL warning at img_man_manager.vhd(285): object \"ram_dout_valid\" assigned a value but never read" {  } { { "../VHDL/Design/Image_Maniplation/img_man_manager.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Image_Maniplation/img_man_manager.vhd" 285 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1368953269316 "|mds_top|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "wb_address img_man_manager.vhd(574) " "VHDL Process Statement warning at img_man_manager.vhd(574): inferring latch(es) for signal or variable \"wb_address\", which holds its previous value in one or more paths through the process" {  } { { "../VHDL/Design/Image_Maniplation/img_man_manager.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Image_Maniplation/img_man_manager.vhd" 574 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1 1368953269316 "|mds_top|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wb_address\[0\] img_man_manager.vhd(574) " "Inferred latch for \"wb_address\[0\]\" at img_man_manager.vhd(574)" {  } { { "../VHDL/Design/Image_Maniplation/img_man_manager.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Image_Maniplation/img_man_manager.vhd" 574 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368953269316 "|mds_top|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wb_address\[1\] img_man_manager.vhd(574) " "Inferred latch for \"wb_address\[1\]\" at img_man_manager.vhd(574)" {  } { { "../VHDL/Design/Image_Maniplation/img_man_manager.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Image_Maniplation/img_man_manager.vhd" 574 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368953269316 "|mds_top|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wb_address\[2\] img_man_manager.vhd(574) " "Inferred latch for \"wb_address\[2\]\" at img_man_manager.vhd(574)" {  } { { "../VHDL/Design/Image_Maniplation/img_man_manager.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Image_Maniplation/img_man_manager.vhd" 574 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368953269316 "|mds_top|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wb_address\[3\] img_man_manager.vhd(574) " "Inferred latch for \"wb_address\[3\]\" at img_man_manager.vhd(574)" {  } { { "../VHDL/Design/Image_Maniplation/img_man_manager.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Image_Maniplation/img_man_manager.vhd" 574 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368953269318 "|mds_top|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wb_address\[4\] img_man_manager.vhd(574) " "Inferred latch for \"wb_address\[4\]\" at img_man_manager.vhd(574)" {  } { { "../VHDL/Design/Image_Maniplation/img_man_manager.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Image_Maniplation/img_man_manager.vhd" 574 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368953269318 "|mds_top|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wb_address\[5\] img_man_manager.vhd(574) " "Inferred latch for \"wb_address\[5\]\" at img_man_manager.vhd(574)" {  } { { "../VHDL/Design/Image_Maniplation/img_man_manager.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Image_Maniplation/img_man_manager.vhd" 574 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368953269318 "|mds_top|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wb_address\[6\] img_man_manager.vhd(574) " "Inferred latch for \"wb_address\[6\]\" at img_man_manager.vhd(574)" {  } { { "../VHDL/Design/Image_Maniplation/img_man_manager.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Image_Maniplation/img_man_manager.vhd" 574 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368953269318 "|mds_top|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wb_address\[7\] img_man_manager.vhd(574) " "Inferred latch for \"wb_address\[7\]\" at img_man_manager.vhd(574)" {  } { { "../VHDL/Design/Image_Maniplation/img_man_manager.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Image_Maniplation/img_man_manager.vhd" 574 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368953269318 "|mds_top|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wb_address\[8\] img_man_manager.vhd(574) " "Inferred latch for \"wb_address\[8\]\" at img_man_manager.vhd(574)" {  } { { "../VHDL/Design/Image_Maniplation/img_man_manager.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Image_Maniplation/img_man_manager.vhd" 574 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368953269318 "|mds_top|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_generic mds_top:inst16\|img_man_top:img_man_top_inst\|img_man_manager:img_man_manager_inst\|ram_generic:wb_ram_inst " "Elaborating entity \"ram_generic\" for hierarchy \"mds_top:inst16\|img_man_top:img_man_top_inst\|img_man_manager:img_man_manager_inst\|ram_generic:wb_ram_inst\"" {  } { { "../VHDL/Design/Image_Maniplation/img_man_manager.vhd" "wb_ram_inst" { Text "P:/image-rotation-technion-ee/VHDL/Design/Image_Maniplation/img_man_manager.vhd" 1496 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368953269321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addr_calc mds_top:inst16\|img_man_top:img_man_top_inst\|addr_calc:addr_calc_inst " "Elaborating entity \"addr_calc\" for hierarchy \"mds_top:inst16\|img_man_top:img_man_top_inst\|addr_calc:addr_calc_inst\"" {  } { { "../VHDL/Design/Image_Maniplation/img_man_top.vhd" "addr_calc_inst" { Text "P:/image-rotation-technion-ee/VHDL/Design/Image_Maniplation/img_man_top.vhd" 576 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368953269331 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "row_fraction_calc_after_crop addr_calc.vhd(591) " "VHDL Process Statement warning at addr_calc.vhd(591): inferring latch(es) for signal or variable \"row_fraction_calc_after_crop\", which holds its previous value in one or more paths through the process" {  } { { "../VHDL/Design/Image_Maniplation/addr_calc.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Image_Maniplation/addr_calc.vhd" 591 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1 1368953269352 "|mds_top|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "col_fraction_calc_after_crop addr_calc.vhd(591) " "VHDL Process Statement warning at addr_calc.vhd(591): inferring latch(es) for signal or variable \"col_fraction_calc_after_crop\", which holds its previous value in one or more paths through the process" {  } { { "../VHDL/Design/Image_Maniplation/addr_calc.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Image_Maniplation/addr_calc.vhd" 591 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1 1368953269352 "|mds_top|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bilinear mds_top:inst16\|img_man_top:img_man_top_inst\|bilinear:bilinear_inst " "Elaborating entity \"bilinear\" for hierarchy \"mds_top:inst16\|img_man_top:img_man_top_inst\|bilinear:bilinear_inst\"" {  } { { "../VHDL/Design/Image_Maniplation/img_man_top.vhd" "bilinear_inst" { Text "P:/image-rotation-technion-ee/VHDL/Design/Image_Maniplation/img_man_top.vhd" 628 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368953269354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gen_reg mds_top:inst16\|img_man_top:img_man_top_inst\|gen_reg:gen_reg_type_inst " "Elaborating entity \"gen_reg\" for hierarchy \"mds_top:inst16\|img_man_top:img_man_top_inst\|gen_reg:gen_reg_type_inst\"" {  } { { "../VHDL/Design/Image_Maniplation/img_man_top.vhd" "gen_reg_type_inst" { Text "P:/image-rotation-technion-ee/VHDL/Design/Image_Maniplation/img_man_top.vhd" 655 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368953269365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gen_reg mds_top:inst16\|img_man_top:img_man_top_inst\|gen_reg:\\cos_reg_generate:1:gen_reg_dbg_inst " "Elaborating entity \"gen_reg\" for hierarchy \"mds_top:inst16\|img_man_top:img_man_top_inst\|gen_reg:\\cos_reg_generate:1:gen_reg_dbg_inst\"" {  } { { "../VHDL/Design/Image_Maniplation/img_man_top.vhd" "\\cos_reg_generate:1:gen_reg_dbg_inst" { Text "P:/image-rotation-technion-ee/VHDL/Design/Image_Maniplation/img_man_top.vhd" 683 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368953269372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gen_reg mds_top:inst16\|img_man_top:img_man_top_inst\|gen_reg:\\cos_reg_generate:0:gen_reg_dbg_inst " "Elaborating entity \"gen_reg\" for hierarchy \"mds_top:inst16\|img_man_top:img_man_top_inst\|gen_reg:\\cos_reg_generate:0:gen_reg_dbg_inst\"" {  } { { "../VHDL/Design/Image_Maniplation/img_man_top.vhd" "\\cos_reg_generate:0:gen_reg_dbg_inst" { Text "P:/image-rotation-technion-ee/VHDL/Design/Image_Maniplation/img_man_top.vhd" 683 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368953269380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gen_reg mds_top:inst16\|img_man_top:img_man_top_inst\|gen_reg:\\sin_reg_generate:1:gen_reg_dbg_inst " "Elaborating entity \"gen_reg\" for hierarchy \"mds_top:inst16\|img_man_top:img_man_top_inst\|gen_reg:\\sin_reg_generate:1:gen_reg_dbg_inst\"" {  } { { "../VHDL/Design/Image_Maniplation/img_man_top.vhd" "\\sin_reg_generate:1:gen_reg_dbg_inst" { Text "P:/image-rotation-technion-ee/VHDL/Design/Image_Maniplation/img_man_top.vhd" 711 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368953269387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gen_reg mds_top:inst16\|img_man_top:img_man_top_inst\|gen_reg:\\sin_reg_generate:0:gen_reg_dbg_inst " "Elaborating entity \"gen_reg\" for hierarchy \"mds_top:inst16\|img_man_top:img_man_top_inst\|gen_reg:\\sin_reg_generate:0:gen_reg_dbg_inst\"" {  } { { "../VHDL/Design/Image_Maniplation/img_man_top.vhd" "\\sin_reg_generate:0:gen_reg_dbg_inst" { Text "P:/image-rotation-technion-ee/VHDL/Design/Image_Maniplation/img_man_top.vhd" 711 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368953269394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gen_reg mds_top:inst16\|img_man_top:img_man_top_inst\|gen_reg:\\x_start_reg_generate:1:gen_reg_dbg_inst " "Elaborating entity \"gen_reg\" for hierarchy \"mds_top:inst16\|img_man_top:img_man_top_inst\|gen_reg:\\x_start_reg_generate:1:gen_reg_dbg_inst\"" {  } { { "../VHDL/Design/Image_Maniplation/img_man_top.vhd" "\\x_start_reg_generate:1:gen_reg_dbg_inst" { Text "P:/image-rotation-technion-ee/VHDL/Design/Image_Maniplation/img_man_top.vhd" 739 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368953269402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gen_reg mds_top:inst16\|img_man_top:img_man_top_inst\|gen_reg:\\x_start_reg_generate:0:gen_reg_dbg_inst " "Elaborating entity \"gen_reg\" for hierarchy \"mds_top:inst16\|img_man_top:img_man_top_inst\|gen_reg:\\x_start_reg_generate:0:gen_reg_dbg_inst\"" {  } { { "../VHDL/Design/Image_Maniplation/img_man_top.vhd" "\\x_start_reg_generate:0:gen_reg_dbg_inst" { Text "P:/image-rotation-technion-ee/VHDL/Design/Image_Maniplation/img_man_top.vhd" 739 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368953269409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gen_reg mds_top:inst16\|img_man_top:img_man_top_inst\|gen_reg:\\y_start_reg_generate:1:gen_reg_dbg_inst " "Elaborating entity \"gen_reg\" for hierarchy \"mds_top:inst16\|img_man_top:img_man_top_inst\|gen_reg:\\y_start_reg_generate:1:gen_reg_dbg_inst\"" {  } { { "../VHDL/Design/Image_Maniplation/img_man_top.vhd" "\\y_start_reg_generate:1:gen_reg_dbg_inst" { Text "P:/image-rotation-technion-ee/VHDL/Design/Image_Maniplation/img_man_top.vhd" 767 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368953269416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gen_reg mds_top:inst16\|img_man_top:img_man_top_inst\|gen_reg:\\y_start_reg_generate:0:gen_reg_dbg_inst " "Elaborating entity \"gen_reg\" for hierarchy \"mds_top:inst16\|img_man_top:img_man_top_inst\|gen_reg:\\y_start_reg_generate:0:gen_reg_dbg_inst\"" {  } { { "../VHDL/Design/Image_Maniplation/img_man_top.vhd" "\\y_start_reg_generate:0:gen_reg_dbg_inst" { Text "P:/image-rotation-technion-ee/VHDL/Design/Image_Maniplation/img_man_top.vhd" 767 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368953269423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gen_reg mds_top:inst16\|img_man_top:img_man_top_inst\|gen_reg:\\zoom_reg_generate:1:gen_reg_dbg_inst " "Elaborating entity \"gen_reg\" for hierarchy \"mds_top:inst16\|img_man_top:img_man_top_inst\|gen_reg:\\zoom_reg_generate:1:gen_reg_dbg_inst\"" {  } { { "../VHDL/Design/Image_Maniplation/img_man_top.vhd" "\\zoom_reg_generate:1:gen_reg_dbg_inst" { Text "P:/image-rotation-technion-ee/VHDL/Design/Image_Maniplation/img_man_top.vhd" 795 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368953269430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gen_reg mds_top:inst16\|img_man_top:img_man_top_inst\|gen_reg:\\zoom_reg_generate:0:gen_reg_dbg_inst " "Elaborating entity \"gen_reg\" for hierarchy \"mds_top:inst16\|img_man_top:img_man_top_inst\|gen_reg:\\zoom_reg_generate:0:gen_reg_dbg_inst\"" {  } { { "../VHDL/Design/Image_Maniplation/img_man_top.vhd" "\\zoom_reg_generate:0:gen_reg_dbg_inst" { Text "P:/image-rotation-technion-ee/VHDL/Design/Image_Maniplation/img_man_top.vhd" 795 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368953269438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wbs_reg mds_top:inst16\|img_man_top:img_man_top_inst\|wbs_reg:wbs_reg_inst " "Elaborating entity \"wbs_reg\" for hierarchy \"mds_top:inst16\|img_man_top:img_man_top_inst\|wbs_reg:wbs_reg_inst\"" {  } { { "../VHDL/Design/Image_Maniplation/img_man_top.vhd" "wbs_reg_inst" { Text "P:/image-rotation-technion-ee/VHDL/Design/Image_Maniplation/img_man_top.vhd" 823 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368953269446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "global_nets_top global_nets_top:inst " "Elaborating entity \"global_nets_top\" for hierarchy \"global_nets_top:inst\"" {  } { { "sys_top.bdf" "inst" { Schematic "P:/image-rotation-technion-ee/Quartus/sys_top.bdf" { { 560 976 1184 704 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368953269461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_blk_top global_nets_top:inst\|clk_blk_top:clk_blk_inst " "Elaborating entity \"clk_blk_top\" for hierarchy \"global_nets_top:inst\|clk_blk_top:clk_blk_inst\"" {  } { { "../VHDL/Design/Global_Nets/Global_Nets_Top/global_nets_top.vhd" "clk_blk_inst" { Text "P:/image-rotation-technion-ee/VHDL/Design/Global_Nets/Global_Nets_Top/global_nets_top.vhd" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368953269471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll global_nets_top:inst\|clk_blk_top:clk_blk_inst\|pll:pll_inst " "Elaborating entity \"pll\" for hierarchy \"global_nets_top:inst\|clk_blk_top:clk_blk_inst\|pll:pll_inst\"" {  } { { "../VHDL/Design/Global_Nets/Clock_Block/clk_blk_top.vhd" "pll_inst" { Text "P:/image-rotation-technion-ee/VHDL/Design/Global_Nets/Clock_Block/clk_blk_top.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368953269477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll global_nets_top:inst\|clk_blk_top:clk_blk_inst\|pll:pll_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"global_nets_top:inst\|clk_blk_top:clk_blk_inst\|pll:pll_inst\|altpll:altpll_component\"" {  } { { "../VHDL/Design/Global_Nets/Clock_Block/pll.vhd" "altpll_component" { Text "P:/image-rotation-technion-ee/VHDL/Design/Global_Nets/Clock_Block/pll.vhd" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368953269629 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "global_nets_top:inst\|clk_blk_top:clk_blk_inst\|pll:pll_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"global_nets_top:inst\|clk_blk_top:clk_blk_inst\|pll:pll_inst\|altpll:altpll_component\"" {  } { { "../VHDL/Design/Global_Nets/Clock_Block/pll.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Global_Nets/Clock_Block/pll.vhd" 153 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1368953269638 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "global_nets_top:inst\|clk_blk_top:clk_blk_inst\|pll:pll_inst\|altpll:altpll_component " "Instantiated megafunction \"global_nets_top:inst\|clk_blk_top:clk_blk_inst\|pll:pll_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 3 " "Parameter \"clk0_divide_by\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368953269641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368953269641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 8 " "Parameter \"clk0_multiply_by\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368953269641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368953269641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368953269641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368953269641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 2 " "Parameter \"clk1_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368953269641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368953269641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 5 " "Parameter \"clk2_divide_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368953269641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368953269641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 4 " "Parameter \"clk2_multiply_by\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368953269641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368953269641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368953269641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "gate_lock_signal NO " "Parameter \"gate_lock_signal\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368953269641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368953269641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368953269641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invalid_lock_multiplier 5 " "Parameter \"invalid_lock_multiplier\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368953269641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368953269641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368953269641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368953269641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368953269641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368953269641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368953269641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368953269641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368953269641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368953269641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368953269641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368953269641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368953269641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368953269641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368953269641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368953269641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368953269641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368953269641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368953269641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368953269641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368953269641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368953269641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368953269641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368953269641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368953269641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368953269641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368953269641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368953269641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368953269641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368953269641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368953269641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368953269641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368953269641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368953269641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368953269641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368953269641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368953269641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368953269641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368953269641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368953269641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368953269641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368953269641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368953269641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368953269641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368953269641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "valid_lock_multiplier 1 " "Parameter \"valid_lock_multiplier\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368953269641 ""}  } { { "../VHDL/Design/Global_Nets/Clock_Block/pll.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Global_Nets/Clock_Block/pll.vhd" 153 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1368953269641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reset_blk_top global_nets_top:inst\|reset_blk_top:reset_blk_inst " "Elaborating entity \"reset_blk_top\" for hierarchy \"global_nets_top:inst\|reset_blk_top:reset_blk_inst\"" {  } { { "../VHDL/Design/Global_Nets/Global_Nets_Top/global_nets_top.vhd" "reset_blk_inst" { Text "P:/image-rotation-technion-ee/VHDL/Design/Global_Nets/Global_Nets_Top/global_nets_top.vhd" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368953269654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reset_debouncer global_nets_top:inst\|reset_blk_top:reset_blk_inst\|reset_debouncer:rst_deb_inst " "Elaborating entity \"reset_debouncer\" for hierarchy \"global_nets_top:inst\|reset_blk_top:reset_blk_inst\|reset_debouncer:rst_deb_inst\"" {  } { { "../VHDL/Design/Global_Nets/Reset_Block/reset_blk_top.vhd" "rst_deb_inst" { Text "P:/image-rotation-technion-ee/VHDL/Design/Global_Nets/Reset_Block/reset_blk_top.vhd" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368953269660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sync_rst_gen global_nets_top:inst\|reset_blk_top:reset_blk_inst\|sync_rst_gen:sync_rst_sdram_inst " "Elaborating entity \"sync_rst_gen\" for hierarchy \"global_nets_top:inst\|reset_blk_top:reset_blk_inst\|sync_rst_gen:sync_rst_sdram_inst\"" {  } { { "../VHDL/Design/Global_Nets/Reset_Block/reset_blk_top.vhd" "sync_rst_sdram_inst" { Text "P:/image-rotation-technion-ee/VHDL/Design/Global_Nets/Reset_Block/reset_blk_top.vhd" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368953269668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hexss hexss:inst9 " "Elaborating entity \"hexss\" for hierarchy \"hexss:inst9\"" {  } { { "sys_top.bdf" "inst9" { Schematic "P:/image-rotation-technion-ee/Quartus/sys_top.bdf" { { 776 2208 2384 872 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368953269680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_is14.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_is14.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_is14 " "Found entity 1: altsyncram_is14" {  } { { "db/altsyncram_is14.tdf" "" { Text "P:/image-rotation-technion-ee/Quartus/db/altsyncram_is14.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368953272814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368953272814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qgq1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qgq1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qgq1 " "Found entity 1: altsyncram_qgq1" {  } { { "db/altsyncram_qgq1.tdf" "" { Text "P:/image-rotation-technion-ee/Quartus/db/altsyncram_qgq1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368953273027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368953273027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_7oc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_7oc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_7oc " "Found entity 1: mux_7oc" {  } { { "db/mux_7oc.tdf" "" { Text "P:/image-rotation-technion-ee/Quartus/db/mux_7oc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368953273764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368953273764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_rqf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_rqf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_rqf " "Found entity 1: decode_rqf" {  } { { "db/decode_rqf.tdf" "" { Text "P:/image-rotation-technion-ee/Quartus/db/decode_rqf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368953274208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368953274208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vbi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vbi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vbi " "Found entity 1: cntr_vbi" {  } { { "db/cntr_vbi.tdf" "" { Text "P:/image-rotation-technion-ee/Quartus/db/cntr_vbi.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368953274844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368953274844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_9cc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_9cc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_9cc " "Found entity 1: cmpr_9cc" {  } { { "db/cmpr_9cc.tdf" "" { Text "P:/image-rotation-technion-ee/Quartus/db/cmpr_9cc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368953275061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368953275061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_m4j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_m4j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_m4j " "Found entity 1: cntr_m4j" {  } { { "db/cntr_m4j.tdf" "" { Text "P:/image-rotation-technion-ee/Quartus/db/cntr_m4j.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368953275417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368953275417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_qbi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_qbi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_qbi " "Found entity 1: cntr_qbi" {  } { { "db/cntr_qbi.tdf" "" { Text "P:/image-rotation-technion-ee/Quartus/db/cntr_qbi.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368953275912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368953275912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_gui.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_gui.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_gui " "Found entity 1: cntr_gui" {  } { { "db/cntr_gui.tdf" "" { Text "P:/image-rotation-technion-ee/Quartus/db/cntr_gui.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368953276352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368953276352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_5cc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_5cc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_5cc " "Found entity 1: cmpr_5cc" {  } { { "db/cmpr_5cc.tdf" "" { Text "P:/image-rotation-technion-ee/Quartus/db/cmpr_5cc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368953276576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368953276576 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "" 0 -1 1368953276973 ""}
{ "Info" "ISGN_QIC_SYNTHESIS_TOP_SEVERAL" "2 " "2 design partitions require synthesis" { { "Info" "ISGN_QIC_SYNTHESIS_REASON_MISSING_NETLIST" "sld_signaltap:auto_signaltap_0 " "Partition \"sld_signaltap:auto_signaltap_0\" requires synthesis because the project database does not contain a post-synthesis netlist for this partition" {  } {  } 0 12213 "Partition \"%1!s!\" requires synthesis because the project database does not contain a post-synthesis netlist for this partition" 0 0 "" 0 -1 1368953278022 ""} { "Info" "ISGN_QIC_SYNTHESIS_REASON_MISSING_NETLIST" "sld_hub:auto_hub " "Partition \"sld_hub:auto_hub\" requires synthesis because the project database does not contain a post-synthesis netlist for this partition" {  } {  } 0 12213 "Partition \"%1!s!\" requires synthesis because the project database does not contain a post-synthesis netlist for this partition" 0 0 "" 0 -1 1368953278022 ""}  } {  } 0 12206 "%1!d! design partitions require synthesis" 0 0 "" 0 -1 1368953278022 ""}
{ "Info" "ISGN_QIC_NO_SYNTHESIS_TOP_ONE" "" "1 design partition does not require synthesis" { { "Info" "ISGN_QIC_NO_SYNTHESIS_NO_CHANGE" "Top " "Partition \"Top\" does not require synthesis because there were no relevant design changes" {  } {  } 0 12229 "Partition \"%1!s!\" does not require synthesis because there were no relevant design changes" 0 0 "" 0 -1 1368953278022 ""}  } {  } 0 12207 "1 design partition does not require synthesis" 0 0 "" 0 -1 1368953278022 ""}
{ "Info" "IQSYN_PARALLEL_SYNTHESIS" "4 2 " "Using 4 processors to synthesize 2 partitions in parallel" {  } {  } 0 281037 "Using %1!d! processors to synthesize %2!d! partitions in parallel" 0 0 "" 0 -1 1368953278926 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 1 1368953279569 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Full Version " "Version 12.1 Build 177 11/07/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 1 1368953279569 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 19 11:47:59 2013 " "Processing started: Sun May 19 11:47:59 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 1 1368953279569 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 1 1368953279569 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --parallel=1 --helper=1 --partition=sld_signaltap:auto_signaltap_0 mds_img_manipulation -c mds_img_manipulation " "Command: quartus_map --parallel=1 --helper=1 --partition=sld_signaltap:auto_signaltap_0 mds_img_manipulation -c mds_img_manipulation" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 1 1368953279569 ""}
{ "Info" "IQSYN_SYNTHESIZE_PARTITION" "sld_signaltap:auto_signaltap_0 " "Starting Logic Optimization and Technology Mapping for Partition sld_signaltap:auto_signaltap_0" {  } {  } 0 281019 "Starting Logic Optimization and Technology Mapping for Partition %1!s!" 0 0 "" 0 1 1368953280853 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 350 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "" 0 1 1368953280920 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 1 1368953280926 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "749 " "Implemented 749 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "91 " "Implemented 91 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 1 1368953281356 ""} { "Info" "ICUT_CUT_TM_OPINS" "44 " "Implemented 44 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 1 1368953281356 ""} { "Info" "ICUT_CUT_TM_LCELLS" "597 " "Implemented 597 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 1 1368953281356 ""} { "Info" "ICUT_CUT_TM_RAMS" "17 " "Implemented 17 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "" 0 1 1368953281356 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 1 1368953281356 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "444 " "Peak virtual memory: 444 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 1 1368953281536 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 19 11:48:01 2013 " "Processing ended: Sun May 19 11:48:01 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 1 1368953281536 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 1 1368953281536 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 1 1368953281536 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 1 1368953281536 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 2 1368953279551 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Full Version " "Version 12.1 Build 177 11/07/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 2 1368953279551 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 19 11:47:59 2013 " "Processing started: Sun May 19 11:47:59 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 2 1368953279551 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 2 1368953279551 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --parallel=1 --helper=2 --partition=sld_hub:auto_hub mds_img_manipulation -c mds_img_manipulation " "Command: quartus_map --parallel=1 --helper=2 --partition=sld_hub:auto_hub mds_img_manipulation -c mds_img_manipulation" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 2 1368953279551 ""}
{ "Info" "IQSYN_SYNTHESIZE_PARTITION" "sld_hub:auto_hub " "Starting Logic Optimization and Technology Mapping for Partition sld_hub:auto_hub" {  } {  } 0 281019 "Starting Logic Optimization and Technology Mapping for Partition %1!s!" 0 0 "" 0 2 1368953280585 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 346 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 479 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "" 0 2 1368953280631 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 2 1368953280631 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/sld_hub.vhd" 177 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 2 1368953280747 "|sys_top|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 2 1368953280747 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "217 " "Implemented 217 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 2 1368953281029 ""} { "Info" "ICUT_CUT_TM_OPINS" "37 " "Implemented 37 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 2 1368953281029 ""} { "Info" "ICUT_CUT_TM_LCELLS" "161 " "Implemented 161 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 2 1368953281029 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 2 1368953281029 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "444 " "Peak virtual memory: 444 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 2 1368953281180 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 19 11:48:01 2013 " "Processing ended: Sun May 19 11:48:01 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 2 1368953281180 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 2 1368953281180 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 2 1368953281180 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 2 1368953281180 ""}
{ "Info" "IQSYN_PARALLEL_SYNTHESIS_SUCCESS" "" "Finished parallel synthesis of all partitions" {  } {  } 0 281038 "Finished parallel synthesis of all partitions" 0 0 "" 0 -1 1368953282215 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 28 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 28 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "582 " "Peak virtual memory: 582 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1368953283552 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 19 11:48:03 2013 " "Processing ended: Sun May 19 11:48:03 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1368953283552 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:27 " "Elapsed time: 00:00:27" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1368953283552 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1368953283552 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1368953283552 ""}
