

================================================================
== Vivado HLS Report for 'tanh_LUT'
================================================================
* Date:           Thu Aug 23 18:03:56 2018

* Version:        2016.4 (Build 1756540 on Mon Jan 23 19:31:01 MST 2017)
* Project:        hls_prop
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7vx690tffg1927-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   4.11|      3.49|        0.51|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    6|    6|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 7
* Pipeline: 1
  Pipeline-0: II = 1, D = 7, States = { 1 2 3 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
* FSM state operations: 

 <State 1>: 2.94ns
ST_1: data_V_read_1 (3)  [1/1] 0.00ns
_ZNK13ap_fixed_baseILi80ELi70ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:0  %data_V_read_1 = call i13 @_ssdm_op_Read.ap_auto.i13(i13 %data_V_read)

ST_1: sext_cast (5)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:280
_ZNK13ap_fixed_baseILi80ELi70ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:2  %sext_cast = sext i13 %data_V_read_1 to i29

ST_1: mul (6)  [3/3] 2.94ns  loc: src/tk-mu_simple.h:280
_ZNK13ap_fixed_baseILi80ELi70ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:3  %mul = mul i29 21846, %sext_cast

ST_1: tmp_6 (9)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:280
_ZNK13ap_fixed_baseILi80ELi70ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:6  %tmp_6 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %data_V_read_1, i32 12)


 <State 2>: 2.94ns
ST_2: mul (6)  [2/3] 2.94ns  loc: src/tk-mu_simple.h:280
_ZNK13ap_fixed_baseILi80ELi70ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:3  %mul = mul i29 21846, %sext_cast


 <State 3>: 0.00ns
ST_3: mul (6)  [1/3] 0.00ns  loc: src/tk-mu_simple.h:280
_ZNK13ap_fixed_baseILi80ELi70ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:3  %mul = mul i29 21846, %sext_cast

ST_3: tmp_1 (7)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:280
_ZNK13ap_fixed_baseILi80ELi70ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:4  %tmp_1 = trunc i29 %mul to i28

ST_3: tmp_8 (12)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:280
_ZNK13ap_fixed_baseILi80ELi70ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:9  %tmp_8 = call i13 @_ssdm_op_PartSelect.i13.i29.i32.i32(i29 %mul, i32 16, i32 28)


 <State 4>: 1.57ns
ST_4: neg_mul (8)  [1/1] 1.57ns  loc: src/tk-mu_simple.h:280
_ZNK13ap_fixed_baseILi80ELi70ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:5  %neg_mul = sub i28 0, %tmp_1

ST_4: tmp_7 (10)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:280
_ZNK13ap_fixed_baseILi80ELi70ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:7  %tmp_7 = call i12 @_ssdm_op_PartSelect.i12.i28.i32.i32(i28 %neg_mul, i32 16, i32 27)


 <State 5>: 3.49ns
ST_5: tmp (11)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:280
_ZNK13ap_fixed_baseILi80ELi70ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:8  %tmp = sext i12 %tmp_7 to i15

ST_5: tmp_5 (13)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:280
_ZNK13ap_fixed_baseILi80ELi70ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:10  %tmp_5 = sext i13 %tmp_8 to i15

ST_5: p_v (14)  [1/1] 0.71ns  loc: src/tk-mu_simple.h:280
_ZNK13ap_fixed_baseILi80ELi70ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:11  %p_v = select i1 %tmp_6, i15 %tmp, i15 %tmp_5

ST_5: tmp_10 (15)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:280
_ZNK13ap_fixed_baseILi80ELi70ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:12  %tmp_10 = trunc i15 %p_v to i13

ST_5: neg_ti (16)  [1/1] 1.39ns  loc: src/tk-mu_simple.h:280
_ZNK13ap_fixed_baseILi80ELi70ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:13  %neg_ti = sub i13 0, %tmp_10

ST_5: tmp_11 (17)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:280 (grouped into LUT with out node r_V)
_ZNK13ap_fixed_baseILi80ELi70ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:14  %tmp_11 = trunc i15 %p_v to i13

ST_5: tmp_9 (18)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:280 (grouped into LUT with out node r_V)
_ZNK13ap_fixed_baseILi80ELi70ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:15  %tmp_9 = select i1 %tmp_6, i13 %neg_ti, i13 %tmp_11

ST_5: r_V (19)  [1/1] 1.39ns  loc: src/tk-mu_simple.h:280 (out node of the LUT)
_ZNK13ap_fixed_baseILi80ELi70ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:16  %r_V = sub i13 1024, %tmp_9

ST_5: tmp_12 (22)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:282
_ZNK13ap_fixed_baseILi80ELi70ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:19  %tmp_12 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %r_V, i32 12)

ST_5: tmp_13 (23)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:283
_ZNK13ap_fixed_baseILi80ELi70ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:20  %tmp_13 = call i3 @_ssdm_op_PartSelect.i3.i13.i32.i32(i13 %r_V, i32 10, i32 12)


 <State 6>: 2.39ns
ST_6: tmp_2 (20)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:280
_ZNK13ap_fixed_baseILi80ELi70ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:17  %tmp_2 = call i16 @_ssdm_op_BitConcatenate.i16.i13.i3(i13 %r_V, i3 0)

ST_6: index (21)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:280
_ZNK13ap_fixed_baseILi80ELi70ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:18  %index = sext i16 %tmp_2 to i32

ST_6: icmp (24)  [1/1] 0.94ns  loc: src/tk-mu_simple.h:283
_ZNK13ap_fixed_baseILi80ELi70ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:21  %icmp = icmp sgt i3 %tmp_13, 0

ST_6: tmp_3 (25)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:284
_ZNK13ap_fixed_baseILi80ELi70ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:22  %tmp_3 = zext i32 %index to i64

ST_6: tanh_table2_addr (26)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:284
_ZNK13ap_fixed_baseILi80ELi70ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:23  %tanh_table2_addr = getelementptr [8192 x i10]* @tanh_table2, i64 0, i64 %tmp_3

ST_6: tanh_table2_load (27)  [2/2] 2.39ns  loc: src/tk-mu_simple.h:284
_ZNK13ap_fixed_baseILi80ELi70ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:24  %tanh_table2_load = load i10* %tanh_table2_addr, align 2


 <State 7>: 3.10ns
ST_7: StgValue_34 (4)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:277
_ZNK13ap_fixed_baseILi80ELi70ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:1  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

ST_7: tanh_table2_load (27)  [1/2] 2.39ns  loc: src/tk-mu_simple.h:284
_ZNK13ap_fixed_baseILi80ELi70ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:24  %tanh_table2_load = load i10* %tanh_table2_addr, align 2

ST_7: sel_tmp1 (28)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:282 (grouped into LUT with out node sel_tmp2)
_ZNK13ap_fixed_baseILi80ELi70ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:25  %sel_tmp1 = xor i1 %tmp_12, true

ST_7: sel_tmp2 (29)  [1/1] 0.71ns  loc: src/tk-mu_simple.h:283 (out node of the LUT)
_ZNK13ap_fixed_baseILi80ELi70ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:26  %sel_tmp2 = and i1 %icmp, %sel_tmp1

ST_7: sel_tmp_cast (30)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:284 (grouped into LUT with out node ssdm_int_V_write_ass)
_ZNK13ap_fixed_baseILi80ELi70ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:27  %sel_tmp_cast = select i1 %sel_tmp2, i10 0, i10 -6

ST_7: tmp_4 (31)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:284 (grouped into LUT with out node ssdm_int_V_write_ass)
_ZNK13ap_fixed_baseILi80ELi70ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:28  %tmp_4 = or i1 %sel_tmp2, %tmp_12

ST_7: ssdm_int_V_write_ass (32)  [1/1] 0.71ns  loc: src/tk-mu_simple.h:284 (out node of the LUT)
_ZNK13ap_fixed_baseILi80ELi70ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:29  %ssdm_int_V_write_ass = select i1 %tmp_4, i10 %sel_tmp_cast, i10 %tanh_table2_load

ST_7: StgValue_41 (33)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:286
_ZNK13ap_fixed_baseILi80ELi70ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:30  ret i10 %ssdm_int_V_write_ass



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ data_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ tanh_table2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
data_V_read_1        (read          ) [ 00000000]
sext_cast            (sext          ) [ 01110000]
tmp_6                (bitselect     ) [ 01111100]
mul                  (mul           ) [ 00000000]
tmp_1                (trunc         ) [ 01001000]
tmp_8                (partselect    ) [ 01001100]
neg_mul              (sub           ) [ 00000000]
tmp_7                (partselect    ) [ 01000100]
tmp                  (sext          ) [ 00000000]
tmp_5                (sext          ) [ 00000000]
p_v                  (select        ) [ 00000000]
tmp_10               (trunc         ) [ 00000000]
neg_ti               (sub           ) [ 00000000]
tmp_11               (trunc         ) [ 00000000]
tmp_9                (select        ) [ 00000000]
r_V                  (sub           ) [ 01000010]
tmp_12               (bitselect     ) [ 01000011]
tmp_13               (partselect    ) [ 01000010]
tmp_2                (bitconcatenate) [ 00000000]
index                (sext          ) [ 00000000]
icmp                 (icmp          ) [ 01000001]
tmp_3                (zext          ) [ 00000000]
tanh_table2_addr     (getelementptr ) [ 01000001]
StgValue_34          (specpipeline  ) [ 00000000]
tanh_table2_load     (load          ) [ 00000000]
sel_tmp1             (xor           ) [ 00000000]
sel_tmp2             (and           ) [ 00000000]
sel_tmp_cast         (select        ) [ 00000000]
tmp_4                (or            ) [ 00000000]
ssdm_int_V_write_ass (select        ) [ 00000000]
StgValue_41          (ret           ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data_V_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="tanh_table2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tanh_table2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i13"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i13.i32"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i13.i29.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i12.i28.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i13.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i16.i13.i3"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1004" name="data_V_read_1_read_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="13" slack="0"/>
<pin id="56" dir="0" index="1" bw="13" slack="0"/>
<pin id="57" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_V_read_1/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="tanh_table2_addr_gep_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="10" slack="0"/>
<pin id="62" dir="0" index="1" bw="1" slack="0"/>
<pin id="63" dir="0" index="2" bw="32" slack="0"/>
<pin id="64" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tanh_table2_addr/6 "/>
</bind>
</comp>

<comp id="67" class="1004" name="grp_access_fu_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="13" slack="0"/>
<pin id="69" dir="0" index="1" bw="10" slack="2147483647"/>
<pin id="70" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tanh_table2_load/6 "/>
</bind>
</comp>

<comp id="72" class="1004" name="sext_cast_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="13" slack="0"/>
<pin id="74" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_cast/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="tmp_6_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="0" index="1" bw="13" slack="0"/>
<pin id="79" dir="0" index="2" bw="5" slack="0"/>
<pin id="80" dir="1" index="3" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_6/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="tmp_1_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="29" slack="0"/>
<pin id="86" dir="1" index="1" bw="28" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_1/3 "/>
</bind>
</comp>

<comp id="87" class="1004" name="tmp_8_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="13" slack="0"/>
<pin id="89" dir="0" index="1" bw="29" slack="0"/>
<pin id="90" dir="0" index="2" bw="6" slack="0"/>
<pin id="91" dir="0" index="3" bw="6" slack="0"/>
<pin id="92" dir="1" index="4" bw="13" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_8/3 "/>
</bind>
</comp>

<comp id="96" class="1004" name="neg_mul_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="0" index="1" bw="28" slack="1"/>
<pin id="99" dir="1" index="2" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="neg_mul/4 "/>
</bind>
</comp>

<comp id="101" class="1004" name="tmp_7_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="12" slack="0"/>
<pin id="103" dir="0" index="1" bw="28" slack="0"/>
<pin id="104" dir="0" index="2" bw="6" slack="0"/>
<pin id="105" dir="0" index="3" bw="6" slack="0"/>
<pin id="106" dir="1" index="4" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_7/4 "/>
</bind>
</comp>

<comp id="111" class="1004" name="tmp_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="12" slack="1"/>
<pin id="113" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp/5 "/>
</bind>
</comp>

<comp id="114" class="1004" name="tmp_5_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="13" slack="2"/>
<pin id="116" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_5/5 "/>
</bind>
</comp>

<comp id="117" class="1004" name="p_v_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="1" slack="4"/>
<pin id="119" dir="0" index="1" bw="12" slack="0"/>
<pin id="120" dir="0" index="2" bw="13" slack="0"/>
<pin id="121" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_v/5 "/>
</bind>
</comp>

<comp id="124" class="1004" name="tmp_10_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="13" slack="0"/>
<pin id="126" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_10/5 "/>
</bind>
</comp>

<comp id="128" class="1004" name="neg_ti_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="0"/>
<pin id="130" dir="0" index="1" bw="13" slack="0"/>
<pin id="131" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="neg_ti/5 "/>
</bind>
</comp>

<comp id="134" class="1004" name="tmp_11_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="13" slack="0"/>
<pin id="136" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_11/5 "/>
</bind>
</comp>

<comp id="138" class="1004" name="tmp_9_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="4"/>
<pin id="140" dir="0" index="1" bw="13" slack="0"/>
<pin id="141" dir="0" index="2" bw="13" slack="0"/>
<pin id="142" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_9/5 "/>
</bind>
</comp>

<comp id="145" class="1004" name="r_V_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="12" slack="0"/>
<pin id="147" dir="0" index="1" bw="13" slack="0"/>
<pin id="148" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V/5 "/>
</bind>
</comp>

<comp id="151" class="1004" name="tmp_12_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="1" slack="0"/>
<pin id="153" dir="0" index="1" bw="13" slack="0"/>
<pin id="154" dir="0" index="2" bw="5" slack="0"/>
<pin id="155" dir="1" index="3" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_12/5 "/>
</bind>
</comp>

<comp id="159" class="1004" name="tmp_13_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="3" slack="0"/>
<pin id="161" dir="0" index="1" bw="13" slack="0"/>
<pin id="162" dir="0" index="2" bw="5" slack="0"/>
<pin id="163" dir="0" index="3" bw="5" slack="0"/>
<pin id="164" dir="1" index="4" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_13/5 "/>
</bind>
</comp>

<comp id="169" class="1004" name="tmp_2_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="16" slack="0"/>
<pin id="171" dir="0" index="1" bw="13" slack="1"/>
<pin id="172" dir="0" index="2" bw="1" slack="0"/>
<pin id="173" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/6 "/>
</bind>
</comp>

<comp id="176" class="1004" name="index_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="16" slack="0"/>
<pin id="178" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="index/6 "/>
</bind>
</comp>

<comp id="180" class="1004" name="icmp_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="3" slack="1"/>
<pin id="182" dir="0" index="1" bw="1" slack="0"/>
<pin id="183" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp/6 "/>
</bind>
</comp>

<comp id="185" class="1004" name="tmp_3_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="16" slack="0"/>
<pin id="187" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_3/6 "/>
</bind>
</comp>

<comp id="190" class="1004" name="sel_tmp1_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="1" slack="2"/>
<pin id="192" dir="0" index="1" bw="1" slack="0"/>
<pin id="193" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp1/7 "/>
</bind>
</comp>

<comp id="195" class="1004" name="sel_tmp2_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="1" slack="1"/>
<pin id="197" dir="0" index="1" bw="1" slack="0"/>
<pin id="198" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp2/7 "/>
</bind>
</comp>

<comp id="200" class="1004" name="sel_tmp_cast_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="0"/>
<pin id="202" dir="0" index="1" bw="1" slack="0"/>
<pin id="203" dir="0" index="2" bw="4" slack="0"/>
<pin id="204" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sel_tmp_cast/7 "/>
</bind>
</comp>

<comp id="208" class="1004" name="tmp_4_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="1" slack="0"/>
<pin id="210" dir="0" index="1" bw="1" slack="2"/>
<pin id="211" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_4/7 "/>
</bind>
</comp>

<comp id="213" class="1004" name="ssdm_int_V_write_ass_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="1" slack="0"/>
<pin id="215" dir="0" index="1" bw="4" slack="0"/>
<pin id="216" dir="0" index="2" bw="10" slack="0"/>
<pin id="217" dir="1" index="3" bw="10" slack="2147483647"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ssdm_int_V_write_ass/7 "/>
</bind>
</comp>

<comp id="221" class="1007" name="grp_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="16" slack="0"/>
<pin id="223" dir="0" index="1" bw="13" slack="0"/>
<pin id="224" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul/1 "/>
</bind>
</comp>

<comp id="229" class="1005" name="sext_cast_reg_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="29" slack="1"/>
<pin id="231" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="sext_cast "/>
</bind>
</comp>

<comp id="234" class="1005" name="tmp_6_reg_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="1" slack="2"/>
<pin id="236" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

<comp id="240" class="1005" name="tmp_1_reg_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="28" slack="1"/>
<pin id="242" dir="1" index="1" bw="28" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="245" class="1005" name="tmp_8_reg_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="13" slack="2"/>
<pin id="247" dir="1" index="1" bw="13" slack="2"/>
</pin_list>
<bind>
<opset="tmp_8 "/>
</bind>
</comp>

<comp id="250" class="1005" name="tmp_7_reg_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="12" slack="1"/>
<pin id="252" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="tmp_7 "/>
</bind>
</comp>

<comp id="255" class="1005" name="r_V_reg_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="13" slack="1"/>
<pin id="257" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="r_V "/>
</bind>
</comp>

<comp id="260" class="1005" name="tmp_12_reg_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="1" slack="2"/>
<pin id="262" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="tmp_12 "/>
</bind>
</comp>

<comp id="266" class="1005" name="tmp_13_reg_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="3" slack="1"/>
<pin id="268" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="tmp_13 "/>
</bind>
</comp>

<comp id="271" class="1005" name="icmp_reg_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="1" slack="1"/>
<pin id="273" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp "/>
</bind>
</comp>

<comp id="276" class="1005" name="tanh_table2_addr_reg_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="13" slack="1"/>
<pin id="278" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="tanh_table2_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="58"><net_src comp="4" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="59"><net_src comp="0" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="65"><net_src comp="2" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="66"><net_src comp="36" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="71"><net_src comp="60" pin="3"/><net_sink comp="67" pin=0"/></net>

<net id="75"><net_src comp="54" pin="2"/><net_sink comp="72" pin=0"/></net>

<net id="81"><net_src comp="8" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="82"><net_src comp="54" pin="2"/><net_sink comp="76" pin=1"/></net>

<net id="83"><net_src comp="10" pin="0"/><net_sink comp="76" pin=2"/></net>

<net id="93"><net_src comp="12" pin="0"/><net_sink comp="87" pin=0"/></net>

<net id="94"><net_src comp="14" pin="0"/><net_sink comp="87" pin=2"/></net>

<net id="95"><net_src comp="16" pin="0"/><net_sink comp="87" pin=3"/></net>

<net id="100"><net_src comp="18" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="107"><net_src comp="20" pin="0"/><net_sink comp="101" pin=0"/></net>

<net id="108"><net_src comp="96" pin="2"/><net_sink comp="101" pin=1"/></net>

<net id="109"><net_src comp="14" pin="0"/><net_sink comp="101" pin=2"/></net>

<net id="110"><net_src comp="22" pin="0"/><net_sink comp="101" pin=3"/></net>

<net id="122"><net_src comp="111" pin="1"/><net_sink comp="117" pin=1"/></net>

<net id="123"><net_src comp="114" pin="1"/><net_sink comp="117" pin=2"/></net>

<net id="127"><net_src comp="117" pin="3"/><net_sink comp="124" pin=0"/></net>

<net id="132"><net_src comp="24" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="124" pin="1"/><net_sink comp="128" pin=1"/></net>

<net id="137"><net_src comp="117" pin="3"/><net_sink comp="134" pin=0"/></net>

<net id="143"><net_src comp="128" pin="2"/><net_sink comp="138" pin=1"/></net>

<net id="144"><net_src comp="134" pin="1"/><net_sink comp="138" pin=2"/></net>

<net id="149"><net_src comp="26" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="150"><net_src comp="138" pin="3"/><net_sink comp="145" pin=1"/></net>

<net id="156"><net_src comp="8" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="157"><net_src comp="145" pin="2"/><net_sink comp="151" pin=1"/></net>

<net id="158"><net_src comp="10" pin="0"/><net_sink comp="151" pin=2"/></net>

<net id="165"><net_src comp="28" pin="0"/><net_sink comp="159" pin=0"/></net>

<net id="166"><net_src comp="145" pin="2"/><net_sink comp="159" pin=1"/></net>

<net id="167"><net_src comp="30" pin="0"/><net_sink comp="159" pin=2"/></net>

<net id="168"><net_src comp="10" pin="0"/><net_sink comp="159" pin=3"/></net>

<net id="174"><net_src comp="32" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="175"><net_src comp="34" pin="0"/><net_sink comp="169" pin=2"/></net>

<net id="179"><net_src comp="169" pin="3"/><net_sink comp="176" pin=0"/></net>

<net id="184"><net_src comp="34" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="188"><net_src comp="176" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="189"><net_src comp="185" pin="1"/><net_sink comp="60" pin=2"/></net>

<net id="194"><net_src comp="48" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="199"><net_src comp="190" pin="2"/><net_sink comp="195" pin=1"/></net>

<net id="205"><net_src comp="195" pin="2"/><net_sink comp="200" pin=0"/></net>

<net id="206"><net_src comp="50" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="207"><net_src comp="52" pin="0"/><net_sink comp="200" pin=2"/></net>

<net id="212"><net_src comp="195" pin="2"/><net_sink comp="208" pin=0"/></net>

<net id="218"><net_src comp="208" pin="2"/><net_sink comp="213" pin=0"/></net>

<net id="219"><net_src comp="200" pin="3"/><net_sink comp="213" pin=1"/></net>

<net id="220"><net_src comp="67" pin="2"/><net_sink comp="213" pin=2"/></net>

<net id="225"><net_src comp="6" pin="0"/><net_sink comp="221" pin=0"/></net>

<net id="226"><net_src comp="72" pin="1"/><net_sink comp="221" pin=1"/></net>

<net id="227"><net_src comp="221" pin="2"/><net_sink comp="84" pin=0"/></net>

<net id="228"><net_src comp="221" pin="2"/><net_sink comp="87" pin=1"/></net>

<net id="232"><net_src comp="72" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="233"><net_src comp="229" pin="1"/><net_sink comp="221" pin=1"/></net>

<net id="237"><net_src comp="76" pin="3"/><net_sink comp="234" pin=0"/></net>

<net id="238"><net_src comp="234" pin="1"/><net_sink comp="117" pin=0"/></net>

<net id="239"><net_src comp="234" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="243"><net_src comp="84" pin="1"/><net_sink comp="240" pin=0"/></net>

<net id="244"><net_src comp="240" pin="1"/><net_sink comp="96" pin=1"/></net>

<net id="248"><net_src comp="87" pin="4"/><net_sink comp="245" pin=0"/></net>

<net id="249"><net_src comp="245" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="253"><net_src comp="101" pin="4"/><net_sink comp="250" pin=0"/></net>

<net id="254"><net_src comp="250" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="258"><net_src comp="145" pin="2"/><net_sink comp="255" pin=0"/></net>

<net id="259"><net_src comp="255" pin="1"/><net_sink comp="169" pin=1"/></net>

<net id="263"><net_src comp="151" pin="3"/><net_sink comp="260" pin=0"/></net>

<net id="264"><net_src comp="260" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="265"><net_src comp="260" pin="1"/><net_sink comp="208" pin=1"/></net>

<net id="269"><net_src comp="159" pin="4"/><net_sink comp="266" pin=0"/></net>

<net id="270"><net_src comp="266" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="274"><net_src comp="180" pin="2"/><net_sink comp="271" pin=0"/></net>

<net id="275"><net_src comp="271" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="279"><net_src comp="60" pin="3"/><net_sink comp="276" pin=0"/></net>

<net id="280"><net_src comp="276" pin="1"/><net_sink comp="67" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: tanh_LUT : data_V_read | {1 }
	Port: tanh_LUT : tanh_table2 | {6 7 }
  - Chain level:
	State 1
		mul : 1
	State 2
	State 3
		tmp_1 : 1
		tmp_8 : 1
	State 4
		tmp_7 : 1
	State 5
		p_v : 1
		tmp_10 : 2
		neg_ti : 3
		tmp_11 : 2
		tmp_9 : 4
		r_V : 5
		tmp_12 : 6
		tmp_13 : 6
	State 6
		index : 1
		tmp_3 : 2
		tanh_table2_addr : 3
		tanh_table2_load : 4
	State 7
		StgValue_41 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|---------|
| Operation|       Functional Unit       |  DSP48E |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|---------|
|          |        neg_mul_fu_96        |    0    |    0    |    28   |
|    sub   |        neg_ti_fu_128        |    0    |    0    |    13   |
|          |          r_V_fu_145         |    0    |    0    |    13   |
|----------|-----------------------------|---------|---------|---------|
|          |          p_v_fu_117         |    0    |    0    |    13   |
|  select  |         tmp_9_fu_138        |    0    |    0    |    13   |
|          |     sel_tmp_cast_fu_200     |    0    |    0    |    4    |
|          | ssdm_int_V_write_ass_fu_213 |    0    |    0    |    10   |
|----------|-----------------------------|---------|---------|---------|
|   icmp   |         icmp_fu_180         |    0    |    0    |    2    |
|----------|-----------------------------|---------|---------|---------|
|    xor   |       sel_tmp1_fu_190       |    0    |    0    |    1    |
|----------|-----------------------------|---------|---------|---------|
|    and   |       sel_tmp2_fu_195       |    0    |    0    |    1    |
|----------|-----------------------------|---------|---------|---------|
|    or    |         tmp_4_fu_208        |    0    |    0    |    1    |
|----------|-----------------------------|---------|---------|---------|
|    mul   |          grp_fu_221         |    1    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   read   |   data_V_read_1_read_fu_54  |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |       sext_cast_fu_72       |    0    |    0    |    0    |
|   sext   |          tmp_fu_111         |    0    |    0    |    0    |
|          |         tmp_5_fu_114        |    0    |    0    |    0    |
|          |         index_fu_176        |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
| bitselect|         tmp_6_fu_76         |    0    |    0    |    0    |
|          |        tmp_12_fu_151        |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |         tmp_1_fu_84         |    0    |    0    |    0    |
|   trunc  |        tmp_10_fu_124        |    0    |    0    |    0    |
|          |        tmp_11_fu_134        |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |         tmp_8_fu_87         |    0    |    0    |    0    |
|partselect|         tmp_7_fu_101        |    0    |    0    |    0    |
|          |        tmp_13_fu_159        |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|bitconcatenate|         tmp_2_fu_169        |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   zext   |         tmp_3_fu_185        |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   Total  |                             |    1    |    0    |    99   |
|----------|-----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|      icmp_reg_271      |    1   |
|       r_V_reg_255      |   13   |
|    sext_cast_reg_229   |   29   |
|tanh_table2_addr_reg_276|   13   |
|     tmp_12_reg_260     |    1   |
|     tmp_13_reg_266     |    3   |
|      tmp_1_reg_240     |   28   |
|      tmp_6_reg_234     |    1   |
|      tmp_7_reg_250     |   12   |
|      tmp_8_reg_245     |   13   |
+------------------------+--------+
|          Total         |   114  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_67 |  p0  |   2  |  13  |   26   ||    13   |
|    grp_fu_221    |  p1  |   2  |  13  |   26   ||    13   |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   52   ||  1.784  ||    26   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |    0   |   99   |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |   26   |
|  Register |    -   |    -   |   114  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    1   |   114  |   125  |
+-----------+--------+--------+--------+--------+
