You are a verification engineer and you have to define a set of assume-guarantee contracts for a design. Here you have an execution trace of the system. The inputs are: clk_i,rst_ni,rx,reg2hw_intr_state,reg2hw_alert_test,reg2hw_rdata,reg2hw_ovrd,reg2hw_intr_enable,reg2hw_ctrl,reg2hw_wdata,reg2hw_timeout_ctrl,reg2hw_intr_test,reg2hw_status,reg2hw_fifo_ctrl; the outputs are hw2reg_intr_state,hw2reg_status,hw2reg_fifo_status,hw2reg_fifo_ctrl,hw2reg_rdata,hw2reg_val,lsio_trigger_o,intr_tx_watermark_o,intr_tx_empty_o,intr_rx_watermark_o,intr_tx_done_o,intr_rx_overflow_o,intr_rx_frame_err_o,intr_rx_break_err_o,intr_rx_timeout_o,intr_rx_parity_err_o. Use only the provided I/O information and the data in the trace. Represent assumptions and guarantees in LTL. Report the final contracts after your evaluation.