<?xml version="1.0" encoding="UTF-8"?>
<!-- Product Version: Vivado v2014.4 (64-bit)              -->
<!--                                                         -->
<!-- Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.   -->

<Project Version="7" Minor="2" Path="c:/mohd/cpcie/ip_repo/axis_to_fifo/axis_to_fifo.srcs/sources_1/bd/axis_to_fifo/axis_to_fifo_v1_0_project/axis_to_fifo_v1_0_project.xpr">
  <DefaultLaunch Dir="$PRUNDIR"/>
  <Configuration>
    <Option Name="Id" Val="e1531281de8f4e1ba2c9632326aa5758"/>
    <Option Name="Part" Val="xc7vx485tffg1761-2"/>
    <Option Name="CompiledLibDir" Val="$PCACHEDIR/compile_simlib"/>
    <Option Name="BoardPart" Val=""/>
    <Option Name="ActiveSimSet" Val="sim_1"/>
    <Option Name="DefaultLib" Val="xil_defaultlib"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../../../../../../ip_repo"/>
  </Configuration>
  <FileSets Version="1" Minor="31">
    <FileSet Name="sources_1" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1">
      <Filter Type="Srcs"/>
      <File Path="$PPRDIR/../ip/axis_to_fifo_fifo_generator_0_0/axis_to_fifo_fifo_generator_0_0.xci">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../hdl/axis_to_fifo.vhd">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../hdl/axis_to_fifo_wrapper.vhd">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../../../../../../../Xilinx/Vivado/2014.4/data/ip/xilinx/fifo_generator_v12_0/ttcl/fg_clk_xdc.ttcl">
        <FileInfo>
          <Attr Name="Library" Val="fifo_generator_v12_0"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../../../../../../../Xilinx/Vivado/2014.4/data/ip/xilinx/fifo_generator_v12_0/ttcl/fg_ip_xdc.ttcl">
        <FileInfo>
          <Attr Name="Library" Val="fifo_generator_v12_0"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../../../../../../../Xilinx/Vivado/2014.4/data/ip/xilinx/fifo_generator_v12_0/ttcl/fg_ooc_xdc.ttcl">
        <FileInfo>
          <Attr Name="Library" Val="fifo_generator_v12_0"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../../../../../../../Xilinx/Vivado/2014.4/data/ip/xilinx/fifo_generator_v12_0/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd">
        <FileInfo>
          <Attr Name="Library" Val="fifo_generator_v12_0"/>
          <Attr Name="UsedIn" Val="synthesis"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../../../../../../../Xilinx/Vivado/2014.4/data/ip/xilinx/fifo_generator_v12_0/hdl/fifo_generator_v12_0.vhd">
        <FileInfo>
          <Attr Name="Library" Val="fifo_generator_v12_0"/>
          <Attr Name="UsedIn" Val="synthesis"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../../../../../../../Xilinx/Vivado/2014.4/data/ip/xilinx/fifo_generator_v12_0/hdl/fifo_generator_v12_0_rfs.v">
        <FileInfo>
          <Attr Name="Library" Val="fifo_generator_v12_0"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../../../../../../../Xilinx/Vivado/2014.4/data/ip/xilinx/fifo_generator_v12_0/hdl/fifo_generator_v12_0_rfs.vhd">
        <FileInfo>
          <Attr Name="Library" Val="fifo_generator_v12_0"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../../../../../../../Xilinx/Vivado/2014.4/data/ip/xilinx/fifo_generator_v12_0/hdl/fifo_generator_v12_0_vh_rfs.vhd">
        <FileInfo>
          <Attr Name="Library" Val="fifo_generator_v12_0"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../component.xml">
        <FileInfo SFType="IPXACT"/>
      </File>
      <Config>
        <Option Name="DesignMode" Val="RTL"/>
        <Option Name="TopModule" Val="axis_to_fifo_wrapper"/>
        <Option Name="TopRTLFile" Val="$PPRDIR/../hdl/axis_to_fifo_wrapper.vhd"/>
      </Config>
    </FileSet>
    <FileSet Name="constrs_1" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
      <Filter Type="Constrs"/>
      <File Path="$PPRDIR/../axis_to_fifo_ooc.xdc">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="out_of_context"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="ConstrsType" Val="XDC"/>
      </Config>
    </FileSet>
    <FileSet Name="sim_1" Type="SimulationSrcs" RelSrcDir="$PSRCDIR/sim_1">
      <Config>
        <Option Name="DesignMode" Val="RTL"/>
        <Option Name="TopModule" Val="axis_to_fifo_wrapper"/>
        <Option Name="TopLib" Val="xil_defaultlib"/>
        <Option Name="TopAutoSet" Val="TRUE"/>
        <Option Name="SrcSet" Val="sources_1"/>
      </Config>
    </FileSet>
  </FileSets>
  <Simulators>
    <Simulator Name="XSim">
      <Option Name="Description" Val="Vivado Simulator"/>
      <Option Name="CompiledLib" Val="0"/>
    </Simulator>
    <Simulator Name="ModelSim">
      <Option Name="Description" Val="QuestaSim/ModelSim Simulator"/>
    </Simulator>
    <Simulator Name="IES">
      <Option Name="Description" Val="Incisive Enterprise Simulator (IES)"/>
    </Simulator>
    <Simulator Name="VCS">
      <Option Name="Description" Val="Verilog Compiler Simulator (VCS)"/>
    </Simulator>
  </Simulators>
  <Runs Version="1" Minor="9">
    <Run Id="synth_1" Type="Ft3:Synth" SrcSet="sources_1" Part="xc7vx485tffg1761-2" ConstrsSet="constrs_1" Description="Vivado Synthesis Defaults" State="current">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2014">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
    </Run>
    <Run Id="impl_1" Type="Ft2:EntireDesign" Part="xc7vx485tffg1761-2" ConstrsSet="constrs_1" Description="Vivado Implementation Defaults" State="current" SynthRun="synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2014">
          <Desc>Vivado Implementation Defaults</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
    </Run>
  </Runs>
</Project>
