# CC_Layout2
Design CML (Current Mode Logic ) Using Synopsys Custom Compiler and SAED_PDK14nm (14 nm Fin FET )
