<HTML>
<HEAD><TITLE>Lattice TRACE Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Par_Twr"></A><B><U><big>Place & Route TRACE Report</big></U></B>

Loading design for application trce from file common_impl1.ncd.
Design name: ci_stim_fpga_wrapper
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-2000ZE
Package:     TQFP100
Performance: 1
Loading device for application trce from file 'xo2c2000.nph' in environment: C:/lscc/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 34.4.
Setup and Hold Report

--------------------------------------------------------------------------------
<A name="Par_Twr_setup"></A><B><U><big>Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.12.1.454</big></U></B>
Thu Jul 14 15:33:23 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_set_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 1 -sphld m -o common_impl1.twr -gui -msgset C:/Users/eidos/Desktop/verilog experiment/common/db/work/promote.xml common_impl1.ncd common_impl1.prf 
Design file:     common_impl1.ncd
Preference file: common_impl1.prf
Device,speed:    LCMXO2-2000ZE,1
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_set_ps"></A><B><U><big>Preference Summary</big></U></B>

<FONT COLOR=red><LI><A href='#par_twr_pref_0_0' Target='right'><FONT COLOR=red>FREQUENCY NET "w_clk" 9.500000 MHz (47 errors)</FONT></A></LI>
</FONT>            4096 items scored, 47 timing errors detected.
Warning:   1.271MHz is the maximum frequency for this preference.

<LI><A href='#par_twr_pref_0_1' Target='right'>FREQUENCY NET "sw1_az" 0.100000 MHz (0 errors)</A></LI>            502 items scored, 0 timing errors detected.
Report:   44.144MHz is the maximum frequency for this preference.

<LI><A href='#par_twr_pref_0_2' Target='right'>FREQUENCY NET "sw2_az" 0.100000 MHz (0 errors)</A></LI>            308 items scored, 0 timing errors detected.
Report:   51.143MHz is the maximum frequency for this preference.

<LI><A href='#par_twr_pref_0_3' Target='right'>FREQUENCY NET "w_div4_clk" 16.000000 MHz (0 errors)</A></LI>            2477 items scored, 0 timing errors detected.
Report:   42.521MHz is the maximum frequency for this preference.

<LI><A href='#par_twr_pref_0_4' Target='right'>FREQUENCY NET "w_db_clk" 0.100000 MHz (0 errors)</A></LI>            4 items scored, 0 timing errors detected.
Report:   99.413MHz is the maximum frequency for this preference.

<LI><A href='#par_twr_pref_0_5' Target='right'>FREQUENCY NET "w_div64_clk_0" 0.100000 MHz (0 errors)</A></LI>            21 items scored, 0 timing errors detected.
Report:  111.148MHz is the maximum frequency for this preference.

<LI><A href='#par_twr_pref_0_6' Target='right'>FREQUENCY NET "w_div64x64_clk_0" 0.100000 MHz (0 errors)</A></LI>            3 items scored, 0 timing errors detected.
Report:  195.313MHz is the maximum frequency for this preference.

<LI><A href='#par_twr_pref_0_7' Target='right'>BLOCK PATH FROM CLKNET "w_clk" TO CLKNET "sw1_az" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_8' Target='right'>BLOCK PATH FROM CLKNET "sw1_az" TO CLKNET "w_clk" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_9' Target='right'>BLOCK PATH FROM CLKNET "sw2_az" TO CLKNET "w_clk" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_10' Target='right'>BLOCK PATH FROM CLKNET "sw2_az" TO CLKNET "sw1_az" (0 errors)</A></LI>            0 items scored.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
<A name="par_twr_pref_0_0"></A>Preference: FREQUENCY NET "w_clk" 9.500000 MHz ;
            4096 items scored, 47 timing errors detected.
--------------------------------------------------------------------------------


Error: The following path exceeds requirements by 21.286ns (weighted slack = -681.152ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_cg_fsm/r_sync_duration[0]  (from w_div4_clk +)
   Destination:    FF         Data in        u_cg_fsm/r_anode_phase  (to w_clk +)

   Delay:              13.612ns  (38.8% logic, 61.2% route), 5 logic levels.

 Constraint Details:

     13.612ns physical path delay u_cg_fsm/SLICE_202 to u_cg_fsm/SLICE_156 exceeds
      (delay constraint based on source clock period of 62.500ns and destination clock period of 105.263ns)
      3.289ns delay constraint less
     10.393ns skew and
      0.570ns CE_SET requirement (totaling -7.674ns) by 21.286ns

 Physical Path Details:

      Data path u_cg_fsm/SLICE_202 to u_cg_fsm/SLICE_156:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.955     R7C13D.CLK to      R7C13D.Q0 u_cg_fsm/SLICE_202 (from w_div4_clk)
ROUTE         2     3.535      R7C13D.Q0 to     R10C11A.C1 u_cg_fsm/r_duration_cnt15_0
C1TOFCO_DE  ---     1.795     R10C11A.C1 to    R10C11A.FCO u_cg_fsm/SLICE_12
ROUTE         1     0.000    R10C11A.FCO to    R10C11B.FCI u_cg_fsm/w_duration_tmout_0_data_tmp[0]
FCITOFCO_D  ---     0.317    R10C11B.FCI to    R10C11B.FCO u_cg_fsm/SLICE_11
ROUTE         1     0.000    R10C11B.FCO to    R10C11C.FCI u_cg_fsm/w_duration_tmout_0_data_tmp[2]
FCITOF1_DE  ---     1.298    R10C11C.FCI to     R10C11C.F1 u_cg_fsm/SLICE_10
ROUTE         4     3.256     R10C11C.F1 to     R11C16B.D1 u_cg_fsm/w_duration_tmout_0_data_tmp_i[3]
CTOF_DEL    ---     0.923     R11C16B.D1 to     R11C16B.F1 u_cg_fsm/SLICE_156
ROUTE         1     1.533     R11C16B.F1 to     R11C16B.CE u_cg_fsm/r_anode_phase_RNO (to w_clk)
                  --------
                   13.612   (38.8% logic, 61.2% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_osc to u_cg_fsm/SLICE_202:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       132     8.811        OSC.OSC to     R2C14C.CLK w_clk
REG_DEL     ---     0.955     R2C14C.CLK to      R2C14C.Q0 SLICE_171
ROUTE        32     9.438      R2C14C.Q0 to     R7C13D.CLK w_div4_clk
                  --------
                   19.204   (5.0% logic, 95.0% route), 1 logic levels.

      Destination Clock Path internal_osc to u_cg_fsm/SLICE_156:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       132     8.811        OSC.OSC to    R11C16B.CLK w_clk
                  --------
                    8.811   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 21.273ns (weighted slack = -680.736ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_cg_fsm/r_sync_duration[0]  (from w_div4_clk +)
   Destination:    FF         Data in        u_cg_fsm/r_cathod_phase  (to w_clk +)

   Delay:              13.599ns  (38.9% logic, 61.1% route), 5 logic levels.

 Constraint Details:

     13.599ns physical path delay u_cg_fsm/SLICE_202 to u_cg_fsm/SLICE_158 exceeds
      (delay constraint based on source clock period of 62.500ns and destination clock period of 105.263ns)
      3.289ns delay constraint less
     10.393ns skew and
      0.570ns CE_SET requirement (totaling -7.674ns) by 21.273ns

 Physical Path Details:

      Data path u_cg_fsm/SLICE_202 to u_cg_fsm/SLICE_158:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.955     R7C13D.CLK to      R7C13D.Q0 u_cg_fsm/SLICE_202 (from w_div4_clk)
ROUTE         2     3.535      R7C13D.Q0 to     R10C11A.C1 u_cg_fsm/r_duration_cnt15_0
C1TOFCO_DE  ---     1.795     R10C11A.C1 to    R10C11A.FCO u_cg_fsm/SLICE_12
ROUTE         1     0.000    R10C11A.FCO to    R10C11B.FCI u_cg_fsm/w_duration_tmout_0_data_tmp[0]
FCITOFCO_D  ---     0.317    R10C11B.FCI to    R10C11B.FCO u_cg_fsm/SLICE_11
ROUTE         1     0.000    R10C11B.FCO to    R10C11C.FCI u_cg_fsm/w_duration_tmout_0_data_tmp[2]
FCITOF1_DE  ---     1.298    R10C11C.FCI to     R10C11C.F1 u_cg_fsm/SLICE_10
ROUTE         4     3.243     R10C11C.F1 to     R12C13A.D1 u_cg_fsm/w_duration_tmout_0_data_tmp_i[3]
CTOF_DEL    ---     0.923     R12C13A.D1 to     R12C13A.F1 u_cg_fsm/SLICE_250
ROUTE         1     1.533     R12C13A.F1 to     R12C13B.CE u_cg_fsm/r_cathod_phase_RNO (to w_clk)
                  --------
                   13.599   (38.9% logic, 61.1% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_osc to u_cg_fsm/SLICE_202:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       132     8.811        OSC.OSC to     R2C14C.CLK w_clk
REG_DEL     ---     0.955     R2C14C.CLK to      R2C14C.Q0 SLICE_171
ROUTE        32     9.438      R2C14C.Q0 to     R7C13D.CLK w_div4_clk
                  --------
                   19.204   (5.0% logic, 95.0% route), 1 logic levels.

      Destination Clock Path internal_osc to u_cg_fsm/SLICE_158:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       132     8.811        OSC.OSC to    R12C13B.CLK w_clk
                  --------
                    8.811   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 21.157ns (weighted slack = -677.024ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_cg_fsm/r_sync_duration[1]  (from w_div4_clk +)
   Destination:    FF         Data in        u_cg_fsm/r_anode_phase  (to w_clk +)

   Delay:              13.483ns  (39.2% logic, 60.8% route), 5 logic levels.

 Constraint Details:

     13.483ns physical path delay u_cg_fsm/SLICE_202 to u_cg_fsm/SLICE_156 exceeds
      (delay constraint based on source clock period of 62.500ns and destination clock period of 105.263ns)
      3.289ns delay constraint less
     10.393ns skew and
      0.570ns CE_SET requirement (totaling -7.674ns) by 21.157ns

 Physical Path Details:

      Data path u_cg_fsm/SLICE_202 to u_cg_fsm/SLICE_156:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.955     R7C13D.CLK to      R7C13D.Q1 u_cg_fsm/SLICE_202 (from w_div4_clk)
ROUTE         2     3.406      R7C13D.Q1 to     R10C11A.A1 u_cg_fsm/r_duration_cnt15_1
C1TOFCO_DE  ---     1.795     R10C11A.A1 to    R10C11A.FCO u_cg_fsm/SLICE_12
ROUTE         1     0.000    R10C11A.FCO to    R10C11B.FCI u_cg_fsm/w_duration_tmout_0_data_tmp[0]
FCITOFCO_D  ---     0.317    R10C11B.FCI to    R10C11B.FCO u_cg_fsm/SLICE_11
ROUTE         1     0.000    R10C11B.FCO to    R10C11C.FCI u_cg_fsm/w_duration_tmout_0_data_tmp[2]
FCITOF1_DE  ---     1.298    R10C11C.FCI to     R10C11C.F1 u_cg_fsm/SLICE_10
ROUTE         4     3.256     R10C11C.F1 to     R11C16B.D1 u_cg_fsm/w_duration_tmout_0_data_tmp_i[3]
CTOF_DEL    ---     0.923     R11C16B.D1 to     R11C16B.F1 u_cg_fsm/SLICE_156
ROUTE         1     1.533     R11C16B.F1 to     R11C16B.CE u_cg_fsm/r_anode_phase_RNO (to w_clk)
                  --------
                   13.483   (39.2% logic, 60.8% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_osc to u_cg_fsm/SLICE_202:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       132     8.811        OSC.OSC to     R2C14C.CLK w_clk
REG_DEL     ---     0.955     R2C14C.CLK to      R2C14C.Q0 SLICE_171
ROUTE        32     9.438      R2C14C.Q0 to     R7C13D.CLK w_div4_clk
                  --------
                   19.204   (5.0% logic, 95.0% route), 1 logic levels.

      Destination Clock Path internal_osc to u_cg_fsm/SLICE_156:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       132     8.811        OSC.OSC to    R11C16B.CLK w_clk
                  --------
                    8.811   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 21.144ns (weighted slack = -676.608ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_cg_fsm/r_sync_duration[1]  (from w_div4_clk +)
   Destination:    FF         Data in        u_cg_fsm/r_cathod_phase  (to w_clk +)

   Delay:              13.470ns  (39.3% logic, 60.7% route), 5 logic levels.

 Constraint Details:

     13.470ns physical path delay u_cg_fsm/SLICE_202 to u_cg_fsm/SLICE_158 exceeds
      (delay constraint based on source clock period of 62.500ns and destination clock period of 105.263ns)
      3.289ns delay constraint less
     10.393ns skew and
      0.570ns CE_SET requirement (totaling -7.674ns) by 21.144ns

 Physical Path Details:

      Data path u_cg_fsm/SLICE_202 to u_cg_fsm/SLICE_158:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.955     R7C13D.CLK to      R7C13D.Q1 u_cg_fsm/SLICE_202 (from w_div4_clk)
ROUTE         2     3.406      R7C13D.Q1 to     R10C11A.A1 u_cg_fsm/r_duration_cnt15_1
C1TOFCO_DE  ---     1.795     R10C11A.A1 to    R10C11A.FCO u_cg_fsm/SLICE_12
ROUTE         1     0.000    R10C11A.FCO to    R10C11B.FCI u_cg_fsm/w_duration_tmout_0_data_tmp[0]
FCITOFCO_D  ---     0.317    R10C11B.FCI to    R10C11B.FCO u_cg_fsm/SLICE_11
ROUTE         1     0.000    R10C11B.FCO to    R10C11C.FCI u_cg_fsm/w_duration_tmout_0_data_tmp[2]
FCITOF1_DE  ---     1.298    R10C11C.FCI to     R10C11C.F1 u_cg_fsm/SLICE_10
ROUTE         4     3.243     R10C11C.F1 to     R12C13A.D1 u_cg_fsm/w_duration_tmout_0_data_tmp_i[3]
CTOF_DEL    ---     0.923     R12C13A.D1 to     R12C13A.F1 u_cg_fsm/SLICE_250
ROUTE         1     1.533     R12C13A.F1 to     R12C13B.CE u_cg_fsm/r_cathod_phase_RNO (to w_clk)
                  --------
                   13.470   (39.3% logic, 60.7% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_osc to u_cg_fsm/SLICE_202:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       132     8.811        OSC.OSC to     R2C14C.CLK w_clk
REG_DEL     ---     0.955     R2C14C.CLK to      R2C14C.Q0 SLICE_171
ROUTE        32     9.438      R2C14C.Q0 to     R7C13D.CLK w_div4_clk
                  --------
                   19.204   (5.0% logic, 95.0% route), 1 logic levels.

      Destination Clock Path internal_osc to u_cg_fsm/SLICE_158:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       132     8.811        OSC.OSC to    R12C13B.CLK w_clk
                  --------
                    8.811   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 21.068ns (weighted slack = -674.176ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_cg_fsm/r_duration_cnt[1]  (from w_div4_clk +)
   Destination:    FF         Data in        u_cg_fsm/r_anode_phase  (to w_clk +)

   Delay:              13.394ns  (39.5% logic, 60.5% route), 5 logic levels.

 Constraint Details:

     13.394ns physical path delay u_cg_fsm/SLICE_24 to u_cg_fsm/SLICE_156 exceeds
      (delay constraint based on source clock period of 62.500ns and destination clock period of 105.263ns)
      3.289ns delay constraint less
     10.393ns skew and
      0.570ns CE_SET requirement (totaling -7.674ns) by 21.068ns

 Physical Path Details:

      Data path u_cg_fsm/SLICE_24 to u_cg_fsm/SLICE_156:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.955    R11C11B.CLK to     R11C11B.Q0 u_cg_fsm/SLICE_24 (from w_div4_clk)
ROUTE         3     3.317     R11C11B.Q0 to     R10C11A.B1 u_cg_fsm/r_duration_cnt[1]
C1TOFCO_DE  ---     1.795     R10C11A.B1 to    R10C11A.FCO u_cg_fsm/SLICE_12
ROUTE         1     0.000    R10C11A.FCO to    R10C11B.FCI u_cg_fsm/w_duration_tmout_0_data_tmp[0]
FCITOFCO_D  ---     0.317    R10C11B.FCI to    R10C11B.FCO u_cg_fsm/SLICE_11
ROUTE         1     0.000    R10C11B.FCO to    R10C11C.FCI u_cg_fsm/w_duration_tmout_0_data_tmp[2]
FCITOF1_DE  ---     1.298    R10C11C.FCI to     R10C11C.F1 u_cg_fsm/SLICE_10
ROUTE         4     3.256     R10C11C.F1 to     R11C16B.D1 u_cg_fsm/w_duration_tmout_0_data_tmp_i[3]
CTOF_DEL    ---     0.923     R11C16B.D1 to     R11C16B.F1 u_cg_fsm/SLICE_156
ROUTE         1     1.533     R11C16B.F1 to     R11C16B.CE u_cg_fsm/r_anode_phase_RNO (to w_clk)
                  --------
                   13.394   (39.5% logic, 60.5% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_osc to u_cg_fsm/SLICE_24:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       132     8.811        OSC.OSC to     R2C14C.CLK w_clk
REG_DEL     ---     0.955     R2C14C.CLK to      R2C14C.Q0 SLICE_171
ROUTE        32     9.438      R2C14C.Q0 to    R11C11B.CLK w_div4_clk
                  --------
                   19.204   (5.0% logic, 95.0% route), 1 logic levels.

      Destination Clock Path internal_osc to u_cg_fsm/SLICE_156:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       132     8.811        OSC.OSC to    R11C16B.CLK w_clk
                  --------
                    8.811   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 21.055ns (weighted slack = -673.760ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_cg_fsm/r_duration_cnt[1]  (from w_div4_clk +)
   Destination:    FF         Data in        u_cg_fsm/r_cathod_phase  (to w_clk +)

   Delay:              13.381ns  (39.5% logic, 60.5% route), 5 logic levels.

 Constraint Details:

     13.381ns physical path delay u_cg_fsm/SLICE_24 to u_cg_fsm/SLICE_158 exceeds
      (delay constraint based on source clock period of 62.500ns and destination clock period of 105.263ns)
      3.289ns delay constraint less
     10.393ns skew and
      0.570ns CE_SET requirement (totaling -7.674ns) by 21.055ns

 Physical Path Details:

      Data path u_cg_fsm/SLICE_24 to u_cg_fsm/SLICE_158:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.955    R11C11B.CLK to     R11C11B.Q0 u_cg_fsm/SLICE_24 (from w_div4_clk)
ROUTE         3     3.317     R11C11B.Q0 to     R10C11A.B1 u_cg_fsm/r_duration_cnt[1]
C1TOFCO_DE  ---     1.795     R10C11A.B1 to    R10C11A.FCO u_cg_fsm/SLICE_12
ROUTE         1     0.000    R10C11A.FCO to    R10C11B.FCI u_cg_fsm/w_duration_tmout_0_data_tmp[0]
FCITOFCO_D  ---     0.317    R10C11B.FCI to    R10C11B.FCO u_cg_fsm/SLICE_11
ROUTE         1     0.000    R10C11B.FCO to    R10C11C.FCI u_cg_fsm/w_duration_tmout_0_data_tmp[2]
FCITOF1_DE  ---     1.298    R10C11C.FCI to     R10C11C.F1 u_cg_fsm/SLICE_10
ROUTE         4     3.243     R10C11C.F1 to     R12C13A.D1 u_cg_fsm/w_duration_tmout_0_data_tmp_i[3]
CTOF_DEL    ---     0.923     R12C13A.D1 to     R12C13A.F1 u_cg_fsm/SLICE_250
ROUTE         1     1.533     R12C13A.F1 to     R12C13B.CE u_cg_fsm/r_cathod_phase_RNO (to w_clk)
                  --------
                   13.381   (39.5% logic, 60.5% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_osc to u_cg_fsm/SLICE_24:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       132     8.811        OSC.OSC to     R2C14C.CLK w_clk
REG_DEL     ---     0.955     R2C14C.CLK to      R2C14C.Q0 SLICE_171
ROUTE        32     9.438      R2C14C.Q0 to    R11C11B.CLK w_div4_clk
                  --------
                   19.204   (5.0% logic, 95.0% route), 1 logic levels.

      Destination Clock Path internal_osc to u_cg_fsm/SLICE_158:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       132     8.811        OSC.OSC to    R12C13B.CLK w_clk
                  --------
                    8.811   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 20.993ns (weighted slack = -671.776ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_cg_fsm/r_sync_duration[5]  (from w_div4_clk +)
   Destination:    FF         Data in        u_cg_fsm/r_anode_phase  (to w_clk +)

   Delay:              13.319ns  (37.3% logic, 62.7% route), 4 logic levels.

 Constraint Details:

     13.319ns physical path delay u_cg_fsm/SLICE_207 to u_cg_fsm/SLICE_156 exceeds
      (delay constraint based on source clock period of 62.500ns and destination clock period of 105.263ns)
      3.289ns delay constraint less
     10.393ns skew and
      0.570ns CE_SET requirement (totaling -7.674ns) by 20.993ns

 Physical Path Details:

      Data path u_cg_fsm/SLICE_207 to u_cg_fsm/SLICE_156:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.955     R6C12D.CLK to      R6C12D.Q1 u_cg_fsm/SLICE_207 (from w_div4_clk)
ROUTE         2     3.559      R6C12D.Q1 to     R10C11B.C1 u_cg_fsm/r_duration_cnt15_5
C1TOFCO_DE  ---     1.795     R10C11B.C1 to    R10C11B.FCO u_cg_fsm/SLICE_11
ROUTE         1     0.000    R10C11B.FCO to    R10C11C.FCI u_cg_fsm/w_duration_tmout_0_data_tmp[2]
FCITOF1_DE  ---     1.298    R10C11C.FCI to     R10C11C.F1 u_cg_fsm/SLICE_10
ROUTE         4     3.256     R10C11C.F1 to     R11C16B.D1 u_cg_fsm/w_duration_tmout_0_data_tmp_i[3]
CTOF_DEL    ---     0.923     R11C16B.D1 to     R11C16B.F1 u_cg_fsm/SLICE_156
ROUTE         1     1.533     R11C16B.F1 to     R11C16B.CE u_cg_fsm/r_anode_phase_RNO (to w_clk)
                  --------
                   13.319   (37.3% logic, 62.7% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_osc to u_cg_fsm/SLICE_207:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       132     8.811        OSC.OSC to     R2C14C.CLK w_clk
REG_DEL     ---     0.955     R2C14C.CLK to      R2C14C.Q0 SLICE_171
ROUTE        32     9.438      R2C14C.Q0 to     R6C12D.CLK w_div4_clk
                  --------
                   19.204   (5.0% logic, 95.0% route), 1 logic levels.

      Destination Clock Path internal_osc to u_cg_fsm/SLICE_156:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       132     8.811        OSC.OSC to    R11C16B.CLK w_clk
                  --------
                    8.811   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 20.980ns (weighted slack = -671.360ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_cg_fsm/r_sync_duration[5]  (from w_div4_clk +)
   Destination:    FF         Data in        u_cg_fsm/r_cathod_phase  (to w_clk +)

   Delay:              13.306ns  (37.4% logic, 62.6% route), 4 logic levels.

 Constraint Details:

     13.306ns physical path delay u_cg_fsm/SLICE_207 to u_cg_fsm/SLICE_158 exceeds
      (delay constraint based on source clock period of 62.500ns and destination clock period of 105.263ns)
      3.289ns delay constraint less
     10.393ns skew and
      0.570ns CE_SET requirement (totaling -7.674ns) by 20.980ns

 Physical Path Details:

      Data path u_cg_fsm/SLICE_207 to u_cg_fsm/SLICE_158:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.955     R6C12D.CLK to      R6C12D.Q1 u_cg_fsm/SLICE_207 (from w_div4_clk)
ROUTE         2     3.559      R6C12D.Q1 to     R10C11B.C1 u_cg_fsm/r_duration_cnt15_5
C1TOFCO_DE  ---     1.795     R10C11B.C1 to    R10C11B.FCO u_cg_fsm/SLICE_11
ROUTE         1     0.000    R10C11B.FCO to    R10C11C.FCI u_cg_fsm/w_duration_tmout_0_data_tmp[2]
FCITOF1_DE  ---     1.298    R10C11C.FCI to     R10C11C.F1 u_cg_fsm/SLICE_10
ROUTE         4     3.243     R10C11C.F1 to     R12C13A.D1 u_cg_fsm/w_duration_tmout_0_data_tmp_i[3]
CTOF_DEL    ---     0.923     R12C13A.D1 to     R12C13A.F1 u_cg_fsm/SLICE_250
ROUTE         1     1.533     R12C13A.F1 to     R12C13B.CE u_cg_fsm/r_cathod_phase_RNO (to w_clk)
                  --------
                   13.306   (37.4% logic, 62.6% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_osc to u_cg_fsm/SLICE_207:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       132     8.811        OSC.OSC to     R2C14C.CLK w_clk
REG_DEL     ---     0.955     R2C14C.CLK to      R2C14C.Q0 SLICE_171
ROUTE        32     9.438      R2C14C.Q0 to     R6C12D.CLK w_div4_clk
                  --------
                   19.204   (5.0% logic, 95.0% route), 1 logic levels.

      Destination Clock Path internal_osc to u_cg_fsm/SLICE_158:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       132     8.811        OSC.OSC to    R12C13B.CLK w_clk
                  --------
                    8.811   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 20.751ns (weighted slack = -664.032ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_cg_fsm/r_duration_cnt[4]  (from w_div4_clk +)
   Destination:    FF         Data in        u_cg_fsm/r_anode_phase  (to w_clk +)

   Delay:              13.077ns  (38.0% logic, 62.0% route), 4 logic levels.

 Constraint Details:

     13.077ns physical path delay u_cg_fsm/SLICE_23 to u_cg_fsm/SLICE_156 exceeds
      (delay constraint based on source clock period of 62.500ns and destination clock period of 105.263ns)
      3.289ns delay constraint less
     10.393ns skew and
      0.570ns CE_SET requirement (totaling -7.674ns) by 20.751ns

 Physical Path Details:

      Data path u_cg_fsm/SLICE_23 to u_cg_fsm/SLICE_156:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.955    R11C11C.CLK to     R11C11C.Q1 u_cg_fsm/SLICE_23 (from w_div4_clk)
ROUTE         3     3.317     R11C11C.Q1 to     R10C11B.B1 u_cg_fsm/r_duration_cnt[4]
C1TOFCO_DE  ---     1.795     R10C11B.B1 to    R10C11B.FCO u_cg_fsm/SLICE_11
ROUTE         1     0.000    R10C11B.FCO to    R10C11C.FCI u_cg_fsm/w_duration_tmout_0_data_tmp[2]
FCITOF1_DE  ---     1.298    R10C11C.FCI to     R10C11C.F1 u_cg_fsm/SLICE_10
ROUTE         4     3.256     R10C11C.F1 to     R11C16B.D1 u_cg_fsm/w_duration_tmout_0_data_tmp_i[3]
CTOF_DEL    ---     0.923     R11C16B.D1 to     R11C16B.F1 u_cg_fsm/SLICE_156
ROUTE         1     1.533     R11C16B.F1 to     R11C16B.CE u_cg_fsm/r_anode_phase_RNO (to w_clk)
                  --------
                   13.077   (38.0% logic, 62.0% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_osc to u_cg_fsm/SLICE_23:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       132     8.811        OSC.OSC to     R2C14C.CLK w_clk
REG_DEL     ---     0.955     R2C14C.CLK to      R2C14C.Q0 SLICE_171
ROUTE        32     9.438      R2C14C.Q0 to    R11C11C.CLK w_div4_clk
                  --------
                   19.204   (5.0% logic, 95.0% route), 1 logic levels.

      Destination Clock Path internal_osc to u_cg_fsm/SLICE_156:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       132     8.811        OSC.OSC to    R11C16B.CLK w_clk
                  --------
                    8.811   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 20.748ns (weighted slack = -663.936ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_cg_fsm/r_sync_duration[4]  (from w_div4_clk +)
   Destination:    FF         Data in        u_cg_fsm/r_anode_phase  (to w_clk +)

   Delay:              13.074ns  (38.0% logic, 62.0% route), 4 logic levels.

 Constraint Details:

     13.074ns physical path delay u_cg_fsm/SLICE_207 to u_cg_fsm/SLICE_156 exceeds
      (delay constraint based on source clock period of 62.500ns and destination clock period of 105.263ns)
      3.289ns delay constraint less
     10.393ns skew and
      0.570ns CE_SET requirement (totaling -7.674ns) by 20.748ns

 Physical Path Details:

      Data path u_cg_fsm/SLICE_207 to u_cg_fsm/SLICE_156:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.955     R6C12D.CLK to      R6C12D.Q0 u_cg_fsm/SLICE_207 (from w_div4_clk)
ROUTE         2     3.314      R6C12D.Q0 to     R10C11B.D1 u_cg_fsm/r_duration_cnt15_4
C1TOFCO_DE  ---     1.795     R10C11B.D1 to    R10C11B.FCO u_cg_fsm/SLICE_11
ROUTE         1     0.000    R10C11B.FCO to    R10C11C.FCI u_cg_fsm/w_duration_tmout_0_data_tmp[2]
FCITOF1_DE  ---     1.298    R10C11C.FCI to     R10C11C.F1 u_cg_fsm/SLICE_10
ROUTE         4     3.256     R10C11C.F1 to     R11C16B.D1 u_cg_fsm/w_duration_tmout_0_data_tmp_i[3]
CTOF_DEL    ---     0.923     R11C16B.D1 to     R11C16B.F1 u_cg_fsm/SLICE_156
ROUTE         1     1.533     R11C16B.F1 to     R11C16B.CE u_cg_fsm/r_anode_phase_RNO (to w_clk)
                  --------
                   13.074   (38.0% logic, 62.0% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_osc to u_cg_fsm/SLICE_207:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       132     8.811        OSC.OSC to     R2C14C.CLK w_clk
REG_DEL     ---     0.955     R2C14C.CLK to      R2C14C.Q0 SLICE_171
ROUTE        32     9.438      R2C14C.Q0 to     R6C12D.CLK w_div4_clk
                  --------
                   19.204   (5.0% logic, 95.0% route), 1 logic levels.

      Destination Clock Path internal_osc to u_cg_fsm/SLICE_156:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       132     8.811        OSC.OSC to    R11C16B.CLK w_clk
                  --------
                    8.811   (0.0% logic, 100.0% route), 0 logic levels.

Warning:   1.271MHz is the maximum frequency for this preference.


================================================================================
<A name="par_twr_pref_0_1"></A>Preference: FREQUENCY NET "sw1_az" 0.100000 MHz ;
            502 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 9977.347ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              sw1_counter[4]  (from sw1_az +)
   Destination:    FF         Data in        sw1_counter[7]  (to sw1_az +)

   Delay:              22.221ns  (41.8% logic, 58.2% route), 9 logic levels.

 Constraint Details:

     22.221ns physical path delay SLICE_42 to SLICE_41 meets
    10000.000ns delay constraint less
      0.000ns skew and
      0.432ns DIN_SET requirement (totaling 9999.568ns) by 9977.347ns

 Physical Path Details:

      Data path SLICE_42 to SLICE_41:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.955     R7C12D.CLK to      R7C12D.Q0 SLICE_42 (from sw1_az)
ROUTE         8     4.228      R7C12D.Q0 to      R7C14C.B1 sw1_counter[4]
C1TOFCO_DE  ---     1.795      R7C14C.B1 to     R7C14C.FCO SLICE_38
ROUTE         1     0.000     R7C14C.FCO to     R7C14D.FCI sw1_counter33_cry_4
FCITOFCO_D  ---     0.317     R7C14D.FCI to     R7C14D.FCO SLICE_37
ROUTE         1     0.000     R7C14D.FCO to     R7C15A.FCI sw1_counter33_cry_6
FCITOF1_DE  ---     1.298     R7C15A.FCI to      R7C15A.F1 SLICE_36
ROUTE         2     4.116      R7C15A.F1 to     R10C12C.B1 sw1_counter33
CTOF_DEL    ---     0.923     R10C12C.B1 to     R10C12C.F1 u_cg_fsm/SLICE_240
ROUTE         8     4.593     R10C12C.F1 to      R7C12B.C0 un1_r_ack_mode_transition
C0TOFCO_DE  ---     2.064      R7C12B.C0 to     R7C12B.FCO SLICE_44
ROUTE         1     0.000     R7C12B.FCO to     R7C12C.FCI sw1_counter_cry[1]
FCITOFCO_D  ---     0.317     R7C12C.FCI to     R7C12C.FCO SLICE_43
ROUTE         1     0.000     R7C12C.FCO to     R7C12D.FCI sw1_counter_cry[3]
FCITOFCO_D  ---     0.317     R7C12D.FCI to     R7C12D.FCO SLICE_42
ROUTE         1     0.000     R7C12D.FCO to     R7C13A.FCI sw1_counter_cry[5]
FCITOF1_DE  ---     1.298     R7C13A.FCI to      R7C13A.F1 SLICE_41
ROUTE         1     0.000      R7C13A.F1 to     R7C13A.DI1 sw1_counter_s[7] (to sw1_az)
                  --------
                   22.221   (41.8% logic, 58.2% route), 9 logic levels.

 Clock Skew Details: 

      Source Clock Path sw1_a to SLICE_42:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         7     4.453       20.PADDI to     R7C12D.CLK sw1_az
                  --------
                    4.453   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path sw1_a to SLICE_41:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         7     4.453       20.PADDI to     R7C13A.CLK sw1_az
                  --------
                    4.453   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 9977.464ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              sw1_counter[4]  (from sw1_az +)
   Destination:    FF         Data in        sw1_counter[6]  (to sw1_az +)

   Delay:              22.104ns  (41.5% logic, 58.5% route), 9 logic levels.

 Constraint Details:

     22.104ns physical path delay SLICE_42 to SLICE_41 meets
    10000.000ns delay constraint less
      0.000ns skew and
      0.432ns DIN_SET requirement (totaling 9999.568ns) by 9977.464ns

 Physical Path Details:

      Data path SLICE_42 to SLICE_41:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.955     R7C12D.CLK to      R7C12D.Q0 SLICE_42 (from sw1_az)
ROUTE         8     4.228      R7C12D.Q0 to      R7C14C.B1 sw1_counter[4]
C1TOFCO_DE  ---     1.795      R7C14C.B1 to     R7C14C.FCO SLICE_38
ROUTE         1     0.000     R7C14C.FCO to     R7C14D.FCI sw1_counter33_cry_4
FCITOFCO_D  ---     0.317     R7C14D.FCI to     R7C14D.FCO SLICE_37
ROUTE         1     0.000     R7C14D.FCO to     R7C15A.FCI sw1_counter33_cry_6
FCITOF1_DE  ---     1.298     R7C15A.FCI to      R7C15A.F1 SLICE_36
ROUTE         2     4.116      R7C15A.F1 to     R10C12C.B1 sw1_counter33
CTOF_DEL    ---     0.923     R10C12C.B1 to     R10C12C.F1 u_cg_fsm/SLICE_240
ROUTE         8     4.593     R10C12C.F1 to      R7C12B.C0 un1_r_ack_mode_transition
C0TOFCO_DE  ---     2.064      R7C12B.C0 to     R7C12B.FCO SLICE_44
ROUTE         1     0.000     R7C12B.FCO to     R7C12C.FCI sw1_counter_cry[1]
FCITOFCO_D  ---     0.317     R7C12C.FCI to     R7C12C.FCO SLICE_43
ROUTE         1     0.000     R7C12C.FCO to     R7C12D.FCI sw1_counter_cry[3]
FCITOFCO_D  ---     0.317     R7C12D.FCI to     R7C12D.FCO SLICE_42
ROUTE         1     0.000     R7C12D.FCO to     R7C13A.FCI sw1_counter_cry[5]
FCITOF0_DE  ---     1.181     R7C13A.FCI to      R7C13A.F0 SLICE_41
ROUTE         1     0.000      R7C13A.F0 to     R7C13A.DI0 sw1_counter_s[6] (to sw1_az)
                  --------
                   22.104   (41.5% logic, 58.5% route), 9 logic levels.

 Clock Skew Details: 

      Source Clock Path sw1_a to SLICE_42:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         7     4.453       20.PADDI to     R7C12D.CLK sw1_az
                  --------
                    4.453   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path sw1_a to SLICE_41:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         7     4.453       20.PADDI to     R7C13A.CLK sw1_az
                  --------
                    4.453   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 9977.616ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              sw1_counter[4]  (from sw1_az +)
   Destination:    FF         Data in        sw1_counter[7]  (to sw1_az +)

   Delay:              21.952ns  (41.1% logic, 58.9% route), 9 logic levels.

 Constraint Details:

     21.952ns physical path delay SLICE_42 to SLICE_41 meets
    10000.000ns delay constraint less
      0.000ns skew and
      0.432ns DIN_SET requirement (totaling 9999.568ns) by 9977.616ns

 Physical Path Details:

      Data path SLICE_42 to SLICE_41:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.955     R7C12D.CLK to      R7C12D.Q0 SLICE_42 (from sw1_az)
ROUTE         8     4.228      R7C12D.Q0 to      R7C14C.B1 sw1_counter[4]
C1TOFCO_DE  ---     1.795      R7C14C.B1 to     R7C14C.FCO SLICE_38
ROUTE         1     0.000     R7C14C.FCO to     R7C14D.FCI sw1_counter33_cry_4
FCITOFCO_D  ---     0.317     R7C14D.FCI to     R7C14D.FCO SLICE_37
ROUTE         1     0.000     R7C14D.FCO to     R7C15A.FCI sw1_counter33_cry_6
FCITOF1_DE  ---     1.298     R7C15A.FCI to      R7C15A.F1 SLICE_36
ROUTE         2     4.116      R7C15A.F1 to     R10C12C.B1 sw1_counter33
CTOF_DEL    ---     0.923     R10C12C.B1 to     R10C12C.F1 u_cg_fsm/SLICE_240
ROUTE         8     4.593     R10C12C.F1 to      R7C12B.C1 un1_r_ack_mode_transition
C1TOFCO_DE  ---     1.795      R7C12B.C1 to     R7C12B.FCO SLICE_44
ROUTE         1     0.000     R7C12B.FCO to     R7C12C.FCI sw1_counter_cry[1]
FCITOFCO_D  ---     0.317     R7C12C.FCI to     R7C12C.FCO SLICE_43
ROUTE         1     0.000     R7C12C.FCO to     R7C12D.FCI sw1_counter_cry[3]
FCITOFCO_D  ---     0.317     R7C12D.FCI to     R7C12D.FCO SLICE_42
ROUTE         1     0.000     R7C12D.FCO to     R7C13A.FCI sw1_counter_cry[5]
FCITOF1_DE  ---     1.298     R7C13A.FCI to      R7C13A.F1 SLICE_41
ROUTE         1     0.000      R7C13A.F1 to     R7C13A.DI1 sw1_counter_s[7] (to sw1_az)
                  --------
                   21.952   (41.1% logic, 58.9% route), 9 logic levels.

 Clock Skew Details: 

      Source Clock Path sw1_a to SLICE_42:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         7     4.453       20.PADDI to     R7C12D.CLK sw1_az
                  --------
                    4.453   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path sw1_a to SLICE_41:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         7     4.453       20.PADDI to     R7C13A.CLK sw1_az
                  --------
                    4.453   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 9977.664ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              sw1_counter[4]  (from sw1_az +)
   Destination:    FF         Data in        sw1_counter[5]  (to sw1_az +)

   Delay:              21.904ns  (40.9% logic, 59.1% route), 8 logic levels.

 Constraint Details:

     21.904ns physical path delay SLICE_42 to SLICE_42 meets
    10000.000ns delay constraint less
      0.000ns skew and
      0.432ns DIN_SET requirement (totaling 9999.568ns) by 9977.664ns

 Physical Path Details:

      Data path SLICE_42 to SLICE_42:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.955     R7C12D.CLK to      R7C12D.Q0 SLICE_42 (from sw1_az)
ROUTE         8     4.228      R7C12D.Q0 to      R7C14C.B1 sw1_counter[4]
C1TOFCO_DE  ---     1.795      R7C14C.B1 to     R7C14C.FCO SLICE_38
ROUTE         1     0.000     R7C14C.FCO to     R7C14D.FCI sw1_counter33_cry_4
FCITOFCO_D  ---     0.317     R7C14D.FCI to     R7C14D.FCO SLICE_37
ROUTE         1     0.000     R7C14D.FCO to     R7C15A.FCI sw1_counter33_cry_6
FCITOF1_DE  ---     1.298     R7C15A.FCI to      R7C15A.F1 SLICE_36
ROUTE         2     4.116      R7C15A.F1 to     R10C12C.B1 sw1_counter33
CTOF_DEL    ---     0.923     R10C12C.B1 to     R10C12C.F1 u_cg_fsm/SLICE_240
ROUTE         8     4.593     R10C12C.F1 to      R7C12B.C0 un1_r_ack_mode_transition
C0TOFCO_DE  ---     2.064      R7C12B.C0 to     R7C12B.FCO SLICE_44
ROUTE         1     0.000     R7C12B.FCO to     R7C12C.FCI sw1_counter_cry[1]
FCITOFCO_D  ---     0.317     R7C12C.FCI to     R7C12C.FCO SLICE_43
ROUTE         1     0.000     R7C12C.FCO to     R7C12D.FCI sw1_counter_cry[3]
FCITOF1_DE  ---     1.298     R7C12D.FCI to      R7C12D.F1 SLICE_42
ROUTE         1     0.000      R7C12D.F1 to     R7C12D.DI1 sw1_counter_s[5] (to sw1_az)
                  --------
                   21.904   (40.9% logic, 59.1% route), 8 logic levels.

 Clock Skew Details: 

      Source Clock Path sw1_a to SLICE_42:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         7     4.453       20.PADDI to     R7C12D.CLK sw1_az
                  --------
                    4.453   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path sw1_a to SLICE_42:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         7     4.453       20.PADDI to     R7C12D.CLK sw1_az
                  --------
                    4.453   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 9977.733ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              sw1_counter[4]  (from sw1_az +)
   Destination:    FF         Data in        sw1_counter[6]  (to sw1_az +)

   Delay:              21.835ns  (40.8% logic, 59.2% route), 9 logic levels.

 Constraint Details:

     21.835ns physical path delay SLICE_42 to SLICE_41 meets
    10000.000ns delay constraint less
      0.000ns skew and
      0.432ns DIN_SET requirement (totaling 9999.568ns) by 9977.733ns

 Physical Path Details:

      Data path SLICE_42 to SLICE_41:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.955     R7C12D.CLK to      R7C12D.Q0 SLICE_42 (from sw1_az)
ROUTE         8     4.228      R7C12D.Q0 to      R7C14C.B1 sw1_counter[4]
C1TOFCO_DE  ---     1.795      R7C14C.B1 to     R7C14C.FCO SLICE_38
ROUTE         1     0.000     R7C14C.FCO to     R7C14D.FCI sw1_counter33_cry_4
FCITOFCO_D  ---     0.317     R7C14D.FCI to     R7C14D.FCO SLICE_37
ROUTE         1     0.000     R7C14D.FCO to     R7C15A.FCI sw1_counter33_cry_6
FCITOF1_DE  ---     1.298     R7C15A.FCI to      R7C15A.F1 SLICE_36
ROUTE         2     4.116      R7C15A.F1 to     R10C12C.B1 sw1_counter33
CTOF_DEL    ---     0.923     R10C12C.B1 to     R10C12C.F1 u_cg_fsm/SLICE_240
ROUTE         8     4.593     R10C12C.F1 to      R7C12B.C1 un1_r_ack_mode_transition
C1TOFCO_DE  ---     1.795      R7C12B.C1 to     R7C12B.FCO SLICE_44
ROUTE         1     0.000     R7C12B.FCO to     R7C12C.FCI sw1_counter_cry[1]
FCITOFCO_D  ---     0.317     R7C12C.FCI to     R7C12C.FCO SLICE_43
ROUTE         1     0.000     R7C12C.FCO to     R7C12D.FCI sw1_counter_cry[3]
FCITOFCO_D  ---     0.317     R7C12D.FCI to     R7C12D.FCO SLICE_42
ROUTE         1     0.000     R7C12D.FCO to     R7C13A.FCI sw1_counter_cry[5]
FCITOF0_DE  ---     1.181     R7C13A.FCI to      R7C13A.F0 SLICE_41
ROUTE         1     0.000      R7C13A.F0 to     R7C13A.DI0 sw1_counter_s[6] (to sw1_az)
                  --------
                   21.835   (40.8% logic, 59.2% route), 9 logic levels.

 Clock Skew Details: 

      Source Clock Path sw1_a to SLICE_42:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         7     4.453       20.PADDI to     R7C12D.CLK sw1_az
                  --------
                    4.453   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path sw1_a to SLICE_41:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         7     4.453       20.PADDI to     R7C13A.CLK sw1_az
                  --------
                    4.453   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 9977.781ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              sw1_counter[4]  (from sw1_az +)
   Destination:    FF         Data in        sw1_counter[4]  (to sw1_az +)

   Delay:              21.787ns  (40.6% logic, 59.4% route), 8 logic levels.

 Constraint Details:

     21.787ns physical path delay SLICE_42 to SLICE_42 meets
    10000.000ns delay constraint less
      0.000ns skew and
      0.432ns DIN_SET requirement (totaling 9999.568ns) by 9977.781ns

 Physical Path Details:

      Data path SLICE_42 to SLICE_42:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.955     R7C12D.CLK to      R7C12D.Q0 SLICE_42 (from sw1_az)
ROUTE         8     4.228      R7C12D.Q0 to      R7C14C.B1 sw1_counter[4]
C1TOFCO_DE  ---     1.795      R7C14C.B1 to     R7C14C.FCO SLICE_38
ROUTE         1     0.000     R7C14C.FCO to     R7C14D.FCI sw1_counter33_cry_4
FCITOFCO_D  ---     0.317     R7C14D.FCI to     R7C14D.FCO SLICE_37
ROUTE         1     0.000     R7C14D.FCO to     R7C15A.FCI sw1_counter33_cry_6
FCITOF1_DE  ---     1.298     R7C15A.FCI to      R7C15A.F1 SLICE_36
ROUTE         2     4.116      R7C15A.F1 to     R10C12C.B1 sw1_counter33
CTOF_DEL    ---     0.923     R10C12C.B1 to     R10C12C.F1 u_cg_fsm/SLICE_240
ROUTE         8     4.593     R10C12C.F1 to      R7C12B.C0 un1_r_ack_mode_transition
C0TOFCO_DE  ---     2.064      R7C12B.C0 to     R7C12B.FCO SLICE_44
ROUTE         1     0.000     R7C12B.FCO to     R7C12C.FCI sw1_counter_cry[1]
FCITOFCO_D  ---     0.317     R7C12C.FCI to     R7C12C.FCO SLICE_43
ROUTE         1     0.000     R7C12C.FCO to     R7C12D.FCI sw1_counter_cry[3]
FCITOF0_DE  ---     1.181     R7C12D.FCI to      R7C12D.F0 SLICE_42
ROUTE         1     0.000      R7C12D.F0 to     R7C12D.DI0 sw1_counter_s[4] (to sw1_az)
                  --------
                   21.787   (40.6% logic, 59.4% route), 8 logic levels.

 Clock Skew Details: 

      Source Clock Path sw1_a to SLICE_42:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         7     4.453       20.PADDI to     R7C12D.CLK sw1_az
                  --------
                    4.453   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path sw1_a to SLICE_42:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         7     4.453       20.PADDI to     R7C12D.CLK sw1_az
                  --------
                    4.453   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 9977.933ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              sw1_counter[4]  (from sw1_az +)
   Destination:    FF         Data in        sw1_counter[5]  (to sw1_az +)

   Delay:              21.635ns  (40.2% logic, 59.8% route), 8 logic levels.

 Constraint Details:

     21.635ns physical path delay SLICE_42 to SLICE_42 meets
    10000.000ns delay constraint less
      0.000ns skew and
      0.432ns DIN_SET requirement (totaling 9999.568ns) by 9977.933ns

 Physical Path Details:

      Data path SLICE_42 to SLICE_42:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.955     R7C12D.CLK to      R7C12D.Q0 SLICE_42 (from sw1_az)
ROUTE         8     4.228      R7C12D.Q0 to      R7C14C.B1 sw1_counter[4]
C1TOFCO_DE  ---     1.795      R7C14C.B1 to     R7C14C.FCO SLICE_38
ROUTE         1     0.000     R7C14C.FCO to     R7C14D.FCI sw1_counter33_cry_4
FCITOFCO_D  ---     0.317     R7C14D.FCI to     R7C14D.FCO SLICE_37
ROUTE         1     0.000     R7C14D.FCO to     R7C15A.FCI sw1_counter33_cry_6
FCITOF1_DE  ---     1.298     R7C15A.FCI to      R7C15A.F1 SLICE_36
ROUTE         2     4.116      R7C15A.F1 to     R10C12C.B1 sw1_counter33
CTOF_DEL    ---     0.923     R10C12C.B1 to     R10C12C.F1 u_cg_fsm/SLICE_240
ROUTE         8     4.593     R10C12C.F1 to      R7C12B.C1 un1_r_ack_mode_transition
C1TOFCO_DE  ---     1.795      R7C12B.C1 to     R7C12B.FCO SLICE_44
ROUTE         1     0.000     R7C12B.FCO to     R7C12C.FCI sw1_counter_cry[1]
FCITOFCO_D  ---     0.317     R7C12C.FCI to     R7C12C.FCO SLICE_43
ROUTE         1     0.000     R7C12C.FCO to     R7C12D.FCI sw1_counter_cry[3]
FCITOF1_DE  ---     1.298     R7C12D.FCI to      R7C12D.F1 SLICE_42
ROUTE         1     0.000      R7C12D.F1 to     R7C12D.DI1 sw1_counter_s[5] (to sw1_az)
                  --------
                   21.635   (40.2% logic, 59.8% route), 8 logic levels.

 Clock Skew Details: 

      Source Clock Path sw1_a to SLICE_42:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         7     4.453       20.PADDI to     R7C12D.CLK sw1_az
                  --------
                    4.453   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path sw1_a to SLICE_42:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         7     4.453       20.PADDI to     R7C12D.CLK sw1_az
                  --------
                    4.453   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 9977.981ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              sw1_counter[4]  (from sw1_az +)
   Destination:    FF         Data in        sw1_counter[3]  (to sw1_az +)

   Delay:              21.587ns  (40.1% logic, 59.9% route), 7 logic levels.

 Constraint Details:

     21.587ns physical path delay SLICE_42 to SLICE_43 meets
    10000.000ns delay constraint less
      0.000ns skew and
      0.432ns DIN_SET requirement (totaling 9999.568ns) by 9977.981ns

 Physical Path Details:

      Data path SLICE_42 to SLICE_43:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.955     R7C12D.CLK to      R7C12D.Q0 SLICE_42 (from sw1_az)
ROUTE         8     4.228      R7C12D.Q0 to      R7C14C.B1 sw1_counter[4]
C1TOFCO_DE  ---     1.795      R7C14C.B1 to     R7C14C.FCO SLICE_38
ROUTE         1     0.000     R7C14C.FCO to     R7C14D.FCI sw1_counter33_cry_4
FCITOFCO_D  ---     0.317     R7C14D.FCI to     R7C14D.FCO SLICE_37
ROUTE         1     0.000     R7C14D.FCO to     R7C15A.FCI sw1_counter33_cry_6
FCITOF1_DE  ---     1.298     R7C15A.FCI to      R7C15A.F1 SLICE_36
ROUTE         2     4.116      R7C15A.F1 to     R10C12C.B1 sw1_counter33
CTOF_DEL    ---     0.923     R10C12C.B1 to     R10C12C.F1 u_cg_fsm/SLICE_240
ROUTE         8     4.593     R10C12C.F1 to      R7C12B.C0 un1_r_ack_mode_transition
C0TOFCO_DE  ---     2.064      R7C12B.C0 to     R7C12B.FCO SLICE_44
ROUTE         1     0.000     R7C12B.FCO to     R7C12C.FCI sw1_counter_cry[1]
FCITOF1_DE  ---     1.298     R7C12C.FCI to      R7C12C.F1 SLICE_43
ROUTE         1     0.000      R7C12C.F1 to     R7C12C.DI1 sw1_counter_s[3] (to sw1_az)
                  --------
                   21.587   (40.1% logic, 59.9% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path sw1_a to SLICE_42:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         7     4.453       20.PADDI to     R7C12D.CLK sw1_az
                  --------
                    4.453   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path sw1_a to SLICE_43:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         7     4.453       20.PADDI to     R7C12C.CLK sw1_az
                  --------
                    4.453   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 9978.050ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              sw1_counter[4]  (from sw1_az +)
   Destination:    FF         Data in        sw1_counter[4]  (to sw1_az +)

   Delay:              21.518ns  (39.9% logic, 60.1% route), 8 logic levels.

 Constraint Details:

     21.518ns physical path delay SLICE_42 to SLICE_42 meets
    10000.000ns delay constraint less
      0.000ns skew and
      0.432ns DIN_SET requirement (totaling 9999.568ns) by 9978.050ns

 Physical Path Details:

      Data path SLICE_42 to SLICE_42:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.955     R7C12D.CLK to      R7C12D.Q0 SLICE_42 (from sw1_az)
ROUTE         8     4.228      R7C12D.Q0 to      R7C14C.B1 sw1_counter[4]
C1TOFCO_DE  ---     1.795      R7C14C.B1 to     R7C14C.FCO SLICE_38
ROUTE         1     0.000     R7C14C.FCO to     R7C14D.FCI sw1_counter33_cry_4
FCITOFCO_D  ---     0.317     R7C14D.FCI to     R7C14D.FCO SLICE_37
ROUTE         1     0.000     R7C14D.FCO to     R7C15A.FCI sw1_counter33_cry_6
FCITOF1_DE  ---     1.298     R7C15A.FCI to      R7C15A.F1 SLICE_36
ROUTE         2     4.116      R7C15A.F1 to     R10C12C.B1 sw1_counter33
CTOF_DEL    ---     0.923     R10C12C.B1 to     R10C12C.F1 u_cg_fsm/SLICE_240
ROUTE         8     4.593     R10C12C.F1 to      R7C12B.C1 un1_r_ack_mode_transition
C1TOFCO_DE  ---     1.795      R7C12B.C1 to     R7C12B.FCO SLICE_44
ROUTE         1     0.000     R7C12B.FCO to     R7C12C.FCI sw1_counter_cry[1]
FCITOFCO_D  ---     0.317     R7C12C.FCI to     R7C12C.FCO SLICE_43
ROUTE         1     0.000     R7C12C.FCO to     R7C12D.FCI sw1_counter_cry[3]
FCITOF0_DE  ---     1.181     R7C12D.FCI to      R7C12D.F0 SLICE_42
ROUTE         1     0.000      R7C12D.F0 to     R7C12D.DI0 sw1_counter_s[4] (to sw1_az)
                  --------
                   21.518   (39.9% logic, 60.1% route), 8 logic levels.

 Clock Skew Details: 

      Source Clock Path sw1_a to SLICE_42:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         7     4.453       20.PADDI to     R7C12D.CLK sw1_az
                  --------
                    4.453   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path sw1_a to SLICE_42:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         7     4.453       20.PADDI to     R7C12D.CLK sw1_az
                  --------
                    4.453   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 9978.098ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              sw1_counter[4]  (from sw1_az +)
   Destination:    FF         Data in        sw1_counter[2]  (to sw1_az +)

   Delay:              21.470ns  (39.7% logic, 60.3% route), 7 logic levels.

 Constraint Details:

     21.470ns physical path delay SLICE_42 to SLICE_43 meets
    10000.000ns delay constraint less
      0.000ns skew and
      0.432ns DIN_SET requirement (totaling 9999.568ns) by 9978.098ns

 Physical Path Details:

      Data path SLICE_42 to SLICE_43:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.955     R7C12D.CLK to      R7C12D.Q0 SLICE_42 (from sw1_az)
ROUTE         8     4.228      R7C12D.Q0 to      R7C14C.B1 sw1_counter[4]
C1TOFCO_DE  ---     1.795      R7C14C.B1 to     R7C14C.FCO SLICE_38
ROUTE         1     0.000     R7C14C.FCO to     R7C14D.FCI sw1_counter33_cry_4
FCITOFCO_D  ---     0.317     R7C14D.FCI to     R7C14D.FCO SLICE_37
ROUTE         1     0.000     R7C14D.FCO to     R7C15A.FCI sw1_counter33_cry_6
FCITOF1_DE  ---     1.298     R7C15A.FCI to      R7C15A.F1 SLICE_36
ROUTE         2     4.116      R7C15A.F1 to     R10C12C.B1 sw1_counter33
CTOF_DEL    ---     0.923     R10C12C.B1 to     R10C12C.F1 u_cg_fsm/SLICE_240
ROUTE         8     4.593     R10C12C.F1 to      R7C12B.C0 un1_r_ack_mode_transition
C0TOFCO_DE  ---     2.064      R7C12B.C0 to     R7C12B.FCO SLICE_44
ROUTE         1     0.000     R7C12B.FCO to     R7C12C.FCI sw1_counter_cry[1]
FCITOF0_DE  ---     1.181     R7C12C.FCI to      R7C12C.F0 SLICE_43
ROUTE         1     0.000      R7C12C.F0 to     R7C12C.DI0 sw1_counter_s[2] (to sw1_az)
                  --------
                   21.470   (39.7% logic, 60.3% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path sw1_a to SLICE_42:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         7     4.453       20.PADDI to     R7C12D.CLK sw1_az
                  --------
                    4.453   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path sw1_a to SLICE_43:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         7     4.453       20.PADDI to     R7C12C.CLK sw1_az
                  --------
                    4.453   (0.0% logic, 100.0% route), 0 logic levels.

Report:   44.144MHz is the maximum frequency for this preference.


================================================================================
<A name="par_twr_pref_0_2"></A>Preference: FREQUENCY NET "sw2_az" 0.100000 MHz ;
            308 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 9980.447ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              sw2_counter[1]  (from sw2_az +)
   Destination:    FF         Data in        sw2_counter[7]  (to sw2_az +)

   Delay:              19.121ns  (37.2% logic, 62.8% route), 8 logic levels.

 Constraint Details:

     19.121ns physical path delay SLICE_49 to SLICE_46 meets
    10000.000ns delay constraint less
      0.000ns skew and
      0.432ns DIN_SET requirement (totaling 9999.568ns) by 9980.447ns

 Physical Path Details:

      Data path SLICE_49 to SLICE_46:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.955     R4C13B.CLK to      R4C13B.Q1 SLICE_49 (from sw2_az)
ROUTE        16     7.548      R4C13B.Q1 to      R6C14C.A0 sw2_counter[1]
CTOF_DEL    ---     0.923      R6C14C.A0 to      R6C14C.F0 SLICE_197
ROUTE        18     1.203      R6C14C.F0 to      R6C14C.C1 sw2_counter26
CTOF_DEL    ---     0.923      R6C14C.C1 to      R6C14C.F1 SLICE_197
ROUTE         1     3.256      R6C14C.F1 to      R4C13A.A0 N_9_i
C0TOFCO_DE  ---     2.064      R4C13A.A0 to     R4C13A.FCO SLICE_0
ROUTE         1     0.000     R4C13A.FCO to     R4C13B.FCI sw2_counter
FCITOFCO_D  ---     0.317     R4C13B.FCI to     R4C13B.FCO SLICE_49
ROUTE         1     0.000     R4C13B.FCO to     R4C13C.FCI sw2_counter_cry[1]
FCITOFCO_D  ---     0.317     R4C13C.FCI to     R4C13C.FCO SLICE_48
ROUTE         1     0.000     R4C13C.FCO to     R4C13D.FCI sw2_counter_cry[3]
FCITOFCO_D  ---     0.317     R4C13D.FCI to     R4C13D.FCO SLICE_47
ROUTE         1     0.000     R4C13D.FCO to     R4C14A.FCI sw2_counter_cry[5]
FCITOF1_DE  ---     1.298     R4C14A.FCI to      R4C14A.F1 SLICE_46
ROUTE         1     0.000      R4C14A.F1 to     R4C14A.DI1 sw2_counter_s[7] (to sw2_az)
                  --------
                   19.121   (37.2% logic, 62.8% route), 8 logic levels.

 Clock Skew Details: 

      Source Clock Path sw2_a to SLICE_49:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         4     4.587        8.PADDI to     R4C13B.CLK sw2_az
                  --------
                    4.587   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path sw2_a to SLICE_46:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         4     4.587        8.PADDI to     R4C14A.CLK sw2_az
                  --------
                    4.587   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 9980.564ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              sw2_counter[1]  (from sw2_az +)
   Destination:    FF         Data in        sw2_counter[6]  (to sw2_az +)

   Delay:              19.004ns  (36.8% logic, 63.2% route), 8 logic levels.

 Constraint Details:

     19.004ns physical path delay SLICE_49 to SLICE_46 meets
    10000.000ns delay constraint less
      0.000ns skew and
      0.432ns DIN_SET requirement (totaling 9999.568ns) by 9980.564ns

 Physical Path Details:

      Data path SLICE_49 to SLICE_46:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.955     R4C13B.CLK to      R4C13B.Q1 SLICE_49 (from sw2_az)
ROUTE        16     7.548      R4C13B.Q1 to      R6C14C.A0 sw2_counter[1]
CTOF_DEL    ---     0.923      R6C14C.A0 to      R6C14C.F0 SLICE_197
ROUTE        18     1.203      R6C14C.F0 to      R6C14C.C1 sw2_counter26
CTOF_DEL    ---     0.923      R6C14C.C1 to      R6C14C.F1 SLICE_197
ROUTE         1     3.256      R6C14C.F1 to      R4C13A.A0 N_9_i
C0TOFCO_DE  ---     2.064      R4C13A.A0 to     R4C13A.FCO SLICE_0
ROUTE         1     0.000     R4C13A.FCO to     R4C13B.FCI sw2_counter
FCITOFCO_D  ---     0.317     R4C13B.FCI to     R4C13B.FCO SLICE_49
ROUTE         1     0.000     R4C13B.FCO to     R4C13C.FCI sw2_counter_cry[1]
FCITOFCO_D  ---     0.317     R4C13C.FCI to     R4C13C.FCO SLICE_48
ROUTE         1     0.000     R4C13C.FCO to     R4C13D.FCI sw2_counter_cry[3]
FCITOFCO_D  ---     0.317     R4C13D.FCI to     R4C13D.FCO SLICE_47
ROUTE         1     0.000     R4C13D.FCO to     R4C14A.FCI sw2_counter_cry[5]
FCITOF0_DE  ---     1.181     R4C14A.FCI to      R4C14A.F0 SLICE_46
ROUTE         1     0.000      R4C14A.F0 to     R4C14A.DI0 sw2_counter_s[6] (to sw2_az)
                  --------
                   19.004   (36.8% logic, 63.2% route), 8 logic levels.

 Clock Skew Details: 

      Source Clock Path sw2_a to SLICE_49:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         4     4.587        8.PADDI to     R4C13B.CLK sw2_az
                  --------
                    4.587   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path sw2_a to SLICE_46:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         4     4.587        8.PADDI to     R4C14A.CLK sw2_az
                  --------
                    4.587   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 9980.764ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              sw2_counter[1]  (from sw2_az +)
   Destination:    FF         Data in        sw2_counter[5]  (to sw2_az +)

   Delay:              18.804ns  (36.1% logic, 63.9% route), 7 logic levels.

 Constraint Details:

     18.804ns physical path delay SLICE_49 to SLICE_47 meets
    10000.000ns delay constraint less
      0.000ns skew and
      0.432ns DIN_SET requirement (totaling 9999.568ns) by 9980.764ns

 Physical Path Details:

      Data path SLICE_49 to SLICE_47:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.955     R4C13B.CLK to      R4C13B.Q1 SLICE_49 (from sw2_az)
ROUTE        16     7.548      R4C13B.Q1 to      R6C14C.A0 sw2_counter[1]
CTOF_DEL    ---     0.923      R6C14C.A0 to      R6C14C.F0 SLICE_197
ROUTE        18     1.203      R6C14C.F0 to      R6C14C.C1 sw2_counter26
CTOF_DEL    ---     0.923      R6C14C.C1 to      R6C14C.F1 SLICE_197
ROUTE         1     3.256      R6C14C.F1 to      R4C13A.A0 N_9_i
C0TOFCO_DE  ---     2.064      R4C13A.A0 to     R4C13A.FCO SLICE_0
ROUTE         1     0.000     R4C13A.FCO to     R4C13B.FCI sw2_counter
FCITOFCO_D  ---     0.317     R4C13B.FCI to     R4C13B.FCO SLICE_49
ROUTE         1     0.000     R4C13B.FCO to     R4C13C.FCI sw2_counter_cry[1]
FCITOFCO_D  ---     0.317     R4C13C.FCI to     R4C13C.FCO SLICE_48
ROUTE         1     0.000     R4C13C.FCO to     R4C13D.FCI sw2_counter_cry[3]
FCITOF1_DE  ---     1.298     R4C13D.FCI to      R4C13D.F1 SLICE_47
ROUTE         1     0.000      R4C13D.F1 to     R4C13D.DI1 sw2_counter_s[5] (to sw2_az)
                  --------
                   18.804   (36.1% logic, 63.9% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path sw2_a to SLICE_49:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         4     4.587        8.PADDI to     R4C13B.CLK sw2_az
                  --------
                    4.587   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path sw2_a to SLICE_47:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         4     4.587        8.PADDI to     R4C13D.CLK sw2_az
                  --------
                    4.587   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 9980.881ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              sw2_counter[1]  (from sw2_az +)
   Destination:    FF         Data in        sw2_counter[4]  (to sw2_az +)

   Delay:              18.687ns  (35.7% logic, 64.3% route), 7 logic levels.

 Constraint Details:

     18.687ns physical path delay SLICE_49 to SLICE_47 meets
    10000.000ns delay constraint less
      0.000ns skew and
      0.432ns DIN_SET requirement (totaling 9999.568ns) by 9980.881ns

 Physical Path Details:

      Data path SLICE_49 to SLICE_47:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.955     R4C13B.CLK to      R4C13B.Q1 SLICE_49 (from sw2_az)
ROUTE        16     7.548      R4C13B.Q1 to      R6C14C.A0 sw2_counter[1]
CTOF_DEL    ---     0.923      R6C14C.A0 to      R6C14C.F0 SLICE_197
ROUTE        18     1.203      R6C14C.F0 to      R6C14C.C1 sw2_counter26
CTOF_DEL    ---     0.923      R6C14C.C1 to      R6C14C.F1 SLICE_197
ROUTE         1     3.256      R6C14C.F1 to      R4C13A.A0 N_9_i
C0TOFCO_DE  ---     2.064      R4C13A.A0 to     R4C13A.FCO SLICE_0
ROUTE         1     0.000     R4C13A.FCO to     R4C13B.FCI sw2_counter
FCITOFCO_D  ---     0.317     R4C13B.FCI to     R4C13B.FCO SLICE_49
ROUTE         1     0.000     R4C13B.FCO to     R4C13C.FCI sw2_counter_cry[1]
FCITOFCO_D  ---     0.317     R4C13C.FCI to     R4C13C.FCO SLICE_48
ROUTE         1     0.000     R4C13C.FCO to     R4C13D.FCI sw2_counter_cry[3]
FCITOF0_DE  ---     1.181     R4C13D.FCI to      R4C13D.F0 SLICE_47
ROUTE         1     0.000      R4C13D.F0 to     R4C13D.DI0 sw2_counter_s[4] (to sw2_az)
                  --------
                   18.687   (35.7% logic, 64.3% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path sw2_a to SLICE_49:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         4     4.587        8.PADDI to     R4C13B.CLK sw2_az
                  --------
                    4.587   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path sw2_a to SLICE_47:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         4     4.587        8.PADDI to     R4C13D.CLK sw2_az
                  --------
                    4.587   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 9981.081ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              sw2_counter[1]  (from sw2_az +)
   Destination:    FF         Data in        sw2_counter[3]  (to sw2_az +)

   Delay:              18.487ns  (35.1% logic, 64.9% route), 6 logic levels.

 Constraint Details:

     18.487ns physical path delay SLICE_49 to SLICE_48 meets
    10000.000ns delay constraint less
      0.000ns skew and
      0.432ns DIN_SET requirement (totaling 9999.568ns) by 9981.081ns

 Physical Path Details:

      Data path SLICE_49 to SLICE_48:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.955     R4C13B.CLK to      R4C13B.Q1 SLICE_49 (from sw2_az)
ROUTE        16     7.548      R4C13B.Q1 to      R6C14C.A0 sw2_counter[1]
CTOF_DEL    ---     0.923      R6C14C.A0 to      R6C14C.F0 SLICE_197
ROUTE        18     1.203      R6C14C.F0 to      R6C14C.C1 sw2_counter26
CTOF_DEL    ---     0.923      R6C14C.C1 to      R6C14C.F1 SLICE_197
ROUTE         1     3.256      R6C14C.F1 to      R4C13A.A0 N_9_i
C0TOFCO_DE  ---     2.064      R4C13A.A0 to     R4C13A.FCO SLICE_0
ROUTE         1     0.000     R4C13A.FCO to     R4C13B.FCI sw2_counter
FCITOFCO_D  ---     0.317     R4C13B.FCI to     R4C13B.FCO SLICE_49
ROUTE         1     0.000     R4C13B.FCO to     R4C13C.FCI sw2_counter_cry[1]
FCITOF1_DE  ---     1.298     R4C13C.FCI to      R4C13C.F1 SLICE_48
ROUTE         1     0.000      R4C13C.F1 to     R4C13C.DI1 sw2_counter_s[3] (to sw2_az)
                  --------
                   18.487   (35.1% logic, 64.9% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path sw2_a to SLICE_49:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         4     4.587        8.PADDI to     R4C13B.CLK sw2_az
                  --------
                    4.587   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path sw2_a to SLICE_48:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         4     4.587        8.PADDI to     R4C13C.CLK sw2_az
                  --------
                    4.587   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 9981.198ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              sw2_counter[1]  (from sw2_az +)
   Destination:    FF         Data in        sw2_counter[2]  (to sw2_az +)

   Delay:              18.370ns  (34.6% logic, 65.4% route), 6 logic levels.

 Constraint Details:

     18.370ns physical path delay SLICE_49 to SLICE_48 meets
    10000.000ns delay constraint less
      0.000ns skew and
      0.432ns DIN_SET requirement (totaling 9999.568ns) by 9981.198ns

 Physical Path Details:

      Data path SLICE_49 to SLICE_48:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.955     R4C13B.CLK to      R4C13B.Q1 SLICE_49 (from sw2_az)
ROUTE        16     7.548      R4C13B.Q1 to      R6C14C.A0 sw2_counter[1]
CTOF_DEL    ---     0.923      R6C14C.A0 to      R6C14C.F0 SLICE_197
ROUTE        18     1.203      R6C14C.F0 to      R6C14C.C1 sw2_counter26
CTOF_DEL    ---     0.923      R6C14C.C1 to      R6C14C.F1 SLICE_197
ROUTE         1     3.256      R6C14C.F1 to      R4C13A.A0 N_9_i
C0TOFCO_DE  ---     2.064      R4C13A.A0 to     R4C13A.FCO SLICE_0
ROUTE         1     0.000     R4C13A.FCO to     R4C13B.FCI sw2_counter
FCITOFCO_D  ---     0.317     R4C13B.FCI to     R4C13B.FCO SLICE_49
ROUTE         1     0.000     R4C13B.FCO to     R4C13C.FCI sw2_counter_cry[1]
FCITOF0_DE  ---     1.181     R4C13C.FCI to      R4C13C.F0 SLICE_48
ROUTE         1     0.000      R4C13C.F0 to     R4C13C.DI0 sw2_counter_s[2] (to sw2_az)
                  --------
                   18.370   (34.6% logic, 65.4% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path sw2_a to SLICE_49:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         4     4.587        8.PADDI to     R4C13B.CLK sw2_az
                  --------
                    4.587   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path sw2_a to SLICE_48:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         4     4.587        8.PADDI to     R4C13C.CLK sw2_az
                  --------
                    4.587   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 9981.398ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              sw2_counter[1]  (from sw2_az +)
   Destination:    FF         Data in        sw2_counter[1]  (to sw2_az +)

   Delay:              18.170ns  (33.9% logic, 66.1% route), 5 logic levels.

 Constraint Details:

     18.170ns physical path delay SLICE_49 to SLICE_49 meets
    10000.000ns delay constraint less
      0.000ns skew and
      0.432ns DIN_SET requirement (totaling 9999.568ns) by 9981.398ns

 Physical Path Details:

      Data path SLICE_49 to SLICE_49:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.955     R4C13B.CLK to      R4C13B.Q1 SLICE_49 (from sw2_az)
ROUTE        16     7.548      R4C13B.Q1 to      R6C14C.A0 sw2_counter[1]
CTOF_DEL    ---     0.923      R6C14C.A0 to      R6C14C.F0 SLICE_197
ROUTE        18     1.203      R6C14C.F0 to      R6C14C.C1 sw2_counter26
CTOF_DEL    ---     0.923      R6C14C.C1 to      R6C14C.F1 SLICE_197
ROUTE         1     3.256      R6C14C.F1 to      R4C13A.A0 N_9_i
C0TOFCO_DE  ---     2.064      R4C13A.A0 to     R4C13A.FCO SLICE_0
ROUTE         1     0.000     R4C13A.FCO to     R4C13B.FCI sw2_counter
FCITOF1_DE  ---     1.298     R4C13B.FCI to      R4C13B.F1 SLICE_49
ROUTE         1     0.000      R4C13B.F1 to     R4C13B.DI1 sw2_counter_s[1] (to sw2_az)
                  --------
                   18.170   (33.9% logic, 66.1% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path sw2_a to SLICE_49:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         4     4.587        8.PADDI to     R4C13B.CLK sw2_az
                  --------
                    4.587   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path sw2_a to SLICE_49:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         4     4.587        8.PADDI to     R4C13B.CLK sw2_az
                  --------
                    4.587   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 9981.515ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              sw2_counter[1]  (from sw2_az +)
   Destination:    FF         Data in        sw2_counter[0]  (to sw2_az +)

   Delay:              18.053ns  (33.5% logic, 66.5% route), 5 logic levels.

 Constraint Details:

     18.053ns physical path delay SLICE_49 to SLICE_49 meets
    10000.000ns delay constraint less
      0.000ns skew and
      0.432ns DIN_SET requirement (totaling 9999.568ns) by 9981.515ns

 Physical Path Details:

      Data path SLICE_49 to SLICE_49:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.955     R4C13B.CLK to      R4C13B.Q1 SLICE_49 (from sw2_az)
ROUTE        16     7.548      R4C13B.Q1 to      R6C14C.A0 sw2_counter[1]
CTOF_DEL    ---     0.923      R6C14C.A0 to      R6C14C.F0 SLICE_197
ROUTE        18     1.203      R6C14C.F0 to      R6C14C.C1 sw2_counter26
CTOF_DEL    ---     0.923      R6C14C.C1 to      R6C14C.F1 SLICE_197
ROUTE         1     3.256      R6C14C.F1 to      R4C13A.A0 N_9_i
C0TOFCO_DE  ---     2.064      R4C13A.A0 to     R4C13A.FCO SLICE_0
ROUTE         1     0.000     R4C13A.FCO to     R4C13B.FCI sw2_counter
FCITOF0_DE  ---     1.181     R4C13B.FCI to      R4C13B.F0 SLICE_49
ROUTE         1     0.000      R4C13B.F0 to     R4C13B.DI0 sw2_counter_s[0] (to sw2_az)
                  --------
                   18.053   (33.5% logic, 66.5% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path sw2_a to SLICE_49:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         4     4.587        8.PADDI to     R4C13B.CLK sw2_az
                  --------
                    4.587   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path sw2_a to SLICE_49:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         4     4.587        8.PADDI to     R4C13B.CLK sw2_az
                  --------
                    4.587   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 9981.579ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              sw2_counter[2]  (from sw2_az +)
   Destination:    FF         Data in        sw2_counter[7]  (to sw2_az +)

   Delay:              17.989ns  (39.5% logic, 60.5% route), 8 logic levels.

 Constraint Details:

     17.989ns physical path delay SLICE_48 to SLICE_46 meets
    10000.000ns delay constraint less
      0.000ns skew and
      0.432ns DIN_SET requirement (totaling 9999.568ns) by 9981.579ns

 Physical Path Details:

      Data path SLICE_48 to SLICE_46:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.955     R4C13C.CLK to      R4C13C.Q0 SLICE_48 (from sw2_az)
ROUTE        18     4.431      R4C13C.Q0 to      R4C14B.A1 sw2_counter[2]
CTOF_DEL    ---     0.923      R4C14B.A1 to      R4C14B.F1 SLICE_198
ROUTE         5     3.188      R4C14B.F1 to      R6C14C.B1 sw2_counter30_c3
CTOF_DEL    ---     0.923      R6C14C.B1 to      R6C14C.F1 SLICE_197
ROUTE         1     3.256      R6C14C.F1 to      R4C13A.A0 N_9_i
C0TOFCO_DE  ---     2.064      R4C13A.A0 to     R4C13A.FCO SLICE_0
ROUTE         1     0.000     R4C13A.FCO to     R4C13B.FCI sw2_counter
FCITOFCO_D  ---     0.317     R4C13B.FCI to     R4C13B.FCO SLICE_49
ROUTE         1     0.000     R4C13B.FCO to     R4C13C.FCI sw2_counter_cry[1]
FCITOFCO_D  ---     0.317     R4C13C.FCI to     R4C13C.FCO SLICE_48
ROUTE         1     0.000     R4C13C.FCO to     R4C13D.FCI sw2_counter_cry[3]
FCITOFCO_D  ---     0.317     R4C13D.FCI to     R4C13D.FCO SLICE_47
ROUTE         1     0.000     R4C13D.FCO to     R4C14A.FCI sw2_counter_cry[5]
FCITOF1_DE  ---     1.298     R4C14A.FCI to      R4C14A.F1 SLICE_46
ROUTE         1     0.000      R4C14A.F1 to     R4C14A.DI1 sw2_counter_s[7] (to sw2_az)
                  --------
                   17.989   (39.5% logic, 60.5% route), 8 logic levels.

 Clock Skew Details: 

      Source Clock Path sw2_a to SLICE_48:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         4     4.587        8.PADDI to     R4C13C.CLK sw2_az
                  --------
                    4.587   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path sw2_a to SLICE_46:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         4     4.587        8.PADDI to     R4C14A.CLK sw2_az
                  --------
                    4.587   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 9981.696ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              sw2_counter[2]  (from sw2_az +)
   Destination:    FF         Data in        sw2_counter[6]  (to sw2_az +)

   Delay:              17.872ns  (39.2% logic, 60.8% route), 8 logic levels.

 Constraint Details:

     17.872ns physical path delay SLICE_48 to SLICE_46 meets
    10000.000ns delay constraint less
      0.000ns skew and
      0.432ns DIN_SET requirement (totaling 9999.568ns) by 9981.696ns

 Physical Path Details:

      Data path SLICE_48 to SLICE_46:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.955     R4C13C.CLK to      R4C13C.Q0 SLICE_48 (from sw2_az)
ROUTE        18     4.431      R4C13C.Q0 to      R4C14B.A1 sw2_counter[2]
CTOF_DEL    ---     0.923      R4C14B.A1 to      R4C14B.F1 SLICE_198
ROUTE         5     3.188      R4C14B.F1 to      R6C14C.B1 sw2_counter30_c3
CTOF_DEL    ---     0.923      R6C14C.B1 to      R6C14C.F1 SLICE_197
ROUTE         1     3.256      R6C14C.F1 to      R4C13A.A0 N_9_i
C0TOFCO_DE  ---     2.064      R4C13A.A0 to     R4C13A.FCO SLICE_0
ROUTE         1     0.000     R4C13A.FCO to     R4C13B.FCI sw2_counter
FCITOFCO_D  ---     0.317     R4C13B.FCI to     R4C13B.FCO SLICE_49
ROUTE         1     0.000     R4C13B.FCO to     R4C13C.FCI sw2_counter_cry[1]
FCITOFCO_D  ---     0.317     R4C13C.FCI to     R4C13C.FCO SLICE_48
ROUTE         1     0.000     R4C13C.FCO to     R4C13D.FCI sw2_counter_cry[3]
FCITOFCO_D  ---     0.317     R4C13D.FCI to     R4C13D.FCO SLICE_47
ROUTE         1     0.000     R4C13D.FCO to     R4C14A.FCI sw2_counter_cry[5]
FCITOF0_DE  ---     1.181     R4C14A.FCI to      R4C14A.F0 SLICE_46
ROUTE         1     0.000      R4C14A.F0 to     R4C14A.DI0 sw2_counter_s[6] (to sw2_az)
                  --------
                   17.872   (39.2% logic, 60.8% route), 8 logic levels.

 Clock Skew Details: 

      Source Clock Path sw2_a to SLICE_48:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         4     4.587        8.PADDI to     R4C13C.CLK sw2_az
                  --------
                    4.587   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path sw2_a to SLICE_46:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         4     4.587        8.PADDI to     R4C14A.CLK sw2_az
                  --------
                    4.587   (0.0% logic, 100.0% route), 0 logic levels.

Report:   51.143MHz is the maximum frequency for this preference.


================================================================================
<A name="par_twr_pref_0_3"></A>Preference: FREQUENCY NET "w_div4_clk" 16.000000 MHz ;
            2477 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 38.982ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_cg_fsm/r_rate_cnt[4]  (from w_div4_clk +)
   Destination:    FF         Data in        u_cg_fsm/r_rate_cnt[7]  (to w_div4_clk +)

   Delay:              23.086ns  (39.7% logic, 60.3% route), 9 logic levels.

 Constraint Details:

     23.086ns physical path delay u_cg_fsm/SLICE_33 to u_cg_fsm/SLICE_31 meets
     62.500ns delay constraint less
      0.000ns skew and
      0.432ns DIN_SET requirement (totaling 62.068ns) by 38.982ns

 Physical Path Details:

      Data path u_cg_fsm/SLICE_33 to u_cg_fsm/SLICE_31:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.955     R6C10C.CLK to      R6C10C.Q1 u_cg_fsm/SLICE_33 (from w_div4_clk)
ROUTE         2     4.305      R6C10C.Q1 to      R7C11B.C1 u_cg_fsm/r_rate_cnt[4]
C1TOFCO_DE  ---     1.795      R7C11B.C1 to     R7C11B.FCO u_cg_fsm/SLICE_8
ROUTE         1     0.000     R7C11B.FCO to     R7C11C.FCI u_cg_fsm/w_rate_tmout_0_data_tmp[2]
FCITOF1_DE  ---     1.298     R7C11C.FCI to      R7C11C.F1 u_cg_fsm/SLICE_7
ROUTE         5     5.972      R7C11C.F1 to      R6C13B.A0 u_cg_fsm/w_rate_tmout_0_data_tmp_i[3]
CTOF_DEL    ---     0.923      R6C13B.A0 to      R6C13B.F0 u_cg_fsm/SLICE_252
ROUTE         9     3.642      R6C13B.F0 to      R6C10A.B0 u_cg_fsm/r_rate_cnt
C0TOFCO_DE  ---     2.064      R6C10A.B0 to     R6C10A.FCO u_cg_fsm/SLICE_35
ROUTE         1     0.000     R6C10A.FCO to     R6C10B.FCI u_cg_fsm/r_rate_cnt_cry[0]
FCITOFCO_D  ---     0.317     R6C10B.FCI to     R6C10B.FCO u_cg_fsm/SLICE_34
ROUTE         1     0.000     R6C10B.FCO to     R6C10C.FCI u_cg_fsm/r_rate_cnt_cry[2]
FCITOFCO_D  ---     0.317     R6C10C.FCI to     R6C10C.FCO u_cg_fsm/SLICE_33
ROUTE         1     0.000     R6C10C.FCO to     R6C10D.FCI u_cg_fsm/r_rate_cnt_cry[4]
FCITOFCO_D  ---     0.317     R6C10D.FCI to     R6C10D.FCO u_cg_fsm/SLICE_32
ROUTE         1     0.000     R6C10D.FCO to     R6C11A.FCI u_cg_fsm/r_rate_cnt_cry[6]
FCITOF0_DE  ---     1.181     R6C11A.FCI to      R6C11A.F0 u_cg_fsm/SLICE_31
ROUTE         1     0.000      R6C11A.F0 to     R6C11A.DI0 u_cg_fsm/r_rate_cnt_s[7] (to w_div4_clk)
                  --------
                   23.086   (39.7% logic, 60.3% route), 9 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_171 to u_cg_fsm/SLICE_33:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        32     9.438      R2C14C.Q0 to     R6C10C.CLK w_div4_clk
                  --------
                    9.438   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_171 to u_cg_fsm/SLICE_31:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        32     9.438      R2C14C.Q0 to     R6C11A.CLK w_div4_clk
                  --------
                    9.438   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 39.182ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_cg_fsm/r_rate_cnt[4]  (from w_div4_clk +)
   Destination:    FF         Data in        u_cg_fsm/r_rate_cnt[6]  (to w_div4_clk +)

   Delay:              22.886ns  (39.2% logic, 60.8% route), 8 logic levels.

 Constraint Details:

     22.886ns physical path delay u_cg_fsm/SLICE_33 to u_cg_fsm/SLICE_32 meets
     62.500ns delay constraint less
      0.000ns skew and
      0.432ns DIN_SET requirement (totaling 62.068ns) by 39.182ns

 Physical Path Details:

      Data path u_cg_fsm/SLICE_33 to u_cg_fsm/SLICE_32:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.955     R6C10C.CLK to      R6C10C.Q1 u_cg_fsm/SLICE_33 (from w_div4_clk)
ROUTE         2     4.305      R6C10C.Q1 to      R7C11B.C1 u_cg_fsm/r_rate_cnt[4]
C1TOFCO_DE  ---     1.795      R7C11B.C1 to     R7C11B.FCO u_cg_fsm/SLICE_8
ROUTE         1     0.000     R7C11B.FCO to     R7C11C.FCI u_cg_fsm/w_rate_tmout_0_data_tmp[2]
FCITOF1_DE  ---     1.298     R7C11C.FCI to      R7C11C.F1 u_cg_fsm/SLICE_7
ROUTE         5     5.972      R7C11C.F1 to      R6C13B.A0 u_cg_fsm/w_rate_tmout_0_data_tmp_i[3]
CTOF_DEL    ---     0.923      R6C13B.A0 to      R6C13B.F0 u_cg_fsm/SLICE_252
ROUTE         9     3.642      R6C13B.F0 to      R6C10A.B0 u_cg_fsm/r_rate_cnt
C0TOFCO_DE  ---     2.064      R6C10A.B0 to     R6C10A.FCO u_cg_fsm/SLICE_35
ROUTE         1     0.000     R6C10A.FCO to     R6C10B.FCI u_cg_fsm/r_rate_cnt_cry[0]
FCITOFCO_D  ---     0.317     R6C10B.FCI to     R6C10B.FCO u_cg_fsm/SLICE_34
ROUTE         1     0.000     R6C10B.FCO to     R6C10C.FCI u_cg_fsm/r_rate_cnt_cry[2]
FCITOFCO_D  ---     0.317     R6C10C.FCI to     R6C10C.FCO u_cg_fsm/SLICE_33
ROUTE         1     0.000     R6C10C.FCO to     R6C10D.FCI u_cg_fsm/r_rate_cnt_cry[4]
FCITOF1_DE  ---     1.298     R6C10D.FCI to      R6C10D.F1 u_cg_fsm/SLICE_32
ROUTE         1     0.000      R6C10D.F1 to     R6C10D.DI1 u_cg_fsm/r_rate_cnt_s[6] (to w_div4_clk)
                  --------
                   22.886   (39.2% logic, 60.8% route), 8 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_171 to u_cg_fsm/SLICE_33:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        32     9.438      R2C14C.Q0 to     R6C10C.CLK w_div4_clk
                  --------
                    9.438   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_171 to u_cg_fsm/SLICE_32:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        32     9.438      R2C14C.Q0 to     R6C10D.CLK w_div4_clk
                  --------
                    9.438   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 39.223ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_cg_fsm/r_sync_rate[4]  (from w_div4_clk +)
   Destination:    FF         Data in        u_cg_fsm/r_rate_cnt[7]  (to w_div4_clk +)

   Delay:              22.845ns  (40.1% logic, 59.9% route), 9 logic levels.

 Constraint Details:

     22.845ns physical path delay u_cg_fsm/SLICE_203 to u_cg_fsm/SLICE_31 meets
     62.500ns delay constraint less
      0.000ns skew and
      0.432ns DIN_SET requirement (totaling 62.068ns) by 39.223ns

 Physical Path Details:

      Data path u_cg_fsm/SLICE_203 to u_cg_fsm/SLICE_31:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.955     R5C13D.CLK to      R5C13D.Q0 u_cg_fsm/SLICE_203 (from w_div4_clk)
ROUTE         3     4.064      R5C13D.Q0 to      R7C11B.B1 u_cg_fsm/r_sync_rate[4]
C1TOFCO_DE  ---     1.795      R7C11B.B1 to     R7C11B.FCO u_cg_fsm/SLICE_8
ROUTE         1     0.000     R7C11B.FCO to     R7C11C.FCI u_cg_fsm/w_rate_tmout_0_data_tmp[2]
FCITOF1_DE  ---     1.298     R7C11C.FCI to      R7C11C.F1 u_cg_fsm/SLICE_7
ROUTE         5     5.972      R7C11C.F1 to      R6C13B.A0 u_cg_fsm/w_rate_tmout_0_data_tmp_i[3]
CTOF_DEL    ---     0.923      R6C13B.A0 to      R6C13B.F0 u_cg_fsm/SLICE_252
ROUTE         9     3.642      R6C13B.F0 to      R6C10A.B0 u_cg_fsm/r_rate_cnt
C0TOFCO_DE  ---     2.064      R6C10A.B0 to     R6C10A.FCO u_cg_fsm/SLICE_35
ROUTE         1     0.000     R6C10A.FCO to     R6C10B.FCI u_cg_fsm/r_rate_cnt_cry[0]
FCITOFCO_D  ---     0.317     R6C10B.FCI to     R6C10B.FCO u_cg_fsm/SLICE_34
ROUTE         1     0.000     R6C10B.FCO to     R6C10C.FCI u_cg_fsm/r_rate_cnt_cry[2]
FCITOFCO_D  ---     0.317     R6C10C.FCI to     R6C10C.FCO u_cg_fsm/SLICE_33
ROUTE         1     0.000     R6C10C.FCO to     R6C10D.FCI u_cg_fsm/r_rate_cnt_cry[4]
FCITOFCO_D  ---     0.317     R6C10D.FCI to     R6C10D.FCO u_cg_fsm/SLICE_32
ROUTE         1     0.000     R6C10D.FCO to     R6C11A.FCI u_cg_fsm/r_rate_cnt_cry[6]
FCITOF0_DE  ---     1.181     R6C11A.FCI to      R6C11A.F0 u_cg_fsm/SLICE_31
ROUTE         1     0.000      R6C11A.F0 to     R6C11A.DI0 u_cg_fsm/r_rate_cnt_s[7] (to w_div4_clk)
                  --------
                   22.845   (40.1% logic, 59.9% route), 9 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_171 to u_cg_fsm/SLICE_203:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        32     9.438      R2C14C.Q0 to     R5C13D.CLK w_div4_clk
                  --------
                    9.438   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_171 to u_cg_fsm/SLICE_31:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        32     9.438      R2C14C.Q0 to     R6C11A.CLK w_div4_clk
                  --------
                    9.438   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 39.251ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_cg_fsm/r_rate_cnt[4]  (from w_div4_clk +)
   Destination:    FF         Data in        u_cg_fsm/r_rate_cnt[7]  (to w_div4_clk +)

   Delay:              22.817ns  (39.0% logic, 61.0% route), 9 logic levels.

 Constraint Details:

     22.817ns physical path delay u_cg_fsm/SLICE_33 to u_cg_fsm/SLICE_31 meets
     62.500ns delay constraint less
      0.000ns skew and
      0.432ns DIN_SET requirement (totaling 62.068ns) by 39.251ns

 Physical Path Details:

      Data path u_cg_fsm/SLICE_33 to u_cg_fsm/SLICE_31:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.955     R6C10C.CLK to      R6C10C.Q1 u_cg_fsm/SLICE_33 (from w_div4_clk)
ROUTE         2     4.305      R6C10C.Q1 to      R7C11B.C1 u_cg_fsm/r_rate_cnt[4]
C1TOFCO_DE  ---     1.795      R7C11B.C1 to     R7C11B.FCO u_cg_fsm/SLICE_8
ROUTE         1     0.000     R7C11B.FCO to     R7C11C.FCI u_cg_fsm/w_rate_tmout_0_data_tmp[2]
FCITOF1_DE  ---     1.298     R7C11C.FCI to      R7C11C.F1 u_cg_fsm/SLICE_7
ROUTE         5     5.972      R7C11C.F1 to      R6C13B.A0 u_cg_fsm/w_rate_tmout_0_data_tmp_i[3]
CTOF_DEL    ---     0.923      R6C13B.A0 to      R6C13B.F0 u_cg_fsm/SLICE_252
ROUTE         9     3.642      R6C13B.F0 to      R6C10A.B1 u_cg_fsm/r_rate_cnt
C1TOFCO_DE  ---     1.795      R6C10A.B1 to     R6C10A.FCO u_cg_fsm/SLICE_35
ROUTE         1     0.000     R6C10A.FCO to     R6C10B.FCI u_cg_fsm/r_rate_cnt_cry[0]
FCITOFCO_D  ---     0.317     R6C10B.FCI to     R6C10B.FCO u_cg_fsm/SLICE_34
ROUTE         1     0.000     R6C10B.FCO to     R6C10C.FCI u_cg_fsm/r_rate_cnt_cry[2]
FCITOFCO_D  ---     0.317     R6C10C.FCI to     R6C10C.FCO u_cg_fsm/SLICE_33
ROUTE         1     0.000     R6C10C.FCO to     R6C10D.FCI u_cg_fsm/r_rate_cnt_cry[4]
FCITOFCO_D  ---     0.317     R6C10D.FCI to     R6C10D.FCO u_cg_fsm/SLICE_32
ROUTE         1     0.000     R6C10D.FCO to     R6C11A.FCI u_cg_fsm/r_rate_cnt_cry[6]
FCITOF0_DE  ---     1.181     R6C11A.FCI to      R6C11A.F0 u_cg_fsm/SLICE_31
ROUTE         1     0.000      R6C11A.F0 to     R6C11A.DI0 u_cg_fsm/r_rate_cnt_s[7] (to w_div4_clk)
                  --------
                   22.817   (39.0% logic, 61.0% route), 9 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_171 to u_cg_fsm/SLICE_33:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        32     9.438      R2C14C.Q0 to     R6C10C.CLK w_div4_clk
                  --------
                    9.438   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_171 to u_cg_fsm/SLICE_31:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        32     9.438      R2C14C.Q0 to     R6C11A.CLK w_div4_clk
                  --------
                    9.438   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 39.299ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_cg_fsm/r_rate_cnt[4]  (from w_div4_clk +)
   Destination:    FF         Data in        u_cg_fsm/r_rate_cnt[7]  (to w_div4_clk +)

   Delay:              22.769ns  (38.9% logic, 61.1% route), 8 logic levels.

 Constraint Details:

     22.769ns physical path delay u_cg_fsm/SLICE_33 to u_cg_fsm/SLICE_31 meets
     62.500ns delay constraint less
      0.000ns skew and
      0.432ns DIN_SET requirement (totaling 62.068ns) by 39.299ns

 Physical Path Details:

      Data path u_cg_fsm/SLICE_33 to u_cg_fsm/SLICE_31:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.955     R6C10C.CLK to      R6C10C.Q1 u_cg_fsm/SLICE_33 (from w_div4_clk)
ROUTE         2     4.305      R6C10C.Q1 to      R7C11B.C1 u_cg_fsm/r_rate_cnt[4]
C1TOFCO_DE  ---     1.795      R7C11B.C1 to     R7C11B.FCO u_cg_fsm/SLICE_8
ROUTE         1     0.000     R7C11B.FCO to     R7C11C.FCI u_cg_fsm/w_rate_tmout_0_data_tmp[2]
FCITOF1_DE  ---     1.298     R7C11C.FCI to      R7C11C.F1 u_cg_fsm/SLICE_7
ROUTE         5     5.972      R7C11C.F1 to      R6C13B.A0 u_cg_fsm/w_rate_tmout_0_data_tmp_i[3]
CTOF_DEL    ---     0.923      R6C13B.A0 to      R6C13B.F0 u_cg_fsm/SLICE_252
ROUTE         9     3.642      R6C13B.F0 to      R6C10B.B0 u_cg_fsm/r_rate_cnt
C0TOFCO_DE  ---     2.064      R6C10B.B0 to     R6C10B.FCO u_cg_fsm/SLICE_34
ROUTE         1     0.000     R6C10B.FCO to     R6C10C.FCI u_cg_fsm/r_rate_cnt_cry[2]
FCITOFCO_D  ---     0.317     R6C10C.FCI to     R6C10C.FCO u_cg_fsm/SLICE_33
ROUTE         1     0.000     R6C10C.FCO to     R6C10D.FCI u_cg_fsm/r_rate_cnt_cry[4]
FCITOFCO_D  ---     0.317     R6C10D.FCI to     R6C10D.FCO u_cg_fsm/SLICE_32
ROUTE         1     0.000     R6C10D.FCO to     R6C11A.FCI u_cg_fsm/r_rate_cnt_cry[6]
FCITOF0_DE  ---     1.181     R6C11A.FCI to      R6C11A.F0 u_cg_fsm/SLICE_31
ROUTE         1     0.000      R6C11A.F0 to     R6C11A.DI0 u_cg_fsm/r_rate_cnt_s[7] (to w_div4_clk)
                  --------
                   22.769   (38.9% logic, 61.1% route), 8 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_171 to u_cg_fsm/SLICE_33:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        32     9.438      R2C14C.Q0 to     R6C10C.CLK w_div4_clk
                  --------
                    9.438   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_171 to u_cg_fsm/SLICE_31:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        32     9.438      R2C14C.Q0 to     R6C11A.CLK w_div4_clk
                  --------
                    9.438   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 39.299ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_cg_fsm/r_rate_cnt[4]  (from w_div4_clk +)
   Destination:    FF         Data in        u_cg_fsm/r_rate_cnt[5]  (to w_div4_clk +)

   Delay:              22.769ns  (38.9% logic, 61.1% route), 8 logic levels.

 Constraint Details:

     22.769ns physical path delay u_cg_fsm/SLICE_33 to u_cg_fsm/SLICE_32 meets
     62.500ns delay constraint less
      0.000ns skew and
      0.432ns DIN_SET requirement (totaling 62.068ns) by 39.299ns

 Physical Path Details:

      Data path u_cg_fsm/SLICE_33 to u_cg_fsm/SLICE_32:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.955     R6C10C.CLK to      R6C10C.Q1 u_cg_fsm/SLICE_33 (from w_div4_clk)
ROUTE         2     4.305      R6C10C.Q1 to      R7C11B.C1 u_cg_fsm/r_rate_cnt[4]
C1TOFCO_DE  ---     1.795      R7C11B.C1 to     R7C11B.FCO u_cg_fsm/SLICE_8
ROUTE         1     0.000     R7C11B.FCO to     R7C11C.FCI u_cg_fsm/w_rate_tmout_0_data_tmp[2]
FCITOF1_DE  ---     1.298     R7C11C.FCI to      R7C11C.F1 u_cg_fsm/SLICE_7
ROUTE         5     5.972      R7C11C.F1 to      R6C13B.A0 u_cg_fsm/w_rate_tmout_0_data_tmp_i[3]
CTOF_DEL    ---     0.923      R6C13B.A0 to      R6C13B.F0 u_cg_fsm/SLICE_252
ROUTE         9     3.642      R6C13B.F0 to      R6C10A.B0 u_cg_fsm/r_rate_cnt
C0TOFCO_DE  ---     2.064      R6C10A.B0 to     R6C10A.FCO u_cg_fsm/SLICE_35
ROUTE         1     0.000     R6C10A.FCO to     R6C10B.FCI u_cg_fsm/r_rate_cnt_cry[0]
FCITOFCO_D  ---     0.317     R6C10B.FCI to     R6C10B.FCO u_cg_fsm/SLICE_34
ROUTE         1     0.000     R6C10B.FCO to     R6C10C.FCI u_cg_fsm/r_rate_cnt_cry[2]
FCITOFCO_D  ---     0.317     R6C10C.FCI to     R6C10C.FCO u_cg_fsm/SLICE_33
ROUTE         1     0.000     R6C10C.FCO to     R6C10D.FCI u_cg_fsm/r_rate_cnt_cry[4]
FCITOF0_DE  ---     1.181     R6C10D.FCI to      R6C10D.F0 u_cg_fsm/SLICE_32
ROUTE         1     0.000      R6C10D.F0 to     R6C10D.DI0 u_cg_fsm/r_rate_cnt_s[5] (to w_div4_clk)
                  --------
                   22.769   (38.9% logic, 61.1% route), 8 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_171 to u_cg_fsm/SLICE_33:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        32     9.438      R2C14C.Q0 to     R6C10C.CLK w_div4_clk
                  --------
                    9.438   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_171 to u_cg_fsm/SLICE_32:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        32     9.438      R2C14C.Q0 to     R6C10D.CLK w_div4_clk
                  --------
                    9.438   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 39.423ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_cg_fsm/r_sync_rate[4]  (from w_div4_clk +)
   Destination:    FF         Data in        u_cg_fsm/r_rate_cnt[6]  (to w_div4_clk +)

   Delay:              22.645ns  (39.6% logic, 60.4% route), 8 logic levels.

 Constraint Details:

     22.645ns physical path delay u_cg_fsm/SLICE_203 to u_cg_fsm/SLICE_32 meets
     62.500ns delay constraint less
      0.000ns skew and
      0.432ns DIN_SET requirement (totaling 62.068ns) by 39.423ns

 Physical Path Details:

      Data path u_cg_fsm/SLICE_203 to u_cg_fsm/SLICE_32:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.955     R5C13D.CLK to      R5C13D.Q0 u_cg_fsm/SLICE_203 (from w_div4_clk)
ROUTE         3     4.064      R5C13D.Q0 to      R7C11B.B1 u_cg_fsm/r_sync_rate[4]
C1TOFCO_DE  ---     1.795      R7C11B.B1 to     R7C11B.FCO u_cg_fsm/SLICE_8
ROUTE         1     0.000     R7C11B.FCO to     R7C11C.FCI u_cg_fsm/w_rate_tmout_0_data_tmp[2]
FCITOF1_DE  ---     1.298     R7C11C.FCI to      R7C11C.F1 u_cg_fsm/SLICE_7
ROUTE         5     5.972      R7C11C.F1 to      R6C13B.A0 u_cg_fsm/w_rate_tmout_0_data_tmp_i[3]
CTOF_DEL    ---     0.923      R6C13B.A0 to      R6C13B.F0 u_cg_fsm/SLICE_252
ROUTE         9     3.642      R6C13B.F0 to      R6C10A.B0 u_cg_fsm/r_rate_cnt
C0TOFCO_DE  ---     2.064      R6C10A.B0 to     R6C10A.FCO u_cg_fsm/SLICE_35
ROUTE         1     0.000     R6C10A.FCO to     R6C10B.FCI u_cg_fsm/r_rate_cnt_cry[0]
FCITOFCO_D  ---     0.317     R6C10B.FCI to     R6C10B.FCO u_cg_fsm/SLICE_34
ROUTE         1     0.000     R6C10B.FCO to     R6C10C.FCI u_cg_fsm/r_rate_cnt_cry[2]
FCITOFCO_D  ---     0.317     R6C10C.FCI to     R6C10C.FCO u_cg_fsm/SLICE_33
ROUTE         1     0.000     R6C10C.FCO to     R6C10D.FCI u_cg_fsm/r_rate_cnt_cry[4]
FCITOF1_DE  ---     1.298     R6C10D.FCI to      R6C10D.F1 u_cg_fsm/SLICE_32
ROUTE         1     0.000      R6C10D.F1 to     R6C10D.DI1 u_cg_fsm/r_rate_cnt_s[6] (to w_div4_clk)
                  --------
                   22.645   (39.6% logic, 60.4% route), 8 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_171 to u_cg_fsm/SLICE_203:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        32     9.438      R2C14C.Q0 to     R5C13D.CLK w_div4_clk
                  --------
                    9.438   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_171 to u_cg_fsm/SLICE_32:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        32     9.438      R2C14C.Q0 to     R6C10D.CLK w_div4_clk
                  --------
                    9.438   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 39.451ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_cg_fsm/r_rate_cnt[4]  (from w_div4_clk +)
   Destination:    FF         Data in        u_cg_fsm/r_rate_cnt[6]  (to w_div4_clk +)

   Delay:              22.617ns  (38.5% logic, 61.5% route), 8 logic levels.

 Constraint Details:

     22.617ns physical path delay u_cg_fsm/SLICE_33 to u_cg_fsm/SLICE_32 meets
     62.500ns delay constraint less
      0.000ns skew and
      0.432ns DIN_SET requirement (totaling 62.068ns) by 39.451ns

 Physical Path Details:

      Data path u_cg_fsm/SLICE_33 to u_cg_fsm/SLICE_32:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.955     R6C10C.CLK to      R6C10C.Q1 u_cg_fsm/SLICE_33 (from w_div4_clk)
ROUTE         2     4.305      R6C10C.Q1 to      R7C11B.C1 u_cg_fsm/r_rate_cnt[4]
C1TOFCO_DE  ---     1.795      R7C11B.C1 to     R7C11B.FCO u_cg_fsm/SLICE_8
ROUTE         1     0.000     R7C11B.FCO to     R7C11C.FCI u_cg_fsm/w_rate_tmout_0_data_tmp[2]
FCITOF1_DE  ---     1.298     R7C11C.FCI to      R7C11C.F1 u_cg_fsm/SLICE_7
ROUTE         5     5.972      R7C11C.F1 to      R6C13B.A0 u_cg_fsm/w_rate_tmout_0_data_tmp_i[3]
CTOF_DEL    ---     0.923      R6C13B.A0 to      R6C13B.F0 u_cg_fsm/SLICE_252
ROUTE         9     3.642      R6C13B.F0 to      R6C10A.B1 u_cg_fsm/r_rate_cnt
C1TOFCO_DE  ---     1.795      R6C10A.B1 to     R6C10A.FCO u_cg_fsm/SLICE_35
ROUTE         1     0.000     R6C10A.FCO to     R6C10B.FCI u_cg_fsm/r_rate_cnt_cry[0]
FCITOFCO_D  ---     0.317     R6C10B.FCI to     R6C10B.FCO u_cg_fsm/SLICE_34
ROUTE         1     0.000     R6C10B.FCO to     R6C10C.FCI u_cg_fsm/r_rate_cnt_cry[2]
FCITOFCO_D  ---     0.317     R6C10C.FCI to     R6C10C.FCO u_cg_fsm/SLICE_33
ROUTE         1     0.000     R6C10C.FCO to     R6C10D.FCI u_cg_fsm/r_rate_cnt_cry[4]
FCITOF1_DE  ---     1.298     R6C10D.FCI to      R6C10D.F1 u_cg_fsm/SLICE_32
ROUTE         1     0.000      R6C10D.F1 to     R6C10D.DI1 u_cg_fsm/r_rate_cnt_s[6] (to w_div4_clk)
                  --------
                   22.617   (38.5% logic, 61.5% route), 8 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_171 to u_cg_fsm/SLICE_33:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        32     9.438      R2C14C.Q0 to     R6C10C.CLK w_div4_clk
                  --------
                    9.438   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_171 to u_cg_fsm/SLICE_32:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        32     9.438      R2C14C.Q0 to     R6C10D.CLK w_div4_clk
                  --------
                    9.438   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 39.492ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_cg_fsm/r_sync_rate[4]  (from w_div4_clk +)
   Destination:    FF         Data in        u_cg_fsm/r_rate_cnt[7]  (to w_div4_clk +)

   Delay:              22.576ns  (39.4% logic, 60.6% route), 9 logic levels.

 Constraint Details:

     22.576ns physical path delay u_cg_fsm/SLICE_203 to u_cg_fsm/SLICE_31 meets
     62.500ns delay constraint less
      0.000ns skew and
      0.432ns DIN_SET requirement (totaling 62.068ns) by 39.492ns

 Physical Path Details:

      Data path u_cg_fsm/SLICE_203 to u_cg_fsm/SLICE_31:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.955     R5C13D.CLK to      R5C13D.Q0 u_cg_fsm/SLICE_203 (from w_div4_clk)
ROUTE         3     4.064      R5C13D.Q0 to      R7C11B.B1 u_cg_fsm/r_sync_rate[4]
C1TOFCO_DE  ---     1.795      R7C11B.B1 to     R7C11B.FCO u_cg_fsm/SLICE_8
ROUTE         1     0.000     R7C11B.FCO to     R7C11C.FCI u_cg_fsm/w_rate_tmout_0_data_tmp[2]
FCITOF1_DE  ---     1.298     R7C11C.FCI to      R7C11C.F1 u_cg_fsm/SLICE_7
ROUTE         5     5.972      R7C11C.F1 to      R6C13B.A0 u_cg_fsm/w_rate_tmout_0_data_tmp_i[3]
CTOF_DEL    ---     0.923      R6C13B.A0 to      R6C13B.F0 u_cg_fsm/SLICE_252
ROUTE         9     3.642      R6C13B.F0 to      R6C10A.B1 u_cg_fsm/r_rate_cnt
C1TOFCO_DE  ---     1.795      R6C10A.B1 to     R6C10A.FCO u_cg_fsm/SLICE_35
ROUTE         1     0.000     R6C10A.FCO to     R6C10B.FCI u_cg_fsm/r_rate_cnt_cry[0]
FCITOFCO_D  ---     0.317     R6C10B.FCI to     R6C10B.FCO u_cg_fsm/SLICE_34
ROUTE         1     0.000     R6C10B.FCO to     R6C10C.FCI u_cg_fsm/r_rate_cnt_cry[2]
FCITOFCO_D  ---     0.317     R6C10C.FCI to     R6C10C.FCO u_cg_fsm/SLICE_33
ROUTE         1     0.000     R6C10C.FCO to     R6C10D.FCI u_cg_fsm/r_rate_cnt_cry[4]
FCITOFCO_D  ---     0.317     R6C10D.FCI to     R6C10D.FCO u_cg_fsm/SLICE_32
ROUTE         1     0.000     R6C10D.FCO to     R6C11A.FCI u_cg_fsm/r_rate_cnt_cry[6]
FCITOF0_DE  ---     1.181     R6C11A.FCI to      R6C11A.F0 u_cg_fsm/SLICE_31
ROUTE         1     0.000      R6C11A.F0 to     R6C11A.DI0 u_cg_fsm/r_rate_cnt_s[7] (to w_div4_clk)
                  --------
                   22.576   (39.4% logic, 60.6% route), 9 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_171 to u_cg_fsm/SLICE_203:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        32     9.438      R2C14C.Q0 to     R5C13D.CLK w_div4_clk
                  --------
                    9.438   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_171 to u_cg_fsm/SLICE_31:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        32     9.438      R2C14C.Q0 to     R6C11A.CLK w_div4_clk
                  --------
                    9.438   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 39.499ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_cg_fsm/r_rate_cnt[4]  (from w_div4_clk +)
   Destination:    FF         Data in        u_cg_fsm/r_rate_cnt[6]  (to w_div4_clk +)

   Delay:              22.569ns  (38.3% logic, 61.7% route), 7 logic levels.

 Constraint Details:

     22.569ns physical path delay u_cg_fsm/SLICE_33 to u_cg_fsm/SLICE_32 meets
     62.500ns delay constraint less
      0.000ns skew and
      0.432ns DIN_SET requirement (totaling 62.068ns) by 39.499ns

 Physical Path Details:

      Data path u_cg_fsm/SLICE_33 to u_cg_fsm/SLICE_32:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.955     R6C10C.CLK to      R6C10C.Q1 u_cg_fsm/SLICE_33 (from w_div4_clk)
ROUTE         2     4.305      R6C10C.Q1 to      R7C11B.C1 u_cg_fsm/r_rate_cnt[4]
C1TOFCO_DE  ---     1.795      R7C11B.C1 to     R7C11B.FCO u_cg_fsm/SLICE_8
ROUTE         1     0.000     R7C11B.FCO to     R7C11C.FCI u_cg_fsm/w_rate_tmout_0_data_tmp[2]
FCITOF1_DE  ---     1.298     R7C11C.FCI to      R7C11C.F1 u_cg_fsm/SLICE_7
ROUTE         5     5.972      R7C11C.F1 to      R6C13B.A0 u_cg_fsm/w_rate_tmout_0_data_tmp_i[3]
CTOF_DEL    ---     0.923      R6C13B.A0 to      R6C13B.F0 u_cg_fsm/SLICE_252
ROUTE         9     3.642      R6C13B.F0 to      R6C10B.B0 u_cg_fsm/r_rate_cnt
C0TOFCO_DE  ---     2.064      R6C10B.B0 to     R6C10B.FCO u_cg_fsm/SLICE_34
ROUTE         1     0.000     R6C10B.FCO to     R6C10C.FCI u_cg_fsm/r_rate_cnt_cry[2]
FCITOFCO_D  ---     0.317     R6C10C.FCI to     R6C10C.FCO u_cg_fsm/SLICE_33
ROUTE         1     0.000     R6C10C.FCO to     R6C10D.FCI u_cg_fsm/r_rate_cnt_cry[4]
FCITOF1_DE  ---     1.298     R6C10D.FCI to      R6C10D.F1 u_cg_fsm/SLICE_32
ROUTE         1     0.000      R6C10D.F1 to     R6C10D.DI1 u_cg_fsm/r_rate_cnt_s[6] (to w_div4_clk)
                  --------
                   22.569   (38.3% logic, 61.7% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_171 to u_cg_fsm/SLICE_33:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        32     9.438      R2C14C.Q0 to     R6C10C.CLK w_div4_clk
                  --------
                    9.438   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_171 to u_cg_fsm/SLICE_32:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        32     9.438      R2C14C.Q0 to     R6C10D.CLK w_div4_clk
                  --------
                    9.438   (0.0% logic, 100.0% route), 0 logic levels.

Report:   42.521MHz is the maximum frequency for this preference.


================================================================================
<A name="par_twr_pref_0_4"></A>Preference: FREQUENCY NET "w_db_clk" 0.100000 MHz ;
            4 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 9989.941ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_debounce_sw2_r_pb_inio[0]  (from w_db_clk +)
   Destination:    FF         Data in        u_debounce_sw2/r_pb_in[1]  (to w_db_clk +)

   Delay:               6.029ns  (21.2% logic, 78.8% route), 1 logic levels.

 Constraint Details:

      6.029ns physical path delay sw2_pb_MGIOL to SLICE_163 meets
    10000.000ns delay constraint less
      3.228ns skew and
      0.802ns M_SET requirement (totaling 9995.970ns) by 9989.941ns

 Physical Path Details:

      Data path sw2_pb_MGIOL to SLICE_163:

   Name    Fanout   Delay (ns)          Site               Resource
C2INP_DEL   ---     1.281   IOL_B12A.CLK to    IOL_B12A.IN sw2_pb_MGIOL (from w_db_clk)
ROUTE         2     4.748    IOL_B12A.IN to     R10C10A.M0 u_debounce_sw2.r_pb_in[0] (to w_db_clk)
                  --------
                    6.029   (21.2% logic, 78.8% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_170 to sw2_pb_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     6.767     R10C23B.Q0 to   IOL_B12A.CLK w_db_clk
                  --------
                    6.767   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_170 to SLICE_163:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     3.539     R10C23B.Q0 to    R10C10A.CLK w_db_clk
                  --------
                    3.539   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 9992.664ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_debounce_sw1_r_pb_inio[0]  (from w_db_clk +)
   Destination:    FF         Data in        u_debounce_sw1/r_pb_in[1]  (to w_db_clk +)

   Delay:               6.237ns  (20.5% logic, 79.5% route), 1 logic levels.

 Constraint Details:

      6.237ns physical path delay sw1_pb_MGIOL to SLICE_213 meets
    10000.000ns delay constraint less
      0.297ns skew and
      0.802ns M_SET requirement (totaling 9998.901ns) by 9992.664ns

 Physical Path Details:

      Data path sw1_pb_MGIOL to SLICE_213:

   Name    Fanout   Delay (ns)          Site               Resource
C2INP_DEL   ---     1.281    IOL_B8A.CLK to     IOL_B8A.IN sw1_pb_MGIOL (from w_db_clk)
ROUTE         2     4.956     IOL_B8A.IN to     R11C13D.M0 u_debounce_sw1.r_pb_in[0] (to w_db_clk)
                  --------
                    6.237   (20.5% logic, 79.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_170 to sw1_pb_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     6.767     R10C23B.Q0 to    IOL_B8A.CLK w_db_clk
                  --------
                    6.767   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_170 to SLICE_213:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     6.470     R10C23B.Q0 to    R11C13D.CLK w_db_clk
                  --------
                    6.470   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 9996.846ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_debounce_sw2/r_pb_in[1]  (from w_db_clk +)
   Destination:    FF         Data in        u_debounce_sw2/r_pb_in[2]  (to w_db_clk +)

   Delay:               2.352ns  (40.6% logic, 59.4% route), 1 logic levels.

 Constraint Details:

      2.352ns physical path delay SLICE_163 to SLICE_163 meets
    10000.000ns delay constraint less
      0.000ns skew and
      0.802ns M_SET requirement (totaling 9999.198ns) by 9996.846ns

 Physical Path Details:

      Data path SLICE_163 to SLICE_163:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.955    R10C10A.CLK to     R10C10A.Q0 SLICE_163 (from w_db_clk)
ROUTE         2     1.397     R10C10A.Q0 to     R10C10A.M1 u_debounce_sw2/r_pb_in[1] (to w_db_clk)
                  --------
                    2.352   (40.6% logic, 59.4% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_170 to SLICE_163:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     3.539     R10C23B.Q0 to    R10C10A.CLK w_db_clk
                  --------
                    3.539   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_170 to SLICE_163:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     3.539     R10C23B.Q0 to    R10C10A.CLK w_db_clk
                  --------
                    3.539   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 9996.846ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_debounce_sw1/r_pb_in[1]  (from w_db_clk +)
   Destination:    FF         Data in        u_debounce_sw1/r_pb_in[2]  (to w_db_clk +)

   Delay:               2.352ns  (40.6% logic, 59.4% route), 1 logic levels.

 Constraint Details:

      2.352ns physical path delay SLICE_213 to SLICE_213 meets
    10000.000ns delay constraint less
      0.000ns skew and
      0.802ns M_SET requirement (totaling 9999.198ns) by 9996.846ns

 Physical Path Details:

      Data path SLICE_213 to SLICE_213:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.955    R11C13D.CLK to     R11C13D.Q0 SLICE_213 (from w_db_clk)
ROUTE         2     1.397     R11C13D.Q0 to     R11C13D.M1 u_debounce_sw1/r_pb_in[1] (to w_db_clk)
                  --------
                    2.352   (40.6% logic, 59.4% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_170 to SLICE_213:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     6.470     R10C23B.Q0 to    R11C13D.CLK w_db_clk
                  --------
                    6.470   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_170 to SLICE_213:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     6.470     R10C23B.Q0 to    R11C13D.CLK w_db_clk
                  --------
                    6.470   (0.0% logic, 100.0% route), 0 logic levels.

Report:   99.413MHz is the maximum frequency for this preference.


================================================================================
<A name="par_twr_pref_0_5"></A>Preference: FREQUENCY NET "w_div64_clk_0" 0.100000 MHz ;
            21 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 9991.003ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_div64x64_clk/div64_count[3]  (from w_div64_clk_0 +)
   Destination:    FF         Data in        u_div64x64_clk/r_gen_clk  (to w_div64_clk_0 +)

   Delay:               8.565ns  (43.5% logic, 56.5% route), 4 logic levels.

 Constraint Details:

      8.565ns physical path delay u_div64x64_clk/SLICE_1 to u_div64x64_clk/SLICE_173 meets
    10000.000ns delay constraint less
      0.000ns skew and
      0.432ns DIN_SET requirement (totaling 9999.568ns) by 9991.003ns

 Physical Path Details:

      Data path u_div64x64_clk/SLICE_1 to u_div64x64_clk/SLICE_173:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.955     R2C15C.CLK to      R2C15C.Q0 u_div64x64_clk/SLICE_1 (from w_div64_clk_0)
ROUTE         2     2.351      R2C15C.Q0 to      R2C14C.B1 u_div64x64_clk/div64_count[3]
CTOF_DEL    ---     0.923      R2C14C.B1 to      R2C14C.F1 SLICE_171
ROUTE         1     1.488      R2C14C.F1 to      R2C15D.D1 u_div64x64_clk/div64_count15_1
CTOF_DEL    ---     0.923      R2C15D.D1 to      R2C15D.F1 u_div64x64_clk/SLICE_173
ROUTE         1     1.002      R2C15D.F1 to      R2C15D.C0 u_div64x64_clk/div64_count15
CTOF_DEL    ---     0.923      R2C15D.C0 to      R2C15D.F0 u_div64x64_clk/SLICE_173
ROUTE         1     0.000      R2C15D.F0 to     R2C15D.DI0 u_div64x64_clk/r_gen_clk_0_1 (to w_div64_clk_0)
                  --------
                    8.565   (43.5% logic, 56.5% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path u_div64_clk/SLICE_172 to u_div64x64_clk/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     4.502      R6C23D.Q0 to     R2C15C.CLK w_div64_clk_0
                  --------
                    4.502   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_div64_clk/SLICE_172 to u_div64x64_clk/SLICE_173:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     4.502      R6C23D.Q0 to     R2C15D.CLK w_div64_clk_0
                  --------
                    4.502   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 9991.579ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_div64x64_clk/div64_count[4]  (from w_div64_clk_0 +)
   Destination:    FF         Data in        u_div64x64_clk/r_gen_clk  (to w_div64_clk_0 +)

   Delay:               7.989ns  (46.6% logic, 53.4% route), 4 logic levels.

 Constraint Details:

      7.989ns physical path delay u_div64x64_clk/SLICE_1 to u_div64x64_clk/SLICE_173 meets
    10000.000ns delay constraint less
      0.000ns skew and
      0.432ns DIN_SET requirement (totaling 9999.568ns) by 9991.579ns

 Physical Path Details:

      Data path u_div64x64_clk/SLICE_1 to u_div64x64_clk/SLICE_173:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.955     R2C15C.CLK to      R2C15C.Q1 u_div64x64_clk/SLICE_1 (from w_div64_clk_0)
ROUTE         2     1.775      R2C15C.Q1 to      R2C14C.C1 u_div64x64_clk/div64_count[4]
CTOF_DEL    ---     0.923      R2C14C.C1 to      R2C14C.F1 SLICE_171
ROUTE         1     1.488      R2C14C.F1 to      R2C15D.D1 u_div64x64_clk/div64_count15_1
CTOF_DEL    ---     0.923      R2C15D.D1 to      R2C15D.F1 u_div64x64_clk/SLICE_173
ROUTE         1     1.002      R2C15D.F1 to      R2C15D.C0 u_div64x64_clk/div64_count15
CTOF_DEL    ---     0.923      R2C15D.C0 to      R2C15D.F0 u_div64x64_clk/SLICE_173
ROUTE         1     0.000      R2C15D.F0 to     R2C15D.DI0 u_div64x64_clk/r_gen_clk_0_1 (to w_div64_clk_0)
                  --------
                    7.989   (46.6% logic, 53.4% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path u_div64_clk/SLICE_172 to u_div64x64_clk/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     4.502      R6C23D.Q0 to     R2C15C.CLK w_div64_clk_0
                  --------
                    4.502   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_div64_clk/SLICE_172 to u_div64x64_clk/SLICE_173:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     4.502      R6C23D.Q0 to     R2C15D.CLK w_div64_clk_0
                  --------
                    4.502   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 9993.420ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_div64x64_clk/div64_count[1]  (from w_div64_clk_0 +)
   Destination:    FF         Data in        u_div64x64_clk/r_gen_clk  (to w_div64_clk_0 +)

   Delay:               6.148ns  (45.6% logic, 54.4% route), 3 logic levels.

 Constraint Details:

      6.148ns physical path delay u_div64x64_clk/SLICE_2 to u_div64x64_clk/SLICE_173 meets
    10000.000ns delay constraint less
      0.000ns skew and
      0.432ns DIN_SET requirement (totaling 9999.568ns) by 9993.420ns

 Physical Path Details:

      Data path u_div64x64_clk/SLICE_2 to u_div64x64_clk/SLICE_173:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.955     R2C15B.CLK to      R2C15B.Q0 u_div64x64_clk/SLICE_2 (from w_div64_clk_0)
ROUTE         2     2.345      R2C15B.Q0 to      R2C15D.B1 u_div64x64_clk/div64_count[1]
CTOF_DEL    ---     0.923      R2C15D.B1 to      R2C15D.F1 u_div64x64_clk/SLICE_173
ROUTE         1     1.002      R2C15D.F1 to      R2C15D.C0 u_div64x64_clk/div64_count15
CTOF_DEL    ---     0.923      R2C15D.C0 to      R2C15D.F0 u_div64x64_clk/SLICE_173
ROUTE         1     0.000      R2C15D.F0 to     R2C15D.DI0 u_div64x64_clk/r_gen_clk_0_1 (to w_div64_clk_0)
                  --------
                    6.148   (45.6% logic, 54.4% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path u_div64_clk/SLICE_172 to u_div64x64_clk/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     4.502      R6C23D.Q0 to     R2C15B.CLK w_div64_clk_0
                  --------
                    4.502   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_div64_clk/SLICE_172 to u_div64x64_clk/SLICE_173:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     4.502      R6C23D.Q0 to     R2C15D.CLK w_div64_clk_0
                  --------
                    4.502   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 9993.500ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_div64x64_clk/div64_count[0]  (from w_div64_clk_0 +)
   Destination:    FF         Data in        u_div64x64_clk/r_gen_clk  (to w_div64_clk_0 +)

   Delay:               6.068ns  (46.2% logic, 53.8% route), 3 logic levels.

 Constraint Details:

      6.068ns physical path delay u_div64x64_clk/SLICE_3 to u_div64x64_clk/SLICE_173 meets
    10000.000ns delay constraint less
      0.000ns skew and
      0.432ns DIN_SET requirement (totaling 9999.568ns) by 9993.500ns

 Physical Path Details:

      Data path u_div64x64_clk/SLICE_3 to u_div64x64_clk/SLICE_173:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.955     R2C15A.CLK to      R2C15A.Q1 u_div64x64_clk/SLICE_3 (from w_div64_clk_0)
ROUTE         2     2.265      R2C15A.Q1 to      R2C15D.A1 u_div64x64_clk/div64_count[0]
CTOF_DEL    ---     0.923      R2C15D.A1 to      R2C15D.F1 u_div64x64_clk/SLICE_173
ROUTE         1     1.002      R2C15D.F1 to      R2C15D.C0 u_div64x64_clk/div64_count15
CTOF_DEL    ---     0.923      R2C15D.C0 to      R2C15D.F0 u_div64x64_clk/SLICE_173
ROUTE         1     0.000      R2C15D.F0 to     R2C15D.DI0 u_div64x64_clk/r_gen_clk_0_1 (to w_div64_clk_0)
                  --------
                    6.068   (46.2% logic, 53.8% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path u_div64_clk/SLICE_172 to u_div64x64_clk/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     4.502      R6C23D.Q0 to     R2C15A.CLK w_div64_clk_0
                  --------
                    4.502   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_div64_clk/SLICE_172 to u_div64x64_clk/SLICE_173:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     4.502      R6C23D.Q0 to     R2C15D.CLK w_div64_clk_0
                  --------
                    4.502   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 9993.655ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_div64x64_clk/div64_count[0]  (from w_div64_clk_0 +)
   Destination:    FF         Data in        u_div64x64_clk/div64_count[4]  (to w_div64_clk_0 +)

   Delay:               5.913ns  (73.8% logic, 26.2% route), 4 logic levels.

 Constraint Details:

      5.913ns physical path delay u_div64x64_clk/SLICE_3 to u_div64x64_clk/SLICE_1 meets
    10000.000ns delay constraint less
      0.000ns skew and
      0.432ns DIN_SET requirement (totaling 9999.568ns) by 9993.655ns

 Physical Path Details:

      Data path u_div64x64_clk/SLICE_3 to u_div64x64_clk/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.955     R2C15A.CLK to      R2C15A.Q1 u_div64x64_clk/SLICE_3 (from w_div64_clk_0)
ROUTE         2     1.548      R2C15A.Q1 to      R2C15A.A1 u_div64x64_clk/div64_count[0]
C1TOFCO_DE  ---     1.795      R2C15A.A1 to     R2C15A.FCO u_div64x64_clk/SLICE_3
ROUTE         1     0.000     R2C15A.FCO to     R2C15B.FCI u_div64x64_clk/div64_count_cry[0]
FCITOFCO_D  ---     0.317     R2C15B.FCI to     R2C15B.FCO u_div64x64_clk/SLICE_2
ROUTE         1     0.000     R2C15B.FCO to     R2C15C.FCI u_div64x64_clk/div64_count_cry[2]
FCITOF1_DE  ---     1.298     R2C15C.FCI to      R2C15C.F1 u_div64x64_clk/SLICE_1
ROUTE         1     0.000      R2C15C.F1 to     R2C15C.DI1 u_div64x64_clk/div64_count_s[4] (to w_div64_clk_0)
                  --------
                    5.913   (73.8% logic, 26.2% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path u_div64_clk/SLICE_172 to u_div64x64_clk/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     4.502      R6C23D.Q0 to     R2C15A.CLK w_div64_clk_0
                  --------
                    4.502   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_div64_clk/SLICE_172 to u_div64x64_clk/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     4.502      R6C23D.Q0 to     R2C15C.CLK w_div64_clk_0
                  --------
                    4.502   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 9993.703ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_div64x64_clk/div64_count[1]  (from w_div64_clk_0 +)
   Destination:    FF         Data in        u_div64x64_clk/div64_count[4]  (to w_div64_clk_0 +)

   Delay:               5.865ns  (73.6% logic, 26.4% route), 3 logic levels.

 Constraint Details:

      5.865ns physical path delay u_div64x64_clk/SLICE_2 to u_div64x64_clk/SLICE_1 meets
    10000.000ns delay constraint less
      0.000ns skew and
      0.432ns DIN_SET requirement (totaling 9999.568ns) by 9993.703ns

 Physical Path Details:

      Data path u_div64x64_clk/SLICE_2 to u_div64x64_clk/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.955     R2C15B.CLK to      R2C15B.Q0 u_div64x64_clk/SLICE_2 (from w_div64_clk_0)
ROUTE         2     1.548      R2C15B.Q0 to      R2C15B.A0 u_div64x64_clk/div64_count[1]
C0TOFCO_DE  ---     2.064      R2C15B.A0 to     R2C15B.FCO u_div64x64_clk/SLICE_2
ROUTE         1     0.000     R2C15B.FCO to     R2C15C.FCI u_div64x64_clk/div64_count_cry[2]
FCITOF1_DE  ---     1.298     R2C15C.FCI to      R2C15C.F1 u_div64x64_clk/SLICE_1
ROUTE         1     0.000      R2C15C.F1 to     R2C15C.DI1 u_div64x64_clk/div64_count_s[4] (to w_div64_clk_0)
                  --------
                    5.865   (73.6% logic, 26.4% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path u_div64_clk/SLICE_172 to u_div64x64_clk/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     4.502      R6C23D.Q0 to     R2C15B.CLK w_div64_clk_0
                  --------
                    4.502   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_div64_clk/SLICE_172 to u_div64x64_clk/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     4.502      R6C23D.Q0 to     R2C15C.CLK w_div64_clk_0
                  --------
                    4.502   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 9993.772ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_div64x64_clk/div64_count[0]  (from w_div64_clk_0 +)
   Destination:    FF         Data in        u_div64x64_clk/div64_count[3]  (to w_div64_clk_0 +)

   Delay:               5.796ns  (73.3% logic, 26.7% route), 4 logic levels.

 Constraint Details:

      5.796ns physical path delay u_div64x64_clk/SLICE_3 to u_div64x64_clk/SLICE_1 meets
    10000.000ns delay constraint less
      0.000ns skew and
      0.432ns DIN_SET requirement (totaling 9999.568ns) by 9993.772ns

 Physical Path Details:

      Data path u_div64x64_clk/SLICE_3 to u_div64x64_clk/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.955     R2C15A.CLK to      R2C15A.Q1 u_div64x64_clk/SLICE_3 (from w_div64_clk_0)
ROUTE         2     1.548      R2C15A.Q1 to      R2C15A.A1 u_div64x64_clk/div64_count[0]
C1TOFCO_DE  ---     1.795      R2C15A.A1 to     R2C15A.FCO u_div64x64_clk/SLICE_3
ROUTE         1     0.000     R2C15A.FCO to     R2C15B.FCI u_div64x64_clk/div64_count_cry[0]
FCITOFCO_D  ---     0.317     R2C15B.FCI to     R2C15B.FCO u_div64x64_clk/SLICE_2
ROUTE         1     0.000     R2C15B.FCO to     R2C15C.FCI u_div64x64_clk/div64_count_cry[2]
FCITOF0_DE  ---     1.181     R2C15C.FCI to      R2C15C.F0 u_div64x64_clk/SLICE_1
ROUTE         1     0.000      R2C15C.F0 to     R2C15C.DI0 u_div64x64_clk/div64_count_s[3] (to w_div64_clk_0)
                  --------
                    5.796   (73.3% logic, 26.7% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path u_div64_clk/SLICE_172 to u_div64x64_clk/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     4.502      R6C23D.Q0 to     R2C15A.CLK w_div64_clk_0
                  --------
                    4.502   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_div64_clk/SLICE_172 to u_div64x64_clk/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     4.502      R6C23D.Q0 to     R2C15C.CLK w_div64_clk_0
                  --------
                    4.502   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 9993.820ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_div64x64_clk/div64_count[1]  (from w_div64_clk_0 +)
   Destination:    FF         Data in        u_div64x64_clk/div64_count[3]  (to w_div64_clk_0 +)

   Delay:               5.748ns  (73.1% logic, 26.9% route), 3 logic levels.

 Constraint Details:

      5.748ns physical path delay u_div64x64_clk/SLICE_2 to u_div64x64_clk/SLICE_1 meets
    10000.000ns delay constraint less
      0.000ns skew and
      0.432ns DIN_SET requirement (totaling 9999.568ns) by 9993.820ns

 Physical Path Details:

      Data path u_div64x64_clk/SLICE_2 to u_div64x64_clk/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.955     R2C15B.CLK to      R2C15B.Q0 u_div64x64_clk/SLICE_2 (from w_div64_clk_0)
ROUTE         2     1.548      R2C15B.Q0 to      R2C15B.A0 u_div64x64_clk/div64_count[1]
C0TOFCO_DE  ---     2.064      R2C15B.A0 to     R2C15B.FCO u_div64x64_clk/SLICE_2
ROUTE         1     0.000     R2C15B.FCO to     R2C15C.FCI u_div64x64_clk/div64_count_cry[2]
FCITOF0_DE  ---     1.181     R2C15C.FCI to      R2C15C.F0 u_div64x64_clk/SLICE_1
ROUTE         1     0.000      R2C15C.F0 to     R2C15C.DI0 u_div64x64_clk/div64_count_s[3] (to w_div64_clk_0)
                  --------
                    5.748   (73.1% logic, 26.9% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path u_div64_clk/SLICE_172 to u_div64x64_clk/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     4.502      R6C23D.Q0 to     R2C15B.CLK w_div64_clk_0
                  --------
                    4.502   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_div64_clk/SLICE_172 to u_div64x64_clk/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     4.502      R6C23D.Q0 to     R2C15C.CLK w_div64_clk_0
                  --------
                    4.502   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 9993.972ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_div64x64_clk/div64_count[0]  (from w_div64_clk_0 +)
   Destination:    FF         Data in        u_div64x64_clk/div64_count[2]  (to w_div64_clk_0 +)

   Delay:               5.596ns  (72.3% logic, 27.7% route), 3 logic levels.

 Constraint Details:

      5.596ns physical path delay u_div64x64_clk/SLICE_3 to u_div64x64_clk/SLICE_2 meets
    10000.000ns delay constraint less
      0.000ns skew and
      0.432ns DIN_SET requirement (totaling 9999.568ns) by 9993.972ns

 Physical Path Details:

      Data path u_div64x64_clk/SLICE_3 to u_div64x64_clk/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.955     R2C15A.CLK to      R2C15A.Q1 u_div64x64_clk/SLICE_3 (from w_div64_clk_0)
ROUTE         2     1.548      R2C15A.Q1 to      R2C15A.A1 u_div64x64_clk/div64_count[0]
C1TOFCO_DE  ---     1.795      R2C15A.A1 to     R2C15A.FCO u_div64x64_clk/SLICE_3
ROUTE         1     0.000     R2C15A.FCO to     R2C15B.FCI u_div64x64_clk/div64_count_cry[0]
FCITOF1_DE  ---     1.298     R2C15B.FCI to      R2C15B.F1 u_div64x64_clk/SLICE_2
ROUTE         1     0.000      R2C15B.F1 to     R2C15B.DI1 u_div64x64_clk/div64_count_s[2] (to w_div64_clk_0)
                  --------
                    5.596   (72.3% logic, 27.7% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path u_div64_clk/SLICE_172 to u_div64x64_clk/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     4.502      R6C23D.Q0 to     R2C15A.CLK w_div64_clk_0
                  --------
                    4.502   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_div64_clk/SLICE_172 to u_div64x64_clk/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     4.502      R6C23D.Q0 to     R2C15B.CLK w_div64_clk_0
                  --------
                    4.502   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 9993.972ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_div64x64_clk/div64_count[2]  (from w_div64_clk_0 +)
   Destination:    FF         Data in        u_div64x64_clk/div64_count[4]  (to w_div64_clk_0 +)

   Delay:               5.596ns  (72.3% logic, 27.7% route), 3 logic levels.

 Constraint Details:

      5.596ns physical path delay u_div64x64_clk/SLICE_2 to u_div64x64_clk/SLICE_1 meets
    10000.000ns delay constraint less
      0.000ns skew and
      0.432ns DIN_SET requirement (totaling 9999.568ns) by 9993.972ns

 Physical Path Details:

      Data path u_div64x64_clk/SLICE_2 to u_div64x64_clk/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.955     R2C15B.CLK to      R2C15B.Q1 u_div64x64_clk/SLICE_2 (from w_div64_clk_0)
ROUTE         2     1.548      R2C15B.Q1 to      R2C15B.A1 u_div64x64_clk/div64_count[2]
C1TOFCO_DE  ---     1.795      R2C15B.A1 to     R2C15B.FCO u_div64x64_clk/SLICE_2
ROUTE         1     0.000     R2C15B.FCO to     R2C15C.FCI u_div64x64_clk/div64_count_cry[2]
FCITOF1_DE  ---     1.298     R2C15C.FCI to      R2C15C.F1 u_div64x64_clk/SLICE_1
ROUTE         1     0.000      R2C15C.F1 to     R2C15C.DI1 u_div64x64_clk/div64_count_s[4] (to w_div64_clk_0)
                  --------
                    5.596   (72.3% logic, 27.7% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path u_div64_clk/SLICE_172 to u_div64x64_clk/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     4.502      R6C23D.Q0 to     R2C15B.CLK w_div64_clk_0
                  --------
                    4.502   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_div64_clk/SLICE_172 to u_div64x64_clk/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     4.502      R6C23D.Q0 to     R2C15C.CLK w_div64_clk_0
                  --------
                    4.502   (0.0% logic, 100.0% route), 0 logic levels.

Report:  111.148MHz is the maximum frequency for this preference.


================================================================================
<A name="par_twr_pref_0_6"></A>Preference: FREQUENCY NET "w_div64x64_clk_0" 0.100000 MHz ;
            3 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 9994.880ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_div2_clk/div2_count  (from w_div64x64_clk_0 +)
   Destination:    FF         Data in        u_div2_clk/r_gen_clk  (to w_div64x64_clk_0 +)

   Delay:               3.724ns  (50.4% logic, 49.6% route), 2 logic levels.

 Constraint Details:

      3.724ns physical path delay SLICE_164 to SLICE_170 meets
    10000.000ns delay constraint less
      0.964ns skew and
      0.432ns DIN_SET requirement (totaling 9998.604ns) by 9994.880ns

 Physical Path Details:

      Data path SLICE_164 to SLICE_170:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.955    R10C21A.CLK to     R10C21A.Q0 SLICE_164 (from w_div64x64_clk_0)
ROUTE         2     1.846     R10C21A.Q0 to     R10C23B.C0 u_div2_clk/div2_count
CTOF_DEL    ---     0.923     R10C23B.C0 to     R10C23B.F0 SLICE_170
ROUTE         1     0.000     R10C23B.F0 to    R10C23B.DI0 u_div2_clk/r_gen_clk_0_2 (to w_div64x64_clk_0)
                  --------
                    3.724   (50.4% logic, 49.6% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path u_div64x64_clk/SLICE_173 to SLICE_164:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         3     6.131      R2C15D.Q0 to    R10C21A.CLK w_div64x64_clk_0
                  --------
                    6.131   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_div64x64_clk/SLICE_173 to SLICE_170:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         3     5.167      R2C15D.Q0 to    R10C23B.CLK w_div64x64_clk_0
                  --------
                    5.167   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 9996.142ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_div2_clk/div2_count  (from w_div64x64_clk_0 +)
   Destination:    FF         Data in        u_div2_clk/div2_count  (to w_div64x64_clk_0 +)

   Delay:               3.426ns  (54.8% logic, 45.2% route), 2 logic levels.

 Constraint Details:

      3.426ns physical path delay SLICE_164 to SLICE_164 meets
    10000.000ns delay constraint less
      0.000ns skew and
      0.432ns DIN_SET requirement (totaling 9999.568ns) by 9996.142ns

 Physical Path Details:

      Data path SLICE_164 to SLICE_164:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.955    R10C21A.CLK to     R10C21A.Q0 SLICE_164 (from w_div64x64_clk_0)
ROUTE         2     1.548     R10C21A.Q0 to     R10C21A.A0 u_div2_clk/div2_count
CTOF_DEL    ---     0.923     R10C21A.A0 to     R10C21A.F0 SLICE_164
ROUTE         1     0.000     R10C21A.F0 to    R10C21A.DI0 u_div2_clk/div2_count_i (to w_div64x64_clk_0)
                  --------
                    3.426   (54.8% logic, 45.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path u_div64x64_clk/SLICE_173 to SLICE_164:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         3     6.131      R2C15D.Q0 to    R10C21A.CLK w_div64x64_clk_0
                  --------
                    6.131   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_div64x64_clk/SLICE_173 to SLICE_164:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         3     6.131      R2C15D.Q0 to    R10C21A.CLK w_div64x64_clk_0
                  --------
                    6.131   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 9996.142ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_div2_clk/r_gen_clk  (from w_div64x64_clk_0 +)
   Destination:    FF         Data in        u_div2_clk/r_gen_clk  (to w_div64x64_clk_0 +)

   Delay:               3.426ns  (54.8% logic, 45.2% route), 2 logic levels.

 Constraint Details:

      3.426ns physical path delay SLICE_170 to SLICE_170 meets
    10000.000ns delay constraint less
      0.000ns skew and
      0.432ns DIN_SET requirement (totaling 9999.568ns) by 9996.142ns

 Physical Path Details:

      Data path SLICE_170 to SLICE_170:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.955    R10C23B.CLK to     R10C23B.Q0 SLICE_170 (from w_div64x64_clk_0)
ROUTE         5     1.548     R10C23B.Q0 to     R10C23B.A0 w_db_clk
CTOF_DEL    ---     0.923     R10C23B.A0 to     R10C23B.F0 SLICE_170
ROUTE         1     0.000     R10C23B.F0 to    R10C23B.DI0 u_div2_clk/r_gen_clk_0_2 (to w_div64x64_clk_0)
                  --------
                    3.426   (54.8% logic, 45.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path u_div64x64_clk/SLICE_173 to SLICE_170:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         3     5.167      R2C15D.Q0 to    R10C23B.CLK w_div64x64_clk_0
                  --------
                    5.167   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_div64x64_clk/SLICE_173 to SLICE_170:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         3     5.167      R2C15D.Q0 to    R10C23B.CLK w_div64x64_clk_0
                  --------
                    5.167   (0.0% logic, 100.0% route), 0 logic levels.

Report:  195.313MHz is the maximum frequency for this preference.


================================================================================
<A name="par_twr_pref_0_7"></A>Preference: BLOCK PATH FROM CLKNET "w_clk" TO CLKNET "sw1_az" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_8"></A>Preference: BLOCK PATH FROM CLKNET "sw1_az" TO CLKNET "w_clk" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_9"></A>Preference: BLOCK PATH FROM CLKNET "sw2_az" TO CLKNET "w_clk" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_10"></A>Preference: BLOCK PATH FROM CLKNET "sw2_az" TO CLKNET "sw1_az" ;
            0 items scored.
--------------------------------------------------------------------------------

<A name="ptwr_set_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "w_clk" 9.500000 MHz ;    |    9.500 MHz|    1.271 MHz|   5 *
                                        |             |             |
FREQUENCY NET "sw1_az" 0.100000 MHz ;   |    0.100 MHz|   44.144 MHz|   9  
                                        |             |             |
FREQUENCY NET "sw2_az" 0.100000 MHz ;   |    0.100 MHz|   51.143 MHz|   8  
                                        |             |             |
FREQUENCY NET "w_div4_clk" 16.000000    |             |             |
MHz ;                                   |   16.000 MHz|   42.521 MHz|   9  
                                        |             |             |
FREQUENCY NET "w_db_clk" 0.100000 MHz ; |    0.100 MHz|   99.413 MHz|   1  
                                        |             |             |
FREQUENCY NET "w_div64_clk_0" 0.100000  |             |             |
MHz ;                                   |    0.100 MHz|  111.148 MHz|   4  
                                        |             |             |
FREQUENCY NET "w_div64x64_clk_0"        |             |             |
0.100000 MHz ;                          |    0.100 MHz|  195.313 MHz|   2  
                                        |             |             |
----------------------------------------------------------------------------


1 preference(marked by "*" above) not met.

----------------------------------------------------------------------------
Critical Nets                           |   Loads|  Errors| % of total
----------------------------------------------------------------------------
u_cg_fsm/w_duration_tmout_0_data_tmp_i[3|        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=u_cg_fsm/w_duration_tmout_0_data_tmp_i[3]">]</a>                                       |       4|      32|     68.09%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=u_cg_fsm/w_duration_tmout_0_data_tmp[2]">u_cg_fsm/w_duration_tmout_0_data_tmp[2]</a> |       1|      24|     51.06%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=u_cg_fsm/r_anode_phase_RNO">u_cg_fsm/r_anode_phase_RNO</a>              |       1|      18|     38.30%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=u_cg_fsm/r_cathod_phase_RNO">u_cg_fsm/r_cathod_phase_RNO</a>             |       1|      18|     38.30%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=u_cg_fsm/w_duration_tmout_0_data_tmp[0]">u_cg_fsm/w_duration_tmout_0_data_tmp[0]</a> |       1|       8|     17.02%
                                        |        |        |
----------------------------------------------------------------------------


<A name="ptwr_set_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 7 clocks:

Clock Domain: w_div64x64_clk_0   Source: u_div64x64_clk/SLICE_173.Q0   Loads: 3
   Covered under: FREQUENCY NET "w_div64x64_clk_0" 0.100000 MHz ;

Clock Domain: w_div64_clk_0   Source: u_div64_clk/SLICE_172.Q0   Loads: 5
   Covered under: FREQUENCY NET "w_div64_clk_0" 0.100000 MHz ;

Clock Domain: w_div4_clk   Source: SLICE_171.Q0   Loads: 32
   Covered under: FREQUENCY NET "w_div4_clk" 16.000000 MHz ;

   Data transfers from:
   Clock Domain: w_clk   Source: internal_osc.OSC
      Covered under: FREQUENCY NET "w_div4_clk" 16.000000 MHz ;   Transfers: 23

Clock Domain: w_db_clk   Source: SLICE_170.Q0   Loads: 5
   Covered under: FREQUENCY NET "w_db_clk" 0.100000 MHz ;

Clock Domain: w_clk   Source: internal_osc.OSC   Loads: 132
   Covered under: FREQUENCY NET "w_clk" 9.500000 MHz ;

   Data transfers from:
   Clock Domain: w_div4_clk   Source: SLICE_171.Q0
      Covered under: FREQUENCY NET "w_clk" 9.500000 MHz ;   Transfers: 23

   Clock Domain: w_db_clk   Source: SLICE_170.Q0
      Covered under: FREQUENCY NET "w_clk" 9.500000 MHz ;   Transfers: 6

   Clock Domain: sw2_az   Source: sw2_a.PAD
      Not reported because source and destination domains are unrelated.
      Blocked under: BLOCK PATH FROM CLKNET "sw2_az" TO CLKNET "w_clk" ;

   Clock Domain: sw1_az   Source: sw1_a.PAD
      Not reported because source and destination domains are unrelated.
      Blocked under: BLOCK PATH FROM CLKNET "sw1_az" TO CLKNET "w_clk" ;

Clock Domain: sw2_az   Source: sw2_a.PAD   Loads: 4
   Covered under: FREQUENCY NET "sw2_az" 0.100000 MHz ;

Clock Domain: sw1_az   Source: sw1_a.PAD   Loads: 7
   Covered under: FREQUENCY NET "sw1_az" 0.100000 MHz ;

   Data transfers from:
   Clock Domain: w_clk   Source: internal_osc.OSC
      Not reported because source and destination domains are unrelated.
      Blocked under: BLOCK PATH FROM CLKNET "w_clk" TO CLKNET "sw1_az" ;

   Clock Domain: sw2_az   Source: sw2_a.PAD
      Not reported because source and destination domains are unrelated.
      To report these transfers please refer to preference CLKSKEWDIFF to define
      external clock skew between clock ports.
      Blocked under: BLOCK PATH FROM CLKNET "sw2_az" TO CLKNET "sw1_az" ;


<A name="ptwr_set_ts"></A><B><U><big>Timing summary (Setup):</big></U></B>
---------------

Timing errors: 47  Score: 26612192
Cumulative negative slack: 26612192

Constraints cover 9508 paths, 11 nets, and 1343 connections (79.85% coverage)

--------------------------------------------------------------------------------
<A name="Par_Twr_hold"></A><B><U><big>Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.12.1.454</big></U></B>
Thu Jul 14 15:33:23 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_hold_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 1 -sphld m -o common_impl1.twr -gui -msgset C:/Users/eidos/Desktop/verilog experiment/common/db/work/promote.xml common_impl1.ncd common_impl1.prf 
Design file:     common_impl1.ncd
Preference file: common_impl1.prf
Device,speed:    LCMXO2-2000ZE,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_hold_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#par_twr_pref_1_0' Target='right'>FREQUENCY NET "w_clk" 9.500000 MHz (0 errors)</A></LI>            4096 items scored, 0 timing errors detected.

<LI><A href='#par_twr_pref_1_1' Target='right'>FREQUENCY NET "sw1_az" 0.100000 MHz (0 errors)</A></LI>            502 items scored, 0 timing errors detected.

<LI><A href='#par_twr_pref_1_2' Target='right'>FREQUENCY NET "sw2_az" 0.100000 MHz (0 errors)</A></LI>            308 items scored, 0 timing errors detected.

<FONT COLOR=red><LI><A href='#par_twr_pref_1_3' Target='right'><FONT COLOR=red>FREQUENCY NET "w_div4_clk" 16.000000 MHz (39 errors)</FONT></A></LI>
</FONT>            2488 items scored, 39 timing errors detected.

<LI><A href='#par_twr_pref_1_4' Target='right'>FREQUENCY NET "w_db_clk" 0.100000 MHz (0 errors)</A></LI>            4 items scored, 0 timing errors detected.

<LI><A href='#par_twr_pref_1_5' Target='right'>FREQUENCY NET "w_div64_clk_0" 0.100000 MHz (0 errors)</A></LI>            21 items scored, 0 timing errors detected.

<LI><A href='#par_twr_pref_1_6' Target='right'>FREQUENCY NET "w_div64x64_clk_0" 0.100000 MHz (0 errors)</A></LI>            3 items scored, 0 timing errors detected.

<LI><A href='#par_twr_pref_1_7' Target='right'>BLOCK PATH FROM CLKNET "w_clk" TO CLKNET "sw1_az" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_8' Target='right'>BLOCK PATH FROM CLKNET "sw1_az" TO CLKNET "w_clk" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_9' Target='right'>BLOCK PATH FROM CLKNET "sw2_az" TO CLKNET "w_clk" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_10' Target='right'>BLOCK PATH FROM CLKNET "sw2_az" TO CLKNET "sw1_az" (0 errors)</A></LI>            0 items scored.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
<A name="par_twr_pref_1_0"></A>Preference: FREQUENCY NET "w_clk" 9.500000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.686ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_trigger_en/r_slave_en[0]  (from w_clk +)
   Destination:    FF         Data in        u_trigger_en/r_slave_en[1]  (to w_clk +)

   Delay:               0.619ns  (41.5% logic, 58.5% route), 1 logic levels.

 Constraint Details:

      0.619ns physical path delay SLICE_169 to SLICE_169 meets
     -0.067ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.067ns) by 0.686ns

 Physical Path Details:

      Data path SLICE_169 to SLICE_169:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257     R9C17A.CLK to      R9C17A.Q0 SLICE_169 (from w_clk)
ROUTE         1     0.362      R9C17A.Q0 to      R9C17A.M1 u_trigger_en/r_slave_en[0] (to w_clk)
                  --------
                    0.619   (41.5% logic, 58.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_osc to SLICE_169:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       132     2.806        OSC.OSC to     R9C17A.CLK w_clk
                  --------
                    2.806   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_osc to SLICE_169:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       132     2.806        OSC.OSC to     R9C17A.CLK w_clk
                  --------
                    2.806   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.686ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              r_async_ack_mode_transition[0]  (from w_clk +)
   Destination:    FF         Data in        r_async_ack_mode_transition[1]  (to w_clk +)

   Delay:               0.619ns  (41.5% logic, 58.5% route), 1 logic levels.

 Constraint Details:

      0.619ns physical path delay SLICE_211 to SLICE_211 meets
     -0.067ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.067ns) by 0.686ns

 Physical Path Details:

      Data path SLICE_211 to SLICE_211:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257     R9C15B.CLK to      R9C15B.Q0 SLICE_211 (from w_clk)
ROUTE         1     0.362      R9C15B.Q0 to      R9C15B.M1 r_async_ack_mode_transition[0] (to w_clk)
                  --------
                    0.619   (41.5% logic, 58.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_osc to SLICE_211:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       132     2.806        OSC.OSC to     R9C15B.CLK w_clk
                  --------
                    2.806   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_osc to SLICE_211:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       132     2.806        OSC.OSC to     R9C15B.CLK w_clk
                  --------
                    2.806   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.686ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_cg_fsm/r_sync_anode_phase[0]  (from w_clk +)
   Destination:    FF         Data in        u_cg_fsm/r_sync_anode_phase[1]  (to w_clk +)

   Delay:               0.619ns  (41.5% logic, 58.5% route), 1 logic levels.

 Constraint Details:

      0.619ns physical path delay u_cg_fsm/SLICE_11 to u_cg_fsm/SLICE_11 meets
     -0.067ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.067ns) by 0.686ns

 Physical Path Details:

      Data path u_cg_fsm/SLICE_11 to u_cg_fsm/SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257    R10C11B.CLK to     R10C11B.Q0 u_cg_fsm/SLICE_11 (from w_clk)
ROUTE         1     0.362     R10C11B.Q0 to     R10C11B.M1 u_cg_fsm/r_sync_anode_phase[0] (to w_clk)
                  --------
                    0.619   (41.5% logic, 58.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_osc to u_cg_fsm/SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       132     2.806        OSC.OSC to    R10C11B.CLK w_clk
                  --------
                    2.806   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_osc to u_cg_fsm/SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       132     2.806        OSC.OSC to    R10C11B.CLK w_clk
                  --------
                    2.806   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.686ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_cg_fsm/r_sync_cathod_phase[0]  (from w_clk +)
   Destination:    FF         Data in        u_cg_fsm/r_sync_cathod_phase[1]  (to w_clk +)

   Delay:               0.619ns  (41.5% logic, 58.5% route), 1 logic levels.

 Constraint Details:

      0.619ns physical path delay u_cg_fsm/SLICE_15 to u_cg_fsm/SLICE_13 meets
     -0.067ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.067ns) by 0.686ns

 Physical Path Details:

      Data path u_cg_fsm/SLICE_15 to u_cg_fsm/SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257    R12C14A.CLK to     R12C14A.Q1 u_cg_fsm/SLICE_15 (from w_clk)
ROUTE         1     0.362     R12C14A.Q1 to     R12C14C.M0 u_cg_fsm/r_sync_cathod_phase[0] (to w_clk)
                  --------
                    0.619   (41.5% logic, 58.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_osc to u_cg_fsm/SLICE_15:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       132     2.806        OSC.OSC to    R12C14A.CLK w_clk
                  --------
                    2.806   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_osc to u_cg_fsm/SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       132     2.806        OSC.OSC to    R12C14C.CLK w_clk
                  --------
                    2.806   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.686ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_cg_fsm/u_sync_fsm_trigger/r_slave_en[0]  (from w_clk +)
   Destination:    FF         Data in        u_cg_fsm/u_sync_fsm_trigger/r_slave_en[1]  (to w_clk +)

   Delay:               0.619ns  (41.5% logic, 58.5% route), 1 logic levels.

 Constraint Details:

      0.619ns physical path delay u_cg_fsm/SLICE_217 to u_cg_fsm/SLICE_217 meets
     -0.067ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.067ns) by 0.686ns

 Physical Path Details:

      Data path u_cg_fsm/SLICE_217 to u_cg_fsm/SLICE_217:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257     R9C17C.CLK to      R9C17C.Q0 u_cg_fsm/SLICE_217 (from w_clk)
ROUTE         1     0.362      R9C17C.Q0 to      R9C17C.M1 u_cg_fsm/u_sync_fsm_trigger/r_slave_en[0] (to w_clk)
                  --------
                    0.619   (41.5% logic, 58.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_osc to u_cg_fsm/SLICE_217:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       132     2.806        OSC.OSC to     R9C17C.CLK w_clk
                  --------
                    2.806   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_osc to u_cg_fsm/SLICE_217:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       132     2.806        OSC.OSC to     R9C17C.CLK w_clk
                  --------
                    2.806   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.688ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              r_db_sw1_pb_d[0]  (from w_clk +)
   Destination:    FF         Data in        r_db_sw1_pb_d[1]  (to w_clk +)

   Delay:               0.621ns  (41.4% logic, 58.6% route), 1 logic levels.

 Constraint Details:

      0.621ns physical path delay SLICE_73 to SLICE_73 meets
     -0.067ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.067ns) by 0.688ns

 Physical Path Details:

      Data path SLICE_73 to SLICE_73:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257    R11C12B.CLK to     R11C12B.Q0 SLICE_73 (from w_clk)
ROUTE         5     0.364     R11C12B.Q0 to     R11C12B.M1 r_db_sw1_pb_d[0] (to w_clk)
                  --------
                    0.621   (41.4% logic, 58.6% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_osc to SLICE_73:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       132     2.806        OSC.OSC to    R11C12B.CLK w_clk
                  --------
                    2.806   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_osc to SLICE_73:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       132     2.806        OSC.OSC to    R11C12B.CLK w_clk
                  --------
                    2.806   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.688ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              r_db_sw2_pb_d[0]  (from w_clk +)
   Destination:    FF         Data in        r_db_sw2_pb_d[1]  (to w_clk +)

   Delay:               0.621ns  (41.4% logic, 58.6% route), 1 logic levels.

 Constraint Details:

      0.621ns physical path delay SLICE_74 to SLICE_74 meets
     -0.067ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.067ns) by 0.688ns

 Physical Path Details:

      Data path SLICE_74 to SLICE_74:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257    R10C12A.CLK to     R10C12A.Q0 SLICE_74 (from w_clk)
ROUTE         2     0.364     R10C12A.Q0 to     R10C12A.M1 r_db_sw2_pb_d[0] (to w_clk)
                  --------
                    0.621   (41.4% logic, 58.6% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_osc to SLICE_74:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       132     2.806        OSC.OSC to    R10C12A.CLK w_clk
                  --------
                    2.806   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_osc to SLICE_74:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       132     2.806        OSC.OSC to    R10C12A.CLK w_clk
                  --------
                    2.806   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.688ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              r_rate[3]  (from w_clk +)
   Destination:    FF         Data in        u_cg_fsm/r_rate[3]  (to w_clk +)

   Delay:               0.621ns  (41.4% logic, 58.6% route), 1 logic levels.

 Constraint Details:

      0.621ns physical path delay SLICE_84 to SLICE_205 meets
     -0.067ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.067ns) by 0.688ns

 Physical Path Details:

      Data path SLICE_84 to SLICE_205:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257     R5C15D.CLK to      R5C15D.Q0 SLICE_84 (from w_clk)
ROUTE         2     0.364      R5C15D.Q0 to      R5C15B.M1 r_rate[3] (to w_clk)
                  --------
                    0.621   (41.4% logic, 58.6% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_osc to SLICE_84:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       132     2.806        OSC.OSC to     R5C15D.CLK w_clk
                  --------
                    2.806   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_osc to SLICE_205:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       132     2.806        OSC.OSC to     R5C15B.CLK w_clk
                  --------
                    2.806   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.688ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_cg_fsm/u_sync_fsm_trigger/r_slave_en[1]  (from w_clk +)
   Destination:    FF         Data in        u_cg_fsm/u_sync_fsm_trigger/r_slave_en[2]  (to w_clk +)

   Delay:               0.621ns  (41.4% logic, 58.6% route), 1 logic levels.

 Constraint Details:

      0.621ns physical path delay u_cg_fsm/SLICE_217 to u_cg_fsm/SLICE_214 meets
     -0.067ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.067ns) by 0.688ns

 Physical Path Details:

      Data path u_cg_fsm/SLICE_217 to u_cg_fsm/SLICE_214:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257     R9C17C.CLK to      R9C17C.Q1 u_cg_fsm/SLICE_217 (from w_clk)
ROUTE         2     0.364      R9C17C.Q1 to      R9C17B.M0 u_cg_fsm/r_slave_en_2[1] (to w_clk)
                  --------
                    0.621   (41.4% logic, 58.6% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_osc to u_cg_fsm/SLICE_217:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       132     2.806        OSC.OSC to     R9C17C.CLK w_clk
                  --------
                    2.806   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_osc to u_cg_fsm/SLICE_214:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       132     2.806        OSC.OSC to     R9C17B.CLK w_clk
                  --------
                    2.806   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.708ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              r_dac_amp_1[0]  (from w_clk +)
   Destination:    FF         Data in        u_cg_fsm/r_dac_amp_1[0]  (to w_clk +)

   Delay:               0.641ns  (40.1% logic, 59.9% route), 1 logic levels.

 Constraint Details:

      0.641ns physical path delay SLICE_0 to u_cg_fsm/SLICE_246 meets
     -0.067ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.067ns) by 0.708ns

 Physical Path Details:

      Data path SLICE_0 to u_cg_fsm/SLICE_246:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257     R4C13A.CLK to      R4C13A.Q0 SLICE_0 (from w_clk)
ROUTE         2     0.384      R4C13A.Q0 to      R4C15A.M0 r_dac_amp_1[0] (to w_clk)
                  --------
                    0.641   (40.1% logic, 59.9% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_osc to SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       132     2.806        OSC.OSC to     R4C13A.CLK w_clk
                  --------
                    2.806   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_osc to u_cg_fsm/SLICE_246:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       132     2.806        OSC.OSC to     R4C15A.CLK w_clk
                  --------
                    2.806   (0.0% logic, 100.0% route), 0 logic levels.


================================================================================
<A name="par_twr_pref_1_1"></A>Preference: FREQUENCY NET "sw1_az" 0.100000 MHz ;
            502 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.858ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              sw1_counter[7]  (from sw1_az +)
   Destination:    FF         Data in        sw1_counter[7]  (to sw1_az +)

   Delay:               0.826ns  (55.2% logic, 44.8% route), 2 logic levels.

 Constraint Details:

      0.826ns physical path delay SLICE_41 to SLICE_41 meets
     -0.032ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.032ns) by 0.858ns

 Physical Path Details:

      Data path SLICE_41 to SLICE_41:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257     R7C13A.CLK to      R7C13A.Q1 SLICE_41 (from sw1_az)
ROUTE         8     0.370      R7C13A.Q1 to      R7C13A.A1 sw1_counter[7]
CTOF_DEL    ---     0.199      R7C13A.A1 to      R7C13A.F1 SLICE_41
ROUTE         1     0.000      R7C13A.F1 to     R7C13A.DI1 sw1_counter_s[7] (to sw1_az)
                  --------
                    0.826   (55.2% logic, 44.8% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path sw1_a to SLICE_41:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         7     1.389       20.PADDI to     R7C13A.CLK sw1_az
                  --------
                    1.389   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path sw1_a to SLICE_41:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         7     1.389       20.PADDI to     R7C13A.CLK sw1_az
                  --------
                    1.389   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.858ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              sw1_counter[4]  (from sw1_az +)
   Destination:    FF         Data in        sw1_counter[4]  (to sw1_az +)

   Delay:               0.826ns  (55.2% logic, 44.8% route), 2 logic levels.

 Constraint Details:

      0.826ns physical path delay SLICE_42 to SLICE_42 meets
     -0.032ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.032ns) by 0.858ns

 Physical Path Details:

      Data path SLICE_42 to SLICE_42:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257     R7C12D.CLK to      R7C12D.Q0 SLICE_42 (from sw1_az)
ROUTE         8     0.370      R7C12D.Q0 to      R7C12D.A0 sw1_counter[4]
CTOF_DEL    ---     0.199      R7C12D.A0 to      R7C12D.F0 SLICE_42
ROUTE         1     0.000      R7C12D.F0 to     R7C12D.DI0 sw1_counter_s[4] (to sw1_az)
                  --------
                    0.826   (55.2% logic, 44.8% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path sw1_a to SLICE_42:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         7     1.389       20.PADDI to     R7C12D.CLK sw1_az
                  --------
                    1.389   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path sw1_a to SLICE_42:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         7     1.389       20.PADDI to     R7C12D.CLK sw1_az
                  --------
                    1.389   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.858ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              sw1_counter[0]  (from sw1_az +)
   Destination:    FF         Data in        sw1_counter[0]  (to sw1_az +)

   Delay:               0.826ns  (55.2% logic, 44.8% route), 2 logic levels.

 Constraint Details:

      0.826ns physical path delay SLICE_44 to SLICE_44 meets
     -0.032ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.032ns) by 0.858ns

 Physical Path Details:

      Data path SLICE_44 to SLICE_44:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257     R7C12B.CLK to      R7C12B.Q0 SLICE_44 (from sw1_az)
ROUTE         8     0.370      R7C12B.Q0 to      R7C12B.A0 sw1_counter[0]
CTOF_DEL    ---     0.199      R7C12B.A0 to      R7C12B.F0 SLICE_44
ROUTE         1     0.000      R7C12B.F0 to     R7C12B.DI0 sw1_counter_s[0] (to sw1_az)
                  --------
                    0.826   (55.2% logic, 44.8% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path sw1_a to SLICE_44:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         7     1.389       20.PADDI to     R7C12B.CLK sw1_az
                  --------
                    1.389   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path sw1_a to SLICE_44:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         7     1.389       20.PADDI to     R7C12B.CLK sw1_az
                  --------
                    1.389   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.859ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              sw1_counter[6]  (from sw1_az +)
   Destination:    FF         Data in        sw1_counter[6]  (to sw1_az +)

   Delay:               0.827ns  (55.1% logic, 44.9% route), 2 logic levels.

 Constraint Details:

      0.827ns physical path delay SLICE_41 to SLICE_41 meets
     -0.032ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.032ns) by 0.859ns

 Physical Path Details:

      Data path SLICE_41 to SLICE_41:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257     R7C13A.CLK to      R7C13A.Q0 SLICE_41 (from sw1_az)
ROUTE         8     0.371      R7C13A.Q0 to      R7C13A.A0 sw1_counter[6]
CTOF_DEL    ---     0.199      R7C13A.A0 to      R7C13A.F0 SLICE_41
ROUTE         1     0.000      R7C13A.F0 to     R7C13A.DI0 sw1_counter_s[6] (to sw1_az)
                  --------
                    0.827   (55.1% logic, 44.9% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path sw1_a to SLICE_41:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         7     1.389       20.PADDI to     R7C13A.CLK sw1_az
                  --------
                    1.389   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path sw1_a to SLICE_41:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         7     1.389       20.PADDI to     R7C13A.CLK sw1_az
                  --------
                    1.389   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.859ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              sw1_counter[5]  (from sw1_az +)
   Destination:    FF         Data in        sw1_counter[5]  (to sw1_az +)

   Delay:               0.827ns  (55.1% logic, 44.9% route), 2 logic levels.

 Constraint Details:

      0.827ns physical path delay SLICE_42 to SLICE_42 meets
     -0.032ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.032ns) by 0.859ns

 Physical Path Details:

      Data path SLICE_42 to SLICE_42:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257     R7C12D.CLK to      R7C12D.Q1 SLICE_42 (from sw1_az)
ROUTE         8     0.371      R7C12D.Q1 to      R7C12D.A1 sw1_counter[5]
CTOF_DEL    ---     0.199      R7C12D.A1 to      R7C12D.F1 SLICE_42
ROUTE         1     0.000      R7C12D.F1 to     R7C12D.DI1 sw1_counter_s[5] (to sw1_az)
                  --------
                    0.827   (55.1% logic, 44.9% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path sw1_a to SLICE_42:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         7     1.389       20.PADDI to     R7C12D.CLK sw1_az
                  --------
                    1.389   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path sw1_a to SLICE_42:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         7     1.389       20.PADDI to     R7C12D.CLK sw1_az
                  --------
                    1.389   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.859ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              sw1_counter[1]  (from sw1_az +)
   Destination:    FF         Data in        sw1_counter[1]  (to sw1_az +)

   Delay:               0.827ns  (55.1% logic, 44.9% route), 2 logic levels.

 Constraint Details:

      0.827ns physical path delay SLICE_44 to SLICE_44 meets
     -0.032ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.032ns) by 0.859ns

 Physical Path Details:

      Data path SLICE_44 to SLICE_44:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257     R7C12B.CLK to      R7C12B.Q1 SLICE_44 (from sw1_az)
ROUTE         8     0.371      R7C12B.Q1 to      R7C12B.A1 sw1_counter[1]
CTOF_DEL    ---     0.199      R7C12B.A1 to      R7C12B.F1 SLICE_44
ROUTE         1     0.000      R7C12B.F1 to     R7C12B.DI1 sw1_counter_s[1] (to sw1_az)
                  --------
                    0.827   (55.1% logic, 44.9% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path sw1_a to SLICE_44:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         7     1.389       20.PADDI to     R7C12B.CLK sw1_az
                  --------
                    1.389   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path sw1_a to SLICE_44:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         7     1.389       20.PADDI to     R7C12B.CLK sw1_az
                  --------
                    1.389   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.859ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              display_item_num[1]  (from sw1_az +)
   Destination:    FF         Data in        display_item_num[1]  (to sw1_az +)

   Delay:               0.827ns  (55.1% logic, 44.9% route), 2 logic levels.

 Constraint Details:

      0.827ns physical path delay SLICE_51 to SLICE_51 meets
     -0.032ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.032ns) by 0.859ns

 Physical Path Details:

      Data path SLICE_51 to SLICE_51:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257     R4C17C.CLK to      R4C17C.Q0 SLICE_51 (from sw1_az)
ROUTE         4     0.371      R4C17C.Q0 to      R4C17C.A0 display_item_num[1]
CTOF_DEL    ---     0.199      R4C17C.A0 to      R4C17C.F0 SLICE_51
ROUTE         1     0.000      R4C17C.F0 to     R4C17C.DI0 display_item_num_3[1] (to sw1_az)
                  --------
                    0.827   (55.1% logic, 44.9% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path sw1_a to SLICE_51:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         7     1.389       20.PADDI to     R4C17C.CLK sw1_az
                  --------
                    1.389   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path sw1_a to SLICE_51:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         7     1.389       20.PADDI to     R4C17C.CLK sw1_az
                  --------
                    1.389   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.859ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              display_item_num[2]  (from sw1_az +)
   Destination:    FF         Data in        display_item_num[2]  (to sw1_az +)

   Delay:               0.827ns  (55.1% logic, 44.9% route), 2 logic levels.

 Constraint Details:

      0.827ns physical path delay SLICE_51 to SLICE_51 meets
     -0.032ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.032ns) by 0.859ns

 Physical Path Details:

      Data path SLICE_51 to SLICE_51:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257     R4C17C.CLK to      R4C17C.Q1 SLICE_51 (from sw1_az)
ROUTE        26     0.371      R4C17C.Q1 to      R4C17C.A1 display_item_num[2]
CTOF_DEL    ---     0.199      R4C17C.A1 to      R4C17C.F1 SLICE_51
ROUTE         1     0.000      R4C17C.F1 to     R4C17C.DI1 display_item_num_3[2] (to sw1_az)
                  --------
                    0.827   (55.1% logic, 44.9% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path sw1_a to SLICE_51:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         7     1.389       20.PADDI to     R4C17C.CLK sw1_az
                  --------
                    1.389   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path sw1_a to SLICE_51:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         7     1.389       20.PADDI to     R4C17C.CLK sw1_az
                  --------
                    1.389   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.860ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              sw1_counter[2]  (from sw1_az +)
   Destination:    FF         Data in        sw1_counter[2]  (to sw1_az +)

   Delay:               0.828ns  (55.1% logic, 44.9% route), 2 logic levels.

 Constraint Details:

      0.828ns physical path delay SLICE_43 to SLICE_43 meets
     -0.032ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.032ns) by 0.860ns

 Physical Path Details:

      Data path SLICE_43 to SLICE_43:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257     R7C12C.CLK to      R7C12C.Q0 SLICE_43 (from sw1_az)
ROUTE         7     0.372      R7C12C.Q0 to      R7C12C.A0 sw1_counter[2]
CTOF_DEL    ---     0.199      R7C12C.A0 to      R7C12C.F0 SLICE_43
ROUTE         1     0.000      R7C12C.F0 to     R7C12C.DI0 sw1_counter_s[2] (to sw1_az)
                  --------
                    0.828   (55.1% logic, 44.9% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path sw1_a to SLICE_43:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         7     1.389       20.PADDI to     R7C12C.CLK sw1_az
                  --------
                    1.389   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path sw1_a to SLICE_43:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         7     1.389       20.PADDI to     R7C12C.CLK sw1_az
                  --------
                    1.389   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.860ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              sw1_counter[3]  (from sw1_az +)
   Destination:    FF         Data in        sw1_counter[3]  (to sw1_az +)

   Delay:               0.828ns  (55.1% logic, 44.9% route), 2 logic levels.

 Constraint Details:

      0.828ns physical path delay SLICE_43 to SLICE_43 meets
     -0.032ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.032ns) by 0.860ns

 Physical Path Details:

      Data path SLICE_43 to SLICE_43:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257     R7C12C.CLK to      R7C12C.Q1 SLICE_43 (from sw1_az)
ROUTE         8     0.372      R7C12C.Q1 to      R7C12C.A1 sw1_counter[3]
CTOF_DEL    ---     0.199      R7C12C.A1 to      R7C12C.F1 SLICE_43
ROUTE         1     0.000      R7C12C.F1 to     R7C12C.DI1 sw1_counter_s[3] (to sw1_az)
                  --------
                    0.828   (55.1% logic, 44.9% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path sw1_a to SLICE_43:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         7     1.389       20.PADDI to     R7C12C.CLK sw1_az
                  --------
                    1.389   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path sw1_a to SLICE_43:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         7     1.389       20.PADDI to     R7C12C.CLK sw1_az
                  --------
                    1.389   (0.0% logic, 100.0% route), 0 logic levels.


================================================================================
<A name="par_twr_pref_1_2"></A>Preference: FREQUENCY NET "sw2_az" 0.100000 MHz ;
            308 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.927ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              sw2_counter[6]  (from sw2_az +)
   Destination:    FF         Data in        sw2_counter[6]  (to sw2_az +)

   Delay:               0.895ns  (50.9% logic, 49.1% route), 2 logic levels.

 Constraint Details:

      0.895ns physical path delay SLICE_46 to SLICE_46 meets
     -0.032ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.032ns) by 0.927ns

 Physical Path Details:

      Data path SLICE_46 to SLICE_46:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257     R4C14A.CLK to      R4C14A.Q0 SLICE_46 (from sw2_az)
ROUTE         1     0.439      R4C14A.Q0 to      R4C14A.C0 sw2_counter[6]
CTOF_DEL    ---     0.199      R4C14A.C0 to      R4C14A.F0 SLICE_46
ROUTE         1     0.000      R4C14A.F0 to     R4C14A.DI0 sw2_counter_s[6] (to sw2_az)
                  --------
                    0.895   (50.9% logic, 49.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path sw2_a to SLICE_46:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         4     1.514        8.PADDI to     R4C14A.CLK sw2_az
                  --------
                    1.514   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path sw2_a to SLICE_46:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         4     1.514        8.PADDI to     R4C14A.CLK sw2_az
                  --------
                    1.514   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.929ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              sw2_counter[2]  (from sw2_az +)
   Destination:    FF         Data in        sw2_counter[2]  (to sw2_az +)

   Delay:               0.897ns  (50.8% logic, 49.2% route), 2 logic levels.

 Constraint Details:

      0.897ns physical path delay SLICE_48 to SLICE_48 meets
     -0.032ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.032ns) by 0.929ns

 Physical Path Details:

      Data path SLICE_48 to SLICE_48:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257     R4C13C.CLK to      R4C13C.Q0 SLICE_48 (from sw2_az)
ROUTE        18     0.441      R4C13C.Q0 to      R4C13C.C0 sw2_counter[2]
CTOF_DEL    ---     0.199      R4C13C.C0 to      R4C13C.F0 SLICE_48
ROUTE         1     0.000      R4C13C.F0 to     R4C13C.DI0 sw2_counter_s[2] (to sw2_az)
                  --------
                    0.897   (50.8% logic, 49.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path sw2_a to SLICE_48:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         4     1.514        8.PADDI to     R4C13C.CLK sw2_az
                  --------
                    1.514   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path sw2_a to SLICE_48:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         4     1.514        8.PADDI to     R4C13C.CLK sw2_az
                  --------
                    1.514   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.931ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              sw2_counter[0]  (from sw2_az +)
   Destination:    FF         Data in        sw2_counter[0]  (to sw2_az +)

   Delay:               0.899ns  (50.7% logic, 49.3% route), 2 logic levels.

 Constraint Details:

      0.899ns physical path delay SLICE_49 to SLICE_49 meets
     -0.032ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.032ns) by 0.931ns

 Physical Path Details:

      Data path SLICE_49 to SLICE_49:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257     R4C13B.CLK to      R4C13B.Q0 SLICE_49 (from sw2_az)
ROUTE        16     0.443      R4C13B.Q0 to      R4C13B.C0 sw2_counter[0]
CTOF_DEL    ---     0.199      R4C13B.C0 to      R4C13B.F0 SLICE_49
ROUTE         1     0.000      R4C13B.F0 to     R4C13B.DI0 sw2_counter_s[0] (to sw2_az)
                  --------
                    0.899   (50.7% logic, 49.3% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path sw2_a to SLICE_49:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         4     1.514        8.PADDI to     R4C13B.CLK sw2_az
                  --------
                    1.514   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path sw2_a to SLICE_49:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         4     1.514        8.PADDI to     R4C13B.CLK sw2_az
                  --------
                    1.514   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.204ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              sw2_counter[6]  (from sw2_az +)
   Destination:    FF         Data in        sw2_counter[7]  (to sw2_az +)

   Delay:               1.172ns  (62.5% logic, 37.5% route), 2 logic levels.

 Constraint Details:

      1.172ns physical path delay SLICE_46 to SLICE_46 meets
     -0.032ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.032ns) by 1.204ns

 Physical Path Details:

      Data path SLICE_46 to SLICE_46:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257     R4C14A.CLK to      R4C14A.Q0 SLICE_46 (from sw2_az)
ROUTE         1     0.439      R4C14A.Q0 to      R4C14A.C0 sw2_counter[6]
CTOF1_DEL   ---     0.476      R4C14A.C0 to      R4C14A.F1 SLICE_46
ROUTE         1     0.000      R4C14A.F1 to     R4C14A.DI1 sw2_counter_s[7] (to sw2_az)
                  --------
                    1.172   (62.5% logic, 37.5% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path sw2_a to SLICE_46:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         4     1.514        8.PADDI to     R4C14A.CLK sw2_az
                  --------
                    1.514   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path sw2_a to SLICE_46:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         4     1.514        8.PADDI to     R4C14A.CLK sw2_az
                  --------
                    1.514   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.206ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              sw2_counter[2]  (from sw2_az +)
   Destination:    FF         Data in        sw2_counter[3]  (to sw2_az +)

   Delay:               1.174ns  (62.4% logic, 37.6% route), 2 logic levels.

 Constraint Details:

      1.174ns physical path delay SLICE_48 to SLICE_48 meets
     -0.032ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.032ns) by 1.206ns

 Physical Path Details:

      Data path SLICE_48 to SLICE_48:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257     R4C13C.CLK to      R4C13C.Q0 SLICE_48 (from sw2_az)
ROUTE        18     0.441      R4C13C.Q0 to      R4C13C.C0 sw2_counter[2]
CTOF1_DEL   ---     0.476      R4C13C.C0 to      R4C13C.F1 SLICE_48
ROUTE         1     0.000      R4C13C.F1 to     R4C13C.DI1 sw2_counter_s[3] (to sw2_az)
                  --------
                    1.174   (62.4% logic, 37.6% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path sw2_a to SLICE_48:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         4     1.514        8.PADDI to     R4C13C.CLK sw2_az
                  --------
                    1.514   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path sw2_a to SLICE_48:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         4     1.514        8.PADDI to     R4C13C.CLK sw2_az
                  --------
                    1.514   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.208ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              sw2_counter[0]  (from sw2_az +)
   Destination:    FF         Data in        sw2_counter[1]  (to sw2_az +)

   Delay:               1.176ns  (62.3% logic, 37.7% route), 2 logic levels.

 Constraint Details:

      1.176ns physical path delay SLICE_49 to SLICE_49 meets
     -0.032ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.032ns) by 1.208ns

 Physical Path Details:

      Data path SLICE_49 to SLICE_49:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257     R4C13B.CLK to      R4C13B.Q0 SLICE_49 (from sw2_az)
ROUTE        16     0.443      R4C13B.Q0 to      R4C13B.C0 sw2_counter[0]
CTOF1_DEL   ---     0.476      R4C13B.C0 to      R4C13B.F1 SLICE_49
ROUTE         1     0.000      R4C13B.F1 to     R4C13B.DI1 sw2_counter_s[1] (to sw2_az)
                  --------
                    1.176   (62.3% logic, 37.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path sw2_a to SLICE_49:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         4     1.514        8.PADDI to     R4C13B.CLK sw2_az
                  --------
                    1.514   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path sw2_a to SLICE_49:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         4     1.514        8.PADDI to     R4C13B.CLK sw2_az
                  --------
                    1.514   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.275ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              sw2_counter[4]  (from sw2_az +)
   Destination:    FF         Data in        sw2_counter[4]  (to sw2_az +)

   Delay:               1.243ns  (36.7% logic, 63.3% route), 2 logic levels.

 Constraint Details:

      1.243ns physical path delay SLICE_47 to SLICE_47 meets
     -0.032ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.032ns) by 1.275ns

 Physical Path Details:

      Data path SLICE_47 to SLICE_47:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257     R4C13D.CLK to      R4C13D.Q0 SLICE_47 (from sw2_az)
ROUTE         1     0.787      R4C13D.Q0 to      R4C13D.C0 sw2_counter[4]
CTOF_DEL    ---     0.199      R4C13D.C0 to      R4C13D.F0 SLICE_47
ROUTE         1     0.000      R4C13D.F0 to     R4C13D.DI0 sw2_counter_s[4] (to sw2_az)
                  --------
                    1.243   (36.7% logic, 63.3% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path sw2_a to SLICE_47:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         4     1.514        8.PADDI to     R4C13D.CLK sw2_az
                  --------
                    1.514   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path sw2_a to SLICE_47:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         4     1.514        8.PADDI to     R4C13D.CLK sw2_az
                  --------
                    1.514   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.279ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              sw2_counter[3]  (from sw2_az +)
   Destination:    FF         Data in        sw2_counter[3]  (to sw2_az +)

   Delay:               1.247ns  (36.6% logic, 63.4% route), 2 logic levels.

 Constraint Details:

      1.247ns physical path delay SLICE_48 to SLICE_48 meets
     -0.032ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.032ns) by 1.279ns

 Physical Path Details:

      Data path SLICE_48 to SLICE_48:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257     R4C13C.CLK to      R4C13C.Q1 SLICE_48 (from sw2_az)
ROUTE         9     0.791      R4C13C.Q1 to      R4C13C.C1 un1_r_mode_3
CTOF_DEL    ---     0.199      R4C13C.C1 to      R4C13C.F1 SLICE_48
ROUTE         1     0.000      R4C13C.F1 to     R4C13C.DI1 sw2_counter_s[3] (to sw2_az)
                  --------
                    1.247   (36.6% logic, 63.4% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path sw2_a to SLICE_48:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         4     1.514        8.PADDI to     R4C13C.CLK sw2_az
                  --------
                    1.514   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path sw2_a to SLICE_48:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         4     1.514        8.PADDI to     R4C13C.CLK sw2_az
                  --------
                    1.514   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.280ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              sw2_counter[7]  (from sw2_az +)
   Destination:    FF         Data in        sw2_counter[7]  (to sw2_az +)

   Delay:               1.248ns  (36.5% logic, 63.5% route), 2 logic levels.

 Constraint Details:

      1.248ns physical path delay SLICE_46 to SLICE_46 meets
     -0.032ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.032ns) by 1.280ns

 Physical Path Details:

      Data path SLICE_46 to SLICE_46:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257     R4C14A.CLK to      R4C14A.Q1 SLICE_46 (from sw2_az)
ROUTE         4     0.792      R4C14A.Q1 to      R4C14A.C1 sw2_counter[7]
CTOF_DEL    ---     0.199      R4C14A.C1 to      R4C14A.F1 SLICE_46
ROUTE         1     0.000      R4C14A.F1 to     R4C14A.DI1 sw2_counter_s[7] (to sw2_az)
                  --------
                    1.248   (36.5% logic, 63.5% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path sw2_a to SLICE_46:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         4     1.514        8.PADDI to     R4C14A.CLK sw2_az
                  --------
                    1.514   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path sw2_a to SLICE_46:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         4     1.514        8.PADDI to     R4C14A.CLK sw2_az
                  --------
                    1.514   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.291ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              sw2_counter[1]  (from sw2_az +)
   Destination:    FF         Data in        sw2_counter[1]  (to sw2_az +)

   Delay:               1.259ns  (36.2% logic, 63.8% route), 2 logic levels.

 Constraint Details:

      1.259ns physical path delay SLICE_49 to SLICE_49 meets
     -0.032ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.032ns) by 1.291ns

 Physical Path Details:

      Data path SLICE_49 to SLICE_49:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257     R4C13B.CLK to      R4C13B.Q1 SLICE_49 (from sw2_az)
ROUTE        16     0.803      R4C13B.Q1 to      R4C13B.C1 sw2_counter[1]
CTOF_DEL    ---     0.199      R4C13B.C1 to      R4C13B.F1 SLICE_49
ROUTE         1     0.000      R4C13B.F1 to     R4C13B.DI1 sw2_counter_s[1] (to sw2_az)
                  --------
                    1.259   (36.2% logic, 63.8% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path sw2_a to SLICE_49:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         4     1.514        8.PADDI to     R4C13B.CLK sw2_az
                  --------
                    1.514   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path sw2_a to SLICE_49:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         4     1.514        8.PADDI to     R4C13B.CLK sw2_az
                  --------
                    1.514   (0.0% logic, 100.0% route), 0 logic levels.


================================================================================
<A name="par_twr_pref_1_3"></A>Preference: FREQUENCY NET "w_div4_clk" 16.000000 MHz ;
            2488 items scored, 39 timing errors detected.
--------------------------------------------------------------------------------


Error: The following path exceeds requirements by 2.696ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_cg_fsm/r_rate[7]  (from w_clk +)
   Destination:    FF         Data in        u_cg_fsm/r_sync_rate[7]  (to w_div4_clk +)

   Delay:               0.619ns  (41.5% logic, 58.5% route), 1 logic levels.

 Constraint Details:

      0.619ns physical path delay u_cg_fsm/SLICE_254 to SLICE_206 exceeds
      (delay constraint based on source clock period of 105.263ns and destination clock period of 62.500ns)
     -0.067ns M_HLD and
      0.000ns delay constraint less
     -3.382ns skew requirement (totaling 3.315ns) by 2.696ns

 Physical Path Details:

      Data path u_cg_fsm/SLICE_254 to SLICE_206:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257     R5C12B.CLK to      R5C12B.Q1 u_cg_fsm/SLICE_254 (from w_clk)
ROUTE         1     0.362      R5C12B.Q1 to      R5C12C.M1 u_cg_fsm/r_rate[7] (to w_div4_clk)
                  --------
                    0.619   (41.5% logic, 58.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_osc to u_cg_fsm/SLICE_254:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       132     2.806        OSC.OSC to     R5C12B.CLK w_clk
                  --------
                    2.806   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_osc to SLICE_206:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       132     2.806        OSC.OSC to     R2C14C.CLK w_clk
REG_DEL     ---     0.296     R2C14C.CLK to      R2C14C.Q0 SLICE_171
ROUTE        32     3.086      R2C14C.Q0 to     R5C12C.CLK w_div4_clk
                  --------
                    6.188   (4.8% logic, 95.2% route), 1 logic levels.


Error: The following path exceeds requirements by 2.696ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_cg_fsm/r_rate[6]  (from w_clk +)
   Destination:    FF         Data in        u_cg_fsm/r_sync_rate[6]  (to w_div4_clk +)

   Delay:               0.619ns  (41.5% logic, 58.5% route), 1 logic levels.

 Constraint Details:

      0.619ns physical path delay u_cg_fsm/SLICE_254 to SLICE_206 exceeds
      (delay constraint based on source clock period of 105.263ns and destination clock period of 62.500ns)
     -0.067ns M_HLD and
      0.000ns delay constraint less
     -3.382ns skew requirement (totaling 3.315ns) by 2.696ns

 Physical Path Details:

      Data path u_cg_fsm/SLICE_254 to SLICE_206:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257     R5C12B.CLK to      R5C12B.Q0 u_cg_fsm/SLICE_254 (from w_clk)
ROUTE         1     0.362      R5C12B.Q0 to      R5C12C.M0 u_cg_fsm/r_rate[6] (to w_div4_clk)
                  --------
                    0.619   (41.5% logic, 58.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_osc to u_cg_fsm/SLICE_254:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       132     2.806        OSC.OSC to     R5C12B.CLK w_clk
                  --------
                    2.806   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_osc to SLICE_206:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       132     2.806        OSC.OSC to     R2C14C.CLK w_clk
REG_DEL     ---     0.296     R2C14C.CLK to      R2C14C.Q0 SLICE_171
ROUTE        32     3.086      R2C14C.Q0 to     R5C12C.CLK w_div4_clk
                  --------
                    6.188   (4.8% logic, 95.2% route), 1 logic levels.


Error: The following path exceeds requirements by 2.694ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_cg_fsm/u_sync_anode_phase_en/r_master_en  (from w_clk +)
   Destination:    FF         Data in        u_cg_fsm/u_sync_anode_phase_en/r_slave_en[0]  (to w_div4_clk +)

   Delay:               0.621ns  (41.4% logic, 58.6% route), 1 logic levels.

 Constraint Details:

      0.621ns physical path delay u_cg_fsm/u_sync_anode_phase_en/SLICE_142 to u_cg_fsm/SLICE_208 exceeds
      (delay constraint based on source clock period of 105.263ns and destination clock period of 62.500ns)
     -0.067ns M_HLD and
      0.000ns delay constraint less
     -3.382ns skew requirement (totaling 3.315ns) by 2.694ns

 Physical Path Details:

      Data path u_cg_fsm/u_sync_anode_phase_en/SLICE_142 to u_cg_fsm/SLICE_208:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257    R11C17A.CLK to     R11C17A.Q0 u_cg_fsm/u_sync_anode_phase_en/SLICE_142 (from w_clk)
ROUTE         2     0.364     R11C17A.Q0 to     R11C17C.M0 u_cg_fsm/u_sync_anode_phase_en/r_master_en (to w_div4_clk)
                  --------
                    0.621   (41.4% logic, 58.6% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_osc to u_cg_fsm/u_sync_anode_phase_en/SLICE_142:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       132     2.806        OSC.OSC to    R11C17A.CLK w_clk
                  --------
                    2.806   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_osc to u_cg_fsm/SLICE_208:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       132     2.806        OSC.OSC to     R2C14C.CLK w_clk
REG_DEL     ---     0.296     R2C14C.CLK to      R2C14C.Q0 SLICE_171
ROUTE        32     3.086      R2C14C.Q0 to    R11C17C.CLK w_div4_clk
                  --------
                    6.188   (4.8% logic, 95.2% route), 1 logic levels.


Error: The following path exceeds requirements by 2.676ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_cg_fsm/r_duration[4]  (from w_clk +)
   Destination:    FF         Data in        u_cg_fsm/r_sync_duration[4]  (to w_div4_clk +)

   Delay:               0.639ns  (40.2% logic, 59.8% route), 1 logic levels.

 Constraint Details:

      0.639ns physical path delay u_cg_fsm/SLICE_200 to u_cg_fsm/SLICE_207 exceeds
      (delay constraint based on source clock period of 105.263ns and destination clock period of 62.500ns)
     -0.067ns M_HLD and
      0.000ns delay constraint less
     -3.382ns skew requirement (totaling 3.315ns) by 2.676ns

 Physical Path Details:

      Data path u_cg_fsm/SLICE_200 to u_cg_fsm/SLICE_207:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257     R6C13D.CLK to      R6C13D.Q0 u_cg_fsm/SLICE_200 (from w_clk)
ROUTE         1     0.382      R6C13D.Q0 to      R6C12D.M0 u_cg_fsm/r_duration[4] (to w_div4_clk)
                  --------
                    0.639   (40.2% logic, 59.8% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_osc to u_cg_fsm/SLICE_200:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       132     2.806        OSC.OSC to     R6C13D.CLK w_clk
                  --------
                    2.806   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_osc to u_cg_fsm/SLICE_207:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       132     2.806        OSC.OSC to     R2C14C.CLK w_clk
REG_DEL     ---     0.296     R2C14C.CLK to      R2C14C.Q0 SLICE_171
ROUTE        32     3.086      R2C14C.Q0 to     R6C12D.CLK w_div4_clk
                  --------
                    6.188   (4.8% logic, 95.2% route), 1 logic levels.


Error: The following path exceeds requirements by 2.674ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_cg_fsm/u_sync_search_disabled_channel_phase_end_p/r_master_en  (from w_clk +)
   Destination:    FF         Data in        u_cg_fsm/u_sync_search_disabled_channel_phase_end_p/r_slave_en[0]  (to w_div4_clk +)

   Delay:               0.641ns  (40.1% logic, 59.9% route), 1 logic levels.

 Constraint Details:

      0.641ns physical path delay u_cg_fsm/SLICE_148 to u_cg_fsm/SLICE_253 exceeds
      (delay constraint based on source clock period of 105.263ns and destination clock period of 62.500ns)
     -0.067ns M_HLD and
      0.000ns delay constraint less
     -3.382ns skew requirement (totaling 3.315ns) by 2.674ns

 Physical Path Details:

      Data path u_cg_fsm/SLICE_148 to u_cg_fsm/SLICE_253:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257    R11C17D.CLK to     R11C17D.Q0 u_cg_fsm/SLICE_148 (from w_clk)
ROUTE         2     0.384     R11C17D.Q0 to     R10C17D.M0 u_cg_fsm/u_sync_search_disabled_channel_phase_end_p/r_master_en (to w_div4_clk)
                  --------
                    0.641   (40.1% logic, 59.9% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_osc to u_cg_fsm/SLICE_148:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       132     2.806        OSC.OSC to    R11C17D.CLK w_clk
                  --------
                    2.806   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_osc to u_cg_fsm/SLICE_253:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       132     2.806        OSC.OSC to     R2C14C.CLK w_clk
REG_DEL     ---     0.296     R2C14C.CLK to      R2C14C.Q0 SLICE_171
ROUTE        32     3.086      R2C14C.Q0 to    R10C17D.CLK w_div4_clk
                  --------
                    6.188   (4.8% logic, 95.2% route), 1 logic levels.


Error: The following path exceeds requirements by 2.673ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_cg_fsm/u_sync_trigger/r_master_en  (from w_clk +)
   Destination:    FF         Data in        u_cg_fsm/u_sync_trigger/r_slave_en[0]  (to w_div4_clk +)

   Delay:               0.642ns  (40.0% logic, 60.0% route), 1 logic levels.

 Constraint Details:

      0.642ns physical path delay u_cg_fsm/SLICE_242 to u_cg_fsm/SLICE_12 exceeds
      (delay constraint based on source clock period of 105.263ns and destination clock period of 62.500ns)
     -0.067ns M_HLD and
      0.000ns delay constraint less
     -3.382ns skew requirement (totaling 3.315ns) by 2.673ns

 Physical Path Details:

      Data path u_cg_fsm/SLICE_242 to u_cg_fsm/SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257     R9C11A.CLK to      R9C11A.Q0 u_cg_fsm/SLICE_242 (from w_clk)
ROUTE         2     0.385      R9C11A.Q0 to     R10C11A.M0 u_cg_fsm/u_sync_trigger/r_master_en (to w_div4_clk)
                  --------
                    0.642   (40.0% logic, 60.0% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_osc to u_cg_fsm/SLICE_242:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       132     2.806        OSC.OSC to     R9C11A.CLK w_clk
                  --------
                    2.806   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_osc to u_cg_fsm/SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       132     2.806        OSC.OSC to     R2C14C.CLK w_clk
REG_DEL     ---     0.296     R2C14C.CLK to      R2C14C.Q0 SLICE_171
ROUTE        32     3.086      R2C14C.Q0 to    R10C11A.CLK w_div4_clk
                  --------
                    6.188   (4.8% logic, 95.2% route), 1 logic levels.


Error: The following path exceeds requirements by 2.412ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_cg_fsm/r_duration[7]  (from w_clk +)
   Destination:    FF         Data in        u_cg_fsm/r_sync_duration[7]  (to w_div4_clk +)

   Delay:               0.903ns  (28.5% logic, 71.5% route), 1 logic levels.

 Constraint Details:

      0.903ns physical path delay SLICE_237 to u_cg_fsm/SLICE_240 exceeds
      (delay constraint based on source clock period of 105.263ns and destination clock period of 62.500ns)
     -0.067ns M_HLD and
      0.000ns delay constraint less
     -3.382ns skew requirement (totaling 3.315ns) by 2.412ns

 Physical Path Details:

      Data path SLICE_237 to u_cg_fsm/SLICE_240:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257    R10C13B.CLK to     R10C13B.Q1 SLICE_237 (from w_clk)
ROUTE         1     0.646     R10C13B.Q1 to     R10C12C.M1 u_cg_fsm/r_duration[7] (to w_div4_clk)
                  --------
                    0.903   (28.5% logic, 71.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_osc to SLICE_237:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       132     2.806        OSC.OSC to    R10C13B.CLK w_clk
                  --------
                    2.806   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_osc to u_cg_fsm/SLICE_240:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       132     2.806        OSC.OSC to     R2C14C.CLK w_clk
REG_DEL     ---     0.296     R2C14C.CLK to      R2C14C.Q0 SLICE_171
ROUTE        32     3.086      R2C14C.Q0 to    R10C12C.CLK w_div4_clk
                  --------
                    6.188   (4.8% logic, 95.2% route), 1 logic levels.


Error: The following path exceeds requirements by 2.412ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_cg_fsm/r_duration[6]  (from w_clk +)
   Destination:    FF         Data in        u_cg_fsm/r_sync_duration[6]  (to w_div4_clk +)

   Delay:               0.903ns  (28.5% logic, 71.5% route), 1 logic levels.

 Constraint Details:

      0.903ns physical path delay SLICE_237 to u_cg_fsm/SLICE_240 exceeds
      (delay constraint based on source clock period of 105.263ns and destination clock period of 62.500ns)
     -0.067ns M_HLD and
      0.000ns delay constraint less
     -3.382ns skew requirement (totaling 3.315ns) by 2.412ns

 Physical Path Details:

      Data path SLICE_237 to u_cg_fsm/SLICE_240:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257    R10C13B.CLK to     R10C13B.Q0 SLICE_237 (from w_clk)
ROUTE         1     0.646     R10C13B.Q0 to     R10C12C.M0 u_cg_fsm/r_duration[6] (to w_div4_clk)
                  --------
                    0.903   (28.5% logic, 71.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_osc to SLICE_237:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       132     2.806        OSC.OSC to    R10C13B.CLK w_clk
                  --------
                    2.806   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_osc to u_cg_fsm/SLICE_240:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       132     2.806        OSC.OSC to     R2C14C.CLK w_clk
REG_DEL     ---     0.296     R2C14C.CLK to      R2C14C.Q0 SLICE_171
ROUTE        32     3.086      R2C14C.Q0 to    R10C12C.CLK w_div4_clk
                  --------
                    6.188   (4.8% logic, 95.2% route), 1 logic levels.


Error: The following path exceeds requirements by 2.412ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_cg_fsm/r_rate[4]  (from w_clk +)
   Destination:    FF         Data in        u_cg_fsm/r_sync_rate[4]  (to w_div4_clk +)

   Delay:               0.903ns  (28.5% logic, 71.5% route), 1 logic levels.

 Constraint Details:

      0.903ns physical path delay u_cg_fsm/SLICE_238 to u_cg_fsm/SLICE_203 exceeds
      (delay constraint based on source clock period of 105.263ns and destination clock period of 62.500ns)
     -0.067ns M_HLD and
      0.000ns delay constraint less
     -3.382ns skew requirement (totaling 3.315ns) by 2.412ns

 Physical Path Details:

      Data path u_cg_fsm/SLICE_238 to u_cg_fsm/SLICE_203:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257     R5C14A.CLK to      R5C14A.Q0 u_cg_fsm/SLICE_238 (from w_clk)
ROUTE         1     0.646      R5C14A.Q0 to      R5C13D.M0 u_cg_fsm/r_rate[4] (to w_div4_clk)
                  --------
                    0.903   (28.5% logic, 71.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_osc to u_cg_fsm/SLICE_238:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       132     2.806        OSC.OSC to     R5C14A.CLK w_clk
                  --------
                    2.806   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_osc to u_cg_fsm/SLICE_203:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       132     2.806        OSC.OSC to     R2C14C.CLK w_clk
REG_DEL     ---     0.296     R2C14C.CLK to      R2C14C.Q0 SLICE_171
ROUTE        32     3.086      R2C14C.Q0 to     R5C13D.CLK w_div4_clk
                  --------
                    6.188   (4.8% logic, 95.2% route), 1 logic levels.


Error: The following path exceeds requirements by 2.412ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_cg_fsm/r_duration[5]  (from w_clk +)
   Destination:    FF         Data in        u_cg_fsm/r_sync_duration[5]  (to w_div4_clk +)

   Delay:               0.903ns  (28.5% logic, 71.5% route), 1 logic levels.

 Constraint Details:

      0.903ns physical path delay u_cg_fsm/SLICE_200 to u_cg_fsm/SLICE_207 exceeds
      (delay constraint based on source clock period of 105.263ns and destination clock period of 62.500ns)
     -0.067ns M_HLD and
      0.000ns delay constraint less
     -3.382ns skew requirement (totaling 3.315ns) by 2.412ns

 Physical Path Details:

      Data path u_cg_fsm/SLICE_200 to u_cg_fsm/SLICE_207:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257     R6C13D.CLK to      R6C13D.Q1 u_cg_fsm/SLICE_200 (from w_clk)
ROUTE         1     0.646      R6C13D.Q1 to      R6C12D.M1 u_cg_fsm/r_duration[5] (to w_div4_clk)
                  --------
                    0.903   (28.5% logic, 71.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_osc to u_cg_fsm/SLICE_200:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       132     2.806        OSC.OSC to     R6C13D.CLK w_clk
                  --------
                    2.806   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_osc to u_cg_fsm/SLICE_207:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       132     2.806        OSC.OSC to     R2C14C.CLK w_clk
REG_DEL     ---     0.296     R2C14C.CLK to      R2C14C.Q0 SLICE_171
ROUTE        32     3.086      R2C14C.Q0 to     R6C12D.CLK w_div4_clk
                  --------
                    6.188   (4.8% logic, 95.2% route), 1 logic levels.


================================================================================
<A name="par_twr_pref_1_4"></A>Preference: FREQUENCY NET "w_db_clk" 0.100000 MHz ;
            4 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.688ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_debounce_sw2/r_pb_in[1]  (from w_db_clk +)
   Destination:    FF         Data in        u_debounce_sw2/r_pb_in[2]  (to w_db_clk +)

   Delay:               0.621ns  (41.4% logic, 58.6% route), 1 logic levels.

 Constraint Details:

      0.621ns physical path delay SLICE_163 to SLICE_163 meets
     -0.067ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.067ns) by 0.688ns

 Physical Path Details:

      Data path SLICE_163 to SLICE_163:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257    R10C10A.CLK to     R10C10A.Q0 SLICE_163 (from w_db_clk)
ROUTE         2     0.364     R10C10A.Q0 to     R10C10A.M1 u_debounce_sw2/r_pb_in[1] (to w_db_clk)
                  --------
                    0.621   (41.4% logic, 58.6% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_170 to SLICE_163:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     1.205     R10C23B.Q0 to    R10C10A.CLK w_db_clk
                  --------
                    1.205   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_170 to SLICE_163:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     1.205     R10C23B.Q0 to    R10C10A.CLK w_db_clk
                  --------
                    1.205   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.688ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_debounce_sw1/r_pb_in[1]  (from w_db_clk +)
   Destination:    FF         Data in        u_debounce_sw1/r_pb_in[2]  (to w_db_clk +)

   Delay:               0.621ns  (41.4% logic, 58.6% route), 1 logic levels.

 Constraint Details:

      0.621ns physical path delay SLICE_213 to SLICE_213 meets
     -0.067ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.067ns) by 0.688ns

 Physical Path Details:

      Data path SLICE_213 to SLICE_213:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257    R11C13D.CLK to     R11C13D.Q0 SLICE_213 (from w_db_clk)
ROUTE         2     0.364     R11C13D.Q0 to     R11C13D.M1 u_debounce_sw1/r_pb_in[1] (to w_db_clk)
                  --------
                    0.621   (41.4% logic, 58.6% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_170 to SLICE_213:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     2.085     R10C23B.Q0 to    R11C13D.CLK w_db_clk
                  --------
                    2.085   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_170 to SLICE_213:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     2.085     R10C23B.Q0 to    R11C13D.CLK w_db_clk
                  --------
                    2.085   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 2.099ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_debounce_sw1_r_pb_inio[0]  (from w_db_clk +)
   Destination:    FF         Data in        u_debounce_sw1/r_pb_in[1]  (to w_db_clk +)

   Delay:               1.826ns  (23.8% logic, 76.2% route), 1 logic levels.

 Constraint Details:

      1.826ns physical path delay sw1_pb_MGIOL to SLICE_213 meets
     -0.067ns M_HLD and
      0.000ns delay constraint less
      0.206ns skew requirement (totaling -0.273ns) by 2.099ns

 Physical Path Details:

      Data path sw1_pb_MGIOL to SLICE_213:

   Name    Fanout   Delay (ns)          Site               Resource
C2INP_DEL   ---     0.435    IOL_B8A.CLK to     IOL_B8A.IN sw1_pb_MGIOL (from w_db_clk)
ROUTE         2     1.391     IOL_B8A.IN to     R11C13D.M0 u_debounce_sw1.r_pb_in[0] (to w_db_clk)
                  --------
                    1.826   (23.8% logic, 76.2% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_170 to sw1_pb_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     2.291     R10C23B.Q0 to    IOL_B8A.CLK w_db_clk
                  --------
                    2.291   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_170 to SLICE_213:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     2.085     R10C23B.Q0 to    R11C13D.CLK w_db_clk
                  --------
                    2.085   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 2.881ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_debounce_sw2_r_pb_inio[0]  (from w_db_clk +)
   Destination:    FF         Data in        u_debounce_sw2/r_pb_in[1]  (to w_db_clk +)

   Delay:               1.728ns  (25.2% logic, 74.8% route), 1 logic levels.

 Constraint Details:

      1.728ns physical path delay sw2_pb_MGIOL to SLICE_163 meets
     -0.067ns M_HLD and
      0.000ns delay constraint less
      1.086ns skew requirement (totaling -1.153ns) by 2.881ns

 Physical Path Details:

      Data path sw2_pb_MGIOL to SLICE_163:

   Name    Fanout   Delay (ns)          Site               Resource
C2INP_DEL   ---     0.435   IOL_B12A.CLK to    IOL_B12A.IN sw2_pb_MGIOL (from w_db_clk)
ROUTE         2     1.293    IOL_B12A.IN to     R10C10A.M0 u_debounce_sw2.r_pb_in[0] (to w_db_clk)
                  --------
                    1.728   (25.2% logic, 74.8% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_170 to sw2_pb_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     2.291     R10C23B.Q0 to   IOL_B12A.CLK w_db_clk
                  --------
                    2.291   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_170 to SLICE_163:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     1.205     R10C23B.Q0 to    R10C10A.CLK w_db_clk
                  --------
                    1.205   (0.0% logic, 100.0% route), 0 logic levels.


================================================================================
<A name="par_twr_pref_1_5"></A>Preference: FREQUENCY NET "w_div64_clk_0" 0.100000 MHz ;
            21 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.857ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_div64x64_clk/div64_count[1]  (from w_div64_clk_0 +)
   Destination:    FF         Data in        u_div64x64_clk/div64_count[1]  (to w_div64_clk_0 +)

   Delay:               0.825ns  (55.3% logic, 44.7% route), 2 logic levels.

 Constraint Details:

      0.825ns physical path delay u_div64x64_clk/SLICE_2 to u_div64x64_clk/SLICE_2 meets
     -0.032ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.032ns) by 0.857ns

 Physical Path Details:

      Data path u_div64x64_clk/SLICE_2 to u_div64x64_clk/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257     R2C15B.CLK to      R2C15B.Q0 u_div64x64_clk/SLICE_2 (from w_div64_clk_0)
ROUTE         2     0.369      R2C15B.Q0 to      R2C15B.A0 u_div64x64_clk/div64_count[1]
CTOF_DEL    ---     0.199      R2C15B.A0 to      R2C15B.F0 u_div64x64_clk/SLICE_2
ROUTE         1     0.000      R2C15B.F0 to     R2C15B.DI0 u_div64x64_clk/div64_count_s[1] (to w_div64_clk_0)
                  --------
                    0.825   (55.3% logic, 44.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path u_div64_clk/SLICE_172 to u_div64x64_clk/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     1.451      R6C23D.Q0 to     R2C15B.CLK w_div64_clk_0
                  --------
                    1.451   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_div64_clk/SLICE_172 to u_div64x64_clk/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     1.451      R6C23D.Q0 to     R2C15B.CLK w_div64_clk_0
                  --------
                    1.451   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.857ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_div64x64_clk/div64_count[2]  (from w_div64_clk_0 +)
   Destination:    FF         Data in        u_div64x64_clk/div64_count[2]  (to w_div64_clk_0 +)

   Delay:               0.825ns  (55.3% logic, 44.7% route), 2 logic levels.

 Constraint Details:

      0.825ns physical path delay u_div64x64_clk/SLICE_2 to u_div64x64_clk/SLICE_2 meets
     -0.032ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.032ns) by 0.857ns

 Physical Path Details:

      Data path u_div64x64_clk/SLICE_2 to u_div64x64_clk/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257     R2C15B.CLK to      R2C15B.Q1 u_div64x64_clk/SLICE_2 (from w_div64_clk_0)
ROUTE         2     0.369      R2C15B.Q1 to      R2C15B.A1 u_div64x64_clk/div64_count[2]
CTOF_DEL    ---     0.199      R2C15B.A1 to      R2C15B.F1 u_div64x64_clk/SLICE_2
ROUTE         1     0.000      R2C15B.F1 to     R2C15B.DI1 u_div64x64_clk/div64_count_s[2] (to w_div64_clk_0)
                  --------
                    0.825   (55.3% logic, 44.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path u_div64_clk/SLICE_172 to u_div64x64_clk/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     1.451      R6C23D.Q0 to     R2C15B.CLK w_div64_clk_0
                  --------
                    1.451   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_div64_clk/SLICE_172 to u_div64x64_clk/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     1.451      R6C23D.Q0 to     R2C15B.CLK w_div64_clk_0
                  --------
                    1.451   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.857ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_div64x64_clk/div64_count[3]  (from w_div64_clk_0 +)
   Destination:    FF         Data in        u_div64x64_clk/div64_count[3]  (to w_div64_clk_0 +)

   Delay:               0.825ns  (55.3% logic, 44.7% route), 2 logic levels.

 Constraint Details:

      0.825ns physical path delay u_div64x64_clk/SLICE_1 to u_div64x64_clk/SLICE_1 meets
     -0.032ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.032ns) by 0.857ns

 Physical Path Details:

      Data path u_div64x64_clk/SLICE_1 to u_div64x64_clk/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257     R2C15C.CLK to      R2C15C.Q0 u_div64x64_clk/SLICE_1 (from w_div64_clk_0)
ROUTE         2     0.369      R2C15C.Q0 to      R2C15C.A0 u_div64x64_clk/div64_count[3]
CTOF_DEL    ---     0.199      R2C15C.A0 to      R2C15C.F0 u_div64x64_clk/SLICE_1
ROUTE         1     0.000      R2C15C.F0 to     R2C15C.DI0 u_div64x64_clk/div64_count_s[3] (to w_div64_clk_0)
                  --------
                    0.825   (55.3% logic, 44.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path u_div64_clk/SLICE_172 to u_div64x64_clk/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     1.451      R6C23D.Q0 to     R2C15C.CLK w_div64_clk_0
                  --------
                    1.451   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_div64_clk/SLICE_172 to u_div64x64_clk/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     1.451      R6C23D.Q0 to     R2C15C.CLK w_div64_clk_0
                  --------
                    1.451   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.857ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_div64x64_clk/r_gen_clk  (from w_div64_clk_0 +)
   Destination:    FF         Data in        u_div64x64_clk/r_gen_clk  (to w_div64_clk_0 +)

   Delay:               0.825ns  (55.3% logic, 44.7% route), 2 logic levels.

 Constraint Details:

      0.825ns physical path delay u_div64x64_clk/SLICE_173 to u_div64x64_clk/SLICE_173 meets
     -0.032ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.032ns) by 0.857ns

 Physical Path Details:

      Data path u_div64x64_clk/SLICE_173 to u_div64x64_clk/SLICE_173:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257     R2C15D.CLK to      R2C15D.Q0 u_div64x64_clk/SLICE_173 (from w_div64_clk_0)
ROUTE         3     0.369      R2C15D.Q0 to      R2C15D.A0 w_div64x64_clk_0
CTOF_DEL    ---     0.199      R2C15D.A0 to      R2C15D.F0 u_div64x64_clk/SLICE_173
ROUTE         1     0.000      R2C15D.F0 to     R2C15D.DI0 u_div64x64_clk/r_gen_clk_0_1 (to w_div64_clk_0)
                  --------
                    0.825   (55.3% logic, 44.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path u_div64_clk/SLICE_172 to u_div64x64_clk/SLICE_173:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     1.451      R6C23D.Q0 to     R2C15D.CLK w_div64_clk_0
                  --------
                    1.451   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_div64_clk/SLICE_172 to u_div64x64_clk/SLICE_173:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     1.451      R6C23D.Q0 to     R2C15D.CLK w_div64_clk_0
                  --------
                    1.451   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.857ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_div64x64_clk/div64_count[0]  (from w_div64_clk_0 +)
   Destination:    FF         Data in        u_div64x64_clk/div64_count[0]  (to w_div64_clk_0 +)

   Delay:               0.825ns  (55.3% logic, 44.7% route), 2 logic levels.

 Constraint Details:

      0.825ns physical path delay u_div64x64_clk/SLICE_3 to u_div64x64_clk/SLICE_3 meets
     -0.032ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.032ns) by 0.857ns

 Physical Path Details:

      Data path u_div64x64_clk/SLICE_3 to u_div64x64_clk/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257     R2C15A.CLK to      R2C15A.Q1 u_div64x64_clk/SLICE_3 (from w_div64_clk_0)
ROUTE         2     0.369      R2C15A.Q1 to      R2C15A.A1 u_div64x64_clk/div64_count[0]
CTOF_DEL    ---     0.199      R2C15A.A1 to      R2C15A.F1 u_div64x64_clk/SLICE_3
ROUTE         1     0.000      R2C15A.F1 to     R2C15A.DI1 u_div64x64_clk/div64_count_s[0] (to w_div64_clk_0)
                  --------
                    0.825   (55.3% logic, 44.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path u_div64_clk/SLICE_172 to u_div64x64_clk/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     1.451      R6C23D.Q0 to     R2C15A.CLK w_div64_clk_0
                  --------
                    1.451   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_div64_clk/SLICE_172 to u_div64x64_clk/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     1.451      R6C23D.Q0 to     R2C15A.CLK w_div64_clk_0
                  --------
                    1.451   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.857ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_div64x64_clk/div64_count[4]  (from w_div64_clk_0 +)
   Destination:    FF         Data in        u_div64x64_clk/div64_count[4]  (to w_div64_clk_0 +)

   Delay:               0.825ns  (55.3% logic, 44.7% route), 2 logic levels.

 Constraint Details:

      0.825ns physical path delay u_div64x64_clk/SLICE_1 to u_div64x64_clk/SLICE_1 meets
     -0.032ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.032ns) by 0.857ns

 Physical Path Details:

      Data path u_div64x64_clk/SLICE_1 to u_div64x64_clk/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257     R2C15C.CLK to      R2C15C.Q1 u_div64x64_clk/SLICE_1 (from w_div64_clk_0)
ROUTE         2     0.369      R2C15C.Q1 to      R2C15C.A1 u_div64x64_clk/div64_count[4]
CTOF_DEL    ---     0.199      R2C15C.A1 to      R2C15C.F1 u_div64x64_clk/SLICE_1
ROUTE         1     0.000      R2C15C.F1 to     R2C15C.DI1 u_div64x64_clk/div64_count_s[4] (to w_div64_clk_0)
                  --------
                    0.825   (55.3% logic, 44.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path u_div64_clk/SLICE_172 to u_div64x64_clk/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     1.451      R6C23D.Q0 to     R2C15C.CLK w_div64_clk_0
                  --------
                    1.451   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_div64_clk/SLICE_172 to u_div64x64_clk/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     1.451      R6C23D.Q0 to     R2C15C.CLK w_div64_clk_0
                  --------
                    1.451   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.134ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_div64x64_clk/div64_count[1]  (from w_div64_clk_0 +)
   Destination:    FF         Data in        u_div64x64_clk/div64_count[2]  (to w_div64_clk_0 +)

   Delay:               1.102ns  (66.5% logic, 33.5% route), 2 logic levels.

 Constraint Details:

      1.102ns physical path delay u_div64x64_clk/SLICE_2 to u_div64x64_clk/SLICE_2 meets
     -0.032ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.032ns) by 1.134ns

 Physical Path Details:

      Data path u_div64x64_clk/SLICE_2 to u_div64x64_clk/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257     R2C15B.CLK to      R2C15B.Q0 u_div64x64_clk/SLICE_2 (from w_div64_clk_0)
ROUTE         2     0.369      R2C15B.Q0 to      R2C15B.A0 u_div64x64_clk/div64_count[1]
CTOF1_DEL   ---     0.476      R2C15B.A0 to      R2C15B.F1 u_div64x64_clk/SLICE_2
ROUTE         1     0.000      R2C15B.F1 to     R2C15B.DI1 u_div64x64_clk/div64_count_s[2] (to w_div64_clk_0)
                  --------
                    1.102   (66.5% logic, 33.5% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path u_div64_clk/SLICE_172 to u_div64x64_clk/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     1.451      R6C23D.Q0 to     R2C15B.CLK w_div64_clk_0
                  --------
                    1.451   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_div64_clk/SLICE_172 to u_div64x64_clk/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     1.451      R6C23D.Q0 to     R2C15B.CLK w_div64_clk_0
                  --------
                    1.451   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.134ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_div64x64_clk/div64_count[3]  (from w_div64_clk_0 +)
   Destination:    FF         Data in        u_div64x64_clk/div64_count[4]  (to w_div64_clk_0 +)

   Delay:               1.102ns  (66.5% logic, 33.5% route), 2 logic levels.

 Constraint Details:

      1.102ns physical path delay u_div64x64_clk/SLICE_1 to u_div64x64_clk/SLICE_1 meets
     -0.032ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.032ns) by 1.134ns

 Physical Path Details:

      Data path u_div64x64_clk/SLICE_1 to u_div64x64_clk/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257     R2C15C.CLK to      R2C15C.Q0 u_div64x64_clk/SLICE_1 (from w_div64_clk_0)
ROUTE         2     0.369      R2C15C.Q0 to      R2C15C.A0 u_div64x64_clk/div64_count[3]
CTOF1_DEL   ---     0.476      R2C15C.A0 to      R2C15C.F1 u_div64x64_clk/SLICE_1
ROUTE         1     0.000      R2C15C.F1 to     R2C15C.DI1 u_div64x64_clk/div64_count_s[4] (to w_div64_clk_0)
                  --------
                    1.102   (66.5% logic, 33.5% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path u_div64_clk/SLICE_172 to u_div64x64_clk/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     1.451      R6C23D.Q0 to     R2C15C.CLK w_div64_clk_0
                  --------
                    1.451   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_div64_clk/SLICE_172 to u_div64x64_clk/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     1.451      R6C23D.Q0 to     R2C15C.CLK w_div64_clk_0
                  --------
                    1.451   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.374ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_div64x64_clk/div64_count[2]  (from w_div64_clk_0 +)
   Destination:    FF         Data in        u_div64x64_clk/r_gen_clk  (to w_div64_clk_0 +)

   Delay:               1.342ns  (48.8% logic, 51.2% route), 3 logic levels.

 Constraint Details:

      1.342ns physical path delay u_div64x64_clk/SLICE_2 to u_div64x64_clk/SLICE_173 meets
     -0.032ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.032ns) by 1.374ns

 Physical Path Details:

      Data path u_div64x64_clk/SLICE_2 to u_div64x64_clk/SLICE_173:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257     R2C15B.CLK to      R2C15B.Q1 u_div64x64_clk/SLICE_2 (from w_div64_clk_0)
ROUTE         2     0.441      R2C15B.Q1 to      R2C15D.C1 u_div64x64_clk/div64_count[2]
CTOF_DEL    ---     0.199      R2C15D.C1 to      R2C15D.F1 u_div64x64_clk/SLICE_173
ROUTE         1     0.246      R2C15D.F1 to      R2C15D.C0 u_div64x64_clk/div64_count15
CTOF_DEL    ---     0.199      R2C15D.C0 to      R2C15D.F0 u_div64x64_clk/SLICE_173
ROUTE         1     0.000      R2C15D.F0 to     R2C15D.DI0 u_div64x64_clk/r_gen_clk_0_1 (to w_div64_clk_0)
                  --------
                    1.342   (48.8% logic, 51.2% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path u_div64_clk/SLICE_172 to u_div64x64_clk/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     1.451      R6C23D.Q0 to     R2C15B.CLK w_div64_clk_0
                  --------
                    1.451   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_div64_clk/SLICE_172 to u_div64x64_clk/SLICE_173:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     1.451      R6C23D.Q0 to     R2C15D.CLK w_div64_clk_0
                  --------
                    1.451   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.447ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_div64x64_clk/div64_count[2]  (from w_div64_clk_0 +)
   Destination:    FF         Data in        u_div64x64_clk/div64_count[3]  (to w_div64_clk_0 +)

   Delay:               1.415ns  (73.9% logic, 26.1% route), 3 logic levels.

 Constraint Details:

      1.415ns physical path delay u_div64x64_clk/SLICE_2 to u_div64x64_clk/SLICE_1 meets
     -0.032ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.032ns) by 1.447ns

 Physical Path Details:

      Data path u_div64x64_clk/SLICE_2 to u_div64x64_clk/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257     R2C15B.CLK to      R2C15B.Q1 u_div64x64_clk/SLICE_2 (from w_div64_clk_0)
ROUTE         2     0.369      R2C15B.Q1 to      R2C15B.A1 u_div64x64_clk/div64_count[2]
C1TOFCO_DE  ---     0.476      R2C15B.A1 to     R2C15B.FCO u_div64x64_clk/SLICE_2
ROUTE         1     0.000     R2C15B.FCO to     R2C15C.FCI u_div64x64_clk/div64_count_cry[2]
FCITOF0_DE  ---     0.313     R2C15C.FCI to      R2C15C.F0 u_div64x64_clk/SLICE_1
ROUTE         1     0.000      R2C15C.F0 to     R2C15C.DI0 u_div64x64_clk/div64_count_s[3] (to w_div64_clk_0)
                  --------
                    1.415   (73.9% logic, 26.1% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path u_div64_clk/SLICE_172 to u_div64x64_clk/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     1.451      R6C23D.Q0 to     R2C15B.CLK w_div64_clk_0
                  --------
                    1.451   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_div64_clk/SLICE_172 to u_div64x64_clk/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     1.451      R6C23D.Q0 to     R2C15C.CLK w_div64_clk_0
                  --------
                    1.451   (0.0% logic, 100.0% route), 0 logic levels.


================================================================================
<A name="par_twr_pref_1_6"></A>Preference: FREQUENCY NET "w_div64x64_clk_0" 0.100000 MHz ;
            3 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.857ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_div2_clk/div2_count  (from w_div64x64_clk_0 +)
   Destination:    FF         Data in        u_div2_clk/div2_count  (to w_div64x64_clk_0 +)

   Delay:               0.825ns  (55.3% logic, 44.7% route), 2 logic levels.

 Constraint Details:

      0.825ns physical path delay SLICE_164 to SLICE_164 meets
     -0.032ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.032ns) by 0.857ns

 Physical Path Details:

      Data path SLICE_164 to SLICE_164:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257    R10C21A.CLK to     R10C21A.Q0 SLICE_164 (from w_div64x64_clk_0)
ROUTE         2     0.369     R10C21A.Q0 to     R10C21A.A0 u_div2_clk/div2_count
CTOF_DEL    ---     0.199     R10C21A.A0 to     R10C21A.F0 SLICE_164
ROUTE         1     0.000     R10C21A.F0 to    R10C21A.DI0 u_div2_clk/div2_count_i (to w_div64x64_clk_0)
                  --------
                    0.825   (55.3% logic, 44.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path u_div64x64_clk/SLICE_173 to SLICE_164:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         3     2.067      R2C15D.Q0 to    R10C21A.CLK w_div64x64_clk_0
                  --------
                    2.067   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_div64x64_clk/SLICE_173 to SLICE_164:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         3     2.067      R2C15D.Q0 to    R10C21A.CLK w_div64x64_clk_0
                  --------
                    2.067   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.857ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_div2_clk/r_gen_clk  (from w_div64x64_clk_0 +)
   Destination:    FF         Data in        u_div2_clk/r_gen_clk  (to w_div64x64_clk_0 +)

   Delay:               0.825ns  (55.3% logic, 44.7% route), 2 logic levels.

 Constraint Details:

      0.825ns physical path delay SLICE_170 to SLICE_170 meets
     -0.032ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.032ns) by 0.857ns

 Physical Path Details:

      Data path SLICE_170 to SLICE_170:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257    R10C23B.CLK to     R10C23B.Q0 SLICE_170 (from w_div64x64_clk_0)
ROUTE         5     0.369     R10C23B.Q0 to     R10C23B.A0 w_db_clk
CTOF_DEL    ---     0.199     R10C23B.A0 to     R10C23B.F0 SLICE_170
ROUTE         1     0.000     R10C23B.F0 to    R10C23B.DI0 u_div2_clk/r_gen_clk_0_2 (to w_div64x64_clk_0)
                  --------
                    0.825   (55.3% logic, 44.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path u_div64x64_clk/SLICE_173 to SLICE_170:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         3     1.775      R2C15D.Q0 to    R10C23B.CLK w_div64x64_clk_0
                  --------
                    1.775   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_div64x64_clk/SLICE_173 to SLICE_170:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         3     1.775      R2C15D.Q0 to    R10C23B.CLK w_div64x64_clk_0
                  --------
                    1.775   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.241ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_div2_clk/div2_count  (from w_div64x64_clk_0 +)
   Destination:    FF         Data in        u_div2_clk/r_gen_clk  (to w_div64x64_clk_0 +)

   Delay:               0.917ns  (49.7% logic, 50.3% route), 2 logic levels.

 Constraint Details:

      0.917ns physical path delay SLICE_164 to SLICE_170 meets
     -0.032ns DIN_HLD and
      0.000ns delay constraint less
      0.292ns skew requirement (totaling -0.324ns) by 1.241ns

 Physical Path Details:

      Data path SLICE_164 to SLICE_170:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257    R10C21A.CLK to     R10C21A.Q0 SLICE_164 (from w_div64x64_clk_0)
ROUTE         2     0.461     R10C21A.Q0 to     R10C23B.C0 u_div2_clk/div2_count
CTOF_DEL    ---     0.199     R10C23B.C0 to     R10C23B.F0 SLICE_170
ROUTE         1     0.000     R10C23B.F0 to    R10C23B.DI0 u_div2_clk/r_gen_clk_0_2 (to w_div64x64_clk_0)
                  --------
                    0.917   (49.7% logic, 50.3% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path u_div64x64_clk/SLICE_173 to SLICE_164:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         3     2.067      R2C15D.Q0 to    R10C21A.CLK w_div64x64_clk_0
                  --------
                    2.067   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_div64x64_clk/SLICE_173 to SLICE_170:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         3     1.775      R2C15D.Q0 to    R10C23B.CLK w_div64x64_clk_0
                  --------
                    1.775   (0.0% logic, 100.0% route), 0 logic levels.


================================================================================
<A name="par_twr_pref_1_7"></A>Preference: BLOCK PATH FROM CLKNET "w_clk" TO CLKNET "sw1_az" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_8"></A>Preference: BLOCK PATH FROM CLKNET "sw1_az" TO CLKNET "w_clk" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_9"></A>Preference: BLOCK PATH FROM CLKNET "sw2_az" TO CLKNET "w_clk" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_10"></A>Preference: BLOCK PATH FROM CLKNET "sw2_az" TO CLKNET "sw1_az" ;
            0 items scored.
--------------------------------------------------------------------------------

<A name="ptwr_hold_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "w_clk" 9.500000 MHz ;    |     0.000 ns|     0.686 ns|   1  
                                        |             |             |
FREQUENCY NET "sw1_az" 0.100000 MHz ;   |     0.000 ns|     0.858 ns|   2  
                                        |             |             |
FREQUENCY NET "sw2_az" 0.100000 MHz ;   |     0.000 ns|     0.927 ns|   2  
                                        |             |             |
FREQUENCY NET "w_div4_clk" 16.000000    |             |             |
MHz ;                                   |     0.000 ns|    -2.696 ns|   1 *
                                        |             |             |
FREQUENCY NET "w_db_clk" 0.100000 MHz ; |     0.000 ns|     0.688 ns|   1  
                                        |             |             |
FREQUENCY NET "w_div64_clk_0" 0.100000  |             |             |
MHz ;                                   |     0.000 ns|     0.857 ns|   2  
                                        |             |             |
FREQUENCY NET "w_div64x64_clk_0"        |             |             |
0.100000 MHz ;                          |     0.000 ns|     0.857 ns|   2  
                                        |             |             |
----------------------------------------------------------------------------


1 preference(marked by "*" above) not met.

----------------------------------------------------------------------------
Critical Nets                           |   Loads|  Errors| % of total
----------------------------------------------------------------------------
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=u_cg_fsm/r_duration_cnte">u_cg_fsm/r_duration_cnte</a>                |       5|      10|     25.64%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=u_cg_fsm/w_debug_fsm_led[5]">u_cg_fsm/w_debug_fsm_led[5]</a>             |       4|       5|     12.82%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=u_cg_fsm/w_debug_fsm_led[3]">u_cg_fsm/w_debug_fsm_led[3]</a>             |       4|       5|     12.82%
                                        |        |        |
----------------------------------------------------------------------------


<A name="ptwr_hold_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 7 clocks:

Clock Domain: w_div64x64_clk_0   Source: u_div64x64_clk/SLICE_173.Q0   Loads: 3
   Covered under: FREQUENCY NET "w_div64x64_clk_0" 0.100000 MHz ;

Clock Domain: w_div64_clk_0   Source: u_div64_clk/SLICE_172.Q0   Loads: 5
   Covered under: FREQUENCY NET "w_div64_clk_0" 0.100000 MHz ;

Clock Domain: w_div4_clk   Source: SLICE_171.Q0   Loads: 32
   Covered under: FREQUENCY NET "w_div4_clk" 16.000000 MHz ;

   Data transfers from:
   Clock Domain: w_clk   Source: internal_osc.OSC
      Covered under: FREQUENCY NET "w_div4_clk" 16.000000 MHz ;   Transfers: 23

Clock Domain: w_db_clk   Source: SLICE_170.Q0   Loads: 5
   Covered under: FREQUENCY NET "w_db_clk" 0.100000 MHz ;

Clock Domain: w_clk   Source: internal_osc.OSC   Loads: 132
   Covered under: FREQUENCY NET "w_clk" 9.500000 MHz ;

   Data transfers from:
   Clock Domain: w_div4_clk   Source: SLICE_171.Q0
      Covered under: FREQUENCY NET "w_clk" 9.500000 MHz ;   Transfers: 23

   Clock Domain: w_db_clk   Source: SLICE_170.Q0
      Covered under: FREQUENCY NET "w_clk" 9.500000 MHz ;   Transfers: 6

   Clock Domain: sw2_az   Source: sw2_a.PAD
      Not reported because source and destination domains are unrelated.
      Blocked under: BLOCK PATH FROM CLKNET "sw2_az" TO CLKNET "w_clk" ;

   Clock Domain: sw1_az   Source: sw1_a.PAD
      Not reported because source and destination domains are unrelated.
      Blocked under: BLOCK PATH FROM CLKNET "sw1_az" TO CLKNET "w_clk" ;

Clock Domain: sw2_az   Source: sw2_a.PAD   Loads: 4
   Covered under: FREQUENCY NET "sw2_az" 0.100000 MHz ;

Clock Domain: sw1_az   Source: sw1_a.PAD   Loads: 7
   Covered under: FREQUENCY NET "sw1_az" 0.100000 MHz ;

   Data transfers from:
   Clock Domain: w_clk   Source: internal_osc.OSC
      Not reported because source and destination domains are unrelated.
      Blocked under: BLOCK PATH FROM CLKNET "w_clk" TO CLKNET "sw1_az" ;

   Clock Domain: sw2_az   Source: sw2_a.PAD
      Not reported because source and destination domains are unrelated.
      To report these transfers please refer to preference CLKSKEWDIFF to define
      external clock skew between clock ports.
      Blocked under: BLOCK PATH FROM CLKNET "sw2_az" TO CLKNET "sw1_az" ;


<A name="ptwr_hold_ts"></A><B><U><big>Timing summary (Hold):</big></U></B>
---------------

Timing errors: 39  Score: 76122
Cumulative negative slack: 76122

Constraints cover 9508 paths, 11 nets, and 1343 connections (79.85% coverage)



<A name="ptwr_ts"></A><B><U><big>Timing summary (Setup and Hold):</big></U></B>
---------------

Timing errors: 47 (setup), 39 (hold)
Score: 26612192 (setup), 76122 (hold)
Cumulative negative slack: 26688314 (26612192+76122)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------




<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
