// Seed: 3247612295
module module_0 (
    output tri1 id_0,
    input  tri1 id_1,
    output wand id_2
);
endmodule
module module_1 #(
    parameter id_2 = 32'd22
) (
    input supply1 id_0,
    input tri0 id_1,
    input tri0 _id_2,
    output wand id_3
);
  tri0 id_5;
  always @(posedge 1 == id_0) begin : LABEL_0
    $clog2(15);
    ;
  end
  logic [-1 : 1] id_6;
  ;
  wire  id_7;
  tri0  id_8 = -1;
  logic id_9;
  module_0 modCall_1 (
      id_3,
      id_0,
      id_3
  );
  assign modCall_1.id_1 = 0;
  logic [-1  !=  {  id_2  ,  -1  } : -1] id_10;
  ;
  logic id_11 = -1;
  assign id_5 = id_7 !=? id_9;
  logic id_12;
  wire  id_13;
  wire  id_14;
  wand  id_15;
  assign id_15 = id_5 ? -1'b0 : id_5 ? id_2 : id_6;
  wire id_16;
  wire id_17;
  wire id_18;
endmodule
