/**
 * @file RMSNormStage.cpp
 * @brief Implementation of RMSNormStage
 */

#include "RMSNormStage.h"
#include "../../../utils/DebugEnv.h"
#include "../../../tensors/Tensors.h"
#include "../../../utils/Logger.h"
#include "../../../kernels/KernelFactory.h"

namespace llaminar2
{

    // =============================================================================
    // RMSNormStage Implementation (Type-Safe via IActivationTensor)
    // =============================================================================

    RMSNormStage::RMSNormStage(Params params)
        : IComputeStage(params.device_id), params_(std::move(params))
    {
    }

    bool RMSNormStage::execute(IDeviceContext *ctx)
    {
        if (!ensureContext(ctx, "RMSNormStage"))
        {
            return false;
        }

        if (!ensureRequiredPointers("RMSNormStage", {
                                                        {"input", params_.input},
                                                        {"output", params_.output},
                                                        {"gamma", params_.gamma},
                                                    }))
        {
            return false;
        }

        // Cast ITensor* to TensorBase* for CPU operations
        auto *input_base = requireTensorBasePtr(params_.input, "input");
        auto *gamma_base = requireTensorBasePtr(params_.gamma, "gamma");
        auto *output_base = requireTensorBasePtr(params_.output, "output");
        if (!input_base || !gamma_base || !output_base)
        {
            LOG_ERROR("[RMSNormStage] GPU tensors not yet supported");
            return false;
        }

        // === Stage Tracing (Task 3) ===
        traceInput("input", params_.input);
        traceInput("gamma", params_.gamma);

        // Use explicit seq_len if provided, otherwise derive from tensor dimensions
        // CRITICAL: For pre-allocated buffers, params_.seq_len must be set to avoid
        // processing garbage data beyond the actual sequence
        const int seq_len = params_.seq_len > 0 ? params_.seq_len : static_cast<int>(input_base->rows());
        const int hidden_dim = static_cast<int>(input_base->cols());

        // Create kernel via KernelFactory with automatic type dispatch
        auto dev_type = llaminar::v2::kernels::KernelFactory::getDeviceType(params_.device_id);

        LOG_DEBUG("[RMSNormStage] Execute: seq_len=" << seq_len
                                                     << " hidden_dim=" << hidden_dim
                                                     << " eps=" << params_.eps
                                                     << " tensor_type=" << input_base->dtype_name()
                                                     << " device=" << static_cast<int>(dev_type));

        // DEBUG: Log input for parity debugging (guard expensive fp32_data() call)
        // Skip on GPU to avoid D2H transfers in multi-device execution
        if (Logger::getInstance().shouldLog(LogLevel::VERBOSITY_DEBUG) && !params_.device_id.is_gpu())
        {
            const float *in_data = params_.input->fp32_data();
            if (in_data)
            {
                LOG_DEBUG("[RMSNormStage] input[0:8]=" << std::setprecision(6)
                                                       << in_data[0] << "," << in_data[1] << "," << in_data[2] << "," << in_data[3] << ","
                                                       << in_data[4] << "," << in_data[5] << "," << in_data[6] << "," << in_data[7]
                                                       << " device_id=" << params_.device_id.to_string());
            }
        }
        auto *kernel = getOrRefreshKernelByTensorType(
            cached_kernel_,
            cached_kernel_tensor_type_,
            input_base,
            [&]()
            {
                return llaminar::v2::kernels::KernelFactory::getOrCreateRMSNorm(input_base, params_.device_id);
            });
        if (!kernel)
        {
            LOG_ERROR("[RMSNormStage] Failed to create RMSNorm kernel for type "
                      << input_base->dtype_name());
            return false;
        }

        // Thread GPU stream for graph capture
        bindStageStream(kernel);

        // Apply subtract_one transform if needed: gamma_effective = 1.0 + gamma_stored
        // This creates a transformed gamma tensor once and reuses it across calls.
        const TensorBase *effective_gamma = gamma_base;
        if (params_.subtract_one)
        {
            if (!subtract_one_gamma_ ||
                subtract_one_gamma_->numel() != gamma_base->numel())
            {
                subtract_one_gamma_ = std::make_shared<FP32Tensor>(
                    gamma_base->shape(), DeviceId::cpu());
                const float *src = gamma_base->data();
                float *dst = subtract_one_gamma_->mutable_data();
                for (size_t i = 0; i < gamma_base->numel(); ++i)
                {
                    dst[i] = 1.0f + src[i];
                }
                LOG_DEBUG("[RMSNormStage] Applied subtract_one transform to gamma ("
                          << gamma_base->numel() << " elements)");
            }
            effective_gamma = subtract_one_gamma_.get();
        }

        // apply_tensor handles input != output cases internally
        bool success = kernel->apply_tensor(
            input_base,
            effective_gamma,
            output_base,
            seq_len,
            hidden_dim,
            params_.eps,
            params_.mpi_ctx,
            params_.device_id.toKernelDeviceIndex());

        // DEBUG: Log RMSNorm output for parity debugging (guard expensive fp32_data() call)
        // Skip on GPU to avoid D2H transfers in multi-device execution
        if (success && Logger::getInstance().shouldLog(LogLevel::VERBOSITY_DEBUG) && !params_.device_id.is_gpu())
        {
            // Get output from host after GPU kernel (if GPU, needs sync)
            const float *out_data = params_.output->fp32_data();
            if (out_data)
            {
                LOG_DEBUG("[RMSNormStage] output[0:8]=" << std::setprecision(6)
                                                        << out_data[0] << "," << out_data[1] << "," << out_data[2] << "," << out_data[3] << ","
                                                        << out_data[4] << "," << out_data[5] << "," << out_data[6] << "," << out_data[7]
                                                        << " device_id=" << params_.device_id.to_string());
            }
        }

        // === Stage Tracing (Task 3) ===
        if (success)
            traceOutput("output", params_.output);
        return success;
    }

    size_t RMSNormStage::estimatedFlops() const
    {
        if (!params_.input)
            return 0;

        const int seq_len = params_.seq_len > 0 ? params_.seq_len : static_cast<int>(params_.input->rows());
        const int hidden_dim = static_cast<int>(params_.input->cols());
        // Per row: hidden_dim squares + hidden_dim adds + sqrt + div + hidden_dim muls
        // Approximately 4 * hidden_dim FLOPs per row
        return static_cast<size_t>(4) * seq_len * hidden_dim;
    }

    size_t RMSNormStage::estimatedMemoryBytes() const
    {
        if (!params_.input)
            return 0;

        const int seq_len = params_.seq_len > 0 ? params_.seq_len : static_cast<int>(params_.input->rows());
        const int hidden_dim = static_cast<int>(params_.input->cols());
        // Read input + gamma, write output (in-place, so same buffer)
        size_t input_bytes = static_cast<size_t>(seq_len) * hidden_dim * sizeof(float);
        size_t gamma_bytes = static_cast<size_t>(hidden_dim) * sizeof(float);
        return 2 * input_bytes + gamma_bytes; // Read + write + gamma
    }

    bool RMSNormStage::supportsBackend(ComputeBackendType backend) const
    {
        switch (backend)
        {
        case ComputeBackendType::CPU:
            return true;
#ifdef HAVE_CUDA
        case ComputeBackendType::GPU_CUDA:
            return true; // CUDARMSNormKernelT is available via KernelFactory
#endif
#ifdef HAVE_ROCM
        case ComputeBackendType::GPU_ROCM:
            return true; // ROCmRMSNormKernelT is available via KernelFactory
#endif
        default:
            return false;
        }
    }

    StageDumpInfo RMSNormStage::buildDumpInfoImpl() const
    {
        StageDumpInfo info;

        if (!params_.input)
            return info;

        const int seq_len = params_.seq_len > 0 ? params_.seq_len : static_cast<int>(params_.input->rows());
        const int hidden_dim = static_cast<int>(params_.input->cols());

        // Use TensorBase* overload for type-safe FP32 extraction (handles Q8_1)
        info.addInput("input", params_.input, seq_len, hidden_dim);

        // Gamma weights
        if (params_.gamma)
        {
            info.addInput("gamma", params_.gamma, 1, hidden_dim);
        }

        // Output - use TensorBase* overload
        info.addOutput("output", params_.output, seq_len, hidden_dim);

        // Scalar params
        info.addScalarInt("seq_len", seq_len);
        info.addScalarInt("hidden_dim", hidden_dim);
        info.addScalar("eps", params_.eps);

        return info;
    }

    StageBufferRequirements RMSNormStage::getBufferRequirements() const
    {
        StageBufferRequirements reqs;

        if (!params_.input)
            return reqs; // Empty if tensors not set

        // Get dimensions from tensors
        const size_t seq_len = params_.seq_len > 0
                                   ? static_cast<size_t>(params_.seq_len)
                                   : params_.input->rows();
        const size_t hidden_dim = params_.input->cols();

        // Convert tensor type to buffer tensor type
        BufferTensorType buf_type = toBufferTensorType(params_.input->native_type());

        // INPUT buffer (may be in-place with output)
        reqs.addInput("input", {seq_len, hidden_dim}, buf_type);

        // OUTPUT buffer
        if (params_.output)
        {
            reqs.addOutput("output", {seq_len, hidden_dim}, buf_type);
        }

        // WEIGHT buffer (gamma - always FP32)
        if (params_.gamma)
        {
            reqs.addWeight("gamma", {hidden_dim}, BufferTensorType::FP32);
        }

        return reqs;
    }

    StageBufferContract RMSNormStage::bufferContract() const
    {
        if (!params_.input_buffer_id || !params_.output_buffer_id)
            return {};

        auto contract = StageBufferContract::build();

        if (*params_.input_buffer_id == *params_.output_buffer_id)
        {
            contract.addInOut(*params_.input_buffer_id);
        }
        else
        {
            contract.addInput(*params_.input_buffer_id);
            contract.addOutput(*params_.output_buffer_id);
        }

        // Gamma is a model weight, not arena-managed
        if (params_.gamma)
            contract.addWeight(const_cast<ITensor *>(params_.gamma));

        return contract;
    }

} // namespace llaminar2
