AuthorID,Author,Date,Content,Attachments,Reactions
"840182560252624916","logic_anarchy","2025-11-30T00:28:50.7950000+00:00","Dear @LukeW , @mole99 

The previous code corrupted the entire netlist for the control signals. I checked your riscvboy-180 implementation and saw that your anchor tricky style approach works for synthesis.  Can I  simply declare rst_pad as a false path in sdc?","project-template_media/image-5D7D1.png",""
"840182560252624916","logic_anarchy","2025-11-30T00:31:13.8110000+00:00","","project-template_media/message-723E6.txt",""
"691780627338625077","rebelmike","2025-11-30T00:53:57.0570000+00:00","Would an `if` inside a `generate` block do what you need?","",""
"220639106915368960","tholin","2025-11-30T00:54:42.1800000+00:00","Yes","",""
"840182560252624916","logic_anarchy","2025-11-30T01:50:16.8870000+00:00","During gate-level simulation I found that **CEN has to remain high for one clock cycle**. I had previously hardwired it to 0, but I‚Äôve now combined it with `reset_n`, so the SRAM is operational.","project-template_media/image-1AA63.png",""
"840182560252624916","logic_anarchy","2025-11-30T01:50:33.1240000+00:00","","project-template_media/image-638B3.png",""
"803213471402688522","_luke_w_","2025-11-30T01:51:06.8850000+00:00","I am fairly certain the `cen_fell` thing is a bug in the RAM model where they don't initialise all of their variables","",""
"840182560252624916","logic_anarchy","2025-11-30T01:51:43.1900000+00:00","","project-template_media/image-A2BF5.png",""
"803213471402688522","_luke_w_","2025-11-30T01:52:47.4140000+00:00","ah maybe I had a separate issue which is the model doesn't accept the first access if you start up with CSn high","",""
"803213471402688522","_luke_w_","2025-11-30T01:53:11.0200000+00:00","I haven't looked at the schematic for the SRAM but that would be a super weird requirement ü§î","",""
"840182560252624916","logic_anarchy","2025-11-30T01:53:35.4760000+00:00","My caches are working!","","üëç (1)"
"803213471402688522","_luke_w_","2025-11-30T01:53:38.7060000+00:00","yes IMO it's ok to falsepath the reset pad input since it's synchronised before use","","‚ù§Ô∏è (1)"
"840182560252624916","logic_anarchy","2025-11-30T01:54:39.1350000+00:00","I was able to boot from flash, copy the code into SDRAM, and execute it via micron sdram model.","",""
"803213471402688522","_luke_w_","2025-11-30T01:54:50.5620000+00:00","nice","","‚ù§Ô∏è (1)"
"840182560252624916","logic_anarchy","2025-11-30T01:55:36.5950000+00:00","","project-template_media/image-B7C8B.png",""
"803213471402688522","_luke_w_","2025-11-30T01:55:52.6130000+00:00","@mole99 those 0.5 x 0.5 slots are so cute ü•∫  think they would be a great gate-golf target","",""
"840182560252624916","logic_anarchy","2025-11-30T01:55:52.6530000+00:00","I got the model from you Luke 2022 üôÇ","","üëç (1)"
"803213471402688522","_luke_w_","2025-11-30T01:56:43.5180000+00:00","how did we choose the number of VDD/VSS pins? seems to  have like 75% the IOs of the 1x1 but < 50% the power and ground pins","",""
"805909190333038612","trev5514","2025-11-30T02:02:10.6650000+00:00","FYI for my application, SRAM should remain on once started, I added a small prime latch where on reset, it toggles the CEN for a cycle to ensure it's always started.","",""
"840182560252624916","logic_anarchy","2025-11-30T02:03:40.9000000+00:00","that was my fix!","project-template_media/image-F0EB1.png","üëç (1)"
"840182560252624916","logic_anarchy","2025-11-30T02:32:28.3550000+00:00","Does anyone have a simple SD card Verilog model for iverilog? I only need SPI support, then I could try booting xv6 Unix.","project-template_media/image-A6D2A.png",""
