library ieee;
use ieee.std_logic_1164.all;

entity d_ff_2bits_tb is
end d_ff_2bits_tb;

architecture testbench of d_ff_2bits_tb is
    signal AA_tb : std_logic_vector (A downto B);

    component XXXXXXXXXX
        port (
            AA : in   std_logic_vector (A downto B)
        );
    end component;

begin
    test : XXXXXXXXXX
    port map (
        AA => AA_tb
    );

	process
	begin

		AA_tb <= "0000";
		wait for 10 ns;

		AA_tb <= "0000";
		wait for 10 ns;

		wait;
	end process;

end testbench;


