
Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: Q-2020.03L-SP1
Install: C:\lscc\diamond\3.12\synpbase
OS: Windows 6.2

Hostname: DESKTOP-2I5LM3P

Implementation : adder8bits00
Synopsys HDL compiler and linker, Version comp202003synp2, Build 182R, Built Oct 29 2020 10:49:53, @

Modified Files: 21
FID:  path (prevtimestamp, timestamp)
0        C:\lscc\diamond\3.12\cae_library\synthesis\vhdl\machxo2.vhd (N/A, 2018-11-15 00:32:12)
1        C:\lscc\diamond\3.12\synpbase\lib\cpld\lattice.vhd (N/A, 2020-10-29 10:20:44)
2        C:\lscc\diamond\3.12\synpbase\lib\vhd\arith.vhd (N/A, 2020-10-29 10:23:10)
3        C:\lscc\diamond\3.12\synpbase\lib\vhd\hyperents.vhd (N/A, 2020-10-29 10:23:10)
4        C:\lscc\diamond\3.12\synpbase\lib\vhd\location.map (N/A, 2020-11-02 17:26:20)
5        C:\lscc\diamond\3.12\synpbase\lib\vhd\numeric.vhd (N/A, 2020-10-29 10:23:10)
6        C:\lscc\diamond\3.12\synpbase\lib\vhd\snps_haps_pkg.vhd (N/A, 2020-10-29 10:23:10)
7        C:\lscc\diamond\3.12\synpbase\lib\vhd\std.vhd (N/A, 2020-10-29 10:23:10)
8        C:\lscc\diamond\3.12\synpbase\lib\vhd\std1164.vhd (N/A, 2020-10-29 10:23:10)
9        C:\lscc\diamond\3.12\synpbase\lib\vhd\umr_capim.vhd (N/A, 2020-10-29 10:23:10)
10       C:\lscc\diamond\3.12\synpbase\lib\vhd\unsigned.vhd (N/A, 2020-10-29 10:23:10)
11       D:\ISC\Semestre 2021-1\Arquitectura de Computadoras\practicas\08_adder8bits00\FA00.vhd (N/A, 2021-03-21 23:51:37)
12       D:\ISC\Semestre 2021-1\Arquitectura de Computadoras\practicas\08_adder8bits00\HA00.vhd (N/A, 2021-03-21 23:17:54)
13       D:\ISC\Semestre 2021-1\Arquitectura de Computadoras\practicas\08_adder8bits00\adder8bit00.vhd (N/A, 2021-03-22 01:02:05)
14       D:\ISC\Semestre 2021-1\Arquitectura de Computadoras\practicas\08_adder8bits00\and00.vhd (N/A, 2021-03-21 23:07:22)
15       D:\ISC\Semestre 2021-1\Arquitectura de Computadoras\practicas\08_adder8bits00\or00.vhd (N/A, 2021-03-21 23:31:58)
16       D:\ISC\Semestre 2021-1\Arquitectura de Computadoras\practicas\08_adder8bits00\packageAdder8bit00.vhd (N/A, 2021-03-22 00:03:30)
17       D:\ISC\Semestre 2021-1\Arquitectura de Computadoras\practicas\08_adder8bits00\packageFA00.vhd (N/A, 2021-03-21 23:35:35)
18       D:\ISC\Semestre 2021-1\Arquitectura de Computadoras\practicas\08_adder8bits00\packageHA00.vhd (N/A, 2021-03-21 23:10:47)
19       D:\ISC\Semestre 2021-1\Arquitectura de Computadoras\practicas\08_adder8bits00\xnor00.vhd (N/A, 2021-03-22 00:00:21)
20       D:\ISC\Semestre 2021-1\Arquitectura de Computadoras\practicas\08_adder8bits00\xor00.vhd (N/A, 2021-03-21 23:06:10)

*******************************************************************
Modules that may have changed as a result of file changes: 7
MID:  lib.cell.view
0        work.adder4bit00.adder4bit0 may have changed because the following files changed:
                        D:\ISC\Semestre 2021-1\Arquitectura de Computadoras\practicas\08_adder8bits00\adder8bit00.vhd (N/A, 2021-03-22 01:02:05) <-- (architecture and entity definition)
2        work.and00.and0 may have changed because the following files changed:
                        D:\ISC\Semestre 2021-1\Arquitectura de Computadoras\practicas\08_adder8bits00\FA00.vhd (N/A, 2021-03-21 23:51:37) <-- (may instantiate this module)
                        D:\ISC\Semestre 2021-1\Arquitectura de Computadoras\practicas\08_adder8bits00\HA00.vhd (N/A, 2021-03-21 23:17:54) <-- (may instantiate this module)
                        D:\ISC\Semestre 2021-1\Arquitectura de Computadoras\practicas\08_adder8bits00\adder8bit00.vhd (N/A, 2021-03-22 01:02:05) <-- (may instantiate this module)
                        D:\ISC\Semestre 2021-1\Arquitectura de Computadoras\practicas\08_adder8bits00\and00.vhd (N/A, 2021-03-21 23:07:22) <-- (architecture and entity definition)
4        work.fa00.fa0 may have changed because the following files changed:
                        D:\ISC\Semestre 2021-1\Arquitectura de Computadoras\practicas\08_adder8bits00\FA00.vhd (N/A, 2021-03-21 23:51:37) <-- (architecture and entity definition)
                        D:\ISC\Semestre 2021-1\Arquitectura de Computadoras\practicas\08_adder8bits00\adder8bit00.vhd (N/A, 2021-03-22 01:02:05) <-- (may instantiate this module)
6        work.ha00.ha0 may have changed because the following files changed:
                        D:\ISC\Semestre 2021-1\Arquitectura de Computadoras\practicas\08_adder8bits00\FA00.vhd (N/A, 2021-03-21 23:51:37) <-- (may instantiate this module)
                        D:\ISC\Semestre 2021-1\Arquitectura de Computadoras\practicas\08_adder8bits00\HA00.vhd (N/A, 2021-03-21 23:17:54) <-- (architecture and entity definition)
                        D:\ISC\Semestre 2021-1\Arquitectura de Computadoras\practicas\08_adder8bits00\adder8bit00.vhd (N/A, 2021-03-22 01:02:05) <-- (may instantiate this module)
8        work.or00.or0 may have changed because the following files changed:
                        D:\ISC\Semestre 2021-1\Arquitectura de Computadoras\practicas\08_adder8bits00\FA00.vhd (N/A, 2021-03-21 23:51:37) <-- (may instantiate this module)
                        D:\ISC\Semestre 2021-1\Arquitectura de Computadoras\practicas\08_adder8bits00\adder8bit00.vhd (N/A, 2021-03-22 01:02:05) <-- (may instantiate this module)
                        D:\ISC\Semestre 2021-1\Arquitectura de Computadoras\practicas\08_adder8bits00\or00.vhd (N/A, 2021-03-21 23:31:58) <-- (architecture and entity definition)
11       work.xnor00.xnor0 may have changed because the following files changed:
                        D:\ISC\Semestre 2021-1\Arquitectura de Computadoras\practicas\08_adder8bits00\adder8bit00.vhd (N/A, 2021-03-22 01:02:05) <-- (may instantiate this module)
                        D:\ISC\Semestre 2021-1\Arquitectura de Computadoras\practicas\08_adder8bits00\xnor00.vhd (N/A, 2021-03-22 00:00:21) <-- (architecture and entity definition)
13       work.xor00.xor0 may have changed because the following files changed:
                        D:\ISC\Semestre 2021-1\Arquitectura de Computadoras\practicas\08_adder8bits00\FA00.vhd (N/A, 2021-03-21 23:51:37) <-- (may instantiate this module)
                        D:\ISC\Semestre 2021-1\Arquitectura de Computadoras\practicas\08_adder8bits00\HA00.vhd (N/A, 2021-03-21 23:17:54) <-- (may instantiate this module)
                        D:\ISC\Semestre 2021-1\Arquitectura de Computadoras\practicas\08_adder8bits00\adder8bit00.vhd (N/A, 2021-03-22 01:02:05) <-- (may instantiate this module)
                        D:\ISC\Semestre 2021-1\Arquitectura de Computadoras\practicas\08_adder8bits00\xor00.vhd (N/A, 2021-03-21 23:06:10) <-- (architecture and entity definition)

*******************************************************************
Unmodified files: 0
FID:  path (timestamp)

*******************************************************************
Unchanged modules: 0
MID:  lib.cell.view
