# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../project_6_gstl_3_new.srcs/sources_1/new/counter.v" \
"../../../../../project_6_gstlstaj/project_6_gstlstaj.srcs/sources_1/new/full_adder_gstl.v" \
"../../../../../project_6_gstlstaj/project_6_gstlstaj.srcs/sources_1/new/ripplecarry_adder_better_gstl.v" \
"../../../../project_6_gstl_3_new.srcs/sim_1/new/tb_counter.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
