v 20061020 1
C 48600 62000 1 0 0 74138-1.sym
{
T 49700 63700 5 10 1 1 0 6 1
refdes=U2
T 48600 62000 5 10 0 1 0 0 1
footprint=SO16
}
C 46200 62900 1 0 0 4520-rcl.sym
{
T 47200 64200 5 10 1 1 0 6 1
refdes=U1
T 47000 63900 5 10 1 1 0 0 1
slot=2
T 46200 62900 5 10 0 1 0 0 1
footprint=SO16
}
C 46200 59000 1 0 0 4520-rcl.sym
{
T 47100 60000 5 10 1 1 0 6 1
refdes=U1
T 47000 59700 5 10 1 1 0 0 1
slot=1
T 46200 59000 5 10 0 0 0 0 1
footprint=SO16
}
N 47800 64400 48000 64400 4
N 48000 64400 48000 63700 4
{
T 47900 64300 5 10 1 1 0 0 1
netname=F0
}
N 48000 63700 48600 63700 4
N 47800 64000 48600 64000 4
{
T 47800 63900 5 10 1 1 0 0 1
netname=F1
}
N 47800 63200 48200 63200 4
{
T 48100 63100 5 10 1 1 0 0 1
netname=F3
}
N 48200 63200 48200 64300 4
N 48200 64300 48600 64300 4
N 47800 63600 48000 63600 4
N 48000 63600 48000 62800 4
{
T 47800 62900 5 10 1 1 0 0 1
netname=F2
}
N 48000 62800 48600 62800 4
C 50600 57100 1 0 1 7402-1.sym
{
T 50100 57700 5 10 1 1 0 6 1
refdes=U3
T 50000 57500 5 10 1 1 0 6 1
slot=1
T 50600 57100 5 10 0 0 0 0 1
footprint=SO14
}
N 51000 57800 51000 63400 4
N 51000 63400 50600 63400 4
{
T 51100 60900 5 10 1 1 270 0 1
netname=Phase6
}
C 51400 61900 1 0 0 7408-1.sym
{
T 51900 62500 5 10 1 1 0 0 1
refdes=U4
T 52000 62200 5 10 1 1 0 0 1
slot=1
T 51400 61900 5 10 0 1 0 0 1
footprint=SO14
}
C 51900 64900 1 180 1 7474-1.sym
{
T 52800 63700 5 10 1 1 180 0 1
refdes=U5
T 51900 64900 5 10 0 1 180 6 1
footprint=SO14
T 52700 64000 5 10 1 1 180 6 1
slot=2
}
C 53700 61800 1 0 0 4051-1.sym
{
T 54800 63400 5 10 1 1 0 6 1
refdes=U6
T 53700 61800 5 10 0 1 0 0 1
footprint=SO16
}
N 50600 64300 50800 64300 4
N 50800 64300 50800 61100 4
N 50800 61100 46200 61100 4
{
T 46300 61200 5 10 1 1 0 0 1
netname=SlowClk
}
N 46200 61100 46200 60500 4
C 48200 60400 1 180 1 7408-1.sym
{
T 48700 59800 5 10 1 1 180 6 1
refdes=U4
T 48800 60000 5 10 1 1 180 6 1
slot=3
}
N 47800 59300 53700 59300 4
{
T 51800 59100 5 10 1 1 0 0 1
netname=-Body
}
N 47800 60100 48200 60100 4
{
T 47900 60100 5 10 0 1 0 0 1
netname=Slow1
}
N 49500 59900 49500 59500 4
N 49500 59500 46200 59500 4
{
T 45700 59500 5 10 1 1 0 0 1
netname=SlowRst
}
N 46200 59500 46200 59300 4
N 50600 62200 51400 62200 4
{
T 50700 62200 5 10 1 1 0 0 1
netname=Phase7
}
C 46800 67500 1 270 0 7414-1.sym
{
T 47500 66800 5 10 1 1 0 0 1
refdes=U7
T 47300 66900 5 10 1 1 0 0 1
slot=3
T 47700 66600 5 10 1 1 0 0 1
footprint=SO14
}
N 47300 64900 51200 64900 4
{
T 47400 65000 5 10 1 1 0 0 1
netname=-SerIn
}
N 51200 64900 51200 62600 4
C 48900 57000 1 0 1 7474-1.sym
{
T 47800 58400 5 10 1 1 0 0 1
refdes=U5
T 48000 58100 5 10 1 1 0 6 1
slot=1
}
N 53700 59300 53700 62000 4
N 47800 60500 48200 60500 4
{
T 47900 60500 5 10 0 1 0 0 1
netname=Slow0
}
N 50600 58400 52000 58400 4
{
T 51400 58200 5 10 1 1 0 0 1
netname=-BDC
}
N 53700 63100 53500 63100 4
N 53500 63100 53500 58400 4
N 53200 58400 53900 58400 4
N 51000 57800 50600 57800 4
N 46200 66300 46200 64400 4
{
T 45900 65400 5 10 1 1 0 0 1
netname=Clk
}
N 49300 61800 46900 61800 4
{
T 46900 61600 5 10 1 1 0 0 1
netname=-StickF
}
C 46900 61500 1 0 1 7432-1.sym
{
T 46400 62100 5 10 1 1 0 6 1
refdes=U9
T 46200 61800 5 10 1 1 0 0 1
slot=2
T 46900 61500 5 10 0 0 0 0 1
footprint=SO14
}
C 48400 61700 1 0 1 7432-1.sym
{
T 48000 62300 5 10 1 1 0 6 1
refdes=U9
T 47800 62100 5 10 1 1 0 0 1
slot=1
}
N 50600 58800 50600 61500 4
{
T 50500 59800 5 10 1 1 90 0 1
netname=StickS
}
N 48400 61500 48400 62000 4
{
T 48000 61400 5 10 1 1 0 0 1
netname=-StickS
}
N 48400 62400 48400 64900 4
N 45600 64000 46200 64000 4
N 45600 62000 45600 64000 4
{
T 45800 62600 5 10 1 1 90 0 1
netname=-Stick
}
N 45900 60100 46200 60100 4
{
T 45900 59900 5 10 1 1 0 0 1
netname=VDD
}
C 53300 65200 1 0 0 4516-1.sym
{
T 54400 67700 5 10 1 1 0 6 1
refdes=U8
T 54400 67800 5 10 0 1 0 0 1
footprint=SO16
}
C 51400 65000 1 0 0 7402-1.sym
{
T 51900 65600 5 10 1 1 0 0 1
refdes=U3
T 52000 65400 5 10 1 1 0 0 1
slot=2
}
N 50600 62800 51400 62800 4
{
T 51500 63700 5 10 1 1 270 0 1
netname=Phase5
}
N 51400 62800 51400 65300 4
C 48400 65000 1 0 0 7432-1.sym
{
T 48900 65600 5 10 1 1 0 0 1
refdes=U9
T 48900 65300 5 10 1 1 0 0 1
slot=4
}
C 49900 65200 1 0 0 7432-1.sym
{
T 50400 65800 5 10 1 1 0 0 1
refdes=U9
T 50500 65600 5 10 1 1 0 0 1
slot=3
T 50500 65800 5 10 0 1 0 0 1
footprint=SO14
}
N 48400 65300 48400 64900 4
N 48400 65700 48400 67500 4
{
T 47700 66000 5 10 1 1 0 0 1
netname=-Config
}
C 55000 66700 1 270 0 7414-1.sym
{
T 55700 66000 5 10 1 1 0 0 1
refdes=U7
T 55500 66100 5 10 1 1 0 0 1
slot=1
}
N 55500 65500 54200 65500 4
N 54200 64100 54200 65900 4
{
T 54100 64700 5 10 1 1 90 0 1
netname=BdcDirIn
}
N 54200 65900 53300 65900 4
N 53300 68700 53300 67500 4
{
T 52900 68600 5 10 1 1 0 0 1
netname=VSS
}
N 48000 59300 48000 60900 4
N 47300 58600 46500 58600 4
N 51900 64300 51900 63300 4
N 54400 66300 54400 63800 4
N 47300 57000 48100 57000 4
C 48200 61200 1 180 1 7408-1.sym
{
T 48700 60900 5 10 1 1 180 6 1
refdes=U4
T 48800 60700 5 10 1 1 180 6 1
slot=4
}
C 50600 59100 1 180 0 7402-1.sym
{
T 50100 58500 5 10 1 1 180 0 1
refdes=U3
T 50000 58800 5 10 1 1 180 6 1
slot=4
T 50200 58500 5 10 0 1 180 6 1
footprint=SO14
}
N 48600 62500 48600 62200 4
N 49900 65900 49900 67100 4
C 48400 65800 1 0 0 7414-1.sym
{
T 49200 66600 5 10 1 1 180 0 1
refdes=U7
T 49100 66400 5 10 1 1 180 0 1
slot=2
}
N 48200 60900 48000 60900 4
N 48200 59700 48000 59700 4
C 48500 61900 1 0 0 gnd-1.sym
N 48400 61500 49000 61500 4
C 50300 61000 1 0 1 7402-1.sym
{
T 49800 61500 5 10 1 1 0 6 1
refdes=U3
T 49700 61400 5 10 1 1 180 6 1
slot=3
}
N 49500 60700 50600 60700 4
N 49600 66300 54400 66300 4
{
T 52200 66400 5 10 1 1 0 0 1
netname=Config
}
N 51600 64000 51600 64900 4
N 51600 64900 52700 64900 4
{
T 52300 65000 5 10 1 1 0 0 1
netname=-BitStart
}
N 46200 64400 45400 64400 4
N 45400 64400 45400 56800 4
N 45400 56800 50600 56800 4
N 50600 56800 50600 57400 4
N 49900 67100 54600 67100 4
N 54600 67100 54600 62000 4
N 54600 62000 53700 62000 4
N 55300 66700 55500 66700 4
{
T 55300 66800 5 10 1 1 0 0 1
netname=BdcDirOut
}
N 48100 59200 48100 57000 4
N 47300 64900 47300 66300 4
N 53500 63300 53500 63500 4
{
T 53300 63800 5 10 1 1 270 0 1
netname=Bit
}
N 53700 63500 53500 63500 4
N 54400 63800 53700 63800 4
N 52700 65500 53300 65500 4
{
T 52700 65300 5 10 1 1 0 0 1
netname=ConfRst
}
N 49700 65500 49900 65500 4
{
T 49500 65300 5 10 1 1 0 0 1
netname=DirRes1
}
N 51200 65700 51400 65700 4
{
T 51000 65500 5 10 1 1 0 0 1
netname=CnfRes2
}
N 46900 62200 47100 62200 4
{
T 47000 62200 5 10 0 1 0 0 1
netname=InterStick
}
N 48900 58600 49300 58600 4
{
T 48700 58400 5 10 1 1 0 0 1
netname=SampData
}
N 48900 57600 49300 57600 4
{
T 48800 57400 5 10 1 1 0 0 1
netname=SampClk
}
N 50300 61700 50300 61300 4
N 50600 61500 50300 61500 4
N 51600 64000 50600 64000 4
N 52700 62400 52700 62700 4
{
T 52800 62700 5 10 1 1 270 0 1
netname=-BitStop
}
N 50600 63100 49300 63100 4
N 49300 63100 49300 61800 4
N 51200 62600 51400 62600 4
C 45700 60100 1 0 0 vcc-1.sym
C 47100 57000 1 0 0 vcc-1.sym
C 53200 67200 1 0 0 gnd-1.sym
C 53200 66400 1 0 0 gnd-1.sym
C 51700 64300 1 0 0 vcc-1.sym
C 46100 62900 1 0 0 gnd-1.sym
N 46200 67600 46200 67500 4
N 47300 67600 47300 67500 4
C 52400 67600 1 90 0 capacitor-1.sym
{
T 51700 67800 5 10 0 0 90 0 1
device=CAPACITOR
T 52200 68300 5 10 1 1 180 0 1
refdes=C5
T 51500 67800 5 10 0 0 90 0 1
symversion=0.1
T 52400 67600 5 10 0 1 0 0 1
footprint=0603
T 52300 67800 5 10 1 1 0 0 1
value=100nF
}
C 50800 68500 1 0 0 vcc-1.sym
C 50900 67300 1 0 0 gnd-1.sym
C 50600 67600 1 90 0 capacitor-1.sym
{
T 49900 67800 5 10 0 0 90 0 1
device=CAPACITOR
T 50400 68300 5 10 1 1 180 0 1
refdes=C2
T 49700 67800 5 10 0 0 90 0 1
symversion=0.1
T 50600 67600 5 10 0 1 0 0 1
footprint=0603
T 50500 67800 5 10 1 1 0 0 1
value=100nF
}
N 49800 67600 52200 67600 4
{
T 52200 67600 5 10 0 1 0 0 1
footprint=0805
T 51600 67400 5 10 1 1 0 0 1
netname=VEE
}
N 49800 68500 52200 68500 4
N 54200 64100 53700 64100 4
C 53800 57000 1 0 0 7408-1.sym
{
T 54300 57600 5 10 1 1 0 0 1
refdes=U4
T 54400 57300 5 10 1 1 0 0 1
slot=2
T 53800 57000 5 10 0 1 0 0 1
footprint=SO14
}
N 53800 57700 53800 57300 4
C 53700 57000 1 0 0 gnd-1.sym
C 53900 58300 1 0 0 io-1.sym
{
T 54200 58300 5 10 0 1 0 0 1
net=BDC:1
T 54100 58900 5 10 0 0 0 0 1
device=none
T 54200 58400 5 10 1 1 0 1 1
value=BDC
}
C 46500 58700 1 180 0 output-2.sym
{
T 45600 58500 5 10 0 0 180 0 1
net=SerOut:1
T 46300 58000 5 10 0 0 180 0 1
device=none
T 46300 58600 5 10 1 1 180 1 1
value=SerOut
}
C 47200 69000 1 270 0 input-2.sym
{
T 47400 69000 5 10 0 0 270 0 1
net=SERIN:1
T 47900 68400 5 10 0 0 270 0 1
device=none
T 47300 67900 5 10 1 1 270 7 1
value=SERIN
}
C 48300 68900 1 270 0 input-2.sym
{
T 48500 68900 5 10 0 0 270 0 1
net=-CONFIG:1
T 49000 68300 5 10 0 0 270 0 1
device=none
T 48400 67700 5 10 1 1 270 7 1
value=-CONFIG
}
C 46100 69000 1 270 0 input-2.sym
{
T 46300 69000 5 10 0 0 270 0 1
net=OSC:1
T 46800 68400 5 10 0 0 270 0 1
device=none
T 46200 67900 5 10 1 1 270 7 1
value=OSC
}
C 51800 67600 1 90 0 capacitor-1.sym
{
T 51100 67800 5 10 0 0 90 0 1
device=CAPACITOR
T 51600 68300 5 10 1 1 180 0 1
refdes=C4
T 50900 67800 5 10 0 0 90 0 1
symversion=0.1
T 51800 67600 5 10 0 1 0 0 1
footprint=0603
T 51700 67800 5 10 1 1 0 0 1
value=100nF
}
C 50000 67600 1 90 0 capacitor-1.sym
{
T 49300 67800 5 10 0 0 90 0 1
device=CAPACITOR
T 49800 68300 5 10 1 1 180 0 1
refdes=C1
T 49100 67800 5 10 0 0 90 0 1
symversion=0.1
T 50000 67600 5 10 0 1 0 0 1
footprint=0603
T 49900 67800 5 10 1 1 0 0 1
value=100nF
}
C 54300 59300 1 90 0 capacitor-1.sym
{
T 53600 59500 5 10 0 0 90 0 1
device=CAPACITOR
T 54100 60000 5 10 1 1 180 0 1
refdes=C6
T 53400 59500 5 10 0 0 90 0 1
symversion=0.1
T 54300 59300 5 10 0 1 0 0 1
footprint=0603
T 54200 59500 5 10 1 1 0 0 1
value=100nF
}
C 55000 60200 1 0 0 vcc-1.sym
C 55100 59000 1 0 0 gnd-1.sym
N 54100 59300 56200 59300 4
{
T 55300 59300 5 10 0 1 0 0 1
footprint=0805
}
N 54100 60200 56200 60200 4
C 55000 59300 1 90 0 capacitor-1.sym
{
T 54300 59500 5 10 0 0 90 0 1
device=CAPACITOR
T 54800 60000 5 10 1 1 180 0 1
refdes=C7
T 54100 59500 5 10 0 0 90 0 1
symversion=0.1
T 55000 59300 5 10 0 1 0 0 1
footprint=0603
T 54700 59800 5 10 0 1 0 0 1
footprint=0805
T 54900 59500 5 10 1 1 0 0 1
value=100nF
}
C 55700 59300 1 90 0 capacitor-1.sym
{
T 55000 59500 5 10 0 0 90 0 1
device=CAPACITOR
T 55500 60000 5 10 1 1 180 0 1
refdes=C8
T 54800 59500 5 10 0 0 90 0 1
symversion=0.1
T 55700 59300 5 10 0 1 0 0 1
footprint=0603
T 55400 59800 5 10 0 1 0 0 1
footprint=0805
T 55600 59500 5 10 1 1 0 0 1
value=100nF
}
C 56400 59300 1 90 0 capacitor-1.sym
{
T 55700 59500 5 10 0 0 90 0 1
device=CAPACITOR
T 56200 60000 5 10 1 1 180 0 1
refdes=C9
T 55500 59500 5 10 0 0 90 0 1
symversion=0.1
T 56400 59300 5 10 0 1 0 0 1
footprint=0603
T 56100 59800 5 10 0 1 0 0 1
footprint=0805
T 56300 59500 5 10 1 1 0 0 1
value=100nF
}
C 51200 67600 1 90 0 capacitor-1.sym
{
T 50500 67800 5 10 0 0 90 0 1
device=CAPACITOR
T 51000 68300 5 10 1 1 180 0 1
refdes=C3
T 50300 67800 5 10 0 0 90 0 1
symversion=0.1
T 51200 67600 5 10 0 1 0 0 1
footprint=0603
T 51100 67800 5 10 1 1 0 0 1
value=100nF
}
N 55700 63800 55900 63800 4
N 55900 63800 55900 62600 4
N 55900 62600 55700 62600 4
C 55800 62300 1 0 0 gnd-1.sym
N 55700 64100 55900 64100 4
C 55700 64100 1 0 0 vcc-1.sym
C 53200 57900 1 0 1 7414-1.sym
{
T 52700 58600 5 10 1 1 0 6 1
refdes=U7
T 52700 58300 5 10 1 1 0 6 1
slot=5
}
C 45700 67500 1 270 0 7414-1.sym
{
T 45800 67000 5 10 1 1 270 0 1
refdes=U7
T 46200 66900 5 10 1 1 90 0 1
slot=6
T 45600 65800 5 10 1 1 0 0 1
footprint=SO14
}
C 52000 57000 1 0 0 7414-1.sym
{
T 52700 57700 5 10 1 1 90 0 1
refdes=U7
T 52000 57000 5 10 0 1 0 0 1
footprint=SO14
T 52600 57400 5 10 1 1 90 0 1
slot=4
}
N 52000 58400 52000 57500 4
