{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1495037551584 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1495037551584 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 17 13:12:31 2017 " "Processing started: Wed May 17 13:12:31 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1495037551584 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1495037551584 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off microprocessador -c microprocessador " "Command: quartus_map --read_settings_files=on --write_settings_files=off microprocessador -c microprocessador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1495037551584 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1495037551974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github repos/risc-project/components/programcounter.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /github repos/risc-project/components/programcounter.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 programcounter-Behavioral " "Found design unit 1: programcounter-Behavioral" {  } { { "../components/programcounter.vhdl" "" { Text "E:/GitHub Repos/RISC-Project/components/programcounter.vhdl" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495037552709 ""} { "Info" "ISGN_ENTITY_NAME" "1 programcounter " "Found entity 1: programcounter" {  } { { "../components/programcounter.vhdl" "" { Text "E:/GitHub Repos/RISC-Project/components/programcounter.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495037552709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1495037552709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github repos/risc-project/microprocessador/microprocessador.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /github repos/risc-project/microprocessador/microprocessador.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 microprocessador-Behavioral " "Found design unit 1: microprocessador-Behavioral" {  } { { "../microprocessador/microprocessador.vhdl" "" { Text "E:/GitHub Repos/RISC-Project/microprocessador/microprocessador.vhdl" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495037552709 ""} { "Info" "ISGN_ENTITY_NAME" "1 microprocessador " "Found entity 1: microprocessador" {  } { { "../microprocessador/microprocessador.vhdl" "" { Text "E:/GitHub Repos/RISC-Project/microprocessador/microprocessador.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495037552709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1495037552709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github repos/risc-project/datapath/datapath.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /github repos/risc-project/datapath/datapath.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datapath-Behavioral " "Found design unit 1: datapath-Behavioral" {  } { { "../datapath/datapath.vhdl" "" { Text "E:/GitHub Repos/RISC-Project/datapath/datapath.vhdl" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495037552709 ""} { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "../datapath/datapath.vhdl" "" { Text "E:/GitHub Repos/RISC-Project/datapath/datapath.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495037552709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1495037552709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github repos/risc-project/controlador/controlador.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /github repos/risc-project/controlador/controlador.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controlador-Behavioral " "Found design unit 1: controlador-Behavioral" {  } { { "../controlador/controlador.vhdl" "" { Text "E:/GitHub Repos/RISC-Project/controlador/controlador.vhdl" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495037552709 ""} { "Info" "ISGN_ENTITY_NAME" "1 controlador " "Found entity 1: controlador" {  } { { "../controlador/controlador.vhdl" "" { Text "E:/GitHub Repos/RISC-Project/controlador/controlador.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495037552709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1495037552709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github repos/risc-project/components/register8.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /github repos/risc-project/components/register8.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register8-description " "Found design unit 1: register8-description" {  } { { "../components/register8.vhdl" "" { Text "E:/GitHub Repos/RISC-Project/components/register8.vhdl" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495037552709 ""} { "Info" "ISGN_ENTITY_NAME" "1 register8 " "Found entity 1: register8" {  } { { "../components/register8.vhdl" "" { Text "E:/GitHub Repos/RISC-Project/components/register8.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495037552709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1495037552709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github repos/risc-project/components/register1.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /github repos/risc-project/components/register1.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register1-description " "Found design unit 1: register1-description" {  } { { "../components/register1.vhdl" "" { Text "E:/GitHub Repos/RISC-Project/components/register1.vhdl" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495037552724 ""} { "Info" "ISGN_ENTITY_NAME" "1 register1 " "Found entity 1: register1" {  } { { "../components/register1.vhdl" "" { Text "E:/GitHub Repos/RISC-Project/components/register1.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495037552724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1495037552724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github repos/risc-project/components/mux5to1.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /github repos/risc-project/components/mux5to1.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux5to1-behavioral " "Found design unit 1: mux5to1-behavioral" {  } { { "../components/mux5to1.vhdl" "" { Text "E:/GitHub Repos/RISC-Project/components/mux5to1.vhdl" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495037552724 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux5to1 " "Found entity 1: mux5to1" {  } { { "../components/mux5to1.vhdl" "" { Text "E:/GitHub Repos/RISC-Project/components/mux5to1.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495037552724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1495037552724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github repos/risc-project/components/mux4to1.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /github repos/risc-project/components/mux4to1.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux4to1-behavioral " "Found design unit 1: mux4to1-behavioral" {  } { { "../components/mux4to1.vhdl" "" { Text "E:/GitHub Repos/RISC-Project/components/mux4to1.vhdl" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495037552724 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux4to1 " "Found entity 1: mux4to1" {  } { { "../components/mux4to1.vhdl" "" { Text "E:/GitHub Repos/RISC-Project/components/mux4to1.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495037552724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1495037552724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github repos/risc-project/components/alu.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /github repos/risc-project/components/alu.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-Behavioral " "Found design unit 1: ALU-Behavioral" {  } { { "../components/ALU.vhdl" "" { Text "E:/GitHub Repos/RISC-Project/components/ALU.vhdl" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495037552724 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "../components/ALU.vhdl" "" { Text "E:/GitHub Repos/RISC-Project/components/ALU.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495037552724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1495037552724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "progmem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file progmem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 progmem-SYN " "Found design unit 1: progmem-SYN" {  } { { "progmem.vhd" "" { Text "E:/GitHub Repos/RISC-Project/quartus/progmem.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495037552724 ""} { "Info" "ISGN_ENTITY_NAME" "1 progmem " "Found entity 1: progmem" {  } { { "progmem.vhd" "" { Text "E:/GitHub Repos/RISC-Project/quartus/progmem.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495037552724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1495037552724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datamem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datamem-SYN " "Found design unit 1: datamem-SYN" {  } { { "datamem.vhd" "" { Text "E:/GitHub Repos/RISC-Project/quartus/datamem.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495037552724 ""} { "Info" "ISGN_ENTITY_NAME" "1 datamem " "Found entity 1: datamem" {  } { { "datamem.vhd" "" { Text "E:/GitHub Repos/RISC-Project/quartus/datamem.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495037552724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1495037552724 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "microprocessador " "Elaborating entity \"microprocessador\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1495037552803 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "externaldata_proc microprocessador.vhdl(26) " "VHDL Signal Declaration warning at microprocessador.vhdl(26): used implicit default value for signal \"externaldata_proc\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../microprocessador/microprocessador.vhdl" "" { Text "E:/GitHub Repos/RISC-Project/microprocessador/microprocessador.vhdl" 26 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1495037552803 "|microprocessador"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlador controlador:controlador0 " "Elaborating entity \"controlador\" for hierarchy \"controlador:controlador0\"" {  } { { "../microprocessador/microprocessador.vhdl" "controlador0" { Text "E:/GitHub Repos/RISC-Project/microprocessador/microprocessador.vhdl" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495037552818 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "zero_sign_in controlador.vhdl(517) " "VHDL Process Statement warning at controlador.vhdl(517): signal \"zero_sign_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../controlador/controlador.vhdl" "" { Text "E:/GitHub Repos/RISC-Project/controlador/controlador.vhdl" 517 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1495037552834 "|microprocessador|controlador:controlador0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "datamem_write_enable controlador.vhdl(80) " "VHDL Process Statement warning at controlador.vhdl(80): inferring latch(es) for signal or variable \"datamem_write_enable\", which holds its previous value in one or more paths through the process" {  } { { "../controlador/controlador.vhdl" "" { Text "E:/GitHub Repos/RISC-Project/controlador/controlador.vhdl" 80 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1495037552834 "|microprocessador|controlador:controlador0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "mux0select controlador.vhdl(80) " "VHDL Process Statement warning at controlador.vhdl(80): inferring latch(es) for signal or variable \"mux0select\", which holds its previous value in one or more paths through the process" {  } { { "../controlador/controlador.vhdl" "" { Text "E:/GitHub Repos/RISC-Project/controlador/controlador.vhdl" 80 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1495037552834 "|microprocessador|controlador:controlador0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "mux2select controlador.vhdl(80) " "VHDL Process Statement warning at controlador.vhdl(80): inferring latch(es) for signal or variable \"mux2select\", which holds its previous value in one or more paths through the process" {  } { { "../controlador/controlador.vhdl" "" { Text "E:/GitHub Repos/RISC-Project/controlador/controlador.vhdl" 80 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1495037552834 "|microprocessador|controlador:controlador0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "mux1select controlador.vhdl(80) " "VHDL Process Statement warning at controlador.vhdl(80): inferring latch(es) for signal or variable \"mux1select\", which holds its previous value in one or more paths through the process" {  } { { "../controlador/controlador.vhdl" "" { Text "E:/GitHub Repos/RISC-Project/controlador/controlador.vhdl" 80 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1495037552834 "|microprocessador|controlador:controlador0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "alucontrol controlador.vhdl(80) " "VHDL Process Statement warning at controlador.vhdl(80): inferring latch(es) for signal or variable \"alucontrol\", which holds its previous value in one or more paths through the process" {  } { { "../controlador/controlador.vhdl" "" { Text "E:/GitHub Repos/RISC-Project/controlador/controlador.vhdl" 80 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1495037552834 "|microprocessador|controlador:controlador0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alucontrol\[0\] controlador.vhdl(80) " "Inferred latch for \"alucontrol\[0\]\" at controlador.vhdl(80)" {  } { { "../controlador/controlador.vhdl" "" { Text "E:/GitHub Repos/RISC-Project/controlador/controlador.vhdl" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495037552834 "|microprocessador|controlador:controlador0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alucontrol\[1\] controlador.vhdl(80) " "Inferred latch for \"alucontrol\[1\]\" at controlador.vhdl(80)" {  } { { "../controlador/controlador.vhdl" "" { Text "E:/GitHub Repos/RISC-Project/controlador/controlador.vhdl" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495037552834 "|microprocessador|controlador:controlador0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alucontrol\[2\] controlador.vhdl(80) " "Inferred latch for \"alucontrol\[2\]\" at controlador.vhdl(80)" {  } { { "../controlador/controlador.vhdl" "" { Text "E:/GitHub Repos/RISC-Project/controlador/controlador.vhdl" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495037552834 "|microprocessador|controlador:controlador0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alucontrol\[3\] controlador.vhdl(80) " "Inferred latch for \"alucontrol\[3\]\" at controlador.vhdl(80)" {  } { { "../controlador/controlador.vhdl" "" { Text "E:/GitHub Repos/RISC-Project/controlador/controlador.vhdl" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495037552834 "|microprocessador|controlador:controlador0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux1select\[0\] controlador.vhdl(80) " "Inferred latch for \"mux1select\[0\]\" at controlador.vhdl(80)" {  } { { "../controlador/controlador.vhdl" "" { Text "E:/GitHub Repos/RISC-Project/controlador/controlador.vhdl" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495037552834 "|microprocessador|controlador:controlador0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux1select\[1\] controlador.vhdl(80) " "Inferred latch for \"mux1select\[1\]\" at controlador.vhdl(80)" {  } { { "../controlador/controlador.vhdl" "" { Text "E:/GitHub Repos/RISC-Project/controlador/controlador.vhdl" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495037552834 "|microprocessador|controlador:controlador0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux2select\[0\] controlador.vhdl(80) " "Inferred latch for \"mux2select\[0\]\" at controlador.vhdl(80)" {  } { { "../controlador/controlador.vhdl" "" { Text "E:/GitHub Repos/RISC-Project/controlador/controlador.vhdl" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495037552834 "|microprocessador|controlador:controlador0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux2select\[1\] controlador.vhdl(80) " "Inferred latch for \"mux2select\[1\]\" at controlador.vhdl(80)" {  } { { "../controlador/controlador.vhdl" "" { Text "E:/GitHub Repos/RISC-Project/controlador/controlador.vhdl" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495037552834 "|microprocessador|controlador:controlador0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux0select\[0\] controlador.vhdl(80) " "Inferred latch for \"mux0select\[0\]\" at controlador.vhdl(80)" {  } { { "../controlador/controlador.vhdl" "" { Text "E:/GitHub Repos/RISC-Project/controlador/controlador.vhdl" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495037552834 "|microprocessador|controlador:controlador0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux0select\[1\] controlador.vhdl(80) " "Inferred latch for \"mux0select\[1\]\" at controlador.vhdl(80)" {  } { { "../controlador/controlador.vhdl" "" { Text "E:/GitHub Repos/RISC-Project/controlador/controlador.vhdl" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495037552834 "|microprocessador|controlador:controlador0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux0select\[2\] controlador.vhdl(80) " "Inferred latch for \"mux0select\[2\]\" at controlador.vhdl(80)" {  } { { "../controlador/controlador.vhdl" "" { Text "E:/GitHub Repos/RISC-Project/controlador/controlador.vhdl" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495037552834 "|microprocessador|controlador:controlador0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datamem_write_enable controlador.vhdl(80) " "Inferred latch for \"datamem_write_enable\" at controlador.vhdl(80)" {  } { { "../controlador/controlador.vhdl" "" { Text "E:/GitHub Repos/RISC-Project/controlador/controlador.vhdl" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495037552834 "|microprocessador|controlador:controlador0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath datapath:datapath0 " "Elaborating entity \"datapath\" for hierarchy \"datapath:datapath0\"" {  } { { "../microprocessador/microprocessador.vhdl" "datapath0" { Text "E:/GitHub Repos/RISC-Project/microprocessador/microprocessador.vhdl" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495037552865 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "zero_sign_dp datapath.vhdl(28) " "VHDL Signal Declaration warning at datapath.vhdl(28): used implicit default value for signal \"zero_sign_dp\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../datapath/datapath.vhdl" "" { Text "E:/GitHub Repos/RISC-Project/datapath/datapath.vhdl" 28 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1495037552865 "|microprocessador|datapath:datapath0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "programcounter datapath:datapath0\|programcounter:programcounter0 " "Elaborating entity \"programcounter\" for hierarchy \"datapath:datapath0\|programcounter:programcounter0\"" {  } { { "../datapath/datapath.vhdl" "programcounter0" { Text "E:/GitHub Repos/RISC-Project/datapath/datapath.vhdl" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495037552934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "progmem datapath:datapath0\|progmem:progmem0 " "Elaborating entity \"progmem\" for hierarchy \"datapath:datapath0\|progmem:progmem0\"" {  } { { "../datapath/datapath.vhdl" "progmem0" { Text "E:/GitHub Repos/RISC-Project/datapath/datapath.vhdl" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495037553009 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram datapath:datapath0\|progmem:progmem0\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"datapath:datapath0\|progmem:progmem0\|altsyncram:altsyncram_component\"" {  } { { "progmem.vhd" "altsyncram_component" { Text "E:/GitHub Repos/RISC-Project/quartus/progmem.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495037553337 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "datapath:datapath0\|progmem:progmem0\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"datapath:datapath0\|progmem:progmem0\|altsyncram:altsyncram_component\"" {  } { { "progmem.vhd" "" { Text "E:/GitHub Repos/RISC-Project/quartus/progmem.vhd" 89 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1495037553353 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "datapath:datapath0\|progmem:progmem0\|altsyncram:altsyncram_component " "Instantiated megafunction \"datapath:datapath0\|progmem:progmem0\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495037553353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495037553353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file progmem.hex " "Parameter \"init_file\" = \"progmem.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495037553353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495037553353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495037553353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495037553353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495037553353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495037553353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495037553353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495037553353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495037553353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495037553353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495037553353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495037553353 ""}  } { { "progmem.vhd" "" { Text "E:/GitHub Repos/RISC-Project/quartus/progmem.vhd" 89 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1495037553353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_e1d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_e1d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_e1d1 " "Found entity 1: altsyncram_e1d1" {  } { { "db/altsyncram_e1d1.tdf" "" { Text "E:/GitHub Repos/RISC-Project/quartus/db/altsyncram_e1d1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495037553415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1495037553415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_e1d1 datapath:datapath0\|progmem:progmem0\|altsyncram:altsyncram_component\|altsyncram_e1d1:auto_generated " "Elaborating entity \"altsyncram_e1d1\" for hierarchy \"datapath:datapath0\|progmem:progmem0\|altsyncram:altsyncram_component\|altsyncram_e1d1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/programs/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495037553415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datamem datapath:datapath0\|datamem:datamem0 " "Elaborating entity \"datamem\" for hierarchy \"datapath:datapath0\|datamem:datamem0\"" {  } { { "../datapath/datapath.vhdl" "datamem0" { Text "E:/GitHub Repos/RISC-Project/datapath/datapath.vhdl" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495037553431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram datapath:datapath0\|datamem:datamem0\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"datapath:datapath0\|datamem:datamem0\|altsyncram:altsyncram_component\"" {  } { { "datamem.vhd" "altsyncram_component" { Text "E:/GitHub Repos/RISC-Project/quartus/datamem.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495037553446 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "datapath:datapath0\|datamem:datamem0\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"datapath:datapath0\|datamem:datamem0\|altsyncram:altsyncram_component\"" {  } { { "datamem.vhd" "" { Text "E:/GitHub Repos/RISC-Project/quartus/datamem.vhd" 89 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1495037553446 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "datapath:datapath0\|datamem:datamem0\|altsyncram:altsyncram_component " "Instantiated megafunction \"datapath:datapath0\|datamem:datamem0\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495037553446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495037553446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file datamem.hex " "Parameter \"init_file\" = \"datamem.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495037553446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495037553446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495037553446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495037553446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495037553446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495037553446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495037553446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495037553446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495037553446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495037553446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495037553446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495037553446 ""}  } { { "datamem.vhd" "" { Text "E:/GitHub Repos/RISC-Project/quartus/datamem.vhd" 89 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1495037553446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_luc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_luc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_luc1 " "Found entity 1: altsyncram_luc1" {  } { { "db/altsyncram_luc1.tdf" "" { Text "E:/GitHub Repos/RISC-Project/quartus/db/altsyncram_luc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495037553509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1495037553509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_luc1 datapath:datapath0\|datamem:datamem0\|altsyncram:altsyncram_component\|altsyncram_luc1:auto_generated " "Elaborating entity \"altsyncram_luc1\" for hierarchy \"datapath:datapath0\|datamem:datamem0\|altsyncram:altsyncram_component\|altsyncram_luc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/programs/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495037553509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register8 datapath:datapath0\|register8:reg00 " "Elaborating entity \"register8\" for hierarchy \"datapath:datapath0\|register8:reg00\"" {  } { { "../datapath/datapath.vhdl" "reg00" { Text "E:/GitHub Repos/RISC-Project/datapath/datapath.vhdl" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495037553525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register1 datapath:datapath0\|register1:regcarryflag " "Elaborating entity \"register1\" for hierarchy \"datapath:datapath0\|register1:regcarryflag\"" {  } { { "../datapath/datapath.vhdl" "regcarryflag" { Text "E:/GitHub Repos/RISC-Project/datapath/datapath.vhdl" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495037553540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux5to1 datapath:datapath0\|mux5to1:mux0 " "Elaborating entity \"mux5to1\" for hierarchy \"datapath:datapath0\|mux5to1:mux0\"" {  } { { "../datapath/datapath.vhdl" "mux0" { Text "E:/GitHub Repos/RISC-Project/datapath/datapath.vhdl" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495037553540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4to1 datapath:datapath0\|mux4to1:mux1 " "Elaborating entity \"mux4to1\" for hierarchy \"datapath:datapath0\|mux4to1:mux1\"" {  } { { "../datapath/datapath.vhdl" "mux1" { Text "E:/GitHub Repos/RISC-Project/datapath/datapath.vhdl" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495037553540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU datapath:datapath0\|ALU:ALU0 " "Elaborating entity \"ALU\" for hierarchy \"datapath:datapath0\|ALU:ALU0\"" {  } { { "../datapath/datapath.vhdl" "ALU0" { Text "E:/GitHub Repos/RISC-Project/datapath/datapath.vhdl" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495037553556 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "temp ALU.vhdl(21) " "VHDL Process Statement warning at ALU.vhdl(21): inferring latch(es) for signal or variable \"temp\", which holds its previous value in one or more paths through the process" {  } { { "../components/ALU.vhdl" "" { Text "E:/GitHub Repos/RISC-Project/components/ALU.vhdl" 21 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1495037553556 "|microprocessador|datapath:datapath0|ALU:ALU0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "zero_sign ALU.vhdl(21) " "VHDL Process Statement warning at ALU.vhdl(21): inferring latch(es) for signal or variable \"zero_sign\", which holds its previous value in one or more paths through the process" {  } { { "../components/ALU.vhdl" "" { Text "E:/GitHub Repos/RISC-Project/components/ALU.vhdl" 21 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1495037553556 "|microprocessador|datapath:datapath0|ALU:ALU0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "zero_sign ALU.vhdl(21) " "Inferred latch for \"zero_sign\" at ALU.vhdl(21)" {  } { { "../components/ALU.vhdl" "" { Text "E:/GitHub Repos/RISC-Project/components/ALU.vhdl" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495037553556 "|microprocessador|datapath:datapath0|ALU:ALU0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[0\] ALU.vhdl(21) " "Inferred latch for \"temp\[0\]\" at ALU.vhdl(21)" {  } { { "../components/ALU.vhdl" "" { Text "E:/GitHub Repos/RISC-Project/components/ALU.vhdl" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495037553556 "|microprocessador|datapath:datapath0|ALU:ALU0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[1\] ALU.vhdl(21) " "Inferred latch for \"temp\[1\]\" at ALU.vhdl(21)" {  } { { "../components/ALU.vhdl" "" { Text "E:/GitHub Repos/RISC-Project/components/ALU.vhdl" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495037553556 "|microprocessador|datapath:datapath0|ALU:ALU0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[2\] ALU.vhdl(21) " "Inferred latch for \"temp\[2\]\" at ALU.vhdl(21)" {  } { { "../components/ALU.vhdl" "" { Text "E:/GitHub Repos/RISC-Project/components/ALU.vhdl" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495037553556 "|microprocessador|datapath:datapath0|ALU:ALU0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[3\] ALU.vhdl(21) " "Inferred latch for \"temp\[3\]\" at ALU.vhdl(21)" {  } { { "../components/ALU.vhdl" "" { Text "E:/GitHub Repos/RISC-Project/components/ALU.vhdl" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495037553556 "|microprocessador|datapath:datapath0|ALU:ALU0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[4\] ALU.vhdl(21) " "Inferred latch for \"temp\[4\]\" at ALU.vhdl(21)" {  } { { "../components/ALU.vhdl" "" { Text "E:/GitHub Repos/RISC-Project/components/ALU.vhdl" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495037553556 "|microprocessador|datapath:datapath0|ALU:ALU0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[5\] ALU.vhdl(21) " "Inferred latch for \"temp\[5\]\" at ALU.vhdl(21)" {  } { { "../components/ALU.vhdl" "" { Text "E:/GitHub Repos/RISC-Project/components/ALU.vhdl" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495037553556 "|microprocessador|datapath:datapath0|ALU:ALU0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[6\] ALU.vhdl(21) " "Inferred latch for \"temp\[6\]\" at ALU.vhdl(21)" {  } { { "../components/ALU.vhdl" "" { Text "E:/GitHub Repos/RISC-Project/components/ALU.vhdl" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495037553556 "|microprocessador|datapath:datapath0|ALU:ALU0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[7\] ALU.vhdl(21) " "Inferred latch for \"temp\[7\]\" at ALU.vhdl(21)" {  } { { "../components/ALU.vhdl" "" { Text "E:/GitHub Repos/RISC-Project/components/ALU.vhdl" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495037553556 "|microprocessador|datapath:datapath0|ALU:ALU0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[8\] ALU.vhdl(21) " "Inferred latch for \"temp\[8\]\" at ALU.vhdl(21)" {  } { { "../components/ALU.vhdl" "" { Text "E:/GitHub Repos/RISC-Project/components/ALU.vhdl" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495037553556 "|microprocessador|datapath:datapath0|ALU:ALU0"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controlador:controlador0\|mux1select\[1\] " "Latch controlador:controlador0\|mux1select\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controlador:controlador0\|state.instOUT " "Ports D and ENA on the latch are fed by the same signal controlador:controlador0\|state.instOUT" {  } { { "../controlador/controlador.vhdl" "" { Text "E:/GitHub Repos/RISC-Project/controlador/controlador.vhdl" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1495037554424 ""}  } { { "../controlador/controlador.vhdl" "" { Text "E:/GitHub Repos/RISC-Project/controlador/controlador.vhdl" 80 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1495037554424 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controlador:controlador0\|mux1select\[0\] " "Latch controlador:controlador0\|mux1select\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controlador:controlador0\|state.instOUT " "Ports D and ENA on the latch are fed by the same signal controlador:controlador0\|state.instOUT" {  } { { "../controlador/controlador.vhdl" "" { Text "E:/GitHub Repos/RISC-Project/controlador/controlador.vhdl" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1495037554424 ""}  } { { "../controlador/controlador.vhdl" "" { Text "E:/GitHub Repos/RISC-Project/controlador/controlador.vhdl" 80 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1495037554424 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controlador:controlador0\|alucontrol\[3\] " "Latch controlador:controlador0\|alucontrol\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controlador:controlador0\|state.SHL " "Ports D and ENA on the latch are fed by the same signal controlador:controlador0\|state.SHL" {  } { { "../controlador/controlador.vhdl" "" { Text "E:/GitHub Repos/RISC-Project/controlador/controlador.vhdl" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1495037554424 ""}  } { { "../controlador/controlador.vhdl" "" { Text "E:/GitHub Repos/RISC-Project/controlador/controlador.vhdl" 80 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1495037554424 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:datapath0\|ALU:ALU0\|temp\[8\] " "Latch datapath:datapath0\|ALU:ALU0\|temp\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controlador:controlador0\|alucontrol\[0\] " "Ports D and ENA on the latch are fed by the same signal controlador:controlador0\|alucontrol\[0\]" {  } { { "../controlador/controlador.vhdl" "" { Text "E:/GitHub Repos/RISC-Project/controlador/controlador.vhdl" 80 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1495037554440 ""}  } { { "../components/ALU.vhdl" "" { Text "E:/GitHub Repos/RISC-Project/components/ALU.vhdl" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1495037554440 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controlador:controlador0\|mux2select\[1\] " "Latch controlador:controlador0\|mux2select\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controlador:controlador0\|state.ST " "Ports D and ENA on the latch are fed by the same signal controlador:controlador0\|state.ST" {  } { { "../controlador/controlador.vhdl" "" { Text "E:/GitHub Repos/RISC-Project/controlador/controlador.vhdl" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1495037554440 ""}  } { { "../controlador/controlador.vhdl" "" { Text "E:/GitHub Repos/RISC-Project/controlador/controlador.vhdl" 80 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1495037554440 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controlador:controlador0\|mux2select\[0\] " "Latch controlador:controlador0\|mux2select\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controlador:controlador0\|state.ST " "Ports D and ENA on the latch are fed by the same signal controlador:controlador0\|state.ST" {  } { { "../controlador/controlador.vhdl" "" { Text "E:/GitHub Repos/RISC-Project/controlador/controlador.vhdl" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1495037554440 ""}  } { { "../controlador/controlador.vhdl" "" { Text "E:/GitHub Repos/RISC-Project/controlador/controlador.vhdl" 80 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1495037554440 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controlador:controlador0\|alucontrol\[0\] " "Latch controlador:controlador0\|alucontrol\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controlador:controlador0\|state.SUB " "Ports D and ENA on the latch are fed by the same signal controlador:controlador0\|state.SUB" {  } { { "../controlador/controlador.vhdl" "" { Text "E:/GitHub Repos/RISC-Project/controlador/controlador.vhdl" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1495037554440 ""}  } { { "../controlador/controlador.vhdl" "" { Text "E:/GitHub Repos/RISC-Project/controlador/controlador.vhdl" 80 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1495037554440 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:datapath0\|ALU:ALU0\|temp\[0\] " "Latch datapath:datapath0\|ALU:ALU0\|temp\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controlador:controlador0\|alucontrol\[0\] " "Ports D and ENA on the latch are fed by the same signal controlador:controlador0\|alucontrol\[0\]" {  } { { "../controlador/controlador.vhdl" "" { Text "E:/GitHub Repos/RISC-Project/controlador/controlador.vhdl" 80 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1495037554440 ""}  } { { "../components/ALU.vhdl" "" { Text "E:/GitHub Repos/RISC-Project/components/ALU.vhdl" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1495037554440 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:datapath0\|ALU:ALU0\|temp\[1\] " "Latch datapath:datapath0\|ALU:ALU0\|temp\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controlador:controlador0\|alucontrol\[3\] " "Ports D and ENA on the latch are fed by the same signal controlador:controlador0\|alucontrol\[3\]" {  } { { "../controlador/controlador.vhdl" "" { Text "E:/GitHub Repos/RISC-Project/controlador/controlador.vhdl" 80 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1495037554440 ""}  } { { "../components/ALU.vhdl" "" { Text "E:/GitHub Repos/RISC-Project/components/ALU.vhdl" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1495037554440 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:datapath0\|ALU:ALU0\|temp\[2\] " "Latch datapath:datapath0\|ALU:ALU0\|temp\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controlador:controlador0\|alucontrol\[3\] " "Ports D and ENA on the latch are fed by the same signal controlador:controlador0\|alucontrol\[3\]" {  } { { "../controlador/controlador.vhdl" "" { Text "E:/GitHub Repos/RISC-Project/controlador/controlador.vhdl" 80 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1495037554440 ""}  } { { "../components/ALU.vhdl" "" { Text "E:/GitHub Repos/RISC-Project/components/ALU.vhdl" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1495037554440 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:datapath0\|ALU:ALU0\|temp\[3\] " "Latch datapath:datapath0\|ALU:ALU0\|temp\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controlador:controlador0\|alucontrol\[3\] " "Ports D and ENA on the latch are fed by the same signal controlador:controlador0\|alucontrol\[3\]" {  } { { "../controlador/controlador.vhdl" "" { Text "E:/GitHub Repos/RISC-Project/controlador/controlador.vhdl" 80 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1495037554440 ""}  } { { "../components/ALU.vhdl" "" { Text "E:/GitHub Repos/RISC-Project/components/ALU.vhdl" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1495037554440 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:datapath0\|ALU:ALU0\|temp\[4\] " "Latch datapath:datapath0\|ALU:ALU0\|temp\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controlador:controlador0\|alucontrol\[3\] " "Ports D and ENA on the latch are fed by the same signal controlador:controlador0\|alucontrol\[3\]" {  } { { "../controlador/controlador.vhdl" "" { Text "E:/GitHub Repos/RISC-Project/controlador/controlador.vhdl" 80 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1495037554440 ""}  } { { "../components/ALU.vhdl" "" { Text "E:/GitHub Repos/RISC-Project/components/ALU.vhdl" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1495037554440 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:datapath0\|ALU:ALU0\|temp\[5\] " "Latch datapath:datapath0\|ALU:ALU0\|temp\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controlador:controlador0\|alucontrol\[3\] " "Ports D and ENA on the latch are fed by the same signal controlador:controlador0\|alucontrol\[3\]" {  } { { "../controlador/controlador.vhdl" "" { Text "E:/GitHub Repos/RISC-Project/controlador/controlador.vhdl" 80 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1495037554440 ""}  } { { "../components/ALU.vhdl" "" { Text "E:/GitHub Repos/RISC-Project/components/ALU.vhdl" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1495037554440 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:datapath0\|ALU:ALU0\|temp\[6\] " "Latch datapath:datapath0\|ALU:ALU0\|temp\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controlador:controlador0\|alucontrol\[3\] " "Ports D and ENA on the latch are fed by the same signal controlador:controlador0\|alucontrol\[3\]" {  } { { "../controlador/controlador.vhdl" "" { Text "E:/GitHub Repos/RISC-Project/controlador/controlador.vhdl" 80 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1495037554440 ""}  } { { "../components/ALU.vhdl" "" { Text "E:/GitHub Repos/RISC-Project/components/ALU.vhdl" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1495037554440 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:datapath0\|ALU:ALU0\|temp\[7\] " "Latch datapath:datapath0\|ALU:ALU0\|temp\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controlador:controlador0\|alucontrol\[3\] " "Ports D and ENA on the latch are fed by the same signal controlador:controlador0\|alucontrol\[3\]" {  } { { "../controlador/controlador.vhdl" "" { Text "E:/GitHub Repos/RISC-Project/controlador/controlador.vhdl" 80 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1495037554440 ""}  } { { "../components/ALU.vhdl" "" { Text "E:/GitHub Repos/RISC-Project/components/ALU.vhdl" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1495037554440 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controlador:controlador0\|datamem_write_enable " "Latch controlador:controlador0\|datamem_write_enable has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controlador:controlador0\|state.ST " "Ports D and ENA on the latch are fed by the same signal controlador:controlador0\|state.ST" {  } { { "../controlador/controlador.vhdl" "" { Text "E:/GitHub Repos/RISC-Project/controlador/controlador.vhdl" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1495037554440 ""}  } { { "../controlador/controlador.vhdl" "" { Text "E:/GitHub Repos/RISC-Project/controlador/controlador.vhdl" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1495037554440 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1495037555018 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1495037555018 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "8 " "Design contains 8 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "externaldata\[0\] " "No output dependent on input pin \"externaldata\[0\]\"" {  } { { "../microprocessador/microprocessador.vhdl" "" { Text "E:/GitHub Repos/RISC-Project/microprocessador/microprocessador.vhdl" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1495037555830 "|microprocessador|externaldata[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "externaldata\[1\] " "No output dependent on input pin \"externaldata\[1\]\"" {  } { { "../microprocessador/microprocessador.vhdl" "" { Text "E:/GitHub Repos/RISC-Project/microprocessador/microprocessador.vhdl" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1495037555830 "|microprocessador|externaldata[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "externaldata\[2\] " "No output dependent on input pin \"externaldata\[2\]\"" {  } { { "../microprocessador/microprocessador.vhdl" "" { Text "E:/GitHub Repos/RISC-Project/microprocessador/microprocessador.vhdl" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1495037555830 "|microprocessador|externaldata[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "externaldata\[3\] " "No output dependent on input pin \"externaldata\[3\]\"" {  } { { "../microprocessador/microprocessador.vhdl" "" { Text "E:/GitHub Repos/RISC-Project/microprocessador/microprocessador.vhdl" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1495037555830 "|microprocessador|externaldata[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "externaldata\[4\] " "No output dependent on input pin \"externaldata\[4\]\"" {  } { { "../microprocessador/microprocessador.vhdl" "" { Text "E:/GitHub Repos/RISC-Project/microprocessador/microprocessador.vhdl" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1495037555830 "|microprocessador|externaldata[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "externaldata\[5\] " "No output dependent on input pin \"externaldata\[5\]\"" {  } { { "../microprocessador/microprocessador.vhdl" "" { Text "E:/GitHub Repos/RISC-Project/microprocessador/microprocessador.vhdl" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1495037555830 "|microprocessador|externaldata[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "externaldata\[6\] " "No output dependent on input pin \"externaldata\[6\]\"" {  } { { "../microprocessador/microprocessador.vhdl" "" { Text "E:/GitHub Repos/RISC-Project/microprocessador/microprocessador.vhdl" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1495037555830 "|microprocessador|externaldata[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "externaldata\[7\] " "No output dependent on input pin \"externaldata\[7\]\"" {  } { { "../microprocessador/microprocessador.vhdl" "" { Text "E:/GitHub Repos/RISC-Project/microprocessador/microprocessador.vhdl" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1495037555830 "|microprocessador|externaldata[7]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1495037555830 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "265 " "Implemented 265 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1495037555830 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1495037555830 ""} { "Info" "ICUT_CUT_TM_LCELLS" "228 " "Implemented 228 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1495037555830 ""} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Implemented 16 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1495037555830 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1495037555830 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 52 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 52 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "541 " "Peak virtual memory: 541 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1495037555862 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 17 13:12:35 2017 " "Processing ended: Wed May 17 13:12:35 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1495037555862 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1495037555862 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1495037555862 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1495037555862 ""}
