{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1518967176888 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1518967176891 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb 18 15:19:36 2018 " "Processing started: Sun Feb 18 15:19:36 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1518967176891 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1518967176891 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off High_radix_online_arithmetic -c High_radix_online_arithmetic " "Command: quartus_map --read_settings_files=on --write_settings_files=off High_radix_online_arithmetic -c High_radix_online_arithmetic" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1518967176892 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1518967177573 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\".\";  expecting \")\" radix4multiplier.v(152) " "Verilog HDL syntax error at radix4multiplier.v(152) near text \".\";  expecting \")\"" {  } { { "radix4multiplier.v" "" { Text "//icnas4.cc.ic.ac.uk/jl14314/Desktop/proj/radix4multiplier.v" 152 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1518967177698 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\".\";  expecting \")\" radix4multiplier.v(160) " "Verilog HDL syntax error at radix4multiplier.v(160) near text \".\";  expecting \")\"" {  } { { "radix4multiplier.v" "" { Text "//icnas4.cc.ic.ac.uk/jl14314/Desktop/proj/radix4multiplier.v" 160 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1518967177698 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "calcVj radix4multiplier.v(99) " "Ignored design unit \"calcVj\" at radix4multiplier.v(99) due to previous errors" {  } { { "radix4multiplier.v" "" { Text "//icnas4.cc.ic.ac.uk/jl14314/Desktop/proj/radix4multiplier.v" 99 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1518967177699 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "SELM radix4multiplier.v(174) " "Ignored design unit \"SELM\" at radix4multiplier.v(174) due to previous errors" {  } { { "radix4multiplier.v" "" { Text "//icnas4.cc.ic.ac.uk/jl14314/Desktop/proj/radix4multiplier.v" 174 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1518967177699 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "multiplyByFour radix4multiplier.v(276) " "Ignored design unit \"multiplyByFour\" at radix4multiplier.v(276) due to previous errors" {  } { { "radix4multiplier.v" "" { Text "//icnas4.cc.ic.ac.uk/jl14314/Desktop/proj/radix4multiplier.v" 276 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1518967177699 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "negateX radix4multiplier.v(421) " "Ignored design unit \"negateX\" at radix4multiplier.v(421) due to previous errors" {  } { { "radix4multiplier.v" "" { Text "//icnas4.cc.ic.ac.uk/jl14314/Desktop/proj/radix4multiplier.v" 421 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1518967177699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "radix4multiplier.v 0 0 " "Found 0 design units, including 0 entities, in source file radix4multiplier.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1518967177702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "radix4adder_sv.sv 1 1 " "Found 1 design units, including 1 entities, in source file radix4adder_sv.sv" { { "Info" "ISGN_ENTITY_NAME" "1 radix4adder_sv " "Found entity 1: radix4adder_sv" {  } { { "radix4adder_sv.sv" "" { Text "//icnas4.cc.ic.ac.uk/jl14314/Desktop/proj/radix4adder_sv.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1518967177722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1518967177722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "radix2adder.v 1 1 " "Found 1 design units, including 1 entities, in source file radix2adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 radix2adder " "Found entity 1: radix2adder" {  } { { "radix2adder.v" "" { Text "//icnas4.cc.ic.ac.uk/jl14314/Desktop/proj/radix2adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1518967177737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1518967177737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "convention2rbr.v 1 1 " "Found 1 design units, including 1 entities, in source file convention2rbr.v" { { "Info" "ISGN_ENTITY_NAME" "1 conventionToRBR " "Found entity 1: conventionToRBR" {  } { { "convention2rbr.v" "" { Text "//icnas4.cc.ic.ac.uk/jl14314/Desktop/proj/convention2rbr.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1518967177754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1518967177754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "radix2adderserialblock.v 1 1 " "Found 1 design units, including 1 entities, in source file radix2adderserialblock.v" { { "Info" "ISGN_ENTITY_NAME" "1 radix2adderSerialBlock " "Found entity 1: radix2adderSerialBlock" {  } { { "radix2adderSerialBlock.v" "" { Text "//icnas4.cc.ic.ac.uk/jl14314/Desktop/proj/radix2adderSerialBlock.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1518967177767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1518967177767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "radix2adderparallelblock.v 1 1 " "Found 1 design units, including 1 entities, in source file radix2adderparallelblock.v" { { "Info" "ISGN_ENTITY_NAME" "1 radix2adderParallelBlock " "Found entity 1: radix2adderParallelBlock" {  } { { "radix2adderParallelBlock.v" "" { Text "//icnas4.cc.ic.ac.uk/jl14314/Desktop/proj/radix2adderParallelBlock.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1518967177782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1518967177782 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "radix2adderSerial.v(24) " "Verilog HDL information at radix2adderSerial.v(24): always construct contains both blocking and non-blocking assignments" {  } { { "radix2adderSerial.v" "" { Text "//icnas4.cc.ic.ac.uk/jl14314/Desktop/proj/radix2adderSerial.v" 24 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1518967177796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "radix2adderserial.v 1 1 " "Found 1 design units, including 1 entities, in source file radix2adderserial.v" { { "Info" "ISGN_ENTITY_NAME" "1 radix2adderSerial " "Found entity 1: radix2adderSerial" {  } { { "radix2adderSerial.v" "" { Text "//icnas4.cc.ic.ac.uk/jl14314/Desktop/proj/radix2adderSerial.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1518967177797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1518967177797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "radix4adder.v 0 0 " "Found 0 design units, including 0 entities, in source file radix4adder.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1518967177817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "radix4adder_new.v 1 1 " "Found 1 design units, including 1 entities, in source file radix4adder_new.v" { { "Info" "ISGN_ENTITY_NAME" "1 radix4adder_new " "Found entity 1: radix4adder_new" {  } { { "radix4adder_new.v" "" { Text "//icnas4.cc.ic.ac.uk/jl14314/Desktop/proj/radix4adder_new.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1518967177837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1518967177837 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "q Q onTheFlyConverter.v(9) " "Verilog HDL Declaration information at onTheFlyConverter.v(9): object \"q\" differs only in case from object \"Q\" in the same scope" {  } { { "onTheFlyConverter.v" "" { Text "//icnas4.cc.ic.ac.uk/jl14314/Desktop/proj/onTheFlyConverter.v" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1518967177853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ontheflyconverter.v 1 1 " "Found 1 design units, including 1 entities, in source file ontheflyconverter.v" { { "Info" "ISGN_ENTITY_NAME" "1 onTheFlyConverter " "Found entity 1: onTheFlyConverter" {  } { { "onTheFlyConverter.v" "" { Text "//icnas4.cc.ic.ac.uk/jl14314/Desktop/proj/onTheFlyConverter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1518967177854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1518967177854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test.v 0 0 " "Found 0 design units, including 0 entities, in source file test.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1518967177868 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "q Q onTheFlyConverterSignedDigit.v(10) " "Verilog HDL Declaration information at onTheFlyConverterSignedDigit.v(10): object \"q\" differs only in case from object \"Q\" in the same scope" {  } { { "onTheFlyConverterSignedDigit.v" "" { Text "//icnas4.cc.ic.ac.uk/jl14314/Desktop/proj/onTheFlyConverterSignedDigit.v" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1518967177882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ontheflyconvertersigneddigit.v 1 1 " "Found 1 design units, including 1 entities, in source file ontheflyconvertersigneddigit.v" { { "Info" "ISGN_ENTITY_NAME" "1 onTheFlyConverterSignedDigit " "Found entity 1: onTheFlyConverterSignedDigit" {  } { { "onTheFlyConverterSignedDigit.v" "" { Text "//icnas4.cc.ic.ac.uk/jl14314/Desktop/proj/onTheFlyConverterSignedDigit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1518967177883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1518967177883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "radix4addertestbench.v 1 1 " "Found 1 design units, including 1 entities, in source file radix4addertestbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 radix4AdderTestbench " "Found entity 1: radix4AdderTestbench" {  } { { "radix4AdderTestbench.v" "" { Text "//icnas4.cc.ic.ac.uk/jl14314/Desktop/proj/radix4AdderTestbench.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1518967177899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1518967177899 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "radix4MultiplierTestbench.v(26) " "Verilog HDL information at radix4MultiplierTestbench.v(26): always construct contains both blocking and non-blocking assignments" {  } { { "radix4MultiplierTestbench.v" "" { Text "//icnas4.cc.ic.ac.uk/jl14314/Desktop/proj/radix4MultiplierTestbench.v" 26 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1518967177918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "radix4multipliertestbench.v 1 1 " "Found 1 design units, including 1 entities, in source file radix4multipliertestbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 radix4MultiplierTestbench " "Found entity 1: radix4MultiplierTestbench" {  } { { "radix4MultiplierTestbench.v" "" { Text "//icnas4.cc.ic.ac.uk/jl14314/Desktop/proj/radix4MultiplierTestbench.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1518967177919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1518967177919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "radix2multiplier.v 0 0 " "Found 0 design units, including 0 entities, in source file radix2multiplier.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1518967177935 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/Desktop/proj/output_files/High_radix_online_arithmetic.map.smsg " "Generated suppressed messages file /Desktop/proj/output_files/High_radix_online_arithmetic.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1518967178016 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 6 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 6 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "434 " "Peak virtual memory: 434 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1518967178201 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Feb 18 15:19:38 2018 " "Processing ended: Sun Feb 18 15:19:38 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1518967178201 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1518967178201 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1518967178201 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1518967178201 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 8 s 0 s " "Quartus II Full Compilation was unsuccessful. 8 errors, 0 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1518967179193 ""}
