\BOOKMARK [0][-]{titlepage.0}{Title Page}{}% 1
\BOOKMARK [0][-]{Abstract.0}{Abstract}{}% 2
\BOOKMARK [0][-]{toc.0}{Table of Contents}{}% 3
\BOOKMARK [0][-]{section*.3}{LIST OF TABLES}{}% 4
\BOOKMARK [0][-]{section*.5}{LIST OF FIGURES}{}% 5
\BOOKMARK [0][-]{section*.7}{LIST OF LISTINGS}{}% 6
\BOOKMARK [0][-]{chapter.1}{Chapter 1 \040 Introduction}{}% 7
\BOOKMARK [1][-]{section.1.1}{1.1 Multipath in Aeronautical Telemetry}{chapter.1}% 8
\BOOKMARK [1][-]{section.1.2}{1.2 Problem Statement}{chapter.1}% 9
\BOOKMARK [1][-]{section.1.3}{1.3 Organization}{chapter.1}% 10
\BOOKMARK [0][-]{chapter.2}{Chapter 2 \040 PAQ Project}{}% 11
\BOOKMARK [1][-]{section.2.1}{2.1 System Overview}{chapter.2}% 12
\BOOKMARK [1][-]{section.2.2}{2.2 Hardware Overview}{chapter.2}% 13
\BOOKMARK [1][-]{section.2.3}{2.3 Digital Signal Processing}{chapter.2}% 14
\BOOKMARK [2][-]{subsection.2.3.1}{2.3.1 Preamble Detection}{section.2.3}% 15
\BOOKMARK [2][-]{subsection.2.3.2}{2.3.2 Frequency Offset Compensation}{section.2.3}% 16
\BOOKMARK [2][-]{subsection.2.3.3}{2.3.3 Channel Estimation}{section.2.3}% 17
\BOOKMARK [2][-]{subsection.2.3.4}{2.3.4 Noise Variance Estimation}{section.2.3}% 18
\BOOKMARK [2][-]{subsection.2.3.5}{2.3.5 Equalizers}{section.2.3}% 19
\BOOKMARK [2][-]{subsection.2.3.6}{2.3.6 Symbol-by-Symbol Detector}{section.2.3}% 20
\BOOKMARK [0][-]{chapter.3}{Chapter 3 \040 Signal Processing in GPUs}{}% 21
\BOOKMARK [1][-]{section.3.1}{3.1 GPU and CUDA Introduction}{chapter.3}% 22
\BOOKMARK [2][-]{subsection.3.1.1}{3.1.1 An Example Comparing CPU and GPU}{section.3.1}% 23
\BOOKMARK [2][-]{subsection.3.1.2}{3.1.2 GPU Kernel Using Threads and Thread Blocks}{section.3.1}% 24
\BOOKMARK [2][-]{subsection.3.1.3}{3.1.3 GPU Memory}{section.3.1}% 25
\BOOKMARK [2][-]{subsection.3.1.4}{3.1.4 Thread Optimization}{section.3.1}% 26
\BOOKMARK [2][-]{subsection.3.1.5}{3.1.5 CPU and GPU Pipelining}{section.3.1}% 27
\BOOKMARK [1][-]{section.3.2}{3.2 GPU Convolution}{chapter.3}% 28
\BOOKMARK [2][-]{subsection.3.2.1}{3.2.1 Floating Point Operation Comparison}{section.3.2}% 29
\BOOKMARK [2][-]{subsection.3.2.2}{3.2.2 CPU and GPU Single Convolution Using Batch Processing Comparison}{section.3.2}% 30
\BOOKMARK [2][-]{subsection.3.2.3}{3.2.3 Convolution Using Batch Processing}{section.3.2}% 31
\BOOKMARK [0][-]{chapter.4}{Chapter 4 \040 Equalizer GPU Implementation and Bit Error Rate Performance}{}% 32
\BOOKMARK [1][-]{section.4.1}{4.1 GPU Implementation}{chapter.4}% 33
\BOOKMARK [2][-]{subsection.4.1.1}{4.1.1 Zero-forcing and MMSE GPU Implementation}{section.4.1}% 34
\BOOKMARK [2][-]{subsection.4.1.2}{4.1.2 Constant Modulus Algorithm GPU Implementation}{section.4.1}% 35
\BOOKMARK [2][-]{subsection.4.1.3}{4.1.3 Frequency Domain Equalizer GPU Implementations}{section.4.1}% 36
\BOOKMARK [1][-]{section.4.2}{4.2 CPU and GPU Pipelining}{chapter.4}% 37
\BOOKMARK [1][-]{section.4.3}{4.3 Laboratory Test Results}{chapter.4}% 38
\BOOKMARK [0][-]{chapter.5}{Chapter 5 \040 Summary and Conclusions}{}% 39
\BOOKMARK [1][-]{section.5.1}{5.1 GPU Implementation}{chapter.5}% 40
\BOOKMARK [1][-]{section.5.2}{5.2 Contributions}{chapter.5}% 41
\BOOKMARK [1][-]{section.5.3}{5.3 Further Work}{chapter.5}% 42
\BOOKMARK [0][-]{section*.80}{References}{}% 43
\BOOKMARK [0][-]{appendix.A}{Appendix A \040 Description of BER Test Setup}{}% 44
