#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Thu Jan 29 18:22:53 2026
# Process ID: 37016
# Current directory: D:/FPGA/Vivaldo Project/PUCCH-FORMAT-1/cyclic_shift_gen
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent38088 D:\FPGA\Vivaldo Project\PUCCH-FORMAT-1\cyclic_shift_gen\cyclic_shift.xpr
# Log file: D:/FPGA/Vivaldo Project/PUCCH-FORMAT-1/cyclic_shift_gen/vivado.log
# Journal file: D:/FPGA/Vivaldo Project/PUCCH-FORMAT-1/cyclic_shift_gen\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {D:/FPGA/Vivaldo Project/PUCCH-FORMAT-1/cyclic_shift_gen/cyclic_shift.xpr}
INFO: [Project 1-313] Project file moved from 'D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/cyclic_shift_gen' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/fpga/vivaldo project/pucch-format-0/cyclic_shift_gen'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/FPGA/Vivaldo Project/PUCCH-FORMAT-1/all_sub_ips'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.2/data/ip'.
WARNING: [IP_Flow 19-2162] IP 'ba_se_0' is locked:
* IP 'ba_se_0' contains one or more locked subcores.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 882.000 ; gain = 208.711
update_compile_order -fileset sources_1
set_property  ip_repo_paths  {} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
set_property  ip_repo_paths  {{D:/FPGA/Vivaldo Project/PUCCH-FORMAT-1/all_sub_ips}} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/FPGA/Vivaldo Project/PUCCH-FORMAT-1/all_sub_ips'.
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:base_sequence:1.0 [get_ips  ba_se_0] -log ip_upgrade.log
Upgrading 'ba_se_0'
INFO: [IP_Flow 19-1972] Upgraded ba_se_0 from base_sequence_v1_0 1.0 to base_sequence_v1_0 1.0
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'ba_se_0'...
INFO: [Coretcl 2-1525] Wrote upgrade log to 'D:/FPGA/Vivaldo Project/PUCCH-FORMAT-1/cyclic_shift_gen/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips ba_se_0] -no_script -sync -force -quiet
generate_target all [get_files  {{D:/FPGA/Vivaldo Project/PUCCH-FORMAT-1/cyclic_shift_gen/cyclic_shift.srcs/sources_1/ip/ba_se_0/ba_se_0.xci}}]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'ba_se_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'ba_se_0'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'ba_se_0'...
generate_target: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1009.059 ; gain = 29.828
export_ip_user_files -of_objects [get_files {{D:/FPGA/Vivaldo Project/PUCCH-FORMAT-1/cyclic_shift_gen/cyclic_shift.srcs/sources_1/ip/ba_se_0/ba_se_0.xci}}] -no_script -sync -force -quiet
export_simulation -of_objects [get_files {{D:/FPGA/Vivaldo Project/PUCCH-FORMAT-1/cyclic_shift_gen/cyclic_shift.srcs/sources_1/ip/ba_se_0/ba_se_0.xci}}] -directory {D:/FPGA/Vivaldo Project/PUCCH-FORMAT-1/cyclic_shift_gen/cyclic_shift.ip_user_files/sim_scripts} -ip_user_files_dir {D:/FPGA/Vivaldo Project/PUCCH-FORMAT-1/cyclic_shift_gen/cyclic_shift.ip_user_files} -ipstatic_source_dir {D:/FPGA/Vivaldo Project/PUCCH-FORMAT-1/cyclic_shift_gen/cyclic_shift.ip_user_files/ipstatic} -lib_map_path [list {modelsim=D:/FPGA/Vivaldo Project/PUCCH-FORMAT-1/cyclic_shift_gen/cyclic_shift.cache/compile_simlib/modelsim} {questa=D:/FPGA/Vivaldo Project/PUCCH-FORMAT-1/cyclic_shift_gen/cyclic_shift.cache/compile_simlib/questa} {riviera=D:/FPGA/Vivaldo Project/PUCCH-FORMAT-1/cyclic_shift_gen/cyclic_shift.cache/compile_simlib/riviera} {activehdl=D:/FPGA/Vivaldo Project/PUCCH-FORMAT-1/cyclic_shift_gen/cyclic_shift.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
exit
INFO: [Common 17-206] Exiting Vivado at Thu Jan 29 18:34:55 2026...
