// Seed: 3697685347
module module_0 ();
  wire id_1;
endmodule
module module_1 (
    output logic id_0,
    input  logic id_1,
    output wand  id_2,
    output logic id_3
);
  uwire id_5;
  assign id_3 = id_1;
  always @(posedge 1 or id_5) id_0 <= id_1;
  module_0 modCall_1 ();
  always #1 id_3 <= 1'b0;
endmodule
module module_2 (
    id_1,
    id_2
);
  inout wire id_2;
  input wire id_1;
  reg id_3;
  function id_4;
    output id_5;
    input id_6;
    id_6 <= 1'b0 - 1;
  endfunction
  assign id_3 = id_6;
  wire id_7;
  module_0 modCall_1 ();
endmodule
