// Seed: 996733266
module module_0;
  assign id_1 = 1;
  supply0 id_2, id_3 = id_1;
  module_2 modCall_1 ();
  assign id_2 = (id_1) ^ 1 !== ((1) == 1'd0);
endmodule
module module_1;
  module_0 modCall_1 ();
  assign modCall_1.id_2 = 0;
endmodule
module module_2 ();
  reg id_2, id_3;
  assign id_3 = 1;
  reg id_4;
  always @(posedge 1 > 'h0)
    if (1) id_2 <= #1 1'h0;
    else
      `define pp_5 0
  wire id_6;
  assign #id_7 id_4 = 1;
  assign id_7 = id_1[1];
  assign module_0.id_3 = 0;
endmodule
