// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _CNN_HH_
#define _CNN_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "zero_mean_1chan64.h"
#include "efficient_pad_n_1cha.h"
#include "resample.h"
#include "conv2d_3x3_1chan_rev.h"
#include "batch_norm.h"
#include "relu.h"
#include "max_pool_1chan.h"
#include "pad_for_conv2.h"
#include "resample_for_conv2.h"
#include "conv2d_3x3_4chan_rev.h"
#include "CNN_mean_removed_V.h"
#include "CNN_padded_0_V.h"
#include "CNN_conv_0_V.h"
#include "CNN_batchnorm_V.h"
#include "CNN_ReLU_V.h"
#include "CNN_maxpool_V.h"
#include "CNN_padded_L2_0_V.h"
#include "CNN_resampled_L2_hbi.h"
#include "CNN_resampled_L2_ibs.h"
#include "fifo_w18_d4_A.h"
#include "fifo_w48_d4_A.h"
#include "fifo_w18_d5_A.h"
#include "fifo_w48_d10_A.h"

namespace ap_rtl {

struct CNN : public sc_module {
    // Port declarations 202
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_out< sc_lv<10> > in_image_V_address0;
    sc_out< sc_logic > in_image_V_ce0;
    sc_out< sc_lv<18> > in_image_V_d0;
    sc_in< sc_lv<18> > in_image_V_q0;
    sc_out< sc_logic > in_image_V_we0;
    sc_out< sc_lv<10> > in_image_V_address1;
    sc_out< sc_logic > in_image_V_ce1;
    sc_out< sc_lv<18> > in_image_V_d1;
    sc_in< sc_lv<18> > in_image_V_q1;
    sc_out< sc_logic > in_image_V_we1;
    sc_out< sc_lv<10> > means_V_address0;
    sc_out< sc_logic > means_V_ce0;
    sc_out< sc_lv<18> > means_V_d0;
    sc_in< sc_lv<18> > means_V_q0;
    sc_out< sc_logic > means_V_we0;
    sc_out< sc_lv<10> > means_V_address1;
    sc_out< sc_logic > means_V_ce1;
    sc_out< sc_lv<18> > means_V_d1;
    sc_in< sc_lv<18> > means_V_q1;
    sc_out< sc_logic > means_V_we1;
    sc_in< sc_lv<18> > conv_kernel_L1_0_V;
    sc_in< sc_lv<18> > conv_kernel_L1_1_V;
    sc_in< sc_lv<18> > conv_kernel_L1_2_V;
    sc_in< sc_lv<18> > conv_kernel_L1_3_V;
    sc_in< sc_lv<18> > conv_kernel_L1_4_V;
    sc_in< sc_lv<18> > conv_kernel_L1_5_V;
    sc_in< sc_lv<18> > conv_kernel_L1_6_V;
    sc_in< sc_lv<18> > conv_kernel_L1_7_V;
    sc_in< sc_lv<18> > conv_kernel_L1_8_V;
    sc_in< sc_lv<48> > conv_bias_L1_V;
    sc_in< sc_lv<18> > a_V;
    sc_in< sc_lv<18> > b_V;
    sc_out< sc_lv<2> > conv_kernel_L2_0_V_address0;
    sc_out< sc_logic > conv_kernel_L2_0_V_ce0;
    sc_out< sc_lv<18> > conv_kernel_L2_0_V_d0;
    sc_in< sc_lv<18> > conv_kernel_L2_0_V_q0;
    sc_out< sc_logic > conv_kernel_L2_0_V_we0;
    sc_out< sc_lv<2> > conv_kernel_L2_0_V_address1;
    sc_out< sc_logic > conv_kernel_L2_0_V_ce1;
    sc_out< sc_lv<18> > conv_kernel_L2_0_V_d1;
    sc_in< sc_lv<18> > conv_kernel_L2_0_V_q1;
    sc_out< sc_logic > conv_kernel_L2_0_V_we1;
    sc_out< sc_lv<2> > conv_kernel_L2_1_V_address0;
    sc_out< sc_logic > conv_kernel_L2_1_V_ce0;
    sc_out< sc_lv<18> > conv_kernel_L2_1_V_d0;
    sc_in< sc_lv<18> > conv_kernel_L2_1_V_q0;
    sc_out< sc_logic > conv_kernel_L2_1_V_we0;
    sc_out< sc_lv<2> > conv_kernel_L2_1_V_address1;
    sc_out< sc_logic > conv_kernel_L2_1_V_ce1;
    sc_out< sc_lv<18> > conv_kernel_L2_1_V_d1;
    sc_in< sc_lv<18> > conv_kernel_L2_1_V_q1;
    sc_out< sc_logic > conv_kernel_L2_1_V_we1;
    sc_out< sc_lv<2> > conv_kernel_L2_2_V_address0;
    sc_out< sc_logic > conv_kernel_L2_2_V_ce0;
    sc_out< sc_lv<18> > conv_kernel_L2_2_V_d0;
    sc_in< sc_lv<18> > conv_kernel_L2_2_V_q0;
    sc_out< sc_logic > conv_kernel_L2_2_V_we0;
    sc_out< sc_lv<2> > conv_kernel_L2_2_V_address1;
    sc_out< sc_logic > conv_kernel_L2_2_V_ce1;
    sc_out< sc_lv<18> > conv_kernel_L2_2_V_d1;
    sc_in< sc_lv<18> > conv_kernel_L2_2_V_q1;
    sc_out< sc_logic > conv_kernel_L2_2_V_we1;
    sc_out< sc_lv<2> > conv_kernel_L2_3_V_address0;
    sc_out< sc_logic > conv_kernel_L2_3_V_ce0;
    sc_out< sc_lv<18> > conv_kernel_L2_3_V_d0;
    sc_in< sc_lv<18> > conv_kernel_L2_3_V_q0;
    sc_out< sc_logic > conv_kernel_L2_3_V_we0;
    sc_out< sc_lv<2> > conv_kernel_L2_3_V_address1;
    sc_out< sc_logic > conv_kernel_L2_3_V_ce1;
    sc_out< sc_lv<18> > conv_kernel_L2_3_V_d1;
    sc_in< sc_lv<18> > conv_kernel_L2_3_V_q1;
    sc_out< sc_logic > conv_kernel_L2_3_V_we1;
    sc_out< sc_lv<2> > conv_kernel_L2_4_V_address0;
    sc_out< sc_logic > conv_kernel_L2_4_V_ce0;
    sc_out< sc_lv<18> > conv_kernel_L2_4_V_d0;
    sc_in< sc_lv<18> > conv_kernel_L2_4_V_q0;
    sc_out< sc_logic > conv_kernel_L2_4_V_we0;
    sc_out< sc_lv<2> > conv_kernel_L2_4_V_address1;
    sc_out< sc_logic > conv_kernel_L2_4_V_ce1;
    sc_out< sc_lv<18> > conv_kernel_L2_4_V_d1;
    sc_in< sc_lv<18> > conv_kernel_L2_4_V_q1;
    sc_out< sc_logic > conv_kernel_L2_4_V_we1;
    sc_out< sc_lv<2> > conv_kernel_L2_5_V_address0;
    sc_out< sc_logic > conv_kernel_L2_5_V_ce0;
    sc_out< sc_lv<18> > conv_kernel_L2_5_V_d0;
    sc_in< sc_lv<18> > conv_kernel_L2_5_V_q0;
    sc_out< sc_logic > conv_kernel_L2_5_V_we0;
    sc_out< sc_lv<2> > conv_kernel_L2_5_V_address1;
    sc_out< sc_logic > conv_kernel_L2_5_V_ce1;
    sc_out< sc_lv<18> > conv_kernel_L2_5_V_d1;
    sc_in< sc_lv<18> > conv_kernel_L2_5_V_q1;
    sc_out< sc_logic > conv_kernel_L2_5_V_we1;
    sc_out< sc_lv<2> > conv_kernel_L2_6_V_address0;
    sc_out< sc_logic > conv_kernel_L2_6_V_ce0;
    sc_out< sc_lv<18> > conv_kernel_L2_6_V_d0;
    sc_in< sc_lv<18> > conv_kernel_L2_6_V_q0;
    sc_out< sc_logic > conv_kernel_L2_6_V_we0;
    sc_out< sc_lv<2> > conv_kernel_L2_6_V_address1;
    sc_out< sc_logic > conv_kernel_L2_6_V_ce1;
    sc_out< sc_lv<18> > conv_kernel_L2_6_V_d1;
    sc_in< sc_lv<18> > conv_kernel_L2_6_V_q1;
    sc_out< sc_logic > conv_kernel_L2_6_V_we1;
    sc_out< sc_lv<2> > conv_kernel_L2_7_V_address0;
    sc_out< sc_logic > conv_kernel_L2_7_V_ce0;
    sc_out< sc_lv<18> > conv_kernel_L2_7_V_d0;
    sc_in< sc_lv<18> > conv_kernel_L2_7_V_q0;
    sc_out< sc_logic > conv_kernel_L2_7_V_we0;
    sc_out< sc_lv<2> > conv_kernel_L2_7_V_address1;
    sc_out< sc_logic > conv_kernel_L2_7_V_ce1;
    sc_out< sc_lv<18> > conv_kernel_L2_7_V_d1;
    sc_in< sc_lv<18> > conv_kernel_L2_7_V_q1;
    sc_out< sc_logic > conv_kernel_L2_7_V_we1;
    sc_out< sc_lv<2> > conv_kernel_L2_8_V_address0;
    sc_out< sc_logic > conv_kernel_L2_8_V_ce0;
    sc_out< sc_lv<18> > conv_kernel_L2_8_V_d0;
    sc_in< sc_lv<18> > conv_kernel_L2_8_V_q0;
    sc_out< sc_logic > conv_kernel_L2_8_V_we0;
    sc_out< sc_lv<2> > conv_kernel_L2_8_V_address1;
    sc_out< sc_logic > conv_kernel_L2_8_V_ce1;
    sc_out< sc_lv<18> > conv_kernel_L2_8_V_d1;
    sc_in< sc_lv<18> > conv_kernel_L2_8_V_q1;
    sc_out< sc_logic > conv_kernel_L2_8_V_we1;
    sc_in< sc_lv<48> > conv_bias_L2_0_V;
    sc_in< sc_lv<48> > conv_bias_L2_1_V;
    sc_in< sc_lv<48> > conv_bias_L2_2_V;
    sc_in< sc_lv<48> > conv_bias_L2_3_V;
    sc_out< sc_lv<7> > result_0_V_address0;
    sc_out< sc_logic > result_0_V_ce0;
    sc_out< sc_lv<48> > result_0_V_d0;
    sc_in< sc_lv<48> > result_0_V_q0;
    sc_out< sc_logic > result_0_V_we0;
    sc_out< sc_lv<7> > result_0_V_address1;
    sc_out< sc_logic > result_0_V_ce1;
    sc_out< sc_lv<48> > result_0_V_d1;
    sc_in< sc_lv<48> > result_0_V_q1;
    sc_out< sc_logic > result_0_V_we1;
    sc_out< sc_lv<7> > result_1_V_address0;
    sc_out< sc_logic > result_1_V_ce0;
    sc_out< sc_lv<48> > result_1_V_d0;
    sc_in< sc_lv<48> > result_1_V_q0;
    sc_out< sc_logic > result_1_V_we0;
    sc_out< sc_lv<7> > result_1_V_address1;
    sc_out< sc_logic > result_1_V_ce1;
    sc_out< sc_lv<48> > result_1_V_d1;
    sc_in< sc_lv<48> > result_1_V_q1;
    sc_out< sc_logic > result_1_V_we1;
    sc_out< sc_lv<7> > result_2_V_address0;
    sc_out< sc_logic > result_2_V_ce0;
    sc_out< sc_lv<48> > result_2_V_d0;
    sc_in< sc_lv<48> > result_2_V_q0;
    sc_out< sc_logic > result_2_V_we0;
    sc_out< sc_lv<7> > result_2_V_address1;
    sc_out< sc_logic > result_2_V_ce1;
    sc_out< sc_lv<48> > result_2_V_d1;
    sc_in< sc_lv<48> > result_2_V_q1;
    sc_out< sc_logic > result_2_V_we1;
    sc_out< sc_lv<7> > result_3_V_address0;
    sc_out< sc_logic > result_3_V_ce0;
    sc_out< sc_lv<48> > result_3_V_d0;
    sc_in< sc_lv<48> > result_3_V_q0;
    sc_out< sc_logic > result_3_V_we0;
    sc_out< sc_lv<7> > result_3_V_address1;
    sc_out< sc_logic > result_3_V_ce1;
    sc_out< sc_lv<48> > result_3_V_d1;
    sc_in< sc_lv<48> > result_3_V_q1;
    sc_out< sc_logic > result_3_V_we1;
    sc_out< sc_lv<7> > result_4_V_address0;
    sc_out< sc_logic > result_4_V_ce0;
    sc_out< sc_lv<48> > result_4_V_d0;
    sc_in< sc_lv<48> > result_4_V_q0;
    sc_out< sc_logic > result_4_V_we0;
    sc_out< sc_lv<7> > result_4_V_address1;
    sc_out< sc_logic > result_4_V_ce1;
    sc_out< sc_lv<48> > result_4_V_d1;
    sc_in< sc_lv<48> > result_4_V_q1;
    sc_out< sc_logic > result_4_V_we1;
    sc_out< sc_lv<7> > result_5_V_address0;
    sc_out< sc_logic > result_5_V_ce0;
    sc_out< sc_lv<48> > result_5_V_d0;
    sc_in< sc_lv<48> > result_5_V_q0;
    sc_out< sc_logic > result_5_V_we0;
    sc_out< sc_lv<7> > result_5_V_address1;
    sc_out< sc_logic > result_5_V_ce1;
    sc_out< sc_lv<48> > result_5_V_d1;
    sc_in< sc_lv<48> > result_5_V_q1;
    sc_out< sc_logic > result_5_V_we1;
    sc_out< sc_lv<7> > result_6_V_address0;
    sc_out< sc_logic > result_6_V_ce0;
    sc_out< sc_lv<48> > result_6_V_d0;
    sc_in< sc_lv<48> > result_6_V_q0;
    sc_out< sc_logic > result_6_V_we0;
    sc_out< sc_lv<7> > result_6_V_address1;
    sc_out< sc_logic > result_6_V_ce1;
    sc_out< sc_lv<48> > result_6_V_d1;
    sc_in< sc_lv<48> > result_6_V_q1;
    sc_out< sc_logic > result_6_V_we1;
    sc_out< sc_logic > ap_done;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_logic > ap_idle;
    sc_signal< sc_logic > ap_var_for_const2;
    sc_signal< sc_lv<10> > ap_var_for_const5;
    sc_signal< sc_logic > ap_var_for_const0;
    sc_signal< sc_lv<18> > ap_var_for_const1;
    sc_signal< sc_lv<48> > ap_var_for_const4;
    sc_signal< sc_lv<25> > ap_var_for_const3;
    sc_signal< sc_lv<6> > ap_var_for_const6;


    // Module declarations
    CNN(sc_module_name name);
    SC_HAS_PROCESS(CNN);

    ~CNN();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    CNN_mean_removed_V* mean_removed_V_U;
    CNN_padded_0_V* padded_0_V_U;
    CNN_padded_0_V* padded_1_V_U;
    CNN_padded_0_V* padded_2_V_U;
    CNN_padded_0_V* padded_3_V_U;
    CNN_padded_0_V* padded_4_V_U;
    CNN_padded_0_V* padded_5_V_U;
    CNN_padded_0_V* padded_6_V_U;
    CNN_padded_0_V* padded_7_V_U;
    CNN_padded_0_V* padded_8_V_U;
    CNN_padded_0_V* padded_9_V_U;
    CNN_padded_0_V* padded_10_V_U;
    CNN_padded_0_V* padded_11_V_U;
    CNN_padded_0_V* padded_12_V_U;
    CNN_padded_0_V* padded_13_V_U;
    CNN_padded_0_V* padded_14_V_U;
    CNN_mean_removed_V* resampled_0_0_V_U;
    CNN_mean_removed_V* resampled_0_1_V_U;
    CNN_mean_removed_V* resampled_0_2_V_U;
    CNN_mean_removed_V* resampled_0_3_V_U;
    CNN_mean_removed_V* resampled_0_4_V_U;
    CNN_mean_removed_V* resampled_1_0_V_U;
    CNN_mean_removed_V* resampled_1_1_V_U;
    CNN_mean_removed_V* resampled_1_2_V_U;
    CNN_mean_removed_V* resampled_1_3_V_U;
    CNN_conv_0_V* conv_0_V_U;
    CNN_conv_0_V* conv_1_V_U;
    CNN_conv_0_V* conv_2_V_U;
    CNN_conv_0_V* conv_3_V_U;
    CNN_conv_0_V* conv_4_V_U;
    CNN_conv_0_V* conv_5_V_U;
    CNN_conv_0_V* conv_6_V_U;
    CNN_batchnorm_V* batchnorm_V_U;
    CNN_ReLU_V* ReLU_V_U;
    CNN_maxpool_V* maxpool_V_U;
    CNN_padded_L2_0_V* padded_L2_0_V_U;
    CNN_padded_L2_0_V* padded_L2_1_V_U;
    CNN_padded_L2_0_V* padded_L2_2_V_U;
    CNN_padded_L2_0_V* padded_L2_3_V_U;
    CNN_resampled_L2_hbi* resampled_L2_0_V_U;
    CNN_resampled_L2_ibs* resampled_L2_1_V_U;
    zero_mean_1chan64* zero_mean_1chan64_U0;
    efficient_pad_n_1cha* efficient_pad_n_1cha_U0;
    resample* resample_U0;
    conv2d_3x3_1chan_rev* conv2d_3x3_1chan_rev_U0;
    batch_norm* batch_norm_U0;
    relu* relu_U0;
    max_pool_1chan* max_pool_1chan_U0;
    pad_for_conv2* pad_for_conv2_U0;
    resample_for_conv2* resample_for_conv2_U0;
    conv2d_3x3_4chan_rev* conv2d_3x3_4chan_rev_U0;
    fifo_w18_d4_A* conv_kernel_L1_0_V_s_U;
    fifo_w18_d4_A* conv_kernel_L1_1_V_s_U;
    fifo_w18_d4_A* conv_kernel_L1_2_V_s_U;
    fifo_w18_d4_A* conv_kernel_L1_3_V_s_U;
    fifo_w18_d4_A* conv_kernel_L1_4_V_s_U;
    fifo_w18_d4_A* conv_kernel_L1_5_V_s_U;
    fifo_w18_d4_A* conv_kernel_L1_6_V_s_U;
    fifo_w18_d4_A* conv_kernel_L1_7_V_s_U;
    fifo_w18_d4_A* conv_kernel_L1_8_V_s_U;
    fifo_w48_d4_A* conv_bias_L1_V_c_U;
    fifo_w18_d5_A* a_V_c_U;
    fifo_w18_d5_A* b_V_c_U;
    fifo_w48_d10_A* conv_bias_L2_0_V_c_U;
    fifo_w48_d10_A* conv_bias_L2_1_V_c_U;
    fifo_w48_d10_A* conv_bias_L2_2_V_c_U;
    fifo_w48_d10_A* conv_bias_L2_3_V_c_U;
    sc_signal< sc_lv<18> > mean_removed_V_i_q0;
    sc_signal< sc_lv<18> > mean_removed_V_t_q0;
    sc_signal< sc_lv<18> > padded_0_V_i_q0;
    sc_signal< sc_lv<18> > padded_0_V_i_q1;
    sc_signal< sc_lv<18> > padded_0_V_t_q0;
    sc_signal< sc_lv<18> > padded_0_V_t_q1;
    sc_signal< sc_lv<18> > padded_1_V_i_q0;
    sc_signal< sc_lv<18> > padded_1_V_i_q1;
    sc_signal< sc_lv<18> > padded_1_V_t_q0;
    sc_signal< sc_lv<18> > padded_1_V_t_q1;
    sc_signal< sc_lv<18> > padded_2_V_i_q0;
    sc_signal< sc_lv<18> > padded_2_V_i_q1;
    sc_signal< sc_lv<18> > padded_2_V_t_q0;
    sc_signal< sc_lv<18> > padded_2_V_t_q1;
    sc_signal< sc_lv<18> > padded_3_V_i_q0;
    sc_signal< sc_lv<18> > padded_3_V_i_q1;
    sc_signal< sc_lv<18> > padded_3_V_t_q0;
    sc_signal< sc_lv<18> > padded_3_V_t_q1;
    sc_signal< sc_lv<18> > padded_4_V_i_q0;
    sc_signal< sc_lv<18> > padded_4_V_i_q1;
    sc_signal< sc_lv<18> > padded_4_V_t_q0;
    sc_signal< sc_lv<18> > padded_4_V_t_q1;
    sc_signal< sc_lv<18> > padded_5_V_i_q0;
    sc_signal< sc_lv<18> > padded_5_V_i_q1;
    sc_signal< sc_lv<18> > padded_5_V_t_q0;
    sc_signal< sc_lv<18> > padded_5_V_t_q1;
    sc_signal< sc_lv<18> > padded_6_V_i_q0;
    sc_signal< sc_lv<18> > padded_6_V_i_q1;
    sc_signal< sc_lv<18> > padded_6_V_t_q0;
    sc_signal< sc_lv<18> > padded_6_V_t_q1;
    sc_signal< sc_lv<18> > padded_7_V_i_q0;
    sc_signal< sc_lv<18> > padded_7_V_i_q1;
    sc_signal< sc_lv<18> > padded_7_V_t_q0;
    sc_signal< sc_lv<18> > padded_7_V_t_q1;
    sc_signal< sc_lv<18> > padded_8_V_i_q0;
    sc_signal< sc_lv<18> > padded_8_V_i_q1;
    sc_signal< sc_lv<18> > padded_8_V_t_q0;
    sc_signal< sc_lv<18> > padded_8_V_t_q1;
    sc_signal< sc_lv<18> > padded_9_V_i_q0;
    sc_signal< sc_lv<18> > padded_9_V_i_q1;
    sc_signal< sc_lv<18> > padded_9_V_t_q0;
    sc_signal< sc_lv<18> > padded_9_V_t_q1;
    sc_signal< sc_lv<18> > padded_10_V_i_q0;
    sc_signal< sc_lv<18> > padded_10_V_i_q1;
    sc_signal< sc_lv<18> > padded_10_V_t_q0;
    sc_signal< sc_lv<18> > padded_10_V_t_q1;
    sc_signal< sc_lv<18> > padded_11_V_i_q0;
    sc_signal< sc_lv<18> > padded_11_V_i_q1;
    sc_signal< sc_lv<18> > padded_11_V_t_q0;
    sc_signal< sc_lv<18> > padded_11_V_t_q1;
    sc_signal< sc_lv<18> > padded_12_V_i_q0;
    sc_signal< sc_lv<18> > padded_12_V_i_q1;
    sc_signal< sc_lv<18> > padded_12_V_t_q0;
    sc_signal< sc_lv<18> > padded_12_V_t_q1;
    sc_signal< sc_lv<18> > padded_13_V_i_q0;
    sc_signal< sc_lv<18> > padded_13_V_i_q1;
    sc_signal< sc_lv<18> > padded_13_V_t_q0;
    sc_signal< sc_lv<18> > padded_13_V_t_q1;
    sc_signal< sc_lv<18> > padded_14_V_i_q0;
    sc_signal< sc_lv<18> > padded_14_V_i_q1;
    sc_signal< sc_lv<18> > padded_14_V_t_q0;
    sc_signal< sc_lv<18> > padded_14_V_t_q1;
    sc_signal< sc_lv<18> > resampled_0_0_V_i_q0;
    sc_signal< sc_lv<18> > resampled_0_0_V_t_q0;
    sc_signal< sc_lv<18> > resampled_0_1_V_i_q0;
    sc_signal< sc_lv<18> > resampled_0_1_V_t_q0;
    sc_signal< sc_lv<18> > resampled_0_2_V_i_q0;
    sc_signal< sc_lv<18> > resampled_0_2_V_t_q0;
    sc_signal< sc_lv<18> > resampled_0_3_V_i_q0;
    sc_signal< sc_lv<18> > resampled_0_3_V_t_q0;
    sc_signal< sc_lv<18> > resampled_0_4_V_i_q0;
    sc_signal< sc_lv<18> > resampled_0_4_V_t_q0;
    sc_signal< sc_lv<18> > resampled_1_0_V_i_q0;
    sc_signal< sc_lv<18> > resampled_1_0_V_t_q0;
    sc_signal< sc_lv<18> > resampled_1_1_V_i_q0;
    sc_signal< sc_lv<18> > resampled_1_1_V_t_q0;
    sc_signal< sc_lv<18> > resampled_1_2_V_i_q0;
    sc_signal< sc_lv<18> > resampled_1_2_V_t_q0;
    sc_signal< sc_lv<18> > resampled_1_3_V_i_q0;
    sc_signal< sc_lv<18> > resampled_1_3_V_t_q0;
    sc_signal< sc_lv<25> > conv_0_V_i_q0;
    sc_signal< sc_lv<25> > conv_0_V_t_q0;
    sc_signal< sc_lv<25> > conv_1_V_i_q0;
    sc_signal< sc_lv<25> > conv_1_V_t_q0;
    sc_signal< sc_lv<25> > conv_2_V_i_q0;
    sc_signal< sc_lv<25> > conv_2_V_t_q0;
    sc_signal< sc_lv<25> > conv_3_V_i_q0;
    sc_signal< sc_lv<25> > conv_3_V_t_q0;
    sc_signal< sc_lv<25> > conv_4_V_i_q0;
    sc_signal< sc_lv<25> > conv_4_V_t_q0;
    sc_signal< sc_lv<25> > conv_5_V_i_q0;
    sc_signal< sc_lv<25> > conv_5_V_t_q0;
    sc_signal< sc_lv<25> > conv_6_V_i_q0;
    sc_signal< sc_lv<25> > conv_6_V_t_q0;
    sc_signal< sc_lv<48> > batchnorm_V_i_q0;
    sc_signal< sc_lv<48> > batchnorm_V_t_q0;
    sc_signal< sc_lv<48> > ReLU_V_i_q0;
    sc_signal< sc_lv<48> > ReLU_V_i_q1;
    sc_signal< sc_lv<48> > ReLU_V_t_q0;
    sc_signal< sc_lv<48> > ReLU_V_t_q1;
    sc_signal< sc_lv<25> > maxpool_V_i_q0;
    sc_signal< sc_lv<25> > maxpool_V_t_q0;
    sc_signal< sc_lv<25> > padded_L2_0_V_i_q0;
    sc_signal< sc_lv<25> > padded_L2_0_V_t_q0;
    sc_signal< sc_lv<25> > padded_L2_1_V_i_q0;
    sc_signal< sc_lv<25> > padded_L2_1_V_t_q0;
    sc_signal< sc_lv<25> > padded_L2_2_V_i_q0;
    sc_signal< sc_lv<25> > padded_L2_2_V_t_q0;
    sc_signal< sc_lv<25> > padded_L2_3_V_i_q0;
    sc_signal< sc_lv<25> > padded_L2_3_V_t_q0;
    sc_signal< sc_lv<25> > resampled_L2_0_V_i_q0;
    sc_signal< sc_lv<25> > resampled_L2_0_V_i_q1;
    sc_signal< sc_lv<25> > resampled_L2_0_V_t_q0;
    sc_signal< sc_lv<25> > resampled_L2_0_V_t_q1;
    sc_signal< sc_lv<25> > resampled_L2_1_V_i_q0;
    sc_signal< sc_lv<25> > resampled_L2_1_V_i_q1;
    sc_signal< sc_lv<25> > resampled_L2_1_V_t_q0;
    sc_signal< sc_lv<25> > resampled_L2_1_V_t_q1;
    sc_signal< sc_logic > zero_mean_1chan64_U0_ap_start;
    sc_signal< sc_logic > zero_mean_1chan64_U0_ap_done;
    sc_signal< sc_logic > zero_mean_1chan64_U0_ap_continue;
    sc_signal< sc_logic > zero_mean_1chan64_U0_ap_idle;
    sc_signal< sc_logic > zero_mean_1chan64_U0_ap_ready;
    sc_signal< sc_lv<10> > zero_mean_1chan64_U0_in_image_V_address0;
    sc_signal< sc_logic > zero_mean_1chan64_U0_in_image_V_ce0;
    sc_signal< sc_lv<10> > zero_mean_1chan64_U0_out_image_V_address0;
    sc_signal< sc_logic > zero_mean_1chan64_U0_out_image_V_ce0;
    sc_signal< sc_logic > zero_mean_1chan64_U0_out_image_V_we0;
    sc_signal< sc_lv<18> > zero_mean_1chan64_U0_out_image_V_d0;
    sc_signal< sc_lv<10> > zero_mean_1chan64_U0_means_V_address0;
    sc_signal< sc_logic > zero_mean_1chan64_U0_means_V_ce0;
    sc_signal< sc_lv<18> > zero_mean_1chan64_U0_conv_kernel_L1_0_V_out_din;
    sc_signal< sc_logic > zero_mean_1chan64_U0_conv_kernel_L1_0_V_out_write;
    sc_signal< sc_lv<18> > zero_mean_1chan64_U0_conv_kernel_L1_1_V_out_din;
    sc_signal< sc_logic > zero_mean_1chan64_U0_conv_kernel_L1_1_V_out_write;
    sc_signal< sc_lv<18> > zero_mean_1chan64_U0_conv_kernel_L1_2_V_out_din;
    sc_signal< sc_logic > zero_mean_1chan64_U0_conv_kernel_L1_2_V_out_write;
    sc_signal< sc_lv<18> > zero_mean_1chan64_U0_conv_kernel_L1_3_V_out_din;
    sc_signal< sc_logic > zero_mean_1chan64_U0_conv_kernel_L1_3_V_out_write;
    sc_signal< sc_lv<18> > zero_mean_1chan64_U0_conv_kernel_L1_4_V_out_din;
    sc_signal< sc_logic > zero_mean_1chan64_U0_conv_kernel_L1_4_V_out_write;
    sc_signal< sc_lv<18> > zero_mean_1chan64_U0_conv_kernel_L1_5_V_out_din;
    sc_signal< sc_logic > zero_mean_1chan64_U0_conv_kernel_L1_5_V_out_write;
    sc_signal< sc_lv<18> > zero_mean_1chan64_U0_conv_kernel_L1_6_V_out_din;
    sc_signal< sc_logic > zero_mean_1chan64_U0_conv_kernel_L1_6_V_out_write;
    sc_signal< sc_lv<18> > zero_mean_1chan64_U0_conv_kernel_L1_7_V_out_din;
    sc_signal< sc_logic > zero_mean_1chan64_U0_conv_kernel_L1_7_V_out_write;
    sc_signal< sc_lv<18> > zero_mean_1chan64_U0_conv_kernel_L1_8_V_out_din;
    sc_signal< sc_logic > zero_mean_1chan64_U0_conv_kernel_L1_8_V_out_write;
    sc_signal< sc_lv<48> > zero_mean_1chan64_U0_conv_bias_L1_V_out_din;
    sc_signal< sc_logic > zero_mean_1chan64_U0_conv_bias_L1_V_out_write;
    sc_signal< sc_lv<18> > zero_mean_1chan64_U0_a_V_out_din;
    sc_signal< sc_logic > zero_mean_1chan64_U0_a_V_out_write;
    sc_signal< sc_lv<18> > zero_mean_1chan64_U0_b_V_out_din;
    sc_signal< sc_logic > zero_mean_1chan64_U0_b_V_out_write;
    sc_signal< sc_lv<48> > zero_mean_1chan64_U0_conv_bias_L2_0_V_out_din;
    sc_signal< sc_logic > zero_mean_1chan64_U0_conv_bias_L2_0_V_out_write;
    sc_signal< sc_lv<48> > zero_mean_1chan64_U0_conv_bias_L2_1_V_out_din;
    sc_signal< sc_logic > zero_mean_1chan64_U0_conv_bias_L2_1_V_out_write;
    sc_signal< sc_lv<48> > zero_mean_1chan64_U0_conv_bias_L2_2_V_out_din;
    sc_signal< sc_logic > zero_mean_1chan64_U0_conv_bias_L2_2_V_out_write;
    sc_signal< sc_lv<48> > zero_mean_1chan64_U0_conv_bias_L2_3_V_out_din;
    sc_signal< sc_logic > zero_mean_1chan64_U0_conv_bias_L2_3_V_out_write;
    sc_signal< sc_logic > ap_channel_done_mean_removed_V;
    sc_signal< sc_logic > zero_mean_1chan64_U0_out_image_V_full_n;
    sc_signal< sc_logic > efficient_pad_n_1cha_U0_ap_start;
    sc_signal< sc_logic > efficient_pad_n_1cha_U0_ap_done;
    sc_signal< sc_logic > efficient_pad_n_1cha_U0_ap_continue;
    sc_signal< sc_logic > efficient_pad_n_1cha_U0_ap_idle;
    sc_signal< sc_logic > efficient_pad_n_1cha_U0_ap_ready;
    sc_signal< sc_lv<10> > efficient_pad_n_1cha_U0_in_image_V_address0;
    sc_signal< sc_logic > efficient_pad_n_1cha_U0_in_image_V_ce0;
    sc_signal< sc_lv<6> > efficient_pad_n_1cha_U0_out_image_0_V_address0;
    sc_signal< sc_logic > efficient_pad_n_1cha_U0_out_image_0_V_ce0;
    sc_signal< sc_logic > efficient_pad_n_1cha_U0_out_image_0_V_we0;
    sc_signal< sc_lv<18> > efficient_pad_n_1cha_U0_out_image_0_V_d0;
    sc_signal< sc_lv<6> > efficient_pad_n_1cha_U0_out_image_0_V_address1;
    sc_signal< sc_logic > efficient_pad_n_1cha_U0_out_image_0_V_ce1;
    sc_signal< sc_logic > efficient_pad_n_1cha_U0_out_image_0_V_we1;
    sc_signal< sc_lv<18> > efficient_pad_n_1cha_U0_out_image_0_V_d1;
    sc_signal< sc_lv<6> > efficient_pad_n_1cha_U0_out_image_1_V_address0;
    sc_signal< sc_logic > efficient_pad_n_1cha_U0_out_image_1_V_ce0;
    sc_signal< sc_logic > efficient_pad_n_1cha_U0_out_image_1_V_we0;
    sc_signal< sc_lv<18> > efficient_pad_n_1cha_U0_out_image_1_V_d0;
    sc_signal< sc_lv<6> > efficient_pad_n_1cha_U0_out_image_1_V_address1;
    sc_signal< sc_logic > efficient_pad_n_1cha_U0_out_image_1_V_ce1;
    sc_signal< sc_logic > efficient_pad_n_1cha_U0_out_image_1_V_we1;
    sc_signal< sc_lv<18> > efficient_pad_n_1cha_U0_out_image_1_V_d1;
    sc_signal< sc_lv<6> > efficient_pad_n_1cha_U0_out_image_2_V_address0;
    sc_signal< sc_logic > efficient_pad_n_1cha_U0_out_image_2_V_ce0;
    sc_signal< sc_logic > efficient_pad_n_1cha_U0_out_image_2_V_we0;
    sc_signal< sc_lv<18> > efficient_pad_n_1cha_U0_out_image_2_V_d0;
    sc_signal< sc_lv<6> > efficient_pad_n_1cha_U0_out_image_2_V_address1;
    sc_signal< sc_logic > efficient_pad_n_1cha_U0_out_image_2_V_ce1;
    sc_signal< sc_logic > efficient_pad_n_1cha_U0_out_image_2_V_we1;
    sc_signal< sc_lv<18> > efficient_pad_n_1cha_U0_out_image_2_V_d1;
    sc_signal< sc_lv<6> > efficient_pad_n_1cha_U0_out_image_3_V_address0;
    sc_signal< sc_logic > efficient_pad_n_1cha_U0_out_image_3_V_ce0;
    sc_signal< sc_logic > efficient_pad_n_1cha_U0_out_image_3_V_we0;
    sc_signal< sc_lv<18> > efficient_pad_n_1cha_U0_out_image_3_V_d0;
    sc_signal< sc_lv<6> > efficient_pad_n_1cha_U0_out_image_3_V_address1;
    sc_signal< sc_logic > efficient_pad_n_1cha_U0_out_image_3_V_ce1;
    sc_signal< sc_logic > efficient_pad_n_1cha_U0_out_image_3_V_we1;
    sc_signal< sc_lv<18> > efficient_pad_n_1cha_U0_out_image_3_V_d1;
    sc_signal< sc_lv<6> > efficient_pad_n_1cha_U0_out_image_4_V_address0;
    sc_signal< sc_logic > efficient_pad_n_1cha_U0_out_image_4_V_ce0;
    sc_signal< sc_logic > efficient_pad_n_1cha_U0_out_image_4_V_we0;
    sc_signal< sc_lv<18> > efficient_pad_n_1cha_U0_out_image_4_V_d0;
    sc_signal< sc_lv<6> > efficient_pad_n_1cha_U0_out_image_4_V_address1;
    sc_signal< sc_logic > efficient_pad_n_1cha_U0_out_image_4_V_ce1;
    sc_signal< sc_logic > efficient_pad_n_1cha_U0_out_image_4_V_we1;
    sc_signal< sc_lv<18> > efficient_pad_n_1cha_U0_out_image_4_V_d1;
    sc_signal< sc_lv<6> > efficient_pad_n_1cha_U0_out_image_5_V_address0;
    sc_signal< sc_logic > efficient_pad_n_1cha_U0_out_image_5_V_ce0;
    sc_signal< sc_logic > efficient_pad_n_1cha_U0_out_image_5_V_we0;
    sc_signal< sc_lv<18> > efficient_pad_n_1cha_U0_out_image_5_V_d0;
    sc_signal< sc_lv<6> > efficient_pad_n_1cha_U0_out_image_5_V_address1;
    sc_signal< sc_logic > efficient_pad_n_1cha_U0_out_image_5_V_ce1;
    sc_signal< sc_logic > efficient_pad_n_1cha_U0_out_image_5_V_we1;
    sc_signal< sc_lv<18> > efficient_pad_n_1cha_U0_out_image_5_V_d1;
    sc_signal< sc_lv<6> > efficient_pad_n_1cha_U0_out_image_6_V_address0;
    sc_signal< sc_logic > efficient_pad_n_1cha_U0_out_image_6_V_ce0;
    sc_signal< sc_logic > efficient_pad_n_1cha_U0_out_image_6_V_we0;
    sc_signal< sc_lv<18> > efficient_pad_n_1cha_U0_out_image_6_V_d0;
    sc_signal< sc_lv<6> > efficient_pad_n_1cha_U0_out_image_6_V_address1;
    sc_signal< sc_logic > efficient_pad_n_1cha_U0_out_image_6_V_ce1;
    sc_signal< sc_logic > efficient_pad_n_1cha_U0_out_image_6_V_we1;
    sc_signal< sc_lv<18> > efficient_pad_n_1cha_U0_out_image_6_V_d1;
    sc_signal< sc_lv<6> > efficient_pad_n_1cha_U0_out_image_7_V_address0;
    sc_signal< sc_logic > efficient_pad_n_1cha_U0_out_image_7_V_ce0;
    sc_signal< sc_logic > efficient_pad_n_1cha_U0_out_image_7_V_we0;
    sc_signal< sc_lv<18> > efficient_pad_n_1cha_U0_out_image_7_V_d0;
    sc_signal< sc_lv<6> > efficient_pad_n_1cha_U0_out_image_7_V_address1;
    sc_signal< sc_logic > efficient_pad_n_1cha_U0_out_image_7_V_ce1;
    sc_signal< sc_logic > efficient_pad_n_1cha_U0_out_image_7_V_we1;
    sc_signal< sc_lv<18> > efficient_pad_n_1cha_U0_out_image_7_V_d1;
    sc_signal< sc_lv<6> > efficient_pad_n_1cha_U0_out_image_8_V_address0;
    sc_signal< sc_logic > efficient_pad_n_1cha_U0_out_image_8_V_ce0;
    sc_signal< sc_logic > efficient_pad_n_1cha_U0_out_image_8_V_we0;
    sc_signal< sc_lv<18> > efficient_pad_n_1cha_U0_out_image_8_V_d0;
    sc_signal< sc_lv<6> > efficient_pad_n_1cha_U0_out_image_8_V_address1;
    sc_signal< sc_logic > efficient_pad_n_1cha_U0_out_image_8_V_ce1;
    sc_signal< sc_logic > efficient_pad_n_1cha_U0_out_image_8_V_we1;
    sc_signal< sc_lv<18> > efficient_pad_n_1cha_U0_out_image_8_V_d1;
    sc_signal< sc_lv<6> > efficient_pad_n_1cha_U0_out_image_9_V_address0;
    sc_signal< sc_logic > efficient_pad_n_1cha_U0_out_image_9_V_ce0;
    sc_signal< sc_logic > efficient_pad_n_1cha_U0_out_image_9_V_we0;
    sc_signal< sc_lv<18> > efficient_pad_n_1cha_U0_out_image_9_V_d0;
    sc_signal< sc_lv<6> > efficient_pad_n_1cha_U0_out_image_9_V_address1;
    sc_signal< sc_logic > efficient_pad_n_1cha_U0_out_image_9_V_ce1;
    sc_signal< sc_logic > efficient_pad_n_1cha_U0_out_image_9_V_we1;
    sc_signal< sc_lv<18> > efficient_pad_n_1cha_U0_out_image_9_V_d1;
    sc_signal< sc_lv<6> > efficient_pad_n_1cha_U0_out_image_10_V_address0;
    sc_signal< sc_logic > efficient_pad_n_1cha_U0_out_image_10_V_ce0;
    sc_signal< sc_logic > efficient_pad_n_1cha_U0_out_image_10_V_we0;
    sc_signal< sc_lv<18> > efficient_pad_n_1cha_U0_out_image_10_V_d0;
    sc_signal< sc_lv<6> > efficient_pad_n_1cha_U0_out_image_10_V_address1;
    sc_signal< sc_logic > efficient_pad_n_1cha_U0_out_image_10_V_ce1;
    sc_signal< sc_logic > efficient_pad_n_1cha_U0_out_image_10_V_we1;
    sc_signal< sc_lv<18> > efficient_pad_n_1cha_U0_out_image_10_V_d1;
    sc_signal< sc_lv<6> > efficient_pad_n_1cha_U0_out_image_11_V_address0;
    sc_signal< sc_logic > efficient_pad_n_1cha_U0_out_image_11_V_ce0;
    sc_signal< sc_logic > efficient_pad_n_1cha_U0_out_image_11_V_we0;
    sc_signal< sc_lv<18> > efficient_pad_n_1cha_U0_out_image_11_V_d0;
    sc_signal< sc_lv<6> > efficient_pad_n_1cha_U0_out_image_11_V_address1;
    sc_signal< sc_logic > efficient_pad_n_1cha_U0_out_image_11_V_ce1;
    sc_signal< sc_logic > efficient_pad_n_1cha_U0_out_image_11_V_we1;
    sc_signal< sc_lv<18> > efficient_pad_n_1cha_U0_out_image_11_V_d1;
    sc_signal< sc_lv<6> > efficient_pad_n_1cha_U0_out_image_12_V_address0;
    sc_signal< sc_logic > efficient_pad_n_1cha_U0_out_image_12_V_ce0;
    sc_signal< sc_logic > efficient_pad_n_1cha_U0_out_image_12_V_we0;
    sc_signal< sc_lv<18> > efficient_pad_n_1cha_U0_out_image_12_V_d0;
    sc_signal< sc_lv<6> > efficient_pad_n_1cha_U0_out_image_12_V_address1;
    sc_signal< sc_logic > efficient_pad_n_1cha_U0_out_image_12_V_ce1;
    sc_signal< sc_logic > efficient_pad_n_1cha_U0_out_image_12_V_we1;
    sc_signal< sc_lv<18> > efficient_pad_n_1cha_U0_out_image_12_V_d1;
    sc_signal< sc_lv<6> > efficient_pad_n_1cha_U0_out_image_13_V_address0;
    sc_signal< sc_logic > efficient_pad_n_1cha_U0_out_image_13_V_ce0;
    sc_signal< sc_logic > efficient_pad_n_1cha_U0_out_image_13_V_we0;
    sc_signal< sc_lv<18> > efficient_pad_n_1cha_U0_out_image_13_V_d0;
    sc_signal< sc_lv<6> > efficient_pad_n_1cha_U0_out_image_13_V_address1;
    sc_signal< sc_logic > efficient_pad_n_1cha_U0_out_image_13_V_ce1;
    sc_signal< sc_logic > efficient_pad_n_1cha_U0_out_image_13_V_we1;
    sc_signal< sc_lv<18> > efficient_pad_n_1cha_U0_out_image_13_V_d1;
    sc_signal< sc_lv<6> > efficient_pad_n_1cha_U0_out_image_14_V_address0;
    sc_signal< sc_logic > efficient_pad_n_1cha_U0_out_image_14_V_ce0;
    sc_signal< sc_logic > efficient_pad_n_1cha_U0_out_image_14_V_we0;
    sc_signal< sc_lv<18> > efficient_pad_n_1cha_U0_out_image_14_V_d0;
    sc_signal< sc_lv<6> > efficient_pad_n_1cha_U0_out_image_14_V_address1;
    sc_signal< sc_logic > efficient_pad_n_1cha_U0_out_image_14_V_ce1;
    sc_signal< sc_logic > efficient_pad_n_1cha_U0_out_image_14_V_we1;
    sc_signal< sc_lv<18> > efficient_pad_n_1cha_U0_out_image_14_V_d1;
    sc_signal< sc_logic > ap_channel_done_padded_14_V;
    sc_signal< sc_logic > efficient_pad_n_1cha_U0_out_image_14_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_padded_14_V;
    sc_signal< sc_logic > ap_sync_channel_write_padded_14_V;
    sc_signal< sc_logic > ap_channel_done_padded_13_V;
    sc_signal< sc_logic > efficient_pad_n_1cha_U0_out_image_13_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_padded_13_V;
    sc_signal< sc_logic > ap_sync_channel_write_padded_13_V;
    sc_signal< sc_logic > ap_channel_done_padded_12_V;
    sc_signal< sc_logic > efficient_pad_n_1cha_U0_out_image_12_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_padded_12_V;
    sc_signal< sc_logic > ap_sync_channel_write_padded_12_V;
    sc_signal< sc_logic > ap_channel_done_padded_11_V;
    sc_signal< sc_logic > efficient_pad_n_1cha_U0_out_image_11_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_padded_11_V;
    sc_signal< sc_logic > ap_sync_channel_write_padded_11_V;
    sc_signal< sc_logic > ap_channel_done_padded_10_V;
    sc_signal< sc_logic > efficient_pad_n_1cha_U0_out_image_10_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_padded_10_V;
    sc_signal< sc_logic > ap_sync_channel_write_padded_10_V;
    sc_signal< sc_logic > ap_channel_done_padded_9_V;
    sc_signal< sc_logic > efficient_pad_n_1cha_U0_out_image_9_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_padded_9_V;
    sc_signal< sc_logic > ap_sync_channel_write_padded_9_V;
    sc_signal< sc_logic > ap_channel_done_padded_8_V;
    sc_signal< sc_logic > efficient_pad_n_1cha_U0_out_image_8_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_padded_8_V;
    sc_signal< sc_logic > ap_sync_channel_write_padded_8_V;
    sc_signal< sc_logic > ap_channel_done_padded_7_V;
    sc_signal< sc_logic > efficient_pad_n_1cha_U0_out_image_7_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_padded_7_V;
    sc_signal< sc_logic > ap_sync_channel_write_padded_7_V;
    sc_signal< sc_logic > ap_channel_done_padded_6_V;
    sc_signal< sc_logic > efficient_pad_n_1cha_U0_out_image_6_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_padded_6_V;
    sc_signal< sc_logic > ap_sync_channel_write_padded_6_V;
    sc_signal< sc_logic > ap_channel_done_padded_5_V;
    sc_signal< sc_logic > efficient_pad_n_1cha_U0_out_image_5_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_padded_5_V;
    sc_signal< sc_logic > ap_sync_channel_write_padded_5_V;
    sc_signal< sc_logic > ap_channel_done_padded_4_V;
    sc_signal< sc_logic > efficient_pad_n_1cha_U0_out_image_4_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_padded_4_V;
    sc_signal< sc_logic > ap_sync_channel_write_padded_4_V;
    sc_signal< sc_logic > ap_channel_done_padded_3_V;
    sc_signal< sc_logic > efficient_pad_n_1cha_U0_out_image_3_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_padded_3_V;
    sc_signal< sc_logic > ap_sync_channel_write_padded_3_V;
    sc_signal< sc_logic > ap_channel_done_padded_2_V;
    sc_signal< sc_logic > efficient_pad_n_1cha_U0_out_image_2_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_padded_2_V;
    sc_signal< sc_logic > ap_sync_channel_write_padded_2_V;
    sc_signal< sc_logic > ap_channel_done_padded_1_V;
    sc_signal< sc_logic > efficient_pad_n_1cha_U0_out_image_1_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_padded_1_V;
    sc_signal< sc_logic > ap_sync_channel_write_padded_1_V;
    sc_signal< sc_logic > ap_channel_done_padded_0_V;
    sc_signal< sc_logic > efficient_pad_n_1cha_U0_out_image_0_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_padded_0_V;
    sc_signal< sc_logic > ap_sync_channel_write_padded_0_V;
    sc_signal< sc_logic > resample_U0_ap_start;
    sc_signal< sc_logic > resample_U0_ap_done;
    sc_signal< sc_logic > resample_U0_ap_continue;
    sc_signal< sc_logic > resample_U0_ap_idle;
    sc_signal< sc_logic > resample_U0_ap_ready;
    sc_signal< sc_lv<6> > resample_U0_square_image_0_V_address0;
    sc_signal< sc_logic > resample_U0_square_image_0_V_ce0;
    sc_signal< sc_lv<6> > resample_U0_square_image_0_V_address1;
    sc_signal< sc_logic > resample_U0_square_image_0_V_ce1;
    sc_signal< sc_lv<6> > resample_U0_square_image_1_V_address0;
    sc_signal< sc_logic > resample_U0_square_image_1_V_ce0;
    sc_signal< sc_lv<6> > resample_U0_square_image_1_V_address1;
    sc_signal< sc_logic > resample_U0_square_image_1_V_ce1;
    sc_signal< sc_lv<6> > resample_U0_square_image_2_V_address0;
    sc_signal< sc_logic > resample_U0_square_image_2_V_ce0;
    sc_signal< sc_lv<6> > resample_U0_square_image_2_V_address1;
    sc_signal< sc_logic > resample_U0_square_image_2_V_ce1;
    sc_signal< sc_lv<6> > resample_U0_square_image_3_V_address0;
    sc_signal< sc_logic > resample_U0_square_image_3_V_ce0;
    sc_signal< sc_lv<6> > resample_U0_square_image_3_V_address1;
    sc_signal< sc_logic > resample_U0_square_image_3_V_ce1;
    sc_signal< sc_lv<6> > resample_U0_square_image_4_V_address0;
    sc_signal< sc_logic > resample_U0_square_image_4_V_ce0;
    sc_signal< sc_lv<6> > resample_U0_square_image_4_V_address1;
    sc_signal< sc_logic > resample_U0_square_image_4_V_ce1;
    sc_signal< sc_lv<6> > resample_U0_square_image_5_V_address0;
    sc_signal< sc_logic > resample_U0_square_image_5_V_ce0;
    sc_signal< sc_lv<6> > resample_U0_square_image_5_V_address1;
    sc_signal< sc_logic > resample_U0_square_image_5_V_ce1;
    sc_signal< sc_lv<6> > resample_U0_square_image_6_V_address0;
    sc_signal< sc_logic > resample_U0_square_image_6_V_ce0;
    sc_signal< sc_lv<6> > resample_U0_square_image_6_V_address1;
    sc_signal< sc_logic > resample_U0_square_image_6_V_ce1;
    sc_signal< sc_lv<6> > resample_U0_square_image_7_V_address0;
    sc_signal< sc_logic > resample_U0_square_image_7_V_ce0;
    sc_signal< sc_lv<6> > resample_U0_square_image_7_V_address1;
    sc_signal< sc_logic > resample_U0_square_image_7_V_ce1;
    sc_signal< sc_lv<6> > resample_U0_square_image_8_V_address0;
    sc_signal< sc_logic > resample_U0_square_image_8_V_ce0;
    sc_signal< sc_lv<6> > resample_U0_square_image_8_V_address1;
    sc_signal< sc_logic > resample_U0_square_image_8_V_ce1;
    sc_signal< sc_lv<6> > resample_U0_square_image_9_V_address0;
    sc_signal< sc_logic > resample_U0_square_image_9_V_ce0;
    sc_signal< sc_lv<6> > resample_U0_square_image_9_V_address1;
    sc_signal< sc_logic > resample_U0_square_image_9_V_ce1;
    sc_signal< sc_lv<6> > resample_U0_square_image_10_V_address0;
    sc_signal< sc_logic > resample_U0_square_image_10_V_ce0;
    sc_signal< sc_lv<6> > resample_U0_square_image_10_V_address1;
    sc_signal< sc_logic > resample_U0_square_image_10_V_ce1;
    sc_signal< sc_lv<6> > resample_U0_square_image_11_V_address0;
    sc_signal< sc_logic > resample_U0_square_image_11_V_ce0;
    sc_signal< sc_lv<6> > resample_U0_square_image_11_V_address1;
    sc_signal< sc_logic > resample_U0_square_image_11_V_ce1;
    sc_signal< sc_lv<6> > resample_U0_square_image_12_V_address0;
    sc_signal< sc_logic > resample_U0_square_image_12_V_ce0;
    sc_signal< sc_lv<6> > resample_U0_square_image_12_V_address1;
    sc_signal< sc_logic > resample_U0_square_image_12_V_ce1;
    sc_signal< sc_lv<6> > resample_U0_square_image_13_V_address0;
    sc_signal< sc_logic > resample_U0_square_image_13_V_ce0;
    sc_signal< sc_lv<6> > resample_U0_square_image_13_V_address1;
    sc_signal< sc_logic > resample_U0_square_image_13_V_ce1;
    sc_signal< sc_lv<6> > resample_U0_square_image_14_V_address0;
    sc_signal< sc_logic > resample_U0_square_image_14_V_ce0;
    sc_signal< sc_lv<6> > resample_U0_square_image_14_V_address1;
    sc_signal< sc_logic > resample_U0_square_image_14_V_ce1;
    sc_signal< sc_lv<10> > resample_U0_resampled_0_0_V_address0;
    sc_signal< sc_logic > resample_U0_resampled_0_0_V_ce0;
    sc_signal< sc_logic > resample_U0_resampled_0_0_V_we0;
    sc_signal< sc_lv<18> > resample_U0_resampled_0_0_V_d0;
    sc_signal< sc_lv<10> > resample_U0_resampled_0_1_V_address0;
    sc_signal< sc_logic > resample_U0_resampled_0_1_V_ce0;
    sc_signal< sc_logic > resample_U0_resampled_0_1_V_we0;
    sc_signal< sc_lv<18> > resample_U0_resampled_0_1_V_d0;
    sc_signal< sc_lv<10> > resample_U0_resampled_0_2_V_address0;
    sc_signal< sc_logic > resample_U0_resampled_0_2_V_ce0;
    sc_signal< sc_logic > resample_U0_resampled_0_2_V_we0;
    sc_signal< sc_lv<18> > resample_U0_resampled_0_2_V_d0;
    sc_signal< sc_lv<10> > resample_U0_resampled_0_3_V_address0;
    sc_signal< sc_logic > resample_U0_resampled_0_3_V_ce0;
    sc_signal< sc_logic > resample_U0_resampled_0_3_V_we0;
    sc_signal< sc_lv<18> > resample_U0_resampled_0_3_V_d0;
    sc_signal< sc_lv<10> > resample_U0_resampled_0_4_V_address0;
    sc_signal< sc_logic > resample_U0_resampled_0_4_V_ce0;
    sc_signal< sc_logic > resample_U0_resampled_0_4_V_we0;
    sc_signal< sc_lv<18> > resample_U0_resampled_0_4_V_d0;
    sc_signal< sc_lv<10> > resample_U0_resampled_1_0_V_address0;
    sc_signal< sc_logic > resample_U0_resampled_1_0_V_ce0;
    sc_signal< sc_logic > resample_U0_resampled_1_0_V_we0;
    sc_signal< sc_lv<18> > resample_U0_resampled_1_0_V_d0;
    sc_signal< sc_lv<10> > resample_U0_resampled_1_1_V_address0;
    sc_signal< sc_logic > resample_U0_resampled_1_1_V_ce0;
    sc_signal< sc_logic > resample_U0_resampled_1_1_V_we0;
    sc_signal< sc_lv<18> > resample_U0_resampled_1_1_V_d0;
    sc_signal< sc_lv<10> > resample_U0_resampled_1_2_V_address0;
    sc_signal< sc_logic > resample_U0_resampled_1_2_V_ce0;
    sc_signal< sc_logic > resample_U0_resampled_1_2_V_we0;
    sc_signal< sc_lv<18> > resample_U0_resampled_1_2_V_d0;
    sc_signal< sc_lv<10> > resample_U0_resampled_1_3_V_address0;
    sc_signal< sc_logic > resample_U0_resampled_1_3_V_ce0;
    sc_signal< sc_logic > resample_U0_resampled_1_3_V_we0;
    sc_signal< sc_lv<18> > resample_U0_resampled_1_3_V_d0;
    sc_signal< sc_logic > ap_channel_done_resampled_1_3_V;
    sc_signal< sc_logic > resample_U0_resampled_1_3_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_resampled_1_3_V;
    sc_signal< sc_logic > ap_sync_channel_write_resampled_1_3_V;
    sc_signal< sc_logic > ap_channel_done_resampled_1_2_V;
    sc_signal< sc_logic > resample_U0_resampled_1_2_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_resampled_1_2_V;
    sc_signal< sc_logic > ap_sync_channel_write_resampled_1_2_V;
    sc_signal< sc_logic > ap_channel_done_resampled_1_1_V;
    sc_signal< sc_logic > resample_U0_resampled_1_1_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_resampled_1_1_V;
    sc_signal< sc_logic > ap_sync_channel_write_resampled_1_1_V;
    sc_signal< sc_logic > ap_channel_done_resampled_1_0_V;
    sc_signal< sc_logic > resample_U0_resampled_1_0_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_resampled_1_0_V;
    sc_signal< sc_logic > ap_sync_channel_write_resampled_1_0_V;
    sc_signal< sc_logic > ap_channel_done_resampled_0_4_V;
    sc_signal< sc_logic > resample_U0_resampled_0_4_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_resampled_0_4_V;
    sc_signal< sc_logic > ap_sync_channel_write_resampled_0_4_V;
    sc_signal< sc_logic > ap_channel_done_resampled_0_3_V;
    sc_signal< sc_logic > resample_U0_resampled_0_3_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_resampled_0_3_V;
    sc_signal< sc_logic > ap_sync_channel_write_resampled_0_3_V;
    sc_signal< sc_logic > ap_channel_done_resampled_0_2_V;
    sc_signal< sc_logic > resample_U0_resampled_0_2_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_resampled_0_2_V;
    sc_signal< sc_logic > ap_sync_channel_write_resampled_0_2_V;
    sc_signal< sc_logic > ap_channel_done_resampled_0_1_V;
    sc_signal< sc_logic > resample_U0_resampled_0_1_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_resampled_0_1_V;
    sc_signal< sc_logic > ap_sync_channel_write_resampled_0_1_V;
    sc_signal< sc_logic > ap_channel_done_resampled_0_0_V;
    sc_signal< sc_logic > resample_U0_resampled_0_0_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_resampled_0_0_V;
    sc_signal< sc_logic > ap_sync_channel_write_resampled_0_0_V;
    sc_signal< sc_logic > conv2d_3x3_1chan_rev_U0_ap_start;
    sc_signal< sc_logic > conv2d_3x3_1chan_rev_U0_ap_done;
    sc_signal< sc_logic > conv2d_3x3_1chan_rev_U0_ap_continue;
    sc_signal< sc_logic > conv2d_3x3_1chan_rev_U0_ap_idle;
    sc_signal< sc_logic > conv2d_3x3_1chan_rev_U0_ap_ready;
    sc_signal< sc_logic > conv2d_3x3_1chan_rev_U0_kernel_0_V_read;
    sc_signal< sc_logic > conv2d_3x3_1chan_rev_U0_kernel_1_V_read;
    sc_signal< sc_logic > conv2d_3x3_1chan_rev_U0_kernel_2_V_read;
    sc_signal< sc_logic > conv2d_3x3_1chan_rev_U0_kernel_3_V_read;
    sc_signal< sc_logic > conv2d_3x3_1chan_rev_U0_kernel_4_V_read;
    sc_signal< sc_logic > conv2d_3x3_1chan_rev_U0_kernel_5_V_read;
    sc_signal< sc_logic > conv2d_3x3_1chan_rev_U0_kernel_6_V_read;
    sc_signal< sc_logic > conv2d_3x3_1chan_rev_U0_kernel_7_V_read;
    sc_signal< sc_logic > conv2d_3x3_1chan_rev_U0_kernel_8_V_read;
    sc_signal< sc_logic > conv2d_3x3_1chan_rev_U0_bias_V_read;
    sc_signal< sc_lv<10> > conv2d_3x3_1chan_rev_U0_in_image_0_0_V_address0;
    sc_signal< sc_logic > conv2d_3x3_1chan_rev_U0_in_image_0_0_V_ce0;
    sc_signal< sc_lv<10> > conv2d_3x3_1chan_rev_U0_in_image_0_1_V_address0;
    sc_signal< sc_logic > conv2d_3x3_1chan_rev_U0_in_image_0_1_V_ce0;
    sc_signal< sc_lv<10> > conv2d_3x3_1chan_rev_U0_in_image_0_2_V_address0;
    sc_signal< sc_logic > conv2d_3x3_1chan_rev_U0_in_image_0_2_V_ce0;
    sc_signal< sc_lv<10> > conv2d_3x3_1chan_rev_U0_in_image_0_3_V_address0;
    sc_signal< sc_logic > conv2d_3x3_1chan_rev_U0_in_image_0_3_V_ce0;
    sc_signal< sc_lv<10> > conv2d_3x3_1chan_rev_U0_in_image_0_4_V_address0;
    sc_signal< sc_logic > conv2d_3x3_1chan_rev_U0_in_image_0_4_V_ce0;
    sc_signal< sc_lv<10> > conv2d_3x3_1chan_rev_U0_in_image_1_0_V_address0;
    sc_signal< sc_logic > conv2d_3x3_1chan_rev_U0_in_image_1_0_V_ce0;
    sc_signal< sc_lv<10> > conv2d_3x3_1chan_rev_U0_in_image_1_1_V_address0;
    sc_signal< sc_logic > conv2d_3x3_1chan_rev_U0_in_image_1_1_V_ce0;
    sc_signal< sc_lv<10> > conv2d_3x3_1chan_rev_U0_in_image_1_2_V_address0;
    sc_signal< sc_logic > conv2d_3x3_1chan_rev_U0_in_image_1_2_V_ce0;
    sc_signal< sc_lv<10> > conv2d_3x3_1chan_rev_U0_in_image_1_3_V_address0;
    sc_signal< sc_logic > conv2d_3x3_1chan_rev_U0_in_image_1_3_V_ce0;
    sc_signal< sc_lv<7> > conv2d_3x3_1chan_rev_U0_out_image_0_V_address0;
    sc_signal< sc_logic > conv2d_3x3_1chan_rev_U0_out_image_0_V_ce0;
    sc_signal< sc_logic > conv2d_3x3_1chan_rev_U0_out_image_0_V_we0;
    sc_signal< sc_lv<25> > conv2d_3x3_1chan_rev_U0_out_image_0_V_d0;
    sc_signal< sc_lv<7> > conv2d_3x3_1chan_rev_U0_out_image_1_V_address0;
    sc_signal< sc_logic > conv2d_3x3_1chan_rev_U0_out_image_1_V_ce0;
    sc_signal< sc_logic > conv2d_3x3_1chan_rev_U0_out_image_1_V_we0;
    sc_signal< sc_lv<25> > conv2d_3x3_1chan_rev_U0_out_image_1_V_d0;
    sc_signal< sc_lv<7> > conv2d_3x3_1chan_rev_U0_out_image_2_V_address0;
    sc_signal< sc_logic > conv2d_3x3_1chan_rev_U0_out_image_2_V_ce0;
    sc_signal< sc_logic > conv2d_3x3_1chan_rev_U0_out_image_2_V_we0;
    sc_signal< sc_lv<25> > conv2d_3x3_1chan_rev_U0_out_image_2_V_d0;
    sc_signal< sc_lv<7> > conv2d_3x3_1chan_rev_U0_out_image_3_V_address0;
    sc_signal< sc_logic > conv2d_3x3_1chan_rev_U0_out_image_3_V_ce0;
    sc_signal< sc_logic > conv2d_3x3_1chan_rev_U0_out_image_3_V_we0;
    sc_signal< sc_lv<25> > conv2d_3x3_1chan_rev_U0_out_image_3_V_d0;
    sc_signal< sc_lv<7> > conv2d_3x3_1chan_rev_U0_out_image_4_V_address0;
    sc_signal< sc_logic > conv2d_3x3_1chan_rev_U0_out_image_4_V_ce0;
    sc_signal< sc_logic > conv2d_3x3_1chan_rev_U0_out_image_4_V_we0;
    sc_signal< sc_lv<25> > conv2d_3x3_1chan_rev_U0_out_image_4_V_d0;
    sc_signal< sc_lv<7> > conv2d_3x3_1chan_rev_U0_out_image_5_V_address0;
    sc_signal< sc_logic > conv2d_3x3_1chan_rev_U0_out_image_5_V_ce0;
    sc_signal< sc_logic > conv2d_3x3_1chan_rev_U0_out_image_5_V_we0;
    sc_signal< sc_lv<25> > conv2d_3x3_1chan_rev_U0_out_image_5_V_d0;
    sc_signal< sc_lv<7> > conv2d_3x3_1chan_rev_U0_out_image_6_V_address0;
    sc_signal< sc_logic > conv2d_3x3_1chan_rev_U0_out_image_6_V_ce0;
    sc_signal< sc_logic > conv2d_3x3_1chan_rev_U0_out_image_6_V_we0;
    sc_signal< sc_lv<25> > conv2d_3x3_1chan_rev_U0_out_image_6_V_d0;
    sc_signal< sc_logic > ap_channel_done_conv_6_V;
    sc_signal< sc_logic > conv2d_3x3_1chan_rev_U0_out_image_6_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_conv_6_V;
    sc_signal< sc_logic > ap_sync_channel_write_conv_6_V;
    sc_signal< sc_logic > ap_channel_done_conv_5_V;
    sc_signal< sc_logic > conv2d_3x3_1chan_rev_U0_out_image_5_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_conv_5_V;
    sc_signal< sc_logic > ap_sync_channel_write_conv_5_V;
    sc_signal< sc_logic > ap_channel_done_conv_4_V;
    sc_signal< sc_logic > conv2d_3x3_1chan_rev_U0_out_image_4_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_conv_4_V;
    sc_signal< sc_logic > ap_sync_channel_write_conv_4_V;
    sc_signal< sc_logic > ap_channel_done_conv_3_V;
    sc_signal< sc_logic > conv2d_3x3_1chan_rev_U0_out_image_3_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_conv_3_V;
    sc_signal< sc_logic > ap_sync_channel_write_conv_3_V;
    sc_signal< sc_logic > ap_channel_done_conv_2_V;
    sc_signal< sc_logic > conv2d_3x3_1chan_rev_U0_out_image_2_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_conv_2_V;
    sc_signal< sc_logic > ap_sync_channel_write_conv_2_V;
    sc_signal< sc_logic > ap_channel_done_conv_1_V;
    sc_signal< sc_logic > conv2d_3x3_1chan_rev_U0_out_image_1_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_conv_1_V;
    sc_signal< sc_logic > ap_sync_channel_write_conv_1_V;
    sc_signal< sc_logic > ap_channel_done_conv_0_V;
    sc_signal< sc_logic > conv2d_3x3_1chan_rev_U0_out_image_0_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_conv_0_V;
    sc_signal< sc_logic > ap_sync_channel_write_conv_0_V;
    sc_signal< sc_logic > batch_norm_U0_ap_start;
    sc_signal< sc_logic > batch_norm_U0_ap_done;
    sc_signal< sc_logic > batch_norm_U0_ap_continue;
    sc_signal< sc_logic > batch_norm_U0_ap_idle;
    sc_signal< sc_logic > batch_norm_U0_ap_ready;
    sc_signal< sc_lv<7> > batch_norm_U0_in_image_0_V_address0;
    sc_signal< sc_logic > batch_norm_U0_in_image_0_V_ce0;
    sc_signal< sc_lv<7> > batch_norm_U0_in_image_1_V_address0;
    sc_signal< sc_logic > batch_norm_U0_in_image_1_V_ce0;
    sc_signal< sc_lv<7> > batch_norm_U0_in_image_2_V_address0;
    sc_signal< sc_logic > batch_norm_U0_in_image_2_V_ce0;
    sc_signal< sc_lv<7> > batch_norm_U0_in_image_3_V_address0;
    sc_signal< sc_logic > batch_norm_U0_in_image_3_V_ce0;
    sc_signal< sc_lv<7> > batch_norm_U0_in_image_4_V_address0;
    sc_signal< sc_logic > batch_norm_U0_in_image_4_V_ce0;
    sc_signal< sc_lv<7> > batch_norm_U0_in_image_5_V_address0;
    sc_signal< sc_logic > batch_norm_U0_in_image_5_V_ce0;
    sc_signal< sc_lv<7> > batch_norm_U0_in_image_6_V_address0;
    sc_signal< sc_logic > batch_norm_U0_in_image_6_V_ce0;
    sc_signal< sc_logic > batch_norm_U0_A_V_read;
    sc_signal< sc_logic > batch_norm_U0_B_V_read;
    sc_signal< sc_lv<10> > batch_norm_U0_out_image_V_address0;
    sc_signal< sc_logic > batch_norm_U0_out_image_V_ce0;
    sc_signal< sc_logic > batch_norm_U0_out_image_V_we0;
    sc_signal< sc_lv<48> > batch_norm_U0_out_image_V_d0;
    sc_signal< sc_logic > ap_channel_done_batchnorm_V;
    sc_signal< sc_logic > batch_norm_U0_out_image_V_full_n;
    sc_signal< sc_logic > relu_U0_ap_start;
    sc_signal< sc_logic > relu_U0_ap_done;
    sc_signal< sc_logic > relu_U0_ap_continue;
    sc_signal< sc_logic > relu_U0_ap_idle;
    sc_signal< sc_logic > relu_U0_ap_ready;
    sc_signal< sc_lv<10> > relu_U0_in_features_V_address0;
    sc_signal< sc_logic > relu_U0_in_features_V_ce0;
    sc_signal< sc_lv<10> > relu_U0_activations_V_address0;
    sc_signal< sc_logic > relu_U0_activations_V_ce0;
    sc_signal< sc_logic > relu_U0_activations_V_we0;
    sc_signal< sc_lv<48> > relu_U0_activations_V_d0;
    sc_signal< sc_logic > ap_channel_done_ReLU_V;
    sc_signal< sc_logic > relu_U0_activations_V_full_n;
    sc_signal< sc_logic > max_pool_1chan_U0_ap_start;
    sc_signal< sc_logic > max_pool_1chan_U0_ap_done;
    sc_signal< sc_logic > max_pool_1chan_U0_ap_continue;
    sc_signal< sc_logic > max_pool_1chan_U0_ap_idle;
    sc_signal< sc_logic > max_pool_1chan_U0_ap_ready;
    sc_signal< sc_lv<10> > max_pool_1chan_U0_in_image_V_address0;
    sc_signal< sc_logic > max_pool_1chan_U0_in_image_V_ce0;
    sc_signal< sc_lv<10> > max_pool_1chan_U0_in_image_V_address1;
    sc_signal< sc_logic > max_pool_1chan_U0_in_image_V_ce1;
    sc_signal< sc_lv<8> > max_pool_1chan_U0_out_image_V_address0;
    sc_signal< sc_logic > max_pool_1chan_U0_out_image_V_ce0;
    sc_signal< sc_logic > max_pool_1chan_U0_out_image_V_we0;
    sc_signal< sc_lv<25> > max_pool_1chan_U0_out_image_V_d0;
    sc_signal< sc_logic > ap_channel_done_maxpool_V;
    sc_signal< sc_logic > max_pool_1chan_U0_out_image_V_full_n;
    sc_signal< sc_logic > pad_for_conv2_U0_ap_start;
    sc_signal< sc_logic > pad_for_conv2_U0_ap_done;
    sc_signal< sc_logic > pad_for_conv2_U0_ap_continue;
    sc_signal< sc_logic > pad_for_conv2_U0_ap_idle;
    sc_signal< sc_logic > pad_for_conv2_U0_ap_ready;
    sc_signal< sc_lv<8> > pad_for_conv2_U0_in_image_V_address0;
    sc_signal< sc_logic > pad_for_conv2_U0_in_image_V_ce0;
    sc_signal< sc_lv<6> > pad_for_conv2_U0_out_image_0_V_address0;
    sc_signal< sc_logic > pad_for_conv2_U0_out_image_0_V_ce0;
    sc_signal< sc_logic > pad_for_conv2_U0_out_image_0_V_we0;
    sc_signal< sc_lv<25> > pad_for_conv2_U0_out_image_0_V_d0;
    sc_signal< sc_lv<6> > pad_for_conv2_U0_out_image_0_V_address1;
    sc_signal< sc_logic > pad_for_conv2_U0_out_image_0_V_ce1;
    sc_signal< sc_logic > pad_for_conv2_U0_out_image_0_V_we1;
    sc_signal< sc_lv<25> > pad_for_conv2_U0_out_image_0_V_d1;
    sc_signal< sc_lv<6> > pad_for_conv2_U0_out_image_1_V_address0;
    sc_signal< sc_logic > pad_for_conv2_U0_out_image_1_V_ce0;
    sc_signal< sc_logic > pad_for_conv2_U0_out_image_1_V_we0;
    sc_signal< sc_lv<25> > pad_for_conv2_U0_out_image_1_V_d0;
    sc_signal< sc_lv<6> > pad_for_conv2_U0_out_image_1_V_address1;
    sc_signal< sc_logic > pad_for_conv2_U0_out_image_1_V_ce1;
    sc_signal< sc_logic > pad_for_conv2_U0_out_image_1_V_we1;
    sc_signal< sc_lv<25> > pad_for_conv2_U0_out_image_1_V_d1;
    sc_signal< sc_lv<6> > pad_for_conv2_U0_out_image_2_V_address0;
    sc_signal< sc_logic > pad_for_conv2_U0_out_image_2_V_ce0;
    sc_signal< sc_logic > pad_for_conv2_U0_out_image_2_V_we0;
    sc_signal< sc_lv<25> > pad_for_conv2_U0_out_image_2_V_d0;
    sc_signal< sc_lv<6> > pad_for_conv2_U0_out_image_2_V_address1;
    sc_signal< sc_logic > pad_for_conv2_U0_out_image_2_V_ce1;
    sc_signal< sc_logic > pad_for_conv2_U0_out_image_2_V_we1;
    sc_signal< sc_lv<25> > pad_for_conv2_U0_out_image_2_V_d1;
    sc_signal< sc_lv<6> > pad_for_conv2_U0_out_image_3_V_address0;
    sc_signal< sc_logic > pad_for_conv2_U0_out_image_3_V_ce0;
    sc_signal< sc_logic > pad_for_conv2_U0_out_image_3_V_we0;
    sc_signal< sc_lv<25> > pad_for_conv2_U0_out_image_3_V_d0;
    sc_signal< sc_lv<6> > pad_for_conv2_U0_out_image_3_V_address1;
    sc_signal< sc_logic > pad_for_conv2_U0_out_image_3_V_ce1;
    sc_signal< sc_logic > pad_for_conv2_U0_out_image_3_V_we1;
    sc_signal< sc_lv<25> > pad_for_conv2_U0_out_image_3_V_d1;
    sc_signal< sc_logic > ap_channel_done_padded_L2_3_V;
    sc_signal< sc_logic > pad_for_conv2_U0_out_image_3_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_padded_L2_3_V;
    sc_signal< sc_logic > ap_sync_channel_write_padded_L2_3_V;
    sc_signal< sc_logic > ap_channel_done_padded_L2_2_V;
    sc_signal< sc_logic > pad_for_conv2_U0_out_image_2_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_padded_L2_2_V;
    sc_signal< sc_logic > ap_sync_channel_write_padded_L2_2_V;
    sc_signal< sc_logic > ap_channel_done_padded_L2_1_V;
    sc_signal< sc_logic > pad_for_conv2_U0_out_image_1_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_padded_L2_1_V;
    sc_signal< sc_logic > ap_sync_channel_write_padded_L2_1_V;
    sc_signal< sc_logic > ap_channel_done_padded_L2_0_V;
    sc_signal< sc_logic > pad_for_conv2_U0_out_image_0_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_padded_L2_0_V;
    sc_signal< sc_logic > ap_sync_channel_write_padded_L2_0_V;
    sc_signal< sc_logic > resample_for_conv2_U0_ap_start;
    sc_signal< sc_logic > resample_for_conv2_U0_ap_done;
    sc_signal< sc_logic > resample_for_conv2_U0_ap_continue;
    sc_signal< sc_logic > resample_for_conv2_U0_ap_idle;
    sc_signal< sc_logic > resample_for_conv2_U0_ap_ready;
    sc_signal< sc_lv<6> > resample_for_conv2_U0_square_image_0_V_address0;
    sc_signal< sc_logic > resample_for_conv2_U0_square_image_0_V_ce0;
    sc_signal< sc_lv<6> > resample_for_conv2_U0_square_image_1_V_address0;
    sc_signal< sc_logic > resample_for_conv2_U0_square_image_1_V_ce0;
    sc_signal< sc_lv<6> > resample_for_conv2_U0_square_image_2_V_address0;
    sc_signal< sc_logic > resample_for_conv2_U0_square_image_2_V_ce0;
    sc_signal< sc_lv<6> > resample_for_conv2_U0_square_image_3_V_address0;
    sc_signal< sc_logic > resample_for_conv2_U0_square_image_3_V_ce0;
    sc_signal< sc_lv<10> > resample_for_conv2_U0_resampled_0_V_address0;
    sc_signal< sc_logic > resample_for_conv2_U0_resampled_0_V_ce0;
    sc_signal< sc_logic > resample_for_conv2_U0_resampled_0_V_we0;
    sc_signal< sc_lv<25> > resample_for_conv2_U0_resampled_0_V_d0;
    sc_signal< sc_lv<10> > resample_for_conv2_U0_resampled_1_V_address0;
    sc_signal< sc_logic > resample_for_conv2_U0_resampled_1_V_ce0;
    sc_signal< sc_logic > resample_for_conv2_U0_resampled_1_V_we0;
    sc_signal< sc_lv<25> > resample_for_conv2_U0_resampled_1_V_d0;
    sc_signal< sc_logic > ap_channel_done_resampled_L2_1_V;
    sc_signal< sc_logic > resample_for_conv2_U0_resampled_1_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_resampled_L2_1_V;
    sc_signal< sc_logic > ap_sync_channel_write_resampled_L2_1_V;
    sc_signal< sc_logic > ap_channel_done_resampled_L2_0_V;
    sc_signal< sc_logic > resample_for_conv2_U0_resampled_0_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_resampled_L2_0_V;
    sc_signal< sc_logic > ap_sync_channel_write_resampled_L2_0_V;
    sc_signal< sc_logic > conv2d_3x3_4chan_rev_U0_ap_start;
    sc_signal< sc_logic > conv2d_3x3_4chan_rev_U0_ap_done;
    sc_signal< sc_logic > conv2d_3x3_4chan_rev_U0_ap_continue;
    sc_signal< sc_logic > conv2d_3x3_4chan_rev_U0_ap_idle;
    sc_signal< sc_logic > conv2d_3x3_4chan_rev_U0_ap_ready;
    sc_signal< sc_logic > conv2d_3x3_4chan_rev_U0_bias_0_V_read;
    sc_signal< sc_logic > conv2d_3x3_4chan_rev_U0_bias_1_V_read;
    sc_signal< sc_logic > conv2d_3x3_4chan_rev_U0_bias_2_V_read;
    sc_signal< sc_logic > conv2d_3x3_4chan_rev_U0_bias_3_V_read;
    sc_signal< sc_lv<10> > conv2d_3x3_4chan_rev_U0_in_image_0_V_address0;
    sc_signal< sc_logic > conv2d_3x3_4chan_rev_U0_in_image_0_V_ce0;
    sc_signal< sc_lv<10> > conv2d_3x3_4chan_rev_U0_in_image_0_V_address1;
    sc_signal< sc_logic > conv2d_3x3_4chan_rev_U0_in_image_0_V_ce1;
    sc_signal< sc_lv<10> > conv2d_3x3_4chan_rev_U0_in_image_1_V_address0;
    sc_signal< sc_logic > conv2d_3x3_4chan_rev_U0_in_image_1_V_ce0;
    sc_signal< sc_lv<10> > conv2d_3x3_4chan_rev_U0_in_image_1_V_address1;
    sc_signal< sc_logic > conv2d_3x3_4chan_rev_U0_in_image_1_V_ce1;
    sc_signal< sc_lv<2> > conv2d_3x3_4chan_rev_U0_kernel_0_V_address0;
    sc_signal< sc_logic > conv2d_3x3_4chan_rev_U0_kernel_0_V_ce0;
    sc_signal< sc_lv<2> > conv2d_3x3_4chan_rev_U0_kernel_1_V_address0;
    sc_signal< sc_logic > conv2d_3x3_4chan_rev_U0_kernel_1_V_ce0;
    sc_signal< sc_lv<2> > conv2d_3x3_4chan_rev_U0_kernel_2_V_address0;
    sc_signal< sc_logic > conv2d_3x3_4chan_rev_U0_kernel_2_V_ce0;
    sc_signal< sc_lv<2> > conv2d_3x3_4chan_rev_U0_kernel_3_V_address0;
    sc_signal< sc_logic > conv2d_3x3_4chan_rev_U0_kernel_3_V_ce0;
    sc_signal< sc_lv<2> > conv2d_3x3_4chan_rev_U0_kernel_4_V_address0;
    sc_signal< sc_logic > conv2d_3x3_4chan_rev_U0_kernel_4_V_ce0;
    sc_signal< sc_lv<2> > conv2d_3x3_4chan_rev_U0_kernel_5_V_address0;
    sc_signal< sc_logic > conv2d_3x3_4chan_rev_U0_kernel_5_V_ce0;
    sc_signal< sc_lv<2> > conv2d_3x3_4chan_rev_U0_kernel_6_V_address0;
    sc_signal< sc_logic > conv2d_3x3_4chan_rev_U0_kernel_6_V_ce0;
    sc_signal< sc_lv<2> > conv2d_3x3_4chan_rev_U0_kernel_7_V_address0;
    sc_signal< sc_logic > conv2d_3x3_4chan_rev_U0_kernel_7_V_ce0;
    sc_signal< sc_lv<2> > conv2d_3x3_4chan_rev_U0_kernel_8_V_address0;
    sc_signal< sc_logic > conv2d_3x3_4chan_rev_U0_kernel_8_V_ce0;
    sc_signal< sc_lv<7> > conv2d_3x3_4chan_rev_U0_out_image_0_V_address0;
    sc_signal< sc_logic > conv2d_3x3_4chan_rev_U0_out_image_0_V_ce0;
    sc_signal< sc_logic > conv2d_3x3_4chan_rev_U0_out_image_0_V_we0;
    sc_signal< sc_lv<48> > conv2d_3x3_4chan_rev_U0_out_image_0_V_d0;
    sc_signal< sc_lv<7> > conv2d_3x3_4chan_rev_U0_out_image_1_V_address0;
    sc_signal< sc_logic > conv2d_3x3_4chan_rev_U0_out_image_1_V_ce0;
    sc_signal< sc_logic > conv2d_3x3_4chan_rev_U0_out_image_1_V_we0;
    sc_signal< sc_lv<48> > conv2d_3x3_4chan_rev_U0_out_image_1_V_d0;
    sc_signal< sc_lv<7> > conv2d_3x3_4chan_rev_U0_out_image_2_V_address0;
    sc_signal< sc_logic > conv2d_3x3_4chan_rev_U0_out_image_2_V_ce0;
    sc_signal< sc_logic > conv2d_3x3_4chan_rev_U0_out_image_2_V_we0;
    sc_signal< sc_lv<48> > conv2d_3x3_4chan_rev_U0_out_image_2_V_d0;
    sc_signal< sc_lv<7> > conv2d_3x3_4chan_rev_U0_out_image_3_V_address0;
    sc_signal< sc_logic > conv2d_3x3_4chan_rev_U0_out_image_3_V_ce0;
    sc_signal< sc_logic > conv2d_3x3_4chan_rev_U0_out_image_3_V_we0;
    sc_signal< sc_lv<48> > conv2d_3x3_4chan_rev_U0_out_image_3_V_d0;
    sc_signal< sc_lv<7> > conv2d_3x3_4chan_rev_U0_out_image_4_V_address0;
    sc_signal< sc_logic > conv2d_3x3_4chan_rev_U0_out_image_4_V_ce0;
    sc_signal< sc_logic > conv2d_3x3_4chan_rev_U0_out_image_4_V_we0;
    sc_signal< sc_lv<48> > conv2d_3x3_4chan_rev_U0_out_image_4_V_d0;
    sc_signal< sc_lv<7> > conv2d_3x3_4chan_rev_U0_out_image_5_V_address0;
    sc_signal< sc_logic > conv2d_3x3_4chan_rev_U0_out_image_5_V_ce0;
    sc_signal< sc_logic > conv2d_3x3_4chan_rev_U0_out_image_5_V_we0;
    sc_signal< sc_lv<48> > conv2d_3x3_4chan_rev_U0_out_image_5_V_d0;
    sc_signal< sc_lv<7> > conv2d_3x3_4chan_rev_U0_out_image_6_V_address0;
    sc_signal< sc_logic > conv2d_3x3_4chan_rev_U0_out_image_6_V_ce0;
    sc_signal< sc_logic > conv2d_3x3_4chan_rev_U0_out_image_6_V_we0;
    sc_signal< sc_lv<48> > conv2d_3x3_4chan_rev_U0_out_image_6_V_d0;
    sc_signal< sc_logic > ap_sync_continue;
    sc_signal< sc_logic > mean_removed_V_i_full_n;
    sc_signal< sc_logic > mean_removed_V_t_empty_n;
    sc_signal< sc_logic > padded_0_V_i_full_n;
    sc_signal< sc_logic > padded_0_V_t_empty_n;
    sc_signal< sc_logic > padded_1_V_i_full_n;
    sc_signal< sc_logic > padded_1_V_t_empty_n;
    sc_signal< sc_logic > padded_2_V_i_full_n;
    sc_signal< sc_logic > padded_2_V_t_empty_n;
    sc_signal< sc_logic > padded_3_V_i_full_n;
    sc_signal< sc_logic > padded_3_V_t_empty_n;
    sc_signal< sc_logic > padded_4_V_i_full_n;
    sc_signal< sc_logic > padded_4_V_t_empty_n;
    sc_signal< sc_logic > padded_5_V_i_full_n;
    sc_signal< sc_logic > padded_5_V_t_empty_n;
    sc_signal< sc_logic > padded_6_V_i_full_n;
    sc_signal< sc_logic > padded_6_V_t_empty_n;
    sc_signal< sc_logic > padded_7_V_i_full_n;
    sc_signal< sc_logic > padded_7_V_t_empty_n;
    sc_signal< sc_logic > padded_8_V_i_full_n;
    sc_signal< sc_logic > padded_8_V_t_empty_n;
    sc_signal< sc_logic > padded_9_V_i_full_n;
    sc_signal< sc_logic > padded_9_V_t_empty_n;
    sc_signal< sc_logic > padded_10_V_i_full_n;
    sc_signal< sc_logic > padded_10_V_t_empty_n;
    sc_signal< sc_logic > padded_11_V_i_full_n;
    sc_signal< sc_logic > padded_11_V_t_empty_n;
    sc_signal< sc_logic > padded_12_V_i_full_n;
    sc_signal< sc_logic > padded_12_V_t_empty_n;
    sc_signal< sc_logic > padded_13_V_i_full_n;
    sc_signal< sc_logic > padded_13_V_t_empty_n;
    sc_signal< sc_logic > padded_14_V_i_full_n;
    sc_signal< sc_logic > padded_14_V_t_empty_n;
    sc_signal< sc_logic > resampled_0_0_V_i_full_n;
    sc_signal< sc_logic > resampled_0_0_V_t_empty_n;
    sc_signal< sc_logic > resampled_0_1_V_i_full_n;
    sc_signal< sc_logic > resampled_0_1_V_t_empty_n;
    sc_signal< sc_logic > resampled_0_2_V_i_full_n;
    sc_signal< sc_logic > resampled_0_2_V_t_empty_n;
    sc_signal< sc_logic > resampled_0_3_V_i_full_n;
    sc_signal< sc_logic > resampled_0_3_V_t_empty_n;
    sc_signal< sc_logic > resampled_0_4_V_i_full_n;
    sc_signal< sc_logic > resampled_0_4_V_t_empty_n;
    sc_signal< sc_logic > resampled_1_0_V_i_full_n;
    sc_signal< sc_logic > resampled_1_0_V_t_empty_n;
    sc_signal< sc_logic > resampled_1_1_V_i_full_n;
    sc_signal< sc_logic > resampled_1_1_V_t_empty_n;
    sc_signal< sc_logic > resampled_1_2_V_i_full_n;
    sc_signal< sc_logic > resampled_1_2_V_t_empty_n;
    sc_signal< sc_logic > resampled_1_3_V_i_full_n;
    sc_signal< sc_logic > resampled_1_3_V_t_empty_n;
    sc_signal< sc_logic > conv_0_V_i_full_n;
    sc_signal< sc_logic > conv_0_V_t_empty_n;
    sc_signal< sc_logic > conv_1_V_i_full_n;
    sc_signal< sc_logic > conv_1_V_t_empty_n;
    sc_signal< sc_logic > conv_2_V_i_full_n;
    sc_signal< sc_logic > conv_2_V_t_empty_n;
    sc_signal< sc_logic > conv_3_V_i_full_n;
    sc_signal< sc_logic > conv_3_V_t_empty_n;
    sc_signal< sc_logic > conv_4_V_i_full_n;
    sc_signal< sc_logic > conv_4_V_t_empty_n;
    sc_signal< sc_logic > conv_5_V_i_full_n;
    sc_signal< sc_logic > conv_5_V_t_empty_n;
    sc_signal< sc_logic > conv_6_V_i_full_n;
    sc_signal< sc_logic > conv_6_V_t_empty_n;
    sc_signal< sc_logic > batchnorm_V_i_full_n;
    sc_signal< sc_logic > batchnorm_V_t_empty_n;
    sc_signal< sc_logic > ReLU_V_i_full_n;
    sc_signal< sc_logic > ReLU_V_t_empty_n;
    sc_signal< sc_lv<48> > ReLU_V_t_d1;
    sc_signal< sc_logic > ReLU_V_t_we1;
    sc_signal< sc_logic > maxpool_V_i_full_n;
    sc_signal< sc_logic > maxpool_V_t_empty_n;
    sc_signal< sc_logic > padded_L2_0_V_i_full_n;
    sc_signal< sc_logic > padded_L2_0_V_t_empty_n;
    sc_signal< sc_logic > padded_L2_1_V_i_full_n;
    sc_signal< sc_logic > padded_L2_1_V_t_empty_n;
    sc_signal< sc_logic > padded_L2_2_V_i_full_n;
    sc_signal< sc_logic > padded_L2_2_V_t_empty_n;
    sc_signal< sc_logic > padded_L2_3_V_i_full_n;
    sc_signal< sc_logic > padded_L2_3_V_t_empty_n;
    sc_signal< sc_logic > resampled_L2_0_V_i_full_n;
    sc_signal< sc_logic > resampled_L2_0_V_t_empty_n;
    sc_signal< sc_lv<25> > resampled_L2_0_V_t_d1;
    sc_signal< sc_logic > resampled_L2_0_V_t_we1;
    sc_signal< sc_logic > resampled_L2_1_V_i_full_n;
    sc_signal< sc_logic > resampled_L2_1_V_t_empty_n;
    sc_signal< sc_lv<25> > resampled_L2_1_V_t_d1;
    sc_signal< sc_logic > resampled_L2_1_V_t_we1;
    sc_signal< sc_logic > conv_kernel_L1_0_V_s_full_n;
    sc_signal< sc_lv<18> > conv_kernel_L1_0_V_s_dout;
    sc_signal< sc_logic > conv_kernel_L1_0_V_s_empty_n;
    sc_signal< sc_logic > conv_kernel_L1_1_V_s_full_n;
    sc_signal< sc_lv<18> > conv_kernel_L1_1_V_s_dout;
    sc_signal< sc_logic > conv_kernel_L1_1_V_s_empty_n;
    sc_signal< sc_logic > conv_kernel_L1_2_V_s_full_n;
    sc_signal< sc_lv<18> > conv_kernel_L1_2_V_s_dout;
    sc_signal< sc_logic > conv_kernel_L1_2_V_s_empty_n;
    sc_signal< sc_logic > conv_kernel_L1_3_V_s_full_n;
    sc_signal< sc_lv<18> > conv_kernel_L1_3_V_s_dout;
    sc_signal< sc_logic > conv_kernel_L1_3_V_s_empty_n;
    sc_signal< sc_logic > conv_kernel_L1_4_V_s_full_n;
    sc_signal< sc_lv<18> > conv_kernel_L1_4_V_s_dout;
    sc_signal< sc_logic > conv_kernel_L1_4_V_s_empty_n;
    sc_signal< sc_logic > conv_kernel_L1_5_V_s_full_n;
    sc_signal< sc_lv<18> > conv_kernel_L1_5_V_s_dout;
    sc_signal< sc_logic > conv_kernel_L1_5_V_s_empty_n;
    sc_signal< sc_logic > conv_kernel_L1_6_V_s_full_n;
    sc_signal< sc_lv<18> > conv_kernel_L1_6_V_s_dout;
    sc_signal< sc_logic > conv_kernel_L1_6_V_s_empty_n;
    sc_signal< sc_logic > conv_kernel_L1_7_V_s_full_n;
    sc_signal< sc_lv<18> > conv_kernel_L1_7_V_s_dout;
    sc_signal< sc_logic > conv_kernel_L1_7_V_s_empty_n;
    sc_signal< sc_logic > conv_kernel_L1_8_V_s_full_n;
    sc_signal< sc_lv<18> > conv_kernel_L1_8_V_s_dout;
    sc_signal< sc_logic > conv_kernel_L1_8_V_s_empty_n;
    sc_signal< sc_logic > conv_bias_L1_V_c_full_n;
    sc_signal< sc_lv<48> > conv_bias_L1_V_c_dout;
    sc_signal< sc_logic > conv_bias_L1_V_c_empty_n;
    sc_signal< sc_logic > a_V_c_full_n;
    sc_signal< sc_lv<18> > a_V_c_dout;
    sc_signal< sc_logic > a_V_c_empty_n;
    sc_signal< sc_logic > b_V_c_full_n;
    sc_signal< sc_lv<18> > b_V_c_dout;
    sc_signal< sc_logic > b_V_c_empty_n;
    sc_signal< sc_logic > conv_bias_L2_0_V_c_full_n;
    sc_signal< sc_lv<48> > conv_bias_L2_0_V_c_dout;
    sc_signal< sc_logic > conv_bias_L2_0_V_c_empty_n;
    sc_signal< sc_logic > conv_bias_L2_1_V_c_full_n;
    sc_signal< sc_lv<48> > conv_bias_L2_1_V_c_dout;
    sc_signal< sc_logic > conv_bias_L2_1_V_c_empty_n;
    sc_signal< sc_logic > conv_bias_L2_2_V_c_full_n;
    sc_signal< sc_lv<48> > conv_bias_L2_2_V_c_dout;
    sc_signal< sc_logic > conv_bias_L2_2_V_c_empty_n;
    sc_signal< sc_logic > conv_bias_L2_3_V_c_full_n;
    sc_signal< sc_lv<48> > conv_bias_L2_3_V_c_dout;
    sc_signal< sc_logic > conv_bias_L2_3_V_c_empty_n;
    sc_signal< sc_logic > ap_sync_done;
    sc_signal< sc_logic > ap_sync_ready;
    sc_signal< sc_logic > ap_sync_reg_zero_mean_1chan64_U0_ap_ready;
    sc_signal< sc_logic > ap_sync_zero_mean_1chan64_U0_ap_ready;
    sc_signal< sc_lv<2> > zero_mean_1chan64_U0_ap_ready_count;
    sc_signal< sc_logic > ap_sync_reg_conv2d_3x3_4chan_rev_U0_ap_ready;
    sc_signal< sc_logic > ap_sync_conv2d_3x3_4chan_rev_U0_ap_ready;
    sc_signal< sc_lv<2> > conv2d_3x3_4chan_rev_U0_ap_ready_count;
    sc_signal< sc_logic > zero_mean_1chan64_U0_start_full_n;
    sc_signal< sc_logic > zero_mean_1chan64_U0_start_write;
    sc_signal< sc_logic > efficient_pad_n_1cha_U0_start_full_n;
    sc_signal< sc_logic > efficient_pad_n_1cha_U0_start_write;
    sc_signal< sc_logic > resample_U0_start_full_n;
    sc_signal< sc_logic > resample_U0_start_write;
    sc_signal< sc_logic > conv2d_3x3_1chan_rev_U0_start_full_n;
    sc_signal< sc_logic > conv2d_3x3_1chan_rev_U0_start_write;
    sc_signal< sc_logic > batch_norm_U0_start_full_n;
    sc_signal< sc_logic > batch_norm_U0_start_write;
    sc_signal< sc_logic > relu_U0_start_full_n;
    sc_signal< sc_logic > relu_U0_start_write;
    sc_signal< sc_logic > max_pool_1chan_U0_start_full_n;
    sc_signal< sc_logic > max_pool_1chan_U0_start_write;
    sc_signal< sc_logic > pad_for_conv2_U0_start_full_n;
    sc_signal< sc_logic > pad_for_conv2_U0_start_write;
    sc_signal< sc_logic > resample_for_conv2_U0_start_full_n;
    sc_signal< sc_logic > resample_for_conv2_U0_start_write;
    sc_signal< sc_logic > conv2d_3x3_4chan_rev_U0_start_full_n;
    sc_signal< sc_logic > conv2d_3x3_4chan_rev_U0_start_write;
    static const sc_logic ap_const_logic_1;
    static const sc_lv<10> ap_const_lv10_0;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<18> ap_const_lv18_0;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<7> ap_const_lv7_0;
    static const sc_lv<48> ap_const_lv48_0;
    static const sc_lv<25> ap_const_lv25_0;
    static const sc_lv<2> ap_const_lv2_1;
    static const bool ap_const_boolean_1;
    static const sc_lv<10> ap_const_lv10_1;
    static const sc_lv<6> ap_const_lv6_0;
    static const sc_lv<6> ap_const_lv6_1;
    static const sc_lv<25> ap_const_lv25_1;
    // Thread declarations
    void thread_ap_var_for_const2();
    void thread_ap_var_for_const5();
    void thread_ap_var_for_const0();
    void thread_ap_var_for_const1();
    void thread_ap_var_for_const4();
    void thread_ap_var_for_const3();
    void thread_ap_var_for_const6();
    void thread_ap_clk_no_reset_();
    void thread_ReLU_V_t_d1();
    void thread_ReLU_V_t_we1();
    void thread_ap_channel_done_ReLU_V();
    void thread_ap_channel_done_batchnorm_V();
    void thread_ap_channel_done_conv_0_V();
    void thread_ap_channel_done_conv_1_V();
    void thread_ap_channel_done_conv_2_V();
    void thread_ap_channel_done_conv_3_V();
    void thread_ap_channel_done_conv_4_V();
    void thread_ap_channel_done_conv_5_V();
    void thread_ap_channel_done_conv_6_V();
    void thread_ap_channel_done_maxpool_V();
    void thread_ap_channel_done_mean_removed_V();
    void thread_ap_channel_done_padded_0_V();
    void thread_ap_channel_done_padded_10_V();
    void thread_ap_channel_done_padded_11_V();
    void thread_ap_channel_done_padded_12_V();
    void thread_ap_channel_done_padded_13_V();
    void thread_ap_channel_done_padded_14_V();
    void thread_ap_channel_done_padded_1_V();
    void thread_ap_channel_done_padded_2_V();
    void thread_ap_channel_done_padded_3_V();
    void thread_ap_channel_done_padded_4_V();
    void thread_ap_channel_done_padded_5_V();
    void thread_ap_channel_done_padded_6_V();
    void thread_ap_channel_done_padded_7_V();
    void thread_ap_channel_done_padded_8_V();
    void thread_ap_channel_done_padded_9_V();
    void thread_ap_channel_done_padded_L2_0_V();
    void thread_ap_channel_done_padded_L2_1_V();
    void thread_ap_channel_done_padded_L2_2_V();
    void thread_ap_channel_done_padded_L2_3_V();
    void thread_ap_channel_done_resampled_0_0_V();
    void thread_ap_channel_done_resampled_0_1_V();
    void thread_ap_channel_done_resampled_0_2_V();
    void thread_ap_channel_done_resampled_0_3_V();
    void thread_ap_channel_done_resampled_0_4_V();
    void thread_ap_channel_done_resampled_1_0_V();
    void thread_ap_channel_done_resampled_1_1_V();
    void thread_ap_channel_done_resampled_1_2_V();
    void thread_ap_channel_done_resampled_1_3_V();
    void thread_ap_channel_done_resampled_L2_0_V();
    void thread_ap_channel_done_resampled_L2_1_V();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_ap_sync_channel_write_conv_0_V();
    void thread_ap_sync_channel_write_conv_1_V();
    void thread_ap_sync_channel_write_conv_2_V();
    void thread_ap_sync_channel_write_conv_3_V();
    void thread_ap_sync_channel_write_conv_4_V();
    void thread_ap_sync_channel_write_conv_5_V();
    void thread_ap_sync_channel_write_conv_6_V();
    void thread_ap_sync_channel_write_padded_0_V();
    void thread_ap_sync_channel_write_padded_10_V();
    void thread_ap_sync_channel_write_padded_11_V();
    void thread_ap_sync_channel_write_padded_12_V();
    void thread_ap_sync_channel_write_padded_13_V();
    void thread_ap_sync_channel_write_padded_14_V();
    void thread_ap_sync_channel_write_padded_1_V();
    void thread_ap_sync_channel_write_padded_2_V();
    void thread_ap_sync_channel_write_padded_3_V();
    void thread_ap_sync_channel_write_padded_4_V();
    void thread_ap_sync_channel_write_padded_5_V();
    void thread_ap_sync_channel_write_padded_6_V();
    void thread_ap_sync_channel_write_padded_7_V();
    void thread_ap_sync_channel_write_padded_8_V();
    void thread_ap_sync_channel_write_padded_9_V();
    void thread_ap_sync_channel_write_padded_L2_0_V();
    void thread_ap_sync_channel_write_padded_L2_1_V();
    void thread_ap_sync_channel_write_padded_L2_2_V();
    void thread_ap_sync_channel_write_padded_L2_3_V();
    void thread_ap_sync_channel_write_resampled_0_0_V();
    void thread_ap_sync_channel_write_resampled_0_1_V();
    void thread_ap_sync_channel_write_resampled_0_2_V();
    void thread_ap_sync_channel_write_resampled_0_3_V();
    void thread_ap_sync_channel_write_resampled_0_4_V();
    void thread_ap_sync_channel_write_resampled_1_0_V();
    void thread_ap_sync_channel_write_resampled_1_1_V();
    void thread_ap_sync_channel_write_resampled_1_2_V();
    void thread_ap_sync_channel_write_resampled_1_3_V();
    void thread_ap_sync_channel_write_resampled_L2_0_V();
    void thread_ap_sync_channel_write_resampled_L2_1_V();
    void thread_ap_sync_continue();
    void thread_ap_sync_conv2d_3x3_4chan_rev_U0_ap_ready();
    void thread_ap_sync_done();
    void thread_ap_sync_ready();
    void thread_ap_sync_zero_mean_1chan64_U0_ap_ready();
    void thread_batch_norm_U0_ap_continue();
    void thread_batch_norm_U0_ap_start();
    void thread_batch_norm_U0_out_image_V_full_n();
    void thread_batch_norm_U0_start_full_n();
    void thread_batch_norm_U0_start_write();
    void thread_conv2d_3x3_1chan_rev_U0_ap_continue();
    void thread_conv2d_3x3_1chan_rev_U0_ap_start();
    void thread_conv2d_3x3_1chan_rev_U0_out_image_0_V_full_n();
    void thread_conv2d_3x3_1chan_rev_U0_out_image_1_V_full_n();
    void thread_conv2d_3x3_1chan_rev_U0_out_image_2_V_full_n();
    void thread_conv2d_3x3_1chan_rev_U0_out_image_3_V_full_n();
    void thread_conv2d_3x3_1chan_rev_U0_out_image_4_V_full_n();
    void thread_conv2d_3x3_1chan_rev_U0_out_image_5_V_full_n();
    void thread_conv2d_3x3_1chan_rev_U0_out_image_6_V_full_n();
    void thread_conv2d_3x3_1chan_rev_U0_start_full_n();
    void thread_conv2d_3x3_1chan_rev_U0_start_write();
    void thread_conv2d_3x3_4chan_rev_U0_ap_continue();
    void thread_conv2d_3x3_4chan_rev_U0_ap_start();
    void thread_conv2d_3x3_4chan_rev_U0_start_full_n();
    void thread_conv2d_3x3_4chan_rev_U0_start_write();
    void thread_conv_kernel_L2_0_V_address0();
    void thread_conv_kernel_L2_0_V_address1();
    void thread_conv_kernel_L2_0_V_ce0();
    void thread_conv_kernel_L2_0_V_ce1();
    void thread_conv_kernel_L2_0_V_d0();
    void thread_conv_kernel_L2_0_V_d1();
    void thread_conv_kernel_L2_0_V_we0();
    void thread_conv_kernel_L2_0_V_we1();
    void thread_conv_kernel_L2_1_V_address0();
    void thread_conv_kernel_L2_1_V_address1();
    void thread_conv_kernel_L2_1_V_ce0();
    void thread_conv_kernel_L2_1_V_ce1();
    void thread_conv_kernel_L2_1_V_d0();
    void thread_conv_kernel_L2_1_V_d1();
    void thread_conv_kernel_L2_1_V_we0();
    void thread_conv_kernel_L2_1_V_we1();
    void thread_conv_kernel_L2_2_V_address0();
    void thread_conv_kernel_L2_2_V_address1();
    void thread_conv_kernel_L2_2_V_ce0();
    void thread_conv_kernel_L2_2_V_ce1();
    void thread_conv_kernel_L2_2_V_d0();
    void thread_conv_kernel_L2_2_V_d1();
    void thread_conv_kernel_L2_2_V_we0();
    void thread_conv_kernel_L2_2_V_we1();
    void thread_conv_kernel_L2_3_V_address0();
    void thread_conv_kernel_L2_3_V_address1();
    void thread_conv_kernel_L2_3_V_ce0();
    void thread_conv_kernel_L2_3_V_ce1();
    void thread_conv_kernel_L2_3_V_d0();
    void thread_conv_kernel_L2_3_V_d1();
    void thread_conv_kernel_L2_3_V_we0();
    void thread_conv_kernel_L2_3_V_we1();
    void thread_conv_kernel_L2_4_V_address0();
    void thread_conv_kernel_L2_4_V_address1();
    void thread_conv_kernel_L2_4_V_ce0();
    void thread_conv_kernel_L2_4_V_ce1();
    void thread_conv_kernel_L2_4_V_d0();
    void thread_conv_kernel_L2_4_V_d1();
    void thread_conv_kernel_L2_4_V_we0();
    void thread_conv_kernel_L2_4_V_we1();
    void thread_conv_kernel_L2_5_V_address0();
    void thread_conv_kernel_L2_5_V_address1();
    void thread_conv_kernel_L2_5_V_ce0();
    void thread_conv_kernel_L2_5_V_ce1();
    void thread_conv_kernel_L2_5_V_d0();
    void thread_conv_kernel_L2_5_V_d1();
    void thread_conv_kernel_L2_5_V_we0();
    void thread_conv_kernel_L2_5_V_we1();
    void thread_conv_kernel_L2_6_V_address0();
    void thread_conv_kernel_L2_6_V_address1();
    void thread_conv_kernel_L2_6_V_ce0();
    void thread_conv_kernel_L2_6_V_ce1();
    void thread_conv_kernel_L2_6_V_d0();
    void thread_conv_kernel_L2_6_V_d1();
    void thread_conv_kernel_L2_6_V_we0();
    void thread_conv_kernel_L2_6_V_we1();
    void thread_conv_kernel_L2_7_V_address0();
    void thread_conv_kernel_L2_7_V_address1();
    void thread_conv_kernel_L2_7_V_ce0();
    void thread_conv_kernel_L2_7_V_ce1();
    void thread_conv_kernel_L2_7_V_d0();
    void thread_conv_kernel_L2_7_V_d1();
    void thread_conv_kernel_L2_7_V_we0();
    void thread_conv_kernel_L2_7_V_we1();
    void thread_conv_kernel_L2_8_V_address0();
    void thread_conv_kernel_L2_8_V_address1();
    void thread_conv_kernel_L2_8_V_ce0();
    void thread_conv_kernel_L2_8_V_ce1();
    void thread_conv_kernel_L2_8_V_d0();
    void thread_conv_kernel_L2_8_V_d1();
    void thread_conv_kernel_L2_8_V_we0();
    void thread_conv_kernel_L2_8_V_we1();
    void thread_efficient_pad_n_1cha_U0_ap_continue();
    void thread_efficient_pad_n_1cha_U0_ap_start();
    void thread_efficient_pad_n_1cha_U0_out_image_0_V_full_n();
    void thread_efficient_pad_n_1cha_U0_out_image_10_V_full_n();
    void thread_efficient_pad_n_1cha_U0_out_image_11_V_full_n();
    void thread_efficient_pad_n_1cha_U0_out_image_12_V_full_n();
    void thread_efficient_pad_n_1cha_U0_out_image_13_V_full_n();
    void thread_efficient_pad_n_1cha_U0_out_image_14_V_full_n();
    void thread_efficient_pad_n_1cha_U0_out_image_1_V_full_n();
    void thread_efficient_pad_n_1cha_U0_out_image_2_V_full_n();
    void thread_efficient_pad_n_1cha_U0_out_image_3_V_full_n();
    void thread_efficient_pad_n_1cha_U0_out_image_4_V_full_n();
    void thread_efficient_pad_n_1cha_U0_out_image_5_V_full_n();
    void thread_efficient_pad_n_1cha_U0_out_image_6_V_full_n();
    void thread_efficient_pad_n_1cha_U0_out_image_7_V_full_n();
    void thread_efficient_pad_n_1cha_U0_out_image_8_V_full_n();
    void thread_efficient_pad_n_1cha_U0_out_image_9_V_full_n();
    void thread_efficient_pad_n_1cha_U0_start_full_n();
    void thread_efficient_pad_n_1cha_U0_start_write();
    void thread_in_image_V_address0();
    void thread_in_image_V_address1();
    void thread_in_image_V_ce0();
    void thread_in_image_V_ce1();
    void thread_in_image_V_d0();
    void thread_in_image_V_d1();
    void thread_in_image_V_we0();
    void thread_in_image_V_we1();
    void thread_max_pool_1chan_U0_ap_continue();
    void thread_max_pool_1chan_U0_ap_start();
    void thread_max_pool_1chan_U0_out_image_V_full_n();
    void thread_max_pool_1chan_U0_start_full_n();
    void thread_max_pool_1chan_U0_start_write();
    void thread_means_V_address0();
    void thread_means_V_address1();
    void thread_means_V_ce0();
    void thread_means_V_ce1();
    void thread_means_V_d0();
    void thread_means_V_d1();
    void thread_means_V_we0();
    void thread_means_V_we1();
    void thread_pad_for_conv2_U0_ap_continue();
    void thread_pad_for_conv2_U0_ap_start();
    void thread_pad_for_conv2_U0_out_image_0_V_full_n();
    void thread_pad_for_conv2_U0_out_image_1_V_full_n();
    void thread_pad_for_conv2_U0_out_image_2_V_full_n();
    void thread_pad_for_conv2_U0_out_image_3_V_full_n();
    void thread_pad_for_conv2_U0_start_full_n();
    void thread_pad_for_conv2_U0_start_write();
    void thread_relu_U0_activations_V_full_n();
    void thread_relu_U0_ap_continue();
    void thread_relu_U0_ap_start();
    void thread_relu_U0_start_full_n();
    void thread_relu_U0_start_write();
    void thread_resample_U0_ap_continue();
    void thread_resample_U0_ap_start();
    void thread_resample_U0_resampled_0_0_V_full_n();
    void thread_resample_U0_resampled_0_1_V_full_n();
    void thread_resample_U0_resampled_0_2_V_full_n();
    void thread_resample_U0_resampled_0_3_V_full_n();
    void thread_resample_U0_resampled_0_4_V_full_n();
    void thread_resample_U0_resampled_1_0_V_full_n();
    void thread_resample_U0_resampled_1_1_V_full_n();
    void thread_resample_U0_resampled_1_2_V_full_n();
    void thread_resample_U0_resampled_1_3_V_full_n();
    void thread_resample_U0_start_full_n();
    void thread_resample_U0_start_write();
    void thread_resample_for_conv2_U0_ap_continue();
    void thread_resample_for_conv2_U0_ap_start();
    void thread_resample_for_conv2_U0_resampled_0_V_full_n();
    void thread_resample_for_conv2_U0_resampled_1_V_full_n();
    void thread_resample_for_conv2_U0_start_full_n();
    void thread_resample_for_conv2_U0_start_write();
    void thread_resampled_L2_0_V_t_d1();
    void thread_resampled_L2_0_V_t_we1();
    void thread_resampled_L2_1_V_t_d1();
    void thread_resampled_L2_1_V_t_we1();
    void thread_result_0_V_address0();
    void thread_result_0_V_address1();
    void thread_result_0_V_ce0();
    void thread_result_0_V_ce1();
    void thread_result_0_V_d0();
    void thread_result_0_V_d1();
    void thread_result_0_V_we0();
    void thread_result_0_V_we1();
    void thread_result_1_V_address0();
    void thread_result_1_V_address1();
    void thread_result_1_V_ce0();
    void thread_result_1_V_ce1();
    void thread_result_1_V_d0();
    void thread_result_1_V_d1();
    void thread_result_1_V_we0();
    void thread_result_1_V_we1();
    void thread_result_2_V_address0();
    void thread_result_2_V_address1();
    void thread_result_2_V_ce0();
    void thread_result_2_V_ce1();
    void thread_result_2_V_d0();
    void thread_result_2_V_d1();
    void thread_result_2_V_we0();
    void thread_result_2_V_we1();
    void thread_result_3_V_address0();
    void thread_result_3_V_address1();
    void thread_result_3_V_ce0();
    void thread_result_3_V_ce1();
    void thread_result_3_V_d0();
    void thread_result_3_V_d1();
    void thread_result_3_V_we0();
    void thread_result_3_V_we1();
    void thread_result_4_V_address0();
    void thread_result_4_V_address1();
    void thread_result_4_V_ce0();
    void thread_result_4_V_ce1();
    void thread_result_4_V_d0();
    void thread_result_4_V_d1();
    void thread_result_4_V_we0();
    void thread_result_4_V_we1();
    void thread_result_5_V_address0();
    void thread_result_5_V_address1();
    void thread_result_5_V_ce0();
    void thread_result_5_V_ce1();
    void thread_result_5_V_d0();
    void thread_result_5_V_d1();
    void thread_result_5_V_we0();
    void thread_result_5_V_we1();
    void thread_result_6_V_address0();
    void thread_result_6_V_address1();
    void thread_result_6_V_ce0();
    void thread_result_6_V_ce1();
    void thread_result_6_V_d0();
    void thread_result_6_V_d1();
    void thread_result_6_V_we0();
    void thread_result_6_V_we1();
    void thread_zero_mean_1chan64_U0_ap_continue();
    void thread_zero_mean_1chan64_U0_ap_start();
    void thread_zero_mean_1chan64_U0_out_image_V_full_n();
    void thread_zero_mean_1chan64_U0_start_full_n();
    void thread_zero_mean_1chan64_U0_start_write();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
