{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.0 Build 218 06/27/2010 SJ Web Edition " "Info: Version 10.0 Build 218 06/27/2010 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 15 15:18:53 2016 " "Info: Processing started: Thu Sep 15 15:18:53 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ArithmeticCircuit -c ArithmeticCircuit " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ArithmeticCircuit -c ArithmeticCircuit" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arithmeticcircuit.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file arithmeticcircuit.v" { { "Info" "ISGN_ENTITY_NAME" "1 ArithmeticCircuit " "Info: Found entity 1: ArithmeticCircuit" {  } { { "ArithmeticCircuit.v" "" { Text "C:/altera/10.0/Arithmetic Circuit/ArithmeticCircuit.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file fulladder.v" { { "Info" "ISGN_ENTITY_NAME" "1 FullAdder " "Info: Found entity 1: FullAdder" {  } { { "fullAdder.v" "" { Text "C:/altera/10.0/Arithmetic Circuit/fullAdder.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Sum fullAdder.v(5) " "Warning (10236): Verilog HDL Implicit Net warning at fullAdder.v(5): created implicit net for \"Sum\"" {  } { { "fullAdder.v" "" { Text "C:/altera/10.0/Arithmetic Circuit/fullAdder.v" 5 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "ArithmeticCircuit " "Info: Elaborating entity \"ArithmeticCircuit\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 ArithmeticCircuit.v(24) " "Warning (10230): Verilog HDL assignment warning at ArithmeticCircuit.v(24): truncated value with size 32 to match size of target (5)" {  } { { "ArithmeticCircuit.v" "" { Text "C:/altera/10.0/Arithmetic Circuit/ArithmeticCircuit.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 ArithmeticCircuit.v(26) " "Warning (10230): Verilog HDL assignment warning at ArithmeticCircuit.v(26): truncated value with size 32 to match size of target (5)" {  } { { "ArithmeticCircuit.v" "" { Text "C:/altera/10.0/Arithmetic Circuit/ArithmeticCircuit.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 ArithmeticCircuit.v(28) " "Warning (10230): Verilog HDL assignment warning at ArithmeticCircuit.v(28): truncated value with size 32 to match size of target (5)" {  } { { "ArithmeticCircuit.v" "" { Text "C:/altera/10.0/Arithmetic Circuit/ArithmeticCircuit.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 ArithmeticCircuit.v(30) " "Warning (10230): Verilog HDL assignment warning at ArithmeticCircuit.v(30): truncated value with size 32 to match size of target (5)" {  } { { "ArithmeticCircuit.v" "" { Text "C:/altera/10.0/Arithmetic Circuit/ArithmeticCircuit.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Cout ArithmeticCircuit.v(13) " "Warning (10240): Verilog HDL Always Construct warning at ArithmeticCircuit.v(13): inferring latch(es) for variable \"Cout\", which holds its previous value in one or more paths through the always construct" {  } { { "ArithmeticCircuit.v" "" { Text "C:/altera/10.0/Arithmetic Circuit/ArithmeticCircuit.v" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "F ArithmeticCircuit.v(13) " "Warning (10240): Verilog HDL Always Construct warning at ArithmeticCircuit.v(13): inferring latch(es) for variable \"F\", which holds its previous value in one or more paths through the always construct" {  } { { "ArithmeticCircuit.v" "" { Text "C:/altera/10.0/Arithmetic Circuit/ArithmeticCircuit.v" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "F\[0\] ArithmeticCircuit.v(29) " "Info (10041): Inferred latch for \"F\[0\]\" at ArithmeticCircuit.v(29)" {  } { { "ArithmeticCircuit.v" "" { Text "C:/altera/10.0/Arithmetic Circuit/ArithmeticCircuit.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "F\[1\] ArithmeticCircuit.v(29) " "Info (10041): Inferred latch for \"F\[1\]\" at ArithmeticCircuit.v(29)" {  } { { "ArithmeticCircuit.v" "" { Text "C:/altera/10.0/Arithmetic Circuit/ArithmeticCircuit.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "F\[2\] ArithmeticCircuit.v(29) " "Info (10041): Inferred latch for \"F\[2\]\" at ArithmeticCircuit.v(29)" {  } { { "ArithmeticCircuit.v" "" { Text "C:/altera/10.0/Arithmetic Circuit/ArithmeticCircuit.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "F\[3\] ArithmeticCircuit.v(29) " "Info (10041): Inferred latch for \"F\[3\]\" at ArithmeticCircuit.v(29)" {  } { { "ArithmeticCircuit.v" "" { Text "C:/altera/10.0/Arithmetic Circuit/ArithmeticCircuit.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Cout ArithmeticCircuit.v(29) " "Info (10041): Inferred latch for \"Cout\" at ArithmeticCircuit.v(29)" {  } { { "ArithmeticCircuit.v" "" { Text "C:/altera/10.0/Arithmetic Circuit/ArithmeticCircuit.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Cout\$latch " "Warning: Latch Cout\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Cin " "Warning: Ports D and ENA on the latch are fed by the same signal Cin" {  } { { "ArithmeticCircuit.v" "" { Text "C:/altera/10.0/Arithmetic Circuit/ArithmeticCircuit.v" 3 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ArithmeticCircuit.v" "" { Text "C:/altera/10.0/Arithmetic Circuit/ArithmeticCircuit.v" 29 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "F\[0\]\$latch " "Warning: Latch F\[0\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Cin " "Warning: Ports D and ENA on the latch are fed by the same signal Cin" {  } { { "ArithmeticCircuit.v" "" { Text "C:/altera/10.0/Arithmetic Circuit/ArithmeticCircuit.v" 3 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ArithmeticCircuit.v" "" { Text "C:/altera/10.0/Arithmetic Circuit/ArithmeticCircuit.v" 29 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "F\[1\]\$latch " "Warning: Latch F\[1\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Cin " "Warning: Ports D and ENA on the latch are fed by the same signal Cin" {  } { { "ArithmeticCircuit.v" "" { Text "C:/altera/10.0/Arithmetic Circuit/ArithmeticCircuit.v" 3 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ArithmeticCircuit.v" "" { Text "C:/altera/10.0/Arithmetic Circuit/ArithmeticCircuit.v" 29 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "F\[2\]\$latch " "Warning: Latch F\[2\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Cin " "Warning: Ports D and ENA on the latch are fed by the same signal Cin" {  } { { "ArithmeticCircuit.v" "" { Text "C:/altera/10.0/Arithmetic Circuit/ArithmeticCircuit.v" 3 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ArithmeticCircuit.v" "" { Text "C:/altera/10.0/Arithmetic Circuit/ArithmeticCircuit.v" 29 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "F\[3\]\$latch " "Warning: Latch F\[3\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Cin " "Warning: Ports D and ENA on the latch are fed by the same signal Cin" {  } { { "ArithmeticCircuit.v" "" { Text "C:/altera/10.0/Arithmetic Circuit/ArithmeticCircuit.v" 3 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ArithmeticCircuit.v" "" { Text "C:/altera/10.0/Arithmetic Circuit/ArithmeticCircuit.v" 29 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Cout\$latch " "Warning: LATCH primitive \"Cout\$latch\" is permanently enabled" {  } { { "ArithmeticCircuit.v" "" { Text "C:/altera/10.0/Arithmetic Circuit/ArithmeticCircuit.v" 29 0 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "F\[0\]\$latch " "Warning: LATCH primitive \"F\[0\]\$latch\" is permanently enabled" {  } { { "ArithmeticCircuit.v" "" { Text "C:/altera/10.0/Arithmetic Circuit/ArithmeticCircuit.v" 29 0 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "F\[1\]\$latch " "Warning: LATCH primitive \"F\[1\]\$latch\" is permanently enabled" {  } { { "ArithmeticCircuit.v" "" { Text "C:/altera/10.0/Arithmetic Circuit/ArithmeticCircuit.v" 29 0 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "F\[2\]\$latch " "Warning: LATCH primitive \"F\[2\]\$latch\" is permanently enabled" {  } { { "ArithmeticCircuit.v" "" { Text "C:/altera/10.0/Arithmetic Circuit/ArithmeticCircuit.v" 29 0 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "F\[3\]\$latch " "Warning: LATCH primitive \"F\[3\]\$latch\" is permanently enabled" {  } { { "ArithmeticCircuit.v" "" { Text "C:/altera/10.0/Arithmetic Circuit/ArithmeticCircuit.v" 29 0 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Info: Timing-Driven Synthesis is running" {  } {  } 0 0 "Timing-Driven Synthesis is running" 0 0 "" 0 -1}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Info: Generating hard_block partition \"hard_block:auto_generated_inst\"" {  } {  } 0 0 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "73 " "Info: Implemented 73 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Info: Implemented 11 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Info: Implemented 5 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "57 " "Info: Implemented 57 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 22 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 22 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "242 " "Info: Peak virtual memory: 242 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 15 15:18:56 2016 " "Info: Processing ended: Thu Sep 15 15:18:56 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
