============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = D:/Anlogic/TD5.6.2/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     15597
   Run Date =   Fri Nov 10 16:13:50 2023

   Run on =     XR097-DELL-G7
============================================================
RUN-1002 : start command "open_project FOC_Controller.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../al_ip/pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/pll.v(88)
HDL-1007 : analyze verilog file ../../al_ip/MCU.v
HDL-1007 : analyze verilog file ../../al_ip/divider_gate.v
HDL-1007 : undeclared symbol 'open_n2', assumed default net type 'wire' in ../../al_ip/divider_gate.v(209)
HDL-1007 : undeclared symbol 'open_n3', assumed default net type 'wire' in ../../al_ip/divider_gate.v(216)
HDL-1007 : undeclared symbol 'open_n4', assumed default net type 'wire' in ../../al_ip/divider_gate.v(223)
HDL-1007 : undeclared symbol 'open_n5', assumed default net type 'wire' in ../../al_ip/divider_gate.v(230)
HDL-1007 : undeclared symbol 'open_n6', assumed default net type 'wire' in ../../al_ip/divider_gate.v(237)
HDL-1007 : undeclared symbol 'open_n7', assumed default net type 'wire' in ../../al_ip/divider_gate.v(244)
HDL-1007 : undeclared symbol 'open_n8', assumed default net type 'wire' in ../../al_ip/divider_gate.v(251)
HDL-1007 : undeclared symbol 'open_n9', assumed default net type 'wire' in ../../al_ip/divider_gate.v(258)
HDL-1007 : undeclared symbol 'open_n10', assumed default net type 'wire' in ../../al_ip/divider_gate.v(265)
HDL-1007 : undeclared symbol 'open_n11', assumed default net type 'wire' in ../../al_ip/divider_gate.v(272)
HDL-1007 : undeclared symbol 'open_n12', assumed default net type 'wire' in ../../al_ip/divider_gate.v(279)
HDL-1007 : undeclared symbol 'open_n13', assumed default net type 'wire' in ../../al_ip/divider_gate.v(286)
HDL-1007 : undeclared symbol 'open_n14', assumed default net type 'wire' in ../../al_ip/divider_gate.v(293)
HDL-1007 : undeclared symbol 'open_n15', assumed default net type 'wire' in ../../al_ip/divider_gate.v(300)
HDL-1007 : undeclared symbol 'open_n16', assumed default net type 'wire' in ../../al_ip/divider_gate.v(307)
HDL-1007 : undeclared symbol 'open_n17', assumed default net type 'wire' in ../../al_ip/divider_gate.v(314)
HDL-1007 : undeclared symbol 'open_n18', assumed default net type 'wire' in ../../al_ip/divider_gate.v(321)
HDL-1007 : undeclared symbol 'open_n19', assumed default net type 'wire' in ../../al_ip/divider_gate.v(328)
HDL-1007 : undeclared symbol 'open_n20', assumed default net type 'wire' in ../../al_ip/divider_gate.v(335)
HDL-1007 : undeclared symbol 'open_n21', assumed default net type 'wire' in ../../al_ip/divider_gate.v(342)
HDL-1007 : undeclared symbol 'open_n22', assumed default net type 'wire' in ../../al_ip/divider_gate.v(349)
HDL-1007 : undeclared symbol 'open_n23', assumed default net type 'wire' in ../../al_ip/divider_gate.v(356)
HDL-1007 : undeclared symbol 'open_n24', assumed default net type 'wire' in ../../al_ip/divider_gate.v(363)
HDL-1007 : undeclared symbol 'open_n25', assumed default net type 'wire' in ../../al_ip/divider_gate.v(370)
HDL-1007 : undeclared symbol 'open_n26', assumed default net type 'wire' in ../../al_ip/divider_gate.v(377)
HDL-1007 : undeclared symbol 'open_n29', assumed default net type 'wire' in ../../al_ip/divider_gate.v(1424)
HDL-1007 : undeclared symbol 'open_n30', assumed default net type 'wire' in ../../al_ip/divider_gate.v(1431)
HDL-1007 : analyze verilog file ../../RTL/adc_ad7928.v
HDL-1007 : analyze verilog file ../../RTL/foc/cartesian2polar.v
HDL-1007 : analyze verilog file ../../RTL/foc/clark_tr.v
HDL-1007 : analyze verilog file ../../RTL/foc/foc_top.v
HDL-1007 : undeclared symbol 'S_current_id_kp', assumed default net type 'wire' in ../../RTL/foc/foc_top.v(167)
HDL-1007 : undeclared symbol 'S_current_id_ki', assumed default net type 'wire' in ../../RTL/foc/foc_top.v(168)
HDL-1007 : undeclared symbol 'S_id_pi_vd', assumed default net type 'wire' in ../../RTL/foc/foc_top.v(172)
HDL-1007 : undeclared symbol 'S_current_id_fg', assumed default net type 'wire' in ../../RTL/foc/foc_top.v(178)
HDL-1007 : undeclared symbol 'S_id_ff_vd', assumed default net type 'wire' in ../../RTL/foc/foc_top.v(181)
HDL-1007 : undeclared symbol 'S_current_iq_kp', assumed default net type 'wire' in ../../RTL/foc/foc_top.v(196)
HDL-1007 : undeclared symbol 'S_current_iq_ki', assumed default net type 'wire' in ../../RTL/foc/foc_top.v(197)
HDL-1007 : undeclared symbol 'S_iq_pi_vq', assumed default net type 'wire' in ../../RTL/foc/foc_top.v(201)
HDL-1007 : undeclared symbol 'S_current_iq_fg', assumed default net type 'wire' in ../../RTL/foc/foc_top.v(207)
HDL-1007 : undeclared symbol 'S_iq_ff_vq', assumed default net type 'wire' in ../../RTL/foc/foc_top.v(210)
HDL-1007 : analyze verilog file ../../RTL/foc/hold_detect.v
HDL-1007 : analyze verilog file ../../RTL/foc/park_tr.v
HDL-1007 : analyze verilog file ../../RTL/foc/pi_controller.v
HDL-1007 : analyze verilog file ../../RTL/foc/sincos.v
HDL-1007 : analyze verilog file ../../RTL/foc/svpwm.v
HDL-1007 : analyze verilog file ../../RTL/fpga_top.v
HDL-1007 : analyze verilog file ../../RTL/i2c_register_read.v
HDL-1007 : analyze verilog file ../../hall_sensor.v
HDL-1007 : analyze verilog file ../../TOP.v
HDL-1007 : analyze verilog file ../../AS5600_sensor.v
HDL-1007 : analyze verilog file ../../ahb_foc_controller.v
HDL-1007 : analyze verilog file ../../feed_forward_controller.v
RUN-1001 : Project manager successfully analyzed 19 source files.
RUN-1002 : start command "import_device sf1_6.db -package SF1S60CG121I"
ARC-1001 : Device Initialization.
ARC-1001 : -------------------------------------------------
ARC-1001 :       OPTION       |      IO       |   SETTING   
ARC-1001 : -------------------------------------------------
ARC-1001 :        done        |      B4       |    gpio    
ARC-1001 :        initn       |      A5       |    gpio    
ARC-1001 :       jtagen       |      B7       |    gpio    
ARC-1001 :      programn      |      B5       |  dedicate  
ARC-1001 :   tdi/tms/tck/tdo  |  C4/A6/A7/C5  |  dedicate  
ARC-1001 : -------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/FOC_Controller_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db ../syn_1/FOC_Controller_gate.db" in  1.267623s wall, 0.531250s user + 0.015625s system = 0.546875s CPU (43.1%)

RUN-1004 : used memory is 238 MB, reserved memory is 212 MB, peak memory is 241 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/Anlogic/TD5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 12 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model fpga_top
SYN-5055 WARNING: The kept net u_mcu/hsize_int[2] will be merged to another kept net u_ahb_foc_controller/I_ahb_hsize[2]
SYN-5055 WARNING: The kept net u_mcu/hsize_int[1] will be merged to another kept net u_ahb_foc_controller/I_ahb_hsize[1]
SYN-5055 WARNING: The kept net u_mcu/hsize_int[0] will be merged to another kept net u_ahb_foc_controller/I_ahb_hsize[0]
SYN-5055 WARNING: The kept net u_mcu/hrdata[31] will be merged to another kept net u_ahb_foc_controller/O_ahb_hrdata[31]
SYN-5055 WARNING: The kept net u_mcu/hrdata[30] will be merged to another kept net u_ahb_foc_controller/O_ahb_hrdata[30]
SYN-5055 WARNING: The kept net u_mcu/hrdata[29] will be merged to another kept net u_ahb_foc_controller/O_ahb_hrdata[29]
SYN-5055 WARNING: The kept net u_mcu/hrdata[28] will be merged to another kept net u_ahb_foc_controller/O_ahb_hrdata[28]
SYN-5055 WARNING: The kept net u_mcu/hrdata[27] will be merged to another kept net u_ahb_foc_controller/O_ahb_hrdata[27]
SYN-5055 WARNING: The kept net u_mcu/hrdata[26] will be merged to another kept net u_ahb_foc_controller/O_ahb_hrdata[26]
SYN-5055 WARNING: The kept net u_mcu/hrdata[25] will be merged to another kept net u_ahb_foc_controller/O_ahb_hrdata[25]
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net u_mcu/hclk driven by BUFG (1056 clock/control pins, 1 other pins).
SYN-4027 : Net u_ahb_foc_controller/u_foc_controller/u_adc_ad7928/clk is clkc1 of pll u_pll/pll_inst.
SYN-4019 : Net I_clk_25m_dup_1 is refclk of pll u_pll/pll_inst.
SYN-4020 : Net I_clk_25m_dup_1 is fbclk of pll u_pll/pll_inst.
SYN-4024 : Net "u_ahb_foc_controller/u_foc_controller/u_hall_encoder/I_insert_en" drives clk pins.
SYN-4025 : Tag rtl::Net I_clk_25m_dup_1 as clock net
SYN-4025 : Tag rtl::Net u_ahb_foc_controller/u_foc_controller/u_adc_ad7928/clk as clock net
SYN-4025 : Tag rtl::Net u_ahb_foc_controller/u_foc_controller/u_hall_encoder/I_insert_en as clock net
SYN-4025 : Tag rtl::Net u_mcu/hclk as clock net
SYN-4026 : Tagged 4 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_ahb_foc_controller/u_foc_controller/u_hall_encoder/I_insert_en to drive 24 clock pins.
PHY-1001 : Populate physical database on model fpga_top.
RUN-1001 : There are total 5609 instances
RUN-0007 : 2064 luts, 2531 seqs, 619 mslices, 340 lslices, 27 pads, 11 brams, 10 dsps
RUN-1001 : There are total 7141 nets
RUN-6004 WARNING: There are 3 nets with only 1 pin.
RUN-1001 : 5247 nets have 2 pins
RUN-1001 : 1474 nets have [3 - 5] pins
RUN-1001 : 176 nets have [6 - 10] pins
RUN-1001 : 118 nets have [11 - 20] pins
RUN-1001 : 112 nets have [21 - 99] pins
RUN-1001 : 11 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     99      
RUN-1001 :   No   |  No   |  Yes  |     594     
RUN-1001 :   No   |  Yes  |  No   |     38      
RUN-1001 :   Yes  |  No   |  No   |     65      
RUN-1001 :   Yes  |  No   |  Yes  |    1735     
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    3    |  54   |     5      
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 62
PHY-3001 : Initial placement ...
PHY-3001 : design contains 5607 instances, 2064 luts, 2531 seqs, 959 slices, 134 macros(959 instances: 619 mslices 340 lslices)
PHY-3001 : Huge net I_rstn_dup_3 with 1829 pins
PHY-0007 : Cell area utilization is 68%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 914430
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 68%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 635405, overlap = 97
PHY-3002 : Step(2): len = 598734, overlap = 126.438
PHY-3002 : Step(3): len = 411680, overlap = 141.281
PHY-3002 : Step(4): len = 367622, overlap = 188.344
PHY-3002 : Step(5): len = 327815, overlap = 199.875
PHY-3002 : Step(6): len = 280043, overlap = 215.188
PHY-3002 : Step(7): len = 264908, overlap = 218.688
PHY-3002 : Step(8): len = 246184, overlap = 246.719
PHY-3002 : Step(9): len = 225078, overlap = 266
PHY-3002 : Step(10): len = 200814, overlap = 287.812
PHY-3002 : Step(11): len = 181553, overlap = 299.406
PHY-3002 : Step(12): len = 169347, overlap = 304.594
PHY-3002 : Step(13): len = 163246, overlap = 309.469
PHY-3002 : Step(14): len = 152140, overlap = 319.125
PHY-3002 : Step(15): len = 147431, overlap = 321.406
PHY-3002 : Step(16): len = 144819, overlap = 324.375
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.80524e-06
PHY-3002 : Step(17): len = 143975, overlap = 312.844
PHY-3002 : Step(18): len = 147905, overlap = 305.688
PHY-3002 : Step(19): len = 152149, overlap = 299.25
PHY-3002 : Step(20): len = 154228, overlap = 279.438
PHY-3002 : Step(21): len = 162754, overlap = 246.312
PHY-3002 : Step(22): len = 162792, overlap = 232.375
PHY-3002 : Step(23): len = 158084, overlap = 232.875
PHY-3002 : Step(24): len = 157181, overlap = 228.281
PHY-3002 : Step(25): len = 151934, overlap = 214.062
PHY-3002 : Step(26): len = 150753, overlap = 188.688
PHY-3002 : Step(27): len = 146368, overlap = 182.625
PHY-3002 : Step(28): len = 143977, overlap = 186.094
PHY-3002 : Step(29): len = 141873, overlap = 183.844
PHY-3002 : Step(30): len = 140257, overlap = 180.188
PHY-3002 : Step(31): len = 139339, overlap = 176.375
PHY-3002 : Step(32): len = 137282, overlap = 176.906
PHY-3002 : Step(33): len = 134704, overlap = 175.156
PHY-3002 : Step(34): len = 134485, overlap = 173
PHY-3002 : Step(35): len = 132221, overlap = 173.625
PHY-3002 : Step(36): len = 132700, overlap = 170.312
PHY-3002 : Step(37): len = 131952, overlap = 168.281
PHY-3002 : Step(38): len = 129823, overlap = 180.938
PHY-3002 : Step(39): len = 128856, overlap = 184.312
PHY-3002 : Step(40): len = 127365, overlap = 190.469
PHY-3002 : Step(41): len = 126675, overlap = 185.844
PHY-3002 : Step(42): len = 125724, overlap = 180.875
PHY-3002 : Step(43): len = 125194, overlap = 185.875
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.36105e-05
PHY-3002 : Step(44): len = 125679, overlap = 181.938
PHY-3002 : Step(45): len = 125684, overlap = 190.906
PHY-3002 : Step(46): len = 125354, overlap = 193.562
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.20218e-05
PHY-3002 : Step(47): len = 127850, overlap = 191.219
PHY-3002 : Step(48): len = 128521, overlap = 186.531
PHY-3002 : Step(49): len = 134309, overlap = 188.656
PHY-3002 : Step(50): len = 138916, overlap = 182.594
PHY-3002 : Step(51): len = 138289, overlap = 166.812
PHY-3002 : Step(52): len = 138761, overlap = 159.531
PHY-3002 : Step(53): len = 139845, overlap = 160.344
PHY-3002 : Step(54): len = 141090, overlap = 159.562
PHY-3002 : Step(55): len = 140836, overlap = 148.031
PHY-3002 : Step(56): len = 141410, overlap = 145.531
PHY-3002 : Step(57): len = 142553, overlap = 141.125
PHY-3002 : Step(58): len = 140520, overlap = 140.844
PHY-3002 : Step(59): len = 140204, overlap = 142.688
PHY-3002 : Step(60): len = 139728, overlap = 138.562
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 4.40435e-05
PHY-3002 : Step(61): len = 140707, overlap = 139.125
PHY-3002 : Step(62): len = 141144, overlap = 138.906
PHY-3002 : Step(63): len = 141519, overlap = 138.562
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 7.28742e-05
PHY-3002 : Step(64): len = 142021, overlap = 137.594
PHY-3002 : Step(65): len = 142125, overlap = 137
PHY-3002 : Step(66): len = 142460, overlap = 133.375
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.019384s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 74%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/7141.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 197624, over cnt = 946(8%), over = 5568, worst = 42
PHY-1001 : End global iterations;  0.406442s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (34.6%)

PHY-1001 : Congestion index: top1 = 103.19, top5 = 83.14, top10 = 72.49, top15 = 65.87.
PHY-3001 : End congestion estimation;  0.495519s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (31.5%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.46631e-06
PHY-3002 : Step(67): len = 156742, overlap = 159.031
PHY-3002 : Step(68): len = 154530, overlap = 179.969
PHY-3002 : Step(69): len = 145560, overlap = 202.844
PHY-3002 : Step(70): len = 145343, overlap = 196.125
PHY-3002 : Step(71): len = 136714, overlap = 225.594
PHY-3002 : Step(72): len = 136256, overlap = 244.156
PHY-3002 : Step(73): len = 130490, overlap = 240.531
PHY-3002 : Step(74): len = 130686, overlap = 245.469
PHY-3002 : Step(75): len = 124998, overlap = 246.188
PHY-3002 : Step(76): len = 123261, overlap = 257.312
PHY-3002 : Step(77): len = 122351, overlap = 261.438
PHY-3002 : Step(78): len = 117434, overlap = 260.125
PHY-3002 : Step(79): len = 117386, overlap = 260.906
PHY-3002 : Step(80): len = 114061, overlap = 269.125
PHY-3002 : Step(81): len = 113895, overlap = 299.969
PHY-3002 : Step(82): len = 114241, overlap = 296.062
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.93261e-06
PHY-3002 : Step(83): len = 112835, overlap = 297.719
PHY-3002 : Step(84): len = 113497, overlap = 299.906
PHY-3002 : Step(85): len = 118248, overlap = 267.938
PHY-3002 : Step(86): len = 120684, overlap = 265.969
PHY-3002 : Step(87): len = 123812, overlap = 244.531
PHY-3002 : Step(88): len = 125723, overlap = 226.219
PHY-3002 : Step(89): len = 123872, overlap = 213.312
PHY-3002 : Step(90): len = 123795, overlap = 199.188
PHY-3002 : Step(91): len = 121504, overlap = 206.5
PHY-3002 : Step(92): len = 121405, overlap = 198.344
PHY-3002 : Step(93): len = 122148, overlap = 197.906
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 9.86522e-06
PHY-3002 : Step(94): len = 122843, overlap = 187.688
PHY-3002 : Step(95): len = 122843, overlap = 187.688
PHY-3002 : Step(96): len = 122775, overlap = 185.875
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.59619e-05
PHY-3002 : Step(97): len = 135328, overlap = 138.281
PHY-3002 : Step(98): len = 139218, overlap = 128.688
PHY-3002 : Step(99): len = 136978, overlap = 116.125
PHY-3002 : Step(100): len = 137447, overlap = 108.625
PHY-3002 : Step(101): len = 138858, overlap = 92.25
PHY-3002 : Step(102): len = 137322, overlap = 90.0625
PHY-3002 : Step(103): len = 137693, overlap = 88.2188
PHY-3002 : Step(104): len = 137358, overlap = 88.375
PHY-3002 : Step(105): len = 138101, overlap = 83.0625
PHY-3002 : Step(106): len = 138609, overlap = 79.7812
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 3.19239e-05
PHY-3002 : Step(107): len = 139675, overlap = 70.0312
PHY-3002 : Step(108): len = 139675, overlap = 70.0312
PHY-3002 : Step(109): len = 139772, overlap = 70.6875
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 5.16528e-05
PHY-3002 : Step(110): len = 147261, overlap = 65.9375
PHY-3002 : Step(111): len = 152171, overlap = 61.5312
PHY-3002 : Step(112): len = 152267, overlap = 65.2188
PHY-3002 : Step(113): len = 152090, overlap = 68.0312
PHY-3002 : Step(114): len = 150302, overlap = 66.5
PHY-3002 : Step(115): len = 149373, overlap = 65.6875
PHY-3002 : Step(116): len = 149472, overlap = 69.625
PHY-3002 : Step(117): len = 148314, overlap = 73.8125
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000103306
PHY-3002 : Step(118): len = 151933, overlap = 68.5625
PHY-3002 : Step(119): len = 152181, overlap = 66.5312
PHY-3002 : Step(120): len = 153608, overlap = 63.25
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000187233
PHY-3002 : Step(121): len = 156299, overlap = 62.9688
PHY-3002 : Step(122): len = 160104, overlap = 66.0938
PHY-3002 : Step(123): len = 161068, overlap = 64.7812
PHY-3002 : Step(124): len = 162364, overlap = 63.7188
PHY-3002 : Step(125): len = 163682, overlap = 64.9062
PHY-3002 : Step(126): len = 163411, overlap = 60.8438
PHY-3002 : Step(127): len = 162349, overlap = 65.2188
PHY-3002 : Step(128): len = 160540, overlap = 73.4688
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.00033736
PHY-3002 : Step(129): len = 162497, overlap = 73.2188
PHY-3002 : Step(130): len = 165468, overlap = 70.1562
PHY-3002 : Step(131): len = 167031, overlap = 69.125
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.000633811
PHY-3002 : Step(132): len = 168115, overlap = 75.5625
PHY-3002 : Step(133): len = 170375, overlap = 73.3125
PHY-3002 : Step(134): len = 171481, overlap = 66.9062
PHY-3002 : Step(135): len = 173045, overlap = 64.5625
PHY-3002 : Step(136): len = 174130, overlap = 59.5312
PHY-3002 : Step(137): len = 175781, overlap = 52.8125
PHY-3002 : Step(138): len = 176233, overlap = 50.4688
PHY-3002 : Step(139): len = 176579, overlap = 50.5312
PHY-3002 : Step(140): len = 176906, overlap = 49.75
PHY-3002 : Step(141): len = 177597, overlap = 50.0312
PHY-3002 : Step(142): len = 177944, overlap = 48.7188
PHY-3002 : Step(143): len = 178334, overlap = 49.0625
PHY-3002 : Step(144): len = 178334, overlap = 54.8438
PHY-3002 : Step(145): len = 177651, overlap = 46.5938
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.00119652
PHY-3002 : Step(146): len = 177993, overlap = 51.3125
PHY-3002 : Step(147): len = 179660, overlap = 49.75
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 74%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 10/7141.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 206616, over cnt = 959(8%), over = 4923, worst = 33
PHY-1001 : End global iterations;  0.422938s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (51.7%)

PHY-1001 : Congestion index: top1 = 81.60, top5 = 67.42, top10 = 59.64, top15 = 54.62.
PHY-3001 : End congestion estimation;  0.513607s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (48.7%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.42733e-05
PHY-3002 : Step(148): len = 178322, overlap = 229.594
PHY-3002 : Step(149): len = 175988, overlap = 211.031
PHY-3002 : Step(150): len = 169460, overlap = 195.5
PHY-3002 : Step(151): len = 168534, overlap = 201.062
PHY-3002 : Step(152): len = 161678, overlap = 204.844
PHY-3002 : Step(153): len = 160343, overlap = 203.906
PHY-3002 : Step(154): len = 158121, overlap = 206.781
PHY-3002 : Step(155): len = 156556, overlap = 221.531
PHY-3002 : Step(156): len = 155296, overlap = 214.844
PHY-3002 : Step(157): len = 153311, overlap = 203.031
PHY-3002 : Step(158): len = 151060, overlap = 201.344
PHY-3002 : Step(159): len = 148123, overlap = 202.875
PHY-3002 : Step(160): len = 145822, overlap = 206.188
PHY-3002 : Step(161): len = 144291, overlap = 216.188
PHY-3002 : Step(162): len = 143751, overlap = 223.531
PHY-3002 : Step(163): len = 142274, overlap = 221.469
PHY-3002 : Step(164): len = 141308, overlap = 217.312
PHY-3002 : Step(165): len = 140310, overlap = 220.625
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000108547
PHY-3002 : Step(166): len = 141913, overlap = 218.219
PHY-3002 : Step(167): len = 143630, overlap = 221.438
PHY-3002 : Step(168): len = 145128, overlap = 209.375
PHY-3002 : Step(169): len = 144767, overlap = 207.406
PHY-3002 : Step(170): len = 144811, overlap = 206.312
PHY-3002 : Step(171): len = 145065, overlap = 205.062
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000210232
PHY-3002 : Step(172): len = 146601, overlap = 201.906
PHY-3002 : Step(173): len = 147860, overlap = 200.781
PHY-3002 : Step(174): len = 150900, overlap = 180.281
PHY-3002 : Step(175): len = 152244, overlap = 178.094
PHY-3002 : Step(176): len = 152123, overlap = 179.438
PHY-3002 : Step(177): len = 151887, overlap = 181.594
PHY-3002 : Step(178): len = 151972, overlap = 182.438
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000363298
PHY-3002 : Step(179): len = 153392, overlap = 174.281
PHY-3002 : Step(180): len = 154751, overlap = 171
PHY-3002 : Step(181): len = 155717, overlap = 170.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000587816
PHY-3002 : Step(182): len = 155864, overlap = 171.312
PHY-3002 : Step(183): len = 156621, overlap = 165.781
PHY-3002 : Step(184): len = 159755, overlap = 157.031
PHY-3002 : Step(185): len = 161610, overlap = 161.812
PHY-3002 : Step(186): len = 162212, overlap = 158.875
PHY-3002 : Step(187): len = 162467, overlap = 157.312
PHY-3002 : Step(188): len = 162888, overlap = 149.031
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000951086
PHY-3002 : Step(189): len = 163140, overlap = 147.688
PHY-3002 : Step(190): len = 163817, overlap = 148.125
PHY-3002 : Step(191): len = 164934, overlap = 142.625
PHY-3002 : Step(192): len = 166386, overlap = 143.719
PHY-3002 : Step(193): len = 167319, overlap = 140.344
PHY-3002 : Step(194): len = 167726, overlap = 142.125
PHY-3002 : Step(195): len = 167878, overlap = 141.281
PHY-3002 : Step(196): len = 167983, overlap = 141.281
PHY-3002 : Step(197): len = 168397, overlap = 138.375
PHY-3002 : Step(198): len = 168830, overlap = 136.281
PHY-3002 : Step(199): len = 169126, overlap = 136.875
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00156391
PHY-3002 : Step(200): len = 169283, overlap = 137.719
PHY-3002 : Step(201): len = 169670, overlap = 137.344
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00253041
PHY-3002 : Step(202): len = 169896, overlap = 136.906
PHY-3002 : Step(203): len = 171897, overlap = 131.781
PHY-3002 : Step(204): len = 172695, overlap = 127.375
PHY-3002 : Step(205): len = 173047, overlap = 129.281
PHY-3002 : Step(206): len = 173275, overlap = 128.906
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.0040942
PHY-3002 : Step(207): len = 173430, overlap = 129.25
PHY-3002 : Step(208): len = 174842, overlap = 127.781
PHY-3002 : Step(209): len = 175628, overlap = 128.719
PHY-3002 : Step(210): len = 175737, overlap = 128.281
PHY-3002 : Step(211): len = 175935, overlap = 128.188
PHY-3002 : Step(212): len = 176306, overlap = 129.219
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 129.22 peak overflow 1.84
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 332/7141.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 213136, over cnt = 1176(10%), over = 4766, worst = 23
PHY-1001 : End global iterations;  0.532224s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (41.1%)

PHY-1001 : Congestion index: top1 = 74.51, top5 = 62.79, top10 = 56.91, top15 = 53.16.
PHY-1001 : End incremental global routing;  0.613624s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (38.2%)

RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model fpga_top.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 28566, tnet num: 7139, tinst num: 5607, tnode num: 37941, tedge num: 49867.
TMR-2508 : Levelizing timing graph completed, there are 65 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.626011s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (32.4%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  1.368606s wall, 0.484375s user + 0.000000s system = 0.484375s CPU (35.4%)

OPT-1001 : Current memory(MB): used = 335, reserve = 312, peak = 335.
OPT-1001 : End physical optimization;  1.431939s wall, 0.515625s user + 0.000000s system = 0.515625s CPU (36.0%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 2064 LUT to BLE ...
SYN-4008 : Packed 2064 LUT and 703 SEQ to BLE.
SYN-4003 : Packing 1828 remaining SEQ's ...
SYN-4005 : Packed 1258 SEQ with LUT/SLICE
SYN-4006 : 270 single LUT's are left
SYN-4006 : 570 single SEQ's are left
SYN-4011 : Packing model "fpga_top" (AL_USER_NORMAL) with 2634/3718 primitive instances ...
PHY-3001 : End packing;  0.369996s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (29.6%)

PHY-1001 : Populate physical database on model fpga_top.
RUN-1001 : There are total 2486 instances
RUN-1001 : 1216 mslices, 1215 lslices, 27 pads, 11 brams, 10 dsps
RUN-1001 : There are total 6514 nets
RUN-6004 WARNING: There are 3 nets with only 1 pin.
RUN-1001 : 4621 nets have 2 pins
RUN-1001 : 1471 nets have [3 - 5] pins
RUN-1001 : 186 nets have [6 - 10] pins
RUN-1001 : 124 nets have [11 - 20] pins
RUN-1001 : 98 nets have [21 - 99] pins
RUN-1001 : 11 nets have 100+ pins
PHY-3001 : design contains 2484 instances, 2431 slices, 134 macros(959 instances: 619 mslices 340 lslices)
PHY-3001 : Huge net I_rstn_dup_3 with 1064 pins
PHY-3001 : Cell area utilization is 87%
PHY-3001 : After packing: Len = 179203, Over = 197.75
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 87%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 3301/6514.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 220376, over cnt = 1041(9%), over = 3113, worst = 22
PHY-1002 : len = 234968, over cnt = 761(6%), over = 1708, worst = 16
PHY-1002 : len = 253584, over cnt = 340(3%), over = 620, worst = 14
PHY-1002 : len = 264008, over cnt = 5(0%), over = 5, worst = 1
PHY-1002 : len = 264328, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.156103s wall, 0.390625s user + 0.000000s system = 0.390625s CPU (33.8%)

PHY-1001 : Congestion index: top1 = 63.47, top5 = 56.88, top10 = 53.24, top15 = 50.54.
PHY-3001 : End congestion estimation;  1.260234s wall, 0.437500s user + 0.000000s system = 0.437500s CPU (34.7%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.54803e-05
PHY-3002 : Step(213): len = 163630, overlap = 207.5
PHY-3002 : Step(214): len = 160155, overlap = 209.5
PHY-3002 : Step(215): len = 158227, overlap = 214.25
PHY-3002 : Step(216): len = 156245, overlap = 216.75
PHY-3002 : Step(217): len = 154752, overlap = 217.25
PHY-3002 : Step(218): len = 152841, overlap = 218.75
PHY-3002 : Step(219): len = 150167, overlap = 221.75
PHY-3002 : Step(220): len = 149283, overlap = 227.5
PHY-3002 : Step(221): len = 148490, overlap = 236
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.09607e-05
PHY-3002 : Step(222): len = 152356, overlap = 223.75
PHY-3002 : Step(223): len = 153662, overlap = 213.75
PHY-3002 : Step(224): len = 154849, overlap = 202.5
PHY-3002 : Step(225): len = 155307, overlap = 201.5
PHY-3002 : Step(226): len = 155963, overlap = 196
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000100165
PHY-3002 : Step(227): len = 159272, overlap = 188
PHY-3002 : Step(228): len = 161021, overlap = 182.25
PHY-3002 : Step(229): len = 164468, overlap = 173.5
PHY-3002 : Step(230): len = 165474, overlap = 175
PHY-3002 : Step(231): len = 165142, overlap = 176
PHY-3002 : Step(232): len = 165192, overlap = 181.75
PHY-3002 : Step(233): len = 165828, overlap = 171.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000167028
PHY-3002 : Step(234): len = 168139, overlap = 163.5
PHY-3002 : Step(235): len = 169767, overlap = 159.25
PHY-3002 : Step(236): len = 171794, overlap = 155
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00032102
PHY-3002 : Step(237): len = 172759, overlap = 150.5
PHY-3002 : Step(238): len = 174073, overlap = 151
PHY-3002 : Step(239): len = 175642, overlap = 144.5
PHY-3002 : Step(240): len = 178234, overlap = 143.25
PHY-3002 : Step(241): len = 179325, overlap = 142.25
PHY-3002 : Step(242): len = 180309, overlap = 143.75
PHY-3002 : Step(243): len = 180884, overlap = 144.25
PHY-3002 : Step(244): len = 180858, overlap = 142
PHY-3002 : Step(245): len = 180895, overlap = 139.5
PHY-3002 : Step(246): len = 181088, overlap = 139.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000542573
PHY-3002 : Step(247): len = 181779, overlap = 140.25
PHY-3002 : Step(248): len = 183455, overlap = 140.75
PHY-3002 : Step(249): len = 186699, overlap = 137.5
PHY-3002 : Step(250): len = 189250, overlap = 137.75
PHY-3002 : Step(251): len = 189877, overlap = 139.5
PHY-3002 : Step(252): len = 189926, overlap = 140.5
PHY-3002 : Step(253): len = 189854, overlap = 136.75
PHY-3002 : Step(254): len = 189961, overlap = 135.75
PHY-3002 : Step(255): len = 190414, overlap = 136.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.440830s wall, 0.078125s user + 0.031250s system = 0.109375s CPU (24.8%)

PHY-3001 : Trial Legalized: Len = 219004
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 86%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 345/6514.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 267568, over cnt = 1034(9%), over = 1820, worst = 9
PHY-1002 : len = 274936, over cnt = 709(6%), over = 1019, worst = 7
PHY-1002 : len = 286200, over cnt = 164(1%), over = 197, worst = 4
PHY-1002 : len = 289728, over cnt = 15(0%), over = 15, worst = 1
PHY-1002 : len = 291152, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.293706s wall, 0.468750s user + 0.000000s system = 0.468750s CPU (36.2%)

PHY-1001 : Congestion index: top1 = 57.71, top5 = 53.25, top10 = 50.94, top15 = 49.24.
PHY-3001 : End congestion estimation;  1.418848s wall, 0.500000s user + 0.000000s system = 0.500000s CPU (35.2%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000123325
PHY-3002 : Step(256): len = 200041, overlap = 88.75
PHY-3002 : Step(257): len = 194070, overlap = 117.25
PHY-3002 : Step(258): len = 193002, overlap = 113.25
PHY-3002 : Step(259): len = 192327, overlap = 117.75
PHY-3002 : Step(260): len = 190847, overlap = 113.75
PHY-3002 : Step(261): len = 189806, overlap = 111
PHY-3002 : Step(262): len = 188656, overlap = 109
PHY-3002 : Step(263): len = 188022, overlap = 107.75
PHY-3002 : Step(264): len = 187427, overlap = 110
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000243577
PHY-3002 : Step(265): len = 189136, overlap = 105.75
PHY-3002 : Step(266): len = 190393, overlap = 103.25
PHY-3002 : Step(267): len = 191082, overlap = 101
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000487154
PHY-3002 : Step(268): len = 191935, overlap = 100.75
PHY-3002 : Step(269): len = 193125, overlap = 98.5
PHY-3002 : Step(270): len = 194354, overlap = 94.5
PHY-3002 : Step(271): len = 195316, overlap = 96.75
PHY-3002 : Step(272): len = 196280, overlap = 96.25
PHY-3002 : Step(273): len = 197150, overlap = 94.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.008341s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 204966, Over = 0
PHY-3001 : Spreading special nets. 41 overflows in 930 tiles.
PHY-3001 : End spreading;  0.024508s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (63.8%)

PHY-3001 : 72 instances has been re-located, deltaX = 38, deltaY = 56, maxDist = 5.
PHY-3001 : Final: Len = 206751, Over = 0
RUN-1003 : finish command "place" in  17.825135s wall, 5.781250s user + 0.671875s system = 6.453125s CPU (36.2%)

RUN-1004 : used memory is 307 MB, reserved memory is 282 MB, peak memory is 337 MB
RUN-1002 : start command "export_db FOC_Controller_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db FOC_Controller_place.db" in  1.189777s wall, 0.718750s user + 0.015625s system = 0.734375s CPU (61.7%)

RUN-1004 : used memory is 300 MB, reserved memory is 278 MB, peak memory is 380 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/Anlogic/TD5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 12 thread(s)
RUN-1001 : There are total 2486 instances
RUN-1001 : 1216 mslices, 1215 lslices, 27 pads, 11 brams, 10 dsps
RUN-1001 : There are total 6514 nets
RUN-6004 WARNING: There are 3 nets with only 1 pin.
RUN-1001 : 4621 nets have 2 pins
RUN-1001 : 1471 nets have [3 - 5] pins
RUN-1001 : 186 nets have [6 - 10] pins
RUN-1001 : 124 nets have [11 - 20] pins
RUN-1001 : 98 nets have [21 - 99] pins
RUN-1001 : 11 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model fpga_top.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 24621, tnet num: 6512, tinst num: 2484, tnode num: 31177, tedge num: 44575.
TMR-2508 : Levelizing timing graph completed, there are 63 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 1216 mslices, 1215 lslices, 27 pads, 11 brams, 10 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 6512 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 3012 clock pins, and constraint 6554 relative nodes.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 250240, over cnt = 1055(9%), over = 1808, worst = 8
PHY-1002 : len = 258336, over cnt = 754(6%), over = 1068, worst = 6
PHY-1002 : len = 266232, over cnt = 355(3%), over = 523, worst = 6
PHY-1002 : len = 277128, over cnt = 11(0%), over = 11, worst = 1
PHY-1002 : len = 278040, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.178159s wall, 0.468750s user + 0.000000s system = 0.468750s CPU (39.8%)

PHY-1001 : Congestion index: top1 = 57.92, top5 = 52.68, top10 = 50.09, top15 = 48.33.
PHY-1001 : End global routing;  1.300993s wall, 0.531250s user + 0.000000s system = 0.531250s CPU (40.8%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 391, reserve = 369, peak = 391.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net I_clk_25m_dup_1 will be routed on clock mesh
PHY-5010 WARNING: Net u_ahb_foc_controller/I_ahb_hsize[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_ahb_foc_controller/I_ahb_hsize[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_ahb_foc_controller/I_ahb_hsize[0] is skipped due to 0 input or output
PHY-1001 : net u_ahb_foc_controller/u_foc_controller/u_adc_ad7928/clk will be routed on clock mesh
PHY-1001 : clock net u_mcu/hclk will be merged with clock u_pll/clk0_buf
PHY-1001 : clock net u_ahb_foc_controller/u_foc_controller/u_hall_encoder/I_insert_en_syn_10 will be merged with clock u_ahb_foc_controller/u_foc_controller/u_hall_encoder/I_insert_en
PHY-5010 WARNING: Net u_ahb_foc_controller/I_ahb_hsize[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_ahb_foc_controller/I_ahb_hsize[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_ahb_foc_controller/I_ahb_hsize[0] is skipped due to 0 input or output
PHY-1001 : Current memory(MB): used = 478, reserve = 457, peak = 478.
PHY-1001 : End build detailed router design. 2.192184s wall, 0.859375s user + 0.015625s system = 0.875000s CPU (39.9%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 72632, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 0.657381s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (26.1%)

PHY-1001 : Current memory(MB): used = 489, reserve = 468, peak = 489.
PHY-1001 : End phase 1; 0.659234s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (26.1%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 41% nets.
PHY-1001 : Routed 50% nets.
PHY-1001 : Routed 59% nets.
PHY-1001 : Routed 71% nets.
PHY-1001 : Routed 86% nets.
PHY-1022 : len = 690368, over cnt = 1572(0%), over = 1588, worst = 2, crit = 0
PHY-1001 : Current memory(MB): used = 491, reserve = 470, peak = 491.
PHY-1001 : End initial routed; 7.257899s wall, 3.203125s user + 0.000000s system = 3.203125s CPU (44.1%)

PHY-1001 : Current memory(MB): used = 491, reserve = 470, peak = 491.
PHY-1001 : End phase 2; 7.257955s wall, 3.203125s user + 0.000000s system = 3.203125s CPU (44.1%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 629064, over cnt = 584(0%), over = 586, worst = 2, crit = 0
PHY-1001 : End DR Iter 1; 4.483205s wall, 2.046875s user + 0.015625s system = 2.062500s CPU (46.0%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 624280, over cnt = 166(0%), over = 166, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 1.187032s wall, 0.500000s user + 0.000000s system = 0.500000s CPU (42.1%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 625192, over cnt = 57(0%), over = 57, worst = 1, crit = 0
PHY-1001 : End DR Iter 3; 0.463971s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (43.8%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1022 : len = 626664, over cnt = 13(0%), over = 13, worst = 1, crit = 0
PHY-1001 : End DR Iter 4; 0.285282s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (27.4%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1022 : len = 627248, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 5; 0.136704s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (22.9%)

PHY-1001 : ===== DR Iter 6 =====
PHY-1022 : len = 627344, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 6; 0.059595s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (52.4%)

PHY-1001 : Commit to database.....
PHY-5014 WARNING: Detail route doesn't find pib for u_pll/pll_inst.dsm_refclk[0]
PHY-5014 WARNING: Detail route doesn't find pib for u_pll/pll_inst.frac_offset_valid[0]
PHY-5014 WARNING: Detail route doesn't find pib for u_pll/pll_inst.dsm_rst[0]
PHY-5014 WARNING: Detail route doesn't find pib for u_pll/pll_inst.ssc_en[0]
PHY-1001 : 397 feed throughs used by 215 nets
PHY-1001 : End commit to database; 0.924609s wall, 0.328125s user + 0.000000s system = 0.328125s CPU (35.5%)

PHY-1001 : Current memory(MB): used = 523, reserve = 503, peak = 523.
PHY-1001 : End phase 3; 7.618999s wall, 3.265625s user + 0.015625s system = 3.281250s CPU (43.1%)

PHY-1003 : Routed, final wirelength = 627344
PHY-1001 : Current memory(MB): used = 524, reserve = 505, peak = 524.
PHY-1001 : End export database. 0.020557s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (76.0%)

PHY-1001 : End detail routing;  17.913651s wall, 7.593750s user + 0.046875s system = 7.640625s CPU (42.7%)

RUN-1003 : finish command "route" in  20.327370s wall, 8.515625s user + 0.046875s system = 8.562500s CPU (42.1%)

RUN-1004 : used memory is 443 MB, reserved memory is 423 MB, peak memory is 524 MB
RUN-1002 : start command "report_area -io_info -file FOC_Controller_phy.area"
RUN-1001 : standard
***Report Model: fpga_top Device: SF1S60CG121I***

IO Statistics
#IO                        21
  #input                   10
  #output                  10
  #inout                    1

Utilization Statistics
#lut                     4033   out of   5824   69.25%
#reg                     2542   out of   5824   43.65%
#le                      4601
  #lut only              2059   out of   4601   44.75%
  #reg only               568   out of   4601   12.35%
  #lut&reg               1974   out of   4601   42.90%
#dsp                       10   out of     10  100.00%
#bram                      11   out of     26   42.31%
  #bram9k                  11
  #fifo9k                   0
#hard-ip                    1
  #mcu                      1   out of      1  100.00%
  #dsc                      0   out of      1    0.00%
  #dsi                      0   out of      2    0.00%
  #psram controller         0   out of      2    0.00%
#pad                       21   out of     55   38.18%
  #ireg                     1
  #oreg                     8
  #treg                     1
#pll                        1   out of      2   50.00%
#gclk                       2   out of     16   12.50%

Clock Resource Statistics
Index     ClockNet                                                            Type               DriverType         Driver                                                                       Fanout
#1        u_ahb_foc_controller/u_foc_controller/u_adc_ad7928/clk              GCLK               pll                u_pll/pll_inst.clkc1                                                         857
#2        u_pll/clk0_buf                                                      GCLK               pll                u_pll/pll_inst.clkc0                                                         637
#3        u_ahb_foc_controller/u_foc_controller/u_hall_encoder/I_insert_en    GCLK               lslice             u_ahb_foc_controller/u_foc_controller/u_foc_top/O_init_done_reg_syn_33.q0    16
#4        I_clk_25m_dup_1                                                     GCLK               io                 I_clk_25m_syn_2.di                                                           1


Detailed IO Report

     Name       Direction    Location    IOStandard    DriveStrength    PullType     PackReg   
  I_clk_25m       INPUT         D7        LVCMOS18          N/A          PULLUP       NONE     
   I_hall_u       INPUT        G10        LVCMOS18          N/A          PULLUP       NONE     
   I_hall_v       INPUT        H11        LVCMOS18          N/A          PULLUP       NONE     
   I_hall_w       INPUT        H10        LVCMOS18          N/A          PULLUP       NONE     
  I_jtag_tck      INPUT         C7        LVCMOS18          N/A          PULLUP       NONE     
  I_jtag_tdi      INPUT         D5        LVCMOS18          N/A          PULLUP       NONE     
  I_jtag_tms      INPUT         D6        LVCMOS18          N/A          PULLUP       NONE     
    I_rstn        INPUT         J2        LVCMOS18          N/A          PULLUP       NONE     
  I_spi_miso      INPUT         B9        LVCMOS18          N/A          PULLUP       IREG     
  I_uart_rx       INPUT         E4        LVCMOS18          N/A          PULLUP       NONE     
  O_i2c_scl      OUTPUT         G3        LVCMOS18           8            NONE        OREG     
  O_jtag_tdo     OUTPUT         C6        LVCMOS18           8            NONE        NONE     
   O_pwm_a       OUTPUT        C10        LVCMOS18           8            NONE        OREG     
   O_pwm_b       OUTPUT        C11        LVCMOS18           8            NONE        OREG     
   O_pwm_c       OUTPUT        E11        LVCMOS18           8            NONE        OREG     
   O_pwm_en      OUTPUT        F11        LVCMOS18           8            NONE        NONE     
  O_spi_mosi     OUTPUT         B8        LVCMOS18           8            NONE        OREG     
  O_spi_sck      OUTPUT         A9        LVCMOS18           8            NONE        OREG     
   O_spi_ss      OUTPUT         A8        LVCMOS18           8            NONE        OREG     
  O_uart_tx      OUTPUT         A4        LVCMOS18           8            NONE        NONE     
  IO_i2c_sda      INOUT         H3        LVCMOS18           8           PULLUP     OREG;TREG  
  hold_n_io3     OUTPUT        S6_1       LVCMOS18           8            NONE        NONE     
   mosi_io0       INOUT        S6_5       LVCMOS18           8           PULLUP       NONE     

Report Hierarchy Area:
+--------------------------------------------------------------------------------------------------------+
|Instance                  |Module                  |le     |lut     |ripple  |seq     |bram    |dsp     |
+--------------------------------------------------------------------------------------------------------+
|top                       |fpga_top                |4601   |3074    |959     |2552    |11      |10      |
|  u_ahb_foc_controller    |ahb_foc_controller      |4459   |3003    |888     |2516    |11      |10      |
|    u_foc_controller      |foc_controller          |3419   |2166    |888     |1500    |11      |10      |
|      u_adc_ad7928        |adc_ad7928              |137    |76      |28      |75      |0       |0       |
|      u_as5600_encoder    |as5600_encoder          |390    |275     |110     |104     |0       |0       |
|        u_as5600_read     |i2c_register_read       |272    |190     |82      |72      |0       |0       |
|      u_foc_top           |foc_top                 |2173   |1412    |610     |860     |11      |10      |
|        u_adc_sn_ctrl     |hold_detect             |21     |17      |4       |13      |0       |0       |
|        u_cartesian2polar |cartesian2polar         |413    |327     |77      |201     |8       |1       |
|        u_clark_tr        |clark_tr                |158    |112     |42      |96      |0       |0       |
|        u_id_feed_forward |feed_forward_controller |101    |51      |50      |4       |0       |1       |
|        u_id_pi           |pi_controller           |605    |334     |223     |168     |0       |3       |
|        u_iq_feed_forward |feed_forward_controller |101    |51      |50      |3       |0       |1       |
|        u_park_tr         |park_tr                 |203    |155     |44      |81      |2       |4       |
|          u_sincos        |sincos                  |139    |113     |26      |49      |2       |0       |
|        u_svpwm           |svpwm                   |439    |277     |95      |206     |1       |0       |
|      u_hall_encoder      |hall_encoder            |719    |403     |140     |461     |0       |0       |
|        u_divider         |Divider                 |96     |72      |18      |58      |0       |0       |
|  u_mcu                   |MCU                     |0      |0       |0       |0       |0       |0       |
|  u_pll                   |pll                     |0      |0       |0       |0       |0       |0       |
+--------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       4600  
    #2          2       898   
    #3          3       470   
    #4          4       102   
    #5        5-10      213   
    #6        11-50     183   
    #7       51-100      11   
    #8       101-500     6    
    #9        >500       1    
  Average     2.56            

RUN-1002 : start command "export_db FOC_Controller_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db FOC_Controller_pr.db" in  1.415848s wall, 1.109375s user + 0.031250s system = 1.140625s CPU (80.6%)

RUN-1004 : used memory is 463 MB, reserved memory is 448 MB, peak memory is 524 MB
RUN-1002 : start command "export_bid FOC_Controller_inst.bid"
PRG-1000 : <!-- HMAC is: 4c3688dcb4cfc4d03cf4648c74d0e086248280867b8a4a9ac408206bf75d40fa -->
RUN-1002 : start command "bitgen -bit FOC_Controller.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 12 threads.
BIT-1002 : Init instances completely, inst num: 2484
BIT-1002 : Init pips with 12 threads.
BIT-1002 : Init pips completely, net num: 6514, pip num: 55819
BIT-1002 : Init feedthrough with 12 threads.
BIT-1002 : Init feedthrough completely, num: 397
BIT-1003 : Multithreading accelaration with 12 threads.
BIT-1003 : Generate bitstream completely, there are 1116 valid insts, and 159152 bits set as '1'.
BIT-1004 : the usercode register value: 00000000110101010000000000000000
BIT-1004 : Generate bits file FOC_Controller.bit.
RUN-1003 : finish command "bitgen -bit FOC_Controller.bit" in  4.221693s wall, 24.656250s user + 0.140625s system = 24.796875s CPU (587.4%)

RUN-1004 : used memory is 463 MB, reserved memory is 445 MB, peak memory is 629 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20231110_161350.log"
