{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1540718095891 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1540718095897 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 28 10:14:55 2018 " "Processing started: Sun Oct 28 10:14:55 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1540718095897 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540718095897 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off test_depl_plateforme -c test_depl_plateforme " "Command: quartus_map --read_settings_files=on --write_settings_files=off test_depl_plateforme -c test_depl_plateforme" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540718095897 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1540718097808 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1540718097808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "score.vhd 2 1 " "Found 2 design units, including 1 entities, in source file score.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 score-a " "Found design unit 1: score-a" {  } { { "score.vhd" "" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/score.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540718115255 ""} { "Info" "ISGN_ENTITY_NAME" "1 score " "Found entity 1: score" {  } { { "score.vhd" "" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/score.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540718115255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540718115255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter-SYN " "Found design unit 1: counter-SYN" {  } { { "counter.vhd" "" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/counter.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540718115259 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.vhd" "" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/counter.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540718115259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540718115259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compteur_score.bdf 1 1 " "Found 1 design units, including 1 entities, in source file compteur_score.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Compteur_score " "Found entity 1: Compteur_score" {  } { { "Compteur_score.bdf" "" { Schematic "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/Compteur_score.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540718115263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540718115263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "additionneur.v 1 1 " "Found 1 design units, including 1 entities, in source file additionneur.v" { { "Info" "ISGN_ENTITY_NAME" "1 additionneur " "Found entity 1: additionneur" {  } { { "additionneur.v" "" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/additionneur.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540718115269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540718115269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "start_gestion.vhd 2 1 " "Found 2 design units, including 1 entities, in source file start_gestion.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 start_gestion-A " "Found design unit 1: start_gestion-A" {  } { { "start_gestion.vhd" "" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/start_gestion.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540718115273 ""} { "Info" "ISGN_ENTITY_NAME" "1 start_gestion " "Found entity 1: start_gestion" {  } { { "start_gestion.vhd" "" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/start_gestion.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540718115273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540718115273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "edge_detector.vhd 2 1 " "Found 2 design units, including 1 entities, in source file edge_detector.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 edge_detector-A " "Found design unit 1: edge_detector-A" {  } { { "edge_detector.vhd" "" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/edge_detector.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540718115277 ""} { "Info" "ISGN_ENTITY_NAME" "1 edge_detector " "Found entity 1: edge_detector" {  } { { "edge_detector.vhd" "" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/edge_detector.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540718115277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540718115277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdmi/vpg_xxx.v 1 1 " "Found 1 design units, including 1 entities, in source file hdmi/vpg_xxx.v" { { "Info" "ISGN_ENTITY_NAME" "1 vpg_xxx " "Found entity 1: vpg_xxx" {  } { { "hdmi/vpg_xxx.v" "" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/hdmi/vpg_xxx.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540718115282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540718115282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdmi/hdmi_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file hdmi/hdmi_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 hdmi_generator " "Found entity 1: hdmi_generator" {  } { { "hdmi/hdmi_generator.v" "" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/hdmi/hdmi_generator.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540718115288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540718115288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_balle/synthesis/niosballe.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_balle/synthesis/niosballe.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Niosballe-rtl " "Found design unit 1: Niosballe-rtl" {  } { { "Nios_balle/synthesis/Niosballe.vhd" "" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/Nios_balle/synthesis/Niosballe.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540718115293 ""} { "Info" "ISGN_ENTITY_NAME" "1 Niosballe " "Found entity 1: Niosballe" {  } { { "Nios_balle/synthesis/Niosballe.vhd" "" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/Nios_balle/synthesis/Niosballe.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540718115293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540718115293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_balle/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_balle/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "Nios_balle/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/Nios_balle/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540718115298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540718115298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_balle/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_balle/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "Nios_balle/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/Nios_balle/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540718115302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540718115302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_balle/synthesis/submodules/niosballe_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_balle/synthesis/submodules/niosballe_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Niosballe_irq_mapper " "Found entity 1: Niosballe_irq_mapper" {  } { { "Nios_balle/synthesis/submodules/Niosballe_irq_mapper.sv" "" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/Nios_balle/synthesis/submodules/Niosballe_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540718115306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540718115306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_balle/synthesis/submodules/niosballe_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_balle/synthesis/submodules/niosballe_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Niosballe_mm_interconnect_0 " "Found entity 1: Niosballe_mm_interconnect_0" {  } { { "Nios_balle/synthesis/submodules/Niosballe_mm_interconnect_0.v" "" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/Nios_balle/synthesis/submodules/Niosballe_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540718115323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540718115323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_balle/synthesis/submodules/niosballe_mm_interconnect_0_avalon_st_adapter_002.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_balle/synthesis/submodules/niosballe_mm_interconnect_0_avalon_st_adapter_002.v" { { "Info" "ISGN_ENTITY_NAME" "1 Niosballe_mm_interconnect_0_avalon_st_adapter_002 " "Found entity 1: Niosballe_mm_interconnect_0_avalon_st_adapter_002" {  } { { "Nios_balle/synthesis/submodules/Niosballe_mm_interconnect_0_avalon_st_adapter_002.v" "" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/Nios_balle/synthesis/submodules/Niosballe_mm_interconnect_0_avalon_st_adapter_002.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540718115328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540718115328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_balle/synthesis/submodules/niosballe_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_balle/synthesis/submodules/niosballe_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Niosballe_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0 " "Found entity 1: Niosballe_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0" {  } { { "Nios_balle/synthesis/submodules/Niosballe_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0.sv" "" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/Nios_balle/synthesis/submodules/Niosballe_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540718115332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540718115332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_balle/synthesis/submodules/niosballe_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_balle/synthesis/submodules/niosballe_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Niosballe_mm_interconnect_0_avalon_st_adapter " "Found entity 1: Niosballe_mm_interconnect_0_avalon_st_adapter" {  } { { "Nios_balle/synthesis/submodules/Niosballe_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/Nios_balle/synthesis/submodules/Niosballe_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540718115336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540718115336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_balle/synthesis/submodules/niosballe_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_balle/synthesis/submodules/niosballe_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Niosballe_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: Niosballe_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "Nios_balle/synthesis/submodules/Niosballe_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/Nios_balle/synthesis/submodules/Niosballe_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540718115340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540718115340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_balle/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_balle/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "Nios_balle/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/Nios_balle/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540718115347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540718115347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_balle/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_balle/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "Nios_balle/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/Nios_balle/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540718115352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540718115352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_balle/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_balle/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "Nios_balle/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/Nios_balle/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540718115356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540718115356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_balle/synthesis/submodules/niosballe_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_balle/synthesis/submodules/niosballe_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Niosballe_mm_interconnect_0_rsp_mux " "Found entity 1: Niosballe_mm_interconnect_0_rsp_mux" {  } { { "Nios_balle/synthesis/submodules/Niosballe_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/Nios_balle/synthesis/submodules/Niosballe_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540718115361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540718115361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_balle/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_balle/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "Nios_balle/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/Nios_balle/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540718115366 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "Nios_balle/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/Nios_balle/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540718115366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540718115366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_balle/synthesis/submodules/niosballe_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_balle/synthesis/submodules/niosballe_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Niosballe_mm_interconnect_0_rsp_demux " "Found entity 1: Niosballe_mm_interconnect_0_rsp_demux" {  } { { "Nios_balle/synthesis/submodules/Niosballe_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/Nios_balle/synthesis/submodules/Niosballe_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540718115371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540718115371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_balle/synthesis/submodules/niosballe_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_balle/synthesis/submodules/niosballe_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Niosballe_mm_interconnect_0_cmd_mux " "Found entity 1: Niosballe_mm_interconnect_0_cmd_mux" {  } { { "Nios_balle/synthesis/submodules/Niosballe_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/Nios_balle/synthesis/submodules/Niosballe_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540718115375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540718115375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_balle/synthesis/submodules/niosballe_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_balle/synthesis/submodules/niosballe_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Niosballe_mm_interconnect_0_cmd_demux " "Found entity 1: Niosballe_mm_interconnect_0_cmd_demux" {  } { { "Nios_balle/synthesis/submodules/Niosballe_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/Nios_balle/synthesis/submodules/Niosballe_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540718115380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540718115380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_balle/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_balle/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "Nios_balle/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/Nios_balle/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540718115387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540718115387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_balle/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_balle/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "Nios_balle/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/Nios_balle/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540718115391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540718115391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_balle/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file nios_balle/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "Nios_balle/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/Nios_balle/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540718115401 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "Nios_balle/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/Nios_balle/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540718115401 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "Nios_balle/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/Nios_balle/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540718115401 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "Nios_balle/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/Nios_balle/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540718115401 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "Nios_balle/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/Nios_balle/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540718115401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540718115401 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "Nios_balle/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/Nios_balle/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1540718115409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_balle/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_balle/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "Nios_balle/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/Nios_balle/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540718115410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540718115410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_balle/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_balle/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "Nios_balle/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/Nios_balle/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540718115415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540718115415 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "Nios_balle/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/Nios_balle/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1540718115419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_balle/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_balle/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "Nios_balle/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/Nios_balle/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540718115420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540718115420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_balle/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_balle/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "Nios_balle/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/Nios_balle/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540718115425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540718115425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_balle/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_balle/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "Nios_balle/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/Nios_balle/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540718115429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540718115429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_balle/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_balle/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "Nios_balle/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/Nios_balle/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540718115433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540718115433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_balle/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_balle/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "Nios_balle/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/Nios_balle/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540718115439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540718115439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_balle/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_balle/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "Nios_balle/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/Nios_balle/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540718115445 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "Nios_balle/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/Nios_balle/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540718115445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540718115445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_balle/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_balle/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "Nios_balle/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/Nios_balle/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540718115451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540718115451 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Niosballe_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at Niosballe_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Nios_balle/synthesis/submodules/Niosballe_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/Nios_balle/synthesis/submodules/Niosballe_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1540718115454 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Niosballe_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at Niosballe_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Nios_balle/synthesis/submodules/Niosballe_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/Nios_balle/synthesis/submodules/Niosballe_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1540718115454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_balle/synthesis/submodules/niosballe_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_balle/synthesis/submodules/niosballe_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Niosballe_mm_interconnect_0_router_004_default_decode " "Found entity 1: Niosballe_mm_interconnect_0_router_004_default_decode" {  } { { "Nios_balle/synthesis/submodules/Niosballe_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/Nios_balle/synthesis/submodules/Niosballe_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540718115457 ""} { "Info" "ISGN_ENTITY_NAME" "2 Niosballe_mm_interconnect_0_router_004 " "Found entity 2: Niosballe_mm_interconnect_0_router_004" {  } { { "Nios_balle/synthesis/submodules/Niosballe_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/Nios_balle/synthesis/submodules/Niosballe_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540718115457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540718115457 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Niosballe_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at Niosballe_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Nios_balle/synthesis/submodules/Niosballe_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/Nios_balle/synthesis/submodules/Niosballe_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1540718115461 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Niosballe_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at Niosballe_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Nios_balle/synthesis/submodules/Niosballe_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/Nios_balle/synthesis/submodules/Niosballe_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1540718115462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_balle/synthesis/submodules/niosballe_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_balle/synthesis/submodules/niosballe_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Niosballe_mm_interconnect_0_router_002_default_decode " "Found entity 1: Niosballe_mm_interconnect_0_router_002_default_decode" {  } { { "Nios_balle/synthesis/submodules/Niosballe_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/Nios_balle/synthesis/submodules/Niosballe_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540718115466 ""} { "Info" "ISGN_ENTITY_NAME" "2 Niosballe_mm_interconnect_0_router_002 " "Found entity 2: Niosballe_mm_interconnect_0_router_002" {  } { { "Nios_balle/synthesis/submodules/Niosballe_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/Nios_balle/synthesis/submodules/Niosballe_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540718115466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540718115466 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Niosballe_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at Niosballe_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Nios_balle/synthesis/submodules/Niosballe_mm_interconnect_0_router.sv" "" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/Nios_balle/synthesis/submodules/Niosballe_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1540718115471 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Niosballe_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at Niosballe_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Nios_balle/synthesis/submodules/Niosballe_mm_interconnect_0_router.sv" "" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/Nios_balle/synthesis/submodules/Niosballe_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1540718115472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_balle/synthesis/submodules/niosballe_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_balle/synthesis/submodules/niosballe_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Niosballe_mm_interconnect_0_router_default_decode " "Found entity 1: Niosballe_mm_interconnect_0_router_default_decode" {  } { { "Nios_balle/synthesis/submodules/Niosballe_mm_interconnect_0_router.sv" "" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/Nios_balle/synthesis/submodules/Niosballe_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540718115476 ""} { "Info" "ISGN_ENTITY_NAME" "2 Niosballe_mm_interconnect_0_router " "Found entity 2: Niosballe_mm_interconnect_0_router" {  } { { "Nios_balle/synthesis/submodules/Niosballe_mm_interconnect_0_router.sv" "" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/Nios_balle/synthesis/submodules/Niosballe_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540718115476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540718115476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_balle/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_balle/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "Nios_balle/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/Nios_balle/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540718115483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540718115483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_balle/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_balle/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "Nios_balle/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/Nios_balle/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540718115488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540718115488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_balle/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_balle/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "Nios_balle/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/Nios_balle/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540718115493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540718115493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_balle/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_balle/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "Nios_balle/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/Nios_balle/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540718115499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540718115499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_balle/synthesis/submodules/niosballe_x_position.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_balle/synthesis/submodules/niosballe_x_position.v" { { "Info" "ISGN_ENTITY_NAME" "1 Niosballe_x_position " "Found entity 1: Niosballe_x_position" {  } { { "Nios_balle/synthesis/submodules/Niosballe_x_position.v" "" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/Nios_balle/synthesis/submodules/Niosballe_x_position.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540718115504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540718115504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_balle/synthesis/submodules/niosballe_pos_raquette.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_balle/synthesis/submodules/niosballe_pos_raquette.v" { { "Info" "ISGN_ENTITY_NAME" "1 Niosballe_pos_raquette " "Found entity 1: Niosballe_pos_raquette" {  } { { "Nios_balle/synthesis/submodules/Niosballe_pos_raquette.v" "" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/Nios_balle/synthesis/submodules/Niosballe_pos_raquette.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540718115510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540718115510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_balle/synthesis/submodules/niosballe_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_balle/synthesis/submodules/niosballe_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Niosballe_nios2_gen2_0 " "Found entity 1: Niosballe_nios2_gen2_0" {  } { { "Nios_balle/synthesis/submodules/Niosballe_nios2_gen2_0.v" "" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/Nios_balle/synthesis/submodules/Niosballe_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540718115515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540718115515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_balle/synthesis/submodules/niosballe_nios2_gen2_0_cpu.v 27 27 " "Found 27 design units, including 27 entities, in source file nios_balle/synthesis/submodules/niosballe_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 Niosballe_nios2_gen2_0_cpu_ic_data_module " "Found entity 1: Niosballe_nios2_gen2_0_cpu_ic_data_module" {  } { { "Nios_balle/synthesis/submodules/Niosballe_nios2_gen2_0_cpu.v" "" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/Nios_balle/synthesis/submodules/Niosballe_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540718116501 ""} { "Info" "ISGN_ENTITY_NAME" "2 Niosballe_nios2_gen2_0_cpu_ic_tag_module " "Found entity 2: Niosballe_nios2_gen2_0_cpu_ic_tag_module" {  } { { "Nios_balle/synthesis/submodules/Niosballe_nios2_gen2_0_cpu.v" "" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/Nios_balle/synthesis/submodules/Niosballe_nios2_gen2_0_cpu.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540718116501 ""} { "Info" "ISGN_ENTITY_NAME" "3 Niosballe_nios2_gen2_0_cpu_bht_module " "Found entity 3: Niosballe_nios2_gen2_0_cpu_bht_module" {  } { { "Nios_balle/synthesis/submodules/Niosballe_nios2_gen2_0_cpu.v" "" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/Nios_balle/synthesis/submodules/Niosballe_nios2_gen2_0_cpu.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540718116501 ""} { "Info" "ISGN_ENTITY_NAME" "4 Niosballe_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 4: Niosballe_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "Nios_balle/synthesis/submodules/Niosballe_nios2_gen2_0_cpu.v" "" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/Nios_balle/synthesis/submodules/Niosballe_nios2_gen2_0_cpu.v" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540718116501 ""} { "Info" "ISGN_ENTITY_NAME" "5 Niosballe_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 5: Niosballe_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "Nios_balle/synthesis/submodules/Niosballe_nios2_gen2_0_cpu.v" "" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/Nios_balle/synthesis/submodules/Niosballe_nios2_gen2_0_cpu.v" 293 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540718116501 ""} { "Info" "ISGN_ENTITY_NAME" "6 Niosballe_nios2_gen2_0_cpu_dc_tag_module " "Found entity 6: Niosballe_nios2_gen2_0_cpu_dc_tag_module" {  } { { "Nios_balle/synthesis/submodules/Niosballe_nios2_gen2_0_cpu.v" "" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/Nios_balle/synthesis/submodules/Niosballe_nios2_gen2_0_cpu.v" 359 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540718116501 ""} { "Info" "ISGN_ENTITY_NAME" "7 Niosballe_nios2_gen2_0_cpu_dc_data_module " "Found entity 7: Niosballe_nios2_gen2_0_cpu_dc_data_module" {  } { { "Nios_balle/synthesis/submodules/Niosballe_nios2_gen2_0_cpu.v" "" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/Nios_balle/synthesis/submodules/Niosballe_nios2_gen2_0_cpu.v" 425 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540718116501 ""} { "Info" "ISGN_ENTITY_NAME" "8 Niosballe_nios2_gen2_0_cpu_dc_victim_module " "Found entity 8: Niosballe_nios2_gen2_0_cpu_dc_victim_module" {  } { { "Nios_balle/synthesis/submodules/Niosballe_nios2_gen2_0_cpu.v" "" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/Nios_balle/synthesis/submodules/Niosballe_nios2_gen2_0_cpu.v" 494 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540718116501 ""} { "Info" "ISGN_ENTITY_NAME" "9 Niosballe_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 9: Niosballe_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "Nios_balle/synthesis/submodules/Niosballe_nios2_gen2_0_cpu.v" "" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/Nios_balle/synthesis/submodules/Niosballe_nios2_gen2_0_cpu.v" 562 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540718116501 ""} { "Info" "ISGN_ENTITY_NAME" "10 Niosballe_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 10: Niosballe_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "Nios_balle/synthesis/submodules/Niosballe_nios2_gen2_0_cpu.v" "" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/Nios_balle/synthesis/submodules/Niosballe_nios2_gen2_0_cpu.v" 708 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540718116501 ""} { "Info" "ISGN_ENTITY_NAME" "11 Niosballe_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 11: Niosballe_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "Nios_balle/synthesis/submodules/Niosballe_nios2_gen2_0_cpu.v" "" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/Nios_balle/synthesis/submodules/Niosballe_nios2_gen2_0_cpu.v" 1001 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540718116501 ""} { "Info" "ISGN_ENTITY_NAME" "12 Niosballe_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 12: Niosballe_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "Nios_balle/synthesis/submodules/Niosballe_nios2_gen2_0_cpu.v" "" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/Nios_balle/synthesis/submodules/Niosballe_nios2_gen2_0_cpu.v" 1262 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540718116501 ""} { "Info" "ISGN_ENTITY_NAME" "13 Niosballe_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 13: Niosballe_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "Nios_balle/synthesis/submodules/Niosballe_nios2_gen2_0_cpu.v" "" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/Nios_balle/synthesis/submodules/Niosballe_nios2_gen2_0_cpu.v" 1451 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540718116501 ""} { "Info" "ISGN_ENTITY_NAME" "14 Niosballe_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 14: Niosballe_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "Nios_balle/synthesis/submodules/Niosballe_nios2_gen2_0_cpu.v" "" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/Nios_balle/synthesis/submodules/Niosballe_nios2_gen2_0_cpu.v" 1634 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540718116501 ""} { "Info" "ISGN_ENTITY_NAME" "15 Niosballe_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 15: Niosballe_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "Nios_balle/synthesis/submodules/Niosballe_nios2_gen2_0_cpu.v" "" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/Nios_balle/synthesis/submodules/Niosballe_nios2_gen2_0_cpu.v" 1702 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540718116501 ""} { "Info" "ISGN_ENTITY_NAME" "16 Niosballe_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 16: Niosballe_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "Nios_balle/synthesis/submodules/Niosballe_nios2_gen2_0_cpu.v" "" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/Nios_balle/synthesis/submodules/Niosballe_nios2_gen2_0_cpu.v" 1784 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540718116501 ""} { "Info" "ISGN_ENTITY_NAME" "17 Niosballe_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 17: Niosballe_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "Nios_balle/synthesis/submodules/Niosballe_nios2_gen2_0_cpu.v" "" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/Nios_balle/synthesis/submodules/Niosballe_nios2_gen2_0_cpu.v" 1856 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540718116501 ""} { "Info" "ISGN_ENTITY_NAME" "18 Niosballe_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 18: Niosballe_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "Nios_balle/synthesis/submodules/Niosballe_nios2_gen2_0_cpu.v" "" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/Nios_balle/synthesis/submodules/Niosballe_nios2_gen2_0_cpu.v" 1899 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540718116501 ""} { "Info" "ISGN_ENTITY_NAME" "19 Niosballe_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 19: Niosballe_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "Nios_balle/synthesis/submodules/Niosballe_nios2_gen2_0_cpu.v" "" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/Nios_balle/synthesis/submodules/Niosballe_nios2_gen2_0_cpu.v" 1946 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540718116501 ""} { "Info" "ISGN_ENTITY_NAME" "20 Niosballe_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 20: Niosballe_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "Nios_balle/synthesis/submodules/Niosballe_nios2_gen2_0_cpu.v" "" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/Nios_balle/synthesis/submodules/Niosballe_nios2_gen2_0_cpu.v" 2432 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540718116501 ""} { "Info" "ISGN_ENTITY_NAME" "21 Niosballe_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 21: Niosballe_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "Nios_balle/synthesis/submodules/Niosballe_nios2_gen2_0_cpu.v" "" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/Nios_balle/synthesis/submodules/Niosballe_nios2_gen2_0_cpu.v" 2455 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540718116501 ""} { "Info" "ISGN_ENTITY_NAME" "22 Niosballe_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 22: Niosballe_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "Nios_balle/synthesis/submodules/Niosballe_nios2_gen2_0_cpu.v" "" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/Nios_balle/synthesis/submodules/Niosballe_nios2_gen2_0_cpu.v" 2525 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540718116501 ""} { "Info" "ISGN_ENTITY_NAME" "23 Niosballe_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 23: Niosballe_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "Nios_balle/synthesis/submodules/Niosballe_nios2_gen2_0_cpu.v" "" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/Nios_balle/synthesis/submodules/Niosballe_nios2_gen2_0_cpu.v" 2542 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540718116501 ""} { "Info" "ISGN_ENTITY_NAME" "24 Niosballe_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 24: Niosballe_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "Nios_balle/synthesis/submodules/Niosballe_nios2_gen2_0_cpu.v" "" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/Nios_balle/synthesis/submodules/Niosballe_nios2_gen2_0_cpu.v" 2635 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540718116501 ""} { "Info" "ISGN_ENTITY_NAME" "25 Niosballe_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 25: Niosballe_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "Nios_balle/synthesis/submodules/Niosballe_nios2_gen2_0_cpu.v" "" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/Nios_balle/synthesis/submodules/Niosballe_nios2_gen2_0_cpu.v" 2700 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540718116501 ""} { "Info" "ISGN_ENTITY_NAME" "26 Niosballe_nios2_gen2_0_cpu_nios2_oci " "Found entity 26: Niosballe_nios2_gen2_0_cpu_nios2_oci" {  } { { "Nios_balle/synthesis/submodules/Niosballe_nios2_gen2_0_cpu.v" "" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/Nios_balle/synthesis/submodules/Niosballe_nios2_gen2_0_cpu.v" 2881 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540718116501 ""} { "Info" "ISGN_ENTITY_NAME" "27 Niosballe_nios2_gen2_0_cpu " "Found entity 27: Niosballe_nios2_gen2_0_cpu" {  } { { "Nios_balle/synthesis/submodules/Niosballe_nios2_gen2_0_cpu.v" "" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/Nios_balle/synthesis/submodules/Niosballe_nios2_gen2_0_cpu.v" 3426 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540718116501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540718116501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_balle/synthesis/submodules/niosballe_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_balle/synthesis/submodules/niosballe_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 Niosballe_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: Niosballe_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "Nios_balle/synthesis/submodules/Niosballe_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/Nios_balle/synthesis/submodules/Niosballe_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540718116508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540718116508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_balle/synthesis/submodules/niosballe_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_balle/synthesis/submodules/niosballe_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 Niosballe_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: Niosballe_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "Nios_balle/synthesis/submodules/Niosballe_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/Nios_balle/synthesis/submodules/Niosballe_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540718116515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540718116515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_balle/synthesis/submodules/niosballe_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_balle/synthesis/submodules/niosballe_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 Niosballe_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: Niosballe_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "Nios_balle/synthesis/submodules/Niosballe_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/Nios_balle/synthesis/submodules/Niosballe_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540718116521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540718116521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_balle/synthesis/submodules/niosballe_nios2_gen2_0_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_balle/synthesis/submodules/niosballe_nios2_gen2_0_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 Niosballe_nios2_gen2_0_cpu_mult_cell " "Found entity 1: Niosballe_nios2_gen2_0_cpu_mult_cell" {  } { { "Nios_balle/synthesis/submodules/Niosballe_nios2_gen2_0_cpu_mult_cell.v" "" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/Nios_balle/synthesis/submodules/Niosballe_nios2_gen2_0_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540718116527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540718116527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_balle/synthesis/submodules/niosballe_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_balle/synthesis/submodules/niosballe_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 Niosballe_nios2_gen2_0_cpu_test_bench " "Found entity 1: Niosballe_nios2_gen2_0_cpu_test_bench" {  } { { "Nios_balle/synthesis/submodules/Niosballe_nios2_gen2_0_cpu_test_bench.v" "" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/Nios_balle/synthesis/submodules/Niosballe_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540718116535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540718116535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_balle/synthesis/submodules/niosballe_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file nios_balle/synthesis/submodules/niosballe_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Niosballe_jtag_uart_0_sim_scfifo_w " "Found entity 1: Niosballe_jtag_uart_0_sim_scfifo_w" {  } { { "Nios_balle/synthesis/submodules/Niosballe_jtag_uart_0.v" "" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/Nios_balle/synthesis/submodules/Niosballe_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540718116547 ""} { "Info" "ISGN_ENTITY_NAME" "2 Niosballe_jtag_uart_0_scfifo_w " "Found entity 2: Niosballe_jtag_uart_0_scfifo_w" {  } { { "Nios_balle/synthesis/submodules/Niosballe_jtag_uart_0.v" "" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/Nios_balle/synthesis/submodules/Niosballe_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540718116547 ""} { "Info" "ISGN_ENTITY_NAME" "3 Niosballe_jtag_uart_0_sim_scfifo_r " "Found entity 3: Niosballe_jtag_uart_0_sim_scfifo_r" {  } { { "Nios_balle/synthesis/submodules/Niosballe_jtag_uart_0.v" "" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/Nios_balle/synthesis/submodules/Niosballe_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540718116547 ""} { "Info" "ISGN_ENTITY_NAME" "4 Niosballe_jtag_uart_0_scfifo_r " "Found entity 4: Niosballe_jtag_uart_0_scfifo_r" {  } { { "Nios_balle/synthesis/submodules/Niosballe_jtag_uart_0.v" "" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/Nios_balle/synthesis/submodules/Niosballe_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540718116547 ""} { "Info" "ISGN_ENTITY_NAME" "5 Niosballe_jtag_uart_0 " "Found entity 5: Niosballe_jtag_uart_0" {  } { { "Nios_balle/synthesis/submodules/Niosballe_jtag_uart_0.v" "" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/Nios_balle/synthesis/submodules/Niosballe_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540718116547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540718116547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_balle/synthesis/submodules/niosballe_en_nios.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_balle/synthesis/submodules/niosballe_en_nios.v" { { "Info" "ISGN_ENTITY_NAME" "1 Niosballe_en_nios " "Found entity 1: Niosballe_en_nios" {  } { { "Nios_balle/synthesis/submodules/Niosballe_en_nios.v" "" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/Nios_balle/synthesis/submodules/Niosballe_en_nios.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540718116553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540718116553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_balle/synthesis/submodules/niosballe_brique_morte.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_balle/synthesis/submodules/niosballe_brique_morte.v" { { "Info" "ISGN_ENTITY_NAME" "1 Niosballe_brique_morte " "Found entity 1: Niosballe_brique_morte" {  } { { "Nios_balle/synthesis/submodules/Niosballe_brique_morte.v" "" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/Nios_balle/synthesis/submodules/Niosballe_brique_morte.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540718116559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540718116559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_balle/synthesis/submodules/niosballe_adr_brique.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_balle/synthesis/submodules/niosballe_adr_brique.v" { { "Info" "ISGN_ENTITY_NAME" "1 Niosballe_adr_brique " "Found entity 1: Niosballe_adr_brique" {  } { { "Nios_balle/synthesis/submodules/Niosballe_adr_brique.v" "" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/Nios_balle/synthesis/submodules/Niosballe_adr_brique.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540718116566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540718116566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_balle/synthesis/submodules/sram_de2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_balle/synthesis/submodules/sram_de2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SRAM_DE2-A " "Found design unit 1: SRAM_DE2-A" {  } { { "Nios_balle/synthesis/submodules/SRAM_DE2.vhd" "" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/Nios_balle/synthesis/submodules/SRAM_DE2.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540718116569 ""} { "Info" "ISGN_ENTITY_NAME" "1 SRAM_DE2 " "Found entity 1: SRAM_DE2" {  } { { "Nios_balle/synthesis/submodules/SRAM_DE2.vhd" "" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/Nios_balle/synthesis/submodules/SRAM_DE2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540718116569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540718116569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_test.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram_test.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram_test-SYN " "Found design unit 1: ram_test-SYN" {  } { { "ram_test.vhd" "" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/ram_test.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540718116574 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram_test " "Found entity 1: ram_test" {  } { { "ram_test.vhd" "" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/ram_test.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540718116574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540718116574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_bricks.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram_bricks.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram_bricks-SYN " "Found design unit 1: ram_bricks-SYN" {  } { { "ram_bricks.vhd" "" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/ram_bricks.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540718116578 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram_bricks " "Found entity 1: ram_bricks" {  } { { "ram_bricks.vhd" "" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/ram_bricks.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540718116578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540718116578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "print_plateforme.vhd 2 1 " "Found 2 design units, including 1 entities, in source file print_plateforme.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 print_plateforme-A " "Found design unit 1: print_plateforme-A" {  } { { "print_plateforme.vhd" "" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/print_plateforme.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540718116583 ""} { "Info" "ISGN_ENTITY_NAME" "1 print_plateforme " "Found entity 1: print_plateforme" {  } { { "print_plateforme.vhd" "" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/print_plateforme.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540718116583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540718116583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "print_bricks.vhd 2 1 " "Found 2 design units, including 1 entities, in source file print_bricks.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 print_bricks-A " "Found design unit 1: print_bricks-A" {  } { { "print_bricks.vhd" "" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/print_bricks.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540718116587 ""} { "Info" "ISGN_ENTITY_NAME" "1 print_bricks " "Found entity 1: print_bricks" {  } { { "print_bricks.vhd" "" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/print_bricks.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540718116587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540718116587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "print_ball.vhd 2 1 " "Found 2 design units, including 1 entities, in source file print_ball.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 print_ball-A " "Found design unit 1: print_ball-A" {  } { { "print_ball.vhd" "" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/print_ball.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540718116591 ""} { "Info" "ISGN_ENTITY_NAME" "1 print_ball " "Found entity 1: print_ball" {  } { { "print_ball.vhd" "" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/print_ball.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540718116591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540718116591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file platform_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 platform_rom-SYN " "Found design unit 1: platform_rom-SYN" {  } { { "platform_rom.vhd" "" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/platform_rom.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540718116595 ""} { "Info" "ISGN_ENTITY_NAME" "1 platform_rom " "Found entity 1: platform_rom" {  } { { "platform_rom.vhd" "" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/platform_rom.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540718116595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540718116595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_rom_brick.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_rom_brick.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_rom_brick-SYN " "Found design unit 1: mux_rom_brick-SYN" {  } { { "mux_rom_brick.vhd" "" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/mux_rom_brick.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540718116600 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_rom_brick " "Found entity 1: mux_rom_brick" {  } { { "mux_rom_brick.vhd" "" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/mux_rom_brick.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540718116600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540718116600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_platform.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_platform.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_platform-SYN " "Found design unit 1: mux_platform-SYN" {  } { { "mux_platform.vhd" "" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/mux_platform.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540718116604 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_platform " "Found entity 1: mux_platform" {  } { { "mux_platform.vhd" "" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/mux_platform.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540718116604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540718116604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_ball.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_ball.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_ball-SYN " "Found design unit 1: mux_ball-SYN" {  } { { "mux_ball.vhd" "" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/mux_ball.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540718116608 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_ball " "Found entity 1: mux_ball" {  } { { "mux_ball.vhd" "" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/mux_ball.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540718116608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540718116608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_adr_etatbricks.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_adr_etatbricks.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_adr_etatbricks-SYN " "Found design unit 1: mux_adr_etatbricks-SYN" {  } { { "mux_adr_etatbricks.vhd" "" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/mux_adr_etatbricks.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540718116613 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_adr_etatbricks " "Found entity 1: mux_adr_etatbricks" {  } { { "mux_adr_etatbricks.vhd" "" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/mux_adr_etatbricks.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540718116613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540718116613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "move_plateforme.vhd 2 1 " "Found 2 design units, including 1 entities, in source file move_plateforme.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 move_plateforme-A " "Found design unit 1: move_plateforme-A" {  } { { "move_plateforme.vhd" "" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/move_plateforme.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540718116617 ""} { "Info" "ISGN_ENTITY_NAME" "1 move_plateforme " "Found entity 1: move_plateforme" {  } { { "move_plateforme.vhd" "" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/move_plateforme.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540718116617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540718116617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_platform.bdf 1 1 " "Found 1 design units, including 1 entities, in source file memory_platform.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 memory_platform " "Found entity 1: memory_platform" {  } { { "memory_platform.bdf" "" { Schematic "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/memory_platform.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540718116620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540718116620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_brick.bdf 1 1 " "Found 1 design units, including 1 entities, in source file memory_brick.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 memory_brick " "Found entity 1: memory_brick" {  } { { "memory_brick.bdf" "" { Schematic "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/memory_brick.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540718116623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540718116623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_ball.bdf 1 1 " "Found 1 design units, including 1 entities, in source file memory_ball.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 memory_ball " "Found entity 1: memory_ball" {  } { { "memory_ball.bdf" "" { Schematic "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/memory_ball.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540718116626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540718116626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.bdf 1 1 " "Found 1 design units, including 1 entities, in source file main.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.bdf" "" { Schematic "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/main.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540718116629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540718116629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "etat_briques.bdf 1 1 " "Found 1 design units, including 1 entities, in source file etat_briques.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 etat_briques " "Found entity 1: etat_briques" {  } { { "etat_briques.bdf" "" { Schematic "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/etat_briques.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540718116631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540718116631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decrementeurvie.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decrementeurvie.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decrementeurvie-a " "Found design unit 1: decrementeurvie-a" {  } { { "decrementeurvie.vhd" "" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/decrementeurvie.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540718116635 ""} { "Info" "ISGN_ENTITY_NAME" "1 decrementeurvie " "Found entity 1: decrementeurvie" {  } { { "decrementeurvie.vhd" "" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/decrementeurvie.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540718116635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540718116635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "brick_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file brick_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 brick_rom-SYN " "Found design unit 1: brick_rom-SYN" {  } { { "brick_rom.vhd" "" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/brick_rom.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540718116639 ""} { "Info" "ISGN_ENTITY_NAME" "1 brick_rom " "Found entity 1: brick_rom" {  } { { "brick_rom.vhd" "" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/brick_rom.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540718116639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540718116639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ball_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ball_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ball_rom-SYN " "Found design unit 1: ball_rom-SYN" {  } { { "ball_rom.vhd" "" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/ball_rom.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540718116643 ""} { "Info" "ISGN_ENTITY_NAME" "1 ball_rom " "Found entity 1: ball_rom" {  } { { "ball_rom.vhd" "" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/ball_rom.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540718116643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540718116643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "afficheur.bdf 1 1 " "Found 1 design units, including 1 entities, in source file afficheur.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 afficheur " "Found entity 1: afficheur" {  } { { "afficheur.bdf" "" { Schematic "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/afficheur.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540718116647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540718116647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decod7s.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decod7s.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decod7s-A " "Found design unit 1: decod7s-A" {  } { { "decod7s.vhd" "" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/decod7s.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540718116651 ""} { "Info" "ISGN_ENTITY_NAME" "1 decod7s " "Found entity 1: decod7s" {  } { { "decod7s.vhd" "" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/decod7s.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540718116651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540718116651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controleur.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controleur.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controleur-A " "Found design unit 1: controleur-A" {  } { { "controleur.vhd" "" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/controleur.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540718116655 ""} { "Info" "ISGN_ENTITY_NAME" "1 controleur " "Found entity 1: controleur" {  } { { "controleur.vhd" "" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/controleur.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540718116655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540718116655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "afficheur_score.bdf 1 1 " "Found 1 design units, including 1 entities, in source file afficheur_score.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 afficheur_score " "Found entity 1: afficheur_score" {  } { { "afficheur_score.bdf" "" { Schematic "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/afficheur_score.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540718116658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540718116658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_test_25.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pll_test_25.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll_test_25-rtl " "Found design unit 1: pll_test_25-rtl" {  } { { "pll_test_25.vhd" "" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/pll_test_25.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540718116662 ""} { "Info" "ISGN_ENTITY_NAME" "1 pll_test_25 " "Found entity 1: pll_test_25" {  } { { "pll_test_25.vhd" "" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/pll_test_25.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540718116662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540718116662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_test_25/pll_test_25_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file pll_test_25/pll_test_25_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_test_25_0002 " "Found entity 1: pll_test_25_0002" {  } { { "pll_test_25/pll_test_25_0002.v" "" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/pll_test_25/pll_test_25_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540718116668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540718116668 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main " "Elaborating entity \"main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1540718117071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Niosballe Niosballe:inst11 " "Elaborating entity \"Niosballe\" for hierarchy \"Niosballe:inst11\"" {  } { { "main.bdf" "inst11" { Schematic "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/main.bdf" { { 424 344 656 696 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540718117094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SRAM_DE2 Niosballe:inst11\|SRAM_DE2:sram_de2_0 " "Elaborating entity \"SRAM_DE2\" for hierarchy \"Niosballe:inst11\|SRAM_DE2:sram_de2_0\"" {  } { { "Nios_balle/synthesis/Niosballe.vhd" "sram_de2_0" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/Nios_balle/synthesis/Niosballe.vhd" 402 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540718117159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Niosballe_adr_brique Niosballe:inst11\|Niosballe_adr_brique:adr_brique " "Elaborating entity \"Niosballe_adr_brique\" for hierarchy \"Niosballe:inst11\|Niosballe_adr_brique:adr_brique\"" {  } { { "Nios_balle/synthesis/Niosballe.vhd" "adr_brique" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/Nios_balle/synthesis/Niosballe.vhd" 421 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540718117181 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Niosballe_brique_morte Niosballe:inst11\|Niosballe_brique_morte:brique_morte " "Elaborating entity \"Niosballe_brique_morte\" for hierarchy \"Niosballe:inst11\|Niosballe_brique_morte:brique_morte\"" {  } { { "Nios_balle/synthesis/Niosballe.vhd" "brique_morte" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/Nios_balle/synthesis/Niosballe.vhd" 433 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540718117204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Niosballe_en_nios Niosballe:inst11\|Niosballe_en_nios:en_nios " "Elaborating entity \"Niosballe_en_nios\" for hierarchy \"Niosballe:inst11\|Niosballe_en_nios:en_nios\"" {  } { { "Nios_balle/synthesis/Niosballe.vhd" "en_nios" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/Nios_balle/synthesis/Niosballe.vhd" 451 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540718117238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Niosballe_jtag_uart_0 Niosballe:inst11\|Niosballe_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"Niosballe_jtag_uart_0\" for hierarchy \"Niosballe:inst11\|Niosballe_jtag_uart_0:jtag_uart_0\"" {  } { { "Nios_balle/synthesis/Niosballe.vhd" "jtag_uart_0" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/Nios_balle/synthesis/Niosballe.vhd" 475 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540718117266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Niosballe_jtag_uart_0_scfifo_w Niosballe:inst11\|Niosballe_jtag_uart_0:jtag_uart_0\|Niosballe_jtag_uart_0_scfifo_w:the_Niosballe_jtag_uart_0_scfifo_w " "Elaborating entity \"Niosballe_jtag_uart_0_scfifo_w\" for hierarchy \"Niosballe:inst11\|Niosballe_jtag_uart_0:jtag_uart_0\|Niosballe_jtag_uart_0_scfifo_w:the_Niosballe_jtag_uart_0_scfifo_w\"" {  } { { "Nios_balle/synthesis/submodules/Niosballe_jtag_uart_0.v" "the_Niosballe_jtag_uart_0_scfifo_w" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/Nios_balle/synthesis/submodules/Niosballe_jtag_uart_0.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540718117294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo Niosballe:inst11\|Niosballe_jtag_uart_0:jtag_uart_0\|Niosballe_jtag_uart_0_scfifo_w:the_Niosballe_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"Niosballe:inst11\|Niosballe_jtag_uart_0:jtag_uart_0\|Niosballe_jtag_uart_0_scfifo_w:the_Niosballe_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "Nios_balle/synthesis/submodules/Niosballe_jtag_uart_0.v" "wfifo" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/Nios_balle/synthesis/submodules/Niosballe_jtag_uart_0.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540718117612 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Niosballe:inst11\|Niosballe_jtag_uart_0:jtag_uart_0\|Niosballe_jtag_uart_0_scfifo_w:the_Niosballe_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"Niosballe:inst11\|Niosballe_jtag_uart_0:jtag_uart_0\|Niosballe_jtag_uart_0_scfifo_w:the_Niosballe_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "Nios_balle/synthesis/submodules/Niosballe_jtag_uart_0.v" "" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/Nios_balle/synthesis/submodules/Niosballe_jtag_uart_0.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540718117627 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Niosballe:inst11\|Niosballe_jtag_uart_0:jtag_uart_0\|Niosballe_jtag_uart_0_scfifo_w:the_Niosballe_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"Niosballe:inst11\|Niosballe_jtag_uart_0:jtag_uart_0\|Niosballe_jtag_uart_0_scfifo_w:the_Niosballe_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718117627 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718117627 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718117627 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718117627 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718117627 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718117627 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718117627 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718117627 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718117627 ""}  } { { "Nios_balle/synthesis/submodules/Niosballe_jtag_uart_0.v" "" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/Nios_balle/synthesis/submodules/Niosballe_jtag_uart_0.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1540718117627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_3291.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_3291.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_3291 " "Found entity 1: scfifo_3291" {  } { { "db/scfifo_3291.tdf" "" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/db/scfifo_3291.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540718117692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540718117692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_3291 Niosballe:inst11\|Niosballe_jtag_uart_0:jtag_uart_0\|Niosballe_jtag_uart_0_scfifo_w:the_Niosballe_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated " "Elaborating entity \"scfifo_3291\" for hierarchy \"Niosballe:inst11\|Niosballe_jtag_uart_0:jtag_uart_0\|Niosballe_jtag_uart_0_scfifo_w:the_Niosballe_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540718117696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_5771.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_5771.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_5771 " "Found entity 1: a_dpfifo_5771" {  } { { "db/a_dpfifo_5771.tdf" "" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/db/a_dpfifo_5771.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540718117733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540718117733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_5771 Niosballe:inst11\|Niosballe_jtag_uart_0:jtag_uart_0\|Niosballe_jtag_uart_0_scfifo_w:the_Niosballe_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo " "Elaborating entity \"a_dpfifo_5771\" for hierarchy \"Niosballe:inst11\|Niosballe_jtag_uart_0:jtag_uart_0\|Niosballe_jtag_uart_0_scfifo_w:the_Niosballe_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\"" {  } { { "db/scfifo_3291.tdf" "dpfifo" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/db/scfifo_3291.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540718117738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540718117774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540718117774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf Niosballe:inst11\|Niosballe_jtag_uart_0:jtag_uart_0\|Niosballe_jtag_uart_0_scfifo_w:the_Niosballe_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"Niosballe:inst11\|Niosballe_jtag_uart_0:jtag_uart_0\|Niosballe_jtag_uart_0_scfifo_w:the_Niosballe_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_5771.tdf" "fifo_state" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/db/a_dpfifo_5771.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540718117782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vg7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vg7 " "Found entity 1: cntr_vg7" {  } { { "db/cntr_vg7.tdf" "" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/db/cntr_vg7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540718117886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540718117886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_vg7 Niosballe:inst11\|Niosballe_jtag_uart_0:jtag_uart_0\|Niosballe_jtag_uart_0_scfifo_w:the_Niosballe_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw " "Elaborating entity \"cntr_vg7\" for hierarchy \"Niosballe:inst11\|Niosballe_jtag_uart_0:jtag_uart_0\|Niosballe_jtag_uart_0_scfifo_w:the_Niosballe_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540718117898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7pu1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7pu1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7pu1 " "Found entity 1: altsyncram_7pu1" {  } { { "db/altsyncram_7pu1.tdf" "" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/db/altsyncram_7pu1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540718118013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540718118013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7pu1 Niosballe:inst11\|Niosballe_jtag_uart_0:jtag_uart_0\|Niosballe_jtag_uart_0_scfifo_w:the_Niosballe_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram " "Elaborating entity \"altsyncram_7pu1\" for hierarchy \"Niosballe:inst11\|Niosballe_jtag_uart_0:jtag_uart_0\|Niosballe_jtag_uart_0_scfifo_w:the_Niosballe_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram\"" {  } { { "db/a_dpfifo_5771.tdf" "FIFOram" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/db/a_dpfifo_5771.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540718118020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jgb " "Found entity 1: cntr_jgb" {  } { { "db/cntr_jgb.tdf" "" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/db/cntr_jgb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540718118132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540718118132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_jgb Niosballe:inst11\|Niosballe_jtag_uart_0:jtag_uart_0\|Niosballe_jtag_uart_0_scfifo_w:the_Niosballe_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count " "Elaborating entity \"cntr_jgb\" for hierarchy \"Niosballe:inst11\|Niosballe_jtag_uart_0:jtag_uart_0\|Niosballe_jtag_uart_0_scfifo_w:the_Niosballe_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count\"" {  } { { "db/a_dpfifo_5771.tdf" "rd_ptr_count" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/db/a_dpfifo_5771.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540718118141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Niosballe_jtag_uart_0_scfifo_r Niosballe:inst11\|Niosballe_jtag_uart_0:jtag_uart_0\|Niosballe_jtag_uart_0_scfifo_r:the_Niosballe_jtag_uart_0_scfifo_r " "Elaborating entity \"Niosballe_jtag_uart_0_scfifo_r\" for hierarchy \"Niosballe:inst11\|Niosballe_jtag_uart_0:jtag_uart_0\|Niosballe_jtag_uart_0_scfifo_r:the_Niosballe_jtag_uart_0_scfifo_r\"" {  } { { "Nios_balle/synthesis/submodules/Niosballe_jtag_uart_0.v" "the_Niosballe_jtag_uart_0_scfifo_r" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/Nios_balle/synthesis/submodules/Niosballe_jtag_uart_0.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540718118188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic Niosballe:inst11\|Niosballe_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:Niosballe_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"Niosballe:inst11\|Niosballe_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:Niosballe_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "Nios_balle/synthesis/submodules/Niosballe_jtag_uart_0.v" "Niosballe_jtag_uart_0_alt_jtag_atlantic" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/Nios_balle/synthesis/submodules/Niosballe_jtag_uart_0.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540718118687 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Niosballe:inst11\|Niosballe_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:Niosballe_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"Niosballe:inst11\|Niosballe_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:Niosballe_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "Nios_balle/synthesis/submodules/Niosballe_jtag_uart_0.v" "" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/Nios_balle/synthesis/submodules/Niosballe_jtag_uart_0.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540718118725 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Niosballe:inst11\|Niosballe_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:Niosballe_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"Niosballe:inst11\|Niosballe_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:Niosballe_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718118725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718118725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718118725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718118725 ""}  } { { "Nios_balle/synthesis/submodules/Niosballe_jtag_uart_0.v" "" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/Nios_balle/synthesis/submodules/Niosballe_jtag_uart_0.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1540718118725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter Niosballe:inst11\|Niosballe_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:Niosballe_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"Niosballe:inst11\|Niosballe_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:Niosballe_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540718118903 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl Niosballe:inst11\|Niosballe_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:Niosballe_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"Niosballe:inst11\|Niosballe_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:Niosballe_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540718119097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Niosballe_nios2_gen2_0 Niosballe:inst11\|Niosballe_nios2_gen2_0:nios2_gen2_0 " "Elaborating entity \"Niosballe_nios2_gen2_0\" for hierarchy \"Niosballe:inst11\|Niosballe_nios2_gen2_0:nios2_gen2_0\"" {  } { { "Nios_balle/synthesis/Niosballe.vhd" "nios2_gen2_0" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/Nios_balle/synthesis/Niosballe.vhd" 489 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540718119169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Niosballe_nios2_gen2_0_cpu Niosballe:inst11\|Niosballe_nios2_gen2_0:nios2_gen2_0\|Niosballe_nios2_gen2_0_cpu:cpu " "Elaborating entity \"Niosballe_nios2_gen2_0_cpu\" for hierarchy \"Niosballe:inst11\|Niosballe_nios2_gen2_0:nios2_gen2_0\|Niosballe_nios2_gen2_0_cpu:cpu\"" {  } { { "Nios_balle/synthesis/submodules/Niosballe_nios2_gen2_0.v" "cpu" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/Nios_balle/synthesis/submodules/Niosballe_nios2_gen2_0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540718119241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Niosballe_nios2_gen2_0_cpu_test_bench Niosballe:inst11\|Niosballe_nios2_gen2_0:nios2_gen2_0\|Niosballe_nios2_gen2_0_cpu:cpu\|Niosballe_nios2_gen2_0_cpu_test_bench:the_Niosballe_nios2_gen2_0_cpu_test_bench " "Elaborating entity \"Niosballe_nios2_gen2_0_cpu_test_bench\" for hierarchy \"Niosballe:inst11\|Niosballe_nios2_gen2_0:nios2_gen2_0\|Niosballe_nios2_gen2_0_cpu:cpu\|Niosballe_nios2_gen2_0_cpu_test_bench:the_Niosballe_nios2_gen2_0_cpu_test_bench\"" {  } { { "Nios_balle/synthesis/submodules/Niosballe_nios2_gen2_0_cpu.v" "the_Niosballe_nios2_gen2_0_cpu_test_bench" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/Nios_balle/synthesis/submodules/Niosballe_nios2_gen2_0_cpu.v" 5972 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540718119823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Niosballe_nios2_gen2_0_cpu_ic_data_module Niosballe:inst11\|Niosballe_nios2_gen2_0:nios2_gen2_0\|Niosballe_nios2_gen2_0_cpu:cpu\|Niosballe_nios2_gen2_0_cpu_ic_data_module:Niosballe_nios2_gen2_0_cpu_ic_data " "Elaborating entity \"Niosballe_nios2_gen2_0_cpu_ic_data_module\" for hierarchy \"Niosballe:inst11\|Niosballe_nios2_gen2_0:nios2_gen2_0\|Niosballe_nios2_gen2_0_cpu:cpu\|Niosballe_nios2_gen2_0_cpu_ic_data_module:Niosballe_nios2_gen2_0_cpu_ic_data\"" {  } { { "Nios_balle/synthesis/submodules/Niosballe_nios2_gen2_0_cpu.v" "Niosballe_nios2_gen2_0_cpu_ic_data" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/Nios_balle/synthesis/submodules/Niosballe_nios2_gen2_0_cpu.v" 6974 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540718119954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Niosballe:inst11\|Niosballe_nios2_gen2_0:nios2_gen2_0\|Niosballe_nios2_gen2_0_cpu:cpu\|Niosballe_nios2_gen2_0_cpu_ic_data_module:Niosballe_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Niosballe:inst11\|Niosballe_nios2_gen2_0:nios2_gen2_0\|Niosballe_nios2_gen2_0_cpu:cpu\|Niosballe_nios2_gen2_0_cpu_ic_data_module:Niosballe_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "Nios_balle/synthesis/submodules/Niosballe_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/Nios_balle/synthesis/submodules/Niosballe_nios2_gen2_0_cpu.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540718120100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_spj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_spj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_spj1 " "Found entity 1: altsyncram_spj1" {  } { { "db/altsyncram_spj1.tdf" "" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/db/altsyncram_spj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540718120273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540718120273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_spj1 Niosballe:inst11\|Niosballe_nios2_gen2_0:nios2_gen2_0\|Niosballe_nios2_gen2_0_cpu:cpu\|Niosballe_nios2_gen2_0_cpu_ic_data_module:Niosballe_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_spj1:auto_generated " "Elaborating entity \"altsyncram_spj1\" for hierarchy \"Niosballe:inst11\|Niosballe_nios2_gen2_0:nios2_gen2_0\|Niosballe_nios2_gen2_0_cpu:cpu\|Niosballe_nios2_gen2_0_cpu_ic_data_module:Niosballe_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_spj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540718120279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Niosballe_nios2_gen2_0_cpu_ic_tag_module Niosballe:inst11\|Niosballe_nios2_gen2_0:nios2_gen2_0\|Niosballe_nios2_gen2_0_cpu:cpu\|Niosballe_nios2_gen2_0_cpu_ic_tag_module:Niosballe_nios2_gen2_0_cpu_ic_tag " "Elaborating entity \"Niosballe_nios2_gen2_0_cpu_ic_tag_module\" for hierarchy \"Niosballe:inst11\|Niosballe_nios2_gen2_0:nios2_gen2_0\|Niosballe_nios2_gen2_0_cpu:cpu\|Niosballe_nios2_gen2_0_cpu_ic_tag_module:Niosballe_nios2_gen2_0_cpu_ic_tag\"" {  } { { "Nios_balle/synthesis/submodules/Niosballe_nios2_gen2_0_cpu.v" "Niosballe_nios2_gen2_0_cpu_ic_tag" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/Nios_balle/synthesis/submodules/Niosballe_nios2_gen2_0_cpu.v" 7040 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540718120414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Niosballe:inst11\|Niosballe_nios2_gen2_0:nios2_gen2_0\|Niosballe_nios2_gen2_0_cpu:cpu\|Niosballe_nios2_gen2_0_cpu_ic_tag_module:Niosballe_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Niosballe:inst11\|Niosballe_nios2_gen2_0:nios2_gen2_0\|Niosballe_nios2_gen2_0_cpu:cpu\|Niosballe_nios2_gen2_0_cpu_ic_tag_module:Niosballe_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "Nios_balle/synthesis/submodules/Niosballe_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/Nios_balle/synthesis/submodules/Niosballe_nios2_gen2_0_cpu.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540718120450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vgj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vgj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vgj1 " "Found entity 1: altsyncram_vgj1" {  } { { "db/altsyncram_vgj1.tdf" "" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/db/altsyncram_vgj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540718120549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540718120549 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_vgj1 Niosballe:inst11\|Niosballe_nios2_gen2_0:nios2_gen2_0\|Niosballe_nios2_gen2_0_cpu:cpu\|Niosballe_nios2_gen2_0_cpu_ic_tag_module:Niosballe_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_vgj1:auto_generated " "Elaborating entity \"altsyncram_vgj1\" for hierarchy \"Niosballe:inst11\|Niosballe_nios2_gen2_0:nios2_gen2_0\|Niosballe_nios2_gen2_0_cpu:cpu\|Niosballe_nios2_gen2_0_cpu_ic_tag_module:Niosballe_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_vgj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540718120556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Niosballe_nios2_gen2_0_cpu_bht_module Niosballe:inst11\|Niosballe_nios2_gen2_0:nios2_gen2_0\|Niosballe_nios2_gen2_0_cpu:cpu\|Niosballe_nios2_gen2_0_cpu_bht_module:Niosballe_nios2_gen2_0_cpu_bht " "Elaborating entity \"Niosballe_nios2_gen2_0_cpu_bht_module\" for hierarchy \"Niosballe:inst11\|Niosballe_nios2_gen2_0:nios2_gen2_0\|Niosballe_nios2_gen2_0_cpu:cpu\|Niosballe_nios2_gen2_0_cpu_bht_module:Niosballe_nios2_gen2_0_cpu_bht\"" {  } { { "Nios_balle/synthesis/submodules/Niosballe_nios2_gen2_0_cpu.v" "Niosballe_nios2_gen2_0_cpu_bht" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/Nios_balle/synthesis/submodules/Niosballe_nios2_gen2_0_cpu.v" 7238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540718120676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Niosballe:inst11\|Niosballe_nios2_gen2_0:nios2_gen2_0\|Niosballe_nios2_gen2_0_cpu:cpu\|Niosballe_nios2_gen2_0_cpu_bht_module:Niosballe_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Niosballe:inst11\|Niosballe_nios2_gen2_0:nios2_gen2_0\|Niosballe_nios2_gen2_0_cpu:cpu\|Niosballe_nios2_gen2_0_cpu_bht_module:Niosballe_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram\"" {  } { { "Nios_balle/synthesis/submodules/Niosballe_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/Nios_balle/synthesis/submodules/Niosballe_nios2_gen2_0_cpu.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540718120851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pdj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pdj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pdj1 " "Found entity 1: altsyncram_pdj1" {  } { { "db/altsyncram_pdj1.tdf" "" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/db/altsyncram_pdj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540718120953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540718120953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_pdj1 Niosballe:inst11\|Niosballe_nios2_gen2_0:nios2_gen2_0\|Niosballe_nios2_gen2_0_cpu:cpu\|Niosballe_nios2_gen2_0_cpu_bht_module:Niosballe_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_pdj1:auto_generated " "Elaborating entity \"altsyncram_pdj1\" for hierarchy \"Niosballe:inst11\|Niosballe_nios2_gen2_0:nios2_gen2_0\|Niosballe_nios2_gen2_0_cpu:cpu\|Niosballe_nios2_gen2_0_cpu_bht_module:Niosballe_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_pdj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540718120958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Niosballe_nios2_gen2_0_cpu_register_bank_a_module Niosballe:inst11\|Niosballe_nios2_gen2_0:nios2_gen2_0\|Niosballe_nios2_gen2_0_cpu:cpu\|Niosballe_nios2_gen2_0_cpu_register_bank_a_module:Niosballe_nios2_gen2_0_cpu_register_bank_a " "Elaborating entity \"Niosballe_nios2_gen2_0_cpu_register_bank_a_module\" for hierarchy \"Niosballe:inst11\|Niosballe_nios2_gen2_0:nios2_gen2_0\|Niosballe_nios2_gen2_0_cpu:cpu\|Niosballe_nios2_gen2_0_cpu_register_bank_a_module:Niosballe_nios2_gen2_0_cpu_register_bank_a\"" {  } { { "Nios_balle/synthesis/submodules/Niosballe_nios2_gen2_0_cpu.v" "Niosballe_nios2_gen2_0_cpu_register_bank_a" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/Nios_balle/synthesis/submodules/Niosballe_nios2_gen2_0_cpu.v" 8195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540718121035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Niosballe:inst11\|Niosballe_nios2_gen2_0:nios2_gen2_0\|Niosballe_nios2_gen2_0_cpu:cpu\|Niosballe_nios2_gen2_0_cpu_register_bank_a_module:Niosballe_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Niosballe:inst11\|Niosballe_nios2_gen2_0:nios2_gen2_0\|Niosballe_nios2_gen2_0_cpu:cpu\|Niosballe_nios2_gen2_0_cpu_register_bank_a_module:Niosballe_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "Nios_balle/synthesis/submodules/Niosballe_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/Nios_balle/synthesis/submodules/Niosballe_nios2_gen2_0_cpu.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540718121073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_voi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_voi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_voi1 " "Found entity 1: altsyncram_voi1" {  } { { "db/altsyncram_voi1.tdf" "" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/db/altsyncram_voi1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540718121197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540718121197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_voi1 Niosballe:inst11\|Niosballe_nios2_gen2_0:nios2_gen2_0\|Niosballe_nios2_gen2_0_cpu:cpu\|Niosballe_nios2_gen2_0_cpu_register_bank_a_module:Niosballe_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated " "Elaborating entity \"altsyncram_voi1\" for hierarchy \"Niosballe:inst11\|Niosballe_nios2_gen2_0:nios2_gen2_0\|Niosballe_nios2_gen2_0_cpu:cpu\|Niosballe_nios2_gen2_0_cpu_register_bank_a_module:Niosballe_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540718121202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Niosballe_nios2_gen2_0_cpu_register_bank_b_module Niosballe:inst11\|Niosballe_nios2_gen2_0:nios2_gen2_0\|Niosballe_nios2_gen2_0_cpu:cpu\|Niosballe_nios2_gen2_0_cpu_register_bank_b_module:Niosballe_nios2_gen2_0_cpu_register_bank_b " "Elaborating entity \"Niosballe_nios2_gen2_0_cpu_register_bank_b_module\" for hierarchy \"Niosballe:inst11\|Niosballe_nios2_gen2_0:nios2_gen2_0\|Niosballe_nios2_gen2_0_cpu:cpu\|Niosballe_nios2_gen2_0_cpu_register_bank_b_module:Niosballe_nios2_gen2_0_cpu_register_bank_b\"" {  } { { "Nios_balle/synthesis/submodules/Niosballe_nios2_gen2_0_cpu.v" "Niosballe_nios2_gen2_0_cpu_register_bank_b" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/Nios_balle/synthesis/submodules/Niosballe_nios2_gen2_0_cpu.v" 8213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540718121292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Niosballe_nios2_gen2_0_cpu_mult_cell Niosballe:inst11\|Niosballe_nios2_gen2_0:nios2_gen2_0\|Niosballe_nios2_gen2_0_cpu:cpu\|Niosballe_nios2_gen2_0_cpu_mult_cell:the_Niosballe_nios2_gen2_0_cpu_mult_cell " "Elaborating entity \"Niosballe_nios2_gen2_0_cpu_mult_cell\" for hierarchy \"Niosballe:inst11\|Niosballe_nios2_gen2_0:nios2_gen2_0\|Niosballe_nios2_gen2_0_cpu:cpu\|Niosballe_nios2_gen2_0_cpu_mult_cell:the_Niosballe_nios2_gen2_0_cpu_mult_cell\"" {  } { { "Nios_balle/synthesis/submodules/Niosballe_nios2_gen2_0_cpu.v" "the_Niosballe_nios2_gen2_0_cpu_mult_cell" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/Nios_balle/synthesis/submodules/Niosballe_nios2_gen2_0_cpu.v" 8798 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540718121348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add Niosballe:inst11\|Niosballe_nios2_gen2_0:nios2_gen2_0\|Niosballe_nios2_gen2_0_cpu:cpu\|Niosballe_nios2_gen2_0_cpu_mult_cell:the_Niosballe_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1 " "Elaborating entity \"altera_mult_add\" for hierarchy \"Niosballe:inst11\|Niosballe_nios2_gen2_0:nios2_gen2_0\|Niosballe_nios2_gen2_0_cpu:cpu\|Niosballe_nios2_gen2_0_cpu_mult_cell:the_Niosballe_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\"" {  } { { "Nios_balle/synthesis/submodules/Niosballe_nios2_gen2_0_cpu_mult_cell.v" "the_altmult_add_p1" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/Nios_balle/synthesis/submodules/Niosballe_nios2_gen2_0_cpu_mult_cell.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540718121423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_37p2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_37p2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_37p2 " "Found entity 1: altera_mult_add_37p2" {  } { { "db/altera_mult_add_37p2.v" "" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/db/altera_mult_add_37p2.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540718121549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540718121549 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_37p2 Niosballe:inst11\|Niosballe_nios2_gen2_0:nios2_gen2_0\|Niosballe_nios2_gen2_0_cpu:cpu\|Niosballe_nios2_gen2_0_cpu_mult_cell:the_Niosballe_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated " "Elaborating entity \"altera_mult_add_37p2\" for hierarchy \"Niosballe:inst11\|Niosballe_nios2_gen2_0:nios2_gen2_0\|Niosballe_nios2_gen2_0_cpu:cpu\|Niosballe_nios2_gen2_0_cpu_mult_cell:the_Niosballe_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add.tdf" 454 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540718121554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl Niosballe:inst11\|Niosballe_nios2_gen2_0:nios2_gen2_0\|Niosballe_nios2_gen2_0_cpu:cpu\|Niosballe_nios2_gen2_0_cpu_mult_cell:the_Niosballe_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"Niosballe:inst11\|Niosballe_nios2_gen2_0:nios2_gen2_0\|Niosballe_nios2_gen2_0_cpu:cpu\|Niosballe_nios2_gen2_0_cpu_mult_cell:the_Niosballe_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_37p2.v" "altera_mult_add_rtl1" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/db/altera_mult_add_37p2.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540718121669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function Niosballe:inst11\|Niosballe_nios2_gen2_0:nios2_gen2_0\|Niosballe_nios2_gen2_0_cpu:cpu\|Niosballe_nios2_gen2_0_cpu_mult_cell:the_Niosballe_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"Niosballe:inst11\|Niosballe_nios2_gen2_0:nios2_gen2_0\|Niosballe_nios2_gen2_0_cpu:cpu\|Niosballe_nios2_gen2_0_cpu_mult_cell:the_Niosballe_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\"" {  } { { "altera_mult_add_rtl.v" "signa_reg_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 907 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540718121841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function Niosballe:inst11\|Niosballe_nios2_gen2_0:nios2_gen2_0\|Niosballe_nios2_gen2_0_cpu:cpu\|Niosballe_nios2_gen2_0_cpu_mult_cell:the_Niosballe_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"Niosballe:inst11\|Niosballe_nios2_gen2_0:nios2_gen2_0\|Niosballe_nios2_gen2_0_cpu:cpu\|Niosballe_nios2_gen2_0_cpu_mult_cell:the_Niosballe_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\"" {  } { { "altera_mult_add_rtl.v" "dataa_split" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1023 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540718121911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function Niosballe:inst11\|Niosballe_nios2_gen2_0:nios2_gen2_0\|Niosballe_nios2_gen2_0_cpu:cpu\|Niosballe_nios2_gen2_0_cpu_mult_cell:the_Niosballe_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"Niosballe:inst11\|Niosballe_nios2_gen2_0:nios2_gen2_0\|Niosballe_nios2_gen2_0_cpu:cpu\|Niosballe_nios2_gen2_0_cpu_mult_cell:the_Niosballe_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540718121973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function Niosballe:inst11\|Niosballe_nios2_gen2_0:nios2_gen2_0\|Niosballe_nios2_gen2_0_cpu:cpu\|Niosballe_nios2_gen2_0_cpu_mult_cell:the_Niosballe_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"Niosballe:inst11\|Niosballe_nios2_gen2_0:nios2_gen2_0\|Niosballe_nios2_gen2_0_cpu:cpu\|Niosballe_nios2_gen2_0_cpu_mult_cell:the_Niosballe_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540718122087 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function Niosballe:inst11\|Niosballe_nios2_gen2_0:nios2_gen2_0\|Niosballe_nios2_gen2_0_cpu:cpu\|Niosballe_nios2_gen2_0_cpu_mult_cell:the_Niosballe_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"Niosballe:inst11\|Niosballe_nios2_gen2_0:nios2_gen2_0\|Niosballe_nios2_gen2_0_cpu:cpu\|Niosballe_nios2_gen2_0_cpu_mult_cell:the_Niosballe_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\"" {  } { { "altera_mult_add_rtl.v" "datac_split" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540718122282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function Niosballe:inst11\|Niosballe_nios2_gen2_0:nios2_gen2_0\|Niosballe_nios2_gen2_0_cpu:cpu\|Niosballe_nios2_gen2_0_cpu_mult_cell:the_Niosballe_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"Niosballe:inst11\|Niosballe_nios2_gen2_0:nios2_gen2_0\|Niosballe_nios2_gen2_0_cpu:cpu\|Niosballe_nios2_gen2_0_cpu_mult_cell:the_Niosballe_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540718122350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function Niosballe:inst11\|Niosballe_nios2_gen2_0:nios2_gen2_0\|Niosballe_nios2_gen2_0_cpu:cpu\|Niosballe_nios2_gen2_0_cpu_mult_cell:the_Niosballe_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"Niosballe:inst11\|Niosballe_nios2_gen2_0:nios2_gen2_0\|Niosballe_nios2_gen2_0_cpu:cpu\|Niosballe_nios2_gen2_0_cpu_mult_cell:the_Niosballe_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540718122459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_preadder_function Niosballe:inst11\|Niosballe_nios2_gen2_0:nios2_gen2_0\|Niosballe_nios2_gen2_0_cpu:cpu\|Niosballe_nios2_gen2_0_cpu_mult_cell:the_Niosballe_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block " "Elaborating entity \"ama_preadder_function\" for hierarchy \"Niosballe:inst11\|Niosballe_nios2_gen2_0:nios2_gen2_0\|Niosballe_nios2_gen2_0_cpu:cpu\|Niosballe_nios2_gen2_0_cpu_mult_cell:the_Niosballe_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\"" {  } { { "altera_mult_add_rtl.v" "preadder_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540718122555 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function Niosballe:inst11\|Niosballe_nios2_gen2_0:nios2_gen2_0\|Niosballe_nios2_gen2_0_cpu:cpu\|Niosballe_nios2_gen2_0_cpu_mult_cell:the_Niosballe_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 " "Elaborating entity \"ama_adder_function\" for hierarchy \"Niosballe:inst11\|Niosballe_nios2_gen2_0:nios2_gen2_0\|Niosballe_nios2_gen2_0_cpu:cpu\|Niosballe_nios2_gen2_0_cpu_mult_cell:the_Niosballe_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\"" {  } { { "altera_mult_add_rtl.v" "preadder_adder_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540718122616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function Niosballe:inst11\|Niosballe_nios2_gen2_0:nios2_gen2_0\|Niosballe_nios2_gen2_0_cpu:cpu\|Niosballe_nios2_gen2_0_cpu_mult_cell:the_Niosballe_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"Niosballe:inst11\|Niosballe_nios2_gen2_0:nios2_gen2_0\|Niosballe_nios2_gen2_0_cpu:cpu\|Niosballe_nios2_gen2_0_cpu_mult_cell:the_Niosballe_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540718122758 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function Niosballe:inst11\|Niosballe_nios2_gen2_0:nios2_gen2_0\|Niosballe_nios2_gen2_0_cpu:cpu\|Niosballe_nios2_gen2_0_cpu_mult_cell:the_Niosballe_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"Niosballe:inst11\|Niosballe_nios2_gen2_0:nios2_gen2_0\|Niosballe_nios2_gen2_0_cpu:cpu\|Niosballe_nios2_gen2_0_cpu_mult_cell:the_Niosballe_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540718122843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_multiplier_function Niosballe:inst11\|Niosballe_nios2_gen2_0:nios2_gen2_0\|Niosballe_nios2_gen2_0_cpu:cpu\|Niosballe_nios2_gen2_0_cpu_mult_cell:the_Niosballe_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block " "Elaborating entity \"ama_multiplier_function\" for hierarchy \"Niosballe:inst11\|Niosballe_nios2_gen2_0:nios2_gen2_0\|Niosballe_nios2_gen2_0_cpu:cpu\|Niosballe_nios2_gen2_0_cpu_mult_cell:the_Niosballe_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\"" {  } { { "altera_mult_add_rtl.v" "multiplier_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540718123388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function Niosballe:inst11\|Niosballe_nios2_gen2_0:nios2_gen2_0\|Niosballe_nios2_gen2_0_cpu:cpu\|Niosballe_nios2_gen2_0_cpu_mult_cell:the_Niosballe_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"Niosballe:inst11\|Niosballe_nios2_gen2_0:nios2_gen2_0\|Niosballe_nios2_gen2_0_cpu:cpu\|Niosballe_nios2_gen2_0_cpu_mult_cell:the_Niosballe_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3060 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540718123554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function Niosballe:inst11\|Niosballe_nios2_gen2_0:nios2_gen2_0\|Niosballe_nios2_gen2_0_cpu:cpu\|Niosballe_nios2_gen2_0_cpu_mult_cell:the_Niosballe_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 " "Elaborating entity \"ama_register_function\" for hierarchy \"Niosballe:inst11\|Niosballe_nios2_gen2_0:nios2_gen2_0\|Niosballe_nios2_gen2_0_cpu:cpu\|Niosballe_nios2_gen2_0_cpu_mult_cell:the_Niosballe_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_1" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540718123592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function Niosballe:inst11\|Niosballe_nios2_gen2_0:nios2_gen2_0\|Niosballe_nios2_gen2_0_cpu:cpu\|Niosballe_nios2_gen2_0_cpu_mult_cell:the_Niosballe_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block " "Elaborating entity \"ama_adder_function\" for hierarchy \"Niosballe:inst11\|Niosballe_nios2_gen2_0:nios2_gen2_0\|Niosballe_nios2_gen2_0_cpu:cpu\|Niosballe_nios2_gen2_0_cpu_mult_cell:the_Niosballe_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\"" {  } { { "altera_mult_add_rtl.v" "final_adder_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540718123651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function Niosballe:inst11\|Niosballe_nios2_gen2_0:nios2_gen2_0\|Niosballe_nios2_gen2_0_cpu:cpu\|Niosballe_nios2_gen2_0_cpu_mult_cell:the_Niosballe_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"Niosballe:inst11\|Niosballe_nios2_gen2_0:nios2_gen2_0\|Niosballe_nios2_gen2_0_cpu:cpu\|Niosballe_nios2_gen2_0_cpu_mult_cell:the_Niosballe_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540718123703 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function Niosballe:inst11\|Niosballe_nios2_gen2_0:nios2_gen2_0\|Niosballe_nios2_gen2_0_cpu:cpu\|Niosballe_nios2_gen2_0_cpu_mult_cell:the_Niosballe_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"Niosballe:inst11\|Niosballe_nios2_gen2_0:nios2_gen2_0\|Niosballe_nios2_gen2_0_cpu:cpu\|Niosballe_nios2_gen2_0_cpu_mult_cell:the_Niosballe_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540718123814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function Niosballe:inst11\|Niosballe_nios2_gen2_0:nios2_gen2_0\|Niosballe_nios2_gen2_0_cpu:cpu\|Niosballe_nios2_gen2_0_cpu_mult_cell:the_Niosballe_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"Niosballe:inst11\|Niosballe_nios2_gen2_0:nios2_gen2_0\|Niosballe_nios2_gen2_0_cpu:cpu\|Niosballe_nios2_gen2_0_cpu_mult_cell:the_Niosballe_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\"" {  } { { "altera_mult_add_rtl.v" "output_reg_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1490 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540718123887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Niosballe_nios2_gen2_0_cpu_dc_tag_module Niosballe:inst11\|Niosballe_nios2_gen2_0:nios2_gen2_0\|Niosballe_nios2_gen2_0_cpu:cpu\|Niosballe_nios2_gen2_0_cpu_dc_tag_module:Niosballe_nios2_gen2_0_cpu_dc_tag " "Elaborating entity \"Niosballe_nios2_gen2_0_cpu_dc_tag_module\" for hierarchy \"Niosballe:inst11\|Niosballe_nios2_gen2_0:nios2_gen2_0\|Niosballe_nios2_gen2_0_cpu:cpu\|Niosballe_nios2_gen2_0_cpu_dc_tag_module:Niosballe_nios2_gen2_0_cpu_dc_tag\"" {  } { { "Nios_balle/synthesis/submodules/Niosballe_nios2_gen2_0_cpu.v" "Niosballe_nios2_gen2_0_cpu_dc_tag" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/Nios_balle/synthesis/submodules/Niosballe_nios2_gen2_0_cpu.v" 9220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540718126540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Niosballe:inst11\|Niosballe_nios2_gen2_0:nios2_gen2_0\|Niosballe_nios2_gen2_0_cpu:cpu\|Niosballe_nios2_gen2_0_cpu_dc_tag_module:Niosballe_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Niosballe:inst11\|Niosballe_nios2_gen2_0:nios2_gen2_0\|Niosballe_nios2_gen2_0_cpu:cpu\|Niosballe_nios2_gen2_0_cpu_dc_tag_module:Niosballe_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram\"" {  } { { "Nios_balle/synthesis/submodules/Niosballe_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/Nios_balle/synthesis/submodules/Niosballe_nios2_gen2_0_cpu.v" 396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540718126577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7pi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7pi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7pi1 " "Found entity 1: altsyncram_7pi1" {  } { { "db/altsyncram_7pi1.tdf" "" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/db/altsyncram_7pi1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540718126706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540718126706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7pi1 Niosballe:inst11\|Niosballe_nios2_gen2_0:nios2_gen2_0\|Niosballe_nios2_gen2_0_cpu:cpu\|Niosballe_nios2_gen2_0_cpu_dc_tag_module:Niosballe_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_7pi1:auto_generated " "Elaborating entity \"altsyncram_7pi1\" for hierarchy \"Niosballe:inst11\|Niosballe_nios2_gen2_0:nios2_gen2_0\|Niosballe_nios2_gen2_0_cpu:cpu\|Niosballe_nios2_gen2_0_cpu_dc_tag_module:Niosballe_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_7pi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540718126711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Niosballe_nios2_gen2_0_cpu_dc_data_module Niosballe:inst11\|Niosballe_nios2_gen2_0:nios2_gen2_0\|Niosballe_nios2_gen2_0_cpu:cpu\|Niosballe_nios2_gen2_0_cpu_dc_data_module:Niosballe_nios2_gen2_0_cpu_dc_data " "Elaborating entity \"Niosballe_nios2_gen2_0_cpu_dc_data_module\" for hierarchy \"Niosballe:inst11\|Niosballe_nios2_gen2_0:nios2_gen2_0\|Niosballe_nios2_gen2_0_cpu:cpu\|Niosballe_nios2_gen2_0_cpu_dc_data_module:Niosballe_nios2_gen2_0_cpu_dc_data\"" {  } { { "Nios_balle/synthesis/submodules/Niosballe_nios2_gen2_0_cpu.v" "Niosballe_nios2_gen2_0_cpu_dc_data" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/Nios_balle/synthesis/submodules/Niosballe_nios2_gen2_0_cpu.v" 9286 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540718126811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Niosballe:inst11\|Niosballe_nios2_gen2_0:nios2_gen2_0\|Niosballe_nios2_gen2_0_cpu:cpu\|Niosballe_nios2_gen2_0_cpu_dc_data_module:Niosballe_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Niosballe:inst11\|Niosballe_nios2_gen2_0:nios2_gen2_0\|Niosballe_nios2_gen2_0_cpu:cpu\|Niosballe_nios2_gen2_0_cpu_dc_data_module:Niosballe_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram\"" {  } { { "Nios_balle/synthesis/submodules/Niosballe_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/Nios_balle/synthesis/submodules/Niosballe_nios2_gen2_0_cpu.v" 465 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540718126850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4kl1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4kl1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4kl1 " "Found entity 1: altsyncram_4kl1" {  } { { "db/altsyncram_4kl1.tdf" "" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/db/altsyncram_4kl1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540718126961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540718126961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4kl1 Niosballe:inst11\|Niosballe_nios2_gen2_0:nios2_gen2_0\|Niosballe_nios2_gen2_0_cpu:cpu\|Niosballe_nios2_gen2_0_cpu_dc_data_module:Niosballe_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_4kl1:auto_generated " "Elaborating entity \"altsyncram_4kl1\" for hierarchy \"Niosballe:inst11\|Niosballe_nios2_gen2_0:nios2_gen2_0\|Niosballe_nios2_gen2_0_cpu:cpu\|Niosballe_nios2_gen2_0_cpu_dc_data_module:Niosballe_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_4kl1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540718126967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Niosballe_nios2_gen2_0_cpu_dc_victim_module Niosballe:inst11\|Niosballe_nios2_gen2_0:nios2_gen2_0\|Niosballe_nios2_gen2_0_cpu:cpu\|Niosballe_nios2_gen2_0_cpu_dc_victim_module:Niosballe_nios2_gen2_0_cpu_dc_victim " "Elaborating entity \"Niosballe_nios2_gen2_0_cpu_dc_victim_module\" for hierarchy \"Niosballe:inst11\|Niosballe_nios2_gen2_0:nios2_gen2_0\|Niosballe_nios2_gen2_0_cpu:cpu\|Niosballe_nios2_gen2_0_cpu_dc_victim_module:Niosballe_nios2_gen2_0_cpu_dc_victim\"" {  } { { "Nios_balle/synthesis/submodules/Niosballe_nios2_gen2_0_cpu.v" "Niosballe_nios2_gen2_0_cpu_dc_victim" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/Nios_balle/synthesis/submodules/Niosballe_nios2_gen2_0_cpu.v" 9398 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540718127062 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Niosballe:inst11\|Niosballe_nios2_gen2_0:nios2_gen2_0\|Niosballe_nios2_gen2_0_cpu:cpu\|Niosballe_nios2_gen2_0_cpu_dc_victim_module:Niosballe_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Niosballe:inst11\|Niosballe_nios2_gen2_0:nios2_gen2_0\|Niosballe_nios2_gen2_0_cpu:cpu\|Niosballe_nios2_gen2_0_cpu_dc_victim_module:Niosballe_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram\"" {  } { { "Nios_balle/synthesis/submodules/Niosballe_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/Nios_balle/synthesis/submodules/Niosballe_nios2_gen2_0_cpu.v" 534 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540718127133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_baj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_baj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_baj1 " "Found entity 1: altsyncram_baj1" {  } { { "db/altsyncram_baj1.tdf" "" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/db/altsyncram_baj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540718127278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540718127278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_baj1 Niosballe:inst11\|Niosballe_nios2_gen2_0:nios2_gen2_0\|Niosballe_nios2_gen2_0_cpu:cpu\|Niosballe_nios2_gen2_0_cpu_dc_victim_module:Niosballe_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_baj1:auto_generated " "Elaborating entity \"altsyncram_baj1\" for hierarchy \"Niosballe:inst11\|Niosballe_nios2_gen2_0:nios2_gen2_0\|Niosballe_nios2_gen2_0_cpu:cpu\|Niosballe_nios2_gen2_0_cpu_dc_victim_module:Niosballe_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_baj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540718127283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Niosballe_nios2_gen2_0_cpu_nios2_oci Niosballe:inst11\|Niosballe_nios2_gen2_0:nios2_gen2_0\|Niosballe_nios2_gen2_0_cpu:cpu\|Niosballe_nios2_gen2_0_cpu_nios2_oci:the_Niosballe_nios2_gen2_0_cpu_nios2_oci " "Elaborating entity \"Niosballe_nios2_gen2_0_cpu_nios2_oci\" for hierarchy \"Niosballe:inst11\|Niosballe_nios2_gen2_0:nios2_gen2_0\|Niosballe_nios2_gen2_0_cpu:cpu\|Niosballe_nios2_gen2_0_cpu_nios2_oci:the_Niosballe_nios2_gen2_0_cpu_nios2_oci\"" {  } { { "Nios_balle/synthesis/submodules/Niosballe_nios2_gen2_0_cpu.v" "the_Niosballe_nios2_gen2_0_cpu_nios2_oci" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/Nios_balle/synthesis/submodules/Niosballe_nios2_gen2_0_cpu.v" 10151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540718127394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Niosballe_nios2_gen2_0_cpu_nios2_oci_debug Niosballe:inst11\|Niosballe_nios2_gen2_0:nios2_gen2_0\|Niosballe_nios2_gen2_0_cpu:cpu\|Niosballe_nios2_gen2_0_cpu_nios2_oci:the_Niosballe_nios2_gen2_0_cpu_nios2_oci\|Niosballe_nios2_gen2_0_cpu_nios2_oci_debug:the_Niosballe_nios2_gen2_0_cpu_nios2_oci_debug " "Elaborating entity \"Niosballe_nios2_gen2_0_cpu_nios2_oci_debug\" for hierarchy \"Niosballe:inst11\|Niosballe_nios2_gen2_0:nios2_gen2_0\|Niosballe_nios2_gen2_0_cpu:cpu\|Niosballe_nios2_gen2_0_cpu_nios2_oci:the_Niosballe_nios2_gen2_0_cpu_nios2_oci\|Niosballe_nios2_gen2_0_cpu_nios2_oci_debug:the_Niosballe_nios2_gen2_0_cpu_nios2_oci_debug\"" {  } { { "Nios_balle/synthesis/submodules/Niosballe_nios2_gen2_0_cpu.v" "the_Niosballe_nios2_gen2_0_cpu_nios2_oci_debug" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/Nios_balle/synthesis/submodules/Niosballe_nios2_gen2_0_cpu.v" 3098 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540718127539 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer Niosballe:inst11\|Niosballe_nios2_gen2_0:nios2_gen2_0\|Niosballe_nios2_gen2_0_cpu:cpu\|Niosballe_nios2_gen2_0_cpu_nios2_oci:the_Niosballe_nios2_gen2_0_cpu_nios2_oci\|Niosballe_nios2_gen2_0_cpu_nios2_oci_debug:the_Niosballe_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"Niosballe:inst11\|Niosballe_nios2_gen2_0:nios2_gen2_0\|Niosballe_nios2_gen2_0_cpu:cpu\|Niosballe_nios2_gen2_0_cpu_nios2_oci:the_Niosballe_nios2_gen2_0_cpu_nios2_oci\|Niosballe_nios2_gen2_0_cpu_nios2_oci_debug:the_Niosballe_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "Nios_balle/synthesis/submodules/Niosballe_nios2_gen2_0_cpu.v" "the_altera_std_synchronizer" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/Nios_balle/synthesis/submodules/Niosballe_nios2_gen2_0_cpu.v" 632 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540718127600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Niosballe_nios2_gen2_0_cpu_nios2_oci_break Niosballe:inst11\|Niosballe_nios2_gen2_0:nios2_gen2_0\|Niosballe_nios2_gen2_0_cpu:cpu\|Niosballe_nios2_gen2_0_cpu_nios2_oci:the_Niosballe_nios2_gen2_0_cpu_nios2_oci\|Niosballe_nios2_gen2_0_cpu_nios2_oci_break:the_Niosballe_nios2_gen2_0_cpu_nios2_oci_break " "Elaborating entity \"Niosballe_nios2_gen2_0_cpu_nios2_oci_break\" for hierarchy \"Niosballe:inst11\|Niosballe_nios2_gen2_0:nios2_gen2_0\|Niosballe_nios2_gen2_0_cpu:cpu\|Niosballe_nios2_gen2_0_cpu_nios2_oci:the_Niosballe_nios2_gen2_0_cpu_nios2_oci\|Niosballe_nios2_gen2_0_cpu_nios2_oci_break:the_Niosballe_nios2_gen2_0_cpu_nios2_oci_break\"" {  } { { "Nios_balle/synthesis/submodules/Niosballe_nios2_gen2_0_cpu.v" "the_Niosballe_nios2_gen2_0_cpu_nios2_oci_break" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/Nios_balle/synthesis/submodules/Niosballe_nios2_gen2_0_cpu.v" 3128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540718127673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Niosballe_nios2_gen2_0_cpu_nios2_oci_xbrk Niosballe:inst11\|Niosballe_nios2_gen2_0:nios2_gen2_0\|Niosballe_nios2_gen2_0_cpu:cpu\|Niosballe_nios2_gen2_0_cpu_nios2_oci:the_Niosballe_nios2_gen2_0_cpu_nios2_oci\|Niosballe_nios2_gen2_0_cpu_nios2_oci_xbrk:the_Niosballe_nios2_gen2_0_cpu_nios2_oci_xbrk " "Elaborating entity \"Niosballe_nios2_gen2_0_cpu_nios2_oci_xbrk\" for hierarchy \"Niosballe:inst11\|Niosballe_nios2_gen2_0:nios2_gen2_0\|Niosballe_nios2_gen2_0_cpu:cpu\|Niosballe_nios2_gen2_0_cpu_nios2_oci:the_Niosballe_nios2_gen2_0_cpu_nios2_oci\|Niosballe_nios2_gen2_0_cpu_nios2_oci_xbrk:the_Niosballe_nios2_gen2_0_cpu_nios2_oci_xbrk\"" {  } { { "Nios_balle/synthesis/submodules/Niosballe_nios2_gen2_0_cpu.v" "the_Niosballe_nios2_gen2_0_cpu_nios2_oci_xbrk" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/Nios_balle/synthesis/submodules/Niosballe_nios2_gen2_0_cpu.v" 3151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540718127779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Niosballe_nios2_gen2_0_cpu_nios2_oci_dbrk Niosballe:inst11\|Niosballe_nios2_gen2_0:nios2_gen2_0\|Niosballe_nios2_gen2_0_cpu:cpu\|Niosballe_nios2_gen2_0_cpu_nios2_oci:the_Niosballe_nios2_gen2_0_cpu_nios2_oci\|Niosballe_nios2_gen2_0_cpu_nios2_oci_dbrk:the_Niosballe_nios2_gen2_0_cpu_nios2_oci_dbrk " "Elaborating entity \"Niosballe_nios2_gen2_0_cpu_nios2_oci_dbrk\" for hierarchy \"Niosballe:inst11\|Niosballe_nios2_gen2_0:nios2_gen2_0\|Niosballe_nios2_gen2_0_cpu:cpu\|Niosballe_nios2_gen2_0_cpu_nios2_oci:the_Niosballe_nios2_gen2_0_cpu_nios2_oci\|Niosballe_nios2_gen2_0_cpu_nios2_oci_dbrk:the_Niosballe_nios2_gen2_0_cpu_nios2_oci_dbrk\"" {  } { { "Nios_balle/synthesis/submodules/Niosballe_nios2_gen2_0_cpu.v" "the_Niosballe_nios2_gen2_0_cpu_nios2_oci_dbrk" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/Nios_balle/synthesis/submodules/Niosballe_nios2_gen2_0_cpu.v" 3178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540718127850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Niosballe_nios2_gen2_0_cpu_nios2_oci_itrace Niosballe:inst11\|Niosballe_nios2_gen2_0:nios2_gen2_0\|Niosballe_nios2_gen2_0_cpu:cpu\|Niosballe_nios2_gen2_0_cpu_nios2_oci:the_Niosballe_nios2_gen2_0_cpu_nios2_oci\|Niosballe_nios2_gen2_0_cpu_nios2_oci_itrace:the_Niosballe_nios2_gen2_0_cpu_nios2_oci_itrace " "Elaborating entity \"Niosballe_nios2_gen2_0_cpu_nios2_oci_itrace\" for hierarchy \"Niosballe:inst11\|Niosballe_nios2_gen2_0:nios2_gen2_0\|Niosballe_nios2_gen2_0_cpu:cpu\|Niosballe_nios2_gen2_0_cpu_nios2_oci:the_Niosballe_nios2_gen2_0_cpu_nios2_oci\|Niosballe_nios2_gen2_0_cpu_nios2_oci_itrace:the_Niosballe_nios2_gen2_0_cpu_nios2_oci_itrace\"" {  } { { "Nios_balle/synthesis/submodules/Niosballe_nios2_gen2_0_cpu.v" "the_Niosballe_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/Nios_balle/synthesis/submodules/Niosballe_nios2_gen2_0_cpu.v" 3216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540718127927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Niosballe_nios2_gen2_0_cpu_nios2_oci_dtrace Niosballe:inst11\|Niosballe_nios2_gen2_0:nios2_gen2_0\|Niosballe_nios2_gen2_0_cpu:cpu\|Niosballe_nios2_gen2_0_cpu_nios2_oci:the_Niosballe_nios2_gen2_0_cpu_nios2_oci\|Niosballe_nios2_gen2_0_cpu_nios2_oci_dtrace:the_Niosballe_nios2_gen2_0_cpu_nios2_oci_dtrace " "Elaborating entity \"Niosballe_nios2_gen2_0_cpu_nios2_oci_dtrace\" for hierarchy \"Niosballe:inst11\|Niosballe_nios2_gen2_0:nios2_gen2_0\|Niosballe_nios2_gen2_0_cpu:cpu\|Niosballe_nios2_gen2_0_cpu_nios2_oci:the_Niosballe_nios2_gen2_0_cpu_nios2_oci\|Niosballe_nios2_gen2_0_cpu_nios2_oci_dtrace:the_Niosballe_nios2_gen2_0_cpu_nios2_oci_dtrace\"" {  } { { "Nios_balle/synthesis/submodules/Niosballe_nios2_gen2_0_cpu.v" "the_Niosballe_nios2_gen2_0_cpu_nios2_oci_dtrace" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/Nios_balle/synthesis/submodules/Niosballe_nios2_gen2_0_cpu.v" 3231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540718127992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Niosballe_nios2_gen2_0_cpu_nios2_oci_td_mode Niosballe:inst11\|Niosballe_nios2_gen2_0:nios2_gen2_0\|Niosballe_nios2_gen2_0_cpu:cpu\|Niosballe_nios2_gen2_0_cpu_nios2_oci:the_Niosballe_nios2_gen2_0_cpu_nios2_oci\|Niosballe_nios2_gen2_0_cpu_nios2_oci_dtrace:the_Niosballe_nios2_gen2_0_cpu_nios2_oci_dtrace\|Niosballe_nios2_gen2_0_cpu_nios2_oci_td_mode:Niosballe_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"Niosballe_nios2_gen2_0_cpu_nios2_oci_td_mode\" for hierarchy \"Niosballe:inst11\|Niosballe_nios2_gen2_0:nios2_gen2_0\|Niosballe_nios2_gen2_0_cpu:cpu\|Niosballe_nios2_gen2_0_cpu_nios2_oci:the_Niosballe_nios2_gen2_0_cpu_nios2_oci\|Niosballe_nios2_gen2_0_cpu_nios2_oci_dtrace:the_Niosballe_nios2_gen2_0_cpu_nios2_oci_dtrace\|Niosballe_nios2_gen2_0_cpu_nios2_oci_td_mode:Niosballe_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "Nios_balle/synthesis/submodules/Niosballe_nios2_gen2_0_cpu.v" "Niosballe_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/Nios_balle/synthesis/submodules/Niosballe_nios2_gen2_0_cpu.v" 1752 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540718128106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Niosballe_nios2_gen2_0_cpu_nios2_oci_fifo Niosballe:inst11\|Niosballe_nios2_gen2_0:nios2_gen2_0\|Niosballe_nios2_gen2_0_cpu:cpu\|Niosballe_nios2_gen2_0_cpu_nios2_oci:the_Niosballe_nios2_gen2_0_cpu_nios2_oci\|Niosballe_nios2_gen2_0_cpu_nios2_oci_fifo:the_Niosballe_nios2_gen2_0_cpu_nios2_oci_fifo " "Elaborating entity \"Niosballe_nios2_gen2_0_cpu_nios2_oci_fifo\" for hierarchy \"Niosballe:inst11\|Niosballe_nios2_gen2_0:nios2_gen2_0\|Niosballe_nios2_gen2_0_cpu:cpu\|Niosballe_nios2_gen2_0_cpu_nios2_oci:the_Niosballe_nios2_gen2_0_cpu_nios2_oci\|Niosballe_nios2_gen2_0_cpu_nios2_oci_fifo:the_Niosballe_nios2_gen2_0_cpu_nios2_oci_fifo\"" {  } { { "Nios_balle/synthesis/submodules/Niosballe_nios2_gen2_0_cpu.v" "the_Niosballe_nios2_gen2_0_cpu_nios2_oci_fifo" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/Nios_balle/synthesis/submodules/Niosballe_nios2_gen2_0_cpu.v" 3246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540718128179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Niosballe_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt Niosballe:inst11\|Niosballe_nios2_gen2_0:nios2_gen2_0\|Niosballe_nios2_gen2_0_cpu:cpu\|Niosballe_nios2_gen2_0_cpu_nios2_oci:the_Niosballe_nios2_gen2_0_cpu_nios2_oci\|Niosballe_nios2_gen2_0_cpu_nios2_oci_fifo:the_Niosballe_nios2_gen2_0_cpu_nios2_oci_fifo\|Niosballe_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_Niosballe_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"Niosballe_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"Niosballe:inst11\|Niosballe_nios2_gen2_0:nios2_gen2_0\|Niosballe_nios2_gen2_0_cpu:cpu\|Niosballe_nios2_gen2_0_cpu_nios2_oci:the_Niosballe_nios2_gen2_0_cpu_nios2_oci\|Niosballe_nios2_gen2_0_cpu_nios2_oci_fifo:the_Niosballe_nios2_gen2_0_cpu_nios2_oci_fifo\|Niosballe_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_Niosballe_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "Nios_balle/synthesis/submodules/Niosballe_nios2_gen2_0_cpu.v" "the_Niosballe_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/Nios_balle/synthesis/submodules/Niosballe_nios2_gen2_0_cpu.v" 2065 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540718128290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Niosballe_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc Niosballe:inst11\|Niosballe_nios2_gen2_0:nios2_gen2_0\|Niosballe_nios2_gen2_0_cpu:cpu\|Niosballe_nios2_gen2_0_cpu_nios2_oci:the_Niosballe_nios2_gen2_0_cpu_nios2_oci\|Niosballe_nios2_gen2_0_cpu_nios2_oci_fifo:the_Niosballe_nios2_gen2_0_cpu_nios2_oci_fifo\|Niosballe_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_Niosballe_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"Niosballe_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"Niosballe:inst11\|Niosballe_nios2_gen2_0:nios2_gen2_0\|Niosballe_nios2_gen2_0_cpu:cpu\|Niosballe_nios2_gen2_0_cpu_nios2_oci:the_Niosballe_nios2_gen2_0_cpu_nios2_oci\|Niosballe_nios2_gen2_0_cpu_nios2_oci_fifo:the_Niosballe_nios2_gen2_0_cpu_nios2_oci_fifo\|Niosballe_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_Niosballe_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "Nios_balle/synthesis/submodules/Niosballe_nios2_gen2_0_cpu.v" "the_Niosballe_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/Nios_balle/synthesis/submodules/Niosballe_nios2_gen2_0_cpu.v" 2074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540718128353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Niosballe_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc Niosballe:inst11\|Niosballe_nios2_gen2_0:nios2_gen2_0\|Niosballe_nios2_gen2_0_cpu:cpu\|Niosballe_nios2_gen2_0_cpu_nios2_oci:the_Niosballe_nios2_gen2_0_cpu_nios2_oci\|Niosballe_nios2_gen2_0_cpu_nios2_oci_fifo:the_Niosballe_nios2_gen2_0_cpu_nios2_oci_fifo\|Niosballe_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_Niosballe_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"Niosballe_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"Niosballe:inst11\|Niosballe_nios2_gen2_0:nios2_gen2_0\|Niosballe_nios2_gen2_0_cpu:cpu\|Niosballe_nios2_gen2_0_cpu_nios2_oci:the_Niosballe_nios2_gen2_0_cpu_nios2_oci\|Niosballe_nios2_gen2_0_cpu_nios2_oci_fifo:the_Niosballe_nios2_gen2_0_cpu_nios2_oci_fifo\|Niosballe_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_Niosballe_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "Nios_balle/synthesis/submodules/Niosballe_nios2_gen2_0_cpu.v" "the_Niosballe_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/Nios_balle/synthesis/submodules/Niosballe_nios2_gen2_0_cpu.v" 2083 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540718128420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Niosballe_nios2_gen2_0_cpu_nios2_oci_pib Niosballe:inst11\|Niosballe_nios2_gen2_0:nios2_gen2_0\|Niosballe_nios2_gen2_0_cpu:cpu\|Niosballe_nios2_gen2_0_cpu_nios2_oci:the_Niosballe_nios2_gen2_0_cpu_nios2_oci\|Niosballe_nios2_gen2_0_cpu_nios2_oci_pib:the_Niosballe_nios2_gen2_0_cpu_nios2_oci_pib " "Elaborating entity \"Niosballe_nios2_gen2_0_cpu_nios2_oci_pib\" for hierarchy \"Niosballe:inst11\|Niosballe_nios2_gen2_0:nios2_gen2_0\|Niosballe_nios2_gen2_0_cpu:cpu\|Niosballe_nios2_gen2_0_cpu_nios2_oci:the_Niosballe_nios2_gen2_0_cpu_nios2_oci\|Niosballe_nios2_gen2_0_cpu_nios2_oci_pib:the_Niosballe_nios2_gen2_0_cpu_nios2_oci_pib\"" {  } { { "Nios_balle/synthesis/submodules/Niosballe_nios2_gen2_0_cpu.v" "the_Niosballe_nios2_gen2_0_cpu_nios2_oci_pib" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/Nios_balle/synthesis/submodules/Niosballe_nios2_gen2_0_cpu.v" 3251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540718128496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Niosballe_nios2_gen2_0_cpu_nios2_oci_im Niosballe:inst11\|Niosballe_nios2_gen2_0:nios2_gen2_0\|Niosballe_nios2_gen2_0_cpu:cpu\|Niosballe_nios2_gen2_0_cpu_nios2_oci:the_Niosballe_nios2_gen2_0_cpu_nios2_oci\|Niosballe_nios2_gen2_0_cpu_nios2_oci_im:the_Niosballe_nios2_gen2_0_cpu_nios2_oci_im " "Elaborating entity \"Niosballe_nios2_gen2_0_cpu_nios2_oci_im\" for hierarchy \"Niosballe:inst11\|Niosballe_nios2_gen2_0:nios2_gen2_0\|Niosballe_nios2_gen2_0_cpu:cpu\|Niosballe_nios2_gen2_0_cpu_nios2_oci:the_Niosballe_nios2_gen2_0_cpu_nios2_oci\|Niosballe_nios2_gen2_0_cpu_nios2_oci_im:the_Niosballe_nios2_gen2_0_cpu_nios2_oci_im\"" {  } { { "Nios_balle/synthesis/submodules/Niosballe_nios2_gen2_0_cpu.v" "the_Niosballe_nios2_gen2_0_cpu_nios2_oci_im" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/Nios_balle/synthesis/submodules/Niosballe_nios2_gen2_0_cpu.v" 3265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540718128567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Niosballe_nios2_gen2_0_cpu_nios2_avalon_reg Niosballe:inst11\|Niosballe_nios2_gen2_0:nios2_gen2_0\|Niosballe_nios2_gen2_0_cpu:cpu\|Niosballe_nios2_gen2_0_cpu_nios2_oci:the_Niosballe_nios2_gen2_0_cpu_nios2_oci\|Niosballe_nios2_gen2_0_cpu_nios2_avalon_reg:the_Niosballe_nios2_gen2_0_cpu_nios2_avalon_reg " "Elaborating entity \"Niosballe_nios2_gen2_0_cpu_nios2_avalon_reg\" for hierarchy \"Niosballe:inst11\|Niosballe_nios2_gen2_0:nios2_gen2_0\|Niosballe_nios2_gen2_0_cpu:cpu\|Niosballe_nios2_gen2_0_cpu_nios2_oci:the_Niosballe_nios2_gen2_0_cpu_nios2_oci\|Niosballe_nios2_gen2_0_cpu_nios2_avalon_reg:the_Niosballe_nios2_gen2_0_cpu_nios2_avalon_reg\"" {  } { { "Nios_balle/synthesis/submodules/Niosballe_nios2_gen2_0_cpu.v" "the_Niosballe_nios2_gen2_0_cpu_nios2_avalon_reg" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/Nios_balle/synthesis/submodules/Niosballe_nios2_gen2_0_cpu.v" 3284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540718128648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Niosballe_nios2_gen2_0_cpu_nios2_ocimem Niosballe:inst11\|Niosballe_nios2_gen2_0:nios2_gen2_0\|Niosballe_nios2_gen2_0_cpu:cpu\|Niosballe_nios2_gen2_0_cpu_nios2_oci:the_Niosballe_nios2_gen2_0_cpu_nios2_oci\|Niosballe_nios2_gen2_0_cpu_nios2_ocimem:the_Niosballe_nios2_gen2_0_cpu_nios2_ocimem " "Elaborating entity \"Niosballe_nios2_gen2_0_cpu_nios2_ocimem\" for hierarchy \"Niosballe:inst11\|Niosballe_nios2_gen2_0:nios2_gen2_0\|Niosballe_nios2_gen2_0_cpu:cpu\|Niosballe_nios2_gen2_0_cpu_nios2_oci:the_Niosballe_nios2_gen2_0_cpu_nios2_oci\|Niosballe_nios2_gen2_0_cpu_nios2_ocimem:the_Niosballe_nios2_gen2_0_cpu_nios2_ocimem\"" {  } { { "Nios_balle/synthesis/submodules/Niosballe_nios2_gen2_0_cpu.v" "the_Niosballe_nios2_gen2_0_cpu_nios2_ocimem" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/Nios_balle/synthesis/submodules/Niosballe_nios2_gen2_0_cpu.v" 3304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540718128731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Niosballe_nios2_gen2_0_cpu_ociram_sp_ram_module Niosballe:inst11\|Niosballe_nios2_gen2_0:nios2_gen2_0\|Niosballe_nios2_gen2_0_cpu:cpu\|Niosballe_nios2_gen2_0_cpu_nios2_oci:the_Niosballe_nios2_gen2_0_cpu_nios2_oci\|Niosballe_nios2_gen2_0_cpu_nios2_ocimem:the_Niosballe_nios2_gen2_0_cpu_nios2_ocimem\|Niosballe_nios2_gen2_0_cpu_ociram_sp_ram_module:Niosballe_nios2_gen2_0_cpu_ociram_sp_ram " "Elaborating entity \"Niosballe_nios2_gen2_0_cpu_ociram_sp_ram_module\" for hierarchy \"Niosballe:inst11\|Niosballe_nios2_gen2_0:nios2_gen2_0\|Niosballe_nios2_gen2_0_cpu:cpu\|Niosballe_nios2_gen2_0_cpu_nios2_oci:the_Niosballe_nios2_gen2_0_cpu_nios2_oci\|Niosballe_nios2_gen2_0_cpu_nios2_ocimem:the_Niosballe_nios2_gen2_0_cpu_nios2_ocimem\|Niosballe_nios2_gen2_0_cpu_ociram_sp_ram_module:Niosballe_nios2_gen2_0_cpu_ociram_sp_ram\"" {  } { { "Nios_balle/synthesis/submodules/Niosballe_nios2_gen2_0_cpu.v" "Niosballe_nios2_gen2_0_cpu_ociram_sp_ram" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/Nios_balle/synthesis/submodules/Niosballe_nios2_gen2_0_cpu.v" 2851 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540718128935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Niosballe:inst11\|Niosballe_nios2_gen2_0:nios2_gen2_0\|Niosballe_nios2_gen2_0_cpu:cpu\|Niosballe_nios2_gen2_0_cpu_nios2_oci:the_Niosballe_nios2_gen2_0_cpu_nios2_oci\|Niosballe_nios2_gen2_0_cpu_nios2_ocimem:the_Niosballe_nios2_gen2_0_cpu_nios2_ocimem\|Niosballe_nios2_gen2_0_cpu_ociram_sp_ram_module:Niosballe_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Niosballe:inst11\|Niosballe_nios2_gen2_0:nios2_gen2_0\|Niosballe_nios2_gen2_0_cpu:cpu\|Niosballe_nios2_gen2_0_cpu_nios2_oci:the_Niosballe_nios2_gen2_0_cpu_nios2_oci\|Niosballe_nios2_gen2_0_cpu_nios2_ocimem:the_Niosballe_nios2_gen2_0_cpu_nios2_ocimem\|Niosballe_nios2_gen2_0_cpu_ociram_sp_ram_module:Niosballe_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "Nios_balle/synthesis/submodules/Niosballe_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/Nios_balle/synthesis/submodules/Niosballe_nios2_gen2_0_cpu.v" 2675 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540718128975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qid1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qid1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qid1 " "Found entity 1: altsyncram_qid1" {  } { { "db/altsyncram_qid1.tdf" "" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/db/altsyncram_qid1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540718129099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540718129099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qid1 Niosballe:inst11\|Niosballe_nios2_gen2_0:nios2_gen2_0\|Niosballe_nios2_gen2_0_cpu:cpu\|Niosballe_nios2_gen2_0_cpu_nios2_oci:the_Niosballe_nios2_gen2_0_cpu_nios2_oci\|Niosballe_nios2_gen2_0_cpu_nios2_ocimem:the_Niosballe_nios2_gen2_0_cpu_nios2_ocimem\|Niosballe_nios2_gen2_0_cpu_ociram_sp_ram_module:Niosballe_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated " "Elaborating entity \"altsyncram_qid1\" for hierarchy \"Niosballe:inst11\|Niosballe_nios2_gen2_0:nios2_gen2_0\|Niosballe_nios2_gen2_0_cpu:cpu\|Niosballe_nios2_gen2_0_cpu_nios2_oci:the_Niosballe_nios2_gen2_0_cpu_nios2_oci\|Niosballe_nios2_gen2_0_cpu_nios2_ocimem:the_Niosballe_nios2_gen2_0_cpu_nios2_ocimem\|Niosballe_nios2_gen2_0_cpu_ociram_sp_ram_module:Niosballe_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540718129104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Niosballe_nios2_gen2_0_cpu_debug_slave_wrapper Niosballe:inst11\|Niosballe_nios2_gen2_0:nios2_gen2_0\|Niosballe_nios2_gen2_0_cpu:cpu\|Niosballe_nios2_gen2_0_cpu_nios2_oci:the_Niosballe_nios2_gen2_0_cpu_nios2_oci\|Niosballe_nios2_gen2_0_cpu_debug_slave_wrapper:the_Niosballe_nios2_gen2_0_cpu_debug_slave_wrapper " "Elaborating entity \"Niosballe_nios2_gen2_0_cpu_debug_slave_wrapper\" for hierarchy \"Niosballe:inst11\|Niosballe_nios2_gen2_0:nios2_gen2_0\|Niosballe_nios2_gen2_0_cpu:cpu\|Niosballe_nios2_gen2_0_cpu_nios2_oci:the_Niosballe_nios2_gen2_0_cpu_nios2_oci\|Niosballe_nios2_gen2_0_cpu_debug_slave_wrapper:the_Niosballe_nios2_gen2_0_cpu_debug_slave_wrapper\"" {  } { { "Nios_balle/synthesis/submodules/Niosballe_nios2_gen2_0_cpu.v" "the_Niosballe_nios2_gen2_0_cpu_debug_slave_wrapper" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/Nios_balle/synthesis/submodules/Niosballe_nios2_gen2_0_cpu.v" 3406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540718129152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Niosballe_nios2_gen2_0_cpu_debug_slave_tck Niosballe:inst11\|Niosballe_nios2_gen2_0:nios2_gen2_0\|Niosballe_nios2_gen2_0_cpu:cpu\|Niosballe_nios2_gen2_0_cpu_nios2_oci:the_Niosballe_nios2_gen2_0_cpu_nios2_oci\|Niosballe_nios2_gen2_0_cpu_debug_slave_wrapper:the_Niosballe_nios2_gen2_0_cpu_debug_slave_wrapper\|Niosballe_nios2_gen2_0_cpu_debug_slave_tck:the_Niosballe_nios2_gen2_0_cpu_debug_slave_tck " "Elaborating entity \"Niosballe_nios2_gen2_0_cpu_debug_slave_tck\" for hierarchy \"Niosballe:inst11\|Niosballe_nios2_gen2_0:nios2_gen2_0\|Niosballe_nios2_gen2_0_cpu:cpu\|Niosballe_nios2_gen2_0_cpu_nios2_oci:the_Niosballe_nios2_gen2_0_cpu_nios2_oci\|Niosballe_nios2_gen2_0_cpu_debug_slave_wrapper:the_Niosballe_nios2_gen2_0_cpu_debug_slave_wrapper\|Niosballe_nios2_gen2_0_cpu_debug_slave_tck:the_Niosballe_nios2_gen2_0_cpu_debug_slave_tck\"" {  } { { "Nios_balle/synthesis/submodules/Niosballe_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_Niosballe_nios2_gen2_0_cpu_debug_slave_tck" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/Nios_balle/synthesis/submodules/Niosballe_nios2_gen2_0_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540718129178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Niosballe_nios2_gen2_0_cpu_debug_slave_sysclk Niosballe:inst11\|Niosballe_nios2_gen2_0:nios2_gen2_0\|Niosballe_nios2_gen2_0_cpu:cpu\|Niosballe_nios2_gen2_0_cpu_nios2_oci:the_Niosballe_nios2_gen2_0_cpu_nios2_oci\|Niosballe_nios2_gen2_0_cpu_debug_slave_wrapper:the_Niosballe_nios2_gen2_0_cpu_debug_slave_wrapper\|Niosballe_nios2_gen2_0_cpu_debug_slave_sysclk:the_Niosballe_nios2_gen2_0_cpu_debug_slave_sysclk " "Elaborating entity \"Niosballe_nios2_gen2_0_cpu_debug_slave_sysclk\" for hierarchy \"Niosballe:inst11\|Niosballe_nios2_gen2_0:nios2_gen2_0\|Niosballe_nios2_gen2_0_cpu:cpu\|Niosballe_nios2_gen2_0_cpu_nios2_oci:the_Niosballe_nios2_gen2_0_cpu_nios2_oci\|Niosballe_nios2_gen2_0_cpu_debug_slave_wrapper:the_Niosballe_nios2_gen2_0_cpu_debug_slave_wrapper\|Niosballe_nios2_gen2_0_cpu_debug_slave_sysclk:the_Niosballe_nios2_gen2_0_cpu_debug_slave_sysclk\"" {  } { { "Nios_balle/synthesis/submodules/Niosballe_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_Niosballe_nios2_gen2_0_cpu_debug_slave_sysclk" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/Nios_balle/synthesis/submodules/Niosballe_nios2_gen2_0_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540718129257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic Niosballe:inst11\|Niosballe_nios2_gen2_0:nios2_gen2_0\|Niosballe_nios2_gen2_0_cpu:cpu\|Niosballe_nios2_gen2_0_cpu_nios2_oci:the_Niosballe_nios2_gen2_0_cpu_nios2_oci\|Niosballe_nios2_gen2_0_cpu_debug_slave_wrapper:the_Niosballe_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Niosballe_nios2_gen2_0_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"Niosballe:inst11\|Niosballe_nios2_gen2_0:nios2_gen2_0\|Niosballe_nios2_gen2_0_cpu:cpu\|Niosballe_nios2_gen2_0_cpu_nios2_oci:the_Niosballe_nios2_gen2_0_cpu_nios2_oci\|Niosballe_nios2_gen2_0_cpu_debug_slave_wrapper:the_Niosballe_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Niosballe_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "Nios_balle/synthesis/submodules/Niosballe_nios2_gen2_0_cpu_debug_slave_wrapper.v" "Niosballe_nios2_gen2_0_cpu_debug_slave_phy" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/Nios_balle/synthesis/submodules/Niosballe_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540718129439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl Niosballe:inst11\|Niosballe_nios2_gen2_0:nios2_gen2_0\|Niosballe_nios2_gen2_0_cpu:cpu\|Niosballe_nios2_gen2_0_cpu_nios2_oci:the_Niosballe_nios2_gen2_0_cpu_nios2_oci\|Niosballe_nios2_gen2_0_cpu_debug_slave_wrapper:the_Niosballe_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Niosballe_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"Niosballe:inst11\|Niosballe_nios2_gen2_0:nios2_gen2_0\|Niosballe_nios2_gen2_0_cpu:cpu\|Niosballe_nios2_gen2_0_cpu_nios2_oci:the_Niosballe_nios2_gen2_0_cpu_nios2_oci\|Niosballe_nios2_gen2_0_cpu_debug_slave_wrapper:the_Niosballe_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Niosballe_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540718129488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter Niosballe:inst11\|Niosballe_nios2_gen2_0:nios2_gen2_0\|Niosballe_nios2_gen2_0_cpu:cpu\|Niosballe_nios2_gen2_0_cpu_nios2_oci:the_Niosballe_nios2_gen2_0_cpu_nios2_oci\|Niosballe_nios2_gen2_0_cpu_debug_slave_wrapper:the_Niosballe_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Niosballe_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"Niosballe:inst11\|Niosballe_nios2_gen2_0:nios2_gen2_0\|Niosballe_nios2_gen2_0_cpu:cpu\|Niosballe_nios2_gen2_0_cpu_nios2_oci:the_Niosballe_nios2_gen2_0_cpu_nios2_oci\|Niosballe_nios2_gen2_0_cpu_debug_slave_wrapper:the_Niosballe_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Niosballe_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540718129518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl Niosballe:inst11\|Niosballe_nios2_gen2_0:nios2_gen2_0\|Niosballe_nios2_gen2_0_cpu:cpu\|Niosballe_nios2_gen2_0_cpu_nios2_oci:the_Niosballe_nios2_gen2_0_cpu_nios2_oci\|Niosballe_nios2_gen2_0_cpu_debug_slave_wrapper:the_Niosballe_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Niosballe_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"Niosballe:inst11\|Niosballe_nios2_gen2_0:nios2_gen2_0\|Niosballe_nios2_gen2_0_cpu:cpu\|Niosballe_nios2_gen2_0_cpu_nios2_oci:the_Niosballe_nios2_gen2_0_cpu_nios2_oci\|Niosballe_nios2_gen2_0_cpu_debug_slave_wrapper:the_Niosballe_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Niosballe_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540718129545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Niosballe_pos_raquette Niosballe:inst11\|Niosballe_pos_raquette:pos_raquette " "Elaborating entity \"Niosballe_pos_raquette\" for hierarchy \"Niosballe:inst11\|Niosballe_pos_raquette:pos_raquette\"" {  } { { "Nios_balle/synthesis/Niosballe.vhd" "pos_raquette" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/Nios_balle/synthesis/Niosballe.vhd" 533 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540718129581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Niosballe_x_position Niosballe:inst11\|Niosballe_x_position:x_position " "Elaborating entity \"Niosballe_x_position\" for hierarchy \"Niosballe:inst11\|Niosballe_x_position:x_position\"" {  } { { "Nios_balle/synthesis/Niosballe.vhd" "x_position" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/Nios_balle/synthesis/Niosballe.vhd" 542 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540718129607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Niosballe_mm_interconnect_0 Niosballe:inst11\|Niosballe_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"Niosballe_mm_interconnect_0\" for hierarchy \"Niosballe:inst11\|Niosballe_mm_interconnect_0:mm_interconnect_0\"" {  } { { "Nios_balle/synthesis/Niosballe.vhd" "mm_interconnect_0" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/Nios_balle/synthesis/Niosballe.vhd" 566 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540718129633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator Niosballe:inst11\|Niosballe_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"Niosballe:inst11\|Niosballe_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator\"" {  } { { "Nios_balle/synthesis/submodules/Niosballe_mm_interconnect_0.v" "nios2_gen2_0_data_master_translator" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/Nios_balle/synthesis/submodules/Niosballe_mm_interconnect_0.v" 1070 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540718130322 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator Niosballe:inst11\|Niosballe_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"Niosballe:inst11\|Niosballe_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator\"" {  } { { "Nios_balle/synthesis/submodules/Niosballe_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_translator" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/Nios_balle/synthesis/submodules/Niosballe_mm_interconnect_0.v" 1130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540718130356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Niosballe:inst11\|Niosballe_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Niosballe:inst11\|Niosballe_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "Nios_balle/synthesis/submodules/Niosballe_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/Nios_balle/synthesis/submodules/Niosballe_mm_interconnect_0.v" 1194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540718130390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Niosballe:inst11\|Niosballe_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Niosballe:inst11\|Niosballe_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator\"" {  } { { "Nios_balle/synthesis/submodules/Niosballe_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_translator" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/Nios_balle/synthesis/submodules/Niosballe_mm_interconnect_0.v" 1258 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540718130444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Niosballe:inst11\|Niosballe_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sram_de2_0_s0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Niosballe:inst11\|Niosballe_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sram_de2_0_s0_translator\"" {  } { { "Nios_balle/synthesis/submodules/Niosballe_mm_interconnect_0.v" "sram_de2_0_s0_translator" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/Nios_balle/synthesis/submodules/Niosballe_mm_interconnect_0.v" 1322 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540718130481 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Niosballe:inst11\|Niosballe_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pos_raquette_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Niosballe:inst11\|Niosballe_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pos_raquette_s1_translator\"" {  } { { "Nios_balle/synthesis/submodules/Niosballe_mm_interconnect_0.v" "pos_raquette_s1_translator" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/Nios_balle/synthesis/submodules/Niosballe_mm_interconnect_0.v" 1386 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540718130514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent Niosballe:inst11\|Niosballe_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"Niosballe:inst11\|Niosballe_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent\"" {  } { { "Nios_balle/synthesis/submodules/Niosballe_mm_interconnect_0.v" "nios2_gen2_0_data_master_agent" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/Nios_balle/synthesis/submodules/Niosballe_mm_interconnect_0.v" 1979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540718130590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent Niosballe:inst11\|Niosballe_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"Niosballe:inst11\|Niosballe_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent\"" {  } { { "Nios_balle/synthesis/submodules/Niosballe_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_agent" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/Nios_balle/synthesis/submodules/Niosballe_mm_interconnect_0.v" 2060 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540718130622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent Niosballe:inst11\|Niosballe_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"Niosballe:inst11\|Niosballe_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\"" {  } { { "Nios_balle/synthesis/submodules/Niosballe_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/Nios_balle/synthesis/submodules/Niosballe_mm_interconnect_0.v" 2144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540718130650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor Niosballe:inst11\|Niosballe_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"Niosballe:inst11\|Niosballe_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "Nios_balle/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/Nios_balle/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540718130711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo Niosballe:inst11\|Niosballe_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"Niosballe:inst11\|Niosballe_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "Nios_balle/synthesis/submodules/Niosballe_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/Nios_balle/synthesis/submodules/Niosballe_mm_interconnect_0.v" 2185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540718130776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent Niosballe:inst11\|Niosballe_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sram_de2_0_s0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"Niosballe:inst11\|Niosballe_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sram_de2_0_s0_agent\"" {  } { { "Nios_balle/synthesis/submodules/Niosballe_mm_interconnect_0.v" "sram_de2_0_s0_agent" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/Nios_balle/synthesis/submodules/Niosballe_mm_interconnect_0.v" 2394 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540718130886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor Niosballe:inst11\|Niosballe_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sram_de2_0_s0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"Niosballe:inst11\|Niosballe_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sram_de2_0_s0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "Nios_balle/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/Nios_balle/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540718130923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo Niosballe:inst11\|Niosballe_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sram_de2_0_s0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"Niosballe:inst11\|Niosballe_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sram_de2_0_s0_agent_rsp_fifo\"" {  } { { "Nios_balle/synthesis/submodules/Niosballe_mm_interconnect_0.v" "sram_de2_0_s0_agent_rsp_fifo" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/Nios_balle/synthesis/submodules/Niosballe_mm_interconnect_0.v" 2435 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540718130954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Niosballe_mm_interconnect_0_router Niosballe:inst11\|Niosballe_mm_interconnect_0:mm_interconnect_0\|Niosballe_mm_interconnect_0_router:router " "Elaborating entity \"Niosballe_mm_interconnect_0_router\" for hierarchy \"Niosballe:inst11\|Niosballe_mm_interconnect_0:mm_interconnect_0\|Niosballe_mm_interconnect_0_router:router\"" {  } { { "Nios_balle/synthesis/submodules/Niosballe_mm_interconnect_0.v" "router" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/Nios_balle/synthesis/submodules/Niosballe_mm_interconnect_0.v" 3576 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540718131133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Niosballe_mm_interconnect_0_router_default_decode Niosballe:inst11\|Niosballe_mm_interconnect_0:mm_interconnect_0\|Niosballe_mm_interconnect_0_router:router\|Niosballe_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"Niosballe_mm_interconnect_0_router_default_decode\" for hierarchy \"Niosballe:inst11\|Niosballe_mm_interconnect_0:mm_interconnect_0\|Niosballe_mm_interconnect_0_router:router\|Niosballe_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "Nios_balle/synthesis/submodules/Niosballe_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/Nios_balle/synthesis/submodules/Niosballe_mm_interconnect_0_router.sv" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540718131185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Niosballe_mm_interconnect_0_router_002 Niosballe:inst11\|Niosballe_mm_interconnect_0:mm_interconnect_0\|Niosballe_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"Niosballe_mm_interconnect_0_router_002\" for hierarchy \"Niosballe:inst11\|Niosballe_mm_interconnect_0:mm_interconnect_0\|Niosballe_mm_interconnect_0_router_002:router_002\"" {  } { { "Nios_balle/synthesis/submodules/Niosballe_mm_interconnect_0.v" "router_002" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/Nios_balle/synthesis/submodules/Niosballe_mm_interconnect_0.v" 3608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540718131217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Niosballe_mm_interconnect_0_router_002_default_decode Niosballe:inst11\|Niosballe_mm_interconnect_0:mm_interconnect_0\|Niosballe_mm_interconnect_0_router_002:router_002\|Niosballe_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"Niosballe_mm_interconnect_0_router_002_default_decode\" for hierarchy \"Niosballe:inst11\|Niosballe_mm_interconnect_0:mm_interconnect_0\|Niosballe_mm_interconnect_0_router_002:router_002\|Niosballe_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "Nios_balle/synthesis/submodules/Niosballe_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/Nios_balle/synthesis/submodules/Niosballe_mm_interconnect_0_router_002.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540718131249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Niosballe_mm_interconnect_0_router_004 Niosballe:inst11\|Niosballe_mm_interconnect_0:mm_interconnect_0\|Niosballe_mm_interconnect_0_router_004:router_004 " "Elaborating entity \"Niosballe_mm_interconnect_0_router_004\" for hierarchy \"Niosballe:inst11\|Niosballe_mm_interconnect_0:mm_interconnect_0\|Niosballe_mm_interconnect_0_router_004:router_004\"" {  } { { "Nios_balle/synthesis/submodules/Niosballe_mm_interconnect_0.v" "router_004" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/Nios_balle/synthesis/submodules/Niosballe_mm_interconnect_0.v" 3640 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540718131275 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Niosballe_mm_interconnect_0_router_004_default_decode Niosballe:inst11\|Niosballe_mm_interconnect_0:mm_interconnect_0\|Niosballe_mm_interconnect_0_router_004:router_004\|Niosballe_mm_interconnect_0_router_004_default_decode:the_default_decode " "Elaborating entity \"Niosballe_mm_interconnect_0_router_004_default_decode\" for hierarchy \"Niosballe:inst11\|Niosballe_mm_interconnect_0:mm_interconnect_0\|Niosballe_mm_interconnect_0_router_004:router_004\|Niosballe_mm_interconnect_0_router_004_default_decode:the_default_decode\"" {  } { { "Nios_balle/synthesis/submodules/Niosballe_mm_interconnect_0_router_004.sv" "the_default_decode" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/Nios_balle/synthesis/submodules/Niosballe_mm_interconnect_0_router_004.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540718131300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter Niosballe:inst11\|Niosballe_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_gen2_0_data_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"Niosballe:inst11\|Niosballe_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_gen2_0_data_master_limiter\"" {  } { { "Nios_balle/synthesis/submodules/Niosballe_mm_interconnect_0.v" "nios2_gen2_0_data_master_limiter" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/Nios_balle/synthesis/submodules/Niosballe_mm_interconnect_0.v" 3834 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540718131420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter Niosballe:inst11\|Niosballe_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sram_de2_0_s0_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"Niosballe:inst11\|Niosballe_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sram_de2_0_s0_burst_adapter\"" {  } { { "Nios_balle/synthesis/submodules/Niosballe_mm_interconnect_0.v" "sram_de2_0_s0_burst_adapter" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/Nios_balle/synthesis/submodules/Niosballe_mm_interconnect_0.v" 3934 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540718131478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only Niosballe:inst11\|Niosballe_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sram_de2_0_s0_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"Niosballe:inst11\|Niosballe_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sram_de2_0_s0_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter\"" {  } { { "Nios_balle/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.burst_adapter" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/Nios_balle/synthesis/submodules/altera_merlin_burst_adapter.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540718131531 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Niosballe_mm_interconnect_0_cmd_demux Niosballe:inst11\|Niosballe_mm_interconnect_0:mm_interconnect_0\|Niosballe_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"Niosballe_mm_interconnect_0_cmd_demux\" for hierarchy \"Niosballe:inst11\|Niosballe_mm_interconnect_0:mm_interconnect_0\|Niosballe_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "Nios_balle/synthesis/submodules/Niosballe_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/Nios_balle/synthesis/submodules/Niosballe_mm_interconnect_0.v" 4017 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540718131556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Niosballe_mm_interconnect_0_cmd_mux Niosballe:inst11\|Niosballe_mm_interconnect_0:mm_interconnect_0\|Niosballe_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"Niosballe_mm_interconnect_0_cmd_mux\" for hierarchy \"Niosballe:inst11\|Niosballe_mm_interconnect_0:mm_interconnect_0\|Niosballe_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "Nios_balle/synthesis/submodules/Niosballe_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/Nios_balle/synthesis/submodules/Niosballe_mm_interconnect_0.v" 4123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540718131782 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator Niosballe:inst11\|Niosballe_mm_interconnect_0:mm_interconnect_0\|Niosballe_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"Niosballe:inst11\|Niosballe_mm_interconnect_0:mm_interconnect_0\|Niosballe_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "Nios_balle/synthesis/submodules/Niosballe_mm_interconnect_0_cmd_mux.sv" "arb" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/Nios_balle/synthesis/submodules/Niosballe_mm_interconnect_0_cmd_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540718131819 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder Niosballe:inst11\|Niosballe_mm_interconnect_0:mm_interconnect_0\|Niosballe_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"Niosballe:inst11\|Niosballe_mm_interconnect_0:mm_interconnect_0\|Niosballe_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "Nios_balle/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/Nios_balle/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540718131837 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Niosballe_mm_interconnect_0_rsp_demux Niosballe:inst11\|Niosballe_mm_interconnect_0:mm_interconnect_0\|Niosballe_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"Niosballe_mm_interconnect_0_rsp_demux\" for hierarchy \"Niosballe:inst11\|Niosballe_mm_interconnect_0:mm_interconnect_0\|Niosballe_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "Nios_balle/synthesis/submodules/Niosballe_mm_interconnect_0.v" "rsp_demux" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/Nios_balle/synthesis/submodules/Niosballe_mm_interconnect_0.v" 4399 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540718132028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Niosballe_mm_interconnect_0_rsp_mux Niosballe:inst11\|Niosballe_mm_interconnect_0:mm_interconnect_0\|Niosballe_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"Niosballe_mm_interconnect_0_rsp_mux\" for hierarchy \"Niosballe:inst11\|Niosballe_mm_interconnect_0:mm_interconnect_0\|Niosballe_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "Nios_balle/synthesis/submodules/Niosballe_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/Nios_balle/synthesis/submodules/Niosballe_mm_interconnect_0.v" 4735 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540718132120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator Niosballe:inst11\|Niosballe_mm_interconnect_0:mm_interconnect_0\|Niosballe_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"Niosballe:inst11\|Niosballe_mm_interconnect_0:mm_interconnect_0\|Niosballe_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "Nios_balle/synthesis/submodules/Niosballe_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/Nios_balle/synthesis/submodules/Niosballe_mm_interconnect_0_rsp_mux.sv" 470 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540718132220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder Niosballe:inst11\|Niosballe_mm_interconnect_0:mm_interconnect_0\|Niosballe_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"Niosballe:inst11\|Niosballe_mm_interconnect_0:mm_interconnect_0\|Niosballe_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "Nios_balle/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/Nios_balle/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540718132244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter Niosballe:inst11\|Niosballe_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sram_de2_0_s0_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"Niosballe:inst11\|Niosballe_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sram_de2_0_s0_rsp_width_adapter\"" {  } { { "Nios_balle/synthesis/submodules/Niosballe_mm_interconnect_0.v" "sram_de2_0_s0_rsp_width_adapter" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/Nios_balle/synthesis/submodules/Niosballe_mm_interconnect_0.v" 4884 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540718132286 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "Nios_balle/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/Nios_balle/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1540718132301 "|main|Niosballe:inst11|Niosballe_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_de2_0_s0_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "Nios_balle/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/Nios_balle/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1540718132303 "|main|Niosballe:inst11|Niosballe_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_de2_0_s0_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "Nios_balle/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/Nios_balle/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1540718132303 "|main|Niosballe:inst11|Niosballe_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_de2_0_s0_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter Niosballe:inst11\|Niosballe_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sram_de2_0_s0_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"Niosballe:inst11\|Niosballe_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sram_de2_0_s0_cmd_width_adapter\"" {  } { { "Nios_balle/synthesis/submodules/Niosballe_mm_interconnect_0.v" "sram_de2_0_s0_cmd_width_adapter" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/Nios_balle/synthesis/submodules/Niosballe_mm_interconnect_0.v" 4950 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540718132378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Niosballe_mm_interconnect_0_avalon_st_adapter Niosballe:inst11\|Niosballe_mm_interconnect_0:mm_interconnect_0\|Niosballe_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"Niosballe_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"Niosballe:inst11\|Niosballe_mm_interconnect_0:mm_interconnect_0\|Niosballe_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "Nios_balle/synthesis/submodules/Niosballe_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/Nios_balle/synthesis/submodules/Niosballe_mm_interconnect_0.v" 4979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540718132431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Niosballe_mm_interconnect_0_avalon_st_adapter_error_adapter_0 Niosballe:inst11\|Niosballe_mm_interconnect_0:mm_interconnect_0\|Niosballe_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|Niosballe_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"Niosballe_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"Niosballe:inst11\|Niosballe_mm_interconnect_0:mm_interconnect_0\|Niosballe_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|Niosballe_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "Nios_balle/synthesis/submodules/Niosballe_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/Nios_balle/synthesis/submodules/Niosballe_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540718132452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Niosballe_mm_interconnect_0_avalon_st_adapter_002 Niosballe:inst11\|Niosballe_mm_interconnect_0:mm_interconnect_0\|Niosballe_mm_interconnect_0_avalon_st_adapter_002:avalon_st_adapter_002 " "Elaborating entity \"Niosballe_mm_interconnect_0_avalon_st_adapter_002\" for hierarchy \"Niosballe:inst11\|Niosballe_mm_interconnect_0:mm_interconnect_0\|Niosballe_mm_interconnect_0_avalon_st_adapter_002:avalon_st_adapter_002\"" {  } { { "Nios_balle/synthesis/submodules/Niosballe_mm_interconnect_0.v" "avalon_st_adapter_002" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/Nios_balle/synthesis/submodules/Niosballe_mm_interconnect_0.v" 5037 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540718132479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Niosballe_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0 Niosballe:inst11\|Niosballe_mm_interconnect_0:mm_interconnect_0\|Niosballe_mm_interconnect_0_avalon_st_adapter_002:avalon_st_adapter_002\|Niosballe_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0:error_adapter_0 " "Elaborating entity \"Niosballe_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0\" for hierarchy \"Niosballe:inst11\|Niosballe_mm_interconnect_0:mm_interconnect_0\|Niosballe_mm_interconnect_0_avalon_st_adapter_002:avalon_st_adapter_002\|Niosballe_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0:error_adapter_0\"" {  } { { "Nios_balle/synthesis/submodules/Niosballe_mm_interconnect_0_avalon_st_adapter_002.v" "error_adapter_0" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/Nios_balle/synthesis/submodules/Niosballe_mm_interconnect_0_avalon_st_adapter_002.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540718132502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Niosballe_irq_mapper Niosballe:inst11\|Niosballe_irq_mapper:irq_mapper " "Elaborating entity \"Niosballe_irq_mapper\" for hierarchy \"Niosballe:inst11\|Niosballe_irq_mapper:irq_mapper\"" {  } { { "Nios_balle/synthesis/Niosballe.vhd" "irq_mapper" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/Nios_balle/synthesis/Niosballe.vhd" 643 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540718132587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller Niosballe:inst11\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"Niosballe:inst11\|altera_reset_controller:rst_controller\"" {  } { { "Nios_balle/synthesis/Niosballe.vhd" "rst_controller" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/Nios_balle/synthesis/Niosballe.vhd" 651 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540718132606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer Niosballe:inst11\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"Niosballe:inst11\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "Nios_balle/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/Nios_balle/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540718132628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer Niosballe:inst11\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"Niosballe:inst11\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "Nios_balle/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/Nios_balle/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540718132650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "etat_briques etat_briques:inst14 " "Elaborating entity \"etat_briques\" for hierarchy \"etat_briques:inst14\"" {  } { { "main.bdf" "inst14" { Schematic "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/main.bdf" { { 176 488 696 272 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540718132671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_bricks etat_briques:inst14\|ram_bricks:inst2 " "Elaborating entity \"ram_bricks\" for hierarchy \"etat_briques:inst14\|ram_bricks:inst2\"" {  } { { "etat_briques.bdf" "inst2" { Schematic "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/etat_briques.bdf" { { 288 584 800 416 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540718132691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram etat_briques:inst14\|ram_bricks:inst2\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"etat_briques:inst14\|ram_bricks:inst2\|altsyncram:altsyncram_component\"" {  } { { "ram_bricks.vhd" "altsyncram_component" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/ram_bricks.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540718132739 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "etat_briques:inst14\|ram_bricks:inst2\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"etat_briques:inst14\|ram_bricks:inst2\|altsyncram:altsyncram_component\"" {  } { { "ram_bricks.vhd" "" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/ram_bricks.vhd" 61 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540718132765 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "etat_briques:inst14\|ram_bricks:inst2\|altsyncram:altsyncram_component " "Instantiated megafunction \"etat_briques:inst14\|ram_bricks:inst2\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718132766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718132766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718132766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718132766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718132766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718132766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718132766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718132766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718132766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718132766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718132766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718132766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718132766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718132766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718132766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718132766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718132766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718132766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718132766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718132766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../brick_ram_init_2.mif " "Parameter \"init_file\" = \"../brick_ram_init_2.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718132766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718132766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718132766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718132766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718132766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718132766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718132766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718132766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718132766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718132766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718132766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718132766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718132766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718132766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718132766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718132766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718132766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718132766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 3 " "Parameter \"width_a\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718132766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718132766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718132766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718132766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718132766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718132766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718132766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718132766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718132766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718132766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718132766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718132766 ""}  } { { "ram_bricks.vhd" "" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/ram_bricks.vhd" 61 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1540718132766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_u934.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_u934.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_u934 " "Found entity 1: altsyncram_u934" {  } { { "db/altsyncram_u934.tdf" "" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/db/altsyncram_u934.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540718132838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540718132838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_u934 etat_briques:inst14\|ram_bricks:inst2\|altsyncram:altsyncram_component\|altsyncram_u934:auto_generated " "Elaborating entity \"altsyncram_u934\" for hierarchy \"etat_briques:inst14\|ram_bricks:inst2\|altsyncram:altsyncram_component\|altsyncram_u934:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540718132843 ""}
{ "Warning" "WMIO_MIO_MIF_REINITIALIZED_WARNING" "56 512 56 10 " "56 out of 512 addresses are reinitialized. The latest initialized data will replace the existing data. There are 56 warnings found, and 10 warnings are reported." { { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "48 " "Memory Initialization File address 48 is reinitialized" {  } { { "" "" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/" 10 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1540718132846 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "49 " "Memory Initialization File address 49 is reinitialized" {  } { { "" "" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/" 10 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1540718132846 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "50 " "Memory Initialization File address 50 is reinitialized" {  } { { "" "" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/" 10 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1540718132846 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "51 " "Memory Initialization File address 51 is reinitialized" {  } { { "" "" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/" 10 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1540718132846 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "52 " "Memory Initialization File address 52 is reinitialized" {  } { { "" "" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/" 10 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1540718132846 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "53 " "Memory Initialization File address 53 is reinitialized" {  } { { "" "" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/" 10 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1540718132846 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "54 " "Memory Initialization File address 54 is reinitialized" {  } { { "" "" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/" 10 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1540718132846 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "55 " "Memory Initialization File address 55 is reinitialized" {  } { { "" "" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/" 10 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1540718132846 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "40 " "Memory Initialization File address 40 is reinitialized" {  } { { "" "" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/" 11 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1540718132846 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "41 " "Memory Initialization File address 41 is reinitialized" {  } { { "" "" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/" 11 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1540718132846 ""}  } { { "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/brick_ram_init_2.mif" "" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/brick_ram_init_2.mif" 1 -1 0 } }  } 0 113031 "%1!u! out of %2!d! addresses are reinitialized. The latest initialized data will replace the existing data. There are %3!u! warnings found, and %4!u! warnings are reported." 0 0 "Analysis & Synthesis" 0 -1 1540718132846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decrementeurvie etat_briques:inst14\|decrementeurvie:inst " "Elaborating entity \"decrementeurvie\" for hierarchy \"etat_briques:inst14\|decrementeurvie:inst\"" {  } { { "etat_briques.bdf" "inst" { Schematic "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/etat_briques.bdf" { { 144 512 728 256 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540718132901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "edge_detector edge_detector:inst3 " "Elaborating entity \"edge_detector\" for hierarchy \"edge_detector:inst3\"" {  } { { "main.bdf" "inst3" { Schematic "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/main.bdf" { { 304 208 352 384 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540718132919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_adr_etatbricks mux_adr_etatbricks:inst6 " "Elaborating entity \"mux_adr_etatbricks\" for hierarchy \"mux_adr_etatbricks:inst6\"" {  } { { "main.bdf" "inst6" { Schematic "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/main.bdf" { { 176 192 384 288 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540718132938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX mux_adr_etatbricks:inst6\|LPM_MUX:LPM_MUX_component " "Elaborating entity \"LPM_MUX\" for hierarchy \"mux_adr_etatbricks:inst6\|LPM_MUX:LPM_MUX_component\"" {  } { { "mux_adr_etatbricks.vhd" "LPM_MUX_component" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/mux_adr_etatbricks.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540718133026 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mux_adr_etatbricks:inst6\|LPM_MUX:LPM_MUX_component " "Elaborated megafunction instantiation \"mux_adr_etatbricks:inst6\|LPM_MUX:LPM_MUX_component\"" {  } { { "mux_adr_etatbricks.vhd" "" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/mux_adr_etatbricks.vhd" 89 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540718133045 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mux_adr_etatbricks:inst6\|LPM_MUX:LPM_MUX_component " "Instantiated megafunction \"mux_adr_etatbricks:inst6\|LPM_MUX:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 9 " "Parameter \"LPM_WIDTH\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718133045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 2 " "Parameter \"LPM_SIZE\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718133045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718133045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718133045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718133045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718133045 ""}  } { { "mux_adr_etatbricks.vhd" "" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/mux_adr_etatbricks.vhd" 89 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1540718133045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_c0e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_c0e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_c0e " "Found entity 1: mux_c0e" {  } { { "db/mux_c0e.tdf" "" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/db/mux_c0e.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540718133152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540718133152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_c0e mux_adr_etatbricks:inst6\|LPM_MUX:LPM_MUX_component\|mux_c0e:auto_generated " "Elaborating entity \"mux_c0e\" for hierarchy \"mux_adr_etatbricks:inst6\|LPM_MUX:LPM_MUX_component\|mux_c0e:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540718133157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "afficheur afficheur:inst1 " "Elaborating entity \"afficheur\" for hierarchy \"afficheur:inst1\"" {  } { { "main.bdf" "inst1" { Schematic "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/main.bdf" { { 792 360 648 952 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540718133196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "print_bricks afficheur:inst1\|print_bricks:inst2 " "Elaborating entity \"print_bricks\" for hierarchy \"afficheur:inst1\|print_bricks:inst2\"" {  } { { "afficheur.bdf" "inst2" { Schematic "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/afficheur.bdf" { { 136 440 704 248 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540718133225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_OR afficheur:inst1\|LPM_OR:inst11 " "Elaborating entity \"LPM_OR\" for hierarchy \"afficheur:inst1\|LPM_OR:inst11\"" {  } { { "afficheur.bdf" "inst11" { Schematic "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/afficheur.bdf" { { 472 1360 1480 528 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540718133290 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "afficheur:inst1\|LPM_OR:inst11 " "Elaborated megafunction instantiation \"afficheur:inst1\|LPM_OR:inst11\"" {  } { { "afficheur.bdf" "" { Schematic "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/afficheur.bdf" { { 472 1360 1480 528 "inst11" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540718133324 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "afficheur:inst1\|LPM_OR:inst11 " "Instantiated megafunction \"afficheur:inst1\|LPM_OR:inst11\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 3 " "Parameter \"LPM_SIZE\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718133324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 4 " "Parameter \"LPM_WIDTH\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718133324 ""}  } { { "afficheur.bdf" "" { Schematic "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/afficheur.bdf" { { 472 1360 1480 528 "inst11" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1540718133324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory_brick afficheur:inst1\|memory_brick:inst1 " "Elaborating entity \"memory_brick\" for hierarchy \"afficheur:inst1\|memory_brick:inst1\"" {  } { { "afficheur.bdf" "inst1" { Schematic "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/afficheur.bdf" { { 136 752 944 232 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540718133332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_rom_brick afficheur:inst1\|memory_brick:inst1\|mux_rom_brick:inst " "Elaborating entity \"mux_rom_brick\" for hierarchy \"afficheur:inst1\|memory_brick:inst1\|mux_rom_brick:inst\"" {  } { { "memory_brick.bdf" "inst" { Schematic "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/memory_brick.bdf" { { 88 968 1160 296 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540718133353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX afficheur:inst1\|memory_brick:inst1\|mux_rom_brick:inst\|LPM_MUX:LPM_MUX_component " "Elaborating entity \"LPM_MUX\" for hierarchy \"afficheur:inst1\|memory_brick:inst1\|mux_rom_brick:inst\|LPM_MUX:LPM_MUX_component\"" {  } { { "mux_rom_brick.vhd" "LPM_MUX_component" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/mux_rom_brick.vhd" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540718133385 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "afficheur:inst1\|memory_brick:inst1\|mux_rom_brick:inst\|LPM_MUX:LPM_MUX_component " "Elaborated megafunction instantiation \"afficheur:inst1\|memory_brick:inst1\|mux_rom_brick:inst\|LPM_MUX:LPM_MUX_component\"" {  } { { "mux_rom_brick.vhd" "" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/mux_rom_brick.vhd" 181 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540718133403 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "afficheur:inst1\|memory_brick:inst1\|mux_rom_brick:inst\|LPM_MUX:LPM_MUX_component " "Instantiated megafunction \"afficheur:inst1\|memory_brick:inst1\|mux_rom_brick:inst\|LPM_MUX:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 12 " "Parameter \"LPM_WIDTH\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718133403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 8 " "Parameter \"LPM_SIZE\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718133403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 3 " "Parameter \"LPM_WIDTHS\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718133403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718133403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718133403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718133403 ""}  } { { "mux_rom_brick.vhd" "" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/mux_rom_brick.vhd" 181 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1540718133403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_u1e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_u1e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_u1e " "Found entity 1: mux_u1e" {  } { { "db/mux_u1e.tdf" "" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/db/mux_u1e.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540718133480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540718133480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_u1e afficheur:inst1\|memory_brick:inst1\|mux_rom_brick:inst\|LPM_MUX:LPM_MUX_component\|mux_u1e:auto_generated " "Elaborating entity \"mux_u1e\" for hierarchy \"afficheur:inst1\|memory_brick:inst1\|mux_rom_brick:inst\|LPM_MUX:LPM_MUX_component\|mux_u1e:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540718133485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "brick_rom afficheur:inst1\|memory_brick:inst1\|brick_rom:inst1 " "Elaborating entity \"brick_rom\" for hierarchy \"afficheur:inst1\|memory_brick:inst1\|brick_rom:inst1\"" {  } { { "memory_brick.bdf" "inst1" { Schematic "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/memory_brick.bdf" { { 104 424 608 184 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540718133516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram afficheur:inst1\|memory_brick:inst1\|brick_rom:inst1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"afficheur:inst1\|memory_brick:inst1\|brick_rom:inst1\|altsyncram:altsyncram_component\"" {  } { { "brick_rom.vhd" "altsyncram_component" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/brick_rom.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540718133552 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "afficheur:inst1\|memory_brick:inst1\|brick_rom:inst1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"afficheur:inst1\|memory_brick:inst1\|brick_rom:inst1\|altsyncram:altsyncram_component\"" {  } { { "brick_rom.vhd" "" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/brick_rom.vhd" 60 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540718133576 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "afficheur:inst1\|memory_brick:inst1\|brick_rom:inst1\|altsyncram:altsyncram_component " "Instantiated megafunction \"afficheur:inst1\|memory_brick:inst1\|brick_rom:inst1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718133576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718133576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718133576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718133576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718133576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718133576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718133576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718133576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718133576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718133576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718133576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718133576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718133576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718133576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718133576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718133576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718133576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718133576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718133576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718133576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./image/bricks_bleu.mif " "Parameter \"init_file\" = \"./image/bricks_bleu.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718133576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718133576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718133576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718133576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718133576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718133576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718133576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718133576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718133576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718133576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718133576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718133576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718133576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718133576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718133576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718133576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718133576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718133576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 12 " "Parameter \"width_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718133576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718133576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718133576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718133576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718133576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718133576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718133576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718133576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718133576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718133576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718133576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718133576 ""}  } { { "brick_rom.vhd" "" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/brick_rom.vhd" 60 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1540718133576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pc34.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pc34.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pc34 " "Found entity 1: altsyncram_pc34" {  } { { "db/altsyncram_pc34.tdf" "" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/db/altsyncram_pc34.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540718133657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540718133657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_pc34 afficheur:inst1\|memory_brick:inst1\|brick_rom:inst1\|altsyncram:altsyncram_component\|altsyncram_pc34:auto_generated " "Elaborating entity \"altsyncram_pc34\" for hierarchy \"afficheur:inst1\|memory_brick:inst1\|brick_rom:inst1\|altsyncram:altsyncram_component\|altsyncram_pc34:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540718133662 ""}
{ "Warning" "WMIO_MIO_MIF_REINITIALIZED_WARNING" "3200 4096 3200 10 " "3200 out of 4096 addresses are reinitialized. The latest initialized data will replace the existing data. There are 3200 warnings found, and 10 warnings are reported." { { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "0 " "Memory Initialization File address 0 is reinitialized" {  } { { "" "" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/" 8 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1540718133694 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "1 " "Memory Initialization File address 1 is reinitialized" {  } { { "" "" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/" 9 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1540718133694 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "2 " "Memory Initialization File address 2 is reinitialized" {  } { { "" "" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/" 10 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1540718133694 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "3 " "Memory Initialization File address 3 is reinitialized" {  } { { "" "" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/" 11 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1540718133694 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "4 " "Memory Initialization File address 4 is reinitialized" {  } { { "" "" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/" 12 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1540718133694 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "5 " "Memory Initialization File address 5 is reinitialized" {  } { { "" "" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/" 13 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1540718133694 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "6 " "Memory Initialization File address 6 is reinitialized" {  } { { "" "" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/" 14 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1540718133694 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "7 " "Memory Initialization File address 7 is reinitialized" {  } { { "" "" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/" 15 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1540718133694 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "8 " "Memory Initialization File address 8 is reinitialized" {  } { { "" "" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/" 16 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1540718133694 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "9 " "Memory Initialization File address 9 is reinitialized" {  } { { "" "" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/" 17 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1540718133694 ""}  } { { "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/image/bricks_bleu.mif" "" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/image/bricks_bleu.mif" 1 -1 0 } }  } 0 113031 "%1!u! out of %2!d! addresses are reinitialized. The latest initialized data will replace the existing data. There are %3!u! warnings found, and %4!u! warnings are reported." 0 0 "Analysis & Synthesis" 0 -1 1540718133694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "brick_rom afficheur:inst1\|memory_brick:inst1\|brick_rom:inst2 " "Elaborating entity \"brick_rom\" for hierarchy \"afficheur:inst1\|memory_brick:inst1\|brick_rom:inst2\"" {  } { { "memory_brick.bdf" "inst2" { Schematic "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/memory_brick.bdf" { { 200 424 608 280 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540718133836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram afficheur:inst1\|memory_brick:inst1\|brick_rom:inst2\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"afficheur:inst1\|memory_brick:inst1\|brick_rom:inst2\|altsyncram:altsyncram_component\"" {  } { { "brick_rom.vhd" "altsyncram_component" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/brick_rom.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540718133870 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "afficheur:inst1\|memory_brick:inst1\|brick_rom:inst2\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"afficheur:inst1\|memory_brick:inst1\|brick_rom:inst2\|altsyncram:altsyncram_component\"" {  } { { "brick_rom.vhd" "" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/brick_rom.vhd" 60 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540718133894 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "afficheur:inst1\|memory_brick:inst1\|brick_rom:inst2\|altsyncram:altsyncram_component " "Instantiated megafunction \"afficheur:inst1\|memory_brick:inst1\|brick_rom:inst2\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718133894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718133894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718133894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718133894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718133894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718133894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718133894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718133894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718133894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718133894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718133894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718133894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718133894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718133894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718133894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718133894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718133894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718133894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718133894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718133894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./image/bricks_cyan.mif " "Parameter \"init_file\" = \"./image/bricks_cyan.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718133894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718133894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718133894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718133894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718133894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718133894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718133894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718133894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718133894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718133894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718133894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718133894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718133894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718133894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718133894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718133894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718133894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718133894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 12 " "Parameter \"width_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718133894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718133894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718133894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718133894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718133894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718133894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718133894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718133894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718133894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718133894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718133894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718133894 ""}  } { { "brick_rom.vhd" "" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/brick_rom.vhd" 60 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1540718133894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rc34.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rc34.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rc34 " "Found entity 1: altsyncram_rc34" {  } { { "db/altsyncram_rc34.tdf" "" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/db/altsyncram_rc34.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540718133984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540718133984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_rc34 afficheur:inst1\|memory_brick:inst1\|brick_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_rc34:auto_generated " "Elaborating entity \"altsyncram_rc34\" for hierarchy \"afficheur:inst1\|memory_brick:inst1\|brick_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_rc34:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540718133992 ""}
{ "Warning" "WMIO_MIO_MIF_REINITIALIZED_WARNING" "3200 4096 3200 10 " "3200 out of 4096 addresses are reinitialized. The latest initialized data will replace the existing data. There are 3200 warnings found, and 10 warnings are reported." { { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "0 " "Memory Initialization File address 0 is reinitialized" {  } { { "" "" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/" 8 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1540718134062 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "1 " "Memory Initialization File address 1 is reinitialized" {  } { { "" "" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/" 9 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1540718134062 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "2 " "Memory Initialization File address 2 is reinitialized" {  } { { "" "" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/" 10 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1540718134062 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "3 " "Memory Initialization File address 3 is reinitialized" {  } { { "" "" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/" 11 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1540718134062 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "4 " "Memory Initialization File address 4 is reinitialized" {  } { { "" "" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/" 12 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1540718134062 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "5 " "Memory Initialization File address 5 is reinitialized" {  } { { "" "" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/" 13 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1540718134062 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "6 " "Memory Initialization File address 6 is reinitialized" {  } { { "" "" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/" 14 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1540718134062 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "7 " "Memory Initialization File address 7 is reinitialized" {  } { { "" "" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/" 15 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1540718134062 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "8 " "Memory Initialization File address 8 is reinitialized" {  } { { "" "" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/" 16 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1540718134062 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "9 " "Memory Initialization File address 9 is reinitialized" {  } { { "" "" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/" 17 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1540718134062 ""}  } { { "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/image/bricks_cyan.mif" "" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/image/bricks_cyan.mif" 1 -1 0 } }  } 0 113031 "%1!u! out of %2!d! addresses are reinitialized. The latest initialized data will replace the existing data. There are %3!u! warnings found, and %4!u! warnings are reported." 0 0 "Analysis & Synthesis" 0 -1 1540718134062 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "brick_rom afficheur:inst1\|memory_brick:inst1\|brick_rom:inst3 " "Elaborating entity \"brick_rom\" for hierarchy \"afficheur:inst1\|memory_brick:inst1\|brick_rom:inst3\"" {  } { { "memory_brick.bdf" "inst3" { Schematic "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/memory_brick.bdf" { { 296 424 608 376 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540718134231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram afficheur:inst1\|memory_brick:inst1\|brick_rom:inst3\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"afficheur:inst1\|memory_brick:inst1\|brick_rom:inst3\|altsyncram:altsyncram_component\"" {  } { { "brick_rom.vhd" "altsyncram_component" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/brick_rom.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540718134263 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "afficheur:inst1\|memory_brick:inst1\|brick_rom:inst3\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"afficheur:inst1\|memory_brick:inst1\|brick_rom:inst3\|altsyncram:altsyncram_component\"" {  } { { "brick_rom.vhd" "" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/brick_rom.vhd" 60 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540718134288 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "afficheur:inst1\|memory_brick:inst1\|brick_rom:inst3\|altsyncram:altsyncram_component " "Instantiated megafunction \"afficheur:inst1\|memory_brick:inst1\|brick_rom:inst3\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718134288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718134288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718134288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718134288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718134288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718134288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718134288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718134288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718134288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718134288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718134288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718134288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718134288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718134288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718134288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718134288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718134288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718134288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718134288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718134288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./image/bricks_jaune.mif " "Parameter \"init_file\" = \"./image/bricks_jaune.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718134288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718134288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718134288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718134288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718134288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718134288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718134288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718134288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718134288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718134288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718134288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718134288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718134288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718134288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718134288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718134288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718134288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718134288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 12 " "Parameter \"width_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718134288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718134288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718134288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718134288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718134288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718134288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718134288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718134288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718134288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718134288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718134288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718134288 ""}  } { { "brick_rom.vhd" "" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/brick_rom.vhd" 60 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1540718134288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3g34.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3g34.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3g34 " "Found entity 1: altsyncram_3g34" {  } { { "db/altsyncram_3g34.tdf" "" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/db/altsyncram_3g34.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540718134368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540718134368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_3g34 afficheur:inst1\|memory_brick:inst1\|brick_rom:inst3\|altsyncram:altsyncram_component\|altsyncram_3g34:auto_generated " "Elaborating entity \"altsyncram_3g34\" for hierarchy \"afficheur:inst1\|memory_brick:inst1\|brick_rom:inst3\|altsyncram:altsyncram_component\|altsyncram_3g34:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540718134373 ""}
{ "Warning" "WMIO_MIO_MIF_REINITIALIZED_WARNING" "3200 4096 3200 10 " "3200 out of 4096 addresses are reinitialized. The latest initialized data will replace the existing data. There are 3200 warnings found, and 10 warnings are reported." { { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "0 " "Memory Initialization File address 0 is reinitialized" {  } { { "" "" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/" 8 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1540718134404 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "1 " "Memory Initialization File address 1 is reinitialized" {  } { { "" "" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/" 9 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1540718134404 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "2 " "Memory Initialization File address 2 is reinitialized" {  } { { "" "" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/" 10 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1540718134404 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "3 " "Memory Initialization File address 3 is reinitialized" {  } { { "" "" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/" 11 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1540718134404 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "4 " "Memory Initialization File address 4 is reinitialized" {  } { { "" "" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/" 12 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1540718134404 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "5 " "Memory Initialization File address 5 is reinitialized" {  } { { "" "" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/" 13 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1540718134404 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "6 " "Memory Initialization File address 6 is reinitialized" {  } { { "" "" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/" 14 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1540718134404 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "7 " "Memory Initialization File address 7 is reinitialized" {  } { { "" "" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/" 15 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1540718134404 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "8 " "Memory Initialization File address 8 is reinitialized" {  } { { "" "" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/" 16 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1540718134404 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "9 " "Memory Initialization File address 9 is reinitialized" {  } { { "" "" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/" 17 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1540718134404 ""}  } { { "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/image/bricks_jaune.mif" "" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/image/bricks_jaune.mif" 1 -1 0 } }  } 0 113031 "%1!u! out of %2!d! addresses are reinitialized. The latest initialized data will replace the existing data. There are %3!u! warnings found, and %4!u! warnings are reported." 0 0 "Analysis & Synthesis" 0 -1 1540718134404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "brick_rom afficheur:inst1\|memory_brick:inst1\|brick_rom:inst4 " "Elaborating entity \"brick_rom\" for hierarchy \"afficheur:inst1\|memory_brick:inst1\|brick_rom:inst4\"" {  } { { "memory_brick.bdf" "inst4" { Schematic "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/memory_brick.bdf" { { 392 424 608 472 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540718134561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram afficheur:inst1\|memory_brick:inst1\|brick_rom:inst4\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"afficheur:inst1\|memory_brick:inst1\|brick_rom:inst4\|altsyncram:altsyncram_component\"" {  } { { "brick_rom.vhd" "altsyncram_component" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/brick_rom.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540718134594 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "afficheur:inst1\|memory_brick:inst1\|brick_rom:inst4\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"afficheur:inst1\|memory_brick:inst1\|brick_rom:inst4\|altsyncram:altsyncram_component\"" {  } { { "brick_rom.vhd" "" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/brick_rom.vhd" 60 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540718134622 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "afficheur:inst1\|memory_brick:inst1\|brick_rom:inst4\|altsyncram:altsyncram_component " "Instantiated megafunction \"afficheur:inst1\|memory_brick:inst1\|brick_rom:inst4\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718134624 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718134624 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718134624 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718134624 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718134624 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718134624 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718134624 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718134624 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718134624 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718134624 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718134624 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718134624 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718134624 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718134624 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718134624 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718134624 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718134624 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718134624 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718134624 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718134624 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./image/bricks_orange.mif " "Parameter \"init_file\" = \"./image/bricks_orange.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718134624 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718134624 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718134624 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718134624 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718134624 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718134624 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718134624 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718134624 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718134624 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718134624 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718134624 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718134624 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718134624 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718134624 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718134624 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718134624 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718134624 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718134624 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 12 " "Parameter \"width_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718134624 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718134624 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718134624 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718134624 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718134624 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718134624 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718134624 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718134624 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718134624 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718134624 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718134624 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718134624 ""}  } { { "brick_rom.vhd" "" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/brick_rom.vhd" 60 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1540718134624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cj34.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cj34.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cj34 " "Found entity 1: altsyncram_cj34" {  } { { "db/altsyncram_cj34.tdf" "" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/db/altsyncram_cj34.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540718134727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540718134727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_cj34 afficheur:inst1\|memory_brick:inst1\|brick_rom:inst4\|altsyncram:altsyncram_component\|altsyncram_cj34:auto_generated " "Elaborating entity \"altsyncram_cj34\" for hierarchy \"afficheur:inst1\|memory_brick:inst1\|brick_rom:inst4\|altsyncram:altsyncram_component\|altsyncram_cj34:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540718134732 ""}
{ "Warning" "WMIO_MIO_MIF_REINITIALIZED_WARNING" "3200 4096 3200 10 " "3200 out of 4096 addresses are reinitialized. The latest initialized data will replace the existing data. There are 3200 warnings found, and 10 warnings are reported." { { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "0 " "Memory Initialization File address 0 is reinitialized" {  } { { "" "" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/" 8 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1540718134766 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "1 " "Memory Initialization File address 1 is reinitialized" {  } { { "" "" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/" 9 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1540718134766 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "2 " "Memory Initialization File address 2 is reinitialized" {  } { { "" "" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/" 10 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1540718134766 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "3 " "Memory Initialization File address 3 is reinitialized" {  } { { "" "" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/" 11 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1540718134766 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "4 " "Memory Initialization File address 4 is reinitialized" {  } { { "" "" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/" 12 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1540718134766 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "5 " "Memory Initialization File address 5 is reinitialized" {  } { { "" "" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/" 13 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1540718134766 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "6 " "Memory Initialization File address 6 is reinitialized" {  } { { "" "" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/" 14 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1540718134766 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "7 " "Memory Initialization File address 7 is reinitialized" {  } { { "" "" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/" 15 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1540718134766 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "8 " "Memory Initialization File address 8 is reinitialized" {  } { { "" "" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/" 16 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1540718134766 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "9 " "Memory Initialization File address 9 is reinitialized" {  } { { "" "" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/" 17 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1540718134766 ""}  } { { "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/image/bricks_orange.mif" "" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/image/bricks_orange.mif" 1 -1 0 } }  } 0 113031 "%1!u! out of %2!d! addresses are reinitialized. The latest initialized data will replace the existing data. There are %3!u! warnings found, and %4!u! warnings are reported." 0 0 "Analysis & Synthesis" 0 -1 1540718134766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "brick_rom afficheur:inst1\|memory_brick:inst1\|brick_rom:inst5 " "Elaborating entity \"brick_rom\" for hierarchy \"afficheur:inst1\|memory_brick:inst1\|brick_rom:inst5\"" {  } { { "memory_brick.bdf" "inst5" { Schematic "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/memory_brick.bdf" { { 488 424 608 568 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540718134924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram afficheur:inst1\|memory_brick:inst1\|brick_rom:inst5\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"afficheur:inst1\|memory_brick:inst1\|brick_rom:inst5\|altsyncram:altsyncram_component\"" {  } { { "brick_rom.vhd" "altsyncram_component" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/brick_rom.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540718134954 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "afficheur:inst1\|memory_brick:inst1\|brick_rom:inst5\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"afficheur:inst1\|memory_brick:inst1\|brick_rom:inst5\|altsyncram:altsyncram_component\"" {  } { { "brick_rom.vhd" "" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/brick_rom.vhd" 60 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540718134978 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "afficheur:inst1\|memory_brick:inst1\|brick_rom:inst5\|altsyncram:altsyncram_component " "Instantiated megafunction \"afficheur:inst1\|memory_brick:inst1\|brick_rom:inst5\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718134978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718134978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718134978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718134978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718134978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718134978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718134978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718134978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718134978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718134978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718134978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718134978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718134978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718134978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718134978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718134978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718134978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718134978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718134978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718134978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./image/bricks_rouge.mif " "Parameter \"init_file\" = \"./image/bricks_rouge.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718134978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718134978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718134978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718134978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718134978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718134978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718134978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718134978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718134978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718134978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718134978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718134978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718134978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718134978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718134978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718134978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718134978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718134978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 12 " "Parameter \"width_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718134978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718134978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718134978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718134978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718134978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718134978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718134978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718134978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718134978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718134978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718134978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718134978 ""}  } { { "brick_rom.vhd" "" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/brick_rom.vhd" 60 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1540718134978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ig34.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ig34.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ig34 " "Found entity 1: altsyncram_ig34" {  } { { "db/altsyncram_ig34.tdf" "" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/db/altsyncram_ig34.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540718135067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540718135067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ig34 afficheur:inst1\|memory_brick:inst1\|brick_rom:inst5\|altsyncram:altsyncram_component\|altsyncram_ig34:auto_generated " "Elaborating entity \"altsyncram_ig34\" for hierarchy \"afficheur:inst1\|memory_brick:inst1\|brick_rom:inst5\|altsyncram:altsyncram_component\|altsyncram_ig34:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540718135073 ""}
{ "Warning" "WMIO_MIO_MIF_REINITIALIZED_WARNING" "3200 4096 3200 10 " "3200 out of 4096 addresses are reinitialized. The latest initialized data will replace the existing data. There are 3200 warnings found, and 10 warnings are reported." { { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "0 " "Memory Initialization File address 0 is reinitialized" {  } { { "" "" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/" 8 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1540718135104 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "1 " "Memory Initialization File address 1 is reinitialized" {  } { { "" "" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/" 9 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1540718135104 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "2 " "Memory Initialization File address 2 is reinitialized" {  } { { "" "" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/" 10 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1540718135104 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "3 " "Memory Initialization File address 3 is reinitialized" {  } { { "" "" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/" 11 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1540718135104 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "4 " "Memory Initialization File address 4 is reinitialized" {  } { { "" "" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/" 12 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1540718135104 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "5 " "Memory Initialization File address 5 is reinitialized" {  } { { "" "" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/" 13 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1540718135104 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "6 " "Memory Initialization File address 6 is reinitialized" {  } { { "" "" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/" 14 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1540718135104 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "7 " "Memory Initialization File address 7 is reinitialized" {  } { { "" "" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/" 15 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1540718135104 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "8 " "Memory Initialization File address 8 is reinitialized" {  } { { "" "" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/" 16 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1540718135104 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "9 " "Memory Initialization File address 9 is reinitialized" {  } { { "" "" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/" 17 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1540718135104 ""}  } { { "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/image/bricks_rouge.mif" "" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/image/bricks_rouge.mif" 1 -1 0 } }  } 0 113031 "%1!u! out of %2!d! addresses are reinitialized. The latest initialized data will replace the existing data. There are %3!u! warnings found, and %4!u! warnings are reported." 0 0 "Analysis & Synthesis" 0 -1 1540718135104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "brick_rom afficheur:inst1\|memory_brick:inst1\|brick_rom:inst6 " "Elaborating entity \"brick_rom\" for hierarchy \"afficheur:inst1\|memory_brick:inst1\|brick_rom:inst6\"" {  } { { "memory_brick.bdf" "inst6" { Schematic "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/memory_brick.bdf" { { 584 424 608 664 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540718135253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram afficheur:inst1\|memory_brick:inst1\|brick_rom:inst6\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"afficheur:inst1\|memory_brick:inst1\|brick_rom:inst6\|altsyncram:altsyncram_component\"" {  } { { "brick_rom.vhd" "altsyncram_component" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/brick_rom.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540718135282 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "afficheur:inst1\|memory_brick:inst1\|brick_rom:inst6\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"afficheur:inst1\|memory_brick:inst1\|brick_rom:inst6\|altsyncram:altsyncram_component\"" {  } { { "brick_rom.vhd" "" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/brick_rom.vhd" 60 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540718135318 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "afficheur:inst1\|memory_brick:inst1\|brick_rom:inst6\|altsyncram:altsyncram_component " "Instantiated megafunction \"afficheur:inst1\|memory_brick:inst1\|brick_rom:inst6\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718135318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718135318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718135318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718135318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718135318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718135318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718135318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718135318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718135318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718135318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718135318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718135318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718135318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718135318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718135318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718135318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718135318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718135318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718135318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718135318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./image/bricks_violet.mif " "Parameter \"init_file\" = \"./image/bricks_violet.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718135318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718135318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718135318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718135318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718135318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718135318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718135318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718135318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718135318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718135318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718135318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718135318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718135318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718135318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718135318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718135318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718135318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718135318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 12 " "Parameter \"width_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718135318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718135318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718135318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718135318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718135318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718135318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718135318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718135318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718135318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718135318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718135318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718135318 ""}  } { { "brick_rom.vhd" "" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/brick_rom.vhd" 60 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1540718135318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3k34.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3k34.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3k34 " "Found entity 1: altsyncram_3k34" {  } { { "db/altsyncram_3k34.tdf" "" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/db/altsyncram_3k34.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540718135392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540718135392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_3k34 afficheur:inst1\|memory_brick:inst1\|brick_rom:inst6\|altsyncram:altsyncram_component\|altsyncram_3k34:auto_generated " "Elaborating entity \"altsyncram_3k34\" for hierarchy \"afficheur:inst1\|memory_brick:inst1\|brick_rom:inst6\|altsyncram:altsyncram_component\|altsyncram_3k34:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540718135399 ""}
{ "Warning" "WMIO_MIO_MIF_REINITIALIZED_WARNING" "3200 4096 3200 10 " "3200 out of 4096 addresses are reinitialized. The latest initialized data will replace the existing data. There are 3200 warnings found, and 10 warnings are reported." { { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "0 " "Memory Initialization File address 0 is reinitialized" {  } { { "" "" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/" 8 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1540718135432 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "1 " "Memory Initialization File address 1 is reinitialized" {  } { { "" "" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/" 9 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1540718135432 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "2 " "Memory Initialization File address 2 is reinitialized" {  } { { "" "" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/" 10 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1540718135432 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "3 " "Memory Initialization File address 3 is reinitialized" {  } { { "" "" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/" 11 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1540718135432 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "4 " "Memory Initialization File address 4 is reinitialized" {  } { { "" "" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/" 12 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1540718135432 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "5 " "Memory Initialization File address 5 is reinitialized" {  } { { "" "" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/" 13 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1540718135432 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "6 " "Memory Initialization File address 6 is reinitialized" {  } { { "" "" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/" 14 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1540718135432 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "7 " "Memory Initialization File address 7 is reinitialized" {  } { { "" "" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/" 15 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1540718135432 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "8 " "Memory Initialization File address 8 is reinitialized" {  } { { "" "" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/" 16 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1540718135432 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "9 " "Memory Initialization File address 9 is reinitialized" {  } { { "" "" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/" 17 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1540718135432 ""}  } { { "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/image/bricks_violet.mif" "" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/image/bricks_violet.mif" 1 -1 0 } }  } 0 113031 "%1!u! out of %2!d! addresses are reinitialized. The latest initialized data will replace the existing data. There are %3!u! warnings found, and %4!u! warnings are reported." 0 0 "Analysis & Synthesis" 0 -1 1540718135432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "brick_rom afficheur:inst1\|memory_brick:inst1\|brick_rom:inst7 " "Elaborating entity \"brick_rom\" for hierarchy \"afficheur:inst1\|memory_brick:inst1\|brick_rom:inst7\"" {  } { { "memory_brick.bdf" "inst7" { Schematic "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/memory_brick.bdf" { { 680 424 608 760 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540718135587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram afficheur:inst1\|memory_brick:inst1\|brick_rom:inst7\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"afficheur:inst1\|memory_brick:inst1\|brick_rom:inst7\|altsyncram:altsyncram_component\"" {  } { { "brick_rom.vhd" "altsyncram_component" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/brick_rom.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540718135666 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "afficheur:inst1\|memory_brick:inst1\|brick_rom:inst7\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"afficheur:inst1\|memory_brick:inst1\|brick_rom:inst7\|altsyncram:altsyncram_component\"" {  } { { "brick_rom.vhd" "" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/brick_rom.vhd" 60 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540718135687 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "afficheur:inst1\|memory_brick:inst1\|brick_rom:inst7\|altsyncram:altsyncram_component " "Instantiated megafunction \"afficheur:inst1\|memory_brick:inst1\|brick_rom:inst7\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718135687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718135687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718135687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718135687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718135687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718135687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718135687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718135687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718135687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718135687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718135687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718135687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718135687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718135687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718135687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718135687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718135687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718135687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718135687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718135687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./image/bricks_noir.mif " "Parameter \"init_file\" = \"./image/bricks_noir.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718135687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718135687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718135687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718135687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718135687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718135687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718135687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718135687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718135687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718135687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718135687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718135687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718135687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718135687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718135687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718135687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718135687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718135687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 12 " "Parameter \"width_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718135687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718135687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718135687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718135687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718135687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718135687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718135687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718135687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718135687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718135687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718135687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718135687 ""}  } { { "brick_rom.vhd" "" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/brick_rom.vhd" 60 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1540718135687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8d34.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8d34.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8d34 " "Found entity 1: altsyncram_8d34" {  } { { "db/altsyncram_8d34.tdf" "" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/db/altsyncram_8d34.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540718135764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540718135764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_8d34 afficheur:inst1\|memory_brick:inst1\|brick_rom:inst7\|altsyncram:altsyncram_component\|altsyncram_8d34:auto_generated " "Elaborating entity \"altsyncram_8d34\" for hierarchy \"afficheur:inst1\|memory_brick:inst1\|brick_rom:inst7\|altsyncram:altsyncram_component\|altsyncram_8d34:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540718135770 ""}
{ "Warning" "WMIO_MIO_MIF_REINITIALIZED_WARNING" "3200 4096 3200 10 " "3200 out of 4096 addresses are reinitialized. The latest initialized data will replace the existing data. There are 3200 warnings found, and 10 warnings are reported." { { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "0 " "Memory Initialization File address 0 is reinitialized" {  } { { "" "" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/" 8 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1540718135862 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "1 " "Memory Initialization File address 1 is reinitialized" {  } { { "" "" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/" 9 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1540718135862 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "2 " "Memory Initialization File address 2 is reinitialized" {  } { { "" "" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/" 10 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1540718135862 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "3 " "Memory Initialization File address 3 is reinitialized" {  } { { "" "" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/" 11 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1540718135862 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "4 " "Memory Initialization File address 4 is reinitialized" {  } { { "" "" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/" 12 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1540718135862 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "5 " "Memory Initialization File address 5 is reinitialized" {  } { { "" "" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/" 13 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1540718135862 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "6 " "Memory Initialization File address 6 is reinitialized" {  } { { "" "" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/" 14 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1540718135862 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "7 " "Memory Initialization File address 7 is reinitialized" {  } { { "" "" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/" 15 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1540718135862 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "8 " "Memory Initialization File address 8 is reinitialized" {  } { { "" "" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/" 16 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1540718135862 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "9 " "Memory Initialization File address 9 is reinitialized" {  } { { "" "" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/" 17 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1540718135862 ""}  } { { "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/image/bricks_noir.mif" "" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/image/bricks_noir.mif" 1 -1 0 } }  } 0 113031 "%1!u! out of %2!d! addresses are reinitialized. The latest initialized data will replace the existing data. There are %3!u! warnings found, and %4!u! warnings are reported." 0 0 "Analysis & Synthesis" 0 -1 1540718135862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory_platform afficheur:inst1\|memory_platform:inst4 " "Elaborating entity \"memory_platform\" for hierarchy \"afficheur:inst1\|memory_platform:inst4\"" {  } { { "afficheur.bdf" "inst4" { Schematic "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/afficheur.bdf" { { 296 752 944 392 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540718136044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_platform afficheur:inst1\|memory_platform:inst4\|mux_platform:inst1 " "Elaborating entity \"mux_platform\" for hierarchy \"afficheur:inst1\|memory_platform:inst4\|mux_platform:inst1\"" {  } { { "memory_platform.bdf" "inst1" { Schematic "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/memory_platform.bdf" { { 208 744 936 320 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540718136063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX afficheur:inst1\|memory_platform:inst4\|mux_platform:inst1\|LPM_MUX:LPM_MUX_component " "Elaborating entity \"LPM_MUX\" for hierarchy \"afficheur:inst1\|memory_platform:inst4\|mux_platform:inst1\|LPM_MUX:LPM_MUX_component\"" {  } { { "mux_platform.vhd" "LPM_MUX_component" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/mux_platform.vhd" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540718136091 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "afficheur:inst1\|memory_platform:inst4\|mux_platform:inst1\|LPM_MUX:LPM_MUX_component " "Elaborated megafunction instantiation \"afficheur:inst1\|memory_platform:inst4\|mux_platform:inst1\|LPM_MUX:LPM_MUX_component\"" {  } { { "mux_platform.vhd" "" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/mux_platform.vhd" 95 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540718136110 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "afficheur:inst1\|memory_platform:inst4\|mux_platform:inst1\|LPM_MUX:LPM_MUX_component " "Instantiated megafunction \"afficheur:inst1\|memory_platform:inst4\|mux_platform:inst1\|LPM_MUX:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 12 " "Parameter \"LPM_WIDTH\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718136110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 2 " "Parameter \"LPM_SIZE\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718136110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718136110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718136110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718136110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718136110 ""}  } { { "mux_platform.vhd" "" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/mux_platform.vhd" 95 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1540718136110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_m1e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_m1e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_m1e " "Found entity 1: mux_m1e" {  } { { "db/mux_m1e.tdf" "" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/db/mux_m1e.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540718136177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540718136177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_m1e afficheur:inst1\|memory_platform:inst4\|mux_platform:inst1\|LPM_MUX:LPM_MUX_component\|mux_m1e:auto_generated " "Elaborating entity \"mux_m1e\" for hierarchy \"afficheur:inst1\|memory_platform:inst4\|mux_platform:inst1\|LPM_MUX:LPM_MUX_component\|mux_m1e:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540718136182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_rom afficheur:inst1\|memory_platform:inst4\|platform_rom:inst " "Elaborating entity \"platform_rom\" for hierarchy \"afficheur:inst1\|memory_platform:inst4\|platform_rom:inst\"" {  } { { "memory_platform.bdf" "inst" { Schematic "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/memory_platform.bdf" { { 224 336 520 304 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540718136231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram afficheur:inst1\|memory_platform:inst4\|platform_rom:inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"afficheur:inst1\|memory_platform:inst4\|platform_rom:inst\|altsyncram:altsyncram_component\"" {  } { { "platform_rom.vhd" "altsyncram_component" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/platform_rom.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540718136265 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "afficheur:inst1\|memory_platform:inst4\|platform_rom:inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"afficheur:inst1\|memory_platform:inst4\|platform_rom:inst\|altsyncram:altsyncram_component\"" {  } { { "platform_rom.vhd" "" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/platform_rom.vhd" 59 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540718136290 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "afficheur:inst1\|memory_platform:inst4\|platform_rom:inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"afficheur:inst1\|memory_platform:inst4\|platform_rom:inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718136290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718136290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718136290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718136290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718136290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718136290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718136290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718136290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718136290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718136290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718136290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718136290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718136290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718136290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718136290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718136290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718136290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718136290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718136290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718136290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./image/plateforme.mif " "Parameter \"init_file\" = \"./image/plateforme.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718136290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718136290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718136290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718136290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718136290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718136290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718136290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718136290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718136290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718136290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718136290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718136290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718136290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718136290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718136290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718136290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718136290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718136290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 12 " "Parameter \"width_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718136290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718136290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718136290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718136290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718136290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718136290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718136290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718136290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718136290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718136290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718136290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718136290 ""}  } { { "platform_rom.vhd" "" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/platform_rom.vhd" 59 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1540718136290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2a34.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2a34.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2a34 " "Found entity 1: altsyncram_2a34" {  } { { "db/altsyncram_2a34.tdf" "" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/db/altsyncram_2a34.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540718136382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540718136382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_2a34 afficheur:inst1\|memory_platform:inst4\|platform_rom:inst\|altsyncram:altsyncram_component\|altsyncram_2a34:auto_generated " "Elaborating entity \"altsyncram_2a34\" for hierarchy \"afficheur:inst1\|memory_platform:inst4\|platform_rom:inst\|altsyncram:altsyncram_component\|altsyncram_2a34:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540718136388 ""}
{ "Warning" "WMIO_MIO_MIF_REINITIALIZED_WARNING" "2400 4096 2400 10 " "2400 out of 4096 addresses are reinitialized. The latest initialized data will replace the existing data. There are 2400 warnings found, and 10 warnings are reported." { { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "0 " "Memory Initialization File address 0 is reinitialized" {  } { { "" "" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/" 8 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1540718136419 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "1 " "Memory Initialization File address 1 is reinitialized" {  } { { "" "" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/" 9 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1540718136419 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "2 " "Memory Initialization File address 2 is reinitialized" {  } { { "" "" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/" 10 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1540718136419 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "3 " "Memory Initialization File address 3 is reinitialized" {  } { { "" "" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/" 11 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1540718136419 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "4 " "Memory Initialization File address 4 is reinitialized" {  } { { "" "" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/" 12 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1540718136419 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "5 " "Memory Initialization File address 5 is reinitialized" {  } { { "" "" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/" 13 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1540718136419 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "6 " "Memory Initialization File address 6 is reinitialized" {  } { { "" "" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/" 14 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1540718136419 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "7 " "Memory Initialization File address 7 is reinitialized" {  } { { "" "" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/" 15 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1540718136419 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "8 " "Memory Initialization File address 8 is reinitialized" {  } { { "" "" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/" 16 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1540718136419 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "9 " "Memory Initialization File address 9 is reinitialized" {  } { { "" "" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/" 17 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1540718136419 ""}  } { { "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/image/plateforme.mif" "" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/image/plateforme.mif" 1 -1 0 } }  } 0 113031 "%1!u! out of %2!d! addresses are reinitialized. The latest initialized data will replace the existing data. There are %3!u! warnings found, and %4!u! warnings are reported." 0 0 "Analysis & Synthesis" 0 -1 1540718136419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "print_plateforme afficheur:inst1\|print_plateforme:inst5 " "Elaborating entity \"print_plateforme\" for hierarchy \"afficheur:inst1\|print_plateforme:inst5\"" {  } { { "afficheur.bdf" "inst5" { Schematic "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/afficheur.bdf" { { 296 512 704 408 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540718136578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory_ball afficheur:inst1\|memory_ball:inst7 " "Elaborating entity \"memory_ball\" for hierarchy \"afficheur:inst1\|memory_ball:inst7\"" {  } { { "afficheur.bdf" "inst7" { Schematic "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/afficheur.bdf" { { 456 752 936 552 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540718136600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_ball afficheur:inst1\|memory_ball:inst7\|mux_ball:inst1 " "Elaborating entity \"mux_ball\" for hierarchy \"afficheur:inst1\|memory_ball:inst7\|mux_ball:inst1\"" {  } { { "memory_ball.bdf" "inst1" { Schematic "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/memory_ball.bdf" { { 264 944 1136 376 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540718136619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ball_rom afficheur:inst1\|memory_ball:inst7\|ball_rom:inst " "Elaborating entity \"ball_rom\" for hierarchy \"afficheur:inst1\|memory_ball:inst7\|ball_rom:inst\"" {  } { { "memory_ball.bdf" "inst" { Schematic "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/memory_ball.bdf" { { 280 568 752 360 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540718136705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram afficheur:inst1\|memory_ball:inst7\|ball_rom:inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"afficheur:inst1\|memory_ball:inst7\|ball_rom:inst\|altsyncram:altsyncram_component\"" {  } { { "ball_rom.vhd" "altsyncram_component" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/ball_rom.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540718136750 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "afficheur:inst1\|memory_ball:inst7\|ball_rom:inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"afficheur:inst1\|memory_ball:inst7\|ball_rom:inst\|altsyncram:altsyncram_component\"" {  } { { "ball_rom.vhd" "" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/ball_rom.vhd" 59 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540718136773 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "afficheur:inst1\|memory_ball:inst7\|ball_rom:inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"afficheur:inst1\|memory_ball:inst7\|ball_rom:inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718136774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718136774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718136774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718136774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718136774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718136774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718136774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718136774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718136774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718136774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718136774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718136774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718136774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718136774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718136774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718136774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718136774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718136774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718136774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718136774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./image/ball.mif " "Parameter \"init_file\" = \"./image/ball.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718136774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718136774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718136774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718136774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718136774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718136774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718136774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718136774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718136774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718136774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718136774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718136774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718136774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718136774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718136774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718136774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718136774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718136774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 12 " "Parameter \"width_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718136774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718136774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718136774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718136774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718136774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718136774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718136774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718136774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718136774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718136774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718136774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718136774 ""}  } { { "ball_rom.vhd" "" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/ball_rom.vhd" 59 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1540718136774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9i24.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9i24.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9i24 " "Found entity 1: altsyncram_9i24" {  } { { "db/altsyncram_9i24.tdf" "" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/db/altsyncram_9i24.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540718136861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540718136861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9i24 afficheur:inst1\|memory_ball:inst7\|ball_rom:inst\|altsyncram:altsyncram_component\|altsyncram_9i24:auto_generated " "Elaborating entity \"altsyncram_9i24\" for hierarchy \"afficheur:inst1\|memory_ball:inst7\|ball_rom:inst\|altsyncram:altsyncram_component\|altsyncram_9i24:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540718136869 ""}
{ "Warning" "WMIO_MIO_MIF_REINITIALIZED_WARNING" "400 512 400 10 " "400 out of 512 addresses are reinitialized. The latest initialized data will replace the existing data. There are 400 warnings found, and 10 warnings are reported." { { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "0 " "Memory Initialization File address 0 is reinitialized" {  } { { "" "" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/" 8 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1540718136875 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "1 " "Memory Initialization File address 1 is reinitialized" {  } { { "" "" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/" 9 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1540718136875 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "2 " "Memory Initialization File address 2 is reinitialized" {  } { { "" "" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/" 10 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1540718136875 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "3 " "Memory Initialization File address 3 is reinitialized" {  } { { "" "" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/" 11 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1540718136875 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "4 " "Memory Initialization File address 4 is reinitialized" {  } { { "" "" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/" 12 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1540718136875 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "5 " "Memory Initialization File address 5 is reinitialized" {  } { { "" "" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/" 13 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1540718136875 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "6 " "Memory Initialization File address 6 is reinitialized" {  } { { "" "" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/" 14 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1540718136875 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "7 " "Memory Initialization File address 7 is reinitialized" {  } { { "" "" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/" 15 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1540718136875 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "8 " "Memory Initialization File address 8 is reinitialized" {  } { { "" "" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/" 16 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1540718136875 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "9 " "Memory Initialization File address 9 is reinitialized" {  } { { "" "" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/" 17 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1540718136875 ""}  } { { "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/image/ball.mif" "" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/image/ball.mif" 1 -1 0 } }  } 0 113031 "%1!u! out of %2!d! addresses are reinitialized. The latest initialized data will replace the existing data. There are %3!u! warnings found, and %4!u! warnings are reported." 0 0 "Analysis & Synthesis" 0 -1 1540718136875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "print_ball afficheur:inst1\|print_ball:inst8 " "Elaborating entity \"print_ball\" for hierarchy \"afficheur:inst1\|print_ball:inst8\"" {  } { { "afficheur.bdf" "inst8" { Schematic "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/afficheur.bdf" { { 456 520 704 600 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540718137048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "move_plateforme move_plateforme:inst " "Elaborating entity \"move_plateforme\" for hierarchy \"move_plateforme:inst\"" {  } { { "main.bdf" "inst" { Schematic "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/main.bdf" { { 32 408 592 144 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540718137088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vpg_xxx vpg_xxx:inst8 " "Elaborating entity \"vpg_xxx\" for hierarchy \"vpg_xxx:inst8\"" {  } { { "main.bdf" "inst8" { Schematic "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/main.bdf" { { 1024 344 536 1168 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540718137109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hdmi_generator vpg_xxx:inst8\|hdmi_generator:u_vga_generator " "Elaborating entity \"hdmi_generator\" for hierarchy \"vpg_xxx:inst8\|hdmi_generator:u_vga_generator\"" {  } { { "hdmi/vpg_xxx.v" "u_vga_generator" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/hdmi/vpg_xxx.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540718137133 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "v_act_d hdmi_generator.v(33) " "Verilog HDL or VHDL warning at hdmi_generator.v(33): object \"v_act_d\" assigned a value but never read" {  } { { "hdmi/hdmi_generator.v" "" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/hdmi/hdmi_generator.v" 33 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1540718137134 "|main|vpg_xxx:inst8|hdmi_generator:u_vga_generator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_test_25 pll_test_25:inst100 " "Elaborating entity \"pll_test_25\" for hierarchy \"pll_test_25:inst100\"" {  } { { "main.bdf" "inst100" { Schematic "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/main.bdf" { { 984 128 288 1128 "inst100" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540718137201 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_test_25_0002 pll_test_25:inst100\|pll_test_25_0002:pll_test_25_inst " "Elaborating entity \"pll_test_25_0002\" for hierarchy \"pll_test_25:inst100\|pll_test_25_0002:pll_test_25_inst\"" {  } { { "pll_test_25.vhd" "pll_test_25_inst" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/pll_test_25.vhd" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540718137222 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll pll_test_25:inst100\|pll_test_25_0002:pll_test_25_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"pll_test_25:inst100\|pll_test_25_0002:pll_test_25_inst\|altera_pll:altera_pll_i\"" {  } { { "pll_test_25/pll_test_25_0002.v" "altera_pll_i" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/pll_test_25/pll_test_25_0002.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540718137410 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1540718137427 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll_test_25:inst100\|pll_test_25_0002:pll_test_25_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"pll_test_25:inst100\|pll_test_25_0002:pll_test_25_inst\|altera_pll:altera_pll_i\"" {  } { { "pll_test_25/pll_test_25_0002.v" "" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/pll_test_25/pll_test_25_0002.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540718137449 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll_test_25:inst100\|pll_test_25_0002:pll_test_25_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"pll_test_25:inst100\|pll_test_25_0002:pll_test_25_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718137450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718137450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718137450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718137450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 25.000000 MHz " "Parameter \"output_clock_frequency0\" = \"25.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718137450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718137450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718137450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718137450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718137450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718137450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718137450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718137450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718137450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718137450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718137450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718137450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718137450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718137450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718137450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718137450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718137450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718137450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718137450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718137450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718137450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718137450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718137450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718137450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718137450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718137450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718137450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718137450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718137450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718137450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718137450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718137450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718137450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718137450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718137450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718137450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718137450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718137450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718137450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718137450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718137450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718137450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718137450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718137450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718137450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718137450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718137450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718137450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718137450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718137450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718137450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718137450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718137450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718137450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718137450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718137450 ""}  } { { "pll_test_25/pll_test_25_0002.v" "" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/pll_test_25/pll_test_25_0002.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1540718137450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "start_gestion start_gestion:inst12 " "Elaborating entity \"start_gestion\" for hierarchy \"start_gestion:inst12\"" {  } { { "main.bdf" "inst12" { Schematic "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/main.bdf" { { 1264 344 512 1376 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540718137463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Compteur_score Compteur_score:inst4 " "Elaborating entity \"Compteur_score\" for hierarchy \"Compteur_score:inst4\"" {  } { { "main.bdf" "inst4" { Schematic "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/main.bdf" { { 72 968 1248 168 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540718137486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "score Compteur_score:inst4\|score:inst10 " "Elaborating entity \"score\" for hierarchy \"Compteur_score:inst4\|score:inst10\"" {  } { { "Compteur_score.bdf" "inst10" { Schematic "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/Compteur_score.bdf" { { 184 456 704 296 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540718137505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "additionneur Compteur_score:inst4\|additionneur:inst4 " "Elaborating entity \"additionneur\" for hierarchy \"Compteur_score:inst4\|additionneur:inst4\"" {  } { { "Compteur_score.bdf" "inst4" { Schematic "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/Compteur_score.bdf" { { 184 800 984 264 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540718137525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Compteur_score:inst4\|additionneur:inst4\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Compteur_score:inst4\|additionneur:inst4\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "additionneur.v" "LPM_ADD_SUB_component" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/additionneur.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540718137644 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Compteur_score:inst4\|additionneur:inst4\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborated megafunction instantiation \"Compteur_score:inst4\|additionneur:inst4\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "additionneur.v" "" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/additionneur.v" 65 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540718137664 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Compteur_score:inst4\|additionneur:inst4\|lpm_add_sub:LPM_ADD_SUB_component " "Instantiated megafunction \"Compteur_score:inst4\|additionneur:inst4\|lpm_add_sub:LPM_ADD_SUB_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718137665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718137665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718137665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_ADD_SUB " "Parameter \"lpm_type\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718137665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 10 " "Parameter \"lpm_width\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718137665 ""}  } { { "additionneur.v" "" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/additionneur.v" 65 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1540718137665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_pih.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_pih.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_pih " "Found entity 1: add_sub_pih" {  } { { "db/add_sub_pih.tdf" "" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/db/add_sub_pih.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540718137763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540718137763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_pih Compteur_score:inst4\|additionneur:inst4\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_pih:auto_generated " "Elaborating entity \"add_sub_pih\" for hierarchy \"Compteur_score:inst4\|additionneur:inst4\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_pih:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540718137768 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter Compteur_score:inst4\|counter:inst3 " "Elaborating entity \"counter\" for hierarchy \"Compteur_score:inst4\|counter:inst3\"" {  } { { "Compteur_score.bdf" "inst3" { Schematic "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/Compteur_score.bdf" { { 296 504 648 376 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540718137803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter Compteur_score:inst4\|counter:inst3\|lpm_counter:LPM_COUNTER_component " "Elaborating entity \"lpm_counter\" for hierarchy \"Compteur_score:inst4\|counter:inst3\|lpm_counter:LPM_COUNTER_component\"" {  } { { "counter.vhd" "LPM_COUNTER_component" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/counter.vhd" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540718137934 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Compteur_score:inst4\|counter:inst3\|lpm_counter:LPM_COUNTER_component " "Elaborated megafunction instantiation \"Compteur_score:inst4\|counter:inst3\|lpm_counter:LPM_COUNTER_component\"" {  } { { "counter.vhd" "" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/counter.vhd" 73 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540718137957 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Compteur_score:inst4\|counter:inst3\|lpm_counter:LPM_COUNTER_component " "Instantiated megafunction \"Compteur_score:inst4\|counter:inst3\|lpm_counter:LPM_COUNTER_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction DOWN " "Parameter \"lpm_direction\" = \"DOWN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718137957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718137957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718137957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 10 " "Parameter \"lpm_width\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718137957 ""}  } { { "counter.vhd" "" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/counter.vhd" 73 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1540718137957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_sph.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_sph.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_sph " "Found entity 1: cntr_sph" {  } { { "db/cntr_sph.tdf" "" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/db/cntr_sph.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540718138051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540718138051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_sph Compteur_score:inst4\|counter:inst3\|lpm_counter:LPM_COUNTER_component\|cntr_sph:auto_generated " "Elaborating entity \"cntr_sph\" for hierarchy \"Compteur_score:inst4\|counter:inst3\|lpm_counter:LPM_COUNTER_component\|cntr_sph:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540718138055 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_Niosballe_nios2_gen2_0_cpu_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_Niosballe_nios2_gen2_0_cpu_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "Nios_balle/synthesis/submodules/Niosballe_nios2_gen2_0_cpu.v" "the_Niosballe_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/Nios_balle/synthesis/submodules/Niosballe_nios2_gen2_0_cpu.v" 3216 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1540718140556 "|main|Niosballe:inst11|Niosballe_nios2_gen2_0:nios2_gen2_0|Niosballe_nios2_gen2_0_cpu:cpu|Niosballe_nios2_gen2_0_cpu_nios2_oci:the_Niosballe_nios2_gen2_0_cpu_nios2_oci|Niosballe_nios2_gen2_0_cpu_nios2_oci_itrace:the_Niosballe_nios2_gen2_0_cpu_nios2_oci_itrace"}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1540718142230 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2018.10.28.10:15:49 Progress: Loading sldfebae6ce/alt_sld_fab_wrapper_hw.tcl " "2018.10.28.10:15:49 Progress: Loading sldfebae6ce/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540718149032 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540718153780 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540718154097 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540718157022 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540718157227 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540718157429 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540718157659 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540718157705 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540718157722 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1540718158464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldfebae6ce/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldfebae6ce/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldfebae6ce/alt_sld_fab.v" "" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/db/ip/sldfebae6ce/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540718158796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540718158796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldfebae6ce/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldfebae6ce/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldfebae6ce/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/db/ip/sldfebae6ce/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540718158945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540718158945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldfebae6ce/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldfebae6ce/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldfebae6ce/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/db/ip/sldfebae6ce/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540718158960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540718158960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldfebae6ce/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldfebae6ce/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldfebae6ce/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/db/ip/sldfebae6ce/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540718159074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540718159074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldfebae6ce/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldfebae6ce/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldfebae6ce/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/db/ip/sldfebae6ce/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 182 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540718159225 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldfebae6ce/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/db/ip/sldfebae6ce/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540718159225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540718159225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldfebae6ce/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldfebae6ce/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldfebae6ce/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/db/ip/sldfebae6ce/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540718159337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540718159337 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "afficheur:inst1\|print_bricks:inst2\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"afficheur:inst1\|print_bricks:inst2\|Div0\"" {  } { { "print_bricks.vhd" "Div0" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/print_bricks.vhd" 47 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1540718168113 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "afficheur:inst1\|print_bricks:inst2\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"afficheur:inst1\|print_bricks:inst2\|Div1\"" {  } { { "print_bricks.vhd" "Div1" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/print_bricks.vhd" 48 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1540718168113 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1540718168113 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "afficheur:inst1\|print_bricks:inst2\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"afficheur:inst1\|print_bricks:inst2\|lpm_divide:Div0\"" {  } { { "print_bricks.vhd" "" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/print_bricks.vhd" 47 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540718168249 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "afficheur:inst1\|print_bricks:inst2\|lpm_divide:Div0 " "Instantiated megafunction \"afficheur:inst1\|print_bricks:inst2\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 11 " "Parameter \"LPM_WIDTHN\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718168249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718168249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718168249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718168249 ""}  } { { "print_bricks.vhd" "" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/print_bricks.vhd" 47 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1540718168249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ibm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ibm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ibm " "Found entity 1: lpm_divide_ibm" {  } { { "db/lpm_divide_ibm.tdf" "" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/db/lpm_divide_ibm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540718168318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540718168318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_olh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_olh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_olh " "Found entity 1: sign_div_unsign_olh" {  } { { "db/sign_div_unsign_olh.tdf" "" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/db/sign_div_unsign_olh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540718168367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540718168367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_mve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_mve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_mve " "Found entity 1: alt_u_div_mve" {  } { { "db/alt_u_div_mve.tdf" "" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/db/alt_u_div_mve.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540718168482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540718168482 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "afficheur:inst1\|print_bricks:inst2\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"afficheur:inst1\|print_bricks:inst2\|lpm_divide:Div1\"" {  } { { "print_bricks.vhd" "" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/print_bricks.vhd" 48 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540718168584 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "afficheur:inst1\|print_bricks:inst2\|lpm_divide:Div1 " "Instantiated megafunction \"afficheur:inst1\|print_bricks:inst2\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 11 " "Parameter \"LPM_WIDTHN\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718168585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 6 " "Parameter \"LPM_WIDTHD\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718168585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718168585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540718168585 ""}  } { { "print_bricks.vhd" "" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/print_bricks.vhd" 48 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1540718168585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_hbm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_hbm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_hbm " "Found entity 1: lpm_divide_hbm" {  } { { "db/lpm_divide_hbm.tdf" "" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/db/lpm_divide_hbm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540718168657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540718168657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_nlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_nlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_nlh " "Found entity 1: sign_div_unsign_nlh" {  } { { "db/sign_div_unsign_nlh.tdf" "" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/db/sign_div_unsign_nlh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540718168703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540718168703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_kve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_kve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_kve " "Found entity 1: alt_u_div_kve" {  } { { "db/alt_u_div_kve.tdf" "" { Text "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/db/alt_u_div_kve.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540718168758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540718168758 ""}
{ "Warning" "WSGN_USE_OPENCORE_PLUS" "" "Intel FPGA IP Evaluation Mode feature is turned on for the following cores" { { "Warning" "WSGN_FOUND_OCP_CORE" "Nios II Processor (6AF7_00A2) " "\"Nios II Processor (6AF7_00A2)\" will use the Intel FPGA IP Evaluation Mode feature" {  } {  } 0 12190 "\"%1!s!\" will use the Intel FPGA IP Evaluation Mode feature" 0 0 "Design Software" 0 -1 1540718169975 ""}  } {  } 0 12188 "Intel FPGA IP Evaluation Mode feature is turned on for the following cores" 0 0 "Analysis & Synthesis" 0 -1 1540718169975 ""}
{ "Warning" "WSCI_OPENCORE_USER_MSG_ROOT" "" "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature" { { "Warning" "WSCI_OPENCORE_USER_MSG_CORE_ROOT" "Nios II Processor " "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature Nios II Processor" { { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The reset input will be asserted when the evaluation time expires " "The reset input will be asserted when the evaluation time expires" {  } {  } 0 265074 "%1!s!" 0 0 "Design Software" 0 -1 1540718170121 ""}  } {  } 0 265073 "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature %1!s!" 0 0 "Design Software" 0 -1 1540718170121 ""}  } {  } 0 265072 "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature" 0 0 "Analysis & Synthesis" 0 -1 1540718170121 ""}
{ "Warning" "WSCI_OPENCORE_HARD_TIMEOUT_INFO" "1 hour " "Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in 1 hour after device is programmed" {  } {  } 0 265069 "Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in %1!s! after device is programmed" 0 0 "Analysis & Synthesis" 0 -1 1540718170121 ""}
{ "Info" "ISCI_OPENCORE_SOFT_TIMEOUT_INF_INFO" "" "Evaluation period of megafunction that supports Intel FPGA IP Evaluation Mode feature can be extended indefinitely by using tethered operation" {  } {  } 0 265071 "Evaluation period of megafunction that supports Intel FPGA IP Evaluation Mode feature can be extended indefinitely by using tethered operation" 0 0 "Analysis & Synthesis" 0 -1 1540718170121 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1540718170151 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_D\[19\] GND " "Pin \"HDMI_D\[19\]\" is stuck at GND" {  } { { "main.bdf" "" { Schematic "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/main.bdf" { { 864 840 1016 880 "HDMI_D\[23..16\]" "" } { 848 840 1016 864 "HDMI_D\[15..8\]" "" } { 832 840 1016 848 "HDMI_D\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540718173821 "|main|HDMI_D[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_D\[18\] GND " "Pin \"HDMI_D\[18\]\" is stuck at GND" {  } { { "main.bdf" "" { Schematic "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/main.bdf" { { 864 840 1016 880 "HDMI_D\[23..16\]" "" } { 848 840 1016 864 "HDMI_D\[15..8\]" "" } { 832 840 1016 848 "HDMI_D\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540718173821 "|main|HDMI_D[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_D\[17\] GND " "Pin \"HDMI_D\[17\]\" is stuck at GND" {  } { { "main.bdf" "" { Schematic "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/main.bdf" { { 864 840 1016 880 "HDMI_D\[23..16\]" "" } { 848 840 1016 864 "HDMI_D\[15..8\]" "" } { 832 840 1016 848 "HDMI_D\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540718173821 "|main|HDMI_D[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_D\[16\] GND " "Pin \"HDMI_D\[16\]\" is stuck at GND" {  } { { "main.bdf" "" { Schematic "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/main.bdf" { { 864 840 1016 880 "HDMI_D\[23..16\]" "" } { 848 840 1016 864 "HDMI_D\[15..8\]" "" } { 832 840 1016 848 "HDMI_D\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540718173821 "|main|HDMI_D[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_D\[11\] GND " "Pin \"HDMI_D\[11\]\" is stuck at GND" {  } { { "main.bdf" "" { Schematic "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/main.bdf" { { 864 840 1016 880 "HDMI_D\[23..16\]" "" } { 848 840 1016 864 "HDMI_D\[15..8\]" "" } { 832 840 1016 848 "HDMI_D\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540718173821 "|main|HDMI_D[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_D\[10\] GND " "Pin \"HDMI_D\[10\]\" is stuck at GND" {  } { { "main.bdf" "" { Schematic "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/main.bdf" { { 864 840 1016 880 "HDMI_D\[23..16\]" "" } { 848 840 1016 864 "HDMI_D\[15..8\]" "" } { 832 840 1016 848 "HDMI_D\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540718173821 "|main|HDMI_D[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_D\[9\] GND " "Pin \"HDMI_D\[9\]\" is stuck at GND" {  } { { "main.bdf" "" { Schematic "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/main.bdf" { { 864 840 1016 880 "HDMI_D\[23..16\]" "" } { 848 840 1016 864 "HDMI_D\[15..8\]" "" } { 832 840 1016 848 "HDMI_D\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540718173821 "|main|HDMI_D[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_D\[8\] GND " "Pin \"HDMI_D\[8\]\" is stuck at GND" {  } { { "main.bdf" "" { Schematic "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/main.bdf" { { 864 840 1016 880 "HDMI_D\[23..16\]" "" } { 848 840 1016 864 "HDMI_D\[15..8\]" "" } { 832 840 1016 848 "HDMI_D\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540718173821 "|main|HDMI_D[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_D\[3\] GND " "Pin \"HDMI_D\[3\]\" is stuck at GND" {  } { { "main.bdf" "" { Schematic "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/main.bdf" { { 864 840 1016 880 "HDMI_D\[23..16\]" "" } { 848 840 1016 864 "HDMI_D\[15..8\]" "" } { 832 840 1016 848 "HDMI_D\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540718173821 "|main|HDMI_D[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_D\[2\] GND " "Pin \"HDMI_D\[2\]\" is stuck at GND" {  } { { "main.bdf" "" { Schematic "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/main.bdf" { { 864 840 1016 880 "HDMI_D\[23..16\]" "" } { 848 840 1016 864 "HDMI_D\[15..8\]" "" } { 832 840 1016 848 "HDMI_D\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540718173821 "|main|HDMI_D[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_D\[1\] GND " "Pin \"HDMI_D\[1\]\" is stuck at GND" {  } { { "main.bdf" "" { Schematic "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/main.bdf" { { 864 840 1016 880 "HDMI_D\[23..16\]" "" } { 848 840 1016 864 "HDMI_D\[15..8\]" "" } { 832 840 1016 848 "HDMI_D\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540718173821 "|main|HDMI_D[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_D\[0\] GND " "Pin \"HDMI_D\[0\]\" is stuck at GND" {  } { { "main.bdf" "" { Schematic "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/main.bdf" { { 864 840 1016 880 "HDMI_D\[23..16\]" "" } { 848 840 1016 864 "HDMI_D\[15..8\]" "" } { 832 840 1016 848 "HDMI_D\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540718173821 "|main|HDMI_D[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1540718173821 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540718174263 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "152 " "152 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1540718178775 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "pzdyqx:nabboc " "Timing-Driven Synthesis is running on partition \"pzdyqx:nabboc\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540718179153 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/output_files/test_depl_plateforme.map.smsg " "Generated suppressed messages file C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/output_files/test_depl_plateforme.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540718180205 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "16 0 1 0 0 " "Adding 16 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1540718185089 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540718185089 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4857 " "Implemented 4857 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1540718186195 ""} { "Info" "ICUT_CUT_TM_OPINS" "54 " "Implemented 54 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1540718186195 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1540718186195 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4424 " "Implemented 4424 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1540718186195 ""} { "Info" "ICUT_CUT_TM_RAMS" "350 " "Implemented 350 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1540718186195 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1540718186195 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "3 " "Implemented 3 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1540718186195 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1540718186195 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 136 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 136 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5110 " "Peak virtual memory: 5110 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1540718186464 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 28 10:16:26 2018 " "Processing ended: Sun Oct 28 10:16:26 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1540718186464 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:31 " "Elapsed time: 00:01:31" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1540718186464 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:05 " "Total CPU time (on all processors): 00:02:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1540718186464 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1540718186464 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1540718188514 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1540718188520 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 28 10:16:27 2018 " "Processing started: Sun Oct 28 10:16:27 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1540718188520 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1540718188520 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off test_depl_plateforme -c test_depl_plateforme " "Command: quartus_fit --read_settings_files=off --write_settings_files=off test_depl_plateforme -c test_depl_plateforme" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1540718188520 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1540718188693 ""}
{ "Info" "0" "" "Project  = test_depl_plateforme" {  } {  } 0 0 "Project  = test_depl_plateforme" 0 0 "Fitter" 0 0 1540718188694 ""}
{ "Info" "0" "" "Revision = test_depl_plateforme" {  } {  } 0 0 "Revision = test_depl_plateforme" 0 0 "Fitter" 0 0 1540718188694 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1540718189025 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1540718189026 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "test_depl_plateforme 5CGXFC5C6F27C7 " "Selected device 5CGXFC5C6F27C7 for design \"test_depl_plateforme\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1540718189108 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1540718189185 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1540718189185 ""}
{ "Warning" "WCUT_CUT_GENERIC_PLL_LOCKED_MISSING" "LOCKED FBOUTCLK pll_test_25:inst100\|pll_test_25_0002:pll_test_25_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "LOCKED port on the PLL is not properly connected on instance \"pll_test_25:inst100\|pll_test_25_0002:pll_test_25_inst\|altera_pll:altera_pll_i\|general\[0\].gpll\". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." {  } {  } 0 21300 "%1!s! port on the PLL is not properly connected on instance \"%3!s!\". The %1!s! port on the PLL should be connected when the %2!s! port is connected. Although it is unnecessary to connect the %1!s! signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." 0 0 "Fitter" 0 -1 1540718189359 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1540718190089 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1540718190123 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1540718191046 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1540718191324 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1540718199635 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "2 s (2 global) " "Promoted 2 clocks (2 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "pll_test_25:inst100\|pll_test_25_0002:pll_test_25_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 54 global CLKCTRL_G8 " "pll_test_25:inst100\|pll_test_25_0002:pll_test_25_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 with 54 fanout uses global clock CLKCTRL_G8" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1540718200057 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLK~inputCLKENA0 2626 global CLKCTRL_G11 " "CLK~inputCLKENA0 with 2626 fanout uses global clock CLKCTRL_G11" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1540718200057 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1540718200057 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1540718200058 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "GHVD5181 " "Entity GHVD5181" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\] " "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1540718201900 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1540718201900 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1540718201900 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1540718201900 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1540718201900 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1540718201900 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1540718201900 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1540718201900 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1540718201900 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical BITP7563_0\] " "set_disable_timing \[get_cells -hierarchical BITP7563_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1540718201900 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1540718201900 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1540718201900 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1540718201900 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1540718201900 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1540718201900 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1540718201900 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1540718201900 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1540718201900 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1540718201900 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1540718201900 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1540718201900 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1540718201900 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1540718201900 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1540718201900 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1540718201900 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1540718201900 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1540718201900 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1540718201900 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1540718201900 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1540718201900 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1540718201900 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1540718201900 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1540718201900 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1540718201900 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1540718201900 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1540718201900 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1540718201900 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1540718201900 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1540718201900 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1540718201900 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "pzdyqx_impl " "Entity pzdyqx_impl" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\] " "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1540718201900 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1540718201900 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1540718201900 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1540718201900 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1540718201900 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1540718201900 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1540718201900 ""}
{ "Info" "ISTA_SDC_FOUND" "Nios_balle/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'Nios_balle/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1540718201980 ""}
{ "Info" "ISTA_SDC_FOUND" "Nios_balle/synthesis/submodules/Niosballe_nios2_gen2_0_cpu.sdc " "Reading SDC File: 'Nios_balle/synthesis/submodules/Niosballe_nios2_gen2_0_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1540718201995 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLK " "Node: CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Niosballe:inst11\|Niosballe_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sram_de2_0_s0_cmd_width_adapter\|byteen_reg\[0\] CLK " "Register Niosballe:inst11\|Niosballe_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sram_de2_0_s0_cmd_width_adapter\|byteen_reg\[0\] is being clocked by CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1540718202040 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1540718202040 "|main|CLK"}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1540718202130 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1540718202130 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: inst100\|pll_test_25_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst100\|pll_test_25_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1540718202144 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1540718202144 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1540718202145 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1540718202145 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1540718202145 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  33.333 altera_reserved_tck " "  33.333 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1540718202145 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1540718202145 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1540718202356 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1540718202367 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1540718202391 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1540718202412 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1540718202450 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1540718202461 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1540718203130 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "10 Block RAM " "Packed 10 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1540718203142 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "80 DSP block " "Packed 80 registers into blocks of type DSP block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1540718203142 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "16 " "Created 16 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1540718203142 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1540718203142 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:13 " "Fitter preparation operations ending: elapsed time is 00:00:13" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1540718203494 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1540718209491 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1540718210772 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:27 " "Fitter placement preparation operations ending: elapsed time is 00:00:27" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1540718236185 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1540718260947 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1540718266536 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:06 " "Fitter placement operations ending: elapsed time is 00:00:06" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1540718266536 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1540718269829 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "19 X11_Y24 X22_Y36 " "Router estimated peak interconnect usage is 19% of the available device resources in the region that extends from location X11_Y24 to location X22_Y36" {  } { { "loc" "" { Generic "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/" { { 1 { 0 "Router estimated peak interconnect usage is 19% of the available device resources in the region that extends from location X11_Y24 to location X22_Y36"} { { 12 { 0 ""} 11 24 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1540718280477 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1540718280477 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1540718320716 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1540718320716 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:45 " "Fitter routing operations ending: elapsed time is 00:00:45" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1540718320723 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 4.36 " "Total time spent on timing analysis during the Fitter is 4.36 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1540718330623 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1540718330721 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1540718335889 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1540718335893 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1540718343069 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:26 " "Fitter post-fit operations ending: elapsed time is 00:00:26" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1540718356723 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/output_files/test_depl_plateforme.fit.smsg " "Generated suppressed messages file C:/Users/paulb/Desktop/Supelec/Projets/AA_PROJET_FPGA_3/output_files/test_depl_plateforme.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1540718357711 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6260 " "Peak virtual memory: 6260 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1540718361316 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 28 10:19:21 2018 " "Processing ended: Sun Oct 28 10:19:21 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1540718361316 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:54 " "Elapsed time: 00:02:54" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1540718361316 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:04:55 " "Total CPU time (on all processors): 00:04:55" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1540718361316 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1540718361316 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1540718363842 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1540718363848 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 28 10:19:23 2018 " "Processing started: Sun Oct 28 10:19:23 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1540718363848 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1540718363848 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off test_depl_plateforme -c test_depl_plateforme " "Command: quartus_asm --read_settings_files=off --write_settings_files=off test_depl_plateforme -c test_depl_plateforme" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1540718363848 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1540718366314 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1540718377168 ""}
{ "Info" "IASM_ASM_USED_TIME_LIMITED_CORE" "" "Design contains a time-limited core -- only a single, time-limited programming file can be generated" {  } {  } 0 115017 "Design contains a time-limited core -- only a single, time-limited programming file can be generated" 0 0 "Assembler" 0 -1 1540718377259 ""}
{ "Warning" "WPGMIO_CAN_NOT_CONVERT_TIME_LIMITED_SOF" "" "Can't convert time-limited SOF into POF, HEX File, TTF, or RBF" {  } {  } 0 210042 "Can't convert time-limited SOF into POF, HEX File, TTF, or RBF" 0 0 "Assembler" 0 -1 1540718377797 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 2 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4897 " "Peak virtual memory: 4897 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1540718378018 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 28 10:19:38 2018 " "Processing ended: Sun Oct 28 10:19:38 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1540718378018 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1540718378018 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1540718378018 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1540718378018 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1540718378776 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1540718380029 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1540718380035 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 28 10:19:39 2018 " "Processing started: Sun Oct 28 10:19:39 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1540718380035 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1540718380035 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta test_depl_plateforme -c test_depl_plateforme " "Command: quartus_sta test_depl_plateforme -c test_depl_plateforme" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1540718380035 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1540718381195 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1540718383412 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1540718383412 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1540718383477 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1540718383477 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "GHVD5181 " "Entity GHVD5181" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\] " "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1540718384608 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1540718384608 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1540718384608 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1540718384608 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1540718384608 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1540718384608 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1540718384608 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1540718384608 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1540718384608 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical BITP7563_0\] " "set_disable_timing \[get_cells -hierarchical BITP7563_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1540718384608 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1540718384608 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1540718384608 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1540718384608 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1540718384608 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1540718384608 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1540718384608 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1540718384608 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1540718384608 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1540718384608 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1540718384608 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1540718384608 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1540718384608 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1540718384608 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1540718384608 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1540718384608 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1540718384608 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1540718384608 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1540718384608 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1540718384608 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1540718384608 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1540718384608 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1540718384608 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1540718384608 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1540718384608 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1540718384608 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1540718384608 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1540718384608 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1540718384608 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1540718384608 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1540718384608 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "pzdyqx_impl " "Entity pzdyqx_impl" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\] " "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1540718384608 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1540718384608 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1540718384608 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1540718384608 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1540718384608 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1540718384608 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1540718384608 ""}
{ "Info" "ISTA_SDC_FOUND" "Nios_balle/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'Nios_balle/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1540718384704 ""}
{ "Info" "ISTA_SDC_FOUND" "Nios_balle/synthesis/submodules/Niosballe_nios2_gen2_0_cpu.sdc " "Reading SDC File: 'Nios_balle/synthesis/submodules/Niosballe_nios2_gen2_0_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1540718384723 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLK " "Node: CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Niosballe:inst11\|Niosballe_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sram_de2_0_s0_cmd_width_adapter\|byteen_reg\[0\] CLK " "Register Niosballe:inst11\|Niosballe_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sram_de2_0_s0_cmd_width_adapter\|byteen_reg\[0\] is being clocked by CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1540718384788 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1540718384788 "|main|CLK"}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1540718384843 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1540718385050 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: inst100\|pll_test_25_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst100\|pll_test_25_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1540718385062 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1540718385062 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1540718385063 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1540718385109 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 9.819 " "Worst-case setup slack is 9.819" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1540718385207 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1540718385207 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.819               0.000 altera_reserved_tck  " "    9.819               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1540718385207 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1540718385207 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.308 " "Worst-case hold slack is 0.308" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1540718385254 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1540718385254 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.308               0.000 altera_reserved_tck  " "    0.308               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1540718385254 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1540718385254 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 14.133 " "Worst-case recovery slack is 14.133" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1540718385323 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1540718385323 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.133               0.000 altera_reserved_tck  " "   14.133               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1540718385323 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1540718385323 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.745 " "Worst-case removal slack is 0.745" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1540718385371 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1540718385371 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.745               0.000 altera_reserved_tck  " "    0.745               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1540718385371 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1540718385371 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 15.693 " "Worst-case minimum pulse width slack is 15.693" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1540718385407 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1540718385407 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.693               0.000 altera_reserved_tck  " "   15.693               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1540718385407 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1540718385407 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1540718385462 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1540718385462 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1540718385462 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1540718385462 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1540718385462 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 62.137 ns " "Worst Case Available Settling Time: 62.137 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1540718385462 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1540718385462 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1540718385462 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 7.8 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 7.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1540718385462 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1540718385462 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1540718385462 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1540718385462 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1540718385515 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1540718385585 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1540718394136 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLK " "Node: CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Niosballe:inst11\|Niosballe_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sram_de2_0_s0_cmd_width_adapter\|byteen_reg\[0\] CLK " "Register Niosballe:inst11\|Niosballe_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sram_de2_0_s0_cmd_width_adapter\|byteen_reg\[0\] is being clocked by CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1540718394746 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1540718394746 "|main|CLK"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1540718394955 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: inst100\|pll_test_25_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst100\|pll_test_25_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1540718394964 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1540718394964 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 9.985 " "Worst-case setup slack is 9.985" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1540718395049 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1540718395049 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.985               0.000 altera_reserved_tck  " "    9.985               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1540718395049 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1540718395049 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.308 " "Worst-case hold slack is 0.308" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1540718395069 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1540718395069 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.308               0.000 altera_reserved_tck  " "    0.308               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1540718395069 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1540718395069 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 14.286 " "Worst-case recovery slack is 14.286" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1540718395078 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1540718395078 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.286               0.000 altera_reserved_tck  " "   14.286               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1540718395078 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1540718395078 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.691 " "Worst-case removal slack is 0.691" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1540718395089 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1540718395089 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.691               0.000 altera_reserved_tck  " "    0.691               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1540718395089 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1540718395089 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 15.680 " "Worst-case minimum pulse width slack is 15.680" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1540718395097 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1540718395097 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.680               0.000 altera_reserved_tck  " "   15.680               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1540718395097 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1540718395097 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1540718395131 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1540718395131 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1540718395131 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1540718395131 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1540718395131 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 62.173 ns " "Worst Case Available Settling Time: 62.173 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1540718395131 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1540718395131 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1540718395131 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2.4 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2.4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1540718395131 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1540718395131 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1540718395131 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1540718395131 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1540718395148 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1540718395683 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1540718402521 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLK " "Node: CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Niosballe:inst11\|Niosballe_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sram_de2_0_s0_cmd_width_adapter\|byteen_reg\[0\] CLK " "Register Niosballe:inst11\|Niosballe_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sram_de2_0_s0_cmd_width_adapter\|byteen_reg\[0\] is being clocked by CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1540718402988 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1540718402988 "|main|CLK"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1540718403206 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: inst100\|pll_test_25_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst100\|pll_test_25_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1540718403214 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1540718403214 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 13.198 " "Worst-case setup slack is 13.198" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1540718403229 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1540718403229 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.198               0.000 altera_reserved_tck  " "   13.198               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1540718403229 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1540718403229 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.087 " "Worst-case hold slack is 0.087" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1540718403244 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1540718403244 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.087               0.000 altera_reserved_tck  " "    0.087               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1540718403244 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1540718403244 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 15.615 " "Worst-case recovery slack is 15.615" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1540718403255 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1540718403255 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.615               0.000 altera_reserved_tck  " "   15.615               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1540718403255 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1540718403255 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.294 " "Worst-case removal slack is 0.294" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1540718403267 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1540718403267 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.294               0.000 altera_reserved_tck  " "    0.294               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1540718403267 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1540718403267 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 15.728 " "Worst-case minimum pulse width slack is 15.728" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1540718403274 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1540718403274 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.728               0.000 altera_reserved_tck  " "   15.728               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1540718403274 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1540718403274 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1540718403309 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1540718403309 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1540718403309 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1540718403309 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1540718403309 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 63.891 ns " "Worst Case Available Settling Time: 63.891 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1540718403309 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1540718403309 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1540718403309 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 7.8 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 7.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1540718403309 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1540718403309 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1540718403309 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1540718403309 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1540718403319 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLK " "Node: CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Niosballe:inst11\|Niosballe_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sram_de2_0_s0_cmd_width_adapter\|byteen_reg\[0\] CLK " "Register Niosballe:inst11\|Niosballe_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sram_de2_0_s0_cmd_width_adapter\|byteen_reg\[0\] is being clocked by CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1540718403718 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1540718403718 "|main|CLK"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1540718403929 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: inst100\|pll_test_25_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst100\|pll_test_25_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1540718403938 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1540718403938 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 13.577 " "Worst-case setup slack is 13.577" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1540718403992 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1540718403992 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.577               0.000 altera_reserved_tck  " "   13.577               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1540718403992 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1540718403992 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.068 " "Worst-case hold slack is 0.068" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1540718404008 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1540718404008 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.068               0.000 altera_reserved_tck  " "    0.068               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1540718404008 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1540718404008 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 15.766 " "Worst-case recovery slack is 15.766" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1540718404022 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1540718404022 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.766               0.000 altera_reserved_tck  " "   15.766               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1540718404022 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1540718404022 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.257 " "Worst-case removal slack is 0.257" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1540718404051 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1540718404051 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.257               0.000 altera_reserved_tck  " "    0.257               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1540718404051 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1540718404051 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 15.748 " "Worst-case minimum pulse width slack is 15.748" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1540718404087 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1540718404087 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.748               0.000 altera_reserved_tck  " "   15.748               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1540718404087 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1540718404087 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1540718404122 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1540718404122 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1540718404122 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1540718404122 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1540718404122 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 64.081 ns " "Worst Case Available Settling Time: 64.081 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1540718404122 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1540718404122 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1540718404122 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2.4 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2.4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1540718404122 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1540718404122 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1540718404122 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1540718404122 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1540718407107 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1540718407111 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 13 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5307 " "Peak virtual memory: 5307 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1540718407414 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 28 10:20:07 2018 " "Processing ended: Sun Oct 28 10:20:07 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1540718407414 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:28 " "Elapsed time: 00:00:28" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1540718407414 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:34 " "Total CPU time (on all processors): 00:00:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1540718407414 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1540718407414 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 158 s " "Quartus Prime Full Compilation was successful. 0 errors, 158 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1540718408348 ""}
