

================================================================
== Vitis HLS Report for 'Reset'
================================================================
* Date:           Wed Jan 17 08:24:24 2024

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        DynMap
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z035-ffg676-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.292 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     6455|     6480|  64.550 us|  64.800 us|  6455|  6480|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------------------------------------+----------------------------------------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |                                                                                 |                                                                      |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
        |                                     Instance                                    |                                Module                                |   min   |   max   |    min    |    max    |  min |  max |   Type  |
        +---------------------------------------------------------------------------------+----------------------------------------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |grp_Reset_Pipeline_VITIS_LOOP_685_5_VITIS_LOOP_686_6_VITIS_LOOP_687_7_fu_189     |Reset_Pipeline_VITIS_LOOP_685_5_VITIS_LOOP_686_6_VITIS_LOOP_687_7     |     6404|     6404|  64.040 us|  64.040 us|  6404|  6404|       no|
        |grp_Reset_Pipeline_VITIS_LOOP_692_8_VITIS_LOOP_693_9_fu_195                      |Reset_Pipeline_VITIS_LOOP_692_8_VITIS_LOOP_693_9                      |     1602|     1602|  16.020 us|  16.020 us|  1602|  1602|       no|
        |grp_Reset_Pipeline_VITIS_LOOP_697_10_VITIS_LOOP_698_11_VITIS_LOOP_699_12_fu_201  |Reset_Pipeline_VITIS_LOOP_697_10_VITIS_LOOP_698_11_VITIS_LOOP_699_12  |     5122|     5122|  51.220 us|  51.220 us|  5122|  5122|       no|
        |grp_Reset_Pipeline_VITIS_LOOP_704_13_fu_207                                      |Reset_Pipeline_VITIS_LOOP_704_13                                      |       19|       44|   0.190 us|   0.440 us|    19|    44|       no|
        |grp_Reset_Pipeline_VITIS_LOOP_707_14_fu_217                                      |Reset_Pipeline_VITIS_LOOP_707_14                                      |      102|      102|   1.020 us|   1.020 us|   102|   102|       no|
        |grp_Reset_Pipeline_VITIS_LOOP_713_16_fu_223                                      |Reset_Pipeline_VITIS_LOOP_713_16                                      |      102|      102|   1.020 us|   1.020 us|   102|   102|       no|
        |grp_Reset_Pipeline_VITIS_LOOP_716_17_fu_229                                      |Reset_Pipeline_VITIS_LOOP_716_17                                      |      102|      102|   1.020 us|   1.020 us|   102|   102|       no|
        |grp_Reset_Pipeline_VITIS_LOOP_722_19_VITIS_LOOP_724_20_fu_235                    |Reset_Pipeline_VITIS_LOOP_722_19_VITIS_LOOP_724_20                    |      174|      424|   1.740 us|   4.240 us|   174|   424|       no|
        |grp_Reset_Pipeline_VITIS_LOOP_734_21_VITIS_LOOP_736_22_fu_245                    |Reset_Pipeline_VITIS_LOOP_734_21_VITIS_LOOP_736_22                    |      344|      844|   3.440 us|   8.440 us|   344|   844|       no|
        |grp_Reset_Pipeline_VITIS_LOOP_710_15_fu_255                                      |Reset_Pipeline_VITIS_LOOP_710_15                                      |       19|       44|   0.190 us|   0.440 us|    19|    44|       no|
        +---------------------------------------------------------------------------------+----------------------------------------------------------------------+---------+---------+-----------+-----------+------+------+---------+

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_674_1  |       10|       10|         1|          -|          -|    10|        no|
        |- VITIS_LOOP_677_2  |       16|       16|         1|          -|          -|    16|        no|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+--------+-----+
|       Name      | BRAM_18K| DSP |   FF   |   LUT  | URAM|
+-----------------+---------+-----+--------+--------+-----+
|DSP              |        -|    -|       -|       -|    -|
|Expression       |        -|    -|       0|      40|    -|
|FIFO             |        -|    -|       -|       -|    -|
|Instance         |       12|    1|     548|    1282|    -|
|Memory           |        -|    -|       -|       -|    -|
|Multiplexer      |        -|    -|       -|      51|    -|
|Register         |        -|    -|      60|       -|    -|
+-----------------+---------+-----+--------+--------+-----+
|Total            |       12|    1|     608|    1373|    0|
+-----------------+---------+-----+--------+--------+-----+
|Available        |     1000|  900|  343800|  171900|    0|
+-----------------+---------+-----+--------+--------+-----+
|Utilization (%)  |        1|   ~0|      ~0|      ~0|    0|
+-----------------+---------+-----+--------+--------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------------------------------------------+----------------------------------------------------------------------+---------+----+-----+-----+-----+
    |                                     Instance                                    |                                Module                                | BRAM_18K| DSP|  FF | LUT | URAM|
    +---------------------------------------------------------------------------------+----------------------------------------------------------------------+---------+----+-----+-----+-----+
    |grp_Reset_Pipeline_VITIS_LOOP_685_5_VITIS_LOOP_686_6_VITIS_LOOP_687_7_fu_189     |Reset_Pipeline_VITIS_LOOP_685_5_VITIS_LOOP_686_6_VITIS_LOOP_687_7     |        0|   1|   54|  199|    0|
    |grp_Reset_Pipeline_VITIS_LOOP_692_8_VITIS_LOOP_693_9_fu_195                      |Reset_Pipeline_VITIS_LOOP_692_8_VITIS_LOOP_693_9                      |        0|   0|   25|  119|    0|
    |grp_Reset_Pipeline_VITIS_LOOP_697_10_VITIS_LOOP_698_11_VITIS_LOOP_699_12_fu_201  |Reset_Pipeline_VITIS_LOOP_697_10_VITIS_LOOP_698_11_VITIS_LOOP_699_12  |        0|   0|   56|  187|    0|
    |grp_Reset_Pipeline_VITIS_LOOP_704_13_fu_207                                      |Reset_Pipeline_VITIS_LOOP_704_13                                      |        1|   0|   15|   57|    0|
    |grp_Reset_Pipeline_VITIS_LOOP_707_14_fu_217                                      |Reset_Pipeline_VITIS_LOOP_707_14                                      |        0|   0|    9|   37|    0|
    |grp_Reset_Pipeline_VITIS_LOOP_710_15_fu_255                                      |Reset_Pipeline_VITIS_LOOP_710_15                                      |        1|   0|   15|   57|    0|
    |grp_Reset_Pipeline_VITIS_LOOP_713_16_fu_223                                      |Reset_Pipeline_VITIS_LOOP_713_16                                      |        0|   0|    9|   37|    0|
    |grp_Reset_Pipeline_VITIS_LOOP_716_17_fu_229                                      |Reset_Pipeline_VITIS_LOOP_716_17                                      |        0|   0|    9|   37|    0|
    |grp_Reset_Pipeline_VITIS_LOOP_722_19_VITIS_LOOP_724_20_fu_235                    |Reset_Pipeline_VITIS_LOOP_722_19_VITIS_LOOP_724_20                    |        3|   0|  171|  252|    0|
    |grp_Reset_Pipeline_VITIS_LOOP_734_21_VITIS_LOOP_736_22_fu_245                    |Reset_Pipeline_VITIS_LOOP_734_21_VITIS_LOOP_736_22                    |        7|   0|  185|  259|    0|
    |mul_3ns_8ns_10_1_1_U24                                                           |mul_3ns_8ns_10_1_1                                                    |        0|   0|    0|   41|    0|
    +---------------------------------------------------------------------------------+----------------------------------------------------------------------+---------+----+-----+-----+-----+
    |Total                                                                            |                                                                      |       12|   1|  548| 1282|    0|
    +---------------------------------------------------------------------------------+----------------------------------------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |add_ln674_fu_390_p2              |         +|   0|  0|   6|           4|           1|
    |add_ln677_fu_420_p2              |         +|   0|  0|   7|           5|           1|
    |add_ln722_fu_453_p2              |         +|   0|  0|  10|          10|          10|
    |add_ln734_fu_482_p2              |         +|   0|  0|  11|          11|          11|
    |icmp_ln674_fu_384_p2             |      icmp|   0|  0|   2|           4|           4|
    |icmp_ln677_fu_414_p2             |      icmp|   0|  0|   3|           5|           6|
    |ap_block_state5_on_subcall_done  |        or|   0|  0|   1|           1|           1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |Total                            |          |   0|  0|  40|          40|          34|
    +---------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------+----+-----------+-----+-----------+
    |     Name    | LUT| Input Size| Bits| Total Bits|
    +-------------+----+-----------+-----+-----------+
    |ap_NS_fsm    |  33|          8|    1|          8|
    |i_11_fu_144  |   9|          2|    5|         10|
    |i_fu_140     |   9|          2|    4|          8|
    +-------------+----+-----------+-----+-----------+
    |Total        |  51|         12|   10|         26|
    +-------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                             Name                                             | FF | LUT| Bits| Const Bits|
    +----------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |DFG_NodesCount_kernels_values_load_reg_512                                                    |   6|   0|    6|          0|
    |add_ln722_reg_535                                                                             |   9|   0|   10|          1|
    |add_ln734_reg_540                                                                             |   9|   0|   11|          2|
    |ap_CS_fsm                                                                                     |   7|   0|    7|          0|
    |grp_Reset_Pipeline_VITIS_LOOP_685_5_VITIS_LOOP_686_6_VITIS_LOOP_687_7_fu_189_ap_start_reg     |   1|   0|    1|          0|
    |grp_Reset_Pipeline_VITIS_LOOP_692_8_VITIS_LOOP_693_9_fu_195_ap_start_reg                      |   1|   0|    1|          0|
    |grp_Reset_Pipeline_VITIS_LOOP_697_10_VITIS_LOOP_698_11_VITIS_LOOP_699_12_fu_201_ap_start_reg  |   1|   0|    1|          0|
    |grp_Reset_Pipeline_VITIS_LOOP_704_13_fu_207_ap_start_reg                                      |   1|   0|    1|          0|
    |grp_Reset_Pipeline_VITIS_LOOP_707_14_fu_217_ap_start_reg                                      |   1|   0|    1|          0|
    |grp_Reset_Pipeline_VITIS_LOOP_710_15_fu_255_ap_start_reg                                      |   1|   0|    1|          0|
    |grp_Reset_Pipeline_VITIS_LOOP_713_16_fu_223_ap_start_reg                                      |   1|   0|    1|          0|
    |grp_Reset_Pipeline_VITIS_LOOP_716_17_fu_229_ap_start_reg                                      |   1|   0|    1|          0|
    |grp_Reset_Pipeline_VITIS_LOOP_722_19_VITIS_LOOP_724_20_fu_235_ap_start_reg                    |   1|   0|    1|          0|
    |grp_Reset_Pipeline_VITIS_LOOP_734_21_VITIS_LOOP_736_22_fu_245_ap_start_reg                    |   1|   0|    1|          0|
    |i_11_fu_144                                                                                   |   5|   0|    5|          0|
    |i_fu_140                                                                                      |   4|   0|    4|          0|
    |mul_ln725_reg_504                                                                             |  10|   0|   10|          0|
    +----------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                                         |  60|   0|   63|          3|
    +----------------------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------------------------+-----+-----+------------+----------------------------------------+--------------+
|                    RTL Ports                    | Dir | Bits|  Protocol  |              Source Object             |    C Type    |
+-------------------------------------------------+-----+-----+------------+----------------------------------------+--------------+
|ap_clk                                           |   in|    1|  ap_ctrl_hs|                                   Reset|  return value|
|ap_rst                                           |   in|    1|  ap_ctrl_hs|                                   Reset|  return value|
|ap_start                                         |   in|    1|  ap_ctrl_hs|                                   Reset|  return value|
|ap_done                                          |  out|    1|  ap_ctrl_hs|                                   Reset|  return value|
|ap_idle                                          |  out|    1|  ap_ctrl_hs|                                   Reset|  return value|
|ap_ready                                         |  out|    1|  ap_ctrl_hs|                                   Reset|  return value|
|IDX_pd                                           |  out|    8|      ap_vld|                                  IDX_pd|       pointer|
|IDX_pd_ap_vld                                    |  out|    1|      ap_vld|                                  IDX_pd|       pointer|
|idx_pd_r                                         |  out|    4|      ap_vld|                                idx_pd_r|       pointer|
|idx_pd_r_ap_vld                                  |  out|    1|      ap_vld|                                idx_pd_r|       pointer|
|IDX_pd_modulo                                    |  out|    7|      ap_vld|                           IDX_pd_modulo|       pointer|
|IDX_pd_modulo_ap_vld                             |  out|    1|      ap_vld|                           IDX_pd_modulo|       pointer|
|IDX_pd_bypass                                    |  out|    8|      ap_vld|                           IDX_pd_bypass|       pointer|
|IDX_pd_bypass_ap_vld                             |  out|    1|      ap_vld|                           IDX_pd_bypass|       pointer|
|bypassOptIdx                                     |  out|    8|      ap_vld|                            bypassOptIdx|       pointer|
|bypassOptIdx_ap_vld                              |  out|    1|      ap_vld|                            bypassOptIdx|       pointer|
|bypassOpt                                        |  out|    8|      ap_vld|                               bypassOpt|       pointer|
|bypassOpt_ap_vld                                 |  out|    1|      ap_vld|                               bypassOpt|       pointer|
|bypassSrcOpt                                     |  out|    8|      ap_vld|                            bypassSrcOpt|       pointer|
|bypassSrcOpt_ap_vld                              |  out|    1|      ap_vld|                            bypassSrcOpt|       pointer|
|bypassTgtOpt                                     |  out|    7|      ap_vld|                            bypassTgtOpt|       pointer|
|bypassTgtOpt_ap_vld                              |  out|    1|      ap_vld|                            bypassTgtOpt|       pointer|
|predTile1                                        |  out|    4|      ap_vld|                               predTile1|       pointer|
|predTile1_ap_vld                                 |  out|    1|      ap_vld|                               predTile1|       pointer|
|bypassSrcTile                                    |  out|    5|      ap_vld|                           bypassSrcTile|       pointer|
|bypassSrcTile_ap_vld                             |  out|    1|      ap_vld|                           bypassSrcTile|       pointer|
|bypassTgtTile                                    |  out|    4|      ap_vld|                           bypassTgtTile|       pointer|
|bypassTgtTile_ap_vld                             |  out|    1|      ap_vld|                           bypassTgtTile|       pointer|
|dependency_forward                               |  out|    1|      ap_vld|                      dependency_forward|       pointer|
|dependency_forward_ap_vld                        |  out|    1|      ap_vld|                      dependency_forward|       pointer|
|dependency_backward                              |  out|    1|      ap_vld|                     dependency_backward|       pointer|
|dependency_backward_ap_vld                       |  out|    1|      ap_vld|                     dependency_backward|       pointer|
|kernel_idx                                       |   in|    3|     ap_none|                              kernel_idx|       pointer|
|DFG_NodesCount_kernels_values_address0           |  out|    3|   ap_memory|           DFG_NodesCount_kernels_values|         array|
|DFG_NodesCount_kernels_values_ce0                |  out|    1|   ap_memory|           DFG_NodesCount_kernels_values|         array|
|DFG_NodesCount_kernels_values_q0                 |   in|    6|   ap_memory|           DFG_NodesCount_kernels_values|         array|
|bypassOpt_wrAddr                                 |  out|    8|      ap_vld|                        bypassOpt_wrAddr|       pointer|
|bypassOpt_wrAddr_ap_vld                          |  out|    1|      ap_vld|                        bypassOpt_wrAddr|       pointer|
|predecessors_address0                            |  out|    4|   ap_memory|                            predecessors|         array|
|predecessors_ce0                                 |  out|    1|   ap_memory|                            predecessors|         array|
|predecessors_we0                                 |  out|    1|   ap_memory|                            predecessors|         array|
|predecessors_d0                                  |  out|    8|   ap_memory|                            predecessors|         array|
|placement_dynamic_bypass_address0                |  out|   13|   ap_memory|                placement_dynamic_bypass|         array|
|placement_dynamic_bypass_ce0                     |  out|    1|   ap_memory|                placement_dynamic_bypass|         array|
|placement_dynamic_bypass_we0                     |  out|    1|   ap_memory|                placement_dynamic_bypass|         array|
|placement_dynamic_bypass_d0                      |  out|    8|   ap_memory|                placement_dynamic_bypass|         array|
|placement_dynamic_occupy_address0                |  out|   11|   ap_memory|                placement_dynamic_occupy|         array|
|placement_dynamic_occupy_ce0                     |  out|    1|   ap_memory|                placement_dynamic_occupy|         array|
|placement_dynamic_occupy_we0                     |  out|    1|   ap_memory|                placement_dynamic_occupy|         array|
|placement_dynamic_occupy_d0                      |  out|    1|   ap_memory|                placement_dynamic_occupy|         array|
|placement_dynamic_bypass_occupy_address0         |  out|   13|   ap_memory|         placement_dynamic_bypass_occupy|         array|
|placement_dynamic_bypass_occupy_ce0              |  out|    1|   ap_memory|         placement_dynamic_bypass_occupy|         array|
|placement_dynamic_bypass_occupy_we0              |  out|    1|   ap_memory|         placement_dynamic_bypass_occupy|         array|
|placement_dynamic_bypass_occupy_d0               |  out|    1|   ap_memory|         placement_dynamic_bypass_occupy|         array|
|placement_dynamic_dict_Opt2PC_keys_address0      |  out|    7|   ap_memory|      placement_dynamic_dict_Opt2PC_keys|         array|
|placement_dynamic_dict_Opt2PC_keys_ce0           |  out|    1|   ap_memory|      placement_dynamic_dict_Opt2PC_keys|         array|
|placement_dynamic_dict_Opt2PC_keys_we0           |  out|    1|   ap_memory|      placement_dynamic_dict_Opt2PC_keys|         array|
|placement_dynamic_dict_Opt2PC_keys_d0            |  out|    8|   ap_memory|      placement_dynamic_dict_Opt2PC_keys|         array|
|placement_dynamic_dict_Opt2PC_values_address0    |  out|    7|   ap_memory|    placement_dynamic_dict_Opt2PC_values|         array|
|placement_dynamic_dict_Opt2PC_values_ce0         |  out|    1|   ap_memory|    placement_dynamic_dict_Opt2PC_values|         array|
|placement_dynamic_dict_Opt2PC_values_we0         |  out|    1|   ap_memory|    placement_dynamic_dict_Opt2PC_values|         array|
|placement_dynamic_dict_Opt2PC_values_d0          |  out|    8|   ap_memory|    placement_dynamic_dict_Opt2PC_values|         array|
|placement_dynamic_dict_Opt2Tile_keys_address0    |  out|    7|   ap_memory|    placement_dynamic_dict_Opt2Tile_keys|         array|
|placement_dynamic_dict_Opt2Tile_keys_ce0         |  out|    1|   ap_memory|    placement_dynamic_dict_Opt2Tile_keys|         array|
|placement_dynamic_dict_Opt2Tile_keys_we0         |  out|    1|   ap_memory|    placement_dynamic_dict_Opt2Tile_keys|         array|
|placement_dynamic_dict_Opt2Tile_keys_d0          |  out|    8|   ap_memory|    placement_dynamic_dict_Opt2Tile_keys|         array|
|placement_dynamic_dict_Opt2Tile_values_address0  |  out|    7|   ap_memory|  placement_dynamic_dict_Opt2Tile_values|         array|
|placement_dynamic_dict_Opt2Tile_values_ce0       |  out|    1|   ap_memory|  placement_dynamic_dict_Opt2Tile_values|         array|
|placement_dynamic_dict_Opt2Tile_values_we0       |  out|    1|   ap_memory|  placement_dynamic_dict_Opt2Tile_values|         array|
|placement_dynamic_dict_Opt2Tile_values_d0        |  out|    5|   ap_memory|  placement_dynamic_dict_Opt2Tile_values|         array|
|placement_done_values_address0                   |  out|    7|   ap_memory|                   placement_done_values|         array|
|placement_done_values_ce0                        |  out|    1|   ap_memory|                   placement_done_values|         array|
|placement_done_values_we0                        |  out|    1|   ap_memory|                   placement_done_values|         array|
|placement_done_values_d0                         |  out|    1|   ap_memory|                   placement_done_values|         array|
|dependency_predecessor_values_address0           |  out|   10|   ap_memory|           dependency_predecessor_values|         array|
|dependency_predecessor_values_ce0                |  out|    1|   ap_memory|           dependency_predecessor_values|         array|
|dependency_predecessor_values_we0                |  out|    1|   ap_memory|           dependency_predecessor_values|         array|
|dependency_predecessor_values_d0                 |  out|    8|   ap_memory|           dependency_predecessor_values|         array|
|dependency_successor_values_address0             |  out|   11|   ap_memory|             dependency_successor_values|         array|
|dependency_successor_values_ce0                  |  out|    1|   ap_memory|             dependency_successor_values|         array|
|dependency_successor_values_we0                  |  out|    1|   ap_memory|             dependency_successor_values|         array|
|dependency_successor_values_d0                   |  out|    8|   ap_memory|             dependency_successor_values|         array|
|curOptPotentialPlacement_address0                |  out|    4|   ap_memory|                curOptPotentialPlacement|         array|
|curOptPotentialPlacement_ce0                     |  out|    1|   ap_memory|                curOptPotentialPlacement|         array|
|curOptPotentialPlacement_we0                     |  out|    1|   ap_memory|                curOptPotentialPlacement|         array|
|curOptPotentialPlacement_d0                      |  out|    5|   ap_memory|                curOptPotentialPlacement|         array|
+-------------------------------------------------+-----+-----+------------+----------------------------------------+--------------+

