// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module pgconv64_1bit (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        bottom_0_V_address0,
        bottom_0_V_ce0,
        bottom_0_V_q0,
        bottom_0_V_address1,
        bottom_0_V_ce1,
        bottom_0_V_q1,
        bottom_1_V_address0,
        bottom_1_V_ce0,
        bottom_1_V_q0,
        bottom_1_V_address1,
        bottom_1_V_ce1,
        bottom_1_V_q1,
        bottom_2_V_address0,
        bottom_2_V_ce0,
        bottom_2_V_q0,
        bottom_2_V_address1,
        bottom_2_V_ce1,
        bottom_2_V_q1,
        bottom_3_V_address0,
        bottom_3_V_ce0,
        bottom_3_V_q0,
        bottom_3_V_address1,
        bottom_3_V_ce1,
        bottom_3_V_q1,
        bottom_4_V_address0,
        bottom_4_V_ce0,
        bottom_4_V_q0,
        bottom_4_V_address1,
        bottom_4_V_ce1,
        bottom_4_V_q1,
        bottom_5_V_address0,
        bottom_5_V_ce0,
        bottom_5_V_q0,
        bottom_5_V_address1,
        bottom_5_V_ce1,
        bottom_5_V_q1,
        bottom_6_V_address0,
        bottom_6_V_ce0,
        bottom_6_V_q0,
        bottom_6_V_address1,
        bottom_6_V_ce1,
        bottom_6_V_q1,
        bottom_7_V_address0,
        bottom_7_V_ce0,
        bottom_7_V_q0,
        bottom_7_V_address1,
        bottom_7_V_ce1,
        bottom_7_V_q1,
        bottom_8_V_address0,
        bottom_8_V_ce0,
        bottom_8_V_q0,
        bottom_8_V_address1,
        bottom_8_V_ce1,
        bottom_8_V_q1,
        bn_weights_V_address0,
        bn_weights_V_ce0,
        bn_weights_V_q0,
        bn_weights_V71_address0,
        bn_weights_V71_ce0,
        bn_weights_V71_q0,
        bn_weights_V72_address0,
        bn_weights_V72_ce0,
        bn_weights_V72_q0,
        bn_weights_V73_address0,
        bn_weights_V73_ce0,
        bn_weights_V73_q0,
        bn_weights_V74_address0,
        bn_weights_V74_ce0,
        bn_weights_V74_q0,
        bn_weights_V75_address0,
        bn_weights_V75_ce0,
        bn_weights_V75_q0,
        bn_weights_V76_address0,
        bn_weights_V76_ce0,
        bn_weights_V76_q0,
        bn_weights_V77_address0,
        bn_weights_V77_ce0,
        bn_weights_V77_q0,
        bn_weights_V78_address0,
        bn_weights_V78_ce0,
        bn_weights_V78_q0,
        bn_weights_V79_address0,
        bn_weights_V79_ce0,
        bn_weights_V79_q0,
        bn_weights_V80_address0,
        bn_weights_V80_ce0,
        bn_weights_V80_q0,
        bn_weights_V81_address0,
        bn_weights_V81_ce0,
        bn_weights_V81_q0,
        bn_weights_V82_address0,
        bn_weights_V82_ce0,
        bn_weights_V82_q0,
        bn_weights_V83_address0,
        bn_weights_V83_ce0,
        bn_weights_V83_q0,
        bn_weights_V84_address0,
        bn_weights_V84_ce0,
        bn_weights_V84_q0,
        bn_weights_V85_address0,
        bn_weights_V85_ce0,
        bn_weights_V85_q0,
        bn_weights_V86_address0,
        bn_weights_V86_ce0,
        bn_weights_V86_q0,
        bn_weights_V87_address0,
        bn_weights_V87_ce0,
        bn_weights_V87_q0,
        bn_weights_V88_address0,
        bn_weights_V88_ce0,
        bn_weights_V88_q0,
        bn_weights_V89_address0,
        bn_weights_V89_ce0,
        bn_weights_V89_q0,
        bn_weights_V90_address0,
        bn_weights_V90_ce0,
        bn_weights_V90_q0,
        bn_weights_V91_address0,
        bn_weights_V91_ce0,
        bn_weights_V91_q0,
        bn_weights_V92_address0,
        bn_weights_V92_ce0,
        bn_weights_V92_q0,
        bn_weights_V93_address0,
        bn_weights_V93_ce0,
        bn_weights_V93_q0,
        bn_weights_V94_address0,
        bn_weights_V94_ce0,
        bn_weights_V94_q0,
        bn_weights_V95_address0,
        bn_weights_V95_ce0,
        bn_weights_V95_q0,
        bn_weights_V96_address0,
        bn_weights_V96_ce0,
        bn_weights_V96_q0,
        bn_weights_V97_address0,
        bn_weights_V97_ce0,
        bn_weights_V97_q0,
        bn_weights_V98_address0,
        bn_weights_V98_ce0,
        bn_weights_V98_q0,
        bn_weights_V99_address0,
        bn_weights_V99_ce0,
        bn_weights_V99_q0,
        bn_weights_V100_address0,
        bn_weights_V100_ce0,
        bn_weights_V100_q0,
        bn_weights_V101_address0,
        bn_weights_V101_ce0,
        bn_weights_V101_q0,
        bn_bias_V_address0,
        bn_bias_V_ce0,
        bn_bias_V_q0,
        bn_bias_V102_address0,
        bn_bias_V102_ce0,
        bn_bias_V102_q0,
        bn_bias_V103_address0,
        bn_bias_V103_ce0,
        bn_bias_V103_q0,
        bn_bias_V104_address0,
        bn_bias_V104_ce0,
        bn_bias_V104_q0,
        bn_bias_V105_address0,
        bn_bias_V105_ce0,
        bn_bias_V105_q0,
        bn_bias_V106_address0,
        bn_bias_V106_ce0,
        bn_bias_V106_q0,
        bn_bias_V107_address0,
        bn_bias_V107_ce0,
        bn_bias_V107_q0,
        bn_bias_V108_address0,
        bn_bias_V108_ce0,
        bn_bias_V108_q0,
        bn_bias_V109_address0,
        bn_bias_V109_ce0,
        bn_bias_V109_q0,
        bn_bias_V110_address0,
        bn_bias_V110_ce0,
        bn_bias_V110_q0,
        bn_bias_V111_address0,
        bn_bias_V111_ce0,
        bn_bias_V111_q0,
        bn_bias_V112_address0,
        bn_bias_V112_ce0,
        bn_bias_V112_q0,
        bn_bias_V113_address0,
        bn_bias_V113_ce0,
        bn_bias_V113_q0,
        bn_bias_V114_address0,
        bn_bias_V114_ce0,
        bn_bias_V114_q0,
        bn_bias_V115_address0,
        bn_bias_V115_ce0,
        bn_bias_V115_q0,
        bn_bias_V116_address0,
        bn_bias_V116_ce0,
        bn_bias_V116_q0,
        bn_bias_V117_address0,
        bn_bias_V117_ce0,
        bn_bias_V117_q0,
        bn_bias_V118_address0,
        bn_bias_V118_ce0,
        bn_bias_V118_q0,
        bn_bias_V119_address0,
        bn_bias_V119_ce0,
        bn_bias_V119_q0,
        bn_bias_V120_address0,
        bn_bias_V120_ce0,
        bn_bias_V120_q0,
        bn_bias_V121_address0,
        bn_bias_V121_ce0,
        bn_bias_V121_q0,
        bn_bias_V122_address0,
        bn_bias_V122_ce0,
        bn_bias_V122_q0,
        bn_bias_V123_address0,
        bn_bias_V123_ce0,
        bn_bias_V123_q0,
        bn_bias_V124_address0,
        bn_bias_V124_ce0,
        bn_bias_V124_q0,
        bn_bias_V125_address0,
        bn_bias_V125_ce0,
        bn_bias_V125_q0,
        bn_bias_V126_address0,
        bn_bias_V126_ce0,
        bn_bias_V126_q0,
        bn_bias_V127_address0,
        bn_bias_V127_ce0,
        bn_bias_V127_q0,
        bn_bias_V128_address0,
        bn_bias_V128_ce0,
        bn_bias_V128_q0,
        bn_bias_V129_address0,
        bn_bias_V129_ce0,
        bn_bias_V129_q0,
        bn_bias_V130_address0,
        bn_bias_V130_ce0,
        bn_bias_V130_q0,
        bn_bias_V131_address0,
        bn_bias_V131_ce0,
        bn_bias_V131_q0,
        bn_bias_V132_address0,
        bn_bias_V132_ce0,
        bn_bias_V132_q0,
        relu_shiftx_V_address0,
        relu_shiftx_V_ce0,
        relu_shiftx_V_q0,
        relu_shiftx_V133_address0,
        relu_shiftx_V133_ce0,
        relu_shiftx_V133_q0,
        relu_shiftx_V134_address0,
        relu_shiftx_V134_ce0,
        relu_shiftx_V134_q0,
        relu_shiftx_V135_address0,
        relu_shiftx_V135_ce0,
        relu_shiftx_V135_q0,
        relu_shiftx_V136_address0,
        relu_shiftx_V136_ce0,
        relu_shiftx_V136_q0,
        relu_shiftx_V137_address0,
        relu_shiftx_V137_ce0,
        relu_shiftx_V137_q0,
        relu_shiftx_V138_address0,
        relu_shiftx_V138_ce0,
        relu_shiftx_V138_q0,
        relu_shiftx_V139_address0,
        relu_shiftx_V139_ce0,
        relu_shiftx_V139_q0,
        relu_shiftx_V140_address0,
        relu_shiftx_V140_ce0,
        relu_shiftx_V140_q0,
        relu_shiftx_V141_address0,
        relu_shiftx_V141_ce0,
        relu_shiftx_V141_q0,
        relu_shiftx_V142_address0,
        relu_shiftx_V142_ce0,
        relu_shiftx_V142_q0,
        relu_shiftx_V143_address0,
        relu_shiftx_V143_ce0,
        relu_shiftx_V143_q0,
        relu_shiftx_V144_address0,
        relu_shiftx_V144_ce0,
        relu_shiftx_V144_q0,
        relu_shiftx_V145_address0,
        relu_shiftx_V145_ce0,
        relu_shiftx_V145_q0,
        relu_shiftx_V146_address0,
        relu_shiftx_V146_ce0,
        relu_shiftx_V146_q0,
        relu_shiftx_V147_address0,
        relu_shiftx_V147_ce0,
        relu_shiftx_V147_q0,
        relu_shiftx_V148_address0,
        relu_shiftx_V148_ce0,
        relu_shiftx_V148_q0,
        relu_shiftx_V149_address0,
        relu_shiftx_V149_ce0,
        relu_shiftx_V149_q0,
        relu_shiftx_V150_address0,
        relu_shiftx_V150_ce0,
        relu_shiftx_V150_q0,
        relu_shiftx_V151_address0,
        relu_shiftx_V151_ce0,
        relu_shiftx_V151_q0,
        relu_shiftx_V152_address0,
        relu_shiftx_V152_ce0,
        relu_shiftx_V152_q0,
        relu_shiftx_V153_address0,
        relu_shiftx_V153_ce0,
        relu_shiftx_V153_q0,
        relu_shiftx_V154_address0,
        relu_shiftx_V154_ce0,
        relu_shiftx_V154_q0,
        relu_shiftx_V155_address0,
        relu_shiftx_V155_ce0,
        relu_shiftx_V155_q0,
        relu_shiftx_V156_address0,
        relu_shiftx_V156_ce0,
        relu_shiftx_V156_q0,
        relu_shiftx_V157_address0,
        relu_shiftx_V157_ce0,
        relu_shiftx_V157_q0,
        relu_shiftx_V158_address0,
        relu_shiftx_V158_ce0,
        relu_shiftx_V158_q0,
        relu_shiftx_V159_address0,
        relu_shiftx_V159_ce0,
        relu_shiftx_V159_q0,
        relu_shiftx_V160_address0,
        relu_shiftx_V160_ce0,
        relu_shiftx_V160_q0,
        relu_shiftx_V161_address0,
        relu_shiftx_V161_ce0,
        relu_shiftx_V161_q0,
        relu_shiftx_V162_address0,
        relu_shiftx_V162_ce0,
        relu_shiftx_V162_q0,
        relu_shiftx_V163_address0,
        relu_shiftx_V163_ce0,
        relu_shiftx_V163_q0,
        relu_shifty_V_address0,
        relu_shifty_V_ce0,
        relu_shifty_V_q0,
        relu_shifty_V164_address0,
        relu_shifty_V164_ce0,
        relu_shifty_V164_q0,
        relu_shifty_V165_address0,
        relu_shifty_V165_ce0,
        relu_shifty_V165_q0,
        relu_shifty_V166_address0,
        relu_shifty_V166_ce0,
        relu_shifty_V166_q0,
        relu_shifty_V167_address0,
        relu_shifty_V167_ce0,
        relu_shifty_V167_q0,
        relu_shifty_V168_address0,
        relu_shifty_V168_ce0,
        relu_shifty_V168_q0,
        relu_shifty_V169_address0,
        relu_shifty_V169_ce0,
        relu_shifty_V169_q0,
        relu_shifty_V170_address0,
        relu_shifty_V170_ce0,
        relu_shifty_V170_q0,
        relu_shifty_V171_address0,
        relu_shifty_V171_ce0,
        relu_shifty_V171_q0,
        relu_shifty_V172_address0,
        relu_shifty_V172_ce0,
        relu_shifty_V172_q0,
        relu_shifty_V173_address0,
        relu_shifty_V173_ce0,
        relu_shifty_V173_q0,
        relu_shifty_V174_address0,
        relu_shifty_V174_ce0,
        relu_shifty_V174_q0,
        relu_shifty_V175_address0,
        relu_shifty_V175_ce0,
        relu_shifty_V175_q0,
        relu_shifty_V176_address0,
        relu_shifty_V176_ce0,
        relu_shifty_V176_q0,
        relu_shifty_V177_address0,
        relu_shifty_V177_ce0,
        relu_shifty_V177_q0,
        relu_shifty_V178_address0,
        relu_shifty_V178_ce0,
        relu_shifty_V178_q0,
        relu_shifty_V179_address0,
        relu_shifty_V179_ce0,
        relu_shifty_V179_q0,
        relu_shifty_V180_address0,
        relu_shifty_V180_ce0,
        relu_shifty_V180_q0,
        relu_shifty_V181_address0,
        relu_shifty_V181_ce0,
        relu_shifty_V181_q0,
        relu_shifty_V182_address0,
        relu_shifty_V182_ce0,
        relu_shifty_V182_q0,
        relu_shifty_V183_address0,
        relu_shifty_V183_ce0,
        relu_shifty_V183_q0,
        relu_shifty_V184_address0,
        relu_shifty_V184_ce0,
        relu_shifty_V184_q0,
        relu_shifty_V185_address0,
        relu_shifty_V185_ce0,
        relu_shifty_V185_q0,
        relu_shifty_V186_address0,
        relu_shifty_V186_ce0,
        relu_shifty_V186_q0,
        relu_shifty_V187_address0,
        relu_shifty_V187_ce0,
        relu_shifty_V187_q0,
        relu_shifty_V188_address0,
        relu_shifty_V188_ce0,
        relu_shifty_V188_q0,
        relu_shifty_V189_address0,
        relu_shifty_V189_ce0,
        relu_shifty_V189_q0,
        relu_shifty_V190_address0,
        relu_shifty_V190_ce0,
        relu_shifty_V190_q0,
        relu_shifty_V191_address0,
        relu_shifty_V191_ce0,
        relu_shifty_V191_q0,
        relu_shifty_V192_address0,
        relu_shifty_V192_ce0,
        relu_shifty_V192_q0,
        relu_shifty_V193_address0,
        relu_shifty_V193_ce0,
        relu_shifty_V193_q0,
        relu_shifty_V194_address0,
        relu_shifty_V194_ce0,
        relu_shifty_V194_q0,
        relu_weights_V_address0,
        relu_weights_V_ce0,
        relu_weights_V_q0,
        relu_weights_V195_address0,
        relu_weights_V195_ce0,
        relu_weights_V195_q0,
        relu_weights_V196_address0,
        relu_weights_V196_ce0,
        relu_weights_V196_q0,
        relu_weights_V197_address0,
        relu_weights_V197_ce0,
        relu_weights_V197_q0,
        relu_weights_V198_address0,
        relu_weights_V198_ce0,
        relu_weights_V198_q0,
        relu_weights_V199_address0,
        relu_weights_V199_ce0,
        relu_weights_V199_q0,
        relu_weights_V200_address0,
        relu_weights_V200_ce0,
        relu_weights_V200_q0,
        relu_weights_V201_address0,
        relu_weights_V201_ce0,
        relu_weights_V201_q0,
        relu_weights_V202_address0,
        relu_weights_V202_ce0,
        relu_weights_V202_q0,
        relu_weights_V203_address0,
        relu_weights_V203_ce0,
        relu_weights_V203_q0,
        relu_weights_V204_address0,
        relu_weights_V204_ce0,
        relu_weights_V204_q0,
        relu_weights_V205_address0,
        relu_weights_V205_ce0,
        relu_weights_V205_q0,
        relu_weights_V206_address0,
        relu_weights_V206_ce0,
        relu_weights_V206_q0,
        relu_weights_V207_address0,
        relu_weights_V207_ce0,
        relu_weights_V207_q0,
        relu_weights_V208_address0,
        relu_weights_V208_ce0,
        relu_weights_V208_q0,
        relu_weights_V209_address0,
        relu_weights_V209_ce0,
        relu_weights_V209_q0,
        relu_weights_V210_address0,
        relu_weights_V210_ce0,
        relu_weights_V210_q0,
        relu_weights_V211_address0,
        relu_weights_V211_ce0,
        relu_weights_V211_q0,
        relu_weights_V212_address0,
        relu_weights_V212_ce0,
        relu_weights_V212_q0,
        relu_weights_V213_address0,
        relu_weights_V213_ce0,
        relu_weights_V213_q0,
        relu_weights_V214_address0,
        relu_weights_V214_ce0,
        relu_weights_V214_q0,
        relu_weights_V215_address0,
        relu_weights_V215_ce0,
        relu_weights_V215_q0,
        relu_weights_V216_address0,
        relu_weights_V216_ce0,
        relu_weights_V216_q0,
        relu_weights_V217_address0,
        relu_weights_V217_ce0,
        relu_weights_V217_q0,
        relu_weights_V218_address0,
        relu_weights_V218_ce0,
        relu_weights_V218_q0,
        relu_weights_V219_address0,
        relu_weights_V219_ce0,
        relu_weights_V219_q0,
        relu_weights_V220_address0,
        relu_weights_V220_ce0,
        relu_weights_V220_q0,
        relu_weights_V221_address0,
        relu_weights_V221_ce0,
        relu_weights_V221_q0,
        relu_weights_V222_address0,
        relu_weights_V222_ce0,
        relu_weights_V222_q0,
        relu_weights_V223_address0,
        relu_weights_V223_ce0,
        relu_weights_V223_q0,
        relu_weights_V224_address0,
        relu_weights_V224_ce0,
        relu_weights_V224_q0,
        relu_weights_V225_address0,
        relu_weights_V225_ce0,
        relu_weights_V225_q0,
        top_0_V_address0,
        top_0_V_ce0,
        top_0_V_we0,
        top_0_V_d0,
        top_0_V_q0,
        top_1_V_address0,
        top_1_V_ce0,
        top_1_V_we0,
        top_1_V_d0,
        top_1_V_q0,
        top_2_V_address0,
        top_2_V_ce0,
        top_2_V_we0,
        top_2_V_d0,
        top_2_V_q0,
        top_3_V_address0,
        top_3_V_ce0,
        top_3_V_we0,
        top_3_V_d0,
        top_3_V_q0,
        top_4_V_address0,
        top_4_V_ce0,
        top_4_V_we0,
        top_4_V_d0,
        top_4_V_q0,
        top_5_V_address0,
        top_5_V_ce0,
        top_5_V_we0,
        top_5_V_d0,
        top_5_V_q0,
        top_6_V_address0,
        top_6_V_ce0,
        top_6_V_we0,
        top_6_V_d0,
        top_6_V_q0,
        top_7_V_address0,
        top_7_V_ce0,
        top_7_V_we0,
        top_7_V_d0,
        top_7_V_q0,
        top_8_V_address0,
        top_8_V_ce0,
        top_8_V_we0,
        top_8_V_d0,
        top_8_V_q0,
        top_9_V_address0,
        top_9_V_ce0,
        top_9_V_we0,
        top_9_V_d0,
        top_9_V_q0,
        top_10_V_address0,
        top_10_V_ce0,
        top_10_V_we0,
        top_10_V_d0,
        top_10_V_q0,
        top_11_V_address0,
        top_11_V_ce0,
        top_11_V_we0,
        top_11_V_d0,
        top_11_V_q0,
        top_12_V_address0,
        top_12_V_ce0,
        top_12_V_we0,
        top_12_V_d0,
        top_12_V_q0,
        top_13_V_address0,
        top_13_V_ce0,
        top_13_V_we0,
        top_13_V_d0,
        top_13_V_q0,
        top_14_V_address0,
        top_14_V_ce0,
        top_14_V_we0,
        top_14_V_d0,
        top_14_V_q0,
        top_15_V_address0,
        top_15_V_ce0,
        top_15_V_we0,
        top_15_V_d0,
        top_15_V_q0,
        top_16_V_address0,
        top_16_V_ce0,
        top_16_V_we0,
        top_16_V_d0,
        top_16_V_q0,
        top_17_V_address0,
        top_17_V_ce0,
        top_17_V_we0,
        top_17_V_d0,
        top_17_V_q0,
        top_18_V_address0,
        top_18_V_ce0,
        top_18_V_we0,
        top_18_V_d0,
        top_18_V_q0,
        top_19_V_address0,
        top_19_V_ce0,
        top_19_V_we0,
        top_19_V_d0,
        top_19_V_q0,
        top_20_V_address0,
        top_20_V_ce0,
        top_20_V_we0,
        top_20_V_d0,
        top_20_V_q0,
        top_21_V_address0,
        top_21_V_ce0,
        top_21_V_we0,
        top_21_V_d0,
        top_21_V_q0,
        top_22_V_address0,
        top_22_V_ce0,
        top_22_V_we0,
        top_22_V_d0,
        top_22_V_q0,
        top_23_V_address0,
        top_23_V_ce0,
        top_23_V_we0,
        top_23_V_d0,
        top_23_V_q0,
        top_24_V_address0,
        top_24_V_ce0,
        top_24_V_we0,
        top_24_V_d0,
        top_24_V_q0,
        top_25_V_address0,
        top_25_V_ce0,
        top_25_V_we0,
        top_25_V_d0,
        top_25_V_q0,
        top_26_V_address0,
        top_26_V_ce0,
        top_26_V_we0,
        top_26_V_d0,
        top_26_V_q0,
        top_27_V_address0,
        top_27_V_ce0,
        top_27_V_we0,
        top_27_V_d0,
        top_27_V_q0,
        top_28_V_address0,
        top_28_V_ce0,
        top_28_V_we0,
        top_28_V_d0,
        top_28_V_q0,
        top_29_V_address0,
        top_29_V_ce0,
        top_29_V_we0,
        top_29_V_d0,
        top_29_V_q0,
        top_30_V_address0,
        top_30_V_ce0,
        top_30_V_we0,
        top_30_V_d0,
        top_30_V_q0,
        top_31_V_address0,
        top_31_V_ce0,
        top_31_V_we0,
        top_31_V_d0,
        top_31_V_q0,
        stride,
        weight_buf_3x3_V_0_address0,
        weight_buf_3x3_V_0_ce0,
        weight_buf_3x3_V_0_q0,
        weight_buf_3x3_V_0_address1,
        weight_buf_3x3_V_0_ce1,
        weight_buf_3x3_V_0_q1,
        weight_buf_3x3_V_1_address0,
        weight_buf_3x3_V_1_ce0,
        weight_buf_3x3_V_1_q0,
        weight_buf_3x3_V_1_address1,
        weight_buf_3x3_V_1_ce1,
        weight_buf_3x3_V_1_q1,
        weight_buf_3x3_V_2_address0,
        weight_buf_3x3_V_2_ce0,
        weight_buf_3x3_V_2_q0,
        weight_buf_3x3_V_2_address1,
        weight_buf_3x3_V_2_ce1,
        weight_buf_3x3_V_2_q1,
        weight_buf_3x3_V_3_address0,
        weight_buf_3x3_V_3_ce0,
        weight_buf_3x3_V_3_q0,
        weight_buf_3x3_V_3_address1,
        weight_buf_3x3_V_3_ce1,
        weight_buf_3x3_V_3_q1,
        weight_buf_3x3_V_4_address0,
        weight_buf_3x3_V_4_ce0,
        weight_buf_3x3_V_4_q0,
        weight_buf_3x3_V_4_address1,
        weight_buf_3x3_V_4_ce1,
        weight_buf_3x3_V_4_q1,
        weight_buf_3x3_V_5_address0,
        weight_buf_3x3_V_5_ce0,
        weight_buf_3x3_V_5_q0,
        weight_buf_3x3_V_5_address1,
        weight_buf_3x3_V_5_ce1,
        weight_buf_3x3_V_5_q1,
        weight_buf_3x3_V_6_address0,
        weight_buf_3x3_V_6_ce0,
        weight_buf_3x3_V_6_q0,
        weight_buf_3x3_V_6_address1,
        weight_buf_3x3_V_6_ce1,
        weight_buf_3x3_V_6_q1,
        weight_buf_3x3_V_7_address0,
        weight_buf_3x3_V_7_ce0,
        weight_buf_3x3_V_7_q0,
        weight_buf_3x3_V_7_address1,
        weight_buf_3x3_V_7_ce1,
        weight_buf_3x3_V_7_q1,
        weight_buf_3x3_V_8_address0,
        weight_buf_3x3_V_8_ce0,
        weight_buf_3x3_V_8_q0,
        weight_buf_3x3_V_8_address1,
        weight_buf_3x3_V_8_ce1,
        weight_buf_3x3_V_8_q1,
        weight_buf_3x3_V_9_address0,
        weight_buf_3x3_V_9_ce0,
        weight_buf_3x3_V_9_q0,
        weight_buf_3x3_V_9_address1,
        weight_buf_3x3_V_9_ce1,
        weight_buf_3x3_V_9_q1,
        weight_buf_3x3_V_10_address0,
        weight_buf_3x3_V_10_ce0,
        weight_buf_3x3_V_10_q0,
        weight_buf_3x3_V_10_address1,
        weight_buf_3x3_V_10_ce1,
        weight_buf_3x3_V_10_q1,
        weight_buf_3x3_V_11_address0,
        weight_buf_3x3_V_11_ce0,
        weight_buf_3x3_V_11_q0,
        weight_buf_3x3_V_11_address1,
        weight_buf_3x3_V_11_ce1,
        weight_buf_3x3_V_11_q1,
        weight_buf_3x3_V_12_address0,
        weight_buf_3x3_V_12_ce0,
        weight_buf_3x3_V_12_q0,
        weight_buf_3x3_V_12_address1,
        weight_buf_3x3_V_12_ce1,
        weight_buf_3x3_V_12_q1,
        weight_buf_3x3_V_13_address0,
        weight_buf_3x3_V_13_ce0,
        weight_buf_3x3_V_13_q0,
        weight_buf_3x3_V_13_address1,
        weight_buf_3x3_V_13_ce1,
        weight_buf_3x3_V_13_q1,
        weight_buf_3x3_V_14_address0,
        weight_buf_3x3_V_14_ce0,
        weight_buf_3x3_V_14_q0,
        weight_buf_3x3_V_14_address1,
        weight_buf_3x3_V_14_ce1,
        weight_buf_3x3_V_14_q1,
        weight_buf_3x3_V_15_address0,
        weight_buf_3x3_V_15_ce0,
        weight_buf_3x3_V_15_q0,
        weight_buf_3x3_V_15_address1,
        weight_buf_3x3_V_15_ce1,
        weight_buf_3x3_V_15_q1,
        weight_buf_3x3_V_16_address0,
        weight_buf_3x3_V_16_ce0,
        weight_buf_3x3_V_16_q0,
        weight_buf_3x3_V_16_address1,
        weight_buf_3x3_V_16_ce1,
        weight_buf_3x3_V_16_q1,
        weight_buf_3x3_V_17_address0,
        weight_buf_3x3_V_17_ce0,
        weight_buf_3x3_V_17_q0,
        weight_buf_3x3_V_17_address1,
        weight_buf_3x3_V_17_ce1,
        weight_buf_3x3_V_17_q1,
        weight_buf_3x3_V_18_address0,
        weight_buf_3x3_V_18_ce0,
        weight_buf_3x3_V_18_q0,
        weight_buf_3x3_V_18_address1,
        weight_buf_3x3_V_18_ce1,
        weight_buf_3x3_V_18_q1,
        weight_buf_3x3_V_19_address0,
        weight_buf_3x3_V_19_ce0,
        weight_buf_3x3_V_19_q0,
        weight_buf_3x3_V_19_address1,
        weight_buf_3x3_V_19_ce1,
        weight_buf_3x3_V_19_q1,
        weight_buf_3x3_V_20_address0,
        weight_buf_3x3_V_20_ce0,
        weight_buf_3x3_V_20_q0,
        weight_buf_3x3_V_20_address1,
        weight_buf_3x3_V_20_ce1,
        weight_buf_3x3_V_20_q1,
        weight_buf_3x3_V_21_address0,
        weight_buf_3x3_V_21_ce0,
        weight_buf_3x3_V_21_q0,
        weight_buf_3x3_V_21_address1,
        weight_buf_3x3_V_21_ce1,
        weight_buf_3x3_V_21_q1,
        weight_buf_3x3_V_22_address0,
        weight_buf_3x3_V_22_ce0,
        weight_buf_3x3_V_22_q0,
        weight_buf_3x3_V_22_address1,
        weight_buf_3x3_V_22_ce1,
        weight_buf_3x3_V_22_q1,
        weight_buf_3x3_V_23_address0,
        weight_buf_3x3_V_23_ce0,
        weight_buf_3x3_V_23_q0,
        weight_buf_3x3_V_23_address1,
        weight_buf_3x3_V_23_ce1,
        weight_buf_3x3_V_23_q1,
        weight_buf_3x3_V_24_address0,
        weight_buf_3x3_V_24_ce0,
        weight_buf_3x3_V_24_q0,
        weight_buf_3x3_V_24_address1,
        weight_buf_3x3_V_24_ce1,
        weight_buf_3x3_V_24_q1,
        weight_buf_3x3_V_25_address0,
        weight_buf_3x3_V_25_ce0,
        weight_buf_3x3_V_25_q0,
        weight_buf_3x3_V_25_address1,
        weight_buf_3x3_V_25_ce1,
        weight_buf_3x3_V_25_q1,
        weight_buf_3x3_V_26_address0,
        weight_buf_3x3_V_26_ce0,
        weight_buf_3x3_V_26_q0,
        weight_buf_3x3_V_26_address1,
        weight_buf_3x3_V_26_ce1,
        weight_buf_3x3_V_26_q1,
        weight_buf_3x3_V_27_address0,
        weight_buf_3x3_V_27_ce0,
        weight_buf_3x3_V_27_q0,
        weight_buf_3x3_V_27_address1,
        weight_buf_3x3_V_27_ce1,
        weight_buf_3x3_V_27_q1,
        weight_buf_3x3_V_28_address0,
        weight_buf_3x3_V_28_ce0,
        weight_buf_3x3_V_28_q0,
        weight_buf_3x3_V_28_address1,
        weight_buf_3x3_V_28_ce1,
        weight_buf_3x3_V_28_q1,
        weight_buf_3x3_V_29_address0,
        weight_buf_3x3_V_29_ce0,
        weight_buf_3x3_V_29_q0,
        weight_buf_3x3_V_29_address1,
        weight_buf_3x3_V_29_ce1,
        weight_buf_3x3_V_29_q1,
        weight_buf_3x3_V_30_address0,
        weight_buf_3x3_V_30_ce0,
        weight_buf_3x3_V_30_q0,
        weight_buf_3x3_V_30_address1,
        weight_buf_3x3_V_30_ce1,
        weight_buf_3x3_V_30_q1,
        weight_buf_3x3_V_31_address0,
        weight_buf_3x3_V_31_ce0,
        weight_buf_3x3_V_31_q0,
        weight_buf_3x3_V_31_address1,
        weight_buf_3x3_V_31_ce1,
        weight_buf_3x3_V_31_q1
);

parameter    ap_ST_fsm_state1 = 7'd1;
parameter    ap_ST_fsm_pp0_stage0 = 7'd2;
parameter    ap_ST_fsm_pp0_stage1 = 7'd4;
parameter    ap_ST_fsm_pp0_stage2 = 7'd8;
parameter    ap_ST_fsm_pp0_stage3 = 7'd16;
parameter    ap_ST_fsm_pp0_stage4 = 7'd32;
parameter    ap_ST_fsm_state25 = 7'd64;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [3:0] bottom_0_V_address0;
output   bottom_0_V_ce0;
input  [63:0] bottom_0_V_q0;
output  [3:0] bottom_0_V_address1;
output   bottom_0_V_ce1;
input  [63:0] bottom_0_V_q1;
output  [3:0] bottom_1_V_address0;
output   bottom_1_V_ce0;
input  [63:0] bottom_1_V_q0;
output  [3:0] bottom_1_V_address1;
output   bottom_1_V_ce1;
input  [63:0] bottom_1_V_q1;
output  [3:0] bottom_2_V_address0;
output   bottom_2_V_ce0;
input  [63:0] bottom_2_V_q0;
output  [3:0] bottom_2_V_address1;
output   bottom_2_V_ce1;
input  [63:0] bottom_2_V_q1;
output  [3:0] bottom_3_V_address0;
output   bottom_3_V_ce0;
input  [63:0] bottom_3_V_q0;
output  [3:0] bottom_3_V_address1;
output   bottom_3_V_ce1;
input  [63:0] bottom_3_V_q1;
output  [3:0] bottom_4_V_address0;
output   bottom_4_V_ce0;
input  [63:0] bottom_4_V_q0;
output  [3:0] bottom_4_V_address1;
output   bottom_4_V_ce1;
input  [63:0] bottom_4_V_q1;
output  [3:0] bottom_5_V_address0;
output   bottom_5_V_ce0;
input  [63:0] bottom_5_V_q0;
output  [3:0] bottom_5_V_address1;
output   bottom_5_V_ce1;
input  [63:0] bottom_5_V_q1;
output  [3:0] bottom_6_V_address0;
output   bottom_6_V_ce0;
input  [63:0] bottom_6_V_q0;
output  [3:0] bottom_6_V_address1;
output   bottom_6_V_ce1;
input  [63:0] bottom_6_V_q1;
output  [3:0] bottom_7_V_address0;
output   bottom_7_V_ce0;
input  [63:0] bottom_7_V_q0;
output  [3:0] bottom_7_V_address1;
output   bottom_7_V_ce1;
input  [63:0] bottom_7_V_q1;
output  [3:0] bottom_8_V_address0;
output   bottom_8_V_ce0;
input  [63:0] bottom_8_V_q0;
output  [3:0] bottom_8_V_address1;
output   bottom_8_V_ce1;
input  [63:0] bottom_8_V_q1;
output  [1:0] bn_weights_V_address0;
output   bn_weights_V_ce0;
input  [10:0] bn_weights_V_q0;
output  [1:0] bn_weights_V71_address0;
output   bn_weights_V71_ce0;
input  [10:0] bn_weights_V71_q0;
output  [1:0] bn_weights_V72_address0;
output   bn_weights_V72_ce0;
input  [10:0] bn_weights_V72_q0;
output  [1:0] bn_weights_V73_address0;
output   bn_weights_V73_ce0;
input  [10:0] bn_weights_V73_q0;
output  [1:0] bn_weights_V74_address0;
output   bn_weights_V74_ce0;
input  [10:0] bn_weights_V74_q0;
output  [1:0] bn_weights_V75_address0;
output   bn_weights_V75_ce0;
input  [10:0] bn_weights_V75_q0;
output  [1:0] bn_weights_V76_address0;
output   bn_weights_V76_ce0;
input  [10:0] bn_weights_V76_q0;
output  [1:0] bn_weights_V77_address0;
output   bn_weights_V77_ce0;
input  [10:0] bn_weights_V77_q0;
output  [1:0] bn_weights_V78_address0;
output   bn_weights_V78_ce0;
input  [10:0] bn_weights_V78_q0;
output  [1:0] bn_weights_V79_address0;
output   bn_weights_V79_ce0;
input  [10:0] bn_weights_V79_q0;
output  [1:0] bn_weights_V80_address0;
output   bn_weights_V80_ce0;
input  [10:0] bn_weights_V80_q0;
output  [1:0] bn_weights_V81_address0;
output   bn_weights_V81_ce0;
input  [10:0] bn_weights_V81_q0;
output  [1:0] bn_weights_V82_address0;
output   bn_weights_V82_ce0;
input  [10:0] bn_weights_V82_q0;
output  [1:0] bn_weights_V83_address0;
output   bn_weights_V83_ce0;
input  [10:0] bn_weights_V83_q0;
output  [1:0] bn_weights_V84_address0;
output   bn_weights_V84_ce0;
input  [10:0] bn_weights_V84_q0;
output  [1:0] bn_weights_V85_address0;
output   bn_weights_V85_ce0;
input  [10:0] bn_weights_V85_q0;
output  [1:0] bn_weights_V86_address0;
output   bn_weights_V86_ce0;
input  [10:0] bn_weights_V86_q0;
output  [1:0] bn_weights_V87_address0;
output   bn_weights_V87_ce0;
input  [10:0] bn_weights_V87_q0;
output  [1:0] bn_weights_V88_address0;
output   bn_weights_V88_ce0;
input  [10:0] bn_weights_V88_q0;
output  [1:0] bn_weights_V89_address0;
output   bn_weights_V89_ce0;
input  [10:0] bn_weights_V89_q0;
output  [1:0] bn_weights_V90_address0;
output   bn_weights_V90_ce0;
input  [10:0] bn_weights_V90_q0;
output  [1:0] bn_weights_V91_address0;
output   bn_weights_V91_ce0;
input  [10:0] bn_weights_V91_q0;
output  [1:0] bn_weights_V92_address0;
output   bn_weights_V92_ce0;
input  [10:0] bn_weights_V92_q0;
output  [1:0] bn_weights_V93_address0;
output   bn_weights_V93_ce0;
input  [10:0] bn_weights_V93_q0;
output  [1:0] bn_weights_V94_address0;
output   bn_weights_V94_ce0;
input  [10:0] bn_weights_V94_q0;
output  [1:0] bn_weights_V95_address0;
output   bn_weights_V95_ce0;
input  [10:0] bn_weights_V95_q0;
output  [1:0] bn_weights_V96_address0;
output   bn_weights_V96_ce0;
input  [10:0] bn_weights_V96_q0;
output  [1:0] bn_weights_V97_address0;
output   bn_weights_V97_ce0;
input  [10:0] bn_weights_V97_q0;
output  [1:0] bn_weights_V98_address0;
output   bn_weights_V98_ce0;
input  [10:0] bn_weights_V98_q0;
output  [1:0] bn_weights_V99_address0;
output   bn_weights_V99_ce0;
input  [10:0] bn_weights_V99_q0;
output  [1:0] bn_weights_V100_address0;
output   bn_weights_V100_ce0;
input  [10:0] bn_weights_V100_q0;
output  [1:0] bn_weights_V101_address0;
output   bn_weights_V101_ce0;
input  [10:0] bn_weights_V101_q0;
output  [1:0] bn_bias_V_address0;
output   bn_bias_V_ce0;
input  [10:0] bn_bias_V_q0;
output  [1:0] bn_bias_V102_address0;
output   bn_bias_V102_ce0;
input  [10:0] bn_bias_V102_q0;
output  [1:0] bn_bias_V103_address0;
output   bn_bias_V103_ce0;
input  [10:0] bn_bias_V103_q0;
output  [1:0] bn_bias_V104_address0;
output   bn_bias_V104_ce0;
input  [10:0] bn_bias_V104_q0;
output  [1:0] bn_bias_V105_address0;
output   bn_bias_V105_ce0;
input  [10:0] bn_bias_V105_q0;
output  [1:0] bn_bias_V106_address0;
output   bn_bias_V106_ce0;
input  [10:0] bn_bias_V106_q0;
output  [1:0] bn_bias_V107_address0;
output   bn_bias_V107_ce0;
input  [10:0] bn_bias_V107_q0;
output  [1:0] bn_bias_V108_address0;
output   bn_bias_V108_ce0;
input  [10:0] bn_bias_V108_q0;
output  [1:0] bn_bias_V109_address0;
output   bn_bias_V109_ce0;
input  [10:0] bn_bias_V109_q0;
output  [1:0] bn_bias_V110_address0;
output   bn_bias_V110_ce0;
input  [10:0] bn_bias_V110_q0;
output  [1:0] bn_bias_V111_address0;
output   bn_bias_V111_ce0;
input  [10:0] bn_bias_V111_q0;
output  [1:0] bn_bias_V112_address0;
output   bn_bias_V112_ce0;
input  [10:0] bn_bias_V112_q0;
output  [1:0] bn_bias_V113_address0;
output   bn_bias_V113_ce0;
input  [10:0] bn_bias_V113_q0;
output  [1:0] bn_bias_V114_address0;
output   bn_bias_V114_ce0;
input  [10:0] bn_bias_V114_q0;
output  [1:0] bn_bias_V115_address0;
output   bn_bias_V115_ce0;
input  [10:0] bn_bias_V115_q0;
output  [1:0] bn_bias_V116_address0;
output   bn_bias_V116_ce0;
input  [10:0] bn_bias_V116_q0;
output  [1:0] bn_bias_V117_address0;
output   bn_bias_V117_ce0;
input  [10:0] bn_bias_V117_q0;
output  [1:0] bn_bias_V118_address0;
output   bn_bias_V118_ce0;
input  [10:0] bn_bias_V118_q0;
output  [1:0] bn_bias_V119_address0;
output   bn_bias_V119_ce0;
input  [10:0] bn_bias_V119_q0;
output  [1:0] bn_bias_V120_address0;
output   bn_bias_V120_ce0;
input  [10:0] bn_bias_V120_q0;
output  [1:0] bn_bias_V121_address0;
output   bn_bias_V121_ce0;
input  [10:0] bn_bias_V121_q0;
output  [1:0] bn_bias_V122_address0;
output   bn_bias_V122_ce0;
input  [10:0] bn_bias_V122_q0;
output  [1:0] bn_bias_V123_address0;
output   bn_bias_V123_ce0;
input  [10:0] bn_bias_V123_q0;
output  [1:0] bn_bias_V124_address0;
output   bn_bias_V124_ce0;
input  [10:0] bn_bias_V124_q0;
output  [1:0] bn_bias_V125_address0;
output   bn_bias_V125_ce0;
input  [10:0] bn_bias_V125_q0;
output  [1:0] bn_bias_V126_address0;
output   bn_bias_V126_ce0;
input  [10:0] bn_bias_V126_q0;
output  [1:0] bn_bias_V127_address0;
output   bn_bias_V127_ce0;
input  [10:0] bn_bias_V127_q0;
output  [1:0] bn_bias_V128_address0;
output   bn_bias_V128_ce0;
input  [10:0] bn_bias_V128_q0;
output  [1:0] bn_bias_V129_address0;
output   bn_bias_V129_ce0;
input  [10:0] bn_bias_V129_q0;
output  [1:0] bn_bias_V130_address0;
output   bn_bias_V130_ce0;
input  [10:0] bn_bias_V130_q0;
output  [1:0] bn_bias_V131_address0;
output   bn_bias_V131_ce0;
input  [10:0] bn_bias_V131_q0;
output  [1:0] bn_bias_V132_address0;
output   bn_bias_V132_ce0;
input  [10:0] bn_bias_V132_q0;
output  [0:0] relu_shiftx_V_address0;
output   relu_shiftx_V_ce0;
input  [10:0] relu_shiftx_V_q0;
output  [0:0] relu_shiftx_V133_address0;
output   relu_shiftx_V133_ce0;
input  [10:0] relu_shiftx_V133_q0;
output  [0:0] relu_shiftx_V134_address0;
output   relu_shiftx_V134_ce0;
input  [10:0] relu_shiftx_V134_q0;
output  [0:0] relu_shiftx_V135_address0;
output   relu_shiftx_V135_ce0;
input  [10:0] relu_shiftx_V135_q0;
output  [0:0] relu_shiftx_V136_address0;
output   relu_shiftx_V136_ce0;
input  [10:0] relu_shiftx_V136_q0;
output  [0:0] relu_shiftx_V137_address0;
output   relu_shiftx_V137_ce0;
input  [10:0] relu_shiftx_V137_q0;
output  [0:0] relu_shiftx_V138_address0;
output   relu_shiftx_V138_ce0;
input  [10:0] relu_shiftx_V138_q0;
output  [0:0] relu_shiftx_V139_address0;
output   relu_shiftx_V139_ce0;
input  [10:0] relu_shiftx_V139_q0;
output  [0:0] relu_shiftx_V140_address0;
output   relu_shiftx_V140_ce0;
input  [10:0] relu_shiftx_V140_q0;
output  [0:0] relu_shiftx_V141_address0;
output   relu_shiftx_V141_ce0;
input  [10:0] relu_shiftx_V141_q0;
output  [0:0] relu_shiftx_V142_address0;
output   relu_shiftx_V142_ce0;
input  [10:0] relu_shiftx_V142_q0;
output  [0:0] relu_shiftx_V143_address0;
output   relu_shiftx_V143_ce0;
input  [10:0] relu_shiftx_V143_q0;
output  [0:0] relu_shiftx_V144_address0;
output   relu_shiftx_V144_ce0;
input  [10:0] relu_shiftx_V144_q0;
output  [0:0] relu_shiftx_V145_address0;
output   relu_shiftx_V145_ce0;
input  [10:0] relu_shiftx_V145_q0;
output  [0:0] relu_shiftx_V146_address0;
output   relu_shiftx_V146_ce0;
input  [10:0] relu_shiftx_V146_q0;
output  [0:0] relu_shiftx_V147_address0;
output   relu_shiftx_V147_ce0;
input  [10:0] relu_shiftx_V147_q0;
output  [0:0] relu_shiftx_V148_address0;
output   relu_shiftx_V148_ce0;
input  [10:0] relu_shiftx_V148_q0;
output  [0:0] relu_shiftx_V149_address0;
output   relu_shiftx_V149_ce0;
input  [10:0] relu_shiftx_V149_q0;
output  [0:0] relu_shiftx_V150_address0;
output   relu_shiftx_V150_ce0;
input  [10:0] relu_shiftx_V150_q0;
output  [0:0] relu_shiftx_V151_address0;
output   relu_shiftx_V151_ce0;
input  [10:0] relu_shiftx_V151_q0;
output  [0:0] relu_shiftx_V152_address0;
output   relu_shiftx_V152_ce0;
input  [10:0] relu_shiftx_V152_q0;
output  [0:0] relu_shiftx_V153_address0;
output   relu_shiftx_V153_ce0;
input  [10:0] relu_shiftx_V153_q0;
output  [0:0] relu_shiftx_V154_address0;
output   relu_shiftx_V154_ce0;
input  [10:0] relu_shiftx_V154_q0;
output  [0:0] relu_shiftx_V155_address0;
output   relu_shiftx_V155_ce0;
input  [10:0] relu_shiftx_V155_q0;
output  [0:0] relu_shiftx_V156_address0;
output   relu_shiftx_V156_ce0;
input  [10:0] relu_shiftx_V156_q0;
output  [0:0] relu_shiftx_V157_address0;
output   relu_shiftx_V157_ce0;
input  [10:0] relu_shiftx_V157_q0;
output  [0:0] relu_shiftx_V158_address0;
output   relu_shiftx_V158_ce0;
input  [10:0] relu_shiftx_V158_q0;
output  [0:0] relu_shiftx_V159_address0;
output   relu_shiftx_V159_ce0;
input  [10:0] relu_shiftx_V159_q0;
output  [0:0] relu_shiftx_V160_address0;
output   relu_shiftx_V160_ce0;
input  [10:0] relu_shiftx_V160_q0;
output  [0:0] relu_shiftx_V161_address0;
output   relu_shiftx_V161_ce0;
input  [10:0] relu_shiftx_V161_q0;
output  [0:0] relu_shiftx_V162_address0;
output   relu_shiftx_V162_ce0;
input  [10:0] relu_shiftx_V162_q0;
output  [0:0] relu_shiftx_V163_address0;
output   relu_shiftx_V163_ce0;
input  [10:0] relu_shiftx_V163_q0;
output  [0:0] relu_shifty_V_address0;
output   relu_shifty_V_ce0;
input  [10:0] relu_shifty_V_q0;
output  [0:0] relu_shifty_V164_address0;
output   relu_shifty_V164_ce0;
input  [10:0] relu_shifty_V164_q0;
output  [0:0] relu_shifty_V165_address0;
output   relu_shifty_V165_ce0;
input  [10:0] relu_shifty_V165_q0;
output  [0:0] relu_shifty_V166_address0;
output   relu_shifty_V166_ce0;
input  [10:0] relu_shifty_V166_q0;
output  [0:0] relu_shifty_V167_address0;
output   relu_shifty_V167_ce0;
input  [10:0] relu_shifty_V167_q0;
output  [0:0] relu_shifty_V168_address0;
output   relu_shifty_V168_ce0;
input  [10:0] relu_shifty_V168_q0;
output  [0:0] relu_shifty_V169_address0;
output   relu_shifty_V169_ce0;
input  [10:0] relu_shifty_V169_q0;
output  [0:0] relu_shifty_V170_address0;
output   relu_shifty_V170_ce0;
input  [10:0] relu_shifty_V170_q0;
output  [0:0] relu_shifty_V171_address0;
output   relu_shifty_V171_ce0;
input  [10:0] relu_shifty_V171_q0;
output  [0:0] relu_shifty_V172_address0;
output   relu_shifty_V172_ce0;
input  [10:0] relu_shifty_V172_q0;
output  [0:0] relu_shifty_V173_address0;
output   relu_shifty_V173_ce0;
input  [10:0] relu_shifty_V173_q0;
output  [0:0] relu_shifty_V174_address0;
output   relu_shifty_V174_ce0;
input  [10:0] relu_shifty_V174_q0;
output  [0:0] relu_shifty_V175_address0;
output   relu_shifty_V175_ce0;
input  [10:0] relu_shifty_V175_q0;
output  [0:0] relu_shifty_V176_address0;
output   relu_shifty_V176_ce0;
input  [10:0] relu_shifty_V176_q0;
output  [0:0] relu_shifty_V177_address0;
output   relu_shifty_V177_ce0;
input  [10:0] relu_shifty_V177_q0;
output  [0:0] relu_shifty_V178_address0;
output   relu_shifty_V178_ce0;
input  [10:0] relu_shifty_V178_q0;
output  [0:0] relu_shifty_V179_address0;
output   relu_shifty_V179_ce0;
input  [10:0] relu_shifty_V179_q0;
output  [0:0] relu_shifty_V180_address0;
output   relu_shifty_V180_ce0;
input  [10:0] relu_shifty_V180_q0;
output  [0:0] relu_shifty_V181_address0;
output   relu_shifty_V181_ce0;
input  [10:0] relu_shifty_V181_q0;
output  [0:0] relu_shifty_V182_address0;
output   relu_shifty_V182_ce0;
input  [10:0] relu_shifty_V182_q0;
output  [0:0] relu_shifty_V183_address0;
output   relu_shifty_V183_ce0;
input  [10:0] relu_shifty_V183_q0;
output  [0:0] relu_shifty_V184_address0;
output   relu_shifty_V184_ce0;
input  [10:0] relu_shifty_V184_q0;
output  [0:0] relu_shifty_V185_address0;
output   relu_shifty_V185_ce0;
input  [10:0] relu_shifty_V185_q0;
output  [0:0] relu_shifty_V186_address0;
output   relu_shifty_V186_ce0;
input  [10:0] relu_shifty_V186_q0;
output  [0:0] relu_shifty_V187_address0;
output   relu_shifty_V187_ce0;
input  [10:0] relu_shifty_V187_q0;
output  [0:0] relu_shifty_V188_address0;
output   relu_shifty_V188_ce0;
input  [10:0] relu_shifty_V188_q0;
output  [0:0] relu_shifty_V189_address0;
output   relu_shifty_V189_ce0;
input  [10:0] relu_shifty_V189_q0;
output  [0:0] relu_shifty_V190_address0;
output   relu_shifty_V190_ce0;
input  [10:0] relu_shifty_V190_q0;
output  [0:0] relu_shifty_V191_address0;
output   relu_shifty_V191_ce0;
input  [10:0] relu_shifty_V191_q0;
output  [0:0] relu_shifty_V192_address0;
output   relu_shifty_V192_ce0;
input  [10:0] relu_shifty_V192_q0;
output  [0:0] relu_shifty_V193_address0;
output   relu_shifty_V193_ce0;
input  [10:0] relu_shifty_V193_q0;
output  [0:0] relu_shifty_V194_address0;
output   relu_shifty_V194_ce0;
input  [10:0] relu_shifty_V194_q0;
output  [0:0] relu_weights_V_address0;
output   relu_weights_V_ce0;
input  [10:0] relu_weights_V_q0;
output  [0:0] relu_weights_V195_address0;
output   relu_weights_V195_ce0;
input  [10:0] relu_weights_V195_q0;
output  [0:0] relu_weights_V196_address0;
output   relu_weights_V196_ce0;
input  [10:0] relu_weights_V196_q0;
output  [0:0] relu_weights_V197_address0;
output   relu_weights_V197_ce0;
input  [10:0] relu_weights_V197_q0;
output  [0:0] relu_weights_V198_address0;
output   relu_weights_V198_ce0;
input  [10:0] relu_weights_V198_q0;
output  [0:0] relu_weights_V199_address0;
output   relu_weights_V199_ce0;
input  [10:0] relu_weights_V199_q0;
output  [0:0] relu_weights_V200_address0;
output   relu_weights_V200_ce0;
input  [10:0] relu_weights_V200_q0;
output  [0:0] relu_weights_V201_address0;
output   relu_weights_V201_ce0;
input  [10:0] relu_weights_V201_q0;
output  [0:0] relu_weights_V202_address0;
output   relu_weights_V202_ce0;
input  [10:0] relu_weights_V202_q0;
output  [0:0] relu_weights_V203_address0;
output   relu_weights_V203_ce0;
input  [10:0] relu_weights_V203_q0;
output  [0:0] relu_weights_V204_address0;
output   relu_weights_V204_ce0;
input  [10:0] relu_weights_V204_q0;
output  [0:0] relu_weights_V205_address0;
output   relu_weights_V205_ce0;
input  [10:0] relu_weights_V205_q0;
output  [0:0] relu_weights_V206_address0;
output   relu_weights_V206_ce0;
input  [10:0] relu_weights_V206_q0;
output  [0:0] relu_weights_V207_address0;
output   relu_weights_V207_ce0;
input  [10:0] relu_weights_V207_q0;
output  [0:0] relu_weights_V208_address0;
output   relu_weights_V208_ce0;
input  [10:0] relu_weights_V208_q0;
output  [0:0] relu_weights_V209_address0;
output   relu_weights_V209_ce0;
input  [10:0] relu_weights_V209_q0;
output  [0:0] relu_weights_V210_address0;
output   relu_weights_V210_ce0;
input  [10:0] relu_weights_V210_q0;
output  [0:0] relu_weights_V211_address0;
output   relu_weights_V211_ce0;
input  [10:0] relu_weights_V211_q0;
output  [0:0] relu_weights_V212_address0;
output   relu_weights_V212_ce0;
input  [10:0] relu_weights_V212_q0;
output  [0:0] relu_weights_V213_address0;
output   relu_weights_V213_ce0;
input  [10:0] relu_weights_V213_q0;
output  [0:0] relu_weights_V214_address0;
output   relu_weights_V214_ce0;
input  [10:0] relu_weights_V214_q0;
output  [0:0] relu_weights_V215_address0;
output   relu_weights_V215_ce0;
input  [10:0] relu_weights_V215_q0;
output  [0:0] relu_weights_V216_address0;
output   relu_weights_V216_ce0;
input  [10:0] relu_weights_V216_q0;
output  [0:0] relu_weights_V217_address0;
output   relu_weights_V217_ce0;
input  [10:0] relu_weights_V217_q0;
output  [0:0] relu_weights_V218_address0;
output   relu_weights_V218_ce0;
input  [10:0] relu_weights_V218_q0;
output  [0:0] relu_weights_V219_address0;
output   relu_weights_V219_ce0;
input  [10:0] relu_weights_V219_q0;
output  [0:0] relu_weights_V220_address0;
output   relu_weights_V220_ce0;
input  [10:0] relu_weights_V220_q0;
output  [0:0] relu_weights_V221_address0;
output   relu_weights_V221_ce0;
input  [10:0] relu_weights_V221_q0;
output  [0:0] relu_weights_V222_address0;
output   relu_weights_V222_ce0;
input  [10:0] relu_weights_V222_q0;
output  [0:0] relu_weights_V223_address0;
output   relu_weights_V223_ce0;
input  [10:0] relu_weights_V223_q0;
output  [0:0] relu_weights_V224_address0;
output   relu_weights_V224_ce0;
input  [10:0] relu_weights_V224_q0;
output  [0:0] relu_weights_V225_address0;
output   relu_weights_V225_ce0;
input  [10:0] relu_weights_V225_q0;
output  [6:0] top_0_V_address0;
output   top_0_V_ce0;
output   top_0_V_we0;
output  [13:0] top_0_V_d0;
input  [13:0] top_0_V_q0;
output  [6:0] top_1_V_address0;
output   top_1_V_ce0;
output   top_1_V_we0;
output  [13:0] top_1_V_d0;
input  [13:0] top_1_V_q0;
output  [6:0] top_2_V_address0;
output   top_2_V_ce0;
output   top_2_V_we0;
output  [13:0] top_2_V_d0;
input  [13:0] top_2_V_q0;
output  [6:0] top_3_V_address0;
output   top_3_V_ce0;
output   top_3_V_we0;
output  [13:0] top_3_V_d0;
input  [13:0] top_3_V_q0;
output  [6:0] top_4_V_address0;
output   top_4_V_ce0;
output   top_4_V_we0;
output  [13:0] top_4_V_d0;
input  [13:0] top_4_V_q0;
output  [6:0] top_5_V_address0;
output   top_5_V_ce0;
output   top_5_V_we0;
output  [13:0] top_5_V_d0;
input  [13:0] top_5_V_q0;
output  [6:0] top_6_V_address0;
output   top_6_V_ce0;
output   top_6_V_we0;
output  [13:0] top_6_V_d0;
input  [13:0] top_6_V_q0;
output  [6:0] top_7_V_address0;
output   top_7_V_ce0;
output   top_7_V_we0;
output  [13:0] top_7_V_d0;
input  [13:0] top_7_V_q0;
output  [6:0] top_8_V_address0;
output   top_8_V_ce0;
output   top_8_V_we0;
output  [13:0] top_8_V_d0;
input  [13:0] top_8_V_q0;
output  [6:0] top_9_V_address0;
output   top_9_V_ce0;
output   top_9_V_we0;
output  [13:0] top_9_V_d0;
input  [13:0] top_9_V_q0;
output  [6:0] top_10_V_address0;
output   top_10_V_ce0;
output   top_10_V_we0;
output  [13:0] top_10_V_d0;
input  [13:0] top_10_V_q0;
output  [6:0] top_11_V_address0;
output   top_11_V_ce0;
output   top_11_V_we0;
output  [13:0] top_11_V_d0;
input  [13:0] top_11_V_q0;
output  [6:0] top_12_V_address0;
output   top_12_V_ce0;
output   top_12_V_we0;
output  [13:0] top_12_V_d0;
input  [13:0] top_12_V_q0;
output  [6:0] top_13_V_address0;
output   top_13_V_ce0;
output   top_13_V_we0;
output  [13:0] top_13_V_d0;
input  [13:0] top_13_V_q0;
output  [6:0] top_14_V_address0;
output   top_14_V_ce0;
output   top_14_V_we0;
output  [13:0] top_14_V_d0;
input  [13:0] top_14_V_q0;
output  [6:0] top_15_V_address0;
output   top_15_V_ce0;
output   top_15_V_we0;
output  [13:0] top_15_V_d0;
input  [13:0] top_15_V_q0;
output  [6:0] top_16_V_address0;
output   top_16_V_ce0;
output   top_16_V_we0;
output  [13:0] top_16_V_d0;
input  [13:0] top_16_V_q0;
output  [6:0] top_17_V_address0;
output   top_17_V_ce0;
output   top_17_V_we0;
output  [13:0] top_17_V_d0;
input  [13:0] top_17_V_q0;
output  [6:0] top_18_V_address0;
output   top_18_V_ce0;
output   top_18_V_we0;
output  [13:0] top_18_V_d0;
input  [13:0] top_18_V_q0;
output  [6:0] top_19_V_address0;
output   top_19_V_ce0;
output   top_19_V_we0;
output  [13:0] top_19_V_d0;
input  [13:0] top_19_V_q0;
output  [6:0] top_20_V_address0;
output   top_20_V_ce0;
output   top_20_V_we0;
output  [13:0] top_20_V_d0;
input  [13:0] top_20_V_q0;
output  [6:0] top_21_V_address0;
output   top_21_V_ce0;
output   top_21_V_we0;
output  [13:0] top_21_V_d0;
input  [13:0] top_21_V_q0;
output  [6:0] top_22_V_address0;
output   top_22_V_ce0;
output   top_22_V_we0;
output  [13:0] top_22_V_d0;
input  [13:0] top_22_V_q0;
output  [6:0] top_23_V_address0;
output   top_23_V_ce0;
output   top_23_V_we0;
output  [13:0] top_23_V_d0;
input  [13:0] top_23_V_q0;
output  [6:0] top_24_V_address0;
output   top_24_V_ce0;
output   top_24_V_we0;
output  [13:0] top_24_V_d0;
input  [13:0] top_24_V_q0;
output  [6:0] top_25_V_address0;
output   top_25_V_ce0;
output   top_25_V_we0;
output  [13:0] top_25_V_d0;
input  [13:0] top_25_V_q0;
output  [6:0] top_26_V_address0;
output   top_26_V_ce0;
output   top_26_V_we0;
output  [13:0] top_26_V_d0;
input  [13:0] top_26_V_q0;
output  [6:0] top_27_V_address0;
output   top_27_V_ce0;
output   top_27_V_we0;
output  [13:0] top_27_V_d0;
input  [13:0] top_27_V_q0;
output  [6:0] top_28_V_address0;
output   top_28_V_ce0;
output   top_28_V_we0;
output  [13:0] top_28_V_d0;
input  [13:0] top_28_V_q0;
output  [6:0] top_29_V_address0;
output   top_29_V_ce0;
output   top_29_V_we0;
output  [13:0] top_29_V_d0;
input  [13:0] top_29_V_q0;
output  [6:0] top_30_V_address0;
output   top_30_V_ce0;
output   top_30_V_we0;
output  [13:0] top_30_V_d0;
input  [13:0] top_30_V_q0;
output  [6:0] top_31_V_address0;
output   top_31_V_ce0;
output   top_31_V_we0;
output  [13:0] top_31_V_d0;
input  [13:0] top_31_V_q0;
input  [3:0] stride;
output  [5:0] weight_buf_3x3_V_0_address0;
output   weight_buf_3x3_V_0_ce0;
input  [63:0] weight_buf_3x3_V_0_q0;
output  [5:0] weight_buf_3x3_V_0_address1;
output   weight_buf_3x3_V_0_ce1;
input  [63:0] weight_buf_3x3_V_0_q1;
output  [5:0] weight_buf_3x3_V_1_address0;
output   weight_buf_3x3_V_1_ce0;
input  [63:0] weight_buf_3x3_V_1_q0;
output  [5:0] weight_buf_3x3_V_1_address1;
output   weight_buf_3x3_V_1_ce1;
input  [63:0] weight_buf_3x3_V_1_q1;
output  [5:0] weight_buf_3x3_V_2_address0;
output   weight_buf_3x3_V_2_ce0;
input  [63:0] weight_buf_3x3_V_2_q0;
output  [5:0] weight_buf_3x3_V_2_address1;
output   weight_buf_3x3_V_2_ce1;
input  [63:0] weight_buf_3x3_V_2_q1;
output  [5:0] weight_buf_3x3_V_3_address0;
output   weight_buf_3x3_V_3_ce0;
input  [63:0] weight_buf_3x3_V_3_q0;
output  [5:0] weight_buf_3x3_V_3_address1;
output   weight_buf_3x3_V_3_ce1;
input  [63:0] weight_buf_3x3_V_3_q1;
output  [5:0] weight_buf_3x3_V_4_address0;
output   weight_buf_3x3_V_4_ce0;
input  [63:0] weight_buf_3x3_V_4_q0;
output  [5:0] weight_buf_3x3_V_4_address1;
output   weight_buf_3x3_V_4_ce1;
input  [63:0] weight_buf_3x3_V_4_q1;
output  [5:0] weight_buf_3x3_V_5_address0;
output   weight_buf_3x3_V_5_ce0;
input  [63:0] weight_buf_3x3_V_5_q0;
output  [5:0] weight_buf_3x3_V_5_address1;
output   weight_buf_3x3_V_5_ce1;
input  [63:0] weight_buf_3x3_V_5_q1;
output  [5:0] weight_buf_3x3_V_6_address0;
output   weight_buf_3x3_V_6_ce0;
input  [63:0] weight_buf_3x3_V_6_q0;
output  [5:0] weight_buf_3x3_V_6_address1;
output   weight_buf_3x3_V_6_ce1;
input  [63:0] weight_buf_3x3_V_6_q1;
output  [5:0] weight_buf_3x3_V_7_address0;
output   weight_buf_3x3_V_7_ce0;
input  [63:0] weight_buf_3x3_V_7_q0;
output  [5:0] weight_buf_3x3_V_7_address1;
output   weight_buf_3x3_V_7_ce1;
input  [63:0] weight_buf_3x3_V_7_q1;
output  [5:0] weight_buf_3x3_V_8_address0;
output   weight_buf_3x3_V_8_ce0;
input  [63:0] weight_buf_3x3_V_8_q0;
output  [5:0] weight_buf_3x3_V_8_address1;
output   weight_buf_3x3_V_8_ce1;
input  [63:0] weight_buf_3x3_V_8_q1;
output  [5:0] weight_buf_3x3_V_9_address0;
output   weight_buf_3x3_V_9_ce0;
input  [63:0] weight_buf_3x3_V_9_q0;
output  [5:0] weight_buf_3x3_V_9_address1;
output   weight_buf_3x3_V_9_ce1;
input  [63:0] weight_buf_3x3_V_9_q1;
output  [5:0] weight_buf_3x3_V_10_address0;
output   weight_buf_3x3_V_10_ce0;
input  [63:0] weight_buf_3x3_V_10_q0;
output  [5:0] weight_buf_3x3_V_10_address1;
output   weight_buf_3x3_V_10_ce1;
input  [63:0] weight_buf_3x3_V_10_q1;
output  [5:0] weight_buf_3x3_V_11_address0;
output   weight_buf_3x3_V_11_ce0;
input  [63:0] weight_buf_3x3_V_11_q0;
output  [5:0] weight_buf_3x3_V_11_address1;
output   weight_buf_3x3_V_11_ce1;
input  [63:0] weight_buf_3x3_V_11_q1;
output  [5:0] weight_buf_3x3_V_12_address0;
output   weight_buf_3x3_V_12_ce0;
input  [63:0] weight_buf_3x3_V_12_q0;
output  [5:0] weight_buf_3x3_V_12_address1;
output   weight_buf_3x3_V_12_ce1;
input  [63:0] weight_buf_3x3_V_12_q1;
output  [5:0] weight_buf_3x3_V_13_address0;
output   weight_buf_3x3_V_13_ce0;
input  [63:0] weight_buf_3x3_V_13_q0;
output  [5:0] weight_buf_3x3_V_13_address1;
output   weight_buf_3x3_V_13_ce1;
input  [63:0] weight_buf_3x3_V_13_q1;
output  [5:0] weight_buf_3x3_V_14_address0;
output   weight_buf_3x3_V_14_ce0;
input  [63:0] weight_buf_3x3_V_14_q0;
output  [5:0] weight_buf_3x3_V_14_address1;
output   weight_buf_3x3_V_14_ce1;
input  [63:0] weight_buf_3x3_V_14_q1;
output  [5:0] weight_buf_3x3_V_15_address0;
output   weight_buf_3x3_V_15_ce0;
input  [63:0] weight_buf_3x3_V_15_q0;
output  [5:0] weight_buf_3x3_V_15_address1;
output   weight_buf_3x3_V_15_ce1;
input  [63:0] weight_buf_3x3_V_15_q1;
output  [5:0] weight_buf_3x3_V_16_address0;
output   weight_buf_3x3_V_16_ce0;
input  [63:0] weight_buf_3x3_V_16_q0;
output  [5:0] weight_buf_3x3_V_16_address1;
output   weight_buf_3x3_V_16_ce1;
input  [63:0] weight_buf_3x3_V_16_q1;
output  [5:0] weight_buf_3x3_V_17_address0;
output   weight_buf_3x3_V_17_ce0;
input  [63:0] weight_buf_3x3_V_17_q0;
output  [5:0] weight_buf_3x3_V_17_address1;
output   weight_buf_3x3_V_17_ce1;
input  [63:0] weight_buf_3x3_V_17_q1;
output  [5:0] weight_buf_3x3_V_18_address0;
output   weight_buf_3x3_V_18_ce0;
input  [63:0] weight_buf_3x3_V_18_q0;
output  [5:0] weight_buf_3x3_V_18_address1;
output   weight_buf_3x3_V_18_ce1;
input  [63:0] weight_buf_3x3_V_18_q1;
output  [5:0] weight_buf_3x3_V_19_address0;
output   weight_buf_3x3_V_19_ce0;
input  [63:0] weight_buf_3x3_V_19_q0;
output  [5:0] weight_buf_3x3_V_19_address1;
output   weight_buf_3x3_V_19_ce1;
input  [63:0] weight_buf_3x3_V_19_q1;
output  [5:0] weight_buf_3x3_V_20_address0;
output   weight_buf_3x3_V_20_ce0;
input  [63:0] weight_buf_3x3_V_20_q0;
output  [5:0] weight_buf_3x3_V_20_address1;
output   weight_buf_3x3_V_20_ce1;
input  [63:0] weight_buf_3x3_V_20_q1;
output  [5:0] weight_buf_3x3_V_21_address0;
output   weight_buf_3x3_V_21_ce0;
input  [63:0] weight_buf_3x3_V_21_q0;
output  [5:0] weight_buf_3x3_V_21_address1;
output   weight_buf_3x3_V_21_ce1;
input  [63:0] weight_buf_3x3_V_21_q1;
output  [5:0] weight_buf_3x3_V_22_address0;
output   weight_buf_3x3_V_22_ce0;
input  [63:0] weight_buf_3x3_V_22_q0;
output  [5:0] weight_buf_3x3_V_22_address1;
output   weight_buf_3x3_V_22_ce1;
input  [63:0] weight_buf_3x3_V_22_q1;
output  [5:0] weight_buf_3x3_V_23_address0;
output   weight_buf_3x3_V_23_ce0;
input  [63:0] weight_buf_3x3_V_23_q0;
output  [5:0] weight_buf_3x3_V_23_address1;
output   weight_buf_3x3_V_23_ce1;
input  [63:0] weight_buf_3x3_V_23_q1;
output  [5:0] weight_buf_3x3_V_24_address0;
output   weight_buf_3x3_V_24_ce0;
input  [63:0] weight_buf_3x3_V_24_q0;
output  [5:0] weight_buf_3x3_V_24_address1;
output   weight_buf_3x3_V_24_ce1;
input  [63:0] weight_buf_3x3_V_24_q1;
output  [5:0] weight_buf_3x3_V_25_address0;
output   weight_buf_3x3_V_25_ce0;
input  [63:0] weight_buf_3x3_V_25_q0;
output  [5:0] weight_buf_3x3_V_25_address1;
output   weight_buf_3x3_V_25_ce1;
input  [63:0] weight_buf_3x3_V_25_q1;
output  [5:0] weight_buf_3x3_V_26_address0;
output   weight_buf_3x3_V_26_ce0;
input  [63:0] weight_buf_3x3_V_26_q0;
output  [5:0] weight_buf_3x3_V_26_address1;
output   weight_buf_3x3_V_26_ce1;
input  [63:0] weight_buf_3x3_V_26_q1;
output  [5:0] weight_buf_3x3_V_27_address0;
output   weight_buf_3x3_V_27_ce0;
input  [63:0] weight_buf_3x3_V_27_q0;
output  [5:0] weight_buf_3x3_V_27_address1;
output   weight_buf_3x3_V_27_ce1;
input  [63:0] weight_buf_3x3_V_27_q1;
output  [5:0] weight_buf_3x3_V_28_address0;
output   weight_buf_3x3_V_28_ce0;
input  [63:0] weight_buf_3x3_V_28_q0;
output  [5:0] weight_buf_3x3_V_28_address1;
output   weight_buf_3x3_V_28_ce1;
input  [63:0] weight_buf_3x3_V_28_q1;
output  [5:0] weight_buf_3x3_V_29_address0;
output   weight_buf_3x3_V_29_ce0;
input  [63:0] weight_buf_3x3_V_29_q0;
output  [5:0] weight_buf_3x3_V_29_address1;
output   weight_buf_3x3_V_29_ce1;
input  [63:0] weight_buf_3x3_V_29_q1;
output  [5:0] weight_buf_3x3_V_30_address0;
output   weight_buf_3x3_V_30_ce0;
input  [63:0] weight_buf_3x3_V_30_q0;
output  [5:0] weight_buf_3x3_V_30_address1;
output   weight_buf_3x3_V_30_ce1;
input  [63:0] weight_buf_3x3_V_30_q1;
output  [5:0] weight_buf_3x3_V_31_address0;
output   weight_buf_3x3_V_31_ce0;
input  [63:0] weight_buf_3x3_V_31_q0;
output  [5:0] weight_buf_3x3_V_31_address1;
output   weight_buf_3x3_V_31_ce1;
input  [63:0] weight_buf_3x3_V_31_q1;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[3:0] bottom_0_V_address0;
reg bottom_0_V_ce0;
reg bottom_0_V_ce1;
reg[3:0] bottom_1_V_address0;
reg bottom_1_V_ce0;
reg bottom_1_V_ce1;
reg[3:0] bottom_2_V_address0;
reg bottom_2_V_ce0;
reg bottom_2_V_ce1;
reg[3:0] bottom_3_V_address0;
reg bottom_3_V_ce0;
reg bottom_3_V_ce1;
reg[3:0] bottom_4_V_address0;
reg bottom_4_V_ce0;
reg bottom_4_V_ce1;
reg[3:0] bottom_5_V_address0;
reg bottom_5_V_ce0;
reg bottom_5_V_ce1;
reg[3:0] bottom_6_V_address0;
reg bottom_6_V_ce0;
reg bottom_6_V_ce1;
reg[3:0] bottom_7_V_address0;
reg bottom_7_V_ce0;
reg bottom_7_V_ce1;
reg[3:0] bottom_8_V_address0;
reg bottom_8_V_ce0;
reg bottom_8_V_ce1;
reg bn_weights_V_ce0;
reg bn_weights_V71_ce0;
reg bn_weights_V72_ce0;
reg bn_weights_V73_ce0;
reg bn_weights_V74_ce0;
reg bn_weights_V75_ce0;
reg bn_weights_V76_ce0;
reg bn_weights_V77_ce0;
reg bn_weights_V78_ce0;
reg bn_weights_V79_ce0;
reg bn_weights_V80_ce0;
reg bn_weights_V81_ce0;
reg bn_weights_V82_ce0;
reg bn_weights_V83_ce0;
reg bn_weights_V84_ce0;
reg bn_weights_V85_ce0;
reg bn_weights_V86_ce0;
reg bn_weights_V87_ce0;
reg bn_weights_V88_ce0;
reg bn_weights_V89_ce0;
reg bn_weights_V90_ce0;
reg bn_weights_V91_ce0;
reg bn_weights_V92_ce0;
reg bn_weights_V93_ce0;
reg bn_weights_V94_ce0;
reg bn_weights_V95_ce0;
reg bn_weights_V96_ce0;
reg bn_weights_V97_ce0;
reg bn_weights_V98_ce0;
reg bn_weights_V99_ce0;
reg bn_weights_V100_ce0;
reg bn_weights_V101_ce0;
reg bn_bias_V_ce0;
reg bn_bias_V102_ce0;
reg bn_bias_V103_ce0;
reg bn_bias_V104_ce0;
reg bn_bias_V105_ce0;
reg bn_bias_V106_ce0;
reg bn_bias_V107_ce0;
reg bn_bias_V108_ce0;
reg bn_bias_V109_ce0;
reg bn_bias_V110_ce0;
reg bn_bias_V111_ce0;
reg bn_bias_V112_ce0;
reg bn_bias_V113_ce0;
reg bn_bias_V114_ce0;
reg bn_bias_V115_ce0;
reg bn_bias_V116_ce0;
reg bn_bias_V117_ce0;
reg bn_bias_V118_ce0;
reg bn_bias_V119_ce0;
reg bn_bias_V120_ce0;
reg bn_bias_V121_ce0;
reg bn_bias_V122_ce0;
reg bn_bias_V123_ce0;
reg bn_bias_V124_ce0;
reg bn_bias_V125_ce0;
reg bn_bias_V126_ce0;
reg bn_bias_V127_ce0;
reg bn_bias_V128_ce0;
reg bn_bias_V129_ce0;
reg bn_bias_V130_ce0;
reg bn_bias_V131_ce0;
reg bn_bias_V132_ce0;
reg relu_shiftx_V_ce0;
reg relu_shiftx_V133_ce0;
reg relu_shiftx_V134_ce0;
reg relu_shiftx_V135_ce0;
reg relu_shiftx_V136_ce0;
reg relu_shiftx_V137_ce0;
reg relu_shiftx_V138_ce0;
reg relu_shiftx_V139_ce0;
reg relu_shiftx_V140_ce0;
reg relu_shiftx_V141_ce0;
reg relu_shiftx_V142_ce0;
reg relu_shiftx_V143_ce0;
reg relu_shiftx_V144_ce0;
reg relu_shiftx_V145_ce0;
reg relu_shiftx_V146_ce0;
reg relu_shiftx_V147_ce0;
reg relu_shiftx_V148_ce0;
reg relu_shiftx_V149_ce0;
reg relu_shiftx_V150_ce0;
reg relu_shiftx_V151_ce0;
reg relu_shiftx_V152_ce0;
reg relu_shiftx_V153_ce0;
reg relu_shiftx_V154_ce0;
reg relu_shiftx_V155_ce0;
reg relu_shiftx_V156_ce0;
reg relu_shiftx_V157_ce0;
reg relu_shiftx_V158_ce0;
reg relu_shiftx_V159_ce0;
reg relu_shiftx_V160_ce0;
reg relu_shiftx_V161_ce0;
reg relu_shiftx_V162_ce0;
reg relu_shiftx_V163_ce0;
reg relu_shifty_V_ce0;
reg relu_shifty_V164_ce0;
reg relu_shifty_V165_ce0;
reg relu_shifty_V166_ce0;
reg relu_shifty_V167_ce0;
reg relu_shifty_V168_ce0;
reg relu_shifty_V169_ce0;
reg relu_shifty_V170_ce0;
reg relu_shifty_V171_ce0;
reg relu_shifty_V172_ce0;
reg relu_shifty_V173_ce0;
reg relu_shifty_V174_ce0;
reg relu_shifty_V175_ce0;
reg relu_shifty_V176_ce0;
reg relu_shifty_V177_ce0;
reg relu_shifty_V178_ce0;
reg relu_shifty_V179_ce0;
reg relu_shifty_V180_ce0;
reg relu_shifty_V181_ce0;
reg relu_shifty_V182_ce0;
reg relu_shifty_V183_ce0;
reg relu_shifty_V184_ce0;
reg relu_shifty_V185_ce0;
reg relu_shifty_V186_ce0;
reg relu_shifty_V187_ce0;
reg relu_shifty_V188_ce0;
reg relu_shifty_V189_ce0;
reg relu_shifty_V190_ce0;
reg relu_shifty_V191_ce0;
reg relu_shifty_V192_ce0;
reg relu_shifty_V193_ce0;
reg relu_shifty_V194_ce0;
reg relu_weights_V_ce0;
reg relu_weights_V195_ce0;
reg relu_weights_V196_ce0;
reg relu_weights_V197_ce0;
reg relu_weights_V198_ce0;
reg relu_weights_V199_ce0;
reg relu_weights_V200_ce0;
reg relu_weights_V201_ce0;
reg relu_weights_V202_ce0;
reg relu_weights_V203_ce0;
reg relu_weights_V204_ce0;
reg relu_weights_V205_ce0;
reg relu_weights_V206_ce0;
reg relu_weights_V207_ce0;
reg relu_weights_V208_ce0;
reg relu_weights_V209_ce0;
reg relu_weights_V210_ce0;
reg relu_weights_V211_ce0;
reg relu_weights_V212_ce0;
reg relu_weights_V213_ce0;
reg relu_weights_V214_ce0;
reg relu_weights_V215_ce0;
reg relu_weights_V216_ce0;
reg relu_weights_V217_ce0;
reg relu_weights_V218_ce0;
reg relu_weights_V219_ce0;
reg relu_weights_V220_ce0;
reg relu_weights_V221_ce0;
reg relu_weights_V222_ce0;
reg relu_weights_V223_ce0;
reg relu_weights_V224_ce0;
reg relu_weights_V225_ce0;
reg[6:0] top_0_V_address0;
reg top_0_V_ce0;
reg top_0_V_we0;
reg[6:0] top_1_V_address0;
reg top_1_V_ce0;
reg top_1_V_we0;
reg[6:0] top_2_V_address0;
reg top_2_V_ce0;
reg top_2_V_we0;
reg[6:0] top_3_V_address0;
reg top_3_V_ce0;
reg top_3_V_we0;
reg[6:0] top_4_V_address0;
reg top_4_V_ce0;
reg top_4_V_we0;
reg[6:0] top_5_V_address0;
reg top_5_V_ce0;
reg top_5_V_we0;
reg[6:0] top_6_V_address0;
reg top_6_V_ce0;
reg top_6_V_we0;
reg[6:0] top_7_V_address0;
reg top_7_V_ce0;
reg top_7_V_we0;
reg[6:0] top_8_V_address0;
reg top_8_V_ce0;
reg top_8_V_we0;
reg[6:0] top_9_V_address0;
reg top_9_V_ce0;
reg top_9_V_we0;
reg[6:0] top_10_V_address0;
reg top_10_V_ce0;
reg top_10_V_we0;
reg[6:0] top_11_V_address0;
reg top_11_V_ce0;
reg top_11_V_we0;
reg[6:0] top_12_V_address0;
reg top_12_V_ce0;
reg top_12_V_we0;
reg[6:0] top_13_V_address0;
reg top_13_V_ce0;
reg top_13_V_we0;
reg[6:0] top_14_V_address0;
reg top_14_V_ce0;
reg top_14_V_we0;
reg[6:0] top_15_V_address0;
reg top_15_V_ce0;
reg top_15_V_we0;
reg[6:0] top_16_V_address0;
reg top_16_V_ce0;
reg top_16_V_we0;
reg[6:0] top_17_V_address0;
reg top_17_V_ce0;
reg top_17_V_we0;
reg[6:0] top_18_V_address0;
reg top_18_V_ce0;
reg top_18_V_we0;
reg[6:0] top_19_V_address0;
reg top_19_V_ce0;
reg top_19_V_we0;
reg[6:0] top_20_V_address0;
reg top_20_V_ce0;
reg top_20_V_we0;
reg[6:0] top_21_V_address0;
reg top_21_V_ce0;
reg top_21_V_we0;
reg[6:0] top_22_V_address0;
reg top_22_V_ce0;
reg top_22_V_we0;
reg[6:0] top_23_V_address0;
reg top_23_V_ce0;
reg top_23_V_we0;
reg[6:0] top_24_V_address0;
reg top_24_V_ce0;
reg top_24_V_we0;
reg[6:0] top_25_V_address0;
reg top_25_V_ce0;
reg top_25_V_we0;
reg[6:0] top_26_V_address0;
reg top_26_V_ce0;
reg top_26_V_we0;
reg[6:0] top_27_V_address0;
reg top_27_V_ce0;
reg top_27_V_we0;
reg top_28_V_ce0;
reg top_28_V_we0;
reg top_29_V_ce0;
reg top_29_V_we0;
reg top_30_V_ce0;
reg top_30_V_we0;
reg top_31_V_ce0;
reg top_31_V_we0;
reg[5:0] weight_buf_3x3_V_0_address0;
reg weight_buf_3x3_V_0_ce0;
reg[5:0] weight_buf_3x3_V_0_address1;
reg weight_buf_3x3_V_0_ce1;
reg[5:0] weight_buf_3x3_V_1_address0;
reg weight_buf_3x3_V_1_ce0;
reg[5:0] weight_buf_3x3_V_1_address1;
reg weight_buf_3x3_V_1_ce1;
reg[5:0] weight_buf_3x3_V_2_address0;
reg weight_buf_3x3_V_2_ce0;
reg[5:0] weight_buf_3x3_V_2_address1;
reg weight_buf_3x3_V_2_ce1;
reg[5:0] weight_buf_3x3_V_3_address0;
reg weight_buf_3x3_V_3_ce0;
reg[5:0] weight_buf_3x3_V_3_address1;
reg weight_buf_3x3_V_3_ce1;
reg[5:0] weight_buf_3x3_V_4_address0;
reg weight_buf_3x3_V_4_ce0;
reg[5:0] weight_buf_3x3_V_4_address1;
reg weight_buf_3x3_V_4_ce1;
reg[5:0] weight_buf_3x3_V_5_address0;
reg weight_buf_3x3_V_5_ce0;
reg[5:0] weight_buf_3x3_V_5_address1;
reg weight_buf_3x3_V_5_ce1;
reg[5:0] weight_buf_3x3_V_6_address0;
reg weight_buf_3x3_V_6_ce0;
reg[5:0] weight_buf_3x3_V_6_address1;
reg weight_buf_3x3_V_6_ce1;
reg[5:0] weight_buf_3x3_V_7_address0;
reg weight_buf_3x3_V_7_ce0;
reg[5:0] weight_buf_3x3_V_7_address1;
reg weight_buf_3x3_V_7_ce1;
reg[5:0] weight_buf_3x3_V_8_address0;
reg weight_buf_3x3_V_8_ce0;
reg[5:0] weight_buf_3x3_V_8_address1;
reg weight_buf_3x3_V_8_ce1;
reg[5:0] weight_buf_3x3_V_9_address0;
reg weight_buf_3x3_V_9_ce0;
reg[5:0] weight_buf_3x3_V_9_address1;
reg weight_buf_3x3_V_9_ce1;
reg[5:0] weight_buf_3x3_V_10_address0;
reg weight_buf_3x3_V_10_ce0;
reg[5:0] weight_buf_3x3_V_10_address1;
reg weight_buf_3x3_V_10_ce1;
reg[5:0] weight_buf_3x3_V_11_address0;
reg weight_buf_3x3_V_11_ce0;
reg[5:0] weight_buf_3x3_V_11_address1;
reg weight_buf_3x3_V_11_ce1;
reg[5:0] weight_buf_3x3_V_12_address0;
reg weight_buf_3x3_V_12_ce0;
reg[5:0] weight_buf_3x3_V_12_address1;
reg weight_buf_3x3_V_12_ce1;
reg[5:0] weight_buf_3x3_V_13_address0;
reg weight_buf_3x3_V_13_ce0;
reg[5:0] weight_buf_3x3_V_13_address1;
reg weight_buf_3x3_V_13_ce1;
reg[5:0] weight_buf_3x3_V_14_address0;
reg weight_buf_3x3_V_14_ce0;
reg[5:0] weight_buf_3x3_V_14_address1;
reg weight_buf_3x3_V_14_ce1;
reg[5:0] weight_buf_3x3_V_15_address0;
reg weight_buf_3x3_V_15_ce0;
reg[5:0] weight_buf_3x3_V_15_address1;
reg weight_buf_3x3_V_15_ce1;
reg[5:0] weight_buf_3x3_V_16_address0;
reg weight_buf_3x3_V_16_ce0;
reg[5:0] weight_buf_3x3_V_16_address1;
reg weight_buf_3x3_V_16_ce1;
reg[5:0] weight_buf_3x3_V_17_address0;
reg weight_buf_3x3_V_17_ce0;
reg[5:0] weight_buf_3x3_V_17_address1;
reg weight_buf_3x3_V_17_ce1;
reg[5:0] weight_buf_3x3_V_18_address0;
reg weight_buf_3x3_V_18_ce0;
reg[5:0] weight_buf_3x3_V_18_address1;
reg weight_buf_3x3_V_18_ce1;
reg[5:0] weight_buf_3x3_V_19_address0;
reg weight_buf_3x3_V_19_ce0;
reg[5:0] weight_buf_3x3_V_19_address1;
reg weight_buf_3x3_V_19_ce1;
reg[5:0] weight_buf_3x3_V_20_address0;
reg weight_buf_3x3_V_20_ce0;
reg[5:0] weight_buf_3x3_V_20_address1;
reg weight_buf_3x3_V_20_ce1;
reg[5:0] weight_buf_3x3_V_21_address0;
reg weight_buf_3x3_V_21_ce0;
reg[5:0] weight_buf_3x3_V_21_address1;
reg weight_buf_3x3_V_21_ce1;
reg[5:0] weight_buf_3x3_V_22_address0;
reg weight_buf_3x3_V_22_ce0;
reg[5:0] weight_buf_3x3_V_22_address1;
reg weight_buf_3x3_V_22_ce1;
reg[5:0] weight_buf_3x3_V_23_address0;
reg weight_buf_3x3_V_23_ce0;
reg[5:0] weight_buf_3x3_V_23_address1;
reg weight_buf_3x3_V_23_ce1;
reg[5:0] weight_buf_3x3_V_24_address0;
reg weight_buf_3x3_V_24_ce0;
reg[5:0] weight_buf_3x3_V_24_address1;
reg weight_buf_3x3_V_24_ce1;
reg[5:0] weight_buf_3x3_V_25_address0;
reg weight_buf_3x3_V_25_ce0;
reg[5:0] weight_buf_3x3_V_25_address1;
reg weight_buf_3x3_V_25_ce1;
reg[5:0] weight_buf_3x3_V_26_address0;
reg weight_buf_3x3_V_26_ce0;
reg[5:0] weight_buf_3x3_V_26_address1;
reg weight_buf_3x3_V_26_ce1;
reg[5:0] weight_buf_3x3_V_27_address0;
reg weight_buf_3x3_V_27_ce0;
reg[5:0] weight_buf_3x3_V_27_address1;
reg weight_buf_3x3_V_27_ce1;
reg[5:0] weight_buf_3x3_V_28_address0;
reg weight_buf_3x3_V_28_ce0;
reg[5:0] weight_buf_3x3_V_28_address1;
reg weight_buf_3x3_V_28_ce1;
reg[5:0] weight_buf_3x3_V_29_address0;
reg weight_buf_3x3_V_29_ce0;
reg[5:0] weight_buf_3x3_V_29_address1;
reg weight_buf_3x3_V_29_ce1;
reg[5:0] weight_buf_3x3_V_30_address0;
reg weight_buf_3x3_V_30_ce0;
reg[5:0] weight_buf_3x3_V_30_address1;
reg weight_buf_3x3_V_30_ce1;
reg[5:0] weight_buf_3x3_V_31_address0;
reg weight_buf_3x3_V_31_ce0;
reg[5:0] weight_buf_3x3_V_31_address1;
reg weight_buf_3x3_V_31_ce1;

(* fsm_encoding = "none" *) reg   [6:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [5:0] indvar_flatten_reg_4513;
reg   [2:0] row0_0_reg_4524;
reg   [2:0] col0_0_reg_4535;
reg   [63:0] reg_5540;
wire    ap_CS_fsm_pp0_stage1;
reg    ap_enable_reg_pp0_iter0;
wire    ap_block_state3_pp0_stage1_iter0;
wire    ap_block_state8_pp0_stage1_iter1;
wire    ap_block_state13_pp0_stage1_iter2;
wire    ap_block_state18_pp0_stage1_iter3;
wire    ap_block_state23_pp0_stage1_iter4;
wire    ap_block_pp0_stage1_11001;
reg   [0:0] icmp_ln505_reg_10077;
wire    ap_CS_fsm_pp0_stage4;
wire    ap_block_state6_pp0_stage4_iter0;
wire    ap_block_state11_pp0_stage4_iter1;
wire    ap_block_state16_pp0_stage4_iter2;
wire    ap_block_state21_pp0_stage4_iter3;
wire    ap_block_pp0_stage4_11001;
reg   [63:0] reg_5545;
reg   [63:0] reg_5551;
reg   [63:0] reg_5557;
reg   [63:0] reg_5563;
reg   [63:0] reg_5569;
reg   [63:0] reg_5575;
reg   [63:0] reg_5581;
reg   [63:0] reg_5587;
reg   [63:0] reg_5593;
reg   [63:0] reg_5599;
reg   [63:0] reg_5605;
reg   [63:0] reg_5611;
reg   [63:0] reg_5617;
reg   [63:0] reg_5623;
reg   [63:0] reg_5629;
reg   [63:0] reg_5635;
reg   [63:0] reg_5641;
reg   [63:0] reg_5647;
reg   [63:0] reg_5653;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_state4_pp0_stage2_iter0;
wire    ap_block_state9_pp0_stage2_iter1;
wire    ap_block_state14_pp0_stage2_iter2;
wire    ap_block_state19_pp0_stage2_iter3;
wire    ap_block_state24_pp0_stage2_iter4;
wire    ap_block_pp0_stage2_11001;
reg   [63:0] reg_5659;
reg   [63:0] reg_5665;
reg   [63:0] reg_5671;
reg   [63:0] reg_5677;
reg   [63:0] reg_5683;
reg   [63:0] reg_5689;
reg   [63:0] reg_5695;
reg   [63:0] reg_5701;
reg   [63:0] reg_5707;
reg   [63:0] reg_5713;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter1;
wire    ap_block_state2_pp0_stage0_iter0;
wire    ap_block_state7_pp0_stage0_iter1;
wire    ap_block_state12_pp0_stage0_iter2;
wire    ap_block_state17_pp0_stage0_iter3;
wire    ap_block_state22_pp0_stage0_iter4;
wire    ap_block_pp0_stage0_11001;
reg   [63:0] reg_5719;
reg   [63:0] reg_5725;
reg   [63:0] reg_5731;
reg   [63:0] reg_5737;
reg   [63:0] reg_5743;
reg   [63:0] reg_5749;
reg   [63:0] reg_5755;
reg   [63:0] reg_5761;
reg   [63:0] reg_5767;
reg   [63:0] reg_5773;
reg   [63:0] reg_5779;
wire   [0:0] icmp_ln500_fu_5791_p2;
reg   [0:0] icmp_ln500_reg_9260;
wire   [2:0] select_ln500_fu_5797_p3;
reg   [2:0] select_ln500_reg_9267;
wire   [5:0] select_ln477_fu_5805_p3;
reg   [5:0] select_ln477_reg_10072;
wire   [0:0] icmp_ln505_fu_5886_p2;
reg   [0:0] icmp_ln505_reg_10077_pp0_iter1_reg;
reg   [0:0] icmp_ln505_reg_10077_pp0_iter2_reg;
reg   [0:0] icmp_ln505_reg_10077_pp0_iter3_reg;
reg   [0:0] icmp_ln505_reg_10077_pp0_iter4_reg;
wire   [5:0] add_ln505_1_fu_5891_p2;
reg   [5:0] add_ln505_1_reg_10081;
wire   [3:0] select_ln505_1_fu_5941_p3;
reg   [3:0] select_ln505_1_reg_10086;
reg   [3:0] select_ln505_1_reg_10086_pp0_iter1_reg;
reg   [3:0] select_ln505_1_reg_10086_pp0_iter2_reg;
wire   [3:0] add_ln505_fu_5949_p2;
reg   [3:0] add_ln505_reg_10096;
wire   [0:0] select_ln505_2_fu_5961_p3;
reg   [0:0] select_ln505_2_reg_10104;
wire   [0:0] select_ln505_3_fu_5975_p3;
reg   [0:0] select_ln505_3_reg_10111;
wire   [0:0] select_ln505_4_fu_5989_p3;
reg   [0:0] select_ln505_4_reg_10118;
wire   [0:0] select_ln505_5_fu_6003_p3;
reg   [0:0] select_ln505_5_reg_10125;
wire   [0:0] select_ln505_6_fu_6017_p3;
reg   [0:0] select_ln505_6_reg_10132;
wire   [0:0] select_ln505_7_fu_6031_p3;
reg   [0:0] select_ln505_7_reg_10139;
wire   [0:0] select_ln505_8_fu_6045_p3;
reg   [0:0] select_ln505_8_reg_10146;
wire   [2:0] select_ln505_9_fu_6053_p3;
reg   [2:0] select_ln505_9_reg_10153;
wire   [2:0] col_fu_6061_p2;
reg   [2:0] col_reg_10158;
wire   [3:0] col_2_fu_6085_p3;
reg   [3:0] col_2_reg_10163;
reg   [3:0] col_2_reg_10163_pp0_iter1_reg;
reg   [3:0] col_2_reg_10163_pp0_iter2_reg;
wire   [63:0] grp_fu_5436_p11;
reg   [63:0] tmp_7_reg_10304;
wire   [63:0] select_ln539_6_fu_6188_p3;
reg   [63:0] select_ln539_6_reg_10326;
wire   [63:0] grp_fu_5516_p11;
reg   [63:0] tmp_10_reg_10362;
wire   [63:0] tmp_8_fu_6236_p11;
reg   [63:0] tmp_8_reg_10380;
wire   [63:0] select_ln538_6_fu_6301_p3;
reg   [63:0] select_ln538_6_reg_10402;
wire   [63:0] select_ln540_6_fu_6350_p3;
reg   [63:0] select_ln540_6_reg_10434;
wire   [63:0] grp_fu_5477_p11;
reg   [63:0] tmp_9_reg_10466;
wire   [63:0] tmp_1_fu_6357_p11;
reg   [63:0] tmp_1_reg_10484;
reg   [63:0] tmp_2_reg_10502;
wire   [63:0] tmp_11_fu_6381_p11;
reg   [63:0] tmp_11_reg_10520;
reg   [63:0] weight_buf_3x3_V_19_3_reg_10536;
reg   [63:0] weight_buf_3x3_V_20_3_reg_10541;
reg   [63:0] weight_buf_3x3_V_21_3_reg_10546;
reg   [63:0] weight_buf_3x3_V_22_3_reg_10551;
reg   [63:0] weight_buf_3x3_V_23_3_reg_10556;
reg   [63:0] weight_buf_3x3_V_24_3_reg_10561;
reg   [63:0] weight_buf_3x3_V_25_3_reg_10566;
reg   [63:0] weight_buf_3x3_V_26_3_reg_10571;
reg   [63:0] weight_buf_3x3_V_27_3_reg_10576;
reg   [63:0] weight_buf_3x3_V_28_3_reg_10581;
reg   [63:0] weight_buf_3x3_V_29_2_reg_10586;
reg   [63:0] weight_buf_3x3_V_29_3_reg_10591;
reg   [63:0] weight_buf_3x3_V_30_2_reg_10596;
reg   [63:0] weight_buf_3x3_V_30_3_reg_10601;
reg   [63:0] weight_buf_3x3_V_31_2_reg_10606;
reg   [63:0] weight_buf_3x3_V_31_3_reg_10611;
wire   [5:0] grp_compute_engine_64_fu_4546_ap_return;
reg   [5:0] tmp1_V_reg_10616;
wire    ap_CS_fsm_pp0_stage3;
wire    ap_block_state5_pp0_stage3_iter0;
wire    ap_block_state10_pp0_stage3_iter1;
wire    ap_block_state15_pp0_stage3_iter2;
wire    ap_block_state20_pp0_stage3_iter3;
wire    ap_block_pp0_stage3_11001;
wire   [5:0] grp_compute_engine_64_fu_4555_ap_return;
reg   [5:0] tmp1_V_0_1_reg_10621;
wire   [5:0] grp_compute_engine_64_fu_4564_ap_return;
reg   [5:0] tmp1_V_0_2_reg_10626;
wire   [5:0] grp_compute_engine_64_fu_4573_ap_return;
reg   [5:0] tmp1_V_0_3_reg_10631;
wire   [5:0] grp_compute_engine_64_fu_4582_ap_return;
reg   [5:0] tmp1_V_0_4_reg_10636;
wire   [5:0] grp_compute_engine_64_fu_4591_ap_return;
reg   [5:0] tmp1_V_0_5_reg_10641;
wire   [5:0] grp_compute_engine_64_fu_4600_ap_return;
reg   [5:0] tmp1_V_0_6_reg_10646;
wire   [5:0] grp_compute_engine_64_fu_4609_ap_return;
reg   [5:0] tmp1_V_0_7_reg_10651;
reg   [5:0] tmp1_V_0_7_reg_10651_pp0_iter1_reg;
wire   [5:0] grp_compute_engine_64_fu_4618_ap_return;
reg   [5:0] tmp1_V_0_8_reg_10656;
reg   [5:0] tmp1_V_0_8_reg_10656_pp0_iter1_reg;
wire   [5:0] grp_compute_engine_64_fu_4627_ap_return;
reg   [5:0] tmp1_V_0_9_reg_10661;
reg   [5:0] tmp1_V_0_9_reg_10661_pp0_iter1_reg;
wire   [5:0] grp_compute_engine_64_fu_4636_ap_return;
reg   [5:0] tmp1_V_0_10_reg_10666;
reg   [5:0] tmp1_V_0_10_reg_10666_pp0_iter1_reg;
wire   [5:0] grp_compute_engine_64_fu_4645_ap_return;
reg   [5:0] tmp1_V_0_11_reg_10671;
reg   [5:0] tmp1_V_0_11_reg_10671_pp0_iter1_reg;
wire   [5:0] grp_compute_engine_64_fu_4654_ap_return;
reg   [5:0] tmp1_V_0_12_reg_10676;
reg   [5:0] tmp1_V_0_12_reg_10676_pp0_iter1_reg;
wire   [5:0] grp_compute_engine_64_fu_4663_ap_return;
reg   [5:0] tmp1_V_0_13_reg_10681;
reg   [5:0] tmp1_V_0_13_reg_10681_pp0_iter1_reg;
wire   [5:0] grp_compute_engine_64_fu_4672_ap_return;
reg   [5:0] tmp1_V_0_14_reg_10686;
reg   [5:0] tmp1_V_0_14_reg_10686_pp0_iter1_reg;
wire   [5:0] grp_compute_engine_64_fu_4681_ap_return;
reg   [5:0] tmp1_V_0_15_reg_10691;
reg   [5:0] tmp1_V_0_15_reg_10691_pp0_iter1_reg;
wire   [5:0] grp_compute_engine_64_fu_4690_ap_return;
reg   [5:0] tmp1_V_0_16_reg_10696;
reg   [5:0] tmp1_V_0_16_reg_10696_pp0_iter1_reg;
wire   [5:0] grp_compute_engine_64_fu_4699_ap_return;
reg   [5:0] tmp1_V_0_17_reg_10701;
reg   [5:0] tmp1_V_0_17_reg_10701_pp0_iter1_reg;
wire   [5:0] grp_compute_engine_64_fu_4708_ap_return;
reg   [5:0] tmp1_V_0_18_reg_10706;
reg   [5:0] tmp1_V_0_18_reg_10706_pp0_iter1_reg;
wire   [5:0] grp_compute_engine_64_fu_4717_ap_return;
reg   [5:0] tmp1_V_0_19_reg_10711;
reg   [5:0] tmp1_V_0_19_reg_10711_pp0_iter1_reg;
wire   [5:0] grp_compute_engine_64_fu_4726_ap_return;
reg   [5:0] tmp1_V_0_20_reg_10716;
reg   [5:0] tmp1_V_0_20_reg_10716_pp0_iter1_reg;
wire   [5:0] grp_compute_engine_64_fu_4735_ap_return;
reg   [5:0] tmp1_V_0_21_reg_10721;
reg   [5:0] tmp1_V_0_21_reg_10721_pp0_iter1_reg;
reg   [63:0] weight_buf_3x3_V_21_5_reg_10726;
wire   [5:0] grp_compute_engine_64_fu_4744_ap_return;
reg   [5:0] tmp1_V_0_22_reg_10731;
reg   [5:0] tmp1_V_0_22_reg_10731_pp0_iter1_reg;
reg   [63:0] weight_buf_3x3_V_22_5_reg_10736;
wire   [5:0] grp_compute_engine_64_fu_4753_ap_return;
reg   [5:0] tmp1_V_0_23_reg_10741;
reg   [5:0] tmp1_V_0_23_reg_10741_pp0_iter1_reg;
reg   [63:0] weight_buf_3x3_V_23_5_reg_10746;
wire   [5:0] grp_compute_engine_64_fu_4762_ap_return;
reg   [5:0] tmp1_V_0_24_reg_10751;
reg   [5:0] tmp1_V_0_24_reg_10751_pp0_iter1_reg;
reg   [63:0] weight_buf_3x3_V_24_5_reg_10756;
wire   [5:0] grp_compute_engine_64_fu_4771_ap_return;
reg   [5:0] tmp1_V_0_25_reg_10761;
reg   [5:0] tmp1_V_0_25_reg_10761_pp0_iter1_reg;
reg   [63:0] weight_buf_3x3_V_25_5_reg_10766;
wire   [5:0] grp_compute_engine_64_fu_4780_ap_return;
reg   [5:0] tmp1_V_0_26_reg_10771;
reg   [5:0] tmp1_V_0_26_reg_10771_pp0_iter1_reg;
reg   [63:0] weight_buf_3x3_V_26_5_reg_10776;
wire   [5:0] grp_compute_engine_64_fu_4789_ap_return;
reg   [5:0] tmp1_V_0_27_reg_10781;
reg   [5:0] tmp1_V_0_27_reg_10781_pp0_iter1_reg;
reg   [63:0] weight_buf_3x3_V_27_5_reg_10786;
wire   [5:0] grp_compute_engine_64_fu_4798_ap_return;
reg   [5:0] tmp1_V_0_28_reg_10791;
reg   [5:0] tmp1_V_0_28_reg_10791_pp0_iter1_reg;
reg   [63:0] weight_buf_3x3_V_28_5_reg_10796;
wire   [5:0] grp_compute_engine_64_fu_4807_ap_return;
reg   [5:0] tmp1_V_0_29_reg_10801;
reg   [5:0] tmp1_V_0_29_reg_10801_pp0_iter1_reg;
reg   [63:0] weight_buf_3x3_V_29_5_reg_10806;
wire   [5:0] grp_compute_engine_64_fu_4816_ap_return;
reg   [5:0] tmp1_V_0_30_reg_10811;
reg   [5:0] tmp1_V_0_30_reg_10811_pp0_iter1_reg;
reg   [63:0] weight_buf_3x3_V_30_5_reg_10816;
wire   [5:0] grp_compute_engine_64_fu_4825_ap_return;
reg   [5:0] tmp1_V_0_s_reg_10821;
reg   [5:0] tmp1_V_0_s_reg_10821_pp0_iter1_reg;
reg   [63:0] weight_buf_3x3_V_31_5_reg_10826;
reg   [5:0] p_s_reg_10831;
reg   [5:0] tmp2_V_reg_10836;
reg   [5:0] tmp3_V_reg_10841;
reg   [5:0] p_036_1_reg_10846;
reg   [5:0] tmp2_V_0_1_reg_10851;
reg   [5:0] tmp3_V_0_1_reg_10856;
reg   [5:0] p_036_2_reg_10861;
reg   [5:0] tmp2_V_0_2_reg_10866;
reg   [5:0] tmp3_V_0_2_reg_10871;
reg   [5:0] p_036_3_reg_10876;
reg   [5:0] tmp2_V_0_3_reg_10881;
reg   [5:0] tmp3_V_0_3_reg_10886;
reg   [5:0] p_036_4_reg_10891;
reg   [5:0] tmp2_V_0_4_reg_10896;
reg   [5:0] tmp3_V_0_4_reg_10901;
reg   [5:0] p_036_5_reg_10906;
reg   [5:0] tmp2_V_0_5_reg_10911;
reg   [5:0] tmp3_V_0_5_reg_10916;
reg   [5:0] p_036_6_reg_10921;
reg   [5:0] tmp2_V_0_6_reg_10926;
reg   [5:0] tmp3_V_0_6_reg_10931;
reg   [5:0] p_036_7_reg_10936;
reg   [5:0] tmp2_V_0_7_reg_10941;
reg   [5:0] tmp3_V_0_7_reg_10946;
reg   [5:0] p_036_8_reg_10951;
reg   [5:0] tmp2_V_0_8_reg_10956;
reg   [5:0] tmp3_V_0_8_reg_10961;
reg   [5:0] p_036_9_reg_10966;
reg   [5:0] tmp2_V_0_9_reg_10971;
reg   [5:0] tmp3_V_0_9_reg_10976;
reg   [5:0] p_036_s_reg_10981;
reg   [5:0] tmp2_V_0_s_reg_10986;
wire   [5:0] grp_compute_engine_64_fu_4855_ap_return;
reg   [5:0] tmp3_V_0_s_reg_10991;
wire   [5:0] grp_compute_engine_64_fu_4864_ap_return;
reg   [5:0] p_036_10_reg_10996;
wire   [5:0] grp_compute_engine_64_fu_4872_ap_return;
reg   [5:0] tmp2_V_0_10_reg_11001;
wire   [5:0] grp_compute_engine_64_fu_4881_ap_return;
reg   [5:0] tmp3_V_0_10_reg_11006;
wire   [5:0] grp_compute_engine_64_fu_4890_ap_return;
reg   [5:0] p_036_11_reg_11011;
wire   [5:0] grp_compute_engine_64_fu_4898_ap_return;
reg   [5:0] tmp2_V_0_11_reg_11016;
wire   [5:0] grp_compute_engine_64_fu_4907_ap_return;
reg   [5:0] tmp3_V_0_11_reg_11021;
wire   [5:0] grp_compute_engine_64_fu_4916_ap_return;
reg   [5:0] p_036_12_reg_11026;
wire   [5:0] grp_compute_engine_64_fu_4924_ap_return;
reg   [5:0] tmp2_V_0_12_reg_11031;
wire   [5:0] grp_compute_engine_64_fu_4933_ap_return;
reg   [5:0] tmp3_V_0_12_reg_11036;
wire   [5:0] grp_compute_engine_64_fu_4942_ap_return;
reg   [5:0] p_036_13_reg_11041;
reg   [5:0] p_036_13_reg_11041_pp0_iter1_reg;
wire   [5:0] grp_compute_engine_64_fu_4950_ap_return;
reg   [5:0] tmp2_V_0_13_reg_11046;
reg   [5:0] tmp2_V_0_13_reg_11046_pp0_iter1_reg;
wire   [5:0] grp_compute_engine_64_fu_4959_ap_return;
reg   [5:0] tmp3_V_0_13_reg_11051;
reg   [5:0] tmp3_V_0_13_reg_11051_pp0_iter1_reg;
wire   [5:0] grp_compute_engine_64_fu_4968_ap_return;
reg   [5:0] p_036_14_reg_11056;
reg   [5:0] p_036_14_reg_11056_pp0_iter1_reg;
wire   [5:0] grp_compute_engine_64_fu_4976_ap_return;
reg   [5:0] tmp2_V_0_14_reg_11061;
reg   [5:0] tmp2_V_0_14_reg_11061_pp0_iter1_reg;
wire   [5:0] grp_compute_engine_64_fu_4985_ap_return;
reg   [5:0] tmp3_V_0_14_reg_11066;
reg   [5:0] tmp3_V_0_14_reg_11066_pp0_iter1_reg;
wire   [5:0] grp_compute_engine_64_fu_4994_ap_return;
reg   [5:0] p_036_15_reg_11071;
reg   [5:0] p_036_15_reg_11071_pp0_iter1_reg;
wire   [5:0] grp_compute_engine_64_fu_5002_ap_return;
reg   [5:0] tmp2_V_0_15_reg_11076;
reg   [5:0] tmp2_V_0_15_reg_11076_pp0_iter1_reg;
wire   [5:0] grp_compute_engine_64_fu_5011_ap_return;
reg   [5:0] tmp3_V_0_15_reg_11081;
reg   [5:0] tmp3_V_0_15_reg_11081_pp0_iter1_reg;
wire   [5:0] grp_compute_engine_64_fu_5020_ap_return;
reg   [5:0] p_036_16_reg_11086;
reg   [5:0] p_036_16_reg_11086_pp0_iter1_reg;
wire   [5:0] grp_compute_engine_64_fu_5028_ap_return;
reg   [5:0] tmp2_V_0_16_reg_11091;
reg   [5:0] tmp2_V_0_16_reg_11091_pp0_iter1_reg;
wire   [5:0] grp_compute_engine_64_fu_5037_ap_return;
reg   [5:0] tmp3_V_0_16_reg_11096;
reg   [5:0] tmp3_V_0_16_reg_11096_pp0_iter1_reg;
wire   [5:0] grp_compute_engine_64_fu_5046_ap_return;
reg   [5:0] p_036_17_reg_11101;
reg   [5:0] p_036_17_reg_11101_pp0_iter1_reg;
wire   [5:0] grp_compute_engine_64_fu_5054_ap_return;
reg   [5:0] tmp2_V_0_17_reg_11106;
reg   [5:0] tmp2_V_0_17_reg_11106_pp0_iter1_reg;
wire   [5:0] grp_compute_engine_64_fu_5063_ap_return;
reg   [5:0] tmp3_V_0_17_reg_11111;
reg   [5:0] tmp3_V_0_17_reg_11111_pp0_iter1_reg;
wire   [5:0] grp_compute_engine_64_fu_5072_ap_return;
reg   [5:0] p_036_18_reg_11116;
reg   [5:0] p_036_18_reg_11116_pp0_iter1_reg;
reg   [63:0] weight_buf_3x3_V_29_6_reg_11121;
reg   [63:0] weight_buf_3x3_V_29_7_reg_11126;
reg   [63:0] weight_buf_3x3_V_30_6_reg_11131;
reg   [63:0] weight_buf_3x3_V_30_7_reg_11136;
reg   [63:0] weight_buf_3x3_V_31_6_reg_11141;
reg   [63:0] weight_buf_3x3_V_31_7_reg_11146;
reg   [5:0] tmp4_V_reg_11151;
reg   [5:0] tmp5_V_reg_11156;
reg   [5:0] tmp4_V_0_1_reg_11161;
reg   [5:0] tmp5_V_0_1_reg_11166;
reg   [5:0] tmp4_V_0_2_reg_11171;
reg   [5:0] tmp5_V_0_2_reg_11176;
reg   [5:0] tmp4_V_0_3_reg_11181;
reg   [5:0] tmp5_V_0_3_reg_11186;
reg   [5:0] tmp4_V_0_4_reg_11191;
reg   [5:0] tmp5_V_0_4_reg_11196;
reg   [5:0] tmp4_V_0_5_reg_11201;
reg   [5:0] tmp5_V_0_5_reg_11206;
reg   [5:0] tmp4_V_0_6_reg_11211;
reg   [5:0] tmp5_V_0_6_reg_11216;
reg   [5:0] tmp4_V_0_7_reg_11221;
reg   [5:0] tmp5_V_0_7_reg_11226;
reg   [5:0] tmp4_V_0_8_reg_11231;
reg   [5:0] tmp5_V_0_8_reg_11236;
reg   [5:0] tmp4_V_0_9_reg_11241;
reg   [5:0] tmp5_V_0_9_reg_11246;
reg   [5:0] tmp4_V_0_s_reg_11251;
reg   [5:0] tmp5_V_0_s_reg_11256;
reg   [5:0] tmp4_V_0_10_reg_11261;
reg   [5:0] tmp5_V_0_10_reg_11266;
reg   [5:0] tmp4_V_0_11_reg_11271;
reg   [5:0] tmp5_V_0_11_reg_11276;
reg   [5:0] tmp4_V_0_12_reg_11281;
reg   [5:0] tmp5_V_0_12_reg_11286;
reg   [5:0] tmp4_V_0_13_reg_11291;
reg   [5:0] tmp5_V_0_13_reg_11296;
reg   [5:0] tmp4_V_0_14_reg_11301;
reg   [5:0] tmp5_V_0_14_reg_11306;
reg   [5:0] tmp4_V_0_15_reg_11311;
reg   [5:0] tmp5_V_0_15_reg_11316;
reg   [5:0] tmp4_V_0_16_reg_11321;
reg   [5:0] tmp5_V_0_16_reg_11326;
reg   [5:0] tmp4_V_0_17_reg_11331;
reg   [5:0] tmp5_V_0_17_reg_11336;
reg   [5:0] tmp2_V_0_18_reg_11341;
reg   [5:0] tmp3_V_0_18_reg_11346;
reg   [5:0] tmp4_V_0_18_reg_11351;
reg   [5:0] tmp5_V_0_18_reg_11356;
reg   [5:0] p_036_19_reg_11361;
reg   [5:0] tmp2_V_0_19_reg_11366;
reg   [5:0] tmp3_V_0_19_reg_11371;
reg   [5:0] tmp4_V_0_19_reg_11376;
reg   [5:0] tmp5_V_0_19_reg_11381;
reg   [5:0] tmp4_V_0_20_reg_11386;
reg   [5:0] tmp4_V_0_20_reg_11386_pp0_iter2_reg;
reg   [5:0] tmp4_V_0_21_reg_11391;
reg   [5:0] tmp4_V_0_21_reg_11391_pp0_iter2_reg;
reg   [5:0] tmp4_V_0_22_reg_11396;
reg   [5:0] tmp4_V_0_22_reg_11396_pp0_iter2_reg;
reg   [5:0] tmp4_V_0_23_reg_11401;
reg   [5:0] tmp4_V_0_23_reg_11401_pp0_iter2_reg;
reg   [5:0] tmp4_V_0_24_reg_11406;
reg   [5:0] tmp4_V_0_24_reg_11406_pp0_iter2_reg;
reg   [5:0] tmp4_V_0_25_reg_11411;
reg   [5:0] tmp4_V_0_25_reg_11411_pp0_iter2_reg;
reg   [5:0] tmp4_V_0_26_reg_11416;
reg   [5:0] tmp4_V_0_26_reg_11416_pp0_iter2_reg;
reg   [5:0] tmp4_V_0_27_reg_11421;
reg   [5:0] tmp4_V_0_27_reg_11421_pp0_iter2_reg;
reg   [5:0] tmp4_V_0_28_reg_11426;
reg   [5:0] tmp4_V_0_28_reg_11426_pp0_iter2_reg;
reg   [5:0] tmp4_V_0_29_reg_11431;
reg   [5:0] tmp4_V_0_29_reg_11431_pp0_iter2_reg;
reg   [5:0] tmp4_V_0_30_reg_11436;
reg   [5:0] tmp4_V_0_30_reg_11436_pp0_iter2_reg;
reg   [5:0] tmp7_V_reg_11441;
reg   [10:0] bn_weights_V_load_reg_11446;
reg   [10:0] bn_bias_V_load_reg_11451;
reg   [5:0] tmp7_V_0_1_reg_11456;
reg   [10:0] bn_weights_V71_load_reg_11461;
reg   [10:0] bn_bias_V102_load_reg_11466;
reg   [5:0] tmp7_V_0_2_reg_11471;
reg   [10:0] bn_weights_V72_load_reg_11476;
reg   [10:0] bn_bias_V103_load_reg_11481;
reg   [5:0] tmp7_V_0_3_reg_11486;
reg   [10:0] bn_weights_V73_load_reg_11491;
reg   [10:0] bn_bias_V104_load_reg_11496;
reg   [5:0] tmp7_V_0_4_reg_11501;
reg   [10:0] bn_weights_V74_load_reg_11506;
reg   [10:0] bn_bias_V105_load_reg_11511;
reg   [5:0] tmp7_V_0_5_reg_11516;
reg   [10:0] bn_weights_V75_load_reg_11521;
reg   [10:0] bn_bias_V106_load_reg_11526;
reg   [5:0] tmp7_V_0_6_reg_11531;
reg   [10:0] bn_weights_V76_load_reg_11536;
reg   [10:0] bn_bias_V107_load_reg_11541;
reg   [5:0] tmp7_V_0_7_reg_11546;
reg   [10:0] bn_weights_V77_load_reg_11551;
reg   [10:0] bn_bias_V108_load_reg_11556;
reg   [5:0] tmp7_V_0_8_reg_11561;
reg   [10:0] bn_weights_V78_load_reg_11566;
reg   [10:0] bn_bias_V109_load_reg_11571;
reg   [5:0] tmp7_V_0_9_reg_11576;
reg   [10:0] bn_weights_V79_load_reg_11581;
reg   [10:0] bn_bias_V110_load_reg_11586;
reg   [5:0] tmp7_V_0_s_reg_11591;
reg   [10:0] bn_weights_V80_load_reg_11596;
reg   [10:0] bn_bias_V111_load_reg_11601;
reg   [5:0] tmp7_V_0_10_reg_11606;
reg   [10:0] bn_weights_V81_load_reg_11611;
reg   [10:0] bn_bias_V112_load_reg_11616;
reg   [5:0] tmp7_V_0_11_reg_11621;
reg   [10:0] bn_weights_V82_load_reg_11626;
reg   [10:0] bn_bias_V113_load_reg_11631;
reg   [5:0] tmp7_V_0_12_reg_11636;
reg   [10:0] bn_weights_V83_load_reg_11641;
reg   [10:0] bn_bias_V114_load_reg_11646;
reg   [5:0] tmp7_V_0_13_reg_11651;
reg   [5:0] tmp7_V_0_14_reg_11656;
reg   [5:0] tmp7_V_0_15_reg_11661;
reg   [5:0] tmp7_V_0_16_reg_11666;
reg   [5:0] tmp7_V_0_17_reg_11671;
reg   [5:0] tmp7_V_0_18_reg_11676;
reg   [5:0] tmp7_V_0_19_reg_11681;
reg   [5:0] p_036_20_reg_11686;
reg   [5:0] tmp2_V_0_20_reg_11691;
reg   [5:0] tmp3_V_0_20_reg_11696;
reg   [5:0] tmp5_V_0_20_reg_11701;
reg   [5:0] tmp7_V_0_20_reg_11706;
reg   [5:0] p_036_21_reg_11711;
reg   [5:0] tmp2_V_0_21_reg_11716;
reg   [5:0] tmp3_V_0_21_reg_11721;
reg   [5:0] tmp5_V_0_21_reg_11726;
reg   [5:0] tmp7_V_0_21_reg_11731;
reg   [5:0] p_036_22_reg_11736;
reg   [5:0] tmp2_V_0_22_reg_11741;
reg   [5:0] tmp3_V_0_22_reg_11746;
reg   [5:0] tmp5_V_0_22_reg_11751;
reg   [5:0] tmp7_V_0_22_reg_11756;
reg   [5:0] p_036_23_reg_11761;
reg   [5:0] tmp2_V_0_23_reg_11766;
reg   [5:0] tmp3_V_0_23_reg_11771;
reg   [5:0] tmp5_V_0_23_reg_11776;
reg   [5:0] tmp7_V_0_23_reg_11781;
reg   [5:0] p_036_24_reg_11786;
reg   [5:0] tmp2_V_0_24_reg_11791;
reg   [5:0] tmp3_V_0_24_reg_11796;
reg   [5:0] tmp5_V_0_24_reg_11801;
reg   [5:0] tmp7_V_0_24_reg_11806;
reg   [5:0] p_036_25_reg_11811;
reg   [5:0] tmp2_V_0_25_reg_11816;
reg   [5:0] tmp3_V_0_25_reg_11821;
reg   [5:0] tmp5_V_0_25_reg_11826;
reg   [5:0] tmp7_V_0_25_reg_11831;
reg   [5:0] p_036_26_reg_11836;
reg   [5:0] tmp2_V_0_26_reg_11841;
reg   [5:0] tmp3_V_0_26_reg_11846;
reg   [5:0] tmp5_V_0_26_reg_11851;
reg   [5:0] tmp7_V_0_26_reg_11856;
reg   [5:0] p_036_27_reg_11861;
reg   [5:0] p_036_27_reg_11861_pp0_iter2_reg;
reg   [5:0] tmp2_V_0_27_reg_11866;
reg   [5:0] tmp2_V_0_27_reg_11866_pp0_iter2_reg;
reg   [5:0] tmp6_V_reg_11871;
reg   [5:0] tmp8_V_reg_11876;
reg   [5:0] tmp6_V_0_1_reg_11881;
reg   [5:0] tmp8_V_0_1_reg_11886;
reg   [5:0] tmp6_V_0_2_reg_11891;
reg   [5:0] tmp8_V_0_2_reg_11896;
reg   [5:0] tmp6_V_0_3_reg_11901;
reg   [5:0] tmp8_V_0_3_reg_11906;
reg   [5:0] tmp6_V_0_4_reg_11911;
reg   [5:0] tmp8_V_0_4_reg_11916;
reg   [5:0] tmp6_V_0_5_reg_11921;
reg   [5:0] tmp8_V_0_5_reg_11926;
reg   [5:0] tmp6_V_0_6_reg_11931;
reg   [5:0] tmp8_V_0_6_reg_11936;
reg   [5:0] tmp6_V_0_7_reg_11941;
reg   [5:0] tmp8_V_0_7_reg_11946;
reg   [5:0] tmp6_V_0_8_reg_11951;
reg   [5:0] tmp8_V_0_8_reg_11956;
reg   [5:0] tmp6_V_0_9_reg_11961;
reg   [5:0] tmp8_V_0_9_reg_11966;
reg   [5:0] tmp6_V_0_s_reg_11971;
reg   [5:0] tmp8_V_0_s_reg_11976;
reg   [5:0] tmp6_V_0_10_reg_11981;
reg   [5:0] tmp8_V_0_10_reg_11986;
reg   [5:0] tmp6_V_0_11_reg_11991;
reg   [5:0] tmp8_V_0_11_reg_11996;
reg   [5:0] tmp6_V_0_12_reg_12001;
reg   [5:0] tmp8_V_0_12_reg_12006;
reg   [5:0] tmp6_V_0_13_reg_12011;
reg   [5:0] tmp8_V_0_13_reg_12016;
reg   [5:0] tmp6_V_0_14_reg_12021;
reg   [5:0] tmp8_V_0_14_reg_12026;
reg   [5:0] tmp6_V_0_15_reg_12031;
reg   [5:0] tmp8_V_0_15_reg_12036;
reg   [5:0] tmp6_V_0_16_reg_12041;
reg   [5:0] tmp8_V_0_16_reg_12046;
reg   [5:0] tmp6_V_0_17_reg_12051;
reg   [5:0] tmp8_V_0_17_reg_12056;
reg   [5:0] tmp6_V_0_18_reg_12061;
reg   [5:0] tmp8_V_0_18_reg_12066;
reg   [5:0] tmp3_V_0_27_reg_12071;
reg   [5:0] tmp5_V_0_27_reg_12076;
reg   [5:0] tmp7_V_0_27_reg_12081;
reg   [5:0] p_036_28_reg_12086;
reg   [5:0] tmp2_V_0_28_reg_12091;
reg   [5:0] tmp3_V_0_28_reg_12096;
reg   [5:0] tmp5_V_0_28_reg_12101;
reg   [5:0] tmp7_V_0_28_reg_12106;
reg   [5:0] p_036_29_reg_12111;
reg   [5:0] tmp2_V_0_29_reg_12116;
reg   [5:0] tmp3_V_0_29_reg_12121;
reg   [5:0] tmp5_V_0_29_reg_12126;
reg   [5:0] tmp7_V_0_29_reg_12131;
reg   [5:0] p_036_30_reg_12136;
reg   [5:0] tmp2_V_0_30_reg_12141;
reg   [5:0] tmp3_V_0_30_reg_12146;
reg   [5:0] tmp5_V_0_30_reg_12151;
reg   [5:0] tmp7_V_0_30_reg_12156;
reg   [5:0] tmp6_V_0_19_reg_12161;
reg   [5:0] tmp8_V_0_19_reg_12166;
reg   [5:0] tmp6_V_0_20_reg_12171;
reg   [5:0] tmp8_V_0_20_reg_12176;
reg   [5:0] tmp6_V_0_21_reg_12181;
reg   [5:0] tmp8_V_0_21_reg_12186;
reg   [5:0] tmp6_V_0_22_reg_12191;
reg   [5:0] tmp8_V_0_22_reg_12196;
reg   [5:0] tmp6_V_0_23_reg_12201;
reg   [5:0] tmp8_V_0_23_reg_12206;
reg   [5:0] tmp6_V_0_24_reg_12211;
reg   [5:0] tmp8_V_0_24_reg_12216;
reg   [5:0] tmp6_V_0_25_reg_12221;
reg   [5:0] tmp8_V_0_25_reg_12226;
reg   [5:0] tmp6_V_0_26_reg_12231;
reg   [5:0] tmp8_V_0_26_reg_12236;
reg   [5:0] tmp6_V_0_27_reg_12241;
reg   [5:0] tmp8_V_0_27_reg_12246;
reg   [5:0] tmp6_V_0_28_reg_12251;
reg   [5:0] tmp8_V_0_28_reg_12256;
reg   [5:0] tmp6_V_0_29_reg_12261;
reg   [5:0] tmp8_V_0_29_reg_12266;
reg   [5:0] tmp6_V_0_30_reg_12271;
reg   [5:0] tmp8_V_0_30_reg_12276;
wire   [7:0] grp_sum_engine_fu_5292_ap_return;
reg   [7:0] sum0_V_reg_12281;
wire   [7:0] grp_sum_engine_fu_5305_ap_return;
reg   [7:0] sum0_V_0_1_reg_12286;
wire   [7:0] grp_sum_engine_fu_5318_ap_return;
reg   [7:0] sum0_V_0_2_reg_12291;
wire   [7:0] grp_sum_engine_fu_5331_ap_return;
reg   [7:0] sum0_V_0_3_reg_12296;
wire   [7:0] grp_sum_engine_fu_5344_ap_return;
reg   [7:0] sum0_V_0_4_reg_12301;
wire   [7:0] grp_sum_engine_fu_5357_ap_return;
reg   [7:0] sum0_V_0_5_reg_12306;
wire   [7:0] grp_sum_engine_fu_5370_ap_return;
reg   [7:0] sum0_V_0_6_reg_12311;
reg   [7:0] sum0_V_0_7_reg_12316;
reg    ap_enable_reg_pp0_iter2;
reg   [7:0] sum0_V_0_8_reg_12321;
reg   [7:0] sum0_V_0_9_reg_12326;
reg   [7:0] sum0_V_0_s_reg_12331;
reg   [7:0] sum0_V_0_10_reg_12336;
reg   [7:0] sum0_V_0_11_reg_12341;
reg   [7:0] sum0_V_0_12_reg_12346;
reg   [10:0] relu_shiftx_V_load_reg_12351;
reg   [10:0] relu_shifty_V_load_reg_12356;
reg   [10:0] relu_weights_V_load_reg_12361;
reg   [10:0] relu_shiftx_V133_loa_reg_12366;
reg   [10:0] relu_shifty_V164_loa_reg_12371;
reg   [10:0] relu_weights_V195_lo_reg_12376;
reg   [10:0] relu_shiftx_V134_loa_reg_12381;
reg   [10:0] relu_shifty_V165_loa_reg_12386;
reg   [10:0] relu_weights_V196_lo_reg_12391;
reg   [10:0] relu_shiftx_V135_loa_reg_12396;
reg   [10:0] relu_shifty_V166_loa_reg_12401;
reg   [10:0] relu_weights_V197_lo_reg_12406;
reg   [10:0] relu_shiftx_V136_loa_reg_12411;
reg   [10:0] relu_shifty_V167_loa_reg_12416;
reg   [10:0] relu_weights_V198_lo_reg_12421;
reg   [10:0] relu_shiftx_V137_loa_reg_12426;
reg   [10:0] relu_shifty_V168_loa_reg_12431;
reg   [10:0] relu_weights_V199_lo_reg_12436;
reg   [10:0] relu_shiftx_V138_loa_reg_12441;
reg   [10:0] relu_shifty_V169_loa_reg_12446;
reg   [10:0] relu_weights_V200_lo_reg_12451;
reg   [10:0] relu_shiftx_V139_loa_reg_12456;
reg   [10:0] relu_shifty_V170_loa_reg_12461;
reg   [10:0] relu_weights_V201_lo_reg_12466;
reg   [10:0] relu_shiftx_V140_loa_reg_12471;
reg   [10:0] relu_shifty_V171_loa_reg_12476;
reg   [10:0] relu_weights_V202_lo_reg_12481;
reg   [10:0] relu_shiftx_V141_loa_reg_12486;
reg   [10:0] relu_shifty_V172_loa_reg_12491;
reg   [10:0] relu_weights_V203_lo_reg_12496;
reg   [10:0] relu_shiftx_V142_loa_reg_12501;
reg   [10:0] relu_shifty_V173_loa_reg_12506;
reg   [10:0] relu_weights_V204_lo_reg_12511;
reg   [10:0] relu_shiftx_V143_loa_reg_12516;
reg   [10:0] relu_shifty_V174_loa_reg_12521;
reg   [10:0] relu_weights_V205_lo_reg_12526;
reg   [10:0] relu_shiftx_V144_loa_reg_12531;
reg   [10:0] relu_shifty_V175_loa_reg_12536;
reg   [10:0] relu_weights_V206_lo_reg_12541;
reg   [10:0] relu_shiftx_V145_loa_reg_12546;
reg   [10:0] relu_shifty_V176_loa_reg_12551;
reg   [10:0] relu_weights_V207_lo_reg_12556;
reg   [7:0] sum0_V_0_13_reg_12561;
reg   [10:0] bn_weights_V84_load_reg_12566;
reg   [10:0] bn_bias_V115_load_reg_12571;
reg   [10:0] relu_shiftx_V146_loa_reg_12576;
reg   [10:0] relu_shifty_V177_loa_reg_12581;
reg   [10:0] relu_weights_V208_lo_reg_12586;
reg   [7:0] sum0_V_0_14_reg_12591;
reg   [10:0] bn_weights_V85_load_reg_12596;
reg   [10:0] bn_bias_V116_load_reg_12601;
reg   [10:0] relu_shiftx_V147_loa_reg_12606;
reg   [10:0] relu_shifty_V178_loa_reg_12611;
reg   [10:0] relu_weights_V209_lo_reg_12616;
reg   [7:0] sum0_V_0_15_reg_12621;
reg   [10:0] bn_weights_V86_load_reg_12626;
reg   [10:0] bn_bias_V117_load_reg_12631;
reg   [10:0] relu_shiftx_V148_loa_reg_12636;
reg   [10:0] relu_shifty_V179_loa_reg_12641;
reg   [10:0] relu_weights_V210_lo_reg_12646;
reg   [7:0] sum0_V_0_16_reg_12651;
reg   [10:0] bn_weights_V87_load_reg_12656;
reg   [10:0] bn_bias_V118_load_reg_12661;
reg   [10:0] relu_shiftx_V149_loa_reg_12666;
reg   [10:0] relu_shifty_V180_loa_reg_12671;
reg   [10:0] relu_weights_V211_lo_reg_12676;
reg   [7:0] sum0_V_0_17_reg_12681;
reg   [10:0] bn_weights_V88_load_reg_12686;
reg   [10:0] bn_bias_V119_load_reg_12691;
reg   [10:0] relu_shiftx_V150_loa_reg_12696;
reg   [10:0] relu_shifty_V181_loa_reg_12701;
reg   [10:0] relu_weights_V212_lo_reg_12706;
reg   [7:0] sum0_V_0_18_reg_12711;
reg   [10:0] bn_weights_V89_load_reg_12716;
reg   [10:0] bn_bias_V120_load_reg_12721;
reg   [10:0] relu_shiftx_V151_loa_reg_12726;
reg   [10:0] relu_shifty_V182_loa_reg_12731;
reg   [10:0] relu_weights_V213_lo_reg_12736;
reg   [7:0] sum0_V_0_19_reg_12741;
reg   [10:0] bn_weights_V90_load_reg_12746;
reg   [10:0] bn_bias_V121_load_reg_12751;
reg   [10:0] relu_shiftx_V152_loa_reg_12756;
reg   [10:0] relu_shifty_V183_loa_reg_12761;
reg   [10:0] relu_weights_V214_lo_reg_12766;
reg   [10:0] bn_weights_V91_load_reg_12771;
reg   [10:0] bn_bias_V122_load_reg_12776;
reg   [10:0] bn_weights_V92_load_reg_12781;
reg   [10:0] bn_bias_V123_load_reg_12786;
reg   [10:0] bn_weights_V93_load_reg_12791;
reg   [10:0] bn_bias_V124_load_reg_12796;
reg   [10:0] bn_weights_V94_load_reg_12801;
reg   [10:0] bn_bias_V125_load_reg_12806;
reg   [10:0] bn_weights_V95_load_reg_12811;
reg   [10:0] bn_bias_V126_load_reg_12816;
reg   [10:0] bn_weights_V96_load_reg_12821;
reg   [10:0] bn_bias_V127_load_reg_12826;
reg   [10:0] bn_weights_V97_load_reg_12831;
reg   [10:0] bn_bias_V128_load_reg_12836;
reg   [10:0] bn_weights_V98_load_reg_12841;
reg   [10:0] bn_bias_V129_load_reg_12846;
reg   [10:0] bn_weights_V99_load_reg_12851;
reg   [10:0] bn_bias_V130_load_reg_12856;
reg   [10:0] bn_weights_V100_load_reg_12861;
reg   [10:0] bn_bias_V131_load_reg_12866;
reg   [10:0] bn_weights_V101_load_reg_12871;
reg   [10:0] bn_bias_V132_load_reg_12876;
reg   [7:0] sum0_V_0_20_reg_12881;
reg   [7:0] sum0_V_0_21_reg_12886;
reg   [7:0] sum0_V_0_22_reg_12891;
reg   [7:0] sum0_V_0_23_reg_12896;
reg   [7:0] sum0_V_0_24_reg_12901;
reg   [7:0] sum0_V_0_25_reg_12906;
reg   [7:0] sum0_V_0_26_reg_12911;
wire   [13:0] grp_batch_norm_fu_5236_ap_return;
wire   [13:0] grp_batch_norm_fu_5244_ap_return;
wire   [13:0] grp_batch_norm_fu_5252_ap_return;
wire   [13:0] grp_batch_norm_fu_5260_ap_return;
wire   [13:0] grp_batch_norm_fu_5268_ap_return;
wire   [13:0] grp_batch_norm_fu_5276_ap_return;
wire   [13:0] grp_batch_norm_fu_5284_ap_return;
reg   [7:0] sum0_V_0_27_reg_12951;
reg   [7:0] sum0_V_0_28_reg_12956;
reg   [7:0] sum0_V_0_29_reg_12961;
reg   [7:0] sum0_V_0_30_reg_12966;
wire   [63:0] zext_ln531_4_fu_6433_p1;
reg   [63:0] zext_ln531_4_reg_12971;
reg   [6:0] top_0_V_addr_reg_13000;
reg   [6:0] top_1_V_addr_reg_13005;
reg   [6:0] top_2_V_addr_reg_13010;
reg   [6:0] top_3_V_addr_reg_13015;
reg   [6:0] top_4_V_addr_reg_13020;
reg   [6:0] top_5_V_addr_reg_13025;
reg   [6:0] top_6_V_addr_reg_13030;
reg   [6:0] top_7_V_addr_reg_13070;
reg   [6:0] top_8_V_addr_reg_13075;
reg   [6:0] top_9_V_addr_reg_13080;
reg   [6:0] top_10_V_addr_reg_13085;
reg   [6:0] top_11_V_addr_reg_13090;
reg   [6:0] top_12_V_addr_reg_13095;
reg   [6:0] top_13_V_addr_reg_13100;
reg  signed [13:0] top_0_V_load_reg_13105;
reg    ap_enable_reg_pp0_iter3;
reg  signed [13:0] top_1_V_load_reg_13111;
reg  signed [13:0] top_2_V_load_reg_13117;
reg  signed [13:0] top_3_V_load_reg_13123;
reg  signed [13:0] top_4_V_load_reg_13129;
reg  signed [13:0] top_5_V_load_reg_13135;
reg  signed [13:0] top_6_V_load_reg_13141;
reg   [6:0] top_14_V_addr_reg_13182;
reg   [6:0] top_15_V_addr_reg_13187;
reg   [6:0] top_16_V_addr_reg_13192;
reg   [6:0] top_17_V_addr_reg_13197;
reg   [6:0] top_18_V_addr_reg_13202;
reg   [6:0] top_19_V_addr_reg_13207;
reg   [6:0] top_20_V_addr_reg_13212;
reg  signed [13:0] top_7_V_load_reg_13217;
reg  signed [13:0] top_8_V_load_reg_13223;
reg  signed [13:0] top_9_V_load_reg_13229;
reg  signed [13:0] top_10_V_load_reg_13235;
reg  signed [13:0] top_11_V_load_reg_13241;
reg  signed [13:0] top_12_V_load_reg_13247;
reg  signed [13:0] top_13_V_load_reg_13253;
reg   [10:0] relu_shiftx_V160_loa_reg_13399;
reg   [10:0] relu_shifty_V191_loa_reg_13404;
reg   [10:0] relu_weights_V222_lo_reg_13409;
reg   [10:0] relu_shiftx_V161_loa_reg_13414;
reg   [10:0] relu_shifty_V192_loa_reg_13419;
reg   [10:0] relu_weights_V223_lo_reg_13424;
reg   [10:0] relu_shiftx_V162_loa_reg_13429;
reg   [10:0] relu_shifty_V193_loa_reg_13434;
reg   [10:0] relu_weights_V224_lo_reg_13439;
reg   [10:0] relu_shiftx_V163_loa_reg_13444;
reg   [10:0] relu_shifty_V194_loa_reg_13449;
reg   [10:0] relu_weights_V225_lo_reg_13454;
reg   [6:0] top_21_V_addr_reg_13459;
reg   [6:0] top_22_V_addr_reg_13464;
reg   [6:0] top_23_V_addr_reg_13469;
reg   [6:0] top_24_V_addr_reg_13474;
reg   [6:0] top_25_V_addr_reg_13479;
reg   [6:0] top_26_V_addr_reg_13484;
reg   [6:0] top_27_V_addr_reg_13489;
reg   [6:0] top_28_V_addr_reg_13494;
reg   [6:0] top_29_V_addr_reg_13499;
reg   [6:0] top_30_V_addr_reg_13504;
reg   [6:0] top_31_V_addr_reg_13509;
wire   [13:0] select_ln340_324_fu_6524_p3;
reg   [13:0] select_ln340_324_reg_13514;
wire   [13:0] select_ln340_325_fu_6612_p3;
reg   [13:0] select_ln340_325_reg_13519;
wire   [13:0] select_ln340_326_fu_6700_p3;
reg   [13:0] select_ln340_326_reg_13524;
wire   [13:0] select_ln340_327_fu_6788_p3;
reg   [13:0] select_ln340_327_reg_13529;
wire   [13:0] select_ln340_328_fu_6876_p3;
reg   [13:0] select_ln340_328_reg_13534;
wire   [13:0] select_ln340_329_fu_6964_p3;
reg   [13:0] select_ln340_329_reg_13539;
wire   [13:0] select_ln340_330_fu_7052_p3;
reg   [13:0] select_ln340_330_reg_13544;
reg  signed [13:0] top_14_V_load_reg_13549;
reg  signed [13:0] top_15_V_load_reg_13555;
reg  signed [13:0] top_16_V_load_reg_13561;
reg  signed [13:0] top_17_V_load_reg_13567;
reg  signed [13:0] top_18_V_load_reg_13573;
reg  signed [13:0] top_19_V_load_reg_13579;
reg  signed [13:0] top_20_V_load_reg_13585;
wire   [13:0] select_ln340_331_fu_7140_p3;
reg   [13:0] select_ln340_331_reg_13611;
wire   [13:0] select_ln340_332_fu_7228_p3;
reg   [13:0] select_ln340_332_reg_13616;
wire   [13:0] select_ln340_333_fu_7316_p3;
reg   [13:0] select_ln340_333_reg_13621;
wire   [13:0] select_ln340_334_fu_7404_p3;
reg   [13:0] select_ln340_334_reg_13626;
wire   [13:0] select_ln340_335_fu_7492_p3;
reg   [13:0] select_ln340_335_reg_13631;
wire   [13:0] select_ln340_336_fu_7580_p3;
reg   [13:0] select_ln340_336_reg_13636;
wire   [13:0] select_ln340_337_fu_7668_p3;
reg   [13:0] select_ln340_337_reg_13641;
reg  signed [13:0] top_21_V_load_reg_13646;
reg  signed [13:0] top_22_V_load_reg_13652;
reg  signed [13:0] top_23_V_load_reg_13658;
reg  signed [13:0] top_24_V_load_reg_13664;
reg  signed [13:0] top_25_V_load_reg_13670;
reg  signed [13:0] top_26_V_load_reg_13676;
reg  signed [13:0] top_27_V_load_reg_13682;
wire   [13:0] select_ln340_338_fu_7756_p3;
reg   [13:0] select_ln340_338_reg_13688;
wire   [13:0] select_ln340_339_fu_7844_p3;
reg   [13:0] select_ln340_339_reg_13693;
wire   [13:0] select_ln340_340_fu_7932_p3;
reg   [13:0] select_ln340_340_reg_13698;
wire   [13:0] select_ln340_341_fu_8020_p3;
reg   [13:0] select_ln340_341_reg_13703;
wire   [13:0] select_ln340_342_fu_8108_p3;
reg   [13:0] select_ln340_342_reg_13708;
wire   [13:0] select_ln340_343_fu_8196_p3;
reg   [13:0] select_ln340_343_reg_13713;
wire   [13:0] select_ln340_344_fu_8284_p3;
reg   [13:0] select_ln340_344_reg_13718;
reg  signed [13:0] top_28_V_load_reg_13723;
reg  signed [13:0] top_29_V_load_reg_13729;
reg  signed [13:0] top_30_V_load_reg_13735;
reg  signed [13:0] top_31_V_load_reg_13741;
wire   [13:0] select_ln340_345_fu_8372_p3;
reg   [13:0] select_ln340_345_reg_13747;
wire   [13:0] select_ln340_346_fu_8460_p3;
reg   [13:0] select_ln340_346_reg_13752;
wire   [13:0] select_ln340_347_fu_8548_p3;
reg   [13:0] select_ln340_347_reg_13757;
wire   [13:0] select_ln340_348_fu_8636_p3;
reg   [13:0] select_ln340_348_reg_13762;
wire   [13:0] select_ln340_349_fu_8724_p3;
reg   [13:0] select_ln340_349_reg_13767;
wire   [13:0] select_ln340_350_fu_8812_p3;
reg   [13:0] select_ln340_350_reg_13772;
wire   [13:0] select_ln340_351_fu_8900_p3;
reg   [13:0] select_ln340_351_reg_13777;
wire   [13:0] select_ln340_352_fu_8988_p3;
reg   [13:0] select_ln340_352_reg_13782;
wire   [13:0] select_ln340_353_fu_9076_p3;
reg   [13:0] select_ln340_353_reg_13787;
wire   [13:0] select_ln340_354_fu_9164_p3;
reg   [13:0] select_ln340_354_reg_13792;
wire   [13:0] select_ln340_355_fu_9252_p3;
reg   [13:0] select_ln340_355_reg_13797;
wire    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state2;
wire    ap_block_pp0_stage4_subdone;
wire    ap_block_pp0_stage2_subdone;
reg    ap_enable_reg_pp0_iter4;
wire    grp_compute_engine_64_fu_4546_ap_start;
wire    grp_compute_engine_64_fu_4546_ap_done;
wire    grp_compute_engine_64_fu_4546_ap_idle;
wire    grp_compute_engine_64_fu_4546_ap_ready;
reg   [63:0] grp_compute_engine_64_fu_4546_b_V;
reg   [63:0] grp_compute_engine_64_fu_4546_w_V;
wire    grp_compute_engine_64_fu_4555_ap_start;
wire    grp_compute_engine_64_fu_4555_ap_done;
wire    grp_compute_engine_64_fu_4555_ap_idle;
wire    grp_compute_engine_64_fu_4555_ap_ready;
reg   [63:0] grp_compute_engine_64_fu_4555_b_V;
reg   [63:0] grp_compute_engine_64_fu_4555_w_V;
wire    grp_compute_engine_64_fu_4564_ap_start;
wire    grp_compute_engine_64_fu_4564_ap_done;
wire    grp_compute_engine_64_fu_4564_ap_idle;
wire    grp_compute_engine_64_fu_4564_ap_ready;
reg   [63:0] grp_compute_engine_64_fu_4564_b_V;
reg   [63:0] grp_compute_engine_64_fu_4564_w_V;
wire    grp_compute_engine_64_fu_4573_ap_start;
wire    grp_compute_engine_64_fu_4573_ap_done;
wire    grp_compute_engine_64_fu_4573_ap_idle;
wire    grp_compute_engine_64_fu_4573_ap_ready;
reg   [63:0] grp_compute_engine_64_fu_4573_b_V;
reg   [63:0] grp_compute_engine_64_fu_4573_w_V;
wire    grp_compute_engine_64_fu_4582_ap_start;
wire    grp_compute_engine_64_fu_4582_ap_done;
wire    grp_compute_engine_64_fu_4582_ap_idle;
wire    grp_compute_engine_64_fu_4582_ap_ready;
reg   [63:0] grp_compute_engine_64_fu_4582_b_V;
reg   [63:0] grp_compute_engine_64_fu_4582_w_V;
wire    grp_compute_engine_64_fu_4591_ap_start;
wire    grp_compute_engine_64_fu_4591_ap_done;
wire    grp_compute_engine_64_fu_4591_ap_idle;
wire    grp_compute_engine_64_fu_4591_ap_ready;
reg   [63:0] grp_compute_engine_64_fu_4591_b_V;
reg   [63:0] grp_compute_engine_64_fu_4591_w_V;
wire    grp_compute_engine_64_fu_4600_ap_start;
wire    grp_compute_engine_64_fu_4600_ap_done;
wire    grp_compute_engine_64_fu_4600_ap_idle;
wire    grp_compute_engine_64_fu_4600_ap_ready;
reg   [63:0] grp_compute_engine_64_fu_4600_b_V;
reg   [63:0] grp_compute_engine_64_fu_4600_w_V;
wire    grp_compute_engine_64_fu_4609_ap_start;
wire    grp_compute_engine_64_fu_4609_ap_done;
wire    grp_compute_engine_64_fu_4609_ap_idle;
wire    grp_compute_engine_64_fu_4609_ap_ready;
reg   [63:0] grp_compute_engine_64_fu_4609_b_V;
reg   [63:0] grp_compute_engine_64_fu_4609_w_V;
wire    grp_compute_engine_64_fu_4618_ap_start;
wire    grp_compute_engine_64_fu_4618_ap_done;
wire    grp_compute_engine_64_fu_4618_ap_idle;
wire    grp_compute_engine_64_fu_4618_ap_ready;
reg   [63:0] grp_compute_engine_64_fu_4618_b_V;
reg   [63:0] grp_compute_engine_64_fu_4618_w_V;
wire    grp_compute_engine_64_fu_4627_ap_start;
wire    grp_compute_engine_64_fu_4627_ap_done;
wire    grp_compute_engine_64_fu_4627_ap_idle;
wire    grp_compute_engine_64_fu_4627_ap_ready;
reg   [63:0] grp_compute_engine_64_fu_4627_b_V;
reg   [63:0] grp_compute_engine_64_fu_4627_w_V;
wire    grp_compute_engine_64_fu_4636_ap_start;
wire    grp_compute_engine_64_fu_4636_ap_done;
wire    grp_compute_engine_64_fu_4636_ap_idle;
wire    grp_compute_engine_64_fu_4636_ap_ready;
reg   [63:0] grp_compute_engine_64_fu_4636_b_V;
reg   [63:0] grp_compute_engine_64_fu_4636_w_V;
wire    grp_compute_engine_64_fu_4645_ap_start;
wire    grp_compute_engine_64_fu_4645_ap_done;
wire    grp_compute_engine_64_fu_4645_ap_idle;
wire    grp_compute_engine_64_fu_4645_ap_ready;
reg   [63:0] grp_compute_engine_64_fu_4645_b_V;
reg   [63:0] grp_compute_engine_64_fu_4645_w_V;
wire    grp_compute_engine_64_fu_4654_ap_start;
wire    grp_compute_engine_64_fu_4654_ap_done;
wire    grp_compute_engine_64_fu_4654_ap_idle;
wire    grp_compute_engine_64_fu_4654_ap_ready;
reg   [63:0] grp_compute_engine_64_fu_4654_b_V;
reg   [63:0] grp_compute_engine_64_fu_4654_w_V;
wire    grp_compute_engine_64_fu_4663_ap_start;
wire    grp_compute_engine_64_fu_4663_ap_done;
wire    grp_compute_engine_64_fu_4663_ap_idle;
wire    grp_compute_engine_64_fu_4663_ap_ready;
reg   [63:0] grp_compute_engine_64_fu_4663_b_V;
reg   [63:0] grp_compute_engine_64_fu_4663_w_V;
wire    grp_compute_engine_64_fu_4672_ap_start;
wire    grp_compute_engine_64_fu_4672_ap_done;
wire    grp_compute_engine_64_fu_4672_ap_idle;
wire    grp_compute_engine_64_fu_4672_ap_ready;
reg   [63:0] grp_compute_engine_64_fu_4672_b_V;
reg   [63:0] grp_compute_engine_64_fu_4672_w_V;
wire    grp_compute_engine_64_fu_4681_ap_start;
wire    grp_compute_engine_64_fu_4681_ap_done;
wire    grp_compute_engine_64_fu_4681_ap_idle;
wire    grp_compute_engine_64_fu_4681_ap_ready;
reg   [63:0] grp_compute_engine_64_fu_4681_b_V;
reg   [63:0] grp_compute_engine_64_fu_4681_w_V;
wire    grp_compute_engine_64_fu_4690_ap_start;
wire    grp_compute_engine_64_fu_4690_ap_done;
wire    grp_compute_engine_64_fu_4690_ap_idle;
wire    grp_compute_engine_64_fu_4690_ap_ready;
reg   [63:0] grp_compute_engine_64_fu_4690_b_V;
reg   [63:0] grp_compute_engine_64_fu_4690_w_V;
wire    grp_compute_engine_64_fu_4699_ap_start;
wire    grp_compute_engine_64_fu_4699_ap_done;
wire    grp_compute_engine_64_fu_4699_ap_idle;
wire    grp_compute_engine_64_fu_4699_ap_ready;
reg   [63:0] grp_compute_engine_64_fu_4699_b_V;
reg   [63:0] grp_compute_engine_64_fu_4699_w_V;
wire    grp_compute_engine_64_fu_4708_ap_start;
wire    grp_compute_engine_64_fu_4708_ap_done;
wire    grp_compute_engine_64_fu_4708_ap_idle;
wire    grp_compute_engine_64_fu_4708_ap_ready;
reg   [63:0] grp_compute_engine_64_fu_4708_b_V;
reg   [63:0] grp_compute_engine_64_fu_4708_w_V;
wire    grp_compute_engine_64_fu_4717_ap_start;
wire    grp_compute_engine_64_fu_4717_ap_done;
wire    grp_compute_engine_64_fu_4717_ap_idle;
wire    grp_compute_engine_64_fu_4717_ap_ready;
reg   [63:0] grp_compute_engine_64_fu_4717_b_V;
reg   [63:0] grp_compute_engine_64_fu_4717_w_V;
wire    grp_compute_engine_64_fu_4726_ap_start;
wire    grp_compute_engine_64_fu_4726_ap_done;
wire    grp_compute_engine_64_fu_4726_ap_idle;
wire    grp_compute_engine_64_fu_4726_ap_ready;
reg   [63:0] grp_compute_engine_64_fu_4726_b_V;
reg   [63:0] grp_compute_engine_64_fu_4726_w_V;
wire    grp_compute_engine_64_fu_4735_ap_start;
wire    grp_compute_engine_64_fu_4735_ap_done;
wire    grp_compute_engine_64_fu_4735_ap_idle;
wire    grp_compute_engine_64_fu_4735_ap_ready;
reg   [63:0] grp_compute_engine_64_fu_4735_b_V;
reg   [63:0] grp_compute_engine_64_fu_4735_w_V;
wire    grp_compute_engine_64_fu_4744_ap_start;
wire    grp_compute_engine_64_fu_4744_ap_done;
wire    grp_compute_engine_64_fu_4744_ap_idle;
wire    grp_compute_engine_64_fu_4744_ap_ready;
reg   [63:0] grp_compute_engine_64_fu_4744_b_V;
reg   [63:0] grp_compute_engine_64_fu_4744_w_V;
wire    grp_compute_engine_64_fu_4753_ap_start;
wire    grp_compute_engine_64_fu_4753_ap_done;
wire    grp_compute_engine_64_fu_4753_ap_idle;
wire    grp_compute_engine_64_fu_4753_ap_ready;
reg   [63:0] grp_compute_engine_64_fu_4753_b_V;
reg   [63:0] grp_compute_engine_64_fu_4753_w_V;
wire    grp_compute_engine_64_fu_4762_ap_start;
wire    grp_compute_engine_64_fu_4762_ap_done;
wire    grp_compute_engine_64_fu_4762_ap_idle;
wire    grp_compute_engine_64_fu_4762_ap_ready;
reg   [63:0] grp_compute_engine_64_fu_4762_b_V;
reg   [63:0] grp_compute_engine_64_fu_4762_w_V;
wire    grp_compute_engine_64_fu_4771_ap_start;
wire    grp_compute_engine_64_fu_4771_ap_done;
wire    grp_compute_engine_64_fu_4771_ap_idle;
wire    grp_compute_engine_64_fu_4771_ap_ready;
reg   [63:0] grp_compute_engine_64_fu_4771_b_V;
reg   [63:0] grp_compute_engine_64_fu_4771_w_V;
wire    grp_compute_engine_64_fu_4780_ap_start;
wire    grp_compute_engine_64_fu_4780_ap_done;
wire    grp_compute_engine_64_fu_4780_ap_idle;
wire    grp_compute_engine_64_fu_4780_ap_ready;
reg   [63:0] grp_compute_engine_64_fu_4780_b_V;
reg   [63:0] grp_compute_engine_64_fu_4780_w_V;
wire    grp_compute_engine_64_fu_4789_ap_start;
wire    grp_compute_engine_64_fu_4789_ap_done;
wire    grp_compute_engine_64_fu_4789_ap_idle;
wire    grp_compute_engine_64_fu_4789_ap_ready;
reg   [63:0] grp_compute_engine_64_fu_4789_b_V;
reg   [63:0] grp_compute_engine_64_fu_4789_w_V;
wire    grp_compute_engine_64_fu_4798_ap_start;
wire    grp_compute_engine_64_fu_4798_ap_done;
wire    grp_compute_engine_64_fu_4798_ap_idle;
wire    grp_compute_engine_64_fu_4798_ap_ready;
reg   [63:0] grp_compute_engine_64_fu_4798_b_V;
reg   [63:0] grp_compute_engine_64_fu_4798_w_V;
wire    grp_compute_engine_64_fu_4807_ap_start;
wire    grp_compute_engine_64_fu_4807_ap_done;
wire    grp_compute_engine_64_fu_4807_ap_idle;
wire    grp_compute_engine_64_fu_4807_ap_ready;
reg   [63:0] grp_compute_engine_64_fu_4807_b_V;
reg   [63:0] grp_compute_engine_64_fu_4807_w_V;
wire    grp_compute_engine_64_fu_4816_ap_start;
wire    grp_compute_engine_64_fu_4816_ap_done;
wire    grp_compute_engine_64_fu_4816_ap_idle;
wire    grp_compute_engine_64_fu_4816_ap_ready;
reg   [63:0] grp_compute_engine_64_fu_4816_b_V;
reg   [63:0] grp_compute_engine_64_fu_4816_w_V;
wire    grp_compute_engine_64_fu_4825_ap_start;
wire    grp_compute_engine_64_fu_4825_ap_done;
wire    grp_compute_engine_64_fu_4825_ap_idle;
wire    grp_compute_engine_64_fu_4825_ap_ready;
reg   [63:0] grp_compute_engine_64_fu_4825_b_V;
reg   [63:0] grp_compute_engine_64_fu_4825_w_V;
wire    grp_compute_engine_64_fu_4855_ap_start;
wire    grp_compute_engine_64_fu_4855_ap_done;
wire    grp_compute_engine_64_fu_4855_ap_idle;
wire    grp_compute_engine_64_fu_4855_ap_ready;
reg   [63:0] grp_compute_engine_64_fu_4855_b_V;
reg   [63:0] grp_compute_engine_64_fu_4855_w_V;
wire    grp_compute_engine_64_fu_4864_ap_start;
wire    grp_compute_engine_64_fu_4864_ap_done;
wire    grp_compute_engine_64_fu_4864_ap_idle;
wire    grp_compute_engine_64_fu_4864_ap_ready;
reg   [63:0] grp_compute_engine_64_fu_4864_b_V;
reg   [63:0] grp_compute_engine_64_fu_4864_w_V;
wire    grp_compute_engine_64_fu_4872_ap_start;
wire    grp_compute_engine_64_fu_4872_ap_done;
wire    grp_compute_engine_64_fu_4872_ap_idle;
wire    grp_compute_engine_64_fu_4872_ap_ready;
reg   [63:0] grp_compute_engine_64_fu_4872_b_V;
reg   [63:0] grp_compute_engine_64_fu_4872_w_V;
wire    grp_compute_engine_64_fu_4881_ap_start;
wire    grp_compute_engine_64_fu_4881_ap_done;
wire    grp_compute_engine_64_fu_4881_ap_idle;
wire    grp_compute_engine_64_fu_4881_ap_ready;
reg   [63:0] grp_compute_engine_64_fu_4881_b_V;
reg   [63:0] grp_compute_engine_64_fu_4881_w_V;
wire    grp_compute_engine_64_fu_4890_ap_start;
wire    grp_compute_engine_64_fu_4890_ap_done;
wire    grp_compute_engine_64_fu_4890_ap_idle;
wire    grp_compute_engine_64_fu_4890_ap_ready;
reg   [63:0] grp_compute_engine_64_fu_4890_b_V;
reg   [63:0] grp_compute_engine_64_fu_4890_w_V;
wire    grp_compute_engine_64_fu_4898_ap_start;
wire    grp_compute_engine_64_fu_4898_ap_done;
wire    grp_compute_engine_64_fu_4898_ap_idle;
wire    grp_compute_engine_64_fu_4898_ap_ready;
reg   [63:0] grp_compute_engine_64_fu_4898_b_V;
reg   [63:0] grp_compute_engine_64_fu_4898_w_V;
wire    grp_compute_engine_64_fu_4907_ap_start;
wire    grp_compute_engine_64_fu_4907_ap_done;
wire    grp_compute_engine_64_fu_4907_ap_idle;
wire    grp_compute_engine_64_fu_4907_ap_ready;
reg   [63:0] grp_compute_engine_64_fu_4907_b_V;
reg   [63:0] grp_compute_engine_64_fu_4907_w_V;
wire    grp_compute_engine_64_fu_4916_ap_start;
wire    grp_compute_engine_64_fu_4916_ap_done;
wire    grp_compute_engine_64_fu_4916_ap_idle;
wire    grp_compute_engine_64_fu_4916_ap_ready;
reg   [63:0] grp_compute_engine_64_fu_4916_b_V;
reg   [63:0] grp_compute_engine_64_fu_4916_w_V;
wire    grp_compute_engine_64_fu_4924_ap_start;
wire    grp_compute_engine_64_fu_4924_ap_done;
wire    grp_compute_engine_64_fu_4924_ap_idle;
wire    grp_compute_engine_64_fu_4924_ap_ready;
reg   [63:0] grp_compute_engine_64_fu_4924_b_V;
reg   [63:0] grp_compute_engine_64_fu_4924_w_V;
wire    grp_compute_engine_64_fu_4933_ap_start;
wire    grp_compute_engine_64_fu_4933_ap_done;
wire    grp_compute_engine_64_fu_4933_ap_idle;
wire    grp_compute_engine_64_fu_4933_ap_ready;
reg   [63:0] grp_compute_engine_64_fu_4933_b_V;
reg   [63:0] grp_compute_engine_64_fu_4933_w_V;
wire    grp_compute_engine_64_fu_4942_ap_start;
wire    grp_compute_engine_64_fu_4942_ap_done;
wire    grp_compute_engine_64_fu_4942_ap_idle;
wire    grp_compute_engine_64_fu_4942_ap_ready;
reg   [63:0] grp_compute_engine_64_fu_4942_b_V;
reg   [63:0] grp_compute_engine_64_fu_4942_w_V;
wire    grp_compute_engine_64_fu_4950_ap_start;
wire    grp_compute_engine_64_fu_4950_ap_done;
wire    grp_compute_engine_64_fu_4950_ap_idle;
wire    grp_compute_engine_64_fu_4950_ap_ready;
reg   [63:0] grp_compute_engine_64_fu_4950_b_V;
reg   [63:0] grp_compute_engine_64_fu_4950_w_V;
wire    grp_compute_engine_64_fu_4959_ap_start;
wire    grp_compute_engine_64_fu_4959_ap_done;
wire    grp_compute_engine_64_fu_4959_ap_idle;
wire    grp_compute_engine_64_fu_4959_ap_ready;
reg   [63:0] grp_compute_engine_64_fu_4959_b_V;
reg   [63:0] grp_compute_engine_64_fu_4959_w_V;
wire    grp_compute_engine_64_fu_4968_ap_start;
wire    grp_compute_engine_64_fu_4968_ap_done;
wire    grp_compute_engine_64_fu_4968_ap_idle;
wire    grp_compute_engine_64_fu_4968_ap_ready;
reg   [63:0] grp_compute_engine_64_fu_4968_b_V;
reg   [63:0] grp_compute_engine_64_fu_4968_w_V;
wire    grp_compute_engine_64_fu_4976_ap_start;
wire    grp_compute_engine_64_fu_4976_ap_done;
wire    grp_compute_engine_64_fu_4976_ap_idle;
wire    grp_compute_engine_64_fu_4976_ap_ready;
reg   [63:0] grp_compute_engine_64_fu_4976_b_V;
reg   [63:0] grp_compute_engine_64_fu_4976_w_V;
wire    grp_compute_engine_64_fu_4985_ap_start;
wire    grp_compute_engine_64_fu_4985_ap_done;
wire    grp_compute_engine_64_fu_4985_ap_idle;
wire    grp_compute_engine_64_fu_4985_ap_ready;
reg   [63:0] grp_compute_engine_64_fu_4985_b_V;
reg   [63:0] grp_compute_engine_64_fu_4985_w_V;
wire    grp_compute_engine_64_fu_4994_ap_start;
wire    grp_compute_engine_64_fu_4994_ap_done;
wire    grp_compute_engine_64_fu_4994_ap_idle;
wire    grp_compute_engine_64_fu_4994_ap_ready;
reg   [63:0] grp_compute_engine_64_fu_4994_b_V;
reg   [63:0] grp_compute_engine_64_fu_4994_w_V;
wire    grp_compute_engine_64_fu_5002_ap_start;
wire    grp_compute_engine_64_fu_5002_ap_done;
wire    grp_compute_engine_64_fu_5002_ap_idle;
wire    grp_compute_engine_64_fu_5002_ap_ready;
reg   [63:0] grp_compute_engine_64_fu_5002_b_V;
reg   [63:0] grp_compute_engine_64_fu_5002_w_V;
wire    grp_compute_engine_64_fu_5011_ap_start;
wire    grp_compute_engine_64_fu_5011_ap_done;
wire    grp_compute_engine_64_fu_5011_ap_idle;
wire    grp_compute_engine_64_fu_5011_ap_ready;
reg   [63:0] grp_compute_engine_64_fu_5011_b_V;
reg   [63:0] grp_compute_engine_64_fu_5011_w_V;
wire    grp_compute_engine_64_fu_5020_ap_start;
wire    grp_compute_engine_64_fu_5020_ap_done;
wire    grp_compute_engine_64_fu_5020_ap_idle;
wire    grp_compute_engine_64_fu_5020_ap_ready;
reg   [63:0] grp_compute_engine_64_fu_5020_b_V;
reg   [63:0] grp_compute_engine_64_fu_5020_w_V;
wire    grp_compute_engine_64_fu_5028_ap_start;
wire    grp_compute_engine_64_fu_5028_ap_done;
wire    grp_compute_engine_64_fu_5028_ap_idle;
wire    grp_compute_engine_64_fu_5028_ap_ready;
reg   [63:0] grp_compute_engine_64_fu_5028_b_V;
reg   [63:0] grp_compute_engine_64_fu_5028_w_V;
wire    grp_compute_engine_64_fu_5037_ap_start;
wire    grp_compute_engine_64_fu_5037_ap_done;
wire    grp_compute_engine_64_fu_5037_ap_idle;
wire    grp_compute_engine_64_fu_5037_ap_ready;
reg   [63:0] grp_compute_engine_64_fu_5037_b_V;
reg   [63:0] grp_compute_engine_64_fu_5037_w_V;
wire    grp_compute_engine_64_fu_5046_ap_start;
wire    grp_compute_engine_64_fu_5046_ap_done;
wire    grp_compute_engine_64_fu_5046_ap_idle;
wire    grp_compute_engine_64_fu_5046_ap_ready;
reg   [63:0] grp_compute_engine_64_fu_5046_b_V;
reg   [63:0] grp_compute_engine_64_fu_5046_w_V;
wire    grp_compute_engine_64_fu_5054_ap_start;
wire    grp_compute_engine_64_fu_5054_ap_done;
wire    grp_compute_engine_64_fu_5054_ap_idle;
wire    grp_compute_engine_64_fu_5054_ap_ready;
reg   [63:0] grp_compute_engine_64_fu_5054_b_V;
reg   [63:0] grp_compute_engine_64_fu_5054_w_V;
wire    grp_compute_engine_64_fu_5063_ap_start;
wire    grp_compute_engine_64_fu_5063_ap_done;
wire    grp_compute_engine_64_fu_5063_ap_idle;
wire    grp_compute_engine_64_fu_5063_ap_ready;
reg   [63:0] grp_compute_engine_64_fu_5063_b_V;
reg   [63:0] grp_compute_engine_64_fu_5063_w_V;
wire    grp_compute_engine_64_fu_5072_ap_start;
wire    grp_compute_engine_64_fu_5072_ap_done;
wire    grp_compute_engine_64_fu_5072_ap_idle;
wire    grp_compute_engine_64_fu_5072_ap_ready;
reg   [63:0] grp_compute_engine_64_fu_5072_b_V;
reg   [63:0] grp_compute_engine_64_fu_5072_w_V;
reg   [10:0] grp_relu_fu_5159_shiftx_V;
reg   [10:0] grp_relu_fu_5159_shifty_V;
reg   [10:0] grp_relu_fu_5159_weight_V;
wire   [13:0] grp_relu_fu_5159_ap_return;
reg    grp_relu_fu_5159_ap_ce;
wire    ap_block_state5_pp0_stage3_iter0_ignore_call184;
wire    ap_block_state10_pp0_stage3_iter1_ignore_call184;
wire    ap_block_state15_pp0_stage3_iter2_ignore_call184;
wire    ap_block_state20_pp0_stage3_iter3_ignore_call184;
wire    ap_block_pp0_stage3_11001_ignoreCallOp2156;
wire    ap_block_state6_pp0_stage4_iter0_ignore_call184;
wire    ap_block_state11_pp0_stage4_iter1_ignore_call184;
wire    ap_block_state16_pp0_stage4_iter2_ignore_call184;
wire    ap_block_state21_pp0_stage4_iter3_ignore_call184;
wire    ap_block_pp0_stage4_11001_ignoreCallOp2209;
wire    ap_block_state2_pp0_stage0_iter0_ignore_call184;
wire    ap_block_state7_pp0_stage0_iter1_ignore_call184;
wire    ap_block_state12_pp0_stage0_iter2_ignore_call184;
wire    ap_block_state17_pp0_stage0_iter3_ignore_call184;
wire    ap_block_state22_pp0_stage0_iter4_ignore_call184;
wire    ap_block_pp0_stage0_11001_ignoreCallOp2262;
wire    ap_block_state3_pp0_stage1_iter0_ignore_call184;
wire    ap_block_state8_pp0_stage1_iter1_ignore_call184;
wire    ap_block_state13_pp0_stage1_iter2_ignore_call184;
wire    ap_block_state18_pp0_stage1_iter3_ignore_call184;
wire    ap_block_state23_pp0_stage1_iter4_ignore_call184;
wire    ap_block_pp0_stage1_11001_ignoreCallOp2354;
wire    ap_block_state4_pp0_stage2_iter0_ignore_call184;
wire    ap_block_state9_pp0_stage2_iter1_ignore_call184;
wire    ap_block_state14_pp0_stage2_iter2_ignore_call184;
wire    ap_block_state19_pp0_stage2_iter3_ignore_call184;
wire    ap_block_state24_pp0_stage2_iter4_ignore_call184;
wire    ap_block_pp0_stage2_11001_ignoreCallOp2451;
reg   [10:0] grp_relu_fu_5167_shiftx_V;
reg   [10:0] grp_relu_fu_5167_shifty_V;
reg   [10:0] grp_relu_fu_5167_weight_V;
wire   [13:0] grp_relu_fu_5167_ap_return;
reg    grp_relu_fu_5167_ap_ce;
wire    ap_block_state5_pp0_stage3_iter0_ignore_call226;
wire    ap_block_state10_pp0_stage3_iter1_ignore_call226;
wire    ap_block_state15_pp0_stage3_iter2_ignore_call226;
wire    ap_block_state20_pp0_stage3_iter3_ignore_call226;
wire    ap_block_pp0_stage3_11001_ignoreCallOp2158;
wire    ap_block_state6_pp0_stage4_iter0_ignore_call226;
wire    ap_block_state11_pp0_stage4_iter1_ignore_call226;
wire    ap_block_state16_pp0_stage4_iter2_ignore_call226;
wire    ap_block_state21_pp0_stage4_iter3_ignore_call226;
wire    ap_block_pp0_stage4_11001_ignoreCallOp2211;
wire    ap_block_state2_pp0_stage0_iter0_ignore_call226;
wire    ap_block_state7_pp0_stage0_iter1_ignore_call226;
wire    ap_block_state12_pp0_stage0_iter2_ignore_call226;
wire    ap_block_state17_pp0_stage0_iter3_ignore_call226;
wire    ap_block_state22_pp0_stage0_iter4_ignore_call226;
wire    ap_block_pp0_stage0_11001_ignoreCallOp2264;
wire    ap_block_state3_pp0_stage1_iter0_ignore_call226;
wire    ap_block_state8_pp0_stage1_iter1_ignore_call226;
wire    ap_block_state13_pp0_stage1_iter2_ignore_call226;
wire    ap_block_state18_pp0_stage1_iter3_ignore_call226;
wire    ap_block_state23_pp0_stage1_iter4_ignore_call226;
wire    ap_block_pp0_stage1_11001_ignoreCallOp2355;
wire    ap_block_state4_pp0_stage2_iter0_ignore_call226;
wire    ap_block_state9_pp0_stage2_iter1_ignore_call226;
wire    ap_block_state14_pp0_stage2_iter2_ignore_call226;
wire    ap_block_state19_pp0_stage2_iter3_ignore_call226;
wire    ap_block_state24_pp0_stage2_iter4_ignore_call226;
wire    ap_block_pp0_stage2_11001_ignoreCallOp2466;
reg   [10:0] grp_relu_fu_5175_shiftx_V;
reg   [10:0] grp_relu_fu_5175_shifty_V;
reg   [10:0] grp_relu_fu_5175_weight_V;
wire   [13:0] grp_relu_fu_5175_ap_return;
reg    grp_relu_fu_5175_ap_ce;
wire    ap_block_state5_pp0_stage3_iter0_ignore_call268;
wire    ap_block_state10_pp0_stage3_iter1_ignore_call268;
wire    ap_block_state15_pp0_stage3_iter2_ignore_call268;
wire    ap_block_state20_pp0_stage3_iter3_ignore_call268;
wire    ap_block_pp0_stage3_11001_ignoreCallOp2160;
wire    ap_block_state6_pp0_stage4_iter0_ignore_call268;
wire    ap_block_state11_pp0_stage4_iter1_ignore_call268;
wire    ap_block_state16_pp0_stage4_iter2_ignore_call268;
wire    ap_block_state21_pp0_stage4_iter3_ignore_call268;
wire    ap_block_pp0_stage4_11001_ignoreCallOp2213;
wire    ap_block_state2_pp0_stage0_iter0_ignore_call268;
wire    ap_block_state7_pp0_stage0_iter1_ignore_call268;
wire    ap_block_state12_pp0_stage0_iter2_ignore_call268;
wire    ap_block_state17_pp0_stage0_iter3_ignore_call268;
wire    ap_block_state22_pp0_stage0_iter4_ignore_call268;
wire    ap_block_pp0_stage0_11001_ignoreCallOp2266;
wire    ap_block_state3_pp0_stage1_iter0_ignore_call268;
wire    ap_block_state8_pp0_stage1_iter1_ignore_call268;
wire    ap_block_state13_pp0_stage1_iter2_ignore_call268;
wire    ap_block_state18_pp0_stage1_iter3_ignore_call268;
wire    ap_block_state23_pp0_stage1_iter4_ignore_call268;
wire    ap_block_pp0_stage1_11001_ignoreCallOp2356;
wire    ap_block_state4_pp0_stage2_iter0_ignore_call268;
wire    ap_block_state9_pp0_stage2_iter1_ignore_call268;
wire    ap_block_state14_pp0_stage2_iter2_ignore_call268;
wire    ap_block_state19_pp0_stage2_iter3_ignore_call268;
wire    ap_block_state24_pp0_stage2_iter4_ignore_call268;
wire    ap_block_pp0_stage2_11001_ignoreCallOp2481;
reg   [10:0] grp_relu_fu_5183_shiftx_V;
reg   [10:0] grp_relu_fu_5183_shifty_V;
reg   [10:0] grp_relu_fu_5183_weight_V;
wire   [13:0] grp_relu_fu_5183_ap_return;
reg    grp_relu_fu_5183_ap_ce;
wire    ap_block_state5_pp0_stage3_iter0_ignore_call310;
wire    ap_block_state10_pp0_stage3_iter1_ignore_call310;
wire    ap_block_state15_pp0_stage3_iter2_ignore_call310;
wire    ap_block_state20_pp0_stage3_iter3_ignore_call310;
wire    ap_block_pp0_stage3_11001_ignoreCallOp2162;
wire    ap_block_state6_pp0_stage4_iter0_ignore_call310;
wire    ap_block_state11_pp0_stage4_iter1_ignore_call310;
wire    ap_block_state16_pp0_stage4_iter2_ignore_call310;
wire    ap_block_state21_pp0_stage4_iter3_ignore_call310;
wire    ap_block_pp0_stage4_11001_ignoreCallOp2215;
wire    ap_block_state2_pp0_stage0_iter0_ignore_call310;
wire    ap_block_state7_pp0_stage0_iter1_ignore_call310;
wire    ap_block_state12_pp0_stage0_iter2_ignore_call310;
wire    ap_block_state17_pp0_stage0_iter3_ignore_call310;
wire    ap_block_state22_pp0_stage0_iter4_ignore_call310;
wire    ap_block_pp0_stage0_11001_ignoreCallOp2268;
wire    ap_block_state3_pp0_stage1_iter0_ignore_call310;
wire    ap_block_state8_pp0_stage1_iter1_ignore_call310;
wire    ap_block_state13_pp0_stage1_iter2_ignore_call310;
wire    ap_block_state18_pp0_stage1_iter3_ignore_call310;
wire    ap_block_state23_pp0_stage1_iter4_ignore_call310;
wire    ap_block_pp0_stage1_11001_ignoreCallOp2357;
wire    ap_block_state4_pp0_stage2_iter0_ignore_call310;
wire    ap_block_state9_pp0_stage2_iter1_ignore_call310;
wire    ap_block_state14_pp0_stage2_iter2_ignore_call310;
wire    ap_block_state19_pp0_stage2_iter3_ignore_call310;
wire    ap_block_state24_pp0_stage2_iter4_ignore_call310;
wire    ap_block_pp0_stage2_11001_ignoreCallOp2496;
reg   [10:0] grp_relu_fu_5191_shiftx_V;
reg   [10:0] grp_relu_fu_5191_shifty_V;
reg   [10:0] grp_relu_fu_5191_weight_V;
wire   [13:0] grp_relu_fu_5191_ap_return;
reg    grp_relu_fu_5191_ap_ce;
wire    ap_block_state5_pp0_stage3_iter0_ignore_call352;
wire    ap_block_state10_pp0_stage3_iter1_ignore_call352;
wire    ap_block_state15_pp0_stage3_iter2_ignore_call352;
wire    ap_block_state20_pp0_stage3_iter3_ignore_call352;
wire    ap_block_pp0_stage3_11001_ignoreCallOp2164;
wire    ap_block_state6_pp0_stage4_iter0_ignore_call352;
wire    ap_block_state11_pp0_stage4_iter1_ignore_call352;
wire    ap_block_state16_pp0_stage4_iter2_ignore_call352;
wire    ap_block_state21_pp0_stage4_iter3_ignore_call352;
wire    ap_block_pp0_stage4_11001_ignoreCallOp2217;
wire    ap_block_state2_pp0_stage0_iter0_ignore_call352;
wire    ap_block_state7_pp0_stage0_iter1_ignore_call352;
wire    ap_block_state12_pp0_stage0_iter2_ignore_call352;
wire    ap_block_state17_pp0_stage0_iter3_ignore_call352;
wire    ap_block_state22_pp0_stage0_iter4_ignore_call352;
wire    ap_block_pp0_stage0_11001_ignoreCallOp2270;
wire    ap_block_state3_pp0_stage1_iter0_ignore_call352;
wire    ap_block_state8_pp0_stage1_iter1_ignore_call352;
wire    ap_block_state13_pp0_stage1_iter2_ignore_call352;
wire    ap_block_state18_pp0_stage1_iter3_ignore_call352;
wire    ap_block_state23_pp0_stage1_iter4_ignore_call352;
wire    ap_block_pp0_stage1_11001_ignoreCallOp2358;
wire    ap_block_state4_pp0_stage2_iter0_ignore_call352;
wire    ap_block_state9_pp0_stage2_iter1_ignore_call352;
wire    ap_block_state14_pp0_stage2_iter2_ignore_call352;
wire    ap_block_state19_pp0_stage2_iter3_ignore_call352;
wire    ap_block_state24_pp0_stage2_iter4_ignore_call352;
wire    ap_block_pp0_stage2_11001_ignoreCallOp2511;
reg   [10:0] grp_relu_fu_5199_shiftx_V;
reg   [10:0] grp_relu_fu_5199_shifty_V;
reg   [10:0] grp_relu_fu_5199_weight_V;
wire   [13:0] grp_relu_fu_5199_ap_return;
reg    grp_relu_fu_5199_ap_ce;
wire    ap_block_state5_pp0_stage3_iter0_ignore_call394;
wire    ap_block_state10_pp0_stage3_iter1_ignore_call394;
wire    ap_block_state15_pp0_stage3_iter2_ignore_call394;
wire    ap_block_state20_pp0_stage3_iter3_ignore_call394;
wire    ap_block_pp0_stage3_11001_ignoreCallOp2166;
wire    ap_block_state6_pp0_stage4_iter0_ignore_call394;
wire    ap_block_state11_pp0_stage4_iter1_ignore_call394;
wire    ap_block_state16_pp0_stage4_iter2_ignore_call394;
wire    ap_block_state21_pp0_stage4_iter3_ignore_call394;
wire    ap_block_pp0_stage4_11001_ignoreCallOp2219;
wire    ap_block_state2_pp0_stage0_iter0_ignore_call394;
wire    ap_block_state7_pp0_stage0_iter1_ignore_call394;
wire    ap_block_state12_pp0_stage0_iter2_ignore_call394;
wire    ap_block_state17_pp0_stage0_iter3_ignore_call394;
wire    ap_block_state22_pp0_stage0_iter4_ignore_call394;
wire    ap_block_pp0_stage0_11001_ignoreCallOp2272;
wire    ap_block_state3_pp0_stage1_iter0_ignore_call394;
wire    ap_block_state8_pp0_stage1_iter1_ignore_call394;
wire    ap_block_state13_pp0_stage1_iter2_ignore_call394;
wire    ap_block_state18_pp0_stage1_iter3_ignore_call394;
wire    ap_block_state23_pp0_stage1_iter4_ignore_call394;
wire    ap_block_pp0_stage1_11001_ignoreCallOp2359;
wire    ap_block_state4_pp0_stage2_iter0_ignore_call394;
wire    ap_block_state9_pp0_stage2_iter1_ignore_call394;
wire    ap_block_state14_pp0_stage2_iter2_ignore_call394;
wire    ap_block_state19_pp0_stage2_iter3_ignore_call394;
wire    ap_block_state24_pp0_stage2_iter4_ignore_call394;
wire    ap_block_pp0_stage2_11001_ignoreCallOp2526;
reg   [10:0] grp_relu_fu_5207_shiftx_V;
reg   [10:0] grp_relu_fu_5207_shifty_V;
reg   [10:0] grp_relu_fu_5207_weight_V;
wire   [13:0] grp_relu_fu_5207_ap_return;
reg    grp_relu_fu_5207_ap_ce;
wire    ap_block_state5_pp0_stage3_iter0_ignore_call436;
wire    ap_block_state10_pp0_stage3_iter1_ignore_call436;
wire    ap_block_state15_pp0_stage3_iter2_ignore_call436;
wire    ap_block_state20_pp0_stage3_iter3_ignore_call436;
wire    ap_block_pp0_stage3_11001_ignoreCallOp2168;
wire    ap_block_state6_pp0_stage4_iter0_ignore_call436;
wire    ap_block_state11_pp0_stage4_iter1_ignore_call436;
wire    ap_block_state16_pp0_stage4_iter2_ignore_call436;
wire    ap_block_state21_pp0_stage4_iter3_ignore_call436;
wire    ap_block_pp0_stage4_11001_ignoreCallOp2221;
wire    ap_block_state2_pp0_stage0_iter0_ignore_call436;
wire    ap_block_state7_pp0_stage0_iter1_ignore_call436;
wire    ap_block_state12_pp0_stage0_iter2_ignore_call436;
wire    ap_block_state17_pp0_stage0_iter3_ignore_call436;
wire    ap_block_state22_pp0_stage0_iter4_ignore_call436;
wire    ap_block_pp0_stage0_11001_ignoreCallOp2274;
wire    ap_block_state3_pp0_stage1_iter0_ignore_call436;
wire    ap_block_state8_pp0_stage1_iter1_ignore_call436;
wire    ap_block_state13_pp0_stage1_iter2_ignore_call436;
wire    ap_block_state18_pp0_stage1_iter3_ignore_call436;
wire    ap_block_state23_pp0_stage1_iter4_ignore_call436;
wire    ap_block_pp0_stage1_11001_ignoreCallOp2360;
wire    ap_block_state4_pp0_stage2_iter0_ignore_call436;
wire    ap_block_state9_pp0_stage2_iter1_ignore_call436;
wire    ap_block_state14_pp0_stage2_iter2_ignore_call436;
wire    ap_block_state19_pp0_stage2_iter3_ignore_call436;
wire    ap_block_state24_pp0_stage2_iter4_ignore_call436;
wire    ap_block_pp0_stage2_11001_ignoreCallOp2541;
reg   [7:0] grp_batch_norm_fu_5236_sum_V;
reg   [10:0] grp_batch_norm_fu_5236_weight_V;
reg   [10:0] grp_batch_norm_fu_5236_bias_V;
reg    grp_batch_norm_fu_5236_ap_ce;
wire    ap_block_state2_pp0_stage0_iter0_ignore_call180;
wire    ap_block_state7_pp0_stage0_iter1_ignore_call180;
wire    ap_block_state12_pp0_stage0_iter2_ignore_call180;
wire    ap_block_state17_pp0_stage0_iter3_ignore_call180;
wire    ap_block_state22_pp0_stage0_iter4_ignore_call180;
wire    ap_block_pp0_stage0_11001_ignoreCallOp1876;
wire    ap_block_state3_pp0_stage1_iter0_ignore_call180;
wire    ap_block_state8_pp0_stage1_iter1_ignore_call180;
wire    ap_block_state13_pp0_stage1_iter2_ignore_call180;
wire    ap_block_state18_pp0_stage1_iter3_ignore_call180;
wire    ap_block_state23_pp0_stage1_iter4_ignore_call180;
wire    ap_block_pp0_stage1_11001_ignoreCallOp1996;
wire    ap_block_state4_pp0_stage2_iter0_ignore_call180;
wire    ap_block_state9_pp0_stage2_iter1_ignore_call180;
wire    ap_block_state14_pp0_stage2_iter2_ignore_call180;
wire    ap_block_state19_pp0_stage2_iter3_ignore_call180;
wire    ap_block_state24_pp0_stage2_iter4_ignore_call180;
wire    ap_block_pp0_stage2_11001_ignoreCallOp2123;
wire    ap_block_state5_pp0_stage3_iter0_ignore_call180;
wire    ap_block_state10_pp0_stage3_iter1_ignore_call180;
wire    ap_block_state15_pp0_stage3_iter2_ignore_call180;
wire    ap_block_state20_pp0_stage3_iter3_ignore_call180;
wire    ap_block_pp0_stage3_11001_ignoreCallOp2155;
wire    ap_block_state6_pp0_stage4_iter0_ignore_call474;
wire    ap_block_state11_pp0_stage4_iter1_ignore_call474;
wire    ap_block_state16_pp0_stage4_iter2_ignore_call474;
wire    ap_block_state21_pp0_stage4_iter3_ignore_call474;
wire    ap_block_pp0_stage4_11001_ignoreCallOp2222;
reg   [7:0] grp_batch_norm_fu_5244_sum_V;
reg   [10:0] grp_batch_norm_fu_5244_weight_V;
reg   [10:0] grp_batch_norm_fu_5244_bias_V;
reg    grp_batch_norm_fu_5244_ap_ce;
wire    ap_block_state2_pp0_stage0_iter0_ignore_call222;
wire    ap_block_state7_pp0_stage0_iter1_ignore_call222;
wire    ap_block_state12_pp0_stage0_iter2_ignore_call222;
wire    ap_block_state17_pp0_stage0_iter3_ignore_call222;
wire    ap_block_state22_pp0_stage0_iter4_ignore_call222;
wire    ap_block_pp0_stage0_11001_ignoreCallOp1880;
wire    ap_block_state3_pp0_stage1_iter0_ignore_call222;
wire    ap_block_state8_pp0_stage1_iter1_ignore_call222;
wire    ap_block_state13_pp0_stage1_iter2_ignore_call222;
wire    ap_block_state18_pp0_stage1_iter3_ignore_call222;
wire    ap_block_state23_pp0_stage1_iter4_ignore_call222;
wire    ap_block_pp0_stage1_11001_ignoreCallOp2000;
wire    ap_block_state4_pp0_stage2_iter0_ignore_call222;
wire    ap_block_state9_pp0_stage2_iter1_ignore_call222;
wire    ap_block_state14_pp0_stage2_iter2_ignore_call222;
wire    ap_block_state19_pp0_stage2_iter3_ignore_call222;
wire    ap_block_state24_pp0_stage2_iter4_ignore_call222;
wire    ap_block_pp0_stage2_11001_ignoreCallOp2124;
wire    ap_block_state5_pp0_stage3_iter0_ignore_call222;
wire    ap_block_state10_pp0_stage3_iter1_ignore_call222;
wire    ap_block_state15_pp0_stage3_iter2_ignore_call222;
wire    ap_block_state20_pp0_stage3_iter3_ignore_call222;
wire    ap_block_pp0_stage3_11001_ignoreCallOp2157;
wire    ap_block_state6_pp0_stage4_iter0_ignore_call516;
wire    ap_block_state11_pp0_stage4_iter1_ignore_call516;
wire    ap_block_state16_pp0_stage4_iter2_ignore_call516;
wire    ap_block_state21_pp0_stage4_iter3_ignore_call516;
wire    ap_block_pp0_stage4_11001_ignoreCallOp2224;
reg   [7:0] grp_batch_norm_fu_5252_sum_V;
reg   [10:0] grp_batch_norm_fu_5252_weight_V;
reg   [10:0] grp_batch_norm_fu_5252_bias_V;
reg    grp_batch_norm_fu_5252_ap_ce;
wire    ap_block_state2_pp0_stage0_iter0_ignore_call264;
wire    ap_block_state7_pp0_stage0_iter1_ignore_call264;
wire    ap_block_state12_pp0_stage0_iter2_ignore_call264;
wire    ap_block_state17_pp0_stage0_iter3_ignore_call264;
wire    ap_block_state22_pp0_stage0_iter4_ignore_call264;
wire    ap_block_pp0_stage0_11001_ignoreCallOp1884;
wire    ap_block_state3_pp0_stage1_iter0_ignore_call264;
wire    ap_block_state8_pp0_stage1_iter1_ignore_call264;
wire    ap_block_state13_pp0_stage1_iter2_ignore_call264;
wire    ap_block_state18_pp0_stage1_iter3_ignore_call264;
wire    ap_block_state23_pp0_stage1_iter4_ignore_call264;
wire    ap_block_pp0_stage1_11001_ignoreCallOp2004;
wire    ap_block_state4_pp0_stage2_iter0_ignore_call264;
wire    ap_block_state9_pp0_stage2_iter1_ignore_call264;
wire    ap_block_state14_pp0_stage2_iter2_ignore_call264;
wire    ap_block_state19_pp0_stage2_iter3_ignore_call264;
wire    ap_block_state24_pp0_stage2_iter4_ignore_call264;
wire    ap_block_pp0_stage2_11001_ignoreCallOp2125;
wire    ap_block_state5_pp0_stage3_iter0_ignore_call264;
wire    ap_block_state10_pp0_stage3_iter1_ignore_call264;
wire    ap_block_state15_pp0_stage3_iter2_ignore_call264;
wire    ap_block_state20_pp0_stage3_iter3_ignore_call264;
wire    ap_block_pp0_stage3_11001_ignoreCallOp2159;
wire    ap_block_state6_pp0_stage4_iter0_ignore_call558;
wire    ap_block_state11_pp0_stage4_iter1_ignore_call558;
wire    ap_block_state16_pp0_stage4_iter2_ignore_call558;
wire    ap_block_state21_pp0_stage4_iter3_ignore_call558;
wire    ap_block_pp0_stage4_11001_ignoreCallOp2226;
reg   [7:0] grp_batch_norm_fu_5260_sum_V;
reg   [10:0] grp_batch_norm_fu_5260_weight_V;
reg   [10:0] grp_batch_norm_fu_5260_bias_V;
reg    grp_batch_norm_fu_5260_ap_ce;
wire    ap_block_state2_pp0_stage0_iter0_ignore_call306;
wire    ap_block_state7_pp0_stage0_iter1_ignore_call306;
wire    ap_block_state12_pp0_stage0_iter2_ignore_call306;
wire    ap_block_state17_pp0_stage0_iter3_ignore_call306;
wire    ap_block_state22_pp0_stage0_iter4_ignore_call306;
wire    ap_block_pp0_stage0_11001_ignoreCallOp1888;
wire    ap_block_state3_pp0_stage1_iter0_ignore_call306;
wire    ap_block_state8_pp0_stage1_iter1_ignore_call306;
wire    ap_block_state13_pp0_stage1_iter2_ignore_call306;
wire    ap_block_state18_pp0_stage1_iter3_ignore_call306;
wire    ap_block_state23_pp0_stage1_iter4_ignore_call306;
wire    ap_block_pp0_stage1_11001_ignoreCallOp2008;
wire    ap_block_state4_pp0_stage2_iter0_ignore_call306;
wire    ap_block_state9_pp0_stage2_iter1_ignore_call306;
wire    ap_block_state14_pp0_stage2_iter2_ignore_call306;
wire    ap_block_state19_pp0_stage2_iter3_ignore_call306;
wire    ap_block_state24_pp0_stage2_iter4_ignore_call306;
wire    ap_block_pp0_stage2_11001_ignoreCallOp2126;
wire    ap_block_state5_pp0_stage3_iter0_ignore_call306;
wire    ap_block_state10_pp0_stage3_iter1_ignore_call306;
wire    ap_block_state15_pp0_stage3_iter2_ignore_call306;
wire    ap_block_state20_pp0_stage3_iter3_ignore_call306;
wire    ap_block_pp0_stage3_11001_ignoreCallOp2161;
wire    ap_block_state6_pp0_stage4_iter0_ignore_call600;
wire    ap_block_state11_pp0_stage4_iter1_ignore_call600;
wire    ap_block_state16_pp0_stage4_iter2_ignore_call600;
wire    ap_block_state21_pp0_stage4_iter3_ignore_call600;
wire    ap_block_pp0_stage4_11001_ignoreCallOp2228;
reg   [7:0] grp_batch_norm_fu_5268_sum_V;
reg   [10:0] grp_batch_norm_fu_5268_weight_V;
reg   [10:0] grp_batch_norm_fu_5268_bias_V;
reg    grp_batch_norm_fu_5268_ap_ce;
wire    ap_block_state2_pp0_stage0_iter0_ignore_call348;
wire    ap_block_state7_pp0_stage0_iter1_ignore_call348;
wire    ap_block_state12_pp0_stage0_iter2_ignore_call348;
wire    ap_block_state17_pp0_stage0_iter3_ignore_call348;
wire    ap_block_state22_pp0_stage0_iter4_ignore_call348;
wire    ap_block_pp0_stage0_11001_ignoreCallOp1892;
wire    ap_block_state3_pp0_stage1_iter0_ignore_call348;
wire    ap_block_state8_pp0_stage1_iter1_ignore_call348;
wire    ap_block_state13_pp0_stage1_iter2_ignore_call348;
wire    ap_block_state18_pp0_stage1_iter3_ignore_call348;
wire    ap_block_state23_pp0_stage1_iter4_ignore_call348;
wire    ap_block_pp0_stage1_11001_ignoreCallOp2012;
wire    ap_block_state4_pp0_stage2_iter0_ignore_call348;
wire    ap_block_state9_pp0_stage2_iter1_ignore_call348;
wire    ap_block_state14_pp0_stage2_iter2_ignore_call348;
wire    ap_block_state19_pp0_stage2_iter3_ignore_call348;
wire    ap_block_state24_pp0_stage2_iter4_ignore_call348;
wire    ap_block_pp0_stage2_11001_ignoreCallOp2127;
wire    ap_block_state5_pp0_stage3_iter0_ignore_call348;
wire    ap_block_state10_pp0_stage3_iter1_ignore_call348;
wire    ap_block_state15_pp0_stage3_iter2_ignore_call348;
wire    ap_block_state20_pp0_stage3_iter3_ignore_call348;
wire    ap_block_pp0_stage3_11001_ignoreCallOp2163;
wire    ap_block_state6_pp0_stage4_iter0_ignore_call642;
wire    ap_block_state11_pp0_stage4_iter1_ignore_call642;
wire    ap_block_state16_pp0_stage4_iter2_ignore_call642;
wire    ap_block_state21_pp0_stage4_iter3_ignore_call642;
wire    ap_block_pp0_stage4_11001_ignoreCallOp2230;
reg   [7:0] grp_batch_norm_fu_5276_sum_V;
reg   [10:0] grp_batch_norm_fu_5276_weight_V;
reg   [10:0] grp_batch_norm_fu_5276_bias_V;
reg    grp_batch_norm_fu_5276_ap_ce;
wire    ap_block_state2_pp0_stage0_iter0_ignore_call390;
wire    ap_block_state7_pp0_stage0_iter1_ignore_call390;
wire    ap_block_state12_pp0_stage0_iter2_ignore_call390;
wire    ap_block_state17_pp0_stage0_iter3_ignore_call390;
wire    ap_block_state22_pp0_stage0_iter4_ignore_call390;
wire    ap_block_pp0_stage0_11001_ignoreCallOp1896;
wire    ap_block_state3_pp0_stage1_iter0_ignore_call390;
wire    ap_block_state8_pp0_stage1_iter1_ignore_call390;
wire    ap_block_state13_pp0_stage1_iter2_ignore_call390;
wire    ap_block_state18_pp0_stage1_iter3_ignore_call390;
wire    ap_block_state23_pp0_stage1_iter4_ignore_call390;
wire    ap_block_pp0_stage1_11001_ignoreCallOp2016;
wire    ap_block_state4_pp0_stage2_iter0_ignore_call390;
wire    ap_block_state9_pp0_stage2_iter1_ignore_call390;
wire    ap_block_state14_pp0_stage2_iter2_ignore_call390;
wire    ap_block_state19_pp0_stage2_iter3_ignore_call390;
wire    ap_block_state24_pp0_stage2_iter4_ignore_call390;
wire    ap_block_pp0_stage2_11001_ignoreCallOp2128;
wire    ap_block_state5_pp0_stage3_iter0_ignore_call390;
wire    ap_block_state10_pp0_stage3_iter1_ignore_call390;
wire    ap_block_state15_pp0_stage3_iter2_ignore_call390;
wire    ap_block_state20_pp0_stage3_iter3_ignore_call390;
wire    ap_block_pp0_stage3_11001_ignoreCallOp2165;
wire    ap_block_state6_pp0_stage4_iter0_ignore_call684;
wire    ap_block_state11_pp0_stage4_iter1_ignore_call684;
wire    ap_block_state16_pp0_stage4_iter2_ignore_call684;
wire    ap_block_state21_pp0_stage4_iter3_ignore_call684;
wire    ap_block_pp0_stage4_11001_ignoreCallOp2232;
reg   [7:0] grp_batch_norm_fu_5284_sum_V;
reg   [10:0] grp_batch_norm_fu_5284_weight_V;
reg   [10:0] grp_batch_norm_fu_5284_bias_V;
reg    grp_batch_norm_fu_5284_ap_ce;
wire    ap_block_state2_pp0_stage0_iter0_ignore_call432;
wire    ap_block_state7_pp0_stage0_iter1_ignore_call432;
wire    ap_block_state12_pp0_stage0_iter2_ignore_call432;
wire    ap_block_state17_pp0_stage0_iter3_ignore_call432;
wire    ap_block_state22_pp0_stage0_iter4_ignore_call432;
wire    ap_block_pp0_stage0_11001_ignoreCallOp1900;
wire    ap_block_state3_pp0_stage1_iter0_ignore_call432;
wire    ap_block_state8_pp0_stage1_iter1_ignore_call432;
wire    ap_block_state13_pp0_stage1_iter2_ignore_call432;
wire    ap_block_state18_pp0_stage1_iter3_ignore_call432;
wire    ap_block_state23_pp0_stage1_iter4_ignore_call432;
wire    ap_block_pp0_stage1_11001_ignoreCallOp2020;
wire    ap_block_state4_pp0_stage2_iter0_ignore_call432;
wire    ap_block_state9_pp0_stage2_iter1_ignore_call432;
wire    ap_block_state14_pp0_stage2_iter2_ignore_call432;
wire    ap_block_state19_pp0_stage2_iter3_ignore_call432;
wire    ap_block_state24_pp0_stage2_iter4_ignore_call432;
wire    ap_block_pp0_stage2_11001_ignoreCallOp2129;
wire    ap_block_state5_pp0_stage3_iter0_ignore_call432;
wire    ap_block_state10_pp0_stage3_iter1_ignore_call432;
wire    ap_block_state15_pp0_stage3_iter2_ignore_call432;
wire    ap_block_state20_pp0_stage3_iter3_ignore_call432;
wire    ap_block_pp0_stage3_11001_ignoreCallOp2167;
wire    ap_block_state6_pp0_stage4_iter0_ignore_call726;
wire    ap_block_state11_pp0_stage4_iter1_ignore_call726;
wire    ap_block_state16_pp0_stage4_iter2_ignore_call726;
wire    ap_block_state21_pp0_stage4_iter3_ignore_call726;
wire    ap_block_pp0_stage4_11001_ignoreCallOp2234;
reg   [5:0] grp_sum_engine_fu_5292_t0_V;
reg   [5:0] grp_sum_engine_fu_5292_t1_V;
reg   [5:0] grp_sum_engine_fu_5292_t2_V;
reg   [5:0] grp_sum_engine_fu_5292_t3_V;
reg   [5:0] grp_sum_engine_fu_5292_t4_V;
reg   [5:0] grp_sum_engine_fu_5292_t5_V;
reg   [5:0] grp_sum_engine_fu_5292_t6_V;
reg   [5:0] grp_sum_engine_fu_5292_t7_V;
reg   [5:0] grp_sum_engine_fu_5292_t8_V;
reg    grp_sum_engine_fu_5292_ap_ce;
wire    ap_block_state5_pp0_stage3_iter0_ignore_call177;
wire    ap_block_state10_pp0_stage3_iter1_ignore_call177;
wire    ap_block_state15_pp0_stage3_iter2_ignore_call177;
wire    ap_block_state20_pp0_stage3_iter3_ignore_call177;
wire    ap_block_pp0_stage3_11001_ignoreCallOp1831;
wire    ap_block_state6_pp0_stage4_iter0_ignore_call177;
wire    ap_block_state11_pp0_stage4_iter1_ignore_call177;
wire    ap_block_state16_pp0_stage4_iter2_ignore_call177;
wire    ap_block_state21_pp0_stage4_iter3_ignore_call177;
wire    ap_block_pp0_stage4_11001_ignoreCallOp1862;
wire    ap_block_state2_pp0_stage0_iter0_ignore_call471;
wire    ap_block_state7_pp0_stage0_iter1_ignore_call471;
wire    ap_block_state12_pp0_stage0_iter2_ignore_call471;
wire    ap_block_state17_pp0_stage0_iter3_ignore_call471;
wire    ap_block_state22_pp0_stage0_iter4_ignore_call471;
wire    ap_block_pp0_stage0_11001_ignoreCallOp1904;
wire    ap_block_state3_pp0_stage1_iter0_ignore_call765;
wire    ap_block_state8_pp0_stage1_iter1_ignore_call765;
wire    ap_block_state13_pp0_stage1_iter2_ignore_call765;
wire    ap_block_state18_pp0_stage1_iter3_ignore_call765;
wire    ap_block_state23_pp0_stage1_iter4_ignore_call765;
wire    ap_block_pp0_stage1_11001_ignoreCallOp2052;
wire    ap_block_state4_pp0_stage2_iter0_ignore_call1065;
wire    ap_block_state9_pp0_stage2_iter1_ignore_call1065;
wire    ap_block_state14_pp0_stage2_iter2_ignore_call1065;
wire    ap_block_state19_pp0_stage2_iter3_ignore_call1065;
wire    ap_block_state24_pp0_stage2_iter4_ignore_call1065;
wire    ap_block_pp0_stage2_11001_ignoreCallOp2144;
reg   [5:0] grp_sum_engine_fu_5305_t0_V;
reg   [5:0] grp_sum_engine_fu_5305_t1_V;
reg   [5:0] grp_sum_engine_fu_5305_t2_V;
reg   [5:0] grp_sum_engine_fu_5305_t3_V;
reg   [5:0] grp_sum_engine_fu_5305_t4_V;
reg   [5:0] grp_sum_engine_fu_5305_t5_V;
reg   [5:0] grp_sum_engine_fu_5305_t6_V;
reg   [5:0] grp_sum_engine_fu_5305_t7_V;
reg   [5:0] grp_sum_engine_fu_5305_t8_V;
reg    grp_sum_engine_fu_5305_ap_ce;
wire    ap_block_state5_pp0_stage3_iter0_ignore_call219;
wire    ap_block_state10_pp0_stage3_iter1_ignore_call219;
wire    ap_block_state15_pp0_stage3_iter2_ignore_call219;
wire    ap_block_state20_pp0_stage3_iter3_ignore_call219;
wire    ap_block_pp0_stage3_11001_ignoreCallOp1832;
wire    ap_block_state6_pp0_stage4_iter0_ignore_call219;
wire    ap_block_state11_pp0_stage4_iter1_ignore_call219;
wire    ap_block_state16_pp0_stage4_iter2_ignore_call219;
wire    ap_block_state21_pp0_stage4_iter3_ignore_call219;
wire    ap_block_pp0_stage4_11001_ignoreCallOp1863;
wire    ap_block_state2_pp0_stage0_iter0_ignore_call513;
wire    ap_block_state7_pp0_stage0_iter1_ignore_call513;
wire    ap_block_state12_pp0_stage0_iter2_ignore_call513;
wire    ap_block_state17_pp0_stage0_iter3_ignore_call513;
wire    ap_block_state22_pp0_stage0_iter4_ignore_call513;
wire    ap_block_pp0_stage0_11001_ignoreCallOp1908;
wire    ap_block_state3_pp0_stage1_iter0_ignore_call807;
wire    ap_block_state8_pp0_stage1_iter1_ignore_call807;
wire    ap_block_state13_pp0_stage1_iter2_ignore_call807;
wire    ap_block_state18_pp0_stage1_iter3_ignore_call807;
wire    ap_block_state23_pp0_stage1_iter4_ignore_call807;
wire    ap_block_pp0_stage1_11001_ignoreCallOp2058;
wire    ap_block_state4_pp0_stage2_iter0_ignore_call1107;
wire    ap_block_state9_pp0_stage2_iter1_ignore_call1107;
wire    ap_block_state14_pp0_stage2_iter2_ignore_call1107;
wire    ap_block_state19_pp0_stage2_iter3_ignore_call1107;
wire    ap_block_state24_pp0_stage2_iter4_ignore_call1107;
wire    ap_block_pp0_stage2_11001_ignoreCallOp2145;
reg   [5:0] grp_sum_engine_fu_5318_t0_V;
reg   [5:0] grp_sum_engine_fu_5318_t1_V;
reg   [5:0] grp_sum_engine_fu_5318_t2_V;
reg   [5:0] grp_sum_engine_fu_5318_t3_V;
reg   [5:0] grp_sum_engine_fu_5318_t4_V;
reg   [5:0] grp_sum_engine_fu_5318_t5_V;
reg   [5:0] grp_sum_engine_fu_5318_t6_V;
reg   [5:0] grp_sum_engine_fu_5318_t7_V;
reg   [5:0] grp_sum_engine_fu_5318_t8_V;
reg    grp_sum_engine_fu_5318_ap_ce;
wire    ap_block_state5_pp0_stage3_iter0_ignore_call261;
wire    ap_block_state10_pp0_stage3_iter1_ignore_call261;
wire    ap_block_state15_pp0_stage3_iter2_ignore_call261;
wire    ap_block_state20_pp0_stage3_iter3_ignore_call261;
wire    ap_block_pp0_stage3_11001_ignoreCallOp1833;
wire    ap_block_state6_pp0_stage4_iter0_ignore_call261;
wire    ap_block_state11_pp0_stage4_iter1_ignore_call261;
wire    ap_block_state16_pp0_stage4_iter2_ignore_call261;
wire    ap_block_state21_pp0_stage4_iter3_ignore_call261;
wire    ap_block_pp0_stage4_11001_ignoreCallOp1864;
wire    ap_block_state2_pp0_stage0_iter0_ignore_call555;
wire    ap_block_state7_pp0_stage0_iter1_ignore_call555;
wire    ap_block_state12_pp0_stage0_iter2_ignore_call555;
wire    ap_block_state17_pp0_stage0_iter3_ignore_call555;
wire    ap_block_state22_pp0_stage0_iter4_ignore_call555;
wire    ap_block_pp0_stage0_11001_ignoreCallOp1912;
wire    ap_block_state3_pp0_stage1_iter0_ignore_call849;
wire    ap_block_state8_pp0_stage1_iter1_ignore_call849;
wire    ap_block_state13_pp0_stage1_iter2_ignore_call849;
wire    ap_block_state18_pp0_stage1_iter3_ignore_call849;
wire    ap_block_state23_pp0_stage1_iter4_ignore_call849;
wire    ap_block_pp0_stage1_11001_ignoreCallOp2064;
wire    ap_block_state4_pp0_stage2_iter0_ignore_call1149;
wire    ap_block_state9_pp0_stage2_iter1_ignore_call1149;
wire    ap_block_state14_pp0_stage2_iter2_ignore_call1149;
wire    ap_block_state19_pp0_stage2_iter3_ignore_call1149;
wire    ap_block_state24_pp0_stage2_iter4_ignore_call1149;
wire    ap_block_pp0_stage2_11001_ignoreCallOp2146;
reg   [5:0] grp_sum_engine_fu_5331_t0_V;
reg   [5:0] grp_sum_engine_fu_5331_t1_V;
reg   [5:0] grp_sum_engine_fu_5331_t2_V;
reg   [5:0] grp_sum_engine_fu_5331_t3_V;
reg   [5:0] grp_sum_engine_fu_5331_t4_V;
reg   [5:0] grp_sum_engine_fu_5331_t5_V;
reg   [5:0] grp_sum_engine_fu_5331_t6_V;
reg   [5:0] grp_sum_engine_fu_5331_t7_V;
reg   [5:0] grp_sum_engine_fu_5331_t8_V;
reg    grp_sum_engine_fu_5331_ap_ce;
wire    ap_block_state5_pp0_stage3_iter0_ignore_call303;
wire    ap_block_state10_pp0_stage3_iter1_ignore_call303;
wire    ap_block_state15_pp0_stage3_iter2_ignore_call303;
wire    ap_block_state20_pp0_stage3_iter3_ignore_call303;
wire    ap_block_pp0_stage3_11001_ignoreCallOp1834;
wire    ap_block_state6_pp0_stage4_iter0_ignore_call303;
wire    ap_block_state11_pp0_stage4_iter1_ignore_call303;
wire    ap_block_state16_pp0_stage4_iter2_ignore_call303;
wire    ap_block_state21_pp0_stage4_iter3_ignore_call303;
wire    ap_block_pp0_stage4_11001_ignoreCallOp1865;
wire    ap_block_state2_pp0_stage0_iter0_ignore_call597;
wire    ap_block_state7_pp0_stage0_iter1_ignore_call597;
wire    ap_block_state12_pp0_stage0_iter2_ignore_call597;
wire    ap_block_state17_pp0_stage0_iter3_ignore_call597;
wire    ap_block_state22_pp0_stage0_iter4_ignore_call597;
wire    ap_block_pp0_stage0_11001_ignoreCallOp1916;
wire    ap_block_state3_pp0_stage1_iter0_ignore_call891;
wire    ap_block_state8_pp0_stage1_iter1_ignore_call891;
wire    ap_block_state13_pp0_stage1_iter2_ignore_call891;
wire    ap_block_state18_pp0_stage1_iter3_ignore_call891;
wire    ap_block_state23_pp0_stage1_iter4_ignore_call891;
wire    ap_block_pp0_stage1_11001_ignoreCallOp2070;
wire    ap_block_state4_pp0_stage2_iter0_ignore_call1191;
wire    ap_block_state9_pp0_stage2_iter1_ignore_call1191;
wire    ap_block_state14_pp0_stage2_iter2_ignore_call1191;
wire    ap_block_state19_pp0_stage2_iter3_ignore_call1191;
wire    ap_block_state24_pp0_stage2_iter4_ignore_call1191;
wire    ap_block_pp0_stage2_11001_ignoreCallOp2147;
reg   [5:0] grp_sum_engine_fu_5344_t0_V;
reg   [5:0] grp_sum_engine_fu_5344_t1_V;
reg   [5:0] grp_sum_engine_fu_5344_t2_V;
reg   [5:0] grp_sum_engine_fu_5344_t3_V;
reg   [5:0] grp_sum_engine_fu_5344_t4_V;
reg   [5:0] grp_sum_engine_fu_5344_t5_V;
reg   [5:0] grp_sum_engine_fu_5344_t6_V;
reg   [5:0] grp_sum_engine_fu_5344_t7_V;
reg   [5:0] grp_sum_engine_fu_5344_t8_V;
reg    grp_sum_engine_fu_5344_ap_ce;
wire    ap_block_state5_pp0_stage3_iter0_ignore_call345;
wire    ap_block_state10_pp0_stage3_iter1_ignore_call345;
wire    ap_block_state15_pp0_stage3_iter2_ignore_call345;
wire    ap_block_state20_pp0_stage3_iter3_ignore_call345;
wire    ap_block_pp0_stage3_11001_ignoreCallOp1835;
wire    ap_block_state6_pp0_stage4_iter0_ignore_call345;
wire    ap_block_state11_pp0_stage4_iter1_ignore_call345;
wire    ap_block_state16_pp0_stage4_iter2_ignore_call345;
wire    ap_block_state21_pp0_stage4_iter3_ignore_call345;
wire    ap_block_pp0_stage4_11001_ignoreCallOp1866;
wire    ap_block_state2_pp0_stage0_iter0_ignore_call639;
wire    ap_block_state7_pp0_stage0_iter1_ignore_call639;
wire    ap_block_state12_pp0_stage0_iter2_ignore_call639;
wire    ap_block_state17_pp0_stage0_iter3_ignore_call639;
wire    ap_block_state22_pp0_stage0_iter4_ignore_call639;
wire    ap_block_pp0_stage0_11001_ignoreCallOp1920;
wire    ap_block_state3_pp0_stage1_iter0_ignore_call939;
wire    ap_block_state8_pp0_stage1_iter1_ignore_call939;
wire    ap_block_state13_pp0_stage1_iter2_ignore_call939;
wire    ap_block_state18_pp0_stage1_iter3_ignore_call939;
wire    ap_block_state23_pp0_stage1_iter4_ignore_call939;
wire    ap_block_pp0_stage1_11001_ignoreCallOp2076;
wire    ap_block_state4_pp0_stage2_iter0_ignore_call1233;
wire    ap_block_state9_pp0_stage2_iter1_ignore_call1233;
wire    ap_block_state14_pp0_stage2_iter2_ignore_call1233;
wire    ap_block_state19_pp0_stage2_iter3_ignore_call1233;
wire    ap_block_state24_pp0_stage2_iter4_ignore_call1233;
wire    ap_block_pp0_stage2_11001_ignoreCallOp2148;
reg   [5:0] grp_sum_engine_fu_5357_t0_V;
reg   [5:0] grp_sum_engine_fu_5357_t1_V;
reg   [5:0] grp_sum_engine_fu_5357_t2_V;
reg   [5:0] grp_sum_engine_fu_5357_t3_V;
reg   [5:0] grp_sum_engine_fu_5357_t4_V;
reg   [5:0] grp_sum_engine_fu_5357_t5_V;
reg   [5:0] grp_sum_engine_fu_5357_t6_V;
reg   [5:0] grp_sum_engine_fu_5357_t7_V;
reg   [5:0] grp_sum_engine_fu_5357_t8_V;
reg    grp_sum_engine_fu_5357_ap_ce;
wire    ap_block_state5_pp0_stage3_iter0_ignore_call387;
wire    ap_block_state10_pp0_stage3_iter1_ignore_call387;
wire    ap_block_state15_pp0_stage3_iter2_ignore_call387;
wire    ap_block_state20_pp0_stage3_iter3_ignore_call387;
wire    ap_block_pp0_stage3_11001_ignoreCallOp1836;
wire    ap_block_state6_pp0_stage4_iter0_ignore_call387;
wire    ap_block_state11_pp0_stage4_iter1_ignore_call387;
wire    ap_block_state16_pp0_stage4_iter2_ignore_call387;
wire    ap_block_state21_pp0_stage4_iter3_ignore_call387;
wire    ap_block_pp0_stage4_11001_ignoreCallOp1867;
wire    ap_block_state2_pp0_stage0_iter0_ignore_call681;
wire    ap_block_state7_pp0_stage0_iter1_ignore_call681;
wire    ap_block_state12_pp0_stage0_iter2_ignore_call681;
wire    ap_block_state17_pp0_stage0_iter3_ignore_call681;
wire    ap_block_state22_pp0_stage0_iter4_ignore_call681;
wire    ap_block_pp0_stage0_11001_ignoreCallOp1924;
wire    ap_block_state3_pp0_stage1_iter0_ignore_call981;
wire    ap_block_state8_pp0_stage1_iter1_ignore_call981;
wire    ap_block_state13_pp0_stage1_iter2_ignore_call981;
wire    ap_block_state18_pp0_stage1_iter3_ignore_call981;
wire    ap_block_state23_pp0_stage1_iter4_ignore_call981;
wire    ap_block_pp0_stage1_11001_ignoreCallOp2082;
wire    ap_block_state4_pp0_stage2_iter0_ignore_call1275;
wire    ap_block_state9_pp0_stage2_iter1_ignore_call1275;
wire    ap_block_state14_pp0_stage2_iter2_ignore_call1275;
wire    ap_block_state19_pp0_stage2_iter3_ignore_call1275;
wire    ap_block_state24_pp0_stage2_iter4_ignore_call1275;
wire    ap_block_pp0_stage2_11001_ignoreCallOp2149;
reg   [5:0] grp_sum_engine_fu_5370_t0_V;
reg   [5:0] grp_sum_engine_fu_5370_t1_V;
reg   [5:0] grp_sum_engine_fu_5370_t2_V;
reg   [5:0] grp_sum_engine_fu_5370_t3_V;
reg   [5:0] grp_sum_engine_fu_5370_t4_V;
reg   [5:0] grp_sum_engine_fu_5370_t5_V;
reg   [5:0] grp_sum_engine_fu_5370_t6_V;
reg   [5:0] grp_sum_engine_fu_5370_t7_V;
reg   [5:0] grp_sum_engine_fu_5370_t8_V;
reg    grp_sum_engine_fu_5370_ap_ce;
wire    ap_block_state5_pp0_stage3_iter0_ignore_call429;
wire    ap_block_state10_pp0_stage3_iter1_ignore_call429;
wire    ap_block_state15_pp0_stage3_iter2_ignore_call429;
wire    ap_block_state20_pp0_stage3_iter3_ignore_call429;
wire    ap_block_pp0_stage3_11001_ignoreCallOp1837;
wire    ap_block_state6_pp0_stage4_iter0_ignore_call429;
wire    ap_block_state11_pp0_stage4_iter1_ignore_call429;
wire    ap_block_state16_pp0_stage4_iter2_ignore_call429;
wire    ap_block_state21_pp0_stage4_iter3_ignore_call429;
wire    ap_block_pp0_stage4_11001_ignoreCallOp1868;
wire    ap_block_state2_pp0_stage0_iter0_ignore_call723;
wire    ap_block_state7_pp0_stage0_iter1_ignore_call723;
wire    ap_block_state12_pp0_stage0_iter2_ignore_call723;
wire    ap_block_state17_pp0_stage0_iter3_ignore_call723;
wire    ap_block_state22_pp0_stage0_iter4_ignore_call723;
wire    ap_block_pp0_stage0_11001_ignoreCallOp1928;
wire    ap_block_state3_pp0_stage1_iter0_ignore_call1023;
wire    ap_block_state8_pp0_stage1_iter1_ignore_call1023;
wire    ap_block_state13_pp0_stage1_iter2_ignore_call1023;
wire    ap_block_state18_pp0_stage1_iter3_ignore_call1023;
wire    ap_block_state23_pp0_stage1_iter4_ignore_call1023;
wire    ap_block_pp0_stage1_11001_ignoreCallOp2088;
wire    ap_block_state4_pp0_stage2_iter0_ignore_call1317;
wire    ap_block_state9_pp0_stage2_iter1_ignore_call1317;
wire    ap_block_state14_pp0_stage2_iter2_ignore_call1317;
wire    ap_block_state19_pp0_stage2_iter3_ignore_call1317;
wire    ap_block_state24_pp0_stage2_iter4_ignore_call1317;
wire    ap_block_pp0_stage2_11001_ignoreCallOp2150;
reg   [5:0] ap_phi_mux_indvar_flatten_phi_fu_4517_p4;
wire    ap_block_pp0_stage0;
reg   [2:0] ap_phi_mux_row0_0_phi_fu_4528_p4;
reg   [2:0] ap_phi_mux_col0_0_phi_fu_4539_p4;
reg    grp_compute_engine_64_fu_4546_ap_start_reg;
wire   [63:0] grp_fu_5383_p11;
wire    ap_block_pp0_stage1;
wire    ap_block_pp0_stage2;
wire    ap_block_pp0_stage3;
wire    ap_block_pp0_stage4;
reg    grp_compute_engine_64_fu_4555_ap_start_reg;
wire   [63:0] tmp_5_fu_6195_p11;
reg    grp_compute_engine_64_fu_4564_ap_start_reg;
reg    grp_compute_engine_64_fu_4573_ap_start_reg;
reg    grp_compute_engine_64_fu_4582_ap_start_reg;
reg    grp_compute_engine_64_fu_4591_ap_start_reg;
reg    grp_compute_engine_64_fu_4600_ap_start_reg;
reg    grp_compute_engine_64_fu_4609_ap_start_reg;
reg    grp_compute_engine_64_fu_4618_ap_start_reg;
reg    grp_compute_engine_64_fu_4627_ap_start_reg;
reg    grp_compute_engine_64_fu_4636_ap_start_reg;
reg    grp_compute_engine_64_fu_4645_ap_start_reg;
reg    grp_compute_engine_64_fu_4654_ap_start_reg;
reg    grp_compute_engine_64_fu_4663_ap_start_reg;
reg    grp_compute_engine_64_fu_4672_ap_start_reg;
reg    grp_compute_engine_64_fu_4681_ap_start_reg;
reg    grp_compute_engine_64_fu_4690_ap_start_reg;
reg    grp_compute_engine_64_fu_4699_ap_start_reg;
reg    grp_compute_engine_64_fu_4708_ap_start_reg;
reg    grp_compute_engine_64_fu_4717_ap_start_reg;
reg    grp_compute_engine_64_fu_4726_ap_start_reg;
reg    grp_compute_engine_64_fu_4735_ap_start_reg;
reg    grp_compute_engine_64_fu_4744_ap_start_reg;
reg    grp_compute_engine_64_fu_4753_ap_start_reg;
reg    grp_compute_engine_64_fu_4762_ap_start_reg;
reg    grp_compute_engine_64_fu_4771_ap_start_reg;
reg    grp_compute_engine_64_fu_4780_ap_start_reg;
reg    grp_compute_engine_64_fu_4789_ap_start_reg;
reg    grp_compute_engine_64_fu_4798_ap_start_reg;
reg    grp_compute_engine_64_fu_4807_ap_start_reg;
reg    grp_compute_engine_64_fu_4816_ap_start_reg;
reg    grp_compute_engine_64_fu_4825_ap_start_reg;
reg    grp_compute_engine_64_fu_4855_ap_start_reg;
reg    grp_compute_engine_64_fu_4864_ap_start_reg;
reg    grp_compute_engine_64_fu_4872_ap_start_reg;
reg    grp_compute_engine_64_fu_4881_ap_start_reg;
reg    grp_compute_engine_64_fu_4890_ap_start_reg;
reg    grp_compute_engine_64_fu_4898_ap_start_reg;
reg    grp_compute_engine_64_fu_4907_ap_start_reg;
reg    grp_compute_engine_64_fu_4916_ap_start_reg;
reg    grp_compute_engine_64_fu_4924_ap_start_reg;
reg    grp_compute_engine_64_fu_4933_ap_start_reg;
reg    grp_compute_engine_64_fu_4942_ap_start_reg;
reg    grp_compute_engine_64_fu_4950_ap_start_reg;
reg    grp_compute_engine_64_fu_4959_ap_start_reg;
reg    grp_compute_engine_64_fu_4968_ap_start_reg;
reg    grp_compute_engine_64_fu_4976_ap_start_reg;
reg    grp_compute_engine_64_fu_4985_ap_start_reg;
reg    grp_compute_engine_64_fu_4994_ap_start_reg;
reg    grp_compute_engine_64_fu_5002_ap_start_reg;
reg    grp_compute_engine_64_fu_5011_ap_start_reg;
reg    grp_compute_engine_64_fu_5020_ap_start_reg;
reg    grp_compute_engine_64_fu_5028_ap_start_reg;
reg    grp_compute_engine_64_fu_5037_ap_start_reg;
reg    grp_compute_engine_64_fu_5046_ap_start_reg;
reg    grp_compute_engine_64_fu_5054_ap_start_reg;
reg    grp_compute_engine_64_fu_5063_ap_start_reg;
reg    grp_compute_engine_64_fu_5072_ap_start_reg;
wire   [63:0] zext_ln531_fu_6092_p1;
wire  signed [63:0] sext_ln532_fu_6114_p1;
wire   [63:0] zext_ln534_fu_6133_p1;
wire   [1:0] trunc_ln500_fu_5787_p1;
wire   [2:0] row0_fu_5813_p2;
wire   [3:0] shl_ln_fu_5823_p3;
wire   [3:0] zext_ln510_fu_5819_p1;
wire   [3:0] row_1_fu_5831_p2;
wire   [3:0] row_2_fu_5837_p3;
wire   [0:0] icmp_ln506_fu_5897_p2;
wire   [2:0] add_ln510_fu_5910_p2;
wire   [3:0] shl_ln513_mid1_fu_5920_p3;
wire   [3:0] zext_ln510_1_fu_5916_p1;
wire   [3:0] or_ln513_1_fu_5928_p2;
wire   [3:0] select_ln500_2_fu_5934_p3;
wire   [0:0] icmp_ln538_7_fu_5955_p2;
wire   [0:0] icmp_ln538_fu_5844_p2;
wire   [0:0] icmp_ln538_8_fu_5969_p2;
wire   [0:0] icmp_ln538_1_fu_5850_p2;
wire   [0:0] icmp_ln538_9_fu_5983_p2;
wire   [0:0] icmp_ln538_2_fu_5856_p2;
wire   [0:0] icmp_ln538_10_fu_5997_p2;
wire   [0:0] icmp_ln538_3_fu_5862_p2;
wire   [0:0] icmp_ln538_11_fu_6011_p2;
wire   [0:0] icmp_ln538_4_fu_5868_p2;
wire   [0:0] icmp_ln538_12_fu_6025_p2;
wire   [0:0] icmp_ln538_5_fu_5874_p2;
wire   [0:0] icmp_ln538_13_fu_6039_p2;
wire   [0:0] icmp_ln538_6_fu_5880_p2;
wire   [2:0] select_ln505_fu_5902_p3;
wire   [3:0] shl_ln6_fu_6071_p3;
wire   [3:0] zext_ln511_fu_6067_p1;
wire   [3:0] col_1_fu_6079_p2;
wire   [4:0] zext_ln500_fu_6105_p1;
wire   [4:0] add_ln532_fu_6108_p2;
wire   [4:0] add_ln534_fu_6127_p2;
wire   [63:0] select_ln539_fu_6146_p3;
wire   [63:0] select_ln539_1_fu_6153_p3;
wire   [63:0] select_ln539_2_fu_6160_p3;
wire   [63:0] select_ln539_3_fu_6167_p3;
wire   [63:0] select_ln539_4_fu_6174_p3;
wire   [63:0] select_ln539_5_fu_6181_p3;
wire   [63:0] select_ln538_fu_6259_p3;
wire   [63:0] select_ln538_1_fu_6266_p3;
wire   [63:0] select_ln538_2_fu_6273_p3;
wire   [63:0] select_ln538_3_fu_6280_p3;
wire   [63:0] select_ln538_4_fu_6287_p3;
wire   [63:0] select_ln538_5_fu_6294_p3;
wire   [63:0] select_ln540_fu_6308_p3;
wire   [63:0] select_ln540_1_fu_6315_p3;
wire   [63:0] select_ln540_2_fu_6322_p3;
wire   [63:0] select_ln540_3_fu_6329_p3;
wire   [63:0] select_ln540_4_fu_6336_p3;
wire   [63:0] select_ln540_5_fu_6343_p3;
wire   [6:0] tmp_12_fu_6407_p3;
wire   [7:0] zext_ln531_1_fu_6404_p1;
wire   [7:0] zext_ln531_2_fu_6414_p1;
wire   [7:0] add_ln531_fu_6418_p2;
wire   [7:0] zext_ln531_3_fu_6424_p1;
wire   [7:0] add_ln531_1_fu_6427_p2;
wire  signed [13:0] sext_ln703_190_fu_6447_p0;
wire  signed [14:0] sext_ln703_190_fu_6447_p1;
wire  signed [14:0] sext_ln703_fu_6444_p1;
wire   [14:0] add_ln1192_fu_6451_p2;
wire  signed [13:0] add_ln703_fu_6465_p1;
wire   [13:0] add_ln703_fu_6465_p2;
wire   [0:0] tmp_774_fu_6470_p3;
wire   [0:0] tmp_773_fu_6457_p3;
wire   [0:0] xor_ln786_fu_6478_p2;
wire   [0:0] xor_ln340_fu_6496_p2;
wire   [0:0] xor_ln340_243_fu_6490_p2;
wire   [0:0] and_ln786_fu_6484_p2;
wire   [0:0] or_ln340_fu_6502_p2;
wire   [13:0] select_ln340_fu_6508_p3;
wire   [13:0] select_ln388_fu_6516_p3;
wire  signed [13:0] sext_ln703_192_fu_6535_p0;
wire  signed [14:0] sext_ln703_192_fu_6535_p1;
wire  signed [14:0] sext_ln703_191_fu_6532_p1;
wire   [14:0] add_ln1192_160_fu_6539_p2;
wire  signed [13:0] add_ln703_158_fu_6553_p1;
wire   [13:0] add_ln703_158_fu_6553_p2;
wire   [0:0] tmp_776_fu_6558_p3;
wire   [0:0] tmp_775_fu_6545_p3;
wire   [0:0] xor_ln786_1_fu_6566_p2;
wire   [0:0] xor_ln340_1_fu_6584_p2;
wire   [0:0] xor_ln340_244_fu_6578_p2;
wire   [0:0] and_ln786_258_fu_6572_p2;
wire   [0:0] or_ln340_352_fu_6590_p2;
wire   [13:0] select_ln340_1_fu_6596_p3;
wire   [13:0] select_ln388_1_fu_6604_p3;
wire  signed [13:0] sext_ln703_194_fu_6623_p0;
wire  signed [14:0] sext_ln703_194_fu_6623_p1;
wire  signed [14:0] sext_ln703_193_fu_6620_p1;
wire   [14:0] add_ln1192_161_fu_6627_p2;
wire  signed [13:0] add_ln703_159_fu_6641_p1;
wire   [13:0] add_ln703_159_fu_6641_p2;
wire   [0:0] tmp_778_fu_6646_p3;
wire   [0:0] tmp_777_fu_6633_p3;
wire   [0:0] xor_ln786_2_fu_6654_p2;
wire   [0:0] xor_ln340_2_fu_6672_p2;
wire   [0:0] xor_ln340_245_fu_6666_p2;
wire   [0:0] and_ln786_259_fu_6660_p2;
wire   [0:0] or_ln340_353_fu_6678_p2;
wire   [13:0] select_ln340_2_fu_6684_p3;
wire   [13:0] select_ln388_2_fu_6692_p3;
wire  signed [13:0] sext_ln703_196_fu_6711_p0;
wire  signed [14:0] sext_ln703_196_fu_6711_p1;
wire  signed [14:0] sext_ln703_195_fu_6708_p1;
wire   [14:0] add_ln1192_162_fu_6715_p2;
wire  signed [13:0] add_ln703_160_fu_6729_p1;
wire   [13:0] add_ln703_160_fu_6729_p2;
wire   [0:0] tmp_780_fu_6734_p3;
wire   [0:0] tmp_779_fu_6721_p3;
wire   [0:0] xor_ln786_3_fu_6742_p2;
wire   [0:0] xor_ln340_3_fu_6760_p2;
wire   [0:0] xor_ln340_246_fu_6754_p2;
wire   [0:0] and_ln786_260_fu_6748_p2;
wire   [0:0] or_ln340_354_fu_6766_p2;
wire   [13:0] select_ln340_3_fu_6772_p3;
wire   [13:0] select_ln388_3_fu_6780_p3;
wire  signed [13:0] sext_ln703_198_fu_6799_p0;
wire  signed [14:0] sext_ln703_198_fu_6799_p1;
wire  signed [14:0] sext_ln703_197_fu_6796_p1;
wire   [14:0] add_ln1192_163_fu_6803_p2;
wire  signed [13:0] add_ln703_161_fu_6817_p1;
wire   [13:0] add_ln703_161_fu_6817_p2;
wire   [0:0] tmp_782_fu_6822_p3;
wire   [0:0] tmp_781_fu_6809_p3;
wire   [0:0] xor_ln786_4_fu_6830_p2;
wire   [0:0] xor_ln340_4_fu_6848_p2;
wire   [0:0] xor_ln340_247_fu_6842_p2;
wire   [0:0] and_ln786_261_fu_6836_p2;
wire   [0:0] or_ln340_355_fu_6854_p2;
wire   [13:0] select_ln340_4_fu_6860_p3;
wire   [13:0] select_ln388_4_fu_6868_p3;
wire  signed [13:0] sext_ln703_200_fu_6887_p0;
wire  signed [14:0] sext_ln703_200_fu_6887_p1;
wire  signed [14:0] sext_ln703_199_fu_6884_p1;
wire   [14:0] add_ln1192_164_fu_6891_p2;
wire  signed [13:0] add_ln703_162_fu_6905_p1;
wire   [13:0] add_ln703_162_fu_6905_p2;
wire   [0:0] tmp_784_fu_6910_p3;
wire   [0:0] tmp_783_fu_6897_p3;
wire   [0:0] xor_ln786_5_fu_6918_p2;
wire   [0:0] xor_ln340_5_fu_6936_p2;
wire   [0:0] xor_ln340_248_fu_6930_p2;
wire   [0:0] and_ln786_262_fu_6924_p2;
wire   [0:0] or_ln340_356_fu_6942_p2;
wire   [13:0] select_ln340_5_fu_6948_p3;
wire   [13:0] select_ln388_5_fu_6956_p3;
wire  signed [13:0] sext_ln703_202_fu_6975_p0;
wire  signed [14:0] sext_ln703_202_fu_6975_p1;
wire  signed [14:0] sext_ln703_201_fu_6972_p1;
wire   [14:0] add_ln1192_165_fu_6979_p2;
wire  signed [13:0] add_ln703_163_fu_6993_p1;
wire   [13:0] add_ln703_163_fu_6993_p2;
wire   [0:0] tmp_786_fu_6998_p3;
wire   [0:0] tmp_785_fu_6985_p3;
wire   [0:0] xor_ln786_6_fu_7006_p2;
wire   [0:0] xor_ln340_6_fu_7024_p2;
wire   [0:0] xor_ln340_249_fu_7018_p2;
wire   [0:0] and_ln786_263_fu_7012_p2;
wire   [0:0] or_ln340_357_fu_7030_p2;
wire   [13:0] select_ln340_6_fu_7036_p3;
wire   [13:0] select_ln388_6_fu_7044_p3;
wire  signed [13:0] sext_ln703_204_fu_7063_p0;
wire  signed [14:0] sext_ln703_204_fu_7063_p1;
wire  signed [14:0] sext_ln703_203_fu_7060_p1;
wire   [14:0] add_ln1192_166_fu_7067_p2;
wire  signed [13:0] add_ln703_164_fu_7081_p1;
wire   [13:0] add_ln703_164_fu_7081_p2;
wire   [0:0] tmp_788_fu_7086_p3;
wire   [0:0] tmp_787_fu_7073_p3;
wire   [0:0] xor_ln786_7_fu_7094_p2;
wire   [0:0] xor_ln340_7_fu_7112_p2;
wire   [0:0] xor_ln340_250_fu_7106_p2;
wire   [0:0] and_ln786_264_fu_7100_p2;
wire   [0:0] or_ln340_358_fu_7118_p2;
wire   [13:0] select_ln340_7_fu_7124_p3;
wire   [13:0] select_ln388_7_fu_7132_p3;
wire  signed [13:0] sext_ln703_206_fu_7151_p0;
wire  signed [14:0] sext_ln703_206_fu_7151_p1;
wire  signed [14:0] sext_ln703_205_fu_7148_p1;
wire   [14:0] add_ln1192_167_fu_7155_p2;
wire  signed [13:0] add_ln703_165_fu_7169_p1;
wire   [13:0] add_ln703_165_fu_7169_p2;
wire   [0:0] tmp_790_fu_7174_p3;
wire   [0:0] tmp_789_fu_7161_p3;
wire   [0:0] xor_ln786_8_fu_7182_p2;
wire   [0:0] xor_ln340_8_fu_7200_p2;
wire   [0:0] xor_ln340_251_fu_7194_p2;
wire   [0:0] and_ln786_265_fu_7188_p2;
wire   [0:0] or_ln340_359_fu_7206_p2;
wire   [13:0] select_ln340_8_fu_7212_p3;
wire   [13:0] select_ln388_8_fu_7220_p3;
wire  signed [13:0] sext_ln703_208_fu_7239_p0;
wire  signed [14:0] sext_ln703_208_fu_7239_p1;
wire  signed [14:0] sext_ln703_207_fu_7236_p1;
wire   [14:0] add_ln1192_168_fu_7243_p2;
wire  signed [13:0] add_ln703_166_fu_7257_p1;
wire   [13:0] add_ln703_166_fu_7257_p2;
wire   [0:0] tmp_792_fu_7262_p3;
wire   [0:0] tmp_791_fu_7249_p3;
wire   [0:0] xor_ln786_9_fu_7270_p2;
wire   [0:0] xor_ln340_9_fu_7288_p2;
wire   [0:0] xor_ln340_252_fu_7282_p2;
wire   [0:0] and_ln786_266_fu_7276_p2;
wire   [0:0] or_ln340_360_fu_7294_p2;
wire   [13:0] select_ln340_9_fu_7300_p3;
wire   [13:0] select_ln388_9_fu_7308_p3;
wire  signed [13:0] sext_ln703_210_fu_7327_p0;
wire  signed [14:0] sext_ln703_210_fu_7327_p1;
wire  signed [14:0] sext_ln703_209_fu_7324_p1;
wire   [14:0] add_ln1192_169_fu_7331_p2;
wire  signed [13:0] add_ln703_167_fu_7345_p1;
wire   [13:0] add_ln703_167_fu_7345_p2;
wire   [0:0] tmp_794_fu_7350_p3;
wire   [0:0] tmp_793_fu_7337_p3;
wire   [0:0] xor_ln786_10_fu_7358_p2;
wire   [0:0] xor_ln340_10_fu_7376_p2;
wire   [0:0] xor_ln340_253_fu_7370_p2;
wire   [0:0] and_ln786_267_fu_7364_p2;
wire   [0:0] or_ln340_361_fu_7382_p2;
wire   [13:0] select_ln340_10_fu_7388_p3;
wire   [13:0] select_ln388_10_fu_7396_p3;
wire  signed [13:0] sext_ln703_212_fu_7415_p0;
wire  signed [14:0] sext_ln703_212_fu_7415_p1;
wire  signed [14:0] sext_ln703_211_fu_7412_p1;
wire   [14:0] add_ln1192_170_fu_7419_p2;
wire  signed [13:0] add_ln703_168_fu_7433_p1;
wire   [13:0] add_ln703_168_fu_7433_p2;
wire   [0:0] tmp_796_fu_7438_p3;
wire   [0:0] tmp_795_fu_7425_p3;
wire   [0:0] xor_ln786_11_fu_7446_p2;
wire   [0:0] xor_ln340_11_fu_7464_p2;
wire   [0:0] xor_ln340_254_fu_7458_p2;
wire   [0:0] and_ln786_268_fu_7452_p2;
wire   [0:0] or_ln340_362_fu_7470_p2;
wire   [13:0] select_ln340_11_fu_7476_p3;
wire   [13:0] select_ln388_11_fu_7484_p3;
wire  signed [13:0] sext_ln703_214_fu_7503_p0;
wire  signed [14:0] sext_ln703_214_fu_7503_p1;
wire  signed [14:0] sext_ln703_213_fu_7500_p1;
wire   [14:0] add_ln1192_171_fu_7507_p2;
wire  signed [13:0] add_ln703_169_fu_7521_p1;
wire   [13:0] add_ln703_169_fu_7521_p2;
wire   [0:0] tmp_798_fu_7526_p3;
wire   [0:0] tmp_797_fu_7513_p3;
wire   [0:0] xor_ln786_12_fu_7534_p2;
wire   [0:0] xor_ln340_12_fu_7552_p2;
wire   [0:0] xor_ln340_255_fu_7546_p2;
wire   [0:0] and_ln786_269_fu_7540_p2;
wire   [0:0] or_ln340_363_fu_7558_p2;
wire   [13:0] select_ln340_12_fu_7564_p3;
wire   [13:0] select_ln388_12_fu_7572_p3;
wire  signed [13:0] sext_ln703_216_fu_7591_p0;
wire  signed [14:0] sext_ln703_216_fu_7591_p1;
wire  signed [14:0] sext_ln703_215_fu_7588_p1;
wire   [14:0] add_ln1192_172_fu_7595_p2;
wire  signed [13:0] add_ln703_170_fu_7609_p1;
wire   [13:0] add_ln703_170_fu_7609_p2;
wire   [0:0] tmp_800_fu_7614_p3;
wire   [0:0] tmp_799_fu_7601_p3;
wire   [0:0] xor_ln786_13_fu_7622_p2;
wire   [0:0] xor_ln340_13_fu_7640_p2;
wire   [0:0] xor_ln340_256_fu_7634_p2;
wire   [0:0] and_ln786_270_fu_7628_p2;
wire   [0:0] or_ln340_364_fu_7646_p2;
wire   [13:0] select_ln340_13_fu_7652_p3;
wire   [13:0] select_ln388_13_fu_7660_p3;
wire  signed [13:0] sext_ln703_218_fu_7679_p0;
wire  signed [14:0] sext_ln703_218_fu_7679_p1;
wire  signed [14:0] sext_ln703_217_fu_7676_p1;
wire   [14:0] add_ln1192_173_fu_7683_p2;
wire  signed [13:0] add_ln703_171_fu_7697_p1;
wire   [13:0] add_ln703_171_fu_7697_p2;
wire   [0:0] tmp_802_fu_7702_p3;
wire   [0:0] tmp_801_fu_7689_p3;
wire   [0:0] xor_ln786_14_fu_7710_p2;
wire   [0:0] xor_ln340_14_fu_7728_p2;
wire   [0:0] xor_ln340_257_fu_7722_p2;
wire   [0:0] and_ln786_271_fu_7716_p2;
wire   [0:0] or_ln340_365_fu_7734_p2;
wire   [13:0] select_ln340_14_fu_7740_p3;
wire   [13:0] select_ln388_14_fu_7748_p3;
wire  signed [13:0] sext_ln703_220_fu_7767_p0;
wire  signed [14:0] sext_ln703_220_fu_7767_p1;
wire  signed [14:0] sext_ln703_219_fu_7764_p1;
wire   [14:0] add_ln1192_174_fu_7771_p2;
wire  signed [13:0] add_ln703_172_fu_7785_p1;
wire   [13:0] add_ln703_172_fu_7785_p2;
wire   [0:0] tmp_804_fu_7790_p3;
wire   [0:0] tmp_803_fu_7777_p3;
wire   [0:0] xor_ln786_15_fu_7798_p2;
wire   [0:0] xor_ln340_15_fu_7816_p2;
wire   [0:0] xor_ln340_258_fu_7810_p2;
wire   [0:0] and_ln786_272_fu_7804_p2;
wire   [0:0] or_ln340_366_fu_7822_p2;
wire   [13:0] select_ln340_15_fu_7828_p3;
wire   [13:0] select_ln388_15_fu_7836_p3;
wire  signed [13:0] sext_ln703_222_fu_7855_p0;
wire  signed [14:0] sext_ln703_222_fu_7855_p1;
wire  signed [14:0] sext_ln703_221_fu_7852_p1;
wire   [14:0] add_ln1192_175_fu_7859_p2;
wire  signed [13:0] add_ln703_173_fu_7873_p1;
wire   [13:0] add_ln703_173_fu_7873_p2;
wire   [0:0] tmp_806_fu_7878_p3;
wire   [0:0] tmp_805_fu_7865_p3;
wire   [0:0] xor_ln786_16_fu_7886_p2;
wire   [0:0] xor_ln340_16_fu_7904_p2;
wire   [0:0] xor_ln340_259_fu_7898_p2;
wire   [0:0] and_ln786_273_fu_7892_p2;
wire   [0:0] or_ln340_367_fu_7910_p2;
wire   [13:0] select_ln340_16_fu_7916_p3;
wire   [13:0] select_ln388_16_fu_7924_p3;
wire  signed [13:0] sext_ln703_224_fu_7943_p0;
wire  signed [14:0] sext_ln703_224_fu_7943_p1;
wire  signed [14:0] sext_ln703_223_fu_7940_p1;
wire   [14:0] add_ln1192_176_fu_7947_p2;
wire  signed [13:0] add_ln703_174_fu_7961_p1;
wire   [13:0] add_ln703_174_fu_7961_p2;
wire   [0:0] tmp_808_fu_7966_p3;
wire   [0:0] tmp_807_fu_7953_p3;
wire   [0:0] xor_ln786_17_fu_7974_p2;
wire   [0:0] xor_ln340_17_fu_7992_p2;
wire   [0:0] xor_ln340_260_fu_7986_p2;
wire   [0:0] and_ln786_274_fu_7980_p2;
wire   [0:0] or_ln340_368_fu_7998_p2;
wire   [13:0] select_ln340_17_fu_8004_p3;
wire   [13:0] select_ln388_17_fu_8012_p3;
wire  signed [13:0] sext_ln703_226_fu_8031_p0;
wire  signed [14:0] sext_ln703_226_fu_8031_p1;
wire  signed [14:0] sext_ln703_225_fu_8028_p1;
wire   [14:0] add_ln1192_177_fu_8035_p2;
wire  signed [13:0] add_ln703_175_fu_8049_p1;
wire   [13:0] add_ln703_175_fu_8049_p2;
wire   [0:0] tmp_810_fu_8054_p3;
wire   [0:0] tmp_809_fu_8041_p3;
wire   [0:0] xor_ln786_18_fu_8062_p2;
wire   [0:0] xor_ln340_18_fu_8080_p2;
wire   [0:0] xor_ln340_261_fu_8074_p2;
wire   [0:0] and_ln786_275_fu_8068_p2;
wire   [0:0] or_ln340_369_fu_8086_p2;
wire   [13:0] select_ln340_18_fu_8092_p3;
wire   [13:0] select_ln388_18_fu_8100_p3;
wire  signed [13:0] sext_ln703_228_fu_8119_p0;
wire  signed [14:0] sext_ln703_228_fu_8119_p1;
wire  signed [14:0] sext_ln703_227_fu_8116_p1;
wire   [14:0] add_ln1192_178_fu_8123_p2;
wire  signed [13:0] add_ln703_176_fu_8137_p1;
wire   [13:0] add_ln703_176_fu_8137_p2;
wire   [0:0] tmp_812_fu_8142_p3;
wire   [0:0] tmp_811_fu_8129_p3;
wire   [0:0] xor_ln786_19_fu_8150_p2;
wire   [0:0] xor_ln340_19_fu_8168_p2;
wire   [0:0] xor_ln340_262_fu_8162_p2;
wire   [0:0] and_ln786_276_fu_8156_p2;
wire   [0:0] or_ln340_370_fu_8174_p2;
wire   [13:0] select_ln340_19_fu_8180_p3;
wire   [13:0] select_ln388_19_fu_8188_p3;
wire  signed [13:0] sext_ln703_230_fu_8207_p0;
wire  signed [14:0] sext_ln703_230_fu_8207_p1;
wire  signed [14:0] sext_ln703_229_fu_8204_p1;
wire   [14:0] add_ln1192_179_fu_8211_p2;
wire  signed [13:0] add_ln703_177_fu_8225_p1;
wire   [13:0] add_ln703_177_fu_8225_p2;
wire   [0:0] tmp_814_fu_8230_p3;
wire   [0:0] tmp_813_fu_8217_p3;
wire   [0:0] xor_ln786_20_fu_8238_p2;
wire   [0:0] xor_ln340_20_fu_8256_p2;
wire   [0:0] xor_ln340_263_fu_8250_p2;
wire   [0:0] and_ln786_277_fu_8244_p2;
wire   [0:0] or_ln340_371_fu_8262_p2;
wire   [13:0] select_ln340_20_fu_8268_p3;
wire   [13:0] select_ln388_20_fu_8276_p3;
wire  signed [13:0] sext_ln703_232_fu_8295_p0;
wire  signed [14:0] sext_ln703_232_fu_8295_p1;
wire  signed [14:0] sext_ln703_231_fu_8292_p1;
wire   [14:0] add_ln1192_180_fu_8299_p2;
wire  signed [13:0] add_ln703_178_fu_8313_p1;
wire   [13:0] add_ln703_178_fu_8313_p2;
wire   [0:0] tmp_816_fu_8318_p3;
wire   [0:0] tmp_815_fu_8305_p3;
wire   [0:0] xor_ln786_21_fu_8326_p2;
wire   [0:0] xor_ln340_21_fu_8344_p2;
wire   [0:0] xor_ln340_264_fu_8338_p2;
wire   [0:0] and_ln786_278_fu_8332_p2;
wire   [0:0] or_ln340_372_fu_8350_p2;
wire   [13:0] select_ln340_21_fu_8356_p3;
wire   [13:0] select_ln388_21_fu_8364_p3;
wire  signed [13:0] sext_ln703_234_fu_8383_p0;
wire  signed [14:0] sext_ln703_234_fu_8383_p1;
wire  signed [14:0] sext_ln703_233_fu_8380_p1;
wire   [14:0] add_ln1192_181_fu_8387_p2;
wire  signed [13:0] add_ln703_179_fu_8401_p1;
wire   [13:0] add_ln703_179_fu_8401_p2;
wire   [0:0] tmp_818_fu_8406_p3;
wire   [0:0] tmp_817_fu_8393_p3;
wire   [0:0] xor_ln786_22_fu_8414_p2;
wire   [0:0] xor_ln340_22_fu_8432_p2;
wire   [0:0] xor_ln340_265_fu_8426_p2;
wire   [0:0] and_ln786_279_fu_8420_p2;
wire   [0:0] or_ln340_373_fu_8438_p2;
wire   [13:0] select_ln340_22_fu_8444_p3;
wire   [13:0] select_ln388_22_fu_8452_p3;
wire  signed [13:0] sext_ln703_236_fu_8471_p0;
wire  signed [14:0] sext_ln703_236_fu_8471_p1;
wire  signed [14:0] sext_ln703_235_fu_8468_p1;
wire   [14:0] add_ln1192_182_fu_8475_p2;
wire  signed [13:0] add_ln703_180_fu_8489_p1;
wire   [13:0] add_ln703_180_fu_8489_p2;
wire   [0:0] tmp_820_fu_8494_p3;
wire   [0:0] tmp_819_fu_8481_p3;
wire   [0:0] xor_ln786_23_fu_8502_p2;
wire   [0:0] xor_ln340_23_fu_8520_p2;
wire   [0:0] xor_ln340_266_fu_8514_p2;
wire   [0:0] and_ln786_280_fu_8508_p2;
wire   [0:0] or_ln340_374_fu_8526_p2;
wire   [13:0] select_ln340_23_fu_8532_p3;
wire   [13:0] select_ln388_23_fu_8540_p3;
wire  signed [13:0] sext_ln703_238_fu_8559_p0;
wire  signed [14:0] sext_ln703_238_fu_8559_p1;
wire  signed [14:0] sext_ln703_237_fu_8556_p1;
wire   [14:0] add_ln1192_183_fu_8563_p2;
wire  signed [13:0] add_ln703_181_fu_8577_p1;
wire   [13:0] add_ln703_181_fu_8577_p2;
wire   [0:0] tmp_822_fu_8582_p3;
wire   [0:0] tmp_821_fu_8569_p3;
wire   [0:0] xor_ln786_24_fu_8590_p2;
wire   [0:0] xor_ln340_24_fu_8608_p2;
wire   [0:0] xor_ln340_267_fu_8602_p2;
wire   [0:0] and_ln786_281_fu_8596_p2;
wire   [0:0] or_ln340_375_fu_8614_p2;
wire   [13:0] select_ln340_24_fu_8620_p3;
wire   [13:0] select_ln388_24_fu_8628_p3;
wire  signed [13:0] sext_ln703_240_fu_8647_p0;
wire  signed [14:0] sext_ln703_240_fu_8647_p1;
wire  signed [14:0] sext_ln703_239_fu_8644_p1;
wire   [14:0] add_ln1192_184_fu_8651_p2;
wire  signed [13:0] add_ln703_182_fu_8665_p1;
wire   [13:0] add_ln703_182_fu_8665_p2;
wire   [0:0] tmp_824_fu_8670_p3;
wire   [0:0] tmp_823_fu_8657_p3;
wire   [0:0] xor_ln786_25_fu_8678_p2;
wire   [0:0] xor_ln340_25_fu_8696_p2;
wire   [0:0] xor_ln340_268_fu_8690_p2;
wire   [0:0] and_ln786_282_fu_8684_p2;
wire   [0:0] or_ln340_376_fu_8702_p2;
wire   [13:0] select_ln340_25_fu_8708_p3;
wire   [13:0] select_ln388_25_fu_8716_p3;
wire  signed [13:0] sext_ln703_242_fu_8735_p0;
wire  signed [14:0] sext_ln703_242_fu_8735_p1;
wire  signed [14:0] sext_ln703_241_fu_8732_p1;
wire   [14:0] add_ln1192_185_fu_8739_p2;
wire  signed [13:0] add_ln703_183_fu_8753_p1;
wire   [13:0] add_ln703_183_fu_8753_p2;
wire   [0:0] tmp_826_fu_8758_p3;
wire   [0:0] tmp_825_fu_8745_p3;
wire   [0:0] xor_ln786_26_fu_8766_p2;
wire   [0:0] xor_ln340_26_fu_8784_p2;
wire   [0:0] xor_ln340_269_fu_8778_p2;
wire   [0:0] and_ln786_283_fu_8772_p2;
wire   [0:0] or_ln340_377_fu_8790_p2;
wire   [13:0] select_ln340_26_fu_8796_p3;
wire   [13:0] select_ln388_26_fu_8804_p3;
wire  signed [13:0] sext_ln703_244_fu_8823_p0;
wire  signed [14:0] sext_ln703_244_fu_8823_p1;
wire  signed [14:0] sext_ln703_243_fu_8820_p1;
wire   [14:0] add_ln1192_186_fu_8827_p2;
wire  signed [13:0] add_ln703_184_fu_8841_p1;
wire   [13:0] add_ln703_184_fu_8841_p2;
wire   [0:0] tmp_828_fu_8846_p3;
wire   [0:0] tmp_827_fu_8833_p3;
wire   [0:0] xor_ln786_27_fu_8854_p2;
wire   [0:0] xor_ln340_27_fu_8872_p2;
wire   [0:0] xor_ln340_270_fu_8866_p2;
wire   [0:0] and_ln786_284_fu_8860_p2;
wire   [0:0] or_ln340_378_fu_8878_p2;
wire   [13:0] select_ln340_27_fu_8884_p3;
wire   [13:0] select_ln388_27_fu_8892_p3;
wire  signed [13:0] sext_ln703_246_fu_8911_p0;
wire  signed [14:0] sext_ln703_246_fu_8911_p1;
wire  signed [14:0] sext_ln703_245_fu_8908_p1;
wire   [14:0] add_ln1192_187_fu_8915_p2;
wire  signed [13:0] add_ln703_185_fu_8929_p1;
wire   [13:0] add_ln703_185_fu_8929_p2;
wire   [0:0] tmp_830_fu_8934_p3;
wire   [0:0] tmp_829_fu_8921_p3;
wire   [0:0] xor_ln786_28_fu_8942_p2;
wire   [0:0] xor_ln340_28_fu_8960_p2;
wire   [0:0] xor_ln340_271_fu_8954_p2;
wire   [0:0] and_ln786_285_fu_8948_p2;
wire   [0:0] or_ln340_379_fu_8966_p2;
wire   [13:0] select_ln340_28_fu_8972_p3;
wire   [13:0] select_ln388_28_fu_8980_p3;
wire  signed [13:0] sext_ln703_248_fu_8999_p0;
wire  signed [14:0] sext_ln703_248_fu_8999_p1;
wire  signed [14:0] sext_ln703_247_fu_8996_p1;
wire   [14:0] add_ln1192_188_fu_9003_p2;
wire  signed [13:0] add_ln703_186_fu_9017_p1;
wire   [13:0] add_ln703_186_fu_9017_p2;
wire   [0:0] tmp_832_fu_9022_p3;
wire   [0:0] tmp_831_fu_9009_p3;
wire   [0:0] xor_ln786_29_fu_9030_p2;
wire   [0:0] xor_ln340_29_fu_9048_p2;
wire   [0:0] xor_ln340_272_fu_9042_p2;
wire   [0:0] and_ln786_286_fu_9036_p2;
wire   [0:0] or_ln340_380_fu_9054_p2;
wire   [13:0] select_ln340_29_fu_9060_p3;
wire   [13:0] select_ln388_29_fu_9068_p3;
wire  signed [13:0] sext_ln703_250_fu_9087_p0;
wire  signed [14:0] sext_ln703_250_fu_9087_p1;
wire  signed [14:0] sext_ln703_249_fu_9084_p1;
wire   [14:0] add_ln1192_189_fu_9091_p2;
wire  signed [13:0] add_ln703_187_fu_9105_p1;
wire   [13:0] add_ln703_187_fu_9105_p2;
wire   [0:0] tmp_834_fu_9110_p3;
wire   [0:0] tmp_833_fu_9097_p3;
wire   [0:0] xor_ln786_30_fu_9118_p2;
wire   [0:0] xor_ln340_30_fu_9136_p2;
wire   [0:0] xor_ln340_273_fu_9130_p2;
wire   [0:0] and_ln786_287_fu_9124_p2;
wire   [0:0] or_ln340_381_fu_9142_p2;
wire   [13:0] select_ln340_30_fu_9148_p3;
wire   [13:0] select_ln388_30_fu_9156_p3;
wire  signed [13:0] sext_ln703_252_fu_9175_p0;
wire  signed [14:0] sext_ln703_252_fu_9175_p1;
wire  signed [14:0] sext_ln703_251_fu_9172_p1;
wire   [14:0] add_ln1192_190_fu_9179_p2;
wire  signed [13:0] add_ln703_188_fu_9193_p1;
wire   [13:0] add_ln703_188_fu_9193_p2;
wire   [0:0] tmp_836_fu_9198_p3;
wire   [0:0] tmp_835_fu_9185_p3;
wire   [0:0] xor_ln786_31_fu_9206_p2;
wire   [0:0] xor_ln340_31_fu_9224_p2;
wire   [0:0] xor_ln340_274_fu_9218_p2;
wire   [0:0] and_ln786_288_fu_9212_p2;
wire   [0:0] or_ln340_382_fu_9230_p2;
wire   [13:0] select_ln340_31_fu_9236_p3;
wire   [13:0] select_ln388_31_fu_9244_p3;
wire    ap_CS_fsm_state25;
reg   [6:0] ap_NS_fsm;
wire    ap_block_pp0_stage1_subdone;
wire    ap_block_pp0_stage3_subdone;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_condition_10355;
reg    ap_condition_10359;
reg    ap_condition_10363;
reg    ap_condition_10367;
reg    ap_condition_10371;
reg    ap_condition_5006;
reg    ap_condition_5011;
reg    ap_condition_5017;
reg    ap_condition_5022;
reg    ap_condition_4991;

// power-on initialization
initial begin
#0 ap_CS_fsm = 7'd1;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 grp_compute_engine_64_fu_4546_ap_start_reg = 1'b0;
#0 grp_compute_engine_64_fu_4555_ap_start_reg = 1'b0;
#0 grp_compute_engine_64_fu_4564_ap_start_reg = 1'b0;
#0 grp_compute_engine_64_fu_4573_ap_start_reg = 1'b0;
#0 grp_compute_engine_64_fu_4582_ap_start_reg = 1'b0;
#0 grp_compute_engine_64_fu_4591_ap_start_reg = 1'b0;
#0 grp_compute_engine_64_fu_4600_ap_start_reg = 1'b0;
#0 grp_compute_engine_64_fu_4609_ap_start_reg = 1'b0;
#0 grp_compute_engine_64_fu_4618_ap_start_reg = 1'b0;
#0 grp_compute_engine_64_fu_4627_ap_start_reg = 1'b0;
#0 grp_compute_engine_64_fu_4636_ap_start_reg = 1'b0;
#0 grp_compute_engine_64_fu_4645_ap_start_reg = 1'b0;
#0 grp_compute_engine_64_fu_4654_ap_start_reg = 1'b0;
#0 grp_compute_engine_64_fu_4663_ap_start_reg = 1'b0;
#0 grp_compute_engine_64_fu_4672_ap_start_reg = 1'b0;
#0 grp_compute_engine_64_fu_4681_ap_start_reg = 1'b0;
#0 grp_compute_engine_64_fu_4690_ap_start_reg = 1'b0;
#0 grp_compute_engine_64_fu_4699_ap_start_reg = 1'b0;
#0 grp_compute_engine_64_fu_4708_ap_start_reg = 1'b0;
#0 grp_compute_engine_64_fu_4717_ap_start_reg = 1'b0;
#0 grp_compute_engine_64_fu_4726_ap_start_reg = 1'b0;
#0 grp_compute_engine_64_fu_4735_ap_start_reg = 1'b0;
#0 grp_compute_engine_64_fu_4744_ap_start_reg = 1'b0;
#0 grp_compute_engine_64_fu_4753_ap_start_reg = 1'b0;
#0 grp_compute_engine_64_fu_4762_ap_start_reg = 1'b0;
#0 grp_compute_engine_64_fu_4771_ap_start_reg = 1'b0;
#0 grp_compute_engine_64_fu_4780_ap_start_reg = 1'b0;
#0 grp_compute_engine_64_fu_4789_ap_start_reg = 1'b0;
#0 grp_compute_engine_64_fu_4798_ap_start_reg = 1'b0;
#0 grp_compute_engine_64_fu_4807_ap_start_reg = 1'b0;
#0 grp_compute_engine_64_fu_4816_ap_start_reg = 1'b0;
#0 grp_compute_engine_64_fu_4825_ap_start_reg = 1'b0;
#0 grp_compute_engine_64_fu_4855_ap_start_reg = 1'b0;
#0 grp_compute_engine_64_fu_4864_ap_start_reg = 1'b0;
#0 grp_compute_engine_64_fu_4872_ap_start_reg = 1'b0;
#0 grp_compute_engine_64_fu_4881_ap_start_reg = 1'b0;
#0 grp_compute_engine_64_fu_4890_ap_start_reg = 1'b0;
#0 grp_compute_engine_64_fu_4898_ap_start_reg = 1'b0;
#0 grp_compute_engine_64_fu_4907_ap_start_reg = 1'b0;
#0 grp_compute_engine_64_fu_4916_ap_start_reg = 1'b0;
#0 grp_compute_engine_64_fu_4924_ap_start_reg = 1'b0;
#0 grp_compute_engine_64_fu_4933_ap_start_reg = 1'b0;
#0 grp_compute_engine_64_fu_4942_ap_start_reg = 1'b0;
#0 grp_compute_engine_64_fu_4950_ap_start_reg = 1'b0;
#0 grp_compute_engine_64_fu_4959_ap_start_reg = 1'b0;
#0 grp_compute_engine_64_fu_4968_ap_start_reg = 1'b0;
#0 grp_compute_engine_64_fu_4976_ap_start_reg = 1'b0;
#0 grp_compute_engine_64_fu_4985_ap_start_reg = 1'b0;
#0 grp_compute_engine_64_fu_4994_ap_start_reg = 1'b0;
#0 grp_compute_engine_64_fu_5002_ap_start_reg = 1'b0;
#0 grp_compute_engine_64_fu_5011_ap_start_reg = 1'b0;
#0 grp_compute_engine_64_fu_5020_ap_start_reg = 1'b0;
#0 grp_compute_engine_64_fu_5028_ap_start_reg = 1'b0;
#0 grp_compute_engine_64_fu_5037_ap_start_reg = 1'b0;
#0 grp_compute_engine_64_fu_5046_ap_start_reg = 1'b0;
#0 grp_compute_engine_64_fu_5054_ap_start_reg = 1'b0;
#0 grp_compute_engine_64_fu_5063_ap_start_reg = 1'b0;
#0 grp_compute_engine_64_fu_5072_ap_start_reg = 1'b0;
end

compute_engine_64 grp_compute_engine_64_fu_4546(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_compute_engine_64_fu_4546_ap_start),
    .ap_done(grp_compute_engine_64_fu_4546_ap_done),
    .ap_idle(grp_compute_engine_64_fu_4546_ap_idle),
    .ap_ready(grp_compute_engine_64_fu_4546_ap_ready),
    .ap_ce(1'b1),
    .b_V(grp_compute_engine_64_fu_4546_b_V),
    .w_V(grp_compute_engine_64_fu_4546_w_V),
    .ap_return(grp_compute_engine_64_fu_4546_ap_return)
);

compute_engine_64 grp_compute_engine_64_fu_4555(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_compute_engine_64_fu_4555_ap_start),
    .ap_done(grp_compute_engine_64_fu_4555_ap_done),
    .ap_idle(grp_compute_engine_64_fu_4555_ap_idle),
    .ap_ready(grp_compute_engine_64_fu_4555_ap_ready),
    .ap_ce(1'b1),
    .b_V(grp_compute_engine_64_fu_4555_b_V),
    .w_V(grp_compute_engine_64_fu_4555_w_V),
    .ap_return(grp_compute_engine_64_fu_4555_ap_return)
);

compute_engine_64 grp_compute_engine_64_fu_4564(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_compute_engine_64_fu_4564_ap_start),
    .ap_done(grp_compute_engine_64_fu_4564_ap_done),
    .ap_idle(grp_compute_engine_64_fu_4564_ap_idle),
    .ap_ready(grp_compute_engine_64_fu_4564_ap_ready),
    .ap_ce(1'b1),
    .b_V(grp_compute_engine_64_fu_4564_b_V),
    .w_V(grp_compute_engine_64_fu_4564_w_V),
    .ap_return(grp_compute_engine_64_fu_4564_ap_return)
);

compute_engine_64 grp_compute_engine_64_fu_4573(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_compute_engine_64_fu_4573_ap_start),
    .ap_done(grp_compute_engine_64_fu_4573_ap_done),
    .ap_idle(grp_compute_engine_64_fu_4573_ap_idle),
    .ap_ready(grp_compute_engine_64_fu_4573_ap_ready),
    .ap_ce(1'b1),
    .b_V(grp_compute_engine_64_fu_4573_b_V),
    .w_V(grp_compute_engine_64_fu_4573_w_V),
    .ap_return(grp_compute_engine_64_fu_4573_ap_return)
);

compute_engine_64 grp_compute_engine_64_fu_4582(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_compute_engine_64_fu_4582_ap_start),
    .ap_done(grp_compute_engine_64_fu_4582_ap_done),
    .ap_idle(grp_compute_engine_64_fu_4582_ap_idle),
    .ap_ready(grp_compute_engine_64_fu_4582_ap_ready),
    .ap_ce(1'b1),
    .b_V(grp_compute_engine_64_fu_4582_b_V),
    .w_V(grp_compute_engine_64_fu_4582_w_V),
    .ap_return(grp_compute_engine_64_fu_4582_ap_return)
);

compute_engine_64 grp_compute_engine_64_fu_4591(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_compute_engine_64_fu_4591_ap_start),
    .ap_done(grp_compute_engine_64_fu_4591_ap_done),
    .ap_idle(grp_compute_engine_64_fu_4591_ap_idle),
    .ap_ready(grp_compute_engine_64_fu_4591_ap_ready),
    .ap_ce(1'b1),
    .b_V(grp_compute_engine_64_fu_4591_b_V),
    .w_V(grp_compute_engine_64_fu_4591_w_V),
    .ap_return(grp_compute_engine_64_fu_4591_ap_return)
);

compute_engine_64 grp_compute_engine_64_fu_4600(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_compute_engine_64_fu_4600_ap_start),
    .ap_done(grp_compute_engine_64_fu_4600_ap_done),
    .ap_idle(grp_compute_engine_64_fu_4600_ap_idle),
    .ap_ready(grp_compute_engine_64_fu_4600_ap_ready),
    .ap_ce(1'b1),
    .b_V(grp_compute_engine_64_fu_4600_b_V),
    .w_V(grp_compute_engine_64_fu_4600_w_V),
    .ap_return(grp_compute_engine_64_fu_4600_ap_return)
);

compute_engine_64 grp_compute_engine_64_fu_4609(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_compute_engine_64_fu_4609_ap_start),
    .ap_done(grp_compute_engine_64_fu_4609_ap_done),
    .ap_idle(grp_compute_engine_64_fu_4609_ap_idle),
    .ap_ready(grp_compute_engine_64_fu_4609_ap_ready),
    .ap_ce(1'b1),
    .b_V(grp_compute_engine_64_fu_4609_b_V),
    .w_V(grp_compute_engine_64_fu_4609_w_V),
    .ap_return(grp_compute_engine_64_fu_4609_ap_return)
);

compute_engine_64 grp_compute_engine_64_fu_4618(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_compute_engine_64_fu_4618_ap_start),
    .ap_done(grp_compute_engine_64_fu_4618_ap_done),
    .ap_idle(grp_compute_engine_64_fu_4618_ap_idle),
    .ap_ready(grp_compute_engine_64_fu_4618_ap_ready),
    .ap_ce(1'b1),
    .b_V(grp_compute_engine_64_fu_4618_b_V),
    .w_V(grp_compute_engine_64_fu_4618_w_V),
    .ap_return(grp_compute_engine_64_fu_4618_ap_return)
);

compute_engine_64 grp_compute_engine_64_fu_4627(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_compute_engine_64_fu_4627_ap_start),
    .ap_done(grp_compute_engine_64_fu_4627_ap_done),
    .ap_idle(grp_compute_engine_64_fu_4627_ap_idle),
    .ap_ready(grp_compute_engine_64_fu_4627_ap_ready),
    .ap_ce(1'b1),
    .b_V(grp_compute_engine_64_fu_4627_b_V),
    .w_V(grp_compute_engine_64_fu_4627_w_V),
    .ap_return(grp_compute_engine_64_fu_4627_ap_return)
);

compute_engine_64 grp_compute_engine_64_fu_4636(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_compute_engine_64_fu_4636_ap_start),
    .ap_done(grp_compute_engine_64_fu_4636_ap_done),
    .ap_idle(grp_compute_engine_64_fu_4636_ap_idle),
    .ap_ready(grp_compute_engine_64_fu_4636_ap_ready),
    .ap_ce(1'b1),
    .b_V(grp_compute_engine_64_fu_4636_b_V),
    .w_V(grp_compute_engine_64_fu_4636_w_V),
    .ap_return(grp_compute_engine_64_fu_4636_ap_return)
);

compute_engine_64 grp_compute_engine_64_fu_4645(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_compute_engine_64_fu_4645_ap_start),
    .ap_done(grp_compute_engine_64_fu_4645_ap_done),
    .ap_idle(grp_compute_engine_64_fu_4645_ap_idle),
    .ap_ready(grp_compute_engine_64_fu_4645_ap_ready),
    .ap_ce(1'b1),
    .b_V(grp_compute_engine_64_fu_4645_b_V),
    .w_V(grp_compute_engine_64_fu_4645_w_V),
    .ap_return(grp_compute_engine_64_fu_4645_ap_return)
);

compute_engine_64 grp_compute_engine_64_fu_4654(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_compute_engine_64_fu_4654_ap_start),
    .ap_done(grp_compute_engine_64_fu_4654_ap_done),
    .ap_idle(grp_compute_engine_64_fu_4654_ap_idle),
    .ap_ready(grp_compute_engine_64_fu_4654_ap_ready),
    .ap_ce(1'b1),
    .b_V(grp_compute_engine_64_fu_4654_b_V),
    .w_V(grp_compute_engine_64_fu_4654_w_V),
    .ap_return(grp_compute_engine_64_fu_4654_ap_return)
);

compute_engine_64 grp_compute_engine_64_fu_4663(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_compute_engine_64_fu_4663_ap_start),
    .ap_done(grp_compute_engine_64_fu_4663_ap_done),
    .ap_idle(grp_compute_engine_64_fu_4663_ap_idle),
    .ap_ready(grp_compute_engine_64_fu_4663_ap_ready),
    .ap_ce(1'b1),
    .b_V(grp_compute_engine_64_fu_4663_b_V),
    .w_V(grp_compute_engine_64_fu_4663_w_V),
    .ap_return(grp_compute_engine_64_fu_4663_ap_return)
);

compute_engine_64 grp_compute_engine_64_fu_4672(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_compute_engine_64_fu_4672_ap_start),
    .ap_done(grp_compute_engine_64_fu_4672_ap_done),
    .ap_idle(grp_compute_engine_64_fu_4672_ap_idle),
    .ap_ready(grp_compute_engine_64_fu_4672_ap_ready),
    .ap_ce(1'b1),
    .b_V(grp_compute_engine_64_fu_4672_b_V),
    .w_V(grp_compute_engine_64_fu_4672_w_V),
    .ap_return(grp_compute_engine_64_fu_4672_ap_return)
);

compute_engine_64 grp_compute_engine_64_fu_4681(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_compute_engine_64_fu_4681_ap_start),
    .ap_done(grp_compute_engine_64_fu_4681_ap_done),
    .ap_idle(grp_compute_engine_64_fu_4681_ap_idle),
    .ap_ready(grp_compute_engine_64_fu_4681_ap_ready),
    .ap_ce(1'b1),
    .b_V(grp_compute_engine_64_fu_4681_b_V),
    .w_V(grp_compute_engine_64_fu_4681_w_V),
    .ap_return(grp_compute_engine_64_fu_4681_ap_return)
);

compute_engine_64 grp_compute_engine_64_fu_4690(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_compute_engine_64_fu_4690_ap_start),
    .ap_done(grp_compute_engine_64_fu_4690_ap_done),
    .ap_idle(grp_compute_engine_64_fu_4690_ap_idle),
    .ap_ready(grp_compute_engine_64_fu_4690_ap_ready),
    .ap_ce(1'b1),
    .b_V(grp_compute_engine_64_fu_4690_b_V),
    .w_V(grp_compute_engine_64_fu_4690_w_V),
    .ap_return(grp_compute_engine_64_fu_4690_ap_return)
);

compute_engine_64 grp_compute_engine_64_fu_4699(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_compute_engine_64_fu_4699_ap_start),
    .ap_done(grp_compute_engine_64_fu_4699_ap_done),
    .ap_idle(grp_compute_engine_64_fu_4699_ap_idle),
    .ap_ready(grp_compute_engine_64_fu_4699_ap_ready),
    .ap_ce(1'b1),
    .b_V(grp_compute_engine_64_fu_4699_b_V),
    .w_V(grp_compute_engine_64_fu_4699_w_V),
    .ap_return(grp_compute_engine_64_fu_4699_ap_return)
);

compute_engine_64 grp_compute_engine_64_fu_4708(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_compute_engine_64_fu_4708_ap_start),
    .ap_done(grp_compute_engine_64_fu_4708_ap_done),
    .ap_idle(grp_compute_engine_64_fu_4708_ap_idle),
    .ap_ready(grp_compute_engine_64_fu_4708_ap_ready),
    .ap_ce(1'b1),
    .b_V(grp_compute_engine_64_fu_4708_b_V),
    .w_V(grp_compute_engine_64_fu_4708_w_V),
    .ap_return(grp_compute_engine_64_fu_4708_ap_return)
);

compute_engine_64 grp_compute_engine_64_fu_4717(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_compute_engine_64_fu_4717_ap_start),
    .ap_done(grp_compute_engine_64_fu_4717_ap_done),
    .ap_idle(grp_compute_engine_64_fu_4717_ap_idle),
    .ap_ready(grp_compute_engine_64_fu_4717_ap_ready),
    .ap_ce(1'b1),
    .b_V(grp_compute_engine_64_fu_4717_b_V),
    .w_V(grp_compute_engine_64_fu_4717_w_V),
    .ap_return(grp_compute_engine_64_fu_4717_ap_return)
);

compute_engine_64 grp_compute_engine_64_fu_4726(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_compute_engine_64_fu_4726_ap_start),
    .ap_done(grp_compute_engine_64_fu_4726_ap_done),
    .ap_idle(grp_compute_engine_64_fu_4726_ap_idle),
    .ap_ready(grp_compute_engine_64_fu_4726_ap_ready),
    .ap_ce(1'b1),
    .b_V(grp_compute_engine_64_fu_4726_b_V),
    .w_V(grp_compute_engine_64_fu_4726_w_V),
    .ap_return(grp_compute_engine_64_fu_4726_ap_return)
);

compute_engine_64 grp_compute_engine_64_fu_4735(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_compute_engine_64_fu_4735_ap_start),
    .ap_done(grp_compute_engine_64_fu_4735_ap_done),
    .ap_idle(grp_compute_engine_64_fu_4735_ap_idle),
    .ap_ready(grp_compute_engine_64_fu_4735_ap_ready),
    .ap_ce(1'b1),
    .b_V(grp_compute_engine_64_fu_4735_b_V),
    .w_V(grp_compute_engine_64_fu_4735_w_V),
    .ap_return(grp_compute_engine_64_fu_4735_ap_return)
);

compute_engine_64 grp_compute_engine_64_fu_4744(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_compute_engine_64_fu_4744_ap_start),
    .ap_done(grp_compute_engine_64_fu_4744_ap_done),
    .ap_idle(grp_compute_engine_64_fu_4744_ap_idle),
    .ap_ready(grp_compute_engine_64_fu_4744_ap_ready),
    .ap_ce(1'b1),
    .b_V(grp_compute_engine_64_fu_4744_b_V),
    .w_V(grp_compute_engine_64_fu_4744_w_V),
    .ap_return(grp_compute_engine_64_fu_4744_ap_return)
);

compute_engine_64 grp_compute_engine_64_fu_4753(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_compute_engine_64_fu_4753_ap_start),
    .ap_done(grp_compute_engine_64_fu_4753_ap_done),
    .ap_idle(grp_compute_engine_64_fu_4753_ap_idle),
    .ap_ready(grp_compute_engine_64_fu_4753_ap_ready),
    .ap_ce(1'b1),
    .b_V(grp_compute_engine_64_fu_4753_b_V),
    .w_V(grp_compute_engine_64_fu_4753_w_V),
    .ap_return(grp_compute_engine_64_fu_4753_ap_return)
);

compute_engine_64 grp_compute_engine_64_fu_4762(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_compute_engine_64_fu_4762_ap_start),
    .ap_done(grp_compute_engine_64_fu_4762_ap_done),
    .ap_idle(grp_compute_engine_64_fu_4762_ap_idle),
    .ap_ready(grp_compute_engine_64_fu_4762_ap_ready),
    .ap_ce(1'b1),
    .b_V(grp_compute_engine_64_fu_4762_b_V),
    .w_V(grp_compute_engine_64_fu_4762_w_V),
    .ap_return(grp_compute_engine_64_fu_4762_ap_return)
);

compute_engine_64 grp_compute_engine_64_fu_4771(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_compute_engine_64_fu_4771_ap_start),
    .ap_done(grp_compute_engine_64_fu_4771_ap_done),
    .ap_idle(grp_compute_engine_64_fu_4771_ap_idle),
    .ap_ready(grp_compute_engine_64_fu_4771_ap_ready),
    .ap_ce(1'b1),
    .b_V(grp_compute_engine_64_fu_4771_b_V),
    .w_V(grp_compute_engine_64_fu_4771_w_V),
    .ap_return(grp_compute_engine_64_fu_4771_ap_return)
);

compute_engine_64 grp_compute_engine_64_fu_4780(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_compute_engine_64_fu_4780_ap_start),
    .ap_done(grp_compute_engine_64_fu_4780_ap_done),
    .ap_idle(grp_compute_engine_64_fu_4780_ap_idle),
    .ap_ready(grp_compute_engine_64_fu_4780_ap_ready),
    .ap_ce(1'b1),
    .b_V(grp_compute_engine_64_fu_4780_b_V),
    .w_V(grp_compute_engine_64_fu_4780_w_V),
    .ap_return(grp_compute_engine_64_fu_4780_ap_return)
);

compute_engine_64 grp_compute_engine_64_fu_4789(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_compute_engine_64_fu_4789_ap_start),
    .ap_done(grp_compute_engine_64_fu_4789_ap_done),
    .ap_idle(grp_compute_engine_64_fu_4789_ap_idle),
    .ap_ready(grp_compute_engine_64_fu_4789_ap_ready),
    .ap_ce(1'b1),
    .b_V(grp_compute_engine_64_fu_4789_b_V),
    .w_V(grp_compute_engine_64_fu_4789_w_V),
    .ap_return(grp_compute_engine_64_fu_4789_ap_return)
);

compute_engine_64 grp_compute_engine_64_fu_4798(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_compute_engine_64_fu_4798_ap_start),
    .ap_done(grp_compute_engine_64_fu_4798_ap_done),
    .ap_idle(grp_compute_engine_64_fu_4798_ap_idle),
    .ap_ready(grp_compute_engine_64_fu_4798_ap_ready),
    .ap_ce(1'b1),
    .b_V(grp_compute_engine_64_fu_4798_b_V),
    .w_V(grp_compute_engine_64_fu_4798_w_V),
    .ap_return(grp_compute_engine_64_fu_4798_ap_return)
);

compute_engine_64 grp_compute_engine_64_fu_4807(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_compute_engine_64_fu_4807_ap_start),
    .ap_done(grp_compute_engine_64_fu_4807_ap_done),
    .ap_idle(grp_compute_engine_64_fu_4807_ap_idle),
    .ap_ready(grp_compute_engine_64_fu_4807_ap_ready),
    .ap_ce(1'b1),
    .b_V(grp_compute_engine_64_fu_4807_b_V),
    .w_V(grp_compute_engine_64_fu_4807_w_V),
    .ap_return(grp_compute_engine_64_fu_4807_ap_return)
);

compute_engine_64 grp_compute_engine_64_fu_4816(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_compute_engine_64_fu_4816_ap_start),
    .ap_done(grp_compute_engine_64_fu_4816_ap_done),
    .ap_idle(grp_compute_engine_64_fu_4816_ap_idle),
    .ap_ready(grp_compute_engine_64_fu_4816_ap_ready),
    .ap_ce(1'b1),
    .b_V(grp_compute_engine_64_fu_4816_b_V),
    .w_V(grp_compute_engine_64_fu_4816_w_V),
    .ap_return(grp_compute_engine_64_fu_4816_ap_return)
);

compute_engine_64 grp_compute_engine_64_fu_4825(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_compute_engine_64_fu_4825_ap_start),
    .ap_done(grp_compute_engine_64_fu_4825_ap_done),
    .ap_idle(grp_compute_engine_64_fu_4825_ap_idle),
    .ap_ready(grp_compute_engine_64_fu_4825_ap_ready),
    .ap_ce(1'b1),
    .b_V(grp_compute_engine_64_fu_4825_b_V),
    .w_V(grp_compute_engine_64_fu_4825_w_V),
    .ap_return(grp_compute_engine_64_fu_4825_ap_return)
);

compute_engine_64 grp_compute_engine_64_fu_4855(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_compute_engine_64_fu_4855_ap_start),
    .ap_done(grp_compute_engine_64_fu_4855_ap_done),
    .ap_idle(grp_compute_engine_64_fu_4855_ap_idle),
    .ap_ready(grp_compute_engine_64_fu_4855_ap_ready),
    .ap_ce(1'b1),
    .b_V(grp_compute_engine_64_fu_4855_b_V),
    .w_V(grp_compute_engine_64_fu_4855_w_V),
    .ap_return(grp_compute_engine_64_fu_4855_ap_return)
);

compute_engine_64 grp_compute_engine_64_fu_4864(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_compute_engine_64_fu_4864_ap_start),
    .ap_done(grp_compute_engine_64_fu_4864_ap_done),
    .ap_idle(grp_compute_engine_64_fu_4864_ap_idle),
    .ap_ready(grp_compute_engine_64_fu_4864_ap_ready),
    .ap_ce(1'b1),
    .b_V(grp_compute_engine_64_fu_4864_b_V),
    .w_V(grp_compute_engine_64_fu_4864_w_V),
    .ap_return(grp_compute_engine_64_fu_4864_ap_return)
);

compute_engine_64 grp_compute_engine_64_fu_4872(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_compute_engine_64_fu_4872_ap_start),
    .ap_done(grp_compute_engine_64_fu_4872_ap_done),
    .ap_idle(grp_compute_engine_64_fu_4872_ap_idle),
    .ap_ready(grp_compute_engine_64_fu_4872_ap_ready),
    .ap_ce(1'b1),
    .b_V(grp_compute_engine_64_fu_4872_b_V),
    .w_V(grp_compute_engine_64_fu_4872_w_V),
    .ap_return(grp_compute_engine_64_fu_4872_ap_return)
);

compute_engine_64 grp_compute_engine_64_fu_4881(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_compute_engine_64_fu_4881_ap_start),
    .ap_done(grp_compute_engine_64_fu_4881_ap_done),
    .ap_idle(grp_compute_engine_64_fu_4881_ap_idle),
    .ap_ready(grp_compute_engine_64_fu_4881_ap_ready),
    .ap_ce(1'b1),
    .b_V(grp_compute_engine_64_fu_4881_b_V),
    .w_V(grp_compute_engine_64_fu_4881_w_V),
    .ap_return(grp_compute_engine_64_fu_4881_ap_return)
);

compute_engine_64 grp_compute_engine_64_fu_4890(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_compute_engine_64_fu_4890_ap_start),
    .ap_done(grp_compute_engine_64_fu_4890_ap_done),
    .ap_idle(grp_compute_engine_64_fu_4890_ap_idle),
    .ap_ready(grp_compute_engine_64_fu_4890_ap_ready),
    .ap_ce(1'b1),
    .b_V(grp_compute_engine_64_fu_4890_b_V),
    .w_V(grp_compute_engine_64_fu_4890_w_V),
    .ap_return(grp_compute_engine_64_fu_4890_ap_return)
);

compute_engine_64 grp_compute_engine_64_fu_4898(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_compute_engine_64_fu_4898_ap_start),
    .ap_done(grp_compute_engine_64_fu_4898_ap_done),
    .ap_idle(grp_compute_engine_64_fu_4898_ap_idle),
    .ap_ready(grp_compute_engine_64_fu_4898_ap_ready),
    .ap_ce(1'b1),
    .b_V(grp_compute_engine_64_fu_4898_b_V),
    .w_V(grp_compute_engine_64_fu_4898_w_V),
    .ap_return(grp_compute_engine_64_fu_4898_ap_return)
);

compute_engine_64 grp_compute_engine_64_fu_4907(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_compute_engine_64_fu_4907_ap_start),
    .ap_done(grp_compute_engine_64_fu_4907_ap_done),
    .ap_idle(grp_compute_engine_64_fu_4907_ap_idle),
    .ap_ready(grp_compute_engine_64_fu_4907_ap_ready),
    .ap_ce(1'b1),
    .b_V(grp_compute_engine_64_fu_4907_b_V),
    .w_V(grp_compute_engine_64_fu_4907_w_V),
    .ap_return(grp_compute_engine_64_fu_4907_ap_return)
);

compute_engine_64 grp_compute_engine_64_fu_4916(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_compute_engine_64_fu_4916_ap_start),
    .ap_done(grp_compute_engine_64_fu_4916_ap_done),
    .ap_idle(grp_compute_engine_64_fu_4916_ap_idle),
    .ap_ready(grp_compute_engine_64_fu_4916_ap_ready),
    .ap_ce(1'b1),
    .b_V(grp_compute_engine_64_fu_4916_b_V),
    .w_V(grp_compute_engine_64_fu_4916_w_V),
    .ap_return(grp_compute_engine_64_fu_4916_ap_return)
);

compute_engine_64 grp_compute_engine_64_fu_4924(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_compute_engine_64_fu_4924_ap_start),
    .ap_done(grp_compute_engine_64_fu_4924_ap_done),
    .ap_idle(grp_compute_engine_64_fu_4924_ap_idle),
    .ap_ready(grp_compute_engine_64_fu_4924_ap_ready),
    .ap_ce(1'b1),
    .b_V(grp_compute_engine_64_fu_4924_b_V),
    .w_V(grp_compute_engine_64_fu_4924_w_V),
    .ap_return(grp_compute_engine_64_fu_4924_ap_return)
);

compute_engine_64 grp_compute_engine_64_fu_4933(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_compute_engine_64_fu_4933_ap_start),
    .ap_done(grp_compute_engine_64_fu_4933_ap_done),
    .ap_idle(grp_compute_engine_64_fu_4933_ap_idle),
    .ap_ready(grp_compute_engine_64_fu_4933_ap_ready),
    .ap_ce(1'b1),
    .b_V(grp_compute_engine_64_fu_4933_b_V),
    .w_V(grp_compute_engine_64_fu_4933_w_V),
    .ap_return(grp_compute_engine_64_fu_4933_ap_return)
);

compute_engine_64 grp_compute_engine_64_fu_4942(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_compute_engine_64_fu_4942_ap_start),
    .ap_done(grp_compute_engine_64_fu_4942_ap_done),
    .ap_idle(grp_compute_engine_64_fu_4942_ap_idle),
    .ap_ready(grp_compute_engine_64_fu_4942_ap_ready),
    .ap_ce(1'b1),
    .b_V(grp_compute_engine_64_fu_4942_b_V),
    .w_V(grp_compute_engine_64_fu_4942_w_V),
    .ap_return(grp_compute_engine_64_fu_4942_ap_return)
);

compute_engine_64 grp_compute_engine_64_fu_4950(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_compute_engine_64_fu_4950_ap_start),
    .ap_done(grp_compute_engine_64_fu_4950_ap_done),
    .ap_idle(grp_compute_engine_64_fu_4950_ap_idle),
    .ap_ready(grp_compute_engine_64_fu_4950_ap_ready),
    .ap_ce(1'b1),
    .b_V(grp_compute_engine_64_fu_4950_b_V),
    .w_V(grp_compute_engine_64_fu_4950_w_V),
    .ap_return(grp_compute_engine_64_fu_4950_ap_return)
);

compute_engine_64 grp_compute_engine_64_fu_4959(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_compute_engine_64_fu_4959_ap_start),
    .ap_done(grp_compute_engine_64_fu_4959_ap_done),
    .ap_idle(grp_compute_engine_64_fu_4959_ap_idle),
    .ap_ready(grp_compute_engine_64_fu_4959_ap_ready),
    .ap_ce(1'b1),
    .b_V(grp_compute_engine_64_fu_4959_b_V),
    .w_V(grp_compute_engine_64_fu_4959_w_V),
    .ap_return(grp_compute_engine_64_fu_4959_ap_return)
);

compute_engine_64 grp_compute_engine_64_fu_4968(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_compute_engine_64_fu_4968_ap_start),
    .ap_done(grp_compute_engine_64_fu_4968_ap_done),
    .ap_idle(grp_compute_engine_64_fu_4968_ap_idle),
    .ap_ready(grp_compute_engine_64_fu_4968_ap_ready),
    .ap_ce(1'b1),
    .b_V(grp_compute_engine_64_fu_4968_b_V),
    .w_V(grp_compute_engine_64_fu_4968_w_V),
    .ap_return(grp_compute_engine_64_fu_4968_ap_return)
);

compute_engine_64 grp_compute_engine_64_fu_4976(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_compute_engine_64_fu_4976_ap_start),
    .ap_done(grp_compute_engine_64_fu_4976_ap_done),
    .ap_idle(grp_compute_engine_64_fu_4976_ap_idle),
    .ap_ready(grp_compute_engine_64_fu_4976_ap_ready),
    .ap_ce(1'b1),
    .b_V(grp_compute_engine_64_fu_4976_b_V),
    .w_V(grp_compute_engine_64_fu_4976_w_V),
    .ap_return(grp_compute_engine_64_fu_4976_ap_return)
);

compute_engine_64 grp_compute_engine_64_fu_4985(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_compute_engine_64_fu_4985_ap_start),
    .ap_done(grp_compute_engine_64_fu_4985_ap_done),
    .ap_idle(grp_compute_engine_64_fu_4985_ap_idle),
    .ap_ready(grp_compute_engine_64_fu_4985_ap_ready),
    .ap_ce(1'b1),
    .b_V(grp_compute_engine_64_fu_4985_b_V),
    .w_V(grp_compute_engine_64_fu_4985_w_V),
    .ap_return(grp_compute_engine_64_fu_4985_ap_return)
);

compute_engine_64 grp_compute_engine_64_fu_4994(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_compute_engine_64_fu_4994_ap_start),
    .ap_done(grp_compute_engine_64_fu_4994_ap_done),
    .ap_idle(grp_compute_engine_64_fu_4994_ap_idle),
    .ap_ready(grp_compute_engine_64_fu_4994_ap_ready),
    .ap_ce(1'b1),
    .b_V(grp_compute_engine_64_fu_4994_b_V),
    .w_V(grp_compute_engine_64_fu_4994_w_V),
    .ap_return(grp_compute_engine_64_fu_4994_ap_return)
);

compute_engine_64 grp_compute_engine_64_fu_5002(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_compute_engine_64_fu_5002_ap_start),
    .ap_done(grp_compute_engine_64_fu_5002_ap_done),
    .ap_idle(grp_compute_engine_64_fu_5002_ap_idle),
    .ap_ready(grp_compute_engine_64_fu_5002_ap_ready),
    .ap_ce(1'b1),
    .b_V(grp_compute_engine_64_fu_5002_b_V),
    .w_V(grp_compute_engine_64_fu_5002_w_V),
    .ap_return(grp_compute_engine_64_fu_5002_ap_return)
);

compute_engine_64 grp_compute_engine_64_fu_5011(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_compute_engine_64_fu_5011_ap_start),
    .ap_done(grp_compute_engine_64_fu_5011_ap_done),
    .ap_idle(grp_compute_engine_64_fu_5011_ap_idle),
    .ap_ready(grp_compute_engine_64_fu_5011_ap_ready),
    .ap_ce(1'b1),
    .b_V(grp_compute_engine_64_fu_5011_b_V),
    .w_V(grp_compute_engine_64_fu_5011_w_V),
    .ap_return(grp_compute_engine_64_fu_5011_ap_return)
);

compute_engine_64 grp_compute_engine_64_fu_5020(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_compute_engine_64_fu_5020_ap_start),
    .ap_done(grp_compute_engine_64_fu_5020_ap_done),
    .ap_idle(grp_compute_engine_64_fu_5020_ap_idle),
    .ap_ready(grp_compute_engine_64_fu_5020_ap_ready),
    .ap_ce(1'b1),
    .b_V(grp_compute_engine_64_fu_5020_b_V),
    .w_V(grp_compute_engine_64_fu_5020_w_V),
    .ap_return(grp_compute_engine_64_fu_5020_ap_return)
);

compute_engine_64 grp_compute_engine_64_fu_5028(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_compute_engine_64_fu_5028_ap_start),
    .ap_done(grp_compute_engine_64_fu_5028_ap_done),
    .ap_idle(grp_compute_engine_64_fu_5028_ap_idle),
    .ap_ready(grp_compute_engine_64_fu_5028_ap_ready),
    .ap_ce(1'b1),
    .b_V(grp_compute_engine_64_fu_5028_b_V),
    .w_V(grp_compute_engine_64_fu_5028_w_V),
    .ap_return(grp_compute_engine_64_fu_5028_ap_return)
);

compute_engine_64 grp_compute_engine_64_fu_5037(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_compute_engine_64_fu_5037_ap_start),
    .ap_done(grp_compute_engine_64_fu_5037_ap_done),
    .ap_idle(grp_compute_engine_64_fu_5037_ap_idle),
    .ap_ready(grp_compute_engine_64_fu_5037_ap_ready),
    .ap_ce(1'b1),
    .b_V(grp_compute_engine_64_fu_5037_b_V),
    .w_V(grp_compute_engine_64_fu_5037_w_V),
    .ap_return(grp_compute_engine_64_fu_5037_ap_return)
);

compute_engine_64 grp_compute_engine_64_fu_5046(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_compute_engine_64_fu_5046_ap_start),
    .ap_done(grp_compute_engine_64_fu_5046_ap_done),
    .ap_idle(grp_compute_engine_64_fu_5046_ap_idle),
    .ap_ready(grp_compute_engine_64_fu_5046_ap_ready),
    .ap_ce(1'b1),
    .b_V(grp_compute_engine_64_fu_5046_b_V),
    .w_V(grp_compute_engine_64_fu_5046_w_V),
    .ap_return(grp_compute_engine_64_fu_5046_ap_return)
);

compute_engine_64 grp_compute_engine_64_fu_5054(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_compute_engine_64_fu_5054_ap_start),
    .ap_done(grp_compute_engine_64_fu_5054_ap_done),
    .ap_idle(grp_compute_engine_64_fu_5054_ap_idle),
    .ap_ready(grp_compute_engine_64_fu_5054_ap_ready),
    .ap_ce(1'b1),
    .b_V(grp_compute_engine_64_fu_5054_b_V),
    .w_V(grp_compute_engine_64_fu_5054_w_V),
    .ap_return(grp_compute_engine_64_fu_5054_ap_return)
);

compute_engine_64 grp_compute_engine_64_fu_5063(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_compute_engine_64_fu_5063_ap_start),
    .ap_done(grp_compute_engine_64_fu_5063_ap_done),
    .ap_idle(grp_compute_engine_64_fu_5063_ap_idle),
    .ap_ready(grp_compute_engine_64_fu_5063_ap_ready),
    .ap_ce(1'b1),
    .b_V(grp_compute_engine_64_fu_5063_b_V),
    .w_V(grp_compute_engine_64_fu_5063_w_V),
    .ap_return(grp_compute_engine_64_fu_5063_ap_return)
);

compute_engine_64 grp_compute_engine_64_fu_5072(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_compute_engine_64_fu_5072_ap_start),
    .ap_done(grp_compute_engine_64_fu_5072_ap_done),
    .ap_idle(grp_compute_engine_64_fu_5072_ap_idle),
    .ap_ready(grp_compute_engine_64_fu_5072_ap_ready),
    .ap_ce(1'b1),
    .b_V(grp_compute_engine_64_fu_5072_b_V),
    .w_V(grp_compute_engine_64_fu_5072_w_V),
    .ap_return(grp_compute_engine_64_fu_5072_ap_return)
);

relu grp_relu_fu_5159(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .norm_V(grp_batch_norm_fu_5236_ap_return),
    .shiftx_V(grp_relu_fu_5159_shiftx_V),
    .shifty_V(grp_relu_fu_5159_shifty_V),
    .weight_V(grp_relu_fu_5159_weight_V),
    .ap_return(grp_relu_fu_5159_ap_return),
    .ap_ce(grp_relu_fu_5159_ap_ce)
);

relu grp_relu_fu_5167(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .norm_V(grp_batch_norm_fu_5244_ap_return),
    .shiftx_V(grp_relu_fu_5167_shiftx_V),
    .shifty_V(grp_relu_fu_5167_shifty_V),
    .weight_V(grp_relu_fu_5167_weight_V),
    .ap_return(grp_relu_fu_5167_ap_return),
    .ap_ce(grp_relu_fu_5167_ap_ce)
);

relu grp_relu_fu_5175(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .norm_V(grp_batch_norm_fu_5252_ap_return),
    .shiftx_V(grp_relu_fu_5175_shiftx_V),
    .shifty_V(grp_relu_fu_5175_shifty_V),
    .weight_V(grp_relu_fu_5175_weight_V),
    .ap_return(grp_relu_fu_5175_ap_return),
    .ap_ce(grp_relu_fu_5175_ap_ce)
);

relu grp_relu_fu_5183(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .norm_V(grp_batch_norm_fu_5260_ap_return),
    .shiftx_V(grp_relu_fu_5183_shiftx_V),
    .shifty_V(grp_relu_fu_5183_shifty_V),
    .weight_V(grp_relu_fu_5183_weight_V),
    .ap_return(grp_relu_fu_5183_ap_return),
    .ap_ce(grp_relu_fu_5183_ap_ce)
);

relu grp_relu_fu_5191(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .norm_V(grp_batch_norm_fu_5268_ap_return),
    .shiftx_V(grp_relu_fu_5191_shiftx_V),
    .shifty_V(grp_relu_fu_5191_shifty_V),
    .weight_V(grp_relu_fu_5191_weight_V),
    .ap_return(grp_relu_fu_5191_ap_return),
    .ap_ce(grp_relu_fu_5191_ap_ce)
);

relu grp_relu_fu_5199(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .norm_V(grp_batch_norm_fu_5276_ap_return),
    .shiftx_V(grp_relu_fu_5199_shiftx_V),
    .shifty_V(grp_relu_fu_5199_shifty_V),
    .weight_V(grp_relu_fu_5199_weight_V),
    .ap_return(grp_relu_fu_5199_ap_return),
    .ap_ce(grp_relu_fu_5199_ap_ce)
);

relu grp_relu_fu_5207(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .norm_V(grp_batch_norm_fu_5284_ap_return),
    .shiftx_V(grp_relu_fu_5207_shiftx_V),
    .shifty_V(grp_relu_fu_5207_shifty_V),
    .weight_V(grp_relu_fu_5207_weight_V),
    .ap_return(grp_relu_fu_5207_ap_return),
    .ap_ce(grp_relu_fu_5207_ap_ce)
);

batch_norm grp_batch_norm_fu_5236(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .sum_V(grp_batch_norm_fu_5236_sum_V),
    .weight_V(grp_batch_norm_fu_5236_weight_V),
    .bias_V(grp_batch_norm_fu_5236_bias_V),
    .ap_return(grp_batch_norm_fu_5236_ap_return),
    .ap_ce(grp_batch_norm_fu_5236_ap_ce)
);

batch_norm grp_batch_norm_fu_5244(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .sum_V(grp_batch_norm_fu_5244_sum_V),
    .weight_V(grp_batch_norm_fu_5244_weight_V),
    .bias_V(grp_batch_norm_fu_5244_bias_V),
    .ap_return(grp_batch_norm_fu_5244_ap_return),
    .ap_ce(grp_batch_norm_fu_5244_ap_ce)
);

batch_norm grp_batch_norm_fu_5252(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .sum_V(grp_batch_norm_fu_5252_sum_V),
    .weight_V(grp_batch_norm_fu_5252_weight_V),
    .bias_V(grp_batch_norm_fu_5252_bias_V),
    .ap_return(grp_batch_norm_fu_5252_ap_return),
    .ap_ce(grp_batch_norm_fu_5252_ap_ce)
);

batch_norm grp_batch_norm_fu_5260(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .sum_V(grp_batch_norm_fu_5260_sum_V),
    .weight_V(grp_batch_norm_fu_5260_weight_V),
    .bias_V(grp_batch_norm_fu_5260_bias_V),
    .ap_return(grp_batch_norm_fu_5260_ap_return),
    .ap_ce(grp_batch_norm_fu_5260_ap_ce)
);

batch_norm grp_batch_norm_fu_5268(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .sum_V(grp_batch_norm_fu_5268_sum_V),
    .weight_V(grp_batch_norm_fu_5268_weight_V),
    .bias_V(grp_batch_norm_fu_5268_bias_V),
    .ap_return(grp_batch_norm_fu_5268_ap_return),
    .ap_ce(grp_batch_norm_fu_5268_ap_ce)
);

batch_norm grp_batch_norm_fu_5276(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .sum_V(grp_batch_norm_fu_5276_sum_V),
    .weight_V(grp_batch_norm_fu_5276_weight_V),
    .bias_V(grp_batch_norm_fu_5276_bias_V),
    .ap_return(grp_batch_norm_fu_5276_ap_return),
    .ap_ce(grp_batch_norm_fu_5276_ap_ce)
);

batch_norm grp_batch_norm_fu_5284(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .sum_V(grp_batch_norm_fu_5284_sum_V),
    .weight_V(grp_batch_norm_fu_5284_weight_V),
    .bias_V(grp_batch_norm_fu_5284_bias_V),
    .ap_return(grp_batch_norm_fu_5284_ap_return),
    .ap_ce(grp_batch_norm_fu_5284_ap_ce)
);

sum_engine grp_sum_engine_fu_5292(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .t0_V(grp_sum_engine_fu_5292_t0_V),
    .t1_V(grp_sum_engine_fu_5292_t1_V),
    .t2_V(grp_sum_engine_fu_5292_t2_V),
    .t3_V(grp_sum_engine_fu_5292_t3_V),
    .t4_V(grp_sum_engine_fu_5292_t4_V),
    .t5_V(grp_sum_engine_fu_5292_t5_V),
    .t6_V(grp_sum_engine_fu_5292_t6_V),
    .t7_V(grp_sum_engine_fu_5292_t7_V),
    .t8_V(grp_sum_engine_fu_5292_t8_V),
    .ap_return(grp_sum_engine_fu_5292_ap_return),
    .ap_ce(grp_sum_engine_fu_5292_ap_ce)
);

sum_engine grp_sum_engine_fu_5305(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .t0_V(grp_sum_engine_fu_5305_t0_V),
    .t1_V(grp_sum_engine_fu_5305_t1_V),
    .t2_V(grp_sum_engine_fu_5305_t2_V),
    .t3_V(grp_sum_engine_fu_5305_t3_V),
    .t4_V(grp_sum_engine_fu_5305_t4_V),
    .t5_V(grp_sum_engine_fu_5305_t5_V),
    .t6_V(grp_sum_engine_fu_5305_t6_V),
    .t7_V(grp_sum_engine_fu_5305_t7_V),
    .t8_V(grp_sum_engine_fu_5305_t8_V),
    .ap_return(grp_sum_engine_fu_5305_ap_return),
    .ap_ce(grp_sum_engine_fu_5305_ap_ce)
);

sum_engine grp_sum_engine_fu_5318(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .t0_V(grp_sum_engine_fu_5318_t0_V),
    .t1_V(grp_sum_engine_fu_5318_t1_V),
    .t2_V(grp_sum_engine_fu_5318_t2_V),
    .t3_V(grp_sum_engine_fu_5318_t3_V),
    .t4_V(grp_sum_engine_fu_5318_t4_V),
    .t5_V(grp_sum_engine_fu_5318_t5_V),
    .t6_V(grp_sum_engine_fu_5318_t6_V),
    .t7_V(grp_sum_engine_fu_5318_t7_V),
    .t8_V(grp_sum_engine_fu_5318_t8_V),
    .ap_return(grp_sum_engine_fu_5318_ap_return),
    .ap_ce(grp_sum_engine_fu_5318_ap_ce)
);

sum_engine grp_sum_engine_fu_5331(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .t0_V(grp_sum_engine_fu_5331_t0_V),
    .t1_V(grp_sum_engine_fu_5331_t1_V),
    .t2_V(grp_sum_engine_fu_5331_t2_V),
    .t3_V(grp_sum_engine_fu_5331_t3_V),
    .t4_V(grp_sum_engine_fu_5331_t4_V),
    .t5_V(grp_sum_engine_fu_5331_t5_V),
    .t6_V(grp_sum_engine_fu_5331_t6_V),
    .t7_V(grp_sum_engine_fu_5331_t7_V),
    .t8_V(grp_sum_engine_fu_5331_t8_V),
    .ap_return(grp_sum_engine_fu_5331_ap_return),
    .ap_ce(grp_sum_engine_fu_5331_ap_ce)
);

sum_engine grp_sum_engine_fu_5344(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .t0_V(grp_sum_engine_fu_5344_t0_V),
    .t1_V(grp_sum_engine_fu_5344_t1_V),
    .t2_V(grp_sum_engine_fu_5344_t2_V),
    .t3_V(grp_sum_engine_fu_5344_t3_V),
    .t4_V(grp_sum_engine_fu_5344_t4_V),
    .t5_V(grp_sum_engine_fu_5344_t5_V),
    .t6_V(grp_sum_engine_fu_5344_t6_V),
    .t7_V(grp_sum_engine_fu_5344_t7_V),
    .t8_V(grp_sum_engine_fu_5344_t8_V),
    .ap_return(grp_sum_engine_fu_5344_ap_return),
    .ap_ce(grp_sum_engine_fu_5344_ap_ce)
);

sum_engine grp_sum_engine_fu_5357(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .t0_V(grp_sum_engine_fu_5357_t0_V),
    .t1_V(grp_sum_engine_fu_5357_t1_V),
    .t2_V(grp_sum_engine_fu_5357_t2_V),
    .t3_V(grp_sum_engine_fu_5357_t3_V),
    .t4_V(grp_sum_engine_fu_5357_t4_V),
    .t5_V(grp_sum_engine_fu_5357_t5_V),
    .t6_V(grp_sum_engine_fu_5357_t6_V),
    .t7_V(grp_sum_engine_fu_5357_t7_V),
    .t8_V(grp_sum_engine_fu_5357_t8_V),
    .ap_return(grp_sum_engine_fu_5357_ap_return),
    .ap_ce(grp_sum_engine_fu_5357_ap_ce)
);

sum_engine grp_sum_engine_fu_5370(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .t0_V(grp_sum_engine_fu_5370_t0_V),
    .t1_V(grp_sum_engine_fu_5370_t1_V),
    .t2_V(grp_sum_engine_fu_5370_t2_V),
    .t3_V(grp_sum_engine_fu_5370_t3_V),
    .t4_V(grp_sum_engine_fu_5370_t4_V),
    .t5_V(grp_sum_engine_fu_5370_t5_V),
    .t6_V(grp_sum_engine_fu_5370_t6_V),
    .t7_V(grp_sum_engine_fu_5370_t7_V),
    .t8_V(grp_sum_engine_fu_5370_t8_V),
    .ap_return(grp_sum_engine_fu_5370_ap_return),
    .ap_ce(grp_sum_engine_fu_5370_ap_ce)
);

FracNet_mux_94_64ncg #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .din2_WIDTH( 64 ),
    .din3_WIDTH( 64 ),
    .din4_WIDTH( 64 ),
    .din5_WIDTH( 64 ),
    .din6_WIDTH( 64 ),
    .din7_WIDTH( 64 ),
    .din8_WIDTH( 64 ),
    .din9_WIDTH( 4 ),
    .dout_WIDTH( 64 ))
FracNet_mux_94_64ncg_U561(
    .din0(bottom_0_V_q0),
    .din1(bottom_1_V_q0),
    .din2(bottom_2_V_q0),
    .din3(bottom_3_V_q0),
    .din4(bottom_4_V_q0),
    .din5(bottom_5_V_q0),
    .din6(bottom_6_V_q0),
    .din7(bottom_7_V_q0),
    .din8(bottom_8_V_q0),
    .din9(add_ln505_reg_10096),
    .dout(grp_fu_5383_p11)
);

FracNet_mux_94_64ncg #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .din2_WIDTH( 64 ),
    .din3_WIDTH( 64 ),
    .din4_WIDTH( 64 ),
    .din5_WIDTH( 64 ),
    .din6_WIDTH( 64 ),
    .din7_WIDTH( 64 ),
    .din8_WIDTH( 64 ),
    .din9_WIDTH( 4 ),
    .dout_WIDTH( 64 ))
FracNet_mux_94_64ncg_U562(
    .din0(bottom_0_V_q0),
    .din1(bottom_1_V_q0),
    .din2(bottom_2_V_q0),
    .din3(bottom_3_V_q0),
    .din4(bottom_4_V_q0),
    .din5(bottom_5_V_q0),
    .din6(bottom_6_V_q0),
    .din7(bottom_7_V_q0),
    .din8(bottom_8_V_q0),
    .din9(select_ln505_1_reg_10086),
    .dout(grp_fu_5436_p11)
);

FracNet_mux_94_64ncg #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .din2_WIDTH( 64 ),
    .din3_WIDTH( 64 ),
    .din4_WIDTH( 64 ),
    .din5_WIDTH( 64 ),
    .din6_WIDTH( 64 ),
    .din7_WIDTH( 64 ),
    .din8_WIDTH( 64 ),
    .din9_WIDTH( 4 ),
    .dout_WIDTH( 64 ))
FracNet_mux_94_64ncg_U563(
    .din0(bottom_0_V_q0),
    .din1(bottom_1_V_q0),
    .din2(bottom_2_V_q0),
    .din3(bottom_3_V_q0),
    .din4(bottom_4_V_q0),
    .din5(bottom_5_V_q0),
    .din6(bottom_6_V_q0),
    .din7(bottom_7_V_q0),
    .din8(bottom_8_V_q0),
    .din9(add_ln505_reg_10096),
    .dout(grp_fu_5477_p11)
);

FracNet_mux_94_64ncg #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .din2_WIDTH( 64 ),
    .din3_WIDTH( 64 ),
    .din4_WIDTH( 64 ),
    .din5_WIDTH( 64 ),
    .din6_WIDTH( 64 ),
    .din7_WIDTH( 64 ),
    .din8_WIDTH( 64 ),
    .din9_WIDTH( 4 ),
    .dout_WIDTH( 64 ))
FracNet_mux_94_64ncg_U564(
    .din0(bottom_0_V_q0),
    .din1(bottom_1_V_q0),
    .din2(bottom_2_V_q0),
    .din3(bottom_3_V_q0),
    .din4(bottom_4_V_q0),
    .din5(bottom_5_V_q0),
    .din6(bottom_6_V_q0),
    .din7(bottom_7_V_q0),
    .din8(bottom_8_V_q0),
    .din9(select_ln505_1_reg_10086),
    .dout(grp_fu_5516_p11)
);

FracNet_mux_94_64ncg #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .din2_WIDTH( 64 ),
    .din3_WIDTH( 64 ),
    .din4_WIDTH( 64 ),
    .din5_WIDTH( 64 ),
    .din6_WIDTH( 64 ),
    .din7_WIDTH( 64 ),
    .din8_WIDTH( 64 ),
    .din9_WIDTH( 4 ),
    .dout_WIDTH( 64 ))
FracNet_mux_94_64ncg_U565(
    .din0(bottom_0_V_q1),
    .din1(bottom_1_V_q1),
    .din2(bottom_2_V_q1),
    .din3(bottom_3_V_q1),
    .din4(bottom_4_V_q1),
    .din5(bottom_5_V_q1),
    .din6(bottom_6_V_q1),
    .din7(bottom_7_V_q1),
    .din8(bottom_8_V_q1),
    .din9(add_ln505_reg_10096),
    .dout(tmp_5_fu_6195_p11)
);

FracNet_mux_94_64ncg #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .din2_WIDTH( 64 ),
    .din3_WIDTH( 64 ),
    .din4_WIDTH( 64 ),
    .din5_WIDTH( 64 ),
    .din6_WIDTH( 64 ),
    .din7_WIDTH( 64 ),
    .din8_WIDTH( 64 ),
    .din9_WIDTH( 4 ),
    .dout_WIDTH( 64 ))
FracNet_mux_94_64ncg_U566(
    .din0(bottom_0_V_q1),
    .din1(bottom_1_V_q1),
    .din2(bottom_2_V_q1),
    .din3(bottom_3_V_q1),
    .din4(bottom_4_V_q1),
    .din5(bottom_5_V_q1),
    .din6(bottom_6_V_q1),
    .din7(bottom_7_V_q1),
    .din8(bottom_8_V_q1),
    .din9(select_ln505_1_reg_10086),
    .dout(tmp_8_fu_6236_p11)
);

FracNet_mux_94_64ncg #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .din2_WIDTH( 64 ),
    .din3_WIDTH( 64 ),
    .din4_WIDTH( 64 ),
    .din5_WIDTH( 64 ),
    .din6_WIDTH( 64 ),
    .din7_WIDTH( 64 ),
    .din8_WIDTH( 64 ),
    .din9_WIDTH( 4 ),
    .dout_WIDTH( 64 ))
FracNet_mux_94_64ncg_U567(
    .din0(bottom_0_V_q1),
    .din1(bottom_1_V_q1),
    .din2(bottom_2_V_q1),
    .din3(bottom_3_V_q1),
    .din4(bottom_4_V_q1),
    .din5(bottom_5_V_q1),
    .din6(bottom_6_V_q1),
    .din7(bottom_7_V_q1),
    .din8(bottom_8_V_q1),
    .din9(add_ln505_reg_10096),
    .dout(tmp_1_fu_6357_p11)
);

FracNet_mux_94_64ncg #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .din2_WIDTH( 64 ),
    .din3_WIDTH( 64 ),
    .din4_WIDTH( 64 ),
    .din5_WIDTH( 64 ),
    .din6_WIDTH( 64 ),
    .din7_WIDTH( 64 ),
    .din8_WIDTH( 64 ),
    .din9_WIDTH( 4 ),
    .dout_WIDTH( 64 ))
FracNet_mux_94_64ncg_U568(
    .din0(bottom_0_V_q1),
    .din1(bottom_1_V_q1),
    .din2(bottom_2_V_q1),
    .din3(bottom_3_V_q1),
    .din4(bottom_4_V_q1),
    .din5(bottom_5_V_q1),
    .din6(bottom_6_V_q1),
    .din7(bottom_7_V_q1),
    .din8(bottom_8_V_q1),
    .din9(select_ln505_1_reg_10086),
    .dout(tmp_11_fu_6381_p11)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_condition_pp0_exit_iter0_state2) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage4_subdone) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage4_subdone) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage4_subdone) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((((1'b0 == ap_block_pp0_stage2_subdone) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage4_subdone) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
            ap_enable_reg_pp0_iter4 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_compute_engine_64_fu_4546_ap_start_reg <= 1'b0;
    end else begin
        if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln505_fu_5886_p2 == 1'd0)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln505_reg_10077 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln505_reg_10077 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage4_11001) & (icmp_ln505_reg_10077 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln505_reg_10077 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
            grp_compute_engine_64_fu_4546_ap_start_reg <= 1'b1;
        end else if ((grp_compute_engine_64_fu_4546_ap_ready == 1'b1)) begin
            grp_compute_engine_64_fu_4546_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_compute_engine_64_fu_4555_ap_start_reg <= 1'b0;
    end else begin
        if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln505_fu_5886_p2 == 1'd0)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln505_reg_10077 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln505_reg_10077 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage4_11001) & (icmp_ln505_reg_10077 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln505_reg_10077 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
            grp_compute_engine_64_fu_4555_ap_start_reg <= 1'b1;
        end else if ((grp_compute_engine_64_fu_4555_ap_ready == 1'b1)) begin
            grp_compute_engine_64_fu_4555_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_compute_engine_64_fu_4564_ap_start_reg <= 1'b0;
    end else begin
        if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln505_fu_5886_p2 == 1'd0)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln505_reg_10077 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln505_reg_10077 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage4_11001) & (icmp_ln505_reg_10077 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln505_reg_10077 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
            grp_compute_engine_64_fu_4564_ap_start_reg <= 1'b1;
        end else if ((grp_compute_engine_64_fu_4564_ap_ready == 1'b1)) begin
            grp_compute_engine_64_fu_4564_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_compute_engine_64_fu_4573_ap_start_reg <= 1'b0;
    end else begin
        if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln505_fu_5886_p2 == 1'd0)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln505_reg_10077 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln505_reg_10077 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage4_11001) & (icmp_ln505_reg_10077 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln505_reg_10077 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
            grp_compute_engine_64_fu_4573_ap_start_reg <= 1'b1;
        end else if ((grp_compute_engine_64_fu_4573_ap_ready == 1'b1)) begin
            grp_compute_engine_64_fu_4573_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_compute_engine_64_fu_4582_ap_start_reg <= 1'b0;
    end else begin
        if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln505_fu_5886_p2 == 1'd0)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln505_reg_10077 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln505_reg_10077 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage4_11001) & (icmp_ln505_reg_10077 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln505_reg_10077 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
            grp_compute_engine_64_fu_4582_ap_start_reg <= 1'b1;
        end else if ((grp_compute_engine_64_fu_4582_ap_ready == 1'b1)) begin
            grp_compute_engine_64_fu_4582_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_compute_engine_64_fu_4591_ap_start_reg <= 1'b0;
    end else begin
        if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln505_fu_5886_p2 == 1'd0)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln505_reg_10077 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln505_reg_10077 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage4_11001) & (icmp_ln505_reg_10077 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln505_reg_10077 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
            grp_compute_engine_64_fu_4591_ap_start_reg <= 1'b1;
        end else if ((grp_compute_engine_64_fu_4591_ap_ready == 1'b1)) begin
            grp_compute_engine_64_fu_4591_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_compute_engine_64_fu_4600_ap_start_reg <= 1'b0;
    end else begin
        if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln505_fu_5886_p2 == 1'd0)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln505_reg_10077 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln505_reg_10077 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage4_11001) & (icmp_ln505_reg_10077 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln505_reg_10077 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
            grp_compute_engine_64_fu_4600_ap_start_reg <= 1'b1;
        end else if ((grp_compute_engine_64_fu_4600_ap_ready == 1'b1)) begin
            grp_compute_engine_64_fu_4600_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_compute_engine_64_fu_4609_ap_start_reg <= 1'b0;
    end else begin
        if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln505_fu_5886_p2 == 1'd0)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln505_reg_10077 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln505_reg_10077 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage4_11001) & (icmp_ln505_reg_10077 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln505_reg_10077 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
            grp_compute_engine_64_fu_4609_ap_start_reg <= 1'b1;
        end else if ((grp_compute_engine_64_fu_4609_ap_ready == 1'b1)) begin
            grp_compute_engine_64_fu_4609_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_compute_engine_64_fu_4618_ap_start_reg <= 1'b0;
    end else begin
        if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln505_fu_5886_p2 == 1'd0)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln505_reg_10077 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln505_reg_10077 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage4_11001) & (icmp_ln505_reg_10077 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln505_reg_10077 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
            grp_compute_engine_64_fu_4618_ap_start_reg <= 1'b1;
        end else if ((grp_compute_engine_64_fu_4618_ap_ready == 1'b1)) begin
            grp_compute_engine_64_fu_4618_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_compute_engine_64_fu_4627_ap_start_reg <= 1'b0;
    end else begin
        if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln505_fu_5886_p2 == 1'd0)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln505_reg_10077 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln505_reg_10077 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage4_11001) & (icmp_ln505_reg_10077 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln505_reg_10077 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
            grp_compute_engine_64_fu_4627_ap_start_reg <= 1'b1;
        end else if ((grp_compute_engine_64_fu_4627_ap_ready == 1'b1)) begin
            grp_compute_engine_64_fu_4627_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_compute_engine_64_fu_4636_ap_start_reg <= 1'b0;
    end else begin
        if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln505_fu_5886_p2 == 1'd0)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln505_reg_10077 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln505_reg_10077 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage4_11001) & (icmp_ln505_reg_10077 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln505_reg_10077 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
            grp_compute_engine_64_fu_4636_ap_start_reg <= 1'b1;
        end else if ((grp_compute_engine_64_fu_4636_ap_ready == 1'b1)) begin
            grp_compute_engine_64_fu_4636_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_compute_engine_64_fu_4645_ap_start_reg <= 1'b0;
    end else begin
        if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln505_fu_5886_p2 == 1'd0)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln505_reg_10077 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln505_reg_10077 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage4_11001) & (icmp_ln505_reg_10077 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln505_reg_10077 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
            grp_compute_engine_64_fu_4645_ap_start_reg <= 1'b1;
        end else if ((grp_compute_engine_64_fu_4645_ap_ready == 1'b1)) begin
            grp_compute_engine_64_fu_4645_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_compute_engine_64_fu_4654_ap_start_reg <= 1'b0;
    end else begin
        if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln505_fu_5886_p2 == 1'd0)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln505_reg_10077 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln505_reg_10077 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage4_11001) & (icmp_ln505_reg_10077 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln505_reg_10077 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
            grp_compute_engine_64_fu_4654_ap_start_reg <= 1'b1;
        end else if ((grp_compute_engine_64_fu_4654_ap_ready == 1'b1)) begin
            grp_compute_engine_64_fu_4654_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_compute_engine_64_fu_4663_ap_start_reg <= 1'b0;
    end else begin
        if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln505_fu_5886_p2 == 1'd0)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln505_reg_10077 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln505_reg_10077 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage4_11001) & (icmp_ln505_reg_10077 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln505_reg_10077 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
            grp_compute_engine_64_fu_4663_ap_start_reg <= 1'b1;
        end else if ((grp_compute_engine_64_fu_4663_ap_ready == 1'b1)) begin
            grp_compute_engine_64_fu_4663_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_compute_engine_64_fu_4672_ap_start_reg <= 1'b0;
    end else begin
        if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln505_fu_5886_p2 == 1'd0)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln505_reg_10077 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln505_reg_10077 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage4_11001) & (icmp_ln505_reg_10077 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln505_reg_10077 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
            grp_compute_engine_64_fu_4672_ap_start_reg <= 1'b1;
        end else if ((grp_compute_engine_64_fu_4672_ap_ready == 1'b1)) begin
            grp_compute_engine_64_fu_4672_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_compute_engine_64_fu_4681_ap_start_reg <= 1'b0;
    end else begin
        if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln505_fu_5886_p2 == 1'd0)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln505_reg_10077 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln505_reg_10077 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage4_11001) & (icmp_ln505_reg_10077 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln505_reg_10077 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
            grp_compute_engine_64_fu_4681_ap_start_reg <= 1'b1;
        end else if ((grp_compute_engine_64_fu_4681_ap_ready == 1'b1)) begin
            grp_compute_engine_64_fu_4681_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_compute_engine_64_fu_4690_ap_start_reg <= 1'b0;
    end else begin
        if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln505_fu_5886_p2 == 1'd0)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln505_reg_10077 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln505_reg_10077 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage4_11001) & (icmp_ln505_reg_10077 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln505_reg_10077 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
            grp_compute_engine_64_fu_4690_ap_start_reg <= 1'b1;
        end else if ((grp_compute_engine_64_fu_4690_ap_ready == 1'b1)) begin
            grp_compute_engine_64_fu_4690_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_compute_engine_64_fu_4699_ap_start_reg <= 1'b0;
    end else begin
        if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln505_fu_5886_p2 == 1'd0)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln505_reg_10077 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln505_reg_10077 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage4_11001) & (icmp_ln505_reg_10077 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln505_reg_10077 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
            grp_compute_engine_64_fu_4699_ap_start_reg <= 1'b1;
        end else if ((grp_compute_engine_64_fu_4699_ap_ready == 1'b1)) begin
            grp_compute_engine_64_fu_4699_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_compute_engine_64_fu_4708_ap_start_reg <= 1'b0;
    end else begin
        if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln505_fu_5886_p2 == 1'd0)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln505_reg_10077 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln505_reg_10077 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage4_11001) & (icmp_ln505_reg_10077 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln505_reg_10077 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
            grp_compute_engine_64_fu_4708_ap_start_reg <= 1'b1;
        end else if ((grp_compute_engine_64_fu_4708_ap_ready == 1'b1)) begin
            grp_compute_engine_64_fu_4708_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_compute_engine_64_fu_4717_ap_start_reg <= 1'b0;
    end else begin
        if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln505_fu_5886_p2 == 1'd0)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln505_reg_10077 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln505_reg_10077 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage4_11001) & (icmp_ln505_reg_10077 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln505_reg_10077 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
            grp_compute_engine_64_fu_4717_ap_start_reg <= 1'b1;
        end else if ((grp_compute_engine_64_fu_4717_ap_ready == 1'b1)) begin
            grp_compute_engine_64_fu_4717_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_compute_engine_64_fu_4726_ap_start_reg <= 1'b0;
    end else begin
        if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln505_fu_5886_p2 == 1'd0)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln505_reg_10077 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln505_reg_10077 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage4_11001) & (icmp_ln505_reg_10077 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln505_reg_10077 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
            grp_compute_engine_64_fu_4726_ap_start_reg <= 1'b1;
        end else if ((grp_compute_engine_64_fu_4726_ap_ready == 1'b1)) begin
            grp_compute_engine_64_fu_4726_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_compute_engine_64_fu_4735_ap_start_reg <= 1'b0;
    end else begin
        if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln505_fu_5886_p2 == 1'd0)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln505_reg_10077 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln505_reg_10077 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage4_11001) & (icmp_ln505_reg_10077 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln505_reg_10077 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
            grp_compute_engine_64_fu_4735_ap_start_reg <= 1'b1;
        end else if ((grp_compute_engine_64_fu_4735_ap_ready == 1'b1)) begin
            grp_compute_engine_64_fu_4735_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_compute_engine_64_fu_4744_ap_start_reg <= 1'b0;
    end else begin
        if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln505_fu_5886_p2 == 1'd0)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln505_reg_10077 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln505_reg_10077 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage4_11001) & (icmp_ln505_reg_10077 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln505_reg_10077 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
            grp_compute_engine_64_fu_4744_ap_start_reg <= 1'b1;
        end else if ((grp_compute_engine_64_fu_4744_ap_ready == 1'b1)) begin
            grp_compute_engine_64_fu_4744_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_compute_engine_64_fu_4753_ap_start_reg <= 1'b0;
    end else begin
        if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln505_fu_5886_p2 == 1'd0)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln505_reg_10077 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln505_reg_10077 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage4_11001) & (icmp_ln505_reg_10077 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln505_reg_10077 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
            grp_compute_engine_64_fu_4753_ap_start_reg <= 1'b1;
        end else if ((grp_compute_engine_64_fu_4753_ap_ready == 1'b1)) begin
            grp_compute_engine_64_fu_4753_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_compute_engine_64_fu_4762_ap_start_reg <= 1'b0;
    end else begin
        if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln505_fu_5886_p2 == 1'd0)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln505_reg_10077 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln505_reg_10077 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage4_11001) & (icmp_ln505_reg_10077 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln505_reg_10077 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
            grp_compute_engine_64_fu_4762_ap_start_reg <= 1'b1;
        end else if ((grp_compute_engine_64_fu_4762_ap_ready == 1'b1)) begin
            grp_compute_engine_64_fu_4762_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_compute_engine_64_fu_4771_ap_start_reg <= 1'b0;
    end else begin
        if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln505_fu_5886_p2 == 1'd0)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln505_reg_10077 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln505_reg_10077 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage4_11001) & (icmp_ln505_reg_10077 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln505_reg_10077 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
            grp_compute_engine_64_fu_4771_ap_start_reg <= 1'b1;
        end else if ((grp_compute_engine_64_fu_4771_ap_ready == 1'b1)) begin
            grp_compute_engine_64_fu_4771_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_compute_engine_64_fu_4780_ap_start_reg <= 1'b0;
    end else begin
        if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln505_fu_5886_p2 == 1'd0)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln505_reg_10077 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln505_reg_10077 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage4_11001) & (icmp_ln505_reg_10077 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln505_reg_10077 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
            grp_compute_engine_64_fu_4780_ap_start_reg <= 1'b1;
        end else if ((grp_compute_engine_64_fu_4780_ap_ready == 1'b1)) begin
            grp_compute_engine_64_fu_4780_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_compute_engine_64_fu_4789_ap_start_reg <= 1'b0;
    end else begin
        if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln505_fu_5886_p2 == 1'd0)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln505_reg_10077 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln505_reg_10077 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage4_11001) & (icmp_ln505_reg_10077 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln505_reg_10077 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
            grp_compute_engine_64_fu_4789_ap_start_reg <= 1'b1;
        end else if ((grp_compute_engine_64_fu_4789_ap_ready == 1'b1)) begin
            grp_compute_engine_64_fu_4789_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_compute_engine_64_fu_4798_ap_start_reg <= 1'b0;
    end else begin
        if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln505_fu_5886_p2 == 1'd0)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln505_reg_10077 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln505_reg_10077 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage4_11001) & (icmp_ln505_reg_10077 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln505_reg_10077 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
            grp_compute_engine_64_fu_4798_ap_start_reg <= 1'b1;
        end else if ((grp_compute_engine_64_fu_4798_ap_ready == 1'b1)) begin
            grp_compute_engine_64_fu_4798_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_compute_engine_64_fu_4807_ap_start_reg <= 1'b0;
    end else begin
        if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln505_fu_5886_p2 == 1'd0)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln505_reg_10077 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln505_reg_10077 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage4_11001) & (icmp_ln505_reg_10077 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln505_reg_10077 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
            grp_compute_engine_64_fu_4807_ap_start_reg <= 1'b1;
        end else if ((grp_compute_engine_64_fu_4807_ap_ready == 1'b1)) begin
            grp_compute_engine_64_fu_4807_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_compute_engine_64_fu_4816_ap_start_reg <= 1'b0;
    end else begin
        if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln505_fu_5886_p2 == 1'd0)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln505_reg_10077 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln505_reg_10077 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage4_11001) & (icmp_ln505_reg_10077 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln505_reg_10077 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
            grp_compute_engine_64_fu_4816_ap_start_reg <= 1'b1;
        end else if ((grp_compute_engine_64_fu_4816_ap_ready == 1'b1)) begin
            grp_compute_engine_64_fu_4816_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_compute_engine_64_fu_4825_ap_start_reg <= 1'b0;
    end else begin
        if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln505_fu_5886_p2 == 1'd0)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln505_reg_10077 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln505_reg_10077 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage4_11001) & (icmp_ln505_reg_10077 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln505_reg_10077 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
            grp_compute_engine_64_fu_4825_ap_start_reg <= 1'b1;
        end else if ((grp_compute_engine_64_fu_4825_ap_ready == 1'b1)) begin
            grp_compute_engine_64_fu_4825_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_compute_engine_64_fu_4855_ap_start_reg <= 1'b0;
    end else begin
        if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln505_reg_10077 == 1'd0)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln505_reg_10077 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln505_reg_10077 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage4_11001) & (icmp_ln505_reg_10077 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln505_reg_10077 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
            grp_compute_engine_64_fu_4855_ap_start_reg <= 1'b1;
        end else if ((grp_compute_engine_64_fu_4855_ap_ready == 1'b1)) begin
            grp_compute_engine_64_fu_4855_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_compute_engine_64_fu_4864_ap_start_reg <= 1'b0;
    end else begin
        if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln505_reg_10077 == 1'd0)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln505_reg_10077 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln505_reg_10077 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage4_11001) & (icmp_ln505_reg_10077 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln505_reg_10077 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
            grp_compute_engine_64_fu_4864_ap_start_reg <= 1'b1;
        end else if ((grp_compute_engine_64_fu_4864_ap_ready == 1'b1)) begin
            grp_compute_engine_64_fu_4864_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_compute_engine_64_fu_4872_ap_start_reg <= 1'b0;
    end else begin
        if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln505_reg_10077 == 1'd0)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln505_reg_10077 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln505_reg_10077 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage4_11001) & (icmp_ln505_reg_10077 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln505_reg_10077 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
            grp_compute_engine_64_fu_4872_ap_start_reg <= 1'b1;
        end else if ((grp_compute_engine_64_fu_4872_ap_ready == 1'b1)) begin
            grp_compute_engine_64_fu_4872_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_compute_engine_64_fu_4881_ap_start_reg <= 1'b0;
    end else begin
        if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln505_reg_10077 == 1'd0)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln505_reg_10077 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln505_reg_10077 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage4_11001) & (icmp_ln505_reg_10077 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln505_reg_10077 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
            grp_compute_engine_64_fu_4881_ap_start_reg <= 1'b1;
        end else if ((grp_compute_engine_64_fu_4881_ap_ready == 1'b1)) begin
            grp_compute_engine_64_fu_4881_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_compute_engine_64_fu_4890_ap_start_reg <= 1'b0;
    end else begin
        if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln505_reg_10077 == 1'd0)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln505_reg_10077 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln505_reg_10077 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage4_11001) & (icmp_ln505_reg_10077 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln505_reg_10077 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
            grp_compute_engine_64_fu_4890_ap_start_reg <= 1'b1;
        end else if ((grp_compute_engine_64_fu_4890_ap_ready == 1'b1)) begin
            grp_compute_engine_64_fu_4890_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_compute_engine_64_fu_4898_ap_start_reg <= 1'b0;
    end else begin
        if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln505_reg_10077 == 1'd0)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln505_reg_10077 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln505_reg_10077 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage4_11001) & (icmp_ln505_reg_10077 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln505_reg_10077 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
            grp_compute_engine_64_fu_4898_ap_start_reg <= 1'b1;
        end else if ((grp_compute_engine_64_fu_4898_ap_ready == 1'b1)) begin
            grp_compute_engine_64_fu_4898_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_compute_engine_64_fu_4907_ap_start_reg <= 1'b0;
    end else begin
        if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln505_reg_10077 == 1'd0)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln505_reg_10077 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln505_reg_10077 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage4_11001) & (icmp_ln505_reg_10077 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln505_reg_10077 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
            grp_compute_engine_64_fu_4907_ap_start_reg <= 1'b1;
        end else if ((grp_compute_engine_64_fu_4907_ap_ready == 1'b1)) begin
            grp_compute_engine_64_fu_4907_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_compute_engine_64_fu_4916_ap_start_reg <= 1'b0;
    end else begin
        if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln505_reg_10077 == 1'd0)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln505_reg_10077 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln505_reg_10077 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage4_11001) & (icmp_ln505_reg_10077 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln505_reg_10077 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
            grp_compute_engine_64_fu_4916_ap_start_reg <= 1'b1;
        end else if ((grp_compute_engine_64_fu_4916_ap_ready == 1'b1)) begin
            grp_compute_engine_64_fu_4916_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_compute_engine_64_fu_4924_ap_start_reg <= 1'b0;
    end else begin
        if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln505_reg_10077 == 1'd0)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln505_reg_10077 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln505_reg_10077 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage4_11001) & (icmp_ln505_reg_10077 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln505_reg_10077 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
            grp_compute_engine_64_fu_4924_ap_start_reg <= 1'b1;
        end else if ((grp_compute_engine_64_fu_4924_ap_ready == 1'b1)) begin
            grp_compute_engine_64_fu_4924_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_compute_engine_64_fu_4933_ap_start_reg <= 1'b0;
    end else begin
        if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln505_reg_10077 == 1'd0)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln505_reg_10077 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln505_reg_10077 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage4_11001) & (icmp_ln505_reg_10077 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln505_reg_10077 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
            grp_compute_engine_64_fu_4933_ap_start_reg <= 1'b1;
        end else if ((grp_compute_engine_64_fu_4933_ap_ready == 1'b1)) begin
            grp_compute_engine_64_fu_4933_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_compute_engine_64_fu_4942_ap_start_reg <= 1'b0;
    end else begin
        if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln505_reg_10077 == 1'd0)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln505_reg_10077 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln505_reg_10077 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage4_11001) & (icmp_ln505_reg_10077 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln505_reg_10077 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
            grp_compute_engine_64_fu_4942_ap_start_reg <= 1'b1;
        end else if ((grp_compute_engine_64_fu_4942_ap_ready == 1'b1)) begin
            grp_compute_engine_64_fu_4942_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_compute_engine_64_fu_4950_ap_start_reg <= 1'b0;
    end else begin
        if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln505_reg_10077 == 1'd0)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln505_reg_10077 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln505_reg_10077 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage4_11001) & (icmp_ln505_reg_10077 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln505_reg_10077 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
            grp_compute_engine_64_fu_4950_ap_start_reg <= 1'b1;
        end else if ((grp_compute_engine_64_fu_4950_ap_ready == 1'b1)) begin
            grp_compute_engine_64_fu_4950_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_compute_engine_64_fu_4959_ap_start_reg <= 1'b0;
    end else begin
        if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln505_reg_10077 == 1'd0)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln505_reg_10077 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln505_reg_10077 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage4_11001) & (icmp_ln505_reg_10077 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln505_reg_10077 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
            grp_compute_engine_64_fu_4959_ap_start_reg <= 1'b1;
        end else if ((grp_compute_engine_64_fu_4959_ap_ready == 1'b1)) begin
            grp_compute_engine_64_fu_4959_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_compute_engine_64_fu_4968_ap_start_reg <= 1'b0;
    end else begin
        if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln505_reg_10077 == 1'd0)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln505_reg_10077 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln505_reg_10077 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage4_11001) & (icmp_ln505_reg_10077 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln505_reg_10077 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
            grp_compute_engine_64_fu_4968_ap_start_reg <= 1'b1;
        end else if ((grp_compute_engine_64_fu_4968_ap_ready == 1'b1)) begin
            grp_compute_engine_64_fu_4968_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_compute_engine_64_fu_4976_ap_start_reg <= 1'b0;
    end else begin
        if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln505_reg_10077 == 1'd0)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln505_reg_10077 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln505_reg_10077 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage4_11001) & (icmp_ln505_reg_10077 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln505_reg_10077 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
            grp_compute_engine_64_fu_4976_ap_start_reg <= 1'b1;
        end else if ((grp_compute_engine_64_fu_4976_ap_ready == 1'b1)) begin
            grp_compute_engine_64_fu_4976_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_compute_engine_64_fu_4985_ap_start_reg <= 1'b0;
    end else begin
        if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln505_reg_10077 == 1'd0)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln505_reg_10077 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln505_reg_10077 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage4_11001) & (icmp_ln505_reg_10077 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln505_reg_10077 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
            grp_compute_engine_64_fu_4985_ap_start_reg <= 1'b1;
        end else if ((grp_compute_engine_64_fu_4985_ap_ready == 1'b1)) begin
            grp_compute_engine_64_fu_4985_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_compute_engine_64_fu_4994_ap_start_reg <= 1'b0;
    end else begin
        if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln505_reg_10077 == 1'd0)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln505_reg_10077 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln505_reg_10077 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage4_11001) & (icmp_ln505_reg_10077 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln505_reg_10077 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
            grp_compute_engine_64_fu_4994_ap_start_reg <= 1'b1;
        end else if ((grp_compute_engine_64_fu_4994_ap_ready == 1'b1)) begin
            grp_compute_engine_64_fu_4994_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_compute_engine_64_fu_5002_ap_start_reg <= 1'b0;
    end else begin
        if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln505_reg_10077 == 1'd0)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln505_reg_10077 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln505_reg_10077 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage4_11001) & (icmp_ln505_reg_10077 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln505_reg_10077 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
            grp_compute_engine_64_fu_5002_ap_start_reg <= 1'b1;
        end else if ((grp_compute_engine_64_fu_5002_ap_ready == 1'b1)) begin
            grp_compute_engine_64_fu_5002_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_compute_engine_64_fu_5011_ap_start_reg <= 1'b0;
    end else begin
        if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln505_reg_10077 == 1'd0)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln505_reg_10077 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln505_reg_10077 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage4_11001) & (icmp_ln505_reg_10077 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln505_reg_10077 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
            grp_compute_engine_64_fu_5011_ap_start_reg <= 1'b1;
        end else if ((grp_compute_engine_64_fu_5011_ap_ready == 1'b1)) begin
            grp_compute_engine_64_fu_5011_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_compute_engine_64_fu_5020_ap_start_reg <= 1'b0;
    end else begin
        if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln505_reg_10077 == 1'd0)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln505_reg_10077 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln505_reg_10077 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage4_11001) & (icmp_ln505_reg_10077 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln505_reg_10077 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
            grp_compute_engine_64_fu_5020_ap_start_reg <= 1'b1;
        end else if ((grp_compute_engine_64_fu_5020_ap_ready == 1'b1)) begin
            grp_compute_engine_64_fu_5020_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_compute_engine_64_fu_5028_ap_start_reg <= 1'b0;
    end else begin
        if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln505_reg_10077 == 1'd0)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln505_reg_10077 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln505_reg_10077 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage4_11001) & (icmp_ln505_reg_10077 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln505_reg_10077 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
            grp_compute_engine_64_fu_5028_ap_start_reg <= 1'b1;
        end else if ((grp_compute_engine_64_fu_5028_ap_ready == 1'b1)) begin
            grp_compute_engine_64_fu_5028_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_compute_engine_64_fu_5037_ap_start_reg <= 1'b0;
    end else begin
        if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln505_reg_10077 == 1'd0)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln505_reg_10077 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln505_reg_10077 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage4_11001) & (icmp_ln505_reg_10077 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln505_reg_10077 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
            grp_compute_engine_64_fu_5037_ap_start_reg <= 1'b1;
        end else if ((grp_compute_engine_64_fu_5037_ap_ready == 1'b1)) begin
            grp_compute_engine_64_fu_5037_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_compute_engine_64_fu_5046_ap_start_reg <= 1'b0;
    end else begin
        if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln505_reg_10077 == 1'd0)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln505_reg_10077 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln505_reg_10077 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage4_11001) & (icmp_ln505_reg_10077 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln505_reg_10077 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
            grp_compute_engine_64_fu_5046_ap_start_reg <= 1'b1;
        end else if ((grp_compute_engine_64_fu_5046_ap_ready == 1'b1)) begin
            grp_compute_engine_64_fu_5046_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_compute_engine_64_fu_5054_ap_start_reg <= 1'b0;
    end else begin
        if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln505_reg_10077 == 1'd0)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln505_reg_10077 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln505_reg_10077 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage4_11001) & (icmp_ln505_reg_10077 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln505_reg_10077 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
            grp_compute_engine_64_fu_5054_ap_start_reg <= 1'b1;
        end else if ((grp_compute_engine_64_fu_5054_ap_ready == 1'b1)) begin
            grp_compute_engine_64_fu_5054_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_compute_engine_64_fu_5063_ap_start_reg <= 1'b0;
    end else begin
        if ((((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln505_reg_10077 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln505_reg_10077 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage4_11001) & (icmp_ln505_reg_10077 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln505_reg_10077 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
            grp_compute_engine_64_fu_5063_ap_start_reg <= 1'b1;
        end else if ((grp_compute_engine_64_fu_5063_ap_ready == 1'b1)) begin
            grp_compute_engine_64_fu_5063_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_compute_engine_64_fu_5072_ap_start_reg <= 1'b0;
    end else begin
        if ((((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln505_reg_10077 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln505_reg_10077 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage4_11001) & (icmp_ln505_reg_10077 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln505_reg_10077 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
            grp_compute_engine_64_fu_5072_ap_start_reg <= 1'b1;
        end else if ((grp_compute_engine_64_fu_5072_ap_ready == 1'b1)) begin
            grp_compute_engine_64_fu_5072_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln505_reg_10077 == 1'd0))) begin
        col0_0_reg_4535 <= col_reg_10158;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        col0_0_reg_4535 <= 3'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln505_reg_10077 == 1'd0))) begin
        indvar_flatten_reg_4513 <= add_ln505_1_reg_10081;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        indvar_flatten_reg_4513 <= 6'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage4_11001) & (icmp_ln505_reg_10077 == 1'd0))) begin
        reg_5779 <= weight_buf_3x3_V_28_q1;
    end else if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln505_reg_10077 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln505_reg_10077 == 1'd0)))) begin
        reg_5779 <= weight_buf_3x3_V_28_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln505_reg_10077 == 1'd0))) begin
        row0_0_reg_4524 <= select_ln505_9_reg_10153;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        row0_0_reg_4524 <= 3'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        add_ln505_1_reg_10081 <= add_ln505_1_fu_5891_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln505_fu_5886_p2 == 1'd0))) begin
        add_ln505_reg_10096 <= add_ln505_fu_5949_p2;
        col_2_reg_10163 <= col_2_fu_6085_p3;
        select_ln505_1_reg_10086 <= select_ln505_1_fu_5941_p3;
        select_ln505_2_reg_10104 <= select_ln505_2_fu_5961_p3;
        select_ln505_3_reg_10111 <= select_ln505_3_fu_5975_p3;
        select_ln505_4_reg_10118 <= select_ln505_4_fu_5989_p3;
        select_ln505_5_reg_10125 <= select_ln505_5_fu_6003_p3;
        select_ln505_6_reg_10132 <= select_ln505_6_fu_6017_p3;
        select_ln505_7_reg_10139 <= select_ln505_7_fu_6031_p3;
        select_ln505_8_reg_10146 <= select_ln505_8_fu_6045_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln505_reg_10077_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        bn_bias_V102_load_reg_11466 <= bn_bias_V102_q0;
        bn_bias_V103_load_reg_11481 <= bn_bias_V103_q0;
        bn_bias_V104_load_reg_11496 <= bn_bias_V104_q0;
        bn_bias_V105_load_reg_11511 <= bn_bias_V105_q0;
        bn_bias_V106_load_reg_11526 <= bn_bias_V106_q0;
        bn_bias_V107_load_reg_11541 <= bn_bias_V107_q0;
        bn_bias_V108_load_reg_11556 <= bn_bias_V108_q0;
        bn_bias_V109_load_reg_11571 <= bn_bias_V109_q0;
        bn_bias_V110_load_reg_11586 <= bn_bias_V110_q0;
        bn_bias_V111_load_reg_11601 <= bn_bias_V111_q0;
        bn_bias_V112_load_reg_11616 <= bn_bias_V112_q0;
        bn_bias_V113_load_reg_11631 <= bn_bias_V113_q0;
        bn_bias_V114_load_reg_11646 <= bn_bias_V114_q0;
        bn_bias_V_load_reg_11451 <= bn_bias_V_q0;
        bn_weights_V71_load_reg_11461 <= bn_weights_V71_q0;
        bn_weights_V72_load_reg_11476 <= bn_weights_V72_q0;
        bn_weights_V73_load_reg_11491 <= bn_weights_V73_q0;
        bn_weights_V74_load_reg_11506 <= bn_weights_V74_q0;
        bn_weights_V75_load_reg_11521 <= bn_weights_V75_q0;
        bn_weights_V76_load_reg_11536 <= bn_weights_V76_q0;
        bn_weights_V77_load_reg_11551 <= bn_weights_V77_q0;
        bn_weights_V78_load_reg_11566 <= bn_weights_V78_q0;
        bn_weights_V79_load_reg_11581 <= bn_weights_V79_q0;
        bn_weights_V80_load_reg_11596 <= bn_weights_V80_q0;
        bn_weights_V81_load_reg_11611 <= bn_weights_V81_q0;
        bn_weights_V82_load_reg_11626 <= bn_weights_V82_q0;
        bn_weights_V83_load_reg_11641 <= bn_weights_V83_q0;
        bn_weights_V_load_reg_11446 <= bn_weights_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln505_reg_10077_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        bn_bias_V115_load_reg_12571 <= bn_bias_V115_q0;
        bn_bias_V116_load_reg_12601 <= bn_bias_V116_q0;
        bn_bias_V117_load_reg_12631 <= bn_bias_V117_q0;
        bn_bias_V118_load_reg_12661 <= bn_bias_V118_q0;
        bn_bias_V119_load_reg_12691 <= bn_bias_V119_q0;
        bn_bias_V120_load_reg_12721 <= bn_bias_V120_q0;
        bn_bias_V121_load_reg_12751 <= bn_bias_V121_q0;
        bn_bias_V122_load_reg_12776 <= bn_bias_V122_q0;
        bn_bias_V123_load_reg_12786 <= bn_bias_V123_q0;
        bn_bias_V124_load_reg_12796 <= bn_bias_V124_q0;
        bn_bias_V125_load_reg_12806 <= bn_bias_V125_q0;
        bn_bias_V126_load_reg_12816 <= bn_bias_V126_q0;
        bn_bias_V127_load_reg_12826 <= bn_bias_V127_q0;
        bn_bias_V128_load_reg_12836 <= bn_bias_V128_q0;
        bn_bias_V129_load_reg_12846 <= bn_bias_V129_q0;
        bn_bias_V130_load_reg_12856 <= bn_bias_V130_q0;
        bn_bias_V131_load_reg_12866 <= bn_bias_V131_q0;
        bn_bias_V132_load_reg_12876 <= bn_bias_V132_q0;
        bn_weights_V100_load_reg_12861 <= bn_weights_V100_q0;
        bn_weights_V101_load_reg_12871 <= bn_weights_V101_q0;
        bn_weights_V84_load_reg_12566 <= bn_weights_V84_q0;
        bn_weights_V85_load_reg_12596 <= bn_weights_V85_q0;
        bn_weights_V86_load_reg_12626 <= bn_weights_V86_q0;
        bn_weights_V87_load_reg_12656 <= bn_weights_V87_q0;
        bn_weights_V88_load_reg_12686 <= bn_weights_V88_q0;
        bn_weights_V89_load_reg_12716 <= bn_weights_V89_q0;
        bn_weights_V90_load_reg_12746 <= bn_weights_V90_q0;
        bn_weights_V91_load_reg_12771 <= bn_weights_V91_q0;
        bn_weights_V92_load_reg_12781 <= bn_weights_V92_q0;
        bn_weights_V93_load_reg_12791 <= bn_weights_V93_q0;
        bn_weights_V94_load_reg_12801 <= bn_weights_V94_q0;
        bn_weights_V95_load_reg_12811 <= bn_weights_V95_q0;
        bn_weights_V96_load_reg_12821 <= bn_weights_V96_q0;
        bn_weights_V97_load_reg_12831 <= bn_weights_V97_q0;
        bn_weights_V98_load_reg_12841 <= bn_weights_V98_q0;
        bn_weights_V99_load_reg_12851 <= bn_weights_V99_q0;
        relu_shiftx_V133_loa_reg_12366 <= relu_shiftx_V133_q0;
        relu_shiftx_V134_loa_reg_12381 <= relu_shiftx_V134_q0;
        relu_shiftx_V135_loa_reg_12396 <= relu_shiftx_V135_q0;
        relu_shiftx_V136_loa_reg_12411 <= relu_shiftx_V136_q0;
        relu_shiftx_V137_loa_reg_12426 <= relu_shiftx_V137_q0;
        relu_shiftx_V138_loa_reg_12441 <= relu_shiftx_V138_q0;
        relu_shiftx_V139_loa_reg_12456 <= relu_shiftx_V139_q0;
        relu_shiftx_V140_loa_reg_12471 <= relu_shiftx_V140_q0;
        relu_shiftx_V141_loa_reg_12486 <= relu_shiftx_V141_q0;
        relu_shiftx_V142_loa_reg_12501 <= relu_shiftx_V142_q0;
        relu_shiftx_V143_loa_reg_12516 <= relu_shiftx_V143_q0;
        relu_shiftx_V144_loa_reg_12531 <= relu_shiftx_V144_q0;
        relu_shiftx_V145_loa_reg_12546 <= relu_shiftx_V145_q0;
        relu_shiftx_V146_loa_reg_12576 <= relu_shiftx_V146_q0;
        relu_shiftx_V147_loa_reg_12606 <= relu_shiftx_V147_q0;
        relu_shiftx_V148_loa_reg_12636 <= relu_shiftx_V148_q0;
        relu_shiftx_V149_loa_reg_12666 <= relu_shiftx_V149_q0;
        relu_shiftx_V150_loa_reg_12696 <= relu_shiftx_V150_q0;
        relu_shiftx_V151_loa_reg_12726 <= relu_shiftx_V151_q0;
        relu_shiftx_V152_loa_reg_12756 <= relu_shiftx_V152_q0;
        relu_shiftx_V_load_reg_12351 <= relu_shiftx_V_q0;
        relu_shifty_V164_loa_reg_12371 <= relu_shifty_V164_q0;
        relu_shifty_V165_loa_reg_12386 <= relu_shifty_V165_q0;
        relu_shifty_V166_loa_reg_12401 <= relu_shifty_V166_q0;
        relu_shifty_V167_loa_reg_12416 <= relu_shifty_V167_q0;
        relu_shifty_V168_loa_reg_12431 <= relu_shifty_V168_q0;
        relu_shifty_V169_loa_reg_12446 <= relu_shifty_V169_q0;
        relu_shifty_V170_loa_reg_12461 <= relu_shifty_V170_q0;
        relu_shifty_V171_loa_reg_12476 <= relu_shifty_V171_q0;
        relu_shifty_V172_loa_reg_12491 <= relu_shifty_V172_q0;
        relu_shifty_V173_loa_reg_12506 <= relu_shifty_V173_q0;
        relu_shifty_V174_loa_reg_12521 <= relu_shifty_V174_q0;
        relu_shifty_V175_loa_reg_12536 <= relu_shifty_V175_q0;
        relu_shifty_V176_loa_reg_12551 <= relu_shifty_V176_q0;
        relu_shifty_V177_loa_reg_12581 <= relu_shifty_V177_q0;
        relu_shifty_V178_loa_reg_12611 <= relu_shifty_V178_q0;
        relu_shifty_V179_loa_reg_12641 <= relu_shifty_V179_q0;
        relu_shifty_V180_loa_reg_12671 <= relu_shifty_V180_q0;
        relu_shifty_V181_loa_reg_12701 <= relu_shifty_V181_q0;
        relu_shifty_V182_loa_reg_12731 <= relu_shifty_V182_q0;
        relu_shifty_V183_loa_reg_12761 <= relu_shifty_V183_q0;
        relu_shifty_V_load_reg_12356 <= relu_shifty_V_q0;
        relu_weights_V195_lo_reg_12376 <= relu_weights_V195_q0;
        relu_weights_V196_lo_reg_12391 <= relu_weights_V196_q0;
        relu_weights_V197_lo_reg_12406 <= relu_weights_V197_q0;
        relu_weights_V198_lo_reg_12421 <= relu_weights_V198_q0;
        relu_weights_V199_lo_reg_12436 <= relu_weights_V199_q0;
        relu_weights_V200_lo_reg_12451 <= relu_weights_V200_q0;
        relu_weights_V201_lo_reg_12466 <= relu_weights_V201_q0;
        relu_weights_V202_lo_reg_12481 <= relu_weights_V202_q0;
        relu_weights_V203_lo_reg_12496 <= relu_weights_V203_q0;
        relu_weights_V204_lo_reg_12511 <= relu_weights_V204_q0;
        relu_weights_V205_lo_reg_12526 <= relu_weights_V205_q0;
        relu_weights_V206_lo_reg_12541 <= relu_weights_V206_q0;
        relu_weights_V207_lo_reg_12556 <= relu_weights_V207_q0;
        relu_weights_V208_lo_reg_12586 <= relu_weights_V208_q0;
        relu_weights_V209_lo_reg_12616 <= relu_weights_V209_q0;
        relu_weights_V210_lo_reg_12646 <= relu_weights_V210_q0;
        relu_weights_V211_lo_reg_12676 <= relu_weights_V211_q0;
        relu_weights_V212_lo_reg_12706 <= relu_weights_V212_q0;
        relu_weights_V213_lo_reg_12736 <= relu_weights_V213_q0;
        relu_weights_V214_lo_reg_12766 <= relu_weights_V214_q0;
        relu_weights_V_load_reg_12361 <= relu_weights_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        col_2_reg_10163_pp0_iter1_reg <= col_2_reg_10163;
        col_2_reg_10163_pp0_iter2_reg <= col_2_reg_10163_pp0_iter1_reg;
        icmp_ln505_reg_10077 <= icmp_ln505_fu_5886_p2;
        icmp_ln505_reg_10077_pp0_iter1_reg <= icmp_ln505_reg_10077;
        icmp_ln505_reg_10077_pp0_iter2_reg <= icmp_ln505_reg_10077_pp0_iter1_reg;
        icmp_ln505_reg_10077_pp0_iter3_reg <= icmp_ln505_reg_10077_pp0_iter2_reg;
        icmp_ln505_reg_10077_pp0_iter4_reg <= icmp_ln505_reg_10077_pp0_iter3_reg;
        select_ln505_1_reg_10086_pp0_iter1_reg <= select_ln505_1_reg_10086;
        select_ln505_1_reg_10086_pp0_iter2_reg <= select_ln505_1_reg_10086_pp0_iter1_reg;
        tmp4_V_0_20_reg_11386_pp0_iter2_reg <= tmp4_V_0_20_reg_11386;
        tmp4_V_0_21_reg_11391_pp0_iter2_reg <= tmp4_V_0_21_reg_11391;
        tmp4_V_0_22_reg_11396_pp0_iter2_reg <= tmp4_V_0_22_reg_11396;
        tmp4_V_0_23_reg_11401_pp0_iter2_reg <= tmp4_V_0_23_reg_11401;
        tmp4_V_0_24_reg_11406_pp0_iter2_reg <= tmp4_V_0_24_reg_11406;
        tmp4_V_0_25_reg_11411_pp0_iter2_reg <= tmp4_V_0_25_reg_11411;
        tmp4_V_0_26_reg_11416_pp0_iter2_reg <= tmp4_V_0_26_reg_11416;
        tmp4_V_0_27_reg_11421_pp0_iter2_reg <= tmp4_V_0_27_reg_11421;
        tmp4_V_0_28_reg_11426_pp0_iter2_reg <= tmp4_V_0_28_reg_11426;
        tmp4_V_0_29_reg_11431_pp0_iter2_reg <= tmp4_V_0_29_reg_11431;
        tmp4_V_0_30_reg_11436_pp0_iter2_reg <= tmp4_V_0_30_reg_11436;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln505_fu_5886_p2 == 1'd0))) begin
        col_reg_10158 <= col_fu_6061_p2;
        select_ln505_9_reg_10153 <= select_ln505_9_fu_6053_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        icmp_ln500_reg_9260 <= icmp_ln500_fu_5791_p2;
        select_ln477_reg_10072[0] <= select_ln477_fu_5805_p3[0];
select_ln477_reg_10072[5] <= select_ln477_fu_5805_p3[5];
        select_ln500_reg_9267[1 : 0] <= select_ln500_fu_5797_p3[1 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage4_11001) & (icmp_ln505_reg_10077 == 1'd0))) begin
        p_036_10_reg_10996 <= grp_compute_engine_64_fu_4864_ap_return;
        p_036_11_reg_11011 <= grp_compute_engine_64_fu_4890_ap_return;
        p_036_12_reg_11026 <= grp_compute_engine_64_fu_4916_ap_return;
        p_036_13_reg_11041 <= grp_compute_engine_64_fu_4942_ap_return;
        p_036_14_reg_11056 <= grp_compute_engine_64_fu_4968_ap_return;
        p_036_15_reg_11071 <= grp_compute_engine_64_fu_4994_ap_return;
        p_036_16_reg_11086 <= grp_compute_engine_64_fu_5020_ap_return;
        p_036_17_reg_11101 <= grp_compute_engine_64_fu_5046_ap_return;
        p_036_18_reg_11116 <= grp_compute_engine_64_fu_5072_ap_return;
        p_036_1_reg_10846 <= grp_compute_engine_64_fu_4573_ap_return;
        p_036_2_reg_10861 <= grp_compute_engine_64_fu_4600_ap_return;
        p_036_3_reg_10876 <= grp_compute_engine_64_fu_4627_ap_return;
        p_036_4_reg_10891 <= grp_compute_engine_64_fu_4654_ap_return;
        p_036_5_reg_10906 <= grp_compute_engine_64_fu_4681_ap_return;
        p_036_6_reg_10921 <= grp_compute_engine_64_fu_4708_ap_return;
        p_036_7_reg_10936 <= grp_compute_engine_64_fu_4735_ap_return;
        p_036_8_reg_10951 <= grp_compute_engine_64_fu_4762_ap_return;
        p_036_9_reg_10966 <= grp_compute_engine_64_fu_4789_ap_return;
        p_036_s_reg_10981 <= grp_compute_engine_64_fu_4816_ap_return;
        p_s_reg_10831 <= grp_compute_engine_64_fu_4546_ap_return;
        tmp2_V_0_10_reg_11001 <= grp_compute_engine_64_fu_4872_ap_return;
        tmp2_V_0_11_reg_11016 <= grp_compute_engine_64_fu_4898_ap_return;
        tmp2_V_0_12_reg_11031 <= grp_compute_engine_64_fu_4924_ap_return;
        tmp2_V_0_13_reg_11046 <= grp_compute_engine_64_fu_4950_ap_return;
        tmp2_V_0_14_reg_11061 <= grp_compute_engine_64_fu_4976_ap_return;
        tmp2_V_0_15_reg_11076 <= grp_compute_engine_64_fu_5002_ap_return;
        tmp2_V_0_16_reg_11091 <= grp_compute_engine_64_fu_5028_ap_return;
        tmp2_V_0_17_reg_11106 <= grp_compute_engine_64_fu_5054_ap_return;
        tmp2_V_0_1_reg_10851 <= grp_compute_engine_64_fu_4582_ap_return;
        tmp2_V_0_2_reg_10866 <= grp_compute_engine_64_fu_4609_ap_return;
        tmp2_V_0_3_reg_10881 <= grp_compute_engine_64_fu_4636_ap_return;
        tmp2_V_0_4_reg_10896 <= grp_compute_engine_64_fu_4663_ap_return;
        tmp2_V_0_5_reg_10911 <= grp_compute_engine_64_fu_4690_ap_return;
        tmp2_V_0_6_reg_10926 <= grp_compute_engine_64_fu_4717_ap_return;
        tmp2_V_0_7_reg_10941 <= grp_compute_engine_64_fu_4744_ap_return;
        tmp2_V_0_8_reg_10956 <= grp_compute_engine_64_fu_4771_ap_return;
        tmp2_V_0_9_reg_10971 <= grp_compute_engine_64_fu_4798_ap_return;
        tmp2_V_0_s_reg_10986 <= grp_compute_engine_64_fu_4825_ap_return;
        tmp2_V_reg_10836 <= grp_compute_engine_64_fu_4555_ap_return;
        tmp3_V_0_10_reg_11006 <= grp_compute_engine_64_fu_4881_ap_return;
        tmp3_V_0_11_reg_11021 <= grp_compute_engine_64_fu_4907_ap_return;
        tmp3_V_0_12_reg_11036 <= grp_compute_engine_64_fu_4933_ap_return;
        tmp3_V_0_13_reg_11051 <= grp_compute_engine_64_fu_4959_ap_return;
        tmp3_V_0_14_reg_11066 <= grp_compute_engine_64_fu_4985_ap_return;
        tmp3_V_0_15_reg_11081 <= grp_compute_engine_64_fu_5011_ap_return;
        tmp3_V_0_16_reg_11096 <= grp_compute_engine_64_fu_5037_ap_return;
        tmp3_V_0_17_reg_11111 <= grp_compute_engine_64_fu_5063_ap_return;
        tmp3_V_0_1_reg_10856 <= grp_compute_engine_64_fu_4591_ap_return;
        tmp3_V_0_2_reg_10871 <= grp_compute_engine_64_fu_4618_ap_return;
        tmp3_V_0_3_reg_10886 <= grp_compute_engine_64_fu_4645_ap_return;
        tmp3_V_0_4_reg_10901 <= grp_compute_engine_64_fu_4672_ap_return;
        tmp3_V_0_5_reg_10916 <= grp_compute_engine_64_fu_4699_ap_return;
        tmp3_V_0_6_reg_10931 <= grp_compute_engine_64_fu_4726_ap_return;
        tmp3_V_0_7_reg_10946 <= grp_compute_engine_64_fu_4753_ap_return;
        tmp3_V_0_8_reg_10961 <= grp_compute_engine_64_fu_4780_ap_return;
        tmp3_V_0_9_reg_10976 <= grp_compute_engine_64_fu_4807_ap_return;
        tmp3_V_0_s_reg_10991 <= grp_compute_engine_64_fu_4855_ap_return;
        tmp3_V_reg_10841 <= grp_compute_engine_64_fu_4564_ap_return;
        weight_buf_3x3_V_29_6_reg_11121 <= weight_buf_3x3_V_29_q0;
        weight_buf_3x3_V_29_7_reg_11126 <= weight_buf_3x3_V_29_q1;
        weight_buf_3x3_V_30_6_reg_11131 <= weight_buf_3x3_V_30_q0;
        weight_buf_3x3_V_30_7_reg_11136 <= weight_buf_3x3_V_30_q1;
        weight_buf_3x3_V_31_6_reg_11141 <= weight_buf_3x3_V_31_q0;
        weight_buf_3x3_V_31_7_reg_11146 <= weight_buf_3x3_V_31_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001))) begin
        p_036_13_reg_11041_pp0_iter1_reg <= p_036_13_reg_11041;
        p_036_14_reg_11056_pp0_iter1_reg <= p_036_14_reg_11056;
        p_036_15_reg_11071_pp0_iter1_reg <= p_036_15_reg_11071;
        p_036_16_reg_11086_pp0_iter1_reg <= p_036_16_reg_11086;
        p_036_17_reg_11101_pp0_iter1_reg <= p_036_17_reg_11101;
        p_036_18_reg_11116_pp0_iter1_reg <= p_036_18_reg_11116;
        tmp2_V_0_13_reg_11046_pp0_iter1_reg <= tmp2_V_0_13_reg_11046;
        tmp2_V_0_14_reg_11061_pp0_iter1_reg <= tmp2_V_0_14_reg_11061;
        tmp2_V_0_15_reg_11076_pp0_iter1_reg <= tmp2_V_0_15_reg_11076;
        tmp2_V_0_16_reg_11091_pp0_iter1_reg <= tmp2_V_0_16_reg_11091;
        tmp2_V_0_17_reg_11106_pp0_iter1_reg <= tmp2_V_0_17_reg_11106;
        tmp3_V_0_13_reg_11051_pp0_iter1_reg <= tmp3_V_0_13_reg_11051;
        tmp3_V_0_14_reg_11066_pp0_iter1_reg <= tmp3_V_0_14_reg_11066;
        tmp3_V_0_15_reg_11081_pp0_iter1_reg <= tmp3_V_0_15_reg_11081;
        tmp3_V_0_16_reg_11096_pp0_iter1_reg <= tmp3_V_0_16_reg_11096;
        tmp3_V_0_17_reg_11111_pp0_iter1_reg <= tmp3_V_0_17_reg_11111;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln505_reg_10077 == 1'd0))) begin
        p_036_19_reg_11361 <= grp_compute_engine_64_fu_4942_ap_return;
        tmp2_V_0_18_reg_11341 <= grp_compute_engine_64_fu_4907_ap_return;
        tmp2_V_0_19_reg_11366 <= grp_compute_engine_64_fu_4950_ap_return;
        tmp3_V_0_18_reg_11346 <= grp_compute_engine_64_fu_4916_ap_return;
        tmp3_V_0_19_reg_11371 <= grp_compute_engine_64_fu_4959_ap_return;
        tmp4_V_0_10_reg_11261 <= grp_compute_engine_64_fu_4744_ap_return;
        tmp4_V_0_11_reg_11271 <= grp_compute_engine_64_fu_4762_ap_return;
        tmp4_V_0_12_reg_11281 <= grp_compute_engine_64_fu_4780_ap_return;
        tmp4_V_0_13_reg_11291 <= grp_compute_engine_64_fu_4798_ap_return;
        tmp4_V_0_14_reg_11301 <= grp_compute_engine_64_fu_4816_ap_return;
        tmp4_V_0_15_reg_11311 <= grp_compute_engine_64_fu_4855_ap_return;
        tmp4_V_0_16_reg_11321 <= grp_compute_engine_64_fu_4872_ap_return;
        tmp4_V_0_17_reg_11331 <= grp_compute_engine_64_fu_4890_ap_return;
        tmp4_V_0_18_reg_11351 <= grp_compute_engine_64_fu_4924_ap_return;
        tmp4_V_0_19_reg_11376 <= grp_compute_engine_64_fu_4968_ap_return;
        tmp4_V_0_1_reg_11161 <= grp_compute_engine_64_fu_4564_ap_return;
        tmp4_V_0_20_reg_11386 <= grp_compute_engine_64_fu_4985_ap_return;
        tmp4_V_0_21_reg_11391 <= grp_compute_engine_64_fu_4994_ap_return;
        tmp4_V_0_22_reg_11396 <= grp_compute_engine_64_fu_5002_ap_return;
        tmp4_V_0_23_reg_11401 <= grp_compute_engine_64_fu_5011_ap_return;
        tmp4_V_0_24_reg_11406 <= grp_compute_engine_64_fu_5020_ap_return;
        tmp4_V_0_25_reg_11411 <= grp_compute_engine_64_fu_5028_ap_return;
        tmp4_V_0_26_reg_11416 <= grp_compute_engine_64_fu_5037_ap_return;
        tmp4_V_0_27_reg_11421 <= grp_compute_engine_64_fu_5046_ap_return;
        tmp4_V_0_28_reg_11426 <= grp_compute_engine_64_fu_5054_ap_return;
        tmp4_V_0_29_reg_11431 <= grp_compute_engine_64_fu_5063_ap_return;
        tmp4_V_0_2_reg_11171 <= grp_compute_engine_64_fu_4582_ap_return;
        tmp4_V_0_30_reg_11436 <= grp_compute_engine_64_fu_5072_ap_return;
        tmp4_V_0_3_reg_11181 <= grp_compute_engine_64_fu_4600_ap_return;
        tmp4_V_0_4_reg_11191 <= grp_compute_engine_64_fu_4618_ap_return;
        tmp4_V_0_5_reg_11201 <= grp_compute_engine_64_fu_4636_ap_return;
        tmp4_V_0_6_reg_11211 <= grp_compute_engine_64_fu_4654_ap_return;
        tmp4_V_0_7_reg_11221 <= grp_compute_engine_64_fu_4672_ap_return;
        tmp4_V_0_8_reg_11231 <= grp_compute_engine_64_fu_4690_ap_return;
        tmp4_V_0_9_reg_11241 <= grp_compute_engine_64_fu_4708_ap_return;
        tmp4_V_0_s_reg_11251 <= grp_compute_engine_64_fu_4726_ap_return;
        tmp4_V_reg_11151 <= grp_compute_engine_64_fu_4546_ap_return;
        tmp5_V_0_10_reg_11266 <= grp_compute_engine_64_fu_4753_ap_return;
        tmp5_V_0_11_reg_11276 <= grp_compute_engine_64_fu_4771_ap_return;
        tmp5_V_0_12_reg_11286 <= grp_compute_engine_64_fu_4789_ap_return;
        tmp5_V_0_13_reg_11296 <= grp_compute_engine_64_fu_4807_ap_return;
        tmp5_V_0_14_reg_11306 <= grp_compute_engine_64_fu_4825_ap_return;
        tmp5_V_0_15_reg_11316 <= grp_compute_engine_64_fu_4864_ap_return;
        tmp5_V_0_16_reg_11326 <= grp_compute_engine_64_fu_4881_ap_return;
        tmp5_V_0_17_reg_11336 <= grp_compute_engine_64_fu_4898_ap_return;
        tmp5_V_0_18_reg_11356 <= grp_compute_engine_64_fu_4933_ap_return;
        tmp5_V_0_19_reg_11381 <= grp_compute_engine_64_fu_4976_ap_return;
        tmp5_V_0_1_reg_11166 <= grp_compute_engine_64_fu_4573_ap_return;
        tmp5_V_0_2_reg_11176 <= grp_compute_engine_64_fu_4591_ap_return;
        tmp5_V_0_3_reg_11186 <= grp_compute_engine_64_fu_4609_ap_return;
        tmp5_V_0_4_reg_11196 <= grp_compute_engine_64_fu_4627_ap_return;
        tmp5_V_0_5_reg_11206 <= grp_compute_engine_64_fu_4645_ap_return;
        tmp5_V_0_6_reg_11216 <= grp_compute_engine_64_fu_4663_ap_return;
        tmp5_V_0_7_reg_11226 <= grp_compute_engine_64_fu_4681_ap_return;
        tmp5_V_0_8_reg_11236 <= grp_compute_engine_64_fu_4699_ap_return;
        tmp5_V_0_9_reg_11246 <= grp_compute_engine_64_fu_4717_ap_return;
        tmp5_V_0_s_reg_11256 <= grp_compute_engine_64_fu_4735_ap_return;
        tmp5_V_reg_11156 <= grp_compute_engine_64_fu_4555_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln505_reg_10077_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        p_036_20_reg_11686 <= grp_compute_engine_64_fu_4735_ap_return;
        p_036_21_reg_11711 <= grp_compute_engine_64_fu_4780_ap_return;
        p_036_22_reg_11736 <= grp_compute_engine_64_fu_4825_ap_return;
        p_036_23_reg_11761 <= grp_compute_engine_64_fu_4890_ap_return;
        p_036_24_reg_11786 <= grp_compute_engine_64_fu_4933_ap_return;
        p_036_25_reg_11811 <= grp_compute_engine_64_fu_4976_ap_return;
        p_036_26_reg_11836 <= grp_compute_engine_64_fu_5020_ap_return;
        p_036_27_reg_11861 <= grp_compute_engine_64_fu_5063_ap_return;
        tmp2_V_0_20_reg_11691 <= grp_compute_engine_64_fu_4744_ap_return;
        tmp2_V_0_21_reg_11716 <= grp_compute_engine_64_fu_4789_ap_return;
        tmp2_V_0_22_reg_11741 <= grp_compute_engine_64_fu_4855_ap_return;
        tmp2_V_0_23_reg_11766 <= grp_compute_engine_64_fu_4898_ap_return;
        tmp2_V_0_24_reg_11791 <= grp_compute_engine_64_fu_4942_ap_return;
        tmp2_V_0_25_reg_11816 <= grp_compute_engine_64_fu_4985_ap_return;
        tmp2_V_0_26_reg_11841 <= grp_compute_engine_64_fu_5028_ap_return;
        tmp2_V_0_27_reg_11866 <= grp_compute_engine_64_fu_5072_ap_return;
        tmp3_V_0_20_reg_11696 <= grp_compute_engine_64_fu_4753_ap_return;
        tmp3_V_0_21_reg_11721 <= grp_compute_engine_64_fu_4798_ap_return;
        tmp3_V_0_22_reg_11746 <= grp_compute_engine_64_fu_4864_ap_return;
        tmp3_V_0_23_reg_11771 <= grp_compute_engine_64_fu_4907_ap_return;
        tmp3_V_0_24_reg_11796 <= grp_compute_engine_64_fu_4950_ap_return;
        tmp3_V_0_25_reg_11821 <= grp_compute_engine_64_fu_4994_ap_return;
        tmp3_V_0_26_reg_11846 <= grp_compute_engine_64_fu_5037_ap_return;
        tmp5_V_0_20_reg_11701 <= grp_compute_engine_64_fu_4762_ap_return;
        tmp5_V_0_21_reg_11726 <= grp_compute_engine_64_fu_4807_ap_return;
        tmp5_V_0_22_reg_11751 <= grp_compute_engine_64_fu_4872_ap_return;
        tmp5_V_0_23_reg_11776 <= grp_compute_engine_64_fu_4916_ap_return;
        tmp5_V_0_24_reg_11801 <= grp_compute_engine_64_fu_4959_ap_return;
        tmp5_V_0_25_reg_11826 <= grp_compute_engine_64_fu_5002_ap_return;
        tmp5_V_0_26_reg_11851 <= grp_compute_engine_64_fu_5046_ap_return;
        tmp7_V_0_10_reg_11606 <= grp_compute_engine_64_fu_4645_ap_return;
        tmp7_V_0_11_reg_11621 <= grp_compute_engine_64_fu_4654_ap_return;
        tmp7_V_0_12_reg_11636 <= grp_compute_engine_64_fu_4663_ap_return;
        tmp7_V_0_13_reg_11651 <= grp_compute_engine_64_fu_4672_ap_return;
        tmp7_V_0_14_reg_11656 <= grp_compute_engine_64_fu_4681_ap_return;
        tmp7_V_0_15_reg_11661 <= grp_compute_engine_64_fu_4690_ap_return;
        tmp7_V_0_16_reg_11666 <= grp_compute_engine_64_fu_4699_ap_return;
        tmp7_V_0_17_reg_11671 <= grp_compute_engine_64_fu_4708_ap_return;
        tmp7_V_0_18_reg_11676 <= grp_compute_engine_64_fu_4717_ap_return;
        tmp7_V_0_19_reg_11681 <= grp_compute_engine_64_fu_4726_ap_return;
        tmp7_V_0_1_reg_11456 <= grp_compute_engine_64_fu_4555_ap_return;
        tmp7_V_0_20_reg_11706 <= grp_compute_engine_64_fu_4771_ap_return;
        tmp7_V_0_21_reg_11731 <= grp_compute_engine_64_fu_4816_ap_return;
        tmp7_V_0_22_reg_11756 <= grp_compute_engine_64_fu_4881_ap_return;
        tmp7_V_0_23_reg_11781 <= grp_compute_engine_64_fu_4924_ap_return;
        tmp7_V_0_24_reg_11806 <= grp_compute_engine_64_fu_4968_ap_return;
        tmp7_V_0_25_reg_11831 <= grp_compute_engine_64_fu_5011_ap_return;
        tmp7_V_0_26_reg_11856 <= grp_compute_engine_64_fu_5054_ap_return;
        tmp7_V_0_2_reg_11471 <= grp_compute_engine_64_fu_4564_ap_return;
        tmp7_V_0_3_reg_11486 <= grp_compute_engine_64_fu_4573_ap_return;
        tmp7_V_0_4_reg_11501 <= grp_compute_engine_64_fu_4582_ap_return;
        tmp7_V_0_5_reg_11516 <= grp_compute_engine_64_fu_4591_ap_return;
        tmp7_V_0_6_reg_11531 <= grp_compute_engine_64_fu_4600_ap_return;
        tmp7_V_0_7_reg_11546 <= grp_compute_engine_64_fu_4609_ap_return;
        tmp7_V_0_8_reg_11561 <= grp_compute_engine_64_fu_4618_ap_return;
        tmp7_V_0_9_reg_11576 <= grp_compute_engine_64_fu_4627_ap_return;
        tmp7_V_0_s_reg_11591 <= grp_compute_engine_64_fu_4636_ap_return;
        tmp7_V_reg_11441 <= grp_compute_engine_64_fu_4546_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        p_036_27_reg_11861_pp0_iter2_reg <= p_036_27_reg_11861;
        tmp2_V_0_27_reg_11866_pp0_iter2_reg <= tmp2_V_0_27_reg_11866;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln505_reg_10077_pp0_iter1_reg == 1'd0))) begin
        p_036_28_reg_12086 <= grp_compute_engine_64_fu_4950_ap_return;
        p_036_29_reg_12111 <= grp_compute_engine_64_fu_4994_ap_return;
        p_036_30_reg_12136 <= grp_compute_engine_64_fu_5037_ap_return;
        tmp2_V_0_28_reg_12091 <= grp_compute_engine_64_fu_4959_ap_return;
        tmp2_V_0_29_reg_12116 <= grp_compute_engine_64_fu_5002_ap_return;
        tmp2_V_0_30_reg_12141 <= grp_compute_engine_64_fu_5046_ap_return;
        tmp3_V_0_27_reg_12071 <= grp_compute_engine_64_fu_4924_ap_return;
        tmp3_V_0_28_reg_12096 <= grp_compute_engine_64_fu_4968_ap_return;
        tmp3_V_0_29_reg_12121 <= grp_compute_engine_64_fu_5011_ap_return;
        tmp3_V_0_30_reg_12146 <= grp_compute_engine_64_fu_5054_ap_return;
        tmp5_V_0_27_reg_12076 <= grp_compute_engine_64_fu_4933_ap_return;
        tmp5_V_0_28_reg_12101 <= grp_compute_engine_64_fu_4976_ap_return;
        tmp5_V_0_29_reg_12126 <= grp_compute_engine_64_fu_5020_ap_return;
        tmp5_V_0_30_reg_12151 <= grp_compute_engine_64_fu_5063_ap_return;
        tmp6_V_0_10_reg_11981 <= grp_compute_engine_64_fu_4744_ap_return;
        tmp6_V_0_11_reg_11991 <= grp_compute_engine_64_fu_4762_ap_return;
        tmp6_V_0_12_reg_12001 <= grp_compute_engine_64_fu_4780_ap_return;
        tmp6_V_0_13_reg_12011 <= grp_compute_engine_64_fu_4798_ap_return;
        tmp6_V_0_14_reg_12021 <= grp_compute_engine_64_fu_4816_ap_return;
        tmp6_V_0_15_reg_12031 <= grp_compute_engine_64_fu_4855_ap_return;
        tmp6_V_0_16_reg_12041 <= grp_compute_engine_64_fu_4872_ap_return;
        tmp6_V_0_17_reg_12051 <= grp_compute_engine_64_fu_4890_ap_return;
        tmp6_V_0_18_reg_12061 <= grp_compute_engine_64_fu_4907_ap_return;
        tmp6_V_0_1_reg_11881 <= grp_compute_engine_64_fu_4564_ap_return;
        tmp6_V_0_2_reg_11891 <= grp_compute_engine_64_fu_4582_ap_return;
        tmp6_V_0_3_reg_11901 <= grp_compute_engine_64_fu_4600_ap_return;
        tmp6_V_0_4_reg_11911 <= grp_compute_engine_64_fu_4618_ap_return;
        tmp6_V_0_5_reg_11921 <= grp_compute_engine_64_fu_4636_ap_return;
        tmp6_V_0_6_reg_11931 <= grp_compute_engine_64_fu_4654_ap_return;
        tmp6_V_0_7_reg_11941 <= grp_compute_engine_64_fu_4672_ap_return;
        tmp6_V_0_8_reg_11951 <= grp_compute_engine_64_fu_4690_ap_return;
        tmp6_V_0_9_reg_11961 <= grp_compute_engine_64_fu_4708_ap_return;
        tmp6_V_0_s_reg_11971 <= grp_compute_engine_64_fu_4726_ap_return;
        tmp6_V_reg_11871 <= grp_compute_engine_64_fu_4546_ap_return;
        tmp7_V_0_27_reg_12081 <= grp_compute_engine_64_fu_4942_ap_return;
        tmp7_V_0_28_reg_12106 <= grp_compute_engine_64_fu_4985_ap_return;
        tmp7_V_0_29_reg_12131 <= grp_compute_engine_64_fu_5028_ap_return;
        tmp7_V_0_30_reg_12156 <= grp_compute_engine_64_fu_5072_ap_return;
        tmp8_V_0_10_reg_11986 <= grp_compute_engine_64_fu_4753_ap_return;
        tmp8_V_0_11_reg_11996 <= grp_compute_engine_64_fu_4771_ap_return;
        tmp8_V_0_12_reg_12006 <= grp_compute_engine_64_fu_4789_ap_return;
        tmp8_V_0_13_reg_12016 <= grp_compute_engine_64_fu_4807_ap_return;
        tmp8_V_0_14_reg_12026 <= grp_compute_engine_64_fu_4825_ap_return;
        tmp8_V_0_15_reg_12036 <= grp_compute_engine_64_fu_4864_ap_return;
        tmp8_V_0_16_reg_12046 <= grp_compute_engine_64_fu_4881_ap_return;
        tmp8_V_0_17_reg_12056 <= grp_compute_engine_64_fu_4898_ap_return;
        tmp8_V_0_18_reg_12066 <= grp_compute_engine_64_fu_4916_ap_return;
        tmp8_V_0_1_reg_11886 <= grp_compute_engine_64_fu_4573_ap_return;
        tmp8_V_0_2_reg_11896 <= grp_compute_engine_64_fu_4591_ap_return;
        tmp8_V_0_3_reg_11906 <= grp_compute_engine_64_fu_4609_ap_return;
        tmp8_V_0_4_reg_11916 <= grp_compute_engine_64_fu_4627_ap_return;
        tmp8_V_0_5_reg_11926 <= grp_compute_engine_64_fu_4645_ap_return;
        tmp8_V_0_6_reg_11936 <= grp_compute_engine_64_fu_4663_ap_return;
        tmp8_V_0_7_reg_11946 <= grp_compute_engine_64_fu_4681_ap_return;
        tmp8_V_0_8_reg_11956 <= grp_compute_engine_64_fu_4699_ap_return;
        tmp8_V_0_9_reg_11966 <= grp_compute_engine_64_fu_4717_ap_return;
        tmp8_V_0_s_reg_11976 <= grp_compute_engine_64_fu_4735_ap_return;
        tmp8_V_reg_11876 <= grp_compute_engine_64_fu_4555_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage4_11001) & (icmp_ln505_reg_10077 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln505_reg_10077 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        reg_5540 <= weight_buf_3x3_V_0_q0;
        reg_5545 <= weight_buf_3x3_V_1_q0;
        reg_5551 <= weight_buf_3x3_V_2_q0;
        reg_5557 <= weight_buf_3x3_V_3_q0;
        reg_5563 <= weight_buf_3x3_V_4_q0;
        reg_5569 <= weight_buf_3x3_V_5_q0;
        reg_5575 <= weight_buf_3x3_V_6_q0;
        reg_5581 <= weight_buf_3x3_V_7_q0;
        reg_5587 <= weight_buf_3x3_V_8_q0;
        reg_5593 <= weight_buf_3x3_V_9_q0;
        reg_5599 <= weight_buf_3x3_V_10_q0;
        reg_5605 <= weight_buf_3x3_V_11_q0;
        reg_5611 <= weight_buf_3x3_V_12_q0;
        reg_5617 <= weight_buf_3x3_V_13_q0;
        reg_5623 <= weight_buf_3x3_V_14_q0;
        reg_5629 <= weight_buf_3x3_V_15_q0;
        reg_5635 <= weight_buf_3x3_V_16_q0;
        reg_5641 <= weight_buf_3x3_V_17_q0;
        reg_5647 <= weight_buf_3x3_V_18_q0;
        reg_5659 <= weight_buf_3x3_V_20_q0;
        reg_5665 <= weight_buf_3x3_V_21_q0;
        reg_5671 <= weight_buf_3x3_V_22_q0;
        reg_5677 <= weight_buf_3x3_V_23_q0;
        reg_5683 <= weight_buf_3x3_V_24_q0;
        reg_5689 <= weight_buf_3x3_V_25_q0;
        reg_5695 <= weight_buf_3x3_V_26_q0;
        reg_5701 <= weight_buf_3x3_V_27_q0;
        reg_5707 <= weight_buf_3x3_V_28_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln505_reg_10077 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage4_11001) & (icmp_ln505_reg_10077 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln505_reg_10077 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        reg_5653 <= weight_buf_3x3_V_19_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln505_reg_10077 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln505_reg_10077 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        reg_5713 <= weight_buf_3x3_V_29_q0;
        reg_5719 <= weight_buf_3x3_V_30_q0;
        reg_5725 <= weight_buf_3x3_V_31_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln505_reg_10077 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln505_reg_10077 == 1'd0)))) begin
        reg_5731 <= weight_buf_3x3_V_20_q0;
        reg_5737 <= weight_buf_3x3_V_21_q0;
        reg_5743 <= weight_buf_3x3_V_22_q0;
        reg_5749 <= weight_buf_3x3_V_23_q0;
        reg_5755 <= weight_buf_3x3_V_24_q0;
        reg_5761 <= weight_buf_3x3_V_25_q0;
        reg_5767 <= weight_buf_3x3_V_26_q0;
        reg_5773 <= weight_buf_3x3_V_27_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln505_reg_10077_pp0_iter3_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        relu_shiftx_V160_loa_reg_13399 <= relu_shiftx_V160_q0;
        relu_shiftx_V161_loa_reg_13414 <= relu_shiftx_V161_q0;
        relu_shiftx_V162_loa_reg_13429 <= relu_shiftx_V162_q0;
        relu_shiftx_V163_loa_reg_13444 <= relu_shiftx_V163_q0;
        relu_shifty_V191_loa_reg_13404 <= relu_shifty_V191_q0;
        relu_shifty_V192_loa_reg_13419 <= relu_shifty_V192_q0;
        relu_shifty_V193_loa_reg_13434 <= relu_shifty_V193_q0;
        relu_shifty_V194_loa_reg_13449 <= relu_shifty_V194_q0;
        relu_weights_V222_lo_reg_13409 <= relu_weights_V222_q0;
        relu_weights_V223_lo_reg_13424 <= relu_weights_V223_q0;
        relu_weights_V224_lo_reg_13439 <= relu_weights_V224_q0;
        relu_weights_V225_lo_reg_13454 <= relu_weights_V225_q0;
        top_14_V_addr_reg_13182 <= zext_ln531_4_reg_12971;
        top_15_V_addr_reg_13187 <= zext_ln531_4_reg_12971;
        top_16_V_addr_reg_13192 <= zext_ln531_4_reg_12971;
        top_17_V_addr_reg_13197 <= zext_ln531_4_reg_12971;
        top_18_V_addr_reg_13202 <= zext_ln531_4_reg_12971;
        top_19_V_addr_reg_13207 <= zext_ln531_4_reg_12971;
        top_20_V_addr_reg_13212 <= zext_ln531_4_reg_12971;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln505_reg_10077_pp0_iter3_reg == 1'd0))) begin
        select_ln340_324_reg_13514 <= select_ln340_324_fu_6524_p3;
        select_ln340_325_reg_13519 <= select_ln340_325_fu_6612_p3;
        select_ln340_326_reg_13524 <= select_ln340_326_fu_6700_p3;
        select_ln340_327_reg_13529 <= select_ln340_327_fu_6788_p3;
        select_ln340_328_reg_13534 <= select_ln340_328_fu_6876_p3;
        select_ln340_329_reg_13539 <= select_ln340_329_fu_6964_p3;
        select_ln340_330_reg_13544 <= select_ln340_330_fu_7052_p3;
        top_21_V_addr_reg_13459 <= zext_ln531_4_reg_12971;
        top_22_V_addr_reg_13464 <= zext_ln531_4_reg_12971;
        top_23_V_addr_reg_13469 <= zext_ln531_4_reg_12971;
        top_24_V_addr_reg_13474 <= zext_ln531_4_reg_12971;
        top_25_V_addr_reg_13479 <= zext_ln531_4_reg_12971;
        top_26_V_addr_reg_13484 <= zext_ln531_4_reg_12971;
        top_27_V_addr_reg_13489 <= zext_ln531_4_reg_12971;
        top_28_V_addr_reg_13494 <= zext_ln531_4_reg_12971;
        top_29_V_addr_reg_13499 <= zext_ln531_4_reg_12971;
        top_30_V_addr_reg_13504 <= zext_ln531_4_reg_12971;
        top_31_V_addr_reg_13509 <= zext_ln531_4_reg_12971;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (icmp_ln505_reg_10077_pp0_iter3_reg == 1'd0))) begin
        select_ln340_331_reg_13611 <= select_ln340_331_fu_7140_p3;
        select_ln340_332_reg_13616 <= select_ln340_332_fu_7228_p3;
        select_ln340_333_reg_13621 <= select_ln340_333_fu_7316_p3;
        select_ln340_334_reg_13626 <= select_ln340_334_fu_7404_p3;
        select_ln340_335_reg_13631 <= select_ln340_335_fu_7492_p3;
        select_ln340_336_reg_13636 <= select_ln340_336_fu_7580_p3;
        select_ln340_337_reg_13641 <= select_ln340_337_fu_7668_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001) & (icmp_ln505_reg_10077_pp0_iter3_reg == 1'd0))) begin
        select_ln340_338_reg_13688 <= select_ln340_338_fu_7756_p3;
        select_ln340_339_reg_13693 <= select_ln340_339_fu_7844_p3;
        select_ln340_340_reg_13698 <= select_ln340_340_fu_7932_p3;
        select_ln340_341_reg_13703 <= select_ln340_341_fu_8020_p3;
        select_ln340_342_reg_13708 <= select_ln340_342_fu_8108_p3;
        select_ln340_343_reg_13713 <= select_ln340_343_fu_8196_p3;
        select_ln340_344_reg_13718 <= select_ln340_344_fu_8284_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln505_reg_10077_pp0_iter3_reg == 1'd0))) begin
        select_ln340_345_reg_13747 <= select_ln340_345_fu_8372_p3;
        select_ln340_346_reg_13752 <= select_ln340_346_fu_8460_p3;
        select_ln340_347_reg_13757 <= select_ln340_347_fu_8548_p3;
        select_ln340_348_reg_13762 <= select_ln340_348_fu_8636_p3;
        select_ln340_349_reg_13767 <= select_ln340_349_fu_8724_p3;
        select_ln340_350_reg_13772 <= select_ln340_350_fu_8812_p3;
        select_ln340_351_reg_13777 <= select_ln340_351_fu_8900_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln505_reg_10077_pp0_iter4_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        select_ln340_352_reg_13782 <= select_ln340_352_fu_8988_p3;
        select_ln340_353_reg_13787 <= select_ln340_353_fu_9076_p3;
        select_ln340_354_reg_13792 <= select_ln340_354_fu_9164_p3;
        select_ln340_355_reg_13797 <= select_ln340_355_fu_9252_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln505_reg_10077 == 1'd0))) begin
        select_ln538_6_reg_10402 <= select_ln538_6_fu_6301_p3;
        select_ln540_6_reg_10434 <= select_ln540_6_fu_6350_p3;
        tmp_11_reg_10520 <= tmp_11_fu_6381_p11;
        tmp_1_reg_10484 <= tmp_1_fu_6357_p11;
        tmp_8_reg_10380 <= tmp_8_fu_6236_p11;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln505_reg_10077 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        select_ln539_6_reg_10326 <= select_ln539_6_fu_6188_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln505_reg_10077_pp0_iter1_reg == 1'd0))) begin
        sum0_V_0_10_reg_12336 <= grp_sum_engine_fu_5344_ap_return;
        sum0_V_0_11_reg_12341 <= grp_sum_engine_fu_5357_ap_return;
        sum0_V_0_12_reg_12346 <= grp_sum_engine_fu_5370_ap_return;
        sum0_V_0_7_reg_12316 <= grp_sum_engine_fu_5292_ap_return;
        sum0_V_0_8_reg_12321 <= grp_sum_engine_fu_5305_ap_return;
        sum0_V_0_9_reg_12326 <= grp_sum_engine_fu_5318_ap_return;
        sum0_V_0_s_reg_12331 <= grp_sum_engine_fu_5331_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln505_reg_10077_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        sum0_V_0_13_reg_12561 <= grp_sum_engine_fu_5292_ap_return;
        sum0_V_0_14_reg_12591 <= grp_sum_engine_fu_5305_ap_return;
        sum0_V_0_15_reg_12621 <= grp_sum_engine_fu_5318_ap_return;
        sum0_V_0_16_reg_12651 <= grp_sum_engine_fu_5331_ap_return;
        sum0_V_0_17_reg_12681 <= grp_sum_engine_fu_5344_ap_return;
        sum0_V_0_18_reg_12711 <= grp_sum_engine_fu_5357_ap_return;
        sum0_V_0_19_reg_12741 <= grp_sum_engine_fu_5370_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001) & (icmp_ln505_reg_10077_pp0_iter1_reg == 1'd0))) begin
        sum0_V_0_1_reg_12286 <= grp_sum_engine_fu_5305_ap_return;
        sum0_V_0_2_reg_12291 <= grp_sum_engine_fu_5318_ap_return;
        sum0_V_0_3_reg_12296 <= grp_sum_engine_fu_5331_ap_return;
        sum0_V_0_4_reg_12301 <= grp_sum_engine_fu_5344_ap_return;
        sum0_V_0_5_reg_12306 <= grp_sum_engine_fu_5357_ap_return;
        sum0_V_0_6_reg_12311 <= grp_sum_engine_fu_5370_ap_return;
        sum0_V_reg_12281 <= grp_sum_engine_fu_5292_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln505_reg_10077_pp0_iter2_reg == 1'd0))) begin
        sum0_V_0_20_reg_12881 <= grp_sum_engine_fu_5292_ap_return;
        sum0_V_0_21_reg_12886 <= grp_sum_engine_fu_5305_ap_return;
        sum0_V_0_22_reg_12891 <= grp_sum_engine_fu_5318_ap_return;
        sum0_V_0_23_reg_12896 <= grp_sum_engine_fu_5331_ap_return;
        sum0_V_0_24_reg_12901 <= grp_sum_engine_fu_5344_ap_return;
        sum0_V_0_25_reg_12906 <= grp_sum_engine_fu_5357_ap_return;
        sum0_V_0_26_reg_12911 <= grp_sum_engine_fu_5370_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (icmp_ln505_reg_10077_pp0_iter2_reg == 1'd0))) begin
        sum0_V_0_27_reg_12951 <= grp_sum_engine_fu_5292_ap_return;
        sum0_V_0_28_reg_12956 <= grp_sum_engine_fu_5305_ap_return;
        sum0_V_0_29_reg_12961 <= grp_sum_engine_fu_5318_ap_return;
        sum0_V_0_30_reg_12966 <= grp_sum_engine_fu_5331_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln505_reg_10077 == 1'd0))) begin
        tmp1_V_0_10_reg_10666 <= grp_compute_engine_64_fu_4636_ap_return;
        tmp1_V_0_11_reg_10671 <= grp_compute_engine_64_fu_4645_ap_return;
        tmp1_V_0_12_reg_10676 <= grp_compute_engine_64_fu_4654_ap_return;
        tmp1_V_0_13_reg_10681 <= grp_compute_engine_64_fu_4663_ap_return;
        tmp1_V_0_14_reg_10686 <= grp_compute_engine_64_fu_4672_ap_return;
        tmp1_V_0_15_reg_10691 <= grp_compute_engine_64_fu_4681_ap_return;
        tmp1_V_0_16_reg_10696 <= grp_compute_engine_64_fu_4690_ap_return;
        tmp1_V_0_17_reg_10701 <= grp_compute_engine_64_fu_4699_ap_return;
        tmp1_V_0_18_reg_10706 <= grp_compute_engine_64_fu_4708_ap_return;
        tmp1_V_0_19_reg_10711 <= grp_compute_engine_64_fu_4717_ap_return;
        tmp1_V_0_1_reg_10621 <= grp_compute_engine_64_fu_4555_ap_return;
        tmp1_V_0_20_reg_10716 <= grp_compute_engine_64_fu_4726_ap_return;
        tmp1_V_0_21_reg_10721 <= grp_compute_engine_64_fu_4735_ap_return;
        tmp1_V_0_22_reg_10731 <= grp_compute_engine_64_fu_4744_ap_return;
        tmp1_V_0_23_reg_10741 <= grp_compute_engine_64_fu_4753_ap_return;
        tmp1_V_0_24_reg_10751 <= grp_compute_engine_64_fu_4762_ap_return;
        tmp1_V_0_25_reg_10761 <= grp_compute_engine_64_fu_4771_ap_return;
        tmp1_V_0_26_reg_10771 <= grp_compute_engine_64_fu_4780_ap_return;
        tmp1_V_0_27_reg_10781 <= grp_compute_engine_64_fu_4789_ap_return;
        tmp1_V_0_28_reg_10791 <= grp_compute_engine_64_fu_4798_ap_return;
        tmp1_V_0_29_reg_10801 <= grp_compute_engine_64_fu_4807_ap_return;
        tmp1_V_0_2_reg_10626 <= grp_compute_engine_64_fu_4564_ap_return;
        tmp1_V_0_30_reg_10811 <= grp_compute_engine_64_fu_4816_ap_return;
        tmp1_V_0_3_reg_10631 <= grp_compute_engine_64_fu_4573_ap_return;
        tmp1_V_0_4_reg_10636 <= grp_compute_engine_64_fu_4582_ap_return;
        tmp1_V_0_5_reg_10641 <= grp_compute_engine_64_fu_4591_ap_return;
        tmp1_V_0_6_reg_10646 <= grp_compute_engine_64_fu_4600_ap_return;
        tmp1_V_0_7_reg_10651 <= grp_compute_engine_64_fu_4609_ap_return;
        tmp1_V_0_8_reg_10656 <= grp_compute_engine_64_fu_4618_ap_return;
        tmp1_V_0_9_reg_10661 <= grp_compute_engine_64_fu_4627_ap_return;
        tmp1_V_0_s_reg_10821 <= grp_compute_engine_64_fu_4825_ap_return;
        tmp1_V_reg_10616 <= grp_compute_engine_64_fu_4546_ap_return;
        weight_buf_3x3_V_21_5_reg_10726 <= weight_buf_3x3_V_21_q1;
        weight_buf_3x3_V_22_5_reg_10736 <= weight_buf_3x3_V_22_q1;
        weight_buf_3x3_V_23_5_reg_10746 <= weight_buf_3x3_V_23_q1;
        weight_buf_3x3_V_24_5_reg_10756 <= weight_buf_3x3_V_24_q1;
        weight_buf_3x3_V_25_5_reg_10766 <= weight_buf_3x3_V_25_q1;
        weight_buf_3x3_V_26_5_reg_10776 <= weight_buf_3x3_V_26_q1;
        weight_buf_3x3_V_27_5_reg_10786 <= weight_buf_3x3_V_27_q1;
        weight_buf_3x3_V_28_5_reg_10796 <= weight_buf_3x3_V_28_q1;
        weight_buf_3x3_V_29_5_reg_10806 <= weight_buf_3x3_V_29_q1;
        weight_buf_3x3_V_30_5_reg_10816 <= weight_buf_3x3_V_30_q1;
        weight_buf_3x3_V_31_5_reg_10826 <= weight_buf_3x3_V_31_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        tmp1_V_0_10_reg_10666_pp0_iter1_reg <= tmp1_V_0_10_reg_10666;
        tmp1_V_0_11_reg_10671_pp0_iter1_reg <= tmp1_V_0_11_reg_10671;
        tmp1_V_0_12_reg_10676_pp0_iter1_reg <= tmp1_V_0_12_reg_10676;
        tmp1_V_0_13_reg_10681_pp0_iter1_reg <= tmp1_V_0_13_reg_10681;
        tmp1_V_0_14_reg_10686_pp0_iter1_reg <= tmp1_V_0_14_reg_10686;
        tmp1_V_0_15_reg_10691_pp0_iter1_reg <= tmp1_V_0_15_reg_10691;
        tmp1_V_0_16_reg_10696_pp0_iter1_reg <= tmp1_V_0_16_reg_10696;
        tmp1_V_0_17_reg_10701_pp0_iter1_reg <= tmp1_V_0_17_reg_10701;
        tmp1_V_0_18_reg_10706_pp0_iter1_reg <= tmp1_V_0_18_reg_10706;
        tmp1_V_0_19_reg_10711_pp0_iter1_reg <= tmp1_V_0_19_reg_10711;
        tmp1_V_0_20_reg_10716_pp0_iter1_reg <= tmp1_V_0_20_reg_10716;
        tmp1_V_0_21_reg_10721_pp0_iter1_reg <= tmp1_V_0_21_reg_10721;
        tmp1_V_0_22_reg_10731_pp0_iter1_reg <= tmp1_V_0_22_reg_10731;
        tmp1_V_0_23_reg_10741_pp0_iter1_reg <= tmp1_V_0_23_reg_10741;
        tmp1_V_0_24_reg_10751_pp0_iter1_reg <= tmp1_V_0_24_reg_10751;
        tmp1_V_0_25_reg_10761_pp0_iter1_reg <= tmp1_V_0_25_reg_10761;
        tmp1_V_0_26_reg_10771_pp0_iter1_reg <= tmp1_V_0_26_reg_10771;
        tmp1_V_0_27_reg_10781_pp0_iter1_reg <= tmp1_V_0_27_reg_10781;
        tmp1_V_0_28_reg_10791_pp0_iter1_reg <= tmp1_V_0_28_reg_10791;
        tmp1_V_0_29_reg_10801_pp0_iter1_reg <= tmp1_V_0_29_reg_10801;
        tmp1_V_0_30_reg_10811_pp0_iter1_reg <= tmp1_V_0_30_reg_10811;
        tmp1_V_0_7_reg_10651_pp0_iter1_reg <= tmp1_V_0_7_reg_10651;
        tmp1_V_0_8_reg_10656_pp0_iter1_reg <= tmp1_V_0_8_reg_10656;
        tmp1_V_0_9_reg_10661_pp0_iter1_reg <= tmp1_V_0_9_reg_10661;
        tmp1_V_0_s_reg_10821_pp0_iter1_reg <= tmp1_V_0_s_reg_10821;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln505_reg_10077_pp0_iter1_reg == 1'd0))) begin
        tmp6_V_0_19_reg_12161 <= grp_compute_engine_64_fu_4855_ap_return;
        tmp6_V_0_20_reg_12171 <= grp_compute_engine_64_fu_4872_ap_return;
        tmp6_V_0_21_reg_12181 <= grp_compute_engine_64_fu_4890_ap_return;
        tmp6_V_0_22_reg_12191 <= grp_compute_engine_64_fu_4907_ap_return;
        tmp6_V_0_23_reg_12201 <= grp_compute_engine_64_fu_4924_ap_return;
        tmp6_V_0_24_reg_12211 <= grp_compute_engine_64_fu_4942_ap_return;
        tmp6_V_0_25_reg_12221 <= grp_compute_engine_64_fu_4959_ap_return;
        tmp6_V_0_26_reg_12231 <= grp_compute_engine_64_fu_4976_ap_return;
        tmp6_V_0_27_reg_12241 <= grp_compute_engine_64_fu_4994_ap_return;
        tmp6_V_0_28_reg_12251 <= grp_compute_engine_64_fu_5011_ap_return;
        tmp6_V_0_29_reg_12261 <= grp_compute_engine_64_fu_5028_ap_return;
        tmp6_V_0_30_reg_12271 <= grp_compute_engine_64_fu_5046_ap_return;
        tmp8_V_0_19_reg_12166 <= grp_compute_engine_64_fu_4864_ap_return;
        tmp8_V_0_20_reg_12176 <= grp_compute_engine_64_fu_4881_ap_return;
        tmp8_V_0_21_reg_12186 <= grp_compute_engine_64_fu_4898_ap_return;
        tmp8_V_0_22_reg_12196 <= grp_compute_engine_64_fu_4916_ap_return;
        tmp8_V_0_23_reg_12206 <= grp_compute_engine_64_fu_4933_ap_return;
        tmp8_V_0_24_reg_12216 <= grp_compute_engine_64_fu_4950_ap_return;
        tmp8_V_0_25_reg_12226 <= grp_compute_engine_64_fu_4968_ap_return;
        tmp8_V_0_26_reg_12236 <= grp_compute_engine_64_fu_4985_ap_return;
        tmp8_V_0_27_reg_12246 <= grp_compute_engine_64_fu_5002_ap_return;
        tmp8_V_0_28_reg_12256 <= grp_compute_engine_64_fu_5020_ap_return;
        tmp8_V_0_29_reg_12266 <= grp_compute_engine_64_fu_5037_ap_return;
        tmp8_V_0_30_reg_12276 <= grp_compute_engine_64_fu_5054_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln505_reg_10077 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        tmp_10_reg_10362 <= grp_fu_5516_p11;
        tmp_7_reg_10304 <= grp_fu_5436_p11;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln505_reg_10077 == 1'd0))) begin
        tmp_2_reg_10502 <= grp_fu_5516_p11;
        tmp_9_reg_10466 <= grp_fu_5477_p11;
        weight_buf_3x3_V_19_3_reg_10536 <= weight_buf_3x3_V_19_q1;
        weight_buf_3x3_V_20_3_reg_10541 <= weight_buf_3x3_V_20_q1;
        weight_buf_3x3_V_21_3_reg_10546 <= weight_buf_3x3_V_21_q1;
        weight_buf_3x3_V_22_3_reg_10551 <= weight_buf_3x3_V_22_q1;
        weight_buf_3x3_V_23_3_reg_10556 <= weight_buf_3x3_V_23_q1;
        weight_buf_3x3_V_24_3_reg_10561 <= weight_buf_3x3_V_24_q1;
        weight_buf_3x3_V_25_3_reg_10566 <= weight_buf_3x3_V_25_q1;
        weight_buf_3x3_V_26_3_reg_10571 <= weight_buf_3x3_V_26_q1;
        weight_buf_3x3_V_27_3_reg_10576 <= weight_buf_3x3_V_27_q1;
        weight_buf_3x3_V_28_3_reg_10581 <= weight_buf_3x3_V_28_q1;
        weight_buf_3x3_V_29_2_reg_10586 <= weight_buf_3x3_V_29_q0;
        weight_buf_3x3_V_29_3_reg_10591 <= weight_buf_3x3_V_29_q1;
        weight_buf_3x3_V_30_2_reg_10596 <= weight_buf_3x3_V_30_q0;
        weight_buf_3x3_V_30_3_reg_10601 <= weight_buf_3x3_V_30_q1;
        weight_buf_3x3_V_31_2_reg_10606 <= weight_buf_3x3_V_31_q0;
        weight_buf_3x3_V_31_3_reg_10611 <= weight_buf_3x3_V_31_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001) & (icmp_ln505_reg_10077_pp0_iter2_reg == 1'd0))) begin
        top_0_V_addr_reg_13000 <= zext_ln531_4_fu_6433_p1;
        top_1_V_addr_reg_13005 <= zext_ln531_4_fu_6433_p1;
        top_2_V_addr_reg_13010 <= zext_ln531_4_fu_6433_p1;
        top_3_V_addr_reg_13015 <= zext_ln531_4_fu_6433_p1;
        top_4_V_addr_reg_13020 <= zext_ln531_4_fu_6433_p1;
        top_5_V_addr_reg_13025 <= zext_ln531_4_fu_6433_p1;
        top_6_V_addr_reg_13030 <= zext_ln531_4_fu_6433_p1;
        zext_ln531_4_reg_12971[7 : 0] <= zext_ln531_4_fu_6433_p1[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln505_reg_10077_pp0_iter2_reg == 1'd0))) begin
        top_0_V_load_reg_13105 <= top_0_V_q0;
        top_1_V_load_reg_13111 <= top_1_V_q0;
        top_2_V_load_reg_13117 <= top_2_V_q0;
        top_3_V_load_reg_13123 <= top_3_V_q0;
        top_4_V_load_reg_13129 <= top_4_V_q0;
        top_5_V_load_reg_13135 <= top_5_V_q0;
        top_6_V_load_reg_13141 <= top_6_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln505_reg_10077_pp0_iter2_reg == 1'd0))) begin
        top_10_V_addr_reg_13085 <= zext_ln531_4_reg_12971;
        top_11_V_addr_reg_13090 <= zext_ln531_4_reg_12971;
        top_12_V_addr_reg_13095 <= zext_ln531_4_reg_12971;
        top_13_V_addr_reg_13100 <= zext_ln531_4_reg_12971;
        top_7_V_addr_reg_13070 <= zext_ln531_4_reg_12971;
        top_8_V_addr_reg_13075 <= zext_ln531_4_reg_12971;
        top_9_V_addr_reg_13080 <= zext_ln531_4_reg_12971;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln505_reg_10077_pp0_iter3_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        top_10_V_load_reg_13235 <= top_10_V_q0;
        top_11_V_load_reg_13241 <= top_11_V_q0;
        top_12_V_load_reg_13247 <= top_12_V_q0;
        top_13_V_load_reg_13253 <= top_13_V_q0;
        top_7_V_load_reg_13217 <= top_7_V_q0;
        top_8_V_load_reg_13223 <= top_8_V_q0;
        top_9_V_load_reg_13229 <= top_9_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln505_reg_10077_pp0_iter3_reg == 1'd0))) begin
        top_14_V_load_reg_13549 <= top_14_V_q0;
        top_15_V_load_reg_13555 <= top_15_V_q0;
        top_16_V_load_reg_13561 <= top_16_V_q0;
        top_17_V_load_reg_13567 <= top_17_V_q0;
        top_18_V_load_reg_13573 <= top_18_V_q0;
        top_19_V_load_reg_13579 <= top_19_V_q0;
        top_20_V_load_reg_13585 <= top_20_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (icmp_ln505_reg_10077_pp0_iter3_reg == 1'd0))) begin
        top_21_V_load_reg_13646 <= top_21_V_q0;
        top_22_V_load_reg_13652 <= top_22_V_q0;
        top_23_V_load_reg_13658 <= top_23_V_q0;
        top_24_V_load_reg_13664 <= top_24_V_q0;
        top_25_V_load_reg_13670 <= top_25_V_q0;
        top_26_V_load_reg_13676 <= top_26_V_q0;
        top_27_V_load_reg_13682 <= top_27_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001) & (icmp_ln505_reg_10077_pp0_iter3_reg == 1'd0))) begin
        top_28_V_load_reg_13723 <= top_28_V_q0;
        top_29_V_load_reg_13729 <= top_29_V_q0;
        top_30_V_load_reg_13735 <= top_30_V_q0;
        top_31_V_load_reg_13741 <= top_31_V_q0;
    end
end

always @ (*) begin
    if ((icmp_ln505_fu_5886_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state2 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state2 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state25) | ((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln505_reg_10077 == 1'd0))) begin
        ap_phi_mux_col0_0_phi_fu_4539_p4 = col_reg_10158;
    end else begin
        ap_phi_mux_col0_0_phi_fu_4539_p4 = col0_0_reg_4535;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln505_reg_10077 == 1'd0))) begin
        ap_phi_mux_indvar_flatten_phi_fu_4517_p4 = add_ln505_1_reg_10081;
    end else begin
        ap_phi_mux_indvar_flatten_phi_fu_4517_p4 = indvar_flatten_reg_4513;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln505_reg_10077 == 1'd0))) begin
        ap_phi_mux_row0_0_phi_fu_4528_p4 = select_ln505_9_reg_10153;
    end else begin
        ap_phi_mux_row0_0_phi_fu_4528_p4 = row0_0_reg_4524;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        bn_bias_V102_ce0 = 1'b1;
    end else begin
        bn_bias_V102_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        bn_bias_V103_ce0 = 1'b1;
    end else begin
        bn_bias_V103_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        bn_bias_V104_ce0 = 1'b1;
    end else begin
        bn_bias_V104_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        bn_bias_V105_ce0 = 1'b1;
    end else begin
        bn_bias_V105_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        bn_bias_V106_ce0 = 1'b1;
    end else begin
        bn_bias_V106_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        bn_bias_V107_ce0 = 1'b1;
    end else begin
        bn_bias_V107_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        bn_bias_V108_ce0 = 1'b1;
    end else begin
        bn_bias_V108_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        bn_bias_V109_ce0 = 1'b1;
    end else begin
        bn_bias_V109_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        bn_bias_V110_ce0 = 1'b1;
    end else begin
        bn_bias_V110_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        bn_bias_V111_ce0 = 1'b1;
    end else begin
        bn_bias_V111_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        bn_bias_V112_ce0 = 1'b1;
    end else begin
        bn_bias_V112_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        bn_bias_V113_ce0 = 1'b1;
    end else begin
        bn_bias_V113_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        bn_bias_V114_ce0 = 1'b1;
    end else begin
        bn_bias_V114_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        bn_bias_V115_ce0 = 1'b1;
    end else begin
        bn_bias_V115_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        bn_bias_V116_ce0 = 1'b1;
    end else begin
        bn_bias_V116_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        bn_bias_V117_ce0 = 1'b1;
    end else begin
        bn_bias_V117_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        bn_bias_V118_ce0 = 1'b1;
    end else begin
        bn_bias_V118_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        bn_bias_V119_ce0 = 1'b1;
    end else begin
        bn_bias_V119_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        bn_bias_V120_ce0 = 1'b1;
    end else begin
        bn_bias_V120_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        bn_bias_V121_ce0 = 1'b1;
    end else begin
        bn_bias_V121_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        bn_bias_V122_ce0 = 1'b1;
    end else begin
        bn_bias_V122_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        bn_bias_V123_ce0 = 1'b1;
    end else begin
        bn_bias_V123_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        bn_bias_V124_ce0 = 1'b1;
    end else begin
        bn_bias_V124_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        bn_bias_V125_ce0 = 1'b1;
    end else begin
        bn_bias_V125_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        bn_bias_V126_ce0 = 1'b1;
    end else begin
        bn_bias_V126_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        bn_bias_V127_ce0 = 1'b1;
    end else begin
        bn_bias_V127_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        bn_bias_V128_ce0 = 1'b1;
    end else begin
        bn_bias_V128_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        bn_bias_V129_ce0 = 1'b1;
    end else begin
        bn_bias_V129_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        bn_bias_V130_ce0 = 1'b1;
    end else begin
        bn_bias_V130_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        bn_bias_V131_ce0 = 1'b1;
    end else begin
        bn_bias_V131_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        bn_bias_V132_ce0 = 1'b1;
    end else begin
        bn_bias_V132_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        bn_bias_V_ce0 = 1'b1;
    end else begin
        bn_bias_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        bn_weights_V100_ce0 = 1'b1;
    end else begin
        bn_weights_V100_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        bn_weights_V101_ce0 = 1'b1;
    end else begin
        bn_weights_V101_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        bn_weights_V71_ce0 = 1'b1;
    end else begin
        bn_weights_V71_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        bn_weights_V72_ce0 = 1'b1;
    end else begin
        bn_weights_V72_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        bn_weights_V73_ce0 = 1'b1;
    end else begin
        bn_weights_V73_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        bn_weights_V74_ce0 = 1'b1;
    end else begin
        bn_weights_V74_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        bn_weights_V75_ce0 = 1'b1;
    end else begin
        bn_weights_V75_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        bn_weights_V76_ce0 = 1'b1;
    end else begin
        bn_weights_V76_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        bn_weights_V77_ce0 = 1'b1;
    end else begin
        bn_weights_V77_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        bn_weights_V78_ce0 = 1'b1;
    end else begin
        bn_weights_V78_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        bn_weights_V79_ce0 = 1'b1;
    end else begin
        bn_weights_V79_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        bn_weights_V80_ce0 = 1'b1;
    end else begin
        bn_weights_V80_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        bn_weights_V81_ce0 = 1'b1;
    end else begin
        bn_weights_V81_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        bn_weights_V82_ce0 = 1'b1;
    end else begin
        bn_weights_V82_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        bn_weights_V83_ce0 = 1'b1;
    end else begin
        bn_weights_V83_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        bn_weights_V84_ce0 = 1'b1;
    end else begin
        bn_weights_V84_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        bn_weights_V85_ce0 = 1'b1;
    end else begin
        bn_weights_V85_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        bn_weights_V86_ce0 = 1'b1;
    end else begin
        bn_weights_V86_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        bn_weights_V87_ce0 = 1'b1;
    end else begin
        bn_weights_V87_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        bn_weights_V88_ce0 = 1'b1;
    end else begin
        bn_weights_V88_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        bn_weights_V89_ce0 = 1'b1;
    end else begin
        bn_weights_V89_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        bn_weights_V90_ce0 = 1'b1;
    end else begin
        bn_weights_V90_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        bn_weights_V91_ce0 = 1'b1;
    end else begin
        bn_weights_V91_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        bn_weights_V92_ce0 = 1'b1;
    end else begin
        bn_weights_V92_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        bn_weights_V93_ce0 = 1'b1;
    end else begin
        bn_weights_V93_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        bn_weights_V94_ce0 = 1'b1;
    end else begin
        bn_weights_V94_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        bn_weights_V95_ce0 = 1'b1;
    end else begin
        bn_weights_V95_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        bn_weights_V96_ce0 = 1'b1;
    end else begin
        bn_weights_V96_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        bn_weights_V97_ce0 = 1'b1;
    end else begin
        bn_weights_V97_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        bn_weights_V98_ce0 = 1'b1;
    end else begin
        bn_weights_V98_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        bn_weights_V99_ce0 = 1'b1;
    end else begin
        bn_weights_V99_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        bn_weights_V_ce0 = 1'b1;
    end else begin
        bn_weights_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            bottom_0_V_address0 = sext_ln532_fu_6114_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            bottom_0_V_address0 = zext_ln531_fu_6092_p1;
        end else begin
            bottom_0_V_address0 = 'bx;
        end
    end else begin
        bottom_0_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        bottom_0_V_ce0 = 1'b1;
    end else begin
        bottom_0_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        bottom_0_V_ce1 = 1'b1;
    end else begin
        bottom_0_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            bottom_1_V_address0 = sext_ln532_fu_6114_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            bottom_1_V_address0 = zext_ln531_fu_6092_p1;
        end else begin
            bottom_1_V_address0 = 'bx;
        end
    end else begin
        bottom_1_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        bottom_1_V_ce0 = 1'b1;
    end else begin
        bottom_1_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        bottom_1_V_ce1 = 1'b1;
    end else begin
        bottom_1_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            bottom_2_V_address0 = sext_ln532_fu_6114_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            bottom_2_V_address0 = zext_ln531_fu_6092_p1;
        end else begin
            bottom_2_V_address0 = 'bx;
        end
    end else begin
        bottom_2_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        bottom_2_V_ce0 = 1'b1;
    end else begin
        bottom_2_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        bottom_2_V_ce1 = 1'b1;
    end else begin
        bottom_2_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            bottom_3_V_address0 = sext_ln532_fu_6114_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            bottom_3_V_address0 = zext_ln531_fu_6092_p1;
        end else begin
            bottom_3_V_address0 = 'bx;
        end
    end else begin
        bottom_3_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        bottom_3_V_ce0 = 1'b1;
    end else begin
        bottom_3_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        bottom_3_V_ce1 = 1'b1;
    end else begin
        bottom_3_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            bottom_4_V_address0 = sext_ln532_fu_6114_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            bottom_4_V_address0 = zext_ln531_fu_6092_p1;
        end else begin
            bottom_4_V_address0 = 'bx;
        end
    end else begin
        bottom_4_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        bottom_4_V_ce0 = 1'b1;
    end else begin
        bottom_4_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        bottom_4_V_ce1 = 1'b1;
    end else begin
        bottom_4_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            bottom_5_V_address0 = sext_ln532_fu_6114_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            bottom_5_V_address0 = zext_ln531_fu_6092_p1;
        end else begin
            bottom_5_V_address0 = 'bx;
        end
    end else begin
        bottom_5_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        bottom_5_V_ce0 = 1'b1;
    end else begin
        bottom_5_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        bottom_5_V_ce1 = 1'b1;
    end else begin
        bottom_5_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            bottom_6_V_address0 = sext_ln532_fu_6114_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            bottom_6_V_address0 = zext_ln531_fu_6092_p1;
        end else begin
            bottom_6_V_address0 = 'bx;
        end
    end else begin
        bottom_6_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        bottom_6_V_ce0 = 1'b1;
    end else begin
        bottom_6_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        bottom_6_V_ce1 = 1'b1;
    end else begin
        bottom_6_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            bottom_7_V_address0 = sext_ln532_fu_6114_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            bottom_7_V_address0 = zext_ln531_fu_6092_p1;
        end else begin
            bottom_7_V_address0 = 'bx;
        end
    end else begin
        bottom_7_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        bottom_7_V_ce0 = 1'b1;
    end else begin
        bottom_7_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        bottom_7_V_ce1 = 1'b1;
    end else begin
        bottom_7_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            bottom_8_V_address0 = sext_ln532_fu_6114_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            bottom_8_V_address0 = zext_ln531_fu_6092_p1;
        end else begin
            bottom_8_V_address0 = 'bx;
        end
    end else begin
        bottom_8_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        bottom_8_V_ce0 = 1'b1;
    end else begin
        bottom_8_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        bottom_8_V_ce1 = 1'b1;
    end else begin
        bottom_8_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001_ignoreCallOp2155) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp1876) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage2_11001_ignoreCallOp2123) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage4_11001_ignoreCallOp2222) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage1_11001_ignoreCallOp1996) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_batch_norm_fu_5236_ap_ce = 1'b1;
    end else begin
        grp_batch_norm_fu_5236_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter2 == 1'b1)) begin
        if ((1'b1 == ap_condition_10371)) begin
            grp_batch_norm_fu_5236_bias_V = bn_bias_V129_load_reg_12846;
        end else if ((1'b1 == ap_condition_10367)) begin
            grp_batch_norm_fu_5236_bias_V = bn_bias_V122_load_reg_12776;
        end else if ((1'b1 == ap_condition_10363)) begin
            grp_batch_norm_fu_5236_bias_V = bn_bias_V115_load_reg_12571;
        end else if ((1'b1 == ap_condition_10359)) begin
            grp_batch_norm_fu_5236_bias_V = bn_bias_V108_load_reg_11556;
        end else if ((1'b1 == ap_condition_10355)) begin
            grp_batch_norm_fu_5236_bias_V = bn_bias_V_load_reg_11451;
        end else begin
            grp_batch_norm_fu_5236_bias_V = 'bx;
        end
    end else begin
        grp_batch_norm_fu_5236_bias_V = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter2 == 1'b1)) begin
        if ((1'b1 == ap_condition_10371)) begin
            grp_batch_norm_fu_5236_sum_V = sum0_V_0_27_reg_12951;
        end else if ((1'b1 == ap_condition_10367)) begin
            grp_batch_norm_fu_5236_sum_V = sum0_V_0_20_reg_12881;
        end else if ((1'b1 == ap_condition_10363)) begin
            grp_batch_norm_fu_5236_sum_V = sum0_V_0_13_reg_12561;
        end else if ((1'b1 == ap_condition_10359)) begin
            grp_batch_norm_fu_5236_sum_V = sum0_V_0_7_reg_12316;
        end else if ((1'b1 == ap_condition_10355)) begin
            grp_batch_norm_fu_5236_sum_V = sum0_V_reg_12281;
        end else begin
            grp_batch_norm_fu_5236_sum_V = 'bx;
        end
    end else begin
        grp_batch_norm_fu_5236_sum_V = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter2 == 1'b1)) begin
        if ((1'b1 == ap_condition_10371)) begin
            grp_batch_norm_fu_5236_weight_V = bn_weights_V98_load_reg_12841;
        end else if ((1'b1 == ap_condition_10367)) begin
            grp_batch_norm_fu_5236_weight_V = bn_weights_V91_load_reg_12771;
        end else if ((1'b1 == ap_condition_10363)) begin
            grp_batch_norm_fu_5236_weight_V = bn_weights_V84_load_reg_12566;
        end else if ((1'b1 == ap_condition_10359)) begin
            grp_batch_norm_fu_5236_weight_V = bn_weights_V77_load_reg_11551;
        end else if ((1'b1 == ap_condition_10355)) begin
            grp_batch_norm_fu_5236_weight_V = bn_weights_V_load_reg_11446;
        end else begin
            grp_batch_norm_fu_5236_weight_V = 'bx;
        end
    end else begin
        grp_batch_norm_fu_5236_weight_V = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001_ignoreCallOp2157) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp1880) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage2_11001_ignoreCallOp2124) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage4_11001_ignoreCallOp2224) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage1_11001_ignoreCallOp2000) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_batch_norm_fu_5244_ap_ce = 1'b1;
    end else begin
        grp_batch_norm_fu_5244_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter2 == 1'b1)) begin
        if ((1'b1 == ap_condition_10371)) begin
            grp_batch_norm_fu_5244_bias_V = bn_bias_V130_load_reg_12856;
        end else if ((1'b1 == ap_condition_10367)) begin
            grp_batch_norm_fu_5244_bias_V = bn_bias_V123_load_reg_12786;
        end else if ((1'b1 == ap_condition_10363)) begin
            grp_batch_norm_fu_5244_bias_V = bn_bias_V116_load_reg_12601;
        end else if ((1'b1 == ap_condition_10359)) begin
            grp_batch_norm_fu_5244_bias_V = bn_bias_V109_load_reg_11571;
        end else if ((1'b1 == ap_condition_10355)) begin
            grp_batch_norm_fu_5244_bias_V = bn_bias_V102_load_reg_11466;
        end else begin
            grp_batch_norm_fu_5244_bias_V = 'bx;
        end
    end else begin
        grp_batch_norm_fu_5244_bias_V = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter2 == 1'b1)) begin
        if ((1'b1 == ap_condition_10371)) begin
            grp_batch_norm_fu_5244_sum_V = sum0_V_0_28_reg_12956;
        end else if ((1'b1 == ap_condition_10367)) begin
            grp_batch_norm_fu_5244_sum_V = sum0_V_0_21_reg_12886;
        end else if ((1'b1 == ap_condition_10363)) begin
            grp_batch_norm_fu_5244_sum_V = sum0_V_0_14_reg_12591;
        end else if ((1'b1 == ap_condition_10359)) begin
            grp_batch_norm_fu_5244_sum_V = sum0_V_0_8_reg_12321;
        end else if ((1'b1 == ap_condition_10355)) begin
            grp_batch_norm_fu_5244_sum_V = sum0_V_0_1_reg_12286;
        end else begin
            grp_batch_norm_fu_5244_sum_V = 'bx;
        end
    end else begin
        grp_batch_norm_fu_5244_sum_V = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter2 == 1'b1)) begin
        if ((1'b1 == ap_condition_10371)) begin
            grp_batch_norm_fu_5244_weight_V = bn_weights_V99_load_reg_12851;
        end else if ((1'b1 == ap_condition_10367)) begin
            grp_batch_norm_fu_5244_weight_V = bn_weights_V92_load_reg_12781;
        end else if ((1'b1 == ap_condition_10363)) begin
            grp_batch_norm_fu_5244_weight_V = bn_weights_V85_load_reg_12596;
        end else if ((1'b1 == ap_condition_10359)) begin
            grp_batch_norm_fu_5244_weight_V = bn_weights_V78_load_reg_11566;
        end else if ((1'b1 == ap_condition_10355)) begin
            grp_batch_norm_fu_5244_weight_V = bn_weights_V71_load_reg_11461;
        end else begin
            grp_batch_norm_fu_5244_weight_V = 'bx;
        end
    end else begin
        grp_batch_norm_fu_5244_weight_V = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001_ignoreCallOp2159) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp1884) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage2_11001_ignoreCallOp2125) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage4_11001_ignoreCallOp2226) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage1_11001_ignoreCallOp2004) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_batch_norm_fu_5252_ap_ce = 1'b1;
    end else begin
        grp_batch_norm_fu_5252_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter2 == 1'b1)) begin
        if ((1'b1 == ap_condition_10371)) begin
            grp_batch_norm_fu_5252_bias_V = bn_bias_V131_load_reg_12866;
        end else if ((1'b1 == ap_condition_10367)) begin
            grp_batch_norm_fu_5252_bias_V = bn_bias_V124_load_reg_12796;
        end else if ((1'b1 == ap_condition_10363)) begin
            grp_batch_norm_fu_5252_bias_V = bn_bias_V117_load_reg_12631;
        end else if ((1'b1 == ap_condition_10359)) begin
            grp_batch_norm_fu_5252_bias_V = bn_bias_V110_load_reg_11586;
        end else if ((1'b1 == ap_condition_10355)) begin
            grp_batch_norm_fu_5252_bias_V = bn_bias_V103_load_reg_11481;
        end else begin
            grp_batch_norm_fu_5252_bias_V = 'bx;
        end
    end else begin
        grp_batch_norm_fu_5252_bias_V = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter2 == 1'b1)) begin
        if ((1'b1 == ap_condition_10371)) begin
            grp_batch_norm_fu_5252_sum_V = sum0_V_0_29_reg_12961;
        end else if ((1'b1 == ap_condition_10367)) begin
            grp_batch_norm_fu_5252_sum_V = sum0_V_0_22_reg_12891;
        end else if ((1'b1 == ap_condition_10363)) begin
            grp_batch_norm_fu_5252_sum_V = sum0_V_0_15_reg_12621;
        end else if ((1'b1 == ap_condition_10359)) begin
            grp_batch_norm_fu_5252_sum_V = sum0_V_0_9_reg_12326;
        end else if ((1'b1 == ap_condition_10355)) begin
            grp_batch_norm_fu_5252_sum_V = sum0_V_0_2_reg_12291;
        end else begin
            grp_batch_norm_fu_5252_sum_V = 'bx;
        end
    end else begin
        grp_batch_norm_fu_5252_sum_V = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter2 == 1'b1)) begin
        if ((1'b1 == ap_condition_10371)) begin
            grp_batch_norm_fu_5252_weight_V = bn_weights_V100_load_reg_12861;
        end else if ((1'b1 == ap_condition_10367)) begin
            grp_batch_norm_fu_5252_weight_V = bn_weights_V93_load_reg_12791;
        end else if ((1'b1 == ap_condition_10363)) begin
            grp_batch_norm_fu_5252_weight_V = bn_weights_V86_load_reg_12626;
        end else if ((1'b1 == ap_condition_10359)) begin
            grp_batch_norm_fu_5252_weight_V = bn_weights_V79_load_reg_11581;
        end else if ((1'b1 == ap_condition_10355)) begin
            grp_batch_norm_fu_5252_weight_V = bn_weights_V72_load_reg_11476;
        end else begin
            grp_batch_norm_fu_5252_weight_V = 'bx;
        end
    end else begin
        grp_batch_norm_fu_5252_weight_V = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001_ignoreCallOp2161) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp1888) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage2_11001_ignoreCallOp2126) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage4_11001_ignoreCallOp2228) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage1_11001_ignoreCallOp2008) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_batch_norm_fu_5260_ap_ce = 1'b1;
    end else begin
        grp_batch_norm_fu_5260_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter2 == 1'b1)) begin
        if ((1'b1 == ap_condition_10371)) begin
            grp_batch_norm_fu_5260_bias_V = bn_bias_V132_load_reg_12876;
        end else if ((1'b1 == ap_condition_10367)) begin
            grp_batch_norm_fu_5260_bias_V = bn_bias_V125_load_reg_12806;
        end else if ((1'b1 == ap_condition_10363)) begin
            grp_batch_norm_fu_5260_bias_V = bn_bias_V118_load_reg_12661;
        end else if ((1'b1 == ap_condition_10359)) begin
            grp_batch_norm_fu_5260_bias_V = bn_bias_V111_load_reg_11601;
        end else if ((1'b1 == ap_condition_10355)) begin
            grp_batch_norm_fu_5260_bias_V = bn_bias_V104_load_reg_11496;
        end else begin
            grp_batch_norm_fu_5260_bias_V = 'bx;
        end
    end else begin
        grp_batch_norm_fu_5260_bias_V = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter2 == 1'b1)) begin
        if ((1'b1 == ap_condition_10371)) begin
            grp_batch_norm_fu_5260_sum_V = sum0_V_0_30_reg_12966;
        end else if ((1'b1 == ap_condition_10367)) begin
            grp_batch_norm_fu_5260_sum_V = sum0_V_0_23_reg_12896;
        end else if ((1'b1 == ap_condition_10363)) begin
            grp_batch_norm_fu_5260_sum_V = sum0_V_0_16_reg_12651;
        end else if ((1'b1 == ap_condition_10359)) begin
            grp_batch_norm_fu_5260_sum_V = sum0_V_0_s_reg_12331;
        end else if ((1'b1 == ap_condition_10355)) begin
            grp_batch_norm_fu_5260_sum_V = sum0_V_0_3_reg_12296;
        end else begin
            grp_batch_norm_fu_5260_sum_V = 'bx;
        end
    end else begin
        grp_batch_norm_fu_5260_sum_V = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter2 == 1'b1)) begin
        if ((1'b1 == ap_condition_10371)) begin
            grp_batch_norm_fu_5260_weight_V = bn_weights_V101_load_reg_12871;
        end else if ((1'b1 == ap_condition_10367)) begin
            grp_batch_norm_fu_5260_weight_V = bn_weights_V94_load_reg_12801;
        end else if ((1'b1 == ap_condition_10363)) begin
            grp_batch_norm_fu_5260_weight_V = bn_weights_V87_load_reg_12656;
        end else if ((1'b1 == ap_condition_10359)) begin
            grp_batch_norm_fu_5260_weight_V = bn_weights_V80_load_reg_11596;
        end else if ((1'b1 == ap_condition_10355)) begin
            grp_batch_norm_fu_5260_weight_V = bn_weights_V73_load_reg_11491;
        end else begin
            grp_batch_norm_fu_5260_weight_V = 'bx;
        end
    end else begin
        grp_batch_norm_fu_5260_weight_V = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001_ignoreCallOp2163) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp1892) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage2_11001_ignoreCallOp2127) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage4_11001_ignoreCallOp2230) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage1_11001_ignoreCallOp2012) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_batch_norm_fu_5268_ap_ce = 1'b1;
    end else begin
        grp_batch_norm_fu_5268_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter2 == 1'b1)) begin
        if ((1'b1 == ap_condition_10367)) begin
            grp_batch_norm_fu_5268_bias_V = bn_bias_V126_load_reg_12816;
        end else if ((1'b1 == ap_condition_10363)) begin
            grp_batch_norm_fu_5268_bias_V = bn_bias_V119_load_reg_12691;
        end else if ((1'b1 == ap_condition_10359)) begin
            grp_batch_norm_fu_5268_bias_V = bn_bias_V112_load_reg_11616;
        end else if ((1'b1 == ap_condition_10355)) begin
            grp_batch_norm_fu_5268_bias_V = bn_bias_V105_load_reg_11511;
        end else begin
            grp_batch_norm_fu_5268_bias_V = 'bx;
        end
    end else begin
        grp_batch_norm_fu_5268_bias_V = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter2 == 1'b1)) begin
        if ((1'b1 == ap_condition_10367)) begin
            grp_batch_norm_fu_5268_sum_V = sum0_V_0_24_reg_12901;
        end else if ((1'b1 == ap_condition_10363)) begin
            grp_batch_norm_fu_5268_sum_V = sum0_V_0_17_reg_12681;
        end else if ((1'b1 == ap_condition_10359)) begin
            grp_batch_norm_fu_5268_sum_V = sum0_V_0_10_reg_12336;
        end else if ((1'b1 == ap_condition_10355)) begin
            grp_batch_norm_fu_5268_sum_V = sum0_V_0_4_reg_12301;
        end else begin
            grp_batch_norm_fu_5268_sum_V = 'bx;
        end
    end else begin
        grp_batch_norm_fu_5268_sum_V = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter2 == 1'b1)) begin
        if ((1'b1 == ap_condition_10367)) begin
            grp_batch_norm_fu_5268_weight_V = bn_weights_V95_load_reg_12811;
        end else if ((1'b1 == ap_condition_10363)) begin
            grp_batch_norm_fu_5268_weight_V = bn_weights_V88_load_reg_12686;
        end else if ((1'b1 == ap_condition_10359)) begin
            grp_batch_norm_fu_5268_weight_V = bn_weights_V81_load_reg_11611;
        end else if ((1'b1 == ap_condition_10355)) begin
            grp_batch_norm_fu_5268_weight_V = bn_weights_V74_load_reg_11506;
        end else begin
            grp_batch_norm_fu_5268_weight_V = 'bx;
        end
    end else begin
        grp_batch_norm_fu_5268_weight_V = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001_ignoreCallOp2165) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp1896) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage2_11001_ignoreCallOp2128) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage4_11001_ignoreCallOp2232) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage1_11001_ignoreCallOp2016) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_batch_norm_fu_5276_ap_ce = 1'b1;
    end else begin
        grp_batch_norm_fu_5276_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter2 == 1'b1)) begin
        if ((1'b1 == ap_condition_10367)) begin
            grp_batch_norm_fu_5276_bias_V = bn_bias_V127_load_reg_12826;
        end else if ((1'b1 == ap_condition_10363)) begin
            grp_batch_norm_fu_5276_bias_V = bn_bias_V120_load_reg_12721;
        end else if ((1'b1 == ap_condition_10359)) begin
            grp_batch_norm_fu_5276_bias_V = bn_bias_V113_load_reg_11631;
        end else if ((1'b1 == ap_condition_10355)) begin
            grp_batch_norm_fu_5276_bias_V = bn_bias_V106_load_reg_11526;
        end else begin
            grp_batch_norm_fu_5276_bias_V = 'bx;
        end
    end else begin
        grp_batch_norm_fu_5276_bias_V = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter2 == 1'b1)) begin
        if ((1'b1 == ap_condition_10367)) begin
            grp_batch_norm_fu_5276_sum_V = sum0_V_0_25_reg_12906;
        end else if ((1'b1 == ap_condition_10363)) begin
            grp_batch_norm_fu_5276_sum_V = sum0_V_0_18_reg_12711;
        end else if ((1'b1 == ap_condition_10359)) begin
            grp_batch_norm_fu_5276_sum_V = sum0_V_0_11_reg_12341;
        end else if ((1'b1 == ap_condition_10355)) begin
            grp_batch_norm_fu_5276_sum_V = sum0_V_0_5_reg_12306;
        end else begin
            grp_batch_norm_fu_5276_sum_V = 'bx;
        end
    end else begin
        grp_batch_norm_fu_5276_sum_V = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter2 == 1'b1)) begin
        if ((1'b1 == ap_condition_10367)) begin
            grp_batch_norm_fu_5276_weight_V = bn_weights_V96_load_reg_12821;
        end else if ((1'b1 == ap_condition_10363)) begin
            grp_batch_norm_fu_5276_weight_V = bn_weights_V89_load_reg_12716;
        end else if ((1'b1 == ap_condition_10359)) begin
            grp_batch_norm_fu_5276_weight_V = bn_weights_V82_load_reg_11626;
        end else if ((1'b1 == ap_condition_10355)) begin
            grp_batch_norm_fu_5276_weight_V = bn_weights_V75_load_reg_11521;
        end else begin
            grp_batch_norm_fu_5276_weight_V = 'bx;
        end
    end else begin
        grp_batch_norm_fu_5276_weight_V = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001_ignoreCallOp2167) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp1900) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage2_11001_ignoreCallOp2129) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage4_11001_ignoreCallOp2234) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage1_11001_ignoreCallOp2020) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_batch_norm_fu_5284_ap_ce = 1'b1;
    end else begin
        grp_batch_norm_fu_5284_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter2 == 1'b1)) begin
        if ((1'b1 == ap_condition_10367)) begin
            grp_batch_norm_fu_5284_bias_V = bn_bias_V128_load_reg_12836;
        end else if ((1'b1 == ap_condition_10363)) begin
            grp_batch_norm_fu_5284_bias_V = bn_bias_V121_load_reg_12751;
        end else if ((1'b1 == ap_condition_10359)) begin
            grp_batch_norm_fu_5284_bias_V = bn_bias_V114_load_reg_11646;
        end else if ((1'b1 == ap_condition_10355)) begin
            grp_batch_norm_fu_5284_bias_V = bn_bias_V107_load_reg_11541;
        end else begin
            grp_batch_norm_fu_5284_bias_V = 'bx;
        end
    end else begin
        grp_batch_norm_fu_5284_bias_V = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter2 == 1'b1)) begin
        if ((1'b1 == ap_condition_10367)) begin
            grp_batch_norm_fu_5284_sum_V = sum0_V_0_26_reg_12911;
        end else if ((1'b1 == ap_condition_10363)) begin
            grp_batch_norm_fu_5284_sum_V = sum0_V_0_19_reg_12741;
        end else if ((1'b1 == ap_condition_10359)) begin
            grp_batch_norm_fu_5284_sum_V = sum0_V_0_12_reg_12346;
        end else if ((1'b1 == ap_condition_10355)) begin
            grp_batch_norm_fu_5284_sum_V = sum0_V_0_6_reg_12311;
        end else begin
            grp_batch_norm_fu_5284_sum_V = 'bx;
        end
    end else begin
        grp_batch_norm_fu_5284_sum_V = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter2 == 1'b1)) begin
        if ((1'b1 == ap_condition_10367)) begin
            grp_batch_norm_fu_5284_weight_V = bn_weights_V97_load_reg_12831;
        end else if ((1'b1 == ap_condition_10363)) begin
            grp_batch_norm_fu_5284_weight_V = bn_weights_V90_load_reg_12746;
        end else if ((1'b1 == ap_condition_10359)) begin
            grp_batch_norm_fu_5284_weight_V = bn_weights_V83_load_reg_11641;
        end else if ((1'b1 == ap_condition_10355)) begin
            grp_batch_norm_fu_5284_weight_V = bn_weights_V76_load_reg_11536;
        end else begin
            grp_batch_norm_fu_5284_weight_V = 'bx;
        end
    end else begin
        grp_batch_norm_fu_5284_weight_V = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln505_reg_10077 == 1'd0))) begin
        grp_compute_engine_64_fu_4546_b_V = select_ln538_6_reg_10402;
    end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln505_reg_10077 == 1'd0))) begin
        grp_compute_engine_64_fu_4546_b_V = select_ln539_6_reg_10326;
    end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln505_reg_10077 == 1'd0))) begin
        grp_compute_engine_64_fu_4546_b_V = tmp_7_reg_10304;
    end else if ((((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln505_reg_10077 == 1'd0)) | ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln505_reg_10077 == 1'd0)))) begin
        grp_compute_engine_64_fu_4546_b_V = grp_fu_5383_p11;
    end else begin
        grp_compute_engine_64_fu_4546_b_V = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln505_reg_10077 == 1'd0))) begin
        grp_compute_engine_64_fu_4546_w_V = weight_buf_3x3_V_0_q0;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln505_reg_10077 == 1'd0)) | ((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln505_reg_10077 == 1'd0)))) begin
        grp_compute_engine_64_fu_4546_w_V = reg_5540;
    end else if ((((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln505_reg_10077 == 1'd0)) | ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln505_reg_10077 == 1'd0)))) begin
        grp_compute_engine_64_fu_4546_w_V = weight_buf_3x3_V_0_q1;
    end else begin
        grp_compute_engine_64_fu_4546_w_V = 'bx;
    end
end

always @ (*) begin
    if ((icmp_ln505_reg_10077 == 1'd0)) begin
        if ((1'b1 == ap_condition_4991)) begin
            grp_compute_engine_64_fu_4555_b_V = select_ln540_6_reg_10434;
        end else if ((1'b1 == ap_condition_5022)) begin
            grp_compute_engine_64_fu_4555_b_V = select_ln539_6_reg_10326;
        end else if ((1'b1 == ap_condition_5017)) begin
            grp_compute_engine_64_fu_4555_b_V = tmp_8_reg_10380;
        end else if ((1'b1 == ap_condition_5011)) begin
            grp_compute_engine_64_fu_4555_b_V = tmp_5_fu_6195_p11;
        end else if ((1'b1 == ap_condition_5006)) begin
            grp_compute_engine_64_fu_4555_b_V = grp_fu_5383_p11;
        end else begin
            grp_compute_engine_64_fu_4555_b_V = 'bx;
        end
    end else begin
        grp_compute_engine_64_fu_4555_b_V = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln505_reg_10077 == 1'd0))) begin
        grp_compute_engine_64_fu_4555_w_V = weight_buf_3x3_V_0_q1;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln505_reg_10077 == 1'd0)) | ((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln505_reg_10077 == 1'd0)))) begin
        grp_compute_engine_64_fu_4555_w_V = weight_buf_3x3_V_0_q0;
    end else if ((((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln505_reg_10077 == 1'd0)) | ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln505_reg_10077 == 1'd0)))) begin
        grp_compute_engine_64_fu_4555_w_V = weight_buf_3x3_V_1_q1;
    end else begin
        grp_compute_engine_64_fu_4555_w_V = 'bx;
    end
end

always @ (*) begin
    if ((icmp_ln505_reg_10077 == 1'd0)) begin
        if ((1'b1 == ap_condition_4991)) begin
            grp_compute_engine_64_fu_4564_b_V = select_ln538_6_reg_10402;
        end else if ((1'b1 == ap_condition_5022)) begin
            grp_compute_engine_64_fu_4564_b_V = select_ln539_6_reg_10326;
        end else if ((1'b1 == ap_condition_5017)) begin
            grp_compute_engine_64_fu_4564_b_V = tmp_7_reg_10304;
        end else if ((1'b1 == ap_condition_5011)) begin
            grp_compute_engine_64_fu_4564_b_V = grp_fu_5436_p11;
        end else if ((1'b1 == ap_condition_5006)) begin
            grp_compute_engine_64_fu_4564_b_V = grp_fu_5383_p11;
        end else begin
            grp_compute_engine_64_fu_4564_b_V = 'bx;
        end
    end else begin
        grp_compute_engine_64_fu_4564_b_V = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln505_reg_10077 == 1'd0))) begin
        grp_compute_engine_64_fu_4564_w_V = reg_5545;
    end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln505_reg_10077 == 1'd0))) begin
        grp_compute_engine_64_fu_4564_w_V = weight_buf_3x3_V_1_q0;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln505_reg_10077 == 1'd0))) begin
        grp_compute_engine_64_fu_4564_w_V = weight_buf_3x3_V_0_q1;
    end else if ((((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln505_reg_10077 == 1'd0)) | ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln505_reg_10077 == 1'd0)))) begin
        grp_compute_engine_64_fu_4564_w_V = weight_buf_3x3_V_2_q1;
    end else begin
        grp_compute_engine_64_fu_4564_w_V = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln505_reg_10077 == 1'd0))) begin
        grp_compute_engine_64_fu_4573_b_V = select_ln540_6_reg_10434;
    end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln505_reg_10077 == 1'd0))) begin
        grp_compute_engine_64_fu_4573_b_V = select_ln539_6_reg_10326;
    end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln505_reg_10077 == 1'd0))) begin
        grp_compute_engine_64_fu_4573_b_V = tmp_8_reg_10380;
    end else if ((((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln505_reg_10077 == 1'd0)) | ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln505_reg_10077 == 1'd0)))) begin
        grp_compute_engine_64_fu_4573_b_V = grp_fu_5383_p11;
    end else begin
        grp_compute_engine_64_fu_4573_b_V = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln505_reg_10077 == 1'd0))) begin
        grp_compute_engine_64_fu_4573_w_V = weight_buf_3x3_V_1_q0;
    end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln505_reg_10077 == 1'd0))) begin
        grp_compute_engine_64_fu_4573_w_V = weight_buf_3x3_V_1_q1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln505_reg_10077 == 1'd0))) begin
        grp_compute_engine_64_fu_4573_w_V = reg_5545;
    end else if ((((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln505_reg_10077 == 1'd0)) | ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln505_reg_10077 == 1'd0)))) begin
        grp_compute_engine_64_fu_4573_w_V = weight_buf_3x3_V_3_q1;
    end else begin
        grp_compute_engine_64_fu_4573_w_V = 'bx;
    end
end

always @ (*) begin
    if ((icmp_ln505_reg_10077 == 1'd0)) begin
        if ((1'b1 == ap_condition_4991)) begin
            grp_compute_engine_64_fu_4582_b_V = select_ln538_6_reg_10402;
        end else if ((1'b1 == ap_condition_5022)) begin
            grp_compute_engine_64_fu_4582_b_V = select_ln539_6_reg_10326;
        end else if ((1'b1 == ap_condition_5017)) begin
            grp_compute_engine_64_fu_4582_b_V = tmp_7_reg_10304;
        end else if ((1'b1 == ap_condition_5011)) begin
            grp_compute_engine_64_fu_4582_b_V = tmp_5_fu_6195_p11;
        end else if ((1'b1 == ap_condition_5006)) begin
            grp_compute_engine_64_fu_4582_b_V = grp_fu_5383_p11;
        end else begin
            grp_compute_engine_64_fu_4582_b_V = 'bx;
        end
    end else begin
        grp_compute_engine_64_fu_4582_b_V = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln505_reg_10077 == 1'd0))) begin
        grp_compute_engine_64_fu_4582_w_V = reg_5551;
    end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln505_reg_10077 == 1'd0))) begin
        grp_compute_engine_64_fu_4582_w_V = weight_buf_3x3_V_2_q0;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln505_reg_10077 == 1'd0))) begin
        grp_compute_engine_64_fu_4582_w_V = weight_buf_3x3_V_1_q0;
    end else if ((((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln505_reg_10077 == 1'd0)) | ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln505_reg_10077 == 1'd0)))) begin
        grp_compute_engine_64_fu_4582_w_V = weight_buf_3x3_V_4_q1;
    end else begin
        grp_compute_engine_64_fu_4582_w_V = 'bx;
    end
end

always @ (*) begin
    if ((icmp_ln505_reg_10077 == 1'd0)) begin
        if ((1'b1 == ap_condition_4991)) begin
            grp_compute_engine_64_fu_4591_b_V = select_ln540_6_reg_10434;
        end else if ((1'b1 == ap_condition_5022)) begin
            grp_compute_engine_64_fu_4591_b_V = select_ln539_6_reg_10326;
        end else if ((1'b1 == ap_condition_5017)) begin
            grp_compute_engine_64_fu_4591_b_V = tmp_8_reg_10380;
        end else if ((1'b1 == ap_condition_5011)) begin
            grp_compute_engine_64_fu_4591_b_V = grp_fu_5436_p11;
        end else if ((1'b1 == ap_condition_5006)) begin
            grp_compute_engine_64_fu_4591_b_V = grp_fu_5383_p11;
        end else begin
            grp_compute_engine_64_fu_4591_b_V = 'bx;
        end
    end else begin
        grp_compute_engine_64_fu_4591_b_V = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln505_reg_10077 == 1'd0))) begin
        grp_compute_engine_64_fu_4591_w_V = weight_buf_3x3_V_2_q0;
    end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln505_reg_10077 == 1'd0))) begin
        grp_compute_engine_64_fu_4591_w_V = weight_buf_3x3_V_2_q1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln505_reg_10077 == 1'd0))) begin
        grp_compute_engine_64_fu_4591_w_V = weight_buf_3x3_V_1_q1;
    end else if ((((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln505_reg_10077 == 1'd0)) | ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln505_reg_10077 == 1'd0)))) begin
        grp_compute_engine_64_fu_4591_w_V = weight_buf_3x3_V_5_q1;
    end else begin
        grp_compute_engine_64_fu_4591_w_V = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln505_reg_10077 == 1'd0))) begin
        grp_compute_engine_64_fu_4600_b_V = select_ln538_6_reg_10402;
    end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln505_reg_10077 == 1'd0))) begin
        grp_compute_engine_64_fu_4600_b_V = select_ln539_6_reg_10326;
    end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln505_reg_10077 == 1'd0))) begin
        grp_compute_engine_64_fu_4600_b_V = tmp_7_reg_10304;
    end else if ((((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln505_reg_10077 == 1'd0)) | ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln505_reg_10077 == 1'd0)))) begin
        grp_compute_engine_64_fu_4600_b_V = grp_fu_5383_p11;
    end else begin
        grp_compute_engine_64_fu_4600_b_V = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln505_reg_10077 == 1'd0))) begin
        grp_compute_engine_64_fu_4600_w_V = reg_5557;
    end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln505_reg_10077 == 1'd0))) begin
        grp_compute_engine_64_fu_4600_w_V = weight_buf_3x3_V_3_q0;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln505_reg_10077 == 1'd0))) begin
        grp_compute_engine_64_fu_4600_w_V = reg_5551;
    end else if ((((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln505_reg_10077 == 1'd0)) | ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln505_reg_10077 == 1'd0)))) begin
        grp_compute_engine_64_fu_4600_w_V = weight_buf_3x3_V_6_q1;
    end else begin
        grp_compute_engine_64_fu_4600_w_V = 'bx;
    end
end

always @ (*) begin
    if ((icmp_ln505_reg_10077 == 1'd0)) begin
        if ((1'b1 == ap_condition_4991)) begin
            grp_compute_engine_64_fu_4609_b_V = select_ln540_6_reg_10434;
        end else if ((1'b1 == ap_condition_5022)) begin
            grp_compute_engine_64_fu_4609_b_V = select_ln539_6_reg_10326;
        end else if ((1'b1 == ap_condition_5017)) begin
            grp_compute_engine_64_fu_4609_b_V = tmp_8_reg_10380;
        end else if ((1'b1 == ap_condition_5011)) begin
            grp_compute_engine_64_fu_4609_b_V = tmp_5_fu_6195_p11;
        end else if ((1'b1 == ap_condition_5006)) begin
            grp_compute_engine_64_fu_4609_b_V = grp_fu_5383_p11;
        end else begin
            grp_compute_engine_64_fu_4609_b_V = 'bx;
        end
    end else begin
        grp_compute_engine_64_fu_4609_b_V = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln505_reg_10077 == 1'd0))) begin
        grp_compute_engine_64_fu_4609_w_V = weight_buf_3x3_V_3_q0;
    end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln505_reg_10077 == 1'd0))) begin
        grp_compute_engine_64_fu_4609_w_V = weight_buf_3x3_V_3_q1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln505_reg_10077 == 1'd0))) begin
        grp_compute_engine_64_fu_4609_w_V = weight_buf_3x3_V_2_q0;
    end else if ((((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln505_reg_10077 == 1'd0)) | ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln505_reg_10077 == 1'd0)))) begin
        grp_compute_engine_64_fu_4609_w_V = weight_buf_3x3_V_7_q1;
    end else begin
        grp_compute_engine_64_fu_4609_w_V = 'bx;
    end
end

always @ (*) begin
    if ((icmp_ln505_reg_10077 == 1'd0)) begin
        if ((1'b1 == ap_condition_4991)) begin
            grp_compute_engine_64_fu_4618_b_V = select_ln538_6_reg_10402;
        end else if ((1'b1 == ap_condition_5022)) begin
            grp_compute_engine_64_fu_4618_b_V = select_ln539_6_reg_10326;
        end else if ((1'b1 == ap_condition_5017)) begin
            grp_compute_engine_64_fu_4618_b_V = tmp_7_reg_10304;
        end else if ((1'b1 == ap_condition_5011)) begin
            grp_compute_engine_64_fu_4618_b_V = grp_fu_5436_p11;
        end else if ((1'b1 == ap_condition_5006)) begin
            grp_compute_engine_64_fu_4618_b_V = grp_fu_5383_p11;
        end else begin
            grp_compute_engine_64_fu_4618_b_V = 'bx;
        end
    end else begin
        grp_compute_engine_64_fu_4618_b_V = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln505_reg_10077 == 1'd0))) begin
        grp_compute_engine_64_fu_4618_w_V = reg_5563;
    end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln505_reg_10077 == 1'd0))) begin
        grp_compute_engine_64_fu_4618_w_V = weight_buf_3x3_V_4_q0;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln505_reg_10077 == 1'd0))) begin
        grp_compute_engine_64_fu_4618_w_V = weight_buf_3x3_V_2_q1;
    end else if ((((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln505_reg_10077 == 1'd0)) | ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln505_reg_10077 == 1'd0)))) begin
        grp_compute_engine_64_fu_4618_w_V = weight_buf_3x3_V_8_q1;
    end else begin
        grp_compute_engine_64_fu_4618_w_V = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln505_reg_10077 == 1'd0))) begin
        grp_compute_engine_64_fu_4627_b_V = select_ln540_6_reg_10434;
    end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln505_reg_10077 == 1'd0))) begin
        grp_compute_engine_64_fu_4627_b_V = select_ln539_6_reg_10326;
    end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln505_reg_10077 == 1'd0))) begin
        grp_compute_engine_64_fu_4627_b_V = tmp_8_reg_10380;
    end else if ((((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln505_reg_10077 == 1'd0)) | ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln505_reg_10077 == 1'd0)))) begin
        grp_compute_engine_64_fu_4627_b_V = grp_fu_5383_p11;
    end else begin
        grp_compute_engine_64_fu_4627_b_V = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln505_reg_10077 == 1'd0))) begin
        grp_compute_engine_64_fu_4627_w_V = weight_buf_3x3_V_4_q0;
    end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln505_reg_10077 == 1'd0))) begin
        grp_compute_engine_64_fu_4627_w_V = weight_buf_3x3_V_4_q1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln505_reg_10077 == 1'd0))) begin
        grp_compute_engine_64_fu_4627_w_V = reg_5557;
    end else if ((((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln505_reg_10077 == 1'd0)) | ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln505_reg_10077 == 1'd0)))) begin
        grp_compute_engine_64_fu_4627_w_V = weight_buf_3x3_V_9_q1;
    end else begin
        grp_compute_engine_64_fu_4627_w_V = 'bx;
    end
end

always @ (*) begin
    if ((icmp_ln505_reg_10077 == 1'd0)) begin
        if ((1'b1 == ap_condition_4991)) begin
            grp_compute_engine_64_fu_4636_b_V = select_ln538_6_reg_10402;
        end else if ((1'b1 == ap_condition_5022)) begin
            grp_compute_engine_64_fu_4636_b_V = select_ln539_6_reg_10326;
        end else if ((1'b1 == ap_condition_5017)) begin
            grp_compute_engine_64_fu_4636_b_V = tmp_7_reg_10304;
        end else if ((1'b1 == ap_condition_5011)) begin
            grp_compute_engine_64_fu_4636_b_V = tmp_5_fu_6195_p11;
        end else if ((1'b1 == ap_condition_5006)) begin
            grp_compute_engine_64_fu_4636_b_V = grp_fu_5383_p11;
        end else begin
            grp_compute_engine_64_fu_4636_b_V = 'bx;
        end
    end else begin
        grp_compute_engine_64_fu_4636_b_V = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln505_reg_10077 == 1'd0))) begin
        grp_compute_engine_64_fu_4636_w_V = reg_5569;
    end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln505_reg_10077 == 1'd0))) begin
        grp_compute_engine_64_fu_4636_w_V = weight_buf_3x3_V_5_q0;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln505_reg_10077 == 1'd0))) begin
        grp_compute_engine_64_fu_4636_w_V = weight_buf_3x3_V_3_q0;
    end else if ((((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln505_reg_10077 == 1'd0)) | ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln505_reg_10077 == 1'd0)))) begin
        grp_compute_engine_64_fu_4636_w_V = weight_buf_3x3_V_10_q1;
    end else begin
        grp_compute_engine_64_fu_4636_w_V = 'bx;
    end
end

always @ (*) begin
    if ((icmp_ln505_reg_10077 == 1'd0)) begin
        if ((1'b1 == ap_condition_4991)) begin
            grp_compute_engine_64_fu_4645_b_V = select_ln540_6_reg_10434;
        end else if ((1'b1 == ap_condition_5022)) begin
            grp_compute_engine_64_fu_4645_b_V = select_ln539_6_reg_10326;
        end else if ((1'b1 == ap_condition_5017)) begin
            grp_compute_engine_64_fu_4645_b_V = tmp_8_reg_10380;
        end else if ((1'b1 == ap_condition_5011)) begin
            grp_compute_engine_64_fu_4645_b_V = grp_fu_5436_p11;
        end else if ((1'b1 == ap_condition_5006)) begin
            grp_compute_engine_64_fu_4645_b_V = grp_fu_5383_p11;
        end else begin
            grp_compute_engine_64_fu_4645_b_V = 'bx;
        end
    end else begin
        grp_compute_engine_64_fu_4645_b_V = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln505_reg_10077 == 1'd0))) begin
        grp_compute_engine_64_fu_4645_w_V = weight_buf_3x3_V_5_q0;
    end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln505_reg_10077 == 1'd0))) begin
        grp_compute_engine_64_fu_4645_w_V = weight_buf_3x3_V_5_q1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln505_reg_10077 == 1'd0))) begin
        grp_compute_engine_64_fu_4645_w_V = weight_buf_3x3_V_3_q1;
    end else if ((((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln505_reg_10077 == 1'd0)) | ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln505_reg_10077 == 1'd0)))) begin
        grp_compute_engine_64_fu_4645_w_V = weight_buf_3x3_V_11_q1;
    end else begin
        grp_compute_engine_64_fu_4645_w_V = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln505_reg_10077 == 1'd0))) begin
        grp_compute_engine_64_fu_4654_b_V = select_ln538_6_reg_10402;
    end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln505_reg_10077 == 1'd0))) begin
        grp_compute_engine_64_fu_4654_b_V = select_ln539_6_reg_10326;
    end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln505_reg_10077 == 1'd0))) begin
        grp_compute_engine_64_fu_4654_b_V = tmp_7_reg_10304;
    end else if ((((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln505_reg_10077 == 1'd0)) | ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln505_reg_10077 == 1'd0)))) begin
        grp_compute_engine_64_fu_4654_b_V = grp_fu_5383_p11;
    end else begin
        grp_compute_engine_64_fu_4654_b_V = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln505_reg_10077 == 1'd0))) begin
        grp_compute_engine_64_fu_4654_w_V = reg_5575;
    end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln505_reg_10077 == 1'd0))) begin
        grp_compute_engine_64_fu_4654_w_V = weight_buf_3x3_V_6_q0;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln505_reg_10077 == 1'd0))) begin
        grp_compute_engine_64_fu_4654_w_V = reg_5563;
    end else if ((((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln505_reg_10077 == 1'd0)) | ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln505_reg_10077 == 1'd0)))) begin
        grp_compute_engine_64_fu_4654_w_V = weight_buf_3x3_V_12_q1;
    end else begin
        grp_compute_engine_64_fu_4654_w_V = 'bx;
    end
end

always @ (*) begin
    if ((icmp_ln505_reg_10077 == 1'd0)) begin
        if ((1'b1 == ap_condition_4991)) begin
            grp_compute_engine_64_fu_4663_b_V = select_ln540_6_reg_10434;
        end else if ((1'b1 == ap_condition_5022)) begin
            grp_compute_engine_64_fu_4663_b_V = select_ln539_6_reg_10326;
        end else if ((1'b1 == ap_condition_5017)) begin
            grp_compute_engine_64_fu_4663_b_V = tmp_8_reg_10380;
        end else if ((1'b1 == ap_condition_5011)) begin
            grp_compute_engine_64_fu_4663_b_V = tmp_5_fu_6195_p11;
        end else if ((1'b1 == ap_condition_5006)) begin
            grp_compute_engine_64_fu_4663_b_V = grp_fu_5383_p11;
        end else begin
            grp_compute_engine_64_fu_4663_b_V = 'bx;
        end
    end else begin
        grp_compute_engine_64_fu_4663_b_V = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln505_reg_10077 == 1'd0))) begin
        grp_compute_engine_64_fu_4663_w_V = weight_buf_3x3_V_6_q0;
    end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln505_reg_10077 == 1'd0))) begin
        grp_compute_engine_64_fu_4663_w_V = weight_buf_3x3_V_6_q1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln505_reg_10077 == 1'd0))) begin
        grp_compute_engine_64_fu_4663_w_V = weight_buf_3x3_V_4_q0;
    end else if ((((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln505_reg_10077 == 1'd0)) | ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln505_reg_10077 == 1'd0)))) begin
        grp_compute_engine_64_fu_4663_w_V = weight_buf_3x3_V_13_q1;
    end else begin
        grp_compute_engine_64_fu_4663_w_V = 'bx;
    end
end

always @ (*) begin
    if ((icmp_ln505_reg_10077 == 1'd0)) begin
        if ((1'b1 == ap_condition_4991)) begin
            grp_compute_engine_64_fu_4672_b_V = select_ln538_6_reg_10402;
        end else if ((1'b1 == ap_condition_5022)) begin
            grp_compute_engine_64_fu_4672_b_V = select_ln539_6_reg_10326;
        end else if ((1'b1 == ap_condition_5017)) begin
            grp_compute_engine_64_fu_4672_b_V = tmp_7_reg_10304;
        end else if ((1'b1 == ap_condition_5011)) begin
            grp_compute_engine_64_fu_4672_b_V = grp_fu_5436_p11;
        end else if ((1'b1 == ap_condition_5006)) begin
            grp_compute_engine_64_fu_4672_b_V = grp_fu_5383_p11;
        end else begin
            grp_compute_engine_64_fu_4672_b_V = 'bx;
        end
    end else begin
        grp_compute_engine_64_fu_4672_b_V = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln505_reg_10077 == 1'd0))) begin
        grp_compute_engine_64_fu_4672_w_V = reg_5581;
    end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln505_reg_10077 == 1'd0))) begin
        grp_compute_engine_64_fu_4672_w_V = weight_buf_3x3_V_7_q0;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln505_reg_10077 == 1'd0))) begin
        grp_compute_engine_64_fu_4672_w_V = weight_buf_3x3_V_4_q1;
    end else if ((((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln505_reg_10077 == 1'd0)) | ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln505_reg_10077 == 1'd0)))) begin
        grp_compute_engine_64_fu_4672_w_V = weight_buf_3x3_V_14_q1;
    end else begin
        grp_compute_engine_64_fu_4672_w_V = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln505_reg_10077 == 1'd0))) begin
        grp_compute_engine_64_fu_4681_b_V = select_ln540_6_reg_10434;
    end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln505_reg_10077 == 1'd0))) begin
        grp_compute_engine_64_fu_4681_b_V = select_ln539_6_reg_10326;
    end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln505_reg_10077 == 1'd0))) begin
        grp_compute_engine_64_fu_4681_b_V = tmp_8_reg_10380;
    end else if ((((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln505_reg_10077 == 1'd0)) | ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln505_reg_10077 == 1'd0)))) begin
        grp_compute_engine_64_fu_4681_b_V = grp_fu_5383_p11;
    end else begin
        grp_compute_engine_64_fu_4681_b_V = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln505_reg_10077 == 1'd0))) begin
        grp_compute_engine_64_fu_4681_w_V = weight_buf_3x3_V_7_q0;
    end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln505_reg_10077 == 1'd0))) begin
        grp_compute_engine_64_fu_4681_w_V = weight_buf_3x3_V_7_q1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln505_reg_10077 == 1'd0))) begin
        grp_compute_engine_64_fu_4681_w_V = reg_5569;
    end else if ((((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln505_reg_10077 == 1'd0)) | ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln505_reg_10077 == 1'd0)))) begin
        grp_compute_engine_64_fu_4681_w_V = weight_buf_3x3_V_15_q1;
    end else begin
        grp_compute_engine_64_fu_4681_w_V = 'bx;
    end
end

always @ (*) begin
    if ((icmp_ln505_reg_10077 == 1'd0)) begin
        if ((1'b1 == ap_condition_4991)) begin
            grp_compute_engine_64_fu_4690_b_V = select_ln538_6_reg_10402;
        end else if ((1'b1 == ap_condition_5022)) begin
            grp_compute_engine_64_fu_4690_b_V = select_ln539_6_reg_10326;
        end else if ((1'b1 == ap_condition_5017)) begin
            grp_compute_engine_64_fu_4690_b_V = tmp_7_reg_10304;
        end else if ((1'b1 == ap_condition_5011)) begin
            grp_compute_engine_64_fu_4690_b_V = tmp_5_fu_6195_p11;
        end else if ((1'b1 == ap_condition_5006)) begin
            grp_compute_engine_64_fu_4690_b_V = grp_fu_5383_p11;
        end else begin
            grp_compute_engine_64_fu_4690_b_V = 'bx;
        end
    end else begin
        grp_compute_engine_64_fu_4690_b_V = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln505_reg_10077 == 1'd0))) begin
        grp_compute_engine_64_fu_4690_w_V = reg_5587;
    end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln505_reg_10077 == 1'd0))) begin
        grp_compute_engine_64_fu_4690_w_V = weight_buf_3x3_V_8_q0;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln505_reg_10077 == 1'd0))) begin
        grp_compute_engine_64_fu_4690_w_V = weight_buf_3x3_V_5_q0;
    end else if ((((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln505_reg_10077 == 1'd0)) | ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln505_reg_10077 == 1'd0)))) begin
        grp_compute_engine_64_fu_4690_w_V = weight_buf_3x3_V_16_q1;
    end else begin
        grp_compute_engine_64_fu_4690_w_V = 'bx;
    end
end

always @ (*) begin
    if ((icmp_ln505_reg_10077 == 1'd0)) begin
        if ((1'b1 == ap_condition_4991)) begin
            grp_compute_engine_64_fu_4699_b_V = select_ln540_6_reg_10434;
        end else if ((1'b1 == ap_condition_5022)) begin
            grp_compute_engine_64_fu_4699_b_V = select_ln539_6_reg_10326;
        end else if ((1'b1 == ap_condition_5017)) begin
            grp_compute_engine_64_fu_4699_b_V = tmp_8_reg_10380;
        end else if ((1'b1 == ap_condition_5011)) begin
            grp_compute_engine_64_fu_4699_b_V = grp_fu_5436_p11;
        end else if ((1'b1 == ap_condition_5006)) begin
            grp_compute_engine_64_fu_4699_b_V = grp_fu_5383_p11;
        end else begin
            grp_compute_engine_64_fu_4699_b_V = 'bx;
        end
    end else begin
        grp_compute_engine_64_fu_4699_b_V = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln505_reg_10077 == 1'd0))) begin
        grp_compute_engine_64_fu_4699_w_V = weight_buf_3x3_V_8_q0;
    end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln505_reg_10077 == 1'd0))) begin
        grp_compute_engine_64_fu_4699_w_V = weight_buf_3x3_V_8_q1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln505_reg_10077 == 1'd0))) begin
        grp_compute_engine_64_fu_4699_w_V = weight_buf_3x3_V_5_q1;
    end else if ((((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln505_reg_10077 == 1'd0)) | ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln505_reg_10077 == 1'd0)))) begin
        grp_compute_engine_64_fu_4699_w_V = weight_buf_3x3_V_17_q1;
    end else begin
        grp_compute_engine_64_fu_4699_w_V = 'bx;
    end
end

always @ (*) begin
    if ((icmp_ln505_reg_10077 == 1'd0)) begin
        if ((1'b1 == ap_condition_4991)) begin
            grp_compute_engine_64_fu_4708_b_V = select_ln538_6_reg_10402;
        end else if ((1'b1 == ap_condition_5022)) begin
            grp_compute_engine_64_fu_4708_b_V = select_ln539_6_reg_10326;
        end else if ((1'b1 == ap_condition_5017)) begin
            grp_compute_engine_64_fu_4708_b_V = tmp_7_reg_10304;
        end else if ((1'b1 == ap_condition_5011)) begin
            grp_compute_engine_64_fu_4708_b_V = grp_fu_5383_p11;
        end else if ((1'b1 == ap_condition_5006)) begin
            grp_compute_engine_64_fu_4708_b_V = grp_fu_5477_p11;
        end else begin
            grp_compute_engine_64_fu_4708_b_V = 'bx;
        end
    end else begin
        grp_compute_engine_64_fu_4708_b_V = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln505_reg_10077 == 1'd0))) begin
        grp_compute_engine_64_fu_4708_w_V = reg_5593;
    end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln505_reg_10077 == 1'd0))) begin
        grp_compute_engine_64_fu_4708_w_V = weight_buf_3x3_V_9_q0;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln505_reg_10077 == 1'd0))) begin
        grp_compute_engine_64_fu_4708_w_V = reg_5575;
    end else if ((((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln505_reg_10077 == 1'd0)) | ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln505_reg_10077 == 1'd0)))) begin
        grp_compute_engine_64_fu_4708_w_V = weight_buf_3x3_V_18_q1;
    end else begin
        grp_compute_engine_64_fu_4708_w_V = 'bx;
    end
end

always @ (*) begin
    if ((icmp_ln505_reg_10077 == 1'd0)) begin
        if ((1'b1 == ap_condition_4991)) begin
            grp_compute_engine_64_fu_4717_b_V = select_ln540_6_reg_10434;
        end else if ((1'b1 == ap_condition_5022)) begin
            grp_compute_engine_64_fu_4717_b_V = select_ln539_6_reg_10326;
        end else if ((1'b1 == ap_condition_5017)) begin
            grp_compute_engine_64_fu_4717_b_V = tmp_8_reg_10380;
        end else if ((1'b1 == ap_condition_5011)) begin
            grp_compute_engine_64_fu_4717_b_V = tmp_5_fu_6195_p11;
        end else if ((1'b1 == ap_condition_5006)) begin
            grp_compute_engine_64_fu_4717_b_V = grp_fu_5477_p11;
        end else begin
            grp_compute_engine_64_fu_4717_b_V = 'bx;
        end
    end else begin
        grp_compute_engine_64_fu_4717_b_V = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln505_reg_10077 == 1'd0))) begin
        grp_compute_engine_64_fu_4717_w_V = weight_buf_3x3_V_9_q0;
    end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln505_reg_10077 == 1'd0))) begin
        grp_compute_engine_64_fu_4717_w_V = weight_buf_3x3_V_9_q1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln505_reg_10077 == 1'd0))) begin
        grp_compute_engine_64_fu_4717_w_V = weight_buf_3x3_V_6_q0;
    end else if ((((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln505_reg_10077 == 1'd0)) | ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln505_reg_10077 == 1'd0)))) begin
        grp_compute_engine_64_fu_4717_w_V = weight_buf_3x3_V_19_q1;
    end else begin
        grp_compute_engine_64_fu_4717_w_V = 'bx;
    end
end

always @ (*) begin
    if ((icmp_ln505_reg_10077 == 1'd0)) begin
        if ((1'b1 == ap_condition_4991)) begin
            grp_compute_engine_64_fu_4726_b_V = select_ln538_6_reg_10402;
        end else if ((1'b1 == ap_condition_5022)) begin
            grp_compute_engine_64_fu_4726_b_V = select_ln539_6_reg_10326;
        end else if ((1'b1 == ap_condition_5017)) begin
            grp_compute_engine_64_fu_4726_b_V = tmp_7_reg_10304;
        end else if ((1'b1 == ap_condition_5011)) begin
            grp_compute_engine_64_fu_4726_b_V = grp_fu_5436_p11;
        end else if ((1'b1 == ap_condition_5006)) begin
            grp_compute_engine_64_fu_4726_b_V = grp_fu_5477_p11;
        end else begin
            grp_compute_engine_64_fu_4726_b_V = 'bx;
        end
    end else begin
        grp_compute_engine_64_fu_4726_b_V = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln505_reg_10077 == 1'd0))) begin
        grp_compute_engine_64_fu_4726_w_V = reg_5599;
    end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln505_reg_10077 == 1'd0))) begin
        grp_compute_engine_64_fu_4726_w_V = weight_buf_3x3_V_10_q0;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln505_reg_10077 == 1'd0))) begin
        grp_compute_engine_64_fu_4726_w_V = weight_buf_3x3_V_6_q1;
    end else if ((((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln505_reg_10077 == 1'd0)) | ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln505_reg_10077 == 1'd0)))) begin
        grp_compute_engine_64_fu_4726_w_V = weight_buf_3x3_V_20_q1;
    end else begin
        grp_compute_engine_64_fu_4726_w_V = 'bx;
    end
end

always @ (*) begin
    if ((icmp_ln505_reg_10077 == 1'd0)) begin
        if ((1'b1 == ap_condition_4991)) begin
            grp_compute_engine_64_fu_4735_b_V = select_ln540_6_reg_10434;
        end else if ((1'b1 == ap_condition_5022)) begin
            grp_compute_engine_64_fu_4735_b_V = tmp_9_reg_10466;
        end else if ((1'b1 == ap_condition_5017)) begin
            grp_compute_engine_64_fu_4735_b_V = tmp_8_reg_10380;
        end else if ((1'b1 == ap_condition_5011)) begin
            grp_compute_engine_64_fu_4735_b_V = grp_fu_5383_p11;
        end else if ((1'b1 == ap_condition_5006)) begin
            grp_compute_engine_64_fu_4735_b_V = grp_fu_5477_p11;
        end else begin
            grp_compute_engine_64_fu_4735_b_V = 'bx;
        end
    end else begin
        grp_compute_engine_64_fu_4735_b_V = 'bx;
    end
end

always @ (*) begin
    if ((icmp_ln505_reg_10077 == 1'd0)) begin
        if ((1'b1 == ap_condition_4991)) begin
            grp_compute_engine_64_fu_4735_w_V = weight_buf_3x3_V_10_q0;
        end else if ((1'b1 == ap_condition_5022)) begin
            grp_compute_engine_64_fu_4735_w_V = reg_5665;
        end else if ((1'b1 == ap_condition_5017)) begin
            grp_compute_engine_64_fu_4735_w_V = weight_buf_3x3_V_10_q1;
        end else if ((1'b1 == ap_condition_5011)) begin
            grp_compute_engine_64_fu_4735_w_V = reg_5581;
        end else if ((1'b1 == ap_condition_5006)) begin
            grp_compute_engine_64_fu_4735_w_V = weight_buf_3x3_V_21_q1;
        end else begin
            grp_compute_engine_64_fu_4735_w_V = 'bx;
        end
    end else begin
        grp_compute_engine_64_fu_4735_w_V = 'bx;
    end
end

always @ (*) begin
    if ((icmp_ln505_reg_10077 == 1'd0)) begin
        if ((1'b1 == ap_condition_4991)) begin
            grp_compute_engine_64_fu_4744_b_V = select_ln538_6_reg_10402;
        end else if ((1'b1 == ap_condition_5022)) begin
            grp_compute_engine_64_fu_4744_b_V = tmp_1_reg_10484;
        end else if ((1'b1 == ap_condition_5017)) begin
            grp_compute_engine_64_fu_4744_b_V = tmp_7_reg_10304;
        end else if ((1'b1 == ap_condition_5011)) begin
            grp_compute_engine_64_fu_4744_b_V = tmp_5_fu_6195_p11;
        end else if ((1'b1 == ap_condition_5006)) begin
            grp_compute_engine_64_fu_4744_b_V = grp_fu_5477_p11;
        end else begin
            grp_compute_engine_64_fu_4744_b_V = 'bx;
        end
    end else begin
        grp_compute_engine_64_fu_4744_b_V = 'bx;
    end
end

always @ (*) begin
    if ((icmp_ln505_reg_10077 == 1'd0)) begin
        if ((1'b1 == ap_condition_4991)) begin
            grp_compute_engine_64_fu_4744_w_V = reg_5605;
        end else if ((1'b1 == ap_condition_5022)) begin
            grp_compute_engine_64_fu_4744_w_V = reg_5737;
        end else if ((1'b1 == ap_condition_5017)) begin
            grp_compute_engine_64_fu_4744_w_V = weight_buf_3x3_V_11_q0;
        end else if ((1'b1 == ap_condition_5011)) begin
            grp_compute_engine_64_fu_4744_w_V = weight_buf_3x3_V_7_q0;
        end else if ((1'b1 == ap_condition_5006)) begin
            grp_compute_engine_64_fu_4744_w_V = weight_buf_3x3_V_22_q1;
        end else begin
            grp_compute_engine_64_fu_4744_w_V = 'bx;
        end
    end else begin
        grp_compute_engine_64_fu_4744_w_V = 'bx;
    end
end

always @ (*) begin
    if ((icmp_ln505_reg_10077 == 1'd0)) begin
        if ((1'b1 == ap_condition_4991)) begin
            grp_compute_engine_64_fu_4753_b_V = select_ln540_6_reg_10434;
        end else if ((1'b1 == ap_condition_5022)) begin
            grp_compute_engine_64_fu_4753_b_V = tmp_2_reg_10502;
        end else if ((1'b1 == ap_condition_5017)) begin
            grp_compute_engine_64_fu_4753_b_V = tmp_8_reg_10380;
        end else if ((1'b1 == ap_condition_5011)) begin
            grp_compute_engine_64_fu_4753_b_V = grp_fu_5436_p11;
        end else if ((1'b1 == ap_condition_5006)) begin
            grp_compute_engine_64_fu_4753_b_V = grp_fu_5477_p11;
        end else begin
            grp_compute_engine_64_fu_4753_b_V = 'bx;
        end
    end else begin
        grp_compute_engine_64_fu_4753_b_V = 'bx;
    end
end

always @ (*) begin
    if ((icmp_ln505_reg_10077 == 1'd0)) begin
        if ((1'b1 == ap_condition_4991)) begin
            grp_compute_engine_64_fu_4753_w_V = weight_buf_3x3_V_11_q0;
        end else if ((1'b1 == ap_condition_5022)) begin
            grp_compute_engine_64_fu_4753_w_V = weight_buf_3x3_V_21_3_reg_10546;
        end else if ((1'b1 == ap_condition_5017)) begin
            grp_compute_engine_64_fu_4753_w_V = weight_buf_3x3_V_11_q1;
        end else if ((1'b1 == ap_condition_5011)) begin
            grp_compute_engine_64_fu_4753_w_V = weight_buf_3x3_V_7_q1;
        end else if ((1'b1 == ap_condition_5006)) begin
            grp_compute_engine_64_fu_4753_w_V = weight_buf_3x3_V_23_q1;
        end else begin
            grp_compute_engine_64_fu_4753_w_V = 'bx;
        end
    end else begin
        grp_compute_engine_64_fu_4753_w_V = 'bx;
    end
end

always @ (*) begin
    if ((icmp_ln505_reg_10077 == 1'd0)) begin
        if ((1'b1 == ap_condition_4991)) begin
            grp_compute_engine_64_fu_4762_b_V = select_ln538_6_reg_10402;
        end else if ((1'b1 == ap_condition_5022)) begin
            grp_compute_engine_64_fu_4762_b_V = tmp_11_reg_10520;
        end else if ((1'b1 == ap_condition_5017)) begin
            grp_compute_engine_64_fu_4762_b_V = tmp_7_reg_10304;
        end else if ((1'b1 == ap_condition_5011)) begin
            grp_compute_engine_64_fu_4762_b_V = grp_fu_5383_p11;
        end else if ((1'b1 == ap_condition_5006)) begin
            grp_compute_engine_64_fu_4762_b_V = grp_fu_5477_p11;
        end else begin
            grp_compute_engine_64_fu_4762_b_V = 'bx;
        end
    end else begin
        grp_compute_engine_64_fu_4762_b_V = 'bx;
    end
end

always @ (*) begin
    if ((icmp_ln505_reg_10077 == 1'd0)) begin
        if ((1'b1 == ap_condition_4991)) begin
            grp_compute_engine_64_fu_4762_w_V = reg_5611;
        end else if ((1'b1 == ap_condition_5022)) begin
            grp_compute_engine_64_fu_4762_w_V = weight_buf_3x3_V_21_5_reg_10726;
        end else if ((1'b1 == ap_condition_5017)) begin
            grp_compute_engine_64_fu_4762_w_V = weight_buf_3x3_V_12_q0;
        end else if ((1'b1 == ap_condition_5011)) begin
            grp_compute_engine_64_fu_4762_w_V = reg_5587;
        end else if ((1'b1 == ap_condition_5006)) begin
            grp_compute_engine_64_fu_4762_w_V = weight_buf_3x3_V_24_q1;
        end else begin
            grp_compute_engine_64_fu_4762_w_V = 'bx;
        end
    end else begin
        grp_compute_engine_64_fu_4762_w_V = 'bx;
    end
end

always @ (*) begin
    if ((icmp_ln505_reg_10077 == 1'd0)) begin
        if ((1'b1 == ap_condition_4991)) begin
            grp_compute_engine_64_fu_4771_b_V = select_ln540_6_reg_10434;
        end else if ((1'b1 == ap_condition_5022)) begin
            grp_compute_engine_64_fu_4771_b_V = select_ln539_6_reg_10326;
        end else if ((1'b1 == ap_condition_5017)) begin
            grp_compute_engine_64_fu_4771_b_V = tmp_8_reg_10380;
        end else if ((1'b1 == ap_condition_5011)) begin
            grp_compute_engine_64_fu_4771_b_V = tmp_5_fu_6195_p11;
        end else if ((1'b1 == ap_condition_5006)) begin
            grp_compute_engine_64_fu_4771_b_V = grp_fu_5477_p11;
        end else begin
            grp_compute_engine_64_fu_4771_b_V = 'bx;
        end
    end else begin
        grp_compute_engine_64_fu_4771_b_V = 'bx;
    end
end

always @ (*) begin
    if ((icmp_ln505_reg_10077 == 1'd0)) begin
        if ((1'b1 == ap_condition_4991)) begin
            grp_compute_engine_64_fu_4771_w_V = weight_buf_3x3_V_12_q0;
        end else if ((1'b1 == ap_condition_5022)) begin
            grp_compute_engine_64_fu_4771_w_V = weight_buf_3x3_V_21_q1;
        end else if ((1'b1 == ap_condition_5017)) begin
            grp_compute_engine_64_fu_4771_w_V = weight_buf_3x3_V_12_q1;
        end else if ((1'b1 == ap_condition_5011)) begin
            grp_compute_engine_64_fu_4771_w_V = weight_buf_3x3_V_8_q0;
        end else if ((1'b1 == ap_condition_5006)) begin
            grp_compute_engine_64_fu_4771_w_V = weight_buf_3x3_V_25_q1;
        end else begin
            grp_compute_engine_64_fu_4771_w_V = 'bx;
        end
    end else begin
        grp_compute_engine_64_fu_4771_w_V = 'bx;
    end
end

always @ (*) begin
    if ((icmp_ln505_reg_10077 == 1'd0)) begin
        if ((1'b1 == ap_condition_4991)) begin
            grp_compute_engine_64_fu_4780_b_V = select_ln538_6_reg_10402;
        end else if ((1'b1 == ap_condition_5022)) begin
            grp_compute_engine_64_fu_4780_b_V = tmp_9_reg_10466;
        end else if ((1'b1 == ap_condition_5017)) begin
            grp_compute_engine_64_fu_4780_b_V = tmp_7_reg_10304;
        end else if ((1'b1 == ap_condition_5011)) begin
            grp_compute_engine_64_fu_4780_b_V = grp_fu_5436_p11;
        end else if ((1'b1 == ap_condition_5006)) begin
            grp_compute_engine_64_fu_4780_b_V = grp_fu_5477_p11;
        end else begin
            grp_compute_engine_64_fu_4780_b_V = 'bx;
        end
    end else begin
        grp_compute_engine_64_fu_4780_b_V = 'bx;
    end
end

always @ (*) begin
    if ((icmp_ln505_reg_10077 == 1'd0)) begin
        if ((1'b1 == ap_condition_4991)) begin
            grp_compute_engine_64_fu_4780_w_V = reg_5617;
        end else if ((1'b1 == ap_condition_5022)) begin
            grp_compute_engine_64_fu_4780_w_V = reg_5671;
        end else if ((1'b1 == ap_condition_5017)) begin
            grp_compute_engine_64_fu_4780_w_V = weight_buf_3x3_V_13_q0;
        end else if ((1'b1 == ap_condition_5011)) begin
            grp_compute_engine_64_fu_4780_w_V = weight_buf_3x3_V_8_q1;
        end else if ((1'b1 == ap_condition_5006)) begin
            grp_compute_engine_64_fu_4780_w_V = weight_buf_3x3_V_26_q1;
        end else begin
            grp_compute_engine_64_fu_4780_w_V = 'bx;
        end
    end else begin
        grp_compute_engine_64_fu_4780_w_V = 'bx;
    end
end

always @ (*) begin
    if ((icmp_ln505_reg_10077 == 1'd0)) begin
        if ((1'b1 == ap_condition_4991)) begin
            grp_compute_engine_64_fu_4789_b_V = select_ln540_6_reg_10434;
        end else if ((1'b1 == ap_condition_5022)) begin
            grp_compute_engine_64_fu_4789_b_V = tmp_1_reg_10484;
        end else if ((1'b1 == ap_condition_5017)) begin
            grp_compute_engine_64_fu_4789_b_V = tmp_8_reg_10380;
        end else if ((1'b1 == ap_condition_5011)) begin
            grp_compute_engine_64_fu_4789_b_V = grp_fu_5383_p11;
        end else if ((1'b1 == ap_condition_5006)) begin
            grp_compute_engine_64_fu_4789_b_V = grp_fu_5477_p11;
        end else begin
            grp_compute_engine_64_fu_4789_b_V = 'bx;
        end
    end else begin
        grp_compute_engine_64_fu_4789_b_V = 'bx;
    end
end

always @ (*) begin
    if ((icmp_ln505_reg_10077 == 1'd0)) begin
        if ((1'b1 == ap_condition_4991)) begin
            grp_compute_engine_64_fu_4789_w_V = weight_buf_3x3_V_13_q0;
        end else if ((1'b1 == ap_condition_5022)) begin
            grp_compute_engine_64_fu_4789_w_V = reg_5743;
        end else if ((1'b1 == ap_condition_5017)) begin
            grp_compute_engine_64_fu_4789_w_V = weight_buf_3x3_V_13_q1;
        end else if ((1'b1 == ap_condition_5011)) begin
            grp_compute_engine_64_fu_4789_w_V = reg_5593;
        end else if ((1'b1 == ap_condition_5006)) begin
            grp_compute_engine_64_fu_4789_w_V = weight_buf_3x3_V_27_q1;
        end else begin
            grp_compute_engine_64_fu_4789_w_V = 'bx;
        end
    end else begin
        grp_compute_engine_64_fu_4789_w_V = 'bx;
    end
end

always @ (*) begin
    if ((icmp_ln505_reg_10077 == 1'd0)) begin
        if ((1'b1 == ap_condition_4991)) begin
            grp_compute_engine_64_fu_4798_b_V = select_ln538_6_reg_10402;
        end else if ((1'b1 == ap_condition_5022)) begin
            grp_compute_engine_64_fu_4798_b_V = tmp_2_reg_10502;
        end else if ((1'b1 == ap_condition_5017)) begin
            grp_compute_engine_64_fu_4798_b_V = tmp_7_reg_10304;
        end else if ((1'b1 == ap_condition_5011)) begin
            grp_compute_engine_64_fu_4798_b_V = tmp_5_fu_6195_p11;
        end else if ((1'b1 == ap_condition_5006)) begin
            grp_compute_engine_64_fu_4798_b_V = grp_fu_5477_p11;
        end else begin
            grp_compute_engine_64_fu_4798_b_V = 'bx;
        end
    end else begin
        grp_compute_engine_64_fu_4798_b_V = 'bx;
    end
end

always @ (*) begin
    if ((icmp_ln505_reg_10077 == 1'd0)) begin
        if ((1'b1 == ap_condition_4991)) begin
            grp_compute_engine_64_fu_4798_w_V = reg_5623;
        end else if ((1'b1 == ap_condition_5022)) begin
            grp_compute_engine_64_fu_4798_w_V = weight_buf_3x3_V_22_3_reg_10551;
        end else if ((1'b1 == ap_condition_5017)) begin
            grp_compute_engine_64_fu_4798_w_V = weight_buf_3x3_V_14_q0;
        end else if ((1'b1 == ap_condition_5011)) begin
            grp_compute_engine_64_fu_4798_w_V = weight_buf_3x3_V_9_q0;
        end else if ((1'b1 == ap_condition_5006)) begin
            grp_compute_engine_64_fu_4798_w_V = weight_buf_3x3_V_28_q1;
        end else begin
            grp_compute_engine_64_fu_4798_w_V = 'bx;
        end
    end else begin
        grp_compute_engine_64_fu_4798_w_V = 'bx;
    end
end

always @ (*) begin
    if ((icmp_ln505_reg_10077 == 1'd0)) begin
        if ((1'b1 == ap_condition_4991)) begin
            grp_compute_engine_64_fu_4807_b_V = select_ln540_6_reg_10434;
        end else if ((1'b1 == ap_condition_5022)) begin
            grp_compute_engine_64_fu_4807_b_V = tmp_11_reg_10520;
        end else if ((1'b1 == ap_condition_5017)) begin
            grp_compute_engine_64_fu_4807_b_V = tmp_8_reg_10380;
        end else if ((1'b1 == ap_condition_5011)) begin
            grp_compute_engine_64_fu_4807_b_V = grp_fu_5436_p11;
        end else if ((1'b1 == ap_condition_5006)) begin
            grp_compute_engine_64_fu_4807_b_V = grp_fu_5477_p11;
        end else begin
            grp_compute_engine_64_fu_4807_b_V = 'bx;
        end
    end else begin
        grp_compute_engine_64_fu_4807_b_V = 'bx;
    end
end

always @ (*) begin
    if ((icmp_ln505_reg_10077 == 1'd0)) begin
        if ((1'b1 == ap_condition_4991)) begin
            grp_compute_engine_64_fu_4807_w_V = weight_buf_3x3_V_14_q0;
        end else if ((1'b1 == ap_condition_5022)) begin
            grp_compute_engine_64_fu_4807_w_V = weight_buf_3x3_V_22_5_reg_10736;
        end else if ((1'b1 == ap_condition_5017)) begin
            grp_compute_engine_64_fu_4807_w_V = weight_buf_3x3_V_14_q1;
        end else if ((1'b1 == ap_condition_5011)) begin
            grp_compute_engine_64_fu_4807_w_V = weight_buf_3x3_V_9_q1;
        end else if ((1'b1 == ap_condition_5006)) begin
            grp_compute_engine_64_fu_4807_w_V = weight_buf_3x3_V_29_q1;
        end else begin
            grp_compute_engine_64_fu_4807_w_V = 'bx;
        end
    end else begin
        grp_compute_engine_64_fu_4807_w_V = 'bx;
    end
end

always @ (*) begin
    if ((icmp_ln505_reg_10077 == 1'd0)) begin
        if ((1'b1 == ap_condition_4991)) begin
            grp_compute_engine_64_fu_4816_b_V = select_ln538_6_reg_10402;
        end else if ((1'b1 == ap_condition_5022)) begin
            grp_compute_engine_64_fu_4816_b_V = select_ln539_6_reg_10326;
        end else if ((1'b1 == ap_condition_5017)) begin
            grp_compute_engine_64_fu_4816_b_V = tmp_7_reg_10304;
        end else if ((1'b1 == ap_condition_5011)) begin
            grp_compute_engine_64_fu_4816_b_V = grp_fu_5383_p11;
        end else if ((1'b1 == ap_condition_5006)) begin
            grp_compute_engine_64_fu_4816_b_V = grp_fu_5477_p11;
        end else begin
            grp_compute_engine_64_fu_4816_b_V = 'bx;
        end
    end else begin
        grp_compute_engine_64_fu_4816_b_V = 'bx;
    end
end

always @ (*) begin
    if ((icmp_ln505_reg_10077 == 1'd0)) begin
        if ((1'b1 == ap_condition_4991)) begin
            grp_compute_engine_64_fu_4816_w_V = reg_5629;
        end else if ((1'b1 == ap_condition_5022)) begin
            grp_compute_engine_64_fu_4816_w_V = weight_buf_3x3_V_22_q1;
        end else if ((1'b1 == ap_condition_5017)) begin
            grp_compute_engine_64_fu_4816_w_V = weight_buf_3x3_V_15_q0;
        end else if ((1'b1 == ap_condition_5011)) begin
            grp_compute_engine_64_fu_4816_w_V = reg_5599;
        end else if ((1'b1 == ap_condition_5006)) begin
            grp_compute_engine_64_fu_4816_w_V = weight_buf_3x3_V_30_q1;
        end else begin
            grp_compute_engine_64_fu_4816_w_V = 'bx;
        end
    end else begin
        grp_compute_engine_64_fu_4816_w_V = 'bx;
    end
end

always @ (*) begin
    if ((icmp_ln505_reg_10077 == 1'd0)) begin
        if ((1'b1 == ap_condition_4991)) begin
            grp_compute_engine_64_fu_4825_b_V = select_ln540_6_reg_10434;
        end else if ((1'b1 == ap_condition_5022)) begin
            grp_compute_engine_64_fu_4825_b_V = tmp_9_reg_10466;
        end else if ((1'b1 == ap_condition_5017)) begin
            grp_compute_engine_64_fu_4825_b_V = tmp_8_reg_10380;
        end else if ((1'b1 == ap_condition_5011)) begin
            grp_compute_engine_64_fu_4825_b_V = tmp_5_fu_6195_p11;
        end else if ((1'b1 == ap_condition_5006)) begin
            grp_compute_engine_64_fu_4825_b_V = grp_fu_5477_p11;
        end else begin
            grp_compute_engine_64_fu_4825_b_V = 'bx;
        end
    end else begin
        grp_compute_engine_64_fu_4825_b_V = 'bx;
    end
end

always @ (*) begin
    if ((icmp_ln505_reg_10077 == 1'd0)) begin
        if ((1'b1 == ap_condition_4991)) begin
            grp_compute_engine_64_fu_4825_w_V = weight_buf_3x3_V_15_q0;
        end else if ((1'b1 == ap_condition_5022)) begin
            grp_compute_engine_64_fu_4825_w_V = reg_5677;
        end else if ((1'b1 == ap_condition_5017)) begin
            grp_compute_engine_64_fu_4825_w_V = weight_buf_3x3_V_15_q1;
        end else if ((1'b1 == ap_condition_5011)) begin
            grp_compute_engine_64_fu_4825_w_V = weight_buf_3x3_V_10_q0;
        end else if ((1'b1 == ap_condition_5006)) begin
            grp_compute_engine_64_fu_4825_w_V = weight_buf_3x3_V_31_q1;
        end else begin
            grp_compute_engine_64_fu_4825_w_V = 'bx;
        end
    end else begin
        grp_compute_engine_64_fu_4825_w_V = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln505_reg_10077 == 1'd0)) | ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln505_reg_10077_pp0_iter1_reg == 1'd0)))) begin
        grp_compute_engine_64_fu_4855_b_V = select_ln538_6_reg_10402;
    end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln505_reg_10077 == 1'd0))) begin
        grp_compute_engine_64_fu_4855_b_V = tmp_1_reg_10484;
    end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln505_reg_10077 == 1'd0))) begin
        grp_compute_engine_64_fu_4855_b_V = tmp_7_reg_10304;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln505_reg_10077 == 1'd0))) begin
        grp_compute_engine_64_fu_4855_b_V = grp_fu_5436_p11;
    end else begin
        grp_compute_engine_64_fu_4855_b_V = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln505_reg_10077_pp0_iter1_reg == 1'd0))) begin
        grp_compute_engine_64_fu_4855_w_V = reg_5659;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln505_reg_10077 == 1'd0))) begin
        grp_compute_engine_64_fu_4855_w_V = reg_5635;
    end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln505_reg_10077 == 1'd0))) begin
        grp_compute_engine_64_fu_4855_w_V = reg_5749;
    end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln505_reg_10077 == 1'd0))) begin
        grp_compute_engine_64_fu_4855_w_V = weight_buf_3x3_V_16_q0;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln505_reg_10077 == 1'd0))) begin
        grp_compute_engine_64_fu_4855_w_V = weight_buf_3x3_V_10_q1;
    end else begin
        grp_compute_engine_64_fu_4855_w_V = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln505_reg_10077 == 1'd0)) | ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln505_reg_10077_pp0_iter1_reg == 1'd0)))) begin
        grp_compute_engine_64_fu_4864_b_V = select_ln540_6_reg_10434;
    end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln505_reg_10077 == 1'd0))) begin
        grp_compute_engine_64_fu_4864_b_V = tmp_2_reg_10502;
    end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln505_reg_10077 == 1'd0))) begin
        grp_compute_engine_64_fu_4864_b_V = tmp_8_reg_10380;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln505_reg_10077 == 1'd0))) begin
        grp_compute_engine_64_fu_4864_b_V = grp_fu_5383_p11;
    end else begin
        grp_compute_engine_64_fu_4864_b_V = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln505_reg_10077_pp0_iter1_reg == 1'd0))) begin
        grp_compute_engine_64_fu_4864_w_V = reg_5731;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln505_reg_10077 == 1'd0))) begin
        grp_compute_engine_64_fu_4864_w_V = weight_buf_3x3_V_16_q0;
    end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln505_reg_10077 == 1'd0))) begin
        grp_compute_engine_64_fu_4864_w_V = weight_buf_3x3_V_23_3_reg_10556;
    end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln505_reg_10077 == 1'd0))) begin
        grp_compute_engine_64_fu_4864_w_V = weight_buf_3x3_V_16_q1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln505_reg_10077 == 1'd0))) begin
        grp_compute_engine_64_fu_4864_w_V = reg_5605;
    end else begin
        grp_compute_engine_64_fu_4864_w_V = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln505_reg_10077 == 1'd0)) | ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln505_reg_10077_pp0_iter1_reg == 1'd0)))) begin
        grp_compute_engine_64_fu_4872_b_V = select_ln538_6_reg_10402;
    end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln505_reg_10077 == 1'd0))) begin
        grp_compute_engine_64_fu_4872_b_V = tmp_11_reg_10520;
    end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln505_reg_10077 == 1'd0))) begin
        grp_compute_engine_64_fu_4872_b_V = tmp_7_reg_10304;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln505_reg_10077 == 1'd0))) begin
        grp_compute_engine_64_fu_4872_b_V = tmp_5_fu_6195_p11;
    end else begin
        grp_compute_engine_64_fu_4872_b_V = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln505_reg_10077_pp0_iter1_reg == 1'd0))) begin
        grp_compute_engine_64_fu_4872_w_V = reg_5665;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln505_reg_10077 == 1'd0))) begin
        grp_compute_engine_64_fu_4872_w_V = reg_5641;
    end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln505_reg_10077 == 1'd0))) begin
        grp_compute_engine_64_fu_4872_w_V = weight_buf_3x3_V_23_5_reg_10746;
    end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln505_reg_10077 == 1'd0))) begin
        grp_compute_engine_64_fu_4872_w_V = weight_buf_3x3_V_17_q0;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln505_reg_10077 == 1'd0))) begin
        grp_compute_engine_64_fu_4872_w_V = weight_buf_3x3_V_11_q0;
    end else begin
        grp_compute_engine_64_fu_4872_w_V = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln505_reg_10077 == 1'd0)) | ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln505_reg_10077_pp0_iter1_reg == 1'd0)))) begin
        grp_compute_engine_64_fu_4881_b_V = select_ln540_6_reg_10434;
    end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln505_reg_10077 == 1'd0))) begin
        grp_compute_engine_64_fu_4881_b_V = select_ln539_6_reg_10326;
    end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln505_reg_10077 == 1'd0))) begin
        grp_compute_engine_64_fu_4881_b_V = tmp_8_reg_10380;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln505_reg_10077 == 1'd0))) begin
        grp_compute_engine_64_fu_4881_b_V = grp_fu_5436_p11;
    end else begin
        grp_compute_engine_64_fu_4881_b_V = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln505_reg_10077_pp0_iter1_reg == 1'd0))) begin
        grp_compute_engine_64_fu_4881_w_V = reg_5737;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln505_reg_10077 == 1'd0))) begin
        grp_compute_engine_64_fu_4881_w_V = weight_buf_3x3_V_17_q0;
    end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln505_reg_10077 == 1'd0))) begin
        grp_compute_engine_64_fu_4881_w_V = weight_buf_3x3_V_23_q1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln505_reg_10077 == 1'd0))) begin
        grp_compute_engine_64_fu_4881_w_V = weight_buf_3x3_V_17_q1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln505_reg_10077 == 1'd0))) begin
        grp_compute_engine_64_fu_4881_w_V = weight_buf_3x3_V_11_q1;
    end else begin
        grp_compute_engine_64_fu_4881_w_V = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln505_reg_10077 == 1'd0)) | ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln505_reg_10077_pp0_iter1_reg == 1'd0)))) begin
        grp_compute_engine_64_fu_4890_b_V = select_ln538_6_reg_10402;
    end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln505_reg_10077 == 1'd0))) begin
        grp_compute_engine_64_fu_4890_b_V = tmp_9_reg_10466;
    end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln505_reg_10077 == 1'd0))) begin
        grp_compute_engine_64_fu_4890_b_V = tmp_10_reg_10362;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln505_reg_10077 == 1'd0))) begin
        grp_compute_engine_64_fu_4890_b_V = grp_fu_5383_p11;
    end else begin
        grp_compute_engine_64_fu_4890_b_V = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln505_reg_10077_pp0_iter1_reg == 1'd0))) begin
        grp_compute_engine_64_fu_4890_w_V = reg_5671;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln505_reg_10077 == 1'd0))) begin
        grp_compute_engine_64_fu_4890_w_V = reg_5647;
    end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln505_reg_10077 == 1'd0))) begin
        grp_compute_engine_64_fu_4890_w_V = reg_5683;
    end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln505_reg_10077 == 1'd0))) begin
        grp_compute_engine_64_fu_4890_w_V = weight_buf_3x3_V_18_q0;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln505_reg_10077 == 1'd0))) begin
        grp_compute_engine_64_fu_4890_w_V = reg_5611;
    end else begin
        grp_compute_engine_64_fu_4890_w_V = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln505_reg_10077 == 1'd0)) | ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln505_reg_10077_pp0_iter1_reg == 1'd0)))) begin
        grp_compute_engine_64_fu_4898_b_V = select_ln540_6_reg_10434;
    end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln505_reg_10077 == 1'd0))) begin
        grp_compute_engine_64_fu_4898_b_V = tmp_1_reg_10484;
    end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln505_reg_10077 == 1'd0))) begin
        grp_compute_engine_64_fu_4898_b_V = tmp_11_reg_10520;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln505_reg_10077 == 1'd0))) begin
        grp_compute_engine_64_fu_4898_b_V = tmp_5_fu_6195_p11;
    end else begin
        grp_compute_engine_64_fu_4898_b_V = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln505_reg_10077_pp0_iter1_reg == 1'd0))) begin
        grp_compute_engine_64_fu_4898_w_V = reg_5743;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln505_reg_10077 == 1'd0))) begin
        grp_compute_engine_64_fu_4898_w_V = weight_buf_3x3_V_18_q0;
    end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln505_reg_10077 == 1'd0))) begin
        grp_compute_engine_64_fu_4898_w_V = reg_5755;
    end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln505_reg_10077 == 1'd0))) begin
        grp_compute_engine_64_fu_4898_w_V = weight_buf_3x3_V_18_q1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln505_reg_10077 == 1'd0))) begin
        grp_compute_engine_64_fu_4898_w_V = weight_buf_3x3_V_12_q0;
    end else begin
        grp_compute_engine_64_fu_4898_w_V = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln505_reg_10077 == 1'd0)) | ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln505_reg_10077_pp0_iter1_reg == 1'd0)))) begin
        grp_compute_engine_64_fu_4907_b_V = select_ln538_6_reg_10402;
    end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln505_reg_10077 == 1'd0))) begin
        grp_compute_engine_64_fu_4907_b_V = tmp_2_reg_10502;
    end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln505_reg_10077 == 1'd0))) begin
        grp_compute_engine_64_fu_4907_b_V = tmp_1_reg_10484;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln505_reg_10077 == 1'd0))) begin
        grp_compute_engine_64_fu_4907_b_V = grp_fu_5436_p11;
    end else begin
        grp_compute_engine_64_fu_4907_b_V = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln505_reg_10077_pp0_iter1_reg == 1'd0))) begin
        grp_compute_engine_64_fu_4907_w_V = reg_5677;
    end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln505_reg_10077 == 1'd0))) begin
        grp_compute_engine_64_fu_4907_w_V = weight_buf_3x3_V_24_3_reg_10561;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln505_reg_10077 == 1'd0)) | ((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln505_reg_10077 == 1'd0)))) begin
        grp_compute_engine_64_fu_4907_w_V = reg_5653;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln505_reg_10077 == 1'd0))) begin
        grp_compute_engine_64_fu_4907_w_V = weight_buf_3x3_V_12_q1;
    end else begin
        grp_compute_engine_64_fu_4907_w_V = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln505_reg_10077 == 1'd0)) | ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln505_reg_10077_pp0_iter1_reg == 1'd0)))) begin
        grp_compute_engine_64_fu_4916_b_V = select_ln540_6_reg_10434;
    end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln505_reg_10077 == 1'd0))) begin
        grp_compute_engine_64_fu_4916_b_V = tmp_11_reg_10520;
    end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln505_reg_10077 == 1'd0))) begin
        grp_compute_engine_64_fu_4916_b_V = tmp_2_reg_10502;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln505_reg_10077 == 1'd0))) begin
        grp_compute_engine_64_fu_4916_b_V = grp_fu_5383_p11;
    end else begin
        grp_compute_engine_64_fu_4916_b_V = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln505_reg_10077_pp0_iter1_reg == 1'd0))) begin
        grp_compute_engine_64_fu_4916_w_V = reg_5749;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln505_reg_10077 == 1'd0))) begin
        grp_compute_engine_64_fu_4916_w_V = weight_buf_3x3_V_19_q0;
    end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln505_reg_10077 == 1'd0))) begin
        grp_compute_engine_64_fu_4916_w_V = weight_buf_3x3_V_24_5_reg_10756;
    end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln505_reg_10077 == 1'd0))) begin
        grp_compute_engine_64_fu_4916_w_V = weight_buf_3x3_V_19_3_reg_10536;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln505_reg_10077 == 1'd0))) begin
        grp_compute_engine_64_fu_4916_w_V = reg_5617;
    end else begin
        grp_compute_engine_64_fu_4916_w_V = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln505_reg_10077_pp0_iter1_reg == 1'd0))) begin
        grp_compute_engine_64_fu_4924_b_V = select_ln538_6_reg_10402;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln505_reg_10077 == 1'd0))) begin
        grp_compute_engine_64_fu_4924_b_V = tmp_2_reg_10502;
    end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln505_reg_10077 == 1'd0))) begin
        grp_compute_engine_64_fu_4924_b_V = select_ln539_6_reg_10326;
    end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln505_reg_10077 == 1'd0))) begin
        grp_compute_engine_64_fu_4924_b_V = tmp_10_reg_10362;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln505_reg_10077 == 1'd0))) begin
        grp_compute_engine_64_fu_4924_b_V = tmp_5_fu_6195_p11;
    end else begin
        grp_compute_engine_64_fu_4924_b_V = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln505_reg_10077_pp0_iter1_reg == 1'd0))) begin
        grp_compute_engine_64_fu_4924_w_V = reg_5683;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln505_reg_10077 == 1'd0))) begin
        grp_compute_engine_64_fu_4924_w_V = weight_buf_3x3_V_28_3_reg_10581;
    end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln505_reg_10077 == 1'd0))) begin
        grp_compute_engine_64_fu_4924_w_V = weight_buf_3x3_V_24_q1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln505_reg_10077 == 1'd0))) begin
        grp_compute_engine_64_fu_4924_w_V = weight_buf_3x3_V_19_q0;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln505_reg_10077 == 1'd0))) begin
        grp_compute_engine_64_fu_4924_w_V = weight_buf_3x3_V_13_q0;
    end else begin
        grp_compute_engine_64_fu_4924_w_V = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln505_reg_10077_pp0_iter1_reg == 1'd0))) begin
        grp_compute_engine_64_fu_4933_b_V = select_ln540_6_reg_10434;
    end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln505_reg_10077 == 1'd0))) begin
        grp_compute_engine_64_fu_4933_b_V = tmp_9_reg_10466;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln505_reg_10077 == 1'd0)) | ((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln505_reg_10077 == 1'd0)))) begin
        grp_compute_engine_64_fu_4933_b_V = tmp_11_reg_10520;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln505_reg_10077 == 1'd0))) begin
        grp_compute_engine_64_fu_4933_b_V = grp_fu_5436_p11;
    end else begin
        grp_compute_engine_64_fu_4933_b_V = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln505_reg_10077_pp0_iter1_reg == 1'd0))) begin
        grp_compute_engine_64_fu_4933_w_V = reg_5755;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln505_reg_10077 == 1'd0))) begin
        grp_compute_engine_64_fu_4933_w_V = weight_buf_3x3_V_28_5_reg_10796;
    end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln505_reg_10077 == 1'd0))) begin
        grp_compute_engine_64_fu_4933_w_V = reg_5689;
    end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln505_reg_10077 == 1'd0))) begin
        grp_compute_engine_64_fu_4933_w_V = weight_buf_3x3_V_19_q1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln505_reg_10077 == 1'd0))) begin
        grp_compute_engine_64_fu_4933_w_V = weight_buf_3x3_V_13_q1;
    end else begin
        grp_compute_engine_64_fu_4933_w_V = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln505_reg_10077_pp0_iter1_reg == 1'd0))) begin
        grp_compute_engine_64_fu_4942_b_V = select_ln538_6_reg_10402;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln505_reg_10077 == 1'd0))) begin
        grp_compute_engine_64_fu_4942_b_V = select_ln539_6_reg_10326;
    end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln505_reg_10077 == 1'd0))) begin
        grp_compute_engine_64_fu_4942_b_V = tmp_1_reg_10484;
    end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln505_reg_10077 == 1'd0))) begin
        grp_compute_engine_64_fu_4942_b_V = tmp_9_reg_10466;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln505_reg_10077 == 1'd0))) begin
        grp_compute_engine_64_fu_4942_b_V = grp_fu_5383_p11;
    end else begin
        grp_compute_engine_64_fu_4942_b_V = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln505_reg_10077_pp0_iter1_reg == 1'd0))) begin
        grp_compute_engine_64_fu_4942_w_V = reg_5689;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln505_reg_10077 == 1'd0))) begin
        grp_compute_engine_64_fu_4942_w_V = reg_5779;
    end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln505_reg_10077 == 1'd0))) begin
        grp_compute_engine_64_fu_4942_w_V = reg_5761;
    end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln505_reg_10077 == 1'd0))) begin
        grp_compute_engine_64_fu_4942_w_V = reg_5659;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln505_reg_10077 == 1'd0))) begin
        grp_compute_engine_64_fu_4942_w_V = reg_5623;
    end else begin
        grp_compute_engine_64_fu_4942_w_V = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln505_reg_10077_pp0_iter1_reg == 1'd0))) begin
        grp_compute_engine_64_fu_4950_b_V = select_ln540_6_reg_10434;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln505_reg_10077 == 1'd0))) begin
        grp_compute_engine_64_fu_4950_b_V = tmp_9_reg_10466;
    end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln505_reg_10077 == 1'd0))) begin
        grp_compute_engine_64_fu_4950_b_V = tmp_2_reg_10502;
    end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln505_reg_10077 == 1'd0))) begin
        grp_compute_engine_64_fu_4950_b_V = tmp_1_reg_10484;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln505_reg_10077 == 1'd0))) begin
        grp_compute_engine_64_fu_4950_b_V = tmp_5_fu_6195_p11;
    end else begin
        grp_compute_engine_64_fu_4950_b_V = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln505_reg_10077_pp0_iter1_reg == 1'd0))) begin
        grp_compute_engine_64_fu_4950_w_V = reg_5761;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln505_reg_10077 == 1'd0))) begin
        grp_compute_engine_64_fu_4950_w_V = reg_5713;
    end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln505_reg_10077 == 1'd0))) begin
        grp_compute_engine_64_fu_4950_w_V = weight_buf_3x3_V_25_3_reg_10566;
    end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln505_reg_10077 == 1'd0))) begin
        grp_compute_engine_64_fu_4950_w_V = reg_5731;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln505_reg_10077 == 1'd0))) begin
        grp_compute_engine_64_fu_4950_w_V = weight_buf_3x3_V_14_q0;
    end else begin
        grp_compute_engine_64_fu_4950_w_V = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln505_reg_10077_pp0_iter1_reg == 1'd0))) begin
        grp_compute_engine_64_fu_4959_b_V = select_ln538_6_reg_10402;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln505_reg_10077 == 1'd0))) begin
        grp_compute_engine_64_fu_4959_b_V = tmp_1_reg_10484;
    end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln505_reg_10077 == 1'd0))) begin
        grp_compute_engine_64_fu_4959_b_V = tmp_11_reg_10520;
    end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln505_reg_10077 == 1'd0))) begin
        grp_compute_engine_64_fu_4959_b_V = tmp_2_reg_10502;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln505_reg_10077 == 1'd0))) begin
        grp_compute_engine_64_fu_4959_b_V = grp_fu_5436_p11;
    end else begin
        grp_compute_engine_64_fu_4959_b_V = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln505_reg_10077_pp0_iter1_reg == 1'd0))) begin
        grp_compute_engine_64_fu_4959_w_V = reg_5695;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln505_reg_10077 == 1'd0))) begin
        grp_compute_engine_64_fu_4959_w_V = weight_buf_3x3_V_29_2_reg_10586;
    end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln505_reg_10077 == 1'd0))) begin
        grp_compute_engine_64_fu_4959_w_V = weight_buf_3x3_V_25_5_reg_10766;
    end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln505_reg_10077 == 1'd0))) begin
        grp_compute_engine_64_fu_4959_w_V = weight_buf_3x3_V_20_3_reg_10541;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln505_reg_10077 == 1'd0))) begin
        grp_compute_engine_64_fu_4959_w_V = weight_buf_3x3_V_14_q1;
    end else begin
        grp_compute_engine_64_fu_4959_w_V = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln505_reg_10077_pp0_iter1_reg == 1'd0))) begin
        grp_compute_engine_64_fu_4968_b_V = select_ln540_6_reg_10434;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln505_reg_10077 == 1'd0))) begin
        grp_compute_engine_64_fu_4968_b_V = tmp_2_reg_10502;
    end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln505_reg_10077 == 1'd0))) begin
        grp_compute_engine_64_fu_4968_b_V = select_ln539_6_reg_10326;
    end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln505_reg_10077 == 1'd0))) begin
        grp_compute_engine_64_fu_4968_b_V = tmp_10_reg_10362;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln505_reg_10077 == 1'd0))) begin
        grp_compute_engine_64_fu_4968_b_V = grp_fu_5383_p11;
    end else begin
        grp_compute_engine_64_fu_4968_b_V = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln505_reg_10077_pp0_iter1_reg == 1'd0))) begin
        grp_compute_engine_64_fu_4968_w_V = reg_5767;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln505_reg_10077 == 1'd0))) begin
        grp_compute_engine_64_fu_4968_w_V = weight_buf_3x3_V_29_3_reg_10591;
    end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln505_reg_10077 == 1'd0))) begin
        grp_compute_engine_64_fu_4968_w_V = weight_buf_3x3_V_25_q1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln505_reg_10077 == 1'd0))) begin
        grp_compute_engine_64_fu_4968_w_V = weight_buf_3x3_V_20_q0;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln505_reg_10077 == 1'd0))) begin
        grp_compute_engine_64_fu_4968_w_V = reg_5629;
    end else begin
        grp_compute_engine_64_fu_4968_w_V = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln505_reg_10077_pp0_iter1_reg == 1'd0))) begin
        grp_compute_engine_64_fu_4976_b_V = select_ln538_6_reg_10402;
    end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln505_reg_10077 == 1'd0))) begin
        grp_compute_engine_64_fu_4976_b_V = tmp_9_reg_10466;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln505_reg_10077 == 1'd0)) | ((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln505_reg_10077 == 1'd0)))) begin
        grp_compute_engine_64_fu_4976_b_V = tmp_11_reg_10520;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln505_reg_10077 == 1'd0))) begin
        grp_compute_engine_64_fu_4976_b_V = tmp_5_fu_6195_p11;
    end else begin
        grp_compute_engine_64_fu_4976_b_V = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln505_reg_10077_pp0_iter1_reg == 1'd0))) begin
        grp_compute_engine_64_fu_4976_w_V = reg_5701;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln505_reg_10077 == 1'd0))) begin
        grp_compute_engine_64_fu_4976_w_V = weight_buf_3x3_V_29_5_reg_10806;
    end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln505_reg_10077 == 1'd0))) begin
        grp_compute_engine_64_fu_4976_w_V = reg_5695;
    end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln505_reg_10077 == 1'd0))) begin
        grp_compute_engine_64_fu_4976_w_V = weight_buf_3x3_V_20_q1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln505_reg_10077 == 1'd0))) begin
        grp_compute_engine_64_fu_4976_w_V = weight_buf_3x3_V_15_q0;
    end else begin
        grp_compute_engine_64_fu_4976_w_V = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln505_reg_10077_pp0_iter1_reg == 1'd0))) begin
        grp_compute_engine_64_fu_4985_b_V = select_ln540_6_reg_10434;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln505_reg_10077 == 1'd0))) begin
        grp_compute_engine_64_fu_4985_b_V = select_ln539_6_reg_10326;
    end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln505_reg_10077 == 1'd0))) begin
        grp_compute_engine_64_fu_4985_b_V = tmp_1_reg_10484;
    end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln505_reg_10077 == 1'd0))) begin
        grp_compute_engine_64_fu_4985_b_V = tmp_10_reg_10362;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln505_reg_10077 == 1'd0))) begin
        grp_compute_engine_64_fu_4985_b_V = grp_fu_5436_p11;
    end else begin
        grp_compute_engine_64_fu_4985_b_V = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln505_reg_10077_pp0_iter1_reg == 1'd0))) begin
        grp_compute_engine_64_fu_4985_w_V = reg_5773;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln505_reg_10077 == 1'd0))) begin
        grp_compute_engine_64_fu_4985_w_V = weight_buf_3x3_V_29_7_reg_11126;
    end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln505_reg_10077 == 1'd0))) begin
        grp_compute_engine_64_fu_4985_w_V = reg_5767;
    end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln505_reg_10077 == 1'd0))) begin
        grp_compute_engine_64_fu_4985_w_V = weight_buf_3x3_V_21_q0;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln505_reg_10077 == 1'd0))) begin
        grp_compute_engine_64_fu_4985_w_V = weight_buf_3x3_V_15_q1;
    end else begin
        grp_compute_engine_64_fu_4985_w_V = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln505_reg_10077_pp0_iter1_reg == 1'd0))) begin
        grp_compute_engine_64_fu_4994_b_V = select_ln538_6_reg_10402;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln505_reg_10077 == 1'd0))) begin
        grp_compute_engine_64_fu_4994_b_V = tmp_9_reg_10466;
    end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln505_reg_10077 == 1'd0))) begin
        grp_compute_engine_64_fu_4994_b_V = tmp_2_reg_10502;
    end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln505_reg_10077 == 1'd0))) begin
        grp_compute_engine_64_fu_4994_b_V = tmp_10_reg_10362;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln505_reg_10077 == 1'd0))) begin
        grp_compute_engine_64_fu_4994_b_V = grp_fu_5383_p11;
    end else begin
        grp_compute_engine_64_fu_4994_b_V = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln505_reg_10077_pp0_iter1_reg == 1'd0))) begin
        grp_compute_engine_64_fu_4994_w_V = reg_5707;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln505_reg_10077 == 1'd0))) begin
        grp_compute_engine_64_fu_4994_w_V = reg_5719;
    end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln505_reg_10077 == 1'd0))) begin
        grp_compute_engine_64_fu_4994_w_V = weight_buf_3x3_V_26_3_reg_10571;
    end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln505_reg_10077 == 1'd0))) begin
        grp_compute_engine_64_fu_4994_w_V = weight_buf_3x3_V_22_q0;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln505_reg_10077 == 1'd0))) begin
        grp_compute_engine_64_fu_4994_w_V = reg_5635;
    end else begin
        grp_compute_engine_64_fu_4994_w_V = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln505_reg_10077_pp0_iter1_reg == 1'd0))) begin
        grp_compute_engine_64_fu_5002_b_V = select_ln540_6_reg_10434;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln505_reg_10077 == 1'd0))) begin
        grp_compute_engine_64_fu_5002_b_V = tmp_1_reg_10484;
    end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln505_reg_10077 == 1'd0))) begin
        grp_compute_engine_64_fu_5002_b_V = tmp_11_reg_10520;
    end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln505_reg_10077 == 1'd0))) begin
        grp_compute_engine_64_fu_5002_b_V = tmp_10_reg_10362;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln505_reg_10077 == 1'd0))) begin
        grp_compute_engine_64_fu_5002_b_V = tmp_5_fu_6195_p11;
    end else begin
        grp_compute_engine_64_fu_5002_b_V = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln505_reg_10077_pp0_iter1_reg == 1'd0))) begin
        grp_compute_engine_64_fu_5002_w_V = reg_5779;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln505_reg_10077 == 1'd0))) begin
        grp_compute_engine_64_fu_5002_w_V = weight_buf_3x3_V_30_2_reg_10596;
    end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln505_reg_10077 == 1'd0))) begin
        grp_compute_engine_64_fu_5002_w_V = weight_buf_3x3_V_26_5_reg_10776;
    end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln505_reg_10077 == 1'd0))) begin
        grp_compute_engine_64_fu_5002_w_V = weight_buf_3x3_V_23_q0;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln505_reg_10077 == 1'd0))) begin
        grp_compute_engine_64_fu_5002_w_V = weight_buf_3x3_V_16_q0;
    end else begin
        grp_compute_engine_64_fu_5002_w_V = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln505_reg_10077_pp0_iter1_reg == 1'd0))) begin
        grp_compute_engine_64_fu_5011_b_V = select_ln538_6_reg_10402;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln505_reg_10077 == 1'd0))) begin
        grp_compute_engine_64_fu_5011_b_V = tmp_2_reg_10502;
    end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln505_reg_10077 == 1'd0))) begin
        grp_compute_engine_64_fu_5011_b_V = select_ln539_6_reg_10326;
    end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln505_reg_10077 == 1'd0))) begin
        grp_compute_engine_64_fu_5011_b_V = tmp_10_reg_10362;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln505_reg_10077 == 1'd0))) begin
        grp_compute_engine_64_fu_5011_b_V = grp_fu_5436_p11;
    end else begin
        grp_compute_engine_64_fu_5011_b_V = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln505_reg_10077_pp0_iter1_reg == 1'd0))) begin
        grp_compute_engine_64_fu_5011_w_V = weight_buf_3x3_V_29_6_reg_11121;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln505_reg_10077 == 1'd0))) begin
        grp_compute_engine_64_fu_5011_w_V = weight_buf_3x3_V_30_3_reg_10601;
    end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln505_reg_10077 == 1'd0))) begin
        grp_compute_engine_64_fu_5011_w_V = weight_buf_3x3_V_26_q1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln505_reg_10077 == 1'd0))) begin
        grp_compute_engine_64_fu_5011_w_V = weight_buf_3x3_V_24_q0;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln505_reg_10077 == 1'd0))) begin
        grp_compute_engine_64_fu_5011_w_V = weight_buf_3x3_V_16_q1;
    end else begin
        grp_compute_engine_64_fu_5011_w_V = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln505_reg_10077_pp0_iter1_reg == 1'd0))) begin
        grp_compute_engine_64_fu_5020_b_V = select_ln540_6_reg_10434;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln505_reg_10077 == 1'd0))) begin
        grp_compute_engine_64_fu_5020_b_V = tmp_11_reg_10520;
    end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln505_reg_10077 == 1'd0))) begin
        grp_compute_engine_64_fu_5020_b_V = tmp_9_reg_10466;
    end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln505_reg_10077 == 1'd0))) begin
        grp_compute_engine_64_fu_5020_b_V = tmp_10_reg_10362;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln505_reg_10077 == 1'd0))) begin
        grp_compute_engine_64_fu_5020_b_V = grp_fu_5383_p11;
    end else begin
        grp_compute_engine_64_fu_5020_b_V = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln505_reg_10077_pp0_iter1_reg == 1'd0))) begin
        grp_compute_engine_64_fu_5020_w_V = reg_5713;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln505_reg_10077 == 1'd0))) begin
        grp_compute_engine_64_fu_5020_w_V = weight_buf_3x3_V_30_5_reg_10816;
    end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln505_reg_10077 == 1'd0))) begin
        grp_compute_engine_64_fu_5020_w_V = reg_5701;
    end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln505_reg_10077 == 1'd0))) begin
        grp_compute_engine_64_fu_5020_w_V = weight_buf_3x3_V_25_q0;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln505_reg_10077 == 1'd0))) begin
        grp_compute_engine_64_fu_5020_w_V = reg_5641;
    end else begin
        grp_compute_engine_64_fu_5020_w_V = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln505_reg_10077_pp0_iter1_reg == 1'd0))) begin
        grp_compute_engine_64_fu_5028_b_V = select_ln538_6_reg_10402;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln505_reg_10077 == 1'd0))) begin
        grp_compute_engine_64_fu_5028_b_V = select_ln539_6_reg_10326;
    end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln505_reg_10077 == 1'd0))) begin
        grp_compute_engine_64_fu_5028_b_V = tmp_1_reg_10484;
    end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln505_reg_10077 == 1'd0))) begin
        grp_compute_engine_64_fu_5028_b_V = tmp_10_reg_10362;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln505_reg_10077 == 1'd0))) begin
        grp_compute_engine_64_fu_5028_b_V = tmp_5_fu_6195_p11;
    end else begin
        grp_compute_engine_64_fu_5028_b_V = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln505_reg_10077_pp0_iter1_reg == 1'd0))) begin
        grp_compute_engine_64_fu_5028_w_V = weight_buf_3x3_V_30_6_reg_11131;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln505_reg_10077 == 1'd0))) begin
        grp_compute_engine_64_fu_5028_w_V = weight_buf_3x3_V_30_7_reg_11136;
    end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln505_reg_10077 == 1'd0))) begin
        grp_compute_engine_64_fu_5028_w_V = reg_5773;
    end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln505_reg_10077 == 1'd0))) begin
        grp_compute_engine_64_fu_5028_w_V = weight_buf_3x3_V_26_q0;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln505_reg_10077 == 1'd0))) begin
        grp_compute_engine_64_fu_5028_w_V = weight_buf_3x3_V_17_q0;
    end else begin
        grp_compute_engine_64_fu_5028_w_V = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln505_reg_10077_pp0_iter1_reg == 1'd0))) begin
        grp_compute_engine_64_fu_5037_b_V = select_ln540_6_reg_10434;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln505_reg_10077 == 1'd0))) begin
        grp_compute_engine_64_fu_5037_b_V = tmp_9_reg_10466;
    end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln505_reg_10077 == 1'd0))) begin
        grp_compute_engine_64_fu_5037_b_V = tmp_2_reg_10502;
    end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln505_reg_10077 == 1'd0))) begin
        grp_compute_engine_64_fu_5037_b_V = tmp_10_reg_10362;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln505_reg_10077 == 1'd0))) begin
        grp_compute_engine_64_fu_5037_b_V = grp_fu_5436_p11;
    end else begin
        grp_compute_engine_64_fu_5037_b_V = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln505_reg_10077_pp0_iter1_reg == 1'd0))) begin
        grp_compute_engine_64_fu_5037_w_V = reg_5719;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln505_reg_10077 == 1'd0))) begin
        grp_compute_engine_64_fu_5037_w_V = reg_5725;
    end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln505_reg_10077 == 1'd0))) begin
        grp_compute_engine_64_fu_5037_w_V = weight_buf_3x3_V_27_3_reg_10576;
    end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln505_reg_10077 == 1'd0))) begin
        grp_compute_engine_64_fu_5037_w_V = weight_buf_3x3_V_27_q0;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln505_reg_10077 == 1'd0))) begin
        grp_compute_engine_64_fu_5037_w_V = weight_buf_3x3_V_17_q1;
    end else begin
        grp_compute_engine_64_fu_5037_w_V = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln505_reg_10077_pp0_iter1_reg == 1'd0))) begin
        grp_compute_engine_64_fu_5046_b_V = select_ln538_6_reg_10402;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln505_reg_10077 == 1'd0))) begin
        grp_compute_engine_64_fu_5046_b_V = tmp_1_reg_10484;
    end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln505_reg_10077 == 1'd0))) begin
        grp_compute_engine_64_fu_5046_b_V = tmp_11_reg_10520;
    end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln505_reg_10077 == 1'd0))) begin
        grp_compute_engine_64_fu_5046_b_V = tmp_10_reg_10362;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln505_reg_10077 == 1'd0))) begin
        grp_compute_engine_64_fu_5046_b_V = grp_fu_5477_p11;
    end else begin
        grp_compute_engine_64_fu_5046_b_V = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln505_reg_10077_pp0_iter1_reg == 1'd0))) begin
        grp_compute_engine_64_fu_5046_w_V = weight_buf_3x3_V_31_6_reg_11141;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln505_reg_10077 == 1'd0))) begin
        grp_compute_engine_64_fu_5046_w_V = weight_buf_3x3_V_31_2_reg_10606;
    end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln505_reg_10077 == 1'd0))) begin
        grp_compute_engine_64_fu_5046_w_V = weight_buf_3x3_V_27_5_reg_10786;
    end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln505_reg_10077 == 1'd0))) begin
        grp_compute_engine_64_fu_5046_w_V = weight_buf_3x3_V_28_q0;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln505_reg_10077 == 1'd0))) begin
        grp_compute_engine_64_fu_5046_w_V = reg_5647;
    end else begin
        grp_compute_engine_64_fu_5046_w_V = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln505_reg_10077_pp0_iter1_reg == 1'd0))) begin
        grp_compute_engine_64_fu_5054_b_V = select_ln540_6_reg_10434;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln505_reg_10077 == 1'd0))) begin
        grp_compute_engine_64_fu_5054_b_V = tmp_2_reg_10502;
    end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln505_reg_10077 == 1'd0))) begin
        grp_compute_engine_64_fu_5054_b_V = select_ln539_6_reg_10326;
    end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln505_reg_10077 == 1'd0))) begin
        grp_compute_engine_64_fu_5054_b_V = tmp_10_reg_10362;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln505_reg_10077 == 1'd0))) begin
        grp_compute_engine_64_fu_5054_b_V = tmp_1_fu_6357_p11;
    end else begin
        grp_compute_engine_64_fu_5054_b_V = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln505_reg_10077_pp0_iter1_reg == 1'd0))) begin
        grp_compute_engine_64_fu_5054_w_V = reg_5725;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln505_reg_10077 == 1'd0))) begin
        grp_compute_engine_64_fu_5054_w_V = weight_buf_3x3_V_31_3_reg_10611;
    end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln505_reg_10077 == 1'd0))) begin
        grp_compute_engine_64_fu_5054_w_V = weight_buf_3x3_V_27_q1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln505_reg_10077 == 1'd0))) begin
        grp_compute_engine_64_fu_5054_w_V = weight_buf_3x3_V_29_q0;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln505_reg_10077 == 1'd0))) begin
        grp_compute_engine_64_fu_5054_w_V = weight_buf_3x3_V_18_q0;
    end else begin
        grp_compute_engine_64_fu_5054_w_V = 'bx;
    end
end

always @ (*) begin
    if ((icmp_ln505_reg_10077 == 1'd0)) begin
        if ((1'b1 == ap_condition_4991)) begin
            grp_compute_engine_64_fu_5063_b_V = tmp_11_reg_10520;
        end else if ((1'b1 == ap_condition_5022)) begin
            grp_compute_engine_64_fu_5063_b_V = tmp_9_reg_10466;
        end else if ((1'b1 == ap_condition_5017)) begin
            grp_compute_engine_64_fu_5063_b_V = tmp_10_reg_10362;
        end else if ((1'b1 == ap_condition_5011)) begin
            grp_compute_engine_64_fu_5063_b_V = grp_fu_5516_p11;
        end else begin
            grp_compute_engine_64_fu_5063_b_V = 'bx;
        end
    end else begin
        grp_compute_engine_64_fu_5063_b_V = 'bx;
    end
end

always @ (*) begin
    if ((icmp_ln505_reg_10077 == 1'd0)) begin
        if ((1'b1 == ap_condition_4991)) begin
            grp_compute_engine_64_fu_5063_w_V = weight_buf_3x3_V_31_5_reg_10826;
        end else if ((1'b1 == ap_condition_5022)) begin
            grp_compute_engine_64_fu_5063_w_V = reg_5707;
        end else if ((1'b1 == ap_condition_5017)) begin
            grp_compute_engine_64_fu_5063_w_V = weight_buf_3x3_V_30_q0;
        end else if ((1'b1 == ap_condition_5011)) begin
            grp_compute_engine_64_fu_5063_w_V = weight_buf_3x3_V_18_q1;
        end else begin
            grp_compute_engine_64_fu_5063_w_V = 'bx;
        end
    end else begin
        grp_compute_engine_64_fu_5063_w_V = 'bx;
    end
end

always @ (*) begin
    if ((icmp_ln505_reg_10077 == 1'd0)) begin
        if ((1'b1 == ap_condition_4991)) begin
            grp_compute_engine_64_fu_5072_b_V = select_ln539_6_reg_10326;
        end else if ((1'b1 == ap_condition_5022)) begin
            grp_compute_engine_64_fu_5072_b_V = tmp_1_reg_10484;
        end else if ((1'b1 == ap_condition_5017)) begin
            grp_compute_engine_64_fu_5072_b_V = tmp_10_reg_10362;
        end else if ((1'b1 == ap_condition_5011)) begin
            grp_compute_engine_64_fu_5072_b_V = grp_fu_5477_p11;
        end else begin
            grp_compute_engine_64_fu_5072_b_V = 'bx;
        end
    end else begin
        grp_compute_engine_64_fu_5072_b_V = 'bx;
    end
end

always @ (*) begin
    if ((icmp_ln505_reg_10077 == 1'd0)) begin
        if ((1'b1 == ap_condition_4991)) begin
            grp_compute_engine_64_fu_5072_w_V = weight_buf_3x3_V_31_7_reg_11146;
        end else if ((1'b1 == ap_condition_5022)) begin
            grp_compute_engine_64_fu_5072_w_V = reg_5779;
        end else if ((1'b1 == ap_condition_5017)) begin
            grp_compute_engine_64_fu_5072_w_V = weight_buf_3x3_V_31_q0;
        end else if ((1'b1 == ap_condition_5011)) begin
            grp_compute_engine_64_fu_5072_w_V = reg_5653;
        end else begin
            grp_compute_engine_64_fu_5072_w_V = 'bx;
        end
    end else begin
        grp_compute_engine_64_fu_5072_w_V = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001_ignoreCallOp2156) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp2262) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage2_11001_ignoreCallOp2451) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage4_11001_ignoreCallOp2209) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage1_11001_ignoreCallOp2354) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_relu_fu_5159_ap_ce = 1'b1;
    end else begin
        grp_relu_fu_5159_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln505_reg_10077_pp0_iter3_reg == 1'd0))) begin
        grp_relu_fu_5159_shiftx_V = relu_shiftx_V160_loa_reg_13399;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln505_reg_10077_pp0_iter3_reg == 1'd0))) begin
        grp_relu_fu_5159_shiftx_V = relu_shiftx_V153_q0;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln505_reg_10077_pp0_iter2_reg == 1'd0))) begin
        grp_relu_fu_5159_shiftx_V = relu_shiftx_V146_loa_reg_12576;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (icmp_ln505_reg_10077_pp0_iter2_reg == 1'd0))) begin
        grp_relu_fu_5159_shiftx_V = relu_shiftx_V139_loa_reg_12456;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (icmp_ln505_reg_10077_pp0_iter2_reg == 1'd0))) begin
        grp_relu_fu_5159_shiftx_V = relu_shiftx_V_load_reg_12351;
    end else begin
        grp_relu_fu_5159_shiftx_V = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln505_reg_10077_pp0_iter3_reg == 1'd0))) begin
        grp_relu_fu_5159_shifty_V = relu_shifty_V191_loa_reg_13404;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln505_reg_10077_pp0_iter3_reg == 1'd0))) begin
        grp_relu_fu_5159_shifty_V = relu_shifty_V184_q0;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln505_reg_10077_pp0_iter2_reg == 1'd0))) begin
        grp_relu_fu_5159_shifty_V = relu_shifty_V177_loa_reg_12581;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (icmp_ln505_reg_10077_pp0_iter2_reg == 1'd0))) begin
        grp_relu_fu_5159_shifty_V = relu_shifty_V170_loa_reg_12461;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (icmp_ln505_reg_10077_pp0_iter2_reg == 1'd0))) begin
        grp_relu_fu_5159_shifty_V = relu_shifty_V_load_reg_12356;
    end else begin
        grp_relu_fu_5159_shifty_V = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln505_reg_10077_pp0_iter3_reg == 1'd0))) begin
        grp_relu_fu_5159_weight_V = relu_weights_V222_lo_reg_13409;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln505_reg_10077_pp0_iter3_reg == 1'd0))) begin
        grp_relu_fu_5159_weight_V = relu_weights_V215_q0;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln505_reg_10077_pp0_iter2_reg == 1'd0))) begin
        grp_relu_fu_5159_weight_V = relu_weights_V208_lo_reg_12586;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (icmp_ln505_reg_10077_pp0_iter2_reg == 1'd0))) begin
        grp_relu_fu_5159_weight_V = relu_weights_V201_lo_reg_12466;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (icmp_ln505_reg_10077_pp0_iter2_reg == 1'd0))) begin
        grp_relu_fu_5159_weight_V = relu_weights_V_load_reg_12361;
    end else begin
        grp_relu_fu_5159_weight_V = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001_ignoreCallOp2158) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp2264) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage2_11001_ignoreCallOp2466) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage4_11001_ignoreCallOp2211) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage1_11001_ignoreCallOp2355) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_relu_fu_5167_ap_ce = 1'b1;
    end else begin
        grp_relu_fu_5167_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln505_reg_10077_pp0_iter3_reg == 1'd0))) begin
        grp_relu_fu_5167_shiftx_V = relu_shiftx_V161_loa_reg_13414;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln505_reg_10077_pp0_iter3_reg == 1'd0))) begin
        grp_relu_fu_5167_shiftx_V = relu_shiftx_V154_q0;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln505_reg_10077_pp0_iter2_reg == 1'd0))) begin
        grp_relu_fu_5167_shiftx_V = relu_shiftx_V147_loa_reg_12606;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (icmp_ln505_reg_10077_pp0_iter2_reg == 1'd0))) begin
        grp_relu_fu_5167_shiftx_V = relu_shiftx_V140_loa_reg_12471;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (icmp_ln505_reg_10077_pp0_iter2_reg == 1'd0))) begin
        grp_relu_fu_5167_shiftx_V = relu_shiftx_V133_loa_reg_12366;
    end else begin
        grp_relu_fu_5167_shiftx_V = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln505_reg_10077_pp0_iter3_reg == 1'd0))) begin
        grp_relu_fu_5167_shifty_V = relu_shifty_V192_loa_reg_13419;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln505_reg_10077_pp0_iter3_reg == 1'd0))) begin
        grp_relu_fu_5167_shifty_V = relu_shifty_V185_q0;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln505_reg_10077_pp0_iter2_reg == 1'd0))) begin
        grp_relu_fu_5167_shifty_V = relu_shifty_V178_loa_reg_12611;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (icmp_ln505_reg_10077_pp0_iter2_reg == 1'd0))) begin
        grp_relu_fu_5167_shifty_V = relu_shifty_V171_loa_reg_12476;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (icmp_ln505_reg_10077_pp0_iter2_reg == 1'd0))) begin
        grp_relu_fu_5167_shifty_V = relu_shifty_V164_loa_reg_12371;
    end else begin
        grp_relu_fu_5167_shifty_V = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln505_reg_10077_pp0_iter3_reg == 1'd0))) begin
        grp_relu_fu_5167_weight_V = relu_weights_V223_lo_reg_13424;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln505_reg_10077_pp0_iter3_reg == 1'd0))) begin
        grp_relu_fu_5167_weight_V = relu_weights_V216_q0;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln505_reg_10077_pp0_iter2_reg == 1'd0))) begin
        grp_relu_fu_5167_weight_V = relu_weights_V209_lo_reg_12616;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (icmp_ln505_reg_10077_pp0_iter2_reg == 1'd0))) begin
        grp_relu_fu_5167_weight_V = relu_weights_V202_lo_reg_12481;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (icmp_ln505_reg_10077_pp0_iter2_reg == 1'd0))) begin
        grp_relu_fu_5167_weight_V = relu_weights_V195_lo_reg_12376;
    end else begin
        grp_relu_fu_5167_weight_V = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001_ignoreCallOp2160) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp2266) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage2_11001_ignoreCallOp2481) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage4_11001_ignoreCallOp2213) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage1_11001_ignoreCallOp2356) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_relu_fu_5175_ap_ce = 1'b1;
    end else begin
        grp_relu_fu_5175_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln505_reg_10077_pp0_iter3_reg == 1'd0))) begin
        grp_relu_fu_5175_shiftx_V = relu_shiftx_V162_loa_reg_13429;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln505_reg_10077_pp0_iter3_reg == 1'd0))) begin
        grp_relu_fu_5175_shiftx_V = relu_shiftx_V155_q0;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln505_reg_10077_pp0_iter2_reg == 1'd0))) begin
        grp_relu_fu_5175_shiftx_V = relu_shiftx_V148_loa_reg_12636;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (icmp_ln505_reg_10077_pp0_iter2_reg == 1'd0))) begin
        grp_relu_fu_5175_shiftx_V = relu_shiftx_V141_loa_reg_12486;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (icmp_ln505_reg_10077_pp0_iter2_reg == 1'd0))) begin
        grp_relu_fu_5175_shiftx_V = relu_shiftx_V134_loa_reg_12381;
    end else begin
        grp_relu_fu_5175_shiftx_V = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln505_reg_10077_pp0_iter3_reg == 1'd0))) begin
        grp_relu_fu_5175_shifty_V = relu_shifty_V193_loa_reg_13434;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln505_reg_10077_pp0_iter3_reg == 1'd0))) begin
        grp_relu_fu_5175_shifty_V = relu_shifty_V186_q0;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln505_reg_10077_pp0_iter2_reg == 1'd0))) begin
        grp_relu_fu_5175_shifty_V = relu_shifty_V179_loa_reg_12641;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (icmp_ln505_reg_10077_pp0_iter2_reg == 1'd0))) begin
        grp_relu_fu_5175_shifty_V = relu_shifty_V172_loa_reg_12491;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (icmp_ln505_reg_10077_pp0_iter2_reg == 1'd0))) begin
        grp_relu_fu_5175_shifty_V = relu_shifty_V165_loa_reg_12386;
    end else begin
        grp_relu_fu_5175_shifty_V = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln505_reg_10077_pp0_iter3_reg == 1'd0))) begin
        grp_relu_fu_5175_weight_V = relu_weights_V224_lo_reg_13439;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln505_reg_10077_pp0_iter3_reg == 1'd0))) begin
        grp_relu_fu_5175_weight_V = relu_weights_V217_q0;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln505_reg_10077_pp0_iter2_reg == 1'd0))) begin
        grp_relu_fu_5175_weight_V = relu_weights_V210_lo_reg_12646;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (icmp_ln505_reg_10077_pp0_iter2_reg == 1'd0))) begin
        grp_relu_fu_5175_weight_V = relu_weights_V203_lo_reg_12496;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (icmp_ln505_reg_10077_pp0_iter2_reg == 1'd0))) begin
        grp_relu_fu_5175_weight_V = relu_weights_V196_lo_reg_12391;
    end else begin
        grp_relu_fu_5175_weight_V = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001_ignoreCallOp2162) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp2268) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage2_11001_ignoreCallOp2496) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage4_11001_ignoreCallOp2215) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage1_11001_ignoreCallOp2357) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_relu_fu_5183_ap_ce = 1'b1;
    end else begin
        grp_relu_fu_5183_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln505_reg_10077_pp0_iter3_reg == 1'd0))) begin
        grp_relu_fu_5183_shiftx_V = relu_shiftx_V163_loa_reg_13444;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln505_reg_10077_pp0_iter3_reg == 1'd0))) begin
        grp_relu_fu_5183_shiftx_V = relu_shiftx_V156_q0;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln505_reg_10077_pp0_iter2_reg == 1'd0))) begin
        grp_relu_fu_5183_shiftx_V = relu_shiftx_V149_loa_reg_12666;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (icmp_ln505_reg_10077_pp0_iter2_reg == 1'd0))) begin
        grp_relu_fu_5183_shiftx_V = relu_shiftx_V142_loa_reg_12501;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (icmp_ln505_reg_10077_pp0_iter2_reg == 1'd0))) begin
        grp_relu_fu_5183_shiftx_V = relu_shiftx_V135_loa_reg_12396;
    end else begin
        grp_relu_fu_5183_shiftx_V = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln505_reg_10077_pp0_iter3_reg == 1'd0))) begin
        grp_relu_fu_5183_shifty_V = relu_shifty_V194_loa_reg_13449;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln505_reg_10077_pp0_iter3_reg == 1'd0))) begin
        grp_relu_fu_5183_shifty_V = relu_shifty_V187_q0;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln505_reg_10077_pp0_iter2_reg == 1'd0))) begin
        grp_relu_fu_5183_shifty_V = relu_shifty_V180_loa_reg_12671;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (icmp_ln505_reg_10077_pp0_iter2_reg == 1'd0))) begin
        grp_relu_fu_5183_shifty_V = relu_shifty_V173_loa_reg_12506;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (icmp_ln505_reg_10077_pp0_iter2_reg == 1'd0))) begin
        grp_relu_fu_5183_shifty_V = relu_shifty_V166_loa_reg_12401;
    end else begin
        grp_relu_fu_5183_shifty_V = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln505_reg_10077_pp0_iter3_reg == 1'd0))) begin
        grp_relu_fu_5183_weight_V = relu_weights_V225_lo_reg_13454;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln505_reg_10077_pp0_iter3_reg == 1'd0))) begin
        grp_relu_fu_5183_weight_V = relu_weights_V218_q0;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln505_reg_10077_pp0_iter2_reg == 1'd0))) begin
        grp_relu_fu_5183_weight_V = relu_weights_V211_lo_reg_12676;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (icmp_ln505_reg_10077_pp0_iter2_reg == 1'd0))) begin
        grp_relu_fu_5183_weight_V = relu_weights_V204_lo_reg_12511;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (icmp_ln505_reg_10077_pp0_iter2_reg == 1'd0))) begin
        grp_relu_fu_5183_weight_V = relu_weights_V197_lo_reg_12406;
    end else begin
        grp_relu_fu_5183_weight_V = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001_ignoreCallOp2164) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp2270) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage2_11001_ignoreCallOp2511) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage4_11001_ignoreCallOp2217) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage1_11001_ignoreCallOp2358) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_relu_fu_5191_ap_ce = 1'b1;
    end else begin
        grp_relu_fu_5191_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln505_reg_10077_pp0_iter3_reg == 1'd0))) begin
        grp_relu_fu_5191_shiftx_V = relu_shiftx_V157_q0;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln505_reg_10077_pp0_iter2_reg == 1'd0))) begin
        grp_relu_fu_5191_shiftx_V = relu_shiftx_V150_loa_reg_12696;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (icmp_ln505_reg_10077_pp0_iter2_reg == 1'd0))) begin
        grp_relu_fu_5191_shiftx_V = relu_shiftx_V143_loa_reg_12516;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (icmp_ln505_reg_10077_pp0_iter2_reg == 1'd0))) begin
        grp_relu_fu_5191_shiftx_V = relu_shiftx_V136_loa_reg_12411;
    end else begin
        grp_relu_fu_5191_shiftx_V = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln505_reg_10077_pp0_iter3_reg == 1'd0))) begin
        grp_relu_fu_5191_shifty_V = relu_shifty_V188_q0;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln505_reg_10077_pp0_iter2_reg == 1'd0))) begin
        grp_relu_fu_5191_shifty_V = relu_shifty_V181_loa_reg_12701;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (icmp_ln505_reg_10077_pp0_iter2_reg == 1'd0))) begin
        grp_relu_fu_5191_shifty_V = relu_shifty_V174_loa_reg_12521;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (icmp_ln505_reg_10077_pp0_iter2_reg == 1'd0))) begin
        grp_relu_fu_5191_shifty_V = relu_shifty_V167_loa_reg_12416;
    end else begin
        grp_relu_fu_5191_shifty_V = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln505_reg_10077_pp0_iter3_reg == 1'd0))) begin
        grp_relu_fu_5191_weight_V = relu_weights_V219_q0;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln505_reg_10077_pp0_iter2_reg == 1'd0))) begin
        grp_relu_fu_5191_weight_V = relu_weights_V212_lo_reg_12706;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (icmp_ln505_reg_10077_pp0_iter2_reg == 1'd0))) begin
        grp_relu_fu_5191_weight_V = relu_weights_V205_lo_reg_12526;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (icmp_ln505_reg_10077_pp0_iter2_reg == 1'd0))) begin
        grp_relu_fu_5191_weight_V = relu_weights_V198_lo_reg_12421;
    end else begin
        grp_relu_fu_5191_weight_V = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001_ignoreCallOp2166) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp2272) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage2_11001_ignoreCallOp2526) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage4_11001_ignoreCallOp2219) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage1_11001_ignoreCallOp2359) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_relu_fu_5199_ap_ce = 1'b1;
    end else begin
        grp_relu_fu_5199_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln505_reg_10077_pp0_iter3_reg == 1'd0))) begin
        grp_relu_fu_5199_shiftx_V = relu_shiftx_V158_q0;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln505_reg_10077_pp0_iter2_reg == 1'd0))) begin
        grp_relu_fu_5199_shiftx_V = relu_shiftx_V151_loa_reg_12726;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (icmp_ln505_reg_10077_pp0_iter2_reg == 1'd0))) begin
        grp_relu_fu_5199_shiftx_V = relu_shiftx_V144_loa_reg_12531;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (icmp_ln505_reg_10077_pp0_iter2_reg == 1'd0))) begin
        grp_relu_fu_5199_shiftx_V = relu_shiftx_V137_loa_reg_12426;
    end else begin
        grp_relu_fu_5199_shiftx_V = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln505_reg_10077_pp0_iter3_reg == 1'd0))) begin
        grp_relu_fu_5199_shifty_V = relu_shifty_V189_q0;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln505_reg_10077_pp0_iter2_reg == 1'd0))) begin
        grp_relu_fu_5199_shifty_V = relu_shifty_V182_loa_reg_12731;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (icmp_ln505_reg_10077_pp0_iter2_reg == 1'd0))) begin
        grp_relu_fu_5199_shifty_V = relu_shifty_V175_loa_reg_12536;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (icmp_ln505_reg_10077_pp0_iter2_reg == 1'd0))) begin
        grp_relu_fu_5199_shifty_V = relu_shifty_V168_loa_reg_12431;
    end else begin
        grp_relu_fu_5199_shifty_V = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln505_reg_10077_pp0_iter3_reg == 1'd0))) begin
        grp_relu_fu_5199_weight_V = relu_weights_V220_q0;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln505_reg_10077_pp0_iter2_reg == 1'd0))) begin
        grp_relu_fu_5199_weight_V = relu_weights_V213_lo_reg_12736;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (icmp_ln505_reg_10077_pp0_iter2_reg == 1'd0))) begin
        grp_relu_fu_5199_weight_V = relu_weights_V206_lo_reg_12541;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (icmp_ln505_reg_10077_pp0_iter2_reg == 1'd0))) begin
        grp_relu_fu_5199_weight_V = relu_weights_V199_lo_reg_12436;
    end else begin
        grp_relu_fu_5199_weight_V = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001_ignoreCallOp2168) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp2274) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage2_11001_ignoreCallOp2541) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage4_11001_ignoreCallOp2221) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage1_11001_ignoreCallOp2360) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_relu_fu_5207_ap_ce = 1'b1;
    end else begin
        grp_relu_fu_5207_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln505_reg_10077_pp0_iter3_reg == 1'd0))) begin
        grp_relu_fu_5207_shiftx_V = relu_shiftx_V159_q0;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln505_reg_10077_pp0_iter2_reg == 1'd0))) begin
        grp_relu_fu_5207_shiftx_V = relu_shiftx_V152_loa_reg_12756;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (icmp_ln505_reg_10077_pp0_iter2_reg == 1'd0))) begin
        grp_relu_fu_5207_shiftx_V = relu_shiftx_V145_loa_reg_12546;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (icmp_ln505_reg_10077_pp0_iter2_reg == 1'd0))) begin
        grp_relu_fu_5207_shiftx_V = relu_shiftx_V138_loa_reg_12441;
    end else begin
        grp_relu_fu_5207_shiftx_V = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln505_reg_10077_pp0_iter3_reg == 1'd0))) begin
        grp_relu_fu_5207_shifty_V = relu_shifty_V190_q0;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln505_reg_10077_pp0_iter2_reg == 1'd0))) begin
        grp_relu_fu_5207_shifty_V = relu_shifty_V183_loa_reg_12761;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (icmp_ln505_reg_10077_pp0_iter2_reg == 1'd0))) begin
        grp_relu_fu_5207_shifty_V = relu_shifty_V176_loa_reg_12551;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (icmp_ln505_reg_10077_pp0_iter2_reg == 1'd0))) begin
        grp_relu_fu_5207_shifty_V = relu_shifty_V169_loa_reg_12446;
    end else begin
        grp_relu_fu_5207_shifty_V = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln505_reg_10077_pp0_iter3_reg == 1'd0))) begin
        grp_relu_fu_5207_weight_V = relu_weights_V221_q0;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln505_reg_10077_pp0_iter2_reg == 1'd0))) begin
        grp_relu_fu_5207_weight_V = relu_weights_V214_lo_reg_12766;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (icmp_ln505_reg_10077_pp0_iter2_reg == 1'd0))) begin
        grp_relu_fu_5207_weight_V = relu_weights_V207_lo_reg_12556;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (icmp_ln505_reg_10077_pp0_iter2_reg == 1'd0))) begin
        grp_relu_fu_5207_weight_V = relu_weights_V200_lo_reg_12451;
    end else begin
        grp_relu_fu_5207_weight_V = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001_ignoreCallOp1831) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp1904) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage2_11001_ignoreCallOp2144) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage4_11001_ignoreCallOp1862) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage1_11001_ignoreCallOp2052) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_sum_engine_fu_5292_ap_ce = 1'b1;
    end else begin
        grp_sum_engine_fu_5292_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln505_reg_10077_pp0_iter2_reg == 1'd0))) begin
        grp_sum_engine_fu_5292_t0_V = p_036_27_reg_11861_pp0_iter2_reg;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln505_reg_10077_pp0_iter2_reg == 1'd0))) begin
        grp_sum_engine_fu_5292_t0_V = p_036_20_reg_11686;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln505_reg_10077_pp0_iter1_reg == 1'd0))) begin
        grp_sum_engine_fu_5292_t0_V = p_036_13_reg_11041_pp0_iter1_reg;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (icmp_ln505_reg_10077_pp0_iter1_reg == 1'd0))) begin
        grp_sum_engine_fu_5292_t0_V = p_036_7_reg_10936;
    end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln505_reg_10077_pp0_iter1_reg == 1'd0))) begin
        grp_sum_engine_fu_5292_t0_V = p_s_reg_10831;
    end else begin
        grp_sum_engine_fu_5292_t0_V = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln505_reg_10077_pp0_iter2_reg == 1'd0))) begin
        grp_sum_engine_fu_5292_t1_V = tmp1_V_0_28_reg_10791_pp0_iter1_reg;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln505_reg_10077_pp0_iter2_reg == 1'd0))) begin
        grp_sum_engine_fu_5292_t1_V = tmp1_V_0_21_reg_10721_pp0_iter1_reg;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln505_reg_10077_pp0_iter1_reg == 1'd0))) begin
        grp_sum_engine_fu_5292_t1_V = tmp1_V_0_14_reg_10686_pp0_iter1_reg;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (icmp_ln505_reg_10077_pp0_iter1_reg == 1'd0))) begin
        grp_sum_engine_fu_5292_t1_V = tmp1_V_0_7_reg_10651_pp0_iter1_reg;
    end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln505_reg_10077_pp0_iter1_reg == 1'd0))) begin
        grp_sum_engine_fu_5292_t1_V = tmp1_V_reg_10616;
    end else begin
        grp_sum_engine_fu_5292_t1_V = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln505_reg_10077_pp0_iter2_reg == 1'd0))) begin
        grp_sum_engine_fu_5292_t2_V = tmp2_V_0_27_reg_11866_pp0_iter2_reg;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln505_reg_10077_pp0_iter2_reg == 1'd0))) begin
        grp_sum_engine_fu_5292_t2_V = tmp2_V_0_20_reg_11691;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln505_reg_10077_pp0_iter1_reg == 1'd0))) begin
        grp_sum_engine_fu_5292_t2_V = tmp2_V_0_13_reg_11046_pp0_iter1_reg;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (icmp_ln505_reg_10077_pp0_iter1_reg == 1'd0))) begin
        grp_sum_engine_fu_5292_t2_V = tmp2_V_0_7_reg_10941;
    end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln505_reg_10077_pp0_iter1_reg == 1'd0))) begin
        grp_sum_engine_fu_5292_t2_V = tmp2_V_reg_10836;
    end else begin
        grp_sum_engine_fu_5292_t2_V = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln505_reg_10077_pp0_iter2_reg == 1'd0))) begin
        grp_sum_engine_fu_5292_t3_V = tmp3_V_0_27_reg_12071;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln505_reg_10077_pp0_iter2_reg == 1'd0))) begin
        grp_sum_engine_fu_5292_t3_V = tmp3_V_0_20_reg_11696;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln505_reg_10077_pp0_iter1_reg == 1'd0))) begin
        grp_sum_engine_fu_5292_t3_V = tmp3_V_0_13_reg_11051_pp0_iter1_reg;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (icmp_ln505_reg_10077_pp0_iter1_reg == 1'd0))) begin
        grp_sum_engine_fu_5292_t3_V = tmp3_V_0_7_reg_10946;
    end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln505_reg_10077_pp0_iter1_reg == 1'd0))) begin
        grp_sum_engine_fu_5292_t3_V = tmp3_V_reg_10841;
    end else begin
        grp_sum_engine_fu_5292_t3_V = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln505_reg_10077_pp0_iter2_reg == 1'd0))) begin
        grp_sum_engine_fu_5292_t4_V = tmp4_V_0_27_reg_11421_pp0_iter2_reg;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln505_reg_10077_pp0_iter2_reg == 1'd0))) begin
        grp_sum_engine_fu_5292_t4_V = tmp4_V_0_20_reg_11386_pp0_iter2_reg;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln505_reg_10077_pp0_iter1_reg == 1'd0))) begin
        grp_sum_engine_fu_5292_t4_V = tmp4_V_0_13_reg_11291;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (icmp_ln505_reg_10077_pp0_iter1_reg == 1'd0))) begin
        grp_sum_engine_fu_5292_t4_V = tmp4_V_0_7_reg_11221;
    end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln505_reg_10077_pp0_iter1_reg == 1'd0))) begin
        grp_sum_engine_fu_5292_t4_V = tmp4_V_reg_11151;
    end else begin
        grp_sum_engine_fu_5292_t4_V = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln505_reg_10077_pp0_iter2_reg == 1'd0))) begin
        grp_sum_engine_fu_5292_t5_V = tmp5_V_0_27_reg_12076;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln505_reg_10077_pp0_iter2_reg == 1'd0))) begin
        grp_sum_engine_fu_5292_t5_V = tmp5_V_0_20_reg_11701;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln505_reg_10077_pp0_iter1_reg == 1'd0))) begin
        grp_sum_engine_fu_5292_t5_V = tmp5_V_0_13_reg_11296;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (icmp_ln505_reg_10077_pp0_iter1_reg == 1'd0))) begin
        grp_sum_engine_fu_5292_t5_V = tmp5_V_0_7_reg_11226;
    end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln505_reg_10077_pp0_iter1_reg == 1'd0))) begin
        grp_sum_engine_fu_5292_t5_V = tmp5_V_reg_11156;
    end else begin
        grp_sum_engine_fu_5292_t5_V = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln505_reg_10077_pp0_iter2_reg == 1'd0))) begin
        grp_sum_engine_fu_5292_t6_V = tmp6_V_0_27_reg_12241;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln505_reg_10077_pp0_iter2_reg == 1'd0))) begin
        grp_sum_engine_fu_5292_t6_V = tmp6_V_0_20_reg_12171;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln505_reg_10077_pp0_iter1_reg == 1'd0))) begin
        grp_sum_engine_fu_5292_t6_V = tmp6_V_0_13_reg_12011;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (icmp_ln505_reg_10077_pp0_iter1_reg == 1'd0))) begin
        grp_sum_engine_fu_5292_t6_V = tmp6_V_0_7_reg_11941;
    end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln505_reg_10077_pp0_iter1_reg == 1'd0))) begin
        grp_sum_engine_fu_5292_t6_V = tmp6_V_reg_11871;
    end else begin
        grp_sum_engine_fu_5292_t6_V = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln505_reg_10077_pp0_iter2_reg == 1'd0))) begin
        grp_sum_engine_fu_5292_t7_V = tmp7_V_0_27_reg_12081;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln505_reg_10077_pp0_iter2_reg == 1'd0))) begin
        grp_sum_engine_fu_5292_t7_V = tmp7_V_0_20_reg_11706;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln505_reg_10077_pp0_iter1_reg == 1'd0))) begin
        grp_sum_engine_fu_5292_t7_V = tmp7_V_0_13_reg_11651;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (icmp_ln505_reg_10077_pp0_iter1_reg == 1'd0))) begin
        grp_sum_engine_fu_5292_t7_V = tmp7_V_0_7_reg_11546;
    end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln505_reg_10077_pp0_iter1_reg == 1'd0))) begin
        grp_sum_engine_fu_5292_t7_V = tmp7_V_reg_11441;
    end else begin
        grp_sum_engine_fu_5292_t7_V = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln505_reg_10077_pp0_iter2_reg == 1'd0))) begin
        grp_sum_engine_fu_5292_t8_V = tmp8_V_0_27_reg_12246;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln505_reg_10077_pp0_iter2_reg == 1'd0))) begin
        grp_sum_engine_fu_5292_t8_V = tmp8_V_0_20_reg_12176;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln505_reg_10077_pp0_iter1_reg == 1'd0))) begin
        grp_sum_engine_fu_5292_t8_V = tmp8_V_0_13_reg_12016;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (icmp_ln505_reg_10077_pp0_iter1_reg == 1'd0))) begin
        grp_sum_engine_fu_5292_t8_V = tmp8_V_0_7_reg_11946;
    end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln505_reg_10077_pp0_iter1_reg == 1'd0))) begin
        grp_sum_engine_fu_5292_t8_V = tmp8_V_reg_11876;
    end else begin
        grp_sum_engine_fu_5292_t8_V = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001_ignoreCallOp1832) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp1908) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage2_11001_ignoreCallOp2145) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage4_11001_ignoreCallOp1863) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage1_11001_ignoreCallOp2058) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_sum_engine_fu_5305_ap_ce = 1'b1;
    end else begin
        grp_sum_engine_fu_5305_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln505_reg_10077_pp0_iter2_reg == 1'd0))) begin
        grp_sum_engine_fu_5305_t0_V = p_036_28_reg_12086;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln505_reg_10077_pp0_iter2_reg == 1'd0))) begin
        grp_sum_engine_fu_5305_t0_V = p_036_21_reg_11711;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln505_reg_10077_pp0_iter1_reg == 1'd0))) begin
        grp_sum_engine_fu_5305_t0_V = p_036_14_reg_11056_pp0_iter1_reg;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (icmp_ln505_reg_10077_pp0_iter1_reg == 1'd0))) begin
        grp_sum_engine_fu_5305_t0_V = p_036_8_reg_10951;
    end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln505_reg_10077_pp0_iter1_reg == 1'd0))) begin
        grp_sum_engine_fu_5305_t0_V = p_036_1_reg_10846;
    end else begin
        grp_sum_engine_fu_5305_t0_V = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln505_reg_10077_pp0_iter2_reg == 1'd0))) begin
        grp_sum_engine_fu_5305_t1_V = tmp1_V_0_29_reg_10801_pp0_iter1_reg;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln505_reg_10077_pp0_iter2_reg == 1'd0))) begin
        grp_sum_engine_fu_5305_t1_V = tmp1_V_0_22_reg_10731_pp0_iter1_reg;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln505_reg_10077_pp0_iter1_reg == 1'd0))) begin
        grp_sum_engine_fu_5305_t1_V = tmp1_V_0_15_reg_10691_pp0_iter1_reg;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (icmp_ln505_reg_10077_pp0_iter1_reg == 1'd0))) begin
        grp_sum_engine_fu_5305_t1_V = tmp1_V_0_8_reg_10656_pp0_iter1_reg;
    end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln505_reg_10077_pp0_iter1_reg == 1'd0))) begin
        grp_sum_engine_fu_5305_t1_V = tmp1_V_0_1_reg_10621;
    end else begin
        grp_sum_engine_fu_5305_t1_V = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln505_reg_10077_pp0_iter2_reg == 1'd0))) begin
        grp_sum_engine_fu_5305_t2_V = tmp2_V_0_28_reg_12091;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln505_reg_10077_pp0_iter2_reg == 1'd0))) begin
        grp_sum_engine_fu_5305_t2_V = tmp2_V_0_21_reg_11716;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln505_reg_10077_pp0_iter1_reg == 1'd0))) begin
        grp_sum_engine_fu_5305_t2_V = tmp2_V_0_14_reg_11061_pp0_iter1_reg;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (icmp_ln505_reg_10077_pp0_iter1_reg == 1'd0))) begin
        grp_sum_engine_fu_5305_t2_V = tmp2_V_0_8_reg_10956;
    end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln505_reg_10077_pp0_iter1_reg == 1'd0))) begin
        grp_sum_engine_fu_5305_t2_V = tmp2_V_0_1_reg_10851;
    end else begin
        grp_sum_engine_fu_5305_t2_V = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln505_reg_10077_pp0_iter2_reg == 1'd0))) begin
        grp_sum_engine_fu_5305_t3_V = tmp3_V_0_28_reg_12096;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln505_reg_10077_pp0_iter2_reg == 1'd0))) begin
        grp_sum_engine_fu_5305_t3_V = tmp3_V_0_21_reg_11721;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln505_reg_10077_pp0_iter1_reg == 1'd0))) begin
        grp_sum_engine_fu_5305_t3_V = tmp3_V_0_14_reg_11066_pp0_iter1_reg;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (icmp_ln505_reg_10077_pp0_iter1_reg == 1'd0))) begin
        grp_sum_engine_fu_5305_t3_V = tmp3_V_0_8_reg_10961;
    end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln505_reg_10077_pp0_iter1_reg == 1'd0))) begin
        grp_sum_engine_fu_5305_t3_V = tmp3_V_0_1_reg_10856;
    end else begin
        grp_sum_engine_fu_5305_t3_V = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln505_reg_10077_pp0_iter2_reg == 1'd0))) begin
        grp_sum_engine_fu_5305_t4_V = tmp4_V_0_28_reg_11426_pp0_iter2_reg;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln505_reg_10077_pp0_iter2_reg == 1'd0))) begin
        grp_sum_engine_fu_5305_t4_V = tmp4_V_0_21_reg_11391_pp0_iter2_reg;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln505_reg_10077_pp0_iter1_reg == 1'd0))) begin
        grp_sum_engine_fu_5305_t4_V = tmp4_V_0_14_reg_11301;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (icmp_ln505_reg_10077_pp0_iter1_reg == 1'd0))) begin
        grp_sum_engine_fu_5305_t4_V = tmp4_V_0_8_reg_11231;
    end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln505_reg_10077_pp0_iter1_reg == 1'd0))) begin
        grp_sum_engine_fu_5305_t4_V = tmp4_V_0_1_reg_11161;
    end else begin
        grp_sum_engine_fu_5305_t4_V = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln505_reg_10077_pp0_iter2_reg == 1'd0))) begin
        grp_sum_engine_fu_5305_t5_V = tmp5_V_0_28_reg_12101;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln505_reg_10077_pp0_iter2_reg == 1'd0))) begin
        grp_sum_engine_fu_5305_t5_V = tmp5_V_0_21_reg_11726;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln505_reg_10077_pp0_iter1_reg == 1'd0))) begin
        grp_sum_engine_fu_5305_t5_V = tmp5_V_0_14_reg_11306;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (icmp_ln505_reg_10077_pp0_iter1_reg == 1'd0))) begin
        grp_sum_engine_fu_5305_t5_V = tmp5_V_0_8_reg_11236;
    end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln505_reg_10077_pp0_iter1_reg == 1'd0))) begin
        grp_sum_engine_fu_5305_t5_V = tmp5_V_0_1_reg_11166;
    end else begin
        grp_sum_engine_fu_5305_t5_V = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln505_reg_10077_pp0_iter2_reg == 1'd0))) begin
        grp_sum_engine_fu_5305_t6_V = tmp6_V_0_28_reg_12251;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln505_reg_10077_pp0_iter2_reg == 1'd0))) begin
        grp_sum_engine_fu_5305_t6_V = tmp6_V_0_21_reg_12181;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln505_reg_10077_pp0_iter1_reg == 1'd0))) begin
        grp_sum_engine_fu_5305_t6_V = tmp6_V_0_14_reg_12021;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (icmp_ln505_reg_10077_pp0_iter1_reg == 1'd0))) begin
        grp_sum_engine_fu_5305_t6_V = tmp6_V_0_8_reg_11951;
    end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln505_reg_10077_pp0_iter1_reg == 1'd0))) begin
        grp_sum_engine_fu_5305_t6_V = tmp6_V_0_1_reg_11881;
    end else begin
        grp_sum_engine_fu_5305_t6_V = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln505_reg_10077_pp0_iter2_reg == 1'd0))) begin
        grp_sum_engine_fu_5305_t7_V = tmp7_V_0_28_reg_12106;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln505_reg_10077_pp0_iter2_reg == 1'd0))) begin
        grp_sum_engine_fu_5305_t7_V = tmp7_V_0_21_reg_11731;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln505_reg_10077_pp0_iter1_reg == 1'd0))) begin
        grp_sum_engine_fu_5305_t7_V = tmp7_V_0_14_reg_11656;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (icmp_ln505_reg_10077_pp0_iter1_reg == 1'd0))) begin
        grp_sum_engine_fu_5305_t7_V = tmp7_V_0_8_reg_11561;
    end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln505_reg_10077_pp0_iter1_reg == 1'd0))) begin
        grp_sum_engine_fu_5305_t7_V = tmp7_V_0_1_reg_11456;
    end else begin
        grp_sum_engine_fu_5305_t7_V = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln505_reg_10077_pp0_iter2_reg == 1'd0))) begin
        grp_sum_engine_fu_5305_t8_V = tmp8_V_0_28_reg_12256;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln505_reg_10077_pp0_iter2_reg == 1'd0))) begin
        grp_sum_engine_fu_5305_t8_V = tmp8_V_0_21_reg_12186;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln505_reg_10077_pp0_iter1_reg == 1'd0))) begin
        grp_sum_engine_fu_5305_t8_V = tmp8_V_0_14_reg_12026;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (icmp_ln505_reg_10077_pp0_iter1_reg == 1'd0))) begin
        grp_sum_engine_fu_5305_t8_V = tmp8_V_0_8_reg_11956;
    end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln505_reg_10077_pp0_iter1_reg == 1'd0))) begin
        grp_sum_engine_fu_5305_t8_V = tmp8_V_0_1_reg_11886;
    end else begin
        grp_sum_engine_fu_5305_t8_V = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001_ignoreCallOp1833) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp1912) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage2_11001_ignoreCallOp2146) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage4_11001_ignoreCallOp1864) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage1_11001_ignoreCallOp2064) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_sum_engine_fu_5318_ap_ce = 1'b1;
    end else begin
        grp_sum_engine_fu_5318_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln505_reg_10077_pp0_iter2_reg == 1'd0))) begin
        grp_sum_engine_fu_5318_t0_V = p_036_29_reg_12111;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln505_reg_10077_pp0_iter2_reg == 1'd0))) begin
        grp_sum_engine_fu_5318_t0_V = p_036_22_reg_11736;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln505_reg_10077_pp0_iter1_reg == 1'd0))) begin
        grp_sum_engine_fu_5318_t0_V = p_036_15_reg_11071_pp0_iter1_reg;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (icmp_ln505_reg_10077_pp0_iter1_reg == 1'd0))) begin
        grp_sum_engine_fu_5318_t0_V = p_036_9_reg_10966;
    end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln505_reg_10077_pp0_iter1_reg == 1'd0))) begin
        grp_sum_engine_fu_5318_t0_V = p_036_2_reg_10861;
    end else begin
        grp_sum_engine_fu_5318_t0_V = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln505_reg_10077_pp0_iter2_reg == 1'd0))) begin
        grp_sum_engine_fu_5318_t1_V = tmp1_V_0_30_reg_10811_pp0_iter1_reg;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln505_reg_10077_pp0_iter2_reg == 1'd0))) begin
        grp_sum_engine_fu_5318_t1_V = tmp1_V_0_23_reg_10741_pp0_iter1_reg;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln505_reg_10077_pp0_iter1_reg == 1'd0))) begin
        grp_sum_engine_fu_5318_t1_V = tmp1_V_0_16_reg_10696_pp0_iter1_reg;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (icmp_ln505_reg_10077_pp0_iter1_reg == 1'd0))) begin
        grp_sum_engine_fu_5318_t1_V = tmp1_V_0_9_reg_10661_pp0_iter1_reg;
    end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln505_reg_10077_pp0_iter1_reg == 1'd0))) begin
        grp_sum_engine_fu_5318_t1_V = tmp1_V_0_2_reg_10626;
    end else begin
        grp_sum_engine_fu_5318_t1_V = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln505_reg_10077_pp0_iter2_reg == 1'd0))) begin
        grp_sum_engine_fu_5318_t2_V = tmp2_V_0_29_reg_12116;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln505_reg_10077_pp0_iter2_reg == 1'd0))) begin
        grp_sum_engine_fu_5318_t2_V = tmp2_V_0_22_reg_11741;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln505_reg_10077_pp0_iter1_reg == 1'd0))) begin
        grp_sum_engine_fu_5318_t2_V = tmp2_V_0_15_reg_11076_pp0_iter1_reg;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (icmp_ln505_reg_10077_pp0_iter1_reg == 1'd0))) begin
        grp_sum_engine_fu_5318_t2_V = tmp2_V_0_9_reg_10971;
    end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln505_reg_10077_pp0_iter1_reg == 1'd0))) begin
        grp_sum_engine_fu_5318_t2_V = tmp2_V_0_2_reg_10866;
    end else begin
        grp_sum_engine_fu_5318_t2_V = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln505_reg_10077_pp0_iter2_reg == 1'd0))) begin
        grp_sum_engine_fu_5318_t3_V = tmp3_V_0_29_reg_12121;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln505_reg_10077_pp0_iter2_reg == 1'd0))) begin
        grp_sum_engine_fu_5318_t3_V = tmp3_V_0_22_reg_11746;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln505_reg_10077_pp0_iter1_reg == 1'd0))) begin
        grp_sum_engine_fu_5318_t3_V = tmp3_V_0_15_reg_11081_pp0_iter1_reg;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (icmp_ln505_reg_10077_pp0_iter1_reg == 1'd0))) begin
        grp_sum_engine_fu_5318_t3_V = tmp3_V_0_9_reg_10976;
    end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln505_reg_10077_pp0_iter1_reg == 1'd0))) begin
        grp_sum_engine_fu_5318_t3_V = tmp3_V_0_2_reg_10871;
    end else begin
        grp_sum_engine_fu_5318_t3_V = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln505_reg_10077_pp0_iter2_reg == 1'd0))) begin
        grp_sum_engine_fu_5318_t4_V = tmp4_V_0_29_reg_11431_pp0_iter2_reg;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln505_reg_10077_pp0_iter2_reg == 1'd0))) begin
        grp_sum_engine_fu_5318_t4_V = tmp4_V_0_22_reg_11396_pp0_iter2_reg;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln505_reg_10077_pp0_iter1_reg == 1'd0))) begin
        grp_sum_engine_fu_5318_t4_V = tmp4_V_0_15_reg_11311;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (icmp_ln505_reg_10077_pp0_iter1_reg == 1'd0))) begin
        grp_sum_engine_fu_5318_t4_V = tmp4_V_0_9_reg_11241;
    end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln505_reg_10077_pp0_iter1_reg == 1'd0))) begin
        grp_sum_engine_fu_5318_t4_V = tmp4_V_0_2_reg_11171;
    end else begin
        grp_sum_engine_fu_5318_t4_V = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln505_reg_10077_pp0_iter2_reg == 1'd0))) begin
        grp_sum_engine_fu_5318_t5_V = tmp5_V_0_29_reg_12126;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln505_reg_10077_pp0_iter2_reg == 1'd0))) begin
        grp_sum_engine_fu_5318_t5_V = tmp5_V_0_22_reg_11751;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln505_reg_10077_pp0_iter1_reg == 1'd0))) begin
        grp_sum_engine_fu_5318_t5_V = tmp5_V_0_15_reg_11316;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (icmp_ln505_reg_10077_pp0_iter1_reg == 1'd0))) begin
        grp_sum_engine_fu_5318_t5_V = tmp5_V_0_9_reg_11246;
    end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln505_reg_10077_pp0_iter1_reg == 1'd0))) begin
        grp_sum_engine_fu_5318_t5_V = tmp5_V_0_2_reg_11176;
    end else begin
        grp_sum_engine_fu_5318_t5_V = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln505_reg_10077_pp0_iter2_reg == 1'd0))) begin
        grp_sum_engine_fu_5318_t6_V = tmp6_V_0_29_reg_12261;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln505_reg_10077_pp0_iter2_reg == 1'd0))) begin
        grp_sum_engine_fu_5318_t6_V = tmp6_V_0_22_reg_12191;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln505_reg_10077_pp0_iter1_reg == 1'd0))) begin
        grp_sum_engine_fu_5318_t6_V = tmp6_V_0_15_reg_12031;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (icmp_ln505_reg_10077_pp0_iter1_reg == 1'd0))) begin
        grp_sum_engine_fu_5318_t6_V = tmp6_V_0_9_reg_11961;
    end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln505_reg_10077_pp0_iter1_reg == 1'd0))) begin
        grp_sum_engine_fu_5318_t6_V = tmp6_V_0_2_reg_11891;
    end else begin
        grp_sum_engine_fu_5318_t6_V = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln505_reg_10077_pp0_iter2_reg == 1'd0))) begin
        grp_sum_engine_fu_5318_t7_V = tmp7_V_0_29_reg_12131;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln505_reg_10077_pp0_iter2_reg == 1'd0))) begin
        grp_sum_engine_fu_5318_t7_V = tmp7_V_0_22_reg_11756;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln505_reg_10077_pp0_iter1_reg == 1'd0))) begin
        grp_sum_engine_fu_5318_t7_V = tmp7_V_0_15_reg_11661;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (icmp_ln505_reg_10077_pp0_iter1_reg == 1'd0))) begin
        grp_sum_engine_fu_5318_t7_V = tmp7_V_0_9_reg_11576;
    end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln505_reg_10077_pp0_iter1_reg == 1'd0))) begin
        grp_sum_engine_fu_5318_t7_V = tmp7_V_0_2_reg_11471;
    end else begin
        grp_sum_engine_fu_5318_t7_V = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln505_reg_10077_pp0_iter2_reg == 1'd0))) begin
        grp_sum_engine_fu_5318_t8_V = tmp8_V_0_29_reg_12266;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln505_reg_10077_pp0_iter2_reg == 1'd0))) begin
        grp_sum_engine_fu_5318_t8_V = tmp8_V_0_22_reg_12196;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln505_reg_10077_pp0_iter1_reg == 1'd0))) begin
        grp_sum_engine_fu_5318_t8_V = tmp8_V_0_15_reg_12036;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (icmp_ln505_reg_10077_pp0_iter1_reg == 1'd0))) begin
        grp_sum_engine_fu_5318_t8_V = tmp8_V_0_9_reg_11966;
    end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln505_reg_10077_pp0_iter1_reg == 1'd0))) begin
        grp_sum_engine_fu_5318_t8_V = tmp8_V_0_2_reg_11896;
    end else begin
        grp_sum_engine_fu_5318_t8_V = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001_ignoreCallOp1834) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp1916) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage2_11001_ignoreCallOp2147) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage4_11001_ignoreCallOp1865) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage1_11001_ignoreCallOp2070) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_sum_engine_fu_5331_ap_ce = 1'b1;
    end else begin
        grp_sum_engine_fu_5331_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln505_reg_10077_pp0_iter2_reg == 1'd0))) begin
        grp_sum_engine_fu_5331_t0_V = p_036_30_reg_12136;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln505_reg_10077_pp0_iter2_reg == 1'd0))) begin
        grp_sum_engine_fu_5331_t0_V = p_036_23_reg_11761;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln505_reg_10077_pp0_iter1_reg == 1'd0))) begin
        grp_sum_engine_fu_5331_t0_V = p_036_16_reg_11086_pp0_iter1_reg;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (icmp_ln505_reg_10077_pp0_iter1_reg == 1'd0))) begin
        grp_sum_engine_fu_5331_t0_V = p_036_s_reg_10981;
    end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln505_reg_10077_pp0_iter1_reg == 1'd0))) begin
        grp_sum_engine_fu_5331_t0_V = p_036_3_reg_10876;
    end else begin
        grp_sum_engine_fu_5331_t0_V = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln505_reg_10077_pp0_iter2_reg == 1'd0))) begin
        grp_sum_engine_fu_5331_t1_V = tmp1_V_0_s_reg_10821_pp0_iter1_reg;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln505_reg_10077_pp0_iter2_reg == 1'd0))) begin
        grp_sum_engine_fu_5331_t1_V = tmp1_V_0_24_reg_10751_pp0_iter1_reg;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln505_reg_10077_pp0_iter1_reg == 1'd0))) begin
        grp_sum_engine_fu_5331_t1_V = tmp1_V_0_17_reg_10701_pp0_iter1_reg;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (icmp_ln505_reg_10077_pp0_iter1_reg == 1'd0))) begin
        grp_sum_engine_fu_5331_t1_V = tmp1_V_0_10_reg_10666_pp0_iter1_reg;
    end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln505_reg_10077_pp0_iter1_reg == 1'd0))) begin
        grp_sum_engine_fu_5331_t1_V = tmp1_V_0_3_reg_10631;
    end else begin
        grp_sum_engine_fu_5331_t1_V = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln505_reg_10077_pp0_iter2_reg == 1'd0))) begin
        grp_sum_engine_fu_5331_t2_V = tmp2_V_0_30_reg_12141;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln505_reg_10077_pp0_iter2_reg == 1'd0))) begin
        grp_sum_engine_fu_5331_t2_V = tmp2_V_0_23_reg_11766;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln505_reg_10077_pp0_iter1_reg == 1'd0))) begin
        grp_sum_engine_fu_5331_t2_V = tmp2_V_0_16_reg_11091_pp0_iter1_reg;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (icmp_ln505_reg_10077_pp0_iter1_reg == 1'd0))) begin
        grp_sum_engine_fu_5331_t2_V = tmp2_V_0_s_reg_10986;
    end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln505_reg_10077_pp0_iter1_reg == 1'd0))) begin
        grp_sum_engine_fu_5331_t2_V = tmp2_V_0_3_reg_10881;
    end else begin
        grp_sum_engine_fu_5331_t2_V = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln505_reg_10077_pp0_iter2_reg == 1'd0))) begin
        grp_sum_engine_fu_5331_t3_V = tmp3_V_0_30_reg_12146;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln505_reg_10077_pp0_iter2_reg == 1'd0))) begin
        grp_sum_engine_fu_5331_t3_V = tmp3_V_0_23_reg_11771;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln505_reg_10077_pp0_iter1_reg == 1'd0))) begin
        grp_sum_engine_fu_5331_t3_V = tmp3_V_0_16_reg_11096_pp0_iter1_reg;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (icmp_ln505_reg_10077_pp0_iter1_reg == 1'd0))) begin
        grp_sum_engine_fu_5331_t3_V = tmp3_V_0_s_reg_10991;
    end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln505_reg_10077_pp0_iter1_reg == 1'd0))) begin
        grp_sum_engine_fu_5331_t3_V = tmp3_V_0_3_reg_10886;
    end else begin
        grp_sum_engine_fu_5331_t3_V = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln505_reg_10077_pp0_iter2_reg == 1'd0))) begin
        grp_sum_engine_fu_5331_t4_V = tmp4_V_0_30_reg_11436_pp0_iter2_reg;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln505_reg_10077_pp0_iter2_reg == 1'd0))) begin
        grp_sum_engine_fu_5331_t4_V = tmp4_V_0_23_reg_11401_pp0_iter2_reg;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln505_reg_10077_pp0_iter1_reg == 1'd0))) begin
        grp_sum_engine_fu_5331_t4_V = tmp4_V_0_16_reg_11321;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (icmp_ln505_reg_10077_pp0_iter1_reg == 1'd0))) begin
        grp_sum_engine_fu_5331_t4_V = tmp4_V_0_s_reg_11251;
    end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln505_reg_10077_pp0_iter1_reg == 1'd0))) begin
        grp_sum_engine_fu_5331_t4_V = tmp4_V_0_3_reg_11181;
    end else begin
        grp_sum_engine_fu_5331_t4_V = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln505_reg_10077_pp0_iter2_reg == 1'd0))) begin
        grp_sum_engine_fu_5331_t5_V = tmp5_V_0_30_reg_12151;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln505_reg_10077_pp0_iter2_reg == 1'd0))) begin
        grp_sum_engine_fu_5331_t5_V = tmp5_V_0_23_reg_11776;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln505_reg_10077_pp0_iter1_reg == 1'd0))) begin
        grp_sum_engine_fu_5331_t5_V = tmp5_V_0_16_reg_11326;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (icmp_ln505_reg_10077_pp0_iter1_reg == 1'd0))) begin
        grp_sum_engine_fu_5331_t5_V = tmp5_V_0_s_reg_11256;
    end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln505_reg_10077_pp0_iter1_reg == 1'd0))) begin
        grp_sum_engine_fu_5331_t5_V = tmp5_V_0_3_reg_11186;
    end else begin
        grp_sum_engine_fu_5331_t5_V = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln505_reg_10077_pp0_iter2_reg == 1'd0))) begin
        grp_sum_engine_fu_5331_t6_V = tmp6_V_0_30_reg_12271;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln505_reg_10077_pp0_iter2_reg == 1'd0))) begin
        grp_sum_engine_fu_5331_t6_V = tmp6_V_0_23_reg_12201;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln505_reg_10077_pp0_iter1_reg == 1'd0))) begin
        grp_sum_engine_fu_5331_t6_V = tmp6_V_0_16_reg_12041;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (icmp_ln505_reg_10077_pp0_iter1_reg == 1'd0))) begin
        grp_sum_engine_fu_5331_t6_V = tmp6_V_0_s_reg_11971;
    end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln505_reg_10077_pp0_iter1_reg == 1'd0))) begin
        grp_sum_engine_fu_5331_t6_V = tmp6_V_0_3_reg_11901;
    end else begin
        grp_sum_engine_fu_5331_t6_V = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln505_reg_10077_pp0_iter2_reg == 1'd0))) begin
        grp_sum_engine_fu_5331_t7_V = tmp7_V_0_30_reg_12156;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln505_reg_10077_pp0_iter2_reg == 1'd0))) begin
        grp_sum_engine_fu_5331_t7_V = tmp7_V_0_23_reg_11781;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln505_reg_10077_pp0_iter1_reg == 1'd0))) begin
        grp_sum_engine_fu_5331_t7_V = tmp7_V_0_16_reg_11666;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (icmp_ln505_reg_10077_pp0_iter1_reg == 1'd0))) begin
        grp_sum_engine_fu_5331_t7_V = tmp7_V_0_s_reg_11591;
    end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln505_reg_10077_pp0_iter1_reg == 1'd0))) begin
        grp_sum_engine_fu_5331_t7_V = tmp7_V_0_3_reg_11486;
    end else begin
        grp_sum_engine_fu_5331_t7_V = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln505_reg_10077_pp0_iter2_reg == 1'd0))) begin
        grp_sum_engine_fu_5331_t8_V = tmp8_V_0_30_reg_12276;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln505_reg_10077_pp0_iter2_reg == 1'd0))) begin
        grp_sum_engine_fu_5331_t8_V = tmp8_V_0_23_reg_12206;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln505_reg_10077_pp0_iter1_reg == 1'd0))) begin
        grp_sum_engine_fu_5331_t8_V = tmp8_V_0_16_reg_12046;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (icmp_ln505_reg_10077_pp0_iter1_reg == 1'd0))) begin
        grp_sum_engine_fu_5331_t8_V = tmp8_V_0_s_reg_11976;
    end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln505_reg_10077_pp0_iter1_reg == 1'd0))) begin
        grp_sum_engine_fu_5331_t8_V = tmp8_V_0_3_reg_11906;
    end else begin
        grp_sum_engine_fu_5331_t8_V = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001_ignoreCallOp1835) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp1920) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage2_11001_ignoreCallOp2148) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage4_11001_ignoreCallOp1866) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage1_11001_ignoreCallOp2076) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_sum_engine_fu_5344_ap_ce = 1'b1;
    end else begin
        grp_sum_engine_fu_5344_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln505_reg_10077_pp0_iter2_reg == 1'd0))) begin
        grp_sum_engine_fu_5344_t0_V = p_036_24_reg_11786;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln505_reg_10077_pp0_iter1_reg == 1'd0))) begin
        grp_sum_engine_fu_5344_t0_V = p_036_17_reg_11101_pp0_iter1_reg;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (icmp_ln505_reg_10077_pp0_iter1_reg == 1'd0))) begin
        grp_sum_engine_fu_5344_t0_V = p_036_10_reg_10996;
    end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln505_reg_10077_pp0_iter1_reg == 1'd0))) begin
        grp_sum_engine_fu_5344_t0_V = p_036_4_reg_10891;
    end else begin
        grp_sum_engine_fu_5344_t0_V = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln505_reg_10077_pp0_iter2_reg == 1'd0))) begin
        grp_sum_engine_fu_5344_t1_V = tmp1_V_0_25_reg_10761_pp0_iter1_reg;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln505_reg_10077_pp0_iter1_reg == 1'd0))) begin
        grp_sum_engine_fu_5344_t1_V = tmp1_V_0_18_reg_10706_pp0_iter1_reg;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (icmp_ln505_reg_10077_pp0_iter1_reg == 1'd0))) begin
        grp_sum_engine_fu_5344_t1_V = tmp1_V_0_11_reg_10671_pp0_iter1_reg;
    end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln505_reg_10077_pp0_iter1_reg == 1'd0))) begin
        grp_sum_engine_fu_5344_t1_V = tmp1_V_0_4_reg_10636;
    end else begin
        grp_sum_engine_fu_5344_t1_V = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln505_reg_10077_pp0_iter2_reg == 1'd0))) begin
        grp_sum_engine_fu_5344_t2_V = tmp2_V_0_24_reg_11791;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln505_reg_10077_pp0_iter1_reg == 1'd0))) begin
        grp_sum_engine_fu_5344_t2_V = tmp2_V_0_17_reg_11106_pp0_iter1_reg;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (icmp_ln505_reg_10077_pp0_iter1_reg == 1'd0))) begin
        grp_sum_engine_fu_5344_t2_V = tmp2_V_0_10_reg_11001;
    end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln505_reg_10077_pp0_iter1_reg == 1'd0))) begin
        grp_sum_engine_fu_5344_t2_V = tmp2_V_0_4_reg_10896;
    end else begin
        grp_sum_engine_fu_5344_t2_V = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln505_reg_10077_pp0_iter2_reg == 1'd0))) begin
        grp_sum_engine_fu_5344_t3_V = tmp3_V_0_24_reg_11796;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln505_reg_10077_pp0_iter1_reg == 1'd0))) begin
        grp_sum_engine_fu_5344_t3_V = tmp3_V_0_17_reg_11111_pp0_iter1_reg;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (icmp_ln505_reg_10077_pp0_iter1_reg == 1'd0))) begin
        grp_sum_engine_fu_5344_t3_V = tmp3_V_0_10_reg_11006;
    end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln505_reg_10077_pp0_iter1_reg == 1'd0))) begin
        grp_sum_engine_fu_5344_t3_V = tmp3_V_0_4_reg_10901;
    end else begin
        grp_sum_engine_fu_5344_t3_V = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln505_reg_10077_pp0_iter2_reg == 1'd0))) begin
        grp_sum_engine_fu_5344_t4_V = tmp4_V_0_24_reg_11406_pp0_iter2_reg;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln505_reg_10077_pp0_iter1_reg == 1'd0))) begin
        grp_sum_engine_fu_5344_t4_V = tmp4_V_0_17_reg_11331;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (icmp_ln505_reg_10077_pp0_iter1_reg == 1'd0))) begin
        grp_sum_engine_fu_5344_t4_V = tmp4_V_0_10_reg_11261;
    end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln505_reg_10077_pp0_iter1_reg == 1'd0))) begin
        grp_sum_engine_fu_5344_t4_V = tmp4_V_0_4_reg_11191;
    end else begin
        grp_sum_engine_fu_5344_t4_V = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln505_reg_10077_pp0_iter2_reg == 1'd0))) begin
        grp_sum_engine_fu_5344_t5_V = tmp5_V_0_24_reg_11801;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln505_reg_10077_pp0_iter1_reg == 1'd0))) begin
        grp_sum_engine_fu_5344_t5_V = tmp5_V_0_17_reg_11336;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (icmp_ln505_reg_10077_pp0_iter1_reg == 1'd0))) begin
        grp_sum_engine_fu_5344_t5_V = tmp5_V_0_10_reg_11266;
    end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln505_reg_10077_pp0_iter1_reg == 1'd0))) begin
        grp_sum_engine_fu_5344_t5_V = tmp5_V_0_4_reg_11196;
    end else begin
        grp_sum_engine_fu_5344_t5_V = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln505_reg_10077_pp0_iter2_reg == 1'd0))) begin
        grp_sum_engine_fu_5344_t6_V = tmp6_V_0_24_reg_12211;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln505_reg_10077_pp0_iter1_reg == 1'd0))) begin
        grp_sum_engine_fu_5344_t6_V = tmp6_V_0_17_reg_12051;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (icmp_ln505_reg_10077_pp0_iter1_reg == 1'd0))) begin
        grp_sum_engine_fu_5344_t6_V = tmp6_V_0_10_reg_11981;
    end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln505_reg_10077_pp0_iter1_reg == 1'd0))) begin
        grp_sum_engine_fu_5344_t6_V = tmp6_V_0_4_reg_11911;
    end else begin
        grp_sum_engine_fu_5344_t6_V = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln505_reg_10077_pp0_iter2_reg == 1'd0))) begin
        grp_sum_engine_fu_5344_t7_V = tmp7_V_0_24_reg_11806;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln505_reg_10077_pp0_iter1_reg == 1'd0))) begin
        grp_sum_engine_fu_5344_t7_V = tmp7_V_0_17_reg_11671;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (icmp_ln505_reg_10077_pp0_iter1_reg == 1'd0))) begin
        grp_sum_engine_fu_5344_t7_V = tmp7_V_0_10_reg_11606;
    end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln505_reg_10077_pp0_iter1_reg == 1'd0))) begin
        grp_sum_engine_fu_5344_t7_V = tmp7_V_0_4_reg_11501;
    end else begin
        grp_sum_engine_fu_5344_t7_V = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln505_reg_10077_pp0_iter2_reg == 1'd0))) begin
        grp_sum_engine_fu_5344_t8_V = tmp8_V_0_24_reg_12216;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln505_reg_10077_pp0_iter1_reg == 1'd0))) begin
        grp_sum_engine_fu_5344_t8_V = tmp8_V_0_17_reg_12056;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (icmp_ln505_reg_10077_pp0_iter1_reg == 1'd0))) begin
        grp_sum_engine_fu_5344_t8_V = tmp8_V_0_10_reg_11986;
    end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln505_reg_10077_pp0_iter1_reg == 1'd0))) begin
        grp_sum_engine_fu_5344_t8_V = tmp8_V_0_4_reg_11916;
    end else begin
        grp_sum_engine_fu_5344_t8_V = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001_ignoreCallOp1836) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp1924) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage2_11001_ignoreCallOp2149) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage4_11001_ignoreCallOp1867) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage1_11001_ignoreCallOp2082) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_sum_engine_fu_5357_ap_ce = 1'b1;
    end else begin
        grp_sum_engine_fu_5357_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln505_reg_10077_pp0_iter2_reg == 1'd0))) begin
        grp_sum_engine_fu_5357_t0_V = p_036_25_reg_11811;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln505_reg_10077_pp0_iter1_reg == 1'd0))) begin
        grp_sum_engine_fu_5357_t0_V = p_036_18_reg_11116_pp0_iter1_reg;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (icmp_ln505_reg_10077_pp0_iter1_reg == 1'd0))) begin
        grp_sum_engine_fu_5357_t0_V = p_036_11_reg_11011;
    end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln505_reg_10077_pp0_iter1_reg == 1'd0))) begin
        grp_sum_engine_fu_5357_t0_V = p_036_5_reg_10906;
    end else begin
        grp_sum_engine_fu_5357_t0_V = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln505_reg_10077_pp0_iter2_reg == 1'd0))) begin
        grp_sum_engine_fu_5357_t1_V = tmp1_V_0_26_reg_10771_pp0_iter1_reg;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln505_reg_10077_pp0_iter1_reg == 1'd0))) begin
        grp_sum_engine_fu_5357_t1_V = tmp1_V_0_19_reg_10711_pp0_iter1_reg;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (icmp_ln505_reg_10077_pp0_iter1_reg == 1'd0))) begin
        grp_sum_engine_fu_5357_t1_V = tmp1_V_0_12_reg_10676_pp0_iter1_reg;
    end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln505_reg_10077_pp0_iter1_reg == 1'd0))) begin
        grp_sum_engine_fu_5357_t1_V = tmp1_V_0_5_reg_10641;
    end else begin
        grp_sum_engine_fu_5357_t1_V = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln505_reg_10077_pp0_iter2_reg == 1'd0))) begin
        grp_sum_engine_fu_5357_t2_V = tmp2_V_0_25_reg_11816;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln505_reg_10077_pp0_iter1_reg == 1'd0))) begin
        grp_sum_engine_fu_5357_t2_V = tmp2_V_0_18_reg_11341;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (icmp_ln505_reg_10077_pp0_iter1_reg == 1'd0))) begin
        grp_sum_engine_fu_5357_t2_V = tmp2_V_0_11_reg_11016;
    end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln505_reg_10077_pp0_iter1_reg == 1'd0))) begin
        grp_sum_engine_fu_5357_t2_V = tmp2_V_0_5_reg_10911;
    end else begin
        grp_sum_engine_fu_5357_t2_V = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln505_reg_10077_pp0_iter2_reg == 1'd0))) begin
        grp_sum_engine_fu_5357_t3_V = tmp3_V_0_25_reg_11821;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln505_reg_10077_pp0_iter1_reg == 1'd0))) begin
        grp_sum_engine_fu_5357_t3_V = tmp3_V_0_18_reg_11346;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (icmp_ln505_reg_10077_pp0_iter1_reg == 1'd0))) begin
        grp_sum_engine_fu_5357_t3_V = tmp3_V_0_11_reg_11021;
    end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln505_reg_10077_pp0_iter1_reg == 1'd0))) begin
        grp_sum_engine_fu_5357_t3_V = tmp3_V_0_5_reg_10916;
    end else begin
        grp_sum_engine_fu_5357_t3_V = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln505_reg_10077_pp0_iter2_reg == 1'd0))) begin
        grp_sum_engine_fu_5357_t4_V = tmp4_V_0_25_reg_11411_pp0_iter2_reg;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln505_reg_10077_pp0_iter1_reg == 1'd0))) begin
        grp_sum_engine_fu_5357_t4_V = tmp4_V_0_18_reg_11351;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (icmp_ln505_reg_10077_pp0_iter1_reg == 1'd0))) begin
        grp_sum_engine_fu_5357_t4_V = tmp4_V_0_11_reg_11271;
    end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln505_reg_10077_pp0_iter1_reg == 1'd0))) begin
        grp_sum_engine_fu_5357_t4_V = tmp4_V_0_5_reg_11201;
    end else begin
        grp_sum_engine_fu_5357_t4_V = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln505_reg_10077_pp0_iter2_reg == 1'd0))) begin
        grp_sum_engine_fu_5357_t5_V = tmp5_V_0_25_reg_11826;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln505_reg_10077_pp0_iter1_reg == 1'd0))) begin
        grp_sum_engine_fu_5357_t5_V = tmp5_V_0_18_reg_11356;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (icmp_ln505_reg_10077_pp0_iter1_reg == 1'd0))) begin
        grp_sum_engine_fu_5357_t5_V = tmp5_V_0_11_reg_11276;
    end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln505_reg_10077_pp0_iter1_reg == 1'd0))) begin
        grp_sum_engine_fu_5357_t5_V = tmp5_V_0_5_reg_11206;
    end else begin
        grp_sum_engine_fu_5357_t5_V = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln505_reg_10077_pp0_iter2_reg == 1'd0))) begin
        grp_sum_engine_fu_5357_t6_V = tmp6_V_0_25_reg_12221;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln505_reg_10077_pp0_iter1_reg == 1'd0))) begin
        grp_sum_engine_fu_5357_t6_V = tmp6_V_0_18_reg_12061;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (icmp_ln505_reg_10077_pp0_iter1_reg == 1'd0))) begin
        grp_sum_engine_fu_5357_t6_V = tmp6_V_0_11_reg_11991;
    end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln505_reg_10077_pp0_iter1_reg == 1'd0))) begin
        grp_sum_engine_fu_5357_t6_V = tmp6_V_0_5_reg_11921;
    end else begin
        grp_sum_engine_fu_5357_t6_V = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln505_reg_10077_pp0_iter2_reg == 1'd0))) begin
        grp_sum_engine_fu_5357_t7_V = tmp7_V_0_25_reg_11831;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln505_reg_10077_pp0_iter1_reg == 1'd0))) begin
        grp_sum_engine_fu_5357_t7_V = tmp7_V_0_18_reg_11676;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (icmp_ln505_reg_10077_pp0_iter1_reg == 1'd0))) begin
        grp_sum_engine_fu_5357_t7_V = tmp7_V_0_11_reg_11621;
    end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln505_reg_10077_pp0_iter1_reg == 1'd0))) begin
        grp_sum_engine_fu_5357_t7_V = tmp7_V_0_5_reg_11516;
    end else begin
        grp_sum_engine_fu_5357_t7_V = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln505_reg_10077_pp0_iter2_reg == 1'd0))) begin
        grp_sum_engine_fu_5357_t8_V = tmp8_V_0_25_reg_12226;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln505_reg_10077_pp0_iter1_reg == 1'd0))) begin
        grp_sum_engine_fu_5357_t8_V = tmp8_V_0_18_reg_12066;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (icmp_ln505_reg_10077_pp0_iter1_reg == 1'd0))) begin
        grp_sum_engine_fu_5357_t8_V = tmp8_V_0_11_reg_11996;
    end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln505_reg_10077_pp0_iter1_reg == 1'd0))) begin
        grp_sum_engine_fu_5357_t8_V = tmp8_V_0_5_reg_11926;
    end else begin
        grp_sum_engine_fu_5357_t8_V = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001_ignoreCallOp1837) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp1928) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage2_11001_ignoreCallOp2150) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage4_11001_ignoreCallOp1868) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage1_11001_ignoreCallOp2088) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_sum_engine_fu_5370_ap_ce = 1'b1;
    end else begin
        grp_sum_engine_fu_5370_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln505_reg_10077_pp0_iter2_reg == 1'd0))) begin
        grp_sum_engine_fu_5370_t0_V = p_036_26_reg_11836;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln505_reg_10077_pp0_iter1_reg == 1'd0))) begin
        grp_sum_engine_fu_5370_t0_V = p_036_19_reg_11361;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (icmp_ln505_reg_10077_pp0_iter1_reg == 1'd0))) begin
        grp_sum_engine_fu_5370_t0_V = p_036_12_reg_11026;
    end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln505_reg_10077_pp0_iter1_reg == 1'd0))) begin
        grp_sum_engine_fu_5370_t0_V = p_036_6_reg_10921;
    end else begin
        grp_sum_engine_fu_5370_t0_V = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln505_reg_10077_pp0_iter2_reg == 1'd0))) begin
        grp_sum_engine_fu_5370_t1_V = tmp1_V_0_27_reg_10781_pp0_iter1_reg;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln505_reg_10077_pp0_iter1_reg == 1'd0))) begin
        grp_sum_engine_fu_5370_t1_V = tmp1_V_0_20_reg_10716_pp0_iter1_reg;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (icmp_ln505_reg_10077_pp0_iter1_reg == 1'd0))) begin
        grp_sum_engine_fu_5370_t1_V = tmp1_V_0_13_reg_10681_pp0_iter1_reg;
    end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln505_reg_10077_pp0_iter1_reg == 1'd0))) begin
        grp_sum_engine_fu_5370_t1_V = tmp1_V_0_6_reg_10646;
    end else begin
        grp_sum_engine_fu_5370_t1_V = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln505_reg_10077_pp0_iter2_reg == 1'd0))) begin
        grp_sum_engine_fu_5370_t2_V = tmp2_V_0_26_reg_11841;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln505_reg_10077_pp0_iter1_reg == 1'd0))) begin
        grp_sum_engine_fu_5370_t2_V = tmp2_V_0_19_reg_11366;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (icmp_ln505_reg_10077_pp0_iter1_reg == 1'd0))) begin
        grp_sum_engine_fu_5370_t2_V = tmp2_V_0_12_reg_11031;
    end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln505_reg_10077_pp0_iter1_reg == 1'd0))) begin
        grp_sum_engine_fu_5370_t2_V = tmp2_V_0_6_reg_10926;
    end else begin
        grp_sum_engine_fu_5370_t2_V = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln505_reg_10077_pp0_iter2_reg == 1'd0))) begin
        grp_sum_engine_fu_5370_t3_V = tmp3_V_0_26_reg_11846;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln505_reg_10077_pp0_iter1_reg == 1'd0))) begin
        grp_sum_engine_fu_5370_t3_V = tmp3_V_0_19_reg_11371;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (icmp_ln505_reg_10077_pp0_iter1_reg == 1'd0))) begin
        grp_sum_engine_fu_5370_t3_V = tmp3_V_0_12_reg_11036;
    end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln505_reg_10077_pp0_iter1_reg == 1'd0))) begin
        grp_sum_engine_fu_5370_t3_V = tmp3_V_0_6_reg_10931;
    end else begin
        grp_sum_engine_fu_5370_t3_V = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln505_reg_10077_pp0_iter2_reg == 1'd0))) begin
        grp_sum_engine_fu_5370_t4_V = tmp4_V_0_26_reg_11416_pp0_iter2_reg;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln505_reg_10077_pp0_iter1_reg == 1'd0))) begin
        grp_sum_engine_fu_5370_t4_V = tmp4_V_0_19_reg_11376;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (icmp_ln505_reg_10077_pp0_iter1_reg == 1'd0))) begin
        grp_sum_engine_fu_5370_t4_V = tmp4_V_0_12_reg_11281;
    end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln505_reg_10077_pp0_iter1_reg == 1'd0))) begin
        grp_sum_engine_fu_5370_t4_V = tmp4_V_0_6_reg_11211;
    end else begin
        grp_sum_engine_fu_5370_t4_V = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln505_reg_10077_pp0_iter2_reg == 1'd0))) begin
        grp_sum_engine_fu_5370_t5_V = tmp5_V_0_26_reg_11851;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln505_reg_10077_pp0_iter1_reg == 1'd0))) begin
        grp_sum_engine_fu_5370_t5_V = tmp5_V_0_19_reg_11381;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (icmp_ln505_reg_10077_pp0_iter1_reg == 1'd0))) begin
        grp_sum_engine_fu_5370_t5_V = tmp5_V_0_12_reg_11286;
    end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln505_reg_10077_pp0_iter1_reg == 1'd0))) begin
        grp_sum_engine_fu_5370_t5_V = tmp5_V_0_6_reg_11216;
    end else begin
        grp_sum_engine_fu_5370_t5_V = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln505_reg_10077_pp0_iter2_reg == 1'd0))) begin
        grp_sum_engine_fu_5370_t6_V = tmp6_V_0_26_reg_12231;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln505_reg_10077_pp0_iter1_reg == 1'd0))) begin
        grp_sum_engine_fu_5370_t6_V = tmp6_V_0_19_reg_12161;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (icmp_ln505_reg_10077_pp0_iter1_reg == 1'd0))) begin
        grp_sum_engine_fu_5370_t6_V = tmp6_V_0_12_reg_12001;
    end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln505_reg_10077_pp0_iter1_reg == 1'd0))) begin
        grp_sum_engine_fu_5370_t6_V = tmp6_V_0_6_reg_11931;
    end else begin
        grp_sum_engine_fu_5370_t6_V = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln505_reg_10077_pp0_iter2_reg == 1'd0))) begin
        grp_sum_engine_fu_5370_t7_V = tmp7_V_0_26_reg_11856;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln505_reg_10077_pp0_iter1_reg == 1'd0))) begin
        grp_sum_engine_fu_5370_t7_V = tmp7_V_0_19_reg_11681;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (icmp_ln505_reg_10077_pp0_iter1_reg == 1'd0))) begin
        grp_sum_engine_fu_5370_t7_V = tmp7_V_0_12_reg_11636;
    end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln505_reg_10077_pp0_iter1_reg == 1'd0))) begin
        grp_sum_engine_fu_5370_t7_V = tmp7_V_0_6_reg_11531;
    end else begin
        grp_sum_engine_fu_5370_t7_V = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln505_reg_10077_pp0_iter2_reg == 1'd0))) begin
        grp_sum_engine_fu_5370_t8_V = tmp8_V_0_26_reg_12236;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln505_reg_10077_pp0_iter1_reg == 1'd0))) begin
        grp_sum_engine_fu_5370_t8_V = tmp8_V_0_19_reg_12166;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (icmp_ln505_reg_10077_pp0_iter1_reg == 1'd0))) begin
        grp_sum_engine_fu_5370_t8_V = tmp8_V_0_12_reg_12006;
    end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln505_reg_10077_pp0_iter1_reg == 1'd0))) begin
        grp_sum_engine_fu_5370_t8_V = tmp8_V_0_6_reg_11936;
    end else begin
        grp_sum_engine_fu_5370_t8_V = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        relu_shiftx_V133_ce0 = 1'b1;
    end else begin
        relu_shiftx_V133_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        relu_shiftx_V134_ce0 = 1'b1;
    end else begin
        relu_shiftx_V134_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        relu_shiftx_V135_ce0 = 1'b1;
    end else begin
        relu_shiftx_V135_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        relu_shiftx_V136_ce0 = 1'b1;
    end else begin
        relu_shiftx_V136_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        relu_shiftx_V137_ce0 = 1'b1;
    end else begin
        relu_shiftx_V137_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        relu_shiftx_V138_ce0 = 1'b1;
    end else begin
        relu_shiftx_V138_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        relu_shiftx_V139_ce0 = 1'b1;
    end else begin
        relu_shiftx_V139_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        relu_shiftx_V140_ce0 = 1'b1;
    end else begin
        relu_shiftx_V140_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        relu_shiftx_V141_ce0 = 1'b1;
    end else begin
        relu_shiftx_V141_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        relu_shiftx_V142_ce0 = 1'b1;
    end else begin
        relu_shiftx_V142_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        relu_shiftx_V143_ce0 = 1'b1;
    end else begin
        relu_shiftx_V143_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        relu_shiftx_V144_ce0 = 1'b1;
    end else begin
        relu_shiftx_V144_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        relu_shiftx_V145_ce0 = 1'b1;
    end else begin
        relu_shiftx_V145_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        relu_shiftx_V146_ce0 = 1'b1;
    end else begin
        relu_shiftx_V146_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        relu_shiftx_V147_ce0 = 1'b1;
    end else begin
        relu_shiftx_V147_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        relu_shiftx_V148_ce0 = 1'b1;
    end else begin
        relu_shiftx_V148_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        relu_shiftx_V149_ce0 = 1'b1;
    end else begin
        relu_shiftx_V149_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        relu_shiftx_V150_ce0 = 1'b1;
    end else begin
        relu_shiftx_V150_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        relu_shiftx_V151_ce0 = 1'b1;
    end else begin
        relu_shiftx_V151_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        relu_shiftx_V152_ce0 = 1'b1;
    end else begin
        relu_shiftx_V152_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        relu_shiftx_V153_ce0 = 1'b1;
    end else begin
        relu_shiftx_V153_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        relu_shiftx_V154_ce0 = 1'b1;
    end else begin
        relu_shiftx_V154_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        relu_shiftx_V155_ce0 = 1'b1;
    end else begin
        relu_shiftx_V155_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        relu_shiftx_V156_ce0 = 1'b1;
    end else begin
        relu_shiftx_V156_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        relu_shiftx_V157_ce0 = 1'b1;
    end else begin
        relu_shiftx_V157_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        relu_shiftx_V158_ce0 = 1'b1;
    end else begin
        relu_shiftx_V158_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        relu_shiftx_V159_ce0 = 1'b1;
    end else begin
        relu_shiftx_V159_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        relu_shiftx_V160_ce0 = 1'b1;
    end else begin
        relu_shiftx_V160_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        relu_shiftx_V161_ce0 = 1'b1;
    end else begin
        relu_shiftx_V161_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        relu_shiftx_V162_ce0 = 1'b1;
    end else begin
        relu_shiftx_V162_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        relu_shiftx_V163_ce0 = 1'b1;
    end else begin
        relu_shiftx_V163_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        relu_shiftx_V_ce0 = 1'b1;
    end else begin
        relu_shiftx_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        relu_shifty_V164_ce0 = 1'b1;
    end else begin
        relu_shifty_V164_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        relu_shifty_V165_ce0 = 1'b1;
    end else begin
        relu_shifty_V165_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        relu_shifty_V166_ce0 = 1'b1;
    end else begin
        relu_shifty_V166_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        relu_shifty_V167_ce0 = 1'b1;
    end else begin
        relu_shifty_V167_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        relu_shifty_V168_ce0 = 1'b1;
    end else begin
        relu_shifty_V168_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        relu_shifty_V169_ce0 = 1'b1;
    end else begin
        relu_shifty_V169_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        relu_shifty_V170_ce0 = 1'b1;
    end else begin
        relu_shifty_V170_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        relu_shifty_V171_ce0 = 1'b1;
    end else begin
        relu_shifty_V171_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        relu_shifty_V172_ce0 = 1'b1;
    end else begin
        relu_shifty_V172_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        relu_shifty_V173_ce0 = 1'b1;
    end else begin
        relu_shifty_V173_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        relu_shifty_V174_ce0 = 1'b1;
    end else begin
        relu_shifty_V174_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        relu_shifty_V175_ce0 = 1'b1;
    end else begin
        relu_shifty_V175_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        relu_shifty_V176_ce0 = 1'b1;
    end else begin
        relu_shifty_V176_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        relu_shifty_V177_ce0 = 1'b1;
    end else begin
        relu_shifty_V177_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        relu_shifty_V178_ce0 = 1'b1;
    end else begin
        relu_shifty_V178_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        relu_shifty_V179_ce0 = 1'b1;
    end else begin
        relu_shifty_V179_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        relu_shifty_V180_ce0 = 1'b1;
    end else begin
        relu_shifty_V180_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        relu_shifty_V181_ce0 = 1'b1;
    end else begin
        relu_shifty_V181_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        relu_shifty_V182_ce0 = 1'b1;
    end else begin
        relu_shifty_V182_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        relu_shifty_V183_ce0 = 1'b1;
    end else begin
        relu_shifty_V183_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        relu_shifty_V184_ce0 = 1'b1;
    end else begin
        relu_shifty_V184_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        relu_shifty_V185_ce0 = 1'b1;
    end else begin
        relu_shifty_V185_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        relu_shifty_V186_ce0 = 1'b1;
    end else begin
        relu_shifty_V186_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        relu_shifty_V187_ce0 = 1'b1;
    end else begin
        relu_shifty_V187_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        relu_shifty_V188_ce0 = 1'b1;
    end else begin
        relu_shifty_V188_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        relu_shifty_V189_ce0 = 1'b1;
    end else begin
        relu_shifty_V189_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        relu_shifty_V190_ce0 = 1'b1;
    end else begin
        relu_shifty_V190_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        relu_shifty_V191_ce0 = 1'b1;
    end else begin
        relu_shifty_V191_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        relu_shifty_V192_ce0 = 1'b1;
    end else begin
        relu_shifty_V192_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        relu_shifty_V193_ce0 = 1'b1;
    end else begin
        relu_shifty_V193_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        relu_shifty_V194_ce0 = 1'b1;
    end else begin
        relu_shifty_V194_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        relu_shifty_V_ce0 = 1'b1;
    end else begin
        relu_shifty_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        relu_weights_V195_ce0 = 1'b1;
    end else begin
        relu_weights_V195_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        relu_weights_V196_ce0 = 1'b1;
    end else begin
        relu_weights_V196_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        relu_weights_V197_ce0 = 1'b1;
    end else begin
        relu_weights_V197_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        relu_weights_V198_ce0 = 1'b1;
    end else begin
        relu_weights_V198_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        relu_weights_V199_ce0 = 1'b1;
    end else begin
        relu_weights_V199_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        relu_weights_V200_ce0 = 1'b1;
    end else begin
        relu_weights_V200_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        relu_weights_V201_ce0 = 1'b1;
    end else begin
        relu_weights_V201_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        relu_weights_V202_ce0 = 1'b1;
    end else begin
        relu_weights_V202_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        relu_weights_V203_ce0 = 1'b1;
    end else begin
        relu_weights_V203_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        relu_weights_V204_ce0 = 1'b1;
    end else begin
        relu_weights_V204_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        relu_weights_V205_ce0 = 1'b1;
    end else begin
        relu_weights_V205_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        relu_weights_V206_ce0 = 1'b1;
    end else begin
        relu_weights_V206_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        relu_weights_V207_ce0 = 1'b1;
    end else begin
        relu_weights_V207_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        relu_weights_V208_ce0 = 1'b1;
    end else begin
        relu_weights_V208_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        relu_weights_V209_ce0 = 1'b1;
    end else begin
        relu_weights_V209_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        relu_weights_V210_ce0 = 1'b1;
    end else begin
        relu_weights_V210_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        relu_weights_V211_ce0 = 1'b1;
    end else begin
        relu_weights_V211_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        relu_weights_V212_ce0 = 1'b1;
    end else begin
        relu_weights_V212_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        relu_weights_V213_ce0 = 1'b1;
    end else begin
        relu_weights_V213_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        relu_weights_V214_ce0 = 1'b1;
    end else begin
        relu_weights_V214_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        relu_weights_V215_ce0 = 1'b1;
    end else begin
        relu_weights_V215_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        relu_weights_V216_ce0 = 1'b1;
    end else begin
        relu_weights_V216_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        relu_weights_V217_ce0 = 1'b1;
    end else begin
        relu_weights_V217_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        relu_weights_V218_ce0 = 1'b1;
    end else begin
        relu_weights_V218_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        relu_weights_V219_ce0 = 1'b1;
    end else begin
        relu_weights_V219_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        relu_weights_V220_ce0 = 1'b1;
    end else begin
        relu_weights_V220_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        relu_weights_V221_ce0 = 1'b1;
    end else begin
        relu_weights_V221_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        relu_weights_V222_ce0 = 1'b1;
    end else begin
        relu_weights_V222_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        relu_weights_V223_ce0 = 1'b1;
    end else begin
        relu_weights_V223_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        relu_weights_V224_ce0 = 1'b1;
    end else begin
        relu_weights_V224_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        relu_weights_V225_ce0 = 1'b1;
    end else begin
        relu_weights_V225_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        relu_weights_V_ce0 = 1'b1;
    end else begin
        relu_weights_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        top_0_V_address0 = top_0_V_addr_reg_13000;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        top_0_V_address0 = zext_ln531_4_fu_6433_p1;
    end else begin
        top_0_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001)))) begin
        top_0_V_ce0 = 1'b1;
    end else begin
        top_0_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (icmp_ln505_reg_10077_pp0_iter3_reg == 1'd0))) begin
        top_0_V_we0 = 1'b1;
    end else begin
        top_0_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter3 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            top_10_V_address0 = top_10_V_addr_reg_13085;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            top_10_V_address0 = zext_ln531_4_reg_12971;
        end else begin
            top_10_V_address0 = 'bx;
        end
    end else begin
        top_10_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001)))) begin
        top_10_V_ce0 = 1'b1;
    end else begin
        top_10_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001) & (icmp_ln505_reg_10077_pp0_iter3_reg == 1'd0))) begin
        top_10_V_we0 = 1'b1;
    end else begin
        top_10_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter3 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            top_11_V_address0 = top_11_V_addr_reg_13090;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            top_11_V_address0 = zext_ln531_4_reg_12971;
        end else begin
            top_11_V_address0 = 'bx;
        end
    end else begin
        top_11_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001)))) begin
        top_11_V_ce0 = 1'b1;
    end else begin
        top_11_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001) & (icmp_ln505_reg_10077_pp0_iter3_reg == 1'd0))) begin
        top_11_V_we0 = 1'b1;
    end else begin
        top_11_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter3 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            top_12_V_address0 = top_12_V_addr_reg_13095;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            top_12_V_address0 = zext_ln531_4_reg_12971;
        end else begin
            top_12_V_address0 = 'bx;
        end
    end else begin
        top_12_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001)))) begin
        top_12_V_ce0 = 1'b1;
    end else begin
        top_12_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001) & (icmp_ln505_reg_10077_pp0_iter3_reg == 1'd0))) begin
        top_12_V_we0 = 1'b1;
    end else begin
        top_12_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter3 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            top_13_V_address0 = top_13_V_addr_reg_13100;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            top_13_V_address0 = zext_ln531_4_reg_12971;
        end else begin
            top_13_V_address0 = 'bx;
        end
    end else begin
        top_13_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001)))) begin
        top_13_V_ce0 = 1'b1;
    end else begin
        top_13_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001) & (icmp_ln505_reg_10077_pp0_iter3_reg == 1'd0))) begin
        top_13_V_we0 = 1'b1;
    end else begin
        top_13_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        top_14_V_address0 = top_14_V_addr_reg_13182;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        top_14_V_address0 = zext_ln531_4_reg_12971;
    end else begin
        top_14_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        top_14_V_ce0 = 1'b1;
    end else begin
        top_14_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln505_reg_10077_pp0_iter3_reg == 1'd0))) begin
        top_14_V_we0 = 1'b1;
    end else begin
        top_14_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        top_15_V_address0 = top_15_V_addr_reg_13187;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        top_15_V_address0 = zext_ln531_4_reg_12971;
    end else begin
        top_15_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        top_15_V_ce0 = 1'b1;
    end else begin
        top_15_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln505_reg_10077_pp0_iter3_reg == 1'd0))) begin
        top_15_V_we0 = 1'b1;
    end else begin
        top_15_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        top_16_V_address0 = top_16_V_addr_reg_13192;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        top_16_V_address0 = zext_ln531_4_reg_12971;
    end else begin
        top_16_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        top_16_V_ce0 = 1'b1;
    end else begin
        top_16_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln505_reg_10077_pp0_iter3_reg == 1'd0))) begin
        top_16_V_we0 = 1'b1;
    end else begin
        top_16_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        top_17_V_address0 = top_17_V_addr_reg_13197;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        top_17_V_address0 = zext_ln531_4_reg_12971;
    end else begin
        top_17_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        top_17_V_ce0 = 1'b1;
    end else begin
        top_17_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln505_reg_10077_pp0_iter3_reg == 1'd0))) begin
        top_17_V_we0 = 1'b1;
    end else begin
        top_17_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        top_18_V_address0 = top_18_V_addr_reg_13202;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        top_18_V_address0 = zext_ln531_4_reg_12971;
    end else begin
        top_18_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        top_18_V_ce0 = 1'b1;
    end else begin
        top_18_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln505_reg_10077_pp0_iter3_reg == 1'd0))) begin
        top_18_V_we0 = 1'b1;
    end else begin
        top_18_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        top_19_V_address0 = top_19_V_addr_reg_13207;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        top_19_V_address0 = zext_ln531_4_reg_12971;
    end else begin
        top_19_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        top_19_V_ce0 = 1'b1;
    end else begin
        top_19_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln505_reg_10077_pp0_iter3_reg == 1'd0))) begin
        top_19_V_we0 = 1'b1;
    end else begin
        top_19_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        top_1_V_address0 = top_1_V_addr_reg_13005;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        top_1_V_address0 = zext_ln531_4_fu_6433_p1;
    end else begin
        top_1_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001)))) begin
        top_1_V_ce0 = 1'b1;
    end else begin
        top_1_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (icmp_ln505_reg_10077_pp0_iter3_reg == 1'd0))) begin
        top_1_V_we0 = 1'b1;
    end else begin
        top_1_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        top_20_V_address0 = top_20_V_addr_reg_13212;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        top_20_V_address0 = zext_ln531_4_reg_12971;
    end else begin
        top_20_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        top_20_V_ce0 = 1'b1;
    end else begin
        top_20_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln505_reg_10077_pp0_iter3_reg == 1'd0))) begin
        top_20_V_we0 = 1'b1;
    end else begin
        top_20_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        top_21_V_address0 = top_21_V_addr_reg_13459;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        top_21_V_address0 = zext_ln531_4_reg_12971;
    end else begin
        top_21_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        top_21_V_ce0 = 1'b1;
    end else begin
        top_21_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln505_reg_10077_pp0_iter4_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        top_21_V_we0 = 1'b1;
    end else begin
        top_21_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        top_22_V_address0 = top_22_V_addr_reg_13464;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        top_22_V_address0 = zext_ln531_4_reg_12971;
    end else begin
        top_22_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        top_22_V_ce0 = 1'b1;
    end else begin
        top_22_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln505_reg_10077_pp0_iter4_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        top_22_V_we0 = 1'b1;
    end else begin
        top_22_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        top_23_V_address0 = top_23_V_addr_reg_13469;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        top_23_V_address0 = zext_ln531_4_reg_12971;
    end else begin
        top_23_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        top_23_V_ce0 = 1'b1;
    end else begin
        top_23_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln505_reg_10077_pp0_iter4_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        top_23_V_we0 = 1'b1;
    end else begin
        top_23_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        top_24_V_address0 = top_24_V_addr_reg_13474;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        top_24_V_address0 = zext_ln531_4_reg_12971;
    end else begin
        top_24_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        top_24_V_ce0 = 1'b1;
    end else begin
        top_24_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln505_reg_10077_pp0_iter4_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        top_24_V_we0 = 1'b1;
    end else begin
        top_24_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        top_25_V_address0 = top_25_V_addr_reg_13479;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        top_25_V_address0 = zext_ln531_4_reg_12971;
    end else begin
        top_25_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        top_25_V_ce0 = 1'b1;
    end else begin
        top_25_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln505_reg_10077_pp0_iter4_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        top_25_V_we0 = 1'b1;
    end else begin
        top_25_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        top_26_V_address0 = top_26_V_addr_reg_13484;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        top_26_V_address0 = zext_ln531_4_reg_12971;
    end else begin
        top_26_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        top_26_V_ce0 = 1'b1;
    end else begin
        top_26_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln505_reg_10077_pp0_iter4_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        top_26_V_we0 = 1'b1;
    end else begin
        top_26_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        top_27_V_address0 = top_27_V_addr_reg_13489;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        top_27_V_address0 = zext_ln531_4_reg_12971;
    end else begin
        top_27_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        top_27_V_ce0 = 1'b1;
    end else begin
        top_27_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln505_reg_10077_pp0_iter4_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        top_27_V_we0 = 1'b1;
    end else begin
        top_27_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)))) begin
        top_28_V_ce0 = 1'b1;
    end else begin
        top_28_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln505_reg_10077_pp0_iter4_reg == 1'd0))) begin
        top_28_V_we0 = 1'b1;
    end else begin
        top_28_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)))) begin
        top_29_V_ce0 = 1'b1;
    end else begin
        top_29_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln505_reg_10077_pp0_iter4_reg == 1'd0))) begin
        top_29_V_we0 = 1'b1;
    end else begin
        top_29_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        top_2_V_address0 = top_2_V_addr_reg_13010;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        top_2_V_address0 = zext_ln531_4_fu_6433_p1;
    end else begin
        top_2_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001)))) begin
        top_2_V_ce0 = 1'b1;
    end else begin
        top_2_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (icmp_ln505_reg_10077_pp0_iter3_reg == 1'd0))) begin
        top_2_V_we0 = 1'b1;
    end else begin
        top_2_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)))) begin
        top_30_V_ce0 = 1'b1;
    end else begin
        top_30_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln505_reg_10077_pp0_iter4_reg == 1'd0))) begin
        top_30_V_we0 = 1'b1;
    end else begin
        top_30_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)))) begin
        top_31_V_ce0 = 1'b1;
    end else begin
        top_31_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln505_reg_10077_pp0_iter4_reg == 1'd0))) begin
        top_31_V_we0 = 1'b1;
    end else begin
        top_31_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        top_3_V_address0 = top_3_V_addr_reg_13015;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        top_3_V_address0 = zext_ln531_4_fu_6433_p1;
    end else begin
        top_3_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001)))) begin
        top_3_V_ce0 = 1'b1;
    end else begin
        top_3_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (icmp_ln505_reg_10077_pp0_iter3_reg == 1'd0))) begin
        top_3_V_we0 = 1'b1;
    end else begin
        top_3_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        top_4_V_address0 = top_4_V_addr_reg_13020;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        top_4_V_address0 = zext_ln531_4_fu_6433_p1;
    end else begin
        top_4_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001)))) begin
        top_4_V_ce0 = 1'b1;
    end else begin
        top_4_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (icmp_ln505_reg_10077_pp0_iter3_reg == 1'd0))) begin
        top_4_V_we0 = 1'b1;
    end else begin
        top_4_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        top_5_V_address0 = top_5_V_addr_reg_13025;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        top_5_V_address0 = zext_ln531_4_fu_6433_p1;
    end else begin
        top_5_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001)))) begin
        top_5_V_ce0 = 1'b1;
    end else begin
        top_5_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (icmp_ln505_reg_10077_pp0_iter3_reg == 1'd0))) begin
        top_5_V_we0 = 1'b1;
    end else begin
        top_5_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        top_6_V_address0 = top_6_V_addr_reg_13030;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        top_6_V_address0 = zext_ln531_4_fu_6433_p1;
    end else begin
        top_6_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001)))) begin
        top_6_V_ce0 = 1'b1;
    end else begin
        top_6_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (icmp_ln505_reg_10077_pp0_iter3_reg == 1'd0))) begin
        top_6_V_we0 = 1'b1;
    end else begin
        top_6_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter3 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            top_7_V_address0 = top_7_V_addr_reg_13070;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            top_7_V_address0 = zext_ln531_4_reg_12971;
        end else begin
            top_7_V_address0 = 'bx;
        end
    end else begin
        top_7_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001)))) begin
        top_7_V_ce0 = 1'b1;
    end else begin
        top_7_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001) & (icmp_ln505_reg_10077_pp0_iter3_reg == 1'd0))) begin
        top_7_V_we0 = 1'b1;
    end else begin
        top_7_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter3 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            top_8_V_address0 = top_8_V_addr_reg_13075;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            top_8_V_address0 = zext_ln531_4_reg_12971;
        end else begin
            top_8_V_address0 = 'bx;
        end
    end else begin
        top_8_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001)))) begin
        top_8_V_ce0 = 1'b1;
    end else begin
        top_8_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001) & (icmp_ln505_reg_10077_pp0_iter3_reg == 1'd0))) begin
        top_8_V_we0 = 1'b1;
    end else begin
        top_8_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter3 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            top_9_V_address0 = top_9_V_addr_reg_13080;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            top_9_V_address0 = zext_ln531_4_reg_12971;
        end else begin
            top_9_V_address0 = 'bx;
        end
    end else begin
        top_9_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001)))) begin
        top_9_V_ce0 = 1'b1;
    end else begin
        top_9_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001) & (icmp_ln505_reg_10077_pp0_iter3_reg == 1'd0))) begin
        top_9_V_we0 = 1'b1;
    end else begin
        top_9_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            weight_buf_3x3_V_0_address0 = 6'd8;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            weight_buf_3x3_V_0_address0 = 6'd6;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            weight_buf_3x3_V_0_address0 = 6'd4;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            weight_buf_3x3_V_0_address0 = 6'd2;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            weight_buf_3x3_V_0_address0 = 6'd0;
        end else begin
            weight_buf_3x3_V_0_address0 = 'bx;
        end
    end else begin
        weight_buf_3x3_V_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            weight_buf_3x3_V_0_address1 = 6'd7;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            weight_buf_3x3_V_0_address1 = 6'd5;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            weight_buf_3x3_V_0_address1 = 6'd3;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            weight_buf_3x3_V_0_address1 = 6'd1;
        end else begin
            weight_buf_3x3_V_0_address1 = 'bx;
        end
    end else begin
        weight_buf_3x3_V_0_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage4_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        weight_buf_3x3_V_0_ce0 = 1'b1;
    end else begin
        weight_buf_3x3_V_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        weight_buf_3x3_V_0_ce1 = 1'b1;
    end else begin
        weight_buf_3x3_V_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            weight_buf_3x3_V_10_address0 = 6'd8;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            weight_buf_3x3_V_10_address0 = 6'd6;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            weight_buf_3x3_V_10_address0 = 6'd4;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            weight_buf_3x3_V_10_address0 = 6'd2;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            weight_buf_3x3_V_10_address0 = 6'd0;
        end else begin
            weight_buf_3x3_V_10_address0 = 'bx;
        end
    end else begin
        weight_buf_3x3_V_10_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            weight_buf_3x3_V_10_address1 = 6'd7;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            weight_buf_3x3_V_10_address1 = 6'd5;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            weight_buf_3x3_V_10_address1 = 6'd3;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            weight_buf_3x3_V_10_address1 = 6'd1;
        end else begin
            weight_buf_3x3_V_10_address1 = 'bx;
        end
    end else begin
        weight_buf_3x3_V_10_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage4_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        weight_buf_3x3_V_10_ce0 = 1'b1;
    end else begin
        weight_buf_3x3_V_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        weight_buf_3x3_V_10_ce1 = 1'b1;
    end else begin
        weight_buf_3x3_V_10_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            weight_buf_3x3_V_11_address0 = 6'd8;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            weight_buf_3x3_V_11_address0 = 6'd6;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            weight_buf_3x3_V_11_address0 = 6'd4;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            weight_buf_3x3_V_11_address0 = 6'd2;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            weight_buf_3x3_V_11_address0 = 6'd0;
        end else begin
            weight_buf_3x3_V_11_address0 = 'bx;
        end
    end else begin
        weight_buf_3x3_V_11_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            weight_buf_3x3_V_11_address1 = 6'd7;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            weight_buf_3x3_V_11_address1 = 6'd5;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            weight_buf_3x3_V_11_address1 = 6'd3;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            weight_buf_3x3_V_11_address1 = 6'd1;
        end else begin
            weight_buf_3x3_V_11_address1 = 'bx;
        end
    end else begin
        weight_buf_3x3_V_11_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage4_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        weight_buf_3x3_V_11_ce0 = 1'b1;
    end else begin
        weight_buf_3x3_V_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        weight_buf_3x3_V_11_ce1 = 1'b1;
    end else begin
        weight_buf_3x3_V_11_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            weight_buf_3x3_V_12_address0 = 6'd8;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            weight_buf_3x3_V_12_address0 = 6'd6;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            weight_buf_3x3_V_12_address0 = 6'd4;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            weight_buf_3x3_V_12_address0 = 6'd2;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            weight_buf_3x3_V_12_address0 = 6'd0;
        end else begin
            weight_buf_3x3_V_12_address0 = 'bx;
        end
    end else begin
        weight_buf_3x3_V_12_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            weight_buf_3x3_V_12_address1 = 6'd7;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            weight_buf_3x3_V_12_address1 = 6'd5;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            weight_buf_3x3_V_12_address1 = 6'd3;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            weight_buf_3x3_V_12_address1 = 6'd1;
        end else begin
            weight_buf_3x3_V_12_address1 = 'bx;
        end
    end else begin
        weight_buf_3x3_V_12_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage4_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        weight_buf_3x3_V_12_ce0 = 1'b1;
    end else begin
        weight_buf_3x3_V_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        weight_buf_3x3_V_12_ce1 = 1'b1;
    end else begin
        weight_buf_3x3_V_12_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            weight_buf_3x3_V_13_address0 = 6'd8;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            weight_buf_3x3_V_13_address0 = 6'd6;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            weight_buf_3x3_V_13_address0 = 6'd4;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            weight_buf_3x3_V_13_address0 = 6'd2;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            weight_buf_3x3_V_13_address0 = 6'd0;
        end else begin
            weight_buf_3x3_V_13_address0 = 'bx;
        end
    end else begin
        weight_buf_3x3_V_13_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            weight_buf_3x3_V_13_address1 = 6'd7;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            weight_buf_3x3_V_13_address1 = 6'd5;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            weight_buf_3x3_V_13_address1 = 6'd3;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            weight_buf_3x3_V_13_address1 = 6'd1;
        end else begin
            weight_buf_3x3_V_13_address1 = 'bx;
        end
    end else begin
        weight_buf_3x3_V_13_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage4_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        weight_buf_3x3_V_13_ce0 = 1'b1;
    end else begin
        weight_buf_3x3_V_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        weight_buf_3x3_V_13_ce1 = 1'b1;
    end else begin
        weight_buf_3x3_V_13_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            weight_buf_3x3_V_14_address0 = 6'd8;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            weight_buf_3x3_V_14_address0 = 6'd6;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            weight_buf_3x3_V_14_address0 = 6'd4;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            weight_buf_3x3_V_14_address0 = 6'd2;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            weight_buf_3x3_V_14_address0 = 6'd0;
        end else begin
            weight_buf_3x3_V_14_address0 = 'bx;
        end
    end else begin
        weight_buf_3x3_V_14_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            weight_buf_3x3_V_14_address1 = 6'd7;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            weight_buf_3x3_V_14_address1 = 6'd5;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            weight_buf_3x3_V_14_address1 = 6'd3;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            weight_buf_3x3_V_14_address1 = 6'd1;
        end else begin
            weight_buf_3x3_V_14_address1 = 'bx;
        end
    end else begin
        weight_buf_3x3_V_14_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage4_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        weight_buf_3x3_V_14_ce0 = 1'b1;
    end else begin
        weight_buf_3x3_V_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        weight_buf_3x3_V_14_ce1 = 1'b1;
    end else begin
        weight_buf_3x3_V_14_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            weight_buf_3x3_V_15_address0 = 6'd8;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            weight_buf_3x3_V_15_address0 = 6'd6;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            weight_buf_3x3_V_15_address0 = 6'd4;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            weight_buf_3x3_V_15_address0 = 6'd2;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            weight_buf_3x3_V_15_address0 = 6'd0;
        end else begin
            weight_buf_3x3_V_15_address0 = 'bx;
        end
    end else begin
        weight_buf_3x3_V_15_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            weight_buf_3x3_V_15_address1 = 6'd7;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            weight_buf_3x3_V_15_address1 = 6'd5;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            weight_buf_3x3_V_15_address1 = 6'd3;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            weight_buf_3x3_V_15_address1 = 6'd1;
        end else begin
            weight_buf_3x3_V_15_address1 = 'bx;
        end
    end else begin
        weight_buf_3x3_V_15_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage4_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        weight_buf_3x3_V_15_ce0 = 1'b1;
    end else begin
        weight_buf_3x3_V_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        weight_buf_3x3_V_15_ce1 = 1'b1;
    end else begin
        weight_buf_3x3_V_15_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            weight_buf_3x3_V_16_address0 = 6'd8;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            weight_buf_3x3_V_16_address0 = 6'd6;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            weight_buf_3x3_V_16_address0 = 6'd4;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            weight_buf_3x3_V_16_address0 = 6'd2;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            weight_buf_3x3_V_16_address0 = 6'd0;
        end else begin
            weight_buf_3x3_V_16_address0 = 'bx;
        end
    end else begin
        weight_buf_3x3_V_16_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            weight_buf_3x3_V_16_address1 = 6'd7;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            weight_buf_3x3_V_16_address1 = 6'd5;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            weight_buf_3x3_V_16_address1 = 6'd3;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            weight_buf_3x3_V_16_address1 = 6'd1;
        end else begin
            weight_buf_3x3_V_16_address1 = 'bx;
        end
    end else begin
        weight_buf_3x3_V_16_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage4_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        weight_buf_3x3_V_16_ce0 = 1'b1;
    end else begin
        weight_buf_3x3_V_16_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        weight_buf_3x3_V_16_ce1 = 1'b1;
    end else begin
        weight_buf_3x3_V_16_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            weight_buf_3x3_V_17_address0 = 6'd8;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            weight_buf_3x3_V_17_address0 = 6'd6;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            weight_buf_3x3_V_17_address0 = 6'd4;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            weight_buf_3x3_V_17_address0 = 6'd2;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            weight_buf_3x3_V_17_address0 = 6'd0;
        end else begin
            weight_buf_3x3_V_17_address0 = 'bx;
        end
    end else begin
        weight_buf_3x3_V_17_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            weight_buf_3x3_V_17_address1 = 6'd7;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            weight_buf_3x3_V_17_address1 = 6'd5;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            weight_buf_3x3_V_17_address1 = 6'd3;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            weight_buf_3x3_V_17_address1 = 6'd1;
        end else begin
            weight_buf_3x3_V_17_address1 = 'bx;
        end
    end else begin
        weight_buf_3x3_V_17_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage4_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        weight_buf_3x3_V_17_ce0 = 1'b1;
    end else begin
        weight_buf_3x3_V_17_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        weight_buf_3x3_V_17_ce1 = 1'b1;
    end else begin
        weight_buf_3x3_V_17_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            weight_buf_3x3_V_18_address0 = 6'd8;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            weight_buf_3x3_V_18_address0 = 6'd6;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            weight_buf_3x3_V_18_address0 = 6'd4;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            weight_buf_3x3_V_18_address0 = 6'd2;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            weight_buf_3x3_V_18_address0 = 6'd0;
        end else begin
            weight_buf_3x3_V_18_address0 = 'bx;
        end
    end else begin
        weight_buf_3x3_V_18_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            weight_buf_3x3_V_18_address1 = 6'd7;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            weight_buf_3x3_V_18_address1 = 6'd5;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            weight_buf_3x3_V_18_address1 = 6'd3;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            weight_buf_3x3_V_18_address1 = 6'd1;
        end else begin
            weight_buf_3x3_V_18_address1 = 'bx;
        end
    end else begin
        weight_buf_3x3_V_18_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage4_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        weight_buf_3x3_V_18_ce0 = 1'b1;
    end else begin
        weight_buf_3x3_V_18_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        weight_buf_3x3_V_18_ce1 = 1'b1;
    end else begin
        weight_buf_3x3_V_18_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            weight_buf_3x3_V_19_address0 = 6'd8;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            weight_buf_3x3_V_19_address0 = 6'd6;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            weight_buf_3x3_V_19_address0 = 6'd4;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            weight_buf_3x3_V_19_address0 = 6'd2;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            weight_buf_3x3_V_19_address0 = 6'd0;
        end else begin
            weight_buf_3x3_V_19_address0 = 'bx;
        end
    end else begin
        weight_buf_3x3_V_19_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            weight_buf_3x3_V_19_address1 = 6'd7;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            weight_buf_3x3_V_19_address1 = 6'd5;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            weight_buf_3x3_V_19_address1 = 6'd3;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            weight_buf_3x3_V_19_address1 = 6'd1;
        end else begin
            weight_buf_3x3_V_19_address1 = 'bx;
        end
    end else begin
        weight_buf_3x3_V_19_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage4_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        weight_buf_3x3_V_19_ce0 = 1'b1;
    end else begin
        weight_buf_3x3_V_19_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        weight_buf_3x3_V_19_ce1 = 1'b1;
    end else begin
        weight_buf_3x3_V_19_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            weight_buf_3x3_V_1_address0 = 6'd8;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            weight_buf_3x3_V_1_address0 = 6'd6;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            weight_buf_3x3_V_1_address0 = 6'd4;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            weight_buf_3x3_V_1_address0 = 6'd2;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            weight_buf_3x3_V_1_address0 = 6'd0;
        end else begin
            weight_buf_3x3_V_1_address0 = 'bx;
        end
    end else begin
        weight_buf_3x3_V_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            weight_buf_3x3_V_1_address1 = 6'd7;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            weight_buf_3x3_V_1_address1 = 6'd5;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            weight_buf_3x3_V_1_address1 = 6'd3;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            weight_buf_3x3_V_1_address1 = 6'd1;
        end else begin
            weight_buf_3x3_V_1_address1 = 'bx;
        end
    end else begin
        weight_buf_3x3_V_1_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage4_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        weight_buf_3x3_V_1_ce0 = 1'b1;
    end else begin
        weight_buf_3x3_V_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        weight_buf_3x3_V_1_ce1 = 1'b1;
    end else begin
        weight_buf_3x3_V_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            weight_buf_3x3_V_20_address0 = 6'd8;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            weight_buf_3x3_V_20_address0 = 6'd6;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            weight_buf_3x3_V_20_address0 = 6'd4;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            weight_buf_3x3_V_20_address0 = 6'd2;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            weight_buf_3x3_V_20_address0 = 6'd0;
        end else begin
            weight_buf_3x3_V_20_address0 = 'bx;
        end
    end else begin
        weight_buf_3x3_V_20_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            weight_buf_3x3_V_20_address1 = 6'd7;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            weight_buf_3x3_V_20_address1 = 6'd5;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            weight_buf_3x3_V_20_address1 = 6'd3;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            weight_buf_3x3_V_20_address1 = 6'd1;
        end else begin
            weight_buf_3x3_V_20_address1 = 'bx;
        end
    end else begin
        weight_buf_3x3_V_20_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage4_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        weight_buf_3x3_V_20_ce0 = 1'b1;
    end else begin
        weight_buf_3x3_V_20_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        weight_buf_3x3_V_20_ce1 = 1'b1;
    end else begin
        weight_buf_3x3_V_20_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            weight_buf_3x3_V_21_address0 = 6'd8;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            weight_buf_3x3_V_21_address0 = 6'd6;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            weight_buf_3x3_V_21_address0 = 6'd4;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            weight_buf_3x3_V_21_address0 = 6'd2;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            weight_buf_3x3_V_21_address0 = 6'd0;
        end else begin
            weight_buf_3x3_V_21_address0 = 'bx;
        end
    end else begin
        weight_buf_3x3_V_21_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            weight_buf_3x3_V_21_address1 = 6'd7;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            weight_buf_3x3_V_21_address1 = 6'd5;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            weight_buf_3x3_V_21_address1 = 6'd3;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            weight_buf_3x3_V_21_address1 = 6'd1;
        end else begin
            weight_buf_3x3_V_21_address1 = 'bx;
        end
    end else begin
        weight_buf_3x3_V_21_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage4_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        weight_buf_3x3_V_21_ce0 = 1'b1;
    end else begin
        weight_buf_3x3_V_21_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        weight_buf_3x3_V_21_ce1 = 1'b1;
    end else begin
        weight_buf_3x3_V_21_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            weight_buf_3x3_V_22_address0 = 6'd8;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            weight_buf_3x3_V_22_address0 = 6'd6;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            weight_buf_3x3_V_22_address0 = 6'd4;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            weight_buf_3x3_V_22_address0 = 6'd2;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            weight_buf_3x3_V_22_address0 = 6'd0;
        end else begin
            weight_buf_3x3_V_22_address0 = 'bx;
        end
    end else begin
        weight_buf_3x3_V_22_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            weight_buf_3x3_V_22_address1 = 6'd7;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            weight_buf_3x3_V_22_address1 = 6'd5;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            weight_buf_3x3_V_22_address1 = 6'd3;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            weight_buf_3x3_V_22_address1 = 6'd1;
        end else begin
            weight_buf_3x3_V_22_address1 = 'bx;
        end
    end else begin
        weight_buf_3x3_V_22_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage4_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        weight_buf_3x3_V_22_ce0 = 1'b1;
    end else begin
        weight_buf_3x3_V_22_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        weight_buf_3x3_V_22_ce1 = 1'b1;
    end else begin
        weight_buf_3x3_V_22_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            weight_buf_3x3_V_23_address0 = 6'd8;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            weight_buf_3x3_V_23_address0 = 6'd6;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            weight_buf_3x3_V_23_address0 = 6'd4;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            weight_buf_3x3_V_23_address0 = 6'd2;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            weight_buf_3x3_V_23_address0 = 6'd0;
        end else begin
            weight_buf_3x3_V_23_address0 = 'bx;
        end
    end else begin
        weight_buf_3x3_V_23_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            weight_buf_3x3_V_23_address1 = 6'd7;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            weight_buf_3x3_V_23_address1 = 6'd5;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            weight_buf_3x3_V_23_address1 = 6'd3;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            weight_buf_3x3_V_23_address1 = 6'd1;
        end else begin
            weight_buf_3x3_V_23_address1 = 'bx;
        end
    end else begin
        weight_buf_3x3_V_23_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage4_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        weight_buf_3x3_V_23_ce0 = 1'b1;
    end else begin
        weight_buf_3x3_V_23_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        weight_buf_3x3_V_23_ce1 = 1'b1;
    end else begin
        weight_buf_3x3_V_23_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            weight_buf_3x3_V_24_address0 = 6'd8;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            weight_buf_3x3_V_24_address0 = 6'd6;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            weight_buf_3x3_V_24_address0 = 6'd4;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            weight_buf_3x3_V_24_address0 = 6'd2;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            weight_buf_3x3_V_24_address0 = 6'd0;
        end else begin
            weight_buf_3x3_V_24_address0 = 'bx;
        end
    end else begin
        weight_buf_3x3_V_24_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            weight_buf_3x3_V_24_address1 = 6'd7;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            weight_buf_3x3_V_24_address1 = 6'd5;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            weight_buf_3x3_V_24_address1 = 6'd3;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            weight_buf_3x3_V_24_address1 = 6'd1;
        end else begin
            weight_buf_3x3_V_24_address1 = 'bx;
        end
    end else begin
        weight_buf_3x3_V_24_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage4_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        weight_buf_3x3_V_24_ce0 = 1'b1;
    end else begin
        weight_buf_3x3_V_24_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        weight_buf_3x3_V_24_ce1 = 1'b1;
    end else begin
        weight_buf_3x3_V_24_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            weight_buf_3x3_V_25_address0 = 6'd8;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            weight_buf_3x3_V_25_address0 = 6'd6;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            weight_buf_3x3_V_25_address0 = 6'd4;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            weight_buf_3x3_V_25_address0 = 6'd2;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            weight_buf_3x3_V_25_address0 = 6'd0;
        end else begin
            weight_buf_3x3_V_25_address0 = 'bx;
        end
    end else begin
        weight_buf_3x3_V_25_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            weight_buf_3x3_V_25_address1 = 6'd7;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            weight_buf_3x3_V_25_address1 = 6'd5;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            weight_buf_3x3_V_25_address1 = 6'd3;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            weight_buf_3x3_V_25_address1 = 6'd1;
        end else begin
            weight_buf_3x3_V_25_address1 = 'bx;
        end
    end else begin
        weight_buf_3x3_V_25_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage4_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        weight_buf_3x3_V_25_ce0 = 1'b1;
    end else begin
        weight_buf_3x3_V_25_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        weight_buf_3x3_V_25_ce1 = 1'b1;
    end else begin
        weight_buf_3x3_V_25_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            weight_buf_3x3_V_26_address0 = 6'd8;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            weight_buf_3x3_V_26_address0 = 6'd6;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            weight_buf_3x3_V_26_address0 = 6'd4;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            weight_buf_3x3_V_26_address0 = 6'd2;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            weight_buf_3x3_V_26_address0 = 6'd0;
        end else begin
            weight_buf_3x3_V_26_address0 = 'bx;
        end
    end else begin
        weight_buf_3x3_V_26_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            weight_buf_3x3_V_26_address1 = 6'd7;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            weight_buf_3x3_V_26_address1 = 6'd5;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            weight_buf_3x3_V_26_address1 = 6'd3;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            weight_buf_3x3_V_26_address1 = 6'd1;
        end else begin
            weight_buf_3x3_V_26_address1 = 'bx;
        end
    end else begin
        weight_buf_3x3_V_26_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage4_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        weight_buf_3x3_V_26_ce0 = 1'b1;
    end else begin
        weight_buf_3x3_V_26_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        weight_buf_3x3_V_26_ce1 = 1'b1;
    end else begin
        weight_buf_3x3_V_26_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            weight_buf_3x3_V_27_address0 = 6'd8;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            weight_buf_3x3_V_27_address0 = 6'd6;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            weight_buf_3x3_V_27_address0 = 6'd4;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            weight_buf_3x3_V_27_address0 = 6'd2;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            weight_buf_3x3_V_27_address0 = 6'd0;
        end else begin
            weight_buf_3x3_V_27_address0 = 'bx;
        end
    end else begin
        weight_buf_3x3_V_27_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            weight_buf_3x3_V_27_address1 = 6'd7;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            weight_buf_3x3_V_27_address1 = 6'd5;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            weight_buf_3x3_V_27_address1 = 6'd3;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            weight_buf_3x3_V_27_address1 = 6'd1;
        end else begin
            weight_buf_3x3_V_27_address1 = 'bx;
        end
    end else begin
        weight_buf_3x3_V_27_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage4_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        weight_buf_3x3_V_27_ce0 = 1'b1;
    end else begin
        weight_buf_3x3_V_27_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        weight_buf_3x3_V_27_ce1 = 1'b1;
    end else begin
        weight_buf_3x3_V_27_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            weight_buf_3x3_V_28_address0 = 6'd8;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            weight_buf_3x3_V_28_address0 = 6'd6;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            weight_buf_3x3_V_28_address0 = 6'd4;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            weight_buf_3x3_V_28_address0 = 6'd2;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            weight_buf_3x3_V_28_address0 = 6'd0;
        end else begin
            weight_buf_3x3_V_28_address0 = 'bx;
        end
    end else begin
        weight_buf_3x3_V_28_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            weight_buf_3x3_V_28_address1 = 6'd7;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            weight_buf_3x3_V_28_address1 = 6'd5;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            weight_buf_3x3_V_28_address1 = 6'd3;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            weight_buf_3x3_V_28_address1 = 6'd1;
        end else begin
            weight_buf_3x3_V_28_address1 = 'bx;
        end
    end else begin
        weight_buf_3x3_V_28_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage4_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        weight_buf_3x3_V_28_ce0 = 1'b1;
    end else begin
        weight_buf_3x3_V_28_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        weight_buf_3x3_V_28_ce1 = 1'b1;
    end else begin
        weight_buf_3x3_V_28_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            weight_buf_3x3_V_29_address0 = 6'd8;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            weight_buf_3x3_V_29_address0 = 6'd6;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            weight_buf_3x3_V_29_address0 = 6'd4;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            weight_buf_3x3_V_29_address0 = 6'd2;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            weight_buf_3x3_V_29_address0 = 6'd0;
        end else begin
            weight_buf_3x3_V_29_address0 = 'bx;
        end
    end else begin
        weight_buf_3x3_V_29_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            weight_buf_3x3_V_29_address1 = 6'd7;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            weight_buf_3x3_V_29_address1 = 6'd5;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            weight_buf_3x3_V_29_address1 = 6'd3;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            weight_buf_3x3_V_29_address1 = 6'd1;
        end else begin
            weight_buf_3x3_V_29_address1 = 'bx;
        end
    end else begin
        weight_buf_3x3_V_29_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage4_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        weight_buf_3x3_V_29_ce0 = 1'b1;
    end else begin
        weight_buf_3x3_V_29_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        weight_buf_3x3_V_29_ce1 = 1'b1;
    end else begin
        weight_buf_3x3_V_29_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            weight_buf_3x3_V_2_address0 = 6'd8;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            weight_buf_3x3_V_2_address0 = 6'd6;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            weight_buf_3x3_V_2_address0 = 6'd4;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            weight_buf_3x3_V_2_address0 = 6'd2;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            weight_buf_3x3_V_2_address0 = 6'd0;
        end else begin
            weight_buf_3x3_V_2_address0 = 'bx;
        end
    end else begin
        weight_buf_3x3_V_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            weight_buf_3x3_V_2_address1 = 6'd7;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            weight_buf_3x3_V_2_address1 = 6'd5;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            weight_buf_3x3_V_2_address1 = 6'd3;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            weight_buf_3x3_V_2_address1 = 6'd1;
        end else begin
            weight_buf_3x3_V_2_address1 = 'bx;
        end
    end else begin
        weight_buf_3x3_V_2_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage4_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        weight_buf_3x3_V_2_ce0 = 1'b1;
    end else begin
        weight_buf_3x3_V_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        weight_buf_3x3_V_2_ce1 = 1'b1;
    end else begin
        weight_buf_3x3_V_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            weight_buf_3x3_V_30_address0 = 6'd8;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            weight_buf_3x3_V_30_address0 = 6'd6;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            weight_buf_3x3_V_30_address0 = 6'd4;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            weight_buf_3x3_V_30_address0 = 6'd2;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            weight_buf_3x3_V_30_address0 = 6'd0;
        end else begin
            weight_buf_3x3_V_30_address0 = 'bx;
        end
    end else begin
        weight_buf_3x3_V_30_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            weight_buf_3x3_V_30_address1 = 6'd7;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            weight_buf_3x3_V_30_address1 = 6'd5;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            weight_buf_3x3_V_30_address1 = 6'd3;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            weight_buf_3x3_V_30_address1 = 6'd1;
        end else begin
            weight_buf_3x3_V_30_address1 = 'bx;
        end
    end else begin
        weight_buf_3x3_V_30_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage4_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        weight_buf_3x3_V_30_ce0 = 1'b1;
    end else begin
        weight_buf_3x3_V_30_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        weight_buf_3x3_V_30_ce1 = 1'b1;
    end else begin
        weight_buf_3x3_V_30_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            weight_buf_3x3_V_31_address0 = 6'd8;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            weight_buf_3x3_V_31_address0 = 6'd6;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            weight_buf_3x3_V_31_address0 = 6'd4;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            weight_buf_3x3_V_31_address0 = 6'd2;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            weight_buf_3x3_V_31_address0 = 6'd0;
        end else begin
            weight_buf_3x3_V_31_address0 = 'bx;
        end
    end else begin
        weight_buf_3x3_V_31_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            weight_buf_3x3_V_31_address1 = 6'd7;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            weight_buf_3x3_V_31_address1 = 6'd5;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            weight_buf_3x3_V_31_address1 = 6'd3;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            weight_buf_3x3_V_31_address1 = 6'd1;
        end else begin
            weight_buf_3x3_V_31_address1 = 'bx;
        end
    end else begin
        weight_buf_3x3_V_31_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage4_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        weight_buf_3x3_V_31_ce0 = 1'b1;
    end else begin
        weight_buf_3x3_V_31_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        weight_buf_3x3_V_31_ce1 = 1'b1;
    end else begin
        weight_buf_3x3_V_31_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            weight_buf_3x3_V_3_address0 = 6'd8;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            weight_buf_3x3_V_3_address0 = 6'd6;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            weight_buf_3x3_V_3_address0 = 6'd4;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            weight_buf_3x3_V_3_address0 = 6'd2;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            weight_buf_3x3_V_3_address0 = 6'd0;
        end else begin
            weight_buf_3x3_V_3_address0 = 'bx;
        end
    end else begin
        weight_buf_3x3_V_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            weight_buf_3x3_V_3_address1 = 6'd7;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            weight_buf_3x3_V_3_address1 = 6'd5;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            weight_buf_3x3_V_3_address1 = 6'd3;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            weight_buf_3x3_V_3_address1 = 6'd1;
        end else begin
            weight_buf_3x3_V_3_address1 = 'bx;
        end
    end else begin
        weight_buf_3x3_V_3_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage4_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        weight_buf_3x3_V_3_ce0 = 1'b1;
    end else begin
        weight_buf_3x3_V_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        weight_buf_3x3_V_3_ce1 = 1'b1;
    end else begin
        weight_buf_3x3_V_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            weight_buf_3x3_V_4_address0 = 6'd8;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            weight_buf_3x3_V_4_address0 = 6'd6;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            weight_buf_3x3_V_4_address0 = 6'd4;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            weight_buf_3x3_V_4_address0 = 6'd2;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            weight_buf_3x3_V_4_address0 = 6'd0;
        end else begin
            weight_buf_3x3_V_4_address0 = 'bx;
        end
    end else begin
        weight_buf_3x3_V_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            weight_buf_3x3_V_4_address1 = 6'd7;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            weight_buf_3x3_V_4_address1 = 6'd5;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            weight_buf_3x3_V_4_address1 = 6'd3;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            weight_buf_3x3_V_4_address1 = 6'd1;
        end else begin
            weight_buf_3x3_V_4_address1 = 'bx;
        end
    end else begin
        weight_buf_3x3_V_4_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage4_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        weight_buf_3x3_V_4_ce0 = 1'b1;
    end else begin
        weight_buf_3x3_V_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        weight_buf_3x3_V_4_ce1 = 1'b1;
    end else begin
        weight_buf_3x3_V_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            weight_buf_3x3_V_5_address0 = 6'd8;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            weight_buf_3x3_V_5_address0 = 6'd6;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            weight_buf_3x3_V_5_address0 = 6'd4;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            weight_buf_3x3_V_5_address0 = 6'd2;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            weight_buf_3x3_V_5_address0 = 6'd0;
        end else begin
            weight_buf_3x3_V_5_address0 = 'bx;
        end
    end else begin
        weight_buf_3x3_V_5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            weight_buf_3x3_V_5_address1 = 6'd7;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            weight_buf_3x3_V_5_address1 = 6'd5;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            weight_buf_3x3_V_5_address1 = 6'd3;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            weight_buf_3x3_V_5_address1 = 6'd1;
        end else begin
            weight_buf_3x3_V_5_address1 = 'bx;
        end
    end else begin
        weight_buf_3x3_V_5_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage4_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        weight_buf_3x3_V_5_ce0 = 1'b1;
    end else begin
        weight_buf_3x3_V_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        weight_buf_3x3_V_5_ce1 = 1'b1;
    end else begin
        weight_buf_3x3_V_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            weight_buf_3x3_V_6_address0 = 6'd8;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            weight_buf_3x3_V_6_address0 = 6'd6;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            weight_buf_3x3_V_6_address0 = 6'd4;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            weight_buf_3x3_V_6_address0 = 6'd2;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            weight_buf_3x3_V_6_address0 = 6'd0;
        end else begin
            weight_buf_3x3_V_6_address0 = 'bx;
        end
    end else begin
        weight_buf_3x3_V_6_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            weight_buf_3x3_V_6_address1 = 6'd7;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            weight_buf_3x3_V_6_address1 = 6'd5;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            weight_buf_3x3_V_6_address1 = 6'd3;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            weight_buf_3x3_V_6_address1 = 6'd1;
        end else begin
            weight_buf_3x3_V_6_address1 = 'bx;
        end
    end else begin
        weight_buf_3x3_V_6_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage4_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        weight_buf_3x3_V_6_ce0 = 1'b1;
    end else begin
        weight_buf_3x3_V_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        weight_buf_3x3_V_6_ce1 = 1'b1;
    end else begin
        weight_buf_3x3_V_6_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            weight_buf_3x3_V_7_address0 = 6'd8;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            weight_buf_3x3_V_7_address0 = 6'd6;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            weight_buf_3x3_V_7_address0 = 6'd4;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            weight_buf_3x3_V_7_address0 = 6'd2;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            weight_buf_3x3_V_7_address0 = 6'd0;
        end else begin
            weight_buf_3x3_V_7_address0 = 'bx;
        end
    end else begin
        weight_buf_3x3_V_7_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            weight_buf_3x3_V_7_address1 = 6'd7;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            weight_buf_3x3_V_7_address1 = 6'd5;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            weight_buf_3x3_V_7_address1 = 6'd3;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            weight_buf_3x3_V_7_address1 = 6'd1;
        end else begin
            weight_buf_3x3_V_7_address1 = 'bx;
        end
    end else begin
        weight_buf_3x3_V_7_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage4_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        weight_buf_3x3_V_7_ce0 = 1'b1;
    end else begin
        weight_buf_3x3_V_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        weight_buf_3x3_V_7_ce1 = 1'b1;
    end else begin
        weight_buf_3x3_V_7_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            weight_buf_3x3_V_8_address0 = 6'd8;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            weight_buf_3x3_V_8_address0 = 6'd6;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            weight_buf_3x3_V_8_address0 = 6'd4;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            weight_buf_3x3_V_8_address0 = 6'd2;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            weight_buf_3x3_V_8_address0 = 6'd0;
        end else begin
            weight_buf_3x3_V_8_address0 = 'bx;
        end
    end else begin
        weight_buf_3x3_V_8_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            weight_buf_3x3_V_8_address1 = 6'd7;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            weight_buf_3x3_V_8_address1 = 6'd5;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            weight_buf_3x3_V_8_address1 = 6'd3;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            weight_buf_3x3_V_8_address1 = 6'd1;
        end else begin
            weight_buf_3x3_V_8_address1 = 'bx;
        end
    end else begin
        weight_buf_3x3_V_8_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage4_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        weight_buf_3x3_V_8_ce0 = 1'b1;
    end else begin
        weight_buf_3x3_V_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        weight_buf_3x3_V_8_ce1 = 1'b1;
    end else begin
        weight_buf_3x3_V_8_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            weight_buf_3x3_V_9_address0 = 6'd8;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            weight_buf_3x3_V_9_address0 = 6'd6;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            weight_buf_3x3_V_9_address0 = 6'd4;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            weight_buf_3x3_V_9_address0 = 6'd2;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            weight_buf_3x3_V_9_address0 = 6'd0;
        end else begin
            weight_buf_3x3_V_9_address0 = 'bx;
        end
    end else begin
        weight_buf_3x3_V_9_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            weight_buf_3x3_V_9_address1 = 6'd7;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            weight_buf_3x3_V_9_address1 = 6'd5;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            weight_buf_3x3_V_9_address1 = 6'd3;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            weight_buf_3x3_V_9_address1 = 6'd1;
        end else begin
            weight_buf_3x3_V_9_address1 = 'bx;
        end
    end else begin
        weight_buf_3x3_V_9_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage4_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        weight_buf_3x3_V_9_ce0 = 1'b1;
    end else begin
        weight_buf_3x3_V_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        weight_buf_3x3_V_9_ce1 = 1'b1;
    end else begin
        weight_buf_3x3_V_9_ce1 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((1'b0 == ap_block_pp0_stage0_subdone) & (icmp_ln505_fu_5886_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b0)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (icmp_ln505_fu_5886_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
                ap_NS_fsm = ap_ST_fsm_state25;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((~((1'b0 == ap_block_pp0_stage2_subdone) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) & (1'b0 == ap_block_pp0_stage2_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else if (((1'b0 == ap_block_pp0_stage2_subdone) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
                ap_NS_fsm = ap_ST_fsm_state25;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        ap_ST_fsm_pp0_stage4 : begin
            if ((1'b0 == ap_block_pp0_stage4_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln1192_160_fu_6539_p2 = ($signed(sext_ln703_192_fu_6535_p1) + $signed(sext_ln703_191_fu_6532_p1));

assign add_ln1192_161_fu_6627_p2 = ($signed(sext_ln703_194_fu_6623_p1) + $signed(sext_ln703_193_fu_6620_p1));

assign add_ln1192_162_fu_6715_p2 = ($signed(sext_ln703_196_fu_6711_p1) + $signed(sext_ln703_195_fu_6708_p1));

assign add_ln1192_163_fu_6803_p2 = ($signed(sext_ln703_198_fu_6799_p1) + $signed(sext_ln703_197_fu_6796_p1));

assign add_ln1192_164_fu_6891_p2 = ($signed(sext_ln703_200_fu_6887_p1) + $signed(sext_ln703_199_fu_6884_p1));

assign add_ln1192_165_fu_6979_p2 = ($signed(sext_ln703_202_fu_6975_p1) + $signed(sext_ln703_201_fu_6972_p1));

assign add_ln1192_166_fu_7067_p2 = ($signed(sext_ln703_204_fu_7063_p1) + $signed(sext_ln703_203_fu_7060_p1));

assign add_ln1192_167_fu_7155_p2 = ($signed(sext_ln703_206_fu_7151_p1) + $signed(sext_ln703_205_fu_7148_p1));

assign add_ln1192_168_fu_7243_p2 = ($signed(sext_ln703_208_fu_7239_p1) + $signed(sext_ln703_207_fu_7236_p1));

assign add_ln1192_169_fu_7331_p2 = ($signed(sext_ln703_210_fu_7327_p1) + $signed(sext_ln703_209_fu_7324_p1));

assign add_ln1192_170_fu_7419_p2 = ($signed(sext_ln703_212_fu_7415_p1) + $signed(sext_ln703_211_fu_7412_p1));

assign add_ln1192_171_fu_7507_p2 = ($signed(sext_ln703_214_fu_7503_p1) + $signed(sext_ln703_213_fu_7500_p1));

assign add_ln1192_172_fu_7595_p2 = ($signed(sext_ln703_216_fu_7591_p1) + $signed(sext_ln703_215_fu_7588_p1));

assign add_ln1192_173_fu_7683_p2 = ($signed(sext_ln703_218_fu_7679_p1) + $signed(sext_ln703_217_fu_7676_p1));

assign add_ln1192_174_fu_7771_p2 = ($signed(sext_ln703_220_fu_7767_p1) + $signed(sext_ln703_219_fu_7764_p1));

assign add_ln1192_175_fu_7859_p2 = ($signed(sext_ln703_222_fu_7855_p1) + $signed(sext_ln703_221_fu_7852_p1));

assign add_ln1192_176_fu_7947_p2 = ($signed(sext_ln703_224_fu_7943_p1) + $signed(sext_ln703_223_fu_7940_p1));

assign add_ln1192_177_fu_8035_p2 = ($signed(sext_ln703_226_fu_8031_p1) + $signed(sext_ln703_225_fu_8028_p1));

assign add_ln1192_178_fu_8123_p2 = ($signed(sext_ln703_228_fu_8119_p1) + $signed(sext_ln703_227_fu_8116_p1));

assign add_ln1192_179_fu_8211_p2 = ($signed(sext_ln703_230_fu_8207_p1) + $signed(sext_ln703_229_fu_8204_p1));

assign add_ln1192_180_fu_8299_p2 = ($signed(sext_ln703_232_fu_8295_p1) + $signed(sext_ln703_231_fu_8292_p1));

assign add_ln1192_181_fu_8387_p2 = ($signed(sext_ln703_234_fu_8383_p1) + $signed(sext_ln703_233_fu_8380_p1));

assign add_ln1192_182_fu_8475_p2 = ($signed(sext_ln703_236_fu_8471_p1) + $signed(sext_ln703_235_fu_8468_p1));

assign add_ln1192_183_fu_8563_p2 = ($signed(sext_ln703_238_fu_8559_p1) + $signed(sext_ln703_237_fu_8556_p1));

assign add_ln1192_184_fu_8651_p2 = ($signed(sext_ln703_240_fu_8647_p1) + $signed(sext_ln703_239_fu_8644_p1));

assign add_ln1192_185_fu_8739_p2 = ($signed(sext_ln703_242_fu_8735_p1) + $signed(sext_ln703_241_fu_8732_p1));

assign add_ln1192_186_fu_8827_p2 = ($signed(sext_ln703_244_fu_8823_p1) + $signed(sext_ln703_243_fu_8820_p1));

assign add_ln1192_187_fu_8915_p2 = ($signed(sext_ln703_246_fu_8911_p1) + $signed(sext_ln703_245_fu_8908_p1));

assign add_ln1192_188_fu_9003_p2 = ($signed(sext_ln703_248_fu_8999_p1) + $signed(sext_ln703_247_fu_8996_p1));

assign add_ln1192_189_fu_9091_p2 = ($signed(sext_ln703_250_fu_9087_p1) + $signed(sext_ln703_249_fu_9084_p1));

assign add_ln1192_190_fu_9179_p2 = ($signed(sext_ln703_252_fu_9175_p1) + $signed(sext_ln703_251_fu_9172_p1));

assign add_ln1192_fu_6451_p2 = ($signed(sext_ln703_190_fu_6447_p1) + $signed(sext_ln703_fu_6444_p1));

assign add_ln505_1_fu_5891_p2 = (ap_phi_mux_indvar_flatten_phi_fu_4517_p4 + 6'd1);

assign add_ln505_fu_5949_p2 = ($signed(select_ln505_1_fu_5941_p3) + $signed(4'd15));

assign add_ln510_fu_5910_p2 = (ap_phi_mux_row0_0_phi_fu_4528_p4 + 3'd2);

assign add_ln531_1_fu_6427_p2 = (add_ln531_fu_6418_p2 + zext_ln531_3_fu_6424_p1);

assign add_ln531_fu_6418_p2 = (zext_ln531_1_fu_6404_p1 + zext_ln531_2_fu_6414_p1);

assign add_ln532_fu_6108_p2 = ($signed(zext_ln500_fu_6105_p1) + $signed(5'd31));

assign add_ln534_fu_6127_p2 = (zext_ln500_fu_6105_p1 + 5'd1);

assign add_ln703_158_fu_6553_p1 = grp_relu_fu_5167_ap_return;

assign add_ln703_158_fu_6553_p2 = ($signed(top_1_V_load_reg_13111) + $signed(add_ln703_158_fu_6553_p1));

assign add_ln703_159_fu_6641_p1 = grp_relu_fu_5175_ap_return;

assign add_ln703_159_fu_6641_p2 = ($signed(top_2_V_load_reg_13117) + $signed(add_ln703_159_fu_6641_p1));

assign add_ln703_160_fu_6729_p1 = grp_relu_fu_5183_ap_return;

assign add_ln703_160_fu_6729_p2 = ($signed(top_3_V_load_reg_13123) + $signed(add_ln703_160_fu_6729_p1));

assign add_ln703_161_fu_6817_p1 = grp_relu_fu_5191_ap_return;

assign add_ln703_161_fu_6817_p2 = ($signed(top_4_V_load_reg_13129) + $signed(add_ln703_161_fu_6817_p1));

assign add_ln703_162_fu_6905_p1 = grp_relu_fu_5199_ap_return;

assign add_ln703_162_fu_6905_p2 = ($signed(top_5_V_load_reg_13135) + $signed(add_ln703_162_fu_6905_p1));

assign add_ln703_163_fu_6993_p1 = grp_relu_fu_5207_ap_return;

assign add_ln703_163_fu_6993_p2 = ($signed(top_6_V_load_reg_13141) + $signed(add_ln703_163_fu_6993_p1));

assign add_ln703_164_fu_7081_p1 = grp_relu_fu_5159_ap_return;

assign add_ln703_164_fu_7081_p2 = ($signed(top_7_V_load_reg_13217) + $signed(add_ln703_164_fu_7081_p1));

assign add_ln703_165_fu_7169_p1 = grp_relu_fu_5167_ap_return;

assign add_ln703_165_fu_7169_p2 = ($signed(top_8_V_load_reg_13223) + $signed(add_ln703_165_fu_7169_p1));

assign add_ln703_166_fu_7257_p1 = grp_relu_fu_5175_ap_return;

assign add_ln703_166_fu_7257_p2 = ($signed(top_9_V_load_reg_13229) + $signed(add_ln703_166_fu_7257_p1));

assign add_ln703_167_fu_7345_p1 = grp_relu_fu_5183_ap_return;

assign add_ln703_167_fu_7345_p2 = ($signed(top_10_V_load_reg_13235) + $signed(add_ln703_167_fu_7345_p1));

assign add_ln703_168_fu_7433_p1 = grp_relu_fu_5191_ap_return;

assign add_ln703_168_fu_7433_p2 = ($signed(top_11_V_load_reg_13241) + $signed(add_ln703_168_fu_7433_p1));

assign add_ln703_169_fu_7521_p1 = grp_relu_fu_5199_ap_return;

assign add_ln703_169_fu_7521_p2 = ($signed(top_12_V_load_reg_13247) + $signed(add_ln703_169_fu_7521_p1));

assign add_ln703_170_fu_7609_p1 = grp_relu_fu_5207_ap_return;

assign add_ln703_170_fu_7609_p2 = ($signed(top_13_V_load_reg_13253) + $signed(add_ln703_170_fu_7609_p1));

assign add_ln703_171_fu_7697_p1 = grp_relu_fu_5159_ap_return;

assign add_ln703_171_fu_7697_p2 = ($signed(top_14_V_load_reg_13549) + $signed(add_ln703_171_fu_7697_p1));

assign add_ln703_172_fu_7785_p1 = grp_relu_fu_5167_ap_return;

assign add_ln703_172_fu_7785_p2 = ($signed(top_15_V_load_reg_13555) + $signed(add_ln703_172_fu_7785_p1));

assign add_ln703_173_fu_7873_p1 = grp_relu_fu_5175_ap_return;

assign add_ln703_173_fu_7873_p2 = ($signed(top_16_V_load_reg_13561) + $signed(add_ln703_173_fu_7873_p1));

assign add_ln703_174_fu_7961_p1 = grp_relu_fu_5183_ap_return;

assign add_ln703_174_fu_7961_p2 = ($signed(top_17_V_load_reg_13567) + $signed(add_ln703_174_fu_7961_p1));

assign add_ln703_175_fu_8049_p1 = grp_relu_fu_5191_ap_return;

assign add_ln703_175_fu_8049_p2 = ($signed(top_18_V_load_reg_13573) + $signed(add_ln703_175_fu_8049_p1));

assign add_ln703_176_fu_8137_p1 = grp_relu_fu_5199_ap_return;

assign add_ln703_176_fu_8137_p2 = ($signed(top_19_V_load_reg_13579) + $signed(add_ln703_176_fu_8137_p1));

assign add_ln703_177_fu_8225_p1 = grp_relu_fu_5207_ap_return;

assign add_ln703_177_fu_8225_p2 = ($signed(top_20_V_load_reg_13585) + $signed(add_ln703_177_fu_8225_p1));

assign add_ln703_178_fu_8313_p1 = grp_relu_fu_5159_ap_return;

assign add_ln703_178_fu_8313_p2 = ($signed(top_21_V_load_reg_13646) + $signed(add_ln703_178_fu_8313_p1));

assign add_ln703_179_fu_8401_p1 = grp_relu_fu_5167_ap_return;

assign add_ln703_179_fu_8401_p2 = ($signed(top_22_V_load_reg_13652) + $signed(add_ln703_179_fu_8401_p1));

assign add_ln703_180_fu_8489_p1 = grp_relu_fu_5175_ap_return;

assign add_ln703_180_fu_8489_p2 = ($signed(top_23_V_load_reg_13658) + $signed(add_ln703_180_fu_8489_p1));

assign add_ln703_181_fu_8577_p1 = grp_relu_fu_5183_ap_return;

assign add_ln703_181_fu_8577_p2 = ($signed(top_24_V_load_reg_13664) + $signed(add_ln703_181_fu_8577_p1));

assign add_ln703_182_fu_8665_p1 = grp_relu_fu_5191_ap_return;

assign add_ln703_182_fu_8665_p2 = ($signed(top_25_V_load_reg_13670) + $signed(add_ln703_182_fu_8665_p1));

assign add_ln703_183_fu_8753_p1 = grp_relu_fu_5199_ap_return;

assign add_ln703_183_fu_8753_p2 = ($signed(top_26_V_load_reg_13676) + $signed(add_ln703_183_fu_8753_p1));

assign add_ln703_184_fu_8841_p1 = grp_relu_fu_5207_ap_return;

assign add_ln703_184_fu_8841_p2 = ($signed(top_27_V_load_reg_13682) + $signed(add_ln703_184_fu_8841_p1));

assign add_ln703_185_fu_8929_p1 = grp_relu_fu_5159_ap_return;

assign add_ln703_185_fu_8929_p2 = ($signed(top_28_V_load_reg_13723) + $signed(add_ln703_185_fu_8929_p1));

assign add_ln703_186_fu_9017_p1 = grp_relu_fu_5167_ap_return;

assign add_ln703_186_fu_9017_p2 = ($signed(top_29_V_load_reg_13729) + $signed(add_ln703_186_fu_9017_p1));

assign add_ln703_187_fu_9105_p1 = grp_relu_fu_5175_ap_return;

assign add_ln703_187_fu_9105_p2 = ($signed(top_30_V_load_reg_13735) + $signed(add_ln703_187_fu_9105_p1));

assign add_ln703_188_fu_9193_p1 = grp_relu_fu_5183_ap_return;

assign add_ln703_188_fu_9193_p2 = ($signed(top_31_V_load_reg_13741) + $signed(add_ln703_188_fu_9193_p1));

assign add_ln703_fu_6465_p1 = grp_relu_fu_5159_ap_return;

assign add_ln703_fu_6465_p2 = ($signed(top_0_V_load_reg_13105) + $signed(add_ln703_fu_6465_p1));

assign and_ln786_258_fu_6572_p2 = (xor_ln786_1_fu_6566_p2 & tmp_775_fu_6545_p3);

assign and_ln786_259_fu_6660_p2 = (xor_ln786_2_fu_6654_p2 & tmp_777_fu_6633_p3);

assign and_ln786_260_fu_6748_p2 = (xor_ln786_3_fu_6742_p2 & tmp_779_fu_6721_p3);

assign and_ln786_261_fu_6836_p2 = (xor_ln786_4_fu_6830_p2 & tmp_781_fu_6809_p3);

assign and_ln786_262_fu_6924_p2 = (xor_ln786_5_fu_6918_p2 & tmp_783_fu_6897_p3);

assign and_ln786_263_fu_7012_p2 = (xor_ln786_6_fu_7006_p2 & tmp_785_fu_6985_p3);

assign and_ln786_264_fu_7100_p2 = (xor_ln786_7_fu_7094_p2 & tmp_787_fu_7073_p3);

assign and_ln786_265_fu_7188_p2 = (xor_ln786_8_fu_7182_p2 & tmp_789_fu_7161_p3);

assign and_ln786_266_fu_7276_p2 = (xor_ln786_9_fu_7270_p2 & tmp_791_fu_7249_p3);

assign and_ln786_267_fu_7364_p2 = (xor_ln786_10_fu_7358_p2 & tmp_793_fu_7337_p3);

assign and_ln786_268_fu_7452_p2 = (xor_ln786_11_fu_7446_p2 & tmp_795_fu_7425_p3);

assign and_ln786_269_fu_7540_p2 = (xor_ln786_12_fu_7534_p2 & tmp_797_fu_7513_p3);

assign and_ln786_270_fu_7628_p2 = (xor_ln786_13_fu_7622_p2 & tmp_799_fu_7601_p3);

assign and_ln786_271_fu_7716_p2 = (xor_ln786_14_fu_7710_p2 & tmp_801_fu_7689_p3);

assign and_ln786_272_fu_7804_p2 = (xor_ln786_15_fu_7798_p2 & tmp_803_fu_7777_p3);

assign and_ln786_273_fu_7892_p2 = (xor_ln786_16_fu_7886_p2 & tmp_805_fu_7865_p3);

assign and_ln786_274_fu_7980_p2 = (xor_ln786_17_fu_7974_p2 & tmp_807_fu_7953_p3);

assign and_ln786_275_fu_8068_p2 = (xor_ln786_18_fu_8062_p2 & tmp_809_fu_8041_p3);

assign and_ln786_276_fu_8156_p2 = (xor_ln786_19_fu_8150_p2 & tmp_811_fu_8129_p3);

assign and_ln786_277_fu_8244_p2 = (xor_ln786_20_fu_8238_p2 & tmp_813_fu_8217_p3);

assign and_ln786_278_fu_8332_p2 = (xor_ln786_21_fu_8326_p2 & tmp_815_fu_8305_p3);

assign and_ln786_279_fu_8420_p2 = (xor_ln786_22_fu_8414_p2 & tmp_817_fu_8393_p3);

assign and_ln786_280_fu_8508_p2 = (xor_ln786_23_fu_8502_p2 & tmp_819_fu_8481_p3);

assign and_ln786_281_fu_8596_p2 = (xor_ln786_24_fu_8590_p2 & tmp_821_fu_8569_p3);

assign and_ln786_282_fu_8684_p2 = (xor_ln786_25_fu_8678_p2 & tmp_823_fu_8657_p3);

assign and_ln786_283_fu_8772_p2 = (xor_ln786_26_fu_8766_p2 & tmp_825_fu_8745_p3);

assign and_ln786_284_fu_8860_p2 = (xor_ln786_27_fu_8854_p2 & tmp_827_fu_8833_p3);

assign and_ln786_285_fu_8948_p2 = (xor_ln786_28_fu_8942_p2 & tmp_829_fu_8921_p3);

assign and_ln786_286_fu_9036_p2 = (xor_ln786_29_fu_9030_p2 & tmp_831_fu_9009_p3);

assign and_ln786_287_fu_9124_p2 = (xor_ln786_30_fu_9118_p2 & tmp_833_fu_9097_p3);

assign and_ln786_288_fu_9212_p2 = (xor_ln786_31_fu_9206_p2 & tmp_835_fu_9185_p3);

assign and_ln786_fu_6484_p2 = (xor_ln786_fu_6478_p2 & tmp_773_fu_6457_p3);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_pp0_stage4 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state25 = ap_CS_fsm[32'd6];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp1876 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp1880 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp1884 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp1888 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp1892 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp1896 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp1900 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp1904 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp1908 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp1912 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp1916 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp1920 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp1924 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp1928 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp2262 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp2264 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp2266 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp2268 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp2270 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp2272 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp2274 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001_ignoreCallOp1996 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001_ignoreCallOp2000 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001_ignoreCallOp2004 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001_ignoreCallOp2008 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001_ignoreCallOp2012 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001_ignoreCallOp2016 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001_ignoreCallOp2020 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001_ignoreCallOp2052 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001_ignoreCallOp2058 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001_ignoreCallOp2064 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001_ignoreCallOp2070 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001_ignoreCallOp2076 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001_ignoreCallOp2082 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001_ignoreCallOp2088 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001_ignoreCallOp2354 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001_ignoreCallOp2355 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001_ignoreCallOp2356 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001_ignoreCallOp2357 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001_ignoreCallOp2358 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001_ignoreCallOp2359 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001_ignoreCallOp2360 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_11001_ignoreCallOp2123 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_11001_ignoreCallOp2124 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_11001_ignoreCallOp2125 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_11001_ignoreCallOp2126 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_11001_ignoreCallOp2127 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_11001_ignoreCallOp2128 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_11001_ignoreCallOp2129 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_11001_ignoreCallOp2144 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_11001_ignoreCallOp2145 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_11001_ignoreCallOp2146 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_11001_ignoreCallOp2147 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_11001_ignoreCallOp2148 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_11001_ignoreCallOp2149 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_11001_ignoreCallOp2150 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_11001_ignoreCallOp2451 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_11001_ignoreCallOp2466 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_11001_ignoreCallOp2481 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_11001_ignoreCallOp2496 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_11001_ignoreCallOp2511 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_11001_ignoreCallOp2526 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_11001_ignoreCallOp2541 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_11001_ignoreCallOp1831 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_11001_ignoreCallOp1832 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_11001_ignoreCallOp1833 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_11001_ignoreCallOp1834 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_11001_ignoreCallOp1835 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_11001_ignoreCallOp1836 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_11001_ignoreCallOp1837 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_11001_ignoreCallOp2155 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_11001_ignoreCallOp2156 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_11001_ignoreCallOp2157 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_11001_ignoreCallOp2158 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_11001_ignoreCallOp2159 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_11001_ignoreCallOp2160 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_11001_ignoreCallOp2161 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_11001_ignoreCallOp2162 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_11001_ignoreCallOp2163 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_11001_ignoreCallOp2164 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_11001_ignoreCallOp2165 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_11001_ignoreCallOp2166 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_11001_ignoreCallOp2167 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_11001_ignoreCallOp2168 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_11001_ignoreCallOp1862 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_11001_ignoreCallOp1863 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_11001_ignoreCallOp1864 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_11001_ignoreCallOp1865 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_11001_ignoreCallOp1866 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_11001_ignoreCallOp1867 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_11001_ignoreCallOp1868 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_11001_ignoreCallOp2209 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_11001_ignoreCallOp2211 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_11001_ignoreCallOp2213 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_11001_ignoreCallOp2215 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_11001_ignoreCallOp2217 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_11001_ignoreCallOp2219 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_11001_ignoreCallOp2221 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_11001_ignoreCallOp2222 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_11001_ignoreCallOp2224 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_11001_ignoreCallOp2226 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_11001_ignoreCallOp2228 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_11001_ignoreCallOp2230 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_11001_ignoreCallOp2232 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_11001_ignoreCallOp2234 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_subdone = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage3_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage3_iter1_ignore_call177 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage3_iter1_ignore_call180 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage3_iter1_ignore_call184 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage3_iter1_ignore_call219 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage3_iter1_ignore_call222 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage3_iter1_ignore_call226 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage3_iter1_ignore_call261 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage3_iter1_ignore_call264 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage3_iter1_ignore_call268 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage3_iter1_ignore_call303 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage3_iter1_ignore_call306 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage3_iter1_ignore_call310 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage3_iter1_ignore_call345 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage3_iter1_ignore_call348 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage3_iter1_ignore_call352 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage3_iter1_ignore_call387 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage3_iter1_ignore_call390 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage3_iter1_ignore_call394 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage3_iter1_ignore_call429 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage3_iter1_ignore_call432 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage3_iter1_ignore_call436 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage4_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage4_iter1_ignore_call177 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage4_iter1_ignore_call184 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage4_iter1_ignore_call219 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage4_iter1_ignore_call226 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage4_iter1_ignore_call261 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage4_iter1_ignore_call268 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage4_iter1_ignore_call303 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage4_iter1_ignore_call310 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage4_iter1_ignore_call345 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage4_iter1_ignore_call352 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage4_iter1_ignore_call387 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage4_iter1_ignore_call394 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage4_iter1_ignore_call429 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage4_iter1_ignore_call436 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage4_iter1_ignore_call474 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage4_iter1_ignore_call516 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage4_iter1_ignore_call558 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage4_iter1_ignore_call600 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage4_iter1_ignore_call642 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage4_iter1_ignore_call684 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage4_iter1_ignore_call726 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter2_ignore_call180 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter2_ignore_call184 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter2_ignore_call222 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter2_ignore_call226 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter2_ignore_call264 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter2_ignore_call268 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter2_ignore_call306 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter2_ignore_call310 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter2_ignore_call348 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter2_ignore_call352 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter2_ignore_call390 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter2_ignore_call394 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter2_ignore_call432 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter2_ignore_call436 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter2_ignore_call471 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter2_ignore_call513 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter2_ignore_call555 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter2_ignore_call597 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter2_ignore_call639 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter2_ignore_call681 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter2_ignore_call723 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage1_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage1_iter2_ignore_call1023 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage1_iter2_ignore_call180 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage1_iter2_ignore_call184 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage1_iter2_ignore_call222 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage1_iter2_ignore_call226 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage1_iter2_ignore_call264 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage1_iter2_ignore_call268 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage1_iter2_ignore_call306 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage1_iter2_ignore_call310 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage1_iter2_ignore_call348 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage1_iter2_ignore_call352 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage1_iter2_ignore_call390 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage1_iter2_ignore_call394 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage1_iter2_ignore_call432 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage1_iter2_ignore_call436 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage1_iter2_ignore_call765 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage1_iter2_ignore_call807 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage1_iter2_ignore_call849 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage1_iter2_ignore_call891 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage1_iter2_ignore_call939 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage1_iter2_ignore_call981 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage2_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage2_iter2_ignore_call1065 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage2_iter2_ignore_call1107 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage2_iter2_ignore_call1149 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage2_iter2_ignore_call1191 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage2_iter2_ignore_call1233 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage2_iter2_ignore_call1275 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage2_iter2_ignore_call1317 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage2_iter2_ignore_call180 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage2_iter2_ignore_call184 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage2_iter2_ignore_call222 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage2_iter2_ignore_call226 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage2_iter2_ignore_call264 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage2_iter2_ignore_call268 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage2_iter2_ignore_call306 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage2_iter2_ignore_call310 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage2_iter2_ignore_call348 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage2_iter2_ignore_call352 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage2_iter2_ignore_call390 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage2_iter2_ignore_call394 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage2_iter2_ignore_call432 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage2_iter2_ignore_call436 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage3_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage3_iter2_ignore_call177 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage3_iter2_ignore_call180 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage3_iter2_ignore_call184 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage3_iter2_ignore_call219 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage3_iter2_ignore_call222 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage3_iter2_ignore_call226 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage3_iter2_ignore_call261 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage3_iter2_ignore_call264 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage3_iter2_ignore_call268 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage3_iter2_ignore_call303 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage3_iter2_ignore_call306 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage3_iter2_ignore_call310 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage3_iter2_ignore_call345 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage3_iter2_ignore_call348 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage3_iter2_ignore_call352 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage3_iter2_ignore_call387 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage3_iter2_ignore_call390 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage3_iter2_ignore_call394 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage3_iter2_ignore_call429 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage3_iter2_ignore_call432 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage3_iter2_ignore_call436 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage4_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage4_iter2_ignore_call177 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage4_iter2_ignore_call184 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage4_iter2_ignore_call219 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage4_iter2_ignore_call226 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage4_iter2_ignore_call261 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage4_iter2_ignore_call268 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage4_iter2_ignore_call303 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage4_iter2_ignore_call310 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage4_iter2_ignore_call345 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage4_iter2_ignore_call352 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage4_iter2_ignore_call387 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage4_iter2_ignore_call394 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage4_iter2_ignore_call429 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage4_iter2_ignore_call436 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage4_iter2_ignore_call474 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage4_iter2_ignore_call516 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage4_iter2_ignore_call558 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage4_iter2_ignore_call600 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage4_iter2_ignore_call642 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage4_iter2_ignore_call684 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage4_iter2_ignore_call726 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter3_ignore_call180 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter3_ignore_call184 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter3_ignore_call222 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter3_ignore_call226 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter3_ignore_call264 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter3_ignore_call268 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter3_ignore_call306 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter3_ignore_call310 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter3_ignore_call348 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter3_ignore_call352 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter3_ignore_call390 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter3_ignore_call394 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter3_ignore_call432 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter3_ignore_call436 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter3_ignore_call471 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter3_ignore_call513 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter3_ignore_call555 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter3_ignore_call597 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter3_ignore_call639 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter3_ignore_call681 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter3_ignore_call723 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage1_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage1_iter3_ignore_call1023 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage1_iter3_ignore_call180 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage1_iter3_ignore_call184 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage1_iter3_ignore_call222 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage1_iter3_ignore_call226 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage1_iter3_ignore_call264 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage1_iter3_ignore_call268 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage1_iter3_ignore_call306 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage1_iter3_ignore_call310 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage1_iter3_ignore_call348 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage1_iter3_ignore_call352 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage1_iter3_ignore_call390 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage1_iter3_ignore_call394 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage1_iter3_ignore_call432 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage1_iter3_ignore_call436 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage1_iter3_ignore_call765 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage1_iter3_ignore_call807 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage1_iter3_ignore_call849 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage1_iter3_ignore_call891 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage1_iter3_ignore_call939 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage1_iter3_ignore_call981 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage2_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage2_iter3_ignore_call1065 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage2_iter3_ignore_call1107 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage2_iter3_ignore_call1149 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage2_iter3_ignore_call1191 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage2_iter3_ignore_call1233 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage2_iter3_ignore_call1275 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage2_iter3_ignore_call1317 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage2_iter3_ignore_call180 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage2_iter3_ignore_call184 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage2_iter3_ignore_call222 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage2_iter3_ignore_call226 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage2_iter3_ignore_call264 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage2_iter3_ignore_call268 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage2_iter3_ignore_call306 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage2_iter3_ignore_call310 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage2_iter3_ignore_call348 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage2_iter3_ignore_call352 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage2_iter3_ignore_call390 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage2_iter3_ignore_call394 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage2_iter3_ignore_call432 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage2_iter3_ignore_call436 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage3_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage3_iter3_ignore_call177 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage3_iter3_ignore_call180 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage3_iter3_ignore_call184 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage3_iter3_ignore_call219 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage3_iter3_ignore_call222 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage3_iter3_ignore_call226 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage3_iter3_ignore_call261 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage3_iter3_ignore_call264 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage3_iter3_ignore_call268 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage3_iter3_ignore_call303 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage3_iter3_ignore_call306 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage3_iter3_ignore_call310 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage3_iter3_ignore_call345 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage3_iter3_ignore_call348 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage3_iter3_ignore_call352 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage3_iter3_ignore_call387 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage3_iter3_ignore_call390 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage3_iter3_ignore_call394 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage3_iter3_ignore_call429 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage3_iter3_ignore_call432 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage3_iter3_ignore_call436 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage4_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage4_iter3_ignore_call177 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage4_iter3_ignore_call184 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage4_iter3_ignore_call219 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage4_iter3_ignore_call226 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage4_iter3_ignore_call261 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage4_iter3_ignore_call268 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage4_iter3_ignore_call303 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage4_iter3_ignore_call310 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage4_iter3_ignore_call345 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage4_iter3_ignore_call352 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage4_iter3_ignore_call387 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage4_iter3_ignore_call394 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage4_iter3_ignore_call429 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage4_iter3_ignore_call436 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage4_iter3_ignore_call474 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage4_iter3_ignore_call516 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage4_iter3_ignore_call558 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage4_iter3_ignore_call600 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage4_iter3_ignore_call642 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage4_iter3_ignore_call684 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage4_iter3_ignore_call726 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage0_iter4_ignore_call180 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage0_iter4_ignore_call184 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage0_iter4_ignore_call222 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage0_iter4_ignore_call226 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage0_iter4_ignore_call264 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage0_iter4_ignore_call268 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage0_iter4_ignore_call306 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage0_iter4_ignore_call310 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage0_iter4_ignore_call348 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage0_iter4_ignore_call352 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage0_iter4_ignore_call390 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage0_iter4_ignore_call394 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage0_iter4_ignore_call432 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage0_iter4_ignore_call436 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage0_iter4_ignore_call471 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage0_iter4_ignore_call513 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage0_iter4_ignore_call555 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage0_iter4_ignore_call597 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage0_iter4_ignore_call639 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage0_iter4_ignore_call681 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage0_iter4_ignore_call723 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage1_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage1_iter4_ignore_call1023 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage1_iter4_ignore_call180 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage1_iter4_ignore_call184 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage1_iter4_ignore_call222 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage1_iter4_ignore_call226 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage1_iter4_ignore_call264 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage1_iter4_ignore_call268 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage1_iter4_ignore_call306 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage1_iter4_ignore_call310 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage1_iter4_ignore_call348 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage1_iter4_ignore_call352 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage1_iter4_ignore_call390 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage1_iter4_ignore_call394 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage1_iter4_ignore_call432 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage1_iter4_ignore_call436 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage1_iter4_ignore_call765 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage1_iter4_ignore_call807 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage1_iter4_ignore_call849 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage1_iter4_ignore_call891 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage1_iter4_ignore_call939 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage1_iter4_ignore_call981 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage2_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage2_iter4_ignore_call1065 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage2_iter4_ignore_call1107 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage2_iter4_ignore_call1149 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage2_iter4_ignore_call1191 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage2_iter4_ignore_call1233 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage2_iter4_ignore_call1275 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage2_iter4_ignore_call1317 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage2_iter4_ignore_call180 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage2_iter4_ignore_call184 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage2_iter4_ignore_call222 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage2_iter4_ignore_call226 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage2_iter4_ignore_call264 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage2_iter4_ignore_call268 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage2_iter4_ignore_call306 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage2_iter4_ignore_call310 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage2_iter4_ignore_call348 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage2_iter4_ignore_call352 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage2_iter4_ignore_call390 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage2_iter4_ignore_call394 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage2_iter4_ignore_call432 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage2_iter4_ignore_call436 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter0_ignore_call180 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter0_ignore_call184 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter0_ignore_call222 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter0_ignore_call226 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter0_ignore_call264 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter0_ignore_call268 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter0_ignore_call306 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter0_ignore_call310 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter0_ignore_call348 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter0_ignore_call352 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter0_ignore_call390 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter0_ignore_call394 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter0_ignore_call432 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter0_ignore_call436 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter0_ignore_call471 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter0_ignore_call513 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter0_ignore_call555 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter0_ignore_call597 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter0_ignore_call639 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter0_ignore_call681 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter0_ignore_call723 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage1_iter0_ignore_call1023 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage1_iter0_ignore_call180 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage1_iter0_ignore_call184 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage1_iter0_ignore_call222 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage1_iter0_ignore_call226 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage1_iter0_ignore_call264 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage1_iter0_ignore_call268 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage1_iter0_ignore_call306 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage1_iter0_ignore_call310 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage1_iter0_ignore_call348 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage1_iter0_ignore_call352 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage1_iter0_ignore_call390 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage1_iter0_ignore_call394 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage1_iter0_ignore_call432 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage1_iter0_ignore_call436 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage1_iter0_ignore_call765 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage1_iter0_ignore_call807 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage1_iter0_ignore_call849 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage1_iter0_ignore_call891 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage1_iter0_ignore_call939 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage1_iter0_ignore_call981 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage2_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage2_iter0_ignore_call1065 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage2_iter0_ignore_call1107 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage2_iter0_ignore_call1149 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage2_iter0_ignore_call1191 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage2_iter0_ignore_call1233 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage2_iter0_ignore_call1275 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage2_iter0_ignore_call1317 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage2_iter0_ignore_call180 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage2_iter0_ignore_call184 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage2_iter0_ignore_call222 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage2_iter0_ignore_call226 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage2_iter0_ignore_call264 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage2_iter0_ignore_call268 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage2_iter0_ignore_call306 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage2_iter0_ignore_call310 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage2_iter0_ignore_call348 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage2_iter0_ignore_call352 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage2_iter0_ignore_call390 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage2_iter0_ignore_call394 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage2_iter0_ignore_call432 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage2_iter0_ignore_call436 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage3_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage3_iter0_ignore_call177 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage3_iter0_ignore_call180 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage3_iter0_ignore_call184 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage3_iter0_ignore_call219 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage3_iter0_ignore_call222 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage3_iter0_ignore_call226 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage3_iter0_ignore_call261 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage3_iter0_ignore_call264 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage3_iter0_ignore_call268 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage3_iter0_ignore_call303 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage3_iter0_ignore_call306 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage3_iter0_ignore_call310 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage3_iter0_ignore_call345 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage3_iter0_ignore_call348 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage3_iter0_ignore_call352 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage3_iter0_ignore_call387 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage3_iter0_ignore_call390 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage3_iter0_ignore_call394 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage3_iter0_ignore_call429 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage3_iter0_ignore_call432 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage3_iter0_ignore_call436 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage4_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage4_iter0_ignore_call177 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage4_iter0_ignore_call184 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage4_iter0_ignore_call219 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage4_iter0_ignore_call226 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage4_iter0_ignore_call261 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage4_iter0_ignore_call268 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage4_iter0_ignore_call303 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage4_iter0_ignore_call310 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage4_iter0_ignore_call345 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage4_iter0_ignore_call352 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage4_iter0_ignore_call387 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage4_iter0_ignore_call394 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage4_iter0_ignore_call429 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage4_iter0_ignore_call436 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage4_iter0_ignore_call474 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage4_iter0_ignore_call516 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage4_iter0_ignore_call558 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage4_iter0_ignore_call600 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage4_iter0_ignore_call642 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage4_iter0_ignore_call684 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage4_iter0_ignore_call726 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter1_ignore_call180 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter1_ignore_call184 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter1_ignore_call222 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter1_ignore_call226 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter1_ignore_call264 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter1_ignore_call268 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter1_ignore_call306 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter1_ignore_call310 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter1_ignore_call348 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter1_ignore_call352 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter1_ignore_call390 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter1_ignore_call394 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter1_ignore_call432 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter1_ignore_call436 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter1_ignore_call471 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter1_ignore_call513 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter1_ignore_call555 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter1_ignore_call597 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter1_ignore_call639 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter1_ignore_call681 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter1_ignore_call723 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage1_iter1_ignore_call1023 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage1_iter1_ignore_call180 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage1_iter1_ignore_call184 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage1_iter1_ignore_call222 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage1_iter1_ignore_call226 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage1_iter1_ignore_call264 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage1_iter1_ignore_call268 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage1_iter1_ignore_call306 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage1_iter1_ignore_call310 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage1_iter1_ignore_call348 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage1_iter1_ignore_call352 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage1_iter1_ignore_call390 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage1_iter1_ignore_call394 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage1_iter1_ignore_call432 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage1_iter1_ignore_call436 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage1_iter1_ignore_call765 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage1_iter1_ignore_call807 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage1_iter1_ignore_call849 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage1_iter1_ignore_call891 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage1_iter1_ignore_call939 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage1_iter1_ignore_call981 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage2_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage2_iter1_ignore_call1065 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage2_iter1_ignore_call1107 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage2_iter1_ignore_call1149 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage2_iter1_ignore_call1191 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage2_iter1_ignore_call1233 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage2_iter1_ignore_call1275 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage2_iter1_ignore_call1317 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage2_iter1_ignore_call180 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage2_iter1_ignore_call184 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage2_iter1_ignore_call222 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage2_iter1_ignore_call226 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage2_iter1_ignore_call264 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage2_iter1_ignore_call268 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage2_iter1_ignore_call306 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage2_iter1_ignore_call310 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage2_iter1_ignore_call348 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage2_iter1_ignore_call352 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage2_iter1_ignore_call390 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage2_iter1_ignore_call394 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage2_iter1_ignore_call432 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage2_iter1_ignore_call436 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_10355 = ((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln505_reg_10077_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_condition_10359 = ((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln505_reg_10077_pp0_iter2_reg == 1'd0));
end

always @ (*) begin
    ap_condition_10363 = ((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln505_reg_10077_pp0_iter2_reg == 1'd0));
end

always @ (*) begin
    ap_condition_10367 = ((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (icmp_ln505_reg_10077_pp0_iter2_reg == 1'd0));
end

always @ (*) begin
    ap_condition_10371 = ((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4) & (icmp_ln505_reg_10077_pp0_iter2_reg == 1'd0));
end

always @ (*) begin
    ap_condition_4991 = ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_5006 = ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1));
end

always @ (*) begin
    ap_condition_5011 = ((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_condition_5017 = ((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_condition_5022 = ((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign bn_bias_V102_address0 = 64'd0;

assign bn_bias_V103_address0 = 64'd0;

assign bn_bias_V104_address0 = 64'd0;

assign bn_bias_V105_address0 = 64'd0;

assign bn_bias_V106_address0 = 64'd0;

assign bn_bias_V107_address0 = 64'd0;

assign bn_bias_V108_address0 = 64'd0;

assign bn_bias_V109_address0 = 64'd0;

assign bn_bias_V110_address0 = 64'd0;

assign bn_bias_V111_address0 = 64'd0;

assign bn_bias_V112_address0 = 64'd0;

assign bn_bias_V113_address0 = 64'd0;

assign bn_bias_V114_address0 = 64'd0;

assign bn_bias_V115_address0 = 64'd0;

assign bn_bias_V116_address0 = 64'd0;

assign bn_bias_V117_address0 = 64'd0;

assign bn_bias_V118_address0 = 64'd0;

assign bn_bias_V119_address0 = 64'd0;

assign bn_bias_V120_address0 = 64'd0;

assign bn_bias_V121_address0 = 64'd0;

assign bn_bias_V122_address0 = 64'd0;

assign bn_bias_V123_address0 = 64'd0;

assign bn_bias_V124_address0 = 64'd0;

assign bn_bias_V125_address0 = 64'd0;

assign bn_bias_V126_address0 = 64'd0;

assign bn_bias_V127_address0 = 64'd0;

assign bn_bias_V128_address0 = 64'd0;

assign bn_bias_V129_address0 = 64'd0;

assign bn_bias_V130_address0 = 64'd0;

assign bn_bias_V131_address0 = 64'd0;

assign bn_bias_V132_address0 = 64'd0;

assign bn_bias_V_address0 = 64'd0;

assign bn_weights_V100_address0 = 64'd0;

assign bn_weights_V101_address0 = 64'd0;

assign bn_weights_V71_address0 = 64'd0;

assign bn_weights_V72_address0 = 64'd0;

assign bn_weights_V73_address0 = 64'd0;

assign bn_weights_V74_address0 = 64'd0;

assign bn_weights_V75_address0 = 64'd0;

assign bn_weights_V76_address0 = 64'd0;

assign bn_weights_V77_address0 = 64'd0;

assign bn_weights_V78_address0 = 64'd0;

assign bn_weights_V79_address0 = 64'd0;

assign bn_weights_V80_address0 = 64'd0;

assign bn_weights_V81_address0 = 64'd0;

assign bn_weights_V82_address0 = 64'd0;

assign bn_weights_V83_address0 = 64'd0;

assign bn_weights_V84_address0 = 64'd0;

assign bn_weights_V85_address0 = 64'd0;

assign bn_weights_V86_address0 = 64'd0;

assign bn_weights_V87_address0 = 64'd0;

assign bn_weights_V88_address0 = 64'd0;

assign bn_weights_V89_address0 = 64'd0;

assign bn_weights_V90_address0 = 64'd0;

assign bn_weights_V91_address0 = 64'd0;

assign bn_weights_V92_address0 = 64'd0;

assign bn_weights_V93_address0 = 64'd0;

assign bn_weights_V94_address0 = 64'd0;

assign bn_weights_V95_address0 = 64'd0;

assign bn_weights_V96_address0 = 64'd0;

assign bn_weights_V97_address0 = 64'd0;

assign bn_weights_V98_address0 = 64'd0;

assign bn_weights_V99_address0 = 64'd0;

assign bn_weights_V_address0 = 64'd0;

assign bottom_0_V_address1 = zext_ln534_fu_6133_p1;

assign bottom_1_V_address1 = zext_ln534_fu_6133_p1;

assign bottom_2_V_address1 = zext_ln534_fu_6133_p1;

assign bottom_3_V_address1 = zext_ln534_fu_6133_p1;

assign bottom_4_V_address1 = zext_ln534_fu_6133_p1;

assign bottom_5_V_address1 = zext_ln534_fu_6133_p1;

assign bottom_6_V_address1 = zext_ln534_fu_6133_p1;

assign bottom_7_V_address1 = zext_ln534_fu_6133_p1;

assign bottom_8_V_address1 = zext_ln534_fu_6133_p1;

assign col_1_fu_6079_p2 = (shl_ln6_fu_6071_p3 | 4'd1);

assign col_2_fu_6085_p3 = ((icmp_ln500_reg_9260[0:0] === 1'b1) ? zext_ln511_fu_6067_p1 : col_1_fu_6079_p2);

assign col_fu_6061_p2 = (select_ln505_fu_5902_p3 + 3'd1);

assign grp_compute_engine_64_fu_4546_ap_start = grp_compute_engine_64_fu_4546_ap_start_reg;

assign grp_compute_engine_64_fu_4555_ap_start = grp_compute_engine_64_fu_4555_ap_start_reg;

assign grp_compute_engine_64_fu_4564_ap_start = grp_compute_engine_64_fu_4564_ap_start_reg;

assign grp_compute_engine_64_fu_4573_ap_start = grp_compute_engine_64_fu_4573_ap_start_reg;

assign grp_compute_engine_64_fu_4582_ap_start = grp_compute_engine_64_fu_4582_ap_start_reg;

assign grp_compute_engine_64_fu_4591_ap_start = grp_compute_engine_64_fu_4591_ap_start_reg;

assign grp_compute_engine_64_fu_4600_ap_start = grp_compute_engine_64_fu_4600_ap_start_reg;

assign grp_compute_engine_64_fu_4609_ap_start = grp_compute_engine_64_fu_4609_ap_start_reg;

assign grp_compute_engine_64_fu_4618_ap_start = grp_compute_engine_64_fu_4618_ap_start_reg;

assign grp_compute_engine_64_fu_4627_ap_start = grp_compute_engine_64_fu_4627_ap_start_reg;

assign grp_compute_engine_64_fu_4636_ap_start = grp_compute_engine_64_fu_4636_ap_start_reg;

assign grp_compute_engine_64_fu_4645_ap_start = grp_compute_engine_64_fu_4645_ap_start_reg;

assign grp_compute_engine_64_fu_4654_ap_start = grp_compute_engine_64_fu_4654_ap_start_reg;

assign grp_compute_engine_64_fu_4663_ap_start = grp_compute_engine_64_fu_4663_ap_start_reg;

assign grp_compute_engine_64_fu_4672_ap_start = grp_compute_engine_64_fu_4672_ap_start_reg;

assign grp_compute_engine_64_fu_4681_ap_start = grp_compute_engine_64_fu_4681_ap_start_reg;

assign grp_compute_engine_64_fu_4690_ap_start = grp_compute_engine_64_fu_4690_ap_start_reg;

assign grp_compute_engine_64_fu_4699_ap_start = grp_compute_engine_64_fu_4699_ap_start_reg;

assign grp_compute_engine_64_fu_4708_ap_start = grp_compute_engine_64_fu_4708_ap_start_reg;

assign grp_compute_engine_64_fu_4717_ap_start = grp_compute_engine_64_fu_4717_ap_start_reg;

assign grp_compute_engine_64_fu_4726_ap_start = grp_compute_engine_64_fu_4726_ap_start_reg;

assign grp_compute_engine_64_fu_4735_ap_start = grp_compute_engine_64_fu_4735_ap_start_reg;

assign grp_compute_engine_64_fu_4744_ap_start = grp_compute_engine_64_fu_4744_ap_start_reg;

assign grp_compute_engine_64_fu_4753_ap_start = grp_compute_engine_64_fu_4753_ap_start_reg;

assign grp_compute_engine_64_fu_4762_ap_start = grp_compute_engine_64_fu_4762_ap_start_reg;

assign grp_compute_engine_64_fu_4771_ap_start = grp_compute_engine_64_fu_4771_ap_start_reg;

assign grp_compute_engine_64_fu_4780_ap_start = grp_compute_engine_64_fu_4780_ap_start_reg;

assign grp_compute_engine_64_fu_4789_ap_start = grp_compute_engine_64_fu_4789_ap_start_reg;

assign grp_compute_engine_64_fu_4798_ap_start = grp_compute_engine_64_fu_4798_ap_start_reg;

assign grp_compute_engine_64_fu_4807_ap_start = grp_compute_engine_64_fu_4807_ap_start_reg;

assign grp_compute_engine_64_fu_4816_ap_start = grp_compute_engine_64_fu_4816_ap_start_reg;

assign grp_compute_engine_64_fu_4825_ap_start = grp_compute_engine_64_fu_4825_ap_start_reg;

assign grp_compute_engine_64_fu_4855_ap_start = grp_compute_engine_64_fu_4855_ap_start_reg;

assign grp_compute_engine_64_fu_4864_ap_start = grp_compute_engine_64_fu_4864_ap_start_reg;

assign grp_compute_engine_64_fu_4872_ap_start = grp_compute_engine_64_fu_4872_ap_start_reg;

assign grp_compute_engine_64_fu_4881_ap_start = grp_compute_engine_64_fu_4881_ap_start_reg;

assign grp_compute_engine_64_fu_4890_ap_start = grp_compute_engine_64_fu_4890_ap_start_reg;

assign grp_compute_engine_64_fu_4898_ap_start = grp_compute_engine_64_fu_4898_ap_start_reg;

assign grp_compute_engine_64_fu_4907_ap_start = grp_compute_engine_64_fu_4907_ap_start_reg;

assign grp_compute_engine_64_fu_4916_ap_start = grp_compute_engine_64_fu_4916_ap_start_reg;

assign grp_compute_engine_64_fu_4924_ap_start = grp_compute_engine_64_fu_4924_ap_start_reg;

assign grp_compute_engine_64_fu_4933_ap_start = grp_compute_engine_64_fu_4933_ap_start_reg;

assign grp_compute_engine_64_fu_4942_ap_start = grp_compute_engine_64_fu_4942_ap_start_reg;

assign grp_compute_engine_64_fu_4950_ap_start = grp_compute_engine_64_fu_4950_ap_start_reg;

assign grp_compute_engine_64_fu_4959_ap_start = grp_compute_engine_64_fu_4959_ap_start_reg;

assign grp_compute_engine_64_fu_4968_ap_start = grp_compute_engine_64_fu_4968_ap_start_reg;

assign grp_compute_engine_64_fu_4976_ap_start = grp_compute_engine_64_fu_4976_ap_start_reg;

assign grp_compute_engine_64_fu_4985_ap_start = grp_compute_engine_64_fu_4985_ap_start_reg;

assign grp_compute_engine_64_fu_4994_ap_start = grp_compute_engine_64_fu_4994_ap_start_reg;

assign grp_compute_engine_64_fu_5002_ap_start = grp_compute_engine_64_fu_5002_ap_start_reg;

assign grp_compute_engine_64_fu_5011_ap_start = grp_compute_engine_64_fu_5011_ap_start_reg;

assign grp_compute_engine_64_fu_5020_ap_start = grp_compute_engine_64_fu_5020_ap_start_reg;

assign grp_compute_engine_64_fu_5028_ap_start = grp_compute_engine_64_fu_5028_ap_start_reg;

assign grp_compute_engine_64_fu_5037_ap_start = grp_compute_engine_64_fu_5037_ap_start_reg;

assign grp_compute_engine_64_fu_5046_ap_start = grp_compute_engine_64_fu_5046_ap_start_reg;

assign grp_compute_engine_64_fu_5054_ap_start = grp_compute_engine_64_fu_5054_ap_start_reg;

assign grp_compute_engine_64_fu_5063_ap_start = grp_compute_engine_64_fu_5063_ap_start_reg;

assign grp_compute_engine_64_fu_5072_ap_start = grp_compute_engine_64_fu_5072_ap_start_reg;

assign icmp_ln500_fu_5791_p2 = ((trunc_ln500_fu_5787_p1 == 2'd1) ? 1'b1 : 1'b0);

assign icmp_ln505_fu_5886_p2 = ((ap_phi_mux_indvar_flatten_phi_fu_4517_p4 == select_ln477_reg_10072) ? 1'b1 : 1'b0);

assign icmp_ln506_fu_5897_p2 = ((ap_phi_mux_col0_0_phi_fu_4539_p4 == select_ln500_reg_9267) ? 1'b1 : 1'b0);

assign icmp_ln538_10_fu_5997_p2 = ((select_ln500_2_fu_5934_p3 == 4'd3) ? 1'b1 : 1'b0);

assign icmp_ln538_11_fu_6011_p2 = ((select_ln500_2_fu_5934_p3 == 4'd4) ? 1'b1 : 1'b0);

assign icmp_ln538_12_fu_6025_p2 = ((select_ln500_2_fu_5934_p3 == 4'd5) ? 1'b1 : 1'b0);

assign icmp_ln538_13_fu_6039_p2 = ((select_ln500_2_fu_5934_p3 == 4'd6) ? 1'b1 : 1'b0);

assign icmp_ln538_1_fu_5850_p2 = ((row_2_fu_5837_p3 == 4'd1) ? 1'b1 : 1'b0);

assign icmp_ln538_2_fu_5856_p2 = ((row_2_fu_5837_p3 == 4'd2) ? 1'b1 : 1'b0);

assign icmp_ln538_3_fu_5862_p2 = ((row_2_fu_5837_p3 == 4'd3) ? 1'b1 : 1'b0);

assign icmp_ln538_4_fu_5868_p2 = ((row_2_fu_5837_p3 == 4'd4) ? 1'b1 : 1'b0);

assign icmp_ln538_5_fu_5874_p2 = ((row_2_fu_5837_p3 == 4'd5) ? 1'b1 : 1'b0);

assign icmp_ln538_6_fu_5880_p2 = ((row_2_fu_5837_p3 == 4'd6) ? 1'b1 : 1'b0);

assign icmp_ln538_7_fu_5955_p2 = ((select_ln500_2_fu_5934_p3 == 4'd0) ? 1'b1 : 1'b0);

assign icmp_ln538_8_fu_5969_p2 = ((select_ln500_2_fu_5934_p3 == 4'd1) ? 1'b1 : 1'b0);

assign icmp_ln538_9_fu_5983_p2 = ((select_ln500_2_fu_5934_p3 == 4'd2) ? 1'b1 : 1'b0);

assign icmp_ln538_fu_5844_p2 = ((row_2_fu_5837_p3 == 4'd0) ? 1'b1 : 1'b0);

assign or_ln340_352_fu_6590_p2 = (xor_ln340_1_fu_6584_p2 | tmp_776_fu_6558_p3);

assign or_ln340_353_fu_6678_p2 = (xor_ln340_2_fu_6672_p2 | tmp_778_fu_6646_p3);

assign or_ln340_354_fu_6766_p2 = (xor_ln340_3_fu_6760_p2 | tmp_780_fu_6734_p3);

assign or_ln340_355_fu_6854_p2 = (xor_ln340_4_fu_6848_p2 | tmp_782_fu_6822_p3);

assign or_ln340_356_fu_6942_p2 = (xor_ln340_5_fu_6936_p2 | tmp_784_fu_6910_p3);

assign or_ln340_357_fu_7030_p2 = (xor_ln340_6_fu_7024_p2 | tmp_786_fu_6998_p3);

assign or_ln340_358_fu_7118_p2 = (xor_ln340_7_fu_7112_p2 | tmp_788_fu_7086_p3);

assign or_ln340_359_fu_7206_p2 = (xor_ln340_8_fu_7200_p2 | tmp_790_fu_7174_p3);

assign or_ln340_360_fu_7294_p2 = (xor_ln340_9_fu_7288_p2 | tmp_792_fu_7262_p3);

assign or_ln340_361_fu_7382_p2 = (xor_ln340_10_fu_7376_p2 | tmp_794_fu_7350_p3);

assign or_ln340_362_fu_7470_p2 = (xor_ln340_11_fu_7464_p2 | tmp_796_fu_7438_p3);

assign or_ln340_363_fu_7558_p2 = (xor_ln340_12_fu_7552_p2 | tmp_798_fu_7526_p3);

assign or_ln340_364_fu_7646_p2 = (xor_ln340_13_fu_7640_p2 | tmp_800_fu_7614_p3);

assign or_ln340_365_fu_7734_p2 = (xor_ln340_14_fu_7728_p2 | tmp_802_fu_7702_p3);

assign or_ln340_366_fu_7822_p2 = (xor_ln340_15_fu_7816_p2 | tmp_804_fu_7790_p3);

assign or_ln340_367_fu_7910_p2 = (xor_ln340_16_fu_7904_p2 | tmp_806_fu_7878_p3);

assign or_ln340_368_fu_7998_p2 = (xor_ln340_17_fu_7992_p2 | tmp_808_fu_7966_p3);

assign or_ln340_369_fu_8086_p2 = (xor_ln340_18_fu_8080_p2 | tmp_810_fu_8054_p3);

assign or_ln340_370_fu_8174_p2 = (xor_ln340_19_fu_8168_p2 | tmp_812_fu_8142_p3);

assign or_ln340_371_fu_8262_p2 = (xor_ln340_20_fu_8256_p2 | tmp_814_fu_8230_p3);

assign or_ln340_372_fu_8350_p2 = (xor_ln340_21_fu_8344_p2 | tmp_816_fu_8318_p3);

assign or_ln340_373_fu_8438_p2 = (xor_ln340_22_fu_8432_p2 | tmp_818_fu_8406_p3);

assign or_ln340_374_fu_8526_p2 = (xor_ln340_23_fu_8520_p2 | tmp_820_fu_8494_p3);

assign or_ln340_375_fu_8614_p2 = (xor_ln340_24_fu_8608_p2 | tmp_822_fu_8582_p3);

assign or_ln340_376_fu_8702_p2 = (xor_ln340_25_fu_8696_p2 | tmp_824_fu_8670_p3);

assign or_ln340_377_fu_8790_p2 = (xor_ln340_26_fu_8784_p2 | tmp_826_fu_8758_p3);

assign or_ln340_378_fu_8878_p2 = (xor_ln340_27_fu_8872_p2 | tmp_828_fu_8846_p3);

assign or_ln340_379_fu_8966_p2 = (xor_ln340_28_fu_8960_p2 | tmp_830_fu_8934_p3);

assign or_ln340_380_fu_9054_p2 = (xor_ln340_29_fu_9048_p2 | tmp_832_fu_9022_p3);

assign or_ln340_381_fu_9142_p2 = (xor_ln340_30_fu_9136_p2 | tmp_834_fu_9110_p3);

assign or_ln340_382_fu_9230_p2 = (xor_ln340_31_fu_9224_p2 | tmp_836_fu_9198_p3);

assign or_ln340_fu_6502_p2 = (xor_ln340_fu_6496_p2 | tmp_774_fu_6470_p3);

assign or_ln513_1_fu_5928_p2 = (shl_ln513_mid1_fu_5920_p3 | 4'd1);

assign relu_shiftx_V133_address0 = 64'd0;

assign relu_shiftx_V134_address0 = 64'd0;

assign relu_shiftx_V135_address0 = 64'd0;

assign relu_shiftx_V136_address0 = 64'd0;

assign relu_shiftx_V137_address0 = 64'd0;

assign relu_shiftx_V138_address0 = 64'd0;

assign relu_shiftx_V139_address0 = 64'd0;

assign relu_shiftx_V140_address0 = 64'd0;

assign relu_shiftx_V141_address0 = 64'd0;

assign relu_shiftx_V142_address0 = 64'd0;

assign relu_shiftx_V143_address0 = 64'd0;

assign relu_shiftx_V144_address0 = 64'd0;

assign relu_shiftx_V145_address0 = 64'd0;

assign relu_shiftx_V146_address0 = 64'd0;

assign relu_shiftx_V147_address0 = 64'd0;

assign relu_shiftx_V148_address0 = 64'd0;

assign relu_shiftx_V149_address0 = 64'd0;

assign relu_shiftx_V150_address0 = 64'd0;

assign relu_shiftx_V151_address0 = 64'd0;

assign relu_shiftx_V152_address0 = 64'd0;

assign relu_shiftx_V153_address0 = 64'd0;

assign relu_shiftx_V154_address0 = 64'd0;

assign relu_shiftx_V155_address0 = 64'd0;

assign relu_shiftx_V156_address0 = 64'd0;

assign relu_shiftx_V157_address0 = 64'd0;

assign relu_shiftx_V158_address0 = 64'd0;

assign relu_shiftx_V159_address0 = 64'd0;

assign relu_shiftx_V160_address0 = 64'd0;

assign relu_shiftx_V161_address0 = 64'd0;

assign relu_shiftx_V162_address0 = 64'd0;

assign relu_shiftx_V163_address0 = 64'd0;

assign relu_shiftx_V_address0 = 64'd0;

assign relu_shifty_V164_address0 = 64'd0;

assign relu_shifty_V165_address0 = 64'd0;

assign relu_shifty_V166_address0 = 64'd0;

assign relu_shifty_V167_address0 = 64'd0;

assign relu_shifty_V168_address0 = 64'd0;

assign relu_shifty_V169_address0 = 64'd0;

assign relu_shifty_V170_address0 = 64'd0;

assign relu_shifty_V171_address0 = 64'd0;

assign relu_shifty_V172_address0 = 64'd0;

assign relu_shifty_V173_address0 = 64'd0;

assign relu_shifty_V174_address0 = 64'd0;

assign relu_shifty_V175_address0 = 64'd0;

assign relu_shifty_V176_address0 = 64'd0;

assign relu_shifty_V177_address0 = 64'd0;

assign relu_shifty_V178_address0 = 64'd0;

assign relu_shifty_V179_address0 = 64'd0;

assign relu_shifty_V180_address0 = 64'd0;

assign relu_shifty_V181_address0 = 64'd0;

assign relu_shifty_V182_address0 = 64'd0;

assign relu_shifty_V183_address0 = 64'd0;

assign relu_shifty_V184_address0 = 64'd0;

assign relu_shifty_V185_address0 = 64'd0;

assign relu_shifty_V186_address0 = 64'd0;

assign relu_shifty_V187_address0 = 64'd0;

assign relu_shifty_V188_address0 = 64'd0;

assign relu_shifty_V189_address0 = 64'd0;

assign relu_shifty_V190_address0 = 64'd0;

assign relu_shifty_V191_address0 = 64'd0;

assign relu_shifty_V192_address0 = 64'd0;

assign relu_shifty_V193_address0 = 64'd0;

assign relu_shifty_V194_address0 = 64'd0;

assign relu_shifty_V_address0 = 64'd0;

assign relu_weights_V195_address0 = 64'd0;

assign relu_weights_V196_address0 = 64'd0;

assign relu_weights_V197_address0 = 64'd0;

assign relu_weights_V198_address0 = 64'd0;

assign relu_weights_V199_address0 = 64'd0;

assign relu_weights_V200_address0 = 64'd0;

assign relu_weights_V201_address0 = 64'd0;

assign relu_weights_V202_address0 = 64'd0;

assign relu_weights_V203_address0 = 64'd0;

assign relu_weights_V204_address0 = 64'd0;

assign relu_weights_V205_address0 = 64'd0;

assign relu_weights_V206_address0 = 64'd0;

assign relu_weights_V207_address0 = 64'd0;

assign relu_weights_V208_address0 = 64'd0;

assign relu_weights_V209_address0 = 64'd0;

assign relu_weights_V210_address0 = 64'd0;

assign relu_weights_V211_address0 = 64'd0;

assign relu_weights_V212_address0 = 64'd0;

assign relu_weights_V213_address0 = 64'd0;

assign relu_weights_V214_address0 = 64'd0;

assign relu_weights_V215_address0 = 64'd0;

assign relu_weights_V216_address0 = 64'd0;

assign relu_weights_V217_address0 = 64'd0;

assign relu_weights_V218_address0 = 64'd0;

assign relu_weights_V219_address0 = 64'd0;

assign relu_weights_V220_address0 = 64'd0;

assign relu_weights_V221_address0 = 64'd0;

assign relu_weights_V222_address0 = 64'd0;

assign relu_weights_V223_address0 = 64'd0;

assign relu_weights_V224_address0 = 64'd0;

assign relu_weights_V225_address0 = 64'd0;

assign relu_weights_V_address0 = 64'd0;

assign row0_fu_5813_p2 = (ap_phi_mux_row0_0_phi_fu_4528_p4 + 3'd1);

assign row_1_fu_5831_p2 = (shl_ln_fu_5823_p3 | 4'd1);

assign row_2_fu_5837_p3 = ((icmp_ln500_reg_9260[0:0] === 1'b1) ? zext_ln510_fu_5819_p1 : row_1_fu_5831_p2);

assign select_ln340_10_fu_7388_p3 = ((xor_ln340_253_fu_7370_p2[0:0] === 1'b1) ? 14'd8191 : add_ln703_167_fu_7345_p2);

assign select_ln340_11_fu_7476_p3 = ((xor_ln340_254_fu_7458_p2[0:0] === 1'b1) ? 14'd8191 : add_ln703_168_fu_7433_p2);

assign select_ln340_12_fu_7564_p3 = ((xor_ln340_255_fu_7546_p2[0:0] === 1'b1) ? 14'd8191 : add_ln703_169_fu_7521_p2);

assign select_ln340_13_fu_7652_p3 = ((xor_ln340_256_fu_7634_p2[0:0] === 1'b1) ? 14'd8191 : add_ln703_170_fu_7609_p2);

assign select_ln340_14_fu_7740_p3 = ((xor_ln340_257_fu_7722_p2[0:0] === 1'b1) ? 14'd8191 : add_ln703_171_fu_7697_p2);

assign select_ln340_15_fu_7828_p3 = ((xor_ln340_258_fu_7810_p2[0:0] === 1'b1) ? 14'd8191 : add_ln703_172_fu_7785_p2);

assign select_ln340_16_fu_7916_p3 = ((xor_ln340_259_fu_7898_p2[0:0] === 1'b1) ? 14'd8191 : add_ln703_173_fu_7873_p2);

assign select_ln340_17_fu_8004_p3 = ((xor_ln340_260_fu_7986_p2[0:0] === 1'b1) ? 14'd8191 : add_ln703_174_fu_7961_p2);

assign select_ln340_18_fu_8092_p3 = ((xor_ln340_261_fu_8074_p2[0:0] === 1'b1) ? 14'd8191 : add_ln703_175_fu_8049_p2);

assign select_ln340_19_fu_8180_p3 = ((xor_ln340_262_fu_8162_p2[0:0] === 1'b1) ? 14'd8191 : add_ln703_176_fu_8137_p2);

assign select_ln340_1_fu_6596_p3 = ((xor_ln340_244_fu_6578_p2[0:0] === 1'b1) ? 14'd8191 : add_ln703_158_fu_6553_p2);

assign select_ln340_20_fu_8268_p3 = ((xor_ln340_263_fu_8250_p2[0:0] === 1'b1) ? 14'd8191 : add_ln703_177_fu_8225_p2);

assign select_ln340_21_fu_8356_p3 = ((xor_ln340_264_fu_8338_p2[0:0] === 1'b1) ? 14'd8191 : add_ln703_178_fu_8313_p2);

assign select_ln340_22_fu_8444_p3 = ((xor_ln340_265_fu_8426_p2[0:0] === 1'b1) ? 14'd8191 : add_ln703_179_fu_8401_p2);

assign select_ln340_23_fu_8532_p3 = ((xor_ln340_266_fu_8514_p2[0:0] === 1'b1) ? 14'd8191 : add_ln703_180_fu_8489_p2);

assign select_ln340_24_fu_8620_p3 = ((xor_ln340_267_fu_8602_p2[0:0] === 1'b1) ? 14'd8191 : add_ln703_181_fu_8577_p2);

assign select_ln340_25_fu_8708_p3 = ((xor_ln340_268_fu_8690_p2[0:0] === 1'b1) ? 14'd8191 : add_ln703_182_fu_8665_p2);

assign select_ln340_26_fu_8796_p3 = ((xor_ln340_269_fu_8778_p2[0:0] === 1'b1) ? 14'd8191 : add_ln703_183_fu_8753_p2);

assign select_ln340_27_fu_8884_p3 = ((xor_ln340_270_fu_8866_p2[0:0] === 1'b1) ? 14'd8191 : add_ln703_184_fu_8841_p2);

assign select_ln340_28_fu_8972_p3 = ((xor_ln340_271_fu_8954_p2[0:0] === 1'b1) ? 14'd8191 : add_ln703_185_fu_8929_p2);

assign select_ln340_29_fu_9060_p3 = ((xor_ln340_272_fu_9042_p2[0:0] === 1'b1) ? 14'd8191 : add_ln703_186_fu_9017_p2);

assign select_ln340_2_fu_6684_p3 = ((xor_ln340_245_fu_6666_p2[0:0] === 1'b1) ? 14'd8191 : add_ln703_159_fu_6641_p2);

assign select_ln340_30_fu_9148_p3 = ((xor_ln340_273_fu_9130_p2[0:0] === 1'b1) ? 14'd8191 : add_ln703_187_fu_9105_p2);

assign select_ln340_31_fu_9236_p3 = ((xor_ln340_274_fu_9218_p2[0:0] === 1'b1) ? 14'd8191 : add_ln703_188_fu_9193_p2);

assign select_ln340_324_fu_6524_p3 = ((or_ln340_fu_6502_p2[0:0] === 1'b1) ? select_ln340_fu_6508_p3 : select_ln388_fu_6516_p3);

assign select_ln340_325_fu_6612_p3 = ((or_ln340_352_fu_6590_p2[0:0] === 1'b1) ? select_ln340_1_fu_6596_p3 : select_ln388_1_fu_6604_p3);

assign select_ln340_326_fu_6700_p3 = ((or_ln340_353_fu_6678_p2[0:0] === 1'b1) ? select_ln340_2_fu_6684_p3 : select_ln388_2_fu_6692_p3);

assign select_ln340_327_fu_6788_p3 = ((or_ln340_354_fu_6766_p2[0:0] === 1'b1) ? select_ln340_3_fu_6772_p3 : select_ln388_3_fu_6780_p3);

assign select_ln340_328_fu_6876_p3 = ((or_ln340_355_fu_6854_p2[0:0] === 1'b1) ? select_ln340_4_fu_6860_p3 : select_ln388_4_fu_6868_p3);

assign select_ln340_329_fu_6964_p3 = ((or_ln340_356_fu_6942_p2[0:0] === 1'b1) ? select_ln340_5_fu_6948_p3 : select_ln388_5_fu_6956_p3);

assign select_ln340_330_fu_7052_p3 = ((or_ln340_357_fu_7030_p2[0:0] === 1'b1) ? select_ln340_6_fu_7036_p3 : select_ln388_6_fu_7044_p3);

assign select_ln340_331_fu_7140_p3 = ((or_ln340_358_fu_7118_p2[0:0] === 1'b1) ? select_ln340_7_fu_7124_p3 : select_ln388_7_fu_7132_p3);

assign select_ln340_332_fu_7228_p3 = ((or_ln340_359_fu_7206_p2[0:0] === 1'b1) ? select_ln340_8_fu_7212_p3 : select_ln388_8_fu_7220_p3);

assign select_ln340_333_fu_7316_p3 = ((or_ln340_360_fu_7294_p2[0:0] === 1'b1) ? select_ln340_9_fu_7300_p3 : select_ln388_9_fu_7308_p3);

assign select_ln340_334_fu_7404_p3 = ((or_ln340_361_fu_7382_p2[0:0] === 1'b1) ? select_ln340_10_fu_7388_p3 : select_ln388_10_fu_7396_p3);

assign select_ln340_335_fu_7492_p3 = ((or_ln340_362_fu_7470_p2[0:0] === 1'b1) ? select_ln340_11_fu_7476_p3 : select_ln388_11_fu_7484_p3);

assign select_ln340_336_fu_7580_p3 = ((or_ln340_363_fu_7558_p2[0:0] === 1'b1) ? select_ln340_12_fu_7564_p3 : select_ln388_12_fu_7572_p3);

assign select_ln340_337_fu_7668_p3 = ((or_ln340_364_fu_7646_p2[0:0] === 1'b1) ? select_ln340_13_fu_7652_p3 : select_ln388_13_fu_7660_p3);

assign select_ln340_338_fu_7756_p3 = ((or_ln340_365_fu_7734_p2[0:0] === 1'b1) ? select_ln340_14_fu_7740_p3 : select_ln388_14_fu_7748_p3);

assign select_ln340_339_fu_7844_p3 = ((or_ln340_366_fu_7822_p2[0:0] === 1'b1) ? select_ln340_15_fu_7828_p3 : select_ln388_15_fu_7836_p3);

assign select_ln340_340_fu_7932_p3 = ((or_ln340_367_fu_7910_p2[0:0] === 1'b1) ? select_ln340_16_fu_7916_p3 : select_ln388_16_fu_7924_p3);

assign select_ln340_341_fu_8020_p3 = ((or_ln340_368_fu_7998_p2[0:0] === 1'b1) ? select_ln340_17_fu_8004_p3 : select_ln388_17_fu_8012_p3);

assign select_ln340_342_fu_8108_p3 = ((or_ln340_369_fu_8086_p2[0:0] === 1'b1) ? select_ln340_18_fu_8092_p3 : select_ln388_18_fu_8100_p3);

assign select_ln340_343_fu_8196_p3 = ((or_ln340_370_fu_8174_p2[0:0] === 1'b1) ? select_ln340_19_fu_8180_p3 : select_ln388_19_fu_8188_p3);

assign select_ln340_344_fu_8284_p3 = ((or_ln340_371_fu_8262_p2[0:0] === 1'b1) ? select_ln340_20_fu_8268_p3 : select_ln388_20_fu_8276_p3);

assign select_ln340_345_fu_8372_p3 = ((or_ln340_372_fu_8350_p2[0:0] === 1'b1) ? select_ln340_21_fu_8356_p3 : select_ln388_21_fu_8364_p3);

assign select_ln340_346_fu_8460_p3 = ((or_ln340_373_fu_8438_p2[0:0] === 1'b1) ? select_ln340_22_fu_8444_p3 : select_ln388_22_fu_8452_p3);

assign select_ln340_347_fu_8548_p3 = ((or_ln340_374_fu_8526_p2[0:0] === 1'b1) ? select_ln340_23_fu_8532_p3 : select_ln388_23_fu_8540_p3);

assign select_ln340_348_fu_8636_p3 = ((or_ln340_375_fu_8614_p2[0:0] === 1'b1) ? select_ln340_24_fu_8620_p3 : select_ln388_24_fu_8628_p3);

assign select_ln340_349_fu_8724_p3 = ((or_ln340_376_fu_8702_p2[0:0] === 1'b1) ? select_ln340_25_fu_8708_p3 : select_ln388_25_fu_8716_p3);

assign select_ln340_350_fu_8812_p3 = ((or_ln340_377_fu_8790_p2[0:0] === 1'b1) ? select_ln340_26_fu_8796_p3 : select_ln388_26_fu_8804_p3);

assign select_ln340_351_fu_8900_p3 = ((or_ln340_378_fu_8878_p2[0:0] === 1'b1) ? select_ln340_27_fu_8884_p3 : select_ln388_27_fu_8892_p3);

assign select_ln340_352_fu_8988_p3 = ((or_ln340_379_fu_8966_p2[0:0] === 1'b1) ? select_ln340_28_fu_8972_p3 : select_ln388_28_fu_8980_p3);

assign select_ln340_353_fu_9076_p3 = ((or_ln340_380_fu_9054_p2[0:0] === 1'b1) ? select_ln340_29_fu_9060_p3 : select_ln388_29_fu_9068_p3);

assign select_ln340_354_fu_9164_p3 = ((or_ln340_381_fu_9142_p2[0:0] === 1'b1) ? select_ln340_30_fu_9148_p3 : select_ln388_30_fu_9156_p3);

assign select_ln340_355_fu_9252_p3 = ((or_ln340_382_fu_9230_p2[0:0] === 1'b1) ? select_ln340_31_fu_9236_p3 : select_ln388_31_fu_9244_p3);

assign select_ln340_3_fu_6772_p3 = ((xor_ln340_246_fu_6754_p2[0:0] === 1'b1) ? 14'd8191 : add_ln703_160_fu_6729_p2);

assign select_ln340_4_fu_6860_p3 = ((xor_ln340_247_fu_6842_p2[0:0] === 1'b1) ? 14'd8191 : add_ln703_161_fu_6817_p2);

assign select_ln340_5_fu_6948_p3 = ((xor_ln340_248_fu_6930_p2[0:0] === 1'b1) ? 14'd8191 : add_ln703_162_fu_6905_p2);

assign select_ln340_6_fu_7036_p3 = ((xor_ln340_249_fu_7018_p2[0:0] === 1'b1) ? 14'd8191 : add_ln703_163_fu_6993_p2);

assign select_ln340_7_fu_7124_p3 = ((xor_ln340_250_fu_7106_p2[0:0] === 1'b1) ? 14'd8191 : add_ln703_164_fu_7081_p2);

assign select_ln340_8_fu_7212_p3 = ((xor_ln340_251_fu_7194_p2[0:0] === 1'b1) ? 14'd8191 : add_ln703_165_fu_7169_p2);

assign select_ln340_9_fu_7300_p3 = ((xor_ln340_252_fu_7282_p2[0:0] === 1'b1) ? 14'd8191 : add_ln703_166_fu_7257_p2);

assign select_ln340_fu_6508_p3 = ((xor_ln340_243_fu_6490_p2[0:0] === 1'b1) ? 14'd8191 : add_ln703_fu_6465_p2);

assign select_ln388_10_fu_7396_p3 = ((and_ln786_267_fu_7364_p2[0:0] === 1'b1) ? 14'd8192 : add_ln703_167_fu_7345_p2);

assign select_ln388_11_fu_7484_p3 = ((and_ln786_268_fu_7452_p2[0:0] === 1'b1) ? 14'd8192 : add_ln703_168_fu_7433_p2);

assign select_ln388_12_fu_7572_p3 = ((and_ln786_269_fu_7540_p2[0:0] === 1'b1) ? 14'd8192 : add_ln703_169_fu_7521_p2);

assign select_ln388_13_fu_7660_p3 = ((and_ln786_270_fu_7628_p2[0:0] === 1'b1) ? 14'd8192 : add_ln703_170_fu_7609_p2);

assign select_ln388_14_fu_7748_p3 = ((and_ln786_271_fu_7716_p2[0:0] === 1'b1) ? 14'd8192 : add_ln703_171_fu_7697_p2);

assign select_ln388_15_fu_7836_p3 = ((and_ln786_272_fu_7804_p2[0:0] === 1'b1) ? 14'd8192 : add_ln703_172_fu_7785_p2);

assign select_ln388_16_fu_7924_p3 = ((and_ln786_273_fu_7892_p2[0:0] === 1'b1) ? 14'd8192 : add_ln703_173_fu_7873_p2);

assign select_ln388_17_fu_8012_p3 = ((and_ln786_274_fu_7980_p2[0:0] === 1'b1) ? 14'd8192 : add_ln703_174_fu_7961_p2);

assign select_ln388_18_fu_8100_p3 = ((and_ln786_275_fu_8068_p2[0:0] === 1'b1) ? 14'd8192 : add_ln703_175_fu_8049_p2);

assign select_ln388_19_fu_8188_p3 = ((and_ln786_276_fu_8156_p2[0:0] === 1'b1) ? 14'd8192 : add_ln703_176_fu_8137_p2);

assign select_ln388_1_fu_6604_p3 = ((and_ln786_258_fu_6572_p2[0:0] === 1'b1) ? 14'd8192 : add_ln703_158_fu_6553_p2);

assign select_ln388_20_fu_8276_p3 = ((and_ln786_277_fu_8244_p2[0:0] === 1'b1) ? 14'd8192 : add_ln703_177_fu_8225_p2);

assign select_ln388_21_fu_8364_p3 = ((and_ln786_278_fu_8332_p2[0:0] === 1'b1) ? 14'd8192 : add_ln703_178_fu_8313_p2);

assign select_ln388_22_fu_8452_p3 = ((and_ln786_279_fu_8420_p2[0:0] === 1'b1) ? 14'd8192 : add_ln703_179_fu_8401_p2);

assign select_ln388_23_fu_8540_p3 = ((and_ln786_280_fu_8508_p2[0:0] === 1'b1) ? 14'd8192 : add_ln703_180_fu_8489_p2);

assign select_ln388_24_fu_8628_p3 = ((and_ln786_281_fu_8596_p2[0:0] === 1'b1) ? 14'd8192 : add_ln703_181_fu_8577_p2);

assign select_ln388_25_fu_8716_p3 = ((and_ln786_282_fu_8684_p2[0:0] === 1'b1) ? 14'd8192 : add_ln703_182_fu_8665_p2);

assign select_ln388_26_fu_8804_p3 = ((and_ln786_283_fu_8772_p2[0:0] === 1'b1) ? 14'd8192 : add_ln703_183_fu_8753_p2);

assign select_ln388_27_fu_8892_p3 = ((and_ln786_284_fu_8860_p2[0:0] === 1'b1) ? 14'd8192 : add_ln703_184_fu_8841_p2);

assign select_ln388_28_fu_8980_p3 = ((and_ln786_285_fu_8948_p2[0:0] === 1'b1) ? 14'd8192 : add_ln703_185_fu_8929_p2);

assign select_ln388_29_fu_9068_p3 = ((and_ln786_286_fu_9036_p2[0:0] === 1'b1) ? 14'd8192 : add_ln703_186_fu_9017_p2);

assign select_ln388_2_fu_6692_p3 = ((and_ln786_259_fu_6660_p2[0:0] === 1'b1) ? 14'd8192 : add_ln703_159_fu_6641_p2);

assign select_ln388_30_fu_9156_p3 = ((and_ln786_287_fu_9124_p2[0:0] === 1'b1) ? 14'd8192 : add_ln703_187_fu_9105_p2);

assign select_ln388_31_fu_9244_p3 = ((and_ln786_288_fu_9212_p2[0:0] === 1'b1) ? 14'd8192 : add_ln703_188_fu_9193_p2);

assign select_ln388_3_fu_6780_p3 = ((and_ln786_260_fu_6748_p2[0:0] === 1'b1) ? 14'd8192 : add_ln703_160_fu_6729_p2);

assign select_ln388_4_fu_6868_p3 = ((and_ln786_261_fu_6836_p2[0:0] === 1'b1) ? 14'd8192 : add_ln703_161_fu_6817_p2);

assign select_ln388_5_fu_6956_p3 = ((and_ln786_262_fu_6924_p2[0:0] === 1'b1) ? 14'd8192 : add_ln703_162_fu_6905_p2);

assign select_ln388_6_fu_7044_p3 = ((and_ln786_263_fu_7012_p2[0:0] === 1'b1) ? 14'd8192 : add_ln703_163_fu_6993_p2);

assign select_ln388_7_fu_7132_p3 = ((and_ln786_264_fu_7100_p2[0:0] === 1'b1) ? 14'd8192 : add_ln703_164_fu_7081_p2);

assign select_ln388_8_fu_7220_p3 = ((and_ln786_265_fu_7188_p2[0:0] === 1'b1) ? 14'd8192 : add_ln703_165_fu_7169_p2);

assign select_ln388_9_fu_7308_p3 = ((and_ln786_266_fu_7276_p2[0:0] === 1'b1) ? 14'd8192 : add_ln703_166_fu_7257_p2);

assign select_ln388_fu_6516_p3 = ((and_ln786_fu_6484_p2[0:0] === 1'b1) ? 14'd8192 : add_ln703_fu_6465_p2);

assign select_ln477_fu_5805_p3 = ((icmp_ln500_fu_5791_p2[0:0] === 1'b1) ? 6'd49 : 6'd16);

assign select_ln500_2_fu_5934_p3 = ((icmp_ln500_reg_9260[0:0] === 1'b1) ? zext_ln510_1_fu_5916_p1 : or_ln513_1_fu_5928_p2);

assign select_ln500_fu_5797_p3 = ((icmp_ln500_fu_5791_p2[0:0] === 1'b1) ? 3'd7 : 3'd4);

assign select_ln505_1_fu_5941_p3 = ((icmp_ln506_fu_5897_p2[0:0] === 1'b1) ? select_ln500_2_fu_5934_p3 : row_2_fu_5837_p3);

assign select_ln505_2_fu_5961_p3 = ((icmp_ln506_fu_5897_p2[0:0] === 1'b1) ? icmp_ln538_7_fu_5955_p2 : icmp_ln538_fu_5844_p2);

assign select_ln505_3_fu_5975_p3 = ((icmp_ln506_fu_5897_p2[0:0] === 1'b1) ? icmp_ln538_8_fu_5969_p2 : icmp_ln538_1_fu_5850_p2);

assign select_ln505_4_fu_5989_p3 = ((icmp_ln506_fu_5897_p2[0:0] === 1'b1) ? icmp_ln538_9_fu_5983_p2 : icmp_ln538_2_fu_5856_p2);

assign select_ln505_5_fu_6003_p3 = ((icmp_ln506_fu_5897_p2[0:0] === 1'b1) ? icmp_ln538_10_fu_5997_p2 : icmp_ln538_3_fu_5862_p2);

assign select_ln505_6_fu_6017_p3 = ((icmp_ln506_fu_5897_p2[0:0] === 1'b1) ? icmp_ln538_11_fu_6011_p2 : icmp_ln538_4_fu_5868_p2);

assign select_ln505_7_fu_6031_p3 = ((icmp_ln506_fu_5897_p2[0:0] === 1'b1) ? icmp_ln538_12_fu_6025_p2 : icmp_ln538_5_fu_5874_p2);

assign select_ln505_8_fu_6045_p3 = ((icmp_ln506_fu_5897_p2[0:0] === 1'b1) ? icmp_ln538_13_fu_6039_p2 : icmp_ln538_6_fu_5880_p2);

assign select_ln505_9_fu_6053_p3 = ((icmp_ln506_fu_5897_p2[0:0] === 1'b1) ? row0_fu_5813_p2 : ap_phi_mux_row0_0_phi_fu_4528_p4);

assign select_ln505_fu_5902_p3 = ((icmp_ln506_fu_5897_p2[0:0] === 1'b1) ? 3'd0 : ap_phi_mux_col0_0_phi_fu_4539_p4);

assign select_ln538_1_fu_6266_p3 = ((select_ln505_3_reg_10111[0:0] === 1'b1) ? bottom_2_V_q0 : select_ln538_fu_6259_p3);

assign select_ln538_2_fu_6273_p3 = ((select_ln505_4_reg_10118[0:0] === 1'b1) ? bottom_3_V_q0 : select_ln538_1_fu_6266_p3);

assign select_ln538_3_fu_6280_p3 = ((select_ln505_5_reg_10125[0:0] === 1'b1) ? bottom_4_V_q0 : select_ln538_2_fu_6273_p3);

assign select_ln538_4_fu_6287_p3 = ((select_ln505_6_reg_10132[0:0] === 1'b1) ? bottom_5_V_q0 : select_ln538_3_fu_6280_p3);

assign select_ln538_5_fu_6294_p3 = ((select_ln505_7_reg_10139[0:0] === 1'b1) ? bottom_6_V_q0 : select_ln538_4_fu_6287_p3);

assign select_ln538_6_fu_6301_p3 = ((select_ln505_8_reg_10146[0:0] === 1'b1) ? bottom_7_V_q0 : select_ln538_5_fu_6294_p3);

assign select_ln538_fu_6259_p3 = ((select_ln505_2_reg_10104[0:0] === 1'b1) ? bottom_1_V_q0 : bottom_8_V_q0);

assign select_ln539_1_fu_6153_p3 = ((select_ln505_3_reg_10111[0:0] === 1'b1) ? bottom_2_V_q0 : select_ln539_fu_6146_p3);

assign select_ln539_2_fu_6160_p3 = ((select_ln505_4_reg_10118[0:0] === 1'b1) ? bottom_3_V_q0 : select_ln539_1_fu_6153_p3);

assign select_ln539_3_fu_6167_p3 = ((select_ln505_5_reg_10125[0:0] === 1'b1) ? bottom_4_V_q0 : select_ln539_2_fu_6160_p3);

assign select_ln539_4_fu_6174_p3 = ((select_ln505_6_reg_10132[0:0] === 1'b1) ? bottom_5_V_q0 : select_ln539_3_fu_6167_p3);

assign select_ln539_5_fu_6181_p3 = ((select_ln505_7_reg_10139[0:0] === 1'b1) ? bottom_6_V_q0 : select_ln539_4_fu_6174_p3);

assign select_ln539_6_fu_6188_p3 = ((select_ln505_8_reg_10146[0:0] === 1'b1) ? bottom_7_V_q0 : select_ln539_5_fu_6181_p3);

assign select_ln539_fu_6146_p3 = ((select_ln505_2_reg_10104[0:0] === 1'b1) ? bottom_1_V_q0 : bottom_8_V_q0);

assign select_ln540_1_fu_6315_p3 = ((select_ln505_3_reg_10111[0:0] === 1'b1) ? bottom_2_V_q1 : select_ln540_fu_6308_p3);

assign select_ln540_2_fu_6322_p3 = ((select_ln505_4_reg_10118[0:0] === 1'b1) ? bottom_3_V_q1 : select_ln540_1_fu_6315_p3);

assign select_ln540_3_fu_6329_p3 = ((select_ln505_5_reg_10125[0:0] === 1'b1) ? bottom_4_V_q1 : select_ln540_2_fu_6322_p3);

assign select_ln540_4_fu_6336_p3 = ((select_ln505_6_reg_10132[0:0] === 1'b1) ? bottom_5_V_q1 : select_ln540_3_fu_6329_p3);

assign select_ln540_5_fu_6343_p3 = ((select_ln505_7_reg_10139[0:0] === 1'b1) ? bottom_6_V_q1 : select_ln540_4_fu_6336_p3);

assign select_ln540_6_fu_6350_p3 = ((select_ln505_8_reg_10146[0:0] === 1'b1) ? bottom_7_V_q1 : select_ln540_5_fu_6343_p3);

assign select_ln540_fu_6308_p3 = ((select_ln505_2_reg_10104[0:0] === 1'b1) ? bottom_1_V_q1 : bottom_8_V_q1);

assign sext_ln532_fu_6114_p1 = $signed(add_ln532_fu_6108_p2);

assign sext_ln703_190_fu_6447_p0 = grp_relu_fu_5159_ap_return;

assign sext_ln703_190_fu_6447_p1 = sext_ln703_190_fu_6447_p0;

assign sext_ln703_191_fu_6532_p1 = top_1_V_load_reg_13111;

assign sext_ln703_192_fu_6535_p0 = grp_relu_fu_5167_ap_return;

assign sext_ln703_192_fu_6535_p1 = sext_ln703_192_fu_6535_p0;

assign sext_ln703_193_fu_6620_p1 = top_2_V_load_reg_13117;

assign sext_ln703_194_fu_6623_p0 = grp_relu_fu_5175_ap_return;

assign sext_ln703_194_fu_6623_p1 = sext_ln703_194_fu_6623_p0;

assign sext_ln703_195_fu_6708_p1 = top_3_V_load_reg_13123;

assign sext_ln703_196_fu_6711_p0 = grp_relu_fu_5183_ap_return;

assign sext_ln703_196_fu_6711_p1 = sext_ln703_196_fu_6711_p0;

assign sext_ln703_197_fu_6796_p1 = top_4_V_load_reg_13129;

assign sext_ln703_198_fu_6799_p0 = grp_relu_fu_5191_ap_return;

assign sext_ln703_198_fu_6799_p1 = sext_ln703_198_fu_6799_p0;

assign sext_ln703_199_fu_6884_p1 = top_5_V_load_reg_13135;

assign sext_ln703_200_fu_6887_p0 = grp_relu_fu_5199_ap_return;

assign sext_ln703_200_fu_6887_p1 = sext_ln703_200_fu_6887_p0;

assign sext_ln703_201_fu_6972_p1 = top_6_V_load_reg_13141;

assign sext_ln703_202_fu_6975_p0 = grp_relu_fu_5207_ap_return;

assign sext_ln703_202_fu_6975_p1 = sext_ln703_202_fu_6975_p0;

assign sext_ln703_203_fu_7060_p1 = top_7_V_load_reg_13217;

assign sext_ln703_204_fu_7063_p0 = grp_relu_fu_5159_ap_return;

assign sext_ln703_204_fu_7063_p1 = sext_ln703_204_fu_7063_p0;

assign sext_ln703_205_fu_7148_p1 = top_8_V_load_reg_13223;

assign sext_ln703_206_fu_7151_p0 = grp_relu_fu_5167_ap_return;

assign sext_ln703_206_fu_7151_p1 = sext_ln703_206_fu_7151_p0;

assign sext_ln703_207_fu_7236_p1 = top_9_V_load_reg_13229;

assign sext_ln703_208_fu_7239_p0 = grp_relu_fu_5175_ap_return;

assign sext_ln703_208_fu_7239_p1 = sext_ln703_208_fu_7239_p0;

assign sext_ln703_209_fu_7324_p1 = top_10_V_load_reg_13235;

assign sext_ln703_210_fu_7327_p0 = grp_relu_fu_5183_ap_return;

assign sext_ln703_210_fu_7327_p1 = sext_ln703_210_fu_7327_p0;

assign sext_ln703_211_fu_7412_p1 = top_11_V_load_reg_13241;

assign sext_ln703_212_fu_7415_p0 = grp_relu_fu_5191_ap_return;

assign sext_ln703_212_fu_7415_p1 = sext_ln703_212_fu_7415_p0;

assign sext_ln703_213_fu_7500_p1 = top_12_V_load_reg_13247;

assign sext_ln703_214_fu_7503_p0 = grp_relu_fu_5199_ap_return;

assign sext_ln703_214_fu_7503_p1 = sext_ln703_214_fu_7503_p0;

assign sext_ln703_215_fu_7588_p1 = top_13_V_load_reg_13253;

assign sext_ln703_216_fu_7591_p0 = grp_relu_fu_5207_ap_return;

assign sext_ln703_216_fu_7591_p1 = sext_ln703_216_fu_7591_p0;

assign sext_ln703_217_fu_7676_p1 = top_14_V_load_reg_13549;

assign sext_ln703_218_fu_7679_p0 = grp_relu_fu_5159_ap_return;

assign sext_ln703_218_fu_7679_p1 = sext_ln703_218_fu_7679_p0;

assign sext_ln703_219_fu_7764_p1 = top_15_V_load_reg_13555;

assign sext_ln703_220_fu_7767_p0 = grp_relu_fu_5167_ap_return;

assign sext_ln703_220_fu_7767_p1 = sext_ln703_220_fu_7767_p0;

assign sext_ln703_221_fu_7852_p1 = top_16_V_load_reg_13561;

assign sext_ln703_222_fu_7855_p0 = grp_relu_fu_5175_ap_return;

assign sext_ln703_222_fu_7855_p1 = sext_ln703_222_fu_7855_p0;

assign sext_ln703_223_fu_7940_p1 = top_17_V_load_reg_13567;

assign sext_ln703_224_fu_7943_p0 = grp_relu_fu_5183_ap_return;

assign sext_ln703_224_fu_7943_p1 = sext_ln703_224_fu_7943_p0;

assign sext_ln703_225_fu_8028_p1 = top_18_V_load_reg_13573;

assign sext_ln703_226_fu_8031_p0 = grp_relu_fu_5191_ap_return;

assign sext_ln703_226_fu_8031_p1 = sext_ln703_226_fu_8031_p0;

assign sext_ln703_227_fu_8116_p1 = top_19_V_load_reg_13579;

assign sext_ln703_228_fu_8119_p0 = grp_relu_fu_5199_ap_return;

assign sext_ln703_228_fu_8119_p1 = sext_ln703_228_fu_8119_p0;

assign sext_ln703_229_fu_8204_p1 = top_20_V_load_reg_13585;

assign sext_ln703_230_fu_8207_p0 = grp_relu_fu_5207_ap_return;

assign sext_ln703_230_fu_8207_p1 = sext_ln703_230_fu_8207_p0;

assign sext_ln703_231_fu_8292_p1 = top_21_V_load_reg_13646;

assign sext_ln703_232_fu_8295_p0 = grp_relu_fu_5159_ap_return;

assign sext_ln703_232_fu_8295_p1 = sext_ln703_232_fu_8295_p0;

assign sext_ln703_233_fu_8380_p1 = top_22_V_load_reg_13652;

assign sext_ln703_234_fu_8383_p0 = grp_relu_fu_5167_ap_return;

assign sext_ln703_234_fu_8383_p1 = sext_ln703_234_fu_8383_p0;

assign sext_ln703_235_fu_8468_p1 = top_23_V_load_reg_13658;

assign sext_ln703_236_fu_8471_p0 = grp_relu_fu_5175_ap_return;

assign sext_ln703_236_fu_8471_p1 = sext_ln703_236_fu_8471_p0;

assign sext_ln703_237_fu_8556_p1 = top_24_V_load_reg_13664;

assign sext_ln703_238_fu_8559_p0 = grp_relu_fu_5183_ap_return;

assign sext_ln703_238_fu_8559_p1 = sext_ln703_238_fu_8559_p0;

assign sext_ln703_239_fu_8644_p1 = top_25_V_load_reg_13670;

assign sext_ln703_240_fu_8647_p0 = grp_relu_fu_5191_ap_return;

assign sext_ln703_240_fu_8647_p1 = sext_ln703_240_fu_8647_p0;

assign sext_ln703_241_fu_8732_p1 = top_26_V_load_reg_13676;

assign sext_ln703_242_fu_8735_p0 = grp_relu_fu_5199_ap_return;

assign sext_ln703_242_fu_8735_p1 = sext_ln703_242_fu_8735_p0;

assign sext_ln703_243_fu_8820_p1 = top_27_V_load_reg_13682;

assign sext_ln703_244_fu_8823_p0 = grp_relu_fu_5207_ap_return;

assign sext_ln703_244_fu_8823_p1 = sext_ln703_244_fu_8823_p0;

assign sext_ln703_245_fu_8908_p1 = top_28_V_load_reg_13723;

assign sext_ln703_246_fu_8911_p0 = grp_relu_fu_5159_ap_return;

assign sext_ln703_246_fu_8911_p1 = sext_ln703_246_fu_8911_p0;

assign sext_ln703_247_fu_8996_p1 = top_29_V_load_reg_13729;

assign sext_ln703_248_fu_8999_p0 = grp_relu_fu_5167_ap_return;

assign sext_ln703_248_fu_8999_p1 = sext_ln703_248_fu_8999_p0;

assign sext_ln703_249_fu_9084_p1 = top_30_V_load_reg_13735;

assign sext_ln703_250_fu_9087_p0 = grp_relu_fu_5175_ap_return;

assign sext_ln703_250_fu_9087_p1 = sext_ln703_250_fu_9087_p0;

assign sext_ln703_251_fu_9172_p1 = top_31_V_load_reg_13741;

assign sext_ln703_252_fu_9175_p0 = grp_relu_fu_5183_ap_return;

assign sext_ln703_252_fu_9175_p1 = sext_ln703_252_fu_9175_p0;

assign sext_ln703_fu_6444_p1 = top_0_V_load_reg_13105;

assign shl_ln513_mid1_fu_5920_p3 = {{row0_fu_5813_p2}, {1'd0}};

assign shl_ln6_fu_6071_p3 = {{select_ln505_fu_5902_p3}, {1'd0}};

assign shl_ln_fu_5823_p3 = {{ap_phi_mux_row0_0_phi_fu_4528_p4}, {1'd0}};

assign tmp_12_fu_6407_p3 = {{select_ln505_1_reg_10086_pp0_iter2_reg}, {3'd0}};

assign tmp_773_fu_6457_p3 = add_ln1192_fu_6451_p2[32'd14];

assign tmp_774_fu_6470_p3 = add_ln703_fu_6465_p2[32'd13];

assign tmp_775_fu_6545_p3 = add_ln1192_160_fu_6539_p2[32'd14];

assign tmp_776_fu_6558_p3 = add_ln703_158_fu_6553_p2[32'd13];

assign tmp_777_fu_6633_p3 = add_ln1192_161_fu_6627_p2[32'd14];

assign tmp_778_fu_6646_p3 = add_ln703_159_fu_6641_p2[32'd13];

assign tmp_779_fu_6721_p3 = add_ln1192_162_fu_6715_p2[32'd14];

assign tmp_780_fu_6734_p3 = add_ln703_160_fu_6729_p2[32'd13];

assign tmp_781_fu_6809_p3 = add_ln1192_163_fu_6803_p2[32'd14];

assign tmp_782_fu_6822_p3 = add_ln703_161_fu_6817_p2[32'd13];

assign tmp_783_fu_6897_p3 = add_ln1192_164_fu_6891_p2[32'd14];

assign tmp_784_fu_6910_p3 = add_ln703_162_fu_6905_p2[32'd13];

assign tmp_785_fu_6985_p3 = add_ln1192_165_fu_6979_p2[32'd14];

assign tmp_786_fu_6998_p3 = add_ln703_163_fu_6993_p2[32'd13];

assign tmp_787_fu_7073_p3 = add_ln1192_166_fu_7067_p2[32'd14];

assign tmp_788_fu_7086_p3 = add_ln703_164_fu_7081_p2[32'd13];

assign tmp_789_fu_7161_p3 = add_ln1192_167_fu_7155_p2[32'd14];

assign tmp_790_fu_7174_p3 = add_ln703_165_fu_7169_p2[32'd13];

assign tmp_791_fu_7249_p3 = add_ln1192_168_fu_7243_p2[32'd14];

assign tmp_792_fu_7262_p3 = add_ln703_166_fu_7257_p2[32'd13];

assign tmp_793_fu_7337_p3 = add_ln1192_169_fu_7331_p2[32'd14];

assign tmp_794_fu_7350_p3 = add_ln703_167_fu_7345_p2[32'd13];

assign tmp_795_fu_7425_p3 = add_ln1192_170_fu_7419_p2[32'd14];

assign tmp_796_fu_7438_p3 = add_ln703_168_fu_7433_p2[32'd13];

assign tmp_797_fu_7513_p3 = add_ln1192_171_fu_7507_p2[32'd14];

assign tmp_798_fu_7526_p3 = add_ln703_169_fu_7521_p2[32'd13];

assign tmp_799_fu_7601_p3 = add_ln1192_172_fu_7595_p2[32'd14];

assign tmp_800_fu_7614_p3 = add_ln703_170_fu_7609_p2[32'd13];

assign tmp_801_fu_7689_p3 = add_ln1192_173_fu_7683_p2[32'd14];

assign tmp_802_fu_7702_p3 = add_ln703_171_fu_7697_p2[32'd13];

assign tmp_803_fu_7777_p3 = add_ln1192_174_fu_7771_p2[32'd14];

assign tmp_804_fu_7790_p3 = add_ln703_172_fu_7785_p2[32'd13];

assign tmp_805_fu_7865_p3 = add_ln1192_175_fu_7859_p2[32'd14];

assign tmp_806_fu_7878_p3 = add_ln703_173_fu_7873_p2[32'd13];

assign tmp_807_fu_7953_p3 = add_ln1192_176_fu_7947_p2[32'd14];

assign tmp_808_fu_7966_p3 = add_ln703_174_fu_7961_p2[32'd13];

assign tmp_809_fu_8041_p3 = add_ln1192_177_fu_8035_p2[32'd14];

assign tmp_810_fu_8054_p3 = add_ln703_175_fu_8049_p2[32'd13];

assign tmp_811_fu_8129_p3 = add_ln1192_178_fu_8123_p2[32'd14];

assign tmp_812_fu_8142_p3 = add_ln703_176_fu_8137_p2[32'd13];

assign tmp_813_fu_8217_p3 = add_ln1192_179_fu_8211_p2[32'd14];

assign tmp_814_fu_8230_p3 = add_ln703_177_fu_8225_p2[32'd13];

assign tmp_815_fu_8305_p3 = add_ln1192_180_fu_8299_p2[32'd14];

assign tmp_816_fu_8318_p3 = add_ln703_178_fu_8313_p2[32'd13];

assign tmp_817_fu_8393_p3 = add_ln1192_181_fu_8387_p2[32'd14];

assign tmp_818_fu_8406_p3 = add_ln703_179_fu_8401_p2[32'd13];

assign tmp_819_fu_8481_p3 = add_ln1192_182_fu_8475_p2[32'd14];

assign tmp_820_fu_8494_p3 = add_ln703_180_fu_8489_p2[32'd13];

assign tmp_821_fu_8569_p3 = add_ln1192_183_fu_8563_p2[32'd14];

assign tmp_822_fu_8582_p3 = add_ln703_181_fu_8577_p2[32'd13];

assign tmp_823_fu_8657_p3 = add_ln1192_184_fu_8651_p2[32'd14];

assign tmp_824_fu_8670_p3 = add_ln703_182_fu_8665_p2[32'd13];

assign tmp_825_fu_8745_p3 = add_ln1192_185_fu_8739_p2[32'd14];

assign tmp_826_fu_8758_p3 = add_ln703_183_fu_8753_p2[32'd13];

assign tmp_827_fu_8833_p3 = add_ln1192_186_fu_8827_p2[32'd14];

assign tmp_828_fu_8846_p3 = add_ln703_184_fu_8841_p2[32'd13];

assign tmp_829_fu_8921_p3 = add_ln1192_187_fu_8915_p2[32'd14];

assign tmp_830_fu_8934_p3 = add_ln703_185_fu_8929_p2[32'd13];

assign tmp_831_fu_9009_p3 = add_ln1192_188_fu_9003_p2[32'd14];

assign tmp_832_fu_9022_p3 = add_ln703_186_fu_9017_p2[32'd13];

assign tmp_833_fu_9097_p3 = add_ln1192_189_fu_9091_p2[32'd14];

assign tmp_834_fu_9110_p3 = add_ln703_187_fu_9105_p2[32'd13];

assign tmp_835_fu_9185_p3 = add_ln1192_190_fu_9179_p2[32'd14];

assign tmp_836_fu_9198_p3 = add_ln703_188_fu_9193_p2[32'd13];

assign top_0_V_d0 = select_ln340_324_reg_13514;

assign top_10_V_d0 = select_ln340_334_reg_13626;

assign top_11_V_d0 = select_ln340_335_reg_13631;

assign top_12_V_d0 = select_ln340_336_reg_13636;

assign top_13_V_d0 = select_ln340_337_reg_13641;

assign top_14_V_d0 = select_ln340_338_reg_13688;

assign top_15_V_d0 = select_ln340_339_reg_13693;

assign top_16_V_d0 = select_ln340_340_reg_13698;

assign top_17_V_d0 = select_ln340_341_reg_13703;

assign top_18_V_d0 = select_ln340_342_reg_13708;

assign top_19_V_d0 = select_ln340_343_reg_13713;

assign top_1_V_d0 = select_ln340_325_reg_13519;

assign top_20_V_d0 = select_ln340_344_reg_13718;

assign top_21_V_d0 = select_ln340_345_reg_13747;

assign top_22_V_d0 = select_ln340_346_reg_13752;

assign top_23_V_d0 = select_ln340_347_reg_13757;

assign top_24_V_d0 = select_ln340_348_reg_13762;

assign top_25_V_d0 = select_ln340_349_reg_13767;

assign top_26_V_d0 = select_ln340_350_reg_13772;

assign top_27_V_d0 = select_ln340_351_reg_13777;

assign top_28_V_address0 = top_28_V_addr_reg_13494;

assign top_28_V_d0 = select_ln340_352_reg_13782;

assign top_29_V_address0 = top_29_V_addr_reg_13499;

assign top_29_V_d0 = select_ln340_353_reg_13787;

assign top_2_V_d0 = select_ln340_326_reg_13524;

assign top_30_V_address0 = top_30_V_addr_reg_13504;

assign top_30_V_d0 = select_ln340_354_reg_13792;

assign top_31_V_address0 = top_31_V_addr_reg_13509;

assign top_31_V_d0 = select_ln340_355_reg_13797;

assign top_3_V_d0 = select_ln340_327_reg_13529;

assign top_4_V_d0 = select_ln340_328_reg_13534;

assign top_5_V_d0 = select_ln340_329_reg_13539;

assign top_6_V_d0 = select_ln340_330_reg_13544;

assign top_7_V_d0 = select_ln340_331_reg_13611;

assign top_8_V_d0 = select_ln340_332_reg_13616;

assign top_9_V_d0 = select_ln340_333_reg_13621;

assign trunc_ln500_fu_5787_p1 = stride[1:0];

assign xor_ln340_10_fu_7376_p2 = (tmp_793_fu_7337_p3 ^ 1'd1);

assign xor_ln340_11_fu_7464_p2 = (tmp_795_fu_7425_p3 ^ 1'd1);

assign xor_ln340_12_fu_7552_p2 = (tmp_797_fu_7513_p3 ^ 1'd1);

assign xor_ln340_13_fu_7640_p2 = (tmp_799_fu_7601_p3 ^ 1'd1);

assign xor_ln340_14_fu_7728_p2 = (tmp_801_fu_7689_p3 ^ 1'd1);

assign xor_ln340_15_fu_7816_p2 = (tmp_803_fu_7777_p3 ^ 1'd1);

assign xor_ln340_16_fu_7904_p2 = (tmp_805_fu_7865_p3 ^ 1'd1);

assign xor_ln340_17_fu_7992_p2 = (tmp_807_fu_7953_p3 ^ 1'd1);

assign xor_ln340_18_fu_8080_p2 = (tmp_809_fu_8041_p3 ^ 1'd1);

assign xor_ln340_19_fu_8168_p2 = (tmp_811_fu_8129_p3 ^ 1'd1);

assign xor_ln340_1_fu_6584_p2 = (tmp_775_fu_6545_p3 ^ 1'd1);

assign xor_ln340_20_fu_8256_p2 = (tmp_813_fu_8217_p3 ^ 1'd1);

assign xor_ln340_21_fu_8344_p2 = (tmp_815_fu_8305_p3 ^ 1'd1);

assign xor_ln340_22_fu_8432_p2 = (tmp_817_fu_8393_p3 ^ 1'd1);

assign xor_ln340_23_fu_8520_p2 = (tmp_819_fu_8481_p3 ^ 1'd1);

assign xor_ln340_243_fu_6490_p2 = (tmp_774_fu_6470_p3 ^ tmp_773_fu_6457_p3);

assign xor_ln340_244_fu_6578_p2 = (tmp_776_fu_6558_p3 ^ tmp_775_fu_6545_p3);

assign xor_ln340_245_fu_6666_p2 = (tmp_778_fu_6646_p3 ^ tmp_777_fu_6633_p3);

assign xor_ln340_246_fu_6754_p2 = (tmp_780_fu_6734_p3 ^ tmp_779_fu_6721_p3);

assign xor_ln340_247_fu_6842_p2 = (tmp_782_fu_6822_p3 ^ tmp_781_fu_6809_p3);

assign xor_ln340_248_fu_6930_p2 = (tmp_784_fu_6910_p3 ^ tmp_783_fu_6897_p3);

assign xor_ln340_249_fu_7018_p2 = (tmp_786_fu_6998_p3 ^ tmp_785_fu_6985_p3);

assign xor_ln340_24_fu_8608_p2 = (tmp_821_fu_8569_p3 ^ 1'd1);

assign xor_ln340_250_fu_7106_p2 = (tmp_788_fu_7086_p3 ^ tmp_787_fu_7073_p3);

assign xor_ln340_251_fu_7194_p2 = (tmp_790_fu_7174_p3 ^ tmp_789_fu_7161_p3);

assign xor_ln340_252_fu_7282_p2 = (tmp_792_fu_7262_p3 ^ tmp_791_fu_7249_p3);

assign xor_ln340_253_fu_7370_p2 = (tmp_794_fu_7350_p3 ^ tmp_793_fu_7337_p3);

assign xor_ln340_254_fu_7458_p2 = (tmp_796_fu_7438_p3 ^ tmp_795_fu_7425_p3);

assign xor_ln340_255_fu_7546_p2 = (tmp_798_fu_7526_p3 ^ tmp_797_fu_7513_p3);

assign xor_ln340_256_fu_7634_p2 = (tmp_800_fu_7614_p3 ^ tmp_799_fu_7601_p3);

assign xor_ln340_257_fu_7722_p2 = (tmp_802_fu_7702_p3 ^ tmp_801_fu_7689_p3);

assign xor_ln340_258_fu_7810_p2 = (tmp_804_fu_7790_p3 ^ tmp_803_fu_7777_p3);

assign xor_ln340_259_fu_7898_p2 = (tmp_806_fu_7878_p3 ^ tmp_805_fu_7865_p3);

assign xor_ln340_25_fu_8696_p2 = (tmp_823_fu_8657_p3 ^ 1'd1);

assign xor_ln340_260_fu_7986_p2 = (tmp_808_fu_7966_p3 ^ tmp_807_fu_7953_p3);

assign xor_ln340_261_fu_8074_p2 = (tmp_810_fu_8054_p3 ^ tmp_809_fu_8041_p3);

assign xor_ln340_262_fu_8162_p2 = (tmp_812_fu_8142_p3 ^ tmp_811_fu_8129_p3);

assign xor_ln340_263_fu_8250_p2 = (tmp_814_fu_8230_p3 ^ tmp_813_fu_8217_p3);

assign xor_ln340_264_fu_8338_p2 = (tmp_816_fu_8318_p3 ^ tmp_815_fu_8305_p3);

assign xor_ln340_265_fu_8426_p2 = (tmp_818_fu_8406_p3 ^ tmp_817_fu_8393_p3);

assign xor_ln340_266_fu_8514_p2 = (tmp_820_fu_8494_p3 ^ tmp_819_fu_8481_p3);

assign xor_ln340_267_fu_8602_p2 = (tmp_822_fu_8582_p3 ^ tmp_821_fu_8569_p3);

assign xor_ln340_268_fu_8690_p2 = (tmp_824_fu_8670_p3 ^ tmp_823_fu_8657_p3);

assign xor_ln340_269_fu_8778_p2 = (tmp_826_fu_8758_p3 ^ tmp_825_fu_8745_p3);

assign xor_ln340_26_fu_8784_p2 = (tmp_825_fu_8745_p3 ^ 1'd1);

assign xor_ln340_270_fu_8866_p2 = (tmp_828_fu_8846_p3 ^ tmp_827_fu_8833_p3);

assign xor_ln340_271_fu_8954_p2 = (tmp_830_fu_8934_p3 ^ tmp_829_fu_8921_p3);

assign xor_ln340_272_fu_9042_p2 = (tmp_832_fu_9022_p3 ^ tmp_831_fu_9009_p3);

assign xor_ln340_273_fu_9130_p2 = (tmp_834_fu_9110_p3 ^ tmp_833_fu_9097_p3);

assign xor_ln340_274_fu_9218_p2 = (tmp_836_fu_9198_p3 ^ tmp_835_fu_9185_p3);

assign xor_ln340_27_fu_8872_p2 = (tmp_827_fu_8833_p3 ^ 1'd1);

assign xor_ln340_28_fu_8960_p2 = (tmp_829_fu_8921_p3 ^ 1'd1);

assign xor_ln340_29_fu_9048_p2 = (tmp_831_fu_9009_p3 ^ 1'd1);

assign xor_ln340_2_fu_6672_p2 = (tmp_777_fu_6633_p3 ^ 1'd1);

assign xor_ln340_30_fu_9136_p2 = (tmp_833_fu_9097_p3 ^ 1'd1);

assign xor_ln340_31_fu_9224_p2 = (tmp_835_fu_9185_p3 ^ 1'd1);

assign xor_ln340_3_fu_6760_p2 = (tmp_779_fu_6721_p3 ^ 1'd1);

assign xor_ln340_4_fu_6848_p2 = (tmp_781_fu_6809_p3 ^ 1'd1);

assign xor_ln340_5_fu_6936_p2 = (tmp_783_fu_6897_p3 ^ 1'd1);

assign xor_ln340_6_fu_7024_p2 = (tmp_785_fu_6985_p3 ^ 1'd1);

assign xor_ln340_7_fu_7112_p2 = (tmp_787_fu_7073_p3 ^ 1'd1);

assign xor_ln340_8_fu_7200_p2 = (tmp_789_fu_7161_p3 ^ 1'd1);

assign xor_ln340_9_fu_7288_p2 = (tmp_791_fu_7249_p3 ^ 1'd1);

assign xor_ln340_fu_6496_p2 = (tmp_773_fu_6457_p3 ^ 1'd1);

assign xor_ln786_10_fu_7358_p2 = (tmp_794_fu_7350_p3 ^ 1'd1);

assign xor_ln786_11_fu_7446_p2 = (tmp_796_fu_7438_p3 ^ 1'd1);

assign xor_ln786_12_fu_7534_p2 = (tmp_798_fu_7526_p3 ^ 1'd1);

assign xor_ln786_13_fu_7622_p2 = (tmp_800_fu_7614_p3 ^ 1'd1);

assign xor_ln786_14_fu_7710_p2 = (tmp_802_fu_7702_p3 ^ 1'd1);

assign xor_ln786_15_fu_7798_p2 = (tmp_804_fu_7790_p3 ^ 1'd1);

assign xor_ln786_16_fu_7886_p2 = (tmp_806_fu_7878_p3 ^ 1'd1);

assign xor_ln786_17_fu_7974_p2 = (tmp_808_fu_7966_p3 ^ 1'd1);

assign xor_ln786_18_fu_8062_p2 = (tmp_810_fu_8054_p3 ^ 1'd1);

assign xor_ln786_19_fu_8150_p2 = (tmp_812_fu_8142_p3 ^ 1'd1);

assign xor_ln786_1_fu_6566_p2 = (tmp_776_fu_6558_p3 ^ 1'd1);

assign xor_ln786_20_fu_8238_p2 = (tmp_814_fu_8230_p3 ^ 1'd1);

assign xor_ln786_21_fu_8326_p2 = (tmp_816_fu_8318_p3 ^ 1'd1);

assign xor_ln786_22_fu_8414_p2 = (tmp_818_fu_8406_p3 ^ 1'd1);

assign xor_ln786_23_fu_8502_p2 = (tmp_820_fu_8494_p3 ^ 1'd1);

assign xor_ln786_24_fu_8590_p2 = (tmp_822_fu_8582_p3 ^ 1'd1);

assign xor_ln786_25_fu_8678_p2 = (tmp_824_fu_8670_p3 ^ 1'd1);

assign xor_ln786_26_fu_8766_p2 = (tmp_826_fu_8758_p3 ^ 1'd1);

assign xor_ln786_27_fu_8854_p2 = (tmp_828_fu_8846_p3 ^ 1'd1);

assign xor_ln786_28_fu_8942_p2 = (tmp_830_fu_8934_p3 ^ 1'd1);

assign xor_ln786_29_fu_9030_p2 = (tmp_832_fu_9022_p3 ^ 1'd1);

assign xor_ln786_2_fu_6654_p2 = (tmp_778_fu_6646_p3 ^ 1'd1);

assign xor_ln786_30_fu_9118_p2 = (tmp_834_fu_9110_p3 ^ 1'd1);

assign xor_ln786_31_fu_9206_p2 = (tmp_836_fu_9198_p3 ^ 1'd1);

assign xor_ln786_3_fu_6742_p2 = (tmp_780_fu_6734_p3 ^ 1'd1);

assign xor_ln786_4_fu_6830_p2 = (tmp_782_fu_6822_p3 ^ 1'd1);

assign xor_ln786_5_fu_6918_p2 = (tmp_784_fu_6910_p3 ^ 1'd1);

assign xor_ln786_6_fu_7006_p2 = (tmp_786_fu_6998_p3 ^ 1'd1);

assign xor_ln786_7_fu_7094_p2 = (tmp_788_fu_7086_p3 ^ 1'd1);

assign xor_ln786_8_fu_7182_p2 = (tmp_790_fu_7174_p3 ^ 1'd1);

assign xor_ln786_9_fu_7270_p2 = (tmp_792_fu_7262_p3 ^ 1'd1);

assign xor_ln786_fu_6478_p2 = (tmp_774_fu_6470_p3 ^ 1'd1);

assign zext_ln500_fu_6105_p1 = col_2_reg_10163;

assign zext_ln510_1_fu_5916_p1 = add_ln510_fu_5910_p2;

assign zext_ln510_fu_5819_p1 = row0_fu_5813_p2;

assign zext_ln511_fu_6067_p1 = col_fu_6061_p2;

assign zext_ln531_1_fu_6404_p1 = select_ln505_1_reg_10086_pp0_iter2_reg;

assign zext_ln531_2_fu_6414_p1 = tmp_12_fu_6407_p3;

assign zext_ln531_3_fu_6424_p1 = col_2_reg_10163_pp0_iter2_reg;

assign zext_ln531_4_fu_6433_p1 = add_ln531_1_fu_6427_p2;

assign zext_ln531_fu_6092_p1 = col_2_fu_6085_p3;

assign zext_ln534_fu_6133_p1 = add_ln534_fu_6127_p2;

always @ (posedge ap_clk) begin
    select_ln500_reg_9267[2] <= 1'b1;
    select_ln477_reg_10072[4:1] <= 4'b1000;
    zext_ln531_4_reg_12971[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
end

endmodule //pgconv64_1bit
