Protel Design System Design Rule Check
PCB File : C:\Users\Nevius\Documents\GitHub\Radiation-Detector\PCB\RadiationDetector\RadiationDetector.PcbDoc
Date     : 16/08/2025
Time     : 14:33:22

Processing Rule : Clearance Constraint (Gap=6mil) (WithinRoom('FTDI') or WithinRoom('OPAMP') or WithinRoom('OPAMP2') or WithinRoom('SmallFootprint') or WithinRoom('USBC1') or WithinRoom('USBC2')),(All)
Rule Violations :0

Processing Rule : Clearance Constraint (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Clearance Constraint (Gap=8mil) (InDifferentialPairClass('DIFF90')),(All)
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=7.874mil) (Max=100mil) (Preferred=60mil) (All)
Rule Violations :0

Processing Rule : Routing Topology Rule(Topology=Shortest) (All)
Rule Violations :0

Processing Rule : Routing Layers(All)
Rule Violations :0

Processing Rule : Routing Via (MinHoleWidth=12mil) (MaxHoleWidth=12mil) (PreferredHoleWidth=12mil) (MinWidth=24mil) (MaxWidth=24mil) (PreferedWidth=24mil) (All)
Rule Violations :0

Processing Rule : Differential Pairs Uncoupled Length using the Gap Constraints (Min=8mil) (Max=8.1mil) (Prefered=8mil)  and Width Constraints (Min=5.1mil) (Max=6.23mil) (Prefered=6.03mil) (InDifferentialPairClass('DIFF90'))
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Direct Connect )(Expansion=20mil) (Conductor Width=10mil) (Air Gap=10mil) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=1mil) (Max=100mil) (All)
Rule Violations :0

Processing Rule : Pads and Vias to follow the Drill pairs settings
Rule Violations :0

Processing Rule : Hole To Hole Clearance (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=10mil) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (7.024mil < 10mil) Between Pad C10-1(838.583mil,1114.173mil) on L1 And Pad C10-2(838.583mil,1148.819mil) on L1 [Top Solder] Mask Sliver [7.024mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.024mil < 10mil) Between Pad C1-1(2092.126mil,1311.024mil) on L1 And Pad C1-2(2057.48mil,1311.024mil) on L1 [Top Solder] Mask Sliver [7.024mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.024mil < 10mil) Between Pad C11-1(354.331mil,415.748mil) on L1 And Pad C11-2(354.331mil,450.394mil) on L1 [Top Solder] Mask Sliver [7.024mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.024mil < 10mil) Between Pad C12-1(1922.835mil,3015.748mil) on L1 And Pad C12-2(1888.189mil,3015.748mil) on L1 [Top Solder] Mask Sliver [7.024mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.024mil < 10mil) Between Pad C13-1(2228.347mil,2496.063mil) on L1 And Pad C13-2(2228.347mil,2461.417mil) on L1 [Top Solder] Mask Sliver [7.024mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.024mil < 10mil) Between Pad C14-1(1820.472mil,1755.906mil) on L1 And Pad C14-2(1785.827mil,1755.906mil) on L1 [Top Solder] Mask Sliver [7.024mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.024mil < 10mil) Between Pad C15-1(659.055mil,4133.858mil) on L1 And Pad C15-2(624.409mil,4133.858mil) on L1 [Top Solder] Mask Sliver [7.024mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.024mil < 10mil) Between Pad C16-1(659.055mil,4082.677mil) on L1 And Pad C16-2(624.409mil,4082.677mil) on L1 [Top Solder] Mask Sliver [7.024mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.024mil < 10mil) Between Pad C17-1(566.929mil,1238.583mil) on L1 And Pad C17-2(566.929mil,1273.228mil) on L1 [Top Solder] Mask Sliver [7.024mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.024mil < 10mil) Between Pad C18-1(842.52mil,1490.551mil) on L1 And Pad C18-2(842.52mil,1525.197mil) on L1 [Top Solder] Mask Sliver [7.024mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.024mil < 10mil) Between Pad C2-1(2399.213mil,1311.024mil) on L1 And Pad C2-2(2364.567mil,1311.024mil) on L1 [Top Solder] Mask Sliver [7.024mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.024mil < 10mil) Between Pad C22-1(1255.906mil,1459.055mil) on L1 And Pad C22-2(1255.906mil,1493.701mil) on L1 [Top Solder] Mask Sliver [7.024mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.024mil < 10mil) Between Pad C24-1(281.102mil,2106.299mil) on L1 And Pad C24-2(246.457mil,2106.299mil) on L1 [Top Solder] Mask Sliver [7.024mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.024mil < 10mil) Between Pad C25-1(281.102mil,2161.417mil) on L1 And Pad C25-2(246.457mil,2161.417mil) on L1 [Top Solder] Mask Sliver [7.024mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.024mil < 10mil) Between Pad C29-1(677.165mil,3955.118mil) on L1 And Pad C29-2(677.165mil,3989.764mil) on L1 [Top Solder] Mask Sliver [7.024mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.939mil < 10mil) Between Pad C30-1(1046.453mil,3868.11mil) on L1 And Pad C30-5(1111.027mil,3868.11mil) on L1 [Top Solder] Mask Sliver [6.939mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.572mil < 10mil) Between Pad C30-2(1046.453mil,3842.52mil) on L1 And Via (996.063mil,3842.52mil) from L1 to L4 [Top Solder] Mask Sliver [7.572mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.939mil < 10mil) Between Pad C30-3(1046.453mil,3816.929mil) on L1 And Pad C30-4(1111.027mil,3816.929mil) on L1 [Top Solder] Mask Sliver [6.939mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.024mil < 10mil) Between Pad C3-1(2393.701mil,1181.102mil) on L1 And Pad C3-2(2359.055mil,1181.102mil) on L1 [Top Solder] Mask Sliver [7.024mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.835mil < 10mil) Between Pad C3-1(2393.701mil,1181.102mil) on L1 And Via (2393.701mil,1145.669mil) from L1 to L4 [Top Solder] Mask Sliver [6.835mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.024mil < 10mil) Between Pad C4-1(2481.89mil,1153.543mil) on L1 And Pad C4-2(2447.244mil,1153.543mil) on L1 [Top Solder] Mask Sliver [7.024mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.024mil < 10mil) Between Pad C5-1(2481.89mil,1200.787mil) on L1 And Pad C5-2(2447.244mil,1200.787mil) on L1 [Top Solder] Mask Sliver [7.024mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.024mil < 10mil) Between Pad C6-1(354.331mil,927.559mil) on L1 And Pad C6-2(354.331mil,962.205mil) on L1 [Top Solder] Mask Sliver [7.024mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.024mil < 10mil) Between Pad C7-1(993.701mil,1055.118mil) on L1 And Pad C7-2(959.055mil,1055.118mil) on L1 [Top Solder] Mask Sliver [7.024mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.024mil < 10mil) Between Pad C8-1(992.126mil,1003.937mil) on L1 And Pad C8-2(957.48mil,1003.937mil) on L1 [Top Solder] Mask Sliver [7.024mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.835mil < 10mil) Between Pad C8-1(992.126mil,1003.937mil) on L1 And Via (988.189mil,968.504mil) from L1 to L4 [Top Solder] Mask Sliver [6.835mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.024mil < 10mil) Between Pad C9-1(1149.606mil,1196.85mil) on L1 And Pad C9-2(1149.606mil,1231.496mil) on L1 [Top Solder] Mask Sliver [7.024mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.685mil < 10mil) Between Pad D2-1(480.315mil,964.567mil) on L1 And Via (507.874mil,964.567mil) from L1 to L4 [Top Solder] Mask Sliver [3.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.635mil < 10mil) Between Pad D2-2(425.197mil,964.567mil) on L1 And Via (397.638mil,948.819mil) from L1 to L4 [Top Solder] Mask Sliver [4.635mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.335mil < 10mil) Between Pad D2-2(425.197mil,964.567mil) on L1 And Via (409.156mil,988.482mil) from L1 to L4 [Top Solder] Mask Sliver [1.335mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.685mil < 10mil) Between Pad D3-1(480.315mil,1125.984mil) on L1 And Via (507.874mil,1122.047mil) from L1 to L4 [Top Solder] Mask Sliver [3.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.406mil < 10mil) Between Pad D3-2(425.197mil,1125.984mil) on L1 And Via (393.701mil,1141.732mil) from L1 to L4 [Top Solder] Mask Sliver [8.406mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.791mil < 10mil) Between Pad D3-2(425.197mil,1125.984mil) on L1 And Via (437.008mil,1098.425mil) from L1 to L4 [Top Solder] Mask Sliver [3.791mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.622mil < 10mil) Between Pad D4-1(480.315mil,1043.307mil) on L1 And Via (511.811mil,1043.307mil) from L1 to L4 [Top Solder] Mask Sliver [7.622mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.791mil < 10mil) Between Pad D4-2(425.197mil,1043.307mil) on L1 And Via (413.386mil,1070.866mil) from L1 to L4 [Top Solder] Mask Sliver [3.791mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.685mil < 10mil) Between Pad D6-1(460.63mil,472.441mil) on L1 And Via (488.189mil,472.441mil) from L1 to L4 [Top Solder] Mask Sliver [3.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.307mil < 10mil) Between Pad D6-2(405.512mil,472.441mil) on L1 And Via (397.638mil,503.622mil) from L1 to L4 [Top Solder] Mask Sliver [7.307mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.379mil < 10mil) Between Pad D7-1(460.63mil,590.551mil) on L1 And Via (488.883mil,590.385mil) from L1 to L4 [Top Solder] Mask Sliver [4.379mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.709mil < 10mil) Between Pad D7-2(405.512mil,590.551mil) on L1 And Via (393.701mil,622.047mil) from L1 to L4 [Top Solder] Mask Sliver [7.709mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4mil < 10mil) Between Pad D8-2(405.512mil,531.496mil) on L1 And Via (397.638mil,503.622mil) from L1 to L4 [Top Solder] Mask Sliver [4mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.874mil < 10mil) Between Pad G1-A1B12(252.953mil,1188.976mil) on L1 And Pad G1-A4B9(252.953mil,1157.48mil) on L1 [Top Solder] Mask Sliver [7.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.874mil < 10mil) Between Pad G1-A4B9(252.953mil,1157.48mil) on L1 And Pad G1-B8(252.953mil,1131.89mil) on L1 [Top Solder] Mask Sliver [7.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.874mil < 10mil) Between Pad G1-A5(252.953mil,1112.205mil) on L1 And Pad G1-B7(252.953mil,1092.52mil) on L1 [Top Solder] Mask Sliver [7.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.874mil < 10mil) Between Pad G1-A5(252.953mil,1112.205mil) on L1 And Pad G1-B8(252.953mil,1131.89mil) on L1 [Top Solder] Mask Sliver [7.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.874mil < 10mil) Between Pad G1-A6(252.953mil,1072.835mil) on L1 And Pad G1-A7(252.953mil,1053.15mil) on L1 [Top Solder] Mask Sliver [7.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.874mil < 10mil) Between Pad G1-A6(252.953mil,1072.835mil) on L1 And Pad G1-B7(252.953mil,1092.52mil) on L1 [Top Solder] Mask Sliver [7.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.874mil < 10mil) Between Pad G1-A7(252.953mil,1053.15mil) on L1 And Pad G1-B6(252.953mil,1033.465mil) on L1 [Top Solder] Mask Sliver [7.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.874mil < 10mil) Between Pad G1-A8(252.953mil,1013.779mil) on L1 And Pad G1-B5(252.953mil,994.095mil) on L1 [Top Solder] Mask Sliver [7.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.874mil < 10mil) Between Pad G1-A8(252.953mil,1013.779mil) on L1 And Pad G1-B6(252.953mil,1033.465mil) on L1 [Top Solder] Mask Sliver [7.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.874mil < 10mil) Between Pad G1-B1A12(252.953mil,937.008mil) on L1 And Pad G1-B4A9(252.953mil,968.504mil) on L1 [Top Solder] Mask Sliver [7.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.874mil < 10mil) Between Pad G1-B4A9(252.953mil,968.504mil) on L1 And Pad G1-B5(252.953mil,994.095mil) on L1 [Top Solder] Mask Sliver [7.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.874mil < 10mil) Between Pad G2-A1B12(252.953mil,677.165mil) on L1 And Pad G2-A4B9(252.953mil,645.669mil) on L1 [Top Solder] Mask Sliver [7.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.874mil < 10mil) Between Pad G2-A4B9(252.953mil,645.669mil) on L1 And Pad G2-B8(252.953mil,620.079mil) on L1 [Top Solder] Mask Sliver [7.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.874mil < 10mil) Between Pad G2-A5(252.953mil,600.394mil) on L1 And Pad G2-B7(252.953mil,580.709mil) on L1 [Top Solder] Mask Sliver [7.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.874mil < 10mil) Between Pad G2-A5(252.953mil,600.394mil) on L1 And Pad G2-B8(252.953mil,620.079mil) on L1 [Top Solder] Mask Sliver [7.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.874mil < 10mil) Between Pad G2-A6(252.953mil,561.024mil) on L1 And Pad G2-A7(252.953mil,541.339mil) on L1 [Top Solder] Mask Sliver [7.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.874mil < 10mil) Between Pad G2-A6(252.953mil,561.024mil) on L1 And Pad G2-B7(252.953mil,580.709mil) on L1 [Top Solder] Mask Sliver [7.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.874mil < 10mil) Between Pad G2-A7(252.953mil,541.339mil) on L1 And Pad G2-B6(252.953mil,521.654mil) on L1 [Top Solder] Mask Sliver [7.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.874mil < 10mil) Between Pad G2-A8(252.953mil,501.969mil) on L1 And Pad G2-B5(252.953mil,482.284mil) on L1 [Top Solder] Mask Sliver [7.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.874mil < 10mil) Between Pad G2-A8(252.953mil,501.969mil) on L1 And Pad G2-B6(252.953mil,521.654mil) on L1 [Top Solder] Mask Sliver [7.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.874mil < 10mil) Between Pad G2-B1A12(252.953mil,425.197mil) on L1 And Pad G2-B4A9(252.953mil,456.693mil) on L1 [Top Solder] Mask Sliver [7.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.874mil < 10mil) Between Pad G2-B4A9(252.953mil,456.693mil) on L1 And Pad G2-B5(252.953mil,482.284mil) on L1 [Top Solder] Mask Sliver [7.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.265mil < 10mil) Between Pad Q1-2(1289.349mil,1116.142mil) on L1 And Via (1287.402mil,1145.669mil) from L1 to L4 [Top Solder] Mask Sliver [4.265mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.756mil < 10mil) Between Pad R10-1(354.331mil,1124.724mil) on L1 And Pad R10-2(354.331mil,1158.74mil) on L1 [Top Solder] Mask Sliver [8.756mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.756mil < 10mil) Between Pad R1-1(1455.433mil,1153.543mil) on L1 And Pad R1-2(1489.449mil,1153.543mil) on L1 [Top Solder] Mask Sliver [8.756mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.756mil < 10mil) Between Pad R11-1(1045.984mil,1055.118mil) on L1 And Pad R11-2(1080mil,1055.118mil) on L1 [Top Solder] Mask Sliver [8.756mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.756mil < 10mil) Between Pad R12-1(359.528mil,503.937mil) on L1 And Pad R12-2(325.512mil,503.937mil) on L1 [Top Solder] Mask Sliver [8.756mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.756mil < 10mil) Between Pad R13-1(354.331mil,612.913mil) on L1 And Pad R13-2(354.331mil,646.929mil) on L1 [Top Solder] Mask Sliver [8.756mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.756mil < 10mil) Between Pad R15-1(2065.669mil,2200.787mil) on L1 And Pad R15-2(2099.685mil,2200.787mil) on L1 [Top Solder] Mask Sliver [8.756mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.756mil < 10mil) Between Pad R16-1(2069.606mil,3015.748mil) on L1 And Pad R16-2(2103.622mil,3015.748mil) on L1 [Top Solder] Mask Sliver [8.756mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.756mil < 10mil) Between Pad R17-1(1866.142mil,1967.244mil) on L1 And Pad R17-2(1866.142mil,2001.26mil) on L1 [Top Solder] Mask Sliver [8.756mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.756mil < 10mil) Between Pad R18-1(2228.346mil,2368.819mil) on L1 And Pad R18-2(2228.346mil,2402.835mil) on L1 [Top Solder] Mask Sliver [8.756mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.756mil < 10mil) Between Pad R19-1(2280.787mil,2027.559mil) on L1 And Pad R19-2(2246.772mil,2027.559mil) on L1 [Top Solder] Mask Sliver [8.756mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.756mil < 10mil) Between Pad R2-1(2358.268mil,1232.284mil) on L1 And Pad R2-2(2392.284mil,1232.284mil) on L1 [Top Solder] Mask Sliver [8.756mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.756mil < 10mil) Between Pad R21-1(1866.142mil,1872.756mil) on L1 And Pad R21-2(1866.142mil,1906.772mil) on L1 [Top Solder] Mask Sliver [8.756mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.756mil < 10mil) Between Pad R22-1(670.551mil,1271.653mil) on L1 And Pad R22-2(636.535mil,1271.653mil) on L1 [Top Solder] Mask Sliver [8.756mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.756mil < 10mil) Between Pad R23-1(566.929mil,1450.079mil) on L1 And Pad R23-2(566.929mil,1416.063mil) on L1 [Top Solder] Mask Sliver [8.756mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.756mil < 10mil) Between Pad R24-1(205.984mil,1870.079mil) on L1 And Pad R24-2(171.969mil,1870.079mil) on L1 [Top Solder] Mask Sliver [8.756mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.756mil < 10mil) Between Pad R25-1(205.984mil,1814.961mil) on L1 And Pad R25-2(171.969mil,1814.961mil) on L1 [Top Solder] Mask Sliver [8.756mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.756mil < 10mil) Between Pad R26-1(1196.85mil,1545.984mil) on L1 And Pad R26-2(1196.85mil,1580mil) on L1 [Top Solder] Mask Sliver [8.756mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.756mil < 10mil) Between Pad R27-1(1196.85mil,1493.386mil) on L1 And Pad R27-2(1196.85mil,1459.37mil) on L1 [Top Solder] Mask Sliver [8.756mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.756mil < 10mil) Between Pad R28-1(284.724mil,2366.142mil) on L1 And Pad R28-2(250.709mil,2366.142mil) on L1 [Top Solder] Mask Sliver [8.756mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.756mil < 10mil) Between Pad R29-1(255.905mil,3479.055mil) on L1 And Pad R29-2(255.905mil,3513.071mil) on L1 [Top Solder] Mask Sliver [8.756mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.756mil < 10mil) Between Pad R30-1(177.165mil,3605.039mil) on L1 And Pad R30-2(177.165mil,3639.055mil) on L1 [Top Solder] Mask Sliver [8.756mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.756mil < 10mil) Between Pad R3-1(1124.724mil,1133.858mil) on L1 And Pad R3-2(1158.74mil,1133.858mil) on L1 [Top Solder] Mask Sliver [8.756mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.756mil < 10mil) Between Pad R32-1(543.307mil,2388.347mil) on L1 And Pad R32-2(543.307mil,2354.331mil) on L1 [Top Solder] Mask Sliver [8.756mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.756mil < 10mil) Between Pad R35-1(968.504mil,3257.165mil) on L1 And Pad R35-2(968.504mil,3223.15mil) on L1 [Top Solder] Mask Sliver [8.756mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.756mil < 10mil) Between Pad R36-1(625.984mil,3955.433mil) on L1 And Pad R36-2(625.984mil,3989.449mil) on L1 [Top Solder] Mask Sliver [8.756mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.756mil < 10mil) Between Pad R37-1(744.095mil,3989.449mil) on L1 And Pad R37-2(744.095mil,3955.433mil) on L1 [Top Solder] Mask Sliver [8.756mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.756mil < 10mil) Between Pad R38-1(744.095mil,4076.063mil) on L1 And Pad R38-2(744.095mil,4042.047mil) on L1 [Top Solder] Mask Sliver [8.756mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.756mil < 10mil) Between Pad R39-1(94.488mil,1817.48mil) on L1 And Pad R39-2(94.488mil,1783.465mil) on L1 [Top Solder] Mask Sliver [8.756mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.756mil < 10mil) Between Pad R4-1(1232.284mil,1100.945mil) on L1 And Pad R4-2(1232.284mil,1066.929mil) on L1 [Top Solder] Mask Sliver [8.756mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.756mil < 10mil) Between Pad R5-1(1455.433mil,1015.748mil) on L1 And Pad R5-2(1489.449mil,1015.748mil) on L1 [Top Solder] Mask Sliver [8.756mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.756mil < 10mil) Between Pad R6-1(742.835mil,1153.543mil) on L1 And Pad R6-2(776.85mil,1153.543mil) on L1 [Top Solder] Mask Sliver [8.756mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.756mil < 10mil) Between Pad R7-1(742.835mil,1212.598mil) on L1 And Pad R7-2(776.85mil,1212.598mil) on L1 [Top Solder] Mask Sliver [8.756mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.756mil < 10mil) Between Pad R8-1(1081.26mil,1003.937mil) on L1 And Pad R8-2(1047.244mil,1003.937mil) on L1 [Top Solder] Mask Sliver [8.756mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.756mil < 10mil) Between Pad R9-1(368.661mil,1015.748mil) on L1 And Pad R9-2(334.646mil,1015.748mil) on L1 [Top Solder] Mask Sliver [8.756mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.195mil < 10mil) Between Pad SW3-26(136.417mil,1425.197mil) on L1 And Via (115.398mil,1464.128mil) from L1 to L4 [Top Solder] Mask Sliver [7.195mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.406mil < 10mil) Between Pad SW3-26(136.417mil,1724.409mil) on L1 And Via (110.236mil,1685.039mil) from L1 to L4 [Top Solder] Mask Sliver [8.406mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.622mil < 10mil) Between Pad SW3-26(47.047mil,1425.197mil) on L1 And Via (66.929mil,1464.567mil) from L1 to L4 [Top Solder] Mask Sliver [7.622mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.549mil < 10mil) Between Pad SW3-26(47.047mil,1724.409mil) on L1 And Via (64.595mil,1686.113mil) from L1 to L4 [Top Solder] Mask Sliver [6.549mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.166mil < 10mil) Between Pad TP1-1(425.197mil,917.323mil) on L1 And Via (397.638mil,948.819mil) from L1 to L4 [Top Solder] Mask Sliver [6.166mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.843mil < 10mil) Between Pad U1-1(1016.732mil,1272.638mil) on L1 And Pad U1-2(997.047mil,1272.638mil) on L1 [Top Solder] Mask Sliver [9.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.843mil < 10mil) Between Pad U1-10(897.638mil,1153.543mil) on L1 And Pad U1-9(897.638mil,1173.228mil) on L1 [Top Solder] Mask Sliver [9.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.843mil < 10mil) Between Pad U1-11(937.992mil,1113.189mil) on L1 And Pad U1-12(957.677mil,1113.189mil) on L1 [Top Solder] Mask Sliver [9.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.842mil < 10mil) Between Pad U1-12(957.677mil,1113.189mil) on L1 And Pad U1-13(977.362mil,1113.189mil) on L1 [Top Solder] Mask Sliver [9.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.842mil < 10mil) Between Pad U1-13(977.362mil,1113.189mil) on L1 And Pad U1-14(997.047mil,1113.189mil) on L1 [Top Solder] Mask Sliver [9.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.843mil < 10mil) Between Pad U1-14(997.047mil,1113.189mil) on L1 And Pad U1-15(1016.732mil,1113.189mil) on L1 [Top Solder] Mask Sliver [9.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.843mil < 10mil) Between Pad U1-16(1057.087mil,1153.543mil) on L1 And Pad U1-17(1057.087mil,1173.228mil) on L1 [Top Solder] Mask Sliver [9.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.842mil < 10mil) Between Pad U1-17(1057.087mil,1173.228mil) on L1 And Pad U1-18(1057.087mil,1192.913mil) on L1 [Top Solder] Mask Sliver [9.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.944mil < 10mil) Between Pad U1-17(1057.087mil,1173.228mil) on L1 And Via (1094.488mil,1169.291mil) from L1 to L4 [Top Solder] Mask Sliver [7.944mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.842mil < 10mil) Between Pad U1-18(1057.087mil,1192.913mil) on L1 And Pad U1-19(1057.087mil,1212.598mil) on L1 [Top Solder] Mask Sliver [9.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.843mil < 10mil) Between Pad U1-19(1057.087mil,1212.598mil) on L1 And Pad U1-20(1057.087mil,1232.283mil) on L1 [Top Solder] Mask Sliver [9.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.842mil < 10mil) Between Pad U1-2(997.047mil,1272.638mil) on L1 And Pad U1-3(977.362mil,1272.638mil) on L1 [Top Solder] Mask Sliver [9.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.842mil < 10mil) Between Pad U1-3(977.362mil,1272.638mil) on L1 And Pad U1-4(957.677mil,1272.638mil) on L1 [Top Solder] Mask Sliver [9.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.843mil < 10mil) Between Pad U1-4(957.677mil,1272.638mil) on L1 And Pad U1-5(937.992mil,1272.638mil) on L1 [Top Solder] Mask Sliver [9.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.843mil < 10mil) Between Pad U1-6(897.638mil,1232.283mil) on L1 And Pad U1-7(897.638mil,1212.598mil) on L1 [Top Solder] Mask Sliver [9.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.842mil < 10mil) Between Pad U1-7(897.638mil,1212.598mil) on L1 And Pad U1-8(897.638mil,1192.913mil) on L1 [Top Solder] Mask Sliver [9.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.842mil < 10mil) Between Pad U1-8(897.638mil,1192.913mil) on L1 And Pad U1-9(897.638mil,1173.228mil) on L1 [Top Solder] Mask Sliver [9.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.874mil < 10mil) Between Pad U2-1(1987.205mil,1849.409mil) on L1 And Pad U2-2(1987.205mil,1823.819mil) on L1 [Top Solder] Mask Sliver [3.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.444mil < 10mil) Between Pad U2-1(1987.205mil,1849.409mil) on L1 And Via (1948.819mil,1881.89mil) from L1 to L4 [Top Solder] Mask Sliver [9.444mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.874mil < 10mil) Between Pad U2-2(1987.205mil,1823.819mil) on L1 And Pad U2-3(1987.205mil,1798.228mil) on L1 [Top Solder] Mask Sliver [3.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.874mil < 10mil) Between Pad U2-3(1987.205mil,1798.228mil) on L1 And Pad U2-4(1987.205mil,1772.638mil) on L1 [Top Solder] Mask Sliver [3.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.874mil < 10mil) Between Pad U2-5(2170.276mil,1772.638mil) on L1 And Pad U2-6(2170.276mil,1798.228mil) on L1 [Top Solder] Mask Sliver [3.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.874mil < 10mil) Between Pad U2-6(2170.276mil,1798.228mil) on L1 And Pad U2-7(2170.276mil,1823.819mil) on L1 [Top Solder] Mask Sliver [3.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.874mil < 10mil) Between Pad U2-7(2170.276mil,1823.819mil) on L1 And Pad U2-8(2170.276mil,1849.409mil) on L1 [Top Solder] Mask Sliver [3.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.874mil < 10mil) Between Pad U3-1(2170.276mil,1977.362mil) on L1 And Pad U3-2(2170.276mil,2002.953mil) on L1 [Top Solder] Mask Sliver [3.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.874mil < 10mil) Between Pad U3-2(2170.276mil,2002.953mil) on L1 And Pad U3-3(2170.276mil,2028.543mil) on L1 [Top Solder] Mask Sliver [3.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.874mil < 10mil) Between Pad U3-3(2170.276mil,2028.543mil) on L1 And Pad U3-4(2170.276mil,2054.134mil) on L1 [Top Solder] Mask Sliver [3.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.874mil < 10mil) Between Pad U3-5(1987.205mil,2054.134mil) on L1 And Pad U3-6(1987.205mil,2028.543mil) on L1 [Top Solder] Mask Sliver [3.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.874mil < 10mil) Between Pad U3-6(1987.205mil,2028.543mil) on L1 And Pad U3-7(1987.205mil,2002.953mil) on L1 [Top Solder] Mask Sliver [3.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.874mil < 10mil) Between Pad U3-7(1987.205mil,2002.953mil) on L1 And Pad U3-8(1987.205mil,1977.362mil) on L1 [Top Solder] Mask Sliver [3.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.874mil < 10mil) Between Pad U4-1(1939.961mil,2871.063mil) on L1 And Pad U4-2(1914.37mil,2871.063mil) on L1 [Top Solder] Mask Sliver [3.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.874mil < 10mil) Between Pad U4-2(1914.37mil,2871.063mil) on L1 And Pad U4-3(1888.78mil,2871.063mil) on L1 [Top Solder] Mask Sliver [3.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.874mil < 10mil) Between Pad U4-3(1888.78mil,2871.063mil) on L1 And Pad U4-4(1863.189mil,2871.063mil) on L1 [Top Solder] Mask Sliver [3.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.874mil < 10mil) Between Pad U4-5(1863.189mil,2687.992mil) on L1 And Pad U4-6(1888.78mil,2687.992mil) on L1 [Top Solder] Mask Sliver [3.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.874mil < 10mil) Between Pad U4-6(1888.78mil,2687.992mil) on L1 And Pad U4-7(1914.37mil,2687.992mil) on L1 [Top Solder] Mask Sliver [3.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.874mil < 10mil) Between Pad U4-7(1914.37mil,2687.992mil) on L1 And Pad U4-8(1939.961mil,2687.992mil) on L1 [Top Solder] Mask Sliver [3.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.874mil < 10mil) Between Pad U5-1(2126.968mil,2430.118mil) on L1 And Pad U5-2(2126.968mil,2455.709mil) on L1 [Top Solder] Mask Sliver [3.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.874mil < 10mil) Between Pad U5-2(2126.968mil,2455.709mil) on L1 And Pad U5-3(2126.968mil,2481.299mil) on L1 [Top Solder] Mask Sliver [3.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.874mil < 10mil) Between Pad U5-3(2126.968mil,2481.299mil) on L1 And Pad U5-4(2126.968mil,2506.89mil) on L1 [Top Solder] Mask Sliver [3.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.874mil < 10mil) Between Pad U5-5(1943.898mil,2506.89mil) on L1 And Pad U5-6(1943.898mil,2481.299mil) on L1 [Top Solder] Mask Sliver [3.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.874mil < 10mil) Between Pad U5-6(1943.898mil,2481.299mil) on L1 And Pad U5-7(1943.898mil,2455.709mil) on L1 [Top Solder] Mask Sliver [3.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.874mil < 10mil) Between Pad U5-7(1943.898mil,2455.709mil) on L1 And Pad U5-8(1943.898mil,2430.118mil) on L1 [Top Solder] Mask Sliver [3.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.422mil < 10mil) Between Pad U6-2(748.67mil,1488.189mil) on L1 And Via (791.339mil,1480.315mil) from L1 to L4 [Top Solder] Mask Sliver [3.422mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.78mil < 10mil) Between Pad U7-1(381.89mil,1872.047mil) on L1 And Pad U7-2(381.89mil,1909.449mil) on L1 [Top Solder] Mask Sliver [9.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.78mil < 10mil) Between Pad U7-2(381.89mil,1909.449mil) on L1 And Pad U7-3(381.89mil,1946.85mil) on L1 [Top Solder] Mask Sliver [9.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.591mil < 10mil) Between Pad U7-4(279.528mil,1946.85mil) on L1 And Via (299.213mil,1909.449mil) from L1 to L4 [Top Solder] Mask Sliver [9.591mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.591mil < 10mil) Between Pad U7-5(279.528mil,1872.047mil) on L1 And Via (299.213mil,1909.449mil) from L1 to L4 [Top Solder] Mask Sliver [9.591mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.298mil < 10mil) Between Via (413.386mil,1070.866mil) from L1 to L4 And Via (437.008mil,1098.425mil) from L1 to L4 [Top Solder] Mask Sliver [8.298mil] / [Bottom Solder] Mask Sliver [8.298mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6mil < 10mil) Between Via (665.354mil,1166.071mil) from L1 to L4 And Via (665.354mil,1200.071mil) from L1 to L4 [Top Solder] Mask Sliver [6mil] / [Bottom Solder] Mask Sliver [6mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.856mil < 10mil) Between Via (665.354mil,1166.071mil) from L1 to L4 And Via (681.102mil,1133.858mil) from L1 to L4 [Top Solder] Mask Sliver [7.856mil] / [Bottom Solder] Mask Sliver [7.856mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.856mil < 10mil) Between Via (665.354mil,1200.071mil) from L1 to L4 And Via (681.102mil,1232.284mil) from L1 to L4 [Top Solder] Mask Sliver [7.856mil] / [Bottom Solder] Mask Sliver [7.856mil]
Rule Violations :153

Processing Rule : Silk To Solder Mask (Clearance=10mil) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Arc (1045.276mil,3476.378mil) on Top Overlay And Pad D15-2(981.693mil,3476.378mil) on L1 [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Arc (1055.709mil,3594.488mil) on Top Overlay And Pad D17-2(1119.291mil,3590.551mil) on L1 [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.519mil < 10mil) Between Arc (168.661mil,177.165mil) on Bottom Overlay And Pad SCREEN1-21(168.661mil,177.165mil) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [6.519mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.519mil < 10mil) Between Arc (168.661mil,4155.905mil) on Bottom Overlay And Pad SCREEN1-21(168.661mil,4155.905mil) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [6.519mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.519mil < 10mil) Between Arc (2372.283mil,177.165mil) on Bottom Overlay And Pad SCREEN1-21(2372.283mil,177.165mil) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [6.519mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.519mil < 10mil) Between Arc (2372.283mil,4155.905mil) on Bottom Overlay And Pad SCREEN1-21(2372.283mil,4155.905mil) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [6.519mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (251.969mil,2374.016mil) on Top Overlay And Pad R28-2(250.709mil,2366.142mil) on L1 [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (251.969mil,2374.016mil) on Top Overlay And Pad R28-2(250.709mil,2366.142mil) on L1 [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Arc (794.699mil,1450.787mil) on Top Overlay And Pad U6-1(748.67mil,1450.787mil) on L1 [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.134mil < 10mil) Between Pad C10-1(838.583mil,1114.173mil) on L1 And Track (818.898mil,1092.126mil)(818.898mil,1170.866mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.284mil < 10mil) Between Pad C10-1(838.583mil,1114.173mil) on L1 And Track (818.898mil,1092.126mil)(826.772mil,1092.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.284mil < 10mil) Between Pad C10-1(838.583mil,1114.173mil) on L1 And Track (850.394mil,1092.126mil)(858.268mil,1092.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.134mil < 10mil) Between Pad C10-1(838.583mil,1114.173mil) on L1 And Track (858.268mil,1092.126mil)(858.268mil,1170.866mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.134mil < 10mil) Between Pad C10-2(838.583mil,1148.819mil) on L1 And Track (818.898mil,1092.126mil)(818.898mil,1170.866mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.283mil < 10mil) Between Pad C10-2(838.583mil,1148.819mil) on L1 And Track (818.898mil,1170.866mil)(826.772mil,1170.866mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.283mil < 10mil) Between Pad C10-2(838.583mil,1148.819mil) on L1 And Track (850.394mil,1170.866mil)(858.268mil,1170.866mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.134mil < 10mil) Between Pad C10-2(838.583mil,1148.819mil) on L1 And Track (858.268mil,1092.126mil)(858.268mil,1170.866mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.134mil < 10mil) Between Pad C1-1(2092.126mil,1311.024mil) on L1 And Track (2035.433mil,1291.339mil)(2114.173mil,1291.339mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.134mil < 10mil) Between Pad C1-1(2092.126mil,1311.024mil) on L1 And Track (2035.433mil,1330.709mil)(2114.173mil,1330.709mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.284mil < 10mil) Between Pad C1-1(2092.126mil,1311.024mil) on L1 And Track (2114.173mil,1291.339mil)(2114.173mil,1299.213mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.284mil < 10mil) Between Pad C1-1(2092.126mil,1311.024mil) on L1 And Track (2114.173mil,1322.835mil)(2114.173mil,1330.709mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.134mil < 10mil) Between Pad C11-1(354.331mil,415.748mil) on L1 And Track (334.646mil,393.701mil)(334.646mil,472.441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.284mil < 10mil) Between Pad C11-1(354.331mil,415.748mil) on L1 And Track (334.646mil,393.701mil)(342.52mil,393.701mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.284mil < 10mil) Between Pad C11-1(354.331mil,415.748mil) on L1 And Track (366.142mil,393.701mil)(374.016mil,393.701mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.134mil < 10mil) Between Pad C11-1(354.331mil,415.748mil) on L1 And Track (374.016mil,393.701mil)(374.016mil,472.441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.134mil < 10mil) Between Pad C11-2(354.331mil,450.394mil) on L1 And Track (334.646mil,393.701mil)(334.646mil,472.441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.283mil < 10mil) Between Pad C11-2(354.331mil,450.394mil) on L1 And Track (334.646mil,472.441mil)(342.52mil,472.441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.283mil < 10mil) Between Pad C11-2(354.331mil,450.394mil) on L1 And Track (366.142mil,472.441mil)(374.016mil,472.441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.134mil < 10mil) Between Pad C11-2(354.331mil,450.394mil) on L1 And Track (374.016mil,393.701mil)(374.016mil,472.441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.284mil < 10mil) Between Pad C1-2(2057.48mil,1311.024mil) on L1 And Track (2035.433mil,1291.339mil)(2035.433mil,1299.213mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.134mil < 10mil) Between Pad C1-2(2057.48mil,1311.024mil) on L1 And Track (2035.433mil,1291.339mil)(2114.173mil,1291.339mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.284mil < 10mil) Between Pad C1-2(2057.48mil,1311.024mil) on L1 And Track (2035.433mil,1322.835mil)(2035.433mil,1330.709mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.134mil < 10mil) Between Pad C1-2(2057.48mil,1311.024mil) on L1 And Track (2035.433mil,1330.709mil)(2114.173mil,1330.709mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.134mil < 10mil) Between Pad C12-1(1922.835mil,3015.748mil) on L1 And Track (1866.142mil,2996.063mil)(1944.882mil,2996.063mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.134mil < 10mil) Between Pad C12-1(1922.835mil,3015.748mil) on L1 And Track (1866.142mil,3035.433mil)(1944.882mil,3035.433mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.284mil < 10mil) Between Pad C12-1(1922.835mil,3015.748mil) on L1 And Track (1944.882mil,2996.063mil)(1944.882mil,3003.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.284mil < 10mil) Between Pad C12-1(1922.835mil,3015.748mil) on L1 And Track (1944.882mil,3027.559mil)(1944.882mil,3035.433mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.284mil < 10mil) Between Pad C12-2(1888.189mil,3015.748mil) on L1 And Track (1866.142mil,2996.063mil)(1866.142mil,3003.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.134mil < 10mil) Between Pad C12-2(1888.189mil,3015.748mil) on L1 And Track (1866.142mil,2996.063mil)(1944.882mil,2996.063mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.284mil < 10mil) Between Pad C12-2(1888.189mil,3015.748mil) on L1 And Track (1866.142mil,3027.559mil)(1866.142mil,3035.433mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.134mil < 10mil) Between Pad C12-2(1888.189mil,3015.748mil) on L1 And Track (1866.142mil,3035.433mil)(1944.882mil,3035.433mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.134mil < 10mil) Between Pad C13-1(2228.347mil,2496.063mil) on L1 And Track (2208.662mil,2439.37mil)(2208.662mil,2518.11mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.284mil < 10mil) Between Pad C13-1(2228.347mil,2496.063mil) on L1 And Track (2208.662mil,2518.11mil)(2216.535mil,2518.11mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.284mil < 10mil) Between Pad C13-1(2228.347mil,2496.063mil) on L1 And Track (2240.157mil,2518.11mil)(2248.032mil,2518.11mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.134mil < 10mil) Between Pad C13-1(2228.347mil,2496.063mil) on L1 And Track (2248.032mil,2439.37mil)(2248.032mil,2518.11mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.134mil < 10mil) Between Pad C13-2(2228.347mil,2461.417mil) on L1 And Track (2208.662mil,2439.37mil)(2208.662mil,2518.11mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.284mil < 10mil) Between Pad C13-2(2228.347mil,2461.417mil) on L1 And Track (2208.662mil,2439.37mil)(2216.535mil,2439.37mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.284mil < 10mil) Between Pad C13-2(2228.347mil,2461.417mil) on L1 And Track (2240.157mil,2439.37mil)(2248.032mil,2439.37mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.134mil < 10mil) Between Pad C13-2(2228.347mil,2461.417mil) on L1 And Track (2248.032mil,2439.37mil)(2248.032mil,2518.11mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.134mil < 10mil) Between Pad C14-1(1820.472mil,1755.906mil) on L1 And Track (1763.78mil,1736.22mil)(1842.52mil,1736.22mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.134mil < 10mil) Between Pad C14-1(1820.472mil,1755.906mil) on L1 And Track (1763.78mil,1775.591mil)(1842.52mil,1775.591mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.284mil < 10mil) Between Pad C14-1(1820.472mil,1755.906mil) on L1 And Track (1842.52mil,1736.22mil)(1842.52mil,1744.094mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.284mil < 10mil) Between Pad C14-1(1820.472mil,1755.906mil) on L1 And Track (1842.52mil,1767.716mil)(1842.52mil,1775.591mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.284mil < 10mil) Between Pad C14-2(1785.827mil,1755.906mil) on L1 And Track (1763.78mil,1736.22mil)(1763.78mil,1744.094mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.134mil < 10mil) Between Pad C14-2(1785.827mil,1755.906mil) on L1 And Track (1763.78mil,1736.22mil)(1842.52mil,1736.22mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.284mil < 10mil) Between Pad C14-2(1785.827mil,1755.906mil) on L1 And Track (1763.78mil,1767.716mil)(1763.78mil,1775.591mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.134mil < 10mil) Between Pad C14-2(1785.827mil,1755.906mil) on L1 And Track (1763.78mil,1775.591mil)(1842.52mil,1775.591mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.134mil < 10mil) Between Pad C15-1(659.055mil,4133.858mil) on L1 And Track (602.362mil,4114.173mil)(681.102mil,4114.173mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.134mil < 10mil) Between Pad C15-1(659.055mil,4133.858mil) on L1 And Track (602.362mil,4153.543mil)(681.102mil,4153.543mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.284mil < 10mil) Between Pad C15-1(659.055mil,4133.858mil) on L1 And Track (681.102mil,4114.173mil)(681.102mil,4122.047mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.284mil < 10mil) Between Pad C15-1(659.055mil,4133.858mil) on L1 And Track (681.102mil,4145.669mil)(681.102mil,4153.543mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.284mil < 10mil) Between Pad C15-2(624.409mil,4133.858mil) on L1 And Track (602.362mil,4114.173mil)(602.362mil,4122.047mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.134mil < 10mil) Between Pad C15-2(624.409mil,4133.858mil) on L1 And Track (602.362mil,4114.173mil)(681.102mil,4114.173mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.284mil < 10mil) Between Pad C15-2(624.409mil,4133.858mil) on L1 And Track (602.362mil,4145.669mil)(602.362mil,4153.543mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.134mil < 10mil) Between Pad C15-2(624.409mil,4133.858mil) on L1 And Track (602.362mil,4153.543mil)(681.102mil,4153.543mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.134mil < 10mil) Between Pad C16-1(659.055mil,4082.677mil) on L1 And Track (602.362mil,4062.992mil)(681.102mil,4062.992mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.134mil < 10mil) Between Pad C16-1(659.055mil,4082.677mil) on L1 And Track (602.362mil,4102.362mil)(681.102mil,4102.362mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.284mil < 10mil) Between Pad C16-1(659.055mil,4082.677mil) on L1 And Track (681.102mil,4062.992mil)(681.102mil,4070.866mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.284mil < 10mil) Between Pad C16-1(659.055mil,4082.677mil) on L1 And Track (681.102mil,4094.488mil)(681.102mil,4102.362mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.284mil < 10mil) Between Pad C16-2(624.409mil,4082.677mil) on L1 And Track (602.362mil,4062.992mil)(602.362mil,4070.866mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.134mil < 10mil) Between Pad C16-2(624.409mil,4082.677mil) on L1 And Track (602.362mil,4062.992mil)(681.102mil,4062.992mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.284mil < 10mil) Between Pad C16-2(624.409mil,4082.677mil) on L1 And Track (602.362mil,4094.488mil)(602.362mil,4102.362mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.134mil < 10mil) Between Pad C16-2(624.409mil,4082.677mil) on L1 And Track (602.362mil,4102.362mil)(681.102mil,4102.362mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.134mil < 10mil) Between Pad C17-1(566.929mil,1238.583mil) on L1 And Track (547.244mil,1216.535mil)(547.244mil,1295.276mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.284mil < 10mil) Between Pad C17-1(566.929mil,1238.583mil) on L1 And Track (547.244mil,1216.535mil)(555.118mil,1216.535mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.284mil < 10mil) Between Pad C17-1(566.929mil,1238.583mil) on L1 And Track (578.74mil,1216.535mil)(586.614mil,1216.535mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.134mil < 10mil) Between Pad C17-1(566.929mil,1238.583mil) on L1 And Track (586.614mil,1216.535mil)(586.614mil,1295.276mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.134mil < 10mil) Between Pad C17-2(566.929mil,1273.228mil) on L1 And Track (547.244mil,1216.535mil)(547.244mil,1295.276mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.283mil < 10mil) Between Pad C17-2(566.929mil,1273.228mil) on L1 And Track (547.244mil,1295.276mil)(555.118mil,1295.276mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.283mil < 10mil) Between Pad C17-2(566.929mil,1273.228mil) on L1 And Track (578.74mil,1295.276mil)(586.614mil,1295.276mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.134mil < 10mil) Between Pad C17-2(566.929mil,1273.228mil) on L1 And Track (586.614mil,1216.535mil)(586.614mil,1295.276mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.134mil < 10mil) Between Pad C18-1(842.52mil,1490.551mil) on L1 And Track (822.835mil,1468.504mil)(822.835mil,1547.244mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.284mil < 10mil) Between Pad C18-1(842.52mil,1490.551mil) on L1 And Track (822.835mil,1468.504mil)(830.709mil,1468.504mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.284mil < 10mil) Between Pad C18-1(842.52mil,1490.551mil) on L1 And Track (854.331mil,1468.504mil)(862.205mil,1468.504mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.134mil < 10mil) Between Pad C18-1(842.52mil,1490.551mil) on L1 And Track (862.205mil,1468.504mil)(862.205mil,1547.244mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.134mil < 10mil) Between Pad C18-2(842.52mil,1525.197mil) on L1 And Track (822.835mil,1468.504mil)(822.835mil,1547.244mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.283mil < 10mil) Between Pad C18-2(842.52mil,1525.197mil) on L1 And Track (822.835mil,1547.244mil)(830.709mil,1547.244mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.283mil < 10mil) Between Pad C18-2(842.52mil,1525.197mil) on L1 And Track (854.331mil,1547.244mil)(862.205mil,1547.244mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.134mil < 10mil) Between Pad C18-2(842.52mil,1525.197mil) on L1 And Track (862.205mil,1468.504mil)(862.205mil,1547.244mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.406mil < 10mil) Between Pad C20-1(297.244mil,2011.811mil) on L1 And Track (257.874mil,1994.094mil)(269.685mil,1994.094mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.406mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.406mil < 10mil) Between Pad C20-1(297.244mil,2011.811mil) on L1 And Track (257.874mil,2029.527mil)(269.685mil,2029.527mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.406mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.406mil < 10mil) Between Pad C20-2(230.315mil,2011.811mil) on L1 And Track (257.874mil,1994.094mil)(269.685mil,1994.094mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.406mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.406mil < 10mil) Between Pad C20-2(230.315mil,2011.811mil) on L1 And Track (257.874mil,2029.527mil)(269.685mil,2029.527mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.406mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.134mil < 10mil) Between Pad C2-1(2399.213mil,1311.024mil) on L1 And Track (2342.52mil,1291.339mil)(2421.26mil,1291.339mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.134mil < 10mil) Between Pad C2-1(2399.213mil,1311.024mil) on L1 And Track (2342.52mil,1330.709mil)(2421.26mil,1330.709mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.284mil < 10mil) Between Pad C2-1(2399.213mil,1311.024mil) on L1 And Track (2421.26mil,1291.339mil)(2421.26mil,1299.213mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.284mil < 10mil) Between Pad C2-1(2399.213mil,1311.024mil) on L1 And Track (2421.26mil,1322.835mil)(2421.26mil,1330.709mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.406mil < 10mil) Between Pad C21-1(364.173mil,2011.811mil) on L1 And Track (391.732mil,1994.094mil)(403.543mil,1994.094mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.406mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.406mil < 10mil) Between Pad C21-1(364.173mil,2011.811mil) on L1 And Track (391.732mil,2029.527mil)(403.543mil,2029.527mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.406mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.406mil < 10mil) Between Pad C21-2(431.102mil,2011.811mil) on L1 And Track (391.732mil,1994.094mil)(403.543mil,1994.094mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.406mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.406mil < 10mil) Between Pad C21-2(431.102mil,2011.811mil) on L1 And Track (391.732mil,2029.527mil)(403.543mil,2029.527mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.406mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.284mil < 10mil) Between Pad C2-2(2364.567mil,1311.024mil) on L1 And Track (2342.52mil,1291.339mil)(2342.52mil,1299.213mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.134mil < 10mil) Between Pad C2-2(2364.567mil,1311.024mil) on L1 And Track (2342.52mil,1291.339mil)(2421.26mil,1291.339mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.284mil < 10mil) Between Pad C2-2(2364.567mil,1311.024mil) on L1 And Track (2342.52mil,1322.835mil)(2342.52mil,1330.709mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.134mil < 10mil) Between Pad C2-2(2364.567mil,1311.024mil) on L1 And Track (2342.52mil,1330.709mil)(2421.26mil,1330.709mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.134mil < 10mil) Between Pad C22-1(1255.906mil,1459.055mil) on L1 And Track (1236.22mil,1437.008mil)(1236.22mil,1515.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.284mil < 10mil) Between Pad C22-1(1255.906mil,1459.055mil) on L1 And Track (1236.22mil,1437.008mil)(1244.094mil,1437.008mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.284mil < 10mil) Between Pad C22-1(1255.906mil,1459.055mil) on L1 And Track (1267.716mil,1437.008mil)(1275.591mil,1437.008mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.134mil < 10mil) Between Pad C22-1(1255.906mil,1459.055mil) on L1 And Track (1275.591mil,1437.008mil)(1275.591mil,1515.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.134mil < 10mil) Between Pad C22-2(1255.906mil,1493.701mil) on L1 And Track (1236.22mil,1437.008mil)(1236.22mil,1515.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.283mil < 10mil) Between Pad C22-2(1255.906mil,1493.701mil) on L1 And Track (1236.22mil,1515.748mil)(1244.094mil,1515.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.283mil < 10mil) Between Pad C22-2(1255.906mil,1493.701mil) on L1 And Track (1267.716mil,1515.748mil)(1275.591mil,1515.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.134mil < 10mil) Between Pad C22-2(1255.906mil,1493.701mil) on L1 And Track (1275.591mil,1437.008mil)(1275.591mil,1515.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.902mil < 10mil) Between Pad C23-1(324.016mil,2259.843mil) on L1 And Track (252.362mil,2204.724mil)(283.071mil,2204.724mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.902mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.902mil < 10mil) Between Pad C23-1(324.016mil,2259.843mil) on L1 And Track (252.362mil,2314.961mil)(283.071mil,2314.961mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.902mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.902mil < 10mil) Between Pad C23-2(211.417mil,2259.843mil) on L1 And Track (252.362mil,2204.724mil)(283.071mil,2204.724mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.902mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.902mil < 10mil) Between Pad C23-2(211.417mil,2259.843mil) on L1 And Track (252.362mil,2314.961mil)(283.071mil,2314.961mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.902mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.134mil < 10mil) Between Pad C24-1(281.102mil,2106.299mil) on L1 And Track (224.409mil,2086.614mil)(303.15mil,2086.614mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.134mil < 10mil) Between Pad C24-1(281.102mil,2106.299mil) on L1 And Track (224.409mil,2125.984mil)(303.15mil,2125.984mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.284mil < 10mil) Between Pad C24-1(281.102mil,2106.299mil) on L1 And Track (303.15mil,2086.614mil)(303.15mil,2094.488mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.284mil < 10mil) Between Pad C24-1(281.102mil,2106.299mil) on L1 And Track (303.15mil,2118.11mil)(303.15mil,2125.984mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.284mil < 10mil) Between Pad C24-2(246.457mil,2106.299mil) on L1 And Track (224.409mil,2086.614mil)(224.409mil,2094.488mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.134mil < 10mil) Between Pad C24-2(246.457mil,2106.299mil) on L1 And Track (224.409mil,2086.614mil)(303.15mil,2086.614mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.284mil < 10mil) Between Pad C24-2(246.457mil,2106.299mil) on L1 And Track (224.409mil,2118.11mil)(224.409mil,2125.984mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.134mil < 10mil) Between Pad C24-2(246.457mil,2106.299mil) on L1 And Track (224.409mil,2125.984mil)(303.15mil,2125.984mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.134mil < 10mil) Between Pad C25-1(281.102mil,2161.417mil) on L1 And Track (224.409mil,2141.732mil)(303.15mil,2141.732mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.134mil < 10mil) Between Pad C25-1(281.102mil,2161.417mil) on L1 And Track (224.409mil,2181.102mil)(303.15mil,2181.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.284mil < 10mil) Between Pad C25-1(281.102mil,2161.417mil) on L1 And Track (303.15mil,2141.732mil)(303.15mil,2149.606mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.284mil < 10mil) Between Pad C25-1(281.102mil,2161.417mil) on L1 And Track (303.15mil,2173.228mil)(303.15mil,2181.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.284mil < 10mil) Between Pad C25-2(246.457mil,2161.417mil) on L1 And Track (224.409mil,2141.732mil)(224.409mil,2149.606mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.134mil < 10mil) Between Pad C25-2(246.457mil,2161.417mil) on L1 And Track (224.409mil,2141.732mil)(303.15mil,2141.732mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.284mil < 10mil) Between Pad C25-2(246.457mil,2161.417mil) on L1 And Track (224.409mil,2173.228mil)(224.409mil,2181.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.134mil < 10mil) Between Pad C25-2(246.457mil,2161.417mil) on L1 And Track (224.409mil,2181.102mil)(303.15mil,2181.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C26-1(368.11mil,3602.362mil) on L1 And Track (217.52mil,3558.071mil)(404.527mil,3558.071mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C26-1(368.11mil,3602.362mil) on L1 And Track (217.52mil,3646.653mil)(404.527mil,3646.653mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C26-1(368.11mil,3602.362mil) on L1 And Track (404.527mil,3558.071mil)(404.527mil,3567.913mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C26-1(368.11mil,3602.362mil) on L1 And Track (404.527mil,3636.811mil)(404.527mil,3646.653mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C26-2(253.937mil,3602.362mil) on L1 And Track (217.52mil,3558.071mil)(217.52mil,3567.913mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C26-2(253.937mil,3602.362mil) on L1 And Track (217.52mil,3558.071mil)(404.527mil,3558.071mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C26-2(253.937mil,3602.362mil) on L1 And Track (217.52mil,3636.811mil)(217.52mil,3646.653mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C26-2(253.937mil,3602.362mil) on L1 And Track (217.52mil,3646.653mil)(404.527mil,3646.653mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C27-1(368.11mil,3393.701mil) on L1 And Track (217.52mil,3349.41mil)(404.527mil,3349.41mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C27-1(368.11mil,3393.701mil) on L1 And Track (217.52mil,3437.992mil)(404.527mil,3437.992mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C27-1(368.11mil,3393.701mil) on L1 And Track (404.527mil,3349.41mil)(404.527mil,3359.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C27-1(368.11mil,3393.701mil) on L1 And Track (404.527mil,3428.15mil)(404.527mil,3437.992mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C27-2(253.937mil,3393.701mil) on L1 And Track (217.52mil,3349.41mil)(217.52mil,3359.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C27-2(253.937mil,3393.701mil) on L1 And Track (217.52mil,3349.41mil)(404.527mil,3349.41mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C27-2(253.937mil,3393.701mil) on L1 And Track (217.52mil,3428.15mil)(217.52mil,3437.992mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C27-2(253.937mil,3393.701mil) on L1 And Track (217.52mil,3437.992mil)(404.527mil,3437.992mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.134mil < 10mil) Between Pad C29-1(677.165mil,3955.118mil) on L1 And Track (657.48mil,3933.071mil)(657.48mil,4011.811mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.284mil < 10mil) Between Pad C29-1(677.165mil,3955.118mil) on L1 And Track (657.48mil,3933.071mil)(665.354mil,3933.071mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.284mil < 10mil) Between Pad C29-1(677.165mil,3955.118mil) on L1 And Track (688.976mil,3933.071mil)(696.85mil,3933.071mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.134mil < 10mil) Between Pad C29-1(677.165mil,3955.118mil) on L1 And Track (696.85mil,3933.071mil)(696.85mil,4011.811mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.134mil < 10mil) Between Pad C29-2(677.165mil,3989.764mil) on L1 And Track (657.48mil,3933.071mil)(657.48mil,4011.811mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.283mil < 10mil) Between Pad C29-2(677.165mil,3989.764mil) on L1 And Track (657.48mil,4011.811mil)(665.354mil,4011.811mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.283mil < 10mil) Between Pad C29-2(677.165mil,3989.764mil) on L1 And Track (688.976mil,4011.811mil)(696.85mil,4011.811mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.134mil < 10mil) Between Pad C29-2(677.165mil,3989.764mil) on L1 And Track (696.85mil,3933.071mil)(696.85mil,4011.811mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.134mil < 10mil) Between Pad C3-1(2393.701mil,1181.102mil) on L1 And Track (2337.008mil,1161.417mil)(2415.748mil,1161.417mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.134mil < 10mil) Between Pad C3-1(2393.701mil,1181.102mil) on L1 And Track (2337.008mil,1200.787mil)(2415.748mil,1200.787mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.284mil < 10mil) Between Pad C3-1(2393.701mil,1181.102mil) on L1 And Track (2415.748mil,1161.417mil)(2415.748mil,1169.291mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.284mil < 10mil) Between Pad C3-1(2393.701mil,1181.102mil) on L1 And Track (2415.748mil,1192.913mil)(2415.748mil,1200.787mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C31-1(525.591mil,3866.142mil) on L1 And Track (489.173mil,3821.85mil)(489.173mil,3831.693mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C31-1(525.591mil,3866.142mil) on L1 And Track (489.173mil,3821.85mil)(676.181mil,3821.85mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C31-1(525.591mil,3866.142mil) on L1 And Track (489.173mil,3900.59mil)(489.173mil,3910.433mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C31-1(525.591mil,3866.142mil) on L1 And Track (489.173mil,3910.433mil)(676.181mil,3910.433mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C31-2(639.764mil,3866.142mil) on L1 And Track (489.173mil,3821.85mil)(676.181mil,3821.85mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C31-2(639.764mil,3866.142mil) on L1 And Track (489.173mil,3910.433mil)(676.181mil,3910.433mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C31-2(639.764mil,3866.142mil) on L1 And Track (676.181mil,3821.85mil)(676.181mil,3831.693mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C31-2(639.764mil,3866.142mil) on L1 And Track (676.181mil,3900.59mil)(676.181mil,3910.433mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.284mil < 10mil) Between Pad C3-2(2359.055mil,1181.102mil) on L1 And Track (2337.008mil,1161.417mil)(2337.008mil,1169.291mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.134mil < 10mil) Between Pad C3-2(2359.055mil,1181.102mil) on L1 And Track (2337.008mil,1161.417mil)(2415.748mil,1161.417mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.284mil < 10mil) Between Pad C3-2(2359.055mil,1181.102mil) on L1 And Track (2337.008mil,1192.913mil)(2337.008mil,1200.787mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.134mil < 10mil) Between Pad C3-2(2359.055mil,1181.102mil) on L1 And Track (2337.008mil,1200.787mil)(2415.748mil,1200.787mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.134mil < 10mil) Between Pad C4-1(2481.89mil,1153.543mil) on L1 And Track (2425.197mil,1133.858mil)(2503.937mil,1133.858mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.134mil < 10mil) Between Pad C4-1(2481.89mil,1153.543mil) on L1 And Track (2425.197mil,1173.228mil)(2503.937mil,1173.228mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.284mil < 10mil) Between Pad C4-1(2481.89mil,1153.543mil) on L1 And Track (2503.937mil,1133.858mil)(2503.937mil,1141.732mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.284mil < 10mil) Between Pad C4-1(2481.89mil,1153.543mil) on L1 And Track (2503.937mil,1165.354mil)(2503.937mil,1173.228mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.284mil < 10mil) Between Pad C4-2(2447.244mil,1153.543mil) on L1 And Track (2425.197mil,1133.858mil)(2425.197mil,1141.732mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.134mil < 10mil) Between Pad C4-2(2447.244mil,1153.543mil) on L1 And Track (2425.197mil,1133.858mil)(2503.937mil,1133.858mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.284mil < 10mil) Between Pad C4-2(2447.244mil,1153.543mil) on L1 And Track (2425.197mil,1165.354mil)(2425.197mil,1173.228mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.134mil < 10mil) Between Pad C4-2(2447.244mil,1153.543mil) on L1 And Track (2425.197mil,1173.228mil)(2503.937mil,1173.228mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.134mil < 10mil) Between Pad C5-1(2481.89mil,1200.787mil) on L1 And Track (2425.197mil,1181.102mil)(2503.937mil,1181.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.134mil < 10mil) Between Pad C5-1(2481.89mil,1200.787mil) on L1 And Track (2425.197mil,1220.472mil)(2503.937mil,1220.472mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.284mil < 10mil) Between Pad C5-1(2481.89mil,1200.787mil) on L1 And Track (2503.937mil,1181.102mil)(2503.937mil,1188.976mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.284mil < 10mil) Between Pad C5-1(2481.89mil,1200.787mil) on L1 And Track (2503.937mil,1212.598mil)(2503.937mil,1220.472mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.284mil < 10mil) Between Pad C5-2(2447.244mil,1200.787mil) on L1 And Track (2425.197mil,1181.102mil)(2425.197mil,1188.976mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.134mil < 10mil) Between Pad C5-2(2447.244mil,1200.787mil) on L1 And Track (2425.197mil,1181.102mil)(2503.937mil,1181.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.284mil < 10mil) Between Pad C5-2(2447.244mil,1200.787mil) on L1 And Track (2425.197mil,1212.598mil)(2425.197mil,1220.472mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.134mil < 10mil) Between Pad C5-2(2447.244mil,1200.787mil) on L1 And Track (2425.197mil,1220.472mil)(2503.937mil,1220.472mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.134mil < 10mil) Between Pad C6-1(354.331mil,927.559mil) on L1 And Track (334.646mil,905.512mil)(334.646mil,984.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.284mil < 10mil) Between Pad C6-1(354.331mil,927.559mil) on L1 And Track (334.646mil,905.512mil)(342.52mil,905.512mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.284mil < 10mil) Between Pad C6-1(354.331mil,927.559mil) on L1 And Track (366.142mil,905.512mil)(374.016mil,905.512mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.134mil < 10mil) Between Pad C6-1(354.331mil,927.559mil) on L1 And Track (374.016mil,905.512mil)(374.016mil,984.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.134mil < 10mil) Between Pad C6-2(354.331mil,962.205mil) on L1 And Track (334.646mil,905.512mil)(334.646mil,984.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.283mil < 10mil) Between Pad C6-2(354.331mil,962.205mil) on L1 And Track (334.646mil,984.252mil)(342.52mil,984.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.283mil < 10mil) Between Pad C6-2(354.331mil,962.205mil) on L1 And Track (366.142mil,984.252mil)(374.016mil,984.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.134mil < 10mil) Between Pad C6-2(354.331mil,962.205mil) on L1 And Track (374.016mil,905.512mil)(374.016mil,984.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.284mil < 10mil) Between Pad C7-1(993.701mil,1055.118mil) on L1 And Track (1015.748mil,1035.433mil)(1015.748mil,1043.307mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.284mil < 10mil) Between Pad C7-1(993.701mil,1055.118mil) on L1 And Track (1015.748mil,1066.929mil)(1015.748mil,1074.803mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.134mil < 10mil) Between Pad C7-1(993.701mil,1055.118mil) on L1 And Track (937.008mil,1035.433mil)(1015.748mil,1035.433mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.134mil < 10mil) Between Pad C7-1(993.701mil,1055.118mil) on L1 And Track (937.008mil,1074.803mil)(1015.748mil,1074.803mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.134mil < 10mil) Between Pad C7-2(959.055mil,1055.118mil) on L1 And Track (937.008mil,1035.433mil)(1015.748mil,1035.433mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.284mil < 10mil) Between Pad C7-2(959.055mil,1055.118mil) on L1 And Track (937.008mil,1035.433mil)(937.008mil,1043.307mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.284mil < 10mil) Between Pad C7-2(959.055mil,1055.118mil) on L1 And Track (937.008mil,1066.929mil)(937.008mil,1074.803mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.134mil < 10mil) Between Pad C7-2(959.055mil,1055.118mil) on L1 And Track (937.008mil,1074.803mil)(1015.748mil,1074.803mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.284mil < 10mil) Between Pad C8-1(992.126mil,1003.937mil) on L1 And Track (1014.173mil,1015.748mil)(1014.173mil,1023.622mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.284mil < 10mil) Between Pad C8-1(992.126mil,1003.937mil) on L1 And Track (1014.173mil,984.252mil)(1014.173mil,992.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.134mil < 10mil) Between Pad C8-1(992.126mil,1003.937mil) on L1 And Track (935.433mil,1023.622mil)(1014.173mil,1023.622mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.134mil < 10mil) Between Pad C8-1(992.126mil,1003.937mil) on L1 And Track (935.433mil,984.252mil)(1014.173mil,984.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.284mil < 10mil) Between Pad C8-2(957.48mil,1003.937mil) on L1 And Track (935.433mil,1015.748mil)(935.433mil,1023.622mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.134mil < 10mil) Between Pad C8-2(957.48mil,1003.937mil) on L1 And Track (935.433mil,1023.622mil)(1014.173mil,1023.622mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.134mil < 10mil) Between Pad C8-2(957.48mil,1003.937mil) on L1 And Track (935.433mil,984.252mil)(1014.173mil,984.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.284mil < 10mil) Between Pad C8-2(957.48mil,1003.937mil) on L1 And Track (935.433mil,984.252mil)(935.433mil,992.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.134mil < 10mil) Between Pad C9-1(1149.606mil,1196.85mil) on L1 And Track (1129.921mil,1174.803mil)(1129.921mil,1253.543mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.284mil < 10mil) Between Pad C9-1(1149.606mil,1196.85mil) on L1 And Track (1129.921mil,1174.803mil)(1137.795mil,1174.803mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.284mil < 10mil) Between Pad C9-1(1149.606mil,1196.85mil) on L1 And Track (1161.417mil,1174.803mil)(1169.291mil,1174.803mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.134mil < 10mil) Between Pad C9-1(1149.606mil,1196.85mil) on L1 And Track (1169.291mil,1174.803mil)(1169.291mil,1253.543mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.134mil < 10mil) Between Pad C9-2(1149.606mil,1231.496mil) on L1 And Track (1129.921mil,1174.803mil)(1129.921mil,1253.543mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.283mil < 10mil) Between Pad C9-2(1149.606mil,1231.496mil) on L1 And Track (1129.921mil,1253.543mil)(1137.795mil,1253.543mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.283mil < 10mil) Between Pad C9-2(1149.606mil,1231.496mil) on L1 And Track (1161.417mil,1253.543mil)(1169.291mil,1253.543mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.134mil < 10mil) Between Pad C9-2(1149.606mil,1231.496mil) on L1 And Track (1169.291mil,1174.803mil)(1169.291mil,1253.543mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.067mil < 10mil) Between Pad D19-1(833.071mil,3929.134mil) on L1 And Track (808.268mil,3911.417mil)(808.268mil,4009.843mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.067mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.067mil < 10mil) Between Pad D20-1(833.071mil,3763.78mil) on L1 And Track (808.268mil,3746.063mil)(808.268mil,3844.488mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.067mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.687mil < 10mil) Between Pad Q1-1(1289.349mil,1190.945mil) on L1 And Track (1326.772mil,1210.63mil)(1352.362mil,1210.63mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.687mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.926mil < 10mil) Between Pad Q1-2(1289.349mil,1116.142mil) on L1 And Track (1210.284mil,1120.937mil)(1254.284mil,1120.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.926mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.794mil < 10mil) Between Pad Q1-2(1289.349mil,1116.142mil) on L1 And Track (1254.284mil,1046.937mil)(1254.284mil,1111.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.794mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.346mil < 10mil) Between Pad Q1-2(1289.349mil,1116.142mil) on L1 And Track (1254.284mil,1111.937mil)(1254.284mil,1120.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.346mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.35mil < 10mil) Between Pad Q2-1(1289.349mil,1053.15mil) on L1 And Track (1210.284mil,1046.937mil)(1253.284mil,1046.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.35mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.35mil < 10mil) Between Pad Q2-1(1289.349mil,1053.15mil) on L1 And Track (1253.284mil,1046.937mil)(1254.284mil,1046.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.35mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.35mil < 10mil) Between Pad Q2-1(1289.349mil,1053.15mil) on L1 And Track (1254.284mil,1046.937mil)(1254.284mil,1111.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.35mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.687mil < 10mil) Between Pad Q2-1(1289.349mil,1053.15mil) on L1 And Track (1326.772mil,1072.835mil)(1352.362mil,1072.835mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.687mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.067mil < 10mil) Between Pad Q4-1(882.677mil,1728.347mil) on L1 And Track (907.48mil,1647.638mil)(907.48mil,1746.063mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.067mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.067mil < 10mil) Between Pad Q5-1(476.378mil,2385.827mil) on L1 And Track (501.181mil,2305.118mil)(501.181mil,2403.543mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.067mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.177mil < 10mil) Between Pad Q6-1(551.732mil,2513.646mil) on L1 And Text "*" (489.232mil,2488.646mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.177mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.195mil < 10mil) Between Pad R10-1(354.331mil,1124.724mil) on L1 And Track (332.331mil,1104.732mil)(332.331mil,1113.732mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.195mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.362mil < 10mil) Between Pad R10-1(354.331mil,1124.724mil) on L1 And Track (332.331mil,1104.732mil)(376.331mil,1104.732mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.362mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R10-1(354.331mil,1124.724mil) on L1 And Track (332.331mil,1113.732mil)(332.331mil,1178.732mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R10-1(354.331mil,1124.724mil) on L1 And Track (376.331mil,1104.732mil)(376.331mil,1178.732mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R10-2(354.331mil,1158.74mil) on L1 And Track (332.331mil,1113.732mil)(332.331mil,1178.732mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.362mil < 10mil) Between Pad R10-2(354.331mil,1158.74mil) on L1 And Track (333.331mil,1178.732mil)(376.331mil,1178.732mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.362mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R10-2(354.331mil,1158.74mil) on L1 And Track (376.331mil,1104.732mil)(376.331mil,1178.732mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.362mil < 10mil) Between Pad R1-1(1455.433mil,1153.543mil) on L1 And Track (1435.441mil,1131.543mil)(1435.441mil,1175.543mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.362mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R1-1(1455.433mil,1153.543mil) on L1 And Track (1435.441mil,1131.543mil)(1509.441mil,1131.543mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.195mil < 10mil) Between Pad R1-1(1455.433mil,1153.543mil) on L1 And Track (1435.441mil,1175.543mil)(1444.441mil,1175.543mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.195mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R1-1(1455.433mil,1153.543mil) on L1 And Track (1444.441mil,1175.543mil)(1509.441mil,1175.543mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.362mil < 10mil) Between Pad R11-1(1045.984mil,1055.118mil) on L1 And Track (1025.992mil,1033.118mil)(1025.992mil,1077.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.362mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R11-1(1045.984mil,1055.118mil) on L1 And Track (1025.992mil,1033.118mil)(1099.992mil,1033.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.195mil < 10mil) Between Pad R11-1(1045.984mil,1055.118mil) on L1 And Track (1025.992mil,1077.118mil)(1034.992mil,1077.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.195mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R11-1(1045.984mil,1055.118mil) on L1 And Track (1034.992mil,1077.118mil)(1099.992mil,1077.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R11-2(1080mil,1055.118mil) on L1 And Track (1025.992mil,1033.118mil)(1099.992mil,1033.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R11-2(1080mil,1055.118mil) on L1 And Track (1034.992mil,1077.118mil)(1099.992mil,1077.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.362mil < 10mil) Between Pad R11-2(1080mil,1055.118mil) on L1 And Track (1099.992mil,1033.118mil)(1099.992mil,1076.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.362mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R1-2(1489.449mil,1153.543mil) on L1 And Track (1435.441mil,1131.543mil)(1509.441mil,1131.543mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R1-2(1489.449mil,1153.543mil) on L1 And Track (1444.441mil,1175.543mil)(1509.441mil,1175.543mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.362mil < 10mil) Between Pad R1-2(1489.449mil,1153.543mil) on L1 And Track (1509.441mil,1131.543mil)(1509.441mil,1174.543mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.362mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R12-1(359.528mil,503.937mil) on L1 And Track (305.52mil,481.937mil)(370.52mil,481.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R12-1(359.528mil,503.937mil) on L1 And Track (305.52mil,525.937mil)(379.52mil,525.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.195mil < 10mil) Between Pad R12-1(359.528mil,503.937mil) on L1 And Track (370.52mil,481.937mil)(379.52mil,481.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.195mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.362mil < 10mil) Between Pad R12-1(359.528mil,503.937mil) on L1 And Track (379.52mil,481.937mil)(379.52mil,525.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.362mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R12-2(325.512mil,503.937mil) on L1 And Track (305.52mil,481.937mil)(370.52mil,481.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.362mil < 10mil) Between Pad R12-2(325.512mil,503.937mil) on L1 And Track (305.52mil,482.937mil)(305.52mil,525.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.362mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R12-2(325.512mil,503.937mil) on L1 And Track (305.52mil,525.937mil)(379.52mil,525.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.195mil < 10mil) Between Pad R13-1(354.331mil,612.913mil) on L1 And Track (332.331mil,592.921mil)(332.331mil,601.921mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.195mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.362mil < 10mil) Between Pad R13-1(354.331mil,612.913mil) on L1 And Track (332.331mil,592.921mil)(376.331mil,592.921mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.362mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R13-1(354.331mil,612.913mil) on L1 And Track (332.331mil,601.921mil)(332.331mil,666.921mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R13-1(354.331mil,612.913mil) on L1 And Track (376.331mil,592.921mil)(376.331mil,666.921mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R13-2(354.331mil,646.929mil) on L1 And Track (332.331mil,601.921mil)(332.331mil,666.921mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.362mil < 10mil) Between Pad R13-2(354.331mil,646.929mil) on L1 And Track (333.331mil,666.921mil)(376.331mil,666.921mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.362mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R13-2(354.331mil,646.929mil) on L1 And Track (376.331mil,592.921mil)(376.331mil,666.921mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.902mil < 10mil) Between Pad R14-2(2106.299mil,2858.268mil) on L1 And Track (2017.716mil,2868.11mil)(2054.528mil,2868.11mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.902mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.902mil < 10mil) Between Pad R14-2(2106.299mil,2858.268mil) on L1 And Track (2158.071mil,2868.11mil)(2194.882mil,2868.11mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.902mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.362mil < 10mil) Between Pad R15-1(2065.669mil,2200.787mil) on L1 And Track (2045.677mil,2178.787mil)(2045.677mil,2222.787mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.362mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R15-1(2065.669mil,2200.787mil) on L1 And Track (2045.677mil,2178.787mil)(2119.677mil,2178.787mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.195mil < 10mil) Between Pad R15-1(2065.669mil,2200.787mil) on L1 And Track (2045.677mil,2222.787mil)(2054.677mil,2222.787mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.195mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R15-1(2065.669mil,2200.787mil) on L1 And Track (2054.677mil,2222.787mil)(2119.677mil,2222.787mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R15-2(2099.685mil,2200.787mil) on L1 And Track (2045.677mil,2178.787mil)(2119.677mil,2178.787mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R15-2(2099.685mil,2200.787mil) on L1 And Track (2054.677mil,2222.787mil)(2119.677mil,2222.787mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.362mil < 10mil) Between Pad R15-2(2099.685mil,2200.787mil) on L1 And Track (2119.677mil,2178.787mil)(2119.677mil,2221.787mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.362mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.362mil < 10mil) Between Pad R16-1(2069.606mil,3015.748mil) on L1 And Track (2049.614mil,2993.748mil)(2049.614mil,3037.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.362mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R16-1(2069.606mil,3015.748mil) on L1 And Track (2049.614mil,2993.748mil)(2123.614mil,2993.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.195mil < 10mil) Between Pad R16-1(2069.606mil,3015.748mil) on L1 And Track (2049.614mil,3037.748mil)(2058.614mil,3037.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.195mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R16-1(2069.606mil,3015.748mil) on L1 And Track (2058.614mil,3037.748mil)(2123.614mil,3037.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R16-2(2103.622mil,3015.748mil) on L1 And Track (2049.614mil,2993.748mil)(2123.614mil,2993.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R16-2(2103.622mil,3015.748mil) on L1 And Track (2058.614mil,3037.748mil)(2123.614mil,3037.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.362mil < 10mil) Between Pad R16-2(2103.622mil,3015.748mil) on L1 And Track (2123.614mil,2993.748mil)(2123.614mil,3036.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.362mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.195mil < 10mil) Between Pad R17-1(1866.142mil,1967.244mil) on L1 And Track (1844.142mil,1947.252mil)(1844.142mil,1956.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.195mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.362mil < 10mil) Between Pad R17-1(1866.142mil,1967.244mil) on L1 And Track (1844.142mil,1947.252mil)(1888.142mil,1947.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.362mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R17-1(1866.142mil,1967.244mil) on L1 And Track (1844.142mil,1956.252mil)(1844.142mil,2021.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R17-1(1866.142mil,1967.244mil) on L1 And Track (1888.142mil,1947.252mil)(1888.142mil,2021.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R17-2(1866.142mil,2001.26mil) on L1 And Track (1844.142mil,1956.252mil)(1844.142mil,2021.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.362mil < 10mil) Between Pad R17-2(1866.142mil,2001.26mil) on L1 And Track (1845.142mil,2021.252mil)(1888.142mil,2021.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.362mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R17-2(1866.142mil,2001.26mil) on L1 And Track (1888.142mil,1947.252mil)(1888.142mil,2021.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.195mil < 10mil) Between Pad R18-1(2228.346mil,2368.819mil) on L1 And Track (2206.346mil,2348.827mil)(2206.346mil,2357.827mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.195mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.362mil < 10mil) Between Pad R18-1(2228.346mil,2368.819mil) on L1 And Track (2206.346mil,2348.827mil)(2250.346mil,2348.827mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.362mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R18-1(2228.346mil,2368.819mil) on L1 And Track (2206.346mil,2357.827mil)(2206.346mil,2422.827mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R18-1(2228.346mil,2368.819mil) on L1 And Track (2250.346mil,2348.827mil)(2250.346mil,2422.827mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R18-2(2228.346mil,2402.835mil) on L1 And Track (2206.346mil,2357.827mil)(2206.346mil,2422.827mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.362mil < 10mil) Between Pad R18-2(2228.346mil,2402.835mil) on L1 And Track (2207.346mil,2422.827mil)(2250.346mil,2422.827mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.362mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R18-2(2228.346mil,2402.835mil) on L1 And Track (2250.346mil,2348.827mil)(2250.346mil,2422.827mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R19-1(2280.787mil,2027.559mil) on L1 And Track (2226.78mil,2005.559mil)(2291.78mil,2005.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R19-1(2280.787mil,2027.559mil) on L1 And Track (2226.78mil,2049.559mil)(2300.78mil,2049.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.195mil < 10mil) Between Pad R19-1(2280.787mil,2027.559mil) on L1 And Track (2291.78mil,2005.559mil)(2300.78mil,2005.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.195mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.362mil < 10mil) Between Pad R19-1(2280.787mil,2027.559mil) on L1 And Track (2300.78mil,2005.559mil)(2300.78mil,2049.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.362mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R19-2(2246.772mil,2027.559mil) on L1 And Track (2226.78mil,2005.559mil)(2291.78mil,2005.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.362mil < 10mil) Between Pad R19-2(2246.772mil,2027.559mil) on L1 And Track (2226.78mil,2006.559mil)(2226.78mil,2049.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.362mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R19-2(2246.772mil,2027.559mil) on L1 And Track (2226.78mil,2049.559mil)(2300.78mil,2049.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.362mil < 10mil) Between Pad R2-1(2358.268mil,1232.284mil) on L1 And Track (2338.276mil,1210.284mil)(2338.276mil,1254.284mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.362mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R2-1(2358.268mil,1232.284mil) on L1 And Track (2338.276mil,1210.284mil)(2412.276mil,1210.284mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.195mil < 10mil) Between Pad R2-1(2358.268mil,1232.284mil) on L1 And Track (2338.276mil,1254.284mil)(2347.276mil,1254.284mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.195mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R2-1(2358.268mil,1232.284mil) on L1 And Track (2347.276mil,1254.284mil)(2412.276mil,1254.284mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.195mil < 10mil) Between Pad R21-1(1866.142mil,1872.756mil) on L1 And Track (1844.142mil,1852.764mil)(1844.142mil,1861.764mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.195mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.362mil < 10mil) Between Pad R21-1(1866.142mil,1872.756mil) on L1 And Track (1844.142mil,1852.764mil)(1888.142mil,1852.764mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.362mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R21-1(1866.142mil,1872.756mil) on L1 And Track (1844.142mil,1861.764mil)(1844.142mil,1926.764mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R21-1(1866.142mil,1872.756mil) on L1 And Track (1888.142mil,1852.764mil)(1888.142mil,1926.764mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R21-2(1866.142mil,1906.772mil) on L1 And Track (1844.142mil,1861.764mil)(1844.142mil,1926.764mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.362mil < 10mil) Between Pad R21-2(1866.142mil,1906.772mil) on L1 And Track (1845.142mil,1926.764mil)(1888.142mil,1926.764mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.362mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R21-2(1866.142mil,1906.772mil) on L1 And Track (1888.142mil,1852.764mil)(1888.142mil,1926.764mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R2-2(2392.284mil,1232.284mil) on L1 And Track (2338.276mil,1210.284mil)(2412.276mil,1210.284mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R2-2(2392.284mil,1232.284mil) on L1 And Track (2347.276mil,1254.284mil)(2412.276mil,1254.284mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.362mil < 10mil) Between Pad R2-2(2392.284mil,1232.284mil) on L1 And Track (2412.276mil,1210.284mil)(2412.276mil,1253.284mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.362mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R22-1(670.551mil,1271.653mil) on L1 And Track (616.543mil,1249.653mil)(681.543mil,1249.653mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R22-1(670.551mil,1271.653mil) on L1 And Track (616.543mil,1293.653mil)(690.543mil,1293.653mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.195mil < 10mil) Between Pad R22-1(670.551mil,1271.653mil) on L1 And Track (681.543mil,1249.653mil)(690.543mil,1249.653mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.195mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.362mil < 10mil) Between Pad R22-1(670.551mil,1271.653mil) on L1 And Track (690.543mil,1249.653mil)(690.543mil,1293.653mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.362mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R22-2(636.535mil,1271.653mil) on L1 And Track (616.543mil,1249.653mil)(681.543mil,1249.653mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.362mil < 10mil) Between Pad R22-2(636.535mil,1271.653mil) on L1 And Track (616.543mil,1250.653mil)(616.543mil,1293.653mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.362mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R22-2(636.535mil,1271.653mil) on L1 And Track (616.543mil,1293.653mil)(690.543mil,1293.653mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R23-1(566.929mil,1450.079mil) on L1 And Track (544.929mil,1396.071mil)(544.929mil,1470.071mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.362mil < 10mil) Between Pad R23-1(566.929mil,1450.079mil) on L1 And Track (544.929mil,1470.071mil)(588.929mil,1470.071mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.362mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R23-1(566.929mil,1450.079mil) on L1 And Track (588.929mil,1396.071mil)(588.929mil,1461.071mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.195mil < 10mil) Between Pad R23-1(566.929mil,1450.079mil) on L1 And Track (588.929mil,1461.071mil)(588.929mil,1470.071mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.195mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R23-2(566.929mil,1416.063mil) on L1 And Track (544.929mil,1396.071mil)(544.929mil,1470.071mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.362mil < 10mil) Between Pad R23-2(566.929mil,1416.063mil) on L1 And Track (544.929mil,1396.071mil)(587.929mil,1396.071mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.362mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R23-2(566.929mil,1416.063mil) on L1 And Track (588.929mil,1396.071mil)(588.929mil,1461.071mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R24-1(205.984mil,1870.079mil) on L1 And Track (151.976mil,1848.079mil)(216.976mil,1848.079mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R24-1(205.984mil,1870.079mil) on L1 And Track (151.976mil,1892.079mil)(225.976mil,1892.079mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.195mil < 10mil) Between Pad R24-1(205.984mil,1870.079mil) on L1 And Track (216.976mil,1848.079mil)(225.976mil,1848.079mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.195mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.362mil < 10mil) Between Pad R24-1(205.984mil,1870.079mil) on L1 And Track (225.976mil,1848.079mil)(225.976mil,1892.079mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.362mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R24-2(171.969mil,1870.079mil) on L1 And Track (151.976mil,1848.079mil)(216.976mil,1848.079mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.362mil < 10mil) Between Pad R24-2(171.969mil,1870.079mil) on L1 And Track (151.976mil,1849.079mil)(151.976mil,1892.079mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.362mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R24-2(171.969mil,1870.079mil) on L1 And Track (151.976mil,1892.079mil)(225.976mil,1892.079mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R25-1(205.984mil,1814.961mil) on L1 And Track (151.976mil,1792.961mil)(216.976mil,1792.961mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R25-1(205.984mil,1814.961mil) on L1 And Track (151.976mil,1836.961mil)(225.976mil,1836.961mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.195mil < 10mil) Between Pad R25-1(205.984mil,1814.961mil) on L1 And Track (216.976mil,1792.961mil)(225.976mil,1792.961mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.195mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.362mil < 10mil) Between Pad R25-1(205.984mil,1814.961mil) on L1 And Track (225.976mil,1792.961mil)(225.976mil,1836.961mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.362mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R25-2(171.969mil,1814.961mil) on L1 And Track (151.976mil,1792.961mil)(216.976mil,1792.961mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.362mil < 10mil) Between Pad R25-2(171.969mil,1814.961mil) on L1 And Track (151.976mil,1793.961mil)(151.976mil,1836.961mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.362mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R25-2(171.969mil,1814.961mil) on L1 And Track (151.976mil,1836.961mil)(225.976mil,1836.961mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.195mil < 10mil) Between Pad R26-1(1196.85mil,1545.984mil) on L1 And Track (1174.85mil,1525.992mil)(1174.85mil,1534.992mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.195mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.362mil < 10mil) Between Pad R26-1(1196.85mil,1545.984mil) on L1 And Track (1174.85mil,1525.992mil)(1218.85mil,1525.992mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.362mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R26-1(1196.85mil,1545.984mil) on L1 And Track (1174.85mil,1534.992mil)(1174.85mil,1599.992mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R26-1(1196.85mil,1545.984mil) on L1 And Track (1218.85mil,1525.992mil)(1218.85mil,1599.992mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R26-2(1196.85mil,1580mil) on L1 And Track (1174.85mil,1534.992mil)(1174.85mil,1599.992mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.362mil < 10mil) Between Pad R26-2(1196.85mil,1580mil) on L1 And Track (1175.85mil,1599.992mil)(1218.85mil,1599.992mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.362mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R26-2(1196.85mil,1580mil) on L1 And Track (1218.85mil,1525.992mil)(1218.85mil,1599.992mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R27-1(1196.85mil,1493.386mil) on L1 And Track (1174.85mil,1439.378mil)(1174.85mil,1513.378mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.362mil < 10mil) Between Pad R27-1(1196.85mil,1493.386mil) on L1 And Track (1174.85mil,1513.378mil)(1218.85mil,1513.378mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.362mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R27-1(1196.85mil,1493.386mil) on L1 And Track (1218.85mil,1439.378mil)(1218.85mil,1504.378mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.195mil < 10mil) Between Pad R27-1(1196.85mil,1493.386mil) on L1 And Track (1218.85mil,1504.378mil)(1218.85mil,1513.378mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.195mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R27-2(1196.85mil,1459.37mil) on L1 And Track (1174.85mil,1439.378mil)(1174.85mil,1513.378mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.362mil < 10mil) Between Pad R27-2(1196.85mil,1459.37mil) on L1 And Track (1174.85mil,1439.378mil)(1217.85mil,1439.378mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.362mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R27-2(1196.85mil,1459.37mil) on L1 And Track (1218.85mil,1439.378mil)(1218.85mil,1504.378mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R28-1(284.724mil,2366.142mil) on L1 And Track (230.716mil,2344.142mil)(295.716mil,2344.142mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R28-1(284.724mil,2366.142mil) on L1 And Track (230.716mil,2388.142mil)(304.716mil,2388.142mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.195mil < 10mil) Between Pad R28-1(284.724mil,2366.142mil) on L1 And Track (295.716mil,2344.142mil)(304.716mil,2344.142mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.195mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.362mil < 10mil) Between Pad R28-1(284.724mil,2366.142mil) on L1 And Track (304.716mil,2344.142mil)(304.716mil,2388.142mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.362mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R28-2(250.709mil,2366.142mil) on L1 And Track (230.716mil,2344.142mil)(295.716mil,2344.142mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.362mil < 10mil) Between Pad R28-2(250.709mil,2366.142mil) on L1 And Track (230.716mil,2345.142mil)(230.716mil,2388.142mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.362mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R28-2(250.709mil,2366.142mil) on L1 And Track (230.716mil,2388.142mil)(304.716mil,2388.142mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.195mil < 10mil) Between Pad R29-1(255.905mil,3479.055mil) on L1 And Track (233.905mil,3459.063mil)(233.905mil,3468.063mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.195mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.362mil < 10mil) Between Pad R29-1(255.905mil,3479.055mil) on L1 And Track (233.905mil,3459.063mil)(277.906mil,3459.063mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.362mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R29-1(255.905mil,3479.055mil) on L1 And Track (233.905mil,3468.063mil)(233.905mil,3533.063mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R29-1(255.905mil,3479.055mil) on L1 And Track (277.906mil,3459.063mil)(277.906mil,3533.063mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R29-2(255.905mil,3513.071mil) on L1 And Track (233.905mil,3468.063mil)(233.905mil,3533.063mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.362mil < 10mil) Between Pad R29-2(255.905mil,3513.071mil) on L1 And Track (234.905mil,3533.063mil)(277.906mil,3533.063mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.362mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R29-2(255.905mil,3513.071mil) on L1 And Track (277.906mil,3459.063mil)(277.906mil,3533.063mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.195mil < 10mil) Between Pad R30-1(177.165mil,3605.039mil) on L1 And Track (155.165mil,3585.047mil)(155.165mil,3594.047mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.195mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.362mil < 10mil) Between Pad R30-1(177.165mil,3605.039mil) on L1 And Track (155.165mil,3585.047mil)(199.165mil,3585.047mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.362mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R30-1(177.165mil,3605.039mil) on L1 And Track (155.165mil,3594.047mil)(155.165mil,3659.047mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R30-1(177.165mil,3605.039mil) on L1 And Track (199.165mil,3585.047mil)(199.165mil,3659.047mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R30-2(177.165mil,3639.055mil) on L1 And Track (155.165mil,3594.047mil)(155.165mil,3659.047mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.362mil < 10mil) Between Pad R30-2(177.165mil,3639.055mil) on L1 And Track (156.165mil,3659.047mil)(199.165mil,3659.047mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.362mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R30-2(177.165mil,3639.055mil) on L1 And Track (199.165mil,3585.047mil)(199.165mil,3659.047mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.362mil < 10mil) Between Pad R3-1(1124.724mil,1133.858mil) on L1 And Track (1104.732mil,1111.858mil)(1104.732mil,1155.858mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.362mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R3-1(1124.724mil,1133.858mil) on L1 And Track (1104.732mil,1111.858mil)(1178.732mil,1111.858mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.195mil < 10mil) Between Pad R3-1(1124.724mil,1133.858mil) on L1 And Track (1104.732mil,1155.858mil)(1113.732mil,1155.858mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.195mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R3-1(1124.724mil,1133.858mil) on L1 And Track (1113.732mil,1155.858mil)(1178.732mil,1155.858mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R3-2(1158.74mil,1133.858mil) on L1 And Track (1104.732mil,1111.858mil)(1178.732mil,1111.858mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R3-2(1158.74mil,1133.858mil) on L1 And Track (1113.732mil,1155.858mil)(1178.732mil,1155.858mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.362mil < 10mil) Between Pad R3-2(1158.74mil,1133.858mil) on L1 And Track (1178.732mil,1111.858mil)(1178.732mil,1154.858mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.362mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R32-1(543.307mil,2388.347mil) on L1 And Track (521.307mil,2334.339mil)(521.307mil,2408.339mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.362mil < 10mil) Between Pad R32-1(543.307mil,2388.347mil) on L1 And Track (521.307mil,2408.339mil)(565.307mil,2408.339mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.362mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R32-1(543.307mil,2388.347mil) on L1 And Track (565.307mil,2334.339mil)(565.307mil,2399.339mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.195mil < 10mil) Between Pad R32-1(543.307mil,2388.347mil) on L1 And Track (565.307mil,2399.339mil)(565.307mil,2408.339mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.195mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R32-2(543.307mil,2354.331mil) on L1 And Track (521.307mil,2334.339mil)(521.307mil,2408.339mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.362mil < 10mil) Between Pad R32-2(543.307mil,2354.331mil) on L1 And Track (521.307mil,2334.339mil)(564.307mil,2334.339mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.362mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R32-2(543.307mil,2354.331mil) on L1 And Track (565.307mil,2334.339mil)(565.307mil,2399.339mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R35-1(968.504mil,3257.165mil) on L1 And Track (946.504mil,3203.157mil)(946.504mil,3277.157mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.362mil < 10mil) Between Pad R35-1(968.504mil,3257.165mil) on L1 And Track (946.504mil,3277.157mil)(990.504mil,3277.157mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.362mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R35-1(968.504mil,3257.165mil) on L1 And Track (990.504mil,3203.157mil)(990.504mil,3268.157mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.195mil < 10mil) Between Pad R35-1(968.504mil,3257.165mil) on L1 And Track (990.504mil,3268.157mil)(990.504mil,3277.157mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.195mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R35-2(968.504mil,3223.15mil) on L1 And Track (946.504mil,3203.157mil)(946.504mil,3277.157mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.362mil < 10mil) Between Pad R35-2(968.504mil,3223.15mil) on L1 And Track (946.504mil,3203.157mil)(989.504mil,3203.157mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.362mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R35-2(968.504mil,3223.15mil) on L1 And Track (990.504mil,3203.157mil)(990.504mil,3268.157mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.195mil < 10mil) Between Pad R36-1(625.984mil,3955.433mil) on L1 And Track (603.984mil,3935.441mil)(603.984mil,3944.441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.195mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.362mil < 10mil) Between Pad R36-1(625.984mil,3955.433mil) on L1 And Track (603.984mil,3935.441mil)(647.984mil,3935.441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.362mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R36-1(625.984mil,3955.433mil) on L1 And Track (603.984mil,3944.441mil)(603.984mil,4009.441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R36-1(625.984mil,3955.433mil) on L1 And Track (647.984mil,3935.441mil)(647.984mil,4009.441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R36-2(625.984mil,3989.449mil) on L1 And Track (603.984mil,3944.441mil)(603.984mil,4009.441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.362mil < 10mil) Between Pad R36-2(625.984mil,3989.449mil) on L1 And Track (604.984mil,4009.441mil)(647.984mil,4009.441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.362mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R36-2(625.984mil,3989.449mil) on L1 And Track (647.984mil,3935.441mil)(647.984mil,4009.441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R37-1(744.095mil,3989.449mil) on L1 And Track (722.095mil,3935.441mil)(722.095mil,4009.441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.362mil < 10mil) Between Pad R37-1(744.095mil,3989.449mil) on L1 And Track (722.095mil,4009.441mil)(766.095mil,4009.441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.362mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R37-1(744.095mil,3989.449mil) on L1 And Track (766.095mil,3935.441mil)(766.095mil,4000.441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.195mil < 10mil) Between Pad R37-1(744.095mil,3989.449mil) on L1 And Track (766.095mil,4000.441mil)(766.095mil,4009.441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.195mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R37-2(744.095mil,3955.433mil) on L1 And Track (722.095mil,3935.441mil)(722.095mil,4009.441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.362mil < 10mil) Between Pad R37-2(744.095mil,3955.433mil) on L1 And Track (722.095mil,3935.441mil)(765.095mil,3935.441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.362mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R37-2(744.095mil,3955.433mil) on L1 And Track (766.095mil,3935.441mil)(766.095mil,4000.441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R38-1(744.095mil,4076.063mil) on L1 And Track (722.095mil,4022.055mil)(722.095mil,4096.055mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.362mil < 10mil) Between Pad R38-1(744.095mil,4076.063mil) on L1 And Track (722.095mil,4096.055mil)(766.095mil,4096.055mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.362mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R38-1(744.095mil,4076.063mil) on L1 And Track (766.095mil,4022.055mil)(766.095mil,4087.055mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.195mil < 10mil) Between Pad R38-1(744.095mil,4076.063mil) on L1 And Track (766.095mil,4087.055mil)(766.095mil,4096.055mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.195mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R38-2(744.095mil,4042.047mil) on L1 And Track (722.095mil,4022.055mil)(722.095mil,4096.055mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.362mil < 10mil) Between Pad R38-2(744.095mil,4042.047mil) on L1 And Track (722.095mil,4022.055mil)(765.095mil,4022.055mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.362mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R38-2(744.095mil,4042.047mil) on L1 And Track (766.095mil,4022.055mil)(766.095mil,4087.055mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R39-1(94.488mil,1817.48mil) on L1 And Track (116.488mil,1763.473mil)(116.488mil,1828.473mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.195mil < 10mil) Between Pad R39-1(94.488mil,1817.48mil) on L1 And Track (116.488mil,1828.473mil)(116.488mil,1837.473mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.195mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R39-1(94.488mil,1817.48mil) on L1 And Track (72.488mil,1763.473mil)(72.488mil,1837.473mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.362mil < 10mil) Between Pad R39-1(94.488mil,1817.48mil) on L1 And Track (72.488mil,1837.473mil)(116.488mil,1837.473mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.362mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R39-2(94.488mil,1783.465mil) on L1 And Track (116.488mil,1763.473mil)(116.488mil,1828.473mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.362mil < 10mil) Between Pad R39-2(94.488mil,1783.465mil) on L1 And Track (72.488mil,1763.473mil)(115.488mil,1763.473mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.362mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R39-2(94.488mil,1783.465mil) on L1 And Track (72.488mil,1763.473mil)(72.488mil,1837.473mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R4-1(1232.284mil,1100.945mil) on L1 And Track (1210.284mil,1046.937mil)(1210.284mil,1120.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.362mil < 10mil) Between Pad R4-1(1232.284mil,1100.945mil) on L1 And Track (1210.284mil,1120.937mil)(1254.284mil,1120.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.362mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R4-1(1232.284mil,1100.945mil) on L1 And Track (1254.284mil,1046.937mil)(1254.284mil,1111.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.195mil < 10mil) Between Pad R4-1(1232.284mil,1100.945mil) on L1 And Track (1254.284mil,1111.937mil)(1254.284mil,1120.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.195mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R4-2(1232.284mil,1066.929mil) on L1 And Track (1210.284mil,1046.937mil)(1210.284mil,1120.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.362mil < 10mil) Between Pad R4-2(1232.284mil,1066.929mil) on L1 And Track (1210.284mil,1046.937mil)(1253.284mil,1046.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.362mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R4-2(1232.284mil,1066.929mil) on L1 And Track (1254.284mil,1046.937mil)(1254.284mil,1111.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.195mil < 10mil) Between Pad R5-1(1455.433mil,1015.748mil) on L1 And Track (1435.441mil,1037.748mil)(1444.441mil,1037.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.195mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.362mil < 10mil) Between Pad R5-1(1455.433mil,1015.748mil) on L1 And Track (1435.441mil,993.748mil)(1435.441mil,1037.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.362mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R5-1(1455.433mil,1015.748mil) on L1 And Track (1435.441mil,993.748mil)(1509.441mil,993.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R5-1(1455.433mil,1015.748mil) on L1 And Track (1444.441mil,1037.748mil)(1509.441mil,1037.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R5-2(1489.449mil,1015.748mil) on L1 And Track (1435.441mil,993.748mil)(1509.441mil,993.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R5-2(1489.449mil,1015.748mil) on L1 And Track (1444.441mil,1037.748mil)(1509.441mil,1037.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.362mil < 10mil) Between Pad R5-2(1489.449mil,1015.748mil) on L1 And Track (1509.441mil,993.748mil)(1509.441mil,1036.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.362mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.362mil < 10mil) Between Pad R6-1(742.835mil,1153.543mil) on L1 And Track (722.842mil,1131.543mil)(722.842mil,1175.543mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.362mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R6-1(742.835mil,1153.543mil) on L1 And Track (722.842mil,1131.543mil)(796.842mil,1131.543mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.195mil < 10mil) Between Pad R6-1(742.835mil,1153.543mil) on L1 And Track (722.842mil,1175.543mil)(731.842mil,1175.543mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.195mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R6-1(742.835mil,1153.543mil) on L1 And Track (731.842mil,1175.543mil)(796.842mil,1175.543mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R6-2(776.85mil,1153.543mil) on L1 And Track (722.842mil,1131.543mil)(796.842mil,1131.543mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R6-2(776.85mil,1153.543mil) on L1 And Track (731.842mil,1175.543mil)(796.842mil,1175.543mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.362mil < 10mil) Between Pad R6-2(776.85mil,1153.543mil) on L1 And Track (796.842mil,1131.543mil)(796.842mil,1174.543mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.362mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.362mil < 10mil) Between Pad R7-1(742.835mil,1212.598mil) on L1 And Track (722.842mil,1190.598mil)(722.842mil,1234.598mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.362mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R7-1(742.835mil,1212.598mil) on L1 And Track (722.842mil,1190.598mil)(796.842mil,1190.598mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.195mil < 10mil) Between Pad R7-1(742.835mil,1212.598mil) on L1 And Track (722.842mil,1234.598mil)(731.842mil,1234.598mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.195mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R7-1(742.835mil,1212.598mil) on L1 And Track (731.842mil,1234.598mil)(796.842mil,1234.598mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R7-2(776.85mil,1212.598mil) on L1 And Track (722.842mil,1190.598mil)(796.842mil,1190.598mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R7-2(776.85mil,1212.598mil) on L1 And Track (731.842mil,1234.598mil)(796.842mil,1234.598mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.362mil < 10mil) Between Pad R7-2(776.85mil,1212.598mil) on L1 And Track (796.842mil,1190.598mil)(796.842mil,1233.598mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.362mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R8-1(1081.26mil,1003.937mil) on L1 And Track (1027.252mil,1025.937mil)(1101.252mil,1025.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R8-1(1081.26mil,1003.937mil) on L1 And Track (1027.252mil,981.937mil)(1092.252mil,981.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.195mil < 10mil) Between Pad R8-1(1081.26mil,1003.937mil) on L1 And Track (1092.252mil,981.937mil)(1101.252mil,981.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.195mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.362mil < 10mil) Between Pad R8-1(1081.26mil,1003.937mil) on L1 And Track (1101.252mil,981.937mil)(1101.252mil,1025.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.362mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R8-2(1047.244mil,1003.937mil) on L1 And Track (1027.252mil,1025.937mil)(1101.252mil,1025.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R8-2(1047.244mil,1003.937mil) on L1 And Track (1027.252mil,981.937mil)(1092.252mil,981.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.362mil < 10mil) Between Pad R8-2(1047.244mil,1003.937mil) on L1 And Track (1027.252mil,982.937mil)(1027.252mil,1025.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.362mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R9-1(368.661mil,1015.748mil) on L1 And Track (314.654mil,1037.748mil)(388.654mil,1037.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R9-1(368.661mil,1015.748mil) on L1 And Track (314.654mil,993.748mil)(379.654mil,993.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.195mil < 10mil) Between Pad R9-1(368.661mil,1015.748mil) on L1 And Track (379.654mil,993.748mil)(388.654mil,993.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.195mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.362mil < 10mil) Between Pad R9-1(368.661mil,1015.748mil) on L1 And Track (388.654mil,993.748mil)(388.654mil,1037.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.362mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R9-2(334.646mil,1015.748mil) on L1 And Track (314.654mil,1037.748mil)(388.654mil,1037.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R9-2(334.646mil,1015.748mil) on L1 And Track (314.654mil,993.748mil)(379.654mil,993.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.362mil < 10mil) Between Pad R9-2(334.646mil,1015.748mil) on L1 And Track (314.654mil,994.748mil)(314.654mil,1037.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.362mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Pad SW3-1(173.425mil,1486.22mil) on L1 And Track (209.842mil,1397.638mil)(209.842mil,1472.441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Pad SW3-1(173.425mil,1486.22mil) on L1 And Track (209.842mil,1472.441mil)(209.842mil,1751.968mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Pad SW3-2(173.425mil,1545.276mil) on L1 And Track (209.842mil,1472.441mil)(209.842mil,1751.968mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Pad SW3-26(136.417mil,1425.197mil) on L1 And Track (16.929mil,1397.638mil)(209.842mil,1397.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Pad SW3-26(136.417mil,1724.409mil) on L1 And Track (16.929mil,1751.968mil)(209.842mil,1751.968mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Pad SW3-26(47.047mil,1425.197mil) on L1 And Track (16.929mil,1397.638mil)(16.929mil,1751.968mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Pad SW3-26(47.047mil,1425.197mil) on L1 And Track (16.929mil,1397.638mil)(209.842mil,1397.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Pad SW3-26(47.047mil,1724.409mil) on L1 And Track (16.929mil,1397.638mil)(16.929mil,1751.968mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Pad SW3-26(47.047mil,1724.409mil) on L1 And Track (16.929mil,1751.968mil)(209.842mil,1751.968mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Pad SW3-3(173.425mil,1663.386mil) on L1 And Track (209.842mil,1472.441mil)(209.842mil,1751.968mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad U7-1(381.89mil,1872.047mil) on L1 And Track (344.488mil,1851.378mil)(344.488mil,1967.52mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad U7-1(381.89mil,1872.047mil) on L1 And Track (358.268mil,1850.394mil)(405.512mil,1850.394mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad U7-2(381.89mil,1909.449mil) on L1 And Track (344.488mil,1851.378mil)(344.488mil,1967.52mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad U7-3(381.89mil,1946.85mil) on L1 And Track (344.488mil,1851.378mil)(344.488mil,1967.52mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad U7-4(279.528mil,1946.85mil) on L1 And Track (316.929mil,1851.378mil)(316.929mil,1967.52mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad U7-5(279.528mil,1872.047mil) on L1 And Track (316.929mil,1851.378mil)(316.929mil,1967.52mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
Rule Violations :490

Processing Rule : Silk to Silk (Clearance=10mil) (All),(All)
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "*" (489.232mil,2488.646mil) on Top Overlay And Track (492.126mil,2427.165mil)(492.126mil,2907.48mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (9.727mil < 10mil) Between Text "HV" (206.2mil,3820.26mil) on Top Overlay And Track (116.274mil,3897.92mil)(377.535mil,3897.92mil) on Top Overlay Silk Text to Silk Clearance [9.727mil]
Rule Violations :2

Processing Rule : Net Antennae (Tolerance=0mil) (All)
   Violation between Net Antennae: Track (753.937mil,1578.74mil)(753.937mil,1592.52mil) on L1 
   Violation between Net Antennae: Via (326.875mil,1199.727mil) from L1 to L4 
   Violation between Net Antennae: Via (681.102mil,1133.858mil) from L1 to L4 
   Violation between Net Antennae: Via (681.102mil,1232.284mil) from L1 to L4 
Rule Violations :4

Processing Rule : Room OPAMP2 (Bounding Region = (9303.15mil, 13108.915mil, 9463.779mil, 13397.638mil) (False)
Rule Violations :0

Processing Rule : Room OPAMP (Bounding Region = (9303.15mil, 12842.52mil, 9744.094mil, 13035.433mil) (False)
Rule Violations :0

Processing Rule : Room FTDI (Bounding Region = (8342.52mil, 11550.118mil, 8574.803mil, 11779.528mil) (False)
Rule Violations :0

Processing Rule : Room USBC1 (Bounding Region = (7515.748mil, 11283.465mil, 8039.37mil, 11759.843mil) (False)
Rule Violations :0

Processing Rule : Room USBC2 (Bounding Region = (7515.748mil, 10795.275mil, 8039.37mil, 11271.654mil) (False)
Rule Violations :0

Processing Rule : Room SmallFootprint (Bounding Region = (9401.575mil, 12200.787mil, 9728.346mil, 12574.803mil) (False)
Rule Violations :0

Processing Rule : Component Clearance Constraint ( Horizontal Gap = -1mil, Vertical Gap = -1mil ) (InComponent('SCREEN1')),(InComponent('U4')) 
Rule Violations :0

Processing Rule : Component Clearance Constraint ( Horizontal Gap = -1mil, Vertical Gap = -1mil ) (InComponent('SCREEN1')),(InComponent('C19')) 
Rule Violations :0

Processing Rule : Component Clearance Constraint ( Horizontal Gap = -1mil, Vertical Gap = -1mil ) (InComponent('SCREEN1')),(InComponent('U3')) 
Rule Violations :0

Processing Rule : Component Clearance Constraint ( Horizontal Gap = -1mil, Vertical Gap = -1mil ) (InComponent('SCREEN1')),(InComponent('LS1')) 
Rule Violations :0

Processing Rule : Component Clearance Constraint ( Horizontal Gap = -1mil, Vertical Gap = -1mil ) (InComponent('SCREEN1')),(InComponent('U2')) 
Rule Violations :0

Processing Rule : Component Clearance Constraint ( Horizontal Gap = -1mil, Vertical Gap = -1mil ) (InComponent('SCREEN1')),(InComponent('U5')) 
Rule Violations :0

Processing Rule : Component Clearance Constraint ( Horizontal Gap = -1mil, Vertical Gap = -1mil ) (All),(All) 
Rule Violations :0

Processing Rule : Height Constraint (Min=0mil) (Max=1000mil) (Prefered=500mil) (All)
Rule Violations :0


Violations Detected : 649
Waived Violations : 0
Time Elapsed        : 00:00:00