\hypertarget{struct_d_m_x512__driver__s}{}\doxysection{D\+M\+X512\+\_\+driver\+\_\+s Struct Reference}
\label{struct_d_m_x512__driver__s}\index{DMX512\_driver\_s@{DMX512\_driver\_s}}


Defines a D\+M\+X512 driver instance.  




{\ttfamily \#include $<$D\+M\+X512\+\_\+driver.\+h$>$}

\doxysubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{struct_d_m_x512__driver__s_ae327e835349fa9c9d2ef399a5230ca3a}\label{struct_d_m_x512__driver__s_ae327e835349fa9c9d2ef399a5230ca3a}} 
U\+A\+R\+T\+\_\+\+Handle\+Type\+Def {\bfseries uart}
\item 
\mbox{\Hypertarget{struct_d_m_x512__driver__s_a7532b2111ec83fe8c54edaf37553d0d5}\label{struct_d_m_x512__driver__s_a7532b2111ec83fe8c54edaf37553d0d5}} 
uint8\+\_\+t {\bfseries value\+\_\+buffer} \mbox{[}D\+M\+X512\+\_\+\+F\+R\+A\+M\+E\+\_\+\+B\+Y\+T\+E\+S\+I\+ZE -\/ 1\mbox{]}
\item 
\mbox{\Hypertarget{struct_d_m_x512__driver__s_ad0cb5ececf2124f73527c5354fa16310}\label{struct_d_m_x512__driver__s_ad0cb5ececf2124f73527c5354fa16310}} 
D\+M\+X512\+\_\+driver\+\_\+status\+\_\+e {\bfseries status}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Defines a D\+M\+X512 driver instance. 

D\+M\+X512 is a standard for digital communication widely used to control stage equipment. data is transmitted over differential pair using R\+S-\/485 standard. each D\+M\+X512 frame consists of a set of 512 ordered channel 8bit values. 

Definition at line 61 of file D\+M\+X512\+\_\+driver.\+h.



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/root/\+Documents/\+A\+S\+L\+S/\+Firmware\+\_\+\+V2.\+4/cueos/drivers/hl\+\_\+drivers/serial/\+D\+M\+X512/inc/D\+M\+X512\+\_\+driver.\+h\end{DoxyCompactItemize}
