verilog xil_defaultlib "../../../bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v" --include "../../../../fullSystemAttempt1.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl" --include "../../../../fullSystemAttempt1.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl" --include "../../../../fullSystemAttempt1.srcs/sources_1/bd/design_1/ipshared/0cab/hdl/verilog" --include "../../../../fullSystemAttempt1.srcs/sources_1/bd/design_1/ipshared/f9cc/hdl/verilog" --include "../../../../fullSystemAttempt1.srcs/sources_1/bd/design_1/ipshared/469d/hdl/verilog" --include "../../../../fullSystemAttempt1.srcs/sources_1/bd/design_1/ipshared/48e6/hdl/verilog"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_xbar_0/sim/design_1_xbar_0.v" --include "../../../../fullSystemAttempt1.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl" --include "../../../../fullSystemAttempt1.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl" --include "../../../../fullSystemAttempt1.srcs/sources_1/bd/design_1/ipshared/0cab/hdl/verilog" --include "../../../../fullSystemAttempt1.srcs/sources_1/bd/design_1/ipshared/f9cc/hdl/verilog" --include "../../../../fullSystemAttempt1.srcs/sources_1/bd/design_1/ipshared/469d/hdl/verilog" --include "../../../../fullSystemAttempt1.srcs/sources_1/bd/design_1/ipshared/48e6/hdl/verilog"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v" --include "../../../../fullSystemAttempt1.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl" --include "../../../../fullSystemAttempt1.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl" --include "../../../../fullSystemAttempt1.srcs/sources_1/bd/design_1/ipshared/0cab/hdl/verilog" --include "../../../../fullSystemAttempt1.srcs/sources_1/bd/design_1/ipshared/f9cc/hdl/verilog" --include "../../../../fullSystemAttempt1.srcs/sources_1/bd/design_1/ipshared/469d/hdl/verilog" --include "../../../../fullSystemAttempt1.srcs/sources_1/bd/design_1/ipshared/48e6/hdl/verilog"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_auto_us_0/sim/design_1_auto_us_0.v" --include "../../../../fullSystemAttempt1.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl" --include "../../../../fullSystemAttempt1.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl" --include "../../../../fullSystemAttempt1.srcs/sources_1/bd/design_1/ipshared/0cab/hdl/verilog" --include "../../../../fullSystemAttempt1.srcs/sources_1/bd/design_1/ipshared/f9cc/hdl/verilog" --include "../../../../fullSystemAttempt1.srcs/sources_1/bd/design_1/ipshared/469d/hdl/verilog" --include "../../../../fullSystemAttempt1.srcs/sources_1/bd/design_1/ipshared/48e6/hdl/verilog"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_auto_pc_1/sim/design_1_auto_pc_1.v" --include "../../../../fullSystemAttempt1.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl" --include "../../../../fullSystemAttempt1.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl" --include "../../../../fullSystemAttempt1.srcs/sources_1/bd/design_1/ipshared/0cab/hdl/verilog" --include "../../../../fullSystemAttempt1.srcs/sources_1/bd/design_1/ipshared/f9cc/hdl/verilog" --include "../../../../fullSystemAttempt1.srcs/sources_1/bd/design_1/ipshared/469d/hdl/verilog" --include "../../../../fullSystemAttempt1.srcs/sources_1/bd/design_1/ipshared/48e6/hdl/verilog"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_auto_us_1/sim/design_1_auto_us_1.v" --include "../../../../fullSystemAttempt1.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl" --include "../../../../fullSystemAttempt1.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl" --include "../../../../fullSystemAttempt1.srcs/sources_1/bd/design_1/ipshared/0cab/hdl/verilog" --include "../../../../fullSystemAttempt1.srcs/sources_1/bd/design_1/ipshared/f9cc/hdl/verilog" --include "../../../../fullSystemAttempt1.srcs/sources_1/bd/design_1/ipshared/469d/hdl/verilog" --include "../../../../fullSystemAttempt1.srcs/sources_1/bd/design_1/ipshared/48e6/hdl/verilog"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_auto_pc_2/sim/design_1_auto_pc_2.v" --include "../../../../fullSystemAttempt1.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl" --include "../../../../fullSystemAttempt1.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl" --include "../../../../fullSystemAttempt1.srcs/sources_1/bd/design_1/ipshared/0cab/hdl/verilog" --include "../../../../fullSystemAttempt1.srcs/sources_1/bd/design_1/ipshared/f9cc/hdl/verilog" --include "../../../../fullSystemAttempt1.srcs/sources_1/bd/design_1/ipshared/469d/hdl/verilog" --include "../../../../fullSystemAttempt1.srcs/sources_1/bd/design_1/ipshared/48e6/hdl/verilog"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_auto_pc_3/sim/design_1_auto_pc_3.v" --include "../../../../fullSystemAttempt1.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl" --include "../../../../fullSystemAttempt1.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl" --include "../../../../fullSystemAttempt1.srcs/sources_1/bd/design_1/ipshared/0cab/hdl/verilog" --include "../../../../fullSystemAttempt1.srcs/sources_1/bd/design_1/ipshared/f9cc/hdl/verilog" --include "../../../../fullSystemAttempt1.srcs/sources_1/bd/design_1/ipshared/469d/hdl/verilog" --include "../../../../fullSystemAttempt1.srcs/sources_1/bd/design_1/ipshared/48e6/hdl/verilog"

verilog xil_defaultlib "glbl.v"

nosort
