import { CPU, RegisterType } from "./cpu";
import { Instruction } from "./instruction";
import { Flags } from "./flags";

enum OpcodeType {
    Default,
    CB
}

interface Descriptor extends PropertyDescriptor {
    value?: (instruction: Instruction) => void;
}

export const _opcodes: { [key: number]: [number, (instruction: Instruction) => void, string] } = {};
export const _cbopcodes: { [key: number]: [number, (instruction: Instruction) => void, string] } = {};

export function Opcode(opcode: number, cycles: number, debug: string, type: OpcodeType = OpcodeType.Default) {
    return (target: any, property: string, descriptor: Descriptor) => {
        if (type === OpcodeType.Default) {
            _opcodes[opcode] = [cycles, descriptor.value as (instruction: Instruction) => void, debug];
        } else {
            _cbopcodes[opcode] = [cycles, descriptor.value as (instruction: Instruction) => void, debug];
        }
    };
}

function getCarryBits(base: number, add: number, result: number): number {
    return base ^ add ^ result;
}

function checkCarry(carrybits: number): boolean {
    return (carrybits & 0x100) != 0;
}

function checkHalfCarry(carrybits: number): boolean {
    return (carrybits & 0x10) != 0;
}

function toggleZeroFlag(cpu: CPU, result: number): void {
    if ((result & 0xFF) === 0) {
        cpu.enableFlag(Flags.ZeroFlag);
    } else {
        cpu.disableFlag(Flags.ZeroFlag);
    }
}

function SUB(register: RegisterType | number | null, useCarry: boolean, cpu: CPU): void {
    let val = 0;

    cpu.enableFlag(Flags.AddSubFlag);

    if (register === null) {
        let tmp = cpu.MMU.read8(cpu.get("HL"));

        val = tmp;
    } else if (typeof register === "string") {
        val = cpu.get(register);
    } else {
        val = register as number;
    }

    const A = cpu.get("A");
    let extra = (useCarry && cpu.isFlagSet(Flags.CarryFlag)) ? 1 : 0;
    let result = A - val - extra;

    if (result < 0) {
        cpu.enableFlag(Flags.CarryFlag);
    } else {
        cpu.disableFlag(Flags.CarryFlag);
    }

    if ((A & 0xF) - (val & 0xF) - extra < 0) {
        cpu.enableFlag(Flags.HalfCarryFlag);
    } else {
        cpu.disableFlag(Flags.HalfCarryFlag);
    }

    cpu.set("A", result);
    toggleZeroFlag(cpu, result);
}

function ADD_16(register1: RegisterType, register2: RegisterType | number, cpu: CPU): void {
    cpu.clearFlags();
    
    let val = 0;
    if (typeof register2 === "string") {
        val = cpu.get(register2);
    } else {
        val = register2 as number;
    }

    const value1 = cpu.get(register1);
    const result = value1 + val;

    if (((value1 ^ val ^ (result & 0xFFFF)) & 0x100) == 0x100) {
        cpu.enableFlag(Flags.CarryFlag);
    }

    if (((value1 ^ val ^ (result & 0xFFFF)) & 0x10) == 0x10) {
        cpu.enableFlag(Flags.HalfCarryFlag);
    }

    cpu.set(register1, result);
}

function ADD(register: RegisterType | number | null, addCarry: boolean, cpu: CPU): void {
    let val = 0;
    if (register === null) {
        val = cpu.MMU.read8(cpu.get("HL"));
    } else if (typeof register === "string") {
        val = cpu.get(register);
    } else {
        val = register as number;
    }

    const A = cpu.get("A");
    let extra = (addCarry && cpu.isFlagSet(Flags.CarryFlag)) ? 1 : 0;
    let result = A + val + extra;

    if (result > 0xFF) {
        cpu.enableFlag(Flags.CarryFlag);
    } else {
        cpu.disableFlag(Flags.CarryFlag);
    }

    if ((A & 0xF) + (val & 0xF) + extra > 0xF) {
        cpu.enableFlag(Flags.HalfCarryFlag);
    } else {
        cpu.disableFlag(Flags.HalfCarryFlag);
    }

    cpu.set("A", result);
    toggleZeroFlag(cpu, result);

    cpu.disableFlag(Flags.AddSubFlag);
}

function SRL(register: RegisterType | null, cpu: CPU): void {
    cpu.clearFlags();

    let result = 0;

    if (register === null) {
        result = cpu.MMU.read8(cpu.get("HL"));

        cpu.cycle(4);
    } else {
        result = cpu.get(register);
    }

    if ((result & 0x01) != 0) {
        cpu.enableFlag(Flags.CarryFlag);
    }

    result >>= 1;

    if (register === null) {
        cpu.MMU.write8(cpu.get("HL"), result);

        cpu.cycle(4);
    } else {
        cpu.set(register, result);
    }
    
    toggleZeroFlag(cpu, result);

    cpu.cycle(4);
}

function SWAP(register: RegisterType | null, cpu: CPU): void {
    cpu.clearFlags();

    let result = 0;
    if (register === null) {
        const HL = cpu.get("HL");

        let value = cpu.MMU.read8(HL);
        
        cpu.cycle(4);

        result = ((value & 0x0F) << 4) | ((value & 0xF0) >> 4);

        cpu.MMU.write8(HL, result);

        cpu.cycle(4);
    } else {
        const reg = cpu.get(register);

        result = ((reg & 0x0F) << 4) | ((reg & 0xF0) >> 4);
        cpu.set(register, result);
    }

    toggleZeroFlag(cpu, result);
    cpu.cycle(4);
}

function BIT(register: RegisterType | null, bit: number, cpu: CPU): void {
    let value = 0;
    
    if (register === null) {
        value = cpu.MMU.read8(cpu.get("HL"));

        cpu.cycle(4);
    } else {
        value = cpu.get(register);
    }

    toggleZeroFlag(cpu, ((value >> bit) & 0x01));
    cpu.enableFlag(Flags.HalfCarryFlag);
    cpu.disableFlag(Flags.AddSubFlag);

    cpu.cycle(4);
}

function CP(val: number, cpu: CPU): void {
    cpu.clearFlags();
    cpu.enableFlag(Flags.AddSubFlag);

    const A = cpu.get("A");

    if (val === A) {
        cpu.enableFlag(Flags.ZeroFlag);
    }

    if (A < val) {
        cpu.enableFlag(Flags.CarryFlag);
    }

    if (((A - val) & 0xF) > (A & 0xF)) {
        cpu.enableFlag(Flags.HalfCarryFlag);
    }
}
export class Opcodes {
    @Opcode(0x00, 4, "NOP")
    public static NOP_0x00(instruction: Instruction): void {
        // empty
    }

    @Opcode(0x01, 12, "LD BC,d16")
    @Opcode(0x11, 12, "LD DE,d16")
    @Opcode(0x21, 12, "LD HL,d16")
    @Opcode(0x31, 12, "LD SP,d16")
    public static LD_0x01x11x21x31(instruction: Instruction): void {
        const val = instruction.cpu.readu16();
        const register = instruction.cpu.readRegisterType(instruction.opcode >> 4, false);

        instruction.cpu.set(register, val);
    }

    @Opcode(0x02, 8, "LD (BC),A")
    public static LD_0x02(instruction: Instruction): void {
        instruction.cpu.MMU.write8(instruction.cpu.get("BC"), instruction.cpu.get("A"));
    }

    @Opcode(0x03, 8, "INC BC")
    @Opcode(0x13, 8, "INC DE")
    @Opcode(0x23, 8, "INC HL")
    @Opcode(0x33, 8, "INC SP")
    public static INC_0x03x13x23x33(instruction: Instruction): void {
        const register = instruction.cpu.readRegisterType(instruction.opcode >> 4, false);

        instruction.cpu.increment(register);
    }

    @Opcode(0x04, 4, "INC B")
    @Opcode(0x0C, 4, "INC C")
    @Opcode(0x14, 4, "INC D")
    @Opcode(0x1C, 4, "INC E")
    @Opcode(0x24, 4, "INC H")
    @Opcode(0x2C, 4, "INC L")
    @Opcode(0x3C, 4, "INC A")
    public static INC_0x04x0Cx14x1Cx24x2Cx3C(instruction: Instruction): void {
        const register = instruction.cpu.readByteRegisterType(instruction.opcode >> 3);

        instruction.cpu.disableFlag(Flags.ZeroFlag);
        instruction.cpu.disableFlag(Flags.AddSubFlag);

        instruction.cpu.increment(register);

        const val = instruction.cpu.get(register);
        if ((val & 0x0F) == 0x00) {
            instruction.cpu.enableFlag(Flags.HalfCarryFlag);
        } else {
            instruction.cpu.disableFlag(Flags.HalfCarryFlag);
        }

        toggleZeroFlag(instruction.cpu, val);
    }

    @Opcode(0x05, 4, "DEC B")
    @Opcode(0x0D, 4, "DEC C")
    @Opcode(0x15, 4, "DEC D")
    @Opcode(0x1D, 4, "DEC E")
    @Opcode(0x25, 4, "DEC H")
    @Opcode(0x2D, 4, "DEC L")
    @Opcode(0x3D, 4, "DEC A")
    public static DEC_0x05x0Dx15x1Dx25x2Dx3D(instruction: Instruction): void {
        const register = instruction.cpu.readByteRegisterType(instruction.opcode >> 3);

        instruction.cpu.enableFlag(Flags.AddSubFlag);
        instruction.cpu.disableFlag(Flags.ZeroFlag);

        instruction.cpu.decrement(register);

        const result = instruction.cpu.get(register);
        if ((result & 0x0F) == 0x0F) {
            instruction.cpu.enableFlag(Flags.HalfCarryFlag);
        } else {
            instruction.cpu.disableFlag(Flags.HalfCarryFlag);
        }

        toggleZeroFlag(instruction.cpu, result);
    }

    @Opcode(0x06, 8, "LD B,d8")
    @Opcode(0x0E, 8, "LD C,d8")
    @Opcode(0x16, 8, "LD D,d8")
    @Opcode(0x1E, 8, "LD E,d8")
    @Opcode(0x26, 8, "LD H,d8")
    @Opcode(0x2E, 8, "LD L,d8")
    @Opcode(0x3E, 8, "LD A,d8")
    public static LD_0x06(instruction: Instruction): void {
        const register = instruction.cpu.readByteRegisterType(instruction.opcode >> 3);
        const val = instruction.cpu.readu8();

        instruction.cpu.set(register, val);
    }

    @Opcode(0x07, 4, "RLCA")
    public static RLCA_0x07(instruction: Instruction): void {
        let val = instruction.cpu.get("A");
        instruction.cpu.clearFlags();

        if ((val & 0x80) != 0) {
            instruction.cpu.enableFlag(Flags.CarryFlag);

            val <<= 1;
            val |= 0x01;
        } else {
            val <<= 1;
        }

        instruction.cpu.set("A", val);
    }

    @Opcode(0x08, 20, "LD (a16),SP")
    public static LD_0x08(instruction: Instruction): void {
        const addr = instruction.cpu.readu16();

        const SP = instruction.cpu.get("SP");
        instruction.cpu.MMU.write8(addr + 0, SP & 0xFF);
        instruction.cpu.MMU.write8(addr + 1, (SP >> 8) & 0xFF);
    }

    @Opcode(0x09, 8, "ADD HL,BC")
    @Opcode(0x19, 8, "ADD HL,DE")
    @Opcode(0x29, 8, "ADD HL,HL")
    @Opcode(0x39, 8, "ADD HL,SP")
    public static ADD_0x09(instruction: Instruction): void {
        const register = instruction.cpu.readRegisterType(instruction.opcode >> 4, false);

        instruction.cpu.disableFlag(Flags.AddSubFlag);

        const HL = instruction.cpu.get("HL");
        const reg = instruction.cpu.get(register);

        let result = (HL + reg) & 0xFFFF;

        if (result < HL) {
            instruction.cpu.enableFlag(Flags.CarryFlag);
        } else {
            instruction.cpu.disableFlag(Flags.CarryFlag);
        }

        if ((result ^ HL ^ reg) & 0x1000) {
            instruction.cpu.enableFlag(Flags.HalfCarryFlag);
        } else {
            instruction.cpu.disableFlag(Flags.HalfCarryFlag);
        }

        instruction.cpu.set("HL", result);
    }

    @Opcode(0x0A, 8, "LD A,(BC)")
    public static LD_0x0A(instruction: Instruction): void {
        let val = instruction.cpu.MMU.read8(instruction.cpu.get("BC"));

        instruction.cpu.set("A", val);
    }

    @Opcode(0x0F, 4, "RRCA")
    public static RRCA_0x0F(instruction: Instruction): void {
        let val = instruction.cpu.get("A");
        instruction.cpu.clearFlags();

        if ((val & 0x01) != 0) {
            instruction.cpu.enableFlag(Flags.CarryFlag);

            val >>= 1;
            val |= 0x80;
        } else {
            val >>= 1;
        }

        instruction.cpu.set("A", val);
    }

    @Opcode(0x0B, 8, "DEC BC")
    @Opcode(0x1B, 8, "DEC DE")
    @Opcode(0x2B, 8, "DEC HL")
    @Opcode(0x3B, 8, "DEC SP")
    public static DEC_0x0B(instruction: Instruction): void {
        const register = instruction.cpu.readRegisterType(instruction.opcode >> 4, false);

        instruction.cpu.decrement(register);
    }

    @Opcode(0x10, 0, "STOP 0")
    public static STOP_0x10(instruction: Instruction): void {
        // todo
    }

    @Opcode(0x12, 8, "LD (DE),A")
    public static LD_0x12(instruction: Instruction): void {
        instruction.cpu.MMU.write8(instruction.cpu.get("DE"), instruction.cpu.get("A"));
    }

    @Opcode(0x17, 4, "RLA")
    public static RLA_0x17(instruction: Instruction): void {
        const register = instruction.cpu.readByteRegisterType(instruction.opcode);
        const carry = instruction.cpu.isFlagSet(Flags.CarryFlag) ? 1 : 0;
        let result = instruction.cpu.get(register);

        instruction.cpu.clearFlags();

        if ((result & 0x80) != 0) {
            instruction.cpu.enableFlag(Flags.CarryFlag);
        }

        result <<= 1;
        result |= carry;

        instruction.cpu.set(register, result);
    }

    @Opcode(0x18, 12, "JR r8")
    public static JR_0x18(instruction: Instruction): void {
        const relative = instruction.cpu.reads8();

        instruction.cpu.increment("PC", relative);
    }

    @Opcode(0x1A, 8, "LD A,(DE)")
    public static LD_0x1A(instruction: Instruction): void {
        instruction.cpu.set("A", instruction.cpu.MMU.read8(instruction.cpu.get("DE")));
    }

    @Opcode(0x1F, 4, "RRA")
    public static RRA_0x1F(instruction: Instruction): void {
        const register = instruction.cpu.readByteRegisterType(instruction.opcode);
        const carry = instruction.cpu.isFlagSet(Flags.CarryFlag) ? 0x80 : 0;
        let result = instruction.cpu.get(register);

        instruction.cpu.clearFlags();

        if ((result & 0x01) != 0) {
            instruction.cpu.enableFlag(Flags.CarryFlag);
        }

        result >>= 1;
        result |= carry;

        instruction.cpu.set(register, result);
    }

    @Opcode(0x20, 8, "JR NZ,r8")
    @Opcode(0x28, 8, "JR Z,r8")
    @Opcode(0x30, 8, "JR NC,r8")
    @Opcode(0x38, 8, "JR C,r8")
    public static JR_0x20(instruction: Instruction): void {
        const relative = instruction.cpu.reads8();
        let check = false;

        switch ((instruction.opcode >> 3) & 0x03) {
            case 0x00:
                check = !instruction.cpu.isFlagSet(Flags.ZeroFlag);
                break;

            case 0x01:
                check = instruction.cpu.isFlagSet(Flags.ZeroFlag);
                break;

            case 0x02:
                check = !instruction.cpu.isFlagSet(Flags.CarryFlag);
                break;

            case 0x03:
                check = instruction.cpu.isFlagSet(Flags.CarryFlag);
                break;
        }

        if (check) {
            instruction.cpu.increment("PC", relative);
            instruction.ticks += 4;
        }
    }

    @Opcode(0x22, 8, "LD (HL+),A")
    public static LD_0x22(instruction: Instruction): void {
        instruction.cpu.MMU.write8(instruction.cpu.get("HL"), instruction.cpu.get("A"));
        instruction.cpu.increment("HL");
    }

    @Opcode(0x27, 4, "DAA")
    public static DAA_0x27(instruction: Instruction): void {
        let a = instruction.cpu.get("A");

        if (!instruction.cpu.isFlagSet(Flags.AddSubFlag)) {
            if (instruction.cpu.isFlagSet(Flags.HalfCarryFlag) || (a & 0xF) > 9) {
                a += 0x06;
            }

            if (instruction.cpu.isFlagSet(Flags.CarryFlag) || a > 0x9F) {
                a += 0x60;
            }
        } else {
            if (instruction.cpu.isFlagSet(Flags.HalfCarryFlag)) {
                a = (a - 6) & 0xFF;
            }

            if (instruction.cpu.isFlagSet(Flags.CarryFlag)) {
                a -= 0x60;
            }
        }

        let F = instruction.cpu.get("F");
        F &= ~(Flags.HalfCarryFlag | Flags.ZeroFlag);

        if ((a & 0x100) == 0x100) {
            F |= Flags.CarryFlag;
        }

        a &= 0xFF;

        if (a == 0) {
            F |= Flags.ZeroFlag;
        }

        instruction.cpu.set("F", F);
        instruction.cpu.set("A", a);

        toggleZeroFlag(instruction.cpu, a & 0xFF);
    }

    @Opcode(0x2A, 8, "LD A,(HL+)")
    public static LD_0x2A(instruction: Instruction): void {
        instruction.cpu.set("A", instruction.cpu.MMU.read8(instruction.cpu.get("HL")));
        instruction.cpu.increment("HL");
    }

    @Opcode(0x2F, 4, "CPL")
    public static CPL_0x2F(instruction: Instruction): void {
        instruction.cpu.set("A", instruction.cpu.get("A") ^ 0xFF);

        instruction.cpu.enableFlag(Flags.HalfCarryFlag);
        instruction.cpu.enableFlag(Flags.AddSubFlag);
    }

    @Opcode(0x32, 8, "LD (HL-),A")
    public static LD_0x32(instruction: Instruction): void {
        instruction.cpu.MMU.write8(instruction.cpu.get("HL"), instruction.cpu.get("A"));

        instruction.cpu.decrement("HL");
    }

    @Opcode(0x34, 0, "INC (HL)")
    public static INC_0x34(instruction: Instruction): void {
        const register = instruction.cpu.readByteRegisterType(instruction.opcode >> 3);

        instruction.cpu.disableFlag(Flags.ZeroFlag);
        instruction.cpu.disableFlag(Flags.AddSubFlag);

        const HL = instruction.cpu.get("HL");
        let val = (instruction.cpu.MMU.read8(HL) + 1) & 0xFF;

        instruction.cpu.cycle(4);

        toggleZeroFlag(instruction.cpu, val);

        if ((val & 0xF) == 0x00) {
            instruction.cpu.enableFlag(Flags.HalfCarryFlag);
        } else {
            instruction.cpu.disableFlag(Flags.HalfCarryFlag);
        }

        instruction.cpu.MMU.write8(HL, val);

        instruction.cpu.cycle(4);
        instruction.cpu.cycle(4);
    }

    @Opcode(0x35, 0, "DEC (HL)")
    public static DEC_0x35(instruction: Instruction): void {
        instruction.cpu.enableFlag(Flags.AddSubFlag);
        instruction.cpu.disableFlag(Flags.ZeroFlag);

        const HL = instruction.cpu.get("HL");
        let val = (instruction.cpu.MMU.read8(HL) - 1) & 0xFF;

        instruction.cpu.cycle(4);

        if ((val & 0xF) == 0xF) {
            instruction.cpu.enableFlag(Flags.HalfCarryFlag);
        } else {
            instruction.cpu.disableFlag(Flags.HalfCarryFlag);
        }

        toggleZeroFlag(instruction.cpu, val);

        instruction.cpu.MMU.write8(HL, val);

        instruction.cpu.cycle(4);
        instruction.cpu.cycle(4);
    }

    @Opcode(0x36, 0, "LD (HL),d8")
    public static LD_0x36(instruction: Instruction): void {
        instruction.cpu.cycle(4);

        const val = instruction.cpu.readu8();

        instruction.cpu.MMU.write8(instruction.cpu.get("HL"), val);

        instruction.cpu.cycle(4);
        instruction.cpu.cycle(4);
    }

    @Opcode(0x37, 4, "SCF")
    public static SCF_0x37(instruction: Instruction): void {
        instruction.cpu.disableFlag(Flags.AddSubFlag);
        instruction.cpu.disableFlag(Flags.HalfCarryFlag);
        instruction.cpu.enableFlag(Flags.CarryFlag);
    }

    @Opcode(0x3A, 8, "LD A,(HL-)")
    public static LD_0x3A(instruction: Instruction): void {
        instruction.cpu.set("A", instruction.cpu.MMU.read8(instruction.cpu.get("HL")));
        instruction.cpu.decrement("HL");
    }

    @Opcode(0x3F, 4, "CCF")
    public static CCF_0x3F(instruction: Instruction): void {
        instruction.cpu.disableFlag(Flags.AddSubFlag);
        instruction.cpu.disableFlag(Flags.HalfCarryFlag);

        if (instruction.cpu.isFlagSet(Flags.CarryFlag)) {
            instruction.cpu.disableFlag(Flags.CarryFlag);
        } else {
            instruction.cpu.enableFlag(Flags.CarryFlag);
        }
    }

    @Opcode(0x40, 4, "LD B,B")
    @Opcode(0x41, 4, "LD B,C")
    @Opcode(0x42, 4, "LD B,D")
    @Opcode(0x43, 4, "LD B,E")
    @Opcode(0x44, 4, "LD B,H")
    @Opcode(0x45, 4, "LD B,L")
    @Opcode(0x47, 4, "LD B,A")
    @Opcode(0x48, 4, "LD C,B")
    @Opcode(0x49, 4, "LD C,C")
    @Opcode(0x4A, 4, "LD C,D")
    @Opcode(0x4B, 4, "LD C,E")
    @Opcode(0x4C, 4, "LD C,H")
    @Opcode(0x4D, 4, "LD C,L")
    @Opcode(0x4F, 4, "LD C,A")
    @Opcode(0x50, 4, "LD D,B")
    @Opcode(0x51, 4, "LD D,C")
    @Opcode(0x52, 4, "LD D,D")
    @Opcode(0x53, 4, "LD D,E")
    @Opcode(0x54, 4, "LD D,H")
    @Opcode(0x55, 4, "LD D,L")
    @Opcode(0x57, 4, "LD D,A")
    @Opcode(0x58, 4, "LD E,B")
    @Opcode(0x59, 4, "LD E,C")
    @Opcode(0x5A, 4, "LD E,D")
    @Opcode(0x5B, 4, "LD E,E")
    @Opcode(0x5C, 4, "LD E,H")
    @Opcode(0x5D, 4, "LD E,L")
    @Opcode(0x5F, 4, "LD E,A")
    @Opcode(0x60, 4, "LD H,B")
    @Opcode(0x61, 4, "LD H,C")
    @Opcode(0x62, 4, "LD H,D")
    @Opcode(0x63, 4, "LD H,E")
    @Opcode(0x64, 4, "LD H,H")
    @Opcode(0x65, 4, "LD H,L")
    @Opcode(0x67, 4, "LD H,A")
    @Opcode(0x68, 4, "LD L,B")
    @Opcode(0x69, 4, "LD L,C")
    @Opcode(0x6A, 4, "LD L,D")
    @Opcode(0x6B, 4, "LD L,E")
    @Opcode(0x6C, 4, "LD L,H")
    @Opcode(0x6D, 4, "LD L,L")
    @Opcode(0x6F, 4, "LD L,A")
    @Opcode(0x78, 4, "LD A,B")
    @Opcode(0x79, 4, "LD A,C")
    @Opcode(0x7A, 4, "LD A,D")
    @Opcode(0x7B, 4, "LD A,E")
    @Opcode(0x7C, 4, "LD A,H")
    @Opcode(0x7D, 4, "LD A,L")
    @Opcode(0x7F, 4, "LD A,A")
    public static LD_0x40(instruction: Instruction): void {
        const r1 = instruction.cpu.readByteRegisterType(instruction.opcode >> 3);
        const r2 = instruction.cpu.readByteRegisterType(instruction.opcode);

        instruction.cpu.set(r1, instruction.cpu.get(r2));
    }

    @Opcode(0x46, 8, "LD B,(HL)")
    @Opcode(0x4E, 8, "LD C,(HL)")
    @Opcode(0x56, 8, "LD D,(HL)")
    @Opcode(0x5E, 8, "LD E,(HL)")
    @Opcode(0x66, 8, "LD H,(HL)")
    @Opcode(0x6E, 8, "LD L,(HL)")
    @Opcode(0x7E, 8, "LD A,(HL)")
    public static LD_0x46(instruction: Instruction): void {
        const register = instruction.cpu.readByteRegisterType(instruction.opcode >> 3);

        let val = instruction.cpu.MMU.read8(instruction.cpu.get("HL"));

        instruction.cpu.set(register, val);
    }

    @Opcode(0x70, 8, "LD (HL),B")
    @Opcode(0x71, 8, "LD (HL),C")
    @Opcode(0x72, 8, "LD (HL),D")
    @Opcode(0x73, 8, "LD (HL),E")
    @Opcode(0x74, 8, "LD (HL),H")
    @Opcode(0x75, 8, "LD (HL),L")
    @Opcode(0x77, 8, "LD (HL),A")
    public static LD_0x70(instruction: Instruction): void {
        const register = instruction.cpu.readByteRegisterType(instruction.opcode);

        instruction.cpu.MMU.write8(instruction.cpu.get("HL"), instruction.cpu.get(register));
    }

    @Opcode(0x76, 0, "HALT")
    public static HALT_0x76(instruction: Instruction): void {
        instruction.cpu.waitForInterrupt = true;
    }

    @Opcode(0x80, 4, "ADD A,B")
    @Opcode(0x81, 4, "ADD A,C")
    @Opcode(0x82, 4, "ADD A,D")
    @Opcode(0x83, 4, "ADD A,E")
    @Opcode(0x84, 4, "ADD A,H")
    @Opcode(0x85, 4, "ADD A,L")
    @Opcode(0x87, 4, "ADD A,A")
    public static ADD_0x81(instruction: Instruction): void {
        ADD(instruction.cpu.readByteRegisterType(instruction.opcode), false, instruction.cpu);
    }

    @Opcode(0x86, 8, "ADD A,(HL)")
    public static ADD_0x86(instruction: Instruction): void {
        ADD(null, false, instruction.cpu);
    }

    @Opcode(0x90, 4, "SUB B")
    @Opcode(0x91, 4, "SUB C")
    @Opcode(0x92, 4, "SUB D")
    @Opcode(0x93, 4, "SUB E")
    @Opcode(0x94, 4, "SUB H")
    @Opcode(0x95, 4, "SUB L")
    @Opcode(0x97, 4, "SUB A")
    public static SUB_0x90(instruction: Instruction): void {
        SUB(instruction.cpu.readByteRegisterType(instruction.opcode), false, instruction.cpu);
    }

    @Opcode(0x96, 8, "SUB (HL)")
    public static SUB_0x96(instruction: Instruction): void {
        SUB(null, false, instruction.cpu);
    }

    @Opcode(0xA0, 4, "AND B")
    @Opcode(0xA1, 4, "AND C")
    @Opcode(0xA2, 4, "AND D")
    @Opcode(0xA3, 4, "AND E")
    @Opcode(0xA4, 4, "AND H")
    @Opcode(0xA5, 4, "AND L")
    @Opcode(0xA7, 4, "AND A")
    public static AND_0xA0(instruction: Instruction): void {
        const register = instruction.cpu.readByteRegisterType(instruction.opcode);
        const result = instruction.cpu.get("A") & instruction.cpu.get(register);

        instruction.cpu.clearFlags();
        instruction.cpu.set("A", result);

        toggleZeroFlag(instruction.cpu, result);

        instruction.cpu.enableFlag(Flags.HalfCarryFlag);
    }

    @Opcode(0xA6, 8, "AND (HL)")
    public static AND_0xA6(instruction: Instruction): void {
        const val = instruction.cpu.MMU.read8(instruction.cpu.get("HL"));
        const result = instruction.cpu.get("A") & val;

        instruction.cpu.clearFlags();
        instruction.cpu.set("A", result);

        toggleZeroFlag(instruction.cpu, result);

        instruction.cpu.enableFlag(Flags.HalfCarryFlag);
    }

    @Opcode(0xA8, 4, "XOR B")
    @Opcode(0xA9, 4, "XOR C")
    @Opcode(0xAA, 4, "XOR D")
    @Opcode(0xAB, 4, "XOR E")
    @Opcode(0xAC, 4, "XOR H")
    @Opcode(0xAD, 4, "XOR L")
    @Opcode(0xAF, 4, "XOR A")
    public static XOR_0xA9(instruction: Instruction): void {
        const register = instruction.cpu.readByteRegisterType(instruction.opcode);
        const result = instruction.cpu.get("A") ^ instruction.cpu.get(register);

        instruction.cpu.clearFlags();
        instruction.cpu.set("A", result);

        toggleZeroFlag(instruction.cpu, result);
    }

    @Opcode(0xAE, 8, "XOR (HL)")
    public static XOR_0xAE(instruction: Instruction): void {
        const val = instruction.cpu.MMU.read8(instruction.cpu.get("HL"));
        const result = instruction.cpu.get("A") ^ val;

        instruction.cpu.clearFlags();
        instruction.cpu.set("A", result);

        toggleZeroFlag(instruction.cpu, result);
    }

    @Opcode(0xB0, 4, "OR B")
    @Opcode(0xB1, 4, "OR C")
    @Opcode(0xB2, 4, "OR D")
    @Opcode(0xB3, 4, "OR E")
    @Opcode(0xB4, 4, "OR H")
    @Opcode(0xB5, 4, "OR L")
    @Opcode(0xB7, 4, "OR A")
    public static OR_0xB0(instruction: Instruction): void {
        const register = instruction.cpu.readByteRegisterType(instruction.opcode);
        const result = instruction.cpu.get("A") | instruction.cpu.get(register);

        instruction.cpu.clearFlags();
        instruction.cpu.set("A", result);

        toggleZeroFlag(instruction.cpu, result);
    }

    @Opcode(0xB6, 8, "OR (HL)")
    public static OR_0xB6(instruction: Instruction): void {
        const val = instruction.cpu.MMU.read8(instruction.cpu.get("HL"));
        const result = instruction.cpu.get("A") | val;

        instruction.cpu.clearFlags();
        instruction.cpu.set("A", result);

        toggleZeroFlag(instruction.cpu, result);
    }

    @Opcode(0xB8, 4, "CP B")
    @Opcode(0xB9, 4, "CP C")
    @Opcode(0xBA, 4, "CP D")
    @Opcode(0xBB, 4, "CP E")
    @Opcode(0xBC, 4, "CP H")
    @Opcode(0xBD, 4, "CP L")
    @Opcode(0xBF, 4, "CP A")
    public static CP_0xBB(instruction: Instruction): void {
        const register = instruction.cpu.readByteRegisterType(instruction.opcode);

        CP(instruction.cpu.get(register), instruction.cpu);
    }

    @Opcode(0xBE, 8, "CP (HL)")
    public static CP_0xBE(instruction: Instruction): void {
        CP(instruction.cpu.MMU.read8(instruction.cpu.get("HL")), instruction.cpu);
    }

    @Opcode(0xC0, 8, "RET NZ")
    @Opcode(0xC8, 8, "RET Z")
    @Opcode(0xD0, 8, "RET NC")
    @Opcode(0xD8, 8, "RET C")
    public static RET_0xC0(instruction: Instruction): void {
        let check = false;

        switch ((instruction.opcode >> 3) & 0x03) {
            case 0x00:
                check = !instruction.cpu.isFlagSet(Flags.ZeroFlag);
                break;

            case 0x01:
                check = instruction.cpu.isFlagSet(Flags.ZeroFlag);
                break;

            case 0x02:
                check = !instruction.cpu.isFlagSet(Flags.CarryFlag);
                break;

            case 0x03:
                check = instruction.cpu.isFlagSet(Flags.CarryFlag);
                break;
        }

        if (check) {
            instruction.cpu.set("PC", instruction.cpu.popStack());
            instruction.ticks += 12;
        }
    }

    @Opcode(0xC1, 12, "POP BC")
    @Opcode(0xD1, 12, "POP DE")
    @Opcode(0xE1, 12, "POP HL")
    @Opcode(0xF1, 12, "POP AF")
    public static POP_0xC1(instruction: Instruction): void {
        const register = instruction.cpu.readRegisterType(instruction.opcode >> 4, true);

        instruction.cpu.set(register, instruction.cpu.popStack());

        if (((instruction.opcode >> 4) & 0x03) == 0x03) {
            instruction.cpu.set(register, instruction.cpu.get(register) & 0xFFF0);
        }
    }

    @Opcode(0xC2, 12, "JP NZ,a16")
    @Opcode(0xCA, 12, "JP Z,a16")
    @Opcode(0xD2, 12, "JP NC,a16")
    @Opcode(0xDA, 12, "JP C,a16")
    public static JP_0xC2(instruction: Instruction): void {
        const addr = instruction.cpu.readu16();
        let check = false;

        switch ((instruction.opcode >> 3) & 0x03) {
            case 0x00:
                check = !instruction.cpu.isFlagSet(Flags.ZeroFlag);
                break;

            case 0x01:
                check = instruction.cpu.isFlagSet(Flags.ZeroFlag);
                break;

            case 0x02:
                check = !instruction.cpu.isFlagSet(Flags.CarryFlag);
                break;

            case 0x03:
                check = instruction.cpu.isFlagSet(Flags.CarryFlag);
                break;
        }

        if (check) {
            instruction.cpu.set("PC", addr);
            instruction.ticks += 4;
        }
    }

    @Opcode(0xC3, 16, "JP a16")
    public static JP_0xC3(instruction: Instruction): void {
        const addr = instruction.cpu.readu16();

        instruction.cpu.set("PC", addr);
    }

    @Opcode(0xC4, 12, "CALL NZ,a16")
    @Opcode(0xCC, 12, "CALL Z,a16")
    @Opcode(0xD4, 12, "CALL NC,a16")
    @Opcode(0xDC, 12, "CALL C,a16")
    public static CALL_0xC4(instruction: Instruction): void {
        const addr = instruction.cpu.readu16();
        let check = false;

        switch ((instruction.opcode >> 3) & 0x03) {
            case 0x00:
                check = !instruction.cpu.isFlagSet(Flags.ZeroFlag);
                break;

            case 0x01:
                check = instruction.cpu.isFlagSet(Flags.ZeroFlag);
                break;

            case 0x02:
                check = !instruction.cpu.isFlagSet(Flags.CarryFlag);
                break;

            case 0x03:
                check = instruction.cpu.isFlagSet(Flags.CarryFlag);
                break;
        }

        if (check) {
            instruction.cpu.pushStack(instruction.cpu.get("PC"));
            instruction.cpu.set("PC", addr);
            instruction.ticks += 12;
        }
    }

    @Opcode(0xC5, 16, "PUSH BC")
    @Opcode(0xD5, 16, "PUSH DE")
    @Opcode(0xE5, 16, "PUSH HL")
    @Opcode(0xF5, 16, "PUSH AF")
    public static PUSH_0xC5(instruction: Instruction): void {
        const register = instruction.cpu.readRegisterType(instruction.opcode >> 4, true);

        instruction.cpu.pushStack(instruction.cpu.get(register));
    }

    @Opcode(0xC6, 8, "ADD A,d8")
    public static ADD_0xC6(instruction: Instruction): void {
        ADD(instruction.cpu.readu8(), false, instruction.cpu);
    }

    @Opcode(0xC9, 16, "RET")
    public static RET_0xC9(instruction: Instruction): void {
        instruction.cpu.set("PC", instruction.cpu.popStack());
    }

    @Opcode(0xCD, 24, "CALL a16")
    public static CALL_0xCD(instruction: Instruction): void {
        const addr = instruction.cpu.readu16();

        instruction.cpu.pushStack(instruction.cpu.get("PC"));
        instruction.cpu.set("PC", addr);
    }

    @Opcode(0x88, 4, "ADC A,B")
    @Opcode(0x89, 4, "ADC A,C")
    @Opcode(0x8A, 4, "ADC A,D")
    @Opcode(0x8B, 4, "ADC A,E")
    @Opcode(0x8C, 4, "ADC A,H")
    @Opcode(0x8D, 4, "ADC A,L")
    @Opcode(0x8E, 8, "ADC A,(HL)")
    @Opcode(0x8F, 4, "ADC A,A")
    @Opcode(0xCE, 8, "ADC A,d8")
    public static ADC_0x8F(instruction: Instruction): void {
        const target = instruction.opcode & 0xF;
        let number = 0;

        if (target === 14) {
            const memoryFlag = (instruction.opcode & 0b01000000) === 0;

            if (memoryFlag) {
                ADD(null, true, instruction.cpu);
            } else {
                number = instruction.cpu.readu8();
                ADD(number, true, instruction.cpu);
            }

            return;
        }

        const registers: { [key: string]: RegisterType } = {
            8: "B",
            9: "C",
            10: "D",
            11: "E",
            12: "H",
            13: "L",
            15: "A"
        };

        ADD(registers[target], true, instruction.cpu);
    }

    @Opcode(0xD6, 8, "SUB d8")
    public static SUB_0xD6(instruction: Instruction): void {
        SUB(instruction.cpu.readu8(), false, instruction.cpu);
    }

    @Opcode(0x98, 4, "SBC A,B")
    @Opcode(0x99, 4, "SBC A,C")
    @Opcode(0x9A, 4, "SBC A,D")
    @Opcode(0x9B, 4, "SBC A,E")
    @Opcode(0x9C, 4, "SBC A,H")
    @Opcode(0x9D, 4, "SBC A,L")
    @Opcode(0x9E, 8, "SBC A,(HL)")
    @Opcode(0x9F, 4, "SBC A,A")
    @Opcode(0xDE, 8, "SBC A,d8")
    public static SBC_0xDE(instruction: Instruction): void {
        const target = instruction.opcode & 0xF;
        let number = 0;

        if (target === 14) {
            const memoryFlag = (instruction.opcode & 0b01000000) === 0;

            if (memoryFlag) {
                SUB(null, true, instruction.cpu);
            } else {
                number = instruction.cpu.readu8();
                SUB(number, true, instruction.cpu);
            }
        } else {
            const registers: { [key: string]: RegisterType } = {
                8: "B",
                9: "C",
                10: "D",
                11: "E",
                12: "H",
                13: "L",
                15: "A"
            };

            SUB(registers[target], true, instruction.cpu);
        }
    }

    @Opcode(0xE0, 0, "LDH (a8),A")
    public static LDH_0xE0(instruction: Instruction): void {
        instruction.cpu.cycle(4);

        const pos = 0xFF00 + instruction.cpu.readu8();

        instruction.cpu.MMU.write8(pos, instruction.cpu.get("A"));

        instruction.cpu.cycle(4);
        instruction.cpu.cycle(4);
    }

    @Opcode(0xE2, 8, "LD (C),A")
    public static LD_0xE2(instruction: Instruction): void {
        instruction.cpu.MMU.write8(0xFF00 + instruction.cpu.get("C"), instruction.cpu.get("A"));
    }

    @Opcode(0xE6, 8, "AND d8")
    public static AND_0xE6(instruction: Instruction): void {
        const val = instruction.cpu.readu8();
        const result = instruction.cpu.get("A") & val;

        instruction.cpu.clearFlags();
        instruction.cpu.set("A", result);

        toggleZeroFlag(instruction.cpu, result);

        instruction.cpu.enableFlag(Flags.HalfCarryFlag);
    }

    @Opcode(0xE8, 16, "ADD SP,r8")
    public static ADD_0xE8(instruction: Instruction): void {
        ADD_16("SP", instruction.cpu.reads8(), instruction.cpu);
    }

    @Opcode(0xE9, 4, "JP (HL)")
    public static JP_0xE9(instruction: Instruction): void {
        instruction.cpu.set("PC", instruction.cpu.get("HL"));
    }

    @Opcode(0xEA, 0, "LD (a16),A")
    public static LD_0xEA(instruction: Instruction): void {
        instruction.cpu.cycle(4);
        instruction.cpu.cycle(4);

        const addr = instruction.cpu.readu16();

        instruction.cpu.MMU.write8(addr, instruction.cpu.get("A"));

        instruction.cpu.cycle(4);
        instruction.cpu.cycle(4);
    }

    @Opcode(0xEE, 8, "XOR d8")
    public static XOR_0xEE(instruction: Instruction): void {
        const val = instruction.cpu.readu8();
        const result = instruction.cpu.get("A") ^ val;

        instruction.cpu.clearFlags();
        instruction.cpu.set("A", result);

        toggleZeroFlag(instruction.cpu, result);
    }

    @Opcode(0xC7, 16, "RST 00H")
    @Opcode(0xCF, 16, "RST 08H")
    @Opcode(0xD7, 16, "RST 10H")
    @Opcode(0xDF, 16, "RST 18H")
    @Opcode(0xE7, 16, "RST 20H")
    @Opcode(0xEF, 16, "RST 28H")
    @Opcode(0xF7, 16, "RST 30H")
    @Opcode(0xFF, 16, "RST 38H")
    public static RST_0xEF(instruction: Instruction): void {
        const t = ((instruction.opcode >> 3) & 0x07);
        const n = t * 0x08;

        instruction.cpu.pushStack(instruction.cpu.get("PC"));
        instruction.cpu.set("PC", n);
    }

    @Opcode(0xD9, 16, "RETI")
    public static RETI_0xD9(instruction: Instruction): void {
        instruction.cpu.set("PC", instruction.cpu.popStack());
        instruction.cpu.enableInterrupts = true;
    }

    @Opcode(0xF0, 0, "LDH A,(a8)")
    public static LDH_0xF0(instruction: Instruction): void {
        instruction.cpu.cycle(4);

        const pos = 0xFF00 + instruction.cpu.readu8();

        instruction.cpu.set("A", instruction.cpu.MMU.read8(pos));

        instruction.cpu.cycle(4);
        instruction.cpu.cycle(4);
    }

    @Opcode(0xF2, 8, "LD A,(C)")
    public static LD_0xF2(instruction: Instruction): void {
        instruction.cpu.set("A", instruction.cpu.MMU.read8(0xFF00 + instruction.cpu.get("C")));
    }

    @Opcode(0xF3, 4, "DI")
    public static DI_0xF3(instruction: Instruction): void {
        instruction.cpu.enableInterrupts = false;
    }

    @Opcode(0xF6, 8, "OR d8")
    public static OR_0xF6(instruction: Instruction): void {
        const val = instruction.cpu.readu8();
        const result = instruction.cpu.get("A") | val;

        instruction.cpu.clearFlags();
        instruction.cpu.set("A", result);

        toggleZeroFlag(instruction.cpu, result);
    }

    @Opcode(0xF8, 12, "LD HL,SP+r8")
    public static LD_0xF8(instruction: Instruction): void {
        instruction.cpu.clearFlags();

        const SP = instruction.cpu.get("SP");
        const val = instruction.cpu.reads8();
        const result = (SP + val) & 0xFFFF;

        if (((SP ^ val ^ result) & 0x100) == 0x100) {
            instruction.cpu.enableFlag(Flags.CarryFlag);
        }

        if (((SP ^ val ^ result) & 0x10) == 0x10) {
            instruction.cpu.enableFlag(Flags.HalfCarryFlag);
        }
        
        instruction.cpu.set("HL", result);
    }

    @Opcode(0xF9, 8, "LD SP,HL")
    public static LD_0xF9(instruction: Instruction): void {
        instruction.cpu.set("SP", instruction.cpu.get("HL"));
    }

    @Opcode(0xFA, 0, "LD A,(a16)")
    public static LD_0xFA(instruction: Instruction): void {
        instruction.cpu.cycle(4);
        instruction.cpu.cycle(4);

        const addr = instruction.cpu.readu16();
        instruction.cpu.set("A", instruction.cpu.MMU.read8(addr));

        instruction.cpu.cycle(4);
        instruction.cpu.cycle(4);
    }

    @Opcode(0xFB, 4, "EI")
    public static EI_0xFB(instruction: Instruction): void {
        instruction.cpu.enableInterrupts = true;
    }

    @Opcode(0xFE, 8, "CP d8")
    public static CP_0xFE(instruction: Instruction): void {
        CP(instruction.cpu.readu8(), instruction.cpu);
    }
}

export class OpcodesCB {
    @Opcode(0x00, 0, "CB RLC B", OpcodeType.CB)
    @Opcode(0x01, 0, "CB RLC C", OpcodeType.CB)
    @Opcode(0x02, 0, "CB RLC D", OpcodeType.CB)
    @Opcode(0x03, 0, "CB RLC E", OpcodeType.CB)
    @Opcode(0x04, 0, "CB RLC H", OpcodeType.CB)
    @Opcode(0x05, 0, "CB RLC L", OpcodeType.CB)
    @Opcode(0x06, 0, "CB RLC (HL)", OpcodeType.CB)
    @Opcode(0x07, 0, "CB RLC A", OpcodeType.CB)
    public static RLC_0x00(instruction: Instruction): void {
        instruction.cpu.cycle(4);

        const register = instruction.cpu.readByteRegisterType(instruction.opcode);
        let value = 0;

        instruction.cpu.disableFlag(Flags.HalfCarryFlag);
        instruction.cpu.disableFlag(Flags.AddSubFlag);

        if ((instruction.opcode & 0x7) === 6) {
            value = instruction.cpu.MMU.read8(instruction.cpu.get("HL"));

            instruction.cpu.cycle(4);
        } else {
            value = instruction.cpu.get(register);
        }

        if (value > 0x7F) {
            instruction.cpu.enableFlag(Flags.CarryFlag);
        } else {
            instruction.cpu.disableFlag(Flags.CarryFlag);
        }

        const carry = instruction.cpu.isFlagSet(Flags.CarryFlag) ? 1 : 0;
        let result = ((value << 1) & 0xFF) | (carry);

        if ((instruction.opcode & 0x7) === 6) {
            instruction.cpu.MMU.write8(instruction.cpu.get("HL"), result);

            instruction.cpu.cycle(4);
        } else {
            instruction.cpu.set(register,  result);
        }

        toggleZeroFlag(instruction.cpu, result);
        instruction.cpu.cycle(4);
    }

    @Opcode(0x08, 0, "CB RRC B", OpcodeType.CB)
    @Opcode(0x09, 0, "CB RRC C", OpcodeType.CB)
    @Opcode(0x0A, 0, "CB RRC D", OpcodeType.CB)
    @Opcode(0x0B, 0, "CB RRC E", OpcodeType.CB)
    @Opcode(0x0C, 0, "CB RRC H", OpcodeType.CB)
    @Opcode(0x0D, 0, "CB RRC L", OpcodeType.CB)
    @Opcode(0x0E, 0, "CB RRC (HL)", OpcodeType.CB)
    @Opcode(0x0F, 0, "CB RRC A", OpcodeType.CB)
    public static RRC_0x08(instruction: Instruction): void {
        instruction.cpu.cycle(4);

        const register = instruction.cpu.readByteRegisterType(instruction.opcode);
        let result = 0;

        instruction.cpu.clearFlags();

        if ((instruction.opcode & 0x7) === 6) {
            result = instruction.cpu.MMU.read8(instruction.cpu.get("HL"));

            instruction.cpu.cycle(4);
        } else {
            result = instruction.cpu.get(register);
        }

        if ((result & 0x01) != 0) {
            instruction.cpu.enableFlag(Flags.CarryFlag);

            result >>= 1;
            result |= 0x80;
        } else {
            result >>= 1;
        }

        if ((instruction.opcode & 0x7) === 6) {
            instruction.cpu.MMU.write8(instruction.cpu.get("HL"), result);

            instruction.cpu.cycle(4);
        } else {
            instruction.cpu.set(register, result);
        }

        toggleZeroFlag(instruction.cpu, result);
        instruction.cpu.cycle(4);
    }

    @Opcode(0x10, 0, "CB RL B", OpcodeType.CB)
    @Opcode(0x11, 0, "CB RL C", OpcodeType.CB)
    @Opcode(0x12, 0, "CB RL D", OpcodeType.CB)
    @Opcode(0x13, 0, "CB RL E", OpcodeType.CB)
    @Opcode(0x14, 0, "CB RL H", OpcodeType.CB)
    @Opcode(0x15, 0, "CB RL L", OpcodeType.CB)
    @Opcode(0x16, 0, "CB RL (HL)", OpcodeType.CB)
    @Opcode(0x17, 0, "CB RL A", OpcodeType.CB)
    public static RL_0x11(instruction: Instruction): void {
        instruction.cpu.cycle(4);

        const register = instruction.cpu.readByteRegisterType(instruction.opcode);
        let result = 0;

        if ((instruction.opcode & 0x7) === 6) {
            result = instruction.cpu.MMU.read8(instruction.cpu.get("HL"));

            instruction.cpu.cycle(4);
        } else {
            result = instruction.cpu.get(register);
        }

        const carry = instruction.cpu.isFlagSet(Flags.CarryFlag) ? 0x01 : 0x00;

        instruction.cpu.clearFlags();

        if ((result & 0x80) != 0) {
            instruction.cpu.enableFlag(Flags.CarryFlag);
        }

        result <<= 1;
        result |= carry;

        if ((instruction.opcode & 0x7) === 6) {
            instruction.cpu.MMU.write8(instruction.cpu.get("HL"), result);

            instruction.cpu.cycle(4);
        } else {
            instruction.cpu.set(register, result);
        }

        toggleZeroFlag(instruction.cpu, result);
        instruction.cpu.cycle(4);
    }

    @Opcode(0x18, 0, "CB RR B", OpcodeType.CB)
    @Opcode(0x19, 0, "CB RR C", OpcodeType.CB)
    @Opcode(0x1A, 0, "CB RR D", OpcodeType.CB)
    @Opcode(0x1B, 0, "CB RR E", OpcodeType.CB)
    @Opcode(0x1C, 0, "CB RR H", OpcodeType.CB)
    @Opcode(0x1D, 0, "CB RR L", OpcodeType.CB)
    @Opcode(0x1E, 0, "CB RR (HL)", OpcodeType.CB)
    @Opcode(0x1F, 0, "CB RR A", OpcodeType.CB)
    public static RR_0x19(instruction: Instruction): void {
        instruction.cpu.cycle(4);

        const register = instruction.cpu.readByteRegisterType(instruction.opcode);
        let result = 0;

        if ((instruction.opcode & 0x7) === 6) {
            result = instruction.cpu.MMU.read8(instruction.cpu.get("HL"));

            instruction.cpu.cycle(4);
        } else {
            result = instruction.cpu.get(register);
        }

        const carry = instruction.cpu.isFlagSet(Flags.CarryFlag) ? 0x80 : 0;

        instruction.cpu.clearFlags();

        if ((result & 0x01) != 0) {
            instruction.cpu.enableFlag(Flags.CarryFlag);
        }

        result >>= 1;
        result |= carry;

        if ((instruction.opcode & 0x7) === 6) {
            instruction.cpu.MMU.write8(instruction.cpu.get("HL"), result);

            instruction.cpu.cycle(4);
        } else {
            instruction.cpu.set(register, result);
        }

        toggleZeroFlag(instruction.cpu, result);
        instruction.cpu.cycle(4);
    }

    @Opcode(0x20, 0, "CB SLA B", OpcodeType.CB)
    @Opcode(0x21, 0, "CB SLA C", OpcodeType.CB)
    @Opcode(0x22, 0, "CB SLA D", OpcodeType.CB)
    @Opcode(0x23, 0, "CB SLA E", OpcodeType.CB)
    @Opcode(0x24, 0, "CB SLA H", OpcodeType.CB)
    @Opcode(0x25, 0, "CB SLA L", OpcodeType.CB)
    @Opcode(0x26, 0, "CB SLA (HL)", OpcodeType.CB)
    @Opcode(0x27, 0, "CB SLA A", OpcodeType.CB)
    public static SLA_0x20(instruction: Instruction): void {
        instruction.cpu.cycle(4);

        const register = instruction.cpu.readByteRegisterType(instruction.opcode);
        let value = 0;

        if ((instruction.opcode & 0x7) === 6) {
            value = instruction.cpu.MMU.read8(instruction.cpu.get("HL"));

            instruction.cpu.cycle(4);
        } else {
            value = instruction.cpu.get(register);
        }

        instruction.cpu.disableFlag(Flags.HalfCarryFlag);
        instruction.cpu.disableFlag(Flags.AddSubFlag);

        if (value > 0x7F) {
            instruction.cpu.enableFlag(Flags.CarryFlag);
        } else {
            instruction.cpu.disableFlag(Flags.CarryFlag);
        }
        
        let result = (value << 1) & 0xFF;

        if ((instruction.opcode & 0x7) === 6) {
            instruction.cpu.MMU.write8(instruction.cpu.get("HL"), result);

            instruction.cpu.cycle(4);
        } else {
            instruction.cpu.set(register, result);
        }

        toggleZeroFlag(instruction.cpu, result);
        instruction.cpu.cycle(4);
    }

    @Opcode(0x28, 0, "CB SRA B", OpcodeType.CB)
    @Opcode(0x29, 0, "CB SRA C", OpcodeType.CB)
    @Opcode(0x2A, 0, "CB SRA D", OpcodeType.CB)
    @Opcode(0x2B, 0, "CB SRA E", OpcodeType.CB)
    @Opcode(0x2C, 0, "CB SRA H", OpcodeType.CB)
    @Opcode(0x2D, 0, "CB SRA L", OpcodeType.CB)
    @Opcode(0x2E, 0, "CB SRA (HL)", OpcodeType.CB)
    @Opcode(0x2F, 0, "CB SRA A", OpcodeType.CB)
    public static SRA_0x28(instruction: Instruction): void {
        instruction.cpu.cycle(4);

        const register = instruction.cpu.readByteRegisterType(instruction.opcode);
        let result = 0;

        if ((instruction.opcode & 0x7) === 6) {
            result = instruction.cpu.MMU.read8(instruction.cpu.get("HL"));

            instruction.cpu.cycle(4);
        } else {
            result = instruction.cpu.get(register);
        }

        instruction.cpu.clearFlags();

        if ((result & 0x01) != 0) {
            instruction.cpu.enableFlag(Flags.CarryFlag);
        }

        if ((result & 0x80) != 0) {
            result >>= 1;
            result |= 0x80;
        } else {
            result >>= 1;
        }

        if ((instruction.opcode & 0x7) === 6) {
            instruction.cpu.MMU.write8(instruction.cpu.get("HL"), result);

            instruction.cpu.cycle(4);
        } else {
            instruction.cpu.set(register, result);
        }

        toggleZeroFlag(instruction.cpu, result);
        instruction.cpu.cycle(4);
    }

    @Opcode(0x30, 0, "CB SWAP B", OpcodeType.CB)
    @Opcode(0x31, 0, "CB SWAP C", OpcodeType.CB)
    @Opcode(0x32, 0, "CB SWAP D", OpcodeType.CB)
    @Opcode(0x33, 0, "CB SWAP E", OpcodeType.CB)
    @Opcode(0x34, 0, "CB SWAP H", OpcodeType.CB)
    @Opcode(0x35, 0, "CB SWAP L", OpcodeType.CB)
    @Opcode(0x36, 0, "CB SWAP (HL)", OpcodeType.CB)
    @Opcode(0x37, 0, "CB SWAP A", OpcodeType.CB)
    public static SWAP_0x37(instruction: Instruction): void {
        instruction.cpu.cycle(4);

        const register = instruction.cpu.readByteRegisterType(instruction.opcode);

        if ((instruction.opcode & 0x7) === 6) {
            SWAP(null, instruction.cpu);
        } else {
            SWAP(register, instruction.cpu);
        }
    }

    @Opcode(0x38, 0, "CB SRL B", OpcodeType.CB)
    @Opcode(0x39, 0, "CB SRL C", OpcodeType.CB)
    @Opcode(0x3A, 0, "CB SRL D", OpcodeType.CB)
    @Opcode(0x3B, 0, "CB SRL E", OpcodeType.CB)
    @Opcode(0x3C, 0, "CB SRL H", OpcodeType.CB)
    @Opcode(0x3D, 0, "CB SRL L", OpcodeType.CB)
    @Opcode(0x3E, 0, "CB SRL (HL)", OpcodeType.CB)
    @Opcode(0x3F, 0, "CB SRL A", OpcodeType.CB)
    public static SRL_0x38(instruction: Instruction): void {
        instruction.cpu.cycle(4);

        const register = instruction.cpu.readByteRegisterType(instruction.opcode);

        if ((instruction.opcode & 0x7) === 6) {
            SRL(null, instruction.cpu);
        } else {
            SRL(register, instruction.cpu);
        }
    }

    @Opcode(0x40, 0, "CB BIT 0,B", OpcodeType.CB)
    @Opcode(0x41, 0, "CB BIT 0,C", OpcodeType.CB)
    @Opcode(0x42, 0, "CB BIT 0,D", OpcodeType.CB)
    @Opcode(0x43, 0, "CB BIT 0,E", OpcodeType.CB)
    @Opcode(0x44, 0, "CB BIT 0,H", OpcodeType.CB)
    @Opcode(0x45, 0, "CB BIT 0,L", OpcodeType.CB)
    @Opcode(0x46, 0, "CB BIT 0,(HL)", OpcodeType.CB)
    @Opcode(0x47, 0, "CB BIT 0,A", OpcodeType.CB)
    @Opcode(0x48, 0, "CB BIT 1,B", OpcodeType.CB)
    @Opcode(0x49, 0, "CB BIT 1,C", OpcodeType.CB)
    @Opcode(0x4A, 0, "CB BIT 1,D", OpcodeType.CB)
    @Opcode(0x4B, 0, "CB BIT 1,E", OpcodeType.CB)
    @Opcode(0x4C, 0, "CB BIT 1,H", OpcodeType.CB)
    @Opcode(0x4D, 0, "CB BIT 1,L", OpcodeType.CB)
    @Opcode(0x4E, 0, "CB BIT 1,(HL)", OpcodeType.CB)
    @Opcode(0x4F, 0, "CB BIT 1,A", OpcodeType.CB)
    @Opcode(0x50, 0, "CB BIT 2,B", OpcodeType.CB)
    @Opcode(0x51, 0, "CB BIT 2,C", OpcodeType.CB)
    @Opcode(0x52, 0, "CB BIT 2,D", OpcodeType.CB)
    @Opcode(0x53, 0, "CB BIT 2,E", OpcodeType.CB)
    @Opcode(0x54, 0, "CB BIT 2,H", OpcodeType.CB)
    @Opcode(0x55, 0, "CB BIT 2,L", OpcodeType.CB)
    @Opcode(0x56, 0, "CB BIT 2,(HL)", OpcodeType.CB)
    @Opcode(0x57, 0, "CB BIT 2,A", OpcodeType.CB)
    @Opcode(0x58, 0, "CB BIT 3,B", OpcodeType.CB)
    @Opcode(0x59, 0, "CB BIT 3,C", OpcodeType.CB)
    @Opcode(0x5A, 0, "CB BIT 3,D", OpcodeType.CB)
    @Opcode(0x5B, 0, "CB BIT 3,E", OpcodeType.CB)
    @Opcode(0x5C, 0, "CB BIT 3,H", OpcodeType.CB)
    @Opcode(0x5D, 0, "CB BIT 3,L", OpcodeType.CB)
    @Opcode(0x5E, 0, "CB BIT 3,(HL)", OpcodeType.CB)
    @Opcode(0x5F, 0, "CB BIT 3,A", OpcodeType.CB)
    @Opcode(0x60, 0, "CB BIT 4,B", OpcodeType.CB)
    @Opcode(0x61, 0, "CB BIT 4,C", OpcodeType.CB)
    @Opcode(0x62, 0, "CB BIT 4,D", OpcodeType.CB)
    @Opcode(0x63, 0, "CB BIT 4,E", OpcodeType.CB)
    @Opcode(0x64, 0, "CB BIT 4,H", OpcodeType.CB)
    @Opcode(0x65, 0, "CB BIT 4,L", OpcodeType.CB)
    @Opcode(0x66, 0, "CB BIT 4,(HL)", OpcodeType.CB)
    @Opcode(0x67, 0, "CB BIT 4,A", OpcodeType.CB)
    @Opcode(0x68, 0, "CB BIT 5,B", OpcodeType.CB)
    @Opcode(0x69, 0, "CB BIT 5,C", OpcodeType.CB)
    @Opcode(0x6A, 0, "CB BIT 5,D", OpcodeType.CB)
    @Opcode(0x6B, 0, "CB BIT 5,E", OpcodeType.CB)
    @Opcode(0x6C, 0, "CB BIT 5,H", OpcodeType.CB)
    @Opcode(0x6D, 0, "CB BIT 5,L", OpcodeType.CB)
    @Opcode(0x6E, 0, "CB BIT 5,(HL)", OpcodeType.CB)
    @Opcode(0x6F, 0, "CB BIT 5,A", OpcodeType.CB)
    @Opcode(0x70, 0, "CB BIT 6,B", OpcodeType.CB)
    @Opcode(0x71, 0, "CB BIT 6,C", OpcodeType.CB)
    @Opcode(0x72, 0, "CB BIT 6,D", OpcodeType.CB)
    @Opcode(0x73, 0, "CB BIT 6,E", OpcodeType.CB)
    @Opcode(0x74, 0, "CB BIT 6,H", OpcodeType.CB)
    @Opcode(0x75, 0, "CB BIT 6,L", OpcodeType.CB)
    @Opcode(0x76, 0, "CB BIT 6,(HL)", OpcodeType.CB)
    @Opcode(0x77, 0, "CB BIT 6,A", OpcodeType.CB)
    @Opcode(0x78, 0, "CB BIT 7,B", OpcodeType.CB)
    @Opcode(0x79, 0, "CB BIT 7,C", OpcodeType.CB)
    @Opcode(0x7A, 0, "CB BIT 7,D", OpcodeType.CB)
    @Opcode(0x7B, 0, "CB BIT 7,E", OpcodeType.CB)
    @Opcode(0x7C, 0, "CB BIT 7,H", OpcodeType.CB)
    @Opcode(0x7D, 0, "CB BIT 7,L", OpcodeType.CB)
    @Opcode(0x7E, 0, "CB BIT 7,(HL)", OpcodeType.CB)
    @Opcode(0x7F, 0, "CB BIT 7,A", OpcodeType.CB)
    public static BIT_0x7C(instruction: Instruction): void {
        instruction.cpu.cycle(4);

        const register = instruction.cpu.readByteRegisterType(instruction.opcode);
        const bit = (instruction.opcode & 0b00111000) >> 3;

        if ((instruction.opcode & 0x7) === 6) {
            BIT(null, bit, instruction.cpu);
        } else {
            BIT(register, bit, instruction.cpu);
        }
    }

    @Opcode(0x80, 0, "CB RES 0,B", OpcodeType.CB)
    @Opcode(0x81, 0, "CB RES 0,C", OpcodeType.CB)
    @Opcode(0x82, 0, "CB RES 0,D", OpcodeType.CB)
    @Opcode(0x83, 0, "CB RES 0,E", OpcodeType.CB)
    @Opcode(0x84, 0, "CB RES 0,H", OpcodeType.CB)
    @Opcode(0x85, 0, "CB RES 0,L", OpcodeType.CB)
    @Opcode(0x86, 0, "CB RES 0,(HL)", OpcodeType.CB)
    @Opcode(0x87, 0, "CB RES 0,A", OpcodeType.CB)
    @Opcode(0x88, 0, "CB RES 1,B", OpcodeType.CB)
    @Opcode(0x89, 0, "CB RES 1,C", OpcodeType.CB)
    @Opcode(0x8A, 0, "CB RES 1,D", OpcodeType.CB)
    @Opcode(0x8B, 0, "CB RES 1,E", OpcodeType.CB)
    @Opcode(0x8C, 0, "CB RES 1,H", OpcodeType.CB)
    @Opcode(0x8D, 0, "CB RES 1,L", OpcodeType.CB)
    @Opcode(0x8E, 0, "CB RES 1,(HL)", OpcodeType.CB)
    @Opcode(0x8F, 0, "CB RES 1,A", OpcodeType.CB)
    @Opcode(0x90, 0, "CB RES 2,B", OpcodeType.CB)
    @Opcode(0x91, 0, "CB RES 2,C", OpcodeType.CB)
    @Opcode(0x92, 0, "CB RES 2,D", OpcodeType.CB)
    @Opcode(0x93, 0, "CB RES 2,E", OpcodeType.CB)
    @Opcode(0x94, 0, "CB RES 2,H", OpcodeType.CB)
    @Opcode(0x95, 0, "CB RES 2,L", OpcodeType.CB)
    @Opcode(0x96, 0, "CB RES 2,(HL)", OpcodeType.CB)
    @Opcode(0x97, 0, "CB RES 2,A", OpcodeType.CB)
    @Opcode(0x98, 0, "CB RES 3,B", OpcodeType.CB)
    @Opcode(0x99, 0, "CB RES 3,C", OpcodeType.CB)
    @Opcode(0x9A, 0, "CB RES 3,D", OpcodeType.CB)
    @Opcode(0x9B, 0, "CB RES 3,E", OpcodeType.CB)
    @Opcode(0x9C, 0, "CB RES 3,H", OpcodeType.CB)
    @Opcode(0x9D, 0, "CB RES 3,L", OpcodeType.CB)
    @Opcode(0x9E, 0, "CB RES 3,(HL)", OpcodeType.CB)
    @Opcode(0x9F, 0, "CB RES 3,A", OpcodeType.CB)
    @Opcode(0xA0, 0, "CB RES 4,B", OpcodeType.CB)
    @Opcode(0xA1, 0, "CB RES 4,C", OpcodeType.CB)
    @Opcode(0xA2, 0, "CB RES 4,D", OpcodeType.CB)
    @Opcode(0xA3, 0, "CB RES 4,E", OpcodeType.CB)
    @Opcode(0xA4, 0, "CB RES 4,H", OpcodeType.CB)
    @Opcode(0xA5, 0, "CB RES 4,L", OpcodeType.CB)
    @Opcode(0xA6, 0, "CB RES 4,(HL)", OpcodeType.CB)
    @Opcode(0xA7, 0, "CB RES 4,A", OpcodeType.CB)
    @Opcode(0xA8, 0, "CB RES 5,B", OpcodeType.CB)
    @Opcode(0xA9, 0, "CB RES 5,C", OpcodeType.CB)
    @Opcode(0xAA, 0, "CB RES 5,D", OpcodeType.CB)
    @Opcode(0xAB, 0, "CB RES 5,E", OpcodeType.CB)
    @Opcode(0xAC, 0, "CB RES 5,H", OpcodeType.CB)
    @Opcode(0xAD, 0, "CB RES 5,L", OpcodeType.CB)
    @Opcode(0xAE, 0, "CB RES 5,(HL)", OpcodeType.CB)
    @Opcode(0xAF, 0, "CB RES 5,A", OpcodeType.CB)
    @Opcode(0xB0, 0, "CB RES 6,B", OpcodeType.CB)
    @Opcode(0xB1, 0, "CB RES 6,C", OpcodeType.CB)
    @Opcode(0xB2, 0, "CB RES 6,D", OpcodeType.CB)
    @Opcode(0xB3, 0, "CB RES 6,E", OpcodeType.CB)
    @Opcode(0xB4, 0, "CB RES 6,H", OpcodeType.CB)
    @Opcode(0xB5, 0, "CB RES 6,L", OpcodeType.CB)
    @Opcode(0xB6, 0, "CB RES 6,(HL)", OpcodeType.CB)
    @Opcode(0xB7, 0, "CB RES 6,A", OpcodeType.CB)
    @Opcode(0xB8, 0, "CB RES 7,B", OpcodeType.CB)
    @Opcode(0xB9, 0, "CB RES 7,C", OpcodeType.CB)
    @Opcode(0xBA, 0, "CB RES 7,D", OpcodeType.CB)
    @Opcode(0xBB, 0, "CB RES 7,E", OpcodeType.CB)
    @Opcode(0xBC, 0, "CB RES 7,H", OpcodeType.CB)
    @Opcode(0xBD, 0, "CB RES 7,L", OpcodeType.CB)
    @Opcode(0xBE, 0, "CB RES 7,(HL)", OpcodeType.CB)
    @Opcode(0xBF, 0, "CB RES 7,A", OpcodeType.CB)
    public static RES_0x87(instruction: Instruction): void {
        instruction.cpu.cycle(4);

        const register = instruction.cpu.readByteRegisterType(instruction.opcode);
        const bit = (instruction.opcode & 0b00111000) >> 3;

        let result = 0;
        if ((instruction.opcode & 0x7) === 6) {
            result = instruction.cpu.MMU.read8(instruction.cpu.get("HL"));

            instruction.cpu.cycle(4);
        } else {
            result = instruction.cpu.get(register);
        }

        result &= ~(1 << bit);

        if ((instruction.opcode & 0x7) === 6) {
            instruction.cpu.MMU.write8(instruction.cpu.get("HL"), result);

            instruction.cpu.cycle(4);
        } else {
            instruction.cpu.set(register, result);
        }

        instruction.cpu.cycle(4);
    }

    @Opcode(0xC0, 0, "CB SET 0,B", OpcodeType.CB)
    @Opcode(0xC1, 0, "CB SET 0,C", OpcodeType.CB)
    @Opcode(0xC2, 0, "CB SET 0,D", OpcodeType.CB)
    @Opcode(0xC3, 0, "CB SET 0,E", OpcodeType.CB)
    @Opcode(0xC4, 0, "CB SET 0,H", OpcodeType.CB)
    @Opcode(0xC5, 0, "CB SET 0,L", OpcodeType.CB)
    @Opcode(0xC6, 0, "CB SET 0,(HL)", OpcodeType.CB)
    @Opcode(0xC7, 0, "CB SET 0,A", OpcodeType.CB)
    @Opcode(0xC8, 0, "CB SET 1,B", OpcodeType.CB)
    @Opcode(0xC9, 0, "CB SET 1,C", OpcodeType.CB)
    @Opcode(0xCA, 0, "CB SET 1,D", OpcodeType.CB)
    @Opcode(0xCB, 0, "CB SET 1,E", OpcodeType.CB)
    @Opcode(0xCC, 0, "CB SET 1,H", OpcodeType.CB)
    @Opcode(0xCD, 0, "CB SET 1,L", OpcodeType.CB)
    @Opcode(0xCE, 0, "CB SET 1,(HL)", OpcodeType.CB)
    @Opcode(0xCF, 0, "CB SET 1,A", OpcodeType.CB)
    @Opcode(0xD0, 0, "CB SET 2,B", OpcodeType.CB)
    @Opcode(0xD1, 0, "CB SET 2,C", OpcodeType.CB)
    @Opcode(0xD2, 0, "CB SET 2,D", OpcodeType.CB)
    @Opcode(0xD3, 0, "CB SET 2,E", OpcodeType.CB)
    @Opcode(0xD4, 0, "CB SET 2,H", OpcodeType.CB)
    @Opcode(0xD5, 0, "CB SET 2,L", OpcodeType.CB)
    @Opcode(0xD6, 0, "CB SET 2,(HL)", OpcodeType.CB)
    @Opcode(0xD7, 0, "CB SET 2,A", OpcodeType.CB)
    @Opcode(0xD8, 0, "CB SET 3,B", OpcodeType.CB)
    @Opcode(0xD9, 0, "CB SET 3,C", OpcodeType.CB)
    @Opcode(0xDA, 0, "CB SET 3,D", OpcodeType.CB)
    @Opcode(0xDB, 0, "CB SET 3,E", OpcodeType.CB)
    @Opcode(0xDC, 0, "CB SET 3,H", OpcodeType.CB)
    @Opcode(0xDD, 0, "CB SET 3,L", OpcodeType.CB)
    @Opcode(0xDE, 0, "CB SET 3,(HL)", OpcodeType.CB)
    @Opcode(0xDF, 0, "CB SET 3,A", OpcodeType.CB)
    @Opcode(0xE0, 0, "CB SET 4,B", OpcodeType.CB)
    @Opcode(0xE1, 0, "CB SET 4,C", OpcodeType.CB)
    @Opcode(0xE2, 0, "CB SET 4,D", OpcodeType.CB)
    @Opcode(0xE3, 0, "CB SET 4,E", OpcodeType.CB)
    @Opcode(0xE4, 0, "CB SET 4,H", OpcodeType.CB)
    @Opcode(0xE5, 0, "CB SET 4,L", OpcodeType.CB)
    @Opcode(0xE6, 0, "CB SET 4,(HL)", OpcodeType.CB)
    @Opcode(0xE7, 0, "CB SET 4,A", OpcodeType.CB)
    @Opcode(0xE8, 0, "CB SET 5,B", OpcodeType.CB)
    @Opcode(0xE9, 0, "CB SET 5,C", OpcodeType.CB)
    @Opcode(0xEA, 0, "CB SET 5,D", OpcodeType.CB)
    @Opcode(0xEB, 0, "CB SET 5,E", OpcodeType.CB)
    @Opcode(0xEC, 0, "CB SET 5,H", OpcodeType.CB)
    @Opcode(0xED, 0, "CB SET 5,L", OpcodeType.CB)
    @Opcode(0xEE, 0, "CB SET 5,(HL)", OpcodeType.CB)
    @Opcode(0xEF, 0, "CB SET 5,A", OpcodeType.CB)
    @Opcode(0xF0, 0, "CB SET 6,B", OpcodeType.CB)
    @Opcode(0xF1, 0, "CB SET 6,C", OpcodeType.CB)
    @Opcode(0xF2, 0, "CB SET 6,D", OpcodeType.CB)
    @Opcode(0xF3, 0, "CB SET 6,E", OpcodeType.CB)
    @Opcode(0xF4, 0, "CB SET 6,H", OpcodeType.CB)
    @Opcode(0xF5, 0, "CB SET 6,L", OpcodeType.CB)
    @Opcode(0xF6, 0, "CB SET 6,(HL)", OpcodeType.CB)
    @Opcode(0xF7, 0, "CB SET 6,A", OpcodeType.CB)
    @Opcode(0xF8, 0, "CB SET 7,B", OpcodeType.CB)
    @Opcode(0xF9, 0, "CB SET 7,C", OpcodeType.CB)
    @Opcode(0xFA, 0, "CB SET 7,D", OpcodeType.CB)
    @Opcode(0xFB, 0, "CB SET 7,E", OpcodeType.CB)
    @Opcode(0xFC, 0, "CB SET 7,H", OpcodeType.CB)
    @Opcode(0xFD, 0, "CB SET 7,L", OpcodeType.CB)
    @Opcode(0xFE, 0, "CB SET 7,(HL)", OpcodeType.CB)
    @Opcode(0xFF, 0, "CB SET 7,A", OpcodeType.CB)
    public static SET_0xC0(instruction: Instruction): void {
        instruction.cpu.cycle(4);

        const register = instruction.cpu.readByteRegisterType(instruction.opcode);
        const bit = (instruction.opcode & 0b00111000) >> 3;

        let result = 0;
        if ((instruction.opcode & 0x7) === 6) {
            result = instruction.cpu.MMU.read8(instruction.cpu.get("HL"));

            instruction.cpu.cycle(4);
        } else {
            result = instruction.cpu.get(register);
        }

        result |= (1 << bit);

        if ((instruction.opcode & 0x7) === 6) {
            instruction.cpu.MMU.write8(instruction.cpu.get("HL"), result);

            instruction.cpu.cycle(4);
        } else {
            instruction.cpu.set(register, result);
        }

        instruction.cpu.cycle(4);
    }
}