#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Wed Apr 12 13:26:26 2017
# Process ID: 9428
# Current directory: C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/aula6/ex4
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent19320 C:\Users\Utilizador\Desktop\Universidade\4_ano\2_semestre\CR\Praticas\Aula6\aula6\ex4\ex4.xpr
# Log file: C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/aula6/ex4/vivado.log
# Journal file: C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/aula6/ex4\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/aula6/ex4/ex4.xpr
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/aula6/ex4'
INFO: [Project 1-313] Project file moved from 'C:/Users/fmcta/Desktop/CR/aula6/ex4' since last save.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/gen/word_aula6_ex8.coe', nor could it be found using path 'C:/Users/fmcta/Desktop/gen/word_aula6_ex8.coe'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/gen/word_aula6_ex4.coe', nor could it be found using path 'C:/Users/fmcta/Desktop/gen/word_aula6_ex4.coe'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Filipe/Universidade/CR/Nexys4_Master.xdc', nor could it be found using path 'C:/Users/fmcta/Desktop/Filipe/Universidade/CR/Nexys4_Master.xdc'.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-2] IP Repository Path: Could not find the directory 'C:/Users/Utilizador/Desktop/Universidade/4_ano/users/fmcta/desktop/CR/ips/wordToRegisto', nor could it be found using path 'C:/users/fmcta/desktop/CR/ips/wordToRegisto'.
WARNING: [filemgmt 56-2] IP Repository Path: Could not find the directory 'C:/Users/Utilizador/Desktop/Universidade/4_ano/users/fmcta/desktop/average', nor could it be found using path 'C:/users/fmcta/desktop/average'.
WARNING: [filemgmt 56-2] IP Repository Path: Could not find the directory 'C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/EightDispCont', nor could it be found using path 'C:/Users/fmcta/Desktop/EightDispCont'.
WARNING: [filemgmt 56-2] IP Repository Path: Could not find the directory 'C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/clock_divider_1hz', nor could it be found using path 'C:/Users/fmcta/clock_divider_1hz'.
WARNING: [filemgmt 56-2] IP Repository Path: Could not find the directory 'C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/ram_control', nor could it be found using path 'C:/Users/fmcta/ram_control'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/Utilizador/Desktop/Universidade/4_ano/users/fmcta/desktop/CR/ips/wordToRegisto'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/Utilizador/Desktop/Universidade/4_ano/users/fmcta/desktop/average'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/EightDispCont'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/clock_divider_1hz'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/ram_control'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.4/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'ex4.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
ex4_EightDisplayControl_0_0
ex4_Average_0_1
ex4_RAM_control_0_0
ex4_wordToRegisto_0_0
ex4_clock_divider_1hz_0_0

open_project: Time (s): cpu = 00:00:39 ; elapsed = 00:00:19 . Memory (MB): peak = 779.625 ; gain = 105.094
open_bd_design {C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/aula6/ex4/ex4.srcs/sources_1/bd/ex4/ex4.bd}
Adding cell -- xilinx.com:ip:blk_mem_gen:8.3 - blk_mem_gen_0
Adding cell -- xilinx.com:user:EightDisplayControl:1.0 - EightDisplayControl_0
Adding cell -- xilinx.com:ip:xlslice:1.0 - xlslice_0
Adding cell -- xilinx.com:ip:xlslice:1.0 - xlslice_1
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_1
Adding cell -- xilinx.com:user:Average:1.0 - Average_0
Adding cell -- xilinx.com:ip:c_counter_binary:12.0 - c_counter_binary_0
Adding cell -- xilinx.com:user:clock_divider_1hz:1.0 - clock_divider_1hz_0
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding cell -- xilinx.com:user:wordToRegisto:1.0 - wordToRegisto_0
Adding cell -- xilinx.com:user:RAM_control:1.0 - RAM_control_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /RAM_control_0/clk_d(undef) and /blk_mem_gen_0/clka(clk)
Successfully read diagram <ex4> from BD file <C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/aula6/ex4/ex4.srcs/sources_1/bd/ex4/ex4.bd>
open_bd_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 858.746 ; gain = 52.063
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
make_wrapper -files [get_files C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/aula6/ex4/ex4.srcs/sources_1/bd/ex4/ex4.bd] -top
ERROR: [BD 41-1665] Unable to generate top-level wrapper HDL for the BD-design 'ex4.bd' is locked. Locked reason(s):
* BD design contains locked IPs. Please run report_ip_status for more details and recommendations on how to fix this issue. 
List of locked IPs: 
ex4_EightDisplayControl_0_0
ex4_Average_0_1
ex4_RAM_control_0_0
ex4_wordToRegisto_0_0
ex4_clock_divider_1hz_0_0

ERROR: [Common 17-39] 'make_wrapper' failed due to earlier errors.
open_bd_design {C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/aula6/ex4/ex4.srcs/sources_1/bd/ex4/ex4.bd}
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
create_project Ex4 C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex4 -part xc7a100tcsg324-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.4/data/ip'.
set_property target_language VHDL [current_project]
import_files -fileset constrs_1 -force -norecurse C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Nexys4_Master.xdc
set_property  ip_repo_paths  C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/ips [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/ips'.
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/ips'.
create_bd_design "design_1"
Wrote  : <C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex4/Ex4.srcs/sources_1/bd/design_1/design_1.bd> 
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:clock_divider:1.0 clock_divider_0
endgroup
set_property location {0.5 -281 -298} [get_bd_cells clock_divider_0]
create_bd_port -dir I -type clk clk
connect_bd_net [get_bd_ports clk] [get_bd_pins clock_divider_0/clk]
create_bd_port -dir I -type rst btnC
set_property CONFIG.POLARITY ACTIVE_HIGH [get_bd_ports btnC]
set_property location {-409 -402} [get_bd_ports btnC]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_0
endgroup
set_property location {1 -306 -473} [get_bd_cells xlconstant_0]
set_property -dict [list CONFIG.CONST_VAL {0}] [get_bd_cells xlconstant_0]
connect_bd_net [get_bd_pins xlconstant_0/dout] [get_bd_pins clock_divider_0/reset]
current_project ex4
startgroup
current_project Ex4
create_bd_cell -type ip -vlnv xilinx.com:user:ramControl:1.0 ramControl_0
endgroup
set_property location {3.5 198 -296} [get_bd_cells ramControl_0]
connect_bd_net [get_bd_pins clock_divider_0/divided_clk] [get_bd_pins ramControl_0/clk]
connect_bd_net [get_bd_pins xlconstant_0/dout] [get_bd_pins ramControl_0/rst]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:c_counter_binary:12.0 c_counter_binary_0
endgroup
set_property location {3.5 96 -102} [get_bd_cells c_counter_binary_0]
set_property location {3 90 -159} [get_bd_cells c_counter_binary_0]
connect_bd_net [get_bd_pins clock_divider_0/divided_clk] [get_bd_pins c_counter_binary_0/CLK]
startgroup
set_property -dict [list CONFIG.Output_Width {2}] [get_bd_cells c_counter_binary_0]
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_0
endgroup
set_property location {5.5 439 -173} [get_bd_cells blk_mem_gen_0]
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
startgroup
set_property -dict [list CONFIG.Memory_Type {Single_Port_ROM} CONFIG.Write_Width_A {8} CONFIG.Write_Depth_A {3} CONFIG.Enable_A {Always_Enabled} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Load_Init_File {true} CONFIG.Coe_File {C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_estudo_ex4/coe/aula6_ex4.coe} CONFIG.use_bram_block {Stand_Alone} CONFIG.Enable_32bit_Address {false} CONFIG.Use_Byte_Write_Enable {false} CONFIG.Byte_Size {9} CONFIG.Read_Width_A {8} CONFIG.Write_Width_B {8} CONFIG.Read_Width_B {8} CONFIG.Use_RSTA_Pin {false} CONFIG.Port_A_Write_Rate {0}] [get_bd_cells blk_mem_gen_0]
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_estudo_ex4/coe/aula6_ex4.coe' provided. It will be converted relative to IP Instance files '../../../../../../../../Aula3/Aula3_estudo_ex4/coe/aula6_ex4.coe'
endgroup
connect_bd_net [get_bd_pins c_counter_binary_0/Q] [get_bd_pins blk_mem_gen_0/addra]
WARNING: [BD 41-1306] The connection to interface pin /blk_mem_gen_0/addra is being overridden by the user. This pin will not be connected as a part of interface connection BRAM_PORTA
current_project ex4
current_project Ex4
connect_bd_net [get_bd_pins ramControl_0/clk_d] [get_bd_pins blk_mem_gen_0/clka]
WARNING: [BD 41-1306] The connection to interface pin /blk_mem_gen_0/clka is being overridden by the user. This pin will not be connected as a part of interface connection BRAM_PORTA
WARNING: [BD 41-1731] Type mismatch between connected pins: /ramControl_0/clk_d(undef) and /blk_mem_gen_0/clka(clk)
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:wordToRegisto:1.0 wordToRegisto_0
endgroup
set_property location {6 577 -365} [get_bd_cells wordToRegisto_0]
set_property location {5.5 703 -359} [get_bd_cells wordToRegisto_0]
current_project ex4
current_project Ex4
connect_bd_net [get_bd_pins blk_mem_gen_0/douta] [get_bd_pins wordToRegisto_0/word]
WARNING: [BD 41-1306] The connection to interface pin /blk_mem_gen_0/douta is being overridden by the user. This pin will not be connected as a part of interface connection BRAM_PORTA
current_project ex4
current_project Ex4
connect_bd_net [get_bd_pins clock_divider_0/divided_clk] [get_bd_pins wordToRegisto_0/clk]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:AverageFSM:1.0 AverageFSM_0
endgroup
set_property location {7 836 -186} [get_bd_cells AverageFSM_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:EightDisplayControl:1.0 EightDisplayControl_0
endgroup
set_property location {7.5 1124 -363} [get_bd_cells EightDisplayControl_0]
current_project ex4
current_project Ex4
current_project ex4
startgroup
current_project Ex4
set_property -dict [list CONFIG.n_words {2}] [get_bd_cells wordToRegisto_0]
endgroup
connect_bd_net [get_bd_pins wordToRegisto_0/words_conc] [get_bd_pins AverageFSM_0/inp]
connect_bd_net [get_bd_ports btnC] [get_bd_pins AverageFSM_0/btnC]
WARNING: [BD 41-1731] Type mismatch between connected pins: /btnC(rst) and /AverageFSM_0/btnC(undef)
current_project ex4
current_project Ex4
connect_bd_net [get_bd_ports clk] [get_bd_pins AverageFSM_0/clk]
current_project ex4
current_project Ex4
set_property location {7.5 1381 -313} [get_bd_cells EightDisplayControl_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 xlslice_0
endgroup
set_property location {6.5 1082 -193} [get_bd_cells xlslice_0]
startgroup
set_property -dict [list CONFIG.DIN_WIDTH {8} CONFIG.DIN_FROM {3} CONFIG.DIN_TO {0} CONFIG.DOUT_WIDTH {4}] [get_bd_cells xlslice_0]
endgroup
set_property location {7.5 1123 -156} [get_bd_cells xlslice_0]
copy_bd_objs /  [get_bd_cells {xlslice_0}]
set_property location {7 1122 -248} [get_bd_cells xlslice_1]
startgroup
set_property -dict [list CONFIG.DIN_TO {4} CONFIG.DIN_FROM {7} CONFIG.DIN_FROM {7} CONFIG.DOUT_WIDTH {4}] [get_bd_cells xlslice_1]
endgroup
connect_bd_net [get_bd_pins AverageFSM_0/dataOut] [get_bd_pins xlslice_0/Din]
connect_bd_net [get_bd_pins AverageFSM_0/dataOut] [get_bd_pins xlslice_1/Din]
connect_bd_net [get_bd_pins xlslice_0/Dout] [get_bd_pins EightDisplayControl_0/rightR]
connect_bd_net [get_bd_pins xlslice_1/Dout] [get_bd_pins EightDisplayControl_0/near_rightR]
current_project ex4
current_project Ex4
connect_bd_net [get_bd_ports clk] [get_bd_pins EightDisplayControl_0/clk]
save_bd_design
Wrote  : <C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex4/Ex4.srcs/sources_1/bd/design_1/design_1.bd> 
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_1
endgroup
set_property location {7 1006 -493} [get_bd_cells xlconstant_1]
startgroup
set_property -dict [list CONFIG.CONST_WIDTH {4} CONFIG.CONST_VAL {0}] [get_bd_cells xlconstant_1]
endgroup
connect_bd_net [get_bd_pins xlconstant_1/dout] [get_bd_pins EightDisplayControl_0/near_leftR]
connect_bd_net [get_bd_pins xlconstant_1/dout] [get_bd_pins EightDisplayControl_0/leftR]
connect_bd_net [get_bd_pins xlconstant_1/dout] [get_bd_pins EightDisplayControl_0/rightL]
connect_bd_net [get_bd_pins xlconstant_1/dout] [get_bd_pins EightDisplayControl_0/near_rightL]
connect_bd_net [get_bd_pins xlconstant_1/dout] [get_bd_pins EightDisplayControl_0/near_leftL]
connect_bd_net [get_bd_pins xlconstant_1/dout] [get_bd_pins EightDisplayControl_0/leftL]
save_bd_design
Wrote  : <C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex4/Ex4.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : <C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex4/Ex4.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
create_bd_port -dir O -from 7 -to 0 an
connect_bd_net [get_bd_ports an] [get_bd_pins EightDisplayControl_0/select_display]
set_property location {1744 -373} [get_bd_ports an]
create_bd_port -dir O -from 6 -to 0 seg
set_property location {1630 -285} [get_bd_ports seg]
connect_bd_net [get_bd_ports seg] [get_bd_pins EightDisplayControl_0/segments]
save_bd_design
Wrote  : <C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex4/Ex4.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : <C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex4/Ex4.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
make_wrapper -files [get_files C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex4/Ex4.srcs/sources_1/bd/design_1/design_1.bd] -top
CRITICAL WARNING: [BD 41-1761] Reset pin '/clock_divider_0/reset' is found to be associated with multiple clock pins, which are not compatible w.r.t frequency, phase and clock-domain. This may prevent design from functioning correctly. Please ensure same reset pin is either not associated with different clock pins or all associated clock pins are driven by same or compatible clock source(s). List of associated clock pins:
/clock_divider_0/clk
/clock_divider_0/divided_clk

WARNING: [BD 41-927] Following properties on pin /clock_divider_0/divided_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_clock_divider_0_0_divided_clk 
VHDL Output written to : C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex4/Ex4.srcs/sources_1/bd/design_1/hdl/design_1.vhd
VHDL Output written to : C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex4/Ex4.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
Wrote  : <C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex4/Ex4.srcs/sources_1/bd/design_1/design_1.bd> 
add_files -norecurse C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex4/Ex4.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
generate_target all [get_files  C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex4/Ex4.srcs/sources_1/bd/design_1/design_1.bd]
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex4/Ex4.srcs/sources_1/bd/design_1/hdl/design_1.vhd
VHDL Output written to : C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex4/Ex4.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block clock_divider_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ramControl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block c_counter_binary_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block wordToRegisto_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block AverageFSM_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block EightDisplayControl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_1 .
Exporting to file C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex4/Ex4.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex4/Ex4.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex4/Ex4.srcs/sources_1/bd/design_1/hdl/design_1.hwdef
generate_target: Time (s): cpu = 00:01:09 ; elapsed = 00:01:17 . Memory (MB): peak = 1415.453 ; gain = 81.473
export_ip_user_files -of_objects [get_files C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex4/Ex4.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex4/Ex4.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 4 {design_1_clock_divider_0_0_synth_1 design_1_xlconstant_0_0_synth_1 design_1_ramControl_0_0_synth_1 design_1_c_counter_binary_0_0_synth_1 design_1_blk_mem_gen_0_0_synth_1 design_1_wordToRegisto_0_0_synth_1 design_1_AverageFSM_0_0_synth_1 design_1_EightDisplayControl_0_0_synth_1 design_1_xlslice_0_0_synth_1 design_1_xlslice_0_1_synth_1 design_1_xlconstant_1_0_synth_1}
[Wed Apr 12 14:20:25 2017] Launched design_1_clock_divider_0_0_synth_1, design_1_xlconstant_0_0_synth_1, design_1_ramControl_0_0_synth_1, design_1_c_counter_binary_0_0_synth_1, design_1_blk_mem_gen_0_0_synth_1, design_1_wordToRegisto_0_0_synth_1, design_1_AverageFSM_0_0_synth_1, design_1_EightDisplayControl_0_0_synth_1, design_1_xlslice_0_0_synth_1, design_1_xlslice_0_1_synth_1, design_1_xlconstant_1_0_synth_1...
Run output will be captured here:
design_1_clock_divider_0_0_synth_1: C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex4/Ex4.runs/design_1_clock_divider_0_0_synth_1/runme.log
design_1_xlconstant_0_0_synth_1: C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex4/Ex4.runs/design_1_xlconstant_0_0_synth_1/runme.log
design_1_ramControl_0_0_synth_1: C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex4/Ex4.runs/design_1_ramControl_0_0_synth_1/runme.log
design_1_c_counter_binary_0_0_synth_1: C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex4/Ex4.runs/design_1_c_counter_binary_0_0_synth_1/runme.log
design_1_blk_mem_gen_0_0_synth_1: C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex4/Ex4.runs/design_1_blk_mem_gen_0_0_synth_1/runme.log
design_1_wordToRegisto_0_0_synth_1: C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex4/Ex4.runs/design_1_wordToRegisto_0_0_synth_1/runme.log
design_1_AverageFSM_0_0_synth_1: C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex4/Ex4.runs/design_1_AverageFSM_0_0_synth_1/runme.log
design_1_EightDisplayControl_0_0_synth_1: C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex4/Ex4.runs/design_1_EightDisplayControl_0_0_synth_1/runme.log
design_1_xlslice_0_0_synth_1: C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex4/Ex4.runs/design_1_xlslice_0_0_synth_1/runme.log
design_1_xlslice_0_1_synth_1: C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex4/Ex4.runs/design_1_xlslice_0_1_synth_1/runme.log
design_1_xlconstant_1_0_synth_1: C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex4/Ex4.runs/design_1_xlconstant_1_0_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex4/Ex4.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex4/Ex4.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex4/Ex4.ip_user_files -ipstatic_source_dir C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex4/Ex4.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex4/Ex4.cache/compile_simlib/modelsim} {questa=C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex4/Ex4.cache/compile_simlib/questa} {riviera=C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex4/Ex4.cache/compile_simlib/riviera} {activehdl=C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex4/Ex4.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Wed Apr 12 14:23:43 2017] Launched synth_1...
Run output will be captured here: C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex4/Ex4.runs/synth_1/runme.log
[Wed Apr 12 14:23:43 2017] Launched impl_1...
Run output will be captured here: C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex4/Ex4.runs/impl_1/runme.log
open_bd_design {C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex4/Ex4.srcs/sources_1/bd/design_1/design_1.bd}
current_project ex4
close_project
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2016.4
  **** Build date : Jan 23 2017-19:37:29
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.


connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1497.043 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210274505419A
set_property PROGRAM.FILE {C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex4/Ex4.runs/impl_1/design_1_wrapper.bit} [lindex [get_hw_devices xc7a100t_0] 0]
current_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROGRAM.FILE {C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex4/Ex4.runs/impl_1/design_1_wrapper.bit} [lindex [get_hw_devices xc7a100t_0] 0]
program_hw_devices [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
exit
INFO: [Common 17-206] Exiting Vivado at Wed Apr 12 14:28:20 2017...
