// This code snippet generates a 4-bit binary counter with asynchronous reset
module counter(input clock, input reset, output [3:0] counter);

  reg [3:0] counter;

  always@(posedge clock or posedge reset)
    begin
      if (reset)
        counter <= 0;
      else
        counter <= counter + 1;
    end

endmodule