
IO_Tile_3_33

 (3 6)  (153 535)  (153 535)  IO control bit: IOUP_IE_1

 (16 8)  (130 536)  (130 536)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_20
 (10 10)  (158 539)  (158 539)  routing T_3_33.lc_trk_g1_7 <X> T_3_33.wire_io_cluster/io_1/OUT_ENB
 (11 10)  (159 539)  (159 539)  routing T_3_33.lc_trk_g1_7 <X> T_3_33.wire_io_cluster/io_1/OUT_ENB
 (12 10)  (160 539)  (160 539)  routing T_3_33.lc_trk_g1_4 <X> T_3_33.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (161 539)  (161 539)  routing T_3_33.lc_trk_g1_4 <X> T_3_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (130 539)  (130 539)  IOB_1 IO Functioning bit
 (10 11)  (158 538)  (158 538)  routing T_3_33.lc_trk_g1_7 <X> T_3_33.wire_io_cluster/io_1/OUT_ENB
 (11 11)  (159 538)  (159 538)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_7 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (161 538)  (161 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_4 wire_io_cluster/io_1/D_OUT_0
 (4 13)  (142 541)  (142 541)  routing T_3_33.span4_horz_r_4 <X> T_3_33.lc_trk_g1_4
 (5 13)  (143 541)  (143 541)  routing T_3_33.span4_horz_r_4 <X> T_3_33.lc_trk_g1_4
 (7 13)  (145 541)  (145 541)  Enable bit of Mux _local_links/g1_mux_4 => span4_horz_r_4 lc_trk_g1_4
 (17 13)  (131 541)  (131 541)  IOB_1 IO Functioning bit
 (5 14)  (143 543)  (143 543)  routing T_3_33.span4_horz_r_15 <X> T_3_33.lc_trk_g1_7
 (7 14)  (145 543)  (145 543)  Enable bit of Mux _local_links/g1_mux_7 => span4_horz_r_15 lc_trk_g1_7
 (8 14)  (146 543)  (146 543)  routing T_3_33.span4_horz_r_15 <X> T_3_33.lc_trk_g1_7
 (17 14)  (131 543)  (131 543)  IOB_1 IO Functioning bit


IO_Tile_4_33

 (16 0)  (184 528)  (184 528)  IOB_0 IO Functioning bit
 (17 1)  (185 529)  (185 529)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_0
 (5 2)  (197 531)  (197 531)  routing T_4_33.span4_horz_r_3 <X> T_4_33.lc_trk_g0_3
 (7 2)  (199 531)  (199 531)  Enable bit of Mux _local_links/g0_mux_3 => span4_horz_r_3 lc_trk_g0_3
 (8 3)  (200 530)  (200 530)  routing T_4_33.span4_horz_r_3 <X> T_4_33.lc_trk_g0_3
 (17 3)  (185 530)  (185 530)  IOB_0 IO Functioning bit
 (12 4)  (214 532)  (214 532)  routing T_4_33.lc_trk_g1_1 <X> T_4_33.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (185 532)  (185 532)  IOB_0 IO Functioning bit
 (10 5)  (212 533)  (212 533)  routing T_4_33.lc_trk_g0_3 <X> T_4_33.wire_io_cluster/io_0/OUT_ENB
 (11 5)  (213 533)  (213 533)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g0_3 wire_io_cluster/io_0/OUT_ENB
 (13 5)  (215 533)  (215 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_1 wire_io_cluster/io_0/D_OUT_0
 (17 5)  (185 533)  (185 533)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_16
 (3 6)  (207 535)  (207 535)  IO control bit: IOUP_IE_1

 (5 8)  (197 536)  (197 536)  routing T_4_33.span12_vert_1 <X> T_4_33.lc_trk_g1_1
 (7 8)  (199 536)  (199 536)  Enable bit of Mux _local_links/g1_mux_1 => span12_vert_1 lc_trk_g1_1
 (8 8)  (200 536)  (200 536)  routing T_4_33.span12_vert_1 <X> T_4_33.lc_trk_g1_1
 (3 9)  (207 537)  (207 537)  IO control bit: IOUP_IE_0

 (4 9)  (196 537)  (196 537)  routing T_4_33.span4_horz_r_0 <X> T_4_33.lc_trk_g1_0
 (5 9)  (197 537)  (197 537)  routing T_4_33.span4_horz_r_0 <X> T_4_33.lc_trk_g1_0
 (7 9)  (199 537)  (199 537)  Enable bit of Mux _local_links/g1_mux_0 => span4_horz_r_0 lc_trk_g1_0
 (8 9)  (200 537)  (200 537)  routing T_4_33.span12_vert_1 <X> T_4_33.lc_trk_g1_1
 (16 9)  (184 537)  (184 537)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_4
 (5 10)  (197 539)  (197 539)  routing T_4_33.span4_horz_r_3 <X> T_4_33.lc_trk_g1_3
 (7 10)  (199 539)  (199 539)  Enable bit of Mux _local_links/g1_mux_3 => span4_horz_r_3 lc_trk_g1_3
 (11 10)  (213 539)  (213 539)  routing T_4_33.lc_trk_g1_3 <X> T_4_33.wire_io_cluster/io_1/OUT_ENB
 (12 10)  (214 539)  (214 539)  routing T_4_33.lc_trk_g1_0 <X> T_4_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (184 539)  (184 539)  IOB_1 IO Functioning bit
 (8 11)  (200 538)  (200 538)  routing T_4_33.span4_horz_r_3 <X> T_4_33.lc_trk_g1_3
 (10 11)  (212 538)  (212 538)  routing T_4_33.lc_trk_g1_3 <X> T_4_33.wire_io_cluster/io_1/OUT_ENB
 (11 11)  (213 538)  (213 538)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_3 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (215 538)  (215 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_0 wire_io_cluster/io_1/D_OUT_0
 (14 13)  (216 541)  (216 541)  routing T_4_33.span4_horz_l_15 <X> T_4_33.span4_horz_r_3
 (17 13)  (185 541)  (185 541)  IOB_1 IO Functioning bit
 (17 14)  (185 543)  (185 543)  IOB_1 IO Functioning bit


IO_Tile_5_33

 (16 0)  (238 528)  (238 528)  IOB_0 IO Functioning bit
 (4 3)  (250 530)  (250 530)  routing T_5_33.span4_horz_r_2 <X> T_5_33.lc_trk_g0_2
 (5 3)  (251 530)  (251 530)  routing T_5_33.span4_horz_r_2 <X> T_5_33.lc_trk_g0_2
 (7 3)  (253 530)  (253 530)  Enable bit of Mux _local_links/g0_mux_2 => span4_horz_r_2 lc_trk_g0_2
 (17 3)  (239 530)  (239 530)  IOB_0 IO Functioning bit
 (10 4)  (266 532)  (266 532)  routing T_5_33.lc_trk_g0_7 <X> T_5_33.wire_io_cluster/io_0/OUT_ENB
 (17 4)  (239 532)  (239 532)  IOB_0 IO Functioning bit
 (10 5)  (266 533)  (266 533)  routing T_5_33.lc_trk_g0_7 <X> T_5_33.wire_io_cluster/io_0/OUT_ENB
 (11 5)  (267 533)  (267 533)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g0_7 wire_io_cluster/io_0/OUT_ENB
 (12 5)  (268 533)  (268 533)  routing T_5_33.lc_trk_g0_2 <X> T_5_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (269 533)  (269 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_2 wire_io_cluster/io_0/D_OUT_0
 (17 5)  (239 533)  (239 533)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_16
 (5 6)  (251 535)  (251 535)  routing T_5_33.span4_horz_r_7 <X> T_5_33.lc_trk_g0_7
 (7 6)  (253 535)  (253 535)  Enable bit of Mux _local_links/g0_mux_7 => span4_horz_r_7 lc_trk_g0_7
 (8 7)  (254 534)  (254 534)  routing T_5_33.span4_horz_r_7 <X> T_5_33.lc_trk_g0_7
 (3 9)  (261 537)  (261 537)  IO control bit: BIOUP_IE_0



IO_Tile_6_33

 (11 0)  (321 528)  (321 528)  routing T_6_33.span4_vert_1 <X> T_6_33.span4_horz_l_12
 (12 0)  (322 528)  (322 528)  routing T_6_33.span4_vert_1 <X> T_6_33.span4_horz_l_12
 (16 0)  (292 528)  (292 528)  IOB_0 IO Functioning bit
 (4 1)  (304 529)  (304 529)  routing T_6_33.span4_horz_r_0 <X> T_6_33.lc_trk_g0_0
 (5 1)  (305 529)  (305 529)  routing T_6_33.span4_horz_r_0 <X> T_6_33.lc_trk_g0_0
 (7 1)  (307 529)  (307 529)  Enable bit of Mux _local_links/g0_mux_0 => span4_horz_r_0 lc_trk_g0_0
 (17 1)  (293 529)  (293 529)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_0
 (5 2)  (305 531)  (305 531)  routing T_6_33.span4_horz_r_11 <X> T_6_33.lc_trk_g0_3
 (7 2)  (307 531)  (307 531)  Enable bit of Mux _local_links/g0_mux_3 => span4_horz_r_11 lc_trk_g0_3
 (8 2)  (308 531)  (308 531)  routing T_6_33.span4_horz_r_11 <X> T_6_33.lc_trk_g0_3
 (17 3)  (293 530)  (293 530)  IOB_0 IO Functioning bit
 (5 4)  (305 532)  (305 532)  routing T_6_33.span4_horz_r_5 <X> T_6_33.lc_trk_g0_5
 (7 4)  (307 532)  (307 532)  Enable bit of Mux _local_links/g0_mux_5 => span4_horz_r_5 lc_trk_g0_5
 (17 4)  (293 532)  (293 532)  IOB_0 IO Functioning bit
 (8 5)  (308 533)  (308 533)  routing T_6_33.span4_horz_r_5 <X> T_6_33.lc_trk_g0_5
 (10 5)  (320 533)  (320 533)  routing T_6_33.lc_trk_g0_3 <X> T_6_33.wire_io_cluster/io_0/OUT_ENB
 (11 5)  (321 533)  (321 533)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g0_3 wire_io_cluster/io_0/OUT_ENB
 (13 5)  (323 533)  (323 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_0 wire_io_cluster/io_0/D_OUT_0
 (17 5)  (293 533)  (293 533)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_16
 (3 6)  (315 535)  (315 535)  IO control bit: BIOUP_IE_1

 (0 9)  (311 537)  (311 537)  Enable bit of Mux _out_links/OutMux0_2 => wire_io_cluster/io_1/D_IN_0 span4_vert_4
 (3 9)  (315 537)  (315 537)  IO control bit: BIOUP_IE_0

 (5 10)  (305 539)  (305 539)  routing T_6_33.span4_horz_r_11 <X> T_6_33.lc_trk_g1_3
 (7 10)  (307 539)  (307 539)  Enable bit of Mux _local_links/g1_mux_3 => span4_horz_r_11 lc_trk_g1_3
 (8 10)  (308 539)  (308 539)  routing T_6_33.span4_horz_r_11 <X> T_6_33.lc_trk_g1_3
 (11 10)  (321 539)  (321 539)  routing T_6_33.lc_trk_g1_3 <X> T_6_33.wire_io_cluster/io_1/OUT_ENB
 (13 10)  (323 539)  (323 539)  routing T_6_33.lc_trk_g0_5 <X> T_6_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (292 539)  (292 539)  IOB_1 IO Functioning bit
 (10 11)  (320 538)  (320 538)  routing T_6_33.lc_trk_g1_3 <X> T_6_33.wire_io_cluster/io_1/OUT_ENB
 (11 11)  (321 538)  (321 538)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_3 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (323 538)  (323 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_5 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (293 541)  (293 541)  IOB_1 IO Functioning bit
 (17 14)  (293 543)  (293 543)  IOB_1 IO Functioning bit


IO_Tile_7_33

 (6 0)  (360 528)  (360 528)  routing T_7_33.span4_vert_9 <X> T_7_33.lc_trk_g0_1
 (7 0)  (361 528)  (361 528)  Enable bit of Mux _local_links/g0_mux_1 => span4_vert_9 lc_trk_g0_1
 (8 0)  (362 528)  (362 528)  routing T_7_33.span4_vert_9 <X> T_7_33.lc_trk_g0_1
 (16 0)  (346 528)  (346 528)  IOB_0 IO Functioning bit
 (3 1)  (369 529)  (369 529)  IO control bit: BIOUP_REN_1

 (8 1)  (362 529)  (362 529)  routing T_7_33.span4_vert_9 <X> T_7_33.lc_trk_g0_1
 (17 1)  (347 529)  (347 529)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_0
 (17 2)  (347 531)  (347 531)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_8
 (17 3)  (347 530)  (347 530)  IOB_0 IO Functioning bit
 (10 4)  (374 532)  (374 532)  routing T_7_33.lc_trk_g0_7 <X> T_7_33.wire_io_cluster/io_0/OUT_ENB
 (12 4)  (376 532)  (376 532)  routing T_7_33.lc_trk_g1_3 <X> T_7_33.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (347 532)  (347 532)  IOB_0 IO Functioning bit
 (10 5)  (374 533)  (374 533)  routing T_7_33.lc_trk_g0_7 <X> T_7_33.wire_io_cluster/io_0/OUT_ENB
 (11 5)  (375 533)  (375 533)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g0_7 wire_io_cluster/io_0/OUT_ENB
 (12 5)  (376 533)  (376 533)  routing T_7_33.lc_trk_g1_3 <X> T_7_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (377 533)  (377 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_3 wire_io_cluster/io_0/D_OUT_0
 (5 6)  (359 535)  (359 535)  routing T_7_33.span4_horz_r_15 <X> T_7_33.lc_trk_g0_7
 (7 6)  (361 535)  (361 535)  Enable bit of Mux _local_links/g0_mux_7 => span4_horz_r_15 lc_trk_g0_7
 (8 6)  (362 535)  (362 535)  routing T_7_33.span4_horz_r_15 <X> T_7_33.lc_trk_g0_7
 (3 9)  (369 537)  (369 537)  IO control bit: BIOUP_IE_0

 (5 10)  (359 539)  (359 539)  routing T_7_33.span4_horz_r_3 <X> T_7_33.lc_trk_g1_3
 (7 10)  (361 539)  (361 539)  Enable bit of Mux _local_links/g1_mux_3 => span4_horz_r_3 lc_trk_g1_3
 (16 10)  (346 539)  (346 539)  IOB_1 IO Functioning bit
 (8 11)  (362 538)  (362 538)  routing T_7_33.span4_horz_r_3 <X> T_7_33.lc_trk_g1_3
 (13 11)  (377 538)  (377 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_1 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (347 541)  (347 541)  IOB_1 IO Functioning bit
 (16 14)  (346 543)  (346 543)  IOB_1 IO Functioning bit


IO_Tile_8_33

 (11 0)  (429 528)  (429 528)  routing T_8_33.span4_horz_r_0 <X> T_8_33.span4_horz_l_12
 (16 0)  (400 528)  (400 528)  IOB_0 IO Functioning bit
 (3 1)  (423 529)  (423 529)  IO control bit: BIOUP_REN_1

 (6 2)  (414 531)  (414 531)  routing T_8_33.span4_vert_3 <X> T_8_33.lc_trk_g0_3
 (7 2)  (415 531)  (415 531)  Enable bit of Mux _local_links/g0_mux_3 => span4_vert_3 lc_trk_g0_3
 (8 2)  (416 531)  (416 531)  routing T_8_33.span4_vert_3 <X> T_8_33.lc_trk_g0_3
 (17 3)  (401 530)  (401 530)  IOB_0 IO Functioning bit
 (16 4)  (400 532)  (400 532)  IOB_0 IO Functioning bit
 (2 6)  (422 535)  (422 535)  IO control bit: BIOUP_REN_0

 (16 10)  (400 539)  (400 539)  IOB_1 IO Functioning bit
 (12 11)  (430 538)  (430 538)  routing T_8_33.lc_trk_g0_3 <X> T_8_33.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (431 538)  (431 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_3 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (401 541)  (401 541)  IOB_1 IO Functioning bit
 (16 14)  (400 543)  (400 543)  IOB_1 IO Functioning bit


IO_Tile_9_33

 (11 2)  (471 531)  (471 531)  routing T_9_33.span4_vert_7 <X> T_9_33.span4_horz_l_13
 (12 2)  (472 531)  (472 531)  routing T_9_33.span4_vert_7 <X> T_9_33.span4_horz_l_13
 (11 6)  (471 535)  (471 535)  routing T_9_33.span4_horz_r_2 <X> T_9_33.span4_horz_l_14


IO_Tile_10_33

 (11 0)  (525 528)  (525 528)  routing T_10_33.span4_horz_r_0 <X> T_10_33.span4_horz_l_12


IO_Tile_11_33

 (11 12)  (579 540)  (579 540)  routing T_11_33.span4_horz_r_3 <X> T_11_33.span4_horz_l_15


IO_Tile_12_33

 (11 0)  (633 528)  (633 528)  routing T_12_33.span4_vert_1 <X> T_12_33.span4_horz_l_12
 (12 0)  (634 528)  (634 528)  routing T_12_33.span4_vert_1 <X> T_12_33.span4_horz_l_12


IO_Tile_13_33

 (11 6)  (687 535)  (687 535)  routing T_13_33.span4_vert_13 <X> T_13_33.span4_horz_l_14
 (12 6)  (688 535)  (688 535)  routing T_13_33.span4_vert_13 <X> T_13_33.span4_horz_l_14


IO_Tile_14_33

 (11 0)  (741 528)  (741 528)  routing T_14_33.span4_vert_1 <X> T_14_33.span4_horz_l_12
 (12 0)  (742 528)  (742 528)  routing T_14_33.span4_vert_1 <X> T_14_33.span4_horz_l_12
 (3 2)  (735 531)  (735 531)  PLL config bit: CLOCK_T_14_33_IOUP_cf_bit_5

 (2 4)  (734 532)  (734 532)  PLL config bit: CLOCK_T_14_33_IOUP_cf_bit_7

 (3 4)  (735 532)  (735 532)  PLL config bit: CLOCK_T_14_33_IOUP_cf_bit_8

 (3 5)  (735 533)  (735 533)  PLL config bit: CLOCK_T_14_33_IOUP_cf_bit_6



IO_Tile_15_33

 (2 2)  (788 531)  (788 531)  PLL config bit: CLOCK_T_15_33_IOUP_cf_bit_4

 (3 3)  (789 530)  (789 530)  PLL config bit: CLOCK_T_15_33_IOUP_cf_bit_3

 (2 4)  (788 532)  (788 532)  PLL config bit: CLOCK_T_15_33_IOUP_cf_bit_7

 (3 5)  (789 533)  (789 533)  PLL config bit: CLOCK_T_15_33_IOUP_cf_bit_6

 (11 12)  (795 540)  (795 540)  routing T_15_33.span4_vert_19 <X> T_15_33.span4_horz_l_15
 (12 12)  (796 540)  (796 540)  routing T_15_33.span4_vert_19 <X> T_15_33.span4_horz_l_15


IO_Tile_16_33

 (3 0)  (843 528)  (843 528)  PLL config bit: CLOCK_T_16_33_IOUP_cf_bit_2

 (3 1)  (843 529)  (843 529)  IO control bit: GIOUP1_REN_1

 (3 6)  (843 535)  (843 535)  IO control bit: GIOUP1_IE_1

 (17 13)  (821 541)  (821 541)  IOB_1 IO Functioning bit


IO_Tile_17_33

 (17 3)  (879 530)  (879 530)  IOB_0 IO Functioning bit


IO_Tile_18_33

 (2 0)  (954 528)  (954 528)  PLL config bit: CLOCK_T_18_33_IOUP_cf_bit_1

 (3 2)  (955 531)  (955 531)  PLL config bit: CLOCK_T_18_33_IOUP_cf_bit_5

 (3 3)  (955 530)  (955 530)  PLL config bit: CLOCK_T_18_33_IOUP_cf_bit_3



IO_Tile_19_33

 (3 1)  (1009 529)  (1009 529)  IO control bit: BIOUP_REN_1

 (3 6)  (1009 535)  (1009 535)  IO control bit: BIOUP_IE_1

 (16 8)  (986 536)  (986 536)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_20
 (17 13)  (987 541)  (987 541)  IOB_1 IO Functioning bit


IO_Tile_20_33

 (4 0)  (1052 528)  (1052 528)  routing T_20_33.span4_vert_8 <X> T_20_33.lc_trk_g0_0
 (5 0)  (1053 528)  (1053 528)  routing T_20_33.span4_horz_r_9 <X> T_20_33.lc_trk_g0_1
 (7 0)  (1055 528)  (1055 528)  Enable bit of Mux _local_links/g0_mux_1 => span4_horz_r_9 lc_trk_g0_1
 (8 0)  (1056 528)  (1056 528)  routing T_20_33.span4_horz_r_9 <X> T_20_33.lc_trk_g0_1
 (16 0)  (1040 528)  (1040 528)  IOB_0 IO Functioning bit
 (4 1)  (1052 529)  (1052 529)  routing T_20_33.span4_vert_8 <X> T_20_33.lc_trk_g0_0
 (6 1)  (1054 529)  (1054 529)  routing T_20_33.span4_vert_8 <X> T_20_33.lc_trk_g0_0
 (7 1)  (1055 529)  (1055 529)  Enable bit of Mux _local_links/g0_mux_0 => span4_vert_8 lc_trk_g0_0
 (17 3)  (1041 530)  (1041 530)  IOB_0 IO Functioning bit
 (15 4)  (1073 532)  (1073 532)  Enable bit of Mux _fablink/Mux => lc_trk_g0_1 fabout
 (16 4)  (1040 532)  (1040 532)  IOB_0 IO Functioning bit
 (13 5)  (1071 533)  (1071 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_0 wire_io_cluster/io_0/D_OUT_0


IO_Tile_22_33

 (12 2)  (1178 531)  (1178 531)  routing T_22_33.span4_vert_31 <X> T_22_33.span4_horz_l_13


IO_Tile_25_33

 (17 2)  (1311 531)  (1311 531)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_8
 (17 3)  (1311 530)  (1311 530)  IOB_0 IO Functioning bit
 (13 7)  (1341 534)  (1341 534)  routing T_25_33.span4_vert_13 <X> T_25_33.span4_horz_r_2
 (14 7)  (1342 534)  (1342 534)  routing T_25_33.span4_vert_13 <X> T_25_33.span4_horz_r_2
 (3 9)  (1333 537)  (1333 537)  IO control bit: IOUP_IE_0



IO_Tile_26_33

 (6 2)  (1366 531)  (1366 531)  routing T_26_33.span4_vert_11 <X> T_26_33.lc_trk_g0_3
 (7 2)  (1367 531)  (1367 531)  Enable bit of Mux _local_links/g0_mux_3 => span4_vert_11 lc_trk_g0_3
 (8 2)  (1368 531)  (1368 531)  routing T_26_33.span4_vert_11 <X> T_26_33.lc_trk_g0_3
 (17 2)  (1353 531)  (1353 531)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_8
 (8 3)  (1368 530)  (1368 530)  routing T_26_33.span4_vert_11 <X> T_26_33.lc_trk_g0_3
 (17 3)  (1353 530)  (1353 530)  IOB_0 IO Functioning bit
 (4 5)  (1364 533)  (1364 533)  routing T_26_33.span4_horz_r_4 <X> T_26_33.lc_trk_g0_4
 (5 5)  (1365 533)  (1365 533)  routing T_26_33.span4_horz_r_4 <X> T_26_33.lc_trk_g0_4
 (7 5)  (1367 533)  (1367 533)  Enable bit of Mux _local_links/g0_mux_4 => span4_horz_r_4 lc_trk_g0_4
 (3 6)  (1375 535)  (1375 535)  IO control bit: IOUP_IE_1

 (0 9)  (1371 537)  (1371 537)  Enable bit of Mux _out_links/OutMux0_2 => wire_io_cluster/io_1/D_IN_0 span4_vert_4
 (3 9)  (1375 537)  (1375 537)  IO control bit: IOUP_IE_0

 (10 10)  (1380 539)  (1380 539)  routing T_26_33.lc_trk_g0_4 <X> T_26_33.wire_io_cluster/io_1/OUT_ENB
 (16 10)  (1352 539)  (1352 539)  IOB_1 IO Functioning bit
 (11 11)  (1381 538)  (1381 538)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_4 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (1382 538)  (1382 538)  routing T_26_33.lc_trk_g0_3 <X> T_26_33.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1383 538)  (1383 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_3 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1353 541)  (1353 541)  IOB_1 IO Functioning bit
 (17 14)  (1353 543)  (1353 543)  IOB_1 IO Functioning bit


IO_Tile_27_33

 (16 0)  (1406 528)  (1406 528)  IOB_0 IO Functioning bit
 (17 2)  (1407 531)  (1407 531)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_8
 (17 3)  (1407 530)  (1407 530)  IOB_0 IO Functioning bit
 (11 4)  (1435 532)  (1435 532)  routing T_27_33.lc_trk_g1_0 <X> T_27_33.wire_io_cluster/io_0/OUT_ENB
 (12 4)  (1436 532)  (1436 532)  routing T_27_33.lc_trk_g1_7 <X> T_27_33.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (1437 532)  (1437 532)  routing T_27_33.lc_trk_g1_7 <X> T_27_33.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (1407 532)  (1407 532)  IOB_0 IO Functioning bit
 (11 5)  (1435 533)  (1435 533)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g1_0 wire_io_cluster/io_0/OUT_ENB
 (12 5)  (1436 533)  (1436 533)  routing T_27_33.lc_trk_g1_7 <X> T_27_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1437 533)  (1437 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_7 wire_io_cluster/io_0/D_OUT_0
 (4 8)  (1418 536)  (1418 536)  routing T_27_33.span4_horz_r_8 <X> T_27_33.lc_trk_g1_0
 (3 9)  (1429 537)  (1429 537)  IO control bit: IOUP_IE_0

 (5 9)  (1419 537)  (1419 537)  routing T_27_33.span4_horz_r_8 <X> T_27_33.lc_trk_g1_0
 (7 9)  (1421 537)  (1421 537)  Enable bit of Mux _local_links/g1_mux_0 => span4_horz_r_8 lc_trk_g1_0
 (6 14)  (1420 543)  (1420 543)  routing T_27_33.span12_vert_23 <X> T_27_33.lc_trk_g1_7
 (7 14)  (1421 543)  (1421 543)  Enable bit of Mux _local_links/g1_mux_7 => span12_vert_23 lc_trk_g1_7
 (8 15)  (1422 542)  (1422 542)  routing T_27_33.span12_vert_23 <X> T_27_33.lc_trk_g1_7


IO_Tile_28_33

 (4 0)  (1472 528)  (1472 528)  routing T_28_33.span12_vert_0 <X> T_28_33.lc_trk_g0_0
 (4 1)  (1472 529)  (1472 529)  routing T_28_33.span12_vert_0 <X> T_28_33.lc_trk_g0_0
 (5 1)  (1473 529)  (1473 529)  routing T_28_33.span12_vert_0 <X> T_28_33.lc_trk_g0_0
 (7 1)  (1475 529)  (1475 529)  Enable bit of Mux _local_links/g0_mux_0 => span12_vert_0 lc_trk_g0_0
 (3 6)  (1483 535)  (1483 535)  IO control bit: IOUP_IE_1

 (17 9)  (1461 537)  (1461 537)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_12
 (12 10)  (1490 539)  (1490 539)  routing T_28_33.lc_trk_g1_6 <X> T_28_33.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (1491 539)  (1491 539)  routing T_28_33.lc_trk_g1_6 <X> T_28_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1460 539)  (1460 539)  IOB_1 IO Functioning bit
 (11 11)  (1489 538)  (1489 538)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_0 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (1490 538)  (1490 538)  routing T_28_33.lc_trk_g1_6 <X> T_28_33.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1491 538)  (1491 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_6 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1461 541)  (1461 541)  IOB_1 IO Functioning bit
 (4 14)  (1472 543)  (1472 543)  routing T_28_33.span4_horz_r_14 <X> T_28_33.lc_trk_g1_6
 (17 14)  (1461 543)  (1461 543)  IOB_1 IO Functioning bit
 (5 15)  (1473 542)  (1473 542)  routing T_28_33.span4_horz_r_14 <X> T_28_33.lc_trk_g1_6
 (7 15)  (1475 542)  (1475 542)  Enable bit of Mux _local_links/g1_mux_6 => span4_horz_r_14 lc_trk_g1_6


IO_Tile_29_33

 (11 0)  (1543 528)  (1543 528)  routing T_29_33.span4_horz_r_0 <X> T_29_33.span4_horz_l_12
 (16 0)  (1514 528)  (1514 528)  IOB_0 IO Functioning bit
 (4 1)  (1526 529)  (1526 529)  routing T_29_33.span4_horz_r_0 <X> T_29_33.lc_trk_g0_0
 (5 1)  (1527 529)  (1527 529)  routing T_29_33.span4_horz_r_0 <X> T_29_33.lc_trk_g0_0
 (7 1)  (1529 529)  (1529 529)  Enable bit of Mux _local_links/g0_mux_0 => span4_horz_r_0 lc_trk_g0_0
 (6 2)  (1528 531)  (1528 531)  routing T_29_33.span4_vert_11 <X> T_29_33.lc_trk_g0_3
 (7 2)  (1529 531)  (1529 531)  Enable bit of Mux _local_links/g0_mux_3 => span4_vert_11 lc_trk_g0_3
 (8 2)  (1530 531)  (1530 531)  routing T_29_33.span4_vert_11 <X> T_29_33.lc_trk_g0_3
 (8 3)  (1530 530)  (1530 530)  routing T_29_33.span4_vert_11 <X> T_29_33.lc_trk_g0_3
 (17 3)  (1515 530)  (1515 530)  IOB_0 IO Functioning bit
 (11 4)  (1543 532)  (1543 532)  routing T_29_33.lc_trk_g1_0 <X> T_29_33.wire_io_cluster/io_0/OUT_ENB
 (12 4)  (1544 532)  (1544 532)  routing T_29_33.lc_trk_g1_5 <X> T_29_33.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (1545 532)  (1545 532)  routing T_29_33.lc_trk_g1_5 <X> T_29_33.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (1515 532)  (1515 532)  IOB_0 IO Functioning bit
 (11 5)  (1543 533)  (1543 533)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g1_0 wire_io_cluster/io_0/OUT_ENB
 (13 5)  (1545 533)  (1545 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_5 wire_io_cluster/io_0/D_OUT_0
 (17 5)  (1515 533)  (1515 533)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_16
 (3 6)  (1537 535)  (1537 535)  IO control bit: IOUP_IE_1

 (3 9)  (1537 537)  (1537 537)  IO control bit: IOUP_IE_0

 (4 9)  (1526 537)  (1526 537)  routing T_29_33.span4_horz_r_0 <X> T_29_33.lc_trk_g1_0
 (5 9)  (1527 537)  (1527 537)  routing T_29_33.span4_horz_r_0 <X> T_29_33.lc_trk_g1_0
 (7 9)  (1529 537)  (1529 537)  Enable bit of Mux _local_links/g1_mux_0 => span4_horz_r_0 lc_trk_g1_0
 (17 9)  (1515 537)  (1515 537)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_12
 (16 10)  (1514 539)  (1514 539)  IOB_1 IO Functioning bit
 (11 11)  (1543 538)  (1543 538)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_0 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (1544 538)  (1544 538)  routing T_29_33.lc_trk_g0_3 <X> T_29_33.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1545 538)  (1545 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_3 wire_io_cluster/io_1/D_OUT_0
 (5 12)  (1527 540)  (1527 540)  routing T_29_33.span4_horz_r_5 <X> T_29_33.lc_trk_g1_5
 (7 12)  (1529 540)  (1529 540)  Enable bit of Mux _local_links/g1_mux_5 => span4_horz_r_5 lc_trk_g1_5
 (8 13)  (1530 541)  (1530 541)  routing T_29_33.span4_horz_r_5 <X> T_29_33.lc_trk_g1_5
 (17 13)  (1515 541)  (1515 541)  IOB_1 IO Functioning bit
 (17 14)  (1515 543)  (1515 543)  IOB_1 IO Functioning bit


IO_Tile_30_33

 (16 0)  (1568 528)  (1568 528)  IOB_0 IO Functioning bit
 (17 3)  (1569 530)  (1569 530)  IOB_0 IO Functioning bit
 (10 4)  (1596 532)  (1596 532)  routing T_30_33.lc_trk_g1_4 <X> T_30_33.wire_io_cluster/io_0/OUT_ENB
 (11 4)  (1597 532)  (1597 532)  routing T_30_33.lc_trk_g1_4 <X> T_30_33.wire_io_cluster/io_0/OUT_ENB
 (12 4)  (1598 532)  (1598 532)  routing T_30_33.lc_trk_g1_1 <X> T_30_33.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (1569 532)  (1569 532)  IOB_0 IO Functioning bit
 (4 5)  (1580 533)  (1580 533)  routing T_30_33.span4_horz_r_4 <X> T_30_33.lc_trk_g0_4
 (5 5)  (1581 533)  (1581 533)  routing T_30_33.span4_horz_r_4 <X> T_30_33.lc_trk_g0_4
 (7 5)  (1583 533)  (1583 533)  Enable bit of Mux _local_links/g0_mux_4 => span4_horz_r_4 lc_trk_g0_4
 (11 5)  (1597 533)  (1597 533)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g1_4 wire_io_cluster/io_0/OUT_ENB
 (13 5)  (1599 533)  (1599 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_1 wire_io_cluster/io_0/D_OUT_0
 (17 5)  (1569 533)  (1569 533)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_16
 (3 6)  (1591 535)  (1591 535)  IO control bit: IOUP_IE_1

 (5 8)  (1581 536)  (1581 536)  routing T_30_33.span4_vert_17 <X> T_30_33.lc_trk_g1_1
 (6 8)  (1582 536)  (1582 536)  routing T_30_33.span4_vert_17 <X> T_30_33.lc_trk_g1_1
 (7 8)  (1583 536)  (1583 536)  Enable bit of Mux _local_links/g1_mux_1 => span4_vert_17 lc_trk_g1_1
 (16 8)  (1568 536)  (1568 536)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_20
 (3 9)  (1591 537)  (1591 537)  IO control bit: IOUP_IE_0

 (10 10)  (1596 539)  (1596 539)  routing T_30_33.lc_trk_g0_4 <X> T_30_33.wire_io_cluster/io_1/OUT_ENB
 (12 10)  (1598 539)  (1598 539)  routing T_30_33.lc_trk_g1_2 <X> T_30_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1568 539)  (1568 539)  IOB_1 IO Functioning bit
 (6 11)  (1582 538)  (1582 538)  routing T_30_33.span12_vert_10 <X> T_30_33.lc_trk_g1_2
 (7 11)  (1583 538)  (1583 538)  Enable bit of Mux _local_links/g1_mux_2 => span12_vert_10 lc_trk_g1_2
 (11 11)  (1597 538)  (1597 538)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_4 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (1598 538)  (1598 538)  routing T_30_33.lc_trk_g1_2 <X> T_30_33.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1599 538)  (1599 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_2 wire_io_cluster/io_1/D_OUT_0
 (4 13)  (1580 541)  (1580 541)  routing T_30_33.span4_horz_r_4 <X> T_30_33.lc_trk_g1_4
 (5 13)  (1581 541)  (1581 541)  routing T_30_33.span4_horz_r_4 <X> T_30_33.lc_trk_g1_4
 (7 13)  (1583 541)  (1583 541)  Enable bit of Mux _local_links/g1_mux_4 => span4_horz_r_4 lc_trk_g1_4
 (17 13)  (1569 541)  (1569 541)  IOB_1 IO Functioning bit
 (17 14)  (1569 543)  (1569 543)  IOB_1 IO Functioning bit


IO_Tile_31_33

 (4 0)  (1634 528)  (1634 528)  routing T_31_33.span4_horz_r_8 <X> T_31_33.lc_trk_g0_0
 (16 0)  (1622 528)  (1622 528)  IOB_0 IO Functioning bit
 (5 1)  (1635 529)  (1635 529)  routing T_31_33.span4_horz_r_8 <X> T_31_33.lc_trk_g0_0
 (7 1)  (1637 529)  (1637 529)  Enable bit of Mux _local_links/g0_mux_0 => span4_horz_r_8 lc_trk_g0_0
 (17 3)  (1623 530)  (1623 530)  IOB_0 IO Functioning bit
 (11 4)  (1651 532)  (1651 532)  routing T_31_33.lc_trk_g1_0 <X> T_31_33.wire_io_cluster/io_0/OUT_ENB
 (12 4)  (1652 532)  (1652 532)  routing T_31_33.lc_trk_g1_3 <X> T_31_33.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (1623 532)  (1623 532)  IOB_0 IO Functioning bit
 (11 5)  (1651 533)  (1651 533)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g1_0 wire_io_cluster/io_0/OUT_ENB
 (12 5)  (1652 533)  (1652 533)  routing T_31_33.lc_trk_g1_3 <X> T_31_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1653 533)  (1653 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_3 wire_io_cluster/io_0/D_OUT_0
 (17 5)  (1623 533)  (1623 533)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_16
 (3 6)  (1645 535)  (1645 535)  IO control bit: IOUP_IE_1

 (4 8)  (1634 536)  (1634 536)  routing T_31_33.span4_horz_r_8 <X> T_31_33.lc_trk_g1_0
 (3 9)  (1645 537)  (1645 537)  IO control bit: IOUP_IE_0

 (5 9)  (1635 537)  (1635 537)  routing T_31_33.span4_horz_r_8 <X> T_31_33.lc_trk_g1_0
 (7 9)  (1637 537)  (1637 537)  Enable bit of Mux _local_links/g1_mux_0 => span4_horz_r_8 lc_trk_g1_0
 (17 9)  (1623 537)  (1623 537)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_12
 (4 10)  (1634 539)  (1634 539)  routing T_31_33.span4_vert_42 <X> T_31_33.lc_trk_g1_2
 (6 10)  (1636 539)  (1636 539)  routing T_31_33.span4_vert_3 <X> T_31_33.lc_trk_g1_3
 (7 10)  (1637 539)  (1637 539)  Enable bit of Mux _local_links/g1_mux_3 => span4_vert_3 lc_trk_g1_3
 (8 10)  (1638 539)  (1638 539)  routing T_31_33.span4_vert_3 <X> T_31_33.lc_trk_g1_3
 (12 10)  (1652 539)  (1652 539)  routing T_31_33.lc_trk_g1_2 <X> T_31_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1622 539)  (1622 539)  IOB_1 IO Functioning bit
 (4 11)  (1634 538)  (1634 538)  routing T_31_33.span4_vert_42 <X> T_31_33.lc_trk_g1_2
 (5 11)  (1635 538)  (1635 538)  routing T_31_33.span4_vert_42 <X> T_31_33.lc_trk_g1_2
 (6 11)  (1636 538)  (1636 538)  routing T_31_33.span4_vert_42 <X> T_31_33.lc_trk_g1_2
 (7 11)  (1637 538)  (1637 538)  Enable bit of Mux _local_links/g1_mux_2 => span4_vert_42 lc_trk_g1_2
 (11 11)  (1651 538)  (1651 538)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_0 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (1652 538)  (1652 538)  routing T_31_33.lc_trk_g1_2 <X> T_31_33.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1653 538)  (1653 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_2 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1623 541)  (1623 541)  IOB_1 IO Functioning bit
 (17 14)  (1623 543)  (1623 543)  IOB_1 IO Functioning bit


IO_Tile_32_33

 (11 2)  (1705 531)  (1705 531)  routing T_32_33.span4_vert_7 <X> T_32_33.span4_horz_l_13
 (12 2)  (1706 531)  (1706 531)  routing T_32_33.span4_vert_7 <X> T_32_33.span4_horz_l_13


LogicTile_9_32

 (19 7)  (457 519)  (457 519)  Enable bit of Mux _span_links/cross_mux_vert_6 => sp12_v_t_10 sp4_v_b_18


LogicTile_15_32

 (3 4)  (765 516)  (765 516)  routing T_15_32.sp12_v_b_0 <X> T_15_32.sp12_h_r_0
 (3 5)  (765 517)  (765 517)  routing T_15_32.sp12_v_b_0 <X> T_15_32.sp12_h_r_0


LogicTile_27_32

 (3 7)  (1405 519)  (1405 519)  routing T_27_32.sp12_h_l_23 <X> T_27_32.sp12_v_t_23


LogicTile_31_32

 (9 11)  (1627 523)  (1627 523)  routing T_31_32.sp4_v_b_7 <X> T_31_32.sp4_v_t_42


LogicTile_32_32

 (19 7)  (1691 519)  (1691 519)  Enable bit of Mux _span_links/cross_mux_vert_6 => sp12_v_t_10 sp4_v_b_18


IO_Tile_33_32

 (11 0)  (1737 512)  (1737 512)  routing T_33_32.span4_vert_b_0 <X> T_33_32.span4_vert_t_12


LogicTile_3_31

 (3 0)  (129 496)  (129 496)  routing T_3_31.sp12_v_t_23 <X> T_3_31.sp12_v_b_0
 (3 4)  (129 500)  (129 500)  routing T_3_31.sp12_v_t_23 <X> T_3_31.sp12_h_r_0


LogicTile_13_31

 (11 8)  (665 504)  (665 504)  routing T_13_31.sp4_h_r_3 <X> T_13_31.sp4_v_b_8


LogicTile_14_31

 (19 15)  (727 511)  (727 511)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_15_31

 (3 1)  (765 497)  (765 497)  routing T_15_31.sp12_h_l_23 <X> T_15_31.sp12_v_b_0


LogicTile_17_31

 (8 1)  (882 497)  (882 497)  routing T_17_31.sp4_h_r_1 <X> T_17_31.sp4_v_b_1


LogicTile_18_31

 (19 13)  (947 509)  (947 509)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_19_31

 (3 0)  (985 496)  (985 496)  routing T_19_31.sp12_v_t_23 <X> T_19_31.sp12_v_b_0


LogicTile_22_31

 (9 11)  (1153 507)  (1153 507)  routing T_22_31.sp4_v_b_7 <X> T_22_31.sp4_v_t_42


LogicTile_24_31

 (3 2)  (1255 498)  (1255 498)  routing T_24_31.sp12_h_r_0 <X> T_24_31.sp12_h_l_23
 (3 3)  (1255 499)  (1255 499)  routing T_24_31.sp12_h_r_0 <X> T_24_31.sp12_h_l_23


LogicTile_30_31

 (3 2)  (1567 498)  (1567 498)  routing T_30_31.sp12_v_t_23 <X> T_30_31.sp12_h_l_23


IO_Tile_33_31

 (16 0)  (1742 496)  (1742 496)  IOB_0 IO Functioning bit
 (17 3)  (1743 499)  (1743 499)  IOB_0 IO Functioning bit
 (10 4)  (1736 500)  (1736 500)  routing T_33_31.lc_trk_g1_4 <X> T_33_31.wire_io_cluster/io_0/OUT_ENB
 (11 4)  (1737 500)  (1737 500)  routing T_33_31.lc_trk_g1_4 <X> T_33_31.wire_io_cluster/io_0/OUT_ENB
 (12 4)  (1738 500)  (1738 500)  routing T_33_31.lc_trk_g1_3 <X> T_33_31.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (1743 500)  (1743 500)  IOB_0 IO Functioning bit
 (11 5)  (1737 501)  (1737 501)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g1_4 wire_io_cluster/io_0/OUT_ENB
 (12 5)  (1738 501)  (1738 501)  routing T_33_31.lc_trk_g1_3 <X> T_33_31.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1739 501)  (1739 501)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_3 wire_io_cluster/io_0/D_OUT_0
 (17 5)  (1743 501)  (1743 501)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (3 9)  (1729 505)  (1729 505)  IO control bit: IORIGHT_IE_0

 (5 10)  (1731 506)  (1731 506)  routing T_33_31.span4_vert_b_3 <X> T_33_31.lc_trk_g1_3
 (7 10)  (1733 506)  (1733 506)  Enable bit of Mux _local_links/g1_mux_3 => span4_vert_b_3 lc_trk_g1_3
 (8 11)  (1734 507)  (1734 507)  routing T_33_31.span4_vert_b_3 <X> T_33_31.lc_trk_g1_3
 (4 13)  (1730 509)  (1730 509)  routing T_33_31.span4_vert_b_4 <X> T_33_31.lc_trk_g1_4
 (5 13)  (1731 509)  (1731 509)  routing T_33_31.span4_vert_b_4 <X> T_33_31.lc_trk_g1_4
 (7 13)  (1733 509)  (1733 509)  Enable bit of Mux _local_links/g1_mux_4 => span4_vert_b_4 lc_trk_g1_4


IO_Tile_0_30

 (16 0)  (1 480)  (1 480)  IOB_0 IO Functioning bit
 (17 2)  (0 482)  (0 482)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (0 483)  (0 483)  IOB_0 IO Functioning bit
 (10 4)  (7 484)  (7 484)  routing T_0_30.lc_trk_g0_7 <X> T_0_30.wire_io_cluster/io_0/OUT_ENB
 (12 4)  (5 484)  (5 484)  routing T_0_30.lc_trk_g1_3 <X> T_0_30.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (0 484)  (0 484)  IOB_0 IO Functioning bit
 (10 5)  (7 485)  (7 485)  routing T_0_30.lc_trk_g0_7 <X> T_0_30.wire_io_cluster/io_0/OUT_ENB
 (11 5)  (6 485)  (6 485)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g0_7 wire_io_cluster/io_0/OUT_ENB
 (12 5)  (5 485)  (5 485)  routing T_0_30.lc_trk_g1_3 <X> T_0_30.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (4 485)  (4 485)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_3 wire_io_cluster/io_0/D_OUT_0
 (3 6)  (14 486)  (14 486)  IO control bit: IOLEFT_IE_1

 (5 6)  (12 486)  (12 486)  routing T_0_30.span4_vert_b_15 <X> T_0_30.lc_trk_g0_7
 (7 6)  (10 486)  (10 486)  Enable bit of Mux _local_links/g0_mux_7 => span4_vert_b_15 lc_trk_g0_7
 (8 6)  (9 486)  (9 486)  routing T_0_30.span4_vert_b_15 <X> T_0_30.lc_trk_g0_7
 (0 9)  (17 489)  (17 489)  Enable bit of Mux _out_links/OutMux0_2 => wire_io_cluster/io_1/D_IN_0 span4_horz_4
 (3 9)  (14 489)  (14 489)  IO control bit: IOLEFT_IE_0

 (4 9)  (13 489)  (13 489)  routing T_0_30.span12_horz_16 <X> T_0_30.lc_trk_g1_0
 (6 9)  (11 489)  (11 489)  routing T_0_30.span12_horz_16 <X> T_0_30.lc_trk_g1_0
 (7 9)  (10 489)  (10 489)  Enable bit of Mux _local_links/g1_mux_0 => span12_horz_16 lc_trk_g1_0
 (16 9)  (1 489)  (1 489)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (6 10)  (11 490)  (11 490)  routing T_0_30.span12_horz_11 <X> T_0_30.lc_trk_g1_3
 (7 10)  (10 490)  (10 490)  Enable bit of Mux _local_links/g1_mux_3 => span12_horz_11 lc_trk_g1_3
 (10 10)  (7 490)  (7 490)  routing T_0_30.lc_trk_g1_7 <X> T_0_30.wire_io_cluster/io_1/OUT_ENB
 (11 10)  (6 490)  (6 490)  routing T_0_30.lc_trk_g1_7 <X> T_0_30.wire_io_cluster/io_1/OUT_ENB
 (12 10)  (5 490)  (5 490)  routing T_0_30.lc_trk_g1_0 <X> T_0_30.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 490)  (1 490)  IOB_1 IO Functioning bit
 (10 11)  (7 491)  (7 491)  routing T_0_30.lc_trk_g1_7 <X> T_0_30.wire_io_cluster/io_1/OUT_ENB
 (11 11)  (6 491)  (6 491)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_7 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (4 491)  (4 491)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_0 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (0 493)  (0 493)  IOB_1 IO Functioning bit
 (5 14)  (12 494)  (12 494)  routing T_0_30.span4_vert_b_15 <X> T_0_30.lc_trk_g1_7
 (7 14)  (10 494)  (10 494)  Enable bit of Mux _local_links/g1_mux_7 => span4_vert_b_15 lc_trk_g1_7
 (8 14)  (9 494)  (9 494)  routing T_0_30.span4_vert_b_15 <X> T_0_30.lc_trk_g1_7
 (17 14)  (0 494)  (0 494)  IOB_1 IO Functioning bit


LogicTile_4_30

 (3 2)  (183 482)  (183 482)  routing T_4_30.sp12_h_r_0 <X> T_4_30.sp12_h_l_23
 (3 3)  (183 483)  (183 483)  routing T_4_30.sp12_h_r_0 <X> T_4_30.sp12_h_l_23
 (8 4)  (188 484)  (188 484)  routing T_4_30.sp4_h_l_41 <X> T_4_30.sp4_h_r_4


LogicTile_7_30

 (3 3)  (345 483)  (345 483)  routing T_7_30.sp12_v_b_0 <X> T_7_30.sp12_h_l_23


RAM_Tile_8_30

 (3 1)  (399 481)  (399 481)  routing T_8_30.sp12_h_l_23 <X> T_8_30.sp12_v_b_0
 (9 8)  (405 488)  (405 488)  routing T_8_30.sp4_h_l_41 <X> T_8_30.sp4_h_r_7
 (10 8)  (406 488)  (406 488)  routing T_8_30.sp4_h_l_41 <X> T_8_30.sp4_h_r_7


LogicTile_10_30

 (3 1)  (495 481)  (495 481)  routing T_10_30.sp12_h_l_23 <X> T_10_30.sp12_v_b_0


LogicTile_12_30

 (3 0)  (603 480)  (603 480)  routing T_12_30.sp12_h_r_0 <X> T_12_30.sp12_v_b_0
 (3 1)  (603 481)  (603 481)  routing T_12_30.sp12_h_r_0 <X> T_12_30.sp12_v_b_0
 (8 1)  (608 481)  (608 481)  routing T_12_30.sp4_h_l_42 <X> T_12_30.sp4_v_b_1
 (9 1)  (609 481)  (609 481)  routing T_12_30.sp4_h_l_42 <X> T_12_30.sp4_v_b_1
 (10 1)  (610 481)  (610 481)  routing T_12_30.sp4_h_l_42 <X> T_12_30.sp4_v_b_1


LogicTile_13_30

 (4 2)  (658 482)  (658 482)  routing T_13_30.sp4_v_b_0 <X> T_13_30.sp4_v_t_37


LogicTile_15_30

 (4 10)  (766 490)  (766 490)  routing T_15_30.sp4_v_b_6 <X> T_15_30.sp4_v_t_43


LogicTile_16_30

 (3 3)  (819 483)  (819 483)  routing T_16_30.sp12_v_b_0 <X> T_16_30.sp12_h_l_23


LogicTile_18_30

 (3 0)  (931 480)  (931 480)  routing T_18_30.sp12_h_r_0 <X> T_18_30.sp12_v_b_0
 (3 1)  (931 481)  (931 481)  routing T_18_30.sp12_h_r_0 <X> T_18_30.sp12_v_b_0


LogicTile_24_30

 (3 2)  (1255 482)  (1255 482)  routing T_24_30.sp12_h_r_0 <X> T_24_30.sp12_h_l_23
 (3 3)  (1255 483)  (1255 483)  routing T_24_30.sp12_h_r_0 <X> T_24_30.sp12_h_l_23


RAM_Tile_25_30

 (6 2)  (1312 482)  (1312 482)  routing T_25_30.sp4_v_b_9 <X> T_25_30.sp4_v_t_37
 (5 3)  (1311 483)  (1311 483)  routing T_25_30.sp4_v_b_9 <X> T_25_30.sp4_v_t_37


LogicTile_26_30

 (8 0)  (1356 480)  (1356 480)  routing T_26_30.sp4_v_b_7 <X> T_26_30.sp4_h_r_1
 (9 0)  (1357 480)  (1357 480)  routing T_26_30.sp4_v_b_7 <X> T_26_30.sp4_h_r_1
 (10 0)  (1358 480)  (1358 480)  routing T_26_30.sp4_v_b_7 <X> T_26_30.sp4_h_r_1
 (8 4)  (1356 484)  (1356 484)  routing T_26_30.sp4_v_b_10 <X> T_26_30.sp4_h_r_4
 (9 4)  (1357 484)  (1357 484)  routing T_26_30.sp4_v_b_10 <X> T_26_30.sp4_h_r_4
 (10 4)  (1358 484)  (1358 484)  routing T_26_30.sp4_v_b_10 <X> T_26_30.sp4_h_r_4


LogicTile_27_30

 (8 12)  (1410 492)  (1410 492)  routing T_27_30.sp4_v_b_4 <X> T_27_30.sp4_h_r_10
 (9 12)  (1411 492)  (1411 492)  routing T_27_30.sp4_v_b_4 <X> T_27_30.sp4_h_r_10
 (10 12)  (1412 492)  (1412 492)  routing T_27_30.sp4_v_b_4 <X> T_27_30.sp4_h_r_10


LogicTile_30_30

 (3 2)  (1567 482)  (1567 482)  routing T_30_30.sp12_h_r_0 <X> T_30_30.sp12_h_l_23
 (3 3)  (1567 483)  (1567 483)  routing T_30_30.sp12_h_r_0 <X> T_30_30.sp12_h_l_23
 (9 4)  (1573 484)  (1573 484)  routing T_30_30.sp4_h_l_36 <X> T_30_30.sp4_h_r_4
 (10 4)  (1574 484)  (1574 484)  routing T_30_30.sp4_h_l_36 <X> T_30_30.sp4_h_r_4
 (8 7)  (1572 487)  (1572 487)  routing T_30_30.sp4_h_l_41 <X> T_30_30.sp4_v_t_41


LogicTile_31_30

 (8 12)  (1626 492)  (1626 492)  routing T_31_30.sp4_h_l_47 <X> T_31_30.sp4_h_r_10


IO_Tile_33_30

 (4 0)  (1730 480)  (1730 480)  routing T_33_30.span4_vert_b_8 <X> T_33_30.lc_trk_g0_0
 (16 0)  (1742 480)  (1742 480)  IOB_0 IO Functioning bit
 (5 1)  (1731 481)  (1731 481)  routing T_33_30.span4_vert_b_8 <X> T_33_30.lc_trk_g0_0
 (7 1)  (1733 481)  (1733 481)  Enable bit of Mux _local_links/g0_mux_0 => span4_vert_b_8 lc_trk_g0_0
 (17 3)  (1743 483)  (1743 483)  IOB_0 IO Functioning bit
 (11 4)  (1737 484)  (1737 484)  routing T_33_30.lc_trk_g1_0 <X> T_33_30.wire_io_cluster/io_0/OUT_ENB
 (12 4)  (1738 484)  (1738 484)  routing T_33_30.lc_trk_g1_7 <X> T_33_30.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (1739 484)  (1739 484)  routing T_33_30.lc_trk_g1_7 <X> T_33_30.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (1743 484)  (1743 484)  IOB_0 IO Functioning bit
 (11 5)  (1737 485)  (1737 485)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g1_0 wire_io_cluster/io_0/OUT_ENB
 (12 5)  (1738 485)  (1738 485)  routing T_33_30.lc_trk_g1_7 <X> T_33_30.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1739 485)  (1739 485)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_7 wire_io_cluster/io_0/D_OUT_0
 (17 5)  (1743 485)  (1743 485)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (3 6)  (1729 486)  (1729 486)  IO control bit: IORIGHT_IE_1

 (4 8)  (1730 488)  (1730 488)  routing T_33_30.span4_vert_b_8 <X> T_33_30.lc_trk_g1_0
 (3 9)  (1729 489)  (1729 489)  IO control bit: IORIGHT_IE_0

 (5 9)  (1731 489)  (1731 489)  routing T_33_30.span4_vert_b_8 <X> T_33_30.lc_trk_g1_0
 (7 9)  (1733 489)  (1733 489)  Enable bit of Mux _local_links/g1_mux_0 => span4_vert_b_8 lc_trk_g1_0
 (16 9)  (1742 489)  (1742 489)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (12 10)  (1738 490)  (1738 490)  routing T_33_30.lc_trk_g1_4 <X> T_33_30.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (1739 490)  (1739 490)  routing T_33_30.lc_trk_g1_4 <X> T_33_30.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 490)  (1742 490)  IOB_1 IO Functioning bit
 (11 11)  (1737 491)  (1737 491)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_0 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (1739 491)  (1739 491)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_4 wire_io_cluster/io_1/D_OUT_0
 (4 13)  (1730 493)  (1730 493)  routing T_33_30.span4_horz_28 <X> T_33_30.lc_trk_g1_4
 (5 13)  (1731 493)  (1731 493)  routing T_33_30.span4_horz_28 <X> T_33_30.lc_trk_g1_4
 (6 13)  (1732 493)  (1732 493)  routing T_33_30.span4_horz_28 <X> T_33_30.lc_trk_g1_4
 (7 13)  (1733 493)  (1733 493)  Enable bit of Mux _local_links/g1_mux_4 => span4_horz_28 lc_trk_g1_4
 (17 13)  (1743 493)  (1743 493)  IOB_1 IO Functioning bit
 (5 14)  (1731 494)  (1731 494)  routing T_33_30.span4_horz_23 <X> T_33_30.lc_trk_g1_7
 (6 14)  (1732 494)  (1732 494)  routing T_33_30.span4_horz_23 <X> T_33_30.lc_trk_g1_7
 (7 14)  (1733 494)  (1733 494)  Enable bit of Mux _local_links/g1_mux_7 => span4_horz_23 lc_trk_g1_7
 (17 14)  (1743 494)  (1743 494)  IOB_1 IO Functioning bit


IO_Tile_0_29

 (11 12)  (6 476)  (6 476)  routing T_0_29.span4_vert_b_3 <X> T_0_29.span4_vert_t_15


LogicTile_4_29

 (3 4)  (183 468)  (183 468)  routing T_4_29.sp12_v_t_23 <X> T_4_29.sp12_h_r_0


LogicTile_5_29

 (3 4)  (237 468)  (237 468)  routing T_5_29.sp12_v_t_23 <X> T_5_29.sp12_h_r_0


LogicTile_6_29

 (8 3)  (296 467)  (296 467)  routing T_6_29.sp4_h_r_1 <X> T_6_29.sp4_v_t_36
 (9 3)  (297 467)  (297 467)  routing T_6_29.sp4_h_r_1 <X> T_6_29.sp4_v_t_36
 (3 4)  (291 468)  (291 468)  routing T_6_29.sp12_v_t_23 <X> T_6_29.sp12_h_r_0
 (9 4)  (297 468)  (297 468)  routing T_6_29.sp4_v_t_41 <X> T_6_29.sp4_h_r_4


LogicTile_7_29

 (4 14)  (346 478)  (346 478)  routing T_7_29.sp4_v_b_1 <X> T_7_29.sp4_v_t_44
 (6 14)  (348 478)  (348 478)  routing T_7_29.sp4_v_b_1 <X> T_7_29.sp4_v_t_44


RAM_Tile_8_29

 (4 6)  (400 470)  (400 470)  routing T_8_29.sp4_h_r_3 <X> T_8_29.sp4_v_t_38
 (5 7)  (401 471)  (401 471)  routing T_8_29.sp4_h_r_3 <X> T_8_29.sp4_v_t_38


LogicTile_10_29

 (3 0)  (495 464)  (495 464)  routing T_10_29.sp12_h_r_0 <X> T_10_29.sp12_v_b_0
 (3 1)  (495 465)  (495 465)  routing T_10_29.sp12_h_r_0 <X> T_10_29.sp12_v_b_0
 (9 2)  (501 466)  (501 466)  routing T_10_29.sp4_v_b_1 <X> T_10_29.sp4_h_l_36
 (2 4)  (494 468)  (494 468)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (8 4)  (500 468)  (500 468)  routing T_10_29.sp4_h_l_41 <X> T_10_29.sp4_h_r_4
 (10 13)  (502 477)  (502 477)  routing T_10_29.sp4_h_r_5 <X> T_10_29.sp4_v_b_10


LogicTile_11_29

 (2 0)  (548 464)  (548 464)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5


LogicTile_12_29

 (9 3)  (609 467)  (609 467)  routing T_12_29.sp4_v_b_1 <X> T_12_29.sp4_v_t_36
 (2 4)  (602 468)  (602 468)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (6 7)  (606 471)  (606 471)  routing T_12_29.sp4_h_r_3 <X> T_12_29.sp4_h_l_38


LogicTile_13_29

 (8 1)  (662 465)  (662 465)  routing T_13_29.sp4_h_l_42 <X> T_13_29.sp4_v_b_1
 (9 1)  (663 465)  (663 465)  routing T_13_29.sp4_h_l_42 <X> T_13_29.sp4_v_b_1
 (10 1)  (664 465)  (664 465)  routing T_13_29.sp4_h_l_42 <X> T_13_29.sp4_v_b_1
 (2 8)  (656 472)  (656 472)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (19 15)  (673 479)  (673 479)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_14_29

 (9 3)  (717 467)  (717 467)  routing T_14_29.sp4_v_b_1 <X> T_14_29.sp4_v_t_36
 (8 5)  (716 469)  (716 469)  routing T_14_29.sp4_h_l_41 <X> T_14_29.sp4_v_b_4
 (9 5)  (717 469)  (717 469)  routing T_14_29.sp4_h_l_41 <X> T_14_29.sp4_v_b_4


LogicTile_15_29

 (8 0)  (770 464)  (770 464)  routing T_15_29.sp4_v_b_1 <X> T_15_29.sp4_h_r_1
 (9 0)  (771 464)  (771 464)  routing T_15_29.sp4_v_b_1 <X> T_15_29.sp4_h_r_1
 (3 4)  (765 468)  (765 468)  routing T_15_29.sp12_v_b_0 <X> T_15_29.sp12_h_r_0
 (3 5)  (765 469)  (765 469)  routing T_15_29.sp12_v_b_0 <X> T_15_29.sp12_h_r_0
 (10 5)  (772 469)  (772 469)  routing T_15_29.sp4_h_r_11 <X> T_15_29.sp4_v_b_4
 (8 9)  (770 473)  (770 473)  routing T_15_29.sp4_h_l_42 <X> T_15_29.sp4_v_b_7
 (9 9)  (771 473)  (771 473)  routing T_15_29.sp4_h_l_42 <X> T_15_29.sp4_v_b_7


LogicTile_16_29

 (6 8)  (822 472)  (822 472)  routing T_16_29.sp4_h_r_1 <X> T_16_29.sp4_v_b_6
 (4 12)  (820 476)  (820 476)  routing T_16_29.sp4_h_l_44 <X> T_16_29.sp4_v_b_9
 (5 13)  (821 477)  (821 477)  routing T_16_29.sp4_h_l_44 <X> T_16_29.sp4_v_b_9


LogicTile_17_29

 (8 12)  (882 476)  (882 476)  routing T_17_29.sp4_v_b_4 <X> T_17_29.sp4_h_r_10
 (9 12)  (883 476)  (883 476)  routing T_17_29.sp4_v_b_4 <X> T_17_29.sp4_h_r_10
 (10 12)  (884 476)  (884 476)  routing T_17_29.sp4_v_b_4 <X> T_17_29.sp4_h_r_10
 (19 13)  (893 477)  (893 477)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1
 (19 15)  (893 479)  (893 479)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_18_29

 (11 4)  (939 468)  (939 468)  routing T_18_29.sp4_h_r_0 <X> T_18_29.sp4_v_b_5


LogicTile_19_29

 (3 2)  (985 466)  (985 466)  routing T_19_29.sp12_h_r_0 <X> T_19_29.sp12_h_l_23
 (3 3)  (985 467)  (985 467)  routing T_19_29.sp12_h_r_0 <X> T_19_29.sp12_h_l_23
 (4 13)  (986 477)  (986 477)  routing T_19_29.sp4_h_l_36 <X> T_19_29.sp4_h_r_9
 (6 13)  (988 477)  (988 477)  routing T_19_29.sp4_h_l_36 <X> T_19_29.sp4_h_r_9
 (11 15)  (993 479)  (993 479)  routing T_19_29.sp4_h_r_3 <X> T_19_29.sp4_h_l_46
 (13 15)  (995 479)  (995 479)  routing T_19_29.sp4_h_r_3 <X> T_19_29.sp4_h_l_46


LogicTile_20_29

 (11 10)  (1047 474)  (1047 474)  routing T_20_29.sp4_h_l_38 <X> T_20_29.sp4_v_t_45
 (19 15)  (1055 479)  (1055 479)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_21_29

 (8 12)  (1098 476)  (1098 476)  routing T_21_29.sp4_h_l_47 <X> T_21_29.sp4_h_r_10


LogicTile_22_29

 (3 2)  (1147 466)  (1147 466)  routing T_22_29.sp12_h_r_0 <X> T_22_29.sp12_h_l_23
 (3 3)  (1147 467)  (1147 467)  routing T_22_29.sp12_h_r_0 <X> T_22_29.sp12_h_l_23
 (4 3)  (1148 467)  (1148 467)  routing T_22_29.sp4_h_r_4 <X> T_22_29.sp4_h_l_37
 (6 3)  (1150 467)  (1150 467)  routing T_22_29.sp4_h_r_4 <X> T_22_29.sp4_h_l_37


LogicTile_23_29

 (5 0)  (1203 464)  (1203 464)  routing T_23_29.sp4_h_l_44 <X> T_23_29.sp4_h_r_0
 (4 1)  (1202 465)  (1202 465)  routing T_23_29.sp4_h_l_44 <X> T_23_29.sp4_h_r_0
 (3 3)  (1201 467)  (1201 467)  routing T_23_29.sp12_v_b_0 <X> T_23_29.sp12_h_l_23


RAM_Tile_25_29

 (4 9)  (1310 473)  (1310 473)  routing T_25_29.sp4_h_l_47 <X> T_25_29.sp4_h_r_6
 (6 9)  (1312 473)  (1312 473)  routing T_25_29.sp4_h_l_47 <X> T_25_29.sp4_h_r_6


LogicTile_26_29

 (8 6)  (1356 470)  (1356 470)  routing T_26_29.sp4_v_t_41 <X> T_26_29.sp4_h_l_41
 (9 6)  (1357 470)  (1357 470)  routing T_26_29.sp4_v_t_41 <X> T_26_29.sp4_h_l_41
 (19 7)  (1367 471)  (1367 471)  Enable bit of Mux _span_links/cross_mux_vert_6 => sp12_v_t_10 sp4_v_b_18
 (11 14)  (1359 478)  (1359 478)  routing T_26_29.sp4_v_b_3 <X> T_26_29.sp4_v_t_46
 (13 14)  (1361 478)  (1361 478)  routing T_26_29.sp4_v_b_3 <X> T_26_29.sp4_v_t_46


LogicTile_27_29

 (5 4)  (1407 468)  (1407 468)  routing T_27_29.sp4_h_l_37 <X> T_27_29.sp4_h_r_3
 (19 4)  (1421 468)  (1421 468)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17
 (4 5)  (1406 469)  (1406 469)  routing T_27_29.sp4_h_l_37 <X> T_27_29.sp4_h_r_3


LogicTile_29_29

 (3 2)  (1513 466)  (1513 466)  routing T_29_29.sp12_v_t_23 <X> T_29_29.sp12_h_l_23
 (11 14)  (1521 478)  (1521 478)  routing T_29_29.sp4_h_l_43 <X> T_29_29.sp4_v_t_46


LogicTile_30_29

 (3 2)  (1567 466)  (1567 466)  routing T_30_29.sp12_v_t_23 <X> T_30_29.sp12_h_l_23
 (8 12)  (1572 476)  (1572 476)  routing T_30_29.sp4_v_b_4 <X> T_30_29.sp4_h_r_10
 (9 12)  (1573 476)  (1573 476)  routing T_30_29.sp4_v_b_4 <X> T_30_29.sp4_h_r_10
 (10 12)  (1574 476)  (1574 476)  routing T_30_29.sp4_v_b_4 <X> T_30_29.sp4_h_r_10


LogicTile_31_29

 (3 2)  (1621 466)  (1621 466)  routing T_31_29.sp12_v_t_23 <X> T_31_29.sp12_h_l_23
 (5 7)  (1623 471)  (1623 471)  routing T_31_29.sp4_h_l_38 <X> T_31_29.sp4_v_t_38


IO_Tile_33_29

 (4 4)  (1730 468)  (1730 468)  routing T_33_29.span4_vert_b_12 <X> T_33_29.lc_trk_g0_4
 (5 5)  (1731 469)  (1731 469)  routing T_33_29.span4_vert_b_12 <X> T_33_29.lc_trk_g0_4
 (7 5)  (1733 469)  (1733 469)  Enable bit of Mux _local_links/g0_mux_4 => span4_vert_b_12 lc_trk_g0_4
 (3 6)  (1729 470)  (1729 470)  IO control bit: IORIGHT_IE_1

 (16 8)  (1742 472)  (1742 472)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (4 10)  (1730 474)  (1730 474)  routing T_33_29.span4_horz_34 <X> T_33_29.lc_trk_g1_2
 (10 10)  (1736 474)  (1736 474)  routing T_33_29.lc_trk_g0_4 <X> T_33_29.wire_io_cluster/io_1/OUT_ENB
 (12 10)  (1738 474)  (1738 474)  routing T_33_29.lc_trk_g1_2 <X> T_33_29.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 474)  (1742 474)  IOB_1 IO Functioning bit
 (5 11)  (1731 475)  (1731 475)  routing T_33_29.span4_horz_34 <X> T_33_29.lc_trk_g1_2
 (6 11)  (1732 475)  (1732 475)  routing T_33_29.span4_horz_34 <X> T_33_29.lc_trk_g1_2
 (7 11)  (1733 475)  (1733 475)  Enable bit of Mux _local_links/g1_mux_2 => span4_horz_34 lc_trk_g1_2
 (11 11)  (1737 475)  (1737 475)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_4 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (1738 475)  (1738 475)  routing T_33_29.lc_trk_g1_2 <X> T_33_29.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1739 475)  (1739 475)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_2 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 477)  (1743 477)  IOB_1 IO Functioning bit
 (17 14)  (1743 478)  (1743 478)  IOB_1 IO Functioning bit


IO_Tile_0_28

 (16 0)  (1 448)  (1 448)  IOB_0 IO Functioning bit
 (17 1)  (0 449)  (0 449)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 2)  (0 450)  (0 450)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (0 451)  (0 451)  IOB_0 IO Functioning bit
 (10 4)  (7 452)  (7 452)  routing T_0_28.lc_trk_g0_7 <X> T_0_28.wire_io_cluster/io_0/OUT_ENB
 (12 4)  (5 452)  (5 452)  routing T_0_28.lc_trk_g1_5 <X> T_0_28.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (4 452)  (4 452)  routing T_0_28.lc_trk_g1_5 <X> T_0_28.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (0 452)  (0 452)  IOB_0 IO Functioning bit
 (10 5)  (7 453)  (7 453)  routing T_0_28.lc_trk_g0_7 <X> T_0_28.wire_io_cluster/io_0/OUT_ENB
 (11 5)  (6 453)  (6 453)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g0_7 wire_io_cluster/io_0/OUT_ENB
 (13 5)  (4 453)  (4 453)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_5 wire_io_cluster/io_0/D_OUT_0
 (3 6)  (14 454)  (14 454)  IO control bit: IOLEFT_IE_1

 (5 6)  (12 454)  (12 454)  routing T_0_28.span4_vert_b_7 <X> T_0_28.lc_trk_g0_7
 (7 6)  (10 454)  (10 454)  Enable bit of Mux _local_links/g0_mux_7 => span4_vert_b_7 lc_trk_g0_7
 (8 7)  (9 455)  (9 455)  routing T_0_28.span4_vert_b_7 <X> T_0_28.lc_trk_g0_7
 (16 8)  (1 456)  (1 456)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (3 9)  (14 457)  (14 457)  IO control bit: IOLEFT_IE_0

 (16 9)  (1 457)  (1 457)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (10 10)  (7 458)  (7 458)  routing T_0_28.lc_trk_g1_7 <X> T_0_28.wire_io_cluster/io_1/OUT_ENB
 (11 10)  (6 458)  (6 458)  routing T_0_28.lc_trk_g1_7 <X> T_0_28.wire_io_cluster/io_1/OUT_ENB
 (12 10)  (5 458)  (5 458)  routing T_0_28.lc_trk_g1_2 <X> T_0_28.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 458)  (1 458)  IOB_1 IO Functioning bit
 (5 11)  (12 459)  (12 459)  routing T_0_28.span4_horz_18 <X> T_0_28.lc_trk_g1_2
 (6 11)  (11 459)  (11 459)  routing T_0_28.span4_horz_18 <X> T_0_28.lc_trk_g1_2
 (7 11)  (10 459)  (10 459)  Enable bit of Mux _local_links/g1_mux_2 => span4_horz_18 lc_trk_g1_2
 (10 11)  (7 459)  (7 459)  routing T_0_28.lc_trk_g1_7 <X> T_0_28.wire_io_cluster/io_1/OUT_ENB
 (11 11)  (6 459)  (6 459)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_7 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (5 459)  (5 459)  routing T_0_28.lc_trk_g1_2 <X> T_0_28.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (4 459)  (4 459)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_2 wire_io_cluster/io_1/D_OUT_0
 (6 12)  (11 460)  (11 460)  routing T_0_28.span4_horz_5 <X> T_0_28.lc_trk_g1_5
 (7 12)  (10 460)  (10 460)  Enable bit of Mux _local_links/g1_mux_5 => span4_horz_5 lc_trk_g1_5
 (8 12)  (9 460)  (9 460)  routing T_0_28.span4_horz_5 <X> T_0_28.lc_trk_g1_5
 (17 13)  (0 461)  (0 461)  IOB_1 IO Functioning bit
 (5 14)  (12 462)  (12 462)  routing T_0_28.span4_vert_b_7 <X> T_0_28.lc_trk_g1_7
 (7 14)  (10 462)  (10 462)  Enable bit of Mux _local_links/g1_mux_7 => span4_vert_b_7 lc_trk_g1_7
 (17 14)  (0 462)  (0 462)  IOB_1 IO Functioning bit
 (8 15)  (9 463)  (9 463)  routing T_0_28.span4_vert_b_7 <X> T_0_28.lc_trk_g1_7


LogicTile_2_28

 (3 1)  (75 449)  (75 449)  routing T_2_28.sp12_h_l_23 <X> T_2_28.sp12_v_b_0
 (19 6)  (91 454)  (91 454)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19


LogicTile_3_28

 (8 10)  (134 458)  (134 458)  routing T_3_28.sp4_h_r_7 <X> T_3_28.sp4_h_l_42


LogicTile_4_28

 (11 7)  (191 455)  (191 455)  routing T_4_28.sp4_h_r_5 <X> T_4_28.sp4_h_l_40


LogicTile_7_28

 (9 10)  (351 458)  (351 458)  routing T_7_28.sp4_h_r_4 <X> T_7_28.sp4_h_l_42
 (10 10)  (352 458)  (352 458)  routing T_7_28.sp4_h_r_4 <X> T_7_28.sp4_h_l_42


RAM_Tile_8_28

 (3 1)  (399 449)  (399 449)  routing T_8_28.sp12_h_l_23 <X> T_8_28.sp12_v_b_0
 (11 7)  (407 455)  (407 455)  routing T_8_28.sp4_h_r_5 <X> T_8_28.sp4_h_l_40
 (2 12)  (398 460)  (398 460)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_r_22


LogicTile_10_28

 (2 12)  (494 460)  (494 460)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_11_28

 (11 4)  (557 452)  (557 452)  routing T_11_28.sp4_h_l_46 <X> T_11_28.sp4_v_b_5
 (13 4)  (559 452)  (559 452)  routing T_11_28.sp4_h_l_46 <X> T_11_28.sp4_v_b_5
 (12 5)  (558 453)  (558 453)  routing T_11_28.sp4_h_l_46 <X> T_11_28.sp4_v_b_5
 (9 6)  (555 454)  (555 454)  routing T_11_28.sp4_h_r_1 <X> T_11_28.sp4_h_l_41
 (10 6)  (556 454)  (556 454)  routing T_11_28.sp4_h_r_1 <X> T_11_28.sp4_h_l_41


LogicTile_12_28

 (12 6)  (612 454)  (612 454)  routing T_12_28.sp4_v_b_5 <X> T_12_28.sp4_h_l_40


LogicTile_13_28

 (11 4)  (665 452)  (665 452)  routing T_13_28.sp4_h_l_46 <X> T_13_28.sp4_v_b_5
 (13 4)  (667 452)  (667 452)  routing T_13_28.sp4_h_l_46 <X> T_13_28.sp4_v_b_5
 (12 5)  (666 453)  (666 453)  routing T_13_28.sp4_h_l_46 <X> T_13_28.sp4_v_b_5


LogicTile_15_28

 (9 2)  (771 450)  (771 450)  routing T_15_28.sp4_v_b_1 <X> T_15_28.sp4_h_l_36
 (19 8)  (781 456)  (781 456)  Enable bit of Mux _span_links/cross_mux_vert_9 => sp12_v_b_19 sp4_v_b_21


LogicTile_30_28

 (19 4)  (1583 452)  (1583 452)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17


LogicTile_31_28

 (9 11)  (1627 459)  (1627 459)  routing T_31_28.sp4_v_b_11 <X> T_31_28.sp4_v_t_42
 (10 11)  (1628 459)  (1628 459)  routing T_31_28.sp4_v_b_11 <X> T_31_28.sp4_v_t_42


IO_Tile_33_28

 (11 0)  (1737 448)  (1737 448)  routing T_33_28.span4_vert_b_0 <X> T_33_28.span4_vert_t_12
 (16 0)  (1742 448)  (1742 448)  IOB_0 IO Functioning bit
 (17 3)  (1743 451)  (1743 451)  IOB_0 IO Functioning bit
 (16 4)  (1742 452)  (1742 452)  IOB_0 IO Functioning bit


IO_Tile_0_27

 (16 0)  (1 432)  (1 432)  IOB_0 IO Functioning bit
 (17 1)  (0 433)  (0 433)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (5 2)  (12 434)  (12 434)  routing T_0_27.span4_vert_b_11 <X> T_0_27.lc_trk_g0_3
 (7 2)  (10 434)  (10 434)  Enable bit of Mux _local_links/g0_mux_3 => span4_vert_b_11 lc_trk_g0_3
 (8 2)  (9 434)  (9 434)  routing T_0_27.span4_vert_b_11 <X> T_0_27.lc_trk_g0_3
 (17 3)  (0 435)  (0 435)  IOB_0 IO Functioning bit
 (4 4)  (13 436)  (13 436)  routing T_0_27.span4_horz_4 <X> T_0_27.lc_trk_g0_4
 (13 4)  (4 436)  (4 436)  routing T_0_27.lc_trk_g0_4 <X> T_0_27.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (0 436)  (0 436)  IOB_0 IO Functioning bit
 (6 5)  (11 437)  (11 437)  routing T_0_27.span4_horz_4 <X> T_0_27.lc_trk_g0_4
 (7 5)  (10 437)  (10 437)  Enable bit of Mux _local_links/g0_mux_4 => span4_horz_4 lc_trk_g0_4
 (10 5)  (7 437)  (7 437)  routing T_0_27.lc_trk_g0_3 <X> T_0_27.wire_io_cluster/io_0/OUT_ENB
 (11 5)  (6 437)  (6 437)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g0_3 wire_io_cluster/io_0/OUT_ENB
 (13 5)  (4 437)  (4 437)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_4 wire_io_cluster/io_0/D_OUT_0
 (3 6)  (14 438)  (14 438)  IO control bit: IOLEFT_IE_1

 (16 8)  (1 440)  (1 440)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (3 9)  (14 441)  (14 441)  IO control bit: IOLEFT_IE_0

 (5 10)  (12 442)  (12 442)  routing T_0_27.span4_vert_b_11 <X> T_0_27.lc_trk_g1_3
 (7 10)  (10 442)  (10 442)  Enable bit of Mux _local_links/g1_mux_3 => span4_vert_b_11 lc_trk_g1_3
 (8 10)  (9 442)  (9 442)  routing T_0_27.span4_vert_b_11 <X> T_0_27.lc_trk_g1_3
 (11 10)  (6 442)  (6 442)  routing T_0_27.lc_trk_g1_3 <X> T_0_27.wire_io_cluster/io_1/OUT_ENB
 (12 10)  (5 442)  (5 442)  routing T_0_27.lc_trk_g1_4 <X> T_0_27.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (4 442)  (4 442)  routing T_0_27.lc_trk_g1_4 <X> T_0_27.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 442)  (1 442)  IOB_1 IO Functioning bit
 (10 11)  (7 443)  (7 443)  routing T_0_27.lc_trk_g1_3 <X> T_0_27.wire_io_cluster/io_1/OUT_ENB
 (11 11)  (6 443)  (6 443)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_3 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (4 443)  (4 443)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_4 wire_io_cluster/io_1/D_OUT_0
 (4 13)  (13 445)  (13 445)  routing T_0_27.span4_vert_b_4 <X> T_0_27.lc_trk_g1_4
 (5 13)  (12 445)  (12 445)  routing T_0_27.span4_vert_b_4 <X> T_0_27.lc_trk_g1_4
 (7 13)  (10 445)  (10 445)  Enable bit of Mux _local_links/g1_mux_4 => span4_vert_b_4 lc_trk_g1_4
 (17 13)  (0 445)  (0 445)  IOB_1 IO Functioning bit
 (17 14)  (0 446)  (0 446)  IOB_1 IO Functioning bit


LogicTile_2_27

 (3 1)  (75 433)  (75 433)  routing T_2_27.sp12_h_l_23 <X> T_2_27.sp12_v_b_0
 (3 5)  (75 437)  (75 437)  routing T_2_27.sp12_h_l_23 <X> T_2_27.sp12_h_r_0


LogicTile_4_27

 (10 6)  (190 438)  (190 438)  routing T_4_27.sp4_v_b_11 <X> T_4_27.sp4_h_l_41


RAM_Tile_8_27

 (2 8)  (398 440)  (398 440)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_l_15 sp4_h_l_9


LogicTile_10_27

 (2 8)  (494 440)  (494 440)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_11_27

 (4 12)  (550 444)  (550 444)  routing T_11_27.sp4_h_l_44 <X> T_11_27.sp4_v_b_9
 (5 13)  (551 445)  (551 445)  routing T_11_27.sp4_h_l_44 <X> T_11_27.sp4_v_b_9


LogicTile_12_27

 (8 1)  (608 433)  (608 433)  routing T_12_27.sp4_h_r_1 <X> T_12_27.sp4_v_b_1
 (2 12)  (602 444)  (602 444)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_13_27

 (4 4)  (658 436)  (658 436)  routing T_13_27.sp4_h_l_44 <X> T_13_27.sp4_v_b_3
 (6 4)  (660 436)  (660 436)  routing T_13_27.sp4_h_l_44 <X> T_13_27.sp4_v_b_3
 (5 5)  (659 437)  (659 437)  routing T_13_27.sp4_h_l_44 <X> T_13_27.sp4_v_b_3
 (9 5)  (663 437)  (663 437)  routing T_13_27.sp4_v_t_45 <X> T_13_27.sp4_v_b_4
 (10 5)  (664 437)  (664 437)  routing T_13_27.sp4_v_t_45 <X> T_13_27.sp4_v_b_4


LogicTile_15_27

 (8 1)  (770 433)  (770 433)  routing T_15_27.sp4_h_r_1 <X> T_15_27.sp4_v_b_1
 (13 12)  (775 444)  (775 444)  routing T_15_27.sp4_h_l_46 <X> T_15_27.sp4_v_b_11
 (12 13)  (774 445)  (774 445)  routing T_15_27.sp4_h_l_46 <X> T_15_27.sp4_v_b_11


LogicTile_16_27

 (8 2)  (824 434)  (824 434)  routing T_16_27.sp4_h_r_1 <X> T_16_27.sp4_h_l_36
 (11 8)  (827 440)  (827 440)  routing T_16_27.sp4_h_r_3 <X> T_16_27.sp4_v_b_8
 (19 13)  (835 445)  (835 445)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_17_27

 (8 1)  (882 433)  (882 433)  routing T_17_27.sp4_h_r_1 <X> T_17_27.sp4_v_b_1
 (4 12)  (878 444)  (878 444)  routing T_17_27.sp4_v_t_36 <X> T_17_27.sp4_v_b_9
 (6 12)  (880 444)  (880 444)  routing T_17_27.sp4_v_t_36 <X> T_17_27.sp4_v_b_9
 (19 13)  (893 445)  (893 445)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_18_27

 (19 13)  (947 445)  (947 445)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_20_27

 (6 7)  (1042 439)  (1042 439)  routing T_20_27.sp4_h_r_3 <X> T_20_27.sp4_h_l_38


LogicTile_21_27

 (19 15)  (1109 447)  (1109 447)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_22_27

 (9 11)  (1153 443)  (1153 443)  routing T_22_27.sp4_v_b_7 <X> T_22_27.sp4_v_t_42


LogicTile_26_27

 (5 8)  (1353 440)  (1353 440)  routing T_26_27.sp4_v_b_6 <X> T_26_27.sp4_h_r_6
 (6 9)  (1354 441)  (1354 441)  routing T_26_27.sp4_v_b_6 <X> T_26_27.sp4_h_r_6


LogicTile_28_27

 (3 2)  (1459 434)  (1459 434)  routing T_28_27.sp12_v_t_23 <X> T_28_27.sp12_h_l_23


LogicTile_29_27

 (3 2)  (1513 434)  (1513 434)  routing T_29_27.sp12_v_t_23 <X> T_29_27.sp12_h_l_23


LogicTile_30_27

 (3 3)  (1567 435)  (1567 435)  routing T_30_27.sp12_v_b_0 <X> T_30_27.sp12_h_l_23
 (5 12)  (1569 444)  (1569 444)  routing T_30_27.sp4_h_l_43 <X> T_30_27.sp4_h_r_9
 (4 13)  (1568 445)  (1568 445)  routing T_30_27.sp4_h_l_43 <X> T_30_27.sp4_h_r_9


LogicTile_31_27

 (3 2)  (1621 434)  (1621 434)  routing T_31_27.sp12_v_t_23 <X> T_31_27.sp12_h_l_23


IO_Tile_33_27

 (5 0)  (1731 432)  (1731 432)  routing T_33_27.span4_horz_33 <X> T_33_27.lc_trk_g0_1
 (6 0)  (1732 432)  (1732 432)  routing T_33_27.span4_horz_33 <X> T_33_27.lc_trk_g0_1
 (7 0)  (1733 432)  (1733 432)  Enable bit of Mux _local_links/g0_mux_1 => span4_horz_33 lc_trk_g0_1
 (8 0)  (1734 432)  (1734 432)  routing T_33_27.span4_horz_33 <X> T_33_27.lc_trk_g0_1
 (16 10)  (1742 442)  (1742 442)  IOB_1 IO Functioning bit
 (13 11)  (1739 443)  (1739 443)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_1 wire_io_cluster/io_1/D_OUT_0
 (11 12)  (1737 444)  (1737 444)  routing T_33_27.span4_vert_b_3 <X> T_33_27.span4_vert_t_15
 (17 13)  (1743 445)  (1743 445)  IOB_1 IO Functioning bit
 (16 14)  (1742 446)  (1742 446)  IOB_1 IO Functioning bit


LogicTile_4_26

 (19 11)  (199 427)  (199 427)  Enable bit of Mux _span_links/cross_mux_vert_10 => sp12_v_b_21 sp4_v_b_22


LogicTile_9_26

 (3 14)  (441 430)  (441 430)  routing T_9_26.sp12_h_r_1 <X> T_9_26.sp12_v_t_22
 (3 15)  (441 431)  (441 431)  routing T_9_26.sp12_h_r_1 <X> T_9_26.sp12_v_t_22


LogicTile_10_26

 (26 4)  (518 420)  (518 420)  routing T_10_26.lc_trk_g3_7 <X> T_10_26.wire_logic_cluster/lc_2/in_0
 (28 4)  (520 420)  (520 420)  routing T_10_26.lc_trk_g2_5 <X> T_10_26.wire_logic_cluster/lc_2/in_1
 (29 4)  (521 420)  (521 420)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (522 420)  (522 420)  routing T_10_26.lc_trk_g2_5 <X> T_10_26.wire_logic_cluster/lc_2/in_1
 (32 4)  (524 420)  (524 420)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (525 420)  (525 420)  routing T_10_26.lc_trk_g3_0 <X> T_10_26.wire_logic_cluster/lc_2/in_3
 (34 4)  (526 420)  (526 420)  routing T_10_26.lc_trk_g3_0 <X> T_10_26.wire_logic_cluster/lc_2/in_3
 (36 4)  (528 420)  (528 420)  LC_2 Logic Functioning bit
 (38 4)  (530 420)  (530 420)  LC_2 Logic Functioning bit
 (26 5)  (518 421)  (518 421)  routing T_10_26.lc_trk_g3_7 <X> T_10_26.wire_logic_cluster/lc_2/in_0
 (27 5)  (519 421)  (519 421)  routing T_10_26.lc_trk_g3_7 <X> T_10_26.wire_logic_cluster/lc_2/in_0
 (28 5)  (520 421)  (520 421)  routing T_10_26.lc_trk_g3_7 <X> T_10_26.wire_logic_cluster/lc_2/in_0
 (29 5)  (521 421)  (521 421)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_7 wire_logic_cluster/lc_2/in_0
 (36 5)  (528 421)  (528 421)  LC_2 Logic Functioning bit
 (37 5)  (529 421)  (529 421)  LC_2 Logic Functioning bit
 (38 5)  (530 421)  (530 421)  LC_2 Logic Functioning bit
 (39 5)  (531 421)  (531 421)  LC_2 Logic Functioning bit
 (40 5)  (532 421)  (532 421)  LC_2 Logic Functioning bit
 (42 5)  (534 421)  (534 421)  LC_2 Logic Functioning bit
 (51 5)  (543 421)  (543 421)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (17 10)  (509 426)  (509 426)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (18 11)  (510 427)  (510 427)  routing T_10_26.sp4_r_v_b_37 <X> T_10_26.lc_trk_g2_5
 (14 13)  (506 429)  (506 429)  routing T_10_26.sp12_v_b_16 <X> T_10_26.lc_trk_g3_0
 (16 13)  (508 429)  (508 429)  routing T_10_26.sp12_v_b_16 <X> T_10_26.lc_trk_g3_0
 (17 13)  (509 429)  (509 429)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_16 lc_trk_g3_0
 (22 14)  (514 430)  (514 430)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_b_47 lc_trk_g3_7
 (23 14)  (515 430)  (515 430)  routing T_10_26.sp4_v_b_47 <X> T_10_26.lc_trk_g3_7
 (24 14)  (516 430)  (516 430)  routing T_10_26.sp4_v_b_47 <X> T_10_26.lc_trk_g3_7


LogicTile_12_26

 (9 0)  (609 416)  (609 416)  routing T_12_26.sp4_v_t_36 <X> T_12_26.sp4_h_r_1
 (28 4)  (628 420)  (628 420)  routing T_12_26.lc_trk_g2_3 <X> T_12_26.wire_logic_cluster/lc_2/in_1
 (29 4)  (629 420)  (629 420)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (631 420)  (631 420)  routing T_12_26.lc_trk_g1_4 <X> T_12_26.wire_logic_cluster/lc_2/in_3
 (32 4)  (632 420)  (632 420)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (634 420)  (634 420)  routing T_12_26.lc_trk_g1_4 <X> T_12_26.wire_logic_cluster/lc_2/in_3
 (36 4)  (636 420)  (636 420)  LC_2 Logic Functioning bit
 (37 4)  (637 420)  (637 420)  LC_2 Logic Functioning bit
 (38 4)  (638 420)  (638 420)  LC_2 Logic Functioning bit
 (39 4)  (639 420)  (639 420)  LC_2 Logic Functioning bit
 (41 4)  (641 420)  (641 420)  LC_2 Logic Functioning bit
 (43 4)  (643 420)  (643 420)  LC_2 Logic Functioning bit
 (27 5)  (627 421)  (627 421)  routing T_12_26.lc_trk_g3_1 <X> T_12_26.wire_logic_cluster/lc_2/in_0
 (28 5)  (628 421)  (628 421)  routing T_12_26.lc_trk_g3_1 <X> T_12_26.wire_logic_cluster/lc_2/in_0
 (29 5)  (629 421)  (629 421)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (30 5)  (630 421)  (630 421)  routing T_12_26.lc_trk_g2_3 <X> T_12_26.wire_logic_cluster/lc_2/in_1
 (37 5)  (637 421)  (637 421)  LC_2 Logic Functioning bit
 (39 5)  (639 421)  (639 421)  LC_2 Logic Functioning bit
 (51 5)  (651 421)  (651 421)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (14 6)  (614 422)  (614 422)  routing T_12_26.sp4_v_t_1 <X> T_12_26.lc_trk_g1_4
 (14 7)  (614 423)  (614 423)  routing T_12_26.sp4_v_t_1 <X> T_12_26.lc_trk_g1_4
 (16 7)  (616 423)  (616 423)  routing T_12_26.sp4_v_t_1 <X> T_12_26.lc_trk_g1_4
 (17 7)  (617 423)  (617 423)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_1 lc_trk_g1_4
 (22 8)  (622 424)  (622 424)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_b_11 lc_trk_g2_3
 (23 8)  (623 424)  (623 424)  routing T_12_26.sp12_v_b_11 <X> T_12_26.lc_trk_g2_3
 (17 12)  (617 428)  (617 428)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (18 13)  (618 429)  (618 429)  routing T_12_26.sp4_r_v_b_41 <X> T_12_26.lc_trk_g3_1


LogicTile_13_26

 (4 2)  (658 418)  (658 418)  routing T_13_26.sp4_h_r_0 <X> T_13_26.sp4_v_t_37
 (28 2)  (682 418)  (682 418)  routing T_13_26.lc_trk_g2_0 <X> T_13_26.wire_logic_cluster/lc_1/in_1
 (29 2)  (683 418)  (683 418)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (685 418)  (685 418)  routing T_13_26.lc_trk_g2_4 <X> T_13_26.wire_logic_cluster/lc_1/in_3
 (32 2)  (686 418)  (686 418)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (687 418)  (687 418)  routing T_13_26.lc_trk_g2_4 <X> T_13_26.wire_logic_cluster/lc_1/in_3
 (36 2)  (690 418)  (690 418)  LC_1 Logic Functioning bit
 (37 2)  (691 418)  (691 418)  LC_1 Logic Functioning bit
 (38 2)  (692 418)  (692 418)  LC_1 Logic Functioning bit
 (39 2)  (693 418)  (693 418)  LC_1 Logic Functioning bit
 (41 2)  (695 418)  (695 418)  LC_1 Logic Functioning bit
 (43 2)  (697 418)  (697 418)  LC_1 Logic Functioning bit
 (47 2)  (701 418)  (701 418)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (5 3)  (659 419)  (659 419)  routing T_13_26.sp4_h_r_0 <X> T_13_26.sp4_v_t_37
 (26 3)  (680 419)  (680 419)  routing T_13_26.lc_trk_g3_2 <X> T_13_26.wire_logic_cluster/lc_1/in_0
 (27 3)  (681 419)  (681 419)  routing T_13_26.lc_trk_g3_2 <X> T_13_26.wire_logic_cluster/lc_1/in_0
 (28 3)  (682 419)  (682 419)  routing T_13_26.lc_trk_g3_2 <X> T_13_26.wire_logic_cluster/lc_1/in_0
 (29 3)  (683 419)  (683 419)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (36 3)  (690 419)  (690 419)  LC_1 Logic Functioning bit
 (38 3)  (692 419)  (692 419)  LC_1 Logic Functioning bit
 (14 8)  (668 424)  (668 424)  routing T_13_26.sp12_v_b_0 <X> T_13_26.lc_trk_g2_0
 (14 9)  (668 425)  (668 425)  routing T_13_26.sp12_v_b_0 <X> T_13_26.lc_trk_g2_0
 (15 9)  (669 425)  (669 425)  routing T_13_26.sp12_v_b_0 <X> T_13_26.lc_trk_g2_0
 (17 9)  (671 425)  (671 425)  Enable bit of Mux _local_links/g2_mux_0 => sp12_v_b_0 lc_trk_g2_0
 (14 10)  (668 426)  (668 426)  routing T_13_26.sp4_v_b_36 <X> T_13_26.lc_trk_g2_4
 (14 11)  (668 427)  (668 427)  routing T_13_26.sp4_v_b_36 <X> T_13_26.lc_trk_g2_4
 (16 11)  (670 427)  (670 427)  routing T_13_26.sp4_v_b_36 <X> T_13_26.lc_trk_g2_4
 (17 11)  (671 427)  (671 427)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_36 lc_trk_g2_4
 (22 13)  (676 429)  (676 429)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_42 lc_trk_g3_2
 (25 13)  (679 429)  (679 429)  routing T_13_26.sp4_r_v_b_42 <X> T_13_26.lc_trk_g3_2


LogicTile_14_26

 (15 1)  (723 417)  (723 417)  routing T_14_26.sp4_v_t_5 <X> T_14_26.lc_trk_g0_0
 (16 1)  (724 417)  (724 417)  routing T_14_26.sp4_v_t_5 <X> T_14_26.lc_trk_g0_0
 (17 1)  (725 417)  (725 417)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_t_5 lc_trk_g0_0
 (26 2)  (734 418)  (734 418)  routing T_14_26.lc_trk_g2_5 <X> T_14_26.wire_logic_cluster/lc_1/in_0
 (28 2)  (736 418)  (736 418)  routing T_14_26.lc_trk_g2_4 <X> T_14_26.wire_logic_cluster/lc_1/in_1
 (29 2)  (737 418)  (737 418)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (738 418)  (738 418)  routing T_14_26.lc_trk_g2_4 <X> T_14_26.wire_logic_cluster/lc_1/in_1
 (31 2)  (739 418)  (739 418)  routing T_14_26.lc_trk_g3_7 <X> T_14_26.wire_logic_cluster/lc_1/in_3
 (32 2)  (740 418)  (740 418)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (741 418)  (741 418)  routing T_14_26.lc_trk_g3_7 <X> T_14_26.wire_logic_cluster/lc_1/in_3
 (34 2)  (742 418)  (742 418)  routing T_14_26.lc_trk_g3_7 <X> T_14_26.wire_logic_cluster/lc_1/in_3
 (36 2)  (744 418)  (744 418)  LC_1 Logic Functioning bit
 (38 2)  (746 418)  (746 418)  LC_1 Logic Functioning bit
 (47 2)  (755 418)  (755 418)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (28 3)  (736 419)  (736 419)  routing T_14_26.lc_trk_g2_5 <X> T_14_26.wire_logic_cluster/lc_1/in_0
 (29 3)  (737 419)  (737 419)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (31 3)  (739 419)  (739 419)  routing T_14_26.lc_trk_g3_7 <X> T_14_26.wire_logic_cluster/lc_1/in_3
 (36 3)  (744 419)  (744 419)  LC_1 Logic Functioning bit
 (37 3)  (745 419)  (745 419)  LC_1 Logic Functioning bit
 (38 3)  (746 419)  (746 419)  LC_1 Logic Functioning bit
 (39 3)  (747 419)  (747 419)  LC_1 Logic Functioning bit
 (41 3)  (749 419)  (749 419)  LC_1 Logic Functioning bit
 (43 3)  (751 419)  (751 419)  LC_1 Logic Functioning bit
 (26 4)  (734 420)  (734 420)  routing T_14_26.lc_trk_g3_5 <X> T_14_26.wire_logic_cluster/lc_2/in_0
 (28 4)  (736 420)  (736 420)  routing T_14_26.lc_trk_g2_5 <X> T_14_26.wire_logic_cluster/lc_2/in_1
 (29 4)  (737 420)  (737 420)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (738 420)  (738 420)  routing T_14_26.lc_trk_g2_5 <X> T_14_26.wire_logic_cluster/lc_2/in_1
 (32 4)  (740 420)  (740 420)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (741 420)  (741 420)  routing T_14_26.lc_trk_g3_0 <X> T_14_26.wire_logic_cluster/lc_2/in_3
 (34 4)  (742 420)  (742 420)  routing T_14_26.lc_trk_g3_0 <X> T_14_26.wire_logic_cluster/lc_2/in_3
 (36 4)  (744 420)  (744 420)  LC_2 Logic Functioning bit
 (38 4)  (746 420)  (746 420)  LC_2 Logic Functioning bit
 (27 5)  (735 421)  (735 421)  routing T_14_26.lc_trk_g3_5 <X> T_14_26.wire_logic_cluster/lc_2/in_0
 (28 5)  (736 421)  (736 421)  routing T_14_26.lc_trk_g3_5 <X> T_14_26.wire_logic_cluster/lc_2/in_0
 (29 5)  (737 421)  (737 421)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_5 wire_logic_cluster/lc_2/in_0
 (36 5)  (744 421)  (744 421)  LC_2 Logic Functioning bit
 (37 5)  (745 421)  (745 421)  LC_2 Logic Functioning bit
 (38 5)  (746 421)  (746 421)  LC_2 Logic Functioning bit
 (39 5)  (747 421)  (747 421)  LC_2 Logic Functioning bit
 (40 5)  (748 421)  (748 421)  LC_2 Logic Functioning bit
 (42 5)  (750 421)  (750 421)  LC_2 Logic Functioning bit
 (51 5)  (759 421)  (759 421)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (15 8)  (723 424)  (723 424)  routing T_14_26.sp4_v_t_28 <X> T_14_26.lc_trk_g2_1
 (16 8)  (724 424)  (724 424)  routing T_14_26.sp4_v_t_28 <X> T_14_26.lc_trk_g2_1
 (17 8)  (725 424)  (725 424)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_28 lc_trk_g2_1
 (28 8)  (736 424)  (736 424)  routing T_14_26.lc_trk_g2_1 <X> T_14_26.wire_logic_cluster/lc_4/in_1
 (29 8)  (737 424)  (737 424)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (740 424)  (740 424)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (741 424)  (741 424)  routing T_14_26.lc_trk_g3_2 <X> T_14_26.wire_logic_cluster/lc_4/in_3
 (34 8)  (742 424)  (742 424)  routing T_14_26.lc_trk_g3_2 <X> T_14_26.wire_logic_cluster/lc_4/in_3
 (36 8)  (744 424)  (744 424)  LC_4 Logic Functioning bit
 (38 8)  (746 424)  (746 424)  LC_4 Logic Functioning bit
 (41 8)  (749 424)  (749 424)  LC_4 Logic Functioning bit
 (43 8)  (751 424)  (751 424)  LC_4 Logic Functioning bit
 (47 8)  (755 424)  (755 424)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (29 9)  (737 425)  (737 425)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_0 wire_logic_cluster/lc_4/in_0
 (31 9)  (739 425)  (739 425)  routing T_14_26.lc_trk_g3_2 <X> T_14_26.wire_logic_cluster/lc_4/in_3
 (37 9)  (745 425)  (745 425)  LC_4 Logic Functioning bit
 (39 9)  (747 425)  (747 425)  LC_4 Logic Functioning bit
 (41 9)  (749 425)  (749 425)  LC_4 Logic Functioning bit
 (43 9)  (751 425)  (751 425)  LC_4 Logic Functioning bit
 (17 10)  (725 426)  (725 426)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (17 11)  (725 427)  (725 427)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (18 11)  (726 427)  (726 427)  routing T_14_26.sp4_r_v_b_37 <X> T_14_26.lc_trk_g2_5
 (16 13)  (724 429)  (724 429)  routing T_14_26.sp12_v_b_8 <X> T_14_26.lc_trk_g3_0
 (17 13)  (725 429)  (725 429)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_8 lc_trk_g3_0
 (22 13)  (730 429)  (730 429)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_42 lc_trk_g3_2
 (23 13)  (731 429)  (731 429)  routing T_14_26.sp4_v_b_42 <X> T_14_26.lc_trk_g3_2
 (24 13)  (732 429)  (732 429)  routing T_14_26.sp4_v_b_42 <X> T_14_26.lc_trk_g3_2
 (17 14)  (725 430)  (725 430)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (21 14)  (729 430)  (729 430)  routing T_14_26.sp12_v_b_7 <X> T_14_26.lc_trk_g3_7
 (22 14)  (730 430)  (730 430)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_b_7 lc_trk_g3_7
 (24 14)  (732 430)  (732 430)  routing T_14_26.sp12_v_b_7 <X> T_14_26.lc_trk_g3_7
 (18 15)  (726 431)  (726 431)  routing T_14_26.sp4_r_v_b_45 <X> T_14_26.lc_trk_g3_5
 (21 15)  (729 431)  (729 431)  routing T_14_26.sp12_v_b_7 <X> T_14_26.lc_trk_g3_7


LogicTile_15_26

 (22 2)  (784 418)  (784 418)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_23 lc_trk_g0_7
 (23 2)  (785 418)  (785 418)  routing T_15_26.sp4_v_b_23 <X> T_15_26.lc_trk_g0_7
 (24 2)  (786 418)  (786 418)  routing T_15_26.sp4_v_b_23 <X> T_15_26.lc_trk_g0_7
 (26 4)  (788 420)  (788 420)  routing T_15_26.lc_trk_g2_6 <X> T_15_26.wire_logic_cluster/lc_2/in_0
 (27 4)  (789 420)  (789 420)  routing T_15_26.lc_trk_g3_0 <X> T_15_26.wire_logic_cluster/lc_2/in_1
 (28 4)  (790 420)  (790 420)  routing T_15_26.lc_trk_g3_0 <X> T_15_26.wire_logic_cluster/lc_2/in_1
 (29 4)  (791 420)  (791 420)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (32 4)  (794 420)  (794 420)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_3
 (33 4)  (795 420)  (795 420)  routing T_15_26.lc_trk_g2_3 <X> T_15_26.wire_logic_cluster/lc_2/in_3
 (36 4)  (798 420)  (798 420)  LC_2 Logic Functioning bit
 (37 4)  (799 420)  (799 420)  LC_2 Logic Functioning bit
 (38 4)  (800 420)  (800 420)  LC_2 Logic Functioning bit
 (39 4)  (801 420)  (801 420)  LC_2 Logic Functioning bit
 (41 4)  (803 420)  (803 420)  LC_2 Logic Functioning bit
 (43 4)  (805 420)  (805 420)  LC_2 Logic Functioning bit
 (22 5)  (784 421)  (784 421)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_2 lc_trk_g1_2
 (26 5)  (788 421)  (788 421)  routing T_15_26.lc_trk_g2_6 <X> T_15_26.wire_logic_cluster/lc_2/in_0
 (28 5)  (790 421)  (790 421)  routing T_15_26.lc_trk_g2_6 <X> T_15_26.wire_logic_cluster/lc_2/in_0
 (29 5)  (791 421)  (791 421)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (31 5)  (793 421)  (793 421)  routing T_15_26.lc_trk_g2_3 <X> T_15_26.wire_logic_cluster/lc_2/in_3
 (36 5)  (798 421)  (798 421)  LC_2 Logic Functioning bit
 (38 5)  (800 421)  (800 421)  LC_2 Logic Functioning bit
 (51 5)  (813 421)  (813 421)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (15 8)  (777 424)  (777 424)  routing T_15_26.sp4_v_t_28 <X> T_15_26.lc_trk_g2_1
 (16 8)  (778 424)  (778 424)  routing T_15_26.sp4_v_t_28 <X> T_15_26.lc_trk_g2_1
 (17 8)  (779 424)  (779 424)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_28 lc_trk_g2_1
 (22 8)  (784 424)  (784 424)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_b_11 lc_trk_g2_3
 (23 8)  (785 424)  (785 424)  routing T_15_26.sp12_v_b_11 <X> T_15_26.lc_trk_g2_3
 (26 8)  (788 424)  (788 424)  routing T_15_26.lc_trk_g3_5 <X> T_15_26.wire_logic_cluster/lc_4/in_0
 (28 8)  (790 424)  (790 424)  routing T_15_26.lc_trk_g2_1 <X> T_15_26.wire_logic_cluster/lc_4/in_1
 (29 8)  (791 424)  (791 424)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (794 424)  (794 424)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_3
 (34 8)  (796 424)  (796 424)  routing T_15_26.lc_trk_g1_2 <X> T_15_26.wire_logic_cluster/lc_4/in_3
 (36 8)  (798 424)  (798 424)  LC_4 Logic Functioning bit
 (38 8)  (800 424)  (800 424)  LC_4 Logic Functioning bit
 (46 8)  (808 424)  (808 424)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (22 9)  (784 425)  (784 425)  Enable bit of Mux _local_links/g2_mux_2 => sp12_v_t_9 lc_trk_g2_2
 (23 9)  (785 425)  (785 425)  routing T_15_26.sp12_v_t_9 <X> T_15_26.lc_trk_g2_2
 (27 9)  (789 425)  (789 425)  routing T_15_26.lc_trk_g3_5 <X> T_15_26.wire_logic_cluster/lc_4/in_0
 (28 9)  (790 425)  (790 425)  routing T_15_26.lc_trk_g3_5 <X> T_15_26.wire_logic_cluster/lc_4/in_0
 (29 9)  (791 425)  (791 425)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_5 wire_logic_cluster/lc_4/in_0
 (31 9)  (793 425)  (793 425)  routing T_15_26.lc_trk_g1_2 <X> T_15_26.wire_logic_cluster/lc_4/in_3
 (36 9)  (798 425)  (798 425)  LC_4 Logic Functioning bit
 (37 9)  (799 425)  (799 425)  LC_4 Logic Functioning bit
 (38 9)  (800 425)  (800 425)  LC_4 Logic Functioning bit
 (39 9)  (801 425)  (801 425)  LC_4 Logic Functioning bit
 (41 9)  (803 425)  (803 425)  LC_4 Logic Functioning bit
 (43 9)  (805 425)  (805 425)  LC_4 Logic Functioning bit
 (4 10)  (766 426)  (766 426)  routing T_15_26.sp4_h_r_6 <X> T_15_26.sp4_v_t_43
 (14 10)  (776 426)  (776 426)  routing T_15_26.sp4_h_r_36 <X> T_15_26.lc_trk_g2_4
 (25 10)  (787 426)  (787 426)  routing T_15_26.sp4_v_b_38 <X> T_15_26.lc_trk_g2_6
 (26 10)  (788 426)  (788 426)  routing T_15_26.lc_trk_g0_7 <X> T_15_26.wire_logic_cluster/lc_5/in_0
 (28 10)  (790 426)  (790 426)  routing T_15_26.lc_trk_g2_4 <X> T_15_26.wire_logic_cluster/lc_5/in_1
 (29 10)  (791 426)  (791 426)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (792 426)  (792 426)  routing T_15_26.lc_trk_g2_4 <X> T_15_26.wire_logic_cluster/lc_5/in_1
 (31 10)  (793 426)  (793 426)  routing T_15_26.lc_trk_g2_6 <X> T_15_26.wire_logic_cluster/lc_5/in_3
 (32 10)  (794 426)  (794 426)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (795 426)  (795 426)  routing T_15_26.lc_trk_g2_6 <X> T_15_26.wire_logic_cluster/lc_5/in_3
 (36 10)  (798 426)  (798 426)  LC_5 Logic Functioning bit
 (38 10)  (800 426)  (800 426)  LC_5 Logic Functioning bit
 (41 10)  (803 426)  (803 426)  LC_5 Logic Functioning bit
 (43 10)  (805 426)  (805 426)  LC_5 Logic Functioning bit
 (48 10)  (810 426)  (810 426)  Enable bit of Mux _out_links/OutMux5_5 => wire_logic_cluster/lc_5/out sp12_h_l_17
 (5 11)  (767 427)  (767 427)  routing T_15_26.sp4_h_r_6 <X> T_15_26.sp4_v_t_43
 (15 11)  (777 427)  (777 427)  routing T_15_26.sp4_h_r_36 <X> T_15_26.lc_trk_g2_4
 (16 11)  (778 427)  (778 427)  routing T_15_26.sp4_h_r_36 <X> T_15_26.lc_trk_g2_4
 (17 11)  (779 427)  (779 427)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (22 11)  (784 427)  (784 427)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_38 lc_trk_g2_6
 (23 11)  (785 427)  (785 427)  routing T_15_26.sp4_v_b_38 <X> T_15_26.lc_trk_g2_6
 (25 11)  (787 427)  (787 427)  routing T_15_26.sp4_v_b_38 <X> T_15_26.lc_trk_g2_6
 (26 11)  (788 427)  (788 427)  routing T_15_26.lc_trk_g0_7 <X> T_15_26.wire_logic_cluster/lc_5/in_0
 (29 11)  (791 427)  (791 427)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_7 wire_logic_cluster/lc_5/in_0
 (31 11)  (793 427)  (793 427)  routing T_15_26.lc_trk_g2_6 <X> T_15_26.wire_logic_cluster/lc_5/in_3
 (37 11)  (799 427)  (799 427)  LC_5 Logic Functioning bit
 (39 11)  (801 427)  (801 427)  LC_5 Logic Functioning bit
 (41 11)  (803 427)  (803 427)  LC_5 Logic Functioning bit
 (43 11)  (805 427)  (805 427)  LC_5 Logic Functioning bit
 (14 12)  (776 428)  (776 428)  routing T_15_26.sp12_v_b_0 <X> T_15_26.lc_trk_g3_0
 (26 12)  (788 428)  (788 428)  routing T_15_26.lc_trk_g2_6 <X> T_15_26.wire_logic_cluster/lc_6/in_0
 (27 12)  (789 428)  (789 428)  routing T_15_26.lc_trk_g3_6 <X> T_15_26.wire_logic_cluster/lc_6/in_1
 (28 12)  (790 428)  (790 428)  routing T_15_26.lc_trk_g3_6 <X> T_15_26.wire_logic_cluster/lc_6/in_1
 (29 12)  (791 428)  (791 428)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (792 428)  (792 428)  routing T_15_26.lc_trk_g3_6 <X> T_15_26.wire_logic_cluster/lc_6/in_1
 (32 12)  (794 428)  (794 428)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (795 428)  (795 428)  routing T_15_26.lc_trk_g3_2 <X> T_15_26.wire_logic_cluster/lc_6/in_3
 (34 12)  (796 428)  (796 428)  routing T_15_26.lc_trk_g3_2 <X> T_15_26.wire_logic_cluster/lc_6/in_3
 (36 12)  (798 428)  (798 428)  LC_6 Logic Functioning bit
 (37 12)  (799 428)  (799 428)  LC_6 Logic Functioning bit
 (38 12)  (800 428)  (800 428)  LC_6 Logic Functioning bit
 (39 12)  (801 428)  (801 428)  LC_6 Logic Functioning bit
 (41 12)  (803 428)  (803 428)  LC_6 Logic Functioning bit
 (43 12)  (805 428)  (805 428)  LC_6 Logic Functioning bit
 (52 12)  (814 428)  (814 428)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (12 13)  (774 429)  (774 429)  routing T_15_26.sp4_h_r_11 <X> T_15_26.sp4_v_b_11
 (14 13)  (776 429)  (776 429)  routing T_15_26.sp12_v_b_0 <X> T_15_26.lc_trk_g3_0
 (15 13)  (777 429)  (777 429)  routing T_15_26.sp12_v_b_0 <X> T_15_26.lc_trk_g3_0
 (17 13)  (779 429)  (779 429)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_0 lc_trk_g3_0
 (22 13)  (784 429)  (784 429)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_42 lc_trk_g3_2
 (23 13)  (785 429)  (785 429)  routing T_15_26.sp4_v_b_42 <X> T_15_26.lc_trk_g3_2
 (24 13)  (786 429)  (786 429)  routing T_15_26.sp4_v_b_42 <X> T_15_26.lc_trk_g3_2
 (26 13)  (788 429)  (788 429)  routing T_15_26.lc_trk_g2_6 <X> T_15_26.wire_logic_cluster/lc_6/in_0
 (28 13)  (790 429)  (790 429)  routing T_15_26.lc_trk_g2_6 <X> T_15_26.wire_logic_cluster/lc_6/in_0
 (29 13)  (791 429)  (791 429)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (792 429)  (792 429)  routing T_15_26.lc_trk_g3_6 <X> T_15_26.wire_logic_cluster/lc_6/in_1
 (31 13)  (793 429)  (793 429)  routing T_15_26.lc_trk_g3_2 <X> T_15_26.wire_logic_cluster/lc_6/in_3
 (36 13)  (798 429)  (798 429)  LC_6 Logic Functioning bit
 (38 13)  (800 429)  (800 429)  LC_6 Logic Functioning bit
 (16 14)  (778 430)  (778 430)  routing T_15_26.sp4_v_b_37 <X> T_15_26.lc_trk_g3_5
 (17 14)  (779 430)  (779 430)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (780 430)  (780 430)  routing T_15_26.sp4_v_b_37 <X> T_15_26.lc_trk_g3_5
 (25 14)  (787 430)  (787 430)  routing T_15_26.sp12_v_b_6 <X> T_15_26.lc_trk_g3_6
 (26 14)  (788 430)  (788 430)  routing T_15_26.lc_trk_g3_4 <X> T_15_26.wire_logic_cluster/lc_7/in_0
 (28 14)  (790 430)  (790 430)  routing T_15_26.lc_trk_g2_2 <X> T_15_26.wire_logic_cluster/lc_7/in_1
 (29 14)  (791 430)  (791 430)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_1
 (31 14)  (793 430)  (793 430)  routing T_15_26.lc_trk_g2_6 <X> T_15_26.wire_logic_cluster/lc_7/in_3
 (32 14)  (794 430)  (794 430)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (795 430)  (795 430)  routing T_15_26.lc_trk_g2_6 <X> T_15_26.wire_logic_cluster/lc_7/in_3
 (36 14)  (798 430)  (798 430)  LC_7 Logic Functioning bit
 (38 14)  (800 430)  (800 430)  LC_7 Logic Functioning bit
 (41 14)  (803 430)  (803 430)  LC_7 Logic Functioning bit
 (43 14)  (805 430)  (805 430)  LC_7 Logic Functioning bit
 (47 14)  (809 430)  (809 430)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (14 15)  (776 431)  (776 431)  routing T_15_26.sp4_r_v_b_44 <X> T_15_26.lc_trk_g3_4
 (17 15)  (779 431)  (779 431)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4
 (18 15)  (780 431)  (780 431)  routing T_15_26.sp4_v_b_37 <X> T_15_26.lc_trk_g3_5
 (22 15)  (784 431)  (784 431)  Enable bit of Mux _local_links/g3_mux_6 => sp12_v_b_6 lc_trk_g3_6
 (24 15)  (786 431)  (786 431)  routing T_15_26.sp12_v_b_6 <X> T_15_26.lc_trk_g3_6
 (25 15)  (787 431)  (787 431)  routing T_15_26.sp12_v_b_6 <X> T_15_26.lc_trk_g3_6
 (27 15)  (789 431)  (789 431)  routing T_15_26.lc_trk_g3_4 <X> T_15_26.wire_logic_cluster/lc_7/in_0
 (28 15)  (790 431)  (790 431)  routing T_15_26.lc_trk_g3_4 <X> T_15_26.wire_logic_cluster/lc_7/in_0
 (29 15)  (791 431)  (791 431)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_4 wire_logic_cluster/lc_7/in_0
 (30 15)  (792 431)  (792 431)  routing T_15_26.lc_trk_g2_2 <X> T_15_26.wire_logic_cluster/lc_7/in_1
 (31 15)  (793 431)  (793 431)  routing T_15_26.lc_trk_g2_6 <X> T_15_26.wire_logic_cluster/lc_7/in_3
 (36 15)  (798 431)  (798 431)  LC_7 Logic Functioning bit
 (38 15)  (800 431)  (800 431)  LC_7 Logic Functioning bit
 (40 15)  (802 431)  (802 431)  LC_7 Logic Functioning bit
 (42 15)  (804 431)  (804 431)  LC_7 Logic Functioning bit


LogicTile_16_26

 (8 1)  (824 417)  (824 417)  routing T_16_26.sp4_h_l_36 <X> T_16_26.sp4_v_b_1
 (9 1)  (825 417)  (825 417)  routing T_16_26.sp4_h_l_36 <X> T_16_26.sp4_v_b_1
 (22 8)  (838 424)  (838 424)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_35 lc_trk_g2_3
 (26 8)  (842 424)  (842 424)  routing T_16_26.lc_trk_g2_4 <X> T_16_26.wire_logic_cluster/lc_4/in_0
 (28 8)  (844 424)  (844 424)  routing T_16_26.lc_trk_g2_3 <X> T_16_26.wire_logic_cluster/lc_4/in_1
 (29 8)  (845 424)  (845 424)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (847 424)  (847 424)  routing T_16_26.lc_trk_g3_4 <X> T_16_26.wire_logic_cluster/lc_4/in_3
 (32 8)  (848 424)  (848 424)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (849 424)  (849 424)  routing T_16_26.lc_trk_g3_4 <X> T_16_26.wire_logic_cluster/lc_4/in_3
 (34 8)  (850 424)  (850 424)  routing T_16_26.lc_trk_g3_4 <X> T_16_26.wire_logic_cluster/lc_4/in_3
 (36 8)  (852 424)  (852 424)  LC_4 Logic Functioning bit
 (37 8)  (853 424)  (853 424)  LC_4 Logic Functioning bit
 (38 8)  (854 424)  (854 424)  LC_4 Logic Functioning bit
 (39 8)  (855 424)  (855 424)  LC_4 Logic Functioning bit
 (41 8)  (857 424)  (857 424)  LC_4 Logic Functioning bit
 (43 8)  (859 424)  (859 424)  LC_4 Logic Functioning bit
 (52 8)  (868 424)  (868 424)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (21 9)  (837 425)  (837 425)  routing T_16_26.sp4_r_v_b_35 <X> T_16_26.lc_trk_g2_3
 (28 9)  (844 425)  (844 425)  routing T_16_26.lc_trk_g2_4 <X> T_16_26.wire_logic_cluster/lc_4/in_0
 (29 9)  (845 425)  (845 425)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (846 425)  (846 425)  routing T_16_26.lc_trk_g2_3 <X> T_16_26.wire_logic_cluster/lc_4/in_1
 (37 9)  (853 425)  (853 425)  LC_4 Logic Functioning bit
 (39 9)  (855 425)  (855 425)  LC_4 Logic Functioning bit
 (17 11)  (833 427)  (833 427)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (17 12)  (833 428)  (833 428)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (22 12)  (838 428)  (838 428)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (839 428)  (839 428)  routing T_16_26.sp4_v_t_30 <X> T_16_26.lc_trk_g3_3
 (24 12)  (840 428)  (840 428)  routing T_16_26.sp4_v_t_30 <X> T_16_26.lc_trk_g3_3
 (27 14)  (843 430)  (843 430)  routing T_16_26.lc_trk_g3_1 <X> T_16_26.wire_logic_cluster/lc_7/in_1
 (28 14)  (844 430)  (844 430)  routing T_16_26.lc_trk_g3_1 <X> T_16_26.wire_logic_cluster/lc_7/in_1
 (29 14)  (845 430)  (845 430)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_1
 (32 14)  (848 430)  (848 430)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_3
 (33 14)  (849 430)  (849 430)  routing T_16_26.lc_trk_g3_3 <X> T_16_26.wire_logic_cluster/lc_7/in_3
 (34 14)  (850 430)  (850 430)  routing T_16_26.lc_trk_g3_3 <X> T_16_26.wire_logic_cluster/lc_7/in_3
 (36 14)  (852 430)  (852 430)  LC_7 Logic Functioning bit
 (37 14)  (853 430)  (853 430)  LC_7 Logic Functioning bit
 (38 14)  (854 430)  (854 430)  LC_7 Logic Functioning bit
 (39 14)  (855 430)  (855 430)  LC_7 Logic Functioning bit
 (41 14)  (857 430)  (857 430)  LC_7 Logic Functioning bit
 (43 14)  (859 430)  (859 430)  LC_7 Logic Functioning bit
 (52 14)  (868 430)  (868 430)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (17 15)  (833 431)  (833 431)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4
 (26 15)  (842 431)  (842 431)  routing T_16_26.lc_trk_g2_3 <X> T_16_26.wire_logic_cluster/lc_7/in_0
 (28 15)  (844 431)  (844 431)  routing T_16_26.lc_trk_g2_3 <X> T_16_26.wire_logic_cluster/lc_7/in_0
 (29 15)  (845 431)  (845 431)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_3 wire_logic_cluster/lc_7/in_0
 (31 15)  (847 431)  (847 431)  routing T_16_26.lc_trk_g3_3 <X> T_16_26.wire_logic_cluster/lc_7/in_3
 (36 15)  (852 431)  (852 431)  LC_7 Logic Functioning bit
 (38 15)  (854 431)  (854 431)  LC_7 Logic Functioning bit


LogicTile_17_26

 (22 6)  (896 422)  (896 422)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_l_12 lc_trk_g1_7
 (23 6)  (897 422)  (897 422)  routing T_17_26.sp12_h_l_12 <X> T_17_26.lc_trk_g1_7
 (21 12)  (895 428)  (895 428)  routing T_17_26.sp4_v_t_22 <X> T_17_26.lc_trk_g3_3
 (22 12)  (896 428)  (896 428)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_22 lc_trk_g3_3
 (23 12)  (897 428)  (897 428)  routing T_17_26.sp4_v_t_22 <X> T_17_26.lc_trk_g3_3
 (14 13)  (888 429)  (888 429)  routing T_17_26.sp4_r_v_b_40 <X> T_17_26.lc_trk_g3_0
 (17 13)  (891 429)  (891 429)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (21 13)  (895 429)  (895 429)  routing T_17_26.sp4_v_t_22 <X> T_17_26.lc_trk_g3_3
 (27 14)  (901 430)  (901 430)  routing T_17_26.lc_trk_g3_3 <X> T_17_26.wire_logic_cluster/lc_7/in_1
 (28 14)  (902 430)  (902 430)  routing T_17_26.lc_trk_g3_3 <X> T_17_26.wire_logic_cluster/lc_7/in_1
 (29 14)  (903 430)  (903 430)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_1
 (31 14)  (905 430)  (905 430)  routing T_17_26.lc_trk_g1_7 <X> T_17_26.wire_logic_cluster/lc_7/in_3
 (32 14)  (906 430)  (906 430)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (908 430)  (908 430)  routing T_17_26.lc_trk_g1_7 <X> T_17_26.wire_logic_cluster/lc_7/in_3
 (36 14)  (910 430)  (910 430)  LC_7 Logic Functioning bit
 (38 14)  (912 430)  (912 430)  LC_7 Logic Functioning bit
 (46 14)  (920 430)  (920 430)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (27 15)  (901 431)  (901 431)  routing T_17_26.lc_trk_g3_0 <X> T_17_26.wire_logic_cluster/lc_7/in_0
 (28 15)  (902 431)  (902 431)  routing T_17_26.lc_trk_g3_0 <X> T_17_26.wire_logic_cluster/lc_7/in_0
 (29 15)  (903 431)  (903 431)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_0 wire_logic_cluster/lc_7/in_0
 (30 15)  (904 431)  (904 431)  routing T_17_26.lc_trk_g3_3 <X> T_17_26.wire_logic_cluster/lc_7/in_1
 (31 15)  (905 431)  (905 431)  routing T_17_26.lc_trk_g1_7 <X> T_17_26.wire_logic_cluster/lc_7/in_3
 (36 15)  (910 431)  (910 431)  LC_7 Logic Functioning bit
 (37 15)  (911 431)  (911 431)  LC_7 Logic Functioning bit
 (38 15)  (912 431)  (912 431)  LC_7 Logic Functioning bit
 (39 15)  (913 431)  (913 431)  LC_7 Logic Functioning bit
 (40 15)  (914 431)  (914 431)  LC_7 Logic Functioning bit
 (42 15)  (916 431)  (916 431)  LC_7 Logic Functioning bit


LogicTile_18_26

 (3 13)  (931 429)  (931 429)  routing T_18_26.sp12_h_l_22 <X> T_18_26.sp12_h_r_1


LogicTile_19_26

 (11 15)  (993 431)  (993 431)  routing T_19_26.sp4_h_r_3 <X> T_19_26.sp4_h_l_46
 (13 15)  (995 431)  (995 431)  routing T_19_26.sp4_h_r_3 <X> T_19_26.sp4_h_l_46


LogicTile_20_26

 (3 13)  (1039 429)  (1039 429)  routing T_20_26.sp12_h_l_22 <X> T_20_26.sp12_h_r_1
 (19 15)  (1055 431)  (1055 431)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_22_26

 (3 3)  (1147 419)  (1147 419)  routing T_22_26.sp12_v_b_0 <X> T_22_26.sp12_h_l_23
 (2 8)  (1146 424)  (1146 424)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_23_26

 (2 14)  (1200 430)  (1200 430)  Enable bit of Mux _span_links/cross_mux_horz_11 => sp12_h_l_21 sp4_h_l_10


RAM_Tile_25_26

 (5 15)  (1311 431)  (1311 431)  routing T_25_26.sp4_h_l_44 <X> T_25_26.sp4_v_t_44


LogicTile_26_26

 (8 15)  (1356 431)  (1356 431)  routing T_26_26.sp4_h_l_47 <X> T_26_26.sp4_v_t_47


LogicTile_30_26

 (3 3)  (1567 419)  (1567 419)  routing T_30_26.sp12_v_b_0 <X> T_30_26.sp12_h_l_23
 (3 15)  (1567 431)  (1567 431)  routing T_30_26.sp12_h_l_22 <X> T_30_26.sp12_v_t_22


LogicTile_32_26

 (3 15)  (1675 431)  (1675 431)  routing T_32_26.sp12_h_l_22 <X> T_32_26.sp12_v_t_22


IO_Tile_0_25

 (16 0)  (1 400)  (1 400)  IOB_0 IO Functioning bit
 (17 1)  (0 401)  (0 401)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (5 2)  (12 402)  (12 402)  routing T_0_25.span4_vert_b_3 <X> T_0_25.lc_trk_g0_3
 (7 2)  (10 402)  (10 402)  Enable bit of Mux _local_links/g0_mux_3 => span4_vert_b_3 lc_trk_g0_3
 (8 3)  (9 403)  (9 403)  routing T_0_25.span4_vert_b_3 <X> T_0_25.lc_trk_g0_3
 (17 3)  (0 403)  (0 403)  IOB_0 IO Functioning bit
 (13 4)  (4 404)  (4 404)  routing T_0_25.lc_trk_g0_6 <X> T_0_25.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (0 404)  (0 404)  IOB_0 IO Functioning bit
 (10 5)  (7 405)  (7 405)  routing T_0_25.lc_trk_g0_3 <X> T_0_25.wire_io_cluster/io_0/OUT_ENB
 (11 5)  (6 405)  (6 405)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g0_3 wire_io_cluster/io_0/OUT_ENB
 (12 5)  (5 405)  (5 405)  routing T_0_25.lc_trk_g0_6 <X> T_0_25.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (4 405)  (4 405)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_6 wire_io_cluster/io_0/D_OUT_0
 (3 6)  (14 406)  (14 406)  IO control bit: IOLEFT_IE_1

 (4 7)  (13 407)  (13 407)  routing T_0_25.span4_horz_30 <X> T_0_25.lc_trk_g0_6
 (5 7)  (12 407)  (12 407)  routing T_0_25.span4_horz_30 <X> T_0_25.lc_trk_g0_6
 (6 7)  (11 407)  (11 407)  routing T_0_25.span4_horz_30 <X> T_0_25.lc_trk_g0_6
 (7 7)  (10 407)  (10 407)  Enable bit of Mux _local_links/g0_mux_6 => span4_horz_30 lc_trk_g0_6
 (3 9)  (14 409)  (14 409)  IO control bit: IOLEFT_IE_0

 (16 9)  (1 409)  (1 409)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (5 10)  (12 410)  (12 410)  routing T_0_25.span4_vert_b_3 <X> T_0_25.lc_trk_g1_3
 (7 10)  (10 410)  (10 410)  Enable bit of Mux _local_links/g1_mux_3 => span4_vert_b_3 lc_trk_g1_3
 (11 10)  (6 410)  (6 410)  routing T_0_25.lc_trk_g1_3 <X> T_0_25.wire_io_cluster/io_1/OUT_ENB
 (12 10)  (5 410)  (5 410)  routing T_0_25.lc_trk_g1_4 <X> T_0_25.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (4 410)  (4 410)  routing T_0_25.lc_trk_g1_4 <X> T_0_25.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 410)  (1 410)  IOB_1 IO Functioning bit
 (8 11)  (9 411)  (9 411)  routing T_0_25.span4_vert_b_3 <X> T_0_25.lc_trk_g1_3
 (10 11)  (7 411)  (7 411)  routing T_0_25.lc_trk_g1_3 <X> T_0_25.wire_io_cluster/io_1/OUT_ENB
 (11 11)  (6 411)  (6 411)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_3 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (4 411)  (4 411)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_4 wire_io_cluster/io_1/D_OUT_0
 (11 12)  (6 412)  (6 412)  routing T_0_25.span4_vert_b_3 <X> T_0_25.span4_vert_t_15
 (5 13)  (12 413)  (12 413)  routing T_0_25.span4_horz_20 <X> T_0_25.lc_trk_g1_4
 (6 13)  (11 413)  (11 413)  routing T_0_25.span4_horz_20 <X> T_0_25.lc_trk_g1_4
 (7 13)  (10 413)  (10 413)  Enable bit of Mux _local_links/g1_mux_4 => span4_horz_20 lc_trk_g1_4
 (17 13)  (0 413)  (0 413)  IOB_1 IO Functioning bit
 (17 14)  (0 414)  (0 414)  IOB_1 IO Functioning bit


LogicTile_1_25



LogicTile_2_25

 (5 10)  (77 410)  (77 410)  routing T_2_25.sp4_v_t_43 <X> T_2_25.sp4_h_l_43
 (6 11)  (78 411)  (78 411)  routing T_2_25.sp4_v_t_43 <X> T_2_25.sp4_h_l_43


LogicTile_3_25

 (5 14)  (131 414)  (131 414)  routing T_3_25.sp4_v_b_9 <X> T_3_25.sp4_h_l_44


LogicTile_4_25



LogicTile_5_25



LogicTile_6_25



LogicTile_7_25

 (9 3)  (351 403)  (351 403)  routing T_7_25.sp4_v_b_1 <X> T_7_25.sp4_v_t_36
 (3 4)  (345 404)  (345 404)  routing T_7_25.sp12_v_t_23 <X> T_7_25.sp12_h_r_0


RAM_Tile_8_25



LogicTile_9_25



LogicTile_10_25

 (3 1)  (495 401)  (495 401)  routing T_10_25.sp12_h_l_23 <X> T_10_25.sp12_v_b_0


LogicTile_11_25

 (2 0)  (548 400)  (548 400)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (5 0)  (551 400)  (551 400)  routing T_11_25.sp4_v_b_0 <X> T_11_25.sp4_h_r_0
 (6 1)  (552 401)  (552 401)  routing T_11_25.sp4_v_b_0 <X> T_11_25.sp4_h_r_0
 (4 2)  (550 402)  (550 402)  routing T_11_25.sp4_v_b_0 <X> T_11_25.sp4_v_t_37


LogicTile_12_25

 (3 1)  (603 401)  (603 401)  routing T_12_25.sp12_h_l_23 <X> T_12_25.sp12_v_b_0
 (27 8)  (627 408)  (627 408)  routing T_12_25.lc_trk_g3_4 <X> T_12_25.wire_logic_cluster/lc_4/in_1
 (28 8)  (628 408)  (628 408)  routing T_12_25.lc_trk_g3_4 <X> T_12_25.wire_logic_cluster/lc_4/in_1
 (29 8)  (629 408)  (629 408)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (630 408)  (630 408)  routing T_12_25.lc_trk_g3_4 <X> T_12_25.wire_logic_cluster/lc_4/in_1
 (32 8)  (632 408)  (632 408)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (633 408)  (633 408)  routing T_12_25.lc_trk_g3_0 <X> T_12_25.wire_logic_cluster/lc_4/in_3
 (34 8)  (634 408)  (634 408)  routing T_12_25.lc_trk_g3_0 <X> T_12_25.wire_logic_cluster/lc_4/in_3
 (36 8)  (636 408)  (636 408)  LC_4 Logic Functioning bit
 (38 8)  (638 408)  (638 408)  LC_4 Logic Functioning bit
 (51 8)  (651 408)  (651 408)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (26 9)  (626 409)  (626 409)  routing T_12_25.lc_trk_g3_3 <X> T_12_25.wire_logic_cluster/lc_4/in_0
 (27 9)  (627 409)  (627 409)  routing T_12_25.lc_trk_g3_3 <X> T_12_25.wire_logic_cluster/lc_4/in_0
 (28 9)  (628 409)  (628 409)  routing T_12_25.lc_trk_g3_3 <X> T_12_25.wire_logic_cluster/lc_4/in_0
 (29 9)  (629 409)  (629 409)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_3 wire_logic_cluster/lc_4/in_0
 (36 9)  (636 409)  (636 409)  LC_4 Logic Functioning bit
 (37 9)  (637 409)  (637 409)  LC_4 Logic Functioning bit
 (38 9)  (638 409)  (638 409)  LC_4 Logic Functioning bit
 (39 9)  (639 409)  (639 409)  LC_4 Logic Functioning bit
 (40 9)  (640 409)  (640 409)  LC_4 Logic Functioning bit
 (42 9)  (642 409)  (642 409)  LC_4 Logic Functioning bit
 (22 12)  (622 412)  (622 412)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_11 lc_trk_g3_3
 (23 12)  (623 412)  (623 412)  routing T_12_25.sp12_v_b_11 <X> T_12_25.lc_trk_g3_3
 (16 13)  (616 413)  (616 413)  routing T_12_25.sp12_v_b_8 <X> T_12_25.lc_trk_g3_0
 (17 13)  (617 413)  (617 413)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_8 lc_trk_g3_0
 (16 15)  (616 415)  (616 415)  routing T_12_25.sp12_v_b_12 <X> T_12_25.lc_trk_g3_4
 (17 15)  (617 415)  (617 415)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_b_12 lc_trk_g3_4


LogicTile_13_25

 (16 3)  (670 403)  (670 403)  routing T_13_25.sp12_h_r_12 <X> T_13_25.lc_trk_g0_4
 (17 3)  (671 403)  (671 403)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_r_12 lc_trk_g0_4
 (26 4)  (680 404)  (680 404)  routing T_13_25.lc_trk_g3_7 <X> T_13_25.wire_logic_cluster/lc_2/in_0
 (28 4)  (682 404)  (682 404)  routing T_13_25.lc_trk_g2_5 <X> T_13_25.wire_logic_cluster/lc_2/in_1
 (29 4)  (683 404)  (683 404)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (684 404)  (684 404)  routing T_13_25.lc_trk_g2_5 <X> T_13_25.wire_logic_cluster/lc_2/in_1
 (31 4)  (685 404)  (685 404)  routing T_13_25.lc_trk_g1_4 <X> T_13_25.wire_logic_cluster/lc_2/in_3
 (32 4)  (686 404)  (686 404)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (688 404)  (688 404)  routing T_13_25.lc_trk_g1_4 <X> T_13_25.wire_logic_cluster/lc_2/in_3
 (36 4)  (690 404)  (690 404)  LC_2 Logic Functioning bit
 (38 4)  (692 404)  (692 404)  LC_2 Logic Functioning bit
 (41 4)  (695 404)  (695 404)  LC_2 Logic Functioning bit
 (43 4)  (697 404)  (697 404)  LC_2 Logic Functioning bit
 (26 5)  (680 405)  (680 405)  routing T_13_25.lc_trk_g3_7 <X> T_13_25.wire_logic_cluster/lc_2/in_0
 (27 5)  (681 405)  (681 405)  routing T_13_25.lc_trk_g3_7 <X> T_13_25.wire_logic_cluster/lc_2/in_0
 (28 5)  (682 405)  (682 405)  routing T_13_25.lc_trk_g3_7 <X> T_13_25.wire_logic_cluster/lc_2/in_0
 (29 5)  (683 405)  (683 405)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_7 wire_logic_cluster/lc_2/in_0
 (36 5)  (690 405)  (690 405)  LC_2 Logic Functioning bit
 (38 5)  (692 405)  (692 405)  LC_2 Logic Functioning bit
 (40 5)  (694 405)  (694 405)  LC_2 Logic Functioning bit
 (42 5)  (696 405)  (696 405)  LC_2 Logic Functioning bit
 (46 5)  (700 405)  (700 405)  Enable bit of Mux _out_links/OutMux6_2 => wire_logic_cluster/lc_2/out sp4_h_r_4
 (8 7)  (662 407)  (662 407)  routing T_13_25.sp4_v_b_1 <X> T_13_25.sp4_v_t_41
 (10 7)  (664 407)  (664 407)  routing T_13_25.sp4_v_b_1 <X> T_13_25.sp4_v_t_41
 (17 7)  (671 407)  (671 407)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_4 lc_trk_g1_4
 (15 10)  (669 410)  (669 410)  routing T_13_25.sp12_v_t_2 <X> T_13_25.lc_trk_g2_5
 (17 10)  (671 410)  (671 410)  Enable bit of Mux _local_links/g2_mux_5 => sp12_v_t_2 lc_trk_g2_5
 (18 10)  (672 410)  (672 410)  routing T_13_25.sp12_v_t_2 <X> T_13_25.lc_trk_g2_5
 (26 10)  (680 410)  (680 410)  routing T_13_25.lc_trk_g1_4 <X> T_13_25.wire_logic_cluster/lc_5/in_0
 (27 10)  (681 410)  (681 410)  routing T_13_25.lc_trk_g3_3 <X> T_13_25.wire_logic_cluster/lc_5/in_1
 (28 10)  (682 410)  (682 410)  routing T_13_25.lc_trk_g3_3 <X> T_13_25.wire_logic_cluster/lc_5/in_1
 (29 10)  (683 410)  (683 410)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (685 410)  (685 410)  routing T_13_25.lc_trk_g0_4 <X> T_13_25.wire_logic_cluster/lc_5/in_3
 (32 10)  (686 410)  (686 410)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (36 10)  (690 410)  (690 410)  LC_5 Logic Functioning bit
 (37 10)  (691 410)  (691 410)  LC_5 Logic Functioning bit
 (38 10)  (692 410)  (692 410)  LC_5 Logic Functioning bit
 (39 10)  (693 410)  (693 410)  LC_5 Logic Functioning bit
 (41 10)  (695 410)  (695 410)  LC_5 Logic Functioning bit
 (43 10)  (697 410)  (697 410)  LC_5 Logic Functioning bit
 (47 10)  (701 410)  (701 410)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (18 11)  (672 411)  (672 411)  routing T_13_25.sp12_v_t_2 <X> T_13_25.lc_trk_g2_5
 (27 11)  (681 411)  (681 411)  routing T_13_25.lc_trk_g1_4 <X> T_13_25.wire_logic_cluster/lc_5/in_0
 (29 11)  (683 411)  (683 411)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_4 wire_logic_cluster/lc_5/in_0
 (30 11)  (684 411)  (684 411)  routing T_13_25.lc_trk_g3_3 <X> T_13_25.wire_logic_cluster/lc_5/in_1
 (36 11)  (690 411)  (690 411)  LC_5 Logic Functioning bit
 (38 11)  (692 411)  (692 411)  LC_5 Logic Functioning bit
 (22 12)  (676 412)  (676 412)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_11 lc_trk_g3_3
 (23 12)  (677 412)  (677 412)  routing T_13_25.sp12_v_b_11 <X> T_13_25.lc_trk_g3_3
 (21 14)  (675 414)  (675 414)  routing T_13_25.sp4_v_t_18 <X> T_13_25.lc_trk_g3_7
 (22 14)  (676 414)  (676 414)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_18 lc_trk_g3_7
 (23 14)  (677 414)  (677 414)  routing T_13_25.sp4_v_t_18 <X> T_13_25.lc_trk_g3_7


LogicTile_14_25

 (4 0)  (712 400)  (712 400)  routing T_14_25.sp4_v_t_41 <X> T_14_25.sp4_v_b_0
 (6 0)  (714 400)  (714 400)  routing T_14_25.sp4_v_t_41 <X> T_14_25.sp4_v_b_0
 (8 11)  (716 411)  (716 411)  routing T_14_25.sp4_v_b_4 <X> T_14_25.sp4_v_t_42
 (10 11)  (718 411)  (718 411)  routing T_14_25.sp4_v_b_4 <X> T_14_25.sp4_v_t_42
 (11 12)  (719 412)  (719 412)  routing T_14_25.sp4_h_l_40 <X> T_14_25.sp4_v_b_11
 (13 12)  (721 412)  (721 412)  routing T_14_25.sp4_h_l_40 <X> T_14_25.sp4_v_b_11
 (12 13)  (720 413)  (720 413)  routing T_14_25.sp4_h_l_40 <X> T_14_25.sp4_v_b_11


LogicTile_15_25

 (22 0)  (784 400)  (784 400)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_32 lc_trk_g0_3
 (21 1)  (783 401)  (783 401)  routing T_15_25.sp4_r_v_b_32 <X> T_15_25.lc_trk_g0_3
 (5 3)  (767 403)  (767 403)  routing T_15_25.sp4_h_l_37 <X> T_15_25.sp4_v_t_37
 (22 3)  (784 403)  (784 403)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_22 lc_trk_g0_6
 (23 3)  (785 403)  (785 403)  routing T_15_25.sp4_v_b_22 <X> T_15_25.lc_trk_g0_6
 (24 3)  (786 403)  (786 403)  routing T_15_25.sp4_v_b_22 <X> T_15_25.lc_trk_g0_6
 (26 4)  (788 404)  (788 404)  routing T_15_25.lc_trk_g0_6 <X> T_15_25.wire_logic_cluster/lc_2/in_0
 (27 4)  (789 404)  (789 404)  routing T_15_25.lc_trk_g1_6 <X> T_15_25.wire_logic_cluster/lc_2/in_1
 (29 4)  (791 404)  (791 404)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (792 404)  (792 404)  routing T_15_25.lc_trk_g1_6 <X> T_15_25.wire_logic_cluster/lc_2/in_1
 (32 4)  (794 404)  (794 404)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (36 4)  (798 404)  (798 404)  LC_2 Logic Functioning bit
 (37 4)  (799 404)  (799 404)  LC_2 Logic Functioning bit
 (38 4)  (800 404)  (800 404)  LC_2 Logic Functioning bit
 (39 4)  (801 404)  (801 404)  LC_2 Logic Functioning bit
 (41 4)  (803 404)  (803 404)  LC_2 Logic Functioning bit
 (43 4)  (805 404)  (805 404)  LC_2 Logic Functioning bit
 (26 5)  (788 405)  (788 405)  routing T_15_25.lc_trk_g0_6 <X> T_15_25.wire_logic_cluster/lc_2/in_0
 (29 5)  (791 405)  (791 405)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_6 wire_logic_cluster/lc_2/in_0
 (30 5)  (792 405)  (792 405)  routing T_15_25.lc_trk_g1_6 <X> T_15_25.wire_logic_cluster/lc_2/in_1
 (31 5)  (793 405)  (793 405)  routing T_15_25.lc_trk_g0_3 <X> T_15_25.wire_logic_cluster/lc_2/in_3
 (37 5)  (799 405)  (799 405)  LC_2 Logic Functioning bit
 (39 5)  (801 405)  (801 405)  LC_2 Logic Functioning bit
 (51 5)  (813 405)  (813 405)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (3 6)  (765 406)  (765 406)  routing T_15_25.sp12_h_r_0 <X> T_15_25.sp12_v_t_23
 (6 6)  (768 406)  (768 406)  routing T_15_25.sp4_v_b_0 <X> T_15_25.sp4_v_t_38
 (25 6)  (787 406)  (787 406)  routing T_15_25.sp4_v_b_6 <X> T_15_25.lc_trk_g1_6
 (3 7)  (765 407)  (765 407)  routing T_15_25.sp12_h_r_0 <X> T_15_25.sp12_v_t_23
 (5 7)  (767 407)  (767 407)  routing T_15_25.sp4_v_b_0 <X> T_15_25.sp4_v_t_38
 (22 7)  (784 407)  (784 407)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_6 lc_trk_g1_6
 (23 7)  (785 407)  (785 407)  routing T_15_25.sp4_v_b_6 <X> T_15_25.lc_trk_g1_6
 (4 8)  (766 408)  (766 408)  routing T_15_25.sp4_h_l_37 <X> T_15_25.sp4_v_b_6
 (6 8)  (768 408)  (768 408)  routing T_15_25.sp4_h_l_37 <X> T_15_25.sp4_v_b_6
 (5 9)  (767 409)  (767 409)  routing T_15_25.sp4_h_l_37 <X> T_15_25.sp4_v_b_6
 (8 13)  (770 413)  (770 413)  routing T_15_25.sp4_v_t_42 <X> T_15_25.sp4_v_b_10
 (10 13)  (772 413)  (772 413)  routing T_15_25.sp4_v_t_42 <X> T_15_25.sp4_v_b_10


LogicTile_16_25

 (19 2)  (835 402)  (835 402)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15
 (4 12)  (820 412)  (820 412)  routing T_16_25.sp4_v_t_44 <X> T_16_25.sp4_v_b_9


LogicTile_17_25

 (5 5)  (879 405)  (879 405)  routing T_17_25.sp4_h_r_3 <X> T_17_25.sp4_v_b_3
 (12 5)  (886 405)  (886 405)  routing T_17_25.sp4_h_r_5 <X> T_17_25.sp4_v_b_5
 (8 7)  (882 407)  (882 407)  routing T_17_25.sp4_h_l_41 <X> T_17_25.sp4_v_t_41


LogicTile_18_25

 (2 0)  (930 400)  (930 400)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (6 0)  (934 400)  (934 400)  routing T_18_25.sp4_h_r_7 <X> T_18_25.sp4_v_b_0
 (19 4)  (947 404)  (947 404)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17
 (19 15)  (947 415)  (947 415)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_19_25

 (2 4)  (984 404)  (984 404)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7


LogicTile_20_25



LogicTile_21_25



LogicTile_22_25



LogicTile_23_25

 (2 14)  (1200 414)  (1200 414)  Enable bit of Mux _span_links/cross_mux_horz_11 => sp12_h_l_21 sp4_h_l_10


LogicTile_24_25



RAM_Tile_25_25

 (3 2)  (1309 402)  (1309 402)  routing T_25_25.sp12_v_t_23 <X> T_25_25.sp12_h_l_23


LogicTile_26_25

 (3 2)  (1351 402)  (1351 402)  routing T_26_25.sp12_v_t_23 <X> T_26_25.sp12_h_l_23
 (6 6)  (1354 406)  (1354 406)  routing T_26_25.sp4_h_l_47 <X> T_26_25.sp4_v_t_38


LogicTile_27_25

 (3 2)  (1405 402)  (1405 402)  routing T_27_25.sp12_v_t_23 <X> T_27_25.sp12_h_l_23


LogicTile_28_25

 (3 3)  (1459 403)  (1459 403)  routing T_28_25.sp12_v_b_0 <X> T_28_25.sp12_h_l_23


LogicTile_29_25



LogicTile_30_25



LogicTile_31_25



LogicTile_32_25



IO_Tile_33_25



IO_Tile_0_24

 (11 0)  (6 384)  (6 384)  routing T_0_24.span4_horz_1 <X> T_0_24.span4_vert_t_12
 (12 0)  (5 384)  (5 384)  routing T_0_24.span4_horz_1 <X> T_0_24.span4_vert_t_12


LogicTile_1_24



LogicTile_2_24



LogicTile_3_24



LogicTile_4_24

 (8 2)  (188 386)  (188 386)  routing T_4_24.sp4_h_r_1 <X> T_4_24.sp4_h_l_36
 (3 14)  (183 398)  (183 398)  routing T_4_24.sp12_h_r_1 <X> T_4_24.sp12_v_t_22
 (3 15)  (183 399)  (183 399)  routing T_4_24.sp12_h_r_1 <X> T_4_24.sp12_v_t_22


LogicTile_5_24

 (19 13)  (253 397)  (253 397)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_6_24

 (19 8)  (307 392)  (307 392)  Enable bit of Mux _span_links/cross_mux_vert_9 => sp12_v_b_19 sp4_v_b_21


LogicTile_7_24



RAM_Tile_8_24



LogicTile_9_24



LogicTile_10_24



LogicTile_11_24

 (11 8)  (557 392)  (557 392)  routing T_11_24.sp4_v_t_40 <X> T_11_24.sp4_v_b_8
 (12 9)  (558 393)  (558 393)  routing T_11_24.sp4_v_t_40 <X> T_11_24.sp4_v_b_8
 (10 12)  (556 396)  (556 396)  routing T_11_24.sp4_v_t_40 <X> T_11_24.sp4_h_r_10


LogicTile_12_24



LogicTile_13_24

 (12 4)  (666 388)  (666 388)  routing T_13_24.sp4_v_t_40 <X> T_13_24.sp4_h_r_5
 (13 4)  (667 388)  (667 388)  routing T_13_24.sp4_v_t_40 <X> T_13_24.sp4_v_b_5
 (25 4)  (679 388)  (679 388)  routing T_13_24.sp4_h_l_7 <X> T_13_24.lc_trk_g1_2
 (22 5)  (676 389)  (676 389)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_l_7 lc_trk_g1_2
 (23 5)  (677 389)  (677 389)  routing T_13_24.sp4_h_l_7 <X> T_13_24.lc_trk_g1_2
 (24 5)  (678 389)  (678 389)  routing T_13_24.sp4_h_l_7 <X> T_13_24.lc_trk_g1_2
 (25 5)  (679 389)  (679 389)  routing T_13_24.sp4_h_l_7 <X> T_13_24.lc_trk_g1_2
 (21 6)  (675 390)  (675 390)  routing T_13_24.sp4_v_b_7 <X> T_13_24.lc_trk_g1_7
 (22 6)  (676 390)  (676 390)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_7 lc_trk_g1_7
 (23 6)  (677 390)  (677 390)  routing T_13_24.sp4_v_b_7 <X> T_13_24.lc_trk_g1_7
 (27 10)  (681 394)  (681 394)  routing T_13_24.lc_trk_g1_7 <X> T_13_24.wire_logic_cluster/lc_5/in_1
 (29 10)  (683 394)  (683 394)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (684 394)  (684 394)  routing T_13_24.lc_trk_g1_7 <X> T_13_24.wire_logic_cluster/lc_5/in_1
 (32 10)  (686 394)  (686 394)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (687 394)  (687 394)  routing T_13_24.lc_trk_g3_1 <X> T_13_24.wire_logic_cluster/lc_5/in_3
 (34 10)  (688 394)  (688 394)  routing T_13_24.lc_trk_g3_1 <X> T_13_24.wire_logic_cluster/lc_5/in_3
 (36 10)  (690 394)  (690 394)  LC_5 Logic Functioning bit
 (37 10)  (691 394)  (691 394)  LC_5 Logic Functioning bit
 (38 10)  (692 394)  (692 394)  LC_5 Logic Functioning bit
 (39 10)  (693 394)  (693 394)  LC_5 Logic Functioning bit
 (41 10)  (695 394)  (695 394)  LC_5 Logic Functioning bit
 (43 10)  (697 394)  (697 394)  LC_5 Logic Functioning bit
 (48 10)  (702 394)  (702 394)  Enable bit of Mux _out_links/OutMux5_5 => wire_logic_cluster/lc_5/out sp12_h_l_17
 (26 11)  (680 395)  (680 395)  routing T_13_24.lc_trk_g1_2 <X> T_13_24.wire_logic_cluster/lc_5/in_0
 (27 11)  (681 395)  (681 395)  routing T_13_24.lc_trk_g1_2 <X> T_13_24.wire_logic_cluster/lc_5/in_0
 (29 11)  (683 395)  (683 395)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_2 wire_logic_cluster/lc_5/in_0
 (30 11)  (684 395)  (684 395)  routing T_13_24.lc_trk_g1_7 <X> T_13_24.wire_logic_cluster/lc_5/in_1
 (37 11)  (691 395)  (691 395)  LC_5 Logic Functioning bit
 (39 11)  (693 395)  (693 395)  LC_5 Logic Functioning bit
 (15 12)  (669 396)  (669 396)  routing T_13_24.sp4_v_t_28 <X> T_13_24.lc_trk_g3_1
 (16 12)  (670 396)  (670 396)  routing T_13_24.sp4_v_t_28 <X> T_13_24.lc_trk_g3_1
 (17 12)  (671 396)  (671 396)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_28 lc_trk_g3_1
 (7 14)  (661 398)  (661 398)  Column buffer control bit: LH_colbuf_cntl_7



LogicTile_14_24

 (15 0)  (723 384)  (723 384)  routing T_14_24.sp4_v_b_17 <X> T_14_24.lc_trk_g0_1
 (16 0)  (724 384)  (724 384)  routing T_14_24.sp4_v_b_17 <X> T_14_24.lc_trk_g0_1
 (17 0)  (725 384)  (725 384)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_17 lc_trk_g0_1
 (28 2)  (736 386)  (736 386)  routing T_14_24.lc_trk_g2_0 <X> T_14_24.wire_logic_cluster/lc_1/in_1
 (29 2)  (737 386)  (737 386)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (739 386)  (739 386)  routing T_14_24.lc_trk_g3_7 <X> T_14_24.wire_logic_cluster/lc_1/in_3
 (32 2)  (740 386)  (740 386)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (741 386)  (741 386)  routing T_14_24.lc_trk_g3_7 <X> T_14_24.wire_logic_cluster/lc_1/in_3
 (34 2)  (742 386)  (742 386)  routing T_14_24.lc_trk_g3_7 <X> T_14_24.wire_logic_cluster/lc_1/in_3
 (36 2)  (744 386)  (744 386)  LC_1 Logic Functioning bit
 (37 2)  (745 386)  (745 386)  LC_1 Logic Functioning bit
 (38 2)  (746 386)  (746 386)  LC_1 Logic Functioning bit
 (39 2)  (747 386)  (747 386)  LC_1 Logic Functioning bit
 (41 2)  (749 386)  (749 386)  LC_1 Logic Functioning bit
 (43 2)  (751 386)  (751 386)  LC_1 Logic Functioning bit
 (47 2)  (755 386)  (755 386)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (29 3)  (737 387)  (737 387)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (31 3)  (739 387)  (739 387)  routing T_14_24.lc_trk_g3_7 <X> T_14_24.wire_logic_cluster/lc_1/in_3
 (36 3)  (744 387)  (744 387)  LC_1 Logic Functioning bit
 (38 3)  (746 387)  (746 387)  LC_1 Logic Functioning bit
 (3 8)  (711 392)  (711 392)  routing T_14_24.sp12_h_r_1 <X> T_14_24.sp12_v_b_1
 (3 9)  (711 393)  (711 393)  routing T_14_24.sp12_h_r_1 <X> T_14_24.sp12_v_b_1
 (16 9)  (724 393)  (724 393)  routing T_14_24.sp12_v_b_8 <X> T_14_24.lc_trk_g2_0
 (17 9)  (725 393)  (725 393)  Enable bit of Mux _local_links/g2_mux_0 => sp12_v_b_8 lc_trk_g2_0
 (7 11)  (715 395)  (715 395)  Column buffer control bit: LH_colbuf_cntl_2

 (7 14)  (715 398)  (715 398)  Column buffer control bit: LH_colbuf_cntl_7

 (21 14)  (729 398)  (729 398)  routing T_14_24.sp4_h_l_34 <X> T_14_24.lc_trk_g3_7
 (22 14)  (730 398)  (730 398)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_l_34 lc_trk_g3_7
 (23 14)  (731 398)  (731 398)  routing T_14_24.sp4_h_l_34 <X> T_14_24.lc_trk_g3_7
 (24 14)  (732 398)  (732 398)  routing T_14_24.sp4_h_l_34 <X> T_14_24.lc_trk_g3_7
 (21 15)  (729 399)  (729 399)  routing T_14_24.sp4_h_l_34 <X> T_14_24.lc_trk_g3_7


LogicTile_15_24

 (26 4)  (788 388)  (788 388)  routing T_15_24.lc_trk_g1_5 <X> T_15_24.wire_logic_cluster/lc_2/in_0
 (27 4)  (789 388)  (789 388)  routing T_15_24.lc_trk_g3_4 <X> T_15_24.wire_logic_cluster/lc_2/in_1
 (28 4)  (790 388)  (790 388)  routing T_15_24.lc_trk_g3_4 <X> T_15_24.wire_logic_cluster/lc_2/in_1
 (29 4)  (791 388)  (791 388)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (792 388)  (792 388)  routing T_15_24.lc_trk_g3_4 <X> T_15_24.wire_logic_cluster/lc_2/in_1
 (31 4)  (793 388)  (793 388)  routing T_15_24.lc_trk_g2_5 <X> T_15_24.wire_logic_cluster/lc_2/in_3
 (32 4)  (794 388)  (794 388)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (795 388)  (795 388)  routing T_15_24.lc_trk_g2_5 <X> T_15_24.wire_logic_cluster/lc_2/in_3
 (36 4)  (798 388)  (798 388)  LC_2 Logic Functioning bit
 (37 4)  (799 388)  (799 388)  LC_2 Logic Functioning bit
 (38 4)  (800 388)  (800 388)  LC_2 Logic Functioning bit
 (39 4)  (801 388)  (801 388)  LC_2 Logic Functioning bit
 (41 4)  (803 388)  (803 388)  LC_2 Logic Functioning bit
 (43 4)  (805 388)  (805 388)  LC_2 Logic Functioning bit
 (52 4)  (814 388)  (814 388)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (27 5)  (789 389)  (789 389)  routing T_15_24.lc_trk_g1_5 <X> T_15_24.wire_logic_cluster/lc_2/in_0
 (29 5)  (791 389)  (791 389)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_5 wire_logic_cluster/lc_2/in_0
 (36 5)  (798 389)  (798 389)  LC_2 Logic Functioning bit
 (38 5)  (800 389)  (800 389)  LC_2 Logic Functioning bit
 (16 6)  (778 390)  (778 390)  routing T_15_24.sp4_v_b_13 <X> T_15_24.lc_trk_g1_5
 (17 6)  (779 390)  (779 390)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_13 lc_trk_g1_5
 (18 6)  (780 390)  (780 390)  routing T_15_24.sp4_v_b_13 <X> T_15_24.lc_trk_g1_5
 (18 7)  (780 391)  (780 391)  routing T_15_24.sp4_v_b_13 <X> T_15_24.lc_trk_g1_5
 (15 10)  (777 394)  (777 394)  routing T_15_24.sp4_h_l_16 <X> T_15_24.lc_trk_g2_5
 (16 10)  (778 394)  (778 394)  routing T_15_24.sp4_h_l_16 <X> T_15_24.lc_trk_g2_5
 (17 10)  (779 394)  (779 394)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_16 lc_trk_g2_5
 (7 11)  (769 395)  (769 395)  Column buffer control bit: LH_colbuf_cntl_2

 (18 11)  (780 395)  (780 395)  routing T_15_24.sp4_h_l_16 <X> T_15_24.lc_trk_g2_5
 (7 14)  (769 398)  (769 398)  Column buffer control bit: LH_colbuf_cntl_7

 (16 15)  (778 399)  (778 399)  routing T_15_24.sp12_v_b_12 <X> T_15_24.lc_trk_g3_4
 (17 15)  (779 399)  (779 399)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_b_12 lc_trk_g3_4


LogicTile_16_24

 (8 10)  (824 394)  (824 394)  routing T_16_24.sp4_h_r_11 <X> T_16_24.sp4_h_l_42
 (10 10)  (826 394)  (826 394)  routing T_16_24.sp4_h_r_11 <X> T_16_24.sp4_h_l_42
 (7 14)  (823 398)  (823 398)  Column buffer control bit: LH_colbuf_cntl_7



LogicTile_17_24

 (21 0)  (895 384)  (895 384)  routing T_17_24.sp4_v_b_11 <X> T_17_24.lc_trk_g0_3
 (22 0)  (896 384)  (896 384)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_11 lc_trk_g0_3
 (23 0)  (897 384)  (897 384)  routing T_17_24.sp4_v_b_11 <X> T_17_24.lc_trk_g0_3
 (15 1)  (889 385)  (889 385)  routing T_17_24.sp4_v_t_5 <X> T_17_24.lc_trk_g0_0
 (16 1)  (890 385)  (890 385)  routing T_17_24.sp4_v_t_5 <X> T_17_24.lc_trk_g0_0
 (17 1)  (891 385)  (891 385)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_t_5 lc_trk_g0_0
 (21 1)  (895 385)  (895 385)  routing T_17_24.sp4_v_b_11 <X> T_17_24.lc_trk_g0_3
 (3 2)  (877 386)  (877 386)  routing T_17_24.sp12_h_r_0 <X> T_17_24.sp12_h_l_23
 (25 2)  (899 386)  (899 386)  routing T_17_24.sp4_v_t_3 <X> T_17_24.lc_trk_g0_6
 (3 3)  (877 387)  (877 387)  routing T_17_24.sp12_h_r_0 <X> T_17_24.sp12_h_l_23
 (22 3)  (896 387)  (896 387)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_t_3 lc_trk_g0_6
 (23 3)  (897 387)  (897 387)  routing T_17_24.sp4_v_t_3 <X> T_17_24.lc_trk_g0_6
 (25 3)  (899 387)  (899 387)  routing T_17_24.sp4_v_t_3 <X> T_17_24.lc_trk_g0_6
 (15 6)  (889 390)  (889 390)  routing T_17_24.sp4_v_b_21 <X> T_17_24.lc_trk_g1_5
 (16 6)  (890 390)  (890 390)  routing T_17_24.sp4_v_b_21 <X> T_17_24.lc_trk_g1_5
 (17 6)  (891 390)  (891 390)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_21 lc_trk_g1_5
 (14 7)  (888 391)  (888 391)  routing T_17_24.sp4_r_v_b_28 <X> T_17_24.lc_trk_g1_4
 (17 7)  (891 391)  (891 391)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_28 lc_trk_g1_4
 (26 8)  (900 392)  (900 392)  routing T_17_24.lc_trk_g0_6 <X> T_17_24.wire_logic_cluster/lc_4/in_0
 (29 8)  (903 392)  (903 392)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (905 392)  (905 392)  routing T_17_24.lc_trk_g1_4 <X> T_17_24.wire_logic_cluster/lc_4/in_3
 (32 8)  (906 392)  (906 392)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (908 392)  (908 392)  routing T_17_24.lc_trk_g1_4 <X> T_17_24.wire_logic_cluster/lc_4/in_3
 (36 8)  (910 392)  (910 392)  LC_4 Logic Functioning bit
 (37 8)  (911 392)  (911 392)  LC_4 Logic Functioning bit
 (38 8)  (912 392)  (912 392)  LC_4 Logic Functioning bit
 (39 8)  (913 392)  (913 392)  LC_4 Logic Functioning bit
 (41 8)  (915 392)  (915 392)  LC_4 Logic Functioning bit
 (43 8)  (917 392)  (917 392)  LC_4 Logic Functioning bit
 (47 8)  (921 392)  (921 392)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (26 9)  (900 393)  (900 393)  routing T_17_24.lc_trk_g0_6 <X> T_17_24.wire_logic_cluster/lc_4/in_0
 (29 9)  (903 393)  (903 393)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_6 wire_logic_cluster/lc_4/in_0
 (30 9)  (904 393)  (904 393)  routing T_17_24.lc_trk_g0_3 <X> T_17_24.wire_logic_cluster/lc_4/in_1
 (37 9)  (911 393)  (911 393)  LC_4 Logic Functioning bit
 (39 9)  (913 393)  (913 393)  LC_4 Logic Functioning bit
 (17 10)  (891 394)  (891 394)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_13 lc_trk_g2_5
 (13 14)  (887 398)  (887 398)  routing T_17_24.sp4_v_b_11 <X> T_17_24.sp4_v_t_46
 (26 14)  (900 398)  (900 398)  routing T_17_24.lc_trk_g2_5 <X> T_17_24.wire_logic_cluster/lc_7/in_0
 (29 14)  (903 398)  (903 398)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (905 398)  (905 398)  routing T_17_24.lc_trk_g1_5 <X> T_17_24.wire_logic_cluster/lc_7/in_3
 (32 14)  (906 398)  (906 398)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (908 398)  (908 398)  routing T_17_24.lc_trk_g1_5 <X> T_17_24.wire_logic_cluster/lc_7/in_3
 (47 14)  (921 398)  (921 398)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (28 15)  (902 399)  (902 399)  routing T_17_24.lc_trk_g2_5 <X> T_17_24.wire_logic_cluster/lc_7/in_0
 (29 15)  (903 399)  (903 399)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_5 wire_logic_cluster/lc_7/in_0
 (36 15)  (910 399)  (910 399)  LC_7 Logic Functioning bit
 (37 15)  (911 399)  (911 399)  LC_7 Logic Functioning bit
 (38 15)  (912 399)  (912 399)  LC_7 Logic Functioning bit
 (39 15)  (913 399)  (913 399)  LC_7 Logic Functioning bit


LogicTile_18_24



LogicTile_19_24



LogicTile_20_24

 (13 15)  (1049 399)  (1049 399)  routing T_20_24.sp4_v_b_6 <X> T_20_24.sp4_h_l_46


LogicTile_21_24

 (3 13)  (1093 397)  (1093 397)  routing T_21_24.sp12_h_l_22 <X> T_21_24.sp12_h_r_1


LogicTile_22_24



LogicTile_23_24



LogicTile_24_24



RAM_Tile_25_24



LogicTile_26_24



LogicTile_27_24



LogicTile_28_24

 (2 6)  (1458 390)  (1458 390)  Enable bit of Mux _span_links/cross_mux_horz_7 => sp12_h_r_14 sp4_h_r_19


LogicTile_29_24



LogicTile_30_24



LogicTile_31_24

 (11 14)  (1629 398)  (1629 398)  routing T_31_24.sp4_h_l_43 <X> T_31_24.sp4_v_t_46


LogicTile_32_24



IO_Tile_33_24

 (11 0)  (1737 384)  (1737 384)  routing T_33_24.span4_vert_b_0 <X> T_33_24.span4_vert_t_12


LogicTile_2_23

 (3 6)  (75 374)  (75 374)  routing T_2_23.sp12_h_r_0 <X> T_2_23.sp12_v_t_23
 (3 7)  (75 375)  (75 375)  routing T_2_23.sp12_h_r_0 <X> T_2_23.sp12_v_t_23


LogicTile_4_23

 (3 4)  (183 372)  (183 372)  routing T_4_23.sp12_v_t_23 <X> T_4_23.sp12_h_r_0


LogicTile_10_23

 (16 3)  (508 371)  (508 371)  routing T_10_23.sp12_h_r_12 <X> T_10_23.lc_trk_g0_4
 (17 3)  (509 371)  (509 371)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_r_12 lc_trk_g0_4
 (2 4)  (494 372)  (494 372)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (14 5)  (506 373)  (506 373)  routing T_10_23.sp4_r_v_b_24 <X> T_10_23.lc_trk_g1_0
 (17 5)  (509 373)  (509 373)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_24 lc_trk_g1_0
 (26 8)  (518 376)  (518 376)  routing T_10_23.lc_trk_g0_4 <X> T_10_23.wire_logic_cluster/lc_4/in_0
 (27 8)  (519 376)  (519 376)  routing T_10_23.lc_trk_g1_0 <X> T_10_23.wire_logic_cluster/lc_4/in_1
 (29 8)  (521 376)  (521 376)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_1
 (31 8)  (523 376)  (523 376)  routing T_10_23.lc_trk_g3_4 <X> T_10_23.wire_logic_cluster/lc_4/in_3
 (32 8)  (524 376)  (524 376)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (525 376)  (525 376)  routing T_10_23.lc_trk_g3_4 <X> T_10_23.wire_logic_cluster/lc_4/in_3
 (34 8)  (526 376)  (526 376)  routing T_10_23.lc_trk_g3_4 <X> T_10_23.wire_logic_cluster/lc_4/in_3
 (36 8)  (528 376)  (528 376)  LC_4 Logic Functioning bit
 (37 8)  (529 376)  (529 376)  LC_4 Logic Functioning bit
 (38 8)  (530 376)  (530 376)  LC_4 Logic Functioning bit
 (39 8)  (531 376)  (531 376)  LC_4 Logic Functioning bit
 (41 8)  (533 376)  (533 376)  LC_4 Logic Functioning bit
 (43 8)  (535 376)  (535 376)  LC_4 Logic Functioning bit
 (47 8)  (539 376)  (539 376)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (29 9)  (521 377)  (521 377)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (37 9)  (529 377)  (529 377)  LC_4 Logic Functioning bit
 (39 9)  (531 377)  (531 377)  LC_4 Logic Functioning bit
 (14 14)  (506 382)  (506 382)  routing T_10_23.sp12_v_t_3 <X> T_10_23.lc_trk_g3_4
 (14 15)  (506 383)  (506 383)  routing T_10_23.sp12_v_t_3 <X> T_10_23.lc_trk_g3_4
 (15 15)  (507 383)  (507 383)  routing T_10_23.sp12_v_t_3 <X> T_10_23.lc_trk_g3_4
 (17 15)  (509 383)  (509 383)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_t_3 lc_trk_g3_4


LogicTile_11_23

 (5 12)  (551 380)  (551 380)  routing T_11_23.sp4_v_t_44 <X> T_11_23.sp4_h_r_9


LogicTile_13_23

 (5 4)  (659 372)  (659 372)  routing T_13_23.sp4_v_t_38 <X> T_13_23.sp4_h_r_3
 (8 9)  (662 377)  (662 377)  routing T_13_23.sp4_h_l_42 <X> T_13_23.sp4_v_b_7
 (9 9)  (663 377)  (663 377)  routing T_13_23.sp4_h_l_42 <X> T_13_23.sp4_v_b_7
 (8 11)  (662 379)  (662 379)  routing T_13_23.sp4_h_l_42 <X> T_13_23.sp4_v_t_42


LogicTile_14_23

 (3 2)  (711 370)  (711 370)  routing T_14_23.sp12_h_r_0 <X> T_14_23.sp12_h_l_23
 (3 3)  (711 371)  (711 371)  routing T_14_23.sp12_h_r_0 <X> T_14_23.sp12_h_l_23
 (16 4)  (724 372)  (724 372)  routing T_14_23.sp4_v_b_1 <X> T_14_23.lc_trk_g1_1
 (17 4)  (725 372)  (725 372)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_1 lc_trk_g1_1
 (18 4)  (726 372)  (726 372)  routing T_14_23.sp4_v_b_1 <X> T_14_23.lc_trk_g1_1
 (13 6)  (721 374)  (721 374)  routing T_14_23.sp4_v_b_5 <X> T_14_23.sp4_v_t_40
 (14 10)  (722 378)  (722 378)  routing T_14_23.sp4_v_t_17 <X> T_14_23.lc_trk_g2_4
 (16 11)  (724 379)  (724 379)  routing T_14_23.sp4_v_t_17 <X> T_14_23.lc_trk_g2_4
 (17 11)  (725 379)  (725 379)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_17 lc_trk_g2_4
 (14 14)  (722 382)  (722 382)  routing T_14_23.sp4_h_r_44 <X> T_14_23.lc_trk_g3_4
 (26 14)  (734 382)  (734 382)  routing T_14_23.lc_trk_g3_4 <X> T_14_23.wire_logic_cluster/lc_7/in_0
 (27 14)  (735 382)  (735 382)  routing T_14_23.lc_trk_g1_1 <X> T_14_23.wire_logic_cluster/lc_7/in_1
 (29 14)  (737 382)  (737 382)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_1
 (31 14)  (739 382)  (739 382)  routing T_14_23.lc_trk_g2_4 <X> T_14_23.wire_logic_cluster/lc_7/in_3
 (32 14)  (740 382)  (740 382)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_3
 (33 14)  (741 382)  (741 382)  routing T_14_23.lc_trk_g2_4 <X> T_14_23.wire_logic_cluster/lc_7/in_3
 (36 14)  (744 382)  (744 382)  LC_7 Logic Functioning bit
 (38 14)  (746 382)  (746 382)  LC_7 Logic Functioning bit
 (41 14)  (749 382)  (749 382)  LC_7 Logic Functioning bit
 (43 14)  (751 382)  (751 382)  LC_7 Logic Functioning bit
 (47 14)  (755 382)  (755 382)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (14 15)  (722 383)  (722 383)  routing T_14_23.sp4_h_r_44 <X> T_14_23.lc_trk_g3_4
 (15 15)  (723 383)  (723 383)  routing T_14_23.sp4_h_r_44 <X> T_14_23.lc_trk_g3_4
 (16 15)  (724 383)  (724 383)  routing T_14_23.sp4_h_r_44 <X> T_14_23.lc_trk_g3_4
 (17 15)  (725 383)  (725 383)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_44 lc_trk_g3_4
 (27 15)  (735 383)  (735 383)  routing T_14_23.lc_trk_g3_4 <X> T_14_23.wire_logic_cluster/lc_7/in_0
 (28 15)  (736 383)  (736 383)  routing T_14_23.lc_trk_g3_4 <X> T_14_23.wire_logic_cluster/lc_7/in_0
 (29 15)  (737 383)  (737 383)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_4 wire_logic_cluster/lc_7/in_0
 (36 15)  (744 383)  (744 383)  LC_7 Logic Functioning bit
 (38 15)  (746 383)  (746 383)  LC_7 Logic Functioning bit
 (40 15)  (748 383)  (748 383)  LC_7 Logic Functioning bit
 (42 15)  (750 383)  (750 383)  LC_7 Logic Functioning bit


LogicTile_15_23

 (11 0)  (773 368)  (773 368)  routing T_15_23.sp4_v_t_46 <X> T_15_23.sp4_v_b_2
 (12 1)  (774 369)  (774 369)  routing T_15_23.sp4_v_t_46 <X> T_15_23.sp4_v_b_2
 (4 4)  (766 372)  (766 372)  routing T_15_23.sp4_h_l_44 <X> T_15_23.sp4_v_b_3
 (6 4)  (768 372)  (768 372)  routing T_15_23.sp4_h_l_44 <X> T_15_23.sp4_v_b_3
 (5 5)  (767 373)  (767 373)  routing T_15_23.sp4_h_l_44 <X> T_15_23.sp4_v_b_3
 (14 8)  (776 376)  (776 376)  routing T_15_23.sp4_v_b_24 <X> T_15_23.lc_trk_g2_0
 (22 8)  (784 376)  (784 376)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_27 lc_trk_g2_3
 (23 8)  (785 376)  (785 376)  routing T_15_23.sp4_h_r_27 <X> T_15_23.lc_trk_g2_3
 (24 8)  (786 376)  (786 376)  routing T_15_23.sp4_h_r_27 <X> T_15_23.lc_trk_g2_3
 (16 9)  (778 377)  (778 377)  routing T_15_23.sp4_v_b_24 <X> T_15_23.lc_trk_g2_0
 (17 9)  (779 377)  (779 377)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_b_24 lc_trk_g2_0
 (21 9)  (783 377)  (783 377)  routing T_15_23.sp4_h_r_27 <X> T_15_23.lc_trk_g2_3
 (27 10)  (789 378)  (789 378)  routing T_15_23.lc_trk_g3_3 <X> T_15_23.wire_logic_cluster/lc_5/in_1
 (28 10)  (790 378)  (790 378)  routing T_15_23.lc_trk_g3_3 <X> T_15_23.wire_logic_cluster/lc_5/in_1
 (29 10)  (791 378)  (791 378)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_1
 (32 10)  (794 378)  (794 378)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (795 378)  (795 378)  routing T_15_23.lc_trk_g2_0 <X> T_15_23.wire_logic_cluster/lc_5/in_3
 (36 10)  (798 378)  (798 378)  LC_5 Logic Functioning bit
 (38 10)  (800 378)  (800 378)  LC_5 Logic Functioning bit
 (41 10)  (803 378)  (803 378)  LC_5 Logic Functioning bit
 (43 10)  (805 378)  (805 378)  LC_5 Logic Functioning bit
 (47 10)  (809 378)  (809 378)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (26 11)  (788 379)  (788 379)  routing T_15_23.lc_trk_g2_3 <X> T_15_23.wire_logic_cluster/lc_5/in_0
 (28 11)  (790 379)  (790 379)  routing T_15_23.lc_trk_g2_3 <X> T_15_23.wire_logic_cluster/lc_5/in_0
 (29 11)  (791 379)  (791 379)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_3 wire_logic_cluster/lc_5/in_0
 (30 11)  (792 379)  (792 379)  routing T_15_23.lc_trk_g3_3 <X> T_15_23.wire_logic_cluster/lc_5/in_1
 (36 11)  (798 379)  (798 379)  LC_5 Logic Functioning bit
 (38 11)  (800 379)  (800 379)  LC_5 Logic Functioning bit
 (40 11)  (802 379)  (802 379)  LC_5 Logic Functioning bit
 (42 11)  (804 379)  (804 379)  LC_5 Logic Functioning bit
 (22 12)  (784 380)  (784 380)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_11 lc_trk_g3_3
 (23 12)  (785 380)  (785 380)  routing T_15_23.sp12_v_b_11 <X> T_15_23.lc_trk_g3_3
 (8 15)  (770 383)  (770 383)  routing T_15_23.sp4_v_b_7 <X> T_15_23.sp4_v_t_47
 (10 15)  (772 383)  (772 383)  routing T_15_23.sp4_v_b_7 <X> T_15_23.sp4_v_t_47


LogicTile_17_23

 (8 7)  (882 375)  (882 375)  routing T_17_23.sp4_h_r_4 <X> T_17_23.sp4_v_t_41
 (9 7)  (883 375)  (883 375)  routing T_17_23.sp4_h_r_4 <X> T_17_23.sp4_v_t_41


LogicTile_18_23

 (2 8)  (930 376)  (930 376)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_20_23

 (19 6)  (1055 374)  (1055 374)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19


LogicTile_21_23

 (9 6)  (1099 374)  (1099 374)  routing T_21_23.sp4_h_r_1 <X> T_21_23.sp4_h_l_41
 (10 6)  (1100 374)  (1100 374)  routing T_21_23.sp4_h_r_1 <X> T_21_23.sp4_h_l_41
 (6 13)  (1096 381)  (1096 381)  routing T_21_23.sp4_h_l_44 <X> T_21_23.sp4_h_r_9


LogicTile_22_23

 (8 11)  (1152 379)  (1152 379)  routing T_22_23.sp4_h_r_1 <X> T_22_23.sp4_v_t_42
 (9 11)  (1153 379)  (1153 379)  routing T_22_23.sp4_h_r_1 <X> T_22_23.sp4_v_t_42
 (10 11)  (1154 379)  (1154 379)  routing T_22_23.sp4_h_r_1 <X> T_22_23.sp4_v_t_42
 (19 13)  (1163 381)  (1163 381)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_23_23

 (36 12)  (1234 380)  (1234 380)  LC_6 Logic Functioning bit
 (37 12)  (1235 380)  (1235 380)  LC_6 Logic Functioning bit
 (38 12)  (1236 380)  (1236 380)  LC_6 Logic Functioning bit
 (39 12)  (1237 380)  (1237 380)  LC_6 Logic Functioning bit
 (40 12)  (1238 380)  (1238 380)  LC_6 Logic Functioning bit
 (41 12)  (1239 380)  (1239 380)  LC_6 Logic Functioning bit
 (42 12)  (1240 380)  (1240 380)  LC_6 Logic Functioning bit
 (43 12)  (1241 380)  (1241 380)  LC_6 Logic Functioning bit
 (52 12)  (1250 380)  (1250 380)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (3 13)  (1201 381)  (1201 381)  routing T_23_23.sp12_h_l_22 <X> T_23_23.sp12_h_r_1
 (36 13)  (1234 381)  (1234 381)  LC_6 Logic Functioning bit
 (37 13)  (1235 381)  (1235 381)  LC_6 Logic Functioning bit
 (38 13)  (1236 381)  (1236 381)  LC_6 Logic Functioning bit
 (39 13)  (1237 381)  (1237 381)  LC_6 Logic Functioning bit
 (40 13)  (1238 381)  (1238 381)  LC_6 Logic Functioning bit
 (41 13)  (1239 381)  (1239 381)  LC_6 Logic Functioning bit
 (42 13)  (1240 381)  (1240 381)  LC_6 Logic Functioning bit
 (43 13)  (1241 381)  (1241 381)  LC_6 Logic Functioning bit
 (46 13)  (1244 381)  (1244 381)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1


RAM_Tile_25_23

 (6 13)  (1312 381)  (1312 381)  routing T_25_23.sp4_h_l_44 <X> T_25_23.sp4_h_r_9


LogicTile_26_23

 (3 2)  (1351 370)  (1351 370)  routing T_26_23.sp12_h_r_0 <X> T_26_23.sp12_h_l_23
 (3 3)  (1351 371)  (1351 371)  routing T_26_23.sp12_h_r_0 <X> T_26_23.sp12_h_l_23
 (6 10)  (1354 378)  (1354 378)  routing T_26_23.sp4_h_l_36 <X> T_26_23.sp4_v_t_43
 (3 15)  (1351 383)  (1351 383)  routing T_26_23.sp12_h_l_22 <X> T_26_23.sp12_v_t_22


LogicTile_29_23

 (5 0)  (1515 368)  (1515 368)  routing T_29_23.sp4_h_l_44 <X> T_29_23.sp4_h_r_0
 (4 1)  (1514 369)  (1514 369)  routing T_29_23.sp4_h_l_44 <X> T_29_23.sp4_h_r_0


LogicTile_30_23

 (2 6)  (1566 374)  (1566 374)  Enable bit of Mux _span_links/cross_mux_horz_7 => sp12_h_r_14 sp4_h_r_19


IO_Tile_33_23

 (5 0)  (1731 368)  (1731 368)  routing T_33_23.span4_vert_b_9 <X> T_33_23.lc_trk_g0_1
 (7 0)  (1733 368)  (1733 368)  Enable bit of Mux _local_links/g0_mux_1 => span4_vert_b_9 lc_trk_g0_1
 (8 0)  (1734 368)  (1734 368)  routing T_33_23.span4_vert_b_9 <X> T_33_23.lc_trk_g0_1
 (4 5)  (1730 373)  (1730 373)  routing T_33_23.span4_vert_b_4 <X> T_33_23.lc_trk_g0_4
 (5 5)  (1731 373)  (1731 373)  routing T_33_23.span4_vert_b_4 <X> T_33_23.lc_trk_g0_4
 (7 5)  (1733 373)  (1733 373)  Enable bit of Mux _local_links/g0_mux_4 => span4_vert_b_4 lc_trk_g0_4
 (3 6)  (1729 374)  (1729 374)  IO control bit: IORIGHT_IE_1

 (13 7)  (1739 375)  (1739 375)  routing T_33_23.span4_horz_37 <X> T_33_23.span4_vert_b_2
 (16 8)  (1742 376)  (1742 376)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (17 9)  (1743 377)  (1743 377)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (10 10)  (1736 378)  (1736 378)  routing T_33_23.lc_trk_g0_4 <X> T_33_23.wire_io_cluster/io_1/OUT_ENB
 (16 10)  (1742 378)  (1742 378)  IOB_1 IO Functioning bit
 (11 11)  (1737 379)  (1737 379)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_4 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (1739 379)  (1739 379)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_1 wire_io_cluster/io_1/D_OUT_0
 (12 12)  (1738 380)  (1738 380)  routing T_33_23.span4_horz_43 <X> T_33_23.span4_vert_t_15
 (17 13)  (1743 381)  (1743 381)  IOB_1 IO Functioning bit
 (17 14)  (1743 382)  (1743 382)  IOB_1 IO Functioning bit


IO_Tile_0_22

 (16 0)  (1 352)  (1 352)  IOB_0 IO Functioning bit
 (17 1)  (0 353)  (0 353)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (0 355)  (0 355)  IOB_0 IO Functioning bit
 (5 4)  (12 356)  (12 356)  routing T_0_22.span4_vert_b_13 <X> T_0_22.lc_trk_g0_5
 (7 4)  (10 356)  (10 356)  Enable bit of Mux _local_links/g0_mux_5 => span4_vert_b_13 lc_trk_g0_5
 (8 4)  (9 356)  (9 356)  routing T_0_22.span4_vert_b_13 <X> T_0_22.lc_trk_g0_5
 (10 4)  (7 356)  (7 356)  routing T_0_22.lc_trk_g0_7 <X> T_0_22.wire_io_cluster/io_0/OUT_ENB
 (13 4)  (4 356)  (4 356)  routing T_0_22.lc_trk_g0_6 <X> T_0_22.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (0 356)  (0 356)  IOB_0 IO Functioning bit
 (10 5)  (7 357)  (7 357)  routing T_0_22.lc_trk_g0_7 <X> T_0_22.wire_io_cluster/io_0/OUT_ENB
 (11 5)  (6 357)  (6 357)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g0_7 wire_io_cluster/io_0/OUT_ENB
 (12 5)  (5 357)  (5 357)  routing T_0_22.lc_trk_g0_6 <X> T_0_22.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (4 357)  (4 357)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_6 wire_io_cluster/io_0/D_OUT_0
 (3 6)  (14 358)  (14 358)  IO control bit: IOLEFT_IE_1

 (5 6)  (12 358)  (12 358)  routing T_0_22.span4_vert_b_15 <X> T_0_22.lc_trk_g0_7
 (7 6)  (10 358)  (10 358)  Enable bit of Mux _local_links/g0_mux_7 => span4_vert_b_15 lc_trk_g0_7
 (8 6)  (9 358)  (9 358)  routing T_0_22.span4_vert_b_15 <X> T_0_22.lc_trk_g0_7
 (4 7)  (13 359)  (13 359)  routing T_0_22.span4_vert_b_6 <X> T_0_22.lc_trk_g0_6
 (5 7)  (12 359)  (12 359)  routing T_0_22.span4_vert_b_6 <X> T_0_22.lc_trk_g0_6
 (7 7)  (10 359)  (10 359)  Enable bit of Mux _local_links/g0_mux_6 => span4_vert_b_6 lc_trk_g0_6
 (16 8)  (1 360)  (1 360)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (3 9)  (14 361)  (14 361)  IO control bit: IOLEFT_IE_0

 (17 9)  (0 361)  (0 361)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (10 10)  (7 362)  (7 362)  routing T_0_22.lc_trk_g1_7 <X> T_0_22.wire_io_cluster/io_1/OUT_ENB
 (11 10)  (6 362)  (6 362)  routing T_0_22.lc_trk_g1_7 <X> T_0_22.wire_io_cluster/io_1/OUT_ENB
 (13 10)  (4 362)  (4 362)  routing T_0_22.lc_trk_g0_5 <X> T_0_22.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 362)  (1 362)  IOB_1 IO Functioning bit
 (10 11)  (7 363)  (7 363)  routing T_0_22.lc_trk_g1_7 <X> T_0_22.wire_io_cluster/io_1/OUT_ENB
 (11 11)  (6 363)  (6 363)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_7 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (4 363)  (4 363)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_5 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (0 365)  (0 365)  IOB_1 IO Functioning bit
 (5 14)  (12 366)  (12 366)  routing T_0_22.span4_vert_b_15 <X> T_0_22.lc_trk_g1_7
 (7 14)  (10 366)  (10 366)  Enable bit of Mux _local_links/g1_mux_7 => span4_vert_b_15 lc_trk_g1_7
 (8 14)  (9 366)  (9 366)  routing T_0_22.span4_vert_b_15 <X> T_0_22.lc_trk_g1_7
 (17 14)  (0 366)  (0 366)  IOB_1 IO Functioning bit


LogicTile_2_22

 (3 5)  (75 357)  (75 357)  routing T_2_22.sp12_h_l_23 <X> T_2_22.sp12_h_r_0


LogicTile_6_22

 (3 1)  (291 353)  (291 353)  routing T_6_22.sp12_h_l_23 <X> T_6_22.sp12_v_b_0


LogicTile_7_22

 (19 10)  (361 362)  (361 362)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23


RAM_Tile_8_22

 (2 8)  (398 360)  (398 360)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_r_20


LogicTile_10_22

 (3 6)  (495 358)  (495 358)  routing T_10_22.sp12_v_b_0 <X> T_10_22.sp12_v_t_23
 (19 6)  (511 358)  (511 358)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19


LogicTile_11_22

 (4 12)  (550 364)  (550 364)  routing T_11_22.sp4_h_l_44 <X> T_11_22.sp4_v_b_9
 (5 13)  (551 365)  (551 365)  routing T_11_22.sp4_h_l_44 <X> T_11_22.sp4_v_b_9


LogicTile_12_22

 (19 2)  (619 354)  (619 354)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15
 (2 12)  (602 364)  (602 364)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_14_22

 (3 1)  (711 353)  (711 353)  routing T_14_22.sp12_h_l_23 <X> T_14_22.sp12_v_b_0


LogicTile_15_22

 (3 4)  (765 356)  (765 356)  routing T_15_22.sp12_v_t_23 <X> T_15_22.sp12_h_r_0
 (11 4)  (773 356)  (773 356)  routing T_15_22.sp4_h_l_46 <X> T_15_22.sp4_v_b_5
 (13 4)  (775 356)  (775 356)  routing T_15_22.sp4_h_l_46 <X> T_15_22.sp4_v_b_5
 (12 5)  (774 357)  (774 357)  routing T_15_22.sp4_h_l_46 <X> T_15_22.sp4_v_b_5


LogicTile_16_22

 (9 1)  (825 353)  (825 353)  routing T_16_22.sp4_v_t_36 <X> T_16_22.sp4_v_b_1


LogicTile_27_22

 (3 7)  (1405 359)  (1405 359)  routing T_27_22.sp12_h_l_23 <X> T_27_22.sp12_v_t_23


IO_Tile_0_21

 (12 2)  (5 338)  (5 338)  routing T_0_21.span4_horz_31 <X> T_0_21.span4_vert_t_13
 (11 12)  (6 348)  (6 348)  routing T_0_21.span4_vert_b_3 <X> T_0_21.span4_vert_t_15


LogicTile_2_21

 (8 10)  (80 346)  (80 346)  routing T_2_21.sp4_h_r_7 <X> T_2_21.sp4_h_l_42


LogicTile_3_21

 (4 14)  (130 350)  (130 350)  routing T_3_21.sp4_h_r_3 <X> T_3_21.sp4_v_t_44
 (6 14)  (132 350)  (132 350)  routing T_3_21.sp4_h_r_3 <X> T_3_21.sp4_v_t_44
 (5 15)  (131 351)  (131 351)  routing T_3_21.sp4_h_r_3 <X> T_3_21.sp4_v_t_44


LogicTile_4_21

 (3 4)  (183 340)  (183 340)  routing T_4_21.sp12_v_t_23 <X> T_4_21.sp12_h_r_0
 (3 14)  (183 350)  (183 350)  routing T_4_21.sp12_h_r_1 <X> T_4_21.sp12_v_t_22
 (3 15)  (183 351)  (183 351)  routing T_4_21.sp12_h_r_1 <X> T_4_21.sp12_v_t_22
 (19 15)  (199 351)  (199 351)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_6_21

 (12 8)  (300 344)  (300 344)  routing T_6_21.sp4_v_t_45 <X> T_6_21.sp4_h_r_8
 (8 10)  (296 346)  (296 346)  routing T_6_21.sp4_h_r_7 <X> T_6_21.sp4_h_l_42


LogicTile_7_21

 (8 3)  (350 339)  (350 339)  routing T_7_21.sp4_h_r_1 <X> T_7_21.sp4_v_t_36
 (9 3)  (351 339)  (351 339)  routing T_7_21.sp4_h_r_1 <X> T_7_21.sp4_v_t_36


RAM_Tile_8_21

 (19 13)  (415 349)  (415 349)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_9_21

 (22 3)  (460 339)  (460 339)  Enable bit of Mux _local_links/g0_mux_6 => sp4_r_v_b_30 lc_trk_g0_6
 (25 3)  (463 339)  (463 339)  routing T_9_21.sp4_r_v_b_30 <X> T_9_21.lc_trk_g0_6
 (16 6)  (454 342)  (454 342)  routing T_9_21.sp4_v_b_13 <X> T_9_21.lc_trk_g1_5
 (17 6)  (455 342)  (455 342)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_13 lc_trk_g1_5
 (18 6)  (456 342)  (456 342)  routing T_9_21.sp4_v_b_13 <X> T_9_21.lc_trk_g1_5
 (18 7)  (456 343)  (456 343)  routing T_9_21.sp4_v_b_13 <X> T_9_21.lc_trk_g1_5
 (26 10)  (464 346)  (464 346)  routing T_9_21.lc_trk_g3_4 <X> T_9_21.wire_logic_cluster/lc_5/in_0
 (29 10)  (467 346)  (467 346)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (468 346)  (468 346)  routing T_9_21.lc_trk_g0_6 <X> T_9_21.wire_logic_cluster/lc_5/in_1
 (31 10)  (469 346)  (469 346)  routing T_9_21.lc_trk_g1_5 <X> T_9_21.wire_logic_cluster/lc_5/in_3
 (32 10)  (470 346)  (470 346)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (472 346)  (472 346)  routing T_9_21.lc_trk_g1_5 <X> T_9_21.wire_logic_cluster/lc_5/in_3
 (36 10)  (474 346)  (474 346)  LC_5 Logic Functioning bit
 (38 10)  (476 346)  (476 346)  LC_5 Logic Functioning bit
 (27 11)  (465 347)  (465 347)  routing T_9_21.lc_trk_g3_4 <X> T_9_21.wire_logic_cluster/lc_5/in_0
 (28 11)  (466 347)  (466 347)  routing T_9_21.lc_trk_g3_4 <X> T_9_21.wire_logic_cluster/lc_5/in_0
 (29 11)  (467 347)  (467 347)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (30 11)  (468 347)  (468 347)  routing T_9_21.lc_trk_g0_6 <X> T_9_21.wire_logic_cluster/lc_5/in_1
 (36 11)  (474 347)  (474 347)  LC_5 Logic Functioning bit
 (37 11)  (475 347)  (475 347)  LC_5 Logic Functioning bit
 (38 11)  (476 347)  (476 347)  LC_5 Logic Functioning bit
 (39 11)  (477 347)  (477 347)  LC_5 Logic Functioning bit
 (41 11)  (479 347)  (479 347)  LC_5 Logic Functioning bit
 (43 11)  (481 347)  (481 347)  LC_5 Logic Functioning bit
 (47 11)  (485 347)  (485 347)  Enable bit of Mux _out_links/OutMux8_5 => wire_logic_cluster/lc_5/out sp4_h_r_42
 (14 15)  (452 351)  (452 351)  routing T_9_21.sp4_h_l_17 <X> T_9_21.lc_trk_g3_4
 (15 15)  (453 351)  (453 351)  routing T_9_21.sp4_h_l_17 <X> T_9_21.lc_trk_g3_4
 (16 15)  (454 351)  (454 351)  routing T_9_21.sp4_h_l_17 <X> T_9_21.lc_trk_g3_4
 (17 15)  (455 351)  (455 351)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_l_17 lc_trk_g3_4


LogicTile_10_21

 (2 4)  (494 340)  (494 340)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (13 8)  (505 344)  (505 344)  routing T_10_21.sp4_h_l_45 <X> T_10_21.sp4_v_b_8
 (12 9)  (504 345)  (504 345)  routing T_10_21.sp4_h_l_45 <X> T_10_21.sp4_v_b_8


LogicTile_11_21

 (27 0)  (573 336)  (573 336)  routing T_11_21.lc_trk_g1_4 <X> T_11_21.wire_logic_cluster/lc_0/in_1
 (29 0)  (575 336)  (575 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (576 336)  (576 336)  routing T_11_21.lc_trk_g1_4 <X> T_11_21.wire_logic_cluster/lc_0/in_1
 (31 0)  (577 336)  (577 336)  routing T_11_21.lc_trk_g0_7 <X> T_11_21.wire_logic_cluster/lc_0/in_3
 (32 0)  (578 336)  (578 336)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_3
 (36 0)  (582 336)  (582 336)  LC_0 Logic Functioning bit
 (38 0)  (584 336)  (584 336)  LC_0 Logic Functioning bit
 (47 0)  (593 336)  (593 336)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (22 1)  (568 337)  (568 337)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (26 1)  (572 337)  (572 337)  routing T_11_21.lc_trk_g0_2 <X> T_11_21.wire_logic_cluster/lc_0/in_0
 (29 1)  (575 337)  (575 337)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_2 wire_logic_cluster/lc_0/in_0
 (31 1)  (577 337)  (577 337)  routing T_11_21.lc_trk_g0_7 <X> T_11_21.wire_logic_cluster/lc_0/in_3
 (36 1)  (582 337)  (582 337)  LC_0 Logic Functioning bit
 (37 1)  (583 337)  (583 337)  LC_0 Logic Functioning bit
 (38 1)  (584 337)  (584 337)  LC_0 Logic Functioning bit
 (39 1)  (585 337)  (585 337)  LC_0 Logic Functioning bit
 (40 1)  (586 337)  (586 337)  LC_0 Logic Functioning bit
 (42 1)  (588 337)  (588 337)  LC_0 Logic Functioning bit
 (4 2)  (550 338)  (550 338)  routing T_11_21.sp4_v_b_4 <X> T_11_21.sp4_v_t_37
 (6 2)  (552 338)  (552 338)  routing T_11_21.sp4_v_b_4 <X> T_11_21.sp4_v_t_37
 (22 2)  (568 338)  (568 338)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_l_12 lc_trk_g0_7
 (23 2)  (569 338)  (569 338)  routing T_11_21.sp12_h_l_12 <X> T_11_21.lc_trk_g0_7
 (9 6)  (555 342)  (555 342)  routing T_11_21.sp4_v_b_4 <X> T_11_21.sp4_h_l_41
 (14 6)  (560 342)  (560 342)  routing T_11_21.sp4_v_b_4 <X> T_11_21.lc_trk_g1_4
 (16 7)  (562 343)  (562 343)  routing T_11_21.sp4_v_b_4 <X> T_11_21.lc_trk_g1_4
 (17 7)  (563 343)  (563 343)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_b_4 lc_trk_g1_4


LogicTile_13_21

 (8 1)  (662 337)  (662 337)  routing T_13_21.sp4_h_l_42 <X> T_13_21.sp4_v_b_1
 (9 1)  (663 337)  (663 337)  routing T_13_21.sp4_h_l_42 <X> T_13_21.sp4_v_b_1
 (10 1)  (664 337)  (664 337)  routing T_13_21.sp4_h_l_42 <X> T_13_21.sp4_v_b_1
 (8 3)  (662 339)  (662 339)  routing T_13_21.sp4_h_r_1 <X> T_13_21.sp4_v_t_36
 (9 3)  (663 339)  (663 339)  routing T_13_21.sp4_h_r_1 <X> T_13_21.sp4_v_t_36


LogicTile_14_21

 (16 0)  (724 336)  (724 336)  routing T_14_21.sp4_v_b_1 <X> T_14_21.lc_trk_g0_1
 (17 0)  (725 336)  (725 336)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_1 lc_trk_g0_1
 (18 0)  (726 336)  (726 336)  routing T_14_21.sp4_v_b_1 <X> T_14_21.lc_trk_g0_1
 (3 2)  (711 338)  (711 338)  routing T_14_21.sp12_h_r_0 <X> T_14_21.sp12_h_l_23
 (3 3)  (711 339)  (711 339)  routing T_14_21.sp12_h_r_0 <X> T_14_21.sp12_h_l_23
 (6 4)  (714 340)  (714 340)  routing T_14_21.sp4_v_t_37 <X> T_14_21.sp4_v_b_3
 (15 4)  (723 340)  (723 340)  routing T_14_21.bot_op_1 <X> T_14_21.lc_trk_g1_1
 (17 4)  (725 340)  (725 340)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (5 5)  (713 341)  (713 341)  routing T_14_21.sp4_v_t_37 <X> T_14_21.sp4_v_b_3
 (8 7)  (716 343)  (716 343)  routing T_14_21.sp4_v_b_1 <X> T_14_21.sp4_v_t_41
 (10 7)  (718 343)  (718 343)  routing T_14_21.sp4_v_b_1 <X> T_14_21.sp4_v_t_41
 (21 8)  (729 344)  (729 344)  routing T_14_21.sp12_v_t_0 <X> T_14_21.lc_trk_g2_3
 (22 8)  (730 344)  (730 344)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_t_0 lc_trk_g2_3
 (24 8)  (732 344)  (732 344)  routing T_14_21.sp12_v_t_0 <X> T_14_21.lc_trk_g2_3
 (29 8)  (737 344)  (737 344)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (740 344)  (740 344)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_3
 (33 8)  (741 344)  (741 344)  routing T_14_21.lc_trk_g2_3 <X> T_14_21.wire_logic_cluster/lc_4/in_3
 (36 8)  (744 344)  (744 344)  LC_4 Logic Functioning bit
 (37 8)  (745 344)  (745 344)  LC_4 Logic Functioning bit
 (38 8)  (746 344)  (746 344)  LC_4 Logic Functioning bit
 (39 8)  (747 344)  (747 344)  LC_4 Logic Functioning bit
 (41 8)  (749 344)  (749 344)  LC_4 Logic Functioning bit
 (43 8)  (751 344)  (751 344)  LC_4 Logic Functioning bit
 (48 8)  (756 344)  (756 344)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (9 9)  (717 345)  (717 345)  routing T_14_21.sp4_v_t_46 <X> T_14_21.sp4_v_b_7
 (10 9)  (718 345)  (718 345)  routing T_14_21.sp4_v_t_46 <X> T_14_21.sp4_v_b_7
 (21 9)  (729 345)  (729 345)  routing T_14_21.sp12_v_t_0 <X> T_14_21.lc_trk_g2_3
 (27 9)  (735 345)  (735 345)  routing T_14_21.lc_trk_g1_1 <X> T_14_21.wire_logic_cluster/lc_4/in_0
 (29 9)  (737 345)  (737 345)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_1 wire_logic_cluster/lc_4/in_0
 (31 9)  (739 345)  (739 345)  routing T_14_21.lc_trk_g2_3 <X> T_14_21.wire_logic_cluster/lc_4/in_3
 (37 9)  (745 345)  (745 345)  LC_4 Logic Functioning bit
 (39 9)  (747 345)  (747 345)  LC_4 Logic Functioning bit
 (19 13)  (727 349)  (727 349)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_15_21

 (8 1)  (770 337)  (770 337)  routing T_15_21.sp4_v_t_47 <X> T_15_21.sp4_v_b_1
 (10 1)  (772 337)  (772 337)  routing T_15_21.sp4_v_t_47 <X> T_15_21.sp4_v_b_1
 (4 2)  (766 338)  (766 338)  routing T_15_21.sp4_v_b_0 <X> T_15_21.sp4_v_t_37
 (6 8)  (768 344)  (768 344)  routing T_15_21.sp4_h_r_1 <X> T_15_21.sp4_v_b_6


LogicTile_16_21

 (3 10)  (819 346)  (819 346)  routing T_16_21.sp12_v_t_22 <X> T_16_21.sp12_h_l_22
 (4 12)  (820 348)  (820 348)  routing T_16_21.sp4_v_t_44 <X> T_16_21.sp4_v_b_9
 (19 13)  (835 349)  (835 349)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_17_21

 (11 10)  (885 346)  (885 346)  routing T_17_21.sp4_v_b_0 <X> T_17_21.sp4_v_t_45
 (13 10)  (887 346)  (887 346)  routing T_17_21.sp4_v_b_0 <X> T_17_21.sp4_v_t_45


LogicTile_18_21

 (3 5)  (931 341)  (931 341)  routing T_18_21.sp12_h_l_23 <X> T_18_21.sp12_h_r_0


LogicTile_19_21

 (3 5)  (985 341)  (985 341)  routing T_19_21.sp12_h_l_23 <X> T_19_21.sp12_h_r_0


LogicTile_20_21

 (3 2)  (1039 338)  (1039 338)  routing T_20_21.sp12_h_r_0 <X> T_20_21.sp12_h_l_23
 (3 3)  (1039 339)  (1039 339)  routing T_20_21.sp12_h_r_0 <X> T_20_21.sp12_h_l_23


LogicTile_26_21

 (3 2)  (1351 338)  (1351 338)  routing T_26_21.sp12_h_r_0 <X> T_26_21.sp12_h_l_23
 (3 3)  (1351 339)  (1351 339)  routing T_26_21.sp12_h_r_0 <X> T_26_21.sp12_h_l_23


LogicTile_28_21

 (3 2)  (1459 338)  (1459 338)  routing T_28_21.sp12_h_r_0 <X> T_28_21.sp12_h_l_23
 (3 3)  (1459 339)  (1459 339)  routing T_28_21.sp12_h_r_0 <X> T_28_21.sp12_h_l_23
 (3 6)  (1459 342)  (1459 342)  routing T_28_21.sp12_h_r_0 <X> T_28_21.sp12_v_t_23
 (3 7)  (1459 343)  (1459 343)  routing T_28_21.sp12_h_r_0 <X> T_28_21.sp12_v_t_23


LogicTile_29_21

 (2 12)  (1512 348)  (1512 348)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_30_21

 (3 7)  (1567 343)  (1567 343)  routing T_30_21.sp12_h_l_23 <X> T_30_21.sp12_v_t_23


LogicTile_32_21

 (3 2)  (1675 338)  (1675 338)  routing T_32_21.sp12_h_r_0 <X> T_32_21.sp12_h_l_23
 (3 3)  (1675 339)  (1675 339)  routing T_32_21.sp12_h_r_0 <X> T_32_21.sp12_h_l_23
 (8 8)  (1680 344)  (1680 344)  routing T_32_21.sp4_h_l_46 <X> T_32_21.sp4_h_r_7
 (10 8)  (1682 344)  (1682 344)  routing T_32_21.sp4_h_l_46 <X> T_32_21.sp4_h_r_7


IO_Tile_33_21

 (4 0)  (1730 336)  (1730 336)  routing T_33_21.span12_horz_0 <X> T_33_21.lc_trk_g0_0
 (4 1)  (1730 337)  (1730 337)  routing T_33_21.span12_horz_0 <X> T_33_21.lc_trk_g0_0
 (5 1)  (1731 337)  (1731 337)  routing T_33_21.span12_horz_0 <X> T_33_21.lc_trk_g0_0
 (7 1)  (1733 337)  (1733 337)  Enable bit of Mux _local_links/g0_mux_0 => span12_horz_0 lc_trk_g0_0
 (17 1)  (1743 337)  (1743 337)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (0 2)  (1726 338)  (1726 338)  Enable bit of Mux _out_links/OutMux7_0 => wire_io_cluster/io_0/D_IN_0 span4_vert_b_4
 (11 2)  (1737 338)  (1737 338)  routing T_33_21.span4_horz_7 <X> T_33_21.span4_vert_t_13
 (12 2)  (1738 338)  (1738 338)  routing T_33_21.span4_horz_7 <X> T_33_21.span4_vert_t_13
 (17 2)  (1743 338)  (1743 338)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (2 3)  (1728 339)  (1728 339)  Enable bit of Mux _out_links/OutMux9_0 => wire_io_cluster/io_0/D_IN_0 span4_vert_b_12
 (17 3)  (1743 339)  (1743 339)  IOB_0 IO Functioning bit
 (3 6)  (1729 342)  (1729 342)  IO control bit: IORIGHT_IE_1

 (3 9)  (1729 345)  (1729 345)  IO control bit: IORIGHT_IE_0

 (17 9)  (1743 345)  (1743 345)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (4 10)  (1730 346)  (1730 346)  routing T_33_21.span4_vert_b_10 <X> T_33_21.lc_trk_g1_2
 (12 10)  (1738 346)  (1738 346)  routing T_33_21.lc_trk_g1_2 <X> T_33_21.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 346)  (1742 346)  IOB_1 IO Functioning bit
 (5 11)  (1731 347)  (1731 347)  routing T_33_21.span4_vert_b_10 <X> T_33_21.lc_trk_g1_2
 (7 11)  (1733 347)  (1733 347)  Enable bit of Mux _local_links/g1_mux_2 => span4_vert_b_10 lc_trk_g1_2
 (11 11)  (1737 347)  (1737 347)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_0 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (1738 347)  (1738 347)  routing T_33_21.lc_trk_g1_2 <X> T_33_21.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1739 347)  (1739 347)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_2 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 349)  (1743 349)  IOB_1 IO Functioning bit
 (17 14)  (1743 350)  (1743 350)  IOB_1 IO Functioning bit


IO_Tile_0_20

 (6 0)  (11 320)  (11 320)  routing T_0_20.span4_horz_1 <X> T_0_20.lc_trk_g0_1
 (7 0)  (10 320)  (10 320)  Enable bit of Mux _local_links/g0_mux_1 => span4_horz_1 lc_trk_g0_1
 (8 0)  (9 320)  (9 320)  routing T_0_20.span4_horz_1 <X> T_0_20.lc_trk_g0_1
 (16 0)  (1 320)  (1 320)  IOB_0 IO Functioning bit
 (17 1)  (0 321)  (0 321)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (0 323)  (0 323)  IOB_0 IO Functioning bit
 (10 4)  (7 324)  (7 324)  routing T_0_20.lc_trk_g0_7 <X> T_0_20.wire_io_cluster/io_0/OUT_ENB
 (12 4)  (5 324)  (5 324)  routing T_0_20.lc_trk_g1_3 <X> T_0_20.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (0 324)  (0 324)  IOB_0 IO Functioning bit
 (10 5)  (7 325)  (7 325)  routing T_0_20.lc_trk_g0_7 <X> T_0_20.wire_io_cluster/io_0/OUT_ENB
 (11 5)  (6 325)  (6 325)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g0_7 wire_io_cluster/io_0/OUT_ENB
 (12 5)  (5 325)  (5 325)  routing T_0_20.lc_trk_g1_3 <X> T_0_20.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (4 325)  (4 325)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_3 wire_io_cluster/io_0/D_OUT_0
 (3 6)  (14 326)  (14 326)  IO control bit: IOLEFT_IE_1

 (5 6)  (12 326)  (12 326)  routing T_0_20.span4_vert_b_7 <X> T_0_20.lc_trk_g0_7
 (7 6)  (10 326)  (10 326)  Enable bit of Mux _local_links/g0_mux_7 => span4_vert_b_7 lc_trk_g0_7
 (8 7)  (9 327)  (9 327)  routing T_0_20.span4_vert_b_7 <X> T_0_20.lc_trk_g0_7
 (3 9)  (14 329)  (14 329)  IO control bit: IOLEFT_IE_0

 (16 9)  (1 329)  (1 329)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 9)  (0 329)  (0 329)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (5 10)  (12 330)  (12 330)  routing T_0_20.span4_horz_35 <X> T_0_20.lc_trk_g1_3
 (6 10)  (11 330)  (11 330)  routing T_0_20.span4_horz_35 <X> T_0_20.lc_trk_g1_3
 (7 10)  (10 330)  (10 330)  Enable bit of Mux _local_links/g1_mux_3 => span4_horz_35 lc_trk_g1_3
 (8 10)  (9 330)  (9 330)  routing T_0_20.span4_horz_35 <X> T_0_20.lc_trk_g1_3
 (10 10)  (7 330)  (7 330)  routing T_0_20.lc_trk_g1_7 <X> T_0_20.wire_io_cluster/io_1/OUT_ENB
 (11 10)  (6 330)  (6 330)  routing T_0_20.lc_trk_g1_7 <X> T_0_20.wire_io_cluster/io_1/OUT_ENB
 (16 10)  (1 330)  (1 330)  IOB_1 IO Functioning bit
 (10 11)  (7 331)  (7 331)  routing T_0_20.lc_trk_g1_7 <X> T_0_20.wire_io_cluster/io_1/OUT_ENB
 (11 11)  (6 331)  (6 331)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_7 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (4 331)  (4 331)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_1 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (0 333)  (0 333)  IOB_1 IO Functioning bit
 (5 14)  (12 334)  (12 334)  routing T_0_20.span4_vert_b_7 <X> T_0_20.lc_trk_g1_7
 (7 14)  (10 334)  (10 334)  Enable bit of Mux _local_links/g1_mux_7 => span4_vert_b_7 lc_trk_g1_7
 (17 14)  (0 334)  (0 334)  IOB_1 IO Functioning bit
 (8 15)  (9 335)  (9 335)  routing T_0_20.span4_vert_b_7 <X> T_0_20.lc_trk_g1_7


LogicTile_2_20

 (13 15)  (85 335)  (85 335)  routing T_2_20.sp4_v_b_6 <X> T_2_20.sp4_h_l_46


LogicTile_4_20

 (9 2)  (189 322)  (189 322)  routing T_4_20.sp4_v_b_1 <X> T_4_20.sp4_h_l_36


LogicTile_6_20

 (3 5)  (291 325)  (291 325)  routing T_6_20.sp12_h_l_23 <X> T_6_20.sp12_h_r_0


RAM_Tile_8_20

 (2 8)  (398 328)  (398 328)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_r_20


LogicTile_10_20

 (3 1)  (495 321)  (495 321)  routing T_10_20.sp12_h_l_23 <X> T_10_20.sp12_v_b_0
 (27 2)  (519 322)  (519 322)  routing T_10_20.lc_trk_g3_1 <X> T_10_20.wire_logic_cluster/lc_1/in_1
 (28 2)  (520 322)  (520 322)  routing T_10_20.lc_trk_g3_1 <X> T_10_20.wire_logic_cluster/lc_1/in_1
 (29 2)  (521 322)  (521 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (523 322)  (523 322)  routing T_10_20.lc_trk_g2_4 <X> T_10_20.wire_logic_cluster/lc_1/in_3
 (32 2)  (524 322)  (524 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (525 322)  (525 322)  routing T_10_20.lc_trk_g2_4 <X> T_10_20.wire_logic_cluster/lc_1/in_3
 (36 2)  (528 322)  (528 322)  LC_1 Logic Functioning bit
 (38 2)  (530 322)  (530 322)  LC_1 Logic Functioning bit
 (47 2)  (539 322)  (539 322)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (28 3)  (520 323)  (520 323)  routing T_10_20.lc_trk_g2_1 <X> T_10_20.wire_logic_cluster/lc_1/in_0
 (29 3)  (521 323)  (521 323)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (36 3)  (528 323)  (528 323)  LC_1 Logic Functioning bit
 (37 3)  (529 323)  (529 323)  LC_1 Logic Functioning bit
 (38 3)  (530 323)  (530 323)  LC_1 Logic Functioning bit
 (39 3)  (531 323)  (531 323)  LC_1 Logic Functioning bit
 (40 3)  (532 323)  (532 323)  LC_1 Logic Functioning bit
 (42 3)  (534 323)  (534 323)  LC_1 Logic Functioning bit
 (17 8)  (509 328)  (509 328)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_33 lc_trk_g2_1
 (18 9)  (510 329)  (510 329)  routing T_10_20.sp4_r_v_b_33 <X> T_10_20.lc_trk_g2_1
 (14 11)  (506 331)  (506 331)  routing T_10_20.sp12_v_b_20 <X> T_10_20.lc_trk_g2_4
 (16 11)  (508 331)  (508 331)  routing T_10_20.sp12_v_b_20 <X> T_10_20.lc_trk_g2_4
 (17 11)  (509 331)  (509 331)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_b_20 lc_trk_g2_4
 (17 12)  (509 332)  (509 332)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1


LogicTile_11_20

 (10 0)  (556 320)  (556 320)  routing T_11_20.sp4_v_t_45 <X> T_11_20.sp4_h_r_1
 (4 12)  (550 332)  (550 332)  routing T_11_20.sp4_h_l_44 <X> T_11_20.sp4_v_b_9
 (5 13)  (551 333)  (551 333)  routing T_11_20.sp4_h_l_44 <X> T_11_20.sp4_v_b_9


LogicTile_12_20

 (2 4)  (602 324)  (602 324)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7


LogicTile_13_20

 (0 0)  (654 320)  (654 320)  Negative Clock bit

 (0 2)  (654 322)  (654 322)  routing T_13_20.glb_netwk_7 <X> T_13_20.wire_logic_cluster/lc_7/clk
 (1 2)  (655 322)  (655 322)  routing T_13_20.glb_netwk_7 <X> T_13_20.wire_logic_cluster/lc_7/clk
 (2 2)  (656 322)  (656 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (0 3)  (654 323)  (654 323)  routing T_13_20.glb_netwk_7 <X> T_13_20.wire_logic_cluster/lc_7/clk
 (0 4)  (654 324)  (654 324)  routing T_13_20.lc_trk_g3_3 <X> T_13_20.wire_logic_cluster/lc_7/cen
 (1 4)  (655 324)  (655 324)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (32 4)  (686 324)  (686 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (687 324)  (687 324)  routing T_13_20.lc_trk_g3_2 <X> T_13_20.wire_logic_cluster/lc_2/in_3
 (34 4)  (688 324)  (688 324)  routing T_13_20.lc_trk_g3_2 <X> T_13_20.wire_logic_cluster/lc_2/in_3
 (36 4)  (690 324)  (690 324)  LC_2 Logic Functioning bit
 (37 4)  (691 324)  (691 324)  LC_2 Logic Functioning bit
 (38 4)  (692 324)  (692 324)  LC_2 Logic Functioning bit
 (39 4)  (693 324)  (693 324)  LC_2 Logic Functioning bit
 (45 4)  (699 324)  (699 324)  LC_2 Logic Functioning bit
 (52 4)  (706 324)  (706 324)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (0 5)  (654 325)  (654 325)  routing T_13_20.lc_trk_g3_3 <X> T_13_20.wire_logic_cluster/lc_7/cen
 (1 5)  (655 325)  (655 325)  routing T_13_20.lc_trk_g3_3 <X> T_13_20.wire_logic_cluster/lc_7/cen
 (31 5)  (685 325)  (685 325)  routing T_13_20.lc_trk_g3_2 <X> T_13_20.wire_logic_cluster/lc_2/in_3
 (36 5)  (690 325)  (690 325)  LC_2 Logic Functioning bit
 (37 5)  (691 325)  (691 325)  LC_2 Logic Functioning bit
 (38 5)  (692 325)  (692 325)  LC_2 Logic Functioning bit
 (39 5)  (693 325)  (693 325)  LC_2 Logic Functioning bit
 (14 6)  (668 326)  (668 326)  routing T_13_20.sp4_v_t_1 <X> T_13_20.lc_trk_g1_4
 (14 7)  (668 327)  (668 327)  routing T_13_20.sp4_v_t_1 <X> T_13_20.lc_trk_g1_4
 (16 7)  (670 327)  (670 327)  routing T_13_20.sp4_v_t_1 <X> T_13_20.lc_trk_g1_4
 (17 7)  (671 327)  (671 327)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_1 lc_trk_g1_4
 (22 9)  (676 329)  (676 329)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (677 329)  (677 329)  routing T_13_20.sp4_v_b_42 <X> T_13_20.lc_trk_g2_2
 (24 9)  (678 329)  (678 329)  routing T_13_20.sp4_v_b_42 <X> T_13_20.lc_trk_g2_2
 (9 11)  (663 331)  (663 331)  routing T_13_20.sp4_v_b_11 <X> T_13_20.sp4_v_t_42
 (10 11)  (664 331)  (664 331)  routing T_13_20.sp4_v_b_11 <X> T_13_20.sp4_v_t_42
 (10 12)  (664 332)  (664 332)  routing T_13_20.sp4_v_t_40 <X> T_13_20.sp4_h_r_10
 (12 12)  (666 332)  (666 332)  routing T_13_20.sp4_v_b_11 <X> T_13_20.sp4_h_r_11
 (22 12)  (676 332)  (676 332)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (31 12)  (685 332)  (685 332)  routing T_13_20.lc_trk_g1_4 <X> T_13_20.wire_logic_cluster/lc_6/in_3
 (32 12)  (686 332)  (686 332)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (688 332)  (688 332)  routing T_13_20.lc_trk_g1_4 <X> T_13_20.wire_logic_cluster/lc_6/in_3
 (36 12)  (690 332)  (690 332)  LC_6 Logic Functioning bit
 (37 12)  (691 332)  (691 332)  LC_6 Logic Functioning bit
 (38 12)  (692 332)  (692 332)  LC_6 Logic Functioning bit
 (39 12)  (693 332)  (693 332)  LC_6 Logic Functioning bit
 (45 12)  (699 332)  (699 332)  LC_6 Logic Functioning bit
 (52 12)  (706 332)  (706 332)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (11 13)  (665 333)  (665 333)  routing T_13_20.sp4_v_b_11 <X> T_13_20.sp4_h_r_11
 (22 13)  (676 333)  (676 333)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (36 13)  (690 333)  (690 333)  LC_6 Logic Functioning bit
 (37 13)  (691 333)  (691 333)  LC_6 Logic Functioning bit
 (38 13)  (692 333)  (692 333)  LC_6 Logic Functioning bit
 (39 13)  (693 333)  (693 333)  LC_6 Logic Functioning bit
 (0 14)  (654 334)  (654 334)  routing T_13_20.lc_trk_g3_5 <X> T_13_20.wire_logic_cluster/lc_7/s_r
 (1 14)  (655 334)  (655 334)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (15 14)  (669 334)  (669 334)  routing T_13_20.sp4_h_l_16 <X> T_13_20.lc_trk_g3_5
 (16 14)  (670 334)  (670 334)  routing T_13_20.sp4_h_l_16 <X> T_13_20.lc_trk_g3_5
 (17 14)  (671 334)  (671 334)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_16 lc_trk_g3_5
 (32 14)  (686 334)  (686 334)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_3
 (33 14)  (687 334)  (687 334)  routing T_13_20.lc_trk_g2_2 <X> T_13_20.wire_logic_cluster/lc_7/in_3
 (36 14)  (690 334)  (690 334)  LC_7 Logic Functioning bit
 (37 14)  (691 334)  (691 334)  LC_7 Logic Functioning bit
 (38 14)  (692 334)  (692 334)  LC_7 Logic Functioning bit
 (39 14)  (693 334)  (693 334)  LC_7 Logic Functioning bit
 (45 14)  (699 334)  (699 334)  LC_7 Logic Functioning bit
 (52 14)  (706 334)  (706 334)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (0 15)  (654 335)  (654 335)  routing T_13_20.lc_trk_g3_5 <X> T_13_20.wire_logic_cluster/lc_7/s_r
 (1 15)  (655 335)  (655 335)  routing T_13_20.lc_trk_g3_5 <X> T_13_20.wire_logic_cluster/lc_7/s_r
 (18 15)  (672 335)  (672 335)  routing T_13_20.sp4_h_l_16 <X> T_13_20.lc_trk_g3_5
 (31 15)  (685 335)  (685 335)  routing T_13_20.lc_trk_g2_2 <X> T_13_20.wire_logic_cluster/lc_7/in_3
 (36 15)  (690 335)  (690 335)  LC_7 Logic Functioning bit
 (37 15)  (691 335)  (691 335)  LC_7 Logic Functioning bit
 (38 15)  (692 335)  (692 335)  LC_7 Logic Functioning bit
 (39 15)  (693 335)  (693 335)  LC_7 Logic Functioning bit


LogicTile_14_20

 (0 0)  (708 320)  (708 320)  Negative Clock bit

 (31 0)  (739 320)  (739 320)  routing T_14_20.lc_trk_g3_4 <X> T_14_20.wire_logic_cluster/lc_0/in_3
 (32 0)  (740 320)  (740 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (741 320)  (741 320)  routing T_14_20.lc_trk_g3_4 <X> T_14_20.wire_logic_cluster/lc_0/in_3
 (34 0)  (742 320)  (742 320)  routing T_14_20.lc_trk_g3_4 <X> T_14_20.wire_logic_cluster/lc_0/in_3
 (36 0)  (744 320)  (744 320)  LC_0 Logic Functioning bit
 (37 0)  (745 320)  (745 320)  LC_0 Logic Functioning bit
 (38 0)  (746 320)  (746 320)  LC_0 Logic Functioning bit
 (39 0)  (747 320)  (747 320)  LC_0 Logic Functioning bit
 (45 0)  (753 320)  (753 320)  LC_0 Logic Functioning bit
 (52 0)  (760 320)  (760 320)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (36 1)  (744 321)  (744 321)  LC_0 Logic Functioning bit
 (37 1)  (745 321)  (745 321)  LC_0 Logic Functioning bit
 (38 1)  (746 321)  (746 321)  LC_0 Logic Functioning bit
 (39 1)  (747 321)  (747 321)  LC_0 Logic Functioning bit
 (0 2)  (708 322)  (708 322)  routing T_14_20.glb_netwk_7 <X> T_14_20.wire_logic_cluster/lc_7/clk
 (1 2)  (709 322)  (709 322)  routing T_14_20.glb_netwk_7 <X> T_14_20.wire_logic_cluster/lc_7/clk
 (2 2)  (710 322)  (710 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (25 2)  (733 322)  (733 322)  routing T_14_20.sp4_v_t_3 <X> T_14_20.lc_trk_g0_6
 (31 2)  (739 322)  (739 322)  routing T_14_20.lc_trk_g1_5 <X> T_14_20.wire_logic_cluster/lc_1/in_3
 (32 2)  (740 322)  (740 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (742 322)  (742 322)  routing T_14_20.lc_trk_g1_5 <X> T_14_20.wire_logic_cluster/lc_1/in_3
 (36 2)  (744 322)  (744 322)  LC_1 Logic Functioning bit
 (37 2)  (745 322)  (745 322)  LC_1 Logic Functioning bit
 (38 2)  (746 322)  (746 322)  LC_1 Logic Functioning bit
 (39 2)  (747 322)  (747 322)  LC_1 Logic Functioning bit
 (45 2)  (753 322)  (753 322)  LC_1 Logic Functioning bit
 (0 3)  (708 323)  (708 323)  routing T_14_20.glb_netwk_7 <X> T_14_20.wire_logic_cluster/lc_7/clk
 (22 3)  (730 323)  (730 323)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_t_3 lc_trk_g0_6
 (23 3)  (731 323)  (731 323)  routing T_14_20.sp4_v_t_3 <X> T_14_20.lc_trk_g0_6
 (25 3)  (733 323)  (733 323)  routing T_14_20.sp4_v_t_3 <X> T_14_20.lc_trk_g0_6
 (36 3)  (744 323)  (744 323)  LC_1 Logic Functioning bit
 (37 3)  (745 323)  (745 323)  LC_1 Logic Functioning bit
 (38 3)  (746 323)  (746 323)  LC_1 Logic Functioning bit
 (39 3)  (747 323)  (747 323)  LC_1 Logic Functioning bit
 (0 4)  (708 324)  (708 324)  routing T_14_20.lc_trk_g3_3 <X> T_14_20.wire_logic_cluster/lc_7/cen
 (1 4)  (709 324)  (709 324)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (26 4)  (734 324)  (734 324)  routing T_14_20.lc_trk_g2_6 <X> T_14_20.wire_logic_cluster/lc_2/in_0
 (36 4)  (744 324)  (744 324)  LC_2 Logic Functioning bit
 (38 4)  (746 324)  (746 324)  LC_2 Logic Functioning bit
 (41 4)  (749 324)  (749 324)  LC_2 Logic Functioning bit
 (43 4)  (751 324)  (751 324)  LC_2 Logic Functioning bit
 (45 4)  (753 324)  (753 324)  LC_2 Logic Functioning bit
 (0 5)  (708 325)  (708 325)  routing T_14_20.lc_trk_g3_3 <X> T_14_20.wire_logic_cluster/lc_7/cen
 (1 5)  (709 325)  (709 325)  routing T_14_20.lc_trk_g3_3 <X> T_14_20.wire_logic_cluster/lc_7/cen
 (26 5)  (734 325)  (734 325)  routing T_14_20.lc_trk_g2_6 <X> T_14_20.wire_logic_cluster/lc_2/in_0
 (28 5)  (736 325)  (736 325)  routing T_14_20.lc_trk_g2_6 <X> T_14_20.wire_logic_cluster/lc_2/in_0
 (29 5)  (737 325)  (737 325)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (37 5)  (745 325)  (745 325)  LC_2 Logic Functioning bit
 (39 5)  (747 325)  (747 325)  LC_2 Logic Functioning bit
 (40 5)  (748 325)  (748 325)  LC_2 Logic Functioning bit
 (42 5)  (750 325)  (750 325)  LC_2 Logic Functioning bit
 (51 5)  (759 325)  (759 325)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (17 6)  (725 326)  (725 326)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (18 7)  (726 327)  (726 327)  routing T_14_20.sp4_r_v_b_29 <X> T_14_20.lc_trk_g1_5
 (26 8)  (734 328)  (734 328)  routing T_14_20.lc_trk_g0_6 <X> T_14_20.wire_logic_cluster/lc_4/in_0
 (36 8)  (744 328)  (744 328)  LC_4 Logic Functioning bit
 (38 8)  (746 328)  (746 328)  LC_4 Logic Functioning bit
 (41 8)  (749 328)  (749 328)  LC_4 Logic Functioning bit
 (43 8)  (751 328)  (751 328)  LC_4 Logic Functioning bit
 (45 8)  (753 328)  (753 328)  LC_4 Logic Functioning bit
 (51 8)  (759 328)  (759 328)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (26 9)  (734 329)  (734 329)  routing T_14_20.lc_trk_g0_6 <X> T_14_20.wire_logic_cluster/lc_4/in_0
 (29 9)  (737 329)  (737 329)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_6 wire_logic_cluster/lc_4/in_0
 (37 9)  (745 329)  (745 329)  LC_4 Logic Functioning bit
 (39 9)  (747 329)  (747 329)  LC_4 Logic Functioning bit
 (40 9)  (748 329)  (748 329)  LC_4 Logic Functioning bit
 (42 9)  (750 329)  (750 329)  LC_4 Logic Functioning bit
 (22 11)  (730 331)  (730 331)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (733 331)  (733 331)  routing T_14_20.sp4_r_v_b_38 <X> T_14_20.lc_trk_g2_6
 (21 12)  (729 332)  (729 332)  routing T_14_20.sp4_v_t_22 <X> T_14_20.lc_trk_g3_3
 (22 12)  (730 332)  (730 332)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_22 lc_trk_g3_3
 (23 12)  (731 332)  (731 332)  routing T_14_20.sp4_v_t_22 <X> T_14_20.lc_trk_g3_3
 (21 13)  (729 333)  (729 333)  routing T_14_20.sp4_v_t_22 <X> T_14_20.lc_trk_g3_3
 (0 14)  (708 334)  (708 334)  routing T_14_20.lc_trk_g3_5 <X> T_14_20.wire_logic_cluster/lc_7/s_r
 (1 14)  (709 334)  (709 334)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (14 14)  (722 334)  (722 334)  routing T_14_20.sp4_h_r_36 <X> T_14_20.lc_trk_g3_4
 (15 14)  (723 334)  (723 334)  routing T_14_20.sp4_h_l_24 <X> T_14_20.lc_trk_g3_5
 (16 14)  (724 334)  (724 334)  routing T_14_20.sp4_h_l_24 <X> T_14_20.lc_trk_g3_5
 (17 14)  (725 334)  (725 334)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_24 lc_trk_g3_5
 (18 14)  (726 334)  (726 334)  routing T_14_20.sp4_h_l_24 <X> T_14_20.lc_trk_g3_5
 (0 15)  (708 335)  (708 335)  routing T_14_20.lc_trk_g3_5 <X> T_14_20.wire_logic_cluster/lc_7/s_r
 (1 15)  (709 335)  (709 335)  routing T_14_20.lc_trk_g3_5 <X> T_14_20.wire_logic_cluster/lc_7/s_r
 (15 15)  (723 335)  (723 335)  routing T_14_20.sp4_h_r_36 <X> T_14_20.lc_trk_g3_4
 (16 15)  (724 335)  (724 335)  routing T_14_20.sp4_h_r_36 <X> T_14_20.lc_trk_g3_4
 (17 15)  (725 335)  (725 335)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_36 lc_trk_g3_4


LogicTile_15_20

 (0 0)  (762 320)  (762 320)  Negative Clock bit

 (17 0)  (779 320)  (779 320)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_25 lc_trk_g0_1
 (31 0)  (793 320)  (793 320)  routing T_15_20.lc_trk_g2_7 <X> T_15_20.wire_logic_cluster/lc_0/in_3
 (32 0)  (794 320)  (794 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (795 320)  (795 320)  routing T_15_20.lc_trk_g2_7 <X> T_15_20.wire_logic_cluster/lc_0/in_3
 (36 0)  (798 320)  (798 320)  LC_0 Logic Functioning bit
 (37 0)  (799 320)  (799 320)  LC_0 Logic Functioning bit
 (38 0)  (800 320)  (800 320)  LC_0 Logic Functioning bit
 (39 0)  (801 320)  (801 320)  LC_0 Logic Functioning bit
 (45 0)  (807 320)  (807 320)  LC_0 Logic Functioning bit
 (52 0)  (814 320)  (814 320)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (8 1)  (770 321)  (770 321)  routing T_15_20.sp4_h_l_42 <X> T_15_20.sp4_v_b_1
 (9 1)  (771 321)  (771 321)  routing T_15_20.sp4_h_l_42 <X> T_15_20.sp4_v_b_1
 (10 1)  (772 321)  (772 321)  routing T_15_20.sp4_h_l_42 <X> T_15_20.sp4_v_b_1
 (22 1)  (784 321)  (784 321)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_18 lc_trk_g0_2
 (23 1)  (785 321)  (785 321)  routing T_15_20.sp4_v_b_18 <X> T_15_20.lc_trk_g0_2
 (24 1)  (786 321)  (786 321)  routing T_15_20.sp4_v_b_18 <X> T_15_20.lc_trk_g0_2
 (31 1)  (793 321)  (793 321)  routing T_15_20.lc_trk_g2_7 <X> T_15_20.wire_logic_cluster/lc_0/in_3
 (36 1)  (798 321)  (798 321)  LC_0 Logic Functioning bit
 (37 1)  (799 321)  (799 321)  LC_0 Logic Functioning bit
 (38 1)  (800 321)  (800 321)  LC_0 Logic Functioning bit
 (39 1)  (801 321)  (801 321)  LC_0 Logic Functioning bit
 (0 2)  (762 322)  (762 322)  routing T_15_20.glb_netwk_7 <X> T_15_20.wire_logic_cluster/lc_7/clk
 (1 2)  (763 322)  (763 322)  routing T_15_20.glb_netwk_7 <X> T_15_20.wire_logic_cluster/lc_7/clk
 (2 2)  (764 322)  (764 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (5 2)  (767 322)  (767 322)  routing T_15_20.sp4_v_b_0 <X> T_15_20.sp4_h_l_37
 (14 2)  (776 322)  (776 322)  routing T_15_20.sp4_v_t_1 <X> T_15_20.lc_trk_g0_4
 (19 2)  (781 322)  (781 322)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15
 (31 2)  (793 322)  (793 322)  routing T_15_20.lc_trk_g0_4 <X> T_15_20.wire_logic_cluster/lc_1/in_3
 (32 2)  (794 322)  (794 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (36 2)  (798 322)  (798 322)  LC_1 Logic Functioning bit
 (37 2)  (799 322)  (799 322)  LC_1 Logic Functioning bit
 (38 2)  (800 322)  (800 322)  LC_1 Logic Functioning bit
 (39 2)  (801 322)  (801 322)  LC_1 Logic Functioning bit
 (45 2)  (807 322)  (807 322)  LC_1 Logic Functioning bit
 (52 2)  (814 322)  (814 322)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (0 3)  (762 323)  (762 323)  routing T_15_20.glb_netwk_7 <X> T_15_20.wire_logic_cluster/lc_7/clk
 (14 3)  (776 323)  (776 323)  routing T_15_20.sp4_v_t_1 <X> T_15_20.lc_trk_g0_4
 (16 3)  (778 323)  (778 323)  routing T_15_20.sp4_v_t_1 <X> T_15_20.lc_trk_g0_4
 (17 3)  (779 323)  (779 323)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_1 lc_trk_g0_4
 (36 3)  (798 323)  (798 323)  LC_1 Logic Functioning bit
 (37 3)  (799 323)  (799 323)  LC_1 Logic Functioning bit
 (38 3)  (800 323)  (800 323)  LC_1 Logic Functioning bit
 (39 3)  (801 323)  (801 323)  LC_1 Logic Functioning bit
 (1 4)  (763 324)  (763 324)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (32 4)  (794 324)  (794 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (795 324)  (795 324)  routing T_15_20.lc_trk_g3_2 <X> T_15_20.wire_logic_cluster/lc_2/in_3
 (34 4)  (796 324)  (796 324)  routing T_15_20.lc_trk_g3_2 <X> T_15_20.wire_logic_cluster/lc_2/in_3
 (36 4)  (798 324)  (798 324)  LC_2 Logic Functioning bit
 (37 4)  (799 324)  (799 324)  LC_2 Logic Functioning bit
 (38 4)  (800 324)  (800 324)  LC_2 Logic Functioning bit
 (39 4)  (801 324)  (801 324)  LC_2 Logic Functioning bit
 (45 4)  (807 324)  (807 324)  LC_2 Logic Functioning bit
 (52 4)  (814 324)  (814 324)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (1 5)  (763 325)  (763 325)  routing T_15_20.lc_trk_g0_2 <X> T_15_20.wire_logic_cluster/lc_7/cen
 (11 5)  (773 325)  (773 325)  routing T_15_20.sp4_h_l_40 <X> T_15_20.sp4_h_r_5
 (31 5)  (793 325)  (793 325)  routing T_15_20.lc_trk_g3_2 <X> T_15_20.wire_logic_cluster/lc_2/in_3
 (36 5)  (798 325)  (798 325)  LC_2 Logic Functioning bit
 (37 5)  (799 325)  (799 325)  LC_2 Logic Functioning bit
 (38 5)  (800 325)  (800 325)  LC_2 Logic Functioning bit
 (39 5)  (801 325)  (801 325)  LC_2 Logic Functioning bit
 (15 6)  (777 326)  (777 326)  routing T_15_20.sp4_h_r_5 <X> T_15_20.lc_trk_g1_5
 (16 6)  (778 326)  (778 326)  routing T_15_20.sp4_h_r_5 <X> T_15_20.lc_trk_g1_5
 (17 6)  (779 326)  (779 326)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_5 lc_trk_g1_5
 (26 6)  (788 326)  (788 326)  routing T_15_20.lc_trk_g3_4 <X> T_15_20.wire_logic_cluster/lc_3/in_0
 (36 6)  (798 326)  (798 326)  LC_3 Logic Functioning bit
 (38 6)  (800 326)  (800 326)  LC_3 Logic Functioning bit
 (41 6)  (803 326)  (803 326)  LC_3 Logic Functioning bit
 (43 6)  (805 326)  (805 326)  LC_3 Logic Functioning bit
 (45 6)  (807 326)  (807 326)  LC_3 Logic Functioning bit
 (52 6)  (814 326)  (814 326)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (13 7)  (775 327)  (775 327)  routing T_15_20.sp4_v_b_0 <X> T_15_20.sp4_h_l_40
 (18 7)  (780 327)  (780 327)  routing T_15_20.sp4_h_r_5 <X> T_15_20.lc_trk_g1_5
 (27 7)  (789 327)  (789 327)  routing T_15_20.lc_trk_g3_4 <X> T_15_20.wire_logic_cluster/lc_3/in_0
 (28 7)  (790 327)  (790 327)  routing T_15_20.lc_trk_g3_4 <X> T_15_20.wire_logic_cluster/lc_3/in_0
 (29 7)  (791 327)  (791 327)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (37 7)  (799 327)  (799 327)  LC_3 Logic Functioning bit
 (39 7)  (801 327)  (801 327)  LC_3 Logic Functioning bit
 (40 7)  (802 327)  (802 327)  LC_3 Logic Functioning bit
 (42 7)  (804 327)  (804 327)  LC_3 Logic Functioning bit
 (21 10)  (783 330)  (783 330)  routing T_15_20.sp4_v_t_26 <X> T_15_20.lc_trk_g2_7
 (22 10)  (784 330)  (784 330)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_26 lc_trk_g2_7
 (23 10)  (785 330)  (785 330)  routing T_15_20.sp4_v_t_26 <X> T_15_20.lc_trk_g2_7
 (36 10)  (798 330)  (798 330)  LC_5 Logic Functioning bit
 (38 10)  (800 330)  (800 330)  LC_5 Logic Functioning bit
 (41 10)  (803 330)  (803 330)  LC_5 Logic Functioning bit
 (43 10)  (805 330)  (805 330)  LC_5 Logic Functioning bit
 (45 10)  (807 330)  (807 330)  LC_5 Logic Functioning bit
 (51 10)  (813 330)  (813 330)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (21 11)  (783 331)  (783 331)  routing T_15_20.sp4_v_t_26 <X> T_15_20.lc_trk_g2_7
 (29 11)  (791 331)  (791 331)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_1 wire_logic_cluster/lc_5/in_0
 (37 11)  (799 331)  (799 331)  LC_5 Logic Functioning bit
 (39 11)  (801 331)  (801 331)  LC_5 Logic Functioning bit
 (40 11)  (802 331)  (802 331)  LC_5 Logic Functioning bit
 (42 11)  (804 331)  (804 331)  LC_5 Logic Functioning bit
 (25 12)  (787 332)  (787 332)  routing T_15_20.sp4_h_r_34 <X> T_15_20.lc_trk_g3_2
 (26 12)  (788 332)  (788 332)  routing T_15_20.lc_trk_g3_7 <X> T_15_20.wire_logic_cluster/lc_6/in_0
 (36 12)  (798 332)  (798 332)  LC_6 Logic Functioning bit
 (38 12)  (800 332)  (800 332)  LC_6 Logic Functioning bit
 (41 12)  (803 332)  (803 332)  LC_6 Logic Functioning bit
 (43 12)  (805 332)  (805 332)  LC_6 Logic Functioning bit
 (45 12)  (807 332)  (807 332)  LC_6 Logic Functioning bit
 (52 12)  (814 332)  (814 332)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (22 13)  (784 333)  (784 333)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (785 333)  (785 333)  routing T_15_20.sp4_h_r_34 <X> T_15_20.lc_trk_g3_2
 (24 13)  (786 333)  (786 333)  routing T_15_20.sp4_h_r_34 <X> T_15_20.lc_trk_g3_2
 (26 13)  (788 333)  (788 333)  routing T_15_20.lc_trk_g3_7 <X> T_15_20.wire_logic_cluster/lc_6/in_0
 (27 13)  (789 333)  (789 333)  routing T_15_20.lc_trk_g3_7 <X> T_15_20.wire_logic_cluster/lc_6/in_0
 (28 13)  (790 333)  (790 333)  routing T_15_20.lc_trk_g3_7 <X> T_15_20.wire_logic_cluster/lc_6/in_0
 (29 13)  (791 333)  (791 333)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_7 wire_logic_cluster/lc_6/in_0
 (37 13)  (799 333)  (799 333)  LC_6 Logic Functioning bit
 (39 13)  (801 333)  (801 333)  LC_6 Logic Functioning bit
 (40 13)  (802 333)  (802 333)  LC_6 Logic Functioning bit
 (42 13)  (804 333)  (804 333)  LC_6 Logic Functioning bit
 (1 14)  (763 334)  (763 334)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (22 14)  (784 334)  (784 334)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_b_23 lc_trk_g3_7
 (23 14)  (785 334)  (785 334)  routing T_15_20.sp12_v_b_23 <X> T_15_20.lc_trk_g3_7
 (0 15)  (762 335)  (762 335)  routing T_15_20.lc_trk_g1_5 <X> T_15_20.wire_logic_cluster/lc_7/s_r
 (1 15)  (763 335)  (763 335)  routing T_15_20.lc_trk_g1_5 <X> T_15_20.wire_logic_cluster/lc_7/s_r
 (17 15)  (779 335)  (779 335)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4
 (21 15)  (783 335)  (783 335)  routing T_15_20.sp12_v_b_23 <X> T_15_20.lc_trk_g3_7


LogicTile_17_20

 (3 13)  (877 333)  (877 333)  routing T_17_20.sp12_h_l_22 <X> T_17_20.sp12_h_r_1
 (12 15)  (886 335)  (886 335)  routing T_17_20.sp4_h_l_46 <X> T_17_20.sp4_v_t_46


LogicTile_29_20

 (3 9)  (1513 329)  (1513 329)  routing T_29_20.sp12_h_l_22 <X> T_29_20.sp12_v_b_1


IO_Tile_0_19

 (11 6)  (6 310)  (6 310)  routing T_0_19.span4_horz_13 <X> T_0_19.span4_vert_t_14
 (12 6)  (5 310)  (5 310)  routing T_0_19.span4_horz_13 <X> T_0_19.span4_vert_t_14


LogicTile_2_19

 (19 6)  (91 310)  (91 310)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19


LogicTile_3_19

 (4 3)  (130 307)  (130 307)  routing T_3_19.sp4_v_b_7 <X> T_3_19.sp4_h_l_37
 (3 4)  (129 308)  (129 308)  routing T_3_19.sp12_v_t_23 <X> T_3_19.sp12_h_r_0


LogicTile_7_19

 (9 12)  (351 316)  (351 316)  routing T_7_19.sp4_v_t_47 <X> T_7_19.sp4_h_r_10


RAM_Tile_8_19

 (19 10)  (415 314)  (415 314)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_t_20 sp4_v_b_23


LogicTile_9_19

 (2 4)  (440 308)  (440 308)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7


LogicTile_10_19

 (14 3)  (506 307)  (506 307)  routing T_10_19.sp4_r_v_b_28 <X> T_10_19.lc_trk_g0_4
 (17 3)  (509 307)  (509 307)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (26 10)  (518 314)  (518 314)  routing T_10_19.lc_trk_g3_4 <X> T_10_19.wire_logic_cluster/lc_5/in_0
 (29 10)  (521 314)  (521 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (522 314)  (522 314)  routing T_10_19.lc_trk_g0_4 <X> T_10_19.wire_logic_cluster/lc_5/in_1
 (31 10)  (523 314)  (523 314)  routing T_10_19.lc_trk_g3_7 <X> T_10_19.wire_logic_cluster/lc_5/in_3
 (32 10)  (524 314)  (524 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (525 314)  (525 314)  routing T_10_19.lc_trk_g3_7 <X> T_10_19.wire_logic_cluster/lc_5/in_3
 (34 10)  (526 314)  (526 314)  routing T_10_19.lc_trk_g3_7 <X> T_10_19.wire_logic_cluster/lc_5/in_3
 (36 10)  (528 314)  (528 314)  LC_5 Logic Functioning bit
 (38 10)  (530 314)  (530 314)  LC_5 Logic Functioning bit
 (47 10)  (539 314)  (539 314)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (27 11)  (519 315)  (519 315)  routing T_10_19.lc_trk_g3_4 <X> T_10_19.wire_logic_cluster/lc_5/in_0
 (28 11)  (520 315)  (520 315)  routing T_10_19.lc_trk_g3_4 <X> T_10_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (521 315)  (521 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (31 11)  (523 315)  (523 315)  routing T_10_19.lc_trk_g3_7 <X> T_10_19.wire_logic_cluster/lc_5/in_3
 (36 11)  (528 315)  (528 315)  LC_5 Logic Functioning bit
 (37 11)  (529 315)  (529 315)  LC_5 Logic Functioning bit
 (38 11)  (530 315)  (530 315)  LC_5 Logic Functioning bit
 (39 11)  (531 315)  (531 315)  LC_5 Logic Functioning bit
 (40 11)  (532 315)  (532 315)  LC_5 Logic Functioning bit
 (42 11)  (534 315)  (534 315)  LC_5 Logic Functioning bit
 (21 14)  (513 318)  (513 318)  routing T_10_19.sp4_h_l_34 <X> T_10_19.lc_trk_g3_7
 (22 14)  (514 318)  (514 318)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_l_34 lc_trk_g3_7
 (23 14)  (515 318)  (515 318)  routing T_10_19.sp4_h_l_34 <X> T_10_19.lc_trk_g3_7
 (24 14)  (516 318)  (516 318)  routing T_10_19.sp4_h_l_34 <X> T_10_19.lc_trk_g3_7
 (17 15)  (509 319)  (509 319)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4
 (21 15)  (513 319)  (513 319)  routing T_10_19.sp4_h_l_34 <X> T_10_19.lc_trk_g3_7


LogicTile_12_19

 (3 6)  (603 310)  (603 310)  routing T_12_19.sp12_v_b_0 <X> T_12_19.sp12_v_t_23
 (8 9)  (608 313)  (608 313)  routing T_12_19.sp4_h_l_42 <X> T_12_19.sp4_v_b_7
 (9 9)  (609 313)  (609 313)  routing T_12_19.sp4_h_l_42 <X> T_12_19.sp4_v_b_7


LogicTile_13_19

 (0 0)  (654 304)  (654 304)  Negative Clock bit

 (32 0)  (686 304)  (686 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (688 304)  (688 304)  routing T_13_19.lc_trk_g1_0 <X> T_13_19.wire_logic_cluster/lc_0/in_3
 (36 0)  (690 304)  (690 304)  LC_0 Logic Functioning bit
 (37 0)  (691 304)  (691 304)  LC_0 Logic Functioning bit
 (38 0)  (692 304)  (692 304)  LC_0 Logic Functioning bit
 (39 0)  (693 304)  (693 304)  LC_0 Logic Functioning bit
 (45 0)  (699 304)  (699 304)  LC_0 Logic Functioning bit
 (46 0)  (700 304)  (700 304)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (36 1)  (690 305)  (690 305)  LC_0 Logic Functioning bit
 (37 1)  (691 305)  (691 305)  LC_0 Logic Functioning bit
 (38 1)  (692 305)  (692 305)  LC_0 Logic Functioning bit
 (39 1)  (693 305)  (693 305)  LC_0 Logic Functioning bit
 (44 1)  (698 305)  (698 305)  LC_0 Logic Functioning bit
 (0 2)  (654 306)  (654 306)  routing T_13_19.glb_netwk_7 <X> T_13_19.wire_logic_cluster/lc_7/clk
 (1 2)  (655 306)  (655 306)  routing T_13_19.glb_netwk_7 <X> T_13_19.wire_logic_cluster/lc_7/clk
 (2 2)  (656 306)  (656 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (0 3)  (654 307)  (654 307)  routing T_13_19.glb_netwk_7 <X> T_13_19.wire_logic_cluster/lc_7/clk
 (0 4)  (654 308)  (654 308)  routing T_13_19.lc_trk_g3_3 <X> T_13_19.wire_logic_cluster/lc_7/cen
 (1 4)  (655 308)  (655 308)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (14 4)  (668 308)  (668 308)  routing T_13_19.sp4_h_r_8 <X> T_13_19.lc_trk_g1_0
 (0 5)  (654 309)  (654 309)  routing T_13_19.lc_trk_g3_3 <X> T_13_19.wire_logic_cluster/lc_7/cen
 (1 5)  (655 309)  (655 309)  routing T_13_19.lc_trk_g3_3 <X> T_13_19.wire_logic_cluster/lc_7/cen
 (15 5)  (669 309)  (669 309)  routing T_13_19.sp4_h_r_8 <X> T_13_19.lc_trk_g1_0
 (16 5)  (670 309)  (670 309)  routing T_13_19.sp4_h_r_8 <X> T_13_19.lc_trk_g1_0
 (17 5)  (671 309)  (671 309)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_8 lc_trk_g1_0
 (14 10)  (668 314)  (668 314)  routing T_13_19.bnl_op_4 <X> T_13_19.lc_trk_g2_4
 (14 11)  (668 315)  (668 315)  routing T_13_19.bnl_op_4 <X> T_13_19.lc_trk_g2_4
 (17 11)  (671 315)  (671 315)  Enable bit of Mux _local_links/g2_mux_4 => bnl_op_4 lc_trk_g2_4
 (22 12)  (676 316)  (676 316)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (21 13)  (675 317)  (675 317)  routing T_13_19.sp4_r_v_b_43 <X> T_13_19.lc_trk_g3_3
 (0 14)  (654 318)  (654 318)  routing T_13_19.lc_trk_g2_4 <X> T_13_19.wire_logic_cluster/lc_7/s_r
 (1 14)  (655 318)  (655 318)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (1 15)  (655 319)  (655 319)  routing T_13_19.lc_trk_g2_4 <X> T_13_19.wire_logic_cluster/lc_7/s_r


LogicTile_14_19

 (0 0)  (708 304)  (708 304)  Negative Clock bit

 (0 2)  (708 306)  (708 306)  routing T_14_19.glb_netwk_7 <X> T_14_19.wire_logic_cluster/lc_7/clk
 (1 2)  (709 306)  (709 306)  routing T_14_19.glb_netwk_7 <X> T_14_19.wire_logic_cluster/lc_7/clk
 (2 2)  (710 306)  (710 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (14 2)  (722 306)  (722 306)  routing T_14_19.wire_logic_cluster/lc_4/out <X> T_14_19.lc_trk_g0_4
 (0 3)  (708 307)  (708 307)  routing T_14_19.glb_netwk_7 <X> T_14_19.wire_logic_cluster/lc_7/clk
 (17 3)  (725 307)  (725 307)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (22 3)  (730 307)  (730 307)  Enable bit of Mux _local_links/g0_mux_6 => sp4_r_v_b_30 lc_trk_g0_6
 (25 3)  (733 307)  (733 307)  routing T_14_19.sp4_r_v_b_30 <X> T_14_19.lc_trk_g0_6
 (17 6)  (725 310)  (725 310)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (726 310)  (726 310)  routing T_14_19.wire_logic_cluster/lc_5/out <X> T_14_19.lc_trk_g1_5
 (17 7)  (725 311)  (725 311)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_4 lc_trk_g1_4
 (14 8)  (722 312)  (722 312)  routing T_14_19.rgt_op_0 <X> T_14_19.lc_trk_g2_0
 (27 8)  (735 312)  (735 312)  routing T_14_19.lc_trk_g1_4 <X> T_14_19.wire_logic_cluster/lc_4/in_1
 (29 8)  (737 312)  (737 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (738 312)  (738 312)  routing T_14_19.lc_trk_g1_4 <X> T_14_19.wire_logic_cluster/lc_4/in_1
 (31 8)  (739 312)  (739 312)  routing T_14_19.lc_trk_g2_7 <X> T_14_19.wire_logic_cluster/lc_4/in_3
 (32 8)  (740 312)  (740 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (741 312)  (741 312)  routing T_14_19.lc_trk_g2_7 <X> T_14_19.wire_logic_cluster/lc_4/in_3
 (35 8)  (743 312)  (743 312)  routing T_14_19.lc_trk_g0_4 <X> T_14_19.input_2_4
 (36 8)  (744 312)  (744 312)  LC_4 Logic Functioning bit
 (38 8)  (746 312)  (746 312)  LC_4 Logic Functioning bit
 (45 8)  (753 312)  (753 312)  LC_4 Logic Functioning bit
 (15 9)  (723 313)  (723 313)  routing T_14_19.rgt_op_0 <X> T_14_19.lc_trk_g2_0
 (17 9)  (725 313)  (725 313)  Enable bit of Mux _local_links/g2_mux_0 => rgt_op_0 lc_trk_g2_0
 (28 9)  (736 313)  (736 313)  routing T_14_19.lc_trk_g2_0 <X> T_14_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (737 313)  (737 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_0 wire_logic_cluster/lc_4/in_0
 (31 9)  (739 313)  (739 313)  routing T_14_19.lc_trk_g2_7 <X> T_14_19.wire_logic_cluster/lc_4/in_3
 (32 9)  (740 313)  (740 313)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_4 input_2_4
 (36 9)  (744 313)  (744 313)  LC_4 Logic Functioning bit
 (39 9)  (747 313)  (747 313)  LC_4 Logic Functioning bit
 (22 10)  (730 314)  (730 314)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_15 lc_trk_g2_7
 (26 10)  (734 314)  (734 314)  routing T_14_19.lc_trk_g1_4 <X> T_14_19.wire_logic_cluster/lc_5/in_0
 (28 10)  (736 314)  (736 314)  routing T_14_19.lc_trk_g2_0 <X> T_14_19.wire_logic_cluster/lc_5/in_1
 (29 10)  (737 314)  (737 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (739 314)  (739 314)  routing T_14_19.lc_trk_g0_4 <X> T_14_19.wire_logic_cluster/lc_5/in_3
 (32 10)  (740 314)  (740 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (37 10)  (745 314)  (745 314)  LC_5 Logic Functioning bit
 (39 10)  (747 314)  (747 314)  LC_5 Logic Functioning bit
 (27 11)  (735 315)  (735 315)  routing T_14_19.lc_trk_g1_4 <X> T_14_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (737 315)  (737 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_4 wire_logic_cluster/lc_5/in_0
 (26 12)  (734 316)  (734 316)  routing T_14_19.lc_trk_g0_6 <X> T_14_19.wire_logic_cluster/lc_6/in_0
 (31 12)  (739 316)  (739 316)  routing T_14_19.lc_trk_g2_7 <X> T_14_19.wire_logic_cluster/lc_6/in_3
 (32 12)  (740 316)  (740 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (741 316)  (741 316)  routing T_14_19.lc_trk_g2_7 <X> T_14_19.wire_logic_cluster/lc_6/in_3
 (37 12)  (745 316)  (745 316)  LC_6 Logic Functioning bit
 (40 12)  (748 316)  (748 316)  LC_6 Logic Functioning bit
 (41 12)  (749 316)  (749 316)  LC_6 Logic Functioning bit
 (42 12)  (750 316)  (750 316)  LC_6 Logic Functioning bit
 (43 12)  (751 316)  (751 316)  LC_6 Logic Functioning bit
 (50 12)  (758 316)  (758 316)  Cascade bit: LH_LC06_inmux02_5

 (51 12)  (759 316)  (759 316)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (26 13)  (734 317)  (734 317)  routing T_14_19.lc_trk_g0_6 <X> T_14_19.wire_logic_cluster/lc_6/in_0
 (29 13)  (737 317)  (737 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_6 wire_logic_cluster/lc_6/in_0
 (31 13)  (739 317)  (739 317)  routing T_14_19.lc_trk_g2_7 <X> T_14_19.wire_logic_cluster/lc_6/in_3
 (36 13)  (744 317)  (744 317)  LC_6 Logic Functioning bit
 (40 13)  (748 317)  (748 317)  LC_6 Logic Functioning bit
 (41 13)  (749 317)  (749 317)  LC_6 Logic Functioning bit
 (42 13)  (750 317)  (750 317)  LC_6 Logic Functioning bit
 (43 13)  (751 317)  (751 317)  LC_6 Logic Functioning bit
 (52 13)  (760 317)  (760 317)  Enable bit of Mux _out_links/OutMux9_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_13
 (31 14)  (739 318)  (739 318)  routing T_14_19.lc_trk_g1_5 <X> T_14_19.wire_logic_cluster/lc_7/in_3
 (32 14)  (740 318)  (740 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (742 318)  (742 318)  routing T_14_19.lc_trk_g1_5 <X> T_14_19.wire_logic_cluster/lc_7/in_3
 (36 14)  (744 318)  (744 318)  LC_7 Logic Functioning bit
 (37 14)  (745 318)  (745 318)  LC_7 Logic Functioning bit
 (38 14)  (746 318)  (746 318)  LC_7 Logic Functioning bit
 (39 14)  (747 318)  (747 318)  LC_7 Logic Functioning bit
 (42 14)  (750 318)  (750 318)  LC_7 Logic Functioning bit
 (43 14)  (751 318)  (751 318)  LC_7 Logic Functioning bit
 (50 14)  (758 318)  (758 318)  Cascade bit: LH_LC07_inmux02_5

 (51 14)  (759 318)  (759 318)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (53 14)  (761 318)  (761 318)  Enable bit of Mux _out_links/OutMuxa_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_31
 (36 15)  (744 319)  (744 319)  LC_7 Logic Functioning bit
 (37 15)  (745 319)  (745 319)  LC_7 Logic Functioning bit
 (38 15)  (746 319)  (746 319)  LC_7 Logic Functioning bit
 (39 15)  (747 319)  (747 319)  LC_7 Logic Functioning bit
 (42 15)  (750 319)  (750 319)  LC_7 Logic Functioning bit
 (43 15)  (751 319)  (751 319)  LC_7 Logic Functioning bit
 (51 15)  (759 319)  (759 319)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_15_19

 (0 0)  (762 304)  (762 304)  Negative Clock bit

 (27 0)  (789 304)  (789 304)  routing T_15_19.lc_trk_g3_2 <X> T_15_19.wire_logic_cluster/lc_0/in_1
 (28 0)  (790 304)  (790 304)  routing T_15_19.lc_trk_g3_2 <X> T_15_19.wire_logic_cluster/lc_0/in_1
 (29 0)  (791 304)  (791 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (31 0)  (793 304)  (793 304)  routing T_15_19.lc_trk_g1_4 <X> T_15_19.wire_logic_cluster/lc_0/in_3
 (32 0)  (794 304)  (794 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (796 304)  (796 304)  routing T_15_19.lc_trk_g1_4 <X> T_15_19.wire_logic_cluster/lc_0/in_3
 (35 0)  (797 304)  (797 304)  routing T_15_19.lc_trk_g1_7 <X> T_15_19.input_2_0
 (36 0)  (798 304)  (798 304)  LC_0 Logic Functioning bit
 (37 0)  (799 304)  (799 304)  LC_0 Logic Functioning bit
 (43 0)  (805 304)  (805 304)  LC_0 Logic Functioning bit
 (45 0)  (807 304)  (807 304)  LC_0 Logic Functioning bit
 (28 1)  (790 305)  (790 305)  routing T_15_19.lc_trk_g2_0 <X> T_15_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (791 305)  (791 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_0 wire_logic_cluster/lc_0/in_0
 (30 1)  (792 305)  (792 305)  routing T_15_19.lc_trk_g3_2 <X> T_15_19.wire_logic_cluster/lc_0/in_1
 (32 1)  (794 305)  (794 305)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_7 input_2_0
 (34 1)  (796 305)  (796 305)  routing T_15_19.lc_trk_g1_7 <X> T_15_19.input_2_0
 (35 1)  (797 305)  (797 305)  routing T_15_19.lc_trk_g1_7 <X> T_15_19.input_2_0
 (42 1)  (804 305)  (804 305)  LC_0 Logic Functioning bit
 (47 1)  (809 305)  (809 305)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (0 2)  (762 306)  (762 306)  routing T_15_19.glb_netwk_7 <X> T_15_19.wire_logic_cluster/lc_7/clk
 (1 2)  (763 306)  (763 306)  routing T_15_19.glb_netwk_7 <X> T_15_19.wire_logic_cluster/lc_7/clk
 (2 2)  (764 306)  (764 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (14 2)  (776 306)  (776 306)  routing T_15_19.lft_op_4 <X> T_15_19.lc_trk_g0_4
 (22 2)  (784 306)  (784 306)  Enable bit of Mux _local_links/g0_mux_7 => glb2local_3 lc_trk_g0_7
 (0 3)  (762 307)  (762 307)  routing T_15_19.glb_netwk_7 <X> T_15_19.wire_logic_cluster/lc_7/clk
 (15 3)  (777 307)  (777 307)  routing T_15_19.lft_op_4 <X> T_15_19.lc_trk_g0_4
 (17 3)  (779 307)  (779 307)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (27 4)  (789 308)  (789 308)  routing T_15_19.lc_trk_g3_0 <X> T_15_19.wire_logic_cluster/lc_2/in_1
 (28 4)  (790 308)  (790 308)  routing T_15_19.lc_trk_g3_0 <X> T_15_19.wire_logic_cluster/lc_2/in_1
 (29 4)  (791 308)  (791 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (32 4)  (794 308)  (794 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (795 308)  (795 308)  routing T_15_19.lc_trk_g3_2 <X> T_15_19.wire_logic_cluster/lc_2/in_3
 (34 4)  (796 308)  (796 308)  routing T_15_19.lc_trk_g3_2 <X> T_15_19.wire_logic_cluster/lc_2/in_3
 (36 4)  (798 308)  (798 308)  LC_2 Logic Functioning bit
 (37 4)  (799 308)  (799 308)  LC_2 Logic Functioning bit
 (38 4)  (800 308)  (800 308)  LC_2 Logic Functioning bit
 (39 4)  (801 308)  (801 308)  LC_2 Logic Functioning bit
 (40 4)  (802 308)  (802 308)  LC_2 Logic Functioning bit
 (42 4)  (804 308)  (804 308)  LC_2 Logic Functioning bit
 (52 4)  (814 308)  (814 308)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (14 5)  (776 309)  (776 309)  routing T_15_19.sp12_h_r_16 <X> T_15_19.lc_trk_g1_0
 (16 5)  (778 309)  (778 309)  routing T_15_19.sp12_h_r_16 <X> T_15_19.lc_trk_g1_0
 (17 5)  (779 309)  (779 309)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_16 lc_trk_g1_0
 (31 5)  (793 309)  (793 309)  routing T_15_19.lc_trk_g3_2 <X> T_15_19.wire_logic_cluster/lc_2/in_3
 (36 5)  (798 309)  (798 309)  LC_2 Logic Functioning bit
 (37 5)  (799 309)  (799 309)  LC_2 Logic Functioning bit
 (38 5)  (800 309)  (800 309)  LC_2 Logic Functioning bit
 (39 5)  (801 309)  (801 309)  LC_2 Logic Functioning bit
 (40 5)  (802 309)  (802 309)  LC_2 Logic Functioning bit
 (42 5)  (804 309)  (804 309)  LC_2 Logic Functioning bit
 (14 6)  (776 310)  (776 310)  routing T_15_19.lft_op_4 <X> T_15_19.lc_trk_g1_4
 (21 6)  (783 310)  (783 310)  routing T_15_19.sp4_v_b_15 <X> T_15_19.lc_trk_g1_7
 (22 6)  (784 310)  (784 310)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_15 lc_trk_g1_7
 (23 6)  (785 310)  (785 310)  routing T_15_19.sp4_v_b_15 <X> T_15_19.lc_trk_g1_7
 (15 7)  (777 311)  (777 311)  routing T_15_19.lft_op_4 <X> T_15_19.lc_trk_g1_4
 (17 7)  (779 311)  (779 311)  Enable bit of Mux _local_links/g1_mux_4 => lft_op_4 lc_trk_g1_4
 (21 7)  (783 311)  (783 311)  routing T_15_19.sp4_v_b_15 <X> T_15_19.lc_trk_g1_7
 (14 8)  (776 312)  (776 312)  routing T_15_19.wire_logic_cluster/lc_0/out <X> T_15_19.lc_trk_g2_0
 (17 9)  (779 313)  (779 313)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0
 (26 10)  (788 314)  (788 314)  routing T_15_19.lc_trk_g0_7 <X> T_15_19.wire_logic_cluster/lc_5/in_0
 (29 10)  (791 314)  (791 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (792 314)  (792 314)  routing T_15_19.lc_trk_g0_4 <X> T_15_19.wire_logic_cluster/lc_5/in_1
 (32 10)  (794 314)  (794 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (795 314)  (795 314)  routing T_15_19.lc_trk_g2_0 <X> T_15_19.wire_logic_cluster/lc_5/in_3
 (37 10)  (799 314)  (799 314)  LC_5 Logic Functioning bit
 (39 10)  (801 314)  (801 314)  LC_5 Logic Functioning bit
 (26 11)  (788 315)  (788 315)  routing T_15_19.lc_trk_g0_7 <X> T_15_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (791 315)  (791 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_7 wire_logic_cluster/lc_5/in_0
 (32 11)  (794 315)  (794 315)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_0 input_2_5
 (34 11)  (796 315)  (796 315)  routing T_15_19.lc_trk_g1_0 <X> T_15_19.input_2_5
 (37 11)  (799 315)  (799 315)  LC_5 Logic Functioning bit
 (39 11)  (801 315)  (801 315)  LC_5 Logic Functioning bit
 (40 11)  (802 315)  (802 315)  LC_5 Logic Functioning bit
 (0 12)  (762 316)  (762 316)  routing T_15_19.glb_netwk_2 <X> T_15_19.glb2local_3
 (1 12)  (763 316)  (763 316)  Enable bit of Mux _local_links/global_mux_3 => glb_netwk_2 glb2local_3
 (11 12)  (773 316)  (773 316)  routing T_15_19.sp4_v_t_38 <X> T_15_19.sp4_v_b_11
 (13 12)  (775 316)  (775 316)  routing T_15_19.sp4_v_t_38 <X> T_15_19.sp4_v_b_11
 (14 12)  (776 316)  (776 316)  routing T_15_19.sp4_h_r_40 <X> T_15_19.lc_trk_g3_0
 (25 12)  (787 316)  (787 316)  routing T_15_19.sp4_v_b_26 <X> T_15_19.lc_trk_g3_2
 (14 13)  (776 317)  (776 317)  routing T_15_19.sp4_h_r_40 <X> T_15_19.lc_trk_g3_0
 (15 13)  (777 317)  (777 317)  routing T_15_19.sp4_h_r_40 <X> T_15_19.lc_trk_g3_0
 (16 13)  (778 317)  (778 317)  routing T_15_19.sp4_h_r_40 <X> T_15_19.lc_trk_g3_0
 (17 13)  (779 317)  (779 317)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_40 lc_trk_g3_0
 (22 13)  (784 317)  (784 317)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_26 lc_trk_g3_2
 (23 13)  (785 317)  (785 317)  routing T_15_19.sp4_v_b_26 <X> T_15_19.lc_trk_g3_2


LogicTile_16_19

 (3 12)  (819 316)  (819 316)  routing T_16_19.sp12_v_b_1 <X> T_16_19.sp12_h_r_1
 (3 13)  (819 317)  (819 317)  routing T_16_19.sp12_v_b_1 <X> T_16_19.sp12_h_r_1


LogicTile_17_19

 (6 8)  (880 312)  (880 312)  routing T_17_19.sp4_h_r_1 <X> T_17_19.sp4_v_b_6


LogicTile_18_19

 (19 13)  (947 317)  (947 317)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_19_19

 (3 2)  (985 306)  (985 306)  routing T_19_19.sp12_v_t_23 <X> T_19_19.sp12_h_l_23


LogicTile_21_19

 (3 13)  (1093 317)  (1093 317)  routing T_21_19.sp12_h_l_22 <X> T_21_19.sp12_h_r_1


LogicTile_26_19

 (1 3)  (1349 307)  (1349 307)  Enable bit of Mux _span_links/cross_mux_horz_5 => sp12_h_r_10 sp4_h_l_4


LogicTile_28_19

 (3 13)  (1459 317)  (1459 317)  routing T_28_19.sp12_h_l_22 <X> T_28_19.sp12_h_r_1


LogicTile_29_19

 (4 1)  (1514 305)  (1514 305)  routing T_29_19.sp4_h_l_41 <X> T_29_19.sp4_h_r_0
 (6 1)  (1516 305)  (1516 305)  routing T_29_19.sp4_h_l_41 <X> T_29_19.sp4_h_r_0


LogicTile_30_19

 (3 2)  (1567 306)  (1567 306)  routing T_30_19.sp12_h_r_0 <X> T_30_19.sp12_h_l_23
 (3 3)  (1567 307)  (1567 307)  routing T_30_19.sp12_h_r_0 <X> T_30_19.sp12_h_l_23


IO_Tile_33_19

 (6 0)  (1732 304)  (1732 304)  routing T_33_19.span12_horz_9 <X> T_33_19.lc_trk_g0_1
 (7 0)  (1733 304)  (1733 304)  Enable bit of Mux _local_links/g0_mux_1 => span12_horz_9 lc_trk_g0_1
 (4 4)  (1730 308)  (1730 308)  routing T_33_19.span4_vert_b_12 <X> T_33_19.lc_trk_g0_4
 (5 5)  (1731 309)  (1731 309)  routing T_33_19.span4_vert_b_12 <X> T_33_19.lc_trk_g0_4
 (7 5)  (1733 309)  (1733 309)  Enable bit of Mux _local_links/g0_mux_4 => span4_vert_b_12 lc_trk_g0_4
 (3 6)  (1729 310)  (1729 310)  IO control bit: IORIGHT_IE_1

 (13 7)  (1739 311)  (1739 311)  routing T_33_19.span4_horz_37 <X> T_33_19.span4_vert_b_2
 (16 9)  (1742 313)  (1742 313)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (10 10)  (1736 314)  (1736 314)  routing T_33_19.lc_trk_g0_4 <X> T_33_19.wire_io_cluster/io_1/OUT_ENB
 (16 10)  (1742 314)  (1742 314)  IOB_1 IO Functioning bit
 (11 11)  (1737 315)  (1737 315)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_4 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (1739 315)  (1739 315)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_1 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 317)  (1743 317)  IOB_1 IO Functioning bit
 (17 14)  (1743 318)  (1743 318)  IOB_1 IO Functioning bit


IO_Tile_0_18

 (16 0)  (1 288)  (1 288)  IOB_0 IO Functioning bit
 (17 1)  (0 289)  (0 289)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (0 291)  (0 291)  IOB_0 IO Functioning bit
 (4 4)  (13 292)  (13 292)  routing T_0_18.span12_horz_4 <X> T_0_18.lc_trk_g0_4
 (10 4)  (7 292)  (7 292)  routing T_0_18.lc_trk_g0_7 <X> T_0_18.wire_io_cluster/io_0/OUT_ENB
 (13 4)  (4 292)  (4 292)  routing T_0_18.lc_trk_g0_4 <X> T_0_18.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (0 292)  (0 292)  IOB_0 IO Functioning bit
 (4 5)  (13 293)  (13 293)  routing T_0_18.span12_horz_4 <X> T_0_18.lc_trk_g0_4
 (5 5)  (12 293)  (12 293)  routing T_0_18.span12_horz_4 <X> T_0_18.lc_trk_g0_4
 (7 5)  (10 293)  (10 293)  Enable bit of Mux _local_links/g0_mux_4 => span12_horz_4 lc_trk_g0_4
 (10 5)  (7 293)  (7 293)  routing T_0_18.lc_trk_g0_7 <X> T_0_18.wire_io_cluster/io_0/OUT_ENB
 (11 5)  (6 293)  (6 293)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g0_7 wire_io_cluster/io_0/OUT_ENB
 (13 5)  (4 293)  (4 293)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_4 wire_io_cluster/io_0/D_OUT_0
 (3 6)  (14 294)  (14 294)  IO control bit: IOLEFT_IE_1

 (5 6)  (12 294)  (12 294)  routing T_0_18.span4_vert_b_15 <X> T_0_18.lc_trk_g0_7
 (7 6)  (10 294)  (10 294)  Enable bit of Mux _local_links/g0_mux_7 => span4_vert_b_15 lc_trk_g0_7
 (8 6)  (9 294)  (9 294)  routing T_0_18.span4_vert_b_15 <X> T_0_18.lc_trk_g0_7
 (16 8)  (1 296)  (1 296)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (3 9)  (14 297)  (14 297)  IO control bit: IOLEFT_IE_0

 (10 10)  (7 298)  (7 298)  routing T_0_18.lc_trk_g1_7 <X> T_0_18.wire_io_cluster/io_1/OUT_ENB
 (11 10)  (6 298)  (6 298)  routing T_0_18.lc_trk_g1_7 <X> T_0_18.wire_io_cluster/io_1/OUT_ENB
 (12 10)  (5 298)  (5 298)  routing T_0_18.lc_trk_g1_6 <X> T_0_18.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (4 298)  (4 298)  routing T_0_18.lc_trk_g1_6 <X> T_0_18.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 298)  (1 298)  IOB_1 IO Functioning bit
 (10 11)  (7 299)  (7 299)  routing T_0_18.lc_trk_g1_7 <X> T_0_18.wire_io_cluster/io_1/OUT_ENB
 (11 11)  (6 299)  (6 299)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_7 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (5 299)  (5 299)  routing T_0_18.lc_trk_g1_6 <X> T_0_18.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (4 299)  (4 299)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_6 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (0 301)  (0 301)  IOB_1 IO Functioning bit
 (5 14)  (12 302)  (12 302)  routing T_0_18.span4_vert_b_15 <X> T_0_18.lc_trk_g1_7
 (7 14)  (10 302)  (10 302)  Enable bit of Mux _local_links/g1_mux_7 => span4_vert_b_15 lc_trk_g1_7
 (8 14)  (9 302)  (9 302)  routing T_0_18.span4_vert_b_15 <X> T_0_18.lc_trk_g1_7
 (17 14)  (0 302)  (0 302)  IOB_1 IO Functioning bit
 (6 15)  (11 303)  (11 303)  routing T_0_18.span12_horz_14 <X> T_0_18.lc_trk_g1_6
 (7 15)  (10 303)  (10 303)  Enable bit of Mux _local_links/g1_mux_6 => span12_horz_14 lc_trk_g1_6


LogicTile_2_18

 (3 5)  (75 293)  (75 293)  routing T_2_18.sp12_h_l_23 <X> T_2_18.sp12_h_r_0


LogicTile_5_18

 (3 10)  (237 298)  (237 298)  routing T_5_18.sp12_h_r_1 <X> T_5_18.sp12_h_l_22
 (3 11)  (237 299)  (237 299)  routing T_5_18.sp12_h_r_1 <X> T_5_18.sp12_h_l_22


LogicTile_7_18

 (3 6)  (345 294)  (345 294)  routing T_7_18.sp12_h_r_0 <X> T_7_18.sp12_v_t_23
 (3 7)  (345 295)  (345 295)  routing T_7_18.sp12_h_r_0 <X> T_7_18.sp12_v_t_23


RAM_Tile_8_18

 (2 4)  (398 292)  (398 292)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (3 4)  (399 292)  (399 292)  routing T_8_18.sp12_v_t_23 <X> T_8_18.sp12_h_r_0


LogicTile_9_18

 (6 2)  (444 290)  (444 290)  routing T_9_18.sp4_v_b_9 <X> T_9_18.sp4_v_t_37
 (5 3)  (443 291)  (443 291)  routing T_9_18.sp4_v_b_9 <X> T_9_18.sp4_v_t_37
 (22 4)  (460 292)  (460 292)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_l_16 lc_trk_g1_3
 (23 4)  (461 292)  (461 292)  routing T_9_18.sp12_h_l_16 <X> T_9_18.lc_trk_g1_3
 (15 5)  (453 293)  (453 293)  routing T_9_18.sp4_v_t_5 <X> T_9_18.lc_trk_g1_0
 (16 5)  (454 293)  (454 293)  routing T_9_18.sp4_v_t_5 <X> T_9_18.lc_trk_g1_0
 (17 5)  (455 293)  (455 293)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_t_5 lc_trk_g1_0
 (21 5)  (459 293)  (459 293)  routing T_9_18.sp12_h_l_16 <X> T_9_18.lc_trk_g1_3
 (27 10)  (465 298)  (465 298)  routing T_9_18.lc_trk_g3_5 <X> T_9_18.wire_logic_cluster/lc_5/in_1
 (28 10)  (466 298)  (466 298)  routing T_9_18.lc_trk_g3_5 <X> T_9_18.wire_logic_cluster/lc_5/in_1
 (29 10)  (467 298)  (467 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (468 298)  (468 298)  routing T_9_18.lc_trk_g3_5 <X> T_9_18.wire_logic_cluster/lc_5/in_1
 (32 10)  (470 298)  (470 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (472 298)  (472 298)  routing T_9_18.lc_trk_g1_3 <X> T_9_18.wire_logic_cluster/lc_5/in_3
 (36 10)  (474 298)  (474 298)  LC_5 Logic Functioning bit
 (37 10)  (475 298)  (475 298)  LC_5 Logic Functioning bit
 (38 10)  (476 298)  (476 298)  LC_5 Logic Functioning bit
 (39 10)  (477 298)  (477 298)  LC_5 Logic Functioning bit
 (41 10)  (479 298)  (479 298)  LC_5 Logic Functioning bit
 (43 10)  (481 298)  (481 298)  LC_5 Logic Functioning bit
 (47 10)  (485 298)  (485 298)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (27 11)  (465 299)  (465 299)  routing T_9_18.lc_trk_g1_0 <X> T_9_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (467 299)  (467 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_0 wire_logic_cluster/lc_5/in_0
 (31 11)  (469 299)  (469 299)  routing T_9_18.lc_trk_g1_3 <X> T_9_18.wire_logic_cluster/lc_5/in_3
 (36 11)  (474 299)  (474 299)  LC_5 Logic Functioning bit
 (38 11)  (476 299)  (476 299)  LC_5 Logic Functioning bit
 (17 14)  (455 302)  (455 302)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (18 15)  (456 303)  (456 303)  routing T_9_18.sp4_r_v_b_45 <X> T_9_18.lc_trk_g3_5


LogicTile_10_18

 (3 3)  (495 291)  (495 291)  routing T_10_18.sp12_v_b_0 <X> T_10_18.sp12_h_l_23
 (2 8)  (494 296)  (494 296)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_11_18

 (8 9)  (554 297)  (554 297)  routing T_11_18.sp4_h_l_42 <X> T_11_18.sp4_v_b_7
 (9 9)  (555 297)  (555 297)  routing T_11_18.sp4_h_l_42 <X> T_11_18.sp4_v_b_7


LogicTile_12_18

 (26 8)  (626 296)  (626 296)  routing T_12_18.lc_trk_g2_4 <X> T_12_18.wire_logic_cluster/lc_4/in_0
 (37 8)  (637 296)  (637 296)  LC_4 Logic Functioning bit
 (39 8)  (639 296)  (639 296)  LC_4 Logic Functioning bit
 (40 8)  (640 296)  (640 296)  LC_4 Logic Functioning bit
 (42 8)  (642 296)  (642 296)  LC_4 Logic Functioning bit
 (47 8)  (647 296)  (647 296)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (28 9)  (628 297)  (628 297)  routing T_12_18.lc_trk_g2_4 <X> T_12_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (629 297)  (629 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (36 9)  (636 297)  (636 297)  LC_4 Logic Functioning bit
 (38 9)  (638 297)  (638 297)  LC_4 Logic Functioning bit
 (41 9)  (641 297)  (641 297)  LC_4 Logic Functioning bit
 (43 9)  (643 297)  (643 297)  LC_4 Logic Functioning bit
 (14 11)  (614 299)  (614 299)  routing T_12_18.sp12_v_b_20 <X> T_12_18.lc_trk_g2_4
 (16 11)  (616 299)  (616 299)  routing T_12_18.sp12_v_b_20 <X> T_12_18.lc_trk_g2_4
 (17 11)  (617 299)  (617 299)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_b_20 lc_trk_g2_4


LogicTile_13_18

 (0 0)  (654 288)  (654 288)  Negative Clock bit

 (11 0)  (665 288)  (665 288)  routing T_13_18.sp4_h_r_9 <X> T_13_18.sp4_v_b_2
 (0 2)  (654 290)  (654 290)  routing T_13_18.glb_netwk_7 <X> T_13_18.wire_logic_cluster/lc_7/clk
 (1 2)  (655 290)  (655 290)  routing T_13_18.glb_netwk_7 <X> T_13_18.wire_logic_cluster/lc_7/clk
 (2 2)  (656 290)  (656 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (0 3)  (654 291)  (654 291)  routing T_13_18.glb_netwk_7 <X> T_13_18.wire_logic_cluster/lc_7/clk
 (0 4)  (654 292)  (654 292)  routing T_13_18.lc_trk_g3_3 <X> T_13_18.wire_logic_cluster/lc_7/cen
 (1 4)  (655 292)  (655 292)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (4 4)  (658 292)  (658 292)  routing T_13_18.sp4_h_l_44 <X> T_13_18.sp4_v_b_3
 (6 4)  (660 292)  (660 292)  routing T_13_18.sp4_h_l_44 <X> T_13_18.sp4_v_b_3
 (0 5)  (654 293)  (654 293)  routing T_13_18.lc_trk_g3_3 <X> T_13_18.wire_logic_cluster/lc_7/cen
 (1 5)  (655 293)  (655 293)  routing T_13_18.lc_trk_g3_3 <X> T_13_18.wire_logic_cluster/lc_7/cen
 (5 5)  (659 293)  (659 293)  routing T_13_18.sp4_h_l_44 <X> T_13_18.sp4_v_b_3
 (22 6)  (676 294)  (676 294)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_r_23 lc_trk_g1_7
 (23 6)  (677 294)  (677 294)  routing T_13_18.sp12_h_r_23 <X> T_13_18.lc_trk_g1_7
 (21 7)  (675 295)  (675 295)  routing T_13_18.sp12_h_r_23 <X> T_13_18.lc_trk_g1_7
 (14 10)  (668 298)  (668 298)  routing T_13_18.sp4_h_r_44 <X> T_13_18.lc_trk_g2_4
 (14 11)  (668 299)  (668 299)  routing T_13_18.sp4_h_r_44 <X> T_13_18.lc_trk_g2_4
 (15 11)  (669 299)  (669 299)  routing T_13_18.sp4_h_r_44 <X> T_13_18.lc_trk_g2_4
 (16 11)  (670 299)  (670 299)  routing T_13_18.sp4_h_r_44 <X> T_13_18.lc_trk_g2_4
 (17 11)  (671 299)  (671 299)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (22 12)  (676 300)  (676 300)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (21 13)  (675 301)  (675 301)  routing T_13_18.sp4_r_v_b_43 <X> T_13_18.lc_trk_g3_3
 (0 14)  (654 302)  (654 302)  routing T_13_18.lc_trk_g2_4 <X> T_13_18.wire_logic_cluster/lc_7/s_r
 (1 14)  (655 302)  (655 302)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (31 14)  (685 302)  (685 302)  routing T_13_18.lc_trk_g1_7 <X> T_13_18.wire_logic_cluster/lc_7/in_3
 (32 14)  (686 302)  (686 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (688 302)  (688 302)  routing T_13_18.lc_trk_g1_7 <X> T_13_18.wire_logic_cluster/lc_7/in_3
 (36 14)  (690 302)  (690 302)  LC_7 Logic Functioning bit
 (37 14)  (691 302)  (691 302)  LC_7 Logic Functioning bit
 (38 14)  (692 302)  (692 302)  LC_7 Logic Functioning bit
 (39 14)  (693 302)  (693 302)  LC_7 Logic Functioning bit
 (45 14)  (699 302)  (699 302)  LC_7 Logic Functioning bit
 (1 15)  (655 303)  (655 303)  routing T_13_18.lc_trk_g2_4 <X> T_13_18.wire_logic_cluster/lc_7/s_r
 (31 15)  (685 303)  (685 303)  routing T_13_18.lc_trk_g1_7 <X> T_13_18.wire_logic_cluster/lc_7/in_3
 (36 15)  (690 303)  (690 303)  LC_7 Logic Functioning bit
 (37 15)  (691 303)  (691 303)  LC_7 Logic Functioning bit
 (38 15)  (692 303)  (692 303)  LC_7 Logic Functioning bit
 (39 15)  (693 303)  (693 303)  LC_7 Logic Functioning bit


LogicTile_14_18

 (0 0)  (708 288)  (708 288)  Negative Clock bit

 (21 0)  (729 288)  (729 288)  routing T_14_18.wire_logic_cluster/lc_3/out <X> T_14_18.lc_trk_g0_3
 (22 0)  (730 288)  (730 288)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (27 0)  (735 288)  (735 288)  routing T_14_18.lc_trk_g3_4 <X> T_14_18.wire_logic_cluster/lc_0/in_1
 (28 0)  (736 288)  (736 288)  routing T_14_18.lc_trk_g3_4 <X> T_14_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (737 288)  (737 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (738 288)  (738 288)  routing T_14_18.lc_trk_g3_4 <X> T_14_18.wire_logic_cluster/lc_0/in_1
 (32 0)  (740 288)  (740 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (741 288)  (741 288)  routing T_14_18.lc_trk_g3_0 <X> T_14_18.wire_logic_cluster/lc_0/in_3
 (34 0)  (742 288)  (742 288)  routing T_14_18.lc_trk_g3_0 <X> T_14_18.wire_logic_cluster/lc_0/in_3
 (36 0)  (744 288)  (744 288)  LC_0 Logic Functioning bit
 (45 0)  (753 288)  (753 288)  LC_0 Logic Functioning bit
 (51 0)  (759 288)  (759 288)  Enable bit of Mux _out_links/OutMux3_0 => wire_logic_cluster/lc_0/out sp12_v_b_0
 (15 1)  (723 289)  (723 289)  routing T_14_18.bot_op_0 <X> T_14_18.lc_trk_g0_0
 (17 1)  (725 289)  (725 289)  Enable bit of Mux _local_links/g0_mux_0 => bot_op_0 lc_trk_g0_0
 (22 1)  (730 289)  (730 289)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (28 1)  (736 289)  (736 289)  routing T_14_18.lc_trk_g2_0 <X> T_14_18.wire_logic_cluster/lc_0/in_0
 (29 1)  (737 289)  (737 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_0 wire_logic_cluster/lc_0/in_0
 (32 1)  (740 289)  (740 289)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_2 input_2_0
 (35 1)  (743 289)  (743 289)  routing T_14_18.lc_trk_g0_2 <X> T_14_18.input_2_0
 (36 1)  (744 289)  (744 289)  LC_0 Logic Functioning bit
 (37 1)  (745 289)  (745 289)  LC_0 Logic Functioning bit
 (42 1)  (750 289)  (750 289)  LC_0 Logic Functioning bit
 (0 2)  (708 290)  (708 290)  routing T_14_18.glb_netwk_7 <X> T_14_18.wire_logic_cluster/lc_7/clk
 (1 2)  (709 290)  (709 290)  routing T_14_18.glb_netwk_7 <X> T_14_18.wire_logic_cluster/lc_7/clk
 (2 2)  (710 290)  (710 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (14 2)  (722 290)  (722 290)  routing T_14_18.sp12_h_l_3 <X> T_14_18.lc_trk_g0_4
 (27 2)  (735 290)  (735 290)  routing T_14_18.lc_trk_g3_1 <X> T_14_18.wire_logic_cluster/lc_1/in_1
 (28 2)  (736 290)  (736 290)  routing T_14_18.lc_trk_g3_1 <X> T_14_18.wire_logic_cluster/lc_1/in_1
 (29 2)  (737 290)  (737 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (739 290)  (739 290)  routing T_14_18.lc_trk_g1_7 <X> T_14_18.wire_logic_cluster/lc_1/in_3
 (32 2)  (740 290)  (740 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (742 290)  (742 290)  routing T_14_18.lc_trk_g1_7 <X> T_14_18.wire_logic_cluster/lc_1/in_3
 (35 2)  (743 290)  (743 290)  routing T_14_18.lc_trk_g1_4 <X> T_14_18.input_2_1
 (39 2)  (747 290)  (747 290)  LC_1 Logic Functioning bit
 (0 3)  (708 291)  (708 291)  routing T_14_18.glb_netwk_7 <X> T_14_18.wire_logic_cluster/lc_7/clk
 (14 3)  (722 291)  (722 291)  routing T_14_18.sp12_h_l_3 <X> T_14_18.lc_trk_g0_4
 (15 3)  (723 291)  (723 291)  routing T_14_18.sp12_h_l_3 <X> T_14_18.lc_trk_g0_4
 (17 3)  (725 291)  (725 291)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_l_3 lc_trk_g0_4
 (27 3)  (735 291)  (735 291)  routing T_14_18.lc_trk_g3_0 <X> T_14_18.wire_logic_cluster/lc_1/in_0
 (28 3)  (736 291)  (736 291)  routing T_14_18.lc_trk_g3_0 <X> T_14_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (737 291)  (737 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (31 3)  (739 291)  (739 291)  routing T_14_18.lc_trk_g1_7 <X> T_14_18.wire_logic_cluster/lc_1/in_3
 (32 3)  (740 291)  (740 291)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_4 input_2_1
 (34 3)  (742 291)  (742 291)  routing T_14_18.lc_trk_g1_4 <X> T_14_18.input_2_1
 (37 3)  (745 291)  (745 291)  LC_1 Logic Functioning bit
 (38 3)  (746 291)  (746 291)  LC_1 Logic Functioning bit
 (42 3)  (750 291)  (750 291)  LC_1 Logic Functioning bit
 (2 4)  (710 292)  (710 292)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (27 4)  (735 292)  (735 292)  routing T_14_18.lc_trk_g1_2 <X> T_14_18.wire_logic_cluster/lc_2/in_1
 (29 4)  (737 292)  (737 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (740 292)  (740 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (741 292)  (741 292)  routing T_14_18.lc_trk_g3_0 <X> T_14_18.wire_logic_cluster/lc_2/in_3
 (34 4)  (742 292)  (742 292)  routing T_14_18.lc_trk_g3_0 <X> T_14_18.wire_logic_cluster/lc_2/in_3
 (38 4)  (746 292)  (746 292)  LC_2 Logic Functioning bit
 (41 4)  (749 292)  (749 292)  LC_2 Logic Functioning bit
 (43 4)  (751 292)  (751 292)  LC_2 Logic Functioning bit
 (45 4)  (753 292)  (753 292)  LC_2 Logic Functioning bit
 (46 4)  (754 292)  (754 292)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (50 4)  (758 292)  (758 292)  Cascade bit: LH_LC02_inmux02_5

 (51 4)  (759 292)  (759 292)  Enable bit of Mux _out_links/OutMux3_2 => wire_logic_cluster/lc_2/out sp12_v_t_3
 (22 5)  (730 293)  (730 293)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_26 lc_trk_g1_2
 (25 5)  (733 293)  (733 293)  routing T_14_18.sp4_r_v_b_26 <X> T_14_18.lc_trk_g1_2
 (26 5)  (734 293)  (734 293)  routing T_14_18.lc_trk_g2_2 <X> T_14_18.wire_logic_cluster/lc_2/in_0
 (28 5)  (736 293)  (736 293)  routing T_14_18.lc_trk_g2_2 <X> T_14_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (737 293)  (737 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (738 293)  (738 293)  routing T_14_18.lc_trk_g1_2 <X> T_14_18.wire_logic_cluster/lc_2/in_1
 (43 5)  (751 293)  (751 293)  LC_2 Logic Functioning bit
 (51 5)  (759 293)  (759 293)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (53 5)  (761 293)  (761 293)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (3 6)  (711 294)  (711 294)  routing T_14_18.sp12_h_r_0 <X> T_14_18.sp12_v_t_23
 (21 6)  (729 294)  (729 294)  routing T_14_18.wire_logic_cluster/lc_7/out <X> T_14_18.lc_trk_g1_7
 (22 6)  (730 294)  (730 294)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (35 6)  (743 294)  (743 294)  routing T_14_18.lc_trk_g1_4 <X> T_14_18.input_2_3
 (37 6)  (745 294)  (745 294)  LC_3 Logic Functioning bit
 (42 6)  (750 294)  (750 294)  LC_3 Logic Functioning bit
 (3 7)  (711 295)  (711 295)  routing T_14_18.sp12_h_r_0 <X> T_14_18.sp12_v_t_23
 (14 7)  (722 295)  (722 295)  routing T_14_18.top_op_4 <X> T_14_18.lc_trk_g1_4
 (15 7)  (723 295)  (723 295)  routing T_14_18.top_op_4 <X> T_14_18.lc_trk_g1_4
 (17 7)  (725 295)  (725 295)  Enable bit of Mux _local_links/g1_mux_4 => top_op_4 lc_trk_g1_4
 (27 7)  (735 295)  (735 295)  routing T_14_18.lc_trk_g3_0 <X> T_14_18.wire_logic_cluster/lc_3/in_0
 (28 7)  (736 295)  (736 295)  routing T_14_18.lc_trk_g3_0 <X> T_14_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (737 295)  (737 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_0 wire_logic_cluster/lc_3/in_0
 (32 7)  (740 295)  (740 295)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_4 input_2_3
 (34 7)  (742 295)  (742 295)  routing T_14_18.lc_trk_g1_4 <X> T_14_18.input_2_3
 (36 7)  (744 295)  (744 295)  LC_3 Logic Functioning bit
 (43 7)  (751 295)  (751 295)  LC_3 Logic Functioning bit
 (14 8)  (722 296)  (722 296)  routing T_14_18.wire_logic_cluster/lc_0/out <X> T_14_18.lc_trk_g2_0
 (25 8)  (733 296)  (733 296)  routing T_14_18.wire_logic_cluster/lc_2/out <X> T_14_18.lc_trk_g2_2
 (27 8)  (735 296)  (735 296)  routing T_14_18.lc_trk_g1_4 <X> T_14_18.wire_logic_cluster/lc_4/in_1
 (29 8)  (737 296)  (737 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (738 296)  (738 296)  routing T_14_18.lc_trk_g1_4 <X> T_14_18.wire_logic_cluster/lc_4/in_1
 (32 8)  (740 296)  (740 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (741 296)  (741 296)  routing T_14_18.lc_trk_g3_0 <X> T_14_18.wire_logic_cluster/lc_4/in_3
 (34 8)  (742 296)  (742 296)  routing T_14_18.lc_trk_g3_0 <X> T_14_18.wire_logic_cluster/lc_4/in_3
 (35 8)  (743 296)  (743 296)  routing T_14_18.lc_trk_g1_7 <X> T_14_18.input_2_4
 (37 8)  (745 296)  (745 296)  LC_4 Logic Functioning bit
 (39 8)  (747 296)  (747 296)  LC_4 Logic Functioning bit
 (42 8)  (750 296)  (750 296)  LC_4 Logic Functioning bit
 (17 9)  (725 297)  (725 297)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0
 (22 9)  (730 297)  (730 297)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (26 9)  (734 297)  (734 297)  routing T_14_18.lc_trk_g2_2 <X> T_14_18.wire_logic_cluster/lc_4/in_0
 (28 9)  (736 297)  (736 297)  routing T_14_18.lc_trk_g2_2 <X> T_14_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (737 297)  (737 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_2 wire_logic_cluster/lc_4/in_0
 (32 9)  (740 297)  (740 297)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_7 input_2_4
 (34 9)  (742 297)  (742 297)  routing T_14_18.lc_trk_g1_7 <X> T_14_18.input_2_4
 (35 9)  (743 297)  (743 297)  routing T_14_18.lc_trk_g1_7 <X> T_14_18.input_2_4
 (37 9)  (745 297)  (745 297)  LC_4 Logic Functioning bit
 (39 9)  (747 297)  (747 297)  LC_4 Logic Functioning bit
 (40 9)  (748 297)  (748 297)  LC_4 Logic Functioning bit
 (42 9)  (750 297)  (750 297)  LC_4 Logic Functioning bit
 (4 10)  (712 298)  (712 298)  routing T_14_18.sp4_v_b_10 <X> T_14_18.sp4_v_t_43
 (6 10)  (714 298)  (714 298)  routing T_14_18.sp4_v_b_10 <X> T_14_18.sp4_v_t_43
 (16 10)  (724 298)  (724 298)  routing T_14_18.sp12_v_t_10 <X> T_14_18.lc_trk_g2_5
 (17 10)  (725 298)  (725 298)  Enable bit of Mux _local_links/g2_mux_5 => sp12_v_t_10 lc_trk_g2_5
 (25 10)  (733 298)  (733 298)  routing T_14_18.wire_logic_cluster/lc_6/out <X> T_14_18.lc_trk_g2_6
 (31 10)  (739 298)  (739 298)  routing T_14_18.lc_trk_g0_4 <X> T_14_18.wire_logic_cluster/lc_5/in_3
 (32 10)  (740 298)  (740 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (36 10)  (744 298)  (744 298)  LC_5 Logic Functioning bit
 (37 10)  (745 298)  (745 298)  LC_5 Logic Functioning bit
 (38 10)  (746 298)  (746 298)  LC_5 Logic Functioning bit
 (39 10)  (747 298)  (747 298)  LC_5 Logic Functioning bit
 (42 10)  (750 298)  (750 298)  LC_5 Logic Functioning bit
 (43 10)  (751 298)  (751 298)  LC_5 Logic Functioning bit
 (50 10)  (758 298)  (758 298)  Cascade bit: LH_LC05_inmux02_5

 (22 11)  (730 299)  (730 299)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (36 11)  (744 299)  (744 299)  LC_5 Logic Functioning bit
 (37 11)  (745 299)  (745 299)  LC_5 Logic Functioning bit
 (38 11)  (746 299)  (746 299)  LC_5 Logic Functioning bit
 (39 11)  (747 299)  (747 299)  LC_5 Logic Functioning bit
 (42 11)  (750 299)  (750 299)  LC_5 Logic Functioning bit
 (43 11)  (751 299)  (751 299)  LC_5 Logic Functioning bit
 (48 11)  (756 299)  (756 299)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (5 12)  (713 300)  (713 300)  routing T_14_18.sp4_v_t_44 <X> T_14_18.sp4_h_r_9
 (17 12)  (725 300)  (725 300)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (26 12)  (734 300)  (734 300)  routing T_14_18.lc_trk_g3_5 <X> T_14_18.wire_logic_cluster/lc_6/in_0
 (29 12)  (737 300)  (737 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_1
 (32 12)  (740 300)  (740 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (742 300)  (742 300)  routing T_14_18.lc_trk_g1_2 <X> T_14_18.wire_logic_cluster/lc_6/in_3
 (35 12)  (743 300)  (743 300)  routing T_14_18.lc_trk_g2_6 <X> T_14_18.input_2_6
 (36 12)  (744 300)  (744 300)  LC_6 Logic Functioning bit
 (45 12)  (753 300)  (753 300)  LC_6 Logic Functioning bit
 (15 13)  (723 301)  (723 301)  routing T_14_18.tnr_op_0 <X> T_14_18.lc_trk_g3_0
 (17 13)  (725 301)  (725 301)  Enable bit of Mux _local_links/g3_mux_0 => tnr_op_0 lc_trk_g3_0
 (27 13)  (735 301)  (735 301)  routing T_14_18.lc_trk_g3_5 <X> T_14_18.wire_logic_cluster/lc_6/in_0
 (28 13)  (736 301)  (736 301)  routing T_14_18.lc_trk_g3_5 <X> T_14_18.wire_logic_cluster/lc_6/in_0
 (29 13)  (737 301)  (737 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_5 wire_logic_cluster/lc_6/in_0
 (30 13)  (738 301)  (738 301)  routing T_14_18.lc_trk_g0_3 <X> T_14_18.wire_logic_cluster/lc_6/in_1
 (31 13)  (739 301)  (739 301)  routing T_14_18.lc_trk_g1_2 <X> T_14_18.wire_logic_cluster/lc_6/in_3
 (32 13)  (740 301)  (740 301)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_6 input_2_6
 (33 13)  (741 301)  (741 301)  routing T_14_18.lc_trk_g2_6 <X> T_14_18.input_2_6
 (35 13)  (743 301)  (743 301)  routing T_14_18.lc_trk_g2_6 <X> T_14_18.input_2_6
 (36 13)  (744 301)  (744 301)  LC_6 Logic Functioning bit
 (37 13)  (745 301)  (745 301)  LC_6 Logic Functioning bit
 (39 13)  (747 301)  (747 301)  LC_6 Logic Functioning bit
 (5 14)  (713 302)  (713 302)  routing T_14_18.sp4_v_t_44 <X> T_14_18.sp4_h_l_44
 (14 14)  (722 302)  (722 302)  routing T_14_18.wire_logic_cluster/lc_4/out <X> T_14_18.lc_trk_g3_4
 (15 14)  (723 302)  (723 302)  routing T_14_18.tnr_op_5 <X> T_14_18.lc_trk_g3_5
 (17 14)  (725 302)  (725 302)  Enable bit of Mux _local_links/g3_mux_5 => tnr_op_5 lc_trk_g3_5
 (22 14)  (730 302)  (730 302)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (26 14)  (734 302)  (734 302)  routing T_14_18.lc_trk_g2_5 <X> T_14_18.wire_logic_cluster/lc_7/in_0
 (29 14)  (737 302)  (737 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (739 302)  (739 302)  routing T_14_18.lc_trk_g3_7 <X> T_14_18.wire_logic_cluster/lc_7/in_3
 (32 14)  (740 302)  (740 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (741 302)  (741 302)  routing T_14_18.lc_trk_g3_7 <X> T_14_18.wire_logic_cluster/lc_7/in_3
 (34 14)  (742 302)  (742 302)  routing T_14_18.lc_trk_g3_7 <X> T_14_18.wire_logic_cluster/lc_7/in_3
 (37 14)  (745 302)  (745 302)  LC_7 Logic Functioning bit
 (45 14)  (753 302)  (753 302)  LC_7 Logic Functioning bit
 (6 15)  (714 303)  (714 303)  routing T_14_18.sp4_v_t_44 <X> T_14_18.sp4_h_l_44
 (17 15)  (725 303)  (725 303)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (21 15)  (729 303)  (729 303)  routing T_14_18.sp4_r_v_b_47 <X> T_14_18.lc_trk_g3_7
 (28 15)  (736 303)  (736 303)  routing T_14_18.lc_trk_g2_5 <X> T_14_18.wire_logic_cluster/lc_7/in_0
 (29 15)  (737 303)  (737 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_5 wire_logic_cluster/lc_7/in_0
 (31 15)  (739 303)  (739 303)  routing T_14_18.lc_trk_g3_7 <X> T_14_18.wire_logic_cluster/lc_7/in_3
 (32 15)  (740 303)  (740 303)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_2 input_2_7
 (34 15)  (742 303)  (742 303)  routing T_14_18.lc_trk_g1_2 <X> T_14_18.input_2_7
 (35 15)  (743 303)  (743 303)  routing T_14_18.lc_trk_g1_2 <X> T_14_18.input_2_7


LogicTile_15_18

 (0 0)  (762 288)  (762 288)  Negative Clock bit

 (26 0)  (788 288)  (788 288)  routing T_15_18.lc_trk_g1_7 <X> T_15_18.wire_logic_cluster/lc_0/in_0
 (36 0)  (798 288)  (798 288)  LC_0 Logic Functioning bit
 (38 0)  (800 288)  (800 288)  LC_0 Logic Functioning bit
 (41 0)  (803 288)  (803 288)  LC_0 Logic Functioning bit
 (43 0)  (805 288)  (805 288)  LC_0 Logic Functioning bit
 (45 0)  (807 288)  (807 288)  LC_0 Logic Functioning bit
 (26 1)  (788 289)  (788 289)  routing T_15_18.lc_trk_g1_7 <X> T_15_18.wire_logic_cluster/lc_0/in_0
 (27 1)  (789 289)  (789 289)  routing T_15_18.lc_trk_g1_7 <X> T_15_18.wire_logic_cluster/lc_0/in_0
 (29 1)  (791 289)  (791 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_7 wire_logic_cluster/lc_0/in_0
 (37 1)  (799 289)  (799 289)  LC_0 Logic Functioning bit
 (39 1)  (801 289)  (801 289)  LC_0 Logic Functioning bit
 (40 1)  (802 289)  (802 289)  LC_0 Logic Functioning bit
 (42 1)  (804 289)  (804 289)  LC_0 Logic Functioning bit
 (0 2)  (762 290)  (762 290)  routing T_15_18.glb_netwk_7 <X> T_15_18.wire_logic_cluster/lc_7/clk
 (1 2)  (763 290)  (763 290)  routing T_15_18.glb_netwk_7 <X> T_15_18.wire_logic_cluster/lc_7/clk
 (2 2)  (764 290)  (764 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (14 2)  (776 290)  (776 290)  routing T_15_18.sp4_h_l_9 <X> T_15_18.lc_trk_g0_4
 (0 3)  (762 291)  (762 291)  routing T_15_18.glb_netwk_7 <X> T_15_18.wire_logic_cluster/lc_7/clk
 (14 3)  (776 291)  (776 291)  routing T_15_18.sp4_h_l_9 <X> T_15_18.lc_trk_g0_4
 (15 3)  (777 291)  (777 291)  routing T_15_18.sp4_h_l_9 <X> T_15_18.lc_trk_g0_4
 (16 3)  (778 291)  (778 291)  routing T_15_18.sp4_h_l_9 <X> T_15_18.lc_trk_g0_4
 (17 3)  (779 291)  (779 291)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_9 lc_trk_g0_4
 (0 4)  (762 292)  (762 292)  routing T_15_18.lc_trk_g2_2 <X> T_15_18.wire_logic_cluster/lc_7/cen
 (1 4)  (763 292)  (763 292)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (19 4)  (781 292)  (781 292)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17
 (1 5)  (763 293)  (763 293)  routing T_15_18.lc_trk_g2_2 <X> T_15_18.wire_logic_cluster/lc_7/cen
 (22 6)  (784 294)  (784 294)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_l_12 lc_trk_g1_7
 (23 6)  (785 294)  (785 294)  routing T_15_18.sp12_h_l_12 <X> T_15_18.lc_trk_g1_7
 (16 8)  (778 296)  (778 296)  routing T_15_18.sp4_v_t_12 <X> T_15_18.lc_trk_g2_1
 (17 8)  (779 296)  (779 296)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_12 lc_trk_g2_1
 (18 8)  (780 296)  (780 296)  routing T_15_18.sp4_v_t_12 <X> T_15_18.lc_trk_g2_1
 (32 8)  (794 296)  (794 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (795 296)  (795 296)  routing T_15_18.lc_trk_g2_1 <X> T_15_18.wire_logic_cluster/lc_4/in_3
 (36 8)  (798 296)  (798 296)  LC_4 Logic Functioning bit
 (37 8)  (799 296)  (799 296)  LC_4 Logic Functioning bit
 (38 8)  (800 296)  (800 296)  LC_4 Logic Functioning bit
 (39 8)  (801 296)  (801 296)  LC_4 Logic Functioning bit
 (45 8)  (807 296)  (807 296)  LC_4 Logic Functioning bit
 (22 9)  (784 297)  (784 297)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (785 297)  (785 297)  routing T_15_18.sp4_v_b_42 <X> T_15_18.lc_trk_g2_2
 (24 9)  (786 297)  (786 297)  routing T_15_18.sp4_v_b_42 <X> T_15_18.lc_trk_g2_2
 (36 9)  (798 297)  (798 297)  LC_4 Logic Functioning bit
 (37 9)  (799 297)  (799 297)  LC_4 Logic Functioning bit
 (38 9)  (800 297)  (800 297)  LC_4 Logic Functioning bit
 (39 9)  (801 297)  (801 297)  LC_4 Logic Functioning bit
 (1 14)  (763 302)  (763 302)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (1 15)  (763 303)  (763 303)  routing T_15_18.lc_trk_g0_4 <X> T_15_18.wire_logic_cluster/lc_7/s_r


LogicTile_16_18

 (14 0)  (830 288)  (830 288)  routing T_16_18.lft_op_0 <X> T_16_18.lc_trk_g0_0
 (15 1)  (831 289)  (831 289)  routing T_16_18.lft_op_0 <X> T_16_18.lc_trk_g0_0
 (17 1)  (833 289)  (833 289)  Enable bit of Mux _local_links/g0_mux_0 => lft_op_0 lc_trk_g0_0
 (26 2)  (842 290)  (842 290)  routing T_16_18.lc_trk_g3_4 <X> T_16_18.wire_logic_cluster/lc_1/in_0
 (29 2)  (845 290)  (845 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (848 290)  (848 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (849 290)  (849 290)  routing T_16_18.lc_trk_g2_2 <X> T_16_18.wire_logic_cluster/lc_1/in_3
 (36 2)  (852 290)  (852 290)  LC_1 Logic Functioning bit
 (37 2)  (853 290)  (853 290)  LC_1 Logic Functioning bit
 (38 2)  (854 290)  (854 290)  LC_1 Logic Functioning bit
 (39 2)  (855 290)  (855 290)  LC_1 Logic Functioning bit
 (41 2)  (857 290)  (857 290)  LC_1 Logic Functioning bit
 (43 2)  (859 290)  (859 290)  LC_1 Logic Functioning bit
 (51 2)  (867 290)  (867 290)  Enable bit of Mux _out_links/OutMux3_1 => wire_logic_cluster/lc_1/out sp12_v_t_1
 (17 3)  (833 291)  (833 291)  Enable bit of Mux _local_links/g0_mux_4 => glb2local_0 lc_trk_g0_4
 (27 3)  (843 291)  (843 291)  routing T_16_18.lc_trk_g3_4 <X> T_16_18.wire_logic_cluster/lc_1/in_0
 (28 3)  (844 291)  (844 291)  routing T_16_18.lc_trk_g3_4 <X> T_16_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (845 291)  (845 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (31 3)  (847 291)  (847 291)  routing T_16_18.lc_trk_g2_2 <X> T_16_18.wire_logic_cluster/lc_1/in_3
 (36 3)  (852 291)  (852 291)  LC_1 Logic Functioning bit
 (38 3)  (854 291)  (854 291)  LC_1 Logic Functioning bit
 (0 6)  (816 294)  (816 294)  routing T_16_18.glb_netwk_7 <X> T_16_18.glb2local_0
 (1 6)  (817 294)  (817 294)  Enable bit of Mux _local_links/global_mux_0 => glb_netwk_7 glb2local_0
 (0 7)  (816 295)  (816 295)  routing T_16_18.glb_netwk_7 <X> T_16_18.glb2local_0
 (1 7)  (817 295)  (817 295)  routing T_16_18.glb_netwk_7 <X> T_16_18.glb2local_0
 (25 8)  (841 296)  (841 296)  routing T_16_18.sp4_h_r_42 <X> T_16_18.lc_trk_g2_2
 (22 9)  (838 297)  (838 297)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (839 297)  (839 297)  routing T_16_18.sp4_h_r_42 <X> T_16_18.lc_trk_g2_2
 (24 9)  (840 297)  (840 297)  routing T_16_18.sp4_h_r_42 <X> T_16_18.lc_trk_g2_2
 (25 9)  (841 297)  (841 297)  routing T_16_18.sp4_h_r_42 <X> T_16_18.lc_trk_g2_2
 (31 10)  (847 298)  (847 298)  routing T_16_18.lc_trk_g0_4 <X> T_16_18.wire_logic_cluster/lc_5/in_3
 (32 10)  (848 298)  (848 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (36 10)  (852 298)  (852 298)  LC_5 Logic Functioning bit
 (37 10)  (853 298)  (853 298)  LC_5 Logic Functioning bit
 (38 10)  (854 298)  (854 298)  LC_5 Logic Functioning bit
 (39 10)  (855 298)  (855 298)  LC_5 Logic Functioning bit
 (47 10)  (863 298)  (863 298)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (53 10)  (869 298)  (869 298)  Enable bit of Mux _out_links/OutMuxa_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_27
 (36 11)  (852 299)  (852 299)  LC_5 Logic Functioning bit
 (37 11)  (853 299)  (853 299)  LC_5 Logic Functioning bit
 (38 11)  (854 299)  (854 299)  LC_5 Logic Functioning bit
 (39 11)  (855 299)  (855 299)  LC_5 Logic Functioning bit
 (14 14)  (830 302)  (830 302)  routing T_16_18.sp4_h_r_44 <X> T_16_18.lc_trk_g3_4
 (14 15)  (830 303)  (830 303)  routing T_16_18.sp4_h_r_44 <X> T_16_18.lc_trk_g3_4
 (15 15)  (831 303)  (831 303)  routing T_16_18.sp4_h_r_44 <X> T_16_18.lc_trk_g3_4
 (16 15)  (832 303)  (832 303)  routing T_16_18.sp4_h_r_44 <X> T_16_18.lc_trk_g3_4
 (17 15)  (833 303)  (833 303)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_44 lc_trk_g3_4


LogicTile_17_18

 (22 0)  (896 288)  (896 288)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_19 lc_trk_g0_3
 (23 0)  (897 288)  (897 288)  routing T_17_18.sp4_v_b_19 <X> T_17_18.lc_trk_g0_3
 (24 0)  (898 288)  (898 288)  routing T_17_18.sp4_v_b_19 <X> T_17_18.lc_trk_g0_3
 (15 5)  (889 293)  (889 293)  routing T_17_18.sp4_v_t_5 <X> T_17_18.lc_trk_g1_0
 (16 5)  (890 293)  (890 293)  routing T_17_18.sp4_v_t_5 <X> T_17_18.lc_trk_g1_0
 (17 5)  (891 293)  (891 293)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_t_5 lc_trk_g1_0
 (17 6)  (891 294)  (891 294)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_5 lc_trk_g1_5
 (3 11)  (877 299)  (877 299)  routing T_17_18.sp12_v_b_1 <X> T_17_18.sp12_h_l_22
 (26 12)  (900 300)  (900 300)  routing T_17_18.lc_trk_g1_5 <X> T_17_18.wire_logic_cluster/lc_6/in_0
 (27 12)  (901 300)  (901 300)  routing T_17_18.lc_trk_g1_0 <X> T_17_18.wire_logic_cluster/lc_6/in_1
 (29 12)  (903 300)  (903 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_1
 (32 12)  (906 300)  (906 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (36 12)  (910 300)  (910 300)  LC_6 Logic Functioning bit
 (37 12)  (911 300)  (911 300)  LC_6 Logic Functioning bit
 (38 12)  (912 300)  (912 300)  LC_6 Logic Functioning bit
 (39 12)  (913 300)  (913 300)  LC_6 Logic Functioning bit
 (41 12)  (915 300)  (915 300)  LC_6 Logic Functioning bit
 (43 12)  (917 300)  (917 300)  LC_6 Logic Functioning bit
 (48 12)  (922 300)  (922 300)  Enable bit of Mux _out_links/OutMux5_6 => wire_logic_cluster/lc_6/out sp12_h_r_20
 (27 13)  (901 301)  (901 301)  routing T_17_18.lc_trk_g1_5 <X> T_17_18.wire_logic_cluster/lc_6/in_0
 (29 13)  (903 301)  (903 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_5 wire_logic_cluster/lc_6/in_0
 (31 13)  (905 301)  (905 301)  routing T_17_18.lc_trk_g0_3 <X> T_17_18.wire_logic_cluster/lc_6/in_3
 (37 13)  (911 301)  (911 301)  LC_6 Logic Functioning bit
 (39 13)  (913 301)  (913 301)  LC_6 Logic Functioning bit


LogicTile_20_18

 (3 6)  (1039 294)  (1039 294)  routing T_20_18.sp12_v_b_0 <X> T_20_18.sp12_v_t_23
 (3 9)  (1039 297)  (1039 297)  routing T_20_18.sp12_h_l_22 <X> T_20_18.sp12_v_b_1


LogicTile_22_18

 (2 6)  (1146 294)  (1146 294)  Enable bit of Mux _span_links/cross_mux_horz_7 => sp12_h_r_14 sp4_h_r_19


RAM_Tile_25_18

 (5 12)  (1311 300)  (1311 300)  routing T_25_18.sp4_h_l_43 <X> T_25_18.sp4_h_r_9
 (4 13)  (1310 301)  (1310 301)  routing T_25_18.sp4_h_l_43 <X> T_25_18.sp4_h_r_9


LogicTile_26_18

 (3 3)  (1351 291)  (1351 291)  routing T_26_18.sp12_v_b_0 <X> T_26_18.sp12_h_l_23


LogicTile_29_18

 (5 0)  (1515 288)  (1515 288)  routing T_29_18.sp4_h_l_44 <X> T_29_18.sp4_h_r_0
 (4 1)  (1514 289)  (1514 289)  routing T_29_18.sp4_h_l_44 <X> T_29_18.sp4_h_r_0
 (19 3)  (1529 291)  (1529 291)  Enable bit of Mux _span_links/cross_mux_vert_2 => sp12_v_t_2 sp4_v_t_3


IO_Tile_33_18

 (14 1)  (1740 289)  (1740 289)  routing T_33_18.span4_vert_t_12 <X> T_33_18.span4_vert_b_0
 (13 7)  (1739 295)  (1739 295)  routing T_33_18.span4_horz_37 <X> T_33_18.span4_vert_b_2


IO_Tile_0_17

 (4 0)  (13 272)  (13 272)  routing T_0_17.span12_horz_0 <X> T_0_17.lc_trk_g0_0
 (4 1)  (13 273)  (13 273)  routing T_0_17.span12_horz_0 <X> T_0_17.lc_trk_g0_0
 (5 1)  (12 273)  (12 273)  routing T_0_17.span12_horz_0 <X> T_0_17.lc_trk_g0_0
 (7 1)  (10 273)  (10 273)  Enable bit of Mux _local_links/g0_mux_0 => span12_horz_0 lc_trk_g0_0
 (3 6)  (14 278)  (14 278)  IO control bit: GIOLEFT0_IE_1

 (5 6)  (12 278)  (12 278)  routing T_0_17.span4_vert_b_7 <X> T_0_17.lc_trk_g0_7
 (7 6)  (10 278)  (10 278)  Enable bit of Mux _local_links/g0_mux_7 => span4_vert_b_7 lc_trk_g0_7
 (8 7)  (9 279)  (9 279)  routing T_0_17.span4_vert_b_7 <X> T_0_17.lc_trk_g0_7
 (16 8)  (1 280)  (1 280)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (13 10)  (4 282)  (4 282)  routing T_0_17.lc_trk_g0_7 <X> T_0_17.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 282)  (1 282)  IOB_1 IO Functioning bit
 (11 11)  (6 283)  (6 283)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_0 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (5 283)  (5 283)  routing T_0_17.lc_trk_g0_7 <X> T_0_17.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (4 283)  (4 283)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (12 12)  (5 284)  (5 284)  routing T_0_17.span4_horz_43 <X> T_0_17.span4_vert_t_15
 (13 13)  (4 285)  (4 285)  routing T_0_17.span4_horz_43 <X> T_0_17.span4_vert_b_3
 (17 13)  (0 285)  (0 285)  IOB_1 IO Functioning bit
 (17 14)  (0 286)  (0 286)  IOB_1 IO Functioning bit


LogicTile_1_17

 (4 0)  (22 272)  (22 272)  routing T_1_17.sp4_h_l_43 <X> T_1_17.sp4_v_b_0
 (6 0)  (24 272)  (24 272)  routing T_1_17.sp4_h_l_43 <X> T_1_17.sp4_v_b_0
 (5 1)  (23 273)  (23 273)  routing T_1_17.sp4_h_l_43 <X> T_1_17.sp4_v_b_0
 (5 10)  (23 282)  (23 282)  routing T_1_17.sp4_h_r_3 <X> T_1_17.sp4_h_l_43
 (4 11)  (22 283)  (22 283)  routing T_1_17.sp4_h_r_3 <X> T_1_17.sp4_h_l_43


LogicTile_2_17

 (3 5)  (75 277)  (75 277)  routing T_2_17.sp12_h_l_23 <X> T_2_17.sp12_h_r_0
 (19 15)  (91 287)  (91 287)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


RAM_Tile_8_17

 (3 4)  (399 276)  (399 276)  routing T_8_17.sp12_v_b_0 <X> T_8_17.sp12_h_r_0
 (3 5)  (399 277)  (399 277)  routing T_8_17.sp12_v_b_0 <X> T_8_17.sp12_h_r_0


LogicTile_10_17

 (31 12)  (523 284)  (523 284)  routing T_10_17.lc_trk_g3_6 <X> T_10_17.wire_logic_cluster/lc_6/in_3
 (32 12)  (524 284)  (524 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (525 284)  (525 284)  routing T_10_17.lc_trk_g3_6 <X> T_10_17.wire_logic_cluster/lc_6/in_3
 (34 12)  (526 284)  (526 284)  routing T_10_17.lc_trk_g3_6 <X> T_10_17.wire_logic_cluster/lc_6/in_3
 (40 12)  (532 284)  (532 284)  LC_6 Logic Functioning bit
 (41 12)  (533 284)  (533 284)  LC_6 Logic Functioning bit
 (42 12)  (534 284)  (534 284)  LC_6 Logic Functioning bit
 (43 12)  (535 284)  (535 284)  LC_6 Logic Functioning bit
 (48 12)  (540 284)  (540 284)  Enable bit of Mux _out_links/OutMux5_6 => wire_logic_cluster/lc_6/out sp12_h_r_20
 (31 13)  (523 285)  (523 285)  routing T_10_17.lc_trk_g3_6 <X> T_10_17.wire_logic_cluster/lc_6/in_3
 (40 13)  (532 285)  (532 285)  LC_6 Logic Functioning bit
 (41 13)  (533 285)  (533 285)  LC_6 Logic Functioning bit
 (42 13)  (534 285)  (534 285)  LC_6 Logic Functioning bit
 (43 13)  (535 285)  (535 285)  LC_6 Logic Functioning bit
 (25 14)  (517 286)  (517 286)  routing T_10_17.sp4_h_r_38 <X> T_10_17.lc_trk_g3_6
 (22 15)  (514 287)  (514 287)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_38 lc_trk_g3_6
 (23 15)  (515 287)  (515 287)  routing T_10_17.sp4_h_r_38 <X> T_10_17.lc_trk_g3_6
 (24 15)  (516 287)  (516 287)  routing T_10_17.sp4_h_r_38 <X> T_10_17.lc_trk_g3_6


LogicTile_11_17

 (16 0)  (562 272)  (562 272)  routing T_11_17.sp4_v_b_1 <X> T_11_17.lc_trk_g0_1
 (17 0)  (563 272)  (563 272)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_1 lc_trk_g0_1
 (18 0)  (564 272)  (564 272)  routing T_11_17.sp4_v_b_1 <X> T_11_17.lc_trk_g0_1
 (29 0)  (575 272)  (575 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (577 272)  (577 272)  routing T_11_17.lc_trk_g0_7 <X> T_11_17.wire_logic_cluster/lc_0/in_3
 (32 0)  (578 272)  (578 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_3
 (36 0)  (582 272)  (582 272)  LC_0 Logic Functioning bit
 (38 0)  (584 272)  (584 272)  LC_0 Logic Functioning bit
 (47 0)  (593 272)  (593 272)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (26 1)  (572 273)  (572 273)  routing T_11_17.lc_trk_g1_3 <X> T_11_17.wire_logic_cluster/lc_0/in_0
 (27 1)  (573 273)  (573 273)  routing T_11_17.lc_trk_g1_3 <X> T_11_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (575 273)  (575 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (31 1)  (577 273)  (577 273)  routing T_11_17.lc_trk_g0_7 <X> T_11_17.wire_logic_cluster/lc_0/in_3
 (36 1)  (582 273)  (582 273)  LC_0 Logic Functioning bit
 (37 1)  (583 273)  (583 273)  LC_0 Logic Functioning bit
 (38 1)  (584 273)  (584 273)  LC_0 Logic Functioning bit
 (39 1)  (585 273)  (585 273)  LC_0 Logic Functioning bit
 (40 1)  (586 273)  (586 273)  LC_0 Logic Functioning bit
 (42 1)  (588 273)  (588 273)  LC_0 Logic Functioning bit
 (22 2)  (568 274)  (568 274)  Enable bit of Mux _local_links/g0_mux_7 => sp4_r_v_b_31 lc_trk_g0_7
 (21 3)  (567 275)  (567 275)  routing T_11_17.sp4_r_v_b_31 <X> T_11_17.lc_trk_g0_7
 (22 4)  (568 276)  (568 276)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_l_16 lc_trk_g1_3
 (23 4)  (569 276)  (569 276)  routing T_11_17.sp12_h_l_16 <X> T_11_17.lc_trk_g1_3
 (21 5)  (567 277)  (567 277)  routing T_11_17.sp12_h_l_16 <X> T_11_17.lc_trk_g1_3
 (5 6)  (551 278)  (551 278)  routing T_11_17.sp4_h_r_0 <X> T_11_17.sp4_h_l_38
 (4 7)  (550 279)  (550 279)  routing T_11_17.sp4_h_r_0 <X> T_11_17.sp4_h_l_38
 (8 7)  (554 279)  (554 279)  routing T_11_17.sp4_v_b_1 <X> T_11_17.sp4_v_t_41
 (10 7)  (556 279)  (556 279)  routing T_11_17.sp4_v_b_1 <X> T_11_17.sp4_v_t_41


LogicTile_12_17

 (2 0)  (602 272)  (602 272)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (3 6)  (603 278)  (603 278)  routing T_12_17.sp12_v_b_0 <X> T_12_17.sp12_v_t_23


LogicTile_13_17

 (22 2)  (676 274)  (676 274)  Enable bit of Mux _local_links/g0_mux_7 => top_op_7 lc_trk_g0_7
 (24 2)  (678 274)  (678 274)  routing T_13_17.top_op_7 <X> T_13_17.lc_trk_g0_7
 (25 2)  (679 274)  (679 274)  routing T_13_17.sp4_v_t_3 <X> T_13_17.lc_trk_g0_6
 (26 2)  (680 274)  (680 274)  routing T_13_17.lc_trk_g0_7 <X> T_13_17.wire_logic_cluster/lc_1/in_0
 (29 2)  (683 274)  (683 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (684 274)  (684 274)  routing T_13_17.lc_trk_g0_6 <X> T_13_17.wire_logic_cluster/lc_1/in_1
 (32 2)  (686 274)  (686 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (687 274)  (687 274)  routing T_13_17.lc_trk_g2_2 <X> T_13_17.wire_logic_cluster/lc_1/in_3
 (36 2)  (690 274)  (690 274)  LC_1 Logic Functioning bit
 (38 2)  (692 274)  (692 274)  LC_1 Logic Functioning bit
 (41 2)  (695 274)  (695 274)  LC_1 Logic Functioning bit
 (43 2)  (697 274)  (697 274)  LC_1 Logic Functioning bit
 (52 2)  (706 274)  (706 274)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (21 3)  (675 275)  (675 275)  routing T_13_17.top_op_7 <X> T_13_17.lc_trk_g0_7
 (22 3)  (676 275)  (676 275)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_t_3 lc_trk_g0_6
 (23 3)  (677 275)  (677 275)  routing T_13_17.sp4_v_t_3 <X> T_13_17.lc_trk_g0_6
 (25 3)  (679 275)  (679 275)  routing T_13_17.sp4_v_t_3 <X> T_13_17.lc_trk_g0_6
 (26 3)  (680 275)  (680 275)  routing T_13_17.lc_trk_g0_7 <X> T_13_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (683 275)  (683 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_7 wire_logic_cluster/lc_1/in_0
 (30 3)  (684 275)  (684 275)  routing T_13_17.lc_trk_g0_6 <X> T_13_17.wire_logic_cluster/lc_1/in_1
 (31 3)  (685 275)  (685 275)  routing T_13_17.lc_trk_g2_2 <X> T_13_17.wire_logic_cluster/lc_1/in_3
 (37 3)  (691 275)  (691 275)  LC_1 Logic Functioning bit
 (39 3)  (693 275)  (693 275)  LC_1 Logic Functioning bit
 (41 3)  (695 275)  (695 275)  LC_1 Logic Functioning bit
 (43 3)  (697 275)  (697 275)  LC_1 Logic Functioning bit
 (22 9)  (676 281)  (676 281)  Enable bit of Mux _local_links/g2_mux_2 => tnr_op_2 lc_trk_g2_2
 (24 9)  (678 281)  (678 281)  routing T_13_17.tnr_op_2 <X> T_13_17.lc_trk_g2_2


LogicTile_14_17

 (0 0)  (708 272)  (708 272)  Negative Clock bit

 (28 0)  (736 272)  (736 272)  routing T_14_17.lc_trk_g2_7 <X> T_14_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (737 272)  (737 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (738 272)  (738 272)  routing T_14_17.lc_trk_g2_7 <X> T_14_17.wire_logic_cluster/lc_0/in_1
 (31 0)  (739 272)  (739 272)  routing T_14_17.lc_trk_g1_6 <X> T_14_17.wire_logic_cluster/lc_0/in_3
 (32 0)  (740 272)  (740 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_3
 (34 0)  (742 272)  (742 272)  routing T_14_17.lc_trk_g1_6 <X> T_14_17.wire_logic_cluster/lc_0/in_3
 (37 0)  (745 272)  (745 272)  LC_0 Logic Functioning bit
 (39 0)  (747 272)  (747 272)  LC_0 Logic Functioning bit
 (40 0)  (748 272)  (748 272)  LC_0 Logic Functioning bit
 (41 0)  (749 272)  (749 272)  LC_0 Logic Functioning bit
 (42 0)  (750 272)  (750 272)  LC_0 Logic Functioning bit
 (43 0)  (751 272)  (751 272)  LC_0 Logic Functioning bit
 (45 0)  (753 272)  (753 272)  LC_0 Logic Functioning bit
 (51 0)  (759 272)  (759 272)  Enable bit of Mux _out_links/OutMux3_0 => wire_logic_cluster/lc_0/out sp12_v_b_0
 (30 1)  (738 273)  (738 273)  routing T_14_17.lc_trk_g2_7 <X> T_14_17.wire_logic_cluster/lc_0/in_1
 (31 1)  (739 273)  (739 273)  routing T_14_17.lc_trk_g1_6 <X> T_14_17.wire_logic_cluster/lc_0/in_3
 (37 1)  (745 273)  (745 273)  LC_0 Logic Functioning bit
 (39 1)  (747 273)  (747 273)  LC_0 Logic Functioning bit
 (40 1)  (748 273)  (748 273)  LC_0 Logic Functioning bit
 (41 1)  (749 273)  (749 273)  LC_0 Logic Functioning bit
 (42 1)  (750 273)  (750 273)  LC_0 Logic Functioning bit
 (43 1)  (751 273)  (751 273)  LC_0 Logic Functioning bit
 (0 2)  (708 274)  (708 274)  routing T_14_17.glb_netwk_2 <X> T_14_17.wire_logic_cluster/lc_7/clk
 (2 2)  (710 274)  (710 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_2 wire_logic_cluster/lc_7/clk
 (2 4)  (710 276)  (710 276)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (3 6)  (711 278)  (711 278)  routing T_14_17.sp12_h_r_0 <X> T_14_17.sp12_v_t_23
 (3 7)  (711 279)  (711 279)  routing T_14_17.sp12_h_r_0 <X> T_14_17.sp12_v_t_23
 (22 7)  (730 279)  (730 279)  Enable bit of Mux _local_links/g1_mux_6 => top_op_6 lc_trk_g1_6
 (24 7)  (732 279)  (732 279)  routing T_14_17.top_op_6 <X> T_14_17.lc_trk_g1_6
 (25 7)  (733 279)  (733 279)  routing T_14_17.top_op_6 <X> T_14_17.lc_trk_g1_6
 (22 10)  (730 282)  (730 282)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (21 11)  (729 283)  (729 283)  routing T_14_17.sp4_r_v_b_39 <X> T_14_17.lc_trk_g2_7
 (11 12)  (719 284)  (719 284)  routing T_14_17.sp4_v_t_38 <X> T_14_17.sp4_v_b_11
 (13 12)  (721 284)  (721 284)  routing T_14_17.sp4_v_t_38 <X> T_14_17.sp4_v_b_11


LogicTile_15_17

 (5 2)  (767 274)  (767 274)  routing T_15_17.sp4_v_t_43 <X> T_15_17.sp4_h_l_37
 (4 3)  (766 275)  (766 275)  routing T_15_17.sp4_v_t_43 <X> T_15_17.sp4_h_l_37
 (6 3)  (768 275)  (768 275)  routing T_15_17.sp4_v_t_43 <X> T_15_17.sp4_h_l_37
 (14 3)  (776 275)  (776 275)  routing T_15_17.top_op_4 <X> T_15_17.lc_trk_g0_4
 (15 3)  (777 275)  (777 275)  routing T_15_17.top_op_4 <X> T_15_17.lc_trk_g0_4
 (17 3)  (779 275)  (779 275)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (26 6)  (788 278)  (788 278)  routing T_15_17.lc_trk_g3_4 <X> T_15_17.wire_logic_cluster/lc_3/in_0
 (29 6)  (791 278)  (791 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (792 278)  (792 278)  routing T_15_17.lc_trk_g0_4 <X> T_15_17.wire_logic_cluster/lc_3/in_1
 (32 6)  (794 278)  (794 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_3
 (33 6)  (795 278)  (795 278)  routing T_15_17.lc_trk_g2_2 <X> T_15_17.wire_logic_cluster/lc_3/in_3
 (36 6)  (798 278)  (798 278)  LC_3 Logic Functioning bit
 (38 6)  (800 278)  (800 278)  LC_3 Logic Functioning bit
 (41 6)  (803 278)  (803 278)  LC_3 Logic Functioning bit
 (43 6)  (805 278)  (805 278)  LC_3 Logic Functioning bit
 (52 6)  (814 278)  (814 278)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (27 7)  (789 279)  (789 279)  routing T_15_17.lc_trk_g3_4 <X> T_15_17.wire_logic_cluster/lc_3/in_0
 (28 7)  (790 279)  (790 279)  routing T_15_17.lc_trk_g3_4 <X> T_15_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (791 279)  (791 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (31 7)  (793 279)  (793 279)  routing T_15_17.lc_trk_g2_2 <X> T_15_17.wire_logic_cluster/lc_3/in_3
 (36 7)  (798 279)  (798 279)  LC_3 Logic Functioning bit
 (38 7)  (800 279)  (800 279)  LC_3 Logic Functioning bit
 (40 7)  (802 279)  (802 279)  LC_3 Logic Functioning bit
 (42 7)  (804 279)  (804 279)  LC_3 Logic Functioning bit
 (22 9)  (784 281)  (784 281)  Enable bit of Mux _local_links/g2_mux_2 => tnl_op_2 lc_trk_g2_2
 (24 9)  (786 281)  (786 281)  routing T_15_17.tnl_op_2 <X> T_15_17.lc_trk_g2_2
 (25 9)  (787 281)  (787 281)  routing T_15_17.tnl_op_2 <X> T_15_17.lc_trk_g2_2
 (14 14)  (776 286)  (776 286)  routing T_15_17.sp4_v_b_36 <X> T_15_17.lc_trk_g3_4
 (10 15)  (772 287)  (772 287)  routing T_15_17.sp4_h_l_40 <X> T_15_17.sp4_v_t_47
 (14 15)  (776 287)  (776 287)  routing T_15_17.sp4_v_b_36 <X> T_15_17.lc_trk_g3_4
 (16 15)  (778 287)  (778 287)  routing T_15_17.sp4_v_b_36 <X> T_15_17.lc_trk_g3_4
 (17 15)  (779 287)  (779 287)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_b_36 lc_trk_g3_4


LogicTile_16_17

 (6 0)  (822 272)  (822 272)  routing T_16_17.sp4_v_t_44 <X> T_16_17.sp4_v_b_0
 (5 1)  (821 273)  (821 273)  routing T_16_17.sp4_v_t_44 <X> T_16_17.sp4_v_b_0


LogicTile_17_17

 (6 2)  (880 274)  (880 274)  routing T_17_17.sp4_h_l_42 <X> T_17_17.sp4_v_t_37


LogicTile_19_17

 (3 5)  (985 277)  (985 277)  routing T_19_17.sp12_h_l_23 <X> T_19_17.sp12_h_r_0


LogicTile_26_17

 (3 3)  (1351 275)  (1351 275)  routing T_26_17.sp12_v_b_0 <X> T_26_17.sp12_h_l_23


LogicTile_29_17

 (2 12)  (1512 284)  (1512 284)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_32_17

 (8 8)  (1680 280)  (1680 280)  routing T_32_17.sp4_h_l_46 <X> T_32_17.sp4_h_r_7
 (10 8)  (1682 280)  (1682 280)  routing T_32_17.sp4_h_l_46 <X> T_32_17.sp4_h_r_7


IO_Tile_33_17

 (16 0)  (1742 272)  (1742 272)  IOB_0 IO Functioning bit
 (13 3)  (1739 275)  (1739 275)  routing T_33_17.span4_horz_7 <X> T_33_17.span4_vert_b_1
 (14 3)  (1740 275)  (1740 275)  routing T_33_17.span4_horz_7 <X> T_33_17.span4_vert_b_1
 (17 3)  (1743 275)  (1743 275)  IOB_0 IO Functioning bit
 (13 4)  (1739 276)  (1739 276)  routing T_33_17.lc_trk_g0_6 <X> T_33_17.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1742 276)  (1742 276)  IOB_0 IO Functioning bit
 (12 5)  (1738 277)  (1738 277)  routing T_33_17.lc_trk_g0_6 <X> T_33_17.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1739 277)  (1739 277)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_6 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 278)  (1728 278)  IO control bit: GIORIGHT0_REN_0

 (4 7)  (1730 279)  (1730 279)  routing T_33_17.span4_vert_b_6 <X> T_33_17.lc_trk_g0_6
 (5 7)  (1731 279)  (1731 279)  routing T_33_17.span4_vert_b_6 <X> T_33_17.lc_trk_g0_6
 (7 7)  (1733 279)  (1733 279)  Enable bit of Mux _local_links/g0_mux_6 => span4_vert_b_6 lc_trk_g0_6


IO_Tile_0_16

 (16 0)  (1 256)  (1 256)  IOB_0 IO Functioning bit
 (3 1)  (14 257)  (14 257)  IO control bit: GIOLEFT1_REN_1

 (17 3)  (0 259)  (0 259)  IOB_0 IO Functioning bit
 (10 4)  (7 260)  (7 260)  routing T_0_16.lc_trk_g0_7 <X> T_0_16.wire_io_cluster/io_0/OUT_ENB
 (12 4)  (5 260)  (5 260)  routing T_0_16.lc_trk_g1_7 <X> T_0_16.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (4 260)  (4 260)  routing T_0_16.lc_trk_g1_7 <X> T_0_16.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (0 260)  (0 260)  IOB_0 IO Functioning bit
 (10 5)  (7 261)  (7 261)  routing T_0_16.lc_trk_g0_7 <X> T_0_16.wire_io_cluster/io_0/OUT_ENB
 (11 5)  (6 261)  (6 261)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g0_7 wire_io_cluster/io_0/OUT_ENB
 (12 5)  (5 261)  (5 261)  routing T_0_16.lc_trk_g1_7 <X> T_0_16.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (4 261)  (4 261)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_7 wire_io_cluster/io_0/D_OUT_0
 (17 5)  (0 261)  (0 261)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (5 6)  (12 262)  (12 262)  routing T_0_16.span4_vert_b_7 <X> T_0_16.lc_trk_g0_7
 (7 6)  (10 262)  (10 262)  Enable bit of Mux _local_links/g0_mux_7 => span4_vert_b_7 lc_trk_g0_7
 (8 7)  (9 263)  (9 263)  routing T_0_16.span4_vert_b_7 <X> T_0_16.lc_trk_g0_7
 (3 9)  (14 265)  (14 265)  IO control bit: GIOLEFT1_IE_0

 (12 10)  (5 266)  (5 266)  routing T_0_16.lc_trk_g1_4 <X> T_0_16.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (4 266)  (4 266)  routing T_0_16.lc_trk_g1_4 <X> T_0_16.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 266)  (1 266)  IOB_1 IO Functioning bit
 (13 11)  (4 267)  (4 267)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_4 wire_io_cluster/io_1/D_OUT_0
 (4 12)  (13 268)  (13 268)  routing T_0_16.span12_horz_4 <X> T_0_16.lc_trk_g1_4
 (4 13)  (13 269)  (13 269)  routing T_0_16.span12_horz_4 <X> T_0_16.lc_trk_g1_4
 (5 13)  (12 269)  (12 269)  routing T_0_16.span12_horz_4 <X> T_0_16.lc_trk_g1_4
 (7 13)  (10 269)  (10 269)  Enable bit of Mux _local_links/g1_mux_4 => span12_horz_4 lc_trk_g1_4
 (17 13)  (0 269)  (0 269)  IOB_1 IO Functioning bit
 (6 14)  (11 270)  (11 270)  routing T_0_16.span4_horz_7 <X> T_0_16.lc_trk_g1_7
 (7 14)  (10 270)  (10 270)  Enable bit of Mux _local_links/g1_mux_7 => span4_horz_7 lc_trk_g1_7
 (8 14)  (9 270)  (9 270)  routing T_0_16.span4_horz_7 <X> T_0_16.lc_trk_g1_7
 (16 14)  (1 270)  (1 270)  IOB_1 IO Functioning bit


LogicTile_2_16

 (3 4)  (75 260)  (75 260)  routing T_2_16.sp12_v_t_23 <X> T_2_16.sp12_h_r_0


LogicTile_4_16

 (8 3)  (188 259)  (188 259)  routing T_4_16.sp4_h_r_7 <X> T_4_16.sp4_v_t_36
 (9 3)  (189 259)  (189 259)  routing T_4_16.sp4_h_r_7 <X> T_4_16.sp4_v_t_36
 (10 3)  (190 259)  (190 259)  routing T_4_16.sp4_h_r_7 <X> T_4_16.sp4_v_t_36
 (3 5)  (183 261)  (183 261)  routing T_4_16.sp12_h_l_23 <X> T_4_16.sp12_h_r_0
 (10 10)  (190 266)  (190 266)  routing T_4_16.sp4_v_b_2 <X> T_4_16.sp4_h_l_42


LogicTile_5_16

 (2 4)  (236 260)  (236 260)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7


RAM_Tile_8_16

 (3 4)  (399 260)  (399 260)  routing T_8_16.sp12_v_t_23 <X> T_8_16.sp12_h_r_0
 (2 8)  (398 264)  (398 264)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_r_20
 (9 12)  (405 268)  (405 268)  routing T_8_16.sp4_v_t_47 <X> T_8_16.sp4_h_r_10


LogicTile_10_16

 (3 2)  (495 258)  (495 258)  routing T_10_16.sp12_h_r_0 <X> T_10_16.sp12_h_l_23
 (3 3)  (495 259)  (495 259)  routing T_10_16.sp12_h_r_0 <X> T_10_16.sp12_h_l_23


LogicTile_11_16

 (3 2)  (549 258)  (549 258)  routing T_11_16.sp12_h_r_0 <X> T_11_16.sp12_h_l_23
 (3 3)  (549 259)  (549 259)  routing T_11_16.sp12_h_r_0 <X> T_11_16.sp12_h_l_23
 (6 13)  (552 269)  (552 269)  routing T_11_16.sp4_h_l_44 <X> T_11_16.sp4_h_r_9


LogicTile_12_16

 (2 0)  (602 256)  (602 256)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (3 3)  (603 259)  (603 259)  routing T_12_16.sp12_v_b_0 <X> T_12_16.sp12_h_l_23
 (8 5)  (608 261)  (608 261)  routing T_12_16.sp4_h_l_47 <X> T_12_16.sp4_v_b_4
 (9 5)  (609 261)  (609 261)  routing T_12_16.sp4_h_l_47 <X> T_12_16.sp4_v_b_4
 (10 5)  (610 261)  (610 261)  routing T_12_16.sp4_h_l_47 <X> T_12_16.sp4_v_b_4
 (3 6)  (603 262)  (603 262)  routing T_12_16.sp12_v_b_0 <X> T_12_16.sp12_v_t_23


LogicTile_13_16

 (11 14)  (665 270)  (665 270)  routing T_13_16.sp4_v_b_8 <X> T_13_16.sp4_v_t_46
 (12 15)  (666 271)  (666 271)  routing T_13_16.sp4_v_b_8 <X> T_13_16.sp4_v_t_46


LogicTile_14_16

 (3 1)  (711 257)  (711 257)  routing T_14_16.sp12_h_l_23 <X> T_14_16.sp12_v_b_0
 (14 7)  (722 263)  (722 263)  routing T_14_16.sp12_h_r_20 <X> T_14_16.lc_trk_g1_4
 (16 7)  (724 263)  (724 263)  routing T_14_16.sp12_h_r_20 <X> T_14_16.lc_trk_g1_4
 (17 7)  (725 263)  (725 263)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_r_20 lc_trk_g1_4
 (19 9)  (727 265)  (727 265)  Enable bit of Mux _span_links/cross_mux_vert_8 => sp12_v_t_14 sp4_v_t_9
 (17 11)  (725 267)  (725 267)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (26 12)  (734 268)  (734 268)  routing T_14_16.lc_trk_g2_4 <X> T_14_16.wire_logic_cluster/lc_6/in_0
 (27 12)  (735 268)  (735 268)  routing T_14_16.lc_trk_g3_6 <X> T_14_16.wire_logic_cluster/lc_6/in_1
 (28 12)  (736 268)  (736 268)  routing T_14_16.lc_trk_g3_6 <X> T_14_16.wire_logic_cluster/lc_6/in_1
 (29 12)  (737 268)  (737 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (738 268)  (738 268)  routing T_14_16.lc_trk_g3_6 <X> T_14_16.wire_logic_cluster/lc_6/in_1
 (31 12)  (739 268)  (739 268)  routing T_14_16.lc_trk_g1_4 <X> T_14_16.wire_logic_cluster/lc_6/in_3
 (32 12)  (740 268)  (740 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (742 268)  (742 268)  routing T_14_16.lc_trk_g1_4 <X> T_14_16.wire_logic_cluster/lc_6/in_3
 (36 12)  (744 268)  (744 268)  LC_6 Logic Functioning bit
 (37 12)  (745 268)  (745 268)  LC_6 Logic Functioning bit
 (38 12)  (746 268)  (746 268)  LC_6 Logic Functioning bit
 (39 12)  (747 268)  (747 268)  LC_6 Logic Functioning bit
 (41 12)  (749 268)  (749 268)  LC_6 Logic Functioning bit
 (43 12)  (751 268)  (751 268)  LC_6 Logic Functioning bit
 (47 12)  (755 268)  (755 268)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (28 13)  (736 269)  (736 269)  routing T_14_16.lc_trk_g2_4 <X> T_14_16.wire_logic_cluster/lc_6/in_0
 (29 13)  (737 269)  (737 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_4 wire_logic_cluster/lc_6/in_0
 (30 13)  (738 269)  (738 269)  routing T_14_16.lc_trk_g3_6 <X> T_14_16.wire_logic_cluster/lc_6/in_1
 (36 13)  (744 269)  (744 269)  LC_6 Logic Functioning bit
 (38 13)  (746 269)  (746 269)  LC_6 Logic Functioning bit
 (22 15)  (730 271)  (730 271)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (733 271)  (733 271)  routing T_14_16.sp4_r_v_b_46 <X> T_14_16.lc_trk_g3_6


LogicTile_15_16

 (15 0)  (777 256)  (777 256)  routing T_15_16.sp4_h_r_1 <X> T_15_16.lc_trk_g0_1
 (16 0)  (778 256)  (778 256)  routing T_15_16.sp4_h_r_1 <X> T_15_16.lc_trk_g0_1
 (17 0)  (779 256)  (779 256)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_1 lc_trk_g0_1
 (26 0)  (788 256)  (788 256)  routing T_15_16.lc_trk_g0_4 <X> T_15_16.wire_logic_cluster/lc_0/in_0
 (29 0)  (791 256)  (791 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (793 256)  (793 256)  routing T_15_16.lc_trk_g3_4 <X> T_15_16.wire_logic_cluster/lc_0/in_3
 (32 0)  (794 256)  (794 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (795 256)  (795 256)  routing T_15_16.lc_trk_g3_4 <X> T_15_16.wire_logic_cluster/lc_0/in_3
 (34 0)  (796 256)  (796 256)  routing T_15_16.lc_trk_g3_4 <X> T_15_16.wire_logic_cluster/lc_0/in_3
 (36 0)  (798 256)  (798 256)  LC_0 Logic Functioning bit
 (38 0)  (800 256)  (800 256)  LC_0 Logic Functioning bit
 (47 0)  (809 256)  (809 256)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (18 1)  (780 257)  (780 257)  routing T_15_16.sp4_h_r_1 <X> T_15_16.lc_trk_g0_1
 (29 1)  (791 257)  (791 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (36 1)  (798 257)  (798 257)  LC_0 Logic Functioning bit
 (37 1)  (799 257)  (799 257)  LC_0 Logic Functioning bit
 (38 1)  (800 257)  (800 257)  LC_0 Logic Functioning bit
 (39 1)  (801 257)  (801 257)  LC_0 Logic Functioning bit
 (41 1)  (803 257)  (803 257)  LC_0 Logic Functioning bit
 (43 1)  (805 257)  (805 257)  LC_0 Logic Functioning bit
 (11 2)  (773 258)  (773 258)  routing T_15_16.sp4_h_l_44 <X> T_15_16.sp4_v_t_39
 (14 2)  (776 258)  (776 258)  routing T_15_16.sp4_v_t_1 <X> T_15_16.lc_trk_g0_4
 (14 3)  (776 259)  (776 259)  routing T_15_16.sp4_v_t_1 <X> T_15_16.lc_trk_g0_4
 (16 3)  (778 259)  (778 259)  routing T_15_16.sp4_v_t_1 <X> T_15_16.lc_trk_g0_4
 (17 3)  (779 259)  (779 259)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_1 lc_trk_g0_4
 (3 12)  (765 268)  (765 268)  routing T_15_16.sp12_v_t_22 <X> T_15_16.sp12_h_r_1
 (11 12)  (773 268)  (773 268)  routing T_15_16.sp4_h_l_40 <X> T_15_16.sp4_v_b_11
 (13 12)  (775 268)  (775 268)  routing T_15_16.sp4_h_l_40 <X> T_15_16.sp4_v_b_11
 (12 13)  (774 269)  (774 269)  routing T_15_16.sp4_h_l_40 <X> T_15_16.sp4_v_b_11
 (15 15)  (777 271)  (777 271)  routing T_15_16.sp4_v_t_33 <X> T_15_16.lc_trk_g3_4
 (16 15)  (778 271)  (778 271)  routing T_15_16.sp4_v_t_33 <X> T_15_16.lc_trk_g3_4
 (17 15)  (779 271)  (779 271)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_33 lc_trk_g3_4


LogicTile_16_16

 (17 2)  (833 258)  (833 258)  Enable bit of Mux _local_links/g0_mux_5 => glb2local_1 lc_trk_g0_5
 (31 4)  (847 260)  (847 260)  routing T_16_16.lc_trk_g0_5 <X> T_16_16.wire_logic_cluster/lc_2/in_3
 (32 4)  (848 260)  (848 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_3
 (36 4)  (852 260)  (852 260)  LC_2 Logic Functioning bit
 (37 4)  (853 260)  (853 260)  LC_2 Logic Functioning bit
 (38 4)  (854 260)  (854 260)  LC_2 Logic Functioning bit
 (39 4)  (855 260)  (855 260)  LC_2 Logic Functioning bit
 (47 4)  (863 260)  (863 260)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (51 4)  (867 260)  (867 260)  Enable bit of Mux _out_links/OutMux3_2 => wire_logic_cluster/lc_2/out sp12_v_t_3
 (36 5)  (852 261)  (852 261)  LC_2 Logic Functioning bit
 (37 5)  (853 261)  (853 261)  LC_2 Logic Functioning bit
 (38 5)  (854 261)  (854 261)  LC_2 Logic Functioning bit
 (39 5)  (855 261)  (855 261)  LC_2 Logic Functioning bit
 (3 6)  (819 262)  (819 262)  routing T_16_16.sp12_v_b_0 <X> T_16_16.sp12_v_t_23
 (0 8)  (816 264)  (816 264)  routing T_16_16.glb_netwk_2 <X> T_16_16.glb2local_1
 (1 8)  (817 264)  (817 264)  Enable bit of Mux _local_links/global_mux_1 => glb_netwk_2 glb2local_1
 (19 13)  (835 269)  (835 269)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_17_16

 (11 12)  (885 268)  (885 268)  routing T_17_16.sp4_v_t_38 <X> T_17_16.sp4_v_b_11
 (13 12)  (887 268)  (887 268)  routing T_17_16.sp4_v_t_38 <X> T_17_16.sp4_v_b_11


LogicTile_22_16

 (3 5)  (1147 261)  (1147 261)  routing T_22_16.sp12_h_l_23 <X> T_22_16.sp12_h_r_0


LogicTile_24_16

 (3 1)  (1255 257)  (1255 257)  routing T_24_16.sp12_h_l_23 <X> T_24_16.sp12_v_b_0


LogicTile_27_16

 (3 13)  (1405 269)  (1405 269)  routing T_27_16.sp12_h_l_22 <X> T_27_16.sp12_h_r_1


LogicTile_28_16

 (3 2)  (1459 258)  (1459 258)  routing T_28_16.sp12_h_r_0 <X> T_28_16.sp12_h_l_23
 (3 3)  (1459 259)  (1459 259)  routing T_28_16.sp12_h_r_0 <X> T_28_16.sp12_h_l_23


IO_Tile_33_16

 (16 0)  (1742 256)  (1742 256)  IOB_0 IO Functioning bit
 (3 1)  (1729 257)  (1729 257)  IO control bit: GIORIGHT1_REN_1

 (17 2)  (1743 258)  (1743 258)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (6 3)  (1732 259)  (1732 259)  routing T_33_16.span12_horz_10 <X> T_33_16.lc_trk_g0_2
 (7 3)  (1733 259)  (1733 259)  Enable bit of Mux _local_links/g0_mux_2 => span12_horz_10 lc_trk_g0_2
 (17 3)  (1743 259)  (1743 259)  IOB_0 IO Functioning bit
 (11 4)  (1737 260)  (1737 260)  routing T_33_16.lc_trk_g1_0 <X> T_33_16.wire_io_cluster/io_0/OUT_ENB
 (17 4)  (1743 260)  (1743 260)  IOB_0 IO Functioning bit
 (11 5)  (1737 261)  (1737 261)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g1_0 wire_io_cluster/io_0/OUT_ENB
 (12 5)  (1738 261)  (1738 261)  routing T_33_16.lc_trk_g0_2 <X> T_33_16.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1739 261)  (1739 261)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_2 wire_io_cluster/io_0/D_OUT_0
 (4 8)  (1730 264)  (1730 264)  routing T_33_16.span4_vert_b_8 <X> T_33_16.lc_trk_g1_0
 (3 9)  (1729 265)  (1729 265)  IO control bit: GIORIGHT1_IE_0

 (5 9)  (1731 265)  (1731 265)  routing T_33_16.span4_vert_b_8 <X> T_33_16.lc_trk_g1_0
 (7 9)  (1733 265)  (1733 265)  Enable bit of Mux _local_links/g1_mux_0 => span4_vert_b_8 lc_trk_g1_0
 (12 10)  (1738 266)  (1738 266)  routing T_33_16.lc_trk_g1_4 <X> T_33_16.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (1739 266)  (1739 266)  routing T_33_16.lc_trk_g1_4 <X> T_33_16.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 266)  (1742 266)  IOB_1 IO Functioning bit
 (13 11)  (1739 267)  (1739 267)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_4 wire_io_cluster/io_1/D_OUT_0
 (4 13)  (1730 269)  (1730 269)  routing T_33_16.span12_horz_20 <X> T_33_16.lc_trk_g1_4
 (6 13)  (1732 269)  (1732 269)  routing T_33_16.span12_horz_20 <X> T_33_16.lc_trk_g1_4
 (7 13)  (1733 269)  (1733 269)  Enable bit of Mux _local_links/g1_mux_4 => span12_horz_20 lc_trk_g1_4
 (17 13)  (1743 269)  (1743 269)  IOB_1 IO Functioning bit
 (16 14)  (1742 270)  (1742 270)  IOB_1 IO Functioning bit


LogicTile_2_15

 (3 4)  (75 244)  (75 244)  routing T_2_15.sp12_v_t_23 <X> T_2_15.sp12_h_r_0


LogicTile_3_15

 (8 11)  (134 251)  (134 251)  routing T_3_15.sp4_h_r_7 <X> T_3_15.sp4_v_t_42
 (9 11)  (135 251)  (135 251)  routing T_3_15.sp4_h_r_7 <X> T_3_15.sp4_v_t_42


LogicTile_4_15

 (19 2)  (199 242)  (199 242)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15
 (2 4)  (182 244)  (182 244)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7


LogicTile_9_15

 (13 6)  (451 246)  (451 246)  routing T_9_15.sp4_h_r_5 <X> T_9_15.sp4_v_t_40
 (12 7)  (450 247)  (450 247)  routing T_9_15.sp4_h_r_5 <X> T_9_15.sp4_v_t_40


LogicTile_10_15

 (3 2)  (495 242)  (495 242)  routing T_10_15.sp12_h_r_0 <X> T_10_15.sp12_h_l_23
 (3 3)  (495 243)  (495 243)  routing T_10_15.sp12_h_r_0 <X> T_10_15.sp12_h_l_23
 (2 8)  (494 248)  (494 248)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_13_15

 (4 4)  (658 244)  (658 244)  routing T_13_15.sp4_h_l_44 <X> T_13_15.sp4_v_b_3
 (6 4)  (660 244)  (660 244)  routing T_13_15.sp4_h_l_44 <X> T_13_15.sp4_v_b_3
 (12 4)  (666 244)  (666 244)  routing T_13_15.sp4_v_b_5 <X> T_13_15.sp4_h_r_5
 (5 5)  (659 245)  (659 245)  routing T_13_15.sp4_h_l_44 <X> T_13_15.sp4_v_b_3
 (11 5)  (665 245)  (665 245)  routing T_13_15.sp4_v_b_5 <X> T_13_15.sp4_h_r_5
 (12 6)  (666 246)  (666 246)  routing T_13_15.sp4_v_b_5 <X> T_13_15.sp4_h_l_40


LogicTile_15_15

 (4 14)  (766 254)  (766 254)  routing T_15_15.sp4_h_r_3 <X> T_15_15.sp4_v_t_44
 (6 14)  (768 254)  (768 254)  routing T_15_15.sp4_h_r_3 <X> T_15_15.sp4_v_t_44
 (5 15)  (767 255)  (767 255)  routing T_15_15.sp4_h_r_3 <X> T_15_15.sp4_v_t_44


LogicTile_16_15

 (19 15)  (835 255)  (835 255)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_17_15

 (21 0)  (895 240)  (895 240)  routing T_17_15.sp4_v_b_11 <X> T_17_15.lc_trk_g0_3
 (22 0)  (896 240)  (896 240)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_11 lc_trk_g0_3
 (23 0)  (897 240)  (897 240)  routing T_17_15.sp4_v_b_11 <X> T_17_15.lc_trk_g0_3
 (21 1)  (895 241)  (895 241)  routing T_17_15.sp4_v_b_11 <X> T_17_15.lc_trk_g0_3
 (21 4)  (895 244)  (895 244)  routing T_17_15.sp12_h_r_3 <X> T_17_15.lc_trk_g1_3
 (22 4)  (896 244)  (896 244)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_3 lc_trk_g1_3
 (24 4)  (898 244)  (898 244)  routing T_17_15.sp12_h_r_3 <X> T_17_15.lc_trk_g1_3
 (21 5)  (895 245)  (895 245)  routing T_17_15.sp12_h_r_3 <X> T_17_15.lc_trk_g1_3
 (27 6)  (901 246)  (901 246)  routing T_17_15.lc_trk_g1_3 <X> T_17_15.wire_logic_cluster/lc_3/in_1
 (29 6)  (903 246)  (903 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (906 246)  (906 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_3
 (33 6)  (907 246)  (907 246)  routing T_17_15.lc_trk_g2_2 <X> T_17_15.wire_logic_cluster/lc_3/in_3
 (36 6)  (910 246)  (910 246)  LC_3 Logic Functioning bit
 (38 6)  (912 246)  (912 246)  LC_3 Logic Functioning bit
 (51 6)  (925 246)  (925 246)  Enable bit of Mux _out_links/OutMux3_3 => wire_logic_cluster/lc_3/out sp12_v_b_6
 (12 7)  (886 247)  (886 247)  routing T_17_15.sp4_h_l_40 <X> T_17_15.sp4_v_t_40
 (26 7)  (900 247)  (900 247)  routing T_17_15.lc_trk_g0_3 <X> T_17_15.wire_logic_cluster/lc_3/in_0
 (29 7)  (903 247)  (903 247)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (904 247)  (904 247)  routing T_17_15.lc_trk_g1_3 <X> T_17_15.wire_logic_cluster/lc_3/in_1
 (31 7)  (905 247)  (905 247)  routing T_17_15.lc_trk_g2_2 <X> T_17_15.wire_logic_cluster/lc_3/in_3
 (36 7)  (910 247)  (910 247)  LC_3 Logic Functioning bit
 (37 7)  (911 247)  (911 247)  LC_3 Logic Functioning bit
 (38 7)  (912 247)  (912 247)  LC_3 Logic Functioning bit
 (39 7)  (913 247)  (913 247)  LC_3 Logic Functioning bit
 (41 7)  (915 247)  (915 247)  LC_3 Logic Functioning bit
 (43 7)  (917 247)  (917 247)  LC_3 Logic Functioning bit
 (22 9)  (896 249)  (896 249)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_10 lc_trk_g2_2
 (11 12)  (885 252)  (885 252)  routing T_17_15.sp4_h_l_40 <X> T_17_15.sp4_v_b_11
 (13 12)  (887 252)  (887 252)  routing T_17_15.sp4_h_l_40 <X> T_17_15.sp4_v_b_11
 (12 13)  (886 253)  (886 253)  routing T_17_15.sp4_h_l_40 <X> T_17_15.sp4_v_b_11


LogicTile_22_15

 (3 2)  (1147 242)  (1147 242)  routing T_22_15.sp12_h_r_0 <X> T_22_15.sp12_h_l_23
 (3 3)  (1147 243)  (1147 243)  routing T_22_15.sp12_h_r_0 <X> T_22_15.sp12_h_l_23


LogicTile_26_15

 (3 3)  (1351 243)  (1351 243)  routing T_26_15.sp12_v_b_0 <X> T_26_15.sp12_h_l_23


LogicTile_28_15

 (3 2)  (1459 242)  (1459 242)  routing T_28_15.sp12_h_r_0 <X> T_28_15.sp12_h_l_23
 (3 3)  (1459 243)  (1459 243)  routing T_28_15.sp12_h_r_0 <X> T_28_15.sp12_h_l_23


LogicTile_29_15

 (5 4)  (1515 244)  (1515 244)  routing T_29_15.sp4_v_t_38 <X> T_29_15.sp4_h_r_3


LogicTile_30_15

 (3 6)  (1567 246)  (1567 246)  routing T_30_15.sp12_h_r_0 <X> T_30_15.sp12_v_t_23
 (3 7)  (1567 247)  (1567 247)  routing T_30_15.sp12_h_r_0 <X> T_30_15.sp12_v_t_23


IO_Tile_33_15

 (16 0)  (1742 240)  (1742 240)  IOB_0 IO Functioning bit
 (17 2)  (1743 242)  (1743 242)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (1743 243)  (1743 243)  IOB_0 IO Functioning bit
 (4 4)  (1730 244)  (1730 244)  routing T_33_15.span4_vert_b_12 <X> T_33_15.lc_trk_g0_4
 (10 4)  (1736 244)  (1736 244)  routing T_33_15.lc_trk_g1_4 <X> T_33_15.wire_io_cluster/io_0/OUT_ENB
 (11 4)  (1737 244)  (1737 244)  routing T_33_15.lc_trk_g1_4 <X> T_33_15.wire_io_cluster/io_0/OUT_ENB
 (12 4)  (1738 244)  (1738 244)  routing T_33_15.lc_trk_g1_7 <X> T_33_15.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (1739 244)  (1739 244)  routing T_33_15.lc_trk_g1_7 <X> T_33_15.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (1743 244)  (1743 244)  IOB_0 IO Functioning bit
 (5 5)  (1731 245)  (1731 245)  routing T_33_15.span4_vert_b_12 <X> T_33_15.lc_trk_g0_4
 (7 5)  (1733 245)  (1733 245)  Enable bit of Mux _local_links/g0_mux_4 => span4_vert_b_12 lc_trk_g0_4
 (11 5)  (1737 245)  (1737 245)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g1_4 wire_io_cluster/io_0/OUT_ENB
 (12 5)  (1738 245)  (1738 245)  routing T_33_15.lc_trk_g1_7 <X> T_33_15.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1739 245)  (1739 245)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_7 wire_io_cluster/io_0/D_OUT_0
 (3 6)  (1729 246)  (1729 246)  IO control bit: IORIGHT_IE_1

 (14 7)  (1740 247)  (1740 247)  routing T_33_15.span4_vert_t_14 <X> T_33_15.span4_vert_b_2
 (16 8)  (1742 248)  (1742 248)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (3 9)  (1729 249)  (1729 249)  IO control bit: IORIGHT_IE_0

 (16 9)  (1742 249)  (1742 249)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (10 10)  (1736 250)  (1736 250)  routing T_33_15.lc_trk_g0_4 <X> T_33_15.wire_io_cluster/io_1/OUT_ENB
 (12 10)  (1738 250)  (1738 250)  routing T_33_15.lc_trk_g1_6 <X> T_33_15.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (1739 250)  (1739 250)  routing T_33_15.lc_trk_g1_6 <X> T_33_15.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 250)  (1742 250)  IOB_1 IO Functioning bit
 (11 11)  (1737 251)  (1737 251)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_4 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (1738 251)  (1738 251)  routing T_33_15.lc_trk_g1_6 <X> T_33_15.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1739 251)  (1739 251)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_6 wire_io_cluster/io_1/D_OUT_0
 (4 12)  (1730 252)  (1730 252)  routing T_33_15.span4_vert_b_12 <X> T_33_15.lc_trk_g1_4
 (5 13)  (1731 253)  (1731 253)  routing T_33_15.span4_vert_b_12 <X> T_33_15.lc_trk_g1_4
 (7 13)  (1733 253)  (1733 253)  Enable bit of Mux _local_links/g1_mux_4 => span4_vert_b_12 lc_trk_g1_4
 (17 13)  (1743 253)  (1743 253)  IOB_1 IO Functioning bit
 (4 14)  (1730 254)  (1730 254)  routing T_33_15.span4_horz_38 <X> T_33_15.lc_trk_g1_6
 (5 14)  (1731 254)  (1731 254)  routing T_33_15.span4_vert_b_15 <X> T_33_15.lc_trk_g1_7
 (7 14)  (1733 254)  (1733 254)  Enable bit of Mux _local_links/g1_mux_7 => span4_vert_b_15 lc_trk_g1_7
 (8 14)  (1734 254)  (1734 254)  routing T_33_15.span4_vert_b_15 <X> T_33_15.lc_trk_g1_7
 (17 14)  (1743 254)  (1743 254)  IOB_1 IO Functioning bit
 (5 15)  (1731 255)  (1731 255)  routing T_33_15.span4_horz_38 <X> T_33_15.lc_trk_g1_6
 (6 15)  (1732 255)  (1732 255)  routing T_33_15.span4_horz_38 <X> T_33_15.lc_trk_g1_6
 (7 15)  (1733 255)  (1733 255)  Enable bit of Mux _local_links/g1_mux_6 => span4_horz_38 lc_trk_g1_6


IO_Tile_0_14

 (11 12)  (6 236)  (6 236)  routing T_0_14.span4_vert_b_3 <X> T_0_14.span4_vert_t_15


LogicTile_2_14

 (3 6)  (75 230)  (75 230)  routing T_2_14.sp12_h_r_0 <X> T_2_14.sp12_v_t_23
 (3 7)  (75 231)  (75 231)  routing T_2_14.sp12_h_r_0 <X> T_2_14.sp12_v_t_23


LogicTile_9_14

 (4 14)  (442 238)  (442 238)  routing T_9_14.sp4_h_r_3 <X> T_9_14.sp4_v_t_44
 (6 14)  (444 238)  (444 238)  routing T_9_14.sp4_h_r_3 <X> T_9_14.sp4_v_t_44
 (5 15)  (443 239)  (443 239)  routing T_9_14.sp4_h_r_3 <X> T_9_14.sp4_v_t_44


LogicTile_10_14

 (19 15)  (511 239)  (511 239)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_11_14

 (9 9)  (555 233)  (555 233)  routing T_11_14.sp4_v_t_42 <X> T_11_14.sp4_v_b_7


LogicTile_13_14

 (11 4)  (665 228)  (665 228)  routing T_13_14.sp4_v_t_39 <X> T_13_14.sp4_v_b_5
 (12 5)  (666 229)  (666 229)  routing T_13_14.sp4_v_t_39 <X> T_13_14.sp4_v_b_5
 (3 12)  (657 236)  (657 236)  routing T_13_14.sp12_v_t_22 <X> T_13_14.sp12_h_r_1


LogicTile_14_14

 (3 2)  (711 226)  (711 226)  routing T_14_14.sp12_h_r_0 <X> T_14_14.sp12_h_l_23
 (3 3)  (711 227)  (711 227)  routing T_14_14.sp12_h_r_0 <X> T_14_14.sp12_h_l_23


LogicTile_18_14

 (11 6)  (939 230)  (939 230)  routing T_18_14.sp4_v_b_2 <X> T_18_14.sp4_v_t_40
 (12 7)  (940 231)  (940 231)  routing T_18_14.sp4_v_b_2 <X> T_18_14.sp4_v_t_40


LogicTile_20_14

 (3 3)  (1039 227)  (1039 227)  routing T_20_14.sp12_v_b_0 <X> T_20_14.sp12_h_l_23


LogicTile_22_14

 (3 6)  (1147 230)  (1147 230)  routing T_22_14.sp12_h_r_0 <X> T_22_14.sp12_v_t_23
 (3 7)  (1147 231)  (1147 231)  routing T_22_14.sp12_h_r_0 <X> T_22_14.sp12_v_t_23


RAM_Tile_25_14

 (3 13)  (1309 237)  (1309 237)  routing T_25_14.sp12_h_l_22 <X> T_25_14.sp12_h_r_1


LogicTile_26_14

 (3 2)  (1351 226)  (1351 226)  routing T_26_14.sp12_h_r_0 <X> T_26_14.sp12_h_l_23
 (3 3)  (1351 227)  (1351 227)  routing T_26_14.sp12_h_r_0 <X> T_26_14.sp12_h_l_23


LogicTile_30_14

 (3 6)  (1567 230)  (1567 230)  routing T_30_14.sp12_v_b_0 <X> T_30_14.sp12_v_t_23


LogicTile_32_14

 (2 6)  (1674 230)  (1674 230)  Enable bit of Mux _span_links/cross_mux_horz_7 => sp12_h_r_14 sp4_h_r_19


IO_Tile_33_14

 (14 0)  (1740 224)  (1740 224)  routing T_33_14.span4_vert_t_12 <X> T_33_14.span4_horz_1
 (14 1)  (1740 225)  (1740 225)  routing T_33_14.span4_vert_t_12 <X> T_33_14.span4_vert_b_0
 (3 6)  (1729 230)  (1729 230)  IO control bit: IORIGHT_IE_1

 (6 8)  (1732 232)  (1732 232)  routing T_33_14.span4_horz_1 <X> T_33_14.lc_trk_g1_1
 (7 8)  (1733 232)  (1733 232)  Enable bit of Mux _local_links/g1_mux_1 => span4_horz_1 lc_trk_g1_1
 (8 8)  (1734 232)  (1734 232)  routing T_33_14.span4_horz_1 <X> T_33_14.lc_trk_g1_1
 (16 8)  (1742 232)  (1742 232)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (17 9)  (1743 233)  (1743 233)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (11 10)  (1737 234)  (1737 234)  routing T_33_14.lc_trk_g1_1 <X> T_33_14.wire_io_cluster/io_1/OUT_ENB
 (12 10)  (1738 234)  (1738 234)  routing T_33_14.lc_trk_g1_6 <X> T_33_14.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (1739 234)  (1739 234)  routing T_33_14.lc_trk_g1_6 <X> T_33_14.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 234)  (1742 234)  IOB_1 IO Functioning bit
 (11 11)  (1737 235)  (1737 235)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_1 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (1738 235)  (1738 235)  routing T_33_14.lc_trk_g1_6 <X> T_33_14.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1739 235)  (1739 235)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_6 wire_io_cluster/io_1/D_OUT_0
 (11 12)  (1737 236)  (1737 236)  routing T_33_14.span4_horz_19 <X> T_33_14.span4_vert_t_15
 (12 12)  (1738 236)  (1738 236)  routing T_33_14.span4_horz_19 <X> T_33_14.span4_vert_t_15
 (17 13)  (1743 237)  (1743 237)  IOB_1 IO Functioning bit
 (17 14)  (1743 238)  (1743 238)  IOB_1 IO Functioning bit
 (4 15)  (1730 239)  (1730 239)  routing T_33_14.span4_vert_b_6 <X> T_33_14.lc_trk_g1_6
 (5 15)  (1731 239)  (1731 239)  routing T_33_14.span4_vert_b_6 <X> T_33_14.lc_trk_g1_6
 (7 15)  (1733 239)  (1733 239)  Enable bit of Mux _local_links/g1_mux_6 => span4_vert_b_6 lc_trk_g1_6


IO_Tile_0_13

 (13 7)  (4 215)  (4 215)  routing T_0_13.span4_horz_37 <X> T_0_13.span4_vert_b_2


LogicTile_1_13

 (5 2)  (23 210)  (23 210)  routing T_1_13.sp4_v_t_37 <X> T_1_13.sp4_h_l_37
 (6 3)  (24 211)  (24 211)  routing T_1_13.sp4_v_t_37 <X> T_1_13.sp4_h_l_37


LogicTile_11_13

 (8 3)  (554 211)  (554 211)  routing T_11_13.sp4_h_r_1 <X> T_11_13.sp4_v_t_36
 (9 3)  (555 211)  (555 211)  routing T_11_13.sp4_h_r_1 <X> T_11_13.sp4_v_t_36


LogicTile_12_13

 (15 8)  (615 216)  (615 216)  routing T_12_13.sp4_h_r_33 <X> T_12_13.lc_trk_g2_1
 (16 8)  (616 216)  (616 216)  routing T_12_13.sp4_h_r_33 <X> T_12_13.lc_trk_g2_1
 (17 8)  (617 216)  (617 216)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_33 lc_trk_g2_1
 (18 8)  (618 216)  (618 216)  routing T_12_13.sp4_h_r_33 <X> T_12_13.lc_trk_g2_1
 (26 12)  (626 220)  (626 220)  routing T_12_13.lc_trk_g3_5 <X> T_12_13.wire_logic_cluster/lc_6/in_0
 (28 12)  (628 220)  (628 220)  routing T_12_13.lc_trk_g2_1 <X> T_12_13.wire_logic_cluster/lc_6/in_1
 (29 12)  (629 220)  (629 220)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (632 220)  (632 220)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (633 220)  (633 220)  routing T_12_13.lc_trk_g3_0 <X> T_12_13.wire_logic_cluster/lc_6/in_3
 (34 12)  (634 220)  (634 220)  routing T_12_13.lc_trk_g3_0 <X> T_12_13.wire_logic_cluster/lc_6/in_3
 (36 12)  (636 220)  (636 220)  LC_6 Logic Functioning bit
 (38 12)  (638 220)  (638 220)  LC_6 Logic Functioning bit
 (41 12)  (641 220)  (641 220)  LC_6 Logic Functioning bit
 (43 12)  (643 220)  (643 220)  LC_6 Logic Functioning bit
 (52 12)  (652 220)  (652 220)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (53 12)  (653 220)  (653 220)  Enable bit of Mux _out_links/OutMuxa_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_29
 (17 13)  (617 221)  (617 221)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (27 13)  (627 221)  (627 221)  routing T_12_13.lc_trk_g3_5 <X> T_12_13.wire_logic_cluster/lc_6/in_0
 (28 13)  (628 221)  (628 221)  routing T_12_13.lc_trk_g3_5 <X> T_12_13.wire_logic_cluster/lc_6/in_0
 (29 13)  (629 221)  (629 221)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_5 wire_logic_cluster/lc_6/in_0
 (37 13)  (637 221)  (637 221)  LC_6 Logic Functioning bit
 (39 13)  (639 221)  (639 221)  LC_6 Logic Functioning bit
 (46 13)  (646 221)  (646 221)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (53 13)  (653 221)  (653 221)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (16 14)  (616 222)  (616 222)  routing T_12_13.sp12_v_t_10 <X> T_12_13.lc_trk_g3_5
 (17 14)  (617 222)  (617 222)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_t_10 lc_trk_g3_5


LogicTile_14_13

 (10 4)  (718 212)  (718 212)  routing T_14_13.sp4_v_t_46 <X> T_14_13.sp4_h_r_4
 (14 7)  (722 215)  (722 215)  routing T_14_13.sp4_h_r_4 <X> T_14_13.lc_trk_g1_4
 (15 7)  (723 215)  (723 215)  routing T_14_13.sp4_h_r_4 <X> T_14_13.lc_trk_g1_4
 (16 7)  (724 215)  (724 215)  routing T_14_13.sp4_h_r_4 <X> T_14_13.lc_trk_g1_4
 (17 7)  (725 215)  (725 215)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_r_4 lc_trk_g1_4
 (14 10)  (722 218)  (722 218)  routing T_14_13.sp4_h_r_36 <X> T_14_13.lc_trk_g2_4
 (26 10)  (734 218)  (734 218)  routing T_14_13.lc_trk_g1_4 <X> T_14_13.wire_logic_cluster/lc_5/in_0
 (28 10)  (736 218)  (736 218)  routing T_14_13.lc_trk_g2_4 <X> T_14_13.wire_logic_cluster/lc_5/in_1
 (29 10)  (737 218)  (737 218)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (738 218)  (738 218)  routing T_14_13.lc_trk_g2_4 <X> T_14_13.wire_logic_cluster/lc_5/in_1
 (31 10)  (739 218)  (739 218)  routing T_14_13.lc_trk_g3_7 <X> T_14_13.wire_logic_cluster/lc_5/in_3
 (32 10)  (740 218)  (740 218)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (741 218)  (741 218)  routing T_14_13.lc_trk_g3_7 <X> T_14_13.wire_logic_cluster/lc_5/in_3
 (34 10)  (742 218)  (742 218)  routing T_14_13.lc_trk_g3_7 <X> T_14_13.wire_logic_cluster/lc_5/in_3
 (36 10)  (744 218)  (744 218)  LC_5 Logic Functioning bit
 (37 10)  (745 218)  (745 218)  LC_5 Logic Functioning bit
 (38 10)  (746 218)  (746 218)  LC_5 Logic Functioning bit
 (39 10)  (747 218)  (747 218)  LC_5 Logic Functioning bit
 (41 10)  (749 218)  (749 218)  LC_5 Logic Functioning bit
 (43 10)  (751 218)  (751 218)  LC_5 Logic Functioning bit
 (47 10)  (755 218)  (755 218)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (15 11)  (723 219)  (723 219)  routing T_14_13.sp4_h_r_36 <X> T_14_13.lc_trk_g2_4
 (16 11)  (724 219)  (724 219)  routing T_14_13.sp4_h_r_36 <X> T_14_13.lc_trk_g2_4
 (17 11)  (725 219)  (725 219)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (27 11)  (735 219)  (735 219)  routing T_14_13.lc_trk_g1_4 <X> T_14_13.wire_logic_cluster/lc_5/in_0
 (29 11)  (737 219)  (737 219)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_4 wire_logic_cluster/lc_5/in_0
 (31 11)  (739 219)  (739 219)  routing T_14_13.lc_trk_g3_7 <X> T_14_13.wire_logic_cluster/lc_5/in_3
 (37 11)  (745 219)  (745 219)  LC_5 Logic Functioning bit
 (39 11)  (747 219)  (747 219)  LC_5 Logic Functioning bit
 (5 14)  (713 222)  (713 222)  routing T_14_13.sp4_v_t_44 <X> T_14_13.sp4_h_l_44
 (22 14)  (730 222)  (730 222)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_b_23 lc_trk_g3_7
 (23 14)  (731 222)  (731 222)  routing T_14_13.sp12_v_b_23 <X> T_14_13.lc_trk_g3_7
 (6 15)  (714 223)  (714 223)  routing T_14_13.sp4_v_t_44 <X> T_14_13.sp4_h_l_44
 (21 15)  (729 223)  (729 223)  routing T_14_13.sp12_v_b_23 <X> T_14_13.lc_trk_g3_7


LogicTile_15_13

 (26 0)  (788 208)  (788 208)  routing T_15_13.lc_trk_g2_6 <X> T_15_13.wire_logic_cluster/lc_0/in_0
 (27 0)  (789 208)  (789 208)  routing T_15_13.lc_trk_g1_4 <X> T_15_13.wire_logic_cluster/lc_0/in_1
 (29 0)  (791 208)  (791 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (792 208)  (792 208)  routing T_15_13.lc_trk_g1_4 <X> T_15_13.wire_logic_cluster/lc_0/in_1
 (31 0)  (793 208)  (793 208)  routing T_15_13.lc_trk_g2_7 <X> T_15_13.wire_logic_cluster/lc_0/in_3
 (32 0)  (794 208)  (794 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (795 208)  (795 208)  routing T_15_13.lc_trk_g2_7 <X> T_15_13.wire_logic_cluster/lc_0/in_3
 (36 0)  (798 208)  (798 208)  LC_0 Logic Functioning bit
 (37 0)  (799 208)  (799 208)  LC_0 Logic Functioning bit
 (38 0)  (800 208)  (800 208)  LC_0 Logic Functioning bit
 (39 0)  (801 208)  (801 208)  LC_0 Logic Functioning bit
 (41 0)  (803 208)  (803 208)  LC_0 Logic Functioning bit
 (43 0)  (805 208)  (805 208)  LC_0 Logic Functioning bit
 (47 0)  (809 208)  (809 208)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (26 1)  (788 209)  (788 209)  routing T_15_13.lc_trk_g2_6 <X> T_15_13.wire_logic_cluster/lc_0/in_0
 (28 1)  (790 209)  (790 209)  routing T_15_13.lc_trk_g2_6 <X> T_15_13.wire_logic_cluster/lc_0/in_0
 (29 1)  (791 209)  (791 209)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (31 1)  (793 209)  (793 209)  routing T_15_13.lc_trk_g2_7 <X> T_15_13.wire_logic_cluster/lc_0/in_3
 (37 1)  (799 209)  (799 209)  LC_0 Logic Functioning bit
 (39 1)  (801 209)  (801 209)  LC_0 Logic Functioning bit
 (8 3)  (770 211)  (770 211)  routing T_15_13.sp4_h_l_36 <X> T_15_13.sp4_v_t_36
 (9 4)  (771 212)  (771 212)  routing T_15_13.sp4_h_l_36 <X> T_15_13.sp4_h_r_4
 (10 4)  (772 212)  (772 212)  routing T_15_13.sp4_h_l_36 <X> T_15_13.sp4_h_r_4
 (14 7)  (776 215)  (776 215)  routing T_15_13.sp4_h_r_4 <X> T_15_13.lc_trk_g1_4
 (15 7)  (777 215)  (777 215)  routing T_15_13.sp4_h_r_4 <X> T_15_13.lc_trk_g1_4
 (16 7)  (778 215)  (778 215)  routing T_15_13.sp4_h_r_4 <X> T_15_13.lc_trk_g1_4
 (17 7)  (779 215)  (779 215)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_r_4 lc_trk_g1_4
 (8 9)  (770 217)  (770 217)  routing T_15_13.sp4_h_l_36 <X> T_15_13.sp4_v_b_7
 (9 9)  (771 217)  (771 217)  routing T_15_13.sp4_h_l_36 <X> T_15_13.sp4_v_b_7
 (10 9)  (772 217)  (772 217)  routing T_15_13.sp4_h_l_36 <X> T_15_13.sp4_v_b_7
 (22 10)  (784 218)  (784 218)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_b_47 lc_trk_g2_7
 (23 10)  (785 218)  (785 218)  routing T_15_13.sp4_v_b_47 <X> T_15_13.lc_trk_g2_7
 (24 10)  (786 218)  (786 218)  routing T_15_13.sp4_v_b_47 <X> T_15_13.lc_trk_g2_7
 (22 11)  (784 219)  (784 219)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_46 lc_trk_g2_6
 (23 11)  (785 219)  (785 219)  routing T_15_13.sp4_v_b_46 <X> T_15_13.lc_trk_g2_6
 (24 11)  (786 219)  (786 219)  routing T_15_13.sp4_v_b_46 <X> T_15_13.lc_trk_g2_6


LogicTile_16_13

 (4 0)  (820 208)  (820 208)  routing T_16_13.sp4_v_t_37 <X> T_16_13.sp4_v_b_0


LogicTile_18_13

 (19 2)  (947 210)  (947 210)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15


LogicTile_22_13

 (2 10)  (1146 218)  (1146 218)  Enable bit of Mux _span_links/cross_mux_horz_9 => sp12_h_l_17 sp4_h_r_21


LogicTile_23_13

 (3 5)  (1201 213)  (1201 213)  routing T_23_13.sp12_h_l_23 <X> T_23_13.sp12_h_r_0


RAM_Tile_25_13

 (8 4)  (1314 212)  (1314 212)  routing T_25_13.sp4_h_l_45 <X> T_25_13.sp4_h_r_4
 (10 4)  (1316 212)  (1316 212)  routing T_25_13.sp4_h_l_45 <X> T_25_13.sp4_h_r_4


LogicTile_27_13

 (2 0)  (1404 208)  (1404 208)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5


LogicTile_28_13

 (3 6)  (1459 214)  (1459 214)  routing T_28_13.sp12_v_b_0 <X> T_28_13.sp12_v_t_23


LogicTile_29_13

 (8 5)  (1518 213)  (1518 213)  routing T_29_13.sp4_h_l_41 <X> T_29_13.sp4_v_b_4
 (9 5)  (1519 213)  (1519 213)  routing T_29_13.sp4_h_l_41 <X> T_29_13.sp4_v_b_4


LogicTile_30_13

 (13 4)  (1577 212)  (1577 212)  routing T_30_13.sp4_h_l_40 <X> T_30_13.sp4_v_b_5
 (12 5)  (1576 213)  (1576 213)  routing T_30_13.sp4_h_l_40 <X> T_30_13.sp4_v_b_5


IO_Tile_33_13

 (14 3)  (1740 211)  (1740 211)  routing T_33_13.span4_vert_t_13 <X> T_33_13.span4_vert_b_1


IO_Tile_0_12

 (16 0)  (1 192)  (1 192)  IOB_0 IO Functioning bit
 (17 2)  (0 194)  (0 194)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (0 195)  (0 195)  IOB_0 IO Functioning bit
 (10 4)  (7 196)  (7 196)  routing T_0_12.lc_trk_g1_6 <X> T_0_12.wire_io_cluster/io_0/OUT_ENB
 (11 4)  (6 196)  (6 196)  routing T_0_12.lc_trk_g1_6 <X> T_0_12.wire_io_cluster/io_0/OUT_ENB
 (13 4)  (4 196)  (4 196)  routing T_0_12.lc_trk_g0_4 <X> T_0_12.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (0 196)  (0 196)  IOB_0 IO Functioning bit
 (4 5)  (13 197)  (13 197)  routing T_0_12.span4_vert_b_4 <X> T_0_12.lc_trk_g0_4
 (5 5)  (12 197)  (12 197)  routing T_0_12.span4_vert_b_4 <X> T_0_12.lc_trk_g0_4
 (7 5)  (10 197)  (10 197)  Enable bit of Mux _local_links/g0_mux_4 => span4_vert_b_4 lc_trk_g0_4
 (10 5)  (7 197)  (7 197)  routing T_0_12.lc_trk_g1_6 <X> T_0_12.wire_io_cluster/io_0/OUT_ENB
 (11 5)  (6 197)  (6 197)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g1_6 wire_io_cluster/io_0/OUT_ENB
 (13 5)  (4 197)  (4 197)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_4 wire_io_cluster/io_0/D_OUT_0
 (3 6)  (14 198)  (14 198)  IO control bit: IOLEFT_IE_1

 (5 6)  (12 198)  (12 198)  routing T_0_12.span4_vert_b_7 <X> T_0_12.lc_trk_g0_7
 (7 6)  (10 198)  (10 198)  Enable bit of Mux _local_links/g0_mux_7 => span4_vert_b_7 lc_trk_g0_7
 (4 7)  (13 199)  (13 199)  routing T_0_12.span4_vert_b_6 <X> T_0_12.lc_trk_g0_6
 (5 7)  (12 199)  (12 199)  routing T_0_12.span4_vert_b_6 <X> T_0_12.lc_trk_g0_6
 (7 7)  (10 199)  (10 199)  Enable bit of Mux _local_links/g0_mux_6 => span4_vert_b_6 lc_trk_g0_6
 (8 7)  (9 199)  (9 199)  routing T_0_12.span4_vert_b_7 <X> T_0_12.lc_trk_g0_7
 (16 8)  (1 200)  (1 200)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (3 9)  (14 201)  (14 201)  IO control bit: IOLEFT_IE_0

 (10 10)  (7 202)  (7 202)  routing T_0_12.lc_trk_g0_6 <X> T_0_12.wire_io_cluster/io_1/OUT_ENB
 (13 10)  (4 202)  (4 202)  routing T_0_12.lc_trk_g0_7 <X> T_0_12.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 202)  (1 202)  IOB_1 IO Functioning bit
 (10 11)  (7 203)  (7 203)  routing T_0_12.lc_trk_g0_6 <X> T_0_12.wire_io_cluster/io_1/OUT_ENB
 (11 11)  (6 203)  (6 203)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_6 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (5 203)  (5 203)  routing T_0_12.lc_trk_g0_7 <X> T_0_12.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (4 203)  (4 203)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (0 205)  (0 205)  IOB_1 IO Functioning bit
 (17 14)  (0 206)  (0 206)  IOB_1 IO Functioning bit
 (4 15)  (13 207)  (13 207)  routing T_0_12.span4_vert_b_6 <X> T_0_12.lc_trk_g1_6
 (5 15)  (12 207)  (12 207)  routing T_0_12.span4_vert_b_6 <X> T_0_12.lc_trk_g1_6
 (7 15)  (10 207)  (10 207)  Enable bit of Mux _local_links/g1_mux_6 => span4_vert_b_6 lc_trk_g1_6


LogicTile_2_12

 (3 5)  (75 197)  (75 197)  routing T_2_12.sp12_h_l_23 <X> T_2_12.sp12_h_r_0


RAM_Tile_8_12

 (3 5)  (399 197)  (399 197)  routing T_8_12.sp12_h_l_23 <X> T_8_12.sp12_h_r_0


LogicTile_12_12

 (2 0)  (602 192)  (602 192)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (9 4)  (609 196)  (609 196)  routing T_12_12.sp4_v_t_41 <X> T_12_12.sp4_h_r_4


LogicTile_14_12

 (3 7)  (711 199)  (711 199)  routing T_14_12.sp12_h_l_23 <X> T_14_12.sp12_v_t_23


LogicTile_15_12

 (28 0)  (790 192)  (790 192)  routing T_15_12.lc_trk_g2_1 <X> T_15_12.wire_logic_cluster/lc_0/in_1
 (29 0)  (791 192)  (791 192)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (794 192)  (794 192)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (795 192)  (795 192)  routing T_15_12.lc_trk_g3_0 <X> T_15_12.wire_logic_cluster/lc_0/in_3
 (34 0)  (796 192)  (796 192)  routing T_15_12.lc_trk_g3_0 <X> T_15_12.wire_logic_cluster/lc_0/in_3
 (36 0)  (798 192)  (798 192)  LC_0 Logic Functioning bit
 (37 0)  (799 192)  (799 192)  LC_0 Logic Functioning bit
 (38 0)  (800 192)  (800 192)  LC_0 Logic Functioning bit
 (39 0)  (801 192)  (801 192)  LC_0 Logic Functioning bit
 (41 0)  (803 192)  (803 192)  LC_0 Logic Functioning bit
 (43 0)  (805 192)  (805 192)  LC_0 Logic Functioning bit
 (47 0)  (809 192)  (809 192)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (22 1)  (784 193)  (784 193)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_18 lc_trk_g0_2
 (23 1)  (785 193)  (785 193)  routing T_15_12.sp4_v_b_18 <X> T_15_12.lc_trk_g0_2
 (24 1)  (786 193)  (786 193)  routing T_15_12.sp4_v_b_18 <X> T_15_12.lc_trk_g0_2
 (26 1)  (788 193)  (788 193)  routing T_15_12.lc_trk_g0_2 <X> T_15_12.wire_logic_cluster/lc_0/in_0
 (29 1)  (791 193)  (791 193)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_2 wire_logic_cluster/lc_0/in_0
 (36 1)  (798 193)  (798 193)  LC_0 Logic Functioning bit
 (38 1)  (800 193)  (800 193)  LC_0 Logic Functioning bit
 (26 6)  (788 198)  (788 198)  routing T_15_12.lc_trk_g2_5 <X> T_15_12.wire_logic_cluster/lc_3/in_0
 (29 6)  (791 198)  (791 198)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_1
 (31 6)  (793 198)  (793 198)  routing T_15_12.lc_trk_g3_5 <X> T_15_12.wire_logic_cluster/lc_3/in_3
 (32 6)  (794 198)  (794 198)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_3
 (33 6)  (795 198)  (795 198)  routing T_15_12.lc_trk_g3_5 <X> T_15_12.wire_logic_cluster/lc_3/in_3
 (34 6)  (796 198)  (796 198)  routing T_15_12.lc_trk_g3_5 <X> T_15_12.wire_logic_cluster/lc_3/in_3
 (36 6)  (798 198)  (798 198)  LC_3 Logic Functioning bit
 (37 6)  (799 198)  (799 198)  LC_3 Logic Functioning bit
 (38 6)  (800 198)  (800 198)  LC_3 Logic Functioning bit
 (39 6)  (801 198)  (801 198)  LC_3 Logic Functioning bit
 (41 6)  (803 198)  (803 198)  LC_3 Logic Functioning bit
 (43 6)  (805 198)  (805 198)  LC_3 Logic Functioning bit
 (51 6)  (813 198)  (813 198)  Enable bit of Mux _out_links/OutMux3_3 => wire_logic_cluster/lc_3/out sp12_v_b_6
 (28 7)  (790 199)  (790 199)  routing T_15_12.lc_trk_g2_5 <X> T_15_12.wire_logic_cluster/lc_3/in_0
 (29 7)  (791 199)  (791 199)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (30 7)  (792 199)  (792 199)  routing T_15_12.lc_trk_g0_2 <X> T_15_12.wire_logic_cluster/lc_3/in_1
 (37 7)  (799 199)  (799 199)  LC_3 Logic Functioning bit
 (39 7)  (801 199)  (801 199)  LC_3 Logic Functioning bit
 (15 8)  (777 200)  (777 200)  routing T_15_12.sp4_h_r_41 <X> T_15_12.lc_trk_g2_1
 (16 8)  (778 200)  (778 200)  routing T_15_12.sp4_h_r_41 <X> T_15_12.lc_trk_g2_1
 (17 8)  (779 200)  (779 200)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_41 lc_trk_g2_1
 (18 8)  (780 200)  (780 200)  routing T_15_12.sp4_h_r_41 <X> T_15_12.lc_trk_g2_1
 (18 9)  (780 201)  (780 201)  routing T_15_12.sp4_h_r_41 <X> T_15_12.lc_trk_g2_1
 (17 10)  (779 202)  (779 202)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_13 lc_trk_g2_5
 (15 13)  (777 205)  (777 205)  routing T_15_12.sp4_v_t_29 <X> T_15_12.lc_trk_g3_0
 (16 13)  (778 205)  (778 205)  routing T_15_12.sp4_v_t_29 <X> T_15_12.lc_trk_g3_0
 (17 13)  (779 205)  (779 205)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0
 (16 14)  (778 206)  (778 206)  routing T_15_12.sp4_v_b_37 <X> T_15_12.lc_trk_g3_5
 (17 14)  (779 206)  (779 206)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (780 206)  (780 206)  routing T_15_12.sp4_v_b_37 <X> T_15_12.lc_trk_g3_5
 (10 15)  (772 207)  (772 207)  routing T_15_12.sp4_h_l_40 <X> T_15_12.sp4_v_t_47
 (18 15)  (780 207)  (780 207)  routing T_15_12.sp4_v_b_37 <X> T_15_12.lc_trk_g3_5


LogicTile_17_12

 (9 9)  (883 201)  (883 201)  routing T_17_12.sp4_v_t_46 <X> T_17_12.sp4_v_b_7
 (10 9)  (884 201)  (884 201)  routing T_17_12.sp4_v_t_46 <X> T_17_12.sp4_v_b_7


LogicTile_23_12

 (3 5)  (1201 197)  (1201 197)  routing T_23_12.sp12_h_l_23 <X> T_23_12.sp12_h_r_0


LogicTile_27_12

 (2 0)  (1404 192)  (1404 192)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5


LogicTile_30_12

 (13 4)  (1577 196)  (1577 196)  routing T_30_12.sp4_h_l_40 <X> T_30_12.sp4_v_b_5
 (12 5)  (1576 197)  (1576 197)  routing T_30_12.sp4_h_l_40 <X> T_30_12.sp4_v_b_5


IO_Tile_0_11

 (16 0)  (1 176)  (1 176)  IOB_0 IO Functioning bit
 (4 2)  (13 178)  (13 178)  routing T_0_11.span4_vert_b_10 <X> T_0_11.lc_trk_g0_2
 (17 2)  (0 178)  (0 178)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (5 3)  (12 179)  (12 179)  routing T_0_11.span4_vert_b_10 <X> T_0_11.lc_trk_g0_2
 (7 3)  (10 179)  (10 179)  Enable bit of Mux _local_links/g0_mux_2 => span4_vert_b_10 lc_trk_g0_2
 (17 3)  (0 179)  (0 179)  IOB_0 IO Functioning bit
 (11 4)  (6 180)  (6 180)  routing T_0_11.lc_trk_g1_2 <X> T_0_11.wire_io_cluster/io_0/OUT_ENB
 (12 4)  (5 180)  (5 180)  routing T_0_11.lc_trk_g1_7 <X> T_0_11.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (4 180)  (4 180)  routing T_0_11.lc_trk_g1_7 <X> T_0_11.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (0 180)  (0 180)  IOB_0 IO Functioning bit
 (10 5)  (7 181)  (7 181)  routing T_0_11.lc_trk_g1_2 <X> T_0_11.wire_io_cluster/io_0/OUT_ENB
 (11 5)  (6 181)  (6 181)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g1_2 wire_io_cluster/io_0/OUT_ENB
 (12 5)  (5 181)  (5 181)  routing T_0_11.lc_trk_g1_7 <X> T_0_11.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (4 181)  (4 181)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_7 wire_io_cluster/io_0/D_OUT_0
 (3 6)  (14 182)  (14 182)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 185)  (14 185)  IO control bit: IOLEFT_IE_0

 (17 9)  (0 185)  (0 185)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (4 10)  (13 186)  (13 186)  routing T_0_11.span4_vert_b_10 <X> T_0_11.lc_trk_g1_2
 (12 10)  (5 186)  (5 186)  routing T_0_11.lc_trk_g1_4 <X> T_0_11.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (4 186)  (4 186)  routing T_0_11.lc_trk_g1_4 <X> T_0_11.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 186)  (1 186)  IOB_1 IO Functioning bit
 (5 11)  (12 187)  (12 187)  routing T_0_11.span4_vert_b_10 <X> T_0_11.lc_trk_g1_2
 (7 11)  (10 187)  (10 187)  Enable bit of Mux _local_links/g1_mux_2 => span4_vert_b_10 lc_trk_g1_2
 (10 11)  (7 187)  (7 187)  routing T_0_11.lc_trk_g0_2 <X> T_0_11.wire_io_cluster/io_1/OUT_ENB
 (11 11)  (6 187)  (6 187)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_2 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (4 187)  (4 187)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_4 wire_io_cluster/io_1/D_OUT_0
 (4 13)  (13 189)  (13 189)  routing T_0_11.span4_vert_b_4 <X> T_0_11.lc_trk_g1_4
 (5 13)  (12 189)  (12 189)  routing T_0_11.span4_vert_b_4 <X> T_0_11.lc_trk_g1_4
 (7 13)  (10 189)  (10 189)  Enable bit of Mux _local_links/g1_mux_4 => span4_vert_b_4 lc_trk_g1_4
 (17 13)  (0 189)  (0 189)  IOB_1 IO Functioning bit
 (5 14)  (12 190)  (12 190)  routing T_0_11.span4_vert_b_7 <X> T_0_11.lc_trk_g1_7
 (7 14)  (10 190)  (10 190)  Enable bit of Mux _local_links/g1_mux_7 => span4_vert_b_7 lc_trk_g1_7
 (17 14)  (0 190)  (0 190)  IOB_1 IO Functioning bit
 (8 15)  (9 191)  (9 191)  routing T_0_11.span4_vert_b_7 <X> T_0_11.lc_trk_g1_7


LogicTile_6_11

 (3 5)  (291 181)  (291 181)  routing T_6_11.sp12_h_l_23 <X> T_6_11.sp12_h_r_0


RAM_Tile_8_11

 (3 5)  (399 181)  (399 181)  routing T_8_11.sp12_h_l_23 <X> T_8_11.sp12_h_r_0


LogicTile_10_11

 (19 8)  (511 184)  (511 184)  Enable bit of Mux _span_links/cross_mux_vert_9 => sp12_v_b_19 sp4_v_b_21


LogicTile_12_11

 (2 0)  (602 176)  (602 176)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (2 4)  (602 180)  (602 180)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7


LogicTile_13_11

 (9 1)  (663 177)  (663 177)  routing T_13_11.sp4_v_t_40 <X> T_13_11.sp4_v_b_1
 (10 1)  (664 177)  (664 177)  routing T_13_11.sp4_v_t_40 <X> T_13_11.sp4_v_b_1
 (11 12)  (665 188)  (665 188)  routing T_13_11.sp4_v_t_38 <X> T_13_11.sp4_v_b_11
 (13 12)  (667 188)  (667 188)  routing T_13_11.sp4_v_t_38 <X> T_13_11.sp4_v_b_11


LogicTile_15_11

 (6 2)  (768 178)  (768 178)  routing T_15_11.sp4_h_l_42 <X> T_15_11.sp4_v_t_37
 (3 6)  (765 182)  (765 182)  routing T_15_11.sp12_v_b_0 <X> T_15_11.sp12_v_t_23
 (12 7)  (774 183)  (774 183)  routing T_15_11.sp4_h_l_40 <X> T_15_11.sp4_v_t_40


LogicTile_18_11

 (9 15)  (937 191)  (937 191)  routing T_18_11.sp4_v_b_2 <X> T_18_11.sp4_v_t_47
 (10 15)  (938 191)  (938 191)  routing T_18_11.sp4_v_b_2 <X> T_18_11.sp4_v_t_47


IO_Tile_0_10

 (11 12)  (6 172)  (6 172)  routing T_0_10.span4_horz_19 <X> T_0_10.span4_vert_t_15
 (12 12)  (5 172)  (5 172)  routing T_0_10.span4_horz_19 <X> T_0_10.span4_vert_t_15


LogicTile_3_10

 (5 10)  (131 170)  (131 170)  routing T_3_10.sp4_h_r_3 <X> T_3_10.sp4_h_l_43
 (4 11)  (130 171)  (130 171)  routing T_3_10.sp4_h_r_3 <X> T_3_10.sp4_h_l_43


LogicTile_4_10

 (19 15)  (199 175)  (199 175)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_6_10

 (3 4)  (291 164)  (291 164)  routing T_6_10.sp12_v_t_23 <X> T_6_10.sp12_h_r_0


RAM_Tile_8_10

 (19 15)  (415 175)  (415 175)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_l_3


LogicTile_10_10

 (3 6)  (495 166)  (495 166)  routing T_10_10.sp12_h_r_0 <X> T_10_10.sp12_v_t_23
 (3 7)  (495 167)  (495 167)  routing T_10_10.sp12_h_r_0 <X> T_10_10.sp12_v_t_23


LogicTile_11_10

 (9 9)  (555 169)  (555 169)  routing T_11_10.sp4_v_t_42 <X> T_11_10.sp4_v_b_7
 (4 12)  (550 172)  (550 172)  routing T_11_10.sp4_h_l_38 <X> T_11_10.sp4_v_b_9
 (6 12)  (552 172)  (552 172)  routing T_11_10.sp4_h_l_38 <X> T_11_10.sp4_v_b_9
 (5 13)  (551 173)  (551 173)  routing T_11_10.sp4_h_l_38 <X> T_11_10.sp4_v_b_9


LogicTile_14_10

 (3 2)  (711 162)  (711 162)  routing T_14_10.sp12_h_r_0 <X> T_14_10.sp12_h_l_23
 (3 3)  (711 163)  (711 163)  routing T_14_10.sp12_h_r_0 <X> T_14_10.sp12_h_l_23


LogicTile_18_10

 (19 2)  (947 162)  (947 162)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15


LogicTile_22_10

 (3 2)  (1147 162)  (1147 162)  routing T_22_10.sp12_h_r_0 <X> T_22_10.sp12_h_l_23
 (3 3)  (1147 163)  (1147 163)  routing T_22_10.sp12_h_r_0 <X> T_22_10.sp12_h_l_23


LogicTile_26_10

 (3 2)  (1351 162)  (1351 162)  routing T_26_10.sp12_h_r_0 <X> T_26_10.sp12_h_l_23
 (3 3)  (1351 163)  (1351 163)  routing T_26_10.sp12_h_r_0 <X> T_26_10.sp12_h_l_23


IO_Tile_33_10

 (14 0)  (1740 160)  (1740 160)  routing T_33_10.span4_vert_t_12 <X> T_33_10.span4_horz_1
 (13 1)  (1739 161)  (1739 161)  routing T_33_10.span4_horz_1 <X> T_33_10.span4_vert_b_0
 (14 1)  (1740 161)  (1740 161)  routing T_33_10.span4_horz_1 <X> T_33_10.span4_vert_b_0
 (5 4)  (1731 164)  (1731 164)  routing T_33_10.span4_vert_b_13 <X> T_33_10.lc_trk_g0_5
 (7 4)  (1733 164)  (1733 164)  Enable bit of Mux _local_links/g0_mux_5 => span4_vert_b_13 lc_trk_g0_5
 (8 4)  (1734 164)  (1734 164)  routing T_33_10.span4_vert_b_13 <X> T_33_10.lc_trk_g0_5
 (3 6)  (1729 166)  (1729 166)  IO control bit: IORIGHT_IE_1

 (6 8)  (1732 168)  (1732 168)  routing T_33_10.span4_horz_1 <X> T_33_10.lc_trk_g1_1
 (7 8)  (1733 168)  (1733 168)  Enable bit of Mux _local_links/g1_mux_1 => span4_horz_1 lc_trk_g1_1
 (8 8)  (1734 168)  (1734 168)  routing T_33_10.span4_horz_1 <X> T_33_10.lc_trk_g1_1
 (16 8)  (1742 168)  (1742 168)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (17 9)  (1743 169)  (1743 169)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (11 10)  (1737 170)  (1737 170)  routing T_33_10.lc_trk_g1_1 <X> T_33_10.wire_io_cluster/io_1/OUT_ENB
 (13 10)  (1739 170)  (1739 170)  routing T_33_10.lc_trk_g0_5 <X> T_33_10.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 170)  (1742 170)  IOB_1 IO Functioning bit
 (11 11)  (1737 171)  (1737 171)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_1 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (1739 171)  (1739 171)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_5 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 173)  (1743 173)  IOB_1 IO Functioning bit
 (17 14)  (1743 174)  (1743 174)  IOB_1 IO Functioning bit


IO_Tile_0_9

 (11 0)  (6 144)  (6 144)  routing T_0_9.span4_horz_1 <X> T_0_9.span4_vert_t_12
 (12 0)  (5 144)  (5 144)  routing T_0_9.span4_horz_1 <X> T_0_9.span4_vert_t_12
 (14 7)  (3 151)  (3 151)  routing T_0_9.span4_vert_t_14 <X> T_0_9.span4_vert_b_2
 (11 12)  (6 156)  (6 156)  routing T_0_9.span4_vert_b_3 <X> T_0_9.span4_vert_t_15


LogicTile_1_9



LogicTile_2_9



LogicTile_3_9



LogicTile_4_9

 (10 2)  (190 146)  (190 146)  routing T_4_9.sp4_v_b_8 <X> T_4_9.sp4_h_l_36


LogicTile_5_9



LogicTile_6_9



LogicTile_7_9



RAM_Tile_8_9



LogicTile_9_9

 (16 0)  (454 144)  (454 144)  routing T_9_9.sp4_v_b_9 <X> T_9_9.lc_trk_g0_1
 (17 0)  (455 144)  (455 144)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_9 lc_trk_g0_1
 (18 0)  (456 144)  (456 144)  routing T_9_9.sp4_v_b_9 <X> T_9_9.lc_trk_g0_1
 (26 0)  (464 144)  (464 144)  routing T_9_9.lc_trk_g3_5 <X> T_9_9.wire_logic_cluster/lc_0/in_0
 (29 0)  (467 144)  (467 144)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (470 144)  (470 144)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (471 144)  (471 144)  routing T_9_9.lc_trk_g2_1 <X> T_9_9.wire_logic_cluster/lc_0/in_3
 (36 0)  (474 144)  (474 144)  LC_0 Logic Functioning bit
 (38 0)  (476 144)  (476 144)  LC_0 Logic Functioning bit
 (41 0)  (479 144)  (479 144)  LC_0 Logic Functioning bit
 (43 0)  (481 144)  (481 144)  LC_0 Logic Functioning bit
 (47 0)  (485 144)  (485 144)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (18 1)  (456 145)  (456 145)  routing T_9_9.sp4_v_b_9 <X> T_9_9.lc_trk_g0_1
 (27 1)  (465 145)  (465 145)  routing T_9_9.lc_trk_g3_5 <X> T_9_9.wire_logic_cluster/lc_0/in_0
 (28 1)  (466 145)  (466 145)  routing T_9_9.lc_trk_g3_5 <X> T_9_9.wire_logic_cluster/lc_0/in_0
 (29 1)  (467 145)  (467 145)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (37 1)  (475 145)  (475 145)  LC_0 Logic Functioning bit
 (39 1)  (477 145)  (477 145)  LC_0 Logic Functioning bit
 (41 1)  (479 145)  (479 145)  LC_0 Logic Functioning bit
 (43 1)  (481 145)  (481 145)  LC_0 Logic Functioning bit
 (15 8)  (453 152)  (453 152)  routing T_9_9.sp4_h_r_25 <X> T_9_9.lc_trk_g2_1
 (16 8)  (454 152)  (454 152)  routing T_9_9.sp4_h_r_25 <X> T_9_9.lc_trk_g2_1
 (17 8)  (455 152)  (455 152)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_25 lc_trk_g2_1
 (18 9)  (456 153)  (456 153)  routing T_9_9.sp4_h_r_25 <X> T_9_9.lc_trk_g2_1
 (17 14)  (455 158)  (455 158)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (18 15)  (456 159)  (456 159)  routing T_9_9.sp4_r_v_b_45 <X> T_9_9.lc_trk_g3_5


LogicTile_10_9



LogicTile_11_9

 (15 0)  (561 144)  (561 144)  routing T_11_9.sp4_h_r_1 <X> T_11_9.lc_trk_g0_1
 (16 0)  (562 144)  (562 144)  routing T_11_9.sp4_h_r_1 <X> T_11_9.lc_trk_g0_1
 (17 0)  (563 144)  (563 144)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_1 lc_trk_g0_1
 (8 1)  (554 145)  (554 145)  routing T_11_9.sp4_h_r_1 <X> T_11_9.sp4_v_b_1
 (18 1)  (564 145)  (564 145)  routing T_11_9.sp4_h_r_1 <X> T_11_9.lc_trk_g0_1
 (8 2)  (554 146)  (554 146)  routing T_11_9.sp4_h_r_1 <X> T_11_9.sp4_h_l_36
 (22 3)  (568 147)  (568 147)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_22 lc_trk_g0_6
 (23 3)  (569 147)  (569 147)  routing T_11_9.sp4_v_b_22 <X> T_11_9.lc_trk_g0_6
 (24 3)  (570 147)  (570 147)  routing T_11_9.sp4_v_b_22 <X> T_11_9.lc_trk_g0_6
 (26 4)  (572 148)  (572 148)  routing T_11_9.lc_trk_g0_6 <X> T_11_9.wire_logic_cluster/lc_2/in_0
 (29 4)  (575 148)  (575 148)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (577 148)  (577 148)  routing T_11_9.lc_trk_g1_4 <X> T_11_9.wire_logic_cluster/lc_2/in_3
 (32 4)  (578 148)  (578 148)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (580 148)  (580 148)  routing T_11_9.lc_trk_g1_4 <X> T_11_9.wire_logic_cluster/lc_2/in_3
 (36 4)  (582 148)  (582 148)  LC_2 Logic Functioning bit
 (38 4)  (584 148)  (584 148)  LC_2 Logic Functioning bit
 (52 4)  (598 148)  (598 148)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (26 5)  (572 149)  (572 149)  routing T_11_9.lc_trk_g0_6 <X> T_11_9.wire_logic_cluster/lc_2/in_0
 (29 5)  (575 149)  (575 149)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_6 wire_logic_cluster/lc_2/in_0
 (36 5)  (582 149)  (582 149)  LC_2 Logic Functioning bit
 (37 5)  (583 149)  (583 149)  LC_2 Logic Functioning bit
 (38 5)  (584 149)  (584 149)  LC_2 Logic Functioning bit
 (39 5)  (585 149)  (585 149)  LC_2 Logic Functioning bit
 (40 5)  (586 149)  (586 149)  LC_2 Logic Functioning bit
 (42 5)  (588 149)  (588 149)  LC_2 Logic Functioning bit
 (15 7)  (561 151)  (561 151)  routing T_11_9.sp4_v_t_9 <X> T_11_9.lc_trk_g1_4
 (16 7)  (562 151)  (562 151)  routing T_11_9.sp4_v_t_9 <X> T_11_9.lc_trk_g1_4
 (17 7)  (563 151)  (563 151)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_9 lc_trk_g1_4


LogicTile_12_9



LogicTile_13_9



LogicTile_14_9

 (14 10)  (722 154)  (722 154)  routing T_14_9.sp4_h_r_36 <X> T_14_9.lc_trk_g2_4
 (22 10)  (730 154)  (730 154)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_t_12 lc_trk_g2_7
 (23 10)  (731 154)  (731 154)  routing T_14_9.sp12_v_t_12 <X> T_14_9.lc_trk_g2_7
 (15 11)  (723 155)  (723 155)  routing T_14_9.sp4_h_r_36 <X> T_14_9.lc_trk_g2_4
 (16 11)  (724 155)  (724 155)  routing T_14_9.sp4_h_r_36 <X> T_14_9.lc_trk_g2_4
 (17 11)  (725 155)  (725 155)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (22 14)  (730 158)  (730 158)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7
 (26 14)  (734 158)  (734 158)  routing T_14_9.lc_trk_g2_7 <X> T_14_9.wire_logic_cluster/lc_7/in_0
 (28 14)  (736 158)  (736 158)  routing T_14_9.lc_trk_g2_4 <X> T_14_9.wire_logic_cluster/lc_7/in_1
 (29 14)  (737 158)  (737 158)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (738 158)  (738 158)  routing T_14_9.lc_trk_g2_4 <X> T_14_9.wire_logic_cluster/lc_7/in_1
 (31 14)  (739 158)  (739 158)  routing T_14_9.lc_trk_g3_7 <X> T_14_9.wire_logic_cluster/lc_7/in_3
 (32 14)  (740 158)  (740 158)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (741 158)  (741 158)  routing T_14_9.lc_trk_g3_7 <X> T_14_9.wire_logic_cluster/lc_7/in_3
 (34 14)  (742 158)  (742 158)  routing T_14_9.lc_trk_g3_7 <X> T_14_9.wire_logic_cluster/lc_7/in_3
 (36 14)  (744 158)  (744 158)  LC_7 Logic Functioning bit
 (37 14)  (745 158)  (745 158)  LC_7 Logic Functioning bit
 (38 14)  (746 158)  (746 158)  LC_7 Logic Functioning bit
 (39 14)  (747 158)  (747 158)  LC_7 Logic Functioning bit
 (41 14)  (749 158)  (749 158)  LC_7 Logic Functioning bit
 (43 14)  (751 158)  (751 158)  LC_7 Logic Functioning bit
 (47 14)  (755 158)  (755 158)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (26 15)  (734 159)  (734 159)  routing T_14_9.lc_trk_g2_7 <X> T_14_9.wire_logic_cluster/lc_7/in_0
 (28 15)  (736 159)  (736 159)  routing T_14_9.lc_trk_g2_7 <X> T_14_9.wire_logic_cluster/lc_7/in_0
 (29 15)  (737 159)  (737 159)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (31 15)  (739 159)  (739 159)  routing T_14_9.lc_trk_g3_7 <X> T_14_9.wire_logic_cluster/lc_7/in_3
 (37 15)  (745 159)  (745 159)  LC_7 Logic Functioning bit
 (39 15)  (747 159)  (747 159)  LC_7 Logic Functioning bit


LogicTile_15_9

 (8 2)  (770 146)  (770 146)  routing T_15_9.sp4_v_t_42 <X> T_15_9.sp4_h_l_36
 (9 2)  (771 146)  (771 146)  routing T_15_9.sp4_v_t_42 <X> T_15_9.sp4_h_l_36
 (10 2)  (772 146)  (772 146)  routing T_15_9.sp4_v_t_42 <X> T_15_9.sp4_h_l_36


LogicTile_16_9

 (7 11)  (823 155)  (823 155)  Column buffer control bit: LH_colbuf_cntl_2



LogicTile_17_9

 (3 5)  (877 149)  (877 149)  routing T_17_9.sp12_h_l_23 <X> T_17_9.sp12_h_r_0


LogicTile_18_9



LogicTile_19_9



LogicTile_20_9



LogicTile_21_9



LogicTile_22_9



LogicTile_23_9

 (3 13)  (1201 157)  (1201 157)  routing T_23_9.sp12_h_l_22 <X> T_23_9.sp12_h_r_1


LogicTile_24_9

 (19 6)  (1271 150)  (1271 150)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19


RAM_Tile_25_9



LogicTile_26_9



LogicTile_27_9



LogicTile_28_9



LogicTile_29_9

 (4 0)  (1514 144)  (1514 144)  routing T_29_9.sp4_v_t_41 <X> T_29_9.sp4_v_b_0
 (6 0)  (1516 144)  (1516 144)  routing T_29_9.sp4_v_t_41 <X> T_29_9.sp4_v_b_0
 (3 1)  (1513 145)  (1513 145)  routing T_29_9.sp12_h_l_23 <X> T_29_9.sp12_v_b_0


LogicTile_30_9

 (13 4)  (1577 148)  (1577 148)  routing T_30_9.sp4_v_t_40 <X> T_30_9.sp4_v_b_5
 (2 6)  (1566 150)  (1566 150)  Enable bit of Mux _span_links/cross_mux_horz_7 => sp12_h_r_14 sp4_h_r_19


LogicTile_31_9



LogicTile_32_9



IO_Tile_33_9

 (13 13)  (1739 157)  (1739 157)  routing T_33_9.span4_horz_43 <X> T_33_9.span4_vert_b_3


IO_Tile_0_8

 (11 0)  (6 128)  (6 128)  routing T_0_8.span4_horz_1 <X> T_0_8.span4_vert_t_12
 (12 0)  (5 128)  (5 128)  routing T_0_8.span4_horz_1 <X> T_0_8.span4_vert_t_12
 (11 12)  (6 140)  (6 140)  routing T_0_8.span4_vert_b_3 <X> T_0_8.span4_vert_t_15


LogicTile_1_8



LogicTile_2_8



LogicTile_3_8



LogicTile_4_8

 (10 2)  (190 130)  (190 130)  routing T_4_8.sp4_v_b_8 <X> T_4_8.sp4_h_l_36
 (19 8)  (199 136)  (199 136)  Enable bit of Mux _span_links/cross_mux_vert_9 => sp12_v_b_19 sp4_v_b_21


LogicTile_5_8



LogicTile_6_8



LogicTile_7_8

 (8 9)  (350 137)  (350 137)  routing T_7_8.sp4_h_r_7 <X> T_7_8.sp4_v_b_7


RAM_Tile_8_8

 (2 4)  (398 132)  (398 132)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7


LogicTile_9_8



LogicTile_10_8



LogicTile_11_8



LogicTile_12_8



LogicTile_13_8

 (22 3)  (676 131)  (676 131)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_22 lc_trk_g0_6
 (23 3)  (677 131)  (677 131)  routing T_13_8.sp4_v_b_22 <X> T_13_8.lc_trk_g0_6
 (24 3)  (678 131)  (678 131)  routing T_13_8.sp4_v_b_22 <X> T_13_8.lc_trk_g0_6
 (26 4)  (680 132)  (680 132)  routing T_13_8.lc_trk_g0_6 <X> T_13_8.wire_logic_cluster/lc_2/in_0
 (27 4)  (681 132)  (681 132)  routing T_13_8.lc_trk_g3_4 <X> T_13_8.wire_logic_cluster/lc_2/in_1
 (28 4)  (682 132)  (682 132)  routing T_13_8.lc_trk_g3_4 <X> T_13_8.wire_logic_cluster/lc_2/in_1
 (29 4)  (683 132)  (683 132)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (684 132)  (684 132)  routing T_13_8.lc_trk_g3_4 <X> T_13_8.wire_logic_cluster/lc_2/in_1
 (31 4)  (685 132)  (685 132)  routing T_13_8.lc_trk_g3_6 <X> T_13_8.wire_logic_cluster/lc_2/in_3
 (32 4)  (686 132)  (686 132)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (687 132)  (687 132)  routing T_13_8.lc_trk_g3_6 <X> T_13_8.wire_logic_cluster/lc_2/in_3
 (34 4)  (688 132)  (688 132)  routing T_13_8.lc_trk_g3_6 <X> T_13_8.wire_logic_cluster/lc_2/in_3
 (36 4)  (690 132)  (690 132)  LC_2 Logic Functioning bit
 (38 4)  (692 132)  (692 132)  LC_2 Logic Functioning bit
 (47 4)  (701 132)  (701 132)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (26 5)  (680 133)  (680 133)  routing T_13_8.lc_trk_g0_6 <X> T_13_8.wire_logic_cluster/lc_2/in_0
 (29 5)  (683 133)  (683 133)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_6 wire_logic_cluster/lc_2/in_0
 (31 5)  (685 133)  (685 133)  routing T_13_8.lc_trk_g3_6 <X> T_13_8.wire_logic_cluster/lc_2/in_3
 (36 5)  (690 133)  (690 133)  LC_2 Logic Functioning bit
 (37 5)  (691 133)  (691 133)  LC_2 Logic Functioning bit
 (38 5)  (692 133)  (692 133)  LC_2 Logic Functioning bit
 (39 5)  (693 133)  (693 133)  LC_2 Logic Functioning bit
 (40 5)  (694 133)  (694 133)  LC_2 Logic Functioning bit
 (42 5)  (696 133)  (696 133)  LC_2 Logic Functioning bit
 (14 14)  (668 142)  (668 142)  routing T_13_8.sp4_v_b_36 <X> T_13_8.lc_trk_g3_4
 (14 15)  (668 143)  (668 143)  routing T_13_8.sp4_v_b_36 <X> T_13_8.lc_trk_g3_4
 (16 15)  (670 143)  (670 143)  routing T_13_8.sp4_v_b_36 <X> T_13_8.lc_trk_g3_4
 (17 15)  (671 143)  (671 143)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_b_36 lc_trk_g3_4
 (22 15)  (676 143)  (676 143)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_46 lc_trk_g3_6
 (23 15)  (677 143)  (677 143)  routing T_13_8.sp4_v_b_46 <X> T_13_8.lc_trk_g3_6
 (24 15)  (678 143)  (678 143)  routing T_13_8.sp4_v_b_46 <X> T_13_8.lc_trk_g3_6


LogicTile_14_8

 (3 2)  (711 130)  (711 130)  routing T_14_8.sp12_v_t_23 <X> T_14_8.sp12_h_l_23


LogicTile_15_8



LogicTile_16_8



LogicTile_17_8

 (8 13)  (882 141)  (882 141)  routing T_17_8.sp4_v_t_42 <X> T_17_8.sp4_v_b_10
 (10 13)  (884 141)  (884 141)  routing T_17_8.sp4_v_t_42 <X> T_17_8.sp4_v_b_10


LogicTile_18_8



LogicTile_19_8

 (3 5)  (985 133)  (985 133)  routing T_19_8.sp12_h_l_23 <X> T_19_8.sp12_h_r_0


LogicTile_20_8



LogicTile_21_8



LogicTile_22_8



LogicTile_23_8



LogicTile_24_8



RAM_Tile_25_8



LogicTile_26_8



LogicTile_27_8



LogicTile_28_8



LogicTile_29_8



LogicTile_30_8

 (11 8)  (1575 136)  (1575 136)  routing T_30_8.sp4_v_t_40 <X> T_30_8.sp4_v_b_8
 (12 9)  (1576 137)  (1576 137)  routing T_30_8.sp4_v_t_40 <X> T_30_8.sp4_v_b_8


LogicTile_31_8

 (3 1)  (1621 129)  (1621 129)  routing T_31_8.sp12_h_l_23 <X> T_31_8.sp12_v_b_0


LogicTile_32_8



IO_Tile_33_8



LogicTile_4_7

 (5 0)  (185 112)  (185 112)  routing T_4_7.sp4_v_b_0 <X> T_4_7.sp4_h_r_0
 (6 1)  (186 113)  (186 113)  routing T_4_7.sp4_v_b_0 <X> T_4_7.sp4_h_r_0
 (3 4)  (183 116)  (183 116)  routing T_4_7.sp12_v_b_0 <X> T_4_7.sp12_h_r_0
 (3 5)  (183 117)  (183 117)  routing T_4_7.sp12_v_b_0 <X> T_4_7.sp12_h_r_0
 (19 8)  (199 120)  (199 120)  Enable bit of Mux _span_links/cross_mux_vert_9 => sp12_v_b_19 sp4_v_b_21


LogicTile_6_7

 (11 8)  (299 120)  (299 120)  routing T_6_7.sp4_h_r_3 <X> T_6_7.sp4_v_b_8


LogicTile_7_7

 (22 1)  (364 113)  (364 113)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_18 lc_trk_g0_2
 (23 1)  (365 113)  (365 113)  routing T_7_7.sp4_v_b_18 <X> T_7_7.lc_trk_g0_2
 (24 1)  (366 113)  (366 113)  routing T_7_7.sp4_v_b_18 <X> T_7_7.lc_trk_g0_2
 (21 6)  (363 118)  (363 118)  routing T_7_7.sp12_h_l_4 <X> T_7_7.lc_trk_g1_7
 (22 6)  (364 118)  (364 118)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_l_4 lc_trk_g1_7
 (24 6)  (366 118)  (366 118)  routing T_7_7.sp12_h_l_4 <X> T_7_7.lc_trk_g1_7
 (26 6)  (368 118)  (368 118)  routing T_7_7.lc_trk_g3_4 <X> T_7_7.wire_logic_cluster/lc_3/in_0
 (27 6)  (369 118)  (369 118)  routing T_7_7.lc_trk_g1_7 <X> T_7_7.wire_logic_cluster/lc_3/in_1
 (29 6)  (371 118)  (371 118)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (372 118)  (372 118)  routing T_7_7.lc_trk_g1_7 <X> T_7_7.wire_logic_cluster/lc_3/in_1
 (32 6)  (374 118)  (374 118)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (36 6)  (378 118)  (378 118)  LC_3 Logic Functioning bit
 (38 6)  (380 118)  (380 118)  LC_3 Logic Functioning bit
 (41 6)  (383 118)  (383 118)  LC_3 Logic Functioning bit
 (43 6)  (385 118)  (385 118)  LC_3 Logic Functioning bit
 (47 6)  (389 118)  (389 118)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (51 6)  (393 118)  (393 118)  Enable bit of Mux _out_links/OutMux3_3 => wire_logic_cluster/lc_3/out sp12_v_b_6
 (21 7)  (363 119)  (363 119)  routing T_7_7.sp12_h_l_4 <X> T_7_7.lc_trk_g1_7
 (27 7)  (369 119)  (369 119)  routing T_7_7.lc_trk_g3_4 <X> T_7_7.wire_logic_cluster/lc_3/in_0
 (28 7)  (370 119)  (370 119)  routing T_7_7.lc_trk_g3_4 <X> T_7_7.wire_logic_cluster/lc_3/in_0
 (29 7)  (371 119)  (371 119)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (372 119)  (372 119)  routing T_7_7.lc_trk_g1_7 <X> T_7_7.wire_logic_cluster/lc_3/in_1
 (31 7)  (373 119)  (373 119)  routing T_7_7.lc_trk_g0_2 <X> T_7_7.wire_logic_cluster/lc_3/in_3
 (37 7)  (379 119)  (379 119)  LC_3 Logic Functioning bit
 (39 7)  (381 119)  (381 119)  LC_3 Logic Functioning bit
 (41 7)  (383 119)  (383 119)  LC_3 Logic Functioning bit
 (43 7)  (385 119)  (385 119)  LC_3 Logic Functioning bit
 (15 10)  (357 122)  (357 122)  routing T_7_7.sp4_h_l_24 <X> T_7_7.lc_trk_g2_5
 (16 10)  (358 122)  (358 122)  routing T_7_7.sp4_h_l_24 <X> T_7_7.lc_trk_g2_5
 (17 10)  (359 122)  (359 122)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_24 lc_trk_g2_5
 (18 10)  (360 122)  (360 122)  routing T_7_7.sp4_h_l_24 <X> T_7_7.lc_trk_g2_5
 (14 14)  (356 126)  (356 126)  routing T_7_7.sp4_v_b_36 <X> T_7_7.lc_trk_g3_4
 (26 14)  (368 126)  (368 126)  routing T_7_7.lc_trk_g2_5 <X> T_7_7.wire_logic_cluster/lc_7/in_0
 (32 14)  (374 126)  (374 126)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_3
 (41 14)  (383 126)  (383 126)  LC_7 Logic Functioning bit
 (43 14)  (385 126)  (385 126)  LC_7 Logic Functioning bit
 (14 15)  (356 127)  (356 127)  routing T_7_7.sp4_v_b_36 <X> T_7_7.lc_trk_g3_4
 (16 15)  (358 127)  (358 127)  routing T_7_7.sp4_v_b_36 <X> T_7_7.lc_trk_g3_4
 (17 15)  (359 127)  (359 127)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_b_36 lc_trk_g3_4
 (28 15)  (370 127)  (370 127)  routing T_7_7.lc_trk_g2_5 <X> T_7_7.wire_logic_cluster/lc_7/in_0
 (29 15)  (371 127)  (371 127)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_5 wire_logic_cluster/lc_7/in_0
 (31 15)  (373 127)  (373 127)  routing T_7_7.lc_trk_g0_2 <X> T_7_7.wire_logic_cluster/lc_7/in_3
 (40 15)  (382 127)  (382 127)  LC_7 Logic Functioning bit
 (42 15)  (384 127)  (384 127)  LC_7 Logic Functioning bit
 (46 15)  (388 127)  (388 127)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_11_7

 (22 3)  (568 115)  (568 115)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_22 lc_trk_g0_6
 (23 3)  (569 115)  (569 115)  routing T_11_7.sp4_v_b_22 <X> T_11_7.lc_trk_g0_6
 (24 3)  (570 115)  (570 115)  routing T_11_7.sp4_v_b_22 <X> T_11_7.lc_trk_g0_6
 (3 4)  (549 116)  (549 116)  routing T_11_7.sp12_v_t_23 <X> T_11_7.sp12_h_r_0
 (16 8)  (562 120)  (562 120)  routing T_11_7.sp4_v_t_12 <X> T_11_7.lc_trk_g2_1
 (17 8)  (563 120)  (563 120)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_12 lc_trk_g2_1
 (18 8)  (564 120)  (564 120)  routing T_11_7.sp4_v_t_12 <X> T_11_7.lc_trk_g2_1
 (26 12)  (572 124)  (572 124)  routing T_11_7.lc_trk_g0_6 <X> T_11_7.wire_logic_cluster/lc_6/in_0
 (28 12)  (574 124)  (574 124)  routing T_11_7.lc_trk_g2_1 <X> T_11_7.wire_logic_cluster/lc_6/in_1
 (29 12)  (575 124)  (575 124)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (578 124)  (578 124)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (579 124)  (579 124)  routing T_11_7.lc_trk_g3_2 <X> T_11_7.wire_logic_cluster/lc_6/in_3
 (34 12)  (580 124)  (580 124)  routing T_11_7.lc_trk_g3_2 <X> T_11_7.wire_logic_cluster/lc_6/in_3
 (36 12)  (582 124)  (582 124)  LC_6 Logic Functioning bit
 (38 12)  (584 124)  (584 124)  LC_6 Logic Functioning bit
 (52 12)  (598 124)  (598 124)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (22 13)  (568 125)  (568 125)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_42 lc_trk_g3_2
 (23 13)  (569 125)  (569 125)  routing T_11_7.sp4_v_b_42 <X> T_11_7.lc_trk_g3_2
 (24 13)  (570 125)  (570 125)  routing T_11_7.sp4_v_b_42 <X> T_11_7.lc_trk_g3_2
 (26 13)  (572 125)  (572 125)  routing T_11_7.lc_trk_g0_6 <X> T_11_7.wire_logic_cluster/lc_6/in_0
 (29 13)  (575 125)  (575 125)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_6 wire_logic_cluster/lc_6/in_0
 (31 13)  (577 125)  (577 125)  routing T_11_7.lc_trk_g3_2 <X> T_11_7.wire_logic_cluster/lc_6/in_3
 (36 13)  (582 125)  (582 125)  LC_6 Logic Functioning bit
 (37 13)  (583 125)  (583 125)  LC_6 Logic Functioning bit
 (38 13)  (584 125)  (584 125)  LC_6 Logic Functioning bit
 (39 13)  (585 125)  (585 125)  LC_6 Logic Functioning bit
 (40 13)  (586 125)  (586 125)  LC_6 Logic Functioning bit
 (42 13)  (588 125)  (588 125)  LC_6 Logic Functioning bit


LogicTile_12_7

 (3 15)  (603 127)  (603 127)  routing T_12_7.sp12_h_l_22 <X> T_12_7.sp12_v_t_22


LogicTile_23_7

 (3 5)  (1201 117)  (1201 117)  routing T_23_7.sp12_h_l_23 <X> T_23_7.sp12_h_r_0


LogicTile_27_7

 (2 0)  (1404 112)  (1404 112)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5


LogicTile_30_7

 (8 0)  (1572 112)  (1572 112)  routing T_30_7.sp4_h_l_40 <X> T_30_7.sp4_h_r_1
 (10 0)  (1574 112)  (1574 112)  routing T_30_7.sp4_h_l_40 <X> T_30_7.sp4_h_r_1


IO_Tile_33_7

 (13 1)  (1739 113)  (1739 113)  routing T_33_7.span4_horz_25 <X> T_33_7.span4_vert_b_0


IO_Tile_0_6

 (6 0)  (11 96)  (11 96)  routing T_0_6.span4_horz_1 <X> T_0_6.lc_trk_g0_1
 (7 0)  (10 96)  (10 96)  Enable bit of Mux _local_links/g0_mux_1 => span4_horz_1 lc_trk_g0_1
 (8 0)  (9 96)  (9 96)  routing T_0_6.span4_horz_1 <X> T_0_6.lc_trk_g0_1
 (16 0)  (1 96)  (1 96)  IOB_0 IO Functioning bit
 (17 2)  (0 98)  (0 98)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (0 99)  (0 99)  IOB_0 IO Functioning bit
 (10 4)  (7 100)  (7 100)  routing T_0_6.lc_trk_g1_6 <X> T_0_6.wire_io_cluster/io_0/OUT_ENB
 (11 4)  (6 100)  (6 100)  routing T_0_6.lc_trk_g1_6 <X> T_0_6.wire_io_cluster/io_0/OUT_ENB
 (12 4)  (5 100)  (5 100)  routing T_0_6.lc_trk_g1_5 <X> T_0_6.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (4 100)  (4 100)  routing T_0_6.lc_trk_g1_5 <X> T_0_6.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (0 100)  (0 100)  IOB_0 IO Functioning bit
 (10 5)  (7 101)  (7 101)  routing T_0_6.lc_trk_g1_6 <X> T_0_6.wire_io_cluster/io_0/OUT_ENB
 (11 5)  (6 101)  (6 101)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g1_6 wire_io_cluster/io_0/OUT_ENB
 (13 5)  (4 101)  (4 101)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_5 wire_io_cluster/io_0/D_OUT_0
 (3 6)  (14 102)  (14 102)  IO control bit: IOLEFT_IE_1

 (4 6)  (13 102)  (13 102)  routing T_0_6.span4_vert_b_14 <X> T_0_6.lc_trk_g0_6
 (5 7)  (12 103)  (12 103)  routing T_0_6.span4_vert_b_14 <X> T_0_6.lc_trk_g0_6
 (7 7)  (10 103)  (10 103)  Enable bit of Mux _local_links/g0_mux_6 => span4_vert_b_14 lc_trk_g0_6
 (3 9)  (14 105)  (14 105)  IO control bit: IOLEFT_IE_0

 (16 9)  (1 105)  (1 105)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (10 10)  (7 106)  (7 106)  routing T_0_6.lc_trk_g0_6 <X> T_0_6.wire_io_cluster/io_1/OUT_ENB
 (16 10)  (1 106)  (1 106)  IOB_1 IO Functioning bit
 (10 11)  (7 107)  (7 107)  routing T_0_6.lc_trk_g0_6 <X> T_0_6.wire_io_cluster/io_1/OUT_ENB
 (11 11)  (6 107)  (6 107)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_6 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (4 107)  (4 107)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_1 wire_io_cluster/io_1/D_OUT_0
 (5 12)  (12 108)  (12 108)  routing T_0_6.span4_horz_21 <X> T_0_6.lc_trk_g1_5
 (6 12)  (11 108)  (11 108)  routing T_0_6.span4_horz_21 <X> T_0_6.lc_trk_g1_5
 (7 12)  (10 108)  (10 108)  Enable bit of Mux _local_links/g1_mux_5 => span4_horz_21 lc_trk_g1_5
 (17 13)  (0 109)  (0 109)  IOB_1 IO Functioning bit
 (4 14)  (13 110)  (13 110)  routing T_0_6.span4_vert_b_14 <X> T_0_6.lc_trk_g1_6
 (17 14)  (0 110)  (0 110)  IOB_1 IO Functioning bit
 (5 15)  (12 111)  (12 111)  routing T_0_6.span4_vert_b_14 <X> T_0_6.lc_trk_g1_6
 (7 15)  (10 111)  (10 111)  Enable bit of Mux _local_links/g1_mux_6 => span4_vert_b_14 lc_trk_g1_6


LogicTile_3_6

 (13 11)  (139 107)  (139 107)  routing T_3_6.sp4_v_b_3 <X> T_3_6.sp4_h_l_45


LogicTile_4_6

 (10 2)  (190 98)  (190 98)  routing T_4_6.sp4_v_b_8 <X> T_4_6.sp4_h_l_36
 (3 6)  (183 102)  (183 102)  routing T_4_6.sp12_h_r_0 <X> T_4_6.sp12_v_t_23
 (3 7)  (183 103)  (183 103)  routing T_4_6.sp12_h_r_0 <X> T_4_6.sp12_v_t_23


LogicTile_7_6

 (8 3)  (350 99)  (350 99)  routing T_7_6.sp4_h_r_7 <X> T_7_6.sp4_v_t_36
 (9 3)  (351 99)  (351 99)  routing T_7_6.sp4_h_r_7 <X> T_7_6.sp4_v_t_36
 (10 3)  (352 99)  (352 99)  routing T_7_6.sp4_h_r_7 <X> T_7_6.sp4_v_t_36


RAM_Tile_8_6

 (2 4)  (398 100)  (398 100)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (3 5)  (399 101)  (399 101)  routing T_8_6.sp12_h_l_23 <X> T_8_6.sp12_h_r_0
 (2 12)  (398 108)  (398 108)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_r_22


LogicTile_10_6

 (3 6)  (495 102)  (495 102)  routing T_10_6.sp12_h_r_0 <X> T_10_6.sp12_v_t_23
 (3 7)  (495 103)  (495 103)  routing T_10_6.sp12_h_r_0 <X> T_10_6.sp12_v_t_23


LogicTile_11_6

 (12 15)  (558 111)  (558 111)  routing T_11_6.sp4_h_l_46 <X> T_11_6.sp4_v_t_46


LogicTile_12_6

 (2 0)  (602 96)  (602 96)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5


LogicTile_14_6

 (3 2)  (711 98)  (711 98)  routing T_14_6.sp12_v_t_23 <X> T_14_6.sp12_h_l_23
 (19 10)  (727 106)  (727 106)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23


LogicTile_15_6

 (10 15)  (772 111)  (772 111)  routing T_15_6.sp4_h_l_40 <X> T_15_6.sp4_v_t_47


LogicTile_16_6

 (3 0)  (819 96)  (819 96)  routing T_16_6.sp12_v_t_23 <X> T_16_6.sp12_v_b_0
 (3 2)  (819 98)  (819 98)  routing T_16_6.sp12_h_r_0 <X> T_16_6.sp12_h_l_23
 (3 3)  (819 99)  (819 99)  routing T_16_6.sp12_h_r_0 <X> T_16_6.sp12_h_l_23


LogicTile_20_6

 (3 6)  (1039 102)  (1039 102)  routing T_20_6.sp12_h_r_0 <X> T_20_6.sp12_v_t_23
 (3 7)  (1039 103)  (1039 103)  routing T_20_6.sp12_h_r_0 <X> T_20_6.sp12_v_t_23
 (3 12)  (1039 108)  (1039 108)  routing T_20_6.sp12_v_t_22 <X> T_20_6.sp12_h_r_1


LogicTile_22_6

 (3 2)  (1147 98)  (1147 98)  routing T_22_6.sp12_h_r_0 <X> T_22_6.sp12_h_l_23
 (3 3)  (1147 99)  (1147 99)  routing T_22_6.sp12_h_r_0 <X> T_22_6.sp12_h_l_23


LogicTile_24_6

 (13 13)  (1265 109)  (1265 109)  routing T_24_6.sp4_v_t_43 <X> T_24_6.sp4_h_r_11


LogicTile_26_6

 (3 6)  (1351 102)  (1351 102)  routing T_26_6.sp12_h_r_0 <X> T_26_6.sp12_v_t_23
 (3 7)  (1351 103)  (1351 103)  routing T_26_6.sp12_h_r_0 <X> T_26_6.sp12_v_t_23


LogicTile_28_6

 (3 2)  (1459 98)  (1459 98)  routing T_28_6.sp12_h_r_0 <X> T_28_6.sp12_h_l_23
 (3 3)  (1459 99)  (1459 99)  routing T_28_6.sp12_h_r_0 <X> T_28_6.sp12_h_l_23
 (11 13)  (1467 109)  (1467 109)  routing T_28_6.sp4_h_l_46 <X> T_28_6.sp4_h_r_11


LogicTile_29_6

 (19 2)  (1529 98)  (1529 98)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15


LogicTile_31_6

 (2 14)  (1620 110)  (1620 110)  Enable bit of Mux _span_links/cross_mux_horz_11 => sp12_h_l_21 sp4_h_l_10


LogicTile_32_6

 (3 2)  (1675 98)  (1675 98)  routing T_32_6.sp12_h_r_0 <X> T_32_6.sp12_h_l_23
 (3 3)  (1675 99)  (1675 99)  routing T_32_6.sp12_h_r_0 <X> T_32_6.sp12_h_l_23
 (11 13)  (1683 109)  (1683 109)  routing T_32_6.sp4_h_l_46 <X> T_32_6.sp4_h_r_11


IO_Tile_33_6

 (6 0)  (1732 96)  (1732 96)  routing T_33_6.span4_horz_1 <X> T_33_6.lc_trk_g0_1
 (7 0)  (1733 96)  (1733 96)  Enable bit of Mux _local_links/g0_mux_1 => span4_horz_1 lc_trk_g0_1
 (8 0)  (1734 96)  (1734 96)  routing T_33_6.span4_horz_1 <X> T_33_6.lc_trk_g0_1
 (14 0)  (1740 96)  (1740 96)  routing T_33_6.span4_vert_t_12 <X> T_33_6.span4_horz_1
 (16 0)  (1742 96)  (1742 96)  IOB_0 IO Functioning bit
 (13 1)  (1739 97)  (1739 97)  routing T_33_6.span4_horz_1 <X> T_33_6.span4_vert_b_0
 (14 1)  (1740 97)  (1740 97)  routing T_33_6.span4_horz_1 <X> T_33_6.span4_vert_b_0
 (17 1)  (1743 97)  (1743 97)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 2)  (1743 98)  (1743 98)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (1743 99)  (1743 99)  IOB_0 IO Functioning bit
 (12 4)  (1738 100)  (1738 100)  routing T_33_6.lc_trk_g1_3 <X> T_33_6.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (1743 100)  (1743 100)  IOB_0 IO Functioning bit
 (11 5)  (1737 101)  (1737 101)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g0_1 wire_io_cluster/io_0/OUT_ENB
 (12 5)  (1738 101)  (1738 101)  routing T_33_6.lc_trk_g1_3 <X> T_33_6.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1739 101)  (1739 101)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_3 wire_io_cluster/io_0/D_OUT_0
 (3 6)  (1729 102)  (1729 102)  IO control bit: IORIGHT_IE_1

 (6 8)  (1732 104)  (1732 104)  routing T_33_6.span4_horz_1 <X> T_33_6.lc_trk_g1_1
 (7 8)  (1733 104)  (1733 104)  Enable bit of Mux _local_links/g1_mux_1 => span4_horz_1 lc_trk_g1_1
 (8 8)  (1734 104)  (1734 104)  routing T_33_6.span4_horz_1 <X> T_33_6.lc_trk_g1_1
 (16 8)  (1742 104)  (1742 104)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (3 9)  (1729 105)  (1729 105)  IO control bit: IORIGHT_IE_0

 (17 9)  (1743 105)  (1743 105)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (4 10)  (1730 106)  (1730 106)  routing T_33_6.span4_horz_34 <X> T_33_6.lc_trk_g1_2
 (6 10)  (1732 106)  (1732 106)  routing T_33_6.span4_horz_11 <X> T_33_6.lc_trk_g1_3
 (7 10)  (1733 106)  (1733 106)  Enable bit of Mux _local_links/g1_mux_3 => span4_horz_11 lc_trk_g1_3
 (8 10)  (1734 106)  (1734 106)  routing T_33_6.span4_horz_11 <X> T_33_6.lc_trk_g1_3
 (11 10)  (1737 106)  (1737 106)  routing T_33_6.lc_trk_g1_1 <X> T_33_6.wire_io_cluster/io_1/OUT_ENB
 (12 10)  (1738 106)  (1738 106)  routing T_33_6.lc_trk_g1_2 <X> T_33_6.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 106)  (1742 106)  IOB_1 IO Functioning bit
 (5 11)  (1731 107)  (1731 107)  routing T_33_6.span4_horz_34 <X> T_33_6.lc_trk_g1_2
 (6 11)  (1732 107)  (1732 107)  routing T_33_6.span4_horz_34 <X> T_33_6.lc_trk_g1_2
 (7 11)  (1733 107)  (1733 107)  Enable bit of Mux _local_links/g1_mux_2 => span4_horz_34 lc_trk_g1_2
 (8 11)  (1734 107)  (1734 107)  routing T_33_6.span4_horz_11 <X> T_33_6.lc_trk_g1_3
 (11 11)  (1737 107)  (1737 107)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_1 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (1738 107)  (1738 107)  routing T_33_6.lc_trk_g1_2 <X> T_33_6.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1739 107)  (1739 107)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_2 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 109)  (1743 109)  IOB_1 IO Functioning bit
 (17 14)  (1743 110)  (1743 110)  IOB_1 IO Functioning bit


IO_Tile_0_5

 (16 0)  (1 80)  (1 80)  IOB_0 IO Functioning bit
 (17 1)  (0 81)  (0 81)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (5 2)  (12 82)  (12 82)  routing T_0_5.span4_vert_b_11 <X> T_0_5.lc_trk_g0_3
 (7 2)  (10 82)  (10 82)  Enable bit of Mux _local_links/g0_mux_3 => span4_vert_b_11 lc_trk_g0_3
 (8 2)  (9 82)  (9 82)  routing T_0_5.span4_vert_b_11 <X> T_0_5.lc_trk_g0_3
 (17 3)  (0 83)  (0 83)  IOB_0 IO Functioning bit
 (6 4)  (11 84)  (11 84)  routing T_0_5.span4_horz_13 <X> T_0_5.lc_trk_g0_5
 (7 4)  (10 84)  (10 84)  Enable bit of Mux _local_links/g0_mux_5 => span4_horz_13 lc_trk_g0_5
 (8 4)  (9 84)  (9 84)  routing T_0_5.span4_horz_13 <X> T_0_5.lc_trk_g0_5
 (10 4)  (7 84)  (7 84)  routing T_0_5.lc_trk_g0_5 <X> T_0_5.wire_io_cluster/io_0/OUT_ENB
 (12 4)  (5 84)  (5 84)  routing T_0_5.lc_trk_g1_1 <X> T_0_5.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (0 84)  (0 84)  IOB_0 IO Functioning bit
 (8 5)  (9 85)  (9 85)  routing T_0_5.span4_horz_13 <X> T_0_5.lc_trk_g0_5
 (11 5)  (6 85)  (6 85)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g0_5 wire_io_cluster/io_0/OUT_ENB
 (13 5)  (4 85)  (4 85)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_1 wire_io_cluster/io_0/D_OUT_0
 (3 6)  (14 86)  (14 86)  IO control bit: IOLEFT_IE_1

 (14 6)  (3 86)  (3 86)  routing T_0_5.span4_vert_t_14 <X> T_0_5.span4_horz_13
 (14 7)  (3 87)  (3 87)  routing T_0_5.span4_vert_t_14 <X> T_0_5.span4_vert_b_2
 (6 8)  (11 88)  (11 88)  routing T_0_5.span4_horz_1 <X> T_0_5.lc_trk_g1_1
 (7 8)  (10 88)  (10 88)  Enable bit of Mux _local_links/g1_mux_1 => span4_horz_1 lc_trk_g1_1
 (8 8)  (9 88)  (9 88)  routing T_0_5.span4_horz_1 <X> T_0_5.lc_trk_g1_1
 (3 9)  (14 89)  (14 89)  IO control bit: IOLEFT_IE_0

 (16 9)  (1 89)  (1 89)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (10 10)  (7 90)  (7 90)  routing T_0_5.lc_trk_g1_5 <X> T_0_5.wire_io_cluster/io_1/OUT_ENB
 (11 10)  (6 90)  (6 90)  routing T_0_5.lc_trk_g1_5 <X> T_0_5.wire_io_cluster/io_1/OUT_ENB
 (16 10)  (1 90)  (1 90)  IOB_1 IO Functioning bit
 (11 11)  (6 91)  (6 91)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_5 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (5 91)  (5 91)  routing T_0_5.lc_trk_g0_3 <X> T_0_5.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (4 91)  (4 91)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_3 wire_io_cluster/io_1/D_OUT_0
 (6 12)  (11 92)  (11 92)  routing T_0_5.span4_horz_13 <X> T_0_5.lc_trk_g1_5
 (7 12)  (10 92)  (10 92)  Enable bit of Mux _local_links/g1_mux_5 => span4_horz_13 lc_trk_g1_5
 (8 12)  (9 92)  (9 92)  routing T_0_5.span4_horz_13 <X> T_0_5.lc_trk_g1_5
 (11 12)  (6 92)  (6 92)  routing T_0_5.span4_horz_19 <X> T_0_5.span4_vert_t_15
 (12 12)  (5 92)  (5 92)  routing T_0_5.span4_horz_19 <X> T_0_5.span4_vert_t_15
 (8 13)  (9 93)  (9 93)  routing T_0_5.span4_horz_13 <X> T_0_5.lc_trk_g1_5
 (17 13)  (0 93)  (0 93)  IOB_1 IO Functioning bit
 (17 14)  (0 94)  (0 94)  IOB_1 IO Functioning bit


LogicTile_3_5

 (5 10)  (131 90)  (131 90)  routing T_3_5.sp4_h_r_3 <X> T_3_5.sp4_h_l_43
 (4 11)  (130 91)  (130 91)  routing T_3_5.sp4_h_r_3 <X> T_3_5.sp4_h_l_43


LogicTile_4_5

 (10 2)  (190 82)  (190 82)  routing T_4_5.sp4_v_b_8 <X> T_4_5.sp4_h_l_36
 (3 6)  (183 86)  (183 86)  routing T_4_5.sp12_h_r_0 <X> T_4_5.sp12_v_t_23
 (3 7)  (183 87)  (183 87)  routing T_4_5.sp12_h_r_0 <X> T_4_5.sp12_v_t_23
 (19 8)  (199 88)  (199 88)  Enable bit of Mux _span_links/cross_mux_vert_9 => sp12_v_b_19 sp4_v_b_21
 (19 15)  (199 95)  (199 95)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_6_5

 (2 8)  (290 88)  (290 88)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


RAM_Tile_8_5

 (3 6)  (399 86)  (399 86)  routing T_8_5.sp12_v_b_0 <X> T_8_5.sp12_v_t_23


LogicTile_9_5

 (5 15)  (443 95)  (443 95)  routing T_9_5.sp4_h_l_44 <X> T_9_5.sp4_v_t_44


LogicTile_10_5

 (2 12)  (494 92)  (494 92)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_12_5

 (3 6)  (603 86)  (603 86)  routing T_12_5.sp12_h_r_0 <X> T_12_5.sp12_v_t_23
 (3 7)  (603 87)  (603 87)  routing T_12_5.sp12_h_r_0 <X> T_12_5.sp12_v_t_23


LogicTile_13_5

 (12 15)  (666 95)  (666 95)  routing T_13_5.sp4_h_l_46 <X> T_13_5.sp4_v_t_46


LogicTile_14_5

 (3 2)  (711 82)  (711 82)  routing T_14_5.sp12_h_r_0 <X> T_14_5.sp12_h_l_23
 (3 3)  (711 83)  (711 83)  routing T_14_5.sp12_h_r_0 <X> T_14_5.sp12_h_l_23


LogicTile_16_5

 (3 2)  (819 82)  (819 82)  routing T_16_5.sp12_h_r_0 <X> T_16_5.sp12_h_l_23
 (3 3)  (819 83)  (819 83)  routing T_16_5.sp12_h_r_0 <X> T_16_5.sp12_h_l_23


LogicTile_24_5

 (3 2)  (1255 82)  (1255 82)  routing T_24_5.sp12_h_r_0 <X> T_24_5.sp12_h_l_23
 (3 3)  (1255 83)  (1255 83)  routing T_24_5.sp12_h_r_0 <X> T_24_5.sp12_h_l_23


LogicTile_26_5

 (3 2)  (1351 82)  (1351 82)  routing T_26_5.sp12_h_r_0 <X> T_26_5.sp12_h_l_23
 (3 3)  (1351 83)  (1351 83)  routing T_26_5.sp12_h_r_0 <X> T_26_5.sp12_h_l_23
 (3 6)  (1351 86)  (1351 86)  routing T_26_5.sp12_h_r_0 <X> T_26_5.sp12_v_t_23
 (3 7)  (1351 87)  (1351 87)  routing T_26_5.sp12_h_r_0 <X> T_26_5.sp12_v_t_23


LogicTile_28_5

 (3 2)  (1459 82)  (1459 82)  routing T_28_5.sp12_h_r_0 <X> T_28_5.sp12_h_l_23
 (3 3)  (1459 83)  (1459 83)  routing T_28_5.sp12_h_r_0 <X> T_28_5.sp12_h_l_23


LogicTile_29_5

 (13 5)  (1523 85)  (1523 85)  routing T_29_5.sp4_v_t_37 <X> T_29_5.sp4_h_r_5


LogicTile_30_5

 (10 12)  (1574 92)  (1574 92)  routing T_30_5.sp4_v_t_40 <X> T_30_5.sp4_h_r_10


IO_Tile_33_5

 (16 0)  (1742 80)  (1742 80)  IOB_0 IO Functioning bit
 (4 2)  (1730 82)  (1730 82)  routing T_33_5.span4_horz_34 <X> T_33_5.lc_trk_g0_2
 (17 2)  (1743 82)  (1743 82)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (5 3)  (1731 83)  (1731 83)  routing T_33_5.span4_horz_34 <X> T_33_5.lc_trk_g0_2
 (6 3)  (1732 83)  (1732 83)  routing T_33_5.span4_horz_34 <X> T_33_5.lc_trk_g0_2
 (7 3)  (1733 83)  (1733 83)  Enable bit of Mux _local_links/g0_mux_2 => span4_horz_34 lc_trk_g0_2
 (17 3)  (1743 83)  (1743 83)  IOB_0 IO Functioning bit
 (10 4)  (1736 84)  (1736 84)  routing T_33_5.lc_trk_g1_4 <X> T_33_5.wire_io_cluster/io_0/OUT_ENB
 (11 4)  (1737 84)  (1737 84)  routing T_33_5.lc_trk_g1_4 <X> T_33_5.wire_io_cluster/io_0/OUT_ENB
 (17 4)  (1743 84)  (1743 84)  IOB_0 IO Functioning bit
 (4 5)  (1730 85)  (1730 85)  routing T_33_5.span4_vert_b_4 <X> T_33_5.lc_trk_g0_4
 (5 5)  (1731 85)  (1731 85)  routing T_33_5.span4_vert_b_4 <X> T_33_5.lc_trk_g0_4
 (7 5)  (1733 85)  (1733 85)  Enable bit of Mux _local_links/g0_mux_4 => span4_vert_b_4 lc_trk_g0_4
 (11 5)  (1737 85)  (1737 85)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g1_4 wire_io_cluster/io_0/OUT_ENB
 (12 5)  (1738 85)  (1738 85)  routing T_33_5.lc_trk_g0_2 <X> T_33_5.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1739 85)  (1739 85)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_2 wire_io_cluster/io_0/D_OUT_0
 (17 5)  (1743 85)  (1743 85)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (3 6)  (1729 86)  (1729 86)  IO control bit: IORIGHT_IE_1

 (4 8)  (1730 88)  (1730 88)  routing T_33_5.span4_horz_40 <X> T_33_5.lc_trk_g1_0
 (3 9)  (1729 89)  (1729 89)  IO control bit: IORIGHT_IE_0

 (4 9)  (1730 89)  (1730 89)  routing T_33_5.span4_horz_40 <X> T_33_5.lc_trk_g1_0
 (5 9)  (1731 89)  (1731 89)  routing T_33_5.span4_horz_40 <X> T_33_5.lc_trk_g1_0
 (6 9)  (1732 89)  (1732 89)  routing T_33_5.span4_horz_40 <X> T_33_5.lc_trk_g1_0
 (7 9)  (1733 89)  (1733 89)  Enable bit of Mux _local_links/g1_mux_0 => span4_horz_40 lc_trk_g1_0
 (17 9)  (1743 89)  (1743 89)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (10 10)  (1736 90)  (1736 90)  routing T_33_5.lc_trk_g0_4 <X> T_33_5.wire_io_cluster/io_1/OUT_ENB
 (12 10)  (1738 90)  (1738 90)  routing T_33_5.lc_trk_g1_0 <X> T_33_5.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 90)  (1742 90)  IOB_1 IO Functioning bit
 (11 11)  (1737 91)  (1737 91)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_4 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (1739 91)  (1739 91)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_0 wire_io_cluster/io_1/D_OUT_0
 (4 13)  (1730 93)  (1730 93)  routing T_33_5.span4_vert_b_4 <X> T_33_5.lc_trk_g1_4
 (5 13)  (1731 93)  (1731 93)  routing T_33_5.span4_vert_b_4 <X> T_33_5.lc_trk_g1_4
 (7 13)  (1733 93)  (1733 93)  Enable bit of Mux _local_links/g1_mux_4 => span4_vert_b_4 lc_trk_g1_4
 (14 13)  (1740 93)  (1740 93)  routing T_33_5.span4_vert_t_15 <X> T_33_5.span4_vert_b_3
 (17 13)  (1743 93)  (1743 93)  IOB_1 IO Functioning bit
 (17 14)  (1743 94)  (1743 94)  IOB_1 IO Functioning bit


IO_Tile_0_4

 (17 1)  (0 65)  (0 65)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (0 67)  (0 67)  IOB_0 IO Functioning bit
 (2 6)  (15 70)  (15 70)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 70)  (14 70)  IO control bit: IOLEFT_IE_1

 (5 6)  (12 70)  (12 70)  routing T_0_4.span4_vert_b_7 <X> T_0_4.lc_trk_g0_7
 (7 6)  (10 70)  (10 70)  Enable bit of Mux _local_links/g0_mux_7 => span4_vert_b_7 lc_trk_g0_7
 (4 7)  (13 71)  (13 71)  routing T_0_4.span4_vert_b_6 <X> T_0_4.lc_trk_g0_6
 (5 7)  (12 71)  (12 71)  routing T_0_4.span4_vert_b_6 <X> T_0_4.lc_trk_g0_6
 (7 7)  (10 71)  (10 71)  Enable bit of Mux _local_links/g0_mux_6 => span4_vert_b_6 lc_trk_g0_6
 (8 7)  (9 71)  (9 71)  routing T_0_4.span4_vert_b_7 <X> T_0_4.lc_trk_g0_7
 (3 9)  (14 73)  (14 73)  IO control bit: IOLEFT_IE_0

 (16 9)  (1 73)  (1 73)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (10 10)  (7 74)  (7 74)  routing T_0_4.lc_trk_g0_6 <X> T_0_4.wire_io_cluster/io_1/OUT_ENB
 (13 10)  (4 74)  (4 74)  routing T_0_4.lc_trk_g0_7 <X> T_0_4.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 74)  (1 74)  IOB_1 IO Functioning bit
 (10 11)  (7 75)  (7 75)  routing T_0_4.lc_trk_g0_6 <X> T_0_4.wire_io_cluster/io_1/OUT_ENB
 (11 11)  (6 75)  (6 75)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_6 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (5 75)  (5 75)  routing T_0_4.lc_trk_g0_7 <X> T_0_4.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (4 75)  (4 75)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (11 12)  (6 76)  (6 76)  routing T_0_4.span4_horz_19 <X> T_0_4.span4_vert_t_15
 (12 12)  (5 76)  (5 76)  routing T_0_4.span4_horz_19 <X> T_0_4.span4_vert_t_15
 (17 13)  (0 77)  (0 77)  IOB_1 IO Functioning bit
 (17 14)  (0 78)  (0 78)  IOB_1 IO Functioning bit


LogicTile_3_4

 (5 10)  (131 74)  (131 74)  routing T_3_4.sp4_h_r_3 <X> T_3_4.sp4_h_l_43
 (4 11)  (130 75)  (130 75)  routing T_3_4.sp4_h_r_3 <X> T_3_4.sp4_h_l_43


LogicTile_4_4

 (3 6)  (183 70)  (183 70)  routing T_4_4.sp12_h_r_0 <X> T_4_4.sp12_v_t_23
 (3 7)  (183 71)  (183 71)  routing T_4_4.sp12_h_r_0 <X> T_4_4.sp12_v_t_23
 (19 8)  (199 72)  (199 72)  Enable bit of Mux _span_links/cross_mux_vert_9 => sp12_v_b_19 sp4_v_b_21
 (19 15)  (199 79)  (199 79)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


RAM_Tile_8_4

 (2 12)  (398 76)  (398 76)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_r_22


LogicTile_11_4

 (12 15)  (558 79)  (558 79)  routing T_11_4.sp4_h_l_46 <X> T_11_4.sp4_v_t_46


LogicTile_12_4

 (3 7)  (603 71)  (603 71)  routing T_12_4.sp12_h_l_23 <X> T_12_4.sp12_v_t_23


LogicTile_14_4

 (3 2)  (711 66)  (711 66)  routing T_14_4.sp12_h_r_0 <X> T_14_4.sp12_h_l_23
 (3 3)  (711 67)  (711 67)  routing T_14_4.sp12_h_r_0 <X> T_14_4.sp12_h_l_23


LogicTile_16_4

 (3 2)  (819 66)  (819 66)  routing T_16_4.sp12_h_r_0 <X> T_16_4.sp12_h_l_23
 (3 3)  (819 67)  (819 67)  routing T_16_4.sp12_h_r_0 <X> T_16_4.sp12_h_l_23
 (3 6)  (819 70)  (819 70)  routing T_16_4.sp12_h_r_0 <X> T_16_4.sp12_v_t_23
 (3 7)  (819 71)  (819 71)  routing T_16_4.sp12_h_r_0 <X> T_16_4.sp12_v_t_23


LogicTile_17_4

 (8 1)  (882 65)  (882 65)  routing T_17_4.sp4_v_t_47 <X> T_17_4.sp4_v_b_1
 (10 1)  (884 65)  (884 65)  routing T_17_4.sp4_v_t_47 <X> T_17_4.sp4_v_b_1
 (4 8)  (878 72)  (878 72)  routing T_17_4.sp4_v_t_47 <X> T_17_4.sp4_v_b_6
 (6 8)  (880 72)  (880 72)  routing T_17_4.sp4_v_t_47 <X> T_17_4.sp4_v_b_6


LogicTile_18_4

 (3 6)  (931 70)  (931 70)  routing T_18_4.sp12_h_r_0 <X> T_18_4.sp12_v_t_23
 (3 7)  (931 71)  (931 71)  routing T_18_4.sp12_h_r_0 <X> T_18_4.sp12_v_t_23


LogicTile_26_4

 (3 2)  (1351 66)  (1351 66)  routing T_26_4.sp12_h_r_0 <X> T_26_4.sp12_h_l_23
 (3 3)  (1351 67)  (1351 67)  routing T_26_4.sp12_h_r_0 <X> T_26_4.sp12_h_l_23


LogicTile_28_4

 (3 2)  (1459 66)  (1459 66)  routing T_28_4.sp12_h_r_0 <X> T_28_4.sp12_h_l_23
 (3 3)  (1459 67)  (1459 67)  routing T_28_4.sp12_h_r_0 <X> T_28_4.sp12_h_l_23


LogicTile_30_4

 (10 0)  (1574 64)  (1574 64)  routing T_30_4.sp4_v_t_45 <X> T_30_4.sp4_h_r_1
 (3 2)  (1567 66)  (1567 66)  routing T_30_4.sp12_h_r_0 <X> T_30_4.sp12_h_l_23
 (3 3)  (1567 67)  (1567 67)  routing T_30_4.sp12_h_r_0 <X> T_30_4.sp12_h_l_23


IO_Tile_33_4

 (4 0)  (1730 64)  (1730 64)  routing T_33_4.span4_vert_b_8 <X> T_33_4.lc_trk_g0_0
 (5 0)  (1731 64)  (1731 64)  routing T_33_4.span4_horz_25 <X> T_33_4.lc_trk_g0_1
 (6 0)  (1732 64)  (1732 64)  routing T_33_4.span4_horz_25 <X> T_33_4.lc_trk_g0_1
 (7 0)  (1733 64)  (1733 64)  Enable bit of Mux _local_links/g0_mux_1 => span4_horz_25 lc_trk_g0_1
 (16 0)  (1742 64)  (1742 64)  IOB_0 IO Functioning bit
 (5 1)  (1731 65)  (1731 65)  routing T_33_4.span4_vert_b_8 <X> T_33_4.lc_trk_g0_0
 (7 1)  (1733 65)  (1733 65)  Enable bit of Mux _local_links/g0_mux_0 => span4_vert_b_8 lc_trk_g0_0
 (8 1)  (1734 65)  (1734 65)  routing T_33_4.span4_horz_25 <X> T_33_4.lc_trk_g0_1
 (17 2)  (1743 66)  (1743 66)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (1743 67)  (1743 67)  IOB_0 IO Functioning bit
 (11 4)  (1737 68)  (1737 68)  routing T_33_4.lc_trk_g1_0 <X> T_33_4.wire_io_cluster/io_0/OUT_ENB
 (12 4)  (1738 68)  (1738 68)  routing T_33_4.lc_trk_g1_7 <X> T_33_4.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (1739 68)  (1739 68)  routing T_33_4.lc_trk_g1_7 <X> T_33_4.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (1743 68)  (1743 68)  IOB_0 IO Functioning bit
 (11 5)  (1737 69)  (1737 69)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g1_0 wire_io_cluster/io_0/OUT_ENB
 (12 5)  (1738 69)  (1738 69)  routing T_33_4.lc_trk_g1_7 <X> T_33_4.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1739 69)  (1739 69)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_7 wire_io_cluster/io_0/D_OUT_0
 (3 6)  (1729 70)  (1729 70)  IO control bit: IORIGHT_IE_1

 (4 8)  (1730 72)  (1730 72)  routing T_33_4.span4_vert_b_8 <X> T_33_4.lc_trk_g1_0
 (3 9)  (1729 73)  (1729 73)  IO control bit: IORIGHT_IE_0

 (5 9)  (1731 73)  (1731 73)  routing T_33_4.span4_vert_b_8 <X> T_33_4.lc_trk_g1_0
 (7 9)  (1733 73)  (1733 73)  Enable bit of Mux _local_links/g1_mux_0 => span4_vert_b_8 lc_trk_g1_0
 (16 9)  (1742 73)  (1742 73)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 9)  (1743 73)  (1743 73)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (16 10)  (1742 74)  (1742 74)  IOB_1 IO Functioning bit
 (11 11)  (1737 75)  (1737 75)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_0 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (1739 75)  (1739 75)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_1 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 77)  (1743 77)  IOB_1 IO Functioning bit
 (5 14)  (1731 78)  (1731 78)  routing T_33_4.span4_vert_b_15 <X> T_33_4.lc_trk_g1_7
 (7 14)  (1733 78)  (1733 78)  Enable bit of Mux _local_links/g1_mux_7 => span4_vert_b_15 lc_trk_g1_7
 (8 14)  (1734 78)  (1734 78)  routing T_33_4.span4_vert_b_15 <X> T_33_4.lc_trk_g1_7
 (17 14)  (1743 78)  (1743 78)  IOB_1 IO Functioning bit


IO_Tile_0_3

 (11 12)  (6 60)  (6 60)  routing T_0_3.span4_horz_19 <X> T_0_3.span4_vert_t_15
 (12 12)  (5 60)  (5 60)  routing T_0_3.span4_horz_19 <X> T_0_3.span4_vert_t_15


LogicTile_3_3

 (5 10)  (131 58)  (131 58)  routing T_3_3.sp4_h_r_3 <X> T_3_3.sp4_h_l_43
 (4 11)  (130 59)  (130 59)  routing T_3_3.sp4_h_r_3 <X> T_3_3.sp4_h_l_43


LogicTile_4_3

 (4 2)  (184 50)  (184 50)  routing T_4_3.sp4_v_b_0 <X> T_4_3.sp4_v_t_37
 (19 15)  (199 63)  (199 63)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_6_3

 (9 5)  (297 53)  (297 53)  routing T_6_3.sp4_v_t_45 <X> T_6_3.sp4_v_b_4
 (10 5)  (298 53)  (298 53)  routing T_6_3.sp4_v_t_45 <X> T_6_3.sp4_v_b_4


LogicTile_14_3

 (8 1)  (716 49)  (716 49)  routing T_14_3.sp4_v_t_47 <X> T_14_3.sp4_v_b_1
 (10 1)  (718 49)  (718 49)  routing T_14_3.sp4_v_t_47 <X> T_14_3.sp4_v_b_1
 (3 2)  (711 50)  (711 50)  routing T_14_3.sp12_h_r_0 <X> T_14_3.sp12_h_l_23
 (3 3)  (711 51)  (711 51)  routing T_14_3.sp12_h_r_0 <X> T_14_3.sp12_h_l_23


LogicTile_15_3

 (3 12)  (765 60)  (765 60)  routing T_15_3.sp12_v_t_22 <X> T_15_3.sp12_h_r_1


LogicTile_26_3

 (3 2)  (1351 50)  (1351 50)  routing T_26_3.sp12_h_r_0 <X> T_26_3.sp12_h_l_23
 (3 3)  (1351 51)  (1351 51)  routing T_26_3.sp12_h_r_0 <X> T_26_3.sp12_h_l_23
 (3 6)  (1351 54)  (1351 54)  routing T_26_3.sp12_h_r_0 <X> T_26_3.sp12_v_t_23
 (3 7)  (1351 55)  (1351 55)  routing T_26_3.sp12_h_r_0 <X> T_26_3.sp12_v_t_23
 (2 14)  (1350 62)  (1350 62)  Enable bit of Mux _span_links/cross_mux_horz_11 => sp12_h_l_21 sp4_h_l_10


LogicTile_29_3

 (10 8)  (1520 56)  (1520 56)  routing T_29_3.sp4_v_t_39 <X> T_29_3.sp4_h_r_7
 (4 9)  (1514 57)  (1514 57)  routing T_29_3.sp4_h_l_47 <X> T_29_3.sp4_h_r_6
 (6 9)  (1516 57)  (1516 57)  routing T_29_3.sp4_h_l_47 <X> T_29_3.sp4_h_r_6


IO_Tile_33_3

 (14 1)  (1740 49)  (1740 49)  routing T_33_3.span4_vert_t_12 <X> T_33_3.span4_vert_b_0
 (4 4)  (1730 52)  (1730 52)  routing T_33_3.span4_vert_b_12 <X> T_33_3.lc_trk_g0_4
 (5 5)  (1731 53)  (1731 53)  routing T_33_3.span4_vert_b_12 <X> T_33_3.lc_trk_g0_4
 (7 5)  (1733 53)  (1733 53)  Enable bit of Mux _local_links/g0_mux_4 => span4_vert_b_12 lc_trk_g0_4
 (3 6)  (1729 54)  (1729 54)  IO control bit: IORIGHT_IE_1

 (17 9)  (1743 57)  (1743 57)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (4 10)  (1730 58)  (1730 58)  routing T_33_3.span4_horz_42 <X> T_33_3.lc_trk_g1_2
 (10 10)  (1736 58)  (1736 58)  routing T_33_3.lc_trk_g0_4 <X> T_33_3.wire_io_cluster/io_1/OUT_ENB
 (12 10)  (1738 58)  (1738 58)  routing T_33_3.lc_trk_g1_2 <X> T_33_3.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 58)  (1742 58)  IOB_1 IO Functioning bit
 (4 11)  (1730 59)  (1730 59)  routing T_33_3.span4_horz_42 <X> T_33_3.lc_trk_g1_2
 (5 11)  (1731 59)  (1731 59)  routing T_33_3.span4_horz_42 <X> T_33_3.lc_trk_g1_2
 (6 11)  (1732 59)  (1732 59)  routing T_33_3.span4_horz_42 <X> T_33_3.lc_trk_g1_2
 (7 11)  (1733 59)  (1733 59)  Enable bit of Mux _local_links/g1_mux_2 => span4_horz_42 lc_trk_g1_2
 (11 11)  (1737 59)  (1737 59)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_4 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (1738 59)  (1738 59)  routing T_33_3.lc_trk_g1_2 <X> T_33_3.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1739 59)  (1739 59)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_2 wire_io_cluster/io_1/D_OUT_0
 (12 12)  (1738 60)  (1738 60)  routing T_33_3.span4_horz_43 <X> T_33_3.span4_vert_t_15
 (17 13)  (1743 61)  (1743 61)  IOB_1 IO Functioning bit
 (17 14)  (1743 62)  (1743 62)  IOB_1 IO Functioning bit


LogicTile_3_2

 (4 6)  (130 38)  (130 38)  routing T_3_2.sp4_h_r_3 <X> T_3_2.sp4_v_t_38
 (5 7)  (131 39)  (131 39)  routing T_3_2.sp4_h_r_3 <X> T_3_2.sp4_v_t_38


LogicTile_4_2

 (3 6)  (183 38)  (183 38)  routing T_4_2.sp12_h_r_0 <X> T_4_2.sp12_v_t_23
 (3 7)  (183 39)  (183 39)  routing T_4_2.sp12_h_r_0 <X> T_4_2.sp12_v_t_23
 (19 15)  (199 47)  (199 47)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_14_2

 (3 2)  (711 34)  (711 34)  routing T_14_2.sp12_h_r_0 <X> T_14_2.sp12_h_l_23
 (3 3)  (711 35)  (711 35)  routing T_14_2.sp12_h_r_0 <X> T_14_2.sp12_h_l_23


LogicTile_16_2

 (3 2)  (819 34)  (819 34)  routing T_16_2.sp12_h_r_0 <X> T_16_2.sp12_h_l_23
 (3 3)  (819 35)  (819 35)  routing T_16_2.sp12_h_r_0 <X> T_16_2.sp12_h_l_23


LogicTile_20_2

 (3 6)  (1039 38)  (1039 38)  routing T_20_2.sp12_h_r_0 <X> T_20_2.sp12_v_t_23
 (3 7)  (1039 39)  (1039 39)  routing T_20_2.sp12_h_r_0 <X> T_20_2.sp12_v_t_23


LogicTile_26_2

 (3 2)  (1351 34)  (1351 34)  routing T_26_2.sp12_h_r_0 <X> T_26_2.sp12_h_l_23
 (3 3)  (1351 35)  (1351 35)  routing T_26_2.sp12_h_r_0 <X> T_26_2.sp12_h_l_23


LogicTile_28_2

 (3 2)  (1459 34)  (1459 34)  routing T_28_2.sp12_h_r_0 <X> T_28_2.sp12_h_l_23
 (3 3)  (1459 35)  (1459 35)  routing T_28_2.sp12_h_r_0 <X> T_28_2.sp12_h_l_23


LogicTile_30_2

 (3 6)  (1567 38)  (1567 38)  routing T_30_2.sp12_h_r_0 <X> T_30_2.sp12_v_t_23
 (3 7)  (1567 39)  (1567 39)  routing T_30_2.sp12_h_r_0 <X> T_30_2.sp12_v_t_23


LogicTile_32_2

 (3 2)  (1675 34)  (1675 34)  routing T_32_2.sp12_h_r_0 <X> T_32_2.sp12_h_l_23
 (3 3)  (1675 35)  (1675 35)  routing T_32_2.sp12_h_r_0 <X> T_32_2.sp12_h_l_23


IO_Tile_33_2

 (6 0)  (1732 32)  (1732 32)  routing T_33_2.span4_horz_1 <X> T_33_2.lc_trk_g0_1
 (7 0)  (1733 32)  (1733 32)  Enable bit of Mux _local_links/g0_mux_1 => span4_horz_1 lc_trk_g0_1
 (8 0)  (1734 32)  (1734 32)  routing T_33_2.span4_horz_1 <X> T_33_2.lc_trk_g0_1
 (14 0)  (1740 32)  (1740 32)  routing T_33_2.span4_vert_t_12 <X> T_33_2.span4_horz_1
 (16 0)  (1742 32)  (1742 32)  IOB_0 IO Functioning bit
 (13 1)  (1739 33)  (1739 33)  routing T_33_2.span4_horz_1 <X> T_33_2.span4_vert_b_0
 (14 1)  (1740 33)  (1740 33)  routing T_33_2.span4_horz_1 <X> T_33_2.span4_vert_b_0
 (17 1)  (1743 33)  (1743 33)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 2)  (1743 34)  (1743 34)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (1743 35)  (1743 35)  IOB_0 IO Functioning bit
 (13 4)  (1739 36)  (1739 36)  routing T_33_2.lc_trk_g0_4 <X> T_33_2.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (1743 36)  (1743 36)  IOB_0 IO Functioning bit
 (4 5)  (1730 37)  (1730 37)  routing T_33_2.span4_vert_b_4 <X> T_33_2.lc_trk_g0_4
 (5 5)  (1731 37)  (1731 37)  routing T_33_2.span4_vert_b_4 <X> T_33_2.lc_trk_g0_4
 (7 5)  (1733 37)  (1733 37)  Enable bit of Mux _local_links/g0_mux_4 => span4_vert_b_4 lc_trk_g0_4
 (11 5)  (1737 37)  (1737 37)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g0_1 wire_io_cluster/io_0/OUT_ENB
 (13 5)  (1739 37)  (1739 37)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_4 wire_io_cluster/io_0/D_OUT_0
 (3 6)  (1729 38)  (1729 38)  IO control bit: BIORIGHT_IE_1

 (5 6)  (1731 38)  (1731 38)  routing T_33_2.span4_vert_b_15 <X> T_33_2.lc_trk_g0_7
 (7 6)  (1733 38)  (1733 38)  Enable bit of Mux _local_links/g0_mux_7 => span4_vert_b_15 lc_trk_g0_7
 (8 6)  (1734 38)  (1734 38)  routing T_33_2.span4_vert_b_15 <X> T_33_2.lc_trk_g0_7
 (6 8)  (1732 40)  (1732 40)  routing T_33_2.span4_horz_1 <X> T_33_2.lc_trk_g1_1
 (7 8)  (1733 40)  (1733 40)  Enable bit of Mux _local_links/g1_mux_1 => span4_horz_1 lc_trk_g1_1
 (8 8)  (1734 40)  (1734 40)  routing T_33_2.span4_horz_1 <X> T_33_2.lc_trk_g1_1
 (3 9)  (1729 41)  (1729 41)  IO control bit: BIORIGHT_IE_0

 (16 9)  (1742 41)  (1742 41)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 9)  (1743 41)  (1743 41)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (11 10)  (1737 42)  (1737 42)  routing T_33_2.lc_trk_g1_1 <X> T_33_2.wire_io_cluster/io_1/OUT_ENB
 (13 10)  (1739 42)  (1739 42)  routing T_33_2.lc_trk_g0_7 <X> T_33_2.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 42)  (1742 42)  IOB_1 IO Functioning bit
 (11 11)  (1737 43)  (1737 43)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_1 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (1738 43)  (1738 43)  routing T_33_2.lc_trk_g0_7 <X> T_33_2.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1739 43)  (1739 43)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 45)  (1743 45)  IOB_1 IO Functioning bit
 (17 14)  (1743 46)  (1743 46)  IOB_1 IO Functioning bit


IO_Tile_0_1

 (11 12)  (6 28)  (6 28)  routing T_0_1.span4_horz_19 <X> T_0_1.span4_vert_t_15
 (12 12)  (5 28)  (5 28)  routing T_0_1.span4_horz_19 <X> T_0_1.span4_vert_t_15


LogicTile_3_1

 (5 10)  (131 26)  (131 26)  routing T_3_1.sp4_h_r_3 <X> T_3_1.sp4_h_l_43
 (4 11)  (130 27)  (130 27)  routing T_3_1.sp4_h_r_3 <X> T_3_1.sp4_h_l_43


LogicTile_4_1

 (3 6)  (183 22)  (183 22)  routing T_4_1.sp12_h_r_0 <X> T_4_1.sp12_v_t_23
 (3 7)  (183 23)  (183 23)  routing T_4_1.sp12_h_r_0 <X> T_4_1.sp12_v_t_23
 (19 15)  (199 31)  (199 31)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_11_1

 (3 4)  (549 20)  (549 20)  routing T_11_1.sp12_v_t_23 <X> T_11_1.sp12_h_r_0


LogicTile_14_1

 (3 2)  (711 18)  (711 18)  routing T_14_1.sp12_h_r_0 <X> T_14_1.sp12_h_l_23
 (3 3)  (711 19)  (711 19)  routing T_14_1.sp12_h_r_0 <X> T_14_1.sp12_h_l_23


LogicTile_16_1

 (3 2)  (819 18)  (819 18)  routing T_16_1.sp12_h_r_0 <X> T_16_1.sp12_h_l_23
 (3 3)  (819 19)  (819 19)  routing T_16_1.sp12_h_r_0 <X> T_16_1.sp12_h_l_23


LogicTile_18_1

 (3 6)  (931 22)  (931 22)  routing T_18_1.sp12_h_r_0 <X> T_18_1.sp12_v_t_23
 (3 7)  (931 23)  (931 23)  routing T_18_1.sp12_h_r_0 <X> T_18_1.sp12_v_t_23


LogicTile_23_1

 (3 5)  (1201 21)  (1201 21)  routing T_23_1.sp12_h_l_23 <X> T_23_1.sp12_h_r_0


LogicTile_26_1

 (3 2)  (1351 18)  (1351 18)  routing T_26_1.sp12_h_r_0 <X> T_26_1.sp12_h_l_23
 (3 3)  (1351 19)  (1351 19)  routing T_26_1.sp12_h_r_0 <X> T_26_1.sp12_h_l_23


LogicTile_28_1

 (3 2)  (1459 18)  (1459 18)  routing T_28_1.sp12_h_r_0 <X> T_28_1.sp12_h_l_23
 (3 3)  (1459 19)  (1459 19)  routing T_28_1.sp12_h_r_0 <X> T_28_1.sp12_h_l_23
 (3 6)  (1459 22)  (1459 22)  routing T_28_1.sp12_h_r_0 <X> T_28_1.sp12_v_t_23
 (3 7)  (1459 23)  (1459 23)  routing T_28_1.sp12_h_r_0 <X> T_28_1.sp12_v_t_23


LogicTile_30_1

 (3 2)  (1567 18)  (1567 18)  routing T_30_1.sp12_h_r_0 <X> T_30_1.sp12_h_l_23
 (3 3)  (1567 19)  (1567 19)  routing T_30_1.sp12_h_r_0 <X> T_30_1.sp12_h_l_23


LogicTile_31_1

 (19 6)  (1637 22)  (1637 22)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19


IO_Tile_33_1

 (16 0)  (1742 16)  (1742 16)  IOB_0 IO Functioning bit
 (6 2)  (1732 18)  (1732 18)  routing T_33_1.span12_horz_19 <X> T_33_1.lc_trk_g0_3
 (7 2)  (1733 18)  (1733 18)  Enable bit of Mux _local_links/g0_mux_3 => span12_horz_19 lc_trk_g0_3
 (17 2)  (1743 18)  (1743 18)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (8 3)  (1734 19)  (1734 19)  routing T_33_1.span12_horz_19 <X> T_33_1.lc_trk_g0_3
 (17 3)  (1743 19)  (1743 19)  IOB_0 IO Functioning bit
 (10 4)  (1736 20)  (1736 20)  routing T_33_1.lc_trk_g1_4 <X> T_33_1.wire_io_cluster/io_0/OUT_ENB
 (11 4)  (1737 20)  (1737 20)  routing T_33_1.lc_trk_g1_4 <X> T_33_1.wire_io_cluster/io_0/OUT_ENB
 (12 4)  (1738 20)  (1738 20)  routing T_33_1.lc_trk_g1_7 <X> T_33_1.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (1739 20)  (1739 20)  routing T_33_1.lc_trk_g1_7 <X> T_33_1.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (1743 20)  (1743 20)  IOB_0 IO Functioning bit
 (4 5)  (1730 21)  (1730 21)  routing T_33_1.span4_vert_b_4 <X> T_33_1.lc_trk_g0_4
 (5 5)  (1731 21)  (1731 21)  routing T_33_1.span4_vert_b_4 <X> T_33_1.lc_trk_g0_4
 (7 5)  (1733 21)  (1733 21)  Enable bit of Mux _local_links/g0_mux_4 => span4_vert_b_4 lc_trk_g0_4
 (11 5)  (1737 21)  (1737 21)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g1_4 wire_io_cluster/io_0/OUT_ENB
 (12 5)  (1738 21)  (1738 21)  routing T_33_1.lc_trk_g1_7 <X> T_33_1.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1739 21)  (1739 21)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_7 wire_io_cluster/io_0/D_OUT_0
 (3 6)  (1729 22)  (1729 22)  IO control bit: BIORIGHT_IE_1

 (3 9)  (1729 25)  (1729 25)  IO control bit: BIORIGHT_IE_0

 (16 9)  (1742 25)  (1742 25)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 9)  (1743 25)  (1743 25)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (10 10)  (1736 26)  (1736 26)  routing T_33_1.lc_trk_g0_4 <X> T_33_1.wire_io_cluster/io_1/OUT_ENB
 (16 10)  (1742 26)  (1742 26)  IOB_1 IO Functioning bit
 (11 11)  (1737 27)  (1737 27)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_4 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (1738 27)  (1738 27)  routing T_33_1.lc_trk_g0_3 <X> T_33_1.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1739 27)  (1739 27)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_3 wire_io_cluster/io_1/D_OUT_0
 (4 13)  (1730 29)  (1730 29)  routing T_33_1.span4_vert_b_4 <X> T_33_1.lc_trk_g1_4
 (5 13)  (1731 29)  (1731 29)  routing T_33_1.span4_vert_b_4 <X> T_33_1.lc_trk_g1_4
 (7 13)  (1733 29)  (1733 29)  Enable bit of Mux _local_links/g1_mux_4 => span4_vert_b_4 lc_trk_g1_4
 (17 13)  (1743 29)  (1743 29)  IOB_1 IO Functioning bit
 (5 14)  (1731 30)  (1731 30)  routing T_33_1.span4_vert_b_7 <X> T_33_1.lc_trk_g1_7
 (7 14)  (1733 30)  (1733 30)  Enable bit of Mux _local_links/g1_mux_7 => span4_vert_b_7 lc_trk_g1_7
 (17 14)  (1743 30)  (1743 30)  IOB_1 IO Functioning bit
 (8 15)  (1734 31)  (1734 31)  routing T_33_1.span4_vert_b_7 <X> T_33_1.lc_trk_g1_7


GlobalNetwork_0_0

 (1 0)  (871 271)  (871 271)  routing T_0_0.padin_7 <X> T_0_0.glb_netwk_7
 (0 3)  (870 272)  (870 272)  routing T_0_0.padin_2 <X> T_0_0.glb_netwk_2


IO_Tile_4_0

 (1 0)  (205 15)  (205 15)  Enable bit of Mux _out_links/OutMux3_0 => wire_io_cluster/io_0/D_IN_0 span4_vert_24
 (17 3)  (185 13)  (185 13)  IOB_0 IO Functioning bit
 (3 6)  (207 8)  (207 8)  IO control bit: IODOWN_IE_1

 (3 9)  (207 6)  (207 6)  IO control bit: IODOWN_IE_0

 (17 9)  (185 6)  (185 6)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_12
 (17 13)  (185 2)  (185 2)  IOB_1 IO Functioning bit


IO_Tile_6_0

 (12 10)  (322 4)  (322 4)  routing T_6_0.lc_trk_g1_4 <X> T_6_0.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (323 4)  (323 4)  routing T_6_0.lc_trk_g1_4 <X> T_6_0.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (292 4)  (292 4)  IOB_1 IO Functioning bit
 (13 11)  (323 5)  (323 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_4 wire_io_cluster/io_1/D_OUT_0
 (4 13)  (304 2)  (304 2)  routing T_6_0.span4_vert_28 <X> T_6_0.lc_trk_g1_4
 (5 13)  (305 2)  (305 2)  routing T_6_0.span4_vert_28 <X> T_6_0.lc_trk_g1_4
 (6 13)  (306 2)  (306 2)  routing T_6_0.span4_vert_28 <X> T_6_0.lc_trk_g1_4
 (7 13)  (307 2)  (307 2)  Enable bit of Mux _local_links/g1_mux_4 => span4_vert_28 lc_trk_g1_4
 (17 13)  (293 2)  (293 2)  IOB_1 IO Functioning bit
 (16 14)  (292 0)  (292 0)  IOB_1 IO Functioning bit


IO_Tile_7_0

 (12 10)  (376 4)  (376 4)  routing T_7_0.lc_trk_g1_2 <X> T_7_0.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (346 4)  (346 4)  IOB_1 IO Functioning bit
 (4 11)  (358 5)  (358 5)  routing T_7_0.span12_vert_18 <X> T_7_0.lc_trk_g1_2
 (6 11)  (360 5)  (360 5)  routing T_7_0.span12_vert_18 <X> T_7_0.lc_trk_g1_2
 (7 11)  (361 5)  (361 5)  Enable bit of Mux _local_links/g1_mux_2 => span12_vert_18 lc_trk_g1_2
 (12 11)  (376 5)  (376 5)  routing T_7_0.lc_trk_g1_2 <X> T_7_0.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (377 5)  (377 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_2 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (347 2)  (347 2)  IOB_1 IO Functioning bit
 (16 14)  (346 0)  (346 0)  IOB_1 IO Functioning bit


IO_Tile_8_0

 (17 2)  (401 12)  (401 12)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_8
 (17 3)  (401 13)  (401 13)  IOB_0 IO Functioning bit
 (3 9)  (423 6)  (423 6)  IO control bit: BIODOWN_IE_0



IO_Tile_12_0

 (4 8)  (616 7)  (616 7)  routing T_12_0.span4_horz_r_8 <X> T_12_0.lc_trk_g1_0
 (5 9)  (617 6)  (617 6)  routing T_12_0.span4_horz_r_8 <X> T_12_0.lc_trk_g1_0
 (7 9)  (619 6)  (619 6)  Enable bit of Mux _local_links/g1_mux_0 => span4_horz_r_8 lc_trk_g1_0
 (12 10)  (634 4)  (634 4)  routing T_12_0.lc_trk_g1_0 <X> T_12_0.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (604 4)  (604 4)  IOB_1 IO Functioning bit
 (13 11)  (635 5)  (635 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_0 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (605 2)  (605 2)  IOB_1 IO Functioning bit
 (16 14)  (604 0)  (604 0)  IOB_1 IO Functioning bit


IO_Tile_14_0

 (12 0)  (742 15)  (742 15)  routing T_14_0.span4_vert_25 <X> T_14_0.span4_horz_l_12


IO_Tile_15_0

 (3 6)  (789 8)  (789 8)  IO control bit: IODOWN_IE_1

 (16 8)  (766 7)  (766 7)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_20
 (17 13)  (767 2)  (767 2)  IOB_1 IO Functioning bit


IO_Tile_16_0

 (3 1)  (843 14)  (843 14)  IO control bit: GIODOWN1_REN_1

 (6 2)  (834 12)  (834 12)  routing T_16_0.span12_vert_11 <X> T_16_0.lc_trk_g0_3
 (7 2)  (835 12)  (835 12)  Enable bit of Mux _local_links/g0_mux_3 => span12_vert_11 lc_trk_g0_3
 (16 10)  (820 4)  (820 4)  IOB_1 IO Functioning bit
 (12 11)  (850 5)  (850 5)  routing T_16_0.lc_trk_g0_3 <X> T_16_0.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (851 5)  (851 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_3 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (821 2)  (821 2)  IOB_1 IO Functioning bit
 (16 14)  (820 0)  (820 0)  IOB_1 IO Functioning bit


IO_Tile_17_0

 (16 0)  (878 15)  (878 15)  IOB_0 IO Functioning bit
 (17 3)  (879 13)  (879 13)  IOB_0 IO Functioning bit
 (4 4)  (890 11)  (890 11)  routing T_17_0.span4_vert_36 <X> T_17_0.lc_trk_g0_4
 (13 4)  (909 11)  (909 11)  routing T_17_0.lc_trk_g0_4 <X> T_17_0.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (878 11)  (878 11)  IOB_0 IO Functioning bit
 (5 5)  (891 10)  (891 10)  routing T_17_0.span4_vert_36 <X> T_17_0.lc_trk_g0_4
 (6 5)  (892 10)  (892 10)  routing T_17_0.span4_vert_36 <X> T_17_0.lc_trk_g0_4
 (7 5)  (893 10)  (893 10)  Enable bit of Mux _local_links/g0_mux_4 => span4_vert_36 lc_trk_g0_4
 (13 5)  (909 10)  (909 10)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_4 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (900 8)  (900 8)  IO control bit: GIODOWN0_REN_0

 (13 13)  (909 2)  (909 2)  routing T_17_0.span4_vert_43 <X> T_17_0.span4_horz_r_3


IO_Tile_21_0

 (14 13)  (1126 2)  (1126 2)  routing T_21_0.span4_horz_l_15 <X> T_21_0.span4_horz_r_3


IO_Tile_22_0

 (3 1)  (1171 14)  (1171 14)  IO control bit: BIODOWN_REN_1

 (16 10)  (1148 4)  (1148 4)  IOB_1 IO Functioning bit
 (17 13)  (1149 2)  (1149 2)  IOB_1 IO Functioning bit
 (16 14)  (1148 0)  (1148 0)  IOB_1 IO Functioning bit


IO_Tile_24_0

 (16 0)  (1256 15)  (1256 15)  IOB_0 IO Functioning bit
 (17 3)  (1257 13)  (1257 13)  IOB_0 IO Functioning bit
 (12 4)  (1286 11)  (1286 11)  routing T_24_0.lc_trk_g1_7 <X> T_24_0.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (1287 11)  (1287 11)  routing T_24_0.lc_trk_g1_7 <X> T_24_0.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1256 11)  (1256 11)  IOB_0 IO Functioning bit
 (12 5)  (1286 10)  (1286 10)  routing T_24_0.lc_trk_g1_7 <X> T_24_0.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1287 10)  (1287 10)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_7 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1278 8)  (1278 8)  IO control bit: IODOWN_REN_0

 (5 14)  (1269 0)  (1269 0)  routing T_24_0.span4_horz_r_15 <X> T_24_0.lc_trk_g1_7
 (7 14)  (1271 0)  (1271 0)  Enable bit of Mux _local_links/g1_mux_7 => span4_horz_r_15 lc_trk_g1_7
 (8 14)  (1272 0)  (1272 0)  routing T_24_0.span4_horz_r_15 <X> T_24_0.lc_trk_g1_7


IO_Tile_31_0

 (13 13)  (1653 2)  (1653 2)  routing T_31_0.span4_vert_19 <X> T_31_0.span4_horz_r_3
 (14 13)  (1654 2)  (1654 2)  routing T_31_0.span4_vert_19 <X> T_31_0.span4_horz_r_3

