#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~6.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : lo233.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                           Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                    0.000     0.000
clock source latency                                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~6.clk[0] (single_port_ram)                                            0.042     0.042
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~6.out[0] (single_port_ram) [clock-to-output]                          1.234     1.276
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4.processing_element+pe00.mac_block+u_mac^out~0.a[6] (mac_block)                          0.775     2.051
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4.processing_element+pe00.mac_block+u_mac^out~0.out[25] (mac_block)                       1.523     3.574
li233.in[1] (.names)                                                                                                                           0.830     4.404
li233.out[0] (.names)                                                                                                                          0.235     4.639
lo233.D[0] (.latch)                                                                                                                            0.000     4.639
data arrival time                                                                                                                                        4.639

clock matrix_multiplication^clk (rise edge)                                                                                                    0.000     0.000
clock source latency                                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                    0.000     0.000
lo233.clk[0] (.latch)                                                                                                                          0.042     0.042
clock uncertainty                                                                                                                              0.000     0.042
cell setup time                                                                                                                               -0.066    -0.024
data required time                                                                                                                                      -0.024
--------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                      -0.024
data arrival time                                                                                                                                       -4.639
--------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                        -4.662


#Path 2
Startpoint: matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~6.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : lo212.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~6.clk[0] (single_port_ram)                                           0.042     0.042
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~6.out[0] (single_port_ram) [clock-to-output]                         1.234     1.276
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4.processing_element+pe00.mac_block+u_mac^out~0.a[6] (mac_block)                         0.775     2.051
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4.processing_element+pe00.mac_block+u_mac^out~0.out[4] (mac_block)                       1.523     3.574
li212.in[1] (.names)                                                                                                                          0.605     4.179
li212.out[0] (.names)                                                                                                                         0.235     4.414
lo212.D[0] (.latch)                                                                                                                           0.000     4.414
data arrival time                                                                                                                                       4.414

clock matrix_multiplication^clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                   0.000     0.000
lo212.clk[0] (.latch)                                                                                                                         0.042     0.042
clock uncertainty                                                                                                                             0.000     0.042
cell setup time                                                                                                                              -0.066    -0.024
data required time                                                                                                                                     -0.024
-------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                     -0.024
data arrival time                                                                                                                                      -4.414
-------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                       -4.438


#Path 3
Startpoint: matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~6.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : lo215.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~6.clk[0] (single_port_ram)                                           0.042     0.042
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~6.out[0] (single_port_ram) [clock-to-output]                         1.234     1.276
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4.processing_element+pe00.mac_block+u_mac^out~0.a[6] (mac_block)                         0.775     2.051
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4.processing_element+pe00.mac_block+u_mac^out~0.out[7] (mac_block)                       1.523     3.574
li215.in[1] (.names)                                                                                                                          0.467     4.041
li215.out[0] (.names)                                                                                                                         0.235     4.276
lo215.D[0] (.latch)                                                                                                                           0.000     4.276
data arrival time                                                                                                                                       4.276

clock matrix_multiplication^clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                   0.000     0.000
lo215.clk[0] (.latch)                                                                                                                         0.042     0.042
clock uncertainty                                                                                                                             0.000     0.042
cell setup time                                                                                                                              -0.066    -0.024
data required time                                                                                                                                     -0.024
-------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                     -0.024
data arrival time                                                                                                                                      -4.276
-------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                       -4.300


#Path 4
Startpoint: matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~6.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : lo227.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                           Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                    0.000     0.000
clock source latency                                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~6.clk[0] (single_port_ram)                                            0.042     0.042
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~6.out[0] (single_port_ram) [clock-to-output]                          1.234     1.276
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4.processing_element+pe00.mac_block+u_mac^out~0.a[6] (mac_block)                          0.775     2.051
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4.processing_element+pe00.mac_block+u_mac^out~0.out[19] (mac_block)                       1.523     3.574
li227.in[1] (.names)                                                                                                                           0.465     4.039
li227.out[0] (.names)                                                                                                                          0.235     4.274
lo227.D[0] (.latch)                                                                                                                            0.000     4.274
data arrival time                                                                                                                                        4.274

clock matrix_multiplication^clk (rise edge)                                                                                                    0.000     0.000
clock source latency                                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                    0.000     0.000
lo227.clk[0] (.latch)                                                                                                                          0.042     0.042
clock uncertainty                                                                                                                              0.000     0.042
cell setup time                                                                                                                               -0.066    -0.024
data required time                                                                                                                                      -0.024
--------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                      -0.024
data arrival time                                                                                                                                       -4.274
--------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                        -4.298


#Path 5
Startpoint: matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~6.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : lo231.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                           Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                    0.000     0.000
clock source latency                                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~6.clk[0] (single_port_ram)                                            0.042     0.042
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~6.out[0] (single_port_ram) [clock-to-output]                          1.234     1.276
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4.processing_element+pe00.mac_block+u_mac^out~0.a[6] (mac_block)                          0.775     2.051
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4.processing_element+pe00.mac_block+u_mac^out~0.out[23] (mac_block)                       1.523     3.574
li231.in[1] (.names)                                                                                                                           0.464     4.038
li231.out[0] (.names)                                                                                                                          0.235     4.273
lo231.D[0] (.latch)                                                                                                                            0.000     4.273
data arrival time                                                                                                                                        4.273

clock matrix_multiplication^clk (rise edge)                                                                                                    0.000     0.000
clock source latency                                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                    0.000     0.000
lo231.clk[0] (.latch)                                                                                                                          0.042     0.042
clock uncertainty                                                                                                                              0.000     0.042
cell setup time                                                                                                                               -0.066    -0.024
data required time                                                                                                                                      -0.024
--------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                      -0.024
data arrival time                                                                                                                                       -4.273
--------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                        -4.297


#Path 6
Startpoint: matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~6.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : lo220.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                           Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                    0.000     0.000
clock source latency                                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~6.clk[0] (single_port_ram)                                            0.042     0.042
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~6.out[0] (single_port_ram) [clock-to-output]                          1.234     1.276
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4.processing_element+pe00.mac_block+u_mac^out~0.a[6] (mac_block)                          0.775     2.051
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4.processing_element+pe00.mac_block+u_mac^out~0.out[12] (mac_block)                       1.523     3.574
li220.in[1] (.names)                                                                                                                           0.463     4.037
li220.out[0] (.names)                                                                                                                          0.235     4.272
lo220.D[0] (.latch)                                                                                                                            0.000     4.272
data arrival time                                                                                                                                        4.272

clock matrix_multiplication^clk (rise edge)                                                                                                    0.000     0.000
clock source latency                                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                    0.000     0.000
lo220.clk[0] (.latch)                                                                                                                          0.042     0.042
clock uncertainty                                                                                                                              0.000     0.042
cell setup time                                                                                                                               -0.066    -0.024
data required time                                                                                                                                      -0.024
--------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                      -0.024
data arrival time                                                                                                                                       -4.272
--------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                        -4.296


#Path 7
Startpoint: matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~6.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : lo222.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                           Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                    0.000     0.000
clock source latency                                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~6.clk[0] (single_port_ram)                                            0.042     0.042
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~6.out[0] (single_port_ram) [clock-to-output]                          1.234     1.276
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4.processing_element+pe00.mac_block+u_mac^out~0.a[6] (mac_block)                          0.775     2.051
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4.processing_element+pe00.mac_block+u_mac^out~0.out[14] (mac_block)                       1.523     3.574
li222.in[1] (.names)                                                                                                                           0.462     4.036
li222.out[0] (.names)                                                                                                                          0.235     4.271
lo222.D[0] (.latch)                                                                                                                            0.000     4.271
data arrival time                                                                                                                                        4.271

clock matrix_multiplication^clk (rise edge)                                                                                                    0.000     0.000
clock source latency                                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                    0.000     0.000
lo222.clk[0] (.latch)                                                                                                                          0.042     0.042
clock uncertainty                                                                                                                              0.000     0.042
cell setup time                                                                                                                               -0.066    -0.024
data required time                                                                                                                                      -0.024
--------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                      -0.024
data arrival time                                                                                                                                       -4.271
--------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                        -4.294


#Path 8
Startpoint: matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~6.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : lo213.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~6.clk[0] (single_port_ram)                                           0.042     0.042
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~6.out[0] (single_port_ram) [clock-to-output]                         1.234     1.276
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4.processing_element+pe00.mac_block+u_mac^out~0.a[6] (mac_block)                         0.775     2.051
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4.processing_element+pe00.mac_block+u_mac^out~0.out[5] (mac_block)                       1.523     3.574
li213.in[1] (.names)                                                                                                                          0.457     4.031
li213.out[0] (.names)                                                                                                                         0.235     4.266
lo213.D[0] (.latch)                                                                                                                           0.000     4.266
data arrival time                                                                                                                                       4.266

clock matrix_multiplication^clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                   0.000     0.000
lo213.clk[0] (.latch)                                                                                                                         0.042     0.042
clock uncertainty                                                                                                                             0.000     0.042
cell setup time                                                                                                                              -0.066    -0.024
data required time                                                                                                                                     -0.024
-------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                     -0.024
data arrival time                                                                                                                                      -4.266
-------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                       -4.290


#Path 9
Startpoint: matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~6.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : lo209.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~6.clk[0] (single_port_ram)                                           0.042     0.042
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~6.out[0] (single_port_ram) [clock-to-output]                         1.234     1.276
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4.processing_element+pe00.mac_block+u_mac^out~0.a[6] (mac_block)                         0.775     2.051
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4.processing_element+pe00.mac_block+u_mac^out~0.out[1] (mac_block)                       1.523     3.574
li209.in[1] (.names)                                                                                                                          0.455     4.029
li209.out[0] (.names)                                                                                                                         0.235     4.264
lo209.D[0] (.latch)                                                                                                                           0.000     4.264
data arrival time                                                                                                                                       4.264

clock matrix_multiplication^clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                   0.000     0.000
lo209.clk[0] (.latch)                                                                                                                         0.042     0.042
clock uncertainty                                                                                                                             0.000     0.042
cell setup time                                                                                                                              -0.066    -0.024
data required time                                                                                                                                     -0.024
-------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                     -0.024
data arrival time                                                                                                                                      -4.264
-------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                       -4.288


#Path 10
Startpoint: matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~6.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : lo223.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                           Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                    0.000     0.000
clock source latency                                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~6.clk[0] (single_port_ram)                                            0.042     0.042
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~6.out[0] (single_port_ram) [clock-to-output]                          1.234     1.276
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4.processing_element+pe00.mac_block+u_mac^out~0.a[6] (mac_block)                          0.775     2.051
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4.processing_element+pe00.mac_block+u_mac^out~0.out[15] (mac_block)                       1.523     3.574
li223.in[1] (.names)                                                                                                                           0.455     4.029
li223.out[0] (.names)                                                                                                                          0.235     4.264
lo223.D[0] (.latch)                                                                                                                            0.000     4.264
data arrival time                                                                                                                                        4.264

clock matrix_multiplication^clk (rise edge)                                                                                                    0.000     0.000
clock source latency                                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                    0.000     0.000
lo223.clk[0] (.latch)                                                                                                                          0.042     0.042
clock uncertainty                                                                                                                              0.000     0.042
cell setup time                                                                                                                               -0.066    -0.024
data required time                                                                                                                                      -0.024
--------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                      -0.024
data arrival time                                                                                                                                       -4.264
--------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                        -4.288


#Path 11
Startpoint: matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~6.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : lo210.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~6.clk[0] (single_port_ram)                                           0.042     0.042
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~6.out[0] (single_port_ram) [clock-to-output]                         1.234     1.276
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4.processing_element+pe00.mac_block+u_mac^out~0.a[6] (mac_block)                         0.775     2.051
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4.processing_element+pe00.mac_block+u_mac^out~0.out[2] (mac_block)                       1.523     3.574
li210.in[1] (.names)                                                                                                                          0.454     4.028
li210.out[0] (.names)                                                                                                                         0.235     4.263
lo210.D[0] (.latch)                                                                                                                           0.000     4.263
data arrival time                                                                                                                                       4.263

clock matrix_multiplication^clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                   0.000     0.000
lo210.clk[0] (.latch)                                                                                                                         0.042     0.042
clock uncertainty                                                                                                                             0.000     0.042
cell setup time                                                                                                                              -0.066    -0.024
data required time                                                                                                                                     -0.024
-------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                     -0.024
data arrival time                                                                                                                                      -4.263
-------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                       -4.287


#Path 12
Startpoint: matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~6.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : lo211.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~6.clk[0] (single_port_ram)                                           0.042     0.042
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~6.out[0] (single_port_ram) [clock-to-output]                         1.234     1.276
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4.processing_element+pe00.mac_block+u_mac^out~0.a[6] (mac_block)                         0.775     2.051
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4.processing_element+pe00.mac_block+u_mac^out~0.out[3] (mac_block)                       1.523     3.574
li211.in[1] (.names)                                                                                                                          0.452     4.026
li211.out[0] (.names)                                                                                                                         0.235     4.261
lo211.D[0] (.latch)                                                                                                                           0.000     4.261
data arrival time                                                                                                                                       4.261

clock matrix_multiplication^clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                   0.000     0.000
lo211.clk[0] (.latch)                                                                                                                         0.042     0.042
clock uncertainty                                                                                                                             0.000     0.042
cell setup time                                                                                                                              -0.066    -0.024
data required time                                                                                                                                     -0.024
-------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                     -0.024
data arrival time                                                                                                                                      -4.261
-------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                       -4.284


#Path 13
Startpoint: matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~6.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : lo239.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                           Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                    0.000     0.000
clock source latency                                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~6.clk[0] (single_port_ram)                                            0.042     0.042
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~6.out[0] (single_port_ram) [clock-to-output]                          1.234     1.276
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4.processing_element+pe00.mac_block+u_mac^out~0.a[6] (mac_block)                          0.775     2.051
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4.processing_element+pe00.mac_block+u_mac^out~0.out[31] (mac_block)                       1.523     3.574
li239.in[1] (.names)                                                                                                                           0.451     4.025
li239.out[0] (.names)                                                                                                                          0.235     4.260
lo239.D[0] (.latch)                                                                                                                            0.000     4.260
data arrival time                                                                                                                                        4.260

clock matrix_multiplication^clk (rise edge)                                                                                                    0.000     0.000
clock source latency                                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                    0.000     0.000
lo239.clk[0] (.latch)                                                                                                                          0.042     0.042
clock uncertainty                                                                                                                              0.000     0.042
cell setup time                                                                                                                               -0.066    -0.024
data required time                                                                                                                                      -0.024
--------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                      -0.024
data arrival time                                                                                                                                       -4.260
--------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                        -4.283


#Path 14
Startpoint: matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~6.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : lo221.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                           Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                    0.000     0.000
clock source latency                                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~6.clk[0] (single_port_ram)                                            0.042     0.042
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~6.out[0] (single_port_ram) [clock-to-output]                          1.234     1.276
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4.processing_element+pe00.mac_block+u_mac^out~0.a[6] (mac_block)                          0.775     2.051
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4.processing_element+pe00.mac_block+u_mac^out~0.out[13] (mac_block)                       1.523     3.574
li221.in[1] (.names)                                                                                                                           0.450     4.024
li221.out[0] (.names)                                                                                                                          0.235     4.259
lo221.D[0] (.latch)                                                                                                                            0.000     4.259
data arrival time                                                                                                                                        4.259

clock matrix_multiplication^clk (rise edge)                                                                                                    0.000     0.000
clock source latency                                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                    0.000     0.000
lo221.clk[0] (.latch)                                                                                                                          0.042     0.042
clock uncertainty                                                                                                                              0.000     0.042
cell setup time                                                                                                                               -0.066    -0.024
data required time                                                                                                                                      -0.024
--------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                      -0.024
data arrival time                                                                                                                                       -4.259
--------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                        -4.282


#Path 15
Startpoint: matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~6.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : lo217.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~6.clk[0] (single_port_ram)                                           0.042     0.042
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~6.out[0] (single_port_ram) [clock-to-output]                         1.234     1.276
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4.processing_element+pe00.mac_block+u_mac^out~0.a[6] (mac_block)                         0.775     2.051
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4.processing_element+pe00.mac_block+u_mac^out~0.out[9] (mac_block)                       1.523     3.574
li217.in[1] (.names)                                                                                                                          0.446     4.020
li217.out[0] (.names)                                                                                                                         0.235     4.255
lo217.D[0] (.latch)                                                                                                                           0.000     4.255
data arrival time                                                                                                                                       4.255

clock matrix_multiplication^clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                   0.000     0.000
lo217.clk[0] (.latch)                                                                                                                         0.042     0.042
clock uncertainty                                                                                                                             0.000     0.042
cell setup time                                                                                                                              -0.066    -0.024
data required time                                                                                                                                     -0.024
-------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                     -0.024
data arrival time                                                                                                                                      -4.255
-------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                       -4.279


#Path 16
Startpoint: matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~6.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : lo225.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                           Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                    0.000     0.000
clock source latency                                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~6.clk[0] (single_port_ram)                                            0.042     0.042
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~6.out[0] (single_port_ram) [clock-to-output]                          1.234     1.276
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4.processing_element+pe00.mac_block+u_mac^out~0.a[6] (mac_block)                          0.775     2.051
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4.processing_element+pe00.mac_block+u_mac^out~0.out[17] (mac_block)                       1.523     3.574
li225.in[1] (.names)                                                                                                                           0.445     4.019
li225.out[0] (.names)                                                                                                                          0.235     4.254
lo225.D[0] (.latch)                                                                                                                            0.000     4.254
data arrival time                                                                                                                                        4.254

clock matrix_multiplication^clk (rise edge)                                                                                                    0.000     0.000
clock source latency                                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                    0.000     0.000
lo225.clk[0] (.latch)                                                                                                                          0.042     0.042
clock uncertainty                                                                                                                              0.000     0.042
cell setup time                                                                                                                               -0.066    -0.024
data required time                                                                                                                                      -0.024
--------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                      -0.024
data arrival time                                                                                                                                       -4.254
--------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                        -4.278


#Path 17
Startpoint: matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~6.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : lo234.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                           Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                    0.000     0.000
clock source latency                                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~6.clk[0] (single_port_ram)                                            0.042     0.042
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~6.out[0] (single_port_ram) [clock-to-output]                          1.234     1.276
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4.processing_element+pe00.mac_block+u_mac^out~0.a[6] (mac_block)                          0.775     2.051
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4.processing_element+pe00.mac_block+u_mac^out~0.out[26] (mac_block)                       1.523     3.574
li234.in[1] (.names)                                                                                                                           0.442     4.016
li234.out[0] (.names)                                                                                                                          0.235     4.251
lo234.D[0] (.latch)                                                                                                                            0.000     4.251
data arrival time                                                                                                                                        4.251

clock matrix_multiplication^clk (rise edge)                                                                                                    0.000     0.000
clock source latency                                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                    0.000     0.000
lo234.clk[0] (.latch)                                                                                                                          0.042     0.042
clock uncertainty                                                                                                                              0.000     0.042
cell setup time                                                                                                                               -0.066    -0.024
data required time                                                                                                                                      -0.024
--------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                      -0.024
data arrival time                                                                                                                                       -4.251
--------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                        -4.275


#Path 18
Startpoint: matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~6.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : lo208.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~6.clk[0] (single_port_ram)                                           0.042     0.042
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~6.out[0] (single_port_ram) [clock-to-output]                         1.234     1.276
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4.processing_element+pe00.mac_block+u_mac^out~0.a[6] (mac_block)                         0.775     2.051
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4.processing_element+pe00.mac_block+u_mac^out~0.out[0] (mac_block)                       1.523     3.574
li208.in[1] (.names)                                                                                                                          0.317     3.892
li208.out[0] (.names)                                                                                                                         0.235     4.127
lo208.D[0] (.latch)                                                                                                                           0.000     4.127
data arrival time                                                                                                                                       4.127

clock matrix_multiplication^clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                   0.000     0.000
lo208.clk[0] (.latch)                                                                                                                         0.042     0.042
clock uncertainty                                                                                                                             0.000     0.042
cell setup time                                                                                                                              -0.066    -0.024
data required time                                                                                                                                     -0.024
-------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                     -0.024
data arrival time                                                                                                                                      -4.127
-------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                       -4.150


#Path 19
Startpoint: matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~6.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : lo236.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                           Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                    0.000     0.000
clock source latency                                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~6.clk[0] (single_port_ram)                                            0.042     0.042
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~6.out[0] (single_port_ram) [clock-to-output]                          1.234     1.276
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4.processing_element+pe00.mac_block+u_mac^out~0.a[6] (mac_block)                          0.775     2.051
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4.processing_element+pe00.mac_block+u_mac^out~0.out[28] (mac_block)                       1.523     3.574
li236.in[1] (.names)                                                                                                                           0.317     3.892
li236.out[0] (.names)                                                                                                                          0.235     4.127
lo236.D[0] (.latch)                                                                                                                            0.000     4.127
data arrival time                                                                                                                                        4.127

clock matrix_multiplication^clk (rise edge)                                                                                                    0.000     0.000
clock source latency                                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                    0.000     0.000
lo236.clk[0] (.latch)                                                                                                                          0.042     0.042
clock uncertainty                                                                                                                              0.000     0.042
cell setup time                                                                                                                               -0.066    -0.024
data required time                                                                                                                                      -0.024
--------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                      -0.024
data arrival time                                                                                                                                       -4.127
--------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                        -4.150


#Path 20
Startpoint: matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~6.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : lo216.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~6.clk[0] (single_port_ram)                                           0.042     0.042
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~6.out[0] (single_port_ram) [clock-to-output]                         1.234     1.276
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4.processing_element+pe00.mac_block+u_mac^out~0.a[6] (mac_block)                         0.775     2.051
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4.processing_element+pe00.mac_block+u_mac^out~0.out[8] (mac_block)                       1.523     3.574
li216.in[1] (.names)                                                                                                                          0.317     3.892
li216.out[0] (.names)                                                                                                                         0.235     4.127
lo216.D[0] (.latch)                                                                                                                           0.000     4.127
data arrival time                                                                                                                                       4.127

clock matrix_multiplication^clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                   0.000     0.000
lo216.clk[0] (.latch)                                                                                                                         0.042     0.042
clock uncertainty                                                                                                                             0.000     0.042
cell setup time                                                                                                                              -0.066    -0.024
data required time                                                                                                                                     -0.024
-------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                     -0.024
data arrival time                                                                                                                                      -4.127
-------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                       -4.150


#Path 21
Startpoint: matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~6.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : lo229.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                           Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                    0.000     0.000
clock source latency                                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~6.clk[0] (single_port_ram)                                            0.042     0.042
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~6.out[0] (single_port_ram) [clock-to-output]                          1.234     1.276
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4.processing_element+pe00.mac_block+u_mac^out~0.a[6] (mac_block)                          0.775     2.051
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4.processing_element+pe00.mac_block+u_mac^out~0.out[21] (mac_block)                       1.523     3.574
li229.in[1] (.names)                                                                                                                           0.314     3.888
li229.out[0] (.names)                                                                                                                          0.235     4.123
lo229.D[0] (.latch)                                                                                                                            0.000     4.123
data arrival time                                                                                                                                        4.123

clock matrix_multiplication^clk (rise edge)                                                                                                    0.000     0.000
clock source latency                                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                    0.000     0.000
lo229.clk[0] (.latch)                                                                                                                          0.042     0.042
clock uncertainty                                                                                                                              0.000     0.042
cell setup time                                                                                                                               -0.066    -0.024
data required time                                                                                                                                      -0.024
--------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                      -0.024
data arrival time                                                                                                                                       -4.123
--------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                        -4.147


#Path 22
Startpoint: matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~6.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : lo237.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                           Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                    0.000     0.000
clock source latency                                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~6.clk[0] (single_port_ram)                                            0.042     0.042
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~6.out[0] (single_port_ram) [clock-to-output]                          1.234     1.276
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4.processing_element+pe00.mac_block+u_mac^out~0.a[6] (mac_block)                          0.775     2.051
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4.processing_element+pe00.mac_block+u_mac^out~0.out[29] (mac_block)                       1.523     3.574
li237.in[1] (.names)                                                                                                                           0.314     3.888
li237.out[0] (.names)                                                                                                                          0.235     4.123
lo237.D[0] (.latch)                                                                                                                            0.000     4.123
data arrival time                                                                                                                                        4.123

clock matrix_multiplication^clk (rise edge)                                                                                                    0.000     0.000
clock source latency                                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                    0.000     0.000
lo237.clk[0] (.latch)                                                                                                                          0.042     0.042
clock uncertainty                                                                                                                              0.000     0.042
cell setup time                                                                                                                               -0.066    -0.024
data required time                                                                                                                                      -0.024
--------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                      -0.024
data arrival time                                                                                                                                       -4.123
--------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                        -4.147


#Path 23
Startpoint: matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~6.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : lo230.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                           Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                    0.000     0.000
clock source latency                                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~6.clk[0] (single_port_ram)                                            0.042     0.042
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~6.out[0] (single_port_ram) [clock-to-output]                          1.234     1.276
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4.processing_element+pe00.mac_block+u_mac^out~0.a[6] (mac_block)                          0.775     2.051
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4.processing_element+pe00.mac_block+u_mac^out~0.out[22] (mac_block)                       1.523     3.574
li230.in[1] (.names)                                                                                                                           0.313     3.887
li230.out[0] (.names)                                                                                                                          0.235     4.122
lo230.D[0] (.latch)                                                                                                                            0.000     4.122
data arrival time                                                                                                                                        4.122

clock matrix_multiplication^clk (rise edge)                                                                                                    0.000     0.000
clock source latency                                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                    0.000     0.000
lo230.clk[0] (.latch)                                                                                                                          0.042     0.042
clock uncertainty                                                                                                                              0.000     0.042
cell setup time                                                                                                                               -0.066    -0.024
data required time                                                                                                                                      -0.024
--------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                      -0.024
data arrival time                                                                                                                                       -4.122
--------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                        -4.146


#Path 24
Startpoint: matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~6.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : lo226.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                           Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                    0.000     0.000
clock source latency                                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~6.clk[0] (single_port_ram)                                            0.042     0.042
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~6.out[0] (single_port_ram) [clock-to-output]                          1.234     1.276
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4.processing_element+pe00.mac_block+u_mac^out~0.a[6] (mac_block)                          0.775     2.051
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4.processing_element+pe00.mac_block+u_mac^out~0.out[18] (mac_block)                       1.523     3.574
li226.in[1] (.names)                                                                                                                           0.313     3.887
li226.out[0] (.names)                                                                                                                          0.235     4.122
lo226.D[0] (.latch)                                                                                                                            0.000     4.122
data arrival time                                                                                                                                        4.122

clock matrix_multiplication^clk (rise edge)                                                                                                    0.000     0.000
clock source latency                                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                    0.000     0.000
lo226.clk[0] (.latch)                                                                                                                          0.042     0.042
clock uncertainty                                                                                                                              0.000     0.042
cell setup time                                                                                                                               -0.066    -0.024
data required time                                                                                                                                      -0.024
--------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                      -0.024
data arrival time                                                                                                                                       -4.122
--------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                        -4.146


#Path 25
Startpoint: matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~6.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : lo214.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~6.clk[0] (single_port_ram)                                           0.042     0.042
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~6.out[0] (single_port_ram) [clock-to-output]                         1.234     1.276
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4.processing_element+pe00.mac_block+u_mac^out~0.a[6] (mac_block)                         0.775     2.051
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4.processing_element+pe00.mac_block+u_mac^out~0.out[6] (mac_block)                       1.523     3.574
li214.in[1] (.names)                                                                                                                          0.313     3.887
li214.out[0] (.names)                                                                                                                         0.235     4.122
lo214.D[0] (.latch)                                                                                                                           0.000     4.122
data arrival time                                                                                                                                       4.122

clock matrix_multiplication^clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                   0.000     0.000
lo214.clk[0] (.latch)                                                                                                                         0.042     0.042
clock uncertainty                                                                                                                             0.000     0.042
cell setup time                                                                                                                              -0.066    -0.024
data required time                                                                                                                                     -0.024
-------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                     -0.024
data arrival time                                                                                                                                      -4.122
-------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                       -4.146


#Path 26
Startpoint: matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~6.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : lo218.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                           Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                    0.000     0.000
clock source latency                                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~6.clk[0] (single_port_ram)                                            0.042     0.042
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~6.out[0] (single_port_ram) [clock-to-output]                          1.234     1.276
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4.processing_element+pe00.mac_block+u_mac^out~0.a[6] (mac_block)                          0.775     2.051
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4.processing_element+pe00.mac_block+u_mac^out~0.out[10] (mac_block)                       1.523     3.574
li218.in[1] (.names)                                                                                                                           0.313     3.887
li218.out[0] (.names)                                                                                                                          0.235     4.122
lo218.D[0] (.latch)                                                                                                                            0.000     4.122
data arrival time                                                                                                                                        4.122

clock matrix_multiplication^clk (rise edge)                                                                                                    0.000     0.000
clock source latency                                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                    0.000     0.000
lo218.clk[0] (.latch)                                                                                                                          0.042     0.042
clock uncertainty                                                                                                                              0.000     0.042
cell setup time                                                                                                                               -0.066    -0.024
data required time                                                                                                                                      -0.024
--------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                      -0.024
data arrival time                                                                                                                                       -4.122
--------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                        -4.146


#Path 27
Startpoint: matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~6.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : lo224.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                           Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                    0.000     0.000
clock source latency                                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~6.clk[0] (single_port_ram)                                            0.042     0.042
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~6.out[0] (single_port_ram) [clock-to-output]                          1.234     1.276
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4.processing_element+pe00.mac_block+u_mac^out~0.a[6] (mac_block)                          0.775     2.051
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4.processing_element+pe00.mac_block+u_mac^out~0.out[16] (mac_block)                       1.523     3.574
li224.in[1] (.names)                                                                                                                           0.313     3.887
li224.out[0] (.names)                                                                                                                          0.235     4.122
lo224.D[0] (.latch)                                                                                                                            0.000     4.122
data arrival time                                                                                                                                        4.122

clock matrix_multiplication^clk (rise edge)                                                                                                    0.000     0.000
clock source latency                                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                    0.000     0.000
lo224.clk[0] (.latch)                                                                                                                          0.042     0.042
clock uncertainty                                                                                                                              0.000     0.042
cell setup time                                                                                                                               -0.066    -0.024
data required time                                                                                                                                      -0.024
--------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                      -0.024
data arrival time                                                                                                                                       -4.122
--------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                        -4.146


#Path 28
Startpoint: matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~6.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : lo238.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                           Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                    0.000     0.000
clock source latency                                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~6.clk[0] (single_port_ram)                                            0.042     0.042
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~6.out[0] (single_port_ram) [clock-to-output]                          1.234     1.276
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4.processing_element+pe00.mac_block+u_mac^out~0.a[6] (mac_block)                          0.775     2.051
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4.processing_element+pe00.mac_block+u_mac^out~0.out[30] (mac_block)                       1.523     3.574
li238.in[1] (.names)                                                                                                                           0.313     3.887
li238.out[0] (.names)                                                                                                                          0.235     4.122
lo238.D[0] (.latch)                                                                                                                            0.000     4.122
data arrival time                                                                                                                                        4.122

clock matrix_multiplication^clk (rise edge)                                                                                                    0.000     0.000
clock source latency                                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                    0.000     0.000
lo238.clk[0] (.latch)                                                                                                                          0.042     0.042
clock uncertainty                                                                                                                              0.000     0.042
cell setup time                                                                                                                               -0.066    -0.024
data required time                                                                                                                                      -0.024
--------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                      -0.024
data arrival time                                                                                                                                       -4.122
--------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                        -4.146


#Path 29
Startpoint: matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~6.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : lo228.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                           Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                    0.000     0.000
clock source latency                                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~6.clk[0] (single_port_ram)                                            0.042     0.042
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~6.out[0] (single_port_ram) [clock-to-output]                          1.234     1.276
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4.processing_element+pe00.mac_block+u_mac^out~0.a[6] (mac_block)                          0.775     2.051
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4.processing_element+pe00.mac_block+u_mac^out~0.out[20] (mac_block)                       1.523     3.574
li228.in[1] (.names)                                                                                                                           0.312     3.886
li228.out[0] (.names)                                                                                                                          0.235     4.121
lo228.D[0] (.latch)                                                                                                                            0.000     4.121
data arrival time                                                                                                                                        4.121

clock matrix_multiplication^clk (rise edge)                                                                                                    0.000     0.000
clock source latency                                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                    0.000     0.000
lo228.clk[0] (.latch)                                                                                                                          0.042     0.042
clock uncertainty                                                                                                                              0.000     0.042
cell setup time                                                                                                                               -0.066    -0.024
data required time                                                                                                                                      -0.024
--------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                      -0.024
data arrival time                                                                                                                                       -4.121
--------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                        -4.145


#Path 30
Startpoint: matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~6.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : lo232.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                           Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                    0.000     0.000
clock source latency                                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~6.clk[0] (single_port_ram)                                            0.042     0.042
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~6.out[0] (single_port_ram) [clock-to-output]                          1.234     1.276
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4.processing_element+pe00.mac_block+u_mac^out~0.a[6] (mac_block)                          0.775     2.051
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4.processing_element+pe00.mac_block+u_mac^out~0.out[24] (mac_block)                       1.523     3.574
li232.in[1] (.names)                                                                                                                           0.312     3.886
li232.out[0] (.names)                                                                                                                          0.235     4.121
lo232.D[0] (.latch)                                                                                                                            0.000     4.121
data arrival time                                                                                                                                        4.121

clock matrix_multiplication^clk (rise edge)                                                                                                    0.000     0.000
clock source latency                                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                    0.000     0.000
lo232.clk[0] (.latch)                                                                                                                          0.042     0.042
clock uncertainty                                                                                                                              0.000     0.042
cell setup time                                                                                                                               -0.066    -0.024
data required time                                                                                                                                      -0.024
--------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                      -0.024
data arrival time                                                                                                                                       -4.121
--------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                        -4.145


#Path 31
Startpoint: matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~6.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : lo219.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                           Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                    0.000     0.000
clock source latency                                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~6.clk[0] (single_port_ram)                                            0.042     0.042
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~6.out[0] (single_port_ram) [clock-to-output]                          1.234     1.276
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4.processing_element+pe00.mac_block+u_mac^out~0.a[6] (mac_block)                          0.775     2.051
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4.processing_element+pe00.mac_block+u_mac^out~0.out[11] (mac_block)                       1.523     3.574
li219.in[1] (.names)                                                                                                                           0.312     3.886
li219.out[0] (.names)                                                                                                                          0.235     4.121
lo219.D[0] (.latch)                                                                                                                            0.000     4.121
data arrival time                                                                                                                                        4.121

clock matrix_multiplication^clk (rise edge)                                                                                                    0.000     0.000
clock source latency                                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                    0.000     0.000
lo219.clk[0] (.latch)                                                                                                                          0.042     0.042
clock uncertainty                                                                                                                              0.000     0.042
cell setup time                                                                                                                               -0.066    -0.024
data required time                                                                                                                                      -0.024
--------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                      -0.024
data arrival time                                                                                                                                       -4.121
--------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                        -4.145


#Path 32
Startpoint: matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~6.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : lo235.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                           Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                    0.000     0.000
clock source latency                                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~6.clk[0] (single_port_ram)                                            0.042     0.042
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~6.out[0] (single_port_ram) [clock-to-output]                          1.234     1.276
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4.processing_element+pe00.mac_block+u_mac^out~0.a[6] (mac_block)                          0.775     2.051
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4.processing_element+pe00.mac_block+u_mac^out~0.out[27] (mac_block)                       1.523     3.574
li235.in[1] (.names)                                                                                                                           0.311     3.885
li235.out[0] (.names)                                                                                                                          0.235     4.120
lo235.D[0] (.latch)                                                                                                                            0.000     4.120
data arrival time                                                                                                                                        4.120

clock matrix_multiplication^clk (rise edge)                                                                                                    0.000     0.000
clock source latency                                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                    0.000     0.000
lo235.clk[0] (.latch)                                                                                                                          0.042     0.042
clock uncertainty                                                                                                                              0.000     0.042
cell setup time                                                                                                                               -0.066    -0.024
data required time                                                                                                                                      -0.024
--------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                      -0.024
data arrival time                                                                                                                                       -4.120
--------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                        -4.143


#Path 33
Startpoint: lo050.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : lo007.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                   0.000     0.000
lo050.clk[0] (.latch)                                                                                                                         0.042     0.042
lo050.Q[0] (.latch) [clock-to-output]                                                                                                         0.124     0.166
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4.processing_element+pe01.mac_block+u_mac^out~0.c[17] (mac_block)                        1.368     1.535
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4.processing_element+pe01.mac_block+u_mac^out~0.out[2] (mac_block)                       1.523     3.058
li007.in[1] (.names)                                                                                                                          0.672     3.729
li007.out[0] (.names)                                                                                                                         0.235     3.964
lo007.D[0] (.latch)                                                                                                                           0.000     3.964
data arrival time                                                                                                                                       3.964

clock matrix_multiplication^clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                   0.000     0.000
lo007.clk[0] (.latch)                                                                                                                         0.042     0.042
clock uncertainty                                                                                                                             0.000     0.042
cell setup time                                                                                                                              -0.066    -0.024
data required time                                                                                                                                     -0.024
-------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                     -0.024
data arrival time                                                                                                                                      -3.964
-------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                       -3.988


#Path 34
Startpoint: lo050.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : lo052.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                           Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                    0.000     0.000
clock source latency                                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                    0.000     0.000
lo050.clk[0] (.latch)                                                                                                                          0.042     0.042
lo050.Q[0] (.latch) [clock-to-output]                                                                                                          0.124     0.166
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4.processing_element+pe01.mac_block+u_mac^out~0.c[17] (mac_block)                         1.368     1.535
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4.processing_element+pe01.mac_block+u_mac^out~0.out[19] (mac_block)                       1.523     3.058
li052.in[1] (.names)                                                                                                                           0.653     3.710
li052.out[0] (.names)                                                                                                                          0.235     3.945
lo052.D[0] (.latch)                                                                                                                            0.000     3.945
data arrival time                                                                                                                                        3.945

clock matrix_multiplication^clk (rise edge)                                                                                                    0.000     0.000
clock source latency                                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                    0.000     0.000
lo052.clk[0] (.latch)                                                                                                                          0.042     0.042
clock uncertainty                                                                                                                              0.000     0.042
cell setup time                                                                                                                               -0.066    -0.024
data required time                                                                                                                                      -0.024
--------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                      -0.024
data arrival time                                                                                                                                       -3.945
--------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                        -3.969


#Path 35
Startpoint: lo050.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : lo064.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                           Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                    0.000     0.000
clock source latency                                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                    0.000     0.000
lo050.clk[0] (.latch)                                                                                                                          0.042     0.042
lo050.Q[0] (.latch) [clock-to-output]                                                                                                          0.124     0.166
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4.processing_element+pe01.mac_block+u_mac^out~0.c[17] (mac_block)                         1.368     1.535
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4.processing_element+pe01.mac_block+u_mac^out~0.out[31] (mac_block)                       1.523     3.058
li064.in[1] (.names)                                                                                                                           0.649     3.707
li064.out[0] (.names)                                                                                                                          0.235     3.942
lo064.D[0] (.latch)                                                                                                                            0.000     3.942
data arrival time                                                                                                                                        3.942

clock matrix_multiplication^clk (rise edge)                                                                                                    0.000     0.000
clock source latency                                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                    0.000     0.000
lo064.clk[0] (.latch)                                                                                                                          0.042     0.042
clock uncertainty                                                                                                                              0.000     0.042
cell setup time                                                                                                                               -0.066    -0.024
data required time                                                                                                                                      -0.024
--------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                      -0.024
data arrival time                                                                                                                                       -3.942
--------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                        -3.965


#Path 36
Startpoint: lo050.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : lo046.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                           Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                    0.000     0.000
clock source latency                                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                    0.000     0.000
lo050.clk[0] (.latch)                                                                                                                          0.042     0.042
lo050.Q[0] (.latch) [clock-to-output]                                                                                                          0.124     0.166
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4.processing_element+pe01.mac_block+u_mac^out~0.c[17] (mac_block)                         1.368     1.535
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4.processing_element+pe01.mac_block+u_mac^out~0.out[15] (mac_block)                       1.523     3.058
li046.in[1] (.names)                                                                                                                           0.607     3.665
li046.out[0] (.names)                                                                                                                          0.235     3.900
lo046.D[0] (.latch)                                                                                                                            0.000     3.900
data arrival time                                                                                                                                        3.900

clock matrix_multiplication^clk (rise edge)                                                                                                    0.000     0.000
clock source latency                                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                    0.000     0.000
lo046.clk[0] (.latch)                                                                                                                          0.042     0.042
clock uncertainty                                                                                                                              0.000     0.042
cell setup time                                                                                                                               -0.066    -0.024
data required time                                                                                                                                      -0.024
--------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                      -0.024
data arrival time                                                                                                                                       -3.900
--------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                        -3.924


#Path 37
Startpoint: lo050.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : lo016.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                   0.000     0.000
lo050.clk[0] (.latch)                                                                                                                         0.042     0.042
lo050.Q[0] (.latch) [clock-to-output]                                                                                                         0.124     0.166
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4.processing_element+pe01.mac_block+u_mac^out~0.c[17] (mac_block)                        1.368     1.535
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4.processing_element+pe01.mac_block+u_mac^out~0.out[5] (mac_block)                       1.523     3.058
li016.in[1] (.names)                                                                                                                          0.606     3.664
li016.out[0] (.names)                                                                                                                         0.235     3.899
lo016.D[0] (.latch)                                                                                                                           0.000     3.899
data arrival time                                                                                                                                       3.899

clock matrix_multiplication^clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                   0.000     0.000
lo016.clk[0] (.latch)                                                                                                                         0.042     0.042
clock uncertainty                                                                                                                             0.000     0.042
cell setup time                                                                                                                              -0.066    -0.024
data required time                                                                                                                                     -0.024
-------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                     -0.024
data arrival time                                                                                                                                      -3.899
-------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                       -3.922


#Path 38
Startpoint: lo050.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : lo060.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                           Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                    0.000     0.000
clock source latency                                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                    0.000     0.000
lo050.clk[0] (.latch)                                                                                                                          0.042     0.042
lo050.Q[0] (.latch) [clock-to-output]                                                                                                          0.124     0.166
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4.processing_element+pe01.mac_block+u_mac^out~0.c[17] (mac_block)                         1.368     1.535
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4.processing_element+pe01.mac_block+u_mac^out~0.out[27] (mac_block)                       1.523     3.058
li060.in[1] (.names)                                                                                                                           0.604     3.662
li060.out[0] (.names)                                                                                                                          0.235     3.897
lo060.D[0] (.latch)                                                                                                                            0.000     3.897
data arrival time                                                                                                                                        3.897

clock matrix_multiplication^clk (rise edge)                                                                                                    0.000     0.000
clock source latency                                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                    0.000     0.000
lo060.clk[0] (.latch)                                                                                                                          0.042     0.042
clock uncertainty                                                                                                                              0.000     0.042
cell setup time                                                                                                                               -0.066    -0.024
data required time                                                                                                                                      -0.024
--------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                      -0.024
data arrival time                                                                                                                                       -3.897
--------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                        -3.920


#Path 39
Startpoint: lo050.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : lo050.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                           Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                    0.000     0.000
clock source latency                                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                    0.000     0.000
lo050.clk[0] (.latch)                                                                                                                          0.042     0.042
lo050.Q[0] (.latch) [clock-to-output]                                                                                                          0.124     0.166
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4.processing_element+pe01.mac_block+u_mac^out~0.c[17] (mac_block)                         1.368     1.535
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4.processing_element+pe01.mac_block+u_mac^out~0.out[17] (mac_block)                       1.523     3.058
li050.in[1] (.names)                                                                                                                           0.596     3.654
li050.out[0] (.names)                                                                                                                          0.235     3.889
lo050.D[0] (.latch)                                                                                                                            0.000     3.889
data arrival time                                                                                                                                        3.889

clock matrix_multiplication^clk (rise edge)                                                                                                    0.000     0.000
clock source latency                                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                    0.000     0.000
lo050.clk[0] (.latch)                                                                                                                          0.042     0.042
clock uncertainty                                                                                                                              0.000     0.042
cell setup time                                                                                                                               -0.066    -0.024
data required time                                                                                                                                      -0.024
--------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                      -0.024
data arrival time                                                                                                                                       -3.889
--------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                        -3.912


#Path 40
Startpoint: lo050.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : lo013.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                   0.000     0.000
lo050.clk[0] (.latch)                                                                                                                         0.042     0.042
lo050.Q[0] (.latch) [clock-to-output]                                                                                                         0.124     0.166
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4.processing_element+pe01.mac_block+u_mac^out~0.c[17] (mac_block)                        1.368     1.535
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4.processing_element+pe01.mac_block+u_mac^out~0.out[4] (mac_block)                       1.523     3.058
li013.in[1] (.names)                                                                                                                          0.587     3.645
li013.out[0] (.names)                                                                                                                         0.235     3.880
lo013.D[0] (.latch)                                                                                                                           0.000     3.880
data arrival time                                                                                                                                       3.880

clock matrix_multiplication^clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                   0.000     0.000
lo013.clk[0] (.latch)                                                                                                                         0.042     0.042
clock uncertainty                                                                                                                             0.000     0.042
cell setup time                                                                                                                              -0.066    -0.024
data required time                                                                                                                                     -0.024
-------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                     -0.024
data arrival time                                                                                                                                      -3.880
-------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                       -3.904


#Path 41
Startpoint: lo050.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : lo034.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                           Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                    0.000     0.000
clock source latency                                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                    0.000     0.000
lo050.clk[0] (.latch)                                                                                                                          0.042     0.042
lo050.Q[0] (.latch) [clock-to-output]                                                                                                          0.124     0.166
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4.processing_element+pe01.mac_block+u_mac^out~0.c[17] (mac_block)                         1.368     1.535
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4.processing_element+pe01.mac_block+u_mac^out~0.out[11] (mac_block)                       1.523     3.058
li034.in[1] (.names)                                                                                                                           0.587     3.645
li034.out[0] (.names)                                                                                                                          0.235     3.880
lo034.D[0] (.latch)                                                                                                                            0.000     3.880
data arrival time                                                                                                                                        3.880

clock matrix_multiplication^clk (rise edge)                                                                                                    0.000     0.000
clock source latency                                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                    0.000     0.000
lo034.clk[0] (.latch)                                                                                                                          0.042     0.042
clock uncertainty                                                                                                                              0.000     0.042
cell setup time                                                                                                                               -0.066    -0.024
data required time                                                                                                                                      -0.024
--------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                      -0.024
data arrival time                                                                                                                                       -3.880
--------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                        -3.904


#Path 42
Startpoint: lo050.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : lo056.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                           Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                    0.000     0.000
clock source latency                                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                    0.000     0.000
lo050.clk[0] (.latch)                                                                                                                          0.042     0.042
lo050.Q[0] (.latch) [clock-to-output]                                                                                                          0.124     0.166
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4.processing_element+pe01.mac_block+u_mac^out~0.c[17] (mac_block)                         1.368     1.535
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4.processing_element+pe01.mac_block+u_mac^out~0.out[23] (mac_block)                       1.523     3.058
li056.in[1] (.names)                                                                                                                           0.505     3.563
li056.out[0] (.names)                                                                                                                          0.235     3.798
lo056.D[0] (.latch)                                                                                                                            0.000     3.798
data arrival time                                                                                                                                        3.798

clock matrix_multiplication^clk (rise edge)                                                                                                    0.000     0.000
clock source latency                                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                    0.000     0.000
lo056.clk[0] (.latch)                                                                                                                          0.042     0.042
clock uncertainty                                                                                                                              0.000     0.042
cell setup time                                                                                                                               -0.066    -0.024
data required time                                                                                                                                      -0.024
--------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                      -0.024
data arrival time                                                                                                                                       -3.798
--------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                        -3.822


#Path 43
Startpoint: lo050.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : lo022.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                   0.000     0.000
lo050.clk[0] (.latch)                                                                                                                         0.042     0.042
lo050.Q[0] (.latch) [clock-to-output]                                                                                                         0.124     0.166
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4.processing_element+pe01.mac_block+u_mac^out~0.c[17] (mac_block)                        1.368     1.535
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4.processing_element+pe01.mac_block+u_mac^out~0.out[7] (mac_block)                       1.523     3.058
li022.in[1] (.names)                                                                                                                          0.465     3.523
li022.out[0] (.names)                                                                                                                         0.235     3.758
lo022.D[0] (.latch)                                                                                                                           0.000     3.758
data arrival time                                                                                                                                       3.758

clock matrix_multiplication^clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                   0.000     0.000
lo022.clk[0] (.latch)                                                                                                                         0.042     0.042
clock uncertainty                                                                                                                             0.000     0.042
cell setup time                                                                                                                              -0.066    -0.024
data required time                                                                                                                                     -0.024
-------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                     -0.024
data arrival time                                                                                                                                      -3.758
-------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                       -3.781


#Path 44
Startpoint: lo108.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : lo088.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                           Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                    0.000     0.000
clock source latency                                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                    0.000     0.000
lo108.clk[0] (.latch)                                                                                                                          0.042     0.042
lo108.Q[0] (.latch) [clock-to-output]                                                                                                          0.124     0.166
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4.processing_element+pe02.mac_block+u_mac^out~0.c[26] (mac_block)                         0.911     1.077
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4.processing_element+pe02.mac_block+u_mac^out~0.out[11] (mac_block)                       1.523     2.600
li088.in[1] (.names)                                                                                                                           0.918     3.518
li088.out[0] (.names)                                                                                                                          0.235     3.753
lo088.D[0] (.latch)                                                                                                                            0.000     3.753
data arrival time                                                                                                                                        3.753

clock matrix_multiplication^clk (rise edge)                                                                                                    0.000     0.000
clock source latency                                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                    0.000     0.000
lo088.clk[0] (.latch)                                                                                                                          0.042     0.042
clock uncertainty                                                                                                                              0.000     0.042
cell setup time                                                                                                                               -0.066    -0.024
data required time                                                                                                                                      -0.024
--------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                      -0.024
data arrival time                                                                                                                                       -3.753
--------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                        -3.777


#Path 45
Startpoint: lo050.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : lo010.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                   0.000     0.000
lo050.clk[0] (.latch)                                                                                                                         0.042     0.042
lo050.Q[0] (.latch) [clock-to-output]                                                                                                         0.124     0.166
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4.processing_element+pe01.mac_block+u_mac^out~0.c[17] (mac_block)                        1.368     1.535
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4.processing_element+pe01.mac_block+u_mac^out~0.out[3] (mac_block)                       1.523     3.058
li010.in[1] (.names)                                                                                                                          0.456     3.514
li010.out[0] (.names)                                                                                                                         0.235     3.749
lo010.D[0] (.latch)                                                                                                                           0.000     3.749
data arrival time                                                                                                                                       3.749

clock matrix_multiplication^clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                   0.000     0.000
lo010.clk[0] (.latch)                                                                                                                         0.042     0.042
clock uncertainty                                                                                                                             0.000     0.042
cell setup time                                                                                                                              -0.066    -0.024
data required time                                                                                                                                     -0.024
-------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                     -0.024
data arrival time                                                                                                                                      -3.749
-------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                       -3.773


#Path 46
Startpoint: lo050.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : lo028.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                   0.000     0.000
lo050.clk[0] (.latch)                                                                                                                         0.042     0.042
lo050.Q[0] (.latch) [clock-to-output]                                                                                                         0.124     0.166
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4.processing_element+pe01.mac_block+u_mac^out~0.c[17] (mac_block)                        1.368     1.535
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4.processing_element+pe01.mac_block+u_mac^out~0.out[9] (mac_block)                       1.523     3.058
li028.in[1] (.names)                                                                                                                          0.456     3.514
li028.out[0] (.names)                                                                                                                         0.235     3.749
lo028.D[0] (.latch)                                                                                                                           0.000     3.749
data arrival time                                                                                                                                       3.749

clock matrix_multiplication^clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                   0.000     0.000
lo028.clk[0] (.latch)                                                                                                                         0.042     0.042
clock uncertainty                                                                                                                             0.000     0.042
cell setup time                                                                                                                              -0.066    -0.024
data required time                                                                                                                                     -0.024
-------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                     -0.024
data arrival time                                                                                                                                      -3.749
-------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                       -3.773


#Path 47
Startpoint: lo050.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : lo019.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                   0.000     0.000
lo050.clk[0] (.latch)                                                                                                                         0.042     0.042
lo050.Q[0] (.latch) [clock-to-output]                                                                                                         0.124     0.166
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4.processing_element+pe01.mac_block+u_mac^out~0.c[17] (mac_block)                        1.368     1.535
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4.processing_element+pe01.mac_block+u_mac^out~0.out[6] (mac_block)                       1.523     3.058
li019.in[1] (.names)                                                                                                                          0.454     3.512
li019.out[0] (.names)                                                                                                                         0.235     3.747
lo019.D[0] (.latch)                                                                                                                           0.000     3.747
data arrival time                                                                                                                                       3.747

clock matrix_multiplication^clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                   0.000     0.000
lo019.clk[0] (.latch)                                                                                                                         0.042     0.042
clock uncertainty                                                                                                                             0.000     0.042
cell setup time                                                                                                                              -0.066    -0.024
data required time                                                                                                                                     -0.024
-------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                     -0.024
data arrival time                                                                                                                                      -3.747
-------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                       -3.770


#Path 48
Startpoint: lo050.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : lo058.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                           Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                    0.000     0.000
clock source latency                                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                    0.000     0.000
lo050.clk[0] (.latch)                                                                                                                          0.042     0.042
lo050.Q[0] (.latch) [clock-to-output]                                                                                                          0.124     0.166
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4.processing_element+pe01.mac_block+u_mac^out~0.c[17] (mac_block)                         1.368     1.535
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4.processing_element+pe01.mac_block+u_mac^out~0.out[25] (mac_block)                       1.523     3.058
li058.in[1] (.names)                                                                                                                           0.415     3.473
li058.out[0] (.names)                                                                                                                          0.235     3.708
lo058.D[0] (.latch)                                                                                                                            0.000     3.708
data arrival time                                                                                                                                        3.708

clock matrix_multiplication^clk (rise edge)                                                                                                    0.000     0.000
clock source latency                                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                    0.000     0.000
lo058.clk[0] (.latch)                                                                                                                          0.042     0.042
clock uncertainty                                                                                                                              0.000     0.042
cell setup time                                                                                                                               -0.066    -0.024
data required time                                                                                                                                      -0.024
--------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                      -0.024
data arrival time                                                                                                                                       -3.708
--------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                        -3.731


#Path 49
Startpoint: lo050.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : lo040.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                           Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                    0.000     0.000
clock source latency                                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                    0.000     0.000
lo050.clk[0] (.latch)                                                                                                                          0.042     0.042
lo050.Q[0] (.latch) [clock-to-output]                                                                                                          0.124     0.166
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4.processing_element+pe01.mac_block+u_mac^out~0.c[17] (mac_block)                         1.368     1.535
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4.processing_element+pe01.mac_block+u_mac^out~0.out[13] (mac_block)                       1.523     3.058
li040.in[1] (.names)                                                                                                                           0.411     3.469
li040.out[0] (.names)                                                                                                                          0.235     3.704
lo040.D[0] (.latch)                                                                                                                            0.000     3.704
data arrival time                                                                                                                                        3.704

clock matrix_multiplication^clk (rise edge)                                                                                                    0.000     0.000
clock source latency                                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                    0.000     0.000
lo040.clk[0] (.latch)                                                                                                                          0.042     0.042
clock uncertainty                                                                                                                              0.000     0.042
cell setup time                                                                                                                               -0.066    -0.024
data required time                                                                                                                                      -0.024
--------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                      -0.024
data arrival time                                                                                                                                       -3.704
--------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                        -3.728


#Path 50
Startpoint: lo050.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : lo004.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                   0.000     0.000
lo050.clk[0] (.latch)                                                                                                                         0.042     0.042
lo050.Q[0] (.latch) [clock-to-output]                                                                                                         0.124     0.166
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4.processing_element+pe01.mac_block+u_mac^out~0.c[17] (mac_block)                        1.368     1.535
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4.processing_element+pe01.mac_block+u_mac^out~0.out[1] (mac_block)                       1.523     3.058
li004.in[1] (.names)                                                                                                                          0.409     3.467
li004.out[0] (.names)                                                                                                                         0.235     3.702
lo004.D[0] (.latch)                                                                                                                           0.000     3.702
data arrival time                                                                                                                                       3.702

clock matrix_multiplication^clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                   0.000     0.000
lo004.clk[0] (.latch)                                                                                                                         0.042     0.042
clock uncertainty                                                                                                                             0.000     0.042
cell setup time                                                                                                                              -0.066    -0.024
data required time                                                                                                                                     -0.024
-------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                     -0.024
data arrival time                                                                                                                                      -3.702
-------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                       -3.726


#Path 51
Startpoint: lo108.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : lo080.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                   0.000     0.000
lo108.clk[0] (.latch)                                                                                                                         0.042     0.042
lo108.Q[0] (.latch) [clock-to-output]                                                                                                         0.124     0.166
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4.processing_element+pe02.mac_block+u_mac^out~0.c[26] (mac_block)                        0.911     1.077
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4.processing_element+pe02.mac_block+u_mac^out~0.out[7] (mac_block)                       1.523     2.600
li080.in[1] (.names)                                                                                                                          0.838     3.438
li080.out[0] (.names)                                                                                                                         0.235     3.673
lo080.D[0] (.latch)                                                                                                                           0.000     3.673
data arrival time                                                                                                                                       3.673

clock matrix_multiplication^clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                   0.000     0.000
lo080.clk[0] (.latch)                                                                                                                         0.042     0.042
clock uncertainty                                                                                                                             0.000     0.042
cell setup time                                                                                                                              -0.066    -0.024
data required time                                                                                                                                     -0.024
-------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                     -0.024
data arrival time                                                                                                                                      -3.673
-------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                       -3.696


#Path 52
Startpoint: lo050.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : lo053.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                           Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                    0.000     0.000
clock source latency                                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                    0.000     0.000
lo050.clk[0] (.latch)                                                                                                                          0.042     0.042
lo050.Q[0] (.latch) [clock-to-output]                                                                                                          0.124     0.166
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4.processing_element+pe01.mac_block+u_mac^out~0.c[17] (mac_block)                         1.368     1.535
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4.processing_element+pe01.mac_block+u_mac^out~0.out[20] (mac_block)                       1.523     3.058
li053.in[1] (.names)                                                                                                                           0.317     3.375
li053.out[0] (.names)                                                                                                                          0.235     3.610
lo053.D[0] (.latch)                                                                                                                            0.000     3.610
data arrival time                                                                                                                                        3.610

clock matrix_multiplication^clk (rise edge)                                                                                                    0.000     0.000
clock source latency                                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                    0.000     0.000
lo053.clk[0] (.latch)                                                                                                                          0.042     0.042
clock uncertainty                                                                                                                              0.000     0.042
cell setup time                                                                                                                               -0.066    -0.024
data required time                                                                                                                                      -0.024
--------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                      -0.024
data arrival time                                                                                                                                       -3.610
--------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                        -3.634


#Path 53
Startpoint: lo050.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : lo059.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                           Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                    0.000     0.000
clock source latency                                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                    0.000     0.000
lo050.clk[0] (.latch)                                                                                                                          0.042     0.042
lo050.Q[0] (.latch) [clock-to-output]                                                                                                          0.124     0.166
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4.processing_element+pe01.mac_block+u_mac^out~0.c[17] (mac_block)                         1.368     1.535
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4.processing_element+pe01.mac_block+u_mac^out~0.out[26] (mac_block)                       1.523     3.058
li059.in[1] (.names)                                                                                                                           0.315     3.373
li059.out[0] (.names)                                                                                                                          0.235     3.608
lo059.D[0] (.latch)                                                                                                                            0.000     3.608
data arrival time                                                                                                                                        3.608

clock matrix_multiplication^clk (rise edge)                                                                                                    0.000     0.000
clock source latency                                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                    0.000     0.000
lo059.clk[0] (.latch)                                                                                                                          0.042     0.042
clock uncertainty                                                                                                                              0.000     0.042
cell setup time                                                                                                                               -0.066    -0.024
data required time                                                                                                                                      -0.024
--------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                      -0.024
data arrival time                                                                                                                                       -3.608
--------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                        -3.631


#Path 54
Startpoint: lo050.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : lo061.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                           Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                    0.000     0.000
clock source latency                                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                    0.000     0.000
lo050.clk[0] (.latch)                                                                                                                          0.042     0.042
lo050.Q[0] (.latch) [clock-to-output]                                                                                                          0.124     0.166
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4.processing_element+pe01.mac_block+u_mac^out~0.c[17] (mac_block)                         1.368     1.535
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4.processing_element+pe01.mac_block+u_mac^out~0.out[28] (mac_block)                       1.523     3.058
li061.in[1] (.names)                                                                                                                           0.315     3.373
li061.out[0] (.names)                                                                                                                          0.235     3.608
lo061.D[0] (.latch)                                                                                                                            0.000     3.608
data arrival time                                                                                                                                        3.608

clock matrix_multiplication^clk (rise edge)                                                                                                    0.000     0.000
clock source latency                                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                    0.000     0.000
lo061.clk[0] (.latch)                                                                                                                          0.042     0.042
clock uncertainty                                                                                                                              0.000     0.042
cell setup time                                                                                                                               -0.066    -0.024
data required time                                                                                                                                      -0.024
--------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                      -0.024
data arrival time                                                                                                                                       -3.608
--------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                        -3.631


#Path 55
Startpoint: lo050.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : lo031.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                           Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                    0.000     0.000
clock source latency                                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                    0.000     0.000
lo050.clk[0] (.latch)                                                                                                                          0.042     0.042
lo050.Q[0] (.latch) [clock-to-output]                                                                                                          0.124     0.166
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4.processing_element+pe01.mac_block+u_mac^out~0.c[17] (mac_block)                         1.368     1.535
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4.processing_element+pe01.mac_block+u_mac^out~0.out[10] (mac_block)                       1.523     3.058
li031.in[1] (.names)                                                                                                                           0.315     3.373
li031.out[0] (.names)                                                                                                                          0.235     3.608
lo031.D[0] (.latch)                                                                                                                            0.000     3.608
data arrival time                                                                                                                                        3.608

clock matrix_multiplication^clk (rise edge)                                                                                                    0.000     0.000
clock source latency                                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                    0.000     0.000
lo031.clk[0] (.latch)                                                                                                                          0.042     0.042
clock uncertainty                                                                                                                              0.000     0.042
cell setup time                                                                                                                               -0.066    -0.024
data required time                                                                                                                                      -0.024
--------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                      -0.024
data arrival time                                                                                                                                       -3.608
--------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                        -3.631


#Path 56
Startpoint: lo050.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : lo063.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                           Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                    0.000     0.000
clock source latency                                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                    0.000     0.000
lo050.clk[0] (.latch)                                                                                                                          0.042     0.042
lo050.Q[0] (.latch) [clock-to-output]                                                                                                          0.124     0.166
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4.processing_element+pe01.mac_block+u_mac^out~0.c[17] (mac_block)                         1.368     1.535
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4.processing_element+pe01.mac_block+u_mac^out~0.out[30] (mac_block)                       1.523     3.058
li063.in[1] (.names)                                                                                                                           0.315     3.373
li063.out[0] (.names)                                                                                                                          0.235     3.608
lo063.D[0] (.latch)                                                                                                                            0.000     3.608
data arrival time                                                                                                                                        3.608

clock matrix_multiplication^clk (rise edge)                                                                                                    0.000     0.000
clock source latency                                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                    0.000     0.000
lo063.clk[0] (.latch)                                                                                                                          0.042     0.042
clock uncertainty                                                                                                                              0.000     0.042
cell setup time                                                                                                                               -0.066    -0.024
data required time                                                                                                                                      -0.024
--------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                      -0.024
data arrival time                                                                                                                                       -3.608
--------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                        -3.631


#Path 57
Startpoint: lo050.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : lo051.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                           Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                    0.000     0.000
clock source latency                                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                    0.000     0.000
lo050.clk[0] (.latch)                                                                                                                          0.042     0.042
lo050.Q[0] (.latch) [clock-to-output]                                                                                                          0.124     0.166
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4.processing_element+pe01.mac_block+u_mac^out~0.c[17] (mac_block)                         1.368     1.535
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4.processing_element+pe01.mac_block+u_mac^out~0.out[18] (mac_block)                       1.523     3.058
li051.in[1] (.names)                                                                                                                           0.315     3.373
li051.out[0] (.names)                                                                                                                          0.235     3.608
lo051.D[0] (.latch)                                                                                                                            0.000     3.608
data arrival time                                                                                                                                        3.608

clock matrix_multiplication^clk (rise edge)                                                                                                    0.000     0.000
clock source latency                                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                    0.000     0.000
lo051.clk[0] (.latch)                                                                                                                          0.042     0.042
clock uncertainty                                                                                                                              0.000     0.042
cell setup time                                                                                                                               -0.066    -0.024
data required time                                                                                                                                      -0.024
--------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                      -0.024
data arrival time                                                                                                                                       -3.608
--------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                        -3.631


#Path 58
Startpoint: lo050.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : lo043.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                           Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                    0.000     0.000
clock source latency                                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                    0.000     0.000
lo050.clk[0] (.latch)                                                                                                                          0.042     0.042
lo050.Q[0] (.latch) [clock-to-output]                                                                                                          0.124     0.166
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4.processing_element+pe01.mac_block+u_mac^out~0.c[17] (mac_block)                         1.368     1.535
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4.processing_element+pe01.mac_block+u_mac^out~0.out[14] (mac_block)                       1.523     3.058
li043.in[1] (.names)                                                                                                                           0.315     3.373
li043.out[0] (.names)                                                                                                                          0.235     3.608
lo043.D[0] (.latch)                                                                                                                            0.000     3.608
data arrival time                                                                                                                                        3.608

clock matrix_multiplication^clk (rise edge)                                                                                                    0.000     0.000
clock source latency                                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                    0.000     0.000
lo043.clk[0] (.latch)                                                                                                                          0.042     0.042
clock uncertainty                                                                                                                              0.000     0.042
cell setup time                                                                                                                               -0.066    -0.024
data required time                                                                                                                                      -0.024
--------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                      -0.024
data arrival time                                                                                                                                       -3.608
--------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                        -3.631


#Path 59
Startpoint: lo050.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : lo049.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                           Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                    0.000     0.000
clock source latency                                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                    0.000     0.000
lo050.clk[0] (.latch)                                                                                                                          0.042     0.042
lo050.Q[0] (.latch) [clock-to-output]                                                                                                          0.124     0.166
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4.processing_element+pe01.mac_block+u_mac^out~0.c[17] (mac_block)                         1.368     1.535
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4.processing_element+pe01.mac_block+u_mac^out~0.out[16] (mac_block)                       1.523     3.058
li049.in[1] (.names)                                                                                                                           0.315     3.373
li049.out[0] (.names)                                                                                                                          0.235     3.608
lo049.D[0] (.latch)                                                                                                                            0.000     3.608
data arrival time                                                                                                                                        3.608

clock matrix_multiplication^clk (rise edge)                                                                                                    0.000     0.000
clock source latency                                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                    0.000     0.000
lo049.clk[0] (.latch)                                                                                                                          0.042     0.042
clock uncertainty                                                                                                                              0.000     0.042
cell setup time                                                                                                                               -0.066    -0.024
data required time                                                                                                                                      -0.024
--------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                      -0.024
data arrival time                                                                                                                                       -3.608
--------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                        -3.631


#Path 60
Startpoint: lo050.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : lo055.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                           Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                    0.000     0.000
clock source latency                                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                    0.000     0.000
lo050.clk[0] (.latch)                                                                                                                          0.042     0.042
lo050.Q[0] (.latch) [clock-to-output]                                                                                                          0.124     0.166
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4.processing_element+pe01.mac_block+u_mac^out~0.c[17] (mac_block)                         1.368     1.535
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4.processing_element+pe01.mac_block+u_mac^out~0.out[22] (mac_block)                       1.523     3.058
li055.in[1] (.names)                                                                                                                           0.314     3.372
li055.out[0] (.names)                                                                                                                          0.235     3.607
lo055.D[0] (.latch)                                                                                                                            0.000     3.607
data arrival time                                                                                                                                        3.607

clock matrix_multiplication^clk (rise edge)                                                                                                    0.000     0.000
clock source latency                                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                    0.000     0.000
lo055.clk[0] (.latch)                                                                                                                          0.042     0.042
clock uncertainty                                                                                                                              0.000     0.042
cell setup time                                                                                                                               -0.066    -0.024
data required time                                                                                                                                      -0.024
--------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                      -0.024
data arrival time                                                                                                                                       -3.607
--------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                        -3.630


#Path 61
Startpoint: lo050.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : lo001.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                   0.000     0.000
lo050.clk[0] (.latch)                                                                                                                         0.042     0.042
lo050.Q[0] (.latch) [clock-to-output]                                                                                                         0.124     0.166
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4.processing_element+pe01.mac_block+u_mac^out~0.c[17] (mac_block)                        1.368     1.535
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4.processing_element+pe01.mac_block+u_mac^out~0.out[0] (mac_block)                       1.523     3.058
li001.in[1] (.names)                                                                                                                          0.313     3.371
li001.out[0] (.names)                                                                                                                         0.235     3.606
lo001.D[0] (.latch)                                                                                                                           0.000     3.606
data arrival time                                                                                                                                       3.606

clock matrix_multiplication^clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                   0.000     0.000
lo001.clk[0] (.latch)                                                                                                                         0.042     0.042
clock uncertainty                                                                                                                             0.000     0.042
cell setup time                                                                                                                              -0.066    -0.024
data required time                                                                                                                                     -0.024
-------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                     -0.024
data arrival time                                                                                                                                      -3.606
-------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                       -3.629


#Path 62
Startpoint: lo050.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : lo025.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                   0.000     0.000
lo050.clk[0] (.latch)                                                                                                                         0.042     0.042
lo050.Q[0] (.latch) [clock-to-output]                                                                                                         0.124     0.166
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4.processing_element+pe01.mac_block+u_mac^out~0.c[17] (mac_block)                        1.368     1.535
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4.processing_element+pe01.mac_block+u_mac^out~0.out[8] (mac_block)                       1.523     3.058
li025.in[1] (.names)                                                                                                                          0.313     3.371
li025.out[0] (.names)                                                                                                                         0.235     3.606
lo025.D[0] (.latch)                                                                                                                           0.000     3.606
data arrival time                                                                                                                                       3.606

clock matrix_multiplication^clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                   0.000     0.000
lo025.clk[0] (.latch)                                                                                                                         0.042     0.042
clock uncertainty                                                                                                                             0.000     0.042
cell setup time                                                                                                                              -0.066    -0.024
data required time                                                                                                                                     -0.024
-------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                     -0.024
data arrival time                                                                                                                                      -3.606
-------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                       -3.629


#Path 63
Startpoint: lo050.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : lo057.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                           Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                    0.000     0.000
clock source latency                                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                    0.000     0.000
lo050.clk[0] (.latch)                                                                                                                          0.042     0.042
lo050.Q[0] (.latch) [clock-to-output]                                                                                                          0.124     0.166
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4.processing_element+pe01.mac_block+u_mac^out~0.c[17] (mac_block)                         1.368     1.535
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4.processing_element+pe01.mac_block+u_mac^out~0.out[24] (mac_block)                       1.523     3.058
li057.in[1] (.names)                                                                                                                           0.313     3.371
li057.out[0] (.names)                                                                                                                          0.235     3.606
lo057.D[0] (.latch)                                                                                                                            0.000     3.606
data arrival time                                                                                                                                        3.606

clock matrix_multiplication^clk (rise edge)                                                                                                    0.000     0.000
clock source latency                                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                    0.000     0.000
lo057.clk[0] (.latch)                                                                                                                          0.042     0.042
clock uncertainty                                                                                                                              0.000     0.042
cell setup time                                                                                                                               -0.066    -0.024
data required time                                                                                                                                      -0.024
--------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                      -0.024
data arrival time                                                                                                                                       -3.606
--------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                        -3.629


#Path 64
Startpoint: lo050.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : lo037.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                           Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                    0.000     0.000
clock source latency                                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                    0.000     0.000
lo050.clk[0] (.latch)                                                                                                                          0.042     0.042
lo050.Q[0] (.latch) [clock-to-output]                                                                                                          0.124     0.166
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4.processing_element+pe01.mac_block+u_mac^out~0.c[17] (mac_block)                         1.368     1.535
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4.processing_element+pe01.mac_block+u_mac^out~0.out[12] (mac_block)                       1.523     3.058
li037.in[1] (.names)                                                                                                                           0.312     3.370
li037.out[0] (.names)                                                                                                                          0.235     3.605
lo037.D[0] (.latch)                                                                                                                            0.000     3.605
data arrival time                                                                                                                                        3.605

clock matrix_multiplication^clk (rise edge)                                                                                                    0.000     0.000
clock source latency                                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                    0.000     0.000
lo037.clk[0] (.latch)                                                                                                                          0.042     0.042
clock uncertainty                                                                                                                              0.000     0.042
cell setup time                                                                                                                               -0.066    -0.024
data required time                                                                                                                                      -0.024
--------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                      -0.024
data arrival time                                                                                                                                       -3.605
--------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                        -3.628


#Path 65
Startpoint: matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^b3_data_delayed_3~3_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : lo137.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                           Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                    0.000     0.000
clock source latency                                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                    0.000     0.000
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^b3_data_delayed_3~3_FF_NODE.clk[0] (.latch)                                             0.042     0.042
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^b3_data_delayed_3~3_FF_NODE.Q[0] (.latch) [clock-to-output]                             0.124     0.166
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4.processing_element+pe03.mac_block+u_mac^out~0.b[3] (mac_block)                          0.986     1.152
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4.processing_element+pe03.mac_block+u_mac^out~0.out[11] (mac_block)                       1.523     2.675
li137.in[1] (.names)                                                                                                                           0.661     3.337
li137.out[0] (.names)                                                                                                                          0.235     3.572
lo137.D[0] (.latch)                                                                                                                            0.000     3.572
data arrival time                                                                                                                                        3.572

clock matrix_multiplication^clk (rise edge)                                                                                                    0.000     0.000
clock source latency                                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                    0.000     0.000
lo137.clk[0] (.latch)                                                                                                                          0.042     0.042
clock uncertainty                                                                                                                              0.000     0.042
cell setup time                                                                                                                               -0.066    -0.024
data required time                                                                                                                                      -0.024
--------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                      -0.024
data arrival time                                                                                                                                       -3.572
--------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                        -3.595


#Path 66
Startpoint: lo050.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : lo062.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                           Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                    0.000     0.000
clock source latency                                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                    0.000     0.000
lo050.clk[0] (.latch)                                                                                                                          0.042     0.042
lo050.Q[0] (.latch) [clock-to-output]                                                                                                          0.124     0.166
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4.processing_element+pe01.mac_block+u_mac^out~0.c[17] (mac_block)                         1.368     1.535
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4.processing_element+pe01.mac_block+u_mac^out~0.out[29] (mac_block)                       1.523     3.058
li062.in[1] (.names)                                                                                                                           0.268     3.326
li062.out[0] (.names)                                                                                                                          0.235     3.561
lo062.D[0] (.latch)                                                                                                                            0.000     3.561
data arrival time                                                                                                                                        3.561

clock matrix_multiplication^clk (rise edge)                                                                                                    0.000     0.000
clock source latency                                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                    0.000     0.000
lo062.clk[0] (.latch)                                                                                                                          0.042     0.042
clock uncertainty                                                                                                                              0.000     0.042
cell setup time                                                                                                                               -0.066    -0.024
data required time                                                                                                                                      -0.024
--------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                      -0.024
data arrival time                                                                                                                                       -3.561
--------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                        -3.584


#Path 67
Startpoint: lo050.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : lo054.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                           Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                    0.000     0.000
clock source latency                                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                    0.000     0.000
lo050.clk[0] (.latch)                                                                                                                          0.042     0.042
lo050.Q[0] (.latch) [clock-to-output]                                                                                                          0.124     0.166
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4.processing_element+pe01.mac_block+u_mac^out~0.c[17] (mac_block)                         1.368     1.535
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4.processing_element+pe01.mac_block+u_mac^out~0.out[21] (mac_block)                       1.523     3.058
li054.in[1] (.names)                                                                                                                           0.266     3.324
li054.out[0] (.names)                                                                                                                          0.235     3.559
lo054.D[0] (.latch)                                                                                                                            0.000     3.559
data arrival time                                                                                                                                        3.559

clock matrix_multiplication^clk (rise edge)                                                                                                    0.000     0.000
clock source latency                                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                    0.000     0.000
lo054.clk[0] (.latch)                                                                                                                          0.042     0.042
clock uncertainty                                                                                                                              0.000     0.042
cell setup time                                                                                                                               -0.066    -0.024
data required time                                                                                                                                      -0.024
--------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                      -0.024
data arrival time                                                                                                                                       -3.559
--------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                        -3.582


#Path 68
Startpoint: matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^b3_data_delayed_3~3_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : lo125.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                   0.000     0.000
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^b3_data_delayed_3~3_FF_NODE.clk[0] (.latch)                                            0.042     0.042
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^b3_data_delayed_3~3_FF_NODE.Q[0] (.latch) [clock-to-output]                            0.124     0.166
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4.processing_element+pe03.mac_block+u_mac^out~0.b[3] (mac_block)                         0.986     1.152
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4.processing_element+pe03.mac_block+u_mac^out~0.out[5] (mac_block)                       1.523     2.675
li125.in[1] (.names)                                                                                                                          0.608     3.284
li125.out[0] (.names)                                                                                                                         0.235     3.519
lo125.D[0] (.latch)                                                                                                                           0.000     3.519
data arrival time                                                                                                                                       3.519

clock matrix_multiplication^clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                   0.000     0.000
lo125.clk[0] (.latch)                                                                                                                         0.042     0.042
clock uncertainty                                                                                                                             0.000     0.042
cell setup time                                                                                                                              -0.066    -0.024
data required time                                                                                                                                     -0.024
-------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                     -0.024
data arrival time                                                                                                                                      -3.519
-------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                       -3.542


#Path 69
Startpoint: matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^b3_data_delayed_3~3_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : lo141.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                           Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                    0.000     0.000
clock source latency                                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                    0.000     0.000
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^b3_data_delayed_3~3_FF_NODE.clk[0] (.latch)                                             0.042     0.042
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^b3_data_delayed_3~3_FF_NODE.Q[0] (.latch) [clock-to-output]                             0.124     0.166
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4.processing_element+pe03.mac_block+u_mac^out~0.b[3] (mac_block)                          0.986     1.152
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4.processing_element+pe03.mac_block+u_mac^out~0.out[13] (mac_block)                       1.523     2.675
li141.in[1] (.names)                                                                                                                           0.606     3.282
li141.out[0] (.names)                                                                                                                          0.235     3.517
lo141.D[0] (.latch)                                                                                                                            0.000     3.517
data arrival time                                                                                                                                        3.517

clock matrix_multiplication^clk (rise edge)                                                                                                    0.000     0.000
clock source latency                                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                    0.000     0.000
lo141.clk[0] (.latch)                                                                                                                          0.042     0.042
clock uncertainty                                                                                                                              0.000     0.042
cell setup time                                                                                                                               -0.066    -0.024
data required time                                                                                                                                      -0.024
--------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                      -0.024
data arrival time                                                                                                                                       -3.517
--------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                        -3.540


#Path 70
Startpoint: matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^b3_data_delayed_3~3_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : lo145.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                           Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                    0.000     0.000
clock source latency                                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                    0.000     0.000
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^b3_data_delayed_3~3_FF_NODE.clk[0] (.latch)                                             0.042     0.042
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^b3_data_delayed_3~3_FF_NODE.Q[0] (.latch) [clock-to-output]                             0.124     0.166
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4.processing_element+pe03.mac_block+u_mac^out~0.b[3] (mac_block)                          0.986     1.152
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4.processing_element+pe03.mac_block+u_mac^out~0.out[15] (mac_block)                       1.523     2.675
li145.in[1] (.names)                                                                                                                           0.602     3.277
li145.out[0] (.names)                                                                                                                          0.235     3.512
lo145.D[0] (.latch)                                                                                                                            0.000     3.512
data arrival time                                                                                                                                        3.512

clock matrix_multiplication^clk (rise edge)                                                                                                    0.000     0.000
clock source latency                                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                    0.000     0.000
lo145.clk[0] (.latch)                                                                                                                          0.042     0.042
clock uncertainty                                                                                                                              0.000     0.042
cell setup time                                                                                                                               -0.066    -0.024
data required time                                                                                                                                      -0.024
--------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                      -0.024
data arrival time                                                                                                                                       -3.512
--------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                        -3.536


#Path 71
Startpoint: matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^b3_data_delayed_3~3_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : lo123.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                   0.000     0.000
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^b3_data_delayed_3~3_FF_NODE.clk[0] (.latch)                                            0.042     0.042
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^b3_data_delayed_3~3_FF_NODE.Q[0] (.latch) [clock-to-output]                            0.124     0.166
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4.processing_element+pe03.mac_block+u_mac^out~0.b[3] (mac_block)                         0.986     1.152
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4.processing_element+pe03.mac_block+u_mac^out~0.out[4] (mac_block)                       1.523     2.675
li123.in[1] (.names)                                                                                                                          0.597     3.273
li123.out[0] (.names)                                                                                                                         0.235     3.508
lo123.D[0] (.latch)                                                                                                                           0.000     3.508
data arrival time                                                                                                                                       3.508

clock matrix_multiplication^clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                   0.000     0.000
lo123.clk[0] (.latch)                                                                                                                         0.042     0.042
clock uncertainty                                                                                                                             0.000     0.042
cell setup time                                                                                                                              -0.066    -0.024
data required time                                                                                                                                     -0.024
-------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                     -0.024
data arrival time                                                                                                                                      -3.508
-------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                       -3.531


#Path 72
Startpoint: matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^b3_data_delayed_3~3_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : lo117.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                   0.000     0.000
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^b3_data_delayed_3~3_FF_NODE.clk[0] (.latch)                                            0.042     0.042
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^b3_data_delayed_3~3_FF_NODE.Q[0] (.latch) [clock-to-output]                            0.124     0.166
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4.processing_element+pe03.mac_block+u_mac^out~0.b[3] (mac_block)                         0.986     1.152
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4.processing_element+pe03.mac_block+u_mac^out~0.out[1] (mac_block)                       1.523     2.675
li117.in[1] (.names)                                                                                                                          0.587     3.263
li117.out[0] (.names)                                                                                                                         0.235     3.498
lo117.D[0] (.latch)                                                                                                                           0.000     3.498
data arrival time                                                                                                                                       3.498

clock matrix_multiplication^clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                   0.000     0.000
lo117.clk[0] (.latch)                                                                                                                         0.042     0.042
clock uncertainty                                                                                                                             0.000     0.042
cell setup time                                                                                                                              -0.066    -0.024
data required time                                                                                                                                     -0.024
-------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                     -0.024
data arrival time                                                                                                                                      -3.498
-------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                       -3.521


#Path 73
Startpoint: matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^b3_data_delayed_3~3_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : lo127.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                   0.000     0.000
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^b3_data_delayed_3~3_FF_NODE.clk[0] (.latch)                                            0.042     0.042
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^b3_data_delayed_3~3_FF_NODE.Q[0] (.latch) [clock-to-output]                            0.124     0.166
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4.processing_element+pe03.mac_block+u_mac^out~0.b[3] (mac_block)                         0.986     1.152
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4.processing_element+pe03.mac_block+u_mac^out~0.out[6] (mac_block)                       1.523     2.675
li127.in[1] (.names)                                                                                                                          0.582     3.257
li127.out[0] (.names)                                                                                                                         0.235     3.492
lo127.D[0] (.latch)                                                                                                                           0.000     3.492
data arrival time                                                                                                                                       3.492

clock matrix_multiplication^clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                   0.000     0.000
lo127.clk[0] (.latch)                                                                                                                         0.042     0.042
clock uncertainty                                                                                                                             0.000     0.042
cell setup time                                                                                                                              -0.066    -0.024
data required time                                                                                                                                     -0.024
-------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                     -0.024
data arrival time                                                                                                                                      -3.492
-------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                       -3.516


#Path 74
Startpoint: lo108.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : lo111.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                           Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                    0.000     0.000
clock source latency                                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                    0.000     0.000
lo108.clk[0] (.latch)                                                                                                                          0.042     0.042
lo108.Q[0] (.latch) [clock-to-output]                                                                                                          0.124     0.166
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4.processing_element+pe02.mac_block+u_mac^out~0.c[26] (mac_block)                         0.911     1.077
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4.processing_element+pe02.mac_block+u_mac^out~0.out[29] (mac_block)                       1.523     2.600
li111.in[1] (.names)                                                                                                                           0.611     3.211
li111.out[0] (.names)                                                                                                                          0.235     3.446
lo111.D[0] (.latch)                                                                                                                            0.000     3.446
data arrival time                                                                                                                                        3.446

clock matrix_multiplication^clk (rise edge)                                                                                                    0.000     0.000
clock source latency                                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                    0.000     0.000
lo111.clk[0] (.latch)                                                                                                                          0.042     0.042
clock uncertainty                                                                                                                              0.000     0.042
cell setup time                                                                                                                               -0.066    -0.024
data required time                                                                                                                                      -0.024
--------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                      -0.024
data arrival time                                                                                                                                       -3.446
--------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                        -3.470


#Path 75
Startpoint: lo108.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : lo074.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                   0.000     0.000
lo108.clk[0] (.latch)                                                                                                                         0.042     0.042
lo108.Q[0] (.latch) [clock-to-output]                                                                                                         0.124     0.166
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4.processing_element+pe02.mac_block+u_mac^out~0.c[26] (mac_block)                        0.911     1.077
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4.processing_element+pe02.mac_block+u_mac^out~0.out[4] (mac_block)                       1.523     2.600
li074.in[1] (.names)                                                                                                                          0.608     3.208
li074.out[0] (.names)                                                                                                                         0.235     3.443
lo074.D[0] (.latch)                                                                                                                           0.000     3.443
data arrival time                                                                                                                                       3.443

clock matrix_multiplication^clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                   0.000     0.000
lo074.clk[0] (.latch)                                                                                                                         0.042     0.042
clock uncertainty                                                                                                                             0.000     0.042
cell setup time                                                                                                                              -0.066    -0.024
data required time                                                                                                                                     -0.024
-------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                     -0.024
data arrival time                                                                                                                                      -3.443
-------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                       -3.467


#Path 76
Startpoint: lo108.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : lo070.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                   0.000     0.000
lo108.clk[0] (.latch)                                                                                                                         0.042     0.042
lo108.Q[0] (.latch) [clock-to-output]                                                                                                         0.124     0.166
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4.processing_element+pe02.mac_block+u_mac^out~0.c[26] (mac_block)                        0.911     1.077
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4.processing_element+pe02.mac_block+u_mac^out~0.out[2] (mac_block)                       1.523     2.600
li070.in[1] (.names)                                                                                                                          0.593     3.193
li070.out[0] (.names)                                                                                                                         0.235     3.428
lo070.D[0] (.latch)                                                                                                                           0.000     3.428
data arrival time                                                                                                                                       3.428

clock matrix_multiplication^clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                   0.000     0.000
lo070.clk[0] (.latch)                                                                                                                         0.042     0.042
clock uncertainty                                                                                                                             0.000     0.042
cell setup time                                                                                                                              -0.066    -0.024
data required time                                                                                                                                     -0.024
-------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                     -0.024
data arrival time                                                                                                                                      -3.428
-------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                       -3.452


#Path 77
Startpoint: matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^b3_data_delayed_3~3_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : lo129.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                   0.000     0.000
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^b3_data_delayed_3~3_FF_NODE.clk[0] (.latch)                                            0.042     0.042
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^b3_data_delayed_3~3_FF_NODE.Q[0] (.latch) [clock-to-output]                            0.124     0.166
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4.processing_element+pe03.mac_block+u_mac^out~0.b[3] (mac_block)                         0.986     1.152
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4.processing_element+pe03.mac_block+u_mac^out~0.out[7] (mac_block)                       1.523     2.675
li129.in[1] (.names)                                                                                                                          0.462     3.137
li129.out[0] (.names)                                                                                                                         0.235     3.372
lo129.D[0] (.latch)                                                                                                                           0.000     3.372
data arrival time                                                                                                                                       3.372

clock matrix_multiplication^clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                   0.000     0.000
lo129.clk[0] (.latch)                                                                                                                         0.042     0.042
clock uncertainty                                                                                                                             0.000     0.042
cell setup time                                                                                                                              -0.066    -0.024
data required time                                                                                                                                     -0.024
-------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                     -0.024
data arrival time                                                                                                                                      -3.372
-------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                       -3.396


#Path 78
Startpoint: lo108.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : lo112.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                           Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                    0.000     0.000
clock source latency                                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                    0.000     0.000
lo108.clk[0] (.latch)                                                                                                                          0.042     0.042
lo108.Q[0] (.latch) [clock-to-output]                                                                                                          0.124     0.166
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4.processing_element+pe02.mac_block+u_mac^out~0.c[26] (mac_block)                         0.911     1.077
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4.processing_element+pe02.mac_block+u_mac^out~0.out[30] (mac_block)                       1.523     2.600
li112.in[1] (.names)                                                                                                                           0.534     3.134
li112.out[0] (.names)                                                                                                                          0.235     3.369
lo112.D[0] (.latch)                                                                                                                            0.000     3.369
data arrival time                                                                                                                                        3.369

clock matrix_multiplication^clk (rise edge)                                                                                                    0.000     0.000
clock source latency                                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                    0.000     0.000
lo112.clk[0] (.latch)                                                                                                                          0.042     0.042
clock uncertainty                                                                                                                              0.000     0.042
cell setup time                                                                                                                               -0.066    -0.024
data required time                                                                                                                                      -0.024
--------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                      -0.024
data arrival time                                                                                                                                       -3.369
--------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                        -3.393


#Path 79
Startpoint: matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^clk_cnt~2_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : lo002.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                    0.000     0.000
clock source latency                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                    0.000     0.000
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^clk_cnt~2_FF_NODE.clk[0] (.latch)                       0.042     0.042
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^clk_cnt~2_FF_NODE.Q[0] (.latch) [clock-to-output]       0.124     0.166
n2116.in[3] (.names)                                                                                           0.120     0.286
n2116.out[0] (.names)                                                                                          0.261     0.547
n2115_1.in[3] (.names)                                                                                         0.477     1.024
n2115_1.out[0] (.names)                                                                                        0.235     1.259
n2114_1.in[4] (.names)                                                                                         0.480     1.739
n2114_1.out[0] (.names)                                                                                        0.261     2.000
n2113.in[4] (.names)                                                                                           0.100     2.100
n2113.out[0] (.names)                                                                                          0.261     2.361
li002.in[2] (.names)                                                                                           0.745     3.106
li002.out[0] (.names)                                                                                          0.261     3.367
lo002.D[0] (.latch)                                                                                            0.000     3.367
data arrival time                                                                                                        3.367

clock matrix_multiplication^clk (rise edge)                                                                    0.000     0.000
clock source latency                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                    0.000     0.000
lo002.clk[0] (.latch)                                                                                          0.042     0.042
clock uncertainty                                                                                              0.000     0.042
cell setup time                                                                                               -0.066    -0.024
data required time                                                                                                      -0.024
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      -0.024
data arrival time                                                                                                       -3.367
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                        -3.391


#Path 80
Startpoint: matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^b3_data_delayed_3~3_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : lo121.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                   0.000     0.000
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^b3_data_delayed_3~3_FF_NODE.clk[0] (.latch)                                            0.042     0.042
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^b3_data_delayed_3~3_FF_NODE.Q[0] (.latch) [clock-to-output]                            0.124     0.166
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4.processing_element+pe03.mac_block+u_mac^out~0.b[3] (mac_block)                         0.986     1.152
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4.processing_element+pe03.mac_block+u_mac^out~0.out[3] (mac_block)                       1.523     2.675
li121.in[1] (.names)                                                                                                                          0.456     3.132
li121.out[0] (.names)                                                                                                                         0.235     3.367
lo121.D[0] (.latch)                                                                                                                           0.000     3.367
data arrival time                                                                                                                                       3.367

clock matrix_multiplication^clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                   0.000     0.000
lo121.clk[0] (.latch)                                                                                                                         0.042     0.042
clock uncertainty                                                                                                                             0.000     0.042
cell setup time                                                                                                                              -0.066    -0.024
data required time                                                                                                                                     -0.024
-------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                     -0.024
data arrival time                                                                                                                                      -3.367
-------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                       -3.390


#Path 81
Startpoint: matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^b3_data_delayed_3~3_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : lo160.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                           Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                    0.000     0.000
clock source latency                                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                    0.000     0.000
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^b3_data_delayed_3~3_FF_NODE.clk[0] (.latch)                                             0.042     0.042
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^b3_data_delayed_3~3_FF_NODE.Q[0] (.latch) [clock-to-output]                             0.124     0.166
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4.processing_element+pe03.mac_block+u_mac^out~0.b[3] (mac_block)                          0.986     1.152
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4.processing_element+pe03.mac_block+u_mac^out~0.out[29] (mac_block)                       1.523     2.675
li160.in[1] (.names)                                                                                                                           0.441     3.116
li160.out[0] (.names)                                                                                                                          0.235     3.351
lo160.D[0] (.latch)                                                                                                                            0.000     3.351
data arrival time                                                                                                                                        3.351

clock matrix_multiplication^clk (rise edge)                                                                                                    0.000     0.000
clock source latency                                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                    0.000     0.000
lo160.clk[0] (.latch)                                                                                                                          0.042     0.042
clock uncertainty                                                                                                                              0.000     0.042
cell setup time                                                                                                                               -0.066    -0.024
data required time                                                                                                                                      -0.024
--------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                      -0.024
data arrival time                                                                                                                                       -3.351
--------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                        -3.375


#Path 82
Startpoint: matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^b3_data_delayed_3~3_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : lo152.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                           Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                    0.000     0.000
clock source latency                                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                    0.000     0.000
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^b3_data_delayed_3~3_FF_NODE.clk[0] (.latch)                                             0.042     0.042
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^b3_data_delayed_3~3_FF_NODE.Q[0] (.latch) [clock-to-output]                             0.124     0.166
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4.processing_element+pe03.mac_block+u_mac^out~0.b[3] (mac_block)                          0.986     1.152
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4.processing_element+pe03.mac_block+u_mac^out~0.out[21] (mac_block)                       1.523     2.675
li152.in[1] (.names)                                                                                                                           0.441     3.116
li152.out[0] (.names)                                                                                                                          0.235     3.351
lo152.D[0] (.latch)                                                                                                                            0.000     3.351
data arrival time                                                                                                                                        3.351

clock matrix_multiplication^clk (rise edge)                                                                                                    0.000     0.000
clock source latency                                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                    0.000     0.000
lo152.clk[0] (.latch)                                                                                                                          0.042     0.042
clock uncertainty                                                                                                                              0.000     0.042
cell setup time                                                                                                                               -0.066    -0.024
data required time                                                                                                                                      -0.024
--------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                      -0.024
data arrival time                                                                                                                                       -3.351
--------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                        -3.375


#Path 83
Startpoint: matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^b3_data_delayed_3~3_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : lo156.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                           Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                    0.000     0.000
clock source latency                                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                    0.000     0.000
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^b3_data_delayed_3~3_FF_NODE.clk[0] (.latch)                                             0.042     0.042
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^b3_data_delayed_3~3_FF_NODE.Q[0] (.latch) [clock-to-output]                             0.124     0.166
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4.processing_element+pe03.mac_block+u_mac^out~0.b[3] (mac_block)                          0.986     1.152
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4.processing_element+pe03.mac_block+u_mac^out~0.out[25] (mac_block)                       1.523     2.675
li156.in[1] (.names)                                                                                                                           0.434     3.110
li156.out[0] (.names)                                                                                                                          0.235     3.345
lo156.D[0] (.latch)                                                                                                                            0.000     3.345
data arrival time                                                                                                                                        3.345

clock matrix_multiplication^clk (rise edge)                                                                                                    0.000     0.000
clock source latency                                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                    0.000     0.000
lo156.clk[0] (.latch)                                                                                                                          0.042     0.042
clock uncertainty                                                                                                                              0.000     0.042
cell setup time                                                                                                                               -0.066    -0.024
data required time                                                                                                                                      -0.024
--------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                      -0.024
data arrival time                                                                                                                                       -3.345
--------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                        -3.368


#Path 84
Startpoint: matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^b3_data_delayed_3~3_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : lo133.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                   0.000     0.000
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^b3_data_delayed_3~3_FF_NODE.clk[0] (.latch)                                            0.042     0.042
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^b3_data_delayed_3~3_FF_NODE.Q[0] (.latch) [clock-to-output]                            0.124     0.166
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4.processing_element+pe03.mac_block+u_mac^out~0.b[3] (mac_block)                         0.986     1.152
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4.processing_element+pe03.mac_block+u_mac^out~0.out[9] (mac_block)                       1.523     2.675
li133.in[1] (.names)                                                                                                                          0.432     3.107
li133.out[0] (.names)                                                                                                                         0.235     3.342
lo133.D[0] (.latch)                                                                                                                           0.000     3.342
data arrival time                                                                                                                                       3.342

clock matrix_multiplication^clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                   0.000     0.000
lo133.clk[0] (.latch)                                                                                                                         0.042     0.042
clock uncertainty                                                                                                                             0.000     0.042
cell setup time                                                                                                                              -0.066    -0.024
data required time                                                                                                                                     -0.024
-------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                     -0.024
data arrival time                                                                                                                                      -3.342
-------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                       -3.366


#Path 85
Startpoint: matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^b3_data_delayed_3~3_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : lo148.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                           Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                    0.000     0.000
clock source latency                                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                    0.000     0.000
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^b3_data_delayed_3~3_FF_NODE.clk[0] (.latch)                                             0.042     0.042
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^b3_data_delayed_3~3_FF_NODE.Q[0] (.latch) [clock-to-output]                             0.124     0.166
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4.processing_element+pe03.mac_block+u_mac^out~0.b[3] (mac_block)                          0.986     1.152
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4.processing_element+pe03.mac_block+u_mac^out~0.out[17] (mac_block)                       1.523     2.675
li148.in[1] (.names)                                                                                                                           0.428     3.104
li148.out[0] (.names)                                                                                                                          0.235     3.339
lo148.D[0] (.latch)                                                                                                                            0.000     3.339
data arrival time                                                                                                                                        3.339

clock matrix_multiplication^clk (rise edge)                                                                                                    0.000     0.000
clock source latency                                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                    0.000     0.000
lo148.clk[0] (.latch)                                                                                                                          0.042     0.042
clock uncertainty                                                                                                                              0.000     0.042
cell setup time                                                                                                                               -0.066    -0.024
data required time                                                                                                                                      -0.024
--------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                      -0.024
data arrival time                                                                                                                                       -3.339
--------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                        -3.362


#Path 86
Startpoint: lo108.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : lo068.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                   0.000     0.000
lo108.clk[0] (.latch)                                                                                                                         0.042     0.042
lo108.Q[0] (.latch) [clock-to-output]                                                                                                         0.124     0.166
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4.processing_element+pe02.mac_block+u_mac^out~0.c[26] (mac_block)                        0.911     1.077
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4.processing_element+pe02.mac_block+u_mac^out~0.out[1] (mac_block)                       1.523     2.600
li068.in[1] (.names)                                                                                                                          0.495     3.095
li068.out[0] (.names)                                                                                                                         0.235     3.330
lo068.D[0] (.latch)                                                                                                                           0.000     3.330
data arrival time                                                                                                                                       3.330

clock matrix_multiplication^clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                   0.000     0.000
lo068.clk[0] (.latch)                                                                                                                         0.042     0.042
clock uncertainty                                                                                                                             0.000     0.042
cell setup time                                                                                                                              -0.066    -0.024
data required time                                                                                                                                     -0.024
-------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                     -0.024
data arrival time                                                                                                                                      -3.330
-------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                       -3.353


#Path 87
Startpoint: lo233.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : lo042.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                       0.000     0.000
clock source latency                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                       0.000     0.000
lo233.clk[0] (.latch)                                             0.042     0.042
lo233.Q[0] (.latch) [clock-to-output]                             0.124     0.166
n2138.in[0] (.names)                                              0.786     0.952
n2138.out[0] (.names)                                             0.261     1.213
n2137.in[4] (.names)                                              0.100     1.313
n2137.out[0] (.names)                                             0.261     1.574
n2204_1.in[1] (.names)                                            0.776     2.350
n2204_1.out[0] (.names)                                           0.235     2.585
li042.in[0] (.names)                                              0.483     3.068
li042.out[0] (.names)                                             0.261     3.329
lo042.D[0] (.latch)                                               0.000     3.329
data arrival time                                                           3.329

clock matrix_multiplication^clk (rise edge)                       0.000     0.000
clock source latency                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                       0.000     0.000
lo042.clk[0] (.latch)                                             0.042     0.042
clock uncertainty                                                 0.000     0.042
cell setup time                                                  -0.066    -0.024
data required time                                                         -0.024
---------------------------------------------------------------------------------
data required time                                                         -0.024
data arrival time                                                          -3.329
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -3.353


#Path 88
Startpoint: matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^b3_data_delayed_3~3_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : lo149.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                           Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                    0.000     0.000
clock source latency                                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                    0.000     0.000
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^b3_data_delayed_3~3_FF_NODE.clk[0] (.latch)                                             0.042     0.042
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^b3_data_delayed_3~3_FF_NODE.Q[0] (.latch) [clock-to-output]                             0.124     0.166
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4.processing_element+pe03.mac_block+u_mac^out~0.b[3] (mac_block)                          0.986     1.152
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4.processing_element+pe03.mac_block+u_mac^out~0.out[18] (mac_block)                       1.523     2.675
li149.in[1] (.names)                                                                                                                           0.415     3.090
li149.out[0] (.names)                                                                                                                          0.235     3.325
lo149.D[0] (.latch)                                                                                                                            0.000     3.325
data arrival time                                                                                                                                        3.325

clock matrix_multiplication^clk (rise edge)                                                                                                    0.000     0.000
clock source latency                                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                    0.000     0.000
lo149.clk[0] (.latch)                                                                                                                          0.042     0.042
clock uncertainty                                                                                                                              0.000     0.042
cell setup time                                                                                                                               -0.066    -0.024
data required time                                                                                                                                      -0.024
--------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                      -0.024
data arrival time                                                                                                                                       -3.325
--------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                        -3.349


#Path 89
Startpoint: matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^b3_data_delayed_3~3_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : lo115.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                   0.000     0.000
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^b3_data_delayed_3~3_FF_NODE.clk[0] (.latch)                                            0.042     0.042
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^b3_data_delayed_3~3_FF_NODE.Q[0] (.latch) [clock-to-output]                            0.124     0.166
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4.processing_element+pe03.mac_block+u_mac^out~0.b[3] (mac_block)                         0.986     1.152
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4.processing_element+pe03.mac_block+u_mac^out~0.out[0] (mac_block)                       1.523     2.675
li115.in[1] (.names)                                                                                                                          0.413     3.088
li115.out[0] (.names)                                                                                                                         0.235     3.323
lo115.D[0] (.latch)                                                                                                                           0.000     3.323
data arrival time                                                                                                                                       3.323

clock matrix_multiplication^clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                   0.000     0.000
lo115.clk[0] (.latch)                                                                                                                         0.042     0.042
clock uncertainty                                                                                                                             0.000     0.042
cell setup time                                                                                                                              -0.066    -0.024
data required time                                                                                                                                     -0.024
-------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                     -0.024
data arrival time                                                                                                                                      -3.323
-------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                       -3.347


#Path 90
Startpoint: matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^b3_data_delayed_3~3_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : lo139.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                           Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                    0.000     0.000
clock source latency                                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                    0.000     0.000
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^b3_data_delayed_3~3_FF_NODE.clk[0] (.latch)                                             0.042     0.042
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^b3_data_delayed_3~3_FF_NODE.Q[0] (.latch) [clock-to-output]                             0.124     0.166
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4.processing_element+pe03.mac_block+u_mac^out~0.b[3] (mac_block)                          0.986     1.152
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4.processing_element+pe03.mac_block+u_mac^out~0.out[12] (mac_block)                       1.523     2.675
li139.in[1] (.names)                                                                                                                           0.411     3.086
li139.out[0] (.names)                                                                                                                          0.235     3.321
lo139.D[0] (.latch)                                                                                                                            0.000     3.321
data arrival time                                                                                                                                        3.321

clock matrix_multiplication^clk (rise edge)                                                                                                    0.000     0.000
clock source latency                                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                    0.000     0.000
lo139.clk[0] (.latch)                                                                                                                          0.042     0.042
clock uncertainty                                                                                                                              0.000     0.042
cell setup time                                                                                                                               -0.066    -0.024
data required time                                                                                                                                      -0.024
--------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                      -0.024
data arrival time                                                                                                                                       -3.321
--------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                        -3.345


#Path 91
Startpoint: matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^b3_data_delayed_3~3_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : lo131.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                   0.000     0.000
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^b3_data_delayed_3~3_FF_NODE.clk[0] (.latch)                                            0.042     0.042
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^b3_data_delayed_3~3_FF_NODE.Q[0] (.latch) [clock-to-output]                            0.124     0.166
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4.processing_element+pe03.mac_block+u_mac^out~0.b[3] (mac_block)                         0.986     1.152
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4.processing_element+pe03.mac_block+u_mac^out~0.out[8] (mac_block)                       1.523     2.675
li131.in[1] (.names)                                                                                                                          0.396     3.071
li131.out[0] (.names)                                                                                                                         0.235     3.306
lo131.D[0] (.latch)                                                                                                                           0.000     3.306
data arrival time                                                                                                                                       3.306

clock matrix_multiplication^clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                   0.000     0.000
lo131.clk[0] (.latch)                                                                                                                         0.042     0.042
clock uncertainty                                                                                                                             0.000     0.042
cell setup time                                                                                                                              -0.066    -0.024
data required time                                                                                                                                     -0.024
-------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                     -0.024
data arrival time                                                                                                                                      -3.306
-------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                       -3.330


#Path 92
Startpoint: lo108.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : lo094.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                           Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                    0.000     0.000
clock source latency                                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                    0.000     0.000
lo108.clk[0] (.latch)                                                                                                                          0.042     0.042
lo108.Q[0] (.latch) [clock-to-output]                                                                                                          0.124     0.166
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4.processing_element+pe02.mac_block+u_mac^out~0.c[26] (mac_block)                         0.911     1.077
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4.processing_element+pe02.mac_block+u_mac^out~0.out[14] (mac_block)                       1.523     2.600
li094.in[1] (.names)                                                                                                                           0.460     3.060
li094.out[0] (.names)                                                                                                                          0.235     3.295
lo094.D[0] (.latch)                                                                                                                            0.000     3.295
data arrival time                                                                                                                                        3.295

clock matrix_multiplication^clk (rise edge)                                                                                                    0.000     0.000
clock source latency                                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                    0.000     0.000
lo094.clk[0] (.latch)                                                                                                                          0.042     0.042
clock uncertainty                                                                                                                              0.000     0.042
cell setup time                                                                                                                               -0.066    -0.024
data required time                                                                                                                                      -0.024
--------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                      -0.024
data arrival time                                                                                                                                       -3.295
--------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                        -3.318


#Path 93
Startpoint: lo108.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : lo096.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                           Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                    0.000     0.000
clock source latency                                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                    0.000     0.000
lo108.clk[0] (.latch)                                                                                                                          0.042     0.042
lo108.Q[0] (.latch) [clock-to-output]                                                                                                          0.124     0.166
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4.processing_element+pe02.mac_block+u_mac^out~0.c[26] (mac_block)                         0.911     1.077
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4.processing_element+pe02.mac_block+u_mac^out~0.out[15] (mac_block)                       1.523     2.600
li096.in[1] (.names)                                                                                                                           0.456     3.056
li096.out[0] (.names)                                                                                                                          0.235     3.291
lo096.D[0] (.latch)                                                                                                                            0.000     3.291
data arrival time                                                                                                                                        3.291

clock matrix_multiplication^clk (rise edge)                                                                                                    0.000     0.000
clock source latency                                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                    0.000     0.000
lo096.clk[0] (.latch)                                                                                                                          0.042     0.042
clock uncertainty                                                                                                                              0.000     0.042
cell setup time                                                                                                                               -0.066    -0.024
data required time                                                                                                                                      -0.024
--------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                      -0.024
data arrival time                                                                                                                                       -3.291
--------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                        -3.315


#Path 94
Startpoint: lo108.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : lo078.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                   0.000     0.000
lo108.clk[0] (.latch)                                                                                                                         0.042     0.042
lo108.Q[0] (.latch) [clock-to-output]                                                                                                         0.124     0.166
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4.processing_element+pe02.mac_block+u_mac^out~0.c[26] (mac_block)                        0.911     1.077
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4.processing_element+pe02.mac_block+u_mac^out~0.out[6] (mac_block)                       1.523     2.600
li078.in[1] (.names)                                                                                                                          0.448     3.049
li078.out[0] (.names)                                                                                                                         0.235     3.284
lo078.D[0] (.latch)                                                                                                                           0.000     3.284
data arrival time                                                                                                                                       3.284

clock matrix_multiplication^clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                   0.000     0.000
lo078.clk[0] (.latch)                                                                                                                         0.042     0.042
clock uncertainty                                                                                                                             0.000     0.042
cell setup time                                                                                                                              -0.066    -0.024
data required time                                                                                                                                     -0.024
-------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                     -0.024
data arrival time                                                                                                                                      -3.284
-------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                       -3.307


#Path 95
Startpoint: lo108.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : lo092.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                           Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                    0.000     0.000
clock source latency                                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                    0.000     0.000
lo108.clk[0] (.latch)                                                                                                                          0.042     0.042
lo108.Q[0] (.latch) [clock-to-output]                                                                                                          0.124     0.166
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4.processing_element+pe02.mac_block+u_mac^out~0.c[26] (mac_block)                         0.911     1.077
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4.processing_element+pe02.mac_block+u_mac^out~0.out[13] (mac_block)                       1.523     2.600
li092.in[1] (.names)                                                                                                                           0.414     3.014
li092.out[0] (.names)                                                                                                                          0.235     3.249
lo092.D[0] (.latch)                                                                                                                            0.000     3.249
data arrival time                                                                                                                                        3.249

clock matrix_multiplication^clk (rise edge)                                                                                                    0.000     0.000
clock source latency                                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                    0.000     0.000
lo092.clk[0] (.latch)                                                                                                                          0.042     0.042
clock uncertainty                                                                                                                              0.000     0.042
cell setup time                                                                                                                               -0.066    -0.024
data required time                                                                                                                                      -0.024
--------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                      -0.024
data arrival time                                                                                                                                       -3.249
--------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                        -3.272


#Path 96
Startpoint: matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^clk_cnt~2_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : lo146.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                    0.000     0.000
clock source latency                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                    0.000     0.000
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^clk_cnt~2_FF_NODE.clk[0] (.latch)                       0.042     0.042
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^clk_cnt~2_FF_NODE.Q[0] (.latch) [clock-to-output]       0.124     0.166
n2116.in[3] (.names)                                                                                           0.120     0.286
n2116.out[0] (.names)                                                                                          0.261     0.547
n2115_1.in[3] (.names)                                                                                         0.477     1.024
n2115_1.out[0] (.names)                                                                                        0.235     1.259
n2114_1.in[4] (.names)                                                                                         0.480     1.739
n2114_1.out[0] (.names)                                                                                        0.261     2.000
n2113.in[4] (.names)                                                                                           0.100     2.100
n2113.out[0] (.names)                                                                                          0.261     2.361
li146.in[5] (.names)                                                                                           0.626     2.987
li146.out[0] (.names)                                                                                          0.261     3.248
lo146.D[0] (.latch)                                                                                            0.000     3.248
data arrival time                                                                                                        3.248

clock matrix_multiplication^clk (rise edge)                                                                    0.000     0.000
clock source latency                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                    0.000     0.000
lo146.clk[0] (.latch)                                                                                          0.042     0.042
clock uncertainty                                                                                              0.000     0.042
cell setup time                                                                                               -0.066    -0.024
data required time                                                                                                      -0.024
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      -0.024
data arrival time                                                                                                       -3.248
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                        -3.272


#Path 97
Startpoint: matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^clk_cnt~2_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : lo011.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                    0.000     0.000
clock source latency                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                    0.000     0.000
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^clk_cnt~2_FF_NODE.clk[0] (.latch)                       0.042     0.042
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^clk_cnt~2_FF_NODE.Q[0] (.latch) [clock-to-output]       0.124     0.166
n2116.in[3] (.names)                                                                                           0.120     0.286
n2116.out[0] (.names)                                                                                          0.261     0.547
n2115_1.in[3] (.names)                                                                                         0.477     1.024
n2115_1.out[0] (.names)                                                                                        0.235     1.259
n2114_1.in[4] (.names)                                                                                         0.480     1.739
n2114_1.out[0] (.names)                                                                                        0.261     2.000
n2113.in[4] (.names)                                                                                           0.100     2.100
n2113.out[0] (.names)                                                                                          0.261     2.361
li011.in[2] (.names)                                                                                           0.626     2.987
li011.out[0] (.names)                                                                                          0.261     3.248
lo011.D[0] (.latch)                                                                                            0.000     3.248
data arrival time                                                                                                        3.248

clock matrix_multiplication^clk (rise edge)                                                                    0.000     0.000
clock source latency                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                    0.000     0.000
lo011.clk[0] (.latch)                                                                                          0.042     0.042
clock uncertainty                                                                                              0.000     0.042
cell setup time                                                                                               -0.066    -0.024
data required time                                                                                                      -0.024
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      -0.024
data arrival time                                                                                                       -3.248
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                        -3.272


#Path 98
Startpoint: matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^clk_cnt~2_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : lo047.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                    0.000     0.000
clock source latency                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                    0.000     0.000
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^clk_cnt~2_FF_NODE.clk[0] (.latch)                       0.042     0.042
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^clk_cnt~2_FF_NODE.Q[0] (.latch) [clock-to-output]       0.124     0.166
n2116.in[3] (.names)                                                                                           0.120     0.286
n2116.out[0] (.names)                                                                                          0.261     0.547
n2115_1.in[3] (.names)                                                                                         0.477     1.024
n2115_1.out[0] (.names)                                                                                        0.235     1.259
n2114_1.in[4] (.names)                                                                                         0.480     1.739
n2114_1.out[0] (.names)                                                                                        0.261     2.000
n2113.in[4] (.names)                                                                                           0.100     2.100
n2113.out[0] (.names)                                                                                          0.261     2.361
li047.in[2] (.names)                                                                                           0.626     2.987
li047.out[0] (.names)                                                                                          0.261     3.248
lo047.D[0] (.latch)                                                                                            0.000     3.248
data arrival time                                                                                                        3.248

clock matrix_multiplication^clk (rise edge)                                                                    0.000     0.000
clock source latency                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                    0.000     0.000
lo047.clk[0] (.latch)                                                                                          0.042     0.042
clock uncertainty                                                                                              0.000     0.042
cell setup time                                                                                               -0.066    -0.024
data required time                                                                                                      -0.024
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      -0.024
data arrival time                                                                                                       -3.248
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                        -3.272


#Path 99
Startpoint: matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^clk_cnt~2_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : lo048.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                    0.000     0.000
clock source latency                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                    0.000     0.000
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^clk_cnt~2_FF_NODE.clk[0] (.latch)                       0.042     0.042
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^clk_cnt~2_FF_NODE.Q[0] (.latch) [clock-to-output]       0.124     0.166
n2116.in[3] (.names)                                                                                           0.120     0.286
n2116.out[0] (.names)                                                                                          0.261     0.547
n2115_1.in[3] (.names)                                                                                         0.477     1.024
n2115_1.out[0] (.names)                                                                                        0.235     1.259
n2114_1.in[4] (.names)                                                                                         0.480     1.739
n2114_1.out[0] (.names)                                                                                        0.261     2.000
n2113.in[4] (.names)                                                                                           0.100     2.100
n2113.out[0] (.names)                                                                                          0.261     2.361
li048.in[2] (.names)                                                                                           0.626     2.987
li048.out[0] (.names)                                                                                          0.261     3.248
lo048.D[0] (.latch)                                                                                            0.000     3.248
data arrival time                                                                                                        3.248

clock matrix_multiplication^clk (rise edge)                                                                    0.000     0.000
clock source latency                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                    0.000     0.000
lo048.clk[0] (.latch)                                                                                          0.042     0.042
clock uncertainty                                                                                              0.000     0.042
cell setup time                                                                                               -0.066    -0.024
data required time                                                                                                      -0.024
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      -0.024
data arrival time                                                                                                       -3.248
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                        -3.272


#Path 100
Startpoint: matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^clk_cnt~2_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : lo006.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                    0.000     0.000
clock source latency                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                    0.000     0.000
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^clk_cnt~2_FF_NODE.clk[0] (.latch)                       0.042     0.042
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^clk_cnt~2_FF_NODE.Q[0] (.latch) [clock-to-output]       0.124     0.166
n2116.in[3] (.names)                                                                                           0.120     0.286
n2116.out[0] (.names)                                                                                          0.261     0.547
n2115_1.in[3] (.names)                                                                                         0.477     1.024
n2115_1.out[0] (.names)                                                                                        0.235     1.259
n2114_1.in[4] (.names)                                                                                         0.480     1.739
n2114_1.out[0] (.names)                                                                                        0.261     2.000
n2113.in[4] (.names)                                                                                           0.100     2.100
n2113.out[0] (.names)                                                                                          0.261     2.361
li006.in[2] (.names)                                                                                           0.626     2.987
li006.out[0] (.names)                                                                                          0.261     3.248
lo006.D[0] (.latch)                                                                                            0.000     3.248
data arrival time                                                                                                        3.248

clock matrix_multiplication^clk (rise edge)                                                                    0.000     0.000
clock source latency                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                    0.000     0.000
lo006.clk[0] (.latch)                                                                                          0.042     0.042
clock uncertainty                                                                                              0.000     0.042
cell setup time                                                                                               -0.066    -0.024
data required time                                                                                                      -0.024
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      -0.024
data arrival time                                                                                                       -3.248
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                        -3.272


#End of timing report
