ISim log file
Running: C:\Users\Markazi.co\Desktop\Computer architecture Lab\PipelineMIPS\decode_stage_test_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -wdb C:/Users/Markazi.co/Desktop/Computer architecture Lab/PipelineMIPS/decode_stage_test_isim_beh.wdb 
ISim P.20131013 (signature 0x7708f090)
This is a Full version of ISim.
WARNING: File "C:/Users/Markazi.co/Desktop/Computer architecture Lab/PipelineMIPS/decode.v" Line 33.  For instance uut/reg_file/, width 16 of formal port write_data is not equal to width 3 of actual signal write_data.
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
