INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Abhishek/Desktop/DLD Lab/HomeWork_Stopwatch/HomeWork_Stopwatch.srcs/sources_1/new/Clock_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Clock_generator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Abhishek/Desktop/DLD Lab/HomeWork_Stopwatch/HomeWork_Stopwatch.srcs/sources_1/new/clock_divider2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_divider2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Abhishek/Desktop/DLD Lab/HomeWork_Stopwatch/HomeWork_Stopwatch.srcs/sources_1/new/stopwatch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stopwatch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Abhishek/Desktop/DLD Lab/HomeWork_Stopwatch/HomeWork_Stopwatch.srcs/sim_1/new/test_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_clk
