<!DOCTYPE html>
<html lang="en">
<head>
    <meta charset="UTF-8">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <title>ext2sim - convert hierarchical ext(5) extracted-circuit files to flat sim(5) files</title>
    <style>
        body { font-family: monospace; margin: 20px; line-height: 1.4; }
        a { color: #0066cc; }
        pre { white-space: pre-wrap; }
    </style>
</head>
<body>
    <div id="main-content">
<section class="p-strip is-bordered">
<div class="row">
<div class="col-3 u-hide--small u-hide" id="toc">
</div>
<div id="tableWrapper">
<p id="distroAndSection"></p>

Provided by: <a href="https://launchpad.net/ubuntu/plucky/+package/magic">magic_8.3.105+ds.1-1.1_amd64</a> <br><br><pre>
</pre><h4><b>NAME</b></h4><pre>
       ext2sim - convert hierarchical <u><a href="../man5/ext.5.html">ext</a></u>(5) extracted-circuit files to flat <u><a href="../man5/sim.5.html">sim</a></u>(5) files

</pre><h4><b>SYNOPSIS</b></h4><pre>
       <b>ext2sim</b>  [ <b>-a</b> <u>aliasfile</u> ] [ <b>-l</b> <u>labelsfile</u> ] [ <b>-o</b> <u>simfile</u> ] [ <b>-A</b> ] [ <b>-B</b> ] [ <b>-F</b> ] [ <b>-L</b> ] [ <b>-t</b> ] [ <u>extcheck-</u>
       <u>options</u> ] [ <u>-y</u> <u>num</u> ] [ <u>-f</u> <u>mit|lbl|su</u> ] [ <u>-J</u> <u>hier|flat</u> ] [ <u>-j</u> <u>device:sdRclass[/subRclass]/defaultSubstrate</u>
       ] <u>root</u>

</pre><h4><b>DESCRIPTION</b></h4><pre>
       Ext2sim will convert an extracted circuit from the hierarchical <u><a href="../man5/ext.5.html">ext</a></u>(5) representation produced  by  Magic
       to  the  flat  <u><a href="../man5/sim.5.html">sim</a></u>(5)  representation  required  by  many  simulation  tools.  The root of the tree to be
       extracted is the file <u>root</u><b>.ext</b>; it and all the files it references are recursively flattened.  The result
       is a single, flat representation of the circuit that is written to the file  <u>root</u><b>.sim</b>,  a  list  of  node
       aliases written to the file <u>root</u><b>.al</b>, and a list of the locations of all nodenames in CIF format, suitable
       for  plotting,  to  the  file  <u>root</u><b>.nodes</b>.   The  file <u>root</u><b>.sim</b> is suitable for use with programs such as
       <u><a href="../man1/crystal.1.html">crystal</a></u>(1), <u><a href="../man1/esim.1.html">esim</a></u>(1), or <u><a href="../man1/sim2spice.1.html">sim2spice</a></u>(1).

       The following options are recognized:

       <b>-a</b> <u>aliasfile</u>
                 Instead of leaving node aliases in the file <u>root</u><b>.al</b>, leave it in <u>aliasfile</u>.

       <b>-l</b> <u>labelfile</u>
                 Instead of leaving a CIF file with the locations of all node  names  in  the  file  <u>root</u><b>.nodes</b>,
                 leave it in <u>labelfile</u>.

       <b>-o</b> <u>outfile</u>
                 Instead of leaving output in the file <u>root</u><b>.sim</b>, leave it in <u>outfile</u>.

       <b>-A</b>        Don't produce the aliases file.

       <b>-B</b>        Don't output transistor or node attributes in the <b>.sim</b> file.  This option will also disable the
                 output  of information such as the area and perimeter of source and drain diffusion and the fet
                 substrate. For compatibitlity reasons the latest version of ext2sim outputs this information as
                 node attributes.  This option is necessary when preparing input for programs  that  don't  know
                 about  attributes,  such  as  <u><a href="../man1/sim2spice.1.html">sim2spice</a></u>(1)  (which  is  actually made obsolete by <u><a href="../man1/ext2spice.1.html">ext2spice</a></u>(1),
                 anyway), or <u><a href="../man1/rsim.1.html">rsim</a></u>(1).

       <b>-F</b>        Don't output nodes that aren't connected to fets (floating nodes).

       <b>-L</b>        Don't produce the label file.

       <b>-t</b><u>char</u>    Trim characters from node names when writing the output file.  <u>Char</u> should  be  either  "#"  or
                 "!".  The option may be used twice if both characters are desired.

       <b>-f</b> <u>MIT|LBL|SU</u>
                 Select  the  output  format.  MIT  is  the  traditional  <u><a href="../man5/sim.5.html">sim</a></u>(5) format.  LBL is a variant of it
                 understood by <u><a href="../man1/gemini.1.html">gemini</a></u>(1) which includes the substrate connection as  a  fourth  terminal  before
                 length  and  width.   SU  is the internal Stanford format which is described also in <u><a href="../man5/sim.5.html">sim</a></u>(5) and
                 includes areas and perimeters of fet sources, drains and substrates.

       <b>-y</b> <u>num</u>    Select the precision for  outputting  capacitors.  The  default  is  1  which  means  that  the
                 capacitors will be printed to a precision of .1 fF.

       <b>-J</b> <u>hier|flat</u>
                 Select  the  source/drain area and perimeter extraction algorithm. If <u>hier</u> is selected then the
                 areas and perimeters are extracted <u>only</u> <u>within</u> <u>each</u> <u>subcell</u>. For each fet in a subcell the area
                 and perimeter of its source and drain within this subcell are output.   If  two  or  more  fets
                 share  a source/drain node then the total area and perimeter will be output in only one of them
                 and the other will have 0.  If <u>flat</u> is selected the same rules apply only  that  the  scope  of
                 search for area and perimeter is the whole netlist. In general <u>flat</u> (which is the default) will
                 give  accurate  results  (it will take into account shared sources/drains) but hier is provided
                 for backwards compatibility with version 6.4.5. On top of this selection you  can  individually
                 control how a terminal of a specific fet will be extracted if you put a source/drain attribute.
                 <u>ext:aph</u>  makes  the  extraction  for  that specific terminal hierarchical and <u>ext:apf</u> makes the
                 extraction flat (see the magic tutorial about attaching  attribute  labels).   Additionally  to
                 ease  extraction  of  bipolar  transistors  the gate attribute <u>ext:aps</u> forces the output of the
                 substrate area and perimeter for a specific fet (in flat mode only).

       <b>-j</b> <u>device:sdRclass[/subRclass]/defaultSubstrate</u>
                 Gives ext2sim information about the source/drain resistance class of the fet type <u>device</u>. Makes
                 <u>device</u> to have <u>sdRclass</u> source drain resistance class, <u>subRclass</u>  substrate  (well)  resistance
                 class  and  the  node  named  <u>defaultSubstrate</u>  as  its  default  substrate.   The defaults are
                 nfet:0/Gnd and pfet:1/6/Vdd which correspond to the MOSIS technology file but things might vary
                 in your site. Ask your local cad administrator.

       The way the extraction of node area and perimeter works in magic the total  area  and  perimeter  of  the
       source/drain  junction  is summed up on a single node.  That is why all the junction areas and perimeters
       are summed up on a single node (this should not affect simulation results however).

       <u>Special</u> <u>care</u> <u>must</u> <u>be</u> <u>taken</u> <u>when</u> <u>the</u> <u>substrate</u> <u>of</u> <u>a</u> <u>fet</u> <u>is</u> <u>tied</u> <u>to</u> <u>a</u> <u>node</u> <u>other</u> <u>than</u> <u>the</u> <u>default</u> <u>substrate</u>
       (eg in a bootstraping charge pump).  To get the correct substrate info in these  cases  the  fet(s)  with
       separate  wells  should  be  in  their  own  separate  subcell  with ext:aph attributes attached to their
       sensitive terminals (also all the transistors which share sensitive terminals with  these  should  be  in
       another subcell with the same attributes).

       In addition, all of the options of <u><a href="../man1/extcheck.1.html">extcheck</a></u>(1) are accepted.

</pre><h4><b>SCALING</b> <b>AND</b> <b>UNITS</b></h4><pre>
       If  all  of  the <b>.ext</b> files in the tree read by <u>ext2sim</u> have the same geometrical scale (specified in the
       <b>scale</b> line in each <b>.ext</b> file), this scale is reflected through to the output, resulting in  substantially
       smaller <b>.sim</b> files.  Otherwise, the geometrical unit in the output <b>.sim</b> file is a centimicron.

       Resistance and capacitance are always output in ohms and femptofarads, respectively.

</pre><h4><b>SEE</b> <b>ALSO</b></h4><pre>
       <a href="../man1/extcheck.1.html">extcheck</a>(1), <a href="../man1/ext2dlys.1.html">ext2dlys</a>(1), <a href="../man1/ext2spice.1.html">ext2spice</a>(1), <a href="../man1/magic.1.html">magic</a>(1), <a href="../man1/rsim.1.html">rsim</a>(1), <a href="../man5/ext.5.html">ext</a>(5), <a href="../man5/sim.5.html">sim</a>(5)

</pre><h4><b>AUTHOR</b></h4><pre>
       Walter Scott additions/fixes by Stefanos Sidiropoulos.

</pre><h4><b>BUGS</b></h4><pre>
       Transistor  gate  capacitance  is  typically  not  included  in node capacitances, as most analysis tools
       compute the gate capacitance directly from the gate area.  The <b>-c</b> flag therefore provides a limit only on
       non-gate capacitance.  The areas and perimeters of fet sources and  drains  work  only  with  the  simple
       extraction  algorithm  and  not  with  the  extresis flow. So you have to model them as linear capacitors
       (create a special extraction style) if you want to extract parasitic resistances with extresis.

4th Berkeley Distribution                                                                             <u><a href="../man1/EXT2SIM.1.html">EXT2SIM</a></u>(1)
</pre>
 </div>
</div></section>
</div>
</body>
</html>