// Seed: 3626974716
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  always @(posedge 1) id_2 = 1;
endmodule
module module_0 (
    input uwire id_0,
    input wor id_1,
    output supply1 id_2,
    output tri1 id_3,
    input tri module_1,
    input wor id_5,
    output logic id_6,
    input tri1 id_7,
    input tri1 id_8,
    input tri1 id_9
    , id_20,
    input uwire id_10,
    output tri0 id_11,
    output tri id_12,
    input tri id_13,
    output supply0 id_14,
    output wor id_15,
    output tri0 id_16,
    input uwire id_17,
    output tri id_18
);
  always @(id_13) begin : LABEL_0
    id_6 = #id_21 id_20 != 1'b0;
  end
  module_0 modCall_1 (
      id_20,
      id_20,
      id_20,
      id_20
  );
endmodule
