<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>E:\stuff\dh\thiet_ket_vi_mach\do_an_tot_nghiep\verilog\pwm_i2c\impl\gwsynthesis\pwm_i2c.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>E:\stuff\dh\thiet_ket_vi_mach\do_an_tot_nghiep\verilog\pwm_i2c\src\pwm_i2c.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.9.03 Education (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW2AR-LV18QN88C8/I7</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW2AR-18</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Sun Dec 21 23:22:35 2025
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.95V 85C C8/I7</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.05V 0C C8/I7</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>11363</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>3959</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>1</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>1</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>2</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>clk</td>
<td>Base</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.519</td>
<td></td>
<td></td>
<td>clk_ibuf/I </td>
</tr>
<tr>
<td>u_i2c_top/scl_filt_w</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>u_i2c_top/u_filter/scl_filt_o_s4/Q </td>
</tr>
<tr>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>8.333</td>
<td>120.000
<td>0.000</td>
<td>4.167</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>8.333</td>
<td>120.000
<td>0.000</td>
<td>4.167</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>33.333</td>
<td>30.000
<td>0.000</td>
<td>16.667</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>25.000</td>
<td>40.000
<td>0.000</td>
<td>12.500</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUTD3 </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk</td>
<td>120.000(MHz)</td>
<td>192.733(MHz)</td>
<td>7</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>30.000(MHz)</td>
<td>117.588(MHz)</td>
<td>6</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of clk!</h4>
<h4>No timing paths to get frequency of u_i2c_top/scl_filt_w!</h4>
<h4>No timing paths to get frequency of I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_i2c_top/scl_filt_w</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_i2c_top/scl_filt_w</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-6.488</td>
<td>u_i2c_top/u_bridge/count_r_0_s0/Q</td>
<td>u_i2c_top/u_slave/sda_out_o_s0/D</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_i2c_top/scl_filt_w:[F]</td>
<td>1.667</td>
<td>3.452</td>
<td>4.633</td>
</tr>
<tr>
<td>2</td>
<td>2.900</td>
<td>pwm_top_dut/u_pwm_register/psc_preload_4_o_1_s0/Q</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_prescaler/psc_counter_reg_5_s0/D</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>8.333</td>
<td>-0.016</td>
<td>5.379</td>
</tr>
<tr>
<td>3</td>
<td>2.900</td>
<td>pwm_top_dut/u_pwm_register/psc_preload_4_o_1_s0/Q</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_prescaler/psc_counter_reg_8_s0/D</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>8.333</td>
<td>-0.016</td>
<td>5.379</td>
</tr>
<tr>
<td>4</td>
<td>2.906</td>
<td>pwm_top_dut/u_pwm_register/psc_preload_4_o_1_s0/Q</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_prescaler/psc_counter_reg_13_s0/D</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>8.333</td>
<td>-0.016</td>
<td>5.374</td>
</tr>
<tr>
<td>5</td>
<td>2.906</td>
<td>pwm_top_dut/u_pwm_register/psc_preload_4_o_1_s0/Q</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_prescaler/psc_counter_reg_14_s0/D</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>8.333</td>
<td>-0.016</td>
<td>5.374</td>
</tr>
<tr>
<td>6</td>
<td>3.011</td>
<td>pwm_top_dut/u_pwm_register/psc_preload_4_o_1_s0/Q</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_prescaler/psc_counter_reg_11_s0/D</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>8.333</td>
<td>-0.016</td>
<td>5.269</td>
</tr>
<tr>
<td>7</td>
<td>3.129</td>
<td>pwm_top_dut/u_pwm_register/psc_preload_1_o_6_s0/Q</td>
<td>pwm_top_dut/u_pwm_core_1/u_pwm_prescaler/psc_counter_reg_3_s0/D</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>8.333</td>
<td>-0.016</td>
<td>5.151</td>
</tr>
<tr>
<td>8</td>
<td>3.134</td>
<td>pwm_top_dut/u_pwm_register/psc_preload_1_o_6_s0/Q</td>
<td>pwm_top_dut/u_pwm_core_1/u_pwm_prescaler/psc_counter_reg_5_s0/D</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>8.333</td>
<td>-0.016</td>
<td>5.145</td>
</tr>
<tr>
<td>9</td>
<td>3.144</td>
<td>pwm_top_dut/u_pwm_register/psc_preload_1_o_6_s0/Q</td>
<td>pwm_top_dut/u_pwm_core_1/u_pwm_prescaler/psc_counter_reg_4_s0/D</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>8.333</td>
<td>-0.016</td>
<td>5.136</td>
</tr>
<tr>
<td>10</td>
<td>3.144</td>
<td>pwm_top_dut/u_pwm_register/psc_preload_1_o_6_s0/Q</td>
<td>pwm_top_dut/u_pwm_core_1/u_pwm_prescaler/psc_counter_reg_6_s0/D</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>8.333</td>
<td>-0.016</td>
<td>5.136</td>
</tr>
<tr>
<td>11</td>
<td>3.254</td>
<td>pwm_top_dut/u_pwm_register/psc_preload_1_o_6_s0/Q</td>
<td>pwm_top_dut/u_pwm_core_1/u_pwm_prescaler/psc_counter_reg_14_s0/D</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>8.333</td>
<td>-0.016</td>
<td>5.025</td>
</tr>
<tr>
<td>12</td>
<td>3.327</td>
<td>pwm_top_dut/u_pwm_register/psc_preload_4_o_1_s0/Q</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_prescaler/psc_counter_reg_2_s0/D</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>8.333</td>
<td>-0.016</td>
<td>4.953</td>
</tr>
<tr>
<td>13</td>
<td>3.333</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_counter/cnt_o_0_s3/Q</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_counter/cnt_o_8_s1/D</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>8.333</td>
<td>0.000</td>
<td>4.966</td>
</tr>
<tr>
<td>14</td>
<td>3.333</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_counter/cnt_o_0_s3/Q</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_counter/cnt_o_9_s1/D</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>8.333</td>
<td>0.000</td>
<td>4.966</td>
</tr>
<tr>
<td>15</td>
<td>3.371</td>
<td>pwm_top_dut/u_pwm_register/psc_preload_1_o_6_s0/Q</td>
<td>pwm_top_dut/u_pwm_core_1/u_pwm_prescaler/psc_counter_reg_12_s0/D</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>8.333</td>
<td>-0.016</td>
<td>4.908</td>
</tr>
<tr>
<td>16</td>
<td>3.398</td>
<td>pwm_top_dut/u_pwm_register/psc_preload_1_o_6_s0/Q</td>
<td>pwm_top_dut/u_pwm_core_1/u_pwm_prescaler/psc_counter_reg_10_s0/D</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>8.333</td>
<td>-0.016</td>
<td>4.881</td>
</tr>
<tr>
<td>17</td>
<td>3.416</td>
<td>pwm_top_dut/u_pwm_register/psc_preload_1_o_6_s0/Q</td>
<td>pwm_top_dut/u_pwm_core_1/u_pwm_prescaler/psc_counter_reg_1_s0/D</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>8.333</td>
<td>-0.016</td>
<td>4.863</td>
</tr>
<tr>
<td>18</td>
<td>3.416</td>
<td>pwm_top_dut/u_pwm_register/psc_preload_1_o_6_s0/Q</td>
<td>pwm_top_dut/u_pwm_core_1/u_pwm_prescaler/psc_counter_reg_11_s0/D</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>8.333</td>
<td>-0.016</td>
<td>4.863</td>
</tr>
<tr>
<td>19</td>
<td>3.416</td>
<td>pwm_top_dut/u_pwm_register/psc_preload_1_o_6_s0/Q</td>
<td>pwm_top_dut/u_pwm_core_1/u_pwm_prescaler/psc_counter_reg_13_s0/D</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>8.333</td>
<td>-0.016</td>
<td>4.863</td>
</tr>
<tr>
<td>20</td>
<td>3.424</td>
<td>pwm_top_dut/u_pwm_register/psc_preload_1_o_6_s0/Q</td>
<td>pwm_top_dut/u_pwm_core_1/u_pwm_prescaler/psc_counter_reg_2_s0/D</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>8.333</td>
<td>-0.016</td>
<td>4.855</td>
</tr>
<tr>
<td>21</td>
<td>3.434</td>
<td>pwm_top_dut/u_pwm_register/psc_preload_3_o_9_s0/Q</td>
<td>pwm_top_dut/u_pwm_core_3/u_pwm_prescaler/psc_counter_reg_2_s0/D</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>8.333</td>
<td>-0.016</td>
<td>4.845</td>
</tr>
<tr>
<td>22</td>
<td>3.434</td>
<td>pwm_top_dut/u_pwm_register/psc_preload_3_o_9_s0/Q</td>
<td>pwm_top_dut/u_pwm_core_3/u_pwm_prescaler/psc_counter_reg_5_s0/D</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>8.333</td>
<td>-0.016</td>
<td>4.845</td>
</tr>
<tr>
<td>23</td>
<td>3.569</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_counter/cnt_o_0_s3/Q</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_counter/cnt_o_4_s1/D</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>8.333</td>
<td>0.000</td>
<td>4.729</td>
</tr>
<tr>
<td>24</td>
<td>3.575</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_counter/cnt_o_0_s3/Q</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_counter/cnt_o_10_s1/D</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>8.333</td>
<td>0.000</td>
<td>4.723</td>
</tr>
<tr>
<td>25</td>
<td>3.581</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_counter/cnt_o_0_s3/Q</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_counter/cnt_o_11_s1/D</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>8.333</td>
<td>0.000</td>
<td>4.717</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-5.974</td>
<td>u_i2c_top/u_filter/n11_s2/I0</td>
<td>u_i2c_top/u_filter/scl_filt_o_s4/D</td>
<td>u_i2c_top/scl_filt_w:[R]</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-6.162</td>
<td>0.234</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-3.644</td>
<td>u_i2c_top/u_start_stop_detect/scl_sync_q_0_s0/D</td>
<td>u_i2c_top/u_start_stop_detect/scl_sync_q_0_s0/D</td>
<td>u_i2c_top/scl_filt_w:[R]</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-6.162</td>
<td>2.564</td>
</tr>
<tr>
<td>3</td>
<td>0.322</td>
<td>pwm_top_dut/u_pwm_core_2/u_pwm_counter/overflow_o_s0/Q</td>
<td>pwm_top_dut/u_pwm_core_2/u_pwm_comparator_ch2/cmp_start_reg_4_s0/CE</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.333</td>
</tr>
<tr>
<td>4</td>
<td>0.322</td>
<td>pwm_top_dut/u_pwm_core_2/u_pwm_counter/overflow_o_s0/Q</td>
<td>pwm_top_dut/u_pwm_core_2/u_pwm_comparator_ch1/cmp_end_reg_0_s0/CE</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.333</td>
</tr>
<tr>
<td>5</td>
<td>0.325</td>
<td>pwm_top_dut/u_pwm_core_2/u_pwm_counter/overflow_o_s0/Q</td>
<td>pwm_top_dut/u_pwm_core_2/u_pwm_comparator_ch1/cmp_start_reg_1_s0/CE</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.336</td>
</tr>
<tr>
<td>6</td>
<td>0.325</td>
<td>pwm_top_dut/u_pwm_core_2/u_pwm_counter/overflow_o_s0/Q</td>
<td>pwm_top_dut/u_pwm_core_2/u_pwm_comparator_ch1/cmp_start_reg_8_s0/CE</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.336</td>
</tr>
<tr>
<td>7</td>
<td>0.325</td>
<td>pwm_top_dut/u_pwm_core_2/u_pwm_counter/overflow_o_s0/Q</td>
<td>pwm_top_dut/u_pwm_core_2/u_pwm_comparator_ch1/cmp_start_reg_12_s0/CE</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.336</td>
</tr>
<tr>
<td>8</td>
<td>0.328</td>
<td>pwm_top_dut/u_pwm_core_2/u_pwm_counter/overflow_o_s0/Q</td>
<td>pwm_top_dut/u_pwm_core_2/u_pwm_comparator_ch2/cmp_end_reg_0_s0/CE</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.339</td>
</tr>
<tr>
<td>9</td>
<td>0.328</td>
<td>pwm_top_dut/u_pwm_core_2/u_pwm_counter/overflow_o_s0/Q</td>
<td>pwm_top_dut/u_pwm_core_2/u_pwm_comparator_ch2/cmp_end_reg_6_s0/CE</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.339</td>
</tr>
<tr>
<td>10</td>
<td>0.328</td>
<td>pwm_top_dut/u_pwm_core_2/u_pwm_counter/overflow_o_s0/Q</td>
<td>pwm_top_dut/u_pwm_core_2/u_pwm_comparator_ch2/cmp_start_reg_1_s0/CE</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.339</td>
</tr>
<tr>
<td>11</td>
<td>0.328</td>
<td>pwm_top_dut/u_pwm_core_2/u_pwm_counter/overflow_o_s0/Q</td>
<td>pwm_top_dut/u_pwm_core_2/u_pwm_comparator_ch1/cmp_start_reg_2_s0/CE</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.339</td>
</tr>
<tr>
<td>12</td>
<td>0.328</td>
<td>pwm_top_dut/u_pwm_core_2/u_pwm_counter/overflow_o_s0/Q</td>
<td>pwm_top_dut/u_pwm_core_2/u_pwm_comparator_ch1/cmp_start_reg_10_s0/CE</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.339</td>
</tr>
<tr>
<td>13</td>
<td>0.328</td>
<td>pwm_top_dut/u_pwm_core_2/u_pwm_counter/overflow_o_s0/Q</td>
<td>pwm_top_dut/u_pwm_core_2/u_pwm_comparator_ch1/cmp_start_reg_11_s0/CE</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.339</td>
</tr>
<tr>
<td>14</td>
<td>0.425</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_oc_ch1/u_deadtime/dt_counter_r_7_s0/Q</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_oc_ch1/u_deadtime/dt_counter_r_7_s0/D</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>15</td>
<td>0.425</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_prescaler/psc_counter_reg_10_s0/Q</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_prescaler/psc_counter_reg_10_s0/D</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>16</td>
<td>0.425</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_prescaler/psc_counter_reg_11_s0/Q</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_prescaler/psc_counter_reg_11_s0/D</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>17</td>
<td>0.425</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_prescaler/psc_counter_reg_15_s0/Q</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_prescaler/psc_counter_reg_15_s0/D</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>18</td>
<td>0.425</td>
<td>pwm_top_dut/u_pwm_core_3/u_pwm_oc_ch2/u_deadtime/dt_counter_r_7_s0/Q</td>
<td>pwm_top_dut/u_pwm_core_3/u_pwm_oc_ch2/u_deadtime/dt_counter_r_7_s0/D</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>19</td>
<td>0.425</td>
<td>pwm_top_dut/u_pwm_core_3/u_pwm_oc_ch1/u_deadtime/dt_counter_r_0_s0/Q</td>
<td>pwm_top_dut/u_pwm_core_3/u_pwm_oc_ch1/u_deadtime/dt_counter_r_0_s0/D</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>20</td>
<td>0.425</td>
<td>pwm_top_dut/u_pwm_core_2/u_pwm_oc_ch2/u_deadtime/dt_counter_r_7_s0/Q</td>
<td>pwm_top_dut/u_pwm_core_2/u_pwm_oc_ch2/u_deadtime/dt_counter_r_7_s0/D</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>21</td>
<td>0.425</td>
<td>pwm_top_dut/u_pwm_core_1/u_pwm_oc_ch1/u_deadtime/dt_counter_r_7_s0/Q</td>
<td>pwm_top_dut/u_pwm_core_1/u_pwm_oc_ch1/u_deadtime/dt_counter_r_7_s0/D</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>22</td>
<td>0.427</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_oc_ch2/u_deadtime/dt_counter_r_2_s0/Q</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_oc_ch2/u_deadtime/dt_counter_r_2_s0/D</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
<tr>
<td>23</td>
<td>0.427</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_oc_ch1/u_deadtime/dt_counter_r_2_s0/Q</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_oc_ch1/u_deadtime/dt_counter_r_2_s0/D</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
<tr>
<td>24</td>
<td>0.427</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_oc_ch1/u_deadtime/dt_counter_r_4_s0/Q</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_oc_ch1/u_deadtime/dt_counter_r_4_s0/D</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
<tr>
<td>25</td>
<td>0.427</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_prescaler/psc_counter_reg_0_s0/Q</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_prescaler/psc_counter_reg_0_s0/D</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>6.037</td>
<td>pwm_top_dut/u_pwm_register/sys_soft_rst_i_s0/Q</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_oc_ch2/u_deadtime/dtg_shadow_r_7_s0/CLEAR</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>8.333</td>
<td>-0.016</td>
<td>2.243</td>
</tr>
<tr>
<td>2</td>
<td>6.037</td>
<td>pwm_top_dut/u_pwm_register/sys_soft_rst_i_s0/Q</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_oc_ch2/u_deadtime/pwm_in_dly_r_s0/CLEAR</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>8.333</td>
<td>-0.016</td>
<td>2.243</td>
</tr>
<tr>
<td>3</td>
<td>6.037</td>
<td>pwm_top_dut/u_pwm_register/sys_soft_rst_i_s0/Q</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_oc_ch2/u_deadtime/dt_counter_r_0_s0/CLEAR</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>8.333</td>
<td>-0.016</td>
<td>2.243</td>
</tr>
<tr>
<td>4</td>
<td>6.037</td>
<td>pwm_top_dut/u_pwm_register/sys_soft_rst_i_s0/Q</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_oc_ch2/u_deadtime/dt_counter_r_1_s0/CLEAR</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>8.333</td>
<td>-0.016</td>
<td>2.243</td>
</tr>
<tr>
<td>5</td>
<td>6.037</td>
<td>pwm_top_dut/u_pwm_register/sys_soft_rst_i_s0/Q</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_oc_ch2/u_deadtime/dt_counter_r_2_s0/CLEAR</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>8.333</td>
<td>-0.016</td>
<td>2.243</td>
</tr>
<tr>
<td>6</td>
<td>6.037</td>
<td>pwm_top_dut/u_pwm_register/sys_soft_rst_i_s0/Q</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_oc_ch2/u_deadtime/dt_counter_r_3_s0/CLEAR</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>8.333</td>
<td>-0.016</td>
<td>2.243</td>
</tr>
<tr>
<td>7</td>
<td>6.037</td>
<td>pwm_top_dut/u_pwm_register/sys_soft_rst_i_s0/Q</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_oc_ch2/u_deadtime/dt_counter_r_4_s0/CLEAR</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>8.333</td>
<td>-0.016</td>
<td>2.243</td>
</tr>
<tr>
<td>8</td>
<td>6.037</td>
<td>pwm_top_dut/u_pwm_register/sys_soft_rst_i_s0/Q</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_oc_ch2/u_deadtime/dt_counter_r_5_s0/CLEAR</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>8.333</td>
<td>-0.016</td>
<td>2.243</td>
</tr>
<tr>
<td>9</td>
<td>6.037</td>
<td>pwm_top_dut/u_pwm_register/sys_soft_rst_i_s0/Q</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_oc_ch2/u_deadtime/dt_counter_r_6_s0/CLEAR</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>8.333</td>
<td>-0.016</td>
<td>2.243</td>
</tr>
<tr>
<td>10</td>
<td>6.037</td>
<td>pwm_top_dut/u_pwm_register/sys_soft_rst_i_s0/Q</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_oc_ch2/u_deadtime/dt_counter_r_7_s0/CLEAR</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>8.333</td>
<td>-0.016</td>
<td>2.243</td>
</tr>
<tr>
<td>11</td>
<td>6.037</td>
<td>pwm_top_dut/u_pwm_register/sys_soft_rst_i_s0/Q</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_oc_ch2/u_deadtime/dtg_shadow_r_0_s0/CLEAR</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>8.333</td>
<td>-0.016</td>
<td>2.243</td>
</tr>
<tr>
<td>12</td>
<td>6.037</td>
<td>pwm_top_dut/u_pwm_register/sys_soft_rst_i_s0/Q</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_oc_ch2/u_deadtime/dtg_shadow_r_1_s0/CLEAR</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>8.333</td>
<td>-0.016</td>
<td>2.243</td>
</tr>
<tr>
<td>13</td>
<td>6.037</td>
<td>pwm_top_dut/u_pwm_register/sys_soft_rst_i_s0/Q</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_oc_ch2/u_deadtime/dtg_shadow_r_2_s0/CLEAR</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>8.333</td>
<td>-0.016</td>
<td>2.243</td>
</tr>
<tr>
<td>14</td>
<td>6.037</td>
<td>pwm_top_dut/u_pwm_register/sys_soft_rst_i_s0/Q</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_oc_ch2/u_deadtime/dtg_shadow_r_3_s0/CLEAR</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>8.333</td>
<td>-0.016</td>
<td>2.243</td>
</tr>
<tr>
<td>15</td>
<td>6.037</td>
<td>pwm_top_dut/u_pwm_register/sys_soft_rst_i_s0/Q</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_oc_ch2/u_deadtime/dtg_shadow_r_4_s0/CLEAR</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>8.333</td>
<td>-0.016</td>
<td>2.243</td>
</tr>
<tr>
<td>16</td>
<td>6.037</td>
<td>pwm_top_dut/u_pwm_register/sys_soft_rst_i_s0/Q</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_oc_ch2/u_deadtime/dtg_shadow_r_5_s0/CLEAR</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>8.333</td>
<td>-0.016</td>
<td>2.243</td>
</tr>
<tr>
<td>17</td>
<td>6.037</td>
<td>pwm_top_dut/u_pwm_register/sys_soft_rst_i_s0/Q</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_oc_ch2/u_deadtime/dtg_shadow_r_6_s0/CLEAR</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>8.333</td>
<td>-0.016</td>
<td>2.243</td>
</tr>
<tr>
<td>18</td>
<td>6.037</td>
<td>pwm_top_dut/u_pwm_register/sys_soft_rst_i_s0/Q</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_oc_ch2/u_oc_ref/oc_a_ref_o_s1/CLEAR</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>8.333</td>
<td>-0.016</td>
<td>2.243</td>
</tr>
<tr>
<td>19</td>
<td>6.037</td>
<td>pwm_top_dut/u_pwm_register/sys_soft_rst_i_s0/Q</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_oc_ch2/u_oc_ref/oc_b_ref_o_s1/CLEAR</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>8.333</td>
<td>-0.016</td>
<td>2.243</td>
</tr>
<tr>
<td>20</td>
<td>6.037</td>
<td>pwm_top_dut/u_pwm_register/sys_soft_rst_i_s0/Q</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_comparator_ch2/cmp_start_reg_15_s0/CLEAR</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>8.333</td>
<td>-0.016</td>
<td>2.243</td>
</tr>
<tr>
<td>21</td>
<td>6.037</td>
<td>pwm_top_dut/u_pwm_register/sys_soft_rst_i_s0/Q</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_comparator_ch2/cnt_gt_cmp_end_o_s0/CLEAR</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>8.333</td>
<td>-0.016</td>
<td>2.243</td>
</tr>
<tr>
<td>22</td>
<td>6.037</td>
<td>pwm_top_dut/u_pwm_register/sys_soft_rst_i_s0/Q</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_comparator_ch2/cnt_eq_cmp_end_o_s0/CLEAR</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>8.333</td>
<td>-0.016</td>
<td>2.243</td>
</tr>
<tr>
<td>23</td>
<td>6.037</td>
<td>pwm_top_dut/u_pwm_register/sys_soft_rst_i_s0/Q</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_comparator_ch2/cnt_gt_cmp_start_o_s0/CLEAR</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>8.333</td>
<td>-0.016</td>
<td>2.243</td>
</tr>
<tr>
<td>24</td>
<td>6.037</td>
<td>pwm_top_dut/u_pwm_register/sys_soft_rst_i_s0/Q</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_comparator_ch2/cnt_eq_cmp_start_o_s0/CLEAR</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>8.333</td>
<td>-0.016</td>
<td>2.243</td>
</tr>
<tr>
<td>25</td>
<td>6.037</td>
<td>pwm_top_dut/u_pwm_register/sys_soft_rst_i_s0/Q</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_comparator_ch2/cmp_end_reg_0_s0/CLEAR</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>8.333</td>
<td>-0.016</td>
<td>2.243</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>1.512</td>
<td>pwm_top_dut/u_pwm_register/sys_soft_rst_i_s0/Q</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_oc_ch2/u_deadtime/dtg_shadow_r_7_s0/CLEAR</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.016</td>
<td>1.574</td>
</tr>
<tr>
<td>2</td>
<td>1.512</td>
<td>pwm_top_dut/u_pwm_register/sys_soft_rst_i_s0/Q</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_oc_ch2/u_deadtime/pwm_in_dly_r_s0/CLEAR</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.016</td>
<td>1.574</td>
</tr>
<tr>
<td>3</td>
<td>1.512</td>
<td>pwm_top_dut/u_pwm_register/sys_soft_rst_i_s0/Q</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_oc_ch2/u_deadtime/dt_counter_r_0_s0/CLEAR</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.016</td>
<td>1.574</td>
</tr>
<tr>
<td>4</td>
<td>1.512</td>
<td>pwm_top_dut/u_pwm_register/sys_soft_rst_i_s0/Q</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_oc_ch2/u_deadtime/dt_counter_r_1_s0/CLEAR</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.016</td>
<td>1.574</td>
</tr>
<tr>
<td>5</td>
<td>1.512</td>
<td>pwm_top_dut/u_pwm_register/sys_soft_rst_i_s0/Q</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_oc_ch2/u_deadtime/dt_counter_r_2_s0/CLEAR</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.016</td>
<td>1.574</td>
</tr>
<tr>
<td>6</td>
<td>1.512</td>
<td>pwm_top_dut/u_pwm_register/sys_soft_rst_i_s0/Q</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_oc_ch2/u_deadtime/dt_counter_r_3_s0/CLEAR</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.016</td>
<td>1.574</td>
</tr>
<tr>
<td>7</td>
<td>1.512</td>
<td>pwm_top_dut/u_pwm_register/sys_soft_rst_i_s0/Q</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_oc_ch2/u_deadtime/dt_counter_r_4_s0/CLEAR</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.016</td>
<td>1.574</td>
</tr>
<tr>
<td>8</td>
<td>1.512</td>
<td>pwm_top_dut/u_pwm_register/sys_soft_rst_i_s0/Q</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_oc_ch2/u_deadtime/dt_counter_r_5_s0/CLEAR</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.016</td>
<td>1.574</td>
</tr>
<tr>
<td>9</td>
<td>1.512</td>
<td>pwm_top_dut/u_pwm_register/sys_soft_rst_i_s0/Q</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_oc_ch2/u_deadtime/dt_counter_r_6_s0/CLEAR</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.016</td>
<td>1.574</td>
</tr>
<tr>
<td>10</td>
<td>1.512</td>
<td>pwm_top_dut/u_pwm_register/sys_soft_rst_i_s0/Q</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_oc_ch2/u_deadtime/dt_counter_r_7_s0/CLEAR</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.016</td>
<td>1.574</td>
</tr>
<tr>
<td>11</td>
<td>1.512</td>
<td>pwm_top_dut/u_pwm_register/sys_soft_rst_i_s0/Q</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_oc_ch2/u_deadtime/dtg_shadow_r_0_s0/CLEAR</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.016</td>
<td>1.574</td>
</tr>
<tr>
<td>12</td>
<td>1.512</td>
<td>pwm_top_dut/u_pwm_register/sys_soft_rst_i_s0/Q</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_oc_ch2/u_deadtime/dtg_shadow_r_1_s0/CLEAR</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.016</td>
<td>1.574</td>
</tr>
<tr>
<td>13</td>
<td>1.512</td>
<td>pwm_top_dut/u_pwm_register/sys_soft_rst_i_s0/Q</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_oc_ch2/u_deadtime/dtg_shadow_r_2_s0/CLEAR</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.016</td>
<td>1.574</td>
</tr>
<tr>
<td>14</td>
<td>1.512</td>
<td>pwm_top_dut/u_pwm_register/sys_soft_rst_i_s0/Q</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_oc_ch2/u_deadtime/dtg_shadow_r_3_s0/CLEAR</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.016</td>
<td>1.574</td>
</tr>
<tr>
<td>15</td>
<td>1.512</td>
<td>pwm_top_dut/u_pwm_register/sys_soft_rst_i_s0/Q</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_oc_ch2/u_deadtime/dtg_shadow_r_4_s0/CLEAR</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.016</td>
<td>1.574</td>
</tr>
<tr>
<td>16</td>
<td>1.512</td>
<td>pwm_top_dut/u_pwm_register/sys_soft_rst_i_s0/Q</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_oc_ch2/u_deadtime/dtg_shadow_r_5_s0/CLEAR</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.016</td>
<td>1.574</td>
</tr>
<tr>
<td>17</td>
<td>1.512</td>
<td>pwm_top_dut/u_pwm_register/sys_soft_rst_i_s0/Q</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_oc_ch2/u_deadtime/dtg_shadow_r_6_s0/CLEAR</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.016</td>
<td>1.574</td>
</tr>
<tr>
<td>18</td>
<td>1.512</td>
<td>pwm_top_dut/u_pwm_register/sys_soft_rst_i_s0/Q</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_oc_ch2/u_oc_ref/oc_a_ref_o_s1/CLEAR</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.016</td>
<td>1.574</td>
</tr>
<tr>
<td>19</td>
<td>1.512</td>
<td>pwm_top_dut/u_pwm_register/sys_soft_rst_i_s0/Q</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_oc_ch2/u_oc_ref/oc_b_ref_o_s1/CLEAR</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.016</td>
<td>1.574</td>
</tr>
<tr>
<td>20</td>
<td>1.512</td>
<td>pwm_top_dut/u_pwm_register/sys_soft_rst_i_s0/Q</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_comparator_ch2/cmp_start_reg_15_s0/CLEAR</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.016</td>
<td>1.574</td>
</tr>
<tr>
<td>21</td>
<td>1.512</td>
<td>pwm_top_dut/u_pwm_register/sys_soft_rst_i_s0/Q</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_comparator_ch2/cnt_gt_cmp_end_o_s0/CLEAR</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.016</td>
<td>1.574</td>
</tr>
<tr>
<td>22</td>
<td>1.512</td>
<td>pwm_top_dut/u_pwm_register/sys_soft_rst_i_s0/Q</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_comparator_ch2/cnt_eq_cmp_end_o_s0/CLEAR</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.016</td>
<td>1.574</td>
</tr>
<tr>
<td>23</td>
<td>1.512</td>
<td>pwm_top_dut/u_pwm_register/sys_soft_rst_i_s0/Q</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_comparator_ch2/cnt_gt_cmp_start_o_s0/CLEAR</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.016</td>
<td>1.574</td>
</tr>
<tr>
<td>24</td>
<td>1.512</td>
<td>pwm_top_dut/u_pwm_register/sys_soft_rst_i_s0/Q</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_comparator_ch2/cnt_eq_cmp_start_o_s0/CLEAR</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.016</td>
<td>1.574</td>
</tr>
<tr>
<td>25</td>
<td>1.512</td>
<td>pwm_top_dut/u_pwm_register/sys_soft_rst_i_s0/Q</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_comparator_ch2/cmp_end_reg_0_s0/CLEAR</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.016</td>
<td>1.574</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>2.404</td>
<td>3.404</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk</td>
<td>pwm_top_dut/u_pwm_core_1/u_pwm_prescaler/psc_shadow_reg_14_s0</td>
</tr>
<tr>
<td>2</td>
<td>2.404</td>
<td>3.404</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk</td>
<td>pwm_top_dut/u_pwm_core_1/u_pwm_prescaler/psc_shadow_reg_12_s0</td>
</tr>
<tr>
<td>3</td>
<td>2.404</td>
<td>3.404</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk</td>
<td>pwm_top_dut/u_pwm_core_1/u_pwm_prescaler/psc_shadow_reg_8_s0</td>
</tr>
<tr>
<td>4</td>
<td>2.404</td>
<td>3.404</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk</td>
<td>pwm_top_dut/u_pwm_core_1/u_pwm_prescaler/psc_shadow_reg_0_s0</td>
</tr>
<tr>
<td>5</td>
<td>2.404</td>
<td>3.404</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk</td>
<td>pwm_top_dut/u_pwm_core_1/u_pwm_prescaler/psc_counter_reg_0_s0</td>
</tr>
<tr>
<td>6</td>
<td>2.404</td>
<td>3.404</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk</td>
<td>pwm_top_dut/u_pwm_core_1/u_pwm_counter/cnt_o_3_s1</td>
</tr>
<tr>
<td>7</td>
<td>2.404</td>
<td>3.404</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk</td>
<td>pwm_top_dut/u_pwm_core_1/u_pwm_comparator_ch2/cmp_start_reg_9_s0</td>
</tr>
<tr>
<td>8</td>
<td>2.404</td>
<td>3.404</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk</td>
<td>pwm_top_dut/u_pwm_core_2/u_pwm_comparator_ch1/cmp_start_reg_2_s0</td>
</tr>
<tr>
<td>9</td>
<td>2.404</td>
<td>3.404</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk</td>
<td>pwm_top_dut/u_pwm_core_3/u_pwm_oc_ch2/u_oc_ref/oc_a_ref_o_s1</td>
</tr>
<tr>
<td>10</td>
<td>2.404</td>
<td>3.404</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk</td>
<td>pwm_top_dut/u_pwm_core_3/u_pwm_oc_ch2/u_oc_ref/oc_b_ref_o_s1</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.488</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>44.888</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.400</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_i2c_top/u_bridge/count_r_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_i2c_top/u_slave/sda_out_o_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_i2c_top/scl_filt_w:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>33.333</td>
<td>33.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>37.984</td>
<td>4.651</td>
<td>tCL</td>
<td>RR</td>
<td>674</td>
<td>PLL_L[1]</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>40.255</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C41[2][A]</td>
<td>u_i2c_top/u_bridge/count_r_0_s0/CLK</td>
</tr>
<tr>
<td>40.487</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R20C41[2][A]</td>
<td style=" font-weight:bold;">u_i2c_top/u_bridge/count_r_0_s0/Q</td>
</tr>
<tr>
<td>40.690</td>
<td>0.203</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C40[2][B]</td>
<td>u_i2c_top/u_bridge/tx_data_w_7_s1/I3</td>
</tr>
<tr>
<td>41.245</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R20C40[2][B]</td>
<td style=" background: #97FFFF;">u_i2c_top/u_bridge/tx_data_w_7_s1/F</td>
</tr>
<tr>
<td>42.046</td>
<td>0.801</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C38[2][B]</td>
<td>u_i2c_top/u_slave/n129_s31/I3</td>
</tr>
<tr>
<td>42.563</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C38[2][B]</td>
<td style=" background: #97FFFF;">u_i2c_top/u_slave/n129_s31/F</td>
</tr>
<tr>
<td>42.563</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C38[2][A]</td>
<td>u_i2c_top/u_slave/n129_s25/I1</td>
</tr>
<tr>
<td>42.666</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C38[2][A]</td>
<td style=" background: #97FFFF;">u_i2c_top/u_slave/n129_s25/O</td>
</tr>
<tr>
<td>42.666</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C38[2][B]</td>
<td>u_i2c_top/u_slave/n129_s22/I1</td>
</tr>
<tr>
<td>42.769</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C38[2][B]</td>
<td style=" background: #97FFFF;">u_i2c_top/u_slave/n129_s22/O</td>
</tr>
<tr>
<td>42.769</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C38[1][B]</td>
<td>u_i2c_top/u_slave/n129_s15/I0</td>
</tr>
<tr>
<td>42.872</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C38[1][B]</td>
<td style=" background: #97FFFF;">u_i2c_top/u_slave/n129_s15/O</td>
</tr>
<tr>
<td>43.789</td>
<td>0.916</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C40[2][B]</td>
<td>u_i2c_top/u_slave/n141_s7/I0</td>
</tr>
<tr>
<td>44.338</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C40[2][B]</td>
<td style=" background: #97FFFF;">u_i2c_top/u_slave/n141_s7/F</td>
</tr>
<tr>
<td>44.339</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C40[2][A]</td>
<td>u_i2c_top/u_slave/n141_s5/I3</td>
</tr>
<tr>
<td>44.888</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C40[2][A]</td>
<td style=" background: #97FFFF;">u_i2c_top/u_slave/n141_s5/F</td>
</tr>
<tr>
<td>44.888</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C40[2][A]</td>
<td style=" font-weight:bold;">u_i2c_top/u_slave/sda_out_o_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>35.000</td>
<td>35.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>35.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_i2c_top/scl_filt_w</td>
</tr>
<tr>
<td>35.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>3</td>
<td>R16C42[0][A]</td>
<td>u_i2c_top/u_filter/scl_filt_o_s4/Q</td>
</tr>
<tr>
<td>38.470</td>
<td>3.470</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C40[2][A]</td>
<td>u_i2c_top/u_slave/sda_out_o_s0/CLK</td>
</tr>
<tr>
<td>38.435</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_i2c_top/u_slave/sda_out_o_s0</td>
</tr>
<tr>
<td>38.400</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C40[2][A]</td>
<td>u_i2c_top/u_slave/sda_out_o_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.452</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.479, 53.512%; route: 1.922, 41.480%; tC2Q: 0.232, 5.008%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.470, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.900</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.301</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.201</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwm_top_dut/u_pwm_register/psc_preload_4_o_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_prescaler/psc_counter_reg_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.651</td>
<td>4.651</td>
<td>tCL</td>
<td>RR</td>
<td>674</td>
<td>PLL_L[1]</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>6.922</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C30[2][A]</td>
<td>pwm_top_dut/u_pwm_register/psc_preload_4_o_1_s0/CLK</td>
</tr>
<tr>
<td>7.154</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R22C30[2][A]</td>
<td style=" font-weight:bold;">pwm_top_dut/u_pwm_register/psc_preload_4_o_1_s0/Q</td>
</tr>
<tr>
<td>8.584</td>
<td>1.430</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C27[2][B]</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_prescaler/n114_s5/I1</td>
</tr>
<tr>
<td>8.955</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C27[2][B]</td>
<td style=" background: #97FFFF;">pwm_top_dut/u_pwm_core_4/u_pwm_prescaler/n114_s5/F</td>
</tr>
<tr>
<td>9.368</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C28[2][B]</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_prescaler/n114_s3/I1</td>
</tr>
<tr>
<td>9.938</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R38C28[2][B]</td>
<td style=" background: #97FFFF;">pwm_top_dut/u_pwm_core_4/u_pwm_prescaler/n114_s3/F</td>
</tr>
<tr>
<td>10.110</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C27[3][B]</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_prescaler/n114_s2/I3</td>
</tr>
<tr>
<td>10.563</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>12</td>
<td>R38C27[3][B]</td>
<td style=" background: #97FFFF;">pwm_top_dut/u_pwm_core_4/u_pwm_prescaler/n114_s2/F</td>
</tr>
<tr>
<td>10.752</td>
<td>0.188</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C27[2][B]</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_prescaler/n113_s3/I1</td>
</tr>
<tr>
<td>11.307</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R39C27[2][B]</td>
<td style=" background: #97FFFF;">pwm_top_dut/u_pwm_core_4/u_pwm_prescaler/n113_s3/F</td>
</tr>
<tr>
<td>11.752</td>
<td>0.446</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C26[2][A]</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_prescaler/n108_s2/I3</td>
</tr>
<tr>
<td>12.301</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R38C26[2][A]</td>
<td style=" background: #97FFFF;">pwm_top_dut/u_pwm_core_4/u_pwm_prescaler/n108_s2/F</td>
</tr>
<tr>
<td>12.301</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C26[2][A]</td>
<td style=" font-weight:bold;">pwm_top_dut/u_pwm_core_4/u_pwm_prescaler/psc_counter_reg_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.333</td>
<td>8.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.000</td>
<td>4.667</td>
<td>tCL</td>
<td>RR</td>
<td>704</td>
<td>PLL_L[1]</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>15.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C26[2][A]</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_prescaler/psc_counter_reg_5_s0/CLK</td>
</tr>
<tr>
<td>15.236</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_prescaler/psc_counter_reg_5_s0</td>
</tr>
<tr>
<td>15.201</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R38C26[2][A]</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_prescaler/psc_counter_reg_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.016</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.498, 46.437%; route: 2.649, 49.250%; tC2Q: 0.232, 4.313%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.900</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.301</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.201</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwm_top_dut/u_pwm_register/psc_preload_4_o_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_prescaler/psc_counter_reg_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.651</td>
<td>4.651</td>
<td>tCL</td>
<td>RR</td>
<td>674</td>
<td>PLL_L[1]</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>6.922</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C30[2][A]</td>
<td>pwm_top_dut/u_pwm_register/psc_preload_4_o_1_s0/CLK</td>
</tr>
<tr>
<td>7.154</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R22C30[2][A]</td>
<td style=" font-weight:bold;">pwm_top_dut/u_pwm_register/psc_preload_4_o_1_s0/Q</td>
</tr>
<tr>
<td>8.584</td>
<td>1.430</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C27[2][B]</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_prescaler/n114_s5/I1</td>
</tr>
<tr>
<td>8.955</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C27[2][B]</td>
<td style=" background: #97FFFF;">pwm_top_dut/u_pwm_core_4/u_pwm_prescaler/n114_s5/F</td>
</tr>
<tr>
<td>9.368</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C28[2][B]</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_prescaler/n114_s3/I1</td>
</tr>
<tr>
<td>9.938</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R38C28[2][B]</td>
<td style=" background: #97FFFF;">pwm_top_dut/u_pwm_core_4/u_pwm_prescaler/n114_s3/F</td>
</tr>
<tr>
<td>10.110</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C27[3][B]</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_prescaler/n114_s2/I3</td>
</tr>
<tr>
<td>10.563</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>12</td>
<td>R38C27[3][B]</td>
<td style=" background: #97FFFF;">pwm_top_dut/u_pwm_core_4/u_pwm_prescaler/n114_s2/F</td>
</tr>
<tr>
<td>10.752</td>
<td>0.188</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C27[2][B]</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_prescaler/n113_s3/I1</td>
</tr>
<tr>
<td>11.307</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R39C27[2][B]</td>
<td style=" background: #97FFFF;">pwm_top_dut/u_pwm_core_4/u_pwm_prescaler/n113_s3/F</td>
</tr>
<tr>
<td>11.752</td>
<td>0.446</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C26[0][A]</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_prescaler/n105_s2/I3</td>
</tr>
<tr>
<td>12.301</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R38C26[0][A]</td>
<td style=" background: #97FFFF;">pwm_top_dut/u_pwm_core_4/u_pwm_prescaler/n105_s2/F</td>
</tr>
<tr>
<td>12.301</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C26[0][A]</td>
<td style=" font-weight:bold;">pwm_top_dut/u_pwm_core_4/u_pwm_prescaler/psc_counter_reg_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.333</td>
<td>8.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.000</td>
<td>4.667</td>
<td>tCL</td>
<td>RR</td>
<td>704</td>
<td>PLL_L[1]</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>15.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C26[0][A]</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_prescaler/psc_counter_reg_8_s0/CLK</td>
</tr>
<tr>
<td>15.236</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_prescaler/psc_counter_reg_8_s0</td>
</tr>
<tr>
<td>15.201</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R38C26[0][A]</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_prescaler/psc_counter_reg_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.016</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.498, 46.437%; route: 2.649, 49.250%; tC2Q: 0.232, 4.313%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.906</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.296</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.201</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwm_top_dut/u_pwm_register/psc_preload_4_o_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_prescaler/psc_counter_reg_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.651</td>
<td>4.651</td>
<td>tCL</td>
<td>RR</td>
<td>674</td>
<td>PLL_L[1]</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>6.922</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C30[2][A]</td>
<td>pwm_top_dut/u_pwm_register/psc_preload_4_o_1_s0/CLK</td>
</tr>
<tr>
<td>7.154</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R22C30[2][A]</td>
<td style=" font-weight:bold;">pwm_top_dut/u_pwm_register/psc_preload_4_o_1_s0/Q</td>
</tr>
<tr>
<td>8.584</td>
<td>1.430</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C27[2][B]</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_prescaler/n114_s5/I1</td>
</tr>
<tr>
<td>8.955</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C27[2][B]</td>
<td style=" background: #97FFFF;">pwm_top_dut/u_pwm_core_4/u_pwm_prescaler/n114_s5/F</td>
</tr>
<tr>
<td>9.368</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C28[2][B]</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_prescaler/n114_s3/I1</td>
</tr>
<tr>
<td>9.938</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R38C28[2][B]</td>
<td style=" background: #97FFFF;">pwm_top_dut/u_pwm_core_4/u_pwm_prescaler/n114_s3/F</td>
</tr>
<tr>
<td>10.110</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C27[3][B]</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_prescaler/n114_s2/I3</td>
</tr>
<tr>
<td>10.563</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>12</td>
<td>R38C27[3][B]</td>
<td style=" background: #97FFFF;">pwm_top_dut/u_pwm_core_4/u_pwm_prescaler/n114_s2/F</td>
</tr>
<tr>
<td>10.752</td>
<td>0.188</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C27[2][B]</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_prescaler/n113_s3/I1</td>
</tr>
<tr>
<td>11.307</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R39C27[2][B]</td>
<td style=" background: #97FFFF;">pwm_top_dut/u_pwm_core_4/u_pwm_prescaler/n113_s3/F</td>
</tr>
<tr>
<td>11.747</td>
<td>0.440</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C27[2][A]</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_prescaler/n100_s4/I3</td>
</tr>
<tr>
<td>12.296</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R36C27[2][A]</td>
<td style=" background: #97FFFF;">pwm_top_dut/u_pwm_core_4/u_pwm_prescaler/n100_s4/F</td>
</tr>
<tr>
<td>12.296</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C27[2][A]</td>
<td style=" font-weight:bold;">pwm_top_dut/u_pwm_core_4/u_pwm_prescaler/psc_counter_reg_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.333</td>
<td>8.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.000</td>
<td>4.667</td>
<td>tCL</td>
<td>RR</td>
<td>704</td>
<td>PLL_L[1]</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>15.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C27[2][A]</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_prescaler/psc_counter_reg_13_s0/CLK</td>
</tr>
<tr>
<td>15.236</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_prescaler/psc_counter_reg_13_s0</td>
</tr>
<tr>
<td>15.201</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R36C27[2][A]</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_prescaler/psc_counter_reg_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.016</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.498, 46.487%; route: 2.644, 49.196%; tC2Q: 0.232, 4.317%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.906</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.296</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.201</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwm_top_dut/u_pwm_register/psc_preload_4_o_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_prescaler/psc_counter_reg_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.651</td>
<td>4.651</td>
<td>tCL</td>
<td>RR</td>
<td>674</td>
<td>PLL_L[1]</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>6.922</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C30[2][A]</td>
<td>pwm_top_dut/u_pwm_register/psc_preload_4_o_1_s0/CLK</td>
</tr>
<tr>
<td>7.154</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R22C30[2][A]</td>
<td style=" font-weight:bold;">pwm_top_dut/u_pwm_register/psc_preload_4_o_1_s0/Q</td>
</tr>
<tr>
<td>8.584</td>
<td>1.430</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C27[2][B]</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_prescaler/n114_s5/I1</td>
</tr>
<tr>
<td>8.955</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C27[2][B]</td>
<td style=" background: #97FFFF;">pwm_top_dut/u_pwm_core_4/u_pwm_prescaler/n114_s5/F</td>
</tr>
<tr>
<td>9.368</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C28[2][B]</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_prescaler/n114_s3/I1</td>
</tr>
<tr>
<td>9.938</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R38C28[2][B]</td>
<td style=" background: #97FFFF;">pwm_top_dut/u_pwm_core_4/u_pwm_prescaler/n114_s3/F</td>
</tr>
<tr>
<td>10.110</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C27[3][B]</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_prescaler/n114_s2/I3</td>
</tr>
<tr>
<td>10.563</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>12</td>
<td>R38C27[3][B]</td>
<td style=" background: #97FFFF;">pwm_top_dut/u_pwm_core_4/u_pwm_prescaler/n114_s2/F</td>
</tr>
<tr>
<td>10.752</td>
<td>0.188</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C27[2][B]</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_prescaler/n113_s3/I1</td>
</tr>
<tr>
<td>11.307</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R39C27[2][B]</td>
<td style=" background: #97FFFF;">pwm_top_dut/u_pwm_core_4/u_pwm_prescaler/n113_s3/F</td>
</tr>
<tr>
<td>11.747</td>
<td>0.440</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C27[0][A]</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_prescaler/n99_s2/I3</td>
</tr>
<tr>
<td>12.296</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R36C27[0][A]</td>
<td style=" background: #97FFFF;">pwm_top_dut/u_pwm_core_4/u_pwm_prescaler/n99_s2/F</td>
</tr>
<tr>
<td>12.296</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C27[0][A]</td>
<td style=" font-weight:bold;">pwm_top_dut/u_pwm_core_4/u_pwm_prescaler/psc_counter_reg_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.333</td>
<td>8.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.000</td>
<td>4.667</td>
<td>tCL</td>
<td>RR</td>
<td>704</td>
<td>PLL_L[1]</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>15.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C27[0][A]</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_prescaler/psc_counter_reg_14_s0/CLK</td>
</tr>
<tr>
<td>15.236</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_prescaler/psc_counter_reg_14_s0</td>
</tr>
<tr>
<td>15.201</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R36C27[0][A]</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_prescaler/psc_counter_reg_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.016</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.498, 46.487%; route: 2.644, 49.196%; tC2Q: 0.232, 4.317%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.011</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.191</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.201</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwm_top_dut/u_pwm_register/psc_preload_4_o_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_prescaler/psc_counter_reg_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.651</td>
<td>4.651</td>
<td>tCL</td>
<td>RR</td>
<td>674</td>
<td>PLL_L[1]</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>6.922</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C30[2][A]</td>
<td>pwm_top_dut/u_pwm_register/psc_preload_4_o_1_s0/CLK</td>
</tr>
<tr>
<td>7.154</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R22C30[2][A]</td>
<td style=" font-weight:bold;">pwm_top_dut/u_pwm_register/psc_preload_4_o_1_s0/Q</td>
</tr>
<tr>
<td>8.584</td>
<td>1.430</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C27[2][B]</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_prescaler/n114_s5/I1</td>
</tr>
<tr>
<td>8.955</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C27[2][B]</td>
<td style=" background: #97FFFF;">pwm_top_dut/u_pwm_core_4/u_pwm_prescaler/n114_s5/F</td>
</tr>
<tr>
<td>9.368</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C28[2][B]</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_prescaler/n114_s3/I1</td>
</tr>
<tr>
<td>9.938</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R38C28[2][B]</td>
<td style=" background: #97FFFF;">pwm_top_dut/u_pwm_core_4/u_pwm_prescaler/n114_s3/F</td>
</tr>
<tr>
<td>10.110</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C27[3][B]</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_prescaler/n114_s2/I3</td>
</tr>
<tr>
<td>10.563</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>12</td>
<td>R38C27[3][B]</td>
<td style=" background: #97FFFF;">pwm_top_dut/u_pwm_core_4/u_pwm_prescaler/n114_s2/F</td>
</tr>
<tr>
<td>10.752</td>
<td>0.188</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C27[2][B]</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_prescaler/n113_s3/I1</td>
</tr>
<tr>
<td>11.307</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R39C27[2][B]</td>
<td style=" background: #97FFFF;">pwm_top_dut/u_pwm_core_4/u_pwm_prescaler/n113_s3/F</td>
</tr>
<tr>
<td>11.729</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C26[1][A]</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_prescaler/n102_s2/I3</td>
</tr>
<tr>
<td>12.191</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R38C26[1][A]</td>
<td style=" background: #97FFFF;">pwm_top_dut/u_pwm_core_4/u_pwm_prescaler/n102_s2/F</td>
</tr>
<tr>
<td>12.191</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C26[1][A]</td>
<td style=" font-weight:bold;">pwm_top_dut/u_pwm_core_4/u_pwm_prescaler/psc_counter_reg_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.333</td>
<td>8.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.000</td>
<td>4.667</td>
<td>tCL</td>
<td>RR</td>
<td>704</td>
<td>PLL_L[1]</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>15.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C26[1][A]</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_prescaler/psc_counter_reg_11_s0/CLK</td>
</tr>
<tr>
<td>15.236</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_prescaler/psc_counter_reg_11_s0</td>
</tr>
<tr>
<td>15.201</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R38C26[1][A]</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_prescaler/psc_counter_reg_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.016</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.411, 45.763%; route: 2.626, 49.834%; tC2Q: 0.232, 4.404%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.129</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.073</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.201</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwm_top_dut/u_pwm_register/psc_preload_1_o_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>pwm_top_dut/u_pwm_core_1/u_pwm_prescaler/psc_counter_reg_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.651</td>
<td>4.651</td>
<td>tCL</td>
<td>RR</td>
<td>674</td>
<td>PLL_L[1]</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>6.922</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C25[0][A]</td>
<td>pwm_top_dut/u_pwm_register/psc_preload_1_o_6_s0/CLK</td>
</tr>
<tr>
<td>7.154</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R25C25[0][A]</td>
<td style=" font-weight:bold;">pwm_top_dut/u_pwm_register/psc_preload_1_o_6_s0/Q</td>
</tr>
<tr>
<td>8.100</td>
<td>0.946</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C19[0][A]</td>
<td>pwm_top_dut/u_pwm_core_1/u_pwm_prescaler/n114_s7/I2</td>
</tr>
<tr>
<td>8.649</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C19[0][A]</td>
<td style=" background: #97FFFF;">pwm_top_dut/u_pwm_core_1/u_pwm_prescaler/n114_s7/F</td>
</tr>
<tr>
<td>8.821</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C19[0][B]</td>
<td>pwm_top_dut/u_pwm_core_1/u_pwm_prescaler/n114_s5/I3</td>
</tr>
<tr>
<td>9.338</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C19[0][B]</td>
<td style=" background: #97FFFF;">pwm_top_dut/u_pwm_core_1/u_pwm_prescaler/n114_s5/F</td>
</tr>
<tr>
<td>9.735</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C18[2][B]</td>
<td>pwm_top_dut/u_pwm_core_1/u_pwm_prescaler/n114_s3/I3</td>
</tr>
<tr>
<td>10.284</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R16C18[2][B]</td>
<td style=" background: #97FFFF;">pwm_top_dut/u_pwm_core_1/u_pwm_prescaler/n114_s3/F</td>
</tr>
<tr>
<td>10.288</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C18[3][A]</td>
<td>pwm_top_dut/u_pwm_core_1/u_pwm_prescaler/n113_s3/I0</td>
</tr>
<tr>
<td>10.805</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>15</td>
<td>R16C18[3][A]</td>
<td style=" background: #97FFFF;">pwm_top_dut/u_pwm_core_1/u_pwm_prescaler/n113_s3/F</td>
</tr>
<tr>
<td>11.503</td>
<td>0.698</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C15[2][B]</td>
<td>pwm_top_dut/u_pwm_core_1/u_pwm_prescaler/n110_s2/I2</td>
</tr>
<tr>
<td>12.073</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C15[2][B]</td>
<td style=" background: #97FFFF;">pwm_top_dut/u_pwm_core_1/u_pwm_prescaler/n110_s2/F</td>
</tr>
<tr>
<td>12.073</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C15[2][B]</td>
<td style=" font-weight:bold;">pwm_top_dut/u_pwm_core_1/u_pwm_prescaler/psc_counter_reg_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.333</td>
<td>8.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.000</td>
<td>4.667</td>
<td>tCL</td>
<td>RR</td>
<td>704</td>
<td>PLL_L[1]</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>15.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C15[2][B]</td>
<td>pwm_top_dut/u_pwm_core_1/u_pwm_prescaler/psc_counter_reg_3_s0/CLK</td>
</tr>
<tr>
<td>15.236</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>pwm_top_dut/u_pwm_core_1/u_pwm_prescaler/psc_counter_reg_3_s0</td>
</tr>
<tr>
<td>15.201</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C15[2][B]</td>
<td>pwm_top_dut/u_pwm_core_1/u_pwm_prescaler/psc_counter_reg_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.016</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.702, 52.458%; route: 2.217, 43.038%; tC2Q: 0.232, 4.504%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.134</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.067</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.201</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwm_top_dut/u_pwm_register/psc_preload_1_o_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>pwm_top_dut/u_pwm_core_1/u_pwm_prescaler/psc_counter_reg_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.651</td>
<td>4.651</td>
<td>tCL</td>
<td>RR</td>
<td>674</td>
<td>PLL_L[1]</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>6.922</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C25[0][A]</td>
<td>pwm_top_dut/u_pwm_register/psc_preload_1_o_6_s0/CLK</td>
</tr>
<tr>
<td>7.154</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R25C25[0][A]</td>
<td style=" font-weight:bold;">pwm_top_dut/u_pwm_register/psc_preload_1_o_6_s0/Q</td>
</tr>
<tr>
<td>8.100</td>
<td>0.946</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C19[0][A]</td>
<td>pwm_top_dut/u_pwm_core_1/u_pwm_prescaler/n114_s7/I2</td>
</tr>
<tr>
<td>8.649</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C19[0][A]</td>
<td style=" background: #97FFFF;">pwm_top_dut/u_pwm_core_1/u_pwm_prescaler/n114_s7/F</td>
</tr>
<tr>
<td>8.821</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C19[0][B]</td>
<td>pwm_top_dut/u_pwm_core_1/u_pwm_prescaler/n114_s5/I3</td>
</tr>
<tr>
<td>9.338</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C19[0][B]</td>
<td style=" background: #97FFFF;">pwm_top_dut/u_pwm_core_1/u_pwm_prescaler/n114_s5/F</td>
</tr>
<tr>
<td>9.735</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C18[2][B]</td>
<td>pwm_top_dut/u_pwm_core_1/u_pwm_prescaler/n114_s3/I3</td>
</tr>
<tr>
<td>10.284</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R16C18[2][B]</td>
<td style=" background: #97FFFF;">pwm_top_dut/u_pwm_core_1/u_pwm_prescaler/n114_s3/F</td>
</tr>
<tr>
<td>10.288</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C18[3][A]</td>
<td>pwm_top_dut/u_pwm_core_1/u_pwm_prescaler/n113_s3/I0</td>
</tr>
<tr>
<td>10.805</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>15</td>
<td>R16C18[3][A]</td>
<td style=" background: #97FFFF;">pwm_top_dut/u_pwm_core_1/u_pwm_prescaler/n113_s3/F</td>
</tr>
<tr>
<td>11.497</td>
<td>0.692</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16[0][A]</td>
<td>pwm_top_dut/u_pwm_core_1/u_pwm_prescaler/n108_s2/I3</td>
</tr>
<tr>
<td>12.067</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C16[0][A]</td>
<td style=" background: #97FFFF;">pwm_top_dut/u_pwm_core_1/u_pwm_prescaler/n108_s2/F</td>
</tr>
<tr>
<td>12.067</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C16[0][A]</td>
<td style=" font-weight:bold;">pwm_top_dut/u_pwm_core_1/u_pwm_prescaler/psc_counter_reg_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.333</td>
<td>8.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.000</td>
<td>4.667</td>
<td>tCL</td>
<td>RR</td>
<td>704</td>
<td>PLL_L[1]</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>15.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C16[0][A]</td>
<td>pwm_top_dut/u_pwm_core_1/u_pwm_prescaler/psc_counter_reg_5_s0/CLK</td>
</tr>
<tr>
<td>15.236</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>pwm_top_dut/u_pwm_core_1/u_pwm_prescaler/psc_counter_reg_5_s0</td>
</tr>
<tr>
<td>15.201</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C16[0][A]</td>
<td>pwm_top_dut/u_pwm_core_1/u_pwm_prescaler/psc_counter_reg_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.016</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.702, 52.516%; route: 2.211, 42.975%; tC2Q: 0.232, 4.509%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.144</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.058</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.201</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwm_top_dut/u_pwm_register/psc_preload_1_o_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>pwm_top_dut/u_pwm_core_1/u_pwm_prescaler/psc_counter_reg_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.651</td>
<td>4.651</td>
<td>tCL</td>
<td>RR</td>
<td>674</td>
<td>PLL_L[1]</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>6.922</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C25[0][A]</td>
<td>pwm_top_dut/u_pwm_register/psc_preload_1_o_6_s0/CLK</td>
</tr>
<tr>
<td>7.154</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R25C25[0][A]</td>
<td style=" font-weight:bold;">pwm_top_dut/u_pwm_register/psc_preload_1_o_6_s0/Q</td>
</tr>
<tr>
<td>8.100</td>
<td>0.946</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C19[0][A]</td>
<td>pwm_top_dut/u_pwm_core_1/u_pwm_prescaler/n114_s7/I2</td>
</tr>
<tr>
<td>8.649</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C19[0][A]</td>
<td style=" background: #97FFFF;">pwm_top_dut/u_pwm_core_1/u_pwm_prescaler/n114_s7/F</td>
</tr>
<tr>
<td>8.821</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C19[0][B]</td>
<td>pwm_top_dut/u_pwm_core_1/u_pwm_prescaler/n114_s5/I3</td>
</tr>
<tr>
<td>9.338</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C19[0][B]</td>
<td style=" background: #97FFFF;">pwm_top_dut/u_pwm_core_1/u_pwm_prescaler/n114_s5/F</td>
</tr>
<tr>
<td>9.735</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C18[2][B]</td>
<td>pwm_top_dut/u_pwm_core_1/u_pwm_prescaler/n114_s3/I3</td>
</tr>
<tr>
<td>10.284</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R16C18[2][B]</td>
<td style=" background: #97FFFF;">pwm_top_dut/u_pwm_core_1/u_pwm_prescaler/n114_s3/F</td>
</tr>
<tr>
<td>10.288</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C18[3][A]</td>
<td>pwm_top_dut/u_pwm_core_1/u_pwm_prescaler/n113_s3/I0</td>
</tr>
<tr>
<td>10.805</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>15</td>
<td>R16C18[3][A]</td>
<td style=" background: #97FFFF;">pwm_top_dut/u_pwm_core_1/u_pwm_prescaler/n113_s3/F</td>
</tr>
<tr>
<td>11.509</td>
<td>0.703</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C15[2][A]</td>
<td>pwm_top_dut/u_pwm_core_1/u_pwm_prescaler/n109_s2/I2</td>
</tr>
<tr>
<td>12.058</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C15[2][A]</td>
<td style=" background: #97FFFF;">pwm_top_dut/u_pwm_core_1/u_pwm_prescaler/n109_s2/F</td>
</tr>
<tr>
<td>12.058</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C15[2][A]</td>
<td style=" font-weight:bold;">pwm_top_dut/u_pwm_core_1/u_pwm_prescaler/psc_counter_reg_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.333</td>
<td>8.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.000</td>
<td>4.667</td>
<td>tCL</td>
<td>RR</td>
<td>704</td>
<td>PLL_L[1]</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>15.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C15[2][A]</td>
<td>pwm_top_dut/u_pwm_core_1/u_pwm_prescaler/psc_counter_reg_4_s0/CLK</td>
</tr>
<tr>
<td>15.236</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>pwm_top_dut/u_pwm_core_1/u_pwm_prescaler/psc_counter_reg_4_s0</td>
</tr>
<tr>
<td>15.201</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C15[2][A]</td>
<td>pwm_top_dut/u_pwm_core_1/u_pwm_prescaler/psc_counter_reg_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.016</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.681, 52.205%; route: 2.223, 43.278%; tC2Q: 0.232, 4.518%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.144</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.058</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.201</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwm_top_dut/u_pwm_register/psc_preload_1_o_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>pwm_top_dut/u_pwm_core_1/u_pwm_prescaler/psc_counter_reg_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.651</td>
<td>4.651</td>
<td>tCL</td>
<td>RR</td>
<td>674</td>
<td>PLL_L[1]</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>6.922</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C25[0][A]</td>
<td>pwm_top_dut/u_pwm_register/psc_preload_1_o_6_s0/CLK</td>
</tr>
<tr>
<td>7.154</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R25C25[0][A]</td>
<td style=" font-weight:bold;">pwm_top_dut/u_pwm_register/psc_preload_1_o_6_s0/Q</td>
</tr>
<tr>
<td>8.100</td>
<td>0.946</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C19[0][A]</td>
<td>pwm_top_dut/u_pwm_core_1/u_pwm_prescaler/n114_s7/I2</td>
</tr>
<tr>
<td>8.649</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C19[0][A]</td>
<td style=" background: #97FFFF;">pwm_top_dut/u_pwm_core_1/u_pwm_prescaler/n114_s7/F</td>
</tr>
<tr>
<td>8.821</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C19[0][B]</td>
<td>pwm_top_dut/u_pwm_core_1/u_pwm_prescaler/n114_s5/I3</td>
</tr>
<tr>
<td>9.338</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C19[0][B]</td>
<td style=" background: #97FFFF;">pwm_top_dut/u_pwm_core_1/u_pwm_prescaler/n114_s5/F</td>
</tr>
<tr>
<td>9.735</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C18[2][B]</td>
<td>pwm_top_dut/u_pwm_core_1/u_pwm_prescaler/n114_s3/I3</td>
</tr>
<tr>
<td>10.284</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R16C18[2][B]</td>
<td style=" background: #97FFFF;">pwm_top_dut/u_pwm_core_1/u_pwm_prescaler/n114_s3/F</td>
</tr>
<tr>
<td>10.288</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C18[3][A]</td>
<td>pwm_top_dut/u_pwm_core_1/u_pwm_prescaler/n113_s3/I0</td>
</tr>
<tr>
<td>10.805</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>15</td>
<td>R16C18[3][A]</td>
<td style=" background: #97FFFF;">pwm_top_dut/u_pwm_core_1/u_pwm_prescaler/n113_s3/F</td>
</tr>
<tr>
<td>11.509</td>
<td>0.703</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C15[1][B]</td>
<td>pwm_top_dut/u_pwm_core_1/u_pwm_prescaler/n107_s2/I2</td>
</tr>
<tr>
<td>12.058</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C15[1][B]</td>
<td style=" background: #97FFFF;">pwm_top_dut/u_pwm_core_1/u_pwm_prescaler/n107_s2/F</td>
</tr>
<tr>
<td>12.058</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C15[1][B]</td>
<td style=" font-weight:bold;">pwm_top_dut/u_pwm_core_1/u_pwm_prescaler/psc_counter_reg_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.333</td>
<td>8.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.000</td>
<td>4.667</td>
<td>tCL</td>
<td>RR</td>
<td>704</td>
<td>PLL_L[1]</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>15.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C15[1][B]</td>
<td>pwm_top_dut/u_pwm_core_1/u_pwm_prescaler/psc_counter_reg_6_s0/CLK</td>
</tr>
<tr>
<td>15.236</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>pwm_top_dut/u_pwm_core_1/u_pwm_prescaler/psc_counter_reg_6_s0</td>
</tr>
<tr>
<td>15.201</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C15[1][B]</td>
<td>pwm_top_dut/u_pwm_core_1/u_pwm_prescaler/psc_counter_reg_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.016</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.681, 52.205%; route: 2.223, 43.278%; tC2Q: 0.232, 4.518%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.254</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.947</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.201</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwm_top_dut/u_pwm_register/psc_preload_1_o_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>pwm_top_dut/u_pwm_core_1/u_pwm_prescaler/psc_counter_reg_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.651</td>
<td>4.651</td>
<td>tCL</td>
<td>RR</td>
<td>674</td>
<td>PLL_L[1]</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>6.922</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C25[0][A]</td>
<td>pwm_top_dut/u_pwm_register/psc_preload_1_o_6_s0/CLK</td>
</tr>
<tr>
<td>7.154</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R25C25[0][A]</td>
<td style=" font-weight:bold;">pwm_top_dut/u_pwm_register/psc_preload_1_o_6_s0/Q</td>
</tr>
<tr>
<td>8.100</td>
<td>0.946</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C19[0][A]</td>
<td>pwm_top_dut/u_pwm_core_1/u_pwm_prescaler/n114_s7/I2</td>
</tr>
<tr>
<td>8.649</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C19[0][A]</td>
<td style=" background: #97FFFF;">pwm_top_dut/u_pwm_core_1/u_pwm_prescaler/n114_s7/F</td>
</tr>
<tr>
<td>8.821</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C19[0][B]</td>
<td>pwm_top_dut/u_pwm_core_1/u_pwm_prescaler/n114_s5/I3</td>
</tr>
<tr>
<td>9.338</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C19[0][B]</td>
<td style=" background: #97FFFF;">pwm_top_dut/u_pwm_core_1/u_pwm_prescaler/n114_s5/F</td>
</tr>
<tr>
<td>9.735</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C18[2][B]</td>
<td>pwm_top_dut/u_pwm_core_1/u_pwm_prescaler/n114_s3/I3</td>
</tr>
<tr>
<td>10.284</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R16C18[2][B]</td>
<td style=" background: #97FFFF;">pwm_top_dut/u_pwm_core_1/u_pwm_prescaler/n114_s3/F</td>
</tr>
<tr>
<td>10.288</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C18[3][A]</td>
<td>pwm_top_dut/u_pwm_core_1/u_pwm_prescaler/n113_s3/I0</td>
</tr>
<tr>
<td>10.805</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>15</td>
<td>R16C18[3][A]</td>
<td style=" background: #97FFFF;">pwm_top_dut/u_pwm_core_1/u_pwm_prescaler/n113_s3/F</td>
</tr>
<tr>
<td>11.377</td>
<td>0.572</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C16[2][A]</td>
<td>pwm_top_dut/u_pwm_core_1/u_pwm_prescaler/n99_s2/I2</td>
</tr>
<tr>
<td>11.947</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C16[2][A]</td>
<td style=" background: #97FFFF;">pwm_top_dut/u_pwm_core_1/u_pwm_prescaler/n99_s2/F</td>
</tr>
<tr>
<td>11.947</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C16[2][A]</td>
<td style=" font-weight:bold;">pwm_top_dut/u_pwm_core_1/u_pwm_prescaler/psc_counter_reg_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.333</td>
<td>8.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.000</td>
<td>4.667</td>
<td>tCL</td>
<td>RR</td>
<td>704</td>
<td>PLL_L[1]</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>15.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C16[2][A]</td>
<td>pwm_top_dut/u_pwm_core_1/u_pwm_prescaler/psc_counter_reg_14_s0/CLK</td>
</tr>
<tr>
<td>15.236</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>pwm_top_dut/u_pwm_core_1/u_pwm_prescaler/psc_counter_reg_14_s0</td>
</tr>
<tr>
<td>15.201</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C16[2][A]</td>
<td>pwm_top_dut/u_pwm_core_1/u_pwm_prescaler/psc_counter_reg_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.016</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.702, 53.771%; route: 2.091, 41.613%; tC2Q: 0.232, 4.617%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.327</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.875</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.201</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwm_top_dut/u_pwm_register/psc_preload_4_o_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_prescaler/psc_counter_reg_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.651</td>
<td>4.651</td>
<td>tCL</td>
<td>RR</td>
<td>674</td>
<td>PLL_L[1]</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>6.922</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C30[2][A]</td>
<td>pwm_top_dut/u_pwm_register/psc_preload_4_o_1_s0/CLK</td>
</tr>
<tr>
<td>7.154</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R22C30[2][A]</td>
<td style=" font-weight:bold;">pwm_top_dut/u_pwm_register/psc_preload_4_o_1_s0/Q</td>
</tr>
<tr>
<td>8.584</td>
<td>1.430</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C27[2][B]</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_prescaler/n114_s5/I1</td>
</tr>
<tr>
<td>8.955</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C27[2][B]</td>
<td style=" background: #97FFFF;">pwm_top_dut/u_pwm_core_4/u_pwm_prescaler/n114_s5/F</td>
</tr>
<tr>
<td>9.368</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C28[2][B]</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_prescaler/n114_s3/I1</td>
</tr>
<tr>
<td>9.938</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R38C28[2][B]</td>
<td style=" background: #97FFFF;">pwm_top_dut/u_pwm_core_4/u_pwm_prescaler/n114_s3/F</td>
</tr>
<tr>
<td>10.110</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C27[3][B]</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_prescaler/n114_s2/I3</td>
</tr>
<tr>
<td>10.563</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>12</td>
<td>R38C27[3][B]</td>
<td style=" background: #97FFFF;">pwm_top_dut/u_pwm_core_4/u_pwm_prescaler/n114_s2/F</td>
</tr>
<tr>
<td>10.752</td>
<td>0.188</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C27[2][B]</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_prescaler/n113_s3/I1</td>
</tr>
<tr>
<td>11.322</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R39C27[2][B]</td>
<td style=" background: #97FFFF;">pwm_top_dut/u_pwm_core_4/u_pwm_prescaler/n113_s3/F</td>
</tr>
<tr>
<td>11.326</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C27[2][A]</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_prescaler/n111_s2/I3</td>
</tr>
<tr>
<td>11.875</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R39C27[2][A]</td>
<td style=" background: #97FFFF;">pwm_top_dut/u_pwm_core_4/u_pwm_prescaler/n111_s2/F</td>
</tr>
<tr>
<td>11.875</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C27[2][A]</td>
<td style=" font-weight:bold;">pwm_top_dut/u_pwm_core_4/u_pwm_prescaler/psc_counter_reg_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.333</td>
<td>8.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.000</td>
<td>4.667</td>
<td>tCL</td>
<td>RR</td>
<td>704</td>
<td>PLL_L[1]</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>15.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C27[2][A]</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_prescaler/psc_counter_reg_2_s0/CLK</td>
</tr>
<tr>
<td>15.236</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_prescaler/psc_counter_reg_2_s0</td>
</tr>
<tr>
<td>15.201</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R39C27[2][A]</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_prescaler/psc_counter_reg_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.016</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.513, 50.741%; route: 2.208, 44.574%; tC2Q: 0.232, 4.684%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.333</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.904</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.236</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_counter/cnt_o_0_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_counter/cnt_o_8_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.667</td>
<td>4.667</td>
<td>tCL</td>
<td>RR</td>
<td>704</td>
<td>PLL_L[1]</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.938</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C32[2][A]</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_counter/cnt_o_0_s3/CLK</td>
</tr>
<tr>
<td>7.170</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>14</td>
<td>R36C32[2][A]</td>
<td style=" font-weight:bold;">pwm_top_dut/u_pwm_core_4/u_pwm_counter/cnt_o_0_s3/Q</td>
</tr>
<tr>
<td>8.690</td>
<td>1.520</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C29[0][A]</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_counter/n45_s32/CIN</td>
</tr>
<tr>
<td>8.725</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C29[0][A]</td>
<td style=" background: #97FFFF;">pwm_top_dut/u_pwm_core_4/u_pwm_counter/n45_s32/COUT</td>
</tr>
<tr>
<td>8.725</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C29[0][B]</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_counter/n45_s33/CIN</td>
</tr>
<tr>
<td>8.761</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C29[0][B]</td>
<td style=" background: #97FFFF;">pwm_top_dut/u_pwm_core_4/u_pwm_counter/n45_s33/COUT</td>
</tr>
<tr>
<td>8.761</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C29[1][A]</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_counter/n45_s34/CIN</td>
</tr>
<tr>
<td>8.796</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C29[1][A]</td>
<td style=" background: #97FFFF;">pwm_top_dut/u_pwm_core_4/u_pwm_counter/n45_s34/COUT</td>
</tr>
<tr>
<td>8.796</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C29[1][B]</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_counter/n45_s35/CIN</td>
</tr>
<tr>
<td>8.831</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C29[1][B]</td>
<td style=" background: #97FFFF;">pwm_top_dut/u_pwm_core_4/u_pwm_counter/n45_s35/COUT</td>
</tr>
<tr>
<td>8.831</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C29[2][A]</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_counter/n45_s36/CIN</td>
</tr>
<tr>
<td>8.866</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C29[2][A]</td>
<td style=" background: #97FFFF;">pwm_top_dut/u_pwm_core_4/u_pwm_counter/n45_s36/COUT</td>
</tr>
<tr>
<td>8.866</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C29[2][B]</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_counter/n45_s37/CIN</td>
</tr>
<tr>
<td>8.901</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C29[2][B]</td>
<td style=" background: #97FFFF;">pwm_top_dut/u_pwm_core_4/u_pwm_counter/n45_s37/COUT</td>
</tr>
<tr>
<td>8.901</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C30[0][A]</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_counter/n45_s38/CIN</td>
</tr>
<tr>
<td>8.937</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C30[0][A]</td>
<td style=" background: #97FFFF;">pwm_top_dut/u_pwm_core_4/u_pwm_counter/n45_s38/COUT</td>
</tr>
<tr>
<td>8.937</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C30[0][B]</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_counter/n45_s39/CIN</td>
</tr>
<tr>
<td>8.972</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C30[0][B]</td>
<td style=" background: #97FFFF;">pwm_top_dut/u_pwm_core_4/u_pwm_counter/n45_s39/COUT</td>
</tr>
<tr>
<td>8.972</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C30[1][A]</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_counter/n45_s40/CIN</td>
</tr>
<tr>
<td>9.007</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C30[1][A]</td>
<td style=" background: #97FFFF;">pwm_top_dut/u_pwm_core_4/u_pwm_counter/n45_s40/COUT</td>
</tr>
<tr>
<td>9.007</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C30[1][B]</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_counter/n45_s41/CIN</td>
</tr>
<tr>
<td>9.042</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C30[1][B]</td>
<td style=" background: #97FFFF;">pwm_top_dut/u_pwm_core_4/u_pwm_counter/n45_s41/COUT</td>
</tr>
<tr>
<td>9.042</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C30[2][A]</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_counter/n45_s42/CIN</td>
</tr>
<tr>
<td>9.077</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C30[2][A]</td>
<td style=" background: #97FFFF;">pwm_top_dut/u_pwm_core_4/u_pwm_counter/n45_s42/COUT</td>
</tr>
<tr>
<td>9.077</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C30[2][B]</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_counter/n45_s43/CIN</td>
</tr>
<tr>
<td>9.113</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C30[2][B]</td>
<td style=" background: #97FFFF;">pwm_top_dut/u_pwm_core_4/u_pwm_counter/n45_s43/COUT</td>
</tr>
<tr>
<td>9.113</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C31[0][A]</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_counter/n45_s44/CIN</td>
</tr>
<tr>
<td>9.148</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C31[0][A]</td>
<td style=" background: #97FFFF;">pwm_top_dut/u_pwm_core_4/u_pwm_counter/n45_s44/COUT</td>
</tr>
<tr>
<td>9.148</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C31[0][B]</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_counter/n45_s45/CIN</td>
</tr>
<tr>
<td>9.183</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C31[0][B]</td>
<td style=" background: #97FFFF;">pwm_top_dut/u_pwm_core_4/u_pwm_counter/n45_s45/COUT</td>
</tr>
<tr>
<td>9.183</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C31[1][A]</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_counter/n45_s46/CIN</td>
</tr>
<tr>
<td>9.218</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C31[1][A]</td>
<td style=" background: #97FFFF;">pwm_top_dut/u_pwm_core_4/u_pwm_counter/n45_s46/COUT</td>
</tr>
<tr>
<td>10.101</td>
<td>0.883</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C31[3][B]</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_counter/n95_s2/I0</td>
</tr>
<tr>
<td>10.656</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R36C31[3][B]</td>
<td style=" background: #97FFFF;">pwm_top_dut/u_pwm_core_4/u_pwm_counter/n95_s2/F</td>
</tr>
<tr>
<td>11.355</td>
<td>0.698</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C32[1][A]</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_counter/n87_s1/I3</td>
</tr>
<tr>
<td>11.904</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R39C32[1][A]</td>
<td style=" background: #97FFFF;">pwm_top_dut/u_pwm_core_4/u_pwm_counter/n87_s1/F</td>
</tr>
<tr>
<td>11.904</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C32[1][A]</td>
<td style=" font-weight:bold;">pwm_top_dut/u_pwm_core_4/u_pwm_counter/cnt_o_8_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.333</td>
<td>8.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.000</td>
<td>4.667</td>
<td>tCL</td>
<td>RR</td>
<td>704</td>
<td>PLL_L[1]</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>15.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C32[1][A]</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_counter/cnt_o_8_s1/CLK</td>
</tr>
<tr>
<td>15.236</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R39C32[1][A]</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_counter/cnt_o_8_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.632, 32.867%; route: 3.102, 62.461%; tC2Q: 0.232, 4.672%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.333</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.904</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.236</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_counter/cnt_o_0_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_counter/cnt_o_9_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.667</td>
<td>4.667</td>
<td>tCL</td>
<td>RR</td>
<td>704</td>
<td>PLL_L[1]</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.938</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C32[2][A]</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_counter/cnt_o_0_s3/CLK</td>
</tr>
<tr>
<td>7.170</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>14</td>
<td>R36C32[2][A]</td>
<td style=" font-weight:bold;">pwm_top_dut/u_pwm_core_4/u_pwm_counter/cnt_o_0_s3/Q</td>
</tr>
<tr>
<td>8.690</td>
<td>1.520</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C29[0][A]</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_counter/n45_s32/CIN</td>
</tr>
<tr>
<td>8.725</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C29[0][A]</td>
<td style=" background: #97FFFF;">pwm_top_dut/u_pwm_core_4/u_pwm_counter/n45_s32/COUT</td>
</tr>
<tr>
<td>8.725</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C29[0][B]</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_counter/n45_s33/CIN</td>
</tr>
<tr>
<td>8.761</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C29[0][B]</td>
<td style=" background: #97FFFF;">pwm_top_dut/u_pwm_core_4/u_pwm_counter/n45_s33/COUT</td>
</tr>
<tr>
<td>8.761</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C29[1][A]</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_counter/n45_s34/CIN</td>
</tr>
<tr>
<td>8.796</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C29[1][A]</td>
<td style=" background: #97FFFF;">pwm_top_dut/u_pwm_core_4/u_pwm_counter/n45_s34/COUT</td>
</tr>
<tr>
<td>8.796</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C29[1][B]</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_counter/n45_s35/CIN</td>
</tr>
<tr>
<td>8.831</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C29[1][B]</td>
<td style=" background: #97FFFF;">pwm_top_dut/u_pwm_core_4/u_pwm_counter/n45_s35/COUT</td>
</tr>
<tr>
<td>8.831</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C29[2][A]</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_counter/n45_s36/CIN</td>
</tr>
<tr>
<td>8.866</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C29[2][A]</td>
<td style=" background: #97FFFF;">pwm_top_dut/u_pwm_core_4/u_pwm_counter/n45_s36/COUT</td>
</tr>
<tr>
<td>8.866</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C29[2][B]</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_counter/n45_s37/CIN</td>
</tr>
<tr>
<td>8.901</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C29[2][B]</td>
<td style=" background: #97FFFF;">pwm_top_dut/u_pwm_core_4/u_pwm_counter/n45_s37/COUT</td>
</tr>
<tr>
<td>8.901</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C30[0][A]</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_counter/n45_s38/CIN</td>
</tr>
<tr>
<td>8.937</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C30[0][A]</td>
<td style=" background: #97FFFF;">pwm_top_dut/u_pwm_core_4/u_pwm_counter/n45_s38/COUT</td>
</tr>
<tr>
<td>8.937</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C30[0][B]</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_counter/n45_s39/CIN</td>
</tr>
<tr>
<td>8.972</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C30[0][B]</td>
<td style=" background: #97FFFF;">pwm_top_dut/u_pwm_core_4/u_pwm_counter/n45_s39/COUT</td>
</tr>
<tr>
<td>8.972</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C30[1][A]</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_counter/n45_s40/CIN</td>
</tr>
<tr>
<td>9.007</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C30[1][A]</td>
<td style=" background: #97FFFF;">pwm_top_dut/u_pwm_core_4/u_pwm_counter/n45_s40/COUT</td>
</tr>
<tr>
<td>9.007</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C30[1][B]</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_counter/n45_s41/CIN</td>
</tr>
<tr>
<td>9.042</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C30[1][B]</td>
<td style=" background: #97FFFF;">pwm_top_dut/u_pwm_core_4/u_pwm_counter/n45_s41/COUT</td>
</tr>
<tr>
<td>9.042</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C30[2][A]</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_counter/n45_s42/CIN</td>
</tr>
<tr>
<td>9.077</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C30[2][A]</td>
<td style=" background: #97FFFF;">pwm_top_dut/u_pwm_core_4/u_pwm_counter/n45_s42/COUT</td>
</tr>
<tr>
<td>9.077</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C30[2][B]</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_counter/n45_s43/CIN</td>
</tr>
<tr>
<td>9.113</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C30[2][B]</td>
<td style=" background: #97FFFF;">pwm_top_dut/u_pwm_core_4/u_pwm_counter/n45_s43/COUT</td>
</tr>
<tr>
<td>9.113</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C31[0][A]</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_counter/n45_s44/CIN</td>
</tr>
<tr>
<td>9.148</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C31[0][A]</td>
<td style=" background: #97FFFF;">pwm_top_dut/u_pwm_core_4/u_pwm_counter/n45_s44/COUT</td>
</tr>
<tr>
<td>9.148</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C31[0][B]</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_counter/n45_s45/CIN</td>
</tr>
<tr>
<td>9.183</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C31[0][B]</td>
<td style=" background: #97FFFF;">pwm_top_dut/u_pwm_core_4/u_pwm_counter/n45_s45/COUT</td>
</tr>
<tr>
<td>9.183</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C31[1][A]</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_counter/n45_s46/CIN</td>
</tr>
<tr>
<td>9.218</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C31[1][A]</td>
<td style=" background: #97FFFF;">pwm_top_dut/u_pwm_core_4/u_pwm_counter/n45_s46/COUT</td>
</tr>
<tr>
<td>10.101</td>
<td>0.883</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C31[3][B]</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_counter/n95_s2/I0</td>
</tr>
<tr>
<td>10.656</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R36C31[3][B]</td>
<td style=" background: #97FFFF;">pwm_top_dut/u_pwm_core_4/u_pwm_counter/n95_s2/F</td>
</tr>
<tr>
<td>11.355</td>
<td>0.698</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C32[0][A]</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_counter/n86_s1/I2</td>
</tr>
<tr>
<td>11.904</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R39C32[0][A]</td>
<td style=" background: #97FFFF;">pwm_top_dut/u_pwm_core_4/u_pwm_counter/n86_s1/F</td>
</tr>
<tr>
<td>11.904</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C32[0][A]</td>
<td style=" font-weight:bold;">pwm_top_dut/u_pwm_core_4/u_pwm_counter/cnt_o_9_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.333</td>
<td>8.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.000</td>
<td>4.667</td>
<td>tCL</td>
<td>RR</td>
<td>704</td>
<td>PLL_L[1]</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>15.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C32[0][A]</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_counter/cnt_o_9_s1/CLK</td>
</tr>
<tr>
<td>15.236</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R39C32[0][A]</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_counter/cnt_o_9_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.632, 32.867%; route: 3.102, 62.461%; tC2Q: 0.232, 4.672%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.371</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.830</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.201</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwm_top_dut/u_pwm_register/psc_preload_1_o_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>pwm_top_dut/u_pwm_core_1/u_pwm_prescaler/psc_counter_reg_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.651</td>
<td>4.651</td>
<td>tCL</td>
<td>RR</td>
<td>674</td>
<td>PLL_L[1]</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>6.922</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C25[0][A]</td>
<td>pwm_top_dut/u_pwm_register/psc_preload_1_o_6_s0/CLK</td>
</tr>
<tr>
<td>7.154</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R25C25[0][A]</td>
<td style=" font-weight:bold;">pwm_top_dut/u_pwm_register/psc_preload_1_o_6_s0/Q</td>
</tr>
<tr>
<td>8.100</td>
<td>0.946</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C19[0][A]</td>
<td>pwm_top_dut/u_pwm_core_1/u_pwm_prescaler/n114_s7/I2</td>
</tr>
<tr>
<td>8.649</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C19[0][A]</td>
<td style=" background: #97FFFF;">pwm_top_dut/u_pwm_core_1/u_pwm_prescaler/n114_s7/F</td>
</tr>
<tr>
<td>8.821</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C19[0][B]</td>
<td>pwm_top_dut/u_pwm_core_1/u_pwm_prescaler/n114_s5/I3</td>
</tr>
<tr>
<td>9.338</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C19[0][B]</td>
<td style=" background: #97FFFF;">pwm_top_dut/u_pwm_core_1/u_pwm_prescaler/n114_s5/F</td>
</tr>
<tr>
<td>9.735</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C18[2][B]</td>
<td>pwm_top_dut/u_pwm_core_1/u_pwm_prescaler/n114_s3/I3</td>
</tr>
<tr>
<td>10.284</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R16C18[2][B]</td>
<td style=" background: #97FFFF;">pwm_top_dut/u_pwm_core_1/u_pwm_prescaler/n114_s3/F</td>
</tr>
<tr>
<td>10.288</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C18[3][A]</td>
<td>pwm_top_dut/u_pwm_core_1/u_pwm_prescaler/n113_s3/I0</td>
</tr>
<tr>
<td>10.805</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>15</td>
<td>R16C18[3][A]</td>
<td style=" background: #97FFFF;">pwm_top_dut/u_pwm_core_1/u_pwm_prescaler/n113_s3/F</td>
</tr>
<tr>
<td>11.260</td>
<td>0.455</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C17[2][B]</td>
<td>pwm_top_dut/u_pwm_core_1/u_pwm_prescaler/n101_s2/I2</td>
</tr>
<tr>
<td>11.830</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C17[2][B]</td>
<td style=" background: #97FFFF;">pwm_top_dut/u_pwm_core_1/u_pwm_prescaler/n101_s2/F</td>
</tr>
<tr>
<td>11.830</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C17[2][B]</td>
<td style=" font-weight:bold;">pwm_top_dut/u_pwm_core_1/u_pwm_prescaler/psc_counter_reg_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.333</td>
<td>8.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.000</td>
<td>4.667</td>
<td>tCL</td>
<td>RR</td>
<td>704</td>
<td>PLL_L[1]</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>15.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C17[2][B]</td>
<td>pwm_top_dut/u_pwm_core_1/u_pwm_prescaler/psc_counter_reg_12_s0/CLK</td>
</tr>
<tr>
<td>15.236</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>pwm_top_dut/u_pwm_core_1/u_pwm_prescaler/psc_counter_reg_12_s0</td>
</tr>
<tr>
<td>15.201</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C17[2][B]</td>
<td>pwm_top_dut/u_pwm_core_1/u_pwm_prescaler/psc_counter_reg_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.016</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.702, 55.052%; route: 1.974, 40.221%; tC2Q: 0.232, 4.727%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.398</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.803</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.201</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwm_top_dut/u_pwm_register/psc_preload_1_o_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>pwm_top_dut/u_pwm_core_1/u_pwm_prescaler/psc_counter_reg_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.651</td>
<td>4.651</td>
<td>tCL</td>
<td>RR</td>
<td>674</td>
<td>PLL_L[1]</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>6.922</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C25[0][A]</td>
<td>pwm_top_dut/u_pwm_register/psc_preload_1_o_6_s0/CLK</td>
</tr>
<tr>
<td>7.154</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R25C25[0][A]</td>
<td style=" font-weight:bold;">pwm_top_dut/u_pwm_register/psc_preload_1_o_6_s0/Q</td>
</tr>
<tr>
<td>8.100</td>
<td>0.946</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C19[0][A]</td>
<td>pwm_top_dut/u_pwm_core_1/u_pwm_prescaler/n114_s7/I2</td>
</tr>
<tr>
<td>8.649</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C19[0][A]</td>
<td style=" background: #97FFFF;">pwm_top_dut/u_pwm_core_1/u_pwm_prescaler/n114_s7/F</td>
</tr>
<tr>
<td>8.821</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C19[0][B]</td>
<td>pwm_top_dut/u_pwm_core_1/u_pwm_prescaler/n114_s5/I3</td>
</tr>
<tr>
<td>9.338</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C19[0][B]</td>
<td style=" background: #97FFFF;">pwm_top_dut/u_pwm_core_1/u_pwm_prescaler/n114_s5/F</td>
</tr>
<tr>
<td>9.735</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C18[2][B]</td>
<td>pwm_top_dut/u_pwm_core_1/u_pwm_prescaler/n114_s3/I3</td>
</tr>
<tr>
<td>10.284</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R16C18[2][B]</td>
<td style=" background: #97FFFF;">pwm_top_dut/u_pwm_core_1/u_pwm_prescaler/n114_s3/F</td>
</tr>
<tr>
<td>10.288</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C18[3][A]</td>
<td>pwm_top_dut/u_pwm_core_1/u_pwm_prescaler/n113_s3/I0</td>
</tr>
<tr>
<td>10.805</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>15</td>
<td>R16C18[3][A]</td>
<td style=" background: #97FFFF;">pwm_top_dut/u_pwm_core_1/u_pwm_prescaler/n113_s3/F</td>
</tr>
<tr>
<td>11.254</td>
<td>0.449</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C18[2][A]</td>
<td>pwm_top_dut/u_pwm_core_1/u_pwm_prescaler/n103_s2/I2</td>
</tr>
<tr>
<td>11.803</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C18[2][A]</td>
<td style=" background: #97FFFF;">pwm_top_dut/u_pwm_core_1/u_pwm_prescaler/n103_s2/F</td>
</tr>
<tr>
<td>11.803</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C18[2][A]</td>
<td style=" font-weight:bold;">pwm_top_dut/u_pwm_core_1/u_pwm_prescaler/psc_counter_reg_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.333</td>
<td>8.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.000</td>
<td>4.667</td>
<td>tCL</td>
<td>RR</td>
<td>704</td>
<td>PLL_L[1]</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>15.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C18[2][A]</td>
<td>pwm_top_dut/u_pwm_core_1/u_pwm_prescaler/psc_counter_reg_10_s0/CLK</td>
</tr>
<tr>
<td>15.236</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>pwm_top_dut/u_pwm_core_1/u_pwm_prescaler/psc_counter_reg_10_s0</td>
</tr>
<tr>
<td>15.201</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C18[2][A]</td>
<td>pwm_top_dut/u_pwm_core_1/u_pwm_prescaler/psc_counter_reg_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.016</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.681, 54.923%; route: 1.968, 40.324%; tC2Q: 0.232, 4.753%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.416</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.785</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.201</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwm_top_dut/u_pwm_register/psc_preload_1_o_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>pwm_top_dut/u_pwm_core_1/u_pwm_prescaler/psc_counter_reg_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.651</td>
<td>4.651</td>
<td>tCL</td>
<td>RR</td>
<td>674</td>
<td>PLL_L[1]</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>6.922</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C25[0][A]</td>
<td>pwm_top_dut/u_pwm_register/psc_preload_1_o_6_s0/CLK</td>
</tr>
<tr>
<td>7.154</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R25C25[0][A]</td>
<td style=" font-weight:bold;">pwm_top_dut/u_pwm_register/psc_preload_1_o_6_s0/Q</td>
</tr>
<tr>
<td>8.100</td>
<td>0.946</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C19[0][A]</td>
<td>pwm_top_dut/u_pwm_core_1/u_pwm_prescaler/n114_s7/I2</td>
</tr>
<tr>
<td>8.649</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C19[0][A]</td>
<td style=" background: #97FFFF;">pwm_top_dut/u_pwm_core_1/u_pwm_prescaler/n114_s7/F</td>
</tr>
<tr>
<td>8.821</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C19[0][B]</td>
<td>pwm_top_dut/u_pwm_core_1/u_pwm_prescaler/n114_s5/I3</td>
</tr>
<tr>
<td>9.338</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C19[0][B]</td>
<td style=" background: #97FFFF;">pwm_top_dut/u_pwm_core_1/u_pwm_prescaler/n114_s5/F</td>
</tr>
<tr>
<td>9.735</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C18[2][B]</td>
<td>pwm_top_dut/u_pwm_core_1/u_pwm_prescaler/n114_s3/I3</td>
</tr>
<tr>
<td>10.284</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R16C18[2][B]</td>
<td style=" background: #97FFFF;">pwm_top_dut/u_pwm_core_1/u_pwm_prescaler/n114_s3/F</td>
</tr>
<tr>
<td>10.288</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C18[3][A]</td>
<td>pwm_top_dut/u_pwm_core_1/u_pwm_prescaler/n113_s3/I0</td>
</tr>
<tr>
<td>10.805</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>15</td>
<td>R16C18[3][A]</td>
<td style=" background: #97FFFF;">pwm_top_dut/u_pwm_core_1/u_pwm_prescaler/n113_s3/F</td>
</tr>
<tr>
<td>11.236</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C16[0][B]</td>
<td>pwm_top_dut/u_pwm_core_1/u_pwm_prescaler/n112_s2/I2</td>
</tr>
<tr>
<td>11.785</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C16[0][B]</td>
<td style=" background: #97FFFF;">pwm_top_dut/u_pwm_core_1/u_pwm_prescaler/n112_s2/F</td>
</tr>
<tr>
<td>11.785</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C16[0][B]</td>
<td style=" font-weight:bold;">pwm_top_dut/u_pwm_core_1/u_pwm_prescaler/psc_counter_reg_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.333</td>
<td>8.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.000</td>
<td>4.667</td>
<td>tCL</td>
<td>RR</td>
<td>704</td>
<td>PLL_L[1]</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>15.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C16[0][B]</td>
<td>pwm_top_dut/u_pwm_core_1/u_pwm_prescaler/psc_counter_reg_1_s0/CLK</td>
</tr>
<tr>
<td>15.236</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>pwm_top_dut/u_pwm_core_1/u_pwm_prescaler/psc_counter_reg_1_s0</td>
</tr>
<tr>
<td>15.201</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C16[0][B]</td>
<td>pwm_top_dut/u_pwm_core_1/u_pwm_prescaler/psc_counter_reg_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.016</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.681, 55.128%; route: 1.950, 40.102%; tC2Q: 0.232, 4.770%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.416</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.785</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.201</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwm_top_dut/u_pwm_register/psc_preload_1_o_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>pwm_top_dut/u_pwm_core_1/u_pwm_prescaler/psc_counter_reg_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.651</td>
<td>4.651</td>
<td>tCL</td>
<td>RR</td>
<td>674</td>
<td>PLL_L[1]</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>6.922</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C25[0][A]</td>
<td>pwm_top_dut/u_pwm_register/psc_preload_1_o_6_s0/CLK</td>
</tr>
<tr>
<td>7.154</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R25C25[0][A]</td>
<td style=" font-weight:bold;">pwm_top_dut/u_pwm_register/psc_preload_1_o_6_s0/Q</td>
</tr>
<tr>
<td>8.100</td>
<td>0.946</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C19[0][A]</td>
<td>pwm_top_dut/u_pwm_core_1/u_pwm_prescaler/n114_s7/I2</td>
</tr>
<tr>
<td>8.649</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C19[0][A]</td>
<td style=" background: #97FFFF;">pwm_top_dut/u_pwm_core_1/u_pwm_prescaler/n114_s7/F</td>
</tr>
<tr>
<td>8.821</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C19[0][B]</td>
<td>pwm_top_dut/u_pwm_core_1/u_pwm_prescaler/n114_s5/I3</td>
</tr>
<tr>
<td>9.338</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C19[0][B]</td>
<td style=" background: #97FFFF;">pwm_top_dut/u_pwm_core_1/u_pwm_prescaler/n114_s5/F</td>
</tr>
<tr>
<td>9.735</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C18[2][B]</td>
<td>pwm_top_dut/u_pwm_core_1/u_pwm_prescaler/n114_s3/I3</td>
</tr>
<tr>
<td>10.284</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R16C18[2][B]</td>
<td style=" background: #97FFFF;">pwm_top_dut/u_pwm_core_1/u_pwm_prescaler/n114_s3/F</td>
</tr>
<tr>
<td>10.288</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C18[3][A]</td>
<td>pwm_top_dut/u_pwm_core_1/u_pwm_prescaler/n113_s3/I0</td>
</tr>
<tr>
<td>10.805</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>15</td>
<td>R16C18[3][A]</td>
<td style=" background: #97FFFF;">pwm_top_dut/u_pwm_core_1/u_pwm_prescaler/n113_s3/F</td>
</tr>
<tr>
<td>11.236</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C17[0][B]</td>
<td>pwm_top_dut/u_pwm_core_1/u_pwm_prescaler/n102_s2/I3</td>
</tr>
<tr>
<td>11.785</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C17[0][B]</td>
<td style=" background: #97FFFF;">pwm_top_dut/u_pwm_core_1/u_pwm_prescaler/n102_s2/F</td>
</tr>
<tr>
<td>11.785</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C17[0][B]</td>
<td style=" font-weight:bold;">pwm_top_dut/u_pwm_core_1/u_pwm_prescaler/psc_counter_reg_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.333</td>
<td>8.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.000</td>
<td>4.667</td>
<td>tCL</td>
<td>RR</td>
<td>704</td>
<td>PLL_L[1]</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>15.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C17[0][B]</td>
<td>pwm_top_dut/u_pwm_core_1/u_pwm_prescaler/psc_counter_reg_11_s0/CLK</td>
</tr>
<tr>
<td>15.236</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>pwm_top_dut/u_pwm_core_1/u_pwm_prescaler/psc_counter_reg_11_s0</td>
</tr>
<tr>
<td>15.201</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C17[0][B]</td>
<td>pwm_top_dut/u_pwm_core_1/u_pwm_prescaler/psc_counter_reg_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.016</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.681, 55.130%; route: 1.950, 40.099%; tC2Q: 0.232, 4.771%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.416</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.785</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.201</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwm_top_dut/u_pwm_register/psc_preload_1_o_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>pwm_top_dut/u_pwm_core_1/u_pwm_prescaler/psc_counter_reg_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.651</td>
<td>4.651</td>
<td>tCL</td>
<td>RR</td>
<td>674</td>
<td>PLL_L[1]</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>6.922</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C25[0][A]</td>
<td>pwm_top_dut/u_pwm_register/psc_preload_1_o_6_s0/CLK</td>
</tr>
<tr>
<td>7.154</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R25C25[0][A]</td>
<td style=" font-weight:bold;">pwm_top_dut/u_pwm_register/psc_preload_1_o_6_s0/Q</td>
</tr>
<tr>
<td>8.100</td>
<td>0.946</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C19[0][A]</td>
<td>pwm_top_dut/u_pwm_core_1/u_pwm_prescaler/n114_s7/I2</td>
</tr>
<tr>
<td>8.649</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C19[0][A]</td>
<td style=" background: #97FFFF;">pwm_top_dut/u_pwm_core_1/u_pwm_prescaler/n114_s7/F</td>
</tr>
<tr>
<td>8.821</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C19[0][B]</td>
<td>pwm_top_dut/u_pwm_core_1/u_pwm_prescaler/n114_s5/I3</td>
</tr>
<tr>
<td>9.338</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C19[0][B]</td>
<td style=" background: #97FFFF;">pwm_top_dut/u_pwm_core_1/u_pwm_prescaler/n114_s5/F</td>
</tr>
<tr>
<td>9.735</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C18[2][B]</td>
<td>pwm_top_dut/u_pwm_core_1/u_pwm_prescaler/n114_s3/I3</td>
</tr>
<tr>
<td>10.284</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R16C18[2][B]</td>
<td style=" background: #97FFFF;">pwm_top_dut/u_pwm_core_1/u_pwm_prescaler/n114_s3/F</td>
</tr>
<tr>
<td>10.288</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C18[3][A]</td>
<td>pwm_top_dut/u_pwm_core_1/u_pwm_prescaler/n113_s3/I0</td>
</tr>
<tr>
<td>10.805</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>15</td>
<td>R16C18[3][A]</td>
<td style=" background: #97FFFF;">pwm_top_dut/u_pwm_core_1/u_pwm_prescaler/n113_s3/F</td>
</tr>
<tr>
<td>11.236</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C17[0][A]</td>
<td>pwm_top_dut/u_pwm_core_1/u_pwm_prescaler/n100_s2/I3</td>
</tr>
<tr>
<td>11.785</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C17[0][A]</td>
<td style=" background: #97FFFF;">pwm_top_dut/u_pwm_core_1/u_pwm_prescaler/n100_s2/F</td>
</tr>
<tr>
<td>11.785</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C17[0][A]</td>
<td style=" font-weight:bold;">pwm_top_dut/u_pwm_core_1/u_pwm_prescaler/psc_counter_reg_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.333</td>
<td>8.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.000</td>
<td>4.667</td>
<td>tCL</td>
<td>RR</td>
<td>704</td>
<td>PLL_L[1]</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>15.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C17[0][A]</td>
<td>pwm_top_dut/u_pwm_core_1/u_pwm_prescaler/psc_counter_reg_13_s0/CLK</td>
</tr>
<tr>
<td>15.236</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>pwm_top_dut/u_pwm_core_1/u_pwm_prescaler/psc_counter_reg_13_s0</td>
</tr>
<tr>
<td>15.201</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C17[0][A]</td>
<td>pwm_top_dut/u_pwm_core_1/u_pwm_prescaler/psc_counter_reg_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.016</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.681, 55.130%; route: 1.950, 40.099%; tC2Q: 0.232, 4.771%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.424</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.777</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.201</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwm_top_dut/u_pwm_register/psc_preload_1_o_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>pwm_top_dut/u_pwm_core_1/u_pwm_prescaler/psc_counter_reg_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.651</td>
<td>4.651</td>
<td>tCL</td>
<td>RR</td>
<td>674</td>
<td>PLL_L[1]</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>6.922</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C25[0][A]</td>
<td>pwm_top_dut/u_pwm_register/psc_preload_1_o_6_s0/CLK</td>
</tr>
<tr>
<td>7.154</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R25C25[0][A]</td>
<td style=" font-weight:bold;">pwm_top_dut/u_pwm_register/psc_preload_1_o_6_s0/Q</td>
</tr>
<tr>
<td>8.100</td>
<td>0.946</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C19[0][A]</td>
<td>pwm_top_dut/u_pwm_core_1/u_pwm_prescaler/n114_s7/I2</td>
</tr>
<tr>
<td>8.649</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C19[0][A]</td>
<td style=" background: #97FFFF;">pwm_top_dut/u_pwm_core_1/u_pwm_prescaler/n114_s7/F</td>
</tr>
<tr>
<td>8.821</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C19[0][B]</td>
<td>pwm_top_dut/u_pwm_core_1/u_pwm_prescaler/n114_s5/I3</td>
</tr>
<tr>
<td>9.338</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C19[0][B]</td>
<td style=" background: #97FFFF;">pwm_top_dut/u_pwm_core_1/u_pwm_prescaler/n114_s5/F</td>
</tr>
<tr>
<td>9.735</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C18[2][B]</td>
<td>pwm_top_dut/u_pwm_core_1/u_pwm_prescaler/n114_s3/I3</td>
</tr>
<tr>
<td>10.284</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R16C18[2][B]</td>
<td style=" background: #97FFFF;">pwm_top_dut/u_pwm_core_1/u_pwm_prescaler/n114_s3/F</td>
</tr>
<tr>
<td>10.288</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C18[3][A]</td>
<td>pwm_top_dut/u_pwm_core_1/u_pwm_prescaler/n113_s3/I0</td>
</tr>
<tr>
<td>10.805</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>15</td>
<td>R16C18[3][A]</td>
<td style=" background: #97FFFF;">pwm_top_dut/u_pwm_core_1/u_pwm_prescaler/n113_s3/F</td>
</tr>
<tr>
<td>11.228</td>
<td>0.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C17[2][A]</td>
<td>pwm_top_dut/u_pwm_core_1/u_pwm_prescaler/n111_s2/I3</td>
</tr>
<tr>
<td>11.777</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C17[2][A]</td>
<td style=" background: #97FFFF;">pwm_top_dut/u_pwm_core_1/u_pwm_prescaler/n111_s2/F</td>
</tr>
<tr>
<td>11.777</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C17[2][A]</td>
<td style=" font-weight:bold;">pwm_top_dut/u_pwm_core_1/u_pwm_prescaler/psc_counter_reg_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.333</td>
<td>8.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.000</td>
<td>4.667</td>
<td>tCL</td>
<td>RR</td>
<td>704</td>
<td>PLL_L[1]</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>15.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C17[2][A]</td>
<td>pwm_top_dut/u_pwm_core_1/u_pwm_prescaler/psc_counter_reg_2_s0/CLK</td>
</tr>
<tr>
<td>15.236</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>pwm_top_dut/u_pwm_core_1/u_pwm_prescaler/psc_counter_reg_2_s0</td>
</tr>
<tr>
<td>15.201</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C17[2][A]</td>
<td>pwm_top_dut/u_pwm_core_1/u_pwm_prescaler/psc_counter_reg_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.016</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.681, 55.219%; route: 1.942, 40.002%; tC2Q: 0.232, 4.778%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.434</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.767</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.201</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwm_top_dut/u_pwm_register/psc_preload_3_o_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>pwm_top_dut/u_pwm_core_3/u_pwm_prescaler/psc_counter_reg_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.651</td>
<td>4.651</td>
<td>tCL</td>
<td>RR</td>
<td>674</td>
<td>PLL_L[1]</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>6.922</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C23[0][B]</td>
<td>pwm_top_dut/u_pwm_register/psc_preload_3_o_9_s0/CLK</td>
</tr>
<tr>
<td>7.154</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R27C23[0][B]</td>
<td style=" font-weight:bold;">pwm_top_dut/u_pwm_register/psc_preload_3_o_9_s0/Q</td>
</tr>
<tr>
<td>8.188</td>
<td>1.034</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C17[3][B]</td>
<td>pwm_top_dut/u_pwm_core_3/u_pwm_prescaler/n114_s4/I1</td>
</tr>
<tr>
<td>8.743</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C17[3][B]</td>
<td style=" background: #97FFFF;">pwm_top_dut/u_pwm_core_3/u_pwm_prescaler/n114_s4/F</td>
</tr>
<tr>
<td>9.156</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C16[3][B]</td>
<td>pwm_top_dut/u_pwm_core_3/u_pwm_prescaler/n114_s3/I0</td>
</tr>
<tr>
<td>9.618</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R33C16[3][B]</td>
<td style=" background: #97FFFF;">pwm_top_dut/u_pwm_core_3/u_pwm_prescaler/n114_s3/F</td>
</tr>
<tr>
<td>9.619</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C16[3][A]</td>
<td>pwm_top_dut/u_pwm_core_3/u_pwm_prescaler/n114_s2/I3</td>
</tr>
<tr>
<td>10.136</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>13</td>
<td>R33C16[3][A]</td>
<td style=" background: #97FFFF;">pwm_top_dut/u_pwm_core_3/u_pwm_prescaler/n114_s2/F</td>
</tr>
<tr>
<td>10.573</td>
<td>0.436</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C15[3][A]</td>
<td>pwm_top_dut/u_pwm_core_3/u_pwm_prescaler/n113_s3/I1</td>
</tr>
<tr>
<td>11.026</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R35C15[3][A]</td>
<td style=" background: #97FFFF;">pwm_top_dut/u_pwm_core_3/u_pwm_prescaler/n113_s3/F</td>
</tr>
<tr>
<td>11.218</td>
<td>0.193</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C14[0][B]</td>
<td>pwm_top_dut/u_pwm_core_3/u_pwm_prescaler/n111_s2/I3</td>
</tr>
<tr>
<td>11.767</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R35C14[0][B]</td>
<td style=" background: #97FFFF;">pwm_top_dut/u_pwm_core_3/u_pwm_prescaler/n111_s2/F</td>
</tr>
<tr>
<td>11.767</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C14[0][B]</td>
<td style=" font-weight:bold;">pwm_top_dut/u_pwm_core_3/u_pwm_prescaler/psc_counter_reg_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.333</td>
<td>8.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.000</td>
<td>4.667</td>
<td>tCL</td>
<td>RR</td>
<td>704</td>
<td>PLL_L[1]</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>15.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C14[0][B]</td>
<td>pwm_top_dut/u_pwm_core_3/u_pwm_prescaler/psc_counter_reg_2_s0/CLK</td>
</tr>
<tr>
<td>15.236</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>pwm_top_dut/u_pwm_core_3/u_pwm_prescaler/psc_counter_reg_2_s0</td>
</tr>
<tr>
<td>15.201</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R35C14[0][B]</td>
<td>pwm_top_dut/u_pwm_core_3/u_pwm_prescaler/psc_counter_reg_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.016</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.536, 52.339%; route: 2.077, 42.873%; tC2Q: 0.232, 4.788%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.434</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.767</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.201</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwm_top_dut/u_pwm_register/psc_preload_3_o_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>pwm_top_dut/u_pwm_core_3/u_pwm_prescaler/psc_counter_reg_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.651</td>
<td>4.651</td>
<td>tCL</td>
<td>RR</td>
<td>674</td>
<td>PLL_L[1]</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>6.922</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C23[0][B]</td>
<td>pwm_top_dut/u_pwm_register/psc_preload_3_o_9_s0/CLK</td>
</tr>
<tr>
<td>7.154</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R27C23[0][B]</td>
<td style=" font-weight:bold;">pwm_top_dut/u_pwm_register/psc_preload_3_o_9_s0/Q</td>
</tr>
<tr>
<td>8.188</td>
<td>1.034</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C17[3][B]</td>
<td>pwm_top_dut/u_pwm_core_3/u_pwm_prescaler/n114_s4/I1</td>
</tr>
<tr>
<td>8.743</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C17[3][B]</td>
<td style=" background: #97FFFF;">pwm_top_dut/u_pwm_core_3/u_pwm_prescaler/n114_s4/F</td>
</tr>
<tr>
<td>9.156</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C16[3][B]</td>
<td>pwm_top_dut/u_pwm_core_3/u_pwm_prescaler/n114_s3/I0</td>
</tr>
<tr>
<td>9.618</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R33C16[3][B]</td>
<td style=" background: #97FFFF;">pwm_top_dut/u_pwm_core_3/u_pwm_prescaler/n114_s3/F</td>
</tr>
<tr>
<td>9.619</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C16[3][A]</td>
<td>pwm_top_dut/u_pwm_core_3/u_pwm_prescaler/n114_s2/I3</td>
</tr>
<tr>
<td>10.136</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>13</td>
<td>R33C16[3][A]</td>
<td style=" background: #97FFFF;">pwm_top_dut/u_pwm_core_3/u_pwm_prescaler/n114_s2/F</td>
</tr>
<tr>
<td>10.573</td>
<td>0.436</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C15[3][A]</td>
<td>pwm_top_dut/u_pwm_core_3/u_pwm_prescaler/n113_s3/I1</td>
</tr>
<tr>
<td>11.026</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R35C15[3][A]</td>
<td style=" background: #97FFFF;">pwm_top_dut/u_pwm_core_3/u_pwm_prescaler/n113_s3/F</td>
</tr>
<tr>
<td>11.218</td>
<td>0.193</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C14[0][A]</td>
<td>pwm_top_dut/u_pwm_core_3/u_pwm_prescaler/n108_s2/I3</td>
</tr>
<tr>
<td>11.767</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R35C14[0][A]</td>
<td style=" background: #97FFFF;">pwm_top_dut/u_pwm_core_3/u_pwm_prescaler/n108_s2/F</td>
</tr>
<tr>
<td>11.767</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C14[0][A]</td>
<td style=" font-weight:bold;">pwm_top_dut/u_pwm_core_3/u_pwm_prescaler/psc_counter_reg_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.333</td>
<td>8.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.000</td>
<td>4.667</td>
<td>tCL</td>
<td>RR</td>
<td>704</td>
<td>PLL_L[1]</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>15.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C14[0][A]</td>
<td>pwm_top_dut/u_pwm_core_3/u_pwm_prescaler/psc_counter_reg_5_s0/CLK</td>
</tr>
<tr>
<td>15.236</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>pwm_top_dut/u_pwm_core_3/u_pwm_prescaler/psc_counter_reg_5_s0</td>
</tr>
<tr>
<td>15.201</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R35C14[0][A]</td>
<td>pwm_top_dut/u_pwm_core_3/u_pwm_prescaler/psc_counter_reg_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.016</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.536, 52.339%; route: 2.077, 42.873%; tC2Q: 0.232, 4.788%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.569</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.667</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.236</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_counter/cnt_o_0_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_counter/cnt_o_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.667</td>
<td>4.667</td>
<td>tCL</td>
<td>RR</td>
<td>704</td>
<td>PLL_L[1]</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.938</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C32[2][A]</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_counter/cnt_o_0_s3/CLK</td>
</tr>
<tr>
<td>7.170</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>14</td>
<td>R36C32[2][A]</td>
<td style=" font-weight:bold;">pwm_top_dut/u_pwm_core_4/u_pwm_counter/cnt_o_0_s3/Q</td>
</tr>
<tr>
<td>8.690</td>
<td>1.520</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C29[0][A]</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_counter/n45_s32/CIN</td>
</tr>
<tr>
<td>8.725</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C29[0][A]</td>
<td style=" background: #97FFFF;">pwm_top_dut/u_pwm_core_4/u_pwm_counter/n45_s32/COUT</td>
</tr>
<tr>
<td>8.725</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C29[0][B]</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_counter/n45_s33/CIN</td>
</tr>
<tr>
<td>8.761</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C29[0][B]</td>
<td style=" background: #97FFFF;">pwm_top_dut/u_pwm_core_4/u_pwm_counter/n45_s33/COUT</td>
</tr>
<tr>
<td>8.761</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C29[1][A]</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_counter/n45_s34/CIN</td>
</tr>
<tr>
<td>8.796</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C29[1][A]</td>
<td style=" background: #97FFFF;">pwm_top_dut/u_pwm_core_4/u_pwm_counter/n45_s34/COUT</td>
</tr>
<tr>
<td>8.796</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C29[1][B]</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_counter/n45_s35/CIN</td>
</tr>
<tr>
<td>8.831</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C29[1][B]</td>
<td style=" background: #97FFFF;">pwm_top_dut/u_pwm_core_4/u_pwm_counter/n45_s35/COUT</td>
</tr>
<tr>
<td>8.831</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C29[2][A]</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_counter/n45_s36/CIN</td>
</tr>
<tr>
<td>8.866</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C29[2][A]</td>
<td style=" background: #97FFFF;">pwm_top_dut/u_pwm_core_4/u_pwm_counter/n45_s36/COUT</td>
</tr>
<tr>
<td>8.866</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C29[2][B]</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_counter/n45_s37/CIN</td>
</tr>
<tr>
<td>8.901</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C29[2][B]</td>
<td style=" background: #97FFFF;">pwm_top_dut/u_pwm_core_4/u_pwm_counter/n45_s37/COUT</td>
</tr>
<tr>
<td>8.901</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C30[0][A]</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_counter/n45_s38/CIN</td>
</tr>
<tr>
<td>8.937</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C30[0][A]</td>
<td style=" background: #97FFFF;">pwm_top_dut/u_pwm_core_4/u_pwm_counter/n45_s38/COUT</td>
</tr>
<tr>
<td>8.937</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C30[0][B]</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_counter/n45_s39/CIN</td>
</tr>
<tr>
<td>8.972</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C30[0][B]</td>
<td style=" background: #97FFFF;">pwm_top_dut/u_pwm_core_4/u_pwm_counter/n45_s39/COUT</td>
</tr>
<tr>
<td>8.972</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C30[1][A]</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_counter/n45_s40/CIN</td>
</tr>
<tr>
<td>9.007</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C30[1][A]</td>
<td style=" background: #97FFFF;">pwm_top_dut/u_pwm_core_4/u_pwm_counter/n45_s40/COUT</td>
</tr>
<tr>
<td>9.007</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C30[1][B]</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_counter/n45_s41/CIN</td>
</tr>
<tr>
<td>9.042</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C30[1][B]</td>
<td style=" background: #97FFFF;">pwm_top_dut/u_pwm_core_4/u_pwm_counter/n45_s41/COUT</td>
</tr>
<tr>
<td>9.042</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C30[2][A]</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_counter/n45_s42/CIN</td>
</tr>
<tr>
<td>9.077</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C30[2][A]</td>
<td style=" background: #97FFFF;">pwm_top_dut/u_pwm_core_4/u_pwm_counter/n45_s42/COUT</td>
</tr>
<tr>
<td>9.077</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C30[2][B]</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_counter/n45_s43/CIN</td>
</tr>
<tr>
<td>9.113</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C30[2][B]</td>
<td style=" background: #97FFFF;">pwm_top_dut/u_pwm_core_4/u_pwm_counter/n45_s43/COUT</td>
</tr>
<tr>
<td>9.113</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C31[0][A]</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_counter/n45_s44/CIN</td>
</tr>
<tr>
<td>9.148</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C31[0][A]</td>
<td style=" background: #97FFFF;">pwm_top_dut/u_pwm_core_4/u_pwm_counter/n45_s44/COUT</td>
</tr>
<tr>
<td>9.148</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C31[0][B]</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_counter/n45_s45/CIN</td>
</tr>
<tr>
<td>9.183</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C31[0][B]</td>
<td style=" background: #97FFFF;">pwm_top_dut/u_pwm_core_4/u_pwm_counter/n45_s45/COUT</td>
</tr>
<tr>
<td>9.183</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C31[1][A]</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_counter/n45_s46/CIN</td>
</tr>
<tr>
<td>9.218</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C31[1][A]</td>
<td style=" background: #97FFFF;">pwm_top_dut/u_pwm_core_4/u_pwm_counter/n45_s46/COUT</td>
</tr>
<tr>
<td>10.101</td>
<td>0.883</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C31[3][B]</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_counter/n95_s2/I0</td>
</tr>
<tr>
<td>10.656</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R36C31[3][B]</td>
<td style=" background: #97FFFF;">pwm_top_dut/u_pwm_core_4/u_pwm_counter/n95_s2/F</td>
</tr>
<tr>
<td>11.097</td>
<td>0.441</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C30[2][A]</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_counter/n91_s1/I2</td>
</tr>
<tr>
<td>11.667</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R38C30[2][A]</td>
<td style=" background: #97FFFF;">pwm_top_dut/u_pwm_core_4/u_pwm_counter/n91_s1/F</td>
</tr>
<tr>
<td>11.667</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C30[2][A]</td>
<td style=" font-weight:bold;">pwm_top_dut/u_pwm_core_4/u_pwm_counter/cnt_o_4_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.333</td>
<td>8.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.000</td>
<td>4.667</td>
<td>tCL</td>
<td>RR</td>
<td>704</td>
<td>PLL_L[1]</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>15.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C30[2][A]</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_counter/cnt_o_4_s1/CLK</td>
</tr>
<tr>
<td>15.236</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R38C30[2][A]</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_counter/cnt_o_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.653, 34.954%; route: 2.844, 60.140%; tC2Q: 0.232, 4.906%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.575</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.661</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.236</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_counter/cnt_o_0_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_counter/cnt_o_10_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.667</td>
<td>4.667</td>
<td>tCL</td>
<td>RR</td>
<td>704</td>
<td>PLL_L[1]</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.938</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C32[2][A]</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_counter/cnt_o_0_s3/CLK</td>
</tr>
<tr>
<td>7.170</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>14</td>
<td>R36C32[2][A]</td>
<td style=" font-weight:bold;">pwm_top_dut/u_pwm_core_4/u_pwm_counter/cnt_o_0_s3/Q</td>
</tr>
<tr>
<td>8.690</td>
<td>1.520</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C29[0][A]</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_counter/n45_s32/CIN</td>
</tr>
<tr>
<td>8.725</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C29[0][A]</td>
<td style=" background: #97FFFF;">pwm_top_dut/u_pwm_core_4/u_pwm_counter/n45_s32/COUT</td>
</tr>
<tr>
<td>8.725</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C29[0][B]</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_counter/n45_s33/CIN</td>
</tr>
<tr>
<td>8.761</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C29[0][B]</td>
<td style=" background: #97FFFF;">pwm_top_dut/u_pwm_core_4/u_pwm_counter/n45_s33/COUT</td>
</tr>
<tr>
<td>8.761</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C29[1][A]</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_counter/n45_s34/CIN</td>
</tr>
<tr>
<td>8.796</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C29[1][A]</td>
<td style=" background: #97FFFF;">pwm_top_dut/u_pwm_core_4/u_pwm_counter/n45_s34/COUT</td>
</tr>
<tr>
<td>8.796</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C29[1][B]</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_counter/n45_s35/CIN</td>
</tr>
<tr>
<td>8.831</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C29[1][B]</td>
<td style=" background: #97FFFF;">pwm_top_dut/u_pwm_core_4/u_pwm_counter/n45_s35/COUT</td>
</tr>
<tr>
<td>8.831</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C29[2][A]</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_counter/n45_s36/CIN</td>
</tr>
<tr>
<td>8.866</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C29[2][A]</td>
<td style=" background: #97FFFF;">pwm_top_dut/u_pwm_core_4/u_pwm_counter/n45_s36/COUT</td>
</tr>
<tr>
<td>8.866</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C29[2][B]</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_counter/n45_s37/CIN</td>
</tr>
<tr>
<td>8.901</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C29[2][B]</td>
<td style=" background: #97FFFF;">pwm_top_dut/u_pwm_core_4/u_pwm_counter/n45_s37/COUT</td>
</tr>
<tr>
<td>8.901</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C30[0][A]</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_counter/n45_s38/CIN</td>
</tr>
<tr>
<td>8.937</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C30[0][A]</td>
<td style=" background: #97FFFF;">pwm_top_dut/u_pwm_core_4/u_pwm_counter/n45_s38/COUT</td>
</tr>
<tr>
<td>8.937</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C30[0][B]</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_counter/n45_s39/CIN</td>
</tr>
<tr>
<td>8.972</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C30[0][B]</td>
<td style=" background: #97FFFF;">pwm_top_dut/u_pwm_core_4/u_pwm_counter/n45_s39/COUT</td>
</tr>
<tr>
<td>8.972</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C30[1][A]</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_counter/n45_s40/CIN</td>
</tr>
<tr>
<td>9.007</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C30[1][A]</td>
<td style=" background: #97FFFF;">pwm_top_dut/u_pwm_core_4/u_pwm_counter/n45_s40/COUT</td>
</tr>
<tr>
<td>9.007</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C30[1][B]</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_counter/n45_s41/CIN</td>
</tr>
<tr>
<td>9.042</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C30[1][B]</td>
<td style=" background: #97FFFF;">pwm_top_dut/u_pwm_core_4/u_pwm_counter/n45_s41/COUT</td>
</tr>
<tr>
<td>9.042</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C30[2][A]</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_counter/n45_s42/CIN</td>
</tr>
<tr>
<td>9.077</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C30[2][A]</td>
<td style=" background: #97FFFF;">pwm_top_dut/u_pwm_core_4/u_pwm_counter/n45_s42/COUT</td>
</tr>
<tr>
<td>9.077</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C30[2][B]</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_counter/n45_s43/CIN</td>
</tr>
<tr>
<td>9.113</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C30[2][B]</td>
<td style=" background: #97FFFF;">pwm_top_dut/u_pwm_core_4/u_pwm_counter/n45_s43/COUT</td>
</tr>
<tr>
<td>9.113</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C31[0][A]</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_counter/n45_s44/CIN</td>
</tr>
<tr>
<td>9.148</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C31[0][A]</td>
<td style=" background: #97FFFF;">pwm_top_dut/u_pwm_core_4/u_pwm_counter/n45_s44/COUT</td>
</tr>
<tr>
<td>9.148</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C31[0][B]</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_counter/n45_s45/CIN</td>
</tr>
<tr>
<td>9.183</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C31[0][B]</td>
<td style=" background: #97FFFF;">pwm_top_dut/u_pwm_core_4/u_pwm_counter/n45_s45/COUT</td>
</tr>
<tr>
<td>9.183</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C31[1][A]</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_counter/n45_s46/CIN</td>
</tr>
<tr>
<td>9.218</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C31[1][A]</td>
<td style=" background: #97FFFF;">pwm_top_dut/u_pwm_core_4/u_pwm_counter/n45_s46/COUT</td>
</tr>
<tr>
<td>10.101</td>
<td>0.883</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C31[3][B]</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_counter/n95_s2/I0</td>
</tr>
<tr>
<td>10.656</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R36C31[3][B]</td>
<td style=" background: #97FFFF;">pwm_top_dut/u_pwm_core_4/u_pwm_counter/n95_s2/F</td>
</tr>
<tr>
<td>11.091</td>
<td>0.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C31[2][A]</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_counter/n85_s1/I2</td>
</tr>
<tr>
<td>11.661</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R39C31[2][A]</td>
<td style=" background: #97FFFF;">pwm_top_dut/u_pwm_core_4/u_pwm_counter/n85_s1/F</td>
</tr>
<tr>
<td>11.661</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C31[2][A]</td>
<td style=" font-weight:bold;">pwm_top_dut/u_pwm_core_4/u_pwm_counter/cnt_o_10_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.333</td>
<td>8.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.000</td>
<td>4.667</td>
<td>tCL</td>
<td>RR</td>
<td>704</td>
<td>PLL_L[1]</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>15.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C31[2][A]</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_counter/cnt_o_10_s1/CLK</td>
</tr>
<tr>
<td>15.236</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R39C31[2][A]</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_counter/cnt_o_10_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.653, 34.997%; route: 2.838, 60.091%; tC2Q: 0.232, 4.912%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.581</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.655</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.236</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_counter/cnt_o_0_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_counter/cnt_o_11_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.667</td>
<td>4.667</td>
<td>tCL</td>
<td>RR</td>
<td>704</td>
<td>PLL_L[1]</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.938</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C32[2][A]</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_counter/cnt_o_0_s3/CLK</td>
</tr>
<tr>
<td>7.170</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>14</td>
<td>R36C32[2][A]</td>
<td style=" font-weight:bold;">pwm_top_dut/u_pwm_core_4/u_pwm_counter/cnt_o_0_s3/Q</td>
</tr>
<tr>
<td>8.690</td>
<td>1.520</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C29[0][A]</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_counter/n45_s32/CIN</td>
</tr>
<tr>
<td>8.725</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C29[0][A]</td>
<td style=" background: #97FFFF;">pwm_top_dut/u_pwm_core_4/u_pwm_counter/n45_s32/COUT</td>
</tr>
<tr>
<td>8.725</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C29[0][B]</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_counter/n45_s33/CIN</td>
</tr>
<tr>
<td>8.761</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C29[0][B]</td>
<td style=" background: #97FFFF;">pwm_top_dut/u_pwm_core_4/u_pwm_counter/n45_s33/COUT</td>
</tr>
<tr>
<td>8.761</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C29[1][A]</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_counter/n45_s34/CIN</td>
</tr>
<tr>
<td>8.796</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C29[1][A]</td>
<td style=" background: #97FFFF;">pwm_top_dut/u_pwm_core_4/u_pwm_counter/n45_s34/COUT</td>
</tr>
<tr>
<td>8.796</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C29[1][B]</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_counter/n45_s35/CIN</td>
</tr>
<tr>
<td>8.831</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C29[1][B]</td>
<td style=" background: #97FFFF;">pwm_top_dut/u_pwm_core_4/u_pwm_counter/n45_s35/COUT</td>
</tr>
<tr>
<td>8.831</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C29[2][A]</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_counter/n45_s36/CIN</td>
</tr>
<tr>
<td>8.866</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C29[2][A]</td>
<td style=" background: #97FFFF;">pwm_top_dut/u_pwm_core_4/u_pwm_counter/n45_s36/COUT</td>
</tr>
<tr>
<td>8.866</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C29[2][B]</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_counter/n45_s37/CIN</td>
</tr>
<tr>
<td>8.901</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C29[2][B]</td>
<td style=" background: #97FFFF;">pwm_top_dut/u_pwm_core_4/u_pwm_counter/n45_s37/COUT</td>
</tr>
<tr>
<td>8.901</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C30[0][A]</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_counter/n45_s38/CIN</td>
</tr>
<tr>
<td>8.937</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C30[0][A]</td>
<td style=" background: #97FFFF;">pwm_top_dut/u_pwm_core_4/u_pwm_counter/n45_s38/COUT</td>
</tr>
<tr>
<td>8.937</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C30[0][B]</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_counter/n45_s39/CIN</td>
</tr>
<tr>
<td>8.972</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C30[0][B]</td>
<td style=" background: #97FFFF;">pwm_top_dut/u_pwm_core_4/u_pwm_counter/n45_s39/COUT</td>
</tr>
<tr>
<td>8.972</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C30[1][A]</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_counter/n45_s40/CIN</td>
</tr>
<tr>
<td>9.007</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C30[1][A]</td>
<td style=" background: #97FFFF;">pwm_top_dut/u_pwm_core_4/u_pwm_counter/n45_s40/COUT</td>
</tr>
<tr>
<td>9.007</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C30[1][B]</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_counter/n45_s41/CIN</td>
</tr>
<tr>
<td>9.042</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C30[1][B]</td>
<td style=" background: #97FFFF;">pwm_top_dut/u_pwm_core_4/u_pwm_counter/n45_s41/COUT</td>
</tr>
<tr>
<td>9.042</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C30[2][A]</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_counter/n45_s42/CIN</td>
</tr>
<tr>
<td>9.077</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C30[2][A]</td>
<td style=" background: #97FFFF;">pwm_top_dut/u_pwm_core_4/u_pwm_counter/n45_s42/COUT</td>
</tr>
<tr>
<td>9.077</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C30[2][B]</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_counter/n45_s43/CIN</td>
</tr>
<tr>
<td>9.113</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C30[2][B]</td>
<td style=" background: #97FFFF;">pwm_top_dut/u_pwm_core_4/u_pwm_counter/n45_s43/COUT</td>
</tr>
<tr>
<td>9.113</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C31[0][A]</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_counter/n45_s44/CIN</td>
</tr>
<tr>
<td>9.148</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C31[0][A]</td>
<td style=" background: #97FFFF;">pwm_top_dut/u_pwm_core_4/u_pwm_counter/n45_s44/COUT</td>
</tr>
<tr>
<td>9.148</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C31[0][B]</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_counter/n45_s45/CIN</td>
</tr>
<tr>
<td>9.183</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C31[0][B]</td>
<td style=" background: #97FFFF;">pwm_top_dut/u_pwm_core_4/u_pwm_counter/n45_s45/COUT</td>
</tr>
<tr>
<td>9.183</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C31[1][A]</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_counter/n45_s46/CIN</td>
</tr>
<tr>
<td>9.218</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C31[1][A]</td>
<td style=" background: #97FFFF;">pwm_top_dut/u_pwm_core_4/u_pwm_counter/n45_s46/COUT</td>
</tr>
<tr>
<td>10.101</td>
<td>0.883</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C31[3][B]</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_counter/n95_s2/I0</td>
</tr>
<tr>
<td>10.656</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R36C31[3][B]</td>
<td style=" background: #97FFFF;">pwm_top_dut/u_pwm_core_4/u_pwm_counter/n95_s2/F</td>
</tr>
<tr>
<td>11.106</td>
<td>0.450</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C32[0][A]</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_counter/n84_s1/I3</td>
</tr>
<tr>
<td>11.655</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R38C32[0][A]</td>
<td style=" background: #97FFFF;">pwm_top_dut/u_pwm_core_4/u_pwm_counter/n84_s1/F</td>
</tr>
<tr>
<td>11.655</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C32[0][A]</td>
<td style=" font-weight:bold;">pwm_top_dut/u_pwm_core_4/u_pwm_counter/cnt_o_11_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.333</td>
<td>8.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.000</td>
<td>4.667</td>
<td>tCL</td>
<td>RR</td>
<td>704</td>
<td>PLL_L[1]</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>15.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C32[0][A]</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_counter/cnt_o_11_s1/CLK</td>
</tr>
<tr>
<td>15.236</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R38C32[0][A]</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_counter/cnt_o_11_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.632, 34.598%; route: 2.853, 60.484%; tC2Q: 0.232, 4.918%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.974</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>100.234</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>106.208</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_i2c_top/u_filter/n11_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_i2c_top/u_filter/scl_filt_o_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_i2c_top/scl_filt_w:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>100.000</td>
<td>100.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>100.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_i2c_top/scl_filt_w</td>
</tr>
<tr>
<td>100.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3</td>
<td>R16C42[0][A]</td>
<td>u_i2c_top/u_filter/scl_filt_o_s4/Q</td>
</tr>
<tr>
<td>100.002</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C42[0][A]</td>
<td style=" font-weight:bold;">u_i2c_top/u_filter/n11_s2/I0</td>
</tr>
<tr>
<td>100.234</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C42[0][A]</td>
<td style=" background: #97FFFF;">u_i2c_top/u_filter/n11_s2/F</td>
</tr>
<tr>
<td>100.234</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C42[0][A]</td>
<td style=" font-weight:bold;">u_i2c_top/u_filter/scl_filt_o_s4/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>100.000</td>
<td>100.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>100.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>104.651</td>
<td>4.651</td>
<td>tCL</td>
<td>RR</td>
<td>674</td>
<td>PLL_L[1]</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>106.162</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C42[0][A]</td>
<td>u_i2c_top/u_filter/scl_filt_o_s4/CLK</td>
</tr>
<tr>
<td>106.197</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_i2c_top/u_filter/scl_filt_o_s4</td>
</tr>
<tr>
<td>106.208</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C42[0][A]</td>
<td>u_i2c_top/u_filter/scl_filt_o_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>6.162</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 98.957%; route: 0.000, 0.000%; tC2Q: 0.002, 1.043%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.644</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>102.564</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>106.208</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_i2c_top/u_start_stop_detect/scl_sync_q_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_i2c_top/u_start_stop_detect/scl_sync_q_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_i2c_top/scl_filt_w:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>100.000</td>
<td>100.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>100.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_i2c_top/scl_filt_w</td>
</tr>
<tr>
<td>100.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3</td>
<td>R16C42[0][A]</td>
<td>u_i2c_top/u_filter/scl_filt_o_s4/Q</td>
</tr>
<tr>
<td>102.564</td>
<td>2.564</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C41[0][A]</td>
<td style=" font-weight:bold;">u_i2c_top/u_start_stop_detect/scl_sync_q_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>100.000</td>
<td>100.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>100.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>104.651</td>
<td>4.651</td>
<td>tCL</td>
<td>RR</td>
<td>674</td>
<td>PLL_L[1]</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>106.162</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C41[0][A]</td>
<td>u_i2c_top/u_start_stop_detect/scl_sync_q_0_s0/CLK</td>
</tr>
<tr>
<td>106.197</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_i2c_top/u_start_stop_detect/scl_sync_q_0_s0</td>
</tr>
<tr>
<td>106.208</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C41[0][A]</td>
<td>u_i2c_top/u_start_stop_detect/scl_sync_q_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>6.162</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 2.564, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.322</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.511</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.189</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwm_top_dut/u_pwm_core_2/u_pwm_counter/overflow_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>pwm_top_dut/u_pwm_core_2/u_pwm_comparator_ch2/cmp_start_reg_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.667</td>
<td>4.667</td>
<td>tCL</td>
<td>RR</td>
<td>704</td>
<td>PLL_L[1]</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.178</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C17[0][B]</td>
<td>pwm_top_dut/u_pwm_core_2/u_pwm_counter/overflow_o_s0/CLK</td>
</tr>
<tr>
<td>6.380</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>81</td>
<td>R25C17[0][B]</td>
<td style=" font-weight:bold;">pwm_top_dut/u_pwm_core_2/u_pwm_counter/overflow_o_s0/Q</td>
</tr>
<tr>
<td>6.511</td>
<td>0.131</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C18[0][A]</td>
<td style=" font-weight:bold;">pwm_top_dut/u_pwm_core_2/u_pwm_comparator_ch2/cmp_start_reg_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.667</td>
<td>4.667</td>
<td>tCL</td>
<td>RR</td>
<td>704</td>
<td>PLL_L[1]</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.178</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C18[0][A]</td>
<td>pwm_top_dut/u_pwm_core_2/u_pwm_comparator_ch2/cmp_start_reg_4_s0/CLK</td>
</tr>
<tr>
<td>6.189</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C18[0][A]</td>
<td>pwm_top_dut/u_pwm_core_2/u_pwm_comparator_ch2/cmp_start_reg_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.131, 39.258%; tC2Q: 0.202, 60.742%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.322</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.511</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.189</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwm_top_dut/u_pwm_core_2/u_pwm_counter/overflow_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>pwm_top_dut/u_pwm_core_2/u_pwm_comparator_ch1/cmp_end_reg_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.667</td>
<td>4.667</td>
<td>tCL</td>
<td>RR</td>
<td>704</td>
<td>PLL_L[1]</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.178</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C17[0][B]</td>
<td>pwm_top_dut/u_pwm_core_2/u_pwm_counter/overflow_o_s0/CLK</td>
</tr>
<tr>
<td>6.380</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>81</td>
<td>R25C17[0][B]</td>
<td style=" font-weight:bold;">pwm_top_dut/u_pwm_core_2/u_pwm_counter/overflow_o_s0/Q</td>
</tr>
<tr>
<td>6.511</td>
<td>0.131</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C18[0][B]</td>
<td style=" font-weight:bold;">pwm_top_dut/u_pwm_core_2/u_pwm_comparator_ch1/cmp_end_reg_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.667</td>
<td>4.667</td>
<td>tCL</td>
<td>RR</td>
<td>704</td>
<td>PLL_L[1]</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.178</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C18[0][B]</td>
<td>pwm_top_dut/u_pwm_core_2/u_pwm_comparator_ch1/cmp_end_reg_0_s0/CLK</td>
</tr>
<tr>
<td>6.189</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C18[0][B]</td>
<td>pwm_top_dut/u_pwm_core_2/u_pwm_comparator_ch1/cmp_end_reg_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.131, 39.258%; tC2Q: 0.202, 60.742%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.325</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.514</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.189</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwm_top_dut/u_pwm_core_2/u_pwm_counter/overflow_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>pwm_top_dut/u_pwm_core_2/u_pwm_comparator_ch1/cmp_start_reg_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.667</td>
<td>4.667</td>
<td>tCL</td>
<td>RR</td>
<td>704</td>
<td>PLL_L[1]</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.178</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C17[0][B]</td>
<td>pwm_top_dut/u_pwm_core_2/u_pwm_counter/overflow_o_s0/CLK</td>
</tr>
<tr>
<td>6.380</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>81</td>
<td>R25C17[0][B]</td>
<td style=" font-weight:bold;">pwm_top_dut/u_pwm_core_2/u_pwm_counter/overflow_o_s0/Q</td>
</tr>
<tr>
<td>6.514</td>
<td>0.134</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C17[1][A]</td>
<td style=" font-weight:bold;">pwm_top_dut/u_pwm_core_2/u_pwm_comparator_ch1/cmp_start_reg_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.667</td>
<td>4.667</td>
<td>tCL</td>
<td>RR</td>
<td>704</td>
<td>PLL_L[1]</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.178</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C17[1][A]</td>
<td>pwm_top_dut/u_pwm_core_2/u_pwm_comparator_ch1/cmp_start_reg_1_s0/CLK</td>
</tr>
<tr>
<td>6.189</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C17[1][A]</td>
<td>pwm_top_dut/u_pwm_core_2/u_pwm_comparator_ch1/cmp_start_reg_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.134, 39.801%; tC2Q: 0.202, 60.199%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.325</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.514</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.189</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwm_top_dut/u_pwm_core_2/u_pwm_counter/overflow_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>pwm_top_dut/u_pwm_core_2/u_pwm_comparator_ch1/cmp_start_reg_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.667</td>
<td>4.667</td>
<td>tCL</td>
<td>RR</td>
<td>704</td>
<td>PLL_L[1]</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.178</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C17[0][B]</td>
<td>pwm_top_dut/u_pwm_core_2/u_pwm_counter/overflow_o_s0/CLK</td>
</tr>
<tr>
<td>6.380</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>81</td>
<td>R25C17[0][B]</td>
<td style=" font-weight:bold;">pwm_top_dut/u_pwm_core_2/u_pwm_counter/overflow_o_s0/Q</td>
</tr>
<tr>
<td>6.514</td>
<td>0.134</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C17[2][A]</td>
<td style=" font-weight:bold;">pwm_top_dut/u_pwm_core_2/u_pwm_comparator_ch1/cmp_start_reg_8_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.667</td>
<td>4.667</td>
<td>tCL</td>
<td>RR</td>
<td>704</td>
<td>PLL_L[1]</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.178</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C17[2][A]</td>
<td>pwm_top_dut/u_pwm_core_2/u_pwm_comparator_ch1/cmp_start_reg_8_s0/CLK</td>
</tr>
<tr>
<td>6.189</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C17[2][A]</td>
<td>pwm_top_dut/u_pwm_core_2/u_pwm_comparator_ch1/cmp_start_reg_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.134, 39.801%; tC2Q: 0.202, 60.199%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.325</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.514</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.189</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwm_top_dut/u_pwm_core_2/u_pwm_counter/overflow_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>pwm_top_dut/u_pwm_core_2/u_pwm_comparator_ch1/cmp_start_reg_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.667</td>
<td>4.667</td>
<td>tCL</td>
<td>RR</td>
<td>704</td>
<td>PLL_L[1]</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.178</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C17[0][B]</td>
<td>pwm_top_dut/u_pwm_core_2/u_pwm_counter/overflow_o_s0/CLK</td>
</tr>
<tr>
<td>6.380</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>81</td>
<td>R25C17[0][B]</td>
<td style=" font-weight:bold;">pwm_top_dut/u_pwm_core_2/u_pwm_counter/overflow_o_s0/Q</td>
</tr>
<tr>
<td>6.514</td>
<td>0.134</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C17[2][B]</td>
<td style=" font-weight:bold;">pwm_top_dut/u_pwm_core_2/u_pwm_comparator_ch1/cmp_start_reg_12_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.667</td>
<td>4.667</td>
<td>tCL</td>
<td>RR</td>
<td>704</td>
<td>PLL_L[1]</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.178</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C17[2][B]</td>
<td>pwm_top_dut/u_pwm_core_2/u_pwm_comparator_ch1/cmp_start_reg_12_s0/CLK</td>
</tr>
<tr>
<td>6.189</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C17[2][B]</td>
<td>pwm_top_dut/u_pwm_core_2/u_pwm_comparator_ch1/cmp_start_reg_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.134, 39.801%; tC2Q: 0.202, 60.199%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.328</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.517</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.189</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwm_top_dut/u_pwm_core_2/u_pwm_counter/overflow_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>pwm_top_dut/u_pwm_core_2/u_pwm_comparator_ch2/cmp_end_reg_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.667</td>
<td>4.667</td>
<td>tCL</td>
<td>RR</td>
<td>704</td>
<td>PLL_L[1]</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.178</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C17[0][B]</td>
<td>pwm_top_dut/u_pwm_core_2/u_pwm_counter/overflow_o_s0/CLK</td>
</tr>
<tr>
<td>6.380</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>81</td>
<td>R25C17[0][B]</td>
<td style=" font-weight:bold;">pwm_top_dut/u_pwm_core_2/u_pwm_counter/overflow_o_s0/Q</td>
</tr>
<tr>
<td>6.517</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C19[1][B]</td>
<td style=" font-weight:bold;">pwm_top_dut/u_pwm_core_2/u_pwm_comparator_ch2/cmp_end_reg_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.667</td>
<td>4.667</td>
<td>tCL</td>
<td>RR</td>
<td>704</td>
<td>PLL_L[1]</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.178</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C19[1][B]</td>
<td>pwm_top_dut/u_pwm_core_2/u_pwm_comparator_ch2/cmp_end_reg_0_s0/CLK</td>
</tr>
<tr>
<td>6.189</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C19[1][B]</td>
<td>pwm_top_dut/u_pwm_core_2/u_pwm_comparator_ch2/cmp_end_reg_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.137, 40.335%; tC2Q: 0.202, 59.665%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.328</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.517</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.189</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwm_top_dut/u_pwm_core_2/u_pwm_counter/overflow_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>pwm_top_dut/u_pwm_core_2/u_pwm_comparator_ch2/cmp_end_reg_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.667</td>
<td>4.667</td>
<td>tCL</td>
<td>RR</td>
<td>704</td>
<td>PLL_L[1]</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.178</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C17[0][B]</td>
<td>pwm_top_dut/u_pwm_core_2/u_pwm_counter/overflow_o_s0/CLK</td>
</tr>
<tr>
<td>6.380</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>81</td>
<td>R25C17[0][B]</td>
<td style=" font-weight:bold;">pwm_top_dut/u_pwm_core_2/u_pwm_counter/overflow_o_s0/Q</td>
</tr>
<tr>
<td>6.517</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C19[1][A]</td>
<td style=" font-weight:bold;">pwm_top_dut/u_pwm_core_2/u_pwm_comparator_ch2/cmp_end_reg_6_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.667</td>
<td>4.667</td>
<td>tCL</td>
<td>RR</td>
<td>704</td>
<td>PLL_L[1]</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.178</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C19[1][A]</td>
<td>pwm_top_dut/u_pwm_core_2/u_pwm_comparator_ch2/cmp_end_reg_6_s0/CLK</td>
</tr>
<tr>
<td>6.189</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C19[1][A]</td>
<td>pwm_top_dut/u_pwm_core_2/u_pwm_comparator_ch2/cmp_end_reg_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.137, 40.335%; tC2Q: 0.202, 59.665%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.328</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.517</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.189</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwm_top_dut/u_pwm_core_2/u_pwm_counter/overflow_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>pwm_top_dut/u_pwm_core_2/u_pwm_comparator_ch2/cmp_start_reg_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.667</td>
<td>4.667</td>
<td>tCL</td>
<td>RR</td>
<td>704</td>
<td>PLL_L[1]</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.178</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C17[0][B]</td>
<td>pwm_top_dut/u_pwm_core_2/u_pwm_counter/overflow_o_s0/CLK</td>
</tr>
<tr>
<td>6.380</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>81</td>
<td>R25C17[0][B]</td>
<td style=" font-weight:bold;">pwm_top_dut/u_pwm_core_2/u_pwm_counter/overflow_o_s0/Q</td>
</tr>
<tr>
<td>6.517</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C19[2][B]</td>
<td style=" font-weight:bold;">pwm_top_dut/u_pwm_core_2/u_pwm_comparator_ch2/cmp_start_reg_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.667</td>
<td>4.667</td>
<td>tCL</td>
<td>RR</td>
<td>704</td>
<td>PLL_L[1]</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.178</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C19[2][B]</td>
<td>pwm_top_dut/u_pwm_core_2/u_pwm_comparator_ch2/cmp_start_reg_1_s0/CLK</td>
</tr>
<tr>
<td>6.189</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C19[2][B]</td>
<td>pwm_top_dut/u_pwm_core_2/u_pwm_comparator_ch2/cmp_start_reg_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.137, 40.335%; tC2Q: 0.202, 59.665%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.328</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.517</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.189</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwm_top_dut/u_pwm_core_2/u_pwm_counter/overflow_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>pwm_top_dut/u_pwm_core_2/u_pwm_comparator_ch1/cmp_start_reg_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.667</td>
<td>4.667</td>
<td>tCL</td>
<td>RR</td>
<td>704</td>
<td>PLL_L[1]</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.178</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C17[0][B]</td>
<td>pwm_top_dut/u_pwm_core_2/u_pwm_counter/overflow_o_s0/CLK</td>
</tr>
<tr>
<td>6.380</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>81</td>
<td>R25C17[0][B]</td>
<td style=" font-weight:bold;">pwm_top_dut/u_pwm_core_2/u_pwm_counter/overflow_o_s0/Q</td>
</tr>
<tr>
<td>6.517</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C17[0][A]</td>
<td style=" font-weight:bold;">pwm_top_dut/u_pwm_core_2/u_pwm_comparator_ch1/cmp_start_reg_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.667</td>
<td>4.667</td>
<td>tCL</td>
<td>RR</td>
<td>704</td>
<td>PLL_L[1]</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.178</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C17[0][A]</td>
<td>pwm_top_dut/u_pwm_core_2/u_pwm_comparator_ch1/cmp_start_reg_2_s0/CLK</td>
</tr>
<tr>
<td>6.189</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C17[0][A]</td>
<td>pwm_top_dut/u_pwm_core_2/u_pwm_comparator_ch1/cmp_start_reg_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.137, 40.335%; tC2Q: 0.202, 59.665%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.328</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.517</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.189</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwm_top_dut/u_pwm_core_2/u_pwm_counter/overflow_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>pwm_top_dut/u_pwm_core_2/u_pwm_comparator_ch1/cmp_start_reg_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.667</td>
<td>4.667</td>
<td>tCL</td>
<td>RR</td>
<td>704</td>
<td>PLL_L[1]</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.178</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C17[0][B]</td>
<td>pwm_top_dut/u_pwm_core_2/u_pwm_counter/overflow_o_s0/CLK</td>
</tr>
<tr>
<td>6.380</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>81</td>
<td>R25C17[0][B]</td>
<td style=" font-weight:bold;">pwm_top_dut/u_pwm_core_2/u_pwm_counter/overflow_o_s0/Q</td>
</tr>
<tr>
<td>6.517</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C17[1][A]</td>
<td style=" font-weight:bold;">pwm_top_dut/u_pwm_core_2/u_pwm_comparator_ch1/cmp_start_reg_10_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.667</td>
<td>4.667</td>
<td>tCL</td>
<td>RR</td>
<td>704</td>
<td>PLL_L[1]</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.178</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C17[1][A]</td>
<td>pwm_top_dut/u_pwm_core_2/u_pwm_comparator_ch1/cmp_start_reg_10_s0/CLK</td>
</tr>
<tr>
<td>6.189</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C17[1][A]</td>
<td>pwm_top_dut/u_pwm_core_2/u_pwm_comparator_ch1/cmp_start_reg_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.137, 40.335%; tC2Q: 0.202, 59.665%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.328</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.517</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.189</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwm_top_dut/u_pwm_core_2/u_pwm_counter/overflow_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>pwm_top_dut/u_pwm_core_2/u_pwm_comparator_ch1/cmp_start_reg_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.667</td>
<td>4.667</td>
<td>tCL</td>
<td>RR</td>
<td>704</td>
<td>PLL_L[1]</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.178</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C17[0][B]</td>
<td>pwm_top_dut/u_pwm_core_2/u_pwm_counter/overflow_o_s0/CLK</td>
</tr>
<tr>
<td>6.380</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>81</td>
<td>R25C17[0][B]</td>
<td style=" font-weight:bold;">pwm_top_dut/u_pwm_core_2/u_pwm_counter/overflow_o_s0/Q</td>
</tr>
<tr>
<td>6.517</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C17[1][B]</td>
<td style=" font-weight:bold;">pwm_top_dut/u_pwm_core_2/u_pwm_comparator_ch1/cmp_start_reg_11_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.667</td>
<td>4.667</td>
<td>tCL</td>
<td>RR</td>
<td>704</td>
<td>PLL_L[1]</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.178</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C17[1][B]</td>
<td>pwm_top_dut/u_pwm_core_2/u_pwm_comparator_ch1/cmp_start_reg_11_s0/CLK</td>
</tr>
<tr>
<td>6.189</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C17[1][B]</td>
<td>pwm_top_dut/u_pwm_core_2/u_pwm_comparator_ch1/cmp_start_reg_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.137, 40.335%; tC2Q: 0.202, 59.665%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.614</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.189</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_oc_ch1/u_deadtime/dt_counter_r_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_oc_ch1/u_deadtime/dt_counter_r_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.667</td>
<td>4.667</td>
<td>tCL</td>
<td>RR</td>
<td>704</td>
<td>PLL_L[1]</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.178</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C32[0][A]</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_oc_ch1/u_deadtime/dt_counter_r_7_s0/CLK</td>
</tr>
<tr>
<td>6.380</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R30C32[0][A]</td>
<td style=" font-weight:bold;">pwm_top_dut/u_pwm_core_4/u_pwm_oc_ch1/u_deadtime/dt_counter_r_7_s0/Q</td>
</tr>
<tr>
<td>6.382</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C32[0][A]</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_oc_ch1/u_deadtime/n46_s1/I1</td>
</tr>
<tr>
<td>6.614</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R30C32[0][A]</td>
<td style=" background: #97FFFF;">pwm_top_dut/u_pwm_core_4/u_pwm_oc_ch1/u_deadtime/n46_s1/F</td>
</tr>
<tr>
<td>6.614</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C32[0][A]</td>
<td style=" font-weight:bold;">pwm_top_dut/u_pwm_core_4/u_pwm_oc_ch1/u_deadtime/dt_counter_r_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.667</td>
<td>4.667</td>
<td>tCL</td>
<td>RR</td>
<td>704</td>
<td>PLL_L[1]</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.178</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C32[0][A]</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_oc_ch1/u_deadtime/dt_counter_r_7_s0/CLK</td>
</tr>
<tr>
<td>6.189</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C32[0][A]</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_oc_ch1/u_deadtime/dt_counter_r_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.614</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.189</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_prescaler/psc_counter_reg_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_prescaler/psc_counter_reg_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.667</td>
<td>4.667</td>
<td>tCL</td>
<td>RR</td>
<td>704</td>
<td>PLL_L[1]</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.178</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C29[0][A]</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_prescaler/psc_counter_reg_10_s0/CLK</td>
</tr>
<tr>
<td>6.380</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R38C29[0][A]</td>
<td style=" font-weight:bold;">pwm_top_dut/u_pwm_core_4/u_pwm_prescaler/psc_counter_reg_10_s0/Q</td>
</tr>
<tr>
<td>6.382</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C29[0][A]</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_prescaler/n103_s4/I0</td>
</tr>
<tr>
<td>6.614</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R38C29[0][A]</td>
<td style=" background: #97FFFF;">pwm_top_dut/u_pwm_core_4/u_pwm_prescaler/n103_s4/F</td>
</tr>
<tr>
<td>6.614</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C29[0][A]</td>
<td style=" font-weight:bold;">pwm_top_dut/u_pwm_core_4/u_pwm_prescaler/psc_counter_reg_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.667</td>
<td>4.667</td>
<td>tCL</td>
<td>RR</td>
<td>704</td>
<td>PLL_L[1]</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.178</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C29[0][A]</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_prescaler/psc_counter_reg_10_s0/CLK</td>
</tr>
<tr>
<td>6.189</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R38C29[0][A]</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_prescaler/psc_counter_reg_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.614</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.189</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_prescaler/psc_counter_reg_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_prescaler/psc_counter_reg_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.667</td>
<td>4.667</td>
<td>tCL</td>
<td>RR</td>
<td>704</td>
<td>PLL_L[1]</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.178</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C26[1][A]</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_prescaler/psc_counter_reg_11_s0/CLK</td>
</tr>
<tr>
<td>6.380</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R38C26[1][A]</td>
<td style=" font-weight:bold;">pwm_top_dut/u_pwm_core_4/u_pwm_prescaler/psc_counter_reg_11_s0/Q</td>
</tr>
<tr>
<td>6.382</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C26[1][A]</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_prescaler/n102_s2/I2</td>
</tr>
<tr>
<td>6.614</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R38C26[1][A]</td>
<td style=" background: #97FFFF;">pwm_top_dut/u_pwm_core_4/u_pwm_prescaler/n102_s2/F</td>
</tr>
<tr>
<td>6.614</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C26[1][A]</td>
<td style=" font-weight:bold;">pwm_top_dut/u_pwm_core_4/u_pwm_prescaler/psc_counter_reg_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.667</td>
<td>4.667</td>
<td>tCL</td>
<td>RR</td>
<td>704</td>
<td>PLL_L[1]</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.178</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C26[1][A]</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_prescaler/psc_counter_reg_11_s0/CLK</td>
</tr>
<tr>
<td>6.189</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R38C26[1][A]</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_prescaler/psc_counter_reg_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.614</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.189</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_prescaler/psc_counter_reg_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_prescaler/psc_counter_reg_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.667</td>
<td>4.667</td>
<td>tCL</td>
<td>RR</td>
<td>704</td>
<td>PLL_L[1]</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.178</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C29[1][A]</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_prescaler/psc_counter_reg_15_s0/CLK</td>
</tr>
<tr>
<td>6.380</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R38C29[1][A]</td>
<td style=" font-weight:bold;">pwm_top_dut/u_pwm_core_4/u_pwm_prescaler/psc_counter_reg_15_s0/Q</td>
</tr>
<tr>
<td>6.382</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C29[1][A]</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_prescaler/n98_s4/I1</td>
</tr>
<tr>
<td>6.614</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R38C29[1][A]</td>
<td style=" background: #97FFFF;">pwm_top_dut/u_pwm_core_4/u_pwm_prescaler/n98_s4/F</td>
</tr>
<tr>
<td>6.614</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C29[1][A]</td>
<td style=" font-weight:bold;">pwm_top_dut/u_pwm_core_4/u_pwm_prescaler/psc_counter_reg_15_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.667</td>
<td>4.667</td>
<td>tCL</td>
<td>RR</td>
<td>704</td>
<td>PLL_L[1]</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.178</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C29[1][A]</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_prescaler/psc_counter_reg_15_s0/CLK</td>
</tr>
<tr>
<td>6.189</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R38C29[1][A]</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_prescaler/psc_counter_reg_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.614</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.189</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwm_top_dut/u_pwm_core_3/u_pwm_oc_ch2/u_deadtime/dt_counter_r_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>pwm_top_dut/u_pwm_core_3/u_pwm_oc_ch2/u_deadtime/dt_counter_r_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.667</td>
<td>4.667</td>
<td>tCL</td>
<td>RR</td>
<td>704</td>
<td>PLL_L[1]</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.178</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C24[0][A]</td>
<td>pwm_top_dut/u_pwm_core_3/u_pwm_oc_ch2/u_deadtime/dt_counter_r_7_s0/CLK</td>
</tr>
<tr>
<td>6.380</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R36C24[0][A]</td>
<td style=" font-weight:bold;">pwm_top_dut/u_pwm_core_3/u_pwm_oc_ch2/u_deadtime/dt_counter_r_7_s0/Q</td>
</tr>
<tr>
<td>6.382</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C24[0][A]</td>
<td>pwm_top_dut/u_pwm_core_3/u_pwm_oc_ch2/u_deadtime/n46_s1/I1</td>
</tr>
<tr>
<td>6.614</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R36C24[0][A]</td>
<td style=" background: #97FFFF;">pwm_top_dut/u_pwm_core_3/u_pwm_oc_ch2/u_deadtime/n46_s1/F</td>
</tr>
<tr>
<td>6.614</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C24[0][A]</td>
<td style=" font-weight:bold;">pwm_top_dut/u_pwm_core_3/u_pwm_oc_ch2/u_deadtime/dt_counter_r_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.667</td>
<td>4.667</td>
<td>tCL</td>
<td>RR</td>
<td>704</td>
<td>PLL_L[1]</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.178</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C24[0][A]</td>
<td>pwm_top_dut/u_pwm_core_3/u_pwm_oc_ch2/u_deadtime/dt_counter_r_7_s0/CLK</td>
</tr>
<tr>
<td>6.189</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R36C24[0][A]</td>
<td>pwm_top_dut/u_pwm_core_3/u_pwm_oc_ch2/u_deadtime/dt_counter_r_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.614</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.189</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwm_top_dut/u_pwm_core_3/u_pwm_oc_ch1/u_deadtime/dt_counter_r_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>pwm_top_dut/u_pwm_core_3/u_pwm_oc_ch1/u_deadtime/dt_counter_r_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.667</td>
<td>4.667</td>
<td>tCL</td>
<td>RR</td>
<td>704</td>
<td>PLL_L[1]</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.178</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C19[0][A]</td>
<td>pwm_top_dut/u_pwm_core_3/u_pwm_oc_ch1/u_deadtime/dt_counter_r_0_s0/CLK</td>
</tr>
<tr>
<td>6.380</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R39C19[0][A]</td>
<td style=" font-weight:bold;">pwm_top_dut/u_pwm_core_3/u_pwm_oc_ch1/u_deadtime/dt_counter_r_0_s0/Q</td>
</tr>
<tr>
<td>6.382</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C19[0][A]</td>
<td>pwm_top_dut/u_pwm_core_3/u_pwm_oc_ch1/u_deadtime/n53_s1/I0</td>
</tr>
<tr>
<td>6.614</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R39C19[0][A]</td>
<td style=" background: #97FFFF;">pwm_top_dut/u_pwm_core_3/u_pwm_oc_ch1/u_deadtime/n53_s1/F</td>
</tr>
<tr>
<td>6.614</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C19[0][A]</td>
<td style=" font-weight:bold;">pwm_top_dut/u_pwm_core_3/u_pwm_oc_ch1/u_deadtime/dt_counter_r_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.667</td>
<td>4.667</td>
<td>tCL</td>
<td>RR</td>
<td>704</td>
<td>PLL_L[1]</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.178</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C19[0][A]</td>
<td>pwm_top_dut/u_pwm_core_3/u_pwm_oc_ch1/u_deadtime/dt_counter_r_0_s0/CLK</td>
</tr>
<tr>
<td>6.189</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R39C19[0][A]</td>
<td>pwm_top_dut/u_pwm_core_3/u_pwm_oc_ch1/u_deadtime/dt_counter_r_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.614</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.189</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwm_top_dut/u_pwm_core_2/u_pwm_oc_ch2/u_deadtime/dt_counter_r_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>pwm_top_dut/u_pwm_core_2/u_pwm_oc_ch2/u_deadtime/dt_counter_r_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.667</td>
<td>4.667</td>
<td>tCL</td>
<td>RR</td>
<td>704</td>
<td>PLL_L[1]</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.178</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C21[0][A]</td>
<td>pwm_top_dut/u_pwm_core_2/u_pwm_oc_ch2/u_deadtime/dt_counter_r_7_s0/CLK</td>
</tr>
<tr>
<td>6.380</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R30C21[0][A]</td>
<td style=" font-weight:bold;">pwm_top_dut/u_pwm_core_2/u_pwm_oc_ch2/u_deadtime/dt_counter_r_7_s0/Q</td>
</tr>
<tr>
<td>6.382</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C21[0][A]</td>
<td>pwm_top_dut/u_pwm_core_2/u_pwm_oc_ch2/u_deadtime/n46_s1/I1</td>
</tr>
<tr>
<td>6.614</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R30C21[0][A]</td>
<td style=" background: #97FFFF;">pwm_top_dut/u_pwm_core_2/u_pwm_oc_ch2/u_deadtime/n46_s1/F</td>
</tr>
<tr>
<td>6.614</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C21[0][A]</td>
<td style=" font-weight:bold;">pwm_top_dut/u_pwm_core_2/u_pwm_oc_ch2/u_deadtime/dt_counter_r_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.667</td>
<td>4.667</td>
<td>tCL</td>
<td>RR</td>
<td>704</td>
<td>PLL_L[1]</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.178</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C21[0][A]</td>
<td>pwm_top_dut/u_pwm_core_2/u_pwm_oc_ch2/u_deadtime/dt_counter_r_7_s0/CLK</td>
</tr>
<tr>
<td>6.189</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C21[0][A]</td>
<td>pwm_top_dut/u_pwm_core_2/u_pwm_oc_ch2/u_deadtime/dt_counter_r_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.614</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.189</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwm_top_dut/u_pwm_core_1/u_pwm_oc_ch1/u_deadtime/dt_counter_r_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>pwm_top_dut/u_pwm_core_1/u_pwm_oc_ch1/u_deadtime/dt_counter_r_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.667</td>
<td>4.667</td>
<td>tCL</td>
<td>RR</td>
<td>704</td>
<td>PLL_L[1]</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.178</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C16[1][A]</td>
<td>pwm_top_dut/u_pwm_core_1/u_pwm_oc_ch1/u_deadtime/dt_counter_r_7_s0/CLK</td>
</tr>
<tr>
<td>6.380</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R18C16[1][A]</td>
<td style=" font-weight:bold;">pwm_top_dut/u_pwm_core_1/u_pwm_oc_ch1/u_deadtime/dt_counter_r_7_s0/Q</td>
</tr>
<tr>
<td>6.382</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C16[1][A]</td>
<td>pwm_top_dut/u_pwm_core_1/u_pwm_oc_ch1/u_deadtime/n46_s1/I1</td>
</tr>
<tr>
<td>6.614</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C16[1][A]</td>
<td style=" background: #97FFFF;">pwm_top_dut/u_pwm_core_1/u_pwm_oc_ch1/u_deadtime/n46_s1/F</td>
</tr>
<tr>
<td>6.614</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C16[1][A]</td>
<td style=" font-weight:bold;">pwm_top_dut/u_pwm_core_1/u_pwm_oc_ch1/u_deadtime/dt_counter_r_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.667</td>
<td>4.667</td>
<td>tCL</td>
<td>RR</td>
<td>704</td>
<td>PLL_L[1]</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.178</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C16[1][A]</td>
<td>pwm_top_dut/u_pwm_core_1/u_pwm_oc_ch1/u_deadtime/dt_counter_r_7_s0/CLK</td>
</tr>
<tr>
<td>6.189</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C16[1][A]</td>
<td>pwm_top_dut/u_pwm_core_1/u_pwm_oc_ch1/u_deadtime/dt_counter_r_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.616</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.189</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_oc_ch2/u_deadtime/dt_counter_r_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_oc_ch2/u_deadtime/dt_counter_r_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.667</td>
<td>4.667</td>
<td>tCL</td>
<td>RR</td>
<td>704</td>
<td>PLL_L[1]</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.178</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C34[0][A]</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_oc_ch2/u_deadtime/dt_counter_r_2_s0/CLK</td>
</tr>
<tr>
<td>6.380</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R38C34[0][A]</td>
<td style=" font-weight:bold;">pwm_top_dut/u_pwm_core_4/u_pwm_oc_ch2/u_deadtime/dt_counter_r_2_s0/Q</td>
</tr>
<tr>
<td>6.384</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C34[0][A]</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_oc_ch2/u_deadtime/n51_s1/I2</td>
</tr>
<tr>
<td>6.616</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R38C34[0][A]</td>
<td style=" background: #97FFFF;">pwm_top_dut/u_pwm_core_4/u_pwm_oc_ch2/u_deadtime/n51_s1/F</td>
</tr>
<tr>
<td>6.616</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C34[0][A]</td>
<td style=" font-weight:bold;">pwm_top_dut/u_pwm_core_4/u_pwm_oc_ch2/u_deadtime/dt_counter_r_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.667</td>
<td>4.667</td>
<td>tCL</td>
<td>RR</td>
<td>704</td>
<td>PLL_L[1]</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.178</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C34[0][A]</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_oc_ch2/u_deadtime/dt_counter_r_2_s0/CLK</td>
</tr>
<tr>
<td>6.189</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R38C34[0][A]</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_oc_ch2/u_deadtime/dt_counter_r_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.616</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.189</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_oc_ch1/u_deadtime/dt_counter_r_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_oc_ch1/u_deadtime/dt_counter_r_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.667</td>
<td>4.667</td>
<td>tCL</td>
<td>RR</td>
<td>704</td>
<td>PLL_L[1]</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.178</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C33[1][A]</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_oc_ch1/u_deadtime/dt_counter_r_2_s0/CLK</td>
</tr>
<tr>
<td>6.380</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R33C33[1][A]</td>
<td style=" font-weight:bold;">pwm_top_dut/u_pwm_core_4/u_pwm_oc_ch1/u_deadtime/dt_counter_r_2_s0/Q</td>
</tr>
<tr>
<td>6.384</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C33[1][A]</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_oc_ch1/u_deadtime/n51_s1/I2</td>
</tr>
<tr>
<td>6.616</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R33C33[1][A]</td>
<td style=" background: #97FFFF;">pwm_top_dut/u_pwm_core_4/u_pwm_oc_ch1/u_deadtime/n51_s1/F</td>
</tr>
<tr>
<td>6.616</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C33[1][A]</td>
<td style=" font-weight:bold;">pwm_top_dut/u_pwm_core_4/u_pwm_oc_ch1/u_deadtime/dt_counter_r_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.667</td>
<td>4.667</td>
<td>tCL</td>
<td>RR</td>
<td>704</td>
<td>PLL_L[1]</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.178</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C33[1][A]</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_oc_ch1/u_deadtime/dt_counter_r_2_s0/CLK</td>
</tr>
<tr>
<td>6.189</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R33C33[1][A]</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_oc_ch1/u_deadtime/dt_counter_r_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.616</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.189</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_oc_ch1/u_deadtime/dt_counter_r_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_oc_ch1/u_deadtime/dt_counter_r_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.667</td>
<td>4.667</td>
<td>tCL</td>
<td>RR</td>
<td>704</td>
<td>PLL_L[1]</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.178</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C30[0][A]</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_oc_ch1/u_deadtime/dt_counter_r_4_s0/CLK</td>
</tr>
<tr>
<td>6.380</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R31C30[0][A]</td>
<td style=" font-weight:bold;">pwm_top_dut/u_pwm_core_4/u_pwm_oc_ch1/u_deadtime/dt_counter_r_4_s0/Q</td>
</tr>
<tr>
<td>6.384</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C30[0][A]</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_oc_ch1/u_deadtime/n49_s1/I0</td>
</tr>
<tr>
<td>6.616</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R31C30[0][A]</td>
<td style=" background: #97FFFF;">pwm_top_dut/u_pwm_core_4/u_pwm_oc_ch1/u_deadtime/n49_s1/F</td>
</tr>
<tr>
<td>6.616</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C30[0][A]</td>
<td style=" font-weight:bold;">pwm_top_dut/u_pwm_core_4/u_pwm_oc_ch1/u_deadtime/dt_counter_r_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.667</td>
<td>4.667</td>
<td>tCL</td>
<td>RR</td>
<td>704</td>
<td>PLL_L[1]</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.178</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C30[0][A]</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_oc_ch1/u_deadtime/dt_counter_r_4_s0/CLK</td>
</tr>
<tr>
<td>6.189</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R31C30[0][A]</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_oc_ch1/u_deadtime/dt_counter_r_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.616</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.189</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_prescaler/psc_counter_reg_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_prescaler/psc_counter_reg_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.667</td>
<td>4.667</td>
<td>tCL</td>
<td>RR</td>
<td>704</td>
<td>PLL_L[1]</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.178</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C28[0][A]</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_prescaler/psc_counter_reg_0_s0/CLK</td>
</tr>
<tr>
<td>6.380</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R38C28[0][A]</td>
<td style=" font-weight:bold;">pwm_top_dut/u_pwm_core_4/u_pwm_prescaler/psc_counter_reg_0_s0/Q</td>
</tr>
<tr>
<td>6.384</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C28[0][A]</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_prescaler/n113_s4/I0</td>
</tr>
<tr>
<td>6.616</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R38C28[0][A]</td>
<td style=" background: #97FFFF;">pwm_top_dut/u_pwm_core_4/u_pwm_prescaler/n113_s4/F</td>
</tr>
<tr>
<td>6.616</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C28[0][A]</td>
<td style=" font-weight:bold;">pwm_top_dut/u_pwm_core_4/u_pwm_prescaler/psc_counter_reg_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.667</td>
<td>4.667</td>
<td>tCL</td>
<td>RR</td>
<td>704</td>
<td>PLL_L[1]</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.178</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C28[0][A]</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_prescaler/psc_counter_reg_0_s0/CLK</td>
</tr>
<tr>
<td>6.189</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R38C28[0][A]</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_prescaler/psc_counter_reg_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.037</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.165</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.201</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwm_top_dut/u_pwm_register/sys_soft_rst_i_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_oc_ch2/u_deadtime/dtg_shadow_r_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.651</td>
<td>4.651</td>
<td>tCL</td>
<td>RR</td>
<td>674</td>
<td>PLL_L[1]</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>6.922</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C25[2][A]</td>
<td>pwm_top_dut/u_pwm_register/sys_soft_rst_i_s0/CLK</td>
</tr>
<tr>
<td>7.154</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R24C25[2][A]</td>
<td style=" font-weight:bold;">pwm_top_dut/u_pwm_register/sys_soft_rst_i_s0/Q</td>
</tr>
<tr>
<td>7.307</td>
<td>0.153</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C25[2][B]</td>
<td>pwm_top_dut/u_pwm_register/n20_s1/I1</td>
</tr>
<tr>
<td>7.824</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1284</td>
<td>R24C25[2][B]</td>
<td style=" background: #97FFFF;">pwm_top_dut/u_pwm_register/n20_s1/F</td>
</tr>
<tr>
<td>9.165</td>
<td>1.341</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C36[0][A]</td>
<td style=" font-weight:bold;">pwm_top_dut/u_pwm_core_4/u_pwm_oc_ch2/u_deadtime/dtg_shadow_r_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.333</td>
<td>8.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.000</td>
<td>4.667</td>
<td>tCL</td>
<td>RR</td>
<td>704</td>
<td>PLL_L[1]</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>15.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C36[0][A]</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_oc_ch2/u_deadtime/dtg_shadow_r_7_s0/CLK</td>
</tr>
<tr>
<td>15.236</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_oc_ch2/u_deadtime/dtg_shadow_r_7_s0</td>
</tr>
<tr>
<td>15.201</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R38C36[0][A]</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_oc_ch2/u_deadtime/dtg_shadow_r_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.016</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 23.053%; route: 1.494, 66.602%; tC2Q: 0.232, 10.345%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.037</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.165</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.201</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwm_top_dut/u_pwm_register/sys_soft_rst_i_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_oc_ch2/u_deadtime/pwm_in_dly_r_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.651</td>
<td>4.651</td>
<td>tCL</td>
<td>RR</td>
<td>674</td>
<td>PLL_L[1]</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>6.922</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C25[2][A]</td>
<td>pwm_top_dut/u_pwm_register/sys_soft_rst_i_s0/CLK</td>
</tr>
<tr>
<td>7.154</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R24C25[2][A]</td>
<td style=" font-weight:bold;">pwm_top_dut/u_pwm_register/sys_soft_rst_i_s0/Q</td>
</tr>
<tr>
<td>7.307</td>
<td>0.153</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C25[2][B]</td>
<td>pwm_top_dut/u_pwm_register/n20_s1/I1</td>
</tr>
<tr>
<td>7.824</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1284</td>
<td>R24C25[2][B]</td>
<td style=" background: #97FFFF;">pwm_top_dut/u_pwm_register/n20_s1/F</td>
</tr>
<tr>
<td>9.165</td>
<td>1.341</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C35[0][B]</td>
<td style=" font-weight:bold;">pwm_top_dut/u_pwm_core_4/u_pwm_oc_ch2/u_deadtime/pwm_in_dly_r_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.333</td>
<td>8.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.000</td>
<td>4.667</td>
<td>tCL</td>
<td>RR</td>
<td>704</td>
<td>PLL_L[1]</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>15.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C35[0][B]</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_oc_ch2/u_deadtime/pwm_in_dly_r_s0/CLK</td>
</tr>
<tr>
<td>15.236</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_oc_ch2/u_deadtime/pwm_in_dly_r_s0</td>
</tr>
<tr>
<td>15.201</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R38C35[0][B]</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_oc_ch2/u_deadtime/pwm_in_dly_r_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.016</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 23.053%; route: 1.494, 66.602%; tC2Q: 0.232, 10.345%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.037</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.165</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.201</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwm_top_dut/u_pwm_register/sys_soft_rst_i_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_oc_ch2/u_deadtime/dt_counter_r_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.651</td>
<td>4.651</td>
<td>tCL</td>
<td>RR</td>
<td>674</td>
<td>PLL_L[1]</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>6.922</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C25[2][A]</td>
<td>pwm_top_dut/u_pwm_register/sys_soft_rst_i_s0/CLK</td>
</tr>
<tr>
<td>7.154</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R24C25[2][A]</td>
<td style=" font-weight:bold;">pwm_top_dut/u_pwm_register/sys_soft_rst_i_s0/Q</td>
</tr>
<tr>
<td>7.307</td>
<td>0.153</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C25[2][B]</td>
<td>pwm_top_dut/u_pwm_register/n20_s1/I1</td>
</tr>
<tr>
<td>7.824</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1284</td>
<td>R24C25[2][B]</td>
<td style=" background: #97FFFF;">pwm_top_dut/u_pwm_register/n20_s1/F</td>
</tr>
<tr>
<td>9.165</td>
<td>1.341</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C33[0][A]</td>
<td style=" font-weight:bold;">pwm_top_dut/u_pwm_core_4/u_pwm_oc_ch2/u_deadtime/dt_counter_r_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.333</td>
<td>8.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.000</td>
<td>4.667</td>
<td>tCL</td>
<td>RR</td>
<td>704</td>
<td>PLL_L[1]</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>15.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C33[0][A]</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_oc_ch2/u_deadtime/dt_counter_r_0_s0/CLK</td>
</tr>
<tr>
<td>15.236</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_oc_ch2/u_deadtime/dt_counter_r_0_s0</td>
</tr>
<tr>
<td>15.201</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R39C33[0][A]</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_oc_ch2/u_deadtime/dt_counter_r_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.016</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 23.053%; route: 1.494, 66.602%; tC2Q: 0.232, 10.345%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.037</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.165</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.201</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwm_top_dut/u_pwm_register/sys_soft_rst_i_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_oc_ch2/u_deadtime/dt_counter_r_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.651</td>
<td>4.651</td>
<td>tCL</td>
<td>RR</td>
<td>674</td>
<td>PLL_L[1]</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>6.922</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C25[2][A]</td>
<td>pwm_top_dut/u_pwm_register/sys_soft_rst_i_s0/CLK</td>
</tr>
<tr>
<td>7.154</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R24C25[2][A]</td>
<td style=" font-weight:bold;">pwm_top_dut/u_pwm_register/sys_soft_rst_i_s0/Q</td>
</tr>
<tr>
<td>7.307</td>
<td>0.153</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C25[2][B]</td>
<td>pwm_top_dut/u_pwm_register/n20_s1/I1</td>
</tr>
<tr>
<td>7.824</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1284</td>
<td>R24C25[2][B]</td>
<td style=" background: #97FFFF;">pwm_top_dut/u_pwm_register/n20_s1/F</td>
</tr>
<tr>
<td>9.165</td>
<td>1.341</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C34[0][B]</td>
<td style=" font-weight:bold;">pwm_top_dut/u_pwm_core_4/u_pwm_oc_ch2/u_deadtime/dt_counter_r_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.333</td>
<td>8.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.000</td>
<td>4.667</td>
<td>tCL</td>
<td>RR</td>
<td>704</td>
<td>PLL_L[1]</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>15.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C34[0][B]</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_oc_ch2/u_deadtime/dt_counter_r_1_s0/CLK</td>
</tr>
<tr>
<td>15.236</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_oc_ch2/u_deadtime/dt_counter_r_1_s0</td>
</tr>
<tr>
<td>15.201</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R38C34[0][B]</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_oc_ch2/u_deadtime/dt_counter_r_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.016</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 23.053%; route: 1.494, 66.602%; tC2Q: 0.232, 10.345%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.037</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.165</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.201</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwm_top_dut/u_pwm_register/sys_soft_rst_i_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_oc_ch2/u_deadtime/dt_counter_r_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.651</td>
<td>4.651</td>
<td>tCL</td>
<td>RR</td>
<td>674</td>
<td>PLL_L[1]</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>6.922</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C25[2][A]</td>
<td>pwm_top_dut/u_pwm_register/sys_soft_rst_i_s0/CLK</td>
</tr>
<tr>
<td>7.154</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R24C25[2][A]</td>
<td style=" font-weight:bold;">pwm_top_dut/u_pwm_register/sys_soft_rst_i_s0/Q</td>
</tr>
<tr>
<td>7.307</td>
<td>0.153</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C25[2][B]</td>
<td>pwm_top_dut/u_pwm_register/n20_s1/I1</td>
</tr>
<tr>
<td>7.824</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1284</td>
<td>R24C25[2][B]</td>
<td style=" background: #97FFFF;">pwm_top_dut/u_pwm_register/n20_s1/F</td>
</tr>
<tr>
<td>9.165</td>
<td>1.341</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C34[0][A]</td>
<td style=" font-weight:bold;">pwm_top_dut/u_pwm_core_4/u_pwm_oc_ch2/u_deadtime/dt_counter_r_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.333</td>
<td>8.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.000</td>
<td>4.667</td>
<td>tCL</td>
<td>RR</td>
<td>704</td>
<td>PLL_L[1]</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>15.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C34[0][A]</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_oc_ch2/u_deadtime/dt_counter_r_2_s0/CLK</td>
</tr>
<tr>
<td>15.236</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_oc_ch2/u_deadtime/dt_counter_r_2_s0</td>
</tr>
<tr>
<td>15.201</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R38C34[0][A]</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_oc_ch2/u_deadtime/dt_counter_r_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.016</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 23.053%; route: 1.494, 66.602%; tC2Q: 0.232, 10.345%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.037</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.165</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.201</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwm_top_dut/u_pwm_register/sys_soft_rst_i_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_oc_ch2/u_deadtime/dt_counter_r_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.651</td>
<td>4.651</td>
<td>tCL</td>
<td>RR</td>
<td>674</td>
<td>PLL_L[1]</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>6.922</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C25[2][A]</td>
<td>pwm_top_dut/u_pwm_register/sys_soft_rst_i_s0/CLK</td>
</tr>
<tr>
<td>7.154</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R24C25[2][A]</td>
<td style=" font-weight:bold;">pwm_top_dut/u_pwm_register/sys_soft_rst_i_s0/Q</td>
</tr>
<tr>
<td>7.307</td>
<td>0.153</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C25[2][B]</td>
<td>pwm_top_dut/u_pwm_register/n20_s1/I1</td>
</tr>
<tr>
<td>7.824</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1284</td>
<td>R24C25[2][B]</td>
<td style=" background: #97FFFF;">pwm_top_dut/u_pwm_register/n20_s1/F</td>
</tr>
<tr>
<td>9.165</td>
<td>1.341</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C34[2][A]</td>
<td style=" font-weight:bold;">pwm_top_dut/u_pwm_core_4/u_pwm_oc_ch2/u_deadtime/dt_counter_r_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.333</td>
<td>8.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.000</td>
<td>4.667</td>
<td>tCL</td>
<td>RR</td>
<td>704</td>
<td>PLL_L[1]</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>15.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C34[2][A]</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_oc_ch2/u_deadtime/dt_counter_r_3_s0/CLK</td>
</tr>
<tr>
<td>15.236</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_oc_ch2/u_deadtime/dt_counter_r_3_s0</td>
</tr>
<tr>
<td>15.201</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R38C34[2][A]</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_oc_ch2/u_deadtime/dt_counter_r_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.016</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 23.053%; route: 1.494, 66.602%; tC2Q: 0.232, 10.345%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.037</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.165</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.201</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwm_top_dut/u_pwm_register/sys_soft_rst_i_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_oc_ch2/u_deadtime/dt_counter_r_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.651</td>
<td>4.651</td>
<td>tCL</td>
<td>RR</td>
<td>674</td>
<td>PLL_L[1]</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>6.922</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C25[2][A]</td>
<td>pwm_top_dut/u_pwm_register/sys_soft_rst_i_s0/CLK</td>
</tr>
<tr>
<td>7.154</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R24C25[2][A]</td>
<td style=" font-weight:bold;">pwm_top_dut/u_pwm_register/sys_soft_rst_i_s0/Q</td>
</tr>
<tr>
<td>7.307</td>
<td>0.153</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C25[2][B]</td>
<td>pwm_top_dut/u_pwm_register/n20_s1/I1</td>
</tr>
<tr>
<td>7.824</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1284</td>
<td>R24C25[2][B]</td>
<td style=" background: #97FFFF;">pwm_top_dut/u_pwm_register/n20_s1/F</td>
</tr>
<tr>
<td>9.165</td>
<td>1.341</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C36[0][A]</td>
<td style=" font-weight:bold;">pwm_top_dut/u_pwm_core_4/u_pwm_oc_ch2/u_deadtime/dt_counter_r_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.333</td>
<td>8.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.000</td>
<td>4.667</td>
<td>tCL</td>
<td>RR</td>
<td>704</td>
<td>PLL_L[1]</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>15.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C36[0][A]</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_oc_ch2/u_deadtime/dt_counter_r_4_s0/CLK</td>
</tr>
<tr>
<td>15.236</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_oc_ch2/u_deadtime/dt_counter_r_4_s0</td>
</tr>
<tr>
<td>15.201</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R39C36[0][A]</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_oc_ch2/u_deadtime/dt_counter_r_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.016</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 23.053%; route: 1.494, 66.602%; tC2Q: 0.232, 10.345%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.037</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.165</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.201</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwm_top_dut/u_pwm_register/sys_soft_rst_i_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_oc_ch2/u_deadtime/dt_counter_r_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.651</td>
<td>4.651</td>
<td>tCL</td>
<td>RR</td>
<td>674</td>
<td>PLL_L[1]</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>6.922</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C25[2][A]</td>
<td>pwm_top_dut/u_pwm_register/sys_soft_rst_i_s0/CLK</td>
</tr>
<tr>
<td>7.154</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R24C25[2][A]</td>
<td style=" font-weight:bold;">pwm_top_dut/u_pwm_register/sys_soft_rst_i_s0/Q</td>
</tr>
<tr>
<td>7.307</td>
<td>0.153</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C25[2][B]</td>
<td>pwm_top_dut/u_pwm_register/n20_s1/I1</td>
</tr>
<tr>
<td>7.824</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1284</td>
<td>R24C25[2][B]</td>
<td style=" background: #97FFFF;">pwm_top_dut/u_pwm_register/n20_s1/F</td>
</tr>
<tr>
<td>9.165</td>
<td>1.341</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C36[1][A]</td>
<td style=" font-weight:bold;">pwm_top_dut/u_pwm_core_4/u_pwm_oc_ch2/u_deadtime/dt_counter_r_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.333</td>
<td>8.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.000</td>
<td>4.667</td>
<td>tCL</td>
<td>RR</td>
<td>704</td>
<td>PLL_L[1]</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>15.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C36[1][A]</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_oc_ch2/u_deadtime/dt_counter_r_5_s0/CLK</td>
</tr>
<tr>
<td>15.236</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_oc_ch2/u_deadtime/dt_counter_r_5_s0</td>
</tr>
<tr>
<td>15.201</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R38C36[1][A]</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_oc_ch2/u_deadtime/dt_counter_r_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.016</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 23.053%; route: 1.494, 66.602%; tC2Q: 0.232, 10.345%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.037</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.165</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.201</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwm_top_dut/u_pwm_register/sys_soft_rst_i_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_oc_ch2/u_deadtime/dt_counter_r_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.651</td>
<td>4.651</td>
<td>tCL</td>
<td>RR</td>
<td>674</td>
<td>PLL_L[1]</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>6.922</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C25[2][A]</td>
<td>pwm_top_dut/u_pwm_register/sys_soft_rst_i_s0/CLK</td>
</tr>
<tr>
<td>7.154</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R24C25[2][A]</td>
<td style=" font-weight:bold;">pwm_top_dut/u_pwm_register/sys_soft_rst_i_s0/Q</td>
</tr>
<tr>
<td>7.307</td>
<td>0.153</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C25[2][B]</td>
<td>pwm_top_dut/u_pwm_register/n20_s1/I1</td>
</tr>
<tr>
<td>7.824</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1284</td>
<td>R24C25[2][B]</td>
<td style=" background: #97FFFF;">pwm_top_dut/u_pwm_register/n20_s1/F</td>
</tr>
<tr>
<td>9.165</td>
<td>1.341</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C35[1][B]</td>
<td style=" font-weight:bold;">pwm_top_dut/u_pwm_core_4/u_pwm_oc_ch2/u_deadtime/dt_counter_r_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.333</td>
<td>8.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.000</td>
<td>4.667</td>
<td>tCL</td>
<td>RR</td>
<td>704</td>
<td>PLL_L[1]</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>15.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C35[1][B]</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_oc_ch2/u_deadtime/dt_counter_r_6_s0/CLK</td>
</tr>
<tr>
<td>15.236</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_oc_ch2/u_deadtime/dt_counter_r_6_s0</td>
</tr>
<tr>
<td>15.201</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R38C35[1][B]</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_oc_ch2/u_deadtime/dt_counter_r_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.016</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 23.053%; route: 1.494, 66.602%; tC2Q: 0.232, 10.345%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.037</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.165</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.201</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwm_top_dut/u_pwm_register/sys_soft_rst_i_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_oc_ch2/u_deadtime/dt_counter_r_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.651</td>
<td>4.651</td>
<td>tCL</td>
<td>RR</td>
<td>674</td>
<td>PLL_L[1]</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>6.922</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C25[2][A]</td>
<td>pwm_top_dut/u_pwm_register/sys_soft_rst_i_s0/CLK</td>
</tr>
<tr>
<td>7.154</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R24C25[2][A]</td>
<td style=" font-weight:bold;">pwm_top_dut/u_pwm_register/sys_soft_rst_i_s0/Q</td>
</tr>
<tr>
<td>7.307</td>
<td>0.153</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C25[2][B]</td>
<td>pwm_top_dut/u_pwm_register/n20_s1/I1</td>
</tr>
<tr>
<td>7.824</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1284</td>
<td>R24C25[2][B]</td>
<td style=" background: #97FFFF;">pwm_top_dut/u_pwm_register/n20_s1/F</td>
</tr>
<tr>
<td>9.165</td>
<td>1.341</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C35[1][A]</td>
<td style=" font-weight:bold;">pwm_top_dut/u_pwm_core_4/u_pwm_oc_ch2/u_deadtime/dt_counter_r_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.333</td>
<td>8.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.000</td>
<td>4.667</td>
<td>tCL</td>
<td>RR</td>
<td>704</td>
<td>PLL_L[1]</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>15.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C35[1][A]</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_oc_ch2/u_deadtime/dt_counter_r_7_s0/CLK</td>
</tr>
<tr>
<td>15.236</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_oc_ch2/u_deadtime/dt_counter_r_7_s0</td>
</tr>
<tr>
<td>15.201</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R38C35[1][A]</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_oc_ch2/u_deadtime/dt_counter_r_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.016</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 23.053%; route: 1.494, 66.602%; tC2Q: 0.232, 10.345%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.037</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.165</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.201</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwm_top_dut/u_pwm_register/sys_soft_rst_i_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_oc_ch2/u_deadtime/dtg_shadow_r_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.651</td>
<td>4.651</td>
<td>tCL</td>
<td>RR</td>
<td>674</td>
<td>PLL_L[1]</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>6.922</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C25[2][A]</td>
<td>pwm_top_dut/u_pwm_register/sys_soft_rst_i_s0/CLK</td>
</tr>
<tr>
<td>7.154</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R24C25[2][A]</td>
<td style=" font-weight:bold;">pwm_top_dut/u_pwm_register/sys_soft_rst_i_s0/Q</td>
</tr>
<tr>
<td>7.307</td>
<td>0.153</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C25[2][B]</td>
<td>pwm_top_dut/u_pwm_register/n20_s1/I1</td>
</tr>
<tr>
<td>7.824</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1284</td>
<td>R24C25[2][B]</td>
<td style=" background: #97FFFF;">pwm_top_dut/u_pwm_register/n20_s1/F</td>
</tr>
<tr>
<td>9.165</td>
<td>1.341</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C35[1][A]</td>
<td style=" font-weight:bold;">pwm_top_dut/u_pwm_core_4/u_pwm_oc_ch2/u_deadtime/dtg_shadow_r_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.333</td>
<td>8.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.000</td>
<td>4.667</td>
<td>tCL</td>
<td>RR</td>
<td>704</td>
<td>PLL_L[1]</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>15.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C35[1][A]</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_oc_ch2/u_deadtime/dtg_shadow_r_0_s0/CLK</td>
</tr>
<tr>
<td>15.236</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_oc_ch2/u_deadtime/dtg_shadow_r_0_s0</td>
</tr>
<tr>
<td>15.201</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R34C35[1][A]</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_oc_ch2/u_deadtime/dtg_shadow_r_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.016</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 23.053%; route: 1.494, 66.602%; tC2Q: 0.232, 10.345%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.037</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.165</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.201</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwm_top_dut/u_pwm_register/sys_soft_rst_i_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_oc_ch2/u_deadtime/dtg_shadow_r_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.651</td>
<td>4.651</td>
<td>tCL</td>
<td>RR</td>
<td>674</td>
<td>PLL_L[1]</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>6.922</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C25[2][A]</td>
<td>pwm_top_dut/u_pwm_register/sys_soft_rst_i_s0/CLK</td>
</tr>
<tr>
<td>7.154</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R24C25[2][A]</td>
<td style=" font-weight:bold;">pwm_top_dut/u_pwm_register/sys_soft_rst_i_s0/Q</td>
</tr>
<tr>
<td>7.307</td>
<td>0.153</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C25[2][B]</td>
<td>pwm_top_dut/u_pwm_register/n20_s1/I1</td>
</tr>
<tr>
<td>7.824</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1284</td>
<td>R24C25[2][B]</td>
<td style=" background: #97FFFF;">pwm_top_dut/u_pwm_register/n20_s1/F</td>
</tr>
<tr>
<td>9.165</td>
<td>1.341</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C35[2][B]</td>
<td style=" font-weight:bold;">pwm_top_dut/u_pwm_core_4/u_pwm_oc_ch2/u_deadtime/dtg_shadow_r_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.333</td>
<td>8.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.000</td>
<td>4.667</td>
<td>tCL</td>
<td>RR</td>
<td>704</td>
<td>PLL_L[1]</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>15.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C35[2][B]</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_oc_ch2/u_deadtime/dtg_shadow_r_1_s0/CLK</td>
</tr>
<tr>
<td>15.236</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_oc_ch2/u_deadtime/dtg_shadow_r_1_s0</td>
</tr>
<tr>
<td>15.201</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C35[2][B]</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_oc_ch2/u_deadtime/dtg_shadow_r_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.016</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 23.053%; route: 1.494, 66.602%; tC2Q: 0.232, 10.345%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.037</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.165</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.201</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwm_top_dut/u_pwm_register/sys_soft_rst_i_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_oc_ch2/u_deadtime/dtg_shadow_r_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.651</td>
<td>4.651</td>
<td>tCL</td>
<td>RR</td>
<td>674</td>
<td>PLL_L[1]</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>6.922</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C25[2][A]</td>
<td>pwm_top_dut/u_pwm_register/sys_soft_rst_i_s0/CLK</td>
</tr>
<tr>
<td>7.154</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R24C25[2][A]</td>
<td style=" font-weight:bold;">pwm_top_dut/u_pwm_register/sys_soft_rst_i_s0/Q</td>
</tr>
<tr>
<td>7.307</td>
<td>0.153</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C25[2][B]</td>
<td>pwm_top_dut/u_pwm_register/n20_s1/I1</td>
</tr>
<tr>
<td>7.824</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1284</td>
<td>R24C25[2][B]</td>
<td style=" background: #97FFFF;">pwm_top_dut/u_pwm_register/n20_s1/F</td>
</tr>
<tr>
<td>9.165</td>
<td>1.341</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C34[2][A]</td>
<td style=" font-weight:bold;">pwm_top_dut/u_pwm_core_4/u_pwm_oc_ch2/u_deadtime/dtg_shadow_r_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.333</td>
<td>8.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.000</td>
<td>4.667</td>
<td>tCL</td>
<td>RR</td>
<td>704</td>
<td>PLL_L[1]</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>15.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C34[2][A]</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_oc_ch2/u_deadtime/dtg_shadow_r_2_s0/CLK</td>
</tr>
<tr>
<td>15.236</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_oc_ch2/u_deadtime/dtg_shadow_r_2_s0</td>
</tr>
<tr>
<td>15.201</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R36C34[2][A]</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_oc_ch2/u_deadtime/dtg_shadow_r_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.016</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 23.053%; route: 1.494, 66.602%; tC2Q: 0.232, 10.345%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.037</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.165</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.201</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwm_top_dut/u_pwm_register/sys_soft_rst_i_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_oc_ch2/u_deadtime/dtg_shadow_r_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.651</td>
<td>4.651</td>
<td>tCL</td>
<td>RR</td>
<td>674</td>
<td>PLL_L[1]</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>6.922</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C25[2][A]</td>
<td>pwm_top_dut/u_pwm_register/sys_soft_rst_i_s0/CLK</td>
</tr>
<tr>
<td>7.154</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R24C25[2][A]</td>
<td style=" font-weight:bold;">pwm_top_dut/u_pwm_register/sys_soft_rst_i_s0/Q</td>
</tr>
<tr>
<td>7.307</td>
<td>0.153</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C25[2][B]</td>
<td>pwm_top_dut/u_pwm_register/n20_s1/I1</td>
</tr>
<tr>
<td>7.824</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1284</td>
<td>R24C25[2][B]</td>
<td style=" background: #97FFFF;">pwm_top_dut/u_pwm_register/n20_s1/F</td>
</tr>
<tr>
<td>9.165</td>
<td>1.341</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C34[2][A]</td>
<td style=" font-weight:bold;">pwm_top_dut/u_pwm_core_4/u_pwm_oc_ch2/u_deadtime/dtg_shadow_r_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.333</td>
<td>8.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.000</td>
<td>4.667</td>
<td>tCL</td>
<td>RR</td>
<td>704</td>
<td>PLL_L[1]</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>15.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C34[2][A]</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_oc_ch2/u_deadtime/dtg_shadow_r_3_s0/CLK</td>
</tr>
<tr>
<td>15.236</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_oc_ch2/u_deadtime/dtg_shadow_r_3_s0</td>
</tr>
<tr>
<td>15.201</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R35C34[2][A]</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_oc_ch2/u_deadtime/dtg_shadow_r_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.016</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 23.053%; route: 1.494, 66.602%; tC2Q: 0.232, 10.345%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.037</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.165</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.201</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwm_top_dut/u_pwm_register/sys_soft_rst_i_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_oc_ch2/u_deadtime/dtg_shadow_r_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.651</td>
<td>4.651</td>
<td>tCL</td>
<td>RR</td>
<td>674</td>
<td>PLL_L[1]</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>6.922</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C25[2][A]</td>
<td>pwm_top_dut/u_pwm_register/sys_soft_rst_i_s0/CLK</td>
</tr>
<tr>
<td>7.154</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R24C25[2][A]</td>
<td style=" font-weight:bold;">pwm_top_dut/u_pwm_register/sys_soft_rst_i_s0/Q</td>
</tr>
<tr>
<td>7.307</td>
<td>0.153</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C25[2][B]</td>
<td>pwm_top_dut/u_pwm_register/n20_s1/I1</td>
</tr>
<tr>
<td>7.824</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1284</td>
<td>R24C25[2][B]</td>
<td style=" background: #97FFFF;">pwm_top_dut/u_pwm_register/n20_s1/F</td>
</tr>
<tr>
<td>9.165</td>
<td>1.341</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C33[0][A]</td>
<td style=" font-weight:bold;">pwm_top_dut/u_pwm_core_4/u_pwm_oc_ch2/u_deadtime/dtg_shadow_r_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.333</td>
<td>8.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.000</td>
<td>4.667</td>
<td>tCL</td>
<td>RR</td>
<td>704</td>
<td>PLL_L[1]</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>15.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C33[0][A]</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_oc_ch2/u_deadtime/dtg_shadow_r_4_s0/CLK</td>
</tr>
<tr>
<td>15.236</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_oc_ch2/u_deadtime/dtg_shadow_r_4_s0</td>
</tr>
<tr>
<td>15.201</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R36C33[0][A]</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_oc_ch2/u_deadtime/dtg_shadow_r_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.016</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 23.053%; route: 1.494, 66.602%; tC2Q: 0.232, 10.345%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.037</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.165</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.201</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwm_top_dut/u_pwm_register/sys_soft_rst_i_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_oc_ch2/u_deadtime/dtg_shadow_r_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.651</td>
<td>4.651</td>
<td>tCL</td>
<td>RR</td>
<td>674</td>
<td>PLL_L[1]</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>6.922</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C25[2][A]</td>
<td>pwm_top_dut/u_pwm_register/sys_soft_rst_i_s0/CLK</td>
</tr>
<tr>
<td>7.154</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R24C25[2][A]</td>
<td style=" font-weight:bold;">pwm_top_dut/u_pwm_register/sys_soft_rst_i_s0/Q</td>
</tr>
<tr>
<td>7.307</td>
<td>0.153</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C25[2][B]</td>
<td>pwm_top_dut/u_pwm_register/n20_s1/I1</td>
</tr>
<tr>
<td>7.824</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1284</td>
<td>R24C25[2][B]</td>
<td style=" background: #97FFFF;">pwm_top_dut/u_pwm_register/n20_s1/F</td>
</tr>
<tr>
<td>9.165</td>
<td>1.341</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C34[0][A]</td>
<td style=" font-weight:bold;">pwm_top_dut/u_pwm_core_4/u_pwm_oc_ch2/u_deadtime/dtg_shadow_r_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.333</td>
<td>8.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.000</td>
<td>4.667</td>
<td>tCL</td>
<td>RR</td>
<td>704</td>
<td>PLL_L[1]</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>15.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C34[0][A]</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_oc_ch2/u_deadtime/dtg_shadow_r_5_s0/CLK</td>
</tr>
<tr>
<td>15.236</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_oc_ch2/u_deadtime/dtg_shadow_r_5_s0</td>
</tr>
<tr>
<td>15.201</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R36C34[0][A]</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_oc_ch2/u_deadtime/dtg_shadow_r_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.016</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 23.053%; route: 1.494, 66.602%; tC2Q: 0.232, 10.345%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.037</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.165</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.201</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwm_top_dut/u_pwm_register/sys_soft_rst_i_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_oc_ch2/u_deadtime/dtg_shadow_r_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.651</td>
<td>4.651</td>
<td>tCL</td>
<td>RR</td>
<td>674</td>
<td>PLL_L[1]</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>6.922</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C25[2][A]</td>
<td>pwm_top_dut/u_pwm_register/sys_soft_rst_i_s0/CLK</td>
</tr>
<tr>
<td>7.154</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R24C25[2][A]</td>
<td style=" font-weight:bold;">pwm_top_dut/u_pwm_register/sys_soft_rst_i_s0/Q</td>
</tr>
<tr>
<td>7.307</td>
<td>0.153</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C25[2][B]</td>
<td>pwm_top_dut/u_pwm_register/n20_s1/I1</td>
</tr>
<tr>
<td>7.824</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1284</td>
<td>R24C25[2][B]</td>
<td style=" background: #97FFFF;">pwm_top_dut/u_pwm_register/n20_s1/F</td>
</tr>
<tr>
<td>9.165</td>
<td>1.341</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C35[0][A]</td>
<td style=" font-weight:bold;">pwm_top_dut/u_pwm_core_4/u_pwm_oc_ch2/u_deadtime/dtg_shadow_r_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.333</td>
<td>8.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.000</td>
<td>4.667</td>
<td>tCL</td>
<td>RR</td>
<td>704</td>
<td>PLL_L[1]</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>15.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C35[0][A]</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_oc_ch2/u_deadtime/dtg_shadow_r_6_s0/CLK</td>
</tr>
<tr>
<td>15.236</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_oc_ch2/u_deadtime/dtg_shadow_r_6_s0</td>
</tr>
<tr>
<td>15.201</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R34C35[0][A]</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_oc_ch2/u_deadtime/dtg_shadow_r_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.016</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 23.053%; route: 1.494, 66.602%; tC2Q: 0.232, 10.345%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.037</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.165</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.201</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwm_top_dut/u_pwm_register/sys_soft_rst_i_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_oc_ch2/u_oc_ref/oc_a_ref_o_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.651</td>
<td>4.651</td>
<td>tCL</td>
<td>RR</td>
<td>674</td>
<td>PLL_L[1]</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>6.922</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C25[2][A]</td>
<td>pwm_top_dut/u_pwm_register/sys_soft_rst_i_s0/CLK</td>
</tr>
<tr>
<td>7.154</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R24C25[2][A]</td>
<td style=" font-weight:bold;">pwm_top_dut/u_pwm_register/sys_soft_rst_i_s0/Q</td>
</tr>
<tr>
<td>7.307</td>
<td>0.153</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C25[2][B]</td>
<td>pwm_top_dut/u_pwm_register/n20_s1/I1</td>
</tr>
<tr>
<td>7.824</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1284</td>
<td>R24C25[2][B]</td>
<td style=" background: #97FFFF;">pwm_top_dut/u_pwm_register/n20_s1/F</td>
</tr>
<tr>
<td>9.165</td>
<td>1.341</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C34[1][A]</td>
<td style=" font-weight:bold;">pwm_top_dut/u_pwm_core_4/u_pwm_oc_ch2/u_oc_ref/oc_a_ref_o_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.333</td>
<td>8.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.000</td>
<td>4.667</td>
<td>tCL</td>
<td>RR</td>
<td>704</td>
<td>PLL_L[1]</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>15.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C34[1][A]</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_oc_ch2/u_oc_ref/oc_a_ref_o_s1/CLK</td>
</tr>
<tr>
<td>15.236</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_oc_ch2/u_oc_ref/oc_a_ref_o_s1</td>
</tr>
<tr>
<td>15.201</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R38C34[1][A]</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_oc_ch2/u_oc_ref/oc_a_ref_o_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.016</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 23.053%; route: 1.494, 66.602%; tC2Q: 0.232, 10.345%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.037</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.165</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.201</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwm_top_dut/u_pwm_register/sys_soft_rst_i_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_oc_ch2/u_oc_ref/oc_b_ref_o_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.651</td>
<td>4.651</td>
<td>tCL</td>
<td>RR</td>
<td>674</td>
<td>PLL_L[1]</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>6.922</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C25[2][A]</td>
<td>pwm_top_dut/u_pwm_register/sys_soft_rst_i_s0/CLK</td>
</tr>
<tr>
<td>7.154</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R24C25[2][A]</td>
<td style=" font-weight:bold;">pwm_top_dut/u_pwm_register/sys_soft_rst_i_s0/Q</td>
</tr>
<tr>
<td>7.307</td>
<td>0.153</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C25[2][B]</td>
<td>pwm_top_dut/u_pwm_register/n20_s1/I1</td>
</tr>
<tr>
<td>7.824</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1284</td>
<td>R24C25[2][B]</td>
<td style=" background: #97FFFF;">pwm_top_dut/u_pwm_register/n20_s1/F</td>
</tr>
<tr>
<td>9.165</td>
<td>1.341</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C35[2][A]</td>
<td style=" font-weight:bold;">pwm_top_dut/u_pwm_core_4/u_pwm_oc_ch2/u_oc_ref/oc_b_ref_o_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.333</td>
<td>8.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.000</td>
<td>4.667</td>
<td>tCL</td>
<td>RR</td>
<td>704</td>
<td>PLL_L[1]</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>15.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C35[2][A]</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_oc_ch2/u_oc_ref/oc_b_ref_o_s1/CLK</td>
</tr>
<tr>
<td>15.236</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_oc_ch2/u_oc_ref/oc_b_ref_o_s1</td>
</tr>
<tr>
<td>15.201</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R38C35[2][A]</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_oc_ch2/u_oc_ref/oc_b_ref_o_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.016</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 23.053%; route: 1.494, 66.602%; tC2Q: 0.232, 10.345%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.037</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.165</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.201</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwm_top_dut/u_pwm_register/sys_soft_rst_i_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_comparator_ch2/cmp_start_reg_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.651</td>
<td>4.651</td>
<td>tCL</td>
<td>RR</td>
<td>674</td>
<td>PLL_L[1]</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>6.922</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C25[2][A]</td>
<td>pwm_top_dut/u_pwm_register/sys_soft_rst_i_s0/CLK</td>
</tr>
<tr>
<td>7.154</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R24C25[2][A]</td>
<td style=" font-weight:bold;">pwm_top_dut/u_pwm_register/sys_soft_rst_i_s0/Q</td>
</tr>
<tr>
<td>7.307</td>
<td>0.153</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C25[2][B]</td>
<td>pwm_top_dut/u_pwm_register/n20_s1/I1</td>
</tr>
<tr>
<td>7.824</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1284</td>
<td>R24C25[2][B]</td>
<td style=" background: #97FFFF;">pwm_top_dut/u_pwm_register/n20_s1/F</td>
</tr>
<tr>
<td>9.165</td>
<td>1.341</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C36[0][A]</td>
<td style=" font-weight:bold;">pwm_top_dut/u_pwm_core_4/u_pwm_comparator_ch2/cmp_start_reg_15_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.333</td>
<td>8.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.000</td>
<td>4.667</td>
<td>tCL</td>
<td>RR</td>
<td>704</td>
<td>PLL_L[1]</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>15.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C36[0][A]</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_comparator_ch2/cmp_start_reg_15_s0/CLK</td>
</tr>
<tr>
<td>15.236</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_comparator_ch2/cmp_start_reg_15_s0</td>
</tr>
<tr>
<td>15.201</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C36[0][A]</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_comparator_ch2/cmp_start_reg_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.016</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 23.053%; route: 1.494, 66.602%; tC2Q: 0.232, 10.345%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.037</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.165</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.201</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwm_top_dut/u_pwm_register/sys_soft_rst_i_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_comparator_ch2/cnt_gt_cmp_end_o_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.651</td>
<td>4.651</td>
<td>tCL</td>
<td>RR</td>
<td>674</td>
<td>PLL_L[1]</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>6.922</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C25[2][A]</td>
<td>pwm_top_dut/u_pwm_register/sys_soft_rst_i_s0/CLK</td>
</tr>
<tr>
<td>7.154</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R24C25[2][A]</td>
<td style=" font-weight:bold;">pwm_top_dut/u_pwm_register/sys_soft_rst_i_s0/Q</td>
</tr>
<tr>
<td>7.307</td>
<td>0.153</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C25[2][B]</td>
<td>pwm_top_dut/u_pwm_register/n20_s1/I1</td>
</tr>
<tr>
<td>7.824</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1284</td>
<td>R24C25[2][B]</td>
<td style=" background: #97FFFF;">pwm_top_dut/u_pwm_register/n20_s1/F</td>
</tr>
<tr>
<td>9.165</td>
<td>1.341</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C35[0][A]</td>
<td style=" font-weight:bold;">pwm_top_dut/u_pwm_core_4/u_pwm_comparator_ch2/cnt_gt_cmp_end_o_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.333</td>
<td>8.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.000</td>
<td>4.667</td>
<td>tCL</td>
<td>RR</td>
<td>704</td>
<td>PLL_L[1]</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>15.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C35[0][A]</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_comparator_ch2/cnt_gt_cmp_end_o_s0/CLK</td>
</tr>
<tr>
<td>15.236</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_comparator_ch2/cnt_gt_cmp_end_o_s0</td>
</tr>
<tr>
<td>15.201</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C35[0][A]</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_comparator_ch2/cnt_gt_cmp_end_o_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.016</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 23.053%; route: 1.494, 66.602%; tC2Q: 0.232, 10.345%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.037</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.165</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.201</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwm_top_dut/u_pwm_register/sys_soft_rst_i_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_comparator_ch2/cnt_eq_cmp_end_o_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.651</td>
<td>4.651</td>
<td>tCL</td>
<td>RR</td>
<td>674</td>
<td>PLL_L[1]</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>6.922</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C25[2][A]</td>
<td>pwm_top_dut/u_pwm_register/sys_soft_rst_i_s0/CLK</td>
</tr>
<tr>
<td>7.154</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R24C25[2][A]</td>
<td style=" font-weight:bold;">pwm_top_dut/u_pwm_register/sys_soft_rst_i_s0/Q</td>
</tr>
<tr>
<td>7.307</td>
<td>0.153</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C25[2][B]</td>
<td>pwm_top_dut/u_pwm_register/n20_s1/I1</td>
</tr>
<tr>
<td>7.824</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1284</td>
<td>R24C25[2][B]</td>
<td style=" background: #97FFFF;">pwm_top_dut/u_pwm_register/n20_s1/F</td>
</tr>
<tr>
<td>9.165</td>
<td>1.341</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C33[2][A]</td>
<td style=" font-weight:bold;">pwm_top_dut/u_pwm_core_4/u_pwm_comparator_ch2/cnt_eq_cmp_end_o_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.333</td>
<td>8.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.000</td>
<td>4.667</td>
<td>tCL</td>
<td>RR</td>
<td>704</td>
<td>PLL_L[1]</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>15.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C33[2][A]</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_comparator_ch2/cnt_eq_cmp_end_o_s0/CLK</td>
</tr>
<tr>
<td>15.236</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_comparator_ch2/cnt_eq_cmp_end_o_s0</td>
</tr>
<tr>
<td>15.201</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C33[2][A]</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_comparator_ch2/cnt_eq_cmp_end_o_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.016</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 23.053%; route: 1.494, 66.602%; tC2Q: 0.232, 10.345%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.037</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.165</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.201</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwm_top_dut/u_pwm_register/sys_soft_rst_i_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_comparator_ch2/cnt_gt_cmp_start_o_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.651</td>
<td>4.651</td>
<td>tCL</td>
<td>RR</td>
<td>674</td>
<td>PLL_L[1]</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>6.922</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C25[2][A]</td>
<td>pwm_top_dut/u_pwm_register/sys_soft_rst_i_s0/CLK</td>
</tr>
<tr>
<td>7.154</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R24C25[2][A]</td>
<td style=" font-weight:bold;">pwm_top_dut/u_pwm_register/sys_soft_rst_i_s0/Q</td>
</tr>
<tr>
<td>7.307</td>
<td>0.153</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C25[2][B]</td>
<td>pwm_top_dut/u_pwm_register/n20_s1/I1</td>
</tr>
<tr>
<td>7.824</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1284</td>
<td>R24C25[2][B]</td>
<td style=" background: #97FFFF;">pwm_top_dut/u_pwm_register/n20_s1/F</td>
</tr>
<tr>
<td>9.165</td>
<td>1.341</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C34[1][B]</td>
<td style=" font-weight:bold;">pwm_top_dut/u_pwm_core_4/u_pwm_comparator_ch2/cnt_gt_cmp_start_o_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.333</td>
<td>8.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.000</td>
<td>4.667</td>
<td>tCL</td>
<td>RR</td>
<td>704</td>
<td>PLL_L[1]</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>15.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C34[1][B]</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_comparator_ch2/cnt_gt_cmp_start_o_s0/CLK</td>
</tr>
<tr>
<td>15.236</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_comparator_ch2/cnt_gt_cmp_start_o_s0</td>
</tr>
<tr>
<td>15.201</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R34C34[1][B]</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_comparator_ch2/cnt_gt_cmp_start_o_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.016</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 23.053%; route: 1.494, 66.602%; tC2Q: 0.232, 10.345%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.037</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.165</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.201</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwm_top_dut/u_pwm_register/sys_soft_rst_i_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_comparator_ch2/cnt_eq_cmp_start_o_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.651</td>
<td>4.651</td>
<td>tCL</td>
<td>RR</td>
<td>674</td>
<td>PLL_L[1]</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>6.922</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C25[2][A]</td>
<td>pwm_top_dut/u_pwm_register/sys_soft_rst_i_s0/CLK</td>
</tr>
<tr>
<td>7.154</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R24C25[2][A]</td>
<td style=" font-weight:bold;">pwm_top_dut/u_pwm_register/sys_soft_rst_i_s0/Q</td>
</tr>
<tr>
<td>7.307</td>
<td>0.153</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C25[2][B]</td>
<td>pwm_top_dut/u_pwm_register/n20_s1/I1</td>
</tr>
<tr>
<td>7.824</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1284</td>
<td>R24C25[2][B]</td>
<td style=" background: #97FFFF;">pwm_top_dut/u_pwm_register/n20_s1/F</td>
</tr>
<tr>
<td>9.165</td>
<td>1.341</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C33[2][B]</td>
<td style=" font-weight:bold;">pwm_top_dut/u_pwm_core_4/u_pwm_comparator_ch2/cnt_eq_cmp_start_o_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.333</td>
<td>8.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.000</td>
<td>4.667</td>
<td>tCL</td>
<td>RR</td>
<td>704</td>
<td>PLL_L[1]</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>15.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C33[2][B]</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_comparator_ch2/cnt_eq_cmp_start_o_s0/CLK</td>
</tr>
<tr>
<td>15.236</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_comparator_ch2/cnt_eq_cmp_start_o_s0</td>
</tr>
<tr>
<td>15.201</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R35C33[2][B]</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_comparator_ch2/cnt_eq_cmp_start_o_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.016</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 23.053%; route: 1.494, 66.602%; tC2Q: 0.232, 10.345%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.037</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.165</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.201</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwm_top_dut/u_pwm_register/sys_soft_rst_i_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_comparator_ch2/cmp_end_reg_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.651</td>
<td>4.651</td>
<td>tCL</td>
<td>RR</td>
<td>674</td>
<td>PLL_L[1]</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>6.922</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C25[2][A]</td>
<td>pwm_top_dut/u_pwm_register/sys_soft_rst_i_s0/CLK</td>
</tr>
<tr>
<td>7.154</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R24C25[2][A]</td>
<td style=" font-weight:bold;">pwm_top_dut/u_pwm_register/sys_soft_rst_i_s0/Q</td>
</tr>
<tr>
<td>7.307</td>
<td>0.153</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C25[2][B]</td>
<td>pwm_top_dut/u_pwm_register/n20_s1/I1</td>
</tr>
<tr>
<td>7.824</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1284</td>
<td>R24C25[2][B]</td>
<td style=" background: #97FFFF;">pwm_top_dut/u_pwm_register/n20_s1/F</td>
</tr>
<tr>
<td>9.165</td>
<td>1.341</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C35[1][B]</td>
<td style=" font-weight:bold;">pwm_top_dut/u_pwm_core_4/u_pwm_comparator_ch2/cmp_end_reg_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.333</td>
<td>8.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.000</td>
<td>4.667</td>
<td>tCL</td>
<td>RR</td>
<td>704</td>
<td>PLL_L[1]</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>15.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C35[1][B]</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_comparator_ch2/cmp_end_reg_0_s0/CLK</td>
</tr>
<tr>
<td>15.236</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_comparator_ch2/cmp_end_reg_0_s0</td>
</tr>
<tr>
<td>15.201</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C35[1][B]</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_comparator_ch2/cmp_end_reg_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.016</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 23.053%; route: 1.494, 66.602%; tC2Q: 0.232, 10.345%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.512</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.736</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.224</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwm_top_dut/u_pwm_register/sys_soft_rst_i_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_oc_ch2/u_deadtime/dtg_shadow_r_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.651</td>
<td>4.651</td>
<td>tCL</td>
<td>RR</td>
<td>674</td>
<td>PLL_L[1]</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>6.162</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C25[2][A]</td>
<td>pwm_top_dut/u_pwm_register/sys_soft_rst_i_s0/CLK</td>
</tr>
<tr>
<td>6.363</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R24C25[2][A]</td>
<td style=" font-weight:bold;">pwm_top_dut/u_pwm_register/sys_soft_rst_i_s0/Q</td>
</tr>
<tr>
<td>6.480</td>
<td>0.117</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C25[2][B]</td>
<td>pwm_top_dut/u_pwm_register/n20_s1/I1</td>
</tr>
<tr>
<td>6.864</td>
<td>0.384</td>
<td>tINS</td>
<td>FR</td>
<td>1284</td>
<td>R24C25[2][B]</td>
<td style=" background: #97FFFF;">pwm_top_dut/u_pwm_register/n20_s1/F</td>
</tr>
<tr>
<td>7.736</td>
<td>0.872</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C36[0][A]</td>
<td style=" font-weight:bold;">pwm_top_dut/u_pwm_core_4/u_pwm_oc_ch2/u_deadtime/dtg_shadow_r_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.667</td>
<td>4.667</td>
<td>tCL</td>
<td>RR</td>
<td>704</td>
<td>PLL_L[1]</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.178</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C36[0][A]</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_oc_ch2/u_deadtime/dtg_shadow_r_7_s0/CLK</td>
</tr>
<tr>
<td>6.213</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_oc_ch2/u_deadtime/dtg_shadow_r_7_s0</td>
</tr>
<tr>
<td>6.224</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R38C36[0][A]</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_oc_ch2/u_deadtime/dtg_shadow_r_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.016</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.384, 24.400%; route: 0.989, 62.829%; tC2Q: 0.201, 12.772%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.512</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.736</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.224</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwm_top_dut/u_pwm_register/sys_soft_rst_i_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_oc_ch2/u_deadtime/pwm_in_dly_r_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.651</td>
<td>4.651</td>
<td>tCL</td>
<td>RR</td>
<td>674</td>
<td>PLL_L[1]</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>6.162</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C25[2][A]</td>
<td>pwm_top_dut/u_pwm_register/sys_soft_rst_i_s0/CLK</td>
</tr>
<tr>
<td>6.363</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R24C25[2][A]</td>
<td style=" font-weight:bold;">pwm_top_dut/u_pwm_register/sys_soft_rst_i_s0/Q</td>
</tr>
<tr>
<td>6.480</td>
<td>0.117</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C25[2][B]</td>
<td>pwm_top_dut/u_pwm_register/n20_s1/I1</td>
</tr>
<tr>
<td>6.864</td>
<td>0.384</td>
<td>tINS</td>
<td>FR</td>
<td>1284</td>
<td>R24C25[2][B]</td>
<td style=" background: #97FFFF;">pwm_top_dut/u_pwm_register/n20_s1/F</td>
</tr>
<tr>
<td>7.736</td>
<td>0.872</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C35[0][B]</td>
<td style=" font-weight:bold;">pwm_top_dut/u_pwm_core_4/u_pwm_oc_ch2/u_deadtime/pwm_in_dly_r_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.667</td>
<td>4.667</td>
<td>tCL</td>
<td>RR</td>
<td>704</td>
<td>PLL_L[1]</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.178</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C35[0][B]</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_oc_ch2/u_deadtime/pwm_in_dly_r_s0/CLK</td>
</tr>
<tr>
<td>6.213</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_oc_ch2/u_deadtime/pwm_in_dly_r_s0</td>
</tr>
<tr>
<td>6.224</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R38C35[0][B]</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_oc_ch2/u_deadtime/pwm_in_dly_r_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.016</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.384, 24.400%; route: 0.989, 62.829%; tC2Q: 0.201, 12.772%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.512</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.736</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.224</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwm_top_dut/u_pwm_register/sys_soft_rst_i_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_oc_ch2/u_deadtime/dt_counter_r_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.651</td>
<td>4.651</td>
<td>tCL</td>
<td>RR</td>
<td>674</td>
<td>PLL_L[1]</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>6.162</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C25[2][A]</td>
<td>pwm_top_dut/u_pwm_register/sys_soft_rst_i_s0/CLK</td>
</tr>
<tr>
<td>6.363</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R24C25[2][A]</td>
<td style=" font-weight:bold;">pwm_top_dut/u_pwm_register/sys_soft_rst_i_s0/Q</td>
</tr>
<tr>
<td>6.480</td>
<td>0.117</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C25[2][B]</td>
<td>pwm_top_dut/u_pwm_register/n20_s1/I1</td>
</tr>
<tr>
<td>6.864</td>
<td>0.384</td>
<td>tINS</td>
<td>FR</td>
<td>1284</td>
<td>R24C25[2][B]</td>
<td style=" background: #97FFFF;">pwm_top_dut/u_pwm_register/n20_s1/F</td>
</tr>
<tr>
<td>7.736</td>
<td>0.872</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C33[0][A]</td>
<td style=" font-weight:bold;">pwm_top_dut/u_pwm_core_4/u_pwm_oc_ch2/u_deadtime/dt_counter_r_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.667</td>
<td>4.667</td>
<td>tCL</td>
<td>RR</td>
<td>704</td>
<td>PLL_L[1]</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.178</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C33[0][A]</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_oc_ch2/u_deadtime/dt_counter_r_0_s0/CLK</td>
</tr>
<tr>
<td>6.213</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_oc_ch2/u_deadtime/dt_counter_r_0_s0</td>
</tr>
<tr>
<td>6.224</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R39C33[0][A]</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_oc_ch2/u_deadtime/dt_counter_r_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.016</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.384, 24.400%; route: 0.989, 62.829%; tC2Q: 0.201, 12.772%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.512</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.736</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.224</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwm_top_dut/u_pwm_register/sys_soft_rst_i_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_oc_ch2/u_deadtime/dt_counter_r_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.651</td>
<td>4.651</td>
<td>tCL</td>
<td>RR</td>
<td>674</td>
<td>PLL_L[1]</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>6.162</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C25[2][A]</td>
<td>pwm_top_dut/u_pwm_register/sys_soft_rst_i_s0/CLK</td>
</tr>
<tr>
<td>6.363</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R24C25[2][A]</td>
<td style=" font-weight:bold;">pwm_top_dut/u_pwm_register/sys_soft_rst_i_s0/Q</td>
</tr>
<tr>
<td>6.480</td>
<td>0.117</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C25[2][B]</td>
<td>pwm_top_dut/u_pwm_register/n20_s1/I1</td>
</tr>
<tr>
<td>6.864</td>
<td>0.384</td>
<td>tINS</td>
<td>FR</td>
<td>1284</td>
<td>R24C25[2][B]</td>
<td style=" background: #97FFFF;">pwm_top_dut/u_pwm_register/n20_s1/F</td>
</tr>
<tr>
<td>7.736</td>
<td>0.872</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C34[0][B]</td>
<td style=" font-weight:bold;">pwm_top_dut/u_pwm_core_4/u_pwm_oc_ch2/u_deadtime/dt_counter_r_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.667</td>
<td>4.667</td>
<td>tCL</td>
<td>RR</td>
<td>704</td>
<td>PLL_L[1]</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.178</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C34[0][B]</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_oc_ch2/u_deadtime/dt_counter_r_1_s0/CLK</td>
</tr>
<tr>
<td>6.213</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_oc_ch2/u_deadtime/dt_counter_r_1_s0</td>
</tr>
<tr>
<td>6.224</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R38C34[0][B]</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_oc_ch2/u_deadtime/dt_counter_r_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.016</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.384, 24.400%; route: 0.989, 62.829%; tC2Q: 0.201, 12.772%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.512</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.736</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.224</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwm_top_dut/u_pwm_register/sys_soft_rst_i_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_oc_ch2/u_deadtime/dt_counter_r_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.651</td>
<td>4.651</td>
<td>tCL</td>
<td>RR</td>
<td>674</td>
<td>PLL_L[1]</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>6.162</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C25[2][A]</td>
<td>pwm_top_dut/u_pwm_register/sys_soft_rst_i_s0/CLK</td>
</tr>
<tr>
<td>6.363</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R24C25[2][A]</td>
<td style=" font-weight:bold;">pwm_top_dut/u_pwm_register/sys_soft_rst_i_s0/Q</td>
</tr>
<tr>
<td>6.480</td>
<td>0.117</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C25[2][B]</td>
<td>pwm_top_dut/u_pwm_register/n20_s1/I1</td>
</tr>
<tr>
<td>6.864</td>
<td>0.384</td>
<td>tINS</td>
<td>FR</td>
<td>1284</td>
<td>R24C25[2][B]</td>
<td style=" background: #97FFFF;">pwm_top_dut/u_pwm_register/n20_s1/F</td>
</tr>
<tr>
<td>7.736</td>
<td>0.872</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C34[0][A]</td>
<td style=" font-weight:bold;">pwm_top_dut/u_pwm_core_4/u_pwm_oc_ch2/u_deadtime/dt_counter_r_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.667</td>
<td>4.667</td>
<td>tCL</td>
<td>RR</td>
<td>704</td>
<td>PLL_L[1]</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.178</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C34[0][A]</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_oc_ch2/u_deadtime/dt_counter_r_2_s0/CLK</td>
</tr>
<tr>
<td>6.213</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_oc_ch2/u_deadtime/dt_counter_r_2_s0</td>
</tr>
<tr>
<td>6.224</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R38C34[0][A]</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_oc_ch2/u_deadtime/dt_counter_r_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.016</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.384, 24.400%; route: 0.989, 62.829%; tC2Q: 0.201, 12.772%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.512</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.736</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.224</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwm_top_dut/u_pwm_register/sys_soft_rst_i_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_oc_ch2/u_deadtime/dt_counter_r_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.651</td>
<td>4.651</td>
<td>tCL</td>
<td>RR</td>
<td>674</td>
<td>PLL_L[1]</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>6.162</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C25[2][A]</td>
<td>pwm_top_dut/u_pwm_register/sys_soft_rst_i_s0/CLK</td>
</tr>
<tr>
<td>6.363</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R24C25[2][A]</td>
<td style=" font-weight:bold;">pwm_top_dut/u_pwm_register/sys_soft_rst_i_s0/Q</td>
</tr>
<tr>
<td>6.480</td>
<td>0.117</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C25[2][B]</td>
<td>pwm_top_dut/u_pwm_register/n20_s1/I1</td>
</tr>
<tr>
<td>6.864</td>
<td>0.384</td>
<td>tINS</td>
<td>FR</td>
<td>1284</td>
<td>R24C25[2][B]</td>
<td style=" background: #97FFFF;">pwm_top_dut/u_pwm_register/n20_s1/F</td>
</tr>
<tr>
<td>7.736</td>
<td>0.872</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C34[2][A]</td>
<td style=" font-weight:bold;">pwm_top_dut/u_pwm_core_4/u_pwm_oc_ch2/u_deadtime/dt_counter_r_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.667</td>
<td>4.667</td>
<td>tCL</td>
<td>RR</td>
<td>704</td>
<td>PLL_L[1]</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.178</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C34[2][A]</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_oc_ch2/u_deadtime/dt_counter_r_3_s0/CLK</td>
</tr>
<tr>
<td>6.213</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_oc_ch2/u_deadtime/dt_counter_r_3_s0</td>
</tr>
<tr>
<td>6.224</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R38C34[2][A]</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_oc_ch2/u_deadtime/dt_counter_r_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.016</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.384, 24.400%; route: 0.989, 62.829%; tC2Q: 0.201, 12.772%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.512</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.736</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.224</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwm_top_dut/u_pwm_register/sys_soft_rst_i_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_oc_ch2/u_deadtime/dt_counter_r_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.651</td>
<td>4.651</td>
<td>tCL</td>
<td>RR</td>
<td>674</td>
<td>PLL_L[1]</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>6.162</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C25[2][A]</td>
<td>pwm_top_dut/u_pwm_register/sys_soft_rst_i_s0/CLK</td>
</tr>
<tr>
<td>6.363</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R24C25[2][A]</td>
<td style=" font-weight:bold;">pwm_top_dut/u_pwm_register/sys_soft_rst_i_s0/Q</td>
</tr>
<tr>
<td>6.480</td>
<td>0.117</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C25[2][B]</td>
<td>pwm_top_dut/u_pwm_register/n20_s1/I1</td>
</tr>
<tr>
<td>6.864</td>
<td>0.384</td>
<td>tINS</td>
<td>FR</td>
<td>1284</td>
<td>R24C25[2][B]</td>
<td style=" background: #97FFFF;">pwm_top_dut/u_pwm_register/n20_s1/F</td>
</tr>
<tr>
<td>7.736</td>
<td>0.872</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C36[0][A]</td>
<td style=" font-weight:bold;">pwm_top_dut/u_pwm_core_4/u_pwm_oc_ch2/u_deadtime/dt_counter_r_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.667</td>
<td>4.667</td>
<td>tCL</td>
<td>RR</td>
<td>704</td>
<td>PLL_L[1]</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.178</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C36[0][A]</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_oc_ch2/u_deadtime/dt_counter_r_4_s0/CLK</td>
</tr>
<tr>
<td>6.213</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_oc_ch2/u_deadtime/dt_counter_r_4_s0</td>
</tr>
<tr>
<td>6.224</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R39C36[0][A]</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_oc_ch2/u_deadtime/dt_counter_r_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.016</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.384, 24.400%; route: 0.989, 62.829%; tC2Q: 0.201, 12.772%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.512</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.736</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.224</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwm_top_dut/u_pwm_register/sys_soft_rst_i_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_oc_ch2/u_deadtime/dt_counter_r_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.651</td>
<td>4.651</td>
<td>tCL</td>
<td>RR</td>
<td>674</td>
<td>PLL_L[1]</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>6.162</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C25[2][A]</td>
<td>pwm_top_dut/u_pwm_register/sys_soft_rst_i_s0/CLK</td>
</tr>
<tr>
<td>6.363</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R24C25[2][A]</td>
<td style=" font-weight:bold;">pwm_top_dut/u_pwm_register/sys_soft_rst_i_s0/Q</td>
</tr>
<tr>
<td>6.480</td>
<td>0.117</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C25[2][B]</td>
<td>pwm_top_dut/u_pwm_register/n20_s1/I1</td>
</tr>
<tr>
<td>6.864</td>
<td>0.384</td>
<td>tINS</td>
<td>FR</td>
<td>1284</td>
<td>R24C25[2][B]</td>
<td style=" background: #97FFFF;">pwm_top_dut/u_pwm_register/n20_s1/F</td>
</tr>
<tr>
<td>7.736</td>
<td>0.872</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C36[1][A]</td>
<td style=" font-weight:bold;">pwm_top_dut/u_pwm_core_4/u_pwm_oc_ch2/u_deadtime/dt_counter_r_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.667</td>
<td>4.667</td>
<td>tCL</td>
<td>RR</td>
<td>704</td>
<td>PLL_L[1]</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.178</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C36[1][A]</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_oc_ch2/u_deadtime/dt_counter_r_5_s0/CLK</td>
</tr>
<tr>
<td>6.213</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_oc_ch2/u_deadtime/dt_counter_r_5_s0</td>
</tr>
<tr>
<td>6.224</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R38C36[1][A]</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_oc_ch2/u_deadtime/dt_counter_r_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.016</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.384, 24.400%; route: 0.989, 62.829%; tC2Q: 0.201, 12.772%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.512</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.736</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.224</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwm_top_dut/u_pwm_register/sys_soft_rst_i_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_oc_ch2/u_deadtime/dt_counter_r_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.651</td>
<td>4.651</td>
<td>tCL</td>
<td>RR</td>
<td>674</td>
<td>PLL_L[1]</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>6.162</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C25[2][A]</td>
<td>pwm_top_dut/u_pwm_register/sys_soft_rst_i_s0/CLK</td>
</tr>
<tr>
<td>6.363</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R24C25[2][A]</td>
<td style=" font-weight:bold;">pwm_top_dut/u_pwm_register/sys_soft_rst_i_s0/Q</td>
</tr>
<tr>
<td>6.480</td>
<td>0.117</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C25[2][B]</td>
<td>pwm_top_dut/u_pwm_register/n20_s1/I1</td>
</tr>
<tr>
<td>6.864</td>
<td>0.384</td>
<td>tINS</td>
<td>FR</td>
<td>1284</td>
<td>R24C25[2][B]</td>
<td style=" background: #97FFFF;">pwm_top_dut/u_pwm_register/n20_s1/F</td>
</tr>
<tr>
<td>7.736</td>
<td>0.872</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C35[1][B]</td>
<td style=" font-weight:bold;">pwm_top_dut/u_pwm_core_4/u_pwm_oc_ch2/u_deadtime/dt_counter_r_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.667</td>
<td>4.667</td>
<td>tCL</td>
<td>RR</td>
<td>704</td>
<td>PLL_L[1]</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.178</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C35[1][B]</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_oc_ch2/u_deadtime/dt_counter_r_6_s0/CLK</td>
</tr>
<tr>
<td>6.213</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_oc_ch2/u_deadtime/dt_counter_r_6_s0</td>
</tr>
<tr>
<td>6.224</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R38C35[1][B]</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_oc_ch2/u_deadtime/dt_counter_r_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.016</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.384, 24.400%; route: 0.989, 62.829%; tC2Q: 0.201, 12.772%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.512</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.736</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.224</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwm_top_dut/u_pwm_register/sys_soft_rst_i_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_oc_ch2/u_deadtime/dt_counter_r_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.651</td>
<td>4.651</td>
<td>tCL</td>
<td>RR</td>
<td>674</td>
<td>PLL_L[1]</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>6.162</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C25[2][A]</td>
<td>pwm_top_dut/u_pwm_register/sys_soft_rst_i_s0/CLK</td>
</tr>
<tr>
<td>6.363</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R24C25[2][A]</td>
<td style=" font-weight:bold;">pwm_top_dut/u_pwm_register/sys_soft_rst_i_s0/Q</td>
</tr>
<tr>
<td>6.480</td>
<td>0.117</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C25[2][B]</td>
<td>pwm_top_dut/u_pwm_register/n20_s1/I1</td>
</tr>
<tr>
<td>6.864</td>
<td>0.384</td>
<td>tINS</td>
<td>FR</td>
<td>1284</td>
<td>R24C25[2][B]</td>
<td style=" background: #97FFFF;">pwm_top_dut/u_pwm_register/n20_s1/F</td>
</tr>
<tr>
<td>7.736</td>
<td>0.872</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C35[1][A]</td>
<td style=" font-weight:bold;">pwm_top_dut/u_pwm_core_4/u_pwm_oc_ch2/u_deadtime/dt_counter_r_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.667</td>
<td>4.667</td>
<td>tCL</td>
<td>RR</td>
<td>704</td>
<td>PLL_L[1]</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.178</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C35[1][A]</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_oc_ch2/u_deadtime/dt_counter_r_7_s0/CLK</td>
</tr>
<tr>
<td>6.213</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_oc_ch2/u_deadtime/dt_counter_r_7_s0</td>
</tr>
<tr>
<td>6.224</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R38C35[1][A]</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_oc_ch2/u_deadtime/dt_counter_r_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.016</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.384, 24.400%; route: 0.989, 62.829%; tC2Q: 0.201, 12.772%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.512</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.736</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.224</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwm_top_dut/u_pwm_register/sys_soft_rst_i_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_oc_ch2/u_deadtime/dtg_shadow_r_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.651</td>
<td>4.651</td>
<td>tCL</td>
<td>RR</td>
<td>674</td>
<td>PLL_L[1]</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>6.162</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C25[2][A]</td>
<td>pwm_top_dut/u_pwm_register/sys_soft_rst_i_s0/CLK</td>
</tr>
<tr>
<td>6.363</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R24C25[2][A]</td>
<td style=" font-weight:bold;">pwm_top_dut/u_pwm_register/sys_soft_rst_i_s0/Q</td>
</tr>
<tr>
<td>6.480</td>
<td>0.117</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C25[2][B]</td>
<td>pwm_top_dut/u_pwm_register/n20_s1/I1</td>
</tr>
<tr>
<td>6.864</td>
<td>0.384</td>
<td>tINS</td>
<td>FR</td>
<td>1284</td>
<td>R24C25[2][B]</td>
<td style=" background: #97FFFF;">pwm_top_dut/u_pwm_register/n20_s1/F</td>
</tr>
<tr>
<td>7.736</td>
<td>0.872</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C35[1][A]</td>
<td style=" font-weight:bold;">pwm_top_dut/u_pwm_core_4/u_pwm_oc_ch2/u_deadtime/dtg_shadow_r_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.667</td>
<td>4.667</td>
<td>tCL</td>
<td>RR</td>
<td>704</td>
<td>PLL_L[1]</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.178</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C35[1][A]</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_oc_ch2/u_deadtime/dtg_shadow_r_0_s0/CLK</td>
</tr>
<tr>
<td>6.213</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_oc_ch2/u_deadtime/dtg_shadow_r_0_s0</td>
</tr>
<tr>
<td>6.224</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R34C35[1][A]</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_oc_ch2/u_deadtime/dtg_shadow_r_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.016</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.384, 24.400%; route: 0.989, 62.829%; tC2Q: 0.201, 12.772%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.512</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.736</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.224</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwm_top_dut/u_pwm_register/sys_soft_rst_i_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_oc_ch2/u_deadtime/dtg_shadow_r_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.651</td>
<td>4.651</td>
<td>tCL</td>
<td>RR</td>
<td>674</td>
<td>PLL_L[1]</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>6.162</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C25[2][A]</td>
<td>pwm_top_dut/u_pwm_register/sys_soft_rst_i_s0/CLK</td>
</tr>
<tr>
<td>6.363</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R24C25[2][A]</td>
<td style=" font-weight:bold;">pwm_top_dut/u_pwm_register/sys_soft_rst_i_s0/Q</td>
</tr>
<tr>
<td>6.480</td>
<td>0.117</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C25[2][B]</td>
<td>pwm_top_dut/u_pwm_register/n20_s1/I1</td>
</tr>
<tr>
<td>6.864</td>
<td>0.384</td>
<td>tINS</td>
<td>FR</td>
<td>1284</td>
<td>R24C25[2][B]</td>
<td style=" background: #97FFFF;">pwm_top_dut/u_pwm_register/n20_s1/F</td>
</tr>
<tr>
<td>7.736</td>
<td>0.872</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C35[2][B]</td>
<td style=" font-weight:bold;">pwm_top_dut/u_pwm_core_4/u_pwm_oc_ch2/u_deadtime/dtg_shadow_r_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.667</td>
<td>4.667</td>
<td>tCL</td>
<td>RR</td>
<td>704</td>
<td>PLL_L[1]</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.178</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C35[2][B]</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_oc_ch2/u_deadtime/dtg_shadow_r_1_s0/CLK</td>
</tr>
<tr>
<td>6.213</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_oc_ch2/u_deadtime/dtg_shadow_r_1_s0</td>
</tr>
<tr>
<td>6.224</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R32C35[2][B]</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_oc_ch2/u_deadtime/dtg_shadow_r_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.016</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.384, 24.400%; route: 0.989, 62.829%; tC2Q: 0.201, 12.772%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.512</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.736</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.224</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwm_top_dut/u_pwm_register/sys_soft_rst_i_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_oc_ch2/u_deadtime/dtg_shadow_r_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.651</td>
<td>4.651</td>
<td>tCL</td>
<td>RR</td>
<td>674</td>
<td>PLL_L[1]</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>6.162</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C25[2][A]</td>
<td>pwm_top_dut/u_pwm_register/sys_soft_rst_i_s0/CLK</td>
</tr>
<tr>
<td>6.363</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R24C25[2][A]</td>
<td style=" font-weight:bold;">pwm_top_dut/u_pwm_register/sys_soft_rst_i_s0/Q</td>
</tr>
<tr>
<td>6.480</td>
<td>0.117</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C25[2][B]</td>
<td>pwm_top_dut/u_pwm_register/n20_s1/I1</td>
</tr>
<tr>
<td>6.864</td>
<td>0.384</td>
<td>tINS</td>
<td>FR</td>
<td>1284</td>
<td>R24C25[2][B]</td>
<td style=" background: #97FFFF;">pwm_top_dut/u_pwm_register/n20_s1/F</td>
</tr>
<tr>
<td>7.736</td>
<td>0.872</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C34[2][A]</td>
<td style=" font-weight:bold;">pwm_top_dut/u_pwm_core_4/u_pwm_oc_ch2/u_deadtime/dtg_shadow_r_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.667</td>
<td>4.667</td>
<td>tCL</td>
<td>RR</td>
<td>704</td>
<td>PLL_L[1]</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.178</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C34[2][A]</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_oc_ch2/u_deadtime/dtg_shadow_r_2_s0/CLK</td>
</tr>
<tr>
<td>6.213</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_oc_ch2/u_deadtime/dtg_shadow_r_2_s0</td>
</tr>
<tr>
<td>6.224</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R36C34[2][A]</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_oc_ch2/u_deadtime/dtg_shadow_r_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.016</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.384, 24.400%; route: 0.989, 62.829%; tC2Q: 0.201, 12.772%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.512</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.736</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.224</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwm_top_dut/u_pwm_register/sys_soft_rst_i_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_oc_ch2/u_deadtime/dtg_shadow_r_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.651</td>
<td>4.651</td>
<td>tCL</td>
<td>RR</td>
<td>674</td>
<td>PLL_L[1]</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>6.162</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C25[2][A]</td>
<td>pwm_top_dut/u_pwm_register/sys_soft_rst_i_s0/CLK</td>
</tr>
<tr>
<td>6.363</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R24C25[2][A]</td>
<td style=" font-weight:bold;">pwm_top_dut/u_pwm_register/sys_soft_rst_i_s0/Q</td>
</tr>
<tr>
<td>6.480</td>
<td>0.117</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C25[2][B]</td>
<td>pwm_top_dut/u_pwm_register/n20_s1/I1</td>
</tr>
<tr>
<td>6.864</td>
<td>0.384</td>
<td>tINS</td>
<td>FR</td>
<td>1284</td>
<td>R24C25[2][B]</td>
<td style=" background: #97FFFF;">pwm_top_dut/u_pwm_register/n20_s1/F</td>
</tr>
<tr>
<td>7.736</td>
<td>0.872</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C34[2][A]</td>
<td style=" font-weight:bold;">pwm_top_dut/u_pwm_core_4/u_pwm_oc_ch2/u_deadtime/dtg_shadow_r_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.667</td>
<td>4.667</td>
<td>tCL</td>
<td>RR</td>
<td>704</td>
<td>PLL_L[1]</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.178</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C34[2][A]</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_oc_ch2/u_deadtime/dtg_shadow_r_3_s0/CLK</td>
</tr>
<tr>
<td>6.213</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_oc_ch2/u_deadtime/dtg_shadow_r_3_s0</td>
</tr>
<tr>
<td>6.224</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R35C34[2][A]</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_oc_ch2/u_deadtime/dtg_shadow_r_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.016</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.384, 24.400%; route: 0.989, 62.829%; tC2Q: 0.201, 12.772%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.512</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.736</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.224</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwm_top_dut/u_pwm_register/sys_soft_rst_i_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_oc_ch2/u_deadtime/dtg_shadow_r_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.651</td>
<td>4.651</td>
<td>tCL</td>
<td>RR</td>
<td>674</td>
<td>PLL_L[1]</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>6.162</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C25[2][A]</td>
<td>pwm_top_dut/u_pwm_register/sys_soft_rst_i_s0/CLK</td>
</tr>
<tr>
<td>6.363</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R24C25[2][A]</td>
<td style=" font-weight:bold;">pwm_top_dut/u_pwm_register/sys_soft_rst_i_s0/Q</td>
</tr>
<tr>
<td>6.480</td>
<td>0.117</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C25[2][B]</td>
<td>pwm_top_dut/u_pwm_register/n20_s1/I1</td>
</tr>
<tr>
<td>6.864</td>
<td>0.384</td>
<td>tINS</td>
<td>FR</td>
<td>1284</td>
<td>R24C25[2][B]</td>
<td style=" background: #97FFFF;">pwm_top_dut/u_pwm_register/n20_s1/F</td>
</tr>
<tr>
<td>7.736</td>
<td>0.872</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C33[0][A]</td>
<td style=" font-weight:bold;">pwm_top_dut/u_pwm_core_4/u_pwm_oc_ch2/u_deadtime/dtg_shadow_r_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.667</td>
<td>4.667</td>
<td>tCL</td>
<td>RR</td>
<td>704</td>
<td>PLL_L[1]</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.178</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C33[0][A]</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_oc_ch2/u_deadtime/dtg_shadow_r_4_s0/CLK</td>
</tr>
<tr>
<td>6.213</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_oc_ch2/u_deadtime/dtg_shadow_r_4_s0</td>
</tr>
<tr>
<td>6.224</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R36C33[0][A]</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_oc_ch2/u_deadtime/dtg_shadow_r_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.016</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.384, 24.400%; route: 0.989, 62.829%; tC2Q: 0.201, 12.772%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.512</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.736</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.224</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwm_top_dut/u_pwm_register/sys_soft_rst_i_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_oc_ch2/u_deadtime/dtg_shadow_r_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.651</td>
<td>4.651</td>
<td>tCL</td>
<td>RR</td>
<td>674</td>
<td>PLL_L[1]</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>6.162</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C25[2][A]</td>
<td>pwm_top_dut/u_pwm_register/sys_soft_rst_i_s0/CLK</td>
</tr>
<tr>
<td>6.363</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R24C25[2][A]</td>
<td style=" font-weight:bold;">pwm_top_dut/u_pwm_register/sys_soft_rst_i_s0/Q</td>
</tr>
<tr>
<td>6.480</td>
<td>0.117</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C25[2][B]</td>
<td>pwm_top_dut/u_pwm_register/n20_s1/I1</td>
</tr>
<tr>
<td>6.864</td>
<td>0.384</td>
<td>tINS</td>
<td>FR</td>
<td>1284</td>
<td>R24C25[2][B]</td>
<td style=" background: #97FFFF;">pwm_top_dut/u_pwm_register/n20_s1/F</td>
</tr>
<tr>
<td>7.736</td>
<td>0.872</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C34[0][A]</td>
<td style=" font-weight:bold;">pwm_top_dut/u_pwm_core_4/u_pwm_oc_ch2/u_deadtime/dtg_shadow_r_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.667</td>
<td>4.667</td>
<td>tCL</td>
<td>RR</td>
<td>704</td>
<td>PLL_L[1]</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.178</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C34[0][A]</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_oc_ch2/u_deadtime/dtg_shadow_r_5_s0/CLK</td>
</tr>
<tr>
<td>6.213</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_oc_ch2/u_deadtime/dtg_shadow_r_5_s0</td>
</tr>
<tr>
<td>6.224</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R36C34[0][A]</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_oc_ch2/u_deadtime/dtg_shadow_r_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.016</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.384, 24.400%; route: 0.989, 62.829%; tC2Q: 0.201, 12.772%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.512</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.736</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.224</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwm_top_dut/u_pwm_register/sys_soft_rst_i_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_oc_ch2/u_deadtime/dtg_shadow_r_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.651</td>
<td>4.651</td>
<td>tCL</td>
<td>RR</td>
<td>674</td>
<td>PLL_L[1]</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>6.162</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C25[2][A]</td>
<td>pwm_top_dut/u_pwm_register/sys_soft_rst_i_s0/CLK</td>
</tr>
<tr>
<td>6.363</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R24C25[2][A]</td>
<td style=" font-weight:bold;">pwm_top_dut/u_pwm_register/sys_soft_rst_i_s0/Q</td>
</tr>
<tr>
<td>6.480</td>
<td>0.117</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C25[2][B]</td>
<td>pwm_top_dut/u_pwm_register/n20_s1/I1</td>
</tr>
<tr>
<td>6.864</td>
<td>0.384</td>
<td>tINS</td>
<td>FR</td>
<td>1284</td>
<td>R24C25[2][B]</td>
<td style=" background: #97FFFF;">pwm_top_dut/u_pwm_register/n20_s1/F</td>
</tr>
<tr>
<td>7.736</td>
<td>0.872</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C35[0][A]</td>
<td style=" font-weight:bold;">pwm_top_dut/u_pwm_core_4/u_pwm_oc_ch2/u_deadtime/dtg_shadow_r_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.667</td>
<td>4.667</td>
<td>tCL</td>
<td>RR</td>
<td>704</td>
<td>PLL_L[1]</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.178</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C35[0][A]</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_oc_ch2/u_deadtime/dtg_shadow_r_6_s0/CLK</td>
</tr>
<tr>
<td>6.213</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_oc_ch2/u_deadtime/dtg_shadow_r_6_s0</td>
</tr>
<tr>
<td>6.224</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R34C35[0][A]</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_oc_ch2/u_deadtime/dtg_shadow_r_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.016</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.384, 24.400%; route: 0.989, 62.829%; tC2Q: 0.201, 12.772%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.512</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.736</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.224</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwm_top_dut/u_pwm_register/sys_soft_rst_i_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_oc_ch2/u_oc_ref/oc_a_ref_o_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.651</td>
<td>4.651</td>
<td>tCL</td>
<td>RR</td>
<td>674</td>
<td>PLL_L[1]</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>6.162</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C25[2][A]</td>
<td>pwm_top_dut/u_pwm_register/sys_soft_rst_i_s0/CLK</td>
</tr>
<tr>
<td>6.363</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R24C25[2][A]</td>
<td style=" font-weight:bold;">pwm_top_dut/u_pwm_register/sys_soft_rst_i_s0/Q</td>
</tr>
<tr>
<td>6.480</td>
<td>0.117</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C25[2][B]</td>
<td>pwm_top_dut/u_pwm_register/n20_s1/I1</td>
</tr>
<tr>
<td>6.864</td>
<td>0.384</td>
<td>tINS</td>
<td>FR</td>
<td>1284</td>
<td>R24C25[2][B]</td>
<td style=" background: #97FFFF;">pwm_top_dut/u_pwm_register/n20_s1/F</td>
</tr>
<tr>
<td>7.736</td>
<td>0.872</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C34[1][A]</td>
<td style=" font-weight:bold;">pwm_top_dut/u_pwm_core_4/u_pwm_oc_ch2/u_oc_ref/oc_a_ref_o_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.667</td>
<td>4.667</td>
<td>tCL</td>
<td>RR</td>
<td>704</td>
<td>PLL_L[1]</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.178</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C34[1][A]</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_oc_ch2/u_oc_ref/oc_a_ref_o_s1/CLK</td>
</tr>
<tr>
<td>6.213</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_oc_ch2/u_oc_ref/oc_a_ref_o_s1</td>
</tr>
<tr>
<td>6.224</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R38C34[1][A]</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_oc_ch2/u_oc_ref/oc_a_ref_o_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.016</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.384, 24.400%; route: 0.989, 62.829%; tC2Q: 0.201, 12.772%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.512</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.736</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.224</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwm_top_dut/u_pwm_register/sys_soft_rst_i_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_oc_ch2/u_oc_ref/oc_b_ref_o_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.651</td>
<td>4.651</td>
<td>tCL</td>
<td>RR</td>
<td>674</td>
<td>PLL_L[1]</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>6.162</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C25[2][A]</td>
<td>pwm_top_dut/u_pwm_register/sys_soft_rst_i_s0/CLK</td>
</tr>
<tr>
<td>6.363</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R24C25[2][A]</td>
<td style=" font-weight:bold;">pwm_top_dut/u_pwm_register/sys_soft_rst_i_s0/Q</td>
</tr>
<tr>
<td>6.480</td>
<td>0.117</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C25[2][B]</td>
<td>pwm_top_dut/u_pwm_register/n20_s1/I1</td>
</tr>
<tr>
<td>6.864</td>
<td>0.384</td>
<td>tINS</td>
<td>FR</td>
<td>1284</td>
<td>R24C25[2][B]</td>
<td style=" background: #97FFFF;">pwm_top_dut/u_pwm_register/n20_s1/F</td>
</tr>
<tr>
<td>7.736</td>
<td>0.872</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C35[2][A]</td>
<td style=" font-weight:bold;">pwm_top_dut/u_pwm_core_4/u_pwm_oc_ch2/u_oc_ref/oc_b_ref_o_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.667</td>
<td>4.667</td>
<td>tCL</td>
<td>RR</td>
<td>704</td>
<td>PLL_L[1]</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.178</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C35[2][A]</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_oc_ch2/u_oc_ref/oc_b_ref_o_s1/CLK</td>
</tr>
<tr>
<td>6.213</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_oc_ch2/u_oc_ref/oc_b_ref_o_s1</td>
</tr>
<tr>
<td>6.224</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R38C35[2][A]</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_oc_ch2/u_oc_ref/oc_b_ref_o_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.016</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.384, 24.400%; route: 0.989, 62.829%; tC2Q: 0.201, 12.772%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.512</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.736</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.224</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwm_top_dut/u_pwm_register/sys_soft_rst_i_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_comparator_ch2/cmp_start_reg_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.651</td>
<td>4.651</td>
<td>tCL</td>
<td>RR</td>
<td>674</td>
<td>PLL_L[1]</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>6.162</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C25[2][A]</td>
<td>pwm_top_dut/u_pwm_register/sys_soft_rst_i_s0/CLK</td>
</tr>
<tr>
<td>6.363</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R24C25[2][A]</td>
<td style=" font-weight:bold;">pwm_top_dut/u_pwm_register/sys_soft_rst_i_s0/Q</td>
</tr>
<tr>
<td>6.480</td>
<td>0.117</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C25[2][B]</td>
<td>pwm_top_dut/u_pwm_register/n20_s1/I1</td>
</tr>
<tr>
<td>6.864</td>
<td>0.384</td>
<td>tINS</td>
<td>FR</td>
<td>1284</td>
<td>R24C25[2][B]</td>
<td style=" background: #97FFFF;">pwm_top_dut/u_pwm_register/n20_s1/F</td>
</tr>
<tr>
<td>7.736</td>
<td>0.872</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C36[0][A]</td>
<td style=" font-weight:bold;">pwm_top_dut/u_pwm_core_4/u_pwm_comparator_ch2/cmp_start_reg_15_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.667</td>
<td>4.667</td>
<td>tCL</td>
<td>RR</td>
<td>704</td>
<td>PLL_L[1]</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.178</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C36[0][A]</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_comparator_ch2/cmp_start_reg_15_s0/CLK</td>
</tr>
<tr>
<td>6.213</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_comparator_ch2/cmp_start_reg_15_s0</td>
</tr>
<tr>
<td>6.224</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R32C36[0][A]</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_comparator_ch2/cmp_start_reg_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.016</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.384, 24.400%; route: 0.989, 62.829%; tC2Q: 0.201, 12.772%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.512</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.736</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.224</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwm_top_dut/u_pwm_register/sys_soft_rst_i_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_comparator_ch2/cnt_gt_cmp_end_o_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.651</td>
<td>4.651</td>
<td>tCL</td>
<td>RR</td>
<td>674</td>
<td>PLL_L[1]</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>6.162</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C25[2][A]</td>
<td>pwm_top_dut/u_pwm_register/sys_soft_rst_i_s0/CLK</td>
</tr>
<tr>
<td>6.363</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R24C25[2][A]</td>
<td style=" font-weight:bold;">pwm_top_dut/u_pwm_register/sys_soft_rst_i_s0/Q</td>
</tr>
<tr>
<td>6.480</td>
<td>0.117</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C25[2][B]</td>
<td>pwm_top_dut/u_pwm_register/n20_s1/I1</td>
</tr>
<tr>
<td>6.864</td>
<td>0.384</td>
<td>tINS</td>
<td>FR</td>
<td>1284</td>
<td>R24C25[2][B]</td>
<td style=" background: #97FFFF;">pwm_top_dut/u_pwm_register/n20_s1/F</td>
</tr>
<tr>
<td>7.736</td>
<td>0.872</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C35[0][A]</td>
<td style=" font-weight:bold;">pwm_top_dut/u_pwm_core_4/u_pwm_comparator_ch2/cnt_gt_cmp_end_o_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.667</td>
<td>4.667</td>
<td>tCL</td>
<td>RR</td>
<td>704</td>
<td>PLL_L[1]</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.178</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C35[0][A]</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_comparator_ch2/cnt_gt_cmp_end_o_s0/CLK</td>
</tr>
<tr>
<td>6.213</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_comparator_ch2/cnt_gt_cmp_end_o_s0</td>
</tr>
<tr>
<td>6.224</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R31C35[0][A]</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_comparator_ch2/cnt_gt_cmp_end_o_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.016</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.384, 24.400%; route: 0.989, 62.829%; tC2Q: 0.201, 12.772%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.512</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.736</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.224</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwm_top_dut/u_pwm_register/sys_soft_rst_i_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_comparator_ch2/cnt_eq_cmp_end_o_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.651</td>
<td>4.651</td>
<td>tCL</td>
<td>RR</td>
<td>674</td>
<td>PLL_L[1]</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>6.162</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C25[2][A]</td>
<td>pwm_top_dut/u_pwm_register/sys_soft_rst_i_s0/CLK</td>
</tr>
<tr>
<td>6.363</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R24C25[2][A]</td>
<td style=" font-weight:bold;">pwm_top_dut/u_pwm_register/sys_soft_rst_i_s0/Q</td>
</tr>
<tr>
<td>6.480</td>
<td>0.117</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C25[2][B]</td>
<td>pwm_top_dut/u_pwm_register/n20_s1/I1</td>
</tr>
<tr>
<td>6.864</td>
<td>0.384</td>
<td>tINS</td>
<td>FR</td>
<td>1284</td>
<td>R24C25[2][B]</td>
<td style=" background: #97FFFF;">pwm_top_dut/u_pwm_register/n20_s1/F</td>
</tr>
<tr>
<td>7.736</td>
<td>0.872</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C33[2][A]</td>
<td style=" font-weight:bold;">pwm_top_dut/u_pwm_core_4/u_pwm_comparator_ch2/cnt_eq_cmp_end_o_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.667</td>
<td>4.667</td>
<td>tCL</td>
<td>RR</td>
<td>704</td>
<td>PLL_L[1]</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.178</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C33[2][A]</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_comparator_ch2/cnt_eq_cmp_end_o_s0/CLK</td>
</tr>
<tr>
<td>6.213</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_comparator_ch2/cnt_eq_cmp_end_o_s0</td>
</tr>
<tr>
<td>6.224</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R32C33[2][A]</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_comparator_ch2/cnt_eq_cmp_end_o_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.016</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.384, 24.400%; route: 0.989, 62.829%; tC2Q: 0.201, 12.772%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.512</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.736</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.224</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwm_top_dut/u_pwm_register/sys_soft_rst_i_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_comparator_ch2/cnt_gt_cmp_start_o_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.651</td>
<td>4.651</td>
<td>tCL</td>
<td>RR</td>
<td>674</td>
<td>PLL_L[1]</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>6.162</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C25[2][A]</td>
<td>pwm_top_dut/u_pwm_register/sys_soft_rst_i_s0/CLK</td>
</tr>
<tr>
<td>6.363</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R24C25[2][A]</td>
<td style=" font-weight:bold;">pwm_top_dut/u_pwm_register/sys_soft_rst_i_s0/Q</td>
</tr>
<tr>
<td>6.480</td>
<td>0.117</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C25[2][B]</td>
<td>pwm_top_dut/u_pwm_register/n20_s1/I1</td>
</tr>
<tr>
<td>6.864</td>
<td>0.384</td>
<td>tINS</td>
<td>FR</td>
<td>1284</td>
<td>R24C25[2][B]</td>
<td style=" background: #97FFFF;">pwm_top_dut/u_pwm_register/n20_s1/F</td>
</tr>
<tr>
<td>7.736</td>
<td>0.872</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C34[1][B]</td>
<td style=" font-weight:bold;">pwm_top_dut/u_pwm_core_4/u_pwm_comparator_ch2/cnt_gt_cmp_start_o_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.667</td>
<td>4.667</td>
<td>tCL</td>
<td>RR</td>
<td>704</td>
<td>PLL_L[1]</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.178</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C34[1][B]</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_comparator_ch2/cnt_gt_cmp_start_o_s0/CLK</td>
</tr>
<tr>
<td>6.213</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_comparator_ch2/cnt_gt_cmp_start_o_s0</td>
</tr>
<tr>
<td>6.224</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R34C34[1][B]</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_comparator_ch2/cnt_gt_cmp_start_o_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.016</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.384, 24.400%; route: 0.989, 62.829%; tC2Q: 0.201, 12.772%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.512</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.736</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.224</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwm_top_dut/u_pwm_register/sys_soft_rst_i_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_comparator_ch2/cnt_eq_cmp_start_o_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.651</td>
<td>4.651</td>
<td>tCL</td>
<td>RR</td>
<td>674</td>
<td>PLL_L[1]</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>6.162</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C25[2][A]</td>
<td>pwm_top_dut/u_pwm_register/sys_soft_rst_i_s0/CLK</td>
</tr>
<tr>
<td>6.363</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R24C25[2][A]</td>
<td style=" font-weight:bold;">pwm_top_dut/u_pwm_register/sys_soft_rst_i_s0/Q</td>
</tr>
<tr>
<td>6.480</td>
<td>0.117</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C25[2][B]</td>
<td>pwm_top_dut/u_pwm_register/n20_s1/I1</td>
</tr>
<tr>
<td>6.864</td>
<td>0.384</td>
<td>tINS</td>
<td>FR</td>
<td>1284</td>
<td>R24C25[2][B]</td>
<td style=" background: #97FFFF;">pwm_top_dut/u_pwm_register/n20_s1/F</td>
</tr>
<tr>
<td>7.736</td>
<td>0.872</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C33[2][B]</td>
<td style=" font-weight:bold;">pwm_top_dut/u_pwm_core_4/u_pwm_comparator_ch2/cnt_eq_cmp_start_o_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.667</td>
<td>4.667</td>
<td>tCL</td>
<td>RR</td>
<td>704</td>
<td>PLL_L[1]</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.178</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C33[2][B]</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_comparator_ch2/cnt_eq_cmp_start_o_s0/CLK</td>
</tr>
<tr>
<td>6.213</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_comparator_ch2/cnt_eq_cmp_start_o_s0</td>
</tr>
<tr>
<td>6.224</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R35C33[2][B]</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_comparator_ch2/cnt_eq_cmp_start_o_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.016</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.384, 24.400%; route: 0.989, 62.829%; tC2Q: 0.201, 12.772%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.512</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.736</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.224</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwm_top_dut/u_pwm_register/sys_soft_rst_i_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_comparator_ch2/cmp_end_reg_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.651</td>
<td>4.651</td>
<td>tCL</td>
<td>RR</td>
<td>674</td>
<td>PLL_L[1]</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>6.162</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C25[2][A]</td>
<td>pwm_top_dut/u_pwm_register/sys_soft_rst_i_s0/CLK</td>
</tr>
<tr>
<td>6.363</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R24C25[2][A]</td>
<td style=" font-weight:bold;">pwm_top_dut/u_pwm_register/sys_soft_rst_i_s0/Q</td>
</tr>
<tr>
<td>6.480</td>
<td>0.117</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C25[2][B]</td>
<td>pwm_top_dut/u_pwm_register/n20_s1/I1</td>
</tr>
<tr>
<td>6.864</td>
<td>0.384</td>
<td>tINS</td>
<td>FR</td>
<td>1284</td>
<td>R24C25[2][B]</td>
<td style=" background: #97FFFF;">pwm_top_dut/u_pwm_register/n20_s1/F</td>
</tr>
<tr>
<td>7.736</td>
<td>0.872</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C35[1][B]</td>
<td style=" font-weight:bold;">pwm_top_dut/u_pwm_core_4/u_pwm_comparator_ch2/cmp_end_reg_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.667</td>
<td>4.667</td>
<td>tCL</td>
<td>RR</td>
<td>704</td>
<td>PLL_L[1]</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.178</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C35[1][B]</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_comparator_ch2/cmp_end_reg_0_s0/CLK</td>
</tr>
<tr>
<td>6.213</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_comparator_ch2/cmp_end_reg_0_s0</td>
</tr>
<tr>
<td>6.224</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R32C35[1][B]</td>
<td>pwm_top_dut/u_pwm_core_4/u_pwm_comparator_ch2/cmp_end_reg_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.016</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.384, 24.400%; route: 0.989, 62.829%; tC2Q: 0.201, 12.772%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.404</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.404</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>pwm_top_dut/u_pwm_core_1/u_pwm_prescaler/psc_shadow_reg_14_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.167</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.167</td>
<td>0.000</td>
<td></td>
<td></td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.833</td>
<td>4.667</td>
<td>tCL</td>
<td>FF</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.108</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>pwm_top_dut/u_pwm_core_1/u_pwm_prescaler/psc_shadow_reg_14_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.000</td>
<td>4.667</td>
<td>tCL</td>
<td>RR</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>14.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>pwm_top_dut/u_pwm_core_1/u_pwm_prescaler/psc_shadow_reg_14_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.404</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.404</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>pwm_top_dut/u_pwm_core_1/u_pwm_prescaler/psc_shadow_reg_12_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.167</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.167</td>
<td>0.000</td>
<td></td>
<td></td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.833</td>
<td>4.667</td>
<td>tCL</td>
<td>FF</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.108</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>pwm_top_dut/u_pwm_core_1/u_pwm_prescaler/psc_shadow_reg_12_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.000</td>
<td>4.667</td>
<td>tCL</td>
<td>RR</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>14.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>pwm_top_dut/u_pwm_core_1/u_pwm_prescaler/psc_shadow_reg_12_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.404</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.404</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>pwm_top_dut/u_pwm_core_1/u_pwm_prescaler/psc_shadow_reg_8_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.167</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.167</td>
<td>0.000</td>
<td></td>
<td></td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.833</td>
<td>4.667</td>
<td>tCL</td>
<td>FF</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.108</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>pwm_top_dut/u_pwm_core_1/u_pwm_prescaler/psc_shadow_reg_8_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.000</td>
<td>4.667</td>
<td>tCL</td>
<td>RR</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>14.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>pwm_top_dut/u_pwm_core_1/u_pwm_prescaler/psc_shadow_reg_8_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.404</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.404</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>pwm_top_dut/u_pwm_core_1/u_pwm_prescaler/psc_shadow_reg_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.167</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.167</td>
<td>0.000</td>
<td></td>
<td></td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.833</td>
<td>4.667</td>
<td>tCL</td>
<td>FF</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.108</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>pwm_top_dut/u_pwm_core_1/u_pwm_prescaler/psc_shadow_reg_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.000</td>
<td>4.667</td>
<td>tCL</td>
<td>RR</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>14.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>pwm_top_dut/u_pwm_core_1/u_pwm_prescaler/psc_shadow_reg_0_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.404</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.404</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>pwm_top_dut/u_pwm_core_1/u_pwm_prescaler/psc_counter_reg_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.167</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.167</td>
<td>0.000</td>
<td></td>
<td></td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.833</td>
<td>4.667</td>
<td>tCL</td>
<td>FF</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.108</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>pwm_top_dut/u_pwm_core_1/u_pwm_prescaler/psc_counter_reg_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.000</td>
<td>4.667</td>
<td>tCL</td>
<td>RR</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>14.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>pwm_top_dut/u_pwm_core_1/u_pwm_prescaler/psc_counter_reg_0_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.404</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.404</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>pwm_top_dut/u_pwm_core_1/u_pwm_counter/cnt_o_3_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.167</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.167</td>
<td>0.000</td>
<td></td>
<td></td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.833</td>
<td>4.667</td>
<td>tCL</td>
<td>FF</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.108</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>pwm_top_dut/u_pwm_core_1/u_pwm_counter/cnt_o_3_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.000</td>
<td>4.667</td>
<td>tCL</td>
<td>RR</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>14.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>pwm_top_dut/u_pwm_core_1/u_pwm_counter/cnt_o_3_s1/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.404</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.404</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>pwm_top_dut/u_pwm_core_1/u_pwm_comparator_ch2/cmp_start_reg_9_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.167</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.167</td>
<td>0.000</td>
<td></td>
<td></td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.833</td>
<td>4.667</td>
<td>tCL</td>
<td>FF</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.108</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>pwm_top_dut/u_pwm_core_1/u_pwm_comparator_ch2/cmp_start_reg_9_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.000</td>
<td>4.667</td>
<td>tCL</td>
<td>RR</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>14.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>pwm_top_dut/u_pwm_core_1/u_pwm_comparator_ch2/cmp_start_reg_9_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.404</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.404</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>pwm_top_dut/u_pwm_core_2/u_pwm_comparator_ch1/cmp_start_reg_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.167</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.167</td>
<td>0.000</td>
<td></td>
<td></td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.833</td>
<td>4.667</td>
<td>tCL</td>
<td>FF</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.108</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>pwm_top_dut/u_pwm_core_2/u_pwm_comparator_ch1/cmp_start_reg_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.000</td>
<td>4.667</td>
<td>tCL</td>
<td>RR</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>14.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>pwm_top_dut/u_pwm_core_2/u_pwm_comparator_ch1/cmp_start_reg_2_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.404</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.404</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>pwm_top_dut/u_pwm_core_3/u_pwm_oc_ch2/u_oc_ref/oc_a_ref_o_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.167</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.167</td>
<td>0.000</td>
<td></td>
<td></td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.833</td>
<td>4.667</td>
<td>tCL</td>
<td>FF</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.108</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>pwm_top_dut/u_pwm_core_3/u_pwm_oc_ch2/u_oc_ref/oc_a_ref_o_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.000</td>
<td>4.667</td>
<td>tCL</td>
<td>RR</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>14.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>pwm_top_dut/u_pwm_core_3/u_pwm_oc_ch2/u_oc_ref/oc_a_ref_o_s1/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.404</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.404</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>pwm_top_dut/u_pwm_core_3/u_pwm_oc_ch2/u_oc_ref/oc_b_ref_o_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.167</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.167</td>
<td>0.000</td>
<td></td>
<td></td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.833</td>
<td>4.667</td>
<td>tCL</td>
<td>FF</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.108</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>pwm_top_dut/u_pwm_core_3/u_pwm_oc_ch2/u_oc_ref/oc_b_ref_o_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.000</td>
<td>4.667</td>
<td>tCL</td>
<td>RR</td>
<td>I2C_PLL_120Mhz_30Mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>14.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>pwm_top_dut/u_pwm_core_3/u_pwm_oc_ch2/u_oc_ref/oc_b_ref_o_s1/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>1284</td>
<td>n20_5</td>
<td>6.037</td>
<td>1.341</td>
</tr>
<tr>
<td>704</td>
<td>clk_pwm</td>
<td>3.145</td>
<td>2.274</td>
</tr>
<tr>
<td>674</td>
<td>clk_i2c</td>
<td>-6.488</td>
<td>2.274</td>
</tr>
<tr>
<td>100</td>
<td>addr[2]</td>
<td>24.829</td>
<td>2.472</td>
</tr>
<tr>
<td>89</td>
<td>addr[3]</td>
<td>25.809</td>
<td>1.704</td>
</tr>
<tr>
<td>87</td>
<td>addr[1]</td>
<td>25.707</td>
<td>1.555</td>
</tr>
<tr>
<td>86</td>
<td>addr[0]</td>
<td>25.150</td>
<td>2.480</td>
</tr>
<tr>
<td>81</td>
<td>overflow_w</td>
<td>6.020</td>
<td>1.172</td>
</tr>
<tr>
<td>81</td>
<td>overflow_w</td>
<td>5.797</td>
<td>2.169</td>
</tr>
<tr>
<td>81</td>
<td>overflow_w</td>
<td>5.323</td>
<td>1.675</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R16C23</td>
<td>90.28%</td>
</tr>
<tr>
<td>R21C28</td>
<td>90.28%</td>
</tr>
<tr>
<td>R21C32</td>
<td>88.89%</td>
</tr>
<tr>
<td>R18C27</td>
<td>87.50%</td>
</tr>
<tr>
<td>R23C31</td>
<td>87.50%</td>
</tr>
<tr>
<td>R30C25</td>
<td>86.11%</td>
</tr>
<tr>
<td>R22C27</td>
<td>86.11%</td>
</tr>
<tr>
<td>R21C25</td>
<td>84.72%</td>
</tr>
<tr>
<td>R21C27</td>
<td>84.72%</td>
</tr>
<tr>
<td>R27C24</td>
<td>84.72%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
