Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Mon May 21 14:27:34 2018
| Host         : DESKTOP-A3VP532 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file System_wrapper_control_sets_placed.rpt
| Design       : System_wrapper
| Device       : xc7a100t
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   112 |
| Unused register locations in slices containing registers |   291 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |           12 |
|      2 |            2 |
|      3 |            1 |
|      4 |           15 |
|      5 |            4 |
|      6 |            8 |
|      7 |            2 |
|      8 |           27 |
|      9 |            3 |
|     10 |            2 |
|     11 |            2 |
|     13 |            1 |
|    16+ |           33 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             266 |          113 |
| No           | No                    | Yes                    |              29 |            9 |
| No           | Yes                   | No                     |             361 |          154 |
| Yes          | No                    | No                     |             237 |           69 |
| Yes          | No                    | Yes                    |              15 |            8 |
| Yes          | Yes                   | No                     |            1009 |          325 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                        Clock Signal                       |                                                                                               Enable Signal                                                                                              |                                                                   Set/Reset Signal                                                                  | Slice Load Count | Bel Load Count |
+-----------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  System_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                          | System_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/R_0                                                                                               |                1 |              1 |
|  System_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                          | System_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/TCSR0_GENERATE[23].TCSR0_FF_I                                                      |                1 |              1 |
|  System_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                          | System_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/TCSR1_GENERATE[23].TCSR1_FF_I                                                      |                1 |              1 |
|  System_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                          | System_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/READ_DONE1_I_i_1_n_0                                                                              |                1 |              1 |
|  System_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                          | System_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/capture_1                                        |                1 |              1 |
| ~System_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CE                                                                                                                                          | System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/D_1                                                                                    |                1 |              1 |
|  System_i/mdm_1/U0/Ext_JTAG_UPDATE                        | System_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                        | System_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_reg_n_0        |                1 |              1 |
|  System_i/mdm_1/U0/Ext_JTAG_UPDATE                        | System_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                        | System_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_i_reg_n_0        |                1 |              1 |
|  System_i/mdm_1/U0/Ext_JTAG_UPDATE                        | System_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                        | System_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg_n_0                        |                1 |              1 |
|  System_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | System_i/mdm_1/U0/Use_E2.BSCAN_I/sel_n_reg                                                                                                                                                               | System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_reset                                                                                              |                1 |              1 |
| ~System_i/mdm_1/U0/Ext_JTAG_UPDATE                        |                                                                                                                                                                                                          | System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n                                                                                                  |                1 |              1 |
|  System_i/mdm_1/U0/Ext_JTAG_UPDATE                        | System_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                        | System_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.force_stop_cmd_1_reg_0 |                1 |              1 |
|  System_i/clk_wiz_1/inst/clk_out1                         | System_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                       |                                                                                                                                                     |                1 |              2 |
|  System_i/mdm_1/U0/Ext_JTAG_UPDATE                        | System_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En                                                                                        | System_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear                                |                1 |              2 |
|  System_i/mdm_1/U0/Ext_JTAG_UPDATE                        |                                                                                                                                                                                                          |                                                                                                                                                     |                2 |              3 |
|  System_i/mdm_1/U0/Ext_JTAG_UPDATE                        | System_i/mdm_1/U0/MDM_Core_I1/MDM_SEL                                                                                                                                                                    | System_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                              |                1 |              4 |
|  System_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                          | System_i/sw_8bit/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                        |                1 |              4 |
|  System_i/mdm_1/U0/Ext_JTAG_UPDATE                        | System_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                        |                                                                                                                                                     |                3 |              4 |
|  System_i/clk_wiz_1/inst/clk_out1                         | System_i/btns_5bit/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                        | System_i/btns_5bit/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                      |                1 |              4 |
|  System_i/clk_wiz_1/inst/clk_out1                         | System_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                       |                                                                                                                                                     |                2 |              4 |
|  System_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                          | System_i/rst_clk_wiz_1_100M/U0/bus_struct_reset[0]                                                                                                  |                2 |              4 |
|  System_i/clk_wiz_1/inst/clk_out1                         | System_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/pair0_Select                                                                                                                            | System_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[31]_0                                          |                1 |              4 |
|  System_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | System_i/mdm_1/U0/MDM_Core_I1/p_0_out                                                                                                                                                                    | System_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                              |                1 |              4 |
|  System_i/clk_wiz_1/inst/clk_out1                         | System_i/btns_5bit/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                          | System_i/btns_5bit/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                        |                2 |              4 |
|  System_i/clk_wiz_1/inst/clk_out1                         | System_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                     | System_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                   |                2 |              4 |
|  System_i/clk_wiz_1/inst/clk_out1                         | System_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[4]_i_1_n_0                                                                                                                          | System_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                          |                1 |              4 |
|  System_i/clk_wiz_1/inst/clk_out1                         | System_i/sw_8bit/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                          | System_i/sw_8bit/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                        |                1 |              4 |
|  System_i/clk_wiz_1/inst/clk_out1                         | System_i/sw_8bit/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                            | System_i/sw_8bit/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                          |                1 |              4 |
|  System_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                          | System_i/btns_5bit/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                      |                2 |              4 |
| ~System_i/mdm_1/U0/Ext_JTAG_UPDATE                        |                                                                                                                                                                                                          | System_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                              |                1 |              4 |
|  System_i/clk_wiz_1/inst/clk_out1                         | System_i/btns_5bit/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.gpio_OE_reg[0][0]                                                                                                            | System_i/btns_5bit/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                      |                1 |              5 |
|  System_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                          | System_i/btns_5bit/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.ALLIN1_ND.READ_REG_GEN[0].reg1_reg[27]                                  |                2 |              5 |
|  System_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                          | System_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int                                                                                                      |                1 |              5 |
|  System_i/clk_wiz_1/inst/clk_out1                         | System_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_Halted                                                                                                                           | System_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                               |                1 |              5 |
|  System_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                          | System_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                  |                3 |              6 |
|  System_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                          | System_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                  |                2 |              6 |
|  System_i/clk_wiz_1/inst/clk_out1                         | System_i/btns_5bit/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                   | System_i/btns_5bit/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                      |                1 |              6 |
|  System_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.sample_1_reg[10][0]                                                                                           |                                                                                                                                                     |                1 |              6 |
|  System_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                          | System_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[5]_i_1_n_0                                                     |                2 |              6 |
|  System_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | System_i/mdm_1/U0/Use_E2.BSCAN_I/E[0]                                                                                                                                                                    |                                                                                                                                                     |                2 |              6 |
|  System_i/clk_wiz_1/inst/clk_out1                         | System_i/rst_clk_wiz_1_100M/U0/SEQ/seq_cnt_en                                                                                                                                                            | System_i/rst_clk_wiz_1_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                |                1 |              6 |
|  System_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | System_i/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.count_reg[5]_0[0]                                                                                                                         |                                                                                                                                                     |                2 |              6 |
|  System_i/clk_wiz_1/inst/clk_out1                         | System_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                            | System_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                          |                3 |              7 |
|  System_i/clk_wiz_1/inst/clk_out1                         | System_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                       | System_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din[8]_i_1_n_0                                                  |                2 |              7 |
|  System_i/clk_wiz_1/inst/clk_out1                         | System_i/led_ip_0/U0/led_ip_v1_0_S_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                                                                         | System_i/led_ip_0/U0/led_ip_v1_0_S_AXI_inst/U1/SR[0]                                                                                                |                1 |              8 |
|  System_i/clk_wiz_1/inst/clk_out1                         | System_i/led_ip_0/U0/led_ip_v1_0_S_AXI_inst/U1/LED[7]_i_2_n_0                                                                                                                                            | System_i/led_ip_0/U0/led_ip_v1_0_S_AXI_inst/U1/SR[0]                                                                                                |                2 |              8 |
|  System_i/clk_wiz_1/inst/clk_out1                         | System_i/led_ip_0/U0/led_ip_v1_0_S_AXI_inst/p_1_in[15]                                                                                                                                                   | System_i/led_ip_0/U0/led_ip_v1_0_S_AXI_inst/U1/SR[0]                                                                                                |                1 |              8 |
|  System_i/clk_wiz_1/inst/clk_out1                         | System_i/led_ip_0/U0/led_ip_v1_0_S_AXI_inst/slv_reg0[23]_i_1_n_0                                                                                                                                         | System_i/led_ip_0/U0/led_ip_v1_0_S_AXI_inst/U1/SR[0]                                                                                                |                1 |              8 |
|  System_i/clk_wiz_1/inst/clk_out1                         | System_i/led_ip_0/U0/led_ip_v1_0_S_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                                                                         | System_i/led_ip_0/U0/led_ip_v1_0_S_AXI_inst/U1/SR[0]                                                                                                |                1 |              8 |
|  System_i/clk_wiz_1/inst/clk_out1                         | System_i/led_ip_0/U0/led_ip_v1_0_S_AXI_inst/slv_reg1[7]_i_1_n_0                                                                                                                                          | System_i/led_ip_0/U0/led_ip_v1_0_S_AXI_inst/U1/SR[0]                                                                                                |                1 |              8 |
|  System_i/clk_wiz_1/inst/clk_out1                         | System_i/led_ip_0/U0/led_ip_v1_0_S_AXI_inst/slv_reg2[31]_i_1_n_0                                                                                                                                         | System_i/led_ip_0/U0/led_ip_v1_0_S_AXI_inst/U1/SR[0]                                                                                                |                1 |              8 |
|  System_i/clk_wiz_1/inst/clk_out1                         | System_i/led_ip_0/U0/led_ip_v1_0_S_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                                                                          | System_i/led_ip_0/U0/led_ip_v1_0_S_AXI_inst/U1/SR[0]                                                                                                |                1 |              8 |
|  System_i/clk_wiz_1/inst/clk_out1                         | System_i/led_ip_0/U0/led_ip_v1_0_S_AXI_inst/slv_reg1[15]_i_1_n_0                                                                                                                                         | System_i/led_ip_0/U0/led_ip_v1_0_S_AXI_inst/U1/SR[0]                                                                                                |                1 |              8 |
|  System_i/clk_wiz_1/inst/clk_out1                         | System_i/led_ip_0/U0/led_ip_v1_0_S_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                                                                         | System_i/led_ip_0/U0/led_ip_v1_0_S_AXI_inst/U1/SR[0]                                                                                                |                1 |              8 |
|  System_i/clk_wiz_1/inst/clk_out1                         | System_i/led_ip_0/U0/led_ip_v1_0_S_AXI_inst/slv_reg0[15]_i_1_n_0                                                                                                                                         | System_i/led_ip_0/U0/led_ip_v1_0_S_AXI_inst/U1/SR[0]                                                                                                |                1 |              8 |
|  System_i/clk_wiz_1/inst/clk_out1                         | System_i/led_ip_0/U0/led_ip_v1_0_S_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                                                                         | System_i/led_ip_0/U0/led_ip_v1_0_S_AXI_inst/U1/SR[0]                                                                                                |                1 |              8 |
|  System_i/clk_wiz_1/inst/clk_out1                         | System_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/fifo_wr                                                                                                                          |                                                                                                                                                     |                1 |              8 |
|  System_i/clk_wiz_1/inst/clk_out1                         | System_i/sw_8bit/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.gpio_OE_reg[0][0]                                                                                                              | System_i/sw_8bit/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                        |                2 |              8 |
|  System_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0                                                                                                                                                |                                                                                                                                                     |                2 |              8 |
|  System_i/clk_wiz_1/inst/clk_out1                         | System_i/led_ip_0/U0/led_ip_v1_0_S_AXI_inst/slv_reg0[7]_i_1_n_0                                                                                                                                          | System_i/led_ip_0/U0/led_ip_v1_0_S_AXI_inst/U1/SR[0]                                                                                                |                1 |              8 |
|  System_i/clk_wiz_1/inst/clk_out1                         | System_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                              | System_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                   |                4 |              8 |
|  System_i/mdm_1/U0/Ext_JTAG_UPDATE                        | System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_1_reg[7]_0[0]                                                                                                                       |                                                                                                                                                     |                2 |              8 |
|  System_i/clk_wiz_1/inst/clk_out1                         | System_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[0]                                                                                                                          | System_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[31]_0                                          |                4 |              8 |
|  System_i/clk_wiz_1/inst/clk_out1                         | System_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/fifo_wr                                                                                                |                                                                                                                                                     |                1 |              8 |
|  System_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | System_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/which_pc__0 |                                                                                                                                                     |                7 |              8 |
| ~System_i/mdm_1/U0/Ext_JTAG_UPDATE                        | System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0                                                                                                                                |                                                                                                                                                     |                2 |              8 |
|  System_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                          | System_i/sw_8bit/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.ALLIN1_ND.READ_REG_GEN[0].reg1_reg[24]                                    |                3 |              8 |
|  System_i/clk_wiz_1/inst/clk_out1                         | System_i/led_ip_0/U0/led_ip_v1_0_S_AXI_inst/slv_reg1[23]_i_1_n_0                                                                                                                                         | System_i/led_ip_0/U0/led_ip_v1_0_S_AXI_inst/U1/SR[0]                                                                                                |                1 |              8 |
|  System_i/clk_wiz_1/inst/clk_out1                         | System_i/led_ip_0/U0/led_ip_v1_0_S_AXI_inst/p_1_in[23]                                                                                                                                                   | System_i/led_ip_0/U0/led_ip_v1_0_S_AXI_inst/U1/SR[0]                                                                                                |                1 |              8 |
|  System_i/clk_wiz_1/inst/clk_out1                         | System_i/led_ip_0/U0/led_ip_v1_0_S_AXI_inst/p_1_in[31]                                                                                                                                                   | System_i/led_ip_0/U0/led_ip_v1_0_S_AXI_inst/U1/SR[0]                                                                                                |                1 |              8 |
|  System_i/clk_wiz_1/inst/clk_out1                         | System_i/led_ip_0/U0/led_ip_v1_0_S_AXI_inst/p_1_in[7]                                                                                                                                                    | System_i/led_ip_0/U0/led_ip_v1_0_S_AXI_inst/U1/SR[0]                                                                                                |                1 |              8 |
|  System_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                          | System_i/led_ip_0/U0/led_ip_v1_0_S_AXI_inst/U1/SR[0]                                                                                                |                3 |              9 |
|  System_i/clk_wiz_1/inst/clk_out1                         | System_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[1]                                                                                                                          | System_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[31]_0                                          |                4 |              9 |
|  System_i/clk_wiz_1/inst/clk_out1                         | System_i/sw_8bit/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                     | System_i/sw_8bit/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                        |                3 |              9 |
|  System_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/E[0]                                                                                                                                        |                                                                                                                                                     |                4 |             10 |
|  System_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                          | System_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                   |                4 |             10 |
|  System_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                          | System_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[31]_0                                          |                5 |             11 |
|  System_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                          | System_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                          |                4 |             11 |
|  System_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                          | System_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                         |                7 |             13 |
|  System_i/clk_wiz_1/inst/clk_out1                         | System_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/E[0]                                                                                                | System_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                               |                5 |             16 |
|  System_i/clk_wiz_1/inst/clk_out1                         | System_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/mem_databus_ready_sel_carry_or/MUXCY_I/lopt_4                                                                                                | System_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                               |                5 |             20 |
|  System_i/clk_wiz_1/inst/clk_out1                         | System_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                         | System_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                         |                6 |             20 |
|  System_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                          | System_i/btns_5bit/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                      |                8 |             21 |
|  System_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 |                                                                                                                                                                                                          | System_i/mdm_1/U0/Use_E2.BSCAN_I/shift_n_reset                                                                                                      |                6 |             23 |
|  System_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                          | System_i/sw_8bit/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                        |                8 |             24 |
|  System_i/clk_wiz_1/inst/clk_out1                         | System_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                       | System_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg[15]_0                                                                       |                6 |             28 |
|  System_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                          | System_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg[15]_0                                                                       |               11 |             30 |
|  System_i/clk_wiz_1/inst/clk_out1                         | System_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[2].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                        | System_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/R                                                                              |               14 |             32 |
|  System_i/clk_wiz_1/inst/clk_out1                         | System_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/E[0]                                                                                          | System_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                               |                7 |             32 |
|  System_i/clk_wiz_1/inst/clk_out1                         | System_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_rvalid[0]                                                                                                    | System_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                               |                9 |             32 |
|  System_i/clk_wiz_1/inst/clk_out1                         | System_i/led_ip_0/U0/led_ip_v1_0_S_AXI_inst/axi_rdata[31]_i_1_n_0                                                                                                                                        | System_i/led_ip_0/U0/led_ip_v1_0_S_AXI_inst/U1/SR[0]                                                                                                |               12 |             32 |
|  System_i/clk_wiz_1/inst/clk_out1                         | System_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/INFERRED_GEN.icount_out_reg[0]_0                                                                                                    | System_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[31]_0                                          |                5 |             32 |
|  System_i/clk_wiz_1/inst/clk_out1                         | System_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/INFERRED_GEN.icount_out_reg[0]                                                                                                      | System_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[31]_0                                          |                5 |             32 |
|  System_i/clk_wiz_1/inst/clk_out1                         | System_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                     | System_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                          |               32 |             32 |
|  System_i/clk_wiz_1/inst/clk_out1                         | System_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/CE                                                                                                                                                     | System_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[31]_0                                          |                9 |             32 |
|  System_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | System_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Dbg_Instr_TCK                                                                                     |                                                                                                                                                     |                8 |             32 |
|  System_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                          | System_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/p_1_out                                                                                 |               15 |             32 |
|  System_i/clk_wiz_1/inst/clk_out1                         | System_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[0]_i_1_n_0                                                                                | System_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                               |               11 |             32 |
|  System_i/clk_wiz_1/inst/clk_out1                         | System_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/CE_0                                                                                                                                                   | System_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[31]_0                                          |               10 |             32 |
|  System_i/clk_wiz_1/inst/clk_out1                         | System_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/if_pc_reg[0][0]                                                                                     | System_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                               |                6 |             32 |
|  System_i/clk_wiz_1/inst/clk_out1                         | System_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/mem_databus_ready_sel_carry_or/MUXCY_I/lopt_4                                                                                                |                                                                                                                                                     |                7 |             32 |
|  System_i/clk_wiz_1/inst/clk_out1                         | System_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/mem_databus_ready_sel_carry_or/MUXCY_I/lopt_4                                                                                                | System_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/SR[0]                                                                          |               12 |             32 |
|  System_i/clk_wiz_1/inst/clk_out1                         | System_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                |                                                                                                                                                     |               11 |             33 |
|  System_i/clk_wiz_1/inst/clk_out1                         | System_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                               |                                                                                                                                                     |               11 |             33 |
|  System_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | System_i/mdm_1/U0/Use_E2.BSCAN_I/sel_n_reg                                                                                                                                                               |                                                                                                                                                     |               12 |             47 |
|  System_i/clk_wiz_1/inst/clk_out1                         | System_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/IReady_0                                                                                              |                                                                                                                                                     |               10 |             75 |
|  System_i/clk_wiz_1/inst/clk_out1                         | System_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[2].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                        | System_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                               |               35 |             80 |
|  System_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 |                                                                                                                                                                                                          |                                                                                                                                                     |               29 |             80 |
|  System_i/clk_wiz_1/inst/clk_out1                         | System_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mb_halted_1_reg[32]                                                                                                                 |                                                                                                                                                     |               16 |            128 |
|  System_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                          | System_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                               |               67 |            148 |
|  System_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                          |                                                                                                                                                     |               89 |            200 |
|  System_i/clk_wiz_1/inst/clk_out1                         | System_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                       | System_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                               |               82 |            218 |
+-----------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


