/*******************************************************************************
Copyright (c) 2022-2024 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.
*********************************************************************************/

Version  : 2024.02
Build    : 0.9.38
Hash     : d1101d3
Date     : Feb 15 2024
Type     : Engineering
Log Time   : Thu Feb 15 12:04:22 2024 GMT
#Timing report of worst 76 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

# Logical Levels: 3
# Timing Graph Levels: 4

#Path 1
Startpoint: a[14].inpad[0] (.input clocked by clk)
Endpoint  : z_out[1].a[4] (RS_DSP_MULTADD_REGIN clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
a[14].inpad[0] (.input)                                          0.000     0.000
z_out[1].a[4] (RS_DSP_MULTADD_REGIN)                             1.060     1.060
data arrival time                                                          1.060

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
z_out[1].clk[0] (RS_DSP_MULTADD_REGIN)                           0.779     0.779
clock uncertainty                                                0.000     0.779
cell hold time                                                   0.074     0.853
data required time                                                         0.853
--------------------------------------------------------------------------------
data required time                                                        -0.853
data arrival time                                                          1.060
--------------------------------------------------------------------------------
slack (MET)                                                                0.206


#Path 2
Startpoint: a[10].inpad[0] (.input clocked by clk)
Endpoint  : z_out[1].a[0] (RS_DSP_MULTADD_REGIN clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
a[10].inpad[0] (.input)                                          0.000     0.000
z_out[1].a[0] (RS_DSP_MULTADD_REGIN)                             1.060     1.060
data arrival time                                                          1.060

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
z_out[1].clk[0] (RS_DSP_MULTADD_REGIN)                           0.779     0.779
clock uncertainty                                                0.000     0.779
cell hold time                                                   0.074     0.853
data required time                                                         0.853
--------------------------------------------------------------------------------
data required time                                                        -0.853
data arrival time                                                          1.060
--------------------------------------------------------------------------------
slack (MET)                                                                0.206


#Path 3
Startpoint: b[10].inpad[0] (.input clocked by clk)
Endpoint  : z_out[1].b[1] (RS_DSP_MULTADD_REGIN clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
b[10].inpad[0] (.input)                                          0.000     0.000
z_out[1].b[1] (RS_DSP_MULTADD_REGIN)                             1.060     1.060
data arrival time                                                          1.060

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
z_out[1].clk[0] (RS_DSP_MULTADD_REGIN)                           0.779     0.779
clock uncertainty                                                0.000     0.779
cell hold time                                                   0.070     0.849
data required time                                                         0.849
--------------------------------------------------------------------------------
data required time                                                        -0.849
data arrival time                                                          1.060
--------------------------------------------------------------------------------
slack (MET)                                                                0.211


#Path 4
Startpoint: b[11].inpad[0] (.input clocked by clk)
Endpoint  : z_out[1].b[2] (RS_DSP_MULTADD_REGIN clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
b[11].inpad[0] (.input)                                          0.000     0.000
z_out[1].b[2] (RS_DSP_MULTADD_REGIN)                             1.060     1.060
data arrival time                                                          1.060

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
z_out[1].clk[0] (RS_DSP_MULTADD_REGIN)                           0.779     0.779
clock uncertainty                                                0.000     0.779
cell hold time                                                   0.070     0.849
data required time                                                         0.849
--------------------------------------------------------------------------------
data required time                                                        -0.849
data arrival time                                                          1.060
--------------------------------------------------------------------------------
slack (MET)                                                                0.211


#Path 5
Startpoint: b[4].inpad[0] (.input clocked by clk)
Endpoint  : z_out[1].b[13] (RS_DSP_MULTADD_REGIN clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
b[4].inpad[0] (.input)                                           0.000     0.000
z_out[1].b[13] (RS_DSP_MULTADD_REGIN)                            1.060     1.060
data arrival time                                                          1.060

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
z_out[1].clk[0] (RS_DSP_MULTADD_REGIN)                           0.779     0.779
clock uncertainty                                                0.000     0.779
cell hold time                                                   0.070     0.849
data required time                                                         0.849
--------------------------------------------------------------------------------
data required time                                                        -0.849
data arrival time                                                          1.060
--------------------------------------------------------------------------------
slack (MET)                                                                0.211


#Path 6
Startpoint: b[16].inpad[0] (.input clocked by clk)
Endpoint  : z_out[1].b[7] (RS_DSP_MULTADD_REGIN clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
b[16].inpad[0] (.input)                                          0.000     0.000
z_out[1].b[7] (RS_DSP_MULTADD_REGIN)                             1.060     1.060
data arrival time                                                          1.060

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
z_out[1].clk[0] (RS_DSP_MULTADD_REGIN)                           0.779     0.779
clock uncertainty                                                0.000     0.779
cell hold time                                                   0.070     0.849
data required time                                                         0.849
--------------------------------------------------------------------------------
data required time                                                        -0.849
data arrival time                                                          1.060
--------------------------------------------------------------------------------
slack (MET)                                                                0.211


#Path 7
Startpoint: a[15].inpad[0] (.input clocked by clk)
Endpoint  : z_out[1].a[5] (RS_DSP_MULTADD_REGIN clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
a[15].inpad[0] (.input)                                          0.000     0.000
z_out[1].a[5] (RS_DSP_MULTADD_REGIN)                             1.118     1.118
data arrival time                                                          1.118

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
z_out[1].clk[0] (RS_DSP_MULTADD_REGIN)                           0.779     0.779
clock uncertainty                                                0.000     0.779
cell hold time                                                   0.074     0.853
data required time                                                         0.853
--------------------------------------------------------------------------------
data required time                                                        -0.853
data arrival time                                                          1.118
--------------------------------------------------------------------------------
slack (MET)                                                                0.264


#Path 8
Startpoint: a[17].inpad[0] (.input clocked by clk)
Endpoint  : z_out[1].a[7] (RS_DSP_MULTADD_REGIN clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
a[17].inpad[0] (.input)                                          0.000     0.000
z_out[1].a[7] (RS_DSP_MULTADD_REGIN)                             1.118     1.118
data arrival time                                                          1.118

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
z_out[1].clk[0] (RS_DSP_MULTADD_REGIN)                           0.779     0.779
clock uncertainty                                                0.000     0.779
cell hold time                                                   0.074     0.853
data required time                                                         0.853
--------------------------------------------------------------------------------
data required time                                                        -0.853
data arrival time                                                          1.118
--------------------------------------------------------------------------------
slack (MET)                                                                0.264


#Path 9
Startpoint: a[13].inpad[0] (.input clocked by clk)
Endpoint  : z_out[1].a[3] (RS_DSP_MULTADD_REGIN clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
a[13].inpad[0] (.input)                                          0.000     0.000
z_out[1].a[3] (RS_DSP_MULTADD_REGIN)                             1.121     1.121
data arrival time                                                          1.121

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
z_out[1].clk[0] (RS_DSP_MULTADD_REGIN)                           0.779     0.779
clock uncertainty                                                0.000     0.779
cell hold time                                                   0.074     0.853
data required time                                                         0.853
--------------------------------------------------------------------------------
data required time                                                        -0.853
data arrival time                                                          1.121
--------------------------------------------------------------------------------
slack (MET)                                                                0.267


#Path 10
Startpoint: a[3].inpad[0] (.input clocked by clk)
Endpoint  : z_out[1].a[13] (RS_DSP_MULTADD_REGIN clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
a[3].inpad[0] (.input)                                           0.000     0.000
z_out[1].a[13] (RS_DSP_MULTADD_REGIN)                            1.121     1.121
data arrival time                                                          1.121

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
z_out[1].clk[0] (RS_DSP_MULTADD_REGIN)                           0.779     0.779
clock uncertainty                                                0.000     0.779
cell hold time                                                   0.074     0.853
data required time                                                         0.853
--------------------------------------------------------------------------------
data required time                                                        -0.853
data arrival time                                                          1.121
--------------------------------------------------------------------------------
slack (MET)                                                                0.267


#Path 11
Startpoint: a[12].inpad[0] (.input clocked by clk)
Endpoint  : z_out[1].a[2] (RS_DSP_MULTADD_REGIN clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
a[12].inpad[0] (.input)                                          0.000     0.000
z_out[1].a[2] (RS_DSP_MULTADD_REGIN)                             1.121     1.121
data arrival time                                                          1.121

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
z_out[1].clk[0] (RS_DSP_MULTADD_REGIN)                           0.779     0.779
clock uncertainty                                                0.000     0.779
cell hold time                                                   0.074     0.853
data required time                                                         0.853
--------------------------------------------------------------------------------
data required time                                                        -0.853
data arrival time                                                          1.121
--------------------------------------------------------------------------------
slack (MET)                                                                0.267


#Path 12
Startpoint: b[12].inpad[0] (.input clocked by clk)
Endpoint  : z_out[1].b[3] (RS_DSP_MULTADD_REGIN clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
b[12].inpad[0] (.input)                                          0.000     0.000
z_out[1].b[3] (RS_DSP_MULTADD_REGIN)                             1.121     1.121
data arrival time                                                          1.121

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
z_out[1].clk[0] (RS_DSP_MULTADD_REGIN)                           0.779     0.779
clock uncertainty                                                0.000     0.779
cell hold time                                                   0.070     0.849
data required time                                                         0.849
--------------------------------------------------------------------------------
data required time                                                        -0.849
data arrival time                                                          1.121
--------------------------------------------------------------------------------
slack (MET)                                                                0.272


#Path 13
Startpoint: b[17].inpad[0] (.input clocked by clk)
Endpoint  : z_out[1].b[8] (RS_DSP_MULTADD_REGIN clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
b[17].inpad[0] (.input)                                          0.000     0.000
z_out[1].b[8] (RS_DSP_MULTADD_REGIN)                             1.121     1.121
data arrival time                                                          1.121

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
z_out[1].clk[0] (RS_DSP_MULTADD_REGIN)                           0.779     0.779
clock uncertainty                                                0.000     0.779
cell hold time                                                   0.070     0.849
data required time                                                         0.849
--------------------------------------------------------------------------------
data required time                                                        -0.849
data arrival time                                                          1.121
--------------------------------------------------------------------------------
slack (MET)                                                                0.272


#Path 14
Startpoint: b[7].inpad[0] (.input clocked by clk)
Endpoint  : z_out[1].b[16] (RS_DSP_MULTADD_REGIN clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
b[7].inpad[0] (.input)                                           0.000     0.000
z_out[1].b[16] (RS_DSP_MULTADD_REGIN)                            1.121     1.121
data arrival time                                                          1.121

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
z_out[1].clk[0] (RS_DSP_MULTADD_REGIN)                           0.779     0.779
clock uncertainty                                                0.000     0.779
cell hold time                                                   0.070     0.849
data required time                                                         0.849
--------------------------------------------------------------------------------
data required time                                                        -0.849
data arrival time                                                          1.121
--------------------------------------------------------------------------------
slack (MET)                                                                0.272


#Path 15
Startpoint: a[1].inpad[0] (.input clocked by clk)
Endpoint  : z_out[1].a[11] (RS_DSP_MULTADD_REGIN clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
a[1].inpad[0] (.input)                                           0.000     0.000
z_out[1].a[11] (RS_DSP_MULTADD_REGIN)                            1.179     1.179
data arrival time                                                          1.179

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
z_out[1].clk[0] (RS_DSP_MULTADD_REGIN)                           0.779     0.779
clock uncertainty                                                0.000     0.779
cell hold time                                                   0.074     0.853
data required time                                                         0.853
--------------------------------------------------------------------------------
data required time                                                        -0.853
data arrival time                                                          1.179
--------------------------------------------------------------------------------
slack (MET)                                                                0.325


#Path 16
Startpoint: a[19].inpad[0] (.input clocked by clk)
Endpoint  : z_out[1].a[9] (RS_DSP_MULTADD_REGIN clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
a[19].inpad[0] (.input)                                          0.000     0.000
z_out[1].a[9] (RS_DSP_MULTADD_REGIN)                             1.179     1.179
data arrival time                                                          1.179

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
z_out[1].clk[0] (RS_DSP_MULTADD_REGIN)                           0.779     0.779
clock uncertainty                                                0.000     0.779
cell hold time                                                   0.074     0.853
data required time                                                         0.853
--------------------------------------------------------------------------------
data required time                                                        -0.853
data arrival time                                                          1.179
--------------------------------------------------------------------------------
slack (MET)                                                                0.325


#Path 17
Startpoint: a[18].inpad[0] (.input clocked by clk)
Endpoint  : z_out[1].a[8] (RS_DSP_MULTADD_REGIN clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
a[18].inpad[0] (.input)                                          0.000     0.000
z_out[1].a[8] (RS_DSP_MULTADD_REGIN)                             1.179     1.179
data arrival time                                                          1.179

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
z_out[1].clk[0] (RS_DSP_MULTADD_REGIN)                           0.779     0.779
clock uncertainty                                                0.000     0.779
cell hold time                                                   0.074     0.853
data required time                                                         0.853
--------------------------------------------------------------------------------
data required time                                                        -0.853
data arrival time                                                          1.179
--------------------------------------------------------------------------------
slack (MET)                                                                0.325


#Path 18
Startpoint: a[8].inpad[0] (.input clocked by clk)
Endpoint  : z_out[1].a[18] (RS_DSP_MULTADD_REGIN clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
a[8].inpad[0] (.input)                                           0.000     0.000
z_out[1].a[18] (RS_DSP_MULTADD_REGIN)                            1.179     1.179
data arrival time                                                          1.179

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
z_out[1].clk[0] (RS_DSP_MULTADD_REGIN)                           0.779     0.779
clock uncertainty                                                0.000     0.779
cell hold time                                                   0.074     0.853
data required time                                                         0.853
--------------------------------------------------------------------------------
data required time                                                        -0.853
data arrival time                                                          1.179
--------------------------------------------------------------------------------
slack (MET)                                                                0.325


#Path 19
Startpoint: a[6].inpad[0] (.input clocked by clk)
Endpoint  : z_out[1].a[16] (RS_DSP_MULTADD_REGIN clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
a[6].inpad[0] (.input)                                           0.000     0.000
z_out[1].a[16] (RS_DSP_MULTADD_REGIN)                            1.182     1.182
data arrival time                                                          1.182

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
z_out[1].clk[0] (RS_DSP_MULTADD_REGIN)                           0.779     0.779
clock uncertainty                                                0.000     0.779
cell hold time                                                   0.074     0.853
data required time                                                         0.853
--------------------------------------------------------------------------------
data required time                                                        -0.853
data arrival time                                                          1.182
--------------------------------------------------------------------------------
slack (MET)                                                                0.328


#Path 20
Startpoint: b[5].inpad[0] (.input clocked by clk)
Endpoint  : z_out[1].b[14] (RS_DSP_MULTADD_REGIN clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
b[5].inpad[0] (.input)                                           0.000     0.000
z_out[1].b[14] (RS_DSP_MULTADD_REGIN)                            1.179     1.179
data arrival time                                                          1.179

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
z_out[1].clk[0] (RS_DSP_MULTADD_REGIN)                           0.779     0.779
clock uncertainty                                                0.000     0.779
cell hold time                                                   0.070     0.849
data required time                                                         0.849
--------------------------------------------------------------------------------
data required time                                                        -0.849
data arrival time                                                          1.179
--------------------------------------------------------------------------------
slack (MET)                                                                0.330


#Path 21
Startpoint: b[14].inpad[0] (.input clocked by clk)
Endpoint  : z_out[1].b[5] (RS_DSP_MULTADD_REGIN clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
b[14].inpad[0] (.input)                                          0.000     0.000
z_out[1].b[5] (RS_DSP_MULTADD_REGIN)                             1.182     1.182
data arrival time                                                          1.182

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
z_out[1].clk[0] (RS_DSP_MULTADD_REGIN)                           0.779     0.779
clock uncertainty                                                0.000     0.779
cell hold time                                                   0.070     0.849
data required time                                                         0.849
--------------------------------------------------------------------------------
data required time                                                        -0.849
data arrival time                                                          1.182
--------------------------------------------------------------------------------
slack (MET)                                                                0.333


#Path 22
Startpoint: a[2].inpad[0] (.input clocked by clk)
Endpoint  : z_out[1].a[12] (RS_DSP_MULTADD_REGIN clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
a[2].inpad[0] (.input)                                           0.000     0.000
z_out[1].a[12] (RS_DSP_MULTADD_REGIN)                            1.237     1.237
data arrival time                                                          1.237

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
z_out[1].clk[0] (RS_DSP_MULTADD_REGIN)                           0.779     0.779
clock uncertainty                                                0.000     0.779
cell hold time                                                   0.074     0.853
data required time                                                         0.853
--------------------------------------------------------------------------------
data required time                                                        -0.853
data arrival time                                                          1.237
--------------------------------------------------------------------------------
slack (MET)                                                                0.383


#Path 23
Startpoint: a[5].inpad[0] (.input clocked by clk)
Endpoint  : z_out[1].a[15] (RS_DSP_MULTADD_REGIN clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
a[5].inpad[0] (.input)                                           0.000     0.000
z_out[1].a[15] (RS_DSP_MULTADD_REGIN)                            1.237     1.237
data arrival time                                                          1.237

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
z_out[1].clk[0] (RS_DSP_MULTADD_REGIN)                           0.779     0.779
clock uncertainty                                                0.000     0.779
cell hold time                                                   0.074     0.853
data required time                                                         0.853
--------------------------------------------------------------------------------
data required time                                                        -0.853
data arrival time                                                          1.237
--------------------------------------------------------------------------------
slack (MET)                                                                0.383


#Path 24
Startpoint: a[11].inpad[0] (.input clocked by clk)
Endpoint  : z_out[1].a[1] (RS_DSP_MULTADD_REGIN clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
a[11].inpad[0] (.input)                                          0.000     0.000
z_out[1].a[1] (RS_DSP_MULTADD_REGIN)                             1.240     1.240
data arrival time                                                          1.240

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
z_out[1].clk[0] (RS_DSP_MULTADD_REGIN)                           0.779     0.779
clock uncertainty                                                0.000     0.779
cell hold time                                                   0.074     0.853
data required time                                                         0.853
--------------------------------------------------------------------------------
data required time                                                        -0.853
data arrival time                                                          1.240
--------------------------------------------------------------------------------
slack (MET)                                                                0.386


#Path 25
Startpoint: a[16].inpad[0] (.input clocked by clk)
Endpoint  : z_out[1].a[6] (RS_DSP_MULTADD_REGIN clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
a[16].inpad[0] (.input)                                          0.000     0.000
z_out[1].a[6] (RS_DSP_MULTADD_REGIN)                             1.243     1.243
data arrival time                                                          1.243

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
z_out[1].clk[0] (RS_DSP_MULTADD_REGIN)                           0.779     0.779
clock uncertainty                                                0.000     0.779
cell hold time                                                   0.074     0.853
data required time                                                         0.853
--------------------------------------------------------------------------------
data required time                                                        -0.853
data arrival time                                                          1.243
--------------------------------------------------------------------------------
slack (MET)                                                                0.389


#Path 26
Startpoint: b[13].inpad[0] (.input clocked by clk)
Endpoint  : z_out[1].b[4] (RS_DSP_MULTADD_REGIN clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
b[13].inpad[0] (.input)                                          0.000     0.000
z_out[1].b[4] (RS_DSP_MULTADD_REGIN)                             1.243     1.243
data arrival time                                                          1.243

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
z_out[1].clk[0] (RS_DSP_MULTADD_REGIN)                           0.779     0.779
clock uncertainty                                                0.000     0.779
cell hold time                                                   0.070     0.849
data required time                                                         0.849
--------------------------------------------------------------------------------
data required time                                                        -0.849
data arrival time                                                          1.243
--------------------------------------------------------------------------------
slack (MET)                                                                0.394


#Path 27
Startpoint: b[8].inpad[0] (.input clocked by clk)
Endpoint  : z_out[1].b[17] (RS_DSP_MULTADD_REGIN clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
b[8].inpad[0] (.input)                                           0.000     0.000
z_out[1].b[17] (RS_DSP_MULTADD_REGIN)                            1.243     1.243
data arrival time                                                          1.243

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
z_out[1].clk[0] (RS_DSP_MULTADD_REGIN)                           0.779     0.779
clock uncertainty                                                0.000     0.779
cell hold time                                                   0.070     0.849
data required time                                                         0.849
--------------------------------------------------------------------------------
data required time                                                        -0.849
data arrival time                                                          1.243
--------------------------------------------------------------------------------
slack (MET)                                                                0.394


#Path 28
Startpoint: a[7].inpad[0] (.input clocked by clk)
Endpoint  : z_out[1].a[17] (RS_DSP_MULTADD_REGIN clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
a[7].inpad[0] (.input)                                           0.000     0.000
z_out[1].a[17] (RS_DSP_MULTADD_REGIN)                            1.298     1.298
data arrival time                                                          1.298

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
z_out[1].clk[0] (RS_DSP_MULTADD_REGIN)                           0.779     0.779
clock uncertainty                                                0.000     0.779
cell hold time                                                   0.074     0.853
data required time                                                         0.853
--------------------------------------------------------------------------------
data required time                                                        -0.853
data arrival time                                                          1.298
--------------------------------------------------------------------------------
slack (MET)                                                                0.444


#Path 29
Startpoint: b[6].inpad[0] (.input clocked by clk)
Endpoint  : z_out[1].b[15] (RS_DSP_MULTADD_REGIN clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
b[6].inpad[0] (.input)                                           0.000     0.000
z_out[1].b[15] (RS_DSP_MULTADD_REGIN)                            1.298     1.298
data arrival time                                                          1.298

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
z_out[1].clk[0] (RS_DSP_MULTADD_REGIN)                           0.779     0.779
clock uncertainty                                                0.000     0.779
cell hold time                                                   0.070     0.849
data required time                                                         0.849
--------------------------------------------------------------------------------
data required time                                                        -0.849
data arrival time                                                          1.298
--------------------------------------------------------------------------------
slack (MET)                                                                0.449


#Path 30
Startpoint: b[9].inpad[0] (.input clocked by clk)
Endpoint  : z_out[1].b[0] (RS_DSP_MULTADD_REGIN clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
b[9].inpad[0] (.input)                                           0.000     0.000
z_out[1].b[0] (RS_DSP_MULTADD_REGIN)                             1.298     1.298
data arrival time                                                          1.298

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
z_out[1].clk[0] (RS_DSP_MULTADD_REGIN)                           0.779     0.779
clock uncertainty                                                0.000     0.779
cell hold time                                                   0.070     0.849
data required time                                                         0.849
--------------------------------------------------------------------------------
data required time                                                        -0.849
data arrival time                                                          1.298
--------------------------------------------------------------------------------
slack (MET)                                                                0.449


#Path 31
Startpoint: b[15].inpad[0] (.input clocked by clk)
Endpoint  : z_out[1].b[6] (RS_DSP_MULTADD_REGIN clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
b[15].inpad[0] (.input)                                          0.000     0.000
z_out[1].b[6] (RS_DSP_MULTADD_REGIN)                             1.301     1.301
data arrival time                                                          1.301

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
z_out[1].clk[0] (RS_DSP_MULTADD_REGIN)                           0.779     0.779
clock uncertainty                                                0.000     0.779
cell hold time                                                   0.070     0.849
data required time                                                         0.849
--------------------------------------------------------------------------------
data required time                                                        -0.849
data arrival time                                                          1.301
--------------------------------------------------------------------------------
slack (MET)                                                                0.452


#Path 32
Startpoint: b[2].inpad[0] (.input clocked by clk)
Endpoint  : z_out[1].b[11] (RS_DSP_MULTADD_REGIN clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
b[2].inpad[0] (.input)                                           0.000     0.000
z_out[1].b[11] (RS_DSP_MULTADD_REGIN)                            1.301     1.301
data arrival time                                                          1.301

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
z_out[1].clk[0] (RS_DSP_MULTADD_REGIN)                           0.779     0.779
clock uncertainty                                                0.000     0.779
cell hold time                                                   0.070     0.849
data required time                                                         0.849
--------------------------------------------------------------------------------
data required time                                                        -0.849
data arrival time                                                          1.301
--------------------------------------------------------------------------------
slack (MET)                                                                0.452


#Path 33
Startpoint: a[4].inpad[0] (.input clocked by clk)
Endpoint  : z_out[1].a[14] (RS_DSP_MULTADD_REGIN clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
a[4].inpad[0] (.input)                                           0.000     0.000
z_out[1].a[14] (RS_DSP_MULTADD_REGIN)                            1.356     1.356
data arrival time                                                          1.356

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
z_out[1].clk[0] (RS_DSP_MULTADD_REGIN)                           0.779     0.779
clock uncertainty                                                0.000     0.779
cell hold time                                                   0.074     0.853
data required time                                                         0.853
--------------------------------------------------------------------------------
data required time                                                        -0.853
data arrival time                                                          1.356
--------------------------------------------------------------------------------
slack (MET)                                                                0.502


#Path 34
Startpoint: a[0].inpad[0] (.input clocked by clk)
Endpoint  : z_out[1].a[10] (RS_DSP_MULTADD_REGIN clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
a[0].inpad[0] (.input)                                           0.000     0.000
z_out[1].a[10] (RS_DSP_MULTADD_REGIN)                            1.356     1.356
data arrival time                                                          1.356

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
z_out[1].clk[0] (RS_DSP_MULTADD_REGIN)                           0.779     0.779
clock uncertainty                                                0.000     0.779
cell hold time                                                   0.074     0.853
data required time                                                         0.853
--------------------------------------------------------------------------------
data required time                                                        -0.853
data arrival time                                                          1.356
--------------------------------------------------------------------------------
slack (MET)                                                                0.502


#Path 35
Startpoint: a[9].inpad[0] (.input clocked by clk)
Endpoint  : z_out[1].a[19] (RS_DSP_MULTADD_REGIN clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
a[9].inpad[0] (.input)                                           0.000     0.000
z_out[1].a[19] (RS_DSP_MULTADD_REGIN)                            1.359     1.359
data arrival time                                                          1.359

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
z_out[1].clk[0] (RS_DSP_MULTADD_REGIN)                           0.779     0.779
clock uncertainty                                                0.000     0.779
cell hold time                                                   0.074     0.853
data required time                                                         0.853
--------------------------------------------------------------------------------
data required time                                                        -0.853
data arrival time                                                          1.359
--------------------------------------------------------------------------------
slack (MET)                                                                0.505


#Path 36
Startpoint: b[1].inpad[0] (.input clocked by clk)
Endpoint  : z_out[1].b[10] (RS_DSP_MULTADD_REGIN clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
b[1].inpad[0] (.input)                                           0.000     0.000
z_out[1].b[10] (RS_DSP_MULTADD_REGIN)                            1.359     1.359
data arrival time                                                          1.359

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
z_out[1].clk[0] (RS_DSP_MULTADD_REGIN)                           0.779     0.779
clock uncertainty                                                0.000     0.779
cell hold time                                                   0.070     0.849
data required time                                                         0.849
--------------------------------------------------------------------------------
data required time                                                        -0.849
data arrival time                                                          1.359
--------------------------------------------------------------------------------
slack (MET)                                                                0.510


#Path 37
Startpoint: b[3].inpad[0] (.input clocked by clk)
Endpoint  : z_out[1].b[12] (RS_DSP_MULTADD_REGIN clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
b[3].inpad[0] (.input)                                           0.000     0.000
z_out[1].b[12] (RS_DSP_MULTADD_REGIN)                            1.365     1.365
data arrival time                                                          1.365

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
z_out[1].clk[0] (RS_DSP_MULTADD_REGIN)                           0.779     0.779
clock uncertainty                                                0.000     0.779
cell hold time                                                   0.070     0.849
data required time                                                         0.849
--------------------------------------------------------------------------------
data required time                                                        -0.849
data arrival time                                                          1.365
--------------------------------------------------------------------------------
slack (MET)                                                                0.516


#Path 38
Startpoint: b[0].inpad[0] (.input clocked by clk)
Endpoint  : z_out[1].b[9] (RS_DSP_MULTADD_REGIN clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
b[0].inpad[0] (.input)                                           0.000     0.000
z_out[1].b[9] (RS_DSP_MULTADD_REGIN)                             1.365     1.365
data arrival time                                                          1.365

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
z_out[1].clk[0] (RS_DSP_MULTADD_REGIN)                           0.779     0.779
clock uncertainty                                                0.000     0.779
cell hold time                                                   0.070     0.849
data required time                                                         0.849
--------------------------------------------------------------------------------
data required time                                                        -0.849
data arrival time                                                          1.365
--------------------------------------------------------------------------------
slack (MET)                                                                0.516


#Path 39
Startpoint: z_out[1].z[16] (RS_DSP_MULTADD_REGIN clocked by clk)
Endpoint  : out:z_out[35].outpad[0] (.output clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
z_out[1].clk[0] (RS_DSP_MULTADD_REGIN)                           0.779     0.779
z_out[1].z[16] (RS_DSP_MULTADD_REGIN) [clock-to-output]          0.151     0.930
out:z_out[35].outpad[0] (.output)                                0.735     1.666
data arrival time                                                          1.666

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                        -0.000
data arrival time                                                          1.666
--------------------------------------------------------------------------------
slack (MET)                                                                1.666


#Path 40
Startpoint: z_out[1].z[13] (RS_DSP_MULTADD_REGIN clocked by clk)
Endpoint  : out:z_out[32].outpad[0] (.output clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
z_out[1].clk[0] (RS_DSP_MULTADD_REGIN)                           0.779     0.779
z_out[1].z[13] (RS_DSP_MULTADD_REGIN) [clock-to-output]          0.151     0.930
out:z_out[32].outpad[0] (.output)                                0.735     1.666
data arrival time                                                          1.666

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                        -0.000
data arrival time                                                          1.666
--------------------------------------------------------------------------------
slack (MET)                                                                1.666


#Path 41
Startpoint: z_out[1].z[34] (RS_DSP_MULTADD_REGIN clocked by clk)
Endpoint  : out:z_out[15].outpad[0] (.output clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
z_out[1].clk[0] (RS_DSP_MULTADD_REGIN)                           0.779     0.779
z_out[1].z[34] (RS_DSP_MULTADD_REGIN) [clock-to-output]          0.151     0.930
out:z_out[15].outpad[0] (.output)                                0.854     1.785
data arrival time                                                          1.785

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                        -0.000
data arrival time                                                          1.785
--------------------------------------------------------------------------------
slack (MET)                                                                1.785


#Path 42
Startpoint: z_out[1].z[32] (RS_DSP_MULTADD_REGIN clocked by clk)
Endpoint  : out:z_out[13].outpad[0] (.output clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
z_out[1].clk[0] (RS_DSP_MULTADD_REGIN)                           0.779     0.779
z_out[1].z[32] (RS_DSP_MULTADD_REGIN) [clock-to-output]          0.151     0.930
out:z_out[13].outpad[0] (.output)                                0.854     1.785
data arrival time                                                          1.785

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                        -0.000
data arrival time                                                          1.785
--------------------------------------------------------------------------------
slack (MET)                                                                1.785


#Path 43
Startpoint: z_out[1].z[9] (RS_DSP_MULTADD_REGIN clocked by clk)
Endpoint  : out:z_out[28].outpad[0] (.output clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
z_out[1].clk[0] (RS_DSP_MULTADD_REGIN)                           0.779     0.779
z_out[1].z[9] (RS_DSP_MULTADD_REGIN) [clock-to-output]           0.151     0.930
out:z_out[28].outpad[0] (.output)                                0.854     1.785
data arrival time                                                          1.785

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                        -0.000
data arrival time                                                          1.785
--------------------------------------------------------------------------------
slack (MET)                                                                1.785


#Path 44
Startpoint: z_out[1].z[1] (RS_DSP_MULTADD_REGIN clocked by clk)
Endpoint  : out:z_out[20].outpad[0] (.output clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
z_out[1].clk[0] (RS_DSP_MULTADD_REGIN)                           0.779     0.779
z_out[1].z[1] (RS_DSP_MULTADD_REGIN) [clock-to-output]           0.151     0.930
out:z_out[20].outpad[0] (.output)                                0.857     1.788
data arrival time                                                          1.788

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                        -0.000
data arrival time                                                          1.788
--------------------------------------------------------------------------------
slack (MET)                                                                1.788


#Path 45
Startpoint: z_out[1].z[3] (RS_DSP_MULTADD_REGIN clocked by clk)
Endpoint  : out:z_out[22].outpad[0] (.output clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
z_out[1].clk[0] (RS_DSP_MULTADD_REGIN)                           0.779     0.779
z_out[1].z[3] (RS_DSP_MULTADD_REGIN) [clock-to-output]           0.151     0.930
out:z_out[22].outpad[0] (.output)                                0.857     1.788
data arrival time                                                          1.788

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                        -0.000
data arrival time                                                          1.788
--------------------------------------------------------------------------------
slack (MET)                                                                1.788


#Path 46
Startpoint: z_out[1].z[7] (RS_DSP_MULTADD_REGIN clocked by clk)
Endpoint  : out:z_out[26].outpad[0] (.output clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
z_out[1].clk[0] (RS_DSP_MULTADD_REGIN)                           0.779     0.779
z_out[1].z[7] (RS_DSP_MULTADD_REGIN) [clock-to-output]           0.151     0.930
out:z_out[26].outpad[0] (.output)                                0.915     1.846
data arrival time                                                          1.846

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                        -0.000
data arrival time                                                          1.846
--------------------------------------------------------------------------------
slack (MET)                                                                1.846


#Path 47
Startpoint: z_out[1].z[10] (RS_DSP_MULTADD_REGIN clocked by clk)
Endpoint  : out:z_out[29].outpad[0] (.output clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
z_out[1].clk[0] (RS_DSP_MULTADD_REGIN)                           0.779     0.779
z_out[1].z[10] (RS_DSP_MULTADD_REGIN) [clock-to-output]          0.151     0.930
out:z_out[29].outpad[0] (.output)                                0.915     1.846
data arrival time                                                          1.846

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                        -0.000
data arrival time                                                          1.846
--------------------------------------------------------------------------------
slack (MET)                                                                1.846


#Path 48
Startpoint: z_out[1].z[2] (RS_DSP_MULTADD_REGIN clocked by clk)
Endpoint  : out:z_out[21].outpad[0] (.output clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
z_out[1].clk[0] (RS_DSP_MULTADD_REGIN)                           0.779     0.779
z_out[1].z[2] (RS_DSP_MULTADD_REGIN) [clock-to-output]           0.151     0.930
out:z_out[21].outpad[0] (.output)                                0.915     1.846
data arrival time                                                          1.846

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                        -0.000
data arrival time                                                          1.846
--------------------------------------------------------------------------------
slack (MET)                                                                1.846


#Path 49
Startpoint: z_out[1].z[11] (RS_DSP_MULTADD_REGIN clocked by clk)
Endpoint  : out:z_out[30].outpad[0] (.output clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
z_out[1].clk[0] (RS_DSP_MULTADD_REGIN)                           0.779     0.779
z_out[1].z[11] (RS_DSP_MULTADD_REGIN) [clock-to-output]          0.151     0.930
out:z_out[30].outpad[0] (.output)                                0.915     1.846
data arrival time                                                          1.846

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                        -0.000
data arrival time                                                          1.846
--------------------------------------------------------------------------------
slack (MET)                                                                1.846


#Path 50
Startpoint: z_out[1].z[4] (RS_DSP_MULTADD_REGIN clocked by clk)
Endpoint  : out:z_out[23].outpad[0] (.output clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
z_out[1].clk[0] (RS_DSP_MULTADD_REGIN)                           0.779     0.779
z_out[1].z[4] (RS_DSP_MULTADD_REGIN) [clock-to-output]           0.151     0.930
out:z_out[23].outpad[0] (.output)                                0.976     1.907
data arrival time                                                          1.907

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                        -0.000
data arrival time                                                          1.907
--------------------------------------------------------------------------------
slack (MET)                                                                1.907


#Path 51
Startpoint: z_out[1].z[19] (RS_DSP_MULTADD_REGIN clocked by clk)
Endpoint  : out:z_out[0].outpad[0] (.output clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
z_out[1].clk[0] (RS_DSP_MULTADD_REGIN)                           0.779     0.779
z_out[1].z[19] (RS_DSP_MULTADD_REGIN) [clock-to-output]          0.151     0.930
out:z_out[0].outpad[0] (.output)                                 0.976     1.907
data arrival time                                                          1.907

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                        -0.000
data arrival time                                                          1.907
--------------------------------------------------------------------------------
slack (MET)                                                                1.907


#Path 52
Startpoint: z_out[1].z[37] (RS_DSP_MULTADD_REGIN clocked by clk)
Endpoint  : out:z_out[18].outpad[0] (.output clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
z_out[1].clk[0] (RS_DSP_MULTADD_REGIN)                           0.779     0.779
z_out[1].z[37] (RS_DSP_MULTADD_REGIN) [clock-to-output]          0.151     0.930
out:z_out[18].outpad[0] (.output)                                0.976     1.907
data arrival time                                                          1.907

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                        -0.000
data arrival time                                                          1.907
--------------------------------------------------------------------------------
slack (MET)                                                                1.907


#Path 53
Startpoint: z_out[1].z[5] (RS_DSP_MULTADD_REGIN clocked by clk)
Endpoint  : out:z_out[24].outpad[0] (.output clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
z_out[1].clk[0] (RS_DSP_MULTADD_REGIN)                           0.779     0.779
z_out[1].z[5] (RS_DSP_MULTADD_REGIN) [clock-to-output]           0.151     0.930
out:z_out[24].outpad[0] (.output)                                1.034     1.964
data arrival time                                                          1.964

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                        -0.000
data arrival time                                                          1.964
--------------------------------------------------------------------------------
slack (MET)                                                                1.964


#Path 54
Startpoint: z_out[1].z[6] (RS_DSP_MULTADD_REGIN clocked by clk)
Endpoint  : out:z_out[25].outpad[0] (.output clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
z_out[1].clk[0] (RS_DSP_MULTADD_REGIN)                           0.779     0.779
z_out[1].z[6] (RS_DSP_MULTADD_REGIN) [clock-to-output]           0.151     0.930
out:z_out[25].outpad[0] (.output)                                1.034     1.964
data arrival time                                                          1.964

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                        -0.000
data arrival time                                                          1.964
--------------------------------------------------------------------------------
slack (MET)                                                                1.964


#Path 55
Startpoint: z_out[1].z[28] (RS_DSP_MULTADD_REGIN clocked by clk)
Endpoint  : out:z_out[9].outpad[0] (.output clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
z_out[1].clk[0] (RS_DSP_MULTADD_REGIN)                           0.779     0.779
z_out[1].z[28] (RS_DSP_MULTADD_REGIN) [clock-to-output]          0.151     0.930
out:z_out[9].outpad[0] (.output)                                 1.034     1.964
data arrival time                                                          1.964

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                        -0.000
data arrival time                                                          1.964
--------------------------------------------------------------------------------
slack (MET)                                                                1.964


#Path 56
Startpoint: z_out[1].z[8] (RS_DSP_MULTADD_REGIN clocked by clk)
Endpoint  : out:z_out[27].outpad[0] (.output clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
z_out[1].clk[0] (RS_DSP_MULTADD_REGIN)                           0.779     0.779
z_out[1].z[8] (RS_DSP_MULTADD_REGIN) [clock-to-output]           0.151     0.930
out:z_out[27].outpad[0] (.output)                                1.034     1.964
data arrival time                                                          1.964

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                        -0.000
data arrival time                                                          1.964
--------------------------------------------------------------------------------
slack (MET)                                                                1.964


#Path 57
Startpoint: z_out[1].z[35] (RS_DSP_MULTADD_REGIN clocked by clk)
Endpoint  : out:z_out[16].outpad[0] (.output clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
z_out[1].clk[0] (RS_DSP_MULTADD_REGIN)                           0.779     0.779
z_out[1].z[35] (RS_DSP_MULTADD_REGIN) [clock-to-output]          0.151     0.930
out:z_out[16].outpad[0] (.output)                                1.037     1.967
data arrival time                                                          1.967

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                        -0.000
data arrival time                                                          1.967
--------------------------------------------------------------------------------
slack (MET)                                                                1.967


#Path 58
Startpoint: z_out[1].z[25] (RS_DSP_MULTADD_REGIN clocked by clk)
Endpoint  : out:z_out[6].outpad[0] (.output clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
z_out[1].clk[0] (RS_DSP_MULTADD_REGIN)                           0.779     0.779
z_out[1].z[25] (RS_DSP_MULTADD_REGIN) [clock-to-output]          0.151     0.930
out:z_out[6].outpad[0] (.output)                                 1.037     1.967
data arrival time                                                          1.967

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                        -0.000
data arrival time                                                          1.967
--------------------------------------------------------------------------------
slack (MET)                                                                1.967


#Path 59
Startpoint: z_out[1].z[36] (RS_DSP_MULTADD_REGIN clocked by clk)
Endpoint  : out:z_out[17].outpad[0] (.output clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
z_out[1].clk[0] (RS_DSP_MULTADD_REGIN)                           0.779     0.779
z_out[1].z[36] (RS_DSP_MULTADD_REGIN) [clock-to-output]          0.151     0.930
out:z_out[17].outpad[0] (.output)                                1.037     1.967
data arrival time                                                          1.967

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                        -0.000
data arrival time                                                          1.967
--------------------------------------------------------------------------------
slack (MET)                                                                1.967


#Path 60
Startpoint: z_out[1].z[18] (RS_DSP_MULTADD_REGIN clocked by clk)
Endpoint  : out:z_out[37].outpad[0] (.output clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
z_out[1].clk[0] (RS_DSP_MULTADD_REGIN)                           0.779     0.779
z_out[1].z[18] (RS_DSP_MULTADD_REGIN) [clock-to-output]          0.151     0.930
out:z_out[37].outpad[0] (.output)                                1.037     1.967
data arrival time                                                          1.967

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                        -0.000
data arrival time                                                          1.967
--------------------------------------------------------------------------------
slack (MET)                                                                1.967


#Path 61
Startpoint: z_out[1].z[29] (RS_DSP_MULTADD_REGIN clocked by clk)
Endpoint  : out:z_out[10].outpad[0] (.output clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
z_out[1].clk[0] (RS_DSP_MULTADD_REGIN)                           0.779     0.779
z_out[1].z[29] (RS_DSP_MULTADD_REGIN) [clock-to-output]          0.151     0.930
out:z_out[10].outpad[0] (.output)                                1.037     1.967
data arrival time                                                          1.967

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                        -0.000
data arrival time                                                          1.967
--------------------------------------------------------------------------------
slack (MET)                                                                1.967


#Path 62
Startpoint: z_out[1].z[0] (RS_DSP_MULTADD_REGIN clocked by clk)
Endpoint  : out:z_out[19].outpad[0] (.output clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
z_out[1].clk[0] (RS_DSP_MULTADD_REGIN)                           0.779     0.779
z_out[1].z[0] (RS_DSP_MULTADD_REGIN) [clock-to-output]           0.151     0.930
out:z_out[19].outpad[0] (.output)                                1.092     2.022
data arrival time                                                          2.022

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                        -0.000
data arrival time                                                          2.022
--------------------------------------------------------------------------------
slack (MET)                                                                2.022


#Path 63
Startpoint: z_out[1].z[33] (RS_DSP_MULTADD_REGIN clocked by clk)
Endpoint  : out:z_out[14].outpad[0] (.output clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
z_out[1].clk[0] (RS_DSP_MULTADD_REGIN)                           0.779     0.779
z_out[1].z[33] (RS_DSP_MULTADD_REGIN) [clock-to-output]          0.151     0.930
out:z_out[14].outpad[0] (.output)                                1.092     2.022
data arrival time                                                          2.022

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                        -0.000
data arrival time                                                          2.022
--------------------------------------------------------------------------------
slack (MET)                                                                2.022


#Path 64
Startpoint: z_out[1].z[14] (RS_DSP_MULTADD_REGIN clocked by clk)
Endpoint  : out:z_out[33].outpad[0] (.output clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
z_out[1].clk[0] (RS_DSP_MULTADD_REGIN)                           0.779     0.779
z_out[1].z[14] (RS_DSP_MULTADD_REGIN) [clock-to-output]          0.151     0.930
out:z_out[33].outpad[0] (.output)                                1.095     2.025
data arrival time                                                          2.025

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                        -0.000
data arrival time                                                          2.025
--------------------------------------------------------------------------------
slack (MET)                                                                2.025


#Path 65
Startpoint: z_out[1].z[15] (RS_DSP_MULTADD_REGIN clocked by clk)
Endpoint  : out:z_out[34].outpad[0] (.output clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
z_out[1].clk[0] (RS_DSP_MULTADD_REGIN)                           0.779     0.779
z_out[1].z[15] (RS_DSP_MULTADD_REGIN) [clock-to-output]          0.151     0.930
out:z_out[34].outpad[0] (.output)                                1.095     2.025
data arrival time                                                          2.025

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                        -0.000
data arrival time                                                          2.025
--------------------------------------------------------------------------------
slack (MET)                                                                2.025


#Path 66
Startpoint: z_out[1].z[26] (RS_DSP_MULTADD_REGIN clocked by clk)
Endpoint  : out:z_out[7].outpad[0] (.output clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
z_out[1].clk[0] (RS_DSP_MULTADD_REGIN)                           0.779     0.779
z_out[1].z[26] (RS_DSP_MULTADD_REGIN) [clock-to-output]          0.151     0.930
out:z_out[7].outpad[0] (.output)                                 1.095     2.025
data arrival time                                                          2.025

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                        -0.000
data arrival time                                                          2.025
--------------------------------------------------------------------------------
slack (MET)                                                                2.025


#Path 67
Startpoint: z_out[1].z[23] (RS_DSP_MULTADD_REGIN clocked by clk)
Endpoint  : out:z_out[4].outpad[0] (.output clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
z_out[1].clk[0] (RS_DSP_MULTADD_REGIN)                           0.779     0.779
z_out[1].z[23] (RS_DSP_MULTADD_REGIN) [clock-to-output]          0.151     0.930
out:z_out[4].outpad[0] (.output)                                 1.095     2.025
data arrival time                                                          2.025

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                        -0.000
data arrival time                                                          2.025
--------------------------------------------------------------------------------
slack (MET)                                                                2.025


#Path 68
Startpoint: z_out[1].z[17] (RS_DSP_MULTADD_REGIN clocked by clk)
Endpoint  : out:z_out[36].outpad[0] (.output clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
z_out[1].clk[0] (RS_DSP_MULTADD_REGIN)                           0.779     0.779
z_out[1].z[17] (RS_DSP_MULTADD_REGIN) [clock-to-output]          0.151     0.930
out:z_out[36].outpad[0] (.output)                                1.095     2.025
data arrival time                                                          2.025

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                        -0.000
data arrival time                                                          2.025
--------------------------------------------------------------------------------
slack (MET)                                                                2.025


#Path 69
Startpoint: z_out[1].z[24] (RS_DSP_MULTADD_REGIN clocked by clk)
Endpoint  : out:z_out[5].outpad[0] (.output clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
z_out[1].clk[0] (RS_DSP_MULTADD_REGIN)                           0.779     0.779
z_out[1].z[24] (RS_DSP_MULTADD_REGIN) [clock-to-output]          0.151     0.930
out:z_out[5].outpad[0] (.output)                                 1.095     2.025
data arrival time                                                          2.025

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                        -0.000
data arrival time                                                          2.025
--------------------------------------------------------------------------------
slack (MET)                                                                2.025


#Path 70
Startpoint: z_out[1].z[30] (RS_DSP_MULTADD_REGIN clocked by clk)
Endpoint  : out:z_out[11].outpad[0] (.output clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
z_out[1].clk[0] (RS_DSP_MULTADD_REGIN)                           0.779     0.779
z_out[1].z[30] (RS_DSP_MULTADD_REGIN) [clock-to-output]          0.151     0.930
out:z_out[11].outpad[0] (.output)                                1.095     2.025
data arrival time                                                          2.025

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                        -0.000
data arrival time                                                          2.025
--------------------------------------------------------------------------------
slack (MET)                                                                2.025


#Path 71
Startpoint: z_out[1].z[21] (RS_DSP_MULTADD_REGIN clocked by clk)
Endpoint  : out:z_out[2].outpad[0] (.output clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
z_out[1].clk[0] (RS_DSP_MULTADD_REGIN)                           0.779     0.779
z_out[1].z[21] (RS_DSP_MULTADD_REGIN) [clock-to-output]          0.151     0.930
out:z_out[2].outpad[0] (.output)                                 1.095     2.025
data arrival time                                                          2.025

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                        -0.000
data arrival time                                                          2.025
--------------------------------------------------------------------------------
slack (MET)                                                                2.025


#Path 72
Startpoint: z_out[1].z[31] (RS_DSP_MULTADD_REGIN clocked by clk)
Endpoint  : out:z_out[12].outpad[0] (.output clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
z_out[1].clk[0] (RS_DSP_MULTADD_REGIN)                           0.779     0.779
z_out[1].z[31] (RS_DSP_MULTADD_REGIN) [clock-to-output]          0.151     0.930
out:z_out[12].outpad[0] (.output)                                1.153     2.083
data arrival time                                                          2.083

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                        -0.000
data arrival time                                                          2.083
--------------------------------------------------------------------------------
slack (MET)                                                                2.083


#Path 73
Startpoint: z_out[1].z[27] (RS_DSP_MULTADD_REGIN clocked by clk)
Endpoint  : out:z_out[8].outpad[0] (.output clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
z_out[1].clk[0] (RS_DSP_MULTADD_REGIN)                           0.779     0.779
z_out[1].z[27] (RS_DSP_MULTADD_REGIN) [clock-to-output]          0.151     0.930
out:z_out[8].outpad[0] (.output)                                 1.156     2.086
data arrival time                                                          2.086

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                        -0.000
data arrival time                                                          2.086
--------------------------------------------------------------------------------
slack (MET)                                                                2.086


#Path 74
Startpoint: z_out[1].z[22] (RS_DSP_MULTADD_REGIN clocked by clk)
Endpoint  : out:z_out[3].outpad[0] (.output clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
z_out[1].clk[0] (RS_DSP_MULTADD_REGIN)                           0.779     0.779
z_out[1].z[22] (RS_DSP_MULTADD_REGIN) [clock-to-output]          0.151     0.930
out:z_out[3].outpad[0] (.output)                                 1.156     2.086
data arrival time                                                          2.086

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                        -0.000
data arrival time                                                          2.086
--------------------------------------------------------------------------------
slack (MET)                                                                2.086


#Path 75
Startpoint: z_out[1].z[12] (RS_DSP_MULTADD_REGIN clocked by clk)
Endpoint  : out:z_out[31].outpad[0] (.output clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
z_out[1].clk[0] (RS_DSP_MULTADD_REGIN)                           0.779     0.779
z_out[1].z[12] (RS_DSP_MULTADD_REGIN) [clock-to-output]          0.151     0.930
out:z_out[31].outpad[0] (.output)                                1.156     2.086
data arrival time                                                          2.086

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                        -0.000
data arrival time                                                          2.086
--------------------------------------------------------------------------------
slack (MET)                                                                2.086


#Path 76
Startpoint: z_out[1].z[20] (RS_DSP_MULTADD_REGIN clocked by clk)
Endpoint  : out:z_out[1].outpad[0] (.output clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
z_out[1].clk[0] (RS_DSP_MULTADD_REGIN)                           0.779     0.779
z_out[1].z[20] (RS_DSP_MULTADD_REGIN) [clock-to-output]          0.151     0.930
out:z_out[1].outpad[0] (.output)                                 1.156     2.086
data arrival time                                                          2.086

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                        -0.000
data arrival time                                                          2.086
--------------------------------------------------------------------------------
slack (MET)                                                                2.086


#End of timing report
