# Copyright (C) 2017  Intel Corporation. All rights reserved.
# Your use of Intel Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Intel Program License 
# Subscription Agreement, the Intel Quartus Prime License Agreement,
# the Intel FPGA IP License Agreement, or other applicable license
# agreement, including, without limitation, that your use is for
# the sole purpose of programming logic devices manufactured by
# Intel and sold by Intel or its authorized distributors.  Please
# refer to the applicable agreement for further details.

# Quartus Prime Version 17.1.1 Internal Build 593 12/11/2017 SJ Standard Edition
# File: C:\Users\cviljim\Downloads\Proyecto2-master\asignaciones.csv
# Generated on: Tue Mar 28 08:48:19 2023

# Note: The column header names should not be changed if you wish to import this .csv file into the Quartus Prime software.

To,Direction,Location,I/O Bank,VREF Group,Fitter Location,I/O Standard,Reserved,Current Strength,Slew Rate,Differential Pair,Strict Preservation
B[7],Output,PIN_AF25,4,B4_N1,PIN_AB1,,,,,,
B[6],Output,PIN_AE21,4,B4_N1,PIN_U5,,,,,,
B[5],Output,PIN_AF24,4,B4_N1,PIN_U6,,,,,,
B[4],Output,PIN_AF15,4,B4_N2,PIN_AC2,,,,,,
B[3],Output,PIN_Y16,4,B4_N0,PIN_W1,,,,,,
B[2],Output,PIN_AD21,4,B4_N0,PIN_Y3,,,,,,
B[1],Output,PIN_AE16,4,B4_N2,PIN_Y4,,,,,,
B[0],Output,PIN_AD15,4,B4_N2,PIN_AB2,,,,,,
CLK,Input,PIN_Y2,2,B2_N0,PIN_J1,,,,,,
DEN,Output,PIN_AC19,4,B4_N0,PIN_U8,,,,,,
G[7],Output,PIN_AH25,4,B4_N1,PIN_AA6,,,,,,
G[6],Output,PIN_AD25,4,B4_N0,PIN_W4,,,,,,
G[5],Output,PIN_AG25,4,B4_N1,PIN_AE1,,,,,,
G[4],Output,PIN_AD22,4,B4_N0,PIN_AA5,,,,,,
G[3],Output,PIN_AF22,4,B4_N0,PIN_Y6,,,,,,
G[2],Output,PIN_AF21,4,B4_N1,PIN_V7,,,,,,
G[1],Output,PIN_AE22,4,B4_N0,PIN_V6,,,,,,
G[0],Output,PIN_AC22,4,B4_N0,PIN_W3,,,,,,
GREST,Output,PIN_AH26,4,B4_N0,PIN_AD14,,,,,,
HD,Output,PIN_AF16,4,B4_N2,PIN_AA4,,,,,,
NCLK,Output,PIN_AE15,4,B4_N2,PIN_AE5,,,,,,
R[7],Output,PIN_AF20,4,B4_N1,PIN_AC3,,,,,,
R[6],Output,PIN_AG23,4,B4_N1,PIN_AD1,,,,,,
R[5],Output,PIN_AE20,4,B4_N1,PIN_AD3,,,,,,
R[4],Output,PIN_AF26,4,B4_N1,PIN_AC1,,,,,,
R[3],Output,PIN_AH22,4,B4_N1,PIN_T8,,,,,,
R[2],Output,PIN_AE24,4,B4_N0,PIN_U7,,,,,,
R[1],Output,PIN_AG22,4,B4_N1,PIN_AB3,,,,,,
R[0],Output,PIN_AE25,4,B4_N1,PIN_AD2,,,,,,
RST_n,Input,PIN_M23,6,B6_N2,PIN_AH14,,,,,,
VD,Output,PIN_AD19,4,B4_N0,PIN_AA3,,,,,,
