vendor_name = ModelSim
source_file = 1, D:/FPGA/FPGA_shared/Verilog_Design/define.v
source_file = 1, D:/FPGA/FPGA_shared/Verilog_Design/Completed/Check uart 512 working/pll.v
source_file = 1, D:/FPGA/FPGA_shared/Verilog_Design/Test/ADR_maker/adr_maker.v
source_file = 1, D:/FPGA/FPGA_shared/Verilog_Design/Test/ADR_maker/define.v
source_file = 1, c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altpll.tdf
source_file = 1, c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/aglobal171.inc
source_file = 1, c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/stratix_pll.inc
source_file = 1, c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/stratixii_pll.inc
source_file = 1, c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/cycloneii_pll.inc
source_file = 1, c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, D:/FPGA/FPGA_shared/Verilog_Design/Test/ADR_maker/db/pll_altpll.v
design_name = ADR_maker
instance = comp, \dout[0]~output , dout[0]~output, ADR_maker, 1
instance = comp, \dout[1]~output , dout[1]~output, ADR_maker, 1
instance = comp, \dout[2]~output , dout[2]~output, ADR_maker, 1
instance = comp, \dout[3]~output , dout[3]~output, ADR_maker, 1
instance = comp, \dout[4]~output , dout[4]~output, ADR_maker, 1
instance = comp, \dout[5]~output , dout[5]~output, ADR_maker, 1
instance = comp, \dout[6]~output , dout[6]~output, ADR_maker, 1
instance = comp, \dout[7]~output , dout[7]~output, ADR_maker, 1
instance = comp, \dout[8]~output , dout[8]~output, ADR_maker, 1
instance = comp, \dout[9]~output , dout[9]~output, ADR_maker, 1
instance = comp, \dout[10]~output , dout[10]~output, ADR_maker, 1
instance = comp, \dout[11]~output , dout[11]~output, ADR_maker, 1
instance = comp, \dout[12]~output , dout[12]~output, ADR_maker, 1
instance = comp, \dout[13]~output , dout[13]~output, ADR_maker, 1
instance = comp, \dout[14]~output , dout[14]~output, ADR_maker, 1
instance = comp, \dout[15]~output , dout[15]~output, ADR_maker, 1
instance = comp, \dout[16]~output , dout[16]~output, ADR_maker, 1
instance = comp, \dout[17]~output , dout[17]~output, ADR_maker, 1
instance = comp, \QUAD_out[0]~output , QUAD_out[0]~output, ADR_maker, 1
instance = comp, \QUAD_out[1]~output , QUAD_out[1]~output, ADR_maker, 1
instance = comp, \QUAD_Z~output , QUAD_Z~output, ADR_maker, 1
instance = comp, \~ALTERA_DCLK~~obuf , ~ALTERA_DCLK~~obuf, ADR_maker, 1
instance = comp, \~ALTERA_nCEO~~obuf , ~ALTERA_nCEO~~obuf, ADR_maker, 1
instance = comp, \in_Clock~input , in_Clock~input, ADR_maker, 1
instance = comp, \mypll|altpll_component|auto_generated|pll1 , mypll|altpll_component|auto_generated|pll1, ADR_maker, 1
instance = comp, \mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl , mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl, ADR_maker, 1
instance = comp, \AWG[0]~input , AWG[0]~input, ADR_maker, 1
instance = comp, \TOG_inc~input , TOG_inc~input, ADR_maker, 1
instance = comp, \TOG~0 , TOG~0, ADR_maker, 1
instance = comp, \AWT[0]~input , AWT[0]~input, ADR_maker, 1
instance = comp, \Mux17~2 , Mux17~2, ADR_maker, 1
instance = comp, \SEL[2]~input , SEL[2]~input, ADR_maker, 1
instance = comp, \SEL[1]~input , SEL[1]~input, ADR_maker, 1
instance = comp, \Mux17~3 , Mux17~3, ADR_maker, 1
instance = comp, \SEL[0]~input , SEL[0]~input, ADR_maker, 1
instance = comp, \ARG[0]~input , ARG[0]~input, ADR_maker, 1
instance = comp, \ART[0]~input , ART[0]~input, ADR_maker, 1
instance = comp, \Mux17~0 , Mux17~0, ADR_maker, 1
instance = comp, \A[0]~input , A[0]~input, ADR_maker, 1
instance = comp, \Mux17~1 , Mux17~1, ADR_maker, 1
instance = comp, \Mux17~4 , Mux17~4, ADR_maker, 1
instance = comp, \dout[0]~reg0 , dout[0]~reg0, ADR_maker, 1
instance = comp, \A[1]~input , A[1]~input, ADR_maker, 1
instance = comp, \dout[1]~0 , dout[1]~0, ADR_maker, 1
instance = comp, \ARG[1]~input , ARG[1]~input, ADR_maker, 1
instance = comp, \Mux1~0 , Mux1~0, ADR_maker, 1
instance = comp, \AWG[1]~input , AWG[1]~input, ADR_maker, 1
instance = comp, \Mux16~0 , Mux16~0, ADR_maker, 1
instance = comp, \AWT[1]~input , AWT[1]~input, ADR_maker, 1
instance = comp, \Mux16~1 , Mux16~1, ADR_maker, 1
instance = comp, \ART[1]~input , ART[1]~input, ADR_maker, 1
instance = comp, \Mux16~2 , Mux16~2, ADR_maker, 1
instance = comp, \dout[1]~1 , dout[1]~1, ADR_maker, 1
instance = comp, \dout[1]~reg0 , dout[1]~reg0, ADR_maker, 1
instance = comp, \ARG[2]~input , ARG[2]~input, ADR_maker, 1
instance = comp, \AWT[2]~input , AWT[2]~input, ADR_maker, 1
instance = comp, \AWG[2]~input , AWG[2]~input, ADR_maker, 1
instance = comp, \Mux15~0 , Mux15~0, ADR_maker, 1
instance = comp, \A[2]~input , A[2]~input, ADR_maker, 1
instance = comp, \Mux15~1 , Mux15~1, ADR_maker, 1
instance = comp, \ART[2]~input , ART[2]~input, ADR_maker, 1
instance = comp, \Mux15~2 , Mux15~2, ADR_maker, 1
instance = comp, \dout[2]~reg0 , dout[2]~reg0, ADR_maker, 1
instance = comp, \AWT[3]~input , AWT[3]~input, ADR_maker, 1
instance = comp, \ARG[3]~input , ARG[3]~input, ADR_maker, 1
instance = comp, \AWG[3]~input , AWG[3]~input, ADR_maker, 1
instance = comp, \Mux14~0 , Mux14~0, ADR_maker, 1
instance = comp, \A[3]~input , A[3]~input, ADR_maker, 1
instance = comp, \Mux14~1 , Mux14~1, ADR_maker, 1
instance = comp, \ART[3]~input , ART[3]~input, ADR_maker, 1
instance = comp, \Mux14~2 , Mux14~2, ADR_maker, 1
instance = comp, \dout[3]~reg0 , dout[3]~reg0, ADR_maker, 1
instance = comp, \ART[4]~input , ART[4]~input, ADR_maker, 1
instance = comp, \AWG[4]~input , AWG[4]~input, ADR_maker, 1
instance = comp, \AWT[4]~input , AWT[4]~input, ADR_maker, 1
instance = comp, \Mux13~0 , Mux13~0, ADR_maker, 1
instance = comp, \A[4]~input , A[4]~input, ADR_maker, 1
instance = comp, \ARG[4]~input , ARG[4]~input, ADR_maker, 1
instance = comp, \Mux13~1 , Mux13~1, ADR_maker, 1
instance = comp, \Mux13~2 , Mux13~2, ADR_maker, 1
instance = comp, \dout[4]~reg0 , dout[4]~reg0, ADR_maker, 1
instance = comp, \ART[5]~input , ART[5]~input, ADR_maker, 1
instance = comp, \A[5]~input , A[5]~input, ADR_maker, 1
instance = comp, \AWT[5]~input , AWT[5]~input, ADR_maker, 1
instance = comp, \ARG[5]~input , ARG[5]~input, ADR_maker, 1
instance = comp, \AWG[5]~input , AWG[5]~input, ADR_maker, 1
instance = comp, \Mux12~0 , Mux12~0, ADR_maker, 1
instance = comp, \Mux12~1 , Mux12~1, ADR_maker, 1
instance = comp, \Mux12~2 , Mux12~2, ADR_maker, 1
instance = comp, \dout[5]~reg0 , dout[5]~reg0, ADR_maker, 1
instance = comp, \AWT[6]~input , AWT[6]~input, ADR_maker, 1
instance = comp, \AWG[6]~input , AWG[6]~input, ADR_maker, 1
instance = comp, \Mux11~0 , Mux11~0, ADR_maker, 1
instance = comp, \A[6]~input , A[6]~input, ADR_maker, 1
instance = comp, \ARG[6]~input , ARG[6]~input, ADR_maker, 1
instance = comp, \Mux11~1 , Mux11~1, ADR_maker, 1
instance = comp, \ART[6]~input , ART[6]~input, ADR_maker, 1
instance = comp, \Mux11~2 , Mux11~2, ADR_maker, 1
instance = comp, \dout[6]~reg0 , dout[6]~reg0, ADR_maker, 1
instance = comp, \AWT[7]~input , AWT[7]~input, ADR_maker, 1
instance = comp, \AWG[7]~input , AWG[7]~input, ADR_maker, 1
instance = comp, \ARG[7]~input , ARG[7]~input, ADR_maker, 1
instance = comp, \Mux10~0 , Mux10~0, ADR_maker, 1
instance = comp, \A[7]~input , A[7]~input, ADR_maker, 1
instance = comp, \Mux10~1 , Mux10~1, ADR_maker, 1
instance = comp, \ART[7]~input , ART[7]~input, ADR_maker, 1
instance = comp, \Mux10~2 , Mux10~2, ADR_maker, 1
instance = comp, \dout[7]~reg0 , dout[7]~reg0, ADR_maker, 1
instance = comp, \QUAD_inc~input , QUAD_inc~input, ADR_maker, 1
instance = comp, \QUAD_out[0]~0 , QUAD_out[0]~0, ADR_maker, 1
instance = comp, \QUAD_out[0]~reg0 , QUAD_out[0]~reg0, ADR_maker, 1
instance = comp, \dout[8]~2 , dout[8]~2, ADR_maker, 1
instance = comp, \Mux9~0 , Mux9~0, ADR_maker, 1
instance = comp, \dout[8]~3 , dout[8]~3, ADR_maker, 1
instance = comp, \dout[8]~reg0 , dout[8]~reg0, ADR_maker, 1
instance = comp, \Mux8~0 , Mux8~0, ADR_maker, 1
instance = comp, \Mux8~1 , Mux8~1, ADR_maker, 1
instance = comp, \dout[9]~reg0feeder , dout[9]~reg0feeder, ADR_maker, 1
instance = comp, \dout[9]~4 , dout[9]~4, ADR_maker, 1
instance = comp, \dout[9]~reg0 , dout[9]~reg0, ADR_maker, 1
instance = comp, \Mux7~0 , Mux7~0, ADR_maker, 1
instance = comp, \Mux7~1 , Mux7~1, ADR_maker, 1
instance = comp, \dout[10]~reg0feeder , dout[10]~reg0feeder, ADR_maker, 1
instance = comp, \dout[10]~reg0 , dout[10]~reg0, ADR_maker, 1
instance = comp, \Mux6~0 , Mux6~0, ADR_maker, 1
instance = comp, \Mux6~1 , Mux6~1, ADR_maker, 1
instance = comp, \dout[11]~reg0feeder , dout[11]~reg0feeder, ADR_maker, 1
instance = comp, \dout[11]~reg0 , dout[11]~reg0, ADR_maker, 1
instance = comp, \Mux5~0 , Mux5~0, ADR_maker, 1
instance = comp, \Mux5~1 , Mux5~1, ADR_maker, 1
instance = comp, \dout[12]~reg0feeder , dout[12]~reg0feeder, ADR_maker, 1
instance = comp, \dout[12]~reg0 , dout[12]~reg0, ADR_maker, 1
instance = comp, \Mux4~0 , Mux4~0, ADR_maker, 1
instance = comp, \Mux4~1 , Mux4~1, ADR_maker, 1
instance = comp, \dout[13]~reg0feeder , dout[13]~reg0feeder, ADR_maker, 1
instance = comp, \dout[13]~reg0 , dout[13]~reg0, ADR_maker, 1
instance = comp, \Mux3~0 , Mux3~0, ADR_maker, 1
instance = comp, \Mux3~1 , Mux3~1, ADR_maker, 1
instance = comp, \dout[14]~reg0feeder , dout[14]~reg0feeder, ADR_maker, 1
instance = comp, \dout[14]~reg0 , dout[14]~reg0, ADR_maker, 1
instance = comp, \Mux2~0 , Mux2~0, ADR_maker, 1
instance = comp, \Mux2~1 , Mux2~1, ADR_maker, 1
instance = comp, \dout[15]~reg0feeder , dout[15]~reg0feeder, ADR_maker, 1
instance = comp, \dout[15]~reg0 , dout[15]~reg0, ADR_maker, 1
instance = comp, \Mux1~1 , Mux1~1, ADR_maker, 1
instance = comp, \Mux1~2 , Mux1~2, ADR_maker, 1
instance = comp, \Mux1~3 , Mux1~3, ADR_maker, 1
instance = comp, \Mux1~4 , Mux1~4, ADR_maker, 1
instance = comp, \dout[16]~reg0 , dout[16]~reg0, ADR_maker, 1
instance = comp, \QUAD_out[1]~1 , QUAD_out[1]~1, ADR_maker, 1
instance = comp, \QUAD_out[1]~reg0 , QUAD_out[1]~reg0, ADR_maker, 1
instance = comp, \Mux0~0 , Mux0~0, ADR_maker, 1
instance = comp, \dout[17]~reg0 , dout[17]~reg0, ADR_maker, 1
instance = comp, \Equal0~0 , Equal0~0, ADR_maker, 1
instance = comp, \~ALTERA_ASDO_DATA1~~ibuf , ~ALTERA_ASDO_DATA1~~ibuf, ADR_maker, 1
instance = comp, \~ALTERA_FLASH_nCE_nCSO~~ibuf , ~ALTERA_FLASH_nCE_nCSO~~ibuf, ADR_maker, 1
instance = comp, \~ALTERA_DATA0~~ibuf , ~ALTERA_DATA0~~ibuf, ADR_maker, 1
