Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Sat Oct 22 09:14:11 2022
| Host         : DESKTOP-6LNBR6U running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file VGA_Controller_timing_summary_routed.rpt -pb VGA_Controller_timing_summary_routed.pb -rpx VGA_Controller_timing_summary_routed.rpx -warn_on_violation
| Design       : VGA_Controller
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  133         
DPIR-1     Warning           Asynchronous driver check    4           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (133)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1026)
5. checking no_input_delay (1)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (133)
--------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: freq_div/Q1_reg/Q (HIGH)

 There are 132 register/latch pins with no clock driven by root clock pin: freq_div/Q2_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1026)
---------------------------------------------------
 There are 1026 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      8.405        0.000                      0                    1        0.451        0.000                      0                    1        4.500        0.000                       0                     2  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         8.405        0.000                      0                    1        0.451        0.000                      0                    1        4.500        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        8.405ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.451ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.405ns  (required time - arrival time)
  Source:                 freq_div/Q1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            freq_div/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.589ns  (logic 0.580ns (36.502%)  route 1.009ns (63.498%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.565     5.086    freq_div/clk_IBUF_BUFG
    SLICE_X37Y46         FDRE                                         r  freq_div/Q1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  freq_div/Q1_reg/Q
                         net (fo=2, routed)           1.009     6.551    Q1
    SLICE_X37Y46         LUT1 (Prop_lut1_I0_O)        0.124     6.675 r  Q1_reg_i_1/O
                         net (fo=1, routed)           0.000     6.675    freq_div/lopt
    SLICE_X37Y46         FDRE                                         r  freq_div/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.445    14.786    freq_div/clk_IBUF_BUFG
    SLICE_X37Y46         FDRE                                         r  freq_div/Q1_reg/C
                         clock pessimism              0.300    15.086    
                         clock uncertainty           -0.035    15.051    
    SLICE_X37Y46         FDRE (Setup_fdre_C_D)        0.029    15.080    freq_div/Q1_reg
  -------------------------------------------------------------------
                         required time                         15.080    
                         arrival time                          -6.675    
  -------------------------------------------------------------------
                         slack                                  8.405    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.451ns  (arrival time - required time)
  Source:                 freq_div/Q1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            freq_div/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.542ns  (logic 0.186ns (34.320%)  route 0.356ns (65.680%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.563     1.446    freq_div/clk_IBUF_BUFG
    SLICE_X37Y46         FDRE                                         r  freq_div/Q1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 f  freq_div/Q1_reg/Q
                         net (fo=2, routed)           0.356     1.943    Q1
    SLICE_X37Y46         LUT1 (Prop_lut1_I0_O)        0.045     1.988 r  Q1_reg_i_1/O
                         net (fo=1, routed)           0.000     1.988    freq_div/lopt
    SLICE_X37Y46         FDRE                                         r  freq_div/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.832     1.959    freq_div/clk_IBUF_BUFG
    SLICE_X37Y46         FDRE                                         r  freq_div/Q1_reg/C
                         clock pessimism             -0.513     1.446    
    SLICE_X37Y46         FDRE (Hold_fdre_C_D)         0.091     1.537    freq_div/Q1_reg
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.988    
  -------------------------------------------------------------------
                         slack                                  0.451    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y46   freq_div/Q1_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y46   freq_div/Q1_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y46   freq_div/Q1_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y46   freq_div/Q1_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y46   freq_div/Q1_reg/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          1040 Endpoints
Min Delay          1040 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cnts/Q2_value_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[15]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.470ns  (logic 5.039ns (30.595%)  route 11.431ns (69.405%))
  Logic Levels:           5  (DSP48E1=1 FDCE=1 LUT2=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y36         FDCE                         0.000     0.000 r  cnts/Q2_value_reg[0]/C
    SLICE_X53Y36         FDCE (Prop_fdce_C_Q)         0.419     0.419 f  cnts/Q2_value_reg[0]/Q
                         net (fo=10, routed)          0.864     1.283    cnts/Q2_value_reg_n_0_[0]
    SLICE_X51Y37         LUT6 (Prop_lut6_I5_O)        0.299     1.582 f  cnts/H_V_index_i_18/O
                         net (fo=5, routed)           0.675     2.257    cnts/H_V_index_i_18_n_0
    SLICE_X51Y36         LUT5 (Prop_lut5_I3_O)        0.153     2.410 r  cnts/H_V_index_i_1/O
                         net (fo=20, routed)          1.608     4.018    V_counter_addressable[10]
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_A[19]_P[15])
                                                      4.044     8.062 r  H_V_index/P[15]
                         net (fo=21, routed)          1.012     9.074    cnts/P[15]
    SLICE_X54Y38         LUT2 (Prop_lut2_I0_O)        0.124     9.198 r  cnts/img_mem_i_4/O
                         net (fo=44, routed)          7.272    16.470    img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/addra[15]
    RAMB36_X0Y1          RAMB36E1                                     r  img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnts/Q2_value_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ENARDEN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.302ns  (logic 5.163ns (31.671%)  route 11.139ns (68.329%))
  Logic Levels:           6  (DSP48E1=1 FDCE=1 LUT2=1 LUT3=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y36         FDCE                         0.000     0.000 r  cnts/Q2_value_reg[0]/C
    SLICE_X53Y36         FDCE (Prop_fdce_C_Q)         0.419     0.419 f  cnts/Q2_value_reg[0]/Q
                         net (fo=10, routed)          0.864     1.283    cnts/Q2_value_reg_n_0_[0]
    SLICE_X51Y37         LUT6 (Prop_lut6_I5_O)        0.299     1.582 f  cnts/H_V_index_i_18/O
                         net (fo=5, routed)           0.675     2.257    cnts/H_V_index_i_18_n_0
    SLICE_X51Y36         LUT5 (Prop_lut5_I3_O)        0.153     2.410 r  cnts/H_V_index_i_1/O
                         net (fo=20, routed)          1.608     4.018    V_counter_addressable[10]
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_A[19]_P[18])
                                                      4.044     8.062 f  H_V_index/P[18]
                         net (fo=1, routed)           0.852     8.914    cnts/P[18]
    SLICE_X54Y39         LUT2 (Prop_lut2_I0_O)        0.124     9.038 f  cnts/img_mem_i_1/O
                         net (fo=28, routed)          1.797    10.835    img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_init.ram/addra[18]
    SLICE_X34Y42         LUT3 (Prop_lut3_I0_O)        0.124    10.959 r  img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_i_1__0/O
                         net (fo=6, routed)           5.343    16.302    img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/ENA
    RAMB36_X0Y18         RAMB36E1                                     r  img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ENARDEN
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnts/Q2_value_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[12]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.284ns  (logic 5.064ns (31.097%)  route 11.220ns (68.903%))
  Logic Levels:           5  (DSP48E1=1 FDCE=1 LUT2=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y36         FDCE                         0.000     0.000 r  cnts/Q2_value_reg[0]/C
    SLICE_X53Y36         FDCE (Prop_fdce_C_Q)         0.419     0.419 f  cnts/Q2_value_reg[0]/Q
                         net (fo=10, routed)          0.864     1.283    cnts/Q2_value_reg_n_0_[0]
    SLICE_X51Y37         LUT6 (Prop_lut6_I5_O)        0.299     1.582 f  cnts/H_V_index_i_18/O
                         net (fo=5, routed)           0.675     2.257    cnts/H_V_index_i_18_n_0
    SLICE_X51Y36         LUT5 (Prop_lut5_I3_O)        0.153     2.410 r  cnts/H_V_index_i_1/O
                         net (fo=20, routed)          1.608     4.018    V_counter_addressable[10]
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_A[19]_P[12])
                                                      4.044     8.062 r  H_V_index/P[12]
                         net (fo=1, routed)           0.793     8.855    cnts/P[12]
    SLICE_X54Y38         LUT2 (Prop_lut2_I0_O)        0.149     9.004 r  cnts/img_mem_i_7/O
                         net (fo=50, routed)          7.280    16.284    img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/addra[12]
    RAMB36_X0Y1          RAMB36E1                                     r  img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnts/Q2_value_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[6]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.166ns  (logic 5.061ns (31.307%)  route 11.105ns (68.693%))
  Logic Levels:           5  (DSP48E1=1 FDCE=1 LUT2=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y36         FDCE                         0.000     0.000 r  cnts/Q2_value_reg[0]/C
    SLICE_X53Y36         FDCE (Prop_fdce_C_Q)         0.419     0.419 f  cnts/Q2_value_reg[0]/Q
                         net (fo=10, routed)          0.864     1.283    cnts/Q2_value_reg_n_0_[0]
    SLICE_X51Y37         LUT6 (Prop_lut6_I5_O)        0.299     1.582 f  cnts/H_V_index_i_18/O
                         net (fo=5, routed)           0.675     2.257    cnts/H_V_index_i_18_n_0
    SLICE_X51Y36         LUT5 (Prop_lut5_I3_O)        0.153     2.410 r  cnts/H_V_index_i_1/O
                         net (fo=20, routed)          1.608     4.018    V_counter_addressable[10]
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_A[19]_P[6])
                                                      4.044     8.062 r  H_V_index/P[6]
                         net (fo=1, routed)           0.989     9.051    cnts/P[6]
    SLICE_X54Y36         LUT2 (Prop_lut2_I0_O)        0.146     9.197 r  cnts/img_mem_i_13/O
                         net (fo=49, routed)          6.969    16.166    img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/addra[6]
    RAMB36_X0Y1          RAMB36E1                                     r  img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnts/Q2_value_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[15]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.128ns  (logic 5.039ns (31.245%)  route 11.089ns (68.755%))
  Logic Levels:           5  (DSP48E1=1 FDCE=1 LUT2=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y36         FDCE                         0.000     0.000 r  cnts/Q2_value_reg[0]/C
    SLICE_X53Y36         FDCE (Prop_fdce_C_Q)         0.419     0.419 f  cnts/Q2_value_reg[0]/Q
                         net (fo=10, routed)          0.864     1.283    cnts/Q2_value_reg_n_0_[0]
    SLICE_X51Y37         LUT6 (Prop_lut6_I5_O)        0.299     1.582 f  cnts/H_V_index_i_18/O
                         net (fo=5, routed)           0.675     2.257    cnts/H_V_index_i_18_n_0
    SLICE_X51Y36         LUT5 (Prop_lut5_I3_O)        0.153     2.410 r  cnts/H_V_index_i_1/O
                         net (fo=20, routed)          1.608     4.018    V_counter_addressable[10]
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_A[19]_P[15])
                                                      4.044     8.062 r  H_V_index/P[15]
                         net (fo=21, routed)          1.012     9.074    cnts/P[15]
    SLICE_X54Y38         LUT2 (Prop_lut2_I0_O)        0.124     9.198 r  cnts/img_mem_i_4/O
                         net (fo=44, routed)          6.930    16.128    img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/addra[15]
    RAMB36_X0Y2          RAMB36E1                                     r  img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnts/Q2_value_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[15]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.974ns  (logic 5.039ns (31.544%)  route 10.935ns (68.456%))
  Logic Levels:           5  (DSP48E1=1 FDCE=1 LUT2=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y36         FDCE                         0.000     0.000 r  cnts/Q2_value_reg[0]/C
    SLICE_X53Y36         FDCE (Prop_fdce_C_Q)         0.419     0.419 f  cnts/Q2_value_reg[0]/Q
                         net (fo=10, routed)          0.864     1.283    cnts/Q2_value_reg_n_0_[0]
    SLICE_X51Y37         LUT6 (Prop_lut6_I5_O)        0.299     1.582 f  cnts/H_V_index_i_18/O
                         net (fo=5, routed)           0.675     2.257    cnts/H_V_index_i_18_n_0
    SLICE_X51Y36         LUT5 (Prop_lut5_I3_O)        0.153     2.410 r  cnts/H_V_index_i_1/O
                         net (fo=20, routed)          1.608     4.018    V_counter_addressable[10]
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_A[19]_P[15])
                                                      4.044     8.062 r  H_V_index/P[15]
                         net (fo=21, routed)          1.012     9.074    cnts/P[15]
    SLICE_X54Y38         LUT2 (Prop_lut2_I0_O)        0.124     9.198 r  cnts/img_mem_i_4/O
                         net (fo=44, routed)          6.777    15.974    img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/addra[15]
    RAMB36_X0Y3          RAMB36E1                                     r  img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnts/Q2_value_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[12]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.946ns  (logic 5.064ns (31.756%)  route 10.882ns (68.244%))
  Logic Levels:           5  (DSP48E1=1 FDCE=1 LUT2=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y36         FDCE                         0.000     0.000 r  cnts/Q2_value_reg[0]/C
    SLICE_X53Y36         FDCE (Prop_fdce_C_Q)         0.419     0.419 f  cnts/Q2_value_reg[0]/Q
                         net (fo=10, routed)          0.864     1.283    cnts/Q2_value_reg_n_0_[0]
    SLICE_X51Y37         LUT6 (Prop_lut6_I5_O)        0.299     1.582 f  cnts/H_V_index_i_18/O
                         net (fo=5, routed)           0.675     2.257    cnts/H_V_index_i_18_n_0
    SLICE_X51Y36         LUT5 (Prop_lut5_I3_O)        0.153     2.410 r  cnts/H_V_index_i_1/O
                         net (fo=20, routed)          1.608     4.018    V_counter_addressable[10]
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_A[19]_P[12])
                                                      4.044     8.062 r  H_V_index/P[12]
                         net (fo=1, routed)           0.793     8.855    cnts/P[12]
    SLICE_X54Y38         LUT2 (Prop_lut2_I0_O)        0.149     9.004 r  cnts/img_mem_i_7/O
                         net (fo=50, routed)          6.942    15.946    img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/addra[12]
    RAMB36_X0Y2          RAMB36E1                                     r  img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnts/Q2_value_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[6]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.828ns  (logic 5.061ns (31.976%)  route 10.767ns (68.024%))
  Logic Levels:           5  (DSP48E1=1 FDCE=1 LUT2=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y36         FDCE                         0.000     0.000 r  cnts/Q2_value_reg[0]/C
    SLICE_X53Y36         FDCE (Prop_fdce_C_Q)         0.419     0.419 f  cnts/Q2_value_reg[0]/Q
                         net (fo=10, routed)          0.864     1.283    cnts/Q2_value_reg_n_0_[0]
    SLICE_X51Y37         LUT6 (Prop_lut6_I5_O)        0.299     1.582 f  cnts/H_V_index_i_18/O
                         net (fo=5, routed)           0.675     2.257    cnts/H_V_index_i_18_n_0
    SLICE_X51Y36         LUT5 (Prop_lut5_I3_O)        0.153     2.410 r  cnts/H_V_index_i_1/O
                         net (fo=20, routed)          1.608     4.018    V_counter_addressable[10]
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_A[19]_P[6])
                                                      4.044     8.062 r  H_V_index/P[6]
                         net (fo=1, routed)           0.989     9.051    cnts/P[6]
    SLICE_X54Y36         LUT2 (Prop_lut2_I0_O)        0.146     9.197 r  cnts/img_mem_i_13/O
                         net (fo=49, routed)          6.631    15.828    img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/addra[6]
    RAMB36_X0Y2          RAMB36E1                                     r  img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnts/Q2_value_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ENARDEN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.814ns  (logic 5.163ns (32.648%)  route 10.651ns (67.352%))
  Logic Levels:           6  (DSP48E1=1 FDCE=1 LUT2=1 LUT3=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y36         FDCE                         0.000     0.000 r  cnts/Q2_value_reg[0]/C
    SLICE_X53Y36         FDCE (Prop_fdce_C_Q)         0.419     0.419 f  cnts/Q2_value_reg[0]/Q
                         net (fo=10, routed)          0.864     1.283    cnts/Q2_value_reg_n_0_[0]
    SLICE_X51Y37         LUT6 (Prop_lut6_I5_O)        0.299     1.582 f  cnts/H_V_index_i_18/O
                         net (fo=5, routed)           0.675     2.257    cnts/H_V_index_i_18_n_0
    SLICE_X51Y36         LUT5 (Prop_lut5_I3_O)        0.153     2.410 r  cnts/H_V_index_i_1/O
                         net (fo=20, routed)          1.608     4.018    V_counter_addressable[10]
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_A[19]_P[18])
                                                      4.044     8.062 f  H_V_index/P[18]
                         net (fo=1, routed)           0.852     8.914    cnts/P[18]
    SLICE_X54Y39         LUT2 (Prop_lut2_I0_O)        0.124     9.038 f  cnts/img_mem_i_1/O
                         net (fo=28, routed)          1.797    10.835    img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_init.ram/addra[18]
    SLICE_X34Y42         LUT3 (Prop_lut3_I0_O)        0.124    10.959 r  img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_i_1__0/O
                         net (fo=6, routed)           4.855    15.814    img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/ENA
    RAMB36_X0Y16         RAMB36E1                                     r  img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ENARDEN
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            RED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.739ns  (logic 5.451ns (34.638%)  route 10.287ns (65.362%))
  Logic Levels:           7  (LUT6=4 OBUF=1 RAMB36E1=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y17         RAMB36E1                     0.000     0.000 r  img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
    RAMB36_X0Y17         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      1.028     1.028 r  img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CASCADEOUTA
                         net (fo=1, routed)           0.065     1.093    img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/cascadelata_tmp
    RAMB36_X0Y18         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     1.518 r  img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DOADO[0]
                         net (fo=1, routed)           2.418     3.937    img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_1[0]
    SLICE_X8Y46          LUT6 (Prop_lut6_I0_O)        0.124     4.061 r  img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_2/O
                         net (fo=1, routed)           1.972     6.033    img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_2_n_0
    SLICE_X48Y46         LUT6 (Prop_lut6_I5_O)        0.124     6.157 r  img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0/O
                         net (fo=1, routed)           0.886     7.043    douta[2]
    SLICE_X44Y45         LUT6 (Prop_lut6_I5_O)        0.124     7.167 r  RED_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.279     7.446    cnts/BLUE[0]
    SLICE_X44Y45         LUT6 (Prop_lut6_I2_O)        0.124     7.570 r  cnts/RED_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          4.666    12.236    BLUE_OBUF[0]
    N19                  OBUF (Prop_obuf_I_O)         3.502    15.739 r  RED_OBUF[3]_inst/O
                         net (fo=0)                   0.000    15.739    RED[3]
    N19                                                               r  RED[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y47         FDRE                         0.000     0.000 r  img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
    SLICE_X46Y47         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=1, routed)           0.112     0.276    img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[1]
    SLICE_X46Y47         FDRE                                         r  img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y47         FDRE                         0.000     0.000 r  img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
    SLICE_X46Y47         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=1, routed)           0.116     0.280    img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X46Y47         FDRE                                         r  img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.343ns  (logic 0.141ns (41.103%)  route 0.202ns (58.897%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y50         FDRE                         0.000     0.000 r  img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
    SLICE_X48Y50         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=5, routed)           0.202     0.343    img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X48Y47         FDRE                                         r  img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnts/TC_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            cnts/Q2_value_reg[25]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.346ns  (logic 0.148ns (42.721%)  route 0.198ns (57.279%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y40         FDCE                         0.000     0.000 r  cnts/TC_reg/C
    SLICE_X54Y40         FDCE (Prop_fdce_C_Q)         0.148     0.148 r  cnts/TC_reg/Q
                         net (fo=32, routed)          0.198     0.346    cnts/TC
    SLICE_X53Y41         FDCE                                         r  cnts/Q2_value_reg[25]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnts/TC_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            cnts/Q2_value_reg[26]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.346ns  (logic 0.148ns (42.721%)  route 0.198ns (57.279%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y40         FDCE                         0.000     0.000 r  cnts/TC_reg/C
    SLICE_X54Y40         FDCE (Prop_fdce_C_Q)         0.148     0.148 r  cnts/TC_reg/Q
                         net (fo=32, routed)          0.198     0.346    cnts/TC
    SLICE_X53Y41         FDCE                                         r  cnts/Q2_value_reg[26]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnts/TC_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            cnts/Q2_value_reg[28]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.346ns  (logic 0.148ns (42.721%)  route 0.198ns (57.279%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y40         FDCE                         0.000     0.000 r  cnts/TC_reg/C
    SLICE_X54Y40         FDCE (Prop_fdce_C_Q)         0.148     0.148 r  cnts/TC_reg/Q
                         net (fo=32, routed)          0.198     0.346    cnts/TC
    SLICE_X53Y41         FDCE                                         r  cnts/Q2_value_reg[28]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnts/TC_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            cnts/Q2_value_reg[22]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.358ns  (logic 0.148ns (41.339%)  route 0.210ns (58.661%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y40         FDCE                         0.000     0.000 r  cnts/TC_reg/C
    SLICE_X54Y40         FDCE (Prop_fdce_C_Q)         0.148     0.148 r  cnts/TC_reg/Q
                         net (fo=32, routed)          0.210     0.358    cnts/TC
    SLICE_X53Y40         FDCE                                         r  cnts/Q2_value_reg[22]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnts/TC_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            cnts/Q2_value_reg[23]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.358ns  (logic 0.148ns (41.339%)  route 0.210ns (58.661%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y40         FDCE                         0.000     0.000 r  cnts/TC_reg/C
    SLICE_X54Y40         FDCE (Prop_fdce_C_Q)         0.148     0.148 r  cnts/TC_reg/Q
                         net (fo=32, routed)          0.210     0.358    cnts/TC
    SLICE_X53Y40         FDCE                                         r  cnts/Q2_value_reg[23]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnts/TC_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            cnts/Q2_value_reg[24]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.358ns  (logic 0.148ns (41.339%)  route 0.210ns (58.661%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y40         FDCE                         0.000     0.000 r  cnts/TC_reg/C
    SLICE_X54Y40         FDCE (Prop_fdce_C_Q)         0.148     0.148 r  cnts/TC_reg/Q
                         net (fo=32, routed)          0.210     0.358    cnts/TC
    SLICE_X53Y40         FDCE                                         r  cnts/Q2_value_reg[24]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnts/TC_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            cnts/Q2_value_reg[27]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.358ns  (logic 0.148ns (41.339%)  route 0.210ns (58.661%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y40         FDCE                         0.000     0.000 r  cnts/TC_reg/C
    SLICE_X54Y40         FDCE (Prop_fdce_C_Q)         0.148     0.148 r  cnts/TC_reg/Q
                         net (fo=32, routed)          0.210     0.358    cnts/TC
    SLICE_X53Y40         FDCE                                         r  cnts/Q2_value_reg[27]/CE
  -------------------------------------------------------------------    -------------------





