<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.6"/>
<title>Spresense NuttX SDK: nuttx/drivers/contactless/mfrc522.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">Spresense NuttX SDK
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.6 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>File&#160;Members</span></a></li>
    </ul>
  </div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Classes</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Namespaces</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&#160;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&#160;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(9)"><span class="SelectionMark">&#160;</span>Macros</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(10)"><span class="SelectionMark">&#160;</span>Groups</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(11)"><span class="SelectionMark">&#160;</span>Pages</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_a087eb8c8217e7f024fc12aaad1b9d3e.html">nuttx</a></li><li class="navelem"><a class="el" href="dir_2f464a8277b0aee79ba7c81b8d7401bc.html">drivers</a></li><li class="navelem"><a class="el" href="dir_5493a0d610485d6dbc14812dd6dec8af.html">contactless</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">mfrc522.h</div>  </div>
</div><!--header-->
<div class="contents">
<div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/****************************************************************************</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * drivers/contactless/mfrc522.h</span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> *   Copyright(C) 2016 Uniquix Ltda. All rights reserved.</span></div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> *   Authors: Alan Carvalho de Assis &lt;acassis@gmail.com&gt;</span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> * Redistribution and use in source and binary forms, with or without</span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> * modification, are permitted provided that the following conditions</span></div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> * are met:</span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> * 1. Redistributions of source code must retain the above copyright</span></div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> *    notice, this list of conditions and the following disclaimer.</span></div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> * 2. Redistributions in binary form must reproduce the above copyright</span></div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> *    notice, this list of conditions and the following disclaimer in</span></div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> *    the documentation and/or other materials provided with the</span></div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> *    distribution.</span></div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> * 3. Neither the name NuttX nor the names of its contributors may be</span></div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> *    used to endorse or promote products derived from this software</span></div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> *    without specific prior written permission.</span></div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS</span></div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> * &quot;AS IS&quot; AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT</span></div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS</span></div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> * FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE</span></div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> * COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT,</span></div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES(INCLUDING,</span></div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"> * BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS</span></div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"> * OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED</span></div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment"> * AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT</span></div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment"> * LIABILITY, OR TORT(INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN</span></div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment"> * ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE</span></div>
<div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment"> * POSSIBILITY OF SUCH DAMAGE.</span></div>
<div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment"> ****************************************************************************/</span></div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;</div>
<div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="preprocessor">#ifndef __DRIVERS_CONTACTLESS_MFRC522_H</span></div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define __DRIVERS_CONTACTLESS_MFRC522_H 1</span></div>
<div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="comment">/****************************************************************************</span></div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="comment"> * Included Files</span></div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="comment"> ****************************************************************************/</span></div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;</div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="preprocessor">#include &lt;nuttx/config.h&gt;</span></div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;</div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="preprocessor">#include &lt;stdint.h&gt;</span></div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;</div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="preprocessor">#include &lt;nuttx/spi/spi.h&gt;</span></div>
<div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="preprocessor">#include &lt;nuttx/wqueue.h&gt;</span></div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;</div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="comment">/****************************************************************************</span></div>
<div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="comment"> * Pre-Processor Definitions</span></div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="comment"> ****************************************************************************/</span></div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;</div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="comment">/* The commands used by the PCD to manage communication with several PICCs</span></div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="comment"> * (ISO 14443-3, Type A, section 6.4)</span></div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;</div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="preprocessor">#define PICC_CMD_REQA    0x26 </span><span class="comment">/* REQuest command, Type A */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PICC_CMD_WUPA    0x52 </span><span class="comment">/* Wake-UP command, Type A */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PICC_CMD_CT      0x88 </span><span class="comment">/* Cascade Tag, used during anti collision. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PICC_CMD_SEL_CL1 0x93 </span><span class="comment">/* Anti collision/Select, Cascade Level 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PICC_CMD_SEL_CL2 0x95 </span><span class="comment">/* Anti collision/Select, Cascade Level 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PICC_CMD_SEL_CL3 0x97 </span><span class="comment">/* Anti collision/Select, Cascade Level 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PICC_CMD_HLTA    0x50 </span><span class="comment">/* HaLT command, Type A */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="comment">/* The commands used for MIFARE Classic</span></div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="comment"> * (from http://www.mouser.com/ds/2/302/MF1S503x-89574.pdf, Section 9)</span></div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="comment"> * Use PCD_MFAuthent to authenticate access to a sector, then use these</span></div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="comment"> * commands to read/write/modify the blocks on the sector.</span></div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="comment"> * The read/write commands can also be used for MIFARE Ultralight.</span></div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;</div>
<div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="preprocessor">#define PICC_CMD_MF_AUTH_KEY_A  0x60 </span><span class="comment">/* Perform authentication with Key A */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PICC_CMD_MF_AUTH_KEY_B  0x61 </span><span class="comment">/* Perform authentication with Key B */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PICC_CMD_MF_READ        0x30 </span><span class="comment">/* Reads one 16 byte block from auth sector */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PICC_CMD_MF_WRITE       0xA0 </span><span class="comment">/* Writes one 16 byte block to auth senctor */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PICC_CMD_MF_DECREMENT   0xC0 </span><span class="comment">/* Decrements contents of a block */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PICC_CMD_MF_INCREMENT   0xC1 </span><span class="comment">/* Increments contents of a block  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PICC_CMD_MF_RESTORE     0xC2 </span><span class="comment">/* Reads the contents of a block */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PICC_CMD_MF_TRANSFER    0xB0 </span><span class="comment">/* Writes the contents of a block */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="comment">/* The commands used for MIFARE Ultralight</span></div>
<div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="comment"> * (from http://www.nxp.com/documents/data_sheet/MF0ICU1.pdf, Section 8.6)</span></div>
<div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="comment"> * The PICC_CMD_MF_READ/_MF_WRITE can also be used for MIFARE Ultralight.</span></div>
<div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;</div>
<div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="preprocessor">#define PICC_CMD_UL_WRITE       0xA2 </span><span class="comment">/* Writes one 4 byte page to the PICC. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="comment">/* MFRC522 Registers */</span></div>
<div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;</div>
<div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="comment">/* NOTE: All SPI addresses are shifted one bit left in the SPI address byte</span></div>
<div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="comment"> * See section 8.1.2.3 from MFRC522 datasheet</span></div>
<div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;</div>
<div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="comment">/* Page 0: Commands and status */</span></div>
<div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;                                             <span class="comment">/* 0x00 - reserved for future use */</span></div>
<div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="preprocessor">#define MFRC522_COMMAND_REG      (0x01 &lt;&lt; 1) </span><span class="comment">/* starts/stops command execution */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MFRC522_COM_IEN_REG      (0x02 &lt;&lt; 1) </span><span class="comment">/* dis/enable int. req. ctrl bits */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MFRC522_DIV_IEN_REG      (0x03 &lt;&lt; 1) </span><span class="comment">/* dis/enable int. req. ctrl bits */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MFRC522_COM_IRQ_REG      (0x04 &lt;&lt; 1) </span><span class="comment">/* interrupt request bits */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MFRC522_DIV_IRQ_REG      (0x05 &lt;&lt; 1) </span><span class="comment">/* interrupt request bits */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MFRC522_ERROR_REG        (0x06 &lt;&lt; 1) </span><span class="comment">/* error bits status of last cmd */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MFRC522_STATUS1_REG      (0x07 &lt;&lt; 1) </span><span class="comment">/* communication status bits */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MFRC522_STATUS2_REG      (0x08 &lt;&lt; 1) </span><span class="comment">/* rcvr and transmitter status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MFRC522_FIFO_DATA_REG    (0x09 &lt;&lt; 1) </span><span class="comment">/* input/output of FIFO buffer */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MFRC522_FIFO_LEVEL_REG   (0x0A &lt;&lt; 1) </span><span class="comment">/* number of bytes stored in the FIFO */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MFRC522_WATER_LEVEL_REG  (0x0B &lt;&lt; 1) </span><span class="comment">/* level for FIFO under/overflow */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MFRC522_CONTROL_REG      (0x0C &lt;&lt; 1) </span><span class="comment">/* miscellaneos control register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MFRC522_BIT_FRAMING_REG  (0x0D &lt;&lt; 1) </span><span class="comment">/* adjustments for bit-oriented frames */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MFRC522_COLL_REG         (0x0E &lt;&lt; 1) </span><span class="comment">/* bit position of first bit-collision detected */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="preprocessor"></span>                                             <span class="comment">/* 0x0F - reserved for future use */</span></div>
<div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="comment">/* Page 1: Commands */</span></div>
<div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;                                             <span class="comment">/* 0x10 - reserved for future use */</span></div>
<div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="preprocessor">#define MFRC522_MODE_REG         (0x11 &lt;&lt; 1) </span><span class="comment">/* defines general modes for transmit/receive */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MFRC522_TX_MODE_REG      (0x12 &lt;&lt; 1) </span><span class="comment">/* defines transmission data rate and framing */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MFRC522_RX_MODE_REG      (0x13 &lt;&lt; 1) </span><span class="comment">/* defines reception data rate and framing */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MFRC522_TX_CTRL_REG      (0x14 &lt;&lt; 1) </span><span class="comment">/* controls antenna driver pins TX1 and TX2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MFRC522_TX_ASK_REG       (0x15 &lt;&lt; 1) </span><span class="comment">/* controls the setting of transmission modulation */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MFRC522_TX_SEL_REG       (0x16 &lt;&lt; 1) </span><span class="comment">/* selects the internal sources for antenna driver */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MFRC522_RX_SEL_REG       (0x17 &lt;&lt; 1) </span><span class="comment">/* selects the internal receiver settings */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MFRC522_RX_THLD_REG      (0x18 &lt;&lt; 1) </span><span class="comment">/* selects the thresholds for bit decoder */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MFRC522_DEMOD_REG        (0x19 &lt;&lt; 1) </span><span class="comment">/* defines demodulator settings */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="preprocessor"></span>                                             <span class="comment">/* 0x1A - reserved for future use */</span></div>
<div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;                                             <span class="comment">/* 0x1B - reserved for future use */</span></div>
<div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;<span class="preprocessor">#define MFRC522_MF_TX_REG        (0x1C &lt;&lt; 1) </span><span class="comment">/* controls some MIFARE comm tx param */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MFRC522_MF_RX_REG        (0x1D &lt;&lt; 1) </span><span class="comment">/* controls some MIFARE comm rx param */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<span class="preprocessor"></span>                                             <span class="comment">/* 0x1E - reserved for future use */</span></div>
<div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;<span class="preprocessor">#define MFRC522_SERIAL_SPD_REG   (0x1F &lt;&lt; 1) </span><span class="comment">/* selects the speed of the serial UART */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="comment">/* Page 2: Configuration */</span></div>
<div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;                                             <span class="comment">/* 0x20 - reserved for future use */</span></div>
<div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="preprocessor">#define MFRC522_CRC_RESULT_REGH  (0x21 &lt;&lt; 1) </span><span class="comment">/* shows the MSB values of CRC calc. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MFRC522_CRC_RESULT_REGL  (0x22 &lt;&lt; 1) </span><span class="comment">/* shows the LSB values of CRC calc. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="preprocessor"></span>                                             <span class="comment">/* 0x23 - reserved for future use */</span></div>
<div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="preprocessor">#define MFRC522_MOD_WIDTH_REG    (0x24 &lt;&lt; 1) </span><span class="comment">/* controls the ModWidth setting */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="preprocessor"></span>                                             <span class="comment">/* 0x25 - reserved for future use */</span></div>
<div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;<span class="preprocessor">#define MFRC522_RF_CFG_REG       (0x26 &lt;&lt; 1) </span><span class="comment">/* configures the receiver gain */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MFRC522_GSN_REG          (0x27 &lt;&lt; 1) </span><span class="comment">/* selects the conductance of n-driver TX1/2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MFRC522_CW_GSP_REG       (0x28 &lt;&lt; 1) </span><span class="comment">/* defines the conductance of p-driver during no modulation */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MFRC522_MOD_GSP_REG      (0x29 &lt;&lt; 1) </span><span class="comment">/* defines the conductance of p-driver during modulation */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MFRC522_TMODE_REG        (0x2A &lt;&lt; 1) </span><span class="comment">/* defines settings for the internal timer */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MFRC522_TPRESCALER_REG   (0x2B &lt;&lt; 1) </span><span class="comment">/* the lower 8 bits of TPrescaler value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MFRC522_TRELOAD_REGH     (0x2C &lt;&lt; 1) </span><span class="comment">/* defines the 16-bit timer reload value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MFRC522_TRELOAD_REGL     (0x2D &lt;&lt; 1) </span><span class="comment">/* defines the 16-bit timer reload value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MFRC522_TCOUNT_VAL_REGH  (0x2E &lt;&lt; 1) </span><span class="comment">/* shows the 16-bit timer value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MFRC522_TCOUNT_VAL_REGL  (0x2F &lt;&lt; 1) </span><span class="comment">/* shows the 16-bit timer value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="comment">/* Page 3: Test Registers */</span></div>
<div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;                                             <span class="comment">/* 0x30 - reserved for future use */</span></div>
<div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;<span class="preprocessor">#define MFRC522_TEST_SEL1_REG    (0x31 &lt;&lt; 1) </span><span class="comment">/* general test signal configuration */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MFRC522_TEST_SEL2_REG    (0x32 &lt;&lt; 1) </span><span class="comment">/* general test signal configuration */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MFRC522_TEST_PIN_EN_REG  (0x33 &lt;&lt; 1) </span><span class="comment">/* enables pin output driver on pins D1 to D7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MFRC522_TEST_PIN_VAL_REG (0x34 &lt;&lt; 1) </span><span class="comment">/* defines the values to D1 to D7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MFRC522_TEST_BUS_REG     (0x35 &lt;&lt; 1) </span><span class="comment">/* shows the status of the internal test bus */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MFRC522_AUTOTEST_REG     (0x36 &lt;&lt; 1) </span><span class="comment">/* controls the digital self test */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MFRC522_VERSION_REG      (0x37 &lt;&lt; 1) </span><span class="comment">/* shows the software version */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MFRC522_ANALOG_TEST_REG  (0x38 &lt;&lt; 1) </span><span class="comment">/* controls the pins AUX1 and AUX2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MFRC522_TEST_DAC1_REG    (0x39 &lt;&lt; 1) </span><span class="comment">/* defines the test value for TestDAC1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MFRC522_TEST_DAC2_REG    (0x3A &lt;&lt; 1) </span><span class="comment">/* defines the test value for TestDAC2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MFRC522_TEST_ADC_REG     (0x3B &lt;&lt; 1) </span><span class="comment">/* show the value of ADC I and Q channels */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;<span class="comment">/* Section 9.3.1.2: MFRC522 Command Register */</span></div>
<div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;</div>
<div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;<span class="preprocessor">#define MFRC522_CMD_MASK           0x0F</span></div>
<div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MFRC522_IDLE_CMD         0x00 </span><span class="comment">/* no action, cancels current command execution */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MFRC522_MEM_CMD          0x01 </span><span class="comment">/* stores 25 bytes into the internal buffer */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MFRC522_GEN_RND_ID_CMD   0x02 </span><span class="comment">/* generates a 10-bytes random ID number */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MFRC522_CALC_CRC_CMD     0x03 </span><span class="comment">/* activates the CRC coprocessor or self test */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MFRC522_TRANSMIT_CMD     0x04 </span><span class="comment">/* transmits data from the FIFO buffer */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MFRC522_NO_CHANGE_CMD    0x07 </span><span class="comment">/* no command change, used to modify CommandReg */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MFRC522_RECEIVE_CMD      0x08 </span><span class="comment">/* activates the receiver circuits */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MFRC522_TRANSCV_CMD      0x0C </span><span class="comment">/* transmits data from FIFO and receive automatically */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MFRC522_MF_AUTH_CMD      0x0E </span><span class="comment">/* performs the MIFARE stand authentication as a reader */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MFRC522_SOFTRST_CMD      0x0F </span><span class="comment">/* resets the MFRC522 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MFRC522_POWER_DOWN         (1 &lt;&lt; 4) </span><span class="comment">/* soft power-down mode entered */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MFRC522_RCV_OFF            (1 &lt;&lt; 5) </span><span class="comment">/* turns off analog part of receiver */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;<span class="comment">/* Section 9.3.1.3: ComIEnReg register */</span></div>
<div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;</div>
<div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;<span class="preprocessor">#define MFRC522_TIMER_IEN          (1 &lt;&lt; 0) </span><span class="comment">/* allows the timer interrupt request on pin IRQ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MFRC522_ERR_IEN            (1 &lt;&lt; 1) </span><span class="comment">/* allows the error interrupt request on pin IRQ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MFRC522_LO_ALERT_IEN       (1 &lt;&lt; 2) </span><span class="comment">/* allows the low alert interrupt request on pin IRQ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MFRC522_HI_ALERT_IEN       (1 &lt;&lt; 3) </span><span class="comment">/* allows the high alert interrupt request on pin IRQ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MFRC522_IDLE_IEN           (1 &lt;&lt; 4) </span><span class="comment">/* allows the idle interrupt request on pin IRQ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MFRC522_RX_IEN             (1 &lt;&lt; 5) </span><span class="comment">/* allows the receiver interrupt request on pin IRQ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MFRC522_TX_IEN             (1 &lt;&lt; 6) </span><span class="comment">/* allows the transmitter interrupt request on pin IRQ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MFRC522_IRQ_INV            (1 &lt;&lt; 7) </span><span class="comment">/* signal on pin IRQ is inverse of IRq bit from Status1Reg */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;<span class="comment">/* Section 9.3.1.4: DivIEnReg register */</span></div>
<div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;</div>
<div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;<span class="preprocessor">#define MFRC522_CRC_IEN            (1 &lt;&lt; 2) </span><span class="comment">/* allows the CRC interrupt request on pin IRQ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MFRC522_MFIN_ACT_IEN       (1 &lt;&lt; 4) </span><span class="comment">/* allows the MFIN active interrupt request on pin IRQ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MFRC522_IRQ_PUSH_PULL      (1 &lt;&lt; 7) </span><span class="comment">/* 1 = IRQ pin is a standard CMOS output pin, 0 = open-drain */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;<span class="comment">/* Section 9.3.1.5: ComIrqReg register */</span></div>
<div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;</div>
<div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;<span class="preprocessor">#define MFRC522_COM_IRQ_MASK       (0x7F)</span></div>
<div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MFRC522_TIMER_IRQ          (1 &lt;&lt; 0) </span><span class="comment">/* enabled when TCounterValReg reaches value 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MFRC522_ERR_IRQ            (1 &lt;&lt; 1) </span><span class="comment">/* any error bit in the ErrorReg register is set */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MFRC522_LO_ALERT_IRQ       (1 &lt;&lt; 2) </span><span class="comment">/* Status1Reg register’s LoAlert bit is set */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MFRC522_HI_ALERT_IRQ       (1 &lt;&lt; 3) </span><span class="comment">/* Status1Reg register’s HiAlert bit is set */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MFRC522_IDLE_IRQ           (1 &lt;&lt; 4) </span><span class="comment">/* if a command terminates this bit is set */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MFRC522_RX_IRQ             (1 &lt;&lt; 5) </span><span class="comment">/* receiver has detected the end of a valid data stream */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MFRC522_TX_IRQ             (1 &lt;&lt; 6) </span><span class="comment">/* set immediately after the last data bit was transmitted */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MFRC522_SET1               (1 &lt;&lt; 7) </span><span class="comment">/* indicate the status of ComIrqReg bits */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;<span class="comment">/* Section 9.3.1.6: DivIrqReg register */</span></div>
<div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;</div>
<div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;<span class="preprocessor">#define MFRC522_CRC_IRQ            (1 &lt;&lt; 2) </span><span class="comment">/* the CalcCRC command is active and all data is processed */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MFRC522_MFIN_ACT_IRQ       (1 &lt;&lt; 4) </span><span class="comment">/* MFIN is active, int is set on rising/falling signal edge */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MFRC522_SET2               (1 &lt;&lt; 7) </span><span class="comment">/* indicates the status of the marked bits in the DivIrqReg */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;<span class="comment">/* Section 9.3.1.7: ErrorReg register */</span></div>
<div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;</div>
<div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;<span class="preprocessor">#define MFRC522_PROTO_ERR       (1 &lt;&lt; 0) </span><span class="comment">/* set if the SOF is incorrect or during MFAuthent if data is incorrect */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MFRC522_PARITY_ERR         (1 &lt;&lt; 1) </span><span class="comment">/* parity check failed */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MFRC522_CRC_ERR            (1 &lt;&lt; 2) </span><span class="comment">/* the RxCRCEn bit is set and the CRC calculation fails */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MFRC522_COLL_ERR           (1 &lt;&lt; 3) </span><span class="comment">/* a bit-collision is detected */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MFRC522_BUF_OVFL_ERR    (1 &lt;&lt; 4) </span><span class="comment">/* FIFO is full and the host or internal state machine try to write data */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MFRC522_TEMP_ERR           (1 &lt;&lt; 6) </span><span class="comment">/* internal temperature sensor detects overheating */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MFRC522_WR_ERR             (1 &lt;&lt; 7) </span><span class="comment">/* data write error in the FIFO, host writing to FIFO at the wrong time */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;<span class="comment">/* Section 9.3.1.8: Status1Reg register */</span></div>
<div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;</div>
<div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;<span class="preprocessor">#define MFRC522_LO_ALERT           (1 &lt;&lt; 0) </span><span class="comment">/* number of bytes on FIFO lower than the water-mark */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MFRC522_HI_ALERT           (1 &lt;&lt; 1) </span><span class="comment">/* number of bytes on FIFO higher than the water-mark */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MFRC522_TRUNNING           (1 &lt;&lt; 3) </span><span class="comment">/* timer is running */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MFRC522_IRQ                (1 &lt;&lt; 4) </span><span class="comment">/* indicates if any interrupt source requests attention */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MFRC522_CRC_READY          (1 &lt;&lt; 5) </span><span class="comment">/* the CRC calculation has finished */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MFRC522_CRC_OK             (1 &lt;&lt; 6) </span><span class="comment">/* when the calculation is done correctly this bit change to 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;<span class="comment">/* Section 9.3.1.9: Status2Reg register */</span></div>
<div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;</div>
<div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;<span class="preprocessor">#define MFRC522_MODEM_STATE_MASK   (7 &lt;&lt; 0) </span><span class="comment">/* shows the state of the transmitter and receiver state machine */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MFRC522_MODEM_IDLE         (0)      </span><span class="comment">/* idle */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MFRC522_MODEM_WAIT_BFR     (1)      </span><span class="comment">/* wait for the BitFramingReg register’s StartSend bit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MFRC522_MODEM_TXWAIT       (2)      </span><span class="comment">/* wait until RF field is present if TxWaitRF bit is set to 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MFRC522_MODEM_TXING        (3)      </span><span class="comment">/* transmitting */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MFRC522_MODEM_RXWAIT       (4)      </span><span class="comment">/* wait until RF field is present if TxWaitRF bit is set to 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MFRC522_MODEM_WAIT_DATA    (5)      </span><span class="comment">/* wait for data */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MFRC522_MODEM_RXING        (6)      </span><span class="comment">/* receiving */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MFRC522_MF_CRYPTO1_ON      (1 &lt;&lt; 3) </span><span class="comment">/* MIFARE Crypto1 unit is switched on */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MFRC522_I2C_FORCE_HS       (1 &lt;&lt; 6) </span><span class="comment">/* set the I2C to high-speed mode (R/W bit) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MFRC522_TEMP_SENS_CLEAR    (1 &lt;&lt; 7) </span><span class="comment">/* clears the temperature error if it is below 125C (R/W bit) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;<span class="comment">/* Section 9.3.1.10: FIFODataReg register */</span></div>
<div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;</div>
<div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;<span class="preprocessor">#define MFRC522_FIFO_DATA_MASK     (0xFF)   </span><span class="comment">/* Input and output of 64 byte FIFO buffer */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;<span class="comment">/* Section 9.3.1.11: FIFOLevelReg register */</span></div>
<div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;</div>
<div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;<span class="preprocessor">#define MFRC522_FIFOLEVEL_MASK     (0x7F)   </span><span class="comment">/* indicates the number of bytes stored in the FIFO buffer */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MFRC522_FLUSH_BUFFER       (1 &lt;&lt; 7) </span><span class="comment">/* immediately clears the internal FIFO buffer */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;<span class="comment">/* Section 9.3.1.12: WaterLevelReg register */</span></div>
<div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;</div>
<div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;<span class="preprocessor">#define MFRC522_WATER_LEVEL_MASK   (0x3F)   </span><span class="comment">/* level for FIFO under- and overflow warning */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;<span class="comment">/* Section 9.3.1.13: ControlReg register */</span></div>
<div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;</div>
<div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;<span class="preprocessor">#define MFRC522_RX_LAST_BITS_MASK  (7 &lt;&lt; 0) </span><span class="comment">/* indicates the number of valid bits in the last received byte */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MFRC522_TSTART_NOW         (1 &lt;&lt; 6) </span><span class="comment">/* timer starts immediately */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MFRC522_TSTOP_NOW          (1 &lt;&lt; 7) </span><span class="comment">/* timer stops immediately */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;<span class="comment">/* Section 9.3.1.14: BitFramingReg register */</span></div>
<div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;</div>
<div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;<span class="preprocessor">#define MFRC522_TX_LAST_BITS_MASK  (7 &lt;&lt; 0) </span><span class="comment">/* defines the number of bits of the last byte that will be transmitted */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MFRC522_RX_ALIGN_MASK      (7 &lt;&lt; 4) </span><span class="comment">/* used for reception of bit-oriented frames */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MFRC522_START_SEND         (1 &lt;&lt; 7) </span><span class="comment">/* starts the transmission of data */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;<span class="comment">/* Section 9.3.1.15: CollReg register */</span></div>
<div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;</div>
<div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;<span class="preprocessor">#define MFRC522_COLL_POS_MASK      (0x1F)   </span><span class="comment">/* shows the bit position of the first detected collision */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MFRC522_COLL_POS_NOT_VALID (1 &lt;&lt; 5) </span><span class="comment">/* no collision detected or it is out of the range of CollPos[4:0] */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MFRC522_VALUES_AFTER_COLL  (1 &lt;&lt; 7) </span><span class="comment">/* 0 means: all received bits will be cleared after a collision */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;<span class="comment">/* Section 9.3.2.2: ModeReg register */</span></div>
<div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;</div>
<div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;<span class="preprocessor">#define MFRC522_CRC_PRESET_MASK    (0x3) </span><span class="comment">/* defines the preset value for the CalcCRC */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MFRC522_CRC_PRESET_0000    (0x0) </span><span class="comment">/* 0000h CRC preset value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MFRC522_CRC_PRESET_6363    (0x1) </span><span class="comment">/* 6363h CRC preset value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MFRC522_CRC_PRESET_A671    (0x2) </span><span class="comment">/* A671h CRC preset value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MFRC522_CRC_PRESET_FFFF    (0x3) </span><span class="comment">/* FFFFh CRC preset value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MFRC522_POL_MFIN           (1 &lt;&lt; 3) </span><span class="comment">/* defines the polarity of pin MFIN */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MFRC522_TX_WAIT_RF         (1 &lt;&lt; 5) </span><span class="comment">/* transmitter can only be started if an RF field is generated */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MFRC522_MSB_FIRST          (1 &lt;&lt; 7) </span><span class="comment">/* CRC coprocessor calculates the CRC with MSB first */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;<span class="comment">/* Section 9.3.2.3: TxModeReg register */</span></div>
<div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;</div>
<div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;<span class="preprocessor">#define MFRC522_INV_MOD             (1 &lt;&lt; 3) </span><span class="comment">/* modulation of transmitted data is inverted */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MFRC522_TX_SPEED_MASK       (7 &lt;&lt; 4) </span><span class="comment">/* defines the bit rate during data transmission */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MFRC522_TX_106KBD           (0 &lt;&lt; 4) </span><span class="comment">/* 106 kBd */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MFRC522_TX_212KBD           (1 &lt;&lt; 4) </span><span class="comment">/* 212 kBd */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MFRC522_TX_424KBD           (2 &lt;&lt; 4) </span><span class="comment">/* 424 kBd */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MFRC522_TX_848KBD           (3 &lt;&lt; 4) </span><span class="comment">/* 848 kBd */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;<span class="preprocessor"></span>                                             <span class="comment">/* 4-7 &lt;&lt; 4 - reserved */</span></div>
<div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;<span class="preprocessor">#define MFRC522_TX_CRC_EN           (1 &lt;&lt; 7) </span><span class="comment">/* enables CRC generation during data transmission */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;<span class="comment">/* Section 9.3.2.4: RxModeReg register */</span></div>
<div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;</div>
<div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;<span class="preprocessor">#define MFRC522_RX_MULTIPLE         (1 &lt;&lt; 2) </span><span class="comment">/* enable to receive more than one data frame, only at 106kBd */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MFRC522_RX_NO_ERR           (1 &lt;&lt; 3) </span><span class="comment">/* ignore invalid data stream error (less than 4 bits received) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MFRC522_RX_SPEED_MASK       (7 &lt;&lt; 4) </span><span class="comment">/* defines the bit rate during data reception */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MFRC522_RX_106KBD           (0 &lt;&lt; 4) </span><span class="comment">/* 106 kBd */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MFRC522_RX_212KBD           (1 &lt;&lt; 4) </span><span class="comment">/* 212 kBd */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MFRC522_RX_424KBD           (2 &lt;&lt; 4) </span><span class="comment">/* 424 kBd */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MFRC522_RX_848KBD           (3 &lt;&lt; 4) </span><span class="comment">/* 848 kBd */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;<span class="preprocessor"></span>                                             <span class="comment">/* 4-7 &lt;&lt; 4 - reserved */</span></div>
<div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;<span class="preprocessor">#define MFRC522_RX_CRC_EN           (1 &lt;&lt; 7) </span><span class="comment">/* enables CRC generation during data reception */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;<span class="comment">/* Section 9.3.2.5: TxControlReg register */</span></div>
<div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;</div>
<div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;<span class="preprocessor">#define MFRC522_TX1_RF_EN          (1 &lt;&lt; 0) </span><span class="comment">/* output signal on pin TX1 delivers 13.56MHz */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MFRC522_TX2_RF_EN          (1 &lt;&lt; 1) </span><span class="comment">/* output signal on pin TX2 delivers 13.56MHz */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;<span class="preprocessor"></span>                                            <span class="comment">/* bit 2 - reserved */</span></div>
<div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;<span class="preprocessor">#define MFRC522_TX2_CW             (1 &lt;&lt; 3) </span><span class="comment">/* output signal on pin TX2 delivers (un)modulated 13.56MHz */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MFRC522_INV_TX1_RF_OFF     (1 &lt;&lt; 4) </span><span class="comment">/* output signal on pin TX1 is inverted when driver TX1 is disabled */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MFRC522_INV_TX2_RF_OFF     (1 &lt;&lt; 5) </span><span class="comment">/* output signal on pin TX2 is inverted when driver TX2 is disabled */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MFRC522_INV_TX1_RF_ON      (1 &lt;&lt; 6) </span><span class="comment">/* output signal on pin TX1 is inverted when driver TX1 is enabled */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MFRC522_INV_TX2_RF_ON      (1 &lt;&lt; 7) </span><span class="comment">/* output signal on pin TX2 is inverted when driver TX2 is enabled */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;<span class="comment">/* Section 9.3.2.6: TxASKReg register */</span></div>
<div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;</div>
<div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;<span class="preprocessor">#define MFRC522_FORCE_100ASK       (1 &lt;&lt; 6) </span><span class="comment">/* forces a 100% ASK modulation independent of the ModGsPReg setting */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;<span class="comment">/* Section 9.3.2.7: TxSelReg register */</span></div>
<div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;</div>
<div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;<span class="preprocessor">#define MFRC522_MFOUT_SEL_MASK     (0xF)    </span><span class="comment">/* selects the input for pin MFOUT */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MFRC522_MFOUT_3STATE       (0)      </span><span class="comment">/* 3-state */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MFRC522_MFOUT_LOW          (1)      </span><span class="comment">/* constant Low */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MFRC522_MFOUT_HIGH         (2)      </span><span class="comment">/* constant High */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MFRC522_MFOUT_TEST_BUS     (3)      </span><span class="comment">/* test bus signal as defined by the TstBusBitSel[2:0] value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MFRC522_MFOUT_INT_ENV      (4)      </span><span class="comment">/* modulation signal (envelope) from the internal encoder */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MFRC522_MFOUT_TX_STREAM    (5)      </span><span class="comment">/* serial data stream to be transmitted, data stream before Miller encoder */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;<span class="preprocessor"></span>                                            <span class="comment">/* 6 - reserved */</span></div>
<div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;<span class="preprocessor">#define MFRC522_MFOUT_RX_STREAM    (7)      </span><span class="comment">/* serial data stream received, data stream after Manchester decoder */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;<span class="preprocessor"></span>                                            <span class="comment">/* 8-15 - reserved */</span></div>
<div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;<span class="preprocessor">#define MFRC522_DRV_SEL_MASK       (3 &lt;&lt; 4) </span><span class="comment">/* selects the input of drivers TX1 and TX2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MFRC522_DRV_SEL_3STATE     (0 &lt;&lt; 4) </span><span class="comment">/* 3-state */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MFRC522_DRV_SEL_INT_ENV    (1 &lt;&lt; 4) </span><span class="comment">/* modulation signal (envelope) from the internal encoder */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MFRC522_DVR_SEL_ENV_MFIN   (2 &lt;&lt; 4) </span><span class="comment">/* modulation signal (envelope) from pin MFIN */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MFRC522_DVR_SEL_HIGH       (3 &lt;&lt; 4) </span><span class="comment">/* High: depends on InvTx1RFOn/InvTx1RFOff and InvTx2RFOn/InvTx2RFOff */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;<span class="comment">/* Section 9.3.2.8: RxSelReg register */</span></div>
<div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;</div>
<div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;<span class="preprocessor">#define MFRC522_RX_WAIT_MASK       (0x3F)   </span><span class="comment">/* delay the receiver RxWait bit-clocks after transmission */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MFRC522_UART_SEL_MASK      (3 &lt;&lt; 6) </span><span class="comment">/* selects the input of the contactless UART */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MFRC522_UART_LOW           (0 &lt;&lt; 6) </span><span class="comment">/* constant Low */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MFRC522_UART_MANCHESTER    (1 &lt;&lt; 6) </span><span class="comment">/* Manchester with subcarrier from pin MFIN */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MFRC522_UART_INT_MOD       (2 &lt;&lt; 6) </span><span class="comment">/* modulated signal from the internal analog module, default */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MFRC522_UART_NRZ_CODE      (3 &lt;&lt; 6) </span><span class="comment">/* NRZ coding without subcarrier from pin MFIN */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;<span class="comment">/* Section 9.3.2.9: RxThresholdReg register */</span></div>
<div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;</div>
<div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;<span class="preprocessor">#define MFRC522_COLL_LEVEL_MASK    (7) </span><span class="comment">/* the minimum signal strength to generate a bit-collision */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MFRC522_MIN_LEVEL_MASK     (0xF &lt;&lt; 4) </span><span class="comment">/* the minimum signal strength that will be accepted */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;<span class="comment">/* Section 9.3.2.10: DemodReg register */</span></div>
<div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;</div>
<div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;<span class="preprocessor">#define MFRC522_TAU_SYNC_MASK      (3 &lt;&lt; 0) </span><span class="comment">/* changes the time-constant of the internal PLL during burst */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MFRC522_TAU_RCV_MASK       (3 &lt;&lt; 2) </span><span class="comment">/* changes the time-constant of the internal PLL during data reception */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MFRC522_TPRESCAL_EVEN      (1 &lt;&lt; 4) </span><span class="comment">/* defines the Timer Prescaler formula to use */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MFRC522_FIX_IQ             (1 &lt;&lt; 5) </span><span class="comment">/* defines if reception will be fixed at channel I or Q based on AddIQ[1:0] */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MFRC522_ADD_IQ_MASK        (3 &lt;&lt; 6) </span><span class="comment">/* defines the use of I and Q channel during reception */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;<span class="comment">/* Section 9.3.2.13: MfTxReg register */</span></div>
<div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;</div>
<div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;<span class="preprocessor">#define MFRC522_MF_TX_WAIT_MASK    (3 &lt;&lt; 0) </span><span class="comment">/* defines the additional response time */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;<span class="comment">/* Section 9.3.2.14 MfRxReg register */</span></div>
<div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;</div>
<div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;<span class="preprocessor">#define MFRC522_MF_RX_PARITY_DIS   (1 &lt;&lt; 4 ) </span><span class="comment">/* disable parity bit to transmittion and reception */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;<span class="comment">/* Section 9.3.2.16: SerialSpeedReg register */</span></div>
<div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;</div>
<div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;<span class="preprocessor">#define MFRC522_BR_T1_MASK         (0x1F)   </span><span class="comment">/* factor BR_T1 adjusts the transfer speed */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MFRC522_BR_T0_MASK         (7 &lt;&lt; 5) </span><span class="comment">/* factor BR_T0 adjusts the transfer speed */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;<span class="comment">/* Section 9.3.3.6: RFCfgReg register */</span></div>
<div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;</div>
<div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;<span class="preprocessor">#define MFRC522_RX_GAIN_MASK       (0x7 &lt;&lt; 4)</span></div>
<div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MFRC522_RX_GAIN_18DB       (0x0 &lt;&lt; 4)</span></div>
<div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MFRC522_RX_GAIN_23DB       (0x1 &lt;&lt; 4)</span></div>
<div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MFRC522_RX_GAIN_18DB_2     (0x2 &lt;&lt; 4)</span></div>
<div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MFRC522_RX_GAIN_23DB_2     (0x3 &lt;&lt; 4)</span></div>
<div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MFRC522_RX_GAIN_33DB       (0x4 &lt;&lt; 4)</span></div>
<div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MFRC522_RX_GAIN_38DB       (0x5 &lt;&lt; 4)</span></div>
<div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MFRC522_RX_GAIN_43DB       (0x6 &lt;&lt; 4)</span></div>
<div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MFRC522_RX_GAIN_48DB       (0x7 &lt;&lt; 4)</span></div>
<div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;<span class="comment">/* MFRC522 TModeReg and TPrescalerReg registers */</span></div>
<div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;</div>
<div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;<span class="preprocessor">#define MFRC522_TPRESCALER_HI_MASK (0xF)</span></div>
<div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MFRC522_TAUTO_RESTART      (1 &lt;&lt; 4)</span></div>
<div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MFRC522_TGATED_MASK        (3 &lt;&lt; 5)</span></div>
<div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MFRC522_TGATED_NONGATED    (0 &lt;&lt; 5) </span><span class="comment">/* non-gated mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MFRC522_TGATED_MFIN        (1 &lt;&lt; 5) </span><span class="comment">/* gated by pin MFIN */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MFRC522_TGATED_AUX1        (2 &lt;&lt; 5) </span><span class="comment">/* gated by pin AUX1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MFRC522_TAUTO              (1 &lt;&lt; 7) </span><span class="comment">/* timer starts automatically at the end of the transmission */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;<span class="comment">/* MFRC522 AutoTestReg register */</span></div>
<div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;</div>
<div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;<span class="preprocessor">#define MFRC522_SELFTEST_MASK      (0xF)    </span><span class="comment">/* for default operation the self test must be disabled by value 0000b */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MFRC522_RFT_MASK           (3 &lt;&lt; 4) </span><span class="comment">/* reserved for production tests */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MFRC522_AMP_RCV            (1 &lt;&lt; 6) </span><span class="comment">/* non-linear signal processing mode, increase range distance at 106kBd */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;<span class="preprocessor">#define MFRC522_SELFTEST_EN        9        </span><span class="comment">/* the self test is enabled by value 1001b */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;<span class="preprocessor">#ifndef CONFIG_MFRC522_SPI_FREQ</span></div>
<div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CONFIG_MFRC522_SPI_FREQ  (5000000)</span></div>
<div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;<span class="comment">/****************************************************************************</span></div>
<div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;<span class="comment"> * Public Types</span></div>
<div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;<span class="comment"> ****************************************************************************/</span></div>
<div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;</div>
<div class="line"><a name="l00417"></a><span class="lineno"><a class="line" href="structmfrc522__dev__s.html">  417</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structmfrc522__dev__s.html">mfrc522_dev_s</a></div>
<div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;{</div>
<div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;  uint8_t state;</div>
<div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;  FAR <span class="keyword">struct </span><a class="code" href="structspi__dev__s.html">spi_dev_s</a> *spi;          <span class="comment">/* SPI interface */</span></div>
<div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;};</div>
<div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;</div>
<div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;<span class="comment">/****************************************************************************</span></div>
<div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;<span class="comment"> * Public Function Prototypes</span></div>
<div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;<span class="comment"> ****************************************************************************/</span></div>
<div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;</div>
<div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;<span class="keywordtype">bool</span> mfrc522_set_config(<span class="keyword">struct</span> <a class="code" href="structmfrc522__dev__s.html">mfrc522_dev_s</a> *dev, uint8_t flags);</div>
<div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;</div>
<div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* __DRIVERS_CONTACTLESS_MFRC522_H */</span><span class="preprocessor"></span></div>
<div class="ttc" id="structmfrc522__dev__s_html"><div class="ttname"><a href="structmfrc522__dev__s.html">mfrc522_dev_s</a></div><div class="ttdef"><b>Definition:</b> mfrc522.h:417</div></div>
<div class="ttc" id="structspi__dev__s_html"><div class="ttname"><a href="structspi__dev__s.html">spi_dev_s</a></div><div class="ttdef"><b>Definition:</b> spi.h:560</div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.6
</small></address>
</body>
</html>
