{"Source Block": ["oh/emesh/hdl/emesh_readback.v@80:90@HdlStmAssign", "\n   assign data_out[AW-1:0]    = read_data[31:0];\n   assign srcaddr_out[AW-1:0] = read_data[63:32];\n   \n   //wait signal\n   assign wait_out = wait_in;\n   \n   //########################################\n   //# Convert to Packet\n   //#######################################  \n     \n"], "Clone Blocks": [], "Diff Content": {"Delete": [[85, "   assign wait_out = wait_in;\n"]], "Add": [[85, "   assign ready_out = ready_in;\n"]]}}