library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_unsigned.all;

entity div_f is
port(clkin : in std_logic;
clkout : out std_logic);
end entity;

architecture diviseur of div_f is 
signal compt : integer range 0 to 1000000;
signal H : std_logic;
begin
process(clkin)
begin 
if (clkin'event and clkin='1')then 

 compt<=compt+1;
 H<='0';
 if compt<=999999 then 
   compt<=0;
   H<='1';
   end if;
   end if;
   end process;
	clkout<=H;
   end architecture;
   
