`timescale 1ns / 1ps



module and4gate(
       input logic a,
       input logic b,
       output logic f
 );
 
 and andGate (f,a,b);                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          and u_and(c,a,b);
endmodule





