// Seed: 3505037738
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output tri0 id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  parameter id_5 = 1, id_6 = id_5, id_7 = id_3;
  assign id_4 = 1;
  wire id_8;
  wire id_9;
  wire id_10 = id_9;
endmodule
module module_1 #(
    parameter id_12 = 32'd26,
    parameter id_13 = 32'd95,
    parameter id_15 = 32'd36,
    parameter id_5  = 32'd58
) (
    id_1,
    id_2,
    id_3,
    id_4,
    _id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    _id_12,
    _id_13,
    id_14
);
  output reg id_14;
  inout wire _id_13;
  input wire _id_12;
  module_0 modCall_1 (
      id_4,
      id_7,
      id_4,
      id_9
  );
  output wire id_11;
  input wire id_10;
  output wire id_9;
  input wire id_8;
  output wire id_7;
  output wire id_6;
  inout wire _id_5;
  inout wire id_4;
  output wire id_3;
  output supply1 id_2;
  output wire id_1;
  wire [id_13 : ""] _id_15;
  assign id_11 = (id_5);
  wire [id_12 : 1] id_16;
  logic id_17 = -1;
  wire id_18, id_19;
  always if (1) id_14 = id_10;
  wire [id_5 : id_5] id_20;
  logic id_21;
  ;
  assign id_7 = id_17;
  wire id_22;
  id_23(
      id_5#(.id_18(-1)), id_21[1'b0][id_15]
  ); timeprecision 1ps;
  assign id_2 = id_8 + -1;
  wire [1 : -1] id_24, id_25;
  wire id_26, id_27;
endmodule
