Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Fri Apr 24 07:59:56 2020
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit CentOS Linux release 7.7.1908 (Core)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/fir_SHI/NonUniformILP/fir_SHI_NonUniformILP_26_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.418ns  (required time - arrival time)
  Source:                 Delay1No8_instance/Y_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Sum10_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.477ns  (logic 0.951ns (27.351%)  route 2.526ns (72.649%))
  Logic Levels:           9  (CARRY8=2 LUT3=1 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.617ns = ( 6.617 - 4.000 ) 
    Source Clock Delay      (SCD):    3.163ns
    Clock Pessimism Removal (CPR):    0.451ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.212ns (routing 1.131ns, distribution 1.081ns)
  Clock Net Delay (Destination): 1.957ns (routing 1.026ns, distribution 0.931ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.600     0.600 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.600    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.600 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.923    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.951 r  clk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=7101, routed)        2.212     3.163    Delay1No8_instance/clk_IBUF_BUFG
    SLR Crossing[1->0]   
    SLICE_X123Y227       FDCE                                         r  Delay1No8_instance/Y_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y227       FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     3.242 r  Delay1No8_instance/Y_reg[16]/Q
                         net (fo=4, routed)           0.653     3.895    Delay1No8_instance/Q[16]
    SLICE_X128Y200       LUT4 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.125     4.020 r  Delay1No8_instance/geqOp_carry__0_i_16__0/O
                         net (fo=1, routed)           0.013     4.033    Sum10_1_impl_instance/FPAddSubOp_instance/Y_reg[30]_0[0]
    SLICE_X128Y200       CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.192     4.225 r  Sum10_1_impl_instance/FPAddSubOp_instance/geqOp_carry__0/CO[7]
                         net (fo=1, routed)           0.026     4.251    Sum10_1_impl_instance/FPAddSubOp_instance/geqOp_carry__0_n_0
    SLICE_X128Y201       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[0])
                                                      0.052     4.303 r  Sum10_1_impl_instance/FPAddSubOp_instance/geqOp_carry__1/CO[0]
                         net (fo=73, routed)          0.570     4.873    Delay1No8_instance/CO[0]
    SLICE_X125Y200       LUT5 (Prop_D5LUT_SLICEL_I4_O)
                                                      0.066     4.939 f  Delay1No8_instance/shiftedFracY_d1[32]_i_16__0/O
                         net (fo=2, routed)           0.134     5.073    Delay1No8_instance/Sum10_1_impl_instance/FPAddSubOp_instance/expDiff__26[3]
    SLICE_X125Y201       LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.150     5.223 f  Delay1No8_instance/shiftedFracY_d1[32]_i_9__0/O
                         net (fo=3, routed)           0.141     5.364    Delay1No8_instance/shiftedFracY_d1[32]_i_9__0_n_0
    SLICE_X125Y197       LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.035     5.399 r  Delay1No8_instance/shiftedFracY_d1[49]_i_7__0/O
                         net (fo=32, routed)          0.411     5.810    Delay1No9_instance/Y_reg[23]_0
    SLICE_X128Y196       LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.039     5.849 r  Delay1No9_instance/shiftedFracY_d1[17]_i_3__0/O
                         net (fo=5, routed)           0.415     6.264    Delay1No9_instance/shiftedFracY_d1_reg[38][4]
    SLICE_X125Y195       LUT5 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.090     6.354 r  Delay1No9_instance/shiftedFracY_d1[5]_i_1__0/O
                         net (fo=2, routed)           0.097     6.451    Delay1No8_instance/Y_reg[26]_0[1]
    SLICE_X126Y195       LUT3 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.123     6.574 r  Delay1No8_instance/shiftedFracY_d1[21]_i_1__0/O
                         net (fo=1, routed)           0.066     6.640    Sum10_1_impl_instance/FPAddSubOp_instance/D[10]
    SLICE_X126Y195       FDRE                                         r  Sum10_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AP13                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.349     4.349 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.349    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.349 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.636    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.660 r  clk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=7101, routed)        1.957     6.617    Sum10_1_impl_instance/FPAddSubOp_instance/clk_IBUF_BUFG
    SLR Crossing[1->0]   
    SLICE_X126Y195       FDRE                                         r  Sum10_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[21]/C
                         clock pessimism              0.451     7.068    
                         clock uncertainty           -0.035     7.032    
    SLICE_X126Y195       FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.025     7.057    Sum10_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[21]
  -------------------------------------------------------------------
                         required time                          7.057    
                         arrival time                          -6.640    
  -------------------------------------------------------------------
                         slack                                  0.418    




