<?xml version="1.0" encoding="utf-8"?>
<BindInfo>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln9_fu_66_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fir/fir.c:9" VARIABLE="icmp_ln9" MODULE="fir_Pipeline_VITIS_LOOP_9_1" LOOP="VITIS_LOOP_9_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln9_fu_72_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fir/fir.c:9" VARIABLE="add_ln9" MODULE="fir_Pipeline_VITIS_LOOP_9_1" LOOP="VITIS_LOOP_9_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln14_fu_94_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fir/fir.c:14" VARIABLE="icmp_ln14" MODULE="fir_Pipeline_VITIS_LOOP_14_2" LOOP="VITIS_LOOP_14_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln14_fu_100_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fir/fir.c:14" VARIABLE="add_ln14" MODULE="fir_Pipeline_VITIS_LOOP_14_2" LOOP="VITIS_LOOP_14_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fir/fir.c:15" VARIABLE="mul_ln15" MODULE="fir_Pipeline_VITIS_LOOP_14_2" LOOP="VITIS_LOOP_14_2" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="result_1_fu_124_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fir/fir.c:15" VARIABLE="result_1" MODULE="fir_Pipeline_VITIS_LOOP_14_2" LOOP="VITIS_LOOP_14_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="delay_lane_U" SOURCE="" VARIABLE="delay_lane" MODULE="fir" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
</BindInfo>
