From 908348d024b7c6da2bd7a5784d3d01a3071e2831 Mon Sep 17 00:00:00 2001
From: Ghennadi Procopciuc <ghennadi.procopciuc@nxp.com>
Date: Fri, 30 Sep 2022 11:00:15 +0300
Subject: [PATCH 14/30] dt-bindings: s32cc: Add defines for early clock
 frequencies

Issue: ALB-9292
Upstream-Status: Pending 

Signed-off-by: Ghennadi Procopciuc <ghennadi.procopciuc@nxp.com>
Signed-off-by: Zhantao Tang <zhantao.tang@windriver.com>
---
 include/dt-bindings/clock/s32gen1-clock-freq.h | 17 ++++++++++++++---
 1 file changed, 14 insertions(+), 3 deletions(-)

diff --git a/include/dt-bindings/clock/s32gen1-clock-freq.h b/include/dt-bindings/clock/s32gen1-clock-freq.h
index 48dd50e78..78be8be33 100644
--- a/include/dt-bindings/clock/s32gen1-clock-freq.h
+++ b/include/dt-bindings/clock/s32gen1-clock-freq.h
@@ -22,22 +22,33 @@
 #define S32GEN1_A53_MAX_FREQ			(1000 * MHZ)
 #define S32GEN1_ARM_PLL_VCO_MAX_FREQ		(2000 * MHZ)
 #define S32GEN1_ARM_PLL_PHI0_MAX_FREQ		(1000 * MHZ)
+#define S32GEN1_A53_FREQ			(1000 * MHZ)
+#define S32GEN1_ARM_PLL_VCO_FREQ		(2000 * MHZ)
+#define S32GEN1_ARM_PLL_PHI0_FREQ		(1000 * MHZ)
+#define S32GEN1_XBAR_2X_FREQ			(800 * MHZ)
 #define S32GEN1_PERIPH_PLL_PHI0_MIN_FREQ	(100 * MHZ)
 #define S32GEN1_PERIPH_PLL_PHI2_MIN_FREQ	(40 * MHZ)
-#define S32GEN1_QSPI_CLK_FREQ			    (200 * MHZ)
-
+#define S32GEN1_QSPI_CLK_FREQ			(200 * MHZ)
 #elif defined(PLAT_s32g3)
 #define S32GEN1_A53_MAX_FREQ			(1300 * MHZ)
 #define S32GEN1_ARM_PLL_VCO_MAX_FREQ		(2600 * MHZ)
 #define S32GEN1_ARM_PLL_PHI0_MAX_FREQ		(1300 * MHZ)
+#define S32GEN1_A53_FREQ			(1300 * MHZ)
+#define S32GEN1_ARM_PLL_VCO_FREQ		(2600 * MHZ)
+#define S32GEN1_ARM_PLL_PHI0_FREQ		(1300 * MHZ)
+#define S32GEN1_XBAR_2X_FREQ			(793236859UL)
 #define S32GEN1_PERIPH_PLL_PHI0_MIN_FREQ	(100 * MHZ)
 #define S32GEN1_PERIPH_PLL_PHI2_MIN_FREQ	(40 * MHZ)
 #define S32GEN1_QSPI_CLK_FREQ			    (200 * MHZ)
 
 #elif defined(PLAT_s32r)
-#define S32GEN1_A53_MAX_FREQ			    (800 * MHZ)
+#define S32GEN1_A53_MAX_FREQ			(800 * MHZ)
 #define S32GEN1_ARM_PLL_VCO_MAX_FREQ		(1600 * MHZ)
 #define S32GEN1_ARM_PLL_PHI0_MAX_FREQ		(800 * MHZ)
+#define S32GEN1_A53_FREQ			(800 * MHZ)
+#define S32GEN1_ARM_PLL_VCO_FREQ		(1600 * MHZ)
+#define S32GEN1_ARM_PLL_PHI0_FREQ		(800 * MHZ)
+#define S32GEN1_XBAR_2X_FREQ			(800 * MHZ)
 #define S32GEN1_PERIPH_PLL_PHI0_MIN_FREQ	(0 * MHZ)
 #define S32GEN1_PERIPH_PLL_PHI2_MIN_FREQ	(0 * MHZ)
 #define S32GEN1_QSPI_CLK_FREQ			    (133333333)
-- 
2.17.1

