//   Ordt 230719.01 autogenerated file 
//   Input: ./rdl_intr_01/test.rdl
//   Parms: ./rdl_intr_01/test.parms
//   Date: Thu Jul 20 13:46:48 EDT 2023
//

#ifndef __FOO_REGISTER_MAP__
#define __FOO_REGISTER_MAP__

#include <bits.h>

/* FOO_REGISTERS memory map */
enum FOO_REGS {
  BAR_A_REG_0 = 0x0,
  BAR_A_REG_1 = 0x4,
  BAR_INTR_REG1 = 0x100,
  BAR_LOG_REG1 = 0x104,
  BAR_LOG_REG2 = 0x108,
  BAR_LOG_REG3 = 0x10c,
  BAR_SUB_INTR_REG2 = 0x200,
  BAR_SUB_INTR_REG3 = 0x300,
  BAR_RST_REG = 0x304,
  BAR_NEGINTR = 0x500,
  BAR_BOTHINTR = 0x504,
  INTR_CASCADE_MERGE = 0x1000
};

/* BAR_A_REG_0 register fields */
#define BAR_A_REG_0_FLD1 GENMASK(9, 0)
#define BAR_A_REG_0_FLD2 BIT(15)

/* BAR_A_REG_1 register fields */
#define BAR_A_REG_1_FLD1 GENMASK(9, 0)
#define BAR_A_REG_1_FLD2 BIT(15)

/* BAR_INTR_REG1 register fields */
#define BAR_INTR_REG1_INT1 BIT(0)    /* interrupt 1 */
#define BAR_INTR_REG1_INT2 BIT(1)    /* interrupt 2 */

/* BAR_LOG_REG1 register fields */
#define BAR_LOG_REG1_ERR_LOG GENMASK(9, 0)    /* error log field */

/* BAR_LOG_REG2 register fields */
#define BAR_LOG_REG2_ERR_LOG GENMASK(9, 0)    /* error log field */

/* BAR_LOG_REG3 register fields */
#define BAR_LOG_REG3_ERR_LOG GENMASK(9, 0)    /* error log field */

/* BAR_SUB_INTR_REG2 register fields */
#define BAR_SUB_INTR_REG2_INT1 BIT(0)    /* interrupt 1 */
#define BAR_SUB_INTR_REG2_INT2 BIT(1)    /* interrupt 2 */

/* BAR_SUB_INTR_REG3 register fields */
#define BAR_SUB_INTR_REG3_INT1 BIT(0)    /* interrupt 1 */
#define BAR_SUB_INTR_REG3_INT2 BIT(1)    /* interrupt 2 */

/* BAR_RST_REG register fields */
#define BAR_RST_REG_FLD1 GENMASK(7, 4)
#define BAR_RST_REG_FLD2 GENMASK(3, 0)
#define BAR_RST_REG_FLD3 GENMASK(10, 8)
#define BAR_RST_REG_FLD4 GENMASK(13, 11)

/* BAR_NEGINTR (Reg negedge intr) register fields */
#define BAR_NEGINTR_INTERRUPT BIT(0)    /* negedge_intr check */

/* BAR_BOTHINTR (Reg bothedge intr) register fields */
#define BAR_BOTHINTR_INTERRUPT BIT(0)    /* bothedge_intr check */

/* INTR_CASCADE_MERGE register fields */
#define INTR_CASCADE_MERGE_FLD1 BIT(0)
#define INTR_CASCADE_MERGE_FLD2 BIT(1)

#endif
