package freertos

import _ "unsafe"

const SENSITIVE_CACHE_DATAARRAY_CONNECT_LOCK_V = 0x1
const SENSITIVE_CACHE_DATAARRAY_CONNECT_LOCK_S = 0
const SENSITIVE_CACHE_DATAARRAY_CONNECT_FLATTEN = 0x000000FF
const SENSITIVE_CACHE_DATAARRAY_CONNECT_FLATTEN_V = 0xFF
const SENSITIVE_CACHE_DATAARRAY_CONNECT_FLATTEN_S = 0
const SENSITIVE_APB_PERIPHERAL_ACCESS_LOCK_V = 0x1
const SENSITIVE_APB_PERIPHERAL_ACCESS_LOCK_S = 0
const SENSITIVE_APB_PERIPHERAL_ACCESS_SPLIT_BURST_V = 0x1
const SENSITIVE_APB_PERIPHERAL_ACCESS_SPLIT_BURST_S = 0
const SENSITIVE_INTERNAL_SRAM_USAGE_LOCK_V = 0x1
const SENSITIVE_INTERNAL_SRAM_USAGE_LOCK_S = 0
const SENSITIVE_INTERNAL_SRAM_CPU_USAGE = 0x0000007F
const SENSITIVE_INTERNAL_SRAM_CPU_USAGE_V = 0x7F
const SENSITIVE_INTERNAL_SRAM_CPU_USAGE_S = 4
const SENSITIVE_INTERNAL_SRAM_DCACHE_USAGE = 0x00000003
const SENSITIVE_INTERNAL_SRAM_DCACHE_USAGE_V = 0x3
const SENSITIVE_INTERNAL_SRAM_DCACHE_USAGE_S = 2
const SENSITIVE_INTERNAL_SRAM_ICACHE_USAGE = 0x00000003
const SENSITIVE_INTERNAL_SRAM_ICACHE_USAGE_V = 0x3
const SENSITIVE_INTERNAL_SRAM_ICACHE_USAGE_S = 0
const SENSITIVE_INTERNAL_SRAM_CORE1_TRACE_ALLOC = 0x00000003
const SENSITIVE_INTERNAL_SRAM_CORE1_TRACE_ALLOC_V = 0x3
const SENSITIVE_INTERNAL_SRAM_CORE1_TRACE_ALLOC_S = 16
const SENSITIVE_INTERNAL_SRAM_CORE0_TRACE_ALLOC = 0x00000003
const SENSITIVE_INTERNAL_SRAM_CORE0_TRACE_ALLOC_V = 0x3
const SENSITIVE_INTERNAL_SRAM_CORE0_TRACE_ALLOC_S = 14
const SENSITIVE_INTERNAL_SRAM_CORE1_TRACE_USAGE = 0x0000007F
const SENSITIVE_INTERNAL_SRAM_CORE1_TRACE_USAGE_V = 0x7F
const SENSITIVE_INTERNAL_SRAM_CORE1_TRACE_USAGE_S = 7
const SENSITIVE_INTERNAL_SRAM_CORE0_TRACE_USAGE = 0x0000007F
const SENSITIVE_INTERNAL_SRAM_CORE0_TRACE_USAGE_V = 0x7F
const SENSITIVE_INTERNAL_SRAM_CORE0_TRACE_USAGE_S = 0
const SENSITIVE_INTERNAL_SRAM_MAC_DUMP_USAGE = 0x0000000F
const SENSITIVE_INTERNAL_SRAM_MAC_DUMP_USAGE_V = 0xF
const SENSITIVE_INTERNAL_SRAM_MAC_DUMP_USAGE_S = 0
const SENSITIVE_INTERNAL_SRAM_LOG_USAGE = 0x0000007F
const SENSITIVE_INTERNAL_SRAM_LOG_USAGE_V = 0x7F
const SENSITIVE_INTERNAL_SRAM_LOG_USAGE_S = 0
const SENSITIVE_RETENTION_DISABLE_V = 0x1
const SENSITIVE_RETENTION_DISABLE_S = 0
const SENSITIVE_CACHE_TAG_ACCESS_LOCK_V = 0x1
const SENSITIVE_CACHE_TAG_ACCESS_LOCK_S = 0
const SENSITIVE_PRO_D_TAG_WR_ACS_V = 0x1
const SENSITIVE_PRO_D_TAG_WR_ACS_S = 3
const SENSITIVE_PRO_D_TAG_RD_ACS_V = 0x1
const SENSITIVE_PRO_D_TAG_RD_ACS_S = 2
const SENSITIVE_PRO_I_TAG_WR_ACS_V = 0x1
const SENSITIVE_PRO_I_TAG_WR_ACS_S = 1
const SENSITIVE_PRO_I_TAG_RD_ACS_V = 0x1
const SENSITIVE_PRO_I_TAG_RD_ACS_S = 0
const SENSITIVE_CACHE_MMU_ACCESS_LOCK_V = 0x1
const SENSITIVE_CACHE_MMU_ACCESS_LOCK_S = 0
const SENSITIVE_PRO_MMU_WR_ACS_V = 0x1
const SENSITIVE_PRO_MMU_WR_ACS_S = 1
const SENSITIVE_PRO_MMU_RD_ACS_V = 0x1
const SENSITIVE_PRO_MMU_RD_ACS_S = 0
const SENSITIVE_DMA_APBPERI_SPI2_PMS_CONSTRAIN_LOCK_V = 0x1
const SENSITIVE_DMA_APBPERI_SPI2_PMS_CONSTRAIN_LOCK_S = 0
const SENSITIVE_DMA_APBPERI_SPI2_PMS_CONSTRAIN_SRAM_CACHEDATAARRAY_PMS_1 = 0x00000003
const SENSITIVE_DMA_APBPERI_SPI2_PMS_CONSTRAIN_SRAM_CACHEDATAARRAY_PMS_1_V = 0x3
const SENSITIVE_DMA_APBPERI_SPI2_PMS_CONSTRAIN_SRAM_CACHEDATAARRAY_PMS_1_S = 10
const SENSITIVE_DMA_APBPERI_SPI2_PMS_CONSTRAIN_SRAM_CACHEDATAARRAY_PMS_0 = 0x00000003
const SENSITIVE_DMA_APBPERI_SPI2_PMS_CONSTRAIN_SRAM_CACHEDATAARRAY_PMS_0_V = 0x3
const SENSITIVE_DMA_APBPERI_SPI2_PMS_CONSTRAIN_SRAM_CACHEDATAARRAY_PMS_0_S = 8
const SENSITIVE_DMA_APBPERI_SPI2_PMS_CONSTRAIN_SRAM_PMS_3 = 0x00000003
const SENSITIVE_DMA_APBPERI_SPI2_PMS_CONSTRAIN_SRAM_PMS_3_V = 0x3
const SENSITIVE_DMA_APBPERI_SPI2_PMS_CONSTRAIN_SRAM_PMS_3_S = 6
const SENSITIVE_DMA_APBPERI_SPI2_PMS_CONSTRAIN_SRAM_PMS_2 = 0x00000003
const SENSITIVE_DMA_APBPERI_SPI2_PMS_CONSTRAIN_SRAM_PMS_2_V = 0x3
const SENSITIVE_DMA_APBPERI_SPI2_PMS_CONSTRAIN_SRAM_PMS_2_S = 4
const SENSITIVE_DMA_APBPERI_SPI2_PMS_CONSTRAIN_SRAM_PMS_1 = 0x00000003
const SENSITIVE_DMA_APBPERI_SPI2_PMS_CONSTRAIN_SRAM_PMS_1_V = 0x3
const SENSITIVE_DMA_APBPERI_SPI2_PMS_CONSTRAIN_SRAM_PMS_1_S = 2
const SENSITIVE_DMA_APBPERI_SPI2_PMS_CONSTRAIN_SRAM_PMS_0 = 0x00000003
const SENSITIVE_DMA_APBPERI_SPI2_PMS_CONSTRAIN_SRAM_PMS_0_V = 0x3
const SENSITIVE_DMA_APBPERI_SPI2_PMS_CONSTRAIN_SRAM_PMS_0_S = 0
const SENSITIVE_DMA_APBPERI_SPI3_PMS_CONSTRAIN_LOCK_V = 0x1
const SENSITIVE_DMA_APBPERI_SPI3_PMS_CONSTRAIN_LOCK_S = 0
const SENSITIVE_DMA_APBPERI_SPI3_PMS_CONSTRAIN_SRAM_CACHEDATAARRAY_PMS_1 = 0x00000003
const SENSITIVE_DMA_APBPERI_SPI3_PMS_CONSTRAIN_SRAM_CACHEDATAARRAY_PMS_1_V = 0x3
const SENSITIVE_DMA_APBPERI_SPI3_PMS_CONSTRAIN_SRAM_CACHEDATAARRAY_PMS_1_S = 10
const SENSITIVE_DMA_APBPERI_SPI3_PMS_CONSTRAIN_SRAM_CACHEDATAARRAY_PMS_0 = 0x00000003
const SENSITIVE_DMA_APBPERI_SPI3_PMS_CONSTRAIN_SRAM_CACHEDATAARRAY_PMS_0_V = 0x3
const SENSITIVE_DMA_APBPERI_SPI3_PMS_CONSTRAIN_SRAM_CACHEDATAARRAY_PMS_0_S = 8
const SENSITIVE_DMA_APBPERI_SPI3_PMS_CONSTRAIN_SRAM_PMS_3 = 0x00000003
const SENSITIVE_DMA_APBPERI_SPI3_PMS_CONSTRAIN_SRAM_PMS_3_V = 0x3
const SENSITIVE_DMA_APBPERI_SPI3_PMS_CONSTRAIN_SRAM_PMS_3_S = 6
const SENSITIVE_DMA_APBPERI_SPI3_PMS_CONSTRAIN_SRAM_PMS_2 = 0x00000003
const SENSITIVE_DMA_APBPERI_SPI3_PMS_CONSTRAIN_SRAM_PMS_2_V = 0x3
const SENSITIVE_DMA_APBPERI_SPI3_PMS_CONSTRAIN_SRAM_PMS_2_S = 4
const SENSITIVE_DMA_APBPERI_SPI3_PMS_CONSTRAIN_SRAM_PMS_1 = 0x00000003
const SENSITIVE_DMA_APBPERI_SPI3_PMS_CONSTRAIN_SRAM_PMS_1_V = 0x3
const SENSITIVE_DMA_APBPERI_SPI3_PMS_CONSTRAIN_SRAM_PMS_1_S = 2
const SENSITIVE_DMA_APBPERI_SPI3_PMS_CONSTRAIN_SRAM_PMS_0 = 0x00000003
const SENSITIVE_DMA_APBPERI_SPI3_PMS_CONSTRAIN_SRAM_PMS_0_V = 0x3
const SENSITIVE_DMA_APBPERI_SPI3_PMS_CONSTRAIN_SRAM_PMS_0_S = 0
const SENSITIVE_DMA_APBPERI_UHCI0_PMS_CONSTRAIN_LOCK_V = 0x1
const SENSITIVE_DMA_APBPERI_UHCI0_PMS_CONSTRAIN_LOCK_S = 0
const SENSITIVE_DMA_APBPERI_UHCI0_PMS_CONSTRAIN_SRAM_CACHEDATAARRAY_PMS_1 = 0x00000003
const SENSITIVE_DMA_APBPERI_UHCI0_PMS_CONSTRAIN_SRAM_CACHEDATAARRAY_PMS_1_V = 0x3
const SENSITIVE_DMA_APBPERI_UHCI0_PMS_CONSTRAIN_SRAM_CACHEDATAARRAY_PMS_1_S = 10
const SENSITIVE_DMA_APBPERI_UHCI0_PMS_CONSTRAIN_SRAM_CACHEDATAARRAY_PMS_0 = 0x00000003
const SENSITIVE_DMA_APBPERI_UHCI0_PMS_CONSTRAIN_SRAM_CACHEDATAARRAY_PMS_0_V = 0x3
const SENSITIVE_DMA_APBPERI_UHCI0_PMS_CONSTRAIN_SRAM_CACHEDATAARRAY_PMS_0_S = 8
const SENSITIVE_DMA_APBPERI_UHCI0_PMS_CONSTRAIN_SRAM_PMS_3 = 0x00000003
const SENSITIVE_DMA_APBPERI_UHCI0_PMS_CONSTRAIN_SRAM_PMS_3_V = 0x3
const SENSITIVE_DMA_APBPERI_UHCI0_PMS_CONSTRAIN_SRAM_PMS_3_S = 6
const SENSITIVE_DMA_APBPERI_UHCI0_PMS_CONSTRAIN_SRAM_PMS_2 = 0x00000003
const SENSITIVE_DMA_APBPERI_UHCI0_PMS_CONSTRAIN_SRAM_PMS_2_V = 0x3
const SENSITIVE_DMA_APBPERI_UHCI0_PMS_CONSTRAIN_SRAM_PMS_2_S = 4
const SENSITIVE_DMA_APBPERI_UHCI0_PMS_CONSTRAIN_SRAM_PMS_1 = 0x00000003
const SENSITIVE_DMA_APBPERI_UHCI0_PMS_CONSTRAIN_SRAM_PMS_1_V = 0x3
const SENSITIVE_DMA_APBPERI_UHCI0_PMS_CONSTRAIN_SRAM_PMS_1_S = 2
const SENSITIVE_DMA_APBPERI_UHCI0_PMS_CONSTRAIN_SRAM_PMS_0 = 0x00000003
const SENSITIVE_DMA_APBPERI_UHCI0_PMS_CONSTRAIN_SRAM_PMS_0_V = 0x3
const SENSITIVE_DMA_APBPERI_UHCI0_PMS_CONSTRAIN_SRAM_PMS_0_S = 0
const SENSITIVE_DMA_APBPERI_I2S0_PMS_CONSTRAIN_LOCK_V = 0x1
const SENSITIVE_DMA_APBPERI_I2S0_PMS_CONSTRAIN_LOCK_S = 0
const SENSITIVE_DMA_APBPERI_I2S0_PMS_CONSTRAIN_SRAM_CACHEDATAARRAY_PMS_1 = 0x00000003
const SENSITIVE_DMA_APBPERI_I2S0_PMS_CONSTRAIN_SRAM_CACHEDATAARRAY_PMS_1_V = 0x3
const SENSITIVE_DMA_APBPERI_I2S0_PMS_CONSTRAIN_SRAM_CACHEDATAARRAY_PMS_1_S = 10
const SENSITIVE_DMA_APBPERI_I2S0_PMS_CONSTRAIN_SRAM_CACHEDATAARRAY_PMS_0 = 0x00000003
const SENSITIVE_DMA_APBPERI_I2S0_PMS_CONSTRAIN_SRAM_CACHEDATAARRAY_PMS_0_V = 0x3
const SENSITIVE_DMA_APBPERI_I2S0_PMS_CONSTRAIN_SRAM_CACHEDATAARRAY_PMS_0_S = 8
const SENSITIVE_DMA_APBPERI_I2S0_PMS_CONSTRAIN_SRAM_PMS_3 = 0x00000003
const SENSITIVE_DMA_APBPERI_I2S0_PMS_CONSTRAIN_SRAM_PMS_3_V = 0x3
const SENSITIVE_DMA_APBPERI_I2S0_PMS_CONSTRAIN_SRAM_PMS_3_S = 6
const SENSITIVE_DMA_APBPERI_I2S0_PMS_CONSTRAIN_SRAM_PMS_2 = 0x00000003
const SENSITIVE_DMA_APBPERI_I2S0_PMS_CONSTRAIN_SRAM_PMS_2_V = 0x3
const SENSITIVE_DMA_APBPERI_I2S0_PMS_CONSTRAIN_SRAM_PMS_2_S = 4
const SENSITIVE_DMA_APBPERI_I2S0_PMS_CONSTRAIN_SRAM_PMS_1 = 0x00000003
const SENSITIVE_DMA_APBPERI_I2S0_PMS_CONSTRAIN_SRAM_PMS_1_V = 0x3
const SENSITIVE_DMA_APBPERI_I2S0_PMS_CONSTRAIN_SRAM_PMS_1_S = 2
const SENSITIVE_DMA_APBPERI_I2S0_PMS_CONSTRAIN_SRAM_PMS_0 = 0x00000003
const SENSITIVE_DMA_APBPERI_I2S0_PMS_CONSTRAIN_SRAM_PMS_0_V = 0x3
const SENSITIVE_DMA_APBPERI_I2S0_PMS_CONSTRAIN_SRAM_PMS_0_S = 0
const SENSITIVE_DMA_APBPERI_I2S1_PMS_CONSTRAIN_LOCK_V = 0x1
const SENSITIVE_DMA_APBPERI_I2S1_PMS_CONSTRAIN_LOCK_S = 0
const SENSITIVE_DMA_APBPERI_I2S1_PMS_CONSTRAIN_SRAM_CACHEDATAARRAY_PMS_1 = 0x00000003
const SENSITIVE_DMA_APBPERI_I2S1_PMS_CONSTRAIN_SRAM_CACHEDATAARRAY_PMS_1_V = 0x3
const SENSITIVE_DMA_APBPERI_I2S1_PMS_CONSTRAIN_SRAM_CACHEDATAARRAY_PMS_1_S = 10
const SENSITIVE_DMA_APBPERI_I2S1_PMS_CONSTRAIN_SRAM_CACHEDATAARRAY_PMS_0 = 0x00000003
const SENSITIVE_DMA_APBPERI_I2S1_PMS_CONSTRAIN_SRAM_CACHEDATAARRAY_PMS_0_V = 0x3
const SENSITIVE_DMA_APBPERI_I2S1_PMS_CONSTRAIN_SRAM_CACHEDATAARRAY_PMS_0_S = 8
const SENSITIVE_DMA_APBPERI_I2S1_PMS_CONSTRAIN_SRAM_PMS_3 = 0x00000003
const SENSITIVE_DMA_APBPERI_I2S1_PMS_CONSTRAIN_SRAM_PMS_3_V = 0x3
const SENSITIVE_DMA_APBPERI_I2S1_PMS_CONSTRAIN_SRAM_PMS_3_S = 6
const SENSITIVE_DMA_APBPERI_I2S1_PMS_CONSTRAIN_SRAM_PMS_2 = 0x00000003
const SENSITIVE_DMA_APBPERI_I2S1_PMS_CONSTRAIN_SRAM_PMS_2_V = 0x3
const SENSITIVE_DMA_APBPERI_I2S1_PMS_CONSTRAIN_SRAM_PMS_2_S = 4
const SENSITIVE_DMA_APBPERI_I2S1_PMS_CONSTRAIN_SRAM_PMS_1 = 0x00000003
const SENSITIVE_DMA_APBPERI_I2S1_PMS_CONSTRAIN_SRAM_PMS_1_V = 0x3
const SENSITIVE_DMA_APBPERI_I2S1_PMS_CONSTRAIN_SRAM_PMS_1_S = 2
const SENSITIVE_DMA_APBPERI_I2S1_PMS_CONSTRAIN_SRAM_PMS_0 = 0x00000003
const SENSITIVE_DMA_APBPERI_I2S1_PMS_CONSTRAIN_SRAM_PMS_0_V = 0x3
const SENSITIVE_DMA_APBPERI_I2S1_PMS_CONSTRAIN_SRAM_PMS_0_S = 0
const SENSITIVE_DMA_APBPERI_MAC_PMS_CONSTRAIN_LOCK_V = 0x1
const SENSITIVE_DMA_APBPERI_MAC_PMS_CONSTRAIN_LOCK_S = 0
const SENSITIVE_DMA_APBPERI_MAC_PMS_CONSTRAIN_SRAM_CACHEDATAARRAY_PMS_1 = 0x00000003
const SENSITIVE_DMA_APBPERI_MAC_PMS_CONSTRAIN_SRAM_CACHEDATAARRAY_PMS_1_V = 0x3
const SENSITIVE_DMA_APBPERI_MAC_PMS_CONSTRAIN_SRAM_CACHEDATAARRAY_PMS_1_S = 10
const SENSITIVE_DMA_APBPERI_MAC_PMS_CONSTRAIN_SRAM_CACHEDATAARRAY_PMS_0 = 0x00000003
const SENSITIVE_DMA_APBPERI_MAC_PMS_CONSTRAIN_SRAM_CACHEDATAARRAY_PMS_0_V = 0x3
const SENSITIVE_DMA_APBPERI_MAC_PMS_CONSTRAIN_SRAM_CACHEDATAARRAY_PMS_0_S = 8
const SENSITIVE_DMA_APBPERI_MAC_PMS_CONSTRAIN_SRAM_PMS_3 = 0x00000003
const SENSITIVE_DMA_APBPERI_MAC_PMS_CONSTRAIN_SRAM_PMS_3_V = 0x3
const SENSITIVE_DMA_APBPERI_MAC_PMS_CONSTRAIN_SRAM_PMS_3_S = 6
const SENSITIVE_DMA_APBPERI_MAC_PMS_CONSTRAIN_SRAM_PMS_2 = 0x00000003
const SENSITIVE_DMA_APBPERI_MAC_PMS_CONSTRAIN_SRAM_PMS_2_V = 0x3
const SENSITIVE_DMA_APBPERI_MAC_PMS_CONSTRAIN_SRAM_PMS_2_S = 4
const SENSITIVE_DMA_APBPERI_MAC_PMS_CONSTRAIN_SRAM_PMS_1 = 0x00000003
const SENSITIVE_DMA_APBPERI_MAC_PMS_CONSTRAIN_SRAM_PMS_1_V = 0x3
const SENSITIVE_DMA_APBPERI_MAC_PMS_CONSTRAIN_SRAM_PMS_1_S = 2
const SENSITIVE_DMA_APBPERI_MAC_PMS_CONSTRAIN_SRAM_PMS_0 = 0x00000003
const SENSITIVE_DMA_APBPERI_MAC_PMS_CONSTRAIN_SRAM_PMS_0_V = 0x3
const SENSITIVE_DMA_APBPERI_MAC_PMS_CONSTRAIN_SRAM_PMS_0_S = 0
const SENSITIVE_DMA_APBPERI_BACKUP_PMS_CONSTRAIN_LOCK_V = 0x1
const SENSITIVE_DMA_APBPERI_BACKUP_PMS_CONSTRAIN_LOCK_S = 0
const SENSITIVE_DMA_APBPERI_BACKUP_PMS_CONSTRAIN_SRAM_CACHEDATAARRAY_PMS_1 = 0x00000003
const SENSITIVE_DMA_APBPERI_BACKUP_PMS_CONSTRAIN_SRAM_CACHEDATAARRAY_PMS_1_V = 0x3
const SENSITIVE_DMA_APBPERI_BACKUP_PMS_CONSTRAIN_SRAM_CACHEDATAARRAY_PMS_1_S = 10
const SENSITIVE_DMA_APBPERI_BACKUP_PMS_CONSTRAIN_SRAM_CACHEDATAARRAY_PMS_0 = 0x00000003
const SENSITIVE_DMA_APBPERI_BACKUP_PMS_CONSTRAIN_SRAM_CACHEDATAARRAY_PMS_0_V = 0x3
const SENSITIVE_DMA_APBPERI_BACKUP_PMS_CONSTRAIN_SRAM_CACHEDATAARRAY_PMS_0_S = 8
const SENSITIVE_DMA_APBPERI_BACKUP_PMS_CONSTRAIN_SRAM_PMS_3 = 0x00000003
const SENSITIVE_DMA_APBPERI_BACKUP_PMS_CONSTRAIN_SRAM_PMS_3_V = 0x3
const SENSITIVE_DMA_APBPERI_BACKUP_PMS_CONSTRAIN_SRAM_PMS_3_S = 6
const SENSITIVE_DMA_APBPERI_BACKUP_PMS_CONSTRAIN_SRAM_PMS_2 = 0x00000003
const SENSITIVE_DMA_APBPERI_BACKUP_PMS_CONSTRAIN_SRAM_PMS_2_V = 0x3
const SENSITIVE_DMA_APBPERI_BACKUP_PMS_CONSTRAIN_SRAM_PMS_2_S = 4
const SENSITIVE_DMA_APBPERI_BACKUP_PMS_CONSTRAIN_SRAM_PMS_1 = 0x00000003
const SENSITIVE_DMA_APBPERI_BACKUP_PMS_CONSTRAIN_SRAM_PMS_1_V = 0x3
const SENSITIVE_DMA_APBPERI_BACKUP_PMS_CONSTRAIN_SRAM_PMS_1_S = 2
const SENSITIVE_DMA_APBPERI_BACKUP_PMS_CONSTRAIN_SRAM_PMS_0 = 0x00000003
const SENSITIVE_DMA_APBPERI_BACKUP_PMS_CONSTRAIN_SRAM_PMS_0_V = 0x3
const SENSITIVE_DMA_APBPERI_BACKUP_PMS_CONSTRAIN_SRAM_PMS_0_S = 0
const SENSITIVE_DMA_APBPERI_AES_PMS_CONSTRAIN_LOCK_V = 0x1
const SENSITIVE_DMA_APBPERI_AES_PMS_CONSTRAIN_LOCK_S = 0
const SENSITIVE_DMA_APBPERI_AES_PMS_CONSTRAIN_SRAM_CACHEDATAARRAY_PMS_1 = 0x00000003
const SENSITIVE_DMA_APBPERI_AES_PMS_CONSTRAIN_SRAM_CACHEDATAARRAY_PMS_1_V = 0x3
const SENSITIVE_DMA_APBPERI_AES_PMS_CONSTRAIN_SRAM_CACHEDATAARRAY_PMS_1_S = 10
const SENSITIVE_DMA_APBPERI_AES_PMS_CONSTRAIN_SRAM_CACHEDATAARRAY_PMS_0 = 0x00000003
const SENSITIVE_DMA_APBPERI_AES_PMS_CONSTRAIN_SRAM_CACHEDATAARRAY_PMS_0_V = 0x3
const SENSITIVE_DMA_APBPERI_AES_PMS_CONSTRAIN_SRAM_CACHEDATAARRAY_PMS_0_S = 8
const SENSITIVE_DMA_APBPERI_AES_PMS_CONSTRAIN_SRAM_PMS_3 = 0x00000003
const SENSITIVE_DMA_APBPERI_AES_PMS_CONSTRAIN_SRAM_PMS_3_V = 0x3
const SENSITIVE_DMA_APBPERI_AES_PMS_CONSTRAIN_SRAM_PMS_3_S = 6
const SENSITIVE_DMA_APBPERI_AES_PMS_CONSTRAIN_SRAM_PMS_2 = 0x00000003
const SENSITIVE_DMA_APBPERI_AES_PMS_CONSTRAIN_SRAM_PMS_2_V = 0x3
const SENSITIVE_DMA_APBPERI_AES_PMS_CONSTRAIN_SRAM_PMS_2_S = 4
const SENSITIVE_DMA_APBPERI_AES_PMS_CONSTRAIN_SRAM_PMS_1 = 0x00000003
const SENSITIVE_DMA_APBPERI_AES_PMS_CONSTRAIN_SRAM_PMS_1_V = 0x3
const SENSITIVE_DMA_APBPERI_AES_PMS_CONSTRAIN_SRAM_PMS_1_S = 2
const SENSITIVE_DMA_APBPERI_AES_PMS_CONSTRAIN_SRAM_PMS_0 = 0x00000003
const SENSITIVE_DMA_APBPERI_AES_PMS_CONSTRAIN_SRAM_PMS_0_V = 0x3
const SENSITIVE_DMA_APBPERI_AES_PMS_CONSTRAIN_SRAM_PMS_0_S = 0
const SENSITIVE_DMA_APBPERI_SHA_PMS_CONSTRAIN_LOCK_V = 0x1
const SENSITIVE_DMA_APBPERI_SHA_PMS_CONSTRAIN_LOCK_S = 0
const SENSITIVE_DMA_APBPERI_SHA_PMS_CONSTRAIN_SRAM_CACHEDATAARRAY_PMS_1 = 0x00000003
const SENSITIVE_DMA_APBPERI_SHA_PMS_CONSTRAIN_SRAM_CACHEDATAARRAY_PMS_1_V = 0x3
const SENSITIVE_DMA_APBPERI_SHA_PMS_CONSTRAIN_SRAM_CACHEDATAARRAY_PMS_1_S = 10
const SENSITIVE_DMA_APBPERI_SHA_PMS_CONSTRAIN_SRAM_CACHEDATAARRAY_PMS_0 = 0x00000003
const SENSITIVE_DMA_APBPERI_SHA_PMS_CONSTRAIN_SRAM_CACHEDATAARRAY_PMS_0_V = 0x3
const SENSITIVE_DMA_APBPERI_SHA_PMS_CONSTRAIN_SRAM_CACHEDATAARRAY_PMS_0_S = 8
const SENSITIVE_DMA_APBPERI_SHA_PMS_CONSTRAIN_SRAM_PMS_3 = 0x00000003
const SENSITIVE_DMA_APBPERI_SHA_PMS_CONSTRAIN_SRAM_PMS_3_V = 0x3
const SENSITIVE_DMA_APBPERI_SHA_PMS_CONSTRAIN_SRAM_PMS_3_S = 6
const SENSITIVE_DMA_APBPERI_SHA_PMS_CONSTRAIN_SRAM_PMS_2 = 0x00000003
const SENSITIVE_DMA_APBPERI_SHA_PMS_CONSTRAIN_SRAM_PMS_2_V = 0x3
const SENSITIVE_DMA_APBPERI_SHA_PMS_CONSTRAIN_SRAM_PMS_2_S = 4
const SENSITIVE_DMA_APBPERI_SHA_PMS_CONSTRAIN_SRAM_PMS_1 = 0x00000003
const SENSITIVE_DMA_APBPERI_SHA_PMS_CONSTRAIN_SRAM_PMS_1_V = 0x3
const SENSITIVE_DMA_APBPERI_SHA_PMS_CONSTRAIN_SRAM_PMS_1_S = 2
const SENSITIVE_DMA_APBPERI_SHA_PMS_CONSTRAIN_SRAM_PMS_0 = 0x00000003
const SENSITIVE_DMA_APBPERI_SHA_PMS_CONSTRAIN_SRAM_PMS_0_V = 0x3
const SENSITIVE_DMA_APBPERI_SHA_PMS_CONSTRAIN_SRAM_PMS_0_S = 0
const SENSITIVE_DMA_APBPERI_ADC_DAC_PMS_CONSTRAIN_LOCK_V = 0x1
const SENSITIVE_DMA_APBPERI_ADC_DAC_PMS_CONSTRAIN_LOCK_S = 0
const SENSITIVE_DMA_APBPERI_ADC_DAC_PMS_CONSTRAIN_SRAM_CACHEDATAARRAY_PMS_1 = 0x00000003
const SENSITIVE_DMA_APBPERI_ADC_DAC_PMS_CONSTRAIN_SRAM_CACHEDATAARRAY_PMS_1_V = 0x3
const SENSITIVE_DMA_APBPERI_ADC_DAC_PMS_CONSTRAIN_SRAM_CACHEDATAARRAY_PMS_1_S = 10
const SENSITIVE_DMA_APBPERI_ADC_DAC_PMS_CONSTRAIN_SRAM_CACHEDATAARRAY_PMS_0 = 0x00000003
const SENSITIVE_DMA_APBPERI_ADC_DAC_PMS_CONSTRAIN_SRAM_CACHEDATAARRAY_PMS_0_V = 0x3
const SENSITIVE_DMA_APBPERI_ADC_DAC_PMS_CONSTRAIN_SRAM_CACHEDATAARRAY_PMS_0_S = 8
const SENSITIVE_DMA_APBPERI_ADC_DAC_PMS_CONSTRAIN_SRAM_PMS_3 = 0x00000003
const SENSITIVE_DMA_APBPERI_ADC_DAC_PMS_CONSTRAIN_SRAM_PMS_3_V = 0x3
const SENSITIVE_DMA_APBPERI_ADC_DAC_PMS_CONSTRAIN_SRAM_PMS_3_S = 6
const SENSITIVE_DMA_APBPERI_ADC_DAC_PMS_CONSTRAIN_SRAM_PMS_2 = 0x00000003
const SENSITIVE_DMA_APBPERI_ADC_DAC_PMS_CONSTRAIN_SRAM_PMS_2_V = 0x3
const SENSITIVE_DMA_APBPERI_ADC_DAC_PMS_CONSTRAIN_SRAM_PMS_2_S = 4
const SENSITIVE_DMA_APBPERI_ADC_DAC_PMS_CONSTRAIN_SRAM_PMS_1 = 0x00000003
const SENSITIVE_DMA_APBPERI_ADC_DAC_PMS_CONSTRAIN_SRAM_PMS_1_V = 0x3
const SENSITIVE_DMA_APBPERI_ADC_DAC_PMS_CONSTRAIN_SRAM_PMS_1_S = 2
const SENSITIVE_DMA_APBPERI_ADC_DAC_PMS_CONSTRAIN_SRAM_PMS_0 = 0x00000003
const SENSITIVE_DMA_APBPERI_ADC_DAC_PMS_CONSTRAIN_SRAM_PMS_0_V = 0x3
const SENSITIVE_DMA_APBPERI_ADC_DAC_PMS_CONSTRAIN_SRAM_PMS_0_S = 0
const SENSITIVE_DMA_APBPERI_RMT_PMS_CONSTRAIN_LOCK_V = 0x1
const SENSITIVE_DMA_APBPERI_RMT_PMS_CONSTRAIN_LOCK_S = 0
const SENSITIVE_DMA_APBPERI_RMT_PMS_CONSTRAIN_SRAM_CACHEDATAARRAY_PMS_1 = 0x00000003
const SENSITIVE_DMA_APBPERI_RMT_PMS_CONSTRAIN_SRAM_CACHEDATAARRAY_PMS_1_V = 0x3
const SENSITIVE_DMA_APBPERI_RMT_PMS_CONSTRAIN_SRAM_CACHEDATAARRAY_PMS_1_S = 10
const SENSITIVE_DMA_APBPERI_RMT_PMS_CONSTRAIN_SRAM_CACHEDATAARRAY_PMS_0 = 0x00000003
const SENSITIVE_DMA_APBPERI_RMT_PMS_CONSTRAIN_SRAM_CACHEDATAARRAY_PMS_0_V = 0x3
const SENSITIVE_DMA_APBPERI_RMT_PMS_CONSTRAIN_SRAM_CACHEDATAARRAY_PMS_0_S = 8
const SENSITIVE_DMA_APBPERI_RMT_PMS_CONSTRAIN_SRAM_PMS_3 = 0x00000003
const SENSITIVE_DMA_APBPERI_RMT_PMS_CONSTRAIN_SRAM_PMS_3_V = 0x3
const SENSITIVE_DMA_APBPERI_RMT_PMS_CONSTRAIN_SRAM_PMS_3_S = 6
const SENSITIVE_DMA_APBPERI_RMT_PMS_CONSTRAIN_SRAM_PMS_2 = 0x00000003
const SENSITIVE_DMA_APBPERI_RMT_PMS_CONSTRAIN_SRAM_PMS_2_V = 0x3
const SENSITIVE_DMA_APBPERI_RMT_PMS_CONSTRAIN_SRAM_PMS_2_S = 4
const SENSITIVE_DMA_APBPERI_RMT_PMS_CONSTRAIN_SRAM_PMS_1 = 0x00000003
const SENSITIVE_DMA_APBPERI_RMT_PMS_CONSTRAIN_SRAM_PMS_1_V = 0x3
const SENSITIVE_DMA_APBPERI_RMT_PMS_CONSTRAIN_SRAM_PMS_1_S = 2
const SENSITIVE_DMA_APBPERI_RMT_PMS_CONSTRAIN_SRAM_PMS_0 = 0x00000003
const SENSITIVE_DMA_APBPERI_RMT_PMS_CONSTRAIN_SRAM_PMS_0_V = 0x3
const SENSITIVE_DMA_APBPERI_RMT_PMS_CONSTRAIN_SRAM_PMS_0_S = 0
const SENSITIVE_DMA_APBPERI_LCD_CAM_PMS_CONSTRAIN_LOCK_V = 0x1
const SENSITIVE_DMA_APBPERI_LCD_CAM_PMS_CONSTRAIN_LOCK_S = 0
const SENSITIVE_DMA_APBPERI_LCD_CAM_PMS_CONSTRAIN_SRAM_CACHEDATAARRAY_PMS_1 = 0x00000003
const SENSITIVE_DMA_APBPERI_LCD_CAM_PMS_CONSTRAIN_SRAM_CACHEDATAARRAY_PMS_1_V = 0x3
const SENSITIVE_DMA_APBPERI_LCD_CAM_PMS_CONSTRAIN_SRAM_CACHEDATAARRAY_PMS_1_S = 10
const SENSITIVE_DMA_APBPERI_LCD_CAM_PMS_CONSTRAIN_SRAM_CACHEDATAARRAY_PMS_0 = 0x00000003
const SENSITIVE_DMA_APBPERI_LCD_CAM_PMS_CONSTRAIN_SRAM_CACHEDATAARRAY_PMS_0_V = 0x3
const SENSITIVE_DMA_APBPERI_LCD_CAM_PMS_CONSTRAIN_SRAM_CACHEDATAARRAY_PMS_0_S = 8
const SENSITIVE_DMA_APBPERI_LCD_CAM_PMS_CONSTRAIN_SRAM_PMS_3 = 0x00000003
const SENSITIVE_DMA_APBPERI_LCD_CAM_PMS_CONSTRAIN_SRAM_PMS_3_V = 0x3
const SENSITIVE_DMA_APBPERI_LCD_CAM_PMS_CONSTRAIN_SRAM_PMS_3_S = 6
const SENSITIVE_DMA_APBPERI_LCD_CAM_PMS_CONSTRAIN_SRAM_PMS_2 = 0x00000003
const SENSITIVE_DMA_APBPERI_LCD_CAM_PMS_CONSTRAIN_SRAM_PMS_2_V = 0x3
const SENSITIVE_DMA_APBPERI_LCD_CAM_PMS_CONSTRAIN_SRAM_PMS_2_S = 4
const SENSITIVE_DMA_APBPERI_LCD_CAM_PMS_CONSTRAIN_SRAM_PMS_1 = 0x00000003
const SENSITIVE_DMA_APBPERI_LCD_CAM_PMS_CONSTRAIN_SRAM_PMS_1_V = 0x3
const SENSITIVE_DMA_APBPERI_LCD_CAM_PMS_CONSTRAIN_SRAM_PMS_1_S = 2
const SENSITIVE_DMA_APBPERI_LCD_CAM_PMS_CONSTRAIN_SRAM_PMS_0 = 0x00000003
const SENSITIVE_DMA_APBPERI_LCD_CAM_PMS_CONSTRAIN_SRAM_PMS_0_V = 0x3
const SENSITIVE_DMA_APBPERI_LCD_CAM_PMS_CONSTRAIN_SRAM_PMS_0_S = 0
const SENSITIVE_DMA_APBPERI_USB_PMS_CONSTRAIN_LOCK_V = 0x1
const SENSITIVE_DMA_APBPERI_USB_PMS_CONSTRAIN_LOCK_S = 0
const SENSITIVE_DMA_APBPERI_USB_PMS_CONSTRAIN_SRAM_CACHEDATAARRAY_PMS_1 = 0x00000003
const SENSITIVE_DMA_APBPERI_USB_PMS_CONSTRAIN_SRAM_CACHEDATAARRAY_PMS_1_V = 0x3
const SENSITIVE_DMA_APBPERI_USB_PMS_CONSTRAIN_SRAM_CACHEDATAARRAY_PMS_1_S = 10
const SENSITIVE_DMA_APBPERI_USB_PMS_CONSTRAIN_SRAM_CACHEDATAARRAY_PMS_0 = 0x00000003
const SENSITIVE_DMA_APBPERI_USB_PMS_CONSTRAIN_SRAM_CACHEDATAARRAY_PMS_0_V = 0x3
const SENSITIVE_DMA_APBPERI_USB_PMS_CONSTRAIN_SRAM_CACHEDATAARRAY_PMS_0_S = 8
const SENSITIVE_DMA_APBPERI_USB_PMS_CONSTRAIN_SRAM_PMS_3 = 0x00000003
const SENSITIVE_DMA_APBPERI_USB_PMS_CONSTRAIN_SRAM_PMS_3_V = 0x3
const SENSITIVE_DMA_APBPERI_USB_PMS_CONSTRAIN_SRAM_PMS_3_S = 6
const SENSITIVE_DMA_APBPERI_USB_PMS_CONSTRAIN_SRAM_PMS_2 = 0x00000003
const SENSITIVE_DMA_APBPERI_USB_PMS_CONSTRAIN_SRAM_PMS_2_V = 0x3
const SENSITIVE_DMA_APBPERI_USB_PMS_CONSTRAIN_SRAM_PMS_2_S = 4
const SENSITIVE_DMA_APBPERI_USB_PMS_CONSTRAIN_SRAM_PMS_1 = 0x00000003
const SENSITIVE_DMA_APBPERI_USB_PMS_CONSTRAIN_SRAM_PMS_1_V = 0x3
const SENSITIVE_DMA_APBPERI_USB_PMS_CONSTRAIN_SRAM_PMS_1_S = 2
const SENSITIVE_DMA_APBPERI_USB_PMS_CONSTRAIN_SRAM_PMS_0 = 0x00000003
const SENSITIVE_DMA_APBPERI_USB_PMS_CONSTRAIN_SRAM_PMS_0_V = 0x3
const SENSITIVE_DMA_APBPERI_USB_PMS_CONSTRAIN_SRAM_PMS_0_S = 0
const SENSITIVE_DMA_APBPERI_LC_PMS_CONSTRAIN_LOCK_V = 0x1
const SENSITIVE_DMA_APBPERI_LC_PMS_CONSTRAIN_LOCK_S = 0
const SENSITIVE_DMA_APBPERI_LC_PMS_CONSTRAIN_SRAM_CACHEDATAARRAY_PMS_1 = 0x00000003
const SENSITIVE_DMA_APBPERI_LC_PMS_CONSTRAIN_SRAM_CACHEDATAARRAY_PMS_1_V = 0x3
const SENSITIVE_DMA_APBPERI_LC_PMS_CONSTRAIN_SRAM_CACHEDATAARRAY_PMS_1_S = 10
const SENSITIVE_DMA_APBPERI_LC_PMS_CONSTRAIN_SRAM_CACHEDATAARRAY_PMS_0 = 0x00000003
const SENSITIVE_DMA_APBPERI_LC_PMS_CONSTRAIN_SRAM_CACHEDATAARRAY_PMS_0_V = 0x3
const SENSITIVE_DMA_APBPERI_LC_PMS_CONSTRAIN_SRAM_CACHEDATAARRAY_PMS_0_S = 8
const SENSITIVE_DMA_APBPERI_LC_PMS_CONSTRAIN_SRAM_PMS_3 = 0x00000003
const SENSITIVE_DMA_APBPERI_LC_PMS_CONSTRAIN_SRAM_PMS_3_V = 0x3
const SENSITIVE_DMA_APBPERI_LC_PMS_CONSTRAIN_SRAM_PMS_3_S = 6
const SENSITIVE_DMA_APBPERI_LC_PMS_CONSTRAIN_SRAM_PMS_2 = 0x00000003
const SENSITIVE_DMA_APBPERI_LC_PMS_CONSTRAIN_SRAM_PMS_2_V = 0x3
const SENSITIVE_DMA_APBPERI_LC_PMS_CONSTRAIN_SRAM_PMS_2_S = 4
const SENSITIVE_DMA_APBPERI_LC_PMS_CONSTRAIN_SRAM_PMS_1 = 0x00000003
const SENSITIVE_DMA_APBPERI_LC_PMS_CONSTRAIN_SRAM_PMS_1_V = 0x3
const SENSITIVE_DMA_APBPERI_LC_PMS_CONSTRAIN_SRAM_PMS_1_S = 2
const SENSITIVE_DMA_APBPERI_LC_PMS_CONSTRAIN_SRAM_PMS_0 = 0x00000003
const SENSITIVE_DMA_APBPERI_LC_PMS_CONSTRAIN_SRAM_PMS_0_V = 0x3
const SENSITIVE_DMA_APBPERI_LC_PMS_CONSTRAIN_SRAM_PMS_0_S = 0
const SENSITIVE_DMA_APBPERI_SDIO_PMS_CONSTRAIN_LOCK_V = 0x1
const SENSITIVE_DMA_APBPERI_SDIO_PMS_CONSTRAIN_LOCK_S = 0
const SENSITIVE_DMA_APBPERI_SDIO_PMS_CONSTRAIN_SRAM_CACHEDATAARRAY_PMS_1 = 0x00000003
const SENSITIVE_DMA_APBPERI_SDIO_PMS_CONSTRAIN_SRAM_CACHEDATAARRAY_PMS_1_V = 0x3
const SENSITIVE_DMA_APBPERI_SDIO_PMS_CONSTRAIN_SRAM_CACHEDATAARRAY_PMS_1_S = 10
const SENSITIVE_DMA_APBPERI_SDIO_PMS_CONSTRAIN_SRAM_CACHEDATAARRAY_PMS_0 = 0x00000003
const SENSITIVE_DMA_APBPERI_SDIO_PMS_CONSTRAIN_SRAM_CACHEDATAARRAY_PMS_0_V = 0x3
const SENSITIVE_DMA_APBPERI_SDIO_PMS_CONSTRAIN_SRAM_CACHEDATAARRAY_PMS_0_S = 8
const SENSITIVE_DMA_APBPERI_SDIO_PMS_CONSTRAIN_SRAM_PMS_3 = 0x00000003
const SENSITIVE_DMA_APBPERI_SDIO_PMS_CONSTRAIN_SRAM_PMS_3_V = 0x3
const SENSITIVE_DMA_APBPERI_SDIO_PMS_CONSTRAIN_SRAM_PMS_3_S = 6
const SENSITIVE_DMA_APBPERI_SDIO_PMS_CONSTRAIN_SRAM_PMS_2 = 0x00000003
const SENSITIVE_DMA_APBPERI_SDIO_PMS_CONSTRAIN_SRAM_PMS_2_V = 0x3
const SENSITIVE_DMA_APBPERI_SDIO_PMS_CONSTRAIN_SRAM_PMS_2_S = 4
const SENSITIVE_DMA_APBPERI_SDIO_PMS_CONSTRAIN_SRAM_PMS_1 = 0x00000003
const SENSITIVE_DMA_APBPERI_SDIO_PMS_CONSTRAIN_SRAM_PMS_1_V = 0x3
const SENSITIVE_DMA_APBPERI_SDIO_PMS_CONSTRAIN_SRAM_PMS_1_S = 2
const SENSITIVE_DMA_APBPERI_SDIO_PMS_CONSTRAIN_SRAM_PMS_0 = 0x00000003
const SENSITIVE_DMA_APBPERI_SDIO_PMS_CONSTRAIN_SRAM_PMS_0_V = 0x3
const SENSITIVE_DMA_APBPERI_SDIO_PMS_CONSTRAIN_SRAM_PMS_0_S = 0
const SENSITIVE_DMA_APBPERI_PMS_MONITOR_LOCK_V = 0x1
const SENSITIVE_DMA_APBPERI_PMS_MONITOR_LOCK_S = 0
const SENSITIVE_DMA_APBPERI_PMS_MONITOR_VIOLATE_EN_V = 0x1
const SENSITIVE_DMA_APBPERI_PMS_MONITOR_VIOLATE_EN_S = 1
const SENSITIVE_DMA_APBPERI_PMS_MONITOR_VIOLATE_CLR_V = 0x1
const SENSITIVE_DMA_APBPERI_PMS_MONITOR_VIOLATE_CLR_S = 0
const SENSITIVE_DMA_APBPERI_PMS_MONITOR_VIOLATE_STATUS_ADDR = 0x003FFFFF
const SENSITIVE_DMA_APBPERI_PMS_MONITOR_VIOLATE_STATUS_ADDR_V = 0x3FFFFF
const SENSITIVE_DMA_APBPERI_PMS_MONITOR_VIOLATE_STATUS_ADDR_S = 3
const SENSITIVE_DMA_APBPERI_PMS_MONITOR_VIOLATE_STATUS_WORLD = 0x00000003
const SENSITIVE_DMA_APBPERI_PMS_MONITOR_VIOLATE_STATUS_WORLD_V = 0x3
const SENSITIVE_DMA_APBPERI_PMS_MONITOR_VIOLATE_STATUS_WORLD_S = 1
const SENSITIVE_DMA_APBPERI_PMS_MONITOR_VIOLATE_INTR_V = 0x1
const SENSITIVE_DMA_APBPERI_PMS_MONITOR_VIOLATE_INTR_S = 0
const SENSITIVE_DMA_APBPERI_PMS_MONITOR_VIOLATE_STATUS_BYTEEN = 0x0000FFFF
const SENSITIVE_DMA_APBPERI_PMS_MONITOR_VIOLATE_STATUS_BYTEEN_V = 0xFFFF
const SENSITIVE_DMA_APBPERI_PMS_MONITOR_VIOLATE_STATUS_BYTEEN_S = 1
const SENSITIVE_DMA_APBPERI_PMS_MONITOR_VIOLATE_STATUS_WR_V = 0x1
const SENSITIVE_DMA_APBPERI_PMS_MONITOR_VIOLATE_STATUS_WR_S = 0
const SENSITIVE_CORE_X_IRAM0_DRAM0_DMA_SPLIT_LINE_CONSTRAIN_LOCK_V = 0x1
const SENSITIVE_CORE_X_IRAM0_DRAM0_DMA_SPLIT_LINE_CONSTRAIN_LOCK_S = 0
const SENSITIVE_CORE_X_IRAM0_DRAM0_DMA_SRAM_SPLITADDR = 0x000000FF
const SENSITIVE_CORE_X_IRAM0_DRAM0_DMA_SRAM_SPLITADDR_V = 0xFF
const SENSITIVE_CORE_X_IRAM0_DRAM0_DMA_SRAM_SPLITADDR_S = 14
const SENSITIVE_CORE_X_IRAM0_DRAM0_DMA_SRAM_CATEGORY_6 = 0x00000003
const SENSITIVE_CORE_X_IRAM0_DRAM0_DMA_SRAM_CATEGORY_6_V = 0x3
const SENSITIVE_CORE_X_IRAM0_DRAM0_DMA_SRAM_CATEGORY_6_S = 12
const SENSITIVE_CORE_X_IRAM0_DRAM0_DMA_SRAM_CATEGORY_5 = 0x00000003
const SENSITIVE_CORE_X_IRAM0_DRAM0_DMA_SRAM_CATEGORY_5_V = 0x3
const SENSITIVE_CORE_X_IRAM0_DRAM0_DMA_SRAM_CATEGORY_5_S = 10
const SENSITIVE_CORE_X_IRAM0_DRAM0_DMA_SRAM_CATEGORY_4 = 0x00000003
const SENSITIVE_CORE_X_IRAM0_DRAM0_DMA_SRAM_CATEGORY_4_V = 0x3
const SENSITIVE_CORE_X_IRAM0_DRAM0_DMA_SRAM_CATEGORY_4_S = 8
const SENSITIVE_CORE_X_IRAM0_DRAM0_DMA_SRAM_CATEGORY_3 = 0x00000003
const SENSITIVE_CORE_X_IRAM0_DRAM0_DMA_SRAM_CATEGORY_3_V = 0x3
const SENSITIVE_CORE_X_IRAM0_DRAM0_DMA_SRAM_CATEGORY_3_S = 6
const SENSITIVE_CORE_X_IRAM0_DRAM0_DMA_SRAM_CATEGORY_2 = 0x00000003
const SENSITIVE_CORE_X_IRAM0_DRAM0_DMA_SRAM_CATEGORY_2_V = 0x3
const SENSITIVE_CORE_X_IRAM0_DRAM0_DMA_SRAM_CATEGORY_2_S = 4
const SENSITIVE_CORE_X_IRAM0_DRAM0_DMA_SRAM_CATEGORY_1 = 0x00000003
const SENSITIVE_CORE_X_IRAM0_DRAM0_DMA_SRAM_CATEGORY_1_V = 0x3
const SENSITIVE_CORE_X_IRAM0_DRAM0_DMA_SRAM_CATEGORY_1_S = 2
const SENSITIVE_CORE_X_IRAM0_DRAM0_DMA_SRAM_CATEGORY_0 = 0x00000003
const SENSITIVE_CORE_X_IRAM0_DRAM0_DMA_SRAM_CATEGORY_0_V = 0x3
const SENSITIVE_CORE_X_IRAM0_DRAM0_DMA_SRAM_CATEGORY_0_S = 0
const SENSITIVE_CORE_X_IRAM0_SRAM_LINE_0_SPLITADDR = 0x000000FF
const SENSITIVE_CORE_X_IRAM0_SRAM_LINE_0_SPLITADDR_V = 0xFF
const SENSITIVE_CORE_X_IRAM0_SRAM_LINE_0_SPLITADDR_S = 14
const SENSITIVE_CORE_X_IRAM0_SRAM_LINE_0_CATEGORY_6 = 0x00000003
const SENSITIVE_CORE_X_IRAM0_SRAM_LINE_0_CATEGORY_6_V = 0x3
const SENSITIVE_CORE_X_IRAM0_SRAM_LINE_0_CATEGORY_6_S = 12
const SENSITIVE_CORE_X_IRAM0_SRAM_LINE_0_CATEGORY_5 = 0x00000003
const SENSITIVE_CORE_X_IRAM0_SRAM_LINE_0_CATEGORY_5_V = 0x3
const SENSITIVE_CORE_X_IRAM0_SRAM_LINE_0_CATEGORY_5_S = 10
const SENSITIVE_CORE_X_IRAM0_SRAM_LINE_0_CATEGORY_4 = 0x00000003
const SENSITIVE_CORE_X_IRAM0_SRAM_LINE_0_CATEGORY_4_V = 0x3
const SENSITIVE_CORE_X_IRAM0_SRAM_LINE_0_CATEGORY_4_S = 8
const SENSITIVE_CORE_X_IRAM0_SRAM_LINE_0_CATEGORY_3 = 0x00000003
const SENSITIVE_CORE_X_IRAM0_SRAM_LINE_0_CATEGORY_3_V = 0x3
const SENSITIVE_CORE_X_IRAM0_SRAM_LINE_0_CATEGORY_3_S = 6
const SENSITIVE_CORE_X_IRAM0_SRAM_LINE_0_CATEGORY_2 = 0x00000003
const SENSITIVE_CORE_X_IRAM0_SRAM_LINE_0_CATEGORY_2_V = 0x3
const SENSITIVE_CORE_X_IRAM0_SRAM_LINE_0_CATEGORY_2_S = 4
const SENSITIVE_CORE_X_IRAM0_SRAM_LINE_0_CATEGORY_1 = 0x00000003
const SENSITIVE_CORE_X_IRAM0_SRAM_LINE_0_CATEGORY_1_V = 0x3
const SENSITIVE_CORE_X_IRAM0_SRAM_LINE_0_CATEGORY_1_S = 2
const SENSITIVE_CORE_X_IRAM0_SRAM_LINE_0_CATEGORY_0 = 0x00000003
const SENSITIVE_CORE_X_IRAM0_SRAM_LINE_0_CATEGORY_0_V = 0x3
const SENSITIVE_CORE_X_IRAM0_SRAM_LINE_0_CATEGORY_0_S = 0
const SENSITIVE_CORE_X_IRAM0_SRAM_LINE_1_SPLITADDR = 0x000000FF
const SENSITIVE_CORE_X_IRAM0_SRAM_LINE_1_SPLITADDR_V = 0xFF
const SENSITIVE_CORE_X_IRAM0_SRAM_LINE_1_SPLITADDR_S = 14
const SENSITIVE_CORE_X_IRAM0_SRAM_LINE_1_CATEGORY_6 = 0x00000003
const SENSITIVE_CORE_X_IRAM0_SRAM_LINE_1_CATEGORY_6_V = 0x3
const SENSITIVE_CORE_X_IRAM0_SRAM_LINE_1_CATEGORY_6_S = 12
const SENSITIVE_CORE_X_IRAM0_SRAM_LINE_1_CATEGORY_5 = 0x00000003
const SENSITIVE_CORE_X_IRAM0_SRAM_LINE_1_CATEGORY_5_V = 0x3
const SENSITIVE_CORE_X_IRAM0_SRAM_LINE_1_CATEGORY_5_S = 10
const SENSITIVE_CORE_X_IRAM0_SRAM_LINE_1_CATEGORY_4 = 0x00000003
const SENSITIVE_CORE_X_IRAM0_SRAM_LINE_1_CATEGORY_4_V = 0x3
const SENSITIVE_CORE_X_IRAM0_SRAM_LINE_1_CATEGORY_4_S = 8
const SENSITIVE_CORE_X_IRAM0_SRAM_LINE_1_CATEGORY_3 = 0x00000003
const SENSITIVE_CORE_X_IRAM0_SRAM_LINE_1_CATEGORY_3_V = 0x3
const SENSITIVE_CORE_X_IRAM0_SRAM_LINE_1_CATEGORY_3_S = 6
const SENSITIVE_CORE_X_IRAM0_SRAM_LINE_1_CATEGORY_2 = 0x00000003
const SENSITIVE_CORE_X_IRAM0_SRAM_LINE_1_CATEGORY_2_V = 0x3
const SENSITIVE_CORE_X_IRAM0_SRAM_LINE_1_CATEGORY_2_S = 4
const SENSITIVE_CORE_X_IRAM0_SRAM_LINE_1_CATEGORY_1 = 0x00000003
const SENSITIVE_CORE_X_IRAM0_SRAM_LINE_1_CATEGORY_1_V = 0x3
const SENSITIVE_CORE_X_IRAM0_SRAM_LINE_1_CATEGORY_1_S = 2
const SENSITIVE_CORE_X_IRAM0_SRAM_LINE_1_CATEGORY_0 = 0x00000003
const SENSITIVE_CORE_X_IRAM0_SRAM_LINE_1_CATEGORY_0_V = 0x3
const SENSITIVE_CORE_X_IRAM0_SRAM_LINE_1_CATEGORY_0_S = 0
const SENSITIVE_CORE_X_DRAM0_DMA_SRAM_LINE_0_SPLITADDR = 0x000000FF
const SENSITIVE_CORE_X_DRAM0_DMA_SRAM_LINE_0_SPLITADDR_V = 0xFF
const SENSITIVE_CORE_X_DRAM0_DMA_SRAM_LINE_0_SPLITADDR_S = 14
const SENSITIVE_CORE_X_DRAM0_DMA_SRAM_LINE_0_CATEGORY_6 = 0x00000003
const SENSITIVE_CORE_X_DRAM0_DMA_SRAM_LINE_0_CATEGORY_6_V = 0x3
const SENSITIVE_CORE_X_DRAM0_DMA_SRAM_LINE_0_CATEGORY_6_S = 12
const SENSITIVE_CORE_X_DRAM0_DMA_SRAM_LINE_0_CATEGORY_5 = 0x00000003
const SENSITIVE_CORE_X_DRAM0_DMA_SRAM_LINE_0_CATEGORY_5_V = 0x3
const SENSITIVE_CORE_X_DRAM0_DMA_SRAM_LINE_0_CATEGORY_5_S = 10
const SENSITIVE_CORE_X_DRAM0_DMA_SRAM_LINE_0_CATEGORY_4 = 0x00000003
const SENSITIVE_CORE_X_DRAM0_DMA_SRAM_LINE_0_CATEGORY_4_V = 0x3
const SENSITIVE_CORE_X_DRAM0_DMA_SRAM_LINE_0_CATEGORY_4_S = 8
const SENSITIVE_CORE_X_DRAM0_DMA_SRAM_LINE_0_CATEGORY_3 = 0x00000003
const SENSITIVE_CORE_X_DRAM0_DMA_SRAM_LINE_0_CATEGORY_3_V = 0x3
const SENSITIVE_CORE_X_DRAM0_DMA_SRAM_LINE_0_CATEGORY_3_S = 6
const SENSITIVE_CORE_X_DRAM0_DMA_SRAM_LINE_0_CATEGORY_2 = 0x00000003
const SENSITIVE_CORE_X_DRAM0_DMA_SRAM_LINE_0_CATEGORY_2_V = 0x3
const SENSITIVE_CORE_X_DRAM0_DMA_SRAM_LINE_0_CATEGORY_2_S = 4
const SENSITIVE_CORE_X_DRAM0_DMA_SRAM_LINE_0_CATEGORY_1 = 0x00000003
const SENSITIVE_CORE_X_DRAM0_DMA_SRAM_LINE_0_CATEGORY_1_V = 0x3
const SENSITIVE_CORE_X_DRAM0_DMA_SRAM_LINE_0_CATEGORY_1_S = 2
const SENSITIVE_CORE_X_DRAM0_DMA_SRAM_LINE_0_CATEGORY_0 = 0x00000003
const SENSITIVE_CORE_X_DRAM0_DMA_SRAM_LINE_0_CATEGORY_0_V = 0x3
const SENSITIVE_CORE_X_DRAM0_DMA_SRAM_LINE_0_CATEGORY_0_S = 0
const SENSITIVE_CORE_X_DRAM0_DMA_SRAM_LINE_1_SPLITADDR = 0x000000FF
const SENSITIVE_CORE_X_DRAM0_DMA_SRAM_LINE_1_SPLITADDR_V = 0xFF
const SENSITIVE_CORE_X_DRAM0_DMA_SRAM_LINE_1_SPLITADDR_S = 14
const SENSITIVE_CORE_X_DRAM0_DMA_SRAM_LINE_1_CATEGORY_6 = 0x00000003
const SENSITIVE_CORE_X_DRAM0_DMA_SRAM_LINE_1_CATEGORY_6_V = 0x3
const SENSITIVE_CORE_X_DRAM0_DMA_SRAM_LINE_1_CATEGORY_6_S = 12
const SENSITIVE_CORE_X_DRAM0_DMA_SRAM_LINE_1_CATEGORY_5 = 0x00000003
const SENSITIVE_CORE_X_DRAM0_DMA_SRAM_LINE_1_CATEGORY_5_V = 0x3
const SENSITIVE_CORE_X_DRAM0_DMA_SRAM_LINE_1_CATEGORY_5_S = 10
const SENSITIVE_CORE_X_DRAM0_DMA_SRAM_LINE_1_CATEGORY_4 = 0x00000003
const SENSITIVE_CORE_X_DRAM0_DMA_SRAM_LINE_1_CATEGORY_4_V = 0x3
const SENSITIVE_CORE_X_DRAM0_DMA_SRAM_LINE_1_CATEGORY_4_S = 8
const SENSITIVE_CORE_X_DRAM0_DMA_SRAM_LINE_1_CATEGORY_3 = 0x00000003
const SENSITIVE_CORE_X_DRAM0_DMA_SRAM_LINE_1_CATEGORY_3_V = 0x3
const SENSITIVE_CORE_X_DRAM0_DMA_SRAM_LINE_1_CATEGORY_3_S = 6
const SENSITIVE_CORE_X_DRAM0_DMA_SRAM_LINE_1_CATEGORY_2 = 0x00000003
const SENSITIVE_CORE_X_DRAM0_DMA_SRAM_LINE_1_CATEGORY_2_V = 0x3
const SENSITIVE_CORE_X_DRAM0_DMA_SRAM_LINE_1_CATEGORY_2_S = 4
const SENSITIVE_CORE_X_DRAM0_DMA_SRAM_LINE_1_CATEGORY_1 = 0x00000003
const SENSITIVE_CORE_X_DRAM0_DMA_SRAM_LINE_1_CATEGORY_1_V = 0x3
const SENSITIVE_CORE_X_DRAM0_DMA_SRAM_LINE_1_CATEGORY_1_S = 2
const SENSITIVE_CORE_X_DRAM0_DMA_SRAM_LINE_1_CATEGORY_0 = 0x00000003
const SENSITIVE_CORE_X_DRAM0_DMA_SRAM_LINE_1_CATEGORY_0_V = 0x3
const SENSITIVE_CORE_X_DRAM0_DMA_SRAM_LINE_1_CATEGORY_0_S = 0
const SENSITIVE_CORE_X_IRAM0_PMS_CONSTRAIN_LOCK_V = 0x1
const SENSITIVE_CORE_X_IRAM0_PMS_CONSTRAIN_LOCK_S = 0
const SENSITIVE_CORE_X_IRAM0_PMS_CONSTRAIN_ROM_WORLD_1_PMS = 0x00000007
const SENSITIVE_CORE_X_IRAM0_PMS_CONSTRAIN_ROM_WORLD_1_PMS_V = 0x7
const SENSITIVE_CORE_X_IRAM0_PMS_CONSTRAIN_ROM_WORLD_1_PMS_S = 18
const SENSITIVE_CORE_X_IRAM0_PMS_CONSTRAIN_SRAM_WORLD_1_CACHEDATAARRAY_PMS_1 = 0x00000007
const SENSITIVE_CORE_X_IRAM0_PMS_CONSTRAIN_SRAM_WORLD_1_CACHEDATAARRAY_PMS_1_V = 0x7
const SENSITIVE_CORE_X_IRAM0_PMS_CONSTRAIN_SRAM_WORLD_1_CACHEDATAARRAY_PMS_1_S = 15
const SENSITIVE_CORE_X_IRAM0_PMS_CONSTRAIN_SRAM_WORLD_1_CACHEDATAARRAY_PMS_0 = 0x00000007
const SENSITIVE_CORE_X_IRAM0_PMS_CONSTRAIN_SRAM_WORLD_1_CACHEDATAARRAY_PMS_0_V = 0x7
const SENSITIVE_CORE_X_IRAM0_PMS_CONSTRAIN_SRAM_WORLD_1_CACHEDATAARRAY_PMS_0_S = 12
const SENSITIVE_CORE_X_IRAM0_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_3 = 0x00000007
const SENSITIVE_CORE_X_IRAM0_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_3_V = 0x7
const SENSITIVE_CORE_X_IRAM0_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_3_S = 9
const SENSITIVE_CORE_X_IRAM0_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_2 = 0x00000007
const SENSITIVE_CORE_X_IRAM0_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_2_V = 0x7
const SENSITIVE_CORE_X_IRAM0_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_2_S = 6
const SENSITIVE_CORE_X_IRAM0_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_1 = 0x00000007
const SENSITIVE_CORE_X_IRAM0_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_1_V = 0x7
const SENSITIVE_CORE_X_IRAM0_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_1_S = 3
const SENSITIVE_CORE_X_IRAM0_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_0 = 0x00000007
const SENSITIVE_CORE_X_IRAM0_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_0_V = 0x7
const SENSITIVE_CORE_X_IRAM0_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_0_S = 0
const SENSITIVE_CORE_X_IRAM0_PMS_CONSTRAIN_ROM_WORLD_0_PMS = 0x00000007
const SENSITIVE_CORE_X_IRAM0_PMS_CONSTRAIN_ROM_WORLD_0_PMS_V = 0x7
const SENSITIVE_CORE_X_IRAM0_PMS_CONSTRAIN_ROM_WORLD_0_PMS_S = 18
const SENSITIVE_CORE_X_IRAM0_PMS_CONSTRAIN_SRAM_WORLD_0_CACHEDATAARRAY_PMS_1 = 0x00000007
const SENSITIVE_CORE_X_IRAM0_PMS_CONSTRAIN_SRAM_WORLD_0_CACHEDATAARRAY_PMS_1_V = 0x7
const SENSITIVE_CORE_X_IRAM0_PMS_CONSTRAIN_SRAM_WORLD_0_CACHEDATAARRAY_PMS_1_S = 15
const SENSITIVE_CORE_X_IRAM0_PMS_CONSTRAIN_SRAM_WORLD_0_CACHEDATAARRAY_PMS_0 = 0x00000007
const SENSITIVE_CORE_X_IRAM0_PMS_CONSTRAIN_SRAM_WORLD_0_CACHEDATAARRAY_PMS_0_V = 0x7
const SENSITIVE_CORE_X_IRAM0_PMS_CONSTRAIN_SRAM_WORLD_0_CACHEDATAARRAY_PMS_0_S = 12
const SENSITIVE_CORE_X_IRAM0_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_3 = 0x00000007
const SENSITIVE_CORE_X_IRAM0_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_3_V = 0x7
const SENSITIVE_CORE_X_IRAM0_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_3_S = 9
const SENSITIVE_CORE_X_IRAM0_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_2 = 0x00000007
const SENSITIVE_CORE_X_IRAM0_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_2_V = 0x7
const SENSITIVE_CORE_X_IRAM0_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_2_S = 6
const SENSITIVE_CORE_X_IRAM0_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_1 = 0x00000007
const SENSITIVE_CORE_X_IRAM0_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_1_V = 0x7
const SENSITIVE_CORE_X_IRAM0_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_1_S = 3
const SENSITIVE_CORE_X_IRAM0_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_0 = 0x00000007
const SENSITIVE_CORE_X_IRAM0_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_0_V = 0x7
const SENSITIVE_CORE_X_IRAM0_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_0_S = 0
const SENSITIVE_CORE_0_IRAM0_PMS_MONITOR_LOCK_V = 0x1
const SENSITIVE_CORE_0_IRAM0_PMS_MONITOR_LOCK_S = 0
const SENSITIVE_CORE_0_IRAM0_PMS_MONITOR_VIOLATE_EN_V = 0x1
const SENSITIVE_CORE_0_IRAM0_PMS_MONITOR_VIOLATE_EN_S = 1
const SENSITIVE_CORE_0_IRAM0_PMS_MONITOR_VIOLATE_CLR_V = 0x1
const SENSITIVE_CORE_0_IRAM0_PMS_MONITOR_VIOLATE_CLR_S = 0
const SENSITIVE_CORE_0_IRAM0_PMS_MONITOR_VIOLATE_STATUS_ADDR = 0x00FFFFFF
const SENSITIVE_CORE_0_IRAM0_PMS_MONITOR_VIOLATE_STATUS_ADDR_V = 0xFFFFFF
const SENSITIVE_CORE_0_IRAM0_PMS_MONITOR_VIOLATE_STATUS_ADDR_S = 5
const SENSITIVE_CORE_0_IRAM0_PMS_MONITOR_VIOLATE_STATUS_WORLD = 0x00000003
const SENSITIVE_CORE_0_IRAM0_PMS_MONITOR_VIOLATE_STATUS_WORLD_V = 0x3
const SENSITIVE_CORE_0_IRAM0_PMS_MONITOR_VIOLATE_STATUS_WORLD_S = 3
const SENSITIVE_CORE_0_IRAM0_PMS_MONITOR_VIOLATE_STATUS_LOADSTORE_V = 0x1
const SENSITIVE_CORE_0_IRAM0_PMS_MONITOR_VIOLATE_STATUS_LOADSTORE_S = 2
const SENSITIVE_CORE_0_IRAM0_PMS_MONITOR_VIOLATE_STATUS_WR_V = 0x1
const SENSITIVE_CORE_0_IRAM0_PMS_MONITOR_VIOLATE_STATUS_WR_S = 1
const SENSITIVE_CORE_0_IRAM0_PMS_MONITOR_VIOLATE_INTR_V = 0x1
const SENSITIVE_CORE_0_IRAM0_PMS_MONITOR_VIOLATE_INTR_S = 0
const SENSITIVE_CORE_1_IRAM0_PMS_MONITOR_LOCK_V = 0x1
const SENSITIVE_CORE_1_IRAM0_PMS_MONITOR_LOCK_S = 0
const SENSITIVE_CORE_1_IRAM0_PMS_MONITOR_VIOLATE_EN_V = 0x1
const SENSITIVE_CORE_1_IRAM0_PMS_MONITOR_VIOLATE_EN_S = 1
const SENSITIVE_CORE_1_IRAM0_PMS_MONITOR_VIOLATE_CLR_V = 0x1
const SENSITIVE_CORE_1_IRAM0_PMS_MONITOR_VIOLATE_CLR_S = 0
const SENSITIVE_CORE_1_IRAM0_PMS_MONITOR_VIOLATE_STATUS_ADDR = 0x00FFFFFF
const SENSITIVE_CORE_1_IRAM0_PMS_MONITOR_VIOLATE_STATUS_ADDR_V = 0xFFFFFF
const SENSITIVE_CORE_1_IRAM0_PMS_MONITOR_VIOLATE_STATUS_ADDR_S = 5
const SENSITIVE_CORE_1_IRAM0_PMS_MONITOR_VIOLATE_STATUS_WORLD = 0x00000003
const SENSITIVE_CORE_1_IRAM0_PMS_MONITOR_VIOLATE_STATUS_WORLD_V = 0x3
const SENSITIVE_CORE_1_IRAM0_PMS_MONITOR_VIOLATE_STATUS_WORLD_S = 3
const SENSITIVE_CORE_1_IRAM0_PMS_MONITOR_VIOLATE_STATUS_LOADSTORE_V = 0x1
const SENSITIVE_CORE_1_IRAM0_PMS_MONITOR_VIOLATE_STATUS_LOADSTORE_S = 2
const SENSITIVE_CORE_1_IRAM0_PMS_MONITOR_VIOLATE_STATUS_WR_V = 0x1
const SENSITIVE_CORE_1_IRAM0_PMS_MONITOR_VIOLATE_STATUS_WR_S = 1
const SENSITIVE_CORE_1_IRAM0_PMS_MONITOR_VIOLATE_INTR_V = 0x1
const SENSITIVE_CORE_1_IRAM0_PMS_MONITOR_VIOLATE_INTR_S = 0
const SENSITIVE_CORE_X_DRAM0_PMS_CONSTRAIN_LOCK_V = 0x1
const SENSITIVE_CORE_X_DRAM0_PMS_CONSTRAIN_LOCK_S = 0
const SENSITIVE_CORE_X_DRAM0_PMS_CONSTRAIN_ROM_WORLD_1_PMS = 0x00000003
const SENSITIVE_CORE_X_DRAM0_PMS_CONSTRAIN_ROM_WORLD_1_PMS_V = 0x3
const SENSITIVE_CORE_X_DRAM0_PMS_CONSTRAIN_ROM_WORLD_1_PMS_S = 26
const SENSITIVE_CORE_X_DRAM0_PMS_CONSTRAIN_ROM_WORLD_0_PMS = 0x00000003
const SENSITIVE_CORE_X_DRAM0_PMS_CONSTRAIN_ROM_WORLD_0_PMS_V = 0x3
const SENSITIVE_CORE_X_DRAM0_PMS_CONSTRAIN_ROM_WORLD_0_PMS_S = 24
const SENSITIVE_CORE_X_DRAM0_PMS_CONSTRAIN_SRAM_WORLD_1_CACHEDATAARRAY_PMS_1 = 0x00000003
const SENSITIVE_CORE_X_DRAM0_PMS_CONSTRAIN_SRAM_WORLD_1_CACHEDATAARRAY_PMS_1_V = 0x3
const SENSITIVE_CORE_X_DRAM0_PMS_CONSTRAIN_SRAM_WORLD_1_CACHEDATAARRAY_PMS_1_S = 22
const SENSITIVE_CORE_X_DRAM0_PMS_CONSTRAIN_SRAM_WORLD_1_CACHEDATAARRAY_PMS_0 = 0x00000003
const SENSITIVE_CORE_X_DRAM0_PMS_CONSTRAIN_SRAM_WORLD_1_CACHEDATAARRAY_PMS_0_V = 0x3
const SENSITIVE_CORE_X_DRAM0_PMS_CONSTRAIN_SRAM_WORLD_1_CACHEDATAARRAY_PMS_0_S = 20
const SENSITIVE_CORE_X_DRAM0_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_3 = 0x00000003
const SENSITIVE_CORE_X_DRAM0_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_3_V = 0x3
const SENSITIVE_CORE_X_DRAM0_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_3_S = 18
const SENSITIVE_CORE_X_DRAM0_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_2 = 0x00000003
const SENSITIVE_CORE_X_DRAM0_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_2_V = 0x3
const SENSITIVE_CORE_X_DRAM0_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_2_S = 16
const SENSITIVE_CORE_X_DRAM0_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_1 = 0x00000003
const SENSITIVE_CORE_X_DRAM0_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_1_V = 0x3
const SENSITIVE_CORE_X_DRAM0_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_1_S = 14
const SENSITIVE_CORE_X_DRAM0_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_0 = 0x00000003
const SENSITIVE_CORE_X_DRAM0_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_0_V = 0x3
const SENSITIVE_CORE_X_DRAM0_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_0_S = 12
const SENSITIVE_CORE_X_DRAM0_PMS_CONSTRAIN_SRAM_WORLD_0_CACHEDATAARRAY_PMS_1 = 0x00000003
const SENSITIVE_CORE_X_DRAM0_PMS_CONSTRAIN_SRAM_WORLD_0_CACHEDATAARRAY_PMS_1_V = 0x3
const SENSITIVE_CORE_X_DRAM0_PMS_CONSTRAIN_SRAM_WORLD_0_CACHEDATAARRAY_PMS_1_S = 10
const SENSITIVE_CORE_X_DRAM0_PMS_CONSTRAIN_SRAM_WORLD_0_CACHEDATAARRAY_PMS_0 = 0x00000003
const SENSITIVE_CORE_X_DRAM0_PMS_CONSTRAIN_SRAM_WORLD_0_CACHEDATAARRAY_PMS_0_V = 0x3
const SENSITIVE_CORE_X_DRAM0_PMS_CONSTRAIN_SRAM_WORLD_0_CACHEDATAARRAY_PMS_0_S = 8
const SENSITIVE_CORE_X_DRAM0_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_3 = 0x00000003
const SENSITIVE_CORE_X_DRAM0_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_3_V = 0x3
const SENSITIVE_CORE_X_DRAM0_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_3_S = 6
const SENSITIVE_CORE_X_DRAM0_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_2 = 0x00000003
const SENSITIVE_CORE_X_DRAM0_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_2_V = 0x3
const SENSITIVE_CORE_X_DRAM0_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_2_S = 4
const SENSITIVE_CORE_X_DRAM0_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_1 = 0x00000003
const SENSITIVE_CORE_X_DRAM0_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_1_V = 0x3
const SENSITIVE_CORE_X_DRAM0_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_1_S = 2
const SENSITIVE_CORE_X_DRAM0_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_0 = 0x00000003
const SENSITIVE_CORE_X_DRAM0_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_0_V = 0x3
const SENSITIVE_CORE_X_DRAM0_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_0_S = 0
const SENSITIVE_CORE_0_DRAM0_PMS_MONITOR_LOCK_V = 0x1
const SENSITIVE_CORE_0_DRAM0_PMS_MONITOR_LOCK_S = 0
const SENSITIVE_CORE_0_DRAM0_PMS_MONITOR_VIOLATE_EN_V = 0x1
const SENSITIVE_CORE_0_DRAM0_PMS_MONITOR_VIOLATE_EN_S = 1
const SENSITIVE_CORE_0_DRAM0_PMS_MONITOR_VIOLATE_CLR_V = 0x1
const SENSITIVE_CORE_0_DRAM0_PMS_MONITOR_VIOLATE_CLR_S = 0
const SENSITIVE_CORE_0_DRAM0_PMS_MONITOR_VIOLATE_STATUS_ADDR = 0x003FFFFF
const SENSITIVE_CORE_0_DRAM0_PMS_MONITOR_VIOLATE_STATUS_ADDR_V = 0x3FFFFF
const SENSITIVE_CORE_0_DRAM0_PMS_MONITOR_VIOLATE_STATUS_ADDR_S = 4
const SENSITIVE_CORE_0_DRAM0_PMS_MONITOR_VIOLATE_STATUS_WORLD = 0x00000003
const SENSITIVE_CORE_0_DRAM0_PMS_MONITOR_VIOLATE_STATUS_WORLD_V = 0x3
const SENSITIVE_CORE_0_DRAM0_PMS_MONITOR_VIOLATE_STATUS_WORLD_S = 2
const SENSITIVE_CORE_0_DRAM0_PMS_MONITOR_VIOLATE_STATUS_LOCK_V = 0x1
const SENSITIVE_CORE_0_DRAM0_PMS_MONITOR_VIOLATE_STATUS_LOCK_S = 1
const SENSITIVE_CORE_0_DRAM0_PMS_MONITOR_VIOLATE_INTR_V = 0x1
const SENSITIVE_CORE_0_DRAM0_PMS_MONITOR_VIOLATE_INTR_S = 0
const SENSITIVE_CORE_0_DRAM0_PMS_MONITOR_VIOLATE_STATUS_BYTEEN = 0x0000FFFF
const SENSITIVE_CORE_0_DRAM0_PMS_MONITOR_VIOLATE_STATUS_BYTEEN_V = 0xFFFF
const SENSITIVE_CORE_0_DRAM0_PMS_MONITOR_VIOLATE_STATUS_BYTEEN_S = 1
const SENSITIVE_CORE_0_DRAM0_PMS_MONITOR_VIOLATE_STATUS_WR_V = 0x1
const SENSITIVE_CORE_0_DRAM0_PMS_MONITOR_VIOLATE_STATUS_WR_S = 0
const SENSITIVE_CORE_1_DRAM0_PMS_MONITOR_LOCK_V = 0x1
const SENSITIVE_CORE_1_DRAM0_PMS_MONITOR_LOCK_S = 0
const SENSITIVE_CORE_1_DRAM0_PMS_MONITOR_VIOLATE_EN_V = 0x1
const SENSITIVE_CORE_1_DRAM0_PMS_MONITOR_VIOLATE_EN_S = 1
const SENSITIVE_CORE_1_DRAM0_PMS_MONITOR_VIOLATE_CLR_V = 0x1
const SENSITIVE_CORE_1_DRAM0_PMS_MONITOR_VIOLATE_CLR_S = 0
const SENSITIVE_CORE_1_DRAM0_PMS_MONITOR_VIOLATE_STATUS_ADDR = 0x003FFFFF
const SENSITIVE_CORE_1_DRAM0_PMS_MONITOR_VIOLATE_STATUS_ADDR_V = 0x3FFFFF
const SENSITIVE_CORE_1_DRAM0_PMS_MONITOR_VIOLATE_STATUS_ADDR_S = 4
const SENSITIVE_CORE_1_DRAM0_PMS_MONITOR_VIOLATE_STATUS_WORLD = 0x00000003
const SENSITIVE_CORE_1_DRAM0_PMS_MONITOR_VIOLATE_STATUS_WORLD_V = 0x3
const SENSITIVE_CORE_1_DRAM0_PMS_MONITOR_VIOLATE_STATUS_WORLD_S = 2
const SENSITIVE_CORE_1_DRAM0_PMS_MONITOR_VIOLATE_STATUS_LOCK_V = 0x1
const SENSITIVE_CORE_1_DRAM0_PMS_MONITOR_VIOLATE_STATUS_LOCK_S = 1
const SENSITIVE_CORE_1_DRAM0_PMS_MONITOR_VIOLATE_INTR_V = 0x1
const SENSITIVE_CORE_1_DRAM0_PMS_MONITOR_VIOLATE_INTR_S = 0
const SENSITIVE_CORE_1_DRAM0_PMS_MONITOR_VIOLATE_STATUS_BYTEEN = 0x0000FFFF
const SENSITIVE_CORE_1_DRAM0_PMS_MONITOR_VIOLATE_STATUS_BYTEEN_V = 0xFFFF
const SENSITIVE_CORE_1_DRAM0_PMS_MONITOR_VIOLATE_STATUS_BYTEEN_S = 1
const SENSITIVE_CORE_1_DRAM0_PMS_MONITOR_VIOLATE_STATUS_WR_V = 0x1
const SENSITIVE_CORE_1_DRAM0_PMS_MONITOR_VIOLATE_STATUS_WR_S = 0
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_LOCK_V = 0x1
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_LOCK_S = 0
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_UART1 = 0x00000003
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_UART1_V = 0x3
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_UART1_S = 30
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_I2S0 = 0x00000003
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_I2S0_V = 0x3
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_I2S0_S = 28
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_I2C = 0x00000003
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_I2C_V = 0x3
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_I2C_S = 26
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_MISC = 0x00000003
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_MISC_V = 0x3
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_MISC_S = 24
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_HINF = 0x00000003
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_HINF_V = 0x3
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_HINF_S = 20
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_IO_MUX = 0x00000003
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_IO_MUX_V = 0x3
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_IO_MUX_S = 16
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_RTC = 0x00000003
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_RTC_V = 0x3
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_RTC_S = 14
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_FE = 0x00000003
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_FE_V = 0x3
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_FE_S = 10
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_FE2 = 0x00000003
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_FE2_V = 0x3
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_FE2_S = 8
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_GPIO = 0x00000003
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_GPIO_V = 0x3
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_GPIO_S = 6
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_G0SPI_0 = 0x00000003
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_G0SPI_0_V = 0x3
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_G0SPI_0_S = 4
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_G0SPI_1 = 0x00000003
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_G0SPI_1_V = 0x3
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_G0SPI_1_S = 2
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_UART = 0x00000003
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_UART_V = 0x3
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_UART_S = 0
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_SYSTIMER = 0x00000003
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_SYSTIMER_V = 0x3
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_SYSTIMER_S = 30
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_TIMERGROUP1 = 0x00000003
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_TIMERGROUP1_V = 0x3
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_TIMERGROUP1_S = 28
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_TIMERGROUP = 0x00000003
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_TIMERGROUP_V = 0x3
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_TIMERGROUP_S = 26
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_PWM0 = 0x00000003
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_PWM0_V = 0x3
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_PWM0_S = 24
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_BB = 0x00000003
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_BB_V = 0x3
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_BB_S = 22
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_BACKUP = 0x00000003
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_BACKUP_V = 0x3
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_BACKUP_S = 18
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_LEDC = 0x00000003
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_LEDC_V = 0x3
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_LEDC_S = 16
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_SLC = 0x00000003
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_SLC_V = 0x3
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_SLC_S = 14
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_PCNT = 0x00000003
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_PCNT_V = 0x3
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_PCNT_S = 12
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_RMT = 0x00000003
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_RMT_V = 0x3
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_RMT_S = 10
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_SLCHOST = 0x00000003
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_SLCHOST_V = 0x3
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_SLCHOST_S = 8
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_UHCI0 = 0x00000003
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_UHCI0_V = 0x3
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_UHCI0_S = 6
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_I2C_EXT0 = 0x00000003
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_I2C_EXT0_V = 0x3
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_I2C_EXT0_S = 4
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_BT = 0x00000003
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_BT_V = 0x3
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_BT_S = 0
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_PWR = 0x00000003
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_PWR_V = 0x3
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_PWR_S = 28
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_WIFIMAC = 0x00000003
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_WIFIMAC_V = 0x3
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_WIFIMAC_S = 26
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_RWBT = 0x00000003
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_RWBT_V = 0x3
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_RWBT_S = 22
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_UART2 = 0x00000003
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_UART2_V = 0x3
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_UART2_S = 16
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_I2S1 = 0x00000003
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_I2S1_V = 0x3
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_I2S1_S = 14
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_PWM1 = 0x00000003
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_PWM1_V = 0x3
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_PWM1_S = 12
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_CAN = 0x00000003
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_CAN_V = 0x3
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_CAN_S = 10
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_SDIO_HOST = 0x00000003
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_SDIO_HOST_V = 0x3
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_SDIO_HOST_S = 8
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_I2C_EXT1 = 0x00000003
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_I2C_EXT1_V = 0x3
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_I2C_EXT1_S = 6
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_APB_CTRL = 0x00000003
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_APB_CTRL_V = 0x3
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_APB_CTRL_S = 4
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_SPI_3 = 0x00000003
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_SPI_3_V = 0x3
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_SPI_3_S = 2
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_SPI_2 = 0x00000003
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_SPI_2_V = 0x3
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_SPI_2_S = 0
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_WORLD_CONTROLLER = 0x00000003
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_WORLD_CONTROLLER_V = 0x3
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_WORLD_CONTROLLER_S = 30
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_DIO = 0x00000003
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_DIO_V = 0x3
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_DIO_S = 28
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_AD = 0x00000003
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_AD_V = 0x3
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_AD_S = 26
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_CACHE_CONFIG = 0x00000003
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_CACHE_CONFIG_V = 0x3
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_CACHE_CONFIG_S = 24
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_DMA_COPY = 0x00000003
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_DMA_COPY_V = 0x3
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_DMA_COPY_S = 22
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_INTERRUPT = 0x00000003
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_INTERRUPT_V = 0x3
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_INTERRUPT_S = 20
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_SENSITIVE = 0x00000003
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_SENSITIVE_V = 0x3
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_SENSITIVE_S = 18
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_SYSTEM = 0x00000003
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_SYSTEM_V = 0x3
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_SYSTEM_S = 16
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_USB = 0x00000003
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_USB_V = 0x3
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_USB_S = 14
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_BT_PWR = 0x00000003
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_BT_PWR_V = 0x3
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_BT_PWR_S = 12
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_LCD_CAM = 0x00000003
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_LCD_CAM_V = 0x3
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_LCD_CAM_S = 10
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_APB_ADC = 0x00000003
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_APB_ADC_V = 0x3
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_APB_ADC_S = 8
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_CRYPTO_DMA = 0x00000003
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_CRYPTO_DMA_V = 0x3
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_CRYPTO_DMA_S = 6
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_CRYPTO_PERI = 0x00000003
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_CRYPTO_PERI_V = 0x3
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_CRYPTO_PERI_S = 4
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_USB_WRAP = 0x00000003
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_USB_WRAP_V = 0x3
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_USB_WRAP_S = 2
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_USB_DEVICE = 0x00000003
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_USB_DEVICE_V = 0x3
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_USB_DEVICE_S = 0
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_UART1 = 0x00000003
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_UART1_V = 0x3
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_UART1_S = 30
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_I2S0 = 0x00000003
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_I2S0_V = 0x3
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_I2S0_S = 28
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_I2C = 0x00000003
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_I2C_V = 0x3
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_I2C_S = 26
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_MISC = 0x00000003
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_MISC_V = 0x3
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_MISC_S = 24
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_HINF = 0x00000003
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_HINF_V = 0x3
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_HINF_S = 20
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_IO_MUX = 0x00000003
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_IO_MUX_V = 0x3
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_IO_MUX_S = 16
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_RTC = 0x00000003
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_RTC_V = 0x3
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_RTC_S = 14
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_FE = 0x00000003
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_FE_V = 0x3
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_FE_S = 10
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_FE2 = 0x00000003
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_FE2_V = 0x3
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_FE2_S = 8
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_GPIO = 0x00000003
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_GPIO_V = 0x3
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_GPIO_S = 6
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_G0SPI_0 = 0x00000003
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_G0SPI_0_V = 0x3
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_G0SPI_0_S = 4
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_G0SPI_1 = 0x00000003
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_G0SPI_1_V = 0x3
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_G0SPI_1_S = 2
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_UART = 0x00000003
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_UART_V = 0x3
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_UART_S = 0
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_SYSTIMER = 0x00000003
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_SYSTIMER_V = 0x3
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_SYSTIMER_S = 30
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_TIMERGROUP1 = 0x00000003
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_TIMERGROUP1_V = 0x3
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_TIMERGROUP1_S = 28
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_TIMERGROUP = 0x00000003
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_TIMERGROUP_V = 0x3
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_TIMERGROUP_S = 26
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_PWM0 = 0x00000003
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_PWM0_V = 0x3
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_PWM0_S = 24
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_BB = 0x00000003
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_BB_V = 0x3
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_BB_S = 22
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_BACKUP = 0x00000003
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_BACKUP_V = 0x3
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_BACKUP_S = 18
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_LEDC = 0x00000003
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_LEDC_V = 0x3
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_LEDC_S = 16
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_SLC = 0x00000003
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_SLC_V = 0x3
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_SLC_S = 14
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_PCNT = 0x00000003
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_PCNT_V = 0x3
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_PCNT_S = 12
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_RMT = 0x00000003
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_RMT_V = 0x3
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_RMT_S = 10
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_SLCHOST = 0x00000003
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_SLCHOST_V = 0x3
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_SLCHOST_S = 8
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_UHCI0 = 0x00000003
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_UHCI0_V = 0x3
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_UHCI0_S = 6
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_I2C_EXT0 = 0x00000003
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_I2C_EXT0_V = 0x3
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_I2C_EXT0_S = 4
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_BT = 0x00000003
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_BT_V = 0x3
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_BT_S = 0
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_PWR = 0x00000003
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_PWR_V = 0x3
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_PWR_S = 28
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_WIFIMAC = 0x00000003
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_WIFIMAC_V = 0x3
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_WIFIMAC_S = 26
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_RWBT = 0x00000003
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_RWBT_V = 0x3
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_RWBT_S = 22
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_UART2 = 0x00000003
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_UART2_V = 0x3
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_UART2_S = 16
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_I2S1 = 0x00000003
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_I2S1_V = 0x3
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_I2S1_S = 14
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_PWM1 = 0x00000003
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_PWM1_V = 0x3
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_PWM1_S = 12
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_CAN = 0x00000003
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_CAN_V = 0x3
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_CAN_S = 10
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_SDIO_HOST = 0x00000003
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_SDIO_HOST_V = 0x3
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_SDIO_HOST_S = 8
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_I2C_EXT1 = 0x00000003
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_I2C_EXT1_V = 0x3
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_I2C_EXT1_S = 6
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_APB_CTRL = 0x00000003
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_APB_CTRL_V = 0x3
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_APB_CTRL_S = 4
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_SPI_3 = 0x00000003
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_SPI_3_V = 0x3
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_SPI_3_S = 2
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_SPI_2 = 0x00000003
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_SPI_2_V = 0x3
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_SPI_2_S = 0
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_WORLD_CONTROLLER = 0x00000003
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_WORLD_CONTROLLER_V = 0x3
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_WORLD_CONTROLLER_S = 30
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_DIO = 0x00000003
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_DIO_V = 0x3
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_DIO_S = 28
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_AD = 0x00000003
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_AD_V = 0x3
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_AD_S = 26
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_CACHE_CONFIG = 0x00000003
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_CACHE_CONFIG_V = 0x3
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_CACHE_CONFIG_S = 24
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_DMA_COPY = 0x00000003
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_DMA_COPY_V = 0x3
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_DMA_COPY_S = 22
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_INTERRUPT = 0x00000003
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_INTERRUPT_V = 0x3
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_INTERRUPT_S = 20
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_SENSITIVE = 0x00000003
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_SENSITIVE_V = 0x3
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_SENSITIVE_S = 18
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_SYSTEM = 0x00000003
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_SYSTEM_V = 0x3
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_SYSTEM_S = 16
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_USB = 0x00000003
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_USB_V = 0x3
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_USB_S = 14
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_BT_PWR = 0x00000003
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_BT_PWR_V = 0x3
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_BT_PWR_S = 12
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_LCD_CAM = 0x00000003
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_LCD_CAM_V = 0x3
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_LCD_CAM_S = 10
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_APB_ADC = 0x00000003
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_APB_ADC_V = 0x3
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_APB_ADC_S = 8
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_CRYPTO_DMA = 0x00000003
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_CRYPTO_DMA_V = 0x3
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_CRYPTO_DMA_S = 6
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_CRYPTO_PERI = 0x00000003
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_CRYPTO_PERI_V = 0x3
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_CRYPTO_PERI_S = 4
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_USB_WRAP = 0x00000003
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_USB_WRAP_V = 0x3
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_USB_WRAP_S = 2
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_USB_DEVICE = 0x00000003
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_USB_DEVICE_V = 0x3
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_USB_DEVICE_S = 0
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_RTCFAST_SPLTADDR_WORLD_1 = 0x000007FF
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_RTCFAST_SPLTADDR_WORLD_1_V = 0x7FF
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_RTCFAST_SPLTADDR_WORLD_1_S = 11
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_RTCFAST_SPLTADDR_WORLD_0 = 0x000007FF
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_RTCFAST_SPLTADDR_WORLD_0_V = 0x7FF
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_RTCFAST_SPLTADDR_WORLD_0_S = 0
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_RTCFAST_WORLD_1_H = 0x00000007
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_RTCFAST_WORLD_1_H_V = 0x7
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_RTCFAST_WORLD_1_H_S = 9
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_RTCFAST_WORLD_1_L = 0x00000007
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_RTCFAST_WORLD_1_L_V = 0x7
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_RTCFAST_WORLD_1_L_S = 6
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_RTCFAST_WORLD_0_H = 0x00000007
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_RTCFAST_WORLD_0_H_V = 0x7
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_RTCFAST_WORLD_0_H_S = 3
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_RTCFAST_WORLD_0_L = 0x00000007
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_RTCFAST_WORLD_0_L_V = 0x7
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_RTCFAST_WORLD_0_L_S = 0
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_RTCSLOW_0_SPLTADDR_WORLD_1 = 0x000007FF
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_RTCSLOW_0_SPLTADDR_WORLD_1_V = 0x7FF
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_RTCSLOW_0_SPLTADDR_WORLD_1_S = 11
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_RTCSLOW_0_SPLTADDR_WORLD_0 = 0x000007FF
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_RTCSLOW_0_SPLTADDR_WORLD_0_V = 0x7FF
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_RTCSLOW_0_SPLTADDR_WORLD_0_S = 0
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_RTCSLOW_0_WORLD_1_H = 0x00000007
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_RTCSLOW_0_WORLD_1_H_V = 0x7
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_RTCSLOW_0_WORLD_1_H_S = 9
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_RTCSLOW_0_WORLD_1_L = 0x00000007
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_RTCSLOW_0_WORLD_1_L_V = 0x7
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_RTCSLOW_0_WORLD_1_L_S = 6
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_RTCSLOW_0_WORLD_0_H = 0x00000007
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_RTCSLOW_0_WORLD_0_H_V = 0x7
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_RTCSLOW_0_WORLD_0_H_S = 3
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_RTCSLOW_0_WORLD_0_L = 0x00000007
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_RTCSLOW_0_WORLD_0_L_V = 0x7
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_RTCSLOW_0_WORLD_0_L_S = 0
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_RTCSLOW_1_SPLTADDR_WORLD_1 = 0x000007FF
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_RTCSLOW_1_SPLTADDR_WORLD_1_V = 0x7FF
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_RTCSLOW_1_SPLTADDR_WORLD_1_S = 11
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_RTCSLOW_1_SPLTADDR_WORLD_0 = 0x000007FF
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_RTCSLOW_1_SPLTADDR_WORLD_0_V = 0x7FF
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_RTCSLOW_1_SPLTADDR_WORLD_0_S = 0
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_RTCSLOW_1_WORLD_1_H = 0x00000007
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_RTCSLOW_1_WORLD_1_H_V = 0x7
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_RTCSLOW_1_WORLD_1_H_S = 9
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_RTCSLOW_1_WORLD_1_L = 0x00000007
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_RTCSLOW_1_WORLD_1_L_V = 0x7
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_RTCSLOW_1_WORLD_1_L_S = 6
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_RTCSLOW_1_WORLD_0_H = 0x00000007
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_RTCSLOW_1_WORLD_0_H_V = 0x7
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_RTCSLOW_1_WORLD_0_H_S = 3
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_RTCSLOW_1_WORLD_0_L = 0x00000007
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_RTCSLOW_1_WORLD_0_L_V = 0x7
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_RTCSLOW_1_WORLD_0_L_S = 0
const SENSITIVE_CORE_0_REGION_PMS_CONSTRAIN_LOCK_V = 0x1
const SENSITIVE_CORE_0_REGION_PMS_CONSTRAIN_LOCK_S = 0
const SENSITIVE_CORE_0_REGION_PMS_CONSTRAIN_WORLD_0_AREA_10 = 0x00000003
const SENSITIVE_CORE_0_REGION_PMS_CONSTRAIN_WORLD_0_AREA_10_V = 0x3
const SENSITIVE_CORE_0_REGION_PMS_CONSTRAIN_WORLD_0_AREA_10_S = 20
const SENSITIVE_CORE_0_REGION_PMS_CONSTRAIN_WORLD_0_AREA_9 = 0x00000003
const SENSITIVE_CORE_0_REGION_PMS_CONSTRAIN_WORLD_0_AREA_9_V = 0x3
const SENSITIVE_CORE_0_REGION_PMS_CONSTRAIN_WORLD_0_AREA_9_S = 18
const SENSITIVE_CORE_0_REGION_PMS_CONSTRAIN_WORLD_0_AREA_8 = 0x00000003
const SENSITIVE_CORE_0_REGION_PMS_CONSTRAIN_WORLD_0_AREA_8_V = 0x3
const SENSITIVE_CORE_0_REGION_PMS_CONSTRAIN_WORLD_0_AREA_8_S = 16
const SENSITIVE_CORE_0_REGION_PMS_CONSTRAIN_WORLD_0_AREA_7 = 0x00000003
const SENSITIVE_CORE_0_REGION_PMS_CONSTRAIN_WORLD_0_AREA_7_V = 0x3
const SENSITIVE_CORE_0_REGION_PMS_CONSTRAIN_WORLD_0_AREA_7_S = 14
const SENSITIVE_CORE_0_REGION_PMS_CONSTRAIN_WORLD_0_AREA_6 = 0x00000003
const SENSITIVE_CORE_0_REGION_PMS_CONSTRAIN_WORLD_0_AREA_6_V = 0x3
const SENSITIVE_CORE_0_REGION_PMS_CONSTRAIN_WORLD_0_AREA_6_S = 12
const SENSITIVE_CORE_0_REGION_PMS_CONSTRAIN_WORLD_0_AREA_5 = 0x00000003
const SENSITIVE_CORE_0_REGION_PMS_CONSTRAIN_WORLD_0_AREA_5_V = 0x3
const SENSITIVE_CORE_0_REGION_PMS_CONSTRAIN_WORLD_0_AREA_5_S = 10
const SENSITIVE_CORE_0_REGION_PMS_CONSTRAIN_WORLD_0_AREA_4 = 0x00000003
const SENSITIVE_CORE_0_REGION_PMS_CONSTRAIN_WORLD_0_AREA_4_V = 0x3
const SENSITIVE_CORE_0_REGION_PMS_CONSTRAIN_WORLD_0_AREA_4_S = 8
const SENSITIVE_CORE_0_REGION_PMS_CONSTRAIN_WORLD_0_AREA_3 = 0x00000003
const SENSITIVE_CORE_0_REGION_PMS_CONSTRAIN_WORLD_0_AREA_3_V = 0x3
const SENSITIVE_CORE_0_REGION_PMS_CONSTRAIN_WORLD_0_AREA_3_S = 6
const SENSITIVE_CORE_0_REGION_PMS_CONSTRAIN_WORLD_0_AREA_2 = 0x00000003
const SENSITIVE_CORE_0_REGION_PMS_CONSTRAIN_WORLD_0_AREA_2_V = 0x3
const SENSITIVE_CORE_0_REGION_PMS_CONSTRAIN_WORLD_0_AREA_2_S = 4
const SENSITIVE_CORE_0_REGION_PMS_CONSTRAIN_WORLD_0_AREA_1 = 0x00000003
const SENSITIVE_CORE_0_REGION_PMS_CONSTRAIN_WORLD_0_AREA_1_V = 0x3
const SENSITIVE_CORE_0_REGION_PMS_CONSTRAIN_WORLD_0_AREA_1_S = 2
const SENSITIVE_CORE_0_REGION_PMS_CONSTRAIN_WORLD_0_AREA_0 = 0x00000003
const SENSITIVE_CORE_0_REGION_PMS_CONSTRAIN_WORLD_0_AREA_0_V = 0x3
const SENSITIVE_CORE_0_REGION_PMS_CONSTRAIN_WORLD_0_AREA_0_S = 0
const SENSITIVE_CORE_0_REGION_PMS_CONSTRAIN_WORLD_1_AREA_10 = 0x00000003
const SENSITIVE_CORE_0_REGION_PMS_CONSTRAIN_WORLD_1_AREA_10_V = 0x3
const SENSITIVE_CORE_0_REGION_PMS_CONSTRAIN_WORLD_1_AREA_10_S = 20
const SENSITIVE_CORE_0_REGION_PMS_CONSTRAIN_WORLD_1_AREA_9 = 0x00000003
const SENSITIVE_CORE_0_REGION_PMS_CONSTRAIN_WORLD_1_AREA_9_V = 0x3
const SENSITIVE_CORE_0_REGION_PMS_CONSTRAIN_WORLD_1_AREA_9_S = 18
const SENSITIVE_CORE_0_REGION_PMS_CONSTRAIN_WORLD_1_AREA_8 = 0x00000003
const SENSITIVE_CORE_0_REGION_PMS_CONSTRAIN_WORLD_1_AREA_8_V = 0x3
const SENSITIVE_CORE_0_REGION_PMS_CONSTRAIN_WORLD_1_AREA_8_S = 16
const SENSITIVE_CORE_0_REGION_PMS_CONSTRAIN_WORLD_1_AREA_7 = 0x00000003
const SENSITIVE_CORE_0_REGION_PMS_CONSTRAIN_WORLD_1_AREA_7_V = 0x3
const SENSITIVE_CORE_0_REGION_PMS_CONSTRAIN_WORLD_1_AREA_7_S = 14
const SENSITIVE_CORE_0_REGION_PMS_CONSTRAIN_WORLD_1_AREA_6 = 0x00000003
const SENSITIVE_CORE_0_REGION_PMS_CONSTRAIN_WORLD_1_AREA_6_V = 0x3
const SENSITIVE_CORE_0_REGION_PMS_CONSTRAIN_WORLD_1_AREA_6_S = 12
const SENSITIVE_CORE_0_REGION_PMS_CONSTRAIN_WORLD_1_AREA_5 = 0x00000003
const SENSITIVE_CORE_0_REGION_PMS_CONSTRAIN_WORLD_1_AREA_5_V = 0x3
const SENSITIVE_CORE_0_REGION_PMS_CONSTRAIN_WORLD_1_AREA_5_S = 10
const SENSITIVE_CORE_0_REGION_PMS_CONSTRAIN_WORLD_1_AREA_4 = 0x00000003
const SENSITIVE_CORE_0_REGION_PMS_CONSTRAIN_WORLD_1_AREA_4_V = 0x3
const SENSITIVE_CORE_0_REGION_PMS_CONSTRAIN_WORLD_1_AREA_4_S = 8
const SENSITIVE_CORE_0_REGION_PMS_CONSTRAIN_WORLD_1_AREA_3 = 0x00000003
const SENSITIVE_CORE_0_REGION_PMS_CONSTRAIN_WORLD_1_AREA_3_V = 0x3
const SENSITIVE_CORE_0_REGION_PMS_CONSTRAIN_WORLD_1_AREA_3_S = 6
const SENSITIVE_CORE_0_REGION_PMS_CONSTRAIN_WORLD_1_AREA_2 = 0x00000003
const SENSITIVE_CORE_0_REGION_PMS_CONSTRAIN_WORLD_1_AREA_2_V = 0x3
const SENSITIVE_CORE_0_REGION_PMS_CONSTRAIN_WORLD_1_AREA_2_S = 4
const SENSITIVE_CORE_0_REGION_PMS_CONSTRAIN_WORLD_1_AREA_1 = 0x00000003
const SENSITIVE_CORE_0_REGION_PMS_CONSTRAIN_WORLD_1_AREA_1_V = 0x3
const SENSITIVE_CORE_0_REGION_PMS_CONSTRAIN_WORLD_1_AREA_1_S = 2
const SENSITIVE_CORE_0_REGION_PMS_CONSTRAIN_WORLD_1_AREA_0 = 0x00000003
const SENSITIVE_CORE_0_REGION_PMS_CONSTRAIN_WORLD_1_AREA_0_V = 0x3
const SENSITIVE_CORE_0_REGION_PMS_CONSTRAIN_WORLD_1_AREA_0_S = 0
const SENSITIVE_CORE_0_REGION_PMS_CONSTRAIN_ADDR_0 = 0x3FFFFFFF
const SENSITIVE_CORE_0_REGION_PMS_CONSTRAIN_ADDR_0_V = 0x3FFFFFFF
const SENSITIVE_CORE_0_REGION_PMS_CONSTRAIN_ADDR_0_S = 0
const SENSITIVE_CORE_0_REGION_PMS_CONSTRAIN_ADDR_1 = 0x3FFFFFFF
const SENSITIVE_CORE_0_REGION_PMS_CONSTRAIN_ADDR_1_V = 0x3FFFFFFF
const SENSITIVE_CORE_0_REGION_PMS_CONSTRAIN_ADDR_1_S = 0
const SENSITIVE_CORE_0_REGION_PMS_CONSTRAIN_ADDR_2 = 0x3FFFFFFF
const SENSITIVE_CORE_0_REGION_PMS_CONSTRAIN_ADDR_2_V = 0x3FFFFFFF
const SENSITIVE_CORE_0_REGION_PMS_CONSTRAIN_ADDR_2_S = 0
const SENSITIVE_CORE_0_REGION_PMS_CONSTRAIN_ADDR_3 = 0x3FFFFFFF
const SENSITIVE_CORE_0_REGION_PMS_CONSTRAIN_ADDR_3_V = 0x3FFFFFFF
const SENSITIVE_CORE_0_REGION_PMS_CONSTRAIN_ADDR_3_S = 0
const SENSITIVE_CORE_0_REGION_PMS_CONSTRAIN_ADDR_4 = 0x3FFFFFFF
const SENSITIVE_CORE_0_REGION_PMS_CONSTRAIN_ADDR_4_V = 0x3FFFFFFF
const SENSITIVE_CORE_0_REGION_PMS_CONSTRAIN_ADDR_4_S = 0
const SENSITIVE_CORE_0_REGION_PMS_CONSTRAIN_ADDR_5 = 0x3FFFFFFF
const SENSITIVE_CORE_0_REGION_PMS_CONSTRAIN_ADDR_5_V = 0x3FFFFFFF
const SENSITIVE_CORE_0_REGION_PMS_CONSTRAIN_ADDR_5_S = 0
const SENSITIVE_CORE_0_REGION_PMS_CONSTRAIN_ADDR_6 = 0x3FFFFFFF
const SENSITIVE_CORE_0_REGION_PMS_CONSTRAIN_ADDR_6_V = 0x3FFFFFFF
const SENSITIVE_CORE_0_REGION_PMS_CONSTRAIN_ADDR_6_S = 0
const SENSITIVE_CORE_0_REGION_PMS_CONSTRAIN_ADDR_7 = 0x3FFFFFFF
const SENSITIVE_CORE_0_REGION_PMS_CONSTRAIN_ADDR_7_V = 0x3FFFFFFF
const SENSITIVE_CORE_0_REGION_PMS_CONSTRAIN_ADDR_7_S = 0
const SENSITIVE_CORE_0_REGION_PMS_CONSTRAIN_ADDR_8 = 0x3FFFFFFF
const SENSITIVE_CORE_0_REGION_PMS_CONSTRAIN_ADDR_8_V = 0x3FFFFFFF
const SENSITIVE_CORE_0_REGION_PMS_CONSTRAIN_ADDR_8_S = 0
const SENSITIVE_CORE_0_REGION_PMS_CONSTRAIN_ADDR_9 = 0x3FFFFFFF
const SENSITIVE_CORE_0_REGION_PMS_CONSTRAIN_ADDR_9_V = 0x3FFFFFFF
const SENSITIVE_CORE_0_REGION_PMS_CONSTRAIN_ADDR_9_S = 0
const SENSITIVE_CORE_0_REGION_PMS_CONSTRAIN_ADDR_10 = 0x3FFFFFFF
const SENSITIVE_CORE_0_REGION_PMS_CONSTRAIN_ADDR_10_V = 0x3FFFFFFF
const SENSITIVE_CORE_0_REGION_PMS_CONSTRAIN_ADDR_10_S = 0
const SENSITIVE_CORE_0_REGION_PMS_CONSTRAIN_ADDR_11 = 0x3FFFFFFF
const SENSITIVE_CORE_0_REGION_PMS_CONSTRAIN_ADDR_11_V = 0x3FFFFFFF
const SENSITIVE_CORE_0_REGION_PMS_CONSTRAIN_ADDR_11_S = 0
const SENSITIVE_CORE_0_PIF_PMS_MONITOR_LOCK_V = 0x1
const SENSITIVE_CORE_0_PIF_PMS_MONITOR_LOCK_S = 0
const SENSITIVE_CORE_0_PIF_PMS_MONITOR_VIOLATE_EN_V = 0x1
const SENSITIVE_CORE_0_PIF_PMS_MONITOR_VIOLATE_EN_S = 1
const SENSITIVE_CORE_0_PIF_PMS_MONITOR_VIOLATE_CLR_V = 0x1
const SENSITIVE_CORE_0_PIF_PMS_MONITOR_VIOLATE_CLR_S = 0
const SENSITIVE_CORE_0_PIF_PMS_MONITOR_VIOLATE_STATUS_HWORLD = 0x00000003
const SENSITIVE_CORE_0_PIF_PMS_MONITOR_VIOLATE_STATUS_HWORLD_V = 0x3
const SENSITIVE_CORE_0_PIF_PMS_MONITOR_VIOLATE_STATUS_HWORLD_S = 6
const SENSITIVE_CORE_0_PIF_PMS_MONITOR_VIOLATE_STATUS_HWRITE_V = 0x1
const SENSITIVE_CORE_0_PIF_PMS_MONITOR_VIOLATE_STATUS_HWRITE_S = 5
const SENSITIVE_CORE_0_PIF_PMS_MONITOR_VIOLATE_STATUS_HSIZE = 0x00000007
const SENSITIVE_CORE_0_PIF_PMS_MONITOR_VIOLATE_STATUS_HSIZE_V = 0x7
const SENSITIVE_CORE_0_PIF_PMS_MONITOR_VIOLATE_STATUS_HSIZE_S = 2
const SENSITIVE_CORE_0_PIF_PMS_MONITOR_VIOLATE_STATUS_HPORT_0_V = 0x1
const SENSITIVE_CORE_0_PIF_PMS_MONITOR_VIOLATE_STATUS_HPORT_0_S = 1
const SENSITIVE_CORE_0_PIF_PMS_MONITOR_VIOLATE_INTR_V = 0x1
const SENSITIVE_CORE_0_PIF_PMS_MONITOR_VIOLATE_INTR_S = 0
const SENSITIVE_CORE_0_PIF_PMS_MONITOR_VIOLATE_STATUS_HADDR = 0xFFFFFFFF
const SENSITIVE_CORE_0_PIF_PMS_MONITOR_VIOLATE_STATUS_HADDR_V = 0xFFFFFFFF
const SENSITIVE_CORE_0_PIF_PMS_MONITOR_VIOLATE_STATUS_HADDR_S = 0
const SENSITIVE_CORE_0_PIF_PMS_MONITOR_NONWORD_VIOLATE_EN_V = 0x1
const SENSITIVE_CORE_0_PIF_PMS_MONITOR_NONWORD_VIOLATE_EN_S = 1
const SENSITIVE_CORE_0_PIF_PMS_MONITOR_NONWORD_VIOLATE_CLR_V = 0x1
const SENSITIVE_CORE_0_PIF_PMS_MONITOR_NONWORD_VIOLATE_CLR_S = 0
const SENSITIVE_CORE_0_PIF_PMS_MONITOR_NONWORD_VIOLATE_STATUS_HWORLD = 0x00000003
const SENSITIVE_CORE_0_PIF_PMS_MONITOR_NONWORD_VIOLATE_STATUS_HWORLD_V = 0x3
const SENSITIVE_CORE_0_PIF_PMS_MONITOR_NONWORD_VIOLATE_STATUS_HWORLD_S = 3
const SENSITIVE_CORE_0_PIF_PMS_MONITOR_NONWORD_VIOLATE_STATUS_HSIZE = 0x00000003
const SENSITIVE_CORE_0_PIF_PMS_MONITOR_NONWORD_VIOLATE_STATUS_HSIZE_V = 0x3
const SENSITIVE_CORE_0_PIF_PMS_MONITOR_NONWORD_VIOLATE_STATUS_HSIZE_S = 1
const SENSITIVE_CORE_0_PIF_PMS_MONITOR_NONWORD_VIOLATE_INTR_V = 0x1
const SENSITIVE_CORE_0_PIF_PMS_MONITOR_NONWORD_VIOLATE_INTR_S = 0
const SENSITIVE_CORE_0_PIF_PMS_MONITOR_NONWORD_VIOLATE_STATUS_HADDR = 0xFFFFFFFF
const SENSITIVE_CORE_0_PIF_PMS_MONITOR_NONWORD_VIOLATE_STATUS_HADDR_V = 0xFFFFFFFF
const SENSITIVE_CORE_0_PIF_PMS_MONITOR_NONWORD_VIOLATE_STATUS_HADDR_S = 0
const SENSITIVE_CORE_0_VECBASE_OVERRIDE_LOCK_V = 0x1
const SENSITIVE_CORE_0_VECBASE_OVERRIDE_LOCK_S = 0
const SENSITIVE_CORE_0_VECBASE_WORLD_MASK_V = 0x1
const SENSITIVE_CORE_0_VECBASE_WORLD_MASK_S = 0
const SENSITIVE_CORE_0_VECBASE_OVERRIDE_SEL = 0x00000003
const SENSITIVE_CORE_0_VECBASE_OVERRIDE_SEL_V = 0x3
const SENSITIVE_CORE_0_VECBASE_OVERRIDE_SEL_S = 22
const SENSITIVE_CORE_0_VECBASE_OVERRIDE_WORLD0_VALUE = 0x003FFFFF
const SENSITIVE_CORE_0_VECBASE_OVERRIDE_WORLD0_VALUE_V = 0x3FFFFF
const SENSITIVE_CORE_0_VECBASE_OVERRIDE_WORLD0_VALUE_S = 0
const SENSITIVE_CORE_0_VECBASE_OVERRIDE_WORLD1_VALUE = 0x003FFFFF
const SENSITIVE_CORE_0_VECBASE_OVERRIDE_WORLD1_VALUE_V = 0x3FFFFF
const SENSITIVE_CORE_0_VECBASE_OVERRIDE_WORLD1_VALUE_S = 0
const SENSITIVE_CORE_0_TOOMANYEXCEPTIONS_M_OVERRIDE_LOCK_V = 0x1
const SENSITIVE_CORE_0_TOOMANYEXCEPTIONS_M_OVERRIDE_LOCK_S = 0
const SENSITIVE_CORE_0_TOOMANYEXCEPTIONS_M_OVERRIDE_V = 0x1
const SENSITIVE_CORE_0_TOOMANYEXCEPTIONS_M_OVERRIDE_S = 0
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_LOCK_V = 0x1
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_LOCK_S = 0
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_UART1 = 0x00000003
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_UART1_V = 0x3
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_UART1_S = 30
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_I2S0 = 0x00000003
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_I2S0_V = 0x3
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_I2S0_S = 28
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_I2C = 0x00000003
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_I2C_V = 0x3
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_I2C_S = 26
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_MISC = 0x00000003
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_MISC_V = 0x3
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_MISC_S = 24
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_HINF = 0x00000003
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_HINF_V = 0x3
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_HINF_S = 20
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_IO_MUX = 0x00000003
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_IO_MUX_V = 0x3
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_IO_MUX_S = 16
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_RTC = 0x00000003
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_RTC_V = 0x3
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_RTC_S = 14
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_FE = 0x00000003
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_FE_V = 0x3
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_FE_S = 10
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_FE2 = 0x00000003
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_FE2_V = 0x3
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_FE2_S = 8
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_GPIO = 0x00000003
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_GPIO_V = 0x3
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_GPIO_S = 6
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_G0SPI_0 = 0x00000003
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_G0SPI_0_V = 0x3
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_G0SPI_0_S = 4
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_G0SPI_1 = 0x00000003
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_G0SPI_1_V = 0x3
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_G0SPI_1_S = 2
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_UART = 0x00000003
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_UART_V = 0x3
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_UART_S = 0
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_SYSTIMER = 0x00000003
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_SYSTIMER_V = 0x3
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_SYSTIMER_S = 30
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_TIMERGROUP1 = 0x00000003
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_TIMERGROUP1_V = 0x3
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_TIMERGROUP1_S = 28
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_TIMERGROUP = 0x00000003
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_TIMERGROUP_V = 0x3
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_TIMERGROUP_S = 26
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_PWM0 = 0x00000003
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_PWM0_V = 0x3
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_PWM0_S = 24
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_BB = 0x00000003
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_BB_V = 0x3
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_BB_S = 22
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_BACKUP = 0x00000003
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_BACKUP_V = 0x3
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_BACKUP_S = 18
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_LEDC = 0x00000003
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_LEDC_V = 0x3
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_LEDC_S = 16
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_SLC = 0x00000003
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_SLC_V = 0x3
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_SLC_S = 14
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_PCNT = 0x00000003
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_PCNT_V = 0x3
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_PCNT_S = 12
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_RMT = 0x00000003
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_RMT_V = 0x3
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_RMT_S = 10
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_SLCHOST = 0x00000003
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_SLCHOST_V = 0x3
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_SLCHOST_S = 8
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_UHCI0 = 0x00000003
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_UHCI0_V = 0x3
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_UHCI0_S = 6
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_I2C_EXT0 = 0x00000003
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_I2C_EXT0_V = 0x3
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_I2C_EXT0_S = 4
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_BT = 0x00000003
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_BT_V = 0x3
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_BT_S = 0
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_PWR = 0x00000003
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_PWR_V = 0x3
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_PWR_S = 28
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_WIFIMAC = 0x00000003
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_WIFIMAC_V = 0x3
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_WIFIMAC_S = 26
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_RWBT = 0x00000003
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_RWBT_V = 0x3
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_RWBT_S = 22
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_UART2 = 0x00000003
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_UART2_V = 0x3
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_UART2_S = 16
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_I2S1 = 0x00000003
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_I2S1_V = 0x3
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_I2S1_S = 14
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_PWM1 = 0x00000003
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_PWM1_V = 0x3
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_PWM1_S = 12
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_CAN = 0x00000003
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_CAN_V = 0x3
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_CAN_S = 10
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_SDIO_HOST = 0x00000003
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_SDIO_HOST_V = 0x3
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_SDIO_HOST_S = 8
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_I2C_EXT1 = 0x00000003
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_I2C_EXT1_V = 0x3
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_I2C_EXT1_S = 6
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_APB_CTRL = 0x00000003
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_APB_CTRL_V = 0x3
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_APB_CTRL_S = 4
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_SPI_3 = 0x00000003
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_SPI_3_V = 0x3
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_SPI_3_S = 2
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_SPI_2 = 0x00000003
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_SPI_2_V = 0x3
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_SPI_2_S = 0
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_WORLD_CONTROLLER = 0x00000003
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_WORLD_CONTROLLER_V = 0x3
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_WORLD_CONTROLLER_S = 30
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_DIO = 0x00000003
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_DIO_V = 0x3
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_DIO_S = 28
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_AD = 0x00000003
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_AD_V = 0x3
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_AD_S = 26
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_CACHE_CONFIG = 0x00000003
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_CACHE_CONFIG_V = 0x3
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_CACHE_CONFIG_S = 24
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_DMA_COPY = 0x00000003
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_DMA_COPY_V = 0x3
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_DMA_COPY_S = 22
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_INTERRUPT = 0x00000003
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_INTERRUPT_V = 0x3
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_INTERRUPT_S = 20
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_SENSITIVE = 0x00000003
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_SENSITIVE_V = 0x3
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_SENSITIVE_S = 18
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_SYSTEM = 0x00000003
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_SYSTEM_V = 0x3
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_SYSTEM_S = 16
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_USB = 0x00000003
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_USB_V = 0x3
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_USB_S = 14
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_BT_PWR = 0x00000003
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_BT_PWR_V = 0x3
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_BT_PWR_S = 12
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_LCD_CAM = 0x00000003
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_LCD_CAM_V = 0x3
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_LCD_CAM_S = 10
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_APB_ADC = 0x00000003
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_APB_ADC_V = 0x3
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_APB_ADC_S = 8
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_CRYPTO_DMA = 0x00000003
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_CRYPTO_DMA_V = 0x3
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_CRYPTO_DMA_S = 6
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_CRYPTO_PERI = 0x00000003
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_CRYPTO_PERI_V = 0x3
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_CRYPTO_PERI_S = 4
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_USB_WRAP = 0x00000003
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_USB_WRAP_V = 0x3
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_USB_WRAP_S = 2
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_USB_DEVICE = 0x00000003
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_USB_DEVICE_V = 0x3
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_USB_DEVICE_S = 0
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_UART1 = 0x00000003
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_UART1_V = 0x3
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_UART1_S = 30
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_I2S0 = 0x00000003
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_I2S0_V = 0x3
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_I2S0_S = 28
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_I2C = 0x00000003
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_I2C_V = 0x3
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_I2C_S = 26
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_MISC = 0x00000003
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_MISC_V = 0x3
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_MISC_S = 24
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_HINF = 0x00000003
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_HINF_V = 0x3
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_HINF_S = 20
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_IO_MUX = 0x00000003
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_IO_MUX_V = 0x3
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_IO_MUX_S = 16
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_RTC = 0x00000003
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_RTC_V = 0x3
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_RTC_S = 14
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_FE = 0x00000003
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_FE_V = 0x3
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_FE_S = 10
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_FE2 = 0x00000003
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_FE2_V = 0x3
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_FE2_S = 8
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_GPIO = 0x00000003
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_GPIO_V = 0x3
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_GPIO_S = 6
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_G0SPI_0 = 0x00000003
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_G0SPI_0_V = 0x3
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_G0SPI_0_S = 4
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_G0SPI_1 = 0x00000003
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_G0SPI_1_V = 0x3
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_G0SPI_1_S = 2
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_UART = 0x00000003
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_UART_V = 0x3
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_UART_S = 0
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_SYSTIMER = 0x00000003
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_SYSTIMER_V = 0x3
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_SYSTIMER_S = 30
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_TIMERGROUP1 = 0x00000003
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_TIMERGROUP1_V = 0x3
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_TIMERGROUP1_S = 28
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_TIMERGROUP = 0x00000003
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_TIMERGROUP_V = 0x3
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_TIMERGROUP_S = 26
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_PWM0 = 0x00000003
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_PWM0_V = 0x3
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_PWM0_S = 24
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_BB = 0x00000003
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_BB_V = 0x3
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_BB_S = 22
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_BACKUP = 0x00000003
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_BACKUP_V = 0x3
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_BACKUP_S = 18
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_LEDC = 0x00000003
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_LEDC_V = 0x3
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_LEDC_S = 16
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_SLC = 0x00000003
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_SLC_V = 0x3
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_SLC_S = 14
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_PCNT = 0x00000003
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_PCNT_V = 0x3
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_PCNT_S = 12
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_RMT = 0x00000003
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_RMT_V = 0x3
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_RMT_S = 10
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_SLCHOST = 0x00000003
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_SLCHOST_V = 0x3
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_SLCHOST_S = 8
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_UHCI0 = 0x00000003
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_UHCI0_V = 0x3
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_UHCI0_S = 6
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_I2C_EXT0 = 0x00000003
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_I2C_EXT0_V = 0x3
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_I2C_EXT0_S = 4
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_BT = 0x00000003
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_BT_V = 0x3
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_BT_S = 0
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_PWR = 0x00000003
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_PWR_V = 0x3
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_PWR_S = 28
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_WIFIMAC = 0x00000003
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_WIFIMAC_V = 0x3
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_WIFIMAC_S = 26
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_RWBT = 0x00000003
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_RWBT_V = 0x3
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_RWBT_S = 22
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_UART2 = 0x00000003
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_UART2_V = 0x3
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_UART2_S = 16
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_I2S1 = 0x00000003
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_I2S1_V = 0x3
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_I2S1_S = 14
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_PWM1 = 0x00000003
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_PWM1_V = 0x3
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_PWM1_S = 12
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_CAN = 0x00000003
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_CAN_V = 0x3
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_CAN_S = 10
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_SDIO_HOST = 0x00000003
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_SDIO_HOST_V = 0x3
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_SDIO_HOST_S = 8
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_I2C_EXT1 = 0x00000003
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_I2C_EXT1_V = 0x3
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_I2C_EXT1_S = 6
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_APB_CTRL = 0x00000003
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_APB_CTRL_V = 0x3
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_APB_CTRL_S = 4
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_SPI_3 = 0x00000003
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_SPI_3_V = 0x3
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_SPI_3_S = 2
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_SPI_2 = 0x00000003
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_SPI_2_V = 0x3
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_SPI_2_S = 0
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_WORLD_CONTROLLER = 0x00000003
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_WORLD_CONTROLLER_V = 0x3
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_WORLD_CONTROLLER_S = 30
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_DIO = 0x00000003
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_DIO_V = 0x3
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_DIO_S = 28
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_AD = 0x00000003
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_AD_V = 0x3
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_AD_S = 26
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_CACHE_CONFIG = 0x00000003
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_CACHE_CONFIG_V = 0x3
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_CACHE_CONFIG_S = 24
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_DMA_COPY = 0x00000003
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_DMA_COPY_V = 0x3
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_DMA_COPY_S = 22
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_INTERRUPT = 0x00000003
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_INTERRUPT_V = 0x3
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_INTERRUPT_S = 20
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_SENSITIVE = 0x00000003
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_SENSITIVE_V = 0x3
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_SENSITIVE_S = 18
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_SYSTEM = 0x00000003
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_SYSTEM_V = 0x3
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_SYSTEM_S = 16
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_USB = 0x00000003
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_USB_V = 0x3
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_USB_S = 14
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_BT_PWR = 0x00000003
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_BT_PWR_V = 0x3
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_BT_PWR_S = 12
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_LCD_CAM = 0x00000003
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_LCD_CAM_V = 0x3
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_LCD_CAM_S = 10
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_APB_ADC = 0x00000003
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_APB_ADC_V = 0x3
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_APB_ADC_S = 8
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_CRYPTO_DMA = 0x00000003
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_CRYPTO_DMA_V = 0x3
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_CRYPTO_DMA_S = 6
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_CRYPTO_PERI = 0x00000003
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_CRYPTO_PERI_V = 0x3
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_CRYPTO_PERI_S = 4
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_USB_WRAP = 0x00000003
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_USB_WRAP_V = 0x3
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_USB_WRAP_S = 2
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_USB_DEVICE = 0x00000003
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_USB_DEVICE_V = 0x3
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_USB_DEVICE_S = 0
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_RTCFAST_SPLTADDR_WORLD_1 = 0x000007FF
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_RTCFAST_SPLTADDR_WORLD_1_V = 0x7FF
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_RTCFAST_SPLTADDR_WORLD_1_S = 11
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_RTCFAST_SPLTADDR_WORLD_0 = 0x000007FF
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_RTCFAST_SPLTADDR_WORLD_0_V = 0x7FF
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_RTCFAST_SPLTADDR_WORLD_0_S = 0
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_RTCFAST_WORLD_1_H = 0x00000007
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_RTCFAST_WORLD_1_H_V = 0x7
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_RTCFAST_WORLD_1_H_S = 9
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_RTCFAST_WORLD_1_L = 0x00000007
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_RTCFAST_WORLD_1_L_V = 0x7
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_RTCFAST_WORLD_1_L_S = 6
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_RTCFAST_WORLD_0_H = 0x00000007
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_RTCFAST_WORLD_0_H_V = 0x7
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_RTCFAST_WORLD_0_H_S = 3
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_RTCFAST_WORLD_0_L = 0x00000007
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_RTCFAST_WORLD_0_L_V = 0x7
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_RTCFAST_WORLD_0_L_S = 0
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_RTCSLOW_0_SPLTADDR_WORLD_1 = 0x000007FF
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_RTCSLOW_0_SPLTADDR_WORLD_1_V = 0x7FF
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_RTCSLOW_0_SPLTADDR_WORLD_1_S = 11
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_RTCSLOW_0_SPLTADDR_WORLD_0 = 0x000007FF
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_RTCSLOW_0_SPLTADDR_WORLD_0_V = 0x7FF
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_RTCSLOW_0_SPLTADDR_WORLD_0_S = 0
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_RTCSLOW_0_WORLD_1_H = 0x00000007
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_RTCSLOW_0_WORLD_1_H_V = 0x7
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_RTCSLOW_0_WORLD_1_H_S = 9
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_RTCSLOW_0_WORLD_1_L = 0x00000007
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_RTCSLOW_0_WORLD_1_L_V = 0x7
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_RTCSLOW_0_WORLD_1_L_S = 6
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_RTCSLOW_0_WORLD_0_H = 0x00000007
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_RTCSLOW_0_WORLD_0_H_V = 0x7
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_RTCSLOW_0_WORLD_0_H_S = 3
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_RTCSLOW_0_WORLD_0_L = 0x00000007
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_RTCSLOW_0_WORLD_0_L_V = 0x7
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_RTCSLOW_0_WORLD_0_L_S = 0
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_RTCSLOW_1_SPLTADDR_WORLD_1 = 0x000007FF
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_RTCSLOW_1_SPLTADDR_WORLD_1_V = 0x7FF
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_RTCSLOW_1_SPLTADDR_WORLD_1_S = 11
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_RTCSLOW_1_SPLTADDR_WORLD_0 = 0x000007FF
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_RTCSLOW_1_SPLTADDR_WORLD_0_V = 0x7FF
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_RTCSLOW_1_SPLTADDR_WORLD_0_S = 0
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_RTCSLOW_1_WORLD_1_H = 0x00000007
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_RTCSLOW_1_WORLD_1_H_V = 0x7
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_RTCSLOW_1_WORLD_1_H_S = 9
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_RTCSLOW_1_WORLD_1_L = 0x00000007
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_RTCSLOW_1_WORLD_1_L_V = 0x7
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_RTCSLOW_1_WORLD_1_L_S = 6
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_RTCSLOW_1_WORLD_0_H = 0x00000007
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_RTCSLOW_1_WORLD_0_H_V = 0x7
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_RTCSLOW_1_WORLD_0_H_S = 3
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_RTCSLOW_1_WORLD_0_L = 0x00000007
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_RTCSLOW_1_WORLD_0_L_V = 0x7
const SENSITIVE_CORE_1_PIF_PMS_CONSTRAIN_RTCSLOW_1_WORLD_0_L_S = 0
const SENSITIVE_CORE_1_REGION_PMS_CONSTRAIN_LOCK_V = 0x1
const SENSITIVE_CORE_1_REGION_PMS_CONSTRAIN_LOCK_S = 0
const SENSITIVE_CORE_1_REGION_PMS_CONSTRAIN_WORLD_0_AREA_10 = 0x00000003
const SENSITIVE_CORE_1_REGION_PMS_CONSTRAIN_WORLD_0_AREA_10_V = 0x3
const SENSITIVE_CORE_1_REGION_PMS_CONSTRAIN_WORLD_0_AREA_10_S = 20
const SENSITIVE_CORE_1_REGION_PMS_CONSTRAIN_WORLD_0_AREA_9 = 0x00000003
const SENSITIVE_CORE_1_REGION_PMS_CONSTRAIN_WORLD_0_AREA_9_V = 0x3
const SENSITIVE_CORE_1_REGION_PMS_CONSTRAIN_WORLD_0_AREA_9_S = 18
const SENSITIVE_CORE_1_REGION_PMS_CONSTRAIN_WORLD_0_AREA_8 = 0x00000003
const SENSITIVE_CORE_1_REGION_PMS_CONSTRAIN_WORLD_0_AREA_8_V = 0x3
const SENSITIVE_CORE_1_REGION_PMS_CONSTRAIN_WORLD_0_AREA_8_S = 16
const SENSITIVE_CORE_1_REGION_PMS_CONSTRAIN_WORLD_0_AREA_7 = 0x00000003
const SENSITIVE_CORE_1_REGION_PMS_CONSTRAIN_WORLD_0_AREA_7_V = 0x3
const SENSITIVE_CORE_1_REGION_PMS_CONSTRAIN_WORLD_0_AREA_7_S = 14
const SENSITIVE_CORE_1_REGION_PMS_CONSTRAIN_WORLD_0_AREA_6 = 0x00000003
const SENSITIVE_CORE_1_REGION_PMS_CONSTRAIN_WORLD_0_AREA_6_V = 0x3
const SENSITIVE_CORE_1_REGION_PMS_CONSTRAIN_WORLD_0_AREA_6_S = 12
const SENSITIVE_CORE_1_REGION_PMS_CONSTRAIN_WORLD_0_AREA_5 = 0x00000003
const SENSITIVE_CORE_1_REGION_PMS_CONSTRAIN_WORLD_0_AREA_5_V = 0x3
const SENSITIVE_CORE_1_REGION_PMS_CONSTRAIN_WORLD_0_AREA_5_S = 10
const SENSITIVE_CORE_1_REGION_PMS_CONSTRAIN_WORLD_0_AREA_4 = 0x00000003
const SENSITIVE_CORE_1_REGION_PMS_CONSTRAIN_WORLD_0_AREA_4_V = 0x3
const SENSITIVE_CORE_1_REGION_PMS_CONSTRAIN_WORLD_0_AREA_4_S = 8
const SENSITIVE_CORE_1_REGION_PMS_CONSTRAIN_WORLD_0_AREA_3 = 0x00000003
const SENSITIVE_CORE_1_REGION_PMS_CONSTRAIN_WORLD_0_AREA_3_V = 0x3
const SENSITIVE_CORE_1_REGION_PMS_CONSTRAIN_WORLD_0_AREA_3_S = 6
const SENSITIVE_CORE_1_REGION_PMS_CONSTRAIN_WORLD_0_AREA_2 = 0x00000003
const SENSITIVE_CORE_1_REGION_PMS_CONSTRAIN_WORLD_0_AREA_2_V = 0x3
const SENSITIVE_CORE_1_REGION_PMS_CONSTRAIN_WORLD_0_AREA_2_S = 4
const SENSITIVE_CORE_1_REGION_PMS_CONSTRAIN_WORLD_0_AREA_1 = 0x00000003
const SENSITIVE_CORE_1_REGION_PMS_CONSTRAIN_WORLD_0_AREA_1_V = 0x3
const SENSITIVE_CORE_1_REGION_PMS_CONSTRAIN_WORLD_0_AREA_1_S = 2
const SENSITIVE_CORE_1_REGION_PMS_CONSTRAIN_WORLD_0_AREA_0 = 0x00000003
const SENSITIVE_CORE_1_REGION_PMS_CONSTRAIN_WORLD_0_AREA_0_V = 0x3
const SENSITIVE_CORE_1_REGION_PMS_CONSTRAIN_WORLD_0_AREA_0_S = 0
const SENSITIVE_CORE_1_REGION_PMS_CONSTRAIN_WORLD_1_AREA_10 = 0x00000003
const SENSITIVE_CORE_1_REGION_PMS_CONSTRAIN_WORLD_1_AREA_10_V = 0x3
const SENSITIVE_CORE_1_REGION_PMS_CONSTRAIN_WORLD_1_AREA_10_S = 20
const SENSITIVE_CORE_1_REGION_PMS_CONSTRAIN_WORLD_1_AREA_9 = 0x00000003
const SENSITIVE_CORE_1_REGION_PMS_CONSTRAIN_WORLD_1_AREA_9_V = 0x3
const SENSITIVE_CORE_1_REGION_PMS_CONSTRAIN_WORLD_1_AREA_9_S = 18
const SENSITIVE_CORE_1_REGION_PMS_CONSTRAIN_WORLD_1_AREA_8 = 0x00000003
const SENSITIVE_CORE_1_REGION_PMS_CONSTRAIN_WORLD_1_AREA_8_V = 0x3
const SENSITIVE_CORE_1_REGION_PMS_CONSTRAIN_WORLD_1_AREA_8_S = 16
const SENSITIVE_CORE_1_REGION_PMS_CONSTRAIN_WORLD_1_AREA_7 = 0x00000003
const SENSITIVE_CORE_1_REGION_PMS_CONSTRAIN_WORLD_1_AREA_7_V = 0x3
const SENSITIVE_CORE_1_REGION_PMS_CONSTRAIN_WORLD_1_AREA_7_S = 14
const SENSITIVE_CORE_1_REGION_PMS_CONSTRAIN_WORLD_1_AREA_6 = 0x00000003
const SENSITIVE_CORE_1_REGION_PMS_CONSTRAIN_WORLD_1_AREA_6_V = 0x3
const SENSITIVE_CORE_1_REGION_PMS_CONSTRAIN_WORLD_1_AREA_6_S = 12
const SENSITIVE_CORE_1_REGION_PMS_CONSTRAIN_WORLD_1_AREA_5 = 0x00000003
const SENSITIVE_CORE_1_REGION_PMS_CONSTRAIN_WORLD_1_AREA_5_V = 0x3
const SENSITIVE_CORE_1_REGION_PMS_CONSTRAIN_WORLD_1_AREA_5_S = 10
const SENSITIVE_CORE_1_REGION_PMS_CONSTRAIN_WORLD_1_AREA_4 = 0x00000003
const SENSITIVE_CORE_1_REGION_PMS_CONSTRAIN_WORLD_1_AREA_4_V = 0x3
const SENSITIVE_CORE_1_REGION_PMS_CONSTRAIN_WORLD_1_AREA_4_S = 8
const SENSITIVE_CORE_1_REGION_PMS_CONSTRAIN_WORLD_1_AREA_3 = 0x00000003
const SENSITIVE_CORE_1_REGION_PMS_CONSTRAIN_WORLD_1_AREA_3_V = 0x3
const SENSITIVE_CORE_1_REGION_PMS_CONSTRAIN_WORLD_1_AREA_3_S = 6
const SENSITIVE_CORE_1_REGION_PMS_CONSTRAIN_WORLD_1_AREA_2 = 0x00000003
const SENSITIVE_CORE_1_REGION_PMS_CONSTRAIN_WORLD_1_AREA_2_V = 0x3
const SENSITIVE_CORE_1_REGION_PMS_CONSTRAIN_WORLD_1_AREA_2_S = 4
const SENSITIVE_CORE_1_REGION_PMS_CONSTRAIN_WORLD_1_AREA_1 = 0x00000003
const SENSITIVE_CORE_1_REGION_PMS_CONSTRAIN_WORLD_1_AREA_1_V = 0x3
const SENSITIVE_CORE_1_REGION_PMS_CONSTRAIN_WORLD_1_AREA_1_S = 2
const SENSITIVE_CORE_1_REGION_PMS_CONSTRAIN_WORLD_1_AREA_0 = 0x00000003
const SENSITIVE_CORE_1_REGION_PMS_CONSTRAIN_WORLD_1_AREA_0_V = 0x3
const SENSITIVE_CORE_1_REGION_PMS_CONSTRAIN_WORLD_1_AREA_0_S = 0
const SENSITIVE_CORE_1_REGION_PMS_CONSTRAIN_ADDR_0 = 0x3FFFFFFF
const SENSITIVE_CORE_1_REGION_PMS_CONSTRAIN_ADDR_0_V = 0x3FFFFFFF
const SENSITIVE_CORE_1_REGION_PMS_CONSTRAIN_ADDR_0_S = 0
const SENSITIVE_CORE_1_REGION_PMS_CONSTRAIN_ADDR_1 = 0x3FFFFFFF
const SENSITIVE_CORE_1_REGION_PMS_CONSTRAIN_ADDR_1_V = 0x3FFFFFFF
const SENSITIVE_CORE_1_REGION_PMS_CONSTRAIN_ADDR_1_S = 0
const SENSITIVE_CORE_1_REGION_PMS_CONSTRAIN_ADDR_2 = 0x3FFFFFFF
const SENSITIVE_CORE_1_REGION_PMS_CONSTRAIN_ADDR_2_V = 0x3FFFFFFF
const SENSITIVE_CORE_1_REGION_PMS_CONSTRAIN_ADDR_2_S = 0
const SENSITIVE_CORE_1_REGION_PMS_CONSTRAIN_ADDR_3 = 0x3FFFFFFF
const SENSITIVE_CORE_1_REGION_PMS_CONSTRAIN_ADDR_3_V = 0x3FFFFFFF
const SENSITIVE_CORE_1_REGION_PMS_CONSTRAIN_ADDR_3_S = 0
const SENSITIVE_CORE_1_REGION_PMS_CONSTRAIN_ADDR_4 = 0x3FFFFFFF
const SENSITIVE_CORE_1_REGION_PMS_CONSTRAIN_ADDR_4_V = 0x3FFFFFFF
const SENSITIVE_CORE_1_REGION_PMS_CONSTRAIN_ADDR_4_S = 0
const SENSITIVE_CORE_1_REGION_PMS_CONSTRAIN_ADDR_5 = 0x3FFFFFFF
const SENSITIVE_CORE_1_REGION_PMS_CONSTRAIN_ADDR_5_V = 0x3FFFFFFF
const SENSITIVE_CORE_1_REGION_PMS_CONSTRAIN_ADDR_5_S = 0
const SENSITIVE_CORE_1_REGION_PMS_CONSTRAIN_ADDR_6 = 0x3FFFFFFF
const SENSITIVE_CORE_1_REGION_PMS_CONSTRAIN_ADDR_6_V = 0x3FFFFFFF
const SENSITIVE_CORE_1_REGION_PMS_CONSTRAIN_ADDR_6_S = 0
const SENSITIVE_CORE_1_REGION_PMS_CONSTRAIN_ADDR_7 = 0x3FFFFFFF
const SENSITIVE_CORE_1_REGION_PMS_CONSTRAIN_ADDR_7_V = 0x3FFFFFFF
const SENSITIVE_CORE_1_REGION_PMS_CONSTRAIN_ADDR_7_S = 0
const SENSITIVE_CORE_1_REGION_PMS_CONSTRAIN_ADDR_8 = 0x3FFFFFFF
const SENSITIVE_CORE_1_REGION_PMS_CONSTRAIN_ADDR_8_V = 0x3FFFFFFF
const SENSITIVE_CORE_1_REGION_PMS_CONSTRAIN_ADDR_8_S = 0
const SENSITIVE_CORE_1_REGION_PMS_CONSTRAIN_ADDR_9 = 0x3FFFFFFF
const SENSITIVE_CORE_1_REGION_PMS_CONSTRAIN_ADDR_9_V = 0x3FFFFFFF
const SENSITIVE_CORE_1_REGION_PMS_CONSTRAIN_ADDR_9_S = 0
const SENSITIVE_CORE_1_REGION_PMS_CONSTRAIN_ADDR_10 = 0x3FFFFFFF
const SENSITIVE_CORE_1_REGION_PMS_CONSTRAIN_ADDR_10_V = 0x3FFFFFFF
const SENSITIVE_CORE_1_REGION_PMS_CONSTRAIN_ADDR_10_S = 0
const SENSITIVE_CORE_1_REGION_PMS_CONSTRAIN_ADDR_11 = 0x3FFFFFFF
const SENSITIVE_CORE_1_REGION_PMS_CONSTRAIN_ADDR_11_V = 0x3FFFFFFF
const SENSITIVE_CORE_1_REGION_PMS_CONSTRAIN_ADDR_11_S = 0
const SENSITIVE_CORE_1_PIF_PMS_MONITOR_LOCK_V = 0x1
const SENSITIVE_CORE_1_PIF_PMS_MONITOR_LOCK_S = 0
const SENSITIVE_CORE_1_PIF_PMS_MONITOR_VIOLATE_EN_V = 0x1
const SENSITIVE_CORE_1_PIF_PMS_MONITOR_VIOLATE_EN_S = 1
const SENSITIVE_CORE_1_PIF_PMS_MONITOR_VIOLATE_CLR_V = 0x1
const SENSITIVE_CORE_1_PIF_PMS_MONITOR_VIOLATE_CLR_S = 0
const SENSITIVE_CORE_1_PIF_PMS_MONITOR_VIOLATE_STATUS_HWORLD = 0x00000003
const SENSITIVE_CORE_1_PIF_PMS_MONITOR_VIOLATE_STATUS_HWORLD_V = 0x3
const SENSITIVE_CORE_1_PIF_PMS_MONITOR_VIOLATE_STATUS_HWORLD_S = 6
const SENSITIVE_CORE_1_PIF_PMS_MONITOR_VIOLATE_STATUS_HWRITE_V = 0x1
const SENSITIVE_CORE_1_PIF_PMS_MONITOR_VIOLATE_STATUS_HWRITE_S = 5
const SENSITIVE_CORE_1_PIF_PMS_MONITOR_VIOLATE_STATUS_HSIZE = 0x00000007
const SENSITIVE_CORE_1_PIF_PMS_MONITOR_VIOLATE_STATUS_HSIZE_V = 0x7
const SENSITIVE_CORE_1_PIF_PMS_MONITOR_VIOLATE_STATUS_HSIZE_S = 2
const SENSITIVE_CORE_1_PIF_PMS_MONITOR_VIOLATE_STATUS_HPORT_0_V = 0x1
const SENSITIVE_CORE_1_PIF_PMS_MONITOR_VIOLATE_STATUS_HPORT_0_S = 1
const SENSITIVE_CORE_1_PIF_PMS_MONITOR_VIOLATE_INTR_V = 0x1
const SENSITIVE_CORE_1_PIF_PMS_MONITOR_VIOLATE_INTR_S = 0
const SENSITIVE_CORE_1_PIF_PMS_MONITOR_VIOLATE_STATUS_HADDR = 0xFFFFFFFF
const SENSITIVE_CORE_1_PIF_PMS_MONITOR_VIOLATE_STATUS_HADDR_V = 0xFFFFFFFF
const SENSITIVE_CORE_1_PIF_PMS_MONITOR_VIOLATE_STATUS_HADDR_S = 0
const SENSITIVE_CORE_1_PIF_PMS_MONITOR_NONWORD_VIOLATE_EN_V = 0x1
const SENSITIVE_CORE_1_PIF_PMS_MONITOR_NONWORD_VIOLATE_EN_S = 1
const SENSITIVE_CORE_1_PIF_PMS_MONITOR_NONWORD_VIOLATE_CLR_V = 0x1
const SENSITIVE_CORE_1_PIF_PMS_MONITOR_NONWORD_VIOLATE_CLR_S = 0
const SENSITIVE_CORE_1_PIF_PMS_MONITOR_NONWORD_VIOLATE_STATUS_HWORLD = 0x00000003
const SENSITIVE_CORE_1_PIF_PMS_MONITOR_NONWORD_VIOLATE_STATUS_HWORLD_V = 0x3
const SENSITIVE_CORE_1_PIF_PMS_MONITOR_NONWORD_VIOLATE_STATUS_HWORLD_S = 3
const SENSITIVE_CORE_1_PIF_PMS_MONITOR_NONWORD_VIOLATE_STATUS_HSIZE = 0x00000003
const SENSITIVE_CORE_1_PIF_PMS_MONITOR_NONWORD_VIOLATE_STATUS_HSIZE_V = 0x3
const SENSITIVE_CORE_1_PIF_PMS_MONITOR_NONWORD_VIOLATE_STATUS_HSIZE_S = 1
const SENSITIVE_CORE_1_PIF_PMS_MONITOR_NONWORD_VIOLATE_INTR_V = 0x1
const SENSITIVE_CORE_1_PIF_PMS_MONITOR_NONWORD_VIOLATE_INTR_S = 0
const SENSITIVE_CORE_1_PIF_PMS_MONITOR_NONWORD_VIOLATE_STATUS_HADDR = 0xFFFFFFFF
const SENSITIVE_CORE_1_PIF_PMS_MONITOR_NONWORD_VIOLATE_STATUS_HADDR_V = 0xFFFFFFFF
const SENSITIVE_CORE_1_PIF_PMS_MONITOR_NONWORD_VIOLATE_STATUS_HADDR_S = 0
const SENSITIVE_CORE_1_VECBASE_OVERRIDE_LOCK_V = 0x1
const SENSITIVE_CORE_1_VECBASE_OVERRIDE_LOCK_S = 0
const SENSITIVE_CORE_1_VECBASE_WORLD_MASK_V = 0x1
const SENSITIVE_CORE_1_VECBASE_WORLD_MASK_S = 0
const SENSITIVE_CORE_1_VECBASE_OVERRIDE_SEL = 0x00000003
const SENSITIVE_CORE_1_VECBASE_OVERRIDE_SEL_V = 0x3
const SENSITIVE_CORE_1_VECBASE_OVERRIDE_SEL_S = 22
const SENSITIVE_CORE_1_VECBASE_OVERRIDE_WORLD0_VALUE = 0x003FFFFF
const SENSITIVE_CORE_1_VECBASE_OVERRIDE_WORLD0_VALUE_V = 0x3FFFFF
const SENSITIVE_CORE_1_VECBASE_OVERRIDE_WORLD0_VALUE_S = 0
const SENSITIVE_CORE_1_VECBASE_OVERRIDE_WORLD1_VALUE = 0x003FFFFF
const SENSITIVE_CORE_1_VECBASE_OVERRIDE_WORLD1_VALUE_V = 0x3FFFFF
const SENSITIVE_CORE_1_VECBASE_OVERRIDE_WORLD1_VALUE_S = 0
const SENSITIVE_CORE_1_TOOMANYEXCEPTIONS_M_OVERRIDE_LOCK_V = 0x1
const SENSITIVE_CORE_1_TOOMANYEXCEPTIONS_M_OVERRIDE_LOCK_S = 0
const SENSITIVE_CORE_1_TOOMANYEXCEPTIONS_M_OVERRIDE_V = 0x1
const SENSITIVE_CORE_1_TOOMANYEXCEPTIONS_M_OVERRIDE_S = 0
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_LOCK_V = 0x1
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_LOCK_S = 0
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_UART1 = 0x00000003
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_UART1_V = 0x3
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_UART1_S = 30
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_I2S0 = 0x00000003
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_I2S0_V = 0x3
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_I2S0_S = 28
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_I2C = 0x00000003
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_I2C_V = 0x3
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_I2C_S = 26
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_MISC = 0x00000003
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_MISC_V = 0x3
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_MISC_S = 24
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_HINF = 0x00000003
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_HINF_V = 0x3
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_HINF_S = 20
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_IO_MUX = 0x00000003
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_IO_MUX_V = 0x3
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_IO_MUX_S = 16
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_RTC = 0x00000003
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_RTC_V = 0x3
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_RTC_S = 14
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_FE = 0x00000003
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_FE_V = 0x3
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_FE_S = 10
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_FE2 = 0x00000003
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_FE2_V = 0x3
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_FE2_S = 8
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_GPIO = 0x00000003
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_GPIO_V = 0x3
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_GPIO_S = 6
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_G0SPI_0 = 0x00000003
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_G0SPI_0_V = 0x3
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_G0SPI_0_S = 4
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_G0SPI_1 = 0x00000003
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_G0SPI_1_V = 0x3
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_G0SPI_1_S = 2
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_UART = 0x00000003
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_UART_V = 0x3
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_UART_S = 0
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_SYSTIMER = 0x00000003
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_SYSTIMER_V = 0x3
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_SYSTIMER_S = 30
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_TIMERGROUP1 = 0x00000003
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_TIMERGROUP1_V = 0x3
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_TIMERGROUP1_S = 28
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_TIMERGROUP = 0x00000003
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_TIMERGROUP_V = 0x3
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_TIMERGROUP_S = 26
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_PWM0 = 0x00000003
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_PWM0_V = 0x3
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_PWM0_S = 24
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_BB = 0x00000003
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_BB_V = 0x3
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_BB_S = 22
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_BACKUP = 0x00000003
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_BACKUP_V = 0x3
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_BACKUP_S = 18
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_LEDC = 0x00000003
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_LEDC_V = 0x3
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_LEDC_S = 16
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_SLC = 0x00000003
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_SLC_V = 0x3
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_SLC_S = 14
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_PCNT = 0x00000003
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_PCNT_V = 0x3
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_PCNT_S = 12
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_RMT = 0x00000003
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_RMT_V = 0x3
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_RMT_S = 10
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_SLCHOST = 0x00000003
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_SLCHOST_V = 0x3
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_SLCHOST_S = 8
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_UHCI0 = 0x00000003
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_UHCI0_V = 0x3
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_UHCI0_S = 6
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_I2C_EXT0 = 0x00000003
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_I2C_EXT0_V = 0x3
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_I2C_EXT0_S = 4
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_BT = 0x00000003
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_BT_V = 0x3
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_BT_S = 0
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_PWR = 0x00000003
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_PWR_V = 0x3
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_PWR_S = 28
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_WIFIMAC = 0x00000003
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_WIFIMAC_V = 0x3
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_WIFIMAC_S = 26
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_RWBT = 0x00000003
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_RWBT_V = 0x3
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_RWBT_S = 22
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_UART2 = 0x00000003
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_UART2_V = 0x3
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_UART2_S = 16
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_I2S1 = 0x00000003
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_I2S1_V = 0x3
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_I2S1_S = 14
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_PWM1 = 0x00000003
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_PWM1_V = 0x3
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_PWM1_S = 12
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_CAN = 0x00000003
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_CAN_V = 0x3
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_CAN_S = 10
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_SDIO_HOST = 0x00000003
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_SDIO_HOST_V = 0x3
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_SDIO_HOST_S = 8
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_I2C_EXT1 = 0x00000003
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_I2C_EXT1_V = 0x3
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_I2C_EXT1_S = 6
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_APB_CTRL = 0x00000003
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_APB_CTRL_V = 0x3
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_APB_CTRL_S = 4
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_SPI_3 = 0x00000003
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_SPI_3_V = 0x3
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_SPI_3_S = 2
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_SPI_2 = 0x00000003
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_SPI_2_V = 0x3
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_SPI_2_S = 0
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_WORLD_CONTROLLER = 0x00000003
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_WORLD_CONTROLLER_V = 0x3
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_WORLD_CONTROLLER_S = 30
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_DIO = 0x00000003
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_DIO_V = 0x3
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_DIO_S = 28
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_AD = 0x00000003
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_AD_V = 0x3
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_AD_S = 26
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_CACHE_CONFIG = 0x00000003
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_CACHE_CONFIG_V = 0x3
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_CACHE_CONFIG_S = 24
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_DMA_COPY = 0x00000003
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_DMA_COPY_V = 0x3
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_DMA_COPY_S = 22
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_INTERRUPT = 0x00000003
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_INTERRUPT_V = 0x3
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_INTERRUPT_S = 20
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_SENSITIVE = 0x00000003
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_SENSITIVE_V = 0x3
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_SENSITIVE_S = 18
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_SYSTEM = 0x00000003
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_SYSTEM_V = 0x3
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_SYSTEM_S = 16
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_USB = 0x00000003
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_USB_V = 0x3
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_USB_S = 14
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_BT_PWR = 0x00000003
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_BT_PWR_V = 0x3
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_BT_PWR_S = 12
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_LCD_CAM = 0x00000003
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_LCD_CAM_V = 0x3
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_LCD_CAM_S = 10
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_APB_ADC = 0x00000003
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_APB_ADC_V = 0x3
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_APB_ADC_S = 8
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_CRYPTO_DMA = 0x00000003
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_CRYPTO_DMA_V = 0x3
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_CRYPTO_DMA_S = 6
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_CRYPTO_PERI = 0x00000003
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_CRYPTO_PERI_V = 0x3
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_CRYPTO_PERI_S = 4
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_USB_WRAP = 0x00000003
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_USB_WRAP_V = 0x3
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_USB_WRAP_S = 2
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_USB_DEVICE = 0x00000003
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_USB_DEVICE_V = 0x3
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_USB_DEVICE_S = 0
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_RTCFAST_SPLTADDR = 0x000007FF
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_RTCFAST_SPLTADDR_V = 0x7FF
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_RTCFAST_SPLTADDR_S = 0
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_RTCFAST_H = 0x00000007
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_RTCFAST_H_V = 0x7
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_RTCFAST_H_S = 3
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_RTCFAST_L = 0x00000007
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_RTCFAST_L_V = 0x7
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_RTCFAST_L_S = 0
const SENSITIVE_BACKUP_BUS_PMS_MONITOR_LOCK_V = 0x1
const SENSITIVE_BACKUP_BUS_PMS_MONITOR_LOCK_S = 0
const SENSITIVE_BACKUP_BUS_PMS_MONITOR_VIOLATE_EN_V = 0x1
const SENSITIVE_BACKUP_BUS_PMS_MONITOR_VIOLATE_EN_S = 1
const SENSITIVE_BACKUP_BUS_PMS_MONITOR_VIOLATE_CLR_V = 0x1
const SENSITIVE_BACKUP_BUS_PMS_MONITOR_VIOLATE_CLR_S = 0
const SENSITIVE_BACKUP_BUS_PMS_MONITOR_VIOLATE_STATUS_HWRITE_V = 0x1
const SENSITIVE_BACKUP_BUS_PMS_MONITOR_VIOLATE_STATUS_HWRITE_S = 6
const SENSITIVE_BACKUP_BUS_PMS_MONITOR_VIOLATE_STATUS_HSIZE = 0x00000007
const SENSITIVE_BACKUP_BUS_PMS_MONITOR_VIOLATE_STATUS_HSIZE_V = 0x7
const SENSITIVE_BACKUP_BUS_PMS_MONITOR_VIOLATE_STATUS_HSIZE_S = 3
const SENSITIVE_BACKUP_BUS_PMS_MONITOR_VIOLATE_STATUS_HTRANS = 0x00000003
const SENSITIVE_BACKUP_BUS_PMS_MONITOR_VIOLATE_STATUS_HTRANS_V = 0x3
const SENSITIVE_BACKUP_BUS_PMS_MONITOR_VIOLATE_STATUS_HTRANS_S = 1
const SENSITIVE_BACKUP_BUS_PMS_MONITOR_VIOLATE_INTR_V = 0x1
const SENSITIVE_BACKUP_BUS_PMS_MONITOR_VIOLATE_INTR_S = 0
const SENSITIVE_BACKUP_BUS_PMS_MONITOR_VIOLATE_HADDR = 0xFFFFFFFF
const SENSITIVE_BACKUP_BUS_PMS_MONITOR_VIOLATE_HADDR_V = 0xFFFFFFFF
const SENSITIVE_BACKUP_BUS_PMS_MONITOR_VIOLATE_HADDR_S = 0
const SENSITIVE_EDMA_BOUNDARY_LOCK_V = 0x1
const SENSITIVE_EDMA_BOUNDARY_LOCK_S = 0
const SENSITIVE_EDMA_BOUNDARY_0 = 0x00003FFF
const SENSITIVE_EDMA_BOUNDARY_0_V = 0x3FFF
const SENSITIVE_EDMA_BOUNDARY_0_S = 0
const SENSITIVE_EDMA_BOUNDARY_1 = 0x00003FFF
const SENSITIVE_EDMA_BOUNDARY_1_V = 0x3FFF
const SENSITIVE_EDMA_BOUNDARY_1_S = 0
const SENSITIVE_EDMA_BOUNDARY_2 = 0x00003FFF
const SENSITIVE_EDMA_BOUNDARY_2_V = 0x3FFF
const SENSITIVE_EDMA_BOUNDARY_2_S = 0
const SENSITIVE_EDMA_PMS_SPI2_LOCK_V = 0x1
const SENSITIVE_EDMA_PMS_SPI2_LOCK_S = 0
const SENSITIVE_EDMA_PMS_SPI2_ATTR2 = 0x00000003
const SENSITIVE_EDMA_PMS_SPI2_ATTR2_V = 0x3
const SENSITIVE_EDMA_PMS_SPI2_ATTR2_S = 2
const SENSITIVE_EDMA_PMS_SPI2_ATTR1 = 0x00000003
const SENSITIVE_EDMA_PMS_SPI2_ATTR1_V = 0x3
const SENSITIVE_EDMA_PMS_SPI2_ATTR1_S = 0
const SENSITIVE_EDMA_PMS_SPI3_LOCK_V = 0x1
const SENSITIVE_EDMA_PMS_SPI3_LOCK_S = 0
const SENSITIVE_EDMA_PMS_SPI3_ATTR2 = 0x00000003
const SENSITIVE_EDMA_PMS_SPI3_ATTR2_V = 0x3
const SENSITIVE_EDMA_PMS_SPI3_ATTR2_S = 2
const SENSITIVE_EDMA_PMS_SPI3_ATTR1 = 0x00000003
const SENSITIVE_EDMA_PMS_SPI3_ATTR1_V = 0x3
const SENSITIVE_EDMA_PMS_SPI3_ATTR1_S = 0
const SENSITIVE_EDMA_PMS_UHCI0_LOCK_V = 0x1
const SENSITIVE_EDMA_PMS_UHCI0_LOCK_S = 0
const SENSITIVE_EDMA_PMS_UHCI0_ATTR2 = 0x00000003
const SENSITIVE_EDMA_PMS_UHCI0_ATTR2_V = 0x3
const SENSITIVE_EDMA_PMS_UHCI0_ATTR2_S = 2
const SENSITIVE_EDMA_PMS_UHCI0_ATTR1 = 0x00000003
const SENSITIVE_EDMA_PMS_UHCI0_ATTR1_V = 0x3
const SENSITIVE_EDMA_PMS_UHCI0_ATTR1_S = 0
const SENSITIVE_EDMA_PMS_I2S0_LOCK_V = 0x1
const SENSITIVE_EDMA_PMS_I2S0_LOCK_S = 0
const SENSITIVE_EDMA_PMS_I2S0_ATTR2 = 0x00000003
const SENSITIVE_EDMA_PMS_I2S0_ATTR2_V = 0x3
const SENSITIVE_EDMA_PMS_I2S0_ATTR2_S = 2
const SENSITIVE_EDMA_PMS_I2S0_ATTR1 = 0x00000003
const SENSITIVE_EDMA_PMS_I2S0_ATTR1_V = 0x3
const SENSITIVE_EDMA_PMS_I2S0_ATTR1_S = 0
const SENSITIVE_EDMA_PMS_I2S1_LOCK_V = 0x1
const SENSITIVE_EDMA_PMS_I2S1_LOCK_S = 0
const SENSITIVE_EDMA_PMS_I2S1_ATTR2 = 0x00000003
const SENSITIVE_EDMA_PMS_I2S1_ATTR2_V = 0x3
const SENSITIVE_EDMA_PMS_I2S1_ATTR2_S = 2
const SENSITIVE_EDMA_PMS_I2S1_ATTR1 = 0x00000003
const SENSITIVE_EDMA_PMS_I2S1_ATTR1_V = 0x3
const SENSITIVE_EDMA_PMS_I2S1_ATTR1_S = 0
const SENSITIVE_EDMA_PMS_LCD_CAM_LOCK_V = 0x1
const SENSITIVE_EDMA_PMS_LCD_CAM_LOCK_S = 0
const SENSITIVE_EDMA_PMS_LCD_CAM_ATTR2 = 0x00000003
const SENSITIVE_EDMA_PMS_LCD_CAM_ATTR2_V = 0x3
const SENSITIVE_EDMA_PMS_LCD_CAM_ATTR2_S = 2
const SENSITIVE_EDMA_PMS_LCD_CAM_ATTR1 = 0x00000003
const SENSITIVE_EDMA_PMS_LCD_CAM_ATTR1_V = 0x3
const SENSITIVE_EDMA_PMS_LCD_CAM_ATTR1_S = 0
const SENSITIVE_EDMA_PMS_AES_LOCK_V = 0x1
const SENSITIVE_EDMA_PMS_AES_LOCK_S = 0
const SENSITIVE_EDMA_PMS_AES_ATTR2 = 0x00000003
const SENSITIVE_EDMA_PMS_AES_ATTR2_V = 0x3
const SENSITIVE_EDMA_PMS_AES_ATTR2_S = 2
const SENSITIVE_EDMA_PMS_AES_ATTR1 = 0x00000003
const SENSITIVE_EDMA_PMS_AES_ATTR1_V = 0x3
const SENSITIVE_EDMA_PMS_AES_ATTR1_S = 0
const SENSITIVE_EDMA_PMS_SHA_LOCK_V = 0x1
const SENSITIVE_EDMA_PMS_SHA_LOCK_S = 0
const SENSITIVE_EDMA_PMS_SHA_ATTR2 = 0x00000003
const SENSITIVE_EDMA_PMS_SHA_ATTR2_V = 0x3
const SENSITIVE_EDMA_PMS_SHA_ATTR2_S = 2
const SENSITIVE_EDMA_PMS_SHA_ATTR1 = 0x00000003
const SENSITIVE_EDMA_PMS_SHA_ATTR1_V = 0x3
const SENSITIVE_EDMA_PMS_SHA_ATTR1_S = 0
const SENSITIVE_EDMA_PMS_ADC_DAC_LOCK_V = 0x1
const SENSITIVE_EDMA_PMS_ADC_DAC_LOCK_S = 0
const SENSITIVE_EDMA_PMS_ADC_DAC_ATTR2 = 0x00000003
const SENSITIVE_EDMA_PMS_ADC_DAC_ATTR2_V = 0x3
const SENSITIVE_EDMA_PMS_ADC_DAC_ATTR2_S = 2
const SENSITIVE_EDMA_PMS_ADC_DAC_ATTR1 = 0x00000003
const SENSITIVE_EDMA_PMS_ADC_DAC_ATTR1_V = 0x3
const SENSITIVE_EDMA_PMS_ADC_DAC_ATTR1_S = 0
const SENSITIVE_EDMA_PMS_RMT_LOCK_V = 0x1
const SENSITIVE_EDMA_PMS_RMT_LOCK_S = 0
const SENSITIVE_EDMA_PMS_RMT_ATTR2 = 0x00000003
const SENSITIVE_EDMA_PMS_RMT_ATTR2_V = 0x3
const SENSITIVE_EDMA_PMS_RMT_ATTR2_S = 2
const SENSITIVE_EDMA_PMS_RMT_ATTR1 = 0x00000003
const SENSITIVE_EDMA_PMS_RMT_ATTR1_V = 0x3
const SENSITIVE_EDMA_PMS_RMT_ATTR1_S = 0
const SENSITIVE_CLK_EN_V = 0x1
const SENSITIVE_CLK_EN_S = 0
const SENSITIVE_DIS_RTC_CPU_V = 0x1
const SENSITIVE_DIS_RTC_CPU_S = 0
const SENSITIVE_DATE = 0x0FFFFFFF
const SENSITIVE_DATE_V = 0xFFFFFFF
const SENSITIVE_DATE_S = 0
