<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="hw4_sim.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_LSO" xil_pn:name=".lso"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Fetch_Unit_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="HW4_top.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="HW4_top.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="HW4_top.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="HW4_top_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="MIPS_ALU.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="MIPS_ALU.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="MIPS_ALU.xst"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1495987468" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1495987468">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1495993619" xil_pn:in_ck="4464183392340638304" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1495993619">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="../Src_4sim/BYOC_Clock_driver_4sim.vhd"/>
      <outfile xil_pn:name="../Src_4sim/BYOC_Host_Intf_4sim.vhd"/>
      <outfile xil_pn:name="../Src_4sim/Fetch_Unit.vhd"/>
      <outfile xil_pn:name="../Src_4sim/GPR.vhd"/>
      <outfile xil_pn:name="../Src_4sim/HW4_top_4sim.vhd"/>
      <outfile xil_pn:name="../Src_4sim/MIPS_ALU.vhd"/>
      <outfile xil_pn:name="../Src_4sim/SIM_HW4_TB.vhd"/>
      <outfile xil_pn:name="../Src_4sim/SIM_HW4_filenames.vhd"/>
      <outfile xil_pn:name="../Src_4sim/dual_port_memory.vhd"/>
    </transform>
  </transforms>

</generated_project>
