## Work Experience

### Intel Corporation

<div class="info-container">
  <div class="info-item">
    <span role="img" aria-label="position">ğŸ› ï¸</span> CPU RTL Design Engineer
  </div>
  <div class="info-item">
    <span role="img" aria-label="location">ğŸ“</span> Hillsboro, OR, USA
  </div>
  <div class="info-item">
    <span role="img" aria-label="date">ğŸ“…</span> June 2022 â€“ Present
  </div>
</div>

Shou-Li focuses on the design and implementation of the L0 and L1 cache, prefetcher, and machine check architecture for x86 CPUs. He ensures that these components meet stringent timing and power requirements, working collaboratively with a team to achieve high performance and efficiency. His role involves detailed microarchitectural planning and execution to meet project specifications.

### MemryX Inc

<div class="info-container">
  <div class="info-item">
    <span role="img" aria-label="position">ğŸ› ï¸</span> IC Design Intern
  </div>
  <div class="info-item">
    <span role="img" aria-label="location">ğŸ“</span> Hsinchu, Taiwan
  </div>
  <div class="info-item">
    <span role="img" aria-label="date">ğŸ“…</span> May 2021 â€“ Aug. 2021
  </div>
</div>

At MemryX, Shou-Li optimized the microarchitecture of deep learning layers in an AI core, achieving a 50% area reduction by leveraging specific microarchitectural properties. He integrated the AI core, ARM Cortex-M3 processor, and peripherals into an SoC and performed comprehensive chip-level verification, which involved using JTAG to manipulate the CPU and the AI core for debugging.

### Tron Future Tech

<div class="info-container">
  <div class="info-item">
    <span role="img" aria-label="position">ğŸ› ï¸</span> Digital Design Intern
  </div>
  <div class="info-item">
    <span role="img" aria-label="location">ğŸ“</span> Hsinchu, Taiwan
  </div>
  <div class="info-item">
    <span role="img" aria-label="date">ğŸ“…</span> June 2020 â€“ Nov. 2020
  </div>
</div>

At Tron Future Tech, Shou-Li integrated a space communication IP into a phased array transmitter system. He researched and integrated the provided communication IP, which included ECC and encryption modules, ensuring seamless operation with modulation and other digital controllers. Shou-Li managed the entire FPGA development process, including synthesis, implementation, bitstream generation, and power-up testing, ensuring the system's functionality and reliability for space applications. Additionally, he researched and applied single-event upset (SEU) solutions from Xilinx and triple module redundancy features from Synopsys synthesis tools to enhance system resilience.
