{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 15 16:02:08 2021 " "Info: Processing started: Fri Oct 15 16:02:08 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off ccq -c ccq --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ccq -c ccq --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk_cdu " "Info: Assuming node \"clk_cdu\" is an undefined clock" {  } { { "ccq.bdf" "" { Schematic "C:/Users/win732/Desktop/ccq/ccq.bdf" { { 0 24 192 16 "clk_cdu" "" } { -8 192 256 8 "clk_cdu" "" } { 160 136 195 176 "clk_cdu" "" } { 176 512 571 192 "clk_cdu" "" } } } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_cdu" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk_cdu register sw_pc_ar:inst1\|pc\[7\] register sw_pc_ar:inst1\|pc\[7\] 278.16 MHz 3.595 ns Internal " "Info: Clock \"clk_cdu\" has Internal fmax of 278.16 MHz between source register \"sw_pc_ar:inst1\|pc\[7\]\" and destination register \"sw_pc_ar:inst1\|pc\[7\]\" (period= 3.595 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.331 ns + Longest register register " "Info: + Longest register to register delay is 3.331 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sw_pc_ar:inst1\|pc\[7\] 1 REG LCFF_X25_Y8_N27 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X25_Y8_N27; Fanout = 2; REG Node = 'sw_pc_ar:inst1\|pc\[7\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sw_pc_ar:inst1|pc[7] } "NODE_NAME" } } { "sw_pc_ar.vhd" "" { Text "C:/Users/win732/Desktop/ccq/sw_pc_ar.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.749 ns) + CELL(0.370 ns) 1.119 ns sw_pc_ar:inst1\|bus_reg\[7\]~8 2 COMB LCCOMB_X24_Y8_N8 1 " "Info: 2: + IC(0.749 ns) + CELL(0.370 ns) = 1.119 ns; Loc. = LCCOMB_X24_Y8_N8; Fanout = 1; COMB Node = 'sw_pc_ar:inst1\|bus_reg\[7\]~8'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.119 ns" { sw_pc_ar:inst1|pc[7] sw_pc_ar:inst1|bus_reg[7]~8 } "NODE_NAME" } } { "sw_pc_ar.vhd" "" { Text "C:/Users/win732/Desktop/ccq/sw_pc_ar.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.372 ns) + CELL(0.370 ns) 1.861 ns sw_pc_ar:inst1\|bus_reg\[7\]~9 3 COMB LCCOMB_X24_Y8_N18 3 " "Info: 3: + IC(0.372 ns) + CELL(0.370 ns) = 1.861 ns; Loc. = LCCOMB_X24_Y8_N18; Fanout = 3; COMB Node = 'sw_pc_ar:inst1\|bus_reg\[7\]~9'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.742 ns" { sw_pc_ar:inst1|bus_reg[7]~8 sw_pc_ar:inst1|bus_reg[7]~9 } "NODE_NAME" } } { "sw_pc_ar.vhd" "" { Text "C:/Users/win732/Desktop/ccq/sw_pc_ar.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.010 ns) + CELL(0.460 ns) 3.331 ns sw_pc_ar:inst1\|pc\[7\] 4 REG LCFF_X25_Y8_N27 2 " "Info: 4: + IC(1.010 ns) + CELL(0.460 ns) = 3.331 ns; Loc. = LCFF_X25_Y8_N27; Fanout = 2; REG Node = 'sw_pc_ar:inst1\|pc\[7\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.470 ns" { sw_pc_ar:inst1|bus_reg[7]~9 sw_pc_ar:inst1|pc[7] } "NODE_NAME" } } { "sw_pc_ar.vhd" "" { Text "C:/Users/win732/Desktop/ccq/sw_pc_ar.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.200 ns ( 36.03 % ) " "Info: Total cell delay = 1.200 ns ( 36.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.131 ns ( 63.97 % ) " "Info: Total interconnect delay = 2.131 ns ( 63.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.331 ns" { sw_pc_ar:inst1|pc[7] sw_pc_ar:inst1|bus_reg[7]~8 sw_pc_ar:inst1|bus_reg[7]~9 sw_pc_ar:inst1|pc[7] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "3.331 ns" { sw_pc_ar:inst1|pc[7] {} sw_pc_ar:inst1|bus_reg[7]~8 {} sw_pc_ar:inst1|bus_reg[7]~9 {} sw_pc_ar:inst1|pc[7] {} } { 0.000ns 0.749ns 0.372ns 1.010ns } { 0.000ns 0.370ns 0.370ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_cdu destination 2.751 ns + Shortest register " "Info: + Shortest clock path from clock \"clk_cdu\" to destination register is 2.751 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk_cdu 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk_cdu'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_cdu } "NODE_NAME" } } { "ccq.bdf" "" { Schematic "C:/Users/win732/Desktop/ccq/ccq.bdf" { { 0 24 192 16 "clk_cdu" "" } { -8 192 256 8 "clk_cdu" "" } { 160 136 195 176 "clk_cdu" "" } { 176 512 571 192 "clk_cdu" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns clk_cdu~clkctrl 2 COMB CLKCTRL_G2 41 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 41; COMB Node = 'clk_cdu~clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk_cdu clk_cdu~clkctrl } "NODE_NAME" } } { "ccq.bdf" "" { Schematic "C:/Users/win732/Desktop/ccq/ccq.bdf" { { 0 24 192 16 "clk_cdu" "" } { -8 192 256 8 "clk_cdu" "" } { 160 136 195 176 "clk_cdu" "" } { 176 512 571 192 "clk_cdu" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.842 ns) + CELL(0.666 ns) 2.751 ns sw_pc_ar:inst1\|pc\[7\] 3 REG LCFF_X25_Y8_N27 2 " "Info: 3: + IC(0.842 ns) + CELL(0.666 ns) = 2.751 ns; Loc. = LCFF_X25_Y8_N27; Fanout = 2; REG Node = 'sw_pc_ar:inst1\|pc\[7\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.508 ns" { clk_cdu~clkctrl sw_pc_ar:inst1|pc[7] } "NODE_NAME" } } { "sw_pc_ar.vhd" "" { Text "C:/Users/win732/Desktop/ccq/sw_pc_ar.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.19 % ) " "Info: Total cell delay = 1.766 ns ( 64.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.985 ns ( 35.81 % ) " "Info: Total interconnect delay = 0.985 ns ( 35.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.751 ns" { clk_cdu clk_cdu~clkctrl sw_pc_ar:inst1|pc[7] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.751 ns" { clk_cdu {} clk_cdu~combout {} clk_cdu~clkctrl {} sw_pc_ar:inst1|pc[7] {} } { 0.000ns 0.000ns 0.143ns 0.842ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_cdu source 2.751 ns - Longest register " "Info: - Longest clock path from clock \"clk_cdu\" to source register is 2.751 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk_cdu 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk_cdu'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_cdu } "NODE_NAME" } } { "ccq.bdf" "" { Schematic "C:/Users/win732/Desktop/ccq/ccq.bdf" { { 0 24 192 16 "clk_cdu" "" } { -8 192 256 8 "clk_cdu" "" } { 160 136 195 176 "clk_cdu" "" } { 176 512 571 192 "clk_cdu" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns clk_cdu~clkctrl 2 COMB CLKCTRL_G2 41 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 41; COMB Node = 'clk_cdu~clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk_cdu clk_cdu~clkctrl } "NODE_NAME" } } { "ccq.bdf" "" { Schematic "C:/Users/win732/Desktop/ccq/ccq.bdf" { { 0 24 192 16 "clk_cdu" "" } { -8 192 256 8 "clk_cdu" "" } { 160 136 195 176 "clk_cdu" "" } { 176 512 571 192 "clk_cdu" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.842 ns) + CELL(0.666 ns) 2.751 ns sw_pc_ar:inst1\|pc\[7\] 3 REG LCFF_X25_Y8_N27 2 " "Info: 3: + IC(0.842 ns) + CELL(0.666 ns) = 2.751 ns; Loc. = LCFF_X25_Y8_N27; Fanout = 2; REG Node = 'sw_pc_ar:inst1\|pc\[7\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.508 ns" { clk_cdu~clkctrl sw_pc_ar:inst1|pc[7] } "NODE_NAME" } } { "sw_pc_ar.vhd" "" { Text "C:/Users/win732/Desktop/ccq/sw_pc_ar.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.19 % ) " "Info: Total cell delay = 1.766 ns ( 64.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.985 ns ( 35.81 % ) " "Info: Total interconnect delay = 0.985 ns ( 35.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.751 ns" { clk_cdu clk_cdu~clkctrl sw_pc_ar:inst1|pc[7] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.751 ns" { clk_cdu {} clk_cdu~combout {} clk_cdu~clkctrl {} sw_pc_ar:inst1|pc[7] {} } { 0.000ns 0.000ns 0.143ns 0.842ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.751 ns" { clk_cdu clk_cdu~clkctrl sw_pc_ar:inst1|pc[7] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.751 ns" { clk_cdu {} clk_cdu~combout {} clk_cdu~clkctrl {} sw_pc_ar:inst1|pc[7] {} } { 0.000ns 0.000ns 0.143ns 0.842ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "sw_pc_ar.vhd" "" { Text "C:/Users/win732/Desktop/ccq/sw_pc_ar.vhd" 12 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "sw_pc_ar.vhd" "" { Text "C:/Users/win732/Desktop/ccq/sw_pc_ar.vhd" 12 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.331 ns" { sw_pc_ar:inst1|pc[7] sw_pc_ar:inst1|bus_reg[7]~8 sw_pc_ar:inst1|bus_reg[7]~9 sw_pc_ar:inst1|pc[7] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "3.331 ns" { sw_pc_ar:inst1|pc[7] {} sw_pc_ar:inst1|bus_reg[7]~8 {} sw_pc_ar:inst1|bus_reg[7]~9 {} sw_pc_ar:inst1|pc[7] {} } { 0.000ns 0.749ns 0.372ns 1.010ns } { 0.000ns 0.370ns 0.370ns 0.460ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.751 ns" { clk_cdu clk_cdu~clkctrl sw_pc_ar:inst1|pc[7] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.751 ns" { clk_cdu {} clk_cdu~combout {} clk_cdu~clkctrl {} sw_pc_ar:inst1|pc[7] {} } { 0.000ns 0.000ns 0.143ns 0.842ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "sw_pc_ar:inst1\|pc\[6\] d\[6\] clk_cdu 7.803 ns register " "Info: tsu for register \"sw_pc_ar:inst1\|pc\[6\]\" (data pin = \"d\[6\]\", clock pin = \"clk_cdu\") is 7.803 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.594 ns + Longest pin register " "Info: + Longest pin to register delay is 10.594 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns d\[6\] 1 PIN PIN_58 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_58; Fanout = 1; PIN Node = 'd\[6\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { d[6] } "NODE_NAME" } } { "ccq.bdf" "" { Schematic "C:/Users/win732/Desktop/ccq/ccq.bdf" { { 168 840 1016 184 "d\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.934 ns) 0.934 ns d~1 2 COMB IOC_X12_Y0_N0 2 " "Info: 2: + IC(0.000 ns) + CELL(0.934 ns) = 0.934 ns; Loc. = IOC_X12_Y0_N0; Fanout = 2; COMB Node = 'd~1'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.934 ns" { d[6] d~1 } "NODE_NAME" } } { "ccq.bdf" "" { Schematic "C:/Users/win732/Desktop/ccq/ccq.bdf" { { 168 840 1016 184 "d\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.304 ns) + CELL(0.624 ns) 8.862 ns sw_pc_ar:inst1\|bus_reg\[6\]~10 3 COMB LCCOMB_X25_Y8_N0 1 " "Info: 3: + IC(7.304 ns) + CELL(0.624 ns) = 8.862 ns; Loc. = LCCOMB_X25_Y8_N0; Fanout = 1; COMB Node = 'sw_pc_ar:inst1\|bus_reg\[6\]~10'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.928 ns" { d~1 sw_pc_ar:inst1|bus_reg[6]~10 } "NODE_NAME" } } { "sw_pc_ar.vhd" "" { Text "C:/Users/win732/Desktop/ccq/sw_pc_ar.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.377 ns) + CELL(0.206 ns) 9.445 ns sw_pc_ar:inst1\|bus_reg\[6\]~11 4 COMB LCCOMB_X25_Y8_N2 3 " "Info: 4: + IC(0.377 ns) + CELL(0.206 ns) = 9.445 ns; Loc. = LCCOMB_X25_Y8_N2; Fanout = 3; COMB Node = 'sw_pc_ar:inst1\|bus_reg\[6\]~11'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.583 ns" { sw_pc_ar:inst1|bus_reg[6]~10 sw_pc_ar:inst1|bus_reg[6]~11 } "NODE_NAME" } } { "sw_pc_ar.vhd" "" { Text "C:/Users/win732/Desktop/ccq/sw_pc_ar.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.689 ns) + CELL(0.460 ns) 10.594 ns sw_pc_ar:inst1\|pc\[6\] 5 REG LCFF_X25_Y8_N25 3 " "Info: 5: + IC(0.689 ns) + CELL(0.460 ns) = 10.594 ns; Loc. = LCFF_X25_Y8_N25; Fanout = 3; REG Node = 'sw_pc_ar:inst1\|pc\[6\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.149 ns" { sw_pc_ar:inst1|bus_reg[6]~11 sw_pc_ar:inst1|pc[6] } "NODE_NAME" } } { "sw_pc_ar.vhd" "" { Text "C:/Users/win732/Desktop/ccq/sw_pc_ar.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.224 ns ( 20.99 % ) " "Info: Total cell delay = 2.224 ns ( 20.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.370 ns ( 79.01 % ) " "Info: Total interconnect delay = 8.370 ns ( 79.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "10.594 ns" { d[6] d~1 sw_pc_ar:inst1|bus_reg[6]~10 sw_pc_ar:inst1|bus_reg[6]~11 sw_pc_ar:inst1|pc[6] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "10.594 ns" { d[6] {} d~1 {} sw_pc_ar:inst1|bus_reg[6]~10 {} sw_pc_ar:inst1|bus_reg[6]~11 {} sw_pc_ar:inst1|pc[6] {} } { 0.000ns 0.000ns 7.304ns 0.377ns 0.689ns } { 0.000ns 0.934ns 0.624ns 0.206ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "sw_pc_ar.vhd" "" { Text "C:/Users/win732/Desktop/ccq/sw_pc_ar.vhd" 12 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_cdu destination 2.751 ns - Shortest register " "Info: - Shortest clock path from clock \"clk_cdu\" to destination register is 2.751 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk_cdu 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk_cdu'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_cdu } "NODE_NAME" } } { "ccq.bdf" "" { Schematic "C:/Users/win732/Desktop/ccq/ccq.bdf" { { 0 24 192 16 "clk_cdu" "" } { -8 192 256 8 "clk_cdu" "" } { 160 136 195 176 "clk_cdu" "" } { 176 512 571 192 "clk_cdu" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns clk_cdu~clkctrl 2 COMB CLKCTRL_G2 41 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 41; COMB Node = 'clk_cdu~clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk_cdu clk_cdu~clkctrl } "NODE_NAME" } } { "ccq.bdf" "" { Schematic "C:/Users/win732/Desktop/ccq/ccq.bdf" { { 0 24 192 16 "clk_cdu" "" } { -8 192 256 8 "clk_cdu" "" } { 160 136 195 176 "clk_cdu" "" } { 176 512 571 192 "clk_cdu" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.842 ns) + CELL(0.666 ns) 2.751 ns sw_pc_ar:inst1\|pc\[6\] 3 REG LCFF_X25_Y8_N25 3 " "Info: 3: + IC(0.842 ns) + CELL(0.666 ns) = 2.751 ns; Loc. = LCFF_X25_Y8_N25; Fanout = 3; REG Node = 'sw_pc_ar:inst1\|pc\[6\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.508 ns" { clk_cdu~clkctrl sw_pc_ar:inst1|pc[6] } "NODE_NAME" } } { "sw_pc_ar.vhd" "" { Text "C:/Users/win732/Desktop/ccq/sw_pc_ar.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.19 % ) " "Info: Total cell delay = 1.766 ns ( 64.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.985 ns ( 35.81 % ) " "Info: Total interconnect delay = 0.985 ns ( 35.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.751 ns" { clk_cdu clk_cdu~clkctrl sw_pc_ar:inst1|pc[6] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.751 ns" { clk_cdu {} clk_cdu~combout {} clk_cdu~clkctrl {} sw_pc_ar:inst1|pc[6] {} } { 0.000ns 0.000ns 0.143ns 0.842ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "10.594 ns" { d[6] d~1 sw_pc_ar:inst1|bus_reg[6]~10 sw_pc_ar:inst1|bus_reg[6]~11 sw_pc_ar:inst1|pc[6] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "10.594 ns" { d[6] {} d~1 {} sw_pc_ar:inst1|bus_reg[6]~10 {} sw_pc_ar:inst1|bus_reg[6]~11 {} sw_pc_ar:inst1|pc[6] {} } { 0.000ns 0.000ns 7.304ns 0.377ns 0.689ns } { 0.000ns 0.934ns 0.624ns 0.206ns 0.460ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.751 ns" { clk_cdu clk_cdu~clkctrl sw_pc_ar:inst1|pc[6] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.751 ns" { clk_cdu {} clk_cdu~combout {} clk_cdu~clkctrl {} sw_pc_ar:inst1|pc[6] {} } { 0.000ns 0.000ns 0.143ns 0.842ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk_cdu d\[6\] ram_io:inst\|lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_sca1:auto_generated\|ram_block1a0~porta_we_reg 13.954 ns memory " "Info: tco from clock \"clk_cdu\" to destination pin \"d\[6\]\" through memory \"ram_io:inst\|lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_sca1:auto_generated\|ram_block1a0~porta_we_reg\" is 13.954 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_cdu source 2.848 ns + Longest memory " "Info: + Longest clock path from clock \"clk_cdu\" to source memory is 2.848 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk_cdu 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk_cdu'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_cdu } "NODE_NAME" } } { "ccq.bdf" "" { Schematic "C:/Users/win732/Desktop/ccq/ccq.bdf" { { 0 24 192 16 "clk_cdu" "" } { -8 192 256 8 "clk_cdu" "" } { 160 136 195 176 "clk_cdu" "" } { 176 512 571 192 "clk_cdu" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns clk_cdu~clkctrl 2 COMB CLKCTRL_G2 41 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 41; COMB Node = 'clk_cdu~clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk_cdu clk_cdu~clkctrl } "NODE_NAME" } } { "ccq.bdf" "" { Schematic "C:/Users/win732/Desktop/ccq/ccq.bdf" { { 0 24 192 16 "clk_cdu" "" } { -8 192 256 8 "clk_cdu" "" } { 160 136 195 176 "clk_cdu" "" } { 176 512 571 192 "clk_cdu" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.770 ns) + CELL(0.835 ns) 2.848 ns ram_io:inst\|lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_sca1:auto_generated\|ram_block1a0~porta_we_reg 3 MEM M4K_X23_Y8 8 " "Info: 3: + IC(0.770 ns) + CELL(0.835 ns) = 2.848 ns; Loc. = M4K_X23_Y8; Fanout = 8; MEM Node = 'ram_io:inst\|lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_sca1:auto_generated\|ram_block1a0~porta_we_reg'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.605 ns" { clk_cdu~clkctrl ram_io:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_sca1:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "db/altsyncram_sca1.tdf" "" { Text "C:/Users/win732/Desktop/ccq/db/altsyncram_sca1.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.935 ns ( 67.94 % ) " "Info: Total cell delay = 1.935 ns ( 67.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.913 ns ( 32.06 % ) " "Info: Total interconnect delay = 0.913 ns ( 32.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.848 ns" { clk_cdu clk_cdu~clkctrl ram_io:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_sca1:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.848 ns" { clk_cdu {} clk_cdu~combout {} clk_cdu~clkctrl {} ram_io:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_sca1:auto_generated|ram_block1a0~porta_we_reg {} } { 0.000ns 0.000ns 0.143ns 0.770ns } { 0.000ns 1.100ns 0.000ns 0.835ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.260 ns + " "Info: + Micro clock to output delay of source is 0.260 ns" {  } { { "db/altsyncram_sca1.tdf" "" { Text "C:/Users/win732/Desktop/ccq/db/altsyncram_sca1.tdf" 36 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.846 ns + Longest memory pin " "Info: + Longest memory to pin delay is 10.846 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ram_io:inst\|lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_sca1:auto_generated\|ram_block1a0~porta_we_reg 1 MEM M4K_X23_Y8 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X23_Y8; Fanout = 8; MEM Node = 'ram_io:inst\|lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_sca1:auto_generated\|ram_block1a0~porta_we_reg'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ram_io:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_sca1:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "db/altsyncram_sca1.tdf" "" { Text "C:/Users/win732/Desktop/ccq/db/altsyncram_sca1.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.761 ns) 3.761 ns ram_io:inst\|lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_sca1:auto_generated\|q_a\[6\] 2 MEM M4K_X23_Y8 1 " "Info: 2: + IC(0.000 ns) + CELL(3.761 ns) = 3.761 ns; Loc. = M4K_X23_Y8; Fanout = 1; MEM Node = 'ram_io:inst\|lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_sca1:auto_generated\|q_a\[6\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.761 ns" { ram_io:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_sca1:auto_generated|ram_block1a0~porta_we_reg ram_io:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_sca1:auto_generated|q_a[6] } "NODE_NAME" } } { "db/altsyncram_sca1.tdf" "" { Text "C:/Users/win732/Desktop/ccq/db/altsyncram_sca1.tdf" 32 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.432 ns) + CELL(0.370 ns) 5.563 ns ram_io:inst\|lpm_ram_io:inst\|datatri\[6\]~11 3 COMB LCCOMB_X19_Y7_N16 1 " "Info: 3: + IC(1.432 ns) + CELL(0.370 ns) = 5.563 ns; Loc. = LCCOMB_X19_Y7_N16; Fanout = 1; COMB Node = 'ram_io:inst\|lpm_ram_io:inst\|datatri\[6\]~11'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.802 ns" { ram_io:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_sca1:auto_generated|q_a[6] ram_io:inst|lpm_ram_io:inst|datatri[6]~11 } "NODE_NAME" } } { "LPM_RAM_IO.tdf" "" { Text "c:/altera/90sp1/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 119 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.057 ns) + CELL(3.226 ns) 10.846 ns d\[6\] 4 PIN PIN_58 0 " "Info: 4: + IC(2.057 ns) + CELL(3.226 ns) = 10.846 ns; Loc. = PIN_58; Fanout = 0; PIN Node = 'd\[6\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.283 ns" { ram_io:inst|lpm_ram_io:inst|datatri[6]~11 d[6] } "NODE_NAME" } } { "ccq.bdf" "" { Schematic "C:/Users/win732/Desktop/ccq/ccq.bdf" { { 168 840 1016 184 "d\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.357 ns ( 67.83 % ) " "Info: Total cell delay = 7.357 ns ( 67.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.489 ns ( 32.17 % ) " "Info: Total interconnect delay = 3.489 ns ( 32.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "10.846 ns" { ram_io:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_sca1:auto_generated|ram_block1a0~porta_we_reg ram_io:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_sca1:auto_generated|q_a[6] ram_io:inst|lpm_ram_io:inst|datatri[6]~11 d[6] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "10.846 ns" { ram_io:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_sca1:auto_generated|ram_block1a0~porta_we_reg {} ram_io:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_sca1:auto_generated|q_a[6] {} ram_io:inst|lpm_ram_io:inst|datatri[6]~11 {} d[6] {} } { 0.000ns 0.000ns 1.432ns 2.057ns } { 0.000ns 3.761ns 0.370ns 3.226ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.848 ns" { clk_cdu clk_cdu~clkctrl ram_io:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_sca1:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.848 ns" { clk_cdu {} clk_cdu~combout {} clk_cdu~clkctrl {} ram_io:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_sca1:auto_generated|ram_block1a0~porta_we_reg {} } { 0.000ns 0.000ns 0.143ns 0.770ns } { 0.000ns 1.100ns 0.000ns 0.835ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "10.846 ns" { ram_io:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_sca1:auto_generated|ram_block1a0~porta_we_reg ram_io:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_sca1:auto_generated|q_a[6] ram_io:inst|lpm_ram_io:inst|datatri[6]~11 d[6] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "10.846 ns" { ram_io:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_sca1:auto_generated|ram_block1a0~porta_we_reg {} ram_io:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_sca1:auto_generated|q_a[6] {} ram_io:inst|lpm_ram_io:inst|datatri[6]~11 {} d[6] {} } { 0.000ns 0.000ns 1.432ns 2.057ns } { 0.000ns 3.761ns 0.370ns 3.226ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "d\[6\] d\[6\] 17.206 ns Longest " "Info: Longest tpd from source pin \"d\[6\]\" to destination pin \"d\[6\]\" is 17.206 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns d\[6\] 1 PIN PIN_58 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_58; Fanout = 1; PIN Node = 'd\[6\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { d[6] } "NODE_NAME" } } { "ccq.bdf" "" { Schematic "C:/Users/win732/Desktop/ccq/ccq.bdf" { { 168 840 1016 184 "d\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.934 ns) 0.934 ns d~1 2 COMB IOC_X12_Y0_N0 2 " "Info: 2: + IC(0.000 ns) + CELL(0.934 ns) = 0.934 ns; Loc. = IOC_X12_Y0_N0; Fanout = 2; COMB Node = 'd~1'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.934 ns" { d[6] d~1 } "NODE_NAME" } } { "ccq.bdf" "" { Schematic "C:/Users/win732/Desktop/ccq/ccq.bdf" { { 168 840 1016 184 "d\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.304 ns) + CELL(0.624 ns) 8.862 ns sw_pc_ar:inst1\|bus_reg\[6\]~10 3 COMB LCCOMB_X25_Y8_N0 1 " "Info: 3: + IC(7.304 ns) + CELL(0.624 ns) = 8.862 ns; Loc. = LCCOMB_X25_Y8_N0; Fanout = 1; COMB Node = 'sw_pc_ar:inst1\|bus_reg\[6\]~10'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.928 ns" { d~1 sw_pc_ar:inst1|bus_reg[6]~10 } "NODE_NAME" } } { "sw_pc_ar.vhd" "" { Text "C:/Users/win732/Desktop/ccq/sw_pc_ar.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.377 ns) + CELL(0.206 ns) 9.445 ns sw_pc_ar:inst1\|bus_reg\[6\]~11 4 COMB LCCOMB_X25_Y8_N2 3 " "Info: 4: + IC(0.377 ns) + CELL(0.206 ns) = 9.445 ns; Loc. = LCCOMB_X25_Y8_N2; Fanout = 3; COMB Node = 'sw_pc_ar:inst1\|bus_reg\[6\]~11'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.583 ns" { sw_pc_ar:inst1|bus_reg[6]~10 sw_pc_ar:inst1|bus_reg[6]~11 } "NODE_NAME" } } { "sw_pc_ar.vhd" "" { Text "C:/Users/win732/Desktop/ccq/sw_pc_ar.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.827 ns) + CELL(0.651 ns) 11.923 ns ram_io:inst\|lpm_ram_io:inst\|datatri\[6\]~11 5 COMB LCCOMB_X19_Y7_N16 1 " "Info: 5: + IC(1.827 ns) + CELL(0.651 ns) = 11.923 ns; Loc. = LCCOMB_X19_Y7_N16; Fanout = 1; COMB Node = 'ram_io:inst\|lpm_ram_io:inst\|datatri\[6\]~11'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.478 ns" { sw_pc_ar:inst1|bus_reg[6]~11 ram_io:inst|lpm_ram_io:inst|datatri[6]~11 } "NODE_NAME" } } { "LPM_RAM_IO.tdf" "" { Text "c:/altera/90sp1/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 119 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.057 ns) + CELL(3.226 ns) 17.206 ns d\[6\] 6 PIN PIN_58 0 " "Info: 6: + IC(2.057 ns) + CELL(3.226 ns) = 17.206 ns; Loc. = PIN_58; Fanout = 0; PIN Node = 'd\[6\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.283 ns" { ram_io:inst|lpm_ram_io:inst|datatri[6]~11 d[6] } "NODE_NAME" } } { "ccq.bdf" "" { Schematic "C:/Users/win732/Desktop/ccq/ccq.bdf" { { 168 840 1016 184 "d\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.641 ns ( 32.79 % ) " "Info: Total cell delay = 5.641 ns ( 32.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "11.565 ns ( 67.21 % ) " "Info: Total interconnect delay = 11.565 ns ( 67.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "17.206 ns" { d[6] d~1 sw_pc_ar:inst1|bus_reg[6]~10 sw_pc_ar:inst1|bus_reg[6]~11 ram_io:inst|lpm_ram_io:inst|datatri[6]~11 d[6] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "17.206 ns" { d[6] {} d~1 {} sw_pc_ar:inst1|bus_reg[6]~10 {} sw_pc_ar:inst1|bus_reg[6]~11 {} ram_io:inst|lpm_ram_io:inst|datatri[6]~11 {} d[6] {} } { 0.000ns 0.000ns 7.304ns 0.377ns 1.827ns 2.057ns } { 0.000ns 0.934ns 0.624ns 0.206ns 0.651ns 3.226ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "sw_pc_ar:inst1\|ar\[2\] inputd\[2\] clk_cdu 0.156 ns register " "Info: th for register \"sw_pc_ar:inst1\|ar\[2\]\" (data pin = \"inputd\[2\]\", clock pin = \"clk_cdu\") is 0.156 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_cdu destination 2.751 ns + Longest register " "Info: + Longest clock path from clock \"clk_cdu\" to destination register is 2.751 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk_cdu 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk_cdu'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_cdu } "NODE_NAME" } } { "ccq.bdf" "" { Schematic "C:/Users/win732/Desktop/ccq/ccq.bdf" { { 0 24 192 16 "clk_cdu" "" } { -8 192 256 8 "clk_cdu" "" } { 160 136 195 176 "clk_cdu" "" } { 176 512 571 192 "clk_cdu" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns clk_cdu~clkctrl 2 COMB CLKCTRL_G2 41 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 41; COMB Node = 'clk_cdu~clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk_cdu clk_cdu~clkctrl } "NODE_NAME" } } { "ccq.bdf" "" { Schematic "C:/Users/win732/Desktop/ccq/ccq.bdf" { { 0 24 192 16 "clk_cdu" "" } { -8 192 256 8 "clk_cdu" "" } { 160 136 195 176 "clk_cdu" "" } { 176 512 571 192 "clk_cdu" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.842 ns) + CELL(0.666 ns) 2.751 ns sw_pc_ar:inst1\|ar\[2\] 3 REG LCFF_X24_Y8_N31 1 " "Info: 3: + IC(0.842 ns) + CELL(0.666 ns) = 2.751 ns; Loc. = LCFF_X24_Y8_N31; Fanout = 1; REG Node = 'sw_pc_ar:inst1\|ar\[2\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.508 ns" { clk_cdu~clkctrl sw_pc_ar:inst1|ar[2] } "NODE_NAME" } } { "sw_pc_ar.vhd" "" { Text "C:/Users/win732/Desktop/ccq/sw_pc_ar.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.19 % ) " "Info: Total cell delay = 1.766 ns ( 64.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.985 ns ( 35.81 % ) " "Info: Total interconnect delay = 0.985 ns ( 35.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.751 ns" { clk_cdu clk_cdu~clkctrl sw_pc_ar:inst1|ar[2] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.751 ns" { clk_cdu {} clk_cdu~combout {} clk_cdu~clkctrl {} sw_pc_ar:inst1|ar[2] {} } { 0.000ns 0.000ns 0.143ns 0.842ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "sw_pc_ar.vhd" "" { Text "C:/Users/win732/Desktop/ccq/sw_pc_ar.vhd" 16 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.901 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.901 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns inputd\[2\] 1 PIN PIN_90 1 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_90; Fanout = 1; PIN Node = 'inputd\[2\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { inputd[2] } "NODE_NAME" } } { "ccq.bdf" "" { Schematic "C:/Users/win732/Desktop/ccq/ccq.bdf" { { 280 -40 128 296 "inputd\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.317 ns) + CELL(0.366 ns) 2.793 ns sw_pc_ar:inst1\|bus_reg\[2\]~19 2 COMB LCCOMB_X24_Y8_N30 3 " "Info: 2: + IC(1.317 ns) + CELL(0.366 ns) = 2.793 ns; Loc. = LCCOMB_X24_Y8_N30; Fanout = 3; COMB Node = 'sw_pc_ar:inst1\|bus_reg\[2\]~19'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.683 ns" { inputd[2] sw_pc_ar:inst1|bus_reg[2]~19 } "NODE_NAME" } } { "sw_pc_ar.vhd" "" { Text "C:/Users/win732/Desktop/ccq/sw_pc_ar.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 2.901 ns sw_pc_ar:inst1\|ar\[2\] 3 REG LCFF_X24_Y8_N31 1 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 2.901 ns; Loc. = LCFF_X24_Y8_N31; Fanout = 1; REG Node = 'sw_pc_ar:inst1\|ar\[2\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { sw_pc_ar:inst1|bus_reg[2]~19 sw_pc_ar:inst1|ar[2] } "NODE_NAME" } } { "sw_pc_ar.vhd" "" { Text "C:/Users/win732/Desktop/ccq/sw_pc_ar.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.584 ns ( 54.60 % ) " "Info: Total cell delay = 1.584 ns ( 54.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.317 ns ( 45.40 % ) " "Info: Total interconnect delay = 1.317 ns ( 45.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.901 ns" { inputd[2] sw_pc_ar:inst1|bus_reg[2]~19 sw_pc_ar:inst1|ar[2] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.901 ns" { inputd[2] {} inputd[2]~combout {} sw_pc_ar:inst1|bus_reg[2]~19 {} sw_pc_ar:inst1|ar[2] {} } { 0.000ns 0.000ns 1.317ns 0.000ns } { 0.000ns 1.110ns 0.366ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.751 ns" { clk_cdu clk_cdu~clkctrl sw_pc_ar:inst1|ar[2] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.751 ns" { clk_cdu {} clk_cdu~combout {} clk_cdu~clkctrl {} sw_pc_ar:inst1|ar[2] {} } { 0.000ns 0.000ns 0.143ns 0.842ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.901 ns" { inputd[2] sw_pc_ar:inst1|bus_reg[2]~19 sw_pc_ar:inst1|ar[2] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.901 ns" { inputd[2] {} inputd[2]~combout {} sw_pc_ar:inst1|bus_reg[2]~19 {} sw_pc_ar:inst1|ar[2] {} } { 0.000ns 0.000ns 1.317ns 0.000ns } { 0.000ns 1.110ns 0.366ns 0.108ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "155 " "Info: Peak virtual memory: 155 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 15 16:02:08 2021 " "Info: Processing ended: Fri Oct 15 16:02:08 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
