INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vfile/ADD/ADD.srcs/sources_1/new/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vfile/ADD/ADD.srcs/sim_1/new/tb_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_add
