{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1475353559460 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1475353559474 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 01 15:25:58 2016 " "Processing started: Sat Oct 01 15:25:58 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1475353559474 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475353559474 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE1_base -c DE1_SOC_golden_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_base -c DE1_SOC_golden_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475353559474 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1475353561172 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1475353561172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file gen_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gen_counter-rtl " "Found design unit 1: gen_counter-rtl" {  } { { "gen_counter.vhd" "" { Text "C:/Users/Paul/Documents/Homework/Digital_Logic_Lab/lab_01/gen_counter.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1475353604358 ""} { "Info" "ISGN_ENTITY_NAME" "1 gen_counter " "Found entity 1: gen_counter" {  } { { "gen_counter.vhd" "" { Text "C:/Users/Paul/Documents/Homework/Digital_Logic_Lab/lab_01/gen_counter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1475353604358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475353604358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seven_seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file seven_seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 seven_seg-rtl " "Found design unit 1: seven_seg-rtl" {  } { { "seven_seg.vhd" "" { Text "C:/Users/Paul/Documents/Homework/Digital_Logic_Lab/lab_01/seven_seg.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1475353604364 ""} { "Info" "ISGN_ENTITY_NAME" "1 seven_seg " "Found entity 1: seven_seg" {  } { { "seven_seg.vhd" "" { Text "C:/Users/Paul/Documents/Homework/Digital_Logic_Lab/lab_01/seven_seg.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1475353604364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475353604364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de1_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DE1_top-struct " "Found design unit 1: DE1_top-struct" {  } { { "DE1_top.vhd" "" { Text "C:/Users/Paul/Documents/Homework/Digital_Logic_Lab/lab_01/DE1_top.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1475353604370 ""} { "Info" "ISGN_ENTITY_NAME" "1 DE1_top " "Found entity 1: DE1_top" {  } { { "DE1_top.vhd" "" { Text "C:/Users/Paul/Documents/Homework/Digital_Logic_Lab/lab_01/DE1_top.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1475353604370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475353604370 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE1_top " "Elaborating entity \"DE1_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1475353604697 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX0 DE1_top.vhd(20) " "VHDL Signal Declaration warning at DE1_top.vhd(20): used implicit default value for signal \"HEX0\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE1_top.vhd" "" { Text "C:/Users/Paul/Documents/Homework/Digital_Logic_Lab/lab_01/DE1_top.vhd" 20 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1475353604753 "|DE1_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX1 DE1_top.vhd(21) " "VHDL Signal Declaration warning at DE1_top.vhd(21): used implicit default value for signal \"HEX1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE1_top.vhd" "" { Text "C:/Users/Paul/Documents/Homework/Digital_Logic_Lab/lab_01/DE1_top.vhd" 21 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1475353604755 "|DE1_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX2 DE1_top.vhd(22) " "VHDL Signal Declaration warning at DE1_top.vhd(22): used implicit default value for signal \"HEX2\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE1_top.vhd" "" { Text "C:/Users/Paul/Documents/Homework/Digital_Logic_Lab/lab_01/DE1_top.vhd" 22 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1475353604756 "|DE1_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX3 DE1_top.vhd(23) " "VHDL Signal Declaration warning at DE1_top.vhd(23): used implicit default value for signal \"HEX3\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE1_top.vhd" "" { Text "C:/Users/Paul/Documents/Homework/Digital_Logic_Lab/lab_01/DE1_top.vhd" 23 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1475353604756 "|DE1_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX4 DE1_top.vhd(24) " "VHDL Signal Declaration warning at DE1_top.vhd(24): used implicit default value for signal \"HEX4\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE1_top.vhd" "" { Text "C:/Users/Paul/Documents/Homework/Digital_Logic_Lab/lab_01/DE1_top.vhd" 24 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1475353604757 "|DE1_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX5 DE1_top.vhd(25) " "VHDL Signal Declaration warning at DE1_top.vhd(25): used implicit default value for signal \"HEX5\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE1_top.vhd" "" { Text "C:/Users/Paul/Documents/Homework/Digital_Logic_Lab/lab_01/DE1_top.vhd" 25 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1475353604758 "|DE1_top"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LEDR\[15..4\] DE1_top.vhd(29) " "Using initial value X (don't care) for net \"LEDR\[15..4\]\" at DE1_top.vhd(29)" {  } { { "DE1_top.vhd" "" { Text "C:/Users/Paul/Documents/Homework/Digital_Logic_Lab/lab_01/DE1_top.vhd" 29 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475353604785 "|DE1_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gen_counter gen_counter:clkd " "Elaborating entity \"gen_counter\" for hierarchy \"gen_counter:clkd\"" {  } { { "DE1_top.vhd" "clkd" { Text "C:/Users/Paul/Documents/Homework/Digital_Logic_Lab/lab_01/DE1_top.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1475353605467 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "i_count gen_counter.vhd(23) " "VHDL Signal Declaration warning at gen_counter.vhd(23): used implicit default value for signal \"i_count\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "gen_counter.vhd" "" { Text "C:/Users/Paul/Documents/Homework/Digital_Logic_Lab/lab_01/gen_counter.vhd" 23 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1475353605470 "|DE1_top|gen_counter:clkd"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "i_term gen_counter.vhd(24) " "VHDL Signal Declaration warning at gen_counter.vhd(24): used implicit default value for signal \"i_term\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "gen_counter.vhd" "" { Text "C:/Users/Paul/Documents/Homework/Digital_Logic_Lab/lab_01/gen_counter.vhd" 24 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1475353605470 "|DE1_top|gen_counter:clkd"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gen_counter gen_counter:cnt1 " "Elaborating entity \"gen_counter\" for hierarchy \"gen_counter:cnt1\"" {  } { { "DE1_top.vhd" "cnt1" { Text "C:/Users/Paul/Documents/Homework/Digital_Logic_Lab/lab_01/DE1_top.vhd" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1475353605550 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "i_count gen_counter.vhd(23) " "VHDL Signal Declaration warning at gen_counter.vhd(23): used implicit default value for signal \"i_count\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "gen_counter.vhd" "" { Text "C:/Users/Paul/Documents/Homework/Digital_Logic_Lab/lab_01/gen_counter.vhd" 23 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1475353605554 "|DE1_top|gen_counter:cnt1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "i_term gen_counter.vhd(24) " "VHDL Signal Declaration warning at gen_counter.vhd(24): used implicit default value for signal \"i_term\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "gen_counter.vhd" "" { Text "C:/Users/Paul/Documents/Homework/Digital_Logic_Lab/lab_01/gen_counter.vhd" 24 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1475353605555 "|DE1_top|gen_counter:cnt1"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "DE1_top.vhd" "" { Text "C:/Users/Paul/Documents/Homework/Digital_Logic_Lab/lab_01/DE1_top.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1475353609073 "|DE1_top|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "DE1_top.vhd" "" { Text "C:/Users/Paul/Documents/Homework/Digital_Logic_Lab/lab_01/DE1_top.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1475353609073 "|DE1_top|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "DE1_top.vhd" "" { Text "C:/Users/Paul/Documents/Homework/Digital_Logic_Lab/lab_01/DE1_top.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1475353609073 "|DE1_top|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "DE1_top.vhd" "" { Text "C:/Users/Paul/Documents/Homework/Digital_Logic_Lab/lab_01/DE1_top.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1475353609073 "|DE1_top|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "DE1_top.vhd" "" { Text "C:/Users/Paul/Documents/Homework/Digital_Logic_Lab/lab_01/DE1_top.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1475353609073 "|DE1_top|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "DE1_top.vhd" "" { Text "C:/Users/Paul/Documents/Homework/Digital_Logic_Lab/lab_01/DE1_top.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1475353609073 "|DE1_top|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] GND " "Pin \"HEX0\[6\]\" is stuck at GND" {  } { { "DE1_top.vhd" "" { Text "C:/Users/Paul/Documents/Homework/Digital_Logic_Lab/lab_01/DE1_top.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1475353609073 "|DE1_top|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "DE1_top.vhd" "" { Text "C:/Users/Paul/Documents/Homework/Digital_Logic_Lab/lab_01/DE1_top.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1475353609073 "|DE1_top|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "DE1_top.vhd" "" { Text "C:/Users/Paul/Documents/Homework/Digital_Logic_Lab/lab_01/DE1_top.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1475353609073 "|DE1_top|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "DE1_top.vhd" "" { Text "C:/Users/Paul/Documents/Homework/Digital_Logic_Lab/lab_01/DE1_top.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1475353609073 "|DE1_top|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] GND " "Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "DE1_top.vhd" "" { Text "C:/Users/Paul/Documents/Homework/Digital_Logic_Lab/lab_01/DE1_top.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1475353609073 "|DE1_top|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "DE1_top.vhd" "" { Text "C:/Users/Paul/Documents/Homework/Digital_Logic_Lab/lab_01/DE1_top.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1475353609073 "|DE1_top|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "DE1_top.vhd" "" { Text "C:/Users/Paul/Documents/Homework/Digital_Logic_Lab/lab_01/DE1_top.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1475353609073 "|DE1_top|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] GND " "Pin \"HEX1\[6\]\" is stuck at GND" {  } { { "DE1_top.vhd" "" { Text "C:/Users/Paul/Documents/Homework/Digital_Logic_Lab/lab_01/DE1_top.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1475353609073 "|DE1_top|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "DE1_top.vhd" "" { Text "C:/Users/Paul/Documents/Homework/Digital_Logic_Lab/lab_01/DE1_top.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1475353609073 "|DE1_top|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "DE1_top.vhd" "" { Text "C:/Users/Paul/Documents/Homework/Digital_Logic_Lab/lab_01/DE1_top.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1475353609073 "|DE1_top|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "DE1_top.vhd" "" { Text "C:/Users/Paul/Documents/Homework/Digital_Logic_Lab/lab_01/DE1_top.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1475353609073 "|DE1_top|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "DE1_top.vhd" "" { Text "C:/Users/Paul/Documents/Homework/Digital_Logic_Lab/lab_01/DE1_top.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1475353609073 "|DE1_top|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "DE1_top.vhd" "" { Text "C:/Users/Paul/Documents/Homework/Digital_Logic_Lab/lab_01/DE1_top.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1475353609073 "|DE1_top|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "DE1_top.vhd" "" { Text "C:/Users/Paul/Documents/Homework/Digital_Logic_Lab/lab_01/DE1_top.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1475353609073 "|DE1_top|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] GND " "Pin \"HEX2\[6\]\" is stuck at GND" {  } { { "DE1_top.vhd" "" { Text "C:/Users/Paul/Documents/Homework/Digital_Logic_Lab/lab_01/DE1_top.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1475353609073 "|DE1_top|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "DE1_top.vhd" "" { Text "C:/Users/Paul/Documents/Homework/Digital_Logic_Lab/lab_01/DE1_top.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1475353609073 "|DE1_top|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "DE1_top.vhd" "" { Text "C:/Users/Paul/Documents/Homework/Digital_Logic_Lab/lab_01/DE1_top.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1475353609073 "|DE1_top|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "DE1_top.vhd" "" { Text "C:/Users/Paul/Documents/Homework/Digital_Logic_Lab/lab_01/DE1_top.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1475353609073 "|DE1_top|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "DE1_top.vhd" "" { Text "C:/Users/Paul/Documents/Homework/Digital_Logic_Lab/lab_01/DE1_top.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1475353609073 "|DE1_top|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "DE1_top.vhd" "" { Text "C:/Users/Paul/Documents/Homework/Digital_Logic_Lab/lab_01/DE1_top.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1475353609073 "|DE1_top|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "DE1_top.vhd" "" { Text "C:/Users/Paul/Documents/Homework/Digital_Logic_Lab/lab_01/DE1_top.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1475353609073 "|DE1_top|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] GND " "Pin \"HEX3\[6\]\" is stuck at GND" {  } { { "DE1_top.vhd" "" { Text "C:/Users/Paul/Documents/Homework/Digital_Logic_Lab/lab_01/DE1_top.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1475353609073 "|DE1_top|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] GND " "Pin \"HEX4\[0\]\" is stuck at GND" {  } { { "DE1_top.vhd" "" { Text "C:/Users/Paul/Documents/Homework/Digital_Logic_Lab/lab_01/DE1_top.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1475353609073 "|DE1_top|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "DE1_top.vhd" "" { Text "C:/Users/Paul/Documents/Homework/Digital_Logic_Lab/lab_01/DE1_top.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1475353609073 "|DE1_top|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "DE1_top.vhd" "" { Text "C:/Users/Paul/Documents/Homework/Digital_Logic_Lab/lab_01/DE1_top.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1475353609073 "|DE1_top|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] GND " "Pin \"HEX4\[3\]\" is stuck at GND" {  } { { "DE1_top.vhd" "" { Text "C:/Users/Paul/Documents/Homework/Digital_Logic_Lab/lab_01/DE1_top.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1475353609073 "|DE1_top|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] GND " "Pin \"HEX4\[4\]\" is stuck at GND" {  } { { "DE1_top.vhd" "" { Text "C:/Users/Paul/Documents/Homework/Digital_Logic_Lab/lab_01/DE1_top.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1475353609073 "|DE1_top|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] GND " "Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "DE1_top.vhd" "" { Text "C:/Users/Paul/Documents/Homework/Digital_Logic_Lab/lab_01/DE1_top.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1475353609073 "|DE1_top|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] GND " "Pin \"HEX4\[6\]\" is stuck at GND" {  } { { "DE1_top.vhd" "" { Text "C:/Users/Paul/Documents/Homework/Digital_Logic_Lab/lab_01/DE1_top.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1475353609073 "|DE1_top|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "DE1_top.vhd" "" { Text "C:/Users/Paul/Documents/Homework/Digital_Logic_Lab/lab_01/DE1_top.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1475353609073 "|DE1_top|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "DE1_top.vhd" "" { Text "C:/Users/Paul/Documents/Homework/Digital_Logic_Lab/lab_01/DE1_top.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1475353609073 "|DE1_top|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "DE1_top.vhd" "" { Text "C:/Users/Paul/Documents/Homework/Digital_Logic_Lab/lab_01/DE1_top.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1475353609073 "|DE1_top|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] GND " "Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "DE1_top.vhd" "" { Text "C:/Users/Paul/Documents/Homework/Digital_Logic_Lab/lab_01/DE1_top.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1475353609073 "|DE1_top|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "DE1_top.vhd" "" { Text "C:/Users/Paul/Documents/Homework/Digital_Logic_Lab/lab_01/DE1_top.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1475353609073 "|DE1_top|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "DE1_top.vhd" "" { Text "C:/Users/Paul/Documents/Homework/Digital_Logic_Lab/lab_01/DE1_top.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1475353609073 "|DE1_top|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] GND " "Pin \"HEX5\[6\]\" is stuck at GND" {  } { { "DE1_top.vhd" "" { Text "C:/Users/Paul/Documents/Homework/Digital_Logic_Lab/lab_01/DE1_top.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1475353609073 "|DE1_top|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "DE1_top.vhd" "" { Text "C:/Users/Paul/Documents/Homework/Digital_Logic_Lab/lab_01/DE1_top.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1475353609073 "|DE1_top|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "DE1_top.vhd" "" { Text "C:/Users/Paul/Documents/Homework/Digital_Logic_Lab/lab_01/DE1_top.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1475353609073 "|DE1_top|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "DE1_top.vhd" "" { Text "C:/Users/Paul/Documents/Homework/Digital_Logic_Lab/lab_01/DE1_top.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1475353609073 "|DE1_top|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "DE1_top.vhd" "" { Text "C:/Users/Paul/Documents/Homework/Digital_Logic_Lab/lab_01/DE1_top.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1475353609073 "|DE1_top|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "DE1_top.vhd" "" { Text "C:/Users/Paul/Documents/Homework/Digital_Logic_Lab/lab_01/DE1_top.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1475353609073 "|DE1_top|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "DE1_top.vhd" "" { Text "C:/Users/Paul/Documents/Homework/Digital_Logic_Lab/lab_01/DE1_top.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1475353609073 "|DE1_top|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "DE1_top.vhd" "" { Text "C:/Users/Paul/Documents/Homework/Digital_Logic_Lab/lab_01/DE1_top.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1475353609073 "|DE1_top|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "DE1_top.vhd" "" { Text "C:/Users/Paul/Documents/Homework/Digital_Logic_Lab/lab_01/DE1_top.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1475353609073 "|DE1_top|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "DE1_top.vhd" "" { Text "C:/Users/Paul/Documents/Homework/Digital_Logic_Lab/lab_01/DE1_top.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1475353609073 "|DE1_top|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "DE1_top.vhd" "" { Text "C:/Users/Paul/Documents/Homework/Digital_Logic_Lab/lab_01/DE1_top.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1475353609073 "|DE1_top|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[10\] GND " "Pin \"LEDR\[10\]\" is stuck at GND" {  } { { "DE1_top.vhd" "" { Text "C:/Users/Paul/Documents/Homework/Digital_Logic_Lab/lab_01/DE1_top.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1475353609073 "|DE1_top|LEDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[11\] GND " "Pin \"LEDR\[11\]\" is stuck at GND" {  } { { "DE1_top.vhd" "" { Text "C:/Users/Paul/Documents/Homework/Digital_Logic_Lab/lab_01/DE1_top.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1475353609073 "|DE1_top|LEDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[12\] GND " "Pin \"LEDR\[12\]\" is stuck at GND" {  } { { "DE1_top.vhd" "" { Text "C:/Users/Paul/Documents/Homework/Digital_Logic_Lab/lab_01/DE1_top.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1475353609073 "|DE1_top|LEDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[13\] GND " "Pin \"LEDR\[13\]\" is stuck at GND" {  } { { "DE1_top.vhd" "" { Text "C:/Users/Paul/Documents/Homework/Digital_Logic_Lab/lab_01/DE1_top.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1475353609073 "|DE1_top|LEDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[14\] GND " "Pin \"LEDR\[14\]\" is stuck at GND" {  } { { "DE1_top.vhd" "" { Text "C:/Users/Paul/Documents/Homework/Digital_Logic_Lab/lab_01/DE1_top.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1475353609073 "|DE1_top|LEDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[15\] GND " "Pin \"LEDR\[15\]\" is stuck at GND" {  } { { "DE1_top.vhd" "" { Text "C:/Users/Paul/Documents/Homework/Digital_Logic_Lab/lab_01/DE1_top.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1475353609073 "|DE1_top|LEDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[16\] GND " "Pin \"LEDR\[16\]\" is stuck at GND" {  } { { "DE1_top.vhd" "" { Text "C:/Users/Paul/Documents/Homework/Digital_Logic_Lab/lab_01/DE1_top.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1475353609073 "|DE1_top|LEDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[17\] GND " "Pin \"LEDR\[17\]\" is stuck at GND" {  } { { "DE1_top.vhd" "" { Text "C:/Users/Paul/Documents/Homework/Digital_Logic_Lab/lab_01/DE1_top.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1475353609073 "|DE1_top|LEDR[17]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1475353609073 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1475353611419 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1475353611419 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "15 " "Design contains 15 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_50 " "No output dependent on input pin \"CLOCK_50\"" {  } { { "DE1_top.vhd" "" { Text "C:/Users/Paul/Documents/Homework/Digital_Logic_Lab/lab_01/DE1_top.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1475353612912 "|DE1_top|CLOCK_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "DE1_top.vhd" "" { Text "C:/Users/Paul/Documents/Homework/Digital_Logic_Lab/lab_01/DE1_top.vhd" 31 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1475353612912 "|DE1_top|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "DE1_top.vhd" "" { Text "C:/Users/Paul/Documents/Homework/Digital_Logic_Lab/lab_01/DE1_top.vhd" 31 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1475353612912 "|DE1_top|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "DE1_top.vhd" "" { Text "C:/Users/Paul/Documents/Homework/Digital_Logic_Lab/lab_01/DE1_top.vhd" 31 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1475353612912 "|DE1_top|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "DE1_top.vhd" "" { Text "C:/Users/Paul/Documents/Homework/Digital_Logic_Lab/lab_01/DE1_top.vhd" 31 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1475353612912 "|DE1_top|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "DE1_top.vhd" "" { Text "C:/Users/Paul/Documents/Homework/Digital_Logic_Lab/lab_01/DE1_top.vhd" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1475353612912 "|DE1_top|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "DE1_top.vhd" "" { Text "C:/Users/Paul/Documents/Homework/Digital_Logic_Lab/lab_01/DE1_top.vhd" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1475353612912 "|DE1_top|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "DE1_top.vhd" "" { Text "C:/Users/Paul/Documents/Homework/Digital_Logic_Lab/lab_01/DE1_top.vhd" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1475353612912 "|DE1_top|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "DE1_top.vhd" "" { Text "C:/Users/Paul/Documents/Homework/Digital_Logic_Lab/lab_01/DE1_top.vhd" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1475353612912 "|DE1_top|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "DE1_top.vhd" "" { Text "C:/Users/Paul/Documents/Homework/Digital_Logic_Lab/lab_01/DE1_top.vhd" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1475353612912 "|DE1_top|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "DE1_top.vhd" "" { Text "C:/Users/Paul/Documents/Homework/Digital_Logic_Lab/lab_01/DE1_top.vhd" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1475353612912 "|DE1_top|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "DE1_top.vhd" "" { Text "C:/Users/Paul/Documents/Homework/Digital_Logic_Lab/lab_01/DE1_top.vhd" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1475353612912 "|DE1_top|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "DE1_top.vhd" "" { Text "C:/Users/Paul/Documents/Homework/Digital_Logic_Lab/lab_01/DE1_top.vhd" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1475353612912 "|DE1_top|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "DE1_top.vhd" "" { Text "C:/Users/Paul/Documents/Homework/Digital_Logic_Lab/lab_01/DE1_top.vhd" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1475353612912 "|DE1_top|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "DE1_top.vhd" "" { Text "C:/Users/Paul/Documents/Homework/Digital_Logic_Lab/lab_01/DE1_top.vhd" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1475353612912 "|DE1_top|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1475353612912 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "75 " "Implemented 75 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1475353612917 ""} { "Info" "ICUT_CUT_TM_OPINS" "60 " "Implemented 60 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1475353612917 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1475353612917 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 89 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 89 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "958 " "Peak virtual memory: 958 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1475353613292 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 01 15:26:53 2016 " "Processing ended: Sat Oct 01 15:26:53 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1475353613292 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:55 " "Elapsed time: 00:00:55" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1475353613292 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:07 " "Total CPU time (on all processors): 00:01:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1475353613292 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1475353613292 ""}
