# GDSII-Links

## GDSII

- [Python module for creating GDSII stream files, usually CAD layouts.](https://github.com/heitzmann/gdspy)
- [Octave and MATLAB toolbox for GDSII stream format](https://github.com/ulfgri/gdsii-toolbox)
- [A simple but powerful Python package for creating photolithography masks in the GDSII format](https://github.com/hohlraum/gdsCAD)
- [Python script to convert image files to GDSII files](https://github.com/ourfool/picture-to-gds)
- [This library is a low level parser for the GDSII file format](https://github.com/EDDRSoftware/gdsFileParser)
- [Python library to handle GDS version 2 (GDS2 or GDSII) data](https://github.com/scholi/libgds)
- [Lithography GDSII format generator](https://github.com/mgarc729/lithography-GDSII-format-generator)
- [A C library for reading and writing GDSII files.](https://github.com/fabianschuiki/libgds)
- [GDSII_Reader is a set of C++ source and header files to read GDSII files format](https://github.com/TopGun-DICD/GDSII_Reader)
- [GDS3D](https://sourceforge.net/projects/gds3d)
- [GDS2-Score](https://github.com/mit-ll/gds2-score)
- [Library for VLSI CAD Design](https://github.com/limbo018/Limbo)
- [GDSLatexConverter](https://github.com/Aypac/GDSLatexConverter)
- [HDL to GDS methodology/framework utility](https://github.com/c-z/rtl2gds)
- [QuickLook Generator for GDSII files](https://bitbucket.org/cdelker/gds-quicklook/src/master/)
- [Open-source layout generation flow (RTL-to-GDS)](https://github.com/The-OpenROAD-Project)
- [GDS Render](https://github.com/Railcrafti/gds-render)



## Utilities

- [Magic VLSI Layout Tool](https://github.com/RTimothyEdwards/magic)
- [OpenROAD-Utilities](https://github.com/The-OpenROAD-Project-Attic/OpenROAD-Utilities)
- [KLayout EDA Tool](https://github.com/KLayout)
- [Netgen complete LVS tool for comparing SPICE or verilog netlists](https://github.com/RTimothyEdwards/netgen)
- [IC layout editor supporting GDS, OASIS and CIF formats.](http://www.toped.org.uk/index.html)
- [Glade](https://peardrop.co.uk/glade/)
- [VLSI and ASIC Technology Standard Cell Library Design](http://www.vlsitechnology.org/index.html)

## LEF,DEF

- [Parser for LEF library files](https://github.com/trimcao/lef-parser)
- [C libraries that read and write LEF and LIB files](https://github.com/fabianschuiki/libasic)
- [Design/Library Exchange Formats syntax files](https://github.com/tarikgraba/vim-lefdef)
- [This project uses Verilog netlist code and LEF file in order to generate a DEF file.](https://github.com/maram-abbas/VerilogNetlist_to_DEF)
- [Verilog Netlist to DEF](https://github.com/ahmednaser97/Verilog-to-DEF-Soft-Macro-Floor-planner)
- [A Lef/Def Parser](https://github.com/jinwookjungs/lefdef_util)
- [A web-based DEF Viewer](https://github.com/claude-abounegm/DEF-Viewer)
- [v2def: converts verilog gate level netlist into a DEF file](https://github.com/moussa97/v2def)
- [DefFileConverter: converting json file to Def file](https://github.com/mobsella/DefFileConverter)
- [DEF_RT and Splitter](https://github.com/DfX-NYUAD/SM_DEF_tools)
- [Source code for LEF/DEF](https://github.com/bkoppelmann/lefdef-toolkit)
- [A Lef/Def Parser](https://github.com/jinwookjungs/lefdef_util)
- [The LEF/DEF utilities](https://github.com/onedayatatime0923/Lef-Def)
- [The Tool extracts interconnect parastics from DEF anf LEF into SPEF](https://github.com/ehossam/def2spef)
- [LEF-DEF-parser](https://github.com/RazKarapetyan/LEF-DEF-parser)
- [lef_def_area](https://github.com/grigortovmasian/lef_def_area)
- [def-parser](https://github.com/HITK-Compiler/def-parser)


## LVS Links

- [Layout Versus Schematic](https://www.wikiwand.com/en/Layout_Versus_Schematic)
- [Guardian LVS](https://www.silvaco.com/examples/guardianlvs/section1/example1/index.html)
- [Layout Versus Schematic Tutorial](https://www.boost.org/doc/libs/1_71_0/libs/polygon/doc/gtl_tutorial.htm)

## LVS Software

- Assura, Dracula and PVS by Cadence Design Systems
- Calibre by Mentor Graphics
- Quartz LVS by Magma Design Automation
- IC Validator by Synopsys
- PowerLVS by Polyteda LLC|POLYTEDA LLC
- VERI and HVERI by Zeni EDA

## Hypergraphs

- [Hypergraph](https://www.wikiwand.com/en/Hypergraph#/Isomorphism_and_equality)
- [Analyzing Dynamic Hypergraphs with Parallel Aggregated Ordered Hypergraph Visualization](https://www.aviz.fr/paohvis)
- [Mixed Hypergraph Coloring](http://www.mixedhypergraphcoloring.com)

## Graph programming libraries

- [IGraph](https://igraph.org/c/doc/igraph-Isomorphism.html)
- [hglib is an open-source C++ library to manipulate hypergraphs](https://gitlab.inria.fr/kirikomics/hglib)
- [Hypergraphs based on generalized hyperedges](https://github.com/ESANPI2015/hypergraph)
- [C++ Hypergraph modelling Library using Boost and OpenMP](https://github.com/alex-87/HyperGraphLib)

## Education

- [ELEC 5250/6250/6256 - Computer-Aided Design of Digital Circuits](https://www.eng.auburn.edu/~nelsovp/courses/elec5250_6250)
- [CMPE 641: Topics in VLSI ](https://www.csee.umbc.edu/~tinoosh/cmpe641)
- [Jim Plusquellic](http://ece-research.unm.edu/jimp/vlsi_synthesis/)
- [Robert Reese](http://my.ece.msstate.edu/faculty/reese)
- [Математические модели и методы синтеза СБИС](http://mk.cs.msu.ru/index.php/Математические_модели_и_методы_синтеза_СБИС)
- [Tim's Home Page at Open Circuit Design](http://opencircuitdesign.com/~tim/)
- [R. Timothy Edwards](https://github.com/RTimothyEdwards)
- [The Electric User's Manual](https://www.staticfreesoft.com/documentsUser.html#!)


