// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _CAT_I_I_I_O_1_HH_
#define _CAT_I_I_I_O_1_HH_

#include "systemc.h"
#include "AESL_pkg.h"


namespace ap_rtl {

struct CAT_I_I_I_O_1 : public sc_module {
    // Port declarations 21
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<5> > x0_digits_data_V_address0;
    sc_out< sc_logic > x0_digits_data_V_ce0;
    sc_in< sc_lv<64> > x0_digits_data_V_q0;
    sc_in< sc_lv<32> > x1_tmp_bits_read;
    sc_out< sc_lv<5> > x1_digits_data_V_address0;
    sc_out< sc_logic > x1_digits_data_V_ce0;
    sc_in< sc_lv<64> > x1_digits_data_V_q0;
    sc_out< sc_lv<5> > x2_digits_data_V_address0;
    sc_out< sc_logic > x2_digits_data_V_ce0;
    sc_in< sc_lv<64> > x2_digits_data_V_q0;
    sc_out< sc_lv<6> > w_digits_data_V_address0;
    sc_out< sc_logic > w_digits_data_V_ce0;
    sc_out< sc_logic > w_digits_data_V_we0;
    sc_out< sc_lv<64> > w_digits_data_V_d0;
    sc_in< sc_lv<64> > w_digits_data_V_q0;


    // Module declarations
    CAT_I_I_I_O_1(sc_module_name name);
    SC_HAS_PROCESS(CAT_I_I_I_O_1);

    ~CAT_I_I_I_O_1();

    sc_trace_file* mVcdFile;

    sc_signal< sc_lv<14> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<2> > p_0136_0_reg_174;
    sc_signal< sc_lv<6> > j1_0_reg_186;
    sc_signal< sc_lv<6> > i2_0_reg_198;
    sc_signal< sc_lv<2> > p_0136_2_reg_209;
    sc_signal< sc_lv<7> > j1_1_reg_221;
    sc_signal< sc_lv<6> > i3_0_reg_233;
    sc_signal< sc_lv<64> > reg_244;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage1;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< bool > ap_block_state7_pp0_stage1_iter0;
    sc_signal< bool > ap_block_state9_pp0_stage1_iter1;
    sc_signal< bool > ap_block_pp0_stage1_11001;
    sc_signal< sc_lv<1> > icmp_ln175_reg_499;
    sc_signal< sc_logic > ap_CS_fsm_state11;
    sc_signal< sc_logic > ap_CS_fsm_pp1_stage1;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter0;
    sc_signal< bool > ap_block_state15_pp1_stage1_iter0;
    sc_signal< bool > ap_block_state17_pp1_stage1_iter1;
    sc_signal< bool > ap_block_pp1_stage1_11001;
    sc_signal< sc_lv<1> > icmp_ln191_reg_559;
    sc_signal< sc_lv<7> > j_fu_259_p2;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<1> > icmp_ln168_fu_248_p2;
    sc_signal< sc_lv<1> > icmp_ln170_fu_265_p2;
    sc_signal< sc_logic > ap_CS_fsm_state3;
    sc_signal< sc_lv<6> > i_fu_271_p2;
    sc_signal< sc_lv<6> > i_reg_479;
    sc_signal< sc_lv<64> > zext_ln170_fu_277_p1;
    sc_signal< sc_lv<64> > zext_ln170_reg_484;
    sc_signal< sc_lv<64> > x0_digits_data_V_loa_reg_494;
    sc_signal< sc_logic > ap_CS_fsm_state4;
    sc_signal< sc_lv<1> > icmp_ln175_fu_282_p2;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state8_pp0_stage0_iter1;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<1> > icmp_ln175_reg_499_pp0_iter1_reg;
    sc_signal< sc_lv<6> > i_35_fu_288_p2;
    sc_signal< sc_lv<6> > i_35_reg_503;
    sc_signal< sc_lv<6> > w_digits_data_V_addr_11_reg_513;
    sc_signal< sc_lv<6> > w_digits_data_V_addr_11_reg_513_pp0_iter1_reg;
    sc_signal< sc_lv<64> > x1_digits_data_V_loa_reg_518;
    sc_signal< sc_lv<6> > j_8_fu_304_p2;
    sc_signal< sc_lv<6> > j_8_reg_524;
    sc_signal< sc_lv<65> > tmp_V_35_fu_321_p2;
    sc_signal< sc_lv<65> > tmp_V_35_reg_529;
    sc_signal< sc_lv<64> > add_ln209_9_fu_333_p2;
    sc_signal< sc_lv<64> > add_ln209_9_reg_534;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< sc_lv<6> > w_digits_data_V_addr_10_reg_544;
    sc_signal< sc_logic > ap_CS_fsm_state10;
    sc_signal< sc_lv<33> > add_ln209_fu_368_p2;
    sc_signal< sc_lv<33> > add_ln209_reg_549;
    sc_signal< sc_lv<64> > add_ln209_2_fu_377_p2;
    sc_signal< sc_lv<64> > add_ln209_2_reg_554;
    sc_signal< sc_logic > ap_CS_fsm_state12;
    sc_signal< sc_lv<1> > icmp_ln191_fu_383_p2;
    sc_signal< sc_logic > ap_CS_fsm_pp1_stage0;
    sc_signal< bool > ap_block_state14_pp1_stage0_iter0;
    sc_signal< bool > ap_block_state16_pp1_stage0_iter1;
    sc_signal< bool > ap_block_pp1_stage0_11001;
    sc_signal< sc_lv<1> > icmp_ln191_reg_559_pp1_iter1_reg;
    sc_signal< sc_lv<6> > i_36_fu_389_p2;
    sc_signal< sc_lv<6> > i_36_reg_563;
    sc_signal< sc_lv<6> > w_digits_data_V_addr_12_reg_573;
    sc_signal< sc_lv<6> > w_digits_data_V_addr_12_reg_573_pp1_iter1_reg;
    sc_signal< sc_lv<64> > x2_digits_data_V_loa_reg_578;
    sc_signal< sc_lv<7> > j_9_fu_405_p2;
    sc_signal< sc_lv<7> > j_9_reg_584;
    sc_signal< sc_lv<65> > tmp_V_36_fu_422_p2;
    sc_signal< sc_lv<65> > tmp_V_36_reg_589;
    sc_signal< sc_lv<64> > add_ln209_10_fu_434_p2;
    sc_signal< sc_lv<64> > add_ln209_10_reg_594;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter1;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state6;
    sc_signal< bool > ap_block_pp0_stage1_subdone;
    sc_signal< sc_logic > ap_CS_fsm_state13;
    sc_signal< bool > ap_block_pp1_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp1_exit_iter0_state14;
    sc_signal< bool > ap_block_pp1_stage1_subdone;
    sc_signal< sc_lv<7> > j_0_reg_152;
    sc_signal< sc_lv<6> > i_0_reg_163;
    sc_signal< sc_logic > ap_CS_fsm_state5;
    sc_signal< sc_lv<6> > ap_phi_mux_j1_0_phi_fu_190_p4;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<6> > ap_phi_mux_i2_0_phi_fu_202_p4;
    sc_signal< sc_lv<7> > ap_phi_mux_j1_1_phi_fu_225_p4;
    sc_signal< bool > ap_block_pp1_stage0;
    sc_signal< sc_lv<6> > ap_phi_mux_i3_0_phi_fu_237_p4;
    sc_signal< sc_lv<64> > zext_ln168_fu_254_p1;
    sc_signal< sc_lv<64> > zext_ln180_fu_294_p1;
    sc_signal< sc_lv<64> > zext_ln181_fu_299_p1;
    sc_signal< sc_lv<64> > zext_ln196_fu_395_p1;
    sc_signal< sc_lv<64> > zext_ln197_fu_400_p1;
    sc_signal< bool > ap_block_pp0_stage1;
    sc_signal< bool > ap_block_pp1_stage1;
    sc_signal< sc_lv<65> > zext_ln700_fu_314_p1;
    sc_signal< sc_lv<65> > zext_ln175_fu_310_p1;
    sc_signal< sc_lv<64> > zext_ln700_44_fu_317_p1;
    sc_signal< sc_lv<64> > add_ln209_19_fu_327_p2;
    sc_signal< sc_lv<66> > zext_ln700_45_fu_342_p1;
    sc_signal< sc_lv<66> > zext_ln700_43_fu_338_p1;
    sc_signal< sc_lv<66> > tmp_V_fu_345_p2;
    sc_signal< sc_lv<33> > zext_ln209_fu_365_p1;
    sc_signal< sc_lv<33> > zext_ln1468_fu_361_p1;
    sc_signal< sc_lv<64> > zext_ln209_3_fu_374_p1;
    sc_signal< sc_lv<65> > zext_ln700_46_fu_415_p1;
    sc_signal< sc_lv<65> > zext_ln191_fu_411_p1;
    sc_signal< sc_lv<64> > zext_ln700_48_fu_418_p1;
    sc_signal< sc_lv<64> > add_ln209_20_fu_428_p2;
    sc_signal< sc_lv<66> > zext_ln700_49_fu_443_p1;
    sc_signal< sc_lv<66> > zext_ln700_47_fu_439_p1;
    sc_signal< sc_lv<66> > tmp_V_34_fu_446_p2;
    sc_signal< sc_logic > ap_CS_fsm_state18;
    sc_signal< sc_lv<14> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< sc_logic > ap_idle_pp1;
    sc_signal< sc_logic > ap_enable_pp1;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<14> ap_ST_fsm_state1;
    static const sc_lv<14> ap_ST_fsm_state2;
    static const sc_lv<14> ap_ST_fsm_state3;
    static const sc_lv<14> ap_ST_fsm_state4;
    static const sc_lv<14> ap_ST_fsm_state5;
    static const sc_lv<14> ap_ST_fsm_pp0_stage0;
    static const sc_lv<14> ap_ST_fsm_pp0_stage1;
    static const sc_lv<14> ap_ST_fsm_state10;
    static const sc_lv<14> ap_ST_fsm_state11;
    static const sc_lv<14> ap_ST_fsm_state12;
    static const sc_lv<14> ap_ST_fsm_state13;
    static const sc_lv<14> ap_ST_fsm_pp1_stage0;
    static const sc_lv<14> ap_ST_fsm_pp1_stage1;
    static const sc_lv<14> ap_ST_fsm_state18;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_6;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<32> ap_const_lv32_C;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_9;
    static const sc_lv<32> ap_const_lv32_B;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<7> ap_const_lv7_20;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<6> ap_const_lv6_0;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<6> ap_const_lv6_10;
    static const sc_lv<64> ap_const_lv64_30;
    static const sc_lv<64> ap_const_lv64_0;
    static const sc_lv<7> ap_const_lv7_40;
    static const sc_lv<7> ap_const_lv7_1;
    static const sc_lv<6> ap_const_lv6_20;
    static const sc_lv<6> ap_const_lv6_1;
    static const sc_lv<32> ap_const_lv32_40;
    static const sc_lv<32> ap_const_lv32_41;
    static const sc_lv<32> ap_const_lv32_D;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_add_ln209_10_fu_434_p2();
    void thread_add_ln209_19_fu_327_p2();
    void thread_add_ln209_20_fu_428_p2();
    void thread_add_ln209_2_fu_377_p2();
    void thread_add_ln209_9_fu_333_p2();
    void thread_add_ln209_fu_368_p2();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_pp0_stage1();
    void thread_ap_CS_fsm_pp1_stage0();
    void thread_ap_CS_fsm_pp1_stage1();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state10();
    void thread_ap_CS_fsm_state11();
    void thread_ap_CS_fsm_state12();
    void thread_ap_CS_fsm_state13();
    void thread_ap_CS_fsm_state18();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state3();
    void thread_ap_CS_fsm_state4();
    void thread_ap_CS_fsm_state5();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_pp0_stage1();
    void thread_ap_block_pp0_stage1_11001();
    void thread_ap_block_pp0_stage1_subdone();
    void thread_ap_block_pp1_stage0();
    void thread_ap_block_pp1_stage0_11001();
    void thread_ap_block_pp1_stage0_subdone();
    void thread_ap_block_pp1_stage1();
    void thread_ap_block_pp1_stage1_11001();
    void thread_ap_block_pp1_stage1_subdone();
    void thread_ap_block_state14_pp1_stage0_iter0();
    void thread_ap_block_state15_pp1_stage1_iter0();
    void thread_ap_block_state16_pp1_stage0_iter1();
    void thread_ap_block_state17_pp1_stage1_iter1();
    void thread_ap_block_state6_pp0_stage0_iter0();
    void thread_ap_block_state7_pp0_stage1_iter0();
    void thread_ap_block_state8_pp0_stage0_iter1();
    void thread_ap_block_state9_pp0_stage1_iter1();
    void thread_ap_condition_pp0_exit_iter0_state6();
    void thread_ap_condition_pp1_exit_iter0_state14();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_enable_pp1();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_idle_pp1();
    void thread_ap_phi_mux_i2_0_phi_fu_202_p4();
    void thread_ap_phi_mux_i3_0_phi_fu_237_p4();
    void thread_ap_phi_mux_j1_0_phi_fu_190_p4();
    void thread_ap_phi_mux_j1_1_phi_fu_225_p4();
    void thread_ap_ready();
    void thread_i_35_fu_288_p2();
    void thread_i_36_fu_389_p2();
    void thread_i_fu_271_p2();
    void thread_icmp_ln168_fu_248_p2();
    void thread_icmp_ln170_fu_265_p2();
    void thread_icmp_ln175_fu_282_p2();
    void thread_icmp_ln191_fu_383_p2();
    void thread_j_8_fu_304_p2();
    void thread_j_9_fu_405_p2();
    void thread_j_fu_259_p2();
    void thread_tmp_V_34_fu_446_p2();
    void thread_tmp_V_35_fu_321_p2();
    void thread_tmp_V_36_fu_422_p2();
    void thread_tmp_V_fu_345_p2();
    void thread_w_digits_data_V_addr_10_reg_544();
    void thread_w_digits_data_V_address0();
    void thread_w_digits_data_V_ce0();
    void thread_w_digits_data_V_d0();
    void thread_w_digits_data_V_we0();
    void thread_x0_digits_data_V_address0();
    void thread_x0_digits_data_V_ce0();
    void thread_x1_digits_data_V_address0();
    void thread_x1_digits_data_V_ce0();
    void thread_x2_digits_data_V_address0();
    void thread_x2_digits_data_V_ce0();
    void thread_zext_ln1468_fu_361_p1();
    void thread_zext_ln168_fu_254_p1();
    void thread_zext_ln170_fu_277_p1();
    void thread_zext_ln175_fu_310_p1();
    void thread_zext_ln180_fu_294_p1();
    void thread_zext_ln181_fu_299_p1();
    void thread_zext_ln191_fu_411_p1();
    void thread_zext_ln196_fu_395_p1();
    void thread_zext_ln197_fu_400_p1();
    void thread_zext_ln209_3_fu_374_p1();
    void thread_zext_ln209_fu_365_p1();
    void thread_zext_ln700_43_fu_338_p1();
    void thread_zext_ln700_44_fu_317_p1();
    void thread_zext_ln700_45_fu_342_p1();
    void thread_zext_ln700_46_fu_415_p1();
    void thread_zext_ln700_47_fu_439_p1();
    void thread_zext_ln700_48_fu_418_p1();
    void thread_zext_ln700_49_fu_443_p1();
    void thread_zext_ln700_fu_314_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
