# compile verilog/system verilog design source files
verilog   \
"../../../../../../../ip_repo/thinpad_sram_1.0/hdl/thinpad_sram_v1_0_S00_AXI.v" \
"../../../../../../../ip_repo/thinpad_sram_1.0/hdl/thinpad_sram_v1_0.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
