INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/vivadoProjects/CS207_Project/CS207_Project.srcs/sources_1/new/Bin_BCD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bin_BCD
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/vivadoProjects/CS207_Project/CS207_Project.srcs/sources_1/new/charge.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module charge
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/vivadoProjects/CS207_Project/CS207_Project.srcs/sources_1/new/clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/vivadoProjects/CS207_Project/CS207_Project.srcs/sources_1/new/controller_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/vivadoProjects/CS207_Project/CS207_Project.srcs/sources_1/new/corepower.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corepower
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/vivadoProjects/CS207_Project/CS207_Project.srcs/sources_1/new/coretemper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coretemper
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/vivadoProjects/CS207_Project/CS207_Project.srcs/sources_1/new/envirtemper_mode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module envirtemper_mode
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/vivadoProjects/CS207_Project/CS207_Project.srcs/sources_1/new/kenboard_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kenboard_core
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/vivadoProjects/CS207_Project/CS207_Project.srcs/sources_1/new/keyboard_map.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module keyboard_map
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/vivadoProjects/CS207_Project/CS207_Project.srcs/sources_1/new/shutdown.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shutdown
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/vivadoProjects/CS207_Project/CS207_Project.srcs/sim_1/new/tb_controller_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_controller_top
