evCQ1_S.val
 * @brief .
 * @author zpfeng(file creator)
 * @date 2019/07/18
 * @copyright (c) Copyright 2013~2019 - PANGO MICROSYSTEMS, INC.
 * ALL RIGHTS RESERVED.
 *
 * THE SOURCE CODE CONTAINED HEREIN IS PROPRIETARY TO PANGO MICROSYSTEMS, INC.
 * IT SHALL NOT BE REPRODUCED OR DISCLOSED IN WHOLE OR IN PART OR USED BY PARTIES
 * WITHOUT WRITTEN AUTHORIZATION FROM THE OWNER.
 */


gate
device devCQ1_S : device CLMS
{
    parameter
    (
        config string CP_FFAPP2_RS = "SET",
        config bit CP_FFAPP2_INIT = 1'b1,
        config string CP_FFAPP2MUX_SEL = "YX",
        config string CP_CR2POSTMUX_SEL = "CX",
        config string CP_RS_MODE = "SYNC",
        config string CP_LRS_POL = "FALSE",
        config string CP_LRS_EN = "FALSE",
        config string CP_LCE_POL = "FALSE",
        config string CP_LCE_EN = "FALSE",
        config string CP_CLK_POL = "FALSE",
        config string CP_RSMUX_SEL = "LOCAL",
        config string CP_CEMUX_SEL = "LOCAL",
        config string CP_GRS_EN = "TRUE",
        config string CP_LATCH_EN = "FALSE",
        config string CP_RAM_MODE = "LRAM",
        config string CP_RAM32_EN = "TRUE"
    );

    port
    (
        input M2,
        output CR2,
        input RS,
        input CE,
        input CLK,
        input RSCI,
        output RSCO,
        input CECI,
        output CECO
    );
}; // end of device devCQ1_S


structure netlist of devCQ1_S
{
    wire  ntM2      ;
    wire  ntQD2_APP ;
    wire  ntQP2     ;
    wire  ntCR2     ;
    wire  ntRS      ;
    wire  ntCE      ;
    wire  ntCLK     ;
    wire  ntRSCI    ;
    wire  ntCECI    ;
    wire  ntCECO    ;
    wire  ntRSCO    ;
    wire ntCLKR     ;
    wire ntCE_P     ;
    wire ntRS_P     ;

    ntM2        <= M2      ;
    CR2         <= ntCR2   ;
    ntRS        <= RS      ;
    ntCE        <= CE      ;
    ntCLK       <= CLK     ;
    ntRSCI      <= RSCI    ;
    RSCO        <= ntRSCO  ;
    ntCECI      <= CECI    ;
    CECO        <= ntCECO  ;

    device CLK_POLMUX CLKPOLMUX
    parameter map
    (
        CP_CLK_POL   =>   CP_CLK_POL
    )
    port map
    (   
        Y            =>   ntCLKR,
        DIN1         =>   ntCLK,
        DIN0         =>   ntCLK
    );

    device LCE_POLMUX LCEPOLMUX
    parameter map
    (
        CP_LCE_EN    =>    CP_LCE_EN,
        CP_LCE_POL   =>    CP_LCE_POL
    )
    port map
    (
        Y           =>     ntCE_P,
        DIN2        =>     1'b1,
        DIN1        =>     ntCE,
        DIN0        =>     ntCE
    );

    device LRS_POLMUX LRSPOLMUX
    parameter map
    (
        CP_LRS_EN    =>    CP_LRS_EN,
        CP_LRS_POL   =>    CP_LRS_POL
    )
    port map
    (
        Y            =>    ntRS_P,
        DIN2         =>    1'b0,
        DIN1         =>    ntRS,
        DIN0         =>    ntRS
    );

    device  MUX2_P  CEMUX
    parameter map
    (
        SEL      =>     CP_CEMUX_SEL
    )
    port map
    (
        DOUT     =>     ntCECO,
        DI0      =>     ntCECI,
        DI1      =>     ntCE_P
    );

    device  MUX2_P  RSMUX
    parameter map
    (
        SEL      =>     CP_RSMUX_SEL
    )
    port map
    (
        DOUT     =>     ntRSCO,
        DI0      =>     ntRSCI,
        DI1      =>     ntRS_P
    );

    device FFAPPMUX FFAPP2MUX
    parameter map
    (
        CP_FFAPPMUX_SEL     =>    CP_FFAPP2MUX_SEL
    )
    port map
    (
        MX                  =>    ntM2,
        Q                   =>    ntQD2_APP
    );

    device APPFF FFAPP2
    parameter map
    (
        CP_RS_MODE           =>    CP_RS_MODE,
        CP_GRS_EN            =>    CP_GRS_EN,
        CP_FFAPP_RS          =>    CP_FFAPP2_RS,
        CP_FFAPP_INIT        =>    CP_FFAPP2_INIT
    )
    port map
    (
        Q                    =>    ntQP2,
        D                    =>    ntQD2_APP,
        CE                   =>    ntCECO,
        CLK                  =>    ntCLKR,
        RS                   =>    ntRSCO
    );

    device CRPOSTMUX CR2POSTMUX
    parameter map
    (
        CP_CRPOSTMUX_SEL     =>    CP_CR2POSTMUX_SEL
    )
    port map
    (
        QPX                  =>    ntQP2,
        Q                    =>    ntCR2
    );
}; // end of structure netlist of devCQ1_S



