
;; Function bsearchDbl (bsearchDbl)


Basic block 0:
IN:
Stack adjustment: 8
Reg 4: n+0
Reg 5: a+0
Reg 21: x+0
Variables:
  name: a
    offset 0
      (reg:DI 5 di [ a ])
  name: n
    offset 0
      (reg:SI 4 si [ n ])
  name: x
    offset 0
      (reg:DF 21 xmm0 [ x ])

OUT:
Stack adjustment: 8
Reg 2: u+0
Reg 4: n+0
Reg 5: a+0
Reg 21: x+0
Reg 24: x+0
Variables:
  name: u
    offset 0
      (reg/v:SI 2 cx [orig:61 u ] [61])
  name: a
    offset 0
      (reg:DI 5 di [ a ])
  name: n
    offset 0
      (reg:SI 4 si [ n ])
  name: x
    offset 0
      (reg/v:DF 24 xmm3 [orig:67 x ] [67])
      (reg:DF 21 xmm0 [ x ])


Basic block 1:
IN:
Stack adjustment: 8
Reg 2: u+0
Reg 4: n+0
Reg 5: a+0
Reg 21: x+0
Reg 24: x+0
Variables:
  name: u
    offset 0
      (reg/v:SI 2 cx [orig:61 u ] [61])
  name: a
    offset 0
      (reg:DI 5 di [ a ])
  name: n
    offset 0
      (reg:SI 4 si [ n ])
  name: x
    offset 0
      (reg/v:DF 24 xmm3 [orig:67 x ] [67])
      (reg:DF 21 xmm0 [ x ])

OUT:
Stack adjustment: 8
Reg 2: u+0
Reg 4: l+0
Reg 5: a+0
Reg 21: x+0
Reg 24: x+0
Variables:
  name: l
    offset 0
      (reg:DI 4 si [orig:62 l ] [62])
  name: u
    offset 0
      (reg/v:SI 2 cx [orig:61 u ] [61])
  name: a
    offset 0
      (reg:DI 5 di [ a ])
  name: x
    offset 0
      (reg/v:DF 24 xmm3 [orig:67 x ] [67])
      (reg:DF 21 xmm0 [ x ])


Basic block 2:
IN:
Stack adjustment: 8
Reg 1: i+0
Reg 2: u+0
Reg 4: l+0
Reg 5: a+0
Reg 24: x+0
Variables:
  name: l
    offset 0
      (reg:DI 4 si [orig:62 l ] [62])
  name: u
    offset 0
      (reg/v:SI 2 cx [orig:61 u ] [61])
  name: a
    offset 0
      (reg:DI 5 di [ a ])
  name: i
    offset 0
      (reg:DI 0 ax [orig:72 i ] [72])
      (reg/v:SI 1 dx [orig:60 i ] [60])
  name: x
    offset 0
      (reg/v:DF 24 xmm3 [orig:67 x ] [67])

OUT:
Stack adjustment: 8
Reg 1: i+0
Reg 2: u+0
Reg 4: l+0
Reg 5: a+0
Reg 24: x+0
Variables:
  name: l
    offset 0
      (reg:DI 4 si [orig:62 l ] [62])
  name: u
    offset 0
      (reg/v:SI 2 cx [orig:61 u ] [61])
  name: a
    offset 0
      (reg:DI 5 di [ a ])
  name: i
    offset 0
      (reg:DI 1 dx [orig:60 i ] [60])
      (reg:DI 0 ax [orig:72 i ] [72])
  name: x
    offset 0
      (reg/v:DF 24 xmm3 [orig:67 x ] [67])


Basic block 3:
IN:
Stack adjustment: 8
Reg 1: i+0
Reg 2: u+0
Reg 4: l+0
Reg 5: a+0
Reg 21: x+0
Reg 24: x+0
Variables:
  name: a
    offset 0
      (reg:DI 5 di [ a ])
  name: x
    offset 0
      (reg/v:DF 24 xmm3 [orig:67 x ] [67])
      (reg:DF 21 xmm0 [ x ])
  name: l
    offset 0
      (reg:DI 4 si [orig:62 l ] [62])
  name: u
    offset 0
      (reg/v:SI 2 cx [orig:61 u ] [61])
  name: i
    offset 0
      (reg:DI 1 dx [orig:60 i ] [60])
      (reg:DI 0 ax [orig:72 i ] [72])

OUT:
Stack adjustment: 8
Reg 1: i+0
Reg 2: u+0
Reg 4: l+0
Reg 5: a+0
Reg 24: x+0
Variables:
  name: a
    offset 0
      (reg:DI 5 di [ a ])
  name: x
    offset 0
      (reg/v:DF 24 xmm3 [orig:67 x ] [67])
  name: l
    offset 0
      (reg:DI 4 si [orig:62 l ] [62])
  name: u
    offset 0
      (reg/v:SI 2 cx [orig:61 u ] [61])
  name: i
    offset 0
      (reg:DI 0 ax [orig:72 i ] [72])
      (reg/v:SI 1 dx [orig:60 i ] [60])


Basic block 4:
IN:
Stack adjustment: 8
Reg 1: i+0
Reg 2: u+0
Reg 4: l+0
Reg 5: a+0
Reg 24: x+0
Variables:
  name: l
    offset 0
      (reg:DI 4 si [orig:62 l ] [62])
  name: u
    offset 0
      (reg/v:SI 2 cx [orig:61 u ] [61])
  name: a
    offset 0
      (reg:DI 5 di [ a ])
  name: i
    offset 0
      (reg:DI 0 ax [orig:72 i ] [72])
      (reg/v:SI 1 dx [orig:60 i ] [60])
  name: x
    offset 0
      (reg/v:DF 24 xmm3 [orig:67 x ] [67])

OUT:
Stack adjustment: 8
Reg 1: i+0
Reg 2: u+0
Reg 4: l+0
Reg 5: a+0
Reg 24: x+0
Variables:
  name: l
    offset 0
      (reg:DI 4 si [orig:62 l ] [62])
  name: u
    offset 0
      (reg/v:SI 2 cx [orig:61 u ] [61])
  name: a
    offset 0
      (reg:DI 5 di [ a ])
  name: i
    offset 0
      (reg:DI 0 ax [orig:72 i ] [72])
      (reg/v:SI 1 dx [orig:60 i ] [60])
  name: x
    offset 0
      (reg/v:DF 24 xmm3 [orig:67 x ] [67])


Basic block 5:
IN:
Stack adjustment: 8
Reg 1: i+0
Reg 2: u+0
Reg 4: l+0
Reg 5: a+0
Reg 24: x+0
Variables:
  name: l
    offset 0
      (reg:DI 4 si [orig:62 l ] [62])
  name: u
    offset 0
      (reg/v:SI 2 cx [orig:61 u ] [61])
  name: a
    offset 0
      (reg:DI 5 di [ a ])
  name: i
    offset 0
      (reg:DI 0 ax [orig:72 i ] [72])
      (reg/v:SI 1 dx [orig:60 i ] [60])
  name: x
    offset 0
      (reg/v:DF 24 xmm3 [orig:67 x ] [67])

OUT:
Stack adjustment: 8
Reg 1: i+0
Reg 2: u+0
Reg 4: l+0
Reg 5: a+0
Reg 24: x+0
Variables:
  name: l
    offset 0
      (reg:DI 4 si [orig:62 l ] [62])
  name: u
    offset 0
      (reg/v:SI 2 cx [orig:61 u ] [61])
  name: a
    offset 0
      (reg:DI 5 di [ a ])
  name: i
    offset 0
      (reg:DI 1 dx [orig:60 i ] [60])
      (reg:DI 0 ax [orig:72 i ] [72])
  name: x
    offset 0
      (reg/v:DF 24 xmm3 [orig:67 x ] [67])


Basic block 6:
IN:
Stack adjustment: 8
Reg 1: i+0
Reg 2: u+0
Reg 4: l+0
Reg 5: a+0
Reg 24: x+0
Variables:
  name: i
    offset 0
      (reg:DI 1 dx [orig:60 i ] [60])
      (reg:DI 0 ax [orig:72 i ] [72])
  name: a
    offset 0
      (reg:DI 5 di [ a ])
  name: x
    offset 0
      (reg/v:DF 24 xmm3 [orig:67 x ] [67])
  name: l
    offset 0
      (reg:DI 4 si [orig:62 l ] [62])
  name: u
    offset 0
      (reg/v:SI 2 cx [orig:61 u ] [61])

OUT:
Stack adjustment: 8
Reg 1: i+0
Reg 2: u+0
Reg 4: l+0
Reg 5: a+0
Reg 24: x+0
Variables:
  name: i
    offset 0
      (reg:DI 1 dx [orig:60 i ] [60])
  name: a
    offset 0
      (reg:DI 5 di [ a ])
  name: x
    offset 0
      (reg/v:DF 24 xmm3 [orig:67 x ] [67])
  name: l
    offset 0
      (reg:DI 4 si [orig:62 l ] [62])
  name: u
    offset 0
      (reg/v:SI 2 cx [orig:61 u ] [61])


Basic block 7:
IN:
Stack adjustment: 8
Reg 1: i+0
Reg 2: u+0
Reg 4: l+0
Reg 5: a+0
Reg 21: x+0
Reg 24: x+0
Variables:
  name: a
    offset 0
      (reg:DI 5 di [ a ])
  name: l
    offset 0
      (reg:DI 4 si [orig:62 l ] [62])
  name: u
    offset 0
      (reg/v:SI 2 cx [orig:61 u ] [61])
  name: i
    offset 0
      (reg:DI 1 dx [orig:60 i ] [60])
  name: x
    offset 0
      (reg/v:DF 24 xmm3 [orig:67 x ] [67])
      (reg:DF 21 xmm0 [ x ])

OUT:
Stack adjustment: 8
Reg 1: i+0
Reg 2: u+0
Reg 4: l+0
Reg 5: a+0
Reg 24: x+0
Variables:
  name: l
    offset 0
      (reg:DI 4 si [orig:62 l ] [62])
  name: u
    offset 0
      (reg/v:SI 2 cx [orig:61 u ] [61])
  name: a
    offset 0
      (reg:DI 5 di [ a ])
  name: i
    offset 0
      (reg/v:SI 1 dx [orig:60 i ] [60])
  name: x
    offset 0
      (reg/v:DF 24 xmm3 [orig:67 x ] [67])


Basic block 8:
IN:
Stack adjustment: 8
Reg 1: i+0
Reg 2: u+0
Reg 4: l+0
Reg 5: a+0
Reg 24: x+0
Variables:
  name: l
    offset 0
      (reg:DI 4 si [orig:62 l ] [62])
  name: u
    offset 0
      (reg/v:SI 2 cx [orig:61 u ] [61])
  name: a
    offset 0
      (reg:DI 5 di [ a ])
  name: i
    offset 0
      (reg/v:SI 1 dx [orig:60 i ] [60])
      (reg:DI 0 ax [orig:72 i ] [72])
  name: x
    offset 0
      (reg/v:DF 24 xmm3 [orig:67 x ] [67])

OUT:
Stack adjustment: 8
Reg 1: i+0
Reg 2: u+0
Reg 4: l+0
Reg 5: a+0
Reg 24: x+0
Variables:
  name: l
    offset 0
      (reg:DI 4 si [orig:62 l ] [62])
  name: u
    offset 0
      (reg/v:SI 2 cx [orig:61 u ] [61])
  name: a
    offset 0
      (reg:DI 5 di [ a ])
  name: i
    offset 0
      (reg/v:SI 1 dx [orig:60 i ] [60])
  name: x
    offset 0
      (reg/v:DF 24 xmm3 [orig:67 x ] [67])


Basic block 9:
IN:
Stack adjustment: 8
Reg 2: u+0
Reg 4: n+0
Reg 5: a+0
Reg 21: x+0
Reg 24: x+0
Variables:
  name: u
    offset 0
      (reg/v:SI 2 cx [orig:61 u ] [61])
  name: a
    offset 0
      (reg:DI 5 di [ a ])
  name: n
    offset 0
      (reg:SI 4 si [ n ])
  name: x
    offset 0
      (reg/v:DF 24 xmm3 [orig:67 x ] [67])
      (reg:DF 21 xmm0 [ x ])

OUT:
Stack adjustment: 8
Reg 2: u+0
Reg 4: l+0
Reg 5: a+0
Reg 21: x+0
Reg 24: x+0
Variables:
  name: l
    offset 0
      (reg:DI 4 si [orig:62 l ] [62])
  name: u
    offset 0
      (reg/v:SI 2 cx [orig:61 u ] [61])
  name: a
    offset 0
      (reg:DI 5 di [ a ])
  name: x
    offset 0
      (reg/v:DF 24 xmm3 [orig:67 x ] [67])
      (reg:DF 21 xmm0 [ x ])


10 basic blocks, 16 edges.

Basic block 0 prev -1, next 1, loop_depth 0, count 0, freq 776, maybe hot.
Predecessors:  ENTRY [100.0%]  (fallthru)
Successors:  1 [95.0%]  (fallthru,can_fallthru) 9 [5.0%]  (can_fallthru)
Registers live at start: 4 [si] 5 [di] 7 [sp] 21 [xmm0]
Registers live at end: 2 [cx] 5 [di] 7 [sp] 24 [xmm3]

Basic block 1 prev 0, next 2, loop_depth 0, count 0, freq 738, maybe hot.
Predecessors:  0 [95.0%]  (fallthru,can_fallthru)
Successors:  3 [100.0%] 
Registers live at start: 2 [cx] 5 [di] 7 [sp] 24 [xmm3]
Registers live at end: 2 [cx] 4 [si] 5 [di] 7 [sp] 24 [xmm3]

Basic block 2 prev 1, next 3, loop_depth 1, count 0, freq 5000, maybe hot.
Predecessors:  3 [50.0%]  (can_fallthru)
Successors:  3 [95.0%]  (fallthru,dfs_back,can_fallthru) 6 [5.0%]  (can_fallthru,loop_exit)
Registers live at start: 1 [dx] 2 [cx] 5 [di] 7 [sp] 24 [xmm3]
Registers live at end: 2 [cx] 4 [si] 5 [di] 7 [sp] 24 [xmm3]

Basic block 3 prev 2, next 4, loop_depth 1, count 0, freq 10000, maybe hot.
Predecessors:  5 [95.0%]  (dfs_back,can_fallthru) 2 [95.0%]  (fallthru,dfs_back,can_fallthru) 1 [100.0%] 
Successors:  4 [50.0%]  (fallthru,can_fallthru) 2 [50.0%]  (can_fallthru)
Registers live at start: 2 [cx] 4 [si] 5 [di] 7 [sp] 24 [xmm3]
Registers live at end: 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 24 [xmm3]

Basic block 4 prev 3, next 5, loop_depth 1, count 0, freq 5000, maybe hot.
Predecessors:  3 [50.0%]  (fallthru,can_fallthru)
Successors:  8 [5.0%]  (can_fallthru,loop_exit) 5 [95.0%]  (fallthru,can_fallthru)
Registers live at start: 1 [dx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 24 [xmm3]
Registers live at end: 1 [dx] 4 [si] 5 [di] 7 [sp] 24 [xmm3]

Basic block 5 prev 4, next 6, loop_depth 1, count 0, freq 4750, maybe hot.
Predecessors:  4 [95.0%]  (fallthru,can_fallthru)
Successors:  3 [95.0%]  (dfs_back,can_fallthru) 6 [5.0%]  (fallthru,can_fallthru,loop_exit)
Registers live at start: 1 [dx] 4 [si] 5 [di] 7 [sp] 24 [xmm3]
Registers live at end: 2 [cx] 4 [si] 5 [di] 7 [sp] 24 [xmm3]

Basic block 6 prev 5, next 7, loop_depth 0, count 0, freq 487, maybe hot.
Predecessors:  2 [5.0%]  (can_fallthru,loop_exit) 5 [5.0%]  (fallthru,can_fallthru,loop_exit)
Successors:  7 [100.0%]  (fallthru,can_fallthru)
Registers live at start: 2 [cx] 4 [si] 5 [di] 7 [sp] 24 [xmm3]
Registers live at end: 0 [ax] 2 [cx] 4 [si] 5 [di] 7 [sp] 24 [xmm3]

Basic block 7 prev 6, next 8, loop_depth 0, count 0, freq 526, maybe hot.
Predecessors:  6 [100.0%]  (fallthru,can_fallthru) 9 [100.0%] 
Successors:  8 [100.0%]  (fallthru,can_fallthru)
Registers live at start: 0 [ax] 2 [cx] 4 [si] 5 [di] 7 [sp] 24 [xmm3]
Registers live at end: 1 [dx] 7 [sp]

Basic block 8 prev 7, next 9, loop_depth 0, count 0, freq 776, maybe hot.
Predecessors:  4 [5.0%]  (can_fallthru,loop_exit) 7 [100.0%]  (fallthru,can_fallthru)
Successors:  EXIT [100.0%] 
Registers live at start: 1 [dx] 7 [sp]
Registers live at end: 0 [ax] 7 [sp]

Basic block 9 prev 8, next -2, loop_depth 0, count 0, freq 39, maybe hot.
Predecessors:  0 [5.0%]  (can_fallthru)
Successors:  7 [100.0%] 
Registers live at start: 2 [cx] 5 [di] 7 [sp] 24 [xmm3]
Registers live at end: 0 [ax] 2 [cx] 4 [si] 5 [di] 7 [sp] 24 [xmm3]

(note:HI 1 0 173 ("./CStatUtilities.c") 30)

(note 173 1 174 0 ( a (expr_list:REG_DEP_TRUE (reg:DI 5 di [ a ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 174 173 175 0 ( n (expr_list:REG_DEP_TRUE (reg:SI 4 si [ n ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 175 174 11 0 ( x (expr_list:REG_DEP_TRUE (reg:DF 21 xmm0 [ x ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 0, registers live: 4 [si] 5 [di] 7 [sp] 21 [xmm0]
(note:HI 11 175 145 0 [bb 0] NOTE_INSN_BASIC_BLOCK)

(note 145 11 9 0 NOTE_INSN_PROLOGUE_END)

(note:HI 9 145 14 0 NOTE_INSN_FUNCTION_BEG)

(note:HI 14 9 15 0 NOTE_INSN_DELETED)

(note:HI 15 14 136 0 ("./CStatUtilities.c") 34)

(insn:TI 136 15 176 0 ./CStatUtilities.c:34 (set (reg/v:SI 2 cx [orig:61 u ] [61])
        (reg/v:SI 4 si [orig:66 n ] [66])) 40 {*movsi_1} (nil)
    (expr_list:REG_DEAD (reg/v:SI 4 si [orig:66 n ] [66])
        (nil)))

(note 176 136 167 0 ( u (expr_list:REG_DEP_TRUE (reg/v:SI 2 cx [orig:61 u ] [61])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 167 176 8 0 ("./CStatUtilities.c") 30)

(insn 8 167 168 0 ./CStatUtilities.c:30 (set (reg/v:DF 24 xmm3 [orig:67 x ] [67])
        (reg:DF 21 xmm0 [ x ])) 94 {*movdf_integer} (nil)
    (expr_list:REG_DEAD (reg:DF 21 xmm0 [ x ])
        (nil)))

(note 168 8 16 0 ("./CStatUtilities.c") 34)

(insn:TI 16 168 17 0 ./CStatUtilities.c:34 (parallel [
            (set (reg:CCGOC 17 flags)
                (compare:CCGOC (plus:SI (reg/v:SI 2 cx [orig:61 u ] [61])
                        (const_int -1 [0xffffffffffffffff]))
                    (const_int 0 [0x0])))
            (set (reg/v:SI 2 cx [orig:61 u ] [61])
                (plus:SI (reg/v:SI 2 cx [orig:61 u ] [61])
                    (const_int -1 [0xffffffffffffffff])))
        ]) 210 {*addsi_2} (insn_list:REG_DEP_TRUE 136 (nil))
    (nil))

(jump_insn:TI 17 16 177 0 ./CStatUtilities.c:34 (set (pc)
        (if_then_else (lt (reg:CCGOC 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 160)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 8 (insn_list:REG_DEP_ANTI 136 (insn_list:REG_DEP_TRUE 16 (nil))))
    (expr_list:REG_DEAD (reg:CCGOC 17 flags)
        (expr_list:REG_BR_PROB (const_int 500 [0x1f4])
            (nil))))
;; End of basic block 0, registers live:
 2 [cx] 5 [di] 7 [sp] 24 [xmm3]

(note 177 17 25 1 ( x (expr_list:REG_DEP_TRUE (reg/v:DF 24 xmm3 [orig:67 x ] [67])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 1, registers live: 2 [cx] 5 [di] 7 [sp] 24 [xmm3]
(note:HI 25 177 149 1 [bb 1] NOTE_INSN_BASIC_BLOCK)

(insn:TI 149 25 178 1 ./CStatUtilities.c:34 (parallel [
            (set (reg:DI 4 si [orig:62 l ] [62])
                (const_int 0 [0x0]))
            (clobber (reg:CC 17 flags))
        ]) 78 {*movdi_xor_rex64} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(note 178 149 179 1 ( n (nil)) NOTE_INSN_VAR_LOCATION)

(note 179 178 169 1 ( l (expr_list:REG_DEP_TRUE (reg:DI 4 si [orig:62 l ] [62])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(jump_insn 169 179 170 1 (set (pc)
        (label_ref 27)) -1 (nil)
    (nil))
;; End of basic block 1, registers live:
 2 [cx] 4 [si] 5 [di] 7 [sp] 24 [xmm3]

(barrier 170 169 45)

(note:HI 45 170 180 ("./CStatUtilities.c") 40)

(note 180 45 181 2 ( i (expr_list:REG_DEP_TRUE (reg:DI 0 ax [orig:72 i ] [72])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 181 180 164 2 ( x (expr_list:REG_DEP_TRUE (reg/v:DF 24 xmm3 [orig:67 x ] [67])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 2, registers live: 1 [dx] 2 [cx] 5 [di] 7 [sp] 24 [xmm3]
(code_label 164 181 44 2 23 "" [1 uses])

(note:HI 44 164 143 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn:TI 143 44 63 2 ./CStatUtilities.c:40 (set (reg/v:SI 4 si [orig:62 l ] [62])
        (subreg:SI (plus:DI (reg:DI 1 dx [orig:60 i ] [60])
                (const_int 1 [0x1])) 0)) 194 {*lea_1_rex64} (nil)
    (expr_list:REG_DEAD (reg:DI 1 dx [orig:60 i ] [60])
        (nil)))

(note:HI 63 143 64 2 ("./CStatUtilities.c") 34)

(insn:TI 64 63 65 2 ./CStatUtilities.c:34 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg/v:SI 4 si [orig:62 l ] [62])
            (reg/v:SI 2 cx [orig:61 u ] [61]))) 5 {*cmpsi_1_insn} (insn_list:REG_DEP_TRUE 143 (nil))
    (nil))

(jump_insn:TI 65 64 121 2 ./CStatUtilities.c:34 (set (pc)
        (if_then_else (gt (reg:CCGC 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 163)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 143 (insn_list:REG_DEP_TRUE 64 (nil)))
    (expr_list:REG_DEAD (reg:CCGC 17 flags)
        (expr_list:REG_BR_PROB (const_int 500 [0x1f4])
            (nil))))
;; End of basic block 2, registers live:
 2 [cx] 4 [si] 5 [di] 7 [sp] 24 [xmm3]

(note:HI 121 65 120 NOTE_INSN_LOOP_END)

(note:HI 120 121 182 NOTE_INSN_LOOP_BEG)

(note 182 120 183 3 ( i (expr_list:REG_DEP_TRUE (reg:DI 1 dx [orig:60 i ] [60])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 183 182 27 3 ( x (expr_list:REG_DEP_TRUE (reg/v:DF 24 xmm3 [orig:67 x ] [67])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 3, registers live: 2 [cx] 4 [si] 5 [di] 7 [sp] 24 [xmm3]
(code_label:HI 27 183 28 3 5 "" [2 uses])

(note:HI 28 27 29 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(note:HI 29 28 33 3 ("./CStatUtilities.c") 36)

(note:HI 33 29 144 3 NOTE_INSN_DELETED)

(insn:TI 144 33 137 3 ./CStatUtilities.c:36 (set (reg:SI 37 r8 [68])
        (subreg:SI (plus:DI (reg:DI 2 cx [orig:61 u ] [61])
                (reg:DI 4 si [orig:62 l ] [62])) 0)) 194 {*lea_1_rex64} (nil)
    (nil))

(insn:TI 137 144 184 3 ./CStatUtilities.c:36 (set (reg:SI 1 dx [69])
        (reg:SI 37 r8 [68])) 40 {*movsi_1} (insn_list:REG_DEP_TRUE 144 (nil))
    (nil))

(note 184 137 31 3 ( i (expr_list:REG_DEP_TRUE (reg:DI 0 ax [orig:72 i ] [72])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn:TI 31 184 32 3 ./CStatUtilities.c:36 (parallel [
            (set (reg:SI 1 dx [69])
                (lshiftrt:SI (reg:SI 1 dx [69])
                    (const_int 31 [0x1f])))
            (clobber (reg:CC 17 flags))
        ]) 476 {*lshrsi3_1} (insn_list:REG_DEP_TRUE 137 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 32 31 34 3 ./CStatUtilities.c:36 (parallel [
            (set (reg/v:SI 1 dx [orig:60 i ] [60])
                (plus:SI (reg:SI 1 dx [69])
                    (reg:SI 37 r8 [68])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (insn_list:REG_DEP_TRUE 144 (insn_list:REG_DEP_TRUE 31 (nil)))
    (expr_list:REG_DEAD (reg:SI 37 r8 [68])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))

(insn:TI 34 32 35 3 ./CStatUtilities.c:36 (parallel [
            (set (reg/v:SI 1 dx [orig:60 i ] [60])
                (ashiftrt:SI (reg/v:SI 1 dx [orig:60 i ] [60])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 441 {*ashrsi3_1_one_bit} (insn_list:REG_DEP_TRUE 32 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(note:HI 35 34 36 3 ("./CStatUtilities.c") 38)

(insn:TI 36 35 37 3 ./CStatUtilities.c:38 (set (reg:DI 0 ax [orig:72 i ] [72])
        (sign_extend:DI (reg/v:SI 1 dx [orig:60 i ] [60]))) 115 {extendsidi2_rex64} (insn_list:REG_DEP_TRUE 34 (nil))
    (nil))

(insn:TI 37 36 38 3 ./CStatUtilities.c:38 (set (reg:DF 21 xmm0 [orig:63 D.5144 ] [63])
        (mem:DF (plus:DI (mult:DI (reg:DI 0 ax [orig:72 i ] [72])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 5 di [orig:65 a ] [65])) [6 S8 A64])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 36 (nil))
    (expr_list:REG_DEAD (reg:DI 0 ax [orig:72 i ] [72])
        (nil)))

(insn:TI 38 37 39 3 ./CStatUtilities.c:38 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg/v:DF 24 xmm3 [orig:67 x ] [67])
            (reg:DF 21 xmm0 [orig:63 D.5144 ] [63]))) 31 {*cmpfp_iu_sse} (insn_list:REG_DEP_OUTPUT 31 (insn_list:REG_DEP_OUTPUT 32 (insn_list:REG_DEP_OUTPUT 34 (insn_list:REG_DEP_TRUE 37 (nil)))))
    (nil))

(jump_insn 39 38 50 3 ./CStatUtilities.c:38 (set (pc)
        (if_then_else (gt (reg:CCFPU 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 164)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 144 (insn_list:REG_DEP_ANTI 137 (insn_list:REG_DEP_ANTI 31 (insn_list:REG_DEP_ANTI 32 (insn_list:REG_DEP_ANTI 34 (insn_list:REG_DEP_ANTI 36 (insn_list:REG_DEP_ANTI 37 (insn_list:REG_DEP_TRUE 38 (nil)))))))))
    (expr_list:REG_DEAD (reg:CCFPU 17 flags)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 3, registers live:
 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 24 [xmm3]

;; Start of basic block 4, registers live: 1 [dx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 24 [xmm3]
(note:HI 50 39 51 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(note:HI 51 50 52 4 ("./CStatUtilities.c") 42)

(insn:TI 52 51 53 4 ./CStatUtilities.c:42 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg:DF 21 xmm0 [orig:63 D.5144 ] [63])
            (reg/v:DF 24 xmm3 [orig:67 x ] [67]))) 31 {*cmpfp_iu_sse} (nil)
    (expr_list:REG_DEAD (reg:DF 21 xmm0 [orig:63 D.5144 ] [63])
        (nil)))

(jump_insn 53 52 59 4 ./CStatUtilities.c:42 (set (pc)
        (if_then_else (unle (reg:CCFPU 17 flags)
                (const_int 0 [0x0]))
            (label_ref/s:DI 96)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 52 (nil))
    (expr_list:REG_DEAD (reg:CCFPU 17 flags)
        (expr_list:REG_BR_PROB (const_int 500 [0x1f4])
            (nil))))
;; End of basic block 4, registers live:
 1 [dx] 4 [si] 5 [di] 7 [sp] 24 [xmm3]

(note:HI 59 53 58 ("./CStatUtilities.c") 44)

;; Start of basic block 5, registers live: 1 [dx] 4 [si] 5 [di] 7 [sp] 24 [xmm3]
(note:HI 58 59 142 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn:TI 142 58 155 5 ./CStatUtilities.c:44 (set (reg/v:SI 2 cx [orig:61 u ] [61])
        (subreg:SI (plus:DI (reg:DI 1 dx [orig:60 i ] [60])
                (const_int -1 [0xffffffffffffffff])) 0)) 194 {*lea_1_rex64} (nil)
    (expr_list:REG_DEAD (reg:DI 1 dx [orig:60 i ] [60])
        (nil)))

(note 155 142 156 5 ("./CStatUtilities.c") 34)

(insn:TI 156 155 157 5 ./CStatUtilities.c:34 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg/v:SI 4 si [orig:62 l ] [62])
            (reg/v:SI 2 cx [orig:61 u ] [61]))) 5 {*cmpsi_1_insn} (insn_list:REG_DEP_TRUE 142 (nil))
    (nil))

(jump_insn:TI 157 156 185 5 ./CStatUtilities.c:34 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 27)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 142 (insn_list:REG_DEP_TRUE 156 (nil)))
    (expr_list:REG_DEAD (reg:CCGC 17 flags)
        (expr_list:REG_BR_PROB (const_int 9500 [0x251c])
            (nil))))
;; End of basic block 5, registers live:
 2 [cx] 4 [si] 5 [di] 7 [sp] 24 [xmm3]

(note 185 157 163 6 ( i (expr_list:REG_DEP_TRUE (reg:DI 1 dx [orig:60 i ] [60])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 6, registers live: 2 [cx] 4 [si] 5 [di] 7 [sp] 24 [xmm3]
(code_label 163 185 67 6 22 "" [1 uses])

(note:HI 67 163 69 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn:TI 69 67 186 6 ./CStatUtilities.c:34 (set (reg:DI 0 ax [orig:73 l.71 ] [73])
        (sign_extend:DI (reg/v:SI 4 si [orig:62 l ] [62]))) 115 {extendsidi2_rex64} (nil)
    (nil))

(note 186 69 70 6 ( l.71 (expr_list:REG_DEP_TRUE (reg:DI 0 ax [orig:73 l.71 ] [73])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn:TI 70 186 187 6 ./CStatUtilities.c:34 (parallel [
            (set (reg:DI 0 ax [orig:59 prephitmp.70 ] [59])
                (ashift:DI (reg:DI 0 ax [orig:73 l.71 ] [73])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) 409 {*ashldi3_1_rex64} (insn_list:REG_DEP_TRUE 69 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;; End of basic block 6, registers live:
 0 [ax] 2 [cx] 4 [si] 5 [di] 7 [sp] 24 [xmm3]

(note 187 70 188 7 ( l.71 (nil)) NOTE_INSN_VAR_LOCATION)

(note 188 187 71 7 ( x (expr_list:REG_DEP_TRUE (reg/v:DF 24 xmm3 [orig:67 x ] [67])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 7, registers live: 0 [ax] 2 [cx] 4 [si] 5 [di] 7 [sp] 24 [xmm3]
(code_label:HI 71 188 72 7 4 "" [1 uses])

(note:HI 72 71 73 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(note:HI 73 72 78 7 ("./CStatUtilities.c") 52)

(insn:TI 78 73 189 7 ./CStatUtilities.c:52 (set (reg:DI 1 dx [orig:78 u ] [78])
        (sign_extend:DI (reg/v:SI 2 cx [orig:61 u ] [61]))) 115 {extendsidi2_rex64} (nil)
    (nil))

(note 189 78 74 7 ( i (nil)) NOTE_INSN_VAR_LOCATION)

(insn 74 189 79 7 ./CStatUtilities.c:52 (set (reg:DF 22 xmm1 [75])
        (mem:DF (plus:DI (reg/v/f:DI 5 di [orig:65 a ] [65])
                (reg:DI 0 ax [orig:59 prephitmp.70 ] [59])) [6 S8 A64])) 94 {*movdf_integer} (nil)
    (expr_list:REG_DEAD (reg:DI 0 ax [orig:59 prephitmp.70 ] [59])
        (nil)))

(insn:TI 79 74 138 7 ./CStatUtilities.c:52 (set (reg:DF 21 xmm0 [80])
        (mem:DF (plus:DI (mult:DI (reg:DI 1 dx [orig:78 u ] [78])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 5 di [orig:65 a ] [65])) [6 S8 A64])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 78 (nil))
    (expr_list:REG_DEAD (reg:DI 1 dx [orig:78 u ] [78])
        (expr_list:REG_DEAD (reg/v/f:DI 5 di [orig:65 a ] [65])
            (nil))))

(insn 138 79 190 7 ./CStatUtilities.c:52 (set (reg/v:SI 1 dx [orig:60 i ] [60])
        (reg/v:SI 2 cx [orig:61 u ] [61])) 40 {*movsi_1} (insn_list:REG_DEP_ANTI 79 (insn_list:REG_DEP_OUTPUT 78 (nil)))
    (expr_list:REG_DEAD (reg/v:SI 2 cx [orig:61 u ] [61])
        (nil)))

(note 190 138 75 7 ( i (expr_list:REG_DEP_TRUE (reg/v:SI 1 dx [orig:60 i ] [60])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn:TI 75 190 139 7 ./CStatUtilities.c:52 (set (reg:DF 22 xmm1 [75])
        (minus:DF (reg:DF 22 xmm1 [75])
            (reg/v:DF 24 xmm3 [orig:67 x ] [67]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 74 (nil))
    (nil))

(insn 139 75 80 7 ./CStatUtilities.c:52 (set (reg:V2DF 23 xmm2 [77])
        (vec_concat:V2DF (mem/u/c/i:DF (symbol_ref/u:DI ("*.LC0") [flags 0x2]) [6 S8 A128])
            (const_double:DF 0.0 [0x0.0p+0]))) 1088 {*vec_concatv2df} (nil)
    (nil))

(insn:TI 80 139 140 7 ./CStatUtilities.c:52 (set (reg:DF 21 xmm0 [80])
        (minus:DF (reg:DF 21 xmm0 [80])
            (reg/v:DF 24 xmm3 [orig:67 x ] [67]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 79 (nil))
    (expr_list:REG_DEAD (reg/v:DF 24 xmm3 [orig:67 x ] [67])
        (nil)))

(insn:TI 140 80 141 7 ./CStatUtilities.c:52 (set (reg:V2DF 22 xmm1 [75])
        (and:V2DF (reg:V2DF 22 xmm1 [75])
            (reg:V2DF 23 xmm2 [77]))) 1050 {*andv2df3} (insn_list:REG_DEP_TRUE 139 (insn_list:REG_DEP_TRUE 75 (nil)))
    (nil))

(insn:TI 141 140 123 7 ./CStatUtilities.c:52 (set (reg:V2DF 21 xmm0 [80])
        (and:V2DF (reg:V2DF 21 xmm0 [80])
            (reg:V2DF 23 xmm2 [77]))) 1050 {*andv2df3} (insn_list:REG_DEP_TRUE 139 (insn_list:REG_DEP_TRUE 80 (nil)))
    (expr_list:REG_DEAD (reg:V2DF 23 xmm2 [77])
        (nil)))

(insn:TI 123 141 124 7 ./CStatUtilities.c:52 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg:DF 22 xmm1 [75])
            (reg:DF 21 xmm0 [80]))) 31 {*cmpfp_iu_sse} (insn_list:REG_DEP_TRUE 140 (insn_list:REG_DEP_TRUE 141 (nil)))
    (expr_list:REG_DEAD (reg:DF 22 xmm1 [75])
        (expr_list:REG_DEAD (reg:DF 21 xmm0 [80])
            (nil))))

(insn 124 123 191 7 ./CStatUtilities.c:52 (set (reg/v:SI 1 dx [orig:60 i ] [60])
        (if_then_else:SI (unle (reg:CCFPU 17 flags)
                (const_int 0 [0x0]))
            (reg/v:SI 4 si [orig:62 l ] [62])
            (reg/v:SI 1 dx [orig:60 i ] [60]))) 744 {*movsicc_noc} (insn_list:REG_DEP_TRUE 123 (insn_list:REG_DEP_TRUE 138 (nil)))
    (expr_list:REG_DEAD (reg:CCFPU 17 flags)
        (expr_list:REG_DEAD (reg/v:SI 4 si [orig:62 l ] [62])
            (nil))))
;; End of basic block 7, registers live:
 1 [dx] 7 [sp]

(note 191 124 96 8 ( i (expr_list:REG_DEP_TRUE (reg/v:SI 1 dx [orig:60 i ] [60])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 8, registers live: 1 [dx] 7 [sp]
(code_label:HI 96 191 97 8 10 "" [1 uses])

(note:HI 97 96 101 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(note:HI 101 97 102 8 NOTE_INSN_FUNCTION_END)

(note:HI 102 101 104 8 ("./CStatUtilities.c") 60)

(insn:TI 104 102 110 8 ./CStatUtilities.c:60 (set (reg/i:SI 0 ax [ <result> ])
        (reg/v:SI 1 dx [orig:60 i ] [60])) 40 {*movsi_1} (nil)
    (expr_list:REG_DEAD (reg/v:SI 1 dx [orig:60 i ] [60])
        (nil)))

(insn 110 104 146 8 ./CStatUtilities.c:60 (use (reg/i:SI 0 ax [ <result> ])) -1 (insn_list:REG_DEP_TRUE 104 (nil))
    (nil))

(note 146 110 147 8 NOTE_INSN_EPILOGUE_BEG)

(jump_insn:TI 147 146 148 8 ./CStatUtilities.c:60 (return) 562 {return_internal} (insn_list:REG_DEP_TRUE 104 (insn_list:REG_DEP_ANTI 110 (nil)))
    (nil))
;; End of basic block 8, registers live:
 0 [ax] 7 [sp]

(barrier 148 147 192)

(note 192 148 193 9 ( i (nil)) NOTE_INSN_VAR_LOCATION)

(note 193 192 194 9 ( n (expr_list:REG_DEP_TRUE (reg:SI 4 si [ n ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 194 193 195 9 ( x (expr_list:REG_DEP_TRUE (reg/v:DF 24 xmm3 [orig:67 x ] [67])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 195 194 160 9 ( l (nil)) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 9, registers live: 2 [cx] 5 [di] 7 [sp] 24 [xmm3]
(code_label 160 195 19 9 21 "" [1 uses])

(note:HI 19 160 151 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn:TI 151 19 196 9 ./CStatUtilities.c:34 (parallel [
            (set (reg:DI 4 si [orig:62 l ] [62])
                (const_int 0 [0x0]))
            (clobber (reg:CC 17 flags))
        ]) 78 {*movdi_xor_rex64} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(note 196 151 197 9 ( n (nil)) NOTE_INSN_VAR_LOCATION)

(note 197 196 150 9 ( l (expr_list:REG_DEP_TRUE (reg:DI 4 si [orig:62 l ] [62])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn 150 197 171 9 ./CStatUtilities.c:34 (parallel [
            (set (reg:DI 0 ax [orig:59 prephitmp.70 ] [59])
                (const_int 0 [0x0]))
            (clobber (reg:CC 17 flags))
        ]) 78 {*movdi_xor_rex64} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(jump_insn 171 150 172 9 (set (pc)
        (label_ref 71)) -1 (nil)
    (nil))
;; End of basic block 9, registers live:
 0 [ax] 2 [cx] 4 [si] 5 [di] 7 [sp] 24 [xmm3]

(barrier 172 171 135)

(note 135 172 0 NOTE_INSN_DELETED)


;; Function min (min)


Basic block 0:
IN:
Stack adjustment: 8
Reg 4: n+0
Reg 5: x+0
Variables:
  name: x
    offset 0
      (reg:DI 5 di [ x ])
  name: n
    offset 0
      (reg:SI 4 si [ n ])

OUT:
Stack adjustment: 8
Reg 4: n+0
Reg 5: x+0
Reg 22: minEl+0
Variables:
  name: x
    offset 0
      (reg:DI 5 di [ x ])
  name: n
    offset 0
      (reg:SI 4 si [ n ])
  name: minEl
    offset 0
      (reg/v:DF 22 xmm1 [orig:64 minEl ] [64])


Basic block 1:
IN:
Stack adjustment: 8
Reg 4: n+0
Reg 5: x+0
Reg 22: minEl+0
Variables:
  name: x
    offset 0
      (reg:DI 5 di [ x ])
  name: n
    offset 0
      (reg:SI 4 si [ n ])
  name: minEl
    offset 0
      (reg/v:DF 22 xmm1 [orig:64 minEl ] [64])

OUT:
Stack adjustment: 8
Reg 1: i+0
Reg 4: n+0
Reg 5: x+0
Reg 22: minEl+0
Variables:
  name: x
    offset 0
      (reg:DI 5 di [ x ])
  name: n
    offset 0
      (reg:SI 4 si [ n ])
  name: minEl
    offset 0
      (reg/v:DF 22 xmm1 [orig:64 minEl ] [64])
  name: i
    offset 0
      (reg:DI 1 dx [orig:104 i ] [104])


Basic block 2:
IN:
Stack adjustment: 8
Reg 1: i+0
Reg 4: n+0
Reg 5: x+0
Reg 22: minEl+0
Variables:
  name: x
    offset 0
      (reg:DI 5 di [ x ])
  name: n
    offset 0
      (reg:SI 4 si [ n ])
  name: minEl
    offset 0
      (reg/v:DF 22 xmm1 [orig:64 minEl ] [64])
  name: i
    offset 0
      (reg:DI 1 dx [orig:104 i ] [104])

OUT:
Stack adjustment: 8
Reg 1: i+0
Reg 4: n+0
Reg 21: minEl.106+0
Reg 22: minEl+0
Variables:
  name: n
    offset 0
      (reg:SI 4 si [ n ])
  name: minEl.106
    offset 0
      (reg/v:DF 21 xmm0 [orig:110 minEl.106 ] [110])
  name: minEl
    offset 0
      (reg/v:DF 22 xmm1 [orig:64 minEl ] [64])
  name: i
    offset 0
      (reg:DI 1 dx [orig:104 i ] [104])


Basic block 3:
IN:
Stack adjustment: 8
Reg 1: i+0
Reg 4: n+0
Reg 21: minEl.106+0
Reg 22: minEl+0
Variables:
  name: n
    offset 0
      (reg:SI 4 si [ n ])
  name: minEl.106
    offset 0
      (reg/v:DF 21 xmm0 [orig:110 minEl.106 ] [110])
  name: minEl
    offset 0
      (reg/v:DF 22 xmm1 [orig:64 minEl ] [64])
  name: i
    offset 0
      (reg:DI 1 dx [orig:104 i ] [104])

OUT:
Stack adjustment: 8
Reg 1: i+0
Reg 4: n+0
Reg 21: minEl.106+0
Reg 22: minEl+0
Variables:
  name: n
    offset 0
      (reg:SI 4 si [ n ])
  name: minEl.106
    offset 0
      (reg/v:DF 21 xmm0 [orig:110 minEl.106 ] [110])
  name: minEl
    offset 0
      (reg/v:DF 22 xmm1 [orig:64 minEl ] [64])
  name: i
    offset 0
      (reg:DI 1 dx [orig:104 i ] [104])


Basic block 4:
IN:
Stack adjustment: 8
Reg 1: i+0
Reg 4: n+0
Reg 21: minEl.106+0
Reg 22: minEl+0
Variables:
  name: n
    offset 0
      (reg:SI 4 si [ n ])
  name: minEl.106
    offset 0
      (reg/v:DF 21 xmm0 [orig:110 minEl.106 ] [110])
  name: minEl
    offset 0
      (reg/v:DF 22 xmm1 [orig:64 minEl ] [64])
  name: i
    offset 0
      (reg:DI 1 dx [orig:104 i ] [104])

OUT:
Stack adjustment: 8
Reg 1: i+0
Reg 4: n+0
Reg 21: minEl.106+0
Reg 22: minEl+0
Variables:
  name: n
    offset 0
      (reg:SI 4 si [ n ])
  name: minEl.106
    offset 0
      (reg/v:DF 21 xmm0 [orig:110 minEl.106 ] [110])
  name: minEl
    offset 0
      (reg/v:DF 22 xmm1 [orig:64 minEl ] [64])
  name: i
    offset 0
      (reg:DI 1 dx [orig:104 i ] [104])


Basic block 5:
IN:
Stack adjustment: 8
Reg 1: i+0
Reg 4: n+0
Reg 21: minEl.106+0
Reg 22: minEl+0
Variables:
  name: n
    offset 0
      (reg:SI 4 si [ n ])
  name: minEl.106
    offset 0
      (reg/v:DF 21 xmm0 [orig:110 minEl.106 ] [110])
  name: minEl
    offset 0
      (reg/v:DF 22 xmm1 [orig:64 minEl ] [64])
  name: i
    offset 0
      (reg:DI 1 dx [orig:104 i ] [104])

OUT:
Stack adjustment: 8
Reg 1: i+0
Reg 4: n+0
Reg 21: minEl.106+0
Reg 22: minEl+0
Variables:
  name: n
    offset 0
      (reg:SI 4 si [ n ])
  name: minEl.106
    offset 0
      (reg/v:DF 21 xmm0 [orig:110 minEl.106 ] [110])
  name: minEl
    offset 0
      (reg/v:DF 22 xmm1 [orig:64 minEl ] [64])
  name: i
    offset 0
      (reg:DI 1 dx [orig:104 i ] [104])


Basic block 6:
IN:
Stack adjustment: 8
Reg 1: i+0
Reg 4: n+0
Reg 21: minEl.106+0
Reg 22: minEl+0
Variables:
  name: n
    offset 0
      (reg:SI 4 si [ n ])
  name: minEl.106
    offset 0
      (reg/v:DF 21 xmm0 [orig:110 minEl.106 ] [110])
  name: minEl
    offset 0
      (reg/v:DF 22 xmm1 [orig:64 minEl ] [64])
  name: i
    offset 0
      (reg:DI 1 dx [orig:104 i ] [104])

OUT:
Stack adjustment: 8
Reg 1: i+0
Reg 4: n+0
Reg 21: minEl.106+0
Reg 22: minEl+0
Variables:
  name: n
    offset 0
      (reg:SI 4 si [ n ])
  name: minEl.106
    offset 0
      (reg/v:DF 21 xmm0 [orig:110 minEl.106 ] [110])
  name: minEl
    offset 0
      (reg/v:DF 22 xmm1 [orig:64 minEl ] [64])
  name: i
    offset 0
      (reg:DI 1 dx [orig:104 i ] [104])


Basic block 7:
IN:
Stack adjustment: 8
Reg 1: i+0
Reg 4: n+0
Reg 21: minEl.106+0
Reg 22: minEl+0
Variables:
  name: n
    offset 0
      (reg:SI 4 si [ n ])
  name: minEl.106
    offset 0
      (reg/v:DF 21 xmm0 [orig:110 minEl.106 ] [110])
  name: minEl
    offset 0
      (reg/v:DF 22 xmm1 [orig:64 minEl ] [64])
  name: i
    offset 0
      (reg:DI 1 dx [orig:104 i ] [104])

OUT:
Stack adjustment: 8
Reg 1: i+0
Reg 4: n+0
Reg 21: minEl.106+0
Reg 22: minEl+0
Variables:
  name: n
    offset 0
      (reg:SI 4 si [ n ])
  name: minEl.106
    offset 0
      (reg/v:DF 21 xmm0 [orig:110 minEl.106 ] [110])
  name: minEl
    offset 0
      (reg/v:DF 22 xmm1 [orig:64 minEl ] [64])
  name: i
    offset 0
      (reg:DI 1 dx [orig:104 i ] [104])


Basic block 8:
IN:
Stack adjustment: 8
Reg 1: i+0
Reg 4: n+0
Reg 21: minEl.106+0
Reg 22: minEl+0
Variables:
  name: n
    offset 0
      (reg:SI 4 si [ n ])
  name: minEl.106
    offset 0
      (reg/v:DF 21 xmm0 [orig:110 minEl.106 ] [110])
  name: minEl
    offset 0
      (reg/v:DF 22 xmm1 [orig:64 minEl ] [64])
  name: i
    offset 0
      (reg:DI 1 dx [orig:104 i ] [104])

OUT:
Stack adjustment: 8
Reg 1: i+0
Reg 4: n+0
Reg 21: minEl.106+0
Reg 22: minEl+0
Reg 23: minEl.106+0
Variables:
  name: n
    offset 0
      (reg:SI 4 si [ n ])
  name: minEl.106
    offset 0
      (reg:DF 23 xmm2 [orig:112 minEl.106 ] [112])
      (reg/v:DF 21 xmm0 [orig:110 minEl.106 ] [110])
  name: minEl
    offset 0
      (reg/v:DF 22 xmm1 [orig:64 minEl ] [64])
      (reg:DF 21 xmm0 [orig:64 minEl ] [64])
  name: i
    offset 0
      (reg:DI 1 dx [orig:104 i ] [104])


Basic block 9:
IN:
Stack adjustment: 8
Reg 1: i+0
Reg 4: n+0
Reg 21: minEl.106+0
Reg 22: minEl+0
Reg 23: minEl.106+0
Variables:
  name: n
    offset 0
      (reg:SI 4 si [ n ])
  name: minEl.106
    offset 0
      (reg/v:DF 21 xmm0 [orig:110 minEl.106 ] [110])
      (reg:DF 23 xmm2 [orig:112 minEl.106 ] [112])
  name: minEl
    offset 0
      (reg/v:DF 22 xmm1 [orig:64 minEl ] [64])
      (reg:DF 21 xmm0 [orig:64 minEl ] [64])
  name: i
    offset 0
      (reg:DI 1 dx [orig:104 i ] [104])

OUT:
Stack adjustment: 8
Reg 1: i+0
Reg 4: n+0
Reg 21: minEl.106+0
Reg 22: minEl+0
Reg 23: minEl.106+0
Reg 24: minEl.106+0
Variables:
  name: n
    offset 0
      (reg:SI 4 si [ n ])
  name: minEl.106
    offset 0
      (reg:DF 24 xmm3 [orig:114 minEl.106 ] [114])
      (reg/v:DF 21 xmm0 [orig:110 minEl.106 ] [110])
      (reg:DF 23 xmm2 [orig:112 minEl.106 ] [112])
  name: minEl
    offset 0
      (reg/v:DF 22 xmm1 [orig:64 minEl ] [64])
      (reg:DF 21 xmm0 [orig:64 minEl ] [64])
  name: i
    offset 0
      (reg:DI 1 dx [orig:104 i ] [104])


Basic block 10:
IN:
Stack adjustment: 8
Reg 1: i+0
Reg 4: n+0
Reg 21: minEl.106+0
Reg 22: minEl+0
Reg 23: minEl.106+0
Reg 24: minEl.106+0
Variables:
  name: n
    offset 0
      (reg:SI 4 si [ n ])
  name: minEl.106
    offset 0
      (reg/v:DF 21 xmm0 [orig:110 minEl.106 ] [110])
      (reg:DF 24 xmm3 [orig:114 minEl.106 ] [114])
      (reg:DF 23 xmm2 [orig:112 minEl.106 ] [112])
  name: minEl
    offset 0
      (reg/v:DF 22 xmm1 [orig:64 minEl ] [64])
      (reg:DF 21 xmm0 [orig:64 minEl ] [64])
  name: i
    offset 0
      (reg:DI 1 dx [orig:104 i ] [104])

OUT:
Stack adjustment: 8
Reg 1: i+0
Reg 4: n+0
Reg 21: minEl.106+0
Reg 22: minEl+0
Reg 23: minEl.106+0
Reg 24: minEl.106+0
Reg 25: minEl.106+0
Variables:
  name: n
    offset 0
      (reg:SI 4 si [ n ])
  name: minEl.106
    offset 0
      (reg:DF 25 xmm4 [orig:116 minEl.106 ] [116])
      (reg/v:DF 21 xmm0 [orig:110 minEl.106 ] [110])
      (reg:DF 24 xmm3 [orig:114 minEl.106 ] [114])
      (reg:DF 23 xmm2 [orig:112 minEl.106 ] [112])
  name: minEl
    offset 0
      (reg/v:DF 22 xmm1 [orig:64 minEl ] [64])
      (reg:DF 21 xmm0 [orig:64 minEl ] [64])
  name: i
    offset 0
      (reg:DI 1 dx [orig:104 i ] [104])


Basic block 11:
IN:
Stack adjustment: 8
Reg 1: i+0
Reg 4: n+0
Reg 21: minEl.106+0
Reg 22: minEl+0
Reg 23: minEl.106+0
Reg 24: minEl.106+0
Reg 25: minEl.106+0
Variables:
  name: n
    offset 0
      (reg:SI 4 si [ n ])
  name: minEl.106
    offset 0
      (reg/v:DF 21 xmm0 [orig:110 minEl.106 ] [110])
      (reg:DF 25 xmm4 [orig:116 minEl.106 ] [116])
      (reg:DF 24 xmm3 [orig:114 minEl.106 ] [114])
      (reg:DF 23 xmm2 [orig:112 minEl.106 ] [112])
  name: minEl
    offset 0
      (reg/v:DF 22 xmm1 [orig:64 minEl ] [64])
      (reg:DF 21 xmm0 [orig:64 minEl ] [64])
  name: i
    offset 0
      (reg:DI 1 dx [orig:104 i ] [104])

OUT:
Stack adjustment: 8
Reg 1: i+0
Reg 4: n+0
Reg 21: minEl.106+0
Reg 22: minEl+0
Reg 23: minEl.106+0
Reg 24: minEl.106+0
Reg 25: minEl.106+0
Reg 26: minEl.106+0
Variables:
  name: n
    offset 0
      (reg:SI 4 si [ n ])
  name: minEl.106
    offset 0
      (reg:DF 26 xmm5 [orig:118 minEl.106 ] [118])
      (reg/v:DF 21 xmm0 [orig:110 minEl.106 ] [110])
      (reg:DF 25 xmm4 [orig:116 minEl.106 ] [116])
      (reg:DF 24 xmm3 [orig:114 minEl.106 ] [114])
      (reg:DF 23 xmm2 [orig:112 minEl.106 ] [112])
  name: minEl
    offset 0
      (reg/v:DF 22 xmm1 [orig:64 minEl ] [64])
      (reg:DF 21 xmm0 [orig:64 minEl ] [64])
  name: i
    offset 0
      (reg:DI 1 dx [orig:104 i ] [104])


Basic block 12:
IN:
Stack adjustment: 8
Reg 1: i+0
Reg 4: n+0
Reg 21: minEl.106+0
Reg 22: minEl+0
Reg 23: minEl.106+0
Reg 24: minEl.106+0
Reg 25: minEl.106+0
Reg 26: minEl.106+0
Variables:
  name: n
    offset 0
      (reg:SI 4 si [ n ])
  name: minEl.106
    offset 0
      (reg/v:DF 21 xmm0 [orig:110 minEl.106 ] [110])
      (reg:DF 26 xmm5 [orig:118 minEl.106 ] [118])
      (reg:DF 25 xmm4 [orig:116 minEl.106 ] [116])
      (reg:DF 24 xmm3 [orig:114 minEl.106 ] [114])
      (reg:DF 23 xmm2 [orig:112 minEl.106 ] [112])
  name: minEl
    offset 0
      (reg/v:DF 22 xmm1 [orig:64 minEl ] [64])
      (reg:DF 21 xmm0 [orig:64 minEl ] [64])
  name: i
    offset 0
      (reg:DI 1 dx [orig:104 i ] [104])

OUT:
Stack adjustment: 8
Reg 1: i+0
Reg 4: n+0
Reg 21: minEl.106+0
Reg 22: minEl+0
Reg 23: minEl.106+0
Reg 24: minEl.106+0
Reg 25: minEl.106+0
Reg 26: minEl.106+0
Reg 27: minEl.106+0
Variables:
  name: n
    offset 0
      (reg:SI 4 si [ n ])
  name: minEl.106
    offset 0
      (reg:DF 27 xmm6 [orig:120 minEl.106 ] [120])
      (reg/v:DF 21 xmm0 [orig:110 minEl.106 ] [110])
      (reg:DF 26 xmm5 [orig:118 minEl.106 ] [118])
      (reg:DF 25 xmm4 [orig:116 minEl.106 ] [116])
      (reg:DF 24 xmm3 [orig:114 minEl.106 ] [114])
      (reg:DF 23 xmm2 [orig:112 minEl.106 ] [112])
  name: minEl
    offset 0
      (reg/v:DF 22 xmm1 [orig:64 minEl ] [64])
      (reg:DF 21 xmm0 [orig:64 minEl ] [64])
  name: i
    offset 0
      (reg:DI 1 dx [orig:104 i ] [104])


Basic block 13:
IN:
Stack adjustment: 8
Reg 1: i+0
Reg 4: n+0
Reg 21: minEl.106+0
Reg 22: minEl+0
Reg 23: minEl.106+0
Reg 24: minEl.106+0
Reg 25: minEl.106+0
Reg 26: minEl.106+0
Reg 27: minEl.106+0
Variables:
  name: n
    offset 0
      (reg:SI 4 si [ n ])
  name: minEl.106
    offset 0
      (reg/v:DF 21 xmm0 [orig:110 minEl.106 ] [110])
      (reg:DF 27 xmm6 [orig:120 minEl.106 ] [120])
      (reg:DF 26 xmm5 [orig:118 minEl.106 ] [118])
      (reg:DF 25 xmm4 [orig:116 minEl.106 ] [116])
      (reg:DF 24 xmm3 [orig:114 minEl.106 ] [114])
      (reg:DF 23 xmm2 [orig:112 minEl.106 ] [112])
  name: minEl
    offset 0
      (reg/v:DF 22 xmm1 [orig:64 minEl ] [64])
      (reg:DF 21 xmm0 [orig:64 minEl ] [64])
  name: i
    offset 0
      (reg:DI 1 dx [orig:104 i ] [104])

OUT:
Stack adjustment: 8
Reg 1: i+0
Reg 4: n+0
Reg 21: minEl.106+0
Reg 22: minEl+0
Reg 23: minEl.106+0
Reg 24: minEl.106+0
Reg 25: minEl.106+0
Reg 26: minEl.106+0
Reg 27: minEl.106+0
Reg 28: minEl.106+0
Variables:
  name: n
    offset 0
      (reg:SI 4 si [ n ])
  name: minEl.106
    offset 0
      (reg:DF 28 xmm7 [orig:122 minEl.106 ] [122])
      (reg/v:DF 21 xmm0 [orig:110 minEl.106 ] [110])
      (reg:DF 27 xmm6 [orig:120 minEl.106 ] [120])
      (reg:DF 26 xmm5 [orig:118 minEl.106 ] [118])
      (reg:DF 25 xmm4 [orig:116 minEl.106 ] [116])
      (reg:DF 24 xmm3 [orig:114 minEl.106 ] [114])
      (reg:DF 23 xmm2 [orig:112 minEl.106 ] [112])
  name: minEl
    offset 0
      (reg/v:DF 22 xmm1 [orig:64 minEl ] [64])
      (reg:DF 21 xmm0 [orig:64 minEl ] [64])
  name: i
    offset 0
      (reg:DI 1 dx [orig:104 i ] [104])


Basic block 14:
IN:
Stack adjustment: 8
Reg 1: i+0
Reg 4: n+0
Reg 5: x+0
Reg 21: minEl.106+0
Reg 22: minEl+0
Reg 23: minEl.106+0
Reg 24: minEl.106+0
Reg 25: minEl.106+0
Reg 26: minEl.106+0
Reg 27: minEl.106+0
Reg 28: minEl.106+0
Reg 45: minEl.106+0
Reg 46: minEl.106+0
Reg 47: minEl.106+0
Reg 48: minEl.106+0
Reg 49: minEl.106+0
Reg 50: minEl.106+0
Variables:
  name: x
    offset 0
      (reg:DI 5 di [ x ])
  name: n
    offset 0
      (reg:SI 4 si [ n ])
  name: minEl
    offset 0
      (reg/v:DF 22 xmm1 [orig:64 minEl ] [64])
      (reg:DF 21 xmm0 [orig:64 minEl ] [64])
  name: i
    offset 0
      (reg:DI 1 dx [orig:104 i ] [104])
  name: minEl.106
    offset 0
      (reg/v:DF 21 xmm0 [orig:110 minEl.106 ] [110])
      (reg:DF 28 xmm7 [orig:122 minEl.106 ] [122])
      (reg:DF 27 xmm6 [orig:120 minEl.106 ] [120])
      (reg:DF 26 xmm5 [orig:118 minEl.106 ] [118])
      (reg:DF 25 xmm4 [orig:116 minEl.106 ] [116])
      (reg:DF 24 xmm3 [orig:114 minEl.106 ] [114])
      (reg:DF 23 xmm2 [orig:112 minEl.106 ] [112])
      (reg:DF 45 xmm8 [orig:101 minEl.106 ] [101])
      (reg:DF 46 xmm9 [orig:91 minEl.106 ] [91])
      (reg:DF 47 xmm10 [orig:86 minEl.106 ] [86])
      (reg:DF 48 xmm11 [orig:81 minEl.106 ] [81])
      (reg:DF 49 xmm12 [orig:76 minEl.106 ] [76])
      (reg:DF 50 xmm13 [orig:61 minEl.106 ] [61])

OUT:
Stack adjustment: 8
Reg 1: i+0
Reg 4: n+0
Reg 21: minEl.106+0
Reg 22: minEl+0
Reg 23: minEl.106+0
Reg 24: minEl.106+0
Reg 25: minEl.106+0
Reg 26: minEl.106+0
Reg 27: minEl.106+0
Reg 28: minEl.106+0
Reg 45: minEl.106+0
Reg 46: minEl.106+0
Reg 47: minEl.106+0
Reg 48: minEl.106+0
Reg 49: minEl.106+0
Reg 50: minEl.106+0
Variables:
  name: n
    offset 0
      (reg:SI 4 si [ n ])
  name: minEl.106
    offset 0
      (reg:DF 45 xmm8 [orig:101 minEl.106 ] [101])
      (reg:DF 46 xmm9 [orig:91 minEl.106 ] [91])
      (reg:DF 47 xmm10 [orig:86 minEl.106 ] [86])
      (reg:DF 48 xmm11 [orig:81 minEl.106 ] [81])
      (reg:DF 49 xmm12 [orig:76 minEl.106 ] [76])
      (reg:DF 50 xmm13 [orig:61 minEl.106 ] [61])
      (reg/v:DF 21 xmm0 [orig:110 minEl.106 ] [110])
      (reg:DF 28 xmm7 [orig:122 minEl.106 ] [122])
      (reg:DF 27 xmm6 [orig:120 minEl.106 ] [120])
      (reg:DF 26 xmm5 [orig:118 minEl.106 ] [118])
      (reg:DF 25 xmm4 [orig:116 minEl.106 ] [116])
      (reg:DF 24 xmm3 [orig:114 minEl.106 ] [114])
      (reg:DF 23 xmm2 [orig:112 minEl.106 ] [112])
  name: minEl
    offset 0
      (reg/v:DF 22 xmm1 [orig:64 minEl ] [64])
      (reg:DF 21 xmm0 [orig:64 minEl ] [64])
  name: i
    offset 0
      (reg:DI 1 dx [orig:104 i ] [104])


Basic block 15:
IN:
Stack adjustment: 8
Reg 1: i+0
Reg 4: n+0
Reg 5: x+0
Reg 21: minEl.106+0
Reg 22: minEl+0
Reg 23: minEl.106+0
Reg 24: minEl.106+0
Reg 25: minEl.106+0
Reg 26: minEl.106+0
Reg 27: minEl.106+0
Reg 28: minEl.106+0
Reg 45: minEl.106+0
Reg 46: minEl.106+0
Reg 47: minEl.106+0
Reg 48: minEl.106+0
Reg 49: minEl.106+0
Reg 50: minEl.106+0
Variables:
  name: x
    offset 0
      (reg:DI 5 di [ x ])
  name: n
    offset 0
      (reg:SI 4 si [ n ])
  name: minEl.106
    offset 0
      (reg/v:DF 21 xmm0 [orig:110 minEl.106 ] [110])
      (reg:DF 45 xmm8 [orig:101 minEl.106 ] [101])
      (reg:DF 46 xmm9 [orig:91 minEl.106 ] [91])
      (reg:DF 47 xmm10 [orig:86 minEl.106 ] [86])
      (reg:DF 48 xmm11 [orig:81 minEl.106 ] [81])
      (reg:DF 49 xmm12 [orig:76 minEl.106 ] [76])
      (reg:DF 50 xmm13 [orig:61 minEl.106 ] [61])
      (reg:DF 28 xmm7 [orig:122 minEl.106 ] [122])
      (reg:DF 27 xmm6 [orig:120 minEl.106 ] [120])
      (reg:DF 26 xmm5 [orig:118 minEl.106 ] [118])
      (reg:DF 25 xmm4 [orig:116 minEl.106 ] [116])
      (reg:DF 24 xmm3 [orig:114 minEl.106 ] [114])
      (reg:DF 23 xmm2 [orig:112 minEl.106 ] [112])
  name: minEl
    offset 0
      (reg/v:DF 22 xmm1 [orig:64 minEl ] [64])
      (reg:DF 21 xmm0 [orig:64 minEl ] [64])
  name: i
    offset 0
      (reg:DI 1 dx [orig:104 i ] [104])

OUT:
Stack adjustment: 8
Reg 1: i+0
Reg 4: n+0
Reg 5: x+0
Reg 21: minEl.106+0
Reg 22: minEl+0
Reg 23: minEl.106+0
Reg 24: minEl.106+0
Reg 25: minEl.106+0
Reg 26: minEl.106+0
Reg 27: minEl.106+0
Reg 28: minEl.106+0
Reg 45: minEl.106+0
Reg 46: minEl.106+0
Reg 47: minEl.106+0
Reg 48: minEl.106+0
Reg 49: minEl.106+0
Reg 50: minEl.106+0
Variables:
  name: x
    offset 0
      (reg:DI 5 di [ x ])
  name: n
    offset 0
      (reg:SI 4 si [ n ])
  name: minEl.106
    offset 0
      (reg/v:DF 21 xmm0 [orig:110 minEl.106 ] [110])
      (reg:DF 45 xmm8 [orig:101 minEl.106 ] [101])
      (reg:DF 46 xmm9 [orig:91 minEl.106 ] [91])
      (reg:DF 47 xmm10 [orig:86 minEl.106 ] [86])
      (reg:DF 48 xmm11 [orig:81 minEl.106 ] [81])
      (reg:DF 49 xmm12 [orig:76 minEl.106 ] [76])
      (reg:DF 50 xmm13 [orig:61 minEl.106 ] [61])
      (reg:DF 28 xmm7 [orig:122 minEl.106 ] [122])
      (reg:DF 27 xmm6 [orig:120 minEl.106 ] [120])
      (reg:DF 26 xmm5 [orig:118 minEl.106 ] [118])
      (reg:DF 25 xmm4 [orig:116 minEl.106 ] [116])
      (reg:DF 24 xmm3 [orig:114 minEl.106 ] [114])
      (reg:DF 23 xmm2 [orig:112 minEl.106 ] [112])
  name: minEl
    offset 0
      (reg/v:DF 22 xmm1 [orig:64 minEl ] [64])
      (reg:DF 21 xmm0 [orig:64 minEl ] [64])
  name: i
    offset 0
      (reg:DI 1 dx [orig:104 i ] [104])


Basic block 16:
IN:
Stack adjustment: 8
Reg 1: i+0
Reg 4: n+0
Reg 5: x+0
Reg 21: minEl.106+0
Reg 22: minEl+0
Reg 23: minEl.106+0
Reg 24: minEl.106+0
Reg 25: minEl.106+0
Reg 26: minEl.106+0
Reg 27: minEl.106+0
Reg 28: minEl.106+0
Reg 45: minEl.106+0
Reg 46: minEl.106+0
Reg 47: minEl.106+0
Reg 48: minEl.106+0
Reg 49: minEl.106+0
Reg 50: minEl.106+0
Variables:
  name: x
    offset 0
      (reg:DI 5 di [ x ])
  name: n
    offset 0
      (reg:SI 4 si [ n ])
  name: minEl.106
    offset 0
      (reg/v:DF 21 xmm0 [orig:110 minEl.106 ] [110])
      (reg:DF 28 xmm7 [orig:122 minEl.106 ] [122])
      (reg:DF 27 xmm6 [orig:120 minEl.106 ] [120])
      (reg:DF 26 xmm5 [orig:118 minEl.106 ] [118])
      (reg:DF 25 xmm4 [orig:116 minEl.106 ] [116])
      (reg:DF 24 xmm3 [orig:114 minEl.106 ] [114])
      (reg:DF 23 xmm2 [orig:112 minEl.106 ] [112])
      (reg:DF 45 xmm8 [orig:101 minEl.106 ] [101])
      (reg:DF 46 xmm9 [orig:91 minEl.106 ] [91])
      (reg:DF 47 xmm10 [orig:86 minEl.106 ] [86])
      (reg:DF 48 xmm11 [orig:81 minEl.106 ] [81])
      (reg:DF 49 xmm12 [orig:76 minEl.106 ] [76])
      (reg:DF 50 xmm13 [orig:61 minEl.106 ] [61])
  name: minEl
    offset 0
      (reg/v:DF 22 xmm1 [orig:64 minEl ] [64])
      (reg:DF 21 xmm0 [orig:64 minEl ] [64])
  name: i
    offset 0
      (reg:DI 1 dx [orig:104 i ] [104])

OUT:
Stack adjustment: 8
Reg 1: i+0
Reg 4: n+0
Reg 5: x+0
Reg 22: minEl+0
Reg 23: minEl.106+0
Reg 24: minEl.106+0
Reg 25: minEl.106+0
Reg 26: minEl.106+0
Reg 27: minEl.106+0
Reg 28: minEl.106+0
Reg 45: minEl.106+0
Reg 46: minEl.106+0
Reg 47: minEl.106+0
Reg 48: minEl.106+0
Reg 49: minEl.106+0
Reg 50: minEl.106+0
Variables:
  name: x
    offset 0
      (reg:DI 5 di [ x ])
  name: n
    offset 0
      (reg:SI 4 si [ n ])
  name: minEl.106
    offset 0
      (reg:DF 28 xmm7 [orig:122 minEl.106 ] [122])
      (reg:DF 27 xmm6 [orig:120 minEl.106 ] [120])
      (reg:DF 26 xmm5 [orig:118 minEl.106 ] [118])
      (reg:DF 25 xmm4 [orig:116 minEl.106 ] [116])
      (reg:DF 24 xmm3 [orig:114 minEl.106 ] [114])
      (reg:DF 23 xmm2 [orig:112 minEl.106 ] [112])
      (reg:DF 45 xmm8 [orig:101 minEl.106 ] [101])
      (reg:DF 46 xmm9 [orig:91 minEl.106 ] [91])
      (reg:DF 47 xmm10 [orig:86 minEl.106 ] [86])
      (reg:DF 48 xmm11 [orig:81 minEl.106 ] [81])
      (reg:DF 49 xmm12 [orig:76 minEl.106 ] [76])
      (reg:DF 50 xmm13 [orig:61 minEl.106 ] [61])
  name: minEl
    offset 0
      (reg/v:DF 22 xmm1 [orig:64 minEl ] [64])
      (reg:DF 21 xmm0 [orig:64 minEl ] [64])
  name: i
    offset 0
      (reg:DI 1 dx [orig:104 i ] [104])


17 basic blocks, 28 edges.

Basic block 0 prev -1, next 1, loop_depth 0, count 0, freq 1111, maybe hot.
Predecessors:  ENTRY [100.0%]  (fallthru)
Successors:  1 [90.0%]  (fallthru,can_fallthru) 16 [10.0%]  (can_fallthru)
Registers live at start: 4 [si] 5 [di] 7 [sp]
Registers live at end: 4 [si] 5 [di] 7 [sp] 22 [xmm1]

Basic block 1 prev 0, next 2, loop_depth 0, count 0, freq 1000, maybe hot.
Predecessors:  0 [90.0%]  (fallthru,can_fallthru)
Successors:  2 [87.5%]  (fallthru,can_fallthru) 15 [12.5%]  (can_fallthru)
Registers live at start: 4 [si] 5 [di] 7 [sp] 22 [xmm1]
Registers live at end: 0 [ax] 1 [dx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]

Basic block 2 prev 1, next 3, loop_depth 0, count 0, freq 1000, maybe hot.
Predecessors:  1 [87.5%]  (fallthru,can_fallthru)
Successors:  3 [85.7%]  (fallthru,can_fallthru) 15 [14.3%]  (can_fallthru)
Registers live at start: 0 [ax] 1 [dx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]
Registers live at end: 0 [ax] 1 [dx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 22 [xmm1]
Invalid sum of incoming frequencies 875, should be 1000

Basic block 3 prev 2, next 4, loop_depth 0, count 0, freq 720, maybe hot.
Predecessors:  2 [85.7%]  (fallthru,can_fallthru)
Successors:  4 [83.3%]  (fallthru,can_fallthru) 13 [16.7%]  (can_fallthru)
Registers live at start: 0 [ax] 1 [dx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 22 [xmm1]
Registers live at end: 0 [ax] 1 [dx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 22 [xmm1]
Invalid sum of incoming frequencies 857, should be 720

Basic block 4 prev 3, next 5, loop_depth 0, count 0, freq 675, maybe hot.
Predecessors:  3 [83.3%]  (fallthru,can_fallthru)
Successors:  5 [80.0%]  (fallthru,can_fallthru) 12 [20.0%]  (can_fallthru)
Registers live at start: 0 [ax] 1 [dx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 22 [xmm1]
Registers live at end: 0 [ax] 1 [dx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 22 [xmm1]

Basic block 5 prev 4, next 6, loop_depth 0, count 0, freq 600, maybe hot.
Predecessors:  4 [80.0%]  (fallthru,can_fallthru)
Successors:  6 [75.0%]  (fallthru,can_fallthru) 11 [25.0%]  (can_fallthru)
Registers live at start: 0 [ax] 1 [dx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 22 [xmm1]
Registers live at end: 0 [ax] 1 [dx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 22 [xmm1]

Basic block 6 prev 5, next 7, loop_depth 0, count 0, freq 450, maybe hot.
Predecessors:  5 [75.0%]  (fallthru,can_fallthru)
Successors:  7 [66.7%]  (fallthru,can_fallthru) 10 [33.3%]  (can_fallthru)
Registers live at start: 0 [ax] 1 [dx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 22 [xmm1]
Registers live at end: 0 [ax] 1 [dx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 22 [xmm1]

Basic block 7 prev 6, next 8, loop_depth 0, count 0, freq 900, maybe hot.
Predecessors:  6 [66.7%]  (fallthru,can_fallthru)
Successors:  8 [50.0%]  (fallthru,can_fallthru) 9 [50.0%]  (can_fallthru)
Registers live at start: 0 [ax] 1 [dx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 22 [xmm1]
Registers live at end: 1 [dx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 22 [xmm1]
Invalid sum of incoming frequencies 300, should be 900

Basic block 8 prev 7, next 9, loop_depth 0, count 0, freq 1000, maybe hot.
Predecessors:  7 [50.0%]  (fallthru,can_fallthru)
Successors:  9 [100.0%]  (fallthru,can_fallthru)
Registers live at start: 1 [dx] 4 [si] 5 [di] 7 [sp] 21 [xmm0]
Registers live at end: 1 [dx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]
Invalid sum of incoming frequencies 450, should be 1000

Basic block 9 prev 8, next 10, loop_depth 0, count 0, freq 1000, maybe hot.
Predecessors:  8 [100.0%]  (fallthru,can_fallthru) 7 [50.0%]  (can_fallthru)
Successors:  10 [100.0%]  (fallthru,can_fallthru)
Registers live at start: 1 [dx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]
Registers live at end: 1 [dx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]
Invalid sum of incoming frequencies 1450, should be 1000

Basic block 10 prev 9, next 11, loop_depth 0, count 0, freq 1000, maybe hot.
Predecessors:  9 [100.0%]  (fallthru,can_fallthru) 6 [33.3%]  (can_fallthru)
Successors:  11 [100.0%]  (fallthru,can_fallthru)
Registers live at start: 1 [dx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]
Registers live at end: 1 [dx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]
Invalid sum of incoming frequencies 1150, should be 1000

Basic block 11 prev 10, next 12, loop_depth 0, count 0, freq 1000, maybe hot.
Predecessors:  10 [100.0%]  (fallthru,can_fallthru) 5 [25.0%]  (can_fallthru)
Successors:  12 [100.0%]  (fallthru,can_fallthru)
Registers live at start: 1 [dx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]
Registers live at end: 1 [dx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]
Invalid sum of incoming frequencies 1150, should be 1000

Basic block 12 prev 11, next 13, loop_depth 0, count 0, freq 1000, maybe hot.
Predecessors:  11 [100.0%]  (fallthru,can_fallthru) 4 [20.0%]  (can_fallthru)
Successors:  13 [100.0%]  (fallthru,can_fallthru)
Registers live at start: 1 [dx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]
Registers live at end: 1 [dx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]
Invalid sum of incoming frequencies 1135, should be 1000

Basic block 13 prev 12, next 14, loop_depth 0, count 0, freq 1000, maybe hot.
Predecessors:  12 [100.0%]  (fallthru,can_fallthru) 3 [16.7%]  (can_fallthru)
Successors:  14 [90.0%]  (fallthru,can_fallthru) 16 [10.0%]  (can_fallthru,loop_exit)
Registers live at start: 1 [dx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]
Registers live at end: 1 [dx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]
Invalid sum of incoming frequencies 1120, should be 1000

Basic block 14 prev 13, next 15, loop_depth 1, count 0, freq 1233, maybe hot.
Predecessors:  15 [90.0%]  (dfs_back,can_fallthru) 13 [90.0%]  (fallthru,can_fallthru)
Successors:  15 [100.0%]  (fallthru,can_fallthru)
Registers live at start: 1 [dx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]
Registers live at end: 1 [dx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]

Basic block 15 prev 14, next 16, loop_depth 1, count 0, freq 370, maybe hot.
Predecessors:  2 [14.3%]  (can_fallthru) 14 [100.0%]  (fallthru,can_fallthru) 1 [12.5%]  (can_fallthru)
Successors:  14 [90.0%]  (dfs_back,can_fallthru) 16 [10.0%]  (fallthru,can_fallthru,loop_exit)
Registers live at start: 1 [dx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]
Registers live at end: 1 [dx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]
Invalid sum of incoming frequencies 1501, should be 370

Basic block 16 prev 15, next -2, loop_depth 0, count 0, freq 1111, maybe hot.
Predecessors:  0 [10.0%]  (can_fallthru) 15 [10.0%]  (fallthru,can_fallthru,loop_exit) 13 [10.0%]  (can_fallthru,loop_exit)
Successors:  EXIT [100.0%] 
Registers live at start: 7 [sp] 22 [xmm1]
Registers live at end: 7 [sp] 21 [xmm0]
Invalid sum of incoming frequencies 248, should be 1111

(note:HI 1 0 411 ("./CStatUtilities.c") 65)

(note 411 1 412 0 ( n (expr_list:REG_DEP_TRUE (reg:SI 4 si [ n ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 412 411 10 0 ( x (expr_list:REG_DEP_TRUE (reg:DI 5 di [ x ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 0, registers live: 4 [si] 5 [di] 7 [sp]
(note:HI 10 412 396 0 [bb 0] NOTE_INSN_BASIC_BLOCK)

(note 396 10 8 0 NOTE_INSN_PROLOGUE_END)

(note:HI 8 396 12 0 NOTE_INSN_FUNCTION_BEG)

(note:HI 12 8 14 0 NOTE_INSN_DELETED)

(note:HI 14 12 15 0 ("./CStatUtilities.c") 69)

(insn:TI 15 14 409 0 ./CStatUtilities.c:69 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 4 si [orig:67 n ] [67])
            (const_int 0 [0x0]))) 3 {*cmpsi_ccno_1} (nil)
    (nil))

(note 409 15 13 0 ("./CStatUtilities.c") 66)

(insn 13 409 413 0 ./CStatUtilities.c:66 (set (reg/v:DF 22 xmm1 [orig:64 minEl ] [64])
        (mem:DF (reg/v/f:DI 5 di [orig:66 x ] [66]) [6 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(note 413 13 410 0 ( minEl (expr_list:REG_DEP_TRUE (reg/v:DF 22 xmm1 [orig:64 minEl ] [64])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 410 413 16 0 ("./CStatUtilities.c") 69)

(jump_insn:TI 16 410 45 0 ./CStatUtilities.c:69 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 39)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 13 (insn_list:REG_DEP_TRUE 15 (nil)))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 1000 [0x3e8])
            (nil))))
;; End of basic block 0, registers live:
 4 [si] 5 [di] 7 [sp] 22 [xmm1]

;; Start of basic block 1, registers live: 4 [si] 5 [di] 7 [sp] 22 [xmm1]
(note:HI 45 16 70 1 [bb 1] NOTE_INSN_BASIC_BLOCK)

(note:HI 70 45 72 1 NOTE_INSN_DELETED)

(note:HI 72 70 394 1 NOTE_INSN_DELETED)

(insn:TI 394 72 400 1 (set (reg:SI 0 ax [69])
        (subreg:SI (plus:DI (reg:DI 4 si [orig:67 n ] [67])
                (const_int -1 [0xffffffffffffffff])) 0)) 194 {*lea_1_rex64} (nil)
    (nil))

(insn 400 394 414 1 ./CStatUtilities.c:69 (parallel [
            (set (reg:DI 1 dx [orig:104 i ] [104])
                (const_int 0 [0x0]))
            (clobber (reg:CC 17 flags))
        ]) 78 {*movdi_xor_rex64} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(note 414 400 226 1 ( i (expr_list:REG_DEP_TRUE (reg:DI 1 dx [orig:104 i ] [104])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn:TI 226 414 227 1 (parallel [
            (set (reg:CCZ 17 flags)
                (compare:CCZ (and:SI (reg:SI 0 ax [69])
                        (const_int 7 [0x7]))
                    (const_int 0 [0x0])))
            (set (reg:SI 0 ax [71])
                (and:SI (reg:SI 0 ax [69])
                    (const_int 7 [0x7])))
        ]) 301 {*andsi_2} (insn_list:REG_DEP_OUTPUT 400 (insn_list:REG_DEP_TRUE 394 (nil)))
    (nil))

(jump_insn:TI 227 226 79 1 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 33)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 400 (insn_list:REG_DEP_ANTI 394 (insn_list:REG_DEP_TRUE 226 (nil))))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 1250 [0x4e2])
            (nil))))
;; End of basic block 1, registers live:
 0 [ax] 1 [dx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]

;; Start of basic block 2, registers live: 0 [ax] 1 [dx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]
(note:HI 79 227 85 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note:HI 85 79 83 2 NOTE_INSN_DELETED)

(insn:TI 83 85 415 2 ./CStatUtilities.c:70 (set (reg/v:DF 21 xmm0 [orig:110 minEl.106 ] [110])
        (mem:DF (plus:DI (reg/f:DI 5 di [orig:62 ivtmp.105 ] [62])
                (const_int 8 [0x8])) [6 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(note 415 83 416 2 ( x (nil)) NOTE_INSN_VAR_LOCATION)

(note 416 415 76 2 ( minEl.106 (expr_list:REG_DEP_TRUE (reg/v:DF 21 xmm0 [orig:110 minEl.106 ] [110])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn 76 416 86 2 ./CStatUtilities.c:69 (parallel [
            (set (reg/v:SI 1 dx [orig:104 i ] [104])
                (plus:SI (reg/v:SI 1 dx [orig:104 i ] [104])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 86 76 221 2 ./CStatUtilities.c:70 (parallel [
            (set (reg/f:DI 5 di [orig:62 ivtmp.105 ] [62])
                (plus:DI (reg/f:DI 5 di [orig:62 ivtmp.105 ] [62])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (insn_list:REG_DEP_ANTI 83 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 221 86 87 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [71])
            (const_int 1 [0x1]))) 5 {*cmpsi_1_insn} (insn_list:REG_DEP_OUTPUT 76 (insn_list:REG_DEP_OUTPUT 86 (nil)))
    (nil))

(insn:TI 87 221 387 2 ./CStatUtilities.c:70 (set (reg/v:DF 21 xmm0 [orig:110 minEl.106 ] [110])
        (unspec:DF [
                (reg/v:DF 21 xmm0 [orig:110 minEl.106 ] [110])
                (reg/v:DF 22 xmm1 [orig:64 minEl ] [64])
            ] 51)) 759 {*ieee_smindf3} (insn_list:REG_DEP_TRUE 83 (nil))
    (expr_list:REG_DEAD (reg/v:DF 22 xmm1 [orig:64 minEl ] [64])
        (nil)))

(insn:TI 387 87 222 2 ./CStatUtilities.c:70 (set (reg/v:DF 22 xmm1 [orig:64 minEl ] [64])
        (reg/v:DF 21 xmm0 [orig:110 minEl.106 ] [110])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 87 (nil))
    (nil))

(jump_insn 222 387 201 2 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 33)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 76 (insn_list:REG_DEP_ANTI 83 (insn_list:REG_DEP_ANTI 86 (insn_list:REG_DEP_ANTI 87 (insn_list:REG_DEP_ANTI 387 (insn_list:REG_DEP_TRUE 221 (nil)))))))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 1428 [0x594])
            (nil))))
;; End of basic block 2, registers live:
 0 [ax] 1 [dx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 22 [xmm1]

;; Start of basic block 3, registers live: 0 [ax] 1 [dx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 22 [xmm1]
(note:HI 201 222 199 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn:TI 199 201 200 3 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [71])
            (const_int 2 [0x2]))) 5 {*cmpsi_1_insn} (nil)
    (nil))

(jump_insn:TI 200 199 179 3 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 380)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 199 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 1666 [0x682])
            (nil))))
;; End of basic block 3, registers live:
 0 [ax] 1 [dx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 22 [xmm1]

;; Start of basic block 4, registers live: 0 [ax] 1 [dx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 22 [xmm1]
(note:HI 179 200 177 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn:TI 177 179 178 4 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [71])
            (const_int 3 [0x3]))) 5 {*cmpsi_1_insn} (nil)
    (nil))

(jump_insn:TI 178 177 157 4 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 381)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 177 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 2000 [0x7d0])
            (nil))))
;; End of basic block 4, registers live:
 0 [ax] 1 [dx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 22 [xmm1]

;; Start of basic block 5, registers live: 0 [ax] 1 [dx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 22 [xmm1]
(note:HI 157 178 155 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn:TI 155 157 156 5 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [71])
            (const_int 4 [0x4]))) 5 {*cmpsi_1_insn} (nil)
    (nil))

(jump_insn:TI 156 155 135 5 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 382)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 155 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 2500 [0x9c4])
            (nil))))
;; End of basic block 5, registers live:
 0 [ax] 1 [dx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 22 [xmm1]

;; Start of basic block 6, registers live: 0 [ax] 1 [dx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 22 [xmm1]
(note:HI 135 156 133 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn:TI 133 135 134 6 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [71])
            (const_int 5 [0x5]))) 5 {*cmpsi_1_insn} (nil)
    (nil))

(jump_insn:TI 134 133 113 6 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 383)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 133 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 3333 [0xd05])
            (nil))))
;; End of basic block 6, registers live:
 0 [ax] 1 [dx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 22 [xmm1]

;; Start of basic block 7, registers live: 0 [ax] 1 [dx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 22 [xmm1]
(note:HI 113 134 111 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn:TI 111 113 112 7 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [71])
            (const_int 6 [0x6]))) 5 {*cmpsi_1_insn} (nil)
    (expr_list:REG_DEAD (reg:SI 0 ax [71])
        (nil)))

(jump_insn:TI 112 111 97 7 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 384)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 111 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 7, registers live:
 1 [dx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 22 [xmm1]

;; Start of basic block 8, registers live: 1 [dx] 4 [si] 5 [di] 7 [sp] 21 [xmm0]
(note:HI 97 112 103 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(note:HI 103 97 101 8 NOTE_INSN_DELETED)

(insn:TI 101 103 94 8 ./CStatUtilities.c:70 (set (reg:DF 23 xmm2 [orig:112 minEl.106 ] [112])
        (mem:DF (plus:DI (reg/f:DI 5 di [orig:62 ivtmp.105 ] [62])
                (const_int 8 [0x8])) [6 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn 94 101 104 8 ./CStatUtilities.c:69 (parallel [
            (set (reg/v:SI 1 dx [orig:104 i ] [104])
                (plus:SI (reg/v:SI 1 dx [orig:104 i ] [104])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 104 94 105 8 ./CStatUtilities.c:70 (parallel [
            (set (reg/f:DI 5 di [orig:62 ivtmp.105 ] [62])
                (plus:DI (reg/f:DI 5 di [orig:62 ivtmp.105 ] [62])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (insn_list:REG_DEP_ANTI 101 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 105 104 388 8 ./CStatUtilities.c:70 (set (reg:DF 23 xmm2 [orig:112 minEl.106 ] [112])
        (unspec:DF [
                (reg:DF 23 xmm2 [orig:112 minEl.106 ] [112])
                (reg:DF 21 xmm0 [orig:64 minEl ] [64])
            ] 51)) 759 {*ieee_smindf3} (insn_list:REG_DEP_TRUE 101 (nil))
    (expr_list:REG_DEAD (reg:DF 21 xmm0 [orig:64 minEl ] [64])
        (nil)))

(insn:TI 388 105 384 8 ./CStatUtilities.c:70 (set (reg/v:DF 22 xmm1 [orig:64 minEl ] [64])
        (reg:DF 23 xmm2 [orig:112 minEl.106 ] [112])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 105 (nil))
    (expr_list:REG_DEAD (reg:DF 23 xmm2 [orig:112 minEl.106 ] [112])
        (nil)))
;; End of basic block 8, registers live:
 1 [dx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]

;; Start of basic block 9, registers live: 1 [dx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]
(code_label:HI 384 388 119 9 59 "" [1 uses])

(note:HI 119 384 125 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(note:HI 125 119 123 9 NOTE_INSN_DELETED)

(insn:TI 123 125 116 9 ./CStatUtilities.c:70 (set (reg:DF 24 xmm3 [orig:114 minEl.106 ] [114])
        (mem:DF (plus:DI (reg/f:DI 5 di [orig:62 ivtmp.105 ] [62])
                (const_int 8 [0x8])) [6 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn 116 123 126 9 ./CStatUtilities.c:69 (parallel [
            (set (reg/v:SI 1 dx [orig:104 i ] [104])
                (plus:SI (reg/v:SI 1 dx [orig:104 i ] [104])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 126 116 127 9 ./CStatUtilities.c:70 (parallel [
            (set (reg/f:DI 5 di [orig:62 ivtmp.105 ] [62])
                (plus:DI (reg/f:DI 5 di [orig:62 ivtmp.105 ] [62])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (insn_list:REG_DEP_ANTI 123 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 127 126 389 9 ./CStatUtilities.c:70 (set (reg:DF 24 xmm3 [orig:114 minEl.106 ] [114])
        (unspec:DF [
                (reg:DF 24 xmm3 [orig:114 minEl.106 ] [114])
                (reg/v:DF 22 xmm1 [orig:64 minEl ] [64])
            ] 51)) 759 {*ieee_smindf3} (insn_list:REG_DEP_TRUE 123 (nil))
    (expr_list:REG_DEAD (reg/v:DF 22 xmm1 [orig:64 minEl ] [64])
        (nil)))

(insn:TI 389 127 383 9 ./CStatUtilities.c:70 (set (reg/v:DF 22 xmm1 [orig:64 minEl ] [64])
        (reg:DF 24 xmm3 [orig:114 minEl.106 ] [114])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 127 (nil))
    (expr_list:REG_DEAD (reg:DF 24 xmm3 [orig:114 minEl.106 ] [114])
        (nil)))
;; End of basic block 9, registers live:
 1 [dx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]

;; Start of basic block 10, registers live: 1 [dx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]
(code_label:HI 383 389 141 10 58 "" [1 uses])

(note:HI 141 383 147 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(note:HI 147 141 145 10 NOTE_INSN_DELETED)

(insn:TI 145 147 138 10 ./CStatUtilities.c:70 (set (reg:DF 25 xmm4 [orig:116 minEl.106 ] [116])
        (mem:DF (plus:DI (reg/f:DI 5 di [orig:62 ivtmp.105 ] [62])
                (const_int 8 [0x8])) [6 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn 138 145 148 10 ./CStatUtilities.c:69 (parallel [
            (set (reg/v:SI 1 dx [orig:104 i ] [104])
                (plus:SI (reg/v:SI 1 dx [orig:104 i ] [104])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 148 138 149 10 ./CStatUtilities.c:70 (parallel [
            (set (reg/f:DI 5 di [orig:62 ivtmp.105 ] [62])
                (plus:DI (reg/f:DI 5 di [orig:62 ivtmp.105 ] [62])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (insn_list:REG_DEP_ANTI 145 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 149 148 390 10 ./CStatUtilities.c:70 (set (reg:DF 25 xmm4 [orig:116 minEl.106 ] [116])
        (unspec:DF [
                (reg:DF 25 xmm4 [orig:116 minEl.106 ] [116])
                (reg/v:DF 22 xmm1 [orig:64 minEl ] [64])
            ] 51)) 759 {*ieee_smindf3} (insn_list:REG_DEP_TRUE 145 (nil))
    (expr_list:REG_DEAD (reg/v:DF 22 xmm1 [orig:64 minEl ] [64])
        (nil)))

(insn:TI 390 149 382 10 ./CStatUtilities.c:70 (set (reg/v:DF 22 xmm1 [orig:64 minEl ] [64])
        (reg:DF 25 xmm4 [orig:116 minEl.106 ] [116])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 149 (nil))
    (expr_list:REG_DEAD (reg:DF 25 xmm4 [orig:116 minEl.106 ] [116])
        (nil)))
;; End of basic block 10, registers live:
 1 [dx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]

;; Start of basic block 11, registers live: 1 [dx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]
(code_label:HI 382 390 163 11 57 "" [1 uses])

(note:HI 163 382 169 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(note:HI 169 163 167 11 NOTE_INSN_DELETED)

(insn:TI 167 169 160 11 ./CStatUtilities.c:70 (set (reg:DF 26 xmm5 [orig:118 minEl.106 ] [118])
        (mem:DF (plus:DI (reg/f:DI 5 di [orig:62 ivtmp.105 ] [62])
                (const_int 8 [0x8])) [6 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn 160 167 170 11 ./CStatUtilities.c:69 (parallel [
            (set (reg/v:SI 1 dx [orig:104 i ] [104])
                (plus:SI (reg/v:SI 1 dx [orig:104 i ] [104])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 170 160 171 11 ./CStatUtilities.c:70 (parallel [
            (set (reg/f:DI 5 di [orig:62 ivtmp.105 ] [62])
                (plus:DI (reg/f:DI 5 di [orig:62 ivtmp.105 ] [62])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (insn_list:REG_DEP_ANTI 167 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 171 170 391 11 ./CStatUtilities.c:70 (set (reg:DF 26 xmm5 [orig:118 minEl.106 ] [118])
        (unspec:DF [
                (reg:DF 26 xmm5 [orig:118 minEl.106 ] [118])
                (reg/v:DF 22 xmm1 [orig:64 minEl ] [64])
            ] 51)) 759 {*ieee_smindf3} (insn_list:REG_DEP_TRUE 167 (nil))
    (expr_list:REG_DEAD (reg/v:DF 22 xmm1 [orig:64 minEl ] [64])
        (nil)))

(insn:TI 391 171 381 11 ./CStatUtilities.c:70 (set (reg/v:DF 22 xmm1 [orig:64 minEl ] [64])
        (reg:DF 26 xmm5 [orig:118 minEl.106 ] [118])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 171 (nil))
    (expr_list:REG_DEAD (reg:DF 26 xmm5 [orig:118 minEl.106 ] [118])
        (nil)))
;; End of basic block 11, registers live:
 1 [dx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]

;; Start of basic block 12, registers live: 1 [dx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]
(code_label:HI 381 391 185 12 56 "" [1 uses])

(note:HI 185 381 191 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(note:HI 191 185 189 12 NOTE_INSN_DELETED)

(insn:TI 189 191 182 12 ./CStatUtilities.c:70 (set (reg:DF 27 xmm6 [orig:120 minEl.106 ] [120])
        (mem:DF (plus:DI (reg/f:DI 5 di [orig:62 ivtmp.105 ] [62])
                (const_int 8 [0x8])) [6 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn 182 189 192 12 ./CStatUtilities.c:69 (parallel [
            (set (reg/v:SI 1 dx [orig:104 i ] [104])
                (plus:SI (reg/v:SI 1 dx [orig:104 i ] [104])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 192 182 193 12 ./CStatUtilities.c:70 (parallel [
            (set (reg/f:DI 5 di [orig:62 ivtmp.105 ] [62])
                (plus:DI (reg/f:DI 5 di [orig:62 ivtmp.105 ] [62])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (insn_list:REG_DEP_ANTI 189 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 193 192 392 12 ./CStatUtilities.c:70 (set (reg:DF 27 xmm6 [orig:120 minEl.106 ] [120])
        (unspec:DF [
                (reg:DF 27 xmm6 [orig:120 minEl.106 ] [120])
                (reg/v:DF 22 xmm1 [orig:64 minEl ] [64])
            ] 51)) 759 {*ieee_smindf3} (insn_list:REG_DEP_TRUE 189 (nil))
    (expr_list:REG_DEAD (reg/v:DF 22 xmm1 [orig:64 minEl ] [64])
        (nil)))

(insn:TI 392 193 380 12 ./CStatUtilities.c:70 (set (reg/v:DF 22 xmm1 [orig:64 minEl ] [64])
        (reg:DF 27 xmm6 [orig:120 minEl.106 ] [120])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 193 (nil))
    (expr_list:REG_DEAD (reg:DF 27 xmm6 [orig:120 minEl.106 ] [120])
        (nil)))
;; End of basic block 12, registers live:
 1 [dx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]

;; Start of basic block 13, registers live: 1 [dx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]
(code_label:HI 380 392 207 13 55 "" [1 uses])

(note:HI 207 380 213 13 [bb 13] NOTE_INSN_BASIC_BLOCK)

(note:HI 213 207 211 13 NOTE_INSN_DELETED)

(insn:TI 211 213 204 13 ./CStatUtilities.c:70 (set (reg:DF 28 xmm7 [orig:122 minEl.106 ] [122])
        (mem:DF (plus:DI (reg/f:DI 5 di [orig:62 ivtmp.105 ] [62])
                (const_int 8 [0x8])) [6 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn 204 211 403 13 ./CStatUtilities.c:69 (parallel [
            (set (reg/v:SI 1 dx [orig:104 i ] [104])
                (plus:SI (reg/v:SI 1 dx [orig:104 i ] [104])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 403 204 214 13 ./CStatUtilities.c:69 (set (reg:SI 0 ax [72])
        (subreg:SI (plus:DI (reg:DI 1 dx [orig:104 i ] [104])
                (const_int 1 [0x1])) 0)) 194 {*lea_1_rex64} (insn_list:REG_DEP_TRUE 204 (nil))
    (nil))

(insn 214 403 215 13 ./CStatUtilities.c:70 (parallel [
            (set (reg/f:DI 5 di [orig:62 ivtmp.105 ] [62])
                (plus:DI (reg/f:DI 5 di [orig:62 ivtmp.105 ] [62])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (insn_list:REG_DEP_ANTI 211 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 215 214 404 13 ./CStatUtilities.c:70 (set (reg:DF 28 xmm7 [orig:122 minEl.106 ] [122])
        (unspec:DF [
                (reg:DF 28 xmm7 [orig:122 minEl.106 ] [122])
                (reg/v:DF 22 xmm1 [orig:64 minEl ] [64])
            ] 51)) 759 {*ieee_smindf3} (insn_list:REG_DEP_TRUE 211 (nil))
    (expr_list:REG_DEAD (reg/v:DF 22 xmm1 [orig:64 minEl ] [64])
        (nil)))

(insn:TI 404 215 393 13 ./CStatUtilities.c:69 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [72])
            (reg/v:SI 4 si [orig:67 n ] [67]))) 5 {*cmpsi_1_insn} (insn_list:REG_DEP_OUTPUT 204 (insn_list:REG_DEP_OUTPUT 214 (insn_list:REG_DEP_TRUE 403 (nil))))
    (expr_list:REG_DEAD (reg:SI 0 ax [72])
        (nil)))

(insn:TI 393 404 405 13 ./CStatUtilities.c:70 (set (reg/v:DF 22 xmm1 [orig:64 minEl ] [64])
        (reg:DF 28 xmm7 [orig:122 minEl.106 ] [122])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 215 (nil))
    (expr_list:REG_DEAD (reg:DF 28 xmm7 [orig:122 minEl.106 ] [122])
        (nil)))

(jump_insn 405 393 417 13 ./CStatUtilities.c:69 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 39)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 204 (insn_list:REG_DEP_ANTI 211 (insn_list:REG_DEP_ANTI 214 (insn_list:REG_DEP_ANTI 215 (insn_list:REG_DEP_ANTI 393 (insn_list:REG_DEP_ANTI 403 (insn_list:REG_DEP_TRUE 404 (nil))))))))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 1000 [0x3e8])
            (nil))))
;; End of basic block 13, registers live:
 1 [dx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]

(note 417 405 418 14 ( x (expr_list:REG_DEP_TRUE (reg:DI 5 di [ x ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 418 417 20 14 ( minEl.106 (expr_list:REG_DEP_TRUE (reg/v:DF 21 xmm0 [orig:110 minEl.106 ] [110])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 14, registers live: 1 [dx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]
(code_label:HI 20 418 21 14 27 "" [1 uses])

(note:HI 21 20 349 14 [bb 14] NOTE_INSN_BASIC_BLOCK)

(note:HI 349 21 241 14 NOTE_INSN_DELETED)

(note:HI 241 349 258 14 NOTE_INSN_DELETED)

(note:HI 258 241 275 14 NOTE_INSN_DELETED)

(note:HI 275 258 292 14 NOTE_INSN_DELETED)

(note:HI 292 275 309 14 NOTE_INSN_DELETED)

(note:HI 309 292 326 14 NOTE_INSN_DELETED)

(note:HI 326 309 342 14 NOTE_INSN_DELETED)

(note:HI 342 326 23 14 NOTE_INSN_DELETED)

(insn:TI 23 342 419 14 ./CStatUtilities.c:70 (set (reg:DF 50 xmm13 [orig:61 minEl.106 ] [61])
        (mem:DF (plus:DI (reg/f:DI 5 di [orig:62 ivtmp.105 ] [62])
                (const_int 8 [0x8])) [6 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(note 419 23 333 14 ( x (nil)) NOTE_INSN_VAR_LOCATION)

(insn 333 419 238 14 ./CStatUtilities.c:69 (parallel [
            (set (reg/v:SI 1 dx [orig:104 i ] [104])
                (plus:SI (reg/v:SI 1 dx [orig:104 i ] [104])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 238 333 68 14 ./CStatUtilities.c:70 (set (reg:DF 49 xmm12 [orig:76 minEl.106 ] [76])
        (mem:DF (plus:DI (reg/f:DI 5 di [orig:62 ivtmp.105 ] [62])
                (const_int 16 [0x10])) [6 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn:TI 68 238 255 14 ./CStatUtilities.c:70 (set (reg:DF 50 xmm13 [orig:61 minEl.106 ] [61])
        (unspec:DF [
                (reg:DF 50 xmm13 [orig:61 minEl.106 ] [61])
                (reg/v:DF 22 xmm1 [orig:64 minEl ] [64])
            ] 51)) 759 {*ieee_smindf3} (insn_list:REG_DEP_TRUE 23 (nil))
    (expr_list:REG_DEAD (reg/v:DF 22 xmm1 [orig:64 minEl ] [64])
        (nil)))

(insn 255 68 272 14 ./CStatUtilities.c:70 (set (reg:DF 48 xmm11 [orig:81 minEl.106 ] [81])
        (mem:DF (plus:DI (reg/f:DI 5 di [orig:62 ivtmp.105 ] [62])
                (const_int 24 [0x18])) [6 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn:TI 272 255 289 14 ./CStatUtilities.c:70 (set (reg:DF 47 xmm10 [orig:86 minEl.106 ] [86])
        (mem:DF (plus:DI (reg/f:DI 5 di [orig:62 ivtmp.105 ] [62])
                (const_int 32 [0x20])) [6 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn:TI 289 272 306 14 ./CStatUtilities.c:70 (set (reg:DF 46 xmm9 [orig:91 minEl.106 ] [91])
        (mem:DF (plus:DI (reg/f:DI 5 di [orig:62 ivtmp.105 ] [62])
                (const_int 40 [0x28])) [6 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn:TI 306 289 420 14 ./CStatUtilities.c:70 (set (reg/v:DF 22 xmm1 [orig:96 minEl.106 ] [96])
        (mem:DF (plus:DI (reg/f:DI 5 di [orig:62 ivtmp.105 ] [62])
                (const_int 48 [0x30])) [6 S8 A64])) 94 {*movdf_integer} (insn_list:REG_DEP_ANTI 68 (nil))
    (nil))

(note 420 306 240 14 ( minEl (expr_list:REG_DEP_TRUE (reg:DF 21 xmm0 [orig:64 minEl ] [64])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn:TI 240 420 323 14 ./CStatUtilities.c:70 (set (reg:DF 49 xmm12 [orig:76 minEl.106 ] [76])
        (unspec:DF [
                (reg:DF 49 xmm12 [orig:76 minEl.106 ] [76])
                (reg:DF 50 xmm13 [orig:61 minEl.106 ] [61])
            ] 51)) 759 {*ieee_smindf3} (insn_list:REG_DEP_TRUE 68 (insn_list:REG_DEP_TRUE 238 (nil)))
    (expr_list:REG_DEAD (reg:DF 50 xmm13 [orig:61 minEl.106 ] [61])
        (nil)))

(insn 323 240 257 14 ./CStatUtilities.c:70 (set (reg:DF 45 xmm8 [orig:101 minEl.106 ] [101])
        (mem:DF (plus:DI (reg/f:DI 5 di [orig:62 ivtmp.105 ] [62])
                (const_int 56 [0x38])) [6 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn:TI 257 323 274 14 ./CStatUtilities.c:70 (set (reg:DF 48 xmm11 [orig:81 minEl.106 ] [81])
        (unspec:DF [
                (reg:DF 48 xmm11 [orig:81 minEl.106 ] [81])
                (reg:DF 49 xmm12 [orig:76 minEl.106 ] [76])
            ] 51)) 759 {*ieee_smindf3} (insn_list:REG_DEP_TRUE 240 (insn_list:REG_DEP_TRUE 255 (nil)))
    (expr_list:REG_DEAD (reg:DF 49 xmm12 [orig:76 minEl.106 ] [76])
        (nil)))

(insn:TI 274 257 291 14 ./CStatUtilities.c:70 (set (reg:DF 47 xmm10 [orig:86 minEl.106 ] [86])
        (unspec:DF [
                (reg:DF 47 xmm10 [orig:86 minEl.106 ] [86])
                (reg:DF 48 xmm11 [orig:81 minEl.106 ] [81])
            ] 51)) 759 {*ieee_smindf3} (insn_list:REG_DEP_TRUE 257 (insn_list:REG_DEP_TRUE 272 (nil)))
    (expr_list:REG_DEAD (reg:DF 48 xmm11 [orig:81 minEl.106 ] [81])
        (nil)))

(insn:TI 291 274 308 14 ./CStatUtilities.c:70 (set (reg:DF 46 xmm9 [orig:91 minEl.106 ] [91])
        (unspec:DF [
                (reg:DF 46 xmm9 [orig:91 minEl.106 ] [91])
                (reg:DF 47 xmm10 [orig:86 minEl.106 ] [86])
            ] 51)) 759 {*ieee_smindf3} (insn_list:REG_DEP_TRUE 274 (insn_list:REG_DEP_TRUE 289 (nil)))
    (expr_list:REG_DEAD (reg:DF 47 xmm10 [orig:86 minEl.106 ] [86])
        (nil)))

(insn:TI 308 291 325 14 ./CStatUtilities.c:70 (set (reg/v:DF 22 xmm1 [orig:96 minEl.106 ] [96])
        (unspec:DF [
                (reg/v:DF 22 xmm1 [orig:96 minEl.106 ] [96])
                (reg:DF 46 xmm9 [orig:91 minEl.106 ] [91])
            ] 51)) 759 {*ieee_smindf3} (insn_list:REG_DEP_TRUE 291 (insn_list:REG_DEP_TRUE 306 (nil)))
    (expr_list:REG_DEAD (reg:DF 46 xmm9 [orig:91 minEl.106 ] [91])
        (nil)))

(insn:TI 325 308 340 14 ./CStatUtilities.c:70 (set (reg:DF 45 xmm8 [orig:101 minEl.106 ] [101])
        (unspec:DF [
                (reg:DF 45 xmm8 [orig:101 minEl.106 ] [101])
                (reg/v:DF 22 xmm1 [orig:96 minEl.106 ] [96])
            ] 51)) 759 {*ieee_smindf3} (insn_list:REG_DEP_TRUE 323 (insn_list:REG_DEP_TRUE 308 (nil)))
    (expr_list:REG_DEAD (reg/v:DF 22 xmm1 [orig:96 minEl.106 ] [96])
        (nil)))

(insn 340 325 343 14 ./CStatUtilities.c:70 (set (reg/v:DF 22 xmm1 [orig:64 minEl ] [64])
        (mem:DF (plus:DI (reg/f:DI 5 di [orig:62 ivtmp.105 ] [62])
                (const_int 64 [0x40])) [6 S8 A64])) 94 {*movdf_integer} (insn_list:REG_DEP_ANTI 325 (insn_list:REG_DEP_OUTPUT 308 (nil)))
    (nil))

(insn:TI 343 340 344 14 ./CStatUtilities.c:70 (parallel [
            (set (reg/f:DI 5 di [orig:62 ivtmp.105 ] [62])
                (plus:DI (reg/f:DI 5 di [orig:62 ivtmp.105 ] [62])
                    (const_int 64 [0x40])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (insn_list:REG_DEP_ANTI 23 (insn_list:REG_DEP_ANTI 238 (insn_list:REG_DEP_ANTI 255 (insn_list:REG_DEP_ANTI 272 (insn_list:REG_DEP_ANTI 289 (insn_list:REG_DEP_ANTI 306 (insn_list:REG_DEP_ANTI 323 (insn_list:REG_DEP_ANTI 340 (nil)))))))))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 344 343 66 14 ./CStatUtilities.c:70 (set (reg/v:DF 22 xmm1 [orig:64 minEl ] [64])
        (unspec:DF [
                (reg/v:DF 22 xmm1 [orig:64 minEl ] [64])
                (reg:DF 45 xmm8 [orig:101 minEl.106 ] [101])
            ] 51)) 759 {*ieee_smindf3} (insn_list:REG_DEP_TRUE 325 (insn_list:REG_DEP_TRUE 340 (nil)))
    (expr_list:REG_DEAD (reg:DF 45 xmm8 [orig:101 minEl.106 ] [101])
        (nil)))
;; End of basic block 14, registers live:
 1 [dx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]

(note:HI 66 344 421 NOTE_INSN_LOOP_BEG)

(note 421 66 422 15 ( minEl (expr_list:REG_DEP_TRUE (reg/v:DF 22 xmm1 [orig:64 minEl ] [64])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 422 421 33 15 ( x (expr_list:REG_DEP_TRUE (reg:DI 5 di [ x ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 15, registers live: 1 [dx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]
(code_label:HI 33 422 34 15 30 "" [2 uses])

(note:HI 34 33 35 15 [bb 15] NOTE_INSN_BASIC_BLOCK)

(note:HI 35 34 395 15 NOTE_INSN_DELETED)

(insn:TI 395 35 37 15 ./CStatUtilities.c:69 (set (reg:SI 0 ax [72])
        (subreg:SI (plus:DI (reg:DI 1 dx [orig:104 i ] [104])
                (const_int 1 [0x1])) 0)) 194 {*lea_1_rex64} (nil)
    (nil))

(insn:TI 37 395 38 15 ./CStatUtilities.c:69 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [72])
            (reg/v:SI 4 si [orig:67 n ] [67]))) 5 {*cmpsi_1_insn} (insn_list:REG_DEP_TRUE 395 (nil))
    (expr_list:REG_DEAD (reg:SI 0 ax [72])
        (nil)))

(jump_insn:TI 38 37 67 15 ./CStatUtilities.c:69 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref 20)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 395 (insn_list:REG_DEP_TRUE 37 (nil)))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 9000 [0x2328])
            (nil))))
;; End of basic block 15, registers live:
 1 [dx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]

(note:HI 67 38 50 NOTE_INSN_LOOP_END)

(note:HI 50 67 51 NOTE_INSN_FUNCTION_END)

(note:HI 51 50 39 ("./CStatUtilities.c") 74)

;; Start of basic block 16, registers live: 7 [sp] 22 [xmm1]
(code_label:HI 39 51 40 16 26 "" [2 uses])

(note:HI 40 39 53 16 [bb 16] NOTE_INSN_BASIC_BLOCK)

(insn:TI 53 40 423 16 ./CStatUtilities.c:74 (set (reg/i:DF 21 xmm0 [ <result> ])
        (reg/v:DF 22 xmm1 [orig:64 minEl ] [64])) 94 {*movdf_integer} (nil)
    (expr_list:REG_DEAD (reg/v:DF 22 xmm1 [orig:64 minEl ] [64])
        (nil)))

(note 423 53 59 16 ( minEl.106 (expr_list:REG_DEP_TRUE (reg:DF 28 xmm7 [orig:122 minEl.106 ] [122])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn 59 423 339 16 ./CStatUtilities.c:74 (use (reg/i:DF 21 xmm0 [ <result> ])) -1 (insn_list:REG_DEP_TRUE 53 (nil))
    (nil))

(note:HI 339 59 397 16 ("./CStatUtilities.c") 70)

(note 397 339 398 16 NOTE_INSN_EPILOGUE_BEG)

(jump_insn:TI 398 397 399 16 ./CStatUtilities.c:74 (return) 562 {return_internal} (insn_list:REG_DEP_TRUE 53 (insn_list:REG_DEP_ANTI 59 (nil)))
    (nil))
;; End of basic block 16, registers live:
 7 [sp] 21 [xmm0]

(barrier 399 398 386)

(note 386 399 0 NOTE_INSN_DELETED)


;; Function max (max)


Basic block 0:
IN:
Stack adjustment: 8
Reg 4: n+0
Reg 5: x+0
Variables:
  name: x
    offset 0
      (reg:DI 5 di [ x ])
  name: n
    offset 0
      (reg:SI 4 si [ n ])

OUT:
Stack adjustment: 8
Reg 4: n+0
Reg 5: x+0
Reg 22: maxEl+0
Variables:
  name: x
    offset 0
      (reg:DI 5 di [ x ])
  name: n
    offset 0
      (reg:SI 4 si [ n ])
  name: maxEl
    offset 0
      (reg/v:DF 22 xmm1 [orig:62 maxEl ] [62])


Basic block 1:
IN:
Stack adjustment: 8
Reg 4: n+0
Reg 5: x+0
Reg 22: maxEl+0
Variables:
  name: x
    offset 0
      (reg:DI 5 di [ x ])
  name: n
    offset 0
      (reg:SI 4 si [ n ])
  name: maxEl
    offset 0
      (reg/v:DF 22 xmm1 [orig:62 maxEl ] [62])

OUT:
Stack adjustment: 8
Reg 1: i+0
Reg 4: n+0
Reg 5: x+0
Reg 22: maxEl+0
Variables:
  name: i
    offset 0
      (reg:DI 1 dx [orig:102 i ] [102])
  name: x
    offset 0
      (reg:DI 5 di [ x ])
  name: n
    offset 0
      (reg:SI 4 si [ n ])
  name: maxEl
    offset 0
      (reg/v:DF 22 xmm1 [orig:62 maxEl ] [62])


Basic block 2:
IN:
Stack adjustment: 8
Reg 1: i+0
Reg 4: n+0
Reg 5: x+0
Reg 22: maxEl+0
Variables:
  name: i
    offset 0
      (reg:DI 1 dx [orig:102 i ] [102])
  name: x
    offset 0
      (reg:DI 5 di [ x ])
  name: n
    offset 0
      (reg:SI 4 si [ n ])
  name: maxEl
    offset 0
      (reg/v:DF 22 xmm1 [orig:62 maxEl ] [62])

OUT:
Stack adjustment: 8
Reg 1: i+0
Reg 4: n+0
Reg 21: maxEl.140+0
Reg 22: maxEl+0
Variables:
  name: i
    offset 0
      (reg:DI 1 dx [orig:102 i ] [102])
  name: maxEl.140
    offset 0
      (reg/v:DF 21 xmm0 [orig:108 maxEl.140 ] [108])
  name: n
    offset 0
      (reg:SI 4 si [ n ])
  name: maxEl
    offset 0
      (reg/v:DF 22 xmm1 [orig:62 maxEl ] [62])


Basic block 3:
IN:
Stack adjustment: 8
Reg 1: i+0
Reg 4: n+0
Reg 21: maxEl.140+0
Reg 22: maxEl+0
Variables:
  name: i
    offset 0
      (reg:DI 1 dx [orig:102 i ] [102])
  name: n
    offset 0
      (reg:SI 4 si [ n ])
  name: maxEl
    offset 0
      (reg/v:DF 22 xmm1 [orig:62 maxEl ] [62])
  name: maxEl.140
    offset 0
      (reg/v:DF 21 xmm0 [orig:108 maxEl.140 ] [108])

OUT:
Stack adjustment: 8
Reg 1: i+0
Reg 4: n+0
Reg 21: maxEl.140+0
Reg 22: maxEl+0
Variables:
  name: i
    offset 0
      (reg:DI 1 dx [orig:102 i ] [102])
  name: maxEl.140
    offset 0
      (reg/v:DF 21 xmm0 [orig:108 maxEl.140 ] [108])
  name: n
    offset 0
      (reg:SI 4 si [ n ])
  name: maxEl
    offset 0
      (reg/v:DF 22 xmm1 [orig:62 maxEl ] [62])


Basic block 4:
IN:
Stack adjustment: 8
Reg 1: i+0
Reg 4: n+0
Reg 21: maxEl.140+0
Reg 22: maxEl+0
Variables:
  name: i
    offset 0
      (reg:DI 1 dx [orig:102 i ] [102])
  name: n
    offset 0
      (reg:SI 4 si [ n ])
  name: maxEl
    offset 0
      (reg/v:DF 22 xmm1 [orig:62 maxEl ] [62])
  name: maxEl.140
    offset 0
      (reg/v:DF 21 xmm0 [orig:108 maxEl.140 ] [108])

OUT:
Stack adjustment: 8
Reg 1: i+0
Reg 4: n+0
Reg 21: maxEl.140+0
Reg 22: maxEl+0
Variables:
  name: i
    offset 0
      (reg:DI 1 dx [orig:102 i ] [102])
  name: maxEl.140
    offset 0
      (reg/v:DF 21 xmm0 [orig:108 maxEl.140 ] [108])
  name: n
    offset 0
      (reg:SI 4 si [ n ])
  name: maxEl
    offset 0
      (reg/v:DF 22 xmm1 [orig:62 maxEl ] [62])


Basic block 5:
IN:
Stack adjustment: 8
Reg 1: i+0
Reg 4: n+0
Reg 21: maxEl.140+0
Reg 22: maxEl+0
Variables:
  name: i
    offset 0
      (reg:DI 1 dx [orig:102 i ] [102])
  name: n
    offset 0
      (reg:SI 4 si [ n ])
  name: maxEl
    offset 0
      (reg/v:DF 22 xmm1 [orig:62 maxEl ] [62])
  name: maxEl.140
    offset 0
      (reg/v:DF 21 xmm0 [orig:108 maxEl.140 ] [108])

OUT:
Stack adjustment: 8
Reg 1: i+0
Reg 4: n+0
Reg 21: maxEl.140+0
Reg 22: maxEl+0
Variables:
  name: i
    offset 0
      (reg:DI 1 dx [orig:102 i ] [102])
  name: maxEl.140
    offset 0
      (reg/v:DF 21 xmm0 [orig:108 maxEl.140 ] [108])
  name: n
    offset 0
      (reg:SI 4 si [ n ])
  name: maxEl
    offset 0
      (reg/v:DF 22 xmm1 [orig:62 maxEl ] [62])


Basic block 6:
IN:
Stack adjustment: 8
Reg 1: i+0
Reg 4: n+0
Reg 21: maxEl.140+0
Reg 22: maxEl+0
Variables:
  name: i
    offset 0
      (reg:DI 1 dx [orig:102 i ] [102])
  name: n
    offset 0
      (reg:SI 4 si [ n ])
  name: maxEl
    offset 0
      (reg/v:DF 22 xmm1 [orig:62 maxEl ] [62])
  name: maxEl.140
    offset 0
      (reg/v:DF 21 xmm0 [orig:108 maxEl.140 ] [108])

OUT:
Stack adjustment: 8
Reg 1: i+0
Reg 4: n+0
Reg 21: maxEl.140+0
Reg 22: maxEl+0
Variables:
  name: i
    offset 0
      (reg:DI 1 dx [orig:102 i ] [102])
  name: maxEl.140
    offset 0
      (reg/v:DF 21 xmm0 [orig:108 maxEl.140 ] [108])
  name: n
    offset 0
      (reg:SI 4 si [ n ])
  name: maxEl
    offset 0
      (reg/v:DF 22 xmm1 [orig:62 maxEl ] [62])


Basic block 7:
IN:
Stack adjustment: 8
Reg 1: i+0
Reg 4: n+0
Reg 21: maxEl.140+0
Reg 22: maxEl+0
Variables:
  name: i
    offset 0
      (reg:DI 1 dx [orig:102 i ] [102])
  name: n
    offset 0
      (reg:SI 4 si [ n ])
  name: maxEl
    offset 0
      (reg/v:DF 22 xmm1 [orig:62 maxEl ] [62])
  name: maxEl.140
    offset 0
      (reg/v:DF 21 xmm0 [orig:108 maxEl.140 ] [108])

OUT:
Stack adjustment: 8
Reg 1: i+0
Reg 4: n+0
Reg 21: maxEl.140+0
Reg 22: maxEl+0
Variables:
  name: i
    offset 0
      (reg:DI 1 dx [orig:102 i ] [102])
  name: maxEl.140
    offset 0
      (reg/v:DF 21 xmm0 [orig:108 maxEl.140 ] [108])
  name: n
    offset 0
      (reg:SI 4 si [ n ])
  name: maxEl
    offset 0
      (reg/v:DF 22 xmm1 [orig:62 maxEl ] [62])


Basic block 8:
IN:
Stack adjustment: 8
Reg 1: i+0
Reg 4: n+0
Reg 21: maxEl.140+0
Reg 22: maxEl+0
Variables:
  name: i
    offset 0
      (reg:DI 1 dx [orig:102 i ] [102])
  name: n
    offset 0
      (reg:SI 4 si [ n ])
  name: maxEl
    offset 0
      (reg/v:DF 22 xmm1 [orig:62 maxEl ] [62])
  name: maxEl.140
    offset 0
      (reg/v:DF 21 xmm0 [orig:108 maxEl.140 ] [108])

OUT:
Stack adjustment: 8
Reg 1: i+0
Reg 4: n+0
Reg 21: maxEl.140+0
Reg 22: maxEl+0
Reg 23: maxEl.140+0
Variables:
  name: i
    offset 0
      (reg:DI 1 dx [orig:102 i ] [102])
  name: maxEl.140
    offset 0
      (reg:DF 23 xmm2 [orig:110 maxEl.140 ] [110])
      (reg/v:DF 21 xmm0 [orig:108 maxEl.140 ] [108])
  name: n
    offset 0
      (reg:SI 4 si [ n ])
  name: maxEl
    offset 0
      (reg/v:DF 22 xmm1 [orig:62 maxEl ] [62])
      (reg:DF 21 xmm0 [orig:62 maxEl ] [62])


Basic block 9:
IN:
Stack adjustment: 8
Reg 1: i+0
Reg 4: n+0
Reg 21: maxEl.140+0
Reg 22: maxEl+0
Reg 23: maxEl.140+0
Variables:
  name: i
    offset 0
      (reg:DI 1 dx [orig:102 i ] [102])
  name: n
    offset 0
      (reg:SI 4 si [ n ])
  name: maxEl
    offset 0
      (reg/v:DF 22 xmm1 [orig:62 maxEl ] [62])
      (reg:DF 21 xmm0 [orig:62 maxEl ] [62])
  name: maxEl.140
    offset 0
      (reg/v:DF 21 xmm0 [orig:108 maxEl.140 ] [108])
      (reg:DF 23 xmm2 [orig:110 maxEl.140 ] [110])

OUT:
Stack adjustment: 8
Reg 1: i+0
Reg 4: n+0
Reg 21: maxEl.140+0
Reg 22: maxEl+0
Reg 23: maxEl.140+0
Reg 24: maxEl.140+0
Variables:
  name: i
    offset 0
      (reg:DI 1 dx [orig:102 i ] [102])
  name: maxEl.140
    offset 0
      (reg:DF 24 xmm3 [orig:112 maxEl.140 ] [112])
      (reg/v:DF 21 xmm0 [orig:108 maxEl.140 ] [108])
      (reg:DF 23 xmm2 [orig:110 maxEl.140 ] [110])
  name: n
    offset 0
      (reg:SI 4 si [ n ])
  name: maxEl
    offset 0
      (reg/v:DF 22 xmm1 [orig:62 maxEl ] [62])
      (reg:DF 21 xmm0 [orig:62 maxEl ] [62])


Basic block 10:
IN:
Stack adjustment: 8
Reg 1: i+0
Reg 4: n+0
Reg 21: maxEl.140+0
Reg 22: maxEl+0
Reg 23: maxEl.140+0
Reg 24: maxEl.140+0
Variables:
  name: i
    offset 0
      (reg:DI 1 dx [orig:102 i ] [102])
  name: n
    offset 0
      (reg:SI 4 si [ n ])
  name: maxEl
    offset 0
      (reg/v:DF 22 xmm1 [orig:62 maxEl ] [62])
      (reg:DF 21 xmm0 [orig:62 maxEl ] [62])
  name: maxEl.140
    offset 0
      (reg/v:DF 21 xmm0 [orig:108 maxEl.140 ] [108])
      (reg:DF 24 xmm3 [orig:112 maxEl.140 ] [112])
      (reg:DF 23 xmm2 [orig:110 maxEl.140 ] [110])

OUT:
Stack adjustment: 8
Reg 1: i+0
Reg 4: n+0
Reg 21: maxEl.140+0
Reg 22: maxEl+0
Reg 23: maxEl.140+0
Reg 24: maxEl.140+0
Reg 25: maxEl.140+0
Variables:
  name: i
    offset 0
      (reg:DI 1 dx [orig:102 i ] [102])
  name: maxEl.140
    offset 0
      (reg:DF 25 xmm4 [orig:114 maxEl.140 ] [114])
      (reg/v:DF 21 xmm0 [orig:108 maxEl.140 ] [108])
      (reg:DF 24 xmm3 [orig:112 maxEl.140 ] [112])
      (reg:DF 23 xmm2 [orig:110 maxEl.140 ] [110])
  name: n
    offset 0
      (reg:SI 4 si [ n ])
  name: maxEl
    offset 0
      (reg/v:DF 22 xmm1 [orig:62 maxEl ] [62])
      (reg:DF 21 xmm0 [orig:62 maxEl ] [62])


Basic block 11:
IN:
Stack adjustment: 8
Reg 1: i+0
Reg 4: n+0
Reg 21: maxEl.140+0
Reg 22: maxEl+0
Reg 23: maxEl.140+0
Reg 24: maxEl.140+0
Reg 25: maxEl.140+0
Variables:
  name: i
    offset 0
      (reg:DI 1 dx [orig:102 i ] [102])
  name: n
    offset 0
      (reg:SI 4 si [ n ])
  name: maxEl
    offset 0
      (reg/v:DF 22 xmm1 [orig:62 maxEl ] [62])
      (reg:DF 21 xmm0 [orig:62 maxEl ] [62])
  name: maxEl.140
    offset 0
      (reg/v:DF 21 xmm0 [orig:108 maxEl.140 ] [108])
      (reg:DF 25 xmm4 [orig:114 maxEl.140 ] [114])
      (reg:DF 24 xmm3 [orig:112 maxEl.140 ] [112])
      (reg:DF 23 xmm2 [orig:110 maxEl.140 ] [110])

OUT:
Stack adjustment: 8
Reg 1: i+0
Reg 4: n+0
Reg 21: maxEl.140+0
Reg 22: maxEl+0
Reg 23: maxEl.140+0
Reg 24: maxEl.140+0
Reg 25: maxEl.140+0
Reg 26: maxEl.140+0
Variables:
  name: i
    offset 0
      (reg:DI 1 dx [orig:102 i ] [102])
  name: maxEl.140
    offset 0
      (reg:DF 26 xmm5 [orig:116 maxEl.140 ] [116])
      (reg/v:DF 21 xmm0 [orig:108 maxEl.140 ] [108])
      (reg:DF 25 xmm4 [orig:114 maxEl.140 ] [114])
      (reg:DF 24 xmm3 [orig:112 maxEl.140 ] [112])
      (reg:DF 23 xmm2 [orig:110 maxEl.140 ] [110])
  name: n
    offset 0
      (reg:SI 4 si [ n ])
  name: maxEl
    offset 0
      (reg/v:DF 22 xmm1 [orig:62 maxEl ] [62])
      (reg:DF 21 xmm0 [orig:62 maxEl ] [62])


Basic block 12:
IN:
Stack adjustment: 8
Reg 1: i+0
Reg 4: n+0
Reg 21: maxEl.140+0
Reg 22: maxEl+0
Reg 23: maxEl.140+0
Reg 24: maxEl.140+0
Reg 25: maxEl.140+0
Reg 26: maxEl.140+0
Variables:
  name: i
    offset 0
      (reg:DI 1 dx [orig:102 i ] [102])
  name: n
    offset 0
      (reg:SI 4 si [ n ])
  name: maxEl
    offset 0
      (reg/v:DF 22 xmm1 [orig:62 maxEl ] [62])
      (reg:DF 21 xmm0 [orig:62 maxEl ] [62])
  name: maxEl.140
    offset 0
      (reg/v:DF 21 xmm0 [orig:108 maxEl.140 ] [108])
      (reg:DF 26 xmm5 [orig:116 maxEl.140 ] [116])
      (reg:DF 25 xmm4 [orig:114 maxEl.140 ] [114])
      (reg:DF 24 xmm3 [orig:112 maxEl.140 ] [112])
      (reg:DF 23 xmm2 [orig:110 maxEl.140 ] [110])

OUT:
Stack adjustment: 8
Reg 1: i+0
Reg 4: n+0
Reg 21: maxEl.140+0
Reg 22: maxEl+0
Reg 23: maxEl.140+0
Reg 24: maxEl.140+0
Reg 25: maxEl.140+0
Reg 26: maxEl.140+0
Reg 27: maxEl.140+0
Variables:
  name: i
    offset 0
      (reg:DI 1 dx [orig:102 i ] [102])
  name: maxEl.140
    offset 0
      (reg:DF 27 xmm6 [orig:118 maxEl.140 ] [118])
      (reg/v:DF 21 xmm0 [orig:108 maxEl.140 ] [108])
      (reg:DF 26 xmm5 [orig:116 maxEl.140 ] [116])
      (reg:DF 25 xmm4 [orig:114 maxEl.140 ] [114])
      (reg:DF 24 xmm3 [orig:112 maxEl.140 ] [112])
      (reg:DF 23 xmm2 [orig:110 maxEl.140 ] [110])
  name: n
    offset 0
      (reg:SI 4 si [ n ])
  name: maxEl
    offset 0
      (reg/v:DF 22 xmm1 [orig:62 maxEl ] [62])
      (reg:DF 21 xmm0 [orig:62 maxEl ] [62])


Basic block 13:
IN:
Stack adjustment: 8
Reg 1: i+0
Reg 4: n+0
Reg 21: maxEl.140+0
Reg 22: maxEl+0
Reg 23: maxEl.140+0
Reg 24: maxEl.140+0
Reg 25: maxEl.140+0
Reg 26: maxEl.140+0
Reg 27: maxEl.140+0
Variables:
  name: i
    offset 0
      (reg:DI 1 dx [orig:102 i ] [102])
  name: n
    offset 0
      (reg:SI 4 si [ n ])
  name: maxEl
    offset 0
      (reg/v:DF 22 xmm1 [orig:62 maxEl ] [62])
      (reg:DF 21 xmm0 [orig:62 maxEl ] [62])
  name: maxEl.140
    offset 0
      (reg/v:DF 21 xmm0 [orig:108 maxEl.140 ] [108])
      (reg:DF 27 xmm6 [orig:118 maxEl.140 ] [118])
      (reg:DF 26 xmm5 [orig:116 maxEl.140 ] [116])
      (reg:DF 25 xmm4 [orig:114 maxEl.140 ] [114])
      (reg:DF 24 xmm3 [orig:112 maxEl.140 ] [112])
      (reg:DF 23 xmm2 [orig:110 maxEl.140 ] [110])

OUT:
Stack adjustment: 8
Reg 1: i+0
Reg 4: n+0
Reg 21: maxEl.140+0
Reg 22: maxEl+0
Reg 23: maxEl.140+0
Reg 24: maxEl.140+0
Reg 25: maxEl.140+0
Reg 26: maxEl.140+0
Reg 27: maxEl.140+0
Reg 28: maxEl.140+0
Variables:
  name: i
    offset 0
      (reg:DI 1 dx [orig:102 i ] [102])
  name: maxEl.140
    offset 0
      (reg:DF 28 xmm7 [orig:120 maxEl.140 ] [120])
      (reg/v:DF 21 xmm0 [orig:108 maxEl.140 ] [108])
      (reg:DF 27 xmm6 [orig:118 maxEl.140 ] [118])
      (reg:DF 26 xmm5 [orig:116 maxEl.140 ] [116])
      (reg:DF 25 xmm4 [orig:114 maxEl.140 ] [114])
      (reg:DF 24 xmm3 [orig:112 maxEl.140 ] [112])
      (reg:DF 23 xmm2 [orig:110 maxEl.140 ] [110])
  name: n
    offset 0
      (reg:SI 4 si [ n ])
  name: maxEl
    offset 0
      (reg/v:DF 22 xmm1 [orig:62 maxEl ] [62])
      (reg:DF 21 xmm0 [orig:62 maxEl ] [62])


Basic block 14:
IN:
Stack adjustment: 8
Reg 1: i+0
Reg 4: n+0
Reg 5: x+0
Reg 21: maxEl.140+0
Reg 22: maxEl+0
Reg 23: maxEl.140+0
Reg 24: maxEl.140+0
Reg 25: maxEl.140+0
Reg 26: maxEl.140+0
Reg 27: maxEl.140+0
Reg 28: maxEl.140+0
Reg 45: maxEl.140+0
Reg 46: maxEl.140+0
Reg 47: maxEl.140+0
Reg 48: maxEl.140+0
Reg 49: maxEl.140+0
Reg 50: maxEl.140+0
Variables:
  name: maxEl
    offset 0
      (reg/v:DF 22 xmm1 [orig:62 maxEl ] [62])
      (reg:DF 21 xmm0 [orig:62 maxEl ] [62])
  name: i
    offset 0
      (reg:DI 1 dx [orig:102 i ] [102])
  name: maxEl.140
    offset 0
      (reg/v:DF 21 xmm0 [orig:108 maxEl.140 ] [108])
      (reg:DF 28 xmm7 [orig:120 maxEl.140 ] [120])
      (reg:DF 27 xmm6 [orig:118 maxEl.140 ] [118])
      (reg:DF 26 xmm5 [orig:116 maxEl.140 ] [116])
      (reg:DF 25 xmm4 [orig:114 maxEl.140 ] [114])
      (reg:DF 24 xmm3 [orig:112 maxEl.140 ] [112])
      (reg:DF 23 xmm2 [orig:110 maxEl.140 ] [110])
      (reg:DF 45 xmm8 [orig:100 maxEl.140 ] [100])
      (reg:DF 46 xmm9 [orig:90 maxEl.140 ] [90])
      (reg:DF 47 xmm10 [orig:85 maxEl.140 ] [85])
      (reg:DF 48 xmm11 [orig:80 maxEl.140 ] [80])
      (reg:DF 49 xmm12 [orig:75 maxEl.140 ] [75])
      (reg:DF 50 xmm13 [orig:59 maxEl.140 ] [59])
  name: x
    offset 0
      (reg:DI 5 di [ x ])
  name: n
    offset 0
      (reg:SI 4 si [ n ])

OUT:
Stack adjustment: 8
Reg 1: i+0
Reg 4: n+0
Reg 21: maxEl.140+0
Reg 22: maxEl+0
Reg 23: maxEl.140+0
Reg 24: maxEl.140+0
Reg 25: maxEl.140+0
Reg 26: maxEl.140+0
Reg 27: maxEl.140+0
Reg 28: maxEl.140+0
Reg 45: maxEl.140+0
Reg 46: maxEl.140+0
Reg 47: maxEl.140+0
Reg 48: maxEl.140+0
Reg 49: maxEl.140+0
Reg 50: maxEl.140+0
Variables:
  name: n
    offset 0
      (reg:SI 4 si [ n ])
  name: maxEl
    offset 0
      (reg/v:DF 22 xmm1 [orig:62 maxEl ] [62])
      (reg:DF 21 xmm0 [orig:62 maxEl ] [62])
  name: i
    offset 0
      (reg:DI 1 dx [orig:102 i ] [102])
  name: maxEl.140
    offset 0
      (reg:DF 45 xmm8 [orig:100 maxEl.140 ] [100])
      (reg:DF 46 xmm9 [orig:90 maxEl.140 ] [90])
      (reg:DF 47 xmm10 [orig:85 maxEl.140 ] [85])
      (reg:DF 48 xmm11 [orig:80 maxEl.140 ] [80])
      (reg:DF 49 xmm12 [orig:75 maxEl.140 ] [75])
      (reg:DF 50 xmm13 [orig:59 maxEl.140 ] [59])
      (reg/v:DF 21 xmm0 [orig:108 maxEl.140 ] [108])
      (reg:DF 28 xmm7 [orig:120 maxEl.140 ] [120])
      (reg:DF 27 xmm6 [orig:118 maxEl.140 ] [118])
      (reg:DF 26 xmm5 [orig:116 maxEl.140 ] [116])
      (reg:DF 25 xmm4 [orig:114 maxEl.140 ] [114])
      (reg:DF 24 xmm3 [orig:112 maxEl.140 ] [112])
      (reg:DF 23 xmm2 [orig:110 maxEl.140 ] [110])


Basic block 15:
IN:
Stack adjustment: 8
Reg 1: i+0
Reg 4: n+0
Reg 5: x+0
Reg 21: maxEl.140+0
Reg 22: maxEl+0
Reg 23: maxEl.140+0
Reg 24: maxEl.140+0
Reg 25: maxEl.140+0
Reg 26: maxEl.140+0
Reg 27: maxEl.140+0
Reg 28: maxEl.140+0
Reg 45: maxEl.140+0
Reg 46: maxEl.140+0
Reg 47: maxEl.140+0
Reg 48: maxEl.140+0
Reg 49: maxEl.140+0
Reg 50: maxEl.140+0
Variables:
  name: i
    offset 0
      (reg:DI 1 dx [orig:102 i ] [102])
  name: x
    offset 0
      (reg:DI 5 di [ x ])
  name: n
    offset 0
      (reg:SI 4 si [ n ])
  name: maxEl
    offset 0
      (reg/v:DF 22 xmm1 [orig:62 maxEl ] [62])
      (reg:DF 21 xmm0 [orig:62 maxEl ] [62])
  name: maxEl.140
    offset 0
      (reg/v:DF 21 xmm0 [orig:108 maxEl.140 ] [108])
      (reg:DF 45 xmm8 [orig:100 maxEl.140 ] [100])
      (reg:DF 46 xmm9 [orig:90 maxEl.140 ] [90])
      (reg:DF 47 xmm10 [orig:85 maxEl.140 ] [85])
      (reg:DF 48 xmm11 [orig:80 maxEl.140 ] [80])
      (reg:DF 49 xmm12 [orig:75 maxEl.140 ] [75])
      (reg:DF 50 xmm13 [orig:59 maxEl.140 ] [59])
      (reg:DF 28 xmm7 [orig:120 maxEl.140 ] [120])
      (reg:DF 27 xmm6 [orig:118 maxEl.140 ] [118])
      (reg:DF 26 xmm5 [orig:116 maxEl.140 ] [116])
      (reg:DF 25 xmm4 [orig:114 maxEl.140 ] [114])
      (reg:DF 24 xmm3 [orig:112 maxEl.140 ] [112])
      (reg:DF 23 xmm2 [orig:110 maxEl.140 ] [110])

OUT:
Stack adjustment: 8
Reg 1: i+0
Reg 4: n+0
Reg 5: x+0
Reg 21: maxEl.140+0
Reg 22: maxEl+0
Reg 23: maxEl.140+0
Reg 24: maxEl.140+0
Reg 25: maxEl.140+0
Reg 26: maxEl.140+0
Reg 27: maxEl.140+0
Reg 28: maxEl.140+0
Reg 45: maxEl.140+0
Reg 46: maxEl.140+0
Reg 47: maxEl.140+0
Reg 48: maxEl.140+0
Reg 49: maxEl.140+0
Reg 50: maxEl.140+0
Variables:
  name: i
    offset 0
      (reg:DI 1 dx [orig:102 i ] [102])
  name: maxEl.140
    offset 0
      (reg/v:DF 21 xmm0 [orig:108 maxEl.140 ] [108])
      (reg:DF 45 xmm8 [orig:100 maxEl.140 ] [100])
      (reg:DF 46 xmm9 [orig:90 maxEl.140 ] [90])
      (reg:DF 47 xmm10 [orig:85 maxEl.140 ] [85])
      (reg:DF 48 xmm11 [orig:80 maxEl.140 ] [80])
      (reg:DF 49 xmm12 [orig:75 maxEl.140 ] [75])
      (reg:DF 50 xmm13 [orig:59 maxEl.140 ] [59])
      (reg:DF 28 xmm7 [orig:120 maxEl.140 ] [120])
      (reg:DF 27 xmm6 [orig:118 maxEl.140 ] [118])
      (reg:DF 26 xmm5 [orig:116 maxEl.140 ] [116])
      (reg:DF 25 xmm4 [orig:114 maxEl.140 ] [114])
      (reg:DF 24 xmm3 [orig:112 maxEl.140 ] [112])
      (reg:DF 23 xmm2 [orig:110 maxEl.140 ] [110])
  name: x
    offset 0
      (reg:DI 5 di [ x ])
  name: n
    offset 0
      (reg:SI 4 si [ n ])
  name: maxEl
    offset 0
      (reg/v:DF 22 xmm1 [orig:62 maxEl ] [62])
      (reg:DF 21 xmm0 [orig:62 maxEl ] [62])


Basic block 16:
IN:
Stack adjustment: 8
Reg 1: i+0
Reg 4: n+0
Reg 5: x+0
Reg 21: maxEl.140+0
Reg 22: maxEl+0
Reg 23: maxEl.140+0
Reg 24: maxEl.140+0
Reg 25: maxEl.140+0
Reg 26: maxEl.140+0
Reg 27: maxEl.140+0
Reg 28: maxEl.140+0
Reg 45: maxEl.140+0
Reg 46: maxEl.140+0
Reg 47: maxEl.140+0
Reg 48: maxEl.140+0
Reg 49: maxEl.140+0
Reg 50: maxEl.140+0
Variables:
  name: i
    offset 0
      (reg:DI 1 dx [orig:102 i ] [102])
  name: maxEl.140
    offset 0
      (reg/v:DF 21 xmm0 [orig:108 maxEl.140 ] [108])
      (reg:DF 28 xmm7 [orig:120 maxEl.140 ] [120])
      (reg:DF 27 xmm6 [orig:118 maxEl.140 ] [118])
      (reg:DF 26 xmm5 [orig:116 maxEl.140 ] [116])
      (reg:DF 25 xmm4 [orig:114 maxEl.140 ] [114])
      (reg:DF 24 xmm3 [orig:112 maxEl.140 ] [112])
      (reg:DF 23 xmm2 [orig:110 maxEl.140 ] [110])
      (reg:DF 45 xmm8 [orig:100 maxEl.140 ] [100])
      (reg:DF 46 xmm9 [orig:90 maxEl.140 ] [90])
      (reg:DF 47 xmm10 [orig:85 maxEl.140 ] [85])
      (reg:DF 48 xmm11 [orig:80 maxEl.140 ] [80])
      (reg:DF 49 xmm12 [orig:75 maxEl.140 ] [75])
      (reg:DF 50 xmm13 [orig:59 maxEl.140 ] [59])
  name: x
    offset 0
      (reg:DI 5 di [ x ])
  name: n
    offset 0
      (reg:SI 4 si [ n ])
  name: maxEl
    offset 0
      (reg/v:DF 22 xmm1 [orig:62 maxEl ] [62])
      (reg:DF 21 xmm0 [orig:62 maxEl ] [62])

OUT:
Stack adjustment: 8
Reg 1: i+0
Reg 4: n+0
Reg 5: x+0
Reg 22: maxEl+0
Reg 23: maxEl.140+0
Reg 24: maxEl.140+0
Reg 25: maxEl.140+0
Reg 26: maxEl.140+0
Reg 27: maxEl.140+0
Reg 28: maxEl.140+0
Reg 45: maxEl.140+0
Reg 46: maxEl.140+0
Reg 47: maxEl.140+0
Reg 48: maxEl.140+0
Reg 49: maxEl.140+0
Reg 50: maxEl.140+0
Variables:
  name: i
    offset 0
      (reg:DI 1 dx [orig:102 i ] [102])
  name: x
    offset 0
      (reg:DI 5 di [ x ])
  name: n
    offset 0
      (reg:SI 4 si [ n ])
  name: maxEl
    offset 0
      (reg/v:DF 22 xmm1 [orig:62 maxEl ] [62])
      (reg:DF 21 xmm0 [orig:62 maxEl ] [62])
  name: maxEl.140
    offset 0
      (reg:DF 28 xmm7 [orig:120 maxEl.140 ] [120])
      (reg:DF 27 xmm6 [orig:118 maxEl.140 ] [118])
      (reg:DF 26 xmm5 [orig:116 maxEl.140 ] [116])
      (reg:DF 25 xmm4 [orig:114 maxEl.140 ] [114])
      (reg:DF 24 xmm3 [orig:112 maxEl.140 ] [112])
      (reg:DF 23 xmm2 [orig:110 maxEl.140 ] [110])
      (reg:DF 45 xmm8 [orig:100 maxEl.140 ] [100])
      (reg:DF 46 xmm9 [orig:90 maxEl.140 ] [90])
      (reg:DF 47 xmm10 [orig:85 maxEl.140 ] [85])
      (reg:DF 48 xmm11 [orig:80 maxEl.140 ] [80])
      (reg:DF 49 xmm12 [orig:75 maxEl.140 ] [75])
      (reg:DF 50 xmm13 [orig:59 maxEl.140 ] [59])


17 basic blocks, 28 edges.

Basic block 0 prev -1, next 1, loop_depth 0, count 0, freq 1111, maybe hot.
Predecessors:  ENTRY [100.0%]  (fallthru)
Successors:  1 [90.0%]  (fallthru,can_fallthru) 16 [10.0%]  (can_fallthru)
Registers live at start: 4 [si] 5 [di] 7 [sp]
Registers live at end: 4 [si] 5 [di] 7 [sp] 22 [xmm1]

Basic block 1 prev 0, next 2, loop_depth 0, count 0, freq 1000, maybe hot.
Predecessors:  0 [90.0%]  (fallthru,can_fallthru)
Successors:  2 [87.5%]  (fallthru,can_fallthru) 15 [12.5%]  (can_fallthru)
Registers live at start: 4 [si] 5 [di] 7 [sp] 22 [xmm1]
Registers live at end: 0 [ax] 1 [dx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]

Basic block 2 prev 1, next 3, loop_depth 0, count 0, freq 1000, maybe hot.
Predecessors:  1 [87.5%]  (fallthru,can_fallthru)
Successors:  3 [85.7%]  (fallthru,can_fallthru) 15 [14.3%]  (can_fallthru)
Registers live at start: 0 [ax] 1 [dx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]
Registers live at end: 0 [ax] 1 [dx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 22 [xmm1]
Invalid sum of incoming frequencies 875, should be 1000

Basic block 3 prev 2, next 4, loop_depth 0, count 0, freq 720, maybe hot.
Predecessors:  2 [85.7%]  (fallthru,can_fallthru)
Successors:  4 [83.3%]  (fallthru,can_fallthru) 13 [16.7%]  (can_fallthru)
Registers live at start: 0 [ax] 1 [dx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 22 [xmm1]
Registers live at end: 0 [ax] 1 [dx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 22 [xmm1]
Invalid sum of incoming frequencies 857, should be 720

Basic block 4 prev 3, next 5, loop_depth 0, count 0, freq 675, maybe hot.
Predecessors:  3 [83.3%]  (fallthru,can_fallthru)
Successors:  5 [80.0%]  (fallthru,can_fallthru) 12 [20.0%]  (can_fallthru)
Registers live at start: 0 [ax] 1 [dx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 22 [xmm1]
Registers live at end: 0 [ax] 1 [dx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 22 [xmm1]

Basic block 5 prev 4, next 6, loop_depth 0, count 0, freq 600, maybe hot.
Predecessors:  4 [80.0%]  (fallthru,can_fallthru)
Successors:  6 [75.0%]  (fallthru,can_fallthru) 11 [25.0%]  (can_fallthru)
Registers live at start: 0 [ax] 1 [dx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 22 [xmm1]
Registers live at end: 0 [ax] 1 [dx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 22 [xmm1]

Basic block 6 prev 5, next 7, loop_depth 0, count 0, freq 450, maybe hot.
Predecessors:  5 [75.0%]  (fallthru,can_fallthru)
Successors:  7 [66.7%]  (fallthru,can_fallthru) 10 [33.3%]  (can_fallthru)
Registers live at start: 0 [ax] 1 [dx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 22 [xmm1]
Registers live at end: 0 [ax] 1 [dx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 22 [xmm1]

Basic block 7 prev 6, next 8, loop_depth 0, count 0, freq 900, maybe hot.
Predecessors:  6 [66.7%]  (fallthru,can_fallthru)
Successors:  8 [50.0%]  (fallthru,can_fallthru) 9 [50.0%]  (can_fallthru)
Registers live at start: 0 [ax] 1 [dx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 22 [xmm1]
Registers live at end: 1 [dx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 22 [xmm1]
Invalid sum of incoming frequencies 300, should be 900

Basic block 8 prev 7, next 9, loop_depth 0, count 0, freq 1000, maybe hot.
Predecessors:  7 [50.0%]  (fallthru,can_fallthru)
Successors:  9 [100.0%]  (fallthru,can_fallthru)
Registers live at start: 1 [dx] 4 [si] 5 [di] 7 [sp] 21 [xmm0]
Registers live at end: 1 [dx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]
Invalid sum of incoming frequencies 450, should be 1000

Basic block 9 prev 8, next 10, loop_depth 0, count 0, freq 1000, maybe hot.
Predecessors:  8 [100.0%]  (fallthru,can_fallthru) 7 [50.0%]  (can_fallthru)
Successors:  10 [100.0%]  (fallthru,can_fallthru)
Registers live at start: 1 [dx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]
Registers live at end: 1 [dx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]
Invalid sum of incoming frequencies 1450, should be 1000

Basic block 10 prev 9, next 11, loop_depth 0, count 0, freq 1000, maybe hot.
Predecessors:  9 [100.0%]  (fallthru,can_fallthru) 6 [33.3%]  (can_fallthru)
Successors:  11 [100.0%]  (fallthru,can_fallthru)
Registers live at start: 1 [dx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]
Registers live at end: 1 [dx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]
Invalid sum of incoming frequencies 1150, should be 1000

Basic block 11 prev 10, next 12, loop_depth 0, count 0, freq 1000, maybe hot.
Predecessors:  10 [100.0%]  (fallthru,can_fallthru) 5 [25.0%]  (can_fallthru)
Successors:  12 [100.0%]  (fallthru,can_fallthru)
Registers live at start: 1 [dx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]
Registers live at end: 1 [dx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]
Invalid sum of incoming frequencies 1150, should be 1000

Basic block 12 prev 11, next 13, loop_depth 0, count 0, freq 1000, maybe hot.
Predecessors:  11 [100.0%]  (fallthru,can_fallthru) 4 [20.0%]  (can_fallthru)
Successors:  13 [100.0%]  (fallthru,can_fallthru)
Registers live at start: 1 [dx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]
Registers live at end: 1 [dx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]
Invalid sum of incoming frequencies 1135, should be 1000

Basic block 13 prev 12, next 14, loop_depth 0, count 0, freq 1000, maybe hot.
Predecessors:  12 [100.0%]  (fallthru,can_fallthru) 3 [16.7%]  (can_fallthru)
Successors:  14 [90.0%]  (fallthru,can_fallthru) 16 [10.0%]  (can_fallthru,loop_exit)
Registers live at start: 1 [dx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]
Registers live at end: 1 [dx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]
Invalid sum of incoming frequencies 1120, should be 1000

Basic block 14 prev 13, next 15, loop_depth 1, count 0, freq 1233, maybe hot.
Predecessors:  15 [90.0%]  (dfs_back,can_fallthru) 13 [90.0%]  (fallthru,can_fallthru)
Successors:  15 [100.0%]  (fallthru,can_fallthru)
Registers live at start: 1 [dx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]
Registers live at end: 1 [dx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]

Basic block 15 prev 14, next 16, loop_depth 1, count 0, freq 370, maybe hot.
Predecessors:  2 [14.3%]  (can_fallthru) 14 [100.0%]  (fallthru,can_fallthru) 1 [12.5%]  (can_fallthru)
Successors:  14 [90.0%]  (dfs_back,can_fallthru) 16 [10.0%]  (fallthru,can_fallthru,loop_exit)
Registers live at start: 1 [dx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]
Registers live at end: 1 [dx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]
Invalid sum of incoming frequencies 1501, should be 370

Basic block 16 prev 15, next -2, loop_depth 0, count 0, freq 1111, maybe hot.
Predecessors:  0 [10.0%]  (can_fallthru) 15 [10.0%]  (fallthru,can_fallthru,loop_exit) 13 [10.0%]  (can_fallthru,loop_exit)
Successors:  EXIT [100.0%] 
Registers live at start: 7 [sp] 22 [xmm1]
Registers live at end: 7 [sp] 21 [xmm0]
Invalid sum of incoming frequencies 248, should be 1111

(note:HI 1 0 409 ("./CStatUtilities.c") 79)

(note 409 1 410 0 ( x (expr_list:REG_DEP_TRUE (reg:DI 5 di [ x ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 410 409 8 0 ( n (expr_list:REG_DEP_TRUE (reg:SI 4 si [ n ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 0, registers live: 4 [si] 5 [di] 7 [sp]
(note:HI 8 410 394 0 [bb 0] NOTE_INSN_BASIC_BLOCK)

(note 394 8 6 0 NOTE_INSN_PROLOGUE_END)

(note:HI 6 394 10 0 NOTE_INSN_FUNCTION_BEG)

(note:HI 10 6 12 0 NOTE_INSN_DELETED)

(note:HI 12 10 13 0 ("./CStatUtilities.c") 83)

(insn:TI 13 12 407 0 ./CStatUtilities.c:83 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 4 si [orig:65 n ] [65])
            (const_int 0 [0x0]))) 3 {*cmpsi_ccno_1} (nil)
    (nil))

(note 407 13 11 0 ("./CStatUtilities.c") 80)

(insn 11 407 411 0 ./CStatUtilities.c:80 (set (reg/v:DF 22 xmm1 [orig:62 maxEl ] [62])
        (mem:DF (reg/v/f:DI 5 di [orig:64 x ] [64]) [6 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(note 411 11 408 0 ( maxEl (expr_list:REG_DEP_TRUE (reg/v:DF 22 xmm1 [orig:62 maxEl ] [62])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 408 411 14 0 ("./CStatUtilities.c") 83)

(jump_insn:TI 14 408 43 0 ./CStatUtilities.c:83 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 37)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 11 (insn_list:REG_DEP_TRUE 13 (nil)))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 1000 [0x3e8])
            (nil))))
;; End of basic block 0, registers live:
 4 [si] 5 [di] 7 [sp] 22 [xmm1]

;; Start of basic block 1, registers live: 4 [si] 5 [di] 7 [sp] 22 [xmm1]
(note:HI 43 14 68 1 [bb 1] NOTE_INSN_BASIC_BLOCK)

(note:HI 68 43 70 1 NOTE_INSN_DELETED)

(note:HI 70 68 392 1 NOTE_INSN_DELETED)

(insn:TI 392 70 398 1 (set (reg:SI 0 ax [67])
        (subreg:SI (plus:DI (reg:DI 4 si [orig:65 n ] [65])
                (const_int -1 [0xffffffffffffffff])) 0)) 194 {*lea_1_rex64} (nil)
    (nil))

(insn 398 392 412 1 ./CStatUtilities.c:83 (parallel [
            (set (reg:DI 1 dx [orig:102 i ] [102])
                (const_int 0 [0x0]))
            (clobber (reg:CC 17 flags))
        ]) 78 {*movdi_xor_rex64} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(note 412 398 224 1 ( i (expr_list:REG_DEP_TRUE (reg:DI 1 dx [orig:102 i ] [102])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn:TI 224 412 225 1 (parallel [
            (set (reg:CCZ 17 flags)
                (compare:CCZ (and:SI (reg:SI 0 ax [67])
                        (const_int 7 [0x7]))
                    (const_int 0 [0x0])))
            (set (reg:SI 0 ax [69])
                (and:SI (reg:SI 0 ax [67])
                    (const_int 7 [0x7])))
        ]) 301 {*andsi_2} (insn_list:REG_DEP_OUTPUT 398 (insn_list:REG_DEP_TRUE 392 (nil)))
    (nil))

(jump_insn:TI 225 224 77 1 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 31)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 398 (insn_list:REG_DEP_ANTI 392 (insn_list:REG_DEP_TRUE 224 (nil))))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 1250 [0x4e2])
            (nil))))
;; End of basic block 1, registers live:
 0 [ax] 1 [dx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]

;; Start of basic block 2, registers live: 0 [ax] 1 [dx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]
(note:HI 77 225 83 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note:HI 83 77 81 2 NOTE_INSN_DELETED)

(insn:TI 81 83 413 2 ./CStatUtilities.c:84 (set (reg/v:DF 21 xmm0 [orig:108 maxEl.140 ] [108])
        (mem:DF (plus:DI (reg/f:DI 5 di [orig:60 ivtmp.139 ] [60])
                (const_int 8 [0x8])) [6 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(note 413 81 414 2 ( x (nil)) NOTE_INSN_VAR_LOCATION)

(note 414 413 74 2 ( maxEl.140 (expr_list:REG_DEP_TRUE (reg/v:DF 21 xmm0 [orig:108 maxEl.140 ] [108])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn 74 414 84 2 ./CStatUtilities.c:83 (parallel [
            (set (reg/v:SI 1 dx [orig:102 i ] [102])
                (plus:SI (reg/v:SI 1 dx [orig:102 i ] [102])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 84 74 219 2 ./CStatUtilities.c:84 (parallel [
            (set (reg/f:DI 5 di [orig:60 ivtmp.139 ] [60])
                (plus:DI (reg/f:DI 5 di [orig:60 ivtmp.139 ] [60])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (insn_list:REG_DEP_ANTI 81 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 219 84 85 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [69])
            (const_int 1 [0x1]))) 5 {*cmpsi_1_insn} (insn_list:REG_DEP_OUTPUT 74 (insn_list:REG_DEP_OUTPUT 84 (nil)))
    (nil))

(insn:TI 85 219 385 2 ./CStatUtilities.c:84 (set (reg/v:DF 21 xmm0 [orig:108 maxEl.140 ] [108])
        (unspec:DF [
                (reg/v:DF 21 xmm0 [orig:108 maxEl.140 ] [108])
                (reg/v:DF 22 xmm1 [orig:62 maxEl ] [62])
            ] 52)) 760 {*ieee_smaxdf3} (insn_list:REG_DEP_TRUE 81 (nil))
    (expr_list:REG_DEAD (reg/v:DF 22 xmm1 [orig:62 maxEl ] [62])
        (nil)))

(insn:TI 385 85 220 2 ./CStatUtilities.c:84 (set (reg/v:DF 22 xmm1 [orig:62 maxEl ] [62])
        (reg/v:DF 21 xmm0 [orig:108 maxEl.140 ] [108])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 85 (nil))
    (nil))

(jump_insn 220 385 199 2 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 31)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 74 (insn_list:REG_DEP_ANTI 81 (insn_list:REG_DEP_ANTI 84 (insn_list:REG_DEP_ANTI 85 (insn_list:REG_DEP_ANTI 385 (insn_list:REG_DEP_TRUE 219 (nil)))))))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 1428 [0x594])
            (nil))))
;; End of basic block 2, registers live:
 0 [ax] 1 [dx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 22 [xmm1]

;; Start of basic block 3, registers live: 0 [ax] 1 [dx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 22 [xmm1]
(note:HI 199 220 197 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn:TI 197 199 198 3 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [69])
            (const_int 2 [0x2]))) 5 {*cmpsi_1_insn} (nil)
    (nil))

(jump_insn:TI 198 197 177 3 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 378)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 197 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 1666 [0x682])
            (nil))))
;; End of basic block 3, registers live:
 0 [ax] 1 [dx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 22 [xmm1]

;; Start of basic block 4, registers live: 0 [ax] 1 [dx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 22 [xmm1]
(note:HI 177 198 175 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn:TI 175 177 176 4 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [69])
            (const_int 3 [0x3]))) 5 {*cmpsi_1_insn} (nil)
    (nil))

(jump_insn:TI 176 175 155 4 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 379)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 175 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 2000 [0x7d0])
            (nil))))
;; End of basic block 4, registers live:
 0 [ax] 1 [dx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 22 [xmm1]

;; Start of basic block 5, registers live: 0 [ax] 1 [dx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 22 [xmm1]
(note:HI 155 176 153 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn:TI 153 155 154 5 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [69])
            (const_int 4 [0x4]))) 5 {*cmpsi_1_insn} (nil)
    (nil))

(jump_insn:TI 154 153 133 5 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 380)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 153 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 2500 [0x9c4])
            (nil))))
;; End of basic block 5, registers live:
 0 [ax] 1 [dx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 22 [xmm1]

;; Start of basic block 6, registers live: 0 [ax] 1 [dx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 22 [xmm1]
(note:HI 133 154 131 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn:TI 131 133 132 6 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [69])
            (const_int 5 [0x5]))) 5 {*cmpsi_1_insn} (nil)
    (nil))

(jump_insn:TI 132 131 111 6 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 381)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 131 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 3333 [0xd05])
            (nil))))
;; End of basic block 6, registers live:
 0 [ax] 1 [dx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 22 [xmm1]

;; Start of basic block 7, registers live: 0 [ax] 1 [dx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 22 [xmm1]
(note:HI 111 132 109 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn:TI 109 111 110 7 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [69])
            (const_int 6 [0x6]))) 5 {*cmpsi_1_insn} (nil)
    (expr_list:REG_DEAD (reg:SI 0 ax [69])
        (nil)))

(jump_insn:TI 110 109 95 7 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 382)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 109 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 7, registers live:
 1 [dx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 22 [xmm1]

;; Start of basic block 8, registers live: 1 [dx] 4 [si] 5 [di] 7 [sp] 21 [xmm0]
(note:HI 95 110 101 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(note:HI 101 95 99 8 NOTE_INSN_DELETED)

(insn:TI 99 101 92 8 ./CStatUtilities.c:84 (set (reg:DF 23 xmm2 [orig:110 maxEl.140 ] [110])
        (mem:DF (plus:DI (reg/f:DI 5 di [orig:60 ivtmp.139 ] [60])
                (const_int 8 [0x8])) [6 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn 92 99 102 8 ./CStatUtilities.c:83 (parallel [
            (set (reg/v:SI 1 dx [orig:102 i ] [102])
                (plus:SI (reg/v:SI 1 dx [orig:102 i ] [102])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 102 92 103 8 ./CStatUtilities.c:84 (parallel [
            (set (reg/f:DI 5 di [orig:60 ivtmp.139 ] [60])
                (plus:DI (reg/f:DI 5 di [orig:60 ivtmp.139 ] [60])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (insn_list:REG_DEP_ANTI 99 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 103 102 386 8 ./CStatUtilities.c:84 (set (reg:DF 23 xmm2 [orig:110 maxEl.140 ] [110])
        (unspec:DF [
                (reg:DF 23 xmm2 [orig:110 maxEl.140 ] [110])
                (reg:DF 21 xmm0 [orig:62 maxEl ] [62])
            ] 52)) 760 {*ieee_smaxdf3} (insn_list:REG_DEP_TRUE 99 (nil))
    (expr_list:REG_DEAD (reg:DF 21 xmm0 [orig:62 maxEl ] [62])
        (nil)))

(insn:TI 386 103 382 8 ./CStatUtilities.c:84 (set (reg/v:DF 22 xmm1 [orig:62 maxEl ] [62])
        (reg:DF 23 xmm2 [orig:110 maxEl.140 ] [110])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 103 (nil))
    (expr_list:REG_DEAD (reg:DF 23 xmm2 [orig:110 maxEl.140 ] [110])
        (nil)))
;; End of basic block 8, registers live:
 1 [dx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]

;; Start of basic block 9, registers live: 1 [dx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]
(code_label:HI 382 386 117 9 95 "" [1 uses])

(note:HI 117 382 123 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(note:HI 123 117 121 9 NOTE_INSN_DELETED)

(insn:TI 121 123 114 9 ./CStatUtilities.c:84 (set (reg:DF 24 xmm3 [orig:112 maxEl.140 ] [112])
        (mem:DF (plus:DI (reg/f:DI 5 di [orig:60 ivtmp.139 ] [60])
                (const_int 8 [0x8])) [6 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn 114 121 124 9 ./CStatUtilities.c:83 (parallel [
            (set (reg/v:SI 1 dx [orig:102 i ] [102])
                (plus:SI (reg/v:SI 1 dx [orig:102 i ] [102])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 124 114 125 9 ./CStatUtilities.c:84 (parallel [
            (set (reg/f:DI 5 di [orig:60 ivtmp.139 ] [60])
                (plus:DI (reg/f:DI 5 di [orig:60 ivtmp.139 ] [60])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (insn_list:REG_DEP_ANTI 121 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 125 124 387 9 ./CStatUtilities.c:84 (set (reg:DF 24 xmm3 [orig:112 maxEl.140 ] [112])
        (unspec:DF [
                (reg:DF 24 xmm3 [orig:112 maxEl.140 ] [112])
                (reg/v:DF 22 xmm1 [orig:62 maxEl ] [62])
            ] 52)) 760 {*ieee_smaxdf3} (insn_list:REG_DEP_TRUE 121 (nil))
    (expr_list:REG_DEAD (reg/v:DF 22 xmm1 [orig:62 maxEl ] [62])
        (nil)))

(insn:TI 387 125 381 9 ./CStatUtilities.c:84 (set (reg/v:DF 22 xmm1 [orig:62 maxEl ] [62])
        (reg:DF 24 xmm3 [orig:112 maxEl.140 ] [112])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 125 (nil))
    (expr_list:REG_DEAD (reg:DF 24 xmm3 [orig:112 maxEl.140 ] [112])
        (nil)))
;; End of basic block 9, registers live:
 1 [dx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]

;; Start of basic block 10, registers live: 1 [dx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]
(code_label:HI 381 387 139 10 94 "" [1 uses])

(note:HI 139 381 145 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(note:HI 145 139 143 10 NOTE_INSN_DELETED)

(insn:TI 143 145 136 10 ./CStatUtilities.c:84 (set (reg:DF 25 xmm4 [orig:114 maxEl.140 ] [114])
        (mem:DF (plus:DI (reg/f:DI 5 di [orig:60 ivtmp.139 ] [60])
                (const_int 8 [0x8])) [6 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn 136 143 146 10 ./CStatUtilities.c:83 (parallel [
            (set (reg/v:SI 1 dx [orig:102 i ] [102])
                (plus:SI (reg/v:SI 1 dx [orig:102 i ] [102])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 146 136 147 10 ./CStatUtilities.c:84 (parallel [
            (set (reg/f:DI 5 di [orig:60 ivtmp.139 ] [60])
                (plus:DI (reg/f:DI 5 di [orig:60 ivtmp.139 ] [60])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (insn_list:REG_DEP_ANTI 143 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 147 146 388 10 ./CStatUtilities.c:84 (set (reg:DF 25 xmm4 [orig:114 maxEl.140 ] [114])
        (unspec:DF [
                (reg:DF 25 xmm4 [orig:114 maxEl.140 ] [114])
                (reg/v:DF 22 xmm1 [orig:62 maxEl ] [62])
            ] 52)) 760 {*ieee_smaxdf3} (insn_list:REG_DEP_TRUE 143 (nil))
    (expr_list:REG_DEAD (reg/v:DF 22 xmm1 [orig:62 maxEl ] [62])
        (nil)))

(insn:TI 388 147 380 10 ./CStatUtilities.c:84 (set (reg/v:DF 22 xmm1 [orig:62 maxEl ] [62])
        (reg:DF 25 xmm4 [orig:114 maxEl.140 ] [114])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 147 (nil))
    (expr_list:REG_DEAD (reg:DF 25 xmm4 [orig:114 maxEl.140 ] [114])
        (nil)))
;; End of basic block 10, registers live:
 1 [dx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]

;; Start of basic block 11, registers live: 1 [dx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]
(code_label:HI 380 388 161 11 93 "" [1 uses])

(note:HI 161 380 167 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(note:HI 167 161 165 11 NOTE_INSN_DELETED)

(insn:TI 165 167 158 11 ./CStatUtilities.c:84 (set (reg:DF 26 xmm5 [orig:116 maxEl.140 ] [116])
        (mem:DF (plus:DI (reg/f:DI 5 di [orig:60 ivtmp.139 ] [60])
                (const_int 8 [0x8])) [6 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn 158 165 168 11 ./CStatUtilities.c:83 (parallel [
            (set (reg/v:SI 1 dx [orig:102 i ] [102])
                (plus:SI (reg/v:SI 1 dx [orig:102 i ] [102])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 168 158 169 11 ./CStatUtilities.c:84 (parallel [
            (set (reg/f:DI 5 di [orig:60 ivtmp.139 ] [60])
                (plus:DI (reg/f:DI 5 di [orig:60 ivtmp.139 ] [60])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (insn_list:REG_DEP_ANTI 165 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 169 168 389 11 ./CStatUtilities.c:84 (set (reg:DF 26 xmm5 [orig:116 maxEl.140 ] [116])
        (unspec:DF [
                (reg:DF 26 xmm5 [orig:116 maxEl.140 ] [116])
                (reg/v:DF 22 xmm1 [orig:62 maxEl ] [62])
            ] 52)) 760 {*ieee_smaxdf3} (insn_list:REG_DEP_TRUE 165 (nil))
    (expr_list:REG_DEAD (reg/v:DF 22 xmm1 [orig:62 maxEl ] [62])
        (nil)))

(insn:TI 389 169 379 11 ./CStatUtilities.c:84 (set (reg/v:DF 22 xmm1 [orig:62 maxEl ] [62])
        (reg:DF 26 xmm5 [orig:116 maxEl.140 ] [116])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 169 (nil))
    (expr_list:REG_DEAD (reg:DF 26 xmm5 [orig:116 maxEl.140 ] [116])
        (nil)))
;; End of basic block 11, registers live:
 1 [dx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]

;; Start of basic block 12, registers live: 1 [dx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]
(code_label:HI 379 389 183 12 92 "" [1 uses])

(note:HI 183 379 189 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(note:HI 189 183 187 12 NOTE_INSN_DELETED)

(insn:TI 187 189 180 12 ./CStatUtilities.c:84 (set (reg:DF 27 xmm6 [orig:118 maxEl.140 ] [118])
        (mem:DF (plus:DI (reg/f:DI 5 di [orig:60 ivtmp.139 ] [60])
                (const_int 8 [0x8])) [6 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn 180 187 190 12 ./CStatUtilities.c:83 (parallel [
            (set (reg/v:SI 1 dx [orig:102 i ] [102])
                (plus:SI (reg/v:SI 1 dx [orig:102 i ] [102])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 190 180 191 12 ./CStatUtilities.c:84 (parallel [
            (set (reg/f:DI 5 di [orig:60 ivtmp.139 ] [60])
                (plus:DI (reg/f:DI 5 di [orig:60 ivtmp.139 ] [60])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (insn_list:REG_DEP_ANTI 187 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 191 190 390 12 ./CStatUtilities.c:84 (set (reg:DF 27 xmm6 [orig:118 maxEl.140 ] [118])
        (unspec:DF [
                (reg:DF 27 xmm6 [orig:118 maxEl.140 ] [118])
                (reg/v:DF 22 xmm1 [orig:62 maxEl ] [62])
            ] 52)) 760 {*ieee_smaxdf3} (insn_list:REG_DEP_TRUE 187 (nil))
    (expr_list:REG_DEAD (reg/v:DF 22 xmm1 [orig:62 maxEl ] [62])
        (nil)))

(insn:TI 390 191 378 12 ./CStatUtilities.c:84 (set (reg/v:DF 22 xmm1 [orig:62 maxEl ] [62])
        (reg:DF 27 xmm6 [orig:118 maxEl.140 ] [118])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 191 (nil))
    (expr_list:REG_DEAD (reg:DF 27 xmm6 [orig:118 maxEl.140 ] [118])
        (nil)))
;; End of basic block 12, registers live:
 1 [dx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]

;; Start of basic block 13, registers live: 1 [dx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]
(code_label:HI 378 390 205 13 91 "" [1 uses])

(note:HI 205 378 211 13 [bb 13] NOTE_INSN_BASIC_BLOCK)

(note:HI 211 205 209 13 NOTE_INSN_DELETED)

(insn:TI 209 211 202 13 ./CStatUtilities.c:84 (set (reg:DF 28 xmm7 [orig:120 maxEl.140 ] [120])
        (mem:DF (plus:DI (reg/f:DI 5 di [orig:60 ivtmp.139 ] [60])
                (const_int 8 [0x8])) [6 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn 202 209 401 13 ./CStatUtilities.c:83 (parallel [
            (set (reg/v:SI 1 dx [orig:102 i ] [102])
                (plus:SI (reg/v:SI 1 dx [orig:102 i ] [102])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 401 202 212 13 ./CStatUtilities.c:83 (set (reg:SI 0 ax [71])
        (subreg:SI (plus:DI (reg:DI 1 dx [orig:102 i ] [102])
                (const_int 1 [0x1])) 0)) 194 {*lea_1_rex64} (insn_list:REG_DEP_TRUE 202 (nil))
    (nil))

(insn 212 401 213 13 ./CStatUtilities.c:84 (parallel [
            (set (reg/f:DI 5 di [orig:60 ivtmp.139 ] [60])
                (plus:DI (reg/f:DI 5 di [orig:60 ivtmp.139 ] [60])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (insn_list:REG_DEP_ANTI 209 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 213 212 402 13 ./CStatUtilities.c:84 (set (reg:DF 28 xmm7 [orig:120 maxEl.140 ] [120])
        (unspec:DF [
                (reg:DF 28 xmm7 [orig:120 maxEl.140 ] [120])
                (reg/v:DF 22 xmm1 [orig:62 maxEl ] [62])
            ] 52)) 760 {*ieee_smaxdf3} (insn_list:REG_DEP_TRUE 209 (nil))
    (expr_list:REG_DEAD (reg/v:DF 22 xmm1 [orig:62 maxEl ] [62])
        (nil)))

(insn:TI 402 213 391 13 ./CStatUtilities.c:83 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [71])
            (reg/v:SI 4 si [orig:65 n ] [65]))) 5 {*cmpsi_1_insn} (insn_list:REG_DEP_OUTPUT 202 (insn_list:REG_DEP_OUTPUT 212 (insn_list:REG_DEP_TRUE 401 (nil))))
    (expr_list:REG_DEAD (reg:SI 0 ax [71])
        (nil)))

(insn:TI 391 402 403 13 ./CStatUtilities.c:84 (set (reg/v:DF 22 xmm1 [orig:62 maxEl ] [62])
        (reg:DF 28 xmm7 [orig:120 maxEl.140 ] [120])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 213 (nil))
    (expr_list:REG_DEAD (reg:DF 28 xmm7 [orig:120 maxEl.140 ] [120])
        (nil)))

(jump_insn 403 391 415 13 ./CStatUtilities.c:83 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 37)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 202 (insn_list:REG_DEP_ANTI 209 (insn_list:REG_DEP_ANTI 212 (insn_list:REG_DEP_ANTI 213 (insn_list:REG_DEP_ANTI 391 (insn_list:REG_DEP_ANTI 401 (insn_list:REG_DEP_TRUE 402 (nil))))))))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 1000 [0x3e8])
            (nil))))
;; End of basic block 13, registers live:
 1 [dx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]

(note 415 403 416 14 ( x (expr_list:REG_DEP_TRUE (reg:DI 5 di [ x ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 416 415 18 14 ( maxEl.140 (expr_list:REG_DEP_TRUE (reg/v:DF 21 xmm0 [orig:108 maxEl.140 ] [108])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 14, registers live: 1 [dx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]
(code_label:HI 18 416 19 14 63 "" [1 uses])

(note:HI 19 18 347 14 [bb 14] NOTE_INSN_BASIC_BLOCK)

(note:HI 347 19 239 14 NOTE_INSN_DELETED)

(note:HI 239 347 256 14 NOTE_INSN_DELETED)

(note:HI 256 239 273 14 NOTE_INSN_DELETED)

(note:HI 273 256 290 14 NOTE_INSN_DELETED)

(note:HI 290 273 307 14 NOTE_INSN_DELETED)

(note:HI 307 290 324 14 NOTE_INSN_DELETED)

(note:HI 324 307 340 14 NOTE_INSN_DELETED)

(note:HI 340 324 21 14 NOTE_INSN_DELETED)

(insn:TI 21 340 417 14 ./CStatUtilities.c:84 (set (reg:DF 50 xmm13 [orig:59 maxEl.140 ] [59])
        (mem:DF (plus:DI (reg/f:DI 5 di [orig:60 ivtmp.139 ] [60])
                (const_int 8 [0x8])) [6 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(note 417 21 331 14 ( x (nil)) NOTE_INSN_VAR_LOCATION)

(insn 331 417 236 14 ./CStatUtilities.c:83 (parallel [
            (set (reg/v:SI 1 dx [orig:102 i ] [102])
                (plus:SI (reg/v:SI 1 dx [orig:102 i ] [102])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 236 331 66 14 ./CStatUtilities.c:84 (set (reg:DF 49 xmm12 [orig:75 maxEl.140 ] [75])
        (mem:DF (plus:DI (reg/f:DI 5 di [orig:60 ivtmp.139 ] [60])
                (const_int 16 [0x10])) [6 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn:TI 66 236 253 14 ./CStatUtilities.c:84 (set (reg:DF 50 xmm13 [orig:59 maxEl.140 ] [59])
        (unspec:DF [
                (reg:DF 50 xmm13 [orig:59 maxEl.140 ] [59])
                (reg/v:DF 22 xmm1 [orig:62 maxEl ] [62])
            ] 52)) 760 {*ieee_smaxdf3} (insn_list:REG_DEP_TRUE 21 (nil))
    (expr_list:REG_DEAD (reg/v:DF 22 xmm1 [orig:62 maxEl ] [62])
        (nil)))

(insn 253 66 270 14 ./CStatUtilities.c:84 (set (reg:DF 48 xmm11 [orig:80 maxEl.140 ] [80])
        (mem:DF (plus:DI (reg/f:DI 5 di [orig:60 ivtmp.139 ] [60])
                (const_int 24 [0x18])) [6 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn:TI 270 253 287 14 ./CStatUtilities.c:84 (set (reg:DF 47 xmm10 [orig:85 maxEl.140 ] [85])
        (mem:DF (plus:DI (reg/f:DI 5 di [orig:60 ivtmp.139 ] [60])
                (const_int 32 [0x20])) [6 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn:TI 287 270 304 14 ./CStatUtilities.c:84 (set (reg:DF 46 xmm9 [orig:90 maxEl.140 ] [90])
        (mem:DF (plus:DI (reg/f:DI 5 di [orig:60 ivtmp.139 ] [60])
                (const_int 40 [0x28])) [6 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn:TI 304 287 418 14 ./CStatUtilities.c:84 (set (reg/v:DF 22 xmm1 [orig:95 maxEl.140 ] [95])
        (mem:DF (plus:DI (reg/f:DI 5 di [orig:60 ivtmp.139 ] [60])
                (const_int 48 [0x30])) [6 S8 A64])) 94 {*movdf_integer} (insn_list:REG_DEP_ANTI 66 (nil))
    (nil))

(note 418 304 238 14 ( maxEl (expr_list:REG_DEP_TRUE (reg:DF 21 xmm0 [orig:62 maxEl ] [62])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn:TI 238 418 321 14 ./CStatUtilities.c:84 (set (reg:DF 49 xmm12 [orig:75 maxEl.140 ] [75])
        (unspec:DF [
                (reg:DF 49 xmm12 [orig:75 maxEl.140 ] [75])
                (reg:DF 50 xmm13 [orig:59 maxEl.140 ] [59])
            ] 52)) 760 {*ieee_smaxdf3} (insn_list:REG_DEP_TRUE 66 (insn_list:REG_DEP_TRUE 236 (nil)))
    (expr_list:REG_DEAD (reg:DF 50 xmm13 [orig:59 maxEl.140 ] [59])
        (nil)))

(insn 321 238 255 14 ./CStatUtilities.c:84 (set (reg:DF 45 xmm8 [orig:100 maxEl.140 ] [100])
        (mem:DF (plus:DI (reg/f:DI 5 di [orig:60 ivtmp.139 ] [60])
                (const_int 56 [0x38])) [6 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn:TI 255 321 272 14 ./CStatUtilities.c:84 (set (reg:DF 48 xmm11 [orig:80 maxEl.140 ] [80])
        (unspec:DF [
                (reg:DF 48 xmm11 [orig:80 maxEl.140 ] [80])
                (reg:DF 49 xmm12 [orig:75 maxEl.140 ] [75])
            ] 52)) 760 {*ieee_smaxdf3} (insn_list:REG_DEP_TRUE 238 (insn_list:REG_DEP_TRUE 253 (nil)))
    (expr_list:REG_DEAD (reg:DF 49 xmm12 [orig:75 maxEl.140 ] [75])
        (nil)))

(insn:TI 272 255 289 14 ./CStatUtilities.c:84 (set (reg:DF 47 xmm10 [orig:85 maxEl.140 ] [85])
        (unspec:DF [
                (reg:DF 47 xmm10 [orig:85 maxEl.140 ] [85])
                (reg:DF 48 xmm11 [orig:80 maxEl.140 ] [80])
            ] 52)) 760 {*ieee_smaxdf3} (insn_list:REG_DEP_TRUE 255 (insn_list:REG_DEP_TRUE 270 (nil)))
    (expr_list:REG_DEAD (reg:DF 48 xmm11 [orig:80 maxEl.140 ] [80])
        (nil)))

(insn:TI 289 272 306 14 ./CStatUtilities.c:84 (set (reg:DF 46 xmm9 [orig:90 maxEl.140 ] [90])
        (unspec:DF [
                (reg:DF 46 xmm9 [orig:90 maxEl.140 ] [90])
                (reg:DF 47 xmm10 [orig:85 maxEl.140 ] [85])
            ] 52)) 760 {*ieee_smaxdf3} (insn_list:REG_DEP_TRUE 272 (insn_list:REG_DEP_TRUE 287 (nil)))
    (expr_list:REG_DEAD (reg:DF 47 xmm10 [orig:85 maxEl.140 ] [85])
        (nil)))

(insn:TI 306 289 323 14 ./CStatUtilities.c:84 (set (reg/v:DF 22 xmm1 [orig:95 maxEl.140 ] [95])
        (unspec:DF [
                (reg/v:DF 22 xmm1 [orig:95 maxEl.140 ] [95])
                (reg:DF 46 xmm9 [orig:90 maxEl.140 ] [90])
            ] 52)) 760 {*ieee_smaxdf3} (insn_list:REG_DEP_TRUE 289 (insn_list:REG_DEP_TRUE 304 (nil)))
    (expr_list:REG_DEAD (reg:DF 46 xmm9 [orig:90 maxEl.140 ] [90])
        (nil)))

(insn:TI 323 306 338 14 ./CStatUtilities.c:84 (set (reg:DF 45 xmm8 [orig:100 maxEl.140 ] [100])
        (unspec:DF [
                (reg:DF 45 xmm8 [orig:100 maxEl.140 ] [100])
                (reg/v:DF 22 xmm1 [orig:95 maxEl.140 ] [95])
            ] 52)) 760 {*ieee_smaxdf3} (insn_list:REG_DEP_TRUE 321 (insn_list:REG_DEP_TRUE 306 (nil)))
    (expr_list:REG_DEAD (reg/v:DF 22 xmm1 [orig:95 maxEl.140 ] [95])
        (nil)))

(insn 338 323 341 14 ./CStatUtilities.c:84 (set (reg/v:DF 22 xmm1 [orig:62 maxEl ] [62])
        (mem:DF (plus:DI (reg/f:DI 5 di [orig:60 ivtmp.139 ] [60])
                (const_int 64 [0x40])) [6 S8 A64])) 94 {*movdf_integer} (insn_list:REG_DEP_ANTI 323 (insn_list:REG_DEP_OUTPUT 306 (nil)))
    (nil))

(insn:TI 341 338 342 14 ./CStatUtilities.c:84 (parallel [
            (set (reg/f:DI 5 di [orig:60 ivtmp.139 ] [60])
                (plus:DI (reg/f:DI 5 di [orig:60 ivtmp.139 ] [60])
                    (const_int 64 [0x40])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (insn_list:REG_DEP_ANTI 21 (insn_list:REG_DEP_ANTI 236 (insn_list:REG_DEP_ANTI 253 (insn_list:REG_DEP_ANTI 270 (insn_list:REG_DEP_ANTI 287 (insn_list:REG_DEP_ANTI 304 (insn_list:REG_DEP_ANTI 321 (insn_list:REG_DEP_ANTI 338 (nil)))))))))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 342 341 64 14 ./CStatUtilities.c:84 (set (reg/v:DF 22 xmm1 [orig:62 maxEl ] [62])
        (unspec:DF [
                (reg/v:DF 22 xmm1 [orig:62 maxEl ] [62])
                (reg:DF 45 xmm8 [orig:100 maxEl.140 ] [100])
            ] 52)) 760 {*ieee_smaxdf3} (insn_list:REG_DEP_TRUE 323 (insn_list:REG_DEP_TRUE 338 (nil)))
    (expr_list:REG_DEAD (reg:DF 45 xmm8 [orig:100 maxEl.140 ] [100])
        (nil)))
;; End of basic block 14, registers live:
 1 [dx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]

(note:HI 64 342 419 NOTE_INSN_LOOP_BEG)

(note 419 64 420 15 ( x (expr_list:REG_DEP_TRUE (reg:DI 5 di [ x ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 420 419 31 15 ( maxEl (expr_list:REG_DEP_TRUE (reg/v:DF 22 xmm1 [orig:62 maxEl ] [62])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 15, registers live: 1 [dx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]
(code_label:HI 31 420 32 15 66 "" [2 uses])

(note:HI 32 31 33 15 [bb 15] NOTE_INSN_BASIC_BLOCK)

(note:HI 33 32 393 15 NOTE_INSN_DELETED)

(insn:TI 393 33 35 15 ./CStatUtilities.c:83 (set (reg:SI 0 ax [71])
        (subreg:SI (plus:DI (reg:DI 1 dx [orig:102 i ] [102])
                (const_int 1 [0x1])) 0)) 194 {*lea_1_rex64} (nil)
    (nil))

(insn:TI 35 393 36 15 ./CStatUtilities.c:83 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [71])
            (reg/v:SI 4 si [orig:65 n ] [65]))) 5 {*cmpsi_1_insn} (insn_list:REG_DEP_TRUE 393 (nil))
    (expr_list:REG_DEAD (reg:SI 0 ax [71])
        (nil)))

(jump_insn:TI 36 35 65 15 ./CStatUtilities.c:83 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref 18)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 393 (insn_list:REG_DEP_TRUE 35 (nil)))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 9000 [0x2328])
            (nil))))
;; End of basic block 15, registers live:
 1 [dx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]

(note:HI 65 36 48 NOTE_INSN_LOOP_END)

(note:HI 48 65 49 NOTE_INSN_FUNCTION_END)

(note:HI 49 48 37 ("./CStatUtilities.c") 88)

;; Start of basic block 16, registers live: 7 [sp] 22 [xmm1]
(code_label:HI 37 49 38 16 62 "" [2 uses])

(note:HI 38 37 51 16 [bb 16] NOTE_INSN_BASIC_BLOCK)

(insn:TI 51 38 421 16 ./CStatUtilities.c:88 (set (reg/i:DF 21 xmm0 [ <result> ])
        (reg/v:DF 22 xmm1 [orig:62 maxEl ] [62])) 94 {*movdf_integer} (nil)
    (expr_list:REG_DEAD (reg/v:DF 22 xmm1 [orig:62 maxEl ] [62])
        (nil)))

(note 421 51 57 16 ( maxEl.140 (expr_list:REG_DEP_TRUE (reg:DF 28 xmm7 [orig:120 maxEl.140 ] [120])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn 57 421 337 16 ./CStatUtilities.c:88 (use (reg/i:DF 21 xmm0 [ <result> ])) -1 (insn_list:REG_DEP_TRUE 51 (nil))
    (nil))

(note:HI 337 57 395 16 ("./CStatUtilities.c") 84)

(note 395 337 396 16 NOTE_INSN_EPILOGUE_BEG)

(jump_insn:TI 396 395 397 16 ./CStatUtilities.c:88 (return) 562 {return_internal} (insn_list:REG_DEP_TRUE 51 (insn_list:REG_DEP_ANTI 57 (nil)))
    (nil))
;; End of basic block 16, registers live:
 7 [sp] 21 [xmm0]

(barrier 397 396 384)

(note 384 397 0 NOTE_INSN_DELETED)


;; Function which_max (which_max)


Basic block 0:
IN:
Stack adjustment: 8
Reg 4: n+0
Reg 5: x+0
Variables:
  name: x
    offset 0
      (reg:DI 5 di [ x ])
  name: n
    offset 0
      (reg:SI 4 si [ n ])

OUT:
Stack adjustment: 8
Reg 4: n+0
Reg 5: x+0
Reg 21: maxEl+0
Reg 37: maxIdx+0
Variables:
  name: maxEl
    offset 0
      (reg/v:DF 21 xmm0 [orig:63 maxEl ] [63])
  name: maxIdx
    offset 0
      (reg:DI 37 r8 [orig:62 maxIdx ] [62])
  name: x
    offset 0
      (reg:DI 5 di [ x ])
  name: n
    offset 0
      (reg:SI 4 si [ n ])


Basic block 1:
IN:
Stack adjustment: 8
Reg 4: n+0
Reg 5: x+0
Reg 21: maxEl+0
Reg 37: maxIdx+0
Variables:
  name: maxEl
    offset 0
      (reg/v:DF 21 xmm0 [orig:63 maxEl ] [63])
  name: maxIdx
    offset 0
      (reg:DI 37 r8 [orig:62 maxIdx ] [62])
  name: x
    offset 0
      (reg:DI 5 di [ x ])
  name: n
    offset 0
      (reg:SI 4 si [ n ])

OUT:
Stack adjustment: 8
Reg 2: i+0
Reg 4: n+0
Reg 5: x+0
Reg 21: maxEl+0
Reg 37: maxIdx+0
Variables:
  name: maxEl
    offset 0
      (reg/v:DF 21 xmm0 [orig:63 maxEl ] [63])
  name: maxIdx
    offset 0
      (reg:DI 37 r8 [orig:62 maxIdx ] [62])
  name: i
    offset 0
      (reg:DI 2 cx [orig:77 i ] [77])
  name: x
    offset 0
      (reg:DI 5 di [ x ])
  name: n
    offset 0
      (reg:SI 4 si [ n ])


Basic block 2:
IN:
Stack adjustment: 8
Reg 2: i+0
Reg 4: n+0
Reg 5: x+0
Reg 21: maxEl+0
Reg 37: maxIdx+0
Variables:
  name: maxEl
    offset 0
      (reg/v:DF 21 xmm0 [orig:63 maxEl ] [63])
  name: maxIdx
    offset 0
      (reg:DI 37 r8 [orig:62 maxIdx ] [62])
  name: i
    offset 0
      (reg:DI 2 cx [orig:77 i ] [77])
  name: x
    offset 0
      (reg:DI 5 di [ x ])
  name: n
    offset 0
      (reg:SI 4 si [ n ])

OUT:
Stack adjustment: 8
Reg 2: i+0
Reg 4: n+0
Reg 21: maxEl+0
Reg 22: maxEl.174+0
Reg 37: maxIdx+0
Variables:
  name: maxEl
    offset 0
      (reg/v:DF 21 xmm0 [orig:63 maxEl ] [63])
  name: maxIdx
    offset 0
      (reg:DI 37 r8 [orig:62 maxIdx ] [62])
  name: i
    offset 0
      (reg:DI 2 cx [orig:77 i ] [77])
  name: maxEl.174
    offset 0
      (reg/v:DF 22 xmm1 [orig:78 maxEl.174 ] [78])
  name: n
    offset 0
      (reg:SI 4 si [ n ])


Basic block 3:
IN:
Stack adjustment: 8
Reg 2: i+0
Reg 4: n+0
Reg 21: maxEl+0
Reg 22: maxEl.174+0
Reg 37: maxIdx+0
Variables:
  name: maxEl
    offset 0
      (reg/v:DF 21 xmm0 [orig:63 maxEl ] [63])
  name: maxIdx
    offset 0
      (reg:DI 37 r8 [orig:62 maxIdx ] [62])
  name: i
    offset 0
      (reg:DI 2 cx [orig:77 i ] [77])
  name: maxEl.174
    offset 0
      (reg/v:DF 22 xmm1 [orig:78 maxEl.174 ] [78])
  name: n
    offset 0
      (reg:SI 4 si [ n ])

OUT:
Stack adjustment: 8
Reg 2: i+0
Reg 4: n+0
Reg 21: maxEl+0
Reg 22: maxEl.174+0
Reg 37: maxIdx+0
Variables:
  name: maxEl
    offset 0
      (reg/v:DF 21 xmm0 [orig:63 maxEl ] [63])
  name: maxIdx
    offset 0
      (reg:DI 37 r8 [orig:62 maxIdx ] [62])
  name: i
    offset 0
      (reg:DI 2 cx [orig:77 i ] [77])
  name: maxEl.174
    offset 0
      (reg/v:DF 22 xmm1 [orig:78 maxEl.174 ] [78])
  name: n
    offset 0
      (reg:SI 4 si [ n ])


Basic block 4:
IN:
Stack adjustment: 8
Reg 2: i+0
Reg 4: n+0
Reg 21: maxEl+0
Reg 22: maxEl.174+0
Reg 37: maxIdx+0
Variables:
  name: maxEl
    offset 0
      (reg/v:DF 21 xmm0 [orig:63 maxEl ] [63])
  name: maxIdx
    offset 0
      (reg:DI 37 r8 [orig:62 maxIdx ] [62])
  name: i
    offset 0
      (reg:DI 2 cx [orig:77 i ] [77])
  name: maxEl.174
    offset 0
      (reg/v:DF 22 xmm1 [orig:78 maxEl.174 ] [78])
  name: n
    offset 0
      (reg:SI 4 si [ n ])

OUT:
Stack adjustment: 8
Reg 2: i+0
Reg 4: n+0
Reg 21: maxEl+0
Reg 22: maxEl.174+0
Reg 37: maxIdx+0
Variables:
  name: maxEl
    offset 0
      (reg/v:DF 21 xmm0 [orig:63 maxEl ] [63])
  name: maxIdx
    offset 0
      (reg:DI 37 r8 [orig:62 maxIdx ] [62])
  name: i
    offset 0
      (reg:DI 2 cx [orig:77 i ] [77])
  name: maxEl.174
    offset 0
      (reg/v:DF 22 xmm1 [orig:78 maxEl.174 ] [78])
  name: n
    offset 0
      (reg:SI 4 si [ n ])


Basic block 5:
IN:
Stack adjustment: 8
Reg 2: i+0
Reg 4: n+0
Reg 21: maxEl+0
Reg 22: maxEl.174+0
Reg 37: maxIdx+0
Variables:
  name: maxEl
    offset 0
      (reg/v:DF 21 xmm0 [orig:63 maxEl ] [63])
  name: maxIdx
    offset 0
      (reg:DI 37 r8 [orig:62 maxIdx ] [62])
  name: i
    offset 0
      (reg:DI 2 cx [orig:77 i ] [77])
  name: maxEl.174
    offset 0
      (reg/v:DF 22 xmm1 [orig:78 maxEl.174 ] [78])
  name: n
    offset 0
      (reg:SI 4 si [ n ])

OUT:
Stack adjustment: 8
Reg 2: i+0
Reg 4: n+0
Reg 21: maxEl+0
Reg 22: maxEl.174+0
Reg 37: maxIdx+0
Variables:
  name: maxEl
    offset 0
      (reg/v:DF 21 xmm0 [orig:63 maxEl ] [63])
  name: maxIdx
    offset 0
      (reg:DI 37 r8 [orig:62 maxIdx ] [62])
  name: i
    offset 0
      (reg:DI 2 cx [orig:77 i ] [77])
  name: maxEl.174
    offset 0
      (reg/v:DF 22 xmm1 [orig:78 maxEl.174 ] [78])
  name: n
    offset 0
      (reg:SI 4 si [ n ])


Basic block 6:
IN:
Stack adjustment: 8
Reg 2: i+0
Reg 4: n+0
Reg 21: maxEl+0
Reg 22: maxEl.174+0
Reg 37: maxIdx+0
Variables:
  name: maxEl
    offset 0
      (reg/v:DF 21 xmm0 [orig:63 maxEl ] [63])
  name: maxIdx
    offset 0
      (reg:DI 37 r8 [orig:62 maxIdx ] [62])
  name: i
    offset 0
      (reg:DI 2 cx [orig:77 i ] [77])
  name: maxEl.174
    offset 0
      (reg/v:DF 22 xmm1 [orig:78 maxEl.174 ] [78])
  name: n
    offset 0
      (reg:SI 4 si [ n ])

OUT:
Stack adjustment: 8
Reg 2: i+0
Reg 4: n+0
Reg 21: maxEl+0
Reg 22: maxEl.174+0
Reg 37: maxIdx+0
Variables:
  name: maxEl
    offset 0
      (reg/v:DF 21 xmm0 [orig:63 maxEl ] [63])
  name: maxIdx
    offset 0
      (reg:DI 37 r8 [orig:62 maxIdx ] [62])
  name: i
    offset 0
      (reg:DI 2 cx [orig:77 i ] [77])
  name: maxEl.174
    offset 0
      (reg/v:DF 22 xmm1 [orig:78 maxEl.174 ] [78])
  name: n
    offset 0
      (reg:SI 4 si [ n ])


Basic block 7:
IN:
Stack adjustment: 8
Reg 2: i+0
Reg 4: n+0
Reg 21: maxEl+0
Reg 22: maxEl.174+0
Reg 37: maxIdx+0
Variables:
  name: maxEl
    offset 0
      (reg/v:DF 21 xmm0 [orig:63 maxEl ] [63])
  name: maxIdx
    offset 0
      (reg:DI 37 r8 [orig:62 maxIdx ] [62])
  name: i
    offset 0
      (reg:DI 2 cx [orig:77 i ] [77])
  name: maxEl.174
    offset 0
      (reg/v:DF 22 xmm1 [orig:78 maxEl.174 ] [78])
  name: n
    offset 0
      (reg:SI 4 si [ n ])

OUT:
Stack adjustment: 8
Reg 2: i+0
Reg 4: n+0
Reg 21: maxEl+0
Reg 22: maxEl.174+0
Reg 37: maxIdx+0
Variables:
  name: maxEl
    offset 0
      (reg/v:DF 21 xmm0 [orig:63 maxEl ] [63])
  name: maxIdx
    offset 0
      (reg:DI 37 r8 [orig:62 maxIdx ] [62])
  name: i
    offset 0
      (reg:DI 2 cx [orig:77 i ] [77])
  name: maxEl.174
    offset 0
      (reg/v:DF 22 xmm1 [orig:78 maxEl.174 ] [78])
  name: n
    offset 0
      (reg:SI 4 si [ n ])


Basic block 8:
IN:
Stack adjustment: 8
Reg 2: i+0
Reg 4: n+0
Reg 21: maxEl+0
Reg 22: maxEl.174+0
Reg 37: maxIdx+0
Variables:
  name: maxEl
    offset 0
      (reg/v:DF 21 xmm0 [orig:63 maxEl ] [63])
  name: maxIdx
    offset 0
      (reg:DI 37 r8 [orig:62 maxIdx ] [62])
  name: i
    offset 0
      (reg:DI 2 cx [orig:77 i ] [77])
  name: maxEl.174
    offset 0
      (reg/v:DF 22 xmm1 [orig:78 maxEl.174 ] [78])
  name: n
    offset 0
      (reg:SI 4 si [ n ])

OUT:
Stack adjustment: 8
Reg 2: i+0
Reg 4: n+0
Reg 21: maxEl+0
Reg 22: maxEl.174+0
Reg 37: maxIdx+0
Variables:
  name: maxEl
    offset 0
      (reg/v:DF 21 xmm0 [orig:63 maxEl ] [63])
  name: maxIdx
    offset 0
      (reg:DI 37 r8 [orig:62 maxIdx ] [62])
  name: i
    offset 0
      (reg:DI 2 cx [orig:77 i ] [77])
  name: maxEl.174
    offset 0
      (reg/v:DF 22 xmm1 [orig:78 maxEl.174 ] [78])
  name: n
    offset 0
      (reg:SI 4 si [ n ])


Basic block 9:
IN:
Stack adjustment: 8
Reg 2: i+0
Reg 4: n+0
Reg 21: maxEl+0
Reg 22: maxEl.174+0
Reg 37: maxIdx+0
Variables:
  name: maxEl
    offset 0
      (reg/v:DF 21 xmm0 [orig:63 maxEl ] [63])
  name: maxIdx
    offset 0
      (reg:DI 37 r8 [orig:62 maxIdx ] [62])
  name: i
    offset 0
      (reg:DI 2 cx [orig:77 i ] [77])
  name: maxEl.174
    offset 0
      (reg/v:DF 22 xmm1 [orig:78 maxEl.174 ] [78])
  name: n
    offset 0
      (reg:SI 4 si [ n ])

OUT:
Stack adjustment: 8
Reg 2: i+0
Reg 4: n+0
Reg 21: maxEl+0
Reg 22: maxEl.174+0
Reg 37: maxIdx+0
Variables:
  name: maxEl
    offset 0
      (reg/v:DF 21 xmm0 [orig:63 maxEl ] [63])
  name: maxIdx
    offset 0
      (reg:DI 37 r8 [orig:62 maxIdx ] [62])
  name: i
    offset 0
      (reg:DI 2 cx [orig:77 i ] [77])
  name: maxEl.174
    offset 0
      (reg/v:DF 22 xmm1 [orig:78 maxEl.174 ] [78])
  name: n
    offset 0
      (reg:SI 4 si [ n ])


Basic block 10:
IN:
Stack adjustment: 8
Reg 2: i+0
Reg 4: n+0
Reg 21: maxEl+0
Reg 22: maxEl.174+0
Reg 37: maxIdx+0
Variables:
  name: maxEl
    offset 0
      (reg/v:DF 21 xmm0 [orig:63 maxEl ] [63])
  name: maxIdx
    offset 0
      (reg:DI 37 r8 [orig:62 maxIdx ] [62])
  name: i
    offset 0
      (reg:DI 2 cx [orig:77 i ] [77])
  name: maxEl.174
    offset 0
      (reg/v:DF 22 xmm1 [orig:78 maxEl.174 ] [78])
  name: n
    offset 0
      (reg:SI 4 si [ n ])

OUT:
Stack adjustment: 8
Reg 2: i+0
Reg 4: n+0
Reg 21: maxEl+0
Reg 22: maxEl.174+0
Reg 37: maxIdx+0
Variables:
  name: maxEl
    offset 0
      (reg/v:DF 21 xmm0 [orig:63 maxEl ] [63])
  name: maxIdx
    offset 0
      (reg:DI 37 r8 [orig:62 maxIdx ] [62])
  name: i
    offset 0
      (reg:DI 2 cx [orig:77 i ] [77])
  name: maxEl.174
    offset 0
      (reg/v:DF 22 xmm1 [orig:78 maxEl.174 ] [78])
  name: n
    offset 0
      (reg:SI 4 si [ n ])


Basic block 11:
IN:
Stack adjustment: 8
Reg 2: i+0
Reg 4: n+0
Reg 21: maxEl+0
Reg 22: maxEl.174+0
Reg 37: maxIdx+0
Variables:
  name: maxEl
    offset 0
      (reg/v:DF 21 xmm0 [orig:63 maxEl ] [63])
  name: maxIdx
    offset 0
      (reg:DI 37 r8 [orig:62 maxIdx ] [62])
  name: i
    offset 0
      (reg:DI 2 cx [orig:77 i ] [77])
  name: maxEl.174
    offset 0
      (reg/v:DF 22 xmm1 [orig:78 maxEl.174 ] [78])
  name: n
    offset 0
      (reg:SI 4 si [ n ])

OUT:
Stack adjustment: 8
Reg 2: i+0
Reg 4: n+0
Reg 21: maxEl+0
Reg 22: maxEl.174+0
Reg 37: maxIdx+0
Variables:
  name: maxEl
    offset 0
      (reg/v:DF 21 xmm0 [orig:63 maxEl ] [63])
  name: maxIdx
    offset 0
      (reg:DI 37 r8 [orig:62 maxIdx ] [62])
  name: i
    offset 0
      (reg:DI 2 cx [orig:77 i ] [77])
  name: maxEl.174
    offset 0
      (reg/v:DF 22 xmm1 [orig:78 maxEl.174 ] [78])
  name: n
    offset 0
      (reg:SI 4 si [ n ])


Basic block 12:
IN:
Stack adjustment: 8
Reg 2: i+0
Reg 4: n+0
Reg 21: maxEl+0
Reg 22: maxEl.174+0
Reg 37: maxIdx+0
Variables:
  name: maxEl
    offset 0
      (reg/v:DF 21 xmm0 [orig:63 maxEl ] [63])
  name: maxIdx
    offset 0
      (reg:DI 37 r8 [orig:62 maxIdx ] [62])
  name: i
    offset 0
      (reg:DI 2 cx [orig:77 i ] [77])
  name: maxEl.174
    offset 0
      (reg/v:DF 22 xmm1 [orig:78 maxEl.174 ] [78])
  name: n
    offset 0
      (reg:SI 4 si [ n ])

OUT:
Stack adjustment: 8
Reg 2: i+0
Reg 4: n+0
Reg 21: maxEl+0
Reg 22: maxEl.174+0
Reg 37: maxIdx+0
Variables:
  name: maxEl
    offset 0
      (reg/v:DF 21 xmm0 [orig:63 maxEl ] [63])
  name: maxIdx
    offset 0
      (reg:DI 37 r8 [orig:62 maxIdx ] [62])
  name: i
    offset 0
      (reg:DI 2 cx [orig:77 i ] [77])
  name: maxEl.174
    offset 0
      (reg/v:DF 22 xmm1 [orig:78 maxEl.174 ] [78])
  name: n
    offset 0
      (reg:SI 4 si [ n ])


Basic block 13:
IN:
Stack adjustment: 8
Reg 2: i+0
Reg 4: n+0
Reg 21: maxEl+0
Reg 22: maxEl.174+0
Reg 37: maxIdx+0
Variables:
  name: maxEl
    offset 0
      (reg/v:DF 21 xmm0 [orig:63 maxEl ] [63])
  name: maxIdx
    offset 0
      (reg:DI 37 r8 [orig:62 maxIdx ] [62])
  name: i
    offset 0
      (reg:DI 2 cx [orig:77 i ] [77])
  name: maxEl.174
    offset 0
      (reg/v:DF 22 xmm1 [orig:78 maxEl.174 ] [78])
  name: n
    offset 0
      (reg:SI 4 si [ n ])

OUT:
Stack adjustment: 8
Reg 2: i+0
Reg 4: n+0
Reg 21: maxEl+0
Reg 22: maxEl.174+0
Reg 37: maxIdx+0
Variables:
  name: maxEl
    offset 0
      (reg/v:DF 21 xmm0 [orig:63 maxEl ] [63])
  name: maxIdx
    offset 0
      (reg:DI 37 r8 [orig:62 maxIdx ] [62])
  name: i
    offset 0
      (reg:DI 2 cx [orig:77 i ] [77])
  name: maxEl.174
    offset 0
      (reg/v:DF 22 xmm1 [orig:78 maxEl.174 ] [78])
  name: n
    offset 0
      (reg:SI 4 si [ n ])


Basic block 14:
IN:
Stack adjustment: 8
Reg 2: i+0
Reg 4: n+0
Reg 21: maxEl+0
Reg 22: maxEl.174+0
Reg 37: maxIdx+0
Variables:
  name: maxEl
    offset 0
      (reg/v:DF 21 xmm0 [orig:63 maxEl ] [63])
  name: maxIdx
    offset 0
      (reg:DI 37 r8 [orig:62 maxIdx ] [62])
  name: i
    offset 0
      (reg:DI 2 cx [orig:77 i ] [77])
  name: maxEl.174
    offset 0
      (reg/v:DF 22 xmm1 [orig:78 maxEl.174 ] [78])
  name: n
    offset 0
      (reg:SI 4 si [ n ])

OUT:
Stack adjustment: 8
Reg 2: i+0
Reg 4: n+0
Reg 21: maxEl+0
Reg 22: maxEl.174+0
Reg 37: maxIdx+0
Variables:
  name: maxEl
    offset 0
      (reg/v:DF 21 xmm0 [orig:63 maxEl ] [63])
  name: maxIdx
    offset 0
      (reg:DI 37 r8 [orig:62 maxIdx ] [62])
  name: i
    offset 0
      (reg:DI 2 cx [orig:77 i ] [77])
  name: maxEl.174
    offset 0
      (reg/v:DF 22 xmm1 [orig:78 maxEl.174 ] [78])
  name: n
    offset 0
      (reg:SI 4 si [ n ])


Basic block 15:
IN:
Stack adjustment: 8
Reg 2: i+0
Reg 4: n+0
Reg 21: maxEl+0
Reg 22: maxEl.174+0
Reg 37: maxIdx+0
Variables:
  name: maxEl
    offset 0
      (reg/v:DF 21 xmm0 [orig:63 maxEl ] [63])
  name: maxIdx
    offset 0
      (reg:DI 37 r8 [orig:62 maxIdx ] [62])
  name: i
    offset 0
      (reg:DI 2 cx [orig:77 i ] [77])
  name: maxEl.174
    offset 0
      (reg/v:DF 22 xmm1 [orig:78 maxEl.174 ] [78])
  name: n
    offset 0
      (reg:SI 4 si [ n ])

OUT:
Stack adjustment: 8
Reg 2: i+0
Reg 4: n+0
Reg 21: maxEl+0
Reg 22: maxEl.174+0
Reg 37: maxIdx+0
Variables:
  name: maxEl
    offset 0
      (reg/v:DF 21 xmm0 [orig:63 maxEl ] [63])
  name: maxIdx
    offset 0
      (reg:DI 37 r8 [orig:62 maxIdx ] [62])
  name: i
    offset 0
      (reg:DI 2 cx [orig:77 i ] [77])
  name: maxEl.174
    offset 0
      (reg/v:DF 22 xmm1 [orig:78 maxEl.174 ] [78])
  name: n
    offset 0
      (reg:SI 4 si [ n ])


Basic block 16:
IN:
Stack adjustment: 8
Reg 2: i+0
Reg 4: n+0
Reg 21: maxEl+0
Reg 22: maxEl.174+0
Reg 37: maxIdx+0
Variables:
  name: maxEl
    offset 0
      (reg/v:DF 21 xmm0 [orig:63 maxEl ] [63])
  name: maxIdx
    offset 0
      (reg:DI 37 r8 [orig:62 maxIdx ] [62])
  name: i
    offset 0
      (reg:DI 2 cx [orig:77 i ] [77])
  name: maxEl.174
    offset 0
      (reg/v:DF 22 xmm1 [orig:78 maxEl.174 ] [78])
  name: n
    offset 0
      (reg:SI 4 si [ n ])

OUT:
Stack adjustment: 8
Reg 2: i+0
Reg 4: n+0
Reg 21: maxEl+0
Reg 22: maxEl.174+0
Reg 37: maxIdx+0
Variables:
  name: maxEl
    offset 0
      (reg/v:DF 21 xmm0 [orig:63 maxEl ] [63])
  name: maxIdx
    offset 0
      (reg:DI 37 r8 [orig:62 maxIdx ] [62])
  name: i
    offset 0
      (reg:DI 2 cx [orig:77 i ] [77])
  name: maxEl.174
    offset 0
      (reg/v:DF 22 xmm1 [orig:78 maxEl.174 ] [78])
  name: n
    offset 0
      (reg:SI 4 si [ n ])


Basic block 17:
IN:
Stack adjustment: 8
Reg 2: i+0
Reg 4: n+0
Reg 21: maxEl+0
Reg 22: maxEl.174+0
Reg 37: maxIdx+0
Variables:
  name: maxEl
    offset 0
      (reg/v:DF 21 xmm0 [orig:63 maxEl ] [63])
  name: maxIdx
    offset 0
      (reg:DI 37 r8 [orig:62 maxIdx ] [62])
  name: i
    offset 0
      (reg:DI 2 cx [orig:77 i ] [77])
  name: maxEl.174
    offset 0
      (reg/v:DF 22 xmm1 [orig:78 maxEl.174 ] [78])
  name: n
    offset 0
      (reg:SI 4 si [ n ])

OUT:
Stack adjustment: 8
Reg 2: i+0
Reg 4: n+0
Reg 21: maxEl+0
Reg 22: maxEl.174+0
Reg 37: maxIdx+0
Variables:
  name: maxEl
    offset 0
      (reg/v:DF 21 xmm0 [orig:63 maxEl ] [63])
  name: maxIdx
    offset 0
      (reg:DI 37 r8 [orig:62 maxIdx ] [62])
  name: i
    offset 0
      (reg:DI 2 cx [orig:77 i ] [77])
  name: maxEl.174
    offset 0
      (reg/v:DF 22 xmm1 [orig:78 maxEl.174 ] [78])
  name: n
    offset 0
      (reg:SI 4 si [ n ])


Basic block 18:
IN:
Stack adjustment: 8
Reg 2: i+0
Reg 4: n+0
Reg 21: maxEl+0
Reg 22: maxEl.174+0
Reg 37: maxIdx+0
Variables:
  name: maxEl
    offset 0
      (reg/v:DF 21 xmm0 [orig:63 maxEl ] [63])
  name: maxIdx
    offset 0
      (reg:DI 37 r8 [orig:62 maxIdx ] [62])
  name: i
    offset 0
      (reg:DI 2 cx [orig:77 i ] [77])
  name: maxEl.174
    offset 0
      (reg/v:DF 22 xmm1 [orig:78 maxEl.174 ] [78])
  name: n
    offset 0
      (reg:SI 4 si [ n ])

OUT:
Stack adjustment: 8
Reg 2: i+0
Reg 4: n+0
Reg 21: maxEl+0
Reg 22: maxEl.174+0
Reg 37: maxIdx+0
Variables:
  name: maxEl
    offset 0
      (reg/v:DF 21 xmm0 [orig:63 maxEl ] [63])
  name: maxIdx
    offset 0
      (reg:DI 37 r8 [orig:62 maxIdx ] [62])
  name: i
    offset 0
      (reg:DI 2 cx [orig:77 i ] [77])
  name: maxEl.174
    offset 0
      (reg/v:DF 22 xmm1 [orig:78 maxEl.174 ] [78])
  name: n
    offset 0
      (reg:SI 4 si [ n ])


Basic block 19:
IN:
Stack adjustment: 8
Reg 2: i+0
Reg 4: n+0
Reg 21: maxEl+0
Reg 22: maxEl.174+0
Reg 37: maxIdx+0
Variables:
  name: maxEl
    offset 0
      (reg/v:DF 21 xmm0 [orig:63 maxEl ] [63])
  name: maxIdx
    offset 0
      (reg:DI 37 r8 [orig:62 maxIdx ] [62])
  name: i
    offset 0
      (reg:DI 2 cx [orig:77 i ] [77])
  name: maxEl.174
    offset 0
      (reg/v:DF 22 xmm1 [orig:78 maxEl.174 ] [78])
  name: n
    offset 0
      (reg:SI 4 si [ n ])

OUT:
Stack adjustment: 8
Reg 2: i+0
Reg 4: n+0
Reg 21: maxEl+0
Reg 22: maxEl.174+0
Reg 37: maxIdx+0
Variables:
  name: maxEl
    offset 0
      (reg/v:DF 21 xmm0 [orig:63 maxEl ] [63])
  name: maxIdx
    offset 0
      (reg:DI 37 r8 [orig:62 maxIdx ] [62])
  name: i
    offset 0
      (reg:DI 2 cx [orig:77 i ] [77])
  name: maxEl.174
    offset 0
      (reg/v:DF 22 xmm1 [orig:78 maxEl.174 ] [78])
  name: n
    offset 0
      (reg:SI 4 si [ n ])


Basic block 20:
IN:
Stack adjustment: 8
Reg 2: i+0
Reg 4: n+0
Reg 21: maxEl+0
Reg 22: maxEl.174+0
Reg 37: maxIdx+0
Variables:
  name: maxEl
    offset 0
      (reg/v:DF 21 xmm0 [orig:63 maxEl ] [63])
  name: maxIdx
    offset 0
      (reg:DI 37 r8 [orig:62 maxIdx ] [62])
  name: i
    offset 0
      (reg:DI 2 cx [orig:77 i ] [77])
  name: maxEl.174
    offset 0
      (reg/v:DF 22 xmm1 [orig:78 maxEl.174 ] [78])
  name: n
    offset 0
      (reg:SI 4 si [ n ])

OUT:
Stack adjustment: 8
Reg 2: i+0
Reg 4: n+0
Reg 21: maxEl+0
Reg 22: maxEl.174+0
Reg 37: maxIdx+0
Variables:
  name: maxEl
    offset 0
      (reg/v:DF 21 xmm0 [orig:63 maxEl ] [63])
  name: maxIdx
    offset 0
      (reg:DI 37 r8 [orig:62 maxIdx ] [62])
  name: i
    offset 0
      (reg:DI 2 cx [orig:77 i ] [77])
  name: maxEl.174
    offset 0
      (reg/v:DF 22 xmm1 [orig:78 maxEl.174 ] [78])
  name: n
    offset 0
      (reg:SI 4 si [ n ])


Basic block 21:
IN:
Stack adjustment: 8
Reg 2: i+0
Reg 4: n+0
Reg 21: maxEl+0
Reg 22: maxEl.174+0
Reg 37: maxIdx+0
Variables:
  name: maxEl
    offset 0
      (reg/v:DF 21 xmm0 [orig:63 maxEl ] [63])
  name: maxIdx
    offset 0
      (reg:DI 37 r8 [orig:62 maxIdx ] [62])
  name: i
    offset 0
      (reg:DI 2 cx [orig:77 i ] [77])
  name: maxEl.174
    offset 0
      (reg/v:DF 22 xmm1 [orig:78 maxEl.174 ] [78])
  name: n
    offset 0
      (reg:SI 4 si [ n ])

OUT:
Stack adjustment: 8
Reg 2: i+0
Reg 4: n+0
Reg 21: maxEl+0
Reg 22: maxEl.174+0
Reg 37: maxIdx+0
Variables:
  name: maxEl
    offset 0
      (reg/v:DF 21 xmm0 [orig:63 maxEl ] [63])
  name: maxIdx
    offset 0
      (reg:DI 37 r8 [orig:62 maxIdx ] [62])
  name: i
    offset 0
      (reg:DI 2 cx [orig:77 i ] [77])
  name: maxEl.174
    offset 0
      (reg/v:DF 22 xmm1 [orig:78 maxEl.174 ] [78])
  name: n
    offset 0
      (reg:SI 4 si [ n ])


Basic block 22:
IN:
Stack adjustment: 8
Reg 2: i+0
Reg 4: n+0
Reg 21: maxEl+0
Reg 22: maxEl.174+0
Reg 37: maxIdx+0
Variables:
  name: maxEl
    offset 0
      (reg/v:DF 21 xmm0 [orig:63 maxEl ] [63])
  name: maxIdx
    offset 0
      (reg:DI 37 r8 [orig:62 maxIdx ] [62])
  name: i
    offset 0
      (reg:DI 2 cx [orig:77 i ] [77])
  name: maxEl.174
    offset 0
      (reg/v:DF 22 xmm1 [orig:78 maxEl.174 ] [78])
  name: n
    offset 0
      (reg:SI 4 si [ n ])

OUT:
Stack adjustment: 8
Reg 2: i+0
Reg 4: n+0
Reg 21: maxEl+0
Reg 22: maxEl.174+0
Reg 37: maxIdx+0
Variables:
  name: maxEl
    offset 0
      (reg/v:DF 21 xmm0 [orig:63 maxEl ] [63])
  name: maxIdx
    offset 0
      (reg:DI 37 r8 [orig:62 maxIdx ] [62])
  name: i
    offset 0
      (reg:DI 2 cx [orig:77 i ] [77])
  name: maxEl.174
    offset 0
      (reg/v:DF 22 xmm1 [orig:78 maxEl.174 ] [78])
  name: n
    offset 0
      (reg:SI 4 si [ n ])


Basic block 23:
IN:
Stack adjustment: 8
Reg 2: i+0
Reg 4: n+0
Reg 21: maxEl+0
Reg 22: maxEl.174+0
Reg 37: maxIdx+0
Variables:
  name: maxEl
    offset 0
      (reg/v:DF 21 xmm0 [orig:63 maxEl ] [63])
  name: maxIdx
    offset 0
      (reg:DI 37 r8 [orig:62 maxIdx ] [62])
  name: i
    offset 0
      (reg:DI 2 cx [orig:77 i ] [77])
  name: maxEl.174
    offset 0
      (reg/v:DF 22 xmm1 [orig:78 maxEl.174 ] [78])
  name: n
    offset 0
      (reg:SI 4 si [ n ])

OUT:
Stack adjustment: 8
Reg 2: i+0
Reg 4: n+0
Reg 21: maxEl+0
Reg 22: maxEl.174+0
Reg 37: maxIdx+0
Variables:
  name: maxEl
    offset 0
      (reg/v:DF 21 xmm0 [orig:63 maxEl ] [63])
  name: maxIdx
    offset 0
      (reg:DI 37 r8 [orig:62 maxIdx ] [62])
  name: i
    offset 0
      (reg:DI 2 cx [orig:77 i ] [77])
  name: maxEl.174
    offset 0
      (reg/v:DF 22 xmm1 [orig:78 maxEl.174 ] [78])
  name: n
    offset 0
      (reg:SI 4 si [ n ])


Basic block 24:
IN:
Stack adjustment: 8
Reg 2: i+0
Reg 4: n+0
Reg 21: maxEl+0
Reg 22: maxEl.174+0
Reg 37: maxIdx+0
Variables:
  name: maxEl
    offset 0
      (reg/v:DF 21 xmm0 [orig:63 maxEl ] [63])
  name: maxIdx
    offset 0
      (reg:DI 37 r8 [orig:62 maxIdx ] [62])
  name: i
    offset 0
      (reg:DI 2 cx [orig:77 i ] [77])
  name: maxEl.174
    offset 0
      (reg/v:DF 22 xmm1 [orig:78 maxEl.174 ] [78])
  name: n
    offset 0
      (reg:SI 4 si [ n ])

OUT:
Stack adjustment: 8
Reg 2: i+0
Reg 4: n+0
Reg 21: maxEl+0
Reg 22: maxEl.174+0
Reg 37: maxIdx+0
Variables:
  name: maxEl
    offset 0
      (reg/v:DF 21 xmm0 [orig:63 maxEl ] [63])
  name: maxIdx
    offset 0
      (reg:DI 37 r8 [orig:62 maxIdx ] [62])
  name: i
    offset 0
      (reg:DI 2 cx [orig:77 i ] [77])
  name: maxEl.174
    offset 0
      (reg/v:DF 22 xmm1 [orig:78 maxEl.174 ] [78])
  name: n
    offset 0
      (reg:SI 4 si [ n ])


Basic block 25:
IN:
Stack adjustment: 8
Reg 2: i+0
Reg 4: n+0
Reg 21: maxEl+0
Reg 22: maxEl.174+0
Reg 37: maxIdx+0
Variables:
  name: maxEl
    offset 0
      (reg/v:DF 21 xmm0 [orig:63 maxEl ] [63])
  name: maxIdx
    offset 0
      (reg:DI 37 r8 [orig:62 maxIdx ] [62])
  name: i
    offset 0
      (reg:DI 2 cx [orig:77 i ] [77])
  name: maxEl.174
    offset 0
      (reg/v:DF 22 xmm1 [orig:78 maxEl.174 ] [78])
  name: n
    offset 0
      (reg:SI 4 si [ n ])

OUT:
Stack adjustment: 8
Reg 2: i+0
Reg 4: n+0
Reg 21: maxEl+0
Reg 22: maxEl.174+0
Reg 37: maxIdx+0
Variables:
  name: maxEl
    offset 0
      (reg/v:DF 21 xmm0 [orig:63 maxEl ] [63])
  name: maxIdx
    offset 0
      (reg:DI 37 r8 [orig:62 maxIdx ] [62])
  name: i
    offset 0
      (reg:DI 2 cx [orig:77 i ] [77])
  name: maxEl.174
    offset 0
      (reg/v:DF 22 xmm1 [orig:78 maxEl.174 ] [78])
  name: n
    offset 0
      (reg:SI 4 si [ n ])


Basic block 26:
IN:
Stack adjustment: 8
Reg 2: i+0
Reg 4: n+0
Reg 21: maxEl+0
Reg 22: maxEl.174+0
Reg 37: maxIdx+0
Variables:
  name: maxEl
    offset 0
      (reg/v:DF 21 xmm0 [orig:63 maxEl ] [63])
  name: maxIdx
    offset 0
      (reg:DI 37 r8 [orig:62 maxIdx ] [62])
  name: i
    offset 0
      (reg:DI 2 cx [orig:77 i ] [77])
  name: maxEl.174
    offset 0
      (reg/v:DF 22 xmm1 [orig:78 maxEl.174 ] [78])
  name: n
    offset 0
      (reg:SI 4 si [ n ])

OUT:
Stack adjustment: 8
Reg 2: i+0
Reg 4: n+0
Reg 21: maxEl+0
Reg 22: maxEl.174+0
Reg 37: maxIdx+0
Variables:
  name: maxEl
    offset 0
      (reg/v:DF 21 xmm0 [orig:63 maxEl ] [63])
  name: maxIdx
    offset 0
      (reg:DI 37 r8 [orig:62 maxIdx ] [62])
  name: i
    offset 0
      (reg:DI 2 cx [orig:77 i ] [77])
  name: maxEl.174
    offset 0
      (reg/v:DF 22 xmm1 [orig:78 maxEl.174 ] [78])
  name: n
    offset 0
      (reg:SI 4 si [ n ])


Basic block 27:
IN:
Stack adjustment: 8
Reg 2: i+0
Reg 4: n+0
Reg 21: maxEl+0
Reg 22: maxEl.174+0
Reg 37: maxIdx+0
Variables:
  name: maxEl
    offset 0
      (reg/v:DF 21 xmm0 [orig:63 maxEl ] [63])
  name: maxIdx
    offset 0
      (reg:DI 37 r8 [orig:62 maxIdx ] [62])
  name: i
    offset 0
      (reg:DI 2 cx [orig:77 i ] [77])
  name: maxEl.174
    offset 0
      (reg/v:DF 22 xmm1 [orig:78 maxEl.174 ] [78])
  name: n
    offset 0
      (reg:SI 4 si [ n ])

OUT:
Stack adjustment: 8
Reg 2: i+0
Reg 4: n+0
Reg 21: maxEl+0
Reg 22: maxEl.174+0
Reg 37: maxIdx+0
Variables:
  name: maxEl
    offset 0
      (reg/v:DF 21 xmm0 [orig:63 maxEl ] [63])
  name: maxIdx
    offset 0
      (reg:DI 37 r8 [orig:62 maxIdx ] [62])
  name: i
    offset 0
      (reg:DI 2 cx [orig:77 i ] [77])
  name: maxEl.174
    offset 0
      (reg/v:DF 22 xmm1 [orig:78 maxEl.174 ] [78])
  name: n
    offset 0
      (reg:SI 4 si [ n ])


Basic block 28:
IN:
Stack adjustment: 8
Reg 2: i+0
Reg 4: n+0
Reg 5: x+0
Reg 21: maxEl.174+0 maxEl+0
Reg 22: maxEl.174+0
Reg 37: maxIdx+0
Variables:
  name: maxEl.174
    offset 0
      (reg/v:DF 22 xmm1 [orig:78 maxEl.174 ] [78])
      (reg/v:DF 21 xmm0 [orig:100 maxEl.174 ] [100])
  name: x
    offset 0
      (reg:DI 5 di [ x ])
  name: n
    offset 0
      (reg:SI 4 si [ n ])
  name: maxEl
    offset 0
      (reg/v:DF 21 xmm0 [orig:63 maxEl ] [63])
  name: maxIdx
    offset 0
      (reg:DI 37 r8 [orig:62 maxIdx ] [62])
  name: i
    offset 0
      (reg:DI 2 cx [orig:77 i ] [77])

OUT:
Stack adjustment: 8
Reg 2: i+0
Reg 4: n+0
Reg 5: x+0
Reg 21: maxEl+0 maxEl.174+0
Reg 22: maxEl.174+0
Reg 37: maxIdx+0
Variables:
  name: maxEl.174
    offset 0
      (reg/v:DF 22 xmm1 [orig:78 maxEl.174 ] [78])
      (reg/v:DF 21 xmm0 [orig:100 maxEl.174 ] [100])
  name: x
    offset 0
      (reg:DI 5 di [ x ])
  name: n
    offset 0
      (reg:SI 4 si [ n ])
  name: maxEl
    offset 0
      (reg/v:DF 21 xmm0 [orig:63 maxEl ] [63])
  name: maxIdx
    offset 0
      (reg:DI 37 r8 [orig:62 maxIdx ] [62])
  name: i
    offset 0
      (reg:DI 2 cx [orig:77 i ] [77])


Basic block 29:
IN:
Stack adjustment: 8
Reg 2: i+0
Reg 4: n+0
Reg 21: maxEl.174+0 maxEl+0
Reg 22: maxEl.174+0
Reg 37: maxIdx+0
Variables:
  name: maxEl.174
    offset 0
      (reg/v:DF 22 xmm1 [orig:78 maxEl.174 ] [78])
      (reg/v:DF 21 xmm0 [orig:100 maxEl.174 ] [100])
  name: n
    offset 0
      (reg:SI 4 si [ n ])
  name: maxEl
    offset 0
      (reg/v:DF 21 xmm0 [orig:63 maxEl ] [63])
  name: maxIdx
    offset 0
      (reg:DI 37 r8 [orig:62 maxIdx ] [62])
  name: i
    offset 0
      (reg:DI 2 cx [orig:77 i ] [77])

OUT:
Stack adjustment: 8
Reg 2: i+0
Reg 4: n+0
Reg 21: maxEl+0 maxEl.174+0
Reg 22: maxEl.174+0
Reg 37: maxIdx+0
Variables:
  name: n
    offset 0
      (reg:SI 4 si [ n ])
  name: maxEl
    offset 0
      (reg/v:DF 21 xmm0 [orig:63 maxEl ] [63])
  name: maxIdx
    offset 0
      (reg:DI 37 r8 [orig:62 maxIdx ] [62])
  name: i
    offset 0
      (reg:DI 2 cx [orig:77 i ] [77])
  name: maxEl.174
    offset 0
      (reg/v:DF 22 xmm1 [orig:78 maxEl.174 ] [78])
      (reg/v:DF 21 xmm0 [orig:100 maxEl.174 ] [100])


Basic block 30:
IN:
Stack adjustment: 8
Reg 2: i+0
Reg 4: n+0
Reg 21: maxEl.174+0 maxEl+0
Reg 22: maxEl.174+0
Reg 37: maxIdx+0
Variables:
  name: n
    offset 0
      (reg:SI 4 si [ n ])
  name: maxEl
    offset 0
      (reg/v:DF 21 xmm0 [orig:63 maxEl ] [63])
  name: maxIdx
    offset 0
      (reg:DI 37 r8 [orig:62 maxIdx ] [62])
  name: i
    offset 0
      (reg:DI 2 cx [orig:77 i ] [77])
  name: maxEl.174
    offset 0
      (reg/v:DF 22 xmm1 [orig:78 maxEl.174 ] [78])
      (reg/v:DF 21 xmm0 [orig:100 maxEl.174 ] [100])

OUT:
Stack adjustment: 8
Reg 2: i+0
Reg 4: n+0
Reg 21: maxEl.174+0
Reg 22: maxEl.174+0
Reg 37: maxIdx+0
Variables:
  name: maxEl.174
    offset 0
      (reg/v:DF 22 xmm1 [orig:59 maxEl.174 ] [59])
      (reg/v:DF 21 xmm0 [orig:76 maxEl.174 ] [76])
  name: n
    offset 0
      (reg:SI 4 si [ n ])
  name: maxIdx
    offset 0
      (reg:DI 37 r8 [orig:62 maxIdx ] [62])
  name: i
    offset 0
      (reg:DI 2 cx [orig:77 i ] [77])


Basic block 31:
IN:
Stack adjustment: 8
Reg 2: i+0
Reg 4: n+0
Reg 21: maxEl.174+0
Reg 22: maxEl.174+0
Reg 37: maxIdx+0
Variables:
  name: maxIdx
    offset 0
      (reg:DI 37 r8 [orig:62 maxIdx ] [62])
  name: i
    offset 0
      (reg:DI 2 cx [orig:77 i ] [77])
  name: maxEl.174
    offset 0
      (reg/v:DF 22 xmm1 [orig:59 maxEl.174 ] [59])
      (reg/v:DF 21 xmm0 [orig:76 maxEl.174 ] [76])
  name: n
    offset 0
      (reg:SI 4 si [ n ])

OUT:
Stack adjustment: 8
Reg 2: i+0
Reg 4: n+0
Reg 21: maxEl.174+0
Reg 22: maxEl.174+0
Reg 37: maxIdx+0
Variables:
  name: maxIdx
    offset 0
      (reg:DI 37 r8 [orig:62 maxIdx ] [62])
  name: i
    offset 0
      (reg:DI 2 cx [orig:77 i ] [77])
  name: maxEl.174
    offset 0
      (reg/v:DF 22 xmm1 [orig:59 maxEl.174 ] [59])
      (reg/v:DF 21 xmm0 [orig:76 maxEl.174 ] [76])
  name: n
    offset 0
      (reg:SI 4 si [ n ])


Basic block 32:
IN:
Stack adjustment: 8
Reg 2: i+0
Reg 4: n+0
Reg 21: maxEl.174+0
Reg 22: maxEl.174+0
Reg 37: maxIdx+0
Variables:
  name: maxIdx
    offset 0
      (reg:DI 37 r8 [orig:62 maxIdx ] [62])
  name: i
    offset 0
      (reg:DI 2 cx [orig:77 i ] [77])
  name: maxEl.174
    offset 0
      (reg/v:DF 22 xmm1 [orig:59 maxEl.174 ] [59])
      (reg/v:DF 21 xmm0 [orig:76 maxEl.174 ] [76])
  name: n
    offset 0
      (reg:SI 4 si [ n ])

OUT:
Stack adjustment: 8
Reg 2: i+0
Reg 4: n+0
Reg 21: maxEl.174+0
Reg 22: maxEl.174+0
Reg 37: maxIdx+0
Variables:
  name: maxIdx
    offset 0
      (reg:DI 37 r8 [orig:62 maxIdx ] [62])
  name: i
    offset 0
      (reg:DI 2 cx [orig:77 i ] [77])
  name: maxEl.174
    offset 0
      (reg/v:DF 21 xmm0 [orig:76 maxEl.174 ] [76])
      (reg/v:DF 22 xmm1 [orig:59 maxEl.174 ] [59])
  name: n
    offset 0
      (reg:SI 4 si [ n ])


Basic block 33:
IN:
Stack adjustment: 8
Reg 2: i+0
Reg 4: n+0
Reg 21: maxEl.174+0
Reg 22: maxEl.174+0
Reg 37: maxIdx+0
Variables:
  name: maxIdx
    offset 0
      (reg:DI 37 r8 [orig:62 maxIdx ] [62])
  name: i
    offset 0
      (reg:DI 2 cx [orig:77 i ] [77])
  name: maxEl.174
    offset 0
      (reg/v:DF 21 xmm0 [orig:76 maxEl.174 ] [76])
      (reg/v:DF 22 xmm1 [orig:59 maxEl.174 ] [59])
  name: n
    offset 0
      (reg:SI 4 si [ n ])

OUT:
Stack adjustment: 8
Reg 2: i+0
Reg 4: n+0
Reg 21: maxEl.174+0
Reg 22: maxEl.174+0
Reg 37: maxIdx+0
Variables:
  name: maxIdx
    offset 0
      (reg:DI 37 r8 [orig:62 maxIdx ] [62])
  name: i
    offset 0
      (reg:DI 2 cx [orig:77 i ] [77])
  name: maxEl.174
    offset 0
      (reg/v:DF 21 xmm0 [orig:76 maxEl.174 ] [76])
      (reg/v:DF 22 xmm1 [orig:59 maxEl.174 ] [59])
  name: n
    offset 0
      (reg:SI 4 si [ n ])


Basic block 34:
IN:
Stack adjustment: 8
Reg 2: i+0
Reg 4: n+0
Reg 21: maxEl.174+0
Reg 22: maxEl.174+0
Reg 37: maxIdx+0
Variables:
  name: maxIdx
    offset 0
      (reg:DI 37 r8 [orig:62 maxIdx ] [62])
  name: i
    offset 0
      (reg:DI 2 cx [orig:77 i ] [77])
  name: maxEl.174
    offset 0
      (reg/v:DF 21 xmm0 [orig:76 maxEl.174 ] [76])
      (reg/v:DF 22 xmm1 [orig:59 maxEl.174 ] [59])
  name: n
    offset 0
      (reg:SI 4 si [ n ])

OUT:
Stack adjustment: 8
Reg 2: i+0
Reg 4: n+0
Reg 21: maxEl.174+0
Reg 22: maxEl.174+0
Reg 37: maxIdx+0
Variables:
  name: maxIdx
    offset 0
      (reg:DI 37 r8 [orig:62 maxIdx ] [62])
  name: i
    offset 0
      (reg:DI 2 cx [orig:77 i ] [77])
  name: maxEl.174
    offset 0
      (reg/v:DF 22 xmm1 [orig:88 maxEl.174 ] [88])
      (reg/v:DF 21 xmm0 [orig:76 maxEl.174 ] [76])
  name: n
    offset 0
      (reg:SI 4 si [ n ])


Basic block 35:
IN:
Stack adjustment: 8
Reg 2: i+0
Reg 4: n+0
Reg 21: maxEl.174+0
Reg 22: maxEl.174+0
Reg 37: maxIdx+0
Variables:
  name: maxIdx
    offset 0
      (reg:DI 37 r8 [orig:62 maxIdx ] [62])
  name: i
    offset 0
      (reg:DI 2 cx [orig:77 i ] [77])
  name: maxEl.174
    offset 0
      (reg/v:DF 22 xmm1 [orig:88 maxEl.174 ] [88])
      (reg/v:DF 21 xmm0 [orig:76 maxEl.174 ] [76])
  name: n
    offset 0
      (reg:SI 4 si [ n ])

OUT:
Stack adjustment: 8
Reg 2: i+0
Reg 4: n+0
Reg 21: maxEl.174+0
Reg 22: maxEl.174+0
Reg 37: maxIdx+0
Variables:
  name: maxIdx
    offset 0
      (reg:DI 37 r8 [orig:62 maxIdx ] [62])
  name: i
    offset 0
      (reg:DI 2 cx [orig:77 i ] [77])
  name: maxEl.174
    offset 0
      (reg/v:DF 22 xmm1 [orig:88 maxEl.174 ] [88])
      (reg/v:DF 21 xmm0 [orig:76 maxEl.174 ] [76])
  name: n
    offset 0
      (reg:SI 4 si [ n ])


Basic block 36:
IN:
Stack adjustment: 8
Reg 2: i+0
Reg 4: n+0
Reg 21: maxEl.174+0
Reg 22: maxEl.174+0
Reg 37: maxIdx+0
Variables:
  name: maxIdx
    offset 0
      (reg:DI 37 r8 [orig:62 maxIdx ] [62])
  name: i
    offset 0
      (reg:DI 2 cx [orig:77 i ] [77])
  name: maxEl.174
    offset 0
      (reg/v:DF 22 xmm1 [orig:88 maxEl.174 ] [88])
      (reg/v:DF 21 xmm0 [orig:76 maxEl.174 ] [76])
  name: n
    offset 0
      (reg:SI 4 si [ n ])

OUT:
Stack adjustment: 8
Reg 2: i+0
Reg 4: n+0
Reg 21: maxEl.174+0
Reg 22: maxEl.174+0
Reg 37: maxIdx+0
Variables:
  name: maxIdx
    offset 0
      (reg:DI 37 r8 [orig:62 maxIdx ] [62])
  name: i
    offset 0
      (reg:DI 2 cx [orig:77 i ] [77])
  name: maxEl.174
    offset 0
      (reg/v:DF 21 xmm0 [orig:92 maxEl.174 ] [92])
      (reg/v:DF 22 xmm1 [orig:88 maxEl.174 ] [88])
  name: n
    offset 0
      (reg:SI 4 si [ n ])


Basic block 37:
IN:
Stack adjustment: 8
Reg 2: i+0
Reg 4: n+0
Reg 21: maxEl.174+0
Reg 22: maxEl.174+0
Reg 37: maxIdx+0
Variables:
  name: maxIdx
    offset 0
      (reg:DI 37 r8 [orig:62 maxIdx ] [62])
  name: i
    offset 0
      (reg:DI 2 cx [orig:77 i ] [77])
  name: maxEl.174
    offset 0
      (reg/v:DF 21 xmm0 [orig:92 maxEl.174 ] [92])
      (reg/v:DF 22 xmm1 [orig:88 maxEl.174 ] [88])
  name: n
    offset 0
      (reg:SI 4 si [ n ])

OUT:
Stack adjustment: 8
Reg 2: i+0
Reg 4: n+0
Reg 21: maxEl.174+0
Reg 22: maxEl.174+0
Reg 37: maxIdx+0
Variables:
  name: maxIdx
    offset 0
      (reg:DI 37 r8 [orig:62 maxIdx ] [62])
  name: i
    offset 0
      (reg:DI 2 cx [orig:77 i ] [77])
  name: maxEl.174
    offset 0
      (reg/v:DF 21 xmm0 [orig:92 maxEl.174 ] [92])
      (reg/v:DF 22 xmm1 [orig:88 maxEl.174 ] [88])
  name: n
    offset 0
      (reg:SI 4 si [ n ])


Basic block 38:
IN:
Stack adjustment: 8
Reg 2: i+0
Reg 4: n+0
Reg 21: maxEl.174+0
Reg 22: maxEl.174+0
Reg 37: maxIdx+0
Variables:
  name: maxIdx
    offset 0
      (reg:DI 37 r8 [orig:62 maxIdx ] [62])
  name: i
    offset 0
      (reg:DI 2 cx [orig:77 i ] [77])
  name: maxEl.174
    offset 0
      (reg/v:DF 21 xmm0 [orig:92 maxEl.174 ] [92])
      (reg/v:DF 22 xmm1 [orig:88 maxEl.174 ] [88])
  name: n
    offset 0
      (reg:SI 4 si [ n ])

OUT:
Stack adjustment: 8
Reg 2: i+0
Reg 4: n+0
Reg 21: maxEl.174+0
Reg 22: maxEl.174+0
Reg 37: maxIdx+0
Variables:
  name: maxIdx
    offset 0
      (reg:DI 37 r8 [orig:62 maxIdx ] [62])
  name: i
    offset 0
      (reg:DI 2 cx [orig:77 i ] [77])
  name: maxEl.174
    offset 0
      (reg/v:DF 22 xmm1 [orig:96 maxEl.174 ] [96])
      (reg/v:DF 21 xmm0 [orig:92 maxEl.174 ] [92])
  name: n
    offset 0
      (reg:SI 4 si [ n ])


Basic block 39:
IN:
Stack adjustment: 8
Reg 2: i+0
Reg 4: n+0
Reg 21: maxEl.174+0
Reg 22: maxEl.174+0
Reg 37: maxIdx+0
Variables:
  name: maxIdx
    offset 0
      (reg:DI 37 r8 [orig:62 maxIdx ] [62])
  name: i
    offset 0
      (reg:DI 2 cx [orig:77 i ] [77])
  name: maxEl.174
    offset 0
      (reg/v:DF 22 xmm1 [orig:96 maxEl.174 ] [96])
      (reg/v:DF 21 xmm0 [orig:92 maxEl.174 ] [92])
  name: n
    offset 0
      (reg:SI 4 si [ n ])

OUT:
Stack adjustment: 8
Reg 2: i+0
Reg 4: n+0
Reg 21: maxEl.174+0
Reg 22: maxEl.174+0
Reg 37: maxIdx+0
Variables:
  name: maxIdx
    offset 0
      (reg:DI 37 r8 [orig:62 maxIdx ] [62])
  name: i
    offset 0
      (reg:DI 2 cx [orig:77 i ] [77])
  name: maxEl.174
    offset 0
      (reg/v:DF 22 xmm1 [orig:96 maxEl.174 ] [96])
      (reg/v:DF 21 xmm0 [orig:92 maxEl.174 ] [92])
  name: n
    offset 0
      (reg:SI 4 si [ n ])


Basic block 40:
IN:
Stack adjustment: 8
Reg 2: i+0
Reg 4: n+0
Reg 21: maxEl.174+0
Reg 22: maxEl.174+0
Reg 37: maxIdx+0
Variables:
  name: maxIdx
    offset 0
      (reg:DI 37 r8 [orig:62 maxIdx ] [62])
  name: i
    offset 0
      (reg:DI 2 cx [orig:77 i ] [77])
  name: maxEl.174
    offset 0
      (reg/v:DF 22 xmm1 [orig:96 maxEl.174 ] [96])
      (reg/v:DF 21 xmm0 [orig:92 maxEl.174 ] [92])
  name: n
    offset 0
      (reg:SI 4 si [ n ])

OUT:
Stack adjustment: 8
Reg 2: i+0
Reg 4: n+0
Reg 21: maxEl.174+0
Reg 22: maxEl.174+0
Reg 37: maxIdx+0
Variables:
  name: maxIdx
    offset 0
      (reg:DI 37 r8 [orig:62 maxIdx ] [62])
  name: i
    offset 0
      (reg:DI 2 cx [orig:77 i ] [77])
  name: maxEl.174
    offset 0
      (reg/v:DF 21 xmm0 [orig:100 maxEl.174 ] [100])
      (reg/v:DF 22 xmm1 [orig:96 maxEl.174 ] [96])
  name: n
    offset 0
      (reg:SI 4 si [ n ])


Basic block 41:
IN:
Stack adjustment: 8
Reg 2: i+0
Reg 4: n+0
Reg 21: maxEl.174+0
Reg 22: maxEl.174+0
Reg 37: maxIdx+0
Variables:
  name: maxIdx
    offset 0
      (reg:DI 37 r8 [orig:62 maxIdx ] [62])
  name: i
    offset 0
      (reg:DI 2 cx [orig:77 i ] [77])
  name: maxEl.174
    offset 0
      (reg/v:DF 21 xmm0 [orig:100 maxEl.174 ] [100])
      (reg/v:DF 22 xmm1 [orig:96 maxEl.174 ] [96])
  name: n
    offset 0
      (reg:SI 4 si [ n ])

OUT:
Stack adjustment: 8
Reg 2: i+0
Reg 4: n+0
Reg 21: maxEl.174+0
Reg 22: maxEl.174+0
Reg 37: maxIdx+0
Variables:
  name: maxIdx
    offset 0
      (reg:DI 37 r8 [orig:62 maxIdx ] [62])
  name: i
    offset 0
      (reg:DI 2 cx [orig:77 i ] [77])
  name: maxEl.174
    offset 0
      (reg/v:DF 22 xmm1 [orig:104 maxEl.174 ] [104])
      (reg/v:DF 21 xmm0 [orig:100 maxEl.174 ] [100])
  name: n
    offset 0
      (reg:SI 4 si [ n ])


Basic block 42:
IN:
Stack adjustment: 8
Reg 2: i+0
Reg 4: n+0
Reg 21: maxEl.174+0
Reg 22: maxEl.174+0
Reg 37: maxIdx+0
Variables:
  name: maxIdx
    offset 0
      (reg:DI 37 r8 [orig:62 maxIdx ] [62])
  name: i
    offset 0
      (reg:DI 2 cx [orig:77 i ] [77])
  name: maxEl.174
    offset 0
      (reg/v:DF 22 xmm1 [orig:104 maxEl.174 ] [104])
      (reg/v:DF 21 xmm0 [orig:100 maxEl.174 ] [100])
  name: n
    offset 0
      (reg:SI 4 si [ n ])

OUT:
Stack adjustment: 8
Reg 2: i+0
Reg 4: n+0
Reg 21: maxEl.174+0
Reg 22: maxEl.174+0
Reg 37: maxIdx+0
Variables:
  name: maxIdx
    offset 0
      (reg:DI 37 r8 [orig:62 maxIdx ] [62])
  name: i
    offset 0
      (reg:DI 2 cx [orig:77 i ] [77])
  name: maxEl.174
    offset 0
      (reg/v:DF 22 xmm1 [orig:104 maxEl.174 ] [104])
      (reg/v:DF 21 xmm0 [orig:100 maxEl.174 ] [100])
  name: n
    offset 0
      (reg:SI 4 si [ n ])


Basic block 43:
IN:
Stack adjustment: 8
Reg 2: i+0
Reg 4: n+0
Reg 21: maxEl.174+0
Reg 22: maxEl.174+0
Reg 37: maxIdx+0
Variables:
  name: maxIdx
    offset 0
      (reg:DI 37 r8 [orig:62 maxIdx ] [62])
  name: i
    offset 0
      (reg:DI 2 cx [orig:77 i ] [77])
  name: maxEl.174
    offset 0
      (reg/v:DF 22 xmm1 [orig:104 maxEl.174 ] [104])
      (reg/v:DF 21 xmm0 [orig:100 maxEl.174 ] [100])
  name: n
    offset 0
      (reg:SI 4 si [ n ])

OUT:
Stack adjustment: 8
Reg 2: i+0
Reg 4: n+0
Reg 21: maxEl.174+0
Reg 22: maxEl.174+0
Reg 37: maxIdx+0
Variables:
  name: maxIdx
    offset 0
      (reg:DI 37 r8 [orig:62 maxIdx ] [62])
  name: i
    offset 0
      (reg:DI 2 cx [orig:77 i ] [77])
  name: maxEl.174
    offset 0
      (reg/v:DF 22 xmm1 [orig:104 maxEl.174 ] [104])
      (reg/v:DF 21 xmm0 [orig:100 maxEl.174 ] [100])
  name: n
    offset 0
      (reg:SI 4 si [ n ])


Basic block 44:
IN:
Stack adjustment: 8
Reg 2: i+0
Reg 4: n+0
Reg 5: x+0
Reg 21: maxEl.174+0 maxEl+0
Reg 22: maxEl.174+0
Reg 37: maxIdx+0
Variables:
  name: maxEl.174
    offset 0
      (reg/v:DF 22 xmm1 [orig:78 maxEl.174 ] [78])
      (reg/v:DF 21 xmm0 [orig:100 maxEl.174 ] [100])
  name: x
    offset 0
      (reg:DI 5 di [ x ])
  name: n
    offset 0
      (reg:SI 4 si [ n ])
  name: maxEl
    offset 0
      (reg/v:DF 21 xmm0 [orig:63 maxEl ] [63])
  name: maxIdx
    offset 0
      (reg:DI 37 r8 [orig:62 maxIdx ] [62])
  name: i
    offset 0
      (reg:DI 2 cx [orig:77 i ] [77])

OUT:
Stack adjustment: 8
Reg 2: i+0
Reg 4: n+0
Reg 5: x+0
Reg 21: maxEl+0 maxEl.174+0
Reg 22: maxEl.174+0
Reg 37: maxIdx+0
Variables:
  name: maxEl.174
    offset 0
      (reg/v:DF 22 xmm1 [orig:78 maxEl.174 ] [78])
      (reg/v:DF 21 xmm0 [orig:100 maxEl.174 ] [100])
  name: x
    offset 0
      (reg:DI 5 di [ x ])
  name: n
    offset 0
      (reg:SI 4 si [ n ])
  name: maxEl
    offset 0
      (reg/v:DF 21 xmm0 [orig:63 maxEl ] [63])
  name: maxIdx
    offset 0
      (reg:DI 37 r8 [orig:62 maxIdx ] [62])
  name: i
    offset 0
      (reg:DI 2 cx [orig:77 i ] [77])


Basic block 45:
IN:
Stack adjustment: 8
Reg 2: i+0
Reg 4: n+0
Reg 5: x+0
Reg 21: maxEl.174+0 maxEl+0
Reg 22: maxEl.174+0
Reg 37: maxIdx+0
Variables:
  name: x
    offset 0
      (reg:DI 5 di [ x ])
  name: n
    offset 0
      (reg:SI 4 si [ n ])
  name: maxEl
    offset 0
      (reg/v:DF 21 xmm0 [orig:63 maxEl ] [63])
  name: maxIdx
    offset 0
      (reg:DI 37 r8 [orig:62 maxIdx ] [62])
  name: i
    offset 0
      (reg:DI 2 cx [orig:77 i ] [77])
  name: maxEl.174
    offset 0
      (reg/v:DF 22 xmm1 [orig:78 maxEl.174 ] [78])
      (reg/v:DF 21 xmm0 [orig:100 maxEl.174 ] [100])

OUT:
Stack adjustment: 8
Reg 2: i+0
Reg 4: n+0
Reg 21: maxEl+0 maxEl.174+0
Reg 22: maxEl.174+0
Reg 37: maxIdx+0
Variables:
  name: n
    offset 0
      (reg:SI 4 si [ n ])
  name: maxEl
    offset 0
      (reg/v:DF 21 xmm0 [orig:63 maxEl ] [63])
  name: maxIdx
    offset 0
      (reg:DI 37 r8 [orig:62 maxIdx ] [62])
  name: i
    offset 0
      (reg:DI 2 cx [orig:77 i ] [77])
  name: maxEl.174
    offset 0
      (reg/v:DF 22 xmm1 [orig:78 maxEl.174 ] [78])
      (reg/v:DF 21 xmm0 [orig:100 maxEl.174 ] [100])


Basic block 46:
IN:
Stack adjustment: 8
Reg 2: i+0
Reg 4: n+0
Reg 21: maxEl.174+0 maxEl+0
Reg 22: maxEl.174+0
Reg 37: maxIdx+0
Variables:
  name: maxEl.174
    offset 0
      (reg/v:DF 22 xmm1 [orig:78 maxEl.174 ] [78])
      (reg/v:DF 21 xmm0 [orig:100 maxEl.174 ] [100])
  name: n
    offset 0
      (reg:SI 4 si [ n ])
  name: maxEl
    offset 0
      (reg/v:DF 21 xmm0 [orig:63 maxEl ] [63])
  name: maxIdx
    offset 0
      (reg:DI 37 r8 [orig:62 maxIdx ] [62])
  name: i
    offset 0
      (reg:DI 2 cx [orig:77 i ] [77])

OUT:
Stack adjustment: 8
Reg 2: i+0
Reg 4: n+0
Reg 21: maxEl+0 maxEl.174+0
Reg 22: maxEl.174+0
Reg 37: maxIdx+0
Variables:
  name: n
    offset 0
      (reg:SI 4 si [ n ])
  name: maxEl
    offset 0
      (reg/v:DF 21 xmm0 [orig:63 maxEl ] [63])
  name: maxIdx
    offset 0
      (reg:DI 37 r8 [orig:62 maxIdx ] [62])
  name: i
    offset 0
      (reg:DI 2 cx [orig:77 i ] [77])
  name: maxEl.174
    offset 0
      (reg/v:DF 22 xmm1 [orig:78 maxEl.174 ] [78])
      (reg/v:DF 21 xmm0 [orig:100 maxEl.174 ] [100])


Basic block 47:
IN:
Stack adjustment: 8
Reg 2: i+0
Reg 4: n+0
Reg 21: maxEl.174+0
Reg 22: maxEl.174+0
Reg 37: maxIdx+0
Variables:
  name: maxIdx
    offset 0
      (reg:DI 37 r8 [orig:62 maxIdx ] [62])
  name: i
    offset 0
      (reg:DI 2 cx [orig:77 i ] [77])
  name: maxEl.174
    offset 0
      (reg/v:DF 21 xmm0 [orig:100 maxEl.174 ] [100])
      (reg/v:DF 22 xmm1 [orig:96 maxEl.174 ] [96])
  name: n
    offset 0
      (reg:SI 4 si [ n ])

OUT:
Stack adjustment: 8
Reg 2: i+0
Reg 4: n+0
Reg 21: maxEl.174+0
Reg 22: maxEl.174+0
Reg 37: maxIdx+0
Variables:
  name: maxIdx
    offset 0
      (reg:DI 37 r8 [orig:62 maxIdx ] [62])
  name: i
    offset 0
      (reg:DI 2 cx [orig:77 i ] [77])
  name: maxEl.174
    offset 0
      (reg/v:DF 22 xmm1 [orig:104 maxEl.174 ] [104])
      (reg/v:DF 21 xmm0 [orig:107 maxEl.174 ] [107])
  name: n
    offset 0
      (reg:SI 4 si [ n ])


Basic block 48:
IN:
Stack adjustment: 8
Reg 2: i+0
Reg 4: n+0
Reg 21: maxEl.174+0
Reg 22: maxEl.174+0
Reg 37: maxIdx+0
Variables:
  name: maxIdx
    offset 0
      (reg:DI 37 r8 [orig:62 maxIdx ] [62])
  name: i
    offset 0
      (reg:DI 2 cx [orig:77 i ] [77])
  name: maxEl.174
    offset 0
      (reg/v:DF 22 xmm1 [orig:104 maxEl.174 ] [104])
      (reg/v:DF 21 xmm0 [orig:100 maxEl.174 ] [100])
  name: n
    offset 0
      (reg:SI 4 si [ n ])

OUT:
Stack adjustment: 8
Reg 2: i+0
Reg 4: n+0
Reg 21: maxEl.174+0
Reg 22: maxEl.174+0
Reg 37: maxIdx+0
Variables:
  name: maxIdx
    offset 0
      (reg:DI 37 r8 [orig:62 maxIdx ] [62])
  name: i
    offset 0
      (reg:DI 2 cx [orig:77 i ] [77])
  name: maxEl.174
    offset 0
      (reg/v:DF 21 xmm0 [orig:107 maxEl.174 ] [107])
      (reg/v:DF 22 xmm1 [orig:104 maxEl.174 ] [104])
  name: n
    offset 0
      (reg:SI 4 si [ n ])


Basic block 49:
IN:
Stack adjustment: 8
Reg 2: i+0
Reg 4: n+0
Reg 21: maxEl.174+0
Reg 22: maxEl.174+0
Reg 37: maxIdx+0
Variables:
  name: maxIdx
    offset 0
      (reg:DI 37 r8 [orig:62 maxIdx ] [62])
  name: i
    offset 0
      (reg:DI 2 cx [orig:77 i ] [77])
  name: maxEl.174
    offset 0
      (reg/v:DF 22 xmm1 [orig:96 maxEl.174 ] [96])
      (reg/v:DF 21 xmm0 [orig:92 maxEl.174 ] [92])
  name: n
    offset 0
      (reg:SI 4 si [ n ])

OUT:
Stack adjustment: 8
Reg 2: i+0
Reg 4: n+0
Reg 21: maxEl.174+0
Reg 22: maxEl.174+0
Reg 37: maxIdx+0
Variables:
  name: maxIdx
    offset 0
      (reg:DI 37 r8 [orig:62 maxIdx ] [62])
  name: i
    offset 0
      (reg:DI 2 cx [orig:77 i ] [77])
  name: maxEl.174
    offset 0
      (reg/v:DF 21 xmm0 [orig:100 maxEl.174 ] [100])
      (reg/v:DF 22 xmm1 [orig:96 maxEl.174 ] [96])
  name: n
    offset 0
      (reg:SI 4 si [ n ])


Basic block 50:
IN:
Stack adjustment: 8
Reg 2: i+0
Reg 4: n+0
Reg 21: maxEl.174+0
Reg 22: maxEl.174+0
Reg 37: maxIdx+0
Variables:
  name: maxIdx
    offset 0
      (reg:DI 37 r8 [orig:62 maxIdx ] [62])
  name: i
    offset 0
      (reg:DI 2 cx [orig:77 i ] [77])
  name: maxEl.174
    offset 0
      (reg/v:DF 21 xmm0 [orig:92 maxEl.174 ] [92])
      (reg/v:DF 22 xmm1 [orig:88 maxEl.174 ] [88])
  name: n
    offset 0
      (reg:SI 4 si [ n ])

OUT:
Stack adjustment: 8
Reg 2: i+0
Reg 4: n+0
Reg 21: maxEl.174+0
Reg 22: maxEl.174+0
Reg 37: maxIdx+0
Variables:
  name: maxIdx
    offset 0
      (reg:DI 37 r8 [orig:62 maxIdx ] [62])
  name: i
    offset 0
      (reg:DI 2 cx [orig:77 i ] [77])
  name: maxEl.174
    offset 0
      (reg/v:DF 22 xmm1 [orig:96 maxEl.174 ] [96])
      (reg/v:DF 21 xmm0 [orig:92 maxEl.174 ] [92])
  name: n
    offset 0
      (reg:SI 4 si [ n ])


Basic block 51:
IN:
Stack adjustment: 8
Reg 2: i+0
Reg 4: n+0
Reg 21: maxEl.174+0
Reg 22: maxEl.174+0
Reg 37: maxIdx+0
Variables:
  name: maxIdx
    offset 0
      (reg:DI 37 r8 [orig:62 maxIdx ] [62])
  name: i
    offset 0
      (reg:DI 2 cx [orig:77 i ] [77])
  name: maxEl.174
    offset 0
      (reg/v:DF 22 xmm1 [orig:88 maxEl.174 ] [88])
      (reg/v:DF 21 xmm0 [orig:76 maxEl.174 ] [76])
  name: n
    offset 0
      (reg:SI 4 si [ n ])

OUT:
Stack adjustment: 8
Reg 2: i+0
Reg 4: n+0
Reg 21: maxEl.174+0
Reg 22: maxEl.174+0
Reg 37: maxIdx+0
Variables:
  name: maxIdx
    offset 0
      (reg:DI 37 r8 [orig:62 maxIdx ] [62])
  name: i
    offset 0
      (reg:DI 2 cx [orig:77 i ] [77])
  name: maxEl.174
    offset 0
      (reg/v:DF 21 xmm0 [orig:92 maxEl.174 ] [92])
      (reg/v:DF 22 xmm1 [orig:88 maxEl.174 ] [88])
  name: n
    offset 0
      (reg:SI 4 si [ n ])


Basic block 52:
IN:
Stack adjustment: 8
Reg 2: i+0
Reg 4: n+0
Reg 21: maxEl.174+0
Reg 22: maxEl.174+0
Reg 37: maxIdx+0
Variables:
  name: maxIdx
    offset 0
      (reg:DI 37 r8 [orig:62 maxIdx ] [62])
  name: i
    offset 0
      (reg:DI 2 cx [orig:77 i ] [77])
  name: maxEl.174
    offset 0
      (reg/v:DF 21 xmm0 [orig:76 maxEl.174 ] [76])
      (reg/v:DF 22 xmm1 [orig:59 maxEl.174 ] [59])
  name: n
    offset 0
      (reg:SI 4 si [ n ])

OUT:
Stack adjustment: 8
Reg 2: i+0
Reg 4: n+0
Reg 21: maxEl.174+0
Reg 22: maxEl.174+0
Reg 37: maxIdx+0
Variables:
  name: maxIdx
    offset 0
      (reg:DI 37 r8 [orig:62 maxIdx ] [62])
  name: i
    offset 0
      (reg:DI 2 cx [orig:77 i ] [77])
  name: maxEl.174
    offset 0
      (reg/v:DF 22 xmm1 [orig:88 maxEl.174 ] [88])
      (reg/v:DF 21 xmm0 [orig:76 maxEl.174 ] [76])
  name: n
    offset 0
      (reg:SI 4 si [ n ])


Basic block 53:
IN:
Stack adjustment: 8
Reg 2: i+0
Reg 4: n+0
Reg 21: maxEl.174+0
Reg 22: maxEl.174+0
Reg 37: maxIdx+0
Variables:
  name: maxIdx
    offset 0
      (reg:DI 37 r8 [orig:62 maxIdx ] [62])
  name: i
    offset 0
      (reg:DI 2 cx [orig:77 i ] [77])
  name: maxEl.174
    offset 0
      (reg/v:DF 22 xmm1 [orig:59 maxEl.174 ] [59])
      (reg/v:DF 21 xmm0 [orig:76 maxEl.174 ] [76])
  name: n
    offset 0
      (reg:SI 4 si [ n ])

OUT:
Stack adjustment: 8
Reg 2: i+0
Reg 4: n+0
Reg 21: maxEl.174+0
Reg 22: maxEl.174+0
Reg 37: maxIdx+0
Variables:
  name: maxIdx
    offset 0
      (reg:DI 37 r8 [orig:62 maxIdx ] [62])
  name: i
    offset 0
      (reg:DI 2 cx [orig:77 i ] [77])
  name: maxEl.174
    offset 0
      (reg/v:DF 21 xmm0 [orig:76 maxEl.174 ] [76])
      (reg/v:DF 22 xmm1 [orig:59 maxEl.174 ] [59])
  name: n
    offset 0
      (reg:SI 4 si [ n ])


Basic block 54:
IN:
Stack adjustment: 8
Reg 2: i+0
Reg 4: n+0
Reg 21: maxEl+0
Reg 22: maxEl.174+0
Reg 37: maxIdx+0
Variables:
  name: maxEl
    offset 0
      (reg/v:DF 21 xmm0 [orig:63 maxEl ] [63])
  name: maxIdx
    offset 0
      (reg:DI 37 r8 [orig:62 maxIdx ] [62])
  name: i
    offset 0
      (reg:DI 2 cx [orig:77 i ] [77])
  name: maxEl.174
    offset 0
      (reg/v:DF 22 xmm1 [orig:78 maxEl.174 ] [78])
  name: n
    offset 0
      (reg:SI 4 si [ n ])

OUT:
Stack adjustment: 8
Reg 2: i+0
Reg 4: n+0
Reg 21: maxEl+0
Reg 22: maxEl.174+0
Reg 37: maxIdx+0
Variables:
  name: maxEl
    offset 0
      (reg/v:DF 21 xmm0 [orig:63 maxEl ] [63])
  name: maxIdx
    offset 0
      (reg:DI 37 r8 [orig:62 maxIdx ] [62])
  name: i
    offset 0
      (reg:DI 2 cx [orig:77 i ] [77])
  name: maxEl.174
    offset 0
      (reg/v:DF 22 xmm1 [orig:78 maxEl.174 ] [78])
  name: n
    offset 0
      (reg:SI 4 si [ n ])


Basic block 55:
IN:
Stack adjustment: 8
Reg 2: i+0
Reg 4: n+0
Reg 21: maxEl+0
Reg 22: maxEl.174+0
Reg 37: maxIdx+0
Variables:
  name: maxEl
    offset 0
      (reg/v:DF 21 xmm0 [orig:63 maxEl ] [63])
  name: maxIdx
    offset 0
      (reg:DI 37 r8 [orig:62 maxIdx ] [62])
  name: i
    offset 0
      (reg:DI 2 cx [orig:77 i ] [77])
  name: maxEl.174
    offset 0
      (reg/v:DF 22 xmm1 [orig:78 maxEl.174 ] [78])
  name: n
    offset 0
      (reg:SI 4 si [ n ])

OUT:
Stack adjustment: 8
Reg 2: i+0
Reg 4: n+0
Reg 21: maxEl+0
Reg 22: maxEl.174+0
Reg 37: maxIdx+0
Variables:
  name: maxEl
    offset 0
      (reg/v:DF 21 xmm0 [orig:63 maxEl ] [63])
  name: maxIdx
    offset 0
      (reg:DI 37 r8 [orig:62 maxIdx ] [62])
  name: i
    offset 0
      (reg:DI 2 cx [orig:77 i ] [77])
  name: maxEl.174
    offset 0
      (reg/v:DF 22 xmm1 [orig:78 maxEl.174 ] [78])
  name: n
    offset 0
      (reg:SI 4 si [ n ])


Basic block 56:
IN:
Stack adjustment: 8
Reg 2: i+0
Reg 4: n+0
Reg 21: maxEl+0
Reg 22: maxEl.174+0
Reg 37: maxIdx+0
Variables:
  name: maxEl
    offset 0
      (reg/v:DF 21 xmm0 [orig:63 maxEl ] [63])
  name: maxIdx
    offset 0
      (reg:DI 37 r8 [orig:62 maxIdx ] [62])
  name: i
    offset 0
      (reg:DI 2 cx [orig:77 i ] [77])
  name: maxEl.174
    offset 0
      (reg/v:DF 22 xmm1 [orig:78 maxEl.174 ] [78])
  name: n
    offset 0
      (reg:SI 4 si [ n ])

OUT:
Stack adjustment: 8
Reg 2: i+0
Reg 4: n+0
Reg 21: maxEl+0
Reg 22: maxEl.174+0
Reg 37: maxIdx+0
Variables:
  name: maxEl
    offset 0
      (reg/v:DF 21 xmm0 [orig:63 maxEl ] [63])
  name: maxIdx
    offset 0
      (reg:DI 37 r8 [orig:62 maxIdx ] [62])
  name: i
    offset 0
      (reg:DI 2 cx [orig:77 i ] [77])
  name: maxEl.174
    offset 0
      (reg/v:DF 22 xmm1 [orig:78 maxEl.174 ] [78])
  name: n
    offset 0
      (reg:SI 4 si [ n ])


Basic block 57:
IN:
Stack adjustment: 8
Reg 2: i+0
Reg 4: n+0
Reg 21: maxEl+0
Reg 22: maxEl.174+0
Reg 37: maxIdx+0
Variables:
  name: maxEl
    offset 0
      (reg/v:DF 21 xmm0 [orig:63 maxEl ] [63])
  name: maxIdx
    offset 0
      (reg:DI 37 r8 [orig:62 maxIdx ] [62])
  name: i
    offset 0
      (reg:DI 2 cx [orig:77 i ] [77])
  name: maxEl.174
    offset 0
      (reg/v:DF 22 xmm1 [orig:78 maxEl.174 ] [78])
  name: n
    offset 0
      (reg:SI 4 si [ n ])

OUT:
Stack adjustment: 8
Reg 2: i+0
Reg 4: n+0
Reg 21: maxEl+0
Reg 22: maxEl.174+0
Reg 37: maxIdx+0
Variables:
  name: maxEl
    offset 0
      (reg/v:DF 21 xmm0 [orig:63 maxEl ] [63])
  name: maxIdx
    offset 0
      (reg:DI 37 r8 [orig:62 maxIdx ] [62])
  name: i
    offset 0
      (reg:DI 2 cx [orig:77 i ] [77])
  name: maxEl.174
    offset 0
      (reg/v:DF 22 xmm1 [orig:78 maxEl.174 ] [78])
  name: n
    offset 0
      (reg:SI 4 si [ n ])


Basic block 58:
IN:
Stack adjustment: 8
Reg 2: i+0
Reg 4: n+0
Reg 21: maxEl+0
Reg 22: maxEl.174+0
Reg 37: maxIdx+0
Variables:
  name: maxEl
    offset 0
      (reg/v:DF 21 xmm0 [orig:63 maxEl ] [63])
  name: maxIdx
    offset 0
      (reg:DI 37 r8 [orig:62 maxIdx ] [62])
  name: i
    offset 0
      (reg:DI 2 cx [orig:77 i ] [77])
  name: maxEl.174
    offset 0
      (reg/v:DF 22 xmm1 [orig:78 maxEl.174 ] [78])
  name: n
    offset 0
      (reg:SI 4 si [ n ])

OUT:
Stack adjustment: 8
Reg 2: i+0
Reg 4: n+0
Reg 21: maxEl+0
Reg 22: maxEl.174+0
Reg 37: maxIdx+0
Variables:
  name: maxEl
    offset 0
      (reg/v:DF 21 xmm0 [orig:63 maxEl ] [63])
  name: maxIdx
    offset 0
      (reg:DI 37 r8 [orig:62 maxIdx ] [62])
  name: i
    offset 0
      (reg:DI 2 cx [orig:77 i ] [77])
  name: maxEl.174
    offset 0
      (reg/v:DF 22 xmm1 [orig:78 maxEl.174 ] [78])
  name: n
    offset 0
      (reg:SI 4 si [ n ])


Basic block 59:
IN:
Stack adjustment: 8
Reg 2: i+0
Reg 4: n+0
Reg 21: maxEl+0
Reg 22: maxEl.174+0
Reg 37: maxIdx+0
Variables:
  name: maxEl
    offset 0
      (reg/v:DF 21 xmm0 [orig:63 maxEl ] [63])
  name: maxIdx
    offset 0
      (reg:DI 37 r8 [orig:62 maxIdx ] [62])
  name: i
    offset 0
      (reg:DI 2 cx [orig:77 i ] [77])
  name: maxEl.174
    offset 0
      (reg/v:DF 22 xmm1 [orig:78 maxEl.174 ] [78])
  name: n
    offset 0
      (reg:SI 4 si [ n ])

OUT:
Stack adjustment: 8
Reg 2: i+0
Reg 4: n+0
Reg 21: maxEl+0
Reg 22: maxEl.174+0
Reg 37: maxIdx+0
Variables:
  name: maxEl
    offset 0
      (reg/v:DF 21 xmm0 [orig:63 maxEl ] [63])
  name: maxIdx
    offset 0
      (reg:DI 37 r8 [orig:62 maxIdx ] [62])
  name: i
    offset 0
      (reg:DI 2 cx [orig:77 i ] [77])
  name: maxEl.174
    offset 0
      (reg/v:DF 22 xmm1 [orig:78 maxEl.174 ] [78])
  name: n
    offset 0
      (reg:SI 4 si [ n ])


Basic block 60:
IN:
Stack adjustment: 8
Reg 2: i+0
Reg 4: n+0
Reg 21: maxEl+0
Reg 22: maxEl.174+0
Reg 37: maxIdx+0
Variables:
  name: maxEl
    offset 0
      (reg/v:DF 21 xmm0 [orig:63 maxEl ] [63])
  name: maxIdx
    offset 0
      (reg:DI 37 r8 [orig:62 maxIdx ] [62])
  name: i
    offset 0
      (reg:DI 2 cx [orig:77 i ] [77])
  name: maxEl.174
    offset 0
      (reg/v:DF 22 xmm1 [orig:78 maxEl.174 ] [78])
  name: n
    offset 0
      (reg:SI 4 si [ n ])

OUT:
Stack adjustment: 8
Reg 2: i+0
Reg 4: n+0
Reg 21: maxEl+0
Reg 22: maxEl.174+0
Reg 37: maxIdx+0
Variables:
  name: maxEl
    offset 0
      (reg/v:DF 21 xmm0 [orig:63 maxEl ] [63])
  name: maxIdx
    offset 0
      (reg:DI 37 r8 [orig:62 maxIdx ] [62])
  name: i
    offset 0
      (reg:DI 2 cx [orig:77 i ] [77])
  name: maxEl.174
    offset 0
      (reg/v:DF 22 xmm1 [orig:78 maxEl.174 ] [78])
  name: n
    offset 0
      (reg:SI 4 si [ n ])


61 basic blocks, 88 edges.

Basic block 0 prev -1, next 1, loop_depth 0, count 0, freq 1111, maybe hot.
Predecessors:  ENTRY [100.0%]  (fallthru)
Successors:  28 [10.0%]  (can_fallthru) 1 [90.0%]  (fallthru,can_fallthru)
Registers live at start: 4 [si] 5 [di] 7 [sp]
Registers live at end: 4 [si] 5 [di] 7 [sp] 21 [xmm0] 37 [r8]

Basic block 1 prev 0, next 2, loop_depth 0, count 0, freq 1000, maybe hot.
Predecessors:  0 [90.0%]  (fallthru,can_fallthru)
Successors:  2 [87.5%]  (fallthru,can_fallthru) 44 [12.5%]  (can_fallthru)
Registers live at start: 4 [si] 5 [di] 7 [sp] 21 [xmm0]
Registers live at end: 0 [ax] 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 37 [r8]

Basic block 2 prev 1, next 3, loop_depth 0, count 0, freq 1000, maybe hot.
Predecessors:  1 [87.5%]  (fallthru,can_fallthru)
Successors:  57 [44.4%]  (can_fallthru) 3 [55.6%]  (fallthru,can_fallthru)
Registers live at start: 0 [ax] 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 37 [r8]
Registers live at end: 0 [ax] 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 22 [xmm1] 37 [r8]
Invalid sum of incoming frequencies 875, should be 1000

Basic block 3 prev 2, next 4, loop_depth 0, count 0, freq 500, maybe hot.
Predecessors:  2 [55.6%]  (fallthru,can_fallthru)
Successors:  4 [100.0%]  (fallthru,can_fallthru)
Registers live at start: 0 [ax] 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]
Registers live at end: 0 [ax] 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 37 [r8]

Basic block 4 prev 3, next 5, loop_depth 0, count 0, freq 900, maybe hot.
Predecessors:  3 [100.0%]  (fallthru,can_fallthru) 57 [100.0%] 
Successors:  5 [85.7%]  (fallthru,can_fallthru) 44 [14.3%]  (can_fallthru)
Registers live at start: 0 [ax] 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 37 [r8]
Registers live at end: 0 [ax] 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 37 [r8]

Basic block 5 prev 4, next 6, loop_depth 0, count 0, freq 720, maybe hot.
Predecessors:  4 [85.7%]  (fallthru,can_fallthru)
Successors:  6 [83.3%]  (fallthru,can_fallthru) 25 [16.7%]  (can_fallthru)
Registers live at start: 0 [ax] 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 37 [r8]
Registers live at end: 0 [ax] 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 37 [r8]

Basic block 6 prev 5, next 7, loop_depth 0, count 0, freq 675, maybe hot.
Predecessors:  5 [83.3%]  (fallthru,can_fallthru)
Successors:  7 [80.0%]  (fallthru,can_fallthru) 22 [20.0%]  (can_fallthru)
Registers live at start: 0 [ax] 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 37 [r8]
Registers live at end: 0 [ax] 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 37 [r8]

Basic block 7 prev 6, next 8, loop_depth 0, count 0, freq 600, maybe hot.
Predecessors:  6 [80.0%]  (fallthru,can_fallthru)
Successors:  8 [75.0%]  (fallthru,can_fallthru) 19 [25.0%]  (can_fallthru)
Registers live at start: 0 [ax] 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 37 [r8]
Registers live at end: 0 [ax] 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 37 [r8]

Basic block 8 prev 7, next 9, loop_depth 0, count 0, freq 450, maybe hot.
Predecessors:  7 [75.0%]  (fallthru,can_fallthru)
Successors:  9 [66.7%]  (fallthru,can_fallthru) 16 [33.3%]  (can_fallthru)
Registers live at start: 0 [ax] 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 37 [r8]
Registers live at end: 0 [ax] 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 37 [r8]

Basic block 9 prev 8, next 10, loop_depth 0, count 0, freq 900, maybe hot.
Predecessors:  8 [66.7%]  (fallthru,can_fallthru)
Successors:  10 [50.0%]  (fallthru,can_fallthru) 13 [50.0%]  (can_fallthru)
Registers live at start: 0 [ax] 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 37 [r8]
Registers live at end: 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 37 [r8]
Invalid sum of incoming frequencies 300, should be 900

Basic block 10 prev 9, next 11, loop_depth 0, count 0, freq 1000, maybe hot.
Predecessors:  9 [50.0%]  (fallthru,can_fallthru)
Successors:  56 [44.4%]  (can_fallthru) 11 [55.6%]  (fallthru,can_fallthru)
Registers live at start: 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 37 [r8]
Registers live at end: 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 22 [xmm1] 37 [r8]
Invalid sum of incoming frequencies 450, should be 1000

Basic block 11 prev 10, next 12, loop_depth 0, count 0, freq 500, maybe hot.
Predecessors:  10 [55.6%]  (fallthru,can_fallthru)
Successors:  12 [100.0%]  (fallthru,can_fallthru)
Registers live at start: 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]
Registers live at end: 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 37 [r8]

Basic block 12 prev 11, next 13, loop_depth 0, count 0, freq 900, maybe hot.
Predecessors:  11 [100.0%]  (fallthru,can_fallthru) 56 [100.0%] 
Successors:  13 [100.0%]  (fallthru,can_fallthru)
Registers live at start: 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 37 [r8]
Registers live at end: 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 37 [r8]

Basic block 13 prev 12, next 14, loop_depth 0, count 0, freq 1000, maybe hot.
Predecessors:  12 [100.0%]  (fallthru,can_fallthru) 9 [50.0%]  (can_fallthru)
Successors:  55 [44.4%]  (can_fallthru) 14 [55.6%]  (fallthru,can_fallthru)
Registers live at start: 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 37 [r8]
Registers live at end: 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 22 [xmm1] 37 [r8]
Invalid sum of incoming frequencies 1350, should be 1000

Basic block 14 prev 13, next 15, loop_depth 0, count 0, freq 500, maybe hot.
Predecessors:  13 [55.6%]  (fallthru,can_fallthru)
Successors:  15 [100.0%]  (fallthru,can_fallthru)
Registers live at start: 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]
Registers live at end: 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 37 [r8]

Basic block 15 prev 14, next 16, loop_depth 0, count 0, freq 900, maybe hot.
Predecessors:  14 [100.0%]  (fallthru,can_fallthru) 55 [100.0%] 
Successors:  16 [100.0%]  (fallthru,can_fallthru)
Registers live at start: 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 37 [r8]
Registers live at end: 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 37 [r8]

Basic block 16 prev 15, next 17, loop_depth 0, count 0, freq 1000, maybe hot.
Predecessors:  15 [100.0%]  (fallthru,can_fallthru) 8 [33.3%]  (can_fallthru)
Successors:  54 [44.4%]  (can_fallthru) 17 [55.6%]  (fallthru,can_fallthru)
Registers live at start: 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 37 [r8]
Registers live at end: 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 22 [xmm1] 37 [r8]

Basic block 17 prev 16, next 18, loop_depth 0, count 0, freq 500, maybe hot.
Predecessors:  16 [55.6%]  (fallthru,can_fallthru)
Successors:  18 [100.0%]  (fallthru,can_fallthru)
Registers live at start: 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]
Registers live at end: 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 37 [r8]

Basic block 18 prev 17, next 19, loop_depth 0, count 0, freq 900, maybe hot.
Predecessors:  17 [100.0%]  (fallthru,can_fallthru) 54 [100.0%] 
Successors:  19 [100.0%]  (fallthru,can_fallthru)
Registers live at start: 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 37 [r8]
Registers live at end: 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 37 [r8]

Basic block 19 prev 18, next 20, loop_depth 0, count 0, freq 1000, maybe hot.
Predecessors:  18 [100.0%]  (fallthru,can_fallthru) 7 [25.0%]  (can_fallthru)
Successors:  60 [44.4%]  (can_fallthru) 20 [55.6%]  (fallthru,can_fallthru)
Registers live at start: 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 37 [r8]
Registers live at end: 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 22 [xmm1] 37 [r8]

Basic block 20 prev 19, next 21, loop_depth 0, count 0, freq 500, maybe hot.
Predecessors:  19 [55.6%]  (fallthru,can_fallthru)
Successors:  21 [100.0%]  (fallthru,can_fallthru)
Registers live at start: 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]
Registers live at end: 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 37 [r8]

Basic block 21 prev 20, next 22, loop_depth 0, count 0, freq 900, maybe hot.
Predecessors:  20 [100.0%]  (fallthru,can_fallthru) 60 [100.0%] 
Successors:  22 [100.0%]  (fallthru,can_fallthru)
Registers live at start: 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 37 [r8]
Registers live at end: 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 37 [r8]

Basic block 22 prev 21, next 23, loop_depth 0, count 0, freq 1000, maybe hot.
Predecessors:  21 [100.0%]  (fallthru,can_fallthru) 6 [20.0%]  (can_fallthru)
Successors:  59 [44.4%]  (can_fallthru) 23 [55.6%]  (fallthru,can_fallthru)
Registers live at start: 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 37 [r8]
Registers live at end: 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 22 [xmm1] 37 [r8]

Basic block 23 prev 22, next 24, loop_depth 0, count 0, freq 500, maybe hot.
Predecessors:  22 [55.6%]  (fallthru,can_fallthru)
Successors:  24 [100.0%]  (fallthru,can_fallthru)
Registers live at start: 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]
Registers live at end: 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 37 [r8]

Basic block 24 prev 23, next 25, loop_depth 0, count 0, freq 900, maybe hot.
Predecessors:  23 [100.0%]  (fallthru,can_fallthru) 59 [100.0%] 
Successors:  25 [100.0%]  (fallthru,can_fallthru)
Registers live at start: 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 37 [r8]
Registers live at end: 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 37 [r8]

Basic block 25 prev 24, next 26, loop_depth 0, count 0, freq 1000, maybe hot.
Predecessors:  24 [100.0%]  (fallthru,can_fallthru) 5 [16.7%]  (can_fallthru)
Successors:  58 [44.4%]  (can_fallthru) 26 [55.6%]  (fallthru,can_fallthru)
Registers live at start: 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 37 [r8]
Registers live at end: 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 22 [xmm1] 37 [r8]

Basic block 26 prev 25, next 27, loop_depth 0, count 0, freq 500, maybe hot.
Predecessors:  25 [55.6%]  (fallthru,can_fallthru)
Successors:  27 [100.0%]  (fallthru,can_fallthru)
Registers live at start: 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]
Registers live at end: 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 37 [r8]

Basic block 27 prev 26, next 28, loop_depth 1, count 0, freq 900, maybe hot.
Predecessors:  26 [100.0%]  (fallthru,can_fallthru) 58 [100.0%] 
Successors:  45 [90.0%]  (can_fallthru) 28 [10.0%]  (fallthru,can_fallthru,loop_exit)
Registers live at start: 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 37 [r8]
Registers live at end: 0 [ax] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 37 [r8]

Basic block 28 prev 27, next 29, loop_depth 0, count 0, freq 1111, maybe hot.
Predecessors:  0 [10.0%]  (can_fallthru) 44 [10.0%]  (can_fallthru,loop_exit) 27 [10.0%]  (fallthru,can_fallthru,loop_exit)
Successors:  EXIT [100.0%] 
Registers live at start: 7 [sp] 37 [r8]
Registers live at end: 0 [ax] 7 [sp]
Invalid sum of incoming frequencies 248, should be 1111

Basic block 29 prev 28, next 30, loop_depth 1, count 0, freq 685, maybe hot.
Predecessors:  45 [55.6%]  (can_fallthru)
Successors:  30 [100.0%]  (fallthru,can_fallthru)
Registers live at start: 0 [ax] 4 [si] 5 [di] 7 [sp] 22 [xmm1]
Registers live at end: 0 [ax] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 37 [r8]

Basic block 30 prev 29, next 31, loop_depth 1, count 0, freq 1233, maybe hot.
Predecessors:  29 [100.0%]  (fallthru,can_fallthru) 46 [100.0%] 
Successors:  53 [44.4%]  (can_fallthru) 31 [55.6%]  (fallthru,can_fallthru)
Registers live at start: 0 [ax] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 37 [r8]
Registers live at end: 0 [ax] 1 [dx] 2 [cx] 4 [si] 7 [sp] 21 [xmm0] 22 [xmm1] 37 [r8]

Basic block 31 prev 30, next 32, loop_depth 1, count 0, freq 617, maybe hot.
Predecessors:  30 [55.6%]  (fallthru,can_fallthru)
Successors:  32 [100.0%]  (fallthru,can_fallthru)
Registers live at start: 0 [ax] 1 [dx] 2 [cx] 4 [si] 7 [sp] 21 [xmm0]
Registers live at end: 0 [ax] 1 [dx] 4 [si] 7 [sp] 21 [xmm0] 37 [r8]

Basic block 32 prev 31, next 33, loop_depth 1, count 0, freq 1110, maybe hot.
Predecessors:  31 [100.0%]  (fallthru,can_fallthru) 53 [100.0%] 
Successors:  52 [44.4%]  (can_fallthru) 33 [55.6%]  (fallthru,can_fallthru)
Registers live at start: 0 [ax] 1 [dx] 4 [si] 7 [sp] 21 [xmm0] 37 [r8]
Registers live at end: 0 [ax] 1 [dx] 2 [cx] 4 [si] 7 [sp] 21 [xmm0] 22 [xmm1] 37 [r8]

Basic block 33 prev 32, next 34, loop_depth 1, count 0, freq 617, maybe hot.
Predecessors:  32 [55.6%]  (fallthru,can_fallthru)
Successors:  34 [100.0%]  (fallthru,can_fallthru)
Registers live at start: 0 [ax] 1 [dx] 2 [cx] 4 [si] 7 [sp] 22 [xmm1]
Registers live at end: 0 [ax] 1 [dx] 4 [si] 7 [sp] 22 [xmm1] 37 [r8]

Basic block 34 prev 33, next 35, loop_depth 1, count 0, freq 1110, maybe hot.
Predecessors:  33 [100.0%]  (fallthru,can_fallthru) 52 [100.0%] 
Successors:  51 [44.4%]  (can_fallthru) 35 [55.6%]  (fallthru,can_fallthru)
Registers live at start: 0 [ax] 1 [dx] 4 [si] 7 [sp] 22 [xmm1] 37 [r8]
Registers live at end: 0 [ax] 1 [dx] 2 [cx] 4 [si] 7 [sp] 21 [xmm0] 22 [xmm1] 37 [r8]

Basic block 35 prev 34, next 36, loop_depth 1, count 0, freq 617, maybe hot.
Predecessors:  34 [55.6%]  (fallthru,can_fallthru)
Successors:  36 [100.0%]  (fallthru,can_fallthru)
Registers live at start: 0 [ax] 1 [dx] 2 [cx] 4 [si] 7 [sp] 21 [xmm0]
Registers live at end: 0 [ax] 1 [dx] 4 [si] 7 [sp] 21 [xmm0] 37 [r8]

Basic block 36 prev 35, next 37, loop_depth 1, count 0, freq 1110, maybe hot.
Predecessors:  35 [100.0%]  (fallthru,can_fallthru) 51 [100.0%] 
Successors:  50 [44.4%]  (can_fallthru) 37 [55.6%]  (fallthru,can_fallthru)
Registers live at start: 0 [ax] 1 [dx] 4 [si] 7 [sp] 21 [xmm0] 37 [r8]
Registers live at end: 0 [ax] 1 [dx] 2 [cx] 4 [si] 7 [sp] 21 [xmm0] 22 [xmm1] 37 [r8]

Basic block 37 prev 36, next 38, loop_depth 1, count 0, freq 617, maybe hot.
Predecessors:  36 [55.6%]  (fallthru,can_fallthru)
Successors:  38 [100.0%]  (fallthru,can_fallthru)
Registers live at start: 0 [ax] 1 [dx] 2 [cx] 4 [si] 7 [sp] 22 [xmm1]
Registers live at end: 0 [ax] 1 [dx] 4 [si] 7 [sp] 22 [xmm1] 37 [r8]

Basic block 38 prev 37, next 39, loop_depth 1, count 0, freq 1110, maybe hot.
Predecessors:  37 [100.0%]  (fallthru,can_fallthru) 50 [100.0%] 
Successors:  49 [44.4%]  (can_fallthru) 39 [55.6%]  (fallthru,can_fallthru)
Registers live at start: 0 [ax] 1 [dx] 4 [si] 7 [sp] 22 [xmm1] 37 [r8]
Registers live at end: 0 [ax] 1 [dx] 2 [cx] 4 [si] 7 [sp] 21 [xmm0] 22 [xmm1] 37 [r8]

Basic block 39 prev 38, next 40, loop_depth 1, count 0, freq 617, maybe hot.
Predecessors:  38 [55.6%]  (fallthru,can_fallthru)
Successors:  40 [100.0%]  (fallthru,can_fallthru)
Registers live at start: 0 [ax] 1 [dx] 2 [cx] 4 [si] 7 [sp] 21 [xmm0]
Registers live at end: 0 [ax] 1 [dx] 4 [si] 7 [sp] 21 [xmm0] 37 [r8]

Basic block 40 prev 39, next 41, loop_depth 1, count 0, freq 1110, maybe hot.
Predecessors:  39 [100.0%]  (fallthru,can_fallthru) 49 [100.0%] 
Successors:  47 [44.4%]  (can_fallthru) 41 [55.6%]  (fallthru,can_fallthru)
Registers live at start: 0 [ax] 1 [dx] 4 [si] 7 [sp] 21 [xmm0] 37 [r8]
Registers live at end: 0 [ax] 1 [dx] 2 [cx] 4 [si] 7 [sp] 21 [xmm0] 22 [xmm1] 37 [r8]

Basic block 41 prev 40, next 42, loop_depth 1, count 0, freq 617, maybe hot.
Predecessors:  40 [55.6%]  (fallthru,can_fallthru)
Successors:  48 [44.4%]  (can_fallthru) 42 [55.6%]  (fallthru,can_fallthru)
Registers live at start: 0 [ax] 1 [dx] 2 [cx] 4 [si] 7 [sp] 22 [xmm1]
Registers live at end: 1 [dx] 2 [cx] 4 [si] 7 [sp] 21 [xmm0] 22 [xmm1] 37 [r8]

Basic block 42 prev 41, next 43, loop_depth 1, count 0, freq 617, maybe hot.
Predecessors:  41 [55.6%]  (fallthru,can_fallthru) 47 [55.6%]  (can_fallthru)
Successors:  43 [100.0%]  (fallthru,can_fallthru)
Registers live at start: 1 [dx] 2 [cx] 4 [si] 7 [sp] 21 [xmm0]
Registers live at end: 1 [dx] 2 [cx] 4 [si] 7 [sp] 21 [xmm0] 37 [r8]

Basic block 43 prev 42, next 44, loop_depth 1, count 0, freq 1110, maybe hot.
Predecessors:  42 [100.0%]  (fallthru,can_fallthru) 48 [100.0%] 
Successors:  44 [100.0%]  (fallthru,can_fallthru)
Registers live at start: 1 [dx] 2 [cx] 4 [si] 7 [sp] 21 [xmm0] 37 [r8]
Registers live at end: 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 37 [r8]

Basic block 44 prev 43, next 45, loop_depth 1, count 0, freq 470, maybe hot.
Predecessors:  4 [14.3%]  (can_fallthru) 43 [100.0%]  (fallthru,can_fallthru) 1 [12.5%]  (can_fallthru)
Successors:  45 [90.0%]  (fallthru,dfs_back,can_fallthru) 28 [10.0%]  (can_fallthru,loop_exit)
Registers live at start: 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 37 [r8]
Registers live at end: 0 [ax] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 37 [r8]
Invalid sum of incoming frequencies 1364, should be 470

Basic block 45 prev 44, next 46, loop_depth 1, count 0, freq 1233, maybe hot.
Predecessors:  44 [90.0%]  (fallthru,dfs_back,can_fallthru) 27 [90.0%]  (can_fallthru)
Successors:  46 [44.4%]  (fallthru,can_fallthru) 29 [55.6%]  (can_fallthru)
Registers live at start: 0 [ax] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 37 [r8]
Registers live at end: 0 [ax] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 22 [xmm1] 37 [r8]

Basic block 46 prev 45, next 47, loop_depth 1, count 0, freq 548, maybe hot.
Predecessors:  45 [44.4%]  (fallthru,can_fallthru)
Successors:  30 [100.0%] 
Registers live at start: 0 [ax] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 37 [r8]
Registers live at end: 0 [ax] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 37 [r8]

Basic block 47 prev 46, next 48, loop_depth 1, count 0, freq 493, maybe hot.
Predecessors:  40 [44.4%]  (can_fallthru)
Successors:  48 [44.4%]  (fallthru,can_fallthru) 42 [55.6%]  (can_fallthru)
Registers live at start: 0 [ax] 1 [dx] 4 [si] 7 [sp] 21 [xmm0] 37 [r8]
Registers live at end: 1 [dx] 2 [cx] 4 [si] 7 [sp] 21 [xmm0] 22 [xmm1] 37 [r8]

Basic block 48 prev 47, next 49, loop_depth 1, count 0, freq 493, maybe hot.
Predecessors:  41 [44.4%]  (can_fallthru) 47 [44.4%]  (fallthru,can_fallthru)
Successors:  43 [100.0%] 
Registers live at start: 1 [dx] 2 [cx] 4 [si] 7 [sp] 22 [xmm1] 37 [r8]
Registers live at end: 1 [dx] 2 [cx] 4 [si] 7 [sp] 21 [xmm0] 37 [r8]

Basic block 49 prev 48, next 50, loop_depth 1, count 0, freq 493, maybe hot.
Predecessors:  38 [44.4%]  (can_fallthru)
Successors:  40 [100.0%] 
Registers live at start: 0 [ax] 1 [dx] 4 [si] 7 [sp] 22 [xmm1] 37 [r8]
Registers live at end: 0 [ax] 1 [dx] 4 [si] 7 [sp] 21 [xmm0] 37 [r8]

Basic block 50 prev 49, next 51, loop_depth 1, count 0, freq 493, maybe hot.
Predecessors:  36 [44.4%]  (can_fallthru)
Successors:  38 [100.0%] 
Registers live at start: 0 [ax] 1 [dx] 4 [si] 7 [sp] 21 [xmm0] 37 [r8]
Registers live at end: 0 [ax] 1 [dx] 4 [si] 7 [sp] 22 [xmm1] 37 [r8]

Basic block 51 prev 50, next 52, loop_depth 1, count 0, freq 493, maybe hot.
Predecessors:  34 [44.4%]  (can_fallthru)
Successors:  36 [100.0%] 
Registers live at start: 0 [ax] 1 [dx] 4 [si] 7 [sp] 22 [xmm1] 37 [r8]
Registers live at end: 0 [ax] 1 [dx] 4 [si] 7 [sp] 21 [xmm0] 37 [r8]

Basic block 52 prev 51, next 53, loop_depth 1, count 0, freq 493, maybe hot.
Predecessors:  32 [44.4%]  (can_fallthru)
Successors:  34 [100.0%] 
Registers live at start: 0 [ax] 1 [dx] 4 [si] 7 [sp] 21 [xmm0] 37 [r8]
Registers live at end: 0 [ax] 1 [dx] 4 [si] 7 [sp] 22 [xmm1] 37 [r8]

Basic block 53 prev 52, next 54, loop_depth 1, count 0, freq 493, maybe hot.
Predecessors:  30 [44.4%]  (can_fallthru)
Successors:  32 [100.0%] 
Registers live at start: 0 [ax] 1 [dx] 4 [si] 7 [sp] 22 [xmm1] 37 [r8]
Registers live at end: 0 [ax] 1 [dx] 4 [si] 7 [sp] 21 [xmm0] 37 [r8]

Basic block 54 prev 53, next 55, loop_depth 0, count 0, freq 400, maybe hot.
Predecessors:  16 [44.4%]  (can_fallthru)
Successors:  18 [100.0%] 
Registers live at start: 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 37 [r8]
Registers live at end: 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 37 [r8]

Basic block 55 prev 54, next 56, loop_depth 0, count 0, freq 400, maybe hot.
Predecessors:  13 [44.4%]  (can_fallthru)
Successors:  15 [100.0%] 
Registers live at start: 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 37 [r8]
Registers live at end: 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 37 [r8]

Basic block 56 prev 55, next 57, loop_depth 0, count 0, freq 400, maybe hot.
Predecessors:  10 [44.4%]  (can_fallthru)
Successors:  12 [100.0%] 
Registers live at start: 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 37 [r8]
Registers live at end: 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 37 [r8]

Basic block 57 prev 56, next 58, loop_depth 0, count 0, freq 400, maybe hot.
Predecessors:  2 [44.4%]  (can_fallthru)
Successors:  4 [100.0%] 
Registers live at start: 0 [ax] 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 37 [r8]
Registers live at end: 0 [ax] 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 37 [r8]

Basic block 58 prev 57, next 59, loop_depth 0, count 0, freq 400, maybe hot.
Predecessors:  25 [44.4%]  (can_fallthru)
Successors:  27 [100.0%] 
Registers live at start: 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 37 [r8]
Registers live at end: 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 37 [r8]

Basic block 59 prev 58, next 60, loop_depth 0, count 0, freq 400, maybe hot.
Predecessors:  22 [44.4%]  (can_fallthru)
Successors:  24 [100.0%] 
Registers live at start: 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 37 [r8]
Registers live at end: 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 37 [r8]

Basic block 60 prev 59, next -2, loop_depth 0, count 0, freq 400, maybe hot.
Predecessors:  19 [44.4%]  (can_fallthru)
Successors:  21 [100.0%] 
Registers live at start: 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 37 [r8]
Registers live at end: 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 37 [r8]

(note:HI 1 0 694 ("./CStatUtilities.c") 93)

(note 694 1 695 0 ( x (expr_list:REG_DEP_TRUE (reg:DI 5 di [ x ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 695 694 8 0 ( n (expr_list:REG_DEP_TRUE (reg:SI 4 si [ n ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 0, registers live: 4 [si] 5 [di] 7 [sp]
(note:HI 8 695 596 0 [bb 0] NOTE_INSN_BASIC_BLOCK)

(note 596 8 6 0 NOTE_INSN_PROLOGUE_END)

(note:HI 6 596 10 0 NOTE_INSN_FUNCTION_BEG)

(note:HI 10 6 12 0 NOTE_INSN_DELETED)

(note:HI 12 10 602 0 ("./CStatUtilities.c") 98)

(insn:TI 602 12 696 0 ./CStatUtilities.c:98 (parallel [
            (set (reg:DI 37 r8 [orig:62 maxIdx ] [62])
                (const_int 0 [0x0]))
            (clobber (reg:CC 17 flags))
        ]) 78 {*movdi_xor_rex64} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(note 696 602 13 0 ( maxIdx (expr_list:REG_DEP_TRUE (reg:DI 37 r8 [orig:62 maxIdx ] [62])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn 13 696 664 0 ./CStatUtilities.c:98 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 4 si [orig:66 n ] [66])
            (const_int 0 [0x0]))) 3 {*cmpsi_ccno_1} (insn_list:REG_DEP_OUTPUT 602 (nil))
    (nil))

(note 664 13 11 0 ("./CStatUtilities.c") 94)

(insn:TI 11 664 697 0 ./CStatUtilities.c:94 (set (reg/v:DF 21 xmm0 [orig:63 maxEl ] [63])
        (mem:DF (reg/v/f:DI 5 di [orig:65 x ] [65]) [6 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(note 697 11 665 0 ( maxEl (expr_list:REG_DEP_TRUE (reg/v:DF 21 xmm0 [orig:63 maxEl ] [63])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 665 697 14 0 ("./CStatUtilities.c") 98)

(jump_insn 14 665 53 0 ./CStatUtilities.c:98 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 47)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 11 (insn_list:REG_DEP_ANTI 602 (insn_list:REG_DEP_TRUE 13 (nil))))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 1000 [0x3e8])
            (nil))))
;; End of basic block 0, registers live:
 4 [si] 5 [di] 7 [sp] 21 [xmm0] 37 [r8]

;; Start of basic block 1, registers live: 4 [si] 5 [di] 7 [sp] 21 [xmm0]
(note:HI 53 14 80 1 [bb 1] NOTE_INSN_BASIC_BLOCK)

(note:HI 80 53 82 1 NOTE_INSN_DELETED)

(note:HI 82 80 594 1 NOTE_INSN_DELETED)

(insn:TI 594 82 601 1 (set (reg:SI 0 ax [68])
        (subreg:SI (plus:DI (reg:DI 4 si [orig:66 n ] [66])
                (const_int -1 [0xffffffffffffffff])) 0)) 194 {*lea_1_rex64} (nil)
    (nil))

(insn 601 594 600 1 ./CStatUtilities.c:98 (parallel [
            (set (reg:DI 37 r8 [orig:62 maxIdx ] [62])
                (const_int 0 [0x0]))
            (clobber (reg:CC 17 flags))
        ]) 78 {*movdi_xor_rex64} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 600 601 698 1 ./CStatUtilities.c:98 (parallel [
            (set (reg:DI 2 cx [orig:77 i ] [77])
                (const_int 0 [0x0]))
            (clobber (reg:CC 17 flags))
        ]) 78 {*movdi_xor_rex64} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(note 698 600 299 1 ( i (expr_list:REG_DEP_TRUE (reg:DI 2 cx [orig:77 i ] [77])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn:TI 299 698 300 1 (parallel [
            (set (reg:CCZ 17 flags)
                (compare:CCZ (and:SI (reg:SI 0 ax [68])
                        (const_int 7 [0x7]))
                    (const_int 0 [0x0])))
            (set (reg:SI 0 ax [70])
                (and:SI (reg:SI 0 ax [68])
                    (const_int 7 [0x7])))
        ]) 301 {*andsi_2} (insn_list:REG_DEP_OUTPUT 601 (insn_list:REG_DEP_OUTPUT 600 (insn_list:REG_DEP_TRUE 594 (nil))))
    (nil))

(jump_insn:TI 300 299 89 1 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 41)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 601 (insn_list:REG_DEP_ANTI 600 (insn_list:REG_DEP_ANTI 594 (insn_list:REG_DEP_TRUE 299 (nil)))))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 1250 [0x4e2])
            (nil))))
;; End of basic block 1, registers live:
 0 [ax] 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 37 [r8]

;; Start of basic block 2, registers live: 0 [ax] 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 37 [r8]
(note:HI 89 300 93 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn:TI 93 89 699 2 ./CStatUtilities.c:100 (set (reg/v:DF 22 xmm1 [orig:78 maxEl.174 ] [78])
        (mem:DF (plus:DI (reg/f:DI 5 di [orig:60 ivtmp.173 ] [60])
                (const_int 8 [0x8])) [6 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(note 699 93 700 2 ( x (nil)) NOTE_INSN_VAR_LOCATION)

(note 700 699 86 2 ( maxEl.174 (expr_list:REG_DEP_TRUE (reg/v:DF 22 xmm1 [orig:78 maxEl.174 ] [78])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn 86 700 94 2 ./CStatUtilities.c:98 (parallel [
            (set (reg/v:SI 2 cx [orig:77 i ] [77])
                (plus:SI (reg/v:SI 2 cx [orig:77 i ] [77])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 94 86 95 2 ./CStatUtilities.c:100 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg/v:DF 22 xmm1 [orig:78 maxEl.174 ] [78])
            (reg/v:DF 21 xmm0 [orig:63 maxEl ] [63]))) 31 {*cmpfp_iu_sse} (insn_list:REG_DEP_OUTPUT 86 (insn_list:REG_DEP_TRUE 93 (nil)))
    (nil))

(jump_insn 95 94 103 2 ./CStatUtilities.c:100 (set (pc)
        (if_then_else (unle (reg:CCFPU 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 620)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 86 (insn_list:REG_DEP_ANTI 93 (insn_list:REG_DEP_TRUE 94 (nil))))
    (expr_list:REG_DEAD (reg:CCFPU 17 flags)
        (expr_list:REG_BR_PROB (const_int 4444 [0x115c])
            (nil))))
;; End of basic block 2, registers live:
 0 [ax] 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 22 [xmm1] 37 [r8]

;; Start of basic block 3, registers live: 0 [ax] 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]
(note:HI 103 95 102 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn:TI 102 103 514 3 ./CStatUtilities.c:100 (set (reg/v:SI 37 r8 [orig:62 maxIdx ] [62])
        (reg/v:SI 2 cx [orig:77 i ] [77])) 40 {*movsi_1} (nil)
    (nil))
;; End of basic block 3, registers live:
 0 [ax] 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 37 [r8]

;; Start of basic block 4, registers live: 0 [ax] 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 37 [r8]
(code_label:HI 514 102 107 4 145 "" [1 uses])

(note:HI 107 514 105 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn:TI 105 107 294 4 ./CStatUtilities.c:100 (parallel [
            (set (reg/f:DI 5 di [orig:60 ivtmp.173 ] [60])
                (plus:DI (reg/f:DI 5 di [orig:60 ivtmp.173 ] [60])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 294 105 106 4 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [70])
            (const_int 1 [0x1]))) 5 {*cmpsi_1_insn} (insn_list:REG_DEP_OUTPUT 105 (nil))
    (nil))

(insn:TI 106 294 295 4 ./CStatUtilities.c:100 (set (reg/v:DF 21 xmm0 [orig:63 maxEl ] [63])
        (reg/v:DF 22 xmm1 [orig:78 maxEl.174 ] [78])) 94 {*movdf_integer} (nil)
    (expr_list:REG_DEAD (reg/v:DF 22 xmm1 [orig:78 maxEl.174 ] [78])
        (nil)))

(jump_insn 295 106 265 4 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 41)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 105 (insn_list:REG_DEP_ANTI 106 (insn_list:REG_DEP_TRUE 294 (nil))))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 1428 [0x594])
            (nil))))
;; End of basic block 4, registers live:
 0 [ax] 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 37 [r8]

;; Start of basic block 5, registers live: 0 [ax] 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 37 [r8]
(note:HI 265 295 263 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn:TI 263 265 264 5 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [70])
            (const_int 2 [0x2]))) 5 {*cmpsi_1_insn} (nil)
    (nil))

(jump_insn:TI 264 263 234 5 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 575)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 263 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 1666 [0x682])
            (nil))))
;; End of basic block 5, registers live:
 0 [ax] 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 37 [r8]

;; Start of basic block 6, registers live: 0 [ax] 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 37 [r8]
(note:HI 234 264 232 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn:TI 232 234 233 6 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [70])
            (const_int 3 [0x3]))) 5 {*cmpsi_1_insn} (nil)
    (nil))

(jump_insn:TI 233 232 203 6 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 576)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 232 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 2000 [0x7d0])
            (nil))))
;; End of basic block 6, registers live:
 0 [ax] 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 37 [r8]

;; Start of basic block 7, registers live: 0 [ax] 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 37 [r8]
(note:HI 203 233 201 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn:TI 201 203 202 7 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [70])
            (const_int 4 [0x4]))) 5 {*cmpsi_1_insn} (nil)
    (nil))

(jump_insn:TI 202 201 172 7 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 577)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 201 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 2500 [0x9c4])
            (nil))))
;; End of basic block 7, registers live:
 0 [ax] 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 37 [r8]

;; Start of basic block 8, registers live: 0 [ax] 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 37 [r8]
(note:HI 172 202 170 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn:TI 170 172 171 8 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [70])
            (const_int 5 [0x5]))) 5 {*cmpsi_1_insn} (nil)
    (nil))

(jump_insn:TI 171 170 141 8 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 578)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 170 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 3333 [0xd05])
            (nil))))
;; End of basic block 8, registers live:
 0 [ax] 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 37 [r8]

;; Start of basic block 9, registers live: 0 [ax] 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 37 [r8]
(note:HI 141 171 139 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn:TI 139 141 140 9 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [70])
            (const_int 6 [0x6]))) 5 {*cmpsi_1_insn} (nil)
    (expr_list:REG_DEAD (reg:SI 0 ax [70])
        (nil)))

(jump_insn:TI 140 139 116 9 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 579)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 139 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 9, registers live:
 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 37 [r8]

;; Start of basic block 10, registers live: 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 37 [r8]
(note:HI 116 140 120 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn:TI 120 116 113 10 ./CStatUtilities.c:100 (set (reg/v:DF 22 xmm1 [orig:79 maxEl.174 ] [79])
        (mem:DF (plus:DI (reg/f:DI 5 di [orig:60 ivtmp.173 ] [60])
                (const_int 8 [0x8])) [6 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn 113 120 121 10 ./CStatUtilities.c:98 (parallel [
            (set (reg/v:SI 2 cx [orig:77 i ] [77])
                (plus:SI (reg/v:SI 2 cx [orig:77 i ] [77])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 121 113 122 10 ./CStatUtilities.c:100 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg/v:DF 22 xmm1 [orig:79 maxEl.174 ] [79])
            (reg/v:DF 21 xmm0 [orig:63 maxEl ] [63]))) 31 {*cmpfp_iu_sse} (insn_list:REG_DEP_OUTPUT 113 (insn_list:REG_DEP_TRUE 120 (nil)))
    (nil))

(jump_insn 122 121 130 10 ./CStatUtilities.c:100 (set (pc)
        (if_then_else (unle (reg:CCFPU 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 621)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 113 (insn_list:REG_DEP_ANTI 120 (insn_list:REG_DEP_TRUE 121 (nil))))
    (expr_list:REG_DEAD (reg:CCFPU 17 flags)
        (expr_list:REG_BR_PROB (const_int 4444 [0x115c])
            (nil))))
;; End of basic block 10, registers live:
 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 22 [xmm1] 37 [r8]

;; Start of basic block 11, registers live: 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]
(note:HI 130 122 129 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(insn:TI 129 130 518 11 ./CStatUtilities.c:100 (set (reg/v:SI 37 r8 [orig:62 maxIdx ] [62])
        (reg/v:SI 2 cx [orig:77 i ] [77])) 40 {*movsi_1} (nil)
    (nil))
;; End of basic block 11, registers live:
 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 37 [r8]

;; Start of basic block 12, registers live: 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 37 [r8]
(code_label:HI 518 129 134 12 147 "" [1 uses])

(note:HI 134 518 133 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(insn:TI 133 134 132 12 ./CStatUtilities.c:100 (set (reg/v:DF 21 xmm0 [orig:63 maxEl ] [63])
        (reg/v:DF 22 xmm1 [orig:79 maxEl.174 ] [79])) 94 {*movdf_integer} (nil)
    (expr_list:REG_DEAD (reg/v:DF 22 xmm1 [orig:79 maxEl.174 ] [79])
        (nil)))

(insn 132 133 579 12 ./CStatUtilities.c:100 (parallel [
            (set (reg/f:DI 5 di [orig:60 ivtmp.173 ] [60])
                (plus:DI (reg/f:DI 5 di [orig:60 ivtmp.173 ] [60])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;; End of basic block 12, registers live:
 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 37 [r8]

;; Start of basic block 13, registers live: 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 37 [r8]
(code_label:HI 579 132 147 13 176 "" [1 uses])

(note:HI 147 579 151 13 [bb 13] NOTE_INSN_BASIC_BLOCK)

(insn:TI 151 147 144 13 ./CStatUtilities.c:100 (set (reg/v:DF 22 xmm1 [orig:80 maxEl.174 ] [80])
        (mem:DF (plus:DI (reg/f:DI 5 di [orig:60 ivtmp.173 ] [60])
                (const_int 8 [0x8])) [6 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn 144 151 152 13 ./CStatUtilities.c:98 (parallel [
            (set (reg/v:SI 2 cx [orig:77 i ] [77])
                (plus:SI (reg/v:SI 2 cx [orig:77 i ] [77])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 152 144 153 13 ./CStatUtilities.c:100 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg/v:DF 22 xmm1 [orig:80 maxEl.174 ] [80])
            (reg/v:DF 21 xmm0 [orig:63 maxEl ] [63]))) 31 {*cmpfp_iu_sse} (insn_list:REG_DEP_OUTPUT 144 (insn_list:REG_DEP_TRUE 151 (nil)))
    (nil))

(jump_insn 153 152 161 13 ./CStatUtilities.c:100 (set (pc)
        (if_then_else (unle (reg:CCFPU 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 622)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 144 (insn_list:REG_DEP_ANTI 151 (insn_list:REG_DEP_TRUE 152 (nil))))
    (expr_list:REG_DEAD (reg:CCFPU 17 flags)
        (expr_list:REG_BR_PROB (const_int 4444 [0x115c])
            (nil))))
;; End of basic block 13, registers live:
 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 22 [xmm1] 37 [r8]

;; Start of basic block 14, registers live: 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]
(note:HI 161 153 160 14 [bb 14] NOTE_INSN_BASIC_BLOCK)

(insn:TI 160 161 522 14 ./CStatUtilities.c:100 (set (reg/v:SI 37 r8 [orig:62 maxIdx ] [62])
        (reg/v:SI 2 cx [orig:77 i ] [77])) 40 {*movsi_1} (nil)
    (nil))
;; End of basic block 14, registers live:
 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 37 [r8]

;; Start of basic block 15, registers live: 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 37 [r8]
(code_label:HI 522 160 165 15 149 "" [1 uses])

(note:HI 165 522 164 15 [bb 15] NOTE_INSN_BASIC_BLOCK)

(insn:TI 164 165 163 15 ./CStatUtilities.c:100 (set (reg/v:DF 21 xmm0 [orig:63 maxEl ] [63])
        (reg/v:DF 22 xmm1 [orig:80 maxEl.174 ] [80])) 94 {*movdf_integer} (nil)
    (expr_list:REG_DEAD (reg/v:DF 22 xmm1 [orig:80 maxEl.174 ] [80])
        (nil)))

(insn 163 164 578 15 ./CStatUtilities.c:100 (parallel [
            (set (reg/f:DI 5 di [orig:60 ivtmp.173 ] [60])
                (plus:DI (reg/f:DI 5 di [orig:60 ivtmp.173 ] [60])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;; End of basic block 15, registers live:
 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 37 [r8]

;; Start of basic block 16, registers live: 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 37 [r8]
(code_label:HI 578 163 178 16 175 "" [1 uses])

(note:HI 178 578 182 16 [bb 16] NOTE_INSN_BASIC_BLOCK)

(insn:TI 182 178 175 16 ./CStatUtilities.c:100 (set (reg/v:DF 22 xmm1 [orig:81 maxEl.174 ] [81])
        (mem:DF (plus:DI (reg/f:DI 5 di [orig:60 ivtmp.173 ] [60])
                (const_int 8 [0x8])) [6 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn 175 182 183 16 ./CStatUtilities.c:98 (parallel [
            (set (reg/v:SI 2 cx [orig:77 i ] [77])
                (plus:SI (reg/v:SI 2 cx [orig:77 i ] [77])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 183 175 184 16 ./CStatUtilities.c:100 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg/v:DF 22 xmm1 [orig:81 maxEl.174 ] [81])
            (reg/v:DF 21 xmm0 [orig:63 maxEl ] [63]))) 31 {*cmpfp_iu_sse} (insn_list:REG_DEP_OUTPUT 175 (insn_list:REG_DEP_TRUE 182 (nil)))
    (nil))

(jump_insn 184 183 192 16 ./CStatUtilities.c:100 (set (pc)
        (if_then_else (unle (reg:CCFPU 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 623)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 175 (insn_list:REG_DEP_ANTI 182 (insn_list:REG_DEP_TRUE 183 (nil))))
    (expr_list:REG_DEAD (reg:CCFPU 17 flags)
        (expr_list:REG_BR_PROB (const_int 4444 [0x115c])
            (nil))))
;; End of basic block 16, registers live:
 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 22 [xmm1] 37 [r8]

;; Start of basic block 17, registers live: 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]
(note:HI 192 184 191 17 [bb 17] NOTE_INSN_BASIC_BLOCK)

(insn:TI 191 192 526 17 ./CStatUtilities.c:100 (set (reg/v:SI 37 r8 [orig:62 maxIdx ] [62])
        (reg/v:SI 2 cx [orig:77 i ] [77])) 40 {*movsi_1} (nil)
    (nil))
;; End of basic block 17, registers live:
 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 37 [r8]

;; Start of basic block 18, registers live: 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 37 [r8]
(code_label:HI 526 191 196 18 151 "" [1 uses])

(note:HI 196 526 195 18 [bb 18] NOTE_INSN_BASIC_BLOCK)

(insn:TI 195 196 194 18 ./CStatUtilities.c:100 (set (reg/v:DF 21 xmm0 [orig:63 maxEl ] [63])
        (reg/v:DF 22 xmm1 [orig:81 maxEl.174 ] [81])) 94 {*movdf_integer} (nil)
    (expr_list:REG_DEAD (reg/v:DF 22 xmm1 [orig:81 maxEl.174 ] [81])
        (nil)))

(insn 194 195 577 18 ./CStatUtilities.c:100 (parallel [
            (set (reg/f:DI 5 di [orig:60 ivtmp.173 ] [60])
                (plus:DI (reg/f:DI 5 di [orig:60 ivtmp.173 ] [60])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;; End of basic block 18, registers live:
 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 37 [r8]

;; Start of basic block 19, registers live: 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 37 [r8]
(code_label:HI 577 194 209 19 174 "" [1 uses])

(note:HI 209 577 213 19 [bb 19] NOTE_INSN_BASIC_BLOCK)

(insn:TI 213 209 206 19 ./CStatUtilities.c:100 (set (reg/v:DF 22 xmm1 [orig:82 maxEl.174 ] [82])
        (mem:DF (plus:DI (reg/f:DI 5 di [orig:60 ivtmp.173 ] [60])
                (const_int 8 [0x8])) [6 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn 206 213 214 19 ./CStatUtilities.c:98 (parallel [
            (set (reg/v:SI 2 cx [orig:77 i ] [77])
                (plus:SI (reg/v:SI 2 cx [orig:77 i ] [77])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 214 206 215 19 ./CStatUtilities.c:100 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg/v:DF 22 xmm1 [orig:82 maxEl.174 ] [82])
            (reg/v:DF 21 xmm0 [orig:63 maxEl ] [63]))) 31 {*cmpfp_iu_sse} (insn_list:REG_DEP_OUTPUT 206 (insn_list:REG_DEP_TRUE 213 (nil)))
    (nil))

(jump_insn 215 214 223 19 ./CStatUtilities.c:100 (set (pc)
        (if_then_else (unle (reg:CCFPU 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 624)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 206 (insn_list:REG_DEP_ANTI 213 (insn_list:REG_DEP_TRUE 214 (nil))))
    (expr_list:REG_DEAD (reg:CCFPU 17 flags)
        (expr_list:REG_BR_PROB (const_int 4444 [0x115c])
            (nil))))
;; End of basic block 19, registers live:
 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 22 [xmm1] 37 [r8]

;; Start of basic block 20, registers live: 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]
(note:HI 223 215 222 20 [bb 20] NOTE_INSN_BASIC_BLOCK)

(insn:TI 222 223 530 20 ./CStatUtilities.c:100 (set (reg/v:SI 37 r8 [orig:62 maxIdx ] [62])
        (reg/v:SI 2 cx [orig:77 i ] [77])) 40 {*movsi_1} (nil)
    (nil))
;; End of basic block 20, registers live:
 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 37 [r8]

;; Start of basic block 21, registers live: 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 37 [r8]
(code_label:HI 530 222 227 21 153 "" [1 uses])

(note:HI 227 530 226 21 [bb 21] NOTE_INSN_BASIC_BLOCK)

(insn:TI 226 227 225 21 ./CStatUtilities.c:100 (set (reg/v:DF 21 xmm0 [orig:63 maxEl ] [63])
        (reg/v:DF 22 xmm1 [orig:82 maxEl.174 ] [82])) 94 {*movdf_integer} (nil)
    (expr_list:REG_DEAD (reg/v:DF 22 xmm1 [orig:82 maxEl.174 ] [82])
        (nil)))

(insn 225 226 576 21 ./CStatUtilities.c:100 (parallel [
            (set (reg/f:DI 5 di [orig:60 ivtmp.173 ] [60])
                (plus:DI (reg/f:DI 5 di [orig:60 ivtmp.173 ] [60])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;; End of basic block 21, registers live:
 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 37 [r8]

;; Start of basic block 22, registers live: 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 37 [r8]
(code_label:HI 576 225 240 22 173 "" [1 uses])

(note:HI 240 576 244 22 [bb 22] NOTE_INSN_BASIC_BLOCK)

(insn:TI 244 240 237 22 ./CStatUtilities.c:100 (set (reg/v:DF 22 xmm1 [orig:83 maxEl.174 ] [83])
        (mem:DF (plus:DI (reg/f:DI 5 di [orig:60 ivtmp.173 ] [60])
                (const_int 8 [0x8])) [6 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn 237 244 245 22 ./CStatUtilities.c:98 (parallel [
            (set (reg/v:SI 2 cx [orig:77 i ] [77])
                (plus:SI (reg/v:SI 2 cx [orig:77 i ] [77])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 245 237 246 22 ./CStatUtilities.c:100 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg/v:DF 22 xmm1 [orig:83 maxEl.174 ] [83])
            (reg/v:DF 21 xmm0 [orig:63 maxEl ] [63]))) 31 {*cmpfp_iu_sse} (insn_list:REG_DEP_OUTPUT 237 (insn_list:REG_DEP_TRUE 244 (nil)))
    (nil))

(jump_insn 246 245 254 22 ./CStatUtilities.c:100 (set (pc)
        (if_then_else (unle (reg:CCFPU 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 625)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 237 (insn_list:REG_DEP_ANTI 244 (insn_list:REG_DEP_TRUE 245 (nil))))
    (expr_list:REG_DEAD (reg:CCFPU 17 flags)
        (expr_list:REG_BR_PROB (const_int 4444 [0x115c])
            (nil))))
;; End of basic block 22, registers live:
 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 22 [xmm1] 37 [r8]

;; Start of basic block 23, registers live: 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]
(note:HI 254 246 253 23 [bb 23] NOTE_INSN_BASIC_BLOCK)

(insn:TI 253 254 534 23 ./CStatUtilities.c:100 (set (reg/v:SI 37 r8 [orig:62 maxIdx ] [62])
        (reg/v:SI 2 cx [orig:77 i ] [77])) 40 {*movsi_1} (nil)
    (nil))
;; End of basic block 23, registers live:
 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 37 [r8]

;; Start of basic block 24, registers live: 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 37 [r8]
(code_label:HI 534 253 258 24 155 "" [1 uses])

(note:HI 258 534 257 24 [bb 24] NOTE_INSN_BASIC_BLOCK)

(insn:TI 257 258 256 24 ./CStatUtilities.c:100 (set (reg/v:DF 21 xmm0 [orig:63 maxEl ] [63])
        (reg/v:DF 22 xmm1 [orig:83 maxEl.174 ] [83])) 94 {*movdf_integer} (nil)
    (expr_list:REG_DEAD (reg/v:DF 22 xmm1 [orig:83 maxEl.174 ] [83])
        (nil)))

(insn 256 257 575 24 ./CStatUtilities.c:100 (parallel [
            (set (reg/f:DI 5 di [orig:60 ivtmp.173 ] [60])
                (plus:DI (reg/f:DI 5 di [orig:60 ivtmp.173 ] [60])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;; End of basic block 24, registers live:
 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 37 [r8]

;; Start of basic block 25, registers live: 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 37 [r8]
(code_label:HI 575 256 271 25 172 "" [1 uses])

(note:HI 271 575 275 25 [bb 25] NOTE_INSN_BASIC_BLOCK)

(insn:TI 275 271 268 25 ./CStatUtilities.c:100 (set (reg/v:DF 22 xmm1 [orig:84 maxEl.174 ] [84])
        (mem:DF (plus:DI (reg/f:DI 5 di [orig:60 ivtmp.173 ] [60])
                (const_int 8 [0x8])) [6 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn 268 275 276 25 ./CStatUtilities.c:98 (parallel [
            (set (reg/v:SI 2 cx [orig:77 i ] [77])
                (plus:SI (reg/v:SI 2 cx [orig:77 i ] [77])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 276 268 277 25 ./CStatUtilities.c:100 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg/v:DF 22 xmm1 [orig:84 maxEl.174 ] [84])
            (reg/v:DF 21 xmm0 [orig:63 maxEl ] [63]))) 31 {*cmpfp_iu_sse} (insn_list:REG_DEP_OUTPUT 268 (insn_list:REG_DEP_TRUE 275 (nil)))
    (nil))

(jump_insn 277 276 285 25 ./CStatUtilities.c:100 (set (pc)
        (if_then_else (unle (reg:CCFPU 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 626)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 268 (insn_list:REG_DEP_ANTI 275 (insn_list:REG_DEP_TRUE 276 (nil))))
    (expr_list:REG_DEAD (reg:CCFPU 17 flags)
        (expr_list:REG_BR_PROB (const_int 4444 [0x115c])
            (nil))))
;; End of basic block 25, registers live:
 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 22 [xmm1] 37 [r8]

;; Start of basic block 26, registers live: 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]
(note:HI 285 277 288 26 [bb 26] NOTE_INSN_BASIC_BLOCK)

(insn:TI 288 285 284 26 ./CStatUtilities.c:100 (set (reg/v:DF 21 xmm0 [orig:63 maxEl ] [63])
        (reg/v:DF 22 xmm1 [orig:84 maxEl.174 ] [84])) 94 {*movdf_integer} (nil)
    (expr_list:REG_DEAD (reg/v:DF 22 xmm1 [orig:84 maxEl.174 ] [84])
        (nil)))

(insn 284 288 287 26 ./CStatUtilities.c:100 (set (reg/v:SI 37 r8 [orig:62 maxIdx ] [62])
        (reg/v:SI 2 cx [orig:77 i ] [77])) 40 {*movsi_1} (nil)
    (nil))

(insn:TI 287 284 657 26 ./CStatUtilities.c:100 (parallel [
            (set (reg/f:DI 5 di [orig:60 ivtmp.173 ] [60])
                (plus:DI (reg/f:DI 5 di [orig:60 ivtmp.173 ] [60])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;; End of basic block 26, registers live:
 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 37 [r8]

;; Start of basic block 27, registers live: 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 37 [r8]
(code_label 657 287 608 27 192 "" [1 uses])

(note 608 657 604 27 [bb 27] NOTE_INSN_BASIC_BLOCK)

(note 604 608 605 27 NOTE_INSN_DELETED)

(insn:TI 605 604 606 27 ./CStatUtilities.c:98 (set (reg:SI 0 ax [71])
        (subreg:SI (plus:DI (reg:DI 2 cx [orig:77 i ] [77])
                (const_int 1 [0x1])) 0)) 194 {*lea_1_rex64} (nil)
    (expr_list:REG_DEAD (reg:DI 2 cx [orig:77 i ] [77])
        (nil)))

(insn:TI 606 605 607 27 ./CStatUtilities.c:98 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [71])
            (reg/v:SI 4 si [orig:66 n ] [66]))) 5 {*cmpsi_1_insn} (insn_list:REG_DEP_TRUE 605 (nil))
    (nil))

(jump_insn:TI 607 606 59 27 ./CStatUtilities.c:98 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref 20)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 605 (insn_list:REG_DEP_TRUE 606 (nil)))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 9000 [0x2328])
            (nil))))
;; End of basic block 27, registers live:
 0 [ax] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 37 [r8]

(note:HI 59 607 60 NOTE_INSN_FUNCTION_END)

(note:HI 60 59 701 ("./CStatUtilities.c") 108)

(note 701 60 702 28 ( maxEl.174 (expr_list:REG_DEP_TRUE (reg/v:DF 22 xmm1 [orig:78 maxEl.174 ] [78])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 702 701 47 28 ( x (expr_list:REG_DEP_TRUE (reg:DI 5 di [ x ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 28, registers live: 7 [sp] 37 [r8]
(code_label:HI 47 702 48 28 99 "" [2 uses])

(note:HI 48 47 62 28 [bb 28] NOTE_INSN_BASIC_BLOCK)

(insn:TI 62 48 68 28 ./CStatUtilities.c:108 (set (reg/i:SI 0 ax [ <result> ])
        (reg/v:SI 37 r8 [orig:62 maxIdx ] [62])) 40 {*movsi_1} (nil)
    (expr_list:REG_DEAD (reg/v:SI 37 r8 [orig:62 maxIdx ] [62])
        (nil)))

(insn 68 62 466 28 ./CStatUtilities.c:108 (use (reg/i:SI 0 ax [ <result> ])) -1 (insn_list:REG_DEP_TRUE 62 (nil))
    (nil))

(note:HI 466 68 597 28 ("./CStatUtilities.c") 100)

(note 597 466 598 28 NOTE_INSN_EPILOGUE_BEG)

(jump_insn:TI 598 597 599 28 ./CStatUtilities.c:108 (return) 562 {return_internal} (insn_list:REG_DEP_TRUE 62 (insn_list:REG_DEP_ANTI 68 (nil)))
    (nil))
;; End of basic block 28, registers live:
 0 [ax] 7 [sp]

(barrier 599 598 703)

(note 703 599 634 29 ( x (nil)) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 29, registers live: 0 [ax] 4 [si] 5 [di] 7 [sp] 22 [xmm1]
(code_label 634 703 30 29 191 "" [1 uses])

(note:HI 30 634 31 29 [bb 29] NOTE_INSN_BASIC_BLOCK)

(insn:TI 31 30 37 29 ./CStatUtilities.c:100 (set (reg/v:SI 37 r8 [orig:62 maxIdx ] [62])
        (reg:SI 0 ax [71])) 40 {*movsi_1} (nil)
    (nil))
;; End of basic block 29, registers live:
 0 [ax] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 37 [r8]

;; Start of basic block 30, registers live: 0 [ax] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 37 [r8]
(code_label:HI 37 31 38 30 104 "" [1 uses])

(note:HI 38 37 592 30 [bb 30] NOTE_INSN_BASIC_BLOCK)

(insn:TI 592 38 593 30 ./CStatUtilities.c:100 (set (reg/f:DI 1 dx [72])
        (plus:DI (reg/f:DI 5 di [orig:60 ivtmp.173 ] [60])
            (const_int 8 [0x8]))) 196 {*lea_2_rex64} (nil)
    (expr_list:REG_DEAD (reg/f:DI 5 di [orig:60 ivtmp.173 ] [60])
        (nil)))

(insn 593 592 311 30 ./CStatUtilities.c:98 (set (reg/v:SI 2 cx [orig:73 i ] [73])
        (subreg:SI (plus:DI (reg:DI 0 ax [71])
                (const_int 1 [0x1])) 0)) 194 {*lea_1_rex64} (nil)
    (nil))

(insn:TI 311 593 704 30 ./CStatUtilities.c:100 (set (reg/v:DF 21 xmm0 [orig:76 maxEl.174 ] [76])
        (mem:DF (plus:DI (reg/f:DI 1 dx [72])
                (const_int 8 [0x8])) [6 S8 A64])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 592 (nil))
    (nil))

(note 704 311 312 30 ( maxEl (nil)) NOTE_INSN_VAR_LOCATION)

(insn:TI 312 704 313 30 ./CStatUtilities.c:100 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg/v:DF 21 xmm0 [orig:76 maxEl.174 ] [76])
            (reg/v:DF 22 xmm1 [orig:59 maxEl.174 ] [59]))) 31 {*cmpfp_iu_sse} (insn_list:REG_DEP_TRUE 311 (nil))
    (nil))

(jump_insn 313 312 321 30 ./CStatUtilities.c:100 (set (pc)
        (if_then_else (unle (reg:CCFPU 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 627)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 592 (insn_list:REG_DEP_ANTI 593 (insn_list:REG_DEP_ANTI 311 (insn_list:REG_DEP_TRUE 312 (nil)))))
    (expr_list:REG_DEAD (reg:CCFPU 17 flags)
        (expr_list:REG_BR_PROB (const_int 4444 [0x115c])
            (nil))))
;; End of basic block 30, registers live:
 0 [ax] 1 [dx] 2 [cx] 4 [si] 7 [sp] 21 [xmm0] 22 [xmm1] 37 [r8]

;; Start of basic block 31, registers live: 0 [ax] 1 [dx] 2 [cx] 4 [si] 7 [sp] 21 [xmm0]
(note:HI 321 313 320 31 [bb 31] NOTE_INSN_BASIC_BLOCK)

(insn:TI 320 321 544 31 ./CStatUtilities.c:100 (set (reg/v:SI 37 r8 [orig:62 maxIdx ] [62])
        (reg/v:SI 2 cx [orig:73 i ] [73])) 40 {*movsi_1} (nil)
    (expr_list:REG_DEAD (reg/v:SI 2 cx [orig:73 i ] [73])
        (nil)))
;; End of basic block 31, registers live:
 0 [ax] 1 [dx] 4 [si] 7 [sp] 21 [xmm0] 37 [r8]

;; Start of basic block 32, registers live: 0 [ax] 1 [dx] 4 [si] 7 [sp] 21 [xmm0] 37 [r8]
(code_label:HI 544 320 325 32 159 "" [1 uses])

(note:HI 325 544 323 32 [bb 32] NOTE_INSN_BASIC_BLOCK)

(note:HI 323 325 337 32 NOTE_INSN_DELETED)

(insn:TI 337 323 591 32 ./CStatUtilities.c:100 (set (reg/v:DF 22 xmm1 [orig:88 maxEl.174 ] [88])
        (mem:DF (plus:DI (reg/f:DI 1 dx [72])
                (const_int 16 [0x10])) [6 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn 591 337 338 32 ./CStatUtilities.c:98 (set (reg/v:SI 2 cx [orig:85 i ] [85])
        (subreg:SI (plus:DI (reg:DI 0 ax [71])
                (const_int 2 [0x2])) 0)) 194 {*lea_1_rex64} (nil)
    (nil))

(insn:TI 338 591 339 32 ./CStatUtilities.c:100 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg/v:DF 22 xmm1 [orig:88 maxEl.174 ] [88])
            (reg/v:DF 21 xmm0 [orig:76 maxEl.174 ] [76]))) 31 {*cmpfp_iu_sse} (insn_list:REG_DEP_TRUE 337 (nil))
    (nil))

(jump_insn 339 338 705 32 ./CStatUtilities.c:100 (set (pc)
        (if_then_else (unle (reg:CCFPU 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 628)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 591 (insn_list:REG_DEP_ANTI 337 (insn_list:REG_DEP_TRUE 338 (nil))))
    (expr_list:REG_DEAD (reg:CCFPU 17 flags)
        (expr_list:REG_BR_PROB (const_int 4444 [0x115c])
            (nil))))
;; End of basic block 32, registers live:
 0 [ax] 1 [dx] 2 [cx] 4 [si] 7 [sp] 21 [xmm0] 22 [xmm1] 37 [r8]

(note 705 339 347 33 ( maxEl.174 (expr_list:REG_DEP_TRUE (reg/v:DF 21 xmm0 [orig:76 maxEl.174 ] [76])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 33, registers live: 0 [ax] 1 [dx] 2 [cx] 4 [si] 7 [sp] 22 [xmm1]
(note:HI 347 705 346 33 [bb 33] NOTE_INSN_BASIC_BLOCK)

(insn:TI 346 347 548 33 ./CStatUtilities.c:100 (set (reg/v:SI 37 r8 [orig:62 maxIdx ] [62])
        (reg/v:SI 2 cx [orig:85 i ] [85])) 40 {*movsi_1} (nil)
    (expr_list:REG_DEAD (reg/v:SI 2 cx [orig:85 i ] [85])
        (nil)))
;; End of basic block 33, registers live:
 0 [ax] 1 [dx] 4 [si] 7 [sp] 22 [xmm1] 37 [r8]

;; Start of basic block 34, registers live: 0 [ax] 1 [dx] 4 [si] 7 [sp] 22 [xmm1] 37 [r8]
(code_label:HI 548 346 351 34 161 "" [1 uses])

(note:HI 351 548 349 34 [bb 34] NOTE_INSN_BASIC_BLOCK)

(note:HI 349 351 363 34 NOTE_INSN_DELETED)

(insn:TI 363 349 590 34 ./CStatUtilities.c:100 (set (reg/v:DF 21 xmm0 [orig:92 maxEl.174 ] [92])
        (mem:DF (plus:DI (reg/f:DI 1 dx [72])
                (const_int 24 [0x18])) [6 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn 590 363 364 34 ./CStatUtilities.c:98 (set (reg/v:SI 2 cx [orig:89 i ] [89])
        (subreg:SI (plus:DI (reg:DI 0 ax [71])
                (const_int 3 [0x3])) 0)) 194 {*lea_1_rex64} (nil)
    (nil))

(insn:TI 364 590 365 34 ./CStatUtilities.c:100 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg/v:DF 21 xmm0 [orig:92 maxEl.174 ] [92])
            (reg/v:DF 22 xmm1 [orig:88 maxEl.174 ] [88]))) 31 {*cmpfp_iu_sse} (insn_list:REG_DEP_TRUE 363 (nil))
    (nil))

(jump_insn 365 364 706 34 ./CStatUtilities.c:100 (set (pc)
        (if_then_else (unle (reg:CCFPU 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 629)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 590 (insn_list:REG_DEP_ANTI 363 (insn_list:REG_DEP_TRUE 364 (nil))))
    (expr_list:REG_DEAD (reg:CCFPU 17 flags)
        (expr_list:REG_BR_PROB (const_int 4444 [0x115c])
            (nil))))
;; End of basic block 34, registers live:
 0 [ax] 1 [dx] 2 [cx] 4 [si] 7 [sp] 21 [xmm0] 22 [xmm1] 37 [r8]

(note 706 365 373 35 ( maxEl.174 (expr_list:REG_DEP_TRUE (reg/v:DF 22 xmm1 [orig:88 maxEl.174 ] [88])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 35, registers live: 0 [ax] 1 [dx] 2 [cx] 4 [si] 7 [sp] 21 [xmm0]
(note:HI 373 706 372 35 [bb 35] NOTE_INSN_BASIC_BLOCK)

(insn:TI 372 373 552 35 ./CStatUtilities.c:100 (set (reg/v:SI 37 r8 [orig:62 maxIdx ] [62])
        (reg/v:SI 2 cx [orig:89 i ] [89])) 40 {*movsi_1} (nil)
    (expr_list:REG_DEAD (reg/v:SI 2 cx [orig:89 i ] [89])
        (nil)))
;; End of basic block 35, registers live:
 0 [ax] 1 [dx] 4 [si] 7 [sp] 21 [xmm0] 37 [r8]

;; Start of basic block 36, registers live: 0 [ax] 1 [dx] 4 [si] 7 [sp] 21 [xmm0] 37 [r8]
(code_label:HI 552 372 377 36 163 "" [1 uses])

(note:HI 377 552 375 36 [bb 36] NOTE_INSN_BASIC_BLOCK)

(note:HI 375 377 389 36 NOTE_INSN_DELETED)

(insn:TI 389 375 589 36 ./CStatUtilities.c:100 (set (reg/v:DF 22 xmm1 [orig:96 maxEl.174 ] [96])
        (mem:DF (plus:DI (reg/f:DI 1 dx [72])
                (const_int 32 [0x20])) [6 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn 589 389 390 36 ./CStatUtilities.c:98 (set (reg/v:SI 2 cx [orig:93 i ] [93])
        (subreg:SI (plus:DI (reg:DI 0 ax [71])
                (const_int 4 [0x4])) 0)) 194 {*lea_1_rex64} (nil)
    (nil))

(insn:TI 390 589 391 36 ./CStatUtilities.c:100 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg/v:DF 22 xmm1 [orig:96 maxEl.174 ] [96])
            (reg/v:DF 21 xmm0 [orig:92 maxEl.174 ] [92]))) 31 {*cmpfp_iu_sse} (insn_list:REG_DEP_TRUE 389 (nil))
    (nil))

(jump_insn 391 390 707 36 ./CStatUtilities.c:100 (set (pc)
        (if_then_else (unle (reg:CCFPU 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 630)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 589 (insn_list:REG_DEP_ANTI 389 (insn_list:REG_DEP_TRUE 390 (nil))))
    (expr_list:REG_DEAD (reg:CCFPU 17 flags)
        (expr_list:REG_BR_PROB (const_int 4444 [0x115c])
            (nil))))
;; End of basic block 36, registers live:
 0 [ax] 1 [dx] 2 [cx] 4 [si] 7 [sp] 21 [xmm0] 22 [xmm1] 37 [r8]

(note 707 391 399 37 ( maxEl.174 (expr_list:REG_DEP_TRUE (reg/v:DF 21 xmm0 [orig:92 maxEl.174 ] [92])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 37, registers live: 0 [ax] 1 [dx] 2 [cx] 4 [si] 7 [sp] 22 [xmm1]
(note:HI 399 707 398 37 [bb 37] NOTE_INSN_BASIC_BLOCK)

(insn:TI 398 399 556 37 ./CStatUtilities.c:100 (set (reg/v:SI 37 r8 [orig:62 maxIdx ] [62])
        (reg/v:SI 2 cx [orig:93 i ] [93])) 40 {*movsi_1} (nil)
    (expr_list:REG_DEAD (reg/v:SI 2 cx [orig:93 i ] [93])
        (nil)))
;; End of basic block 37, registers live:
 0 [ax] 1 [dx] 4 [si] 7 [sp] 22 [xmm1] 37 [r8]

;; Start of basic block 38, registers live: 0 [ax] 1 [dx] 4 [si] 7 [sp] 22 [xmm1] 37 [r8]
(code_label:HI 556 398 403 38 165 "" [1 uses])

(note:HI 403 556 401 38 [bb 38] NOTE_INSN_BASIC_BLOCK)

(note:HI 401 403 415 38 NOTE_INSN_DELETED)

(insn:TI 415 401 588 38 ./CStatUtilities.c:100 (set (reg/v:DF 21 xmm0 [orig:100 maxEl.174 ] [100])
        (mem:DF (plus:DI (reg/f:DI 1 dx [72])
                (const_int 40 [0x28])) [6 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn 588 415 416 38 ./CStatUtilities.c:98 (set (reg/v:SI 2 cx [orig:97 i ] [97])
        (subreg:SI (plus:DI (reg:DI 0 ax [71])
                (const_int 5 [0x5])) 0)) 194 {*lea_1_rex64} (nil)
    (nil))

(insn:TI 416 588 417 38 ./CStatUtilities.c:100 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg/v:DF 21 xmm0 [orig:100 maxEl.174 ] [100])
            (reg/v:DF 22 xmm1 [orig:96 maxEl.174 ] [96]))) 31 {*cmpfp_iu_sse} (insn_list:REG_DEP_TRUE 415 (nil))
    (nil))

(jump_insn 417 416 708 38 ./CStatUtilities.c:100 (set (pc)
        (if_then_else (unle (reg:CCFPU 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 631)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 588 (insn_list:REG_DEP_ANTI 415 (insn_list:REG_DEP_TRUE 416 (nil))))
    (expr_list:REG_DEAD (reg:CCFPU 17 flags)
        (expr_list:REG_BR_PROB (const_int 4444 [0x115c])
            (nil))))
;; End of basic block 38, registers live:
 0 [ax] 1 [dx] 2 [cx] 4 [si] 7 [sp] 21 [xmm0] 22 [xmm1] 37 [r8]

(note 708 417 425 39 ( maxEl.174 (expr_list:REG_DEP_TRUE (reg/v:DF 22 xmm1 [orig:96 maxEl.174 ] [96])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 39, registers live: 0 [ax] 1 [dx] 2 [cx] 4 [si] 7 [sp] 21 [xmm0]
(note:HI 425 708 424 39 [bb 39] NOTE_INSN_BASIC_BLOCK)

(insn:TI 424 425 560 39 ./CStatUtilities.c:100 (set (reg/v:SI 37 r8 [orig:62 maxIdx ] [62])
        (reg/v:SI 2 cx [orig:97 i ] [97])) 40 {*movsi_1} (nil)
    (expr_list:REG_DEAD (reg/v:SI 2 cx [orig:97 i ] [97])
        (nil)))
;; End of basic block 39, registers live:
 0 [ax] 1 [dx] 4 [si] 7 [sp] 21 [xmm0] 37 [r8]

;; Start of basic block 40, registers live: 0 [ax] 1 [dx] 4 [si] 7 [sp] 21 [xmm0] 37 [r8]
(code_label:HI 560 424 429 40 167 "" [1 uses])

(note:HI 429 560 427 40 [bb 40] NOTE_INSN_BASIC_BLOCK)

(note:HI 427 429 441 40 NOTE_INSN_DELETED)

(insn:TI 441 427 587 40 ./CStatUtilities.c:100 (set (reg/v:DF 22 xmm1 [orig:104 maxEl.174 ] [104])
        (mem:DF (plus:DI (reg/f:DI 1 dx [72])
                (const_int 48 [0x30])) [6 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn 587 441 442 40 ./CStatUtilities.c:98 (set (reg/v:SI 2 cx [orig:101 i ] [101])
        (subreg:SI (plus:DI (reg:DI 0 ax [71])
                (const_int 6 [0x6])) 0)) 194 {*lea_1_rex64} (nil)
    (nil))

(insn:TI 442 587 443 40 ./CStatUtilities.c:100 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg/v:DF 22 xmm1 [orig:104 maxEl.174 ] [104])
            (reg/v:DF 21 xmm0 [orig:100 maxEl.174 ] [100]))) 31 {*cmpfp_iu_sse} (insn_list:REG_DEP_TRUE 441 (nil))
    (nil))

(jump_insn 443 442 709 40 ./CStatUtilities.c:100 (set (pc)
        (if_then_else (unle (reg:CCFPU 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 632)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 587 (insn_list:REG_DEP_ANTI 441 (insn_list:REG_DEP_TRUE 442 (nil))))
    (expr_list:REG_DEAD (reg:CCFPU 17 flags)
        (expr_list:REG_BR_PROB (const_int 4444 [0x115c])
            (nil))))
;; End of basic block 40, registers live:
 0 [ax] 1 [dx] 2 [cx] 4 [si] 7 [sp] 21 [xmm0] 22 [xmm1] 37 [r8]

(note 709 443 451 41 ( maxEl.174 (expr_list:REG_DEP_TRUE (reg/v:DF 21 xmm0 [orig:100 maxEl.174 ] [100])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 41, registers live: 0 [ax] 1 [dx] 2 [cx] 4 [si] 7 [sp] 22 [xmm1]
(note:HI 451 709 453 41 [bb 41] NOTE_INSN_BASIC_BLOCK)

(note:HI 453 451 467 41 NOTE_INSN_DELETED)

(insn:TI 467 453 450 41 ./CStatUtilities.c:100 (set (reg/v:DF 21 xmm0 [orig:107 maxEl.174 ] [107])
        (mem:DF (plus:DI (reg/f:DI 1 dx [72])
                (const_int 56 [0x38])) [6 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn 450 467 586 41 ./CStatUtilities.c:100 (set (reg/v:SI 37 r8 [orig:62 maxIdx ] [62])
        (reg/v:SI 2 cx [orig:101 i ] [101])) 40 {*movsi_1} (nil)
    (expr_list:REG_DEAD (reg/v:SI 2 cx [orig:101 i ] [101])
        (nil)))

(insn:TI 586 450 468 41 ./CStatUtilities.c:98 (set (reg/v:SI 2 cx [orig:77 i ] [77])
        (subreg:SI (plus:DI (reg:DI 0 ax [71])
                (const_int 7 [0x7])) 0)) 194 {*lea_1_rex64} (insn_list:REG_DEP_ANTI 450 (nil))
    (expr_list:REG_DEAD (reg:DI 0 ax [71])
        (nil)))

(insn:TI 468 586 469 41 ./CStatUtilities.c:100 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg/v:DF 21 xmm0 [orig:107 maxEl.174 ] [107])
            (reg/v:DF 22 xmm1 [orig:104 maxEl.174 ] [104]))) 31 {*cmpfp_iu_sse} (insn_list:REG_DEP_TRUE 467 (nil))
    (nil))

(jump_insn 469 468 710 41 ./CStatUtilities.c:100 (set (pc)
        (if_then_else (unle (reg:CCFPU 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 633)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 450 (insn_list:REG_DEP_ANTI 586 (insn_list:REG_DEP_ANTI 467 (insn_list:REG_DEP_TRUE 468 (nil)))))
    (expr_list:REG_DEAD (reg:CCFPU 17 flags)
        (expr_list:REG_BR_PROB (const_int 4444 [0x115c])
            (nil))))
;; End of basic block 41, registers live:
 1 [dx] 2 [cx] 4 [si] 7 [sp] 21 [xmm0] 22 [xmm1] 37 [r8]

(note 710 469 567 42 ( maxEl.174 (expr_list:REG_DEP_TRUE (reg/v:DF 22 xmm1 [orig:104 maxEl.174 ] [104])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 42, registers live: 1 [dx] 2 [cx] 4 [si] 7 [sp] 21 [xmm0]
(code_label:HI 567 710 477 42 170 "" [1 uses])

(note:HI 477 567 476 42 [bb 42] NOTE_INSN_BASIC_BLOCK)

(insn:TI 476 477 568 42 ./CStatUtilities.c:100 (set (reg/v:SI 37 r8 [orig:62 maxIdx ] [62])
        (reg/v:SI 2 cx [orig:77 i ] [77])) 40 {*movsi_1} (nil)
    (nil))
;; End of basic block 42, registers live:
 1 [dx] 2 [cx] 4 [si] 7 [sp] 21 [xmm0] 37 [r8]

;; Start of basic block 43, registers live: 1 [dx] 2 [cx] 4 [si] 7 [sp] 21 [xmm0] 37 [r8]
(code_label:HI 568 476 481 43 171 "" [1 uses])

(note:HI 481 568 585 43 [bb 43] NOTE_INSN_BASIC_BLOCK)

(insn:TI 585 481 711 43 ./CStatUtilities.c:100 (set (reg/f:DI 5 di [orig:60 ivtmp.173 ] [60])
        (plus:DI (reg/f:DI 1 dx [72])
            (const_int 56 [0x38]))) 196 {*lea_2_rex64} (nil)
    (expr_list:REG_DEAD (reg/f:DI 1 dx [72])
        (nil)))
;; End of basic block 43, registers live:
 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 37 [r8]

(note 711 585 712 44 ( x (expr_list:REG_DEP_TRUE (reg:DI 5 di [ x ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 712 711 41 44 ( maxEl (expr_list:REG_DEP_TRUE (reg/v:DF 21 xmm0 [orig:63 maxEl ] [63])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 44, registers live: 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 37 [r8]
(code_label:HI 41 712 42 44 105 "" [2 uses])

(note:HI 42 41 43 44 [bb 44] NOTE_INSN_BASIC_BLOCK)

(note:HI 43 42 595 44 ("./CStatUtilities.c") 98)

(insn:TI 595 43 45 44 ./CStatUtilities.c:98 (set (reg:SI 0 ax [71])
        (subreg:SI (plus:DI (reg:DI 2 cx [orig:77 i ] [77])
                (const_int 1 [0x1])) 0)) 194 {*lea_1_rex64} (nil)
    (expr_list:REG_DEAD (reg:DI 2 cx [orig:77 i ] [77])
        (nil)))

(insn:TI 45 595 46 44 ./CStatUtilities.c:98 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [71])
            (reg/v:SI 4 si [orig:66 n ] [66]))) 5 {*cmpsi_1_insn} (insn_list:REG_DEP_TRUE 595 (nil))
    (nil))

(jump_insn:TI 46 45 78 44 ./CStatUtilities.c:98 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 47)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 595 (insn_list:REG_DEP_TRUE 45 (nil)))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 1000 [0x3e8])
            (nil))))
;; End of basic block 44, registers live:
 0 [ax] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 37 [r8]

(note:HI 78 46 77 NOTE_INSN_LOOP_END)

(note:HI 77 78 20 NOTE_INSN_LOOP_BEG)

;; Start of basic block 45, registers live: 0 [ax] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 37 [r8]
(code_label:HI 20 77 21 45 100 "" [1 uses])

(note:HI 21 20 22 45 [bb 45] NOTE_INSN_BASIC_BLOCK)

(note:HI 22 21 23 45 ("./CStatUtilities.c") 100)

(insn:TI 23 22 713 45 ./CStatUtilities.c:100 (set (reg/v:DF 22 xmm1 [orig:59 maxEl.174 ] [59])
        (mem:DF (plus:DI (reg/f:DI 5 di [orig:60 ivtmp.173 ] [60])
                (const_int 8 [0x8])) [6 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(note 713 23 24 45 ( x (nil)) NOTE_INSN_VAR_LOCATION)

(insn:TI 24 713 25 45 ./CStatUtilities.c:100 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg/v:DF 22 xmm1 [orig:59 maxEl.174 ] [59])
            (reg/v:DF 21 xmm0 [orig:63 maxEl ] [63]))) 31 {*cmpfp_iu_sse} (insn_list:REG_DEP_TRUE 23 (nil))
    (nil))

(jump_insn 25 24 35 45 ./CStatUtilities.c:100 (set (pc)
        (if_then_else (gt (reg:CCFPU 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 634)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 23 (insn_list:REG_DEP_TRUE 24 (nil)))
    (expr_list:REG_DEAD (reg:CCFPU 17 flags)
        (expr_list:REG_BR_PROB (const_int 5556 [0x15b4])
            (nil))))
;; End of basic block 45, registers live:
 0 [ax] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 22 [xmm1] 37 [r8]

;; Start of basic block 46, registers live: 0 [ax] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 37 [r8]
(note:HI 35 25 36 46 [bb 46] NOTE_INSN_BASIC_BLOCK)

(insn:TI 36 35 666 46 ./CStatUtilities.c:100 (set (reg/v:DF 22 xmm1 [orig:59 maxEl.174 ] [59])
        (reg/v:DF 21 xmm0 [orig:63 maxEl ] [63])) 94 {*movdf_integer} (nil)
    (expr_list:REG_DEAD (reg/v:DF 21 xmm0 [orig:63 maxEl ] [63])
        (nil)))

(jump_insn 666 36 667 46 (set (pc)
        (label_ref 37)) -1 (nil)
    (nil))
;; End of basic block 46, registers live:
 0 [ax] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 37 [r8]

(barrier 667 666 714)

(note 714 667 715 47 ( maxEl.174 (expr_list:REG_DEP_TRUE (reg/v:DF 21 xmm0 [orig:100 maxEl.174 ] [100])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 715 714 632 47 ( maxEl (nil)) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 47, registers live: 0 [ax] 1 [dx] 4 [si] 7 [sp] 21 [xmm0] 37 [r8]
(code_label 632 715 448 47 189 "" [1 uses])

(note:HI 448 632 447 47 [bb 47] NOTE_INSN_BASIC_BLOCK)

(insn:TI 447 448 611 47 ./CStatUtilities.c:100 (set (reg/v:DF 22 xmm1 [orig:104 maxEl.174 ] [104])
        (reg/v:DF 21 xmm0 [orig:100 maxEl.174 ] [100])) 94 {*movdf_integer} (nil)
    (expr_list:REG_DEAD (reg/v:DF 21 xmm0 [orig:100 maxEl.174 ] [100])
        (nil)))

(insn 611 447 612 47 ./CStatUtilities.c:98 (set (reg/v:SI 2 cx [orig:77 i ] [77])
        (subreg:SI (plus:DI (reg:DI 0 ax [71])
                (const_int 7 [0x7])) 0)) 194 {*lea_1_rex64} (nil)
    (expr_list:REG_DEAD (reg:DI 0 ax [71])
        (nil)))

(insn:TI 612 611 613 47 ./CStatUtilities.c:100 (set (reg/v:DF 21 xmm0 [orig:107 maxEl.174 ] [107])
        (mem:DF (plus:DI (reg/f:DI 1 dx [72])
                (const_int 56 [0x38])) [6 S8 A64])) 94 {*movdf_integer} (insn_list:REG_DEP_ANTI 447 (nil))
    (nil))

(insn:TI 613 612 614 47 ./CStatUtilities.c:100 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg/v:DF 21 xmm0 [orig:107 maxEl.174 ] [107])
            (reg/v:DF 22 xmm1 [orig:104 maxEl.174 ] [104]))) 31 {*cmpfp_iu_sse} (insn_list:REG_DEP_TRUE 447 (insn_list:REG_DEP_TRUE 612 (nil)))
    (nil))

(jump_insn 614 613 716 47 ./CStatUtilities.c:100 (set (pc)
        (if_then_else (gt (reg:CCFPU 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 567)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 447 (insn_list:REG_DEP_ANTI 611 (insn_list:REG_DEP_ANTI 612 (insn_list:REG_DEP_TRUE 613 (nil)))))
    (expr_list:REG_DEAD (reg:CCFPU 17 flags)
        (expr_list:REG_BR_PROB (const_int 5556 [0x15b4])
            (nil))))
;; End of basic block 47, registers live:
 1 [dx] 2 [cx] 4 [si] 7 [sp] 21 [xmm0] 22 [xmm1] 37 [r8]

(note 716 614 633 48 ( maxEl.174 (expr_list:REG_DEP_TRUE (reg/v:DF 22 xmm1 [orig:104 maxEl.174 ] [104])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 48, registers live: 1 [dx] 2 [cx] 4 [si] 7 [sp] 22 [xmm1] 37 [r8]
(code_label 633 716 474 48 190 "" [1 uses])

(note:HI 474 633 473 48 [bb 48] NOTE_INSN_BASIC_BLOCK)

(insn:TI 473 474 668 48 ./CStatUtilities.c:100 (set (reg/v:DF 21 xmm0 [orig:107 maxEl.174 ] [107])
        (reg/v:DF 22 xmm1 [orig:104 maxEl.174 ] [104])) 94 {*movdf_integer} (nil)
    (expr_list:REG_DEAD (reg/v:DF 22 xmm1 [orig:104 maxEl.174 ] [104])
        (nil)))

(jump_insn 668 473 669 48 (set (pc)
        (label_ref 568)) -1 (nil)
    (nil))
;; End of basic block 48, registers live:
 1 [dx] 2 [cx] 4 [si] 7 [sp] 21 [xmm0] 37 [r8]

(barrier 669 668 631)

;; Start of basic block 49, registers live: 0 [ax] 1 [dx] 4 [si] 7 [sp] 22 [xmm1] 37 [r8]
(code_label 631 669 422 49 188 "" [1 uses])

(note:HI 422 631 421 49 [bb 49] NOTE_INSN_BASIC_BLOCK)

(insn:TI 421 422 670 49 ./CStatUtilities.c:100 (set (reg/v:DF 21 xmm0 [orig:100 maxEl.174 ] [100])
        (reg/v:DF 22 xmm1 [orig:96 maxEl.174 ] [96])) 94 {*movdf_integer} (nil)
    (expr_list:REG_DEAD (reg/v:DF 22 xmm1 [orig:96 maxEl.174 ] [96])
        (nil)))

(jump_insn 670 421 671 49 (set (pc)
        (label_ref 560)) -1 (nil)
    (nil))
;; End of basic block 49, registers live:
 0 [ax] 1 [dx] 4 [si] 7 [sp] 21 [xmm0] 37 [r8]

(barrier 671 670 717)

(note 717 671 630 50 ( maxEl.174 (expr_list:REG_DEP_TRUE (reg/v:DF 21 xmm0 [orig:92 maxEl.174 ] [92])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 50, registers live: 0 [ax] 1 [dx] 4 [si] 7 [sp] 21 [xmm0] 37 [r8]
(code_label 630 717 396 50 187 "" [1 uses])

(note:HI 396 630 395 50 [bb 50] NOTE_INSN_BASIC_BLOCK)

(insn:TI 395 396 672 50 ./CStatUtilities.c:100 (set (reg/v:DF 22 xmm1 [orig:96 maxEl.174 ] [96])
        (reg/v:DF 21 xmm0 [orig:92 maxEl.174 ] [92])) 94 {*movdf_integer} (nil)
    (expr_list:REG_DEAD (reg/v:DF 21 xmm0 [orig:92 maxEl.174 ] [92])
        (nil)))

(jump_insn 672 395 673 50 (set (pc)
        (label_ref 556)) -1 (nil)
    (nil))
;; End of basic block 50, registers live:
 0 [ax] 1 [dx] 4 [si] 7 [sp] 22 [xmm1] 37 [r8]

(barrier 673 672 718)

(note 718 673 629 51 ( maxEl.174 (expr_list:REG_DEP_TRUE (reg/v:DF 22 xmm1 [orig:88 maxEl.174 ] [88])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 51, registers live: 0 [ax] 1 [dx] 4 [si] 7 [sp] 22 [xmm1] 37 [r8]
(code_label 629 718 370 51 186 "" [1 uses])

(note:HI 370 629 369 51 [bb 51] NOTE_INSN_BASIC_BLOCK)

(insn:TI 369 370 674 51 ./CStatUtilities.c:100 (set (reg/v:DF 21 xmm0 [orig:92 maxEl.174 ] [92])
        (reg/v:DF 22 xmm1 [orig:88 maxEl.174 ] [88])) 94 {*movdf_integer} (nil)
    (expr_list:REG_DEAD (reg/v:DF 22 xmm1 [orig:88 maxEl.174 ] [88])
        (nil)))

(jump_insn 674 369 675 51 (set (pc)
        (label_ref 552)) -1 (nil)
    (nil))
;; End of basic block 51, registers live:
 0 [ax] 1 [dx] 4 [si] 7 [sp] 21 [xmm0] 37 [r8]

(barrier 675 674 719)

(note 719 675 628 52 ( maxEl.174 (expr_list:REG_DEP_TRUE (reg/v:DF 21 xmm0 [orig:76 maxEl.174 ] [76])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 52, registers live: 0 [ax] 1 [dx] 4 [si] 7 [sp] 21 [xmm0] 37 [r8]
(code_label 628 719 344 52 185 "" [1 uses])

(note:HI 344 628 343 52 [bb 52] NOTE_INSN_BASIC_BLOCK)

(insn:TI 343 344 676 52 ./CStatUtilities.c:100 (set (reg/v:DF 22 xmm1 [orig:88 maxEl.174 ] [88])
        (reg/v:DF 21 xmm0 [orig:76 maxEl.174 ] [76])) 94 {*movdf_integer} (nil)
    (expr_list:REG_DEAD (reg/v:DF 21 xmm0 [orig:76 maxEl.174 ] [76])
        (nil)))

(jump_insn 676 343 677 52 (set (pc)
        (label_ref 548)) -1 (nil)
    (nil))
;; End of basic block 52, registers live:
 0 [ax] 1 [dx] 4 [si] 7 [sp] 22 [xmm1] 37 [r8]

(barrier 677 676 720)

(note 720 677 627 53 ( maxEl.174 (expr_list:REG_DEP_TRUE (reg/v:DF 22 xmm1 [orig:59 maxEl.174 ] [59])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 53, registers live: 0 [ax] 1 [dx] 4 [si] 7 [sp] 22 [xmm1] 37 [r8]
(code_label 627 720 318 53 184 "" [1 uses])

(note:HI 318 627 317 53 [bb 53] NOTE_INSN_BASIC_BLOCK)

(insn:TI 317 318 678 53 ./CStatUtilities.c:100 (set (reg/v:DF 21 xmm0 [orig:76 maxEl.174 ] [76])
        (reg/v:DF 22 xmm1 [orig:59 maxEl.174 ] [59])) 94 {*movdf_integer} (nil)
    (expr_list:REG_DEAD (reg/v:DF 22 xmm1 [orig:59 maxEl.174 ] [59])
        (nil)))

(jump_insn 678 317 679 53 (set (pc)
        (label_ref 544)) -1 (nil)
    (nil))
;; End of basic block 53, registers live:
 0 [ax] 1 [dx] 4 [si] 7 [sp] 21 [xmm0] 37 [r8]

(barrier 679 678 721)

(note 721 679 722 54 ( maxEl.174 (expr_list:REG_DEP_TRUE (reg/v:DF 22 xmm1 [orig:78 maxEl.174 ] [78])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 722 721 623 54 ( maxEl (expr_list:REG_DEP_TRUE (reg/v:DF 21 xmm0 [orig:63 maxEl ] [63])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 54, registers live: 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 37 [r8]
(code_label 623 722 189 54 180 "" [1 uses])

(note:HI 189 623 188 54 [bb 54] NOTE_INSN_BASIC_BLOCK)

(insn:TI 188 189 680 54 ./CStatUtilities.c:100 (set (reg/v:DF 22 xmm1 [orig:81 maxEl.174 ] [81])
        (reg/v:DF 21 xmm0 [orig:63 maxEl ] [63])) 94 {*movdf_integer} (nil)
    (expr_list:REG_DEAD (reg/v:DF 21 xmm0 [orig:63 maxEl ] [63])
        (nil)))

(jump_insn 680 188 681 54 (set (pc)
        (label_ref 526)) -1 (nil)
    (nil))
;; End of basic block 54, registers live:
 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 37 [r8]

(barrier 681 680 622)

;; Start of basic block 55, registers live: 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 37 [r8]
(code_label 622 681 158 55 179 "" [1 uses])

(note:HI 158 622 157 55 [bb 55] NOTE_INSN_BASIC_BLOCK)

(insn:TI 157 158 682 55 ./CStatUtilities.c:100 (set (reg/v:DF 22 xmm1 [orig:80 maxEl.174 ] [80])
        (reg/v:DF 21 xmm0 [orig:63 maxEl ] [63])) 94 {*movdf_integer} (nil)
    (expr_list:REG_DEAD (reg/v:DF 21 xmm0 [orig:63 maxEl ] [63])
        (nil)))

(jump_insn 682 157 683 55 (set (pc)
        (label_ref 522)) -1 (nil)
    (nil))
;; End of basic block 55, registers live:
 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 37 [r8]

(barrier 683 682 621)

;; Start of basic block 56, registers live: 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 37 [r8]
(code_label 621 683 127 56 178 "" [1 uses])

(note:HI 127 621 126 56 [bb 56] NOTE_INSN_BASIC_BLOCK)

(insn:TI 126 127 684 56 ./CStatUtilities.c:100 (set (reg/v:DF 22 xmm1 [orig:79 maxEl.174 ] [79])
        (reg/v:DF 21 xmm0 [orig:63 maxEl ] [63])) 94 {*movdf_integer} (nil)
    (expr_list:REG_DEAD (reg/v:DF 21 xmm0 [orig:63 maxEl ] [63])
        (nil)))

(jump_insn 684 126 685 56 (set (pc)
        (label_ref 518)) -1 (nil)
    (nil))
;; End of basic block 56, registers live:
 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 37 [r8]

(barrier 685 684 620)

;; Start of basic block 57, registers live: 0 [ax] 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 37 [r8]
(code_label 620 685 100 57 177 "" [1 uses])

(note:HI 100 620 99 57 [bb 57] NOTE_INSN_BASIC_BLOCK)

(insn:TI 99 100 686 57 ./CStatUtilities.c:100 (set (reg/v:DF 22 xmm1 [orig:78 maxEl.174 ] [78])
        (reg/v:DF 21 xmm0 [orig:63 maxEl ] [63])) 94 {*movdf_integer} (nil)
    (expr_list:REG_DEAD (reg/v:DF 21 xmm0 [orig:63 maxEl ] [63])
        (nil)))

(jump_insn 686 99 687 57 (set (pc)
        (label_ref 514)) -1 (nil)
    (nil))
;; End of basic block 57, registers live:
 0 [ax] 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 37 [r8]

(barrier 687 686 626)

;; Start of basic block 58, registers live: 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 37 [r8]
(code_label 626 687 282 58 183 "" [1 uses])

(note:HI 282 626 281 58 [bb 58] NOTE_INSN_BASIC_BLOCK)

(insn:TI 281 282 617 58 ./CStatUtilities.c:100 (set (reg/v:DF 22 xmm1 [orig:84 maxEl.174 ] [84])
        (reg/v:DF 21 xmm0 [orig:63 maxEl ] [63])) 94 {*movdf_integer} (nil)
    (expr_list:REG_DEAD (reg/v:DF 21 xmm0 [orig:63 maxEl ] [63])
        (nil)))

(insn 617 281 618 58 ./CStatUtilities.c:100 (parallel [
            (set (reg/f:DI 5 di [orig:60 ivtmp.173 ] [60])
                (plus:DI (reg/f:DI 5 di [orig:60 ivtmp.173 ] [60])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 618 617 688 58 ./CStatUtilities.c:100 (set (reg/v:DF 21 xmm0 [orig:63 maxEl ] [63])
        (reg/v:DF 22 xmm1 [orig:84 maxEl.174 ] [84])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 281 (nil))
    (expr_list:REG_DEAD (reg/v:DF 22 xmm1 [orig:84 maxEl.174 ] [84])
        (nil)))

(jump_insn 688 618 689 58 (set (pc)
        (label_ref 657)) -1 (nil)
    (nil))
;; End of basic block 58, registers live:
 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 37 [r8]

(barrier 689 688 625)

;; Start of basic block 59, registers live: 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 37 [r8]
(code_label 625 689 251 59 182 "" [1 uses])

(note:HI 251 625 250 59 [bb 59] NOTE_INSN_BASIC_BLOCK)

(insn:TI 250 251 690 59 ./CStatUtilities.c:100 (set (reg/v:DF 22 xmm1 [orig:83 maxEl.174 ] [83])
        (reg/v:DF 21 xmm0 [orig:63 maxEl ] [63])) 94 {*movdf_integer} (nil)
    (expr_list:REG_DEAD (reg/v:DF 21 xmm0 [orig:63 maxEl ] [63])
        (nil)))

(jump_insn 690 250 691 59 (set (pc)
        (label_ref 534)) -1 (nil)
    (nil))
;; End of basic block 59, registers live:
 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 37 [r8]

(barrier 691 690 624)

;; Start of basic block 60, registers live: 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 37 [r8]
(code_label 624 691 220 60 181 "" [1 uses])

(note:HI 220 624 219 60 [bb 60] NOTE_INSN_BASIC_BLOCK)

(insn:TI 219 220 692 60 ./CStatUtilities.c:100 (set (reg/v:DF 22 xmm1 [orig:82 maxEl.174 ] [82])
        (reg/v:DF 21 xmm0 [orig:63 maxEl ] [63])) 94 {*movdf_integer} (nil)
    (expr_list:REG_DEAD (reg/v:DF 21 xmm0 [orig:63 maxEl ] [63])
        (nil)))

(jump_insn 692 219 693 60 (set (pc)
        (label_ref 530)) -1 (nil)
    (nil))
;; End of basic block 60, registers live:
 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 37 [r8]

(barrier 693 692 584)

(note 584 693 0 NOTE_INSN_DELETED)


;; Function which_min (which_min)


Basic block 0:
IN:
Stack adjustment: 8
Reg 4: n+0
Reg 5: x+0
Variables:
  name: x
    offset 0
      (reg:DI 5 di [ x ])
  name: n
    offset 0
      (reg:SI 4 si [ n ])

OUT:
Stack adjustment: 8
Reg 4: n+0
Reg 5: x+0
Reg 21: minEl+0
Reg 37: minIdx+0
Variables:
  name: x
    offset 0
      (reg:DI 5 di [ x ])
  name: n
    offset 0
      (reg:SI 4 si [ n ])
  name: minEl
    offset 0
      (reg/v:DF 21 xmm0 [orig:63 minEl ] [63])
  name: minIdx
    offset 0
      (reg:DI 37 r8 [orig:62 minIdx ] [62])


Basic block 1:
IN:
Stack adjustment: 8
Reg 4: n+0
Reg 5: x+0
Reg 21: minEl+0
Reg 37: minIdx+0
Variables:
  name: x
    offset 0
      (reg:DI 5 di [ x ])
  name: n
    offset 0
      (reg:SI 4 si [ n ])
  name: minEl
    offset 0
      (reg/v:DF 21 xmm0 [orig:63 minEl ] [63])
  name: minIdx
    offset 0
      (reg:DI 37 r8 [orig:62 minIdx ] [62])

OUT:
Stack adjustment: 8
Reg 2: i+0
Reg 4: n+0
Reg 5: x+0
Reg 21: minEl+0
Reg 37: minIdx+0
Variables:
  name: x
    offset 0
      (reg:DI 5 di [ x ])
  name: n
    offset 0
      (reg:SI 4 si [ n ])
  name: minEl
    offset 0
      (reg/v:DF 21 xmm0 [orig:63 minEl ] [63])
  name: minIdx
    offset 0
      (reg:DI 37 r8 [orig:62 minIdx ] [62])
  name: i
    offset 0
      (reg:DI 2 cx [orig:77 i ] [77])


Basic block 2:
IN:
Stack adjustment: 8
Reg 2: i+0
Reg 4: n+0
Reg 5: x+0
Reg 21: minEl+0
Reg 37: minIdx+0
Variables:
  name: x
    offset 0
      (reg:DI 5 di [ x ])
  name: n
    offset 0
      (reg:SI 4 si [ n ])
  name: minEl
    offset 0
      (reg/v:DF 21 xmm0 [orig:63 minEl ] [63])
  name: minIdx
    offset 0
      (reg:DI 37 r8 [orig:62 minIdx ] [62])
  name: i
    offset 0
      (reg:DI 2 cx [orig:77 i ] [77])

OUT:
Stack adjustment: 8
Reg 2: i+0
Reg 4: n+0
Reg 21: minEl+0
Reg 22: minEl.208+0
Reg 37: minIdx+0
Variables:
  name: n
    offset 0
      (reg:SI 4 si [ n ])
  name: minEl
    offset 0
      (reg/v:DF 21 xmm0 [orig:63 minEl ] [63])
  name: minIdx
    offset 0
      (reg:DI 37 r8 [orig:62 minIdx ] [62])
  name: i
    offset 0
      (reg:DI 2 cx [orig:77 i ] [77])
  name: minEl.208
    offset 0
      (reg/v:DF 22 xmm1 [orig:78 minEl.208 ] [78])


Basic block 3:
IN:
Stack adjustment: 8
Reg 2: i+0
Reg 4: n+0
Reg 21: minEl+0
Reg 22: minEl.208+0
Reg 37: minIdx+0
Variables:
  name: n
    offset 0
      (reg:SI 4 si [ n ])
  name: minEl.208
    offset 0
      (reg/v:DF 22 xmm1 [orig:78 minEl.208 ] [78])
  name: minEl
    offset 0
      (reg/v:DF 21 xmm0 [orig:63 minEl ] [63])
  name: minIdx
    offset 0
      (reg:DI 37 r8 [orig:62 minIdx ] [62])
  name: i
    offset 0
      (reg:DI 2 cx [orig:77 i ] [77])

OUT:
Stack adjustment: 8
Reg 2: i+0
Reg 4: n+0
Reg 21: minEl+0
Reg 22: minEl.208+0
Reg 37: minIdx+0
Variables:
  name: n
    offset 0
      (reg:SI 4 si [ n ])
  name: minEl.208
    offset 0
      (reg/v:DF 22 xmm1 [orig:78 minEl.208 ] [78])
  name: minEl
    offset 0
      (reg/v:DF 21 xmm0 [orig:63 minEl ] [63])
  name: minIdx
    offset 0
      (reg:DI 37 r8 [orig:62 minIdx ] [62])
  name: i
    offset 0
      (reg:DI 2 cx [orig:77 i ] [77])


Basic block 4:
IN:
Stack adjustment: 8
Reg 2: i+0
Reg 4: n+0
Reg 21: minEl+0
Reg 22: minEl.208+0
Reg 37: minIdx+0
Variables:
  name: n
    offset 0
      (reg:SI 4 si [ n ])
  name: minEl.208
    offset 0
      (reg/v:DF 22 xmm1 [orig:78 minEl.208 ] [78])
  name: minEl
    offset 0
      (reg/v:DF 21 xmm0 [orig:63 minEl ] [63])
  name: minIdx
    offset 0
      (reg:DI 37 r8 [orig:62 minIdx ] [62])
  name: i
    offset 0
      (reg:DI 2 cx [orig:77 i ] [77])

OUT:
Stack adjustment: 8
Reg 2: i+0
Reg 4: n+0
Reg 21: minEl+0
Reg 22: minEl.208+0
Reg 37: minIdx+0
Variables:
  name: n
    offset 0
      (reg:SI 4 si [ n ])
  name: minEl.208
    offset 0
      (reg/v:DF 22 xmm1 [orig:78 minEl.208 ] [78])
  name: minEl
    offset 0
      (reg/v:DF 21 xmm0 [orig:63 minEl ] [63])
  name: minIdx
    offset 0
      (reg:DI 37 r8 [orig:62 minIdx ] [62])
  name: i
    offset 0
      (reg:DI 2 cx [orig:77 i ] [77])


Basic block 5:
IN:
Stack adjustment: 8
Reg 2: i+0
Reg 4: n+0
Reg 21: minEl+0
Reg 22: minEl.208+0
Reg 37: minIdx+0
Variables:
  name: n
    offset 0
      (reg:SI 4 si [ n ])
  name: minEl.208
    offset 0
      (reg/v:DF 22 xmm1 [orig:78 minEl.208 ] [78])
  name: minEl
    offset 0
      (reg/v:DF 21 xmm0 [orig:63 minEl ] [63])
  name: minIdx
    offset 0
      (reg:DI 37 r8 [orig:62 minIdx ] [62])
  name: i
    offset 0
      (reg:DI 2 cx [orig:77 i ] [77])

OUT:
Stack adjustment: 8
Reg 2: i+0
Reg 4: n+0
Reg 21: minEl+0
Reg 22: minEl.208+0
Reg 37: minIdx+0
Variables:
  name: n
    offset 0
      (reg:SI 4 si [ n ])
  name: minEl.208
    offset 0
      (reg/v:DF 22 xmm1 [orig:78 minEl.208 ] [78])
  name: minEl
    offset 0
      (reg/v:DF 21 xmm0 [orig:63 minEl ] [63])
  name: minIdx
    offset 0
      (reg:DI 37 r8 [orig:62 minIdx ] [62])
  name: i
    offset 0
      (reg:DI 2 cx [orig:77 i ] [77])


Basic block 6:
IN:
Stack adjustment: 8
Reg 2: i+0
Reg 4: n+0
Reg 21: minEl+0
Reg 22: minEl.208+0
Reg 37: minIdx+0
Variables:
  name: n
    offset 0
      (reg:SI 4 si [ n ])
  name: minEl.208
    offset 0
      (reg/v:DF 22 xmm1 [orig:78 minEl.208 ] [78])
  name: minEl
    offset 0
      (reg/v:DF 21 xmm0 [orig:63 minEl ] [63])
  name: minIdx
    offset 0
      (reg:DI 37 r8 [orig:62 minIdx ] [62])
  name: i
    offset 0
      (reg:DI 2 cx [orig:77 i ] [77])

OUT:
Stack adjustment: 8
Reg 2: i+0
Reg 4: n+0
Reg 21: minEl+0
Reg 22: minEl.208+0
Reg 37: minIdx+0
Variables:
  name: n
    offset 0
      (reg:SI 4 si [ n ])
  name: minEl.208
    offset 0
      (reg/v:DF 22 xmm1 [orig:78 minEl.208 ] [78])
  name: minEl
    offset 0
      (reg/v:DF 21 xmm0 [orig:63 minEl ] [63])
  name: minIdx
    offset 0
      (reg:DI 37 r8 [orig:62 minIdx ] [62])
  name: i
    offset 0
      (reg:DI 2 cx [orig:77 i ] [77])


Basic block 7:
IN:
Stack adjustment: 8
Reg 2: i+0
Reg 4: n+0
Reg 21: minEl+0
Reg 22: minEl.208+0
Reg 37: minIdx+0
Variables:
  name: n
    offset 0
      (reg:SI 4 si [ n ])
  name: minEl.208
    offset 0
      (reg/v:DF 22 xmm1 [orig:78 minEl.208 ] [78])
  name: minEl
    offset 0
      (reg/v:DF 21 xmm0 [orig:63 minEl ] [63])
  name: minIdx
    offset 0
      (reg:DI 37 r8 [orig:62 minIdx ] [62])
  name: i
    offset 0
      (reg:DI 2 cx [orig:77 i ] [77])

OUT:
Stack adjustment: 8
Reg 2: i+0
Reg 4: n+0
Reg 21: minEl+0
Reg 22: minEl.208+0
Reg 37: minIdx+0
Variables:
  name: n
    offset 0
      (reg:SI 4 si [ n ])
  name: minEl.208
    offset 0
      (reg/v:DF 22 xmm1 [orig:78 minEl.208 ] [78])
  name: minEl
    offset 0
      (reg/v:DF 21 xmm0 [orig:63 minEl ] [63])
  name: minIdx
    offset 0
      (reg:DI 37 r8 [orig:62 minIdx ] [62])
  name: i
    offset 0
      (reg:DI 2 cx [orig:77 i ] [77])


Basic block 8:
IN:
Stack adjustment: 8
Reg 2: i+0
Reg 4: n+0
Reg 21: minEl+0
Reg 22: minEl.208+0
Reg 37: minIdx+0
Variables:
  name: n
    offset 0
      (reg:SI 4 si [ n ])
  name: minEl.208
    offset 0
      (reg/v:DF 22 xmm1 [orig:78 minEl.208 ] [78])
  name: minEl
    offset 0
      (reg/v:DF 21 xmm0 [orig:63 minEl ] [63])
  name: minIdx
    offset 0
      (reg:DI 37 r8 [orig:62 minIdx ] [62])
  name: i
    offset 0
      (reg:DI 2 cx [orig:77 i ] [77])

OUT:
Stack adjustment: 8
Reg 2: i+0
Reg 4: n+0
Reg 21: minEl+0
Reg 22: minEl.208+0
Reg 37: minIdx+0
Variables:
  name: n
    offset 0
      (reg:SI 4 si [ n ])
  name: minEl.208
    offset 0
      (reg/v:DF 22 xmm1 [orig:78 minEl.208 ] [78])
  name: minEl
    offset 0
      (reg/v:DF 21 xmm0 [orig:63 minEl ] [63])
  name: minIdx
    offset 0
      (reg:DI 37 r8 [orig:62 minIdx ] [62])
  name: i
    offset 0
      (reg:DI 2 cx [orig:77 i ] [77])


Basic block 9:
IN:
Stack adjustment: 8
Reg 2: i+0
Reg 4: n+0
Reg 21: minEl+0
Reg 22: minEl.208+0
Reg 37: minIdx+0
Variables:
  name: n
    offset 0
      (reg:SI 4 si [ n ])
  name: minEl.208
    offset 0
      (reg/v:DF 22 xmm1 [orig:78 minEl.208 ] [78])
  name: minEl
    offset 0
      (reg/v:DF 21 xmm0 [orig:63 minEl ] [63])
  name: minIdx
    offset 0
      (reg:DI 37 r8 [orig:62 minIdx ] [62])
  name: i
    offset 0
      (reg:DI 2 cx [orig:77 i ] [77])

OUT:
Stack adjustment: 8
Reg 2: i+0
Reg 4: n+0
Reg 21: minEl+0
Reg 22: minEl.208+0
Reg 37: minIdx+0
Variables:
  name: n
    offset 0
      (reg:SI 4 si [ n ])
  name: minEl.208
    offset 0
      (reg/v:DF 22 xmm1 [orig:78 minEl.208 ] [78])
  name: minEl
    offset 0
      (reg/v:DF 21 xmm0 [orig:63 minEl ] [63])
  name: minIdx
    offset 0
      (reg:DI 37 r8 [orig:62 minIdx ] [62])
  name: i
    offset 0
      (reg:DI 2 cx [orig:77 i ] [77])


Basic block 10:
IN:
Stack adjustment: 8
Reg 2: i+0
Reg 4: n+0
Reg 21: minEl+0
Reg 22: minEl.208+0
Reg 37: minIdx+0
Variables:
  name: n
    offset 0
      (reg:SI 4 si [ n ])
  name: minEl.208
    offset 0
      (reg/v:DF 22 xmm1 [orig:78 minEl.208 ] [78])
  name: minEl
    offset 0
      (reg/v:DF 21 xmm0 [orig:63 minEl ] [63])
  name: minIdx
    offset 0
      (reg:DI 37 r8 [orig:62 minIdx ] [62])
  name: i
    offset 0
      (reg:DI 2 cx [orig:77 i ] [77])

OUT:
Stack adjustment: 8
Reg 2: i+0
Reg 4: n+0
Reg 21: minEl+0
Reg 22: minEl.208+0
Reg 37: minIdx+0
Variables:
  name: n
    offset 0
      (reg:SI 4 si [ n ])
  name: minEl.208
    offset 0
      (reg/v:DF 22 xmm1 [orig:78 minEl.208 ] [78])
  name: minEl
    offset 0
      (reg/v:DF 21 xmm0 [orig:63 minEl ] [63])
  name: minIdx
    offset 0
      (reg:DI 37 r8 [orig:62 minIdx ] [62])
  name: i
    offset 0
      (reg:DI 2 cx [orig:77 i ] [77])


Basic block 11:
IN:
Stack adjustment: 8
Reg 2: i+0
Reg 4: n+0
Reg 21: minEl+0
Reg 22: minEl.208+0
Reg 37: minIdx+0
Variables:
  name: n
    offset 0
      (reg:SI 4 si [ n ])
  name: minEl.208
    offset 0
      (reg/v:DF 22 xmm1 [orig:78 minEl.208 ] [78])
  name: minEl
    offset 0
      (reg/v:DF 21 xmm0 [orig:63 minEl ] [63])
  name: minIdx
    offset 0
      (reg:DI 37 r8 [orig:62 minIdx ] [62])
  name: i
    offset 0
      (reg:DI 2 cx [orig:77 i ] [77])

OUT:
Stack adjustment: 8
Reg 2: i+0
Reg 4: n+0
Reg 21: minEl+0
Reg 22: minEl.208+0
Reg 37: minIdx+0
Variables:
  name: n
    offset 0
      (reg:SI 4 si [ n ])
  name: minEl.208
    offset 0
      (reg/v:DF 22 xmm1 [orig:78 minEl.208 ] [78])
  name: minEl
    offset 0
      (reg/v:DF 21 xmm0 [orig:63 minEl ] [63])
  name: minIdx
    offset 0
      (reg:DI 37 r8 [orig:62 minIdx ] [62])
  name: i
    offset 0
      (reg:DI 2 cx [orig:77 i ] [77])


Basic block 12:
IN:
Stack adjustment: 8
Reg 2: i+0
Reg 4: n+0
Reg 21: minEl+0
Reg 22: minEl.208+0
Reg 37: minIdx+0
Variables:
  name: n
    offset 0
      (reg:SI 4 si [ n ])
  name: minEl.208
    offset 0
      (reg/v:DF 22 xmm1 [orig:78 minEl.208 ] [78])
  name: minEl
    offset 0
      (reg/v:DF 21 xmm0 [orig:63 minEl ] [63])
  name: minIdx
    offset 0
      (reg:DI 37 r8 [orig:62 minIdx ] [62])
  name: i
    offset 0
      (reg:DI 2 cx [orig:77 i ] [77])

OUT:
Stack adjustment: 8
Reg 2: i+0
Reg 4: n+0
Reg 21: minEl+0
Reg 22: minEl.208+0
Reg 37: minIdx+0
Variables:
  name: n
    offset 0
      (reg:SI 4 si [ n ])
  name: minEl.208
    offset 0
      (reg/v:DF 22 xmm1 [orig:78 minEl.208 ] [78])
  name: minEl
    offset 0
      (reg/v:DF 21 xmm0 [orig:63 minEl ] [63])
  name: minIdx
    offset 0
      (reg:DI 37 r8 [orig:62 minIdx ] [62])
  name: i
    offset 0
      (reg:DI 2 cx [orig:77 i ] [77])


Basic block 13:
IN:
Stack adjustment: 8
Reg 2: i+0
Reg 4: n+0
Reg 21: minEl+0
Reg 22: minEl.208+0
Reg 37: minIdx+0
Variables:
  name: n
    offset 0
      (reg:SI 4 si [ n ])
  name: minEl.208
    offset 0
      (reg/v:DF 22 xmm1 [orig:78 minEl.208 ] [78])
  name: minEl
    offset 0
      (reg/v:DF 21 xmm0 [orig:63 minEl ] [63])
  name: minIdx
    offset 0
      (reg:DI 37 r8 [orig:62 minIdx ] [62])
  name: i
    offset 0
      (reg:DI 2 cx [orig:77 i ] [77])

OUT:
Stack adjustment: 8
Reg 2: i+0
Reg 4: n+0
Reg 21: minEl+0
Reg 22: minEl.208+0
Reg 37: minIdx+0
Variables:
  name: n
    offset 0
      (reg:SI 4 si [ n ])
  name: minEl.208
    offset 0
      (reg/v:DF 22 xmm1 [orig:78 minEl.208 ] [78])
  name: minEl
    offset 0
      (reg/v:DF 21 xmm0 [orig:63 minEl ] [63])
  name: minIdx
    offset 0
      (reg:DI 37 r8 [orig:62 minIdx ] [62])
  name: i
    offset 0
      (reg:DI 2 cx [orig:77 i ] [77])


Basic block 14:
IN:
Stack adjustment: 8
Reg 2: i+0
Reg 4: n+0
Reg 21: minEl+0
Reg 22: minEl.208+0
Reg 37: minIdx+0
Variables:
  name: n
    offset 0
      (reg:SI 4 si [ n ])
  name: minEl.208
    offset 0
      (reg/v:DF 22 xmm1 [orig:78 minEl.208 ] [78])
  name: minEl
    offset 0
      (reg/v:DF 21 xmm0 [orig:63 minEl ] [63])
  name: minIdx
    offset 0
      (reg:DI 37 r8 [orig:62 minIdx ] [62])
  name: i
    offset 0
      (reg:DI 2 cx [orig:77 i ] [77])

OUT:
Stack adjustment: 8
Reg 2: i+0
Reg 4: n+0
Reg 21: minEl+0
Reg 22: minEl.208+0
Reg 37: minIdx+0
Variables:
  name: n
    offset 0
      (reg:SI 4 si [ n ])
  name: minEl.208
    offset 0
      (reg/v:DF 22 xmm1 [orig:78 minEl.208 ] [78])
  name: minEl
    offset 0
      (reg/v:DF 21 xmm0 [orig:63 minEl ] [63])
  name: minIdx
    offset 0
      (reg:DI 37 r8 [orig:62 minIdx ] [62])
  name: i
    offset 0
      (reg:DI 2 cx [orig:77 i ] [77])


Basic block 15:
IN:
Stack adjustment: 8
Reg 2: i+0
Reg 4: n+0
Reg 21: minEl+0
Reg 22: minEl.208+0
Reg 37: minIdx+0
Variables:
  name: n
    offset 0
      (reg:SI 4 si [ n ])
  name: minEl.208
    offset 0
      (reg/v:DF 22 xmm1 [orig:78 minEl.208 ] [78])
  name: minEl
    offset 0
      (reg/v:DF 21 xmm0 [orig:63 minEl ] [63])
  name: minIdx
    offset 0
      (reg:DI 37 r8 [orig:62 minIdx ] [62])
  name: i
    offset 0
      (reg:DI 2 cx [orig:77 i ] [77])

OUT:
Stack adjustment: 8
Reg 2: i+0
Reg 4: n+0
Reg 21: minEl+0
Reg 22: minEl.208+0
Reg 37: minIdx+0
Variables:
  name: n
    offset 0
      (reg:SI 4 si [ n ])
  name: minEl.208
    offset 0
      (reg/v:DF 22 xmm1 [orig:78 minEl.208 ] [78])
  name: minEl
    offset 0
      (reg/v:DF 21 xmm0 [orig:63 minEl ] [63])
  name: minIdx
    offset 0
      (reg:DI 37 r8 [orig:62 minIdx ] [62])
  name: i
    offset 0
      (reg:DI 2 cx [orig:77 i ] [77])


Basic block 16:
IN:
Stack adjustment: 8
Reg 2: i+0
Reg 4: n+0
Reg 21: minEl+0
Reg 22: minEl.208+0
Reg 37: minIdx+0
Variables:
  name: n
    offset 0
      (reg:SI 4 si [ n ])
  name: minEl.208
    offset 0
      (reg/v:DF 22 xmm1 [orig:78 minEl.208 ] [78])
  name: minEl
    offset 0
      (reg/v:DF 21 xmm0 [orig:63 minEl ] [63])
  name: minIdx
    offset 0
      (reg:DI 37 r8 [orig:62 minIdx ] [62])
  name: i
    offset 0
      (reg:DI 2 cx [orig:77 i ] [77])

OUT:
Stack adjustment: 8
Reg 2: i+0
Reg 4: n+0
Reg 21: minEl+0
Reg 22: minEl.208+0
Reg 37: minIdx+0
Variables:
  name: n
    offset 0
      (reg:SI 4 si [ n ])
  name: minEl.208
    offset 0
      (reg/v:DF 22 xmm1 [orig:78 minEl.208 ] [78])
  name: minEl
    offset 0
      (reg/v:DF 21 xmm0 [orig:63 minEl ] [63])
  name: minIdx
    offset 0
      (reg:DI 37 r8 [orig:62 minIdx ] [62])
  name: i
    offset 0
      (reg:DI 2 cx [orig:77 i ] [77])


Basic block 17:
IN:
Stack adjustment: 8
Reg 2: i+0
Reg 4: n+0
Reg 21: minEl+0
Reg 22: minEl.208+0
Reg 37: minIdx+0
Variables:
  name: n
    offset 0
      (reg:SI 4 si [ n ])
  name: minEl.208
    offset 0
      (reg/v:DF 22 xmm1 [orig:78 minEl.208 ] [78])
  name: minEl
    offset 0
      (reg/v:DF 21 xmm0 [orig:63 minEl ] [63])
  name: minIdx
    offset 0
      (reg:DI 37 r8 [orig:62 minIdx ] [62])
  name: i
    offset 0
      (reg:DI 2 cx [orig:77 i ] [77])

OUT:
Stack adjustment: 8
Reg 2: i+0
Reg 4: n+0
Reg 21: minEl+0
Reg 22: minEl.208+0
Reg 37: minIdx+0
Variables:
  name: n
    offset 0
      (reg:SI 4 si [ n ])
  name: minEl.208
    offset 0
      (reg/v:DF 22 xmm1 [orig:78 minEl.208 ] [78])
  name: minEl
    offset 0
      (reg/v:DF 21 xmm0 [orig:63 minEl ] [63])
  name: minIdx
    offset 0
      (reg:DI 37 r8 [orig:62 minIdx ] [62])
  name: i
    offset 0
      (reg:DI 2 cx [orig:77 i ] [77])


Basic block 18:
IN:
Stack adjustment: 8
Reg 2: i+0
Reg 4: n+0
Reg 21: minEl+0
Reg 22: minEl.208+0
Reg 37: minIdx+0
Variables:
  name: n
    offset 0
      (reg:SI 4 si [ n ])
  name: minEl.208
    offset 0
      (reg/v:DF 22 xmm1 [orig:78 minEl.208 ] [78])
  name: minEl
    offset 0
      (reg/v:DF 21 xmm0 [orig:63 minEl ] [63])
  name: minIdx
    offset 0
      (reg:DI 37 r8 [orig:62 minIdx ] [62])
  name: i
    offset 0
      (reg:DI 2 cx [orig:77 i ] [77])

OUT:
Stack adjustment: 8
Reg 2: i+0
Reg 4: n+0
Reg 21: minEl+0
Reg 22: minEl.208+0
Reg 37: minIdx+0
Variables:
  name: n
    offset 0
      (reg:SI 4 si [ n ])
  name: minEl.208
    offset 0
      (reg/v:DF 22 xmm1 [orig:78 minEl.208 ] [78])
  name: minEl
    offset 0
      (reg/v:DF 21 xmm0 [orig:63 minEl ] [63])
  name: minIdx
    offset 0
      (reg:DI 37 r8 [orig:62 minIdx ] [62])
  name: i
    offset 0
      (reg:DI 2 cx [orig:77 i ] [77])


Basic block 19:
IN:
Stack adjustment: 8
Reg 2: i+0
Reg 4: n+0
Reg 21: minEl+0
Reg 22: minEl.208+0
Reg 37: minIdx+0
Variables:
  name: n
    offset 0
      (reg:SI 4 si [ n ])
  name: minEl.208
    offset 0
      (reg/v:DF 22 xmm1 [orig:78 minEl.208 ] [78])
  name: minEl
    offset 0
      (reg/v:DF 21 xmm0 [orig:63 minEl ] [63])
  name: minIdx
    offset 0
      (reg:DI 37 r8 [orig:62 minIdx ] [62])
  name: i
    offset 0
      (reg:DI 2 cx [orig:77 i ] [77])

OUT:
Stack adjustment: 8
Reg 2: i+0
Reg 4: n+0
Reg 21: minEl+0
Reg 22: minEl.208+0
Reg 37: minIdx+0
Variables:
  name: n
    offset 0
      (reg:SI 4 si [ n ])
  name: minEl.208
    offset 0
      (reg/v:DF 22 xmm1 [orig:78 minEl.208 ] [78])
  name: minEl
    offset 0
      (reg/v:DF 21 xmm0 [orig:63 minEl ] [63])
  name: minIdx
    offset 0
      (reg:DI 37 r8 [orig:62 minIdx ] [62])
  name: i
    offset 0
      (reg:DI 2 cx [orig:77 i ] [77])


Basic block 20:
IN:
Stack adjustment: 8
Reg 2: i+0
Reg 4: n+0
Reg 21: minEl+0
Reg 22: minEl.208+0
Reg 37: minIdx+0
Variables:
  name: n
    offset 0
      (reg:SI 4 si [ n ])
  name: minEl.208
    offset 0
      (reg/v:DF 22 xmm1 [orig:78 minEl.208 ] [78])
  name: minEl
    offset 0
      (reg/v:DF 21 xmm0 [orig:63 minEl ] [63])
  name: minIdx
    offset 0
      (reg:DI 37 r8 [orig:62 minIdx ] [62])
  name: i
    offset 0
      (reg:DI 2 cx [orig:77 i ] [77])

OUT:
Stack adjustment: 8
Reg 2: i+0
Reg 4: n+0
Reg 21: minEl+0
Reg 22: minEl.208+0
Reg 37: minIdx+0
Variables:
  name: n
    offset 0
      (reg:SI 4 si [ n ])
  name: minEl.208
    offset 0
      (reg/v:DF 22 xmm1 [orig:78 minEl.208 ] [78])
  name: minEl
    offset 0
      (reg/v:DF 21 xmm0 [orig:63 minEl ] [63])
  name: minIdx
    offset 0
      (reg:DI 37 r8 [orig:62 minIdx ] [62])
  name: i
    offset 0
      (reg:DI 2 cx [orig:77 i ] [77])


Basic block 21:
IN:
Stack adjustment: 8
Reg 2: i+0
Reg 4: n+0
Reg 21: minEl+0
Reg 22: minEl.208+0
Reg 37: minIdx+0
Variables:
  name: n
    offset 0
      (reg:SI 4 si [ n ])
  name: minEl.208
    offset 0
      (reg/v:DF 22 xmm1 [orig:78 minEl.208 ] [78])
  name: minEl
    offset 0
      (reg/v:DF 21 xmm0 [orig:63 minEl ] [63])
  name: minIdx
    offset 0
      (reg:DI 37 r8 [orig:62 minIdx ] [62])
  name: i
    offset 0
      (reg:DI 2 cx [orig:77 i ] [77])

OUT:
Stack adjustment: 8
Reg 2: i+0
Reg 4: n+0
Reg 21: minEl+0
Reg 22: minEl.208+0
Reg 37: minIdx+0
Variables:
  name: n
    offset 0
      (reg:SI 4 si [ n ])
  name: minEl.208
    offset 0
      (reg/v:DF 22 xmm1 [orig:78 minEl.208 ] [78])
  name: minEl
    offset 0
      (reg/v:DF 21 xmm0 [orig:63 minEl ] [63])
  name: minIdx
    offset 0
      (reg:DI 37 r8 [orig:62 minIdx ] [62])
  name: i
    offset 0
      (reg:DI 2 cx [orig:77 i ] [77])


Basic block 22:
IN:
Stack adjustment: 8
Reg 2: i+0
Reg 4: n+0
Reg 21: minEl+0
Reg 22: minEl.208+0
Reg 37: minIdx+0
Variables:
  name: n
    offset 0
      (reg:SI 4 si [ n ])
  name: minEl.208
    offset 0
      (reg/v:DF 22 xmm1 [orig:78 minEl.208 ] [78])
  name: minEl
    offset 0
      (reg/v:DF 21 xmm0 [orig:63 minEl ] [63])
  name: minIdx
    offset 0
      (reg:DI 37 r8 [orig:62 minIdx ] [62])
  name: i
    offset 0
      (reg:DI 2 cx [orig:77 i ] [77])

OUT:
Stack adjustment: 8
Reg 2: i+0
Reg 4: n+0
Reg 21: minEl+0
Reg 22: minEl.208+0
Reg 37: minIdx+0
Variables:
  name: n
    offset 0
      (reg:SI 4 si [ n ])
  name: minEl.208
    offset 0
      (reg/v:DF 22 xmm1 [orig:78 minEl.208 ] [78])
  name: minEl
    offset 0
      (reg/v:DF 21 xmm0 [orig:63 minEl ] [63])
  name: minIdx
    offset 0
      (reg:DI 37 r8 [orig:62 minIdx ] [62])
  name: i
    offset 0
      (reg:DI 2 cx [orig:77 i ] [77])


Basic block 23:
IN:
Stack adjustment: 8
Reg 2: i+0
Reg 4: n+0
Reg 21: minEl+0
Reg 22: minEl.208+0
Reg 37: minIdx+0
Variables:
  name: n
    offset 0
      (reg:SI 4 si [ n ])
  name: minEl.208
    offset 0
      (reg/v:DF 22 xmm1 [orig:78 minEl.208 ] [78])
  name: minEl
    offset 0
      (reg/v:DF 21 xmm0 [orig:63 minEl ] [63])
  name: minIdx
    offset 0
      (reg:DI 37 r8 [orig:62 minIdx ] [62])
  name: i
    offset 0
      (reg:DI 2 cx [orig:77 i ] [77])

OUT:
Stack adjustment: 8
Reg 2: i+0
Reg 4: n+0
Reg 21: minEl+0
Reg 22: minEl.208+0
Reg 37: minIdx+0
Variables:
  name: n
    offset 0
      (reg:SI 4 si [ n ])
  name: minEl.208
    offset 0
      (reg/v:DF 22 xmm1 [orig:78 minEl.208 ] [78])
  name: minEl
    offset 0
      (reg/v:DF 21 xmm0 [orig:63 minEl ] [63])
  name: minIdx
    offset 0
      (reg:DI 37 r8 [orig:62 minIdx ] [62])
  name: i
    offset 0
      (reg:DI 2 cx [orig:77 i ] [77])


Basic block 24:
IN:
Stack adjustment: 8
Reg 2: i+0
Reg 4: n+0
Reg 21: minEl+0
Reg 22: minEl.208+0
Reg 37: minIdx+0
Variables:
  name: n
    offset 0
      (reg:SI 4 si [ n ])
  name: minEl.208
    offset 0
      (reg/v:DF 22 xmm1 [orig:78 minEl.208 ] [78])
  name: minEl
    offset 0
      (reg/v:DF 21 xmm0 [orig:63 minEl ] [63])
  name: minIdx
    offset 0
      (reg:DI 37 r8 [orig:62 minIdx ] [62])
  name: i
    offset 0
      (reg:DI 2 cx [orig:77 i ] [77])

OUT:
Stack adjustment: 8
Reg 2: i+0
Reg 4: n+0
Reg 21: minEl+0
Reg 22: minEl.208+0
Reg 37: minIdx+0
Variables:
  name: n
    offset 0
      (reg:SI 4 si [ n ])
  name: minEl.208
    offset 0
      (reg/v:DF 22 xmm1 [orig:78 minEl.208 ] [78])
  name: minEl
    offset 0
      (reg/v:DF 21 xmm0 [orig:63 minEl ] [63])
  name: minIdx
    offset 0
      (reg:DI 37 r8 [orig:62 minIdx ] [62])
  name: i
    offset 0
      (reg:DI 2 cx [orig:77 i ] [77])


Basic block 25:
IN:
Stack adjustment: 8
Reg 2: i+0
Reg 4: n+0
Reg 21: minEl+0
Reg 22: minEl.208+0
Reg 37: minIdx+0
Variables:
  name: n
    offset 0
      (reg:SI 4 si [ n ])
  name: minEl.208
    offset 0
      (reg/v:DF 22 xmm1 [orig:78 minEl.208 ] [78])
  name: minEl
    offset 0
      (reg/v:DF 21 xmm0 [orig:63 minEl ] [63])
  name: minIdx
    offset 0
      (reg:DI 37 r8 [orig:62 minIdx ] [62])
  name: i
    offset 0
      (reg:DI 2 cx [orig:77 i ] [77])

OUT:
Stack adjustment: 8
Reg 2: i+0
Reg 4: n+0
Reg 21: minEl+0
Reg 22: minEl.208+0
Reg 37: minIdx+0
Variables:
  name: n
    offset 0
      (reg:SI 4 si [ n ])
  name: minEl.208
    offset 0
      (reg/v:DF 22 xmm1 [orig:78 minEl.208 ] [78])
  name: minEl
    offset 0
      (reg/v:DF 21 xmm0 [orig:63 minEl ] [63])
  name: minIdx
    offset 0
      (reg:DI 37 r8 [orig:62 minIdx ] [62])
  name: i
    offset 0
      (reg:DI 2 cx [orig:77 i ] [77])


Basic block 26:
IN:
Stack adjustment: 8
Reg 2: i+0
Reg 4: n+0
Reg 21: minEl+0
Reg 22: minEl.208+0
Reg 37: minIdx+0
Variables:
  name: n
    offset 0
      (reg:SI 4 si [ n ])
  name: minEl.208
    offset 0
      (reg/v:DF 22 xmm1 [orig:78 minEl.208 ] [78])
  name: minEl
    offset 0
      (reg/v:DF 21 xmm0 [orig:63 minEl ] [63])
  name: minIdx
    offset 0
      (reg:DI 37 r8 [orig:62 minIdx ] [62])
  name: i
    offset 0
      (reg:DI 2 cx [orig:77 i ] [77])

OUT:
Stack adjustment: 8
Reg 2: i+0
Reg 4: n+0
Reg 21: minEl+0
Reg 22: minEl.208+0
Reg 37: minIdx+0
Variables:
  name: n
    offset 0
      (reg:SI 4 si [ n ])
  name: minEl.208
    offset 0
      (reg/v:DF 22 xmm1 [orig:78 minEl.208 ] [78])
  name: minEl
    offset 0
      (reg/v:DF 21 xmm0 [orig:63 minEl ] [63])
  name: minIdx
    offset 0
      (reg:DI 37 r8 [orig:62 minIdx ] [62])
  name: i
    offset 0
      (reg:DI 2 cx [orig:77 i ] [77])


Basic block 27:
IN:
Stack adjustment: 8
Reg 2: i+0
Reg 4: n+0
Reg 21: minEl+0
Reg 22: minEl.208+0
Reg 37: minIdx+0
Variables:
  name: n
    offset 0
      (reg:SI 4 si [ n ])
  name: minEl.208
    offset 0
      (reg/v:DF 22 xmm1 [orig:78 minEl.208 ] [78])
  name: minEl
    offset 0
      (reg/v:DF 21 xmm0 [orig:63 minEl ] [63])
  name: minIdx
    offset 0
      (reg:DI 37 r8 [orig:62 minIdx ] [62])
  name: i
    offset 0
      (reg:DI 2 cx [orig:77 i ] [77])

OUT:
Stack adjustment: 8
Reg 2: i+0
Reg 4: n+0
Reg 21: minEl+0
Reg 22: minEl.208+0
Reg 37: minIdx+0
Variables:
  name: n
    offset 0
      (reg:SI 4 si [ n ])
  name: minEl.208
    offset 0
      (reg/v:DF 22 xmm1 [orig:78 minEl.208 ] [78])
  name: minEl
    offset 0
      (reg/v:DF 21 xmm0 [orig:63 minEl ] [63])
  name: minIdx
    offset 0
      (reg:DI 37 r8 [orig:62 minIdx ] [62])
  name: i
    offset 0
      (reg:DI 2 cx [orig:77 i ] [77])


Basic block 28:
IN:
Stack adjustment: 8
Reg 2: i+0
Reg 4: n+0
Reg 5: x+0
Reg 21: minEl.208+0 minEl+0
Reg 22: minEl.208+0
Reg 37: minIdx+0
Variables:
  name: x
    offset 0
      (reg:DI 5 di [ x ])
  name: n
    offset 0
      (reg:SI 4 si [ n ])
  name: minEl
    offset 0
      (reg/v:DF 21 xmm0 [orig:63 minEl ] [63])
  name: minIdx
    offset 0
      (reg:DI 37 r8 [orig:62 minIdx ] [62])
  name: i
    offset 0
      (reg:DI 2 cx [orig:77 i ] [77])
  name: minEl.208
    offset 0
      (reg/v:DF 22 xmm1 [orig:78 minEl.208 ] [78])
      (reg/v:DF 21 xmm0 [orig:106 minEl.208 ] [106])

OUT:
Stack adjustment: 8
Reg 2: i+0
Reg 4: n+0
Reg 5: x+0
Reg 21: minEl+0 minEl.208+0
Reg 22: minEl.208+0
Reg 37: minIdx+0
Variables:
  name: x
    offset 0
      (reg:DI 5 di [ x ])
  name: n
    offset 0
      (reg:SI 4 si [ n ])
  name: minEl
    offset 0
      (reg/v:DF 21 xmm0 [orig:63 minEl ] [63])
  name: minIdx
    offset 0
      (reg:DI 37 r8 [orig:62 minIdx ] [62])
  name: i
    offset 0
      (reg:DI 2 cx [orig:77 i ] [77])
  name: minEl.208
    offset 0
      (reg/v:DF 22 xmm1 [orig:78 minEl.208 ] [78])
      (reg/v:DF 21 xmm0 [orig:106 minEl.208 ] [106])


Basic block 29:
IN:
Stack adjustment: 8
Reg 2: i+0
Reg 4: n+0
Reg 21: minEl.208+0 minEl+0
Reg 22: minEl.208+0
Reg 37: minIdx+0
Variables:
  name: n
    offset 0
      (reg:SI 4 si [ n ])
  name: minEl
    offset 0
      (reg/v:DF 21 xmm0 [orig:63 minEl ] [63])
  name: minIdx
    offset 0
      (reg:DI 37 r8 [orig:62 minIdx ] [62])
  name: i
    offset 0
      (reg:DI 2 cx [orig:77 i ] [77])
  name: minEl.208
    offset 0
      (reg/v:DF 22 xmm1 [orig:78 minEl.208 ] [78])
      (reg/v:DF 21 xmm0 [orig:106 minEl.208 ] [106])

OUT:
Stack adjustment: 8
Reg 2: i+0
Reg 4: n+0
Reg 21: minEl+0 minEl.208+0
Reg 22: minEl.208+0
Reg 37: minIdx+0
Variables:
  name: n
    offset 0
      (reg:SI 4 si [ n ])
  name: minEl
    offset 0
      (reg/v:DF 21 xmm0 [orig:63 minEl ] [63])
  name: minIdx
    offset 0
      (reg:DI 37 r8 [orig:62 minIdx ] [62])
  name: i
    offset 0
      (reg:DI 2 cx [orig:77 i ] [77])
  name: minEl.208
    offset 0
      (reg/v:DF 22 xmm1 [orig:78 minEl.208 ] [78])
      (reg/v:DF 21 xmm0 [orig:106 minEl.208 ] [106])


Basic block 30:
IN:
Stack adjustment: 8
Reg 2: i+0
Reg 4: n+0
Reg 21: minEl.208+0 minEl+0
Reg 22: minEl.208+0
Reg 37: minIdx+0
Variables:
  name: n
    offset 0
      (reg:SI 4 si [ n ])
  name: minEl
    offset 0
      (reg/v:DF 21 xmm0 [orig:63 minEl ] [63])
  name: minIdx
    offset 0
      (reg:DI 37 r8 [orig:62 minIdx ] [62])
  name: i
    offset 0
      (reg:DI 2 cx [orig:77 i ] [77])
  name: minEl.208
    offset 0
      (reg/v:DF 22 xmm1 [orig:78 minEl.208 ] [78])
      (reg/v:DF 21 xmm0 [orig:106 minEl.208 ] [106])

OUT:
Stack adjustment: 8
Reg 2: i+0
Reg 4: n+0
Reg 21: minEl.208+0
Reg 22: minEl.208+0
Reg 37: minIdx+0
Variables:
  name: n
    offset 0
      (reg:SI 4 si [ n ])
  name: minIdx
    offset 0
      (reg:DI 37 r8 [orig:62 minIdx ] [62])
  name: i
    offset 0
      (reg:DI 2 cx [orig:77 i ] [77])
  name: minEl.208
    offset 0
      (reg/v:DF 21 xmm0 [orig:75 minEl.208 ] [75])
      (reg/v:DF 22 xmm1 [orig:59 minEl.208 ] [59])


Basic block 31:
IN:
Stack adjustment: 8
Reg 2: i+0
Reg 4: n+0
Reg 21: minEl.208+0
Reg 22: minEl.208+0
Reg 37: minIdx+0
Variables:
  name: n
    offset 0
      (reg:SI 4 si [ n ])
  name: minEl.208
    offset 0
      (reg/v:DF 21 xmm0 [orig:75 minEl.208 ] [75])
      (reg/v:DF 22 xmm1 [orig:59 minEl.208 ] [59])
  name: minIdx
    offset 0
      (reg:DI 37 r8 [orig:62 minIdx ] [62])
  name: i
    offset 0
      (reg:DI 2 cx [orig:77 i ] [77])

OUT:
Stack adjustment: 8
Reg 2: i+0
Reg 4: n+0
Reg 21: minEl.208+0
Reg 22: minEl.208+0
Reg 37: minIdx+0
Variables:
  name: n
    offset 0
      (reg:SI 4 si [ n ])
  name: minEl.208
    offset 0
      (reg/v:DF 21 xmm0 [orig:75 minEl.208 ] [75])
      (reg/v:DF 22 xmm1 [orig:59 minEl.208 ] [59])
  name: minIdx
    offset 0
      (reg:DI 37 r8 [orig:62 minIdx ] [62])
  name: i
    offset 0
      (reg:DI 2 cx [orig:77 i ] [77])


Basic block 32:
IN:
Stack adjustment: 8
Reg 2: i+0
Reg 4: n+0
Reg 21: minEl.208+0
Reg 22: minEl.208+0
Reg 37: minIdx+0
Variables:
  name: n
    offset 0
      (reg:SI 4 si [ n ])
  name: minEl.208
    offset 0
      (reg/v:DF 21 xmm0 [orig:75 minEl.208 ] [75])
      (reg/v:DF 22 xmm1 [orig:59 minEl.208 ] [59])
  name: minIdx
    offset 0
      (reg:DI 37 r8 [orig:62 minIdx ] [62])
  name: i
    offset 0
      (reg:DI 2 cx [orig:77 i ] [77])

OUT:
Stack adjustment: 8
Reg 2: i+0
Reg 4: n+0
Reg 21: minEl.208+0
Reg 22: minEl.208+0
Reg 37: minIdx+0
Variables:
  name: n
    offset 0
      (reg:SI 4 si [ n ])
  name: minEl.208
    offset 0
      (reg/v:DF 22 xmm1 [orig:87 minEl.208 ] [87])
      (reg/v:DF 21 xmm0 [orig:75 minEl.208 ] [75])
  name: minIdx
    offset 0
      (reg:DI 37 r8 [orig:62 minIdx ] [62])
  name: i
    offset 0
      (reg:DI 2 cx [orig:77 i ] [77])


Basic block 33:
IN:
Stack adjustment: 8
Reg 2: i+0
Reg 4: n+0
Reg 21: minEl.208+0
Reg 22: minEl.208+0
Reg 37: minIdx+0
Variables:
  name: n
    offset 0
      (reg:SI 4 si [ n ])
  name: minEl.208
    offset 0
      (reg/v:DF 22 xmm1 [orig:87 minEl.208 ] [87])
      (reg/v:DF 21 xmm0 [orig:75 minEl.208 ] [75])
  name: minIdx
    offset 0
      (reg:DI 37 r8 [orig:62 minIdx ] [62])
  name: i
    offset 0
      (reg:DI 2 cx [orig:77 i ] [77])

OUT:
Stack adjustment: 8
Reg 2: i+0
Reg 4: n+0
Reg 21: minEl.208+0
Reg 22: minEl.208+0
Reg 37: minIdx+0
Variables:
  name: n
    offset 0
      (reg:SI 4 si [ n ])
  name: minEl.208
    offset 0
      (reg/v:DF 22 xmm1 [orig:87 minEl.208 ] [87])
      (reg/v:DF 21 xmm0 [orig:75 minEl.208 ] [75])
  name: minIdx
    offset 0
      (reg:DI 37 r8 [orig:62 minIdx ] [62])
  name: i
    offset 0
      (reg:DI 2 cx [orig:77 i ] [77])


Basic block 34:
IN:
Stack adjustment: 8
Reg 2: i+0
Reg 4: n+0
Reg 21: minEl.208+0
Reg 22: minEl.208+0
Reg 37: minIdx+0
Variables:
  name: n
    offset 0
      (reg:SI 4 si [ n ])
  name: minEl.208
    offset 0
      (reg/v:DF 22 xmm1 [orig:87 minEl.208 ] [87])
      (reg/v:DF 21 xmm0 [orig:75 minEl.208 ] [75])
  name: minIdx
    offset 0
      (reg:DI 37 r8 [orig:62 minIdx ] [62])
  name: i
    offset 0
      (reg:DI 2 cx [orig:77 i ] [77])

OUT:
Stack adjustment: 8
Reg 2: i+0
Reg 4: n+0
Reg 21: minEl.208+0
Reg 22: minEl.208+0
Reg 37: minIdx+0
Variables:
  name: n
    offset 0
      (reg:SI 4 si [ n ])
  name: minEl.208
    offset 0
      (reg/v:DF 21 xmm0 [orig:91 minEl.208 ] [91])
      (reg/v:DF 22 xmm1 [orig:87 minEl.208 ] [87])
  name: minIdx
    offset 0
      (reg:DI 37 r8 [orig:62 minIdx ] [62])
  name: i
    offset 0
      (reg:DI 2 cx [orig:77 i ] [77])


Basic block 35:
IN:
Stack adjustment: 8
Reg 2: i+0
Reg 4: n+0
Reg 21: minEl.208+0
Reg 22: minEl.208+0
Reg 37: minIdx+0
Variables:
  name: n
    offset 0
      (reg:SI 4 si [ n ])
  name: minEl.208
    offset 0
      (reg/v:DF 21 xmm0 [orig:91 minEl.208 ] [91])
      (reg/v:DF 22 xmm1 [orig:87 minEl.208 ] [87])
  name: minIdx
    offset 0
      (reg:DI 37 r8 [orig:62 minIdx ] [62])
  name: i
    offset 0
      (reg:DI 2 cx [orig:77 i ] [77])

OUT:
Stack adjustment: 8
Reg 2: i+0
Reg 4: n+0
Reg 21: minEl.208+0
Reg 22: minEl.208+0
Reg 37: minIdx+0
Variables:
  name: n
    offset 0
      (reg:SI 4 si [ n ])
  name: minEl.208
    offset 0
      (reg/v:DF 21 xmm0 [orig:91 minEl.208 ] [91])
      (reg/v:DF 22 xmm1 [orig:87 minEl.208 ] [87])
  name: minIdx
    offset 0
      (reg:DI 37 r8 [orig:62 minIdx ] [62])
  name: i
    offset 0
      (reg:DI 2 cx [orig:77 i ] [77])


Basic block 36:
IN:
Stack adjustment: 8
Reg 2: i+0
Reg 4: n+0
Reg 21: minEl.208+0
Reg 22: minEl.208+0
Reg 37: minIdx+0
Variables:
  name: n
    offset 0
      (reg:SI 4 si [ n ])
  name: minEl.208
    offset 0
      (reg/v:DF 21 xmm0 [orig:91 minEl.208 ] [91])
      (reg/v:DF 22 xmm1 [orig:87 minEl.208 ] [87])
  name: minIdx
    offset 0
      (reg:DI 37 r8 [orig:62 minIdx ] [62])
  name: i
    offset 0
      (reg:DI 2 cx [orig:77 i ] [77])

OUT:
Stack adjustment: 8
Reg 2: i+0
Reg 4: n+0
Reg 21: minEl.208+0
Reg 22: minEl.208+0
Reg 37: minIdx+0
Variables:
  name: n
    offset 0
      (reg:SI 4 si [ n ])
  name: minEl.208
    offset 0
      (reg/v:DF 22 xmm1 [orig:95 minEl.208 ] [95])
      (reg/v:DF 21 xmm0 [orig:91 minEl.208 ] [91])
  name: minIdx
    offset 0
      (reg:DI 37 r8 [orig:62 minIdx ] [62])
  name: i
    offset 0
      (reg:DI 2 cx [orig:77 i ] [77])


Basic block 37:
IN:
Stack adjustment: 8
Reg 2: i+0
Reg 4: n+0
Reg 21: minEl.208+0
Reg 22: minEl.208+0
Reg 37: minIdx+0
Variables:
  name: n
    offset 0
      (reg:SI 4 si [ n ])
  name: minEl.208
    offset 0
      (reg/v:DF 22 xmm1 [orig:95 minEl.208 ] [95])
      (reg/v:DF 21 xmm0 [orig:91 minEl.208 ] [91])
  name: minIdx
    offset 0
      (reg:DI 37 r8 [orig:62 minIdx ] [62])
  name: i
    offset 0
      (reg:DI 2 cx [orig:77 i ] [77])

OUT:
Stack adjustment: 8
Reg 2: i+0
Reg 4: n+0
Reg 21: minEl.208+0
Reg 22: minEl.208+0
Reg 37: minIdx+0
Variables:
  name: n
    offset 0
      (reg:SI 4 si [ n ])
  name: minEl.208
    offset 0
      (reg/v:DF 22 xmm1 [orig:95 minEl.208 ] [95])
      (reg/v:DF 21 xmm0 [orig:91 minEl.208 ] [91])
  name: minIdx
    offset 0
      (reg:DI 37 r8 [orig:62 minIdx ] [62])
  name: i
    offset 0
      (reg:DI 2 cx [orig:77 i ] [77])


Basic block 38:
IN:
Stack adjustment: 8
Reg 2: i+0
Reg 4: n+0
Reg 21: minEl.208+0
Reg 22: minEl.208+0
Reg 37: minIdx+0
Variables:
  name: n
    offset 0
      (reg:SI 4 si [ n ])
  name: minEl.208
    offset 0
      (reg/v:DF 22 xmm1 [orig:95 minEl.208 ] [95])
      (reg/v:DF 21 xmm0 [orig:91 minEl.208 ] [91])
  name: minIdx
    offset 0
      (reg:DI 37 r8 [orig:62 minIdx ] [62])
  name: i
    offset 0
      (reg:DI 2 cx [orig:77 i ] [77])

OUT:
Stack adjustment: 8
Reg 2: i+0
Reg 4: n+0
Reg 21: minEl.208+0
Reg 22: minEl.208+0
Reg 37: minIdx+0
Variables:
  name: n
    offset 0
      (reg:SI 4 si [ n ])
  name: minEl.208
    offset 0
      (reg/v:DF 21 xmm0 [orig:99 minEl.208 ] [99])
      (reg/v:DF 22 xmm1 [orig:95 minEl.208 ] [95])
  name: minIdx
    offset 0
      (reg:DI 37 r8 [orig:62 minIdx ] [62])
  name: i
    offset 0
      (reg:DI 2 cx [orig:77 i ] [77])


Basic block 39:
IN:
Stack adjustment: 8
Reg 2: i+0
Reg 4: n+0
Reg 21: minEl.208+0
Reg 22: minEl.208+0
Reg 37: minIdx+0
Variables:
  name: n
    offset 0
      (reg:SI 4 si [ n ])
  name: minEl.208
    offset 0
      (reg/v:DF 21 xmm0 [orig:99 minEl.208 ] [99])
      (reg/v:DF 22 xmm1 [orig:95 minEl.208 ] [95])
  name: minIdx
    offset 0
      (reg:DI 37 r8 [orig:62 minIdx ] [62])
  name: i
    offset 0
      (reg:DI 2 cx [orig:77 i ] [77])

OUT:
Stack adjustment: 8
Reg 2: i+0
Reg 4: n+0
Reg 21: minEl.208+0
Reg 22: minEl.208+0
Reg 37: minIdx+0
Variables:
  name: n
    offset 0
      (reg:SI 4 si [ n ])
  name: minEl.208
    offset 0
      (reg/v:DF 21 xmm0 [orig:99 minEl.208 ] [99])
      (reg/v:DF 22 xmm1 [orig:95 minEl.208 ] [95])
  name: minIdx
    offset 0
      (reg:DI 37 r8 [orig:62 minIdx ] [62])
  name: i
    offset 0
      (reg:DI 2 cx [orig:77 i ] [77])


Basic block 40:
IN:
Stack adjustment: 8
Reg 2: i+0
Reg 4: n+0
Reg 21: minEl.208+0
Reg 22: minEl.208+0
Reg 37: minIdx+0
Variables:
  name: n
    offset 0
      (reg:SI 4 si [ n ])
  name: minEl.208
    offset 0
      (reg/v:DF 21 xmm0 [orig:99 minEl.208 ] [99])
      (reg/v:DF 22 xmm1 [orig:95 minEl.208 ] [95])
  name: minIdx
    offset 0
      (reg:DI 37 r8 [orig:62 minIdx ] [62])
  name: i
    offset 0
      (reg:DI 2 cx [orig:77 i ] [77])

OUT:
Stack adjustment: 8
Reg 2: i+0
Reg 4: n+0
Reg 21: minEl.208+0
Reg 22: minEl.208+0
Reg 37: minIdx+0
Variables:
  name: n
    offset 0
      (reg:SI 4 si [ n ])
  name: minEl.208
    offset 0
      (reg/v:DF 22 xmm1 [orig:103 minEl.208 ] [103])
      (reg/v:DF 21 xmm0 [orig:99 minEl.208 ] [99])
  name: minIdx
    offset 0
      (reg:DI 37 r8 [orig:62 minIdx ] [62])
  name: i
    offset 0
      (reg:DI 2 cx [orig:77 i ] [77])


Basic block 41:
IN:
Stack adjustment: 8
Reg 2: i+0
Reg 4: n+0
Reg 21: minEl.208+0
Reg 22: minEl.208+0
Reg 37: minIdx+0
Variables:
  name: n
    offset 0
      (reg:SI 4 si [ n ])
  name: minEl.208
    offset 0
      (reg/v:DF 22 xmm1 [orig:103 minEl.208 ] [103])
      (reg/v:DF 21 xmm0 [orig:99 minEl.208 ] [99])
  name: minIdx
    offset 0
      (reg:DI 37 r8 [orig:62 minIdx ] [62])
  name: i
    offset 0
      (reg:DI 2 cx [orig:77 i ] [77])

OUT:
Stack adjustment: 8
Reg 2: i+0
Reg 4: n+0
Reg 21: minEl.208+0
Reg 22: minEl.208+0
Reg 37: minIdx+0
Variables:
  name: n
    offset 0
      (reg:SI 4 si [ n ])
  name: minEl.208
    offset 0
      (reg/v:DF 21 xmm0 [orig:106 minEl.208 ] [106])
      (reg/v:DF 22 xmm1 [orig:103 minEl.208 ] [103])
  name: minIdx
    offset 0
      (reg:DI 37 r8 [orig:62 minIdx ] [62])
  name: i
    offset 0
      (reg:DI 2 cx [orig:77 i ] [77])


Basic block 42:
IN:
Stack adjustment: 8
Reg 2: i+0
Reg 4: n+0
Reg 21: minEl.208+0
Reg 22: minEl.208+0
Reg 37: minIdx+0
Variables:
  name: n
    offset 0
      (reg:SI 4 si [ n ])
  name: minEl.208
    offset 0
      (reg/v:DF 21 xmm0 [orig:106 minEl.208 ] [106])
      (reg/v:DF 22 xmm1 [orig:103 minEl.208 ] [103])
  name: minIdx
    offset 0
      (reg:DI 37 r8 [orig:62 minIdx ] [62])
  name: i
    offset 0
      (reg:DI 2 cx [orig:77 i ] [77])

OUT:
Stack adjustment: 8
Reg 2: i+0
Reg 4: n+0
Reg 21: minEl.208+0
Reg 22: minEl.208+0
Reg 37: minIdx+0
Variables:
  name: n
    offset 0
      (reg:SI 4 si [ n ])
  name: minEl.208
    offset 0
      (reg/v:DF 21 xmm0 [orig:106 minEl.208 ] [106])
      (reg/v:DF 22 xmm1 [orig:103 minEl.208 ] [103])
  name: minIdx
    offset 0
      (reg:DI 37 r8 [orig:62 minIdx ] [62])
  name: i
    offset 0
      (reg:DI 2 cx [orig:77 i ] [77])


Basic block 43:
IN:
Stack adjustment: 8
Reg 2: i+0
Reg 4: n+0
Reg 21: minEl.208+0
Reg 22: minEl.208+0
Reg 37: minIdx+0
Variables:
  name: n
    offset 0
      (reg:SI 4 si [ n ])
  name: minEl.208
    offset 0
      (reg/v:DF 21 xmm0 [orig:106 minEl.208 ] [106])
      (reg/v:DF 22 xmm1 [orig:103 minEl.208 ] [103])
  name: minIdx
    offset 0
      (reg:DI 37 r8 [orig:62 minIdx ] [62])
  name: i
    offset 0
      (reg:DI 2 cx [orig:77 i ] [77])

OUT:
Stack adjustment: 8
Reg 2: i+0
Reg 4: n+0
Reg 21: minEl.208+0
Reg 22: minEl.208+0
Reg 37: minIdx+0
Variables:
  name: n
    offset 0
      (reg:SI 4 si [ n ])
  name: minEl.208
    offset 0
      (reg/v:DF 21 xmm0 [orig:106 minEl.208 ] [106])
      (reg/v:DF 22 xmm1 [orig:103 minEl.208 ] [103])
  name: minIdx
    offset 0
      (reg:DI 37 r8 [orig:62 minIdx ] [62])
  name: i
    offset 0
      (reg:DI 2 cx [orig:77 i ] [77])


Basic block 44:
IN:
Stack adjustment: 8
Reg 2: i+0
Reg 4: n+0
Reg 5: x+0
Reg 21: minEl.208+0 minEl+0
Reg 22: minEl.208+0
Reg 37: minIdx+0
Variables:
  name: x
    offset 0
      (reg:DI 5 di [ x ])
  name: n
    offset 0
      (reg:SI 4 si [ n ])
  name: minEl
    offset 0
      (reg/v:DF 21 xmm0 [orig:63 minEl ] [63])
  name: minIdx
    offset 0
      (reg:DI 37 r8 [orig:62 minIdx ] [62])
  name: i
    offset 0
      (reg:DI 2 cx [orig:77 i ] [77])
  name: minEl.208
    offset 0
      (reg/v:DF 22 xmm1 [orig:78 minEl.208 ] [78])
      (reg/v:DF 21 xmm0 [orig:106 minEl.208 ] [106])

OUT:
Stack adjustment: 8
Reg 2: i+0
Reg 4: n+0
Reg 5: x+0
Reg 21: minEl+0 minEl.208+0
Reg 22: minEl.208+0
Reg 37: minIdx+0
Variables:
  name: x
    offset 0
      (reg:DI 5 di [ x ])
  name: n
    offset 0
      (reg:SI 4 si [ n ])
  name: minEl
    offset 0
      (reg/v:DF 21 xmm0 [orig:63 minEl ] [63])
  name: minIdx
    offset 0
      (reg:DI 37 r8 [orig:62 minIdx ] [62])
  name: i
    offset 0
      (reg:DI 2 cx [orig:77 i ] [77])
  name: minEl.208
    offset 0
      (reg/v:DF 22 xmm1 [orig:78 minEl.208 ] [78])
      (reg/v:DF 21 xmm0 [orig:106 minEl.208 ] [106])


Basic block 45:
IN:
Stack adjustment: 8
Reg 2: i+0
Reg 4: n+0
Reg 5: x+0
Reg 21: minEl.208+0 minEl+0
Reg 22: minEl.208+0
Reg 37: minIdx+0
Variables:
  name: x
    offset 0
      (reg:DI 5 di [ x ])
  name: n
    offset 0
      (reg:SI 4 si [ n ])
  name: minEl
    offset 0
      (reg/v:DF 21 xmm0 [orig:63 minEl ] [63])
  name: minIdx
    offset 0
      (reg:DI 37 r8 [orig:62 minIdx ] [62])
  name: i
    offset 0
      (reg:DI 2 cx [orig:77 i ] [77])
  name: minEl.208
    offset 0
      (reg/v:DF 22 xmm1 [orig:78 minEl.208 ] [78])
      (reg/v:DF 21 xmm0 [orig:106 minEl.208 ] [106])

OUT:
Stack adjustment: 8
Reg 2: i+0
Reg 4: n+0
Reg 21: minEl+0 minEl.208+0
Reg 22: minEl.208+0
Reg 37: minIdx+0
Variables:
  name: n
    offset 0
      (reg:SI 4 si [ n ])
  name: minEl
    offset 0
      (reg/v:DF 21 xmm0 [orig:63 minEl ] [63])
  name: minIdx
    offset 0
      (reg:DI 37 r8 [orig:62 minIdx ] [62])
  name: i
    offset 0
      (reg:DI 2 cx [orig:77 i ] [77])
  name: minEl.208
    offset 0
      (reg/v:DF 22 xmm1 [orig:78 minEl.208 ] [78])
      (reg/v:DF 21 xmm0 [orig:106 minEl.208 ] [106])


Basic block 46:
IN:
Stack adjustment: 8
Reg 2: i+0
Reg 4: n+0
Reg 21: minEl.208+0 minEl+0
Reg 22: minEl.208+0
Reg 37: minIdx+0
Variables:
  name: n
    offset 0
      (reg:SI 4 si [ n ])
  name: minEl
    offset 0
      (reg/v:DF 21 xmm0 [orig:63 minEl ] [63])
  name: minIdx
    offset 0
      (reg:DI 37 r8 [orig:62 minIdx ] [62])
  name: i
    offset 0
      (reg:DI 2 cx [orig:77 i ] [77])
  name: minEl.208
    offset 0
      (reg/v:DF 22 xmm1 [orig:78 minEl.208 ] [78])
      (reg/v:DF 21 xmm0 [orig:106 minEl.208 ] [106])

OUT:
Stack adjustment: 8
Reg 2: i+0
Reg 4: n+0
Reg 21: minEl+0 minEl.208+0
Reg 22: minEl.208+0
Reg 37: minIdx+0
Variables:
  name: n
    offset 0
      (reg:SI 4 si [ n ])
  name: minEl
    offset 0
      (reg/v:DF 21 xmm0 [orig:63 minEl ] [63])
  name: minIdx
    offset 0
      (reg:DI 37 r8 [orig:62 minIdx ] [62])
  name: i
    offset 0
      (reg:DI 2 cx [orig:77 i ] [77])
  name: minEl.208
    offset 0
      (reg/v:DF 22 xmm1 [orig:78 minEl.208 ] [78])
      (reg/v:DF 21 xmm0 [orig:106 minEl.208 ] [106])


Basic block 47:
IN:
Stack adjustment: 8
Reg 2: i+0
Reg 4: n+0
Reg 21: minEl.208+0
Reg 22: minEl.208+0
Reg 37: minIdx+0
Variables:
  name: n
    offset 0
      (reg:SI 4 si [ n ])
  name: minEl.208
    offset 0
      (reg/v:DF 22 xmm1 [orig:103 minEl.208 ] [103])
      (reg/v:DF 21 xmm0 [orig:99 minEl.208 ] [99])
  name: minIdx
    offset 0
      (reg:DI 37 r8 [orig:62 minIdx ] [62])
  name: i
    offset 0
      (reg:DI 2 cx [orig:77 i ] [77])

OUT:
Stack adjustment: 8
Reg 2: i+0
Reg 4: n+0
Reg 21: minEl.208+0
Reg 22: minEl.208+0
Reg 37: minIdx+0
Variables:
  name: n
    offset 0
      (reg:SI 4 si [ n ])
  name: minEl.208
    offset 0
      (reg/v:DF 21 xmm0 [orig:106 minEl.208 ] [106])
      (reg/v:DF 22 xmm1 [orig:103 minEl.208 ] [103])
  name: minIdx
    offset 0
      (reg:DI 37 r8 [orig:62 minIdx ] [62])
  name: i
    offset 0
      (reg:DI 2 cx [orig:77 i ] [77])


Basic block 48:
IN:
Stack adjustment: 8
Reg 2: i+0
Reg 4: n+0
Reg 21: minEl.208+0
Reg 22: minEl.208+0
Reg 37: minIdx+0
Variables:
  name: n
    offset 0
      (reg:SI 4 si [ n ])
  name: minEl.208
    offset 0
      (reg/v:DF 21 xmm0 [orig:106 minEl.208 ] [106])
      (reg/v:DF 22 xmm1 [orig:103 minEl.208 ] [103])
  name: minIdx
    offset 0
      (reg:DI 37 r8 [orig:62 minIdx ] [62])
  name: i
    offset 0
      (reg:DI 2 cx [orig:77 i ] [77])

OUT:
Stack adjustment: 8
Reg 2: i+0
Reg 4: n+0
Reg 21: minEl.208+0
Reg 22: minEl.208+0
Reg 37: minIdx+0
Variables:
  name: n
    offset 0
      (reg:SI 4 si [ n ])
  name: minEl.208
    offset 0
      (reg/v:DF 21 xmm0 [orig:106 minEl.208 ] [106])
      (reg/v:DF 22 xmm1 [orig:103 minEl.208 ] [103])
  name: minIdx
    offset 0
      (reg:DI 37 r8 [orig:62 minIdx ] [62])
  name: i
    offset 0
      (reg:DI 2 cx [orig:77 i ] [77])


Basic block 49:
IN:
Stack adjustment: 8
Reg 2: i+0
Reg 4: n+0
Reg 21: minEl.208+0
Reg 22: minEl.208+0
Reg 37: minIdx+0
Variables:
  name: n
    offset 0
      (reg:SI 4 si [ n ])
  name: minEl.208
    offset 0
      (reg/v:DF 21 xmm0 [orig:99 minEl.208 ] [99])
      (reg/v:DF 22 xmm1 [orig:95 minEl.208 ] [95])
  name: minIdx
    offset 0
      (reg:DI 37 r8 [orig:62 minIdx ] [62])
  name: i
    offset 0
      (reg:DI 2 cx [orig:77 i ] [77])

OUT:
Stack adjustment: 8
Reg 2: i+0
Reg 4: n+0
Reg 21: minEl.208+0
Reg 22: minEl.208+0
Reg 37: minIdx+0
Variables:
  name: n
    offset 0
      (reg:SI 4 si [ n ])
  name: minEl.208
    offset 0
      (reg/v:DF 21 xmm0 [orig:99 minEl.208 ] [99])
      (reg/v:DF 22 xmm1 [orig:95 minEl.208 ] [95])
  name: minIdx
    offset 0
      (reg:DI 37 r8 [orig:62 minIdx ] [62])
  name: i
    offset 0
      (reg:DI 2 cx [orig:77 i ] [77])


Basic block 50:
IN:
Stack adjustment: 8
Reg 2: i+0
Reg 4: n+0
Reg 21: minEl.208+0
Reg 22: minEl.208+0
Reg 37: minIdx+0
Variables:
  name: n
    offset 0
      (reg:SI 4 si [ n ])
  name: minEl.208
    offset 0
      (reg/v:DF 22 xmm1 [orig:95 minEl.208 ] [95])
      (reg/v:DF 21 xmm0 [orig:91 minEl.208 ] [91])
  name: minIdx
    offset 0
      (reg:DI 37 r8 [orig:62 minIdx ] [62])
  name: i
    offset 0
      (reg:DI 2 cx [orig:77 i ] [77])

OUT:
Stack adjustment: 8
Reg 2: i+0
Reg 4: n+0
Reg 21: minEl.208+0
Reg 22: minEl.208+0
Reg 37: minIdx+0
Variables:
  name: n
    offset 0
      (reg:SI 4 si [ n ])
  name: minEl.208
    offset 0
      (reg/v:DF 22 xmm1 [orig:95 minEl.208 ] [95])
      (reg/v:DF 21 xmm0 [orig:91 minEl.208 ] [91])
  name: minIdx
    offset 0
      (reg:DI 37 r8 [orig:62 minIdx ] [62])
  name: i
    offset 0
      (reg:DI 2 cx [orig:77 i ] [77])


Basic block 51:
IN:
Stack adjustment: 8
Reg 2: i+0
Reg 4: n+0
Reg 21: minEl.208+0
Reg 22: minEl.208+0
Reg 37: minIdx+0
Variables:
  name: n
    offset 0
      (reg:SI 4 si [ n ])
  name: minEl.208
    offset 0
      (reg/v:DF 21 xmm0 [orig:91 minEl.208 ] [91])
      (reg/v:DF 22 xmm1 [orig:87 minEl.208 ] [87])
  name: minIdx
    offset 0
      (reg:DI 37 r8 [orig:62 minIdx ] [62])
  name: i
    offset 0
      (reg:DI 2 cx [orig:77 i ] [77])

OUT:
Stack adjustment: 8
Reg 2: i+0
Reg 4: n+0
Reg 21: minEl.208+0
Reg 22: minEl.208+0
Reg 37: minIdx+0
Variables:
  name: n
    offset 0
      (reg:SI 4 si [ n ])
  name: minEl.208
    offset 0
      (reg/v:DF 21 xmm0 [orig:91 minEl.208 ] [91])
      (reg/v:DF 22 xmm1 [orig:87 minEl.208 ] [87])
  name: minIdx
    offset 0
      (reg:DI 37 r8 [orig:62 minIdx ] [62])
  name: i
    offset 0
      (reg:DI 2 cx [orig:77 i ] [77])


Basic block 52:
IN:
Stack adjustment: 8
Reg 2: i+0
Reg 4: n+0
Reg 21: minEl.208+0
Reg 22: minEl.208+0
Reg 37: minIdx+0
Variables:
  name: n
    offset 0
      (reg:SI 4 si [ n ])
  name: minEl.208
    offset 0
      (reg/v:DF 22 xmm1 [orig:87 minEl.208 ] [87])
      (reg/v:DF 21 xmm0 [orig:75 minEl.208 ] [75])
  name: minIdx
    offset 0
      (reg:DI 37 r8 [orig:62 minIdx ] [62])
  name: i
    offset 0
      (reg:DI 2 cx [orig:77 i ] [77])

OUT:
Stack adjustment: 8
Reg 2: i+0
Reg 4: n+0
Reg 21: minEl.208+0
Reg 22: minEl.208+0
Reg 37: minIdx+0
Variables:
  name: n
    offset 0
      (reg:SI 4 si [ n ])
  name: minEl.208
    offset 0
      (reg/v:DF 22 xmm1 [orig:87 minEl.208 ] [87])
      (reg/v:DF 21 xmm0 [orig:75 minEl.208 ] [75])
  name: minIdx
    offset 0
      (reg:DI 37 r8 [orig:62 minIdx ] [62])
  name: i
    offset 0
      (reg:DI 2 cx [orig:77 i ] [77])


Basic block 53:
IN:
Stack adjustment: 8
Reg 2: i+0
Reg 4: n+0
Reg 21: minEl.208+0
Reg 22: minEl.208+0
Reg 37: minIdx+0
Variables:
  name: n
    offset 0
      (reg:SI 4 si [ n ])
  name: minEl.208
    offset 0
      (reg/v:DF 21 xmm0 [orig:75 minEl.208 ] [75])
      (reg/v:DF 22 xmm1 [orig:59 minEl.208 ] [59])
  name: minIdx
    offset 0
      (reg:DI 37 r8 [orig:62 minIdx ] [62])
  name: i
    offset 0
      (reg:DI 2 cx [orig:77 i ] [77])

OUT:
Stack adjustment: 8
Reg 2: i+0
Reg 4: n+0
Reg 21: minEl.208+0
Reg 22: minEl.208+0
Reg 37: minIdx+0
Variables:
  name: n
    offset 0
      (reg:SI 4 si [ n ])
  name: minEl.208
    offset 0
      (reg/v:DF 21 xmm0 [orig:75 minEl.208 ] [75])
      (reg/v:DF 22 xmm1 [orig:59 minEl.208 ] [59])
  name: minIdx
    offset 0
      (reg:DI 37 r8 [orig:62 minIdx ] [62])
  name: i
    offset 0
      (reg:DI 2 cx [orig:77 i ] [77])


Basic block 54:
IN:
Stack adjustment: 8
Reg 2: i+0
Reg 4: n+0
Reg 21: minEl+0
Reg 22: minEl.208+0
Reg 37: minIdx+0
Variables:
  name: n
    offset 0
      (reg:SI 4 si [ n ])
  name: minEl.208
    offset 0
      (reg/v:DF 22 xmm1 [orig:78 minEl.208 ] [78])
  name: minEl
    offset 0
      (reg/v:DF 21 xmm0 [orig:63 minEl ] [63])
  name: minIdx
    offset 0
      (reg:DI 37 r8 [orig:62 minIdx ] [62])
  name: i
    offset 0
      (reg:DI 2 cx [orig:77 i ] [77])

OUT:
Stack adjustment: 8
Reg 2: i+0
Reg 4: n+0
Reg 21: minEl+0
Reg 22: minEl.208+0
Reg 37: minIdx+0
Variables:
  name: n
    offset 0
      (reg:SI 4 si [ n ])
  name: minEl.208
    offset 0
      (reg/v:DF 22 xmm1 [orig:78 minEl.208 ] [78])
  name: minEl
    offset 0
      (reg/v:DF 21 xmm0 [orig:63 minEl ] [63])
  name: minIdx
    offset 0
      (reg:DI 37 r8 [orig:62 minIdx ] [62])
  name: i
    offset 0
      (reg:DI 2 cx [orig:77 i ] [77])


Basic block 55:
IN:
Stack adjustment: 8
Reg 2: i+0
Reg 4: n+0
Reg 21: minEl+0
Reg 22: minEl.208+0
Reg 37: minIdx+0
Variables:
  name: n
    offset 0
      (reg:SI 4 si [ n ])
  name: minEl.208
    offset 0
      (reg/v:DF 22 xmm1 [orig:78 minEl.208 ] [78])
  name: minEl
    offset 0
      (reg/v:DF 21 xmm0 [orig:63 minEl ] [63])
  name: minIdx
    offset 0
      (reg:DI 37 r8 [orig:62 minIdx ] [62])
  name: i
    offset 0
      (reg:DI 2 cx [orig:77 i ] [77])

OUT:
Stack adjustment: 8
Reg 2: i+0
Reg 4: n+0
Reg 21: minEl+0
Reg 22: minEl.208+0
Reg 37: minIdx+0
Variables:
  name: n
    offset 0
      (reg:SI 4 si [ n ])
  name: minEl.208
    offset 0
      (reg/v:DF 22 xmm1 [orig:78 minEl.208 ] [78])
  name: minEl
    offset 0
      (reg/v:DF 21 xmm0 [orig:63 minEl ] [63])
  name: minIdx
    offset 0
      (reg:DI 37 r8 [orig:62 minIdx ] [62])
  name: i
    offset 0
      (reg:DI 2 cx [orig:77 i ] [77])


Basic block 56:
IN:
Stack adjustment: 8
Reg 2: i+0
Reg 4: n+0
Reg 21: minEl+0
Reg 22: minEl.208+0
Reg 37: minIdx+0
Variables:
  name: n
    offset 0
      (reg:SI 4 si [ n ])
  name: minEl.208
    offset 0
      (reg/v:DF 22 xmm1 [orig:78 minEl.208 ] [78])
  name: minEl
    offset 0
      (reg/v:DF 21 xmm0 [orig:63 minEl ] [63])
  name: minIdx
    offset 0
      (reg:DI 37 r8 [orig:62 minIdx ] [62])
  name: i
    offset 0
      (reg:DI 2 cx [orig:77 i ] [77])

OUT:
Stack adjustment: 8
Reg 2: i+0
Reg 4: n+0
Reg 21: minEl+0
Reg 22: minEl.208+0
Reg 37: minIdx+0
Variables:
  name: n
    offset 0
      (reg:SI 4 si [ n ])
  name: minEl.208
    offset 0
      (reg/v:DF 22 xmm1 [orig:78 minEl.208 ] [78])
  name: minEl
    offset 0
      (reg/v:DF 21 xmm0 [orig:63 minEl ] [63])
  name: minIdx
    offset 0
      (reg:DI 37 r8 [orig:62 minIdx ] [62])
  name: i
    offset 0
      (reg:DI 2 cx [orig:77 i ] [77])


Basic block 57:
IN:
Stack adjustment: 8
Reg 2: i+0
Reg 4: n+0
Reg 21: minEl+0
Reg 22: minEl.208+0
Reg 37: minIdx+0
Variables:
  name: n
    offset 0
      (reg:SI 4 si [ n ])
  name: minEl.208
    offset 0
      (reg/v:DF 22 xmm1 [orig:78 minEl.208 ] [78])
  name: minEl
    offset 0
      (reg/v:DF 21 xmm0 [orig:63 minEl ] [63])
  name: minIdx
    offset 0
      (reg:DI 37 r8 [orig:62 minIdx ] [62])
  name: i
    offset 0
      (reg:DI 2 cx [orig:77 i ] [77])

OUT:
Stack adjustment: 8
Reg 2: i+0
Reg 4: n+0
Reg 21: minEl+0
Reg 22: minEl.208+0
Reg 37: minIdx+0
Variables:
  name: n
    offset 0
      (reg:SI 4 si [ n ])
  name: minEl.208
    offset 0
      (reg/v:DF 22 xmm1 [orig:78 minEl.208 ] [78])
  name: minEl
    offset 0
      (reg/v:DF 21 xmm0 [orig:63 minEl ] [63])
  name: minIdx
    offset 0
      (reg:DI 37 r8 [orig:62 minIdx ] [62])
  name: i
    offset 0
      (reg:DI 2 cx [orig:77 i ] [77])


Basic block 58:
IN:
Stack adjustment: 8
Reg 2: i+0
Reg 4: n+0
Reg 21: minEl+0
Reg 22: minEl.208+0
Reg 37: minIdx+0
Variables:
  name: n
    offset 0
      (reg:SI 4 si [ n ])
  name: minEl.208
    offset 0
      (reg/v:DF 22 xmm1 [orig:78 minEl.208 ] [78])
  name: minEl
    offset 0
      (reg/v:DF 21 xmm0 [orig:63 minEl ] [63])
  name: minIdx
    offset 0
      (reg:DI 37 r8 [orig:62 minIdx ] [62])
  name: i
    offset 0
      (reg:DI 2 cx [orig:77 i ] [77])

OUT:
Stack adjustment: 8
Reg 2: i+0
Reg 4: n+0
Reg 21: minEl+0
Reg 22: minEl.208+0
Reg 37: minIdx+0
Variables:
  name: n
    offset 0
      (reg:SI 4 si [ n ])
  name: minEl.208
    offset 0
      (reg/v:DF 22 xmm1 [orig:78 minEl.208 ] [78])
  name: minEl
    offset 0
      (reg/v:DF 21 xmm0 [orig:63 minEl ] [63])
  name: minIdx
    offset 0
      (reg:DI 37 r8 [orig:62 minIdx ] [62])
  name: i
    offset 0
      (reg:DI 2 cx [orig:77 i ] [77])


Basic block 59:
IN:
Stack adjustment: 8
Reg 2: i+0
Reg 4: n+0
Reg 21: minEl+0
Reg 22: minEl.208+0
Reg 37: minIdx+0
Variables:
  name: n
    offset 0
      (reg:SI 4 si [ n ])
  name: minEl.208
    offset 0
      (reg/v:DF 22 xmm1 [orig:78 minEl.208 ] [78])
  name: minEl
    offset 0
      (reg/v:DF 21 xmm0 [orig:63 minEl ] [63])
  name: minIdx
    offset 0
      (reg:DI 37 r8 [orig:62 minIdx ] [62])
  name: i
    offset 0
      (reg:DI 2 cx [orig:77 i ] [77])

OUT:
Stack adjustment: 8
Reg 2: i+0
Reg 4: n+0
Reg 21: minEl+0
Reg 22: minEl.208+0
Reg 37: minIdx+0
Variables:
  name: n
    offset 0
      (reg:SI 4 si [ n ])
  name: minEl.208
    offset 0
      (reg/v:DF 22 xmm1 [orig:78 minEl.208 ] [78])
  name: minEl
    offset 0
      (reg/v:DF 21 xmm0 [orig:63 minEl ] [63])
  name: minIdx
    offset 0
      (reg:DI 37 r8 [orig:62 minIdx ] [62])
  name: i
    offset 0
      (reg:DI 2 cx [orig:77 i ] [77])


Basic block 60:
IN:
Stack adjustment: 8
Reg 2: i+0
Reg 4: n+0
Reg 21: minEl+0
Reg 22: minEl.208+0
Reg 37: minIdx+0
Variables:
  name: n
    offset 0
      (reg:SI 4 si [ n ])
  name: minEl.208
    offset 0
      (reg/v:DF 22 xmm1 [orig:78 minEl.208 ] [78])
  name: minEl
    offset 0
      (reg/v:DF 21 xmm0 [orig:63 minEl ] [63])
  name: minIdx
    offset 0
      (reg:DI 37 r8 [orig:62 minIdx ] [62])
  name: i
    offset 0
      (reg:DI 2 cx [orig:77 i ] [77])

OUT:
Stack adjustment: 8
Reg 2: i+0
Reg 4: n+0
Reg 21: minEl+0
Reg 22: minEl.208+0
Reg 37: minIdx+0
Variables:
  name: n
    offset 0
      (reg:SI 4 si [ n ])
  name: minEl.208
    offset 0
      (reg/v:DF 22 xmm1 [orig:78 minEl.208 ] [78])
  name: minEl
    offset 0
      (reg/v:DF 21 xmm0 [orig:63 minEl ] [63])
  name: minIdx
    offset 0
      (reg:DI 37 r8 [orig:62 minIdx ] [62])
  name: i
    offset 0
      (reg:DI 2 cx [orig:77 i ] [77])


61 basic blocks, 88 edges.

Basic block 0 prev -1, next 1, loop_depth 0, count 0, freq 1111, maybe hot.
Predecessors:  ENTRY [100.0%]  (fallthru)
Successors:  28 [10.0%]  (can_fallthru) 1 [90.0%]  (fallthru,can_fallthru)
Registers live at start: 4 [si] 5 [di] 7 [sp]
Registers live at end: 4 [si] 5 [di] 7 [sp] 21 [xmm0] 37 [r8]

Basic block 1 prev 0, next 2, loop_depth 0, count 0, freq 1000, maybe hot.
Predecessors:  0 [90.0%]  (fallthru,can_fallthru)
Successors:  2 [87.5%]  (fallthru,can_fallthru) 44 [12.5%]  (can_fallthru)
Registers live at start: 4 [si] 5 [di] 7 [sp] 21 [xmm0]
Registers live at end: 0 [ax] 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 37 [r8]

Basic block 2 prev 1, next 3, loop_depth 0, count 0, freq 1000, maybe hot.
Predecessors:  1 [87.5%]  (fallthru,can_fallthru)
Successors:  57 [44.4%]  (can_fallthru) 3 [55.6%]  (fallthru,can_fallthru)
Registers live at start: 0 [ax] 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 37 [r8]
Registers live at end: 0 [ax] 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 22 [xmm1] 37 [r8]
Invalid sum of incoming frequencies 875, should be 1000

Basic block 3 prev 2, next 4, loop_depth 0, count 0, freq 500, maybe hot.
Predecessors:  2 [55.6%]  (fallthru,can_fallthru)
Successors:  4 [100.0%]  (fallthru,can_fallthru)
Registers live at start: 0 [ax] 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]
Registers live at end: 0 [ax] 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 37 [r8]

Basic block 4 prev 3, next 5, loop_depth 0, count 0, freq 900, maybe hot.
Predecessors:  3 [100.0%]  (fallthru,can_fallthru) 57 [100.0%] 
Successors:  5 [85.7%]  (fallthru,can_fallthru) 44 [14.3%]  (can_fallthru)
Registers live at start: 0 [ax] 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 37 [r8]
Registers live at end: 0 [ax] 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 37 [r8]

Basic block 5 prev 4, next 6, loop_depth 0, count 0, freq 720, maybe hot.
Predecessors:  4 [85.7%]  (fallthru,can_fallthru)
Successors:  6 [83.3%]  (fallthru,can_fallthru) 25 [16.7%]  (can_fallthru)
Registers live at start: 0 [ax] 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 37 [r8]
Registers live at end: 0 [ax] 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 37 [r8]

Basic block 6 prev 5, next 7, loop_depth 0, count 0, freq 675, maybe hot.
Predecessors:  5 [83.3%]  (fallthru,can_fallthru)
Successors:  7 [80.0%]  (fallthru,can_fallthru) 22 [20.0%]  (can_fallthru)
Registers live at start: 0 [ax] 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 37 [r8]
Registers live at end: 0 [ax] 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 37 [r8]

Basic block 7 prev 6, next 8, loop_depth 0, count 0, freq 600, maybe hot.
Predecessors:  6 [80.0%]  (fallthru,can_fallthru)
Successors:  8 [75.0%]  (fallthru,can_fallthru) 19 [25.0%]  (can_fallthru)
Registers live at start: 0 [ax] 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 37 [r8]
Registers live at end: 0 [ax] 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 37 [r8]

Basic block 8 prev 7, next 9, loop_depth 0, count 0, freq 450, maybe hot.
Predecessors:  7 [75.0%]  (fallthru,can_fallthru)
Successors:  9 [66.7%]  (fallthru,can_fallthru) 16 [33.3%]  (can_fallthru)
Registers live at start: 0 [ax] 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 37 [r8]
Registers live at end: 0 [ax] 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 37 [r8]

Basic block 9 prev 8, next 10, loop_depth 0, count 0, freq 900, maybe hot.
Predecessors:  8 [66.7%]  (fallthru,can_fallthru)
Successors:  10 [50.0%]  (fallthru,can_fallthru) 13 [50.0%]  (can_fallthru)
Registers live at start: 0 [ax] 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 37 [r8]
Registers live at end: 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 37 [r8]
Invalid sum of incoming frequencies 300, should be 900

Basic block 10 prev 9, next 11, loop_depth 0, count 0, freq 1000, maybe hot.
Predecessors:  9 [50.0%]  (fallthru,can_fallthru)
Successors:  56 [44.4%]  (can_fallthru) 11 [55.6%]  (fallthru,can_fallthru)
Registers live at start: 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 37 [r8]
Registers live at end: 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 22 [xmm1] 37 [r8]
Invalid sum of incoming frequencies 450, should be 1000

Basic block 11 prev 10, next 12, loop_depth 0, count 0, freq 500, maybe hot.
Predecessors:  10 [55.6%]  (fallthru,can_fallthru)
Successors:  12 [100.0%]  (fallthru,can_fallthru)
Registers live at start: 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]
Registers live at end: 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 37 [r8]

Basic block 12 prev 11, next 13, loop_depth 0, count 0, freq 900, maybe hot.
Predecessors:  11 [100.0%]  (fallthru,can_fallthru) 56 [100.0%] 
Successors:  13 [100.0%]  (fallthru,can_fallthru)
Registers live at start: 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 37 [r8]
Registers live at end: 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 37 [r8]

Basic block 13 prev 12, next 14, loop_depth 0, count 0, freq 1000, maybe hot.
Predecessors:  12 [100.0%]  (fallthru,can_fallthru) 9 [50.0%]  (can_fallthru)
Successors:  55 [44.4%]  (can_fallthru) 14 [55.6%]  (fallthru,can_fallthru)
Registers live at start: 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 37 [r8]
Registers live at end: 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 22 [xmm1] 37 [r8]
Invalid sum of incoming frequencies 1350, should be 1000

Basic block 14 prev 13, next 15, loop_depth 0, count 0, freq 500, maybe hot.
Predecessors:  13 [55.6%]  (fallthru,can_fallthru)
Successors:  15 [100.0%]  (fallthru,can_fallthru)
Registers live at start: 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]
Registers live at end: 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 37 [r8]

Basic block 15 prev 14, next 16, loop_depth 0, count 0, freq 900, maybe hot.
Predecessors:  14 [100.0%]  (fallthru,can_fallthru) 55 [100.0%] 
Successors:  16 [100.0%]  (fallthru,can_fallthru)
Registers live at start: 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 37 [r8]
Registers live at end: 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 37 [r8]

Basic block 16 prev 15, next 17, loop_depth 0, count 0, freq 1000, maybe hot.
Predecessors:  15 [100.0%]  (fallthru,can_fallthru) 8 [33.3%]  (can_fallthru)
Successors:  54 [44.4%]  (can_fallthru) 17 [55.6%]  (fallthru,can_fallthru)
Registers live at start: 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 37 [r8]
Registers live at end: 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 22 [xmm1] 37 [r8]

Basic block 17 prev 16, next 18, loop_depth 0, count 0, freq 500, maybe hot.
Predecessors:  16 [55.6%]  (fallthru,can_fallthru)
Successors:  18 [100.0%]  (fallthru,can_fallthru)
Registers live at start: 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]
Registers live at end: 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 37 [r8]

Basic block 18 prev 17, next 19, loop_depth 0, count 0, freq 900, maybe hot.
Predecessors:  17 [100.0%]  (fallthru,can_fallthru) 54 [100.0%] 
Successors:  19 [100.0%]  (fallthru,can_fallthru)
Registers live at start: 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 37 [r8]
Registers live at end: 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 37 [r8]

Basic block 19 prev 18, next 20, loop_depth 0, count 0, freq 1000, maybe hot.
Predecessors:  18 [100.0%]  (fallthru,can_fallthru) 7 [25.0%]  (can_fallthru)
Successors:  60 [44.4%]  (can_fallthru) 20 [55.6%]  (fallthru,can_fallthru)
Registers live at start: 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 37 [r8]
Registers live at end: 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 22 [xmm1] 37 [r8]

Basic block 20 prev 19, next 21, loop_depth 0, count 0, freq 500, maybe hot.
Predecessors:  19 [55.6%]  (fallthru,can_fallthru)
Successors:  21 [100.0%]  (fallthru,can_fallthru)
Registers live at start: 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]
Registers live at end: 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 37 [r8]

Basic block 21 prev 20, next 22, loop_depth 0, count 0, freq 900, maybe hot.
Predecessors:  20 [100.0%]  (fallthru,can_fallthru) 60 [100.0%] 
Successors:  22 [100.0%]  (fallthru,can_fallthru)
Registers live at start: 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 37 [r8]
Registers live at end: 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 37 [r8]

Basic block 22 prev 21, next 23, loop_depth 0, count 0, freq 1000, maybe hot.
Predecessors:  21 [100.0%]  (fallthru,can_fallthru) 6 [20.0%]  (can_fallthru)
Successors:  59 [44.4%]  (can_fallthru) 23 [55.6%]  (fallthru,can_fallthru)
Registers live at start: 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 37 [r8]
Registers live at end: 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 22 [xmm1] 37 [r8]

Basic block 23 prev 22, next 24, loop_depth 0, count 0, freq 500, maybe hot.
Predecessors:  22 [55.6%]  (fallthru,can_fallthru)
Successors:  24 [100.0%]  (fallthru,can_fallthru)
Registers live at start: 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]
Registers live at end: 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 37 [r8]

Basic block 24 prev 23, next 25, loop_depth 0, count 0, freq 900, maybe hot.
Predecessors:  23 [100.0%]  (fallthru,can_fallthru) 59 [100.0%] 
Successors:  25 [100.0%]  (fallthru,can_fallthru)
Registers live at start: 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 37 [r8]
Registers live at end: 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 37 [r8]

Basic block 25 prev 24, next 26, loop_depth 0, count 0, freq 1000, maybe hot.
Predecessors:  24 [100.0%]  (fallthru,can_fallthru) 5 [16.7%]  (can_fallthru)
Successors:  58 [44.4%]  (can_fallthru) 26 [55.6%]  (fallthru,can_fallthru)
Registers live at start: 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 37 [r8]
Registers live at end: 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 22 [xmm1] 37 [r8]

Basic block 26 prev 25, next 27, loop_depth 0, count 0, freq 500, maybe hot.
Predecessors:  25 [55.6%]  (fallthru,can_fallthru)
Successors:  27 [100.0%]  (fallthru,can_fallthru)
Registers live at start: 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]
Registers live at end: 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 37 [r8]

Basic block 27 prev 26, next 28, loop_depth 1, count 0, freq 900, maybe hot.
Predecessors:  26 [100.0%]  (fallthru,can_fallthru) 58 [100.0%] 
Successors:  45 [90.0%]  (can_fallthru) 28 [10.0%]  (fallthru,can_fallthru,loop_exit)
Registers live at start: 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 37 [r8]
Registers live at end: 0 [ax] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 37 [r8]

Basic block 28 prev 27, next 29, loop_depth 0, count 0, freq 1111, maybe hot.
Predecessors:  0 [10.0%]  (can_fallthru) 44 [10.0%]  (can_fallthru,loop_exit) 27 [10.0%]  (fallthru,can_fallthru,loop_exit)
Successors:  EXIT [100.0%] 
Registers live at start: 7 [sp] 37 [r8]
Registers live at end: 0 [ax] 7 [sp]
Invalid sum of incoming frequencies 248, should be 1111

Basic block 29 prev 28, next 30, loop_depth 1, count 0, freq 685, maybe hot.
Predecessors:  45 [55.6%]  (can_fallthru)
Successors:  30 [100.0%]  (fallthru,can_fallthru)
Registers live at start: 0 [ax] 4 [si] 5 [di] 7 [sp] 22 [xmm1]
Registers live at end: 0 [ax] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 37 [r8]

Basic block 30 prev 29, next 31, loop_depth 1, count 0, freq 1233, maybe hot.
Predecessors:  29 [100.0%]  (fallthru,can_fallthru) 46 [100.0%] 
Successors:  53 [44.4%]  (can_fallthru) 31 [55.6%]  (fallthru,can_fallthru)
Registers live at start: 0 [ax] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 37 [r8]
Registers live at end: 0 [ax] 1 [dx] 2 [cx] 4 [si] 7 [sp] 21 [xmm0] 22 [xmm1] 37 [r8]

Basic block 31 prev 30, next 32, loop_depth 1, count 0, freq 617, maybe hot.
Predecessors:  30 [55.6%]  (fallthru,can_fallthru)
Successors:  32 [100.0%]  (fallthru,can_fallthru)
Registers live at start: 0 [ax] 1 [dx] 2 [cx] 4 [si] 7 [sp] 21 [xmm0]
Registers live at end: 0 [ax] 1 [dx] 4 [si] 7 [sp] 21 [xmm0] 37 [r8]

Basic block 32 prev 31, next 33, loop_depth 1, count 0, freq 1110, maybe hot.
Predecessors:  31 [100.0%]  (fallthru,can_fallthru) 53 [100.0%] 
Successors:  52 [44.4%]  (can_fallthru) 33 [55.6%]  (fallthru,can_fallthru)
Registers live at start: 0 [ax] 1 [dx] 4 [si] 7 [sp] 21 [xmm0] 37 [r8]
Registers live at end: 0 [ax] 1 [dx] 2 [cx] 4 [si] 7 [sp] 21 [xmm0] 22 [xmm1] 37 [r8]

Basic block 33 prev 32, next 34, loop_depth 1, count 0, freq 617, maybe hot.
Predecessors:  32 [55.6%]  (fallthru,can_fallthru)
Successors:  34 [100.0%]  (fallthru,can_fallthru)
Registers live at start: 0 [ax] 1 [dx] 2 [cx] 4 [si] 7 [sp] 22 [xmm1]
Registers live at end: 0 [ax] 1 [dx] 4 [si] 7 [sp] 22 [xmm1] 37 [r8]

Basic block 34 prev 33, next 35, loop_depth 1, count 0, freq 1110, maybe hot.
Predecessors:  33 [100.0%]  (fallthru,can_fallthru) 52 [100.0%] 
Successors:  51 [44.4%]  (can_fallthru) 35 [55.6%]  (fallthru,can_fallthru)
Registers live at start: 0 [ax] 1 [dx] 4 [si] 7 [sp] 22 [xmm1] 37 [r8]
Registers live at end: 0 [ax] 1 [dx] 2 [cx] 4 [si] 7 [sp] 21 [xmm0] 22 [xmm1] 37 [r8]

Basic block 35 prev 34, next 36, loop_depth 1, count 0, freq 617, maybe hot.
Predecessors:  34 [55.6%]  (fallthru,can_fallthru)
Successors:  36 [100.0%]  (fallthru,can_fallthru)
Registers live at start: 0 [ax] 1 [dx] 2 [cx] 4 [si] 7 [sp] 21 [xmm0]
Registers live at end: 0 [ax] 1 [dx] 4 [si] 7 [sp] 21 [xmm0] 37 [r8]

Basic block 36 prev 35, next 37, loop_depth 1, count 0, freq 1110, maybe hot.
Predecessors:  35 [100.0%]  (fallthru,can_fallthru) 51 [100.0%] 
Successors:  50 [44.4%]  (can_fallthru) 37 [55.6%]  (fallthru,can_fallthru)
Registers live at start: 0 [ax] 1 [dx] 4 [si] 7 [sp] 21 [xmm0] 37 [r8]
Registers live at end: 0 [ax] 1 [dx] 2 [cx] 4 [si] 7 [sp] 21 [xmm0] 22 [xmm1] 37 [r8]

Basic block 37 prev 36, next 38, loop_depth 1, count 0, freq 617, maybe hot.
Predecessors:  36 [55.6%]  (fallthru,can_fallthru)
Successors:  38 [100.0%]  (fallthru,can_fallthru)
Registers live at start: 0 [ax] 1 [dx] 2 [cx] 4 [si] 7 [sp] 22 [xmm1]
Registers live at end: 0 [ax] 1 [dx] 4 [si] 7 [sp] 22 [xmm1] 37 [r8]

Basic block 38 prev 37, next 39, loop_depth 1, count 0, freq 1110, maybe hot.
Predecessors:  37 [100.0%]  (fallthru,can_fallthru) 50 [100.0%] 
Successors:  49 [44.4%]  (can_fallthru) 39 [55.6%]  (fallthru,can_fallthru)
Registers live at start: 0 [ax] 1 [dx] 4 [si] 7 [sp] 22 [xmm1] 37 [r8]
Registers live at end: 0 [ax] 1 [dx] 2 [cx] 4 [si] 7 [sp] 21 [xmm0] 22 [xmm1] 37 [r8]

Basic block 39 prev 38, next 40, loop_depth 1, count 0, freq 617, maybe hot.
Predecessors:  38 [55.6%]  (fallthru,can_fallthru)
Successors:  40 [100.0%]  (fallthru,can_fallthru)
Registers live at start: 0 [ax] 1 [dx] 2 [cx] 4 [si] 7 [sp] 21 [xmm0]
Registers live at end: 0 [ax] 1 [dx] 4 [si] 7 [sp] 21 [xmm0] 37 [r8]

Basic block 40 prev 39, next 41, loop_depth 1, count 0, freq 1110, maybe hot.
Predecessors:  39 [100.0%]  (fallthru,can_fallthru) 49 [100.0%] 
Successors:  47 [44.4%]  (can_fallthru) 41 [55.6%]  (fallthru,can_fallthru)
Registers live at start: 0 [ax] 1 [dx] 4 [si] 7 [sp] 21 [xmm0] 37 [r8]
Registers live at end: 0 [ax] 1 [dx] 2 [cx] 4 [si] 7 [sp] 21 [xmm0] 22 [xmm1] 37 [r8]

Basic block 41 prev 40, next 42, loop_depth 1, count 0, freq 617, maybe hot.
Predecessors:  40 [55.6%]  (fallthru,can_fallthru)
Successors:  48 [44.4%]  (can_fallthru) 42 [55.6%]  (fallthru,can_fallthru)
Registers live at start: 0 [ax] 1 [dx] 2 [cx] 4 [si] 7 [sp] 22 [xmm1]
Registers live at end: 1 [dx] 2 [cx] 4 [si] 7 [sp] 21 [xmm0] 22 [xmm1] 37 [r8]

Basic block 42 prev 41, next 43, loop_depth 1, count 0, freq 617, maybe hot.
Predecessors:  41 [55.6%]  (fallthru,can_fallthru) 47 [55.6%]  (can_fallthru)
Successors:  43 [100.0%]  (fallthru,can_fallthru)
Registers live at start: 1 [dx] 2 [cx] 4 [si] 7 [sp] 21 [xmm0]
Registers live at end: 1 [dx] 2 [cx] 4 [si] 7 [sp] 21 [xmm0] 37 [r8]

Basic block 43 prev 42, next 44, loop_depth 1, count 0, freq 1110, maybe hot.
Predecessors:  42 [100.0%]  (fallthru,can_fallthru) 48 [100.0%] 
Successors:  44 [100.0%]  (fallthru,can_fallthru)
Registers live at start: 1 [dx] 2 [cx] 4 [si] 7 [sp] 21 [xmm0] 37 [r8]
Registers live at end: 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 37 [r8]

Basic block 44 prev 43, next 45, loop_depth 1, count 0, freq 470, maybe hot.
Predecessors:  4 [14.3%]  (can_fallthru) 43 [100.0%]  (fallthru,can_fallthru) 1 [12.5%]  (can_fallthru)
Successors:  45 [90.0%]  (fallthru,dfs_back,can_fallthru) 28 [10.0%]  (can_fallthru,loop_exit)
Registers live at start: 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 37 [r8]
Registers live at end: 0 [ax] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 37 [r8]
Invalid sum of incoming frequencies 1364, should be 470

Basic block 45 prev 44, next 46, loop_depth 1, count 0, freq 1233, maybe hot.
Predecessors:  44 [90.0%]  (fallthru,dfs_back,can_fallthru) 27 [90.0%]  (can_fallthru)
Successors:  46 [44.4%]  (fallthru,can_fallthru) 29 [55.6%]  (can_fallthru)
Registers live at start: 0 [ax] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 37 [r8]
Registers live at end: 0 [ax] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 22 [xmm1] 37 [r8]

Basic block 46 prev 45, next 47, loop_depth 1, count 0, freq 548, maybe hot.
Predecessors:  45 [44.4%]  (fallthru,can_fallthru)
Successors:  30 [100.0%] 
Registers live at start: 0 [ax] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 37 [r8]
Registers live at end: 0 [ax] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 37 [r8]

Basic block 47 prev 46, next 48, loop_depth 1, count 0, freq 493, maybe hot.
Predecessors:  40 [44.4%]  (can_fallthru)
Successors:  48 [44.4%]  (fallthru,can_fallthru) 42 [55.6%]  (can_fallthru)
Registers live at start: 0 [ax] 1 [dx] 4 [si] 7 [sp] 21 [xmm0] 37 [r8]
Registers live at end: 1 [dx] 2 [cx] 4 [si] 7 [sp] 21 [xmm0] 22 [xmm1] 37 [r8]

Basic block 48 prev 47, next 49, loop_depth 1, count 0, freq 493, maybe hot.
Predecessors:  41 [44.4%]  (can_fallthru) 47 [44.4%]  (fallthru,can_fallthru)
Successors:  43 [100.0%] 
Registers live at start: 1 [dx] 2 [cx] 4 [si] 7 [sp] 22 [xmm1] 37 [r8]
Registers live at end: 1 [dx] 2 [cx] 4 [si] 7 [sp] 21 [xmm0] 37 [r8]

Basic block 49 prev 48, next 50, loop_depth 1, count 0, freq 493, maybe hot.
Predecessors:  38 [44.4%]  (can_fallthru)
Successors:  40 [100.0%] 
Registers live at start: 0 [ax] 1 [dx] 4 [si] 7 [sp] 22 [xmm1] 37 [r8]
Registers live at end: 0 [ax] 1 [dx] 4 [si] 7 [sp] 21 [xmm0] 37 [r8]

Basic block 50 prev 49, next 51, loop_depth 1, count 0, freq 493, maybe hot.
Predecessors:  36 [44.4%]  (can_fallthru)
Successors:  38 [100.0%] 
Registers live at start: 0 [ax] 1 [dx] 4 [si] 7 [sp] 21 [xmm0] 37 [r8]
Registers live at end: 0 [ax] 1 [dx] 4 [si] 7 [sp] 22 [xmm1] 37 [r8]

Basic block 51 prev 50, next 52, loop_depth 1, count 0, freq 493, maybe hot.
Predecessors:  34 [44.4%]  (can_fallthru)
Successors:  36 [100.0%] 
Registers live at start: 0 [ax] 1 [dx] 4 [si] 7 [sp] 22 [xmm1] 37 [r8]
Registers live at end: 0 [ax] 1 [dx] 4 [si] 7 [sp] 21 [xmm0] 37 [r8]

Basic block 52 prev 51, next 53, loop_depth 1, count 0, freq 493, maybe hot.
Predecessors:  32 [44.4%]  (can_fallthru)
Successors:  34 [100.0%] 
Registers live at start: 0 [ax] 1 [dx] 4 [si] 7 [sp] 21 [xmm0] 37 [r8]
Registers live at end: 0 [ax] 1 [dx] 4 [si] 7 [sp] 22 [xmm1] 37 [r8]

Basic block 53 prev 52, next 54, loop_depth 1, count 0, freq 493, maybe hot.
Predecessors:  30 [44.4%]  (can_fallthru)
Successors:  32 [100.0%] 
Registers live at start: 0 [ax] 1 [dx] 4 [si] 7 [sp] 22 [xmm1] 37 [r8]
Registers live at end: 0 [ax] 1 [dx] 4 [si] 7 [sp] 21 [xmm0] 37 [r8]

Basic block 54 prev 53, next 55, loop_depth 0, count 0, freq 400, maybe hot.
Predecessors:  16 [44.4%]  (can_fallthru)
Successors:  18 [100.0%] 
Registers live at start: 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 37 [r8]
Registers live at end: 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 37 [r8]

Basic block 55 prev 54, next 56, loop_depth 0, count 0, freq 400, maybe hot.
Predecessors:  13 [44.4%]  (can_fallthru)
Successors:  15 [100.0%] 
Registers live at start: 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 37 [r8]
Registers live at end: 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 37 [r8]

Basic block 56 prev 55, next 57, loop_depth 0, count 0, freq 400, maybe hot.
Predecessors:  10 [44.4%]  (can_fallthru)
Successors:  12 [100.0%] 
Registers live at start: 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 37 [r8]
Registers live at end: 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 37 [r8]

Basic block 57 prev 56, next 58, loop_depth 0, count 0, freq 400, maybe hot.
Predecessors:  2 [44.4%]  (can_fallthru)
Successors:  4 [100.0%] 
Registers live at start: 0 [ax] 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 37 [r8]
Registers live at end: 0 [ax] 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 37 [r8]

Basic block 58 prev 57, next 59, loop_depth 0, count 0, freq 400, maybe hot.
Predecessors:  25 [44.4%]  (can_fallthru)
Successors:  27 [100.0%] 
Registers live at start: 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 37 [r8]
Registers live at end: 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 37 [r8]

Basic block 59 prev 58, next 60, loop_depth 0, count 0, freq 400, maybe hot.
Predecessors:  22 [44.4%]  (can_fallthru)
Successors:  24 [100.0%] 
Registers live at start: 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 37 [r8]
Registers live at end: 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 37 [r8]

Basic block 60 prev 59, next -2, loop_depth 0, count 0, freq 400, maybe hot.
Predecessors:  19 [44.4%]  (can_fallthru)
Successors:  21 [100.0%] 
Registers live at start: 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 37 [r8]
Registers live at end: 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 37 [r8]

(note:HI 1 0 694 ("./CStatUtilities.c") 144)

(note 694 1 695 0 ( x (expr_list:REG_DEP_TRUE (reg:DI 5 di [ x ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 695 694 8 0 ( n (expr_list:REG_DEP_TRUE (reg:SI 4 si [ n ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 0, registers live: 4 [si] 5 [di] 7 [sp]
(note:HI 8 695 596 0 [bb 0] NOTE_INSN_BASIC_BLOCK)

(note 596 8 6 0 NOTE_INSN_PROLOGUE_END)

(note:HI 6 596 10 0 NOTE_INSN_FUNCTION_BEG)

(note:HI 10 6 12 0 NOTE_INSN_DELETED)

(note:HI 12 10 602 0 ("./CStatUtilities.c") 149)

(insn:TI 602 12 696 0 ./CStatUtilities.c:149 (parallel [
            (set (reg:DI 37 r8 [orig:62 minIdx ] [62])
                (const_int 0 [0x0]))
            (clobber (reg:CC 17 flags))
        ]) 78 {*movdi_xor_rex64} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(note 696 602 13 0 ( minIdx (expr_list:REG_DEP_TRUE (reg:DI 37 r8 [orig:62 minIdx ] [62])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn 13 696 664 0 ./CStatUtilities.c:149 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 4 si [orig:66 n ] [66])
            (const_int 0 [0x0]))) 3 {*cmpsi_ccno_1} (insn_list:REG_DEP_OUTPUT 602 (nil))
    (nil))

(note 664 13 11 0 ("./CStatUtilities.c") 145)

(insn:TI 11 664 697 0 ./CStatUtilities.c:145 (set (reg/v:DF 21 xmm0 [orig:63 minEl ] [63])
        (mem:DF (reg/v/f:DI 5 di [orig:65 x ] [65]) [6 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(note 697 11 665 0 ( minEl (expr_list:REG_DEP_TRUE (reg/v:DF 21 xmm0 [orig:63 minEl ] [63])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 665 697 14 0 ("./CStatUtilities.c") 149)

(jump_insn 14 665 53 0 ./CStatUtilities.c:149 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 47)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 11 (insn_list:REG_DEP_ANTI 602 (insn_list:REG_DEP_TRUE 13 (nil))))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 1000 [0x3e8])
            (nil))))
;; End of basic block 0, registers live:
 4 [si] 5 [di] 7 [sp] 21 [xmm0] 37 [r8]

;; Start of basic block 1, registers live: 4 [si] 5 [di] 7 [sp] 21 [xmm0]
(note:HI 53 14 80 1 [bb 1] NOTE_INSN_BASIC_BLOCK)

(note:HI 80 53 82 1 NOTE_INSN_DELETED)

(note:HI 82 80 594 1 NOTE_INSN_DELETED)

(insn:TI 594 82 601 1 (set (reg:SI 0 ax [68])
        (subreg:SI (plus:DI (reg:DI 4 si [orig:66 n ] [66])
                (const_int -1 [0xffffffffffffffff])) 0)) 194 {*lea_1_rex64} (nil)
    (nil))

(insn 601 594 600 1 ./CStatUtilities.c:149 (parallel [
            (set (reg:DI 37 r8 [orig:62 minIdx ] [62])
                (const_int 0 [0x0]))
            (clobber (reg:CC 17 flags))
        ]) 78 {*movdi_xor_rex64} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 600 601 698 1 ./CStatUtilities.c:149 (parallel [
            (set (reg:DI 2 cx [orig:77 i ] [77])
                (const_int 0 [0x0]))
            (clobber (reg:CC 17 flags))
        ]) 78 {*movdi_xor_rex64} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(note 698 600 299 1 ( i (expr_list:REG_DEP_TRUE (reg:DI 2 cx [orig:77 i ] [77])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn:TI 299 698 300 1 (parallel [
            (set (reg:CCZ 17 flags)
                (compare:CCZ (and:SI (reg:SI 0 ax [68])
                        (const_int 7 [0x7]))
                    (const_int 0 [0x0])))
            (set (reg:SI 0 ax [70])
                (and:SI (reg:SI 0 ax [68])
                    (const_int 7 [0x7])))
        ]) 301 {*andsi_2} (insn_list:REG_DEP_OUTPUT 601 (insn_list:REG_DEP_OUTPUT 600 (insn_list:REG_DEP_TRUE 594 (nil))))
    (nil))

(jump_insn:TI 300 299 89 1 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 41)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 601 (insn_list:REG_DEP_ANTI 600 (insn_list:REG_DEP_ANTI 594 (insn_list:REG_DEP_TRUE 299 (nil)))))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 1250 [0x4e2])
            (nil))))
;; End of basic block 1, registers live:
 0 [ax] 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 37 [r8]

;; Start of basic block 2, registers live: 0 [ax] 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 37 [r8]
(note:HI 89 300 93 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn:TI 93 89 699 2 ./CStatUtilities.c:151 (set (reg/v:DF 22 xmm1 [orig:78 minEl.208 ] [78])
        (mem:DF (plus:DI (reg/f:DI 5 di [orig:60 ivtmp.207 ] [60])
                (const_int 8 [0x8])) [6 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(note 699 93 700 2 ( x (nil)) NOTE_INSN_VAR_LOCATION)

(note 700 699 86 2 ( minEl.208 (expr_list:REG_DEP_TRUE (reg/v:DF 22 xmm1 [orig:78 minEl.208 ] [78])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn 86 700 94 2 ./CStatUtilities.c:149 (parallel [
            (set (reg/v:SI 2 cx [orig:77 i ] [77])
                (plus:SI (reg/v:SI 2 cx [orig:77 i ] [77])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 94 86 95 2 ./CStatUtilities.c:151 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg/v:DF 21 xmm0 [orig:63 minEl ] [63])
            (reg/v:DF 22 xmm1 [orig:78 minEl.208 ] [78]))) 31 {*cmpfp_iu_sse} (insn_list:REG_DEP_OUTPUT 86 (insn_list:REG_DEP_TRUE 93 (nil)))
    (nil))

(jump_insn 95 94 103 2 ./CStatUtilities.c:151 (set (pc)
        (if_then_else (unle (reg:CCFPU 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 620)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 86 (insn_list:REG_DEP_ANTI 93 (insn_list:REG_DEP_TRUE 94 (nil))))
    (expr_list:REG_DEAD (reg:CCFPU 17 flags)
        (expr_list:REG_BR_PROB (const_int 4444 [0x115c])
            (nil))))
;; End of basic block 2, registers live:
 0 [ax] 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 22 [xmm1] 37 [r8]

;; Start of basic block 3, registers live: 0 [ax] 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]
(note:HI 103 95 102 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn:TI 102 103 514 3 ./CStatUtilities.c:151 (set (reg/v:SI 37 r8 [orig:62 minIdx ] [62])
        (reg/v:SI 2 cx [orig:77 i ] [77])) 40 {*movsi_1} (nil)
    (nil))
;; End of basic block 3, registers live:
 0 [ax] 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 37 [r8]

;; Start of basic block 4, registers live: 0 [ax] 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 37 [r8]
(code_label:HI 514 102 107 4 242 "" [1 uses])

(note:HI 107 514 105 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn:TI 105 107 294 4 ./CStatUtilities.c:151 (parallel [
            (set (reg/f:DI 5 di [orig:60 ivtmp.207 ] [60])
                (plus:DI (reg/f:DI 5 di [orig:60 ivtmp.207 ] [60])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 294 105 106 4 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [70])
            (const_int 1 [0x1]))) 5 {*cmpsi_1_insn} (insn_list:REG_DEP_OUTPUT 105 (nil))
    (nil))

(insn:TI 106 294 295 4 ./CStatUtilities.c:151 (set (reg/v:DF 21 xmm0 [orig:63 minEl ] [63])
        (reg/v:DF 22 xmm1 [orig:78 minEl.208 ] [78])) 94 {*movdf_integer} (nil)
    (expr_list:REG_DEAD (reg/v:DF 22 xmm1 [orig:78 minEl.208 ] [78])
        (nil)))

(jump_insn 295 106 265 4 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 41)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 105 (insn_list:REG_DEP_ANTI 106 (insn_list:REG_DEP_TRUE 294 (nil))))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 1428 [0x594])
            (nil))))
;; End of basic block 4, registers live:
 0 [ax] 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 37 [r8]

;; Start of basic block 5, registers live: 0 [ax] 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 37 [r8]
(note:HI 265 295 263 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn:TI 263 265 264 5 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [70])
            (const_int 2 [0x2]))) 5 {*cmpsi_1_insn} (nil)
    (nil))

(jump_insn:TI 264 263 234 5 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 575)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 263 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 1666 [0x682])
            (nil))))
;; End of basic block 5, registers live:
 0 [ax] 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 37 [r8]

;; Start of basic block 6, registers live: 0 [ax] 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 37 [r8]
(note:HI 234 264 232 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn:TI 232 234 233 6 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [70])
            (const_int 3 [0x3]))) 5 {*cmpsi_1_insn} (nil)
    (nil))

(jump_insn:TI 233 232 203 6 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 576)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 232 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 2000 [0x7d0])
            (nil))))
;; End of basic block 6, registers live:
 0 [ax] 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 37 [r8]

;; Start of basic block 7, registers live: 0 [ax] 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 37 [r8]
(note:HI 203 233 201 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn:TI 201 203 202 7 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [70])
            (const_int 4 [0x4]))) 5 {*cmpsi_1_insn} (nil)
    (nil))

(jump_insn:TI 202 201 172 7 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 577)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 201 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 2500 [0x9c4])
            (nil))))
;; End of basic block 7, registers live:
 0 [ax] 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 37 [r8]

;; Start of basic block 8, registers live: 0 [ax] 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 37 [r8]
(note:HI 172 202 170 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn:TI 170 172 171 8 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [70])
            (const_int 5 [0x5]))) 5 {*cmpsi_1_insn} (nil)
    (nil))

(jump_insn:TI 171 170 141 8 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 578)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 170 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 3333 [0xd05])
            (nil))))
;; End of basic block 8, registers live:
 0 [ax] 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 37 [r8]

;; Start of basic block 9, registers live: 0 [ax] 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 37 [r8]
(note:HI 141 171 139 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn:TI 139 141 140 9 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [70])
            (const_int 6 [0x6]))) 5 {*cmpsi_1_insn} (nil)
    (expr_list:REG_DEAD (reg:SI 0 ax [70])
        (nil)))

(jump_insn:TI 140 139 116 9 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 579)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 139 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 9, registers live:
 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 37 [r8]

;; Start of basic block 10, registers live: 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 37 [r8]
(note:HI 116 140 120 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn:TI 120 116 113 10 ./CStatUtilities.c:151 (set (reg/v:DF 22 xmm1 [orig:79 minEl.208 ] [79])
        (mem:DF (plus:DI (reg/f:DI 5 di [orig:60 ivtmp.207 ] [60])
                (const_int 8 [0x8])) [6 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn 113 120 121 10 ./CStatUtilities.c:149 (parallel [
            (set (reg/v:SI 2 cx [orig:77 i ] [77])
                (plus:SI (reg/v:SI 2 cx [orig:77 i ] [77])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 121 113 122 10 ./CStatUtilities.c:151 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg/v:DF 21 xmm0 [orig:63 minEl ] [63])
            (reg/v:DF 22 xmm1 [orig:79 minEl.208 ] [79]))) 31 {*cmpfp_iu_sse} (insn_list:REG_DEP_OUTPUT 113 (insn_list:REG_DEP_TRUE 120 (nil)))
    (nil))

(jump_insn 122 121 130 10 ./CStatUtilities.c:151 (set (pc)
        (if_then_else (unle (reg:CCFPU 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 621)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 113 (insn_list:REG_DEP_ANTI 120 (insn_list:REG_DEP_TRUE 121 (nil))))
    (expr_list:REG_DEAD (reg:CCFPU 17 flags)
        (expr_list:REG_BR_PROB (const_int 4444 [0x115c])
            (nil))))
;; End of basic block 10, registers live:
 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 22 [xmm1] 37 [r8]

;; Start of basic block 11, registers live: 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]
(note:HI 130 122 129 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(insn:TI 129 130 518 11 ./CStatUtilities.c:151 (set (reg/v:SI 37 r8 [orig:62 minIdx ] [62])
        (reg/v:SI 2 cx [orig:77 i ] [77])) 40 {*movsi_1} (nil)
    (nil))
;; End of basic block 11, registers live:
 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 37 [r8]

;; Start of basic block 12, registers live: 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 37 [r8]
(code_label:HI 518 129 134 12 244 "" [1 uses])

(note:HI 134 518 133 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(insn:TI 133 134 132 12 ./CStatUtilities.c:151 (set (reg/v:DF 21 xmm0 [orig:63 minEl ] [63])
        (reg/v:DF 22 xmm1 [orig:79 minEl.208 ] [79])) 94 {*movdf_integer} (nil)
    (expr_list:REG_DEAD (reg/v:DF 22 xmm1 [orig:79 minEl.208 ] [79])
        (nil)))

(insn 132 133 579 12 ./CStatUtilities.c:151 (parallel [
            (set (reg/f:DI 5 di [orig:60 ivtmp.207 ] [60])
                (plus:DI (reg/f:DI 5 di [orig:60 ivtmp.207 ] [60])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;; End of basic block 12, registers live:
 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 37 [r8]

;; Start of basic block 13, registers live: 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 37 [r8]
(code_label:HI 579 132 147 13 273 "" [1 uses])

(note:HI 147 579 151 13 [bb 13] NOTE_INSN_BASIC_BLOCK)

(insn:TI 151 147 144 13 ./CStatUtilities.c:151 (set (reg/v:DF 22 xmm1 [orig:80 minEl.208 ] [80])
        (mem:DF (plus:DI (reg/f:DI 5 di [orig:60 ivtmp.207 ] [60])
                (const_int 8 [0x8])) [6 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn 144 151 152 13 ./CStatUtilities.c:149 (parallel [
            (set (reg/v:SI 2 cx [orig:77 i ] [77])
                (plus:SI (reg/v:SI 2 cx [orig:77 i ] [77])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 152 144 153 13 ./CStatUtilities.c:151 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg/v:DF 21 xmm0 [orig:63 minEl ] [63])
            (reg/v:DF 22 xmm1 [orig:80 minEl.208 ] [80]))) 31 {*cmpfp_iu_sse} (insn_list:REG_DEP_OUTPUT 144 (insn_list:REG_DEP_TRUE 151 (nil)))
    (nil))

(jump_insn 153 152 161 13 ./CStatUtilities.c:151 (set (pc)
        (if_then_else (unle (reg:CCFPU 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 622)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 144 (insn_list:REG_DEP_ANTI 151 (insn_list:REG_DEP_TRUE 152 (nil))))
    (expr_list:REG_DEAD (reg:CCFPU 17 flags)
        (expr_list:REG_BR_PROB (const_int 4444 [0x115c])
            (nil))))
;; End of basic block 13, registers live:
 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 22 [xmm1] 37 [r8]

;; Start of basic block 14, registers live: 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]
(note:HI 161 153 160 14 [bb 14] NOTE_INSN_BASIC_BLOCK)

(insn:TI 160 161 522 14 ./CStatUtilities.c:151 (set (reg/v:SI 37 r8 [orig:62 minIdx ] [62])
        (reg/v:SI 2 cx [orig:77 i ] [77])) 40 {*movsi_1} (nil)
    (nil))
;; End of basic block 14, registers live:
 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 37 [r8]

;; Start of basic block 15, registers live: 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 37 [r8]
(code_label:HI 522 160 165 15 246 "" [1 uses])

(note:HI 165 522 164 15 [bb 15] NOTE_INSN_BASIC_BLOCK)

(insn:TI 164 165 163 15 ./CStatUtilities.c:151 (set (reg/v:DF 21 xmm0 [orig:63 minEl ] [63])
        (reg/v:DF 22 xmm1 [orig:80 minEl.208 ] [80])) 94 {*movdf_integer} (nil)
    (expr_list:REG_DEAD (reg/v:DF 22 xmm1 [orig:80 minEl.208 ] [80])
        (nil)))

(insn 163 164 578 15 ./CStatUtilities.c:151 (parallel [
            (set (reg/f:DI 5 di [orig:60 ivtmp.207 ] [60])
                (plus:DI (reg/f:DI 5 di [orig:60 ivtmp.207 ] [60])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;; End of basic block 15, registers live:
 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 37 [r8]

;; Start of basic block 16, registers live: 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 37 [r8]
(code_label:HI 578 163 178 16 272 "" [1 uses])

(note:HI 178 578 182 16 [bb 16] NOTE_INSN_BASIC_BLOCK)

(insn:TI 182 178 175 16 ./CStatUtilities.c:151 (set (reg/v:DF 22 xmm1 [orig:81 minEl.208 ] [81])
        (mem:DF (plus:DI (reg/f:DI 5 di [orig:60 ivtmp.207 ] [60])
                (const_int 8 [0x8])) [6 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn 175 182 183 16 ./CStatUtilities.c:149 (parallel [
            (set (reg/v:SI 2 cx [orig:77 i ] [77])
                (plus:SI (reg/v:SI 2 cx [orig:77 i ] [77])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 183 175 184 16 ./CStatUtilities.c:151 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg/v:DF 21 xmm0 [orig:63 minEl ] [63])
            (reg/v:DF 22 xmm1 [orig:81 minEl.208 ] [81]))) 31 {*cmpfp_iu_sse} (insn_list:REG_DEP_OUTPUT 175 (insn_list:REG_DEP_TRUE 182 (nil)))
    (nil))

(jump_insn 184 183 192 16 ./CStatUtilities.c:151 (set (pc)
        (if_then_else (unle (reg:CCFPU 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 623)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 175 (insn_list:REG_DEP_ANTI 182 (insn_list:REG_DEP_TRUE 183 (nil))))
    (expr_list:REG_DEAD (reg:CCFPU 17 flags)
        (expr_list:REG_BR_PROB (const_int 4444 [0x115c])
            (nil))))
;; End of basic block 16, registers live:
 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 22 [xmm1] 37 [r8]

;; Start of basic block 17, registers live: 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]
(note:HI 192 184 191 17 [bb 17] NOTE_INSN_BASIC_BLOCK)

(insn:TI 191 192 526 17 ./CStatUtilities.c:151 (set (reg/v:SI 37 r8 [orig:62 minIdx ] [62])
        (reg/v:SI 2 cx [orig:77 i ] [77])) 40 {*movsi_1} (nil)
    (nil))
;; End of basic block 17, registers live:
 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 37 [r8]

;; Start of basic block 18, registers live: 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 37 [r8]
(code_label:HI 526 191 196 18 248 "" [1 uses])

(note:HI 196 526 195 18 [bb 18] NOTE_INSN_BASIC_BLOCK)

(insn:TI 195 196 194 18 ./CStatUtilities.c:151 (set (reg/v:DF 21 xmm0 [orig:63 minEl ] [63])
        (reg/v:DF 22 xmm1 [orig:81 minEl.208 ] [81])) 94 {*movdf_integer} (nil)
    (expr_list:REG_DEAD (reg/v:DF 22 xmm1 [orig:81 minEl.208 ] [81])
        (nil)))

(insn 194 195 577 18 ./CStatUtilities.c:151 (parallel [
            (set (reg/f:DI 5 di [orig:60 ivtmp.207 ] [60])
                (plus:DI (reg/f:DI 5 di [orig:60 ivtmp.207 ] [60])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;; End of basic block 18, registers live:
 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 37 [r8]

;; Start of basic block 19, registers live: 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 37 [r8]
(code_label:HI 577 194 209 19 271 "" [1 uses])

(note:HI 209 577 213 19 [bb 19] NOTE_INSN_BASIC_BLOCK)

(insn:TI 213 209 206 19 ./CStatUtilities.c:151 (set (reg/v:DF 22 xmm1 [orig:82 minEl.208 ] [82])
        (mem:DF (plus:DI (reg/f:DI 5 di [orig:60 ivtmp.207 ] [60])
                (const_int 8 [0x8])) [6 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn 206 213 214 19 ./CStatUtilities.c:149 (parallel [
            (set (reg/v:SI 2 cx [orig:77 i ] [77])
                (plus:SI (reg/v:SI 2 cx [orig:77 i ] [77])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 214 206 215 19 ./CStatUtilities.c:151 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg/v:DF 21 xmm0 [orig:63 minEl ] [63])
            (reg/v:DF 22 xmm1 [orig:82 minEl.208 ] [82]))) 31 {*cmpfp_iu_sse} (insn_list:REG_DEP_OUTPUT 206 (insn_list:REG_DEP_TRUE 213 (nil)))
    (nil))

(jump_insn 215 214 223 19 ./CStatUtilities.c:151 (set (pc)
        (if_then_else (unle (reg:CCFPU 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 624)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 206 (insn_list:REG_DEP_ANTI 213 (insn_list:REG_DEP_TRUE 214 (nil))))
    (expr_list:REG_DEAD (reg:CCFPU 17 flags)
        (expr_list:REG_BR_PROB (const_int 4444 [0x115c])
            (nil))))
;; End of basic block 19, registers live:
 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 22 [xmm1] 37 [r8]

;; Start of basic block 20, registers live: 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]
(note:HI 223 215 222 20 [bb 20] NOTE_INSN_BASIC_BLOCK)

(insn:TI 222 223 530 20 ./CStatUtilities.c:151 (set (reg/v:SI 37 r8 [orig:62 minIdx ] [62])
        (reg/v:SI 2 cx [orig:77 i ] [77])) 40 {*movsi_1} (nil)
    (nil))
;; End of basic block 20, registers live:
 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 37 [r8]

;; Start of basic block 21, registers live: 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 37 [r8]
(code_label:HI 530 222 227 21 250 "" [1 uses])

(note:HI 227 530 226 21 [bb 21] NOTE_INSN_BASIC_BLOCK)

(insn:TI 226 227 225 21 ./CStatUtilities.c:151 (set (reg/v:DF 21 xmm0 [orig:63 minEl ] [63])
        (reg/v:DF 22 xmm1 [orig:82 minEl.208 ] [82])) 94 {*movdf_integer} (nil)
    (expr_list:REG_DEAD (reg/v:DF 22 xmm1 [orig:82 minEl.208 ] [82])
        (nil)))

(insn 225 226 576 21 ./CStatUtilities.c:151 (parallel [
            (set (reg/f:DI 5 di [orig:60 ivtmp.207 ] [60])
                (plus:DI (reg/f:DI 5 di [orig:60 ivtmp.207 ] [60])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;; End of basic block 21, registers live:
 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 37 [r8]

;; Start of basic block 22, registers live: 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 37 [r8]
(code_label:HI 576 225 240 22 270 "" [1 uses])

(note:HI 240 576 244 22 [bb 22] NOTE_INSN_BASIC_BLOCK)

(insn:TI 244 240 237 22 ./CStatUtilities.c:151 (set (reg/v:DF 22 xmm1 [orig:83 minEl.208 ] [83])
        (mem:DF (plus:DI (reg/f:DI 5 di [orig:60 ivtmp.207 ] [60])
                (const_int 8 [0x8])) [6 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn 237 244 245 22 ./CStatUtilities.c:149 (parallel [
            (set (reg/v:SI 2 cx [orig:77 i ] [77])
                (plus:SI (reg/v:SI 2 cx [orig:77 i ] [77])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 245 237 246 22 ./CStatUtilities.c:151 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg/v:DF 21 xmm0 [orig:63 minEl ] [63])
            (reg/v:DF 22 xmm1 [orig:83 minEl.208 ] [83]))) 31 {*cmpfp_iu_sse} (insn_list:REG_DEP_OUTPUT 237 (insn_list:REG_DEP_TRUE 244 (nil)))
    (nil))

(jump_insn 246 245 254 22 ./CStatUtilities.c:151 (set (pc)
        (if_then_else (unle (reg:CCFPU 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 625)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 237 (insn_list:REG_DEP_ANTI 244 (insn_list:REG_DEP_TRUE 245 (nil))))
    (expr_list:REG_DEAD (reg:CCFPU 17 flags)
        (expr_list:REG_BR_PROB (const_int 4444 [0x115c])
            (nil))))
;; End of basic block 22, registers live:
 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 22 [xmm1] 37 [r8]

;; Start of basic block 23, registers live: 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]
(note:HI 254 246 253 23 [bb 23] NOTE_INSN_BASIC_BLOCK)

(insn:TI 253 254 534 23 ./CStatUtilities.c:151 (set (reg/v:SI 37 r8 [orig:62 minIdx ] [62])
        (reg/v:SI 2 cx [orig:77 i ] [77])) 40 {*movsi_1} (nil)
    (nil))
;; End of basic block 23, registers live:
 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 37 [r8]

;; Start of basic block 24, registers live: 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 37 [r8]
(code_label:HI 534 253 258 24 252 "" [1 uses])

(note:HI 258 534 257 24 [bb 24] NOTE_INSN_BASIC_BLOCK)

(insn:TI 257 258 256 24 ./CStatUtilities.c:151 (set (reg/v:DF 21 xmm0 [orig:63 minEl ] [63])
        (reg/v:DF 22 xmm1 [orig:83 minEl.208 ] [83])) 94 {*movdf_integer} (nil)
    (expr_list:REG_DEAD (reg/v:DF 22 xmm1 [orig:83 minEl.208 ] [83])
        (nil)))

(insn 256 257 575 24 ./CStatUtilities.c:151 (parallel [
            (set (reg/f:DI 5 di [orig:60 ivtmp.207 ] [60])
                (plus:DI (reg/f:DI 5 di [orig:60 ivtmp.207 ] [60])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;; End of basic block 24, registers live:
 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 37 [r8]

;; Start of basic block 25, registers live: 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 37 [r8]
(code_label:HI 575 256 271 25 269 "" [1 uses])

(note:HI 271 575 275 25 [bb 25] NOTE_INSN_BASIC_BLOCK)

(insn:TI 275 271 268 25 ./CStatUtilities.c:151 (set (reg/v:DF 22 xmm1 [orig:84 minEl.208 ] [84])
        (mem:DF (plus:DI (reg/f:DI 5 di [orig:60 ivtmp.207 ] [60])
                (const_int 8 [0x8])) [6 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn 268 275 276 25 ./CStatUtilities.c:149 (parallel [
            (set (reg/v:SI 2 cx [orig:77 i ] [77])
                (plus:SI (reg/v:SI 2 cx [orig:77 i ] [77])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 276 268 277 25 ./CStatUtilities.c:151 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg/v:DF 21 xmm0 [orig:63 minEl ] [63])
            (reg/v:DF 22 xmm1 [orig:84 minEl.208 ] [84]))) 31 {*cmpfp_iu_sse} (insn_list:REG_DEP_OUTPUT 268 (insn_list:REG_DEP_TRUE 275 (nil)))
    (nil))

(jump_insn 277 276 285 25 ./CStatUtilities.c:151 (set (pc)
        (if_then_else (unle (reg:CCFPU 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 626)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 268 (insn_list:REG_DEP_ANTI 275 (insn_list:REG_DEP_TRUE 276 (nil))))
    (expr_list:REG_DEAD (reg:CCFPU 17 flags)
        (expr_list:REG_BR_PROB (const_int 4444 [0x115c])
            (nil))))
;; End of basic block 25, registers live:
 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 22 [xmm1] 37 [r8]

;; Start of basic block 26, registers live: 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]
(note:HI 285 277 288 26 [bb 26] NOTE_INSN_BASIC_BLOCK)

(insn:TI 288 285 284 26 ./CStatUtilities.c:151 (set (reg/v:DF 21 xmm0 [orig:63 minEl ] [63])
        (reg/v:DF 22 xmm1 [orig:84 minEl.208 ] [84])) 94 {*movdf_integer} (nil)
    (expr_list:REG_DEAD (reg/v:DF 22 xmm1 [orig:84 minEl.208 ] [84])
        (nil)))

(insn 284 288 287 26 ./CStatUtilities.c:151 (set (reg/v:SI 37 r8 [orig:62 minIdx ] [62])
        (reg/v:SI 2 cx [orig:77 i ] [77])) 40 {*movsi_1} (nil)
    (nil))

(insn:TI 287 284 657 26 ./CStatUtilities.c:151 (parallel [
            (set (reg/f:DI 5 di [orig:60 ivtmp.207 ] [60])
                (plus:DI (reg/f:DI 5 di [orig:60 ivtmp.207 ] [60])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;; End of basic block 26, registers live:
 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 37 [r8]

;; Start of basic block 27, registers live: 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 37 [r8]
(code_label 657 287 608 27 289 "" [1 uses])

(note 608 657 604 27 [bb 27] NOTE_INSN_BASIC_BLOCK)

(note 604 608 605 27 NOTE_INSN_DELETED)

(insn:TI 605 604 606 27 ./CStatUtilities.c:149 (set (reg:SI 0 ax [71])
        (subreg:SI (plus:DI (reg:DI 2 cx [orig:77 i ] [77])
                (const_int 1 [0x1])) 0)) 194 {*lea_1_rex64} (nil)
    (expr_list:REG_DEAD (reg:DI 2 cx [orig:77 i ] [77])
        (nil)))

(insn:TI 606 605 607 27 ./CStatUtilities.c:149 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [71])
            (reg/v:SI 4 si [orig:66 n ] [66]))) 5 {*cmpsi_1_insn} (insn_list:REG_DEP_TRUE 605 (nil))
    (nil))

(jump_insn:TI 607 606 59 27 ./CStatUtilities.c:149 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref 20)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 605 (insn_list:REG_DEP_TRUE 606 (nil)))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 9000 [0x2328])
            (nil))))
;; End of basic block 27, registers live:
 0 [ax] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 37 [r8]

(note:HI 59 607 60 NOTE_INSN_FUNCTION_END)

(note:HI 60 59 701 ("./CStatUtilities.c") 159)

(note 701 60 702 28 ( x (expr_list:REG_DEP_TRUE (reg:DI 5 di [ x ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 702 701 47 28 ( minEl.208 (expr_list:REG_DEP_TRUE (reg/v:DF 22 xmm1 [orig:78 minEl.208 ] [78])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 28, registers live: 7 [sp] 37 [r8]
(code_label:HI 47 702 48 28 196 "" [2 uses])

(note:HI 48 47 62 28 [bb 28] NOTE_INSN_BASIC_BLOCK)

(insn:TI 62 48 68 28 ./CStatUtilities.c:159 (set (reg/i:SI 0 ax [ <result> ])
        (reg/v:SI 37 r8 [orig:62 minIdx ] [62])) 40 {*movsi_1} (nil)
    (expr_list:REG_DEAD (reg/v:SI 37 r8 [orig:62 minIdx ] [62])
        (nil)))

(insn 68 62 466 28 ./CStatUtilities.c:159 (use (reg/i:SI 0 ax [ <result> ])) -1 (insn_list:REG_DEP_TRUE 62 (nil))
    (nil))

(note:HI 466 68 597 28 ("./CStatUtilities.c") 151)

(note 597 466 598 28 NOTE_INSN_EPILOGUE_BEG)

(jump_insn:TI 598 597 599 28 ./CStatUtilities.c:159 (return) 562 {return_internal} (insn_list:REG_DEP_TRUE 62 (insn_list:REG_DEP_ANTI 68 (nil)))
    (nil))
;; End of basic block 28, registers live:
 0 [ax] 7 [sp]

(barrier 599 598 703)

(note 703 599 634 29 ( x (nil)) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 29, registers live: 0 [ax] 4 [si] 5 [di] 7 [sp] 22 [xmm1]
(code_label 634 703 30 29 288 "" [1 uses])

(note:HI 30 634 31 29 [bb 29] NOTE_INSN_BASIC_BLOCK)

(insn:TI 31 30 37 29 ./CStatUtilities.c:151 (set (reg/v:SI 37 r8 [orig:62 minIdx ] [62])
        (reg:SI 0 ax [71])) 40 {*movsi_1} (nil)
    (nil))
;; End of basic block 29, registers live:
 0 [ax] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 37 [r8]

;; Start of basic block 30, registers live: 0 [ax] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 37 [r8]
(code_label:HI 37 31 38 30 201 "" [1 uses])

(note:HI 38 37 592 30 [bb 30] NOTE_INSN_BASIC_BLOCK)

(insn:TI 592 38 593 30 ./CStatUtilities.c:151 (set (reg/f:DI 1 dx [72])
        (plus:DI (reg/f:DI 5 di [orig:60 ivtmp.207 ] [60])
            (const_int 8 [0x8]))) 196 {*lea_2_rex64} (nil)
    (expr_list:REG_DEAD (reg/f:DI 5 di [orig:60 ivtmp.207 ] [60])
        (nil)))

(insn 593 592 311 30 ./CStatUtilities.c:149 (set (reg/v:SI 2 cx [orig:73 i ] [73])
        (subreg:SI (plus:DI (reg:DI 0 ax [71])
                (const_int 1 [0x1])) 0)) 194 {*lea_1_rex64} (nil)
    (nil))

(insn:TI 311 593 704 30 ./CStatUtilities.c:151 (set (reg/v:DF 21 xmm0 [orig:75 minEl.208 ] [75])
        (mem:DF (plus:DI (reg/f:DI 1 dx [72])
                (const_int 8 [0x8])) [6 S8 A64])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 592 (nil))
    (nil))

(note 704 311 312 30 ( minEl (nil)) NOTE_INSN_VAR_LOCATION)

(insn:TI 312 704 313 30 ./CStatUtilities.c:151 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg/v:DF 22 xmm1 [orig:59 minEl.208 ] [59])
            (reg/v:DF 21 xmm0 [orig:75 minEl.208 ] [75]))) 31 {*cmpfp_iu_sse} (insn_list:REG_DEP_TRUE 311 (nil))
    (nil))

(jump_insn 313 312 705 30 ./CStatUtilities.c:151 (set (pc)
        (if_then_else (unle (reg:CCFPU 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 627)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 592 (insn_list:REG_DEP_ANTI 593 (insn_list:REG_DEP_ANTI 311 (insn_list:REG_DEP_TRUE 312 (nil)))))
    (expr_list:REG_DEAD (reg:CCFPU 17 flags)
        (expr_list:REG_BR_PROB (const_int 4444 [0x115c])
            (nil))))
;; End of basic block 30, registers live:
 0 [ax] 1 [dx] 2 [cx] 4 [si] 7 [sp] 21 [xmm0] 22 [xmm1] 37 [r8]

(note 705 313 321 31 ( minEl.208 (expr_list:REG_DEP_TRUE (reg/v:DF 21 xmm0 [orig:75 minEl.208 ] [75])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 31, registers live: 0 [ax] 1 [dx] 2 [cx] 4 [si] 7 [sp] 21 [xmm0]
(note:HI 321 705 320 31 [bb 31] NOTE_INSN_BASIC_BLOCK)

(insn:TI 320 321 544 31 ./CStatUtilities.c:151 (set (reg/v:SI 37 r8 [orig:62 minIdx ] [62])
        (reg/v:SI 2 cx [orig:73 i ] [73])) 40 {*movsi_1} (nil)
    (expr_list:REG_DEAD (reg/v:SI 2 cx [orig:73 i ] [73])
        (nil)))
;; End of basic block 31, registers live:
 0 [ax] 1 [dx] 4 [si] 7 [sp] 21 [xmm0] 37 [r8]

;; Start of basic block 32, registers live: 0 [ax] 1 [dx] 4 [si] 7 [sp] 21 [xmm0] 37 [r8]
(code_label:HI 544 320 325 32 256 "" [1 uses])

(note:HI 325 544 323 32 [bb 32] NOTE_INSN_BASIC_BLOCK)

(note:HI 323 325 337 32 NOTE_INSN_DELETED)

(insn:TI 337 323 591 32 ./CStatUtilities.c:151 (set (reg/v:DF 22 xmm1 [orig:87 minEl.208 ] [87])
        (mem:DF (plus:DI (reg/f:DI 1 dx [72])
                (const_int 16 [0x10])) [6 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn 591 337 338 32 ./CStatUtilities.c:149 (set (reg/v:SI 2 cx [orig:85 i ] [85])
        (subreg:SI (plus:DI (reg:DI 0 ax [71])
                (const_int 2 [0x2])) 0)) 194 {*lea_1_rex64} (nil)
    (nil))

(insn:TI 338 591 339 32 ./CStatUtilities.c:151 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg/v:DF 21 xmm0 [orig:75 minEl.208 ] [75])
            (reg/v:DF 22 xmm1 [orig:87 minEl.208 ] [87]))) 31 {*cmpfp_iu_sse} (insn_list:REG_DEP_TRUE 337 (nil))
    (nil))

(jump_insn 339 338 706 32 ./CStatUtilities.c:151 (set (pc)
        (if_then_else (unle (reg:CCFPU 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 628)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 591 (insn_list:REG_DEP_ANTI 337 (insn_list:REG_DEP_TRUE 338 (nil))))
    (expr_list:REG_DEAD (reg:CCFPU 17 flags)
        (expr_list:REG_BR_PROB (const_int 4444 [0x115c])
            (nil))))
;; End of basic block 32, registers live:
 0 [ax] 1 [dx] 2 [cx] 4 [si] 7 [sp] 21 [xmm0] 22 [xmm1] 37 [r8]

(note 706 339 347 33 ( minEl.208 (expr_list:REG_DEP_TRUE (reg/v:DF 22 xmm1 [orig:87 minEl.208 ] [87])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 33, registers live: 0 [ax] 1 [dx] 2 [cx] 4 [si] 7 [sp] 22 [xmm1]
(note:HI 347 706 346 33 [bb 33] NOTE_INSN_BASIC_BLOCK)

(insn:TI 346 347 548 33 ./CStatUtilities.c:151 (set (reg/v:SI 37 r8 [orig:62 minIdx ] [62])
        (reg/v:SI 2 cx [orig:85 i ] [85])) 40 {*movsi_1} (nil)
    (expr_list:REG_DEAD (reg/v:SI 2 cx [orig:85 i ] [85])
        (nil)))
;; End of basic block 33, registers live:
 0 [ax] 1 [dx] 4 [si] 7 [sp] 22 [xmm1] 37 [r8]

;; Start of basic block 34, registers live: 0 [ax] 1 [dx] 4 [si] 7 [sp] 22 [xmm1] 37 [r8]
(code_label:HI 548 346 351 34 258 "" [1 uses])

(note:HI 351 548 349 34 [bb 34] NOTE_INSN_BASIC_BLOCK)

(note:HI 349 351 363 34 NOTE_INSN_DELETED)

(insn:TI 363 349 590 34 ./CStatUtilities.c:151 (set (reg/v:DF 21 xmm0 [orig:91 minEl.208 ] [91])
        (mem:DF (plus:DI (reg/f:DI 1 dx [72])
                (const_int 24 [0x18])) [6 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn 590 363 364 34 ./CStatUtilities.c:149 (set (reg/v:SI 2 cx [orig:89 i ] [89])
        (subreg:SI (plus:DI (reg:DI 0 ax [71])
                (const_int 3 [0x3])) 0)) 194 {*lea_1_rex64} (nil)
    (nil))

(insn:TI 364 590 365 34 ./CStatUtilities.c:151 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg/v:DF 22 xmm1 [orig:87 minEl.208 ] [87])
            (reg/v:DF 21 xmm0 [orig:91 minEl.208 ] [91]))) 31 {*cmpfp_iu_sse} (insn_list:REG_DEP_TRUE 363 (nil))
    (nil))

(jump_insn 365 364 707 34 ./CStatUtilities.c:151 (set (pc)
        (if_then_else (unle (reg:CCFPU 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 629)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 590 (insn_list:REG_DEP_ANTI 363 (insn_list:REG_DEP_TRUE 364 (nil))))
    (expr_list:REG_DEAD (reg:CCFPU 17 flags)
        (expr_list:REG_BR_PROB (const_int 4444 [0x115c])
            (nil))))
;; End of basic block 34, registers live:
 0 [ax] 1 [dx] 2 [cx] 4 [si] 7 [sp] 21 [xmm0] 22 [xmm1] 37 [r8]

(note 707 365 373 35 ( minEl.208 (expr_list:REG_DEP_TRUE (reg/v:DF 21 xmm0 [orig:91 minEl.208 ] [91])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 35, registers live: 0 [ax] 1 [dx] 2 [cx] 4 [si] 7 [sp] 21 [xmm0]
(note:HI 373 707 372 35 [bb 35] NOTE_INSN_BASIC_BLOCK)

(insn:TI 372 373 552 35 ./CStatUtilities.c:151 (set (reg/v:SI 37 r8 [orig:62 minIdx ] [62])
        (reg/v:SI 2 cx [orig:89 i ] [89])) 40 {*movsi_1} (nil)
    (expr_list:REG_DEAD (reg/v:SI 2 cx [orig:89 i ] [89])
        (nil)))
;; End of basic block 35, registers live:
 0 [ax] 1 [dx] 4 [si] 7 [sp] 21 [xmm0] 37 [r8]

;; Start of basic block 36, registers live: 0 [ax] 1 [dx] 4 [si] 7 [sp] 21 [xmm0] 37 [r8]
(code_label:HI 552 372 377 36 260 "" [1 uses])

(note:HI 377 552 375 36 [bb 36] NOTE_INSN_BASIC_BLOCK)

(note:HI 375 377 389 36 NOTE_INSN_DELETED)

(insn:TI 389 375 589 36 ./CStatUtilities.c:151 (set (reg/v:DF 22 xmm1 [orig:95 minEl.208 ] [95])
        (mem:DF (plus:DI (reg/f:DI 1 dx [72])
                (const_int 32 [0x20])) [6 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn 589 389 390 36 ./CStatUtilities.c:149 (set (reg/v:SI 2 cx [orig:93 i ] [93])
        (subreg:SI (plus:DI (reg:DI 0 ax [71])
                (const_int 4 [0x4])) 0)) 194 {*lea_1_rex64} (nil)
    (nil))

(insn:TI 390 589 391 36 ./CStatUtilities.c:151 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg/v:DF 21 xmm0 [orig:91 minEl.208 ] [91])
            (reg/v:DF 22 xmm1 [orig:95 minEl.208 ] [95]))) 31 {*cmpfp_iu_sse} (insn_list:REG_DEP_TRUE 389 (nil))
    (nil))

(jump_insn 391 390 708 36 ./CStatUtilities.c:151 (set (pc)
        (if_then_else (unle (reg:CCFPU 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 630)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 589 (insn_list:REG_DEP_ANTI 389 (insn_list:REG_DEP_TRUE 390 (nil))))
    (expr_list:REG_DEAD (reg:CCFPU 17 flags)
        (expr_list:REG_BR_PROB (const_int 4444 [0x115c])
            (nil))))
;; End of basic block 36, registers live:
 0 [ax] 1 [dx] 2 [cx] 4 [si] 7 [sp] 21 [xmm0] 22 [xmm1] 37 [r8]

(note 708 391 399 37 ( minEl.208 (expr_list:REG_DEP_TRUE (reg/v:DF 22 xmm1 [orig:95 minEl.208 ] [95])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 37, registers live: 0 [ax] 1 [dx] 2 [cx] 4 [si] 7 [sp] 22 [xmm1]
(note:HI 399 708 398 37 [bb 37] NOTE_INSN_BASIC_BLOCK)

(insn:TI 398 399 556 37 ./CStatUtilities.c:151 (set (reg/v:SI 37 r8 [orig:62 minIdx ] [62])
        (reg/v:SI 2 cx [orig:93 i ] [93])) 40 {*movsi_1} (nil)
    (expr_list:REG_DEAD (reg/v:SI 2 cx [orig:93 i ] [93])
        (nil)))
;; End of basic block 37, registers live:
 0 [ax] 1 [dx] 4 [si] 7 [sp] 22 [xmm1] 37 [r8]

;; Start of basic block 38, registers live: 0 [ax] 1 [dx] 4 [si] 7 [sp] 22 [xmm1] 37 [r8]
(code_label:HI 556 398 403 38 262 "" [1 uses])

(note:HI 403 556 401 38 [bb 38] NOTE_INSN_BASIC_BLOCK)

(note:HI 401 403 415 38 NOTE_INSN_DELETED)

(insn:TI 415 401 588 38 ./CStatUtilities.c:151 (set (reg/v:DF 21 xmm0 [orig:99 minEl.208 ] [99])
        (mem:DF (plus:DI (reg/f:DI 1 dx [72])
                (const_int 40 [0x28])) [6 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn 588 415 416 38 ./CStatUtilities.c:149 (set (reg/v:SI 2 cx [orig:97 i ] [97])
        (subreg:SI (plus:DI (reg:DI 0 ax [71])
                (const_int 5 [0x5])) 0)) 194 {*lea_1_rex64} (nil)
    (nil))

(insn:TI 416 588 417 38 ./CStatUtilities.c:151 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg/v:DF 22 xmm1 [orig:95 minEl.208 ] [95])
            (reg/v:DF 21 xmm0 [orig:99 minEl.208 ] [99]))) 31 {*cmpfp_iu_sse} (insn_list:REG_DEP_TRUE 415 (nil))
    (nil))

(jump_insn 417 416 709 38 ./CStatUtilities.c:151 (set (pc)
        (if_then_else (unle (reg:CCFPU 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 631)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 588 (insn_list:REG_DEP_ANTI 415 (insn_list:REG_DEP_TRUE 416 (nil))))
    (expr_list:REG_DEAD (reg:CCFPU 17 flags)
        (expr_list:REG_BR_PROB (const_int 4444 [0x115c])
            (nil))))
;; End of basic block 38, registers live:
 0 [ax] 1 [dx] 2 [cx] 4 [si] 7 [sp] 21 [xmm0] 22 [xmm1] 37 [r8]

(note 709 417 425 39 ( minEl.208 (expr_list:REG_DEP_TRUE (reg/v:DF 21 xmm0 [orig:99 minEl.208 ] [99])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 39, registers live: 0 [ax] 1 [dx] 2 [cx] 4 [si] 7 [sp] 21 [xmm0]
(note:HI 425 709 424 39 [bb 39] NOTE_INSN_BASIC_BLOCK)

(insn:TI 424 425 560 39 ./CStatUtilities.c:151 (set (reg/v:SI 37 r8 [orig:62 minIdx ] [62])
        (reg/v:SI 2 cx [orig:97 i ] [97])) 40 {*movsi_1} (nil)
    (expr_list:REG_DEAD (reg/v:SI 2 cx [orig:97 i ] [97])
        (nil)))
;; End of basic block 39, registers live:
 0 [ax] 1 [dx] 4 [si] 7 [sp] 21 [xmm0] 37 [r8]

;; Start of basic block 40, registers live: 0 [ax] 1 [dx] 4 [si] 7 [sp] 21 [xmm0] 37 [r8]
(code_label:HI 560 424 429 40 264 "" [1 uses])

(note:HI 429 560 427 40 [bb 40] NOTE_INSN_BASIC_BLOCK)

(note:HI 427 429 441 40 NOTE_INSN_DELETED)

(insn:TI 441 427 587 40 ./CStatUtilities.c:151 (set (reg/v:DF 22 xmm1 [orig:103 minEl.208 ] [103])
        (mem:DF (plus:DI (reg/f:DI 1 dx [72])
                (const_int 48 [0x30])) [6 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn 587 441 442 40 ./CStatUtilities.c:149 (set (reg/v:SI 2 cx [orig:101 i ] [101])
        (subreg:SI (plus:DI (reg:DI 0 ax [71])
                (const_int 6 [0x6])) 0)) 194 {*lea_1_rex64} (nil)
    (nil))

(insn:TI 442 587 443 40 ./CStatUtilities.c:151 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg/v:DF 21 xmm0 [orig:99 minEl.208 ] [99])
            (reg/v:DF 22 xmm1 [orig:103 minEl.208 ] [103]))) 31 {*cmpfp_iu_sse} (insn_list:REG_DEP_TRUE 441 (nil))
    (nil))

(jump_insn 443 442 710 40 ./CStatUtilities.c:151 (set (pc)
        (if_then_else (unle (reg:CCFPU 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 632)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 587 (insn_list:REG_DEP_ANTI 441 (insn_list:REG_DEP_TRUE 442 (nil))))
    (expr_list:REG_DEAD (reg:CCFPU 17 flags)
        (expr_list:REG_BR_PROB (const_int 4444 [0x115c])
            (nil))))
;; End of basic block 40, registers live:
 0 [ax] 1 [dx] 2 [cx] 4 [si] 7 [sp] 21 [xmm0] 22 [xmm1] 37 [r8]

(note 710 443 451 41 ( minEl.208 (expr_list:REG_DEP_TRUE (reg/v:DF 22 xmm1 [orig:103 minEl.208 ] [103])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 41, registers live: 0 [ax] 1 [dx] 2 [cx] 4 [si] 7 [sp] 22 [xmm1]
(note:HI 451 710 453 41 [bb 41] NOTE_INSN_BASIC_BLOCK)

(note:HI 453 451 467 41 NOTE_INSN_DELETED)

(insn:TI 467 453 450 41 ./CStatUtilities.c:151 (set (reg/v:DF 21 xmm0 [orig:106 minEl.208 ] [106])
        (mem:DF (plus:DI (reg/f:DI 1 dx [72])
                (const_int 56 [0x38])) [6 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn 450 467 586 41 ./CStatUtilities.c:151 (set (reg/v:SI 37 r8 [orig:62 minIdx ] [62])
        (reg/v:SI 2 cx [orig:101 i ] [101])) 40 {*movsi_1} (nil)
    (expr_list:REG_DEAD (reg/v:SI 2 cx [orig:101 i ] [101])
        (nil)))

(insn:TI 586 450 468 41 ./CStatUtilities.c:149 (set (reg/v:SI 2 cx [orig:77 i ] [77])
        (subreg:SI (plus:DI (reg:DI 0 ax [71])
                (const_int 7 [0x7])) 0)) 194 {*lea_1_rex64} (insn_list:REG_DEP_ANTI 450 (nil))
    (expr_list:REG_DEAD (reg:DI 0 ax [71])
        (nil)))

(insn:TI 468 586 469 41 ./CStatUtilities.c:151 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg/v:DF 22 xmm1 [orig:103 minEl.208 ] [103])
            (reg/v:DF 21 xmm0 [orig:106 minEl.208 ] [106]))) 31 {*cmpfp_iu_sse} (insn_list:REG_DEP_TRUE 467 (nil))
    (nil))

(jump_insn 469 468 711 41 ./CStatUtilities.c:151 (set (pc)
        (if_then_else (unle (reg:CCFPU 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 633)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 450 (insn_list:REG_DEP_ANTI 586 (insn_list:REG_DEP_ANTI 467 (insn_list:REG_DEP_TRUE 468 (nil)))))
    (expr_list:REG_DEAD (reg:CCFPU 17 flags)
        (expr_list:REG_BR_PROB (const_int 4444 [0x115c])
            (nil))))
;; End of basic block 41, registers live:
 1 [dx] 2 [cx] 4 [si] 7 [sp] 21 [xmm0] 22 [xmm1] 37 [r8]

(note 711 469 567 42 ( minEl.208 (expr_list:REG_DEP_TRUE (reg/v:DF 21 xmm0 [orig:106 minEl.208 ] [106])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 42, registers live: 1 [dx] 2 [cx] 4 [si] 7 [sp] 21 [xmm0]
(code_label:HI 567 711 477 42 267 "" [1 uses])

(note:HI 477 567 476 42 [bb 42] NOTE_INSN_BASIC_BLOCK)

(insn:TI 476 477 568 42 ./CStatUtilities.c:151 (set (reg/v:SI 37 r8 [orig:62 minIdx ] [62])
        (reg/v:SI 2 cx [orig:77 i ] [77])) 40 {*movsi_1} (nil)
    (nil))
;; End of basic block 42, registers live:
 1 [dx] 2 [cx] 4 [si] 7 [sp] 21 [xmm0] 37 [r8]

;; Start of basic block 43, registers live: 1 [dx] 2 [cx] 4 [si] 7 [sp] 21 [xmm0] 37 [r8]
(code_label:HI 568 476 481 43 268 "" [1 uses])

(note:HI 481 568 585 43 [bb 43] NOTE_INSN_BASIC_BLOCK)

(insn:TI 585 481 712 43 ./CStatUtilities.c:151 (set (reg/f:DI 5 di [orig:60 ivtmp.207 ] [60])
        (plus:DI (reg/f:DI 1 dx [72])
            (const_int 56 [0x38]))) 196 {*lea_2_rex64} (nil)
    (expr_list:REG_DEAD (reg/f:DI 1 dx [72])
        (nil)))
;; End of basic block 43, registers live:
 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 37 [r8]

(note 712 585 713 44 ( x (expr_list:REG_DEP_TRUE (reg:DI 5 di [ x ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 713 712 714 44 ( minEl (expr_list:REG_DEP_TRUE (reg/v:DF 21 xmm0 [orig:63 minEl ] [63])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 714 713 41 44 ( minEl.208 (expr_list:REG_DEP_TRUE (reg/v:DF 22 xmm1 [orig:78 minEl.208 ] [78])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 44, registers live: 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 37 [r8]
(code_label:HI 41 714 42 44 202 "" [2 uses])

(note:HI 42 41 43 44 [bb 44] NOTE_INSN_BASIC_BLOCK)

(note:HI 43 42 595 44 ("./CStatUtilities.c") 149)

(insn:TI 595 43 45 44 ./CStatUtilities.c:149 (set (reg:SI 0 ax [71])
        (subreg:SI (plus:DI (reg:DI 2 cx [orig:77 i ] [77])
                (const_int 1 [0x1])) 0)) 194 {*lea_1_rex64} (nil)
    (expr_list:REG_DEAD (reg:DI 2 cx [orig:77 i ] [77])
        (nil)))

(insn:TI 45 595 46 44 ./CStatUtilities.c:149 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [71])
            (reg/v:SI 4 si [orig:66 n ] [66]))) 5 {*cmpsi_1_insn} (insn_list:REG_DEP_TRUE 595 (nil))
    (nil))

(jump_insn:TI 46 45 78 44 ./CStatUtilities.c:149 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 47)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 595 (insn_list:REG_DEP_TRUE 45 (nil)))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 1000 [0x3e8])
            (nil))))
;; End of basic block 44, registers live:
 0 [ax] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 37 [r8]

(note:HI 78 46 77 NOTE_INSN_LOOP_END)

(note:HI 77 78 20 NOTE_INSN_LOOP_BEG)

;; Start of basic block 45, registers live: 0 [ax] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 37 [r8]
(code_label:HI 20 77 21 45 197 "" [1 uses])

(note:HI 21 20 22 45 [bb 45] NOTE_INSN_BASIC_BLOCK)

(note:HI 22 21 23 45 ("./CStatUtilities.c") 151)

(insn:TI 23 22 715 45 ./CStatUtilities.c:151 (set (reg/v:DF 22 xmm1 [orig:59 minEl.208 ] [59])
        (mem:DF (plus:DI (reg/f:DI 5 di [orig:60 ivtmp.207 ] [60])
                (const_int 8 [0x8])) [6 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(note 715 23 24 45 ( x (nil)) NOTE_INSN_VAR_LOCATION)

(insn:TI 24 715 25 45 ./CStatUtilities.c:151 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg/v:DF 21 xmm0 [orig:63 minEl ] [63])
            (reg/v:DF 22 xmm1 [orig:59 minEl.208 ] [59]))) 31 {*cmpfp_iu_sse} (insn_list:REG_DEP_TRUE 23 (nil))
    (nil))

(jump_insn 25 24 35 45 ./CStatUtilities.c:151 (set (pc)
        (if_then_else (gt (reg:CCFPU 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 634)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 23 (insn_list:REG_DEP_TRUE 24 (nil)))
    (expr_list:REG_DEAD (reg:CCFPU 17 flags)
        (expr_list:REG_BR_PROB (const_int 5556 [0x15b4])
            (nil))))
;; End of basic block 45, registers live:
 0 [ax] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 22 [xmm1] 37 [r8]

;; Start of basic block 46, registers live: 0 [ax] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 37 [r8]
(note:HI 35 25 36 46 [bb 46] NOTE_INSN_BASIC_BLOCK)

(insn:TI 36 35 666 46 ./CStatUtilities.c:151 (set (reg/v:DF 22 xmm1 [orig:59 minEl.208 ] [59])
        (reg/v:DF 21 xmm0 [orig:63 minEl ] [63])) 94 {*movdf_integer} (nil)
    (expr_list:REG_DEAD (reg/v:DF 21 xmm0 [orig:63 minEl ] [63])
        (nil)))

(jump_insn 666 36 667 46 (set (pc)
        (label_ref 37)) -1 (nil)
    (nil))
;; End of basic block 46, registers live:
 0 [ax] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 37 [r8]

(barrier 667 666 716)

(note 716 667 632 47 ( minEl (nil)) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 47, registers live: 0 [ax] 1 [dx] 4 [si] 7 [sp] 21 [xmm0] 37 [r8]
(code_label 632 716 448 47 286 "" [1 uses])

(note:HI 448 632 447 47 [bb 47] NOTE_INSN_BASIC_BLOCK)

(insn:TI 447 448 611 47 ./CStatUtilities.c:151 (set (reg/v:DF 22 xmm1 [orig:103 minEl.208 ] [103])
        (reg/v:DF 21 xmm0 [orig:99 minEl.208 ] [99])) 94 {*movdf_integer} (nil)
    (expr_list:REG_DEAD (reg/v:DF 21 xmm0 [orig:99 minEl.208 ] [99])
        (nil)))

(insn 611 447 612 47 ./CStatUtilities.c:149 (set (reg/v:SI 2 cx [orig:77 i ] [77])
        (subreg:SI (plus:DI (reg:DI 0 ax [71])
                (const_int 7 [0x7])) 0)) 194 {*lea_1_rex64} (nil)
    (expr_list:REG_DEAD (reg:DI 0 ax [71])
        (nil)))

(insn:TI 612 611 613 47 ./CStatUtilities.c:151 (set (reg/v:DF 21 xmm0 [orig:106 minEl.208 ] [106])
        (mem:DF (plus:DI (reg/f:DI 1 dx [72])
                (const_int 56 [0x38])) [6 S8 A64])) 94 {*movdf_integer} (insn_list:REG_DEP_ANTI 447 (nil))
    (nil))

(insn:TI 613 612 614 47 ./CStatUtilities.c:151 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg/v:DF 22 xmm1 [orig:103 minEl.208 ] [103])
            (reg/v:DF 21 xmm0 [orig:106 minEl.208 ] [106]))) 31 {*cmpfp_iu_sse} (insn_list:REG_DEP_TRUE 447 (insn_list:REG_DEP_TRUE 612 (nil)))
    (nil))

(jump_insn 614 613 717 47 ./CStatUtilities.c:151 (set (pc)
        (if_then_else (gt (reg:CCFPU 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 567)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 447 (insn_list:REG_DEP_ANTI 611 (insn_list:REG_DEP_ANTI 612 (insn_list:REG_DEP_TRUE 613 (nil)))))
    (expr_list:REG_DEAD (reg:CCFPU 17 flags)
        (expr_list:REG_BR_PROB (const_int 5556 [0x15b4])
            (nil))))
;; End of basic block 47, registers live:
 1 [dx] 2 [cx] 4 [si] 7 [sp] 21 [xmm0] 22 [xmm1] 37 [r8]

(note 717 614 633 48 ( minEl.208 (expr_list:REG_DEP_TRUE (reg/v:DF 21 xmm0 [orig:106 minEl.208 ] [106])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 48, registers live: 1 [dx] 2 [cx] 4 [si] 7 [sp] 22 [xmm1] 37 [r8]
(code_label 633 717 474 48 287 "" [1 uses])

(note:HI 474 633 473 48 [bb 48] NOTE_INSN_BASIC_BLOCK)

(insn:TI 473 474 668 48 ./CStatUtilities.c:151 (set (reg/v:DF 21 xmm0 [orig:106 minEl.208 ] [106])
        (reg/v:DF 22 xmm1 [orig:103 minEl.208 ] [103])) 94 {*movdf_integer} (nil)
    (expr_list:REG_DEAD (reg/v:DF 22 xmm1 [orig:103 minEl.208 ] [103])
        (nil)))

(jump_insn 668 473 669 48 (set (pc)
        (label_ref 568)) -1 (nil)
    (nil))
;; End of basic block 48, registers live:
 1 [dx] 2 [cx] 4 [si] 7 [sp] 21 [xmm0] 37 [r8]

(barrier 669 668 631)

;; Start of basic block 49, registers live: 0 [ax] 1 [dx] 4 [si] 7 [sp] 22 [xmm1] 37 [r8]
(code_label 631 669 422 49 285 "" [1 uses])

(note:HI 422 631 421 49 [bb 49] NOTE_INSN_BASIC_BLOCK)

(insn:TI 421 422 670 49 ./CStatUtilities.c:151 (set (reg/v:DF 21 xmm0 [orig:99 minEl.208 ] [99])
        (reg/v:DF 22 xmm1 [orig:95 minEl.208 ] [95])) 94 {*movdf_integer} (nil)
    (expr_list:REG_DEAD (reg/v:DF 22 xmm1 [orig:95 minEl.208 ] [95])
        (nil)))

(jump_insn 670 421 671 49 (set (pc)
        (label_ref 560)) -1 (nil)
    (nil))
;; End of basic block 49, registers live:
 0 [ax] 1 [dx] 4 [si] 7 [sp] 21 [xmm0] 37 [r8]

(barrier 671 670 718)

(note 718 671 630 50 ( minEl.208 (expr_list:REG_DEP_TRUE (reg/v:DF 22 xmm1 [orig:95 minEl.208 ] [95])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 50, registers live: 0 [ax] 1 [dx] 4 [si] 7 [sp] 21 [xmm0] 37 [r8]
(code_label 630 718 396 50 284 "" [1 uses])

(note:HI 396 630 395 50 [bb 50] NOTE_INSN_BASIC_BLOCK)

(insn:TI 395 396 672 50 ./CStatUtilities.c:151 (set (reg/v:DF 22 xmm1 [orig:95 minEl.208 ] [95])
        (reg/v:DF 21 xmm0 [orig:91 minEl.208 ] [91])) 94 {*movdf_integer} (nil)
    (expr_list:REG_DEAD (reg/v:DF 21 xmm0 [orig:91 minEl.208 ] [91])
        (nil)))

(jump_insn 672 395 673 50 (set (pc)
        (label_ref 556)) -1 (nil)
    (nil))
;; End of basic block 50, registers live:
 0 [ax] 1 [dx] 4 [si] 7 [sp] 22 [xmm1] 37 [r8]

(barrier 673 672 719)

(note 719 673 629 51 ( minEl.208 (expr_list:REG_DEP_TRUE (reg/v:DF 21 xmm0 [orig:91 minEl.208 ] [91])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 51, registers live: 0 [ax] 1 [dx] 4 [si] 7 [sp] 22 [xmm1] 37 [r8]
(code_label 629 719 370 51 283 "" [1 uses])

(note:HI 370 629 369 51 [bb 51] NOTE_INSN_BASIC_BLOCK)

(insn:TI 369 370 674 51 ./CStatUtilities.c:151 (set (reg/v:DF 21 xmm0 [orig:91 minEl.208 ] [91])
        (reg/v:DF 22 xmm1 [orig:87 minEl.208 ] [87])) 94 {*movdf_integer} (nil)
    (expr_list:REG_DEAD (reg/v:DF 22 xmm1 [orig:87 minEl.208 ] [87])
        (nil)))

(jump_insn 674 369 675 51 (set (pc)
        (label_ref 552)) -1 (nil)
    (nil))
;; End of basic block 51, registers live:
 0 [ax] 1 [dx] 4 [si] 7 [sp] 21 [xmm0] 37 [r8]

(barrier 675 674 720)

(note 720 675 628 52 ( minEl.208 (expr_list:REG_DEP_TRUE (reg/v:DF 22 xmm1 [orig:87 minEl.208 ] [87])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 52, registers live: 0 [ax] 1 [dx] 4 [si] 7 [sp] 21 [xmm0] 37 [r8]
(code_label 628 720 344 52 282 "" [1 uses])

(note:HI 344 628 343 52 [bb 52] NOTE_INSN_BASIC_BLOCK)

(insn:TI 343 344 676 52 ./CStatUtilities.c:151 (set (reg/v:DF 22 xmm1 [orig:87 minEl.208 ] [87])
        (reg/v:DF 21 xmm0 [orig:75 minEl.208 ] [75])) 94 {*movdf_integer} (nil)
    (expr_list:REG_DEAD (reg/v:DF 21 xmm0 [orig:75 minEl.208 ] [75])
        (nil)))

(jump_insn 676 343 677 52 (set (pc)
        (label_ref 548)) -1 (nil)
    (nil))
;; End of basic block 52, registers live:
 0 [ax] 1 [dx] 4 [si] 7 [sp] 22 [xmm1] 37 [r8]

(barrier 677 676 721)

(note 721 677 627 53 ( minEl.208 (expr_list:REG_DEP_TRUE (reg/v:DF 21 xmm0 [orig:75 minEl.208 ] [75])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 53, registers live: 0 [ax] 1 [dx] 4 [si] 7 [sp] 22 [xmm1] 37 [r8]
(code_label 627 721 318 53 281 "" [1 uses])

(note:HI 318 627 317 53 [bb 53] NOTE_INSN_BASIC_BLOCK)

(insn:TI 317 318 678 53 ./CStatUtilities.c:151 (set (reg/v:DF 21 xmm0 [orig:75 minEl.208 ] [75])
        (reg/v:DF 22 xmm1 [orig:59 minEl.208 ] [59])) 94 {*movdf_integer} (nil)
    (expr_list:REG_DEAD (reg/v:DF 22 xmm1 [orig:59 minEl.208 ] [59])
        (nil)))

(jump_insn 678 317 679 53 (set (pc)
        (label_ref 544)) -1 (nil)
    (nil))
;; End of basic block 53, registers live:
 0 [ax] 1 [dx] 4 [si] 7 [sp] 21 [xmm0] 37 [r8]

(barrier 679 678 722)

(note 722 679 723 54 ( minEl (expr_list:REG_DEP_TRUE (reg/v:DF 21 xmm0 [orig:63 minEl ] [63])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 723 722 623 54 ( minEl.208 (expr_list:REG_DEP_TRUE (reg/v:DF 22 xmm1 [orig:78 minEl.208 ] [78])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 54, registers live: 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 37 [r8]
(code_label 623 723 189 54 277 "" [1 uses])

(note:HI 189 623 188 54 [bb 54] NOTE_INSN_BASIC_BLOCK)

(insn:TI 188 189 680 54 ./CStatUtilities.c:151 (set (reg/v:DF 22 xmm1 [orig:81 minEl.208 ] [81])
        (reg/v:DF 21 xmm0 [orig:63 minEl ] [63])) 94 {*movdf_integer} (nil)
    (expr_list:REG_DEAD (reg/v:DF 21 xmm0 [orig:63 minEl ] [63])
        (nil)))

(jump_insn 680 188 681 54 (set (pc)
        (label_ref 526)) -1 (nil)
    (nil))
;; End of basic block 54, registers live:
 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 37 [r8]

(barrier 681 680 622)

;; Start of basic block 55, registers live: 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 37 [r8]
(code_label 622 681 158 55 276 "" [1 uses])

(note:HI 158 622 157 55 [bb 55] NOTE_INSN_BASIC_BLOCK)

(insn:TI 157 158 682 55 ./CStatUtilities.c:151 (set (reg/v:DF 22 xmm1 [orig:80 minEl.208 ] [80])
        (reg/v:DF 21 xmm0 [orig:63 minEl ] [63])) 94 {*movdf_integer} (nil)
    (expr_list:REG_DEAD (reg/v:DF 21 xmm0 [orig:63 minEl ] [63])
        (nil)))

(jump_insn 682 157 683 55 (set (pc)
        (label_ref 522)) -1 (nil)
    (nil))
;; End of basic block 55, registers live:
 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 37 [r8]

(barrier 683 682 621)

;; Start of basic block 56, registers live: 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 37 [r8]
(code_label 621 683 127 56 275 "" [1 uses])

(note:HI 127 621 126 56 [bb 56] NOTE_INSN_BASIC_BLOCK)

(insn:TI 126 127 684 56 ./CStatUtilities.c:151 (set (reg/v:DF 22 xmm1 [orig:79 minEl.208 ] [79])
        (reg/v:DF 21 xmm0 [orig:63 minEl ] [63])) 94 {*movdf_integer} (nil)
    (expr_list:REG_DEAD (reg/v:DF 21 xmm0 [orig:63 minEl ] [63])
        (nil)))

(jump_insn 684 126 685 56 (set (pc)
        (label_ref 518)) -1 (nil)
    (nil))
;; End of basic block 56, registers live:
 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 37 [r8]

(barrier 685 684 620)

;; Start of basic block 57, registers live: 0 [ax] 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 37 [r8]
(code_label 620 685 100 57 274 "" [1 uses])

(note:HI 100 620 99 57 [bb 57] NOTE_INSN_BASIC_BLOCK)

(insn:TI 99 100 686 57 ./CStatUtilities.c:151 (set (reg/v:DF 22 xmm1 [orig:78 minEl.208 ] [78])
        (reg/v:DF 21 xmm0 [orig:63 minEl ] [63])) 94 {*movdf_integer} (nil)
    (expr_list:REG_DEAD (reg/v:DF 21 xmm0 [orig:63 minEl ] [63])
        (nil)))

(jump_insn 686 99 687 57 (set (pc)
        (label_ref 514)) -1 (nil)
    (nil))
;; End of basic block 57, registers live:
 0 [ax] 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 37 [r8]

(barrier 687 686 626)

;; Start of basic block 58, registers live: 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 37 [r8]
(code_label 626 687 282 58 280 "" [1 uses])

(note:HI 282 626 281 58 [bb 58] NOTE_INSN_BASIC_BLOCK)

(insn:TI 281 282 617 58 ./CStatUtilities.c:151 (set (reg/v:DF 22 xmm1 [orig:84 minEl.208 ] [84])
        (reg/v:DF 21 xmm0 [orig:63 minEl ] [63])) 94 {*movdf_integer} (nil)
    (expr_list:REG_DEAD (reg/v:DF 21 xmm0 [orig:63 minEl ] [63])
        (nil)))

(insn 617 281 618 58 ./CStatUtilities.c:151 (parallel [
            (set (reg/f:DI 5 di [orig:60 ivtmp.207 ] [60])
                (plus:DI (reg/f:DI 5 di [orig:60 ivtmp.207 ] [60])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 618 617 688 58 ./CStatUtilities.c:151 (set (reg/v:DF 21 xmm0 [orig:63 minEl ] [63])
        (reg/v:DF 22 xmm1 [orig:84 minEl.208 ] [84])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 281 (nil))
    (expr_list:REG_DEAD (reg/v:DF 22 xmm1 [orig:84 minEl.208 ] [84])
        (nil)))

(jump_insn 688 618 689 58 (set (pc)
        (label_ref 657)) -1 (nil)
    (nil))
;; End of basic block 58, registers live:
 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 37 [r8]

(barrier 689 688 625)

;; Start of basic block 59, registers live: 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 37 [r8]
(code_label 625 689 251 59 279 "" [1 uses])

(note:HI 251 625 250 59 [bb 59] NOTE_INSN_BASIC_BLOCK)

(insn:TI 250 251 690 59 ./CStatUtilities.c:151 (set (reg/v:DF 22 xmm1 [orig:83 minEl.208 ] [83])
        (reg/v:DF 21 xmm0 [orig:63 minEl ] [63])) 94 {*movdf_integer} (nil)
    (expr_list:REG_DEAD (reg/v:DF 21 xmm0 [orig:63 minEl ] [63])
        (nil)))

(jump_insn 690 250 691 59 (set (pc)
        (label_ref 534)) -1 (nil)
    (nil))
;; End of basic block 59, registers live:
 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 37 [r8]

(barrier 691 690 624)

;; Start of basic block 60, registers live: 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 37 [r8]
(code_label 624 691 220 60 278 "" [1 uses])

(note:HI 220 624 219 60 [bb 60] NOTE_INSN_BASIC_BLOCK)

(insn:TI 219 220 692 60 ./CStatUtilities.c:151 (set (reg/v:DF 22 xmm1 [orig:82 minEl.208 ] [82])
        (reg/v:DF 21 xmm0 [orig:63 minEl ] [63])) 94 {*movdf_integer} (nil)
    (expr_list:REG_DEAD (reg/v:DF 21 xmm0 [orig:63 minEl ] [63])
        (nil)))

(jump_insn 692 219 693 60 (set (pc)
        (label_ref 530)) -1 (nil)
    (nil))
;; End of basic block 60, registers live:
 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 37 [r8]

(barrier 693 692 584)

(note 584 693 0 NOTE_INSN_DELETED)


;; Function mean (mean)


Basic block 0:
IN:
Stack adjustment: 8
Reg 4: n+0
Reg 5: a+0
Variables:
  name: a
    offset 0
      (reg:DI 5 di [ a ])
  name: n
    offset 0
      (reg:SI 4 si [ n ])

OUT:
Stack adjustment: 8
Reg 4: n+0
Reg 5: a+0
Variables:
  name: a
    offset 0
      (reg:DI 5 di [ a ])
  name: n
    offset 0
      (reg:SI 4 si [ n ])


Basic block 1:
IN:
Stack adjustment: 8
Reg 4: n+0
Reg 5: a+0
Variables:
  name: a
    offset 0
      (reg:DI 5 di [ a ])
  name: n
    offset 0
      (reg:SI 4 si [ n ])

OUT:
Stack adjustment: 8
Reg 2: i+0
Reg 4: n+0
Reg 5: a+0
Reg 22: m+0
Variables:
  name: a
    offset 0
      (reg:DI 5 di [ a ])
  name: n
    offset 0
      (reg:SI 4 si [ n ])
  name: m
    offset 0
      (reg/v:DF 22 xmm1 [orig:75 m ] [75])
  name: i
    offset 0
      (reg/v:SI 2 cx [orig:73 i ] [73])


Basic block 2:
IN:
Stack adjustment: 8
Reg 2: i+0
Reg 4: n+0
Reg 5: a+0
Reg 22: m+0
Variables:
  name: a
    offset 0
      (reg:DI 5 di [ a ])
  name: n
    offset 0
      (reg:SI 4 si [ n ])
  name: m
    offset 0
      (reg/v:DF 22 xmm1 [orig:75 m ] [75])
  name: i
    offset 0
      (reg/v:SI 2 cx [orig:73 i ] [73])

OUT:
Stack adjustment: 8
Reg 2: i+0
Reg 4: n+0
Reg 5: a+0
Reg 22: m+0
Variables:
  name: a
    offset 0
      (reg:DI 5 di [ a ])
  name: n
    offset 0
      (reg:SI 4 si [ n ])
  name: m
    offset 0
      (reg/v:DF 22 xmm1 [orig:75 m ] [75])
  name: i
    offset 0
      (reg/v:SI 2 cx [orig:73 i ] [73])


Basic block 3:
IN:
Stack adjustment: 8
Reg 2: i+0
Reg 4: n+0
Reg 5: a+0
Reg 22: m+0
Variables:
  name: a
    offset 0
      (reg:DI 5 di [ a ])
  name: n
    offset 0
      (reg:SI 4 si [ n ])
  name: m
    offset 0
      (reg/v:DF 22 xmm1 [orig:75 m ] [75])
  name: i
    offset 0
      (reg/v:SI 2 cx [orig:73 i ] [73])

OUT:
Stack adjustment: 8
Reg 2: i+0
Reg 4: n+0
Reg 5: a+0
Reg 22: m+0
Variables:
  name: a
    offset 0
      (reg:DI 5 di [ a ])
  name: n
    offset 0
      (reg:SI 4 si [ n ])
  name: m
    offset 0
      (reg/v:DF 22 xmm1 [orig:75 m ] [75])
  name: i
    offset 0
      (reg/v:SI 2 cx [orig:73 i ] [73])


Basic block 4:
IN:
Stack adjustment: 8
Reg 2: i+0
Reg 4: n+0
Reg 5: a+0
Reg 22: m+0
Variables:
  name: a
    offset 0
      (reg:DI 5 di [ a ])
  name: n
    offset 0
      (reg:SI 4 si [ n ])
  name: m
    offset 0
      (reg/v:DF 22 xmm1 [orig:75 m ] [75])
  name: i
    offset 0
      (reg/v:SI 2 cx [orig:73 i ] [73])

OUT:
Stack adjustment: 8
Reg 2: i+0
Reg 4: n+0
Reg 5: a+0
Reg 22: m+0
Variables:
  name: a
    offset 0
      (reg:DI 5 di [ a ])
  name: n
    offset 0
      (reg:SI 4 si [ n ])
  name: m
    offset 0
      (reg/v:DF 22 xmm1 [orig:75 m ] [75])
  name: i
    offset 0
      (reg/v:SI 2 cx [orig:73 i ] [73])


Basic block 5:
IN:
Stack adjustment: 8
Reg 2: i+0
Reg 4: n+0
Reg 5: a+0
Reg 22: m+0
Variables:
  name: a
    offset 0
      (reg:DI 5 di [ a ])
  name: n
    offset 0
      (reg:SI 4 si [ n ])
  name: m
    offset 0
      (reg/v:DF 22 xmm1 [orig:75 m ] [75])
  name: i
    offset 0
      (reg/v:SI 2 cx [orig:73 i ] [73])

OUT:
Stack adjustment: 8
Reg 2: i+0
Reg 4: n+0
Reg 5: a+0
Reg 22: m+0
Variables:
  name: a
    offset 0
      (reg:DI 5 di [ a ])
  name: n
    offset 0
      (reg:SI 4 si [ n ])
  name: m
    offset 0
      (reg/v:DF 22 xmm1 [orig:75 m ] [75])
  name: i
    offset 0
      (reg/v:SI 2 cx [orig:73 i ] [73])


Basic block 6:
IN:
Stack adjustment: 8
Reg 2: i+0
Reg 4: n+0
Reg 5: a+0
Reg 22: m+0
Variables:
  name: a
    offset 0
      (reg:DI 5 di [ a ])
  name: n
    offset 0
      (reg:SI 4 si [ n ])
  name: m
    offset 0
      (reg/v:DF 22 xmm1 [orig:75 m ] [75])
  name: i
    offset 0
      (reg/v:SI 2 cx [orig:73 i ] [73])

OUT:
Stack adjustment: 8
Reg 2: i+0
Reg 4: n+0
Reg 5: a+0
Reg 22: m+0
Variables:
  name: a
    offset 0
      (reg:DI 5 di [ a ])
  name: n
    offset 0
      (reg:SI 4 si [ n ])
  name: m
    offset 0
      (reg/v:DF 22 xmm1 [orig:75 m ] [75])
  name: i
    offset 0
      (reg/v:SI 2 cx [orig:73 i ] [73])


Basic block 7:
IN:
Stack adjustment: 8
Reg 2: i+0
Reg 4: n+0
Reg 5: a+0
Reg 22: m+0
Variables:
  name: a
    offset 0
      (reg:DI 5 di [ a ])
  name: n
    offset 0
      (reg:SI 4 si [ n ])
  name: m
    offset 0
      (reg/v:DF 22 xmm1 [orig:75 m ] [75])
  name: i
    offset 0
      (reg/v:SI 2 cx [orig:73 i ] [73])

OUT:
Stack adjustment: 8
Reg 2: i+0
Reg 4: n+0
Reg 5: a+0
Reg 22: m+0
Variables:
  name: a
    offset 0
      (reg:DI 5 di [ a ])
  name: n
    offset 0
      (reg:SI 4 si [ n ])
  name: m
    offset 0
      (reg/v:DF 22 xmm1 [orig:75 m ] [75])
  name: i
    offset 0
      (reg/v:SI 2 cx [orig:73 i ] [73])


Basic block 8:
IN:
Stack adjustment: 8
Reg 2: i+0
Reg 4: n+0
Reg 5: a+0
Reg 22: m+0
Variables:
  name: a
    offset 0
      (reg:DI 5 di [ a ])
  name: n
    offset 0
      (reg:SI 4 si [ n ])
  name: m
    offset 0
      (reg/v:DF 22 xmm1 [orig:75 m ] [75])
  name: i
    offset 0
      (reg/v:SI 2 cx [orig:73 i ] [73])

OUT:
Stack adjustment: 8
Reg 2: i+0
Reg 4: n+0
Reg 5: a+0
Reg 22: m+0
Variables:
  name: a
    offset 0
      (reg:DI 5 di [ a ])
  name: n
    offset 0
      (reg:SI 4 si [ n ])
  name: m
    offset 0
      (reg/v:DF 22 xmm1 [orig:75 m ] [75])
  name: i
    offset 0
      (reg/v:SI 2 cx [orig:73 i ] [73])


Basic block 9:
IN:
Stack adjustment: 8
Reg 2: i+0
Reg 4: n+0
Reg 5: a+0
Reg 22: m+0
Variables:
  name: a
    offset 0
      (reg:DI 5 di [ a ])
  name: n
    offset 0
      (reg:SI 4 si [ n ])
  name: m
    offset 0
      (reg/v:DF 22 xmm1 [orig:75 m ] [75])
  name: i
    offset 0
      (reg/v:SI 2 cx [orig:73 i ] [73])

OUT:
Stack adjustment: 8
Reg 4: n+0
Reg 5: a+0
Reg 22: m+0
Variables:
  name: a
    offset 0
      (reg:DI 5 di [ a ])
  name: n
    offset 0
      (reg:SI 4 si [ n ])
  name: m
    offset 0
      (reg/v:DF 22 xmm1 [orig:75 m ] [75])


Basic block 10:
IN:
Stack adjustment: 8
Reg 2: i+0
Reg 4: n+0
Reg 5: a+0
Reg 22: m+0
Variables:
  name: a
    offset 0
      (reg:DI 5 di [ a ])
  name: n
    offset 0
      (reg:SI 4 si [ n ])
  name: m
    offset 0
      (reg/v:DF 22 xmm1 [orig:75 m ] [75])
  name: i
    offset 0
      (reg/v:SI 2 cx [orig:73 i ] [73])

OUT:
Stack adjustment: 8
Reg 2: i+0
Reg 4: n+0
Reg 5: a+0
Reg 22: m+0
Variables:
  name: a
    offset 0
      (reg:DI 5 di [ a ])
  name: n
    offset 0
      (reg:SI 4 si [ n ])
  name: m
    offset 0
      (reg/v:DF 22 xmm1 [orig:75 m ] [75])
  name: i
    offset 0
      (reg/v:SI 2 cx [orig:73 i ] [73])


Basic block 11:
IN:
Stack adjustment: 8
Reg 2: i+0
Reg 4: n+0
Reg 5: a+0
Reg 22: m+0
Variables:
  name: a
    offset 0
      (reg:DI 5 di [ a ])
  name: n
    offset 0
      (reg:SI 4 si [ n ])
  name: m
    offset 0
      (reg/v:DF 22 xmm1 [orig:75 m ] [75])
  name: i
    offset 0
      (reg/v:SI 2 cx [orig:73 i ] [73])

OUT:
Stack adjustment: 8
Reg 2: i+0
Reg 4: n+0
Reg 5: a+0
Reg 22: m+0
Variables:
  name: a
    offset 0
      (reg:DI 5 di [ a ])
  name: n
    offset 0
      (reg:SI 4 si [ n ])
  name: m
    offset 0
      (reg/v:DF 22 xmm1 [orig:75 m ] [75])
  name: i
    offset 0
      (reg/v:SI 2 cx [orig:73 i ] [73])


Basic block 12:
IN:
Stack adjustment: 8
Reg 2: i+0
Reg 4: n+0
Reg 5: a+0
Reg 22: m+0
Variables:
  name: a
    offset 0
      (reg:DI 5 di [ a ])
  name: n
    offset 0
      (reg:SI 4 si [ n ])
  name: m
    offset 0
      (reg/v:DF 22 xmm1 [orig:75 m ] [75])
  name: i
    offset 0
      (reg/v:SI 2 cx [orig:73 i ] [73])

OUT:
Stack adjustment: 8
Reg 2: i+0
Reg 4: n+0
Reg 5: a+0
Reg 22: m+0
Variables:
  name: a
    offset 0
      (reg:DI 5 di [ a ])
  name: n
    offset 0
      (reg:SI 4 si [ n ])
  name: m
    offset 0
      (reg/v:DF 22 xmm1 [orig:75 m ] [75])
  name: i
    offset 0
      (reg/v:SI 2 cx [orig:73 i ] [73])


Basic block 13:
IN:
Stack adjustment: 8
Reg 2: i+0
Reg 4: n+0
Reg 5: a+0
Reg 22: m+0
Variables:
  name: a
    offset 0
      (reg:DI 5 di [ a ])
  name: n
    offset 0
      (reg:SI 4 si [ n ])
  name: m
    offset 0
      (reg/v:DF 22 xmm1 [orig:75 m ] [75])
  name: i
    offset 0
      (reg/v:SI 2 cx [orig:73 i ] [73])

OUT:
Stack adjustment: 8
Reg 2: i+0
Reg 4: n+0
Reg 5: a+0
Reg 22: m+0
Variables:
  name: a
    offset 0
      (reg:DI 5 di [ a ])
  name: n
    offset 0
      (reg:SI 4 si [ n ])
  name: m
    offset 0
      (reg/v:DF 22 xmm1 [orig:75 m ] [75])
  name: i
    offset 0
      (reg/v:SI 2 cx [orig:73 i ] [73])


Basic block 14:
IN:
Stack adjustment: 8
Reg 2: i+0
Reg 4: n+0
Reg 5: a+0
Reg 22: m+0
Variables:
  name: a
    offset 0
      (reg:DI 5 di [ a ])
  name: n
    offset 0
      (reg:SI 4 si [ n ])
  name: m
    offset 0
      (reg/v:DF 22 xmm1 [orig:75 m ] [75])
  name: i
    offset 0
      (reg/v:SI 2 cx [orig:73 i ] [73])

OUT:
Stack adjustment: 8
Reg 2: i+0
Reg 4: n+0
Reg 5: a+0
Reg 22: m+0
Variables:
  name: a
    offset 0
      (reg:DI 5 di [ a ])
  name: n
    offset 0
      (reg:SI 4 si [ n ])
  name: m
    offset 0
      (reg/v:DF 22 xmm1 [orig:75 m ] [75])
  name: i
    offset 0
      (reg/v:SI 2 cx [orig:73 i ] [73])


Basic block 15:
IN:
Stack adjustment: 8
Reg 2: i+0
Reg 4: n+0
Reg 5: a+0
Reg 22: m+0
Variables:
  name: a
    offset 0
      (reg:DI 5 di [ a ])
  name: n
    offset 0
      (reg:SI 4 si [ n ])
  name: m
    offset 0
      (reg/v:DF 22 xmm1 [orig:75 m ] [75])
  name: i
    offset 0
      (reg/v:SI 2 cx [orig:73 i ] [73])

OUT:
Stack adjustment: 8
Reg 2: i+0
Reg 4: n+0
Reg 5: a+0
Reg 22: m+0
Variables:
  name: a
    offset 0
      (reg:DI 5 di [ a ])
  name: n
    offset 0
      (reg:SI 4 si [ n ])
  name: m
    offset 0
      (reg/v:DF 22 xmm1 [orig:75 m ] [75])
  name: i
    offset 0
      (reg/v:SI 2 cx [orig:73 i ] [73])


Basic block 16:
IN:
Stack adjustment: 8
Reg 2: i+0
Reg 4: n+0
Reg 5: a+0
Reg 22: m+0
Variables:
  name: a
    offset 0
      (reg:DI 5 di [ a ])
  name: n
    offset 0
      (reg:SI 4 si [ n ])
  name: m
    offset 0
      (reg/v:DF 22 xmm1 [orig:75 m ] [75])
  name: i
    offset 0
      (reg/v:SI 2 cx [orig:73 i ] [73])

OUT:
Stack adjustment: 8
Reg 2: i+0
Reg 4: n+0
Reg 5: a+0
Reg 22: m+0
Variables:
  name: a
    offset 0
      (reg:DI 5 di [ a ])
  name: n
    offset 0
      (reg:SI 4 si [ n ])
  name: m
    offset 0
      (reg/v:DF 22 xmm1 [orig:75 m ] [75])
  name: i
    offset 0
      (reg/v:SI 2 cx [orig:73 i ] [73])


Basic block 17:
IN:
Stack adjustment: 8
Reg 2: i+0
Reg 4: n+0
Reg 5: a+0
Reg 22: m+0
Variables:
  name: a
    offset 0
      (reg:DI 5 di [ a ])
  name: n
    offset 0
      (reg:SI 4 si [ n ])
  name: m
    offset 0
      (reg/v:DF 22 xmm1 [orig:75 m ] [75])
  name: i
    offset 0
      (reg/v:SI 2 cx [orig:73 i ] [73])

OUT:
Stack adjustment: 8
Reg 2: i+0
Reg 4: n+0
Reg 5: a+0
Reg 22: m+0
Variables:
  name: a
    offset 0
      (reg:DI 5 di [ a ])
  name: n
    offset 0
      (reg:SI 4 si [ n ])
  name: m
    offset 0
      (reg/v:DF 22 xmm1 [orig:75 m ] [75])
  name: i
    offset 0
      (reg/v:SI 2 cx [orig:73 i ] [73])


Basic block 18:
IN:
Stack adjustment: 8
Reg 4: n+0
Reg 5: a+0
Variables:
  name: a
    offset 0
      (reg:DI 5 di [ a ])
  name: n
    offset 0
      (reg:SI 4 si [ n ])

OUT:
Stack adjustment: 8
Reg 4: n+0
Reg 5: a+0
Reg 22: m+0
Variables:
  name: a
    offset 0
      (reg:DI 5 di [ a ])
  name: n
    offset 0
      (reg:SI 4 si [ n ])
  name: m
    offset 0
      (reg/v:DF 22 xmm1 [orig:75 m ] [75])


19 basic blocks, 31 edges.

Basic block 0 prev -1, next 1, loop_depth 0, count 0, freq 1111, maybe hot.
Predecessors:  ENTRY [100.0%]  (fallthru)
Successors:  1 [90.0%]  (fallthru,can_fallthru) 18 [10.0%]  (can_fallthru)
Registers live at start: 4 [si] 5 [di] 7 [sp]
Registers live at end: 4 [si] 5 [di] 7 [sp]

Basic block 1 prev 0, next 2, loop_depth 0, count 0, freq 1000, maybe hot.
Predecessors:  0 [90.0%]  (fallthru,can_fallthru)
Successors:  2 [90.0%]  (fallthru,can_fallthru) 17 [10.0%]  (can_fallthru)
Registers live at start: 4 [si] 5 [di] 7 [sp]
Registers live at end: 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]

Basic block 2 prev 1, next 3, loop_depth 0, count 0, freq 771, maybe hot.
Predecessors:  1 [90.0%]  (fallthru,can_fallthru)
Successors:  3 [87.5%]  (fallthru,can_fallthru) 16 [12.5%]  (can_fallthru)
Registers live at start: 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]
Registers live at end: 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]
Invalid sum of incoming frequencies 900, should be 771

Basic block 3 prev 2, next 4, loop_depth 0, count 0, freq 750, maybe hot.
Predecessors:  2 [87.5%]  (fallthru,can_fallthru)
Successors:  4 [85.7%]  (fallthru,can_fallthru) 15 [14.3%]  (can_fallthru)
Registers live at start: 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]
Registers live at end: 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]

Basic block 4 prev 3, next 5, loop_depth 0, count 0, freq 720, maybe hot.
Predecessors:  3 [85.7%]  (fallthru,can_fallthru)
Successors:  5 [83.3%]  (fallthru,can_fallthru) 14 [16.7%]  (can_fallthru)
Registers live at start: 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]
Registers live at end: 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]

Basic block 5 prev 4, next 6, loop_depth 0, count 0, freq 675, maybe hot.
Predecessors:  4 [83.3%]  (fallthru,can_fallthru)
Successors:  6 [80.0%]  (fallthru,can_fallthru) 13 [20.0%]  (can_fallthru)
Registers live at start: 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]
Registers live at end: 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]

Basic block 6 prev 5, next 7, loop_depth 0, count 0, freq 600, maybe hot.
Predecessors:  5 [80.0%]  (fallthru,can_fallthru)
Successors:  7 [75.0%]  (fallthru,can_fallthru) 12 [25.0%]  (can_fallthru)
Registers live at start: 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]
Registers live at end: 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]

Basic block 7 prev 6, next 8, loop_depth 0, count 0, freq 450, maybe hot.
Predecessors:  6 [75.0%]  (fallthru,can_fallthru)
Successors:  8 [66.7%]  (fallthru,can_fallthru) 11 [33.3%]  (can_fallthru)
Registers live at start: 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]
Registers live at end: 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]

Basic block 8 prev 7, next 9, loop_depth 0, count 0, freq 900, maybe hot.
Predecessors:  7 [66.7%]  (fallthru,can_fallthru)
Successors:  9 [50.0%]  (fallthru,can_fallthru) 10 [50.0%]  (can_fallthru)
Registers live at start: 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]
Registers live at end: 0 [ax] 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]
Invalid sum of incoming frequencies 300, should be 900

Basic block 9 prev 8, next 10, loop_depth 0, count 0, freq 900, maybe hot.
Predecessors:  8 [50.0%]  (fallthru,can_fallthru)
Successors:  10 [100.0%]  (fallthru,can_fallthru)
Registers live at start: 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]
Registers live at end: 0 [ax] 2 [cx] 4 [si] 7 [sp] 22 [xmm1]
Invalid sum of incoming frequencies 450, should be 900

Basic block 10 prev 9, next 11, loop_depth 0, count 0, freq 900, maybe hot.
Predecessors:  9 [100.0%]  (fallthru,can_fallthru) 8 [50.0%]  (can_fallthru)
Successors:  11 [100.0%]  (fallthru,can_fallthru)
Registers live at start: 0 [ax] 2 [cx] 4 [si] 7 [sp] 22 [xmm1]
Registers live at end: 0 [ax] 2 [cx] 4 [si] 7 [sp] 22 [xmm1]
Invalid sum of incoming frequencies 1350, should be 900

Basic block 11 prev 10, next 12, loop_depth 0, count 0, freq 900, maybe hot.
Predecessors:  10 [100.0%]  (fallthru,can_fallthru) 7 [33.3%]  (can_fallthru)
Successors:  12 [100.0%]  (fallthru,can_fallthru)
Registers live at start: 0 [ax] 2 [cx] 4 [si] 7 [sp] 22 [xmm1]
Registers live at end: 0 [ax] 2 [cx] 4 [si] 7 [sp] 22 [xmm1]
Invalid sum of incoming frequencies 1050, should be 900

Basic block 12 prev 11, next 13, loop_depth 0, count 0, freq 900, maybe hot.
Predecessors:  11 [100.0%]  (fallthru,can_fallthru) 6 [25.0%]  (can_fallthru)
Successors:  13 [100.0%]  (fallthru,can_fallthru)
Registers live at start: 0 [ax] 2 [cx] 4 [si] 7 [sp] 22 [xmm1]
Registers live at end: 0 [ax] 2 [cx] 4 [si] 7 [sp] 22 [xmm1]
Invalid sum of incoming frequencies 1050, should be 900

Basic block 13 prev 12, next 14, loop_depth 0, count 0, freq 900, maybe hot.
Predecessors:  12 [100.0%]  (fallthru,can_fallthru) 5 [20.0%]  (can_fallthru)
Successors:  14 [100.0%]  (fallthru,can_fallthru)
Registers live at start: 0 [ax] 2 [cx] 4 [si] 7 [sp] 22 [xmm1]
Registers live at end: 0 [ax] 2 [cx] 4 [si] 7 [sp] 22 [xmm1]
Invalid sum of incoming frequencies 1035, should be 900

Basic block 14 prev 13, next 15, loop_depth 0, count 0, freq 900, maybe hot.
Predecessors:  13 [100.0%]  (fallthru,can_fallthru) 4 [16.7%]  (can_fallthru)
Successors:  15 [100.0%]  (fallthru,can_fallthru)
Registers live at start: 0 [ax] 2 [cx] 4 [si] 7 [sp] 22 [xmm1]
Registers live at end: 0 [ax] 2 [cx] 4 [si] 7 [sp] 22 [xmm1]
Invalid sum of incoming frequencies 1020, should be 900

Basic block 15 prev 14, next 16, loop_depth 0, count 0, freq 900, maybe hot.
Predecessors:  14 [100.0%]  (fallthru,can_fallthru) 3 [14.3%]  (can_fallthru)
Successors:  16 [90.0%]  (fallthru,can_fallthru) 17 [10.0%]  (can_fallthru)
Registers live at start: 0 [ax] 2 [cx] 4 [si] 7 [sp] 22 [xmm1]
Registers live at end: 0 [ax] 2 [cx] 4 [si] 7 [sp] 22 [xmm1]
Invalid sum of incoming frequencies 1007, should be 900

Basic block 16 prev 15, next 17, loop_depth 1, count 0, freq 1013, maybe hot.
Predecessors:  15 [90.0%]  (fallthru,can_fallthru) 16 [90.0%]  (dfs_back,can_fallthru) 2 [12.5%]  (can_fallthru)
Successors:  16 [90.0%]  (dfs_back,can_fallthru) 17 [10.0%]  (fallthru,can_fallthru,loop_exit)
Registers live at start: 0 [ax] 2 [cx] 4 [si] 7 [sp] 22 [xmm1]
Registers live at end: 0 [ax] 2 [cx] 4 [si] 7 [sp] 22 [xmm1]
Invalid sum of incoming frequencies 1818, should be 1013

Basic block 17 prev 16, next 18, loop_depth 0, count 0, freq 1000, maybe hot.
Predecessors:  15 [10.0%]  (can_fallthru) 16 [10.0%]  (fallthru,can_fallthru,loop_exit) 1 [10.0%]  (can_fallthru)
Successors:  EXIT [100.0%] 
Registers live at start: 4 [si] 7 [sp] 22 [xmm1]
Registers live at end: 7 [sp] 21 [xmm0]
Invalid sum of incoming frequencies 291, should be 1000

Basic block 18 prev 17, next -2, loop_depth 0, count 0, freq 111, maybe hot.
Predecessors:  0 [10.0%]  (can_fallthru)
Successors:  EXIT [100.0%] 
Registers live at start: 4 [si] 7 [sp]
Registers live at end: 7 [sp] 21 [xmm0]

(note:HI 1 0 403 ("./CStatUtilities.c") 188)

(note 403 1 404 0 ( a (expr_list:REG_DEP_TRUE (reg:DI 5 di [ a ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 404 403 7 0 ( n (expr_list:REG_DEP_TRUE (reg:SI 4 si [ n ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 0, registers live: 4 [si] 5 [di] 7 [sp]
(note:HI 7 404 354 0 [bb 0] NOTE_INSN_BASIC_BLOCK)

(note 354 7 5 0 NOTE_INSN_PROLOGUE_END)

(note:HI 5 354 9 0 NOTE_INSN_FUNCTION_BEG)

(note:HI 9 5 10 0 ("./CStatUtilities.c") 192)

(insn:TI 10 9 11 0 ./CStatUtilities.c:192 (set (reg:CCNO 17 flags)
        (compare:CCNO (reg/v:SI 4 si [orig:63 n ] [63])
            (const_int 0 [0x0]))) 3 {*cmpsi_ccno_1} (nil)
    (nil))

(jump_insn:TI 11 10 18 0 ./CStatUtilities.c:192 (set (pc)
        (if_then_else (le (reg:CCNO 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 401)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 10 (nil))
    (expr_list:REG_DEAD (reg:CCNO 17 flags)
        (expr_list:REG_BR_PROB (const_int 1000 [0x3e8])
            (nil))))
;; End of basic block 0, registers live:
 4 [si] 5 [di] 7 [sp]

;; Start of basic block 1, registers live: 4 [si] 5 [di] 7 [sp]
(note:HI 18 11 58 1 [bb 1] NOTE_INSN_BASIC_BLOCK)

(note:HI 58 18 351 1 NOTE_INSN_DELETED)

(insn:TI 351 58 350 1 (set (reg:SI 1 dx [70])
        (subreg:SI (plus:DI (reg:DI 4 si [orig:63 n ] [63])
                (const_int -1 [0xffffffffffffffff])) 0)) 194 {*lea_1_rex64} (nil)
    (nil))

(insn 350 351 405 1 ./CStatUtilities.c:192 (set (reg/v:DF 22 xmm1 [orig:75 m ] [75])
        (const_double:DF 0.0 [0x0.0p+0])) 94 {*movdf_integer} (nil)
    (nil))

(note 405 350 66 1 ( m (expr_list:REG_DEP_TRUE (reg/v:DF 22 xmm1 [orig:75 m ] [75])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn:TI 66 405 406 1 ./CStatUtilities.c:192 (set (reg/v:SI 2 cx [orig:73 i ] [73])
        (const_int 1 [0x1])) 40 {*movsi_1} (nil)
    (nil))

(note 406 66 352 1 ( i (expr_list:REG_DEP_TRUE (reg/v:SI 2 cx [orig:73 i ] [73])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn 352 406 60 1 ./CStatUtilities.c:192 (set (reg/f:DI 0 ax [orig:74 ivtmp.242 ] [74])
        (plus:DI (reg/v/f:DI 5 di [orig:62 a ] [62])
            (const_int 8 [0x8]))) 196 {*lea_2_rex64} (nil)
    (nil))

(insn:TI 60 352 68 1 (parallel [
            (set (reg:SI 1 dx [70])
                (and:SI (reg:SI 1 dx [70])
                    (const_int 7 [0x7])))
            (clobber (reg:CC 17 flags))
        ]) 299 {*andsi_1} (insn_list:REG_DEP_TRUE 351 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 68 60 64 1 ./CStatUtilities.c:192 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 2 cx [orig:73 i ] [73])
            (reg/v:SI 4 si [orig:63 n ] [63]))) 5 {*cmpsi_1_insn} (insn_list:REG_DEP_OUTPUT 60 (insn_list:REG_DEP_TRUE 66 (nil)))
    (nil))

(insn 64 68 69 1 ./CStatUtilities.c:193 (set (reg/v:DF 22 xmm1 [orig:75 m ] [75])
        (plus:DF (reg/v:DF 22 xmm1 [orig:75 m ] [75])
            (mem:DF (reg/v/f:DI 5 di [orig:62 a ] [62]) [6 S8 A64]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_TRUE 350 (nil))
    (nil))

(jump_insn:TI 69 64 209 1 ./CStatUtilities.c:192 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 31)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 350 (insn_list:REG_DEP_ANTI 351 (insn_list:REG_DEP_ANTI 60 (insn_list:REG_DEP_ANTI 64 (insn_list:REG_DEP_ANTI 66 (insn_list:REG_DEP_ANTI 352 (insn_list:REG_DEP_TRUE 68 (nil))))))))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 1000 [0x3e8])
            (nil))))
;; End of basic block 1, registers live:
 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]

;; Start of basic block 2, registers live: 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]
(note:HI 209 69 207 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn:TI 207 209 208 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1 dx [70])
            (const_int 0 [0x0]))) 3 {*cmpsi_ccno_1} (nil)
    (nil))

(jump_insn:TI 208 207 190 2 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 22)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 207 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 1250 [0x4e2])
            (nil))))
;; End of basic block 2, registers live:
 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]

;; Start of basic block 3, registers live: 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]
(note:HI 190 208 188 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn:TI 188 190 189 3 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1 dx [70])
            (const_int 1 [0x1]))) 5 {*cmpsi_1_insn} (nil)
    (nil))

(jump_insn:TI 189 188 171 3 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 340)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 188 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 1428 [0x594])
            (nil))))
;; End of basic block 3, registers live:
 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]

;; Start of basic block 4, registers live: 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]
(note:HI 171 189 169 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn:TI 169 171 170 4 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1 dx [70])
            (const_int 2 [0x2]))) 5 {*cmpsi_1_insn} (nil)
    (nil))

(jump_insn:TI 170 169 152 4 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 341)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 169 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 1666 [0x682])
            (nil))))
;; End of basic block 4, registers live:
 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]

;; Start of basic block 5, registers live: 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]
(note:HI 152 170 150 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn:TI 150 152 151 5 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1 dx [70])
            (const_int 3 [0x3]))) 5 {*cmpsi_1_insn} (nil)
    (nil))

(jump_insn:TI 151 150 133 5 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 342)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 150 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 2000 [0x7d0])
            (nil))))
;; End of basic block 5, registers live:
 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]

;; Start of basic block 6, registers live: 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]
(note:HI 133 151 131 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn:TI 131 133 132 6 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1 dx [70])
            (const_int 4 [0x4]))) 5 {*cmpsi_1_insn} (nil)
    (nil))

(jump_insn:TI 132 131 114 6 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 343)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 131 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 2500 [0x9c4])
            (nil))))
;; End of basic block 6, registers live:
 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]

;; Start of basic block 7, registers live: 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]
(note:HI 114 132 112 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn:TI 112 114 113 7 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1 dx [70])
            (const_int 5 [0x5]))) 5 {*cmpsi_1_insn} (nil)
    (nil))

(jump_insn:TI 113 112 95 7 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 344)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 112 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 3333 [0xd05])
            (nil))))
;; End of basic block 7, registers live:
 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]

;; Start of basic block 8, registers live: 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]
(note:HI 95 113 93 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn:TI 93 95 94 8 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1 dx [70])
            (const_int 6 [0x6]))) 5 {*cmpsi_1_insn} (nil)
    (expr_list:REG_DEAD (reg:SI 1 dx [70])
        (nil)))

(jump_insn:TI 94 93 85 8 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 345)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 93 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 8, registers live:
 0 [ax] 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]

;; Start of basic block 9, registers live: 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]
(note:HI 85 94 79 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn:TI 79 85 349 9 ./CStatUtilities.c:193 (set (reg/v:DF 22 xmm1 [orig:75 m ] [75])
        (plus:DF (reg/v:DF 22 xmm1 [orig:75 m ] [75])
            (mem:DF (plus:DI (reg/v/f:DI 5 di [orig:62 a ] [62])
                    (const_int 8 [0x8])) [6 S8 A64]))) 616 {*fop_df_comm_sse} (nil)
    (nil))

(insn 349 79 81 9 ./CStatUtilities.c:192 (set (reg/f:DI 0 ax [orig:74 ivtmp.242 ] [74])
        (plus:DI (reg/v/f:DI 5 di [orig:62 a ] [62])
            (const_int 16 [0x10]))) 196 {*lea_2_rex64} (nil)
    (expr_list:REG_DEAD (reg/v/f:DI 5 di [orig:62 a ] [62])
        (nil)))

(insn 81 349 407 9 ./CStatUtilities.c:192 (set (strict_low_part (reg:QI 2 cx))
        (const_int 2 [0x2])) 58 {*movstrictqi_1} (nil)
    (expr_list:REG_EQUAL (const_int 2 [0x2])
        (nil)))
;; End of basic block 9, registers live:
 0 [ax] 2 [cx] 4 [si] 7 [sp] 22 [xmm1]

(note 407 81 408 10 ( i (nil)) NOTE_INSN_VAR_LOCATION)

(note 408 407 345 10 ( i (expr_list:REG_DEP_TRUE (reg/v:SI 2 cx [orig:73 i ] [73])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 10, registers live: 0 [ax] 2 [cx] 4 [si] 7 [sp] 22 [xmm1]
(code_label:HI 345 408 104 10 327 "" [1 uses])

(note:HI 104 345 98 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn:TI 98 104 100 10 ./CStatUtilities.c:193 (set (reg/v:DF 22 xmm1 [orig:75 m ] [75])
        (plus:DF (reg/v:DF 22 xmm1 [orig:75 m ] [75])
            (mem:DF (reg/f:DI 0 ax [orig:74 ivtmp.242 ] [74]) [6 S8 A64]))) 616 {*fop_df_comm_sse} (nil)
    (nil))

(insn 100 98 101 10 ./CStatUtilities.c:192 (parallel [
            (set (reg/v:SI 2 cx [orig:73 i ] [73])
                (plus:SI (reg/v:SI 2 cx [orig:73 i ] [73])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 101 100 344 10 ./CStatUtilities.c:192 (parallel [
            (set (reg/f:DI 0 ax [orig:74 ivtmp.242 ] [74])
                (plus:DI (reg/f:DI 0 ax [orig:74 ivtmp.242 ] [74])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (insn_list:REG_DEP_ANTI 98 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;; End of basic block 10, registers live:
 0 [ax] 2 [cx] 4 [si] 7 [sp] 22 [xmm1]

;; Start of basic block 11, registers live: 0 [ax] 2 [cx] 4 [si] 7 [sp] 22 [xmm1]
(code_label:HI 344 101 123 11 326 "" [1 uses])

(note:HI 123 344 117 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(insn:TI 117 123 119 11 ./CStatUtilities.c:193 (set (reg/v:DF 22 xmm1 [orig:75 m ] [75])
        (plus:DF (reg/v:DF 22 xmm1 [orig:75 m ] [75])
            (mem:DF (reg/f:DI 0 ax [orig:74 ivtmp.242 ] [74]) [6 S8 A64]))) 616 {*fop_df_comm_sse} (nil)
    (nil))

(insn 119 117 120 11 ./CStatUtilities.c:192 (parallel [
            (set (reg/v:SI 2 cx [orig:73 i ] [73])
                (plus:SI (reg/v:SI 2 cx [orig:73 i ] [73])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 120 119 343 11 ./CStatUtilities.c:192 (parallel [
            (set (reg/f:DI 0 ax [orig:74 ivtmp.242 ] [74])
                (plus:DI (reg/f:DI 0 ax [orig:74 ivtmp.242 ] [74])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (insn_list:REG_DEP_ANTI 117 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;; End of basic block 11, registers live:
 0 [ax] 2 [cx] 4 [si] 7 [sp] 22 [xmm1]

;; Start of basic block 12, registers live: 0 [ax] 2 [cx] 4 [si] 7 [sp] 22 [xmm1]
(code_label:HI 343 120 142 12 325 "" [1 uses])

(note:HI 142 343 136 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(insn:TI 136 142 138 12 ./CStatUtilities.c:193 (set (reg/v:DF 22 xmm1 [orig:75 m ] [75])
        (plus:DF (reg/v:DF 22 xmm1 [orig:75 m ] [75])
            (mem:DF (reg/f:DI 0 ax [orig:74 ivtmp.242 ] [74]) [6 S8 A64]))) 616 {*fop_df_comm_sse} (nil)
    (nil))

(insn 138 136 139 12 ./CStatUtilities.c:192 (parallel [
            (set (reg/v:SI 2 cx [orig:73 i ] [73])
                (plus:SI (reg/v:SI 2 cx [orig:73 i ] [73])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 139 138 342 12 ./CStatUtilities.c:192 (parallel [
            (set (reg/f:DI 0 ax [orig:74 ivtmp.242 ] [74])
                (plus:DI (reg/f:DI 0 ax [orig:74 ivtmp.242 ] [74])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (insn_list:REG_DEP_ANTI 136 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;; End of basic block 12, registers live:
 0 [ax] 2 [cx] 4 [si] 7 [sp] 22 [xmm1]

;; Start of basic block 13, registers live: 0 [ax] 2 [cx] 4 [si] 7 [sp] 22 [xmm1]
(code_label:HI 342 139 161 13 324 "" [1 uses])

(note:HI 161 342 155 13 [bb 13] NOTE_INSN_BASIC_BLOCK)

(insn:TI 155 161 157 13 ./CStatUtilities.c:193 (set (reg/v:DF 22 xmm1 [orig:75 m ] [75])
        (plus:DF (reg/v:DF 22 xmm1 [orig:75 m ] [75])
            (mem:DF (reg/f:DI 0 ax [orig:74 ivtmp.242 ] [74]) [6 S8 A64]))) 616 {*fop_df_comm_sse} (nil)
    (nil))

(insn 157 155 158 13 ./CStatUtilities.c:192 (parallel [
            (set (reg/v:SI 2 cx [orig:73 i ] [73])
                (plus:SI (reg/v:SI 2 cx [orig:73 i ] [73])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 158 157 341 13 ./CStatUtilities.c:192 (parallel [
            (set (reg/f:DI 0 ax [orig:74 ivtmp.242 ] [74])
                (plus:DI (reg/f:DI 0 ax [orig:74 ivtmp.242 ] [74])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (insn_list:REG_DEP_ANTI 155 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;; End of basic block 13, registers live:
 0 [ax] 2 [cx] 4 [si] 7 [sp] 22 [xmm1]

;; Start of basic block 14, registers live: 0 [ax] 2 [cx] 4 [si] 7 [sp] 22 [xmm1]
(code_label:HI 341 158 180 14 323 "" [1 uses])

(note:HI 180 341 174 14 [bb 14] NOTE_INSN_BASIC_BLOCK)

(insn:TI 174 180 176 14 ./CStatUtilities.c:193 (set (reg/v:DF 22 xmm1 [orig:75 m ] [75])
        (plus:DF (reg/v:DF 22 xmm1 [orig:75 m ] [75])
            (mem:DF (reg/f:DI 0 ax [orig:74 ivtmp.242 ] [74]) [6 S8 A64]))) 616 {*fop_df_comm_sse} (nil)
    (nil))

(insn 176 174 177 14 ./CStatUtilities.c:192 (parallel [
            (set (reg/v:SI 2 cx [orig:73 i ] [73])
                (plus:SI (reg/v:SI 2 cx [orig:73 i ] [73])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 177 176 340 14 ./CStatUtilities.c:192 (parallel [
            (set (reg/f:DI 0 ax [orig:74 ivtmp.242 ] [74])
                (plus:DI (reg/f:DI 0 ax [orig:74 ivtmp.242 ] [74])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (insn_list:REG_DEP_ANTI 174 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;; End of basic block 14, registers live:
 0 [ax] 2 [cx] 4 [si] 7 [sp] 22 [xmm1]

;; Start of basic block 15, registers live: 0 [ax] 2 [cx] 4 [si] 7 [sp] 22 [xmm1]
(code_label:HI 340 177 199 15 322 "" [1 uses])

(note:HI 199 340 195 15 [bb 15] NOTE_INSN_BASIC_BLOCK)

(insn:TI 195 199 193 15 ./CStatUtilities.c:192 (parallel [
            (set (reg/v:SI 2 cx [orig:73 i ] [73])
                (plus:SI (reg/v:SI 2 cx [orig:73 i ] [73])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 193 195 196 15 ./CStatUtilities.c:193 (set (reg/v:DF 22 xmm1 [orig:75 m ] [75])
        (plus:DF (reg/v:DF 22 xmm1 [orig:75 m ] [75])
            (mem:DF (reg/f:DI 0 ax [orig:74 ivtmp.242 ] [74]) [6 S8 A64]))) 616 {*fop_df_comm_sse} (nil)
    (nil))

(insn 196 193 197 15 ./CStatUtilities.c:192 (parallel [
            (set (reg/f:DI 0 ax [orig:74 ivtmp.242 ] [74])
                (plus:DI (reg/f:DI 0 ax [orig:74 ivtmp.242 ] [74])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (insn_list:REG_DEP_ANTI 193 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 197 196 198 15 ./CStatUtilities.c:192 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 2 cx [orig:73 i ] [73])
            (reg/v:SI 4 si [orig:63 n ] [63]))) 5 {*cmpsi_1_insn} (insn_list:REG_DEP_OUTPUT 196 (insn_list:REG_DEP_TRUE 195 (nil)))
    (nil))

(jump_insn:TI 198 197 22 15 ./CStatUtilities.c:192 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 31)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 193 (insn_list:REG_DEP_ANTI 195 (insn_list:REG_DEP_ANTI 196 (insn_list:REG_DEP_TRUE 197 (nil)))))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 1000 [0x3e8])
            (nil))))
;; End of basic block 15, registers live:
 0 [ax] 2 [cx] 4 [si] 7 [sp] 22 [xmm1]

;; Start of basic block 16, registers live: 0 [ax] 2 [cx] 4 [si] 7 [sp] 22 [xmm1]
(code_label:HI 22 198 23 16 294 "" [2 uses])

(note:HI 23 22 25 16 [bb 16] NOTE_INSN_BASIC_BLOCK)

(insn:TI 25 23 298 16 ./CStatUtilities.c:193 (set (reg/v:DF 22 xmm1 [orig:75 m ] [75])
        (plus:DF (reg/v:DF 22 xmm1 [orig:75 m ] [75])
            (mem:DF (reg/f:DI 0 ax [orig:74 ivtmp.242 ] [74]) [6 S8 A64]))) 616 {*fop_df_comm_sse} (nil)
    (nil))

(insn 298 25 212 16 ./CStatUtilities.c:192 (parallel [
            (set (reg/v:SI 2 cx [orig:73 i ] [73])
                (plus:SI (reg/v:SI 2 cx [orig:73 i ] [73])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 212 298 226 16 ./CStatUtilities.c:193 (set (reg/v:DF 22 xmm1 [orig:75 m ] [75])
        (plus:DF (reg/v:DF 22 xmm1 [orig:75 m ] [75])
            (mem:DF (plus:DI (reg/f:DI 0 ax [orig:74 ivtmp.242 ] [74])
                    (const_int 8 [0x8])) [6 S8 A64]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_TRUE 25 (nil))
    (nil))

(insn:TI 226 212 240 16 ./CStatUtilities.c:193 (set (reg/v:DF 22 xmm1 [orig:75 m ] [75])
        (plus:DF (reg/v:DF 22 xmm1 [orig:75 m ] [75])
            (mem:DF (plus:DI (reg/f:DI 0 ax [orig:74 ivtmp.242 ] [74])
                    (const_int 16 [0x10])) [6 S8 A64]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_TRUE 212 (nil))
    (nil))

(insn:TI 240 226 254 16 ./CStatUtilities.c:193 (set (reg/v:DF 22 xmm1 [orig:75 m ] [75])
        (plus:DF (reg/v:DF 22 xmm1 [orig:75 m ] [75])
            (mem:DF (plus:DI (reg/f:DI 0 ax [orig:74 ivtmp.242 ] [74])
                    (const_int 24 [0x18])) [6 S8 A64]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_TRUE 226 (nil))
    (nil))

(insn:TI 254 240 268 16 ./CStatUtilities.c:193 (set (reg/v:DF 22 xmm1 [orig:75 m ] [75])
        (plus:DF (reg/v:DF 22 xmm1 [orig:75 m ] [75])
            (mem:DF (plus:DI (reg/f:DI 0 ax [orig:74 ivtmp.242 ] [74])
                    (const_int 32 [0x20])) [6 S8 A64]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_TRUE 240 (nil))
    (nil))

(insn:TI 268 254 282 16 ./CStatUtilities.c:193 (set (reg/v:DF 22 xmm1 [orig:75 m ] [75])
        (plus:DF (reg/v:DF 22 xmm1 [orig:75 m ] [75])
            (mem:DF (plus:DI (reg/f:DI 0 ax [orig:74 ivtmp.242 ] [74])
                    (const_int 40 [0x28])) [6 S8 A64]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_TRUE 254 (nil))
    (nil))

(insn:TI 282 268 296 16 ./CStatUtilities.c:193 (set (reg/v:DF 22 xmm1 [orig:75 m ] [75])
        (plus:DF (reg/v:DF 22 xmm1 [orig:75 m ] [75])
            (mem:DF (plus:DI (reg/f:DI 0 ax [orig:74 ivtmp.242 ] [74])
                    (const_int 48 [0x30])) [6 S8 A64]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_TRUE 268 (nil))
    (nil))

(insn:TI 296 282 299 16 ./CStatUtilities.c:193 (set (reg/v:DF 22 xmm1 [orig:75 m ] [75])
        (plus:DF (reg/v:DF 22 xmm1 [orig:75 m ] [75])
            (mem:DF (plus:DI (reg/f:DI 0 ax [orig:74 ivtmp.242 ] [74])
                    (const_int 56 [0x38])) [6 S8 A64]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_TRUE 282 (nil))
    (nil))

(insn 299 296 300 16 ./CStatUtilities.c:192 (parallel [
            (set (reg/f:DI 0 ax [orig:74 ivtmp.242 ] [74])
                (plus:DI (reg/f:DI 0 ax [orig:74 ivtmp.242 ] [74])
                    (const_int 64 [0x40])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (insn_list:REG_DEP_ANTI 25 (insn_list:REG_DEP_ANTI 212 (insn_list:REG_DEP_ANTI 226 (insn_list:REG_DEP_ANTI 240 (insn_list:REG_DEP_ANTI 254 (insn_list:REG_DEP_ANTI 268 (insn_list:REG_DEP_ANTI 282 (insn_list:REG_DEP_ANTI 296 (nil)))))))))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 300 299 301 16 ./CStatUtilities.c:192 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 2 cx [orig:73 i ] [73])
            (reg/v:SI 4 si [orig:63 n ] [63]))) 5 {*cmpsi_1_insn} (insn_list:REG_DEP_OUTPUT 299 (insn_list:REG_DEP_TRUE 298 (nil)))
    (nil))

(jump_insn:TI 301 300 51 16 ./CStatUtilities.c:192 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 22)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 25 (insn_list:REG_DEP_ANTI 212 (insn_list:REG_DEP_ANTI 226 (insn_list:REG_DEP_ANTI 240 (insn_list:REG_DEP_ANTI 254 (insn_list:REG_DEP_ANTI 268 (insn_list:REG_DEP_ANTI 282 (insn_list:REG_DEP_ANTI 296 (insn_list:REG_DEP_ANTI 298 (insn_list:REG_DEP_ANTI 299 (insn_list:REG_DEP_TRUE 300 (nil))))))))))))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 9000 [0x2328])
            (nil))))
;; End of basic block 16, registers live:
 0 [ax] 2 [cx] 4 [si] 7 [sp] 22 [xmm1]

(note:HI 51 301 31 NOTE_INSN_LOOP_BEG)

;; Start of basic block 17, registers live: 4 [si] 7 [sp] 22 [xmm1]
(code_label:HI 31 51 32 17 293 "" [2 uses])

(note:HI 32 31 34 17 [bb 17] NOTE_INSN_BASIC_BLOCK)

(note:HI 34 32 38 17 NOTE_INSN_DELETED)

(note:HI 38 34 33 17 NOTE_INSN_FUNCTION_END)

(insn:TI 33 38 39 17 ./CStatUtilities.c:192 (set (reg:DF 21 xmm0 [65])
        (float:DF (reg/v:SI 4 si [orig:63 n ] [63]))) 175 {*floatsidf2_sse} (nil)
    (expr_list:REG_DEAD (reg/v:SI 4 si [orig:63 n ] [63])
        (nil)))

(note:HI 39 33 41 17 ("./CStatUtilities.c") 196)

(insn:TI 41 39 348 17 ./CStatUtilities.c:196 (set (reg/v:DF 22 xmm1 [orig:75 m ] [75])
        (div:DF (reg/v:DF 22 xmm1 [orig:75 m ] [75])
            (reg:DF 21 xmm0 [65]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 33 (nil))
    (expr_list:REG_DEAD (reg:DF 21 xmm0 [65])
        (nil)))

(insn:TI 348 41 47 17 ./CStatUtilities.c:196 (set (reg/i:DF 21 xmm0 [ <result> ])
        (reg/v:DF 22 xmm1 [orig:75 m ] [75])) 94 {*movdf_integer} (insn_list:REG_DEP_OUTPUT 33 (insn_list:REG_DEP_TRUE 41 (nil)))
    (expr_list:REG_DEAD (reg/v:DF 22 xmm1 [orig:75 m ] [75])
        (nil)))

(insn 47 348 297 17 ./CStatUtilities.c:196 (use (reg/i:DF 21 xmm0 [ <result> ])) -1 (insn_list:REG_DEP_ANTI 33 (insn_list:REG_DEP_ANTI 41 (insn_list:REG_DEP_TRUE 348 (nil))))
    (nil))

(note:HI 297 47 355 17 ("./CStatUtilities.c") 192)

(note 355 297 356 17 NOTE_INSN_EPILOGUE_BEG)

(jump_insn:TI 356 355 357 17 ./CStatUtilities.c:196 (return) 562 {return_internal} (insn_list:REG_DEP_TRUE 41 (insn_list:REG_DEP_TRUE 348 (insn_list:REG_DEP_ANTI 47 (insn_list:REG_DEP_ANTI 33 (nil)))))
    (nil))
;; End of basic block 17, registers live:
 7 [sp] 21 [xmm0]

(barrier 357 356 409)

(note 409 357 410 18 ( m (nil)) NOTE_INSN_VAR_LOCATION)

(note 410 409 401 18 ( i (nil)) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 18, registers live: 4 [si] 7 [sp]
(code_label 401 410 13 18 328 "" [1 uses])

(note:HI 13 401 402 18 [bb 18] NOTE_INSN_BASIC_BLOCK)

(note 402 13 359 18 NOTE_INSN_LOOP_END)

(insn:TI 359 402 353 18 ./CStatUtilities.c:192 (set (reg:DF 21 xmm0 [65])
        (float:DF (reg/v:SI 4 si [orig:63 n ] [63]))) 175 {*floatsidf2_sse} (nil)
    (expr_list:REG_DEAD (reg/v:SI 4 si [orig:63 n ] [63])
        (nil)))

(insn:TI 353 359 411 18 ./CStatUtilities.c:192 (set (reg/v:DF 22 xmm1 [orig:75 m ] [75])
        (const_double:DF 0.0 [0x0.0p+0])) 94 {*movdf_integer} (nil)
    (nil))

(note 411 353 360 18 ( m (expr_list:REG_DEP_TRUE (reg/v:DF 22 xmm1 [orig:75 m ] [75])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 360 411 361 18 ("./CStatUtilities.c") 196)

(insn:TI 361 360 362 18 ./CStatUtilities.c:196 (set (reg/v:DF 22 xmm1 [orig:75 m ] [75])
        (div:DF (reg/v:DF 22 xmm1 [orig:75 m ] [75])
            (reg:DF 21 xmm0 [65]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 353 (insn_list:REG_DEP_TRUE 359 (nil)))
    (expr_list:REG_DEAD (reg:DF 21 xmm0 [65])
        (nil)))

(insn:TI 362 361 363 18 ./CStatUtilities.c:196 (set (reg/i:DF 21 xmm0 [ <result> ])
        (reg/v:DF 22 xmm1 [orig:75 m ] [75])) 94 {*movdf_integer} (insn_list:REG_DEP_OUTPUT 359 (insn_list:REG_DEP_TRUE 361 (nil)))
    (expr_list:REG_DEAD (reg/v:DF 22 xmm1 [orig:75 m ] [75])
        (nil)))

(insn 363 362 395 18 ./CStatUtilities.c:196 (use (reg/i:DF 21 xmm0 [ <result> ])) -1 (insn_list:REG_DEP_ANTI 353 (insn_list:REG_DEP_ANTI 359 (insn_list:REG_DEP_ANTI 361 (insn_list:REG_DEP_TRUE 362 (nil)))))
    (nil))

(note 395 363 396 18 ("./CStatUtilities.c") 192)

(jump_insn:TI 396 395 400 18 ./CStatUtilities.c:196 (return) 562 {return_internal} (insn_list:REG_DEP_TRUE 361 (insn_list:REG_DEP_TRUE 362 (insn_list:REG_DEP_ANTI 363 (insn_list:REG_DEP_ANTI 359 (nil)))))
    (nil))
;; End of basic block 18, registers live:
 7 [sp] 21 [xmm0]

(barrier 400 396 347)

(note 347 400 0 NOTE_INSN_DELETED)


;; Function compareIndexedData (compareIndexedData)


Basic block 0:
IN:
Stack adjustment: 8
Reg 4: e2+0
Reg 5: e1+0
Variables:
  name: e1
    offset 0
      (reg:DI 5 di [ e1 ])
  name: e2
    offset 0
      (reg:DI 4 si [ e2 ])

OUT:
Stack adjustment: 8
Reg 4: e2+0
Reg 5: e1+0
Reg 21: v2+0
Reg 22: v1+0
Variables:
  name: v1
    offset 0
      (reg/v:DF 22 xmm1 [orig:59 v1 ] [59])
  name: v2
    offset 0
      (reg/v:DF 21 xmm0 [orig:58 v2 ] [58])
  name: e1
    offset 0
      (reg:DI 5 di [ e1 ])
  name: e2
    offset 0
      (reg:DI 4 si [ e2 ])


Basic block 1:
IN:
Stack adjustment: 8
Reg 4: e2+0
Reg 5: e1+0
Reg 21: v2+0
Reg 22: v1+0
Variables:
  name: v1
    offset 0
      (reg/v:DF 22 xmm1 [orig:59 v1 ] [59])
  name: v2
    offset 0
      (reg/v:DF 21 xmm0 [orig:58 v2 ] [58])
  name: e1
    offset 0
      (reg:DI 5 di [ e1 ])
  name: e2
    offset 0
      (reg:DI 4 si [ e2 ])

OUT:
Stack adjustment: 8
Reg 4: e2+0
Reg 5: e1+0
Reg 21: v2+0
Reg 22: v1+0
Variables:
  name: v1
    offset 0
      (reg/v:DF 22 xmm1 [orig:59 v1 ] [59])
  name: v2
    offset 0
      (reg/v:DF 21 xmm0 [orig:58 v2 ] [58])
  name: e1
    offset 0
      (reg:DI 5 di [ e1 ])
  name: e2
    offset 0
      (reg:DI 4 si [ e2 ])


Basic block 2:
IN:
Stack adjustment: 8
Reg 4: e2+0
Reg 5: e1+0
Reg 21: v2+0
Reg 22: v1+0
Variables:
  name: v1
    offset 0
      (reg/v:DF 22 xmm1 [orig:59 v1 ] [59])
  name: v2
    offset 0
      (reg/v:DF 21 xmm0 [orig:58 v2 ] [58])
  name: e1
    offset 0
      (reg:DI 5 di [ e1 ])
  name: e2
    offset 0
      (reg:DI 4 si [ e2 ])

OUT:
Stack adjustment: 8
Reg 4: e2+0
Reg 5: e1+0
Reg 21: v2+0
Reg 22: v1+0
Variables:
  name: v1
    offset 0
      (reg/v:DF 22 xmm1 [orig:59 v1 ] [59])
  name: v2
    offset 0
      (reg/v:DF 21 xmm0 [orig:58 v2 ] [58])
  name: e1
    offset 0
      (reg:DI 5 di [ e1 ])
  name: e2
    offset 0
      (reg:DI 4 si [ e2 ])


3 basic blocks, 5 edges.

Basic block 0 prev -1, next 1, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors:  ENTRY [100.0%]  (fallthru)
Successors:  2 [33.0%]  (can_fallthru) 1 [67.0%]  (fallthru,can_fallthru)
Registers live at start: 4 [si] 5 [di] 7 [sp]
Registers live at end: 0 [ax] 7 [sp] 21 [xmm0] 22 [xmm1]

Basic block 1 prev 0, next 2, loop_depth 0, count 0, freq 6700, maybe hot.
Predecessors:  0 [67.0%]  (fallthru,can_fallthru)
Successors:  2 [100.0%]  (fallthru,can_fallthru)
Registers live at start: 7 [sp] 21 [xmm0] 22 [xmm1]
Registers live at end: 0 [ax] 7 [sp]

Basic block 2 prev 1, next -2, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors:  1 [100.0%]  (fallthru,can_fallthru) 0 [33.0%]  (can_fallthru)
Successors:  EXIT [100.0%] 
Registers live at start: 0 [ax] 7 [sp]
Registers live at end: 0 [ax] 7 [sp]

(note:HI 1 0 62 ("./CStatUtilities.c") 246)

(note 62 1 63 0 ( e1 (expr_list:REG_DEP_TRUE (reg:DI 5 di [ e1 ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 63 62 7 0 ( e2 (expr_list:REG_DEP_TRUE (reg:DI 4 si [ e2 ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 0, registers live: 4 [si] 5 [di] 7 [sp]
(note:HI 7 63 54 0 [bb 0] NOTE_INSN_BASIC_BLOCK)

(note 54 7 5 0 NOTE_INSN_PROLOGUE_END)

(note:HI 5 54 9 0 NOTE_INSN_FUNCTION_BEG)

(note:HI 9 5 10 0 ("./CStatUtilities.c") 247)

(insn:TI 10 9 64 0 ./CStatUtilities.c:247 (set (reg/v:DF 22 xmm1 [orig:59 v1 ] [59])
        (mem/s:DF (reg/v/f:DI 5 di [orig:62 e1 ] [62]) [6 <variable>.signal+0 S8 A64])) 94 {*movdf_integer} (nil)
    (expr_list:REG_DEAD (reg/v/f:DI 5 di [orig:62 e1 ] [62])
        (nil)))

(note 64 10 13 0 ( v1 (expr_list:REG_DEP_TRUE (reg/v:DF 22 xmm1 [orig:59 v1 ] [59])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note:HI 13 64 21 0 ("./CStatUtilities.c") 250)

(insn 21 13 11 0 ./CStatUtilities.c:250 (set (reg:SI 0 ax [orig:60 D.5346 ] [60])
        (const_int -1 [0xffffffffffffffff])) 40 {*movsi_1} (nil)
    (nil))

(note:HI 11 21 12 0 ("./CStatUtilities.c") 248)

(insn:TI 12 11 65 0 ./CStatUtilities.c:248 (set (reg/v:DF 21 xmm0 [orig:58 v2 ] [58])
        (mem/s:DF (reg/v/f:DI 4 si [orig:63 e2 ] [63]) [6 <variable>.signal+0 S8 A64])) 94 {*movdf_integer} (nil)
    (expr_list:REG_DEAD (reg/v/f:DI 4 si [orig:63 e2 ] [63])
        (nil)))

(note 65 12 61 0 ( v2 (expr_list:REG_DEP_TRUE (reg/v:DF 21 xmm0 [orig:58 v2 ] [58])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 61 65 14 0 ("./CStatUtilities.c") 250)

(insn:TI 14 61 15 0 ./CStatUtilities.c:250 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg/v:DF 21 xmm0 [orig:58 v2 ] [58])
            (reg/v:DF 22 xmm1 [orig:59 v1 ] [59]))) 31 {*cmpfp_iu_sse} (insn_list:REG_DEP_TRUE 10 (insn_list:REG_DEP_TRUE 12 (nil)))
    (nil))

(jump_insn 15 14 25 0 ./CStatUtilities.c:250 (set (pc)
        (if_then_else (gt (reg:CCFPU 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 29)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 10 (insn_list:REG_DEP_ANTI 12 (insn_list:REG_DEP_ANTI 21 (insn_list:REG_DEP_TRUE 14 (nil)))))
    (expr_list:REG_DEAD (reg:CCFPU 17 flags)
        (expr_list:REG_BR_PROB (const_int 3300 [0xce4])
            (nil))))
;; End of basic block 0, registers live:
 0 [ax] 7 [sp] 21 [xmm0] 22 [xmm1]

;; Start of basic block 1, registers live: 7 [sp] 21 [xmm0] 22 [xmm1]
(note:HI 25 15 58 1 [bb 1] NOTE_INSN_BASIC_BLOCK)

(insn:TI 58 25 59 1 ./CStatUtilities.c:250 (parallel [
            (set (reg:SI 0 ax [orig:60 D.5346 ] [60])
                (const_int 0 [0x0]))
            (clobber (reg:CC 17 flags))
        ]) 38 {*movsi_xor} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 59 58 60 1 ./CStatUtilities.c:250 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg/v:DF 22 xmm1 [orig:59 v1 ] [59])
            (reg/v:DF 21 xmm0 [orig:58 v2 ] [58]))) 31 {*cmpfp_iu_sse} (insn_list:REG_DEP_OUTPUT 58 (nil))
    (expr_list:REG_DEAD (reg/v:DF 22 xmm1 [orig:59 v1 ] [59])
        (expr_list:REG_DEAD (reg/v:DF 21 xmm0 [orig:58 v2 ] [58])
            (nil))))

(insn:TI 60 59 29 1 ./CStatUtilities.c:250 (set (strict_low_part (reg:QI 0 ax [orig:60 D.5346 ] [60]))
        (gt:QI (reg:CCFPU 17 flags)
            (const_int 0 [0x0]))) 528 {*setcc_2} (insn_list:REG_DEP_TRUE 59 (insn_list:REG_DEP_TRUE 58 (nil)))
    (expr_list:REG_DEAD (reg:CCFPU 17 flags)
        (nil)))
;; End of basic block 1, registers live:
 0 [ax] 7 [sp]

;; Start of basic block 2, registers live: 0 [ax] 7 [sp]
(code_label:HI 29 60 30 2 333 "" [1 uses])

(note:HI 30 29 34 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note:HI 34 30 35 2 NOTE_INSN_FUNCTION_END)

(note:HI 35 34 43 2 ("./CStatUtilities.c") 253)

(insn 43 35 56 2 ./CStatUtilities.c:253 (use (reg/i:SI 0 ax [ <result> ])) -1 (nil)
    (nil))

(jump_insn:TI 56 43 55 2 ./CStatUtilities.c:253 (return) 562 {return_internal} (insn_list:REG_DEP_ANTI 43 (nil))
    (nil))
;; End of basic block 2, registers live:
 0 [ax] 7 [sp]

(barrier 55 56 52)

(note 52 55 0 NOTE_INSN_DELETED)


;; Function ran0 (ran0)


Basic block 0:
IN:
Stack adjustment: 8
Reg 5: idum+0
Variables:
  name: idum
    offset 0
      (reg:DI 5 di [ idum ])

OUT:
Stack adjustment: 8
Reg 5: idum+0
Variables:
  name: idum
    offset 0
      (reg:DI 5 di [ idum ])


Basic block 1:
IN:
Stack adjustment: 8
Reg 5: idum+0
Variables:
  name: idum
    offset 0
      (reg:DI 5 di [ idum ])

OUT:
Stack adjustment: 8
Reg 5: idum+0
Variables:
  name: idum
    offset 0
      (reg:DI 5 di [ idum ])


Basic block 2:
IN:
Stack adjustment: 8
Reg 5: idum+0
Variables:
  name: idum
    offset 0
      (reg:DI 5 di [ idum ])

OUT:
Stack adjustment: 8
Reg 5: idum+0
Variables:
  name: idum
    offset 0
      (reg:DI 5 di [ idum ])


3 basic blocks, 5 edges.

Basic block 0 prev -1, next 1, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors:  ENTRY [100.0%]  (fallthru)
Successors:  2 [65.0%]  (can_fallthru) 1 [35.0%]  (fallthru,can_fallthru)
Registers live at start: 5 [di] 7 [sp]
Registers live at end: 2 [cx] 5 [di] 7 [sp]

Basic block 1 prev 0, next 2, loop_depth 0, count 0, freq 3505, maybe hot.
Predecessors:  0 [35.0%]  (fallthru,can_fallthru)
Successors:  2 [100.0%]  (fallthru,can_fallthru)
Registers live at start: 2 [cx] 5 [di] 7 [sp]
Registers live at end: 2 [cx] 5 [di] 7 [sp]

Basic block 2 prev 1, next -2, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors:  0 [65.0%]  (can_fallthru) 1 [100.0%]  (fallthru,can_fallthru)
Successors:  EXIT [100.0%] 
Registers live at start: 2 [cx] 5 [di] 7 [sp]
Registers live at end: 7 [sp] 21 [xmm0]

(note:HI 1 0 78 ("./CStatUtilities.c") 380)

(note 78 1 6 0 ( idum (expr_list:REG_DEP_TRUE (reg:DI 5 di [ idum ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 0, registers live: 5 [di] 7 [sp]
(note:HI 6 78 70 0 [bb 0] NOTE_INSN_BASIC_BLOCK)

(note 70 6 4 0 NOTE_INSN_PROLOGUE_END)

(note:HI 4 70 8 0 NOTE_INSN_FUNCTION_BEG)

(note:HI 8 4 9 0 ("./CStatUtilities.c") 385)

(note:HI 9 8 22 0 NOTE_INSN_DELETED)

(note:HI 22 9 66 0 NOTE_INSN_DELETED)

(insn:TI 66 22 11 0 ./CStatUtilities.c:385 (set (reg:DI 2 cx [orig:60 temp.296 ] [60])
        (mem:DI (reg/v/f:DI 5 di [orig:64 idum ] [64]) [12 S8 A64])) 81 {*movdi_1_rex64} (nil)
    (nil))

(note:HI 11 66 12 0 ("./CStatUtilities.c") 386)

(insn 12 11 74 0 ./CStatUtilities.c:386 (set (reg:DI 37 r8 [66])
        (const_int 4730756183288445817 [0x41a705af1fe3fb79])) 81 {*movdi_1_rex64} (nil)
    (expr_list:REG_EQUIV (const_int 4730756183288445817 [0x41a705af1fe3fb79])
        (nil)))

(note 74 12 10 0 ("./CStatUtilities.c") 385)

(insn:TI 10 74 75 0 ./CStatUtilities.c:385 (parallel [
            (set (reg:DI 2 cx [orig:60 temp.296 ] [60])
                (xor:DI (reg:DI 2 cx [orig:60 temp.296 ] [60])
                    (const_int 123459876 [0x75bd924])))
            (clobber (reg:CC 17 flags))
        ]) 337 {*xordi_1_rex64} (insn_list:REG_DEP_TRUE 66 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(note 75 10 67 0 ("./CStatUtilities.c") 386)

(insn:TI 67 75 68 0 ./CStatUtilities.c:386 (set (reg:DI 0 ax)
        (reg:DI 2 cx [orig:60 temp.296 ] [60])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_TRUE 10 (nil))
    (nil))

(insn 68 67 13 0 ./CStatUtilities.c:386 (set (reg:DI 4 si [68])
        (reg:DI 2 cx [orig:60 temp.296 ] [60])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_TRUE 10 (nil))
    (nil))

(insn:TI 13 68 79 0 ./CStatUtilities.c:386 (parallel [
            (set (reg/v:DI 1 dx [orig:61 k ] [61])
                (truncate:DI (lshiftrt:TI (mult:TI (sign_extend:TI (reg:DI 0 ax))
                            (sign_extend:TI (reg:DI 37 r8 [66])))
                        (const_int 64 [0x40]))))
            (clobber (reg:DI 0 ax))
            (clobber (reg:CC 17 flags))
        ]) 269 {*smuldi3_highpart_rex64} (insn_list:REG_DEP_TRUE 12 (insn_list:REG_DEP_TRUE 67 (nil)))
    (expr_list:REG_DEAD (reg:DI 0 ax)
        (expr_list:REG_DEAD (reg:DI 37 r8 [66])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (expr_list:REG_UNUSED (reg:DI 0 ax)
                    (expr_list:REG_EQUAL (truncate:DI (lshiftrt:TI (mult:TI (sign_extend:TI (reg:DI 2 cx [orig:60 temp.296 ] [60]))
                                    (const_int 4730756183288445817 [0x41a705af1fe3fb79]))
                                (const_int 64 [0x40])))
                        (nil)))))))

(note 79 13 15 0 ( k (expr_list:REG_DEP_TRUE (reg/v:DI 1 dx [orig:61 k ] [61])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn 15 79 14 0 ./CStatUtilities.c:386 (parallel [
            (set (reg:DI 4 si [68])
                (ashiftrt:DI (reg:DI 4 si [68])
                    (const_int 63 [0x3f])))
            (clobber (reg:CC 17 flags))
        ]) 432 {*ashrdi3_1_rex64} (insn_list:REG_DEP_TRUE 68 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 14 15 16 0 ./CStatUtilities.c:386 (parallel [
            (set (reg/v:DI 1 dx [orig:61 k ] [61])
                (ashiftrt:DI (reg/v:DI 1 dx [orig:61 k ] [61])
                    (const_int 15 [0xf])))
            (clobber (reg:CC 17 flags))
        ]) 432 {*ashrdi3_1_rex64} (insn_list:REG_DEP_TRUE 13 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 16 14 17 0 ./CStatUtilities.c:386 (parallel [
            (set (reg/v:DI 1 dx [orig:61 k ] [61])
                (minus:DI (reg/v:DI 1 dx [orig:61 k ] [61])
                    (reg:DI 4 si [68])))
            (clobber (reg:CC 17 flags))
        ]) 235 {*subdi_1_rex64} (insn_list:REG_DEP_TRUE 15 (insn_list:REG_DEP_TRUE 14 (nil)))
    (expr_list:REG_DEAD (reg:DI 4 si [68])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (expr_list:REG_EQUAL (div:DI (reg:DI 2 cx [orig:60 temp.296 ] [60])
                    (const_int 127773 [0x1f31d]))
                (nil)))))

(note:HI 17 16 18 0 ("./CStatUtilities.c") 387)

(insn:TI 18 17 21 0 ./CStatUtilities.c:387 (parallel [
            (set (reg:DI 0 ax [69])
                (mult:DI (reg/v:DI 1 dx [orig:61 k ] [61])
                    (const_int 127773 [0x1f31d])))
            (clobber (reg:CC 17 flags))
        ]) 255 {*muldi3_1_rex64} (insn_list:REG_DEP_ANTI 13 (insn_list:REG_DEP_OUTPUT 67 (insn_list:REG_DEP_TRUE 16 (nil))))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 21 18 80 0 ./CStatUtilities.c:387 (parallel [
            (set (reg:DI 1 dx [72])
                (mult:DI (reg/v:DI 1 dx [orig:61 k ] [61])
                    (const_int 2836 [0xb14])))
            (clobber (reg:CC 17 flags))
        ]) 255 {*muldi3_1_rex64} (insn_list:REG_DEP_ANTI 18 (insn_list:REG_DEP_TRUE 16 (nil)))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(note 80 21 19 0 ( k (nil)) NOTE_INSN_VAR_LOCATION)

(insn:TI 19 80 20 0 ./CStatUtilities.c:387 (parallel [
            (set (reg:DI 2 cx [orig:60 temp.296 ] [60])
                (minus:DI (reg:DI 2 cx [orig:60 temp.296 ] [60])
                    (reg:DI 0 ax [69])))
            (clobber (reg:CC 17 flags))
        ]) 235 {*subdi_1_rex64} (insn_list:REG_DEP_ANTI 67 (insn_list:REG_DEP_ANTI 68 (insn_list:REG_DEP_TRUE 10 (insn_list:REG_DEP_TRUE 18 (nil)))))
    (expr_list:REG_DEAD (reg:DI 0 ax [69])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))

(insn:TI 20 19 62 0 ./CStatUtilities.c:387 (parallel [
            (set (reg:DI 2 cx [orig:80 temp.297 ] [80])
                (mult:DI (reg:DI 2 cx [orig:60 temp.296 ] [60])
                    (const_int 16807 [0x41a7])))
            (clobber (reg:CC 17 flags))
        ]) 255 {*muldi3_1_rex64} (insn_list:REG_DEP_TRUE 19 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 62 20 24 0 ./CStatUtilities.c:387 (parallel [
            (set (reg:DI 2 cx [orig:80 temp.297 ] [80])
                (minus:DI (reg:DI 2 cx [orig:80 temp.297 ] [80])
                    (reg:DI 1 dx [72])))
            (clobber (reg:CC 17 flags))
        ]) 235 {*subdi_1_rex64} (insn_list:REG_DEP_TRUE 20 (insn_list:REG_DEP_TRUE 21 (nil)))
    (expr_list:REG_DEAD (reg:DI 1 dx [72])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))

(note:HI 24 62 25 0 ("./CStatUtilities.c") 389)

(insn:TI 25 24 76 0 ./CStatUtilities.c:389 (set (reg:CCGOC 17 flags)
        (compare:CCGOC (reg:DI 2 cx [orig:80 temp.297 ] [80])
            (const_int 0 [0x0]))) 0 {cmpdi_ccno_1_rex64} (insn_list:REG_DEP_OUTPUT 10 (insn_list:REG_DEP_OUTPUT 13 (insn_list:REG_DEP_OUTPUT 14 (insn_list:REG_DEP_OUTPUT 15 (insn_list:REG_DEP_OUTPUT 16 (insn_list:REG_DEP_OUTPUT 18 (insn_list:REG_DEP_OUTPUT 19 (insn_list:REG_DEP_OUTPUT 20 (insn_list:REG_DEP_OUTPUT 21 (insn_list:REG_DEP_TRUE 62 (nil)))))))))))
    (nil))

(note 76 25 23 0 ("./CStatUtilities.c") 387)

(insn 23 76 77 0 ./CStatUtilities.c:387 (set (mem:DI (reg/v/f:DI 5 di [orig:64 idum ] [64]) [12 S8 A64])
        (reg:DI 2 cx [orig:80 temp.297 ] [80])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_TRUE 62 (insn_list:REG_DEP_ANTI 66 (nil)))
    (nil))

(note 77 23 26 0 ("./CStatUtilities.c") 389)

(jump_insn:TI 26 77 28 0 ./CStatUtilities.c:389 (set (pc)
        (if_then_else (ge (reg:CCGOC 17 flags)
                (const_int 0 [0x0]))
            (label_ref 31)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 66 (insn_list:REG_DEP_ANTI 10 (insn_list:REG_DEP_ANTI 12 (insn_list:REG_DEP_ANTI 67 (insn_list:REG_DEP_ANTI 13 (insn_list:REG_DEP_ANTI 14 (insn_list:REG_DEP_ANTI 68 (insn_list:REG_DEP_ANTI 15 (insn_list:REG_DEP_ANTI 16 (insn_list:REG_DEP_ANTI 18 (insn_list:REG_DEP_ANTI 19 (insn_list:REG_DEP_ANTI 20 (insn_list:REG_DEP_ANTI 21 (insn_list:REG_DEP_ANTI 62 (insn_list:REG_DEP_TRUE 25 (insn_list:REG_DEP_ANTI 23 (nil)))))))))))))))))
    (expr_list:REG_DEAD (reg:CCGOC 17 flags)
        (expr_list:REG_BR_PROB (const_int 6495 [0x195f])
            (nil))))
;; End of basic block 0, registers live:
 2 [cx] 5 [di] 7 [sp]

;; Start of basic block 1, registers live: 2 [cx] 5 [di] 7 [sp]
(note:HI 28 26 29 1 [bb 1] NOTE_INSN_BASIC_BLOCK)

(note:HI 29 28 61 1 NOTE_INSN_DELETED)

(insn:TI 61 29 30 1 ./CStatUtilities.c:389 (parallel [
            (set (reg:DI 2 cx [orig:80 temp.297 ] [80])
                (plus:DI (reg:DI 2 cx [orig:80 temp.297 ] [80])
                    (const_int 2147483647 [0x7fffffff])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 30 61 31 1 ./CStatUtilities.c:389 (set (mem:DI (reg/v/f:DI 5 di [orig:64 idum ] [64]) [12 S8 A64])
        (reg:DI 2 cx [orig:80 temp.297 ] [80])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_TRUE 61 (nil))
    (expr_list:REG_EQUAL (plus:DI (reg:DI 59 [ temp.297 ])
            (const_int 2147483647 [0x7fffffff]))
        (nil)))
;; End of basic block 1, registers live:
 2 [cx] 5 [di] 7 [sp]

;; Start of basic block 2, registers live: 2 [cx] 5 [di] 7 [sp]
(code_label:HI 31 30 32 2 336 "" [1 uses])

(note:HI 32 31 33 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note:HI 33 32 35 2 NOTE_INSN_DELETED)

(note:HI 35 33 39 2 ("./CStatUtilities.c") 391)

(note:HI 39 35 41 2 NOTE_INSN_DELETED)

(note:HI 41 39 45 2 NOTE_INSN_DELETED)

(note:HI 45 41 38 2 NOTE_INSN_FUNCTION_END)

(insn:TI 38 45 69 2 ./CStatUtilities.c:391 (set (reg:DF 21 xmm0 [76])
        (float:DF (reg:DI 2 cx [orig:80 temp.297 ] [80]))) 178 {*floatdidf2_sse} (nil)
    (nil))

(insn 69 38 36 2 ./CStatUtilities.c:391 (set (reg:DI 38 r9 [74])
        (reg:DI 2 cx [orig:80 temp.297 ] [80])) 81 {*movdi_1_rex64} (nil)
    (expr_list:REG_DEAD (reg:DI 2 cx [orig:80 temp.297 ] [80])
        (nil)))

(insn:TI 36 69 37 2 ./CStatUtilities.c:391 (parallel [
            (set (reg:DI 38 r9 [74])
                (xor:DI (reg:DI 38 r9 [74])
                    (const_int 123459876 [0x75bd924])))
            (clobber (reg:CC 17 flags))
        ]) 337 {*xordi_1_rex64} (insn_list:REG_DEP_TRUE 69 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_EQUIV (mem:DI (reg/v/f:DI 5 di [orig:64 idum ] [64]) [12 S8 A64])
            (nil))))

(insn:TI 37 36 40 2 ./CStatUtilities.c:391 (set (mem:DI (reg/v/f:DI 5 di [orig:64 idum ] [64]) [12 S8 A64])
        (reg:DI 38 r9 [74])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_TRUE 36 (nil))
    (expr_list:REG_DEAD (reg:DI 38 r9 [74])
        (expr_list:REG_DEAD (reg/v/f:DI 5 di [orig:64 idum ] [64])
            (expr_list:REG_EQUAL (xor:DI (reg:DI 2 cx [orig:80 temp.297 ] [80])
                    (const_int 123459876 [0x75bd924]))
                (nil)))))

(insn:TI 40 37 46 2 ./CStatUtilities.c:391 (set (reg:DF 21 xmm0 [76])
        (mult:DF (reg:DF 21 xmm0 [76])
            (mem/u/c/i:DF (symbol_ref/u:DI ("*.LC2") [flags 0x2]) [6 S8 A64]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_TRUE 38 (nil))
    (nil))

(note:HI 46 40 48 2 ("./CStatUtilities.c") 394)

(insn:TI 48 46 54 2 ./CStatUtilities.c:394 (set (reg/i:SF 21 xmm0 [ <result> ])
        (float_truncate:SF (reg:DF 21 xmm0 [76]))) 129 {*truncdfsf_fast_sse} (insn_list:REG_DEP_TRUE 40 (nil))
    (nil))

(insn 54 48 71 2 ./CStatUtilities.c:394 (use (reg/i:SF 21 xmm0 [ <result> ])) -1 (insn_list:REG_DEP_ANTI 69 (insn_list:REG_DEP_ANTI 36 (insn_list:REG_DEP_ANTI 37 (insn_list:REG_DEP_ANTI 38 (insn_list:REG_DEP_ANTI 40 (insn_list:REG_DEP_TRUE 48 (nil)))))))
    (nil))

(note 71 54 72 2 NOTE_INSN_EPILOGUE_BEG)

(jump_insn 72 71 73 2 ./CStatUtilities.c:394 (return) 562 {return_internal} (insn_list:REG_DEP_ANTI 40 (insn_list:REG_DEP_TRUE 48 (insn_list:REG_DEP_ANTI 54 (insn_list:REG_DEP_TRUE 36 (insn_list:REG_DEP_ANTI 37 (insn_list:REG_DEP_ANTI 69 (insn_list:REG_DEP_ANTI 38 (nil))))))))
    (nil))
;; End of basic block 2, registers live:
 7 [sp] 21 [xmm0]

(barrier 73 72 65)

(note 65 73 0 NOTE_INSN_DELETED)


;; Function ran1 (ran1)


Basic block 0:
IN:
Stack adjustment: 8
Reg 5: idum+0
Variables:
  name: idum
    offset 0
      (reg:DI 5 di [ idum ])

OUT:
Stack adjustment: 8
Reg 5: idum+0
Variables:
  name: idum
    offset 0
      (reg:DI 5 di [ idum ])


Basic block 1:
IN:
Stack adjustment: 8
Reg 5: idum+0
Variables:
  name: idum
    offset 0
      (reg:DI 5 di [ idum ])

OUT:
Stack adjustment: 8
Reg 5: idum+0
Variables:
  name: idum
    offset 0
      (reg:DI 5 di [ idum ])


Basic block 2:
IN:
Stack adjustment: 8
Reg 5: idum+0
Variables:
  name: idum
    offset 0
      (reg:DI 5 di [ idum ])

OUT:
Stack adjustment: 8
Reg 5: idum+0
Reg 37: j.343+0
Variables:
  name: j.343
    offset 0
      (reg/v:SI 37 r8 [orig:62 j.343 ] [62])
  name: idum
    offset 0
      (reg:DI 5 di [ idum ])


Basic block 3:
IN:
Stack adjustment: 8
Reg 4: j.343+0
Reg 5: idum+0
Reg 37: j.343+0
Reg 40: j.343+0
Variables:
  name: j.343
    offset 0
      (reg/v:SI 37 r8 [orig:62 j.343 ] [62])
      (reg/v:SI 4 si [orig:145 j.343 ] [145])
      (reg:DI 40 r11 [orig:156 j.343 ] [156])
  name: idum
    offset 0
      (reg:DI 5 di [ idum ])

OUT:
Stack adjustment: 8
Reg 1: k.339+0
Reg 5: idum+0
Reg 37: j.343+0
Variables:
  name: k.339
    offset 0
      (reg/v:DI 1 dx [orig:65 k.339 ] [65])
  name: idum
    offset 0
      (reg:DI 5 di [ idum ])
  name: j.343
    offset 0
      (reg/v:SI 37 r8 [orig:62 j.343 ] [62])


Basic block 4:
IN:
Stack adjustment: 8
Reg 1: k.339+0
Reg 5: idum+0
Reg 37: j.343+0
Variables:
  name: j.343
    offset 0
      (reg/v:SI 37 r8 [orig:62 j.343 ] [62])
  name: k.339
    offset 0
      (reg/v:DI 1 dx [orig:65 k.339 ] [65])
  name: idum
    offset 0
      (reg:DI 5 di [ idum ])

OUT:
Stack adjustment: 8
Reg 1: k.339+0
Reg 4: j.343+0
Reg 5: idum+0
Reg 37: j.343+0
Variables:
  name: j.343
    offset 0
      (reg:DI 4 si [orig:83 j.343 ] [83])
      (reg/v:SI 37 r8 [orig:62 j.343 ] [62])
  name: k.339
    offset 0
      (reg/v:DI 1 dx [orig:65 k.339 ] [65])
  name: idum
    offset 0
      (reg:DI 5 di [ idum ])


Basic block 5:
IN:
Stack adjustment: 8
Reg 1: k.339+0
Reg 4: j.343+0
Reg 5: idum+0
Reg 37: j.343+0
Variables:
  name: j.343
    offset 0
      (reg/v:SI 37 r8 [orig:62 j.343 ] [62])
      (reg:DI 4 si [orig:83 j.343 ] [83])
  name: k.339
    offset 0
      (reg/v:DI 1 dx [orig:65 k.339 ] [65])
  name: idum
    offset 0
      (reg:DI 5 di [ idum ])

OUT:
Stack adjustment: 8
Reg 5: idum+0
Reg 37: j.343+0
Variables:
  name: j.343
    offset 0
      (reg/v:SI 37 r8 [orig:62 j.343 ] [62])
  name: idum
    offset 0
      (reg:DI 5 di [ idum ])


Basic block 6:
IN:
Stack adjustment: 8
Reg 5: idum+0
Reg 37: j.343+0
Variables:
  name: j.343
    offset 0
      (reg/v:SI 37 r8 [orig:62 j.343 ] [62])
  name: idum
    offset 0
      (reg:DI 5 di [ idum ])

OUT:
Stack adjustment: 8
Reg 5: idum+0
Reg 37: j.343+0
Reg 40: j.343+0
Variables:
  name: j.343
    offset 0
      (reg:DI 40 r11 [orig:131 j.343 ] [131])
      (reg/v:SI 37 r8 [orig:62 j.343 ] [62])
  name: idum
    offset 0
      (reg:DI 5 di [ idum ])


Basic block 7:
IN:
Stack adjustment: 8
Reg 5: idum+0
Reg 37: j.343+0
Reg 40: j.343+0
Variables:
  name: j.343
    offset 0
      (reg/v:SI 37 r8 [orig:62 j.343 ] [62])
      (reg:DI 40 r11 [orig:131 j.343 ] [131])
  name: idum
    offset 0
      (reg:DI 5 di [ idum ])

OUT:
Stack adjustment: 8
Reg 4: j.343+0
Reg 5: idum+0
Reg 37: j.343+0
Variables:
  name: j.343
    offset 0
      (reg/v:SI 4 si [orig:132 j.343 ] [132])
      (reg/v:SI 37 r8 [orig:62 j.343 ] [62])
  name: idum
    offset 0
      (reg:DI 5 di [ idum ])


Basic block 8:
IN:
Stack adjustment: 8
Reg 4: j.343+0
Reg 5: idum+0
Reg 37: j.343+0
Variables:
  name: j.343
    offset 0
      (reg/v:SI 4 si [orig:132 j.343 ] [132])
      (reg/v:SI 37 r8 [orig:62 j.343 ] [62])
  name: idum
    offset 0
      (reg:DI 5 di [ idum ])

OUT:
Stack adjustment: 8
Reg 4: j.343+0
Reg 5: idum+0
Reg 37: j.343+0
Reg 39: j.343+0
Variables:
  name: j.343
    offset 0
      (reg:DI 39 r10 [orig:144 j.343 ] [144])
      (reg/v:SI 4 si [orig:132 j.343 ] [132])
      (reg/v:SI 37 r8 [orig:62 j.343 ] [62])
  name: idum
    offset 0
      (reg:DI 5 di [ idum ])


Basic block 9:
IN:
Stack adjustment: 8
Reg 4: j.343+0
Reg 5: idum+0
Reg 37: j.343+0
Reg 39: j.343+0
Variables:
  name: j.343
    offset 0
      (reg/v:SI 4 si [orig:132 j.343 ] [132])
      (reg/v:SI 37 r8 [orig:62 j.343 ] [62])
      (reg:DI 39 r10 [orig:144 j.343 ] [144])
  name: idum
    offset 0
      (reg:DI 5 di [ idum ])

OUT:
Stack adjustment: 8
Reg 4: j.343+0
Reg 5: idum+0
Reg 37: j.343+0
Variables:
  name: j.343
    offset 0
      (reg/v:SI 4 si [orig:145 j.343 ] [145])
      (reg:DI 37 r8 [orig:62 j.343 ] [62])
  name: idum
    offset 0
      (reg:DI 5 di [ idum ])


Basic block 10:
IN:
Stack adjustment: 8
Reg 4: j.343+0
Reg 5: idum+0
Reg 37: j.343+0
Variables:
  name: j.343
    offset 0
      (reg/v:SI 4 si [orig:145 j.343 ] [145])
      (reg:DI 37 r8 [orig:62 j.343 ] [62])
  name: idum
    offset 0
      (reg:DI 5 di [ idum ])

OUT:
Stack adjustment: 8
Reg 4: j.343+0
Reg 5: idum+0
Reg 37: j.343+0
Reg 40: j.343+0
Variables:
  name: j.343
    offset 0
      (reg:DI 40 r11 [orig:156 j.343 ] [156])
      (reg/v:SI 4 si [orig:145 j.343 ] [145])
      (reg:DI 37 r8 [orig:62 j.343 ] [62])
  name: idum
    offset 0
      (reg:DI 5 di [ idum ])


Basic block 11:
IN:
Stack adjustment: 8
Reg 4: j.343+0
Reg 5: idum+0
Reg 37: j.343+0
Reg 40: j.343+0
Variables:
  name: j.343
    offset 0
      (reg/v:SI 4 si [orig:145 j.343 ] [145])
      (reg:DI 37 r8 [orig:62 j.343 ] [62])
      (reg:DI 40 r11 [orig:156 j.343 ] [156])
  name: idum
    offset 0
      (reg:DI 5 di [ idum ])

OUT:
Stack adjustment: 8
Reg 4: j.343+0
Reg 5: idum+0
Reg 37: j.343+0
Reg 40: j.343+0
Variables:
  name: j.343
    offset 0
      (reg/v:SI 37 r8 [orig:62 j.343 ] [62])
      (reg/v:SI 4 si [orig:145 j.343 ] [145])
      (reg:DI 40 r11 [orig:156 j.343 ] [156])
  name: idum
    offset 0
      (reg:DI 5 di [ idum ])


Basic block 12:
IN:
Stack adjustment: 8
Reg 4: j.343+0
Reg 5: idum+0
Reg 37: j.343+0
Reg 40: j.343+0
Variables:
  name: j.343
    offset 0
      (reg/v:SI 37 r8 [orig:62 j.343 ] [62])
      (reg/v:SI 4 si [orig:145 j.343 ] [145])
      (reg:DI 40 r11 [orig:156 j.343 ] [156])
  name: idum
    offset 0
      (reg:DI 5 di [ idum ])

OUT:
Stack adjustment: 8
Reg 4: j.343+0
Reg 5: idum+0
Reg 40: j.343+0
Variables:
  name: j.343
    offset 0
      (reg/v:SI 4 si [orig:145 j.343 ] [145])
      (reg:DI 40 r11 [orig:156 j.343 ] [156])
  name: idum
    offset 0
      (reg:DI 5 di [ idum ])


Basic block 13:
IN:
Stack adjustment: 8
Reg 4: j.343+0
Reg 5: idum+0
Reg 40: j.343+0
Variables:
  name: j.343
    offset 0
      (reg/v:SI 4 si [orig:145 j.343 ] [145])
      (reg:DI 40 r11 [orig:156 j.343 ] [156])
  name: idum
    offset 0
      (reg:DI 5 di [ idum ])

OUT:
Stack adjustment: 8
Reg 1: k+0
Reg 5: idum+0
Variables:
  name: k
    offset 0
      (reg/v:DI 1 dx [orig:68 k ] [68])
  name: idum
    offset 0
      (reg:DI 5 di [ idum ])


Basic block 14:
IN:
Stack adjustment: 8
Reg 1: k+0
Reg 5: idum+0
Variables:
  name: k
    offset 0
      (reg/v:DI 1 dx [orig:68 k ] [68])
  name: idum
    offset 0
      (reg:DI 5 di [ idum ])

OUT:
Stack adjustment: 8
Reg 1: k+0
Reg 5: idum+0
Variables:
  name: j
    offset 0
      (reg:DI 0 ax [orig:69 j ] [69])
  name: k
    offset 0
      (reg/v:DI 1 dx [orig:68 k ] [68])
  name: idum
    offset 0
      (reg:DI 5 di [ idum ])


Basic block 15:
IN:
Stack adjustment: 8
Reg 1: k+0
Reg 5: idum+0
Variables:
  name: k
    offset 0
      (reg/v:DI 1 dx [orig:68 k ] [68])
  name: idum
    offset 0
      (reg:DI 5 di [ idum ])

OUT:
Stack adjustment: 8
Reg 1: k+0
Reg 5: idum+0
Variables:
  name: k
    offset 0
      (reg/v:DI 1 dx [orig:68 k ] [68])
  name: idum
    offset 0
      (reg:DI 5 di [ idum ])


16 basic blocks, 25 edges.

Basic block 0 prev -1, next 1, loop_depth 0, count 0, freq 413, maybe hot.
Predecessors:  ENTRY [100.0%]  (fallthru)
Successors:  2 [21.0%]  (can_fallthru) 1 [79.0%]  (fallthru,can_fallthru)
Registers live at start: 5 [di] 7 [sp]
Registers live at end: 2 [cx] 5 [di] 7 [sp]

Basic block 1 prev 0, next 2, loop_depth 0, count 0, freq 326, maybe hot.
Predecessors:  0 [79.0%]  (fallthru,can_fallthru)
Successors:  13 [50.0%]  (can_fallthru) 2 [50.0%]  (fallthru,can_fallthru)
Registers live at start: 2 [cx] 5 [di] 7 [sp]
Registers live at end: 2 [cx] 5 [di] 7 [sp]

Basic block 2 prev 1, next 3, loop_depth 0, count 0, freq 250, maybe hot.
Predecessors:  0 [21.0%]  (can_fallthru) 1 [50.0%]  (fallthru,can_fallthru)
Successors:  3 [100.0%]  (fallthru,can_fallthru)
Registers live at start: 2 [cx] 5 [di] 7 [sp]
Registers live at end: 2 [cx] 5 [di] 7 [sp] 37 [r8] 38 [r9]

Basic block 3 prev 2, next 4, loop_depth 1, count 0, freq 2500, maybe hot.
Predecessors:  2 [100.0%]  (fallthru,can_fallthru) 11 [97.5%]  (dfs_back,can_fallthru)
Successors:  5 [50.0%]  (can_fallthru) 4 [50.0%]  (fallthru,can_fallthru)
Registers live at start: 2 [cx] 5 [di] 7 [sp] 37 [r8] 38 [r9]
Registers live at end: 2 [cx] 5 [di] 7 [sp] 37 [r8] 38 [r9]
Invalid sum of incoming frequencies 2688, should be 2500

Basic block 4 prev 3, next 5, loop_depth 1, count 0, freq 1250, maybe hot.
Predecessors:  3 [50.0%]  (fallthru,can_fallthru)
Successors:  5 [100.0%]  (fallthru,can_fallthru)
Registers live at start: 2 [cx] 5 [di] 7 [sp] 37 [r8] 38 [r9]
Registers live at end: 2 [cx] 5 [di] 7 [sp] 37 [r8] 38 [r9]

Basic block 5 prev 4, next 6, loop_depth 1, count 0, freq 2500, maybe hot.
Predecessors:  3 [50.0%]  (can_fallthru) 4 [100.0%]  (fallthru,can_fallthru)
Successors:  7 [50.0%]  (can_fallthru) 6 [50.0%]  (fallthru,can_fallthru)
Registers live at start: 2 [cx] 5 [di] 7 [sp] 37 [r8] 38 [r9]
Registers live at end: 2 [cx] 4 [si] 5 [di] 7 [sp] 37 [r8] 38 [r9]

Basic block 6 prev 5, next 7, loop_depth 1, count 0, freq 1250, maybe hot.
Predecessors:  5 [50.0%]  (fallthru,can_fallthru)
Successors:  7 [100.0%]  (fallthru,can_fallthru)
Registers live at start: 2 [cx] 4 [si] 5 [di] 7 [sp] 37 [r8] 38 [r9]
Registers live at end: 2 [cx] 5 [di] 7 [sp] 37 [r8] 38 [r9]

Basic block 7 prev 6, next 8, loop_depth 1, count 0, freq 2500, maybe hot.
Predecessors:  5 [50.0%]  (can_fallthru) 6 [100.0%]  (fallthru,can_fallthru)
Successors:  9 [50.0%]  (can_fallthru) 8 [50.0%]  (fallthru,can_fallthru)
Registers live at start: 2 [cx] 5 [di] 7 [sp] 37 [r8] 38 [r9]
Registers live at end: 2 [cx] 4 [si] 5 [di] 7 [sp] 37 [r8] 38 [r9]

Basic block 8 prev 7, next 9, loop_depth 1, count 0, freq 1250, maybe hot.
Predecessors:  7 [50.0%]  (fallthru,can_fallthru)
Successors:  9 [100.0%]  (fallthru,can_fallthru)
Registers live at start: 2 [cx] 4 [si] 5 [di] 7 [sp] 37 [r8] 38 [r9]
Registers live at end: 2 [cx] 5 [di] 7 [sp] 37 [r8] 38 [r9]

Basic block 9 prev 8, next 10, loop_depth 1, count 0, freq 2500, maybe hot.
Predecessors:  7 [50.0%]  (can_fallthru) 8 [100.0%]  (fallthru,can_fallthru)
Successors:  11 [50.0%]  (can_fallthru) 10 [50.0%]  (fallthru,can_fallthru)
Registers live at start: 2 [cx] 5 [di] 7 [sp] 37 [r8] 38 [r9]
Registers live at end: 2 [cx] 4 [si] 5 [di] 7 [sp] 37 [r8] 38 [r9]

Basic block 10 prev 9, next 11, loop_depth 1, count 0, freq 1250, maybe hot.
Predecessors:  9 [50.0%]  (fallthru,can_fallthru)
Successors:  11 [100.0%]  (fallthru,can_fallthru)
Registers live at start: 2 [cx] 4 [si] 5 [di] 7 [sp] 37 [r8] 38 [r9]
Registers live at end: 2 [cx] 5 [di] 7 [sp] 37 [r8] 38 [r9]

Basic block 11 prev 10, next 12, loop_depth 1, count 0, freq 2500, maybe hot.
Predecessors:  9 [50.0%]  (can_fallthru) 10 [100.0%]  (fallthru,can_fallthru)
Successors:  3 [97.5%]  (dfs_back,can_fallthru) 12 [2.5%]  (fallthru,can_fallthru,loop_exit)
Registers live at start: 2 [cx] 5 [di] 7 [sp] 37 [r8] 38 [r9]
Registers live at end: 2 [cx] 5 [di] 7 [sp] 37 [r8] 38 [r9]

Basic block 12 prev 11, next 13, loop_depth 0, count 0, freq 250, maybe hot.
Predecessors:  11 [2.5%]  (fallthru,can_fallthru,loop_exit)
Successors:  13 [100.0%]  (fallthru,can_fallthru)
Registers live at start: 2 [cx] 5 [di] 7 [sp]
Registers live at end: 2 [cx] 5 [di] 7 [sp]
Invalid sum of incoming frequencies 63, should be 250

Basic block 13 prev 12, next 14, loop_depth 0, count 0, freq 413, maybe hot.
Predecessors:  1 [50.0%]  (can_fallthru) 12 [100.0%]  (fallthru,can_fallthru)
Successors:  14 [79.0%]  (fallthru,can_fallthru) 15 [21.0%]  (can_fallthru)
Registers live at start: 2 [cx] 5 [di] 7 [sp]
Registers live at end: 0 [ax] 5 [di] 7 [sp]

Basic block 14 prev 13, next 15, loop_depth 0, count 0, freq 413, maybe hot.
Predecessors:  13 [79.0%]  (fallthru,can_fallthru) 15 [100.0%] 
Successors:  EXIT [100.0%] 
Registers live at start: 5 [di] 7 [sp]
Registers live at end: 7 [sp] 21 [xmm0]

Basic block 15 prev 14, next -2, loop_depth 0, count 0, freq 87, maybe hot.
Predecessors:  13 [21.0%]  (can_fallthru)
Successors:  14 [100.0%] 
Registers live at start: 0 [ax] 5 [di] 7 [sp]
Registers live at end: 5 [di] 7 [sp]

(note:HI 1 0 373 ("./CStatUtilities.c") 406)

(note 373 1 10 0 ( idum (expr_list:REG_DEP_TRUE (reg:DI 5 di [ idum ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 0, registers live: 5 [di] 7 [sp]
(note:HI 10 373 354 0 [bb 0] NOTE_INSN_BASIC_BLOCK)

(note 354 10 8 0 NOTE_INSN_PROLOGUE_END)

(note:HI 8 354 12 0 NOTE_INSN_FUNCTION_BEG)

(note:HI 12 8 13 0 ("./CStatUtilities.c") 413)

(insn:TI 13 12 14 0 ./CStatUtilities.c:413 (set (reg:DI 2 cx [orig:111 D.5495 ] [111])
        (mem:DI (reg/v/f:DI 5 di [orig:74 idum ] [74]) [12 S8 A64])) 81 {*movdi_1_rex64} (nil)
    (nil))

(insn:TI 14 13 15 0 ./CStatUtilities.c:413 (set (reg:CCNO 17 flags)
        (compare:CCNO (reg:DI 2 cx [orig:111 D.5495 ] [111])
            (const_int 0 [0x0]))) 0 {cmpdi_ccno_1_rex64} (insn_list:REG_DEP_TRUE 13 (nil))
    (nil))

(jump_insn:TI 15 14 17 0 ./CStatUtilities.c:413 (set (pc)
        (if_then_else (le (reg:CCNO 17 flags)
                (const_int 0 [0x0]))
            (label_ref 20)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 13 (insn_list:REG_DEP_TRUE 14 (nil)))
    (expr_list:REG_DEAD (reg:CCNO 17 flags)
        (expr_list:REG_BR_PROB (const_int 2100 [0x834])
            (nil))))
;; End of basic block 0, registers live:
 2 [cx] 5 [di] 7 [sp]

;; Start of basic block 1, registers live: 2 [cx] 5 [di] 7 [sp]
(note:HI 17 15 18 1 [bb 1] NOTE_INSN_BASIC_BLOCK)

(insn:TI 18 17 19 1 ./CStatUtilities.c:413 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c/i:DI (symbol_ref:DI ("iy.5485") [flags 0x2] <var_decl 0x2b4e9c830790 iy>) [12 iy+0 S8 A64])
            (const_int 0 [0x0]))) 0 {cmpdi_ccno_1_rex64} (nil)
    (nil))

(jump_insn:TI 19 18 20 1 ./CStatUtilities.c:413 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref 86)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 18 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 1, registers live:
 2 [cx] 5 [di] 7 [sp]

;; Start of basic block 2, registers live: 2 [cx] 5 [di] 7 [sp]
(code_label:HI 20 19 21 2 340 "" [1 uses])

(note:HI 21 20 22 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note:HI 22 21 331 2 ("./CStatUtilities.c") 415)

(insn:TI 331 22 325 2 ./CStatUtilities.c:415 (set (reg:DI 1 dx [orig:71 D.5495 ] [71])
        (reg:DI 2 cx [orig:111 D.5495 ] [111])) 81 {*movdi_1_rex64} (nil)
    (expr_list:REG_DEAD (reg:DI 2 cx [orig:111 D.5495 ] [111])
        (nil)))

(insn 325 331 34 2 ./CStatUtilities.c:416 (set (reg:DI 0 ax [164])
        (const_int 1 [0x1])) 81 {*movdi_1_rex64} (nil)
    (nil))

(note:HI 34 325 39 2 ("./CStatUtilities.c") 418)

(insn 39 34 374 2 ./CStatUtilities.c:418 (set (reg/v:SI 37 r8 [orig:62 j.343 ] [62])
        (const_int 39 [0x27])) 40 {*movsi_1} (nil)
    (nil))

(note 374 39 361 2 ( j.343 (expr_list:REG_DEP_TRUE (reg/v:SI 37 r8 [orig:62 j.343 ] [62])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 361 374 23 2 ("./CStatUtilities.c") 415)

(insn:TI 23 361 362 2 ./CStatUtilities.c:415 (parallel [
            (set (reg:DI 1 dx [orig:71 D.5495 ] [71])
                (neg:DI (reg:DI 1 dx [orig:71 D.5495 ] [71])))
            (clobber (reg:CC 17 flags))
        ]) 363 {*negdi2_1_rex64} (insn_list:REG_DEP_TRUE 331 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(note 362 23 173 2 ("./CStatUtilities.c") 418)

(insn 173 362 363 2 (set (reg:DI 38 r9 [76])
        (const_int 4730756183288445817 [0x41a705af1fe3fb79])) 81 {*movdi_1_rex64} (nil)
    (expr_list:REG_EQUIV (const_int 4730756183288445817 [0x41a705af1fe3fb79])
        (nil)))

(note 363 173 324 2 ("./CStatUtilities.c") 415)

(insn:TI 324 363 326 2 ./CStatUtilities.c:416 (set (reg:CCNO 17 flags)
        (compare:CCNO (reg:DI 1 dx [orig:71 D.5495 ] [71])
            (const_int 0 [0x0]))) 0 {cmpdi_ccno_1_rex64} (insn_list:REG_DEP_TRUE 23 (nil))
    (nil))

(insn:TI 326 324 327 2 ./CStatUtilities.c:416 (set (reg:DI 0 ax [164])
        (if_then_else:DI (gt (reg:CCNO 17 flags)
                (const_int 0 [0x0]))
            (reg:DI 1 dx [orig:71 D.5495 ] [71])
            (reg:DI 0 ax [164]))) 742 {*movdicc_c_rex64} (insn_list:REG_DEP_TRUE 324 (insn_list:REG_DEP_TRUE 23 (insn_list:REG_DEP_TRUE 325 (nil))))
    (expr_list:REG_DEAD (reg:CCNO 17 flags)
        (expr_list:REG_DEAD (reg:DI 1 dx [orig:71 D.5495 ] [71])
            (nil))))

(insn:TI 327 326 364 2 ./CStatUtilities.c:416 (set (mem:DI (reg/v/f:DI 5 di [orig:74 idum ] [74]) [12 S8 A64])
        (reg:DI 0 ax [164])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_TRUE 326 (nil))
    (nil))

(note 364 327 38 2 ("./CStatUtilities.c") 418)

(insn 38 364 163 2 ./CStatUtilities.c:418 (set (reg:DI 2 cx [orig:66 idum__lsm.326 ] [66])
        (reg:DI 0 ax [164])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_ANTI 331 (insn_list:REG_DEP_TRUE 326 (nil)))
    (expr_list:REG_DEAD (reg:DI 0 ax [164])
        (nil)))
;; End of basic block 2, registers live:
 2 [cx] 5 [di] 7 [sp] 37 [r8] 38 [r9]

(note:HI 163 38 375 NOTE_INSN_LOOP_BEG)

(note 375 163 40 3 ( j.343 (expr_list:REG_DEP_TRUE (reg/v:SI 37 r8 [orig:62 j.343 ] [62])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 3, registers live: 2 [cx] 5 [di] 7 [sp] 37 [r8] 38 [r9]
(code_label:HI 40 375 41 3 346 "" [1 uses])

(note:HI 41 40 42 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(note:HI 42 41 332 3 ("./CStatUtilities.c") 422)

(insn:TI 332 42 44 3 ./CStatUtilities.c:422 (set (reg:DI 0 ax)
        (reg:DI 2 cx [orig:66 idum__lsm.326 ] [66])) 81 {*movdi_1_rex64} (nil)
    (nil))

(insn:TI 44 332 376 3 ./CStatUtilities.c:422 (parallel [
            (set (reg/v:DI 1 dx [orig:65 k.339 ] [65])
                (truncate:DI (lshiftrt:TI (mult:TI (sign_extend:TI (reg:DI 0 ax))
                            (sign_extend:TI (reg:DI 38 r9 [76])))
                        (const_int 64 [0x40]))))
            (clobber (reg:DI 0 ax))
            (clobber (reg:CC 17 flags))
        ]) 269 {*smuldi3_highpart_rex64} (insn_list:REG_DEP_TRUE 332 (nil))
    (expr_list:REG_DEAD (reg:DI 0 ax)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (expr_list:REG_UNUSED (reg:DI 0 ax)
                (expr_list:REG_EQUAL (truncate:DI (lshiftrt:TI (mult:TI (sign_extend:TI (reg:DI 2 cx [orig:66 idum__lsm.326 ] [66]))
                                (const_int 4730756183288445817 [0x41a705af1fe3fb79]))
                            (const_int 64 [0x40])))
                    (nil))))))

(note 376 44 333 3 ( k.339 (expr_list:REG_DEP_TRUE (reg/v:DI 1 dx [orig:65 k.339 ] [65])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn 333 376 46 3 ./CStatUtilities.c:422 (set (reg:DI 0 ax [78])
        (reg:DI 2 cx [orig:66 idum__lsm.326 ] [66])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_ANTI 44 (insn_list:REG_DEP_OUTPUT 332 (nil)))
    (nil))

(insn:TI 46 333 45 3 ./CStatUtilities.c:422 (parallel [
            (set (reg:DI 0 ax [78])
                (ashiftrt:DI (reg:DI 0 ax [78])
                    (const_int 63 [0x3f])))
            (clobber (reg:CC 17 flags))
        ]) 432 {*ashrdi3_1_rex64} (insn_list:REG_DEP_TRUE 333 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 45 46 47 3 ./CStatUtilities.c:422 (parallel [
            (set (reg/v:DI 1 dx [orig:65 k.339 ] [65])
                (ashiftrt:DI (reg/v:DI 1 dx [orig:65 k.339 ] [65])
                    (const_int 15 [0xf])))
            (clobber (reg:CC 17 flags))
        ]) 432 {*ashrdi3_1_rex64} (insn_list:REG_DEP_TRUE 44 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 47 45 48 3 ./CStatUtilities.c:422 (parallel [
            (set (reg/v:DI 1 dx [orig:65 k.339 ] [65])
                (minus:DI (reg/v:DI 1 dx [orig:65 k.339 ] [65])
                    (reg:DI 0 ax [78])))
            (clobber (reg:CC 17 flags))
        ]) 235 {*subdi_1_rex64} (insn_list:REG_DEP_TRUE 45 (insn_list:REG_DEP_TRUE 46 (nil)))
    (expr_list:REG_DEAD (reg:DI 0 ax [78])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (expr_list:REG_EQUAL (div:DI (reg:DI 2 cx [orig:66 idum__lsm.326 ] [66])
                    (const_int 127773 [0x1f31d]))
                (nil)))))

(note:HI 48 47 49 3 ("./CStatUtilities.c") 423)

(insn:TI 49 48 50 3 ./CStatUtilities.c:423 (parallel [
            (set (reg:DI 40 r11 [79])
                (mult:DI (reg/v:DI 1 dx [orig:65 k.339 ] [65])
                    (const_int 127773 [0x1f31d])))
            (clobber (reg:CC 17 flags))
        ]) 255 {*muldi3_1_rex64} (insn_list:REG_DEP_TRUE 47 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 50 49 51 3 ./CStatUtilities.c:423 (parallel [
            (set (reg:DI 2 cx [orig:66 idum__lsm.326 ] [66])
                (minus:DI (reg:DI 2 cx [orig:66 idum__lsm.326 ] [66])
                    (reg:DI 40 r11 [79])))
            (clobber (reg:CC 17 flags))
        ]) 235 {*subdi_1_rex64} (insn_list:REG_DEP_ANTI 332 (insn_list:REG_DEP_ANTI 333 (insn_list:REG_DEP_TRUE 49 (nil))))
    (expr_list:REG_DEAD (reg:DI 40 r11 [79])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))

(insn:TI 51 50 52 3 ./CStatUtilities.c:423 (parallel [
            (set (reg:DI 39 r10 [orig:116 idum__lsm.326 ] [116])
                (mult:DI (reg:DI 2 cx [orig:66 idum__lsm.326 ] [66])
                    (const_int 16807 [0x41a7])))
            (clobber (reg:CC 17 flags))
        ]) 255 {*muldi3_1_rex64} (insn_list:REG_DEP_TRUE 50 (nil))
    (expr_list:REG_DEAD (reg:DI 2 cx [orig:66 idum__lsm.326 ] [66])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))

(insn:TI 52 51 53 3 ./CStatUtilities.c:423 (parallel [
            (set (reg:DI 2 cx [82])
                (mult:DI (reg/v:DI 1 dx [orig:65 k.339 ] [65])
                    (const_int 2836 [0xb14])))
            (clobber (reg:CC 17 flags))
        ]) 255 {*muldi3_1_rex64} (insn_list:REG_DEP_ANTI 51 (insn_list:REG_DEP_OUTPUT 50 (insn_list:REG_DEP_TRUE 47 (nil))))
    (expr_list:REG_DEAD (reg/v:DI 1 dx [orig:65 k.339 ] [65])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))

(insn:TI 53 52 54 3 ./CStatUtilities.c:423 (parallel [
            (set (reg:DI 39 r10 [orig:116 idum__lsm.326 ] [116])
                (minus:DI (reg:DI 39 r10 [orig:116 idum__lsm.326 ] [116])
                    (reg:DI 2 cx [82])))
            (clobber (reg:CC 17 flags))
        ]) 235 {*subdi_1_rex64} (insn_list:REG_DEP_TRUE 51 (insn_list:REG_DEP_TRUE 52 (nil)))
    (expr_list:REG_DEAD (reg:DI 2 cx [82])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))

(note:HI 54 53 353 3 ("./CStatUtilities.c") 425)

(insn:TI 353 54 179 3 ./CStatUtilities.c:426 (set (reg:DI 4 si [114])
        (plus:DI (reg:DI 39 r10 [orig:116 idum__lsm.326 ] [116])
            (const_int 2147483647 [0x7fffffff]))) 196 {*lea_2_rex64} (insn_list:REG_DEP_TRUE 53 (nil))
    (nil))

(insn 179 353 334 3 ./CStatUtilities.c:426 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:DI 39 r10 [orig:116 idum__lsm.326 ] [116])
            (const_int -1 [0xffffffffffffffff]))) 2 {cmpdi_1_insn_rex64} (insn_list:REG_DEP_OUTPUT 44 (insn_list:REG_DEP_OUTPUT 45 (insn_list:REG_DEP_OUTPUT 46 (insn_list:REG_DEP_OUTPUT 47 (insn_list:REG_DEP_OUTPUT 49 (insn_list:REG_DEP_OUTPUT 50 (insn_list:REG_DEP_OUTPUT 51 (insn_list:REG_DEP_OUTPUT 52 (insn_list:REG_DEP_TRUE 53 (nil))))))))))
    (nil))

(insn 334 179 180 3 ./CStatUtilities.c:426 (set (reg:DI 2 cx [orig:117 idum__lsm.326 ] [117])
        (reg:DI 39 r10 [orig:116 idum__lsm.326 ] [116])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_OUTPUT 52 (insn_list:REG_DEP_TRUE 53 (nil)))
    (expr_list:REG_DEAD (reg:DI 39 r10 [orig:116 idum__lsm.326 ] [116])
        (nil)))

(insn:TI 180 334 63 3 ./CStatUtilities.c:426 (set (reg:DI 2 cx [orig:117 idum__lsm.326 ] [117])
        (if_then_else:DI (le (reg:CCGC 17 flags)
                (const_int 0 [0x0]))
            (reg:DI 4 si [114])
            (reg:DI 2 cx [orig:117 idum__lsm.326 ] [117]))) 742 {*movdicc_c_rex64} (insn_list:REG_DEP_TRUE 179 (insn_list:REG_DEP_TRUE 353 (insn_list:REG_DEP_TRUE 334 (nil))))
    (expr_list:REG_DEAD (reg:CCGC 17 flags)
        (expr_list:REG_DEAD (reg:DI 4 si [114])
            (nil))))

(note:HI 63 180 64 3 ("./CStatUtilities.c") 428)

(insn 64 63 65 3 ./CStatUtilities.c:428 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg/v:SI 37 r8 [orig:62 j.343 ] [62])
            (const_int 31 [0x1f]))) 5 {*cmpsi_1_insn} (insn_list:REG_DEP_ANTI 180 (insn_list:REG_DEP_OUTPUT 179 (nil)))
    (nil))

(jump_insn:TI 65 64 68 3 ./CStatUtilities.c:428 (set (pc)
        (if_then_else (gt (reg:CCGC 17 flags)
                (const_int 0 [0x0]))
            (label_ref 72)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 332 (insn_list:REG_DEP_ANTI 44 (insn_list:REG_DEP_ANTI 45 (insn_list:REG_DEP_ANTI 333 (insn_list:REG_DEP_ANTI 46 (insn_list:REG_DEP_ANTI 47 (insn_list:REG_DEP_ANTI 49 (insn_list:REG_DEP_ANTI 50 (insn_list:REG_DEP_ANTI 51 (insn_list:REG_DEP_ANTI 52 (insn_list:REG_DEP_ANTI 53 (insn_list:REG_DEP_ANTI 353 (insn_list:REG_DEP_ANTI 179 (insn_list:REG_DEP_ANTI 334 (insn_list:REG_DEP_ANTI 180 (insn_list:REG_DEP_TRUE 64 (nil)))))))))))))))))
    (expr_list:REG_DEAD (reg:CCGC 17 flags)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 3, registers live:
 2 [cx] 5 [di] 7 [sp] 37 [r8] 38 [r9]

(note:HI 68 65 67 ("./CStatUtilities.c") 429)

;; Start of basic block 4, registers live: 2 [cx] 5 [di] 7 [sp] 37 [r8] 38 [r9]
(note:HI 67 68 69 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn:TI 69 67 71 4 ./CStatUtilities.c:429 (set (reg:DI 4 si [orig:83 j.343 ] [83])
        (sign_extend:DI (reg/v:SI 37 r8 [orig:62 j.343 ] [62]))) 115 {extendsidi2_rex64} (nil)
    (nil))

(insn:TI 71 69 164 4 ./CStatUtilities.c:429 (set (mem/s:DI (plus:DI (mult:DI (reg:DI 4 si [orig:83 j.343 ] [83])
                    (const_int 8 [0x8]))
                (symbol_ref:DI ("iv.5486") [flags 0x2] <var_decl 0x2b4e9c8309a0 iv>)) [12 iv S8 A64])
        (reg:DI 2 cx [orig:117 idum__lsm.326 ] [117])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_TRUE 69 (nil))
    (expr_list:REG_DEAD (reg:DI 4 si [orig:83 j.343 ] [83])
        (nil)))
;; End of basic block 4, registers live:
 2 [cx] 5 [di] 7 [sp] 37 [r8] 38 [r9]

(note:HI 164 71 72 NOTE_INSN_LOOP_END)

;; Start of basic block 5, registers live: 2 [cx] 5 [di] 7 [sp] 37 [r8] 38 [r9]
(code_label:HI 72 164 73 5 349 "" [1 uses])

(note:HI 73 72 337 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn:TI 337 73 338 5 ./CStatUtilities.c:422 (set (reg:DI 0 ax)
        (reg:DI 2 cx [orig:117 idum__lsm.326 ] [117])) 81 {*movdi_1_rex64} (nil)
    (nil))

(insn 338 337 350 5 ./CStatUtilities.c:422 (set (reg:DI 39 r10 [120])
        (reg:DI 2 cx [orig:117 idum__lsm.326 ] [117])) 81 {*movdi_1_rex64} (nil)
    (nil))

(insn 350 338 187 5 ./CStatUtilities.c:420 (set (reg:SI 4 si [115])
        (subreg:SI (plus:DI (reg:DI 37 r8 [orig:62 j.343 ] [62])
                (const_int -1 [0xffffffffffffffff])) 0)) 194 {*lea_1_rex64} (nil)
    (nil))

(insn:TI 187 350 189 5 ./CStatUtilities.c:422 (parallel [
            (set (reg/v:DI 1 dx [orig:122 k.339 ] [122])
                (truncate:DI (lshiftrt:TI (mult:TI (sign_extend:TI (reg:DI 0 ax))
                            (sign_extend:TI (reg:DI 38 r9 [76])))
                        (const_int 64 [0x40]))))
            (clobber (reg:DI 0 ax))
            (clobber (reg:CC 17 flags))
        ]) 269 {*smuldi3_highpart_rex64} (insn_list:REG_DEP_TRUE 337 (nil))
    (expr_list:REG_DEAD (reg:DI 0 ax)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (expr_list:REG_UNUSED (reg:DI 0 ax)
                (expr_list:REG_EQUAL (truncate:DI (lshiftrt:TI (mult:TI (sign_extend:TI (reg:DI 2 cx [orig:117 idum__lsm.326 ] [117]))
                                (const_int 4730756183288445817 [0x41a705af1fe3fb79]))
                            (const_int 64 [0x40])))
                    (nil))))))

(insn 189 187 188 5 ./CStatUtilities.c:422 (parallel [
            (set (reg:DI 39 r10 [120])
                (ashiftrt:DI (reg:DI 39 r10 [120])
                    (const_int 63 [0x3f])))
            (clobber (reg:CC 17 flags))
        ]) 432 {*ashrdi3_1_rex64} (insn_list:REG_DEP_TRUE 338 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 188 189 190 5 ./CStatUtilities.c:422 (parallel [
            (set (reg/v:DI 1 dx [orig:122 k.339 ] [122])
                (ashiftrt:DI (reg/v:DI 1 dx [orig:122 k.339 ] [122])
                    (const_int 15 [0xf])))
            (clobber (reg:CC 17 flags))
        ]) 432 {*ashrdi3_1_rex64} (insn_list:REG_DEP_TRUE 187 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 190 188 192 5 ./CStatUtilities.c:422 (parallel [
            (set (reg/v:DI 1 dx [orig:122 k.339 ] [122])
                (minus:DI (reg/v:DI 1 dx [orig:122 k.339 ] [122])
                    (reg:DI 39 r10 [120])))
            (clobber (reg:CC 17 flags))
        ]) 235 {*subdi_1_rex64} (insn_list:REG_DEP_TRUE 189 (insn_list:REG_DEP_TRUE 188 (nil)))
    (expr_list:REG_DEAD (reg:DI 39 r10 [120])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (expr_list:REG_EQUAL (div:DI (reg:DI 2 cx [orig:117 idum__lsm.326 ] [117])
                    (const_int 127773 [0x1f31d]))
                (nil)))))

(insn:TI 192 190 195 5 ./CStatUtilities.c:423 (parallel [
            (set (reg:DI 0 ax [123])
                (mult:DI (reg/v:DI 1 dx [orig:122 k.339 ] [122])
                    (const_int 127773 [0x1f31d])))
            (clobber (reg:CC 17 flags))
        ]) 255 {*muldi3_1_rex64} (insn_list:REG_DEP_ANTI 187 (insn_list:REG_DEP_OUTPUT 337 (insn_list:REG_DEP_TRUE 190 (nil))))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 195 192 193 5 ./CStatUtilities.c:423 (parallel [
            (set (reg:DI 40 r11 [125])
                (mult:DI (reg/v:DI 1 dx [orig:122 k.339 ] [122])
                    (const_int 2836 [0xb14])))
            (clobber (reg:CC 17 flags))
        ]) 255 {*muldi3_1_rex64} (insn_list:REG_DEP_TRUE 190 (nil))
    (expr_list:REG_DEAD (reg/v:DI 1 dx [orig:122 k.339 ] [122])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))

(insn:TI 193 195 194 5 ./CStatUtilities.c:423 (parallel [
            (set (reg:DI 2 cx [orig:117 idum__lsm.326 ] [117])
                (minus:DI (reg:DI 2 cx [orig:117 idum__lsm.326 ] [117])
                    (reg:DI 0 ax [123])))
            (clobber (reg:CC 17 flags))
        ]) 235 {*subdi_1_rex64} (insn_list:REG_DEP_ANTI 337 (insn_list:REG_DEP_ANTI 338 (insn_list:REG_DEP_TRUE 192 (nil))))
    (expr_list:REG_DEAD (reg:DI 0 ax [123])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))

(insn:TI 194 193 196 5 ./CStatUtilities.c:423 (parallel [
            (set (reg:DI 39 r10 [orig:127 idum__lsm.326 ] [127])
                (mult:DI (reg:DI 2 cx [orig:117 idum__lsm.326 ] [117])
                    (const_int 16807 [0x41a7])))
            (clobber (reg:CC 17 flags))
        ]) 255 {*muldi3_1_rex64} (insn_list:REG_DEP_ANTI 190 (insn_list:REG_DEP_OUTPUT 189 (insn_list:REG_DEP_TRUE 193 (nil))))
    (expr_list:REG_DEAD (reg:DI 2 cx [orig:117 idum__lsm.326 ] [117])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))

(insn:TI 196 194 351 5 ./CStatUtilities.c:423 (parallel [
            (set (reg:DI 39 r10 [orig:127 idum__lsm.326 ] [127])
                (minus:DI (reg:DI 39 r10 [orig:127 idum__lsm.326 ] [127])
                    (reg:DI 40 r11 [125])))
            (clobber (reg:CC 17 flags))
        ]) 235 {*subdi_1_rex64} (insn_list:REG_DEP_TRUE 195 (insn_list:REG_DEP_TRUE 194 (nil)))
    (expr_list:REG_DEAD (reg:DI 40 r11 [125])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))

(insn:TI 351 196 377 5 ./CStatUtilities.c:426 (set (reg:DI 1 dx [128])
        (plus:DI (reg:DI 39 r10 [orig:127 idum__lsm.326 ] [127])
            (const_int 2147483647 [0x7fffffff]))) 196 {*lea_2_rex64} (insn_list:REG_DEP_ANTI 192 (insn_list:REG_DEP_ANTI 195 (insn_list:REG_DEP_OUTPUT 190 (insn_list:REG_DEP_TRUE 196 (nil)))))
    (nil))

(note 377 351 200 5 ( k.339 (nil)) NOTE_INSN_VAR_LOCATION)

(insn 200 377 339 5 ./CStatUtilities.c:426 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:DI 39 r10 [orig:127 idum__lsm.326 ] [127])
            (const_int -1 [0xffffffffffffffff]))) 2 {cmpdi_1_insn_rex64} (insn_list:REG_DEP_OUTPUT 187 (insn_list:REG_DEP_OUTPUT 188 (insn_list:REG_DEP_OUTPUT 189 (insn_list:REG_DEP_OUTPUT 190 (insn_list:REG_DEP_OUTPUT 192 (insn_list:REG_DEP_OUTPUT 193 (insn_list:REG_DEP_OUTPUT 194 (insn_list:REG_DEP_OUTPUT 195 (insn_list:REG_DEP_TRUE 196 (nil))))))))))
    (nil))

(insn 339 200 201 5 ./CStatUtilities.c:426 (set (reg:DI 2 cx [orig:130 idum__lsm.326 ] [130])
        (reg:DI 39 r10 [orig:127 idum__lsm.326 ] [127])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_ANTI 194 (insn_list:REG_DEP_OUTPUT 193 (insn_list:REG_DEP_TRUE 196 (nil))))
    (expr_list:REG_DEAD (reg:DI 39 r10 [orig:127 idum__lsm.326 ] [127])
        (nil)))

(insn:TI 201 339 204 5 ./CStatUtilities.c:426 (set (reg:DI 2 cx [orig:130 idum__lsm.326 ] [130])
        (if_then_else:DI (le (reg:CCGC 17 flags)
                (const_int 0 [0x0]))
            (reg:DI 1 dx [128])
            (reg:DI 2 cx [orig:130 idum__lsm.326 ] [130]))) 742 {*movdicc_c_rex64} (insn_list:REG_DEP_TRUE 200 (insn_list:REG_DEP_TRUE 339 (insn_list:REG_DEP_TRUE 351 (nil))))
    (expr_list:REG_DEAD (reg:CCGC 17 flags)
        (expr_list:REG_DEAD (reg:DI 1 dx [128])
            (nil))))

(insn 204 201 205 5 ./CStatUtilities.c:428 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 4 si [115])
            (const_int 31 [0x1f]))) 5 {*cmpsi_1_insn} (insn_list:REG_DEP_ANTI 201 (insn_list:REG_DEP_OUTPUT 200 (insn_list:REG_DEP_TRUE 350 (nil))))
    (nil))

(jump_insn:TI 205 204 211 5 ./CStatUtilities.c:428 (set (pc)
        (if_then_else (gt (reg:CCGC 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 223)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 350 (insn_list:REG_DEP_ANTI 337 (insn_list:REG_DEP_ANTI 187 (insn_list:REG_DEP_ANTI 188 (insn_list:REG_DEP_ANTI 338 (insn_list:REG_DEP_ANTI 189 (insn_list:REG_DEP_ANTI 190 (insn_list:REG_DEP_ANTI 192 (insn_list:REG_DEP_ANTI 193 (insn_list:REG_DEP_ANTI 194 (insn_list:REG_DEP_ANTI 195 (insn_list:REG_DEP_ANTI 196 (insn_list:REG_DEP_ANTI 351 (insn_list:REG_DEP_ANTI 200 (insn_list:REG_DEP_ANTI 339 (insn_list:REG_DEP_ANTI 201 (insn_list:REG_DEP_TRUE 204 (nil))))))))))))))))))
    (expr_list:REG_DEAD (reg:CCGC 17 flags)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 5, registers live:
 2 [cx] 4 [si] 5 [di] 7 [sp] 37 [r8] 38 [r9]

;; Start of basic block 6, registers live: 2 [cx] 4 [si] 5 [di] 7 [sp] 37 [r8] 38 [r9]
(note:HI 211 205 209 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn:TI 209 211 210 6 ./CStatUtilities.c:429 (set (reg:DI 40 r11 [orig:131 j.343 ] [131])
        (sign_extend:DI (reg:SI 4 si [115]))) 115 {extendsidi2_rex64} (nil)
    (expr_list:REG_DEAD (reg:SI 4 si [115])
        (nil)))

(insn:TI 210 209 223 6 ./CStatUtilities.c:429 (set (mem/s:DI (plus:DI (mult:DI (reg:DI 40 r11 [orig:131 j.343 ] [131])
                    (const_int 8 [0x8]))
                (symbol_ref:DI ("iv.5486") [flags 0x2] <var_decl 0x2b4e9c8309a0 iv>)) [12 iv S8 A64])
        (reg:DI 2 cx [orig:130 idum__lsm.326 ] [130])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_TRUE 209 (nil))
    (expr_list:REG_DEAD (reg:DI 40 r11 [orig:131 j.343 ] [131])
        (nil)))
;; End of basic block 6, registers live:
 2 [cx] 5 [di] 7 [sp] 37 [r8] 38 [r9]

;; Start of basic block 7, registers live: 2 [cx] 5 [di] 7 [sp] 37 [r8] 38 [r9]
(code_label:HI 223 210 219 7 359 "" [1 uses])

(note:HI 219 223 340 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn:TI 340 219 341 7 ./CStatUtilities.c:422 (set (reg:DI 0 ax)
        (reg:DI 2 cx [orig:130 idum__lsm.326 ] [130])) 81 {*movdi_1_rex64} (nil)
    (nil))

(insn 341 340 348 7 ./CStatUtilities.c:422 (set (reg:DI 40 r11 [134])
        (reg:DI 2 cx [orig:130 idum__lsm.326 ] [130])) 81 {*movdi_1_rex64} (nil)
    (nil))

(insn 348 341 227 7 ./CStatUtilities.c:420 (set (reg/v:SI 4 si [orig:132 j.343 ] [132])
        (subreg:SI (plus:DI (reg:DI 37 r8 [orig:62 j.343 ] [62])
                (const_int -2 [0xfffffffffffffffe])) 0)) 194 {*lea_1_rex64} (nil)
    (nil))

(insn:TI 227 348 378 7 ./CStatUtilities.c:422 (parallel [
            (set (reg/v:DI 1 dx [orig:136 k.339 ] [136])
                (truncate:DI (lshiftrt:TI (mult:TI (sign_extend:TI (reg:DI 0 ax))
                            (sign_extend:TI (reg:DI 38 r9 [76])))
                        (const_int 64 [0x40]))))
            (clobber (reg:DI 0 ax))
            (clobber (reg:CC 17 flags))
        ]) 269 {*smuldi3_highpart_rex64} (insn_list:REG_DEP_TRUE 340 (nil))
    (expr_list:REG_DEAD (reg:DI 0 ax)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (expr_list:REG_UNUSED (reg:DI 0 ax)
                (expr_list:REG_EQUAL (truncate:DI (lshiftrt:TI (mult:TI (sign_extend:TI (reg:DI 2 cx [orig:130 idum__lsm.326 ] [130]))
                                (const_int 4730756183288445817 [0x41a705af1fe3fb79]))
                            (const_int 64 [0x40])))
                    (nil))))))

(note 378 227 229 7 ( k.339 (expr_list:REG_DEP_TRUE (reg/v:DI 1 dx [orig:136 k.339 ] [136])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn 229 378 228 7 ./CStatUtilities.c:422 (parallel [
            (set (reg:DI 40 r11 [134])
                (ashiftrt:DI (reg:DI 40 r11 [134])
                    (const_int 63 [0x3f])))
            (clobber (reg:CC 17 flags))
        ]) 432 {*ashrdi3_1_rex64} (insn_list:REG_DEP_TRUE 341 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 228 229 230 7 ./CStatUtilities.c:422 (parallel [
            (set (reg/v:DI 1 dx [orig:136 k.339 ] [136])
                (ashiftrt:DI (reg/v:DI 1 dx [orig:136 k.339 ] [136])
                    (const_int 15 [0xf])))
            (clobber (reg:CC 17 flags))
        ]) 432 {*ashrdi3_1_rex64} (insn_list:REG_DEP_TRUE 227 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 230 228 232 7 ./CStatUtilities.c:422 (parallel [
            (set (reg/v:DI 1 dx [orig:136 k.339 ] [136])
                (minus:DI (reg/v:DI 1 dx [orig:136 k.339 ] [136])
                    (reg:DI 40 r11 [134])))
            (clobber (reg:CC 17 flags))
        ]) 235 {*subdi_1_rex64} (insn_list:REG_DEP_TRUE 229 (insn_list:REG_DEP_TRUE 228 (nil)))
    (expr_list:REG_DEAD (reg:DI 40 r11 [134])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (expr_list:REG_EQUAL (div:DI (reg:DI 2 cx [orig:130 idum__lsm.326 ] [130])
                    (const_int 127773 [0x1f31d]))
                (nil)))))

(insn:TI 232 230 233 7 ./CStatUtilities.c:423 (parallel [
            (set (reg:DI 0 ax [137])
                (mult:DI (reg/v:DI 1 dx [orig:136 k.339 ] [136])
                    (const_int 127773 [0x1f31d])))
            (clobber (reg:CC 17 flags))
        ]) 255 {*muldi3_1_rex64} (insn_list:REG_DEP_ANTI 227 (insn_list:REG_DEP_OUTPUT 340 (insn_list:REG_DEP_TRUE 230 (nil))))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 233 232 234 7 ./CStatUtilities.c:423 (parallel [
            (set (reg:DI 2 cx [orig:130 idum__lsm.326 ] [130])
                (minus:DI (reg:DI 2 cx [orig:130 idum__lsm.326 ] [130])
                    (reg:DI 0 ax [137])))
            (clobber (reg:CC 17 flags))
        ]) 235 {*subdi_1_rex64} (insn_list:REG_DEP_ANTI 340 (insn_list:REG_DEP_ANTI 341 (insn_list:REG_DEP_TRUE 232 (nil))))
    (expr_list:REG_DEAD (reg:DI 0 ax [137])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))

(insn:TI 234 233 235 7 ./CStatUtilities.c:423 (parallel [
            (set (reg:DI 39 r10 [orig:141 idum__lsm.326 ] [141])
                (mult:DI (reg:DI 2 cx [orig:130 idum__lsm.326 ] [130])
                    (const_int 16807 [0x41a7])))
            (clobber (reg:CC 17 flags))
        ]) 255 {*muldi3_1_rex64} (insn_list:REG_DEP_TRUE 233 (nil))
    (expr_list:REG_DEAD (reg:DI 2 cx [orig:130 idum__lsm.326 ] [130])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))

(insn:TI 235 234 236 7 ./CStatUtilities.c:423 (parallel [
            (set (reg:DI 2 cx [139])
                (mult:DI (reg/v:DI 1 dx [orig:136 k.339 ] [136])
                    (const_int 2836 [0xb14])))
            (clobber (reg:CC 17 flags))
        ]) 255 {*muldi3_1_rex64} (insn_list:REG_DEP_ANTI 234 (insn_list:REG_DEP_OUTPUT 233 (insn_list:REG_DEP_TRUE 230 (nil))))
    (expr_list:REG_DEAD (reg/v:DI 1 dx [orig:136 k.339 ] [136])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))

(insn:TI 236 235 349 7 ./CStatUtilities.c:423 (parallel [
            (set (reg:DI 39 r10 [orig:141 idum__lsm.326 ] [141])
                (minus:DI (reg:DI 39 r10 [orig:141 idum__lsm.326 ] [141])
                    (reg:DI 2 cx [139])))
            (clobber (reg:CC 17 flags))
        ]) 235 {*subdi_1_rex64} (insn_list:REG_DEP_TRUE 234 (insn_list:REG_DEP_TRUE 235 (nil)))
    (expr_list:REG_DEAD (reg:DI 2 cx [139])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))

(insn:TI 349 236 379 7 ./CStatUtilities.c:426 (set (reg:DI 1 dx [142])
        (plus:DI (reg:DI 39 r10 [orig:141 idum__lsm.326 ] [141])
            (const_int 2147483647 [0x7fffffff]))) 196 {*lea_2_rex64} (insn_list:REG_DEP_ANTI 232 (insn_list:REG_DEP_ANTI 235 (insn_list:REG_DEP_OUTPUT 230 (insn_list:REG_DEP_TRUE 236 (nil)))))
    (nil))

(note 379 349 240 7 ( k.339 (nil)) NOTE_INSN_VAR_LOCATION)

(insn 240 379 342 7 ./CStatUtilities.c:426 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:DI 39 r10 [orig:141 idum__lsm.326 ] [141])
            (const_int -1 [0xffffffffffffffff]))) 2 {cmpdi_1_insn_rex64} (insn_list:REG_DEP_OUTPUT 227 (insn_list:REG_DEP_OUTPUT 228 (insn_list:REG_DEP_OUTPUT 229 (insn_list:REG_DEP_OUTPUT 230 (insn_list:REG_DEP_OUTPUT 232 (insn_list:REG_DEP_OUTPUT 233 (insn_list:REG_DEP_OUTPUT 234 (insn_list:REG_DEP_OUTPUT 235 (insn_list:REG_DEP_TRUE 236 (nil))))))))))
    (nil))

(insn 342 240 241 7 ./CStatUtilities.c:426 (set (reg:DI 2 cx [orig:143 idum__lsm.326 ] [143])
        (reg:DI 39 r10 [orig:141 idum__lsm.326 ] [141])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_OUTPUT 235 (insn_list:REG_DEP_TRUE 236 (nil)))
    (expr_list:REG_DEAD (reg:DI 39 r10 [orig:141 idum__lsm.326 ] [141])
        (nil)))

(insn:TI 241 342 244 7 ./CStatUtilities.c:426 (set (reg:DI 2 cx [orig:143 idum__lsm.326 ] [143])
        (if_then_else:DI (le (reg:CCGC 17 flags)
                (const_int 0 [0x0]))
            (reg:DI 1 dx [142])
            (reg:DI 2 cx [orig:143 idum__lsm.326 ] [143]))) 742 {*movdicc_c_rex64} (insn_list:REG_DEP_TRUE 240 (insn_list:REG_DEP_TRUE 342 (insn_list:REG_DEP_TRUE 349 (nil))))
    (expr_list:REG_DEAD (reg:CCGC 17 flags)
        (expr_list:REG_DEAD (reg:DI 1 dx [142])
            (nil))))

(insn 244 241 245 7 ./CStatUtilities.c:428 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg/v:SI 4 si [orig:132 j.343 ] [132])
            (const_int 31 [0x1f]))) 5 {*cmpsi_1_insn} (insn_list:REG_DEP_ANTI 241 (insn_list:REG_DEP_OUTPUT 240 (insn_list:REG_DEP_TRUE 348 (nil))))
    (nil))

(jump_insn:TI 245 244 380 7 ./CStatUtilities.c:428 (set (pc)
        (if_then_else (gt (reg:CCGC 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 263)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 348 (insn_list:REG_DEP_ANTI 340 (insn_list:REG_DEP_ANTI 227 (insn_list:REG_DEP_ANTI 228 (insn_list:REG_DEP_ANTI 341 (insn_list:REG_DEP_ANTI 229 (insn_list:REG_DEP_ANTI 230 (insn_list:REG_DEP_ANTI 232 (insn_list:REG_DEP_ANTI 233 (insn_list:REG_DEP_ANTI 234 (insn_list:REG_DEP_ANTI 235 (insn_list:REG_DEP_ANTI 236 (insn_list:REG_DEP_ANTI 349 (insn_list:REG_DEP_ANTI 240 (insn_list:REG_DEP_ANTI 342 (insn_list:REG_DEP_ANTI 241 (insn_list:REG_DEP_TRUE 244 (nil))))))))))))))))))
    (expr_list:REG_DEAD (reg:CCGC 17 flags)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 7, registers live:
 2 [cx] 4 [si] 5 [di] 7 [sp] 37 [r8] 38 [r9]

(note 380 245 251 8 ( j.343 (expr_list:REG_DEP_TRUE (reg/v:SI 4 si [orig:132 j.343 ] [132])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 8, registers live: 2 [cx] 4 [si] 5 [di] 7 [sp] 37 [r8] 38 [r9]
(note:HI 251 380 249 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn:TI 249 251 250 8 ./CStatUtilities.c:429 (set (reg:DI 39 r10 [orig:144 j.343 ] [144])
        (sign_extend:DI (reg/v:SI 4 si [orig:132 j.343 ] [132]))) 115 {extendsidi2_rex64} (nil)
    (expr_list:REG_DEAD (reg/v:SI 4 si [orig:132 j.343 ] [132])
        (nil)))

(insn:TI 250 249 263 8 ./CStatUtilities.c:429 (set (mem/s:DI (plus:DI (mult:DI (reg:DI 39 r10 [orig:144 j.343 ] [144])
                    (const_int 8 [0x8]))
                (symbol_ref:DI ("iv.5486") [flags 0x2] <var_decl 0x2b4e9c8309a0 iv>)) [12 iv S8 A64])
        (reg:DI 2 cx [orig:143 idum__lsm.326 ] [143])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_TRUE 249 (nil))
    (expr_list:REG_DEAD (reg:DI 39 r10 [orig:144 j.343 ] [144])
        (nil)))
;; End of basic block 8, registers live:
 2 [cx] 5 [di] 7 [sp] 37 [r8] 38 [r9]

;; Start of basic block 9, registers live: 2 [cx] 5 [di] 7 [sp] 37 [r8] 38 [r9]
(code_label:HI 263 250 259 9 361 "" [1 uses])

(note:HI 259 263 343 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn:TI 343 259 344 9 ./CStatUtilities.c:422 (set (reg:DI 0 ax)
        (reg:DI 2 cx [orig:143 idum__lsm.326 ] [143])) 81 {*movdi_1_rex64} (nil)
    (nil))

(insn 344 343 346 9 ./CStatUtilities.c:422 (set (reg:DI 39 r10 [147])
        (reg:DI 2 cx [orig:143 idum__lsm.326 ] [143])) 81 {*movdi_1_rex64} (nil)
    (nil))

(insn 346 344 267 9 ./CStatUtilities.c:420 (set (reg/v:SI 4 si [orig:145 j.343 ] [145])
        (subreg:SI (plus:DI (reg:DI 37 r8 [orig:62 j.343 ] [62])
                (const_int -3 [0xfffffffffffffffd])) 0)) 194 {*lea_1_rex64} (nil)
    (nil))

(insn:TI 267 346 381 9 ./CStatUtilities.c:422 (parallel [
            (set (reg/v:DI 1 dx [orig:149 k.339 ] [149])
                (truncate:DI (lshiftrt:TI (mult:TI (sign_extend:TI (reg:DI 0 ax))
                            (sign_extend:TI (reg:DI 38 r9 [76])))
                        (const_int 64 [0x40]))))
            (clobber (reg:DI 0 ax))
            (clobber (reg:CC 17 flags))
        ]) 269 {*smuldi3_highpart_rex64} (insn_list:REG_DEP_TRUE 343 (nil))
    (expr_list:REG_DEAD (reg:DI 0 ax)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (expr_list:REG_UNUSED (reg:DI 0 ax)
                (expr_list:REG_EQUAL (truncate:DI (lshiftrt:TI (mult:TI (sign_extend:TI (reg:DI 2 cx [orig:143 idum__lsm.326 ] [143]))
                                (const_int 4730756183288445817 [0x41a705af1fe3fb79]))
                            (const_int 64 [0x40])))
                    (nil))))))

(note 381 267 269 9 ( k.339 (expr_list:REG_DEP_TRUE (reg/v:DI 1 dx [orig:149 k.339 ] [149])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn 269 381 268 9 ./CStatUtilities.c:422 (parallel [
            (set (reg:DI 39 r10 [147])
                (ashiftrt:DI (reg:DI 39 r10 [147])
                    (const_int 63 [0x3f])))
            (clobber (reg:CC 17 flags))
        ]) 432 {*ashrdi3_1_rex64} (insn_list:REG_DEP_TRUE 344 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 268 269 270 9 ./CStatUtilities.c:422 (parallel [
            (set (reg/v:DI 1 dx [orig:149 k.339 ] [149])
                (ashiftrt:DI (reg/v:DI 1 dx [orig:149 k.339 ] [149])
                    (const_int 15 [0xf])))
            (clobber (reg:CC 17 flags))
        ]) 432 {*ashrdi3_1_rex64} (insn_list:REG_DEP_TRUE 267 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 270 268 272 9 ./CStatUtilities.c:422 (parallel [
            (set (reg/v:DI 1 dx [orig:149 k.339 ] [149])
                (minus:DI (reg/v:DI 1 dx [orig:149 k.339 ] [149])
                    (reg:DI 39 r10 [147])))
            (clobber (reg:CC 17 flags))
        ]) 235 {*subdi_1_rex64} (insn_list:REG_DEP_TRUE 269 (insn_list:REG_DEP_TRUE 268 (nil)))
    (expr_list:REG_DEAD (reg:DI 39 r10 [147])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (expr_list:REG_EQUAL (div:DI (reg:DI 2 cx [orig:143 idum__lsm.326 ] [143])
                    (const_int 127773 [0x1f31d]))
                (nil)))))

(insn:TI 272 270 273 9 ./CStatUtilities.c:423 (parallel [
            (set (reg:DI 0 ax [150])
                (mult:DI (reg/v:DI 1 dx [orig:149 k.339 ] [149])
                    (const_int 127773 [0x1f31d])))
            (clobber (reg:CC 17 flags))
        ]) 255 {*muldi3_1_rex64} (insn_list:REG_DEP_ANTI 267 (insn_list:REG_DEP_OUTPUT 343 (insn_list:REG_DEP_TRUE 270 (nil))))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 273 272 274 9 ./CStatUtilities.c:423 (parallel [
            (set (reg:DI 2 cx [orig:143 idum__lsm.326 ] [143])
                (minus:DI (reg:DI 2 cx [orig:143 idum__lsm.326 ] [143])
                    (reg:DI 0 ax [150])))
            (clobber (reg:CC 17 flags))
        ]) 235 {*subdi_1_rex64} (insn_list:REG_DEP_ANTI 343 (insn_list:REG_DEP_ANTI 344 (insn_list:REG_DEP_TRUE 272 (nil))))
    (expr_list:REG_DEAD (reg:DI 0 ax [150])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))

(insn:TI 274 273 275 9 ./CStatUtilities.c:423 (parallel [
            (set (reg:DI 40 r11 [orig:154 idum__lsm.326 ] [154])
                (mult:DI (reg:DI 2 cx [orig:143 idum__lsm.326 ] [143])
                    (const_int 16807 [0x41a7])))
            (clobber (reg:CC 17 flags))
        ]) 255 {*muldi3_1_rex64} (insn_list:REG_DEP_TRUE 273 (nil))
    (expr_list:REG_DEAD (reg:DI 2 cx [orig:143 idum__lsm.326 ] [143])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))

(insn:TI 275 274 276 9 ./CStatUtilities.c:423 (parallel [
            (set (reg:DI 2 cx [152])
                (mult:DI (reg/v:DI 1 dx [orig:149 k.339 ] [149])
                    (const_int 2836 [0xb14])))
            (clobber (reg:CC 17 flags))
        ]) 255 {*muldi3_1_rex64} (insn_list:REG_DEP_ANTI 274 (insn_list:REG_DEP_OUTPUT 273 (insn_list:REG_DEP_TRUE 270 (nil))))
    (expr_list:REG_DEAD (reg/v:DI 1 dx [orig:149 k.339 ] [149])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))

(insn:TI 276 275 347 9 ./CStatUtilities.c:423 (parallel [
            (set (reg:DI 40 r11 [orig:154 idum__lsm.326 ] [154])
                (minus:DI (reg:DI 40 r11 [orig:154 idum__lsm.326 ] [154])
                    (reg:DI 2 cx [152])))
            (clobber (reg:CC 17 flags))
        ]) 235 {*subdi_1_rex64} (insn_list:REG_DEP_TRUE 274 (insn_list:REG_DEP_TRUE 275 (nil)))
    (expr_list:REG_DEAD (reg:DI 2 cx [152])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))

(insn:TI 347 276 382 9 ./CStatUtilities.c:426 (set (reg:DI 1 dx [155])
        (plus:DI (reg:DI 40 r11 [orig:154 idum__lsm.326 ] [154])
            (const_int 2147483647 [0x7fffffff]))) 196 {*lea_2_rex64} (insn_list:REG_DEP_ANTI 272 (insn_list:REG_DEP_ANTI 275 (insn_list:REG_DEP_OUTPUT 270 (insn_list:REG_DEP_TRUE 276 (nil)))))
    (nil))

(note 382 347 280 9 ( k.339 (nil)) NOTE_INSN_VAR_LOCATION)

(insn 280 382 345 9 ./CStatUtilities.c:426 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:DI 40 r11 [orig:154 idum__lsm.326 ] [154])
            (const_int -1 [0xffffffffffffffff]))) 2 {cmpdi_1_insn_rex64} (insn_list:REG_DEP_OUTPUT 267 (insn_list:REG_DEP_OUTPUT 268 (insn_list:REG_DEP_OUTPUT 269 (insn_list:REG_DEP_OUTPUT 270 (insn_list:REG_DEP_OUTPUT 272 (insn_list:REG_DEP_OUTPUT 273 (insn_list:REG_DEP_OUTPUT 274 (insn_list:REG_DEP_OUTPUT 275 (insn_list:REG_DEP_TRUE 276 (nil))))))))))
    (nil))

(insn 345 280 281 9 ./CStatUtilities.c:426 (set (reg:DI 2 cx [orig:66 idum__lsm.326 ] [66])
        (reg:DI 40 r11 [orig:154 idum__lsm.326 ] [154])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_OUTPUT 275 (insn_list:REG_DEP_TRUE 276 (nil)))
    (expr_list:REG_DEAD (reg:DI 40 r11 [orig:154 idum__lsm.326 ] [154])
        (nil)))

(insn:TI 281 345 284 9 ./CStatUtilities.c:426 (set (reg:DI 2 cx [orig:66 idum__lsm.326 ] [66])
        (if_then_else:DI (le (reg:CCGC 17 flags)
                (const_int 0 [0x0]))
            (reg:DI 1 dx [155])
            (reg:DI 2 cx [orig:66 idum__lsm.326 ] [66]))) 742 {*movdicc_c_rex64} (insn_list:REG_DEP_TRUE 280 (insn_list:REG_DEP_TRUE 345 (insn_list:REG_DEP_TRUE 347 (nil))))
    (expr_list:REG_DEAD (reg:CCGC 17 flags)
        (expr_list:REG_DEAD (reg:DI 1 dx [155])
            (nil))))

(insn 284 281 285 9 ./CStatUtilities.c:428 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg/v:SI 4 si [orig:145 j.343 ] [145])
            (const_int 31 [0x1f]))) 5 {*cmpsi_1_insn} (insn_list:REG_DEP_ANTI 281 (insn_list:REG_DEP_OUTPUT 280 (insn_list:REG_DEP_TRUE 346 (nil))))
    (nil))

(jump_insn:TI 285 284 291 9 ./CStatUtilities.c:428 (set (pc)
        (if_then_else (gt (reg:CCGC 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 303)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 346 (insn_list:REG_DEP_ANTI 343 (insn_list:REG_DEP_ANTI 267 (insn_list:REG_DEP_ANTI 268 (insn_list:REG_DEP_ANTI 344 (insn_list:REG_DEP_ANTI 269 (insn_list:REG_DEP_ANTI 270 (insn_list:REG_DEP_ANTI 272 (insn_list:REG_DEP_ANTI 273 (insn_list:REG_DEP_ANTI 274 (insn_list:REG_DEP_ANTI 275 (insn_list:REG_DEP_ANTI 276 (insn_list:REG_DEP_ANTI 347 (insn_list:REG_DEP_ANTI 280 (insn_list:REG_DEP_ANTI 345 (insn_list:REG_DEP_ANTI 281 (insn_list:REG_DEP_TRUE 284 (nil))))))))))))))))))
    (expr_list:REG_DEAD (reg:CCGC 17 flags)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 9, registers live:
 2 [cx] 4 [si] 5 [di] 7 [sp] 37 [r8] 38 [r9]

;; Start of basic block 10, registers live: 2 [cx] 4 [si] 5 [di] 7 [sp] 37 [r8] 38 [r9]
(note:HI 291 285 289 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn:TI 289 291 290 10 ./CStatUtilities.c:429 (set (reg:DI 40 r11 [orig:156 j.343 ] [156])
        (sign_extend:DI (reg/v:SI 4 si [orig:145 j.343 ] [145]))) 115 {extendsidi2_rex64} (nil)
    (expr_list:REG_DEAD (reg/v:SI 4 si [orig:145 j.343 ] [145])
        (nil)))

(insn:TI 290 289 303 10 ./CStatUtilities.c:429 (set (mem/s:DI (plus:DI (mult:DI (reg:DI 40 r11 [orig:156 j.343 ] [156])
                    (const_int 8 [0x8]))
                (symbol_ref:DI ("iv.5486") [flags 0x2] <var_decl 0x2b4e9c8309a0 iv>)) [12 iv S8 A64])
        (reg:DI 2 cx [orig:66 idum__lsm.326 ] [66])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_TRUE 289 (nil))
    (expr_list:REG_DEAD (reg:DI 40 r11 [orig:156 j.343 ] [156])
        (nil)))
;; End of basic block 10, registers live:
 2 [cx] 5 [di] 7 [sp] 37 [r8] 38 [r9]

;; Start of basic block 11, registers live: 2 [cx] 5 [di] 7 [sp] 37 [r8] 38 [r9]
(code_label:HI 303 290 299 11 363 "" [1 uses])

(note:HI 299 303 296 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(insn:TI 296 299 297 11 ./CStatUtilities.c:420 (parallel [
            (set (reg/v:SI 37 r8 [orig:62 j.343 ] [62])
                (plus:SI (reg/v:SI 37 r8 [orig:62 j.343 ] [62])
                    (const_int -4 [0xfffffffffffffffc])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 297 296 298 11 ./CStatUtilities.c:420 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 37 r8 [orig:62 j.343 ] [62])
            (const_int -1 [0xffffffffffffffff]))) 5 {*cmpsi_1_insn} (insn_list:REG_DEP_TRUE 296 (nil))
    (nil))

(jump_insn:TI 298 297 383 11 ./CStatUtilities.c:420 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 40)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 296 (insn_list:REG_DEP_TRUE 297 (nil)))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 9750 [0x2616])
            (nil))))
;; End of basic block 11, registers live:
 2 [cx] 5 [di] 7 [sp] 37 [r8] 38 [r9]

(note 383 298 184 12 ( j.343 (expr_list:REG_DEP_TRUE (reg/v:SI 37 r8 [orig:62 j.343 ] [62])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 12, registers live: 2 [cx] 5 [di] 7 [sp]
(note:HI 184 383 81 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(insn:TI 81 184 82 12 ./CStatUtilities.c:420 (set (mem:DI (reg/v/f:DI 5 di [orig:74 idum ] [74]) [12 S8 A64])
        (reg:DI 2 cx [orig:66 idum__lsm.326 ] [66])) 81 {*movdi_1_rex64} (nil)
    (expr_list:REG_DEAD (reg:DI 2 cx [orig:66 idum__lsm.326 ] [66])
        (nil)))

(note:HI 82 81 84 12 ("./CStatUtilities.c") 431)

(insn 84 82 384 12 ./CStatUtilities.c:431 (set (reg:DI 37 r8 [orig:87 iv ] [87])
        (mem/s:DI (symbol_ref:DI ("iv.5486") [flags 0x2] <var_decl 0x2b4e9c8309a0 iv>) [12 iv+0 S8 A64])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_TRUE 81 (nil))
    (expr_list:REG_EQUIV (mem/s:DI (symbol_ref:DI ("iv.5486") [flags 0x2] <var_decl 0x2b4e9c8309a0 iv>) [12 iv+0 S8 A64])
        (nil)))

(note 384 84 85 12 ( j.343 (expr_list:REG_DEP_TRUE (reg/v:SI 4 si [orig:145 j.343 ] [145])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn:TI 85 384 166 12 ./CStatUtilities.c:431 (set (mem/c/i:DI (symbol_ref:DI ("iy.5485") [flags 0x2] <var_decl 0x2b4e9c830790 iy>) [12 iy+0 S8 A64])
        (reg:DI 37 r8 [orig:87 iv ] [87])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_TRUE 84 (insn_list:REG_DEP_OUTPUT 81 (nil)))
    (expr_list:REG_DEAD (reg:DI 37 r8 [orig:87 iv ] [87])
        (nil)))

(insn 166 85 86 12 (set (reg:DI 2 cx [orig:111 D.5495 ] [111])
        (mem:DI (reg/v/f:DI 5 di [orig:74 idum ] [74]) [12 S8 A64])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_TRUE 81 (insn_list:REG_DEP_TRUE 85 (nil)))
    (nil))
;; End of basic block 12, registers live:
 2 [cx] 5 [di] 7 [sp]

;; Start of basic block 13, registers live: 2 [cx] 5 [di] 7 [sp]
(code_label:HI 86 166 87 13 342 "" [1 uses])

(note:HI 87 86 88 13 [bb 13] NOTE_INSN_BASIC_BLOCK)

(note:HI 88 87 335 13 ("./CStatUtilities.c") 434)

(insn:TI 335 88 90 13 ./CStatUtilities.c:434 (set (reg:DI 0 ax)
        (reg:DI 2 cx [orig:111 D.5495 ] [111])) 81 {*movdi_1_rex64} (nil)
    (nil))

(insn 90 335 385 13 ./CStatUtilities.c:434 (set (reg:DI 4 si [89])
        (const_int 4730756183288445817 [0x41a705af1fe3fb79])) 81 {*movdi_1_rex64} (nil)
    (expr_list:REG_EQUIV (const_int 4730756183288445817 [0x41a705af1fe3fb79])
        (nil)))

(note 385 90 336 13 ( j.343 (expr_list:REG_DEP_TRUE (reg:DI 40 r11 [orig:156 j.343 ] [156])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn 336 385 386 13 ./CStatUtilities.c:434 (set (reg:DI 40 r11 [91])
        (reg:DI 2 cx [orig:111 D.5495 ] [111])) 81 {*movdi_1_rex64} (nil)
    (nil))

(note 386 336 91 13 ( j.343 (nil)) NOTE_INSN_VAR_LOCATION)

(insn:TI 91 386 387 13 ./CStatUtilities.c:434 (parallel [
            (set (reg/v:DI 1 dx [orig:68 k ] [68])
                (truncate:DI (lshiftrt:TI (mult:TI (sign_extend:TI (reg:DI 0 ax))
                            (sign_extend:TI (reg:DI 4 si [89])))
                        (const_int 64 [0x40]))))
            (clobber (reg:DI 0 ax))
            (clobber (reg:CC 17 flags))
        ]) 269 {*smuldi3_highpart_rex64} (insn_list:REG_DEP_TRUE 90 (insn_list:REG_DEP_TRUE 335 (nil)))
    (expr_list:REG_DEAD (reg:DI 0 ax)
        (expr_list:REG_DEAD (reg:DI 4 si [89])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (expr_list:REG_UNUSED (reg:DI 0 ax)
                    (expr_list:REG_EQUAL (truncate:DI (lshiftrt:TI (mult:TI (sign_extend:TI (reg:DI 2 cx [orig:111 D.5495 ] [111]))
                                    (const_int 4730756183288445817 [0x41a705af1fe3fb79]))
                                (const_int 64 [0x40])))
                        (nil)))))))

(note 387 91 93 13 ( k (expr_list:REG_DEP_TRUE (reg/v:DI 1 dx [orig:68 k ] [68])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn 93 387 92 13 ./CStatUtilities.c:434 (parallel [
            (set (reg:DI 40 r11 [91])
                (ashiftrt:DI (reg:DI 40 r11 [91])
                    (const_int 63 [0x3f])))
            (clobber (reg:CC 17 flags))
        ]) 432 {*ashrdi3_1_rex64} (insn_list:REG_DEP_TRUE 336 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 92 93 94 13 ./CStatUtilities.c:434 (parallel [
            (set (reg/v:DI 1 dx [orig:68 k ] [68])
                (ashiftrt:DI (reg/v:DI 1 dx [orig:68 k ] [68])
                    (const_int 15 [0xf])))
            (clobber (reg:CC 17 flags))
        ]) 432 {*ashrdi3_1_rex64} (insn_list:REG_DEP_TRUE 91 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 94 92 95 13 ./CStatUtilities.c:434 (parallel [
            (set (reg/v:DI 1 dx [orig:68 k ] [68])
                (minus:DI (reg/v:DI 1 dx [orig:68 k ] [68])
                    (reg:DI 40 r11 [91])))
            (clobber (reg:CC 17 flags))
        ]) 235 {*subdi_1_rex64} (insn_list:REG_DEP_TRUE 93 (insn_list:REG_DEP_TRUE 92 (nil)))
    (expr_list:REG_DEAD (reg:DI 40 r11 [91])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (expr_list:REG_EQUAL (div:DI (reg:DI 2 cx [orig:111 D.5495 ] [111])
                    (const_int 127773 [0x1f31d]))
                (nil)))))

(note:HI 95 94 96 13 ("./CStatUtilities.c") 435)

(insn:TI 96 95 99 13 ./CStatUtilities.c:435 (parallel [
            (set (reg:DI 39 r10 [92])
                (mult:DI (reg/v:DI 1 dx [orig:68 k ] [68])
                    (const_int 127773 [0x1f31d])))
            (clobber (reg:CC 17 flags))
        ]) 255 {*muldi3_1_rex64} (insn_list:REG_DEP_TRUE 94 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 99 96 97 13 ./CStatUtilities.c:435 (parallel [
            (set (reg:DI 38 r9 [95])
                (mult:DI (reg/v:DI 1 dx [orig:68 k ] [68])
                    (const_int 2836 [0xb14])))
            (clobber (reg:CC 17 flags))
        ]) 255 {*muldi3_1_rex64} (insn_list:REG_DEP_TRUE 94 (nil))
    (expr_list:REG_DEAD (reg/v:DI 1 dx [orig:68 k ] [68])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))

(insn:TI 97 99 98 13 ./CStatUtilities.c:435 (parallel [
            (set (reg:DI 2 cx [orig:111 D.5495 ] [111])
                (minus:DI (reg:DI 2 cx [orig:111 D.5495 ] [111])
                    (reg:DI 39 r10 [92])))
            (clobber (reg:CC 17 flags))
        ]) 235 {*subdi_1_rex64} (insn_list:REG_DEP_ANTI 335 (insn_list:REG_DEP_ANTI 336 (insn_list:REG_DEP_TRUE 96 (nil))))
    (expr_list:REG_DEAD (reg:DI 39 r10 [92])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))

(insn:TI 98 97 100 13 ./CStatUtilities.c:435 (parallel [
            (set (reg:DI 0 ax [orig:63 temp.341 ] [63])
                (mult:DI (reg:DI 2 cx [orig:111 D.5495 ] [111])
                    (const_int 16807 [0x41a7])))
            (clobber (reg:CC 17 flags))
        ]) 255 {*muldi3_1_rex64} (insn_list:REG_DEP_ANTI 91 (insn_list:REG_DEP_OUTPUT 335 (insn_list:REG_DEP_TRUE 97 (nil))))
    (expr_list:REG_DEAD (reg:DI 2 cx [orig:111 D.5495 ] [111])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))

(insn:TI 100 98 102 13 ./CStatUtilities.c:435 (parallel [
            (set (reg:DI 0 ax [orig:63 temp.341 ] [63])
                (minus:DI (reg:DI 0 ax [orig:63 temp.341 ] [63])
                    (reg:DI 38 r9 [95])))
            (clobber (reg:CC 17 flags))
        ]) 235 {*subdi_1_rex64} (insn_list:REG_DEP_TRUE 99 (insn_list:REG_DEP_TRUE 98 (nil)))
    (expr_list:REG_DEAD (reg:DI 38 r9 [95])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))

(note:HI 102 100 103 13 ("./CStatUtilities.c") 437)

(insn:TI 103 102 365 13 ./CStatUtilities.c:437 (set (reg:CCGOC 17 flags)
        (compare:CCGOC (reg:DI 0 ax [orig:63 temp.341 ] [63])
            (const_int 0 [0x0]))) 0 {cmpdi_ccno_1_rex64} (insn_list:REG_DEP_OUTPUT 91 (insn_list:REG_DEP_OUTPUT 92 (insn_list:REG_DEP_OUTPUT 93 (insn_list:REG_DEP_OUTPUT 94 (insn_list:REG_DEP_OUTPUT 96 (insn_list:REG_DEP_OUTPUT 97 (insn_list:REG_DEP_OUTPUT 98 (insn_list:REG_DEP_OUTPUT 99 (insn_list:REG_DEP_TRUE 100 (nil))))))))))
    (nil))

(note 365 103 101 13 ("./CStatUtilities.c") 435)

(insn 101 365 366 13 ./CStatUtilities.c:435 (set (mem:DI (reg/v/f:DI 5 di [orig:74 idum ] [74]) [12 S8 A64])
        (reg:DI 0 ax [orig:63 temp.341 ] [63])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_TRUE 100 (nil))
    (nil))

(note 366 101 104 13 ("./CStatUtilities.c") 437)

(jump_insn:TI 104 366 110 13 ./CStatUtilities.c:437 (set (pc)
        (if_then_else (lt (reg:CCGOC 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 358)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 90 (insn_list:REG_DEP_ANTI 335 (insn_list:REG_DEP_ANTI 91 (insn_list:REG_DEP_ANTI 92 (insn_list:REG_DEP_ANTI 336 (insn_list:REG_DEP_ANTI 93 (insn_list:REG_DEP_ANTI 94 (insn_list:REG_DEP_ANTI 96 (insn_list:REG_DEP_ANTI 97 (insn_list:REG_DEP_ANTI 98 (insn_list:REG_DEP_ANTI 99 (insn_list:REG_DEP_ANTI 100 (insn_list:REG_DEP_TRUE 103 (insn_list:REG_DEP_ANTI 101 (nil)))))))))))))))
    (expr_list:REG_DEAD (reg:CCGOC 17 flags)
        (expr_list:REG_BR_PROB (const_int 2100 [0x834])
            (nil))))
;; End of basic block 13, registers live:
 0 [ax] 5 [di] 7 [sp]

;; Start of basic block 14, registers live: 5 [di] 7 [sp]
(code_label:HI 110 104 111 14 352 "" [1 uses])

(note:HI 111 110 112 14 [bb 14] NOTE_INSN_BASIC_BLOCK)

(note:HI 112 111 118 14 ("./CStatUtilities.c") 440)

(note:HI 118 112 132 14 NOTE_INSN_DELETED)

(note:HI 132 118 181 14 NOTE_INSN_DELETED)

(note:HI 181 132 148 14 NOTE_INSN_DELETED)

(note:HI 148 181 113 14 NOTE_INSN_FUNCTION_END)

(insn:TI 113 148 149 14 ./CStatUtilities.c:440 (set (reg:DI 0 ax [orig:98 iy ] [98])
        (mem/c/i:DI (symbol_ref:DI ("iy.5485") [flags 0x2] <var_decl 0x2b4e9c830790 iy>) [12 iy+0 S8 A64])) 81 {*movdi_1_rex64} (nil)
    (nil))

(note:HI 149 113 329 14 ("./CStatUtilities.c") 448)

(insn 329 149 367 14 ./CStatUtilities.c:448 (set (reg:DF 21 xmm0 [109])
        (mem/u/c/i:DF (symbol_ref/u:DI ("*.LC4") [flags 0x2]) [6 S8 A64])) 94 {*movdf_integer} (nil)
    (expr_list:REG_EQUIV (const_double:DF 9.9999987999999995214039927304838784039020538330078125e-1 [0x0.fffffdfc9a9ac8p+0])
        (nil)))

(note 367 329 352 14 ("./CStatUtilities.c") 440)

(insn:TI 352 367 116 14 ./CStatUtilities.c:440 (set (reg:DI 38 r9 [100])
        (plus:DI (reg:DI 0 ax [orig:98 iy ] [98])
            (const_int 67108863 [0x3ffffff]))) 196 {*lea_2_rex64} (insn_list:REG_DEP_TRUE 113 (nil))
    (nil))

(insn 116 352 117 14 ./CStatUtilities.c:440 (set (reg:CCGOC 17 flags)
        (compare:CCGOC (reg:DI 0 ax [orig:98 iy ] [98])
            (const_int 0 [0x0]))) 0 {cmpdi_ccno_1_rex64} (insn_list:REG_DEP_TRUE 113 (nil))
    (nil))

(insn:TI 117 116 119 14 ./CStatUtilities.c:440 (set (reg:DI 0 ax [orig:98 iy ] [98])
        (if_then_else:DI (lt (reg:CCGOC 17 flags)
                (const_int 0 [0x0]))
            (reg:DI 38 r9 [100])
            (reg:DI 0 ax [orig:98 iy ] [98]))) 742 {*movdicc_c_rex64} (insn_list:REG_DEP_TRUE 352 (insn_list:REG_DEP_TRUE 116 (insn_list:REG_DEP_TRUE 113 (nil))))
    (expr_list:REG_DEAD (reg:CCGOC 17 flags)
        (expr_list:REG_DEAD (reg:DI 38 r9 [100])
            (nil))))

(insn:TI 119 117 388 14 ./CStatUtilities.c:440 (parallel [
            (set (reg:DI 0 ax [orig:69 j ] [69])
                (lshiftrt:DI (reg:DI 0 ax [orig:98 iy ] [98])
                    (const_int 26 [0x1a])))
            (clobber (reg:CC 17 flags))
        ]) 468 {*lshrdi3_1_rex64} (insn_list:REG_DEP_OUTPUT 116 (insn_list:REG_DEP_TRUE 117 (nil)))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(note 388 119 120 14 ( j (expr_list:REG_DEP_TRUE (reg:DI 0 ax [orig:69 j ] [69])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note:HI 120 388 121 14 ("./CStatUtilities.c") 441)

(insn:TI 121 120 123 14 ./CStatUtilities.c:441 (set (reg:DI 0 ax [orig:102 j ] [102])
        (sign_extend:DI (reg/v:SI 0 ax [orig:69 j ] [69]))) 115 {extendsidi2_rex64} (insn_list:REG_DEP_TRUE 119 (nil))
    (nil))

(insn:TI 123 121 130 14 ./CStatUtilities.c:441 (set (reg:DI 2 cx [orig:70 D.5505 ] [70])
        (mem/s:DI (plus:DI (mult:DI (reg:DI 0 ax [orig:102 j ] [102])
                    (const_int 8 [0x8]))
                (symbol_ref:DI ("iv.5486") [flags 0x2] <var_decl 0x2b4e9c8309a0 iv>)) [12 iv S8 A64])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_TRUE 121 (nil))
    (nil))

(note:HI 130 123 131 14 ("./CStatUtilities.c") 444)

(insn:TI 131 130 368 14 ./CStatUtilities.c:444 (set (reg:DF 22 xmm1 [107])
        (float:DF (reg:DI 2 cx [orig:70 D.5505 ] [70]))) 178 {*floatdidf2_sse} (insn_list:REG_DEP_TRUE 123 (nil))
    (nil))

(note 368 131 124 14 ("./CStatUtilities.c") 441)

(insn 124 368 125 14 ./CStatUtilities.c:441 (set (mem/c/i:DI (symbol_ref:DI ("iy.5485") [flags 0x2] <var_decl 0x2b4e9c830790 iy>) [12 iy+0 S8 A64])
        (reg:DI 2 cx [orig:70 D.5505 ] [70])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_TRUE 123 (insn_list:REG_DEP_ANTI 113 (nil)))
    (expr_list:REG_DEAD (reg:DI 2 cx [orig:70 D.5505 ] [70])
        (nil)))

(note:HI 125 124 128 14 ("./CStatUtilities.c") 442)

(insn:TI 128 125 129 14 ./CStatUtilities.c:442 (set (reg:DI 37 r8 [106])
        (mem:DI (reg/v/f:DI 5 di [orig:74 idum ] [74]) [12 S8 A64])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_TRUE 124 (nil))
    (expr_list:REG_DEAD (reg/v/f:DI 5 di [orig:74 idum ] [74])
        (expr_list:REG_EQUIV (mem/s:DI (plus:DI (mult:DI (reg:DI 0 ax [orig:102 j ] [102])
                        (const_int 8 [0x8]))
                    (symbol_ref:DI ("iv.5486") [flags 0x2] <var_decl 0x2b4e9c8309a0 iv>)) [12 iv S8 A64])
            (nil))))

(insn:TI 129 128 369 14 ./CStatUtilities.c:442 (set (mem/s:DI (plus:DI (mult:DI (reg:DI 0 ax [orig:102 j ] [102])
                    (const_int 8 [0x8]))
                (symbol_ref:DI ("iv.5486") [flags 0x2] <var_decl 0x2b4e9c8309a0 iv>)) [12 iv S8 A64])
        (reg:DI 37 r8 [106])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_TRUE 121 (insn_list:REG_DEP_ANTI 123 (insn_list:REG_DEP_TRUE 128 (nil))))
    (expr_list:REG_DEAD (reg:DI 37 r8 [106])
        (expr_list:REG_DEAD (reg:DI 0 ax [orig:102 j ] [102])
            (nil))))

(note 369 129 133 14 ("./CStatUtilities.c") 444)

(insn:TI 133 369 370 14 ./CStatUtilities.c:444 (set (reg:DF 22 xmm1 [107])
        (mult:DF (reg:DF 22 xmm1 [107])
            (mem/u/c/i:DF (symbol_ref/u:DI ("*.LC3") [flags 0x2]) [6 S8 A64]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_TRUE 131 (nil))
    (nil))

(note 370 133 151 14 ("./CStatUtilities.c") 448)

(insn:TI 151 370 157 14 ./CStatUtilities.c:448 (set (reg/i:DF 21 xmm0 [ <result> ])
        (unspec:DF [
                (reg:DF 21 xmm0 [109])
                (reg:DF 22 xmm1 [107])
            ] 51)) 759 {*ieee_smindf3} (insn_list:REG_DEP_TRUE 133 (insn_list:REG_DEP_TRUE 329 (nil)))
    (expr_list:REG_DEAD (reg:DF 22 xmm1 [107])
        (nil)))

(insn 157 151 295 14 ./CStatUtilities.c:448 (use (reg/i:DF 21 xmm0 [ <result> ])) -1 (insn_list:REG_DEP_ANTI 113 (insn_list:REG_DEP_ANTI 352 (insn_list:REG_DEP_ANTI 116 (insn_list:REG_DEP_ANTI 117 (insn_list:REG_DEP_ANTI 119 (insn_list:REG_DEP_ANTI 121 (insn_list:REG_DEP_ANTI 123 (insn_list:REG_DEP_ANTI 124 (insn_list:REG_DEP_ANTI 128 (insn_list:REG_DEP_ANTI 129 (insn_list:REG_DEP_ANTI 131 (insn_list:REG_DEP_ANTI 133 (insn_list:REG_DEP_ANTI 329 (insn_list:REG_DEP_TRUE 151 (nil)))))))))))))))
    (nil))

(note:HI 295 157 355 14 ("./CStatUtilities.c") 420)

(note 355 295 356 14 NOTE_INSN_EPILOGUE_BEG)

(jump_insn:TI 356 355 357 14 ./CStatUtilities.c:448 (return) 562 {return_internal} (insn_list:REG_DEP_ANTI 113 (insn_list:REG_DEP_ANTI 329 (insn_list:REG_DEP_TRUE 352 (insn_list:REG_DEP_TRUE 133 (insn_list:REG_DEP_TRUE 151 (insn_list:REG_DEP_ANTI 157 (insn_list:REG_DEP_TRUE 119 (insn_list:REG_DEP_TRUE 116 (insn_list:REG_DEP_ANTI 117 (insn_list:REG_DEP_TRUE 128 (insn_list:REG_DEP_ANTI 124 (insn_list:REG_DEP_ANTI 131 (insn_list:REG_DEP_TRUE 121 (insn_list:REG_DEP_TRUE 123 (insn_list:REG_DEP_ANTI 129 (nil))))))))))))))))
    (nil))
;; End of basic block 14, registers live:
 7 [sp] 21 [xmm0]

(barrier 357 356 107)

(note:HI 107 357 389 ("./CStatUtilities.c") 438)

(note 389 107 358 15 ( j (nil)) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 15, registers live: 0 [ax] 5 [di] 7 [sp]
(code_label 358 389 106 15 368 "" [1 uses])

(note:HI 106 358 108 15 [bb 15] NOTE_INSN_BASIC_BLOCK)

(insn:TI 108 106 109 15 ./CStatUtilities.c:438 (parallel [
            (set (reg:DI 0 ax [96])
                (plus:DI (reg:DI 0 ax [orig:63 temp.341 ] [63])
                    (const_int 2147483647 [0x7fffffff])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_EQUIV (mem:DI (reg/v/f:DI 5 di [orig:74 idum ] [74]) [12 S8 A64])
            (nil))))

(insn:TI 109 108 371 15 ./CStatUtilities.c:438 (set (mem:DI (reg/v/f:DI 5 di [orig:74 idum ] [74]) [12 S8 A64])
        (reg:DI 0 ax [96])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_TRUE 108 (nil))
    (expr_list:REG_DEAD (reg:DI 0 ax [96])
        (expr_list:REG_EQUAL (plus:DI (reg:DI 0 ax [orig:63 temp.341 ] [63])
                (const_int 2147483647 [0x7fffffff]))
            (nil))))

(jump_insn 371 109 372 15 (set (pc)
        (label_ref 110)) -1 (nil)
    (nil))
;; End of basic block 15, registers live:
 5 [di] 7 [sp]

(barrier 372 371 330)

(note 330 372 0 NOTE_INSN_DELETED)


;; Function maxAbsDer (maxAbsDer)


Basic block 0:
IN:
Stack adjustment: 8
Reg 1: end+0
Reg 4: start+0
Reg 5: sllr+0
Variables:
  name: start
    offset 0
      (reg:SI 4 si [ start ])
  name: end
    offset 0
      (reg:SI 1 dx [ end ])
  name: sllr
    offset 0
      (reg:DI 5 di [ sllr ])

OUT:
Stack adjustment: 8
Reg 1: n+0
Reg 4: start+0
Reg 5: sllr+0
Variables:
  name: start
    offset 0
      (reg:SI 4 si [ start ])
  name: n
    offset 0
      (reg/v:SI 1 dx [orig:64 n ] [64])
  name: sllr
    offset 0
      (reg:DI 5 di [ sllr ])


Basic block 1:
IN:
Stack adjustment: 8
Reg 1: n+0
Reg 4: start+0
Reg 5: sllr+0
Variables:
  name: start
    offset 0
      (reg:SI 4 si [ start ])
  name: n
    offset 0
      (reg/v:SI 1 dx [orig:64 n ] [64])
  name: sllr
    offset 0
      (reg:DI 5 di [ sllr ])

OUT:
Stack adjustment: 8
Reg 1: n+0
Reg 4: j+0
Reg 5: sllr+0
Reg 22: maxAbsDer+0
Variables:
  name: j
    offset 0
      (reg/v:SI 4 si [orig:84 j ] [84])
  name: maxAbsDer
    offset 0
      (reg/v:DF 22 xmm1 [orig:88 maxAbsDer ] [88])
  name: n
    offset 0
      (reg/v:SI 1 dx [orig:64 n ] [64])
  name: sllr
    offset 0
      (reg:DI 5 di [ sllr ])


Basic block 2:
IN:
Stack adjustment: 8
Reg 1: n+0
Reg 4: j+0
Reg 5: sllr+0
Reg 22: maxAbsDer+0
Variables:
  name: maxAbsDer
    offset 0
      (reg/v:DF 22 xmm1 [orig:88 maxAbsDer ] [88])
  name: sllr
    offset 0
      (reg:DI 5 di [ sllr ])
  name: n
    offset 0
      (reg/v:SI 1 dx [orig:64 n ] [64])
  name: j
    offset 0
      (reg/v:SI 4 si [orig:84 j ] [84])

OUT:
Stack adjustment: 8
Reg 1: n+0
Reg 4: j+0
Reg 5: sllr+0
Reg 22: maxAbsDer+0
Variables:
  name: j
    offset 0
      (reg/v:SI 4 si [orig:84 j ] [84])
  name: maxAbsDer
    offset 0
      (reg/v:DF 22 xmm1 [orig:88 maxAbsDer ] [88])
  name: n
    offset 0
      (reg/v:SI 1 dx [orig:64 n ] [64])
  name: sllr
    offset 0
      (reg:DI 5 di [ sllr ])


Basic block 3:
IN:
Stack adjustment: 8
Reg 1: n+0
Reg 4: j+0
Reg 5: sllr+0
Reg 22: maxAbsDer+0
Variables:
  name: maxAbsDer
    offset 0
      (reg/v:DF 22 xmm1 [orig:88 maxAbsDer ] [88])
  name: sllr
    offset 0
      (reg:DI 5 di [ sllr ])
  name: n
    offset 0
      (reg/v:SI 1 dx [orig:64 n ] [64])
  name: j
    offset 0
      (reg/v:SI 4 si [orig:84 j ] [84])

OUT:
Stack adjustment: 8
Reg 1: n+0
Reg 4: j+0
Reg 5: sllr+0
Reg 22: maxAbsDer+0
Variables:
  name: j
    offset 0
      (reg/v:SI 4 si [orig:84 j ] [84])
  name: maxAbsDer
    offset 0
      (reg/v:DF 22 xmm1 [orig:88 maxAbsDer ] [88])
  name: n
    offset 0
      (reg/v:SI 1 dx [orig:64 n ] [64])
  name: sllr
    offset 0
      (reg:DI 5 di [ sllr ])


Basic block 4:
IN:
Stack adjustment: 8
Reg 1: n+0
Reg 4: j+0
Reg 5: sllr+0
Reg 22: maxAbsDer+0
Variables:
  name: maxAbsDer
    offset 0
      (reg/v:DF 22 xmm1 [orig:88 maxAbsDer ] [88])
  name: sllr
    offset 0
      (reg:DI 5 di [ sllr ])
  name: n
    offset 0
      (reg/v:SI 1 dx [orig:64 n ] [64])
  name: j
    offset 0
      (reg/v:SI 4 si [orig:84 j ] [84])

OUT:
Stack adjustment: 8
Reg 1: n+0
Reg 4: j+0
Reg 5: sllr+0
Reg 22: maxAbsDer+0
Variables:
  name: j
    offset 0
      (reg/v:SI 4 si [orig:84 j ] [84])
  name: maxAbsDer
    offset 0
      (reg/v:DF 22 xmm1 [orig:88 maxAbsDer ] [88])
  name: n
    offset 0
      (reg/v:SI 1 dx [orig:64 n ] [64])
  name: sllr
    offset 0
      (reg:DI 5 di [ sllr ])


Basic block 5:
IN:
Stack adjustment: 8
Reg 1: n+0
Reg 4: j+0
Reg 5: sllr+0
Reg 22: maxAbsDer+0
Variables:
  name: maxAbsDer
    offset 0
      (reg/v:DF 22 xmm1 [orig:88 maxAbsDer ] [88])
  name: sllr
    offset 0
      (reg:DI 5 di [ sllr ])
  name: n
    offset 0
      (reg/v:SI 1 dx [orig:64 n ] [64])
  name: j
    offset 0
      (reg/v:SI 4 si [orig:84 j ] [84])

OUT:
Stack adjustment: 8
Reg 1: n+0
Reg 4: j+0
Reg 5: sllr+0
Reg 22: maxAbsDer+0
Variables:
  name: j
    offset 0
      (reg/v:SI 4 si [orig:84 j ] [84])
  name: maxAbsDer
    offset 0
      (reg/v:DF 22 xmm1 [orig:88 maxAbsDer ] [88])
  name: n
    offset 0
      (reg/v:SI 1 dx [orig:64 n ] [64])
  name: sllr
    offset 0
      (reg:DI 5 di [ sllr ])


Basic block 6:
IN:
Stack adjustment: 8
Reg 1: n+0
Reg 4: j+0
Reg 5: sllr+0
Reg 22: maxAbsDer+0
Variables:
  name: maxAbsDer
    offset 0
      (reg/v:DF 22 xmm1 [orig:88 maxAbsDer ] [88])
  name: sllr
    offset 0
      (reg:DI 5 di [ sllr ])
  name: n
    offset 0
      (reg/v:SI 1 dx [orig:64 n ] [64])
  name: j
    offset 0
      (reg/v:SI 4 si [orig:84 j ] [84])

OUT:
Stack adjustment: 8
Reg 1: n+0
Reg 4: j+0
Reg 5: sllr+0
Reg 22: maxAbsDer+0
Variables:
  name: j
    offset 0
      (reg/v:SI 4 si [orig:84 j ] [84])
  name: maxAbsDer
    offset 0
      (reg/v:DF 22 xmm1 [orig:88 maxAbsDer ] [88])
  name: n
    offset 0
      (reg/v:SI 1 dx [orig:64 n ] [64])
  name: sllr
    offset 0
      (reg:DI 5 di [ sllr ])


Basic block 7:
IN:
Stack adjustment: 8
Reg 1: n+0
Reg 4: j+0
Reg 5: sllr+0
Reg 22: maxAbsDer+0
Variables:
  name: maxAbsDer
    offset 0
      (reg/v:DF 22 xmm1 [orig:88 maxAbsDer ] [88])
  name: sllr
    offset 0
      (reg:DI 5 di [ sllr ])
  name: n
    offset 0
      (reg/v:SI 1 dx [orig:64 n ] [64])
  name: j
    offset 0
      (reg/v:SI 4 si [orig:84 j ] [84])

OUT:
Stack adjustment: 8
Reg 1: n+0
Reg 4: j+0
Reg 5: sllr+0
Reg 22: maxAbsDer+0
Variables:
  name: j
    offset 0
      (reg/v:SI 4 si [orig:84 j ] [84])
  name: maxAbsDer
    offset 0
      (reg/v:DF 22 xmm1 [orig:88 maxAbsDer ] [88])
  name: n
    offset 0
      (reg/v:SI 1 dx [orig:64 n ] [64])
  name: sllr
    offset 0
      (reg:DI 5 di [ sllr ])


Basic block 8:
IN:
Stack adjustment: 8
Reg 1: n+0
Reg 4: j+0
Reg 5: sllr+0
Reg 22: maxAbsDer+0
Variables:
  name: maxAbsDer
    offset 0
      (reg/v:DF 22 xmm1 [orig:88 maxAbsDer ] [88])
  name: sllr
    offset 0
      (reg:DI 5 di [ sllr ])
  name: n
    offset 0
      (reg/v:SI 1 dx [orig:64 n ] [64])
  name: j
    offset 0
      (reg/v:SI 4 si [orig:84 j ] [84])

OUT:
Stack adjustment: 8
Reg 1: n+0
Reg 4: j+0
Reg 5: sllr+0
Reg 22: maxAbsDer+0
Variables:
  name: j
    offset 0
      (reg/v:SI 4 si [orig:84 j ] [84])
  name: maxAbsDer
    offset 0
      (reg/v:DF 22 xmm1 [orig:88 maxAbsDer ] [88])
  name: n
    offset 0
      (reg/v:SI 1 dx [orig:64 n ] [64])
  name: sllr
    offset 0
      (reg:DI 5 di [ sllr ])


Basic block 9:
IN:
Stack adjustment: 8
Reg 1: n+0
Reg 4: j+0
Reg 5: sllr+0
Reg 22: maxAbsDer+0
Variables:
  name: maxAbsDer
    offset 0
      (reg/v:DF 22 xmm1 [orig:88 maxAbsDer ] [88])
  name: sllr
    offset 0
      (reg:DI 5 di [ sllr ])
  name: n
    offset 0
      (reg/v:SI 1 dx [orig:64 n ] [64])
  name: j
    offset 0
      (reg/v:SI 4 si [orig:84 j ] [84])

OUT:
Stack adjustment: 8
Reg 1: n+0
Reg 5: sllr+0
Reg 22: maxAbsDer+0
Variables:
  name: maxAbsDer
    offset 0
      (reg/v:DF 22 xmm1 [orig:88 maxAbsDer ] [88])
  name: n
    offset 0
      (reg/v:SI 1 dx [orig:64 n ] [64])
  name: sllr
    offset 0
      (reg:DI 5 di [ sllr ])


Basic block 10:
IN:
Stack adjustment: 8
Reg 1: n+0
Reg 4: j+0
Reg 5: sllr+0
Reg 22: maxAbsDer+0
Variables:
  name: j
    offset 0
      (reg/v:SI 4 si [orig:84 j ] [84])
  name: maxAbsDer
    offset 0
      (reg/v:DF 22 xmm1 [orig:88 maxAbsDer ] [88])
  name: n
    offset 0
      (reg/v:SI 1 dx [orig:64 n ] [64])
  name: sllr
    offset 0
      (reg:DI 5 di [ sllr ])

OUT:
Stack adjustment: 8
Reg 1: n+0
Reg 4: j+0
Reg 5: sllr+0
Reg 22: maxAbsDer+0
Variables:
  name: maxAbsDer
    offset 0
      (reg/v:DF 22 xmm1 [orig:88 maxAbsDer ] [88])
  name: sllr
    offset 0
      (reg:DI 5 di [ sllr ])
  name: n
    offset 0
      (reg/v:SI 1 dx [orig:64 n ] [64])
  name: j
    offset 0
      (reg/v:SI 4 si [orig:84 j ] [84])


Basic block 11:
IN:
Stack adjustment: 8
Reg 1: n+0
Reg 4: j+0
Reg 5: sllr+0
Reg 22: maxAbsDer+0
Variables:
  name: j
    offset 0
      (reg/v:SI 4 si [orig:84 j ] [84])
  name: maxAbsDer
    offset 0
      (reg/v:DF 22 xmm1 [orig:88 maxAbsDer ] [88])
  name: n
    offset 0
      (reg/v:SI 1 dx [orig:64 n ] [64])
  name: sllr
    offset 0
      (reg:DI 5 di [ sllr ])

OUT:
Stack adjustment: 8
Reg 1: n+0
Reg 4: j+0
Reg 5: sllr+0
Reg 22: maxAbsDer+0
Variables:
  name: maxAbsDer
    offset 0
      (reg/v:DF 22 xmm1 [orig:88 maxAbsDer ] [88])
  name: sllr
    offset 0
      (reg:DI 5 di [ sllr ])
  name: n
    offset 0
      (reg/v:SI 1 dx [orig:64 n ] [64])
  name: j
    offset 0
      (reg/v:SI 4 si [orig:84 j ] [84])


Basic block 12:
IN:
Stack adjustment: 8
Reg 1: n+0
Reg 4: j+0
Reg 5: sllr+0
Reg 22: maxAbsDer+0
Variables:
  name: j
    offset 0
      (reg/v:SI 4 si [orig:84 j ] [84])
  name: maxAbsDer
    offset 0
      (reg/v:DF 22 xmm1 [orig:88 maxAbsDer ] [88])
  name: n
    offset 0
      (reg/v:SI 1 dx [orig:64 n ] [64])
  name: sllr
    offset 0
      (reg:DI 5 di [ sllr ])

OUT:
Stack adjustment: 8
Reg 1: n+0
Reg 4: j+0
Reg 5: sllr+0
Reg 22: maxAbsDer+0
Variables:
  name: maxAbsDer
    offset 0
      (reg/v:DF 22 xmm1 [orig:88 maxAbsDer ] [88])
  name: sllr
    offset 0
      (reg:DI 5 di [ sllr ])
  name: n
    offset 0
      (reg/v:SI 1 dx [orig:64 n ] [64])
  name: j
    offset 0
      (reg/v:SI 4 si [orig:84 j ] [84])


Basic block 13:
IN:
Stack adjustment: 8
Reg 1: n+0
Reg 4: j+0
Reg 5: sllr+0
Reg 22: maxAbsDer+0
Variables:
  name: j
    offset 0
      (reg/v:SI 4 si [orig:84 j ] [84])
  name: maxAbsDer
    offset 0
      (reg/v:DF 22 xmm1 [orig:88 maxAbsDer ] [88])
  name: n
    offset 0
      (reg/v:SI 1 dx [orig:64 n ] [64])
  name: sllr
    offset 0
      (reg:DI 5 di [ sllr ])

OUT:
Stack adjustment: 8
Reg 1: n+0
Reg 4: j+0
Reg 5: sllr+0
Reg 22: maxAbsDer+0
Variables:
  name: maxAbsDer
    offset 0
      (reg/v:DF 22 xmm1 [orig:88 maxAbsDer ] [88])
  name: sllr
    offset 0
      (reg:DI 5 di [ sllr ])
  name: n
    offset 0
      (reg/v:SI 1 dx [orig:64 n ] [64])
  name: j
    offset 0
      (reg/v:SI 4 si [orig:84 j ] [84])


Basic block 14:
IN:
Stack adjustment: 8
Reg 1: n+0
Reg 4: j+0
Reg 5: sllr+0
Reg 22: maxAbsDer+0
Variables:
  name: j
    offset 0
      (reg/v:SI 4 si [orig:84 j ] [84])
  name: maxAbsDer
    offset 0
      (reg/v:DF 22 xmm1 [orig:88 maxAbsDer ] [88])
  name: n
    offset 0
      (reg/v:SI 1 dx [orig:64 n ] [64])
  name: sllr
    offset 0
      (reg:DI 5 di [ sllr ])

OUT:
Stack adjustment: 8
Reg 1: n+0
Reg 4: j+0
Reg 5: sllr+0
Reg 22: maxAbsDer+0
Variables:
  name: maxAbsDer
    offset 0
      (reg/v:DF 22 xmm1 [orig:88 maxAbsDer ] [88])
  name: sllr
    offset 0
      (reg:DI 5 di [ sllr ])
  name: n
    offset 0
      (reg/v:SI 1 dx [orig:64 n ] [64])
  name: j
    offset 0
      (reg/v:SI 4 si [orig:84 j ] [84])


Basic block 15:
IN:
Stack adjustment: 8
Reg 1: n+0
Reg 4: j+0
Reg 5: sllr+0
Reg 22: maxAbsDer+0
Variables:
  name: j
    offset 0
      (reg/v:SI 4 si [orig:84 j ] [84])
  name: maxAbsDer
    offset 0
      (reg/v:DF 22 xmm1 [orig:88 maxAbsDer ] [88])
  name: n
    offset 0
      (reg/v:SI 1 dx [orig:64 n ] [64])
  name: sllr
    offset 0
      (reg:DI 5 di [ sllr ])

OUT:
Stack adjustment: 8
Reg 1: n+0
Reg 4: j+0
Reg 5: sllr+0
Reg 22: maxAbsDer+0
Variables:
  name: maxAbsDer
    offset 0
      (reg/v:DF 22 xmm1 [orig:88 maxAbsDer ] [88])
  name: sllr
    offset 0
      (reg:DI 5 di [ sllr ])
  name: n
    offset 0
      (reg/v:SI 1 dx [orig:64 n ] [64])
  name: j
    offset 0
      (reg/v:SI 4 si [orig:84 j ] [84])


Basic block 16:
IN:
Stack adjustment: 8
Reg 1: n+0
Reg 4: j+0
Reg 5: sllr+0
Reg 22: maxAbsDer+0
Variables:
  name: j
    offset 0
      (reg/v:SI 4 si [orig:84 j ] [84])
  name: maxAbsDer
    offset 0
      (reg/v:DF 22 xmm1 [orig:88 maxAbsDer ] [88])
  name: n
    offset 0
      (reg/v:SI 1 dx [orig:64 n ] [64])
  name: sllr
    offset 0
      (reg:DI 5 di [ sllr ])

OUT:
Stack adjustment: 8
Reg 1: n+0
Reg 4: j+0
Reg 5: sllr+0
Reg 22: maxAbsDer+0
Variables:
  name: maxAbsDer
    offset 0
      (reg/v:DF 22 xmm1 [orig:88 maxAbsDer ] [88])
  name: sllr
    offset 0
      (reg:DI 5 di [ sllr ])
  name: n
    offset 0
      (reg/v:SI 1 dx [orig:64 n ] [64])
  name: j
    offset 0
      (reg/v:SI 4 si [orig:84 j ] [84])


Basic block 17:
IN:
Stack adjustment: 8
Reg 1: n+0
Reg 4: j+0
Reg 5: sllr+0
Reg 22: maxAbsDer+0
Variables:
  name: j
    offset 0
      (reg/v:SI 4 si [orig:84 j ] [84])
  name: maxAbsDer
    offset 0
      (reg/v:DF 22 xmm1 [orig:88 maxAbsDer ] [88])
  name: n
    offset 0
      (reg/v:SI 1 dx [orig:64 n ] [64])
  name: sllr
    offset 0
      (reg:DI 5 di [ sllr ])

OUT:
Stack adjustment: 8
Reg 1: n+0
Reg 4: j+0
Reg 5: sllr+0
Reg 22: maxAbsDer+0
Variables:
  name: maxAbsDer
    offset 0
      (reg/v:DF 22 xmm1 [orig:88 maxAbsDer ] [88])
  name: sllr
    offset 0
      (reg:DI 5 di [ sllr ])
  name: n
    offset 0
      (reg/v:SI 1 dx [orig:64 n ] [64])
  name: j
    offset 0
      (reg/v:SI 4 si [orig:84 j ] [84])


Basic block 18:
IN:
Stack adjustment: 8
Reg 1: n+0
Reg 4: start+0
Reg 5: sllr+0
Variables:
  name: start
    offset 0
      (reg:SI 4 si [ start ])
  name: n
    offset 0
      (reg/v:SI 1 dx [orig:64 n ] [64])
  name: sllr
    offset 0
      (reg:DI 5 di [ sllr ])

OUT:
Stack adjustment: 8
Reg 1: n+0
Reg 4: start+0
Reg 5: sllr+0
Reg 22: maxAbsDer+0
Variables:
  name: start
    offset 0
      (reg:SI 4 si [ start ])
  name: maxAbsDer
    offset 0
      (reg/v:DF 22 xmm1 [orig:88 maxAbsDer ] [88])
  name: n
    offset 0
      (reg/v:SI 1 dx [orig:64 n ] [64])
  name: sllr
    offset 0
      (reg:DI 5 di [ sllr ])


19 basic blocks, 31 edges.

Basic block 0 prev -1, next 1, loop_depth 0, count 0, freq 1111, maybe hot.
Predecessors:  ENTRY [100.0%]  (fallthru)
Successors:  1 [90.0%]  (fallthru,can_fallthru) 18 [10.0%]  (can_fallthru)
Registers live at start: 1 [dx] 4 [si] 5 [di] 7 [sp]
Registers live at end: 1 [dx] 4 [si] 5 [di] 7 [sp]

Basic block 1 prev 0, next 2, loop_depth 0, count 0, freq 1000, maybe hot.
Predecessors:  0 [90.0%]  (fallthru,can_fallthru)
Successors:  2 [90.0%]  (fallthru,can_fallthru) 17 [10.0%]  (can_fallthru)
Registers live at start: 1 [dx] 4 [si] 5 [di] 7 [sp]
Registers live at end: 0 [ax] 1 [dx] 2 [cx] 4 [si] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8]

Basic block 2 prev 1, next 3, loop_depth 0, count 0, freq 771, maybe hot.
Predecessors:  1 [90.0%]  (fallthru,can_fallthru)
Successors:  3 [87.5%]  (fallthru,can_fallthru) 16 [12.5%]  (can_fallthru)
Registers live at start: 0 [ax] 1 [dx] 2 [cx] 4 [si] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8]
Registers live at end: 0 [ax] 1 [dx] 2 [cx] 4 [si] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8]
Invalid sum of incoming frequencies 900, should be 771

Basic block 3 prev 2, next 4, loop_depth 0, count 0, freq 750, maybe hot.
Predecessors:  2 [87.5%]  (fallthru,can_fallthru)
Successors:  4 [85.7%]  (fallthru,can_fallthru) 15 [14.3%]  (can_fallthru)
Registers live at start: 0 [ax] 1 [dx] 2 [cx] 4 [si] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8]
Registers live at end: 0 [ax] 1 [dx] 2 [cx] 4 [si] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8]

Basic block 4 prev 3, next 5, loop_depth 0, count 0, freq 720, maybe hot.
Predecessors:  3 [85.7%]  (fallthru,can_fallthru)
Successors:  5 [83.3%]  (fallthru,can_fallthru) 14 [16.7%]  (can_fallthru)
Registers live at start: 0 [ax] 1 [dx] 2 [cx] 4 [si] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8]
Registers live at end: 0 [ax] 1 [dx] 2 [cx] 4 [si] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8]

Basic block 5 prev 4, next 6, loop_depth 0, count 0, freq 675, maybe hot.
Predecessors:  4 [83.3%]  (fallthru,can_fallthru)
Successors:  6 [80.0%]  (fallthru,can_fallthru) 13 [20.0%]  (can_fallthru)
Registers live at start: 0 [ax] 1 [dx] 2 [cx] 4 [si] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8]
Registers live at end: 0 [ax] 1 [dx] 2 [cx] 4 [si] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8]

Basic block 6 prev 5, next 7, loop_depth 0, count 0, freq 600, maybe hot.
Predecessors:  5 [80.0%]  (fallthru,can_fallthru)
Successors:  7 [75.0%]  (fallthru,can_fallthru) 12 [25.0%]  (can_fallthru)
Registers live at start: 0 [ax] 1 [dx] 2 [cx] 4 [si] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8]
Registers live at end: 0 [ax] 1 [dx] 2 [cx] 4 [si] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8]

Basic block 7 prev 6, next 8, loop_depth 0, count 0, freq 450, maybe hot.
Predecessors:  6 [75.0%]  (fallthru,can_fallthru)
Successors:  8 [66.7%]  (fallthru,can_fallthru) 11 [33.3%]  (can_fallthru)
Registers live at start: 0 [ax] 1 [dx] 2 [cx] 4 [si] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8]
Registers live at end: 0 [ax] 1 [dx] 2 [cx] 4 [si] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8]

Basic block 8 prev 7, next 9, loop_depth 0, count 0, freq 900, maybe hot.
Predecessors:  7 [66.7%]  (fallthru,can_fallthru)
Successors:  9 [50.0%]  (fallthru,can_fallthru) 10 [50.0%]  (can_fallthru)
Registers live at start: 0 [ax] 1 [dx] 2 [cx] 4 [si] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8]
Registers live at end: 0 [ax] 1 [dx] 2 [cx] 4 [si] 7 [sp] 22 [xmm1] 23 [xmm2]
Invalid sum of incoming frequencies 300, should be 900

Basic block 9 prev 8, next 10, loop_depth 0, count 0, freq 900, maybe hot.
Predecessors:  8 [50.0%]  (fallthru,can_fallthru)
Successors:  10 [100.0%]  (fallthru,can_fallthru)
Registers live at start: 0 [ax] 1 [dx] 2 [cx] 4 [si] 7 [sp] 22 [xmm1] 23 [xmm2]
Registers live at end: 1 [dx] 2 [cx] 4 [si] 7 [sp] 22 [xmm1] 23 [xmm2]
Invalid sum of incoming frequencies 450, should be 900

Basic block 10 prev 9, next 11, loop_depth 0, count 0, freq 900, maybe hot.
Predecessors:  9 [100.0%]  (fallthru,can_fallthru) 8 [50.0%]  (can_fallthru)
Successors:  11 [100.0%]  (fallthru,can_fallthru)
Registers live at start: 1 [dx] 2 [cx] 4 [si] 7 [sp] 22 [xmm1] 23 [xmm2]
Registers live at end: 1 [dx] 2 [cx] 4 [si] 7 [sp] 22 [xmm1] 23 [xmm2]
Invalid sum of incoming frequencies 1350, should be 900

Basic block 11 prev 10, next 12, loop_depth 0, count 0, freq 900, maybe hot.
Predecessors:  10 [100.0%]  (fallthru,can_fallthru) 7 [33.3%]  (can_fallthru)
Successors:  12 [100.0%]  (fallthru,can_fallthru)
Registers live at start: 1 [dx] 2 [cx] 4 [si] 7 [sp] 22 [xmm1] 23 [xmm2]
Registers live at end: 1 [dx] 2 [cx] 4 [si] 7 [sp] 22 [xmm1] 23 [xmm2]
Invalid sum of incoming frequencies 1050, should be 900

Basic block 12 prev 11, next 13, loop_depth 0, count 0, freq 900, maybe hot.
Predecessors:  11 [100.0%]  (fallthru,can_fallthru) 6 [25.0%]  (can_fallthru)
Successors:  13 [100.0%]  (fallthru,can_fallthru)
Registers live at start: 1 [dx] 2 [cx] 4 [si] 7 [sp] 22 [xmm1] 23 [xmm2]
Registers live at end: 1 [dx] 2 [cx] 4 [si] 7 [sp] 22 [xmm1] 23 [xmm2]
Invalid sum of incoming frequencies 1050, should be 900

Basic block 13 prev 12, next 14, loop_depth 0, count 0, freq 900, maybe hot.
Predecessors:  12 [100.0%]  (fallthru,can_fallthru) 5 [20.0%]  (can_fallthru)
Successors:  14 [100.0%]  (fallthru,can_fallthru)
Registers live at start: 1 [dx] 2 [cx] 4 [si] 7 [sp] 22 [xmm1] 23 [xmm2]
Registers live at end: 1 [dx] 2 [cx] 4 [si] 7 [sp] 22 [xmm1] 23 [xmm2]
Invalid sum of incoming frequencies 1035, should be 900

Basic block 14 prev 13, next 15, loop_depth 0, count 0, freq 900, maybe hot.
Predecessors:  13 [100.0%]  (fallthru,can_fallthru) 4 [16.7%]  (can_fallthru)
Successors:  15 [100.0%]  (fallthru,can_fallthru)
Registers live at start: 1 [dx] 2 [cx] 4 [si] 7 [sp] 22 [xmm1] 23 [xmm2]
Registers live at end: 1 [dx] 2 [cx] 4 [si] 7 [sp] 22 [xmm1] 23 [xmm2]
Invalid sum of incoming frequencies 1020, should be 900

Basic block 15 prev 14, next 16, loop_depth 0, count 0, freq 900, maybe hot.
Predecessors:  14 [100.0%]  (fallthru,can_fallthru) 3 [14.3%]  (can_fallthru)
Successors:  16 [90.0%]  (fallthru,can_fallthru) 17 [10.0%]  (can_fallthru)
Registers live at start: 1 [dx] 2 [cx] 4 [si] 7 [sp] 22 [xmm1] 23 [xmm2]
Registers live at end: 1 [dx] 2 [cx] 4 [si] 7 [sp] 22 [xmm1] 23 [xmm2]
Invalid sum of incoming frequencies 1007, should be 900

Basic block 16 prev 15, next 17, loop_depth 1, count 0, freq 1013, maybe hot.
Predecessors:  15 [90.0%]  (fallthru,can_fallthru) 16 [90.0%]  (dfs_back,can_fallthru) 2 [12.5%]  (can_fallthru)
Successors:  16 [90.0%]  (dfs_back,can_fallthru) 17 [10.0%]  (fallthru,can_fallthru,loop_exit)
Registers live at start: 1 [dx] 2 [cx] 4 [si] 7 [sp] 22 [xmm1] 23 [xmm2]
Registers live at end: 1 [dx] 2 [cx] 4 [si] 7 [sp] 22 [xmm1] 23 [xmm2]
Invalid sum of incoming frequencies 1818, should be 1013

Basic block 17 prev 16, next 18, loop_depth 0, count 0, freq 1000, maybe hot.
Predecessors:  15 [10.0%]  (can_fallthru) 16 [10.0%]  (fallthru,can_fallthru,loop_exit) 1 [10.0%]  (can_fallthru)
Successors:  EXIT [100.0%] 
Registers live at start: 7 [sp] 22 [xmm1]
Registers live at end: 7 [sp] 21 [xmm0]
Invalid sum of incoming frequencies 291, should be 1000

Basic block 18 prev 17, next -2, loop_depth 0, count 0, freq 111, maybe hot.
Predecessors:  0 [10.0%]  (can_fallthru)
Successors:  EXIT [100.0%] 
Registers live at start: 7 [sp]
Registers live at end: 7 [sp] 21 [xmm0]

(note:HI 1 0 538 ("./CStatUtilities.c") 454)

(note 538 1 539 0 ( sllr (expr_list:REG_DEP_TRUE (reg:DI 5 di [ sllr ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 539 538 540 0 ( start (expr_list:REG_DEP_TRUE (reg:SI 4 si [ start ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 540 539 9 0 ( end (expr_list:REG_DEP_TRUE (reg:SI 1 dx [ end ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 0, registers live: 1 [dx] 4 [si] 5 [di] 7 [sp]
(note:HI 9 540 475 0 [bb 0] NOTE_INSN_BASIC_BLOCK)

(note 475 9 7 0 NOTE_INSN_PROLOGUE_END)

(note:HI 7 475 11 0 NOTE_INSN_FUNCTION_BEG)

(note:HI 11 7 12 0 ("./CStatUtilities.c") 455)

(insn:TI 12 11 541 0 ./CStatUtilities.c:455 (parallel [
            (set (reg/v:SI 1 dx [orig:64 n ] [64])
                (minus:SI (reg/v:SI 1 dx [orig:64 n ] [64])
                    (reg/v:SI 4 si [orig:67 start ] [67])))
            (clobber (reg:CC 17 flags))
        ]) 242 {*subsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(note 541 12 542 0 ( n (expr_list:REG_DEP_TRUE (reg/v:SI 1 dx [orig:64 n ] [64])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 542 541 13 0 ( end (nil)) NOTE_INSN_VAR_LOCATION)

(note:HI 13 542 14 0 ("./CStatUtilities.c") 460)

(insn:TI 14 13 15 0 ./CStatUtilities.c:460 (set (reg:CCNO 17 flags)
        (compare:CCNO (reg/v:SI 1 dx [orig:64 n ] [64])
            (const_int 0 [0x0]))) 3 {*cmpsi_ccno_1} (insn_list:REG_DEP_TRUE 12 (nil))
    (nil))

(jump_insn:TI 15 14 22 0 ./CStatUtilities.c:460 (set (pc)
        (if_then_else (le (reg:CCNO 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 536)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 12 (insn_list:REG_DEP_TRUE 14 (nil)))
    (expr_list:REG_DEAD (reg:CCNO 17 flags)
        (expr_list:REG_BR_PROB (const_int 1000 [0x3e8])
            (nil))))
;; End of basic block 0, registers live:
 1 [dx] 4 [si] 5 [di] 7 [sp]

;; Start of basic block 1, registers live: 1 [dx] 4 [si] 5 [di] 7 [sp]
(note:HI 22 15 23 1 [bb 1] NOTE_INSN_BASIC_BLOCK)

(note:HI 23 22 25 1 NOTE_INSN_DELETED)

(note:HI 25 23 28 1 NOTE_INSN_DELETED)

(note:HI 28 25 83 1 NOTE_INSN_DELETED)

(note:HI 83 28 24 1 NOTE_INSN_DELETED)

(insn:TI 24 83 471 1 ./CStatUtilities.c:460 (set (reg:DI 0 ax [orig:70 start ] [70])
        (sign_extend:DI (reg/v:SI 4 si [orig:67 start ] [67]))) 115 {extendsidi2_rex64} (nil)
    (expr_list:REG_DEAD (reg/v:SI 4 si [orig:67 start ] [67])
        (nil)))

(insn 471 24 26 1 (set (reg:V2DF 23 xmm2 [76])
        (vec_concat:V2DF (mem/u/c/i:DF (symbol_ref/u:DI ("*.LC6") [flags 0x2]) [6 S8 A128])
            (const_double:DF 0.0 [0x0.0p+0]))) 1088 {*vec_concatv2df} (nil)
    (nil))

(insn:TI 26 471 472 1 ./CStatUtilities.c:460 (set (reg:DI 0 ax [orig:60 ivtmp.382 ] [60])
        (plus:DI (plus:DI (mult:DI (reg:DI 0 ax [orig:70 start ] [70])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 5 di [orig:66 sllr ] [66]))
            (const_int 8 [0x8]))) 196 {*lea_2_rex64} (insn_list:REG_DEP_TRUE 24 (nil))
    (expr_list:REG_DEAD (reg/v/f:DI 5 di [orig:66 sllr ] [66])
        (nil)))

(insn 472 26 96 1 (set (reg:SI 37 r8 [81])
        (subreg:SI (plus:DI (reg:DI 1 dx [orig:64 n ] [64])
                (const_int -1 [0xffffffffffffffff])) 0)) 194 {*lea_1_rex64} (nil)
    (nil))

(insn 96 472 543 1 ./CStatUtilities.c:460 (set (reg/v:SI 4 si [orig:84 j ] [84])
        (const_int 1 [0x1])) 40 {*movsi_1} (insn_list:REG_DEP_ANTI 24 (nil))
    (nil))

(note 543 96 544 1 ( j (expr_list:REG_DEP_TRUE (reg/v:SI 4 si [orig:84 j ] [84])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 544 543 90 1 ( start (nil)) NOTE_INSN_VAR_LOCATION)

(insn:TI 90 544 545 1 ./CStatUtilities.c:462 (set (reg/v:DF 22 xmm1 [orig:88 maxAbsDer ] [88])
        (mem:DF (reg:DI 0 ax [orig:60 ivtmp.382 ] [60]) [6 S8 A64])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 26 (nil))
    (nil))

(note 545 90 85 1 ( maxAbsDer (expr_list:REG_DEP_TRUE (reg/v:DF 22 xmm1 [orig:88 maxAbsDer ] [88])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn 85 545 98 1 (parallel [
            (set (reg:SI 37 r8 [81])
                (and:SI (reg:SI 37 r8 [81])
                    (const_int 7 [0x7])))
            (clobber (reg:CC 17 flags))
        ]) 299 {*andsi_1} (insn_list:REG_DEP_TRUE 472 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 98 85 474 1 ./CStatUtilities.c:460 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 4 si [orig:84 j ] [84])
            (reg/v:SI 1 dx [orig:64 n ] [64]))) 5 {*cmpsi_1_insn} (insn_list:REG_DEP_OUTPUT 85 (insn_list:REG_DEP_TRUE 96 (nil)))
    (nil))

(insn 474 98 91 1 ./CStatUtilities.c:460 (set (reg:DI 2 cx [orig:85 ivtmp.382 ] [85])
        (plus:DI (reg:DI 0 ax [orig:60 ivtmp.382 ] [60])
            (const_int 8 [0x8]))) 196 {*lea_2_rex64} (insn_list:REG_DEP_TRUE 26 (nil))
    (nil))

(insn:TI 91 474 473 1 ./CStatUtilities.c:462 (set (reg/v:DF 22 xmm1 [orig:88 maxAbsDer ] [88])
        (minus:DF (reg/v:DF 22 xmm1 [orig:88 maxAbsDer ] [88])
            (mem:DF (plus:DI (reg:DI 0 ax [orig:60 ivtmp.382 ] [60])
                    (const_int -8 [0xfffffffffffffff8])) [6 S8 A64]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 90 (insn_list:REG_DEP_TRUE 26 (nil)))
    (nil))

(insn:TI 473 91 94 1 ./CStatUtilities.c:462 (set (reg:V2DF 22 xmm1 [orig:88 maxAbsDer ] [88])
        (and:V2DF (reg:V2DF 22 xmm1 [orig:88 maxAbsDer ] [88])
            (reg:V2DF 23 xmm2 [76]))) 1050 {*andv2df3} (insn_list:REG_DEP_TRUE 471 (insn_list:REG_DEP_TRUE 91 (nil)))
    (nil))

(insn:TI 94 473 99 1 ./CStatUtilities.c:462 (set (reg/v:DF 22 xmm1 [orig:88 maxAbsDer ] [88])
        (unspec:DF [
                (reg/v:DF 22 xmm1 [orig:88 maxAbsDer ] [88])
                (mem/u/c/i:DF (symbol_ref/u:DI ("*.LC5") [flags 0x2]) [6 S8 A64])
            ] 52)) 760 {*ieee_smaxdf3} (insn_list:REG_DEP_TRUE 473 (nil))
    (nil))

(jump_insn 99 94 274 1 ./CStatUtilities.c:460 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 53)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 24 (insn_list:REG_DEP_ANTI 26 (insn_list:REG_DEP_ANTI 471 (insn_list:REG_DEP_ANTI 472 (insn_list:REG_DEP_ANTI 85 (insn_list:REG_DEP_ANTI 90 (insn_list:REG_DEP_ANTI 91 (insn_list:REG_DEP_ANTI 473 (insn_list:REG_DEP_ANTI 94 (insn_list:REG_DEP_ANTI 96 (insn_list:REG_DEP_ANTI 474 (insn_list:REG_DEP_TRUE 98 (nil)))))))))))))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 1000 [0x3e8])
            (nil))))
;; End of basic block 1, registers live:
 0 [ax] 1 [dx] 2 [cx] 4 [si] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8]

;; Start of basic block 2, registers live: 0 [ax] 1 [dx] 2 [cx] 4 [si] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8]
(note:HI 274 99 272 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn:TI 272 274 273 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 37 r8 [81])
            (const_int 0 [0x0]))) 3 {*cmpsi_ccno_1} (nil)
    (nil))

(jump_insn:TI 273 272 250 2 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 29)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 272 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 1250 [0x4e2])
            (nil))))
;; End of basic block 2, registers live:
 0 [ax] 1 [dx] 2 [cx] 4 [si] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8]

;; Start of basic block 3, registers live: 0 [ax] 1 [dx] 2 [cx] 4 [si] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8]
(note:HI 250 273 248 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn:TI 248 250 249 3 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 37 r8 [81])
            (const_int 1 [0x1]))) 5 {*cmpsi_1_insn} (nil)
    (nil))

(jump_insn:TI 249 248 226 3 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 440)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 248 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 1428 [0x594])
            (nil))))
;; End of basic block 3, registers live:
 0 [ax] 1 [dx] 2 [cx] 4 [si] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8]

;; Start of basic block 4, registers live: 0 [ax] 1 [dx] 2 [cx] 4 [si] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8]
(note:HI 226 249 224 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn:TI 224 226 225 4 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 37 r8 [81])
            (const_int 2 [0x2]))) 5 {*cmpsi_1_insn} (nil)
    (nil))

(jump_insn:TI 225 224 202 4 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 441)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 224 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 1666 [0x682])
            (nil))))
;; End of basic block 4, registers live:
 0 [ax] 1 [dx] 2 [cx] 4 [si] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8]

;; Start of basic block 5, registers live: 0 [ax] 1 [dx] 2 [cx] 4 [si] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8]
(note:HI 202 225 200 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn:TI 200 202 201 5 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 37 r8 [81])
            (const_int 3 [0x3]))) 5 {*cmpsi_1_insn} (nil)
    (nil))

(jump_insn:TI 201 200 178 5 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 442)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 200 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 2000 [0x7d0])
            (nil))))
;; End of basic block 5, registers live:
 0 [ax] 1 [dx] 2 [cx] 4 [si] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8]

;; Start of basic block 6, registers live: 0 [ax] 1 [dx] 2 [cx] 4 [si] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8]
(note:HI 178 201 176 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn:TI 176 178 177 6 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 37 r8 [81])
            (const_int 4 [0x4]))) 5 {*cmpsi_1_insn} (nil)
    (nil))

(jump_insn:TI 177 176 154 6 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 443)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 176 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 2500 [0x9c4])
            (nil))))
;; End of basic block 6, registers live:
 0 [ax] 1 [dx] 2 [cx] 4 [si] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8]

;; Start of basic block 7, registers live: 0 [ax] 1 [dx] 2 [cx] 4 [si] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8]
(note:HI 154 177 152 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn:TI 152 154 153 7 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 37 r8 [81])
            (const_int 5 [0x5]))) 5 {*cmpsi_1_insn} (nil)
    (nil))

(jump_insn:TI 153 152 130 7 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 444)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 152 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 3333 [0xd05])
            (nil))))
;; End of basic block 7, registers live:
 0 [ax] 1 [dx] 2 [cx] 4 [si] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8]

;; Start of basic block 8, registers live: 0 [ax] 1 [dx] 2 [cx] 4 [si] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8]
(note:HI 130 153 128 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn:TI 128 130 129 8 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 37 r8 [81])
            (const_int 6 [0x6]))) 5 {*cmpsi_1_insn} (nil)
    (expr_list:REG_DEAD (reg:SI 37 r8 [81])
        (nil)))

(jump_insn:TI 129 128 120 8 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 445)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 128 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 8, registers live:
 0 [ax] 1 [dx] 2 [cx] 4 [si] 7 [sp] 22 [xmm1] 23 [xmm2]

;; Start of basic block 9, registers live: 0 [ax] 1 [dx] 2 [cx] 4 [si] 7 [sp] 22 [xmm1] 23 [xmm2]
(note:HI 120 129 110 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn:TI 110 120 116 9 ./CStatUtilities.c:462 (set (reg:DF 21 xmm0 [132])
        (mem:DF (plus:DI (reg:DI 0 ax [orig:60 ivtmp.382 ] [60])
                (const_int 8 [0x8])) [6 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn 116 110 546 9 ./CStatUtilities.c:460 (set (strict_low_part (reg:QI 4 si))
        (const_int 2 [0x2])) 58 {*movstrictqi_1} (nil)
    (expr_list:REG_EQUAL (const_int 2 [0x2])
        (nil)))

(note 546 116 111 9 ( j (nil)) NOTE_INSN_VAR_LOCATION)

(insn:TI 111 546 470 9 ./CStatUtilities.c:462 (set (reg:DF 21 xmm0 [132])
        (minus:DF (reg:DF 21 xmm0 [132])
            (mem:DF (plus:DI (reg:DI 2 cx [orig:85 ivtmp.382 ] [85])
                    (const_int -8 [0xfffffffffffffff8])) [6 S8 A64]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 110 (nil))
    (expr_list:REG_DEAD (reg:DI 2 cx [orig:85 ivtmp.382 ] [85])
        (nil)))

(insn 470 111 469 9 ./CStatUtilities.c:460 (set (reg:DI 2 cx [orig:85 ivtmp.382 ] [85])
        (plus:DI (reg:DI 0 ax [orig:60 ivtmp.382 ] [60])
            (const_int 16 [0x10]))) 196 {*lea_2_rex64} (insn_list:REG_DEP_ANTI 111 (nil))
    (expr_list:REG_DEAD (reg:DI 0 ax [orig:60 ivtmp.382 ] [60])
        (nil)))

(insn:TI 469 470 114 9 ./CStatUtilities.c:462 (set (reg:V2DF 21 xmm0 [132])
        (and:V2DF (reg:V2DF 21 xmm0 [132])
            (reg:V2DF 23 xmm2 [76]))) 1050 {*andv2df3} (insn_list:REG_DEP_TRUE 111 (nil))
    (nil))

(insn:TI 114 469 448 9 ./CStatUtilities.c:462 (set (reg:DF 21 xmm0 [132])
        (unspec:DF [
                (reg:DF 21 xmm0 [132])
                (reg/v:DF 22 xmm1 [orig:88 maxAbsDer ] [88])
            ] 52)) 760 {*ieee_smaxdf3} (insn_list:REG_DEP_TRUE 469 (nil))
    (expr_list:REG_DEAD (reg/v:DF 22 xmm1 [orig:88 maxAbsDer ] [88])
        (nil)))

(insn:TI 448 114 547 9 ./CStatUtilities.c:462 (set (reg/v:DF 22 xmm1 [orig:88 maxAbsDer ] [88])
        (reg:DF 21 xmm0 [132])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 114 (nil))
    (expr_list:REG_DEAD (reg:DF 21 xmm0 [132])
        (nil)))
;; End of basic block 9, registers live:
 1 [dx] 2 [cx] 4 [si] 7 [sp] 22 [xmm1] 23 [xmm2]

(note 547 448 445 10 ( j (expr_list:REG_DEP_TRUE (reg/v:SI 4 si [orig:84 j ] [84])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 10, registers live: 1 [dx] 2 [cx] 4 [si] 7 [sp] 22 [xmm1] 23 [xmm2]
(code_label:HI 445 547 144 10 409 "" [1 uses])

(note:HI 144 445 134 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn:TI 134 144 140 10 ./CStatUtilities.c:462 (set (reg:DF 24 xmm3 [135])
        (mem:DF (reg:DI 2 cx [orig:85 ivtmp.382 ] [85]) [6 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn 140 134 135 10 ./CStatUtilities.c:460 (parallel [
            (set (reg/v:SI 4 si [orig:84 j ] [84])
                (plus:SI (reg/v:SI 4 si [orig:84 j ] [84])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 135 140 141 10 ./CStatUtilities.c:462 (set (reg:DF 24 xmm3 [135])
        (minus:DF (reg:DF 24 xmm3 [135])
            (mem:DF (plus:DI (reg:DI 2 cx [orig:85 ivtmp.382 ] [85])
                    (const_int -8 [0xfffffffffffffff8])) [6 S8 A64]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 134 (nil))
    (nil))

(insn 141 135 468 10 ./CStatUtilities.c:460 (parallel [
            (set (reg:DI 2 cx [orig:85 ivtmp.382 ] [85])
                (plus:DI (reg:DI 2 cx [orig:85 ivtmp.382 ] [85])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (insn_list:REG_DEP_ANTI 134 (insn_list:REG_DEP_ANTI 135 (nil)))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 468 141 138 10 ./CStatUtilities.c:462 (set (reg:V2DF 24 xmm3 [135])
        (and:V2DF (reg:V2DF 24 xmm3 [135])
            (reg:V2DF 23 xmm2 [76]))) 1050 {*andv2df3} (insn_list:REG_DEP_TRUE 135 (nil))
    (nil))

(insn:TI 138 468 449 10 ./CStatUtilities.c:462 (set (reg:DF 24 xmm3 [135])
        (unspec:DF [
                (reg:DF 24 xmm3 [135])
                (reg/v:DF 22 xmm1 [orig:88 maxAbsDer ] [88])
            ] 52)) 760 {*ieee_smaxdf3} (insn_list:REG_DEP_TRUE 468 (nil))
    (expr_list:REG_DEAD (reg/v:DF 22 xmm1 [orig:88 maxAbsDer ] [88])
        (nil)))

(insn:TI 449 138 444 10 ./CStatUtilities.c:462 (set (reg/v:DF 22 xmm1 [orig:88 maxAbsDer ] [88])
        (reg:DF 24 xmm3 [135])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 138 (nil))
    (expr_list:REG_DEAD (reg:DF 24 xmm3 [135])
        (nil)))
;; End of basic block 10, registers live:
 1 [dx] 2 [cx] 4 [si] 7 [sp] 22 [xmm1] 23 [xmm2]

;; Start of basic block 11, registers live: 1 [dx] 2 [cx] 4 [si] 7 [sp] 22 [xmm1] 23 [xmm2]
(code_label:HI 444 449 168 11 408 "" [1 uses])

(note:HI 168 444 158 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(insn:TI 158 168 164 11 ./CStatUtilities.c:462 (set (reg:DF 25 xmm4 [138])
        (mem:DF (reg:DI 2 cx [orig:85 ivtmp.382 ] [85]) [6 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn 164 158 159 11 ./CStatUtilities.c:460 (parallel [
            (set (reg/v:SI 4 si [orig:84 j ] [84])
                (plus:SI (reg/v:SI 4 si [orig:84 j ] [84])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 159 164 165 11 ./CStatUtilities.c:462 (set (reg:DF 25 xmm4 [138])
        (minus:DF (reg:DF 25 xmm4 [138])
            (mem:DF (plus:DI (reg:DI 2 cx [orig:85 ivtmp.382 ] [85])
                    (const_int -8 [0xfffffffffffffff8])) [6 S8 A64]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 158 (nil))
    (nil))

(insn 165 159 467 11 ./CStatUtilities.c:460 (parallel [
            (set (reg:DI 2 cx [orig:85 ivtmp.382 ] [85])
                (plus:DI (reg:DI 2 cx [orig:85 ivtmp.382 ] [85])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (insn_list:REG_DEP_ANTI 158 (insn_list:REG_DEP_ANTI 159 (nil)))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 467 165 162 11 ./CStatUtilities.c:462 (set (reg:V2DF 25 xmm4 [138])
        (and:V2DF (reg:V2DF 25 xmm4 [138])
            (reg:V2DF 23 xmm2 [76]))) 1050 {*andv2df3} (insn_list:REG_DEP_TRUE 159 (nil))
    (nil))

(insn:TI 162 467 450 11 ./CStatUtilities.c:462 (set (reg:DF 25 xmm4 [138])
        (unspec:DF [
                (reg:DF 25 xmm4 [138])
                (reg/v:DF 22 xmm1 [orig:88 maxAbsDer ] [88])
            ] 52)) 760 {*ieee_smaxdf3} (insn_list:REG_DEP_TRUE 467 (nil))
    (expr_list:REG_DEAD (reg/v:DF 22 xmm1 [orig:88 maxAbsDer ] [88])
        (nil)))

(insn:TI 450 162 443 11 ./CStatUtilities.c:462 (set (reg/v:DF 22 xmm1 [orig:88 maxAbsDer ] [88])
        (reg:DF 25 xmm4 [138])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 162 (nil))
    (expr_list:REG_DEAD (reg:DF 25 xmm4 [138])
        (nil)))
;; End of basic block 11, registers live:
 1 [dx] 2 [cx] 4 [si] 7 [sp] 22 [xmm1] 23 [xmm2]

;; Start of basic block 12, registers live: 1 [dx] 2 [cx] 4 [si] 7 [sp] 22 [xmm1] 23 [xmm2]
(code_label:HI 443 450 192 12 407 "" [1 uses])

(note:HI 192 443 182 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(insn:TI 182 192 188 12 ./CStatUtilities.c:462 (set (reg:DF 26 xmm5 [141])
        (mem:DF (reg:DI 2 cx [orig:85 ivtmp.382 ] [85]) [6 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn 188 182 183 12 ./CStatUtilities.c:460 (parallel [
            (set (reg/v:SI 4 si [orig:84 j ] [84])
                (plus:SI (reg/v:SI 4 si [orig:84 j ] [84])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 183 188 189 12 ./CStatUtilities.c:462 (set (reg:DF 26 xmm5 [141])
        (minus:DF (reg:DF 26 xmm5 [141])
            (mem:DF (plus:DI (reg:DI 2 cx [orig:85 ivtmp.382 ] [85])
                    (const_int -8 [0xfffffffffffffff8])) [6 S8 A64]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 182 (nil))
    (nil))

(insn 189 183 466 12 ./CStatUtilities.c:460 (parallel [
            (set (reg:DI 2 cx [orig:85 ivtmp.382 ] [85])
                (plus:DI (reg:DI 2 cx [orig:85 ivtmp.382 ] [85])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (insn_list:REG_DEP_ANTI 182 (insn_list:REG_DEP_ANTI 183 (nil)))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 466 189 186 12 ./CStatUtilities.c:462 (set (reg:V2DF 26 xmm5 [141])
        (and:V2DF (reg:V2DF 26 xmm5 [141])
            (reg:V2DF 23 xmm2 [76]))) 1050 {*andv2df3} (insn_list:REG_DEP_TRUE 183 (nil))
    (nil))

(insn:TI 186 466 451 12 ./CStatUtilities.c:462 (set (reg:DF 26 xmm5 [141])
        (unspec:DF [
                (reg:DF 26 xmm5 [141])
                (reg/v:DF 22 xmm1 [orig:88 maxAbsDer ] [88])
            ] 52)) 760 {*ieee_smaxdf3} (insn_list:REG_DEP_TRUE 466 (nil))
    (expr_list:REG_DEAD (reg/v:DF 22 xmm1 [orig:88 maxAbsDer ] [88])
        (nil)))

(insn:TI 451 186 442 12 ./CStatUtilities.c:462 (set (reg/v:DF 22 xmm1 [orig:88 maxAbsDer ] [88])
        (reg:DF 26 xmm5 [141])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 186 (nil))
    (expr_list:REG_DEAD (reg:DF 26 xmm5 [141])
        (nil)))
;; End of basic block 12, registers live:
 1 [dx] 2 [cx] 4 [si] 7 [sp] 22 [xmm1] 23 [xmm2]

;; Start of basic block 13, registers live: 1 [dx] 2 [cx] 4 [si] 7 [sp] 22 [xmm1] 23 [xmm2]
(code_label:HI 442 451 216 13 406 "" [1 uses])

(note:HI 216 442 206 13 [bb 13] NOTE_INSN_BASIC_BLOCK)

(insn:TI 206 216 212 13 ./CStatUtilities.c:462 (set (reg:DF 27 xmm6 [144])
        (mem:DF (reg:DI 2 cx [orig:85 ivtmp.382 ] [85]) [6 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn 212 206 207 13 ./CStatUtilities.c:460 (parallel [
            (set (reg/v:SI 4 si [orig:84 j ] [84])
                (plus:SI (reg/v:SI 4 si [orig:84 j ] [84])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 207 212 213 13 ./CStatUtilities.c:462 (set (reg:DF 27 xmm6 [144])
        (minus:DF (reg:DF 27 xmm6 [144])
            (mem:DF (plus:DI (reg:DI 2 cx [orig:85 ivtmp.382 ] [85])
                    (const_int -8 [0xfffffffffffffff8])) [6 S8 A64]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 206 (nil))
    (nil))

(insn 213 207 465 13 ./CStatUtilities.c:460 (parallel [
            (set (reg:DI 2 cx [orig:85 ivtmp.382 ] [85])
                (plus:DI (reg:DI 2 cx [orig:85 ivtmp.382 ] [85])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (insn_list:REG_DEP_ANTI 206 (insn_list:REG_DEP_ANTI 207 (nil)))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 465 213 210 13 ./CStatUtilities.c:462 (set (reg:V2DF 27 xmm6 [144])
        (and:V2DF (reg:V2DF 27 xmm6 [144])
            (reg:V2DF 23 xmm2 [76]))) 1050 {*andv2df3} (insn_list:REG_DEP_TRUE 207 (nil))
    (nil))

(insn:TI 210 465 452 13 ./CStatUtilities.c:462 (set (reg:DF 27 xmm6 [144])
        (unspec:DF [
                (reg:DF 27 xmm6 [144])
                (reg/v:DF 22 xmm1 [orig:88 maxAbsDer ] [88])
            ] 52)) 760 {*ieee_smaxdf3} (insn_list:REG_DEP_TRUE 465 (nil))
    (expr_list:REG_DEAD (reg/v:DF 22 xmm1 [orig:88 maxAbsDer ] [88])
        (nil)))

(insn:TI 452 210 441 13 ./CStatUtilities.c:462 (set (reg/v:DF 22 xmm1 [orig:88 maxAbsDer ] [88])
        (reg:DF 27 xmm6 [144])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 210 (nil))
    (expr_list:REG_DEAD (reg:DF 27 xmm6 [144])
        (nil)))
;; End of basic block 13, registers live:
 1 [dx] 2 [cx] 4 [si] 7 [sp] 22 [xmm1] 23 [xmm2]

;; Start of basic block 14, registers live: 1 [dx] 2 [cx] 4 [si] 7 [sp] 22 [xmm1] 23 [xmm2]
(code_label:HI 441 452 240 14 405 "" [1 uses])

(note:HI 240 441 230 14 [bb 14] NOTE_INSN_BASIC_BLOCK)

(insn:TI 230 240 236 14 ./CStatUtilities.c:462 (set (reg:DF 28 xmm7 [147])
        (mem:DF (reg:DI 2 cx [orig:85 ivtmp.382 ] [85]) [6 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn 236 230 231 14 ./CStatUtilities.c:460 (parallel [
            (set (reg/v:SI 4 si [orig:84 j ] [84])
                (plus:SI (reg/v:SI 4 si [orig:84 j ] [84])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 231 236 237 14 ./CStatUtilities.c:462 (set (reg:DF 28 xmm7 [147])
        (minus:DF (reg:DF 28 xmm7 [147])
            (mem:DF (plus:DI (reg:DI 2 cx [orig:85 ivtmp.382 ] [85])
                    (const_int -8 [0xfffffffffffffff8])) [6 S8 A64]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 230 (nil))
    (nil))

(insn 237 231 464 14 ./CStatUtilities.c:460 (parallel [
            (set (reg:DI 2 cx [orig:85 ivtmp.382 ] [85])
                (plus:DI (reg:DI 2 cx [orig:85 ivtmp.382 ] [85])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (insn_list:REG_DEP_ANTI 230 (insn_list:REG_DEP_ANTI 231 (nil)))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 464 237 234 14 ./CStatUtilities.c:462 (set (reg:V2DF 28 xmm7 [147])
        (and:V2DF (reg:V2DF 28 xmm7 [147])
            (reg:V2DF 23 xmm2 [76]))) 1050 {*andv2df3} (insn_list:REG_DEP_TRUE 231 (nil))
    (nil))

(insn:TI 234 464 453 14 ./CStatUtilities.c:462 (set (reg:DF 28 xmm7 [147])
        (unspec:DF [
                (reg:DF 28 xmm7 [147])
                (reg/v:DF 22 xmm1 [orig:88 maxAbsDer ] [88])
            ] 52)) 760 {*ieee_smaxdf3} (insn_list:REG_DEP_TRUE 464 (nil))
    (expr_list:REG_DEAD (reg/v:DF 22 xmm1 [orig:88 maxAbsDer ] [88])
        (nil)))

(insn:TI 453 234 440 14 ./CStatUtilities.c:462 (set (reg/v:DF 22 xmm1 [orig:88 maxAbsDer ] [88])
        (reg:DF 28 xmm7 [147])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 234 (nil))
    (expr_list:REG_DEAD (reg:DF 28 xmm7 [147])
        (nil)))
;; End of basic block 14, registers live:
 1 [dx] 2 [cx] 4 [si] 7 [sp] 22 [xmm1] 23 [xmm2]

;; Start of basic block 15, registers live: 1 [dx] 2 [cx] 4 [si] 7 [sp] 22 [xmm1] 23 [xmm2]
(code_label:HI 440 453 264 15 404 "" [1 uses])

(note:HI 264 440 254 15 [bb 15] NOTE_INSN_BASIC_BLOCK)

(insn:TI 254 264 260 15 ./CStatUtilities.c:462 (set (reg:DF 45 xmm8 [150])
        (mem:DF (reg:DI 2 cx [orig:85 ivtmp.382 ] [85]) [6 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn 260 254 255 15 ./CStatUtilities.c:460 (parallel [
            (set (reg/v:SI 4 si [orig:84 j ] [84])
                (plus:SI (reg/v:SI 4 si [orig:84 j ] [84])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 255 260 261 15 ./CStatUtilities.c:462 (set (reg:DF 45 xmm8 [150])
        (minus:DF (reg:DF 45 xmm8 [150])
            (mem:DF (plus:DI (reg:DI 2 cx [orig:85 ivtmp.382 ] [85])
                    (const_int -8 [0xfffffffffffffff8])) [6 S8 A64]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 254 (nil))
    (nil))

(insn 261 255 262 15 ./CStatUtilities.c:460 (parallel [
            (set (reg:DI 2 cx [orig:85 ivtmp.382 ] [85])
                (plus:DI (reg:DI 2 cx [orig:85 ivtmp.382 ] [85])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (insn_list:REG_DEP_ANTI 254 (insn_list:REG_DEP_ANTI 255 (nil)))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 262 261 463 15 ./CStatUtilities.c:460 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 4 si [orig:84 j ] [84])
            (reg/v:SI 1 dx [orig:64 n ] [64]))) 5 {*cmpsi_1_insn} (insn_list:REG_DEP_OUTPUT 261 (insn_list:REG_DEP_TRUE 260 (nil)))
    (nil))

(insn:TI 463 262 258 15 ./CStatUtilities.c:462 (set (reg:V2DF 45 xmm8 [150])
        (and:V2DF (reg:V2DF 45 xmm8 [150])
            (reg:V2DF 23 xmm2 [76]))) 1050 {*andv2df3} (insn_list:REG_DEP_TRUE 255 (nil))
    (nil))

(insn:TI 258 463 454 15 ./CStatUtilities.c:462 (set (reg:DF 45 xmm8 [150])
        (unspec:DF [
                (reg:DF 45 xmm8 [150])
                (reg/v:DF 22 xmm1 [orig:88 maxAbsDer ] [88])
            ] 52)) 760 {*ieee_smaxdf3} (insn_list:REG_DEP_TRUE 463 (nil))
    (expr_list:REG_DEAD (reg/v:DF 22 xmm1 [orig:88 maxAbsDer ] [88])
        (nil)))

(insn:TI 454 258 263 15 ./CStatUtilities.c:462 (set (reg/v:DF 22 xmm1 [orig:88 maxAbsDer ] [88])
        (reg:DF 45 xmm8 [150])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 258 (nil))
    (expr_list:REG_DEAD (reg:DF 45 xmm8 [150])
        (nil)))

(jump_insn 263 454 29 15 ./CStatUtilities.c:460 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 53)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 254 (insn_list:REG_DEP_ANTI 255 (insn_list:REG_DEP_ANTI 463 (insn_list:REG_DEP_ANTI 258 (insn_list:REG_DEP_ANTI 454 (insn_list:REG_DEP_ANTI 260 (insn_list:REG_DEP_ANTI 261 (insn_list:REG_DEP_TRUE 262 (nil)))))))))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 1000 [0x3e8])
            (nil))))
;; End of basic block 15, registers live:
 1 [dx] 2 [cx] 4 [si] 7 [sp] 22 [xmm1] 23 [xmm2]

;; Start of basic block 16, registers live: 1 [dx] 2 [cx] 4 [si] 7 [sp] 22 [xmm1] 23 [xmm2]
(code_label:HI 29 263 30 16 373 "" [2 uses])

(note:HI 30 29 409 16 [bb 16] NOTE_INSN_BASIC_BLOCK)

(note:HI 409 30 285 16 NOTE_INSN_DELETED)

(note:HI 285 409 304 16 NOTE_INSN_DELETED)

(note:HI 304 285 323 16 NOTE_INSN_DELETED)

(note:HI 323 304 342 16 NOTE_INSN_DELETED)

(note:HI 342 323 361 16 NOTE_INSN_DELETED)

(note:HI 361 342 380 16 NOTE_INSN_DELETED)

(note:HI 380 361 34 16 NOTE_INSN_DELETED)

(insn:TI 34 380 398 16 ./CStatUtilities.c:462 (set (reg:DF 51 xmm14 [86])
        (mem:DF (reg:DI 2 cx [orig:85 ivtmp.382 ] [85]) [6 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn 398 34 278 16 ./CStatUtilities.c:460 (parallel [
            (set (reg/v:SI 4 si [orig:84 j ] [84])
                (plus:SI (reg/v:SI 4 si [orig:84 j ] [84])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 278 398 35 16 ./CStatUtilities.c:462 (set (reg:DF 50 xmm13 [92])
        (mem:DF (plus:DI (reg:DI 2 cx [orig:85 ivtmp.382 ] [85])
                (const_int 8 [0x8])) [6 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn:TI 35 278 297 16 ./CStatUtilities.c:462 (set (reg:DF 51 xmm14 [86])
        (minus:DF (reg:DF 51 xmm14 [86])
            (mem:DF (plus:DI (reg:DI 2 cx [orig:85 ivtmp.382 ] [85])
                    (const_int -8 [0xfffffffffffffff8])) [6 S8 A64]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 34 (nil))
    (nil))

(insn 297 35 279 16 ./CStatUtilities.c:462 (set (reg:DF 49 xmm12 [98])
        (mem:DF (plus:DI (reg:DI 2 cx [orig:85 ivtmp.382 ] [85])
                (const_int 16 [0x10])) [6 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn:TI 279 297 316 16 ./CStatUtilities.c:462 (set (reg:DF 50 xmm13 [92])
        (minus:DF (reg:DF 50 xmm13 [92])
            (mem:DF (reg:DI 2 cx [orig:85 ivtmp.382 ] [85]) [6 S8 A64]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 278 (nil))
    (nil))

(insn 316 279 298 16 ./CStatUtilities.c:462 (set (reg:DF 48 xmm11 [104])
        (mem:DF (plus:DI (reg:DI 2 cx [orig:85 ivtmp.382 ] [85])
                (const_int 24 [0x18])) [6 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn:TI 298 316 335 16 ./CStatUtilities.c:462 (set (reg:DF 49 xmm12 [98])
        (minus:DF (reg:DF 49 xmm12 [98])
            (mem:DF (plus:DI (reg:DI 2 cx [orig:85 ivtmp.382 ] [85])
                    (const_int 8 [0x8])) [6 S8 A64]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 297 (nil))
    (nil))

(insn 335 298 317 16 ./CStatUtilities.c:462 (set (reg:DF 47 xmm10 [110])
        (mem:DF (plus:DI (reg:DI 2 cx [orig:85 ivtmp.382 ] [85])
                (const_int 32 [0x20])) [6 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn:TI 317 335 373 16 ./CStatUtilities.c:462 (set (reg:DF 48 xmm11 [104])
        (minus:DF (reg:DF 48 xmm11 [104])
            (mem:DF (plus:DI (reg:DI 2 cx [orig:85 ivtmp.382 ] [85])
                    (const_int 16 [0x10])) [6 S8 A64]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 316 (nil))
    (nil))

(insn 373 317 336 16 ./CStatUtilities.c:462 (set (reg:DF 46 xmm9 [122])
        (mem:DF (plus:DI (reg:DI 2 cx [orig:85 ivtmp.382 ] [85])
                (const_int 48 [0x30])) [6 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn:TI 336 373 374 16 ./CStatUtilities.c:462 (set (reg:DF 47 xmm10 [110])
        (minus:DF (reg:DF 47 xmm10 [110])
            (mem:DF (plus:DI (reg:DI 2 cx [orig:85 ivtmp.382 ] [85])
                    (const_int 24 [0x18])) [6 S8 A64]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 335 (nil))
    (nil))

(insn:TI 374 336 455 16 ./CStatUtilities.c:462 (set (reg:DF 46 xmm9 [122])
        (minus:DF (reg:DF 46 xmm9 [122])
            (mem:DF (plus:DI (reg:DI 2 cx [orig:85 ivtmp.382 ] [85])
                    (const_int 40 [0x28])) [6 S8 A64]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 373 (nil))
    (nil))

(insn:TI 455 374 456 16 ./CStatUtilities.c:462 (set (reg:V2DF 51 xmm14 [86])
        (and:V2DF (reg:V2DF 51 xmm14 [86])
            (reg:V2DF 23 xmm2 [76]))) 1050 {*andv2df3} (insn_list:REG_DEP_TRUE 35 (nil))
    (nil))

(insn:TI 456 455 457 16 ./CStatUtilities.c:462 (set (reg:V2DF 50 xmm13 [92])
        (and:V2DF (reg:V2DF 50 xmm13 [92])
            (reg:V2DF 23 xmm2 [76]))) 1050 {*andv2df3} (insn_list:REG_DEP_TRUE 279 (nil))
    (nil))

(insn:TI 457 456 79 16 ./CStatUtilities.c:462 (set (reg:V2DF 49 xmm12 [98])
        (and:V2DF (reg:V2DF 49 xmm12 [98])
            (reg:V2DF 23 xmm2 [76]))) 1050 {*andv2df3} (insn_list:REG_DEP_TRUE 298 (nil))
    (nil))

(insn:TI 79 457 458 16 ./CStatUtilities.c:462 (set (reg:DF 51 xmm14 [86])
        (unspec:DF [
                (reg:DF 51 xmm14 [86])
                (reg/v:DF 22 xmm1 [orig:88 maxAbsDer ] [88])
            ] 52)) 760 {*ieee_smaxdf3} (insn_list:REG_DEP_TRUE 455 (nil))
    (expr_list:REG_DEAD (reg/v:DF 22 xmm1 [orig:88 maxAbsDer ] [88])
        (nil)))

(insn 458 79 354 16 ./CStatUtilities.c:462 (set (reg:V2DF 48 xmm11 [104])
        (and:V2DF (reg:V2DF 48 xmm11 [104])
            (reg:V2DF 23 xmm2 [76]))) 1050 {*andv2df3} (insn_list:REG_DEP_TRUE 317 (nil))
    (nil))

(insn:TI 354 458 548 16 ./CStatUtilities.c:462 (set (reg:DF 22 xmm1 [116])
        (mem:DF (plus:DI (reg:DI 2 cx [orig:85 ivtmp.382 ] [85])
                (const_int 40 [0x28])) [6 S8 A64])) 94 {*movdf_integer} (insn_list:REG_DEP_ANTI 79 (nil))
    (nil))

(note 548 354 459 16 ( maxAbsDer (nil)) NOTE_INSN_VAR_LOCATION)

(insn:TI 459 548 355 16 ./CStatUtilities.c:462 (set (reg:V2DF 47 xmm10 [110])
        (and:V2DF (reg:V2DF 47 xmm10 [110])
            (reg:V2DF 23 xmm2 [76]))) 1050 {*andv2df3} (insn_list:REG_DEP_TRUE 336 (nil))
    (nil))

(insn:TI 355 459 461 16 ./CStatUtilities.c:462 (set (reg:DF 22 xmm1 [116])
        (minus:DF (reg:DF 22 xmm1 [116])
            (mem:DF (plus:DI (reg:DI 2 cx [orig:85 ivtmp.382 ] [85])
                    (const_int 32 [0x20])) [6 S8 A64]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 354 (nil))
    (nil))

(insn 461 355 282 16 ./CStatUtilities.c:462 (set (reg:V2DF 46 xmm9 [122])
        (and:V2DF (reg:V2DF 46 xmm9 [122])
            (reg:V2DF 23 xmm2 [76]))) 1050 {*andv2df3} (insn_list:REG_DEP_TRUE 374 (nil))
    (nil))

(insn:TI 282 461 301 16 ./CStatUtilities.c:462 (set (reg:DF 50 xmm13 [92])
        (unspec:DF [
                (reg:DF 50 xmm13 [92])
                (reg:DF 51 xmm14 [86])
            ] 52)) 760 {*ieee_smaxdf3} (insn_list:REG_DEP_TRUE 79 (insn_list:REG_DEP_TRUE 456 (nil)))
    (expr_list:REG_DEAD (reg:DF 51 xmm14 [86])
        (nil)))

(insn:TI 301 282 460 16 ./CStatUtilities.c:462 (set (reg:DF 49 xmm12 [98])
        (unspec:DF [
                (reg:DF 49 xmm12 [98])
                (reg:DF 50 xmm13 [92])
            ] 52)) 760 {*ieee_smaxdf3} (insn_list:REG_DEP_TRUE 282 (insn_list:REG_DEP_TRUE 457 (nil)))
    (expr_list:REG_DEAD (reg:DF 50 xmm13 [92])
        (nil)))

(insn:TI 460 301 320 16 ./CStatUtilities.c:462 (set (reg:V2DF 22 xmm1 [116])
        (and:V2DF (reg:V2DF 22 xmm1 [116])
            (reg:V2DF 23 xmm2 [76]))) 1050 {*andv2df3} (insn_list:REG_DEP_TRUE 355 (nil))
    (nil))

(insn:TI 320 460 339 16 ./CStatUtilities.c:462 (set (reg:DF 48 xmm11 [104])
        (unspec:DF [
                (reg:DF 48 xmm11 [104])
                (reg:DF 49 xmm12 [98])
            ] 52)) 760 {*ieee_smaxdf3} (insn_list:REG_DEP_TRUE 301 (insn_list:REG_DEP_TRUE 458 (nil)))
    (expr_list:REG_DEAD (reg:DF 49 xmm12 [98])
        (nil)))

(insn:TI 339 320 358 16 ./CStatUtilities.c:462 (set (reg:DF 47 xmm10 [110])
        (unspec:DF [
                (reg:DF 47 xmm10 [110])
                (reg:DF 48 xmm11 [104])
            ] 52)) 760 {*ieee_smaxdf3} (insn_list:REG_DEP_TRUE 320 (insn_list:REG_DEP_TRUE 459 (nil)))
    (expr_list:REG_DEAD (reg:DF 48 xmm11 [104])
        (nil)))

(insn:TI 358 339 377 16 ./CStatUtilities.c:462 (set (reg:DF 22 xmm1 [116])
        (unspec:DF [
                (reg:DF 22 xmm1 [116])
                (reg:DF 47 xmm10 [110])
            ] 52)) 760 {*ieee_smaxdf3} (insn_list:REG_DEP_TRUE 339 (insn_list:REG_DEP_TRUE 460 (nil)))
    (expr_list:REG_DEAD (reg:DF 47 xmm10 [110])
        (nil)))

(insn:TI 377 358 392 16 ./CStatUtilities.c:462 (set (reg:DF 46 xmm9 [122])
        (unspec:DF [
                (reg:DF 46 xmm9 [122])
                (reg:DF 22 xmm1 [116])
            ] 52)) 760 {*ieee_smaxdf3} (insn_list:REG_DEP_TRUE 461 (insn_list:REG_DEP_TRUE 358 (nil)))
    (expr_list:REG_DEAD (reg:DF 22 xmm1 [116])
        (nil)))

(insn 392 377 549 16 ./CStatUtilities.c:462 (set (reg/v:DF 22 xmm1 [orig:88 maxAbsDer ] [88])
        (mem:DF (plus:DI (reg:DI 2 cx [orig:85 ivtmp.382 ] [85])
                (const_int 56 [0x38])) [6 S8 A64])) 94 {*movdf_integer} (insn_list:REG_DEP_ANTI 377 (insn_list:REG_DEP_OUTPUT 358 (nil)))
    (nil))

(note 549 392 393 16 ( maxAbsDer (expr_list:REG_DEP_TRUE (reg/v:DF 22 xmm1 [orig:88 maxAbsDer ] [88])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn:TI 393 549 399 16 ./CStatUtilities.c:462 (set (reg/v:DF 22 xmm1 [orig:88 maxAbsDer ] [88])
        (minus:DF (reg/v:DF 22 xmm1 [orig:88 maxAbsDer ] [88])
            (mem:DF (plus:DI (reg:DI 2 cx [orig:85 ivtmp.382 ] [85])
                    (const_int 48 [0x30])) [6 S8 A64]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 392 (nil))
    (nil))

(insn 399 393 400 16 ./CStatUtilities.c:460 (parallel [
            (set (reg:DI 2 cx [orig:85 ivtmp.382 ] [85])
                (plus:DI (reg:DI 2 cx [orig:85 ivtmp.382 ] [85])
                    (const_int 64 [0x40])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (insn_list:REG_DEP_ANTI 34 (insn_list:REG_DEP_ANTI 35 (insn_list:REG_DEP_ANTI 278 (insn_list:REG_DEP_ANTI 279 (insn_list:REG_DEP_ANTI 297 (insn_list:REG_DEP_ANTI 298 (insn_list:REG_DEP_ANTI 316 (insn_list:REG_DEP_ANTI 317 (insn_list:REG_DEP_ANTI 335 (insn_list:REG_DEP_ANTI 336 (insn_list:REG_DEP_ANTI 354 (insn_list:REG_DEP_ANTI 355 (insn_list:REG_DEP_ANTI 373 (insn_list:REG_DEP_ANTI 374 (insn_list:REG_DEP_ANTI 392 (insn_list:REG_DEP_ANTI 393 (nil)))))))))))))))))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 400 399 462 16 ./CStatUtilities.c:460 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 4 si [orig:84 j ] [84])
            (reg/v:SI 1 dx [orig:64 n ] [64]))) 5 {*cmpsi_1_insn} (insn_list:REG_DEP_OUTPUT 399 (insn_list:REG_DEP_TRUE 398 (nil)))
    (nil))

(insn:TI 462 400 396 16 ./CStatUtilities.c:462 (set (reg:V2DF 22 xmm1 [orig:88 maxAbsDer ] [88])
        (and:V2DF (reg:V2DF 22 xmm1 [orig:88 maxAbsDer ] [88])
            (reg:V2DF 23 xmm2 [76]))) 1050 {*andv2df3} (insn_list:REG_DEP_TRUE 393 (nil))
    (nil))

(insn:TI 396 462 401 16 ./CStatUtilities.c:462 (set (reg/v:DF 22 xmm1 [orig:88 maxAbsDer ] [88])
        (unspec:DF [
                (reg/v:DF 22 xmm1 [orig:88 maxAbsDer ] [88])
                (reg:DF 46 xmm9 [122])
            ] 52)) 760 {*ieee_smaxdf3} (insn_list:REG_DEP_TRUE 377 (insn_list:REG_DEP_TRUE 462 (nil)))
    (expr_list:REG_DEAD (reg:DF 46 xmm9 [122])
        (nil)))

(jump_insn 401 396 73 16 ./CStatUtilities.c:460 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 29)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 34 (insn_list:REG_DEP_ANTI 35 (insn_list:REG_DEP_ANTI 455 (insn_list:REG_DEP_ANTI 79 (insn_list:REG_DEP_ANTI 278 (insn_list:REG_DEP_ANTI 279 (insn_list:REG_DEP_ANTI 456 (insn_list:REG_DEP_ANTI 282 (insn_list:REG_DEP_ANTI 297 (insn_list:REG_DEP_ANTI 298 (insn_list:REG_DEP_ANTI 457 (insn_list:REG_DEP_ANTI 301 (insn_list:REG_DEP_ANTI 316 (insn_list:REG_DEP_ANTI 317 (insn_list:REG_DEP_ANTI 458 (insn_list:REG_DEP_ANTI 320 (insn_list:REG_DEP_ANTI 335 (insn_list:REG_DEP_ANTI 336 (insn_list:REG_DEP_ANTI 459 (insn_list:REG_DEP_ANTI 339 (insn_list:REG_DEP_ANTI 354 (insn_list:REG_DEP_ANTI 355 (insn_list:REG_DEP_ANTI 460 (insn_list:REG_DEP_ANTI 358 (insn_list:REG_DEP_ANTI 373 (insn_list:REG_DEP_ANTI 374 (insn_list:REG_DEP_ANTI 461 (insn_list:REG_DEP_ANTI 377 (insn_list:REG_DEP_ANTI 392 (insn_list:REG_DEP_ANTI 393 (insn_list:REG_DEP_ANTI 462 (insn_list:REG_DEP_ANTI 396 (insn_list:REG_DEP_ANTI 398 (insn_list:REG_DEP_ANTI 399 (insn_list:REG_DEP_TRUE 400 (nil))))))))))))))))))))))))))))))))))))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 9000 [0x2328])
            (nil))))
;; End of basic block 16, registers live:
 1 [dx] 2 [cx] 4 [si] 7 [sp] 22 [xmm1] 23 [xmm2]

(note:HI 73 401 53 NOTE_INSN_LOOP_BEG)

;; Start of basic block 17, registers live: 7 [sp] 22 [xmm1]
(code_label:HI 53 73 54 17 372 "" [2 uses])

(note:HI 54 53 58 17 [bb 17] NOTE_INSN_BASIC_BLOCK)

(note:HI 58 54 59 17 NOTE_INSN_FUNCTION_END)

(note:HI 59 58 61 17 ("./CStatUtilities.c") 467)

(insn:TI 61 59 67 17 ./CStatUtilities.c:467 (set (reg/i:DF 21 xmm0 [ <result> ])
        (reg/v:DF 22 xmm1 [orig:88 maxAbsDer ] [88])) 94 {*movdf_integer} (nil)
    (expr_list:REG_DEAD (reg/v:DF 22 xmm1 [orig:88 maxAbsDer ] [88])
        (nil)))

(insn 67 61 397 17 ./CStatUtilities.c:467 (use (reg/i:DF 21 xmm0 [ <result> ])) -1 (insn_list:REG_DEP_TRUE 61 (nil))
    (nil))

(note:HI 397 67 476 17 ("./CStatUtilities.c") 460)

(note 476 397 477 17 NOTE_INSN_EPILOGUE_BEG)

(jump_insn:TI 477 476 478 17 ./CStatUtilities.c:467 (return) 562 {return_internal} (insn_list:REG_DEP_TRUE 61 (insn_list:REG_DEP_ANTI 67 (nil)))
    (nil))
;; End of basic block 17, registers live:
 7 [sp] 21 [xmm0]

(barrier 478 477 550)

(note 550 478 551 18 ( j (nil)) NOTE_INSN_VAR_LOCATION)

(note 551 550 552 18 ( maxAbsDer (nil)) NOTE_INSN_VAR_LOCATION)

(note 552 551 536 18 ( start (expr_list:REG_DEP_TRUE (reg:SI 4 si [ start ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 18, registers live: 7 [sp]
(code_label 536 552 17 18 410 "" [1 uses])

(note:HI 17 536 18 18 [bb 18] NOTE_INSN_BASIC_BLOCK)

(insn:TI 18 17 553 18 ./CStatUtilities.c:460 (set (reg/v:DF 22 xmm1 [orig:88 maxAbsDer ] [88])
        (mem/u/c/i:DF (symbol_ref/u:DI ("*.LC5") [flags 0x2]) [6 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(note 553 18 537 18 ( maxAbsDer (expr_list:REG_DEP_TRUE (reg/v:DF 22 xmm1 [orig:88 maxAbsDer ] [88])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 537 553 480 18 NOTE_INSN_LOOP_END)

(note 480 537 481 18 ("./CStatUtilities.c") 467)

(insn:TI 481 480 482 18 ./CStatUtilities.c:467 (set (reg/i:DF 21 xmm0 [ <result> ])
        (reg/v:DF 22 xmm1 [orig:88 maxAbsDer ] [88])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 18 (nil))
    (expr_list:REG_DEAD (reg/v:DF 22 xmm1 [orig:88 maxAbsDer ] [88])
        (nil)))

(insn 482 481 530 18 ./CStatUtilities.c:467 (use (reg/i:DF 21 xmm0 [ <result> ])) -1 (insn_list:REG_DEP_ANTI 18 (insn_list:REG_DEP_TRUE 481 (nil)))
    (nil))

(note 530 482 531 18 ("./CStatUtilities.c") 460)

(jump_insn:TI 531 530 535 18 ./CStatUtilities.c:467 (return) 562 {return_internal} (insn_list:REG_DEP_TRUE 18 (insn_list:REG_DEP_TRUE 481 (insn_list:REG_DEP_ANTI 482 (nil))))
    (nil))
;; End of basic block 18, registers live:
 7 [sp] 21 [xmm0]

(barrier 535 531 447)

(note 447 535 0 NOTE_INSN_DELETED)


;; Function approxfun (approxfun)


Basic block 0:
IN:
Stack adjustment: 8
Reg 1: n+0
Reg 4: y+0
Reg 5: x+0
Reg 21: v+0
Variables:
  name: v
    offset 0
      (reg:DF 21 xmm0 [ v ])
  name: x
    offset 0
      (reg:DI 5 di [ x ])
  name: y
    offset 0
      (reg:DI 4 si [ y ])
  name: n
    offset 0
      (reg:SI 1 dx [ n ])

OUT:
Stack adjustment: 16
Reg 1: n+0
Reg 4: y+0
Reg 5: x+0
Reg 21: v+0
Reg 22: v+0
Variables:
  name: v
    offset 0
      (reg/v:DF 22 xmm1 [orig:69 v ] [69])
      (reg:DF 21 xmm0 [ v ])
  name: x
    offset 0
      (reg:DI 5 di [ x ])
  name: y
    offset 0
      (reg:DI 4 si [ y ])
  name: n
    offset 0
      (reg:SI 1 dx [ n ])


Basic block 1:
IN:
Stack adjustment: 16
Reg 1: n+0
Reg 4: y+0
Reg 5: x+0
Reg 21: v+0
Reg 22: v+0
Variables:
  name: v
    offset 0
      (reg/v:DF 22 xmm1 [orig:69 v ] [69])
      (reg:DF 21 xmm0 [ v ])
  name: x
    offset 0
      (reg:DI 5 di [ x ])
  name: y
    offset 0
      (reg:DI 4 si [ y ])
  name: n
    offset 0
      (reg:SI 1 dx [ n ])

OUT:
Stack adjustment: 16
Reg 1: n+0
Reg 4: y+0
Reg 5: x+0
Reg 21: v+0
Reg 22: v+0
Variables:
  name: v
    offset 0
      (reg/v:DF 22 xmm1 [orig:69 v ] [69])
      (reg:DF 21 xmm0 [ v ])
  name: x
    offset 0
      (reg:DI 5 di [ x ])
  name: y
    offset 0
      (reg:DI 4 si [ y ])
  name: n
    offset 0
      (reg:SI 1 dx [ n ])


Basic block 2:
IN:
Stack adjustment: 16
Reg 1: n+0
Reg 4: y+0
Reg 5: x+0
Reg 21: v+0
Reg 22: v+0
Variables:
  name: v
    offset 0
      (reg/v:DF 22 xmm1 [orig:69 v ] [69])
      (reg:DF 21 xmm0 [ v ])
  name: x
    offset 0
      (reg:DI 5 di [ x ])
  name: y
    offset 0
      (reg:DI 4 si [ y ])
  name: n
    offset 0
      (reg:SI 1 dx [ n ])

OUT:
Stack adjustment: 16
Reg 1: n+0
Reg 4: y+0
Reg 5: x+0
Reg 21: v+0
Reg 22: v+0
Variables:
  name: v
    offset 0
      (reg/v:DF 22 xmm1 [orig:69 v ] [69])
      (reg:DF 21 xmm0 [ v ])
  name: x
    offset 0
      (reg:DI 5 di [ x ])
  name: y
    offset 0
      (reg:DI 4 si [ y ])
  name: n
    offset 0
      (reg:SI 1 dx [ n ])


Basic block 3:
IN:
Stack adjustment: 16
Reg 1: n+0
Reg 4: y+0
Reg 5: x+0
Reg 21: v+0
Reg 22: v+0
Variables:
  name: v
    offset 0
      (reg/v:DF 22 xmm1 [orig:69 v ] [69])
      (reg:DF 21 xmm0 [ v ])
  name: x
    offset 0
      (reg:DI 5 di [ x ])
  name: y
    offset 0
      (reg:DI 4 si [ y ])
  name: n
    offset 0
      (reg:SI 1 dx [ n ])

OUT:
Stack adjustment: 16
Reg 1: n+0
Reg 4: y+0
Reg 5: x+0
Reg 22: v+0
Variables:
  name: v
    offset 0
      (reg/v:DF 22 xmm1 [orig:69 v ] [69])
  name: x
    offset 0
      (reg:DI 5 di [ x ])
  name: y
    offset 0
      (reg:DI 4 si [ y ])
  name: n
    offset 0
      (reg:SI 1 dx [ n ])


Basic block 4:
IN:
Stack adjustment: 16
Reg 1: n+0
Reg 4: y+0
Reg 5: x+0
Reg 22: v+0
Variables:
  name: v
    offset 0
      (reg/v:DF 22 xmm1 [orig:69 v ] [69])
  name: x
    offset 0
      (reg:DI 5 di [ x ])
  name: y
    offset 0
      (reg:DI 4 si [ y ])
  name: n
    offset 0
      (reg:SI 1 dx [ n ])

OUT:
Stack adjustment: 16
Reg 1: n+0
Reg 4: y+0
Reg 5: x+0
Reg 22: v+0
Variables:
  name: v
    offset 0
      (reg/v:DF 22 xmm1 [orig:69 v ] [69])
  name: x
    offset 0
      (reg:DI 5 di [ x ])
  name: y
    offset 0
      (reg:DI 4 si [ y ])
  name: n
    offset 0
      (reg:SI 1 dx [ n ])


Basic block 5:
IN:
Stack adjustment: 16
Reg 1: n+0
Reg 4: y+0
Reg 5: x+0
Reg 22: v+0
Reg 37: i+0
Reg 38: i+0 ij+0
Variables:
  name: v
    offset 0
      (reg/v:DF 22 xmm1 [orig:69 v ] [69])
  name: x
    offset 0
      (reg:DI 5 di [ x ])
  name: y
    offset 0
      (reg:DI 4 si [ y ])
  name: n
    offset 0
      (reg:SI 1 dx [ n ])
  name: i
    offset 0
      (reg:DI 37 r8 [orig:63 i ] [63])
      (reg:DI 38 r9 [orig:83 i ] [83])
  name: j
    offset 0
      (reg:DI 0 ax [orig:82 j ] [82])
  name: ij
    offset 0
      (reg:DI 38 r9 [orig:79 ij ] [79])

OUT:
Stack adjustment: 8
Reg 1: n+0
Reg 4: y+0
Reg 5: x+0
Reg 22: v+0
Reg 37: i+0
Reg 38: ij+0 i+0
Variables:
  name: v
    offset 0
      (reg/v:DF 22 xmm1 [orig:69 v ] [69])
  name: x
    offset 0
      (reg:DI 5 di [ x ])
  name: y
    offset 0
      (reg:DI 4 si [ y ])
  name: n
    offset 0
      (reg:SI 1 dx [ n ])
  name: i
    offset 0
      (reg:DI 37 r8 [orig:63 i ] [63])
      (reg:DI 38 r9 [orig:83 i ] [83])
  name: j
    offset 0
      (reg:DI 0 ax [orig:82 j ] [82])
  name: ij
    offset 0
      (reg:DI 38 r9 [orig:79 ij ] [79])


Basic block 6:
IN:
Stack adjustment: 16
Reg 1: n+0
Reg 4: y+0
Reg 5: x+0
Reg 22: v+0
Variables:
  name: v
    offset 0
      (reg/v:DF 22 xmm1 [orig:69 v ] [69])
  name: x
    offset 0
      (reg:DI 5 di [ x ])
  name: y
    offset 0
      (reg:DI 4 si [ y ])
  name: n
    offset 0
      (reg:SI 1 dx [ n ])

OUT:
Stack adjustment: 16
Reg 2: j+0
Reg 4: y+0
Reg 5: x+0
Reg 22: v+0
Reg 37: i+0
Variables:
  name: v
    offset 0
      (reg/v:DF 22 xmm1 [orig:69 v ] [69])
  name: x
    offset 0
      (reg:DI 5 di [ x ])
  name: y
    offset 0
      (reg:DI 4 si [ y ])
  name: i
    offset 0
      (reg:DI 37 r8 [orig:63 i ] [63])
  name: j
    offset 0
      (reg:DI 0 ax [orig:74 j ] [74])
      (reg/v:SI 2 cx [orig:62 j ] [62])


Basic block 7:
IN:
Stack adjustment: 16
Reg 2: j+0
Reg 4: y+0
Reg 5: x+0
Reg 22: v+0
Reg 37: i+0
Reg 38: ij+0
Variables:
  name: i
    offset 0
      (reg:DI 37 r8 [orig:63 i ] [63])
  name: j
    offset 0
      (reg:DI 0 ax [orig:74 j ] [74])
      (reg/v:SI 2 cx [orig:62 j ] [62])
  name: ij
    offset 0
      (reg:DI 38 r9 [orig:79 ij ] [79])
  name: v
    offset 0
      (reg/v:DF 22 xmm1 [orig:69 v ] [69])
  name: x
    offset 0
      (reg:DI 5 di [ x ])
  name: y
    offset 0
      (reg:DI 4 si [ y ])

OUT:
Stack adjustment: 16
Reg 2: j+0
Reg 4: y+0
Reg 5: x+0
Reg 22: v+0
Reg 37: i+0
Reg 38: ij+0
Variables:
  name: i
    offset 0
      (reg:DI 37 r8 [orig:63 i ] [63])
  name: j
    offset 0
      (reg:DI 2 cx [orig:62 j ] [62])
      (reg:DI 0 ax [orig:74 j ] [74])
  name: ij
    offset 0
      (reg:DI 38 r9 [orig:79 ij ] [79])
  name: v
    offset 0
      (reg/v:DF 22 xmm1 [orig:69 v ] [69])
  name: x
    offset 0
      (reg:DI 5 di [ x ])
  name: y
    offset 0
      (reg:DI 4 si [ y ])


Basic block 8:
IN:
Stack adjustment: 16
Reg 2: j+0
Reg 4: y+0
Reg 5: x+0
Reg 22: v+0
Reg 37: i+0
Reg 38: ij+0
Variables:
  name: i
    offset 0
      (reg:DI 37 r8 [orig:63 i ] [63])
  name: j
    offset 0
      (reg:DI 2 cx [orig:62 j ] [62])
      (reg:DI 0 ax [orig:74 j ] [74])
  name: ij
    offset 0
      (reg:DI 38 r9 [orig:79 ij ] [79])
  name: v
    offset 0
      (reg/v:DF 22 xmm1 [orig:69 v ] [69])
  name: x
    offset 0
      (reg:DI 5 di [ x ])
  name: y
    offset 0
      (reg:DI 4 si [ y ])

OUT:
Stack adjustment: 16
Reg 2: j+0
Reg 4: y+0
Reg 5: x+0
Reg 22: v+0
Reg 37: i+0
Reg 38: ij+0
Variables:
  name: i
    offset 0
      (reg:DI 37 r8 [orig:63 i ] [63])
  name: j
    offset 0
      (reg:DI 2 cx [orig:62 j ] [62])
      (reg:DI 0 ax [orig:74 j ] [74])
  name: ij
    offset 0
      (reg:DI 38 r9 [orig:79 ij ] [79])
  name: v
    offset 0
      (reg/v:DF 22 xmm1 [orig:69 v ] [69])
  name: x
    offset 0
      (reg:DI 5 di [ x ])
  name: y
    offset 0
      (reg:DI 4 si [ y ])


Basic block 9:
IN:
Stack adjustment: 16
Reg 2: j+0
Reg 4: y+0
Reg 5: x+0
Reg 22: v+0
Reg 37: i+0
Reg 38: ij+0
Variables:
  name: j
    offset 0
      (reg:DI 2 cx [orig:62 j ] [62])
      (reg:DI 0 ax [orig:74 j ] [74])
  name: ij
    offset 0
      (reg:DI 38 r9 [orig:79 ij ] [79])
  name: i
    offset 0
      (reg:DI 37 r8 [orig:63 i ] [63])
  name: v
    offset 0
      (reg/v:DF 22 xmm1 [orig:69 v ] [69])
  name: x
    offset 0
      (reg:DI 5 di [ x ])
  name: y
    offset 0
      (reg:DI 4 si [ y ])

OUT:
Stack adjustment: 16
Reg 2: j+0
Reg 4: y+0
Reg 5: x+0
Reg 22: v+0
Reg 37: i+0
Reg 38: ij+0
Variables:
  name: v
    offset 0
      (reg/v:DF 22 xmm1 [orig:69 v ] [69])
  name: x
    offset 0
      (reg:DI 5 di [ x ])
  name: y
    offset 0
      (reg:DI 4 si [ y ])
  name: i
    offset 0
      (reg:DI 37 r8 [orig:63 i ] [63])
  name: j
    offset 0
      (reg:DI 2 cx [orig:62 j ] [62])
      (reg:DI 0 ax [orig:74 j ] [74])
  name: ij
    offset 0
      (reg:DI 38 r9 [orig:79 ij ] [79])


Basic block 10:
IN:
Stack adjustment: 16
Reg 2: j+0
Reg 4: y+0
Reg 5: x+0
Reg 22: v+0
Reg 37: i+0
Reg 38: ij+0
Variables:
  name: i
    offset 0
      (reg:DI 37 r8 [orig:63 i ] [63])
  name: j
    offset 0
      (reg:DI 2 cx [orig:62 j ] [62])
      (reg:DI 0 ax [orig:74 j ] [74])
  name: ij
    offset 0
      (reg:DI 38 r9 [orig:79 ij ] [79])
  name: v
    offset 0
      (reg/v:DF 22 xmm1 [orig:69 v ] [69])
  name: x
    offset 0
      (reg:DI 5 di [ x ])
  name: y
    offset 0
      (reg:DI 4 si [ y ])

OUT:
Stack adjustment: 16
Reg 4: y+0
Reg 5: x+0
Reg 22: v+0
Reg 37: i+0
Reg 38: ij+0
Variables:
  name: i
    offset 0
      (reg:DI 37 r8 [orig:63 i ] [63])
  name: j
    offset 0
      (reg:DI 0 ax [orig:82 j ] [82])
  name: ij
    offset 0
      (reg:DI 38 r9 [orig:79 ij ] [79])
  name: v
    offset 0
      (reg/v:DF 22 xmm1 [orig:69 v ] [69])
  name: x
    offset 0
      (reg:DI 5 di [ x ])
  name: y
    offset 0
      (reg:DI 4 si [ y ])


Basic block 11:
IN:
Stack adjustment: 16
Reg 4: y+0
Reg 5: x+0
Reg 22: v+0
Reg 37: i+0
Reg 38: ij+0
Variables:
  name: j
    offset 0
      (reg:DI 0 ax [orig:82 j ] [82])
  name: ij
    offset 0
      (reg:DI 38 r9 [orig:79 ij ] [79])
  name: i
    offset 0
      (reg:DI 37 r8 [orig:63 i ] [63])
  name: v
    offset 0
      (reg/v:DF 22 xmm1 [orig:69 v ] [69])
  name: x
    offset 0
      (reg:DI 5 di [ x ])
  name: y
    offset 0
      (reg:DI 4 si [ y ])

OUT:
Stack adjustment: 16
Reg 4: y+0
Reg 5: x+0
Reg 22: v+0
Reg 37: i+0
Reg 38: ij+0
Variables:
  name: x
    offset 0
      (reg:DI 5 di [ x ])
  name: i
    offset 0
      (reg:DI 37 r8 [orig:63 i ] [63])
  name: j
    offset 0
      (reg:DI 0 ax [orig:82 j ] [82])
  name: ij
    offset 0
      (reg:DI 38 r9 [orig:79 ij ] [79])
  name: v
    offset 0
      (reg/v:DF 22 xmm1 [orig:69 v ] [69])
  name: y
    offset 0
      (reg:DI 4 si [ y ])


Basic block 12:
IN:
Stack adjustment: 16
Reg 4: y+0
Reg 5: x+0
Reg 22: v+0
Reg 37: i+0
Reg 38: ij+0
Variables:
  name: ij
    offset 0
      (reg:DI 38 r9 [orig:79 ij ] [79])
  name: i
    offset 0
      (reg:DI 37 r8 [orig:63 i ] [63])
  name: j
    offset 0
      (reg:DI 0 ax [orig:82 j ] [82])
  name: x
    offset 0
      (reg:DI 5 di [ x ])
  name: v
    offset 0
      (reg/v:DF 22 xmm1 [orig:69 v ] [69])
  name: y
    offset 0
      (reg:DI 4 si [ y ])

OUT:
Stack adjustment: 16
Reg 4: y+0
Reg 5: x+0
Reg 22: v+0
Reg 37: i+0
Reg 38: ij+0
Variables:
  name: v
    offset 0
      (reg/v:DF 22 xmm1 [orig:69 v ] [69])
  name: x
    offset 0
      (reg:DI 5 di [ x ])
  name: y
    offset 0
      (reg:DI 4 si [ y ])
  name: i
    offset 0
      (reg:DI 37 r8 [orig:63 i ] [63])
  name: j
    offset 0
      (reg:DI 0 ax [orig:82 j ] [82])
  name: ij
    offset 0
      (reg:DI 38 r9 [orig:79 ij ] [79])


Basic block 13:
IN:
Stack adjustment: 16
Reg 2: j+0
Reg 4: y+0
Reg 5: x+0
Reg 22: v+0
Reg 37: i+0
Reg 38: i+0
Variables:
  name: i
    offset 0
      (reg:DI 37 r8 [orig:63 i ] [63])
      (reg:DI 38 r9 [orig:83 i ] [83])
  name: j
    offset 0
      (reg:DI 0 ax [orig:82 j ] [82])
      (reg/v:SI 2 cx [orig:62 j ] [62])
  name: x
    offset 0
      (reg:DI 5 di [ x ])
  name: v
    offset 0
      (reg/v:DF 22 xmm1 [orig:69 v ] [69])
  name: y
    offset 0
      (reg:DI 4 si [ y ])

OUT:
Stack adjustment: 8
Reg 2: j+0
Reg 4: y+0
Reg 5: x+0
Reg 22: v+0
Reg 37: i+0
Reg 38: i+0
Variables:
  name: i
    offset 0
      (reg:DI 37 r8 [orig:63 i ] [63])
      (reg:DI 38 r9 [orig:83 i ] [83])
  name: j
    offset 0
      (reg:DI 0 ax [orig:82 j ] [82])
      (reg/v:SI 2 cx [orig:62 j ] [62])
  name: x
    offset 0
      (reg:DI 5 di [ x ])
  name: v
    offset 0
      (reg/v:DF 22 xmm1 [orig:69 v ] [69])
  name: y
    offset 0
      (reg:DI 4 si [ y ])


Basic block 14:
IN:
Stack adjustment: 16
Reg 2: j+0
Reg 4: y+0
Reg 5: x+0
Reg 22: v+0
Reg 37: i+0
Reg 38: ij+0
Variables:
  name: j
    offset 0
      (reg:DI 2 cx [orig:62 j ] [62])
      (reg:DI 0 ax [orig:74 j ] [74])
  name: ij
    offset 0
      (reg:DI 38 r9 [orig:79 ij ] [79])
  name: i
    offset 0
      (reg:DI 37 r8 [orig:63 i ] [63])
  name: v
    offset 0
      (reg/v:DF 22 xmm1 [orig:69 v ] [69])
  name: x
    offset 0
      (reg:DI 5 di [ x ])
  name: y
    offset 0
      (reg:DI 4 si [ y ])

OUT:
Stack adjustment: 16
Reg 2: j+0
Reg 4: y+0
Reg 5: x+0
Reg 22: v+0
Reg 37: i+0
Reg 38: ij+0
Variables:
  name: v
    offset 0
      (reg/v:DF 22 xmm1 [orig:69 v ] [69])
  name: x
    offset 0
      (reg:DI 5 di [ x ])
  name: y
    offset 0
      (reg:DI 4 si [ y ])
  name: i
    offset 0
      (reg:DI 37 r8 [orig:63 i ] [63])
  name: j
    offset 0
      (reg:DI 2 cx [orig:62 j ] [62])
      (reg:DI 0 ax [orig:74 j ] [74])
  name: ij
    offset 0
      (reg:DI 38 r9 [orig:79 ij ] [79])


Basic block 15:
IN:
Stack adjustment: 16
Reg 1: n+0
Reg 4: y+0
Reg 5: x+0
Reg 21: v+0
Reg 22: v+0
Variables:
  name: v
    offset 0
      (reg/v:DF 22 xmm1 [orig:69 v ] [69])
      (reg:DF 21 xmm0 [ v ])
  name: x
    offset 0
      (reg:DI 5 di [ x ])
  name: y
    offset 0
      (reg:DI 4 si [ y ])
  name: n
    offset 0
      (reg:SI 1 dx [ n ])

OUT:
Stack adjustment: 8
Reg 1: n+0
Reg 4: y+0
Reg 5: x+0
Reg 22: v+0
Variables:
  name: v
    offset 0
      (reg/v:DF 22 xmm1 [orig:69 v ] [69])
  name: x
    offset 0
      (reg:DI 5 di [ x ])
  name: y
    offset 0
      (reg:DI 4 si [ y ])
  name: n
    offset 0
      (reg:SI 1 dx [ n ])


Basic block 16:
IN:
Stack adjustment: 16
Reg 4: y+0
Reg 5: x+0
Reg 22: v+0
Reg 37: i+0
Reg 38: ij+0
Variables:
  name: v
    offset 0
      (reg/v:DF 22 xmm1 [orig:69 v ] [69])
  name: x
    offset 0
      (reg:DI 5 di [ x ])
  name: y
    offset 0
      (reg:DI 4 si [ y ])
  name: i
    offset 0
      (reg:DI 37 r8 [orig:63 i ] [63])
  name: j
    offset 0
      (reg:DI 0 ax [orig:82 j ] [82])
  name: ij
    offset 0
      (reg:DI 38 r9 [orig:79 ij ] [79])

OUT:
Stack adjustment: 16
Reg 4: y+0
Reg 5: x+0
Reg 22: v+0
Reg 37: i+0
Reg 38: i+0
Variables:
  name: v
    offset 0
      (reg/v:DF 22 xmm1 [orig:69 v ] [69])
  name: x
    offset 0
      (reg:DI 5 di [ x ])
  name: y
    offset 0
      (reg:DI 4 si [ y ])
  name: i
    offset 0
      (reg:DI 38 r9 [orig:83 i ] [83])
      (reg:DI 37 r8 [orig:63 i ] [63])
  name: j
    offset 0
      (reg:DI 0 ax [orig:82 j ] [82])


Basic block 17:
IN:
Stack adjustment: 16
Reg 4: y+0
Reg 5: x+0
Reg 22: v+0
Reg 37: i+0
Reg 38: i+0
Variables:
  name: j
    offset 0
      (reg:DI 0 ax [orig:82 j ] [82])
  name: i
    offset 0
      (reg:DI 38 r9 [orig:83 i ] [83])
      (reg:DI 37 r8 [orig:63 i ] [63])
  name: v
    offset 0
      (reg/v:DF 22 xmm1 [orig:69 v ] [69])
  name: x
    offset 0
      (reg:DI 5 di [ x ])
  name: y
    offset 0
      (reg:DI 4 si [ y ])

OUT:
Stack adjustment: 16
Reg 4: y+0
Reg 5: x+0
Reg 22: v+0
Reg 37: i+0
Reg 38: i+0
Variables:
  name: i
    offset 0
      (reg:DI 38 r9 [orig:83 i ] [83])
      (reg:DI 37 r8 [orig:63 i ] [63])
  name: j
    offset 0
      (reg:DI 0 ax [orig:82 j ] [82])
  name: x
    offset 0
      (reg:DI 5 di [ x ])
  name: v
    offset 0
      (reg/v:DF 22 xmm1 [orig:69 v ] [69])
  name: y
    offset 0
      (reg:DI 4 si [ y ])


Basic block 18:
IN:
Stack adjustment: 16
Reg 4: y+0
Reg 5: x+0
Reg 22: v+0
Reg 37: i+0
Reg 38: i+0
Variables:
  name: i
    offset 0
      (reg:DI 38 r9 [orig:83 i ] [83])
      (reg:DI 37 r8 [orig:63 i ] [63])
  name: j
    offset 0
      (reg:DI 0 ax [orig:82 j ] [82])
  name: x
    offset 0
      (reg:DI 5 di [ x ])
  name: v
    offset 0
      (reg/v:DF 22 xmm1 [orig:69 v ] [69])
  name: y
    offset 0
      (reg:DI 4 si [ y ])

OUT:
Stack adjustment: 16
Reg 4: y+0
Reg 5: x+0
Reg 22: v+0
Reg 37: i+0
Reg 38: i+0
Variables:
  name: i
    offset 0
      (reg:DI 38 r9 [orig:83 i ] [83])
      (reg:DI 37 r8 [orig:63 i ] [63])
  name: j
    offset 0
      (reg:DI 0 ax [orig:82 j ] [82])
  name: x
    offset 0
      (reg:DI 5 di [ x ])
  name: v
    offset 0
      (reg/v:DF 22 xmm1 [orig:69 v ] [69])
  name: y
    offset 0
      (reg:DI 4 si [ y ])


Basic block 19:
IN:
Stack adjustment: 16
Reg 1: n+0
Reg 4: y+0
Reg 5: x+0
Reg 21: v+0
Reg 22: v+0
Variables:
  name: v
    offset 0
      (reg/v:DF 22 xmm1 [orig:69 v ] [69])
      (reg:DF 21 xmm0 [ v ])
  name: x
    offset 0
      (reg:DI 5 di [ x ])
  name: y
    offset 0
      (reg:DI 4 si [ y ])
  name: n
    offset 0
      (reg:SI 1 dx [ n ])

OUT:
Stack adjustment: 16


20 basic blocks, 32 edges.

Basic block 0 prev -1, next 1, loop_depth 0, count 0, freq 6158, maybe hot.
Predecessors:  ENTRY [100.0%]  (fallthru)
Successors:  1 [99.0%]  (fallthru,can_fallthru) 19 [1.0%]  (can_fallthru)
Registers live at start: 1 [dx] 4 [si] 5 [di] 7 [sp] 21 [xmm0]
Registers live at end: 1 [dx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]

Basic block 1 prev 0, next 2, loop_depth 0, count 0, freq 6097, maybe hot.
Predecessors:  0 [99.0%]  (fallthru,can_fallthru)
Successors:  15 [19.0%]  (can_fallthru) 2 [81.0%]  (fallthru,can_fallthru)
Registers live at start: 1 [dx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]
Registers live at end: 1 [dx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]

Basic block 2 prev 1, next 3, loop_depth 0, count 0, freq 4938, maybe hot.
Predecessors:  1 [81.0%]  (fallthru,can_fallthru)
Successors:  3 [81.0%]  (fallthru,can_fallthru) 15 [19.0%]  (can_fallthru)
Registers live at start: 1 [dx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]
Registers live at end: 1 [dx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]

Basic block 3 prev 2, next 4, loop_depth 0, count 0, freq 4000, maybe hot.
Predecessors:  2 [81.0%]  (fallthru,can_fallthru)
Successors:  6 [50.0%]  (can_fallthru) 4 [50.0%]  (fallthru,can_fallthru)
Registers live at start: 1 [dx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]
Registers live at end: 1 [dx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]

Basic block 4 prev 3, next 5, loop_depth 0, count 0, freq 2000, maybe hot.
Predecessors:  3 [50.0%]  (fallthru,can_fallthru)
Successors:  5 [100.0%]  (fallthru,can_fallthru)
Registers live at start: 4 [si] 7 [sp]
Registers live at end: 7 [sp] 23 [xmm2]

Basic block 5 prev 4, next 6, loop_depth 0, count 0, freq 2750, maybe hot.
Predecessors:  12 [100.0%]  4 [100.0%]  (fallthru,can_fallthru) 18 [100.0%] 
Successors:  EXIT [100.0%] 
Registers live at start: 7 [sp] 23 [xmm2]
Registers live at end: 7 [sp] 21 [xmm0]

Basic block 6 prev 5, next 7, loop_depth 0, count 0, freq 2000, maybe hot.
Predecessors:  3 [50.0%]  (can_fallthru)
Successors:  7 [50.0%]  (fallthru,can_fallthru) 13 [50.0%]  (can_fallthru)
Registers live at start: 1 [dx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]
Registers live at end: 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 37 [r8]

Basic block 7 prev 6, next 8, loop_depth 1, count 0, freq 5500, maybe hot.
Predecessors:  6 [50.0%]  (fallthru,can_fallthru) 14 [100.0%]  (dfs_back)
Successors:  8 [90.0%]  (fallthru,can_fallthru) 10 [10.0%]  (can_fallthru,loop_exit)
Registers live at start: 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 37 [r8]
Registers live at end: 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 37 [r8]

Basic block 8 prev 7, next 9, loop_depth 1, count 0, freq 9000, maybe hot.
Predecessors:  7 [90.0%]  (fallthru,can_fallthru) 9 [90.0%]  (dfs_back,can_fallthru)
Successors:  14 [50.0%]  (can_fallthru) 9 [50.0%]  (fallthru,can_fallthru)
Registers live at start: 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 37 [r8]
Registers live at end: 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 37 [r8]

Basic block 9 prev 8, next 10, loop_depth 1, count 0, freq 4500, maybe hot.
Predecessors:  8 [50.0%]  (fallthru,can_fallthru)
Successors:  8 [90.0%]  (dfs_back,can_fallthru) 10 [10.0%]  (fallthru,can_fallthru,loop_exit)
Registers live at start: 1 [dx] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 37 [r8]
Registers live at end: 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 37 [r8]

Basic block 10 prev 9, next 11, loop_depth 0, count 0, freq 1000, maybe hot.
Predecessors:  7 [10.0%]  (can_fallthru,loop_exit) 9 [10.0%]  (fallthru,can_fallthru,loop_exit)
Successors:  16 [50.0%]  (can_fallthru) 11 [50.0%]  (fallthru,can_fallthru)
Registers live at start: 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 37 [r8]
Registers live at end: 2 [cx] 4 [si] 5 [di] 7 [sp] 17 [flags] 22 [xmm1] 25 [xmm4] 37 [r8]

Basic block 11 prev 10, next 12, loop_depth 0, count 0, freq 500, maybe hot.
Predecessors:  10 [50.0%]  (fallthru,can_fallthru)
Successors:  16 [0.0%]  (can_fallthru) 12 [100.0%]  (fallthru,can_fallthru)
Registers live at start: 2 [cx] 4 [si] 5 [di] 7 [sp] 17 [flags] 22 [xmm1] 25 [xmm4] 37 [r8]
Registers live at end: 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 25 [xmm4] 37 [r8]

Basic block 12 prev 11, next 13, loop_depth 0, count 0, freq 500, maybe hot.
Predecessors:  11 [100.0%]  (fallthru,can_fallthru)
Successors:  5 [100.0%] 
Registers live at start: 2 [cx] 4 [si] 7 [sp]
Registers live at end: 7 [sp] 23 [xmm2]

Basic block 13 prev 12, next 14, loop_depth 0, count 0, freq 1250, maybe hot.
Predecessors:  17 [100.0%]  (can_fallthru) 6 [50.0%]  (can_fallthru)
Successors:  EXIT [100.0%] 
Registers live at start: 1 [dx] 4 [si] 7 [sp]
Registers live at end: 7 [sp] 21 [xmm0]

Basic block 14 prev 13, next 15, loop_depth 1, count 0, freq 4500, maybe hot.
Predecessors:  8 [50.0%]  (can_fallthru)
Successors:  7 [100.0%]  (dfs_back)
Registers live at start: 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]
Registers live at end: 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 37 [r8]

Basic block 15 prev 14, next 16, loop_depth 0, count 0, freq 2097, maybe hot.
Predecessors:  1 [19.0%]  (can_fallthru) 2 [19.0%]  (can_fallthru)
Successors:  EXIT [100.0%] 
Registers live at start: 7 [sp]
Registers live at end: 7 [sp] 21 [xmm0]

Basic block 16 prev 15, next 17, loop_depth 0, count 0, freq 500, maybe hot.
Predecessors:  11 [0.0%]  (can_fallthru) 10 [50.0%]  (can_fallthru)
Successors:  18 [50.0%]  (can_fallthru) 17 [50.0%]  (fallthru,can_fallthru)
Registers live at start: 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 25 [xmm4] 37 [r8]
Registers live at end: 1 [dx] 2 [cx] 4 [si] 7 [sp] 17 [flags] 22 [xmm1] 24 [xmm3] 25 [xmm4]

Basic block 17 prev 16, next 18, loop_depth 0, count 0, freq 250, maybe hot.
Predecessors:  16 [50.0%]  (fallthru,can_fallthru)
Successors:  18 [0.0%]  (fallthru,can_fallthru) 13 [100.0%]  (can_fallthru)
Registers live at start: 1 [dx] 2 [cx] 4 [si] 7 [sp] 17 [flags] 22 [xmm1] 24 [xmm3] 25 [xmm4]
Registers live at end: 1 [dx] 2 [cx] 4 [si] 7 [sp] 22 [xmm1] 24 [xmm3] 25 [xmm4]

Basic block 18 prev 17, next 19, loop_depth 0, count 0, freq 250, maybe hot.
Predecessors:  17 [0.0%]  (fallthru,can_fallthru) 16 [50.0%]  (can_fallthru)
Successors:  5 [100.0%] 
Registers live at start: 1 [dx] 2 [cx] 4 [si] 7 [sp] 22 [xmm1] 24 [xmm3] 25 [xmm4]
Registers live at end: 7 [sp] 23 [xmm2]

Basic block 19 prev 18, next -2, loop_depth 0, count 0, freq 62, maybe hot.
Predecessors:  0 [1.0%]  (can_fallthru)
Successors: 
Registers live at start: 7 [sp]
Registers live at end: 7 [sp]

(note:HI 1 0 272 ("./CStatUtilities.c") 327)

(note 272 1 273 0 ( v (expr_list:REG_DEP_TRUE (reg:DF 21 xmm0 [ v ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 273 272 274 0 ( x (expr_list:REG_DEP_TRUE (reg:DI 5 di [ x ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 274 273 275 0 ( y (expr_list:REG_DEP_TRUE (reg:DI 4 si [ y ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 275 274 9 0 ( n (expr_list:REG_DEP_TRUE (reg:SI 1 dx [ n ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 0, registers live: 1 [dx] 4 [si] 5 [di] 7 [sp] 21 [xmm0]
(note:HI 9 275 7 0 [bb 0] NOTE_INSN_BASIC_BLOCK)

(note:HI 7 9 217 0 NOTE_INSN_FUNCTION_BEG)

(insn/f:TI 217 7 218 0 ./CStatUtilities.c:327 (parallel [
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int -8 [0xfffffffffffffff8])))
            (clobber (reg:CC 17 flags))
            (clobber (mem:BLK (scratch) [0 A8]))
        ]) 762 {pro_epilogue_adjust_stack_rex64} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(note 218 217 11 0 NOTE_INSN_PROLOGUE_END)

(note:HI 11 218 12 0 ("./CStatUtilities.c") 331)

(insn 12 11 264 0 ./CStatUtilities.c:331 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 1 dx [orig:72 n ] [72])
            (const_int 0 [0x0]))) 3 {*cmpsi_ccno_1} (insn_list:REG_DEP_OUTPUT 217 (nil))
    (nil))

(note 264 12 3 0 ("./CStatUtilities.c") 327)

(insn:TI 3 264 265 0 ./CStatUtilities.c:327 (set (reg/v:DF 22 xmm1 [orig:69 v ] [69])
        (reg:DF 21 xmm0 [ v ])) 94 {*movdf_integer} (nil)
    (expr_list:REG_DEAD (reg:DF 21 xmm0 [ v ])
        (nil)))

(note 265 3 13 0 ("./CStatUtilities.c") 331)

(jump_insn 13 265 276 0 ./CStatUtilities.c:331 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 256)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 3 (insn_list:REG_DEP_TRUE 12 (insn_list:REG_DEP_ANTI 217 (nil))))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 100 [0x64])
            (nil))))
;; End of basic block 0, registers live:
 1 [dx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]

(note 276 13 28 1 ( v (expr_list:REG_DEP_TRUE (reg/v:DF 22 xmm1 [orig:69 v ] [69])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 1, registers live: 1 [dx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]
(note:HI 28 276 29 1 [bb 1] NOTE_INSN_BASIC_BLOCK)

(note:HI 29 28 30 1 ("./CStatUtilities.c") 337)

(insn:TI 30 29 31 1 ./CStatUtilities.c:337 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v/f:DI 5 di [orig:70 x ] [70])
            (const_int 0 [0x0]))) 0 {cmpdi_ccno_1_rex64} (nil)
    (nil))

(jump_insn:TI 31 30 160 1 ./CStatUtilities.c:337 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 35)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 30 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 1900 [0x76c])
            (nil))))
;; End of basic block 1, registers live:
 1 [dx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]

;; Start of basic block 2, registers live: 1 [dx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]
(note:HI 160 31 32 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn:TI 32 160 33 2 ./CStatUtilities.c:337 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v/f:DI 4 si [orig:71 y ] [71])
            (const_int 0 [0x0]))) 0 {cmpdi_ccno_1_rex64} (nil)
    (nil))

(jump_insn:TI 33 32 41 2 ./CStatUtilities.c:337 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 35)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 32 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 1900 [0x76c])
            (nil))))
;; End of basic block 2, registers live:
 1 [dx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]

;; Start of basic block 3, registers live: 1 [dx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]
(note:HI 41 33 42 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(note:HI 42 41 43 3 ("./CStatUtilities.c") 347)

(insn:TI 43 42 44 3 ./CStatUtilities.c:347 (set (reg:DF 21 xmm0 [73])
        (mem:DF (reg/v/f:DI 5 di [orig:70 x ] [70]) [6 S8 A64])) 94 {*movdf_integer} (nil)
    (expr_list:REG_EQUIV (mem:DF (reg/v/f:DI 5 di [orig:70 x ] [70]) [6 S8 A64])
        (nil)))

(insn:TI 44 43 45 3 ./CStatUtilities.c:347 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg:DF 21 xmm0 [73])
            (reg/v:DF 22 xmm1 [orig:69 v ] [69]))) 31 {*cmpfp_iu_sse} (insn_list:REG_DEP_TRUE 43 (nil))
    (expr_list:REG_DEAD (reg:DF 21 xmm0 [73])
        (nil)))

(jump_insn 45 44 50 3 ./CStatUtilities.c:347 (set (pc)
        (if_then_else (unle (reg:CCFPU 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 54)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 43 (insn_list:REG_DEP_TRUE 44 (nil)))
    (expr_list:REG_DEAD (reg:CCFPU 17 flags)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 3, registers live:
 1 [dx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]

;; Start of basic block 4, registers live: 4 [si] 7 [sp]
(note:HI 50 45 51 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn:TI 51 50 277 4 ./CStatUtilities.c:347 (set (reg:DF 23 xmm2 [orig:67 D.5437 ] [67])
        (mem:DF (reg/v/f:DI 4 si [orig:71 y ] [71]) [6 S8 A64])) 94 {*movdf_integer} (nil)
    (expr_list:REG_DEAD (reg/v/f:DI 4 si [orig:71 y ] [71])
        (nil)))
;; End of basic block 4, registers live:
 7 [sp] 23 [xmm2]

(note 277 51 278 5 ( i (expr_list:REG_DEP_TRUE (reg:DI 37 r8 [orig:63 i ] [63])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 278 277 279 5 ( j (expr_list:REG_DEP_TRUE (reg:DI 0 ax [orig:82 j ] [82])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 279 278 144 5 ( ij (expr_list:REG_DEP_TRUE (reg:DI 38 r9 [orig:79 ij ] [79])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 5, registers live: 7 [sp] 23 [xmm2]
(code_label:HI 144 279 145 5 417 "" [2 uses])

(note:HI 145 144 149 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(note:HI 149 145 150 5 NOTE_INSN_FUNCTION_END)

(note:HI 150 149 152 5 ("./CStatUtilities.c") 367)

(insn:TI 152 150 219 5 ./CStatUtilities.c:367 (set (reg/i:DF 21 xmm0 [ <result> ])
        (reg:DF 23 xmm2 [orig:67 D.5437 ] [67])) 94 {*movdf_integer} (nil)
    (expr_list:REG_DEAD (reg:DF 23 xmm2 [orig:67 D.5437 ] [67])
        (nil)))

(note 219 152 220 5 NOTE_INSN_EPILOGUE_BEG)

(insn 220 219 158 5 ./CStatUtilities.c:367 (parallel [
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
            (clobber (mem:BLK (scratch) [0 A8]))
        ]) 762 {pro_epilogue_adjust_stack_rex64} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 158 220 221 5 ./CStatUtilities.c:367 (use (reg/i:DF 21 xmm0 [ <result> ])) -1 (insn_list:REG_DEP_TRUE 152 (nil))
    (nil))

(jump_insn:TI 221 158 222 5 ./CStatUtilities.c:367 (return) 562 {return_internal} (insn_list:REG_DEP_TRUE 152 (insn_list:REG_DEP_ANTI 158 (insn_list:REG_DEP_TRUE 220 (nil))))
    (nil))
;; End of basic block 5, registers live:
 7 [sp] 21 [xmm0]

(barrier 222 221 280)

(note 280 222 281 6 ( i (nil)) NOTE_INSN_VAR_LOCATION)

(note 281 280 282 6 ( j (nil)) NOTE_INSN_VAR_LOCATION)

(note 282 281 54 6 ( ij (nil)) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 6, registers live: 1 [dx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]
(code_label:HI 54 282 55 6 418 "" [1 uses])

(note:HI 55 54 56 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(note:HI 56 55 212 6 ("./CStatUtilities.c") 343)

(insn:TI 212 56 283 6 ./CStatUtilities.c:343 (set (reg/v:SI 2 cx [orig:62 j ] [62])
        (subreg:SI (plus:DI (reg:DI 1 dx [orig:72 n ] [72])
                (const_int -1 [0xffffffffffffffff])) 0)) 194 {*lea_1_rex64} (nil)
    (expr_list:REG_DEAD (reg:DI 1 dx [orig:72 n ] [72])
        (nil)))

(note 283 212 58 6 ( j (expr_list:REG_DEP_TRUE (reg/v:SI 2 cx [orig:62 j ] [62])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note:HI 58 283 227 6 ("./CStatUtilities.c") 348)

(insn 227 58 284 6 ./CStatUtilities.c:348 (parallel [
            (set (reg:DI 37 r8 [orig:63 i ] [63])
                (const_int 0 [0x0]))
            (clobber (reg:CC 17 flags))
        ]) 78 {*movdi_xor_rex64} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(note 284 227 59 6 ( i (expr_list:REG_DEP_TRUE (reg:DI 37 r8 [orig:63 i ] [63])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn:TI 59 284 61 6 ./CStatUtilities.c:348 (set (reg:DI 0 ax [orig:74 j ] [74])
        (sign_extend:DI (reg/v:SI 2 cx [orig:62 j ] [62]))) 115 {extendsidi2_rex64} (insn_list:REG_DEP_TRUE 212 (nil))
    (nil))

(insn:TI 61 59 213 6 ./CStatUtilities.c:348 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg/v:DF 22 xmm1 [orig:69 v ] [69])
            (mem:DF (plus:DI (mult:DI (reg:DI 0 ax [orig:74 j ] [74])
                        (const_int 8 [0x8]))
                    (reg/v/f:DI 5 di [orig:70 x ] [70])) [6 S8 A64]))) 31 {*cmpfp_iu_sse} (insn_list:REG_DEP_OUTPUT 227 (insn_list:REG_DEP_TRUE 59 (nil)))
    (nil))

(insn:TI 213 61 285 6 ./CStatUtilities.c:348 (set (reg:DI 1 dx [orig:65 D.5446 ] [65])
        (mult:DI (reg:DI 0 ax [orig:74 j ] [74])
            (const_int 8 [0x8]))) 196 {*lea_2_rex64} (insn_list:REG_DEP_ANTI 212 (insn_list:REG_DEP_TRUE 59 (nil)))
    (expr_list:REG_DEAD (reg:DI 0 ax [orig:74 j ] [74])
        (nil)))

(note 285 213 62 6 ( n (nil)) NOTE_INSN_VAR_LOCATION)

(jump_insn:TI 62 285 286 6 ./CStatUtilities.c:348 (set (pc)
        (if_then_else (gt (reg:CCFPU 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 224)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 212 (insn_list:REG_DEP_ANTI 59 (insn_list:REG_DEP_ANTI 213 (insn_list:REG_DEP_ANTI 227 (insn_list:REG_DEP_TRUE 61 (nil))))))
    (expr_list:REG_DEAD (reg:CCFPU 17 flags)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 6, registers live:
 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 37 [r8]

(note 286 62 287 7 ( j (expr_list:REG_DEP_TRUE (reg:DI 0 ax [orig:74 j ] [74])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 287 286 230 7 ( ij (expr_list:REG_DEP_TRUE (reg:DI 38 r9 [orig:79 ij ] [79])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 7, registers live: 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 37 [r8]
(code_label 230 287 229 7 442 "" [1 uses])

(note 229 230 99 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(note:HI 99 229 209 7 ("./CStatUtilities.c") 352)

(insn:TI 209 99 101 7 ./CStatUtilities.c:352 (set (reg:SI 40 r11 [81])
        (subreg:SI (plus:DI (reg:DI 2 cx [orig:62 j ] [62])
                (const_int -1 [0xffffffffffffffff])) 0)) 194 {*lea_1_rex64} (nil)
    (nil))

(insn:TI 101 209 102 7 ./CStatUtilities.c:352 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg/v:SI 37 r8 [orig:63 i ] [63])
            (reg:SI 40 r11 [81]))) 5 {*cmpsi_1_insn} (insn_list:REG_DEP_TRUE 209 (nil))
    (expr_list:REG_DEAD (reg:SI 40 r11 [81])
        (nil)))

(jump_insn:TI 102 101 175 7 ./CStatUtilities.c:352 (set (pc)
        (if_then_else (ge (reg:CCGC 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 257)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 209 (insn_list:REG_DEP_TRUE 101 (nil)))
    (expr_list:REG_DEAD (reg:CCGC 17 flags)
        (expr_list:REG_BR_PROB (const_int 1000 [0x3e8])
            (nil))))
;; End of basic block 7, registers live:
 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 37 [r8]

(note:HI 175 102 174 NOTE_INSN_LOOP_END)

(note:HI 174 175 288 NOTE_INSN_LOOP_BEG)

(note 288 174 73 8 ( j (expr_list:REG_DEP_TRUE (reg:DI 2 cx [orig:62 j ] [62])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 8, registers live: 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 37 [r8]
(code_label:HI 73 288 74 8 424 "" [1 uses])

(note:HI 74 73 75 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(note:HI 75 74 210 8 ("./CStatUtilities.c") 353)

(insn:TI 210 75 200 8 ./CStatUtilities.c:353 (set (reg:SI 1 dx [75])
        (subreg:SI (plus:DI (reg:DI 2 cx [orig:62 j ] [62])
                (reg:DI 37 r8 [orig:63 i ] [63])) 0)) 194 {*lea_1_rex64} (nil)
    (nil))

(insn:TI 200 210 77 8 ./CStatUtilities.c:353 (set (reg:SI 39 r10 [76])
        (reg:SI 1 dx [75])) 40 {*movsi_1} (insn_list:REG_DEP_TRUE 210 (nil))
    (nil))

(insn:TI 77 200 211 8 ./CStatUtilities.c:353 (parallel [
            (set (reg:SI 39 r10 [76])
                (lshiftrt:SI (reg:SI 39 r10 [76])
                    (const_int 31 [0x1f])))
            (clobber (reg:CC 17 flags))
        ]) 476 {*lshrsi3_1} (insn_list:REG_DEP_TRUE 200 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 211 77 79 8 ./CStatUtilities.c:353 (set (reg:SI 1 dx [78])
        (subreg:SI (plus:DI (reg:DI 39 r10 [76])
                (reg:DI 1 dx [75])) 0)) 194 {*lea_1_rex64} (insn_list:REG_DEP_ANTI 200 (insn_list:REG_DEP_TRUE 77 (insn_list:REG_DEP_TRUE 210 (nil))))
    (expr_list:REG_DEAD (reg:DI 39 r10 [76])
        (nil)))

(insn:TI 79 211 81 8 ./CStatUtilities.c:353 (parallel [
            (set (reg:SI 1 dx [78])
                (ashiftrt:SI (reg:SI 1 dx [78])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 441 {*ashrsi3_1_one_bit} (insn_list:REG_DEP_TRUE 211 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_EQUAL (div:SI (reg:SI 1 dx [75])
                (const_int 2 [0x2]))
            (nil))))

(note:HI 81 79 82 8 ("./CStatUtilities.c") 354)

(insn:TI 82 81 83 8 ./CStatUtilities.c:354 (set (reg:DI 38 r9 [orig:79 ij ] [79])
        (sign_extend:DI (reg:SI 1 dx [78]))) 115 {extendsidi2_rex64} (insn_list:REG_DEP_TRUE 79 (nil))
    (nil))

(insn:TI 83 82 84 8 ./CStatUtilities.c:354 (set (reg:DF 23 xmm2 [80])
        (mem:DF (plus:DI (mult:DI (reg:DI 38 r9 [orig:79 ij ] [79])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 5 di [orig:70 x ] [70])) [6 S8 A64])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 82 (nil))
    (expr_list:REG_DEAD (reg:DI 38 r9 [orig:79 ij ] [79])
        (nil)))

(insn:TI 84 83 85 8 ./CStatUtilities.c:354 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg:DF 23 xmm2 [80])
            (reg/v:DF 22 xmm1 [orig:69 v ] [69]))) 31 {*cmpfp_iu_sse} (insn_list:REG_DEP_OUTPUT 77 (insn_list:REG_DEP_OUTPUT 79 (insn_list:REG_DEP_TRUE 83 (nil))))
    (expr_list:REG_DEAD (reg:DF 23 xmm2 [80])
        (nil)))

(jump_insn 85 84 90 8 ./CStatUtilities.c:354 (set (pc)
        (if_then_else (unle (reg:CCFPU 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 94)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 210 (insn_list:REG_DEP_ANTI 200 (insn_list:REG_DEP_ANTI 77 (insn_list:REG_DEP_ANTI 211 (insn_list:REG_DEP_ANTI 79 (insn_list:REG_DEP_ANTI 82 (insn_list:REG_DEP_ANTI 83 (insn_list:REG_DEP_TRUE 84 (nil)))))))))
    (expr_list:REG_DEAD (reg:CCFPU 17 flags)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 8, registers live:
 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 37 [r8]

;; Start of basic block 9, registers live: 1 [dx] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 37 [r8]
(note:HI 90 85 91 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn:TI 91 90 232 9 ./CStatUtilities.c:354 (set (reg/v:SI 2 cx [orig:62 j ] [62])
        (reg:SI 1 dx [78])) 40 {*movsi_1} (nil)
    (expr_list:REG_DEAD (reg:SI 1 dx [78])
        (nil)))

(note 232 91 233 9 ("./CStatUtilities.c") 352)

(insn:TI 233 232 234 9 ./CStatUtilities.c:352 (set (reg:SI 40 r11 [81])
        (subreg:SI (plus:DI (reg:DI 2 cx [orig:62 j ] [62])
                (const_int -1 [0xffffffffffffffff])) 0)) 194 {*lea_1_rex64} (insn_list:REG_DEP_TRUE 91 (nil))
    (nil))

(insn:TI 234 233 235 9 ./CStatUtilities.c:352 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg/v:SI 37 r8 [orig:63 i ] [63])
            (reg:SI 40 r11 [81]))) 5 {*cmpsi_1_insn} (insn_list:REG_DEP_TRUE 233 (nil))
    (expr_list:REG_DEAD (reg:SI 40 r11 [81])
        (nil)))

(jump_insn:TI 235 234 105 9 ./CStatUtilities.c:352 (set (pc)
        (if_then_else (lt (reg:CCGC 17 flags)
                (const_int 0 [0x0]))
            (label_ref 73)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 91 (insn_list:REG_DEP_ANTI 233 (insn_list:REG_DEP_TRUE 234 (nil))))
    (expr_list:REG_DEAD (reg:CCGC 17 flags)
        (expr_list:REG_BR_PROB (const_int 9000 [0x2328])
            (nil))))
;; End of basic block 9, registers live:
 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 37 [r8]

(note:HI 105 235 257 ("./CStatUtilities.c") 362)

;; Start of basic block 10, registers live: 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 37 [r8]
(code_label 257 105 104 10 444 "" [1 uses])

(note:HI 104 257 106 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn:TI 106 104 108 10 ./CStatUtilities.c:362 (set (reg:DI 0 ax [orig:82 j ] [82])
        (sign_extend:DI (reg/v:SI 2 cx [orig:62 j ] [62]))) 115 {extendsidi2_rex64} (nil)
    (expr_list:REG_DEAD (reg/v:SI 2 cx [orig:62 j ] [62])
        (nil)))

(insn:TI 108 106 205 10 ./CStatUtilities.c:362 (set (reg:DF 25 xmm4 [orig:59 temp.422 ] [59])
        (mem:DF (plus:DI (mult:DI (reg:DI 0 ax [orig:82 j ] [82])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 5 di [orig:70 x ] [70])) [6 S8 A64])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 106 (nil))
    (nil))

(insn 205 108 289 10 ./CStatUtilities.c:362 (set (reg:DI 2 cx [orig:58 temp.424 ] [58])
        (mult:DI (reg:DI 0 ax [orig:82 j ] [82])
            (const_int 8 [0x8]))) 196 {*lea_2_rex64} (insn_list:REG_DEP_TRUE 106 (nil))
    (expr_list:REG_DEAD (reg:DI 0 ax [orig:82 j ] [82])
        (nil)))

(note 289 205 206 10 ( j (expr_list:REG_DEP_TRUE (reg:DI 0 ax [orig:82 j ] [82])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn:TI 206 289 207 10 ./CStatUtilities.c:362 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg:DF 25 xmm4 [orig:59 temp.422 ] [59])
            (reg/v:DF 22 xmm1 [orig:69 v ] [69]))) 31 {*cmpfp_iu_sse} (insn_list:REG_DEP_TRUE 108 (nil))
    (nil))

(jump_insn 207 206 215 10 ./CStatUtilities.c:362 (set (pc)
        (if_then_else (ltgt (reg:CCFPU 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 118)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 106 (insn_list:REG_DEP_ANTI 205 (insn_list:REG_DEP_ANTI 108 (insn_list:REG_DEP_TRUE 206 (nil)))))
    (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 10, registers live:
 2 [cx] 4 [si] 5 [di] 7 [sp] 17 [flags] 22 [xmm1] 25 [xmm4] 37 [r8]

;; Start of basic block 11, registers live: 2 [cx] 4 [si] 5 [di] 7 [sp] 17 [flags] 22 [xmm1] 25 [xmm4] 37 [r8]
(note 215 207 208 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(jump_insn:TI 208 215 114 11 ./CStatUtilities.c:362 (set (pc)
        (if_then_else (unordered (reg:CCFPU 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 118)
            (pc))) 533 {*jcc_1} (nil)
    (expr_list:REG_DEAD (reg:CCFPU 17 flags)
        (expr_list:REG_BR_PROB (const_int 1 [0x1])
            (nil))))
;; End of basic block 11, registers live:
 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 25 [xmm4] 37 [r8]

;; Start of basic block 12, registers live: 2 [cx] 4 [si] 7 [sp]
(note:HI 114 208 115 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(insn:TI 115 114 266 12 ./CStatUtilities.c:362 (set (reg:DF 23 xmm2 [orig:67 D.5437 ] [67])
        (mem:DF (plus:DI (reg/v/f:DI 4 si [orig:71 y ] [71])
                (reg:DI 2 cx [orig:58 temp.424 ] [58])) [6 S8 A64])) 94 {*movdf_integer} (nil)
    (expr_list:REG_DEAD (reg/v/f:DI 4 si [orig:71 y ] [71])
        (expr_list:REG_DEAD (reg:DI 2 cx [orig:58 temp.424 ] [58])
            (nil))))

(jump_insn 266 115 267 12 (set (pc)
        (label_ref 144)) -1 (nil)
    (nil))
;; End of basic block 12, registers live:
 7 [sp] 23 [xmm2]

(barrier 267 266 290)

(note 290 267 291 13 ( i (expr_list:REG_DEP_TRUE (reg:DI 37 r8 [orig:63 i ] [63])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 291 290 292 13 ( j (expr_list:REG_DEP_TRUE (reg:DI 0 ax [orig:82 j ] [82])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 292 291 224 13 ( ij (nil)) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 13, registers live: 1 [dx] 4 [si] 7 [sp]
(code_label 224 292 129 13 441 "" [2 uses])

(note:HI 129 224 130 13 [bb 13] NOTE_INSN_BASIC_BLOCK)

(insn:TI 130 129 239 13 ./CStatUtilities.c:363 (set (reg:DF 23 xmm2 [orig:67 D.5437 ] [67])
        (mem:DF (plus:DI (reg/v/f:DI 4 si [orig:71 y ] [71])
                (reg:DI 1 dx [orig:66 D.5440 ] [66])) [6 S8 A64])) 94 {*movdf_integer} (nil)
    (expr_list:REG_DEAD (reg/v/f:DI 4 si [orig:71 y ] [71])
        (expr_list:REG_DEAD (reg:DI 1 dx [orig:66 D.5440 ] [66])
            (nil))))

(note 239 130 242 13 ("./CStatUtilities.c") 367)

(insn 242 239 240 13 ./CStatUtilities.c:367 (parallel [
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
            (clobber (mem:BLK (scratch) [0 A8]))
        ]) 762 {pro_epilogue_adjust_stack_rex64} (insn_list:REG_DEP_ANTI 130 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 240 242 241 13 ./CStatUtilities.c:367 (set (reg/i:DF 21 xmm0 [ <result> ])
        (reg:DF 23 xmm2 [orig:67 D.5437 ] [67])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 130 (nil))
    (expr_list:REG_DEAD (reg:DF 23 xmm2 [orig:67 D.5437 ] [67])
        (nil)))

(insn 241 240 243 13 ./CStatUtilities.c:367 (use (reg/i:DF 21 xmm0 [ <result> ])) -1 (insn_list:REG_DEP_TRUE 240 (nil))
    (nil))

(jump_insn:TI 243 241 246 13 ./CStatUtilities.c:367 (return) 562 {return_internal} (insn_list:REG_DEP_TRUE 240 (insn_list:REG_DEP_ANTI 241 (insn_list:REG_DEP_TRUE 242 (insn_list:REG_DEP_TRUE 130 (nil)))))
    (nil))
;; End of basic block 13, registers live:
 7 [sp] 21 [xmm0]

(barrier 246 243 293)

(note 293 246 294 14 ( i (expr_list:REG_DEP_TRUE (reg:DI 37 r8 [orig:63 i ] [63])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 294 293 295 14 ( j (expr_list:REG_DEP_TRUE (reg:DI 2 cx [orig:62 j ] [62])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 295 294 94 14 ( ij (expr_list:REG_DEP_TRUE (reg:DI 38 r9 [orig:79 ij ] [79])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 14, registers live: 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]
(code_label:HI 94 295 95 14 425 "" [1 uses])

(note:HI 95 94 96 14 [bb 14] NOTE_INSN_BASIC_BLOCK)

(insn:TI 96 95 268 14 ./CStatUtilities.c:354 (set (reg/v:SI 37 r8 [orig:63 i ] [63])
        (reg:SI 1 dx [78])) 40 {*movsi_1} (nil)
    (expr_list:REG_DEAD (reg:SI 1 dx [78])
        (nil)))

(jump_insn 268 96 269 14 (set (pc)
        (label_ref 230)) -1 (nil)
    (nil))
;; End of basic block 14, registers live:
 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 37 [r8]

(barrier 269 268 296)

(note 296 269 297 15 ( v (expr_list:REG_DEP_TRUE (reg/v:DF 22 xmm1 [orig:69 v ] [69])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 297 296 298 15 ( n (expr_list:REG_DEP_TRUE (reg:SI 1 dx [ n ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 298 297 299 15 ( i (nil)) NOTE_INSN_VAR_LOCATION)

(note 299 298 300 15 ( j (nil)) NOTE_INSN_VAR_LOCATION)

(note 300 299 35 15 ( ij (nil)) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 15, registers live: 7 [sp]
(code_label:HI 35 300 36 15 416 "" [2 uses])

(note:HI 36 35 214 15 [bb 15] NOTE_INSN_BASIC_BLOCK)

(insn:TI 214 36 251 15 ./CStatUtilities.c:337 (set (reg:DF 23 xmm2 [orig:67 D.5437 ] [67])
        (const_double:DF 0.0 [0x0.0p+0])) 94 {*movdf_integer} (nil)
    (nil))

(insn 251 214 249 15 ./CStatUtilities.c:367 (parallel [
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
            (clobber (mem:BLK (scratch) [0 A8]))
        ]) 762 {pro_epilogue_adjust_stack_rex64} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 249 251 250 15 ./CStatUtilities.c:367 (set (reg/i:DF 21 xmm0 [ <result> ])
        (reg:DF 23 xmm2 [orig:67 D.5437 ] [67])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 214 (nil))
    (expr_list:REG_DEAD (reg:DF 23 xmm2 [orig:67 D.5437 ] [67])
        (nil)))

(insn 250 249 252 15 ./CStatUtilities.c:367 (use (reg/i:DF 21 xmm0 [ <result> ])) -1 (insn_list:REG_DEP_TRUE 249 (nil))
    (nil))

(jump_insn:TI 252 250 255 15 ./CStatUtilities.c:367 (return) 562 {return_internal} (insn_list:REG_DEP_TRUE 214 (insn_list:REG_DEP_TRUE 249 (insn_list:REG_DEP_ANTI 250 (insn_list:REG_DEP_TRUE 251 (nil)))))
    (nil))
;; End of basic block 15, registers live:
 7 [sp] 21 [xmm0]

(barrier 255 252 301)

(note 301 255 302 16 ( n (nil)) NOTE_INSN_VAR_LOCATION)

(note 302 301 303 16 ( i (expr_list:REG_DEP_TRUE (reg:DI 37 r8 [orig:63 i ] [63])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 303 302 304 16 ( j (expr_list:REG_DEP_TRUE (reg:DI 0 ax [orig:82 j ] [82])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 304 303 118 16 ( ij (expr_list:REG_DEP_TRUE (reg:DI 38 r9 [orig:79 ij ] [79])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 16, registers live: 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 25 [xmm4] 37 [r8]
(code_label:HI 118 304 119 16 429 "" [2 uses])

(note:HI 119 118 120 16 [bb 16] NOTE_INSN_BASIC_BLOCK)

(note:HI 120 119 121 16 ("./CStatUtilities.c") 363)

(insn:TI 121 120 305 16 ./CStatUtilities.c:363 (set (reg:DI 38 r9 [orig:83 i ] [83])
        (sign_extend:DI (reg/v:SI 37 r8 [orig:63 i ] [63]))) 115 {extendsidi2_rex64} (nil)
    (expr_list:REG_DEAD (reg/v:SI 37 r8 [orig:63 i ] [63])
        (nil)))

(note 305 121 123 16 ( ij (nil)) NOTE_INSN_VAR_LOCATION)

(insn:TI 123 305 201 16 ./CStatUtilities.c:363 (set (reg:DF 24 xmm3 [orig:60 temp.421 ] [60])
        (mem:DF (plus:DI (mult:DI (reg:DI 38 r9 [orig:83 i ] [83])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 5 di [orig:70 x ] [70])) [6 S8 A64])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 121 (nil))
    (expr_list:REG_DEAD (reg/v/f:DI 5 di [orig:70 x ] [70])
        (nil)))

(insn 201 123 202 16 ./CStatUtilities.c:363 (set (reg:DI 1 dx [orig:66 D.5440 ] [66])
        (mult:DI (reg:DI 38 r9 [orig:83 i ] [83])
            (const_int 8 [0x8]))) 196 {*lea_2_rex64} (insn_list:REG_DEP_TRUE 121 (nil))
    (expr_list:REG_DEAD (reg:DI 38 r9 [orig:83 i ] [83])
        (nil)))

(insn:TI 202 201 203 16 ./CStatUtilities.c:363 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg:DF 24 xmm3 [orig:60 temp.421 ] [60])
            (reg/v:DF 22 xmm1 [orig:69 v ] [69]))) 31 {*cmpfp_iu_sse} (insn_list:REG_DEP_TRUE 123 (nil))
    (nil))

(jump_insn 203 202 306 16 ./CStatUtilities.c:363 (set (pc)
        (if_then_else (ltgt (reg:CCFPU 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 133)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 121 (insn_list:REG_DEP_ANTI 201 (insn_list:REG_DEP_ANTI 123 (insn_list:REG_DEP_TRUE 202 (nil)))))
    (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 16, registers live:
 1 [dx] 2 [cx] 4 [si] 7 [sp] 17 [flags] 22 [xmm1] 24 [xmm3] 25 [xmm4]

(note 306 203 216 17 ( i (expr_list:REG_DEP_TRUE (reg:DI 38 r9 [orig:83 i ] [83])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 17, registers live: 1 [dx] 2 [cx] 4 [si] 7 [sp] 17 [flags] 22 [xmm1] 24 [xmm3] 25 [xmm4]
(note 216 306 204 17 [bb 17] NOTE_INSN_BASIC_BLOCK)

(jump_insn:TI 204 216 133 17 ./CStatUtilities.c:363 (set (pc)
        (if_then_else (ordered (reg:CCFPU 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 224)
            (pc))) 533 {*jcc_1} (nil)
    (expr_list:REG_DEAD (reg:CCFPU 17 flags)
        (expr_list:REG_BR_PROB (const_int 9999 [0x270f])
            (nil))))
;; End of basic block 17, registers live:
 1 [dx] 2 [cx] 4 [si] 7 [sp] 22 [xmm1] 24 [xmm3] 25 [xmm4]

;; Start of basic block 18, registers live: 1 [dx] 2 [cx] 4 [si] 7 [sp] 22 [xmm1] 24 [xmm3] 25 [xmm4]
(code_label:HI 133 204 134 18 432 "" [1 uses])

(note:HI 134 133 135 18 [bb 18] NOTE_INSN_BASIC_BLOCK)

(note:HI 135 134 139 18 ("./CStatUtilities.c") 366)

(insn:TI 139 135 136 18 ./CStatUtilities.c:366 (set (reg/v:DF 22 xmm1 [orig:69 v ] [69])
        (minus:DF (reg/v:DF 22 xmm1 [orig:69 v ] [69])
            (reg:DF 24 xmm3 [orig:60 temp.421 ] [60]))) 619 {*fop_df_1_sse} (nil)
    (nil))

(insn 136 139 140 18 ./CStatUtilities.c:366 (set (reg:DF 26 xmm5 [orig:64 D.5457 ] [64])
        (mem:DF (plus:DI (reg/v/f:DI 4 si [orig:71 y ] [71])
                (reg:DI 1 dx [orig:66 D.5440 ] [66])) [6 S8 A64])) 94 {*movdf_integer} (nil)
    (expr_list:REG_DEAD (reg:DI 1 dx [orig:66 D.5440 ] [66])
        (nil)))

(insn:TI 140 136 137 18 ./CStatUtilities.c:366 (set (reg:DF 25 xmm4 [orig:59 temp.422 ] [59])
        (minus:DF (reg:DF 25 xmm4 [orig:59 temp.422 ] [59])
            (reg:DF 24 xmm3 [orig:60 temp.421 ] [60]))) 619 {*fop_df_1_sse} (nil)
    (expr_list:REG_DEAD (reg:DF 24 xmm3 [orig:60 temp.421 ] [60])
        (nil)))

(insn 137 140 138 18 ./CStatUtilities.c:366 (set (reg:DF 23 xmm2 [orig:67 D.5437 ] [67])
        (mem:DF (plus:DI (reg/v/f:DI 4 si [orig:71 y ] [71])
                (reg:DI 2 cx [orig:58 temp.424 ] [58])) [6 S8 A64])) 94 {*movdf_integer} (nil)
    (expr_list:REG_DEAD (reg/v/f:DI 4 si [orig:71 y ] [71])
        (expr_list:REG_DEAD (reg:DI 2 cx [orig:58 temp.424 ] [58])
            (nil))))

(insn:TI 138 137 141 18 ./CStatUtilities.c:366 (set (reg:DF 23 xmm2 [orig:67 D.5437 ] [67])
        (minus:DF (reg:DF 23 xmm2 [orig:67 D.5437 ] [67])
            (reg:DF 26 xmm5 [orig:64 D.5457 ] [64]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 136 (insn_list:REG_DEP_TRUE 137 (nil)))
    (nil))

(insn:TI 141 138 142 18 ./CStatUtilities.c:366 (set (reg/v:DF 22 xmm1 [orig:69 v ] [69])
        (div:DF (reg/v:DF 22 xmm1 [orig:69 v ] [69])
            (reg:DF 25 xmm4 [orig:59 temp.422 ] [59]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 140 (insn_list:REG_DEP_TRUE 139 (nil)))
    (expr_list:REG_DEAD (reg:DF 25 xmm4 [orig:59 temp.422 ] [59])
        (nil)))

(insn:TI 142 141 143 18 ./CStatUtilities.c:366 (set (reg:DF 23 xmm2 [orig:67 D.5437 ] [67])
        (mult:DF (reg:DF 23 xmm2 [orig:67 D.5437 ] [67])
            (reg/v:DF 22 xmm1 [orig:69 v ] [69]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_TRUE 138 (insn_list:REG_DEP_TRUE 141 (nil)))
    (expr_list:REG_DEAD (reg/v:DF 22 xmm1 [orig:69 v ] [69])
        (nil)))

(insn:TI 143 142 270 18 ./CStatUtilities.c:366 (set (reg:DF 23 xmm2 [orig:67 D.5437 ] [67])
        (plus:DF (reg:DF 23 xmm2 [orig:67 D.5437 ] [67])
            (reg:DF 26 xmm5 [orig:64 D.5457 ] [64]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_TRUE 136 (insn_list:REG_DEP_TRUE 142 (nil)))
    (expr_list:REG_DEAD (reg:DF 26 xmm5 [orig:64 D.5457 ] [64])
        (nil)))

(jump_insn 270 143 271 18 (set (pc)
        (label_ref 144)) -1 (nil)
    (nil))
;; End of basic block 18, registers live:
 7 [sp] 23 [xmm2]

(barrier 271 270 16)

(note:HI 16 271 307 ("./CStatUtilities.c") 333)

(note 307 16 308 19 ( v (expr_list:REG_DEP_TRUE (reg/v:DF 22 xmm1 [orig:69 v ] [69])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 308 307 309 19 ( n (expr_list:REG_DEP_TRUE (reg:SI 1 dx [ n ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 309 308 310 19 ( i (nil)) NOTE_INSN_VAR_LOCATION)

(note 310 309 256 19 ( j (nil)) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 19, registers live: 7 [sp]
(code_label 256 310 15 19 443 "" [1 uses])

(note:HI 15 256 20 19 [bb 19] NOTE_INSN_BASIC_BLOCK)

(insn:TI 20 15 311 19 ./CStatUtilities.c:333 (set (reg:DI 5 di [ stderr ])
        (mem/f/c/i:DI (symbol_ref:DI ("stderr") [flags 0x40] <var_decl 0x2b4e9c5c1e70 stderr>) [17 stderr+0 S8 A64])) 81 {*movdi_1_rex64} (nil)
    (nil))

(note 311 20 17 19 ( x (nil)) NOTE_INSN_VAR_LOCATION)

(insn 17 311 18 19 ./CStatUtilities.c:333 (set (reg:SI 2 cx)
        (const_int 333 [0x14d])) 40 {*movsi_1} (nil)
    (nil))

(insn 18 17 312 19 ./CStatUtilities.c:333 (set (reg:DI 1 dx)
        (symbol_ref/f:DI ("*.LC7") [flags 0x2] <string_cst 0x2b4e9cb78440>)) 81 {*movdi_1_rex64} (nil)
    (nil))

(note 312 18 19 19 ( n (nil)) NOTE_INSN_VAR_LOCATION)

(insn:TI 19 312 313 19 ./CStatUtilities.c:333 (set (reg:DI 4 si)
        (symbol_ref/f:DI ("*.LC8") [flags 0x2] <string_cst 0x2b4e9c8bf540>)) 81 {*movdi_1_rex64} (nil)
    (nil))

(note 313 19 228 19 ( y (nil)) NOTE_INSN_VAR_LOCATION)

(insn 228 313 22 19 ./CStatUtilities.c:333 (parallel [
            (set (reg:DI 0 ax)
                (const_int 0 [0x0]))
            (clobber (reg:CC 17 flags))
        ]) 78 {*movdi_xor_rex64} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(call_insn:TI 22 228 314 19 ./CStatUtilities.c:333 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("fprintf") [flags 0x41] <function_decl 0x2b4e9c45e700 fprintf>) [0 S1 A8])
            (const_int 0 [0x0]))) 769 {*call_value_0_rex64} (insn_list:REG_DEP_TRUE 20 (insn_list:REG_DEP_TRUE 19 (insn_list:REG_DEP_TRUE 17 (insn_list:REG_DEP_TRUE 18 (insn_list:REG_DEP_TRUE 228 (nil))))))
    (expr_list:REG_DEAD (reg:SI 2 cx)
        (expr_list:REG_DEAD (reg:DI 1 dx)
            (expr_list:REG_DEAD (reg:DI 4 si)
                (expr_list:REG_DEAD (reg:DI 5 di [ stderr ])
                    (expr_list:REG_UNUSED (reg:SI 0 ax)
                        (nil))))))
    (expr_list:REG_DEP_TRUE (use (reg:QI 0 ax))
        (expr_list:REG_DEP_TRUE (use (reg:DI 5 di [ stderr ]))
            (expr_list:REG_DEP_TRUE (use (reg:DI 4 si))
                (expr_list:REG_DEP_TRUE (use (reg:DI 1 dx))
                    (expr_list:REG_DEP_TRUE (use (reg:SI 2 cx))
                        (nil)))))))

(note 314 22 23 19 ( v (nil)) NOTE_INSN_VAR_LOCATION)

(note:HI 23 314 24 19 ("./CStatUtilities.c") 334)

(insn:TI 24 23 25 19 ./CStatUtilities.c:334 (set (reg:SI 5 di)
        (const_int 1 [0x1])) 40 {*movsi_1} (insn_list:REG_DEP_ANTI 22 (insn_list:REG_DEP_OUTPUT 20 (nil)))
    (nil))

(call_insn:TI 25 24 26 19 ./CStatUtilities.c:334 (call (mem:QI (symbol_ref:DI ("exit") [flags 0x41] <function_decl 0x2b4e9c475100 exit>) [0 S1 A8])
        (const_int 0 [0x0])) 555 {*call_0} (insn_list:REG_DEP_ANTI 20 (insn_list:REG_DEP_ANTI 228 (insn_list:REG_DEP_ANTI 19 (insn_list:REG_DEP_ANTI 17 (insn_list:REG_DEP_ANTI 18 (insn_list:REG_DEP_TRUE 24 (insn_list:REG_DEP_ANTI 22 (nil))))))))
    (expr_list:REG_DEAD (reg:SI 5 di)
        (expr_list:REG_NORETURN (const_int 0 [0x0])
            (expr_list:REG_EH_REGION (const_int 0 [0x0])
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 5 di))
        (nil)))
;; End of basic block 19, registers live:
 7 [sp]

(barrier:HI 26 25 199)

(note 199 26 0 NOTE_INSN_DELETED)


;; Function quantileNormalize (quantileNormalize)


Basic block 0:
IN:
Stack adjustment: 8
Reg 1: ncols+0
Reg 4: nrows+0
Reg 5: m+0
Variables:
  name: m
    offset 0
      (reg:DI 5 di [ m ])
  name: nrows
    offset 0
      (reg:SI 4 si [ nrows ])
  name: ncols
    offset 0
      (reg:SI 1 dx [ ncols ])

OUT:
Stack adjustment: 96
Reg 6: nrows+0
Reg 42: ncols+0
Variables:
  name: m
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [31 m+0 S8 A8])
  name: nrows
    offset 0
      (reg/v:SI 6 bp [orig:93 nrows ] [93])
  name: ncols
    offset 0
      (reg/v:SI 42 r13 [orig:94 ncols ] [94])


Basic block 1:
IN:
Stack adjustment: 96
Reg 6: nrows+0
Reg 42: ncols+0
Variables:
  name: m
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [31 m+0 S8 A8])
  name: nrows
    offset 0
      (reg/v:SI 6 bp [orig:93 nrows ] [93])
  name: ncols
    offset 0
      (reg/v:SI 42 r13 [orig:94 ncols ] [94])

OUT:
Stack adjustment: 96
Reg 6: nrows+0
Reg 42: ncols+0
Variables:
  name: m
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [31 m+0 S8 A8])
  name: nrows
    offset 0
      (reg/v:SI 6 bp [orig:93 nrows ] [93])
  name: ncols
    offset 0
      (reg/v:SI 42 r13 [orig:94 ncols ] [94])


Basic block 2:
IN:
Stack adjustment: 96
Reg 6: nrows+0
Reg 42: ncols+0
Variables:
  name: m
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [31 m+0 S8 A8])
  name: nrows
    offset 0
      (reg/v:SI 6 bp [orig:93 nrows ] [93])
  name: ncols
    offset 0
      (reg/v:SI 42 r13 [orig:94 ncols ] [94])

OUT:
Stack adjustment: 96
Reg 6: nrows+0
Reg 42: ncols+0
Variables:
  name: m
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [31 m+0 S8 A8])
  name: nrows
    offset 0
      (reg/v:SI 6 bp [orig:93 nrows ] [93])
  name: ncols
    offset 0
      (reg/v:SI 42 r13 [orig:94 ncols ] [94])
  name: t
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [29 t+0 S8 A8])


Basic block 3:
IN:
Stack adjustment: 96
Reg 6: nrows+0
Reg 42: ncols+0
Variables:
  name: m
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [31 m+0 S8 A8])
  name: nrows
    offset 0
      (reg/v:SI 6 bp [orig:93 nrows ] [93])
  name: ncols
    offset 0
      (reg/v:SI 42 r13 [orig:94 ncols ] [94])
  name: t
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [29 t+0 S8 A8])

OUT:
Stack adjustment: 96
Reg 6: nrows+0
Reg 42: ncols+0
Reg 43: col.561+0
Variables:
  name: m
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [31 m+0 S8 A8])
  name: nrows
    offset 0
      (reg/v:SI 6 bp [orig:93 nrows ] [93])
  name: ncols
    offset 0
      (reg/v:SI 42 r13 [orig:94 ncols ] [94])
  name: col.561
    offset 0
      (reg:DI 43 r14 [orig:60 col.561 ] [60])
  name: t
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [29 t+0 S8 A8])


Basic block 4:
IN:
Stack adjustment: 96
Reg 6: nrows+0
Reg 42: ncols+0
Reg 43: col.561+0
Variables:
  name: m
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [31 m+0 S8 A8])
  name: nrows
    offset 0
      (reg/v:SI 6 bp [orig:93 nrows ] [93])
  name: ncols
    offset 0
      (reg/v:SI 42 r13 [orig:94 ncols ] [94])
  name: t
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [29 t+0 S8 A8])
  name: col.561
    offset 0
      (reg:DI 43 r14 [orig:60 col.561 ] [60])

OUT:
Stack adjustment: 96
Reg 6: nrows+0
Reg 42: ncols+0
Reg 43: col.561+0
Variables:
  name: m
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [31 m+0 S8 A8])
  name: nrows
    offset 0
      (reg/v:SI 6 bp [orig:93 nrows ] [93])
  name: ncols
    offset 0
      (reg/v:SI 42 r13 [orig:94 ncols ] [94])
  name: t
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [29 t+0 S8 A8])
  name: col.561
    offset 0
      (reg:DI 43 r14 [orig:60 col.561 ] [60])


Basic block 5:
IN:
Stack adjustment: 96
Reg 6: nrows+0
Reg 42: ncols+0
Reg 43: col.561+0
Variables:
  name: m
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [31 m+0 S8 A8])
  name: nrows
    offset 0
      (reg/v:SI 6 bp [orig:93 nrows ] [93])
  name: ncols
    offset 0
      (reg/v:SI 42 r13 [orig:94 ncols ] [94])
  name: col.561
    offset 0
      (reg:DI 43 r14 [orig:60 col.561 ] [60])
  name: t
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [29 t+0 S8 A8])

OUT:
Stack adjustment: 96
Reg 6: nrows+0
Reg 42: ncols+0
Reg 43: col.561+0
Variables:
  name: m
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [31 m+0 S8 A8])
  name: nrows
    offset 0
      (reg/v:SI 6 bp [orig:93 nrows ] [93])
  name: ncols
    offset 0
      (reg/v:SI 42 r13 [orig:94 ncols ] [94])
  name: col.561
    offset 0
      (reg:DI 43 r14 [orig:60 col.561 ] [60])
  name: t
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [29 t+0 S8 A8])


Basic block 6:
IN:
Stack adjustment: 96
Reg 6: nrows+0
Reg 42: ncols+0
Reg 43: col.561+0
Variables:
  name: m
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [31 m+0 S8 A8])
  name: nrows
    offset 0
      (reg/v:SI 6 bp [orig:93 nrows ] [93])
  name: ncols
    offset 0
      (reg/v:SI 42 r13 [orig:94 ncols ] [94])
  name: col.561
    offset 0
      (reg:DI 43 r14 [orig:60 col.561 ] [60])
  name: t
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [29 t+0 S8 A8])

OUT:
Stack adjustment: 96
Reg 6: nrows+0
Reg 42: ncols+0
Reg 43: col.561+0
Variables:
  name: m
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [31 m+0 S8 A8])
  name: nrows
    offset 0
      (reg/v:SI 6 bp [orig:93 nrows ] [93])
  name: ncols
    offset 0
      (reg/v:SI 42 r13 [orig:94 ncols ] [94])
  name: col.561
    offset 0
      (reg:DI 43 r14 [orig:60 col.561 ] [60])
  name: t
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [29 t+0 S8 A8])


Basic block 7:
IN:
Stack adjustment: 96
Reg 6: nrows+0
Reg 42: ncols+0
Reg 43: col.561+0
Variables:
  name: m
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [31 m+0 S8 A8])
  name: nrows
    offset 0
      (reg/v:SI 6 bp [orig:93 nrows ] [93])
  name: ncols
    offset 0
      (reg/v:SI 42 r13 [orig:94 ncols ] [94])
  name: col.561
    offset 0
      (reg:DI 43 r14 [orig:60 col.561 ] [60])
  name: t
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [29 t+0 S8 A8])

OUT:
Stack adjustment: 96
Reg 6: nrows+0
Reg 37: row.551+0
Reg 42: ncols+0
Reg 43: col.561+0
Variables:
  name: m
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [31 m+0 S8 A8])
  name: nrows
    offset 0
      (reg/v:SI 6 bp [orig:93 nrows ] [93])
  name: ncols
    offset 0
      (reg/v:SI 42 r13 [orig:94 ncols ] [94])
  name: row.551
    offset 0
      (reg/v:SI 37 r8 [orig:145 row.551 ] [145])
  name: t
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [29 t+0 S8 A8])
  name: col.561
    offset 0
      (reg:DI 43 r14 [orig:60 col.561 ] [60])


Basic block 8:
IN:
Stack adjustment: 96
Reg 6: nrows+0
Reg 37: row.551+0
Reg 42: ncols+0
Reg 43: col.561+0
Variables:
  name: m
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [31 m+0 S8 A8])
  name: nrows
    offset 0
      (reg/v:SI 6 bp [orig:93 nrows ] [93])
  name: ncols
    offset 0
      (reg/v:SI 42 r13 [orig:94 ncols ] [94])
  name: col.561
    offset 0
      (reg:DI 43 r14 [orig:60 col.561 ] [60])
  name: row.551
    offset 0
      (reg/v:SI 37 r8 [orig:145 row.551 ] [145])
  name: t
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [29 t+0 S8 A8])

OUT:
Stack adjustment: 96
Reg 6: nrows+0
Reg 37: row.551+0
Reg 42: ncols+0
Reg 43: col.561+0
Variables:
  name: m
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [31 m+0 S8 A8])
  name: nrows
    offset 0
      (reg/v:SI 6 bp [orig:93 nrows ] [93])
  name: ncols
    offset 0
      (reg/v:SI 42 r13 [orig:94 ncols ] [94])
  name: col.561
    offset 0
      (reg:DI 43 r14 [orig:60 col.561 ] [60])
  name: row.551
    offset 0
      (reg/v:SI 37 r8 [orig:145 row.551 ] [145])
  name: t
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [29 t+0 S8 A8])


Basic block 9:
IN:
Stack adjustment: 96
Reg 6: nrows+0
Reg 37: row.551+0
Reg 42: ncols+0
Reg 43: col.561+0
Variables:
  name: m
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [31 m+0 S8 A8])
  name: nrows
    offset 0
      (reg/v:SI 6 bp [orig:93 nrows ] [93])
  name: ncols
    offset 0
      (reg/v:SI 42 r13 [orig:94 ncols ] [94])
  name: col.561
    offset 0
      (reg:DI 43 r14 [orig:60 col.561 ] [60])
  name: row.551
    offset 0
      (reg/v:SI 37 r8 [orig:145 row.551 ] [145])
  name: t
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [29 t+0 S8 A8])

OUT:
Stack adjustment: 96
Reg 6: nrows+0
Reg 37: row.551+0
Reg 42: ncols+0
Reg 43: col.561+0
Variables:
  name: m
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [31 m+0 S8 A8])
  name: nrows
    offset 0
      (reg/v:SI 6 bp [orig:93 nrows ] [93])
  name: ncols
    offset 0
      (reg/v:SI 42 r13 [orig:94 ncols ] [94])
  name: col.561
    offset 0
      (reg:DI 43 r14 [orig:60 col.561 ] [60])
  name: row.551
    offset 0
      (reg/v:SI 37 r8 [orig:145 row.551 ] [145])
  name: t
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [29 t+0 S8 A8])


Basic block 10:
IN:
Stack adjustment: 96
Reg 6: nrows+0
Reg 37: row.551+0
Reg 42: ncols+0
Reg 43: col.561+0
Variables:
  name: m
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [31 m+0 S8 A8])
  name: nrows
    offset 0
      (reg/v:SI 6 bp [orig:93 nrows ] [93])
  name: ncols
    offset 0
      (reg/v:SI 42 r13 [orig:94 ncols ] [94])
  name: col.561
    offset 0
      (reg:DI 43 r14 [orig:60 col.561 ] [60])
  name: row.551
    offset 0
      (reg/v:SI 37 r8 [orig:145 row.551 ] [145])
  name: t
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [29 t+0 S8 A8])

OUT:
Stack adjustment: 96
Reg 6: nrows+0
Reg 37: row.551+0
Reg 42: ncols+0
Reg 43: col.561+0
Variables:
  name: m
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [31 m+0 S8 A8])
  name: nrows
    offset 0
      (reg/v:SI 6 bp [orig:93 nrows ] [93])
  name: ncols
    offset 0
      (reg/v:SI 42 r13 [orig:94 ncols ] [94])
  name: col.561
    offset 0
      (reg:DI 43 r14 [orig:60 col.561 ] [60])
  name: row.551
    offset 0
      (reg/v:SI 37 r8 [orig:145 row.551 ] [145])
  name: t
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [29 t+0 S8 A8])


Basic block 11:
IN:
Stack adjustment: 96
Reg 6: nrows+0
Reg 37: row.551+0
Reg 42: ncols+0
Reg 43: col.561+0
Variables:
  name: m
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [31 m+0 S8 A8])
  name: nrows
    offset 0
      (reg/v:SI 6 bp [orig:93 nrows ] [93])
  name: ncols
    offset 0
      (reg/v:SI 42 r13 [orig:94 ncols ] [94])
  name: col.561
    offset 0
      (reg:DI 43 r14 [orig:60 col.561 ] [60])
  name: row.551
    offset 0
      (reg/v:SI 37 r8 [orig:145 row.551 ] [145])
  name: t
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [29 t+0 S8 A8])

OUT:
Stack adjustment: 96
Reg 6: nrows+0
Reg 37: row.551+0
Reg 42: ncols+0
Reg 43: col.561+0
Variables:
  name: m
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [31 m+0 S8 A8])
  name: nrows
    offset 0
      (reg/v:SI 6 bp [orig:93 nrows ] [93])
  name: ncols
    offset 0
      (reg/v:SI 42 r13 [orig:94 ncols ] [94])
  name: col.561
    offset 0
      (reg:DI 43 r14 [orig:60 col.561 ] [60])
  name: row.551
    offset 0
      (reg/v:SI 37 r8 [orig:145 row.551 ] [145])
  name: t
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [29 t+0 S8 A8])


Basic block 12:
IN:
Stack adjustment: 96
Reg 6: nrows+0
Reg 37: row.551+0
Reg 42: ncols+0
Reg 43: col.561+0
Variables:
  name: m
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [31 m+0 S8 A8])
  name: nrows
    offset 0
      (reg/v:SI 6 bp [orig:93 nrows ] [93])
  name: ncols
    offset 0
      (reg/v:SI 42 r13 [orig:94 ncols ] [94])
  name: col.561
    offset 0
      (reg:DI 43 r14 [orig:60 col.561 ] [60])
  name: row.551
    offset 0
      (reg/v:SI 37 r8 [orig:145 row.551 ] [145])
  name: t
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [29 t+0 S8 A8])

OUT:
Stack adjustment: 96
Reg 6: nrows+0
Reg 37: row.551+0
Reg 42: ncols+0
Reg 43: col.561+0
Variables:
  name: m
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [31 m+0 S8 A8])
  name: nrows
    offset 0
      (reg/v:SI 6 bp [orig:93 nrows ] [93])
  name: ncols
    offset 0
      (reg/v:SI 42 r13 [orig:94 ncols ] [94])
  name: col.561
    offset 0
      (reg:DI 43 r14 [orig:60 col.561 ] [60])
  name: row.551
    offset 0
      (reg/v:SI 37 r8 [orig:145 row.551 ] [145])
  name: t
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [29 t+0 S8 A8])


Basic block 13:
IN:
Stack adjustment: 96
Reg 6: nrows+0
Reg 37: row.551+0
Reg 42: ncols+0
Reg 43: col.561+0
Variables:
  name: m
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [31 m+0 S8 A8])
  name: nrows
    offset 0
      (reg/v:SI 6 bp [orig:93 nrows ] [93])
  name: ncols
    offset 0
      (reg/v:SI 42 r13 [orig:94 ncols ] [94])
  name: col.561
    offset 0
      (reg:DI 43 r14 [orig:60 col.561 ] [60])
  name: row.551
    offset 0
      (reg/v:SI 37 r8 [orig:145 row.551 ] [145])
  name: t
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [29 t+0 S8 A8])

OUT:
Stack adjustment: 96
Reg 6: nrows+0
Reg 37: row.551+0
Reg 42: ncols+0
Reg 43: col.561+0
Variables:
  name: m
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [31 m+0 S8 A8])
  name: nrows
    offset 0
      (reg/v:SI 6 bp [orig:93 nrows ] [93])
  name: ncols
    offset 0
      (reg/v:SI 42 r13 [orig:94 ncols ] [94])
  name: col.561
    offset 0
      (reg:DI 43 r14 [orig:60 col.561 ] [60])
  name: row.551
    offset 0
      (reg/v:SI 37 r8 [orig:145 row.551 ] [145])
  name: t
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [29 t+0 S8 A8])


Basic block 14:
IN:
Stack adjustment: 96
Reg 6: nrows+0
Reg 37: row.551+0
Reg 42: ncols+0
Reg 43: col.561+0
Variables:
  name: m
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [31 m+0 S8 A8])
  name: nrows
    offset 0
      (reg/v:SI 6 bp [orig:93 nrows ] [93])
  name: ncols
    offset 0
      (reg/v:SI 42 r13 [orig:94 ncols ] [94])
  name: col.561
    offset 0
      (reg:DI 43 r14 [orig:60 col.561 ] [60])
  name: row.551
    offset 0
      (reg/v:SI 37 r8 [orig:145 row.551 ] [145])
  name: t
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [29 t+0 S8 A8])

OUT:
Stack adjustment: 96
Reg 6: nrows+0
Reg 37: row.551+0
Reg 42: ncols+0
Reg 43: col.561+0
Variables:
  name: m
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [31 m+0 S8 A8])
  name: nrows
    offset 0
      (reg/v:SI 6 bp [orig:93 nrows ] [93])
  name: ncols
    offset 0
      (reg/v:SI 42 r13 [orig:94 ncols ] [94])
  name: col.561
    offset 0
      (reg:DI 43 r14 [orig:60 col.561 ] [60])
  name: row.551
    offset 0
      (reg/v:SI 37 r8 [orig:145 row.551 ] [145])
  name: t
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [29 t+0 S8 A8])


Basic block 15:
IN:
Stack adjustment: 96
Reg 6: nrows+0
Reg 37: row.551+0
Reg 42: ncols+0
Reg 43: col.561+0
Variables:
  name: m
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [31 m+0 S8 A8])
  name: nrows
    offset 0
      (reg/v:SI 6 bp [orig:93 nrows ] [93])
  name: ncols
    offset 0
      (reg/v:SI 42 r13 [orig:94 ncols ] [94])
  name: col.561
    offset 0
      (reg:DI 43 r14 [orig:60 col.561 ] [60])
  name: row.551
    offset 0
      (reg/v:SI 37 r8 [orig:145 row.551 ] [145])
  name: t
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [29 t+0 S8 A8])

OUT:
Stack adjustment: 96
Reg 6: nrows+0
Reg 42: ncols+0
Reg 43: col.561+0
Variables:
  name: m
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [31 m+0 S8 A8])
  name: nrows
    offset 0
      (reg/v:SI 6 bp [orig:93 nrows ] [93])
  name: ncols
    offset 0
      (reg/v:SI 42 r13 [orig:94 ncols ] [94])
  name: t
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [29 t+0 S8 A8])
  name: col.561
    offset 0
      (reg:DI 43 r14 [orig:60 col.561 ] [60])


Basic block 16:
IN:
Stack adjustment: 96
Reg 6: nrows+0
Reg 37: row.551+0
Reg 42: ncols+0
Reg 43: col.561+0
Variables:
  name: m
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [31 m+0 S8 A8])
  name: nrows
    offset 0
      (reg/v:SI 6 bp [orig:93 nrows ] [93])
  name: ncols
    offset 0
      (reg/v:SI 42 r13 [orig:94 ncols ] [94])
  name: row.551
    offset 0
      (reg/v:SI 37 r8 [orig:145 row.551 ] [145])
  name: t
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [29 t+0 S8 A8])
  name: col.561
    offset 0
      (reg:DI 43 r14 [orig:60 col.561 ] [60])

OUT:
Stack adjustment: 96
Reg 6: nrows+0
Reg 37: row.551+0
Reg 42: ncols+0
Reg 43: col.561+0
Variables:
  name: m
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [31 m+0 S8 A8])
  name: nrows
    offset 0
      (reg/v:SI 6 bp [orig:93 nrows ] [93])
  name: ncols
    offset 0
      (reg/v:SI 42 r13 [orig:94 ncols ] [94])
  name: row.551
    offset 0
      (reg/v:SI 37 r8 [orig:145 row.551 ] [145])
  name: t
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [29 t+0 S8 A8])
  name: col.561
    offset 0
      (reg:DI 43 r14 [orig:60 col.561 ] [60])


Basic block 17:
IN:
Stack adjustment: 96
Reg 6: nrows+0
Reg 37: row.551+0
Reg 42: ncols+0
Reg 43: col.561+0
Variables:
  name: m
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [31 m+0 S8 A8])
  name: nrows
    offset 0
      (reg/v:SI 6 bp [orig:93 nrows ] [93])
  name: ncols
    offset 0
      (reg/v:SI 42 r13 [orig:94 ncols ] [94])
  name: row.551
    offset 0
      (reg/v:SI 37 r8 [orig:145 row.551 ] [145])
  name: t
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [29 t+0 S8 A8])
  name: col.561
    offset 0
      (reg:DI 43 r14 [orig:60 col.561 ] [60])

OUT:
Stack adjustment: 96
Reg 6: nrows+0
Reg 37: row.551+0
Reg 42: ncols+0
Reg 43: col.561+0
Variables:
  name: m
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [31 m+0 S8 A8])
  name: nrows
    offset 0
      (reg/v:SI 6 bp [orig:93 nrows ] [93])
  name: ncols
    offset 0
      (reg/v:SI 42 r13 [orig:94 ncols ] [94])
  name: row.551
    offset 0
      (reg/v:SI 37 r8 [orig:145 row.551 ] [145])
  name: t
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [29 t+0 S8 A8])
  name: col.561
    offset 0
      (reg:DI 43 r14 [orig:60 col.561 ] [60])


Basic block 18:
IN:
Stack adjustment: 96
Reg 6: nrows+0
Reg 37: row.551+0
Reg 42: ncols+0
Reg 43: col.561+0
Variables:
  name: m
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [31 m+0 S8 A8])
  name: nrows
    offset 0
      (reg/v:SI 6 bp [orig:93 nrows ] [93])
  name: ncols
    offset 0
      (reg/v:SI 42 r13 [orig:94 ncols ] [94])
  name: row.551
    offset 0
      (reg/v:SI 37 r8 [orig:145 row.551 ] [145])
  name: t
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [29 t+0 S8 A8])
  name: col.561
    offset 0
      (reg:DI 43 r14 [orig:60 col.561 ] [60])

OUT:
Stack adjustment: 96
Reg 6: nrows+0
Reg 37: row.551+0
Reg 42: ncols+0
Reg 43: col.561+0
Variables:
  name: m
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [31 m+0 S8 A8])
  name: nrows
    offset 0
      (reg/v:SI 6 bp [orig:93 nrows ] [93])
  name: ncols
    offset 0
      (reg/v:SI 42 r13 [orig:94 ncols ] [94])
  name: row.551
    offset 0
      (reg/v:SI 37 r8 [orig:145 row.551 ] [145])
  name: t
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [29 t+0 S8 A8])
  name: col.561
    offset 0
      (reg:DI 43 r14 [orig:60 col.561 ] [60])


Basic block 19:
IN:
Stack adjustment: 96
Reg 6: nrows+0
Reg 37: row.551+0
Reg 42: ncols+0
Reg 43: col.561+0
Variables:
  name: m
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [31 m+0 S8 A8])
  name: nrows
    offset 0
      (reg/v:SI 6 bp [orig:93 nrows ] [93])
  name: ncols
    offset 0
      (reg/v:SI 42 r13 [orig:94 ncols ] [94])
  name: row.551
    offset 0
      (reg/v:SI 37 r8 [orig:145 row.551 ] [145])
  name: t
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [29 t+0 S8 A8])
  name: col.561
    offset 0
      (reg:DI 43 r14 [orig:60 col.561 ] [60])

OUT:
Stack adjustment: 96
Reg 6: nrows+0
Reg 37: row.551+0
Reg 42: ncols+0
Reg 43: col.561+0
Variables:
  name: m
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [31 m+0 S8 A8])
  name: nrows
    offset 0
      (reg/v:SI 6 bp [orig:93 nrows ] [93])
  name: ncols
    offset 0
      (reg/v:SI 42 r13 [orig:94 ncols ] [94])
  name: row.551
    offset 0
      (reg/v:SI 37 r8 [orig:145 row.551 ] [145])
  name: t
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [29 t+0 S8 A8])
  name: col.561
    offset 0
      (reg:DI 43 r14 [orig:60 col.561 ] [60])


Basic block 20:
IN:
Stack adjustment: 96
Reg 6: nrows+0
Reg 37: row.551+0
Reg 42: ncols+0
Reg 43: col.561+0
Variables:
  name: m
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [31 m+0 S8 A8])
  name: nrows
    offset 0
      (reg/v:SI 6 bp [orig:93 nrows ] [93])
  name: ncols
    offset 0
      (reg/v:SI 42 r13 [orig:94 ncols ] [94])
  name: row.551
    offset 0
      (reg/v:SI 37 r8 [orig:145 row.551 ] [145])
  name: t
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [29 t+0 S8 A8])
  name: col.561
    offset 0
      (reg:DI 43 r14 [orig:60 col.561 ] [60])

OUT:
Stack adjustment: 96
Reg 6: nrows+0
Reg 37: row.551+0
Reg 42: ncols+0
Reg 43: col.561+0
Variables:
  name: m
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [31 m+0 S8 A8])
  name: nrows
    offset 0
      (reg/v:SI 6 bp [orig:93 nrows ] [93])
  name: ncols
    offset 0
      (reg/v:SI 42 r13 [orig:94 ncols ] [94])
  name: row.551
    offset 0
      (reg/v:SI 37 r8 [orig:145 row.551 ] [145])
  name: t
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [29 t+0 S8 A8])
  name: col.561
    offset 0
      (reg:DI 43 r14 [orig:60 col.561 ] [60])


Basic block 21:
IN:
Stack adjustment: 96
Reg 6: nrows+0
Reg 37: row.551+0
Reg 42: ncols+0
Reg 43: col.561+0
Variables:
  name: m
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [31 m+0 S8 A8])
  name: nrows
    offset 0
      (reg/v:SI 6 bp [orig:93 nrows ] [93])
  name: ncols
    offset 0
      (reg/v:SI 42 r13 [orig:94 ncols ] [94])
  name: row.551
    offset 0
      (reg/v:SI 37 r8 [orig:145 row.551 ] [145])
  name: t
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [29 t+0 S8 A8])
  name: col.561
    offset 0
      (reg:DI 43 r14 [orig:60 col.561 ] [60])

OUT:
Stack adjustment: 96
Reg 6: nrows+0
Reg 37: row.551+0
Reg 42: ncols+0
Reg 43: col.561+0
Variables:
  name: m
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [31 m+0 S8 A8])
  name: nrows
    offset 0
      (reg/v:SI 6 bp [orig:93 nrows ] [93])
  name: ncols
    offset 0
      (reg/v:SI 42 r13 [orig:94 ncols ] [94])
  name: row.551
    offset 0
      (reg/v:SI 37 r8 [orig:145 row.551 ] [145])
  name: t
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [29 t+0 S8 A8])
  name: col.561
    offset 0
      (reg:DI 43 r14 [orig:60 col.561 ] [60])


Basic block 22:
IN:
Stack adjustment: 96
Reg 6: nrows+0
Reg 37: row.551+0
Reg 42: ncols+0
Reg 43: col.561+0
Variables:
  name: m
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [31 m+0 S8 A8])
  name: nrows
    offset 0
      (reg/v:SI 6 bp [orig:93 nrows ] [93])
  name: ncols
    offset 0
      (reg/v:SI 42 r13 [orig:94 ncols ] [94])
  name: row.551
    offset 0
      (reg/v:SI 37 r8 [orig:145 row.551 ] [145])
  name: t
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [29 t+0 S8 A8])
  name: col.561
    offset 0
      (reg:DI 43 r14 [orig:60 col.561 ] [60])

OUT:
Stack adjustment: 96
Reg 1: row.551+0
Reg 6: nrows+0
Reg 37: row.551+0
Reg 39: row.551+0
Reg 40: row.551+0
Reg 42: ncols+0
Reg 43: col.561+0
Variables:
  name: m
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [31 m+0 S8 A8])
  name: nrows
    offset 0
      (reg/v:SI 6 bp [orig:93 nrows ] [93])
  name: ncols
    offset 0
      (reg/v:SI 42 r13 [orig:94 ncols ] [94])
  name: row.551
    offset 0
      (reg/v:SI 37 r8 [orig:145 row.551 ] [145])
      (reg:SI 40 r11 [orig:173 row.551 ] [173])
      (reg/v:SI 1 dx [orig:169 row.551 ] [169])
      (reg:SI 39 r10 [orig:165 row.551 ] [165])
  name: t
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [29 t+0 S8 A8])
  name: col.561
    offset 0
      (reg:DI 43 r14 [orig:60 col.561 ] [60])


Basic block 23:
IN:
Stack adjustment: 96
Reg 1: row.551+0
Reg 6: nrows+0
Reg 37: row.551+0
Reg 39: row.551+0
Reg 40: row.551+0
Reg 42: ncols+0
Reg 43: col.561+0
Variables:
  name: m
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [31 m+0 S8 A8])
  name: nrows
    offset 0
      (reg/v:SI 6 bp [orig:93 nrows ] [93])
  name: ncols
    offset 0
      (reg/v:SI 42 r13 [orig:94 ncols ] [94])
  name: row.551
    offset 0
      (reg/v:SI 37 r8 [orig:145 row.551 ] [145])
      (reg:SI 40 r11 [orig:173 row.551 ] [173])
      (reg/v:SI 1 dx [orig:169 row.551 ] [169])
      (reg:SI 39 r10 [orig:165 row.551 ] [165])
  name: t
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [29 t+0 S8 A8])
  name: col.561
    offset 0
      (reg:DI 43 r14 [orig:60 col.561 ] [60])

OUT:
Stack adjustment: 96
Reg 6: nrows+0
Reg 42: ncols+0
Reg 43: col.561+0
Variables:
  name: m
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [31 m+0 S8 A8])
  name: nrows
    offset 0
      (reg/v:SI 6 bp [orig:93 nrows ] [93])
  name: ncols
    offset 0
      (reg/v:SI 42 r13 [orig:94 ncols ] [94])
  name: t
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [29 t+0 S8 A8])
  name: col.561
    offset 0
      (reg:DI 43 r14 [orig:60 col.561 ] [60])


Basic block 24:
IN:
Stack adjustment: 96
Reg 6: nrows+0
Reg 42: ncols+0
Reg 43: col.561+0
Variables:
  name: m
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [31 m+0 S8 A8])
  name: nrows
    offset 0
      (reg/v:SI 6 bp [orig:93 nrows ] [93])
  name: ncols
    offset 0
      (reg/v:SI 42 r13 [orig:94 ncols ] [94])
  name: col.561
    offset 0
      (reg:DI 43 r14 [orig:60 col.561 ] [60])
  name: t
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [29 t+0 S8 A8])

OUT:
Stack adjustment: 96
Reg 6: nrows+0
Reg 37: row.550+0
Reg 42: ncols+0
Reg 43: col.561+0
Variables:
  name: row.550
    offset 0
      (reg:DI 37 r8 [orig:65 row.550 ] [65])
  name: m
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [31 m+0 S8 A8])
  name: nrows
    offset 0
      (reg/v:SI 6 bp [orig:93 nrows ] [93])
  name: ncols
    offset 0
      (reg/v:SI 42 r13 [orig:94 ncols ] [94])
  name: t
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [29 t+0 S8 A8])
  name: col.561
    offset 0
      (reg:DI 43 r14 [orig:60 col.561 ] [60])


Basic block 25:
IN:
Stack adjustment: 96
Reg 5: col.559+0
Reg 6: nrows+0
Reg 21: avg+0
Reg 22: avg.563+0
Reg 37: row.550+0
Reg 42: ncols+0
Reg 43: col.561+0
Variables:
  name: avg
    offset 0
      (reg/v:DF 21 xmm0 [orig:80 avg ] [80])
      (reg:DF 22 xmm1 [orig:80 avg ] [80])
  name: row.550
    offset 0
      (reg:DI 37 r8 [orig:65 row.550 ] [65])
  name: m
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [31 m+0 S8 A8])
  name: nrows
    offset 0
      (reg/v:SI 6 bp [orig:93 nrows ] [93])
  name: ncols
    offset 0
      (reg/v:SI 42 r13 [orig:94 ncols ] [94])
  name: t
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [29 t+0 S8 A8])
  name: col.559
    offset 0
      (reg/v:SI 5 di [orig:205 col.559 ] [205])
  name: col.561
    offset 0
      (reg:DI 43 r14 [orig:60 col.561 ] [60])
  name: avg.563
    offset 0
      (reg/v:DF 22 xmm1 [orig:59 avg.563 ] [59])

OUT:
Stack adjustment: 96
Reg 5: col.559+0
Reg 6: nrows+0
Reg 21: avg+0
Reg 22: avg.563+0
Reg 37: row.550+0
Reg 42: ncols+0
Reg 43: col.561+0
Variables:
  name: avg
    offset 0
      (reg/v:DF 21 xmm0 [orig:80 avg ] [80])
      (reg:DF 22 xmm1 [orig:80 avg ] [80])
  name: row.550
    offset 0
      (reg:DI 37 r8 [orig:65 row.550 ] [65])
  name: m
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [31 m+0 S8 A8])
  name: nrows
    offset 0
      (reg/v:SI 6 bp [orig:93 nrows ] [93])
  name: ncols
    offset 0
      (reg/v:SI 42 r13 [orig:94 ncols ] [94])
  name: t
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [29 t+0 S8 A8])
  name: col.559
    offset 0
      (reg/v:SI 5 di [orig:205 col.559 ] [205])
  name: col.561
    offset 0
      (reg:DI 43 r14 [orig:60 col.561 ] [60])
  name: avg.563
    offset 0
      (reg/v:DF 22 xmm1 [orig:59 avg.563 ] [59])


Basic block 26:
IN:
Stack adjustment: 96
Reg 5: col.559+0
Reg 6: nrows+0
Reg 21: avg+0
Reg 22: avg.563+0
Reg 37: row.550+0
Reg 42: ncols+0
Reg 43: col.561+0
Variables:
  name: avg
    offset 0
      (reg/v:DF 21 xmm0 [orig:80 avg ] [80])
      (reg:DF 22 xmm1 [orig:80 avg ] [80])
  name: row.550
    offset 0
      (reg:DI 37 r8 [orig:65 row.550 ] [65])
  name: m
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [31 m+0 S8 A8])
  name: nrows
    offset 0
      (reg/v:SI 6 bp [orig:93 nrows ] [93])
  name: ncols
    offset 0
      (reg/v:SI 42 r13 [orig:94 ncols ] [94])
  name: t
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [29 t+0 S8 A8])
  name: col.559
    offset 0
      (reg/v:SI 5 di [orig:205 col.559 ] [205])
  name: col.561
    offset 0
      (reg:DI 43 r14 [orig:60 col.561 ] [60])
  name: avg.563
    offset 0
      (reg/v:DF 22 xmm1 [orig:59 avg.563 ] [59])

OUT:
Stack adjustment: 96
Reg 5: col.560+0
Reg 6: nrows+0
Reg 21: avg+0
Reg 22: avg.563+0
Reg 37: row.550+0
Reg 42: ncols+0
Reg 43: col.561+0
Variables:
  name: avg
    offset 0
      (reg/v:DF 21 xmm0 [orig:80 avg ] [80])
      (reg:DF 22 xmm1 [orig:80 avg ] [80])
  name: row.550
    offset 0
      (reg:DI 37 r8 [orig:65 row.550 ] [65])
  name: m
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [31 m+0 S8 A8])
  name: nrows
    offset 0
      (reg/v:SI 6 bp [orig:93 nrows ] [93])
  name: ncols
    offset 0
      (reg/v:SI 42 r13 [orig:94 ncols ] [94])
  name: t
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [29 t+0 S8 A8])
  name: col.560
    offset 0
      (reg/v:SI 5 di [orig:61 col.560 ] [61])
  name: col.561
    offset 0
      (reg:DI 43 r14 [orig:60 col.561 ] [60])
  name: avg.563
    offset 0
      (reg/v:DF 22 xmm1 [orig:59 avg.563 ] [59])


Basic block 27:
IN:
Stack adjustment: 96
Reg 5: col.560+0
Reg 6: nrows+0
Reg 21: avg+0
Reg 22: avg.563+0
Reg 37: row.550+0
Reg 42: ncols+0
Reg 43: col.561+0
Variables:
  name: avg
    offset 0
      (reg/v:DF 21 xmm0 [orig:80 avg ] [80])
      (reg:DF 22 xmm1 [orig:80 avg ] [80])
  name: row.550
    offset 0
      (reg:DI 37 r8 [orig:65 row.550 ] [65])
  name: m
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [31 m+0 S8 A8])
  name: nrows
    offset 0
      (reg/v:SI 6 bp [orig:93 nrows ] [93])
  name: ncols
    offset 0
      (reg/v:SI 42 r13 [orig:94 ncols ] [94])
  name: t
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [29 t+0 S8 A8])
  name: col.560
    offset 0
      (reg/v:SI 5 di [orig:61 col.560 ] [61])
  name: col.561
    offset 0
      (reg:DI 43 r14 [orig:60 col.561 ] [60])
  name: avg.563
    offset 0
      (reg/v:DF 22 xmm1 [orig:59 avg.563 ] [59])

OUT:
Stack adjustment: 96
Reg 5: col.560+0
Reg 6: nrows+0
Reg 21: avg+0
Reg 22: avg.563+0
Reg 37: row.550+0
Reg 42: ncols+0
Reg 43: col.561+0
Variables:
  name: avg
    offset 0
      (reg/v:DF 21 xmm0 [orig:80 avg ] [80])
      (reg:DF 22 xmm1 [orig:80 avg ] [80])
  name: row.550
    offset 0
      (reg:DI 37 r8 [orig:65 row.550 ] [65])
  name: m
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [31 m+0 S8 A8])
  name: nrows
    offset 0
      (reg/v:SI 6 bp [orig:93 nrows ] [93])
  name: ncols
    offset 0
      (reg/v:SI 42 r13 [orig:94 ncols ] [94])
  name: t
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [29 t+0 S8 A8])
  name: col.560
    offset 0
      (reg/v:SI 5 di [orig:61 col.560 ] [61])
  name: col.561
    offset 0
      (reg:DI 43 r14 [orig:60 col.561 ] [60])
  name: avg.563
    offset 0
      (reg/v:DF 22 xmm1 [orig:59 avg.563 ] [59])


Basic block 28:
IN:
Stack adjustment: 96
Reg 5: col.560+0
Reg 6: nrows+0
Reg 21: avg+0
Reg 22: avg.563+0
Reg 37: row.550+0
Reg 42: ncols+0
Reg 43: col.561+0
Variables:
  name: avg
    offset 0
      (reg/v:DF 21 xmm0 [orig:80 avg ] [80])
      (reg:DF 22 xmm1 [orig:80 avg ] [80])
  name: row.550
    offset 0
      (reg:DI 37 r8 [orig:65 row.550 ] [65])
  name: m
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [31 m+0 S8 A8])
  name: nrows
    offset 0
      (reg/v:SI 6 bp [orig:93 nrows ] [93])
  name: ncols
    offset 0
      (reg/v:SI 42 r13 [orig:94 ncols ] [94])
  name: t
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [29 t+0 S8 A8])
  name: col.560
    offset 0
      (reg/v:SI 5 di [orig:61 col.560 ] [61])
  name: col.561
    offset 0
      (reg:DI 43 r14 [orig:60 col.561 ] [60])
  name: avg.563
    offset 0
      (reg/v:DF 22 xmm1 [orig:59 avg.563 ] [59])

OUT:
Stack adjustment: 96
Reg 5: col.560+0
Reg 6: nrows+0
Reg 21: avg+0
Reg 22: avg.563+0
Reg 37: row.550+0
Reg 42: ncols+0
Reg 43: col.561+0
Variables:
  name: avg
    offset 0
      (reg/v:DF 21 xmm0 [orig:80 avg ] [80])
      (reg:DF 22 xmm1 [orig:80 avg ] [80])
  name: row.550
    offset 0
      (reg:DI 37 r8 [orig:65 row.550 ] [65])
  name: m
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [31 m+0 S8 A8])
  name: nrows
    offset 0
      (reg/v:SI 6 bp [orig:93 nrows ] [93])
  name: ncols
    offset 0
      (reg/v:SI 42 r13 [orig:94 ncols ] [94])
  name: t
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [29 t+0 S8 A8])
  name: col.560
    offset 0
      (reg/v:SI 5 di [orig:61 col.560 ] [61])
  name: col.561
    offset 0
      (reg:DI 43 r14 [orig:60 col.561 ] [60])
  name: avg.563
    offset 0
      (reg/v:DF 22 xmm1 [orig:59 avg.563 ] [59])


Basic block 29:
IN:
Stack adjustment: 96
Reg 5: col.560+0
Reg 6: nrows+0
Reg 21: avg+0
Reg 22: avg.563+0
Reg 37: row.550+0
Reg 42: ncols+0
Reg 43: col.561+0
Variables:
  name: avg
    offset 0
      (reg/v:DF 21 xmm0 [orig:80 avg ] [80])
      (reg:DF 22 xmm1 [orig:80 avg ] [80])
  name: row.550
    offset 0
      (reg:DI 37 r8 [orig:65 row.550 ] [65])
  name: m
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [31 m+0 S8 A8])
  name: nrows
    offset 0
      (reg/v:SI 6 bp [orig:93 nrows ] [93])
  name: ncols
    offset 0
      (reg/v:SI 42 r13 [orig:94 ncols ] [94])
  name: t
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [29 t+0 S8 A8])
  name: col.560
    offset 0
      (reg/v:SI 5 di [orig:61 col.560 ] [61])
  name: col.561
    offset 0
      (reg:DI 43 r14 [orig:60 col.561 ] [60])
  name: avg.563
    offset 0
      (reg/v:DF 22 xmm1 [orig:59 avg.563 ] [59])

OUT:
Stack adjustment: 96
Reg 5: col.560+0
Reg 6: nrows+0
Reg 21: avg+0
Reg 22: avg.563+0
Reg 37: row.550+0
Reg 42: ncols+0
Reg 43: col.561+0
Variables:
  name: avg
    offset 0
      (reg/v:DF 21 xmm0 [orig:80 avg ] [80])
      (reg:DF 22 xmm1 [orig:80 avg ] [80])
  name: row.550
    offset 0
      (reg:DI 37 r8 [orig:65 row.550 ] [65])
  name: m
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [31 m+0 S8 A8])
  name: nrows
    offset 0
      (reg/v:SI 6 bp [orig:93 nrows ] [93])
  name: ncols
    offset 0
      (reg/v:SI 42 r13 [orig:94 ncols ] [94])
  name: t
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [29 t+0 S8 A8])
  name: col.560
    offset 0
      (reg/v:SI 5 di [orig:61 col.560 ] [61])
  name: col.561
    offset 0
      (reg:DI 43 r14 [orig:60 col.561 ] [60])
  name: avg.563
    offset 0
      (reg/v:DF 22 xmm1 [orig:59 avg.563 ] [59])


Basic block 30:
IN:
Stack adjustment: 96
Reg 5: col.560+0
Reg 6: nrows+0
Reg 21: avg+0
Reg 22: avg.563+0
Reg 37: row.550+0
Reg 42: ncols+0
Reg 43: col.561+0
Variables:
  name: avg
    offset 0
      (reg/v:DF 21 xmm0 [orig:80 avg ] [80])
      (reg:DF 22 xmm1 [orig:80 avg ] [80])
  name: row.550
    offset 0
      (reg:DI 37 r8 [orig:65 row.550 ] [65])
  name: m
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [31 m+0 S8 A8])
  name: nrows
    offset 0
      (reg/v:SI 6 bp [orig:93 nrows ] [93])
  name: ncols
    offset 0
      (reg/v:SI 42 r13 [orig:94 ncols ] [94])
  name: t
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [29 t+0 S8 A8])
  name: col.560
    offset 0
      (reg/v:SI 5 di [orig:61 col.560 ] [61])
  name: col.561
    offset 0
      (reg:DI 43 r14 [orig:60 col.561 ] [60])
  name: avg.563
    offset 0
      (reg/v:DF 22 xmm1 [orig:59 avg.563 ] [59])

OUT:
Stack adjustment: 96
Reg 5: col.560+0
Reg 6: nrows+0
Reg 21: avg+0
Reg 22: avg.563+0
Reg 37: row.550+0
Reg 42: ncols+0
Reg 43: col.561+0
Variables:
  name: avg
    offset 0
      (reg/v:DF 21 xmm0 [orig:80 avg ] [80])
      (reg:DF 22 xmm1 [orig:80 avg ] [80])
  name: row.550
    offset 0
      (reg:DI 37 r8 [orig:65 row.550 ] [65])
  name: m
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [31 m+0 S8 A8])
  name: nrows
    offset 0
      (reg/v:SI 6 bp [orig:93 nrows ] [93])
  name: ncols
    offset 0
      (reg/v:SI 42 r13 [orig:94 ncols ] [94])
  name: t
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [29 t+0 S8 A8])
  name: col.560
    offset 0
      (reg/v:SI 5 di [orig:61 col.560 ] [61])
  name: col.561
    offset 0
      (reg:DI 43 r14 [orig:60 col.561 ] [60])
  name: avg.563
    offset 0
      (reg/v:DF 22 xmm1 [orig:59 avg.563 ] [59])


Basic block 31:
IN:
Stack adjustment: 96
Reg 5: col.560+0
Reg 6: nrows+0
Reg 21: avg+0
Reg 22: avg.563+0
Reg 37: row.550+0
Reg 42: ncols+0
Reg 43: col.561+0
Variables:
  name: avg
    offset 0
      (reg/v:DF 21 xmm0 [orig:80 avg ] [80])
      (reg:DF 22 xmm1 [orig:80 avg ] [80])
  name: row.550
    offset 0
      (reg:DI 37 r8 [orig:65 row.550 ] [65])
  name: m
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [31 m+0 S8 A8])
  name: nrows
    offset 0
      (reg/v:SI 6 bp [orig:93 nrows ] [93])
  name: ncols
    offset 0
      (reg/v:SI 42 r13 [orig:94 ncols ] [94])
  name: t
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [29 t+0 S8 A8])
  name: col.560
    offset 0
      (reg/v:SI 5 di [orig:61 col.560 ] [61])
  name: col.561
    offset 0
      (reg:DI 43 r14 [orig:60 col.561 ] [60])
  name: avg.563
    offset 0
      (reg/v:DF 22 xmm1 [orig:59 avg.563 ] [59])

OUT:
Stack adjustment: 96
Reg 5: col.560+0
Reg 6: nrows+0
Reg 21: avg+0
Reg 22: avg.563+0
Reg 37: row.550+0
Reg 42: ncols+0
Reg 43: col.561+0
Variables:
  name: avg
    offset 0
      (reg/v:DF 21 xmm0 [orig:80 avg ] [80])
      (reg:DF 22 xmm1 [orig:80 avg ] [80])
  name: row.550
    offset 0
      (reg:DI 37 r8 [orig:65 row.550 ] [65])
  name: m
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [31 m+0 S8 A8])
  name: nrows
    offset 0
      (reg/v:SI 6 bp [orig:93 nrows ] [93])
  name: ncols
    offset 0
      (reg/v:SI 42 r13 [orig:94 ncols ] [94])
  name: t
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [29 t+0 S8 A8])
  name: col.560
    offset 0
      (reg/v:SI 5 di [orig:61 col.560 ] [61])
  name: col.561
    offset 0
      (reg:DI 43 r14 [orig:60 col.561 ] [60])
  name: avg.563
    offset 0
      (reg/v:DF 22 xmm1 [orig:59 avg.563 ] [59])


Basic block 32:
IN:
Stack adjustment: 96
Reg 5: col.560+0
Reg 6: nrows+0
Reg 21: avg+0
Reg 22: avg.563+0
Reg 37: row.550+0
Reg 42: ncols+0
Reg 43: col.561+0
Variables:
  name: avg
    offset 0
      (reg/v:DF 21 xmm0 [orig:80 avg ] [80])
      (reg:DF 22 xmm1 [orig:80 avg ] [80])
  name: row.550
    offset 0
      (reg:DI 37 r8 [orig:65 row.550 ] [65])
  name: m
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [31 m+0 S8 A8])
  name: nrows
    offset 0
      (reg/v:SI 6 bp [orig:93 nrows ] [93])
  name: ncols
    offset 0
      (reg/v:SI 42 r13 [orig:94 ncols ] [94])
  name: t
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [29 t+0 S8 A8])
  name: col.560
    offset 0
      (reg/v:SI 5 di [orig:61 col.560 ] [61])
  name: col.561
    offset 0
      (reg:DI 43 r14 [orig:60 col.561 ] [60])
  name: avg.563
    offset 0
      (reg/v:DF 22 xmm1 [orig:59 avg.563 ] [59])

OUT:
Stack adjustment: 96
Reg 5: col.560+0
Reg 6: nrows+0
Reg 21: avg+0
Reg 22: avg.563+0
Reg 37: row.550+0
Reg 42: ncols+0
Reg 43: col.561+0
Variables:
  name: avg
    offset 0
      (reg/v:DF 21 xmm0 [orig:80 avg ] [80])
      (reg:DF 22 xmm1 [orig:80 avg ] [80])
  name: row.550
    offset 0
      (reg:DI 37 r8 [orig:65 row.550 ] [65])
  name: m
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [31 m+0 S8 A8])
  name: nrows
    offset 0
      (reg/v:SI 6 bp [orig:93 nrows ] [93])
  name: ncols
    offset 0
      (reg/v:SI 42 r13 [orig:94 ncols ] [94])
  name: t
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [29 t+0 S8 A8])
  name: col.560
    offset 0
      (reg/v:SI 5 di [orig:61 col.560 ] [61])
  name: col.561
    offset 0
      (reg:DI 43 r14 [orig:60 col.561 ] [60])
  name: avg.563
    offset 0
      (reg/v:DF 22 xmm1 [orig:59 avg.563 ] [59])


Basic block 33:
IN:
Stack adjustment: 96
Reg 5: col.560+0
Reg 6: nrows+0
Reg 21: avg+0
Reg 22: avg.563+0
Reg 37: row.550+0
Reg 42: ncols+0
Reg 43: col.561+0
Variables:
  name: avg
    offset 0
      (reg/v:DF 21 xmm0 [orig:80 avg ] [80])
      (reg:DF 22 xmm1 [orig:80 avg ] [80])
  name: row.550
    offset 0
      (reg:DI 37 r8 [orig:65 row.550 ] [65])
  name: m
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [31 m+0 S8 A8])
  name: nrows
    offset 0
      (reg/v:SI 6 bp [orig:93 nrows ] [93])
  name: ncols
    offset 0
      (reg/v:SI 42 r13 [orig:94 ncols ] [94])
  name: t
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [29 t+0 S8 A8])
  name: col.560
    offset 0
      (reg/v:SI 5 di [orig:61 col.560 ] [61])
  name: col.561
    offset 0
      (reg:DI 43 r14 [orig:60 col.561 ] [60])
  name: avg.563
    offset 0
      (reg/v:DF 22 xmm1 [orig:59 avg.563 ] [59])

OUT:
Stack adjustment: 96
Reg 5: col.560+0
Reg 6: nrows+0
Reg 21: avg+0
Reg 22: avg.563+0
Reg 37: row.550+0
Reg 42: ncols+0
Reg 43: col.561+0
Variables:
  name: avg
    offset 0
      (reg/v:DF 21 xmm0 [orig:80 avg ] [80])
      (reg:DF 22 xmm1 [orig:80 avg ] [80])
  name: row.550
    offset 0
      (reg:DI 37 r8 [orig:65 row.550 ] [65])
  name: m
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [31 m+0 S8 A8])
  name: nrows
    offset 0
      (reg/v:SI 6 bp [orig:93 nrows ] [93])
  name: ncols
    offset 0
      (reg/v:SI 42 r13 [orig:94 ncols ] [94])
  name: t
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [29 t+0 S8 A8])
  name: col.560
    offset 0
      (reg/v:SI 5 di [orig:61 col.560 ] [61])
  name: col.561
    offset 0
      (reg:DI 43 r14 [orig:60 col.561 ] [60])
  name: avg.563
    offset 0
      (reg/v:DF 22 xmm1 [orig:59 avg.563 ] [59])


Basic block 34:
IN:
Stack adjustment: 96
Reg 5: col.560+0
Reg 6: nrows+0
Reg 21: avg+0
Reg 22: avg.563+0
Reg 37: row.550+0
Reg 42: ncols+0
Reg 43: col.561+0
Variables:
  name: avg
    offset 0
      (reg/v:DF 21 xmm0 [orig:80 avg ] [80])
      (reg:DF 22 xmm1 [orig:80 avg ] [80])
  name: row.550
    offset 0
      (reg:DI 37 r8 [orig:65 row.550 ] [65])
  name: m
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [31 m+0 S8 A8])
  name: nrows
    offset 0
      (reg/v:SI 6 bp [orig:93 nrows ] [93])
  name: ncols
    offset 0
      (reg/v:SI 42 r13 [orig:94 ncols ] [94])
  name: t
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [29 t+0 S8 A8])
  name: col.560
    offset 0
      (reg/v:SI 5 di [orig:61 col.560 ] [61])
  name: col.561
    offset 0
      (reg:DI 43 r14 [orig:60 col.561 ] [60])
  name: avg.563
    offset 0
      (reg/v:DF 22 xmm1 [orig:59 avg.563 ] [59])

OUT:
Stack adjustment: 96
Reg 6: nrows+0
Reg 21: avg+0
Reg 22: avg.563+0
Reg 37: row.550+0
Reg 42: ncols+0
Reg 43: col.561+0
Variables:
  name: avg
    offset 0
      (reg/v:DF 21 xmm0 [orig:80 avg ] [80])
      (reg:DF 22 xmm1 [orig:80 avg ] [80])
  name: row.550
    offset 0
      (reg:DI 37 r8 [orig:65 row.550 ] [65])
  name: m
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [31 m+0 S8 A8])
  name: nrows
    offset 0
      (reg/v:SI 6 bp [orig:93 nrows ] [93])
  name: ncols
    offset 0
      (reg/v:SI 42 r13 [orig:94 ncols ] [94])
  name: t
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [29 t+0 S8 A8])
  name: col.561
    offset 0
      (reg:DI 43 r14 [orig:60 col.561 ] [60])
  name: avg.563
    offset 0
      (reg/v:DF 22 xmm1 [orig:59 avg.563 ] [59])


Basic block 35:
IN:
Stack adjustment: 96
Reg 5: col.560+0
Reg 6: nrows+0
Reg 21: avg+0
Reg 22: avg.563+0
Reg 37: row.550+0
Reg 42: ncols+0
Reg 43: col.561+0
Variables:
  name: avg
    offset 0
      (reg/v:DF 21 xmm0 [orig:80 avg ] [80])
      (reg:DF 22 xmm1 [orig:80 avg ] [80])
  name: row.550
    offset 0
      (reg:DI 37 r8 [orig:65 row.550 ] [65])
  name: m
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [31 m+0 S8 A8])
  name: nrows
    offset 0
      (reg/v:SI 6 bp [orig:93 nrows ] [93])
  name: ncols
    offset 0
      (reg/v:SI 42 r13 [orig:94 ncols ] [94])
  name: t
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [29 t+0 S8 A8])
  name: col.560
    offset 0
      (reg/v:SI 5 di [orig:61 col.560 ] [61])
  name: col.561
    offset 0
      (reg:DI 43 r14 [orig:60 col.561 ] [60])
  name: avg.563
    offset 0
      (reg/v:DF 22 xmm1 [orig:59 avg.563 ] [59])

OUT:
Stack adjustment: 96
Reg 5: col.560+0
Reg 6: nrows+0
Reg 21: avg+0
Reg 22: avg.563+0
Reg 37: row.550+0
Reg 42: ncols+0
Reg 43: col.561+0
Variables:
  name: avg
    offset 0
      (reg/v:DF 21 xmm0 [orig:80 avg ] [80])
      (reg:DF 22 xmm1 [orig:80 avg ] [80])
  name: row.550
    offset 0
      (reg:DI 37 r8 [orig:65 row.550 ] [65])
  name: m
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [31 m+0 S8 A8])
  name: nrows
    offset 0
      (reg/v:SI 6 bp [orig:93 nrows ] [93])
  name: ncols
    offset 0
      (reg/v:SI 42 r13 [orig:94 ncols ] [94])
  name: t
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [29 t+0 S8 A8])
  name: col.560
    offset 0
      (reg/v:SI 5 di [orig:61 col.560 ] [61])
  name: col.561
    offset 0
      (reg:DI 43 r14 [orig:60 col.561 ] [60])
  name: avg.563
    offset 0
      (reg/v:DF 22 xmm1 [orig:59 avg.563 ] [59])


Basic block 36:
IN:
Stack adjustment: 96
Reg 5: col.560+0
Reg 6: nrows+0
Reg 21: avg+0
Reg 22: avg.563+0
Reg 37: row.550+0
Reg 42: ncols+0
Reg 43: col.561+0
Variables:
  name: avg
    offset 0
      (reg/v:DF 21 xmm0 [orig:80 avg ] [80])
      (reg:DF 22 xmm1 [orig:80 avg ] [80])
  name: row.550
    offset 0
      (reg:DI 37 r8 [orig:65 row.550 ] [65])
  name: m
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [31 m+0 S8 A8])
  name: nrows
    offset 0
      (reg/v:SI 6 bp [orig:93 nrows ] [93])
  name: ncols
    offset 0
      (reg/v:SI 42 r13 [orig:94 ncols ] [94])
  name: t
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [29 t+0 S8 A8])
  name: col.560
    offset 0
      (reg/v:SI 5 di [orig:61 col.560 ] [61])
  name: col.561
    offset 0
      (reg:DI 43 r14 [orig:60 col.561 ] [60])
  name: avg.563
    offset 0
      (reg/v:DF 22 xmm1 [orig:59 avg.563 ] [59])

OUT:
Stack adjustment: 96
Reg 5: col.560+0
Reg 6: nrows+0
Reg 21: avg+0
Reg 22: avg.563+0
Reg 37: row.550+0
Reg 42: ncols+0
Reg 43: col.561+0
Variables:
  name: avg
    offset 0
      (reg/v:DF 21 xmm0 [orig:80 avg ] [80])
      (reg:DF 22 xmm1 [orig:80 avg ] [80])
  name: row.550
    offset 0
      (reg:DI 37 r8 [orig:65 row.550 ] [65])
  name: m
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [31 m+0 S8 A8])
  name: nrows
    offset 0
      (reg/v:SI 6 bp [orig:93 nrows ] [93])
  name: ncols
    offset 0
      (reg/v:SI 42 r13 [orig:94 ncols ] [94])
  name: t
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [29 t+0 S8 A8])
  name: col.560
    offset 0
      (reg/v:SI 5 di [orig:61 col.560 ] [61])
  name: col.561
    offset 0
      (reg:DI 43 r14 [orig:60 col.561 ] [60])
  name: avg.563
    offset 0
      (reg/v:DF 22 xmm1 [orig:59 avg.563 ] [59])


Basic block 37:
IN:
Stack adjustment: 96
Reg 5: col.560+0
Reg 6: nrows+0
Reg 21: avg+0
Reg 22: avg.563+0
Reg 37: row.550+0
Reg 42: ncols+0
Reg 43: col.561+0
Variables:
  name: avg
    offset 0
      (reg/v:DF 21 xmm0 [orig:80 avg ] [80])
      (reg:DF 22 xmm1 [orig:80 avg ] [80])
  name: row.550
    offset 0
      (reg:DI 37 r8 [orig:65 row.550 ] [65])
  name: m
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [31 m+0 S8 A8])
  name: nrows
    offset 0
      (reg/v:SI 6 bp [orig:93 nrows ] [93])
  name: ncols
    offset 0
      (reg/v:SI 42 r13 [orig:94 ncols ] [94])
  name: t
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [29 t+0 S8 A8])
  name: col.560
    offset 0
      (reg/v:SI 5 di [orig:61 col.560 ] [61])
  name: col.561
    offset 0
      (reg:DI 43 r14 [orig:60 col.561 ] [60])
  name: avg.563
    offset 0
      (reg/v:DF 22 xmm1 [orig:59 avg.563 ] [59])

OUT:
Stack adjustment: 96
Reg 5: col.560+0
Reg 6: nrows+0
Reg 21: avg+0
Reg 22: avg.563+0
Reg 37: row.550+0
Reg 42: ncols+0
Reg 43: col.561+0
Variables:
  name: avg
    offset 0
      (reg/v:DF 21 xmm0 [orig:80 avg ] [80])
      (reg:DF 22 xmm1 [orig:80 avg ] [80])
  name: row.550
    offset 0
      (reg:DI 37 r8 [orig:65 row.550 ] [65])
  name: m
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [31 m+0 S8 A8])
  name: nrows
    offset 0
      (reg/v:SI 6 bp [orig:93 nrows ] [93])
  name: ncols
    offset 0
      (reg/v:SI 42 r13 [orig:94 ncols ] [94])
  name: t
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [29 t+0 S8 A8])
  name: col.560
    offset 0
      (reg/v:SI 5 di [orig:61 col.560 ] [61])
  name: col.561
    offset 0
      (reg:DI 43 r14 [orig:60 col.561 ] [60])
  name: avg.563
    offset 0
      (reg/v:DF 22 xmm1 [orig:59 avg.563 ] [59])


Basic block 38:
IN:
Stack adjustment: 96
Reg 5: col.560+0
Reg 6: nrows+0
Reg 21: avg+0
Reg 22: avg.563+0
Reg 37: row.550+0
Reg 42: ncols+0
Reg 43: col.561+0
Variables:
  name: avg
    offset 0
      (reg/v:DF 21 xmm0 [orig:80 avg ] [80])
      (reg:DF 22 xmm1 [orig:80 avg ] [80])
  name: row.550
    offset 0
      (reg:DI 37 r8 [orig:65 row.550 ] [65])
  name: m
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [31 m+0 S8 A8])
  name: nrows
    offset 0
      (reg/v:SI 6 bp [orig:93 nrows ] [93])
  name: ncols
    offset 0
      (reg/v:SI 42 r13 [orig:94 ncols ] [94])
  name: t
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [29 t+0 S8 A8])
  name: col.560
    offset 0
      (reg/v:SI 5 di [orig:61 col.560 ] [61])
  name: col.561
    offset 0
      (reg:DI 43 r14 [orig:60 col.561 ] [60])
  name: avg.563
    offset 0
      (reg/v:DF 22 xmm1 [orig:59 avg.563 ] [59])

OUT:
Stack adjustment: 96
Reg 5: col.560+0
Reg 6: nrows+0
Reg 21: avg+0
Reg 22: avg.563+0
Reg 37: row.550+0
Reg 42: ncols+0
Reg 43: col.561+0
Variables:
  name: avg
    offset 0
      (reg/v:DF 21 xmm0 [orig:80 avg ] [80])
      (reg:DF 22 xmm1 [orig:80 avg ] [80])
  name: row.550
    offset 0
      (reg:DI 37 r8 [orig:65 row.550 ] [65])
  name: m
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [31 m+0 S8 A8])
  name: nrows
    offset 0
      (reg/v:SI 6 bp [orig:93 nrows ] [93])
  name: ncols
    offset 0
      (reg/v:SI 42 r13 [orig:94 ncols ] [94])
  name: t
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [29 t+0 S8 A8])
  name: col.560
    offset 0
      (reg/v:SI 5 di [orig:61 col.560 ] [61])
  name: col.561
    offset 0
      (reg:DI 43 r14 [orig:60 col.561 ] [60])
  name: avg.563
    offset 0
      (reg/v:DF 22 xmm1 [orig:59 avg.563 ] [59])


Basic block 39:
IN:
Stack adjustment: 96
Reg 5: col.560+0
Reg 6: nrows+0
Reg 21: avg+0
Reg 22: avg.563+0
Reg 37: row.550+0
Reg 42: ncols+0
Reg 43: col.561+0
Variables:
  name: avg
    offset 0
      (reg/v:DF 21 xmm0 [orig:80 avg ] [80])
      (reg:DF 22 xmm1 [orig:80 avg ] [80])
  name: row.550
    offset 0
      (reg:DI 37 r8 [orig:65 row.550 ] [65])
  name: m
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [31 m+0 S8 A8])
  name: nrows
    offset 0
      (reg/v:SI 6 bp [orig:93 nrows ] [93])
  name: ncols
    offset 0
      (reg/v:SI 42 r13 [orig:94 ncols ] [94])
  name: t
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [29 t+0 S8 A8])
  name: col.560
    offset 0
      (reg/v:SI 5 di [orig:61 col.560 ] [61])
  name: col.561
    offset 0
      (reg:DI 43 r14 [orig:60 col.561 ] [60])
  name: avg.563
    offset 0
      (reg/v:DF 22 xmm1 [orig:59 avg.563 ] [59])

OUT:
Stack adjustment: 96
Reg 5: col.560+0
Reg 6: nrows+0
Reg 21: avg+0
Reg 22: avg.563+0
Reg 37: row.550+0
Reg 42: ncols+0
Reg 43: col.561+0
Variables:
  name: avg
    offset 0
      (reg/v:DF 21 xmm0 [orig:80 avg ] [80])
      (reg:DF 22 xmm1 [orig:80 avg ] [80])
  name: row.550
    offset 0
      (reg:DI 37 r8 [orig:65 row.550 ] [65])
  name: m
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [31 m+0 S8 A8])
  name: nrows
    offset 0
      (reg/v:SI 6 bp [orig:93 nrows ] [93])
  name: ncols
    offset 0
      (reg/v:SI 42 r13 [orig:94 ncols ] [94])
  name: t
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [29 t+0 S8 A8])
  name: col.560
    offset 0
      (reg/v:SI 5 di [orig:61 col.560 ] [61])
  name: col.561
    offset 0
      (reg:DI 43 r14 [orig:60 col.561 ] [60])
  name: avg.563
    offset 0
      (reg/v:DF 22 xmm1 [orig:59 avg.563 ] [59])


Basic block 40:
IN:
Stack adjustment: 96
Reg 5: col.560+0
Reg 6: nrows+0
Reg 21: avg+0
Reg 22: avg.563+0
Reg 37: row.550+0
Reg 42: ncols+0
Reg 43: col.561+0
Variables:
  name: avg
    offset 0
      (reg/v:DF 21 xmm0 [orig:80 avg ] [80])
      (reg:DF 22 xmm1 [orig:80 avg ] [80])
  name: row.550
    offset 0
      (reg:DI 37 r8 [orig:65 row.550 ] [65])
  name: m
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [31 m+0 S8 A8])
  name: nrows
    offset 0
      (reg/v:SI 6 bp [orig:93 nrows ] [93])
  name: ncols
    offset 0
      (reg/v:SI 42 r13 [orig:94 ncols ] [94])
  name: t
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [29 t+0 S8 A8])
  name: col.560
    offset 0
      (reg/v:SI 5 di [orig:61 col.560 ] [61])
  name: col.561
    offset 0
      (reg:DI 43 r14 [orig:60 col.561 ] [60])
  name: avg.563
    offset 0
      (reg/v:DF 22 xmm1 [orig:59 avg.563 ] [59])

OUT:
Stack adjustment: 96
Reg 5: col.560+0
Reg 6: nrows+0
Reg 21: avg+0
Reg 22: avg.563+0
Reg 37: row.550+0
Reg 42: ncols+0
Reg 43: col.561+0
Variables:
  name: avg
    offset 0
      (reg/v:DF 21 xmm0 [orig:80 avg ] [80])
      (reg:DF 22 xmm1 [orig:80 avg ] [80])
  name: row.550
    offset 0
      (reg:DI 37 r8 [orig:65 row.550 ] [65])
  name: m
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [31 m+0 S8 A8])
  name: nrows
    offset 0
      (reg/v:SI 6 bp [orig:93 nrows ] [93])
  name: ncols
    offset 0
      (reg/v:SI 42 r13 [orig:94 ncols ] [94])
  name: t
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [29 t+0 S8 A8])
  name: col.560
    offset 0
      (reg/v:SI 5 di [orig:61 col.560 ] [61])
  name: col.561
    offset 0
      (reg:DI 43 r14 [orig:60 col.561 ] [60])
  name: avg.563
    offset 0
      (reg/v:DF 22 xmm1 [orig:59 avg.563 ] [59])


Basic block 41:
IN:
Stack adjustment: 96
Reg 5: col.560+0
Reg 6: nrows+0
Reg 21: avg+0
Reg 22: avg.563+0
Reg 37: row.550+0
Reg 42: ncols+0
Reg 43: col.561+0
Variables:
  name: avg
    offset 0
      (reg/v:DF 21 xmm0 [orig:80 avg ] [80])
      (reg:DF 22 xmm1 [orig:80 avg ] [80])
  name: row.550
    offset 0
      (reg:DI 37 r8 [orig:65 row.550 ] [65])
  name: m
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [31 m+0 S8 A8])
  name: nrows
    offset 0
      (reg/v:SI 6 bp [orig:93 nrows ] [93])
  name: ncols
    offset 0
      (reg/v:SI 42 r13 [orig:94 ncols ] [94])
  name: t
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [29 t+0 S8 A8])
  name: col.560
    offset 0
      (reg/v:SI 5 di [orig:61 col.560 ] [61])
  name: col.561
    offset 0
      (reg:DI 43 r14 [orig:60 col.561 ] [60])
  name: avg.563
    offset 0
      (reg/v:DF 22 xmm1 [orig:59 avg.563 ] [59])

OUT:
Stack adjustment: 96
Reg 5: col.560+0
Reg 6: nrows+0
Reg 21: avg+0
Reg 22: avg.563+0
Reg 37: row.550+0
Reg 42: ncols+0
Variables:
  name: avg
    offset 0
      (reg/v:DF 21 xmm0 [orig:80 avg ] [80])
      (reg:DF 22 xmm1 [orig:80 avg ] [80])
  name: row.550
    offset 0
      (reg:DI 37 r8 [orig:65 row.550 ] [65])
  name: m
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [31 m+0 S8 A8])
  name: nrows
    offset 0
      (reg/v:SI 6 bp [orig:93 nrows ] [93])
  name: ncols
    offset 0
      (reg/v:SI 42 r13 [orig:94 ncols ] [94])
  name: t
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [29 t+0 S8 A8])
  name: col.560
    offset 0
      (reg/v:SI 5 di [orig:61 col.560 ] [61])
  name: avg.563
    offset 0
      (reg/v:DF 22 xmm1 [orig:59 avg.563 ] [59])


Basic block 42:
IN:
Stack adjustment: 96
Reg 5: col.560+0
Reg 6: nrows+0
Reg 21: avg+0
Reg 22: avg.563+0
Reg 37: row.550+0
Reg 42: ncols+0
Reg 43: col.561+0
Variables:
  name: avg
    offset 0
      (reg/v:DF 21 xmm0 [orig:80 avg ] [80])
      (reg:DF 22 xmm1 [orig:80 avg ] [80])
  name: row.550
    offset 0
      (reg:DI 37 r8 [orig:65 row.550 ] [65])
  name: m
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [31 m+0 S8 A8])
  name: nrows
    offset 0
      (reg/v:SI 6 bp [orig:93 nrows ] [93])
  name: ncols
    offset 0
      (reg/v:SI 42 r13 [orig:94 ncols ] [94])
  name: t
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [29 t+0 S8 A8])
  name: col.560
    offset 0
      (reg/v:SI 5 di [orig:61 col.560 ] [61])
  name: col.561
    offset 0
      (reg:DI 43 r14 [orig:60 col.561 ] [60])
  name: avg.563
    offset 0
      (reg/v:DF 22 xmm1 [orig:59 avg.563 ] [59])

OUT:
Stack adjustment: 96
Reg 5: col.559+0
Reg 6: nrows+0
Reg 21: avg+0
Reg 22: avg.563+0
Reg 37: row.550+0
Reg 42: ncols+0
Reg 43: col.561+0
Variables:
  name: avg
    offset 0
      (reg/v:DF 21 xmm0 [orig:80 avg ] [80])
      (reg:DF 22 xmm1 [orig:80 avg ] [80])
  name: row.550
    offset 0
      (reg:DI 37 r8 [orig:65 row.550 ] [65])
  name: m
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [31 m+0 S8 A8])
  name: nrows
    offset 0
      (reg/v:SI 6 bp [orig:93 nrows ] [93])
  name: ncols
    offset 0
      (reg/v:SI 42 r13 [orig:94 ncols ] [94])
  name: t
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [29 t+0 S8 A8])
  name: col.559
    offset 0
      (reg/v:SI 5 di [orig:205 col.559 ] [205])
  name: col.561
    offset 0
      (reg:DI 43 r14 [orig:60 col.561 ] [60])
  name: avg.563
    offset 0
      (reg/v:DF 22 xmm1 [orig:59 avg.563 ] [59])


Basic block 43:
IN:
Stack adjustment: 96
Reg 5: col.559+0
Reg 6: nrows+0
Reg 21: avg+0
Reg 22: avg.563+0
Reg 37: row.550+0
Reg 42: ncols+0
Reg 43: col.561+0
Variables:
  name: col.561
    offset 0
      (reg:DI 43 r14 [orig:60 col.561 ] [60])
  name: row.550
    offset 0
      (reg:DI 37 r8 [orig:65 row.550 ] [65])
  name: col.559
    offset 0
      (reg/v:SI 5 di [orig:205 col.559 ] [205])
  name: m
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [31 m+0 S8 A8])
  name: nrows
    offset 0
      (reg/v:SI 6 bp [orig:93 nrows ] [93])
  name: avg
    offset 0
      (reg/v:DF 21 xmm0 [orig:80 avg ] [80])
      (reg:DF 22 xmm1 [orig:80 avg ] [80])
  name: avg.563
    offset 0
      (reg/v:DF 22 xmm1 [orig:59 avg.563 ] [59])
  name: t
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [29 t+0 S8 A8])
  name: ncols
    offset 0
      (reg/v:SI 42 r13 [orig:94 ncols ] [94])

OUT:
Stack adjustment: 96
Reg 5: col.559+0
Reg 6: nrows+0
Reg 21: avg+0
Reg 22: avg.563+0
Reg 37: row.550+0
Reg 42: ncols+0
Reg 43: col.561+0
Variables:
  name: avg
    offset 0
      (reg/v:DF 21 xmm0 [orig:80 avg ] [80])
      (reg:DF 22 xmm1 [orig:80 avg ] [80])
  name: col.559
    offset 0
      (reg/v:SI 5 di [orig:205 col.559 ] [205])
  name: ncols
    offset 0
      (reg/v:SI 42 r13 [orig:94 ncols ] [94])
  name: m
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [31 m+0 S8 A8])
  name: nrows
    offset 0
      (reg/v:SI 6 bp [orig:93 nrows ] [93])
  name: row.550
    offset 0
      (reg:DI 37 r8 [orig:65 row.550 ] [65])
  name: avg.563
    offset 0
      (reg/v:DF 22 xmm1 [orig:59 avg.563 ] [59])
  name: t
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [29 t+0 S8 A8])
  name: col.561
    offset 0
      (reg:DI 43 r14 [orig:60 col.561 ] [60])


Basic block 44:
IN:
Stack adjustment: 96
Reg 5: col.559+0
Reg 6: nrows+0
Reg 21: avg+0
Reg 22: avg.563+0
Reg 37: row.550+0
Reg 42: ncols+0
Reg 43: col.561+0
Variables:
  name: col.561
    offset 0
      (reg:DI 43 r14 [orig:60 col.561 ] [60])
  name: row.550
    offset 0
      (reg:DI 37 r8 [orig:65 row.550 ] [65])
  name: col.559
    offset 0
      (reg/v:SI 5 di [orig:205 col.559 ] [205])
  name: m
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [31 m+0 S8 A8])
  name: nrows
    offset 0
      (reg/v:SI 6 bp [orig:93 nrows ] [93])
  name: avg
    offset 0
      (reg/v:DF 21 xmm0 [orig:80 avg ] [80])
      (reg:DF 22 xmm1 [orig:80 avg ] [80])
  name: avg.563
    offset 0
      (reg/v:DF 22 xmm1 [orig:59 avg.563 ] [59])
  name: t
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [29 t+0 S8 A8])
  name: ncols
    offset 0
      (reg/v:SI 42 r13 [orig:94 ncols ] [94])

OUT:
Stack adjustment: 96
Reg 5: col.559+0
Reg 6: nrows+0
Reg 21: avg+0
Reg 22: avg.563+0
Reg 37: row.550+0
Reg 42: ncols+0
Reg 43: col.561+0
Variables:
  name: avg
    offset 0
      (reg/v:DF 21 xmm0 [orig:80 avg ] [80])
      (reg:DF 22 xmm1 [orig:80 avg ] [80])
  name: col.559
    offset 0
      (reg/v:SI 5 di [orig:205 col.559 ] [205])
  name: ncols
    offset 0
      (reg/v:SI 42 r13 [orig:94 ncols ] [94])
  name: m
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [31 m+0 S8 A8])
  name: nrows
    offset 0
      (reg/v:SI 6 bp [orig:93 nrows ] [93])
  name: row.550
    offset 0
      (reg:DI 37 r8 [orig:65 row.550 ] [65])
  name: avg.563
    offset 0
      (reg/v:DF 22 xmm1 [orig:59 avg.563 ] [59])
  name: t
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [29 t+0 S8 A8])
  name: col.561
    offset 0
      (reg:DI 43 r14 [orig:60 col.561 ] [60])


Basic block 45:
IN:
Stack adjustment: 96
Reg 5: col.559+0
Reg 6: nrows+0
Reg 21: avg+0
Reg 22: avg.563+0
Reg 37: row.550+0
Reg 42: ncols+0
Reg 43: col.561+0
Variables:
  name: col.561
    offset 0
      (reg:DI 43 r14 [orig:60 col.561 ] [60])
  name: row.550
    offset 0
      (reg:DI 37 r8 [orig:65 row.550 ] [65])
  name: col.559
    offset 0
      (reg/v:SI 5 di [orig:205 col.559 ] [205])
  name: m
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [31 m+0 S8 A8])
  name: nrows
    offset 0
      (reg/v:SI 6 bp [orig:93 nrows ] [93])
  name: avg
    offset 0
      (reg/v:DF 21 xmm0 [orig:80 avg ] [80])
      (reg:DF 22 xmm1 [orig:80 avg ] [80])
  name: avg.563
    offset 0
      (reg/v:DF 22 xmm1 [orig:59 avg.563 ] [59])
  name: t
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [29 t+0 S8 A8])
  name: ncols
    offset 0
      (reg/v:SI 42 r13 [orig:94 ncols ] [94])

OUT:
Stack adjustment: 96
Reg 5: col.559+0
Reg 6: nrows+0
Reg 21: avg+0
Reg 22: avg.563+0
Reg 37: row.550+0
Reg 42: ncols+0
Reg 43: col.561+0
Variables:
  name: avg
    offset 0
      (reg/v:DF 21 xmm0 [orig:80 avg ] [80])
      (reg:DF 22 xmm1 [orig:80 avg ] [80])
  name: col.559
    offset 0
      (reg/v:SI 5 di [orig:205 col.559 ] [205])
  name: ncols
    offset 0
      (reg/v:SI 42 r13 [orig:94 ncols ] [94])
  name: m
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [31 m+0 S8 A8])
  name: nrows
    offset 0
      (reg/v:SI 6 bp [orig:93 nrows ] [93])
  name: row.550
    offset 0
      (reg:DI 37 r8 [orig:65 row.550 ] [65])
  name: avg.563
    offset 0
      (reg/v:DF 22 xmm1 [orig:59 avg.563 ] [59])
  name: t
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [29 t+0 S8 A8])
  name: col.561
    offset 0
      (reg:DI 43 r14 [orig:60 col.561 ] [60])


Basic block 46:
IN:
Stack adjustment: 96
Reg 5: col.559+0
Reg 6: nrows+0
Reg 21: avg+0
Reg 22: avg.563+0
Reg 37: row.550+0
Reg 42: ncols+0
Reg 43: col.561+0
Variables:
  name: col.561
    offset 0
      (reg:DI 43 r14 [orig:60 col.561 ] [60])
  name: row.550
    offset 0
      (reg:DI 37 r8 [orig:65 row.550 ] [65])
  name: col.559
    offset 0
      (reg/v:SI 5 di [orig:205 col.559 ] [205])
  name: m
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [31 m+0 S8 A8])
  name: nrows
    offset 0
      (reg/v:SI 6 bp [orig:93 nrows ] [93])
  name: avg
    offset 0
      (reg/v:DF 21 xmm0 [orig:80 avg ] [80])
      (reg:DF 22 xmm1 [orig:80 avg ] [80])
  name: avg.563
    offset 0
      (reg/v:DF 22 xmm1 [orig:59 avg.563 ] [59])
  name: t
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [29 t+0 S8 A8])
  name: ncols
    offset 0
      (reg/v:SI 42 r13 [orig:94 ncols ] [94])

OUT:
Stack adjustment: 96
Reg 5: col.559+0
Reg 6: nrows+0
Reg 21: avg+0
Reg 22: avg.563+0
Reg 37: row.550+0
Reg 42: ncols+0
Reg 43: col.561+0
Variables:
  name: avg
    offset 0
      (reg/v:DF 21 xmm0 [orig:80 avg ] [80])
      (reg:DF 22 xmm1 [orig:80 avg ] [80])
  name: col.559
    offset 0
      (reg/v:SI 5 di [orig:205 col.559 ] [205])
  name: ncols
    offset 0
      (reg/v:SI 42 r13 [orig:94 ncols ] [94])
  name: m
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [31 m+0 S8 A8])
  name: nrows
    offset 0
      (reg/v:SI 6 bp [orig:93 nrows ] [93])
  name: row.550
    offset 0
      (reg:DI 37 r8 [orig:65 row.550 ] [65])
  name: avg.563
    offset 0
      (reg/v:DF 22 xmm1 [orig:59 avg.563 ] [59])
  name: t
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [29 t+0 S8 A8])
  name: col.561
    offset 0
      (reg:DI 43 r14 [orig:60 col.561 ] [60])


Basic block 47:
IN:
Stack adjustment: 96
Reg 5: col.559+0
Reg 6: nrows+0
Reg 21: avg+0
Reg 22: avg.563+0
Reg 37: row.550+0
Reg 42: ncols+0
Reg 43: col.561+0
Variables:
  name: col.561
    offset 0
      (reg:DI 43 r14 [orig:60 col.561 ] [60])
  name: row.550
    offset 0
      (reg:DI 37 r8 [orig:65 row.550 ] [65])
  name: col.559
    offset 0
      (reg/v:SI 5 di [orig:205 col.559 ] [205])
  name: m
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [31 m+0 S8 A8])
  name: nrows
    offset 0
      (reg/v:SI 6 bp [orig:93 nrows ] [93])
  name: avg
    offset 0
      (reg/v:DF 21 xmm0 [orig:80 avg ] [80])
      (reg:DF 22 xmm1 [orig:80 avg ] [80])
  name: avg.563
    offset 0
      (reg/v:DF 22 xmm1 [orig:59 avg.563 ] [59])
  name: t
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [29 t+0 S8 A8])
  name: ncols
    offset 0
      (reg/v:SI 42 r13 [orig:94 ncols ] [94])

OUT:
Stack adjustment: 96
Reg 5: col.559+0
Reg 6: nrows+0
Reg 21: avg+0
Reg 22: avg.563+0
Reg 37: row.550+0
Reg 42: ncols+0
Reg 43: col.561+0
Variables:
  name: avg
    offset 0
      (reg/v:DF 21 xmm0 [orig:80 avg ] [80])
      (reg:DF 22 xmm1 [orig:80 avg ] [80])
  name: col.559
    offset 0
      (reg/v:SI 5 di [orig:205 col.559 ] [205])
  name: ncols
    offset 0
      (reg/v:SI 42 r13 [orig:94 ncols ] [94])
  name: m
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [31 m+0 S8 A8])
  name: nrows
    offset 0
      (reg/v:SI 6 bp [orig:93 nrows ] [93])
  name: row.550
    offset 0
      (reg:DI 37 r8 [orig:65 row.550 ] [65])
  name: avg.563
    offset 0
      (reg/v:DF 22 xmm1 [orig:59 avg.563 ] [59])
  name: t
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [29 t+0 S8 A8])
  name: col.561
    offset 0
      (reg:DI 43 r14 [orig:60 col.561 ] [60])


Basic block 48:
IN:
Stack adjustment: 96
Reg 5: col.559+0
Reg 6: nrows+0
Reg 21: avg+0
Reg 22: avg.563+0
Reg 37: row.550+0
Reg 42: ncols+0
Reg 43: col.561+0
Variables:
  name: col.561
    offset 0
      (reg:DI 43 r14 [orig:60 col.561 ] [60])
  name: row.550
    offset 0
      (reg:DI 37 r8 [orig:65 row.550 ] [65])
  name: col.559
    offset 0
      (reg/v:SI 5 di [orig:205 col.559 ] [205])
  name: m
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [31 m+0 S8 A8])
  name: nrows
    offset 0
      (reg/v:SI 6 bp [orig:93 nrows ] [93])
  name: avg
    offset 0
      (reg/v:DF 21 xmm0 [orig:80 avg ] [80])
      (reg:DF 22 xmm1 [orig:80 avg ] [80])
  name: avg.563
    offset 0
      (reg/v:DF 22 xmm1 [orig:59 avg.563 ] [59])
  name: t
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [29 t+0 S8 A8])
  name: ncols
    offset 0
      (reg/v:SI 42 r13 [orig:94 ncols ] [94])

OUT:
Stack adjustment: 96
Reg 5: col.559+0
Reg 6: nrows+0
Reg 21: avg+0
Reg 22: avg.563+0
Reg 37: row.550+0
Reg 42: ncols+0
Reg 43: col.561+0
Variables:
  name: avg
    offset 0
      (reg/v:DF 21 xmm0 [orig:80 avg ] [80])
      (reg:DF 22 xmm1 [orig:80 avg ] [80])
  name: col.559
    offset 0
      (reg/v:SI 5 di [orig:205 col.559 ] [205])
  name: ncols
    offset 0
      (reg/v:SI 42 r13 [orig:94 ncols ] [94])
  name: m
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [31 m+0 S8 A8])
  name: nrows
    offset 0
      (reg/v:SI 6 bp [orig:93 nrows ] [93])
  name: row.550
    offset 0
      (reg:DI 37 r8 [orig:65 row.550 ] [65])
  name: avg.563
    offset 0
      (reg/v:DF 22 xmm1 [orig:59 avg.563 ] [59])
  name: t
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [29 t+0 S8 A8])
  name: col.561
    offset 0
      (reg:DI 43 r14 [orig:60 col.561 ] [60])


Basic block 49:
IN:
Stack adjustment: 96
Reg 5: col.559+0
Reg 6: nrows+0
Reg 21: avg+0
Reg 22: avg.563+0
Reg 37: row.550+0
Reg 42: ncols+0
Reg 43: col.561+0
Variables:
  name: col.561
    offset 0
      (reg:DI 43 r14 [orig:60 col.561 ] [60])
  name: row.550
    offset 0
      (reg:DI 37 r8 [orig:65 row.550 ] [65])
  name: col.559
    offset 0
      (reg/v:SI 5 di [orig:205 col.559 ] [205])
  name: m
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [31 m+0 S8 A8])
  name: nrows
    offset 0
      (reg/v:SI 6 bp [orig:93 nrows ] [93])
  name: avg
    offset 0
      (reg/v:DF 21 xmm0 [orig:80 avg ] [80])
      (reg:DF 22 xmm1 [orig:80 avg ] [80])
  name: avg.563
    offset 0
      (reg/v:DF 22 xmm1 [orig:59 avg.563 ] [59])
  name: t
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [29 t+0 S8 A8])
  name: ncols
    offset 0
      (reg/v:SI 42 r13 [orig:94 ncols ] [94])

OUT:
Stack adjustment: 96
Reg 5: col.559+0
Reg 6: nrows+0
Reg 21: avg+0
Reg 22: avg.563+0
Reg 37: row.550+0
Reg 42: ncols+0
Reg 43: col.561+0
Variables:
  name: avg
    offset 0
      (reg/v:DF 21 xmm0 [orig:80 avg ] [80])
      (reg:DF 22 xmm1 [orig:80 avg ] [80])
  name: col.559
    offset 0
      (reg/v:SI 5 di [orig:205 col.559 ] [205])
  name: ncols
    offset 0
      (reg/v:SI 42 r13 [orig:94 ncols ] [94])
  name: m
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [31 m+0 S8 A8])
  name: nrows
    offset 0
      (reg/v:SI 6 bp [orig:93 nrows ] [93])
  name: row.550
    offset 0
      (reg:DI 37 r8 [orig:65 row.550 ] [65])
  name: avg.563
    offset 0
      (reg/v:DF 22 xmm1 [orig:59 avg.563 ] [59])
  name: t
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [29 t+0 S8 A8])
  name: col.561
    offset 0
      (reg:DI 43 r14 [orig:60 col.561 ] [60])


Basic block 50:
IN:
Stack adjustment: 96
Reg 5: col.559+0
Reg 6: nrows+0
Reg 21: avg+0
Reg 22: avg.563+0
Reg 37: row.550+0
Reg 42: ncols+0
Reg 43: col.561+0
Variables:
  name: col.561
    offset 0
      (reg:DI 43 r14 [orig:60 col.561 ] [60])
  name: row.550
    offset 0
      (reg:DI 37 r8 [orig:65 row.550 ] [65])
  name: col.559
    offset 0
      (reg/v:SI 5 di [orig:205 col.559 ] [205])
  name: m
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [31 m+0 S8 A8])
  name: nrows
    offset 0
      (reg/v:SI 6 bp [orig:93 nrows ] [93])
  name: avg
    offset 0
      (reg/v:DF 21 xmm0 [orig:80 avg ] [80])
      (reg:DF 22 xmm1 [orig:80 avg ] [80])
  name: avg.563
    offset 0
      (reg/v:DF 22 xmm1 [orig:59 avg.563 ] [59])
  name: t
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [29 t+0 S8 A8])
  name: ncols
    offset 0
      (reg/v:SI 42 r13 [orig:94 ncols ] [94])

OUT:
Stack adjustment: 96
Reg 6: nrows+0
Reg 21: avg+0
Reg 22: avg.563+0
Reg 37: row.550+0
Reg 42: ncols+0
Reg 43: col.561+0
Variables:
  name: avg
    offset 0
      (reg:DF 22 xmm1 [orig:80 avg ] [80])
      (reg/v:DF 21 xmm0 [orig:80 avg ] [80])
  name: ncols
    offset 0
      (reg/v:SI 42 r13 [orig:94 ncols ] [94])
  name: m
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [31 m+0 S8 A8])
  name: nrows
    offset 0
      (reg/v:SI 6 bp [orig:93 nrows ] [93])
  name: row.550
    offset 0
      (reg:DI 37 r8 [orig:65 row.550 ] [65])
  name: avg.563
    offset 0
      (reg/v:DF 22 xmm1 [orig:59 avg.563 ] [59])
  name: t
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [29 t+0 S8 A8])
  name: col.561
    offset 0
      (reg:DI 43 r14 [orig:60 col.561 ] [60])


Basic block 51:
IN:
Stack adjustment: 96
Reg 5: col.559+0
Reg 6: nrows+0
Reg 21: avg+0
Reg 22: avg.563+0
Reg 37: row.550+0
Reg 42: ncols+0
Reg 43: col.561+0
Variables:
  name: avg
    offset 0
      (reg:DF 22 xmm1 [orig:80 avg ] [80])
      (reg/v:DF 21 xmm0 [orig:80 avg ] [80])
  name: row.550
    offset 0
      (reg:DI 37 r8 [orig:65 row.550 ] [65])
  name: m
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [31 m+0 S8 A8])
  name: nrows
    offset 0
      (reg/v:SI 6 bp [orig:93 nrows ] [93])
  name: ncols
    offset 0
      (reg/v:SI 42 r13 [orig:94 ncols ] [94])
  name: t
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [29 t+0 S8 A8])
  name: col.559
    offset 0
      (reg/v:SI 5 di [orig:205 col.559 ] [205])
  name: col.561
    offset 0
      (reg:DI 43 r14 [orig:60 col.561 ] [60])
  name: avg.563
    offset 0
      (reg/v:DF 22 xmm1 [orig:59 avg.563 ] [59])

OUT:
Stack adjustment: 96
Reg 5: col.559+0
Reg 6: nrows+0
Reg 21: avg+0
Reg 22: avg.563+0
Reg 37: row.550+0
Reg 42: ncols+0
Reg 43: col.561+0
Variables:
  name: col.561
    offset 0
      (reg:DI 43 r14 [orig:60 col.561 ] [60])
  name: row.550
    offset 0
      (reg:DI 37 r8 [orig:65 row.550 ] [65])
  name: col.559
    offset 0
      (reg/v:SI 5 di [orig:205 col.559 ] [205])
  name: m
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [31 m+0 S8 A8])
  name: nrows
    offset 0
      (reg/v:SI 6 bp [orig:93 nrows ] [93])
  name: avg
    offset 0
      (reg/v:DF 21 xmm0 [orig:80 avg ] [80])
      (reg:DF 22 xmm1 [orig:80 avg ] [80])
  name: avg.563
    offset 0
      (reg/v:DF 22 xmm1 [orig:59 avg.563 ] [59])
  name: t
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [29 t+0 S8 A8])
  name: ncols
    offset 0
      (reg/v:SI 42 r13 [orig:94 ncols ] [94])


Basic block 52:
IN:
Stack adjustment: 96
Reg 5: col.559+0
Reg 6: nrows+0
Reg 21: avg+0
Reg 22: avg.563+0
Reg 37: row.550+0
Reg 42: ncols+0
Reg 43: col.561+0
Variables:
  name: avg
    offset 0
      (reg/v:DF 21 xmm0 [orig:80 avg ] [80])
      (reg:DF 22 xmm1 [orig:80 avg ] [80])
  name: row.550
    offset 0
      (reg:DI 37 r8 [orig:65 row.550 ] [65])
  name: m
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [31 m+0 S8 A8])
  name: nrows
    offset 0
      (reg/v:SI 6 bp [orig:93 nrows ] [93])
  name: ncols
    offset 0
      (reg/v:SI 42 r13 [orig:94 ncols ] [94])
  name: t
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [29 t+0 S8 A8])
  name: col.559
    offset 0
      (reg/v:SI 5 di [orig:205 col.559 ] [205])
  name: col.561
    offset 0
      (reg:DI 43 r14 [orig:60 col.561 ] [60])
  name: avg.563
    offset 0
      (reg/v:DF 22 xmm1 [orig:59 avg.563 ] [59])

OUT:
Stack adjustment: 96
Reg 5: col.559+0
Reg 6: nrows+0
Reg 21: avg+0
Reg 22: avg.563+0
Reg 37: row.550+0
Reg 42: ncols+0
Reg 43: col.561+0
Variables:
  name: col.561
    offset 0
      (reg:DI 43 r14 [orig:60 col.561 ] [60])
  name: row.550
    offset 0
      (reg:DI 37 r8 [orig:65 row.550 ] [65])
  name: col.559
    offset 0
      (reg/v:SI 5 di [orig:205 col.559 ] [205])
  name: m
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [31 m+0 S8 A8])
  name: nrows
    offset 0
      (reg/v:SI 6 bp [orig:93 nrows ] [93])
  name: avg
    offset 0
      (reg/v:DF 21 xmm0 [orig:80 avg ] [80])
      (reg:DF 22 xmm1 [orig:80 avg ] [80])
  name: avg.563
    offset 0
      (reg/v:DF 22 xmm1 [orig:59 avg.563 ] [59])
  name: t
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [29 t+0 S8 A8])
  name: ncols
    offset 0
      (reg/v:SI 42 r13 [orig:94 ncols ] [94])


Basic block 53:
IN:
Stack adjustment: 96
Reg 5: col.559+0
Reg 6: nrows+0
Reg 21: avg+0
Reg 22: avg.563+0
Reg 37: row.550+0
Reg 42: ncols+0
Reg 43: col.561+0
Variables:
  name: avg
    offset 0
      (reg/v:DF 21 xmm0 [orig:80 avg ] [80])
      (reg:DF 22 xmm1 [orig:80 avg ] [80])
  name: col.559
    offset 0
      (reg/v:SI 5 di [orig:205 col.559 ] [205])
  name: ncols
    offset 0
      (reg/v:SI 42 r13 [orig:94 ncols ] [94])
  name: m
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [31 m+0 S8 A8])
  name: nrows
    offset 0
      (reg/v:SI 6 bp [orig:93 nrows ] [93])
  name: row.550
    offset 0
      (reg:DI 37 r8 [orig:65 row.550 ] [65])
  name: avg.563
    offset 0
      (reg/v:DF 22 xmm1 [orig:59 avg.563 ] [59])
  name: t
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [29 t+0 S8 A8])
  name: col.561
    offset 0
      (reg:DI 43 r14 [orig:60 col.561 ] [60])

OUT:
Stack adjustment: 96
Reg 5: col.559+0
Reg 6: nrows+0
Reg 21: avg+0
Reg 22: avg.563+0
Reg 37: row.550+0
Reg 42: ncols+0
Reg 43: col.561+0
Variables:
  name: col.561
    offset 0
      (reg:DI 43 r14 [orig:60 col.561 ] [60])
  name: row.550
    offset 0
      (reg:DI 37 r8 [orig:65 row.550 ] [65])
  name: col.559
    offset 0
      (reg/v:SI 5 di [orig:205 col.559 ] [205])
  name: m
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [31 m+0 S8 A8])
  name: nrows
    offset 0
      (reg/v:SI 6 bp [orig:93 nrows ] [93])
  name: avg
    offset 0
      (reg/v:DF 21 xmm0 [orig:80 avg ] [80])
      (reg:DF 22 xmm1 [orig:80 avg ] [80])
  name: avg.563
    offset 0
      (reg/v:DF 22 xmm1 [orig:59 avg.563 ] [59])
  name: t
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [29 t+0 S8 A8])
  name: ncols
    offset 0
      (reg/v:SI 42 r13 [orig:94 ncols ] [94])


Basic block 54:
IN:
Stack adjustment: 96
Reg 5: col.559+0
Reg 6: nrows+0
Reg 21: avg+0
Reg 22: avg.563+0
Reg 37: row.550+0
Reg 42: ncols+0
Reg 43: col.561+0
Variables:
  name: avg
    offset 0
      (reg/v:DF 21 xmm0 [orig:80 avg ] [80])
      (reg:DF 22 xmm1 [orig:80 avg ] [80])
  name: col.559
    offset 0
      (reg/v:SI 5 di [orig:205 col.559 ] [205])
  name: ncols
    offset 0
      (reg/v:SI 42 r13 [orig:94 ncols ] [94])
  name: m
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [31 m+0 S8 A8])
  name: nrows
    offset 0
      (reg/v:SI 6 bp [orig:93 nrows ] [93])
  name: row.550
    offset 0
      (reg:DI 37 r8 [orig:65 row.550 ] [65])
  name: avg.563
    offset 0
      (reg/v:DF 22 xmm1 [orig:59 avg.563 ] [59])
  name: t
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [29 t+0 S8 A8])
  name: col.561
    offset 0
      (reg:DI 43 r14 [orig:60 col.561 ] [60])

OUT:
Stack adjustment: 96
Reg 5: col.559+0
Reg 6: nrows+0
Reg 21: avg+0
Reg 22: avg.563+0
Reg 37: row.550+0
Reg 42: ncols+0
Reg 43: col.561+0
Variables:
  name: col.561
    offset 0
      (reg:DI 43 r14 [orig:60 col.561 ] [60])
  name: row.550
    offset 0
      (reg:DI 37 r8 [orig:65 row.550 ] [65])
  name: col.559
    offset 0
      (reg/v:SI 5 di [orig:205 col.559 ] [205])
  name: m
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [31 m+0 S8 A8])
  name: nrows
    offset 0
      (reg/v:SI 6 bp [orig:93 nrows ] [93])
  name: avg
    offset 0
      (reg/v:DF 21 xmm0 [orig:80 avg ] [80])
      (reg:DF 22 xmm1 [orig:80 avg ] [80])
  name: avg.563
    offset 0
      (reg/v:DF 22 xmm1 [orig:59 avg.563 ] [59])
  name: t
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [29 t+0 S8 A8])
  name: ncols
    offset 0
      (reg/v:SI 42 r13 [orig:94 ncols ] [94])


Basic block 55:
IN:
Stack adjustment: 96
Reg 5: col.559+0
Reg 6: nrows+0
Reg 21: avg+0
Reg 22: avg.563+0
Reg 37: row.550+0
Reg 42: ncols+0
Reg 43: col.561+0
Variables:
  name: avg
    offset 0
      (reg/v:DF 21 xmm0 [orig:80 avg ] [80])
      (reg:DF 22 xmm1 [orig:80 avg ] [80])
  name: col.559
    offset 0
      (reg/v:SI 5 di [orig:205 col.559 ] [205])
  name: ncols
    offset 0
      (reg/v:SI 42 r13 [orig:94 ncols ] [94])
  name: m
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [31 m+0 S8 A8])
  name: nrows
    offset 0
      (reg/v:SI 6 bp [orig:93 nrows ] [93])
  name: row.550
    offset 0
      (reg:DI 37 r8 [orig:65 row.550 ] [65])
  name: avg.563
    offset 0
      (reg/v:DF 22 xmm1 [orig:59 avg.563 ] [59])
  name: t
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [29 t+0 S8 A8])
  name: col.561
    offset 0
      (reg:DI 43 r14 [orig:60 col.561 ] [60])

OUT:
Stack adjustment: 96
Reg 5: col.559+0
Reg 6: nrows+0
Reg 21: avg+0
Reg 22: avg.563+0
Reg 37: row.550+0
Reg 42: ncols+0
Reg 43: col.561+0
Variables:
  name: col.561
    offset 0
      (reg:DI 43 r14 [orig:60 col.561 ] [60])
  name: row.550
    offset 0
      (reg:DI 37 r8 [orig:65 row.550 ] [65])
  name: col.559
    offset 0
      (reg/v:SI 5 di [orig:205 col.559 ] [205])
  name: m
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [31 m+0 S8 A8])
  name: nrows
    offset 0
      (reg/v:SI 6 bp [orig:93 nrows ] [93])
  name: avg
    offset 0
      (reg/v:DF 21 xmm0 [orig:80 avg ] [80])
      (reg:DF 22 xmm1 [orig:80 avg ] [80])
  name: avg.563
    offset 0
      (reg/v:DF 22 xmm1 [orig:59 avg.563 ] [59])
  name: t
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [29 t+0 S8 A8])
  name: ncols
    offset 0
      (reg/v:SI 42 r13 [orig:94 ncols ] [94])


Basic block 56:
IN:
Stack adjustment: 96
Reg 5: col.559+0
Reg 6: nrows+0
Reg 21: avg+0
Reg 22: avg.563+0
Reg 37: row.550+0
Reg 42: ncols+0
Reg 43: col.561+0
Variables:
  name: avg
    offset 0
      (reg/v:DF 21 xmm0 [orig:80 avg ] [80])
      (reg:DF 22 xmm1 [orig:80 avg ] [80])
  name: col.559
    offset 0
      (reg/v:SI 5 di [orig:205 col.559 ] [205])
  name: ncols
    offset 0
      (reg/v:SI 42 r13 [orig:94 ncols ] [94])
  name: m
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [31 m+0 S8 A8])
  name: nrows
    offset 0
      (reg/v:SI 6 bp [orig:93 nrows ] [93])
  name: row.550
    offset 0
      (reg:DI 37 r8 [orig:65 row.550 ] [65])
  name: avg.563
    offset 0
      (reg/v:DF 22 xmm1 [orig:59 avg.563 ] [59])
  name: t
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [29 t+0 S8 A8])
  name: col.561
    offset 0
      (reg:DI 43 r14 [orig:60 col.561 ] [60])

OUT:
Stack adjustment: 96
Reg 5: col.559+0
Reg 6: nrows+0
Reg 21: avg+0
Reg 22: avg.563+0
Reg 37: row.550+0
Reg 42: ncols+0
Variables:
  name: row.550
    offset 0
      (reg:DI 37 r8 [orig:65 row.550 ] [65])
  name: col.559
    offset 0
      (reg/v:SI 5 di [orig:205 col.559 ] [205])
  name: m
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [31 m+0 S8 A8])
  name: nrows
    offset 0
      (reg/v:SI 6 bp [orig:93 nrows ] [93])
  name: avg
    offset 0
      (reg/v:DF 21 xmm0 [orig:80 avg ] [80])
      (reg:DF 22 xmm1 [orig:80 avg ] [80])
  name: avg.563
    offset 0
      (reg/v:DF 22 xmm1 [orig:59 avg.563 ] [59])
  name: t
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [29 t+0 S8 A8])
  name: ncols
    offset 0
      (reg/v:SI 42 r13 [orig:94 ncols ] [94])


Basic block 57:
IN:
Stack adjustment: 96
Reg 5: col.559+0
Reg 6: nrows+0
Reg 21: avg+0
Reg 22: avg.563+0
Reg 37: row.550+0
Reg 42: ncols+0
Reg 43: col.561+0
Variables:
  name: col.561
    offset 0
      (reg:DI 43 r14 [orig:60 col.561 ] [60])
  name: row.550
    offset 0
      (reg:DI 37 r8 [orig:65 row.550 ] [65])
  name: col.559
    offset 0
      (reg/v:SI 5 di [orig:205 col.559 ] [205])
  name: m
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [31 m+0 S8 A8])
  name: nrows
    offset 0
      (reg/v:SI 6 bp [orig:93 nrows ] [93])
  name: avg.563
    offset 0
      (reg/v:DF 22 xmm1 [orig:59 avg.563 ] [59])
  name: avg
    offset 0
      (reg/v:DF 21 xmm0 [orig:80 avg ] [80])
      (reg:DF 22 xmm1 [orig:80 avg ] [80])
  name: t
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [29 t+0 S8 A8])
  name: ncols
    offset 0
      (reg/v:SI 42 r13 [orig:94 ncols ] [94])

OUT:
Stack adjustment: 96
Reg 5: col.559+0
Reg 6: nrows+0
Reg 21: avg+0
Reg 22: avg.563+0
Reg 37: row.550+0
Reg 42: ncols+0
Variables:
  name: row.550
    offset 0
      (reg:DI 37 r8 [orig:65 row.550 ] [65])
  name: col.559
    offset 0
      (reg/v:SI 5 di [orig:205 col.559 ] [205])
  name: ncols
    offset 0
      (reg/v:SI 42 r13 [orig:94 ncols ] [94])
  name: m
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [31 m+0 S8 A8])
  name: nrows
    offset 0
      (reg/v:SI 6 bp [orig:93 nrows ] [93])
  name: avg.563
    offset 0
      (reg/v:DF 22 xmm1 [orig:59 avg.563 ] [59])
  name: avg
    offset 0
      (reg/v:DF 21 xmm0 [orig:80 avg ] [80])
      (reg:DF 22 xmm1 [orig:80 avg ] [80])
  name: t
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [29 t+0 S8 A8])


Basic block 58:
IN:
Stack adjustment: 96
Reg 5: col.559+0
Reg 6: nrows+0
Reg 21: avg+0
Reg 22: avg.563+0
Reg 37: row.550+0
Reg 42: ncols+0
Reg 43: col.561+0
Variables:
  name: avg
    offset 0
      (reg/v:DF 21 xmm0 [orig:80 avg ] [80])
      (reg:DF 22 xmm1 [orig:80 avg ] [80])
  name: row.550
    offset 0
      (reg:DI 37 r8 [orig:65 row.550 ] [65])
  name: m
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [31 m+0 S8 A8])
  name: nrows
    offset 0
      (reg/v:SI 6 bp [orig:93 nrows ] [93])
  name: ncols
    offset 0
      (reg/v:SI 42 r13 [orig:94 ncols ] [94])
  name: t
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [29 t+0 S8 A8])
  name: col.559
    offset 0
      (reg/v:SI 5 di [orig:205 col.559 ] [205])
  name: col.561
    offset 0
      (reg:DI 43 r14 [orig:60 col.561 ] [60])
  name: avg.563
    offset 0
      (reg/v:DF 22 xmm1 [orig:59 avg.563 ] [59])

OUT:
Stack adjustment: 96
Reg 5: col.559+0
Reg 6: nrows+0
Reg 21: avg+0
Reg 22: avg.563+0
Reg 37: row.550+0
Reg 42: ncols+0
Reg 43: col.561+0
Variables:
  name: avg
    offset 0
      (reg/v:DF 21 xmm0 [orig:80 avg ] [80])
      (reg:DF 22 xmm1 [orig:80 avg ] [80])
  name: row.550
    offset 0
      (reg:DI 37 r8 [orig:65 row.550 ] [65])
  name: m
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [31 m+0 S8 A8])
  name: nrows
    offset 0
      (reg/v:SI 6 bp [orig:93 nrows ] [93])
  name: ncols
    offset 0
      (reg/v:SI 42 r13 [orig:94 ncols ] [94])
  name: t
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [29 t+0 S8 A8])
  name: col.559
    offset 0
      (reg/v:SI 5 di [orig:205 col.559 ] [205])
  name: col.561
    offset 0
      (reg:DI 43 r14 [orig:60 col.561 ] [60])
  name: avg.563
    offset 0
      (reg/v:DF 22 xmm1 [orig:59 avg.563 ] [59])


Basic block 59:
IN:
Stack adjustment: 96
Reg 5: col.559+0
Reg 6: nrows+0
Reg 21: avg+0
Reg 22: avg.563+0
Reg 37: row.550+0
Reg 42: ncols+0
Reg 43: col.561+0
Variables:
  name: avg
    offset 0
      (reg/v:DF 21 xmm0 [orig:80 avg ] [80])
      (reg:DF 22 xmm1 [orig:80 avg ] [80])
  name: col.559
    offset 0
      (reg/v:SI 5 di [orig:205 col.559 ] [205])
  name: ncols
    offset 0
      (reg/v:SI 42 r13 [orig:94 ncols ] [94])
  name: m
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [31 m+0 S8 A8])
  name: nrows
    offset 0
      (reg/v:SI 6 bp [orig:93 nrows ] [93])
  name: row.550
    offset 0
      (reg:DI 37 r8 [orig:65 row.550 ] [65])
  name: avg.563
    offset 0
      (reg/v:DF 22 xmm1 [orig:59 avg.563 ] [59])
  name: t
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [29 t+0 S8 A8])
  name: col.561
    offset 0
      (reg:DI 43 r14 [orig:60 col.561 ] [60])

OUT:
Stack adjustment: 96
Reg 5: col.559+0
Reg 6: nrows+0
Reg 21: avg+0
Reg 22: avg.563+0
Reg 37: row.550+0
Reg 40: col.558+0
Reg 42: ncols+0
Reg 43: col.561+0
Variables:
  name: avg
    offset 0
      (reg/v:DF 21 xmm0 [orig:80 avg ] [80])
      (reg:DF 22 xmm1 [orig:80 avg ] [80])
  name: row.550
    offset 0
      (reg:DI 37 r8 [orig:65 row.550 ] [65])
  name: m
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [31 m+0 S8 A8])
  name: nrows
    offset 0
      (reg/v:SI 6 bp [orig:93 nrows ] [93])
  name: ncols
    offset 0
      (reg/v:SI 42 r13 [orig:94 ncols ] [94])
  name: t
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [29 t+0 S8 A8])
  name: col.558
    offset 0
      (reg:DI 40 r11 [orig:63 col.558 ] [63])
  name: col.559
    offset 0
      (reg/v:SI 5 di [orig:205 col.559 ] [205])
  name: col.561
    offset 0
      (reg:DI 43 r14 [orig:60 col.561 ] [60])
  name: avg.563
    offset 0
      (reg/v:DF 22 xmm1 [orig:59 avg.563 ] [59])


Basic block 60:
IN:
Stack adjustment: 96
Reg 5: col.559+0
Reg 6: nrows+0
Reg 21: avg+0
Reg 22: avg.563+0
Reg 37: row+0 row.550+0
Reg 40: col.558+0
Reg 42: ncols+0
Reg 43: col.561+0
Variables:
  name: avg
    offset 0
      (reg/v:DF 21 xmm0 [orig:80 avg ] [80])
      (reg:DF 22 xmm1 [orig:80 avg ] [80])
  name: row
    offset 0
      (reg/v:SI 37 r8 [orig:81 row ] [81])
  name: row.550
    offset 0
      (reg:DI 37 r8 [orig:65 row.550 ] [65])
  name: m
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [31 m+0 S8 A8])
  name: nrows
    offset 0
      (reg/v:SI 6 bp [orig:93 nrows ] [93])
  name: ncols
    offset 0
      (reg/v:SI 42 r13 [orig:94 ncols ] [94])
  name: t
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [29 t+0 S8 A8])
  name: col.558
    offset 0
      (reg:DI 40 r11 [orig:63 col.558 ] [63])
  name: col.559
    offset 0
      (reg/v:SI 5 di [orig:205 col.559 ] [205])
  name: col.561
    offset 0
      (reg:DI 43 r14 [orig:60 col.561 ] [60])
  name: avg.563
    offset 0
      (reg/v:DF 22 xmm1 [orig:59 avg.563 ] [59])

OUT:
Stack adjustment: 96
Reg 5: col.559+0
Reg 6: nrows+0
Reg 21: avg+0
Reg 22: avg.563+0
Reg 37: row.550+0 row+0
Reg 40: col.558+0
Reg 42: ncols+0
Reg 43: col.561+0
Variables:
  name: avg
    offset 0
      (reg/v:DF 21 xmm0 [orig:80 avg ] [80])
      (reg:DF 22 xmm1 [orig:80 avg ] [80])
  name: col.559
    offset 0
      (reg/v:SI 5 di [orig:205 col.559 ] [205])
  name: row.550
    offset 0
      (reg:DI 37 r8 [orig:65 row.550 ] [65])
  name: m
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [31 m+0 S8 A8])
  name: nrows
    offset 0
      (reg/v:SI 6 bp [orig:93 nrows ] [93])
  name: ncols
    offset 0
      (reg/v:SI 42 r13 [orig:94 ncols ] [94])
  name: t
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [29 t+0 S8 A8])
  name: col.558
    offset 0
      (reg:DI 40 r11 [orig:63 col.558 ] [63])
  name: row
    offset 0
      (reg/v:SI 37 r8 [orig:81 row ] [81])
  name: col.561
    offset 0
      (reg:DI 43 r14 [orig:60 col.561 ] [60])
  name: avg.563
    offset 0
      (reg/v:DF 22 xmm1 [orig:59 avg.563 ] [59])


Basic block 61:
IN:
Stack adjustment: 96
Reg 5: col.559+0
Reg 6: nrows+0
Reg 21: avg+0
Reg 22: avg.563+0
Reg 37: row+0 row.550+0
Reg 40: col.558+0
Reg 42: ncols+0
Reg 43: col.561+0
Variables:
  name: avg
    offset 0
      (reg/v:DF 21 xmm0 [orig:80 avg ] [80])
      (reg:DF 22 xmm1 [orig:80 avg ] [80])
  name: row
    offset 0
      (reg/v:SI 37 r8 [orig:81 row ] [81])
  name: row.550
    offset 0
      (reg:DI 37 r8 [orig:65 row.550 ] [65])
  name: m
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [31 m+0 S8 A8])
  name: nrows
    offset 0
      (reg/v:SI 6 bp [orig:93 nrows ] [93])
  name: ncols
    offset 0
      (reg/v:SI 42 r13 [orig:94 ncols ] [94])
  name: t
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [29 t+0 S8 A8])
  name: col.558
    offset 0
      (reg:DI 40 r11 [orig:63 col.558 ] [63])
  name: col.559
    offset 0
      (reg/v:SI 5 di [orig:205 col.559 ] [205])
  name: col.561
    offset 0
      (reg:DI 43 r14 [orig:60 col.561 ] [60])
  name: avg.563
    offset 0
      (reg/v:DF 22 xmm1 [orig:59 avg.563 ] [59])

OUT:
Stack adjustment: 96
Reg 6: nrows+0
Reg 21: avg+0
Reg 22: avg.563+0
Reg 37: row+0
Reg 40: col.558+0
Reg 42: ncols+0
Reg 43: col.561+0
Variables:
  name: avg
    offset 0
      (reg/v:DF 21 xmm0 [orig:80 avg ] [80])
      (reg:DF 22 xmm1 [orig:80 avg ] [80])
  name: m
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [31 m+0 S8 A8])
  name: nrows
    offset 0
      (reg/v:SI 6 bp [orig:93 nrows ] [93])
  name: ncols
    offset 0
      (reg/v:SI 42 r13 [orig:94 ncols ] [94])
  name: t
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [29 t+0 S8 A8])
  name: col.558
    offset 0
      (reg:DI 40 r11 [orig:63 col.558 ] [63])
  name: row
    offset 0
      (reg/v:SI 37 r8 [orig:81 row ] [81])
  name: col.561
    offset 0
      (reg:DI 43 r14 [orig:60 col.561 ] [60])
  name: avg.563
    offset 0
      (reg/v:DF 22 xmm1 [orig:59 avg.563 ] [59])


Basic block 62:
IN:
Stack adjustment: 96
Reg 6: nrows+0
Reg 21: avg+0
Reg 22: avg.563+0
Reg 37: row+0
Reg 40: col.558+0
Reg 42: ncols+0
Reg 43: col.561+0
Variables:
  name: row
    offset 0
      (reg/v:SI 37 r8 [orig:81 row ] [81])
  name: col.561
    offset 0
      (reg:DI 43 r14 [orig:60 col.561 ] [60])
  name: col.558
    offset 0
      (reg:DI 40 r11 [orig:63 col.558 ] [63])
  name: avg.563
    offset 0
      (reg/v:DF 22 xmm1 [orig:59 avg.563 ] [59])
  name: m
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [31 m+0 S8 A8])
  name: nrows
    offset 0
      (reg/v:SI 6 bp [orig:93 nrows ] [93])
  name: avg
    offset 0
      (reg/v:DF 21 xmm0 [orig:80 avg ] [80])
      (reg:DF 22 xmm1 [orig:80 avg ] [80])
  name: t
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [29 t+0 S8 A8])
  name: ncols
    offset 0
      (reg/v:SI 42 r13 [orig:94 ncols ] [94])

OUT:
Stack adjustment: 96
Reg 6: nrows+0
Reg 21: avg+0
Reg 22: avg.563+0
Reg 37: row+0
Reg 40: col.558+0
Reg 42: ncols+0
Reg 43: col.561+0
Variables:
  name: row
    offset 0
      (reg/v:SI 37 r8 [orig:81 row ] [81])
  name: avg
    offset 0
      (reg/v:DF 21 xmm0 [orig:80 avg ] [80])
      (reg:DF 22 xmm1 [orig:80 avg ] [80])
  name: col.558
    offset 0
      (reg:DI 40 r11 [orig:63 col.558 ] [63])
  name: ncols
    offset 0
      (reg/v:SI 42 r13 [orig:94 ncols ] [94])
  name: m
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [31 m+0 S8 A8])
  name: nrows
    offset 0
      (reg/v:SI 6 bp [orig:93 nrows ] [93])
  name: avg.563
    offset 0
      (reg/v:DF 22 xmm1 [orig:59 avg.563 ] [59])
  name: t
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [29 t+0 S8 A8])
  name: col.561
    offset 0
      (reg:DI 43 r14 [orig:60 col.561 ] [60])


Basic block 63:
IN:
Stack adjustment: 96
Reg 6: nrows+0
Reg 21: avg+0
Reg 22: avg.563+0
Reg 37: row+0
Reg 40: col.558+0
Reg 42: ncols+0
Reg 43: col.561+0
Variables:
  name: row
    offset 0
      (reg/v:SI 37 r8 [orig:81 row ] [81])
  name: avg
    offset 0
      (reg/v:DF 21 xmm0 [orig:80 avg ] [80])
      (reg:DF 22 xmm1 [orig:80 avg ] [80])
  name: col.558
    offset 0
      (reg:DI 40 r11 [orig:63 col.558 ] [63])
  name: avg.563
    offset 0
      (reg/v:DF 22 xmm1 [orig:59 avg.563 ] [59])
  name: m
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [31 m+0 S8 A8])
  name: nrows
    offset 0
      (reg/v:SI 6 bp [orig:93 nrows ] [93])
  name: ncols
    offset 0
      (reg/v:SI 42 r13 [orig:94 ncols ] [94])
  name: t
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [29 t+0 S8 A8])
  name: col.561
    offset 0
      (reg:DI 43 r14 [orig:60 col.561 ] [60])

OUT:
Stack adjustment: 96
Reg 6: nrows+0
Reg 21: avg+0
Reg 22: avg.563+0
Reg 37: row+0
Reg 40: col.558+0
Reg 42: ncols+0
Reg 43: col.561+0
Variables:
  name: row
    offset 0
      (reg/v:SI 37 r8 [orig:81 row ] [81])
  name: avg
    offset 0
      (reg/v:DF 21 xmm0 [orig:80 avg ] [80])
      (reg:DF 22 xmm1 [orig:80 avg ] [80])
  name: col.558
    offset 0
      (reg:DI 40 r11 [orig:63 col.558 ] [63])
  name: m
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [31 m+0 S8 A8])
  name: nrows
    offset 0
      (reg/v:SI 6 bp [orig:93 nrows ] [93])
  name: avg.563
    offset 0
      (reg/v:DF 22 xmm1 [orig:59 avg.563 ] [59])
  name: col.561
    offset 0
      (reg:DI 43 r14 [orig:60 col.561 ] [60])
  name: t
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [29 t+0 S8 A8])
  name: ncols
    offset 0
      (reg/v:SI 42 r13 [orig:94 ncols ] [94])


Basic block 64:
IN:
Stack adjustment: 96
Reg 6: nrows+0
Reg 21: avg+0
Reg 22: avg.563+0
Reg 37: row+0
Reg 40: col.558+0
Reg 42: ncols+0
Reg 43: col.561+0
Variables:
  name: row
    offset 0
      (reg/v:SI 37 r8 [orig:81 row ] [81])
  name: avg
    offset 0
      (reg/v:DF 21 xmm0 [orig:80 avg ] [80])
      (reg:DF 22 xmm1 [orig:80 avg ] [80])
  name: col.558
    offset 0
      (reg:DI 40 r11 [orig:63 col.558 ] [63])
  name: ncols
    offset 0
      (reg/v:SI 42 r13 [orig:94 ncols ] [94])
  name: m
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [31 m+0 S8 A8])
  name: nrows
    offset 0
      (reg/v:SI 6 bp [orig:93 nrows ] [93])
  name: avg.563
    offset 0
      (reg/v:DF 22 xmm1 [orig:59 avg.563 ] [59])
  name: t
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [29 t+0 S8 A8])
  name: col.561
    offset 0
      (reg:DI 43 r14 [orig:60 col.561 ] [60])

OUT:
Stack adjustment: 96
Reg 6: nrows+0
Reg 21: avg+0
Reg 22: avg.563+0
Reg 37: row+0
Reg 40: col.558+0
Reg 42: ncols+0
Reg 43: col.561+0
Variables:
  name: row
    offset 0
      (reg/v:SI 37 r8 [orig:81 row ] [81])
  name: avg
    offset 0
      (reg/v:DF 21 xmm0 [orig:80 avg ] [80])
      (reg:DF 22 xmm1 [orig:80 avg ] [80])
  name: col.558
    offset 0
      (reg:DI 40 r11 [orig:63 col.558 ] [63])
  name: avg.563
    offset 0
      (reg/v:DF 22 xmm1 [orig:59 avg.563 ] [59])
  name: m
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [31 m+0 S8 A8])
  name: nrows
    offset 0
      (reg/v:SI 6 bp [orig:93 nrows ] [93])
  name: ncols
    offset 0
      (reg/v:SI 42 r13 [orig:94 ncols ] [94])
  name: t
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [29 t+0 S8 A8])
  name: col.561
    offset 0
      (reg:DI 43 r14 [orig:60 col.561 ] [60])


Basic block 65:
IN:
Stack adjustment: 96
Reg 6: nrows+0
Reg 21: avg+0
Reg 22: avg.563+0
Reg 37: row+0
Reg 40: col.558+0
Reg 42: ncols+0
Reg 43: col.561+0
Variables:
  name: row
    offset 0
      (reg/v:SI 37 r8 [orig:81 row ] [81])
  name: avg
    offset 0
      (reg/v:DF 21 xmm0 [orig:80 avg ] [80])
      (reg:DF 22 xmm1 [orig:80 avg ] [80])
  name: col.558
    offset 0
      (reg:DI 40 r11 [orig:63 col.558 ] [63])
  name: m
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [31 m+0 S8 A8])
  name: nrows
    offset 0
      (reg/v:SI 6 bp [orig:93 nrows ] [93])
  name: avg.563
    offset 0
      (reg/v:DF 22 xmm1 [orig:59 avg.563 ] [59])
  name: col.561
    offset 0
      (reg:DI 43 r14 [orig:60 col.561 ] [60])
  name: t
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [29 t+0 S8 A8])
  name: ncols
    offset 0
      (reg/v:SI 42 r13 [orig:94 ncols ] [94])

OUT:
Stack adjustment: 96
Reg 6: nrows+0
Reg 21: avg+0
Reg 22: avg.563+0
Reg 37: row+0
Reg 40: col.558+0
Reg 42: ncols+0
Reg 43: col.561+0
Variables:
  name: row
    offset 0
      (reg/v:SI 37 r8 [orig:81 row ] [81])
  name: avg
    offset 0
      (reg/v:DF 21 xmm0 [orig:80 avg ] [80])
      (reg:DF 22 xmm1 [orig:80 avg ] [80])
  name: col.558
    offset 0
      (reg:DI 40 r11 [orig:63 col.558 ] [63])
  name: ncols
    offset 0
      (reg/v:SI 42 r13 [orig:94 ncols ] [94])
  name: m
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [31 m+0 S8 A8])
  name: nrows
    offset 0
      (reg/v:SI 6 bp [orig:93 nrows ] [93])
  name: avg.563
    offset 0
      (reg/v:DF 22 xmm1 [orig:59 avg.563 ] [59])
  name: t
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [29 t+0 S8 A8])
  name: col.561
    offset 0
      (reg:DI 43 r14 [orig:60 col.561 ] [60])


Basic block 66:
IN:
Stack adjustment: 96
Reg 6: nrows+0
Reg 21: avg+0
Reg 22: avg.563+0
Reg 37: row+0
Reg 40: col.558+0
Reg 42: ncols+0
Reg 43: col.561+0
Variables:
  name: row
    offset 0
      (reg/v:SI 37 r8 [orig:81 row ] [81])
  name: avg
    offset 0
      (reg/v:DF 21 xmm0 [orig:80 avg ] [80])
      (reg:DF 22 xmm1 [orig:80 avg ] [80])
  name: col.558
    offset 0
      (reg:DI 40 r11 [orig:63 col.558 ] [63])
  name: avg.563
    offset 0
      (reg/v:DF 22 xmm1 [orig:59 avg.563 ] [59])
  name: m
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [31 m+0 S8 A8])
  name: nrows
    offset 0
      (reg/v:SI 6 bp [orig:93 nrows ] [93])
  name: ncols
    offset 0
      (reg/v:SI 42 r13 [orig:94 ncols ] [94])
  name: t
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [29 t+0 S8 A8])
  name: col.561
    offset 0
      (reg:DI 43 r14 [orig:60 col.561 ] [60])

OUT:
Stack adjustment: 96
Reg 6: nrows+0
Reg 21: avg+0
Reg 22: avg.563+0
Reg 37: row+0
Reg 40: col.558+0
Reg 42: ncols+0
Reg 43: col.561+0
Variables:
  name: row
    offset 0
      (reg/v:SI 37 r8 [orig:81 row ] [81])
  name: avg
    offset 0
      (reg/v:DF 21 xmm0 [orig:80 avg ] [80])
      (reg:DF 22 xmm1 [orig:80 avg ] [80])
  name: col.558
    offset 0
      (reg:DI 40 r11 [orig:63 col.558 ] [63])
  name: m
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [31 m+0 S8 A8])
  name: nrows
    offset 0
      (reg/v:SI 6 bp [orig:93 nrows ] [93])
  name: avg.563
    offset 0
      (reg/v:DF 22 xmm1 [orig:59 avg.563 ] [59])
  name: col.561
    offset 0
      (reg:DI 43 r14 [orig:60 col.561 ] [60])
  name: t
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [29 t+0 S8 A8])
  name: ncols
    offset 0
      (reg/v:SI 42 r13 [orig:94 ncols ] [94])


Basic block 67:
IN:
Stack adjustment: 96
Reg 6: nrows+0
Reg 21: avg+0
Reg 22: avg.563+0
Reg 37: row+0
Reg 40: col.558+0
Reg 42: ncols+0
Reg 43: col.561+0
Variables:
  name: row
    offset 0
      (reg/v:SI 37 r8 [orig:81 row ] [81])
  name: avg
    offset 0
      (reg/v:DF 21 xmm0 [orig:80 avg ] [80])
      (reg:DF 22 xmm1 [orig:80 avg ] [80])
  name: col.558
    offset 0
      (reg:DI 40 r11 [orig:63 col.558 ] [63])
  name: ncols
    offset 0
      (reg/v:SI 42 r13 [orig:94 ncols ] [94])
  name: m
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [31 m+0 S8 A8])
  name: nrows
    offset 0
      (reg/v:SI 6 bp [orig:93 nrows ] [93])
  name: avg.563
    offset 0
      (reg/v:DF 22 xmm1 [orig:59 avg.563 ] [59])
  name: t
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [29 t+0 S8 A8])
  name: col.561
    offset 0
      (reg:DI 43 r14 [orig:60 col.561 ] [60])

OUT:
Stack adjustment: 96
Reg 6: nrows+0
Reg 21: avg+0
Reg 22: avg.563+0
Reg 37: row+0
Reg 40: col.558+0
Reg 42: ncols+0
Reg 43: col.561+0
Variables:
  name: row
    offset 0
      (reg/v:SI 37 r8 [orig:81 row ] [81])
  name: avg
    offset 0
      (reg/v:DF 21 xmm0 [orig:80 avg ] [80])
      (reg:DF 22 xmm1 [orig:80 avg ] [80])
  name: col.558
    offset 0
      (reg:DI 40 r11 [orig:63 col.558 ] [63])
  name: avg.563
    offset 0
      (reg/v:DF 22 xmm1 [orig:59 avg.563 ] [59])
  name: m
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [31 m+0 S8 A8])
  name: nrows
    offset 0
      (reg/v:SI 6 bp [orig:93 nrows ] [93])
  name: ncols
    offset 0
      (reg/v:SI 42 r13 [orig:94 ncols ] [94])
  name: t
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [29 t+0 S8 A8])
  name: col.561
    offset 0
      (reg:DI 43 r14 [orig:60 col.561 ] [60])


Basic block 68:
IN:
Stack adjustment: 96
Reg 6: nrows+0
Reg 21: avg+0
Reg 22: avg.563+0
Reg 37: row+0
Reg 40: col.558+0
Reg 42: ncols+0
Reg 43: col.561+0
Variables:
  name: row
    offset 0
      (reg/v:SI 37 r8 [orig:81 row ] [81])
  name: avg
    offset 0
      (reg/v:DF 21 xmm0 [orig:80 avg ] [80])
      (reg:DF 22 xmm1 [orig:80 avg ] [80])
  name: col.558
    offset 0
      (reg:DI 40 r11 [orig:63 col.558 ] [63])
  name: m
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [31 m+0 S8 A8])
  name: nrows
    offset 0
      (reg/v:SI 6 bp [orig:93 nrows ] [93])
  name: avg.563
    offset 0
      (reg/v:DF 22 xmm1 [orig:59 avg.563 ] [59])
  name: col.561
    offset 0
      (reg:DI 43 r14 [orig:60 col.561 ] [60])
  name: t
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [29 t+0 S8 A8])
  name: ncols
    offset 0
      (reg/v:SI 42 r13 [orig:94 ncols ] [94])

OUT:
Stack adjustment: 96
Reg 6: nrows+0
Reg 21: avg+0
Reg 22: avg.563+0
Reg 37: row+0
Reg 40: col.558+0
Reg 42: ncols+0
Reg 43: col.561+0
Variables:
  name: row
    offset 0
      (reg/v:SI 37 r8 [orig:81 row ] [81])
  name: avg
    offset 0
      (reg/v:DF 21 xmm0 [orig:80 avg ] [80])
      (reg:DF 22 xmm1 [orig:80 avg ] [80])
  name: col.558
    offset 0
      (reg:DI 40 r11 [orig:63 col.558 ] [63])
  name: ncols
    offset 0
      (reg/v:SI 42 r13 [orig:94 ncols ] [94])
  name: m
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [31 m+0 S8 A8])
  name: nrows
    offset 0
      (reg/v:SI 6 bp [orig:93 nrows ] [93])
  name: avg.563
    offset 0
      (reg/v:DF 22 xmm1 [orig:59 avg.563 ] [59])
  name: t
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [29 t+0 S8 A8])
  name: col.561
    offset 0
      (reg:DI 43 r14 [orig:60 col.561 ] [60])


Basic block 69:
IN:
Stack adjustment: 96
Reg 6: nrows+0
Reg 21: avg+0
Reg 22: avg.563+0
Reg 37: row+0
Reg 40: col.558+0
Reg 42: ncols+0
Reg 43: col.561+0
Variables:
  name: row
    offset 0
      (reg/v:SI 37 r8 [orig:81 row ] [81])
  name: avg
    offset 0
      (reg/v:DF 21 xmm0 [orig:80 avg ] [80])
      (reg:DF 22 xmm1 [orig:80 avg ] [80])
  name: col.558
    offset 0
      (reg:DI 40 r11 [orig:63 col.558 ] [63])
  name: avg.563
    offset 0
      (reg/v:DF 22 xmm1 [orig:59 avg.563 ] [59])
  name: m
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [31 m+0 S8 A8])
  name: nrows
    offset 0
      (reg/v:SI 6 bp [orig:93 nrows ] [93])
  name: ncols
    offset 0
      (reg/v:SI 42 r13 [orig:94 ncols ] [94])
  name: t
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [29 t+0 S8 A8])
  name: col.561
    offset 0
      (reg:DI 43 r14 [orig:60 col.561 ] [60])

OUT:
Stack adjustment: 96
Reg 6: nrows+0
Reg 21: avg+0
Reg 22: avg.563+0
Reg 40: col.558+0
Reg 42: ncols+0
Variables:
  name: avg
    offset 0
      (reg/v:DF 21 xmm0 [orig:80 avg ] [80])
      (reg:DF 22 xmm1 [orig:80 avg ] [80])
  name: col.558
    offset 0
      (reg:DI 40 r11 [orig:63 col.558 ] [63])
  name: m
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [31 m+0 S8 A8])
  name: nrows
    offset 0
      (reg/v:SI 6 bp [orig:93 nrows ] [93])
  name: avg.563
    offset 0
      (reg/v:DF 22 xmm1 [orig:59 avg.563 ] [59])
  name: t
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [29 t+0 S8 A8])
  name: ncols
    offset 0
      (reg/v:SI 42 r13 [orig:94 ncols ] [94])


Basic block 70:
IN:
Stack adjustment: 96
Reg 6: nrows+0
Reg 21: avg+0
Reg 22: avg.563+0
Reg 37: row+0
Reg 40: col.558+0
Reg 42: ncols+0
Reg 43: col.561+0
Variables:
  name: row
    offset 0
      (reg/v:SI 37 r8 [orig:81 row ] [81])
  name: col.561
    offset 0
      (reg:DI 43 r14 [orig:60 col.561 ] [60])
  name: col.558
    offset 0
      (reg:DI 40 r11 [orig:63 col.558 ] [63])
  name: avg.563
    offset 0
      (reg/v:DF 22 xmm1 [orig:59 avg.563 ] [59])
  name: m
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [31 m+0 S8 A8])
  name: nrows
    offset 0
      (reg/v:SI 6 bp [orig:93 nrows ] [93])
  name: avg
    offset 0
      (reg/v:DF 21 xmm0 [orig:80 avg ] [80])
      (reg:DF 22 xmm1 [orig:80 avg ] [80])
  name: t
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [29 t+0 S8 A8])
  name: ncols
    offset 0
      (reg/v:SI 42 r13 [orig:94 ncols ] [94])

OUT:
Stack adjustment: 96
Reg 6: nrows+0
Reg 21: avg+0
Reg 22: avg.563+0
Reg 37: row+0
Reg 40: col.558+0
Reg 42: ncols+0
Reg 43: col.561+0
Variables:
  name: row
    offset 0
      (reg/v:SI 37 r8 [orig:81 row ] [81])
  name: avg
    offset 0
      (reg/v:DF 21 xmm0 [orig:80 avg ] [80])
      (reg:DF 22 xmm1 [orig:80 avg ] [80])
  name: col.558
    offset 0
      (reg:DI 40 r11 [orig:63 col.558 ] [63])
  name: ncols
    offset 0
      (reg/v:SI 42 r13 [orig:94 ncols ] [94])
  name: m
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [31 m+0 S8 A8])
  name: nrows
    offset 0
      (reg/v:SI 6 bp [orig:93 nrows ] [93])
  name: avg.563
    offset 0
      (reg/v:DF 22 xmm1 [orig:59 avg.563 ] [59])
  name: t
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [29 t+0 S8 A8])
  name: col.561
    offset 0
      (reg:DI 43 r14 [orig:60 col.561 ] [60])


Basic block 71:
IN:
Stack adjustment: 96
Reg 6: nrows+0
Reg 21: avg+0
Reg 22: avg.563+0
Reg 37: row+0
Reg 40: col.558+0
Reg 42: ncols+0
Reg 43: col.561+0
Variables:
  name: row
    offset 0
      (reg/v:SI 37 r8 [orig:81 row ] [81])
  name: avg
    offset 0
      (reg/v:DF 21 xmm0 [orig:80 avg ] [80])
      (reg:DF 22 xmm1 [orig:80 avg ] [80])
  name: col.558
    offset 0
      (reg:DI 40 r11 [orig:63 col.558 ] [63])
  name: avg.563
    offset 0
      (reg/v:DF 22 xmm1 [orig:59 avg.563 ] [59])
  name: m
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [31 m+0 S8 A8])
  name: nrows
    offset 0
      (reg/v:SI 6 bp [orig:93 nrows ] [93])
  name: ncols
    offset 0
      (reg/v:SI 42 r13 [orig:94 ncols ] [94])
  name: t
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [29 t+0 S8 A8])
  name: col.561
    offset 0
      (reg:DI 43 r14 [orig:60 col.561 ] [60])

OUT:
Stack adjustment: 96
Reg 6: nrows+0
Reg 21: avg+0
Reg 22: avg.563+0
Reg 37: row+0
Reg 40: col.558+0
Reg 42: ncols+0
Reg 43: col.561+0
Variables:
  name: row
    offset 0
      (reg/v:SI 37 r8 [orig:81 row ] [81])
  name: avg
    offset 0
      (reg/v:DF 21 xmm0 [orig:80 avg ] [80])
      (reg:DF 22 xmm1 [orig:80 avg ] [80])
  name: col.558
    offset 0
      (reg:DI 40 r11 [orig:63 col.558 ] [63])
  name: m
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [31 m+0 S8 A8])
  name: nrows
    offset 0
      (reg/v:SI 6 bp [orig:93 nrows ] [93])
  name: avg.563
    offset 0
      (reg/v:DF 22 xmm1 [orig:59 avg.563 ] [59])
  name: col.561
    offset 0
      (reg:DI 43 r14 [orig:60 col.561 ] [60])
  name: t
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [29 t+0 S8 A8])
  name: ncols
    offset 0
      (reg/v:SI 42 r13 [orig:94 ncols ] [94])


Basic block 72:
IN:
Stack adjustment: 96
Reg 6: nrows+0
Reg 21: avg+0
Reg 22: avg.563+0
Reg 37: row+0
Reg 40: col.558+0
Reg 42: ncols+0
Reg 43: col.561+0
Variables:
  name: row
    offset 0
      (reg/v:SI 37 r8 [orig:81 row ] [81])
  name: avg
    offset 0
      (reg/v:DF 21 xmm0 [orig:80 avg ] [80])
      (reg:DF 22 xmm1 [orig:80 avg ] [80])
  name: col.558
    offset 0
      (reg:DI 40 r11 [orig:63 col.558 ] [63])
  name: ncols
    offset 0
      (reg/v:SI 42 r13 [orig:94 ncols ] [94])
  name: m
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [31 m+0 S8 A8])
  name: nrows
    offset 0
      (reg/v:SI 6 bp [orig:93 nrows ] [93])
  name: avg.563
    offset 0
      (reg/v:DF 22 xmm1 [orig:59 avg.563 ] [59])
  name: t
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [29 t+0 S8 A8])
  name: col.561
    offset 0
      (reg:DI 43 r14 [orig:60 col.561 ] [60])

OUT:
Stack adjustment: 96
Reg 6: nrows+0
Reg 21: avg+0
Reg 22: avg.563+0
Reg 37: row+0
Reg 40: col.558+0
Reg 42: ncols+0
Variables:
  name: row
    offset 0
      (reg/v:SI 37 r8 [orig:81 row ] [81])
  name: avg
    offset 0
      (reg/v:DF 21 xmm0 [orig:80 avg ] [80])
      (reg:DF 22 xmm1 [orig:80 avg ] [80])
  name: col.558
    offset 0
      (reg:DI 40 r11 [orig:63 col.558 ] [63])
  name: avg.563
    offset 0
      (reg/v:DF 22 xmm1 [orig:59 avg.563 ] [59])
  name: m
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [31 m+0 S8 A8])
  name: nrows
    offset 0
      (reg/v:SI 6 bp [orig:93 nrows ] [93])
  name: ncols
    offset 0
      (reg/v:SI 42 r13 [orig:94 ncols ] [94])
  name: t
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [29 t+0 S8 A8])


Basic block 73:
IN:
Stack adjustment: 96
Reg 6: nrows+0
Reg 21: avg+0
Reg 22: avg.563+0
Reg 37: row+0
Reg 40: col.558+0
Reg 42: ncols+0
Reg 43: col.561+0
Variables:
  name: row
    offset 0
      (reg/v:SI 37 r8 [orig:81 row ] [81])
  name: avg
    offset 0
      (reg/v:DF 21 xmm0 [orig:80 avg ] [80])
      (reg:DF 22 xmm1 [orig:80 avg ] [80])
  name: col.558
    offset 0
      (reg:DI 40 r11 [orig:63 col.558 ] [63])
  name: m
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [31 m+0 S8 A8])
  name: nrows
    offset 0
      (reg/v:SI 6 bp [orig:93 nrows ] [93])
  name: avg.563
    offset 0
      (reg/v:DF 22 xmm1 [orig:59 avg.563 ] [59])
  name: col.561
    offset 0
      (reg:DI 43 r14 [orig:60 col.561 ] [60])
  name: t
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [29 t+0 S8 A8])
  name: ncols
    offset 0
      (reg/v:SI 42 r13 [orig:94 ncols ] [94])

OUT:
Stack adjustment: 96
Reg 6: nrows+0
Reg 21: avg+0
Reg 22: avg.563+0
Reg 37: row+0
Reg 40: col.558+0
Reg 42: ncols+0
Reg 43: col.561+0
Variables:
  name: row
    offset 0
      (reg/v:SI 37 r8 [orig:81 row ] [81])
  name: avg
    offset 0
      (reg/v:DF 21 xmm0 [orig:80 avg ] [80])
      (reg:DF 22 xmm1 [orig:80 avg ] [80])
  name: col.558
    offset 0
      (reg:DI 40 r11 [orig:63 col.558 ] [63])
  name: ncols
    offset 0
      (reg/v:SI 42 r13 [orig:94 ncols ] [94])
  name: m
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [31 m+0 S8 A8])
  name: nrows
    offset 0
      (reg/v:SI 6 bp [orig:93 nrows ] [93])
  name: avg.563
    offset 0
      (reg/v:DF 22 xmm1 [orig:59 avg.563 ] [59])
  name: t
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [29 t+0 S8 A8])
  name: col.561
    offset 0
      (reg:DI 43 r14 [orig:60 col.561 ] [60])


Basic block 74:
IN:
Stack adjustment: 96
Reg 6: nrows+0
Reg 21: avg+0
Reg 22: avg.563+0
Reg 37: row+0
Reg 40: col.558+0
Reg 42: ncols+0
Reg 43: col.561+0
Variables:
  name: row
    offset 0
      (reg/v:SI 37 r8 [orig:81 row ] [81])
  name: avg
    offset 0
      (reg/v:DF 21 xmm0 [orig:80 avg ] [80])
      (reg:DF 22 xmm1 [orig:80 avg ] [80])
  name: col.558
    offset 0
      (reg:DI 40 r11 [orig:63 col.558 ] [63])
  name: avg.563
    offset 0
      (reg/v:DF 22 xmm1 [orig:59 avg.563 ] [59])
  name: m
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [31 m+0 S8 A8])
  name: nrows
    offset 0
      (reg/v:SI 6 bp [orig:93 nrows ] [93])
  name: ncols
    offset 0
      (reg/v:SI 42 r13 [orig:94 ncols ] [94])
  name: t
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [29 t+0 S8 A8])
  name: col.561
    offset 0
      (reg:DI 43 r14 [orig:60 col.561 ] [60])

OUT:
Stack adjustment: 96
Reg 6: nrows+0
Reg 21: avg+0
Reg 22: avg.563+0
Reg 37: row+0
Reg 40: col.558+0
Reg 42: ncols+0
Reg 43: col.561+0
Variables:
  name: row
    offset 0
      (reg/v:SI 37 r8 [orig:81 row ] [81])
  name: avg
    offset 0
      (reg/v:DF 21 xmm0 [orig:80 avg ] [80])
      (reg:DF 22 xmm1 [orig:80 avg ] [80])
  name: col.558
    offset 0
      (reg:DI 40 r11 [orig:63 col.558 ] [63])
  name: m
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [31 m+0 S8 A8])
  name: nrows
    offset 0
      (reg/v:SI 6 bp [orig:93 nrows ] [93])
  name: avg.563
    offset 0
      (reg/v:DF 22 xmm1 [orig:59 avg.563 ] [59])
  name: col.561
    offset 0
      (reg:DI 43 r14 [orig:60 col.561 ] [60])
  name: t
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [29 t+0 S8 A8])
  name: ncols
    offset 0
      (reg/v:SI 42 r13 [orig:94 ncols ] [94])


Basic block 75:
IN:
Stack adjustment: 96
Reg 6: nrows+0
Reg 21: avg+0
Reg 22: avg.563+0
Reg 37: row+0
Reg 40: col.558+0
Reg 42: ncols+0
Reg 43: col.561+0
Variables:
  name: row
    offset 0
      (reg/v:SI 37 r8 [orig:81 row ] [81])
  name: avg
    offset 0
      (reg/v:DF 21 xmm0 [orig:80 avg ] [80])
      (reg:DF 22 xmm1 [orig:80 avg ] [80])
  name: col.558
    offset 0
      (reg:DI 40 r11 [orig:63 col.558 ] [63])
  name: ncols
    offset 0
      (reg/v:SI 42 r13 [orig:94 ncols ] [94])
  name: m
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [31 m+0 S8 A8])
  name: nrows
    offset 0
      (reg/v:SI 6 bp [orig:93 nrows ] [93])
  name: avg.563
    offset 0
      (reg/v:DF 22 xmm1 [orig:59 avg.563 ] [59])
  name: t
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [29 t+0 S8 A8])
  name: col.561
    offset 0
      (reg:DI 43 r14 [orig:60 col.561 ] [60])

OUT:
Stack adjustment: 96
Reg 6: nrows+0
Reg 21: avg+0
Reg 22: avg.563+0
Reg 37: row+0
Reg 40: col.558+0
Reg 42: ncols+0
Reg 43: col.561+0
Variables:
  name: row
    offset 0
      (reg/v:SI 37 r8 [orig:81 row ] [81])
  name: avg
    offset 0
      (reg/v:DF 21 xmm0 [orig:80 avg ] [80])
      (reg:DF 22 xmm1 [orig:80 avg ] [80])
  name: col.558
    offset 0
      (reg:DI 40 r11 [orig:63 col.558 ] [63])
  name: avg.563
    offset 0
      (reg/v:DF 22 xmm1 [orig:59 avg.563 ] [59])
  name: m
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [31 m+0 S8 A8])
  name: nrows
    offset 0
      (reg/v:SI 6 bp [orig:93 nrows ] [93])
  name: ncols
    offset 0
      (reg/v:SI 42 r13 [orig:94 ncols ] [94])
  name: t
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [29 t+0 S8 A8])
  name: col.561
    offset 0
      (reg:DI 43 r14 [orig:60 col.561 ] [60])


Basic block 76:
IN:
Stack adjustment: 96
Reg 6: nrows+0
Reg 21: avg+0
Reg 22: avg.563+0
Reg 37: row+0
Reg 40: col.558+0
Reg 42: ncols+0
Reg 43: col.561+0
Variables:
  name: row
    offset 0
      (reg/v:SI 37 r8 [orig:81 row ] [81])
  name: avg
    offset 0
      (reg/v:DF 21 xmm0 [orig:80 avg ] [80])
      (reg:DF 22 xmm1 [orig:80 avg ] [80])
  name: col.558
    offset 0
      (reg:DI 40 r11 [orig:63 col.558 ] [63])
  name: m
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [31 m+0 S8 A8])
  name: nrows
    offset 0
      (reg/v:SI 6 bp [orig:93 nrows ] [93])
  name: avg.563
    offset 0
      (reg/v:DF 22 xmm1 [orig:59 avg.563 ] [59])
  name: col.561
    offset 0
      (reg:DI 43 r14 [orig:60 col.561 ] [60])
  name: t
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [29 t+0 S8 A8])
  name: ncols
    offset 0
      (reg/v:SI 42 r13 [orig:94 ncols ] [94])

OUT:
Stack adjustment: 96
Reg 6: nrows+0
Reg 21: avg+0
Reg 22: avg.563+0
Reg 37: row+0
Reg 40: col.558+0
Reg 42: ncols+0
Variables:
  name: row
    offset 0
      (reg/v:SI 37 r8 [orig:81 row ] [81])
  name: avg
    offset 0
      (reg/v:DF 21 xmm0 [orig:80 avg ] [80])
      (reg:DF 22 xmm1 [orig:80 avg ] [80])
  name: col.558
    offset 0
      (reg:DI 40 r11 [orig:63 col.558 ] [63])
  name: ncols
    offset 0
      (reg/v:SI 42 r13 [orig:94 ncols ] [94])
  name: m
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [31 m+0 S8 A8])
  name: nrows
    offset 0
      (reg/v:SI 6 bp [orig:93 nrows ] [93])
  name: avg.563
    offset 0
      (reg/v:DF 22 xmm1 [orig:59 avg.563 ] [59])
  name: t
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [29 t+0 S8 A8])


Basic block 77:
IN:
Stack adjustment: 96
Reg 5: col.559+0
Reg 6: nrows+0
Reg 21: avg+0
Reg 22: avg.563+0
Reg 37: row+0 row.550+0
Reg 40: col.558+0
Reg 42: ncols+0
Reg 43: col.561+0
Variables:
  name: avg
    offset 0
      (reg/v:DF 21 xmm0 [orig:80 avg ] [80])
      (reg:DF 22 xmm1 [orig:80 avg ] [80])
  name: row
    offset 0
      (reg/v:SI 37 r8 [orig:81 row ] [81])
  name: row.550
    offset 0
      (reg:DI 37 r8 [orig:65 row.550 ] [65])
  name: m
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [31 m+0 S8 A8])
  name: nrows
    offset 0
      (reg/v:SI 6 bp [orig:93 nrows ] [93])
  name: ncols
    offset 0
      (reg/v:SI 42 r13 [orig:94 ncols ] [94])
  name: t
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [29 t+0 S8 A8])
  name: col.558
    offset 0
      (reg:DI 40 r11 [orig:63 col.558 ] [63])
  name: col.559
    offset 0
      (reg/v:SI 5 di [orig:205 col.559 ] [205])
  name: col.561
    offset 0
      (reg:DI 43 r14 [orig:60 col.561 ] [60])
  name: avg.563
    offset 0
      (reg/v:DF 22 xmm1 [orig:59 avg.563 ] [59])

OUT:
Stack adjustment: 96
Reg 5: col.559+0
Reg 6: nrows+0
Reg 21: avg+0
Reg 22: avg.563+0
Reg 37: row.550+0 row+0
Reg 40: col.558+0
Reg 42: ncols+0
Reg 43: col.561+0
Variables:
  name: avg
    offset 0
      (reg/v:DF 21 xmm0 [orig:80 avg ] [80])
      (reg:DF 22 xmm1 [orig:80 avg ] [80])
  name: col.559
    offset 0
      (reg/v:SI 5 di [orig:205 col.559 ] [205])
  name: row.550
    offset 0
      (reg:DI 37 r8 [orig:65 row.550 ] [65])
  name: m
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [31 m+0 S8 A8])
  name: nrows
    offset 0
      (reg/v:SI 6 bp [orig:93 nrows ] [93])
  name: ncols
    offset 0
      (reg/v:SI 42 r13 [orig:94 ncols ] [94])
  name: t
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [29 t+0 S8 A8])
  name: col.558
    offset 0
      (reg:DI 40 r11 [orig:63 col.558 ] [63])
  name: row
    offset 0
      (reg/v:SI 37 r8 [orig:81 row ] [81])
  name: col.561
    offset 0
      (reg:DI 43 r14 [orig:60 col.561 ] [60])
  name: avg.563
    offset 0
      (reg/v:DF 22 xmm1 [orig:59 avg.563 ] [59])


Basic block 78:
IN:
Stack adjustment: 96
Reg 5: col.559+0
Reg 6: nrows+0
Reg 21: avg+0
Reg 22: avg.563+0
Reg 37: row+0 row.550+0
Reg 40: col.558+0
Reg 42: ncols+0
Reg 43: col.561+0
Variables:
  name: avg
    offset 0
      (reg/v:DF 21 xmm0 [orig:80 avg ] [80])
      (reg:DF 22 xmm1 [orig:80 avg ] [80])
  name: col.559
    offset 0
      (reg/v:SI 5 di [orig:205 col.559 ] [205])
  name: row.550
    offset 0
      (reg:DI 37 r8 [orig:65 row.550 ] [65])
  name: m
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [31 m+0 S8 A8])
  name: nrows
    offset 0
      (reg/v:SI 6 bp [orig:93 nrows ] [93])
  name: ncols
    offset 0
      (reg/v:SI 42 r13 [orig:94 ncols ] [94])
  name: t
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [29 t+0 S8 A8])
  name: col.558
    offset 0
      (reg:DI 40 r11 [orig:63 col.558 ] [63])
  name: row
    offset 0
      (reg/v:SI 37 r8 [orig:81 row ] [81])
  name: col.561
    offset 0
      (reg:DI 43 r14 [orig:60 col.561 ] [60])
  name: avg.563
    offset 0
      (reg/v:DF 22 xmm1 [orig:59 avg.563 ] [59])

OUT:
Stack adjustment: 96
Reg 42: ncols+0
Reg 43: col+0
Variables:
  name: avg
    offset 0
      (reg:DF 22 xmm1 [orig:80 avg ] [80])
  name: col
    offset 0
      (reg/v:SI 43 r14 [orig:273 col ] [273])
  name: m
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [31 m+0 S8 A8])
  name: ncols
    offset 0
      (reg/v:SI 42 r13 [orig:94 ncols ] [94])
  name: t
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [29 t+0 S8 A8])


Basic block 79:
IN:
Stack adjustment: 96
Reg 42: ncols+0
Reg 43: col+0
Variables:
  name: col
    offset 0
      (reg/v:SI 43 r14 [orig:273 col ] [273])
  name: avg
    offset 0
      (reg:DF 22 xmm1 [orig:80 avg ] [80])
  name: ncols
    offset 0
      (reg/v:SI 42 r13 [orig:94 ncols ] [94])
  name: m
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [31 m+0 S8 A8])
  name: t
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [29 t+0 S8 A8])

OUT:
Stack adjustment: 96
Reg 42: ncols+0
Reg 43: col+0
Variables:
  name: col
    offset 0
      (reg/v:SI 43 r14 [orig:273 col ] [273])
  name: avg
    offset 0
      (reg:DF 22 xmm1 [orig:80 avg ] [80])
  name: ncols
    offset 0
      (reg/v:SI 42 r13 [orig:94 ncols ] [94])
  name: m
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [31 m+0 S8 A8])
  name: t
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [29 t+0 S8 A8])


Basic block 80:
IN:
Stack adjustment: 96
Reg 42: ncols+0
Reg 43: col+0
Variables:
  name: col
    offset 0
      (reg/v:SI 43 r14 [orig:273 col ] [273])
  name: avg
    offset 0
      (reg:DF 22 xmm1 [orig:80 avg ] [80])
  name: ncols
    offset 0
      (reg/v:SI 42 r13 [orig:94 ncols ] [94])
  name: m
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [31 m+0 S8 A8])
  name: t
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [29 t+0 S8 A8])

OUT:
Stack adjustment: 96
Reg 42: ncols+0
Reg 43: col+0
Variables:
  name: col
    offset 0
      (reg/v:SI 43 r14 [orig:273 col ] [273])
  name: avg
    offset 0
      (reg:DF 22 xmm1 [orig:80 avg ] [80])
  name: ncols
    offset 0
      (reg/v:SI 42 r13 [orig:94 ncols ] [94])
  name: m
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [31 m+0 S8 A8])
  name: t
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [29 t+0 S8 A8])


Basic block 81:
IN:
Stack adjustment: 96
Reg 42: ncols+0
Reg 43: col+0
Variables:
  name: col
    offset 0
      (reg/v:SI 43 r14 [orig:273 col ] [273])
  name: avg
    offset 0
      (reg:DF 22 xmm1 [orig:80 avg ] [80])
  name: ncols
    offset 0
      (reg/v:SI 42 r13 [orig:94 ncols ] [94])
  name: m
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [31 m+0 S8 A8])
  name: t
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [29 t+0 S8 A8])

OUT:
Stack adjustment: 96
Reg 42: ncols+0
Reg 43: col+0
Variables:
  name: col
    offset 0
      (reg/v:SI 43 r14 [orig:273 col ] [273])
  name: avg
    offset 0
      (reg:DF 22 xmm1 [orig:80 avg ] [80])
  name: ncols
    offset 0
      (reg/v:SI 42 r13 [orig:94 ncols ] [94])
  name: m
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [31 m+0 S8 A8])
  name: t
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [29 t+0 S8 A8])


Basic block 82:
IN:
Stack adjustment: 96
Reg 42: ncols+0
Reg 43: col+0
Variables:
  name: col
    offset 0
      (reg/v:SI 43 r14 [orig:273 col ] [273])
  name: avg
    offset 0
      (reg:DF 22 xmm1 [orig:80 avg ] [80])
  name: ncols
    offset 0
      (reg/v:SI 42 r13 [orig:94 ncols ] [94])
  name: m
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [31 m+0 S8 A8])
  name: t
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [29 t+0 S8 A8])

OUT:
Stack adjustment: 96
Reg 42: ncols+0
Reg 43: col+0
Variables:
  name: col
    offset 0
      (reg/v:SI 43 r14 [orig:273 col ] [273])
  name: avg
    offset 0
      (reg:DF 22 xmm1 [orig:80 avg ] [80])
  name: ncols
    offset 0
      (reg/v:SI 42 r13 [orig:94 ncols ] [94])
  name: m
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [31 m+0 S8 A8])
  name: t
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [29 t+0 S8 A8])


Basic block 83:
IN:
Stack adjustment: 96
Reg 42: ncols+0
Reg 43: col+0
Variables:
  name: col
    offset 0
      (reg/v:SI 43 r14 [orig:273 col ] [273])
  name: avg
    offset 0
      (reg:DF 22 xmm1 [orig:80 avg ] [80])
  name: ncols
    offset 0
      (reg/v:SI 42 r13 [orig:94 ncols ] [94])
  name: m
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [31 m+0 S8 A8])
  name: t
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [29 t+0 S8 A8])

OUT:
Stack adjustment: 96
Reg 42: ncols+0
Reg 43: col+0
Variables:
  name: col
    offset 0
      (reg/v:SI 43 r14 [orig:273 col ] [273])
  name: avg
    offset 0
      (reg:DF 22 xmm1 [orig:80 avg ] [80])
  name: ncols
    offset 0
      (reg/v:SI 42 r13 [orig:94 ncols ] [94])
  name: m
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [31 m+0 S8 A8])
  name: t
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [29 t+0 S8 A8])


Basic block 84:
IN:
Stack adjustment: 96
Reg 42: ncols+0
Reg 43: col+0
Variables:
  name: col
    offset 0
      (reg/v:SI 43 r14 [orig:273 col ] [273])
  name: avg
    offset 0
      (reg:DF 22 xmm1 [orig:80 avg ] [80])
  name: ncols
    offset 0
      (reg/v:SI 42 r13 [orig:94 ncols ] [94])
  name: m
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [31 m+0 S8 A8])
  name: t
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [29 t+0 S8 A8])

OUT:
Stack adjustment: 96
Reg 42: ncols+0
Reg 43: col+0
Variables:
  name: col
    offset 0
      (reg/v:SI 43 r14 [orig:273 col ] [273])
  name: avg
    offset 0
      (reg:DF 22 xmm1 [orig:80 avg ] [80])
  name: ncols
    offset 0
      (reg/v:SI 42 r13 [orig:94 ncols ] [94])
  name: m
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [31 m+0 S8 A8])
  name: t
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [29 t+0 S8 A8])


Basic block 85:
IN:
Stack adjustment: 96
Reg 42: ncols+0
Reg 43: col+0
Variables:
  name: col
    offset 0
      (reg/v:SI 43 r14 [orig:273 col ] [273])
  name: avg
    offset 0
      (reg:DF 22 xmm1 [orig:80 avg ] [80])
  name: ncols
    offset 0
      (reg/v:SI 42 r13 [orig:94 ncols ] [94])
  name: m
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [31 m+0 S8 A8])
  name: t
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [29 t+0 S8 A8])

OUT:
Stack adjustment: 96
Reg 42: ncols+0
Reg 43: col+0
Variables:
  name: col
    offset 0
      (reg/v:SI 43 r14 [orig:273 col ] [273])
  name: avg
    offset 0
      (reg:DF 22 xmm1 [orig:80 avg ] [80])
  name: ncols
    offset 0
      (reg/v:SI 42 r13 [orig:94 ncols ] [94])
  name: m
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [31 m+0 S8 A8])
  name: t
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [29 t+0 S8 A8])


Basic block 86:
IN:
Stack adjustment: 96
Reg 42: ncols+0
Reg 43: col+0
Variables:
  name: col
    offset 0
      (reg/v:SI 43 r14 [orig:273 col ] [273])
  name: avg
    offset 0
      (reg:DF 22 xmm1 [orig:80 avg ] [80])
  name: ncols
    offset 0
      (reg/v:SI 42 r13 [orig:94 ncols ] [94])
  name: m
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [31 m+0 S8 A8])
  name: t
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [29 t+0 S8 A8])

OUT:
Stack adjustment: 96
Reg 42: ncols+0
Variables:
  name: avg
    offset 0
      (reg:DF 22 xmm1 [orig:80 avg ] [80])
  name: ncols
    offset 0
      (reg/v:SI 42 r13 [orig:94 ncols ] [94])
  name: m
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [31 m+0 S8 A8])
  name: t
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [29 t+0 S8 A8])


Basic block 87:
IN:
Stack adjustment: 96
Reg 42: ncols+0
Reg 43: col+0
Variables:
  name: m
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [31 m+0 S8 A8])
  name: avg
    offset 0
      (reg:DF 22 xmm1 [orig:80 avg ] [80])
  name: ncols
    offset 0
      (reg/v:SI 42 r13 [orig:94 ncols ] [94])
  name: col
    offset 0
      (reg/v:SI 43 r14 [orig:273 col ] [273])
  name: t
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [29 t+0 S8 A8])

OUT:
Stack adjustment: 96
Reg 42: ncols+0
Reg 43: col+0
Variables:
  name: m
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [31 m+0 S8 A8])
  name: avg
    offset 0
      (reg:DF 22 xmm1 [orig:80 avg ] [80])
  name: ncols
    offset 0
      (reg/v:SI 42 r13 [orig:94 ncols ] [94])
  name: col
    offset 0
      (reg/v:SI 43 r14 [orig:273 col ] [273])
  name: t
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [29 t+0 S8 A8])


Basic block 88:
IN:
Stack adjustment: 96
Reg 42: ncols+0
Reg 43: col+0
Variables:
  name: m
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [31 m+0 S8 A8])
  name: avg
    offset 0
      (reg:DF 22 xmm1 [orig:80 avg ] [80])
  name: ncols
    offset 0
      (reg/v:SI 42 r13 [orig:94 ncols ] [94])
  name: col
    offset 0
      (reg/v:SI 43 r14 [orig:273 col ] [273])
  name: t
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [29 t+0 S8 A8])

OUT:
Stack adjustment: 96
Reg 42: ncols+0
Reg 43: col+0
Variables:
  name: m
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [31 m+0 S8 A8])
  name: avg
    offset 0
      (reg:DF 22 xmm1 [orig:80 avg ] [80])
  name: ncols
    offset 0
      (reg/v:SI 42 r13 [orig:94 ncols ] [94])
  name: col
    offset 0
      (reg/v:SI 43 r14 [orig:273 col ] [273])
  name: t
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [29 t+0 S8 A8])


Basic block 89:
IN:
Stack adjustment: 96
Reg 42: ncols+0
Reg 43: col+0
Variables:
  name: m
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [31 m+0 S8 A8])
  name: avg
    offset 0
      (reg:DF 22 xmm1 [orig:80 avg ] [80])
  name: ncols
    offset 0
      (reg/v:SI 42 r13 [orig:94 ncols ] [94])
  name: col
    offset 0
      (reg/v:SI 43 r14 [orig:273 col ] [273])
  name: t
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [29 t+0 S8 A8])

OUT:
Stack adjustment: 96
Reg 42: ncols+0
Reg 43: col+0
Variables:
  name: m
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [31 m+0 S8 A8])
  name: avg
    offset 0
      (reg:DF 22 xmm1 [orig:80 avg ] [80])
  name: ncols
    offset 0
      (reg/v:SI 42 r13 [orig:94 ncols ] [94])
  name: col
    offset 0
      (reg/v:SI 43 r14 [orig:273 col ] [273])
  name: t
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [29 t+0 S8 A8])


Basic block 90:
IN:
Stack adjustment: 96
Reg 42: ncols+0
Reg 43: col+0
Variables:
  name: m
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [31 m+0 S8 A8])
  name: avg
    offset 0
      (reg:DF 22 xmm1 [orig:80 avg ] [80])
  name: ncols
    offset 0
      (reg/v:SI 42 r13 [orig:94 ncols ] [94])
  name: col
    offset 0
      (reg/v:SI 43 r14 [orig:273 col ] [273])
  name: t
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [29 t+0 S8 A8])

OUT:
Stack adjustment: 96
Reg 42: ncols+0
Reg 43: col+0
Variables:
  name: m
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [31 m+0 S8 A8])
  name: avg
    offset 0
      (reg:DF 22 xmm1 [orig:80 avg ] [80])
  name: ncols
    offset 0
      (reg/v:SI 42 r13 [orig:94 ncols ] [94])
  name: col
    offset 0
      (reg/v:SI 43 r14 [orig:273 col ] [273])
  name: t
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [29 t+0 S8 A8])


Basic block 91:
IN:
Stack adjustment: 96
Reg 42: ncols+0
Reg 43: col+0
Variables:
  name: m
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [31 m+0 S8 A8])
  name: avg
    offset 0
      (reg:DF 22 xmm1 [orig:80 avg ] [80])
  name: ncols
    offset 0
      (reg/v:SI 42 r13 [orig:94 ncols ] [94])
  name: col
    offset 0
      (reg/v:SI 43 r14 [orig:273 col ] [273])
  name: t
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [29 t+0 S8 A8])

OUT:
Stack adjustment: 96
Reg 42: ncols+0
Reg 43: col+0
Variables:
  name: m
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [31 m+0 S8 A8])
  name: avg
    offset 0
      (reg:DF 22 xmm1 [orig:80 avg ] [80])
  name: ncols
    offset 0
      (reg/v:SI 42 r13 [orig:94 ncols ] [94])
  name: col
    offset 0
      (reg/v:SI 43 r14 [orig:273 col ] [273])
  name: t
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [29 t+0 S8 A8])


Basic block 92:
IN:
Stack adjustment: 96
Reg 42: ncols+0
Reg 43: col+0
Variables:
  name: m
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [31 m+0 S8 A8])
  name: avg
    offset 0
      (reg:DF 22 xmm1 [orig:80 avg ] [80])
  name: ncols
    offset 0
      (reg/v:SI 42 r13 [orig:94 ncols ] [94])
  name: col
    offset 0
      (reg/v:SI 43 r14 [orig:273 col ] [273])
  name: t
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [29 t+0 S8 A8])

OUT:
Stack adjustment: 96
Reg 42: ncols+0
Reg 43: col+0
Variables:
  name: m
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [31 m+0 S8 A8])
  name: avg
    offset 0
      (reg:DF 22 xmm1 [orig:80 avg ] [80])
  name: ncols
    offset 0
      (reg/v:SI 42 r13 [orig:94 ncols ] [94])
  name: col
    offset 0
      (reg/v:SI 43 r14 [orig:273 col ] [273])
  name: t
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [29 t+0 S8 A8])


Basic block 93:
IN:
Stack adjustment: 96
Reg 42: ncols+0
Reg 43: col+0
Variables:
  name: m
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [31 m+0 S8 A8])
  name: avg
    offset 0
      (reg:DF 22 xmm1 [orig:80 avg ] [80])
  name: ncols
    offset 0
      (reg/v:SI 42 r13 [orig:94 ncols ] [94])
  name: col
    offset 0
      (reg/v:SI 43 r14 [orig:273 col ] [273])
  name: t
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [29 t+0 S8 A8])

OUT:
Stack adjustment: 96
Reg 42: ncols+0
Reg 43: col+0
Variables:
  name: m
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [31 m+0 S8 A8])
  name: avg
    offset 0
      (reg:DF 22 xmm1 [orig:80 avg ] [80])
  name: ncols
    offset 0
      (reg/v:SI 42 r13 [orig:94 ncols ] [94])
  name: col
    offset 0
      (reg/v:SI 43 r14 [orig:273 col ] [273])
  name: t
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [29 t+0 S8 A8])


Basic block 94:
IN:
Stack adjustment: 96
Reg 5: col.559+0
Reg 6: nrows+0
Reg 21: avg+0
Reg 22: avg.563+0
Reg 37: row.550+0
Reg 40: col.558+0
Reg 42: ncols+0
Reg 43: col.561+0 col+0
Variables:
  name: avg
    offset 0
      (reg:DF 22 xmm1 [orig:80 avg ] [80])
      (reg/v:DF 21 xmm0 [orig:80 avg ] [80])
  name: col
    offset 0
      (reg/v:SI 43 r14 [orig:273 col ] [273])
  name: row.550
    offset 0
      (reg:DI 37 r8 [orig:65 row.550 ] [65])
  name: m
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [31 m+0 S8 A8])
  name: nrows
    offset 0
      (reg/v:SI 6 bp [orig:93 nrows ] [93])
  name: ncols
    offset 0
      (reg/v:SI 42 r13 [orig:94 ncols ] [94])
  name: t
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [29 t+0 S8 A8])
  name: col.558
    offset 0
      (reg:DI 40 r11 [orig:63 col.558 ] [63])
  name: col.559
    offset 0
      (reg/v:SI 5 di [orig:205 col.559 ] [205])
  name: col.561
    offset 0
      (reg:DI 43 r14 [orig:60 col.561 ] [60])
  name: avg.563
    offset 0
      (reg/v:DF 22 xmm1 [orig:59 avg.563 ] [59])

OUT:
Stack adjustment: 8
Variables:
  name: avg
    offset 0
      (reg:DF 22 xmm1 [orig:80 avg ] [80])
  name: m
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [31 m+0 S8 A8])
  name: t
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [29 t+0 S8 A8])


Basic block 95:
IN:
Stack adjustment: 96
Reg 6: nrows+0
Reg 42: ncols+0
Reg 43: col.561+0
Variables:
  name: m
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [31 m+0 S8 A8])
  name: nrows
    offset 0
      (reg/v:SI 6 bp [orig:93 nrows ] [93])
  name: ncols
    offset 0
      (reg/v:SI 42 r13 [orig:94 ncols ] [94])
  name: col.561
    offset 0
      (reg:DI 43 r14 [orig:60 col.561 ] [60])
  name: t
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [29 t+0 S8 A8])

OUT:
Stack adjustment: 96
Reg 6: nrows+0
Reg 42: ncols+0
Reg 43: col.561+0
Variables:
  name: m
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [31 m+0 S8 A8])
  name: nrows
    offset 0
      (reg/v:SI 6 bp [orig:93 nrows ] [93])
  name: ncols
    offset 0
      (reg/v:SI 42 r13 [orig:94 ncols ] [94])
  name: col.561
    offset 0
      (reg:DI 43 r14 [orig:60 col.561 ] [60])
  name: t
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [29 t+0 S8 A8])


Basic block 96:
IN:
Stack adjustment: 96
Reg 6: nrows+0
Reg 42: ncols+0
Variables:
  name: m
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [31 m+0 S8 A8])
  name: nrows
    offset 0
      (reg/v:SI 6 bp [orig:93 nrows ] [93])
  name: ncols
    offset 0
      (reg/v:SI 42 r13 [orig:94 ncols ] [94])

OUT:
Stack adjustment: 96
Reg 6: nrows+0
Reg 42: ncols+0
Variables:
  name: m
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [31 m+0 S8 A8])
  name: nrows
    offset 0
      (reg/v:SI 6 bp [orig:93 nrows ] [93])
  name: ncols
    offset 0
      (reg/v:SI 42 r13 [orig:94 ncols ] [94])


Basic block 97:
IN:
Stack adjustment: 96
Reg 6: nrows+0
Reg 42: ncols+0
Reg 43: col.561+0
Variables:
  name: m
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [31 m+0 S8 A8])
  name: nrows
    offset 0
      (reg/v:SI 6 bp [orig:93 nrows ] [93])
  name: ncols
    offset 0
      (reg/v:SI 42 r13 [orig:94 ncols ] [94])
  name: col.561
    offset 0
      (reg:DI 43 r14 [orig:60 col.561 ] [60])
  name: t
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [29 t+0 S8 A8])

OUT:
Stack adjustment: 96
Reg 6: nrows+0
Reg 42: ncols+0
Reg 43: col.561+0
Variables:
  name: m
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [31 m+0 S8 A8])
  name: nrows
    offset 0
      (reg/v:SI 6 bp [orig:93 nrows ] [93])
  name: ncols
    offset 0
      (reg/v:SI 42 r13 [orig:94 ncols ] [94])
  name: col.561
    offset 0
      (reg:DI 43 r14 [orig:60 col.561 ] [60])
  name: t
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [29 t+0 S8 A8])


Basic block 98:
IN:
Stack adjustment: 96
Reg 6: nrows+0
Reg 42: ncols+0
Reg 43: col.561+0
Variables:
  name: m
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [31 m+0 S8 A8])
  name: nrows
    offset 0
      (reg/v:SI 6 bp [orig:93 nrows ] [93])
  name: ncols
    offset 0
      (reg/v:SI 42 r13 [orig:94 ncols ] [94])
  name: col.561
    offset 0
      (reg:DI 43 r14 [orig:60 col.561 ] [60])
  name: t
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [29 t+0 S8 A8])

OUT:
Stack adjustment: 96
Reg 6: nrows+0
Reg 42: ncols+0
Reg 43: col.561+0
Variables:
  name: m
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [31 m+0 S8 A8])
  name: nrows
    offset 0
      (reg/v:SI 6 bp [orig:93 nrows ] [93])
  name: ncols
    offset 0
      (reg/v:SI 42 r13 [orig:94 ncols ] [94])
  name: col.561
    offset 0
      (reg:DI 43 r14 [orig:60 col.561 ] [60])
  name: t
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [29 t+0 S8 A8])


Basic block 99:
IN:
Stack adjustment: 96
Reg 6: nrows+0
Reg 42: ncols+0
Reg 43: col.561+0
Variables:
  name: m
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [31 m+0 S8 A8])
  name: nrows
    offset 0
      (reg/v:SI 6 bp [orig:93 nrows ] [93])
  name: ncols
    offset 0
      (reg/v:SI 42 r13 [orig:94 ncols ] [94])
  name: col.561
    offset 0
      (reg:DI 43 r14 [orig:60 col.561 ] [60])
  name: t
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [29 t+0 S8 A8])

OUT:
Stack adjustment: 96
Reg 6: nrows+0
Reg 42: ncols+0
Reg 43: col.561+0
Variables:
  name: m
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [31 m+0 S8 A8])
  name: nrows
    offset 0
      (reg/v:SI 6 bp [orig:93 nrows ] [93])
  name: ncols
    offset 0
      (reg/v:SI 42 r13 [orig:94 ncols ] [94])
  name: col.561
    offset 0
      (reg:DI 43 r14 [orig:60 col.561 ] [60])
  name: t
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [29 t+0 S8 A8])


100 basic blocks, 162 edges.

Basic block 0 prev -1, next 1, loop_depth 0, count 0, freq 63, maybe hot.
Predecessors:  ENTRY [100.0%]  (fallthru)
Successors:  97 [1.0%]  (can_fallthru) 1 [99.0%]  (fallthru,can_fallthru)
Registers live at start: 1 [dx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
Registers live at end: 2 [cx] 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13]

Basic block 1 prev 0, next 2, loop_depth 0, count 0, freq 62, maybe hot.
Predecessors:  0 [99.0%]  (fallthru,can_fallthru)
Successors:  96 [1.0%]  (can_fallthru) 2 [99.0%]  (fallthru,can_fallthru)
Registers live at start: 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13]
Registers live at end: 6 [bp] 7 [sp] 41 [r12] 42 [r13]

Basic block 2 prev 1, next 3, loop_depth 0, count 0, freq 62, maybe hot.
Predecessors:  1 [99.0%]  (fallthru,can_fallthru)
Successors:  3 [96.7%]  (fallthru,can_fallthru) 24 [3.3%]  (can_fallthru)
Registers live at start: 6 [bp] 7 [sp] 41 [r12] 42 [r13]
Registers live at end: 6 [bp] 7 [sp] 41 [r12] 42 [r13]

Basic block 3 prev 2, next 4, loop_depth 0, count 0, freq 60, maybe hot.
Predecessors:  2 [96.7%]  (fallthru,can_fallthru)
Successors:  4 [100.0%]  (fallthru,can_fallthru)
Registers live at start: 6 [bp] 7 [sp] 41 [r12] 42 [r13]
Registers live at end: 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

Basic block 4 prev 3, next 5, loop_depth 1, count 0, freq 1134, maybe hot.
Predecessors:  3 [100.0%]  (fallthru,can_fallthru) 23 [96.7%]  (dfs_back,can_fallthru)
Successors:  5 [99.0%]  (fallthru,can_fallthru) 99 [1.0%]  (can_fallthru,loop_exit)
Registers live at start: 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
Registers live at end: 0 [ax] 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

Basic block 5 prev 4, next 6, loop_depth 1, count 0, freq 1122, maybe hot.
Predecessors:  4 [99.0%]  (fallthru,can_fallthru)
Successors:  98 [1.0%]  (can_fallthru,loop_exit) 6 [99.0%]  (fallthru,can_fallthru)
Registers live at start: 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
Registers live at end: 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

Basic block 6 prev 5, next 7, loop_depth 1, count 0, freq 1111, maybe hot.
Predecessors:  5 [99.0%]  (fallthru,can_fallthru)
Successors:  7 [90.0%]  (fallthru,can_fallthru) 95 [10.0%]  (can_fallthru)
Registers live at start: 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
Registers live at end: 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

Basic block 7 prev 6, next 8, loop_depth 1, count 0, freq 1000, maybe hot.
Predecessors:  6 [90.0%]  (fallthru,can_fallthru)
Successors:  8 [90.0%]  (fallthru,can_fallthru) 23 [10.0%]  (can_fallthru)
Registers live at start: 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
Registers live at end: 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 37 [r8] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

Basic block 8 prev 7, next 9, loop_depth 1, count 0, freq 771, maybe hot.
Predecessors:  7 [90.0%]  (fallthru,can_fallthru)
Successors:  9 [87.5%]  (fallthru,can_fallthru) 22 [12.5%]  (can_fallthru)
Registers live at start: 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 37 [r8] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
Registers live at end: 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 37 [r8] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
Invalid sum of incoming frequencies 900, should be 771

Basic block 9 prev 8, next 10, loop_depth 1, count 0, freq 750, maybe hot.
Predecessors:  8 [87.5%]  (fallthru,can_fallthru)
Successors:  10 [85.7%]  (fallthru,can_fallthru) 21 [14.3%]  (can_fallthru)
Registers live at start: 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 37 [r8] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
Registers live at end: 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 37 [r8] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

Basic block 10 prev 9, next 11, loop_depth 1, count 0, freq 720, maybe hot.
Predecessors:  9 [85.7%]  (fallthru,can_fallthru)
Successors:  11 [83.3%]  (fallthru,can_fallthru) 20 [16.7%]  (can_fallthru)
Registers live at start: 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 37 [r8] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
Registers live at end: 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 37 [r8] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

Basic block 11 prev 10, next 12, loop_depth 1, count 0, freq 675, maybe hot.
Predecessors:  10 [83.3%]  (fallthru,can_fallthru)
Successors:  12 [80.0%]  (fallthru,can_fallthru) 19 [20.0%]  (can_fallthru)
Registers live at start: 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 37 [r8] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
Registers live at end: 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 37 [r8] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

Basic block 12 prev 11, next 13, loop_depth 1, count 0, freq 600, maybe hot.
Predecessors:  11 [80.0%]  (fallthru,can_fallthru)
Successors:  13 [75.0%]  (fallthru,can_fallthru) 18 [25.0%]  (can_fallthru)
Registers live at start: 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 37 [r8] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
Registers live at end: 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 37 [r8] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

Basic block 13 prev 12, next 14, loop_depth 1, count 0, freq 450, maybe hot.
Predecessors:  12 [75.0%]  (fallthru,can_fallthru)
Successors:  14 [66.7%]  (fallthru,can_fallthru) 17 [33.3%]  (can_fallthru)
Registers live at start: 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 37 [r8] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
Registers live at end: 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 37 [r8] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

Basic block 14 prev 13, next 15, loop_depth 1, count 0, freq 900, maybe hot.
Predecessors:  13 [66.7%]  (fallthru,can_fallthru)
Successors:  15 [50.0%]  (fallthru,can_fallthru) 16 [50.0%]  (can_fallthru)
Registers live at start: 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 37 [r8] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
Registers live at end: 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 37 [r8] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
Invalid sum of incoming frequencies 300, should be 900

Basic block 15 prev 14, next 16, loop_depth 1, count 0, freq 900, maybe hot.
Predecessors:  14 [50.0%]  (fallthru,can_fallthru)
Successors:  16 [100.0%]  (fallthru,can_fallthru)
Registers live at start: 2 [cx] 3 [bx] 5 [di] 6 [bp] 7 [sp] 37 [r8] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
Registers live at end: 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 37 [r8] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
Invalid sum of incoming frequencies 450, should be 900

Basic block 16 prev 15, next 17, loop_depth 1, count 0, freq 900, maybe hot.
Predecessors:  15 [100.0%]  (fallthru,can_fallthru) 14 [50.0%]  (can_fallthru)
Successors:  17 [100.0%]  (fallthru,can_fallthru)
Registers live at start: 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 37 [r8] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
Registers live at end: 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 37 [r8] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
Invalid sum of incoming frequencies 1350, should be 900

Basic block 17 prev 16, next 18, loop_depth 1, count 0, freq 900, maybe hot.
Predecessors:  16 [100.0%]  (fallthru,can_fallthru) 13 [33.3%]  (can_fallthru)
Successors:  18 [100.0%]  (fallthru,can_fallthru)
Registers live at start: 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 37 [r8] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
Registers live at end: 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 37 [r8] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
Invalid sum of incoming frequencies 1050, should be 900

Basic block 18 prev 17, next 19, loop_depth 1, count 0, freq 900, maybe hot.
Predecessors:  17 [100.0%]  (fallthru,can_fallthru) 12 [25.0%]  (can_fallthru)
Successors:  19 [100.0%]  (fallthru,can_fallthru)
Registers live at start: 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 37 [r8] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
Registers live at end: 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 37 [r8] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
Invalid sum of incoming frequencies 1050, should be 900

Basic block 19 prev 18, next 20, loop_depth 1, count 0, freq 900, maybe hot.
Predecessors:  18 [100.0%]  (fallthru,can_fallthru) 11 [20.0%]  (can_fallthru)
Successors:  20 [100.0%]  (fallthru,can_fallthru)
Registers live at start: 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 37 [r8] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
Registers live at end: 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 37 [r8] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
Invalid sum of incoming frequencies 1035, should be 900

Basic block 20 prev 19, next 21, loop_depth 1, count 0, freq 900, maybe hot.
Predecessors:  19 [100.0%]  (fallthru,can_fallthru) 10 [16.7%]  (can_fallthru)
Successors:  21 [100.0%]  (fallthru,can_fallthru)
Registers live at start: 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 37 [r8] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
Registers live at end: 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 37 [r8] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
Invalid sum of incoming frequencies 1020, should be 900

Basic block 21 prev 20, next 22, loop_depth 1, count 0, freq 900, maybe hot.
Predecessors:  20 [100.0%]  (fallthru,can_fallthru) 9 [14.3%]  (can_fallthru)
Successors:  22 [90.0%]  (fallthru,can_fallthru) 23 [10.0%]  (can_fallthru)
Registers live at start: 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 37 [r8] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
Registers live at end: 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 37 [r8] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
Invalid sum of incoming frequencies 1007, should be 900

Basic block 22 prev 21, next 23, loop_depth 2, count 0, freq 1013, maybe hot.
Predecessors:  21 [90.0%]  (fallthru,can_fallthru) 22 [90.0%]  (dfs_back,can_fallthru) 8 [12.5%]  (can_fallthru)
Successors:  22 [90.0%]  (dfs_back,can_fallthru) 23 [10.0%]  (fallthru,can_fallthru,loop_exit)
Registers live at start: 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 37 [r8] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
Registers live at end: 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 37 [r8] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
Invalid sum of incoming frequencies 1818, should be 1013

Basic block 23 prev 22, next 24, loop_depth 1, count 0, freq 1111, maybe hot.
Predecessors:  21 [10.0%]  (can_fallthru) 22 [10.0%]  (fallthru,can_fallthru,loop_exit) 7 [10.0%]  (can_fallthru) 95 [100.0%] 
Successors:  4 [96.7%]  (dfs_back,can_fallthru) 24 [3.3%]  (fallthru,can_fallthru,loop_exit)
Registers live at start: 3 [bx] 5 [di] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
Registers live at end: 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
Invalid sum of incoming frequencies 402, should be 1111

Basic block 24 prev 23, next 25, loop_depth 0, count 0, freq 39, maybe hot.
Predecessors:  2 [3.3%]  (can_fallthru) 23 [3.3%]  (fallthru,can_fallthru,loop_exit)
Successors:  25 [90.0%]  (fallthru,can_fallthru) 59 [10.0%]  (can_fallthru)
Registers live at start: 6 [bp] 7 [sp] 41 [r12] 42 [r13]
Registers live at end: 4 [si] 6 [bp] 7 [sp] 37 [r8] 41 [r12] 42 [r13]

Basic block 25 prev 24, next 26, loop_depth 1, count 0, freq 351, maybe hot.
Predecessors:  58 [90.0%]  (dfs_back,can_fallthru) 24 [90.0%]  (fallthru,can_fallthru)
Successors:  58 [10.0%]  (can_fallthru) 26 [90.0%]  (fallthru,can_fallthru)
Registers live at start: 4 [si] 6 [bp] 7 [sp] 37 [r8] 41 [r12] 42 [r13]
Registers live at end: 4 [si] 6 [bp] 7 [sp] 37 [r8] 41 [r12] 42 [r13]

Basic block 26 prev 25, next 27, loop_depth 1, count 0, freq 316, maybe hot.
Predecessors:  25 [90.0%]  (fallthru,can_fallthru)
Successors:  27 [90.0%]  (fallthru,can_fallthru) 42 [10.0%]  (can_fallthru)
Registers live at start: 4 [si] 6 [bp] 7 [sp] 37 [r8] 41 [r12] 42 [r13]
Registers live at end: 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 22 [xmm1] 37 [r8] 41 [r12] 42 [r13]

Basic block 27 prev 26, next 28, loop_depth 1, count 0, freq 243, maybe hot.
Predecessors:  26 [90.0%]  (fallthru,can_fallthru)
Successors:  28 [87.5%]  (fallthru,can_fallthru) 41 [12.5%]  (can_fallthru)
Registers live at start: 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 22 [xmm1] 37 [r8] 41 [r12] 42 [r13]
Registers live at end: 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 22 [xmm1] 37 [r8] 41 [r12] 42 [r13]

Basic block 28 prev 27, next 29, loop_depth 1, count 0, freq 237, maybe hot.
Predecessors:  27 [87.5%]  (fallthru,can_fallthru)
Successors:  29 [85.7%]  (fallthru,can_fallthru) 40 [14.3%]  (can_fallthru)
Registers live at start: 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 22 [xmm1] 37 [r8] 41 [r12] 42 [r13]
Registers live at end: 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 22 [xmm1] 37 [r8] 41 [r12] 42 [r13]

Basic block 29 prev 28, next 30, loop_depth 1, count 0, freq 227, maybe hot.
Predecessors:  28 [85.7%]  (fallthru,can_fallthru)
Successors:  30 [83.3%]  (fallthru,can_fallthru) 39 [16.7%]  (can_fallthru)
Registers live at start: 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 22 [xmm1] 37 [r8] 41 [r12] 42 [r13]
Registers live at end: 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 22 [xmm1] 37 [r8] 41 [r12] 42 [r13]

Basic block 30 prev 29, next 31, loop_depth 1, count 0, freq 213, maybe hot.
Predecessors:  29 [83.3%]  (fallthru,can_fallthru)
Successors:  31 [80.0%]  (fallthru,can_fallthru) 38 [20.0%]  (can_fallthru)
Registers live at start: 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 22 [xmm1] 37 [r8] 41 [r12] 42 [r13]
Registers live at end: 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 22 [xmm1] 37 [r8] 41 [r12] 42 [r13]

Basic block 31 prev 30, next 32, loop_depth 1, count 0, freq 189, maybe hot.
Predecessors:  30 [80.0%]  (fallthru,can_fallthru)
Successors:  32 [75.0%]  (fallthru,can_fallthru) 37 [25.0%]  (can_fallthru)
Registers live at start: 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 22 [xmm1] 37 [r8] 41 [r12] 42 [r13]
Registers live at end: 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 22 [xmm1] 37 [r8] 41 [r12] 42 [r13]

Basic block 32 prev 31, next 33, loop_depth 1, count 0, freq 142, maybe hot.
Predecessors:  31 [75.0%]  (fallthru,can_fallthru)
Successors:  33 [66.7%]  (fallthru,can_fallthru) 36 [33.3%]  (can_fallthru)
Registers live at start: 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 22 [xmm1] 37 [r8] 41 [r12] 42 [r13]
Registers live at end: 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 22 [xmm1] 37 [r8] 41 [r12] 42 [r13]

Basic block 33 prev 32, next 34, loop_depth 1, count 0, freq 284, maybe hot.
Predecessors:  32 [66.7%]  (fallthru,can_fallthru)
Successors:  34 [50.0%]  (fallthru,can_fallthru) 35 [50.0%]  (can_fallthru)
Registers live at start: 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 22 [xmm1] 37 [r8] 41 [r12] 42 [r13]
Registers live at end: 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 22 [xmm1] 37 [r8] 41 [r12] 42 [r13]
Invalid sum of incoming frequencies 95, should be 284

Basic block 34 prev 33, next 35, loop_depth 1, count 0, freq 284, maybe hot.
Predecessors:  33 [50.0%]  (fallthru,can_fallthru)
Successors:  35 [100.0%]  (fallthru,can_fallthru)
Registers live at start: 4 [si] 5 [di] 6 [bp] 7 [sp] 22 [xmm1] 37 [r8] 41 [r12] 42 [r13]
Registers live at end: 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 22 [xmm1] 37 [r8] 41 [r12] 42 [r13]
Invalid sum of incoming frequencies 142, should be 284

Basic block 35 prev 34, next 36, loop_depth 1, count 0, freq 284, maybe hot.
Predecessors:  34 [100.0%]  (fallthru,can_fallthru) 33 [50.0%]  (can_fallthru)
Successors:  36 [100.0%]  (fallthru,can_fallthru)
Registers live at start: 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 22 [xmm1] 37 [r8] 41 [r12] 42 [r13]
Registers live at end: 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 22 [xmm1] 37 [r8] 41 [r12] 42 [r13]
Invalid sum of incoming frequencies 426, should be 284

Basic block 36 prev 35, next 37, loop_depth 1, count 0, freq 284, maybe hot.
Predecessors:  35 [100.0%]  (fallthru,can_fallthru) 32 [33.3%]  (can_fallthru)
Successors:  37 [100.0%]  (fallthru,can_fallthru)
Registers live at start: 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 22 [xmm1] 37 [r8] 41 [r12] 42 [r13]
Registers live at end: 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 22 [xmm1] 37 [r8] 41 [r12] 42 [r13]

Basic block 37 prev 36, next 38, loop_depth 1, count 0, freq 284, maybe hot.
Predecessors:  36 [100.0%]  (fallthru,can_fallthru) 31 [25.0%]  (can_fallthru)
Successors:  38 [100.0%]  (fallthru,can_fallthru)
Registers live at start: 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 22 [xmm1] 37 [r8] 41 [r12] 42 [r13]
Registers live at end: 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 22 [xmm1] 37 [r8] 41 [r12] 42 [r13]

Basic block 38 prev 37, next 39, loop_depth 1, count 0, freq 284, maybe hot.
Predecessors:  37 [100.0%]  (fallthru,can_fallthru) 30 [20.0%]  (can_fallthru)
Successors:  39 [100.0%]  (fallthru,can_fallthru)
Registers live at start: 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 22 [xmm1] 37 [r8] 41 [r12] 42 [r13]
Registers live at end: 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 22 [xmm1] 37 [r8] 41 [r12] 42 [r13]

Basic block 39 prev 38, next 40, loop_depth 1, count 0, freq 284, maybe hot.
Predecessors:  38 [100.0%]  (fallthru,can_fallthru) 29 [16.7%]  (can_fallthru)
Successors:  40 [100.0%]  (fallthru,can_fallthru)
Registers live at start: 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 22 [xmm1] 37 [r8] 41 [r12] 42 [r13]
Registers live at end: 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 22 [xmm1] 37 [r8] 41 [r12] 42 [r13]

Basic block 40 prev 39, next 41, loop_depth 1, count 0, freq 284, maybe hot.
Predecessors:  39 [100.0%]  (fallthru,can_fallthru) 28 [14.3%]  (can_fallthru)
Successors:  41 [90.0%]  (fallthru,can_fallthru) 42 [10.0%]  (can_fallthru)
Registers live at start: 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 22 [xmm1] 37 [r8] 41 [r12] 42 [r13]
Registers live at end: 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 22 [xmm1] 37 [r8] 41 [r12] 42 [r13]

Basic block 41 prev 40, next 42, loop_depth 2, count 0, freq 320, maybe hot.
Predecessors:  40 [90.0%]  (fallthru,can_fallthru) 41 [90.0%]  (dfs_back,can_fallthru) 27 [12.5%]  (can_fallthru)
Successors:  41 [90.0%]  (dfs_back,can_fallthru) 42 [10.0%]  (fallthru,can_fallthru,loop_exit)
Registers live at start: 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 22 [xmm1] 37 [r8] 41 [r12] 42 [r13]
Registers live at end: 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 22 [xmm1] 37 [r8] 41 [r12] 42 [r13]
Invalid sum of incoming frequencies 574, should be 320

Basic block 42 prev 41, next 43, loop_depth 1, count 0, freq 316, maybe hot.
Predecessors:  40 [10.0%]  (can_fallthru) 26 [10.0%]  (can_fallthru) 41 [10.0%]  (fallthru,can_fallthru,loop_exit)
Successors:  43 [90.0%]  (fallthru,can_fallthru) 58 [10.0%]  (can_fallthru)
Registers live at start: 4 [si] 6 [bp] 7 [sp] 22 [xmm1] 37 [r8] 41 [r12] 42 [r13]
Registers live at end: 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 21 [xmm0] 22 [xmm1] 37 [r8] 41 [r12] 42 [r13]
Invalid sum of incoming frequencies 92, should be 316

Basic block 43 prev 42, next 44, loop_depth 1, count 0, freq 243, maybe hot.
Predecessors:  42 [90.0%]  (fallthru,can_fallthru)
Successors:  44 [87.5%]  (fallthru,can_fallthru) 57 [12.5%]  (can_fallthru)
Registers live at start: 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 21 [xmm0] 22 [xmm1] 37 [r8] 41 [r12] 42 [r13]
Registers live at end: 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 21 [xmm0] 22 [xmm1] 37 [r8] 41 [r12] 42 [r13]

Basic block 44 prev 43, next 45, loop_depth 1, count 0, freq 237, maybe hot.
Predecessors:  43 [87.5%]  (fallthru,can_fallthru)
Successors:  45 [85.7%]  (fallthru,can_fallthru) 56 [14.3%]  (can_fallthru)
Registers live at start: 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 21 [xmm0] 22 [xmm1] 37 [r8] 41 [r12] 42 [r13]
Registers live at end: 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 21 [xmm0] 22 [xmm1] 37 [r8] 41 [r12] 42 [r13]

Basic block 45 prev 44, next 46, loop_depth 1, count 0, freq 227, maybe hot.
Predecessors:  44 [85.7%]  (fallthru,can_fallthru)
Successors:  46 [83.3%]  (fallthru,can_fallthru) 55 [16.7%]  (can_fallthru)
Registers live at start: 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 21 [xmm0] 22 [xmm1] 37 [r8] 41 [r12] 42 [r13]
Registers live at end: 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 21 [xmm0] 22 [xmm1] 37 [r8] 41 [r12] 42 [r13]

Basic block 46 prev 45, next 47, loop_depth 1, count 0, freq 213, maybe hot.
Predecessors:  45 [83.3%]  (fallthru,can_fallthru)
Successors:  47 [80.0%]  (fallthru,can_fallthru) 54 [20.0%]  (can_fallthru)
Registers live at start: 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 21 [xmm0] 22 [xmm1] 37 [r8] 41 [r12] 42 [r13]
Registers live at end: 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 21 [xmm0] 22 [xmm1] 37 [r8] 41 [r12] 42 [r13]

Basic block 47 prev 46, next 48, loop_depth 1, count 0, freq 189, maybe hot.
Predecessors:  46 [80.0%]  (fallthru,can_fallthru)
Successors:  48 [75.0%]  (fallthru,can_fallthru) 53 [25.0%]  (can_fallthru)
Registers live at start: 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 21 [xmm0] 22 [xmm1] 37 [r8] 41 [r12] 42 [r13]
Registers live at end: 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 21 [xmm0] 22 [xmm1] 37 [r8] 41 [r12] 42 [r13]

Basic block 48 prev 47, next 49, loop_depth 1, count 0, freq 142, maybe hot.
Predecessors:  47 [75.0%]  (fallthru,can_fallthru)
Successors:  49 [66.7%]  (fallthru,can_fallthru) 52 [33.3%]  (can_fallthru)
Registers live at start: 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 21 [xmm0] 22 [xmm1] 37 [r8] 41 [r12] 42 [r13]
Registers live at end: 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 21 [xmm0] 22 [xmm1] 37 [r8] 41 [r12] 42 [r13]

Basic block 49 prev 48, next 50, loop_depth 1, count 0, freq 284, maybe hot.
Predecessors:  48 [66.7%]  (fallthru,can_fallthru)
Successors:  50 [50.0%]  (fallthru,can_fallthru) 51 [50.0%]  (can_fallthru)
Registers live at start: 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 21 [xmm0] 22 [xmm1] 37 [r8] 41 [r12] 42 [r13]
Registers live at end: 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 21 [xmm0] 22 [xmm1] 37 [r8] 41 [r12] 42 [r13]
Invalid sum of incoming frequencies 95, should be 284

Basic block 50 prev 49, next 51, loop_depth 1, count 0, freq 284, maybe hot.
Predecessors:  49 [50.0%]  (fallthru,can_fallthru)
Successors:  51 [100.0%]  (fallthru,can_fallthru)
Registers live at start: 4 [si] 5 [di] 6 [bp] 7 [sp] 21 [xmm0] 22 [xmm1] 37 [r8] 41 [r12] 42 [r13]
Registers live at end: 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 21 [xmm0] 37 [r8] 41 [r12] 42 [r13]
Invalid sum of incoming frequencies 142, should be 284

Basic block 51 prev 50, next 52, loop_depth 1, count 0, freq 284, maybe hot.
Predecessors:  50 [100.0%]  (fallthru,can_fallthru) 49 [50.0%]  (can_fallthru)
Successors:  52 [100.0%]  (fallthru,can_fallthru)
Registers live at start: 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 21 [xmm0] 37 [r8] 41 [r12] 42 [r13]
Registers live at end: 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 21 [xmm0] 37 [r8] 41 [r12] 42 [r13]
Invalid sum of incoming frequencies 426, should be 284

Basic block 52 prev 51, next 53, loop_depth 1, count 0, freq 284, maybe hot.
Predecessors:  51 [100.0%]  (fallthru,can_fallthru) 48 [33.3%]  (can_fallthru)
Successors:  53 [100.0%]  (fallthru,can_fallthru)
Registers live at start: 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 21 [xmm0] 37 [r8] 41 [r12] 42 [r13]
Registers live at end: 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 21 [xmm0] 37 [r8] 41 [r12] 42 [r13]

Basic block 53 prev 52, next 54, loop_depth 1, count 0, freq 284, maybe hot.
Predecessors:  52 [100.0%]  (fallthru,can_fallthru) 47 [25.0%]  (can_fallthru)
Successors:  54 [100.0%]  (fallthru,can_fallthru)
Registers live at start: 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 21 [xmm0] 37 [r8] 41 [r12] 42 [r13]
Registers live at end: 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 21 [xmm0] 37 [r8] 41 [r12] 42 [r13]

Basic block 54 prev 53, next 55, loop_depth 1, count 0, freq 284, maybe hot.
Predecessors:  53 [100.0%]  (fallthru,can_fallthru) 46 [20.0%]  (can_fallthru)
Successors:  55 [100.0%]  (fallthru,can_fallthru)
Registers live at start: 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 21 [xmm0] 37 [r8] 41 [r12] 42 [r13]
Registers live at end: 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 21 [xmm0] 37 [r8] 41 [r12] 42 [r13]

Basic block 55 prev 54, next 56, loop_depth 1, count 0, freq 284, maybe hot.
Predecessors:  54 [100.0%]  (fallthru,can_fallthru) 45 [16.7%]  (can_fallthru)
Successors:  56 [100.0%]  (fallthru,can_fallthru)
Registers live at start: 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 21 [xmm0] 37 [r8] 41 [r12] 42 [r13]
Registers live at end: 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 21 [xmm0] 37 [r8] 41 [r12] 42 [r13]

Basic block 56 prev 55, next 57, loop_depth 1, count 0, freq 284, maybe hot.
Predecessors:  55 [100.0%]  (fallthru,can_fallthru) 44 [14.3%]  (can_fallthru)
Successors:  57 [90.0%]  (fallthru,can_fallthru) 58 [10.0%]  (can_fallthru)
Registers live at start: 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 21 [xmm0] 37 [r8] 41 [r12] 42 [r13]
Registers live at end: 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 21 [xmm0] 37 [r8] 41 [r12] 42 [r13]

Basic block 57 prev 56, next 58, loop_depth 2, count 0, freq 320, maybe hot.
Predecessors:  56 [90.0%]  (fallthru,can_fallthru) 57 [90.0%]  (dfs_back,can_fallthru) 43 [12.5%]  (can_fallthru)
Successors:  57 [90.0%]  (dfs_back,can_fallthru) 58 [10.0%]  (fallthru,can_fallthru,loop_exit)
Registers live at start: 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 21 [xmm0] 37 [r8] 41 [r12] 42 [r13]
Registers live at end: 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 21 [xmm0] 37 [r8] 41 [r12] 42 [r13]
Invalid sum of incoming frequencies 574, should be 320

Basic block 58 prev 57, next 59, loop_depth 1, count 0, freq 351, maybe hot.
Predecessors:  25 [10.0%]  (can_fallthru) 57 [10.0%]  (fallthru,can_fallthru,loop_exit) 42 [10.0%]  (can_fallthru) 56 [10.0%]  (can_fallthru)
Successors:  59 [10.0%]  (fallthru,can_fallthru,loop_exit) 25 [90.0%]  (dfs_back,can_fallthru)
Registers live at start: 4 [si] 6 [bp] 7 [sp] 37 [r8] 41 [r12] 42 [r13]
Registers live at end: 4 [si] 6 [bp] 7 [sp] 37 [r8] 41 [r12] 42 [r13]
Invalid sum of incoming frequencies 127, should be 351

Basic block 59 prev 58, next 60, loop_depth 0, count 0, freq 39, maybe hot.
Predecessors:  58 [10.0%]  (fallthru,can_fallthru,loop_exit) 24 [10.0%]  (can_fallthru)
Successors:  60 [90.0%]  (fallthru,can_fallthru) 94 [10.0%]  (can_fallthru)
Registers live at start: 6 [bp] 7 [sp] 41 [r12] 42 [r13]
Registers live at end: 6 [bp] 7 [sp] 39 [r10] 40 [r11] 41 [r12] 42 [r13]

Basic block 60 prev 59, next 61, loop_depth 1, count 0, freq 351, maybe hot.
Predecessors:  77 [90.0%]  (dfs_back,can_fallthru) 59 [90.0%]  (fallthru,can_fallthru)
Successors:  77 [10.0%]  (can_fallthru) 61 [90.0%]  (fallthru,can_fallthru)
Registers live at start: 6 [bp] 7 [sp] 39 [r10] 40 [r11] 41 [r12] 42 [r13]
Registers live at end: 6 [bp] 7 [sp] 39 [r10] 40 [r11] 41 [r12] 42 [r13]

Basic block 61 prev 60, next 62, loop_depth 1, count 0, freq 316, maybe hot.
Predecessors:  60 [90.0%]  (fallthru,can_fallthru)
Successors:  62 [90.0%]  (fallthru,can_fallthru) 77 [10.0%]  (can_fallthru)
Registers live at start: 6 [bp] 7 [sp] 39 [r10] 40 [r11] 41 [r12] 42 [r13]
Registers live at end: 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 41 [r12] 42 [r13]

Basic block 62 prev 61, next 63, loop_depth 1, count 0, freq 243, maybe hot.
Predecessors:  61 [90.0%]  (fallthru,can_fallthru)
Successors:  63 [87.5%]  (fallthru,can_fallthru) 76 [12.5%]  (can_fallthru)
Registers live at start: 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 41 [r12] 42 [r13]
Registers live at end: 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 41 [r12] 42 [r13]

Basic block 63 prev 62, next 64, loop_depth 1, count 0, freq 237, maybe hot.
Predecessors:  62 [87.5%]  (fallthru,can_fallthru)
Successors:  64 [85.7%]  (fallthru,can_fallthru) 75 [14.3%]  (can_fallthru)
Registers live at start: 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 41 [r12] 42 [r13]
Registers live at end: 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 41 [r12] 42 [r13]

Basic block 64 prev 63, next 65, loop_depth 1, count 0, freq 227, maybe hot.
Predecessors:  63 [85.7%]  (fallthru,can_fallthru)
Successors:  65 [83.3%]  (fallthru,can_fallthru) 74 [16.7%]  (can_fallthru)
Registers live at start: 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 41 [r12] 42 [r13]
Registers live at end: 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 41 [r12] 42 [r13]

Basic block 65 prev 64, next 66, loop_depth 1, count 0, freq 213, maybe hot.
Predecessors:  64 [83.3%]  (fallthru,can_fallthru)
Successors:  66 [80.0%]  (fallthru,can_fallthru) 73 [20.0%]  (can_fallthru)
Registers live at start: 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 41 [r12] 42 [r13]
Registers live at end: 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 41 [r12] 42 [r13]

Basic block 66 prev 65, next 67, loop_depth 1, count 0, freq 189, maybe hot.
Predecessors:  65 [80.0%]  (fallthru,can_fallthru)
Successors:  67 [75.0%]  (fallthru,can_fallthru) 72 [25.0%]  (can_fallthru)
Registers live at start: 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 41 [r12] 42 [r13]
Registers live at end: 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 41 [r12] 42 [r13]

Basic block 67 prev 66, next 68, loop_depth 1, count 0, freq 142, maybe hot.
Predecessors:  66 [75.0%]  (fallthru,can_fallthru)
Successors:  68 [66.7%]  (fallthru,can_fallthru) 71 [33.3%]  (can_fallthru)
Registers live at start: 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 41 [r12] 42 [r13]
Registers live at end: 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 41 [r12] 42 [r13]

Basic block 68 prev 67, next 69, loop_depth 1, count 0, freq 284, maybe hot.
Predecessors:  67 [66.7%]  (fallthru,can_fallthru)
Successors:  69 [50.0%]  (fallthru,can_fallthru) 70 [50.0%]  (can_fallthru)
Registers live at start: 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 41 [r12] 42 [r13]
Registers live at end: 2 [cx] 5 [di] 6 [bp] 7 [sp] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 41 [r12] 42 [r13]
Invalid sum of incoming frequencies 95, should be 284

Basic block 69 prev 68, next 70, loop_depth 1, count 0, freq 284, maybe hot.
Predecessors:  68 [50.0%]  (fallthru,can_fallthru)
Successors:  70 [100.0%]  (fallthru,can_fallthru)
Registers live at start: 2 [cx] 5 [di] 6 [bp] 7 [sp] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 41 [r12] 42 [r13]
Registers live at end: 2 [cx] 5 [di] 6 [bp] 7 [sp] 37 [r8] 39 [r10] 40 [r11] 41 [r12] 42 [r13]
Invalid sum of incoming frequencies 142, should be 284

Basic block 70 prev 69, next 71, loop_depth 1, count 0, freq 284, maybe hot.
Predecessors:  69 [100.0%]  (fallthru,can_fallthru) 68 [50.0%]  (can_fallthru)
Successors:  71 [100.0%]  (fallthru,can_fallthru)
Registers live at start: 2 [cx] 5 [di] 6 [bp] 7 [sp] 37 [r8] 39 [r10] 40 [r11] 41 [r12] 42 [r13]
Registers live at end: 2 [cx] 5 [di] 6 [bp] 7 [sp] 37 [r8] 39 [r10] 40 [r11] 41 [r12] 42 [r13]
Invalid sum of incoming frequencies 426, should be 284

Basic block 71 prev 70, next 72, loop_depth 1, count 0, freq 284, maybe hot.
Predecessors:  70 [100.0%]  (fallthru,can_fallthru) 67 [33.3%]  (can_fallthru)
Successors:  72 [100.0%]  (fallthru,can_fallthru)
Registers live at start: 2 [cx] 5 [di] 6 [bp] 7 [sp] 37 [r8] 39 [r10] 40 [r11] 41 [r12] 42 [r13]
Registers live at end: 2 [cx] 5 [di] 6 [bp] 7 [sp] 37 [r8] 39 [r10] 40 [r11] 41 [r12] 42 [r13]

Basic block 72 prev 71, next 73, loop_depth 1, count 0, freq 284, maybe hot.
Predecessors:  71 [100.0%]  (fallthru,can_fallthru) 66 [25.0%]  (can_fallthru)
Successors:  73 [100.0%]  (fallthru,can_fallthru)
Registers live at start: 2 [cx] 5 [di] 6 [bp] 7 [sp] 37 [r8] 39 [r10] 40 [r11] 41 [r12] 42 [r13]
Registers live at end: 2 [cx] 5 [di] 6 [bp] 7 [sp] 37 [r8] 39 [r10] 40 [r11] 41 [r12] 42 [r13]

Basic block 73 prev 72, next 74, loop_depth 1, count 0, freq 284, maybe hot.
Predecessors:  72 [100.0%]  (fallthru,can_fallthru) 65 [20.0%]  (can_fallthru)
Successors:  74 [100.0%]  (fallthru,can_fallthru)
Registers live at start: 2 [cx] 5 [di] 6 [bp] 7 [sp] 37 [r8] 39 [r10] 40 [r11] 41 [r12] 42 [r13]
Registers live at end: 2 [cx] 5 [di] 6 [bp] 7 [sp] 37 [r8] 39 [r10] 40 [r11] 41 [r12] 42 [r13]

Basic block 74 prev 73, next 75, loop_depth 1, count 0, freq 284, maybe hot.
Predecessors:  73 [100.0%]  (fallthru,can_fallthru) 64 [16.7%]  (can_fallthru)
Successors:  75 [100.0%]  (fallthru,can_fallthru)
Registers live at start: 2 [cx] 5 [di] 6 [bp] 7 [sp] 37 [r8] 39 [r10] 40 [r11] 41 [r12] 42 [r13]
Registers live at end: 2 [cx] 5 [di] 6 [bp] 7 [sp] 37 [r8] 39 [r10] 40 [r11] 41 [r12] 42 [r13]

Basic block 75 prev 74, next 76, loop_depth 1, count 0, freq 284, maybe hot.
Predecessors:  74 [100.0%]  (fallthru,can_fallthru) 63 [14.3%]  (can_fallthru)
Successors:  76 [90.0%]  (fallthru,can_fallthru) 77 [10.0%]  (can_fallthru)
Registers live at start: 2 [cx] 5 [di] 6 [bp] 7 [sp] 37 [r8] 39 [r10] 40 [r11] 41 [r12] 42 [r13]
Registers live at end: 2 [cx] 5 [di] 6 [bp] 7 [sp] 37 [r8] 39 [r10] 40 [r11] 41 [r12] 42 [r13]

Basic block 76 prev 75, next 77, loop_depth 2, count 0, freq 320, maybe hot.
Predecessors:  75 [90.0%]  (fallthru,can_fallthru) 76 [90.0%]  (dfs_back,can_fallthru) 62 [12.5%]  (can_fallthru)
Successors:  76 [90.0%]  (dfs_back,can_fallthru) 77 [10.0%]  (fallthru,can_fallthru,loop_exit)
Registers live at start: 2 [cx] 5 [di] 6 [bp] 7 [sp] 37 [r8] 39 [r10] 40 [r11] 41 [r12] 42 [r13]
Registers live at end: 2 [cx] 5 [di] 6 [bp] 7 [sp] 37 [r8] 39 [r10] 40 [r11] 41 [r12] 42 [r13]
Invalid sum of incoming frequencies 574, should be 320

Basic block 77 prev 76, next 78, loop_depth 1, count 0, freq 351, maybe hot.
Predecessors:  60 [10.0%]  (can_fallthru) 76 [10.0%]  (fallthru,can_fallthru,loop_exit) 61 [10.0%]  (can_fallthru) 75 [10.0%]  (can_fallthru)
Successors:  78 [10.0%]  (fallthru,can_fallthru,loop_exit) 60 [90.0%]  (dfs_back,can_fallthru)
Registers live at start: 6 [bp] 7 [sp] 39 [r10] 40 [r11] 41 [r12] 42 [r13]
Registers live at end: 6 [bp] 7 [sp] 39 [r10] 40 [r11] 41 [r12] 42 [r13]
Invalid sum of incoming frequencies 127, should be 351

Basic block 78 prev 77, next 79, loop_depth 0, count 0, freq 35, maybe hot.
Predecessors:  77 [10.0%]  (fallthru,can_fallthru,loop_exit)
Successors:  79 [90.0%]  (fallthru,can_fallthru) 94 [10.0%]  (can_fallthru)
Registers live at start: 7 [sp] 41 [r12] 42 [r13]
Registers live at end: 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14]

Basic block 79 prev 78, next 80, loop_depth 0, count 0, freq 27, maybe hot.
Predecessors:  78 [90.0%]  (fallthru,can_fallthru)
Successors:  80 [87.5%]  (fallthru,can_fallthru) 93 [12.5%]  (can_fallthru)
Registers live at start: 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14]
Registers live at end: 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14]

Basic block 80 prev 79, next 81, loop_depth 0, count 0, freq 27, maybe hot.
Predecessors:  79 [87.5%]  (fallthru,can_fallthru)
Successors:  81 [85.7%]  (fallthru,can_fallthru) 92 [14.3%]  (can_fallthru)
Registers live at start: 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14]
Registers live at end: 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14]

Basic block 81 prev 80, next 82, loop_depth 0, count 0, freq 26, maybe hot.
Predecessors:  80 [85.7%]  (fallthru,can_fallthru)
Successors:  82 [83.3%]  (fallthru,can_fallthru) 91 [16.7%]  (can_fallthru)
Registers live at start: 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14]
Registers live at end: 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14]

Basic block 82 prev 81, next 83, loop_depth 0, count 0, freq 24, maybe hot.
Predecessors:  81 [83.3%]  (fallthru,can_fallthru)
Successors:  83 [80.0%]  (fallthru,can_fallthru) 90 [20.0%]  (can_fallthru)
Registers live at start: 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14]
Registers live at end: 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14]

Basic block 83 prev 82, next 84, loop_depth 0, count 0, freq 21, maybe hot.
Predecessors:  82 [80.0%]  (fallthru,can_fallthru)
Successors:  84 [75.0%]  (fallthru,can_fallthru) 89 [25.0%]  (can_fallthru)
Registers live at start: 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14]
Registers live at end: 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14]

Basic block 84 prev 83, next 85, loop_depth 0, count 0, freq 16, maybe hot.
Predecessors:  83 [75.0%]  (fallthru,can_fallthru)
Successors:  85 [66.7%]  (fallthru,can_fallthru) 88 [33.3%]  (can_fallthru)
Registers live at start: 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14]
Registers live at end: 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14]

Basic block 85 prev 84, next 86, loop_depth 0, count 0, freq 32, maybe hot.
Predecessors:  84 [66.7%]  (fallthru,can_fallthru)
Successors:  86 [50.0%]  (fallthru,can_fallthru) 87 [50.0%]  (can_fallthru)
Registers live at start: 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14]
Registers live at end: 3 [bx] 7 [sp] 41 [r12] 42 [r13] 43 [r14]

Basic block 86 prev 85, next 87, loop_depth 0, count 0, freq 32, maybe hot.
Predecessors:  85 [50.0%]  (fallthru,can_fallthru)
Successors:  87 [100.0%]  (fallthru,can_fallthru)
Registers live at start: 7 [sp] 41 [r12] 42 [r13] 43 [r14]
Registers live at end: 3 [bx] 7 [sp] 42 [r13] 43 [r14]

Basic block 87 prev 86, next 88, loop_depth 0, count 0, freq 32, maybe hot.
Predecessors:  86 [100.0%]  (fallthru,can_fallthru) 85 [50.0%]  (can_fallthru)
Successors:  88 [100.0%]  (fallthru,can_fallthru)
Registers live at start: 3 [bx] 7 [sp] 42 [r13] 43 [r14]
Registers live at end: 3 [bx] 7 [sp] 42 [r13] 43 [r14]

Basic block 88 prev 87, next 89, loop_depth 0, count 0, freq 32, maybe hot.
Predecessors:  87 [100.0%]  (fallthru,can_fallthru) 84 [33.3%]  (can_fallthru)
Successors:  89 [100.0%]  (fallthru,can_fallthru)
Registers live at start: 3 [bx] 7 [sp] 42 [r13] 43 [r14]
Registers live at end: 3 [bx] 7 [sp] 42 [r13] 43 [r14]

Basic block 89 prev 88, next 90, loop_depth 0, count 0, freq 32, maybe hot.
Predecessors:  88 [100.0%]  (fallthru,can_fallthru) 83 [25.0%]  (can_fallthru)
Successors:  90 [100.0%]  (fallthru,can_fallthru)
Registers live at start: 3 [bx] 7 [sp] 42 [r13] 43 [r14]
Registers live at end: 3 [bx] 7 [sp] 42 [r13] 43 [r14]

Basic block 90 prev 89, next 91, loop_depth 0, count 0, freq 32, maybe hot.
Predecessors:  89 [100.0%]  (fallthru,can_fallthru) 82 [20.0%]  (can_fallthru)
Successors:  91 [100.0%]  (fallthru,can_fallthru)
Registers live at start: 3 [bx] 7 [sp] 42 [r13] 43 [r14]
Registers live at end: 3 [bx] 7 [sp] 42 [r13] 43 [r14]

Basic block 91 prev 90, next 92, loop_depth 0, count 0, freq 32, maybe hot.
Predecessors:  90 [100.0%]  (fallthru,can_fallthru) 81 [16.7%]  (can_fallthru)
Successors:  92 [100.0%]  (fallthru,can_fallthru)
Registers live at start: 3 [bx] 7 [sp] 42 [r13] 43 [r14]
Registers live at end: 3 [bx] 7 [sp] 42 [r13] 43 [r14]

Basic block 92 prev 91, next 93, loop_depth 0, count 0, freq 32, maybe hot.
Predecessors:  91 [100.0%]  (fallthru,can_fallthru) 80 [14.3%]  (can_fallthru)
Successors:  93 [90.0%]  (fallthru,can_fallthru) 94 [10.0%]  (can_fallthru)
Registers live at start: 3 [bx] 7 [sp] 42 [r13] 43 [r14]
Registers live at end: 3 [bx] 7 [sp] 42 [r13] 43 [r14]

Basic block 93 prev 92, next 94, loop_depth 1, count 0, freq 36, maybe hot.
Predecessors:  92 [90.0%]  (fallthru,can_fallthru) 93 [90.0%]  (dfs_back,can_fallthru) 79 [12.5%]  (can_fallthru)
Successors:  93 [90.0%]  (dfs_back,can_fallthru) 94 [10.0%]  (fallthru,can_fallthru,loop_exit)
Registers live at start: 3 [bx] 7 [sp] 42 [r13] 43 [r14]
Registers live at end: 3 [bx] 7 [sp] 42 [r13] 43 [r14]

Basic block 94 prev 93, next 95, loop_depth 0, count 0, freq 39, maybe hot.
Predecessors:  92 [10.0%]  (can_fallthru) 93 [10.0%]  (fallthru,can_fallthru,loop_exit) 78 [10.0%]  (can_fallthru) 59 [10.0%]  (can_fallthru)
Successors:  EXIT [100.0%] 
Registers live at start: 7 [sp]
Registers live at end: 0 [ax] 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

Basic block 95 prev 94, next 96, loop_depth 1, count 0, freq 111, maybe hot.
Predecessors:  6 [10.0%]  (can_fallthru)
Successors:  23 [100.0%] 
Registers live at start: 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
Registers live at end: 3 [bx] 5 [di] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

Basic block 96 prev 95, next 97, loop_depth 0, count 0, freq 1.
Predecessors:  1 [1.0%]  (can_fallthru)
Successors:  97 [100.0%]  (fallthru,can_fallthru)
Registers live at start: 7 [sp]
Registers live at end: 2 [cx] 7 [sp]

Basic block 97 prev 96, next 98, loop_depth 0, count 0, freq 13, maybe hot.
Predecessors:  96 [100.0%]  (fallthru,can_fallthru) 0 [1.0%]  (can_fallthru) 98 [100.0%] 
Successors: 
Registers live at start: 2 [cx] 7 [sp]
Registers live at end: 7 [sp]

Basic block 98 prev 97, next 99, loop_depth 0, count 0, freq 11, maybe hot.
Predecessors:  5 [1.0%]  (can_fallthru,loop_exit)
Successors:  97 [100.0%] 
Registers live at start: 7 [sp]
Registers live at end: 2 [cx] 7 [sp]

Basic block 99 prev 98, next -2, loop_depth 0, count 0, freq 11, maybe hot.
Predecessors:  4 [1.0%]  (can_fallthru,loop_exit)
Successors: 
Registers live at start: 0 [ax] 7 [sp]
Registers live at end: 7 [sp]

(note:HI 1 0 2132 ("./CStatUtilities.c") 262)

(note 2132 1 2133 0 ( m (expr_list:REG_DEP_TRUE (reg:DI 5 di [ m ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 2133 2132 2134 0 ( nrows (expr_list:REG_DEP_TRUE (reg:SI 4 si [ nrows ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 2134 2133 9 0 ( ncols (expr_list:REG_DEP_TRUE (reg:SI 1 dx [ ncols ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 0, registers live: 1 [dx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
(note:HI 9 2134 7 0 [bb 0] NOTE_INSN_BASIC_BLOCK)

(note:HI 7 9 2069 0 NOTE_INSN_FUNCTION_BEG)

(insn/f:TI 2069 7 11 0 ./CStatUtilities.c:262 (set (mem:DI (pre_dec:DI (reg/f:DI 7 sp)) [0 S8 A8])
        (reg:DI 44 r15)) 74 {*pushdi2_rex64} (nil)
    (expr_list:REG_DEAD (reg:DI 44 r15)
        (nil)))

(note:HI 11 2069 12 0 ("./CStatUtilities.c") 265)

(insn 12 11 2108 0 ./CStatUtilities.c:265 (set (reg:DI 0 ax [orig:95 ncols ] [95])
        (sign_extend:DI (reg:SI 1 dx [orig:94 ncols ] [94]))) 115 {extendsidi2_rex64} (nil)
    (nil))

(note 2108 12 2070 0 ("./CStatUtilities.c") 262)

(insn/f:TI 2070 2108 2071 0 ./CStatUtilities.c:262 (set (mem:DI (pre_dec:DI (reg/f:DI 7 sp)) [0 S8 A8])
        (reg:DI 43 r14)) 74 {*pushdi2_rex64} (insn_list:REG_DEP_TRUE 2069 (nil))
    (expr_list:REG_DEAD (reg:DI 43 r14)
        (nil)))

(insn/f:TI 2071 2070 6 0 ./CStatUtilities.c:262 (set (mem:DI (pre_dec:DI (reg/f:DI 7 sp)) [0 S8 A8])
        (reg:DI 42 r13)) 74 {*pushdi2_rex64} (insn_list:REG_DEP_TRUE 2069 (insn_list:REG_DEP_TRUE 2070 (nil)))
    (expr_list:REG_DEAD (reg:DI 42 r13)
        (nil)))

(insn 6 2071 2072 0 ./CStatUtilities.c:262 (set (reg/v:SI 42 r13 [orig:94 ncols ] [94])
        (reg:SI 1 dx [ ncols ])) 40 {*movsi_1} (insn_list:REG_DEP_ANTI 2071 (nil))
    (expr_list:REG_DEAD (reg:SI 1 dx [ ncols ])
        (nil)))

(insn/f:TI 2072 6 2073 0 ./CStatUtilities.c:262 (set (mem:DI (pre_dec:DI (reg/f:DI 7 sp)) [0 S8 A8])
        (reg:DI 41 r12)) 74 {*pushdi2_rex64} (insn_list:REG_DEP_TRUE 2069 (insn_list:REG_DEP_TRUE 2070 (insn_list:REG_DEP_TRUE 2071 (nil))))
    (expr_list:REG_DEAD (reg:DI 41 r12)
        (nil)))

(insn/f:TI 2073 2072 5 0 ./CStatUtilities.c:262 (set (mem:DI (pre_dec:DI (reg/f:DI 7 sp)) [0 S8 A8])
        (reg:DI 6 bp)) 74 {*pushdi2_rex64} (insn_list:REG_DEP_TRUE 2069 (insn_list:REG_DEP_TRUE 2070 (insn_list:REG_DEP_TRUE 2071 (insn_list:REG_DEP_TRUE 2072 (nil)))))
    (expr_list:REG_DEAD (reg:DI 6 bp)
        (nil)))

(insn 5 2073 2074 0 ./CStatUtilities.c:262 (set (reg/v:SI 6 bp [orig:93 nrows ] [93])
        (reg:SI 4 si [ nrows ])) 40 {*movsi_1} (insn_list:REG_DEP_ANTI 2073 (nil))
    (expr_list:REG_DEAD (reg:SI 4 si [ nrows ])
        (nil)))

(insn/f:TI 2074 5 2109 0 ./CStatUtilities.c:262 (set (mem:DI (pre_dec:DI (reg/f:DI 7 sp)) [0 S8 A8])
        (reg:DI 3 bx)) 74 {*pushdi2_rex64} (insn_list:REG_DEP_TRUE 2069 (insn_list:REG_DEP_TRUE 2070 (insn_list:REG_DEP_TRUE 2071 (insn_list:REG_DEP_TRUE 2072 (insn_list:REG_DEP_TRUE 2073 (nil))))))
    (expr_list:REG_DEAD (reg:DI 3 bx)
        (nil)))

(note 2109 2074 2068 0 ("./CStatUtilities.c") 265)

(insn 2068 2109 2110 0 ./CStatUtilities.c:265 (set (reg:DI 3 bx [orig:90 D.5383 ] [90])
        (mult:DI (reg:DI 0 ax [orig:95 ncols ] [95])
            (const_int 8 [0x8]))) 196 {*lea_2_rex64} (insn_list:REG_DEP_ANTI 2074 (insn_list:REG_DEP_TRUE 12 (nil)))
    (expr_list:REG_DEAD (reg:DI 0 ax [orig:95 ncols ] [95])
        (nil)))

(note 2110 2068 2075 0 ("./CStatUtilities.c") 262)

(insn/f:TI 2075 2110 2076 0 ./CStatUtilities.c:262 (parallel [
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int -40 [0xffffffffffffffd8])))
            (clobber (reg:CC 17 flags))
            (clobber (mem:BLK (scratch) [0 A8]))
        ]) 762 {pro_epilogue_adjust_stack_rex64} (insn_list:REG_DEP_TRUE 2069 (insn_list:REG_DEP_TRUE 2070 (insn_list:REG_DEP_TRUE 2071 (insn_list:REG_DEP_TRUE 2072 (insn_list:REG_DEP_TRUE 2073 (insn_list:REG_DEP_TRUE 2074 (nil)))))))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(note 2076 2075 4 0 NOTE_INSN_PROLOGUE_END)

(insn:TI 4 2076 2111 0 ./CStatUtilities.c:262 (set (mem/f/c:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 8 [0x8])) [31 m+0 S8 A8])
        (reg:DI 5 di [ m ])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_TRUE 2075 (nil))
    (expr_list:REG_DEAD (reg:DI 5 di [ m ])
        (nil)))

(note 2111 4 14 0 ("./CStatUtilities.c") 265)

(insn 14 2111 2135 0 ./CStatUtilities.c:265 (set (reg:DI 5 di [ D.5383 ])
        (reg:DI 3 bx [orig:90 D.5383 ] [90])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_ANTI 4 (insn_list:REG_DEP_TRUE 2068 (nil)))
    (nil))

(note 2135 14 15 0 ( m (expr_list:REG_DEP_TRUE (mem/c:DI (plus:DI (reg/f:DI 16 argp)
            (const_int -88 [0xffffffffffffffa8])) [31 m+0 S8 A8])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(call_insn:TI 15 2135 2137 0 ./CStatUtilities.c:265 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("malloc") [flags 0x41] <function_decl 0x2b4e9c47b400 malloc>) [0 S1 A8])
            (const_int 0 [0x0]))) 769 {*call_value_0_rex64} (insn_list:REG_DEP_ANTI 2069 (insn_list:REG_DEP_ANTI 2070 (insn_list:REG_DEP_ANTI 2071 (insn_list:REG_DEP_ANTI 2072 (insn_list:REG_DEP_ANTI 2073 (insn_list:REG_DEP_ANTI 2074 (insn_list:REG_DEP_ANTI 4 (insn_list:REG_DEP_ANTI 5 (insn_list:REG_DEP_ANTI 6 (insn_list:REG_DEP_ANTI 2068 (insn_list:REG_DEP_ANTI 12 (insn_list:REG_DEP_TRUE 14 (insn_list:REG_DEP_TRUE 2075 (nil))))))))))))))
    (expr_list:REG_DEAD (reg:DI 5 di [ D.5383 ])
        (expr_list:REG_EH_REGION (const_int 0 [0x0])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di [ D.5383 ]))
        (nil)))

(note 2137 15 2136 0 ( ncols (expr_list:REG_DEP_TRUE (reg/v:SI 42 r13 [orig:94 ncols ] [94])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 2136 2137 18 0 ( nrows (expr_list:REG_DEP_TRUE (reg/v:SI 6 bp [orig:93 nrows ] [93])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note:HI 18 2136 19 0 ("./CStatUtilities.c") 266)

(insn:TI 19 18 2112 0 ./CStatUtilities.c:266 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:DI 0 ax [orig:67 ivtmp.545 ] [67])
            (const_int 0 [0x0]))) 0 {cmpdi_ccno_1_rex64} (insn_list:REG_DEP_OUTPUT 2075 (insn_list:REG_DEP_TRUE 15 (nil)))
    (nil))

(note 2112 19 16 0 ("./CStatUtilities.c") 265)

(insn 16 2112 2113 0 ./CStatUtilities.c:265 (set (reg/f:DI 41 r12 [orig:67 ivtmp.545 ] [67])
        (reg:DI 0 ax)) 81 {*movdi_1_rex64} (insn_list:REG_DEP_ANTI 2072 (insn_list:REG_DEP_TRUE 15 (nil)))
    (expr_list:REG_DEAD (reg:DI 0 ax)
        (expr_list:REG_NOALIAS (reg/f:DI 96)
            (nil))))

(note 2113 16 23 0 ("./CStatUtilities.c") 266)

(insn 23 2113 20 0 ./CStatUtilities.c:266 (set (reg:SI 2 cx)
        (const_int 266 [0x10a])) 40 {*movsi_1} (insn_list:REG_DEP_OUTPUT 15 (nil))
    (nil))

(jump_insn:TI 20 23 33 0 ./CStatUtilities.c:266 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 2089)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 2069 (insn_list:REG_DEP_ANTI 2070 (insn_list:REG_DEP_ANTI 2071 (insn_list:REG_DEP_ANTI 2072 (insn_list:REG_DEP_ANTI 2073 (insn_list:REG_DEP_ANTI 2074 (insn_list:REG_DEP_ANTI 2075 (insn_list:REG_DEP_ANTI 4 (insn_list:REG_DEP_ANTI 5 (insn_list:REG_DEP_ANTI 6 (insn_list:REG_DEP_ANTI 12 (insn_list:REG_DEP_ANTI 2068 (insn_list:REG_DEP_ANTI 14 (insn_list:REG_DEP_ANTI 16 (insn_list:REG_DEP_ANTI 23 (insn_list:REG_DEP_TRUE 19 (insn_list:REG_DEP_ANTI 15 (nil))))))))))))))))))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 100 [0x64])
            (nil))))
;; End of basic block 0, registers live:
 2 [cx] 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13]

;; Start of basic block 1, registers live: 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13]
(note:HI 33 20 34 1 [bb 1] NOTE_INSN_BASIC_BLOCK)

(note:HI 34 33 35 1 ("./CStatUtilities.c") 269)

(insn:TI 35 34 36 1 ./CStatUtilities.c:269 (set (reg:DI 5 di [ D.5383 ])
        (reg:DI 3 bx [orig:90 D.5383 ] [90])) 81 {*movdi_1_rex64} (nil)
    (expr_list:REG_DEAD (reg:DI 3 bx [orig:90 D.5383 ] [90])
        (nil)))

(call_insn:TI 36 35 39 1 ./CStatUtilities.c:269 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("malloc") [flags 0x41] <function_decl 0x2b4e9c47b400 malloc>) [0 S1 A8])
            (const_int 0 [0x0]))) 769 {*call_value_0_rex64} (insn_list:REG_DEP_TRUE 35 (nil))
    (expr_list:REG_DEAD (reg:DI 5 di [ D.5383 ])
        (expr_list:REG_EH_REGION (const_int 0 [0x0])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di [ D.5383 ]))
        (nil)))

(note:HI 39 36 40 1 ("./CStatUtilities.c") 270)

(insn:TI 40 39 2114 1 ./CStatUtilities.c:270 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:DI 0 ax)
            (const_int 0 [0x0]))) 0 {cmpdi_ccno_1_rex64} (insn_list:REG_DEP_TRUE 36 (nil))
    (nil))

(note 2114 40 37 1 ("./CStatUtilities.c") 269)

(insn 37 2114 2115 1 ./CStatUtilities.c:269 (set (mem/f/c:DI (reg/f:DI 7 sp) [32 S8 A8])
        (reg:DI 0 ax)) 81 {*movdi_1_rex64} (insn_list:REG_DEP_TRUE 36 (nil))
    (expr_list:REG_DEAD (reg:DI 0 ax)
        (expr_list:REG_NOALIAS (mem/f/c:DI (reg/f:DI 7 sp) [32 S8 A8])
            (nil))))

(note 2115 37 41 1 ("./CStatUtilities.c") 270)

(jump_insn:TI 41 2115 44 1 ./CStatUtilities.c:270 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref 54)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 35 (insn_list:REG_DEP_TRUE 40 (insn_list:REG_DEP_ANTI 36 (insn_list:REG_DEP_ANTI 37 (nil)))))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 100 [0x64])
            (nil))))
;; End of basic block 1, registers live:
 6 [bp] 7 [sp] 41 [r12] 42 [r13]

(note:HI 44 41 43 ("./CStatUtilities.c") 265)

;; Start of basic block 2, registers live: 6 [bp] 7 [sp] 41 [r12] 42 [r13]
(note:HI 43 44 48 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note:HI 48 43 49 2 ("./CStatUtilities.c") 273)

(insn:TI 49 48 2116 2 ./CStatUtilities.c:273 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 42 r13 [orig:94 ncols ] [94])
            (const_int 0 [0x0]))) 3 {*cmpsi_ccno_1} (nil)
    (nil))

(note 2116 49 45 2 ("./CStatUtilities.c") 265)

(insn 45 2116 2138 2 ./CStatUtilities.c:265 (set (mem/f/c:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 24 [0x18])) [29 t+0 S8 A8])
        (reg/f:DI 41 r12 [orig:67 ivtmp.545 ] [67])) 81 {*movdi_1_rex64} (nil)
    (nil))

(note 2138 45 2117 2 ( t (expr_list:REG_DEP_TRUE (mem/c:DI (plus:DI (reg/f:DI 16 argp)
            (const_int -72 [0xffffffffffffffb8])) [29 t+0 S8 A8])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 2117 2138 50 2 ("./CStatUtilities.c") 273)

(jump_insn:TI 50 2117 67 2 ./CStatUtilities.c:273 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 165)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 49 (insn_list:REG_DEP_ANTI 45 (nil)))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 333 [0x14d])
            (nil))))
;; End of basic block 2, registers live:
 6 [bp] 7 [sp] 41 [r12] 42 [r13]

;; Start of basic block 3, registers live: 6 [bp] 7 [sp] 41 [r12] 42 [r13]
(note:HI 67 50 68 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn:TI 68 67 70 3 ./CStatUtilities.c:270 (set (reg:DI 44 r15 [orig:79 pretmp.465 ] [79])
        (sign_extend:DI (reg/v:SI 6 bp [orig:93 nrows ] [93]))) 115 {extendsidi2_rex64} (nil)
    (nil))

(note:HI 70 68 2100 3 ("./CStatUtilities.c") 277)

(insn 2100 70 2139 3 ./CStatUtilities.c:277 (parallel [
            (set (reg:DI 43 r14 [orig:60 col.561 ] [60])
                (const_int 0 [0x0]))
            (clobber (reg:CC 17 flags))
        ]) 78 {*movdi_xor_rex64} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(note 2139 2100 2099 3 ( col.561 (expr_list:REG_DEP_TRUE (reg:DI 43 r14 [orig:60 col.561 ] [60])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn 2099 2139 2118 3 ./CStatUtilities.c:277 (parallel [
            (set (reg:DI 3 bx [orig:70 ivtmp.539 ] [70])
                (const_int 0 [0x0]))
            (clobber (reg:CC 17 flags))
        ]) 78 {*movdi_xor_rex64} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(note 2118 2099 1970 3 ("./CStatUtilities.c") 273)

(insn:TI 1970 2118 2119 3 ./CStatUtilities.c:270 (set (reg:DI 2 cx)
        (reg:DI 44 r15 [orig:79 pretmp.465 ] [79])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_TRUE 68 (nil))
    (nil))

(note 2119 1970 2067 3 ("./CStatUtilities.c") 277)

(insn 2067 2119 2120 3 ./CStatUtilities.c:277 (set (reg:DI 1 dx)
        (mult:DI (reg:DI 44 r15 [orig:79 pretmp.465 ] [79])
            (const_int 8 [0x8]))) 196 {*lea_2_rex64} (insn_list:REG_DEP_TRUE 68 (nil))
    (nil))

(note 2120 2067 69 3 ("./CStatUtilities.c") 273)

(insn:TI 69 2120 1971 3 ./CStatUtilities.c:270 (parallel [
            (set (reg:DI 2 cx)
                (ashift:DI (reg:DI 2 cx)
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) 409 {*ashldi3_1_rex64} (insn_list:REG_DEP_TRUE 1970 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 1971 69 2121 3 ./CStatUtilities.c:270 (set (mem/c:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 32 [0x20])) [28 pretmp.466+0 S8 A8])
        (reg:DI 2 cx)) 81 {*movdi_1_rex64} (insn_list:REG_DEP_TRUE 69 (nil))
    (expr_list:REG_DEAD (reg:DI 2 cx)
        (nil)))

(note 2121 1971 1972 3 ("./CStatUtilities.c") 277)

(insn 1972 2121 302 3 ./CStatUtilities.c:277 (set (mem/c:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 16 [0x10])) [30 D.5398+0 S8 A8])
        (reg:DI 1 dx)) 81 {*movdi_1_rex64} (insn_list:REG_DEP_TRUE 2067 (nil))
    (expr_list:REG_DEAD (reg:DI 1 dx)
        (nil)))
;; End of basic block 3, registers live:
 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

(note:HI 302 1972 74 NOTE_INSN_LOOP_BEG)

;; Start of basic block 4, registers live: 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
(code_label:HI 74 302 75 4 452 "" [1 uses])

(note:HI 75 74 76 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(note:HI 76 75 77 4 ("./CStatUtilities.c") 275)

(insn:TI 77 76 78 4 ./CStatUtilities.c:275 (set (reg:DI 5 di [ pretmp.466 ])
        (mem/c:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 32 [0x20])) [28 pretmp.466+0 S8 A8])) 81 {*movdi_1_rex64} (nil)
    (nil))

(call_insn:TI 78 77 85 4 ./CStatUtilities.c:275 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("malloc") [flags 0x41] <function_decl 0x2b4e9c47b400 malloc>) [0 S1 A8])
            (const_int 0 [0x0]))) 769 {*call_value_0_rex64} (insn_list:REG_DEP_TRUE 77 (nil))
    (expr_list:REG_DEAD (reg:DI 5 di [ pretmp.466 ])
        (expr_list:REG_EH_REGION (const_int 0 [0x0])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di [ pretmp.466 ]))
        (nil)))

(note:HI 85 78 86 4 ("./CStatUtilities.c") 276)

(insn:TI 86 85 83 4 ./CStatUtilities.c:276 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:DI 0 ax [109])
            (const_int 0 [0x0]))) 0 {cmpdi_ccno_1_rex64} (insn_list:REG_DEP_TRUE 78 (nil))
    (nil))

(note:HI 83 86 84 4 ("./CStatUtilities.c") 275)

(insn 84 83 2122 4 ./CStatUtilities.c:275 (set (mem/f:DI (plus:DI (mult:DI (reg:DI 3 bx [orig:70 ivtmp.539 ] [70])
                    (const_int 8 [0x8]))
                (reg/f:DI 41 r12 [orig:67 ivtmp.545 ] [67])) [24 S8 A64])
        (reg/f:DI 0 ax [109])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_TRUE 78 (nil))
    (nil))

(note 2122 84 87 4 ("./CStatUtilities.c") 276)

(jump_insn:TI 87 2122 100 4 ./CStatUtilities.c:276 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 2102)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 77 (insn_list:REG_DEP_TRUE 86 (insn_list:REG_DEP_ANTI 78 (insn_list:REG_DEP_ANTI 84 (nil)))))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 100 [0x64])
            (nil))))
;; End of basic block 4, registers live:
 0 [ax] 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

;; Start of basic block 5, registers live: 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
(note:HI 100 87 101 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(note:HI 101 100 102 5 ("./CStatUtilities.c") 277)

(insn:TI 102 101 103 5 ./CStatUtilities.c:277 (set (reg:DI 5 di [ D.5398 ])
        (mem/c:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 16 [0x10])) [30 D.5398+0 S8 A8])) 81 {*movdi_1_rex64} (nil)
    (nil))

(call_insn:TI 103 102 1973 5 ./CStatUtilities.c:277 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("malloc") [flags 0x41] <function_decl 0x2b4e9c47b400 malloc>) [0 S1 A8])
            (const_int 0 [0x0]))) 769 {*call_value_0_rex64} (insn_list:REG_DEP_TRUE 102 (nil))
    (expr_list:REG_DEAD (reg:DI 5 di [ D.5398 ])
        (expr_list:REG_EH_REGION (const_int 0 [0x0])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di [ D.5398 ]))
        (nil)))

(insn:TI 1973 103 110 5 ./CStatUtilities.c:277 (set (reg:DI 4 si)
        (mem/f/c:DI (reg/f:DI 7 sp) [32 S8 A8])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_ANTI 103 (nil))
    (nil))

(note:HI 110 1973 111 5 ("./CStatUtilities.c") 278)

(insn 111 110 108 5 ./CStatUtilities.c:278 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:DI 0 ax [99])
            (const_int 0 [0x0]))) 0 {cmpdi_ccno_1_rex64} (insn_list:REG_DEP_TRUE 103 (nil))
    (nil))

(note:HI 108 111 109 5 ("./CStatUtilities.c") 277)

(insn:TI 109 108 2123 5 ./CStatUtilities.c:277 (set (mem/f:DI (plus:DI (mult:DI (reg:DI 3 bx [orig:70 ivtmp.539 ] [70])
                    (const_int 8 [0x8]))
                (reg:DI 4 si)) [25 S8 A64])
        (reg/f:DI 0 ax [99])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_TRUE 1973 (insn_list:REG_DEP_TRUE 103 (nil)))
    (expr_list:REG_DEAD (reg/f:DI 0 ax [99])
        (expr_list:REG_DEAD (reg:DI 4 si)
            (nil))))

(note 2123 109 112 5 ("./CStatUtilities.c") 278)

(jump_insn 112 2123 115 5 ./CStatUtilities.c:278 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref 121)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 102 (insn_list:REG_DEP_ANTI 1973 (insn_list:REG_DEP_TRUE 111 (insn_list:REG_DEP_ANTI 103 (insn_list:REG_DEP_ANTI 109 (nil))))))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 100 [0x64])
            (nil))))
;; End of basic block 5, registers live:
 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

(note:HI 115 112 114 ("./CStatUtilities.c") 280)

;; Start of basic block 6, registers live: 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
(note:HI 114 115 116 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn:TI 116 114 117 6 ./CStatUtilities.c:280 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 6 bp [orig:93 nrows ] [93])
            (const_int 0 [0x0]))) 3 {*cmpsi_ccno_1} (nil)
    (nil))

(jump_insn:TI 117 116 134 6 ./CStatUtilities.c:280 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 2103)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 116 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 1000 [0x3e8])
            (nil))))
;; End of basic block 6, registers live:
 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

;; Start of basic block 7, registers live: 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
(note:HI 134 117 1510 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(note:HI 1510 134 1977 7 NOTE_INSN_DELETED)

(insn:TI 1977 1510 136 7 ./CStatUtilities.c:278 (set (reg:DI 4 si)
        (mem/f/c:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 8 [0x8])) [31 m+0 S8 A8])) 81 {*movdi_1_rex64} (nil)
    (nil))

(insn 136 1977 2017 7 ./CStatUtilities.c:278 (set (reg/f:DI 5 di [144])
        (mem/f:DI (plus:DI (mult:DI (reg:DI 3 bx [orig:70 ivtmp.539 ] [70])
                    (const_int 8 [0x8]))
                (reg/f:DI 41 r12 [orig:67 ivtmp.545 ] [67])) [24 S8 A64])) 81 {*movdi_1_rex64} (nil)
    (nil))

(insn 2017 136 1512 7 (set (reg:SI 1 dx [140])
        (subreg:SI (plus:DI (reg:DI 6 bp [orig:93 nrows ] [93])
                (const_int -1 [0xffffffffffffffff])) 0)) 194 {*lea_1_rex64} (nil)
    (nil))

(insn:TI 1512 2017 135 7 (parallel [
            (set (reg:SI 1 dx [140])
                (and:SI (reg:SI 1 dx [140])
                    (const_int 7 [0x7])))
            (clobber (reg:CC 17 flags))
        ]) 299 {*andsi_1} (insn_list:REG_DEP_TRUE 2017 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 135 1512 1519 7 ./CStatUtilities.c:278 (set (reg:DI 38 r9 [orig:72 ivtmp.533 ] [72])
        (mem/f:DI (plus:DI (mult:DI (reg:DI 3 bx [orig:70 ivtmp.539 ] [70])
                    (const_int 8 [0x8]))
                (reg:DI 4 si)) [25 S8 A64])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_TRUE 1977 (nil))
    (expr_list:REG_DEAD (reg:DI 4 si)
        (nil)))

(insn 1519 135 2021 7 ./CStatUtilities.c:283 (set (mem/s:SI (plus:DI (reg/f:DI 5 di [144])
                (const_int 8 [0x8])) [4 <variable>.index+0 S4 A8])
        (const_int 0 [0x0])) 40 {*movsi_1} (insn_list:REG_DEP_TRUE 136 (nil))
    (nil))

(insn 2021 1519 2018 7 ./CStatUtilities.c:280 (set (reg/f:DI 2 cx [orig:148 ivtmp.535 ] [148])
        (plus:DI (reg/f:DI 5 di [144])
            (const_int 16 [0x10]))) 196 {*lea_2_rex64} (insn_list:REG_DEP_TRUE 136 (nil))
    (nil))

(insn:TI 2018 2021 2020 7 ./CStatUtilities.c:282 (set (reg:DI 37 r8 [100])
        (mem:DI (reg:DI 38 r9 [orig:72 ivtmp.533 ] [72]) [6 S8 A64])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_TRUE 135 (nil))
    (nil))

(insn 2020 2018 2019 7 ./CStatUtilities.c:280 (set (reg:DI 4 si [orig:146 ivtmp.533 ] [146])
        (plus:DI (reg:DI 38 r9 [orig:72 ivtmp.533 ] [72])
            (const_int 8 [0x8]))) 196 {*lea_2_rex64} (insn_list:REG_DEP_OUTPUT 1977 (insn_list:REG_DEP_TRUE 135 (nil)))
    (nil))

(insn:TI 2019 2020 1521 7 ./CStatUtilities.c:282 (set (mem/s:DI (reg/f:DI 5 di [144]) [6 <variable>.signal+0 S8 A8])
        (reg:DI 37 r8 [100])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_TRUE 136 (insn_list:REG_DEP_TRUE 2018 (nil)))
    (expr_list:REG_DEAD (reg:DI 37 r8 [100])
        (nil)))

(insn 1521 2019 2140 7 ./CStatUtilities.c:280 (set (reg/v:SI 37 r8 [orig:145 row.551 ] [145])
        (const_int 1 [0x1])) 40 {*movsi_1} (insn_list:REG_DEP_ANTI 2019 (insn_list:REG_DEP_OUTPUT 2018 (nil)))
    (nil))

(note 2140 1521 1524 7 ( row.551 (expr_list:REG_DEP_TRUE (reg/v:SI 37 r8 [orig:145 row.551 ] [145])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn:TI 1524 2140 1525 7 ./CStatUtilities.c:280 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 37 r8 [orig:145 row.551 ] [145])
            (reg/v:SI 6 bp [orig:93 nrows ] [93]))) 5 {*cmpsi_1_insn} (insn_list:REG_DEP_OUTPUT 1512 (insn_list:REG_DEP_TRUE 1521 (nil)))
    (nil))

(jump_insn:TI 1525 1524 1693 7 ./CStatUtilities.c:280 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 151)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 1977 (insn_list:REG_DEP_ANTI 135 (insn_list:REG_DEP_ANTI 136 (insn_list:REG_DEP_ANTI 2017 (insn_list:REG_DEP_ANTI 1512 (insn_list:REG_DEP_ANTI 2018 (insn_list:REG_DEP_ANTI 1521 (insn_list:REG_DEP_ANTI 2020 (insn_list:REG_DEP_ANTI 2021 (insn_list:REG_DEP_TRUE 1524 (insn_list:REG_DEP_ANTI 2019 (insn_list:REG_DEP_ANTI 1519 (nil)))))))))))))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 1000 [0x3e8])
            (nil))))
;; End of basic block 7, registers live:
 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 37 [r8] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

;; Start of basic block 8, registers live: 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 37 [r8] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
(note:HI 1693 1525 1691 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn:TI 1691 1693 1692 8 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1 dx [140])
            (const_int 0 [0x0]))) 3 {*cmpsi_ccno_1} (nil)
    (nil))

(jump_insn:TI 1692 1691 1670 8 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 138)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 1691 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 1250 [0x4e2])
            (nil))))
;; End of basic block 8, registers live:
 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 37 [r8] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

;; Start of basic block 9, registers live: 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 37 [r8] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
(note:HI 1670 1692 1668 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn:TI 1668 1670 1669 9 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1 dx [140])
            (const_int 1 [0x1]))) 5 {*cmpsi_1_insn} (nil)
    (nil))

(jump_insn:TI 1669 1668 1647 9 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 1956)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 1668 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 1428 [0x594])
            (nil))))
;; End of basic block 9, registers live:
 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 37 [r8] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

;; Start of basic block 10, registers live: 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 37 [r8] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
(note:HI 1647 1669 1645 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn:TI 1645 1647 1646 10 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1 dx [140])
            (const_int 2 [0x2]))) 5 {*cmpsi_1_insn} (nil)
    (nil))

(jump_insn:TI 1646 1645 1624 10 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 1957)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 1645 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 1666 [0x682])
            (nil))))
;; End of basic block 10, registers live:
 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 37 [r8] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

;; Start of basic block 11, registers live: 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 37 [r8] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
(note:HI 1624 1646 1622 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(insn:TI 1622 1624 1623 11 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1 dx [140])
            (const_int 3 [0x3]))) 5 {*cmpsi_1_insn} (nil)
    (nil))

(jump_insn:TI 1623 1622 1601 11 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 1958)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 1622 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 2000 [0x7d0])
            (nil))))
;; End of basic block 11, registers live:
 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 37 [r8] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

;; Start of basic block 12, registers live: 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 37 [r8] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
(note:HI 1601 1623 1599 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(insn:TI 1599 1601 1600 12 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1 dx [140])
            (const_int 4 [0x4]))) 5 {*cmpsi_1_insn} (nil)
    (nil))

(jump_insn:TI 1600 1599 1578 12 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 1959)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 1599 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 2500 [0x9c4])
            (nil))))
;; End of basic block 12, registers live:
 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 37 [r8] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

;; Start of basic block 13, registers live: 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 37 [r8] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
(note:HI 1578 1600 1576 13 [bb 13] NOTE_INSN_BASIC_BLOCK)

(insn:TI 1576 1578 1577 13 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1 dx [140])
            (const_int 5 [0x5]))) 5 {*cmpsi_1_insn} (nil)
    (nil))

(jump_insn:TI 1577 1576 1555 13 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 1960)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 1576 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 3333 [0xd05])
            (nil))))
;; End of basic block 13, registers live:
 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 37 [r8] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

;; Start of basic block 14, registers live: 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 37 [r8] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
(note:HI 1555 1577 1553 14 [bb 14] NOTE_INSN_BASIC_BLOCK)

(insn:TI 1553 1555 1554 14 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1 dx [140])
            (const_int 6 [0x6]))) 5 {*cmpsi_1_insn} (nil)
    (expr_list:REG_DEAD (reg:SI 1 dx [140])
        (nil)))

(jump_insn:TI 1554 1553 1545 14 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 1961)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 1553 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 14, registers live:
 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 37 [r8] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

;; Start of basic block 15, registers live: 2 [cx] 3 [bx] 5 [di] 6 [bp] 7 [sp] 37 [r8] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
(note:HI 1545 1554 2013 15 [bb 15] NOTE_INSN_BASIC_BLOCK)

(insn:TI 2013 1545 1538 15 ./CStatUtilities.c:282 (set (reg:DI 1 dx [324])
        (mem:DI (plus:DI (reg:DI 38 r9 [orig:72 ivtmp.533 ] [72])
                (const_int 8 [0x8])) [6 S8 A64])) 81 {*movdi_1_rex64} (nil)
    (nil))

(insn 1538 2013 2015 15 ./CStatUtilities.c:283 (set (mem/s:SI (plus:DI (reg/f:DI 2 cx [orig:148 ivtmp.535 ] [148])
                (const_int 8 [0x8])) [4 <variable>.index+0 S4 A8])
        (const_int 1 [0x1])) 40 {*movsi_1} (nil)
    (expr_list:REG_DEAD (reg/f:DI 2 cx [orig:148 ivtmp.535 ] [148])
        (nil)))

(insn 2015 1538 2016 15 ./CStatUtilities.c:280 (set (reg:DI 4 si [orig:146 ivtmp.533 ] [146])
        (plus:DI (reg:DI 38 r9 [orig:72 ivtmp.533 ] [72])
            (const_int 16 [0x10]))) 196 {*lea_2_rex64} (nil)
    (expr_list:REG_DEAD (reg:DI 38 r9 [orig:72 ivtmp.533 ] [72])
        (nil)))

(insn:TI 2016 2015 1540 15 ./CStatUtilities.c:280 (set (reg/f:DI 2 cx [orig:148 ivtmp.535 ] [148])
        (plus:DI (reg/f:DI 5 di [144])
            (const_int 32 [0x20]))) 196 {*lea_2_rex64} (insn_list:REG_DEP_ANTI 1538 (nil))
    (nil))

(insn 1540 2016 2141 15 ./CStatUtilities.c:280 (set (strict_low_part (reg:QI 37 r8))
        (const_int 2 [0x2])) 58 {*movstrictqi_1} (nil)
    (expr_list:REG_EQUAL (const_int 2 [0x2])
        (nil)))

(note 2141 1540 2014 15 ( row.551 (nil)) NOTE_INSN_VAR_LOCATION)

(insn:TI 2014 2141 2142 15 ./CStatUtilities.c:282 (set (mem/s:DI (plus:DI (reg/f:DI 5 di [144])
                (const_int 16 [0x10])) [6 <variable>.signal+0 S8 A8])
        (reg:DI 1 dx [324])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_TRUE 2013 (nil))
    (expr_list:REG_DEAD (reg:DI 1 dx [324])
        (nil)))
;; End of basic block 15, registers live:
 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 37 [r8] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

(note 2142 2014 1961 16 ( row.551 (expr_list:REG_DEP_TRUE (reg/v:SI 37 r8 [orig:145 row.551 ] [145])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 16, registers live: 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 37 [r8] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
(code_label:HI 1961 2142 1568 16 641 "" [1 uses])

(note:HI 1568 1961 2011 16 [bb 16] NOTE_INSN_BASIC_BLOCK)

(insn:TI 2011 1568 1561 16 ./CStatUtilities.c:282 (set (reg:DI 39 r10 [325])
        (mem:DI (reg:DI 4 si [orig:146 ivtmp.533 ] [146]) [6 S8 A64])) 81 {*movdi_1_rex64} (nil)
    (nil))

(insn 1561 2011 1564 16 ./CStatUtilities.c:283 (set (mem/s:SI (plus:DI (reg/f:DI 2 cx [orig:148 ivtmp.535 ] [148])
                (const_int 8 [0x8])) [4 <variable>.index+0 S4 A8])
        (reg/v:SI 37 r8 [orig:145 row.551 ] [145])) 40 {*movsi_1} (nil)
    (nil))

(insn 1564 1561 1563 16 ./CStatUtilities.c:280 (parallel [
            (set (reg:DI 4 si [orig:146 ivtmp.533 ] [146])
                (plus:DI (reg:DI 4 si [orig:146 ivtmp.533 ] [146])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (insn_list:REG_DEP_ANTI 2011 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 1563 1564 2012 16 ./CStatUtilities.c:280 (parallel [
            (set (reg/v:SI 37 r8 [orig:145 row.551 ] [145])
                (plus:SI (reg/v:SI 37 r8 [orig:145 row.551 ] [145])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (insn_list:REG_DEP_ANTI 1561 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 2012 1563 1565 16 ./CStatUtilities.c:282 (set (mem/s:DI (reg/f:DI 2 cx [orig:148 ivtmp.535 ] [148]) [6 <variable>.signal+0 S8 A8])
        (reg:DI 39 r10 [325])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_TRUE 2011 (nil))
    (expr_list:REG_DEAD (reg:DI 39 r10 [325])
        (nil)))

(insn 1565 2012 1960 16 ./CStatUtilities.c:280 (parallel [
            (set (reg/f:DI 2 cx [orig:148 ivtmp.535 ] [148])
                (plus:DI (reg/f:DI 2 cx [orig:148 ivtmp.535 ] [148])
                    (const_int 16 [0x10])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (insn_list:REG_DEP_ANTI 2012 (insn_list:REG_DEP_ANTI 1561 (nil)))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;; End of basic block 16, registers live:
 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 37 [r8] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

;; Start of basic block 17, registers live: 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 37 [r8] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
(code_label:HI 1960 1565 1591 17 640 "" [1 uses])

(note:HI 1591 1960 2009 17 [bb 17] NOTE_INSN_BASIC_BLOCK)

(insn:TI 2009 1591 1584 17 ./CStatUtilities.c:282 (set (reg:DI 40 r11 [326])
        (mem:DI (reg:DI 4 si [orig:146 ivtmp.533 ] [146]) [6 S8 A64])) 81 {*movdi_1_rex64} (nil)
    (nil))

(insn 1584 2009 1587 17 ./CStatUtilities.c:283 (set (mem/s:SI (plus:DI (reg/f:DI 2 cx [orig:148 ivtmp.535 ] [148])
                (const_int 8 [0x8])) [4 <variable>.index+0 S4 A8])
        (reg/v:SI 37 r8 [orig:145 row.551 ] [145])) 40 {*movsi_1} (nil)
    (nil))

(insn 1587 1584 1586 17 ./CStatUtilities.c:280 (parallel [
            (set (reg:DI 4 si [orig:146 ivtmp.533 ] [146])
                (plus:DI (reg:DI 4 si [orig:146 ivtmp.533 ] [146])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (insn_list:REG_DEP_ANTI 2009 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 1586 1587 2010 17 ./CStatUtilities.c:280 (parallel [
            (set (reg/v:SI 37 r8 [orig:145 row.551 ] [145])
                (plus:SI (reg/v:SI 37 r8 [orig:145 row.551 ] [145])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (insn_list:REG_DEP_ANTI 1584 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 2010 1586 1588 17 ./CStatUtilities.c:282 (set (mem/s:DI (reg/f:DI 2 cx [orig:148 ivtmp.535 ] [148]) [6 <variable>.signal+0 S8 A8])
        (reg:DI 40 r11 [326])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_TRUE 2009 (nil))
    (expr_list:REG_DEAD (reg:DI 40 r11 [326])
        (nil)))

(insn 1588 2010 1959 17 ./CStatUtilities.c:280 (parallel [
            (set (reg/f:DI 2 cx [orig:148 ivtmp.535 ] [148])
                (plus:DI (reg/f:DI 2 cx [orig:148 ivtmp.535 ] [148])
                    (const_int 16 [0x10])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (insn_list:REG_DEP_ANTI 2010 (insn_list:REG_DEP_ANTI 1584 (nil)))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;; End of basic block 17, registers live:
 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 37 [r8] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

;; Start of basic block 18, registers live: 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 37 [r8] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
(code_label:HI 1959 1588 1614 18 639 "" [1 uses])

(note:HI 1614 1959 2007 18 [bb 18] NOTE_INSN_BASIC_BLOCK)

(insn:TI 2007 1614 1607 18 ./CStatUtilities.c:282 (set (reg:DI 38 r9 [327])
        (mem:DI (reg:DI 4 si [orig:146 ivtmp.533 ] [146]) [6 S8 A64])) 81 {*movdi_1_rex64} (nil)
    (nil))

(insn 1607 2007 1610 18 ./CStatUtilities.c:283 (set (mem/s:SI (plus:DI (reg/f:DI 2 cx [orig:148 ivtmp.535 ] [148])
                (const_int 8 [0x8])) [4 <variable>.index+0 S4 A8])
        (reg/v:SI 37 r8 [orig:145 row.551 ] [145])) 40 {*movsi_1} (nil)
    (nil))

(insn 1610 1607 1609 18 ./CStatUtilities.c:280 (parallel [
            (set (reg:DI 4 si [orig:146 ivtmp.533 ] [146])
                (plus:DI (reg:DI 4 si [orig:146 ivtmp.533 ] [146])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (insn_list:REG_DEP_ANTI 2007 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 1609 1610 2008 18 ./CStatUtilities.c:280 (parallel [
            (set (reg/v:SI 37 r8 [orig:145 row.551 ] [145])
                (plus:SI (reg/v:SI 37 r8 [orig:145 row.551 ] [145])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (insn_list:REG_DEP_ANTI 1607 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 2008 1609 1611 18 ./CStatUtilities.c:282 (set (mem/s:DI (reg/f:DI 2 cx [orig:148 ivtmp.535 ] [148]) [6 <variable>.signal+0 S8 A8])
        (reg:DI 38 r9 [327])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_TRUE 2007 (nil))
    (expr_list:REG_DEAD (reg:DI 38 r9 [327])
        (nil)))

(insn 1611 2008 1958 18 ./CStatUtilities.c:280 (parallel [
            (set (reg/f:DI 2 cx [orig:148 ivtmp.535 ] [148])
                (plus:DI (reg/f:DI 2 cx [orig:148 ivtmp.535 ] [148])
                    (const_int 16 [0x10])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (insn_list:REG_DEP_ANTI 2008 (insn_list:REG_DEP_ANTI 1607 (nil)))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;; End of basic block 18, registers live:
 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 37 [r8] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

;; Start of basic block 19, registers live: 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 37 [r8] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
(code_label:HI 1958 1611 1637 19 638 "" [1 uses])

(note:HI 1637 1958 2005 19 [bb 19] NOTE_INSN_BASIC_BLOCK)

(insn:TI 2005 1637 1630 19 ./CStatUtilities.c:282 (set (reg:DI 0 ax [328])
        (mem:DI (reg:DI 4 si [orig:146 ivtmp.533 ] [146]) [6 S8 A64])) 81 {*movdi_1_rex64} (nil)
    (nil))

(insn 1630 2005 1633 19 ./CStatUtilities.c:283 (set (mem/s:SI (plus:DI (reg/f:DI 2 cx [orig:148 ivtmp.535 ] [148])
                (const_int 8 [0x8])) [4 <variable>.index+0 S4 A8])
        (reg/v:SI 37 r8 [orig:145 row.551 ] [145])) 40 {*movsi_1} (nil)
    (nil))

(insn 1633 1630 1632 19 ./CStatUtilities.c:280 (parallel [
            (set (reg:DI 4 si [orig:146 ivtmp.533 ] [146])
                (plus:DI (reg:DI 4 si [orig:146 ivtmp.533 ] [146])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (insn_list:REG_DEP_ANTI 2005 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 1632 1633 2006 19 ./CStatUtilities.c:280 (parallel [
            (set (reg/v:SI 37 r8 [orig:145 row.551 ] [145])
                (plus:SI (reg/v:SI 37 r8 [orig:145 row.551 ] [145])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (insn_list:REG_DEP_ANTI 1630 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 2006 1632 1634 19 ./CStatUtilities.c:282 (set (mem/s:DI (reg/f:DI 2 cx [orig:148 ivtmp.535 ] [148]) [6 <variable>.signal+0 S8 A8])
        (reg:DI 0 ax [328])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_TRUE 2005 (nil))
    (expr_list:REG_DEAD (reg:DI 0 ax [328])
        (nil)))

(insn 1634 2006 1957 19 ./CStatUtilities.c:280 (parallel [
            (set (reg/f:DI 2 cx [orig:148 ivtmp.535 ] [148])
                (plus:DI (reg/f:DI 2 cx [orig:148 ivtmp.535 ] [148])
                    (const_int 16 [0x10])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (insn_list:REG_DEP_ANTI 2006 (insn_list:REG_DEP_ANTI 1630 (nil)))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;; End of basic block 19, registers live:
 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 37 [r8] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

;; Start of basic block 20, registers live: 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 37 [r8] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
(code_label:HI 1957 1634 1660 20 637 "" [1 uses])

(note:HI 1660 1957 2003 20 [bb 20] NOTE_INSN_BASIC_BLOCK)

(insn:TI 2003 1660 1653 20 ./CStatUtilities.c:282 (set (reg:DI 1 dx [329])
        (mem:DI (reg:DI 4 si [orig:146 ivtmp.533 ] [146]) [6 S8 A64])) 81 {*movdi_1_rex64} (nil)
    (nil))

(insn 1653 2003 1656 20 ./CStatUtilities.c:283 (set (mem/s:SI (plus:DI (reg/f:DI 2 cx [orig:148 ivtmp.535 ] [148])
                (const_int 8 [0x8])) [4 <variable>.index+0 S4 A8])
        (reg/v:SI 37 r8 [orig:145 row.551 ] [145])) 40 {*movsi_1} (nil)
    (nil))

(insn 1656 1653 1655 20 ./CStatUtilities.c:280 (parallel [
            (set (reg:DI 4 si [orig:146 ivtmp.533 ] [146])
                (plus:DI (reg:DI 4 si [orig:146 ivtmp.533 ] [146])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (insn_list:REG_DEP_ANTI 2003 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 1655 1656 2004 20 ./CStatUtilities.c:280 (parallel [
            (set (reg/v:SI 37 r8 [orig:145 row.551 ] [145])
                (plus:SI (reg/v:SI 37 r8 [orig:145 row.551 ] [145])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (insn_list:REG_DEP_ANTI 1653 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 2004 1655 1657 20 ./CStatUtilities.c:282 (set (mem/s:DI (reg/f:DI 2 cx [orig:148 ivtmp.535 ] [148]) [6 <variable>.signal+0 S8 A8])
        (reg:DI 1 dx [329])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_TRUE 2003 (nil))
    (expr_list:REG_DEAD (reg:DI 1 dx [329])
        (nil)))

(insn 1657 2004 1956 20 ./CStatUtilities.c:280 (parallel [
            (set (reg/f:DI 2 cx [orig:148 ivtmp.535 ] [148])
                (plus:DI (reg/f:DI 2 cx [orig:148 ivtmp.535 ] [148])
                    (const_int 16 [0x10])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (insn_list:REG_DEP_ANTI 2004 (insn_list:REG_DEP_ANTI 1653 (nil)))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;; End of basic block 20, registers live:
 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 37 [r8] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

;; Start of basic block 21, registers live: 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 37 [r8] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
(code_label:HI 1956 1657 1683 21 636 "" [1 uses])

(note:HI 1683 1956 2001 21 [bb 21] NOTE_INSN_BASIC_BLOCK)

(insn:TI 2001 1683 1676 21 ./CStatUtilities.c:282 (set (reg:DI 39 r10 [330])
        (mem:DI (reg:DI 4 si [orig:146 ivtmp.533 ] [146]) [6 S8 A64])) 81 {*movdi_1_rex64} (nil)
    (nil))

(insn 1676 2001 1678 21 ./CStatUtilities.c:283 (set (mem/s:SI (plus:DI (reg/f:DI 2 cx [orig:148 ivtmp.535 ] [148])
                (const_int 8 [0x8])) [4 <variable>.index+0 S4 A8])
        (reg/v:SI 37 r8 [orig:145 row.551 ] [145])) 40 {*movsi_1} (nil)
    (nil))

(insn 1678 1676 1679 21 ./CStatUtilities.c:280 (parallel [
            (set (reg/v:SI 37 r8 [orig:145 row.551 ] [145])
                (plus:SI (reg/v:SI 37 r8 [orig:145 row.551 ] [145])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (insn_list:REG_DEP_ANTI 1676 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 1679 1678 2002 21 ./CStatUtilities.c:280 (parallel [
            (set (reg:DI 4 si [orig:146 ivtmp.533 ] [146])
                (plus:DI (reg:DI 4 si [orig:146 ivtmp.533 ] [146])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (insn_list:REG_DEP_ANTI 2001 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 2002 1679 1680 21 ./CStatUtilities.c:282 (set (mem/s:DI (reg/f:DI 2 cx [orig:148 ivtmp.535 ] [148]) [6 <variable>.signal+0 S8 A8])
        (reg:DI 39 r10 [330])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_TRUE 2001 (nil))
    (expr_list:REG_DEAD (reg:DI 39 r10 [330])
        (nil)))

(insn 1680 2002 1681 21 ./CStatUtilities.c:280 (parallel [
            (set (reg/f:DI 2 cx [orig:148 ivtmp.535 ] [148])
                (plus:DI (reg/f:DI 2 cx [orig:148 ivtmp.535 ] [148])
                    (const_int 16 [0x10])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (insn_list:REG_DEP_ANTI 2002 (insn_list:REG_DEP_ANTI 1676 (nil)))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 1681 1680 1682 21 ./CStatUtilities.c:280 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 37 r8 [orig:145 row.551 ] [145])
            (reg/v:SI 6 bp [orig:93 nrows ] [93]))) 5 {*cmpsi_1_insn} (insn_list:REG_DEP_OUTPUT 1679 (insn_list:REG_DEP_OUTPUT 1680 (insn_list:REG_DEP_TRUE 1678 (nil))))
    (nil))

(jump_insn:TI 1682 1681 138 21 ./CStatUtilities.c:280 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 151)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 2001 (insn_list:REG_DEP_ANTI 1678 (insn_list:REG_DEP_ANTI 1679 (insn_list:REG_DEP_ANTI 1680 (insn_list:REG_DEP_TRUE 1681 (insn_list:REG_DEP_ANTI 2002 (insn_list:REG_DEP_ANTI 1676 (nil))))))))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 1000 [0x3e8])
            (nil))))
;; End of basic block 21, registers live:
 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 37 [r8] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

;; Start of basic block 22, registers live: 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 37 [r8] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
(code_label:HI 138 1682 139 22 459 "" [2 uses])

(note:HI 139 138 1822 22 [bb 22] NOTE_INSN_BASIC_BLOCK)

(note:HI 1822 139 1703 22 NOTE_INSN_DELETED)

(note:HI 1703 1822 1721 22 NOTE_INSN_DELETED)

(note:HI 1721 1703 1739 22 NOTE_INSN_DELETED)

(note:HI 1739 1721 1757 22 NOTE_INSN_DELETED)

(note:HI 1757 1739 1775 22 NOTE_INSN_DELETED)

(note:HI 1775 1757 1793 22 NOTE_INSN_DELETED)

(note:HI 1793 1775 1978 22 NOTE_INSN_DELETED)

(insn:TI 1978 1793 1980 22 ./CStatUtilities.c:282 (set (reg:DI 0 ax [147])
        (mem:DI (reg:DI 4 si [orig:146 ivtmp.533 ] [146]) [6 S8 A64])) 81 {*movdi_1_rex64} (nil)
    (nil))

(insn 1980 1978 1983 22 ./CStatUtilities.c:280 (set (reg:SI 1 dx [143])
        (subreg:SI (plus:DI (reg:DI 37 r8 [orig:145 row.551 ] [145])
                (const_int 1 [0x1])) 0)) 194 {*lea_1_rex64} (nil)
    (nil))

(insn 1983 1980 144 22 ./CStatUtilities.c:280 (set (reg:SI 40 r11 [orig:153 row.551 ] [153])
        (subreg:SI (plus:DI (reg:DI 37 r8 [orig:145 row.551 ] [145])
                (const_int 2 [0x2])) 0)) 194 {*lea_1_rex64} (nil)
    (nil))

(insn:TI 144 1983 1699 22 ./CStatUtilities.c:283 (set (mem/s:SI (plus:DI (reg/f:DI 2 cx [orig:148 ivtmp.535 ] [148])
                (const_int 8 [0x8])) [4 <variable>.index+0 S4 A8])
        (reg/v:SI 37 r8 [orig:145 row.551 ] [145])) 40 {*movsi_1} (nil)
    (nil))

(insn:TI 1699 144 1717 22 ./CStatUtilities.c:283 (set (mem/s:SI (plus:DI (reg/f:DI 2 cx [orig:148 ivtmp.535 ] [148])
                (const_int 24 [0x18])) [4 <variable>.index+0 S4 A8])
        (reg:SI 1 dx [143])) 40 {*movsi_1} (insn_list:REG_DEP_TRUE 1980 (nil))
    (expr_list:REG_DEAD (reg:SI 1 dx [143])
        (nil)))

(insn 1717 1699 1979 22 ./CStatUtilities.c:283 (set (mem/s:SI (plus:DI (reg/f:DI 2 cx [orig:148 ivtmp.535 ] [148])
                (const_int 40 [0x28])) [4 <variable>.index+0 S4 A8])
        (reg:SI 40 r11 [orig:153 row.551 ] [153])) 40 {*movsi_1} (insn_list:REG_DEP_TRUE 1983 (nil))
    (expr_list:REG_DEAD (reg:SI 40 r11 [orig:153 row.551 ] [153])
        (nil)))

(insn:TI 1979 1717 1981 22 ./CStatUtilities.c:282 (set (mem/s:DI (reg/f:DI 2 cx [orig:148 ivtmp.535 ] [148]) [6 <variable>.signal+0 S8 A8])
        (reg:DI 0 ax [147])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_TRUE 1978 (nil))
    (expr_list:REG_DEAD (reg:DI 0 ax [147])
        (nil)))

(insn 1981 1979 1982 22 ./CStatUtilities.c:282 (set (reg:DI 39 r10 [151])
        (mem:DI (plus:DI (reg:DI 4 si [orig:146 ivtmp.533 ] [146])
                (const_int 8 [0x8])) [6 S8 A64])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_TRUE 1979 (nil))
    (nil))

(insn:TI 1982 1981 1984 22 ./CStatUtilities.c:282 (set (mem/s:DI (plus:DI (reg/f:DI 2 cx [orig:148 ivtmp.535 ] [148])
                (const_int 16 [0x10])) [6 <variable>.signal+0 S8 A8])
        (reg:DI 39 r10 [151])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_ANTI 1978 (insn_list:REG_DEP_TRUE 1981 (nil)))
    (expr_list:REG_DEAD (reg:DI 39 r10 [151])
        (nil)))

(insn 1984 1982 1986 22 ./CStatUtilities.c:282 (set (reg:DI 38 r9 [155])
        (mem:DI (plus:DI (reg:DI 4 si [orig:146 ivtmp.533 ] [146])
                (const_int 16 [0x10])) [6 S8 A64])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_TRUE 1979 (insn_list:REG_DEP_TRUE 1982 (nil)))
    (nil))

(insn 1986 1984 1735 22 ./CStatUtilities.c:280 (set (reg:SI 39 r10 [orig:157 row.551 ] [157])
        (subreg:SI (plus:DI (reg:DI 37 r8 [orig:145 row.551 ] [145])
                (const_int 3 [0x3])) 0)) 194 {*lea_1_rex64} (insn_list:REG_DEP_ANTI 1982 (insn_list:REG_DEP_OUTPUT 1981 (nil)))
    (nil))

(insn:TI 1735 1986 1992 22 ./CStatUtilities.c:283 (set (mem/s:SI (plus:DI (reg/f:DI 2 cx [orig:148 ivtmp.535 ] [148])
                (const_int 56 [0x38])) [4 <variable>.index+0 S4 A8])
        (reg:SI 39 r10 [orig:157 row.551 ] [157])) 40 {*movsi_1} (insn_list:REG_DEP_TRUE 1986 (nil))
    (expr_list:REG_DEAD (reg:SI 39 r10 [orig:157 row.551 ] [157])
        (nil)))

(insn 1992 1735 1985 22 ./CStatUtilities.c:280 (set (reg:SI 39 r10 [orig:165 row.551 ] [165])
        (subreg:SI (plus:DI (reg:DI 37 r8 [orig:145 row.551 ] [145])
                (const_int 5 [0x5])) 0)) 194 {*lea_1_rex64} (insn_list:REG_DEP_ANTI 1735 (insn_list:REG_DEP_OUTPUT 1986 (nil)))
    (nil))

(insn:TI 1985 1992 1987 22 ./CStatUtilities.c:282 (set (mem/s:DI (plus:DI (reg/f:DI 2 cx [orig:148 ivtmp.535 ] [148])
                (const_int 32 [0x20])) [6 <variable>.signal+0 S8 A8])
        (reg:DI 38 r9 [155])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_ANTI 1978 (insn_list:REG_DEP_ANTI 1981 (insn_list:REG_DEP_TRUE 1984 (nil))))
    (expr_list:REG_DEAD (reg:DI 38 r9 [155])
        (nil)))

(insn 1987 1985 1989 22 ./CStatUtilities.c:282 (set (reg:DI 0 ax [159])
        (mem:DI (plus:DI (reg:DI 4 si [orig:146 ivtmp.533 ] [146])
                (const_int 24 [0x18])) [6 S8 A64])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_OUTPUT 1978 (insn_list:REG_DEP_TRUE 1979 (insn_list:REG_DEP_TRUE 1982 (insn_list:REG_DEP_TRUE 1985 (nil)))))
    (nil))

(insn 1989 1987 1771 22 ./CStatUtilities.c:280 (set (reg:SI 38 r9 [orig:161 row.551 ] [161])
        (subreg:SI (plus:DI (reg:DI 37 r8 [orig:145 row.551 ] [145])
                (const_int 4 [0x4])) 0)) 194 {*lea_1_rex64} (insn_list:REG_DEP_ANTI 1985 (insn_list:REG_DEP_OUTPUT 1984 (nil)))
    (nil))

(insn:TI 1771 1989 1753 22 ./CStatUtilities.c:283 (set (mem/s:SI (plus:DI (reg/f:DI 2 cx [orig:148 ivtmp.535 ] [148])
                (const_int 88 [0x58])) [4 <variable>.index+0 S4 A8])
        (reg:SI 39 r10 [orig:165 row.551 ] [165])) 40 {*movsi_1} (insn_list:REG_DEP_TRUE 1992 (nil))
    (expr_list:REG_DEAD (reg:SI 39 r10 [orig:165 row.551 ] [165])
        (nil)))

(insn:TI 1753 1771 1988 22 ./CStatUtilities.c:283 (set (mem/s:SI (plus:DI (reg/f:DI 2 cx [orig:148 ivtmp.535 ] [148])
                (const_int 72 [0x48])) [4 <variable>.index+0 S4 A8])
        (reg:SI 38 r9 [orig:161 row.551 ] [161])) 40 {*movsi_1} (insn_list:REG_DEP_TRUE 1989 (nil))
    (expr_list:REG_DEAD (reg:SI 38 r9 [orig:161 row.551 ] [161])
        (nil)))

(insn:TI 1988 1753 1990 22 ./CStatUtilities.c:282 (set (mem/s:DI (plus:DI (reg/f:DI 2 cx [orig:148 ivtmp.535 ] [148])
                (const_int 48 [0x30])) [6 <variable>.signal+0 S8 A8])
        (reg:DI 0 ax [159])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_ANTI 1978 (insn_list:REG_DEP_ANTI 1981 (insn_list:REG_DEP_ANTI 1984 (insn_list:REG_DEP_TRUE 1987 (nil)))))
    (expr_list:REG_DEAD (reg:DI 0 ax [159])
        (nil)))

(insn 1990 1988 1991 22 ./CStatUtilities.c:282 (set (reg:DI 1 dx [163])
        (mem:DI (plus:DI (reg:DI 4 si [orig:146 ivtmp.533 ] [146])
                (const_int 32 [0x20])) [6 S8 A64])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_ANTI 1699 (insn_list:REG_DEP_OUTPUT 1980 (insn_list:REG_DEP_TRUE 1979 (insn_list:REG_DEP_TRUE 1982 (insn_list:REG_DEP_TRUE 1985 (insn_list:REG_DEP_TRUE 1988 (nil)))))))
    (nil))

(insn:TI 1991 1990 1993 22 ./CStatUtilities.c:282 (set (mem/s:DI (plus:DI (reg/f:DI 2 cx [orig:148 ivtmp.535 ] [148])
                (const_int 64 [0x40])) [6 <variable>.signal+0 S8 A8])
        (reg:DI 1 dx [163])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_ANTI 1978 (insn_list:REG_DEP_ANTI 1981 (insn_list:REG_DEP_ANTI 1984 (insn_list:REG_DEP_ANTI 1987 (insn_list:REG_DEP_TRUE 1990 (nil))))))
    (expr_list:REG_DEAD (reg:DI 1 dx [163])
        (nil)))

(insn 1993 1991 1995 22 ./CStatUtilities.c:282 (set (reg:DI 40 r11 [167])
        (mem:DI (plus:DI (reg:DI 4 si [orig:146 ivtmp.533 ] [146])
                (const_int 40 [0x28])) [6 S8 A64])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_ANTI 1717 (insn_list:REG_DEP_OUTPUT 1983 (insn_list:REG_DEP_TRUE 1979 (insn_list:REG_DEP_TRUE 1982 (insn_list:REG_DEP_TRUE 1985 (insn_list:REG_DEP_TRUE 1988 (insn_list:REG_DEP_TRUE 1991 (nil))))))))
    (nil))

(insn 1995 1993 1789 22 ./CStatUtilities.c:280 (set (reg/v:SI 1 dx [orig:169 row.551 ] [169])
        (subreg:SI (plus:DI (reg:DI 37 r8 [orig:145 row.551 ] [145])
                (const_int 6 [0x6])) 0)) 194 {*lea_1_rex64} (insn_list:REG_DEP_ANTI 1991 (insn_list:REG_DEP_OUTPUT 1990 (nil)))
    (nil))

(insn:TI 1789 1995 1994 22 ./CStatUtilities.c:283 (set (mem/s:SI (plus:DI (reg/f:DI 2 cx [orig:148 ivtmp.535 ] [148])
                (const_int 104 [0x68])) [4 <variable>.index+0 S4 A8])
        (reg/v:SI 1 dx [orig:169 row.551 ] [169])) 40 {*movsi_1} (insn_list:REG_DEP_TRUE 1995 (nil))
    (expr_list:REG_DEAD (reg/v:SI 1 dx [orig:169 row.551 ] [169])
        (nil)))

(insn:TI 1994 1789 1996 22 ./CStatUtilities.c:282 (set (mem/s:DI (plus:DI (reg/f:DI 2 cx [orig:148 ivtmp.535 ] [148])
                (const_int 80 [0x50])) [6 <variable>.signal+0 S8 A8])
        (reg:DI 40 r11 [167])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_ANTI 1978 (insn_list:REG_DEP_ANTI 1981 (insn_list:REG_DEP_ANTI 1984 (insn_list:REG_DEP_ANTI 1987 (insn_list:REG_DEP_ANTI 1990 (insn_list:REG_DEP_TRUE 1993 (nil)))))))
    (expr_list:REG_DEAD (reg:DI 40 r11 [167])
        (nil)))

(insn 1996 1994 1998 22 ./CStatUtilities.c:282 (set (reg:DI 0 ax [171])
        (mem:DI (plus:DI (reg:DI 4 si [orig:146 ivtmp.533 ] [146])
                (const_int 48 [0x30])) [6 S8 A64])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_OUTPUT 1987 (insn_list:REG_DEP_TRUE 1979 (insn_list:REG_DEP_TRUE 1982 (insn_list:REG_DEP_TRUE 1985 (insn_list:REG_DEP_TRUE 1988 (insn_list:REG_DEP_TRUE 1991 (insn_list:REG_DEP_TRUE 1994 (nil))))))))
    (nil))

(insn 1998 1996 1809 22 ./CStatUtilities.c:280 (set (reg:SI 40 r11 [orig:173 row.551 ] [173])
        (subreg:SI (plus:DI (reg:DI 37 r8 [orig:145 row.551 ] [145])
                (const_int 7 [0x7])) 0)) 194 {*lea_1_rex64} (insn_list:REG_DEP_ANTI 1994 (insn_list:REG_DEP_OUTPUT 1993 (nil)))
    (nil))

(insn:TI 1809 1998 1807 22 ./CStatUtilities.c:280 (parallel [
            (set (reg/v:SI 37 r8 [orig:145 row.551 ] [145])
                (plus:SI (reg/v:SI 37 r8 [orig:145 row.551 ] [145])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (insn_list:REG_DEP_ANTI 144 (insn_list:REG_DEP_ANTI 1980 (insn_list:REG_DEP_ANTI 1983 (insn_list:REG_DEP_ANTI 1986 (insn_list:REG_DEP_ANTI 1989 (insn_list:REG_DEP_ANTI 1992 (insn_list:REG_DEP_ANTI 1995 (insn_list:REG_DEP_ANTI 1998 (nil)))))))))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 1807 1809 1997 22 ./CStatUtilities.c:283 (set (mem/s:SI (plus:DI (reg/f:DI 2 cx [orig:148 ivtmp.535 ] [148])
                (const_int 120 [0x78])) [4 <variable>.index+0 S4 A8])
        (reg:SI 40 r11 [orig:173 row.551 ] [173])) 40 {*movsi_1} (insn_list:REG_DEP_TRUE 1998 (nil))
    (expr_list:REG_DEAD (reg:SI 40 r11 [orig:173 row.551 ] [173])
        (nil)))

(insn:TI 1997 1807 1999 22 ./CStatUtilities.c:282 (set (mem/s:DI (plus:DI (reg/f:DI 2 cx [orig:148 ivtmp.535 ] [148])
                (const_int 96 [0x60])) [6 <variable>.signal+0 S8 A8])
        (reg:DI 0 ax [171])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_ANTI 1978 (insn_list:REG_DEP_ANTI 1981 (insn_list:REG_DEP_ANTI 1984 (insn_list:REG_DEP_ANTI 1987 (insn_list:REG_DEP_ANTI 1990 (insn_list:REG_DEP_ANTI 1993 (insn_list:REG_DEP_TRUE 1996 (nil))))))))
    (expr_list:REG_DEAD (reg:DI 0 ax [171])
        (nil)))

(insn 1999 1997 1810 22 ./CStatUtilities.c:282 (set (reg:DI 38 r9 [175])
        (mem:DI (plus:DI (reg:DI 4 si [orig:146 ivtmp.533 ] [146])
                (const_int 56 [0x38])) [6 S8 A64])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_ANTI 1753 (insn_list:REG_DEP_OUTPUT 1989 (insn_list:REG_DEP_TRUE 1979 (insn_list:REG_DEP_TRUE 1982 (insn_list:REG_DEP_TRUE 1985 (insn_list:REG_DEP_TRUE 1988 (insn_list:REG_DEP_TRUE 1991 (insn_list:REG_DEP_TRUE 1994 (insn_list:REG_DEP_TRUE 1997 (nil))))))))))
    (nil))

(insn 1810 1999 2000 22 ./CStatUtilities.c:280 (parallel [
            (set (reg:DI 4 si [orig:146 ivtmp.533 ] [146])
                (plus:DI (reg:DI 4 si [orig:146 ivtmp.533 ] [146])
                    (const_int 64 [0x40])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (insn_list:REG_DEP_ANTI 1978 (insn_list:REG_DEP_ANTI 1981 (insn_list:REG_DEP_ANTI 1984 (insn_list:REG_DEP_ANTI 1987 (insn_list:REG_DEP_ANTI 1990 (insn_list:REG_DEP_ANTI 1993 (insn_list:REG_DEP_ANTI 1996 (insn_list:REG_DEP_ANTI 1999 (nil)))))))))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 2000 1810 1811 22 ./CStatUtilities.c:282 (set (mem/s:DI (plus:DI (reg/f:DI 2 cx [orig:148 ivtmp.535 ] [148])
                (const_int 112 [0x70])) [6 <variable>.signal+0 S8 A8])
        (reg:DI 38 r9 [175])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_ANTI 1978 (insn_list:REG_DEP_ANTI 1981 (insn_list:REG_DEP_ANTI 1984 (insn_list:REG_DEP_ANTI 1987 (insn_list:REG_DEP_ANTI 1990 (insn_list:REG_DEP_ANTI 1993 (insn_list:REG_DEP_ANTI 1996 (insn_list:REG_DEP_TRUE 1999 (nil)))))))))
    (expr_list:REG_DEAD (reg:DI 38 r9 [175])
        (nil)))

(insn 1811 2000 1812 22 ./CStatUtilities.c:280 (parallel [
            (set (reg/f:DI 2 cx [orig:148 ivtmp.535 ] [148])
                (plus:DI (reg/f:DI 2 cx [orig:148 ivtmp.535 ] [148])
                    (const_int 128 [0x80])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (insn_list:REG_DEP_ANTI 1979 (insn_list:REG_DEP_ANTI 144 (insn_list:REG_DEP_ANTI 1982 (insn_list:REG_DEP_ANTI 1699 (insn_list:REG_DEP_ANTI 1985 (insn_list:REG_DEP_ANTI 1717 (insn_list:REG_DEP_ANTI 1988 (insn_list:REG_DEP_ANTI 1735 (insn_list:REG_DEP_ANTI 1991 (insn_list:REG_DEP_ANTI 1753 (insn_list:REG_DEP_ANTI 1994 (insn_list:REG_DEP_ANTI 1771 (insn_list:REG_DEP_ANTI 1997 (insn_list:REG_DEP_ANTI 1789 (insn_list:REG_DEP_ANTI 2000 (insn_list:REG_DEP_ANTI 1807 (nil)))))))))))))))))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 1812 1811 1813 22 ./CStatUtilities.c:280 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 37 r8 [orig:145 row.551 ] [145])
            (reg/v:SI 6 bp [orig:93 nrows ] [93]))) 5 {*cmpsi_1_insn} (insn_list:REG_DEP_OUTPUT 1810 (insn_list:REG_DEP_OUTPUT 1811 (insn_list:REG_DEP_TRUE 1809 (nil))))
    (nil))

(jump_insn:TI 1813 1812 300 22 ./CStatUtilities.c:280 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 138)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 1978 (insn_list:REG_DEP_ANTI 1980 (insn_list:REG_DEP_ANTI 1981 (insn_list:REG_DEP_ANTI 1983 (insn_list:REG_DEP_ANTI 1984 (insn_list:REG_DEP_ANTI 1986 (insn_list:REG_DEP_ANTI 1987 (insn_list:REG_DEP_ANTI 1989 (insn_list:REG_DEP_ANTI 1990 (insn_list:REG_DEP_ANTI 1992 (insn_list:REG_DEP_ANTI 1993 (insn_list:REG_DEP_ANTI 1995 (insn_list:REG_DEP_ANTI 1996 (insn_list:REG_DEP_ANTI 1998 (insn_list:REG_DEP_ANTI 1999 (insn_list:REG_DEP_ANTI 1809 (insn_list:REG_DEP_ANTI 1810 (insn_list:REG_DEP_ANTI 1811 (insn_list:REG_DEP_TRUE 1812 (insn_list:REG_DEP_ANTI 1979 (insn_list:REG_DEP_ANTI 144 (insn_list:REG_DEP_ANTI 1982 (insn_list:REG_DEP_ANTI 1699 (insn_list:REG_DEP_ANTI 1985 (insn_list:REG_DEP_ANTI 1717 (insn_list:REG_DEP_ANTI 1988 (insn_list:REG_DEP_ANTI 1735 (insn_list:REG_DEP_ANTI 1991 (insn_list:REG_DEP_ANTI 1753 (insn_list:REG_DEP_ANTI 1994 (insn_list:REG_DEP_ANTI 1771 (insn_list:REG_DEP_ANTI 1997 (insn_list:REG_DEP_ANTI 1789 (insn_list:REG_DEP_ANTI 2000 (insn_list:REG_DEP_ANTI 1807 (nil))))))))))))))))))))))))))))))))))))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 9000 [0x2328])
            (nil))))
;; End of basic block 22, registers live:
 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 37 [r8] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

(note:HI 300 1813 151 NOTE_INSN_LOOP_BEG)

;; Start of basic block 23, registers live: 3 [bx] 5 [di] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
(code_label:HI 151 300 152 23 458 "" [3 uses])

(note:HI 152 151 153 23 [bb 23] NOTE_INSN_BASIC_BLOCK)

(note:HI 153 152 155 23 ("./CStatUtilities.c") 287)

(insn:TI 155 153 156 23 ./CStatUtilities.c:287 (set (reg:DI 2 cx)
        (symbol_ref:DI ("compareIndexedData") [flags 0x3] <function_decl 0x2b4e9c7f9700 compareIndexedData>)) 81 {*movdi_1_rex64} (nil)
    (nil))

(insn 156 155 157 23 ./CStatUtilities.c:287 (set (reg:DI 1 dx)
        (const_int 16 [0x10])) 81 {*movdi_1_rex64} (nil)
    (nil))

(insn 157 156 160 23 ./CStatUtilities.c:287 (set (reg:DI 4 si [ pretmp.465 ])
        (reg:DI 44 r15 [orig:79 pretmp.465 ] [79])) 81 {*movdi_1_rex64} (nil)
    (nil))

(note:HI 160 157 161 23 ("./CStatUtilities.c") 273)

(insn:TI 161 160 162 23 ./CStatUtilities.c:273 (parallel [
            (set (reg/v:SI 43 r14 [orig:60 col.561 ] [60])
                (plus:SI (reg/v:SI 43 r14 [orig:60 col.561 ] [60])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 162 161 2124 23 ./CStatUtilities.c:273 (parallel [
            (set (reg:DI 3 bx [orig:70 ivtmp.539 ] [70])
                (plus:DI (reg:DI 3 bx [orig:70 ivtmp.539 ] [70])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(note 2124 162 159 23 ("./CStatUtilities.c") 287)

(call_insn:TI 159 2124 2143 23 ./CStatUtilities.c:287 (call (mem:QI (symbol_ref:DI ("qsort") [flags 0x41] <function_decl 0x2b4e9c73d700 qsort>) [0 S1 A8])
        (const_int 0 [0x0])) 555 {*call_0} (insn_list:REG_DEP_TRUE 157 (insn_list:REG_DEP_TRUE 155 (insn_list:REG_DEP_TRUE 156 (nil))))
    (expr_list:REG_DEAD (reg:DI 2 cx)
        (expr_list:REG_DEAD (reg:DI 1 dx)
            (expr_list:REG_DEAD (reg:DI 4 si [ pretmp.465 ])
                (expr_list:REG_DEAD (reg:DI 5 di)
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (expr_list:REG_DEP_TRUE (use (reg:DI 4 si [ pretmp.465 ]))
            (expr_list:REG_DEP_TRUE (use (reg:DI 1 dx))
                (expr_list:REG_DEP_TRUE (use (reg:DI 2 cx))
                    (nil))))))

(note 2143 159 2125 23 ( row.551 (nil)) NOTE_INSN_VAR_LOCATION)

(note 2125 2143 163 23 ("./CStatUtilities.c") 273)

(insn:TI 163 2125 164 23 ./CStatUtilities.c:273 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 43 r14 [orig:60 col.561 ] [60])
            (reg/v:SI 42 r13 [orig:94 ncols ] [94]))) 5 {*cmpsi_1_insn} (insn_list:REG_DEP_OUTPUT 159 (insn_list:REG_DEP_OUTPUT 162 (insn_list:REG_DEP_TRUE 161 (nil))))
    (nil))

(jump_insn:TI 164 163 303 23 ./CStatUtilities.c:273 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 74)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 155 (insn_list:REG_DEP_ANTI 156 (insn_list:REG_DEP_ANTI 157 (insn_list:REG_DEP_ANTI 161 (insn_list:REG_DEP_ANTI 162 (insn_list:REG_DEP_TRUE 163 (insn_list:REG_DEP_ANTI 159 (nil))))))))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 9667 [0x25c3])
            (nil))))
;; End of basic block 23, registers live:
 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

(note:HI 303 164 165 NOTE_INSN_LOOP_END)

;; Start of basic block 24, registers live: 6 [bp] 7 [sp] 41 [r12] 42 [r13]
(code_label:HI 165 303 166 24 451 "" [1 uses])

(note:HI 166 165 167 24 [bb 24] NOTE_INSN_BASIC_BLOCK)

(note:HI 167 166 2098 24 ("./CStatUtilities.c") 293)

(insn:TI 2098 167 2144 24 ./CStatUtilities.c:293 (parallel [
            (set (reg:DI 37 r8 [orig:65 row.550 ] [65])
                (const_int 0 [0x0]))
            (clobber (reg:CC 17 flags))
        ]) 78 {*movdi_xor_rex64} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(note 2144 2098 2097 24 ( row.550 (expr_list:REG_DEP_TRUE (reg:DI 37 r8 [orig:65 row.550 ] [65])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn 2097 2144 168 24 ./CStatUtilities.c:293 (parallel [
            (set (reg:DI 4 si [orig:73 ivtmp.529 ] [73])
                (const_int 0 [0x0]))
            (clobber (reg:CC 17 flags))
        ]) 78 {*movdi_xor_rex64} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 168 2097 169 24 ./CStatUtilities.c:293 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 6 bp [orig:93 nrows ] [93])
            (const_int 0 [0x0]))) 3 {*cmpsi_ccno_1} (insn_list:REG_DEP_OUTPUT 2098 (insn_list:REG_DEP_OUTPUT 2097 (nil)))
    (nil))

(jump_insn:TI 169 168 2145 24 ./CStatUtilities.c:293 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 223)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 2098 (insn_list:REG_DEP_ANTI 2097 (insn_list:REG_DEP_TRUE 168 (nil))))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 1000 [0x3e8])
            (nil))))
;; End of basic block 24, registers live:
 4 [si] 6 [bp] 7 [sp] 37 [r8] 41 [r12] 42 [r13]

(note 2145 169 2146 25 ( col.559 (expr_list:REG_DEP_TRUE (reg/v:SI 5 di [orig:205 col.559 ] [205])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 2146 2145 2147 25 ( avg (expr_list:REG_DEP_TRUE (reg/v:DF 21 xmm0 [orig:80 avg ] [80])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 2147 2146 210 25 ( avg.563 (expr_list:REG_DEP_TRUE (reg/v:DF 22 xmm1 [orig:59 avg.563 ] [59])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 25, registers live: 4 [si] 6 [bp] 7 [sp] 37 [r8] 41 [r12] 42 [r13]
(code_label:HI 210 2147 211 25 462 "" [1 uses])

(note:HI 211 210 212 25 [bb 25] NOTE_INSN_BASIC_BLOCK)

(note:HI 212 211 213 25 ("./CStatUtilities.c") 297)

(insn:TI 213 212 214 25 ./CStatUtilities.c:297 (set (reg:CCNO 17 flags)
        (compare:CCNO (reg/v:SI 42 r13 [orig:94 ncols ] [94])
            (const_int 0 [0x0]))) 3 {*cmpsi_ccno_1} (nil)
    (nil))

(jump_insn:TI 214 213 216 25 ./CStatUtilities.c:297 (set (pc)
        (if_then_else (le (reg:CCNO 17 flags)
                (const_int 0 [0x0]))
            (label_ref 203)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 213 (nil))
    (expr_list:REG_DEAD (reg:CCNO 17 flags)
        (expr_list:REG_BR_PROB (const_int 1000 [0x3e8])
            (nil))))
;; End of basic block 25, registers live:
 4 [si] 6 [bp] 7 [sp] 37 [r8] 41 [r12] 42 [r13]

;; Start of basic block 26, registers live: 4 [si] 6 [bp] 7 [sp] 37 [r8] 41 [r12] 42 [r13]
(note:HI 216 214 1229 26 [bb 26] NOTE_INSN_BASIC_BLOCK)

(note:HI 1229 216 1235 26 NOTE_INSN_DELETED)

(insn:TI 1235 1229 2024 26 ./CStatUtilities.c:298 (set (reg:DI 1 dx [231])
        (mem/f:DI (reg/f:DI 41 r12 [orig:67 ivtmp.545 ] [67]) [24 S8 A64])) 81 {*movdi_1_rex64} (nil)
    (expr_list:REG_EQUIV (mem/f:DI (reg/f:DI 41 r12 [orig:67 ivtmp.545 ] [67]) [24 S8 A64])
        (nil)))

(insn 2024 1235 1238 26 (set (reg:SI 2 cx [135])
        (subreg:SI (plus:DI (reg:DI 42 r13 [orig:94 ncols ] [94])
                (const_int -1 [0xffffffffffffffff])) 0)) 194 {*lea_1_rex64} (nil)
    (nil))

(insn 1238 2024 2148 26 ./CStatUtilities.c:297 (set (reg/v:SI 5 di [orig:61 col.560 ] [61])
        (const_int 1 [0x1])) 40 {*movsi_1} (nil)
    (nil))

(note 2148 1238 2149 26 ( col.559 (nil)) NOTE_INSN_VAR_LOCATION)

(note 2149 2148 2023 26 ( col.560 (expr_list:REG_DEP_TRUE (reg/v:SI 5 di [orig:61 col.560 ] [61])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn:TI 2023 2149 1231 26 ./CStatUtilities.c:297 (set (reg/v:DF 22 xmm1 [orig:59 avg.563 ] [59])
        (const_double:DF 0.0 [0x0.0p+0])) 94 {*movdf_integer} (nil)
    (nil))

(insn:TI 1231 2023 1240 26 (parallel [
            (set (reg:SI 2 cx [135])
                (and:SI (reg:SI 2 cx [135])
                    (const_int 7 [0x7])))
            (clobber (reg:CC 17 flags))
        ]) 299 {*andsi_1} (insn_list:REG_DEP_TRUE 2024 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 1240 1231 1236 26 ./CStatUtilities.c:297 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 5 di [orig:61 col.560 ] [61])
            (reg/v:SI 42 r13 [orig:94 ncols ] [94]))) 5 {*cmpsi_1_insn} (insn_list:REG_DEP_OUTPUT 1231 (insn_list:REG_DEP_TRUE 1238 (nil)))
    (nil))

(insn:TI 1236 1240 2025 26 ./CStatUtilities.c:298 (set (reg/v:DF 22 xmm1 [orig:59 avg.563 ] [59])
        (plus:DF (reg/v:DF 22 xmm1 [orig:59 avg.563 ] [59])
            (mem/s:DF (plus:DI (reg:DI 1 dx [231])
                    (reg:DI 4 si [orig:73 ivtmp.529 ] [73])) [6 <variable>.signal+0 S8 A64]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_TRUE 2023 (insn_list:REG_DEP_TRUE 1235 (nil)))
    (expr_list:REG_DEAD (reg:DI 1 dx [231])
        (nil)))

(insn 2025 1236 1241 26 ./CStatUtilities.c:297 (set (reg/f:DI 1 dx [orig:66 ivtmp.546 ] [66])
        (plus:DI (reg/f:DI 41 r12 [orig:67 ivtmp.545 ] [67])
            (const_int 8 [0x8]))) 196 {*lea_2_rex64} (insn_list:REG_DEP_ANTI 1236 (insn_list:REG_DEP_OUTPUT 1235 (nil)))
    (nil))

(jump_insn 1241 2025 1388 26 ./CStatUtilities.c:297 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 1914)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 2023 (insn_list:REG_DEP_ANTI 2024 (insn_list:REG_DEP_ANTI 1231 (insn_list:REG_DEP_ANTI 1235 (insn_list:REG_DEP_ANTI 1236 (insn_list:REG_DEP_ANTI 1238 (insn_list:REG_DEP_ANTI 2025 (insn_list:REG_DEP_TRUE 1240 (nil)))))))))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 1000 [0x3e8])
            (nil))))
;; End of basic block 26, registers live:
 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 22 [xmm1] 37 [r8] 41 [r12] 42 [r13]

;; Start of basic block 27, registers live: 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 22 [xmm1] 37 [r8] 41 [r12] 42 [r13]
(note:HI 1388 1241 1386 27 [bb 27] NOTE_INSN_BASIC_BLOCK)

(insn:TI 1386 1388 1387 27 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 2 cx [135])
            (const_int 0 [0x0]))) 3 {*cmpsi_ccno_1} (nil)
    (nil))

(jump_insn:TI 1387 1386 1368 27 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 176)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 1386 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 1250 [0x4e2])
            (nil))))
;; End of basic block 27, registers live:
 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 22 [xmm1] 37 [r8] 41 [r12] 42 [r13]

;; Start of basic block 28, registers live: 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 22 [xmm1] 37 [r8] 41 [r12] 42 [r13]
(note:HI 1368 1387 1366 28 [bb 28] NOTE_INSN_BASIC_BLOCK)

(insn:TI 1366 1368 1367 28 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 2 cx [135])
            (const_int 1 [0x1]))) 5 {*cmpsi_1_insn} (nil)
    (nil))

(jump_insn:TI 1367 1366 1348 28 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 1950)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 1366 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 1428 [0x594])
            (nil))))
;; End of basic block 28, registers live:
 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 22 [xmm1] 37 [r8] 41 [r12] 42 [r13]

;; Start of basic block 29, registers live: 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 22 [xmm1] 37 [r8] 41 [r12] 42 [r13]
(note:HI 1348 1367 1346 29 [bb 29] NOTE_INSN_BASIC_BLOCK)

(insn:TI 1346 1348 1347 29 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 2 cx [135])
            (const_int 2 [0x2]))) 5 {*cmpsi_1_insn} (nil)
    (nil))

(jump_insn:TI 1347 1346 1328 29 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 1951)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 1346 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 1666 [0x682])
            (nil))))
;; End of basic block 29, registers live:
 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 22 [xmm1] 37 [r8] 41 [r12] 42 [r13]

;; Start of basic block 30, registers live: 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 22 [xmm1] 37 [r8] 41 [r12] 42 [r13]
(note:HI 1328 1347 1326 30 [bb 30] NOTE_INSN_BASIC_BLOCK)

(insn:TI 1326 1328 1327 30 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 2 cx [135])
            (const_int 3 [0x3]))) 5 {*cmpsi_1_insn} (nil)
    (nil))

(jump_insn:TI 1327 1326 1308 30 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 1952)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 1326 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 2000 [0x7d0])
            (nil))))
;; End of basic block 30, registers live:
 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 22 [xmm1] 37 [r8] 41 [r12] 42 [r13]

;; Start of basic block 31, registers live: 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 22 [xmm1] 37 [r8] 41 [r12] 42 [r13]
(note:HI 1308 1327 1306 31 [bb 31] NOTE_INSN_BASIC_BLOCK)

(insn:TI 1306 1308 1307 31 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 2 cx [135])
            (const_int 4 [0x4]))) 5 {*cmpsi_1_insn} (nil)
    (nil))

(jump_insn:TI 1307 1306 1288 31 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 1953)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 1306 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 2500 [0x9c4])
            (nil))))
;; End of basic block 31, registers live:
 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 22 [xmm1] 37 [r8] 41 [r12] 42 [r13]

;; Start of basic block 32, registers live: 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 22 [xmm1] 37 [r8] 41 [r12] 42 [r13]
(note:HI 1288 1307 1286 32 [bb 32] NOTE_INSN_BASIC_BLOCK)

(insn:TI 1286 1288 1287 32 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 2 cx [135])
            (const_int 5 [0x5]))) 5 {*cmpsi_1_insn} (nil)
    (nil))

(jump_insn:TI 1287 1286 1268 32 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 1954)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 1286 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 3333 [0xd05])
            (nil))))
;; End of basic block 32, registers live:
 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 22 [xmm1] 37 [r8] 41 [r12] 42 [r13]

;; Start of basic block 33, registers live: 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 22 [xmm1] 37 [r8] 41 [r12] 42 [r13]
(note:HI 1268 1287 1266 33 [bb 33] NOTE_INSN_BASIC_BLOCK)

(insn:TI 1266 1268 1267 33 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 2 cx [135])
            (const_int 6 [0x6]))) 5 {*cmpsi_1_insn} (nil)
    (expr_list:REG_DEAD (reg:SI 2 cx [135])
        (nil)))

(jump_insn:TI 1267 1266 1258 33 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 1955)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 1266 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 33, registers live:
 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 22 [xmm1] 37 [r8] 41 [r12] 42 [r13]

;; Start of basic block 34, registers live: 4 [si] 5 [di] 6 [bp] 7 [sp] 22 [xmm1] 37 [r8] 41 [r12] 42 [r13]
(note:HI 1258 1267 1251 34 [bb 34] NOTE_INSN_BASIC_BLOCK)

(insn:TI 1251 1258 2022 34 ./CStatUtilities.c:298 (set (reg:DI 44 r15 [317])
        (mem/f:DI (plus:DI (reg/f:DI 41 r12 [orig:67 ivtmp.545 ] [67])
                (const_int 8 [0x8])) [24 S8 A64])) 81 {*movdi_1_rex64} (nil)
    (expr_list:REG_EQUIV (mem/f:DI (plus:DI (reg/f:DI 41 r12 [orig:67 ivtmp.545 ] [67])
                (const_int 8 [0x8])) [24 S8 A64])
        (nil)))

(insn 2022 1251 1254 34 ./CStatUtilities.c:297 (set (reg/f:DI 1 dx [orig:66 ivtmp.546 ] [66])
        (plus:DI (reg/f:DI 41 r12 [orig:67 ivtmp.545 ] [67])
            (const_int 16 [0x10]))) 196 {*lea_2_rex64} (nil)
    (nil))

(insn 1254 2022 2150 34 ./CStatUtilities.c:297 (set (strict_low_part (reg:QI 5 di))
        (const_int 2 [0x2])) 58 {*movstrictqi_1} (nil)
    (expr_list:REG_EQUAL (const_int 2 [0x2])
        (nil)))

(note 2150 1254 1252 34 ( col.560 (nil)) NOTE_INSN_VAR_LOCATION)

(insn:TI 1252 2150 2151 34 ./CStatUtilities.c:298 (set (reg/v:DF 22 xmm1 [orig:59 avg.563 ] [59])
        (plus:DF (reg/v:DF 22 xmm1 [orig:59 avg.563 ] [59])
            (mem/s:DF (plus:DI (reg:DI 44 r15 [317])
                    (reg:DI 4 si [orig:73 ivtmp.529 ] [73])) [6 <variable>.signal+0 S8 A64]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_TRUE 1251 (nil))
    (expr_list:REG_DEAD (reg:DI 44 r15 [317])
        (nil)))
;; End of basic block 34, registers live:
 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 22 [xmm1] 37 [r8] 41 [r12] 42 [r13]

(note 2151 1252 1955 35 ( col.560 (expr_list:REG_DEP_TRUE (reg/v:SI 5 di [orig:61 col.560 ] [61])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 35, registers live: 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 22 [xmm1] 37 [r8] 41 [r12] 42 [r13]
(code_label:HI 1955 2151 1278 35 635 "" [1 uses])

(note:HI 1278 1955 1271 35 [bb 35] NOTE_INSN_BASIC_BLOCK)

(insn:TI 1271 1278 1274 35 ./CStatUtilities.c:298 (set (reg:DI 39 r10 [318])
        (mem/f:DI (reg/f:DI 1 dx [orig:66 ivtmp.546 ] [66]) [24 S8 A64])) 81 {*movdi_1_rex64} (nil)
    (expr_list:REG_EQUIV (mem/f:DI (reg/f:DI 1 dx [orig:66 ivtmp.546 ] [66]) [24 S8 A64])
        (nil)))

(insn 1274 1271 1275 35 ./CStatUtilities.c:297 (parallel [
            (set (reg/v:SI 5 di [orig:61 col.560 ] [61])
                (plus:SI (reg/v:SI 5 di [orig:61 col.560 ] [61])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 1275 1274 1272 35 ./CStatUtilities.c:297 (parallel [
            (set (reg/f:DI 1 dx [orig:66 ivtmp.546 ] [66])
                (plus:DI (reg/f:DI 1 dx [orig:66 ivtmp.546 ] [66])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (insn_list:REG_DEP_ANTI 1271 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 1272 1275 1954 35 ./CStatUtilities.c:298 (set (reg/v:DF 22 xmm1 [orig:59 avg.563 ] [59])
        (plus:DF (reg/v:DF 22 xmm1 [orig:59 avg.563 ] [59])
            (mem/s:DF (plus:DI (reg:DI 39 r10 [318])
                    (reg:DI 4 si [orig:73 ivtmp.529 ] [73])) [6 <variable>.signal+0 S8 A64]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_TRUE 1271 (nil))
    (expr_list:REG_DEAD (reg:DI 39 r10 [318])
        (nil)))
;; End of basic block 35, registers live:
 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 22 [xmm1] 37 [r8] 41 [r12] 42 [r13]

;; Start of basic block 36, registers live: 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 22 [xmm1] 37 [r8] 41 [r12] 42 [r13]
(code_label:HI 1954 1272 1298 36 634 "" [1 uses])

(note:HI 1298 1954 1291 36 [bb 36] NOTE_INSN_BASIC_BLOCK)

(insn:TI 1291 1298 1294 36 ./CStatUtilities.c:298 (set (reg:DI 40 r11 [319])
        (mem/f:DI (reg/f:DI 1 dx [orig:66 ivtmp.546 ] [66]) [24 S8 A64])) 81 {*movdi_1_rex64} (nil)
    (expr_list:REG_EQUIV (mem/f:DI (reg/f:DI 1 dx [orig:66 ivtmp.546 ] [66]) [24 S8 A64])
        (nil)))

(insn 1294 1291 1295 36 ./CStatUtilities.c:297 (parallel [
            (set (reg/v:SI 5 di [orig:61 col.560 ] [61])
                (plus:SI (reg/v:SI 5 di [orig:61 col.560 ] [61])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 1295 1294 1292 36 ./CStatUtilities.c:297 (parallel [
            (set (reg/f:DI 1 dx [orig:66 ivtmp.546 ] [66])
                (plus:DI (reg/f:DI 1 dx [orig:66 ivtmp.546 ] [66])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (insn_list:REG_DEP_ANTI 1291 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 1292 1295 1953 36 ./CStatUtilities.c:298 (set (reg/v:DF 22 xmm1 [orig:59 avg.563 ] [59])
        (plus:DF (reg/v:DF 22 xmm1 [orig:59 avg.563 ] [59])
            (mem/s:DF (plus:DI (reg:DI 40 r11 [319])
                    (reg:DI 4 si [orig:73 ivtmp.529 ] [73])) [6 <variable>.signal+0 S8 A64]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_TRUE 1291 (nil))
    (expr_list:REG_DEAD (reg:DI 40 r11 [319])
        (nil)))
;; End of basic block 36, registers live:
 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 22 [xmm1] 37 [r8] 41 [r12] 42 [r13]

;; Start of basic block 37, registers live: 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 22 [xmm1] 37 [r8] 41 [r12] 42 [r13]
(code_label:HI 1953 1292 1318 37 633 "" [1 uses])

(note:HI 1318 1953 1311 37 [bb 37] NOTE_INSN_BASIC_BLOCK)

(insn:TI 1311 1318 1314 37 ./CStatUtilities.c:298 (set (reg:DI 2 cx [320])
        (mem/f:DI (reg/f:DI 1 dx [orig:66 ivtmp.546 ] [66]) [24 S8 A64])) 81 {*movdi_1_rex64} (nil)
    (expr_list:REG_EQUIV (mem/f:DI (reg/f:DI 1 dx [orig:66 ivtmp.546 ] [66]) [24 S8 A64])
        (nil)))

(insn 1314 1311 1315 37 ./CStatUtilities.c:297 (parallel [
            (set (reg/v:SI 5 di [orig:61 col.560 ] [61])
                (plus:SI (reg/v:SI 5 di [orig:61 col.560 ] [61])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 1315 1314 1312 37 ./CStatUtilities.c:297 (parallel [
            (set (reg/f:DI 1 dx [orig:66 ivtmp.546 ] [66])
                (plus:DI (reg/f:DI 1 dx [orig:66 ivtmp.546 ] [66])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (insn_list:REG_DEP_ANTI 1311 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 1312 1315 1952 37 ./CStatUtilities.c:298 (set (reg/v:DF 22 xmm1 [orig:59 avg.563 ] [59])
        (plus:DF (reg/v:DF 22 xmm1 [orig:59 avg.563 ] [59])
            (mem/s:DF (plus:DI (reg:DI 2 cx [320])
                    (reg:DI 4 si [orig:73 ivtmp.529 ] [73])) [6 <variable>.signal+0 S8 A64]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_TRUE 1311 (nil))
    (expr_list:REG_DEAD (reg:DI 2 cx [320])
        (nil)))
;; End of basic block 37, registers live:
 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 22 [xmm1] 37 [r8] 41 [r12] 42 [r13]

;; Start of basic block 38, registers live: 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 22 [xmm1] 37 [r8] 41 [r12] 42 [r13]
(code_label:HI 1952 1312 1338 38 632 "" [1 uses])

(note:HI 1338 1952 1331 38 [bb 38] NOTE_INSN_BASIC_BLOCK)

(insn:TI 1331 1338 1334 38 ./CStatUtilities.c:298 (set (reg:DI 3 bx [321])
        (mem/f:DI (reg/f:DI 1 dx [orig:66 ivtmp.546 ] [66]) [24 S8 A64])) 81 {*movdi_1_rex64} (nil)
    (expr_list:REG_EQUIV (mem/f:DI (reg/f:DI 1 dx [orig:66 ivtmp.546 ] [66]) [24 S8 A64])
        (nil)))

(insn 1334 1331 1335 38 ./CStatUtilities.c:297 (parallel [
            (set (reg/v:SI 5 di [orig:61 col.560 ] [61])
                (plus:SI (reg/v:SI 5 di [orig:61 col.560 ] [61])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 1335 1334 1332 38 ./CStatUtilities.c:297 (parallel [
            (set (reg/f:DI 1 dx [orig:66 ivtmp.546 ] [66])
                (plus:DI (reg/f:DI 1 dx [orig:66 ivtmp.546 ] [66])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (insn_list:REG_DEP_ANTI 1331 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 1332 1335 1951 38 ./CStatUtilities.c:298 (set (reg/v:DF 22 xmm1 [orig:59 avg.563 ] [59])
        (plus:DF (reg/v:DF 22 xmm1 [orig:59 avg.563 ] [59])
            (mem/s:DF (plus:DI (reg:DI 3 bx [321])
                    (reg:DI 4 si [orig:73 ivtmp.529 ] [73])) [6 <variable>.signal+0 S8 A64]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_TRUE 1331 (nil))
    (expr_list:REG_DEAD (reg:DI 3 bx [321])
        (nil)))
;; End of basic block 38, registers live:
 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 22 [xmm1] 37 [r8] 41 [r12] 42 [r13]

;; Start of basic block 39, registers live: 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 22 [xmm1] 37 [r8] 41 [r12] 42 [r13]
(code_label:HI 1951 1332 1358 39 631 "" [1 uses])

(note:HI 1358 1951 1351 39 [bb 39] NOTE_INSN_BASIC_BLOCK)

(insn:TI 1351 1358 1354 39 ./CStatUtilities.c:298 (set (reg:DI 38 r9 [322])
        (mem/f:DI (reg/f:DI 1 dx [orig:66 ivtmp.546 ] [66]) [24 S8 A64])) 81 {*movdi_1_rex64} (nil)
    (expr_list:REG_EQUIV (mem/f:DI (reg/f:DI 1 dx [orig:66 ivtmp.546 ] [66]) [24 S8 A64])
        (nil)))

(insn 1354 1351 1355 39 ./CStatUtilities.c:297 (parallel [
            (set (reg/v:SI 5 di [orig:61 col.560 ] [61])
                (plus:SI (reg/v:SI 5 di [orig:61 col.560 ] [61])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 1355 1354 1352 39 ./CStatUtilities.c:297 (parallel [
            (set (reg/f:DI 1 dx [orig:66 ivtmp.546 ] [66])
                (plus:DI (reg/f:DI 1 dx [orig:66 ivtmp.546 ] [66])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (insn_list:REG_DEP_ANTI 1351 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 1352 1355 1950 39 ./CStatUtilities.c:298 (set (reg/v:DF 22 xmm1 [orig:59 avg.563 ] [59])
        (plus:DF (reg/v:DF 22 xmm1 [orig:59 avg.563 ] [59])
            (mem/s:DF (plus:DI (reg:DI 38 r9 [322])
                    (reg:DI 4 si [orig:73 ivtmp.529 ] [73])) [6 <variable>.signal+0 S8 A64]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_TRUE 1351 (nil))
    (expr_list:REG_DEAD (reg:DI 38 r9 [322])
        (nil)))
;; End of basic block 39, registers live:
 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 22 [xmm1] 37 [r8] 41 [r12] 42 [r13]

;; Start of basic block 40, registers live: 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 22 [xmm1] 37 [r8] 41 [r12] 42 [r13]
(code_label:HI 1950 1352 1378 40 630 "" [1 uses])

(note:HI 1378 1950 1371 40 [bb 40] NOTE_INSN_BASIC_BLOCK)

(insn:TI 1371 1378 1374 40 ./CStatUtilities.c:298 (set (reg:DI 0 ax [323])
        (mem/f:DI (reg/f:DI 1 dx [orig:66 ivtmp.546 ] [66]) [24 S8 A64])) 81 {*movdi_1_rex64} (nil)
    (expr_list:REG_EQUIV (mem/f:DI (reg/f:DI 1 dx [orig:66 ivtmp.546 ] [66]) [24 S8 A64])
        (nil)))

(insn 1374 1371 1375 40 ./CStatUtilities.c:297 (parallel [
            (set (reg/v:SI 5 di [orig:61 col.560 ] [61])
                (plus:SI (reg/v:SI 5 di [orig:61 col.560 ] [61])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 1375 1374 1376 40 ./CStatUtilities.c:297 (parallel [
            (set (reg/f:DI 1 dx [orig:66 ivtmp.546 ] [66])
                (plus:DI (reg/f:DI 1 dx [orig:66 ivtmp.546 ] [66])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (insn_list:REG_DEP_ANTI 1371 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 1376 1375 1372 40 ./CStatUtilities.c:297 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 5 di [orig:61 col.560 ] [61])
            (reg/v:SI 42 r13 [orig:94 ncols ] [94]))) 5 {*cmpsi_1_insn} (insn_list:REG_DEP_OUTPUT 1375 (insn_list:REG_DEP_TRUE 1374 (nil)))
    (nil))

(insn:TI 1372 1376 1377 40 ./CStatUtilities.c:298 (set (reg/v:DF 22 xmm1 [orig:59 avg.563 ] [59])
        (plus:DF (reg/v:DF 22 xmm1 [orig:59 avg.563 ] [59])
            (mem/s:DF (plus:DI (reg:DI 0 ax [323])
                    (reg:DI 4 si [orig:73 ivtmp.529 ] [73])) [6 <variable>.signal+0 S8 A64]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_TRUE 1371 (nil))
    (expr_list:REG_DEAD (reg:DI 0 ax [323])
        (nil)))

(jump_insn 1377 1372 176 40 ./CStatUtilities.c:297 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 1914)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 1371 (insn_list:REG_DEP_ANTI 1372 (insn_list:REG_DEP_ANTI 1374 (insn_list:REG_DEP_ANTI 1375 (insn_list:REG_DEP_TRUE 1376 (nil))))))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 1000 [0x3e8])
            (nil))))
;; End of basic block 40, registers live:
 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 22 [xmm1] 37 [r8] 41 [r12] 42 [r13]

;; Start of basic block 41, registers live: 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 22 [xmm1] 37 [r8] 41 [r12] 42 [r13]
(code_label:HI 176 1377 177 41 463 "" [2 uses])

(note:HI 177 176 179 41 [bb 41] NOTE_INSN_BASIC_BLOCK)

(insn:TI 179 177 1391 41 ./CStatUtilities.c:298 (set (reg:DI 0 ax [102])
        (mem/f:DI (reg/f:DI 1 dx [orig:66 ivtmp.546 ] [66]) [24 S8 A64])) 81 {*movdi_1_rex64} (nil)
    (expr_list:REG_EQUIV (mem/f:DI (reg/f:DI 1 dx [orig:66 ivtmp.546 ] [66]) [24 S8 A64])
        (nil)))

(insn 1391 179 1484 41 ./CStatUtilities.c:298 (set (reg:DI 38 r9 [179])
        (mem/f:DI (plus:DI (reg/f:DI 1 dx [orig:66 ivtmp.546 ] [66])
                (const_int 8 [0x8])) [24 S8 A64])) 81 {*movdi_1_rex64} (nil)
    (expr_list:REG_EQUIV (mem/f:DI (plus:DI (reg/f:DI 1 dx [orig:66 ivtmp.546 ] [66])
                (const_int 8 [0x8])) [24 S8 A64])
        (nil)))

(insn 1484 1391 1406 41 ./CStatUtilities.c:297 (parallel [
            (set (reg/v:SI 5 di [orig:61 col.560 ] [61])
                (plus:SI (reg/v:SI 5 di [orig:61 col.560 ] [61])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 1406 1484 1421 41 ./CStatUtilities.c:298 (set (reg:DI 3 bx [183])
        (mem/f:DI (plus:DI (reg/f:DI 1 dx [orig:66 ivtmp.546 ] [66])
                (const_int 16 [0x10])) [24 S8 A64])) 81 {*movdi_1_rex64} (nil)
    (expr_list:REG_EQUIV (mem/f:DI (plus:DI (reg/f:DI 1 dx [orig:66 ivtmp.546 ] [66])
                (const_int 16 [0x10])) [24 S8 A64])
        (nil)))

(insn 1421 1406 1436 41 ./CStatUtilities.c:298 (set (reg:DI 2 cx [187])
        (mem/f:DI (plus:DI (reg/f:DI 1 dx [orig:66 ivtmp.546 ] [66])
                (const_int 24 [0x18])) [24 S8 A64])) 81 {*movdi_1_rex64} (nil)
    (expr_list:REG_EQUIV (mem/f:DI (plus:DI (reg/f:DI 1 dx [orig:66 ivtmp.546 ] [66])
                (const_int 24 [0x18])) [24 S8 A64])
        (nil)))

(insn:TI 1436 1421 1451 41 ./CStatUtilities.c:298 (set (reg:DI 40 r11 [191])
        (mem/f:DI (plus:DI (reg/f:DI 1 dx [orig:66 ivtmp.546 ] [66])
                (const_int 32 [0x20])) [24 S8 A64])) 81 {*movdi_1_rex64} (nil)
    (expr_list:REG_EQUIV (mem/f:DI (plus:DI (reg/f:DI 1 dx [orig:66 ivtmp.546 ] [66])
                (const_int 32 [0x20])) [24 S8 A64])
        (nil)))

(insn 1451 1436 180 41 ./CStatUtilities.c:298 (set (reg:DI 39 r10 [195])
        (mem/f:DI (plus:DI (reg/f:DI 1 dx [orig:66 ivtmp.546 ] [66])
                (const_int 40 [0x28])) [24 S8 A64])) 81 {*movdi_1_rex64} (nil)
    (expr_list:REG_EQUIV (mem/f:DI (plus:DI (reg/f:DI 1 dx [orig:66 ivtmp.546 ] [66])
                (const_int 40 [0x28])) [24 S8 A64])
        (nil)))

(insn:TI 180 1451 1466 41 ./CStatUtilities.c:298 (set (reg/v:DF 22 xmm1 [orig:59 avg.563 ] [59])
        (plus:DF (reg/v:DF 22 xmm1 [orig:59 avg.563 ] [59])
            (mem/s:DF (plus:DI (reg:DI 0 ax [102])
                    (reg:DI 4 si [orig:73 ivtmp.529 ] [73])) [6 <variable>.signal+0 S8 A64]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_TRUE 179 (nil))
    (expr_list:REG_DEAD (reg:DI 0 ax [102])
        (nil)))

(insn 1466 180 1481 41 ./CStatUtilities.c:298 (set (reg:DI 44 r15 [199])
        (mem/f:DI (plus:DI (reg/f:DI 1 dx [orig:66 ivtmp.546 ] [66])
                (const_int 48 [0x30])) [24 S8 A64])) 81 {*movdi_1_rex64} (nil)
    (expr_list:REG_EQUIV (mem/f:DI (plus:DI (reg/f:DI 1 dx [orig:66 ivtmp.546 ] [66])
                (const_int 48 [0x30])) [24 S8 A64])
        (nil)))

(insn:TI 1481 1466 2152 41 ./CStatUtilities.c:298 (set (reg:DI 43 r14 [203])
        (mem/f:DI (plus:DI (reg/f:DI 1 dx [orig:66 ivtmp.546 ] [66])
                (const_int 56 [0x38])) [24 S8 A64])) 81 {*movdi_1_rex64} (nil)
    (expr_list:REG_EQUIV (mem/f:DI (plus:DI (reg/f:DI 1 dx [orig:66 ivtmp.546 ] [66])
                (const_int 56 [0x38])) [24 S8 A64])
        (nil)))

(note 2152 1481 1485 41 ( col.561 (nil)) NOTE_INSN_VAR_LOCATION)

(insn 1485 2152 1486 41 ./CStatUtilities.c:297 (parallel [
            (set (reg/f:DI 1 dx [orig:66 ivtmp.546 ] [66])
                (plus:DI (reg/f:DI 1 dx [orig:66 ivtmp.546 ] [66])
                    (const_int 64 [0x40])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (insn_list:REG_DEP_ANTI 179 (insn_list:REG_DEP_ANTI 1391 (insn_list:REG_DEP_ANTI 1406 (insn_list:REG_DEP_ANTI 1421 (insn_list:REG_DEP_ANTI 1436 (insn_list:REG_DEP_ANTI 1451 (insn_list:REG_DEP_ANTI 1466 (insn_list:REG_DEP_ANTI 1481 (nil)))))))))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 1486 1485 1392 41 ./CStatUtilities.c:297 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 5 di [orig:61 col.560 ] [61])
            (reg/v:SI 42 r13 [orig:94 ncols ] [94]))) 5 {*cmpsi_1_insn} (insn_list:REG_DEP_OUTPUT 1485 (insn_list:REG_DEP_TRUE 1484 (nil)))
    (nil))

(insn:TI 1392 1486 1407 41 ./CStatUtilities.c:298 (set (reg/v:DF 22 xmm1 [orig:59 avg.563 ] [59])
        (plus:DF (reg/v:DF 22 xmm1 [orig:59 avg.563 ] [59])
            (mem/s:DF (plus:DI (reg:DI 38 r9 [179])
                    (reg:DI 4 si [orig:73 ivtmp.529 ] [73])) [6 <variable>.signal+0 S8 A64]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_TRUE 1391 (insn_list:REG_DEP_TRUE 180 (nil)))
    (expr_list:REG_DEAD (reg:DI 38 r9 [179])
        (nil)))

(insn:TI 1407 1392 1422 41 ./CStatUtilities.c:298 (set (reg/v:DF 22 xmm1 [orig:59 avg.563 ] [59])
        (plus:DF (reg/v:DF 22 xmm1 [orig:59 avg.563 ] [59])
            (mem/s:DF (plus:DI (reg:DI 3 bx [183])
                    (reg:DI 4 si [orig:73 ivtmp.529 ] [73])) [6 <variable>.signal+0 S8 A64]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_TRUE 1392 (insn_list:REG_DEP_TRUE 1406 (nil)))
    (expr_list:REG_DEAD (reg:DI 3 bx [183])
        (nil)))

(insn:TI 1422 1407 1437 41 ./CStatUtilities.c:298 (set (reg/v:DF 22 xmm1 [orig:59 avg.563 ] [59])
        (plus:DF (reg/v:DF 22 xmm1 [orig:59 avg.563 ] [59])
            (mem/s:DF (plus:DI (reg:DI 2 cx [187])
                    (reg:DI 4 si [orig:73 ivtmp.529 ] [73])) [6 <variable>.signal+0 S8 A64]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_TRUE 1407 (insn_list:REG_DEP_TRUE 1421 (nil)))
    (expr_list:REG_DEAD (reg:DI 2 cx [187])
        (nil)))

(insn:TI 1437 1422 1452 41 ./CStatUtilities.c:298 (set (reg/v:DF 22 xmm1 [orig:59 avg.563 ] [59])
        (plus:DF (reg/v:DF 22 xmm1 [orig:59 avg.563 ] [59])
            (mem/s:DF (plus:DI (reg:DI 40 r11 [191])
                    (reg:DI 4 si [orig:73 ivtmp.529 ] [73])) [6 <variable>.signal+0 S8 A64]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_TRUE 1436 (insn_list:REG_DEP_TRUE 1422 (nil)))
    (expr_list:REG_DEAD (reg:DI 40 r11 [191])
        (nil)))

(insn:TI 1452 1437 1467 41 ./CStatUtilities.c:298 (set (reg/v:DF 22 xmm1 [orig:59 avg.563 ] [59])
        (plus:DF (reg/v:DF 22 xmm1 [orig:59 avg.563 ] [59])
            (mem/s:DF (plus:DI (reg:DI 39 r10 [195])
                    (reg:DI 4 si [orig:73 ivtmp.529 ] [73])) [6 <variable>.signal+0 S8 A64]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_TRUE 1451 (insn_list:REG_DEP_TRUE 1437 (nil)))
    (expr_list:REG_DEAD (reg:DI 39 r10 [195])
        (nil)))

(insn:TI 1467 1452 1482 41 ./CStatUtilities.c:298 (set (reg/v:DF 22 xmm1 [orig:59 avg.563 ] [59])
        (plus:DF (reg/v:DF 22 xmm1 [orig:59 avg.563 ] [59])
            (mem/s:DF (plus:DI (reg:DI 44 r15 [199])
                    (reg:DI 4 si [orig:73 ivtmp.529 ] [73])) [6 <variable>.signal+0 S8 A64]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_TRUE 1466 (insn_list:REG_DEP_TRUE 1452 (nil)))
    (expr_list:REG_DEAD (reg:DI 44 r15 [199])
        (nil)))

(insn:TI 1482 1467 1487 41 ./CStatUtilities.c:298 (set (reg/v:DF 22 xmm1 [orig:59 avg.563 ] [59])
        (plus:DF (reg/v:DF 22 xmm1 [orig:59 avg.563 ] [59])
            (mem/s:DF (plus:DI (reg:DI 43 r14 [203])
                    (reg:DI 4 si [orig:73 ivtmp.529 ] [73])) [6 <variable>.signal+0 S8 A64]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_TRUE 1481 (insn_list:REG_DEP_TRUE 1467 (nil)))
    (expr_list:REG_DEAD (reg:DI 43 r14 [203])
        (nil)))

(jump_insn 1487 1482 2153 41 ./CStatUtilities.c:297 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 176)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 179 (insn_list:REG_DEP_ANTI 180 (insn_list:REG_DEP_ANTI 1391 (insn_list:REG_DEP_ANTI 1392 (insn_list:REG_DEP_ANTI 1406 (insn_list:REG_DEP_ANTI 1407 (insn_list:REG_DEP_ANTI 1421 (insn_list:REG_DEP_ANTI 1422 (insn_list:REG_DEP_ANTI 1436 (insn_list:REG_DEP_ANTI 1437 (insn_list:REG_DEP_ANTI 1451 (insn_list:REG_DEP_ANTI 1452 (insn_list:REG_DEP_ANTI 1466 (insn_list:REG_DEP_ANTI 1467 (insn_list:REG_DEP_ANTI 1481 (insn_list:REG_DEP_ANTI 1482 (insn_list:REG_DEP_ANTI 1484 (insn_list:REG_DEP_ANTI 1485 (insn_list:REG_DEP_TRUE 1486 (nil))))))))))))))))))))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 9000 [0x2328])
            (nil))))
;; End of basic block 41, registers live:
 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 22 [xmm1] 37 [r8] 41 [r12] 42 [r13]

(note 2153 1487 1914 42 ( col.561 (expr_list:REG_DEP_TRUE (reg:DI 43 r14 [orig:60 col.561 ] [60])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 42, registers live: 4 [si] 6 [bp] 7 [sp] 22 [xmm1] 37 [r8] 41 [r12] 42 [r13]
(code_label:HI 1914 2153 1228 42 608 "" [2 uses])

(note:HI 1228 1914 948 42 [bb 42] NOTE_INSN_BASIC_BLOCK)

(note:HI 948 1228 189 42 NOTE_INSN_DELETED)

(insn:TI 189 948 2154 42 ./CStatUtilities.c:300 (set (reg:DF 21 xmm0 [103])
        (float:DF (reg/v:SI 42 r13 [orig:94 ncols ] [94]))) 175 {*floatsidf2_sse} (nil)
    (nil))

(note 2154 189 954 42 ( avg (expr_list:REG_DEP_TRUE (reg:DF 22 xmm1 [orig:80 avg ] [80])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn 954 2154 2155 42 ./CStatUtilities.c:303 (set (reg:DI 5 di [104])
        (mem/f:DI (reg/f:DI 41 r12 [orig:67 ivtmp.545 ] [67]) [24 S8 A64])) 81 {*movdi_1_rex64} (nil)
    (expr_list:REG_EQUIV (mem/f:DI (reg/f:DI 41 r12 [orig:67 ivtmp.545 ] [67]) [24 S8 A64])
        (nil)))

(note 2155 954 2027 42 ( col.560 (nil)) NOTE_INSN_VAR_LOCATION)

(insn:TI 2027 2155 2028 42 (set (reg:SI 2 cx [130])
        (subreg:SI (plus:DI (reg:DI 42 r13 [orig:94 ncols ] [94])
                (const_int -1 [0xffffffffffffffff])) 0)) 194 {*lea_1_rex64} (nil)
    (nil))

(insn 2028 2027 950 42 ./CStatUtilities.c:302 (set (reg/f:DI 1 dx [orig:206 ivtmp.524 ] [206])
        (plus:DI (reg/f:DI 41 r12 [orig:67 ivtmp.545 ] [67])
            (const_int 8 [0x8]))) 196 {*lea_2_rex64} (nil)
    (nil))

(insn:TI 950 2028 190 42 (parallel [
            (set (reg:SI 2 cx [130])
                (and:SI (reg:SI 2 cx [130])
                    (const_int 7 [0x7])))
            (clobber (reg:CC 17 flags))
        ]) 299 {*andsi_1} (insn_list:REG_DEP_TRUE 2027 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 190 950 955 42 ./CStatUtilities.c:300 (set (reg/v:DF 22 xmm1 [orig:59 avg.563 ] [59])
        (div:DF (reg/v:DF 22 xmm1 [orig:59 avg.563 ] [59])
            (reg:DF 21 xmm0 [103]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 189 (nil))
    (expr_list:REG_DEAD (reg:DF 21 xmm0 [103])
        (nil)))

(insn:TI 955 190 957 42 ./CStatUtilities.c:303 (set (mem/s:DF (plus:DI (reg:DI 5 di [104])
                (reg:DI 4 si [orig:73 ivtmp.529 ] [73])) [6 <variable>.signal+0 S8 A64])
        (reg:DF 22 xmm1 [orig:80 avg ] [80])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 190 (insn_list:REG_DEP_TRUE 954 (nil)))
    (expr_list:REG_DEAD (reg:DI 5 di [104])
        (nil)))

(insn 957 955 2156 42 ./CStatUtilities.c:302 (set (reg/v:SI 5 di [orig:205 col.559 ] [205])
        (const_int 1 [0x1])) 40 {*movsi_1} (insn_list:REG_DEP_ANTI 955 (insn_list:REG_DEP_OUTPUT 954 (nil)))
    (nil))

(note 2156 957 959 42 ( col.559 (expr_list:REG_DEP_TRUE (reg/v:SI 5 di [orig:205 col.559 ] [205])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn:TI 959 2156 1976 42 ./CStatUtilities.c:302 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 5 di [orig:205 col.559 ] [205])
            (reg/v:SI 42 r13 [orig:94 ncols ] [94]))) 5 {*cmpsi_1_insn} (insn_list:REG_DEP_OUTPUT 950 (insn_list:REG_DEP_TRUE 957 (nil)))
    (nil))

(insn 1976 959 960 42 ./CStatUtilities.c:300 (set (reg/v:DF 21 xmm0 [orig:80 avg ] [80])
        (reg/v:DF 22 xmm1 [orig:59 avg.563 ] [59])) 94 {*movdf_integer} (insn_list:REG_DEP_OUTPUT 189 (insn_list:REG_DEP_TRUE 190 (nil)))
    (nil))

(jump_insn:TI 960 1976 2157 42 ./CStatUtilities.c:302 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 203)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 189 (insn_list:REG_DEP_ANTI 190 (insn_list:REG_DEP_ANTI 1976 (insn_list:REG_DEP_ANTI 2027 (insn_list:REG_DEP_ANTI 950 (insn_list:REG_DEP_ANTI 954 (insn_list:REG_DEP_ANTI 957 (insn_list:REG_DEP_ANTI 2028 (insn_list:REG_DEP_TRUE 959 (insn_list:REG_DEP_ANTI 955 (nil)))))))))))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 1000 [0x3e8])
            (nil))))
;; End of basic block 42, registers live:
 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 21 [xmm0] 22 [xmm1] 37 [r8] 41 [r12] 42 [r13]

(note 2157 960 1107 43 ( avg (expr_list:REG_DEP_TRUE (reg/v:DF 21 xmm0 [orig:80 avg ] [80])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 43, registers live: 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 21 [xmm0] 22 [xmm1] 37 [r8] 41 [r12] 42 [r13]
(note:HI 1107 2157 1105 43 [bb 43] NOTE_INSN_BASIC_BLOCK)

(insn:TI 1105 1107 1106 43 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 2 cx [130])
            (const_int 0 [0x0]))) 3 {*cmpsi_ccno_1} (nil)
    (nil))

(jump_insn:TI 1106 1105 1087 43 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 193)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 1105 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 1250 [0x4e2])
            (nil))))
;; End of basic block 43, registers live:
 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 21 [xmm0] 22 [xmm1] 37 [r8] 41 [r12] 42 [r13]

;; Start of basic block 44, registers live: 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 21 [xmm0] 22 [xmm1] 37 [r8] 41 [r12] 42 [r13]
(note:HI 1087 1106 1085 44 [bb 44] NOTE_INSN_BASIC_BLOCK)

(insn:TI 1085 1087 1086 44 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 2 cx [130])
            (const_int 1 [0x1]))) 5 {*cmpsi_1_insn} (nil)
    (nil))

(jump_insn:TI 1086 1085 1067 44 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 1944)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 1085 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 1428 [0x594])
            (nil))))
;; End of basic block 44, registers live:
 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 21 [xmm0] 22 [xmm1] 37 [r8] 41 [r12] 42 [r13]

;; Start of basic block 45, registers live: 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 21 [xmm0] 22 [xmm1] 37 [r8] 41 [r12] 42 [r13]
(note:HI 1067 1086 1065 45 [bb 45] NOTE_INSN_BASIC_BLOCK)

(insn:TI 1065 1067 1066 45 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 2 cx [130])
            (const_int 2 [0x2]))) 5 {*cmpsi_1_insn} (nil)
    (nil))

(jump_insn:TI 1066 1065 1047 45 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 1945)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 1065 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 1666 [0x682])
            (nil))))
;; End of basic block 45, registers live:
 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 21 [xmm0] 22 [xmm1] 37 [r8] 41 [r12] 42 [r13]

;; Start of basic block 46, registers live: 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 21 [xmm0] 22 [xmm1] 37 [r8] 41 [r12] 42 [r13]
(note:HI 1047 1066 1045 46 [bb 46] NOTE_INSN_BASIC_BLOCK)

(insn:TI 1045 1047 1046 46 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 2 cx [130])
            (const_int 3 [0x3]))) 5 {*cmpsi_1_insn} (nil)
    (nil))

(jump_insn:TI 1046 1045 1027 46 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 1946)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 1045 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 2000 [0x7d0])
            (nil))))
;; End of basic block 46, registers live:
 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 21 [xmm0] 22 [xmm1] 37 [r8] 41 [r12] 42 [r13]

;; Start of basic block 47, registers live: 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 21 [xmm0] 22 [xmm1] 37 [r8] 41 [r12] 42 [r13]
(note:HI 1027 1046 1025 47 [bb 47] NOTE_INSN_BASIC_BLOCK)

(insn:TI 1025 1027 1026 47 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 2 cx [130])
            (const_int 4 [0x4]))) 5 {*cmpsi_1_insn} (nil)
    (nil))

(jump_insn:TI 1026 1025 1007 47 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 1947)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 1025 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 2500 [0x9c4])
            (nil))))
;; End of basic block 47, registers live:
 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 21 [xmm0] 22 [xmm1] 37 [r8] 41 [r12] 42 [r13]

;; Start of basic block 48, registers live: 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 21 [xmm0] 22 [xmm1] 37 [r8] 41 [r12] 42 [r13]
(note:HI 1007 1026 1005 48 [bb 48] NOTE_INSN_BASIC_BLOCK)

(insn:TI 1005 1007 1006 48 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 2 cx [130])
            (const_int 5 [0x5]))) 5 {*cmpsi_1_insn} (nil)
    (nil))

(jump_insn:TI 1006 1005 987 48 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 1948)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 1005 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 3333 [0xd05])
            (nil))))
;; End of basic block 48, registers live:
 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 21 [xmm0] 22 [xmm1] 37 [r8] 41 [r12] 42 [r13]

;; Start of basic block 49, registers live: 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 21 [xmm0] 22 [xmm1] 37 [r8] 41 [r12] 42 [r13]
(note:HI 987 1006 985 49 [bb 49] NOTE_INSN_BASIC_BLOCK)

(insn:TI 985 987 986 49 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 2 cx [130])
            (const_int 6 [0x6]))) 5 {*cmpsi_1_insn} (nil)
    (expr_list:REG_DEAD (reg:SI 2 cx [130])
        (nil)))

(jump_insn:TI 986 985 977 49 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 1949)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 985 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 49, registers live:
 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 21 [xmm0] 22 [xmm1] 37 [r8] 41 [r12] 42 [r13]

;; Start of basic block 50, registers live: 4 [si] 5 [di] 6 [bp] 7 [sp] 21 [xmm0] 22 [xmm1] 37 [r8] 41 [r12] 42 [r13]
(note:HI 977 986 970 50 [bb 50] NOTE_INSN_BASIC_BLOCK)

(insn:TI 970 977 2026 50 ./CStatUtilities.c:303 (set (reg:DI 39 r10 [310])
        (mem/f:DI (plus:DI (reg/f:DI 41 r12 [orig:67 ivtmp.545 ] [67])
                (const_int 8 [0x8])) [24 S8 A64])) 81 {*movdi_1_rex64} (nil)
    (expr_list:REG_EQUIV (mem/f:DI (plus:DI (reg/f:DI 41 r12 [orig:67 ivtmp.545 ] [67])
                (const_int 8 [0x8])) [24 S8 A64])
        (nil)))

(insn 2026 970 973 50 ./CStatUtilities.c:302 (set (reg/f:DI 1 dx [orig:206 ivtmp.524 ] [206])
        (plus:DI (reg/f:DI 41 r12 [orig:67 ivtmp.545 ] [67])
            (const_int 16 [0x10]))) 196 {*lea_2_rex64} (nil)
    (nil))

(insn 973 2026 2158 50 ./CStatUtilities.c:302 (set (strict_low_part (reg:QI 5 di))
        (const_int 2 [0x2])) 58 {*movstrictqi_1} (nil)
    (expr_list:REG_EQUAL (const_int 2 [0x2])
        (nil)))

(note 2158 973 971 50 ( col.559 (nil)) NOTE_INSN_VAR_LOCATION)

(insn:TI 971 2158 2159 50 ./CStatUtilities.c:303 (set (mem/s:DF (plus:DI (reg:DI 39 r10 [310])
                (reg:DI 4 si [orig:73 ivtmp.529 ] [73])) [6 <variable>.signal+0 S8 A64])
        (reg:DF 22 xmm1 [orig:80 avg ] [80])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 970 (nil))
    (expr_list:REG_DEAD (reg:DF 22 xmm1 [orig:80 avg ] [80])
        (expr_list:REG_DEAD (reg:DI 39 r10 [310])
            (nil))))
;; End of basic block 50, registers live:
 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 21 [xmm0] 37 [r8] 41 [r12] 42 [r13]

(note 2159 971 2160 51 ( col.559 (expr_list:REG_DEP_TRUE (reg/v:SI 5 di [orig:205 col.559 ] [205])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 2160 2159 1949 51 ( avg (expr_list:REG_DEP_TRUE (reg:DF 22 xmm1 [orig:80 avg ] [80])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 51, registers live: 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 21 [xmm0] 37 [r8] 41 [r12] 42 [r13]
(code_label:HI 1949 2160 997 51 629 "" [1 uses])

(note:HI 997 1949 990 51 [bb 51] NOTE_INSN_BASIC_BLOCK)

(insn:TI 990 997 993 51 ./CStatUtilities.c:303 (set (reg:DI 40 r11 [311])
        (mem/f:DI (reg/f:DI 1 dx [orig:206 ivtmp.524 ] [206]) [24 S8 A64])) 81 {*movdi_1_rex64} (nil)
    (expr_list:REG_EQUIV (mem/f:DI (reg/f:DI 1 dx [orig:206 ivtmp.524 ] [206]) [24 S8 A64])
        (nil)))

(insn 993 990 994 51 ./CStatUtilities.c:302 (parallel [
            (set (reg/v:SI 5 di [orig:205 col.559 ] [205])
                (plus:SI (reg/v:SI 5 di [orig:205 col.559 ] [205])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 994 993 991 51 ./CStatUtilities.c:302 (parallel [
            (set (reg/f:DI 1 dx [orig:206 ivtmp.524 ] [206])
                (plus:DI (reg/f:DI 1 dx [orig:206 ivtmp.524 ] [206])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (insn_list:REG_DEP_ANTI 990 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 991 994 2161 51 ./CStatUtilities.c:303 (set (mem/s:DF (plus:DI (reg:DI 40 r11 [311])
                (reg:DI 4 si [orig:73 ivtmp.529 ] [73])) [6 <variable>.signal+0 S8 A64])
        (reg/v:DF 21 xmm0 [orig:80 avg ] [80])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 990 (nil))
    (expr_list:REG_DEAD (reg:DI 40 r11 [311])
        (nil)))
;; End of basic block 51, registers live:
 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 21 [xmm0] 37 [r8] 41 [r12] 42 [r13]

(note 2161 991 1948 52 ( avg (expr_list:REG_DEP_TRUE (reg/v:DF 21 xmm0 [orig:80 avg ] [80])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 52, registers live: 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 21 [xmm0] 37 [r8] 41 [r12] 42 [r13]
(code_label:HI 1948 2161 1017 52 628 "" [1 uses])

(note:HI 1017 1948 1010 52 [bb 52] NOTE_INSN_BASIC_BLOCK)

(insn:TI 1010 1017 1013 52 ./CStatUtilities.c:303 (set (reg:DI 2 cx [312])
        (mem/f:DI (reg/f:DI 1 dx [orig:206 ivtmp.524 ] [206]) [24 S8 A64])) 81 {*movdi_1_rex64} (nil)
    (expr_list:REG_EQUIV (mem/f:DI (reg/f:DI 1 dx [orig:206 ivtmp.524 ] [206]) [24 S8 A64])
        (nil)))

(insn 1013 1010 1014 52 ./CStatUtilities.c:302 (parallel [
            (set (reg/v:SI 5 di [orig:205 col.559 ] [205])
                (plus:SI (reg/v:SI 5 di [orig:205 col.559 ] [205])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 1014 1013 1011 52 ./CStatUtilities.c:302 (parallel [
            (set (reg/f:DI 1 dx [orig:206 ivtmp.524 ] [206])
                (plus:DI (reg/f:DI 1 dx [orig:206 ivtmp.524 ] [206])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (insn_list:REG_DEP_ANTI 1010 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 1011 1014 1947 52 ./CStatUtilities.c:303 (set (mem/s:DF (plus:DI (reg:DI 2 cx [312])
                (reg:DI 4 si [orig:73 ivtmp.529 ] [73])) [6 <variable>.signal+0 S8 A64])
        (reg/v:DF 21 xmm0 [orig:80 avg ] [80])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 1010 (nil))
    (expr_list:REG_DEAD (reg:DI 2 cx [312])
        (nil)))
;; End of basic block 52, registers live:
 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 21 [xmm0] 37 [r8] 41 [r12] 42 [r13]

;; Start of basic block 53, registers live: 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 21 [xmm0] 37 [r8] 41 [r12] 42 [r13]
(code_label:HI 1947 1011 1037 53 627 "" [1 uses])

(note:HI 1037 1947 1030 53 [bb 53] NOTE_INSN_BASIC_BLOCK)

(insn:TI 1030 1037 1033 53 ./CStatUtilities.c:303 (set (reg:DI 3 bx [313])
        (mem/f:DI (reg/f:DI 1 dx [orig:206 ivtmp.524 ] [206]) [24 S8 A64])) 81 {*movdi_1_rex64} (nil)
    (expr_list:REG_EQUIV (mem/f:DI (reg/f:DI 1 dx [orig:206 ivtmp.524 ] [206]) [24 S8 A64])
        (nil)))

(insn 1033 1030 1034 53 ./CStatUtilities.c:302 (parallel [
            (set (reg/v:SI 5 di [orig:205 col.559 ] [205])
                (plus:SI (reg/v:SI 5 di [orig:205 col.559 ] [205])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 1034 1033 1031 53 ./CStatUtilities.c:302 (parallel [
            (set (reg/f:DI 1 dx [orig:206 ivtmp.524 ] [206])
                (plus:DI (reg/f:DI 1 dx [orig:206 ivtmp.524 ] [206])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (insn_list:REG_DEP_ANTI 1030 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 1031 1034 1946 53 ./CStatUtilities.c:303 (set (mem/s:DF (plus:DI (reg:DI 3 bx [313])
                (reg:DI 4 si [orig:73 ivtmp.529 ] [73])) [6 <variable>.signal+0 S8 A64])
        (reg/v:DF 21 xmm0 [orig:80 avg ] [80])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 1030 (nil))
    (expr_list:REG_DEAD (reg:DI 3 bx [313])
        (nil)))
;; End of basic block 53, registers live:
 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 21 [xmm0] 37 [r8] 41 [r12] 42 [r13]

;; Start of basic block 54, registers live: 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 21 [xmm0] 37 [r8] 41 [r12] 42 [r13]
(code_label:HI 1946 1031 1057 54 626 "" [1 uses])

(note:HI 1057 1946 1050 54 [bb 54] NOTE_INSN_BASIC_BLOCK)

(insn:TI 1050 1057 1053 54 ./CStatUtilities.c:303 (set (reg:DI 38 r9 [314])
        (mem/f:DI (reg/f:DI 1 dx [orig:206 ivtmp.524 ] [206]) [24 S8 A64])) 81 {*movdi_1_rex64} (nil)
    (expr_list:REG_EQUIV (mem/f:DI (reg/f:DI 1 dx [orig:206 ivtmp.524 ] [206]) [24 S8 A64])
        (nil)))

(insn 1053 1050 1054 54 ./CStatUtilities.c:302 (parallel [
            (set (reg/v:SI 5 di [orig:205 col.559 ] [205])
                (plus:SI (reg/v:SI 5 di [orig:205 col.559 ] [205])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 1054 1053 1051 54 ./CStatUtilities.c:302 (parallel [
            (set (reg/f:DI 1 dx [orig:206 ivtmp.524 ] [206])
                (plus:DI (reg/f:DI 1 dx [orig:206 ivtmp.524 ] [206])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (insn_list:REG_DEP_ANTI 1050 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 1051 1054 1945 54 ./CStatUtilities.c:303 (set (mem/s:DF (plus:DI (reg:DI 38 r9 [314])
                (reg:DI 4 si [orig:73 ivtmp.529 ] [73])) [6 <variable>.signal+0 S8 A64])
        (reg/v:DF 21 xmm0 [orig:80 avg ] [80])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 1050 (nil))
    (expr_list:REG_DEAD (reg:DI 38 r9 [314])
        (nil)))
;; End of basic block 54, registers live:
 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 21 [xmm0] 37 [r8] 41 [r12] 42 [r13]

;; Start of basic block 55, registers live: 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 21 [xmm0] 37 [r8] 41 [r12] 42 [r13]
(code_label:HI 1945 1051 1077 55 625 "" [1 uses])

(note:HI 1077 1945 1070 55 [bb 55] NOTE_INSN_BASIC_BLOCK)

(insn:TI 1070 1077 1073 55 ./CStatUtilities.c:303 (set (reg:DI 0 ax [315])
        (mem/f:DI (reg/f:DI 1 dx [orig:206 ivtmp.524 ] [206]) [24 S8 A64])) 81 {*movdi_1_rex64} (nil)
    (expr_list:REG_EQUIV (mem/f:DI (reg/f:DI 1 dx [orig:206 ivtmp.524 ] [206]) [24 S8 A64])
        (nil)))

(insn 1073 1070 1074 55 ./CStatUtilities.c:302 (parallel [
            (set (reg/v:SI 5 di [orig:205 col.559 ] [205])
                (plus:SI (reg/v:SI 5 di [orig:205 col.559 ] [205])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 1074 1073 1071 55 ./CStatUtilities.c:302 (parallel [
            (set (reg/f:DI 1 dx [orig:206 ivtmp.524 ] [206])
                (plus:DI (reg/f:DI 1 dx [orig:206 ivtmp.524 ] [206])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (insn_list:REG_DEP_ANTI 1070 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 1071 1074 1944 55 ./CStatUtilities.c:303 (set (mem/s:DF (plus:DI (reg:DI 0 ax [315])
                (reg:DI 4 si [orig:73 ivtmp.529 ] [73])) [6 <variable>.signal+0 S8 A64])
        (reg/v:DF 21 xmm0 [orig:80 avg ] [80])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 1070 (nil))
    (expr_list:REG_DEAD (reg:DI 0 ax [315])
        (nil)))
;; End of basic block 55, registers live:
 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 21 [xmm0] 37 [r8] 41 [r12] 42 [r13]

;; Start of basic block 56, registers live: 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 21 [xmm0] 37 [r8] 41 [r12] 42 [r13]
(code_label:HI 1944 1071 1097 56 624 "" [1 uses])

(note:HI 1097 1944 1090 56 [bb 56] NOTE_INSN_BASIC_BLOCK)

(insn:TI 1090 1097 2162 56 ./CStatUtilities.c:303 (set (reg:DI 43 r14 [316])
        (mem/f:DI (reg/f:DI 1 dx [orig:206 ivtmp.524 ] [206]) [24 S8 A64])) 81 {*movdi_1_rex64} (nil)
    (expr_list:REG_EQUIV (mem/f:DI (reg/f:DI 1 dx [orig:206 ivtmp.524 ] [206]) [24 S8 A64])
        (nil)))

(note 2162 1090 1093 56 ( col.561 (nil)) NOTE_INSN_VAR_LOCATION)

(insn 1093 2162 1094 56 ./CStatUtilities.c:302 (parallel [
            (set (reg/v:SI 5 di [orig:205 col.559 ] [205])
                (plus:SI (reg/v:SI 5 di [orig:205 col.559 ] [205])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 1094 1093 1095 56 ./CStatUtilities.c:302 (parallel [
            (set (reg/f:DI 1 dx [orig:206 ivtmp.524 ] [206])
                (plus:DI (reg/f:DI 1 dx [orig:206 ivtmp.524 ] [206])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (insn_list:REG_DEP_ANTI 1090 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 1095 1094 1091 56 ./CStatUtilities.c:302 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 5 di [orig:205 col.559 ] [205])
            (reg/v:SI 42 r13 [orig:94 ncols ] [94]))) 5 {*cmpsi_1_insn} (insn_list:REG_DEP_OUTPUT 1094 (insn_list:REG_DEP_TRUE 1093 (nil)))
    (nil))

(insn:TI 1091 1095 1096 56 ./CStatUtilities.c:303 (set (mem/s:DF (plus:DI (reg:DI 43 r14 [316])
                (reg:DI 4 si [orig:73 ivtmp.529 ] [73])) [6 <variable>.signal+0 S8 A64])
        (reg/v:DF 21 xmm0 [orig:80 avg ] [80])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 1090 (nil))
    (expr_list:REG_DEAD (reg:DI 43 r14 [316])
        (nil)))

(jump_insn 1096 1091 2163 56 ./CStatUtilities.c:302 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 203)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 1090 (insn_list:REG_DEP_ANTI 1093 (insn_list:REG_DEP_ANTI 1094 (insn_list:REG_DEP_TRUE 1095 (insn_list:REG_DEP_ANTI 1091 (nil))))))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 1000 [0x3e8])
            (nil))))
;; End of basic block 56, registers live:
 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 21 [xmm0] 37 [r8] 41 [r12] 42 [r13]

(note 2163 1096 193 57 ( col.561 (expr_list:REG_DEP_TRUE (reg:DI 43 r14 [orig:60 col.561 ] [60])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 57, registers live: 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 21 [xmm0] 37 [r8] 41 [r12] 42 [r13]
(code_label:HI 193 2163 194 57 465 "" [2 uses])

(note:HI 194 193 196 57 [bb 57] NOTE_INSN_BASIC_BLOCK)

(insn:TI 196 194 2164 57 ./CStatUtilities.c:303 (set (reg:DI 43 r14 [207])
        (mem/f:DI (reg/f:DI 1 dx [orig:206 ivtmp.524 ] [206]) [24 S8 A64])) 81 {*movdi_1_rex64} (nil)
    (expr_list:REG_EQUIV (mem/f:DI (reg/f:DI 1 dx [orig:206 ivtmp.524 ] [206]) [24 S8 A64])
        (nil)))

(note 2164 196 1110 57 ( col.561 (nil)) NOTE_INSN_VAR_LOCATION)

(insn 1110 2164 1203 57 ./CStatUtilities.c:303 (set (reg:DI 0 ax [210])
        (mem/f:DI (plus:DI (reg/f:DI 1 dx [orig:206 ivtmp.524 ] [206])
                (const_int 8 [0x8])) [24 S8 A64])) 81 {*movdi_1_rex64} (nil)
    (expr_list:REG_EQUIV (mem/f:DI (plus:DI (reg/f:DI 1 dx [orig:206 ivtmp.524 ] [206])
                (const_int 8 [0x8])) [24 S8 A64])
        (nil)))

(insn 1203 1110 1125 57 ./CStatUtilities.c:302 (parallel [
            (set (reg/v:SI 5 di [orig:205 col.559 ] [205])
                (plus:SI (reg/v:SI 5 di [orig:205 col.559 ] [205])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 1125 1203 1140 57 ./CStatUtilities.c:303 (set (reg:DI 38 r9 [213])
        (mem/f:DI (plus:DI (reg/f:DI 1 dx [orig:206 ivtmp.524 ] [206])
                (const_int 16 [0x10])) [24 S8 A64])) 81 {*movdi_1_rex64} (nil)
    (expr_list:REG_EQUIV (mem/f:DI (plus:DI (reg/f:DI 1 dx [orig:206 ivtmp.524 ] [206])
                (const_int 16 [0x10])) [24 S8 A64])
        (nil)))

(insn 1140 1125 1155 57 ./CStatUtilities.c:303 (set (reg:DI 3 bx [216])
        (mem/f:DI (plus:DI (reg/f:DI 1 dx [orig:206 ivtmp.524 ] [206])
                (const_int 24 [0x18])) [24 S8 A64])) 81 {*movdi_1_rex64} (nil)
    (expr_list:REG_EQUIV (mem/f:DI (plus:DI (reg/f:DI 1 dx [orig:206 ivtmp.524 ] [206])
                (const_int 24 [0x18])) [24 S8 A64])
        (nil)))

(insn:TI 1155 1140 1170 57 ./CStatUtilities.c:303 (set (reg:DI 2 cx [219])
        (mem/f:DI (plus:DI (reg/f:DI 1 dx [orig:206 ivtmp.524 ] [206])
                (const_int 32 [0x20])) [24 S8 A64])) 81 {*movdi_1_rex64} (nil)
    (expr_list:REG_EQUIV (mem/f:DI (plus:DI (reg/f:DI 1 dx [orig:206 ivtmp.524 ] [206])
                (const_int 32 [0x20])) [24 S8 A64])
        (nil)))

(insn 1170 1155 1185 57 ./CStatUtilities.c:303 (set (reg:DI 40 r11 [222])
        (mem/f:DI (plus:DI (reg/f:DI 1 dx [orig:206 ivtmp.524 ] [206])
                (const_int 40 [0x28])) [24 S8 A64])) 81 {*movdi_1_rex64} (nil)
    (expr_list:REG_EQUIV (mem/f:DI (plus:DI (reg/f:DI 1 dx [orig:206 ivtmp.524 ] [206])
                (const_int 40 [0x28])) [24 S8 A64])
        (nil)))

(insn:TI 1185 1170 1200 57 ./CStatUtilities.c:303 (set (reg:DI 39 r10 [225])
        (mem/f:DI (plus:DI (reg/f:DI 1 dx [orig:206 ivtmp.524 ] [206])
                (const_int 48 [0x30])) [24 S8 A64])) 81 {*movdi_1_rex64} (nil)
    (expr_list:REG_EQUIV (mem/f:DI (plus:DI (reg/f:DI 1 dx [orig:206 ivtmp.524 ] [206])
                (const_int 48 [0x30])) [24 S8 A64])
        (nil)))

(insn 1200 1185 1204 57 ./CStatUtilities.c:303 (set (reg:DI 44 r15 [228])
        (mem/f:DI (plus:DI (reg/f:DI 1 dx [orig:206 ivtmp.524 ] [206])
                (const_int 56 [0x38])) [24 S8 A64])) 81 {*movdi_1_rex64} (nil)
    (expr_list:REG_EQUIV (mem/f:DI (plus:DI (reg/f:DI 1 dx [orig:206 ivtmp.524 ] [206])
                (const_int 56 [0x38])) [24 S8 A64])
        (nil)))

(insn 1204 1200 1205 57 ./CStatUtilities.c:302 (parallel [
            (set (reg/f:DI 1 dx [orig:206 ivtmp.524 ] [206])
                (plus:DI (reg/f:DI 1 dx [orig:206 ivtmp.524 ] [206])
                    (const_int 64 [0x40])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (insn_list:REG_DEP_ANTI 196 (insn_list:REG_DEP_ANTI 1110 (insn_list:REG_DEP_ANTI 1125 (insn_list:REG_DEP_ANTI 1140 (insn_list:REG_DEP_ANTI 1155 (insn_list:REG_DEP_ANTI 1170 (insn_list:REG_DEP_ANTI 1185 (insn_list:REG_DEP_ANTI 1200 (nil)))))))))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 1205 1204 197 57 ./CStatUtilities.c:302 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 5 di [orig:205 col.559 ] [205])
            (reg/v:SI 42 r13 [orig:94 ncols ] [94]))) 5 {*cmpsi_1_insn} (insn_list:REG_DEP_OUTPUT 1204 (insn_list:REG_DEP_TRUE 1203 (nil)))
    (nil))

(insn 197 1205 1111 57 ./CStatUtilities.c:303 (set (mem/s:DF (plus:DI (reg:DI 43 r14 [207])
                (reg:DI 4 si [orig:73 ivtmp.529 ] [73])) [6 <variable>.signal+0 S8 A64])
        (reg/v:DF 21 xmm0 [orig:80 avg ] [80])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 196 (nil))
    (expr_list:REG_DEAD (reg:DI 43 r14 [207])
        (nil)))

(insn:TI 1111 197 1126 57 ./CStatUtilities.c:303 (set (mem/s:DF (plus:DI (reg:DI 0 ax [210])
                (reg:DI 4 si [orig:73 ivtmp.529 ] [73])) [6 <variable>.signal+0 S8 A64])
        (reg/v:DF 21 xmm0 [orig:80 avg ] [80])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 1110 (insn_list:REG_DEP_OUTPUT 197 (nil)))
    (expr_list:REG_DEAD (reg:DI 0 ax [210])
        (nil)))

(insn:TI 1126 1111 1141 57 ./CStatUtilities.c:303 (set (mem/s:DF (plus:DI (reg:DI 38 r9 [213])
                (reg:DI 4 si [orig:73 ivtmp.529 ] [73])) [6 <variable>.signal+0 S8 A64])
        (reg/v:DF 21 xmm0 [orig:80 avg ] [80])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 1125 (insn_list:REG_DEP_OUTPUT 197 (insn_list:REG_DEP_OUTPUT 1111 (nil))))
    (expr_list:REG_DEAD (reg:DI 38 r9 [213])
        (nil)))

(insn:TI 1141 1126 1156 57 ./CStatUtilities.c:303 (set (mem/s:DF (plus:DI (reg:DI 3 bx [216])
                (reg:DI 4 si [orig:73 ivtmp.529 ] [73])) [6 <variable>.signal+0 S8 A64])
        (reg/v:DF 21 xmm0 [orig:80 avg ] [80])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 1140 (insn_list:REG_DEP_OUTPUT 197 (insn_list:REG_DEP_OUTPUT 1111 (insn_list:REG_DEP_OUTPUT 1126 (nil)))))
    (expr_list:REG_DEAD (reg:DI 3 bx [216])
        (nil)))

(insn:TI 1156 1141 1171 57 ./CStatUtilities.c:303 (set (mem/s:DF (plus:DI (reg:DI 2 cx [219])
                (reg:DI 4 si [orig:73 ivtmp.529 ] [73])) [6 <variable>.signal+0 S8 A64])
        (reg/v:DF 21 xmm0 [orig:80 avg ] [80])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 1155 (insn_list:REG_DEP_OUTPUT 197 (insn_list:REG_DEP_OUTPUT 1111 (insn_list:REG_DEP_OUTPUT 1126 (insn_list:REG_DEP_OUTPUT 1141 (nil))))))
    (expr_list:REG_DEAD (reg:DI 2 cx [219])
        (nil)))

(insn:TI 1171 1156 1186 57 ./CStatUtilities.c:303 (set (mem/s:DF (plus:DI (reg:DI 40 r11 [222])
                (reg:DI 4 si [orig:73 ivtmp.529 ] [73])) [6 <variable>.signal+0 S8 A64])
        (reg/v:DF 21 xmm0 [orig:80 avg ] [80])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 1170 (insn_list:REG_DEP_OUTPUT 197 (insn_list:REG_DEP_OUTPUT 1111 (insn_list:REG_DEP_OUTPUT 1126 (insn_list:REG_DEP_OUTPUT 1141 (insn_list:REG_DEP_OUTPUT 1156 (nil)))))))
    (expr_list:REG_DEAD (reg:DI 40 r11 [222])
        (nil)))

(insn:TI 1186 1171 1201 57 ./CStatUtilities.c:303 (set (mem/s:DF (plus:DI (reg:DI 39 r10 [225])
                (reg:DI 4 si [orig:73 ivtmp.529 ] [73])) [6 <variable>.signal+0 S8 A64])
        (reg/v:DF 21 xmm0 [orig:80 avg ] [80])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 1185 (insn_list:REG_DEP_OUTPUT 197 (insn_list:REG_DEP_OUTPUT 1111 (insn_list:REG_DEP_OUTPUT 1126 (insn_list:REG_DEP_OUTPUT 1141 (insn_list:REG_DEP_OUTPUT 1156 (insn_list:REG_DEP_OUTPUT 1171 (nil))))))))
    (expr_list:REG_DEAD (reg:DI 39 r10 [225])
        (nil)))

(insn:TI 1201 1186 1206 57 ./CStatUtilities.c:303 (set (mem/s:DF (plus:DI (reg:DI 44 r15 [228])
                (reg:DI 4 si [orig:73 ivtmp.529 ] [73])) [6 <variable>.signal+0 S8 A64])
        (reg/v:DF 21 xmm0 [orig:80 avg ] [80])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 1200 (insn_list:REG_DEP_OUTPUT 197 (insn_list:REG_DEP_OUTPUT 1111 (insn_list:REG_DEP_OUTPUT 1126 (insn_list:REG_DEP_OUTPUT 1141 (insn_list:REG_DEP_OUTPUT 1156 (insn_list:REG_DEP_OUTPUT 1171 (insn_list:REG_DEP_OUTPUT 1186 (nil)))))))))
    (expr_list:REG_DEAD (reg:DI 44 r15 [228])
        (nil)))

(jump_insn 1206 1201 305 57 ./CStatUtilities.c:302 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 193)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 196 (insn_list:REG_DEP_ANTI 1110 (insn_list:REG_DEP_ANTI 1125 (insn_list:REG_DEP_ANTI 1140 (insn_list:REG_DEP_ANTI 1155 (insn_list:REG_DEP_ANTI 1170 (insn_list:REG_DEP_ANTI 1185 (insn_list:REG_DEP_ANTI 1200 (insn_list:REG_DEP_ANTI 1203 (insn_list:REG_DEP_ANTI 1204 (insn_list:REG_DEP_TRUE 1205 (insn_list:REG_DEP_ANTI 197 (insn_list:REG_DEP_ANTI 1111 (insn_list:REG_DEP_ANTI 1126 (insn_list:REG_DEP_ANTI 1141 (insn_list:REG_DEP_ANTI 1156 (insn_list:REG_DEP_ANTI 1171 (insn_list:REG_DEP_ANTI 1186 (insn_list:REG_DEP_ANTI 1201 (nil))))))))))))))))))))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 9000 [0x2328])
            (nil))))
;; End of basic block 57, registers live:
 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 21 [xmm0] 37 [r8] 41 [r12] 42 [r13]

(note:HI 305 1206 307 NOTE_INSN_LOOP_END)

(note:HI 307 305 304 NOTE_INSN_LOOP_END)

(note:HI 304 307 308 NOTE_INSN_LOOP_BEG)

(note:HI 308 304 306 NOTE_INSN_LOOP_BEG)

(note:HI 306 308 2165 NOTE_INSN_LOOP_BEG)

(note 2165 306 203 58 ( col.561 (expr_list:REG_DEP_TRUE (reg:DI 43 r14 [orig:60 col.561 ] [60])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 58, registers live: 4 [si] 6 [bp] 7 [sp] 37 [r8] 41 [r12] 42 [r13]
(code_label:HI 203 2165 204 58 466 "" [3 uses])

(note:HI 204 203 205 58 [bb 58] NOTE_INSN_BASIC_BLOCK)

(note:HI 205 204 206 58 ("./CStatUtilities.c") 293)

(insn:TI 206 205 207 58 ./CStatUtilities.c:293 (parallel [
            (set (reg/v:SI 37 r8 [orig:65 row.550 ] [65])
                (plus:SI (reg/v:SI 37 r8 [orig:65 row.550 ] [65])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 207 206 208 58 ./CStatUtilities.c:293 (parallel [
            (set (reg:DI 4 si [orig:73 ivtmp.529 ] [73])
                (plus:DI (reg:DI 4 si [orig:73 ivtmp.529 ] [73])
                    (const_int 16 [0x10])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 208 207 209 58 ./CStatUtilities.c:293 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 37 r8 [orig:65 row.550 ] [65])
            (reg/v:SI 6 bp [orig:93 nrows ] [93]))) 5 {*cmpsi_1_insn} (insn_list:REG_DEP_OUTPUT 207 (insn_list:REG_DEP_TRUE 206 (nil)))
    (nil))

(jump_insn:TI 209 208 309 58 ./CStatUtilities.c:293 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 210)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 206 (insn_list:REG_DEP_ANTI 207 (insn_list:REG_DEP_TRUE 208 (nil))))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 9000 [0x2328])
            (nil))))
;; End of basic block 58, registers live:
 4 [si] 6 [bp] 7 [sp] 37 [r8] 41 [r12] 42 [r13]

(note:HI 309 209 223 26 NOTE_INSN_LOOP_END)

;; Start of basic block 59, registers live: 6 [bp] 7 [sp] 41 [r12] 42 [r13]
(code_label:HI 223 309 224 59 460 "" [1 uses])

(note:HI 224 223 225 59 [bb 59] NOTE_INSN_BASIC_BLOCK)

(note:HI 225 224 2096 59 ("./CStatUtilities.c") 307)

(insn:TI 2096 225 2166 59 ./CStatUtilities.c:307 (parallel [
            (set (reg:DI 40 r11 [orig:63 col.558 ] [63])
                (const_int 0 [0x0]))
            (clobber (reg:CC 17 flags))
        ]) 78 {*movdi_xor_rex64} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(note 2166 2096 2095 59 ( col.558 (expr_list:REG_DEP_TRUE (reg:DI 40 r11 [orig:63 col.558 ] [63])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn 2095 2166 226 59 ./CStatUtilities.c:307 (parallel [
            (set (reg:DI 39 r10 [orig:75 ivtmp.511 ] [75])
                (const_int 0 [0x0]))
            (clobber (reg:CC 17 flags))
        ]) 78 {*movdi_xor_rex64} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 226 2095 227 59 ./CStatUtilities.c:307 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 42 r13 [orig:94 ncols ] [94])
            (const_int 0 [0x0]))) 3 {*cmpsi_ccno_1} (insn_list:REG_DEP_OUTPUT 2096 (insn_list:REG_DEP_OUTPUT 2095 (nil)))
    (nil))

(jump_insn:TI 227 226 2167 59 ./CStatUtilities.c:307 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 279)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 2096 (insn_list:REG_DEP_ANTI 2095 (insn_list:REG_DEP_TRUE 226 (nil))))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 1000 [0x3e8])
            (nil))))
;; End of basic block 59, registers live:
 6 [bp] 7 [sp] 39 [r10] 40 [r11] 41 [r12] 42 [r13]

(note 2167 227 253 60 ( row (expr_list:REG_DEP_TRUE (reg/v:SI 37 r8 [orig:81 row ] [81])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 60, registers live: 6 [bp] 7 [sp] 39 [r10] 40 [r11] 41 [r12] 42 [r13]
(code_label:HI 253 2167 254 60 470 "" [1 uses])

(note:HI 254 253 255 60 [bb 60] NOTE_INSN_BASIC_BLOCK)

(note:HI 255 254 256 60 ("./CStatUtilities.c") 309)

(insn:TI 256 255 257 60 ./CStatUtilities.c:309 (set (reg:CCNO 17 flags)
        (compare:CCNO (reg/v:SI 6 bp [orig:93 nrows ] [93])
            (const_int 0 [0x0]))) 3 {*cmpsi_ccno_1} (nil)
    (nil))

(jump_insn:TI 257 256 259 60 ./CStatUtilities.c:309 (set (pc)
        (if_then_else (le (reg:CCNO 17 flags)
                (const_int 0 [0x0]))
            (label_ref 246)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 256 (nil))
    (expr_list:REG_DEAD (reg:CCNO 17 flags)
        (expr_list:REG_BR_PROB (const_int 1000 [0x3e8])
            (nil))))
;; End of basic block 60, registers live:
 6 [bp] 7 [sp] 39 [r10] 40 [r11] 41 [r12] 42 [r13]

;; Start of basic block 61, registers live: 6 [bp] 7 [sp] 39 [r10] 40 [r11] 41 [r12] 42 [r13]
(note:HI 259 257 637 61 [bb 61] NOTE_INSN_BASIC_BLOCK)

(note:HI 637 259 643 61 NOTE_INSN_DELETED)

(note:HI 643 637 1974 61 NOTE_INSN_DELETED)

(insn:TI 1974 643 2060 61 ./CStatUtilities.c:311 (set (reg:DI 38 r9)
        (mem/f/c:DI (reg/f:DI 7 sp) [32 S8 A8])) 81 {*movdi_1_rex64} (nil)
    (nil))

(insn 2060 1974 639 61 (set (reg:SI 4 si [125])
        (subreg:SI (plus:DI (reg:DI 6 bp [orig:93 nrows ] [93])
                (const_int -1 [0xffffffffffffffff])) 0)) 194 {*lea_1_rex64} (nil)
    (nil))

(insn:TI 639 2060 261 61 (parallel [
            (set (reg:SI 4 si [125])
                (and:SI (reg:SI 4 si [125])
                    (const_int 7 [0x7])))
            (clobber (reg:CC 17 flags))
        ]) 299 {*andsi_1} (insn_list:REG_DEP_TRUE 2060 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 261 639 2168 61 ./CStatUtilities.c:311 (set (reg:DI 5 di [orig:85 D.5401 ] [85])
        (mem/f:DI (plus:DI (mult:DI (reg:DI 39 r10 [orig:75 ivtmp.511 ] [75])
                    (const_int 8 [0x8]))
                (reg:DI 38 r9)) [25 S8 A64])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_TRUE 1974 (nil))
    (expr_list:REG_DEAD (reg:DI 38 r9)
        (nil)))

(note 2168 261 1975 61 ( col.559 (nil)) NOTE_INSN_VAR_LOCATION)

(insn 1975 2168 262 61 ./CStatUtilities.c:311 (set (reg:DI 38 r9 [orig:269 ivtmp.507 ] [269])
        (mem/f:DI (plus:DI (mult:DI (reg:DI 39 r10 [orig:75 ivtmp.511 ] [75])
                    (const_int 8 [0x8]))
                (reg/f:DI 41 r12 [orig:67 ivtmp.545 ] [67])) [24 S8 A64])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_ANTI 261 (insn_list:REG_DEP_OUTPUT 1974 (nil)))
    (nil))

(insn:TI 262 1975 644 61 ./CStatUtilities.c:311 (parallel [
            (set (reg:DI 38 r9 [orig:269 ivtmp.507 ] [269])
                (plus:DI (reg:DI 38 r9 [orig:269 ivtmp.507 ] [269])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (insn_list:REG_DEP_TRUE 1975 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 644 262 2061 61 ./CStatUtilities.c:311 (set (reg:DI 3 bx [orig:272 <variable>.index ] [272])
        (sign_extend:DI (mem/s:SI (reg:DI 38 r9 [orig:269 ivtmp.507 ] [269]) [4 <variable>.index+0 S4 A8]))) 115 {extendsidi2_rex64} (insn_list:REG_DEP_TRUE 262 (nil))
    (nil))

(insn 2061 644 2169 61 ./CStatUtilities.c:311 (set (reg:DI 37 r8 [orig:271 <variable>.signal ] [271])
        (mem/s:DI (plus:DI (reg:DI 38 r9 [orig:269 ivtmp.507 ] [269])
                (const_int -8 [0xfffffffffffffff8])) [6 <variable>.signal+0 S8 A8])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_TRUE 262 (nil))
    (nil))

(note 2169 2061 2170 61 ( row (nil)) NOTE_INSN_VAR_LOCATION)

(note 2170 2169 2063 61 ( row.550 (nil)) NOTE_INSN_VAR_LOCATION)

(insn 2063 2170 2062 61 ./CStatUtilities.c:309 (set (reg:DI 2 cx [orig:76 ivtmp.507 ] [76])
        (plus:DI (reg:DI 38 r9 [orig:269 ivtmp.507 ] [269])
            (const_int 16 [0x10]))) 196 {*lea_2_rex64} (insn_list:REG_DEP_TRUE 262 (nil))
    (nil))

(insn:TI 2062 2063 648 61 ./CStatUtilities.c:311 (set (mem:DI (plus:DI (mult:DI (reg:DI 3 bx [orig:272 <variable>.index ] [272])
                    (const_int 8 [0x8]))
                (reg:DI 5 di [orig:85 D.5401 ] [85])) [6 S8 A64])
        (reg:DI 37 r8 [orig:271 <variable>.signal ] [271])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_TRUE 261 (insn_list:REG_DEP_TRUE 644 (insn_list:REG_DEP_TRUE 2061 (nil))))
    (expr_list:REG_DEAD (reg:DI 37 r8 [orig:271 <variable>.signal ] [271])
        (expr_list:REG_DEAD (reg:DI 3 bx [orig:272 <variable>.index ] [272])
            (nil))))

(insn 648 2062 2171 61 ./CStatUtilities.c:309 (set (reg/v:SI 37 r8 [orig:81 row ] [81])
        (const_int 1 [0x1])) 40 {*movsi_1} (insn_list:REG_DEP_ANTI 2062 (insn_list:REG_DEP_OUTPUT 2061 (nil)))
    (nil))

(note 2171 648 650 61 ( row (expr_list:REG_DEP_TRUE (reg/v:SI 37 r8 [orig:81 row ] [81])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn:TI 650 2171 651 61 ./CStatUtilities.c:309 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 37 r8 [orig:81 row ] [81])
            (reg/v:SI 6 bp [orig:93 nrows ] [93]))) 5 {*cmpsi_1_insn} (insn_list:REG_DEP_OUTPUT 262 (insn_list:REG_DEP_OUTPUT 639 (insn_list:REG_DEP_TRUE 648 (nil))))
    (nil))

(jump_insn:TI 651 650 812 61 ./CStatUtilities.c:309 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 246)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 1974 (insn_list:REG_DEP_ANTI 261 (insn_list:REG_DEP_ANTI 1975 (insn_list:REG_DEP_ANTI 262 (insn_list:REG_DEP_ANTI 2060 (insn_list:REG_DEP_ANTI 639 (insn_list:REG_DEP_ANTI 644 (insn_list:REG_DEP_ANTI 2061 (insn_list:REG_DEP_ANTI 648 (insn_list:REG_DEP_ANTI 2063 (insn_list:REG_DEP_TRUE 650 (insn_list:REG_DEP_ANTI 2062 (nil)))))))))))))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 1000 [0x3e8])
            (nil))))
;; End of basic block 61, registers live:
 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 41 [r12] 42 [r13]

;; Start of basic block 62, registers live: 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 41 [r12] 42 [r13]
(note:HI 812 651 810 62 [bb 62] NOTE_INSN_BASIC_BLOCK)

(insn:TI 810 812 811 62 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 4 si [125])
            (const_int 0 [0x0]))) 3 {*cmpsi_ccno_1} (nil)
    (nil))

(jump_insn:TI 811 810 790 62 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 234)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 810 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 1250 [0x4e2])
            (nil))))
;; End of basic block 62, registers live:
 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 41 [r12] 42 [r13]

;; Start of basic block 63, registers live: 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 41 [r12] 42 [r13]
(note:HI 790 811 788 63 [bb 63] NOTE_INSN_BASIC_BLOCK)

(insn:TI 788 790 789 63 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 4 si [125])
            (const_int 1 [0x1]))) 5 {*cmpsi_1_insn} (nil)
    (nil))

(jump_insn:TI 789 788 768 63 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 1938)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 788 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 1428 [0x594])
            (nil))))
;; End of basic block 63, registers live:
 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 41 [r12] 42 [r13]

;; Start of basic block 64, registers live: 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 41 [r12] 42 [r13]
(note:HI 768 789 766 64 [bb 64] NOTE_INSN_BASIC_BLOCK)

(insn:TI 766 768 767 64 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 4 si [125])
            (const_int 2 [0x2]))) 5 {*cmpsi_1_insn} (nil)
    (nil))

(jump_insn:TI 767 766 746 64 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 1939)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 766 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 1666 [0x682])
            (nil))))
;; End of basic block 64, registers live:
 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 41 [r12] 42 [r13]

;; Start of basic block 65, registers live: 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 41 [r12] 42 [r13]
(note:HI 746 767 744 65 [bb 65] NOTE_INSN_BASIC_BLOCK)

(insn:TI 744 746 745 65 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 4 si [125])
            (const_int 3 [0x3]))) 5 {*cmpsi_1_insn} (nil)
    (nil))

(jump_insn:TI 745 744 724 65 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 1940)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 744 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 2000 [0x7d0])
            (nil))))
;; End of basic block 65, registers live:
 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 41 [r12] 42 [r13]

;; Start of basic block 66, registers live: 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 41 [r12] 42 [r13]
(note:HI 724 745 722 66 [bb 66] NOTE_INSN_BASIC_BLOCK)

(insn:TI 722 724 723 66 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 4 si [125])
            (const_int 4 [0x4]))) 5 {*cmpsi_1_insn} (nil)
    (nil))

(jump_insn:TI 723 722 702 66 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 1941)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 722 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 2500 [0x9c4])
            (nil))))
;; End of basic block 66, registers live:
 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 41 [r12] 42 [r13]

;; Start of basic block 67, registers live: 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 41 [r12] 42 [r13]
(note:HI 702 723 700 67 [bb 67] NOTE_INSN_BASIC_BLOCK)

(insn:TI 700 702 701 67 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 4 si [125])
            (const_int 5 [0x5]))) 5 {*cmpsi_1_insn} (nil)
    (nil))

(jump_insn:TI 701 700 680 67 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 1942)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 700 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 3333 [0xd05])
            (nil))))
;; End of basic block 67, registers live:
 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 41 [r12] 42 [r13]

;; Start of basic block 68, registers live: 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 41 [r12] 42 [r13]
(note:HI 680 701 678 68 [bb 68] NOTE_INSN_BASIC_BLOCK)

(insn:TI 678 680 679 68 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 4 si [125])
            (const_int 6 [0x6]))) 5 {*cmpsi_1_insn} (nil)
    (expr_list:REG_DEAD (reg:SI 4 si [125])
        (nil)))

(jump_insn:TI 679 678 670 68 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 1943)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 678 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 68, registers live:
 2 [cx] 5 [di] 6 [bp] 7 [sp] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 41 [r12] 42 [r13]

;; Start of basic block 69, registers live: 2 [cx] 5 [di] 6 [bp] 7 [sp] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 41 [r12] 42 [r13]
(note:HI 670 679 661 69 [bb 69] NOTE_INSN_BASIC_BLOCK)

(note:HI 661 670 662 69 NOTE_INSN_DELETED)

(insn:TI 662 661 2172 69 ./CStatUtilities.c:311 (set (reg:DI 43 r14 [orig:291 <variable>.index ] [291])
        (sign_extend:DI (mem/s:SI (plus:DI (reg:DI 38 r9 [orig:269 ivtmp.507 ] [269])
                    (const_int 16 [0x10])) [4 <variable>.index+0 S4 A8]))) 115 {extendsidi2_rex64} (nil)
    (nil))

(note 2172 662 2057 69 ( col.561 (nil)) NOTE_INSN_VAR_LOCATION)

(insn 2057 2172 2059 69 ./CStatUtilities.c:311 (set (reg:DI 44 r15 [orig:290 <variable>.signal ] [290])
        (mem/s:DI (plus:DI (reg:DI 2 cx [orig:76 ivtmp.507 ] [76])
                (const_int -8 [0xfffffffffffffff8])) [6 <variable>.signal+0 S8 A8])) 81 {*movdi_1_rex64} (nil)
    (expr_list:REG_DEAD (reg:DI 2 cx [orig:76 ivtmp.507 ] [76])
        (nil)))

(insn 2059 2057 666 69 ./CStatUtilities.c:309 (set (reg:DI 2 cx [orig:76 ivtmp.507 ] [76])
        (plus:DI (reg:DI 38 r9 [orig:269 ivtmp.507 ] [269])
            (const_int 32 [0x20]))) 196 {*lea_2_rex64} (insn_list:REG_DEP_ANTI 2057 (nil))
    (expr_list:REG_DEAD (reg:DI 38 r9 [orig:269 ivtmp.507 ] [269])
        (nil)))

(insn:TI 666 2059 2173 69 ./CStatUtilities.c:309 (set (strict_low_part (reg:QI 37 r8))
        (const_int 2 [0x2])) 58 {*movstrictqi_1} (nil)
    (expr_list:REG_EQUAL (const_int 2 [0x2])
        (nil)))

(note 2173 666 2058 69 ( row (nil)) NOTE_INSN_VAR_LOCATION)

(insn:TI 2058 2173 2174 69 ./CStatUtilities.c:311 (set (mem:DI (plus:DI (mult:DI (reg:DI 43 r14 [orig:291 <variable>.index ] [291])
                    (const_int 8 [0x8]))
                (reg:DI 5 di [orig:85 D.5401 ] [85])) [6 S8 A64])
        (reg:DI 44 r15 [orig:290 <variable>.signal ] [290])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_TRUE 662 (insn_list:REG_DEP_TRUE 2057 (nil)))
    (expr_list:REG_DEAD (reg:DI 44 r15 [orig:290 <variable>.signal ] [290])
        (expr_list:REG_DEAD (reg:DI 43 r14 [orig:291 <variable>.index ] [291])
            (nil))))
;; End of basic block 69, registers live:
 2 [cx] 5 [di] 6 [bp] 7 [sp] 37 [r8] 39 [r10] 40 [r11] 41 [r12] 42 [r13]

(note 2174 2058 2175 70 ( row (expr_list:REG_DEP_TRUE (reg/v:SI 37 r8 [orig:81 row ] [81])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 2175 2174 1943 70 ( col.561 (expr_list:REG_DEP_TRUE (reg:DI 43 r14 [orig:60 col.561 ] [60])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 70, registers live: 2 [cx] 5 [di] 6 [bp] 7 [sp] 37 [r8] 39 [r10] 40 [r11] 41 [r12] 42 [r13]
(code_label:HI 1943 2175 692 70 623 "" [1 uses])

(note:HI 692 1943 683 70 [bb 70] NOTE_INSN_BASIC_BLOCK)

(note:HI 683 692 684 70 NOTE_INSN_DELETED)

(insn:TI 684 683 2055 70 ./CStatUtilities.c:311 (set (reg:DI 1 dx [orig:294 <variable>.index ] [294])
        (sign_extend:DI (mem/s:SI (reg:DI 2 cx [orig:76 ivtmp.507 ] [76]) [4 <variable>.index+0 S4 A8]))) 115 {extendsidi2_rex64} (nil)
    (nil))

(insn 2055 684 688 70 ./CStatUtilities.c:311 (set (reg:DI 0 ax [orig:293 <variable>.signal ] [293])
        (mem/s:DI (plus:DI (reg:DI 2 cx [orig:76 ivtmp.507 ] [76])
                (const_int -8 [0xfffffffffffffff8])) [6 <variable>.signal+0 S8 A8])) 81 {*movdi_1_rex64} (nil)
    (nil))

(insn 688 2055 689 70 ./CStatUtilities.c:309 (parallel [
            (set (reg/v:SI 37 r8 [orig:81 row ] [81])
                (plus:SI (reg/v:SI 37 r8 [orig:81 row ] [81])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 689 688 2056 70 ./CStatUtilities.c:309 (parallel [
            (set (reg:DI 2 cx [orig:76 ivtmp.507 ] [76])
                (plus:DI (reg:DI 2 cx [orig:76 ivtmp.507 ] [76])
                    (const_int 16 [0x10])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (insn_list:REG_DEP_ANTI 684 (insn_list:REG_DEP_ANTI 2055 (nil)))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 2056 689 1942 70 ./CStatUtilities.c:311 (set (mem:DI (plus:DI (mult:DI (reg:DI 1 dx [orig:294 <variable>.index ] [294])
                    (const_int 8 [0x8]))
                (reg:DI 5 di [orig:85 D.5401 ] [85])) [6 S8 A64])
        (reg:DI 0 ax [orig:293 <variable>.signal ] [293])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_TRUE 684 (insn_list:REG_DEP_TRUE 2055 (nil)))
    (expr_list:REG_DEAD (reg:DI 0 ax [orig:293 <variable>.signal ] [293])
        (expr_list:REG_DEAD (reg:DI 1 dx [orig:294 <variable>.index ] [294])
            (nil))))
;; End of basic block 70, registers live:
 2 [cx] 5 [di] 6 [bp] 7 [sp] 37 [r8] 39 [r10] 40 [r11] 41 [r12] 42 [r13]

;; Start of basic block 71, registers live: 2 [cx] 5 [di] 6 [bp] 7 [sp] 37 [r8] 39 [r10] 40 [r11] 41 [r12] 42 [r13]
(code_label:HI 1942 2056 714 71 622 "" [1 uses])

(note:HI 714 1942 705 71 [bb 71] NOTE_INSN_BASIC_BLOCK)

(note:HI 705 714 706 71 NOTE_INSN_DELETED)

(insn:TI 706 705 2053 71 ./CStatUtilities.c:311 (set (reg:DI 4 si [orig:297 <variable>.index ] [297])
        (sign_extend:DI (mem/s:SI (reg:DI 2 cx [orig:76 ivtmp.507 ] [76]) [4 <variable>.index+0 S4 A8]))) 115 {extendsidi2_rex64} (nil)
    (nil))

(insn 2053 706 710 71 ./CStatUtilities.c:311 (set (reg:DI 3 bx [orig:296 <variable>.signal ] [296])
        (mem/s:DI (plus:DI (reg:DI 2 cx [orig:76 ivtmp.507 ] [76])
                (const_int -8 [0xfffffffffffffff8])) [6 <variable>.signal+0 S8 A8])) 81 {*movdi_1_rex64} (nil)
    (nil))

(insn 710 2053 711 71 ./CStatUtilities.c:309 (parallel [
            (set (reg/v:SI 37 r8 [orig:81 row ] [81])
                (plus:SI (reg/v:SI 37 r8 [orig:81 row ] [81])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 711 710 2054 71 ./CStatUtilities.c:309 (parallel [
            (set (reg:DI 2 cx [orig:76 ivtmp.507 ] [76])
                (plus:DI (reg:DI 2 cx [orig:76 ivtmp.507 ] [76])
                    (const_int 16 [0x10])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (insn_list:REG_DEP_ANTI 706 (insn_list:REG_DEP_ANTI 2053 (nil)))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 2054 711 1941 71 ./CStatUtilities.c:311 (set (mem:DI (plus:DI (mult:DI (reg:DI 4 si [orig:297 <variable>.index ] [297])
                    (const_int 8 [0x8]))
                (reg:DI 5 di [orig:85 D.5401 ] [85])) [6 S8 A64])
        (reg:DI 3 bx [orig:296 <variable>.signal ] [296])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_TRUE 706 (insn_list:REG_DEP_TRUE 2053 (nil)))
    (expr_list:REG_DEAD (reg:DI 3 bx [orig:296 <variable>.signal ] [296])
        (expr_list:REG_DEAD (reg:DI 4 si [orig:297 <variable>.index ] [297])
            (nil))))
;; End of basic block 71, registers live:
 2 [cx] 5 [di] 6 [bp] 7 [sp] 37 [r8] 39 [r10] 40 [r11] 41 [r12] 42 [r13]

;; Start of basic block 72, registers live: 2 [cx] 5 [di] 6 [bp] 7 [sp] 37 [r8] 39 [r10] 40 [r11] 41 [r12] 42 [r13]
(code_label:HI 1941 2054 736 72 621 "" [1 uses])

(note:HI 736 1941 727 72 [bb 72] NOTE_INSN_BASIC_BLOCK)

(note:HI 727 736 728 72 NOTE_INSN_DELETED)

(insn:TI 728 727 2051 72 ./CStatUtilities.c:311 (set (reg:DI 38 r9 [orig:300 <variable>.index ] [300])
        (sign_extend:DI (mem/s:SI (reg:DI 2 cx [orig:76 ivtmp.507 ] [76]) [4 <variable>.index+0 S4 A8]))) 115 {extendsidi2_rex64} (nil)
    (nil))

(insn 2051 728 2176 72 ./CStatUtilities.c:311 (set (reg:DI 43 r14 [orig:299 <variable>.signal ] [299])
        (mem/s:DI (plus:DI (reg:DI 2 cx [orig:76 ivtmp.507 ] [76])
                (const_int -8 [0xfffffffffffffff8])) [6 <variable>.signal+0 S8 A8])) 81 {*movdi_1_rex64} (nil)
    (nil))

(note 2176 2051 732 72 ( col.561 (nil)) NOTE_INSN_VAR_LOCATION)

(insn 732 2176 733 72 ./CStatUtilities.c:309 (parallel [
            (set (reg/v:SI 37 r8 [orig:81 row ] [81])
                (plus:SI (reg/v:SI 37 r8 [orig:81 row ] [81])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 733 732 2052 72 ./CStatUtilities.c:309 (parallel [
            (set (reg:DI 2 cx [orig:76 ivtmp.507 ] [76])
                (plus:DI (reg:DI 2 cx [orig:76 ivtmp.507 ] [76])
                    (const_int 16 [0x10])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (insn_list:REG_DEP_ANTI 728 (insn_list:REG_DEP_ANTI 2051 (nil)))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 2052 733 2177 72 ./CStatUtilities.c:311 (set (mem:DI (plus:DI (mult:DI (reg:DI 38 r9 [orig:300 <variable>.index ] [300])
                    (const_int 8 [0x8]))
                (reg:DI 5 di [orig:85 D.5401 ] [85])) [6 S8 A64])
        (reg:DI 43 r14 [orig:299 <variable>.signal ] [299])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_TRUE 728 (insn_list:REG_DEP_TRUE 2051 (nil)))
    (expr_list:REG_DEAD (reg:DI 43 r14 [orig:299 <variable>.signal ] [299])
        (expr_list:REG_DEAD (reg:DI 38 r9 [orig:300 <variable>.index ] [300])
            (nil))))
;; End of basic block 72, registers live:
 2 [cx] 5 [di] 6 [bp] 7 [sp] 37 [r8] 39 [r10] 40 [r11] 41 [r12] 42 [r13]

(note 2177 2052 1940 73 ( col.561 (expr_list:REG_DEP_TRUE (reg:DI 43 r14 [orig:60 col.561 ] [60])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 73, registers live: 2 [cx] 5 [di] 6 [bp] 7 [sp] 37 [r8] 39 [r10] 40 [r11] 41 [r12] 42 [r13]
(code_label:HI 1940 2177 758 73 620 "" [1 uses])

(note:HI 758 1940 749 73 [bb 73] NOTE_INSN_BASIC_BLOCK)

(note:HI 749 758 750 73 NOTE_INSN_DELETED)

(insn:TI 750 749 2049 73 ./CStatUtilities.c:311 (set (reg:DI 44 r15 [orig:303 <variable>.index ] [303])
        (sign_extend:DI (mem/s:SI (reg:DI 2 cx [orig:76 ivtmp.507 ] [76]) [4 <variable>.index+0 S4 A8]))) 115 {extendsidi2_rex64} (nil)
    (nil))

(insn 2049 750 754 73 ./CStatUtilities.c:311 (set (reg:DI 1 dx [orig:302 <variable>.signal ] [302])
        (mem/s:DI (plus:DI (reg:DI 2 cx [orig:76 ivtmp.507 ] [76])
                (const_int -8 [0xfffffffffffffff8])) [6 <variable>.signal+0 S8 A8])) 81 {*movdi_1_rex64} (nil)
    (nil))

(insn 754 2049 755 73 ./CStatUtilities.c:309 (parallel [
            (set (reg/v:SI 37 r8 [orig:81 row ] [81])
                (plus:SI (reg/v:SI 37 r8 [orig:81 row ] [81])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 755 754 2050 73 ./CStatUtilities.c:309 (parallel [
            (set (reg:DI 2 cx [orig:76 ivtmp.507 ] [76])
                (plus:DI (reg:DI 2 cx [orig:76 ivtmp.507 ] [76])
                    (const_int 16 [0x10])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (insn_list:REG_DEP_ANTI 750 (insn_list:REG_DEP_ANTI 2049 (nil)))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 2050 755 1939 73 ./CStatUtilities.c:311 (set (mem:DI (plus:DI (mult:DI (reg:DI 44 r15 [orig:303 <variable>.index ] [303])
                    (const_int 8 [0x8]))
                (reg:DI 5 di [orig:85 D.5401 ] [85])) [6 S8 A64])
        (reg:DI 1 dx [orig:302 <variable>.signal ] [302])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_TRUE 750 (insn_list:REG_DEP_TRUE 2049 (nil)))
    (expr_list:REG_DEAD (reg:DI 1 dx [orig:302 <variable>.signal ] [302])
        (expr_list:REG_DEAD (reg:DI 44 r15 [orig:303 <variable>.index ] [303])
            (nil))))
;; End of basic block 73, registers live:
 2 [cx] 5 [di] 6 [bp] 7 [sp] 37 [r8] 39 [r10] 40 [r11] 41 [r12] 42 [r13]

;; Start of basic block 74, registers live: 2 [cx] 5 [di] 6 [bp] 7 [sp] 37 [r8] 39 [r10] 40 [r11] 41 [r12] 42 [r13]
(code_label:HI 1939 2050 780 74 619 "" [1 uses])

(note:HI 780 1939 771 74 [bb 74] NOTE_INSN_BASIC_BLOCK)

(note:HI 771 780 772 74 NOTE_INSN_DELETED)

(insn:TI 772 771 2047 74 ./CStatUtilities.c:311 (set (reg:DI 4 si [orig:306 <variable>.index ] [306])
        (sign_extend:DI (mem/s:SI (reg:DI 2 cx [orig:76 ivtmp.507 ] [76]) [4 <variable>.index+0 S4 A8]))) 115 {extendsidi2_rex64} (nil)
    (nil))

(insn 2047 772 776 74 ./CStatUtilities.c:311 (set (reg:DI 0 ax [orig:305 <variable>.signal ] [305])
        (mem/s:DI (plus:DI (reg:DI 2 cx [orig:76 ivtmp.507 ] [76])
                (const_int -8 [0xfffffffffffffff8])) [6 <variable>.signal+0 S8 A8])) 81 {*movdi_1_rex64} (nil)
    (nil))

(insn 776 2047 777 74 ./CStatUtilities.c:309 (parallel [
            (set (reg/v:SI 37 r8 [orig:81 row ] [81])
                (plus:SI (reg/v:SI 37 r8 [orig:81 row ] [81])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 777 776 2048 74 ./CStatUtilities.c:309 (parallel [
            (set (reg:DI 2 cx [orig:76 ivtmp.507 ] [76])
                (plus:DI (reg:DI 2 cx [orig:76 ivtmp.507 ] [76])
                    (const_int 16 [0x10])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (insn_list:REG_DEP_ANTI 772 (insn_list:REG_DEP_ANTI 2047 (nil)))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 2048 777 1938 74 ./CStatUtilities.c:311 (set (mem:DI (plus:DI (mult:DI (reg:DI 4 si [orig:306 <variable>.index ] [306])
                    (const_int 8 [0x8]))
                (reg:DI 5 di [orig:85 D.5401 ] [85])) [6 S8 A64])
        (reg:DI 0 ax [orig:305 <variable>.signal ] [305])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_TRUE 772 (insn_list:REG_DEP_TRUE 2047 (nil)))
    (expr_list:REG_DEAD (reg:DI 0 ax [orig:305 <variable>.signal ] [305])
        (expr_list:REG_DEAD (reg:DI 4 si [orig:306 <variable>.index ] [306])
            (nil))))
;; End of basic block 74, registers live:
 2 [cx] 5 [di] 6 [bp] 7 [sp] 37 [r8] 39 [r10] 40 [r11] 41 [r12] 42 [r13]

;; Start of basic block 75, registers live: 2 [cx] 5 [di] 6 [bp] 7 [sp] 37 [r8] 39 [r10] 40 [r11] 41 [r12] 42 [r13]
(code_label:HI 1938 2048 802 75 618 "" [1 uses])

(note:HI 802 1938 793 75 [bb 75] NOTE_INSN_BASIC_BLOCK)

(note:HI 793 802 794 75 NOTE_INSN_DELETED)

(insn:TI 794 793 2045 75 ./CStatUtilities.c:311 (set (reg:DI 3 bx [orig:309 <variable>.index ] [309])
        (sign_extend:DI (mem/s:SI (reg:DI 2 cx [orig:76 ivtmp.507 ] [76]) [4 <variable>.index+0 S4 A8]))) 115 {extendsidi2_rex64} (nil)
    (nil))

(insn 2045 794 798 75 ./CStatUtilities.c:311 (set (reg:DI 38 r9 [orig:308 <variable>.signal ] [308])
        (mem/s:DI (plus:DI (reg:DI 2 cx [orig:76 ivtmp.507 ] [76])
                (const_int -8 [0xfffffffffffffff8])) [6 <variable>.signal+0 S8 A8])) 81 {*movdi_1_rex64} (nil)
    (nil))

(insn 798 2045 799 75 ./CStatUtilities.c:309 (parallel [
            (set (reg/v:SI 37 r8 [orig:81 row ] [81])
                (plus:SI (reg/v:SI 37 r8 [orig:81 row ] [81])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 799 798 800 75 ./CStatUtilities.c:309 (parallel [
            (set (reg:DI 2 cx [orig:76 ivtmp.507 ] [76])
                (plus:DI (reg:DI 2 cx [orig:76 ivtmp.507 ] [76])
                    (const_int 16 [0x10])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (insn_list:REG_DEP_ANTI 794 (insn_list:REG_DEP_ANTI 2045 (nil)))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 800 799 2046 75 ./CStatUtilities.c:309 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 37 r8 [orig:81 row ] [81])
            (reg/v:SI 6 bp [orig:93 nrows ] [93]))) 5 {*cmpsi_1_insn} (insn_list:REG_DEP_OUTPUT 799 (insn_list:REG_DEP_TRUE 798 (nil)))
    (nil))

(insn:TI 2046 800 801 75 ./CStatUtilities.c:311 (set (mem:DI (plus:DI (mult:DI (reg:DI 3 bx [orig:309 <variable>.index ] [309])
                    (const_int 8 [0x8]))
                (reg:DI 5 di [orig:85 D.5401 ] [85])) [6 S8 A64])
        (reg:DI 38 r9 [orig:308 <variable>.signal ] [308])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_TRUE 794 (insn_list:REG_DEP_TRUE 2045 (nil)))
    (expr_list:REG_DEAD (reg:DI 38 r9 [orig:308 <variable>.signal ] [308])
        (expr_list:REG_DEAD (reg:DI 3 bx [orig:309 <variable>.index ] [309])
            (nil))))

(jump_insn 801 2046 234 75 ./CStatUtilities.c:309 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 246)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 794 (insn_list:REG_DEP_ANTI 2045 (insn_list:REG_DEP_ANTI 798 (insn_list:REG_DEP_ANTI 799 (insn_list:REG_DEP_TRUE 800 (insn_list:REG_DEP_ANTI 2046 (nil)))))))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 1000 [0x3e8])
            (nil))))
;; End of basic block 75, registers live:
 2 [cx] 5 [di] 6 [bp] 7 [sp] 37 [r8] 39 [r10] 40 [r11] 41 [r12] 42 [r13]

;; Start of basic block 76, registers live: 2 [cx] 5 [di] 6 [bp] 7 [sp] 37 [r8] 39 [r10] 40 [r11] 41 [r12] 42 [r13]
(code_label:HI 234 801 235 76 471 "" [2 uses])

(note:HI 235 234 237 76 [bb 76] NOTE_INSN_BASIC_BLOCK)

(note:HI 237 235 933 76 NOTE_INSN_DELETED)

(note:HI 933 237 815 76 NOTE_INSN_DELETED)

(note:HI 815 933 821 76 NOTE_INSN_DELETED)

(note:HI 821 815 832 76 NOTE_INSN_DELETED)

(note:HI 832 821 838 76 NOTE_INSN_DELETED)

(note:HI 838 832 849 76 NOTE_INSN_DELETED)

(note:HI 849 838 855 76 NOTE_INSN_DELETED)

(note:HI 855 849 866 76 NOTE_INSN_DELETED)

(note:HI 866 855 872 76 NOTE_INSN_DELETED)

(note:HI 872 866 883 76 NOTE_INSN_DELETED)

(note:HI 883 872 889 76 NOTE_INSN_DELETED)

(note:HI 889 883 900 76 NOTE_INSN_DELETED)

(note:HI 900 889 906 76 NOTE_INSN_DELETED)

(note:HI 906 900 917 76 NOTE_INSN_DELETED)

(note:HI 917 906 238 76 NOTE_INSN_DELETED)

(insn:TI 238 917 2178 76 ./CStatUtilities.c:311 (set (reg:DI 43 r14 [orig:105 <variable>.index ] [105])
        (sign_extend:DI (mem/s:SI (reg:DI 2 cx [orig:76 ivtmp.507 ] [76]) [4 <variable>.index+0 S4 A8]))) 115 {extendsidi2_rex64} (nil)
    (nil))

(note 2178 238 2029 76 ( col.561 (nil)) NOTE_INSN_VAR_LOCATION)

(insn 2029 2178 922 76 ./CStatUtilities.c:311 (set (reg:DI 44 r15 [orig:107 <variable>.signal ] [107])
        (mem/s:DI (plus:DI (reg:DI 2 cx [orig:76 ivtmp.507 ] [76])
                (const_int -8 [0xfffffffffffffff8])) [6 <variable>.signal+0 S8 A8])) 81 {*movdi_1_rex64} (nil)
    (nil))

(insn 922 2029 816 76 ./CStatUtilities.c:309 (parallel [
            (set (reg/v:SI 37 r8 [orig:81 row ] [81])
                (plus:SI (reg/v:SI 37 r8 [orig:81 row ] [81])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 816 922 833 76 ./CStatUtilities.c:311 (set (reg:DI 38 r9 [orig:237 <variable>.index ] [237])
        (sign_extend:DI (mem/s:SI (plus:DI (reg:DI 2 cx [orig:76 ivtmp.507 ] [76])
                    (const_int 16 [0x10])) [4 <variable>.index+0 S4 A8]))) 115 {extendsidi2_rex64} (nil)
    (nil))

(insn 833 816 2030 76 ./CStatUtilities.c:311 (set (reg:DI 4 si [orig:242 <variable>.index ] [242])
        (sign_extend:DI (mem/s:SI (plus:DI (reg:DI 2 cx [orig:76 ivtmp.507 ] [76])
                    (const_int 32 [0x20])) [4 <variable>.index+0 S4 A8]))) 115 {extendsidi2_rex64} (nil)
    (nil))

(insn:TI 2030 833 2031 76 ./CStatUtilities.c:311 (set (mem:DI (plus:DI (mult:DI (reg:DI 43 r14 [orig:105 <variable>.index ] [105])
                    (const_int 8 [0x8]))
                (reg:DI 5 di [orig:85 D.5401 ] [85])) [6 S8 A64])
        (reg:DI 44 r15 [orig:107 <variable>.signal ] [107])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_TRUE 238 (insn_list:REG_DEP_TRUE 2029 (nil)))
    (expr_list:REG_DEAD (reg:DI 44 r15 [orig:107 <variable>.signal ] [107])
        (expr_list:REG_DEAD (reg:DI 43 r14 [orig:105 <variable>.index ] [105])
            (nil))))

(insn 2031 2030 850 76 ./CStatUtilities.c:311 (set (reg:DI 0 ax [orig:236 <variable>.signal ] [236])
        (mem/s:DI (plus:DI (reg:DI 2 cx [orig:76 ivtmp.507 ] [76])
                (const_int 8 [0x8])) [6 <variable>.signal+0 S8 A8])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_TRUE 2030 (nil))
    (nil))

(insn:TI 850 2031 2032 76 ./CStatUtilities.c:311 (set (reg:DI 44 r15 [orig:247 <variable>.index ] [247])
        (sign_extend:DI (mem/s:SI (plus:DI (reg:DI 2 cx [orig:76 ivtmp.507 ] [76])
                    (const_int 48 [0x30])) [4 <variable>.index+0 S4 A8]))) 115 {extendsidi2_rex64} (insn_list:REG_DEP_ANTI 2030 (insn_list:REG_DEP_OUTPUT 2029 (nil)))
    (nil))

(insn:TI 2032 850 2033 76 ./CStatUtilities.c:311 (set (mem:DI (plus:DI (mult:DI (reg:DI 38 r9 [orig:237 <variable>.index ] [237])
                    (const_int 8 [0x8]))
                (reg:DI 5 di [orig:85 D.5401 ] [85])) [6 S8 A64])
        (reg:DI 0 ax [orig:236 <variable>.signal ] [236])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_TRUE 816 (insn_list:REG_DEP_OUTPUT 2030 (insn_list:REG_DEP_ANTI 2029 (insn_list:REG_DEP_TRUE 2031 (nil)))))
    (expr_list:REG_DEAD (reg:DI 0 ax [orig:236 <variable>.signal ] [236])
        (expr_list:REG_DEAD (reg:DI 38 r9 [orig:237 <variable>.index ] [237])
            (nil))))

(insn 2033 2032 867 76 ./CStatUtilities.c:311 (set (reg:DI 3 bx [orig:241 <variable>.signal ] [241])
        (mem/s:DI (plus:DI (reg:DI 2 cx [orig:76 ivtmp.507 ] [76])
                (const_int 24 [0x18])) [6 <variable>.signal+0 S8 A8])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_TRUE 2030 (insn_list:REG_DEP_TRUE 2032 (nil)))
    (nil))

(insn:TI 867 2033 2034 76 ./CStatUtilities.c:311 (set (reg:DI 38 r9 [orig:252 <variable>.index ] [252])
        (sign_extend:DI (mem/s:SI (plus:DI (reg:DI 2 cx [orig:76 ivtmp.507 ] [76])
                    (const_int 64 [0x40])) [4 <variable>.index+0 S4 A8]))) 115 {extendsidi2_rex64} (insn_list:REG_DEP_ANTI 2032 (insn_list:REG_DEP_OUTPUT 816 (nil)))
    (nil))

(insn:TI 2034 867 2035 76 ./CStatUtilities.c:311 (set (mem:DI (plus:DI (mult:DI (reg:DI 4 si [orig:242 <variable>.index ] [242])
                    (const_int 8 [0x8]))
                (reg:DI 5 di [orig:85 D.5401 ] [85])) [6 S8 A64])
        (reg:DI 3 bx [orig:241 <variable>.signal ] [241])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_TRUE 833 (insn_list:REG_DEP_OUTPUT 2030 (insn_list:REG_DEP_OUTPUT 2032 (insn_list:REG_DEP_ANTI 2029 (insn_list:REG_DEP_ANTI 2031 (insn_list:REG_DEP_TRUE 2033 (nil)))))))
    (expr_list:REG_DEAD (reg:DI 3 bx [orig:241 <variable>.signal ] [241])
        (expr_list:REG_DEAD (reg:DI 4 si [orig:242 <variable>.index ] [242])
            (nil))))

(insn 2035 2034 884 76 ./CStatUtilities.c:311 (set (reg:DI 1 dx [orig:246 <variable>.signal ] [246])
        (mem/s:DI (plus:DI (reg:DI 2 cx [orig:76 ivtmp.507 ] [76])
                (const_int 40 [0x28])) [6 <variable>.signal+0 S8 A8])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_TRUE 2030 (insn_list:REG_DEP_TRUE 2032 (insn_list:REG_DEP_TRUE 2034 (nil))))
    (nil))

(insn:TI 884 2035 2036 76 ./CStatUtilities.c:311 (set (reg:DI 3 bx [orig:257 <variable>.index ] [257])
        (sign_extend:DI (mem/s:SI (plus:DI (reg:DI 2 cx [orig:76 ivtmp.507 ] [76])
                    (const_int 80 [0x50])) [4 <variable>.index+0 S4 A8]))) 115 {extendsidi2_rex64} (insn_list:REG_DEP_ANTI 2034 (insn_list:REG_DEP_OUTPUT 2033 (nil)))
    (nil))

(insn:TI 2036 884 2037 76 ./CStatUtilities.c:311 (set (mem:DI (plus:DI (mult:DI (reg:DI 44 r15 [orig:247 <variable>.index ] [247])
                    (const_int 8 [0x8]))
                (reg:DI 5 di [orig:85 D.5401 ] [85])) [6 S8 A64])
        (reg:DI 1 dx [orig:246 <variable>.signal ] [246])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_TRUE 850 (insn_list:REG_DEP_OUTPUT 2030 (insn_list:REG_DEP_OUTPUT 2032 (insn_list:REG_DEP_OUTPUT 2034 (insn_list:REG_DEP_ANTI 2029 (insn_list:REG_DEP_ANTI 2031 (insn_list:REG_DEP_ANTI 2033 (insn_list:REG_DEP_TRUE 2035 (nil)))))))))
    (expr_list:REG_DEAD (reg:DI 1 dx [orig:246 <variable>.signal ] [246])
        (expr_list:REG_DEAD (reg:DI 44 r15 [orig:247 <variable>.index ] [247])
            (nil))))

(insn 2037 2036 901 76 ./CStatUtilities.c:311 (set (reg:DI 43 r14 [orig:251 <variable>.signal ] [251])
        (mem/s:DI (plus:DI (reg:DI 2 cx [orig:76 ivtmp.507 ] [76])
                (const_int 56 [0x38])) [6 <variable>.signal+0 S8 A8])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_OUTPUT 238 (insn_list:REG_DEP_TRUE 2030 (insn_list:REG_DEP_TRUE 2032 (insn_list:REG_DEP_TRUE 2034 (insn_list:REG_DEP_TRUE 2036 (nil))))))
    (nil))

(insn:TI 901 2037 2038 76 ./CStatUtilities.c:311 (set (reg:DI 1 dx [orig:262 <variable>.index ] [262])
        (sign_extend:DI (mem/s:SI (plus:DI (reg:DI 2 cx [orig:76 ivtmp.507 ] [76])
                    (const_int 96 [0x60])) [4 <variable>.index+0 S4 A8]))) 115 {extendsidi2_rex64} (insn_list:REG_DEP_ANTI 2036 (insn_list:REG_DEP_OUTPUT 2035 (nil)))
    (nil))

(insn:TI 2038 901 2039 76 ./CStatUtilities.c:311 (set (mem:DI (plus:DI (mult:DI (reg:DI 38 r9 [orig:252 <variable>.index ] [252])
                    (const_int 8 [0x8]))
                (reg:DI 5 di [orig:85 D.5401 ] [85])) [6 S8 A64])
        (reg:DI 43 r14 [orig:251 <variable>.signal ] [251])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_TRUE 867 (insn_list:REG_DEP_OUTPUT 2030 (insn_list:REG_DEP_OUTPUT 2032 (insn_list:REG_DEP_OUTPUT 2034 (insn_list:REG_DEP_OUTPUT 2036 (insn_list:REG_DEP_ANTI 2029 (insn_list:REG_DEP_ANTI 2031 (insn_list:REG_DEP_ANTI 2033 (insn_list:REG_DEP_ANTI 2035 (insn_list:REG_DEP_TRUE 2037 (nil)))))))))))
    (expr_list:REG_DEAD (reg:DI 43 r14 [orig:251 <variable>.signal ] [251])
        (expr_list:REG_DEAD (reg:DI 38 r9 [orig:252 <variable>.index ] [252])
            (nil))))

(insn 2039 2038 918 76 ./CStatUtilities.c:311 (set (reg:DI 0 ax [orig:256 <variable>.signal ] [256])
        (mem/s:DI (plus:DI (reg:DI 2 cx [orig:76 ivtmp.507 ] [76])
                (const_int 72 [0x48])) [6 <variable>.signal+0 S8 A8])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_OUTPUT 2031 (insn_list:REG_DEP_TRUE 2030 (insn_list:REG_DEP_TRUE 2032 (insn_list:REG_DEP_TRUE 2034 (insn_list:REG_DEP_TRUE 2036 (insn_list:REG_DEP_TRUE 2038 (nil)))))))
    (nil))

(insn:TI 918 2039 2040 76 ./CStatUtilities.c:311 (set (reg:DI 43 r14 [orig:267 <variable>.index ] [267])
        (sign_extend:DI (mem/s:SI (plus:DI (reg:DI 2 cx [orig:76 ivtmp.507 ] [76])
                    (const_int 112 [0x70])) [4 <variable>.index+0 S4 A8]))) 115 {extendsidi2_rex64} (insn_list:REG_DEP_ANTI 2038 (insn_list:REG_DEP_OUTPUT 2037 (nil)))
    (nil))

(insn:TI 2040 918 2041 76 ./CStatUtilities.c:311 (set (mem:DI (plus:DI (mult:DI (reg:DI 3 bx [orig:257 <variable>.index ] [257])
                    (const_int 8 [0x8]))
                (reg:DI 5 di [orig:85 D.5401 ] [85])) [6 S8 A64])
        (reg:DI 0 ax [orig:256 <variable>.signal ] [256])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_TRUE 884 (insn_list:REG_DEP_OUTPUT 2030 (insn_list:REG_DEP_OUTPUT 2032 (insn_list:REG_DEP_OUTPUT 2034 (insn_list:REG_DEP_OUTPUT 2036 (insn_list:REG_DEP_OUTPUT 2038 (insn_list:REG_DEP_ANTI 2029 (insn_list:REG_DEP_ANTI 2031 (insn_list:REG_DEP_ANTI 2033 (insn_list:REG_DEP_ANTI 2035 (insn_list:REG_DEP_ANTI 2037 (insn_list:REG_DEP_TRUE 2039 (nil)))))))))))))
    (expr_list:REG_DEAD (reg:DI 0 ax [orig:256 <variable>.signal ] [256])
        (expr_list:REG_DEAD (reg:DI 3 bx [orig:257 <variable>.index ] [257])
            (nil))))

(insn 2041 2040 2042 76 ./CStatUtilities.c:311 (set (reg:DI 4 si [orig:261 <variable>.signal ] [261])
        (mem/s:DI (plus:DI (reg:DI 2 cx [orig:76 ivtmp.507 ] [76])
                (const_int 88 [0x58])) [6 <variable>.signal+0 S8 A8])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_OUTPUT 833 (insn_list:REG_DEP_TRUE 2030 (insn_list:REG_DEP_TRUE 2032 (insn_list:REG_DEP_TRUE 2034 (insn_list:REG_DEP_TRUE 2036 (insn_list:REG_DEP_TRUE 2038 (insn_list:REG_DEP_TRUE 2040 (nil))))))))
    (nil))

(insn:TI 2042 2041 2043 76 ./CStatUtilities.c:311 (set (mem:DI (plus:DI (mult:DI (reg:DI 1 dx [orig:262 <variable>.index ] [262])
                    (const_int 8 [0x8]))
                (reg:DI 5 di [orig:85 D.5401 ] [85])) [6 S8 A64])
        (reg:DI 4 si [orig:261 <variable>.signal ] [261])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_TRUE 901 (insn_list:REG_DEP_OUTPUT 2030 (insn_list:REG_DEP_OUTPUT 2032 (insn_list:REG_DEP_OUTPUT 2034 (insn_list:REG_DEP_OUTPUT 2036 (insn_list:REG_DEP_OUTPUT 2038 (insn_list:REG_DEP_OUTPUT 2040 (insn_list:REG_DEP_ANTI 2029 (insn_list:REG_DEP_ANTI 2031 (insn_list:REG_DEP_ANTI 2033 (insn_list:REG_DEP_ANTI 2035 (insn_list:REG_DEP_ANTI 2037 (insn_list:REG_DEP_ANTI 2039 (insn_list:REG_DEP_TRUE 2041 (nil)))))))))))))))
    (expr_list:REG_DEAD (reg:DI 4 si [orig:261 <variable>.signal ] [261])
        (expr_list:REG_DEAD (reg:DI 1 dx [orig:262 <variable>.index ] [262])
            (nil))))

(insn 2043 2042 923 76 ./CStatUtilities.c:311 (set (reg:DI 44 r15 [orig:266 <variable>.signal ] [266])
        (mem/s:DI (plus:DI (reg:DI 2 cx [orig:76 ivtmp.507 ] [76])
                (const_int 104 [0x68])) [6 <variable>.signal+0 S8 A8])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_OUTPUT 850 (insn_list:REG_DEP_TRUE 2030 (insn_list:REG_DEP_TRUE 2032 (insn_list:REG_DEP_TRUE 2034 (insn_list:REG_DEP_TRUE 2036 (insn_list:REG_DEP_TRUE 2038 (insn_list:REG_DEP_TRUE 2040 (insn_list:REG_DEP_TRUE 2042 (nil)))))))))
    (nil))

(insn 923 2043 924 76 ./CStatUtilities.c:309 (parallel [
            (set (reg:DI 2 cx [orig:76 ivtmp.507 ] [76])
                (plus:DI (reg:DI 2 cx [orig:76 ivtmp.507 ] [76])
                    (const_int 128 [0x80])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (insn_list:REG_DEP_ANTI 238 (insn_list:REG_DEP_ANTI 2029 (insn_list:REG_DEP_ANTI 816 (insn_list:REG_DEP_ANTI 2031 (insn_list:REG_DEP_ANTI 833 (insn_list:REG_DEP_ANTI 2033 (insn_list:REG_DEP_ANTI 850 (insn_list:REG_DEP_ANTI 2035 (insn_list:REG_DEP_ANTI 867 (insn_list:REG_DEP_ANTI 2037 (insn_list:REG_DEP_ANTI 884 (insn_list:REG_DEP_ANTI 2039 (insn_list:REG_DEP_ANTI 901 (insn_list:REG_DEP_ANTI 2041 (insn_list:REG_DEP_ANTI 918 (insn_list:REG_DEP_ANTI 2043 (nil)))))))))))))))))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 924 923 2044 76 ./CStatUtilities.c:309 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 37 r8 [orig:81 row ] [81])
            (reg/v:SI 6 bp [orig:93 nrows ] [93]))) 5 {*cmpsi_1_insn} (insn_list:REG_DEP_OUTPUT 923 (insn_list:REG_DEP_TRUE 922 (nil)))
    (nil))

(insn:TI 2044 924 925 76 ./CStatUtilities.c:311 (set (mem:DI (plus:DI (mult:DI (reg:DI 43 r14 [orig:267 <variable>.index ] [267])
                    (const_int 8 [0x8]))
                (reg:DI 5 di [orig:85 D.5401 ] [85])) [6 S8 A64])
        (reg:DI 44 r15 [orig:266 <variable>.signal ] [266])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_TRUE 918 (insn_list:REG_DEP_OUTPUT 2030 (insn_list:REG_DEP_OUTPUT 2032 (insn_list:REG_DEP_OUTPUT 2034 (insn_list:REG_DEP_OUTPUT 2036 (insn_list:REG_DEP_OUTPUT 2038 (insn_list:REG_DEP_OUTPUT 2040 (insn_list:REG_DEP_OUTPUT 2042 (insn_list:REG_DEP_ANTI 2029 (insn_list:REG_DEP_ANTI 2031 (insn_list:REG_DEP_ANTI 2033 (insn_list:REG_DEP_ANTI 2035 (insn_list:REG_DEP_ANTI 2037 (insn_list:REG_DEP_ANTI 2039 (insn_list:REG_DEP_ANTI 2041 (insn_list:REG_DEP_TRUE 2043 (nil)))))))))))))))))
    (expr_list:REG_DEAD (reg:DI 44 r15 [orig:266 <variable>.signal ] [266])
        (expr_list:REG_DEAD (reg:DI 43 r14 [orig:267 <variable>.index ] [267])
            (nil))))

(jump_insn 925 2044 311 76 ./CStatUtilities.c:309 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 234)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 238 (insn_list:REG_DEP_ANTI 2029 (insn_list:REG_DEP_ANTI 816 (insn_list:REG_DEP_ANTI 2031 (insn_list:REG_DEP_ANTI 833 (insn_list:REG_DEP_ANTI 2033 (insn_list:REG_DEP_ANTI 850 (insn_list:REG_DEP_ANTI 2035 (insn_list:REG_DEP_ANTI 867 (insn_list:REG_DEP_ANTI 2037 (insn_list:REG_DEP_ANTI 884 (insn_list:REG_DEP_ANTI 2039 (insn_list:REG_DEP_ANTI 901 (insn_list:REG_DEP_ANTI 2041 (insn_list:REG_DEP_ANTI 918 (insn_list:REG_DEP_ANTI 2043 (insn_list:REG_DEP_ANTI 922 (insn_list:REG_DEP_ANTI 923 (insn_list:REG_DEP_TRUE 924 (insn_list:REG_DEP_ANTI 2030 (insn_list:REG_DEP_ANTI 2032 (insn_list:REG_DEP_ANTI 2034 (insn_list:REG_DEP_ANTI 2036 (insn_list:REG_DEP_ANTI 2038 (insn_list:REG_DEP_ANTI 2040 (insn_list:REG_DEP_ANTI 2042 (insn_list:REG_DEP_ANTI 2044 (nil))))))))))))))))))))))))))))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 9000 [0x2328])
            (nil))))
;; End of basic block 76, registers live:
 2 [cx] 5 [di] 6 [bp] 7 [sp] 37 [r8] 39 [r10] 40 [r11] 41 [r12] 42 [r13]

(note:HI 311 925 310 NOTE_INSN_LOOP_END)

(note:HI 310 311 312 NOTE_INSN_LOOP_BEG)

(note:HI 312 310 2179 NOTE_INSN_LOOP_BEG)

(note 2179 312 2180 77 ( col.559 (expr_list:REG_DEP_TRUE (reg/v:SI 5 di [orig:205 col.559 ] [205])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 2180 2179 2181 77 ( col.561 (expr_list:REG_DEP_TRUE (reg:DI 43 r14 [orig:60 col.561 ] [60])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 2181 2180 246 77 ( row.550 (expr_list:REG_DEP_TRUE (reg:DI 37 r8 [orig:65 row.550 ] [65])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 77, registers live: 6 [bp] 7 [sp] 39 [r10] 40 [r11] 41 [r12] 42 [r13]
(code_label:HI 246 2181 247 77 472 "" [3 uses])

(note:HI 247 246 248 77 [bb 77] NOTE_INSN_BASIC_BLOCK)

(note:HI 248 247 249 77 ("./CStatUtilities.c") 307)

(insn:TI 249 248 250 77 ./CStatUtilities.c:307 (parallel [
            (set (reg/v:SI 40 r11 [orig:63 col.558 ] [63])
                (plus:SI (reg/v:SI 40 r11 [orig:63 col.558 ] [63])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 250 249 251 77 ./CStatUtilities.c:307 (parallel [
            (set (reg:DI 39 r10 [orig:75 ivtmp.511 ] [75])
                (plus:DI (reg:DI 39 r10 [orig:75 ivtmp.511 ] [75])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 251 250 252 77 ./CStatUtilities.c:307 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 40 r11 [orig:63 col.558 ] [63])
            (reg/v:SI 42 r13 [orig:94 ncols ] [94]))) 5 {*cmpsi_1_insn} (insn_list:REG_DEP_OUTPUT 250 (insn_list:REG_DEP_TRUE 249 (nil)))
    (nil))

(jump_insn:TI 252 251 267 77 ./CStatUtilities.c:307 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 253)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 249 (insn_list:REG_DEP_ANTI 250 (insn_list:REG_DEP_TRUE 251 (nil))))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 9000 [0x2328])
            (nil))))
;; End of basic block 77, registers live:
 6 [bp] 7 [sp] 39 [r10] 40 [r11] 41 [r12] 42 [r13]

;; Start of basic block 78, registers live: 7 [sp] 41 [r12] 42 [r13]
(note:HI 267 252 356 78 [bb 78] NOTE_INSN_BASIC_BLOCK)

(note:HI 356 267 362 78 NOTE_INSN_DELETED)

(insn:TI 362 356 2182 78 ./CStatUtilities.c:317 (set (reg:DI 5 di)
        (mem/f:DI (reg/f:DI 41 r12 [orig:67 ivtmp.545 ] [67]) [24 S8 A64])) 81 {*movdi_1_rex64} (nil)
    (nil))

(note 2182 362 2065 78 ( col.559 (nil)) NOTE_INSN_VAR_LOCATION)

(insn 2065 2182 2183 78 (set (reg:SI 6 bp [120])
        (subreg:SI (plus:DI (reg:DI 42 r13 [orig:94 ncols ] [94])
                (const_int -1 [0xffffffffffffffff])) 0)) 194 {*lea_1_rex64} (nil)
    (nil))

(note 2183 2065 365 78 ( nrows (nil)) NOTE_INSN_VAR_LOCATION)

(insn 365 2183 2184 78 ./CStatUtilities.c:316 (set (reg/v:SI 43 r14 [orig:273 col ] [273])
        (const_int 1 [0x1])) 40 {*movsi_1} (nil)
    (nil))

(note 2184 365 2185 78 ( col.561 (nil)) NOTE_INSN_VAR_LOCATION)

(note 2185 2184 2066 78 ( col (expr_list:REG_DEP_TRUE (reg/v:SI 43 r14 [orig:273 col ] [273])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn:TI 2066 2185 358 78 ./CStatUtilities.c:316 (set (reg/f:DI 3 bx [orig:274 ivtmp.545 ] [274])
        (plus:DI (reg/f:DI 41 r12 [orig:67 ivtmp.545 ] [67])
            (const_int 8 [0x8]))) 196 {*lea_2_rex64} (nil)
    (nil))

(insn:TI 358 2066 363 78 (parallel [
            (set (reg:SI 6 bp [120])
                (and:SI (reg:SI 6 bp [120])
                    (const_int 7 [0x7])))
            (clobber (reg:CC 17 flags))
        ]) 299 {*andsi_1} (insn_list:REG_DEP_TRUE 2065 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(call_insn:TI 363 358 2190 78 ./CStatUtilities.c:317 (call (mem:QI (symbol_ref:DI ("free") [flags 0x41] <function_decl 0x2b4e9c731f00 free>) [0 S1 A8])
        (const_int 0 [0x0])) 555 {*call_0} (insn_list:REG_DEP_TRUE 362 (nil))
    (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_EH_REGION (const_int 0 [0x0])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (nil)))

(note 2190 363 2189 78 ( avg (expr_list:REG_DEP_TRUE (reg:DF 22 xmm1 [orig:80 avg ] [80])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 2189 2190 2188 78 ( avg.563 (nil)) NOTE_INSN_VAR_LOCATION)

(note 2188 2189 2187 78 ( col.558 (nil)) NOTE_INSN_VAR_LOCATION)

(note 2187 2188 2186 78 ( row.550 (nil)) NOTE_INSN_VAR_LOCATION)

(note 2186 2187 367 78 ( row (nil)) NOTE_INSN_VAR_LOCATION)

(insn:TI 367 2186 368 78 ./CStatUtilities.c:316 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 43 r14 [orig:273 col ] [273])
            (reg/v:SI 42 r13 [orig:94 ncols ] [94]))) 5 {*cmpsi_1_insn} (insn_list:REG_DEP_OUTPUT 358 (insn_list:REG_DEP_OUTPUT 363 (insn_list:REG_DEP_TRUE 365 (nil))))
    (nil))

(jump_insn:TI 368 367 515 78 ./CStatUtilities.c:316 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 279)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 2065 (insn_list:REG_DEP_ANTI 358 (insn_list:REG_DEP_ANTI 362 (insn_list:REG_DEP_ANTI 365 (insn_list:REG_DEP_ANTI 2066 (insn_list:REG_DEP_TRUE 367 (insn_list:REG_DEP_ANTI 363 (nil))))))))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 1000 [0x3e8])
            (nil))))
;; End of basic block 78, registers live:
 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14]

;; Start of basic block 79, registers live: 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14]
(note:HI 515 368 513 79 [bb 79] NOTE_INSN_BASIC_BLOCK)

(insn:TI 513 515 514 79 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 6 bp [120])
            (const_int 0 [0x0]))) 3 {*cmpsi_ccno_1} (nil)
    (nil))

(jump_insn:TI 514 513 495 79 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 269)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 513 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 1250 [0x4e2])
            (nil))))
;; End of basic block 79, registers live:
 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14]

;; Start of basic block 80, registers live: 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14]
(note:HI 495 514 493 80 [bb 80] NOTE_INSN_BASIC_BLOCK)

(insn:TI 493 495 494 80 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 6 bp [120])
            (const_int 1 [0x1]))) 5 {*cmpsi_1_insn} (nil)
    (nil))

(jump_insn:TI 494 493 475 80 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 1932)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 493 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 1428 [0x594])
            (nil))))
;; End of basic block 80, registers live:
 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14]

;; Start of basic block 81, registers live: 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14]
(note:HI 475 494 473 81 [bb 81] NOTE_INSN_BASIC_BLOCK)

(insn:TI 473 475 474 81 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 6 bp [120])
            (const_int 2 [0x2]))) 5 {*cmpsi_1_insn} (nil)
    (nil))

(jump_insn:TI 474 473 455 81 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 1933)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 473 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 1666 [0x682])
            (nil))))
;; End of basic block 81, registers live:
 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14]

;; Start of basic block 82, registers live: 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14]
(note:HI 455 474 453 82 [bb 82] NOTE_INSN_BASIC_BLOCK)

(insn:TI 453 455 454 82 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 6 bp [120])
            (const_int 3 [0x3]))) 5 {*cmpsi_1_insn} (nil)
    (nil))

(jump_insn:TI 454 453 435 82 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 1934)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 453 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 2000 [0x7d0])
            (nil))))
;; End of basic block 82, registers live:
 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14]

;; Start of basic block 83, registers live: 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14]
(note:HI 435 454 433 83 [bb 83] NOTE_INSN_BASIC_BLOCK)

(insn:TI 433 435 434 83 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 6 bp [120])
            (const_int 4 [0x4]))) 5 {*cmpsi_1_insn} (nil)
    (nil))

(jump_insn:TI 434 433 415 83 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 1935)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 433 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 2500 [0x9c4])
            (nil))))
;; End of basic block 83, registers live:
 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14]

;; Start of basic block 84, registers live: 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14]
(note:HI 415 434 413 84 [bb 84] NOTE_INSN_BASIC_BLOCK)

(insn:TI 413 415 414 84 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 6 bp [120])
            (const_int 5 [0x5]))) 5 {*cmpsi_1_insn} (nil)
    (nil))

(jump_insn:TI 414 413 395 84 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 1936)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 413 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 3333 [0xd05])
            (nil))))
;; End of basic block 84, registers live:
 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14]

;; Start of basic block 85, registers live: 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14]
(note:HI 395 414 393 85 [bb 85] NOTE_INSN_BASIC_BLOCK)

(insn:TI 393 395 394 85 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 6 bp [120])
            (const_int 6 [0x6]))) 5 {*cmpsi_1_insn} (nil)
    (expr_list:REG_DEAD (reg:SI 6 bp [120])
        (nil)))

(jump_insn:TI 394 393 385 85 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 1937)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 393 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 85, registers live:
 3 [bx] 7 [sp] 41 [r12] 42 [r13] 43 [r14]

;; Start of basic block 86, registers live: 7 [sp] 41 [r12] 42 [r13] 43 [r14]
(note:HI 385 394 378 86 [bb 86] NOTE_INSN_BASIC_BLOCK)

(insn:TI 378 385 2064 86 ./CStatUtilities.c:317 (set (reg:DI 5 di)
        (mem/f:DI (plus:DI (reg/f:DI 41 r12 [orig:67 ivtmp.545 ] [67])
                (const_int 8 [0x8])) [24 S8 A64])) 81 {*movdi_1_rex64} (nil)
    (nil))

(insn 2064 378 381 86 ./CStatUtilities.c:316 (set (reg/f:DI 3 bx [orig:274 ivtmp.545 ] [274])
        (plus:DI (reg/f:DI 41 r12 [orig:67 ivtmp.545 ] [67])
            (const_int 16 [0x10]))) 196 {*lea_2_rex64} (nil)
    (expr_list:REG_DEAD (reg/f:DI 41 r12 [orig:67 ivtmp.545 ] [67])
        (nil)))

(insn 381 2064 2191 86 ./CStatUtilities.c:316 (set (strict_low_part (reg:QI 43 r14))
        (const_int 2 [0x2])) 58 {*movstrictqi_1} (nil)
    (expr_list:REG_EQUAL (const_int 2 [0x2])
        (nil)))

(note 2191 381 379 86 ( col (nil)) NOTE_INSN_VAR_LOCATION)

(call_insn:TI 379 2191 2192 86 ./CStatUtilities.c:317 (call (mem:QI (symbol_ref:DI ("free") [flags 0x41] <function_decl 0x2b4e9c731f00 free>) [0 S1 A8])
        (const_int 0 [0x0])) 555 {*call_0} (insn_list:REG_DEP_TRUE 378 (nil))
    (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_EH_REGION (const_int 0 [0x0])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (nil)))
;; End of basic block 86, registers live:
 3 [bx] 7 [sp] 42 [r13] 43 [r14]

(note 2192 379 1937 87 ( col (expr_list:REG_DEP_TRUE (reg/v:SI 43 r14 [orig:273 col ] [273])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 87, registers live: 3 [bx] 7 [sp] 42 [r13] 43 [r14]
(code_label:HI 1937 2192 405 87 617 "" [1 uses])

(note:HI 405 1937 398 87 [bb 87] NOTE_INSN_BASIC_BLOCK)

(insn:TI 398 405 401 87 ./CStatUtilities.c:317 (set (reg:DI 5 di)
        (mem/f:DI (reg/f:DI 3 bx [orig:274 ivtmp.545 ] [274]) [24 S8 A64])) 81 {*movdi_1_rex64} (nil)
    (nil))

(insn 401 398 402 87 ./CStatUtilities.c:316 (parallel [
            (set (reg/v:SI 43 r14 [orig:273 col ] [273])
                (plus:SI (reg/v:SI 43 r14 [orig:273 col ] [273])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 402 401 399 87 ./CStatUtilities.c:316 (parallel [
            (set (reg/f:DI 3 bx [orig:274 ivtmp.545 ] [274])
                (plus:DI (reg/f:DI 3 bx [orig:274 ivtmp.545 ] [274])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (insn_list:REG_DEP_ANTI 398 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(call_insn:TI 399 402 1936 87 ./CStatUtilities.c:317 (call (mem:QI (symbol_ref:DI ("free") [flags 0x41] <function_decl 0x2b4e9c731f00 free>) [0 S1 A8])
        (const_int 0 [0x0])) 555 {*call_0} (insn_list:REG_DEP_TRUE 398 (nil))
    (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_EH_REGION (const_int 0 [0x0])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (nil)))
;; End of basic block 87, registers live:
 3 [bx] 7 [sp] 42 [r13] 43 [r14]

;; Start of basic block 88, registers live: 3 [bx] 7 [sp] 42 [r13] 43 [r14]
(code_label:HI 1936 399 425 88 616 "" [1 uses])

(note:HI 425 1936 418 88 [bb 88] NOTE_INSN_BASIC_BLOCK)

(insn:TI 418 425 421 88 ./CStatUtilities.c:317 (set (reg:DI 5 di)
        (mem/f:DI (reg/f:DI 3 bx [orig:274 ivtmp.545 ] [274]) [24 S8 A64])) 81 {*movdi_1_rex64} (nil)
    (nil))

(insn 421 418 422 88 ./CStatUtilities.c:316 (parallel [
            (set (reg/v:SI 43 r14 [orig:273 col ] [273])
                (plus:SI (reg/v:SI 43 r14 [orig:273 col ] [273])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 422 421 419 88 ./CStatUtilities.c:316 (parallel [
            (set (reg/f:DI 3 bx [orig:274 ivtmp.545 ] [274])
                (plus:DI (reg/f:DI 3 bx [orig:274 ivtmp.545 ] [274])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (insn_list:REG_DEP_ANTI 418 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(call_insn:TI 419 422 1935 88 ./CStatUtilities.c:317 (call (mem:QI (symbol_ref:DI ("free") [flags 0x41] <function_decl 0x2b4e9c731f00 free>) [0 S1 A8])
        (const_int 0 [0x0])) 555 {*call_0} (insn_list:REG_DEP_TRUE 418 (nil))
    (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_EH_REGION (const_int 0 [0x0])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (nil)))
;; End of basic block 88, registers live:
 3 [bx] 7 [sp] 42 [r13] 43 [r14]

;; Start of basic block 89, registers live: 3 [bx] 7 [sp] 42 [r13] 43 [r14]
(code_label:HI 1935 419 445 89 615 "" [1 uses])

(note:HI 445 1935 438 89 [bb 89] NOTE_INSN_BASIC_BLOCK)

(insn:TI 438 445 441 89 ./CStatUtilities.c:317 (set (reg:DI 5 di)
        (mem/f:DI (reg/f:DI 3 bx [orig:274 ivtmp.545 ] [274]) [24 S8 A64])) 81 {*movdi_1_rex64} (nil)
    (nil))

(insn 441 438 442 89 ./CStatUtilities.c:316 (parallel [
            (set (reg/v:SI 43 r14 [orig:273 col ] [273])
                (plus:SI (reg/v:SI 43 r14 [orig:273 col ] [273])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 442 441 439 89 ./CStatUtilities.c:316 (parallel [
            (set (reg/f:DI 3 bx [orig:274 ivtmp.545 ] [274])
                (plus:DI (reg/f:DI 3 bx [orig:274 ivtmp.545 ] [274])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (insn_list:REG_DEP_ANTI 438 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(call_insn:TI 439 442 1934 89 ./CStatUtilities.c:317 (call (mem:QI (symbol_ref:DI ("free") [flags 0x41] <function_decl 0x2b4e9c731f00 free>) [0 S1 A8])
        (const_int 0 [0x0])) 555 {*call_0} (insn_list:REG_DEP_TRUE 438 (nil))
    (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_EH_REGION (const_int 0 [0x0])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (nil)))
;; End of basic block 89, registers live:
 3 [bx] 7 [sp] 42 [r13] 43 [r14]

;; Start of basic block 90, registers live: 3 [bx] 7 [sp] 42 [r13] 43 [r14]
(code_label:HI 1934 439 465 90 614 "" [1 uses])

(note:HI 465 1934 458 90 [bb 90] NOTE_INSN_BASIC_BLOCK)

(insn:TI 458 465 461 90 ./CStatUtilities.c:317 (set (reg:DI 5 di)
        (mem/f:DI (reg/f:DI 3 bx [orig:274 ivtmp.545 ] [274]) [24 S8 A64])) 81 {*movdi_1_rex64} (nil)
    (nil))

(insn 461 458 462 90 ./CStatUtilities.c:316 (parallel [
            (set (reg/v:SI 43 r14 [orig:273 col ] [273])
                (plus:SI (reg/v:SI 43 r14 [orig:273 col ] [273])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 462 461 459 90 ./CStatUtilities.c:316 (parallel [
            (set (reg/f:DI 3 bx [orig:274 ivtmp.545 ] [274])
                (plus:DI (reg/f:DI 3 bx [orig:274 ivtmp.545 ] [274])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (insn_list:REG_DEP_ANTI 458 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(call_insn:TI 459 462 1933 90 ./CStatUtilities.c:317 (call (mem:QI (symbol_ref:DI ("free") [flags 0x41] <function_decl 0x2b4e9c731f00 free>) [0 S1 A8])
        (const_int 0 [0x0])) 555 {*call_0} (insn_list:REG_DEP_TRUE 458 (nil))
    (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_EH_REGION (const_int 0 [0x0])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (nil)))
;; End of basic block 90, registers live:
 3 [bx] 7 [sp] 42 [r13] 43 [r14]

;; Start of basic block 91, registers live: 3 [bx] 7 [sp] 42 [r13] 43 [r14]
(code_label:HI 1933 459 485 91 613 "" [1 uses])

(note:HI 485 1933 478 91 [bb 91] NOTE_INSN_BASIC_BLOCK)

(insn:TI 478 485 481 91 ./CStatUtilities.c:317 (set (reg:DI 5 di)
        (mem/f:DI (reg/f:DI 3 bx [orig:274 ivtmp.545 ] [274]) [24 S8 A64])) 81 {*movdi_1_rex64} (nil)
    (nil))

(insn 481 478 482 91 ./CStatUtilities.c:316 (parallel [
            (set (reg/v:SI 43 r14 [orig:273 col ] [273])
                (plus:SI (reg/v:SI 43 r14 [orig:273 col ] [273])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 482 481 479 91 ./CStatUtilities.c:316 (parallel [
            (set (reg/f:DI 3 bx [orig:274 ivtmp.545 ] [274])
                (plus:DI (reg/f:DI 3 bx [orig:274 ivtmp.545 ] [274])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (insn_list:REG_DEP_ANTI 478 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(call_insn:TI 479 482 1932 91 ./CStatUtilities.c:317 (call (mem:QI (symbol_ref:DI ("free") [flags 0x41] <function_decl 0x2b4e9c731f00 free>) [0 S1 A8])
        (const_int 0 [0x0])) 555 {*call_0} (insn_list:REG_DEP_TRUE 478 (nil))
    (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_EH_REGION (const_int 0 [0x0])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (nil)))
;; End of basic block 91, registers live:
 3 [bx] 7 [sp] 42 [r13] 43 [r14]

;; Start of basic block 92, registers live: 3 [bx] 7 [sp] 42 [r13] 43 [r14]
(code_label:HI 1932 479 505 92 612 "" [1 uses])

(note:HI 505 1932 498 92 [bb 92] NOTE_INSN_BASIC_BLOCK)

(insn:TI 498 505 501 92 ./CStatUtilities.c:317 (set (reg:DI 5 di)
        (mem/f:DI (reg/f:DI 3 bx [orig:274 ivtmp.545 ] [274]) [24 S8 A64])) 81 {*movdi_1_rex64} (nil)
    (nil))

(insn 501 498 502 92 ./CStatUtilities.c:316 (parallel [
            (set (reg/v:SI 43 r14 [orig:273 col ] [273])
                (plus:SI (reg/v:SI 43 r14 [orig:273 col ] [273])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 502 501 499 92 ./CStatUtilities.c:316 (parallel [
            (set (reg/f:DI 3 bx [orig:274 ivtmp.545 ] [274])
                (plus:DI (reg/f:DI 3 bx [orig:274 ivtmp.545 ] [274])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (insn_list:REG_DEP_ANTI 498 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(call_insn:TI 499 502 503 92 ./CStatUtilities.c:317 (call (mem:QI (symbol_ref:DI ("free") [flags 0x41] <function_decl 0x2b4e9c731f00 free>) [0 S1 A8])
        (const_int 0 [0x0])) 555 {*call_0} (insn_list:REG_DEP_TRUE 498 (nil))
    (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_EH_REGION (const_int 0 [0x0])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (nil)))

(insn:TI 503 499 504 92 ./CStatUtilities.c:316 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 43 r14 [orig:273 col ] [273])
            (reg/v:SI 42 r13 [orig:94 ncols ] [94]))) 5 {*cmpsi_1_insn} (insn_list:REG_DEP_OUTPUT 499 (insn_list:REG_DEP_OUTPUT 502 (insn_list:REG_DEP_TRUE 501 (nil))))
    (nil))

(jump_insn:TI 504 503 269 92 ./CStatUtilities.c:316 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 279)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 498 (insn_list:REG_DEP_ANTI 501 (insn_list:REG_DEP_ANTI 502 (insn_list:REG_DEP_TRUE 503 (insn_list:REG_DEP_ANTI 499 (nil))))))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 1000 [0x3e8])
            (nil))))
;; End of basic block 92, registers live:
 3 [bx] 7 [sp] 42 [r13] 43 [r14]

;; Start of basic block 93, registers live: 3 [bx] 7 [sp] 42 [r13] 43 [r14]
(code_label:HI 269 504 270 93 475 "" [2 uses])

(note:HI 270 269 272 93 [bb 93] NOTE_INSN_BASIC_BLOCK)

(insn:TI 272 270 611 93 ./CStatUtilities.c:317 (set (reg:DI 5 di)
        (mem/f:DI (reg/f:DI 3 bx [orig:274 ivtmp.545 ] [274]) [24 S8 A64])) 81 {*movdi_1_rex64} (nil)
    (nil))

(insn 611 272 273 93 ./CStatUtilities.c:316 (parallel [
            (set (reg/v:SI 43 r14 [orig:273 col ] [273])
                (plus:SI (reg/v:SI 43 r14 [orig:273 col ] [273])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(call_insn:TI 273 611 518 93 ./CStatUtilities.c:317 (call (mem:QI (symbol_ref:DI ("free") [flags 0x41] <function_decl 0x2b4e9c731f00 free>) [0 S1 A8])
        (const_int 0 [0x0])) 555 {*call_0} (insn_list:REG_DEP_TRUE 272 (nil))
    (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_EH_REGION (const_int 0 [0x0])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (nil)))

(insn:TI 518 273 519 93 ./CStatUtilities.c:317 (set (reg:DI 5 di)
        (mem/f:DI (plus:DI (reg/f:DI 3 bx [orig:274 ivtmp.545 ] [274])
                (const_int 8 [0x8])) [24 S8 A64])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_OUTPUT 272 (insn_list:REG_DEP_ANTI 273 (nil)))
    (nil))

(call_insn:TI 519 518 533 93 ./CStatUtilities.c:317 (call (mem:QI (symbol_ref:DI ("free") [flags 0x41] <function_decl 0x2b4e9c731f00 free>) [0 S1 A8])
        (const_int 0 [0x0])) 555 {*call_0} (insn_list:REG_DEP_TRUE 518 (insn_list:REG_DEP_ANTI 273 (nil)))
    (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_EH_REGION (const_int 0 [0x0])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (nil)))

(insn:TI 533 519 534 93 ./CStatUtilities.c:317 (set (reg:DI 5 di)
        (mem/f:DI (plus:DI (reg/f:DI 3 bx [orig:274 ivtmp.545 ] [274])
                (const_int 16 [0x10])) [24 S8 A64])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_OUTPUT 518 (insn_list:REG_DEP_ANTI 519 (nil)))
    (nil))

(call_insn:TI 534 533 548 93 ./CStatUtilities.c:317 (call (mem:QI (symbol_ref:DI ("free") [flags 0x41] <function_decl 0x2b4e9c731f00 free>) [0 S1 A8])
        (const_int 0 [0x0])) 555 {*call_0} (insn_list:REG_DEP_TRUE 533 (insn_list:REG_DEP_ANTI 519 (nil)))
    (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_EH_REGION (const_int 0 [0x0])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (nil)))

(insn:TI 548 534 549 93 ./CStatUtilities.c:317 (set (reg:DI 5 di)
        (mem/f:DI (plus:DI (reg/f:DI 3 bx [orig:274 ivtmp.545 ] [274])
                (const_int 24 [0x18])) [24 S8 A64])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_OUTPUT 533 (insn_list:REG_DEP_ANTI 534 (nil)))
    (nil))

(call_insn:TI 549 548 563 93 ./CStatUtilities.c:317 (call (mem:QI (symbol_ref:DI ("free") [flags 0x41] <function_decl 0x2b4e9c731f00 free>) [0 S1 A8])
        (const_int 0 [0x0])) 555 {*call_0} (insn_list:REG_DEP_TRUE 548 (insn_list:REG_DEP_ANTI 534 (nil)))
    (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_EH_REGION (const_int 0 [0x0])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (nil)))

(insn:TI 563 549 564 93 ./CStatUtilities.c:317 (set (reg:DI 5 di)
        (mem/f:DI (plus:DI (reg/f:DI 3 bx [orig:274 ivtmp.545 ] [274])
                (const_int 32 [0x20])) [24 S8 A64])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_OUTPUT 548 (insn_list:REG_DEP_ANTI 549 (nil)))
    (nil))

(call_insn:TI 564 563 578 93 ./CStatUtilities.c:317 (call (mem:QI (symbol_ref:DI ("free") [flags 0x41] <function_decl 0x2b4e9c731f00 free>) [0 S1 A8])
        (const_int 0 [0x0])) 555 {*call_0} (insn_list:REG_DEP_TRUE 563 (insn_list:REG_DEP_ANTI 549 (nil)))
    (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_EH_REGION (const_int 0 [0x0])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (nil)))

(insn:TI 578 564 579 93 ./CStatUtilities.c:317 (set (reg:DI 5 di)
        (mem/f:DI (plus:DI (reg/f:DI 3 bx [orig:274 ivtmp.545 ] [274])
                (const_int 40 [0x28])) [24 S8 A64])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_OUTPUT 563 (insn_list:REG_DEP_ANTI 564 (nil)))
    (nil))

(call_insn:TI 579 578 593 93 ./CStatUtilities.c:317 (call (mem:QI (symbol_ref:DI ("free") [flags 0x41] <function_decl 0x2b4e9c731f00 free>) [0 S1 A8])
        (const_int 0 [0x0])) 555 {*call_0} (insn_list:REG_DEP_TRUE 578 (insn_list:REG_DEP_ANTI 564 (nil)))
    (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_EH_REGION (const_int 0 [0x0])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (nil)))

(insn:TI 593 579 594 93 ./CStatUtilities.c:317 (set (reg:DI 5 di)
        (mem/f:DI (plus:DI (reg/f:DI 3 bx [orig:274 ivtmp.545 ] [274])
                (const_int 48 [0x30])) [24 S8 A64])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_OUTPUT 578 (insn_list:REG_DEP_ANTI 579 (nil)))
    (nil))

(call_insn:TI 594 593 608 93 ./CStatUtilities.c:317 (call (mem:QI (symbol_ref:DI ("free") [flags 0x41] <function_decl 0x2b4e9c731f00 free>) [0 S1 A8])
        (const_int 0 [0x0])) 555 {*call_0} (insn_list:REG_DEP_TRUE 593 (insn_list:REG_DEP_ANTI 579 (nil)))
    (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_EH_REGION (const_int 0 [0x0])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (nil)))

(insn:TI 608 594 612 93 ./CStatUtilities.c:317 (set (reg:DI 5 di)
        (mem/f:DI (plus:DI (reg/f:DI 3 bx [orig:274 ivtmp.545 ] [274])
                (const_int 56 [0x38])) [24 S8 A64])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_OUTPUT 593 (insn_list:REG_DEP_ANTI 594 (nil)))
    (nil))

(insn 612 608 609 93 ./CStatUtilities.c:316 (parallel [
            (set (reg/f:DI 3 bx [orig:274 ivtmp.545 ] [274])
                (plus:DI (reg/f:DI 3 bx [orig:274 ivtmp.545 ] [274])
                    (const_int 64 [0x40])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (insn_list:REG_DEP_ANTI 272 (insn_list:REG_DEP_ANTI 518 (insn_list:REG_DEP_ANTI 533 (insn_list:REG_DEP_ANTI 548 (insn_list:REG_DEP_ANTI 563 (insn_list:REG_DEP_ANTI 578 (insn_list:REG_DEP_ANTI 593 (insn_list:REG_DEP_ANTI 608 (nil)))))))))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(call_insn:TI 609 612 613 93 ./CStatUtilities.c:317 (call (mem:QI (symbol_ref:DI ("free") [flags 0x41] <function_decl 0x2b4e9c731f00 free>) [0 S1 A8])
        (const_int 0 [0x0])) 555 {*call_0} (insn_list:REG_DEP_TRUE 608 (insn_list:REG_DEP_ANTI 594 (nil)))
    (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_EH_REGION (const_int 0 [0x0])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (nil)))

(insn:TI 613 609 614 93 ./CStatUtilities.c:316 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 43 r14 [orig:273 col ] [273])
            (reg/v:SI 42 r13 [orig:94 ncols ] [94]))) 5 {*cmpsi_1_insn} (insn_list:REG_DEP_OUTPUT 273 (insn_list:REG_DEP_OUTPUT 519 (insn_list:REG_DEP_OUTPUT 534 (insn_list:REG_DEP_OUTPUT 549 (insn_list:REG_DEP_OUTPUT 564 (insn_list:REG_DEP_OUTPUT 579 (insn_list:REG_DEP_OUTPUT 594 (insn_list:REG_DEP_OUTPUT 609 (insn_list:REG_DEP_OUTPUT 612 (insn_list:REG_DEP_TRUE 611 (nil)))))))))))
    (nil))

(jump_insn:TI 614 613 313 93 ./CStatUtilities.c:316 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 269)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 272 (insn_list:REG_DEP_ANTI 273 (insn_list:REG_DEP_ANTI 518 (insn_list:REG_DEP_ANTI 519 (insn_list:REG_DEP_ANTI 533 (insn_list:REG_DEP_ANTI 534 (insn_list:REG_DEP_ANTI 548 (insn_list:REG_DEP_ANTI 549 (insn_list:REG_DEP_ANTI 563 (insn_list:REG_DEP_ANTI 564 (insn_list:REG_DEP_ANTI 578 (insn_list:REG_DEP_ANTI 579 (insn_list:REG_DEP_ANTI 593 (insn_list:REG_DEP_ANTI 594 (insn_list:REG_DEP_ANTI 608 (insn_list:REG_DEP_ANTI 611 (insn_list:REG_DEP_ANTI 612 (insn_list:REG_DEP_TRUE 613 (insn_list:REG_DEP_ANTI 609 (nil))))))))))))))))))))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 9000 [0x2328])
            (nil))))
;; End of basic block 93, registers live:
 3 [bx] 7 [sp] 42 [r13] 43 [r14]

(note:HI 313 614 315 61 NOTE_INSN_LOOP_END)

(note:HI 315 313 260 NOTE_INSN_LOOP_END)

(note:HI 260 315 314 ("./CStatUtilities.c") 311)

(note:HI 314 260 2193 NOTE_INSN_LOOP_BEG)

(note 2193 314 2194 94 ( row.550 (expr_list:REG_DEP_TRUE (reg:DI 37 r8 [orig:65 row.550 ] [65])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 2194 2193 2195 94 ( col.558 (expr_list:REG_DEP_TRUE (reg:DI 40 r11 [orig:63 col.558 ] [63])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 2195 2194 2196 94 ( col.559 (expr_list:REG_DEP_TRUE (reg/v:SI 5 di [orig:205 col.559 ] [205])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 2196 2195 2197 94 ( col.561 (expr_list:REG_DEP_TRUE (reg:DI 43 r14 [orig:60 col.561 ] [60])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 2197 2196 2198 94 ( nrows (expr_list:REG_DEP_TRUE (reg/v:SI 6 bp [orig:93 nrows ] [93])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 2198 2197 2199 94 ( avg (expr_list:REG_DEP_TRUE (reg:DF 22 xmm1 [orig:80 avg ] [80])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 2199 2198 279 94 ( avg.563 (expr_list:REG_DEP_TRUE (reg/v:DF 22 xmm1 [orig:59 avg.563 ] [59])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 94, registers live: 7 [sp]
(code_label:HI 279 2199 280 94 468 "" [3 uses])

(note:HI 280 279 281 94 [bb 94] NOTE_INSN_BASIC_BLOCK)

(note:HI 281 280 287 94 ("./CStatUtilities.c") 318)

(note:HI 287 281 282 94 NOTE_INSN_FUNCTION_END)

(insn:TI 282 287 2200 94 ./CStatUtilities.c:318 (set (reg:DI 5 di [ t ])
        (mem/f/c:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 24 [0x18])) [29 t+0 S8 A8])) 81 {*movdi_1_rex64} (nil)
    (nil))

(note 2200 282 283 94 ( col.559 (nil)) NOTE_INSN_VAR_LOCATION)

(call_insn:TI 283 2200 2203 94 ./CStatUtilities.c:318 (call (mem:QI (symbol_ref:DI ("free") [flags 0x41] <function_decl 0x2b4e9c731f00 free>) [0 S1 A8])
        (const_int 0 [0x0])) 555 {*call_0} (insn_list:REG_DEP_TRUE 282 (nil))
    (expr_list:REG_DEAD (reg:DI 5 di [ t ])
        (expr_list:REG_EH_REGION (const_int 0 [0x0])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di [ t ]))
        (nil)))

(note 2203 283 2202 94 ( avg.563 (nil)) NOTE_INSN_VAR_LOCATION)

(note 2202 2203 2201 94 ( col.558 (nil)) NOTE_INSN_VAR_LOCATION)

(note 2201 2202 288 94 ( row.550 (nil)) NOTE_INSN_VAR_LOCATION)

(note:HI 288 2201 290 94 ("./CStatUtilities.c") 321)

(insn:TI 290 288 1808 94 ./CStatUtilities.c:321 (set (reg/i:DI 0 ax [ <result> ])
        (mem/f/c:DI (reg/f:DI 7 sp) [32 S8 A8])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_ANTI 283 (nil))
    (nil))

(note:HI 1808 290 2077 94 ("./CStatUtilities.c") 280)

(note 2077 1808 2078 94 NOTE_INSN_EPILOGUE_BEG)

(insn 2078 2077 2126 94 ./CStatUtilities.c:321 (parallel [
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 40 [0x28])))
            (clobber (reg:CC 17 flags))
            (clobber (mem:BLK (scratch) [0 A8]))
        ]) 762 {pro_epilogue_adjust_stack_rex64} (insn_list:REG_DEP_ANTI 282 (insn_list:REG_DEP_ANTI 283 (insn_list:REG_DEP_ANTI 290 (nil))))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(note 2126 2078 296 94 NOTE_INSN_DELETED)

(insn 296 2126 2127 94 ./CStatUtilities.c:321 (use (reg/i:DI 0 ax [ <result> ])) -1 (insn_list:REG_DEP_TRUE 290 (nil))
    (nil))

(note 2127 296 2079 94 NOTE_INSN_DELETED)

(insn:TI 2079 2127 2080 94 ./CStatUtilities.c:321 (parallel [
            (set (reg:DI 3 bx)
                (mem:DI (reg/f:DI 7 sp) [0 S8 A8]))
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 8 [0x8])))
        ]) 77 {popdi1} (insn_list:REG_DEP_ANTI 283 (insn_list:REG_DEP_TRUE 2078 (nil)))
    (nil))

(insn:TI 2080 2079 2204 94 ./CStatUtilities.c:321 (parallel [
            (set (reg:DI 6 bp)
                (mem:DI (reg/f:DI 7 sp) [0 S8 A8]))
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 8 [0x8])))
        ]) 77 {popdi1} (insn_list:REG_DEP_TRUE 2079 (insn_list:REG_DEP_ANTI 283 (insn_list:REG_DEP_TRUE 2078 (nil))))
    (nil))

(note 2204 2080 2081 94 ( nrows (nil)) NOTE_INSN_VAR_LOCATION)

(insn:TI 2081 2204 2082 94 ./CStatUtilities.c:321 (parallel [
            (set (reg:DI 41 r12)
                (mem:DI (reg/f:DI 7 sp) [0 S8 A8]))
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 8 [0x8])))
        ]) 77 {popdi1} (insn_list:REG_DEP_TRUE 2080 (insn_list:REG_DEP_ANTI 283 (insn_list:REG_DEP_TRUE 2078 (nil))))
    (nil))

(insn:TI 2082 2081 2205 94 ./CStatUtilities.c:321 (parallel [
            (set (reg:DI 42 r13)
                (mem:DI (reg/f:DI 7 sp) [0 S8 A8]))
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 8 [0x8])))
        ]) 77 {popdi1} (insn_list:REG_DEP_TRUE 2081 (insn_list:REG_DEP_ANTI 283 (insn_list:REG_DEP_TRUE 2078 (nil))))
    (nil))

(note 2205 2082 2083 94 ( ncols (nil)) NOTE_INSN_VAR_LOCATION)

(insn:TI 2083 2205 2206 94 ./CStatUtilities.c:321 (parallel [
            (set (reg:DI 43 r14)
                (mem:DI (reg/f:DI 7 sp) [0 S8 A8]))
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 8 [0x8])))
        ]) 77 {popdi1} (insn_list:REG_DEP_TRUE 2082 (insn_list:REG_DEP_ANTI 283 (insn_list:REG_DEP_TRUE 2078 (nil))))
    (nil))

(note 2206 2083 2207 94 ( col.561 (nil)) NOTE_INSN_VAR_LOCATION)

(note 2207 2206 2084 94 ( col (nil)) NOTE_INSN_VAR_LOCATION)

(insn:TI 2084 2207 2085 94 ./CStatUtilities.c:321 (parallel [
            (set (reg:DI 44 r15)
                (mem:DI (reg/f:DI 7 sp) [0 S8 A8]))
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 8 [0x8])))
        ]) 77 {popdi1} (insn_list:REG_DEP_TRUE 2083 (insn_list:REG_DEP_ANTI 283 (insn_list:REG_DEP_TRUE 2078 (nil))))
    (nil))

(jump_insn:TI 2085 2084 2086 94 ./CStatUtilities.c:321 (return) 562 {return_internal} (insn_list:REG_DEP_TRUE 2083 (insn_list:REG_DEP_TRUE 2082 (insn_list:REG_DEP_TRUE 2081 (insn_list:REG_DEP_TRUE 2078 (insn_list:REG_DEP_TRUE 2084 (insn_list:REG_DEP_TRUE 2080 (insn_list:REG_DEP_TRUE 282 (insn_list:REG_DEP_TRUE 2079 (insn_list:REG_DEP_TRUE 283 (insn_list:REG_DEP_TRUE 290 (insn_list:REG_DEP_ANTI 296 (nil))))))))))))
    (nil))
;; End of basic block 94, registers live:
 0 [ax] 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

(barrier 2086 2085 2208)

(note 2208 2086 2209 95 ( col.561 (expr_list:REG_DEP_TRUE (reg:DI 43 r14 [orig:60 col.561 ] [60])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 2209 2208 2210 95 ( nrows (expr_list:REG_DEP_TRUE (reg/v:SI 6 bp [orig:93 nrows ] [93])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 2210 2209 2211 95 ( avg (nil)) NOTE_INSN_VAR_LOCATION)

(note 2211 2210 2103 95 ( ncols (expr_list:REG_DEP_TRUE (reg/v:SI 42 r13 [orig:94 ncols ] [94])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 95, registers live: 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
(code_label 2103 2211 120 95 644 "" [1 uses])

(note:HI 120 2103 317 95 [bb 95] NOTE_INSN_BASIC_BLOCK)

(insn:TI 317 120 2128 95 (set (reg/f:DI 5 di [144])
        (mem/f:DI (plus:DI (mult:DI (reg:DI 3 bx [orig:70 ivtmp.539 ] [70])
                    (const_int 8 [0x8]))
                (reg/f:DI 41 r12 [orig:67 ivtmp.545 ] [67])) [24 S8 A64])) 81 {*movdi_1_rex64} (nil)
    (nil))

(jump_insn 2128 317 2129 95 (set (pc)
        (label_ref 151)) -1 (nil)
    (nil))
;; End of basic block 95, registers live:
 3 [bx] 5 [di] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

(barrier 2129 2128 2212)

(note 2212 2129 2213 96 ( col.561 (nil)) NOTE_INSN_VAR_LOCATION)

(note 2213 2212 54 96 ( t (nil)) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 96, registers live: 7 [sp]
(code_label:HI 54 2213 55 96 448 "" [1 uses])

(note:HI 55 54 56 96 [bb 96] NOTE_INSN_BASIC_BLOCK)

(note:HI 56 55 57 96 ("./CStatUtilities.c") 270)

(insn:TI 57 56 2214 96 ./CStatUtilities.c:270 (set (reg:SI 2 cx)
        (const_int 270 [0x10e])) 40 {*movsi_1} (nil)
    (nil))
;; End of basic block 96, registers live:
 2 [cx] 7 [sp]

(note 2214 57 2215 97 ( col.561 (expr_list:REG_DEP_TRUE (reg:DI 43 r14 [orig:60 col.561 ] [60])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 2215 2214 2089 97 ( t (expr_list:REG_DEP_TRUE (mem/c:DI (plus:DI (reg/f:DI 16 argp)
            (const_int -72 [0xffffffffffffffb8])) [29 t+0 S8 A8])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 97, registers live: 2 [cx] 7 [sp]
(code_label 2089 2215 2087 97 642 "" [2 uses])

(note 2087 2089 60 97 [bb 97] NOTE_INSN_BASIC_BLOCK)

(insn:TI 60 2087 58 97 ./CStatUtilities.c:270 (set (reg:DI 5 di [ stderr ])
        (mem/f/c/i:DI (symbol_ref:DI ("stderr") [flags 0x40] <var_decl 0x2b4e9c5c1e70 stderr>) [17 stderr+0 S8 A64])) 81 {*movdi_1_rex64} (nil)
    (nil))

(insn 58 60 59 97 ./CStatUtilities.c:270 (set (reg:DI 1 dx)
        (symbol_ref/f:DI ("*.LC7") [flags 0x2] <string_cst 0x2b4e9cb78440>)) 81 {*movdi_1_rex64} (nil)
    (nil))

(insn 59 58 2101 97 ./CStatUtilities.c:270 (set (reg:DI 4 si)
        (symbol_ref/f:DI ("*.LC10") [flags 0x2] <string_cst 0x2b4e9c8c93f0>)) 81 {*movdi_1_rex64} (nil)
    (nil))

(insn:TI 2101 59 62 97 ./CStatUtilities.c:270 (parallel [
            (set (reg:DI 0 ax)
                (const_int 0 [0x0]))
            (clobber (reg:CC 17 flags))
        ]) 78 {*movdi_xor_rex64} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(call_insn:TI 62 2101 63 97 ./CStatUtilities.c:270 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("fprintf") [flags 0x41] <function_decl 0x2b4e9c45e700 fprintf>) [0 S1 A8])
            (const_int 0 [0x0]))) 769 {*call_value_0_rex64} (insn_list:REG_DEP_TRUE 60 (insn_list:REG_DEP_TRUE 59 (insn_list:REG_DEP_TRUE 58 (insn_list:REG_DEP_TRUE 2101 (nil)))))
    (expr_list:REG_DEAD (reg:SI 2 cx)
        (expr_list:REG_DEAD (reg:DI 1 dx)
            (expr_list:REG_DEAD (reg:DI 4 si)
                (expr_list:REG_DEAD (reg:DI 5 di [ stderr ])
                    (expr_list:REG_UNUSED (reg:SI 0 ax)
                        (nil))))))
    (expr_list:REG_DEP_TRUE (use (reg:QI 0 ax))
        (expr_list:REG_DEP_TRUE (use (reg:DI 5 di [ stderr ]))
            (expr_list:REG_DEP_TRUE (use (reg:DI 4 si))
                (expr_list:REG_DEP_TRUE (use (reg:DI 1 dx))
                    (expr_list:REG_DEP_TRUE (use (reg:SI 2 cx))
                        (nil)))))))

(insn:TI 63 62 64 97 ./CStatUtilities.c:270 (set (reg:SI 5 di)
        (const_int 1 [0x1])) 40 {*movsi_1} (insn_list:REG_DEP_ANTI 62 (insn_list:REG_DEP_OUTPUT 60 (nil)))
    (nil))

(call_insn:TI 64 63 65 97 ./CStatUtilities.c:270 (call (mem:QI (symbol_ref:DI ("exit") [flags 0x41] <function_decl 0x2b4e9c475100 exit>) [0 S1 A8])
        (const_int 0 [0x0])) 555 {*call_0} (insn_list:REG_DEP_ANTI 60 (insn_list:REG_DEP_ANTI 2101 (insn_list:REG_DEP_ANTI 59 (insn_list:REG_DEP_ANTI 58 (insn_list:REG_DEP_TRUE 63 (insn_list:REG_DEP_ANTI 62 (nil)))))))
    (expr_list:REG_DEAD (reg:SI 5 di)
        (expr_list:REG_NORETURN (const_int 0 [0x0])
            (expr_list:REG_EH_REGION (const_int 0 [0x0])
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 5 di))
        (nil)))
;; End of basic block 97, registers live:
 7 [sp]

(barrier:HI 65 64 121)

;; Start of basic block 98, registers live: 7 [sp]
(code_label:HI 121 65 122 98 455 "" [1 uses])

(note:HI 122 121 123 98 [bb 98] NOTE_INSN_BASIC_BLOCK)

(note:HI 123 122 124 98 ("./CStatUtilities.c") 278)

(insn:TI 124 123 2130 98 ./CStatUtilities.c:278 (set (reg:SI 2 cx)
        (const_int 278 [0x116])) 40 {*movsi_1} (nil)
    (nil))

(jump_insn 2130 124 2131 98 (set (pc)
        (label_ref 2089)) -1 (nil)
    (nil))
;; End of basic block 98, registers live:
 2 [cx] 7 [sp]

(barrier 2131 2130 301)

(note:HI 301 2131 2102 NOTE_INSN_LOOP_END)

;; Start of basic block 99, registers live: 0 [ax] 7 [sp]
(code_label 2102 301 89 99 643 "" [1 uses])

(note:HI 89 2102 93 99 [bb 99] NOTE_INSN_BASIC_BLOCK)

(insn:TI 93 89 90 99 ./CStatUtilities.c:276 (set (reg:DI 5 di [ stderr ])
        (mem/f/c/i:DI (symbol_ref:DI ("stderr") [flags 0x40] <var_decl 0x2b4e9c5c1e70 stderr>) [17 stderr+0 S8 A64])) 81 {*movdi_1_rex64} (nil)
    (nil))

(insn 90 93 91 99 ./CStatUtilities.c:276 (set (reg:SI 2 cx)
        (const_int 276 [0x114])) 40 {*movsi_1} (nil)
    (nil))

(insn 91 90 92 99 ./CStatUtilities.c:276 (set (reg:DI 1 dx)
        (symbol_ref/f:DI ("*.LC7") [flags 0x2] <string_cst 0x2b4e9cb78440>)) 81 {*movdi_1_rex64} (nil)
    (nil))

(insn:TI 92 91 95 99 ./CStatUtilities.c:276 (set (reg:DI 4 si)
        (symbol_ref/f:DI ("*.LC10") [flags 0x2] <string_cst 0x2b4e9c8c93f0>)) 81 {*movdi_1_rex64} (nil)
    (nil))

(call_insn:TI 95 92 96 99 ./CStatUtilities.c:276 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("fprintf") [flags 0x41] <function_decl 0x2b4e9c45e700 fprintf>) [0 S1 A8])
            (const_int 0 [0x0]))) 769 {*call_value_0_rex64} (insn_list:REG_DEP_TRUE 93 (insn_list:REG_DEP_TRUE 92 (insn_list:REG_DEP_TRUE 90 (insn_list:REG_DEP_TRUE 91 (nil)))))
    (expr_list:REG_DEAD (reg:SI 2 cx)
        (expr_list:REG_DEAD (reg:DI 1 dx)
            (expr_list:REG_DEAD (reg:DI 4 si)
                (expr_list:REG_DEAD (reg:DI 5 di [ stderr ])
                    (expr_list:REG_UNUSED (reg:SI 0 ax)
                        (nil))))))
    (expr_list:REG_DEP_TRUE (use (reg:QI 0 ax))
        (expr_list:REG_DEP_TRUE (use (reg:DI 5 di [ stderr ]))
            (expr_list:REG_DEP_TRUE (use (reg:DI 4 si))
                (expr_list:REG_DEP_TRUE (use (reg:DI 1 dx))
                    (expr_list:REG_DEP_TRUE (use (reg:SI 2 cx))
                        (nil)))))))

(insn:TI 96 95 97 99 ./CStatUtilities.c:276 (set (reg:SI 5 di)
        (const_int 1 [0x1])) 40 {*movsi_1} (insn_list:REG_DEP_ANTI 95 (insn_list:REG_DEP_OUTPUT 93 (nil)))
    (nil))

(call_insn:TI 97 96 98 99 ./CStatUtilities.c:276 (call (mem:QI (symbol_ref:DI ("exit") [flags 0x41] <function_decl 0x2b4e9c475100 exit>) [0 S1 A8])
        (const_int 0 [0x0])) 555 {*call_0} (insn_list:REG_DEP_ANTI 93 (insn_list:REG_DEP_ANTI 92 (insn_list:REG_DEP_ANTI 90 (insn_list:REG_DEP_ANTI 91 (insn_list:REG_DEP_TRUE 96 (insn_list:REG_DEP_ANTI 95 (nil)))))))
    (expr_list:REG_DEAD (reg:SI 5 di)
        (expr_list:REG_NORETURN (const_int 0 [0x0])
            (expr_list:REG_EH_REGION (const_int 0 [0x0])
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 5 di))
        (nil)))
;; End of basic block 99, registers live:
 7 [sp]

(barrier:HI 98 97 1969)

(note 1969 98 0 NOTE_INSN_DELETED)


;; Function medianInPlace (medianInPlace)


Basic block 0:
IN:
Stack adjustment: 8
Reg 4: n+0
Reg 5: a+0
Variables:
  name: a
    offset 0
      (reg:DI 5 di [ a ])
  name: n
    offset 0
      (reg:SI 4 si [ n ])

OUT:
Stack adjustment: 32
Reg 3: n+0
Reg 4: n+0
Reg 5: a+0
Reg 6: a+0
Variables:
  name: a
    offset 0
      (reg/v/f:DI 6 bp [orig:61 a ] [61])
      (reg:DI 5 di [ a ])
  name: n
    offset 0
      (reg/v:SI 3 bx [orig:62 n ] [62])
      (reg:SI 4 si [ n ])


Basic block 1:
IN:
Stack adjustment: 32
Reg 3: n+0
Reg 4: n+0
Reg 5: a+0
Reg 6: a+0
Variables:
  name: a
    offset 0
      (reg/v/f:DI 6 bp [orig:61 a ] [61])
      (reg:DI 5 di [ a ])
  name: n
    offset 0
      (reg/v:SI 3 bx [orig:62 n ] [62])
      (reg:SI 4 si [ n ])

OUT:
Stack adjustment: 32
Reg 3: n+0
Reg 4: n+0
Reg 5: a+0
Reg 6: a+0
Variables:
  name: a
    offset 0
      (reg/v/f:DI 6 bp [orig:61 a ] [61])
      (reg:DI 5 di [ a ])
  name: n
    offset 0
      (reg:SI 4 si [orig:62 n ] [62])
      (reg/v:SI 3 bx [orig:62 n ] [62])


Basic block 2:
IN:
Stack adjustment: 32
Reg 3: n+0
Reg 4: n+0
Reg 5: a+0
Reg 6: a+0
Variables:
  name: a
    offset 0
      (reg/v/f:DI 6 bp [orig:61 a ] [61])
      (reg:DI 5 di [ a ])
  name: n
    offset 0
      (reg:SI 4 si [orig:62 n ] [62])
      (reg/v:SI 3 bx [orig:62 n ] [62])

OUT:
Stack adjustment: 32
Reg 3: n+0
Reg 6: a+0
Variables:
  name: a
    offset 0
      (reg/v/f:DI 6 bp [orig:61 a ] [61])
  name: n
    offset 0
      (reg/v:SI 3 bx [orig:62 n ] [62])


Basic block 3:
IN:
Stack adjustment: 32
Reg 3: n+0
Reg 6: a+0
Variables:
  name: a
    offset 0
      (reg/v/f:DI 6 bp [orig:61 a ] [61])
  name: n
    offset 0
      (reg/v:SI 3 bx [orig:62 n ] [62])

OUT:
Stack adjustment: 32
Reg 3: n+0
Reg 6: a+0
Reg 21: median+0
Variables:
  name: a
    offset 0
      (reg/v/f:DI 6 bp [orig:61 a ] [61])
  name: n
    offset 0
      (reg/v:SI 3 bx [orig:62 n ] [62])
  name: median
    offset 0
      (reg/v:DF 21 xmm0 [orig:59 median ] [59])


Basic block 4:
IN:
Stack adjustment: 32
Reg 3: n+0
Reg 4: n+0
Reg 5: a+0
Reg 6: a+0
Reg 21: median+0
Variables:
  name: a
    offset 0
      (reg/v/f:DI 6 bp [orig:61 a ] [61])
      (reg:DI 5 di [orig:61 a ] [61])
  name: n
    offset 0
      (reg/v:SI 3 bx [orig:62 n ] [62])
      (reg:SI 4 si [ n ])
  name: median
    offset 0
      (reg/v:DF 21 xmm0 [orig:59 median ] [59])

OUT:
Stack adjustment: 8
Reg 4: n+0
Reg 5: a+0
Variables:
  name: a
    offset 0
      (reg:DI 5 di [orig:61 a ] [61])
  name: n
    offset 0
      (reg:SI 4 si [ n ])


Basic block 5:
IN:
Stack adjustment: 32
Reg 3: n+0
Reg 6: a+0
Variables:
  name: a
    offset 0
      (reg/v/f:DI 6 bp [orig:61 a ] [61])
  name: n
    offset 0
      (reg/v:SI 3 bx [orig:62 n ] [62])

OUT:
Stack adjustment: 32
Reg 3: n+0
Reg 6: a+0
Reg 21: median+0
Variables:
  name: a
    offset 0
      (reg/v/f:DI 6 bp [orig:61 a ] [61])
  name: n
    offset 0
      (reg/v:SI 3 bx [orig:62 n ] [62])
  name: median
    offset 0
      (reg/v:DF 21 xmm0 [orig:59 median ] [59])


Basic block 6:
IN:
Stack adjustment: 32
Reg 3: n+0
Reg 4: n+0
Reg 5: a+0
Reg 6: a+0
Variables:
  name: a
    offset 0
      (reg/v/f:DI 6 bp [orig:61 a ] [61])
      (reg:DI 5 di [ a ])
  name: n
    offset 0
      (reg/v:SI 3 bx [orig:62 n ] [62])
      (reg:SI 4 si [ n ])

OUT:
Stack adjustment: 32
Reg 3: n+0
Reg 4: n+0
Reg 5: a+0
Reg 6: a+0
Reg 21: median+0
Variables:
  name: a
    offset 0
      (reg:DI 5 di [orig:61 a ] [61])
      (reg/v/f:DI 6 bp [orig:61 a ] [61])
  name: n
    offset 0
      (reg/v:SI 3 bx [orig:62 n ] [62])
      (reg:SI 4 si [ n ])
  name: median
    offset 0
      (reg/v:DF 21 xmm0 [orig:59 median ] [59])


Basic block 7:
IN:
Stack adjustment: 32
Reg 3: n+0
Reg 4: n+0
Reg 5: a+0
Reg 6: a+0
Variables:
  name: a
    offset 0
      (reg/v/f:DI 6 bp [orig:61 a ] [61])
      (reg:DI 5 di [ a ])
  name: n
    offset 0
      (reg:SI 4 si [orig:62 n ] [62])
      (reg/v:SI 3 bx [orig:62 n ] [62])

OUT:
Stack adjustment: 32
Reg 3: n+0
Reg 6: a+0
Variables:
  name: a
    offset 0
      (reg/v/f:DI 6 bp [orig:61 a ] [61])
  name: n
    offset 0
      (reg/v:SI 3 bx [orig:62 n ] [62])


8 basic blocks, 11 edges.

Basic block 0 prev -1, next 1, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors:  ENTRY [100.0%]  (fallthru)
Successors:  1 [71.0%]  (fallthru,can_fallthru) 6 [29.0%]  (can_fallthru)
Registers live at start: 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp]
Registers live at end: 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp]

Basic block 1 prev 0, next 2, loop_depth 0, count 0, freq 7100, maybe hot.
Predecessors:  0 [71.0%]  (fallthru,can_fallthru)
Successors:  2 [99.0%]  (fallthru,can_fallthru) 7 [1.0%]  (can_fallthru)
Registers live at start: 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp]
Registers live at end: 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp]

Basic block 2 prev 1, next 3, loop_depth 0, count 0, freq 7029, maybe hot.
Predecessors:  1 [99.0%]  (fallthru,can_fallthru)
Successors:  5 [50.0%]  (can_fallthru) 3 [50.0%]  (fallthru,can_fallthru)
Registers live at start: 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp]
Registers live at end: 3 [bx] 6 [bp] 7 [sp]

Basic block 3 prev 2, next 4, loop_depth 0, count 0, freq 3514, maybe hot.
Predecessors:  2 [50.0%]  (fallthru,can_fallthru)
Successors:  4 [100.0%]  (fallthru,can_fallthru)
Registers live at start: 3 [bx] 6 [bp] 7 [sp]
Registers live at end: 7 [sp] 21 [xmm0]

Basic block 4 prev 3, next 5, loop_depth 0, count 0, freq 9929, maybe hot.
Predecessors:  3 [100.0%]  (fallthru,can_fallthru) 5 [100.0%]  6 [100.0%] 
Successors:  EXIT [100.0%] 
Registers live at start: 7 [sp] 21 [xmm0]
Registers live at end: 3 [bx] 6 [bp] 7 [sp] 21 [xmm0]

Basic block 5 prev 4, next 6, loop_depth 0, count 0, freq 3514, maybe hot.
Predecessors:  2 [50.0%]  (can_fallthru)
Successors:  4 [100.0%] 
Registers live at start: 3 [bx] 6 [bp] 7 [sp]
Registers live at end: 7 [sp] 21 [xmm0]

Basic block 6 prev 5, next 7, loop_depth 0, count 0, freq 2900, maybe hot.
Predecessors:  0 [29.0%]  (can_fallthru)
Successors:  4 [100.0%] 
Registers live at start: 5 [di] 7 [sp]
Registers live at end: 7 [sp] 21 [xmm0]

Basic block 7 prev 6, next -2, loop_depth 0, count 0, freq 71, maybe hot.
Predecessors:  1 [1.0%]  (can_fallthru)
Successors: 
Registers live at start: 7 [sp]
Registers live at end: 7 [sp]

(note:HI 1 0 120 ("./CStatUtilities.c") 164)

(note 120 1 121 0 ( a (expr_list:REG_DEP_TRUE (reg:DI 5 di [ a ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 121 120 7 0 ( n (expr_list:REG_DEP_TRUE (reg:SI 4 si [ n ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 0, registers live: 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp]
(note:HI 7 121 5 0 [bb 0] NOTE_INSN_BASIC_BLOCK)

(note:HI 5 7 98 0 NOTE_INSN_FUNCTION_BEG)

(insn/f:TI 98 5 99 0 ./CStatUtilities.c:164 (set (mem:DI (plus:DI (reg/f:DI 7 sp)
                (const_int -16 [0xfffffffffffffff0])) [0 S8 A8])
        (reg:DI 3 bx)) 81 {*movdi_1_rex64} (nil)
    (expr_list:REG_DEAD (reg:DI 3 bx)
        (nil)))

(insn/f 99 98 100 0 ./CStatUtilities.c:164 (set (mem:DI (plus:DI (reg/f:DI 7 sp)
                (const_int -8 [0xfffffffffffffff8])) [0 S8 A8])
        (reg:DI 6 bp)) 81 {*movdi_1_rex64} (nil)
    (expr_list:REG_DEAD (reg:DI 6 bp)
        (nil)))

(insn/f 100 99 101 0 ./CStatUtilities.c:164 (parallel [
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int -24 [0xffffffffffffffe8])))
            (clobber (reg:CC 17 flags))
            (clobber (mem:BLK (scratch) [0 A8]))
        ]) 762 {pro_epilogue_adjust_stack_rex64} (insn_list:REG_DEP_ANTI 98 (insn_list:REG_DEP_ANTI 99 (nil)))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(note 101 100 9 0 NOTE_INSN_PROLOGUE_END)

(note:HI 9 101 10 0 ("./CStatUtilities.c") 167)

(insn:TI 10 9 114 0 ./CStatUtilities.c:167 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 4 si [orig:62 n ] [62])
            (const_int 1 [0x1]))) 5 {*cmpsi_1_insn} (insn_list:REG_DEP_OUTPUT 100 (nil))
    (nil))

(note 114 10 3 0 ("./CStatUtilities.c") 164)

(insn 3 114 4 0 ./CStatUtilities.c:164 (set (reg/v/f:DI 6 bp [orig:61 a ] [61])
        (reg:DI 5 di [ a ])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_ANTI 99 (nil))
    (nil))

(insn 4 3 115 0 ./CStatUtilities.c:164 (set (reg/v:SI 3 bx [orig:62 n ] [62])
        (reg:SI 4 si [ n ])) 40 {*movsi_1} (insn_list:REG_DEP_ANTI 98 (nil))
    (nil))

(note 115 4 11 0 ("./CStatUtilities.c") 167)

(jump_insn:TI 11 115 122 0 ./CStatUtilities.c:167 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 108)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 3 (insn_list:REG_DEP_ANTI 4 (insn_list:REG_DEP_TRUE 10 (insn_list:REG_DEP_ANTI 98 (insn_list:REG_DEP_ANTI 99 (insn_list:REG_DEP_ANTI 100 (nil)))))))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 2900 [0xb54])
            (nil))))
;; End of basic block 0, registers live:
 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp]

(note 122 11 123 1 ( a (expr_list:REG_DEP_TRUE (reg/v/f:DI 6 bp [orig:61 a ] [61])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 123 122 19 1 ( n (expr_list:REG_DEP_TRUE (reg/v:SI 3 bx [orig:62 n ] [62])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 1, registers live: 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp]
(note:HI 19 123 20 1 [bb 1] NOTE_INSN_BASIC_BLOCK)

(note:HI 20 19 21 1 ("./CStatUtilities.c") 169)

(insn:TI 21 20 22 1 ./CStatUtilities.c:169 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 4 si [orig:62 n ] [62])
            (const_int 0 [0x0]))) 3 {*cmpsi_ccno_1} (nil)
    (nil))

(jump_insn:TI 22 21 124 1 ./CStatUtilities.c:169 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 109)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 21 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 100 [0x64])
            (nil))))
;; End of basic block 1, registers live:
 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp]

(note 124 22 36 2 ( n (expr_list:REG_DEP_TRUE (reg:SI 4 si [orig:62 n ] [62])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 2, registers live: 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp]
(note:HI 36 124 37 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note:HI 37 36 45 2 ("./CStatUtilities.c") 175)

(note:HI 45 37 38 2 NOTE_INSN_DELETED)

(insn:TI 38 45 39 2 ./CStatUtilities.c:175 (set (reg:DI 4 si [orig:63 n ] [63])
        (sign_extend:DI (reg:SI 4 si [orig:62 n ] [62]))) 115 {extendsidi2_rex64} (nil)
    (nil))

(insn 39 38 40 2 ./CStatUtilities.c:175 (set (reg:DI 2 cx)
        (symbol_ref:DI ("compareDouble") [flags 0x41] <function_decl 0x2b4e9c7ebc00 compareDouble>)) 81 {*movdi_1_rex64} (nil)
    (nil))

(insn 40 39 43 2 ./CStatUtilities.c:175 (set (reg:DI 1 dx)
        (const_int 8 [0x8])) 81 {*movdi_1_rex64} (nil)
    (nil))

(call_insn:TI 43 40 125 2 ./CStatUtilities.c:175 (call (mem:QI (symbol_ref:DI ("qsort") [flags 0x41] <function_decl 0x2b4e9c73d700 qsort>) [0 S1 A8])
        (const_int 0 [0x0])) 555 {*call_0} (insn_list:REG_DEP_TRUE 38 (insn_list:REG_DEP_TRUE 39 (insn_list:REG_DEP_TRUE 40 (nil))))
    (expr_list:REG_DEAD (reg:DI 2 cx)
        (expr_list:REG_DEAD (reg:DI 1 dx)
            (expr_list:REG_DEAD (reg:DI 4 si [ n ])
                (expr_list:REG_DEAD (reg:DI 5 di [ a ])
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di [ a ]))
        (expr_list:REG_DEP_TRUE (use (reg:DI 4 si [ n ]))
            (expr_list:REG_DEP_TRUE (use (reg:DI 1 dx))
                (expr_list:REG_DEP_TRUE (use (reg:DI 2 cx))
                    (nil))))))

(note 125 43 44 2 ( n (expr_list:REG_DEP_TRUE (reg/v:SI 3 bx [orig:62 n ] [62])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note:HI 44 125 97 2 ("./CStatUtilities.c") 177)

(insn:TI 97 44 47 2 ./CStatUtilities.c:177 (set (reg:CCZ 17 flags)
        (compare:CCZ (and:QI (reg:QI 3 bx [orig:62 n ] [62])
                (const_int 1 [0x1]))
            (const_int 0 [0x0]))) 289 {*testqi_1_maybe_si} (insn_list:REG_DEP_OUTPUT 43 (nil))
    (nil))

(jump_insn:TI 47 97 50 2 ./CStatUtilities.c:177 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref 62)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 38 (insn_list:REG_DEP_ANTI 39 (insn_list:REG_DEP_ANTI 40 (insn_list:REG_DEP_TRUE 97 (insn_list:REG_DEP_ANTI 43 (nil))))))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 2, registers live:
 3 [bx] 6 [bp] 7 [sp]

(note:HI 50 47 49 ("./CStatUtilities.c") 178)

;; Start of basic block 3, registers live: 3 [bx] 6 [bp] 7 [sp]
(note:HI 49 50 55 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(note:HI 55 49 58 3 NOTE_INSN_DELETED)

(note:HI 58 55 95 3 NOTE_INSN_DELETED)

(insn:TI 95 58 51 3 ./CStatUtilities.c:178 (set (reg:SI 0 ax [66])
        (reg/v:SI 3 bx [orig:62 n ] [62])) 40 {*movsi_1} (nil)
    (nil))

(insn:TI 51 95 52 3 ./CStatUtilities.c:178 (parallel [
            (set (reg:SI 0 ax [66])
                (lshiftrt:SI (reg:SI 0 ax [66])
                    (const_int 31 [0x1f])))
            (clobber (reg:CC 17 flags))
        ]) 476 {*lshrsi3_1} (insn_list:REG_DEP_TRUE 95 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 52 51 53 3 ./CStatUtilities.c:178 (parallel [
            (set (reg:SI 0 ax [67])
                (plus:SI (reg:SI 0 ax [66])
                    (reg/v:SI 3 bx [orig:62 n ] [62])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (insn_list:REG_DEP_TRUE 51 (nil))
    (expr_list:REG_DEAD (reg/v:SI 3 bx [orig:62 n ] [62])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))

(insn:TI 53 52 54 3 ./CStatUtilities.c:178 (parallel [
            (set (reg:SI 0 ax [67])
                (ashiftrt:SI (reg:SI 0 ax [67])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 441 {*ashrsi3_1_one_bit} (insn_list:REG_DEP_TRUE 52 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_EQUAL (div:SI (reg/v:SI 3 bx [orig:62 n ] [62])
                (const_int 2 [0x2]))
            (nil))))

(insn:TI 54 53 56 3 ./CStatUtilities.c:178 (set (reg:DI 0 ax [69])
        (sign_extend:DI (reg:SI 0 ax [67]))) 115 {extendsidi2_rex64} (insn_list:REG_DEP_TRUE 53 (nil))
    (nil))

(insn:TI 56 54 126 3 ./CStatUtilities.c:178 (set (reg/v:DF 21 xmm0 [orig:59 median ] [59])
        (mem:DF (plus:DI (plus:DI (mult:DI (reg:DI 0 ax [69])
                        (const_int 8 [0x8]))
                    (reg/v/f:DI 6 bp [orig:61 a ] [61]))
                (const_int -8 [0xfffffffffffffff8])) [6 S8 A64])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 54 (nil))
    (nil))

(note 126 56 57 3 ( median (expr_list:REG_DEP_TRUE (reg/v:DF 21 xmm0 [orig:59 median ] [59])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn:TI 57 126 59 3 ./CStatUtilities.c:178 (set (reg/v:DF 21 xmm0 [orig:59 median ] [59])
        (plus:DF (reg/v:DF 21 xmm0 [orig:59 median ] [59])
            (mem:DF (plus:DI (mult:DI (reg:DI 0 ax [69])
                        (const_int 8 [0x8]))
                    (reg/v/f:DI 6 bp [orig:61 a ] [61])) [6 S8 A64]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_TRUE 56 (insn_list:REG_DEP_TRUE 54 (nil)))
    (expr_list:REG_DEAD (reg:DI 0 ax [69])
        (expr_list:REG_DEAD (reg/v/f:DI 6 bp [orig:61 a ] [61])
            (nil))))

(insn:TI 59 57 127 3 ./CStatUtilities.c:178 (set (reg/v:DF 21 xmm0 [orig:59 median ] [59])
        (mult:DF (reg/v:DF 21 xmm0 [orig:59 median ] [59])
            (mem/u/c/i:DF (symbol_ref/u:DI ("*.LC13") [flags 0x2]) [6 S8 A64]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_TRUE 57 (nil))
    (nil))
;; End of basic block 3, registers live:
 7 [sp] 21 [xmm0]

(note 127 59 128 4 ( a (expr_list:REG_DEP_TRUE (reg/v/f:DI 6 bp [orig:61 a ] [61])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 128 127 70 4 ( n (expr_list:REG_DEP_TRUE (reg/v:SI 3 bx [orig:62 n ] [62])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 4, registers live: 7 [sp] 21 [xmm0]
(code_label:HI 70 128 71 4 648 "" [2 uses])

(note:HI 71 70 75 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(note:HI 75 71 76 4 NOTE_INSN_FUNCTION_END)

(note:HI 76 75 102 4 ("./CStatUtilities.c") 183)

(note 102 76 103 4 NOTE_INSN_EPILOGUE_BEG)

(insn:TI 103 102 129 4 ./CStatUtilities.c:183 (set (reg:DI 3 bx)
        (mem:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 8 [0x8])) [0 S8 A8])) 81 {*movdi_1_rex64} (nil)
    (nil))

(note 129 103 104 4 ( n (expr_list:REG_DEP_TRUE (reg:SI 4 si [ n ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn 104 129 130 4 ./CStatUtilities.c:183 (set (reg:DI 6 bp)
        (mem:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 16 [0x10])) [0 S8 A8])) 81 {*movdi_1_rex64} (nil)
    (nil))

(note 130 104 105 4 ( a (expr_list:REG_DEP_TRUE (reg:DI 5 di [orig:61 a ] [61])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn 105 130 84 4 ./CStatUtilities.c:183 (parallel [
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 24 [0x18])))
            (clobber (reg:CC 17 flags))
            (clobber (mem:BLK (scratch) [0 A8]))
        ]) 762 {pro_epilogue_adjust_stack_rex64} (insn_list:REG_DEP_ANTI 103 (insn_list:REG_DEP_ANTI 104 (nil)))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 84 105 131 4 ./CStatUtilities.c:183 (use (reg/i:DF 21 xmm0 [ <result> ])) -1 (nil)
    (nil))

(note 131 84 106 4 ( median (nil)) NOTE_INSN_VAR_LOCATION)

(jump_insn:TI 106 131 107 4 ./CStatUtilities.c:183 (return) 562 {return_internal} (insn_list:REG_DEP_ANTI 84 (insn_list:REG_DEP_TRUE 105 (insn_list:REG_DEP_TRUE 104 (insn_list:REG_DEP_TRUE 103 (nil)))))
    (nil))
;; End of basic block 4, registers live:
 3 [bx] 6 [bp] 7 [sp] 21 [xmm0]

(barrier 107 106 132)

(note 132 107 133 5 ( a (expr_list:REG_DEP_TRUE (reg/v/f:DI 6 bp [orig:61 a ] [61])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 133 132 62 5 ( n (expr_list:REG_DEP_TRUE (reg/v:SI 3 bx [orig:62 n ] [62])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 5, registers live: 3 [bx] 6 [bp] 7 [sp]
(code_label:HI 62 133 63 5 651 "" [1 uses])

(note:HI 63 62 64 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(note:HI 64 63 96 5 ("./CStatUtilities.c") 180)

(insn:TI 96 64 65 5 ./CStatUtilities.c:180 (set (reg:SI 0 ax [74])
        (reg/v:SI 3 bx [orig:62 n ] [62])) 40 {*movsi_1} (nil)
    (nil))

(insn:TI 65 96 66 5 ./CStatUtilities.c:180 (parallel [
            (set (reg:SI 0 ax [74])
                (lshiftrt:SI (reg:SI 0 ax [74])
                    (const_int 31 [0x1f])))
            (clobber (reg:CC 17 flags))
        ]) 476 {*lshrsi3_1} (insn_list:REG_DEP_TRUE 96 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 66 65 67 5 ./CStatUtilities.c:180 (parallel [
            (set (reg:SI 0 ax [75])
                (plus:SI (reg:SI 0 ax [74])
                    (reg/v:SI 3 bx [orig:62 n ] [62])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (insn_list:REG_DEP_TRUE 65 (nil))
    (expr_list:REG_DEAD (reg/v:SI 3 bx [orig:62 n ] [62])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))

(insn:TI 67 66 68 5 ./CStatUtilities.c:180 (parallel [
            (set (reg:SI 0 ax [75])
                (ashiftrt:SI (reg:SI 0 ax [75])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 441 {*ashrsi3_1_one_bit} (insn_list:REG_DEP_TRUE 66 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_EQUAL (div:SI (reg/v:SI 3 bx [orig:62 n ] [62])
                (const_int 2 [0x2]))
            (nil))))

(insn:TI 68 67 69 5 ./CStatUtilities.c:180 (set (reg:DI 0 ax [77])
        (sign_extend:DI (reg:SI 0 ax [75]))) 115 {extendsidi2_rex64} (insn_list:REG_DEP_TRUE 67 (nil))
    (nil))

(insn:TI 69 68 134 5 ./CStatUtilities.c:180 (set (reg/v:DF 21 xmm0 [orig:59 median ] [59])
        (mem:DF (plus:DI (mult:DI (reg:DI 0 ax [77])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 6 bp [orig:61 a ] [61])) [6 S8 A64])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 68 (nil))
    (expr_list:REG_DEAD (reg:DI 0 ax [77])
        (expr_list:REG_DEAD (reg/v/f:DI 6 bp [orig:61 a ] [61])
            (nil))))

(note 134 69 116 5 ( median (expr_list:REG_DEP_TRUE (reg/v:DF 21 xmm0 [orig:59 median ] [59])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(jump_insn 116 134 117 5 (set (pc)
        (label_ref 70)) -1 (nil)
    (nil))
;; End of basic block 5, registers live:
 7 [sp] 21 [xmm0]

(barrier 117 116 14)

(note:HI 14 117 135 ("./CStatUtilities.c") 168)

(note 135 14 136 6 ( a (expr_list:REG_DEP_TRUE (reg/v/f:DI 6 bp [orig:61 a ] [61])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 136 135 137 6 ( n (expr_list:REG_DEP_TRUE (reg/v:SI 3 bx [orig:62 n ] [62])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 137 136 108 6 ( median (nil)) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 6, registers live: 5 [di] 7 [sp]
(code_label 108 137 13 6 654 "" [1 uses])

(note:HI 13 108 15 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn:TI 15 13 138 6 ./CStatUtilities.c:168 (set (reg/v:DF 21 xmm0 [orig:59 median ] [59])
        (mem:DF (reg:DI 5 di [orig:61 a ] [61]) [6 S8 A64])) 94 {*movdf_integer} (nil)
    (expr_list:REG_DEAD (reg:DI 5 di [orig:61 a ] [61])
        (nil)))

(note 138 15 118 6 ( median (expr_list:REG_DEP_TRUE (reg/v:DF 21 xmm0 [orig:59 median ] [59])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(jump_insn 118 138 119 6 (set (pc)
        (label_ref 70)) -1 (nil)
    (nil))
;; End of basic block 6, registers live:
 7 [sp] 21 [xmm0]

(barrier 119 118 25)

(note:HI 25 119 139 ("./CStatUtilities.c") 171)

(note 139 25 140 7 ( n (expr_list:REG_DEP_TRUE (reg:SI 4 si [orig:62 n ] [62])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 140 139 109 7 ( median (nil)) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 7, registers live: 7 [sp]
(code_label 109 140 24 7 655 "" [1 uses])

(note:HI 24 109 26 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn:TI 26 24 29 7 ./CStatUtilities.c:171 (set (reg:DI 2 cx [ stderr ])
        (mem/f/c/i:DI (symbol_ref:DI ("stderr") [flags 0x40] <var_decl 0x2b4e9c5c1e70 stderr>) [17 stderr+0 S8 A64])) 81 {*movdi_1_rex64} (nil)
    (nil))

(insn 29 26 27 7 ./CStatUtilities.c:171 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC12") [flags 0x2] <string_cst 0x2b4e9c8d5070>)) 81 {*movdi_1_rex64} (nil)
    (nil))

(insn 27 29 28 7 ./CStatUtilities.c:171 (set (reg:DI 1 dx)
        (const_int 54 [0x36])) 81 {*movdi_1_rex64} (nil)
    (nil))

(insn:TI 28 27 141 7 ./CStatUtilities.c:171 (set (reg:DI 4 si)
        (const_int 1 [0x1])) 81 {*movdi_1_rex64} (nil)
    (nil))

(note 141 28 30 7 ( n (expr_list:REG_DEP_TRUE (reg/v:SI 3 bx [orig:62 n ] [62])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(call_insn:TI 30 141 31 7 ./CStatUtilities.c:171 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("fwrite") [flags 0x41] <function_decl 0x2b4e9c460400 __builtin_fwrite>) [0 S1 A8])
            (const_int 0 [0x0]))) 769 {*call_value_0_rex64} (insn_list:REG_DEP_TRUE 29 (insn_list:REG_DEP_TRUE 28 (insn_list:REG_DEP_TRUE 26 (insn_list:REG_DEP_TRUE 27 (nil)))))
    (expr_list:REG_DEAD (reg:DI 2 cx [ stderr ])
        (expr_list:REG_DEAD (reg:DI 1 dx)
            (expr_list:REG_DEAD (reg:DI 4 si)
                (expr_list:REG_DEAD (reg:DI 5 di)
                    (expr_list:REG_UNUSED (reg:DI 0 ax)
                        (nil))))))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (expr_list:REG_DEP_TRUE (use (reg:DI 4 si))
            (expr_list:REG_DEP_TRUE (use (reg:DI 1 dx))
                (expr_list:REG_DEP_TRUE (use (reg:DI 2 cx [ stderr ]))
                    (nil))))))

(note:HI 31 30 32 7 ("./CStatUtilities.c") 172)

(insn:TI 32 31 33 7 ./CStatUtilities.c:172 (set (reg:SI 5 di)
        (const_int 1 [0x1])) 40 {*movsi_1} (insn_list:REG_DEP_ANTI 30 (insn_list:REG_DEP_OUTPUT 29 (nil)))
    (nil))

(call_insn:TI 33 32 34 7 ./CStatUtilities.c:172 (call (mem:QI (symbol_ref:DI ("exit") [flags 0x41] <function_decl 0x2b4e9c475100 exit>) [0 S1 A8])
        (const_int 0 [0x0])) 555 {*call_0} (insn_list:REG_DEP_ANTI 29 (insn_list:REG_DEP_ANTI 28 (insn_list:REG_DEP_ANTI 26 (insn_list:REG_DEP_ANTI 27 (insn_list:REG_DEP_TRUE 32 (insn_list:REG_DEP_ANTI 30 (nil)))))))
    (expr_list:REG_DEAD (reg:SI 5 di)
        (expr_list:REG_NORETURN (const_int 0 [0x0])
            (expr_list:REG_EH_REGION (const_int 0 [0x0])
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 5 di))
        (nil)))
;; End of basic block 7, registers live:
 7 [sp]

(barrier:HI 34 33 94)

(note 94 34 0 NOTE_INSN_DELETED)


;; Function TukeyBiweight (TukeyBiweight)


Basic block 0:
IN:
Stack adjustment: 8
Reg 4: len+0
Reg 5: x+0
Reg 21: c+0
Variables:
  name: x
    offset 0
      (reg:DI 5 di [ x ])
  name: len
    offset 0
      (reg:SI 4 si [ len ])
  name: c
    offset 0
      (reg:DF 21 xmm0 [ c ])

OUT:
Stack adjustment: 96
Reg 6: x+0
Reg 41: len+0
Variables:
  name: x
    offset 0
      (reg/v/f:DI 6 bp [orig:75 x ] [75])
  name: len
    offset 0
      (reg/v:SI 41 r12 [orig:76 len ] [76])
  name: c
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -48 [0xffffffffffffffd0])) [34 c+0 S8 A8])


Basic block 1:
IN:
Stack adjustment: 96
Reg 6: x+0
Reg 41: len+0
Variables:
  name: x
    offset 0
      (reg/v/f:DI 6 bp [orig:75 x ] [75])
  name: len
    offset 0
      (reg/v:SI 41 r12 [orig:76 len ] [76])
  name: c
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -48 [0xffffffffffffffd0])) [34 c+0 S8 A8])

OUT:
Stack adjustment: 96
Reg 2: i.645+0
Reg 6: x+0
Reg 26: median+0
Reg 41: len+0
Variables:
  name: i.645
    offset 0
      (reg/v:SI 2 cx [orig:110 i.645 ] [110])
  name: median
    offset 0
      (reg/v:DF 26 xmm5 [orig:69 median ] [69])
  name: x
    offset 0
      (reg/v/f:DI 6 bp [orig:75 x ] [75])
  name: len
    offset 0
      (reg/v:SI 41 r12 [orig:76 len ] [76])
  name: c
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -48 [0xffffffffffffffd0])) [34 c+0 S8 A8])


Basic block 2:
IN:
Stack adjustment: 96
Reg 2: i.645+0
Reg 6: x+0
Reg 26: median+0
Reg 41: len+0
Variables:
  name: median
    offset 0
      (reg/v:DF 26 xmm5 [orig:69 median ] [69])
  name: x
    offset 0
      (reg/v/f:DI 6 bp [orig:75 x ] [75])
  name: i.645
    offset 0
      (reg/v:SI 2 cx [orig:110 i.645 ] [110])
  name: c
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -48 [0xffffffffffffffd0])) [34 c+0 S8 A8])
  name: len
    offset 0
      (reg/v:SI 41 r12 [orig:76 len ] [76])

OUT:
Stack adjustment: 96
Reg 2: i.645+0
Reg 6: x+0
Reg 26: median+0
Reg 41: len+0
Variables:
  name: median
    offset 0
      (reg/v:DF 26 xmm5 [orig:69 median ] [69])
  name: x
    offset 0
      (reg/v/f:DI 6 bp [orig:75 x ] [75])
  name: i.645
    offset 0
      (reg/v:SI 2 cx [orig:110 i.645 ] [110])
  name: c
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -48 [0xffffffffffffffd0])) [34 c+0 S8 A8])
  name: len
    offset 0
      (reg/v:SI 41 r12 [orig:76 len ] [76])


Basic block 3:
IN:
Stack adjustment: 96
Reg 2: i.645+0
Reg 6: x+0
Reg 26: median+0
Reg 41: len+0
Variables:
  name: median
    offset 0
      (reg/v:DF 26 xmm5 [orig:69 median ] [69])
  name: x
    offset 0
      (reg/v/f:DI 6 bp [orig:75 x ] [75])
  name: i.645
    offset 0
      (reg/v:SI 2 cx [orig:110 i.645 ] [110])
  name: c
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -48 [0xffffffffffffffd0])) [34 c+0 S8 A8])
  name: len
    offset 0
      (reg/v:SI 41 r12 [orig:76 len ] [76])

OUT:
Stack adjustment: 96
Reg 2: i.645+0
Reg 6: x+0
Reg 26: median+0
Reg 41: len+0
Variables:
  name: median
    offset 0
      (reg/v:DF 26 xmm5 [orig:69 median ] [69])
  name: x
    offset 0
      (reg/v/f:DI 6 bp [orig:75 x ] [75])
  name: i.645
    offset 0
      (reg/v:SI 2 cx [orig:110 i.645 ] [110])
  name: c
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -48 [0xffffffffffffffd0])) [34 c+0 S8 A8])
  name: len
    offset 0
      (reg/v:SI 41 r12 [orig:76 len ] [76])


Basic block 4:
IN:
Stack adjustment: 96
Reg 2: i.645+0
Reg 6: x+0
Reg 26: median+0
Reg 41: len+0
Variables:
  name: median
    offset 0
      (reg/v:DF 26 xmm5 [orig:69 median ] [69])
  name: x
    offset 0
      (reg/v/f:DI 6 bp [orig:75 x ] [75])
  name: i.645
    offset 0
      (reg/v:SI 2 cx [orig:110 i.645 ] [110])
  name: c
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -48 [0xffffffffffffffd0])) [34 c+0 S8 A8])
  name: len
    offset 0
      (reg/v:SI 41 r12 [orig:76 len ] [76])

OUT:
Stack adjustment: 96
Reg 2: i.645+0
Reg 6: x+0
Reg 26: median+0
Reg 41: len+0
Variables:
  name: median
    offset 0
      (reg/v:DF 26 xmm5 [orig:69 median ] [69])
  name: x
    offset 0
      (reg/v/f:DI 6 bp [orig:75 x ] [75])
  name: i.645
    offset 0
      (reg/v:SI 2 cx [orig:110 i.645 ] [110])
  name: c
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -48 [0xffffffffffffffd0])) [34 c+0 S8 A8])
  name: len
    offset 0
      (reg/v:SI 41 r12 [orig:76 len ] [76])


Basic block 5:
IN:
Stack adjustment: 96
Reg 2: i.645+0
Reg 6: x+0
Reg 26: median+0
Reg 41: len+0
Variables:
  name: median
    offset 0
      (reg/v:DF 26 xmm5 [orig:69 median ] [69])
  name: x
    offset 0
      (reg/v/f:DI 6 bp [orig:75 x ] [75])
  name: i.645
    offset 0
      (reg/v:SI 2 cx [orig:110 i.645 ] [110])
  name: c
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -48 [0xffffffffffffffd0])) [34 c+0 S8 A8])
  name: len
    offset 0
      (reg/v:SI 41 r12 [orig:76 len ] [76])

OUT:
Stack adjustment: 96
Reg 2: i.645+0
Reg 6: x+0
Reg 26: median+0
Reg 41: len+0
Variables:
  name: median
    offset 0
      (reg/v:DF 26 xmm5 [orig:69 median ] [69])
  name: x
    offset 0
      (reg/v/f:DI 6 bp [orig:75 x ] [75])
  name: i.645
    offset 0
      (reg/v:SI 2 cx [orig:110 i.645 ] [110])
  name: c
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -48 [0xffffffffffffffd0])) [34 c+0 S8 A8])
  name: len
    offset 0
      (reg/v:SI 41 r12 [orig:76 len ] [76])


Basic block 6:
IN:
Stack adjustment: 96
Reg 2: i.645+0
Reg 6: x+0
Reg 26: median+0
Reg 41: len+0
Variables:
  name: median
    offset 0
      (reg/v:DF 26 xmm5 [orig:69 median ] [69])
  name: x
    offset 0
      (reg/v/f:DI 6 bp [orig:75 x ] [75])
  name: i.645
    offset 0
      (reg/v:SI 2 cx [orig:110 i.645 ] [110])
  name: c
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -48 [0xffffffffffffffd0])) [34 c+0 S8 A8])
  name: len
    offset 0
      (reg/v:SI 41 r12 [orig:76 len ] [76])

OUT:
Stack adjustment: 96
Reg 2: i.645+0
Reg 6: x+0
Reg 26: median+0
Reg 41: len+0
Variables:
  name: median
    offset 0
      (reg/v:DF 26 xmm5 [orig:69 median ] [69])
  name: x
    offset 0
      (reg/v/f:DI 6 bp [orig:75 x ] [75])
  name: i.645
    offset 0
      (reg/v:SI 2 cx [orig:110 i.645 ] [110])
  name: c
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -48 [0xffffffffffffffd0])) [34 c+0 S8 A8])
  name: len
    offset 0
      (reg/v:SI 41 r12 [orig:76 len ] [76])


Basic block 7:
IN:
Stack adjustment: 96
Reg 2: i.645+0
Reg 6: x+0
Reg 26: median+0
Reg 41: len+0
Variables:
  name: median
    offset 0
      (reg/v:DF 26 xmm5 [orig:69 median ] [69])
  name: x
    offset 0
      (reg/v/f:DI 6 bp [orig:75 x ] [75])
  name: i.645
    offset 0
      (reg/v:SI 2 cx [orig:110 i.645 ] [110])
  name: c
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -48 [0xffffffffffffffd0])) [34 c+0 S8 A8])
  name: len
    offset 0
      (reg/v:SI 41 r12 [orig:76 len ] [76])

OUT:
Stack adjustment: 96
Reg 2: i.645+0
Reg 6: x+0
Reg 26: median+0
Reg 41: len+0
Variables:
  name: median
    offset 0
      (reg/v:DF 26 xmm5 [orig:69 median ] [69])
  name: x
    offset 0
      (reg/v/f:DI 6 bp [orig:75 x ] [75])
  name: i.645
    offset 0
      (reg/v:SI 2 cx [orig:110 i.645 ] [110])
  name: c
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -48 [0xffffffffffffffd0])) [34 c+0 S8 A8])
  name: len
    offset 0
      (reg/v:SI 41 r12 [orig:76 len ] [76])


Basic block 8:
IN:
Stack adjustment: 96
Reg 2: i.645+0
Reg 6: x+0
Reg 26: median+0
Reg 41: len+0
Variables:
  name: median
    offset 0
      (reg/v:DF 26 xmm5 [orig:69 median ] [69])
  name: x
    offset 0
      (reg/v/f:DI 6 bp [orig:75 x ] [75])
  name: i.645
    offset 0
      (reg/v:SI 2 cx [orig:110 i.645 ] [110])
  name: c
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -48 [0xffffffffffffffd0])) [34 c+0 S8 A8])
  name: len
    offset 0
      (reg/v:SI 41 r12 [orig:76 len ] [76])

OUT:
Stack adjustment: 96
Reg 2: i.645+0
Reg 6: x+0
Reg 26: median+0
Reg 41: len+0
Variables:
  name: median
    offset 0
      (reg/v:DF 26 xmm5 [orig:69 median ] [69])
  name: x
    offset 0
      (reg/v/f:DI 6 bp [orig:75 x ] [75])
  name: i.645
    offset 0
      (reg/v:SI 2 cx [orig:110 i.645 ] [110])
  name: c
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -48 [0xffffffffffffffd0])) [34 c+0 S8 A8])
  name: len
    offset 0
      (reg/v:SI 41 r12 [orig:76 len ] [76])


Basic block 9:
IN:
Stack adjustment: 96
Reg 2: i.645+0
Reg 6: x+0
Reg 26: median+0
Reg 41: len+0
Variables:
  name: median
    offset 0
      (reg/v:DF 26 xmm5 [orig:69 median ] [69])
  name: x
    offset 0
      (reg/v/f:DI 6 bp [orig:75 x ] [75])
  name: i.645
    offset 0
      (reg/v:SI 2 cx [orig:110 i.645 ] [110])
  name: c
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -48 [0xffffffffffffffd0])) [34 c+0 S8 A8])
  name: len
    offset 0
      (reg/v:SI 41 r12 [orig:76 len ] [76])

OUT:
Stack adjustment: 96
Reg 6: x+0
Reg 26: median+0
Reg 41: len+0
Variables:
  name: median
    offset 0
      (reg/v:DF 26 xmm5 [orig:69 median ] [69])
  name: x
    offset 0
      (reg/v/f:DI 6 bp [orig:75 x ] [75])
  name: c
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -48 [0xffffffffffffffd0])) [34 c+0 S8 A8])
  name: len
    offset 0
      (reg/v:SI 41 r12 [orig:76 len ] [76])


Basic block 10:
IN:
Stack adjustment: 96
Reg 2: i.645+0
Reg 6: x+0
Reg 26: median+0
Reg 41: len+0
Variables:
  name: i.645
    offset 0
      (reg/v:SI 2 cx [orig:110 i.645 ] [110])
  name: median
    offset 0
      (reg/v:DF 26 xmm5 [orig:69 median ] [69])
  name: x
    offset 0
      (reg/v/f:DI 6 bp [orig:75 x ] [75])
  name: len
    offset 0
      (reg/v:SI 41 r12 [orig:76 len ] [76])
  name: c
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -48 [0xffffffffffffffd0])) [34 c+0 S8 A8])

OUT:
Stack adjustment: 96
Reg 2: i.645+0
Reg 6: x+0
Reg 26: median+0
Reg 41: len+0
Variables:
  name: median
    offset 0
      (reg/v:DF 26 xmm5 [orig:69 median ] [69])
  name: x
    offset 0
      (reg/v/f:DI 6 bp [orig:75 x ] [75])
  name: i.645
    offset 0
      (reg/v:SI 2 cx [orig:110 i.645 ] [110])
  name: c
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -48 [0xffffffffffffffd0])) [34 c+0 S8 A8])
  name: len
    offset 0
      (reg/v:SI 41 r12 [orig:76 len ] [76])


Basic block 11:
IN:
Stack adjustment: 96
Reg 2: i.645+0
Reg 6: x+0
Reg 26: median+0
Reg 41: len+0
Variables:
  name: median
    offset 0
      (reg/v:DF 26 xmm5 [orig:69 median ] [69])
  name: x
    offset 0
      (reg/v/f:DI 6 bp [orig:75 x ] [75])
  name: i.645
    offset 0
      (reg/v:SI 2 cx [orig:110 i.645 ] [110])
  name: c
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -48 [0xffffffffffffffd0])) [34 c+0 S8 A8])
  name: len
    offset 0
      (reg/v:SI 41 r12 [orig:76 len ] [76])

OUT:
Stack adjustment: 96
Reg 2: i.645+0
Reg 6: x+0
Reg 26: median+0
Reg 41: len+0
Variables:
  name: median
    offset 0
      (reg/v:DF 26 xmm5 [orig:69 median ] [69])
  name: x
    offset 0
      (reg/v/f:DI 6 bp [orig:75 x ] [75])
  name: i.645
    offset 0
      (reg/v:SI 2 cx [orig:110 i.645 ] [110])
  name: c
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -48 [0xffffffffffffffd0])) [34 c+0 S8 A8])
  name: len
    offset 0
      (reg/v:SI 41 r12 [orig:76 len ] [76])


Basic block 12:
IN:
Stack adjustment: 96
Reg 2: i.645+0
Reg 6: x+0
Reg 26: median+0
Reg 41: len+0
Variables:
  name: median
    offset 0
      (reg/v:DF 26 xmm5 [orig:69 median ] [69])
  name: x
    offset 0
      (reg/v/f:DI 6 bp [orig:75 x ] [75])
  name: i.645
    offset 0
      (reg/v:SI 2 cx [orig:110 i.645 ] [110])
  name: c
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -48 [0xffffffffffffffd0])) [34 c+0 S8 A8])
  name: len
    offset 0
      (reg/v:SI 41 r12 [orig:76 len ] [76])

OUT:
Stack adjustment: 96
Reg 2: i.645+0
Reg 6: x+0
Reg 26: median+0
Reg 41: len+0
Variables:
  name: median
    offset 0
      (reg/v:DF 26 xmm5 [orig:69 median ] [69])
  name: x
    offset 0
      (reg/v/f:DI 6 bp [orig:75 x ] [75])
  name: i.645
    offset 0
      (reg/v:SI 2 cx [orig:110 i.645 ] [110])
  name: c
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -48 [0xffffffffffffffd0])) [34 c+0 S8 A8])
  name: len
    offset 0
      (reg/v:SI 41 r12 [orig:76 len ] [76])


Basic block 13:
IN:
Stack adjustment: 96
Reg 2: i.645+0
Reg 6: x+0
Reg 26: median+0
Reg 41: len+0
Variables:
  name: median
    offset 0
      (reg/v:DF 26 xmm5 [orig:69 median ] [69])
  name: x
    offset 0
      (reg/v/f:DI 6 bp [orig:75 x ] [75])
  name: i.645
    offset 0
      (reg/v:SI 2 cx [orig:110 i.645 ] [110])
  name: c
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -48 [0xffffffffffffffd0])) [34 c+0 S8 A8])
  name: len
    offset 0
      (reg/v:SI 41 r12 [orig:76 len ] [76])

OUT:
Stack adjustment: 96
Reg 2: i.645+0
Reg 6: x+0
Reg 26: median+0
Reg 41: len+0
Variables:
  name: median
    offset 0
      (reg/v:DF 26 xmm5 [orig:69 median ] [69])
  name: x
    offset 0
      (reg/v/f:DI 6 bp [orig:75 x ] [75])
  name: i.645
    offset 0
      (reg/v:SI 2 cx [orig:110 i.645 ] [110])
  name: c
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -48 [0xffffffffffffffd0])) [34 c+0 S8 A8])
  name: len
    offset 0
      (reg/v:SI 41 r12 [orig:76 len ] [76])


Basic block 14:
IN:
Stack adjustment: 96
Reg 2: i.645+0
Reg 6: x+0
Reg 26: median+0
Reg 41: len+0
Variables:
  name: median
    offset 0
      (reg/v:DF 26 xmm5 [orig:69 median ] [69])
  name: x
    offset 0
      (reg/v/f:DI 6 bp [orig:75 x ] [75])
  name: i.645
    offset 0
      (reg/v:SI 2 cx [orig:110 i.645 ] [110])
  name: c
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -48 [0xffffffffffffffd0])) [34 c+0 S8 A8])
  name: len
    offset 0
      (reg/v:SI 41 r12 [orig:76 len ] [76])

OUT:
Stack adjustment: 96
Reg 2: i.645+0
Reg 6: x+0
Reg 26: median+0
Reg 41: len+0
Variables:
  name: median
    offset 0
      (reg/v:DF 26 xmm5 [orig:69 median ] [69])
  name: x
    offset 0
      (reg/v/f:DI 6 bp [orig:75 x ] [75])
  name: i.645
    offset 0
      (reg/v:SI 2 cx [orig:110 i.645 ] [110])
  name: c
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -48 [0xffffffffffffffd0])) [34 c+0 S8 A8])
  name: len
    offset 0
      (reg/v:SI 41 r12 [orig:76 len ] [76])


Basic block 15:
IN:
Stack adjustment: 96
Reg 2: i.645+0
Reg 6: x+0
Reg 26: median+0
Reg 41: len+0
Variables:
  name: median
    offset 0
      (reg/v:DF 26 xmm5 [orig:69 median ] [69])
  name: x
    offset 0
      (reg/v/f:DI 6 bp [orig:75 x ] [75])
  name: i.645
    offset 0
      (reg/v:SI 2 cx [orig:110 i.645 ] [110])
  name: c
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -48 [0xffffffffffffffd0])) [34 c+0 S8 A8])
  name: len
    offset 0
      (reg/v:SI 41 r12 [orig:76 len ] [76])

OUT:
Stack adjustment: 96
Reg 2: i.645+0
Reg 6: x+0
Reg 26: median+0
Reg 41: len+0
Variables:
  name: median
    offset 0
      (reg/v:DF 26 xmm5 [orig:69 median ] [69])
  name: x
    offset 0
      (reg/v/f:DI 6 bp [orig:75 x ] [75])
  name: i.645
    offset 0
      (reg/v:SI 2 cx [orig:110 i.645 ] [110])
  name: c
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -48 [0xffffffffffffffd0])) [34 c+0 S8 A8])
  name: len
    offset 0
      (reg/v:SI 41 r12 [orig:76 len ] [76])


Basic block 16:
IN:
Stack adjustment: 96
Reg 2: i.645+0
Reg 6: x+0
Reg 26: median+0
Reg 41: len+0
Variables:
  name: median
    offset 0
      (reg/v:DF 26 xmm5 [orig:69 median ] [69])
  name: x
    offset 0
      (reg/v/f:DI 6 bp [orig:75 x ] [75])
  name: i.645
    offset 0
      (reg/v:SI 2 cx [orig:110 i.645 ] [110])
  name: c
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -48 [0xffffffffffffffd0])) [34 c+0 S8 A8])
  name: len
    offset 0
      (reg/v:SI 41 r12 [orig:76 len ] [76])

OUT:
Stack adjustment: 96
Reg 2: i.645+0
Reg 6: x+0
Reg 26: median+0
Reg 41: len+0
Variables:
  name: median
    offset 0
      (reg/v:DF 26 xmm5 [orig:69 median ] [69])
  name: x
    offset 0
      (reg/v/f:DI 6 bp [orig:75 x ] [75])
  name: i.645
    offset 0
      (reg/v:SI 2 cx [orig:110 i.645 ] [110])
  name: c
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -48 [0xffffffffffffffd0])) [34 c+0 S8 A8])
  name: len
    offset 0
      (reg/v:SI 41 r12 [orig:76 len ] [76])


Basic block 17:
IN:
Stack adjustment: 96
Reg 2: i.645+0
Reg 6: x+0
Reg 26: median+0
Reg 41: len+0
Variables:
  name: median
    offset 0
      (reg/v:DF 26 xmm5 [orig:69 median ] [69])
  name: x
    offset 0
      (reg/v/f:DI 6 bp [orig:75 x ] [75])
  name: i.645
    offset 0
      (reg/v:SI 2 cx [orig:110 i.645 ] [110])
  name: c
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -48 [0xffffffffffffffd0])) [34 c+0 S8 A8])
  name: len
    offset 0
      (reg/v:SI 41 r12 [orig:76 len ] [76])

OUT:
Stack adjustment: 96
Reg 6: x+0
Reg 41: len+0
Variables:
  name: MAD
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -40 [0xffffffffffffffd8])) [33 MAD+0 S8 A8])
  name: x
    offset 0
      (reg/v/f:DI 6 bp [orig:75 x ] [75])
  name: len
    offset 0
      (reg/v:SI 41 r12 [orig:76 len ] [76])
  name: c
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -48 [0xffffffffffffffd0])) [34 c+0 S8 A8])


Basic block 18:
IN:
Stack adjustment: 96
Reg 6: x+0
Reg 28: weightedsum+0
Reg 41: len+0
Reg 45: sum+0
Variables:
  name: MAD
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -40 [0xffffffffffffffd8])) [33 MAD+0 S8 A8])
  name: weightedsum
    offset 0
      (reg/v:DF 28 xmm7 [orig:65 weightedsum ] [65])
  name: sum
    offset 0
      (reg/v:DF 45 xmm8 [orig:64 sum ] [64])
  name: c
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -48 [0xffffffffffffffd0])) [34 c+0 S8 A8])
  name: x
    offset 0
      (reg/v/f:DI 6 bp [orig:75 x ] [75])
  name: len
    offset 0
      (reg/v:SI 41 r12 [orig:76 len ] [76])

OUT:
Stack adjustment: 96
Reg 4: weightedsum+0
Reg 22: y+0
Reg 23: w+0
Reg 25: weightedsum+0
Reg 26: median+0
Reg 41: len+0
Reg 45: sum+0
Variables:
  name: w
    offset 0
      (reg/v:DF 23 xmm2 [orig:166 w ] [166])
  name: MAD
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -40 [0xffffffffffffffd8])) [33 MAD+0 S8 A8])
  name: weightedsum
    offset 0
      (reg/v:DF 25 xmm4 [orig:156 weightedsum ] [156])
      (reg:DI 4 si [orig:96 weightedsum ] [96])
  name: sum
    offset 0
      (reg:DI 0 ax [orig:168 sum ] [168])
      (reg/v:DF 45 xmm8 [orig:64 sum ] [64])
  name: c
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -48 [0xffffffffffffffd0])) [34 c+0 S8 A8])
  name: y
    offset 0
      (reg/v:DF 22 xmm1 [orig:161 y ] [161])
  name: median
    offset 0
      (reg/v:DF 26 xmm5 [orig:69 median ] [69])
  name: len
    offset 0
      (reg/v:SI 41 r12 [orig:76 len ] [76])


Basic block 19:
IN:
Stack adjustment: 96
Reg 4: weightedsum+0
Reg 22: y+0
Reg 23: w+0
Reg 25: weightedsum+0
Reg 26: median+0
Reg 41: len+0
Reg 45: sum+0
Variables:
  name: MAD
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -40 [0xffffffffffffffd8])) [33 MAD+0 S8 A8])
  name: weightedsum
    offset 0
      (reg/v:DF 25 xmm4 [orig:156 weightedsum ] [156])
      (reg:DI 4 si [orig:96 weightedsum ] [96])
  name: sum
    offset 0
      (reg:DI 0 ax [orig:168 sum ] [168])
      (reg/v:DF 45 xmm8 [orig:64 sum ] [64])
  name: c
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -48 [0xffffffffffffffd0])) [34 c+0 S8 A8])
  name: w
    offset 0
      (reg/v:DF 23 xmm2 [orig:166 w ] [166])
  name: median
    offset 0
      (reg/v:DF 26 xmm5 [orig:69 median ] [69])
  name: len
    offset 0
      (reg/v:SI 41 r12 [orig:76 len ] [76])
  name: y
    offset 0
      (reg/v:DF 22 xmm1 [orig:161 y ] [161])

OUT:
Stack adjustment: 96
Reg 4: weightedsum+0
Reg 22: y+0
Reg 23: w+0
Reg 25: weightedsum+0
Reg 26: median+0
Reg 28: weightedsum+0
Reg 41: len+0
Reg 45: sum+0
Variables:
  name: MAD
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -40 [0xffffffffffffffd8])) [33 MAD+0 S8 A8])
  name: y
    offset 0
      (reg/v:DF 22 xmm1 [orig:161 y ] [161])
  name: weightedsum
    offset 0
      (reg/v:DF 28 xmm7 [orig:65 weightedsum ] [65])
      (reg/v:DF 25 xmm4 [orig:156 weightedsum ] [156])
      (reg:DI 4 si [orig:96 weightedsum ] [96])
  name: sum
    offset 0
      (reg/v:DF 45 xmm8 [orig:64 sum ] [64])
  name: c
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -48 [0xffffffffffffffd0])) [34 c+0 S8 A8])
  name: w
    offset 0
      (reg/v:DF 23 xmm2 [orig:166 w ] [166])
  name: median
    offset 0
      (reg/v:DF 26 xmm5 [orig:69 median ] [69])
  name: len
    offset 0
      (reg/v:SI 41 r12 [orig:76 len ] [76])
  name: i
    offset 0
      (reg:DI 0 ax [orig:157 i ] [157])


Basic block 20:
IN:
Stack adjustment: 96
Reg 4: weightedsum+0
Reg 22: y+0
Reg 23: w+0
Reg 25: weightedsum+0
Reg 26: median+0
Reg 28: weightedsum+0
Reg 41: len+0
Reg 45: sum+0
Variables:
  name: c
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -48 [0xffffffffffffffd0])) [34 c+0 S8 A8])
  name: MAD
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -40 [0xffffffffffffffd8])) [33 MAD+0 S8 A8])
  name: weightedsum
    offset 0
      (reg/v:DF 28 xmm7 [orig:65 weightedsum ] [65])
      (reg/v:DF 25 xmm4 [orig:156 weightedsum ] [156])
      (reg:DI 4 si [orig:96 weightedsum ] [96])
  name: sum
    offset 0
      (reg/v:DF 45 xmm8 [orig:64 sum ] [64])
  name: y
    offset 0
      (reg/v:DF 22 xmm1 [orig:161 y ] [161])
  name: w
    offset 0
      (reg/v:DF 23 xmm2 [orig:166 w ] [166])
  name: median
    offset 0
      (reg/v:DF 26 xmm5 [orig:69 median ] [69])
  name: len
    offset 0
      (reg/v:SI 41 r12 [orig:76 len ] [76])
  name: i
    offset 0
      (reg:DI 0 ax [orig:157 i ] [157])

OUT:
Stack adjustment: 96
Reg 4: weightedsum+0
Reg 22: y+0
Reg 23: w+0
Reg 25: weightedsum+0
Reg 26: median+0
Reg 28: weightedsum+0
Reg 41: len+0
Reg 45: sum+0
Variables:
  name: c
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -48 [0xffffffffffffffd0])) [34 c+0 S8 A8])
  name: MAD
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -40 [0xffffffffffffffd8])) [33 MAD+0 S8 A8])
  name: weightedsum
    offset 0
      (reg/v:DF 28 xmm7 [orig:65 weightedsum ] [65])
      (reg/v:DF 25 xmm4 [orig:156 weightedsum ] [156])
      (reg:DI 4 si [orig:96 weightedsum ] [96])
  name: sum
    offset 0
      (reg/v:DF 45 xmm8 [orig:64 sum ] [64])
  name: y
    offset 0
      (reg/v:DF 22 xmm1 [orig:161 y ] [161])
  name: w
    offset 0
      (reg/v:DF 23 xmm2 [orig:166 w ] [166])
  name: median
    offset 0
      (reg/v:DF 26 xmm5 [orig:69 median ] [69])
  name: len
    offset 0
      (reg/v:SI 41 r12 [orig:76 len ] [76])
  name: i
    offset 0
      (reg:DI 0 ax [orig:157 i ] [157])


Basic block 21:
IN:
Stack adjustment: 96
Reg 4: weightedsum+0
Reg 22: y+0
Reg 23: w+0
Reg 25: weightedsum+0
Reg 26: median+0
Reg 28: weightedsum+0
Reg 41: len+0
Reg 45: sum+0
Variables:
  name: c
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -48 [0xffffffffffffffd0])) [34 c+0 S8 A8])
  name: MAD
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -40 [0xffffffffffffffd8])) [33 MAD+0 S8 A8])
  name: weightedsum
    offset 0
      (reg/v:DF 28 xmm7 [orig:65 weightedsum ] [65])
      (reg/v:DF 25 xmm4 [orig:156 weightedsum ] [156])
      (reg:DI 4 si [orig:96 weightedsum ] [96])
  name: sum
    offset 0
      (reg/v:DF 45 xmm8 [orig:64 sum ] [64])
  name: y
    offset 0
      (reg/v:DF 22 xmm1 [orig:161 y ] [161])
  name: w
    offset 0
      (reg/v:DF 23 xmm2 [orig:166 w ] [166])
  name: median
    offset 0
      (reg/v:DF 26 xmm5 [orig:69 median ] [69])
  name: len
    offset 0
      (reg/v:SI 41 r12 [orig:76 len ] [76])
  name: i
    offset 0
      (reg:DI 0 ax [orig:157 i ] [157])

OUT:
Stack adjustment: 96
Reg 4: weightedsum+0
Reg 22: y+0
Reg 23: w+0
Reg 25: weightedsum+0
Reg 26: median+0
Reg 28: weightedsum+0
Reg 41: len+0
Reg 45: sum+0
Variables:
  name: c
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -48 [0xffffffffffffffd0])) [34 c+0 S8 A8])
  name: MAD
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -40 [0xffffffffffffffd8])) [33 MAD+0 S8 A8])
  name: weightedsum
    offset 0
      (reg/v:DF 28 xmm7 [orig:65 weightedsum ] [65])
      (reg/v:DF 25 xmm4 [orig:156 weightedsum ] [156])
      (reg:DI 4 si [orig:96 weightedsum ] [96])
  name: sum
    offset 0
      (reg/v:DF 45 xmm8 [orig:64 sum ] [64])
  name: y
    offset 0
      (reg/v:DF 22 xmm1 [orig:161 y ] [161])
  name: w
    offset 0
      (reg/v:DF 23 xmm2 [orig:166 w ] [166])
  name: median
    offset 0
      (reg/v:DF 26 xmm5 [orig:69 median ] [69])
  name: len
    offset 0
      (reg/v:SI 41 r12 [orig:76 len ] [76])
  name: i
    offset 0
      (reg:DI 0 ax [orig:157 i ] [157])


Basic block 22:
IN:
Stack adjustment: 96
Reg 4: weightedsum+0
Reg 22: y+0
Reg 23: w+0
Reg 25: weightedsum+0
Reg 26: median+0
Reg 28: weightedsum+0
Reg 41: len+0
Reg 45: sum+0
Variables:
  name: c
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -48 [0xffffffffffffffd0])) [34 c+0 S8 A8])
  name: MAD
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -40 [0xffffffffffffffd8])) [33 MAD+0 S8 A8])
  name: weightedsum
    offset 0
      (reg/v:DF 28 xmm7 [orig:65 weightedsum ] [65])
      (reg/v:DF 25 xmm4 [orig:156 weightedsum ] [156])
      (reg:DI 4 si [orig:96 weightedsum ] [96])
  name: sum
    offset 0
      (reg/v:DF 45 xmm8 [orig:64 sum ] [64])
  name: y
    offset 0
      (reg/v:DF 22 xmm1 [orig:161 y ] [161])
  name: w
    offset 0
      (reg/v:DF 23 xmm2 [orig:166 w ] [166])
  name: median
    offset 0
      (reg/v:DF 26 xmm5 [orig:69 median ] [69])
  name: len
    offset 0
      (reg/v:SI 41 r12 [orig:76 len ] [76])
  name: i
    offset 0
      (reg:DI 0 ax [orig:157 i ] [157])

OUT:
Stack adjustment: 96
Reg 4: weightedsum+0
Reg 22: y+0
Reg 23: w+0
Reg 25: weightedsum+0
Reg 26: median+0
Reg 28: weightedsum+0
Reg 41: len+0
Reg 45: sum+0
Variables:
  name: c
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -48 [0xffffffffffffffd0])) [34 c+0 S8 A8])
  name: MAD
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -40 [0xffffffffffffffd8])) [33 MAD+0 S8 A8])
  name: weightedsum
    offset 0
      (reg/v:DF 28 xmm7 [orig:65 weightedsum ] [65])
      (reg/v:DF 25 xmm4 [orig:156 weightedsum ] [156])
      (reg:DI 4 si [orig:96 weightedsum ] [96])
  name: sum
    offset 0
      (reg/v:DF 45 xmm8 [orig:64 sum ] [64])
  name: y
    offset 0
      (reg/v:DF 22 xmm1 [orig:161 y ] [161])
  name: w
    offset 0
      (reg/v:DF 23 xmm2 [orig:166 w ] [166])
  name: median
    offset 0
      (reg/v:DF 26 xmm5 [orig:69 median ] [69])
  name: len
    offset 0
      (reg/v:SI 41 r12 [orig:76 len ] [76])
  name: i
    offset 0
      (reg:DI 0 ax [orig:157 i ] [157])


Basic block 23:
IN:
Stack adjustment: 96
Reg 4: weightedsum+0
Reg 22: y+0
Reg 23: w+0
Reg 25: weightedsum+0
Reg 26: median+0
Reg 28: weightedsum+0
Reg 41: len+0
Reg 45: sum+0
Variables:
  name: c
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -48 [0xffffffffffffffd0])) [34 c+0 S8 A8])
  name: MAD
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -40 [0xffffffffffffffd8])) [33 MAD+0 S8 A8])
  name: weightedsum
    offset 0
      (reg/v:DF 28 xmm7 [orig:65 weightedsum ] [65])
      (reg/v:DF 25 xmm4 [orig:156 weightedsum ] [156])
      (reg:DI 4 si [orig:96 weightedsum ] [96])
  name: sum
    offset 0
      (reg/v:DF 45 xmm8 [orig:64 sum ] [64])
  name: y
    offset 0
      (reg/v:DF 22 xmm1 [orig:161 y ] [161])
  name: w
    offset 0
      (reg/v:DF 23 xmm2 [orig:166 w ] [166])
  name: median
    offset 0
      (reg/v:DF 26 xmm5 [orig:69 median ] [69])
  name: len
    offset 0
      (reg/v:SI 41 r12 [orig:76 len ] [76])
  name: i
    offset 0
      (reg:DI 0 ax [orig:157 i ] [157])

OUT:
Stack adjustment: 96
Reg 4: weightedsum+0
Reg 22: y+0
Reg 23: w+0
Reg 26: median+0
Reg 28: weightedsum+0
Reg 41: len+0
Reg 45: sum+0
Variables:
  name: c
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -48 [0xffffffffffffffd0])) [34 c+0 S8 A8])
  name: MAD
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -40 [0xffffffffffffffd8])) [33 MAD+0 S8 A8])
  name: weightedsum
    offset 0
      (reg:DI 4 si [orig:96 weightedsum ] [96])
      (reg/v:DF 28 xmm7 [orig:65 weightedsum ] [65])
  name: sum
    offset 0
      (reg/v:DF 45 xmm8 [orig:64 sum ] [64])
  name: y
    offset 0
      (reg/v:DF 22 xmm1 [orig:161 y ] [161])
  name: w
    offset 0
      (reg/v:DF 23 xmm2 [orig:166 w ] [166])
  name: median
    offset 0
      (reg/v:DF 26 xmm5 [orig:69 median ] [69])
  name: len
    offset 0
      (reg/v:SI 41 r12 [orig:76 len ] [76])
  name: i
    offset 0
      (reg:DI 0 ax [orig:157 i ] [157])


Basic block 24:
IN:
Stack adjustment: 96
Reg 4: weightedsum+0
Reg 22: y+0
Reg 23: w+0
Reg 26: median+0
Reg 28: weightedsum+0
Reg 41: len+0
Reg 45: sum+0
Variables:
  name: i
    offset 0
      (reg:DI 0 ax [orig:157 i ] [157])
  name: MAD
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -40 [0xffffffffffffffd8])) [33 MAD+0 S8 A8])
  name: weightedsum
    offset 0
      (reg:DI 4 si [orig:96 weightedsum ] [96])
      (reg/v:DF 28 xmm7 [orig:65 weightedsum ] [65])
  name: sum
    offset 0
      (reg/v:DF 45 xmm8 [orig:64 sum ] [64])
  name: y
    offset 0
      (reg/v:DF 22 xmm1 [orig:161 y ] [161])
  name: w
    offset 0
      (reg/v:DF 23 xmm2 [orig:166 w ] [166])
  name: len
    offset 0
      (reg/v:SI 41 r12 [orig:76 len ] [76])
  name: c
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -48 [0xffffffffffffffd0])) [34 c+0 S8 A8])
  name: median
    offset 0
      (reg/v:DF 26 xmm5 [orig:69 median ] [69])

OUT:
Stack adjustment: 96
Reg 4: weightedsum+0
Reg 22: y+0
Reg 23: w+0
Reg 26: median+0
Reg 28: weightedsum+0
Reg 41: len+0
Reg 45: sum+0
Variables:
  name: c
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -48 [0xffffffffffffffd0])) [34 c+0 S8 A8])
  name: MAD
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -40 [0xffffffffffffffd8])) [33 MAD+0 S8 A8])
  name: weightedsum
    offset 0
      (reg/v:DF 28 xmm7 [orig:65 weightedsum ] [65])
      (reg:DI 4 si [orig:96 weightedsum ] [96])
  name: sum
    offset 0
      (reg/v:DF 45 xmm8 [orig:64 sum ] [64])
  name: y
    offset 0
      (reg/v:DF 22 xmm1 [orig:161 y ] [161])
  name: w
    offset 0
      (reg/v:DF 23 xmm2 [orig:166 w ] [166])
  name: median
    offset 0
      (reg/v:DF 26 xmm5 [orig:69 median ] [69])
  name: len
    offset 0
      (reg/v:SI 41 r12 [orig:76 len ] [76])
  name: i
    offset 0
      (reg:DI 0 ax [orig:157 i ] [157])


Basic block 25:
IN:
Stack adjustment: 96
Reg 4: weightedsum+0
Reg 22: y+0
Reg 23: w+0
Reg 25: weightedsum+0
Reg 26: median+0
Reg 28: weightedsum+0
Reg 41: len+0
Reg 45: sum+0
Variables:
  name: i
    offset 0
      (reg:DI 0 ax [orig:157 i ] [157])
  name: MAD
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -40 [0xffffffffffffffd8])) [33 MAD+0 S8 A8])
  name: weightedsum
    offset 0
      (reg/v:DF 28 xmm7 [orig:65 weightedsum ] [65])
      (reg:DI 4 si [orig:96 weightedsum ] [96])
      (reg/v:DF 25 xmm4 [orig:156 weightedsum ] [156])
  name: sum
    offset 0
      (reg/v:DF 45 xmm8 [orig:64 sum ] [64])
  name: y
    offset 0
      (reg/v:DF 22 xmm1 [orig:161 y ] [161])
  name: w
    offset 0
      (reg/v:DF 23 xmm2 [orig:166 w ] [166])
  name: len
    offset 0
      (reg/v:SI 41 r12 [orig:76 len ] [76])
  name: c
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -48 [0xffffffffffffffd0])) [34 c+0 S8 A8])
  name: median
    offset 0
      (reg/v:DF 26 xmm5 [orig:69 median ] [69])

OUT:
Stack adjustment: 96
Reg 4: weightedsum+0
Reg 22: y+0
Reg 23: w+0
Reg 25: weightedsum+0
Reg 26: median+0
Reg 28: weightedsum+0
Reg 41: len+0
Reg 45: sum+0
Variables:
  name: c
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -48 [0xffffffffffffffd0])) [34 c+0 S8 A8])
  name: MAD
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -40 [0xffffffffffffffd8])) [33 MAD+0 S8 A8])
  name: weightedsum
    offset 0
      (reg:DI 4 si [orig:96 weightedsum ] [96])
      (reg/v:DF 28 xmm7 [orig:65 weightedsum ] [65])
      (reg/v:DF 25 xmm4 [orig:156 weightedsum ] [156])
  name: sum
    offset 0
      (reg/v:DF 45 xmm8 [orig:64 sum ] [64])
  name: y
    offset 0
      (reg/v:DF 22 xmm1 [orig:161 y ] [161])
  name: w
    offset 0
      (reg/v:DF 23 xmm2 [orig:166 w ] [166])
  name: median
    offset 0
      (reg/v:DF 26 xmm5 [orig:69 median ] [69])
  name: len
    offset 0
      (reg/v:SI 41 r12 [orig:76 len ] [76])
  name: i
    offset 0
      (reg:DI 0 ax [orig:157 i ] [157])


Basic block 26:
IN:
Stack adjustment: 96
Reg 4: weightedsum+0
Reg 22: y+0
Reg 23: w+0
Reg 25: weightedsum+0
Reg 26: median+0
Reg 28: weightedsum+0
Reg 41: len+0
Reg 45: sum+0
Variables:
  name: i
    offset 0
      (reg:DI 0 ax [orig:157 i ] [157])
  name: MAD
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -40 [0xffffffffffffffd8])) [33 MAD+0 S8 A8])
  name: weightedsum
    offset 0
      (reg:DI 4 si [orig:96 weightedsum ] [96])
      (reg/v:DF 28 xmm7 [orig:65 weightedsum ] [65])
      (reg/v:DF 25 xmm4 [orig:156 weightedsum ] [156])
  name: sum
    offset 0
      (reg/v:DF 45 xmm8 [orig:64 sum ] [64])
  name: y
    offset 0
      (reg/v:DF 22 xmm1 [orig:161 y ] [161])
  name: w
    offset 0
      (reg/v:DF 23 xmm2 [orig:166 w ] [166])
  name: len
    offset 0
      (reg/v:SI 41 r12 [orig:76 len ] [76])
  name: c
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -48 [0xffffffffffffffd0])) [34 c+0 S8 A8])
  name: median
    offset 0
      (reg/v:DF 26 xmm5 [orig:69 median ] [69])

OUT:
Stack adjustment: 96
Reg 4: weightedsum+0
Reg 22: y+0
Reg 23: w+0
Reg 25: weightedsum+0
Reg 26: median+0
Reg 28: weightedsum+0
Reg 41: len+0
Reg 45: sum+0
Variables:
  name: c
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -48 [0xffffffffffffffd0])) [34 c+0 S8 A8])
  name: MAD
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -40 [0xffffffffffffffd8])) [33 MAD+0 S8 A8])
  name: weightedsum
    offset 0
      (reg/v:DF 28 xmm7 [orig:65 weightedsum ] [65])
      (reg:DI 4 si [orig:96 weightedsum ] [96])
      (reg/v:DF 25 xmm4 [orig:156 weightedsum ] [156])
  name: sum
    offset 0
      (reg/v:DF 45 xmm8 [orig:64 sum ] [64])
  name: y
    offset 0
      (reg/v:DF 22 xmm1 [orig:161 y ] [161])
  name: w
    offset 0
      (reg/v:DF 23 xmm2 [orig:166 w ] [166])
  name: median
    offset 0
      (reg/v:DF 26 xmm5 [orig:69 median ] [69])
  name: len
    offset 0
      (reg/v:SI 41 r12 [orig:76 len ] [76])
  name: i
    offset 0
      (reg:DI 0 ax [orig:157 i ] [157])


Basic block 27:
IN:
Stack adjustment: 96
Reg 4: weightedsum+0
Reg 22: y+0
Reg 23: w+0
Reg 25: weightedsum+0
Reg 26: median+0
Reg 28: weightedsum+0
Reg 41: len+0
Reg 45: sum+0
Variables:
  name: i
    offset 0
      (reg:DI 0 ax [orig:157 i ] [157])
  name: MAD
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -40 [0xffffffffffffffd8])) [33 MAD+0 S8 A8])
  name: weightedsum
    offset 0
      (reg/v:DF 28 xmm7 [orig:65 weightedsum ] [65])
      (reg:DI 4 si [orig:96 weightedsum ] [96])
      (reg/v:DF 25 xmm4 [orig:156 weightedsum ] [156])
  name: sum
    offset 0
      (reg/v:DF 45 xmm8 [orig:64 sum ] [64])
  name: y
    offset 0
      (reg/v:DF 22 xmm1 [orig:161 y ] [161])
  name: w
    offset 0
      (reg/v:DF 23 xmm2 [orig:166 w ] [166])
  name: len
    offset 0
      (reg/v:SI 41 r12 [orig:76 len ] [76])
  name: c
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -48 [0xffffffffffffffd0])) [34 c+0 S8 A8])
  name: median
    offset 0
      (reg/v:DF 26 xmm5 [orig:69 median ] [69])

OUT:
Stack adjustment: 96
Reg 4: weightedsum+0
Reg 22: y+0
Reg 23: w+0
Reg 25: weightedsum+0
Reg 26: median+0
Reg 28: weightedsum+0
Reg 41: len+0
Reg 45: sum+0
Variables:
  name: c
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -48 [0xffffffffffffffd0])) [34 c+0 S8 A8])
  name: MAD
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -40 [0xffffffffffffffd8])) [33 MAD+0 S8 A8])
  name: weightedsum
    offset 0
      (reg:DI 4 si [orig:96 weightedsum ] [96])
      (reg/v:DF 28 xmm7 [orig:65 weightedsum ] [65])
      (reg/v:DF 25 xmm4 [orig:156 weightedsum ] [156])
  name: sum
    offset 0
      (reg/v:DF 45 xmm8 [orig:64 sum ] [64])
  name: y
    offset 0
      (reg/v:DF 22 xmm1 [orig:161 y ] [161])
  name: w
    offset 0
      (reg/v:DF 23 xmm2 [orig:166 w ] [166])
  name: median
    offset 0
      (reg/v:DF 26 xmm5 [orig:69 median ] [69])
  name: len
    offset 0
      (reg/v:SI 41 r12 [orig:76 len ] [76])
  name: i
    offset 0
      (reg:DI 0 ax [orig:157 i ] [157])


Basic block 28:
IN:
Stack adjustment: 96
Reg 4: weightedsum+0
Reg 22: y+0
Reg 23: w+0
Reg 25: weightedsum+0
Reg 26: median+0
Reg 28: weightedsum+0
Reg 41: len+0
Reg 45: sum+0
Variables:
  name: i
    offset 0
      (reg:DI 0 ax [orig:157 i ] [157])
  name: MAD
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -40 [0xffffffffffffffd8])) [33 MAD+0 S8 A8])
  name: weightedsum
    offset 0
      (reg:DI 4 si [orig:96 weightedsum ] [96])
      (reg/v:DF 28 xmm7 [orig:65 weightedsum ] [65])
      (reg/v:DF 25 xmm4 [orig:156 weightedsum ] [156])
  name: sum
    offset 0
      (reg/v:DF 45 xmm8 [orig:64 sum ] [64])
  name: y
    offset 0
      (reg/v:DF 22 xmm1 [orig:161 y ] [161])
  name: w
    offset 0
      (reg/v:DF 23 xmm2 [orig:166 w ] [166])
  name: len
    offset 0
      (reg/v:SI 41 r12 [orig:76 len ] [76])
  name: c
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -48 [0xffffffffffffffd0])) [34 c+0 S8 A8])
  name: median
    offset 0
      (reg/v:DF 26 xmm5 [orig:69 median ] [69])

OUT:
Stack adjustment: 96
Reg 4: weightedsum+0
Reg 22: y+0
Reg 23: w+0
Reg 25: weightedsum+0
Reg 26: median+0
Reg 28: weightedsum+0
Reg 41: len+0
Reg 45: sum+0
Variables:
  name: c
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -48 [0xffffffffffffffd0])) [34 c+0 S8 A8])
  name: MAD
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -40 [0xffffffffffffffd8])) [33 MAD+0 S8 A8])
  name: weightedsum
    offset 0
      (reg/v:DF 28 xmm7 [orig:65 weightedsum ] [65])
      (reg:DI 4 si [orig:96 weightedsum ] [96])
      (reg/v:DF 25 xmm4 [orig:156 weightedsum ] [156])
  name: sum
    offset 0
      (reg/v:DF 45 xmm8 [orig:64 sum ] [64])
  name: y
    offset 0
      (reg/v:DF 22 xmm1 [orig:161 y ] [161])
  name: w
    offset 0
      (reg/v:DF 23 xmm2 [orig:166 w ] [166])
  name: median
    offset 0
      (reg/v:DF 26 xmm5 [orig:69 median ] [69])
  name: len
    offset 0
      (reg/v:SI 41 r12 [orig:76 len ] [76])
  name: i
    offset 0
      (reg:DI 0 ax [orig:157 i ] [157])


Basic block 29:
IN:
Stack adjustment: 96
Reg 4: weightedsum+0
Reg 6: x+0
Reg 22: y+0
Reg 23: w+0
Reg 25: weightedsum+0
Reg 26: median+0
Reg 28: weightedsum+0
Reg 41: len+0
Reg 45: sum+0
Variables:
  name: i
    offset 0
      (reg/v:SI 0 ax [orig:67 i ] [67])
  name: MAD
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -40 [0xffffffffffffffd8])) [33 MAD+0 S8 A8])
  name: weightedsum
    offset 0
      (reg/v:DF 28 xmm7 [orig:65 weightedsum ] [65])
      (reg/v:DF 25 xmm4 [orig:227 weightedsum ] [227])
      (reg:DI 4 si [orig:96 weightedsum ] [96])
  name: sum
    offset 0
      (reg/v:DF 45 xmm8 [orig:64 sum ] [64])
  name: y
    offset 0
      (reg/v:DF 22 xmm1 [orig:161 y ] [161])
  name: w
    offset 0
      (reg/v:DF 23 xmm2 [orig:166 w ] [166])
  name: x
    offset 0
      (reg/v/f:DI 6 bp [orig:75 x ] [75])
  name: len
    offset 0
      (reg/v:SI 41 r12 [orig:76 len ] [76])
  name: c
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -48 [0xffffffffffffffd0])) [34 c+0 S8 A8])
  name: median
    offset 0
      (reg/v:DF 26 xmm5 [orig:69 median ] [69])

OUT:
Stack adjustment: 8
Reg 4: weightedsum+0
Reg 22: y+0
Reg 23: w+0
Reg 25: weightedsum+0
Reg 26: median+0
Reg 28: weightedsum+0
Reg 45: sum+0
Variables:
  name: i
    offset 0
      (reg/v:SI 0 ax [orig:67 i ] [67])
  name: MAD
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -40 [0xffffffffffffffd8])) [33 MAD+0 S8 A8])
  name: weightedsum
    offset 0
      (reg/v:DF 28 xmm7 [orig:65 weightedsum ] [65])
      (reg/v:DF 25 xmm4 [orig:227 weightedsum ] [227])
      (reg:DI 4 si [orig:96 weightedsum ] [96])
  name: sum
    offset 0
      (reg/v:DF 45 xmm8 [orig:64 sum ] [64])
  name: y
    offset 0
      (reg/v:DF 22 xmm1 [orig:161 y ] [161])
  name: w
    offset 0
      (reg/v:DF 23 xmm2 [orig:166 w ] [166])
  name: c
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -48 [0xffffffffffffffd0])) [34 c+0 S8 A8])
  name: median
    offset 0
      (reg/v:DF 26 xmm5 [orig:69 median ] [69])


Basic block 30:
IN:
Stack adjustment: 96
Reg 4: weightedsum+0
Reg 22: y+0
Reg 23: w+0
Reg 25: weightedsum+0
Reg 26: median+0
Reg 28: weightedsum+0
Reg 41: len+0
Reg 45: sum+0
Variables:
  name: c
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -48 [0xffffffffffffffd0])) [34 c+0 S8 A8])
  name: MAD
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -40 [0xffffffffffffffd8])) [33 MAD+0 S8 A8])
  name: weightedsum
    offset 0
      (reg:DI 4 si [orig:96 weightedsum ] [96])
      (reg/v:DF 28 xmm7 [orig:65 weightedsum ] [65])
      (reg/v:DF 25 xmm4 [orig:156 weightedsum ] [156])
  name: sum
    offset 0
      (reg/v:DF 45 xmm8 [orig:64 sum ] [64])
  name: y
    offset 0
      (reg/v:DF 22 xmm1 [orig:161 y ] [161])
  name: w
    offset 0
      (reg/v:DF 23 xmm2 [orig:166 w ] [166])
  name: median
    offset 0
      (reg/v:DF 26 xmm5 [orig:69 median ] [69])
  name: len
    offset 0
      (reg/v:SI 41 r12 [orig:76 len ] [76])
  name: i
    offset 0
      (reg:DI 0 ax [orig:157 i ] [157])

OUT:
Stack adjustment: 96
Reg 4: weightedsum+0
Reg 22: y+0
Reg 23: w+0
Reg 25: weightedsum+0
Reg 26: median+0
Reg 28: weightedsum+0
Reg 41: len+0
Reg 45: sum+0
Variables:
  name: c
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -48 [0xffffffffffffffd0])) [34 c+0 S8 A8])
  name: MAD
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -40 [0xffffffffffffffd8])) [33 MAD+0 S8 A8])
  name: weightedsum
    offset 0
      (reg:DI 4 si [orig:96 weightedsum ] [96])
      (reg/v:DF 28 xmm7 [orig:65 weightedsum ] [65])
      (reg/v:DF 25 xmm4 [orig:156 weightedsum ] [156])
  name: sum
    offset 0
      (reg/v:DF 45 xmm8 [orig:64 sum ] [64])
  name: y
    offset 0
      (reg/v:DF 22 xmm1 [orig:161 y ] [161])
  name: w
    offset 0
      (reg/v:DF 23 xmm2 [orig:166 w ] [166])
  name: median
    offset 0
      (reg/v:DF 26 xmm5 [orig:69 median ] [69])
  name: len
    offset 0
      (reg/v:SI 41 r12 [orig:76 len ] [76])
  name: i
    offset 0
      (reg:DI 0 ax [orig:157 i ] [157])


Basic block 31:
IN:
Stack adjustment: 96
Reg 4: weightedsum+0
Reg 22: y+0
Reg 23: w+0
Reg 25: weightedsum+0
Reg 26: median+0
Reg 28: weightedsum+0
Reg 41: len+0
Reg 45: sum+0
Variables:
  name: i
    offset 0
      (reg:DI 0 ax [orig:157 i ] [157])
  name: MAD
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -40 [0xffffffffffffffd8])) [33 MAD+0 S8 A8])
  name: weightedsum
    offset 0
      (reg:DI 4 si [orig:96 weightedsum ] [96])
      (reg/v:DF 28 xmm7 [orig:65 weightedsum ] [65])
      (reg/v:DF 25 xmm4 [orig:156 weightedsum ] [156])
  name: sum
    offset 0
      (reg/v:DF 45 xmm8 [orig:64 sum ] [64])
  name: y
    offset 0
      (reg/v:DF 22 xmm1 [orig:161 y ] [161])
  name: w
    offset 0
      (reg/v:DF 23 xmm2 [orig:166 w ] [166])
  name: len
    offset 0
      (reg/v:SI 41 r12 [orig:76 len ] [76])
  name: c
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -48 [0xffffffffffffffd0])) [34 c+0 S8 A8])
  name: median
    offset 0
      (reg/v:DF 26 xmm5 [orig:69 median ] [69])

OUT:
Stack adjustment: 96
Reg 4: weightedsum+0
Reg 22: y+0
Reg 23: w+0
Reg 25: weightedsum+0
Reg 26: median+0
Reg 28: sum+0
Reg 41: len+0
Variables:
  name: c
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -48 [0xffffffffffffffd0])) [34 c+0 S8 A8])
  name: MAD
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -40 [0xffffffffffffffd8])) [33 MAD+0 S8 A8])
  name: weightedsum
    offset 0
      (reg/v:DF 25 xmm4 [orig:201 weightedsum ] [201])
      (reg:DI 4 si [orig:96 weightedsum ] [96])
  name: sum
    offset 0
      (reg/v:DF 28 xmm7 [orig:202 sum ] [202])
  name: y
    offset 0
      (reg/v:DF 22 xmm1 [orig:161 y ] [161])
  name: w
    offset 0
      (reg/v:DF 23 xmm2 [orig:166 w ] [166])
  name: median
    offset 0
      (reg/v:DF 26 xmm5 [orig:69 median ] [69])
  name: len
    offset 0
      (reg/v:SI 41 r12 [orig:76 len ] [76])


Basic block 32:
IN:
Stack adjustment: 96
Reg 4: weightedsum+0
Reg 22: y+0
Reg 23: w+0
Reg 25: weightedsum+0
Reg 26: median+0
Reg 28: sum+0
Reg 41: len+0
Variables:
  name: c
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -48 [0xffffffffffffffd0])) [34 c+0 S8 A8])
  name: MAD
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -40 [0xffffffffffffffd8])) [33 MAD+0 S8 A8])
  name: weightedsum
    offset 0
      (reg/v:DF 25 xmm4 [orig:201 weightedsum ] [201])
      (reg:DI 4 si [orig:96 weightedsum ] [96])
  name: sum
    offset 0
      (reg/v:DF 28 xmm7 [orig:202 sum ] [202])
  name: y
    offset 0
      (reg/v:DF 22 xmm1 [orig:161 y ] [161])
  name: w
    offset 0
      (reg/v:DF 23 xmm2 [orig:166 w ] [166])
  name: median
    offset 0
      (reg/v:DF 26 xmm5 [orig:69 median ] [69])
  name: len
    offset 0
      (reg/v:SI 41 r12 [orig:76 len ] [76])

OUT:
Stack adjustment: 96
Reg 4: weightedsum+0
Reg 22: y+0
Reg 23: w+0
Reg 24: weightedsum+0
Reg 26: median+0
Reg 28: sum+0
Reg 41: len+0
Variables:
  name: c
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -48 [0xffffffffffffffd0])) [34 c+0 S8 A8])
  name: MAD
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -40 [0xffffffffffffffd8])) [33 MAD+0 S8 A8])
  name: weightedsum
    offset 0
      (reg:DI 4 si [orig:96 weightedsum ] [96])
      (reg/v:DF 24 xmm3 [orig:214 weightedsum ] [214])
  name: sum
    offset 0
      (reg/v:DF 28 xmm7 [orig:202 sum ] [202])
  name: y
    offset 0
      (reg/v:DF 22 xmm1 [orig:161 y ] [161])
  name: w
    offset 0
      (reg/v:DF 23 xmm2 [orig:166 w ] [166])
  name: median
    offset 0
      (reg/v:DF 26 xmm5 [orig:69 median ] [69])
  name: len
    offset 0
      (reg/v:SI 41 r12 [orig:76 len ] [76])


Basic block 33:
IN:
Stack adjustment: 96
Reg 4: weightedsum+0
Reg 22: y+0
Reg 23: w+0
Reg 24: weightedsum+0
Reg 26: median+0
Reg 28: sum+0
Reg 41: len+0
Variables:
  name: c
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -48 [0xffffffffffffffd0])) [34 c+0 S8 A8])
  name: MAD
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -40 [0xffffffffffffffd8])) [33 MAD+0 S8 A8])
  name: weightedsum
    offset 0
      (reg:DI 4 si [orig:96 weightedsum ] [96])
      (reg/v:DF 24 xmm3 [orig:214 weightedsum ] [214])
  name: sum
    offset 0
      (reg/v:DF 28 xmm7 [orig:202 sum ] [202])
  name: y
    offset 0
      (reg/v:DF 22 xmm1 [orig:161 y ] [161])
  name: w
    offset 0
      (reg/v:DF 23 xmm2 [orig:166 w ] [166])
  name: median
    offset 0
      (reg/v:DF 26 xmm5 [orig:69 median ] [69])
  name: len
    offset 0
      (reg/v:SI 41 r12 [orig:76 len ] [76])

OUT:
Stack adjustment: 96
Reg 4: weightedsum+0
Reg 22: y+0
Reg 23: w+0
Reg 25: weightedsum+0
Reg 26: median+0
Reg 28: sum+0
Reg 41: len+0
Reg 45: sum+0
Variables:
  name: c
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -48 [0xffffffffffffffd0])) [34 c+0 S8 A8])
  name: MAD
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -40 [0xffffffffffffffd8])) [33 MAD+0 S8 A8])
  name: weightedsum
    offset 0
      (reg:DI 4 si [orig:96 weightedsum ] [96])
      (reg/v:DF 25 xmm4 [orig:227 weightedsum ] [227])
  name: sum
    offset 0
      (reg/v:DF 45 xmm8 [orig:228 sum ] [228])
      (reg/v:DF 28 xmm7 [orig:202 sum ] [202])
  name: y
    offset 0
      (reg/v:DF 22 xmm1 [orig:161 y ] [161])
  name: w
    offset 0
      (reg/v:DF 23 xmm2 [orig:166 w ] [166])
  name: median
    offset 0
      (reg/v:DF 26 xmm5 [orig:69 median ] [69])
  name: len
    offset 0
      (reg/v:SI 41 r12 [orig:76 len ] [76])


Basic block 34:
IN:
Stack adjustment: 96
Reg 4: weightedsum+0
Reg 22: y+0
Reg 23: w+0
Reg 25: weightedsum+0
Reg 26: median+0
Reg 28: sum+0
Reg 41: len+0
Reg 45: sum+0
Variables:
  name: MAD
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -40 [0xffffffffffffffd8])) [33 MAD+0 S8 A8])
  name: weightedsum
    offset 0
      (reg:DI 4 si [orig:96 weightedsum ] [96])
      (reg/v:DF 25 xmm4 [orig:227 weightedsum ] [227])
  name: sum
    offset 0
      (reg/v:DF 45 xmm8 [orig:228 sum ] [228])
      (reg/v:DF 28 xmm7 [orig:202 sum ] [202])
  name: y
    offset 0
      (reg/v:DF 22 xmm1 [orig:161 y ] [161])
  name: w
    offset 0
      (reg/v:DF 23 xmm2 [orig:166 w ] [166])
  name: len
    offset 0
      (reg/v:SI 41 r12 [orig:76 len ] [76])
  name: c
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -48 [0xffffffffffffffd0])) [34 c+0 S8 A8])
  name: median
    offset 0
      (reg/v:DF 26 xmm5 [orig:69 median ] [69])

OUT:
Stack adjustment: 96
Reg 4: weightedsum+0
Reg 22: y+0
Reg 23: w+0
Reg 25: weightedsum+0
Reg 26: median+0
Reg 28: weightedsum+0
Reg 41: len+0
Reg 45: sum+0
Variables:
  name: c
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -48 [0xffffffffffffffd0])) [34 c+0 S8 A8])
  name: MAD
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -40 [0xffffffffffffffd8])) [33 MAD+0 S8 A8])
  name: weightedsum
    offset 0
      (reg/v:DF 28 xmm7 [orig:65 weightedsum ] [65])
      (reg/v:DF 25 xmm4 [orig:227 weightedsum ] [227])
      (reg:DI 4 si [orig:96 weightedsum ] [96])
  name: sum
    offset 0
      (reg/v:DF 45 xmm8 [orig:228 sum ] [228])
  name: y
    offset 0
      (reg/v:DF 22 xmm1 [orig:161 y ] [161])
  name: w
    offset 0
      (reg/v:DF 23 xmm2 [orig:166 w ] [166])
  name: median
    offset 0
      (reg/v:DF 26 xmm5 [orig:69 median ] [69])
  name: len
    offset 0
      (reg/v:SI 41 r12 [orig:76 len ] [76])
  name: i
    offset 0
      (reg/v:SI 0 ax [orig:67 i ] [67])


Basic block 35:
IN:
Stack adjustment: 96
Reg 4: weightedsum+0
Reg 22: y+0
Reg 23: w+0
Reg 25: weightedsum+0
Reg 26: median+0
Reg 28: weightedsum+0
Reg 41: len+0
Reg 45: sum+0
Variables:
  name: i
    offset 0
      (reg:DI 0 ax [orig:157 i ] [157])
  name: MAD
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -40 [0xffffffffffffffd8])) [33 MAD+0 S8 A8])
  name: weightedsum
    offset 0
      (reg/v:DF 28 xmm7 [orig:65 weightedsum ] [65])
      (reg:DI 4 si [orig:96 weightedsum ] [96])
      (reg/v:DF 25 xmm4 [orig:156 weightedsum ] [156])
  name: sum
    offset 0
      (reg/v:DF 45 xmm8 [orig:64 sum ] [64])
  name: y
    offset 0
      (reg/v:DF 22 xmm1 [orig:161 y ] [161])
  name: w
    offset 0
      (reg/v:DF 23 xmm2 [orig:166 w ] [166])
  name: len
    offset 0
      (reg/v:SI 41 r12 [orig:76 len ] [76])
  name: c
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -48 [0xffffffffffffffd0])) [34 c+0 S8 A8])
  name: median
    offset 0
      (reg/v:DF 26 xmm5 [orig:69 median ] [69])

OUT:
Stack adjustment: 96
Reg 4: weightedsum+0
Reg 22: y+0
Reg 23: w+0
Reg 25: weightedsum+0
Reg 26: median+0
Reg 28: weightedsum+0
Reg 41: len+0
Reg 45: sum+0
Variables:
  name: i
    offset 0
      (reg:DI 0 ax [orig:157 i ] [157])
  name: MAD
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -40 [0xffffffffffffffd8])) [33 MAD+0 S8 A8])
  name: weightedsum
    offset 0
      (reg:DI 4 si [orig:96 weightedsum ] [96])
      (reg/v:DF 28 xmm7 [orig:65 weightedsum ] [65])
      (reg/v:DF 25 xmm4 [orig:156 weightedsum ] [156])
  name: sum
    offset 0
      (reg/v:DF 45 xmm8 [orig:64 sum ] [64])
  name: y
    offset 0
      (reg/v:DF 22 xmm1 [orig:161 y ] [161])
  name: w
    offset 0
      (reg/v:DF 23 xmm2 [orig:166 w ] [166])
  name: len
    offset 0
      (reg/v:SI 41 r12 [orig:76 len ] [76])
  name: c
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -48 [0xffffffffffffffd0])) [34 c+0 S8 A8])
  name: median
    offset 0
      (reg/v:DF 26 xmm5 [orig:69 median ] [69])


Basic block 36:
IN:
Stack adjustment: 96
Reg 4: weightedsum+0
Reg 22: y+0
Reg 23: w+0
Reg 25: weightedsum+0
Reg 26: median+0
Reg 28: weightedsum+0
Reg 41: len+0
Reg 45: sum+0
Variables:
  name: c
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -48 [0xffffffffffffffd0])) [34 c+0 S8 A8])
  name: MAD
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -40 [0xffffffffffffffd8])) [33 MAD+0 S8 A8])
  name: weightedsum
    offset 0
      (reg:DI 4 si [orig:96 weightedsum ] [96])
      (reg/v:DF 28 xmm7 [orig:65 weightedsum ] [65])
      (reg/v:DF 25 xmm4 [orig:156 weightedsum ] [156])
  name: sum
    offset 0
      (reg/v:DF 45 xmm8 [orig:64 sum ] [64])
  name: y
    offset 0
      (reg/v:DF 22 xmm1 [orig:161 y ] [161])
  name: w
    offset 0
      (reg/v:DF 23 xmm2 [orig:166 w ] [166])
  name: median
    offset 0
      (reg/v:DF 26 xmm5 [orig:69 median ] [69])
  name: len
    offset 0
      (reg/v:SI 41 r12 [orig:76 len ] [76])
  name: i
    offset 0
      (reg:DI 0 ax [orig:157 i ] [157])

OUT:
Stack adjustment: 96
Reg 4: weightedsum+0
Reg 22: y+0
Reg 23: w+0
Reg 25: weightedsum+0
Reg 26: median+0
Reg 28: weightedsum+0
Reg 41: len+0
Reg 45: sum+0
Variables:
  name: c
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -48 [0xffffffffffffffd0])) [34 c+0 S8 A8])
  name: MAD
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -40 [0xffffffffffffffd8])) [33 MAD+0 S8 A8])
  name: weightedsum
    offset 0
      (reg:DI 4 si [orig:96 weightedsum ] [96])
      (reg/v:DF 28 xmm7 [orig:65 weightedsum ] [65])
      (reg/v:DF 25 xmm4 [orig:156 weightedsum ] [156])
  name: sum
    offset 0
      (reg/v:DF 45 xmm8 [orig:64 sum ] [64])
  name: y
    offset 0
      (reg/v:DF 22 xmm1 [orig:161 y ] [161])
  name: w
    offset 0
      (reg/v:DF 23 xmm2 [orig:166 w ] [166])
  name: median
    offset 0
      (reg/v:DF 26 xmm5 [orig:69 median ] [69])
  name: len
    offset 0
      (reg/v:SI 41 r12 [orig:76 len ] [76])
  name: i
    offset 0
      (reg:DI 0 ax [orig:157 i ] [157])


Basic block 37:
IN:
Stack adjustment: 96
Reg 4: weightedsum+0
Reg 22: y+0
Reg 23: w+0
Reg 25: weightedsum+0
Reg 26: median+0
Reg 28: sum+0
Reg 41: len+0
Variables:
  name: c
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -48 [0xffffffffffffffd0])) [34 c+0 S8 A8])
  name: MAD
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -40 [0xffffffffffffffd8])) [33 MAD+0 S8 A8])
  name: weightedsum
    offset 0
      (reg/v:DF 25 xmm4 [orig:201 weightedsum ] [201])
      (reg:DI 4 si [orig:96 weightedsum ] [96])
  name: sum
    offset 0
      (reg/v:DF 28 xmm7 [orig:202 sum ] [202])
  name: y
    offset 0
      (reg/v:DF 22 xmm1 [orig:161 y ] [161])
  name: w
    offset 0
      (reg/v:DF 23 xmm2 [orig:166 w ] [166])
  name: median
    offset 0
      (reg/v:DF 26 xmm5 [orig:69 median ] [69])
  name: len
    offset 0
      (reg/v:SI 41 r12 [orig:76 len ] [76])

OUT:
Stack adjustment: 96
Reg 4: weightedsum+0
Reg 22: y+0
Reg 23: w+0
Reg 25: weightedsum+0
Reg 26: median+0
Reg 28: sum+0
Reg 41: len+0
Variables:
  name: c
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -48 [0xffffffffffffffd0])) [34 c+0 S8 A8])
  name: MAD
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -40 [0xffffffffffffffd8])) [33 MAD+0 S8 A8])
  name: weightedsum
    offset 0
      (reg/v:DF 25 xmm4 [orig:201 weightedsum ] [201])
      (reg:DI 4 si [orig:96 weightedsum ] [96])
  name: sum
    offset 0
      (reg/v:DF 28 xmm7 [orig:202 sum ] [202])
  name: y
    offset 0
      (reg/v:DF 22 xmm1 [orig:161 y ] [161])
  name: w
    offset 0
      (reg/v:DF 23 xmm2 [orig:166 w ] [166])
  name: median
    offset 0
      (reg/v:DF 26 xmm5 [orig:69 median ] [69])
  name: len
    offset 0
      (reg/v:SI 41 r12 [orig:76 len ] [76])


Basic block 38:
IN:
Stack adjustment: 96
Reg 4: weightedsum+0
Reg 22: y+0
Reg 23: w+0
Reg 25: weightedsum+0
Reg 26: median+0
Reg 28: sum+0
Reg 41: len+0
Reg 45: sum+0
Variables:
  name: MAD
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -40 [0xffffffffffffffd8])) [33 MAD+0 S8 A8])
  name: weightedsum
    offset 0
      (reg:DI 4 si [orig:96 weightedsum ] [96])
      (reg/v:DF 25 xmm4 [orig:227 weightedsum ] [227])
  name: sum
    offset 0
      (reg/v:DF 45 xmm8 [orig:228 sum ] [228])
      (reg/v:DF 28 xmm7 [orig:202 sum ] [202])
  name: c
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -48 [0xffffffffffffffd0])) [34 c+0 S8 A8])
  name: w
    offset 0
      (reg/v:DF 23 xmm2 [orig:166 w ] [166])
  name: median
    offset 0
      (reg/v:DF 26 xmm5 [orig:69 median ] [69])
  name: len
    offset 0
      (reg/v:SI 41 r12 [orig:76 len ] [76])
  name: y
    offset 0
      (reg/v:DF 22 xmm1 [orig:161 y ] [161])

OUT:
Stack adjustment: 96
Reg 4: weightedsum+0
Reg 22: y+0
Reg 23: w+0
Reg 25: weightedsum+0
Reg 26: median+0
Reg 28: sum+0
Reg 41: len+0
Reg 45: sum+0
Variables:
  name: MAD
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -40 [0xffffffffffffffd8])) [33 MAD+0 S8 A8])
  name: y
    offset 0
      (reg/v:DF 22 xmm1 [orig:161 y ] [161])
  name: weightedsum
    offset 0
      (reg:DI 4 si [orig:96 weightedsum ] [96])
      (reg/v:DF 25 xmm4 [orig:227 weightedsum ] [227])
  name: sum
    offset 0
      (reg/v:DF 45 xmm8 [orig:228 sum ] [228])
      (reg/v:DF 28 xmm7 [orig:202 sum ] [202])
  name: c
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -48 [0xffffffffffffffd0])) [34 c+0 S8 A8])
  name: w
    offset 0
      (reg/v:DF 23 xmm2 [orig:166 w ] [166])
  name: median
    offset 0
      (reg/v:DF 26 xmm5 [orig:69 median ] [69])
  name: len
    offset 0
      (reg/v:SI 41 r12 [orig:76 len ] [76])


Basic block 39:
IN:
Stack adjustment: 96
Reg 4: weightedsum+0
Reg 22: y+0
Reg 23: w+0
Reg 24: weightedsum+0
Reg 26: median+0
Reg 28: sum+0
Reg 41: len+0
Variables:
  name: c
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -48 [0xffffffffffffffd0])) [34 c+0 S8 A8])
  name: MAD
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -40 [0xffffffffffffffd8])) [33 MAD+0 S8 A8])
  name: weightedsum
    offset 0
      (reg:DI 4 si [orig:96 weightedsum ] [96])
      (reg/v:DF 24 xmm3 [orig:214 weightedsum ] [214])
  name: sum
    offset 0
      (reg/v:DF 28 xmm7 [orig:202 sum ] [202])
  name: y
    offset 0
      (reg/v:DF 22 xmm1 [orig:161 y ] [161])
  name: w
    offset 0
      (reg/v:DF 23 xmm2 [orig:166 w ] [166])
  name: median
    offset 0
      (reg/v:DF 26 xmm5 [orig:69 median ] [69])
  name: len
    offset 0
      (reg/v:SI 41 r12 [orig:76 len ] [76])

OUT:
Stack adjustment: 96
Reg 4: weightedsum+0
Reg 22: y+0
Reg 23: w+0
Reg 24: weightedsum+0
Reg 26: median+0
Reg 28: sum+0
Reg 41: len+0
Variables:
  name: c
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -48 [0xffffffffffffffd0])) [34 c+0 S8 A8])
  name: MAD
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -40 [0xffffffffffffffd8])) [33 MAD+0 S8 A8])
  name: weightedsum
    offset 0
      (reg:DI 4 si [orig:96 weightedsum ] [96])
      (reg/v:DF 24 xmm3 [orig:214 weightedsum ] [214])
  name: sum
    offset 0
      (reg/v:DF 28 xmm7 [orig:202 sum ] [202])
  name: y
    offset 0
      (reg/v:DF 22 xmm1 [orig:161 y ] [161])
  name: w
    offset 0
      (reg/v:DF 23 xmm2 [orig:166 w ] [166])
  name: median
    offset 0
      (reg/v:DF 26 xmm5 [orig:69 median ] [69])
  name: len
    offset 0
      (reg/v:SI 41 r12 [orig:76 len ] [76])


Basic block 40:
IN:
Stack adjustment: 96
Reg 4: weightedsum+0
Reg 22: y+0
Reg 23: w+0
Reg 25: weightedsum+0
Reg 26: median+0
Reg 41: len+0
Reg 45: sum+0
Variables:
  name: MAD
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -40 [0xffffffffffffffd8])) [33 MAD+0 S8 A8])
  name: weightedsum
    offset 0
      (reg/v:DF 25 xmm4 [orig:156 weightedsum ] [156])
      (reg:DI 4 si [orig:96 weightedsum ] [96])
  name: sum
    offset 0
      (reg:DI 0 ax [orig:168 sum ] [168])
      (reg/v:DF 45 xmm8 [orig:64 sum ] [64])
  name: c
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -48 [0xffffffffffffffd0])) [34 c+0 S8 A8])
  name: w
    offset 0
      (reg/v:DF 23 xmm2 [orig:166 w ] [166])
  name: median
    offset 0
      (reg/v:DF 26 xmm5 [orig:69 median ] [69])
  name: len
    offset 0
      (reg/v:SI 41 r12 [orig:76 len ] [76])
  name: y
    offset 0
      (reg/v:DF 22 xmm1 [orig:161 y ] [161])

OUT:
Stack adjustment: 96
Reg 4: weightedsum+0
Reg 22: y+0
Reg 23: w+0
Reg 25: weightedsum+0
Reg 26: median+0
Reg 41: len+0
Reg 45: sum+0
Variables:
  name: MAD
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -40 [0xffffffffffffffd8])) [33 MAD+0 S8 A8])
  name: y
    offset 0
      (reg/v:DF 22 xmm1 [orig:161 y ] [161])
  name: weightedsum
    offset 0
      (reg/v:DF 25 xmm4 [orig:156 weightedsum ] [156])
      (reg:DI 4 si [orig:96 weightedsum ] [96])
  name: sum
    offset 0
      (reg:DI 0 ax [orig:168 sum ] [168])
      (reg/v:DF 45 xmm8 [orig:64 sum ] [64])
  name: c
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -48 [0xffffffffffffffd0])) [34 c+0 S8 A8])
  name: w
    offset 0
      (reg/v:DF 23 xmm2 [orig:166 w ] [166])
  name: median
    offset 0
      (reg/v:DF 26 xmm5 [orig:69 median ] [69])
  name: len
    offset 0
      (reg/v:SI 41 r12 [orig:76 len ] [76])


Basic block 41:
IN:
Stack adjustment: 96
Reg 4: weightedsum+0
Reg 22: y+0
Reg 23: w+0
Reg 25: weightedsum+0
Reg 26: median+0
Reg 28: weightedsum+0
Reg 41: len+0
Reg 45: sum+0
Variables:
  name: c
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -48 [0xffffffffffffffd0])) [34 c+0 S8 A8])
  name: MAD
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -40 [0xffffffffffffffd8])) [33 MAD+0 S8 A8])
  name: weightedsum
    offset 0
      (reg:DI 4 si [orig:96 weightedsum ] [96])
      (reg/v:DF 28 xmm7 [orig:65 weightedsum ] [65])
      (reg/v:DF 25 xmm4 [orig:156 weightedsum ] [156])
  name: sum
    offset 0
      (reg/v:DF 45 xmm8 [orig:64 sum ] [64])
  name: y
    offset 0
      (reg/v:DF 22 xmm1 [orig:161 y ] [161])
  name: w
    offset 0
      (reg/v:DF 23 xmm2 [orig:166 w ] [166])
  name: median
    offset 0
      (reg/v:DF 26 xmm5 [orig:69 median ] [69])
  name: len
    offset 0
      (reg/v:SI 41 r12 [orig:76 len ] [76])
  name: i
    offset 0
      (reg:DI 0 ax [orig:157 i ] [157])

OUT:
Stack adjustment: 96
Reg 4: weightedsum+0
Reg 22: y+0
Reg 23: w+0
Reg 25: weightedsum+0
Reg 26: median+0
Reg 28: weightedsum+0
Reg 41: len+0
Reg 45: sum+0
Variables:
  name: c
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -48 [0xffffffffffffffd0])) [34 c+0 S8 A8])
  name: MAD
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -40 [0xffffffffffffffd8])) [33 MAD+0 S8 A8])
  name: weightedsum
    offset 0
      (reg:DI 4 si [orig:96 weightedsum ] [96])
      (reg/v:DF 28 xmm7 [orig:65 weightedsum ] [65])
      (reg/v:DF 25 xmm4 [orig:156 weightedsum ] [156])
  name: sum
    offset 0
      (reg/v:DF 45 xmm8 [orig:64 sum ] [64])
  name: y
    offset 0
      (reg/v:DF 22 xmm1 [orig:161 y ] [161])
  name: w
    offset 0
      (reg/v:DF 23 xmm2 [orig:166 w ] [166])
  name: median
    offset 0
      (reg/v:DF 26 xmm5 [orig:69 median ] [69])
  name: len
    offset 0
      (reg/v:SI 41 r12 [orig:76 len ] [76])
  name: i
    offset 0
      (reg:DI 0 ax [orig:157 i ] [157])


Basic block 42:
IN:
Stack adjustment: 96
Reg 4: weightedsum+0
Reg 22: y+0
Reg 23: w+0
Reg 25: weightedsum+0
Reg 26: median+0
Reg 28: weightedsum+0
Reg 41: len+0
Reg 45: sum+0
Variables:
  name: c
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -48 [0xffffffffffffffd0])) [34 c+0 S8 A8])
  name: MAD
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -40 [0xffffffffffffffd8])) [33 MAD+0 S8 A8])
  name: weightedsum
    offset 0
      (reg:DI 4 si [orig:96 weightedsum ] [96])
      (reg/v:DF 28 xmm7 [orig:65 weightedsum ] [65])
      (reg/v:DF 25 xmm4 [orig:156 weightedsum ] [156])
  name: sum
    offset 0
      (reg/v:DF 45 xmm8 [orig:64 sum ] [64])
  name: y
    offset 0
      (reg/v:DF 22 xmm1 [orig:161 y ] [161])
  name: w
    offset 0
      (reg/v:DF 23 xmm2 [orig:166 w ] [166])
  name: median
    offset 0
      (reg/v:DF 26 xmm5 [orig:69 median ] [69])
  name: len
    offset 0
      (reg/v:SI 41 r12 [orig:76 len ] [76])
  name: i
    offset 0
      (reg:DI 0 ax [orig:157 i ] [157])

OUT:
Stack adjustment: 96
Reg 4: weightedsum+0
Reg 22: y+0
Reg 23: w+0
Reg 25: weightedsum+0
Reg 26: median+0
Reg 28: weightedsum+0
Reg 41: len+0
Reg 45: sum+0
Variables:
  name: c
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -48 [0xffffffffffffffd0])) [34 c+0 S8 A8])
  name: MAD
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -40 [0xffffffffffffffd8])) [33 MAD+0 S8 A8])
  name: weightedsum
    offset 0
      (reg:DI 4 si [orig:96 weightedsum ] [96])
      (reg/v:DF 28 xmm7 [orig:65 weightedsum ] [65])
      (reg/v:DF 25 xmm4 [orig:156 weightedsum ] [156])
  name: sum
    offset 0
      (reg/v:DF 45 xmm8 [orig:64 sum ] [64])
  name: y
    offset 0
      (reg/v:DF 22 xmm1 [orig:161 y ] [161])
  name: w
    offset 0
      (reg/v:DF 23 xmm2 [orig:166 w ] [166])
  name: median
    offset 0
      (reg/v:DF 26 xmm5 [orig:69 median ] [69])
  name: len
    offset 0
      (reg/v:SI 41 r12 [orig:76 len ] [76])
  name: i
    offset 0
      (reg:DI 0 ax [orig:157 i ] [157])


Basic block 43:
IN:
Stack adjustment: 96
Reg 4: weightedsum+0
Reg 22: y+0
Reg 23: w+0
Reg 26: median+0
Reg 28: weightedsum+0
Reg 41: len+0
Reg 45: sum+0
Variables:
  name: c
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -48 [0xffffffffffffffd0])) [34 c+0 S8 A8])
  name: MAD
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -40 [0xffffffffffffffd8])) [33 MAD+0 S8 A8])
  name: weightedsum
    offset 0
      (reg:DI 4 si [orig:96 weightedsum ] [96])
      (reg/v:DF 28 xmm7 [orig:65 weightedsum ] [65])
  name: sum
    offset 0
      (reg/v:DF 45 xmm8 [orig:64 sum ] [64])
  name: y
    offset 0
      (reg/v:DF 22 xmm1 [orig:161 y ] [161])
  name: w
    offset 0
      (reg/v:DF 23 xmm2 [orig:166 w ] [166])
  name: median
    offset 0
      (reg/v:DF 26 xmm5 [orig:69 median ] [69])
  name: len
    offset 0
      (reg/v:SI 41 r12 [orig:76 len ] [76])
  name: i
    offset 0
      (reg:DI 0 ax [orig:157 i ] [157])

OUT:
Stack adjustment: 96
Reg 4: weightedsum+0
Reg 22: y+0
Reg 23: w+0
Reg 26: median+0
Reg 28: weightedsum+0
Reg 41: len+0
Reg 45: sum+0
Variables:
  name: c
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -48 [0xffffffffffffffd0])) [34 c+0 S8 A8])
  name: MAD
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -40 [0xffffffffffffffd8])) [33 MAD+0 S8 A8])
  name: weightedsum
    offset 0
      (reg:DI 4 si [orig:96 weightedsum ] [96])
      (reg/v:DF 28 xmm7 [orig:65 weightedsum ] [65])
  name: sum
    offset 0
      (reg/v:DF 45 xmm8 [orig:64 sum ] [64])
  name: y
    offset 0
      (reg/v:DF 22 xmm1 [orig:161 y ] [161])
  name: w
    offset 0
      (reg/v:DF 23 xmm2 [orig:166 w ] [166])
  name: median
    offset 0
      (reg/v:DF 26 xmm5 [orig:69 median ] [69])
  name: len
    offset 0
      (reg/v:SI 41 r12 [orig:76 len ] [76])
  name: i
    offset 0
      (reg:DI 0 ax [orig:157 i ] [157])


Basic block 44:
IN:
Stack adjustment: 96
Reg 6: x+0
Reg 41: len+0
Variables:
  name: x
    offset 0
      (reg/v/f:DI 6 bp [orig:75 x ] [75])
  name: len
    offset 0
      (reg/v:SI 41 r12 [orig:76 len ] [76])
  name: c
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -48 [0xffffffffffffffd0])) [34 c+0 S8 A8])

OUT:
Stack adjustment: 96
Reg 6: x+0
Reg 28: weightedsum+0
Reg 41: len+0
Reg 45: sum+0
Variables:
  name: MAD
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -40 [0xffffffffffffffd8])) [33 MAD+0 S8 A8])
  name: x
    offset 0
      (reg/v/f:DI 6 bp [orig:75 x ] [75])
  name: sum
    offset 0
      (reg/v:DF 45 xmm8 [orig:64 sum ] [64])
  name: c
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -48 [0xffffffffffffffd0])) [34 c+0 S8 A8])
  name: len
    offset 0
      (reg/v:SI 41 r12 [orig:76 len ] [76])
  name: weightedsum
    offset 0
      (reg/v:DF 28 xmm7 [orig:65 weightedsum ] [65])


Basic block 45:
IN:
Stack adjustment: 96
Reg 6: x+0
Reg 28: weightedsum+0
Reg 41: len+0
Reg 45: sum+0
Variables:
  name: MAD
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -40 [0xffffffffffffffd8])) [33 MAD+0 S8 A8])
  name: sum
    offset 0
      (reg/v:DF 45 xmm8 [orig:64 sum ] [64])
  name: weightedsum
    offset 0
      (reg/v:DF 28 xmm7 [orig:65 weightedsum ] [65])
  name: x
    offset 0
      (reg/v/f:DI 6 bp [orig:75 x ] [75])
  name: len
    offset 0
      (reg/v:SI 41 r12 [orig:76 len ] [76])
  name: c
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -48 [0xffffffffffffffd0])) [34 c+0 S8 A8])

OUT:
Stack adjustment: 96
Reg 6: x+0
Reg 28: weightedsum+0
Reg 41: len+0
Reg 45: sum+0
Variables:
  name: MAD
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -40 [0xffffffffffffffd8])) [33 MAD+0 S8 A8])
  name: weightedsum
    offset 0
      (reg/v:DF 28 xmm7 [orig:65 weightedsum ] [65])
  name: sum
    offset 0
      (reg/v:DF 45 xmm8 [orig:64 sum ] [64])
  name: x
    offset 0
      (reg/v/f:DI 6 bp [orig:75 x ] [75])
  name: c
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -48 [0xffffffffffffffd0])) [34 c+0 S8 A8])
  name: len
    offset 0
      (reg/v:SI 41 r12 [orig:76 len ] [76])


46 basic blocks, 73 edges.

Basic block 0 prev -1, next 1, loop_depth 0, count 0, freq 1111, maybe hot.
Predecessors:  ENTRY [100.0%]  (fallthru)
Successors:  44 [10.0%]  (can_fallthru) 1 [90.0%]  (fallthru,can_fallthru)
Registers live at start: 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 21 [xmm0] 41 [r12]
Registers live at end: 0 [ax] 3 [bx] 6 [bp] 7 [sp] 26 [xmm5] 41 [r12]

Basic block 1 prev 0, next 2, loop_depth 0, count 0, freq 1000, maybe hot.
Predecessors:  0 [90.0%]  (fallthru,can_fallthru)
Successors:  2 [90.0%]  (fallthru,can_fallthru) 17 [10.0%]  (can_fallthru)
Registers live at start: 3 [bx] 6 [bp] 7 [sp] 26 [xmm5] 41 [r12]
Registers live at end: 0 [ax] 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 26 [xmm5] 41 [r12] 47 [xmm10]

Basic block 2 prev 1, next 3, loop_depth 0, count 0, freq 771, maybe hot.
Predecessors:  1 [90.0%]  (fallthru,can_fallthru)
Successors:  3 [87.5%]  (fallthru,can_fallthru) 16 [12.5%]  (can_fallthru)
Registers live at start: 0 [ax] 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 26 [xmm5] 41 [r12] 47 [xmm10]
Registers live at end: 0 [ax] 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 26 [xmm5] 41 [r12] 47 [xmm10]
Invalid sum of incoming frequencies 900, should be 771

Basic block 3 prev 2, next 4, loop_depth 0, count 0, freq 750, maybe hot.
Predecessors:  2 [87.5%]  (fallthru,can_fallthru)
Successors:  4 [85.7%]  (fallthru,can_fallthru) 15 [14.3%]  (can_fallthru)
Registers live at start: 0 [ax] 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 26 [xmm5] 41 [r12] 47 [xmm10]
Registers live at end: 0 [ax] 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 26 [xmm5] 41 [r12] 47 [xmm10]

Basic block 4 prev 3, next 5, loop_depth 0, count 0, freq 720, maybe hot.
Predecessors:  3 [85.7%]  (fallthru,can_fallthru)
Successors:  5 [83.3%]  (fallthru,can_fallthru) 14 [16.7%]  (can_fallthru)
Registers live at start: 0 [ax] 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 26 [xmm5] 41 [r12] 47 [xmm10]
Registers live at end: 0 [ax] 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 26 [xmm5] 41 [r12] 47 [xmm10]

Basic block 5 prev 4, next 6, loop_depth 0, count 0, freq 675, maybe hot.
Predecessors:  4 [83.3%]  (fallthru,can_fallthru)
Successors:  6 [80.0%]  (fallthru,can_fallthru) 13 [20.0%]  (can_fallthru)
Registers live at start: 0 [ax] 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 26 [xmm5] 41 [r12] 47 [xmm10]
Registers live at end: 0 [ax] 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 26 [xmm5] 41 [r12] 47 [xmm10]

Basic block 6 prev 5, next 7, loop_depth 0, count 0, freq 600, maybe hot.
Predecessors:  5 [80.0%]  (fallthru,can_fallthru)
Successors:  7 [75.0%]  (fallthru,can_fallthru) 12 [25.0%]  (can_fallthru)
Registers live at start: 0 [ax] 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 26 [xmm5] 41 [r12] 47 [xmm10]
Registers live at end: 0 [ax] 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 26 [xmm5] 41 [r12] 47 [xmm10]

Basic block 7 prev 6, next 8, loop_depth 0, count 0, freq 450, maybe hot.
Predecessors:  6 [75.0%]  (fallthru,can_fallthru)
Successors:  8 [66.7%]  (fallthru,can_fallthru) 11 [33.3%]  (can_fallthru)
Registers live at start: 0 [ax] 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 26 [xmm5] 41 [r12] 47 [xmm10]
Registers live at end: 0 [ax] 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 26 [xmm5] 41 [r12] 47 [xmm10]

Basic block 8 prev 7, next 9, loop_depth 0, count 0, freq 900, maybe hot.
Predecessors:  7 [66.7%]  (fallthru,can_fallthru)
Successors:  9 [50.0%]  (fallthru,can_fallthru) 10 [50.0%]  (can_fallthru)
Registers live at start: 0 [ax] 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 26 [xmm5] 41 [r12] 47 [xmm10]
Registers live at end: 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 26 [xmm5] 41 [r12] 47 [xmm10]
Invalid sum of incoming frequencies 300, should be 900

Basic block 9 prev 8, next 10, loop_depth 0, count 0, freq 900, maybe hot.
Predecessors:  8 [50.0%]  (fallthru,can_fallthru)
Successors:  10 [100.0%]  (fallthru,can_fallthru)
Registers live at start: 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 26 [xmm5] 41 [r12] 47 [xmm10]
Registers live at end: 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 26 [xmm5] 41 [r12] 47 [xmm10]
Invalid sum of incoming frequencies 450, should be 900

Basic block 10 prev 9, next 11, loop_depth 0, count 0, freq 900, maybe hot.
Predecessors:  9 [100.0%]  (fallthru,can_fallthru) 8 [50.0%]  (can_fallthru)
Successors:  11 [100.0%]  (fallthru,can_fallthru)
Registers live at start: 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 26 [xmm5] 41 [r12] 47 [xmm10]
Registers live at end: 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 26 [xmm5] 41 [r12] 47 [xmm10]
Invalid sum of incoming frequencies 1350, should be 900

Basic block 11 prev 10, next 12, loop_depth 0, count 0, freq 900, maybe hot.
Predecessors:  10 [100.0%]  (fallthru,can_fallthru) 7 [33.3%]  (can_fallthru)
Successors:  12 [100.0%]  (fallthru,can_fallthru)
Registers live at start: 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 26 [xmm5] 41 [r12] 47 [xmm10]
Registers live at end: 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 26 [xmm5] 41 [r12] 47 [xmm10]
Invalid sum of incoming frequencies 1050, should be 900

Basic block 12 prev 11, next 13, loop_depth 0, count 0, freq 900, maybe hot.
Predecessors:  11 [100.0%]  (fallthru,can_fallthru) 6 [25.0%]  (can_fallthru)
Successors:  13 [100.0%]  (fallthru,can_fallthru)
Registers live at start: 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 26 [xmm5] 41 [r12] 47 [xmm10]
Registers live at end: 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 26 [xmm5] 41 [r12] 47 [xmm10]
Invalid sum of incoming frequencies 1050, should be 900

Basic block 13 prev 12, next 14, loop_depth 0, count 0, freq 900, maybe hot.
Predecessors:  12 [100.0%]  (fallthru,can_fallthru) 5 [20.0%]  (can_fallthru)
Successors:  14 [100.0%]  (fallthru,can_fallthru)
Registers live at start: 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 26 [xmm5] 41 [r12] 47 [xmm10]
Registers live at end: 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 26 [xmm5] 41 [r12] 47 [xmm10]
Invalid sum of incoming frequencies 1035, should be 900

Basic block 14 prev 13, next 15, loop_depth 0, count 0, freq 900, maybe hot.
Predecessors:  13 [100.0%]  (fallthru,can_fallthru) 4 [16.7%]  (can_fallthru)
Successors:  15 [100.0%]  (fallthru,can_fallthru)
Registers live at start: 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 26 [xmm5] 41 [r12] 47 [xmm10]
Registers live at end: 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 26 [xmm5] 41 [r12] 47 [xmm10]
Invalid sum of incoming frequencies 1020, should be 900

Basic block 15 prev 14, next 16, loop_depth 0, count 0, freq 900, maybe hot.
Predecessors:  14 [100.0%]  (fallthru,can_fallthru) 3 [14.3%]  (can_fallthru)
Successors:  16 [90.0%]  (fallthru,can_fallthru) 17 [10.0%]  (can_fallthru)
Registers live at start: 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 26 [xmm5] 41 [r12] 47 [xmm10]
Registers live at end: 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 26 [xmm5] 41 [r12] 47 [xmm10]
Invalid sum of incoming frequencies 1007, should be 900

Basic block 16 prev 15, next 17, loop_depth 1, count 0, freq 1013, maybe hot.
Predecessors:  15 [90.0%]  (fallthru,can_fallthru) 16 [90.0%]  (dfs_back,can_fallthru) 2 [12.5%]  (can_fallthru)
Successors:  16 [90.0%]  (dfs_back,can_fallthru) 17 [10.0%]  (fallthru,can_fallthru,loop_exit)
Registers live at start: 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 26 [xmm5] 41 [r12] 47 [xmm10]
Registers live at end: 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 26 [xmm5] 41 [r12] 47 [xmm10]
Invalid sum of incoming frequencies 1818, should be 1013

Basic block 17 prev 16, next 18, loop_depth 0, count 0, freq 1000, maybe hot.
Predecessors:  16 [10.0%]  (fallthru,can_fallthru,loop_exit) 1 [10.0%]  (can_fallthru) 15 [10.0%]  (can_fallthru)
Successors:  18 [100.0%]  (fallthru,can_fallthru)
Registers live at start: 3 [bx] 6 [bp] 7 [sp] 26 [xmm5] 41 [r12] 47 [xmm10]
Registers live at end: 6 [bp] 7 [sp] 26 [xmm5] 41 [r12] 47 [xmm10]
Invalid sum of incoming frequencies 291, should be 1000

Basic block 18 prev 17, next 19, loop_depth 0, count 0, freq 1000, maybe hot.
Predecessors:  17 [100.0%]  (fallthru,can_fallthru) 45 [100.0%] 
Successors:  40 [21.0%]  (can_fallthru) 19 [79.0%]  (fallthru,can_fallthru)
Registers live at start: 6 [bp] 7 [sp] 26 [xmm5] 41 [r12] 47 [xmm10]
Registers live at end: 0 [ax] 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 41 [r12] 46 [xmm9] 47 [xmm10]

Basic block 19 prev 18, next 20, loop_depth 0, count 0, freq 1000, maybe hot.
Predecessors:  18 [79.0%]  (fallthru,can_fallthru) 40 [100.0%] 
Successors:  20 [90.0%]  (fallthru,can_fallthru) 29 [10.0%]  (can_fallthru)
Registers live at start: 0 [ax] 2 [cx] 4 [si] 5 [di] 7 [sp] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 41 [r12] 46 [xmm9] 47 [xmm10]
Registers live at end: 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 26 [xmm5] 27 [xmm6] 28 [xmm7] 41 [r12] 45 [xmm8] 46 [xmm9] 47 [xmm10]

Basic block 20 prev 19, next 21, loop_depth 0, count 0, freq 600, maybe hot.
Predecessors:  19 [90.0%]  (fallthru,can_fallthru)
Successors:  21 [75.0%]  (fallthru,can_fallthru) 35 [25.0%]  (can_fallthru)
Registers live at start: 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 26 [xmm5] 27 [xmm6] 28 [xmm7] 41 [r12] 45 [xmm8] 46 [xmm9] 47 [xmm10]
Registers live at end: 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 26 [xmm5] 27 [xmm6] 28 [xmm7] 41 [r12] 45 [xmm8] 46 [xmm9] 47 [xmm10]
Invalid sum of incoming frequencies 900, should be 600

Basic block 21 prev 20, next 22, loop_depth 0, count 0, freq 450, maybe hot.
Predecessors:  20 [75.0%]  (fallthru,can_fallthru)
Successors:  22 [66.7%]  (fallthru,can_fallthru) 27 [33.3%]  (can_fallthru)
Registers live at start: 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 26 [xmm5] 27 [xmm6] 28 [xmm7] 41 [r12] 45 [xmm8] 46 [xmm9] 47 [xmm10]
Registers live at end: 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 26 [xmm5] 27 [xmm6] 28 [xmm7] 41 [r12] 45 [xmm8] 46 [xmm9] 47 [xmm10]

Basic block 22 prev 21, next 23, loop_depth 0, count 0, freq 900, maybe hot.
Predecessors:  21 [66.7%]  (fallthru,can_fallthru)
Successors:  23 [50.0%]  (fallthru,can_fallthru) 25 [50.0%]  (can_fallthru)
Registers live at start: 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 26 [xmm5] 27 [xmm6] 28 [xmm7] 41 [r12] 45 [xmm8] 46 [xmm9] 47 [xmm10]
Registers live at end: 0 [ax] 1 [dx] 4 [si] 5 [di] 7 [sp] 26 [xmm5] 27 [xmm6] 28 [xmm7] 41 [r12] 45 [xmm8] 46 [xmm9] 47 [xmm10]
Invalid sum of incoming frequencies 300, should be 900

Basic block 23 prev 22, next 24, loop_depth 0, count 0, freq 900, maybe hot.
Predecessors:  22 [50.0%]  (fallthru,can_fallthru)
Successors:  43 [21.0%]  (can_fallthru) 24 [79.0%]  (fallthru,can_fallthru)
Registers live at start: 0 [ax] 1 [dx] 4 [si] 5 [di] 7 [sp] 26 [xmm5] 27 [xmm6] 28 [xmm7] 41 [r12] 45 [xmm8] 46 [xmm9] 47 [xmm10]
Registers live at end: 0 [ax] 1 [dx] 4 [si] 7 [sp] 22 [xmm1] 23 [xmm2] 24 [xmm3] 26 [xmm5] 27 [xmm6] 28 [xmm7] 41 [r12] 45 [xmm8] 46 [xmm9] 47 [xmm10]
Invalid sum of incoming frequencies 450, should be 900

Basic block 24 prev 23, next 25, loop_depth 0, count 0, freq 900, maybe hot.
Predecessors:  23 [79.0%]  (fallthru,can_fallthru) 43 [100.0%] 
Successors:  25 [100.0%]  (fallthru,can_fallthru)
Registers live at start: 0 [ax] 1 [dx] 4 [si] 7 [sp] 23 [xmm2] 24 [xmm3] 26 [xmm5] 27 [xmm6] 28 [xmm7] 41 [r12] 45 [xmm8] 46 [xmm9] 47 [xmm10]
Registers live at end: 0 [ax] 1 [dx] 4 [si] 7 [sp] 26 [xmm5] 27 [xmm6] 28 [xmm7] 41 [r12] 45 [xmm8] 46 [xmm9] 47 [xmm10]

Basic block 25 prev 24, next 26, loop_depth 0, count 0, freq 900, maybe hot.
Predecessors:  24 [100.0%]  (fallthru,can_fallthru) 22 [50.0%]  (can_fallthru)
Successors:  42 [21.0%]  (can_fallthru) 26 [79.0%]  (fallthru,can_fallthru)
Registers live at start: 0 [ax] 1 [dx] 4 [si] 7 [sp] 26 [xmm5] 27 [xmm6] 28 [xmm7] 41 [r12] 45 [xmm8] 46 [xmm9] 47 [xmm10]
Registers live at end: 0 [ax] 1 [dx] 4 [si] 7 [sp] 22 [xmm1] 23 [xmm2] 24 [xmm3] 26 [xmm5] 27 [xmm6] 28 [xmm7] 41 [r12] 45 [xmm8] 46 [xmm9] 47 [xmm10]
Invalid sum of incoming frequencies 1350, should be 900

Basic block 26 prev 25, next 27, loop_depth 0, count 0, freq 900, maybe hot.
Predecessors:  25 [79.0%]  (fallthru,can_fallthru) 42 [100.0%] 
Successors:  27 [100.0%]  (fallthru,can_fallthru)
Registers live at start: 0 [ax] 1 [dx] 4 [si] 7 [sp] 23 [xmm2] 24 [xmm3] 26 [xmm5] 27 [xmm6] 28 [xmm7] 41 [r12] 45 [xmm8] 46 [xmm9] 47 [xmm10]
Registers live at end: 0 [ax] 1 [dx] 4 [si] 7 [sp] 26 [xmm5] 27 [xmm6] 28 [xmm7] 41 [r12] 45 [xmm8] 46 [xmm9] 47 [xmm10]

Basic block 27 prev 26, next 28, loop_depth 0, count 0, freq 900, maybe hot.
Predecessors:  26 [100.0%]  (fallthru,can_fallthru) 21 [33.3%]  (can_fallthru)
Successors:  41 [21.0%]  (can_fallthru) 28 [79.0%]  (fallthru,can_fallthru)
Registers live at start: 0 [ax] 1 [dx] 4 [si] 7 [sp] 26 [xmm5] 27 [xmm6] 28 [xmm7] 41 [r12] 45 [xmm8] 46 [xmm9] 47 [xmm10]
Registers live at end: 0 [ax] 1 [dx] 4 [si] 7 [sp] 22 [xmm1] 23 [xmm2] 24 [xmm3] 26 [xmm5] 27 [xmm6] 28 [xmm7] 41 [r12] 45 [xmm8] 46 [xmm9] 47 [xmm10]
Invalid sum of incoming frequencies 1050, should be 900

Basic block 28 prev 27, next 29, loop_depth 0, count 0, freq 900, maybe hot.
Predecessors:  27 [79.0%]  (fallthru,can_fallthru) 41 [100.0%] 
Successors:  35 [90.0%]  (can_fallthru) 29 [10.0%]  (fallthru,can_fallthru)
Registers live at start: 0 [ax] 1 [dx] 4 [si] 7 [sp] 23 [xmm2] 24 [xmm3] 26 [xmm5] 27 [xmm6] 28 [xmm7] 41 [r12] 45 [xmm8] 46 [xmm9] 47 [xmm10]
Registers live at end: 0 [ax] 1 [dx] 4 [si] 7 [sp] 26 [xmm5] 27 [xmm6] 28 [xmm7] 41 [r12] 45 [xmm8] 46 [xmm9] 47 [xmm10]

Basic block 29 prev 28, next 30, loop_depth 0, count 0, freq 1111, maybe hot.
Predecessors:  44 [100.0%]  (can_fallthru) 34 [10.0%]  (can_fallthru,loop_exit) 19 [10.0%]  (can_fallthru) 28 [10.0%]  (fallthru,can_fallthru)
Successors:  EXIT [100.0%] 
Registers live at start: 7 [sp] 28 [xmm7] 45 [xmm8]
Registers live at end: 3 [bx] 6 [bp] 7 [sp] 21 [xmm0] 41 [r12]
Invalid sum of incoming frequencies 504, should be 1111

Basic block 30 prev 29, next 31, loop_depth 1, count 0, freq 425, maybe hot.
Predecessors:  36 [100.0%] 
Successors:  31 [100.0%]  (fallthru,can_fallthru)
Registers live at start: 0 [ax] 1 [dx] 4 [si] 7 [sp] 22 [xmm1] 24 [xmm3] 26 [xmm5] 27 [xmm6] 28 [xmm7] 41 [r12] 45 [xmm8] 46 [xmm9] 47 [xmm10]
Registers live at end: 0 [ax] 1 [dx] 4 [si] 7 [sp] 23 [xmm2] 24 [xmm3] 26 [xmm5] 27 [xmm6] 28 [xmm7] 41 [r12] 45 [xmm8] 46 [xmm9] 47 [xmm10]

Basic block 31 prev 30, next 32, loop_depth 1, count 0, freq 2025, maybe hot.
Predecessors:  35 [79.0%]  (can_fallthru) 30 [100.0%]  (fallthru,can_fallthru)
Successors:  37 [21.0%]  (can_fallthru) 32 [79.0%]  (fallthru,can_fallthru)
Registers live at start: 0 [ax] 1 [dx] 4 [si] 7 [sp] 23 [xmm2] 24 [xmm3] 26 [xmm5] 27 [xmm6] 28 [xmm7] 41 [r12] 45 [xmm8] 46 [xmm9] 47 [xmm10]
Registers live at end: 0 [ax] 2 [cx] 4 [si] 7 [sp] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 41 [r12] 46 [xmm9] 47 [xmm10]

Basic block 32 prev 31, next 33, loop_depth 1, count 0, freq 2025, maybe hot.
Predecessors:  31 [79.0%]  (fallthru,can_fallthru) 37 [100.0%] 
Successors:  39 [21.0%]  (can_fallthru) 33 [79.0%]  (fallthru,can_fallthru)
Registers live at start: 0 [ax] 2 [cx] 4 [si] 7 [sp] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 41 [r12] 46 [xmm9] 47 [xmm10]
Registers live at end: 0 [ax] 2 [cx] 4 [si] 7 [sp] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 41 [r12] 46 [xmm9] 47 [xmm10]

Basic block 33 prev 32, next 34, loop_depth 1, count 0, freq 2025, maybe hot.
Predecessors:  32 [79.0%]  (fallthru,can_fallthru) 39 [100.0%] 
Successors:  38 [21.0%]  (can_fallthru) 34 [79.0%]  (fallthru,can_fallthru)
Registers live at start: 0 [ax] 2 [cx] 4 [si] 7 [sp] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 41 [r12] 46 [xmm9] 47 [xmm10]
Registers live at end: 0 [ax] 2 [cx] 4 [si] 7 [sp] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 41 [r12] 45 [xmm8] 46 [xmm9] 47 [xmm10]

Basic block 34 prev 33, next 35, loop_depth 1, count 0, freq 2025, maybe hot.
Predecessors:  33 [79.0%]  (fallthru,can_fallthru) 38 [100.0%] 
Successors:  35 [90.0%]  (fallthru,dfs_back,can_fallthru) 29 [10.0%]  (can_fallthru,loop_exit)
Registers live at start: 0 [ax] 2 [cx] 4 [si] 7 [sp] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 41 [r12] 45 [xmm8] 46 [xmm9] 47 [xmm10]
Registers live at end: 0 [ax] 1 [dx] 4 [si] 7 [sp] 26 [xmm5] 27 [xmm6] 28 [xmm7] 41 [r12] 45 [xmm8] 46 [xmm9] 47 [xmm10]

Basic block 35 prev 34, next 36, loop_depth 1, count 0, freq 2025, maybe hot.
Predecessors:  28 [90.0%]  (can_fallthru) 34 [90.0%]  (fallthru,dfs_back,can_fallthru) 20 [25.0%]  (can_fallthru)
Successors:  31 [79.0%]  (can_fallthru) 36 [21.0%]  (fallthru)
Registers live at start: 0 [ax] 1 [dx] 4 [si] 7 [sp] 26 [xmm5] 27 [xmm6] 28 [xmm7] 41 [r12] 45 [xmm8] 46 [xmm9] 47 [xmm10]
Registers live at end: 0 [ax] 1 [dx] 4 [si] 7 [sp] 22 [xmm1] 23 [xmm2] 24 [xmm3] 26 [xmm5] 27 [xmm6] 28 [xmm7] 41 [r12] 45 [xmm8] 46 [xmm9] 47 [xmm10]
Invalid sum of incoming frequencies 2783, should be 2025

Basic block 36 prev 35, next 37, loop_depth 1, count 0, freq 425, maybe hot.
Predecessors:  35 [21.0%]  (fallthru)
Successors:  30 [100.0%] 
Registers live at start: 0 [ax] 1 [dx] 4 [si] 7 [sp] 22 [xmm1] 24 [xmm3] 26 [xmm5] 27 [xmm6] 28 [xmm7] 41 [r12] 45 [xmm8] 46 [xmm9] 47 [xmm10]
Registers live at end: 0 [ax] 1 [dx] 4 [si] 7 [sp] 22 [xmm1] 24 [xmm3] 26 [xmm5] 27 [xmm6] 28 [xmm7] 41 [r12] 45 [xmm8] 46 [xmm9] 47 [xmm10]

Basic block 37 prev 36, next 38, loop_depth 1, count 0, freq 425, maybe hot.
Predecessors:  31 [21.0%]  (can_fallthru)
Successors:  32 [100.0%] 
Registers live at start: 0 [ax] 2 [cx] 4 [si] 7 [sp] 22 [xmm1] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 41 [r12] 46 [xmm9] 47 [xmm10]
Registers live at end: 0 [ax] 2 [cx] 4 [si] 7 [sp] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 41 [r12] 46 [xmm9] 47 [xmm10]

Basic block 38 prev 37, next 39, loop_depth 1, count 0, freq 425, maybe hot.
Predecessors:  33 [21.0%]  (can_fallthru)
Successors:  34 [100.0%] 
Registers live at start: 0 [ax] 2 [cx] 4 [si] 7 [sp] 22 [xmm1] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 41 [r12] 45 [xmm8] 46 [xmm9] 47 [xmm10]
Registers live at end: 0 [ax] 2 [cx] 4 [si] 7 [sp] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 41 [r12] 45 [xmm8] 46 [xmm9] 47 [xmm10]

Basic block 39 prev 38, next 40, loop_depth 1, count 0, freq 425, maybe hot.
Predecessors:  32 [21.0%]  (can_fallthru)
Successors:  33 [100.0%] 
Registers live at start: 0 [ax] 2 [cx] 4 [si] 7 [sp] 22 [xmm1] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 41 [r12] 46 [xmm9] 47 [xmm10]
Registers live at end: 0 [ax] 2 [cx] 4 [si] 7 [sp] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 41 [r12] 46 [xmm9] 47 [xmm10]

Basic block 40 prev 39, next 41, loop_depth 0, count 0, freq 210, maybe hot.
Predecessors:  18 [21.0%]  (can_fallthru)
Successors:  19 [100.0%] 
Registers live at start: 0 [ax] 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 41 [r12] 46 [xmm9] 47 [xmm10]
Registers live at end: 0 [ax] 2 [cx] 4 [si] 5 [di] 7 [sp] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 41 [r12] 46 [xmm9] 47 [xmm10]

Basic block 41 prev 40, next 42, loop_depth 0, count 0, freq 189, maybe hot.
Predecessors:  27 [21.0%]  (can_fallthru)
Successors:  28 [100.0%] 
Registers live at start: 0 [ax] 1 [dx] 4 [si] 7 [sp] 22 [xmm1] 24 [xmm3] 26 [xmm5] 27 [xmm6] 28 [xmm7] 41 [r12] 45 [xmm8] 46 [xmm9] 47 [xmm10]
Registers live at end: 0 [ax] 1 [dx] 4 [si] 7 [sp] 23 [xmm2] 24 [xmm3] 26 [xmm5] 27 [xmm6] 28 [xmm7] 41 [r12] 45 [xmm8] 46 [xmm9] 47 [xmm10]

Basic block 42 prev 41, next 43, loop_depth 0, count 0, freq 189, maybe hot.
Predecessors:  25 [21.0%]  (can_fallthru)
Successors:  26 [100.0%] 
Registers live at start: 0 [ax] 1 [dx] 4 [si] 7 [sp] 22 [xmm1] 24 [xmm3] 26 [xmm5] 27 [xmm6] 28 [xmm7] 41 [r12] 45 [xmm8] 46 [xmm9] 47 [xmm10]
Registers live at end: 0 [ax] 1 [dx] 4 [si] 7 [sp] 23 [xmm2] 24 [xmm3] 26 [xmm5] 27 [xmm6] 28 [xmm7] 41 [r12] 45 [xmm8] 46 [xmm9] 47 [xmm10]

Basic block 43 prev 42, next 44, loop_depth 0, count 0, freq 189, maybe hot.
Predecessors:  23 [21.0%]  (can_fallthru)
Successors:  24 [100.0%] 
Registers live at start: 0 [ax] 1 [dx] 4 [si] 7 [sp] 22 [xmm1] 24 [xmm3] 26 [xmm5] 27 [xmm6] 28 [xmm7] 41 [r12] 45 [xmm8] 46 [xmm9] 47 [xmm10]
Registers live at end: 0 [ax] 1 [dx] 4 [si] 7 [sp] 23 [xmm2] 24 [xmm3] 26 [xmm5] 27 [xmm6] 28 [xmm7] 41 [r12] 45 [xmm8] 46 [xmm9] 47 [xmm10]

Basic block 44 prev 43, next 45, loop_depth 0, count 0, freq 111, maybe hot.
Predecessors:  0 [10.0%]  (can_fallthru)
Successors:  29 [100.0%]  (can_fallthru) 45 (fallthru,can_fallthru)
Registers live at start: 0 [ax] 3 [bx] 6 [bp] 7 [sp] 41 [r12]
Registers live at end: 6 [bp] 7 [sp] 26 [xmm5] 28 [xmm7] 41 [r12] 45 [xmm8]

Basic block 45 prev 44, next -2, loop_depth 0, count 0, freq 0.
Predecessors:  44 (fallthru,can_fallthru)
Successors:  18 [100.0%] 
Registers live at start: 6 [bp] 7 [sp] 26 [xmm5] 41 [r12]
Registers live at end: 6 [bp] 7 [sp] 26 [xmm5] 41 [r12] 47 [xmm10]

(note:HI 1 0 1072 ("./CStatUtilities.c") 201)

(note 1072 1 1073 0 ( x (expr_list:REG_DEP_TRUE (reg:DI 5 di [ x ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 1073 1072 1074 0 ( len (expr_list:REG_DEP_TRUE (reg:SI 4 si [ len ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 1074 1073 8 0 ( c (expr_list:REG_DEP_TRUE (reg:DF 21 xmm0 [ c ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 0, registers live: 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 21 [xmm0] 41 [r12]
(note:HI 8 1074 6 0 [bb 0] NOTE_INSN_BASIC_BLOCK)

(note:HI 6 8 995 0 NOTE_INSN_FUNCTION_BEG)

(insn/f:TI 995 6 4 0 ./CStatUtilities.c:201 (set (mem:DI (pre_dec:DI (reg/f:DI 7 sp)) [0 S8 A8])
        (reg:DI 41 r12)) 74 {*pushdi2_rex64} (nil)
    (expr_list:REG_DEAD (reg:DI 41 r12)
        (nil)))

(insn 4 995 996 0 ./CStatUtilities.c:201 (set (reg/v:SI 41 r12 [orig:76 len ] [76])
        (reg:SI 4 si [ len ])) 40 {*movsi_1} (insn_list:REG_DEP_ANTI 995 (nil))
    (nil))

(insn/f:TI 996 4 3 0 ./CStatUtilities.c:201 (set (mem:DI (pre_dec:DI (reg/f:DI 7 sp)) [0 S8 A8])
        (reg:DI 6 bp)) 74 {*pushdi2_rex64} (insn_list:REG_DEP_TRUE 995 (nil))
    (expr_list:REG_DEAD (reg:DI 6 bp)
        (nil)))

(insn 3 996 997 0 ./CStatUtilities.c:201 (set (reg/v/f:DI 6 bp [orig:75 x ] [75])
        (reg:DI 5 di [ x ])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_ANTI 996 (nil))
    (nil))

(insn/f:TI 997 3 998 0 ./CStatUtilities.c:201 (set (mem:DI (pre_dec:DI (reg/f:DI 7 sp)) [0 S8 A8])
        (reg:DI 3 bx)) 74 {*pushdi2_rex64} (insn_list:REG_DEP_TRUE 995 (insn_list:REG_DEP_TRUE 996 (nil)))
    (expr_list:REG_DEAD (reg:DI 3 bx)
        (nil)))

(insn/f:TI 998 997 999 0 ./CStatUtilities.c:201 (parallel [
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int -64 [0xffffffffffffffc0])))
            (clobber (reg:CC 17 flags))
            (clobber (mem:BLK (scratch) [0 A8]))
        ]) 762 {pro_epilogue_adjust_stack_rex64} (insn_list:REG_DEP_TRUE 995 (insn_list:REG_DEP_TRUE 996 (insn_list:REG_DEP_TRUE 997 (nil))))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(note 999 998 5 0 NOTE_INSN_PROLOGUE_END)

(insn:TI 5 999 10 0 ./CStatUtilities.c:201 (set (mem/c:DF (plus:DI (reg/f:DI 7 sp)
                (const_int 48 [0x30])) [34 c+0 S8 A8])
        (reg:DF 21 xmm0 [ c ])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 998 (nil))
    (expr_list:REG_DEAD (reg:DF 21 xmm0 [ c ])
        (nil)))

(note:HI 10 5 13 0 ("./CStatUtilities.c") 202)

(call_insn:TI 13 10 1077 0 ./CStatUtilities.c:202 (set (reg:DF 21 xmm0)
        (call (mem:QI (symbol_ref:DI ("medianInPlace") [flags 0x3] <function_decl 0x2b4e9c504e00 medianInPlace>) [0 S1 A8])
            (const_int 0 [0x0]))) 769 {*call_value_0_rex64} (insn_list:REG_DEP_ANTI 995 (insn_list:REG_DEP_ANTI 996 (insn_list:REG_DEP_ANTI 997 (insn_list:REG_DEP_ANTI 5 (insn_list:REG_DEP_ANTI 3 (insn_list:REG_DEP_ANTI 4 (insn_list:REG_DEP_TRUE 998 (nil))))))))
    (expr_list:REG_DEAD (reg:SI 4 si [ len ])
        (expr_list:REG_DEAD (reg:DI 5 di [ x ])
            (expr_list:REG_EH_REGION (const_int 0 [0x0])
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di [ x ]))
        (expr_list:REG_DEP_TRUE (use (reg:SI 4 si [ len ]))
            (nil))))

(note 1077 13 1076 0 ( c (expr_list:REG_DEP_TRUE (mem/c:DF (plus:DI (reg/f:DI 16 argp)
            (const_int -48 [0xffffffffffffffd0])) [34 c+0 S8 A8])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 1076 1077 1075 0 ( len (expr_list:REG_DEP_TRUE (reg/v:SI 41 r12 [orig:76 len ] [76])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 1075 1076 15 0 ( x (expr_list:REG_DEP_TRUE (reg/v/f:DI 6 bp [orig:75 x ] [75])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note:HI 15 1075 16 0 ("./CStatUtilities.c") 205)

(insn:TI 16 15 884 0 ./CStatUtilities.c:205 (set (reg:DI 5 di [orig:78 len ] [78])
        (sign_extend:DI (reg/v:SI 41 r12 [orig:76 len ] [76]))) 115 {extendsidi2_rex64} (insn_list:REG_DEP_ANTI 3 (insn_list:REG_DEP_ANTI 13 (insn_list:REG_DEP_TRUE 4 (nil))))
    (nil))

(insn 884 16 17 0 ./CStatUtilities.c:205 (set (mem/c:DF (plus:DI (reg/f:DI 7 sp)
                (const_int 32 [0x20])) [35 S8 A8])
        (reg:DF 21 xmm0 [26])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 998 (insn_list:REG_DEP_TRUE 13 (nil)))
    (expr_list:REG_DEAD (reg:DF 21 xmm0 [26])
        (nil)))

(insn:TI 17 884 19 0 ./CStatUtilities.c:205 (parallel [
            (set (reg:DI 5 di [79])
                (ashift:DI (reg:DI 5 di [orig:78 len ] [78])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) 409 {*ashldi3_1_rex64} (insn_list:REG_DEP_TRUE 16 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(call_insn:TI 19 17 23 0 ./CStatUtilities.c:205 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("malloc") [flags 0x41] <function_decl 0x2b4e9c47b400 malloc>) [0 S1 A8])
            (const_int 0 [0x0]))) 769 {*call_value_0_rex64} (insn_list:REG_DEP_ANTI 884 (insn_list:REG_DEP_ANTI 4 (insn_list:REG_DEP_TRUE 998 (insn_list:REG_DEP_TRUE 17 (insn_list:REG_DEP_ANTI 13 (nil))))))
    (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_EH_REGION (const_int 0 [0x0])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (nil)))

(note:HI 23 19 24 0 ("./CStatUtilities.c") 208)

(insn:TI 24 23 1040 0 ./CStatUtilities.c:208 (set (reg:CCNO 17 flags)
        (compare:CCNO (reg/v:SI 41 r12 [orig:76 len ] [76])
            (const_int 0 [0x0]))) 3 {*cmpsi_ccno_1} (insn_list:REG_DEP_OUTPUT 998 (insn_list:REG_DEP_OUTPUT 13 (insn_list:REG_DEP_OUTPUT 17 (insn_list:REG_DEP_OUTPUT 19 (insn_list:REG_DEP_TRUE 4 (nil))))))
    (nil))

(note 1040 24 20 0 ("./CStatUtilities.c") 205)

(insn 20 1040 1041 0 ./CStatUtilities.c:205 (set (reg/f:DI 3 bx [80])
        (reg:DI 0 ax)) 81 {*movdi_1_rex64} (insn_list:REG_DEP_ANTI 997 (insn_list:REG_DEP_TRUE 19 (nil)))
    (expr_list:REG_NOALIAS (reg/f:DI 3 bx [80])
        (nil)))

(note 1041 20 885 0 ("./CStatUtilities.c") 208)

(insn:TI 885 1041 25 0 ./CStatUtilities.c:208 (set (reg:DF 26 xmm5)
        (mem/c:DF (plus:DI (reg/f:DI 7 sp)
                (const_int 32 [0x20])) [35 S8 A8])) 94 {*movdf_integer} (insn_list:REG_DEP_OUTPUT 13 (insn_list:REG_DEP_TRUE 998 (insn_list:REG_DEP_ANTI 19 (nil))))
    (nil))

(jump_insn 25 885 148 0 ./CStatUtilities.c:208 (set (pc)
        (if_then_else (le (reg:CCNO 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 1012)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 995 (insn_list:REG_DEP_ANTI 996 (insn_list:REG_DEP_ANTI 997 (insn_list:REG_DEP_ANTI 998 (insn_list:REG_DEP_ANTI 3 (insn_list:REG_DEP_ANTI 4 (insn_list:REG_DEP_ANTI 5 (insn_list:REG_DEP_ANTI 13 (insn_list:REG_DEP_ANTI 16 (insn_list:REG_DEP_ANTI 17 (insn_list:REG_DEP_ANTI 884 (insn_list:REG_DEP_ANTI 20 (insn_list:REG_DEP_ANTI 885 (insn_list:REG_DEP_TRUE 24 (insn_list:REG_DEP_ANTI 19 (nil))))))))))))))))
    (expr_list:REG_DEAD (reg:CCNO 17 flags)
        (expr_list:REG_BR_PROB (const_int 1000 [0x3e8])
            (nil))))
;; End of basic block 0, registers live:
 0 [ax] 3 [bx] 6 [bp] 7 [sp] 26 [xmm5] 41 [r12]

(note:HI 148 25 27 NOTE_INSN_LOOP_END)

;; Start of basic block 1, registers live: 3 [bx] 6 [bp] 7 [sp] 26 [xmm5] 41 [r12]
(note:HI 27 148 466 1 [bb 1] NOTE_INSN_BASIC_BLOCK)

(note:HI 466 27 473 1 NOTE_INSN_DELETED)

(insn:TI 473 466 966 1 ./CStatUtilities.c:209 (set (reg:DF 22 xmm1 [82])
        (mem:DF (reg/v/f:DI 6 bp [orig:75 x ] [75]) [6 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn 966 473 965 1 (set (reg:SI 0 ax [107])
        (subreg:SI (plus:DI (reg:DI 41 r12 [orig:76 len ] [76])
                (const_int -1 [0xffffffffffffffff])) 0)) 194 {*lea_1_rex64} (nil)
    (nil))

(insn:TI 965 966 478 1 (set (reg:V2DF 47 xmm10 [95])
        (vec_concat:V2DF (mem/u/c/i:DF (symbol_ref/u:DI ("*.LC14") [flags 0x2]) [6 S8 A128])
            (const_double:DF 0.0 [0x0.0p+0]))) 1088 {*vec_concatv2df} (nil)
    (nil))

(insn 478 965 1078 1 ./CStatUtilities.c:208 (set (reg/v:SI 2 cx [orig:110 i.645 ] [110])
        (const_int 1 [0x1])) 40 {*movsi_1} (nil)
    (nil))

(note 1078 478 474 1 ( i.645 (expr_list:REG_DEP_TRUE (reg/v:SI 2 cx [orig:110 i.645 ] [110])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn:TI 474 1078 1079 1 ./CStatUtilities.c:209 (set (reg:DF 22 xmm1 [82])
        (minus:DF (reg:DF 22 xmm1 [82])
            (reg/v:DF 26 xmm5 [orig:69 median ] [69]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 473 (nil))
    (nil))

(note 1079 474 468 1 ( median (expr_list:REG_DEP_TRUE (reg/v:DF 26 xmm5 [orig:69 median ] [69])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn 468 1079 480 1 (parallel [
            (set (reg:SI 0 ax [107])
                (and:SI (reg:SI 0 ax [107])
                    (const_int 7 [0x7])))
            (clobber (reg:CC 17 flags))
        ]) 299 {*andsi_1} (insn_list:REG_DEP_TRUE 966 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 480 468 479 1 ./CStatUtilities.c:208 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 2 cx [orig:110 i.645 ] [110])
            (reg/v:SI 41 r12 [orig:76 len ] [76]))) 5 {*cmpsi_1_insn} (insn_list:REG_DEP_OUTPUT 468 (insn_list:REG_DEP_TRUE 478 (nil)))
    (nil))

(insn:TI 479 480 967 1 ./CStatUtilities.c:208 (set (reg:DI 1 dx [orig:111 ivtmp.638 ] [111])
        (const_int 1 [0x1])) 81 {*movdi_1_rex64} (nil)
    (nil))

(insn:TI 967 479 476 1 ./CStatUtilities.c:209 (set (reg:V2DF 22 xmm1 [82])
        (and:V2DF (reg:V2DF 22 xmm1 [82])
            (reg:V2DF 47 xmm10 [95]))) 1050 {*andv2df3} (insn_list:REG_DEP_TRUE 965 (insn_list:REG_DEP_TRUE 474 (nil)))
    (nil))

(insn:TI 476 967 481 1 ./CStatUtilities.c:209 (set (mem:DF (reg/f:DI 3 bx [80]) [6 S8 A64])
        (reg:DF 22 xmm1 [82])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 967 (insn_list:REG_DEP_ANTI 473 (nil)))
    (expr_list:REG_DEAD (reg:DF 22 xmm1 [82])
        (expr_list:REG_EQUAL (abs:DF (reg:DF 81))
            (nil))))

(jump_insn 481 476 649 1 ./CStatUtilities.c:208 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 796)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 965 (insn_list:REG_DEP_ANTI 966 (insn_list:REG_DEP_ANTI 468 (insn_list:REG_DEP_ANTI 473 (insn_list:REG_DEP_ANTI 474 (insn_list:REG_DEP_ANTI 967 (insn_list:REG_DEP_ANTI 478 (insn_list:REG_DEP_ANTI 479 (insn_list:REG_DEP_TRUE 480 (insn_list:REG_DEP_ANTI 476 (nil)))))))))))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 1000 [0x3e8])
            (nil))))
;; End of basic block 1, registers live:
 0 [ax] 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 26 [xmm5] 41 [r12] 47 [xmm10]

;; Start of basic block 2, registers live: 0 [ax] 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 26 [xmm5] 41 [r12] 47 [xmm10]
(note:HI 649 481 647 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn:TI 647 649 648 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [107])
            (const_int 0 [0x0]))) 3 {*cmpsi_ccno_1} (nil)
    (nil))

(jump_insn:TI 648 647 626 2 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 30)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 647 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 1250 [0x4e2])
            (nil))))
;; End of basic block 2, registers live:
 0 [ax] 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 26 [xmm5] 41 [r12] 47 [xmm10]

;; Start of basic block 3, registers live: 0 [ax] 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 26 [xmm5] 41 [r12] 47 [xmm10]
(note:HI 626 648 624 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn:TI 624 626 625 3 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [107])
            (const_int 1 [0x1]))) 5 {*cmpsi_1_insn} (nil)
    (nil))

(jump_insn:TI 625 624 603 3 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 864)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 624 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 1428 [0x594])
            (nil))))
;; End of basic block 3, registers live:
 0 [ax] 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 26 [xmm5] 41 [r12] 47 [xmm10]

;; Start of basic block 4, registers live: 0 [ax] 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 26 [xmm5] 41 [r12] 47 [xmm10]
(note:HI 603 625 601 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn:TI 601 603 602 4 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [107])
            (const_int 2 [0x2]))) 5 {*cmpsi_1_insn} (nil)
    (nil))

(jump_insn:TI 602 601 580 4 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 865)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 601 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 1666 [0x682])
            (nil))))
;; End of basic block 4, registers live:
 0 [ax] 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 26 [xmm5] 41 [r12] 47 [xmm10]

;; Start of basic block 5, registers live: 0 [ax] 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 26 [xmm5] 41 [r12] 47 [xmm10]
(note:HI 580 602 578 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn:TI 578 580 579 5 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [107])
            (const_int 3 [0x3]))) 5 {*cmpsi_1_insn} (nil)
    (nil))

(jump_insn:TI 579 578 557 5 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 866)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 578 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 2000 [0x7d0])
            (nil))))
;; End of basic block 5, registers live:
 0 [ax] 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 26 [xmm5] 41 [r12] 47 [xmm10]

;; Start of basic block 6, registers live: 0 [ax] 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 26 [xmm5] 41 [r12] 47 [xmm10]
(note:HI 557 579 555 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn:TI 555 557 556 6 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [107])
            (const_int 4 [0x4]))) 5 {*cmpsi_1_insn} (nil)
    (nil))

(jump_insn:TI 556 555 534 6 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 867)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 555 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 2500 [0x9c4])
            (nil))))
;; End of basic block 6, registers live:
 0 [ax] 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 26 [xmm5] 41 [r12] 47 [xmm10]

;; Start of basic block 7, registers live: 0 [ax] 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 26 [xmm5] 41 [r12] 47 [xmm10]
(note:HI 534 556 532 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn:TI 532 534 533 7 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [107])
            (const_int 5 [0x5]))) 5 {*cmpsi_1_insn} (nil)
    (nil))

(jump_insn:TI 533 532 511 7 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 868)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 532 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 3333 [0xd05])
            (nil))))
;; End of basic block 7, registers live:
 0 [ax] 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 26 [xmm5] 41 [r12] 47 [xmm10]

;; Start of basic block 8, registers live: 0 [ax] 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 26 [xmm5] 41 [r12] 47 [xmm10]
(note:HI 511 533 509 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn:TI 509 511 510 8 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [107])
            (const_int 6 [0x6]))) 5 {*cmpsi_1_insn} (nil)
    (expr_list:REG_DEAD (reg:SI 0 ax [107])
        (nil)))

(jump_insn:TI 510 509 501 8 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 869)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 509 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 8, registers live:
 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 26 [xmm5] 41 [r12] 47 [xmm10]

;; Start of basic block 9, registers live: 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 26 [xmm5] 41 [r12] 47 [xmm10]
(note:HI 501 510 492 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn:TI 492 501 497 9 ./CStatUtilities.c:209 (set (reg:DF 23 xmm2 [229])
        (mem:DF (plus:DI (reg/v/f:DI 6 bp [orig:75 x ] [75])
                (const_int 8 [0x8])) [6 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn 497 492 1080 9 ./CStatUtilities.c:208 (set (strict_low_part (reg:QI 2 cx))
        (const_int 2 [0x2])) 58 {*movstrictqi_1} (nil)
    (expr_list:REG_EQUAL (const_int 2 [0x2])
        (nil)))

(note 1080 497 498 9 ( i.645 (nil)) NOTE_INSN_VAR_LOCATION)

(insn:TI 498 1080 493 9 ./CStatUtilities.c:208 (set (strict_low_part (reg:QI 1 dx))
        (const_int 2 [0x2])) 58 {*movstrictqi_1} (nil)
    (expr_list:REG_EQUAL (const_int 2 [0x2])
        (nil)))

(insn:TI 493 498 964 9 ./CStatUtilities.c:209 (set (reg:DF 23 xmm2 [229])
        (minus:DF (reg:DF 23 xmm2 [229])
            (reg/v:DF 26 xmm5 [orig:69 median ] [69]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 492 (nil))
    (nil))

(insn:TI 964 493 495 9 ./CStatUtilities.c:209 (set (reg:V2DF 23 xmm2 [229])
        (and:V2DF (reg:V2DF 23 xmm2 [229])
            (reg:V2DF 47 xmm10 [95]))) 1050 {*andv2df3} (insn_list:REG_DEP_TRUE 493 (nil))
    (nil))

(insn:TI 495 964 1081 9 ./CStatUtilities.c:209 (set (mem:DF (plus:DI (reg/f:DI 3 bx [80])
                (const_int 8 [0x8])) [6 S8 A64])
        (reg:DF 23 xmm2 [229])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 964 (insn_list:REG_DEP_ANTI 492 (nil)))
    (expr_list:REG_DEAD (reg:DF 23 xmm2 [229])
        (expr_list:REG_EQUAL (abs:DF (reg:DF 230))
            (nil))))
;; End of basic block 9, registers live:
 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 26 [xmm5] 41 [r12] 47 [xmm10]

(note 1081 495 869 10 ( i.645 (expr_list:REG_DEP_TRUE (reg/v:SI 2 cx [orig:110 i.645 ] [110])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 10, registers live: 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 26 [xmm5] 41 [r12] 47 [xmm10]
(code_label:HI 869 1081 524 10 740 "" [1 uses])

(note:HI 524 869 515 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn:TI 515 524 520 10 ./CStatUtilities.c:209 (set (reg:DF 24 xmm3 [232])
        (mem:DF (plus:DI (mult:DI (reg:DI 1 dx [orig:111 ivtmp.638 ] [111])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 6 bp [orig:75 x ] [75])) [6 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn 520 515 516 10 ./CStatUtilities.c:208 (parallel [
            (set (reg/v:SI 2 cx [orig:110 i.645 ] [110])
                (plus:SI (reg/v:SI 2 cx [orig:110 i.645 ] [110])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 516 520 963 10 ./CStatUtilities.c:209 (set (reg:DF 24 xmm3 [232])
        (minus:DF (reg:DF 24 xmm3 [232])
            (reg/v:DF 26 xmm5 [orig:69 median ] [69]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 515 (nil))
    (nil))

(insn:TI 963 516 518 10 ./CStatUtilities.c:209 (set (reg:V2DF 24 xmm3 [232])
        (and:V2DF (reg:V2DF 24 xmm3 [232])
            (reg:V2DF 47 xmm10 [95]))) 1050 {*andv2df3} (insn_list:REG_DEP_TRUE 516 (nil))
    (nil))

(insn:TI 518 963 521 10 ./CStatUtilities.c:209 (set (mem:DF (plus:DI (mult:DI (reg:DI 1 dx [orig:111 ivtmp.638 ] [111])
                    (const_int 8 [0x8]))
                (reg/f:DI 3 bx [80])) [6 S8 A64])
        (reg:DF 24 xmm3 [232])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 963 (insn_list:REG_DEP_ANTI 515 (nil)))
    (expr_list:REG_DEAD (reg:DF 24 xmm3 [232])
        (expr_list:REG_EQUAL (abs:DF (reg:DF 233))
            (nil))))

(insn 521 518 868 10 ./CStatUtilities.c:208 (parallel [
            (set (reg:DI 1 dx [orig:111 ivtmp.638 ] [111])
                (plus:DI (reg:DI 1 dx [orig:111 ivtmp.638 ] [111])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (insn_list:REG_DEP_ANTI 515 (insn_list:REG_DEP_ANTI 518 (nil)))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;; End of basic block 10, registers live:
 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 26 [xmm5] 41 [r12] 47 [xmm10]

;; Start of basic block 11, registers live: 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 26 [xmm5] 41 [r12] 47 [xmm10]
(code_label:HI 868 521 547 11 739 "" [1 uses])

(note:HI 547 868 538 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(insn:TI 538 547 543 11 ./CStatUtilities.c:209 (set (reg:DF 27 xmm6 [235])
        (mem:DF (plus:DI (mult:DI (reg:DI 1 dx [orig:111 ivtmp.638 ] [111])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 6 bp [orig:75 x ] [75])) [6 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn 543 538 539 11 ./CStatUtilities.c:208 (parallel [
            (set (reg/v:SI 2 cx [orig:110 i.645 ] [110])
                (plus:SI (reg/v:SI 2 cx [orig:110 i.645 ] [110])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 539 543 962 11 ./CStatUtilities.c:209 (set (reg:DF 27 xmm6 [235])
        (minus:DF (reg:DF 27 xmm6 [235])
            (reg/v:DF 26 xmm5 [orig:69 median ] [69]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 538 (nil))
    (nil))

(insn:TI 962 539 541 11 ./CStatUtilities.c:209 (set (reg:V2DF 27 xmm6 [235])
        (and:V2DF (reg:V2DF 27 xmm6 [235])
            (reg:V2DF 47 xmm10 [95]))) 1050 {*andv2df3} (insn_list:REG_DEP_TRUE 539 (nil))
    (nil))

(insn:TI 541 962 544 11 ./CStatUtilities.c:209 (set (mem:DF (plus:DI (mult:DI (reg:DI 1 dx [orig:111 ivtmp.638 ] [111])
                    (const_int 8 [0x8]))
                (reg/f:DI 3 bx [80])) [6 S8 A64])
        (reg:DF 27 xmm6 [235])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 962 (insn_list:REG_DEP_ANTI 538 (nil)))
    (expr_list:REG_DEAD (reg:DF 27 xmm6 [235])
        (expr_list:REG_EQUAL (abs:DF (reg:DF 236))
            (nil))))

(insn 544 541 867 11 ./CStatUtilities.c:208 (parallel [
            (set (reg:DI 1 dx [orig:111 ivtmp.638 ] [111])
                (plus:DI (reg:DI 1 dx [orig:111 ivtmp.638 ] [111])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (insn_list:REG_DEP_ANTI 538 (insn_list:REG_DEP_ANTI 541 (nil)))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;; End of basic block 11, registers live:
 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 26 [xmm5] 41 [r12] 47 [xmm10]

;; Start of basic block 12, registers live: 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 26 [xmm5] 41 [r12] 47 [xmm10]
(code_label:HI 867 544 570 12 738 "" [1 uses])

(note:HI 570 867 561 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(insn:TI 561 570 566 12 ./CStatUtilities.c:209 (set (reg:DF 46 xmm9 [238])
        (mem:DF (plus:DI (mult:DI (reg:DI 1 dx [orig:111 ivtmp.638 ] [111])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 6 bp [orig:75 x ] [75])) [6 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn 566 561 562 12 ./CStatUtilities.c:208 (parallel [
            (set (reg/v:SI 2 cx [orig:110 i.645 ] [110])
                (plus:SI (reg/v:SI 2 cx [orig:110 i.645 ] [110])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 562 566 961 12 ./CStatUtilities.c:209 (set (reg:DF 46 xmm9 [238])
        (minus:DF (reg:DF 46 xmm9 [238])
            (reg/v:DF 26 xmm5 [orig:69 median ] [69]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 561 (nil))
    (nil))

(insn:TI 961 562 564 12 ./CStatUtilities.c:209 (set (reg:V2DF 46 xmm9 [238])
        (and:V2DF (reg:V2DF 46 xmm9 [238])
            (reg:V2DF 47 xmm10 [95]))) 1050 {*andv2df3} (insn_list:REG_DEP_TRUE 562 (nil))
    (nil))

(insn:TI 564 961 567 12 ./CStatUtilities.c:209 (set (mem:DF (plus:DI (mult:DI (reg:DI 1 dx [orig:111 ivtmp.638 ] [111])
                    (const_int 8 [0x8]))
                (reg/f:DI 3 bx [80])) [6 S8 A64])
        (reg:DF 46 xmm9 [238])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 961 (insn_list:REG_DEP_ANTI 561 (nil)))
    (expr_list:REG_DEAD (reg:DF 46 xmm9 [238])
        (expr_list:REG_EQUAL (abs:DF (reg:DF 239))
            (nil))))

(insn 567 564 866 12 ./CStatUtilities.c:208 (parallel [
            (set (reg:DI 1 dx [orig:111 ivtmp.638 ] [111])
                (plus:DI (reg:DI 1 dx [orig:111 ivtmp.638 ] [111])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (insn_list:REG_DEP_ANTI 561 (insn_list:REG_DEP_ANTI 564 (nil)))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;; End of basic block 12, registers live:
 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 26 [xmm5] 41 [r12] 47 [xmm10]

;; Start of basic block 13, registers live: 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 26 [xmm5] 41 [r12] 47 [xmm10]
(code_label:HI 866 567 593 13 737 "" [1 uses])

(note:HI 593 866 584 13 [bb 13] NOTE_INSN_BASIC_BLOCK)

(insn:TI 584 593 589 13 ./CStatUtilities.c:209 (set (reg:DF 52 xmm15 [241])
        (mem:DF (plus:DI (mult:DI (reg:DI 1 dx [orig:111 ivtmp.638 ] [111])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 6 bp [orig:75 x ] [75])) [6 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn 589 584 585 13 ./CStatUtilities.c:208 (parallel [
            (set (reg/v:SI 2 cx [orig:110 i.645 ] [110])
                (plus:SI (reg/v:SI 2 cx [orig:110 i.645 ] [110])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 585 589 960 13 ./CStatUtilities.c:209 (set (reg:DF 52 xmm15 [241])
        (minus:DF (reg:DF 52 xmm15 [241])
            (reg/v:DF 26 xmm5 [orig:69 median ] [69]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 584 (nil))
    (nil))

(insn:TI 960 585 587 13 ./CStatUtilities.c:209 (set (reg:V2DF 52 xmm15 [241])
        (and:V2DF (reg:V2DF 52 xmm15 [241])
            (reg:V2DF 47 xmm10 [95]))) 1050 {*andv2df3} (insn_list:REG_DEP_TRUE 585 (nil))
    (nil))

(insn:TI 587 960 590 13 ./CStatUtilities.c:209 (set (mem:DF (plus:DI (mult:DI (reg:DI 1 dx [orig:111 ivtmp.638 ] [111])
                    (const_int 8 [0x8]))
                (reg/f:DI 3 bx [80])) [6 S8 A64])
        (reg:DF 52 xmm15 [241])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 960 (insn_list:REG_DEP_ANTI 584 (nil)))
    (expr_list:REG_DEAD (reg:DF 52 xmm15 [241])
        (expr_list:REG_EQUAL (abs:DF (reg:DF 242))
            (nil))))

(insn 590 587 865 13 ./CStatUtilities.c:208 (parallel [
            (set (reg:DI 1 dx [orig:111 ivtmp.638 ] [111])
                (plus:DI (reg:DI 1 dx [orig:111 ivtmp.638 ] [111])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (insn_list:REG_DEP_ANTI 584 (insn_list:REG_DEP_ANTI 587 (nil)))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;; End of basic block 13, registers live:
 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 26 [xmm5] 41 [r12] 47 [xmm10]

;; Start of basic block 14, registers live: 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 26 [xmm5] 41 [r12] 47 [xmm10]
(code_label:HI 865 590 616 14 736 "" [1 uses])

(note:HI 616 865 607 14 [bb 14] NOTE_INSN_BASIC_BLOCK)

(insn:TI 607 616 612 14 ./CStatUtilities.c:209 (set (reg:DF 21 xmm0 [244])
        (mem:DF (plus:DI (mult:DI (reg:DI 1 dx [orig:111 ivtmp.638 ] [111])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 6 bp [orig:75 x ] [75])) [6 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn 612 607 608 14 ./CStatUtilities.c:208 (parallel [
            (set (reg/v:SI 2 cx [orig:110 i.645 ] [110])
                (plus:SI (reg/v:SI 2 cx [orig:110 i.645 ] [110])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 608 612 959 14 ./CStatUtilities.c:209 (set (reg:DF 21 xmm0 [244])
        (minus:DF (reg:DF 21 xmm0 [244])
            (reg/v:DF 26 xmm5 [orig:69 median ] [69]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 607 (nil))
    (nil))

(insn:TI 959 608 610 14 ./CStatUtilities.c:209 (set (reg:V2DF 21 xmm0 [244])
        (and:V2DF (reg:V2DF 21 xmm0 [244])
            (reg:V2DF 47 xmm10 [95]))) 1050 {*andv2df3} (insn_list:REG_DEP_TRUE 608 (nil))
    (nil))

(insn:TI 610 959 613 14 ./CStatUtilities.c:209 (set (mem:DF (plus:DI (mult:DI (reg:DI 1 dx [orig:111 ivtmp.638 ] [111])
                    (const_int 8 [0x8]))
                (reg/f:DI 3 bx [80])) [6 S8 A64])
        (reg:DF 21 xmm0 [244])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 959 (insn_list:REG_DEP_ANTI 607 (nil)))
    (expr_list:REG_DEAD (reg:DF 21 xmm0 [244])
        (expr_list:REG_EQUAL (abs:DF (reg:DF 245))
            (nil))))

(insn 613 610 864 14 ./CStatUtilities.c:208 (parallel [
            (set (reg:DI 1 dx [orig:111 ivtmp.638 ] [111])
                (plus:DI (reg:DI 1 dx [orig:111 ivtmp.638 ] [111])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (insn_list:REG_DEP_ANTI 607 (insn_list:REG_DEP_ANTI 610 (nil)))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;; End of basic block 14, registers live:
 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 26 [xmm5] 41 [r12] 47 [xmm10]

;; Start of basic block 15, registers live: 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 26 [xmm5] 41 [r12] 47 [xmm10]
(code_label:HI 864 613 639 15 735 "" [1 uses])

(note:HI 639 864 630 15 [bb 15] NOTE_INSN_BASIC_BLOCK)

(insn:TI 630 639 635 15 ./CStatUtilities.c:209 (set (reg:DF 28 xmm7 [247])
        (mem:DF (plus:DI (mult:DI (reg:DI 1 dx [orig:111 ivtmp.638 ] [111])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 6 bp [orig:75 x ] [75])) [6 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn 635 630 631 15 ./CStatUtilities.c:208 (parallel [
            (set (reg/v:SI 2 cx [orig:110 i.645 ] [110])
                (plus:SI (reg/v:SI 2 cx [orig:110 i.645 ] [110])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 631 635 958 15 ./CStatUtilities.c:209 (set (reg:DF 28 xmm7 [247])
        (minus:DF (reg:DF 28 xmm7 [247])
            (reg/v:DF 26 xmm5 [orig:69 median ] [69]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 630 (nil))
    (nil))

(insn:TI 958 631 633 15 ./CStatUtilities.c:209 (set (reg:V2DF 28 xmm7 [247])
        (and:V2DF (reg:V2DF 28 xmm7 [247])
            (reg:V2DF 47 xmm10 [95]))) 1050 {*andv2df3} (insn_list:REG_DEP_TRUE 631 (nil))
    (nil))

(insn:TI 633 958 636 15 ./CStatUtilities.c:209 (set (mem:DF (plus:DI (mult:DI (reg:DI 1 dx [orig:111 ivtmp.638 ] [111])
                    (const_int 8 [0x8]))
                (reg/f:DI 3 bx [80])) [6 S8 A64])
        (reg:DF 28 xmm7 [247])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 958 (insn_list:REG_DEP_ANTI 630 (nil)))
    (expr_list:REG_DEAD (reg:DF 28 xmm7 [247])
        (expr_list:REG_EQUAL (abs:DF (reg:DF 248))
            (nil))))

(insn 636 633 637 15 ./CStatUtilities.c:208 (parallel [
            (set (reg:DI 1 dx [orig:111 ivtmp.638 ] [111])
                (plus:DI (reg:DI 1 dx [orig:111 ivtmp.638 ] [111])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (insn_list:REG_DEP_ANTI 630 (insn_list:REG_DEP_ANTI 633 (nil)))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 637 636 638 15 ./CStatUtilities.c:208 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 2 cx [orig:110 i.645 ] [110])
            (reg/v:SI 41 r12 [orig:76 len ] [76]))) 5 {*cmpsi_1_insn} (insn_list:REG_DEP_OUTPUT 636 (insn_list:REG_DEP_TRUE 635 (nil)))
    (nil))

(jump_insn:TI 638 637 30 15 ./CStatUtilities.c:208 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 796)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 630 (insn_list:REG_DEP_ANTI 631 (insn_list:REG_DEP_ANTI 958 (insn_list:REG_DEP_ANTI 635 (insn_list:REG_DEP_ANTI 636 (insn_list:REG_DEP_TRUE 637 (insn_list:REG_DEP_ANTI 633 (nil))))))))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 1000 [0x3e8])
            (nil))))
;; End of basic block 15, registers live:
 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 26 [xmm5] 41 [r12] 47 [xmm10]

;; Start of basic block 16, registers live: 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 26 [xmm5] 41 [r12] 47 [xmm10]
(code_label:HI 30 638 31 16 659 "" [2 uses])

(note:HI 31 30 35 16 [bb 16] NOTE_INSN_BASIC_BLOCK)

(insn:TI 35 31 944 16 ./CStatUtilities.c:209 (set (reg:DF 23 xmm2 [112])
        (mem:DF (plus:DI (mult:DI (reg:DI 1 dx [orig:111 ivtmp.638 ] [111])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 6 bp [orig:75 x ] [75])) [6 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn 944 35 946 16 ./CStatUtilities.c:208 (set (reg:DI 40 r11 [108])
        (plus:DI (reg:DI 1 dx [orig:111 ivtmp.638 ] [111])
            (const_int 1 [0x1]))) 196 {*lea_2_rex64} (nil)
    (nil))

(insn:TI 946 944 948 16 ./CStatUtilities.c:208 (set (reg:DI 39 r10 [orig:121 ivtmp.638 ] [121])
        (plus:DI (reg:DI 1 dx [orig:111 ivtmp.638 ] [111])
            (const_int 2 [0x2]))) 196 {*lea_2_rex64} (nil)
    (nil))

(insn 948 946 950 16 ./CStatUtilities.c:208 (set (reg:DI 38 r9 [orig:126 ivtmp.638 ] [126])
        (plus:DI (reg:DI 1 dx [orig:111 ivtmp.638 ] [111])
            (const_int 3 [0x3]))) 196 {*lea_2_rex64} (nil)
    (nil))

(insn 950 948 36 16 ./CStatUtilities.c:208 (set (reg:DI 37 r8 [orig:131 ivtmp.638 ] [131])
        (plus:DI (reg:DI 1 dx [orig:111 ivtmp.638 ] [111])
            (const_int 4 [0x4]))) 196 {*lea_2_rex64} (nil)
    (nil))

(insn:TI 36 950 952 16 ./CStatUtilities.c:209 (set (reg:DF 23 xmm2 [112])
        (minus:DF (reg:DF 23 xmm2 [112])
            (reg/v:DF 26 xmm5 [orig:69 median ] [69]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 35 (nil))
    (nil))

(insn 952 36 954 16 ./CStatUtilities.c:208 (set (reg:DI 5 di [orig:136 ivtmp.638 ] [136])
        (plus:DI (reg:DI 1 dx [orig:111 ivtmp.638 ] [111])
            (const_int 5 [0x5]))) 196 {*lea_2_rex64} (nil)
    (nil))

(insn 954 952 956 16 ./CStatUtilities.c:208 (set (reg:DI 4 si [orig:141 ivtmp.638 ] [141])
        (plus:DI (reg:DI 1 dx [orig:111 ivtmp.638 ] [111])
            (const_int 6 [0x6]))) 196 {*lea_2_rex64} (nil)
    (nil))

(insn:TI 956 954 766 16 ./CStatUtilities.c:208 (set (reg:DI 0 ax [orig:146 ivtmp.638 ] [146])
        (plus:DI (reg:DI 1 dx [orig:111 ivtmp.638 ] [111])
            (const_int 7 [0x7]))) 196 {*lea_2_rex64} (nil)
    (nil))

(insn 766 956 943 16 ./CStatUtilities.c:208 (parallel [
            (set (reg/v:SI 2 cx [orig:110 i.645 ] [110])
                (plus:SI (reg/v:SI 2 cx [orig:110 i.645 ] [110])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 943 766 39 16 ./CStatUtilities.c:209 (set (reg:V2DF 23 xmm2 [112])
        (and:V2DF (reg:V2DF 23 xmm2 [112])
            (reg:V2DF 47 xmm10 [95]))) 1050 {*andv2df3} (insn_list:REG_DEP_TRUE 36 (nil))
    (nil))

(insn:TI 39 943 767 16 ./CStatUtilities.c:209 (set (mem:DF (plus:DI (mult:DI (reg:DI 1 dx [orig:111 ivtmp.638 ] [111])
                    (const_int 8 [0x8]))
                (reg/f:DI 3 bx [80])) [6 S8 A64])
        (reg:DF 23 xmm2 [112])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 943 (insn_list:REG_DEP_ANTI 35 (nil)))
    (expr_list:REG_DEAD (reg:DF 23 xmm2 [112])
        (expr_list:REG_EQUAL (abs:DF (reg:DF 113))
            (nil))))

(insn 767 39 768 16 ./CStatUtilities.c:208 (parallel [
            (set (reg:DI 1 dx [orig:111 ivtmp.638 ] [111])
                (plus:DI (reg:DI 1 dx [orig:111 ivtmp.638 ] [111])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (insn_list:REG_DEP_ANTI 35 (insn_list:REG_DEP_ANTI 39 (insn_list:REG_DEP_ANTI 944 (insn_list:REG_DEP_ANTI 946 (insn_list:REG_DEP_ANTI 948 (insn_list:REG_DEP_ANTI 950 (insn_list:REG_DEP_ANTI 952 (insn_list:REG_DEP_ANTI 954 (insn_list:REG_DEP_ANTI 956 (nil))))))))))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 768 767 653 16 ./CStatUtilities.c:208 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 2 cx [orig:110 i.645 ] [110])
            (reg/v:SI 41 r12 [orig:76 len ] [76]))) 5 {*cmpsi_1_insn} (insn_list:REG_DEP_OUTPUT 767 (insn_list:REG_DEP_TRUE 766 (nil)))
    (nil))

(insn:TI 653 768 654 16 ./CStatUtilities.c:209 (set (reg:DF 22 xmm1 [117])
        (mem:DF (plus:DI (mult:DI (reg:DI 40 r11 [108])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 6 bp [orig:75 x ] [75])) [6 S8 A64])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 944 (insn_list:REG_DEP_TRUE 39 (nil)))
    (nil))

(insn:TI 654 653 945 16 ./CStatUtilities.c:209 (set (reg:DF 22 xmm1 [117])
        (minus:DF (reg:DF 22 xmm1 [117])
            (reg/v:DF 26 xmm5 [orig:69 median ] [69]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 653 (nil))
    (nil))

(insn:TI 945 654 656 16 ./CStatUtilities.c:209 (set (reg:V2DF 22 xmm1 [117])
        (and:V2DF (reg:V2DF 22 xmm1 [117])
            (reg:V2DF 47 xmm10 [95]))) 1050 {*andv2df3} (insn_list:REG_DEP_TRUE 654 (nil))
    (nil))

(insn:TI 656 945 671 16 ./CStatUtilities.c:209 (set (mem:DF (plus:DI (mult:DI (reg:DI 40 r11 [108])
                    (const_int 8 [0x8]))
                (reg/f:DI 3 bx [80])) [6 S8 A64])
        (reg:DF 22 xmm1 [117])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 944 (insn_list:REG_DEP_TRUE 945 (insn_list:REG_DEP_OUTPUT 39 (insn_list:REG_DEP_ANTI 35 (insn_list:REG_DEP_ANTI 653 (nil))))))
    (expr_list:REG_DEAD (reg:DF 22 xmm1 [117])
        (expr_list:REG_DEAD (reg:DI 40 r11 [108])
            (expr_list:REG_EQUAL (abs:DF (reg:DF 118))
                (nil)))))

(insn:TI 671 656 672 16 ./CStatUtilities.c:209 (set (reg:DF 51 xmm14 [122])
        (mem:DF (plus:DI (mult:DI (reg:DI 39 r10 [orig:121 ivtmp.638 ] [121])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 6 bp [orig:75 x ] [75])) [6 S8 A64])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 946 (insn_list:REG_DEP_TRUE 39 (insn_list:REG_DEP_TRUE 656 (nil))))
    (nil))

(insn:TI 672 671 947 16 ./CStatUtilities.c:209 (set (reg:DF 51 xmm14 [122])
        (minus:DF (reg:DF 51 xmm14 [122])
            (reg/v:DF 26 xmm5 [orig:69 median ] [69]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 671 (nil))
    (nil))

(insn:TI 947 672 674 16 ./CStatUtilities.c:209 (set (reg:V2DF 51 xmm14 [122])
        (and:V2DF (reg:V2DF 51 xmm14 [122])
            (reg:V2DF 47 xmm10 [95]))) 1050 {*andv2df3} (insn_list:REG_DEP_TRUE 672 (nil))
    (nil))

(insn:TI 674 947 689 16 ./CStatUtilities.c:209 (set (mem:DF (plus:DI (mult:DI (reg:DI 39 r10 [orig:121 ivtmp.638 ] [121])
                    (const_int 8 [0x8]))
                (reg/f:DI 3 bx [80])) [6 S8 A64])
        (reg:DF 51 xmm14 [122])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 947 (insn_list:REG_DEP_TRUE 946 (insn_list:REG_DEP_OUTPUT 39 (insn_list:REG_DEP_OUTPUT 656 (insn_list:REG_DEP_ANTI 35 (insn_list:REG_DEP_ANTI 653 (insn_list:REG_DEP_ANTI 671 (nil))))))))
    (expr_list:REG_DEAD (reg:DF 51 xmm14 [122])
        (expr_list:REG_DEAD (reg:DI 39 r10 [orig:121 ivtmp.638 ] [121])
            (expr_list:REG_EQUAL (abs:DF (reg:DF 123))
                (nil)))))

(insn:TI 689 674 690 16 ./CStatUtilities.c:209 (set (reg:DF 50 xmm13 [127])
        (mem:DF (plus:DI (mult:DI (reg:DI 38 r9 [orig:126 ivtmp.638 ] [126])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 6 bp [orig:75 x ] [75])) [6 S8 A64])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 948 (insn_list:REG_DEP_TRUE 39 (insn_list:REG_DEP_TRUE 656 (insn_list:REG_DEP_TRUE 674 (nil)))))
    (nil))

(insn:TI 690 689 949 16 ./CStatUtilities.c:209 (set (reg:DF 50 xmm13 [127])
        (minus:DF (reg:DF 50 xmm13 [127])
            (reg/v:DF 26 xmm5 [orig:69 median ] [69]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 689 (nil))
    (nil))

(insn:TI 949 690 692 16 ./CStatUtilities.c:209 (set (reg:V2DF 50 xmm13 [127])
        (and:V2DF (reg:V2DF 50 xmm13 [127])
            (reg:V2DF 47 xmm10 [95]))) 1050 {*andv2df3} (insn_list:REG_DEP_TRUE 690 (nil))
    (nil))

(insn:TI 692 949 707 16 ./CStatUtilities.c:209 (set (mem:DF (plus:DI (mult:DI (reg:DI 38 r9 [orig:126 ivtmp.638 ] [126])
                    (const_int 8 [0x8]))
                (reg/f:DI 3 bx [80])) [6 S8 A64])
        (reg:DF 50 xmm13 [127])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 949 (insn_list:REG_DEP_TRUE 948 (insn_list:REG_DEP_OUTPUT 39 (insn_list:REG_DEP_OUTPUT 656 (insn_list:REG_DEP_OUTPUT 674 (insn_list:REG_DEP_ANTI 35 (insn_list:REG_DEP_ANTI 653 (insn_list:REG_DEP_ANTI 671 (insn_list:REG_DEP_ANTI 689 (nil))))))))))
    (expr_list:REG_DEAD (reg:DF 50 xmm13 [127])
        (expr_list:REG_DEAD (reg:DI 38 r9 [orig:126 ivtmp.638 ] [126])
            (expr_list:REG_EQUAL (abs:DF (reg:DF 128))
                (nil)))))

(insn:TI 707 692 708 16 ./CStatUtilities.c:209 (set (reg:DF 45 xmm8 [132])
        (mem:DF (plus:DI (mult:DI (reg:DI 37 r8 [orig:131 ivtmp.638 ] [131])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 6 bp [orig:75 x ] [75])) [6 S8 A64])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 950 (insn_list:REG_DEP_TRUE 39 (insn_list:REG_DEP_TRUE 656 (insn_list:REG_DEP_TRUE 674 (insn_list:REG_DEP_TRUE 692 (nil))))))
    (nil))

(insn:TI 708 707 951 16 ./CStatUtilities.c:209 (set (reg:DF 45 xmm8 [132])
        (minus:DF (reg:DF 45 xmm8 [132])
            (reg/v:DF 26 xmm5 [orig:69 median ] [69]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 707 (nil))
    (nil))

(insn:TI 951 708 710 16 ./CStatUtilities.c:209 (set (reg:V2DF 45 xmm8 [132])
        (and:V2DF (reg:V2DF 45 xmm8 [132])
            (reg:V2DF 47 xmm10 [95]))) 1050 {*andv2df3} (insn_list:REG_DEP_TRUE 708 (nil))
    (nil))

(insn:TI 710 951 725 16 ./CStatUtilities.c:209 (set (mem:DF (plus:DI (mult:DI (reg:DI 37 r8 [orig:131 ivtmp.638 ] [131])
                    (const_int 8 [0x8]))
                (reg/f:DI 3 bx [80])) [6 S8 A64])
        (reg:DF 45 xmm8 [132])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 951 (insn_list:REG_DEP_TRUE 950 (insn_list:REG_DEP_OUTPUT 39 (insn_list:REG_DEP_OUTPUT 656 (insn_list:REG_DEP_OUTPUT 674 (insn_list:REG_DEP_OUTPUT 692 (insn_list:REG_DEP_ANTI 35 (insn_list:REG_DEP_ANTI 653 (insn_list:REG_DEP_ANTI 671 (insn_list:REG_DEP_ANTI 689 (insn_list:REG_DEP_ANTI 707 (nil))))))))))))
    (expr_list:REG_DEAD (reg:DF 45 xmm8 [132])
        (expr_list:REG_DEAD (reg:DI 37 r8 [orig:131 ivtmp.638 ] [131])
            (expr_list:REG_EQUAL (abs:DF (reg:DF 133))
                (nil)))))

(insn:TI 725 710 726 16 ./CStatUtilities.c:209 (set (reg:DF 49 xmm12 [137])
        (mem:DF (plus:DI (mult:DI (reg:DI 5 di [orig:136 ivtmp.638 ] [136])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 6 bp [orig:75 x ] [75])) [6 S8 A64])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 952 (insn_list:REG_DEP_TRUE 39 (insn_list:REG_DEP_TRUE 656 (insn_list:REG_DEP_TRUE 674 (insn_list:REG_DEP_TRUE 692 (insn_list:REG_DEP_TRUE 710 (nil)))))))
    (nil))

(insn:TI 726 725 953 16 ./CStatUtilities.c:209 (set (reg:DF 49 xmm12 [137])
        (minus:DF (reg:DF 49 xmm12 [137])
            (reg/v:DF 26 xmm5 [orig:69 median ] [69]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 725 (nil))
    (nil))

(insn:TI 953 726 728 16 ./CStatUtilities.c:209 (set (reg:V2DF 49 xmm12 [137])
        (and:V2DF (reg:V2DF 49 xmm12 [137])
            (reg:V2DF 47 xmm10 [95]))) 1050 {*andv2df3} (insn_list:REG_DEP_TRUE 726 (nil))
    (nil))

(insn:TI 728 953 743 16 ./CStatUtilities.c:209 (set (mem:DF (plus:DI (mult:DI (reg:DI 5 di [orig:136 ivtmp.638 ] [136])
                    (const_int 8 [0x8]))
                (reg/f:DI 3 bx [80])) [6 S8 A64])
        (reg:DF 49 xmm12 [137])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 953 (insn_list:REG_DEP_TRUE 952 (insn_list:REG_DEP_OUTPUT 39 (insn_list:REG_DEP_OUTPUT 656 (insn_list:REG_DEP_OUTPUT 674 (insn_list:REG_DEP_OUTPUT 692 (insn_list:REG_DEP_OUTPUT 710 (insn_list:REG_DEP_ANTI 35 (insn_list:REG_DEP_ANTI 653 (insn_list:REG_DEP_ANTI 671 (insn_list:REG_DEP_ANTI 689 (insn_list:REG_DEP_ANTI 707 (insn_list:REG_DEP_ANTI 725 (nil))))))))))))))
    (expr_list:REG_DEAD (reg:DF 49 xmm12 [137])
        (expr_list:REG_DEAD (reg:DI 5 di [orig:136 ivtmp.638 ] [136])
            (expr_list:REG_EQUAL (abs:DF (reg:DF 138))
                (nil)))))

(insn:TI 743 728 744 16 ./CStatUtilities.c:209 (set (reg:DF 48 xmm11 [142])
        (mem:DF (plus:DI (mult:DI (reg:DI 4 si [orig:141 ivtmp.638 ] [141])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 6 bp [orig:75 x ] [75])) [6 S8 A64])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 954 (insn_list:REG_DEP_TRUE 39 (insn_list:REG_DEP_TRUE 656 (insn_list:REG_DEP_TRUE 674 (insn_list:REG_DEP_TRUE 692 (insn_list:REG_DEP_TRUE 710 (insn_list:REG_DEP_TRUE 728 (nil))))))))
    (nil))

(insn:TI 744 743 955 16 ./CStatUtilities.c:209 (set (reg:DF 48 xmm11 [142])
        (minus:DF (reg:DF 48 xmm11 [142])
            (reg/v:DF 26 xmm5 [orig:69 median ] [69]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 743 (nil))
    (nil))

(insn:TI 955 744 746 16 ./CStatUtilities.c:209 (set (reg:V2DF 48 xmm11 [142])
        (and:V2DF (reg:V2DF 48 xmm11 [142])
            (reg:V2DF 47 xmm10 [95]))) 1050 {*andv2df3} (insn_list:REG_DEP_TRUE 744 (nil))
    (nil))

(insn:TI 746 955 761 16 ./CStatUtilities.c:209 (set (mem:DF (plus:DI (mult:DI (reg:DI 4 si [orig:141 ivtmp.638 ] [141])
                    (const_int 8 [0x8]))
                (reg/f:DI 3 bx [80])) [6 S8 A64])
        (reg:DF 48 xmm11 [142])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 955 (insn_list:REG_DEP_TRUE 954 (insn_list:REG_DEP_OUTPUT 39 (insn_list:REG_DEP_OUTPUT 656 (insn_list:REG_DEP_OUTPUT 674 (insn_list:REG_DEP_OUTPUT 692 (insn_list:REG_DEP_OUTPUT 710 (insn_list:REG_DEP_OUTPUT 728 (insn_list:REG_DEP_ANTI 35 (insn_list:REG_DEP_ANTI 653 (insn_list:REG_DEP_ANTI 671 (insn_list:REG_DEP_ANTI 689 (insn_list:REG_DEP_ANTI 707 (insn_list:REG_DEP_ANTI 725 (insn_list:REG_DEP_ANTI 743 (nil))))))))))))))))
    (expr_list:REG_DEAD (reg:DF 48 xmm11 [142])
        (expr_list:REG_DEAD (reg:DI 4 si [orig:141 ivtmp.638 ] [141])
            (expr_list:REG_EQUAL (abs:DF (reg:DF 143))
                (nil)))))

(insn:TI 761 746 762 16 ./CStatUtilities.c:209 (set (reg:DF 25 xmm4 [147])
        (mem:DF (plus:DI (mult:DI (reg:DI 0 ax [orig:146 ivtmp.638 ] [146])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 6 bp [orig:75 x ] [75])) [6 S8 A64])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 956 (insn_list:REG_DEP_TRUE 39 (insn_list:REG_DEP_TRUE 656 (insn_list:REG_DEP_TRUE 674 (insn_list:REG_DEP_TRUE 692 (insn_list:REG_DEP_TRUE 710 (insn_list:REG_DEP_TRUE 728 (insn_list:REG_DEP_TRUE 746 (nil)))))))))
    (nil))

(insn:TI 762 761 957 16 ./CStatUtilities.c:209 (set (reg:DF 25 xmm4 [147])
        (minus:DF (reg:DF 25 xmm4 [147])
            (reg/v:DF 26 xmm5 [orig:69 median ] [69]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 761 (nil))
    (nil))

(insn:TI 957 762 764 16 ./CStatUtilities.c:209 (set (reg:V2DF 25 xmm4 [147])
        (and:V2DF (reg:V2DF 25 xmm4 [147])
            (reg:V2DF 47 xmm10 [95]))) 1050 {*andv2df3} (insn_list:REG_DEP_TRUE 762 (nil))
    (nil))

(insn:TI 764 957 769 16 ./CStatUtilities.c:209 (set (mem:DF (plus:DI (mult:DI (reg:DI 0 ax [orig:146 ivtmp.638 ] [146])
                    (const_int 8 [0x8]))
                (reg/f:DI 3 bx [80])) [6 S8 A64])
        (reg:DF 25 xmm4 [147])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 957 (insn_list:REG_DEP_TRUE 956 (insn_list:REG_DEP_OUTPUT 39 (insn_list:REG_DEP_OUTPUT 656 (insn_list:REG_DEP_OUTPUT 674 (insn_list:REG_DEP_OUTPUT 692 (insn_list:REG_DEP_OUTPUT 710 (insn_list:REG_DEP_OUTPUT 728 (insn_list:REG_DEP_OUTPUT 746 (insn_list:REG_DEP_ANTI 35 (insn_list:REG_DEP_ANTI 653 (insn_list:REG_DEP_ANTI 671 (insn_list:REG_DEP_ANTI 689 (insn_list:REG_DEP_ANTI 707 (insn_list:REG_DEP_ANTI 725 (insn_list:REG_DEP_ANTI 743 (insn_list:REG_DEP_ANTI 761 (nil))))))))))))))))))
    (expr_list:REG_DEAD (reg:DF 25 xmm4 [147])
        (expr_list:REG_DEAD (reg:DI 0 ax [orig:146 ivtmp.638 ] [146])
            (expr_list:REG_EQUAL (abs:DF (reg:DF 148))
                (nil)))))

(jump_insn 769 764 796 16 ./CStatUtilities.c:208 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 30)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 35 (insn_list:REG_DEP_ANTI 36 (insn_list:REG_DEP_ANTI 943 (insn_list:REG_DEP_ANTI 944 (insn_list:REG_DEP_ANTI 653 (insn_list:REG_DEP_ANTI 654 (insn_list:REG_DEP_ANTI 945 (insn_list:REG_DEP_ANTI 946 (insn_list:REG_DEP_ANTI 671 (insn_list:REG_DEP_ANTI 672 (insn_list:REG_DEP_ANTI 947 (insn_list:REG_DEP_ANTI 948 (insn_list:REG_DEP_ANTI 689 (insn_list:REG_DEP_ANTI 690 (insn_list:REG_DEP_ANTI 949 (insn_list:REG_DEP_ANTI 950 (insn_list:REG_DEP_ANTI 707 (insn_list:REG_DEP_ANTI 708 (insn_list:REG_DEP_ANTI 951 (insn_list:REG_DEP_ANTI 952 (insn_list:REG_DEP_ANTI 725 (insn_list:REG_DEP_ANTI 726 (insn_list:REG_DEP_ANTI 953 (insn_list:REG_DEP_ANTI 954 (insn_list:REG_DEP_ANTI 743 (insn_list:REG_DEP_ANTI 744 (insn_list:REG_DEP_ANTI 955 (insn_list:REG_DEP_ANTI 956 (insn_list:REG_DEP_ANTI 761 (insn_list:REG_DEP_ANTI 762 (insn_list:REG_DEP_ANTI 957 (insn_list:REG_DEP_ANTI 766 (insn_list:REG_DEP_ANTI 767 (insn_list:REG_DEP_TRUE 768 (insn_list:REG_DEP_ANTI 39 (insn_list:REG_DEP_ANTI 656 (insn_list:REG_DEP_ANTI 674 (insn_list:REG_DEP_ANTI 692 (insn_list:REG_DEP_ANTI 710 (insn_list:REG_DEP_ANTI 728 (insn_list:REG_DEP_ANTI 746 (insn_list:REG_DEP_ANTI 764 (nil)))))))))))))))))))))))))))))))))))))))))))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 9000 [0x2328])
            (nil))))
;; End of basic block 16, registers live:
 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 26 [xmm5] 41 [r12] 47 [xmm10]

;; Start of basic block 17, registers live: 3 [bx] 6 [bp] 7 [sp] 26 [xmm5] 41 [r12] 47 [xmm10]
(code_label:HI 796 769 110 17 712 "" [2 uses])

(note:HI 110 796 111 17 [bb 17] NOTE_INSN_BASIC_BLOCK)

(note:HI 111 110 112 17 ("./CStatUtilities.c") 211)

(insn:TI 112 111 113 17 ./CStatUtilities.c:211 (set (reg:SI 4 si [ len ])
        (reg/v:SI 41 r12 [orig:76 len ] [76])) 40 {*movsi_1} (nil)
    (nil))

(insn 113 112 1082 17 ./CStatUtilities.c:211 (set (reg:DI 5 di [ res ])
        (reg/f:DI 3 bx [80])) 81 {*movdi_1_rex64} (nil)
    (nil))

(note 1082 113 888 17 ( res (expr_list:REG_DEP_TRUE (reg:DI 5 di [ res ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn 888 1082 1083 17 ./CStatUtilities.c:211 (set (mem/c:DF (plus:DI (reg/f:DI 7 sp)
                (const_int 32 [0x20])) [35 S8 A8])
        (reg:DF 26 xmm5)) 94 {*movdf_integer} (nil)
    (expr_list:REG_DEAD (reg:DF 26 xmm5)
        (nil)))

(note 1083 888 889 17 ( median (nil)) NOTE_INSN_VAR_LOCATION)

(insn:TI 889 1083 114 17 ./CStatUtilities.c:211 (set (mem/c:V2DF (plus:DI (reg/f:DI 7 sp)
                (const_int 16 [0x10])) [35 S16 A8])
        (reg:V2DF 47 xmm10)) 906 {*movv2df_internal} (nil)
    (expr_list:REG_DEAD (reg:V2DF 47 xmm10)
        (nil)))

(call_insn:TI 114 889 1085 17 ./CStatUtilities.c:211 (set (reg:DF 21 xmm0)
        (call (mem:QI (symbol_ref:DI ("medianInPlace") [flags 0x3] <function_decl 0x2b4e9c504e00 medianInPlace>) [0 S1 A8])
            (const_int 0 [0x0]))) 769 {*call_value_0_rex64} (insn_list:REG_DEP_ANTI 889 (insn_list:REG_DEP_ANTI 888 (insn_list:REG_DEP_TRUE 113 (insn_list:REG_DEP_TRUE 112 (nil)))))
    (expr_list:REG_DEAD (reg:SI 4 si [ len ])
        (expr_list:REG_DEAD (reg:DI 5 di [ res ])
            (expr_list:REG_EH_REGION (const_int 0 [0x0])
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di [ res ]))
        (expr_list:REG_DEP_TRUE (use (reg:SI 4 si [ len ]))
            (nil))))

(note 1085 114 1084 17 ( res (nil)) NOTE_INSN_VAR_LOCATION)

(note 1084 1085 116 17 ( i.645 (nil)) NOTE_INSN_VAR_LOCATION)

(note:HI 116 1084 117 17 ("./CStatUtilities.c") 213)

(insn:TI 117 116 1086 17 ./CStatUtilities.c:213 (set (reg:DI 5 di [ res ])
        (reg/f:DI 3 bx [80])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_ANTI 114 (insn_list:REG_DEP_OUTPUT 113 (nil)))
    (expr_list:REG_DEAD (reg/f:DI 3 bx [80])
        (nil)))

(note 1086 117 1042 17 ( res (expr_list:REG_DEP_TRUE (reg:DI 5 di [ res ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 1042 1086 115 17 ("./CStatUtilities.c") 211)

(insn 115 1042 1087 17 ./CStatUtilities.c:211 (set (mem/c:DF (plus:DI (reg/f:DI 7 sp)
                (const_int 56 [0x38])) [33 MAD+0 S8 A8])
        (reg:DF 21 xmm0)) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 114 (nil))
    (expr_list:REG_DEAD (reg:DF 21 xmm0)
        (nil)))

(note 1087 115 1043 17 ( MAD (expr_list:REG_DEP_TRUE (mem/c:DF (plus:DI (reg/f:DI 16 argp)
            (const_int -40 [0xffffffffffffffd8])) [33 MAD+0 S8 A8])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 1043 1087 118 17 ("./CStatUtilities.c") 213)

(call_insn:TI 118 1043 1088 17 ./CStatUtilities.c:213 (call (mem:QI (symbol_ref:DI ("free") [flags 0x41] <function_decl 0x2b4e9c731f00 free>) [0 S1 A8])
        (const_int 0 [0x0])) 555 {*call_0} (insn_list:REG_DEP_ANTI 889 (insn_list:REG_DEP_ANTI 888 (insn_list:REG_DEP_ANTI 115 (insn_list:REG_DEP_OUTPUT 112 (insn_list:REG_DEP_TRUE 117 (insn_list:REG_DEP_ANTI 114 (nil)))))))
    (expr_list:REG_DEAD (reg:DI 5 di [ res ])
        (expr_list:REG_EH_REGION (const_int 0 [0x0])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di [ res ]))
        (nil)))

(note 1088 118 890 17 ( res (nil)) NOTE_INSN_VAR_LOCATION)

(insn:TI 890 1088 891 17 (set (reg:DF 26 xmm5)
        (mem/c:DF (plus:DI (reg/f:DI 7 sp)
                (const_int 32 [0x20])) [35 S8 A8])) 94 {*movdf_integer} (insn_list:REG_DEP_ANTI 888 (insn_list:REG_DEP_OUTPUT 114 (insn_list:REG_DEP_ANTI 118 (nil))))
    (nil))

(insn:TI 891 890 1089 17 (set (reg:V2DF 47 xmm10)
        (mem/c:V2DF (plus:DI (reg/f:DI 7 sp)
                (const_int 16 [0x10])) [35 S16 A8])) 906 {*movv2df_internal} (insn_list:REG_DEP_ANTI 889 (insn_list:REG_DEP_OUTPUT 114 (insn_list:REG_DEP_ANTI 118 (nil))))
    (nil))
;; End of basic block 17, registers live:
 6 [bp] 7 [sp] 26 [xmm5] 41 [r12] 47 [xmm10]

(note 1089 891 1090 18 ( weightedsum (expr_list:REG_DEP_TRUE (reg/v:DF 28 xmm7 [orig:65 weightedsum ] [65])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 1090 1089 119 18 ( sum (expr_list:REG_DEP_TRUE (reg/v:DF 45 xmm8 [orig:64 sum ] [64])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 18, registers live: 6 [bp] 7 [sp] 26 [xmm5] 41 [r12] 47 [xmm10]
(code_label:HI 119 1090 120 18 661 "" [1 uses])

(note:HI 120 119 123 18 [bb 18] NOTE_INSN_BASIC_BLOCK)

(note:HI 123 120 157 18 NOTE_INSN_DELETED)

(note:HI 157 123 172 18 NOTE_INSN_DELETED)

(note:HI 172 157 898 18 NOTE_INSN_DELETED)

(insn:TI 898 172 1008 18 ./CStatUtilities.c:223 (set (reg:DF 27 xmm6 [orig:71 D.5329 ] [71])
        (mem/c:DF (plus:DI (reg/f:DI 7 sp)
                (const_int 48 [0x30])) [34 c+0 S8 A8])) 94 {*movdf_integer} (nil)
    (nil))

(insn 1008 898 985 18 ./CStatUtilities.c:223 (parallel [
            (set (reg:DI 4 si [orig:96 weightedsum ] [96])
                (const_int 0 [0x0]))
            (clobber (reg:CC 17 flags))
        ]) 78 {*movdi_xor_rex64} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 985 1008 987 18 ./CStatUtilities.c:223 (set (mem/c:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 8 [0x8])) [0 S8 A8])
        (reg:DI 4 si [orig:96 weightedsum ] [96])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_TRUE 1008 (nil))
    (nil))

(insn 987 985 125 18 (set (reg:SI 2 cx [102])
        (subreg:SI (plus:DI (reg:DI 41 r12 [orig:76 len ] [76])
                (const_int -1 [0xffffffffffffffff])) 0)) 194 {*lea_1_rex64} (nil)
    (nil))

(insn 125 987 122 18 ./CStatUtilities.c:223 (set (reg/f:DI 5 di [orig:158 ivtmp.635 ] [158])
        (reg/v/f:DI 6 bp [orig:75 x ] [75])) 81 {*movdi_1_rex64} (nil)
    (nil))

(insn:TI 122 125 178 18 ./CStatUtilities.c:223 (set (reg:DF 27 xmm6 [orig:71 D.5329 ] [71])
        (mult:DF (reg:DF 27 xmm6 [orig:71 D.5329 ] [71])
            (mem/c:DF (plus:DI (reg/f:DI 7 sp)
                    (const_int 56 [0x38])) [33 MAD+0 S8 A8]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_TRUE 898 (nil))
    (nil))

(insn 178 122 1091 18 ./CStatUtilities.c:223 (set (reg:DF 24 xmm3 [orig:159 D.5324 ] [159])
        (mem:DF (reg:DI 6 bp [orig:158 ivtmp.635 ] [158]) [6 S8 A64])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 985 (nil))
    (expr_list:REG_DEAD (reg:DI 6 bp [orig:158 ivtmp.635 ] [158])
        (nil)))

(note 1091 178 900 18 ( x (nil)) NOTE_INSN_VAR_LOCATION)

(insn:TI 900 1091 174 18 ./CStatUtilities.c:223 (set (reg/v:DF 25 xmm4 [orig:156 weightedsum ] [156])
        (mem/c:DF (plus:DI (reg/f:DI 7 sp)
                (const_int 8 [0x8])) [0 S8 A8])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 985 (nil))
    (nil))

(insn 174 900 901 18 (parallel [
            (set (reg:SI 2 cx [102])
                (and:SI (reg:SI 2 cx [102])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) 299 {*andsi_1} (insn_list:REG_DEP_TRUE 987 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 901 174 1092 18 ./CStatUtilities.c:223 (set (reg/v:DF 22 xmm1 [orig:161 y ] [161])
        (reg:DF 24 xmm3 [orig:159 D.5324 ] [159])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 178 (nil))
    (nil))

(note 1092 901 986 18 ( y (expr_list:REG_DEP_TRUE (reg/v:DF 22 xmm1 [orig:161 y ] [161])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn 986 1092 184 18 ./CStatUtilities.c:223 (set (reg:DI 0 ax [orig:168 sum ] [168])
        (reg:DI 4 si [orig:96 weightedsum ] [96])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_TRUE 1008 (nil))
    (nil))

(insn:TI 184 986 179 18 ./CStatUtilities.c:226 (set (reg:DF 46 xmm9 [97])
        (mem/u/c/i:DF (symbol_ref/u:DI ("*.LC16") [flags 0x2]) [6 S8 A64])) 94 {*movdf_integer} (nil)
    (expr_list:REG_EQUIV (mem/u/c/i:DF (symbol_ref/u:DI ("*.LC16") [flags 0x2]) [6 S8 A64])
        (nil)))

(insn:TI 179 184 1093 18 ./CStatUtilities.c:223 (set (reg/v:DF 22 xmm1 [orig:161 y ] [161])
        (minus:DF (reg/v:DF 22 xmm1 [orig:161 y ] [161])
            (reg/v:DF 26 xmm5 [orig:69 median ] [69]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 901 (nil))
    (nil))

(note 1093 179 904 18 ( median (expr_list:REG_DEP_TRUE (reg/v:DF 26 xmm5 [orig:69 median ] [69])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn 904 1093 1094 18 ./CStatUtilities.c:226 (set (reg/v:DF 23 xmm2 [orig:166 w ] [166])
        (reg/v:DF 25 xmm4 [orig:156 weightedsum ] [156])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 900 (nil))
    (nil))

(note 1094 904 124 18 ( w (expr_list:REG_DEP_TRUE (reg/v:DF 23 xmm2 [orig:166 w ] [166])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn:TI 124 1094 180 18 ./CStatUtilities.c:223 (set (reg:DF 27 xmm6 [orig:71 D.5329 ] [71])
        (plus:DF (reg:DF 27 xmm6 [orig:71 D.5329 ] [71])
            (mem/u/c/i:DF (symbol_ref/u:DI ("*.LC17") [flags 0x2]) [6 S8 A64]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_TRUE 122 (nil))
    (nil))

(insn:TI 180 124 902 18 ./CStatUtilities.c:223 (set (reg/v:DF 22 xmm1 [orig:161 y ] [161])
        (div:DF (reg/v:DF 22 xmm1 [orig:161 y ] [161])
            (reg:DF 27 xmm6 [orig:71 D.5329 ] [71]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 124 (insn_list:REG_DEP_TRUE 179 (nil)))
    (nil))

(insn:TI 902 180 1095 18 ./CStatUtilities.c:226 (set (reg:DF 28 xmm7 [162])
        (reg/v:DF 22 xmm1 [orig:161 y ] [161])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 180 (nil))
    (nil))

(note 1095 902 988 18 ( weightedsum (expr_list:REG_DEP_TRUE (reg/v:DF 25 xmm4 [orig:156 weightedsum ] [156])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn:TI 988 1095 989 18 ./CStatUtilities.c:226 (set (reg:V2DF 28 xmm7 [162])
        (and:V2DF (reg:V2DF 28 xmm7 [162])
            (reg:V2DF 47 xmm10 [95]))) 1050 {*andv2df3} (insn_list:REG_DEP_TRUE 902 (nil))
    (nil))

(insn:TI 989 988 990 18 ./CStatUtilities.c:226 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg:DF 46 xmm9)
            (reg:DF 28 xmm7 [162]))) 31 {*cmpfp_iu_sse} (insn_list:REG_DEP_OUTPUT 1008 (insn_list:REG_DEP_OUTPUT 174 (insn_list:REG_DEP_TRUE 184 (insn_list:REG_DEP_TRUE 988 (nil)))))
    (expr_list:REG_DEAD (reg:DF 28 xmm7 [162])
        (nil)))

(jump_insn 990 989 1096 18 ./CStatUtilities.c:226 (set (pc)
        (if_then_else (ge (reg:CCFPU 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 1013)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 898 (insn_list:REG_DEP_ANTI 122 (insn_list:REG_DEP_ANTI 124 (insn_list:REG_DEP_ANTI 125 (insn_list:REG_DEP_ANTI 1008 (insn_list:REG_DEP_ANTI 900 (insn_list:REG_DEP_ANTI 986 (insn_list:REG_DEP_ANTI 987 (insn_list:REG_DEP_ANTI 174 (insn_list:REG_DEP_ANTI 178 (insn_list:REG_DEP_ANTI 901 (insn_list:REG_DEP_ANTI 179 (insn_list:REG_DEP_ANTI 180 (insn_list:REG_DEP_ANTI 902 (insn_list:REG_DEP_ANTI 988 (insn_list:REG_DEP_ANTI 184 (insn_list:REG_DEP_ANTI 904 (insn_list:REG_DEP_TRUE 989 (insn_list:REG_DEP_ANTI 985 (nil))))))))))))))))))))
    (expr_list:REG_DEAD (reg:CCFPU 17 flags)
        (expr_list:REG_BR_PROB (const_int 2100 [0x834])
            (nil))))
;; End of basic block 18, registers live:
 0 [ax] 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 41 [r12] 46 [xmm9] 47 [xmm10]

(note 1096 990 819 19 ( sum (expr_list:REG_DEP_TRUE (reg:DI 0 ax [orig:168 sum ] [168])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 19, registers live: 0 [ax] 2 [cx] 4 [si] 5 [di] 7 [sp] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 41 [r12] 46 [xmm9] 47 [xmm10]
(code_label:HI 819 1096 208 19 717 "" [1 uses])

(note:HI 208 819 906 19 [bb 19] NOTE_INSN_BASIC_BLOCK)

(insn:TI 906 208 982 19 ./CStatUtilities.c:229 (set (reg/v:DF 28 xmm7 [orig:65 weightedsum ] [65])
        (reg/v:DF 23 xmm2 [orig:166 w ] [166])) 94 {*movdf_integer} (nil)
    (nil))

(insn 982 906 1007 19 ./CStatUtilities.c:230 (set (mem/c:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 8 [0x8])) [0 S8 A8])
        (reg:DI 0 ax [orig:168 sum ] [168])) 81 {*movdi_1_rex64} (nil)
    (expr_list:REG_DEAD (reg:DI 0 ax [orig:168 sum ] [168])
        (nil)))

(insn:TI 1007 982 1097 19 ./CStatUtilities.c:221 (parallel [
            (set (reg:DI 0 ax [orig:157 i ] [157])
                (const_int 0 [0x0]))
            (clobber (reg:CC 17 flags))
        ]) 78 {*movdi_xor_rex64} (insn_list:REG_DEP_ANTI 982 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(note 1097 1007 1098 19 ( sum (expr_list:REG_DEP_TRUE (reg/v:DF 45 xmm8 [orig:64 sum ] [64])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 1098 1097 908 19 ( i (expr_list:REG_DEP_TRUE (reg:DI 0 ax [orig:157 i ] [157])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn 908 1098 199 19 ./CStatUtilities.c:230 (set (reg/v:DF 45 xmm8 [orig:64 sum ] [64])
        (mem/c:DF (plus:DI (reg/f:DI 7 sp)
                (const_int 8 [0x8])) [0 S8 A8])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 982 (nil))
    (nil))

(insn:TI 199 908 204 19 ./CStatUtilities.c:229 (set (reg/v:DF 28 xmm7 [orig:65 weightedsum ] [65])
        (mult:DF (reg/v:DF 28 xmm7 [orig:65 weightedsum ] [65])
            (reg:DF 24 xmm3 [orig:159 D.5324 ] [159]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_TRUE 906 (nil))
    (expr_list:REG_DEAD (reg:DF 24 xmm3 [orig:159 D.5324 ] [159])
        (nil)))

(insn 204 199 983 19 ./CStatUtilities.c:221 (parallel [
            (set (reg/v:SI 0 ax [orig:67 i ] [67])
                (plus:SI (reg/v:SI 0 ax [orig:157 i ] [157])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (insn_list:REG_DEP_TRUE 1007 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 983 204 206 19 ./CStatUtilities.c:221 (set (reg/f:DI 1 dx [orig:61 ivtmp.635 ] [61])
        (plus:DI (reg/f:DI 5 di [orig:158 ivtmp.635 ] [158])
            (const_int 8 [0x8]))) 196 {*lea_2_rex64} (nil)
    (nil))

(insn:TI 206 983 202 19 ./CStatUtilities.c:221 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 0 ax [orig:67 i ] [67])
            (reg/v:SI 41 r12 [orig:76 len ] [76]))) 5 {*cmpsi_1_insn} (insn_list:REG_DEP_OUTPUT 1007 (insn_list:REG_DEP_TRUE 204 (nil)))
    (nil))

(insn 202 206 200 19 ./CStatUtilities.c:230 (set (reg/v:DF 45 xmm8 [orig:64 sum ] [64])
        (plus:DF (reg/v:DF 45 xmm8 [orig:64 sum ] [64])
            (reg/v:DF 23 xmm2 [orig:166 w ] [166]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_TRUE 908 (nil))
    (expr_list:REG_DEAD (reg/v:DF 23 xmm2 [orig:166 w ] [166])
        (nil)))

(insn:TI 200 202 207 19 ./CStatUtilities.c:229 (set (reg/v:DF 28 xmm7 [orig:65 weightedsum ] [65])
        (plus:DF (reg/v:DF 28 xmm7 [orig:65 weightedsum ] [65])
            (reg/v:DF 25 xmm4 [orig:156 weightedsum ] [156]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_TRUE 199 (nil))
    (expr_list:REG_DEAD (reg/v:DF 25 xmm4 [orig:156 weightedsum ] [156])
        (nil)))

(jump_insn 207 200 1099 19 ./CStatUtilities.c:221 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 103)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 906 (insn_list:REG_DEP_ANTI 199 (insn_list:REG_DEP_ANTI 200 (insn_list:REG_DEP_ANTI 908 (insn_list:REG_DEP_ANTI 202 (insn_list:REG_DEP_ANTI 1007 (insn_list:REG_DEP_ANTI 204 (insn_list:REG_DEP_ANTI 983 (insn_list:REG_DEP_TRUE 206 (insn_list:REG_DEP_ANTI 982 (nil)))))))))))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 1000 [0x3e8])
            (nil))))
;; End of basic block 19, registers live:
 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 26 [xmm5] 27 [xmm6] 28 [xmm7] 41 [r12] 45 [xmm8] 46 [xmm9] 47 [xmm10]

(note 1099 207 343 20 ( weightedsum (expr_list:REG_DEP_TRUE (reg/v:DF 28 xmm7 [orig:65 weightedsum ] [65])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 20, registers live: 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 26 [xmm5] 27 [xmm6] 28 [xmm7] 41 [r12] 45 [xmm8] 46 [xmm9] 47 [xmm10]
(note:HI 343 1099 341 20 [bb 20] NOTE_INSN_BASIC_BLOCK)

(insn:TI 341 343 342 20 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 2 cx [102])
            (const_int 0 [0x0]))) 3 {*cmpsi_ccno_1} (nil)
    (nil))

(jump_insn:TI 342 341 300 20 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 67)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 341 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 2500 [0x9c4])
            (nil))))
;; End of basic block 20, registers live:
 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 26 [xmm5] 27 [xmm6] 28 [xmm7] 41 [r12] 45 [xmm8] 46 [xmm9] 47 [xmm10]

;; Start of basic block 21, registers live: 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 26 [xmm5] 27 [xmm6] 28 [xmm7] 41 [r12] 45 [xmm8] 46 [xmm9] 47 [xmm10]
(note:HI 300 342 298 21 [bb 21] NOTE_INSN_BASIC_BLOCK)

(insn:TI 298 300 299 21 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 2 cx [102])
            (const_int 1 [0x1]))) 5 {*cmpsi_1_insn} (nil)
    (nil))

(jump_insn:TI 299 298 257 21 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 862)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 298 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 3333 [0xd05])
            (nil))))
;; End of basic block 21, registers live:
 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 26 [xmm5] 27 [xmm6] 28 [xmm7] 41 [r12] 45 [xmm8] 46 [xmm9] 47 [xmm10]

;; Start of basic block 22, registers live: 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 26 [xmm5] 27 [xmm6] 28 [xmm7] 41 [r12] 45 [xmm8] 46 [xmm9] 47 [xmm10]
(note:HI 257 299 255 22 [bb 22] NOTE_INSN_BASIC_BLOCK)

(insn:TI 255 257 256 22 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 2 cx [102])
            (const_int 2 [0x2]))) 5 {*cmpsi_1_insn} (nil)
    (expr_list:REG_DEAD (reg:SI 2 cx [102])
        (nil)))

(jump_insn:TI 256 255 225 22 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 863)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 255 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 22, registers live:
 0 [ax] 1 [dx] 4 [si] 5 [di] 7 [sp] 26 [xmm5] 27 [xmm6] 28 [xmm7] 41 [r12] 45 [xmm8] 46 [xmm9] 47 [xmm10]

;; Start of basic block 23, registers live: 0 [ax] 1 [dx] 4 [si] 5 [di] 7 [sp] 26 [xmm5] 27 [xmm6] 28 [xmm7] 41 [r12] 45 [xmm8] 46 [xmm9] 47 [xmm10]
(note:HI 225 256 217 23 [bb 23] NOTE_INSN_BASIC_BLOCK)

(insn:TI 217 225 981 23 ./CStatUtilities.c:223 (set (reg:DF 24 xmm3 [orig:169 D.5324 ] [169])
        (mem:DF (plus:DI (reg/f:DI 5 di [orig:158 ivtmp.635 ] [158])
                (const_int 8 [0x8])) [6 S8 A64])) 94 {*movdf_integer} (nil)
    (expr_list:REG_DEAD (reg/f:DI 5 di [orig:158 ivtmp.635 ] [158])
        (nil)))

(insn 981 217 912 23 ./CStatUtilities.c:226 (set (mem/c:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 8 [0x8])) [0 S8 A8])
        (reg:DI 4 si [orig:96 weightedsum ] [96])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_ANTI 217 (nil))
    (nil))

(insn:TI 912 981 909 23 ./CStatUtilities.c:226 (set (reg/v:DF 23 xmm2 [orig:176 w ] [176])
        (mem/c:DF (plus:DI (reg/f:DI 7 sp)
                (const_int 8 [0x8])) [0 S8 A8])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 981 (nil))
    (nil))

(insn:TI 909 912 218 23 ./CStatUtilities.c:223 (set (reg/v:DF 22 xmm1 [orig:171 y ] [171])
        (reg:DF 24 xmm3 [orig:169 D.5324 ] [169])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 217 (nil))
    (nil))

(insn:TI 218 909 219 23 ./CStatUtilities.c:223 (set (reg/v:DF 22 xmm1 [orig:171 y ] [171])
        (minus:DF (reg/v:DF 22 xmm1 [orig:171 y ] [171])
            (reg/v:DF 26 xmm5 [orig:69 median ] [69]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 909 (nil))
    (nil))

(insn:TI 219 218 910 23 ./CStatUtilities.c:223 (set (reg/v:DF 22 xmm1 [orig:171 y ] [171])
        (div:DF (reg/v:DF 22 xmm1 [orig:171 y ] [171])
            (reg:DF 27 xmm6 [orig:71 D.5329 ] [71]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 218 (nil))
    (nil))

(insn:TI 910 219 980 23 ./CStatUtilities.c:226 (set (reg:DF 25 xmm4 [172])
        (reg/v:DF 22 xmm1 [orig:171 y ] [171])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 219 (nil))
    (nil))

(insn:TI 980 910 223 23 ./CStatUtilities.c:226 (set (reg:V2DF 25 xmm4 [172])
        (and:V2DF (reg:V2DF 25 xmm4 [172])
            (reg:V2DF 47 xmm10 [95]))) 1050 {*andv2df3} (insn_list:REG_DEP_TRUE 910 (nil))
    (nil))

(insn:TI 223 980 224 23 ./CStatUtilities.c:226 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg:DF 46 xmm9 [97])
            (reg:DF 25 xmm4 [172]))) 31 {*cmpfp_iu_sse} (insn_list:REG_DEP_TRUE 980 (nil))
    (expr_list:REG_DEAD (reg:DF 25 xmm4 [172])
        (expr_list:REG_EQUAL (compare:CCFPU (const_double:DF 1.0e+0 [0x0.8p+1])
                (reg:DF 21 xmm0 [172]))
            (nil))))

(jump_insn 224 223 1100 23 ./CStatUtilities.c:226 (set (pc)
        (if_then_else (ge (reg:CCFPU 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 1014)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 217 (insn_list:REG_DEP_ANTI 909 (insn_list:REG_DEP_ANTI 218 (insn_list:REG_DEP_ANTI 219 (insn_list:REG_DEP_ANTI 910 (insn_list:REG_DEP_ANTI 980 (insn_list:REG_DEP_ANTI 912 (insn_list:REG_DEP_TRUE 223 (insn_list:REG_DEP_ANTI 981 (nil))))))))))
    (expr_list:REG_DEAD (reg:CCFPU 17 flags)
        (expr_list:REG_BR_PROB (const_int 2100 [0x834])
            (nil))))
;; End of basic block 23, registers live:
 0 [ax] 1 [dx] 4 [si] 7 [sp] 22 [xmm1] 23 [xmm2] 24 [xmm3] 26 [xmm5] 27 [xmm6] 28 [xmm7] 41 [r12] 45 [xmm8] 46 [xmm9] 47 [xmm10]

(note 1100 224 824 24 ( weightedsum (expr_list:REG_DEP_TRUE (reg:DI 4 si [orig:96 weightedsum ] [96])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 24, registers live: 0 [ax] 1 [dx] 4 [si] 7 [sp] 23 [xmm2] 24 [xmm3] 26 [xmm5] 27 [xmm6] 28 [xmm7] 41 [r12] 45 [xmm8] 46 [xmm9] 47 [xmm10]
(code_label:HI 824 1100 247 24 720 "" [1 uses])

(note:HI 247 824 238 24 [bb 24] NOTE_INSN_BASIC_BLOCK)

(insn:TI 238 247 243 24 ./CStatUtilities.c:229 (set (reg:DF 24 xmm3 [orig:169 D.5324 ] [169])
        (mult:DF (reg:DF 24 xmm3 [orig:169 D.5324 ] [169])
            (reg/v:DF 23 xmm2 [orig:176 w ] [176]))) 616 {*fop_df_comm_sse} (nil)
    (nil))

(insn 243 238 244 24 ./CStatUtilities.c:221 (parallel [
            (set (reg/v:SI 0 ax [orig:67 i ] [67])
                (plus:SI (reg/v:SI 0 ax [orig:67 i ] [67])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 244 243 241 24 ./CStatUtilities.c:221 (parallel [
            (set (reg/f:DI 1 dx [orig:61 ivtmp.635 ] [61])
                (plus:DI (reg/f:DI 1 dx [orig:61 ivtmp.635 ] [61])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 241 244 239 24 ./CStatUtilities.c:230 (set (reg/v:DF 45 xmm8 [orig:64 sum ] [64])
        (plus:DF (reg/v:DF 45 xmm8 [orig:64 sum ] [64])
            (reg/v:DF 23 xmm2 [orig:176 w ] [176]))) 616 {*fop_df_comm_sse} (nil)
    (expr_list:REG_DEAD (reg/v:DF 23 xmm2 [orig:176 w ] [176])
        (nil)))

(insn:TI 239 241 1101 24 ./CStatUtilities.c:229 (set (reg/v:DF 28 xmm7 [orig:65 weightedsum ] [65])
        (plus:DF (reg/v:DF 28 xmm7 [orig:65 weightedsum ] [65])
            (reg:DF 24 xmm3 [orig:169 D.5324 ] [169]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_TRUE 238 (nil))
    (expr_list:REG_DEAD (reg:DF 24 xmm3 [orig:169 D.5324 ] [169])
        (nil)))
;; End of basic block 24, registers live:
 0 [ax] 1 [dx] 4 [si] 7 [sp] 26 [xmm5] 27 [xmm6] 28 [xmm7] 41 [r12] 45 [xmm8] 46 [xmm9] 47 [xmm10]

(note 1101 239 863 25 ( weightedsum (expr_list:REG_DEP_TRUE (reg/v:DF 28 xmm7 [orig:65 weightedsum ] [65])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 25, registers live: 0 [ax] 1 [dx] 4 [si] 7 [sp] 26 [xmm5] 27 [xmm6] 28 [xmm7] 41 [r12] 45 [xmm8] 46 [xmm9] 47 [xmm10]
(code_label:HI 863 1101 268 25 734 "" [1 uses])

(note:HI 268 863 260 25 [bb 25] NOTE_INSN_BASIC_BLOCK)

(insn:TI 260 268 979 25 ./CStatUtilities.c:223 (set (reg:DF 24 xmm3 [orig:178 D.5324 ] [178])
        (mem:DF (reg/f:DI 1 dx [orig:61 ivtmp.635 ] [61]) [6 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn 979 260 917 25 ./CStatUtilities.c:226 (set (mem/c:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 8 [0x8])) [0 S8 A8])
        (reg:DI 4 si [orig:96 weightedsum ] [96])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_ANTI 260 (nil))
    (nil))

(insn:TI 917 979 914 25 ./CStatUtilities.c:226 (set (reg/v:DF 23 xmm2 [orig:185 w ] [185])
        (mem/c:DF (plus:DI (reg/f:DI 7 sp)
                (const_int 8 [0x8])) [0 S8 A8])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 979 (nil))
    (nil))

(insn:TI 914 917 261 25 ./CStatUtilities.c:223 (set (reg/v:DF 22 xmm1 [orig:180 y ] [180])
        (reg:DF 24 xmm3 [orig:178 D.5324 ] [178])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 260 (nil))
    (nil))

(insn:TI 261 914 262 25 ./CStatUtilities.c:223 (set (reg/v:DF 22 xmm1 [orig:180 y ] [180])
        (minus:DF (reg/v:DF 22 xmm1 [orig:180 y ] [180])
            (reg/v:DF 26 xmm5 [orig:69 median ] [69]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 914 (nil))
    (nil))

(insn:TI 262 261 915 25 ./CStatUtilities.c:223 (set (reg/v:DF 22 xmm1 [orig:180 y ] [180])
        (div:DF (reg/v:DF 22 xmm1 [orig:180 y ] [180])
            (reg:DF 27 xmm6 [orig:71 D.5329 ] [71]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 261 (nil))
    (nil))

(insn:TI 915 262 978 25 ./CStatUtilities.c:226 (set (reg:DF 48 xmm11 [181])
        (reg/v:DF 22 xmm1 [orig:180 y ] [180])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 262 (nil))
    (nil))

(insn:TI 978 915 266 25 ./CStatUtilities.c:226 (set (reg:V2DF 48 xmm11 [181])
        (and:V2DF (reg:V2DF 48 xmm11 [181])
            (reg:V2DF 47 xmm10 [95]))) 1050 {*andv2df3} (insn_list:REG_DEP_TRUE 915 (nil))
    (nil))

(insn:TI 266 978 267 25 ./CStatUtilities.c:226 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg:DF 46 xmm9 [97])
            (reg:DF 48 xmm11 [181]))) 31 {*cmpfp_iu_sse} (insn_list:REG_DEP_TRUE 978 (nil))
    (expr_list:REG_DEAD (reg:DF 48 xmm11 [181])
        (expr_list:REG_EQUAL (compare:CCFPU (const_double:DF 1.0e+0 [0x0.8p+1])
                (reg:DF 21 xmm0 [181]))
            (nil))))

(jump_insn 267 266 1102 25 ./CStatUtilities.c:226 (set (pc)
        (if_then_else (ge (reg:CCFPU 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 1015)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 260 (insn_list:REG_DEP_ANTI 914 (insn_list:REG_DEP_ANTI 261 (insn_list:REG_DEP_ANTI 262 (insn_list:REG_DEP_ANTI 915 (insn_list:REG_DEP_ANTI 978 (insn_list:REG_DEP_ANTI 917 (insn_list:REG_DEP_TRUE 266 (insn_list:REG_DEP_ANTI 979 (nil))))))))))
    (expr_list:REG_DEAD (reg:CCFPU 17 flags)
        (expr_list:REG_BR_PROB (const_int 2100 [0x834])
            (nil))))
;; End of basic block 25, registers live:
 0 [ax] 1 [dx] 4 [si] 7 [sp] 22 [xmm1] 23 [xmm2] 24 [xmm3] 26 [xmm5] 27 [xmm6] 28 [xmm7] 41 [r12] 45 [xmm8] 46 [xmm9] 47 [xmm10]

(note 1102 267 828 26 ( weightedsum (expr_list:REG_DEP_TRUE (reg:DI 4 si [orig:96 weightedsum ] [96])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 26, registers live: 0 [ax] 1 [dx] 4 [si] 7 [sp] 23 [xmm2] 24 [xmm3] 26 [xmm5] 27 [xmm6] 28 [xmm7] 41 [r12] 45 [xmm8] 46 [xmm9] 47 [xmm10]
(code_label:HI 828 1102 290 26 722 "" [1 uses])

(note:HI 290 828 281 26 [bb 26] NOTE_INSN_BASIC_BLOCK)

(insn:TI 281 290 286 26 ./CStatUtilities.c:229 (set (reg:DF 24 xmm3 [orig:178 D.5324 ] [178])
        (mult:DF (reg:DF 24 xmm3 [orig:178 D.5324 ] [178])
            (reg/v:DF 23 xmm2 [orig:185 w ] [185]))) 616 {*fop_df_comm_sse} (nil)
    (nil))

(insn 286 281 287 26 ./CStatUtilities.c:221 (parallel [
            (set (reg/v:SI 0 ax [orig:67 i ] [67])
                (plus:SI (reg/v:SI 0 ax [orig:67 i ] [67])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 287 286 284 26 ./CStatUtilities.c:221 (parallel [
            (set (reg/f:DI 1 dx [orig:61 ivtmp.635 ] [61])
                (plus:DI (reg/f:DI 1 dx [orig:61 ivtmp.635 ] [61])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 284 287 282 26 ./CStatUtilities.c:230 (set (reg/v:DF 45 xmm8 [orig:64 sum ] [64])
        (plus:DF (reg/v:DF 45 xmm8 [orig:64 sum ] [64])
            (reg/v:DF 23 xmm2 [orig:185 w ] [185]))) 616 {*fop_df_comm_sse} (nil)
    (expr_list:REG_DEAD (reg/v:DF 23 xmm2 [orig:185 w ] [185])
        (nil)))

(insn:TI 282 284 1103 26 ./CStatUtilities.c:229 (set (reg/v:DF 28 xmm7 [orig:65 weightedsum ] [65])
        (plus:DF (reg/v:DF 28 xmm7 [orig:65 weightedsum ] [65])
            (reg:DF 24 xmm3 [orig:178 D.5324 ] [178]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_TRUE 281 (nil))
    (expr_list:REG_DEAD (reg:DF 24 xmm3 [orig:178 D.5324 ] [178])
        (nil)))
;; End of basic block 26, registers live:
 0 [ax] 1 [dx] 4 [si] 7 [sp] 26 [xmm5] 27 [xmm6] 28 [xmm7] 41 [r12] 45 [xmm8] 46 [xmm9] 47 [xmm10]

(note 1103 282 862 27 ( weightedsum (expr_list:REG_DEP_TRUE (reg/v:DF 28 xmm7 [orig:65 weightedsum ] [65])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 27, registers live: 0 [ax] 1 [dx] 4 [si] 7 [sp] 26 [xmm5] 27 [xmm6] 28 [xmm7] 41 [r12] 45 [xmm8] 46 [xmm9] 47 [xmm10]
(code_label:HI 862 1103 311 27 733 "" [1 uses])

(note:HI 311 862 303 27 [bb 27] NOTE_INSN_BASIC_BLOCK)

(insn:TI 303 311 977 27 ./CStatUtilities.c:223 (set (reg:DF 24 xmm3 [orig:187 D.5324 ] [187])
        (mem:DF (reg/f:DI 1 dx [orig:61 ivtmp.635 ] [61]) [6 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn 977 303 922 27 ./CStatUtilities.c:226 (set (mem/c:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 8 [0x8])) [0 S8 A8])
        (reg:DI 4 si [orig:96 weightedsum ] [96])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_ANTI 303 (nil))
    (nil))

(insn:TI 922 977 919 27 ./CStatUtilities.c:226 (set (reg/v:DF 23 xmm2 [orig:194 w ] [194])
        (mem/c:DF (plus:DI (reg/f:DI 7 sp)
                (const_int 8 [0x8])) [0 S8 A8])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 977 (nil))
    (nil))

(insn:TI 919 922 304 27 ./CStatUtilities.c:223 (set (reg/v:DF 22 xmm1 [orig:189 y ] [189])
        (reg:DF 24 xmm3 [orig:187 D.5324 ] [187])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 303 (nil))
    (nil))

(insn:TI 304 919 305 27 ./CStatUtilities.c:223 (set (reg/v:DF 22 xmm1 [orig:189 y ] [189])
        (minus:DF (reg/v:DF 22 xmm1 [orig:189 y ] [189])
            (reg/v:DF 26 xmm5 [orig:69 median ] [69]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 919 (nil))
    (nil))

(insn:TI 305 304 920 27 ./CStatUtilities.c:223 (set (reg/v:DF 22 xmm1 [orig:189 y ] [189])
        (div:DF (reg/v:DF 22 xmm1 [orig:189 y ] [189])
            (reg:DF 27 xmm6 [orig:71 D.5329 ] [71]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 304 (nil))
    (nil))

(insn:TI 920 305 976 27 ./CStatUtilities.c:226 (set (reg:DF 49 xmm12 [190])
        (reg/v:DF 22 xmm1 [orig:189 y ] [189])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 305 (nil))
    (nil))

(insn:TI 976 920 309 27 ./CStatUtilities.c:226 (set (reg:V2DF 49 xmm12 [190])
        (and:V2DF (reg:V2DF 49 xmm12 [190])
            (reg:V2DF 47 xmm10 [95]))) 1050 {*andv2df3} (insn_list:REG_DEP_TRUE 920 (nil))
    (nil))

(insn:TI 309 976 310 27 ./CStatUtilities.c:226 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg:DF 46 xmm9 [97])
            (reg:DF 49 xmm12 [190]))) 31 {*cmpfp_iu_sse} (insn_list:REG_DEP_TRUE 976 (nil))
    (expr_list:REG_DEAD (reg:DF 49 xmm12 [190])
        (expr_list:REG_EQUAL (compare:CCFPU (const_double:DF 1.0e+0 [0x0.8p+1])
                (reg:DF 21 xmm0 [190]))
            (nil))))

(jump_insn 310 309 1104 27 ./CStatUtilities.c:226 (set (pc)
        (if_then_else (ge (reg:CCFPU 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 1016)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 303 (insn_list:REG_DEP_ANTI 919 (insn_list:REG_DEP_ANTI 304 (insn_list:REG_DEP_ANTI 305 (insn_list:REG_DEP_ANTI 920 (insn_list:REG_DEP_ANTI 976 (insn_list:REG_DEP_ANTI 922 (insn_list:REG_DEP_TRUE 309 (insn_list:REG_DEP_ANTI 977 (nil))))))))))
    (expr_list:REG_DEAD (reg:CCFPU 17 flags)
        (expr_list:REG_BR_PROB (const_int 2100 [0x834])
            (nil))))
;; End of basic block 27, registers live:
 0 [ax] 1 [dx] 4 [si] 7 [sp] 22 [xmm1] 23 [xmm2] 24 [xmm3] 26 [xmm5] 27 [xmm6] 28 [xmm7] 41 [r12] 45 [xmm8] 46 [xmm9] 47 [xmm10]

(note 1104 310 832 28 ( weightedsum (expr_list:REG_DEP_TRUE (reg:DI 4 si [orig:96 weightedsum ] [96])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 28, registers live: 0 [ax] 1 [dx] 4 [si] 7 [sp] 23 [xmm2] 24 [xmm3] 26 [xmm5] 27 [xmm6] 28 [xmm7] 41 [r12] 45 [xmm8] 46 [xmm9] 47 [xmm10]
(code_label:HI 832 1104 333 28 724 "" [1 uses])

(note:HI 333 832 324 28 [bb 28] NOTE_INSN_BASIC_BLOCK)

(insn:TI 324 333 329 28 ./CStatUtilities.c:229 (set (reg:DF 24 xmm3 [orig:187 D.5324 ] [187])
        (mult:DF (reg:DF 24 xmm3 [orig:187 D.5324 ] [187])
            (reg/v:DF 23 xmm2 [orig:194 w ] [194]))) 616 {*fop_df_comm_sse} (nil)
    (nil))

(insn 329 324 330 28 ./CStatUtilities.c:221 (parallel [
            (set (reg/v:SI 0 ax [orig:67 i ] [67])
                (plus:SI (reg/v:SI 0 ax [orig:67 i ] [67])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 330 329 331 28 ./CStatUtilities.c:221 (parallel [
            (set (reg/f:DI 1 dx [orig:61 ivtmp.635 ] [61])
                (plus:DI (reg/f:DI 1 dx [orig:61 ivtmp.635 ] [61])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 331 330 327 28 ./CStatUtilities.c:221 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 0 ax [orig:67 i ] [67])
            (reg/v:SI 41 r12 [orig:76 len ] [76]))) 5 {*cmpsi_1_insn} (insn_list:REG_DEP_OUTPUT 330 (insn_list:REG_DEP_TRUE 329 (nil)))
    (nil))

(insn 327 331 325 28 ./CStatUtilities.c:230 (set (reg/v:DF 45 xmm8 [orig:64 sum ] [64])
        (plus:DF (reg/v:DF 45 xmm8 [orig:64 sum ] [64])
            (reg/v:DF 23 xmm2 [orig:194 w ] [194]))) 616 {*fop_df_comm_sse} (nil)
    (expr_list:REG_DEAD (reg/v:DF 23 xmm2 [orig:194 w ] [194])
        (nil)))

(insn:TI 325 327 332 28 ./CStatUtilities.c:229 (set (reg/v:DF 28 xmm7 [orig:65 weightedsum ] [65])
        (plus:DF (reg/v:DF 28 xmm7 [orig:65 weightedsum ] [65])
            (reg:DF 24 xmm3 [orig:187 D.5324 ] [187]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_TRUE 324 (nil))
    (expr_list:REG_DEAD (reg:DF 24 xmm3 [orig:187 D.5324 ] [187])
        (nil)))

(jump_insn 332 325 131 28 ./CStatUtilities.c:221 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 67)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 324 (insn_list:REG_DEP_ANTI 325 (insn_list:REG_DEP_ANTI 327 (insn_list:REG_DEP_ANTI 329 (insn_list:REG_DEP_ANTI 330 (insn_list:REG_DEP_TRUE 331 (nil)))))))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 9000 [0x2328])
            (nil))))
;; End of basic block 28, registers live:
 0 [ax] 1 [dx] 4 [si] 7 [sp] 26 [xmm5] 27 [xmm6] 28 [xmm7] 41 [r12] 45 [xmm8] 46 [xmm9] 47 [xmm10]

(note:HI 131 332 132 NOTE_INSN_FUNCTION_END)

(note:HI 132 131 1105 ("./CStatUtilities.c") 234)

(note 1105 132 1106 29 ( weightedsum (expr_list:REG_DEP_TRUE (reg/v:DF 28 xmm7 [orig:65 weightedsum ] [65])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 1106 1105 103 29 ( x (expr_list:REG_DEP_TRUE (reg/v/f:DI 6 bp [orig:75 x ] [75])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 29, registers live: 7 [sp] 28 [xmm7] 45 [xmm8]
(code_label:HI 103 1106 104 29 663 "" [3 uses])

(note:HI 104 103 105 29 [bb 29] NOTE_INSN_BASIC_BLOCK)

(note:HI 105 104 765 29 NOTE_INSN_DELETED)

(note:HI 765 105 1000 29 ("./CStatUtilities.c") 208)

(note 1000 765 1001 29 NOTE_INSN_EPILOGUE_BEG)

(insn:TI 1001 1000 1044 29 ./CStatUtilities.c:234 (parallel [
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 64 [0x40])))
            (clobber (reg:CC 17 flags))
            (clobber (mem:BLK (scratch) [0 A8]))
        ]) 762 {pro_epilogue_adjust_stack_rex64} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(note 1044 1001 897 29 ("./CStatUtilities.c") 234)

(insn 897 1044 1045 29 ./CStatUtilities.c:234 (set (reg/i:DF 21 xmm0 [ <result> ])
        (reg/v:DF 28 xmm7 [orig:65 weightedsum ] [65])) 94 {*movdf_integer} (nil)
    (expr_list:REG_DEAD (reg/v:DF 28 xmm7 [orig:65 weightedsum ] [65])
        (nil)))

(note 1045 897 1002 29 ("./CStatUtilities.c") 208)

(insn:TI 1002 1045 1003 29 ./CStatUtilities.c:234 (parallel [
            (set (reg:DI 3 bx)
                (mem:DI (reg/f:DI 7 sp) [0 S8 A8]))
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 8 [0x8])))
        ]) 77 {popdi1} (insn_list:REG_DEP_TRUE 1001 (nil))
    (nil))

(insn:TI 1003 1002 1107 29 ./CStatUtilities.c:234 (parallel [
            (set (reg:DI 6 bp)
                (mem:DI (reg/f:DI 7 sp) [0 S8 A8]))
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 8 [0x8])))
        ]) 77 {popdi1} (insn_list:REG_DEP_TRUE 1002 (insn_list:REG_DEP_TRUE 1001 (nil)))
    (nil))

(note 1107 1003 1046 29 ( x (nil)) NOTE_INSN_VAR_LOCATION)

(note 1046 1107 134 29 ("./CStatUtilities.c") 234)

(insn:TI 134 1046 140 29 ./CStatUtilities.c:234 (set (reg/i:DF 21 xmm0 [ <result> ])
        (div:DF (reg/i:DF 21 xmm0 [ <result> ])
            (reg/v:DF 45 xmm8 [orig:64 sum ] [64]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 897 (nil))
    (expr_list:REG_DEAD (reg/v:DF 45 xmm8 [orig:64 sum ] [64])
        (nil)))

(insn 140 134 1047 29 ./CStatUtilities.c:234 (use (reg/i:DF 21 xmm0 [ <result> ])) -1 (insn_list:REG_DEP_TRUE 134 (nil))
    (nil))

(note 1047 140 1004 29 ("./CStatUtilities.c") 208)

(insn:TI 1004 1047 1108 29 ./CStatUtilities.c:234 (parallel [
            (set (reg:DI 41 r12)
                (mem:DI (reg/f:DI 7 sp) [0 S8 A8]))
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 8 [0x8])))
        ]) 77 {popdi1} (insn_list:REG_DEP_TRUE 1003 (insn_list:REG_DEP_TRUE 1001 (nil)))
    (nil))

(note 1108 1004 1005 29 ( len (nil)) NOTE_INSN_VAR_LOCATION)

(jump_insn:TI 1005 1108 1006 29 ./CStatUtilities.c:234 (return) 562 {return_internal} (insn_list:REG_DEP_ANTI 897 (insn_list:REG_DEP_TRUE 134 (insn_list:REG_DEP_ANTI 140 (insn_list:REG_DEP_TRUE 1001 (insn_list:REG_DEP_TRUE 1004 (insn_list:REG_DEP_TRUE 1003 (insn_list:REG_DEP_TRUE 1002 (nil))))))))
    (nil))
;; End of basic block 29, registers live:
 3 [bx] 6 [bp] 7 [sp] 21 [xmm0] 41 [r12]

(barrier 1006 1005 1109)

(note 1109 1006 1110 30 ( weightedsum (expr_list:REG_DEP_TRUE (reg:DI 4 si [orig:96 weightedsum ] [96])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 1110 1109 1053 30 ( len (expr_list:REG_DEP_TRUE (reg/v:SI 41 r12 [orig:76 len ] [76])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 30, registers live: 0 [ax] 1 [dx] 4 [si] 7 [sp] 22 [xmm1] 24 [xmm3] 26 [xmm5] 27 [xmm6] 28 [xmm7] 41 [r12] 45 [xmm8] 46 [xmm9] 47 [xmm10]
(code_label 1053 1110 85 30 750 "" [1 uses])

(note:HI 85 1053 86 30 [bb 30] NOTE_INSN_BASIC_BLOCK)

(note:HI 86 85 87 30 ("./CStatUtilities.c") 227)

(insn:TI 87 86 896 30 ./CStatUtilities.c:227 (set (reg/v:DF 22 xmm1 [orig:63 y ] [63])
        (mult:DF (reg/v:DF 22 xmm1 [orig:63 y ] [63])
            (reg/v:DF 22 xmm1 [orig:63 y ] [63]))) 616 {*fop_df_comm_sse} (nil)
    (nil))

(insn 896 87 89 30 ./CStatUtilities.c:227 (set (reg/v:DF 23 xmm2 [orig:62 w ] [62])
        (reg:DF 46 xmm9 [97])) 94 {*movdf_integer} (nil)
    (nil))

(insn:TI 89 896 90 30 ./CStatUtilities.c:227 (set (reg/v:DF 23 xmm2 [orig:62 w ] [62])
        (minus:DF (reg/v:DF 23 xmm2 [orig:62 w ] [62])
            (reg/v:DF 22 xmm1 [orig:63 y ] [63]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 896 (insn_list:REG_DEP_TRUE 87 (nil)))
    (expr_list:REG_DEAD (reg/v:DF 22 xmm1 [orig:63 y ] [63])
        (expr_list:REG_EQUAL (minus:DF (const_double:DF 1.0e+0 [0x0.8p+1])
                (reg:DF 89))
            (nil))))

(insn:TI 90 89 150 30 ./CStatUtilities.c:227 (set (reg/v:DF 23 xmm2 [orig:62 w ] [62])
        (mult:DF (reg/v:DF 23 xmm2 [orig:62 w ] [62])
            (reg/v:DF 23 xmm2 [orig:62 w ] [62]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_TRUE 89 (nil))
    (nil))
;; End of basic block 30, registers live:
 0 [ax] 1 [dx] 4 [si] 7 [sp] 23 [xmm2] 24 [xmm3] 26 [xmm5] 27 [xmm6] 28 [xmm7] 41 [r12] 45 [xmm8] 46 [xmm9] 47 [xmm10]

(note:HI 150 90 91 NOTE_INSN_LOOP_END)

;; Start of basic block 31, registers live: 0 [ax] 1 [dx] 4 [si] 7 [sp] 23 [xmm2] 24 [xmm3] 26 [xmm5] 27 [xmm6] 28 [xmm7] 41 [r12] 45 [xmm8] 46 [xmm9] 47 [xmm10]
(code_label:HI 91 150 92 31 667 "" [1 uses])

(note:HI 92 91 924 31 [bb 31] NOTE_INSN_BASIC_BLOCK)

(insn:TI 924 92 458 31 ./CStatUtilities.c:229 (set (reg/v:DF 25 xmm4 [orig:201 weightedsum ] [201])
        (reg/v:DF 23 xmm2 [orig:62 w ] [62])) 94 {*movdf_integer} (nil)
    (nil))

(insn 458 924 1111 31 ./CStatUtilities.c:221 (parallel [
            (set (reg:SI 0 ax [103])
                (plus:SI (reg/v:SI 0 ax [orig:67 i ] [67])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(note 1111 458 973 31 ( i (nil)) NOTE_INSN_VAR_LOCATION)

(insn:TI 973 1111 94 31 ./CStatUtilities.c:221 (set (reg/f:DI 2 cx [104])
        (plus:DI (reg/f:DI 1 dx [orig:61 ivtmp.635 ] [61])
            (const_int 8 [0x8]))) 196 {*lea_2_rex64} (nil)
    (nil))

(insn:TI 94 973 346 31 ./CStatUtilities.c:229 (set (reg/v:DF 25 xmm4 [orig:201 weightedsum ] [201])
        (mult:DF (reg/v:DF 25 xmm4 [orig:201 weightedsum ] [201])
            (reg:DF 24 xmm3 [orig:72 D.5324 ] [72]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_TRUE 924 (nil))
    (expr_list:REG_DEAD (reg:DF 24 xmm3 [orig:72 D.5324 ] [72])
        (nil)))

(insn 346 94 975 31 ./CStatUtilities.c:223 (set (reg:DF 24 xmm3 [orig:152 D.5324 ] [152])
        (mem:DF (plus:DI (reg/f:DI 1 dx [orig:61 ivtmp.635 ] [61])
                (const_int 8 [0x8])) [6 S8 A64])) 94 {*movdf_integer} (insn_list:REG_DEP_ANTI 94 (nil))
    (expr_list:REG_DEAD (reg/f:DI 1 dx [orig:61 ivtmp.635 ] [61])
        (nil)))

(insn:TI 975 346 926 31 ./CStatUtilities.c:226 (set (mem/c:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 8 [0x8])) [0 S8 A8])
        (reg:DI 4 si [orig:96 weightedsum ] [96])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_ANTI 346 (nil))
    (nil))

(insn:TI 926 975 347 31 ./CStatUtilities.c:223 (set (reg/v:DF 22 xmm1 [orig:154 y ] [154])
        (reg:DF 24 xmm3 [orig:152 D.5324 ] [152])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 346 (nil))
    (nil))

(insn:TI 347 926 95 31 ./CStatUtilities.c:223 (set (reg/v:DF 22 xmm1 [orig:154 y ] [154])
        (minus:DF (reg/v:DF 22 xmm1 [orig:154 y ] [154])
            (reg/v:DF 26 xmm5 [orig:69 median ] [69]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 926 (nil))
    (nil))

(insn:TI 95 347 925 31 ./CStatUtilities.c:229 (set (reg/v:DF 25 xmm4 [orig:201 weightedsum ] [201])
        (plus:DF (reg/v:DF 25 xmm4 [orig:201 weightedsum ] [201])
            (reg/v:DF 28 xmm7 [orig:65 weightedsum ] [65]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_TRUE 94 (nil))
    (expr_list:REG_DEAD (reg/v:DF 28 xmm7 [orig:65 weightedsum ] [65])
        (nil)))

(insn 925 95 97 31 ./CStatUtilities.c:230 (set (reg/v:DF 28 xmm7 [orig:202 sum ] [202])
        (reg/v:DF 45 xmm8 [orig:64 sum ] [64])) 94 {*movdf_integer} (insn_list:REG_DEP_ANTI 95 (nil))
    (expr_list:REG_DEAD (reg/v:DF 45 xmm8 [orig:64 sum ] [64])
        (nil)))

(insn:TI 97 925 929 31 ./CStatUtilities.c:230 (set (reg/v:DF 28 xmm7 [orig:202 sum ] [202])
        (plus:DF (reg/v:DF 28 xmm7 [orig:202 sum ] [202])
            (reg/v:DF 23 xmm2 [orig:62 w ] [62]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_TRUE 925 (nil))
    (expr_list:REG_DEAD (reg/v:DF 23 xmm2 [orig:62 w ] [62])
        (nil)))

(insn 929 97 348 31 ./CStatUtilities.c:226 (set (reg/v:DF 23 xmm2 [orig:199 w ] [199])
        (mem/c:DF (plus:DI (reg/f:DI 7 sp)
                (const_int 8 [0x8])) [0 S8 A8])) 94 {*movdf_integer} (insn_list:REG_DEP_ANTI 924 (insn_list:REG_DEP_ANTI 97 (insn_list:REG_DEP_TRUE 975 (nil))))
    (nil))

(insn:TI 348 929 927 31 ./CStatUtilities.c:223 (set (reg/v:DF 22 xmm1 [orig:154 y ] [154])
        (div:DF (reg/v:DF 22 xmm1 [orig:154 y ] [154])
            (reg:DF 27 xmm6 [orig:71 D.5329 ] [71]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 347 (nil))
    (nil))

(insn:TI 927 348 1112 31 ./CStatUtilities.c:226 (set (reg:DF 45 xmm8 [155])
        (reg/v:DF 22 xmm1 [orig:154 y ] [154])) 94 {*movdf_integer} (insn_list:REG_DEP_ANTI 925 (insn_list:REG_DEP_TRUE 348 (nil)))
    (nil))

(note 1112 927 974 31 ( sum (expr_list:REG_DEP_TRUE (reg/v:DF 28 xmm7 [orig:202 sum ] [202])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn:TI 974 1112 352 31 ./CStatUtilities.c:226 (set (reg:V2DF 45 xmm8 [155])
        (and:V2DF (reg:V2DF 45 xmm8 [155])
            (reg:V2DF 47 xmm10 [95]))) 1050 {*andv2df3} (insn_list:REG_DEP_TRUE 927 (nil))
    (nil))

(insn:TI 352 974 353 31 ./CStatUtilities.c:226 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg:DF 46 xmm9 [97])
            (reg:DF 45 xmm8 [155]))) 31 {*cmpfp_iu_sse} (insn_list:REG_DEP_OUTPUT 458 (insn_list:REG_DEP_TRUE 974 (nil)))
    (expr_list:REG_DEAD (reg:DF 45 xmm8 [155])
        (expr_list:REG_EQUAL (compare:CCFPU (const_double:DF 1.0e+0 [0x0.8p+1])
                (reg:DF 21 xmm0 [155]))
            (nil))))

(jump_insn 353 352 1113 31 ./CStatUtilities.c:226 (set (pc)
        (if_then_else (ge (reg:CCFPU 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 1017)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 924 (insn_list:REG_DEP_ANTI 94 (insn_list:REG_DEP_ANTI 95 (insn_list:REG_DEP_ANTI 925 (insn_list:REG_DEP_ANTI 97 (insn_list:REG_DEP_ANTI 458 (insn_list:REG_DEP_ANTI 973 (insn_list:REG_DEP_ANTI 346 (insn_list:REG_DEP_ANTI 926 (insn_list:REG_DEP_ANTI 347 (insn_list:REG_DEP_ANTI 348 (insn_list:REG_DEP_ANTI 927 (insn_list:REG_DEP_ANTI 974 (insn_list:REG_DEP_ANTI 929 (insn_list:REG_DEP_TRUE 352 (insn_list:REG_DEP_ANTI 975 (nil)))))))))))))))))
    (expr_list:REG_DEAD (reg:CCFPU 17 flags)
        (expr_list:REG_BR_PROB (const_int 2100 [0x834])
            (nil))))
;; End of basic block 31, registers live:
 0 [ax] 2 [cx] 4 [si] 7 [sp] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 41 [r12] 46 [xmm9] 47 [xmm10]

(note 1113 353 838 32 ( weightedsum (expr_list:REG_DEP_TRUE (reg/v:DF 25 xmm4 [orig:201 weightedsum ] [201])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 32, registers live: 0 [ax] 2 [cx] 4 [si] 7 [sp] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 41 [r12] 46 [xmm9] 47 [xmm10]
(code_label:HI 838 1113 376 32 726 "" [1 uses])

(note:HI 376 838 367 32 [bb 32] NOTE_INSN_BASIC_BLOCK)

(insn:TI 367 376 370 32 ./CStatUtilities.c:229 (set (reg/v:DF 24 xmm3 [orig:214 weightedsum ] [214])
        (mult:DF (reg:DF 24 xmm3 [orig:152 D.5324 ] [152])
            (reg/v:DF 23 xmm2 [orig:199 w ] [199]))) 616 {*fop_df_comm_sse} (nil)
    (nil))

(insn:TI 370 367 368 32 ./CStatUtilities.c:230 (set (reg/v:DF 28 xmm7 [orig:215 sum ] [215])
        (plus:DF (reg/v:DF 28 xmm7 [orig:202 sum ] [202])
            (reg/v:DF 23 xmm2 [orig:199 w ] [199]))) 616 {*fop_df_comm_sse} (nil)
    (expr_list:REG_DEAD (reg/v:DF 23 xmm2 [orig:199 w ] [199])
        (nil)))

(insn:TI 368 370 384 32 ./CStatUtilities.c:229 (set (reg/v:DF 24 xmm3 [orig:214 weightedsum ] [214])
        (plus:DF (reg/v:DF 24 xmm3 [orig:214 weightedsum ] [214])
            (reg/v:DF 25 xmm4 [orig:201 weightedsum ] [201]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_TRUE 367 (nil))
    (expr_list:REG_DEAD (reg/v:DF 25 xmm4 [orig:201 weightedsum ] [201])
        (nil)))

(insn 384 368 1114 32 ./CStatUtilities.c:223 (set (reg:DF 25 xmm4 [orig:205 D.5324 ] [205])
        (mem:DF (plus:DI (reg/f:DI 2 cx [104])
                (const_int 8 [0x8])) [6 S8 A64])) 94 {*movdf_integer} (insn_list:REG_DEP_ANTI 368 (nil))
    (nil))

(note 1114 384 972 32 ( weightedsum (expr_list:REG_DEP_TRUE (reg/v:DF 24 xmm3 [orig:214 weightedsum ] [214])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn:TI 972 1114 931 32 ./CStatUtilities.c:226 (set (mem/c:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 8 [0x8])) [0 S8 A8])
        (reg:DI 4 si [orig:96 weightedsum ] [96])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_ANTI 384 (nil))
    (nil))

(insn:TI 931 972 934 32 ./CStatUtilities.c:223 (set (reg/v:DF 22 xmm1 [orig:207 y ] [207])
        (reg:DF 25 xmm4 [orig:205 D.5324 ] [205])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 384 (nil))
    (nil))

(insn 934 931 385 32 ./CStatUtilities.c:226 (set (reg/v:DF 23 xmm2 [orig:212 w ] [212])
        (mem/c:DF (plus:DI (reg/f:DI 7 sp)
                (const_int 8 [0x8])) [0 S8 A8])) 94 {*movdf_integer} (insn_list:REG_DEP_ANTI 367 (insn_list:REG_DEP_ANTI 370 (insn_list:REG_DEP_TRUE 972 (nil))))
    (nil))

(insn:TI 385 934 386 32 ./CStatUtilities.c:223 (set (reg/v:DF 22 xmm1 [orig:207 y ] [207])
        (minus:DF (reg/v:DF 22 xmm1 [orig:207 y ] [207])
            (reg/v:DF 26 xmm5 [orig:69 median ] [69]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 931 (nil))
    (nil))

(insn:TI 386 385 932 32 ./CStatUtilities.c:223 (set (reg/v:DF 22 xmm1 [orig:207 y ] [207])
        (div:DF (reg/v:DF 22 xmm1 [orig:207 y ] [207])
            (reg:DF 27 xmm6 [orig:71 D.5329 ] [71]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 385 (nil))
    (nil))

(insn:TI 932 386 971 32 ./CStatUtilities.c:226 (set (reg:DF 50 xmm13 [208])
        (reg/v:DF 22 xmm1 [orig:207 y ] [207])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 386 (nil))
    (nil))

(insn:TI 971 932 390 32 ./CStatUtilities.c:226 (set (reg:V2DF 50 xmm13 [208])
        (and:V2DF (reg:V2DF 50 xmm13 [208])
            (reg:V2DF 47 xmm10 [95]))) 1050 {*andv2df3} (insn_list:REG_DEP_TRUE 932 (nil))
    (nil))

(insn:TI 390 971 391 32 ./CStatUtilities.c:226 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg:DF 46 xmm9 [97])
            (reg:DF 50 xmm13 [208]))) 31 {*cmpfp_iu_sse} (insn_list:REG_DEP_TRUE 971 (nil))
    (expr_list:REG_DEAD (reg:DF 50 xmm13 [208])
        (expr_list:REG_EQUAL (compare:CCFPU (const_double:DF 1.0e+0 [0x0.8p+1])
                (reg:DF 21 xmm0 [208]))
            (nil))))

(jump_insn 391 390 1115 32 ./CStatUtilities.c:226 (set (pc)
        (if_then_else (ge (reg:CCFPU 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 1018)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 367 (insn_list:REG_DEP_ANTI 368 (insn_list:REG_DEP_ANTI 370 (insn_list:REG_DEP_ANTI 384 (insn_list:REG_DEP_ANTI 931 (insn_list:REG_DEP_ANTI 385 (insn_list:REG_DEP_ANTI 386 (insn_list:REG_DEP_ANTI 932 (insn_list:REG_DEP_ANTI 971 (insn_list:REG_DEP_ANTI 934 (insn_list:REG_DEP_TRUE 390 (insn_list:REG_DEP_ANTI 972 (nil)))))))))))))
    (expr_list:REG_DEAD (reg:CCFPU 17 flags)
        (expr_list:REG_BR_PROB (const_int 2100 [0x834])
            (nil))))
;; End of basic block 32, registers live:
 0 [ax] 2 [cx] 4 [si] 7 [sp] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 41 [r12] 46 [xmm9] 47 [xmm10]

(note 1115 391 842 33 ( weightedsum (expr_list:REG_DEP_TRUE (reg:DI 4 si [orig:96 weightedsum ] [96])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 33, registers live: 0 [ax] 2 [cx] 4 [si] 7 [sp] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 41 [r12] 46 [xmm9] 47 [xmm10]
(code_label:HI 842 1115 414 33 728 "" [1 uses])

(note:HI 414 842 405 33 [bb 33] NOTE_INSN_BASIC_BLOCK)

(insn:TI 405 414 936 33 ./CStatUtilities.c:229 (set (reg/v:DF 25 xmm4 [orig:227 weightedsum ] [227])
        (mult:DF (reg:DF 25 xmm4 [orig:205 D.5324 ] [205])
            (reg/v:DF 23 xmm2 [orig:212 w ] [212]))) 616 {*fop_df_comm_sse} (nil)
    (nil))

(insn 936 405 408 33 ./CStatUtilities.c:230 (set (reg/v:DF 45 xmm8 [orig:228 sum ] [228])
        (reg/v:DF 28 xmm7 [orig:215 sum ] [215])) 94 {*movdf_integer} (nil)
    (expr_list:REG_DEAD (reg/v:DF 28 xmm7 [orig:215 sum ] [215])
        (nil)))

(insn:TI 408 936 406 33 ./CStatUtilities.c:230 (set (reg/v:DF 45 xmm8 [orig:228 sum ] [228])
        (plus:DF (reg/v:DF 45 xmm8 [orig:228 sum ] [228])
            (reg/v:DF 23 xmm2 [orig:212 w ] [212]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_TRUE 936 (nil))
    (expr_list:REG_DEAD (reg/v:DF 23 xmm2 [orig:212 w ] [212])
        (nil)))

(insn:TI 406 408 422 33 ./CStatUtilities.c:229 (set (reg/v:DF 25 xmm4 [orig:227 weightedsum ] [227])
        (plus:DF (reg/v:DF 25 xmm4 [orig:227 weightedsum ] [227])
            (reg/v:DF 24 xmm3 [orig:214 weightedsum ] [214]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_TRUE 405 (nil))
    (expr_list:REG_DEAD (reg/v:DF 24 xmm3 [orig:214 weightedsum ] [214])
        (nil)))

(insn 422 406 970 33 ./CStatUtilities.c:223 (set (reg:DF 24 xmm3 [orig:218 D.5324 ] [218])
        (mem:DF (plus:DI (reg/f:DI 2 cx [104])
                (const_int 16 [0x10])) [6 S8 A64])) 94 {*movdf_integer} (insn_list:REG_DEP_ANTI 406 (nil))
    (nil))

(insn:TI 970 422 937 33 ./CStatUtilities.c:226 (set (mem/c:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 8 [0x8])) [0 S8 A8])
        (reg:DI 4 si [orig:96 weightedsum ] [96])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_ANTI 422 (nil))
    (nil))

(insn:TI 937 970 940 33 ./CStatUtilities.c:223 (set (reg/v:DF 22 xmm1 [orig:220 y ] [220])
        (reg:DF 24 xmm3 [orig:218 D.5324 ] [218])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 422 (nil))
    (nil))

(insn 940 937 423 33 ./CStatUtilities.c:226 (set (reg/v:DF 23 xmm2 [orig:225 w ] [225])
        (mem/c:DF (plus:DI (reg/f:DI 7 sp)
                (const_int 8 [0x8])) [0 S8 A8])) 94 {*movdf_integer} (insn_list:REG_DEP_ANTI 405 (insn_list:REG_DEP_ANTI 408 (insn_list:REG_DEP_TRUE 970 (nil))))
    (nil))

(insn:TI 423 940 424 33 ./CStatUtilities.c:223 (set (reg/v:DF 22 xmm1 [orig:220 y ] [220])
        (minus:DF (reg/v:DF 22 xmm1 [orig:220 y ] [220])
            (reg/v:DF 26 xmm5 [orig:69 median ] [69]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 937 (nil))
    (nil))

(insn:TI 424 423 938 33 ./CStatUtilities.c:223 (set (reg/v:DF 22 xmm1 [orig:220 y ] [220])
        (div:DF (reg/v:DF 22 xmm1 [orig:220 y ] [220])
            (reg:DF 27 xmm6 [orig:71 D.5329 ] [71]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 423 (nil))
    (nil))

(insn:TI 938 424 969 33 ./CStatUtilities.c:226 (set (reg:DF 51 xmm14 [221])
        (reg/v:DF 22 xmm1 [orig:220 y ] [220])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 424 (nil))
    (nil))

(insn:TI 969 938 428 33 ./CStatUtilities.c:226 (set (reg:V2DF 51 xmm14 [221])
        (and:V2DF (reg:V2DF 51 xmm14 [221])
            (reg:V2DF 47 xmm10 [95]))) 1050 {*andv2df3} (insn_list:REG_DEP_TRUE 938 (nil))
    (nil))

(insn:TI 428 969 429 33 ./CStatUtilities.c:226 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg:DF 46 xmm9 [97])
            (reg:DF 51 xmm14 [221]))) 31 {*cmpfp_iu_sse} (insn_list:REG_DEP_TRUE 969 (nil))
    (expr_list:REG_DEAD (reg:DF 51 xmm14 [221])
        (expr_list:REG_EQUAL (compare:CCFPU (const_double:DF 1.0e+0 [0x0.8p+1])
                (reg:DF 21 xmm0 [221]))
            (nil))))

(jump_insn 429 428 1116 33 ./CStatUtilities.c:226 (set (pc)
        (if_then_else (ge (reg:CCFPU 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 1019)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 405 (insn_list:REG_DEP_ANTI 406 (insn_list:REG_DEP_ANTI 936 (insn_list:REG_DEP_ANTI 408 (insn_list:REG_DEP_ANTI 422 (insn_list:REG_DEP_ANTI 937 (insn_list:REG_DEP_ANTI 423 (insn_list:REG_DEP_ANTI 424 (insn_list:REG_DEP_ANTI 938 (insn_list:REG_DEP_ANTI 969 (insn_list:REG_DEP_ANTI 940 (insn_list:REG_DEP_TRUE 428 (insn_list:REG_DEP_ANTI 970 (nil))))))))))))))
    (expr_list:REG_DEAD (reg:CCFPU 17 flags)
        (expr_list:REG_BR_PROB (const_int 2100 [0x834])
            (nil))))
;; End of basic block 33, registers live:
 0 [ax] 2 [cx] 4 [si] 7 [sp] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 41 [r12] 45 [xmm8] 46 [xmm9] 47 [xmm10]

(note 1116 429 846 34 ( sum (expr_list:REG_DEP_TRUE (reg/v:DF 45 xmm8 [orig:228 sum ] [228])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 34, registers live: 0 [ax] 2 [cx] 4 [si] 7 [sp] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 41 [r12] 45 [xmm8] 46 [xmm9] 47 [xmm10]
(code_label:HI 846 1116 452 34 730 "" [1 uses])

(note:HI 452 846 942 34 [bb 34] NOTE_INSN_BASIC_BLOCK)

(insn:TI 942 452 448 34 ./CStatUtilities.c:229 (set (reg/v:DF 28 xmm7 [orig:65 weightedsum ] [65])
        (reg/v:DF 23 xmm2 [orig:225 w ] [225])) 94 {*movdf_integer} (nil)
    (nil))

(insn 448 942 1117 34 ./CStatUtilities.c:221 (parallel [
            (set (reg/v:SI 0 ax [orig:67 i ] [67])
                (plus:SI (reg:SI 0 ax [103])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(note 1117 448 450 34 ( i (expr_list:REG_DEP_TRUE (reg/v:SI 0 ax [orig:67 i ] [67])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn:TI 450 1117 446 34 ./CStatUtilities.c:221 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 0 ax [orig:67 i ] [67])
            (reg/v:SI 41 r12 [orig:76 len ] [76]))) 5 {*cmpsi_1_insn} (insn_list:REG_DEP_TRUE 448 (nil))
    (nil))

(insn 446 450 968 34 ./CStatUtilities.c:230 (set (reg/v:DF 45 xmm8 [orig:64 sum ] [64])
        (plus:DF (reg/v:DF 45 xmm8 [orig:228 sum ] [228])
            (reg/v:DF 23 xmm2 [orig:225 w ] [225]))) 616 {*fop_df_comm_sse} (nil)
    (expr_list:REG_DEAD (reg/v:DF 23 xmm2 [orig:225 w ] [225])
        (nil)))

(insn 968 446 443 34 ./CStatUtilities.c:221 (set (reg/f:DI 1 dx [orig:61 ivtmp.635 ] [61])
        (plus:DI (reg/f:DI 2 cx [104])
            (const_int 24 [0x18]))) 196 {*lea_2_rex64} (nil)
    (expr_list:REG_DEAD (reg/f:DI 2 cx [104])
        (nil)))

(insn:TI 443 968 444 34 ./CStatUtilities.c:229 (set (reg/v:DF 28 xmm7 [orig:65 weightedsum ] [65])
        (mult:DF (reg/v:DF 28 xmm7 [orig:65 weightedsum ] [65])
            (reg:DF 24 xmm3 [orig:218 D.5324 ] [218]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_TRUE 942 (nil))
    (expr_list:REG_DEAD (reg:DF 24 xmm3 [orig:218 D.5324 ] [218])
        (nil)))

(insn:TI 444 443 451 34 ./CStatUtilities.c:229 (set (reg/v:DF 28 xmm7 [orig:65 weightedsum ] [65])
        (plus:DF (reg/v:DF 28 xmm7 [orig:65 weightedsum ] [65])
            (reg/v:DF 25 xmm4 [orig:227 weightedsum ] [227]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_TRUE 443 (nil))
    (expr_list:REG_DEAD (reg/v:DF 25 xmm4 [orig:227 weightedsum ] [227])
        (nil)))

(jump_insn 451 444 149 34 ./CStatUtilities.c:221 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 103)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 942 (insn_list:REG_DEP_ANTI 443 (insn_list:REG_DEP_ANTI 444 (insn_list:REG_DEP_ANTI 446 (insn_list:REG_DEP_ANTI 448 (insn_list:REG_DEP_ANTI 968 (insn_list:REG_DEP_TRUE 450 (nil))))))))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 1000 [0x3e8])
            (nil))))
;; End of basic block 34, registers live:
 0 [ax] 1 [dx] 4 [si] 7 [sp] 26 [xmm5] 27 [xmm6] 28 [xmm7] 41 [r12] 45 [xmm8] 46 [xmm9] 47 [xmm10]

(note:HI 149 451 1118 NOTE_INSN_LOOP_BEG)

(note 1118 149 67 35 ( weightedsum (expr_list:REG_DEP_TRUE (reg/v:DF 28 xmm7 [orig:65 weightedsum ] [65])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 35, registers live: 0 [ax] 1 [dx] 4 [si] 7 [sp] 26 [xmm5] 27 [xmm6] 28 [xmm7] 41 [r12] 45 [xmm8] 46 [xmm9] 47 [xmm10]
(code_label:HI 67 1118 68 35 664 "" [2 uses])

(note:HI 68 67 69 35 [bb 35] NOTE_INSN_BASIC_BLOCK)

(note:HI 69 68 70 35 ("./CStatUtilities.c") 223)

(insn:TI 70 69 73 35 ./CStatUtilities.c:223 (set (reg:DF 24 xmm3 [orig:72 D.5324 ] [72])
        (mem:DF (reg/f:DI 1 dx [orig:61 ivtmp.635 ] [61]) [6 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(note:HI 73 70 993 35 ("./CStatUtilities.c") 226)

(insn 993 73 895 35 ./CStatUtilities.c:226 (set (mem/c:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 8 [0x8])) [0 S8 A8])
        (reg:DI 4 si [orig:96 weightedsum ] [96])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_ANTI 70 (nil))
    (nil))

(insn:TI 895 993 1048 35 ./CStatUtilities.c:226 (set (reg/v:DF 23 xmm2 [orig:62 w ] [62])
        (mem/c:DF (plus:DI (reg/f:DI 7 sp)
                (const_int 8 [0x8])) [0 S8 A8])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 993 (nil))
    (nil))

(note 1048 895 892 35 ("./CStatUtilities.c") 223)

(insn:TI 892 1048 71 35 ./CStatUtilities.c:223 (set (reg/v:DF 22 xmm1 [orig:63 y ] [63])
        (reg:DF 24 xmm3 [orig:72 D.5324 ] [72])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 70 (nil))
    (nil))

(insn:TI 71 892 72 35 ./CStatUtilities.c:223 (set (reg/v:DF 22 xmm1 [orig:63 y ] [63])
        (minus:DF (reg/v:DF 22 xmm1 [orig:63 y ] [63])
            (reg/v:DF 26 xmm5 [orig:69 median ] [69]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 892 (nil))
    (nil))

(insn:TI 72 71 1049 35 ./CStatUtilities.c:223 (set (reg/v:DF 22 xmm1 [orig:63 y ] [63])
        (div:DF (reg/v:DF 22 xmm1 [orig:63 y ] [63])
            (reg:DF 27 xmm6 [orig:71 D.5329 ] [71]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 71 (nil))
    (nil))

(note 1049 72 893 35 ("./CStatUtilities.c") 226)

(insn:TI 893 1049 992 35 ./CStatUtilities.c:226 (set (reg:DF 21 xmm0 [86])
        (reg/v:DF 22 xmm1 [orig:63 y ] [63])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 72 (nil))
    (nil))

(insn:TI 992 893 77 35 ./CStatUtilities.c:226 (set (reg:V2DF 21 xmm0 [86])
        (and:V2DF (reg:V2DF 21 xmm0 [86])
            (reg:V2DF 47 xmm10 [95]))) 1050 {*andv2df3} (insn_list:REG_DEP_TRUE 893 (nil))
    (nil))

(insn:TI 77 992 78 35 ./CStatUtilities.c:226 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg:DF 46 xmm9 [97])
            (reg:DF 21 xmm0 [86]))) 31 {*cmpfp_iu_sse} (insn_list:REG_DEP_TRUE 992 (nil))
    (expr_list:REG_DEAD (reg:DF 21 xmm0 [86])
        (expr_list:REG_EQUAL (compare:CCFPU (const_double:DF 1.0e+0 [0x0.8p+1])
                (reg:DF 21 xmm0 [86]))
            (nil))))

(jump_insn 78 77 1119 35 ./CStatUtilities.c:226 (set (pc)
        (if_then_else (unlt (reg:CCFPU 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 91)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 70 (insn_list:REG_DEP_ANTI 892 (insn_list:REG_DEP_ANTI 71 (insn_list:REG_DEP_ANTI 72 (insn_list:REG_DEP_ANTI 893 (insn_list:REG_DEP_ANTI 992 (insn_list:REG_DEP_ANTI 895 (insn_list:REG_DEP_TRUE 77 (insn_list:REG_DEP_ANTI 993 (nil))))))))))
    (expr_list:REG_DEAD (reg:CCFPU 17 flags)
        (expr_list:REG_BR_PROB (const_int 7900 [0x1edc])
            (nil))))
;; End of basic block 35, registers live:
 0 [ax] 1 [dx] 4 [si] 7 [sp] 22 [xmm1] 23 [xmm2] 24 [xmm3] 26 [xmm5] 27 [xmm6] 28 [xmm7] 41 [r12] 45 [xmm8] 46 [xmm9] 47 [xmm10]

(note 1119 78 1052 36 ( weightedsum (expr_list:REG_DEP_TRUE (reg:DI 4 si [orig:96 weightedsum ] [96])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 36, registers live: 0 [ax] 1 [dx] 4 [si] 7 [sp] 22 [xmm1] 24 [xmm3] 26 [xmm5] 27 [xmm6] 28 [xmm7] 41 [r12] 45 [xmm8] 46 [xmm9] 47 [xmm10]
(note 1052 1119 1054 36 [bb 36] NOTE_INSN_BASIC_BLOCK)

(jump_insn 1054 1052 1055 36 (set (pc)
        (label_ref 1053)) -1 (nil)
    (nil))
;; End of basic block 36, registers live:
 0 [ax] 1 [dx] 4 [si] 7 [sp] 22 [xmm1] 24 [xmm3] 26 [xmm5] 27 [xmm6] 28 [xmm7] 41 [r12] 45 [xmm8] 46 [xmm9] 47 [xmm10]

(barrier 1055 1054 1120)

(note 1120 1055 1121 37 ( weightedsum (expr_list:REG_DEP_TRUE (reg/v:DF 25 xmm4 [orig:201 weightedsum ] [201])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 1121 1120 1122 37 ( sum (expr_list:REG_DEP_TRUE (reg/v:DF 28 xmm7 [orig:202 sum ] [202])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 1122 1121 1017 37 ( i (nil)) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 37, registers live: 0 [ax] 2 [cx] 4 [si] 7 [sp] 22 [xmm1] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 41 [r12] 46 [xmm9] 47 [xmm10]
(code_label 1017 1122 361 37 746 "" [1 uses])

(note:HI 361 1017 358 37 [bb 37] NOTE_INSN_BASIC_BLOCK)

(insn:TI 358 361 930 37 ./CStatUtilities.c:227 (set (reg/v:DF 22 xmm1 [orig:154 y ] [154])
        (mult:DF (reg/v:DF 22 xmm1 [orig:154 y ] [154])
            (reg/v:DF 22 xmm1 [orig:154 y ] [154]))) 616 {*fop_df_comm_sse} (nil)
    (nil))

(insn 930 358 359 37 ./CStatUtilities.c:227 (set (reg/v:DF 23 xmm2 [orig:199 w ] [199])
        (reg:DF 46 xmm9 [97])) 94 {*movdf_integer} (nil)
    (nil))

(insn:TI 359 930 360 37 ./CStatUtilities.c:227 (set (reg/v:DF 23 xmm2 [orig:199 w ] [199])
        (minus:DF (reg/v:DF 23 xmm2 [orig:199 w ] [199])
            (reg/v:DF 22 xmm1 [orig:154 y ] [154]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 930 (insn_list:REG_DEP_TRUE 358 (nil)))
    (expr_list:REG_DEAD (reg/v:DF 22 xmm1 [orig:154 y ] [154])
        (expr_list:REG_EQUAL (minus:DF (const_double:DF 1.0e+0 [0x0.8p+1])
                (reg:DF 196))
            (nil))))

(insn:TI 360 359 1056 37 ./CStatUtilities.c:227 (set (reg/v:DF 23 xmm2 [orig:199 w ] [199])
        (mult:DF (reg/v:DF 23 xmm2 [orig:199 w ] [199])
            (reg/v:DF 23 xmm2 [orig:199 w ] [199]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_TRUE 359 (nil))
    (nil))

(jump_insn 1056 360 1057 37 (set (pc)
        (label_ref 838)) -1 (nil)
    (nil))
;; End of basic block 37, registers live:
 0 [ax] 2 [cx] 4 [si] 7 [sp] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 41 [r12] 46 [xmm9] 47 [xmm10]

(barrier 1057 1056 1123)

(note 1123 1057 1124 38 ( weightedsum (expr_list:REG_DEP_TRUE (reg:DI 4 si [orig:96 weightedsum ] [96])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 1124 1123 1019 38 ( sum (expr_list:REG_DEP_TRUE (reg/v:DF 45 xmm8 [orig:228 sum ] [228])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 38, registers live: 0 [ax] 2 [cx] 4 [si] 7 [sp] 22 [xmm1] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 41 [r12] 45 [xmm8] 46 [xmm9] 47 [xmm10]
(code_label 1019 1124 437 38 748 "" [1 uses])

(note:HI 437 1019 434 38 [bb 38] NOTE_INSN_BASIC_BLOCK)

(insn:TI 434 437 941 38 ./CStatUtilities.c:227 (set (reg/v:DF 22 xmm1 [orig:220 y ] [220])
        (mult:DF (reg/v:DF 22 xmm1 [orig:220 y ] [220])
            (reg/v:DF 22 xmm1 [orig:220 y ] [220]))) 616 {*fop_df_comm_sse} (nil)
    (nil))

(insn 941 434 435 38 ./CStatUtilities.c:227 (set (reg/v:DF 23 xmm2 [orig:225 w ] [225])
        (reg:DF 46 xmm9 [97])) 94 {*movdf_integer} (nil)
    (nil))

(insn:TI 435 941 436 38 ./CStatUtilities.c:227 (set (reg/v:DF 23 xmm2 [orig:225 w ] [225])
        (minus:DF (reg/v:DF 23 xmm2 [orig:225 w ] [225])
            (reg/v:DF 22 xmm1 [orig:220 y ] [220]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 941 (insn_list:REG_DEP_TRUE 434 (nil)))
    (expr_list:REG_DEAD (reg/v:DF 22 xmm1 [orig:220 y ] [220])
        (expr_list:REG_EQUAL (minus:DF (const_double:DF 1.0e+0 [0x0.8p+1])
                (reg:DF 222))
            (nil))))

(insn:TI 436 435 1058 38 ./CStatUtilities.c:227 (set (reg/v:DF 23 xmm2 [orig:225 w ] [225])
        (mult:DF (reg/v:DF 23 xmm2 [orig:225 w ] [225])
            (reg/v:DF 23 xmm2 [orig:225 w ] [225]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_TRUE 435 (nil))
    (nil))

(jump_insn 1058 436 1059 38 (set (pc)
        (label_ref 846)) -1 (nil)
    (nil))
;; End of basic block 38, registers live:
 0 [ax] 2 [cx] 4 [si] 7 [sp] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 41 [r12] 45 [xmm8] 46 [xmm9] 47 [xmm10]

(barrier 1059 1058 1125)

(note 1125 1059 1126 39 ( weightedsum (expr_list:REG_DEP_TRUE (reg:DI 4 si [orig:96 weightedsum ] [96])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 1126 1125 1018 39 ( sum (expr_list:REG_DEP_TRUE (reg/v:DF 28 xmm7 [orig:202 sum ] [202])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 39, registers live: 0 [ax] 2 [cx] 4 [si] 7 [sp] 22 [xmm1] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 41 [r12] 46 [xmm9] 47 [xmm10]
(code_label 1018 1126 399 39 747 "" [1 uses])

(note:HI 399 1018 396 39 [bb 39] NOTE_INSN_BASIC_BLOCK)

(insn:TI 396 399 935 39 ./CStatUtilities.c:227 (set (reg/v:DF 22 xmm1 [orig:207 y ] [207])
        (mult:DF (reg/v:DF 22 xmm1 [orig:207 y ] [207])
            (reg/v:DF 22 xmm1 [orig:207 y ] [207]))) 616 {*fop_df_comm_sse} (nil)
    (nil))

(insn 935 396 397 39 ./CStatUtilities.c:227 (set (reg/v:DF 23 xmm2 [orig:212 w ] [212])
        (reg:DF 46 xmm9 [97])) 94 {*movdf_integer} (nil)
    (nil))

(insn:TI 397 935 398 39 ./CStatUtilities.c:227 (set (reg/v:DF 23 xmm2 [orig:212 w ] [212])
        (minus:DF (reg/v:DF 23 xmm2 [orig:212 w ] [212])
            (reg/v:DF 22 xmm1 [orig:207 y ] [207]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 935 (insn_list:REG_DEP_TRUE 396 (nil)))
    (expr_list:REG_DEAD (reg/v:DF 22 xmm1 [orig:207 y ] [207])
        (expr_list:REG_EQUAL (minus:DF (const_double:DF 1.0e+0 [0x0.8p+1])
                (reg:DF 209))
            (nil))))

(insn:TI 398 397 1060 39 ./CStatUtilities.c:227 (set (reg/v:DF 23 xmm2 [orig:212 w ] [212])
        (mult:DF (reg/v:DF 23 xmm2 [orig:212 w ] [212])
            (reg/v:DF 23 xmm2 [orig:212 w ] [212]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_TRUE 397 (nil))
    (nil))

(jump_insn 1060 398 1061 39 (set (pc)
        (label_ref 842)) -1 (nil)
    (nil))
;; End of basic block 39, registers live:
 0 [ax] 2 [cx] 4 [si] 7 [sp] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 41 [r12] 46 [xmm9] 47 [xmm10]

(barrier 1061 1060 1127)

(note 1127 1061 1128 40 ( weightedsum (expr_list:REG_DEP_TRUE (reg/v:DF 25 xmm4 [orig:156 weightedsum ] [156])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 1128 1127 1013 40 ( sum (expr_list:REG_DEP_TRUE (reg:DI 0 ax [orig:168 sum ] [168])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 40, registers live: 0 [ax] 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 41 [r12] 46 [xmm9] 47 [xmm10]
(code_label 1013 1128 193 40 742 "" [1 uses])

(note:HI 193 1013 190 40 [bb 40] NOTE_INSN_BASIC_BLOCK)

(insn:TI 190 193 905 40 ./CStatUtilities.c:227 (set (reg/v:DF 22 xmm1 [orig:161 y ] [161])
        (mult:DF (reg/v:DF 22 xmm1 [orig:161 y ] [161])
            (reg/v:DF 22 xmm1 [orig:161 y ] [161]))) 616 {*fop_df_comm_sse} (nil)
    (nil))

(insn 905 190 191 40 ./CStatUtilities.c:227 (set (reg/v:DF 23 xmm2 [orig:166 w ] [166])
        (reg:DF 46 xmm9 [97])) 94 {*movdf_integer} (nil)
    (nil))

(insn:TI 191 905 192 40 ./CStatUtilities.c:227 (set (reg/v:DF 23 xmm2 [orig:166 w ] [166])
        (minus:DF (reg/v:DF 23 xmm2 [orig:166 w ] [166])
            (reg/v:DF 22 xmm1 [orig:161 y ] [161]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 905 (insn_list:REG_DEP_TRUE 190 (nil)))
    (expr_list:REG_DEAD (reg/v:DF 22 xmm1 [orig:161 y ] [161])
        (expr_list:REG_EQUAL (minus:DF (const_double:DF 1.0e+0 [0x0.8p+1])
                (reg:DF 163))
            (nil))))

(insn:TI 192 191 1062 40 ./CStatUtilities.c:227 (set (reg/v:DF 23 xmm2 [orig:166 w ] [166])
        (mult:DF (reg/v:DF 23 xmm2 [orig:166 w ] [166])
            (reg/v:DF 23 xmm2 [orig:166 w ] [166]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_TRUE 191 (nil))
    (nil))

(jump_insn 1062 192 1063 40 (set (pc)
        (label_ref 819)) -1 (nil)
    (nil))
;; End of basic block 40, registers live:
 0 [ax] 2 [cx] 4 [si] 5 [di] 7 [sp] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 41 [r12] 46 [xmm9] 47 [xmm10]

(barrier 1063 1062 1129)

(note 1129 1063 1130 41 ( weightedsum (expr_list:REG_DEP_TRUE (reg:DI 4 si [orig:96 weightedsum ] [96])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 1130 1129 1131 41 ( sum (expr_list:REG_DEP_TRUE (reg/v:DF 45 xmm8 [orig:64 sum ] [64])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 1131 1130 1016 41 ( i (expr_list:REG_DEP_TRUE (reg:DI 0 ax [orig:157 i ] [157])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 41, registers live: 0 [ax] 1 [dx] 4 [si] 7 [sp] 22 [xmm1] 24 [xmm3] 26 [xmm5] 27 [xmm6] 28 [xmm7] 41 [r12] 45 [xmm8] 46 [xmm9] 47 [xmm10]
(code_label 1016 1131 318 41 745 "" [1 uses])

(note:HI 318 1016 315 41 [bb 41] NOTE_INSN_BASIC_BLOCK)

(insn:TI 315 318 923 41 ./CStatUtilities.c:227 (set (reg/v:DF 22 xmm1 [orig:189 y ] [189])
        (mult:DF (reg/v:DF 22 xmm1 [orig:189 y ] [189])
            (reg/v:DF 22 xmm1 [orig:189 y ] [189]))) 616 {*fop_df_comm_sse} (nil)
    (nil))

(insn 923 315 316 41 ./CStatUtilities.c:227 (set (reg/v:DF 23 xmm2 [orig:194 w ] [194])
        (reg:DF 46 xmm9 [97])) 94 {*movdf_integer} (nil)
    (nil))

(insn:TI 316 923 317 41 ./CStatUtilities.c:227 (set (reg/v:DF 23 xmm2 [orig:194 w ] [194])
        (minus:DF (reg/v:DF 23 xmm2 [orig:194 w ] [194])
            (reg/v:DF 22 xmm1 [orig:189 y ] [189]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 923 (insn_list:REG_DEP_TRUE 315 (nil)))
    (expr_list:REG_DEAD (reg/v:DF 22 xmm1 [orig:189 y ] [189])
        (expr_list:REG_EQUAL (minus:DF (const_double:DF 1.0e+0 [0x0.8p+1])
                (reg:DF 191))
            (nil))))

(insn:TI 317 316 1064 41 ./CStatUtilities.c:227 (set (reg/v:DF 23 xmm2 [orig:194 w ] [194])
        (mult:DF (reg/v:DF 23 xmm2 [orig:194 w ] [194])
            (reg/v:DF 23 xmm2 [orig:194 w ] [194]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_TRUE 316 (nil))
    (nil))

(jump_insn 1064 317 1065 41 (set (pc)
        (label_ref 832)) -1 (nil)
    (nil))
;; End of basic block 41, registers live:
 0 [ax] 1 [dx] 4 [si] 7 [sp] 23 [xmm2] 24 [xmm3] 26 [xmm5] 27 [xmm6] 28 [xmm7] 41 [r12] 45 [xmm8] 46 [xmm9] 47 [xmm10]

(barrier 1065 1064 1015)

;; Start of basic block 42, registers live: 0 [ax] 1 [dx] 4 [si] 7 [sp] 22 [xmm1] 24 [xmm3] 26 [xmm5] 27 [xmm6] 28 [xmm7] 41 [r12] 45 [xmm8] 46 [xmm9] 47 [xmm10]
(code_label 1015 1065 275 42 744 "" [1 uses])

(note:HI 275 1015 272 42 [bb 42] NOTE_INSN_BASIC_BLOCK)

(insn:TI 272 275 918 42 ./CStatUtilities.c:227 (set (reg/v:DF 22 xmm1 [orig:180 y ] [180])
        (mult:DF (reg/v:DF 22 xmm1 [orig:180 y ] [180])
            (reg/v:DF 22 xmm1 [orig:180 y ] [180]))) 616 {*fop_df_comm_sse} (nil)
    (nil))

(insn 918 272 273 42 ./CStatUtilities.c:227 (set (reg/v:DF 23 xmm2 [orig:185 w ] [185])
        (reg:DF 46 xmm9 [97])) 94 {*movdf_integer} (nil)
    (nil))

(insn:TI 273 918 274 42 ./CStatUtilities.c:227 (set (reg/v:DF 23 xmm2 [orig:185 w ] [185])
        (minus:DF (reg/v:DF 23 xmm2 [orig:185 w ] [185])
            (reg/v:DF 22 xmm1 [orig:180 y ] [180]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 918 (insn_list:REG_DEP_TRUE 272 (nil)))
    (expr_list:REG_DEAD (reg/v:DF 22 xmm1 [orig:180 y ] [180])
        (expr_list:REG_EQUAL (minus:DF (const_double:DF 1.0e+0 [0x0.8p+1])
                (reg:DF 182))
            (nil))))

(insn:TI 274 273 1066 42 ./CStatUtilities.c:227 (set (reg/v:DF 23 xmm2 [orig:185 w ] [185])
        (mult:DF (reg/v:DF 23 xmm2 [orig:185 w ] [185])
            (reg/v:DF 23 xmm2 [orig:185 w ] [185]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_TRUE 273 (nil))
    (nil))

(jump_insn 1066 274 1067 42 (set (pc)
        (label_ref 828)) -1 (nil)
    (nil))
;; End of basic block 42, registers live:
 0 [ax] 1 [dx] 4 [si] 7 [sp] 23 [xmm2] 24 [xmm3] 26 [xmm5] 27 [xmm6] 28 [xmm7] 41 [r12] 45 [xmm8] 46 [xmm9] 47 [xmm10]

(barrier 1067 1066 1132)

(note 1132 1067 1014 43 ( weightedsum (expr_list:REG_DEP_TRUE (reg:DI 4 si [orig:96 weightedsum ] [96])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 43, registers live: 0 [ax] 1 [dx] 4 [si] 7 [sp] 22 [xmm1] 24 [xmm3] 26 [xmm5] 27 [xmm6] 28 [xmm7] 41 [r12] 45 [xmm8] 46 [xmm9] 47 [xmm10]
(code_label 1014 1132 232 43 743 "" [1 uses])

(note:HI 232 1014 229 43 [bb 43] NOTE_INSN_BASIC_BLOCK)

(insn:TI 229 232 913 43 ./CStatUtilities.c:227 (set (reg/v:DF 22 xmm1 [orig:171 y ] [171])
        (mult:DF (reg/v:DF 22 xmm1 [orig:171 y ] [171])
            (reg/v:DF 22 xmm1 [orig:171 y ] [171]))) 616 {*fop_df_comm_sse} (nil)
    (nil))

(insn 913 229 230 43 ./CStatUtilities.c:227 (set (reg/v:DF 23 xmm2 [orig:176 w ] [176])
        (reg:DF 46 xmm9 [97])) 94 {*movdf_integer} (nil)
    (nil))

(insn:TI 230 913 231 43 ./CStatUtilities.c:227 (set (reg/v:DF 23 xmm2 [orig:176 w ] [176])
        (minus:DF (reg/v:DF 23 xmm2 [orig:176 w ] [176])
            (reg/v:DF 22 xmm1 [orig:171 y ] [171]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 913 (insn_list:REG_DEP_TRUE 229 (nil)))
    (expr_list:REG_DEAD (reg/v:DF 22 xmm1 [orig:171 y ] [171])
        (expr_list:REG_EQUAL (minus:DF (const_double:DF 1.0e+0 [0x0.8p+1])
                (reg:DF 173))
            (nil))))

(insn:TI 231 230 1068 43 ./CStatUtilities.c:227 (set (reg/v:DF 23 xmm2 [orig:176 w ] [176])
        (mult:DF (reg/v:DF 23 xmm2 [orig:176 w ] [176])
            (reg/v:DF 23 xmm2 [orig:176 w ] [176]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_TRUE 230 (nil))
    (nil))

(jump_insn 1068 231 1069 43 (set (pc)
        (label_ref 824)) -1 (nil)
    (nil))
;; End of basic block 43, registers live:
 0 [ax] 1 [dx] 4 [si] 7 [sp] 23 [xmm2] 24 [xmm3] 26 [xmm5] 27 [xmm6] 28 [xmm7] 41 [r12] 45 [xmm8] 46 [xmm9] 47 [xmm10]

(barrier 1069 1068 147)

(note:HI 147 1069 1133 NOTE_INSN_LOOP_BEG)

(note 1133 147 1134 44 ( x (expr_list:REG_DEP_TRUE (reg/v/f:DI 6 bp [orig:75 x ] [75])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 1134 1133 1135 44 ( MAD (nil)) NOTE_INSN_VAR_LOCATION)

(note 1135 1134 1136 44 ( weightedsum (nil)) NOTE_INSN_VAR_LOCATION)

(note 1136 1135 1137 44 ( sum (nil)) NOTE_INSN_VAR_LOCATION)

(note 1137 1136 1138 44 ( y (nil)) NOTE_INSN_VAR_LOCATION)

(note 1138 1137 1139 44 ( w (nil)) NOTE_INSN_VAR_LOCATION)

(note 1139 1138 1140 44 ( median (nil)) NOTE_INSN_VAR_LOCATION)

(note 1140 1139 1012 44 ( i (nil)) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 44, registers live: 0 [ax] 3 [bx] 6 [bp] 7 [sp] 41 [r12]
(code_label 1012 1140 49 44 741 "" [1 uses])

(note:HI 49 1012 50 44 [bb 44] NOTE_INSN_BASIC_BLOCK)

(note:HI 50 49 52 44 ("./CStatUtilities.c") 211)

(insn:TI 52 50 1141 44 ./CStatUtilities.c:211 (set (reg:DI 5 di [ res ])
        (reg:DI 0 ax [80])) 81 {*movdi_1_rex64} (nil)
    (expr_list:REG_DEAD (reg:DI 0 ax [80])
        (nil)))

(note 1141 52 51 44 ( res (expr_list:REG_DEP_TRUE (reg:DI 5 di [ res ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn 51 1141 53 44 ./CStatUtilities.c:211 (set (reg:SI 4 si [ len ])
        (reg/v:SI 41 r12 [orig:76 len ] [76])) 40 {*movsi_1} (nil)
    (nil))

(call_insn:TI 53 51 1142 44 ./CStatUtilities.c:211 (set (reg:DF 21 xmm0)
        (call (mem:QI (symbol_ref:DI ("medianInPlace") [flags 0x3] <function_decl 0x2b4e9c504e00 medianInPlace>) [0 S1 A8])
            (const_int 0 [0x0]))) 769 {*call_value_0_rex64} (insn_list:REG_DEP_TRUE 52 (insn_list:REG_DEP_TRUE 51 (nil)))
    (expr_list:REG_DEAD (reg:SI 4 si [ len ])
        (expr_list:REG_DEAD (reg:DI 5 di [ res ])
            (expr_list:REG_EH_REGION (const_int 0 [0x0])
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di [ res ]))
        (expr_list:REG_DEP_TRUE (use (reg:SI 4 si [ len ]))
            (nil))))

(note 1142 53 55 44 ( res (nil)) NOTE_INSN_VAR_LOCATION)

(note:HI 55 1142 56 44 ("./CStatUtilities.c") 213)

(insn:TI 56 55 1143 44 ./CStatUtilities.c:213 (set (reg:DI 5 di [ res ])
        (reg/f:DI 3 bx [80])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_ANTI 53 (insn_list:REG_DEP_OUTPUT 52 (nil)))
    (expr_list:REG_DEAD (reg/f:DI 3 bx [80])
        (nil)))

(note 1143 56 1050 44 ( res (expr_list:REG_DEP_TRUE (reg:DI 5 di [ res ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 1050 1143 54 44 ("./CStatUtilities.c") 211)

(insn 54 1050 1144 44 ./CStatUtilities.c:211 (set (mem/c:DF (plus:DI (reg/f:DI 7 sp)
                (const_int 56 [0x38])) [33 MAD+0 S8 A8])
        (reg:DF 21 xmm0)) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 53 (nil))
    (expr_list:REG_DEAD (reg:DF 21 xmm0)
        (nil)))

(note 1144 54 1051 44 ( MAD (expr_list:REG_DEP_TRUE (mem/c:DF (plus:DI (reg/f:DI 16 argp)
            (const_int -40 [0xffffffffffffffd8])) [33 MAD+0 S8 A8])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 1051 1144 57 44 ("./CStatUtilities.c") 213)

(call_insn:TI 57 1051 1145 44 ./CStatUtilities.c:213 (call (mem:QI (symbol_ref:DI ("free") [flags 0x41] <function_decl 0x2b4e9c731f00 free>) [0 S1 A8])
        (const_int 0 [0x0])) 555 {*call_0} (insn_list:REG_DEP_ANTI 54 (insn_list:REG_DEP_OUTPUT 51 (insn_list:REG_DEP_ANTI 52 (insn_list:REG_DEP_TRUE 56 (insn_list:REG_DEP_ANTI 53 (nil))))))
    (expr_list:REG_DEAD (reg:DI 5 di [ res ])
        (expr_list:REG_EH_REGION (const_int 0 [0x0])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di [ res ]))
        (nil)))

(note 1145 57 58 44 ( res (nil)) NOTE_INSN_VAR_LOCATION)

(note:HI 58 1145 994 44 ("./CStatUtilities.c") 221)

(insn:TI 994 58 1146 44 ./CStatUtilities.c:221 (set (reg/v:DF 45 xmm8 [orig:64 sum ] [64])
        (const_double:DF 0.0 [0x0.0p+0])) 94 {*movdf_integer} (insn_list:REG_DEP_OUTPUT 53 (insn_list:REG_DEP_OUTPUT 57 (nil)))
    (nil))

(note 1146 994 59 44 ( sum (expr_list:REG_DEP_TRUE (reg/v:DF 45 xmm8 [orig:64 sum ] [64])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn 59 1146 887 44 ./CStatUtilities.c:221 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 41 r12 [orig:76 len ] [76])
            (const_int 0 [0x0]))) 3 {*cmpsi_ccno_1} (insn_list:REG_DEP_OUTPUT 53 (insn_list:REG_DEP_OUTPUT 57 (nil)))
    (nil))

(insn:TI 887 59 64 44 ./CStatUtilities.c:221 (set (reg:DF 26 xmm5)
        (mem/c:DF (plus:DI (reg/f:DI 7 sp)
                (const_int 32 [0x20])) [35 S8 A8])) 94 {*movdf_integer} (insn_list:REG_DEP_OUTPUT 53 (insn_list:REG_DEP_ANTI 57 (nil)))
    (nil))

(insn:TI 64 887 1147 44 ./CStatUtilities.c:221 (set (reg/v:DF 28 xmm7 [orig:65 weightedsum ] [65])
        (reg/v:DF 45 xmm8 [orig:64 sum ] [64])) 94 {*movdf_integer} (insn_list:REG_DEP_OUTPUT 53 (insn_list:REG_DEP_OUTPUT 57 (insn_list:REG_DEP_TRUE 994 (nil))))
    (nil))

(note 1147 64 60 44 ( weightedsum (expr_list:REG_DEP_TRUE (reg/v:DF 28 xmm7 [orig:65 weightedsum ] [65])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(jump_insn 60 1147 161 44 ./CStatUtilities.c:221 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 103)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 51 (insn_list:REG_DEP_ANTI 52 (insn_list:REG_DEP_ANTI 53 (insn_list:REG_DEP_ANTI 54 (insn_list:REG_DEP_ANTI 56 (insn_list:REG_DEP_ANTI 994 (insn_list:REG_DEP_ANTI 64 (insn_list:REG_DEP_ANTI 887 (insn_list:REG_DEP_TRUE 59 (insn_list:REG_DEP_ANTI 57 (nil)))))))))))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 10000 [0x2710])
            (nil))))
;; End of basic block 44, registers live:
 6 [bp] 7 [sp] 26 [xmm5] 28 [xmm7] 41 [r12] 45 [xmm8]

;; Start of basic block 45, registers live: 6 [bp] 7 [sp] 26 [xmm5] 41 [r12]
(note:HI 161 60 991 45 [bb 45] NOTE_INSN_BASIC_BLOCK)

(insn:TI 991 161 1070 45 (set (reg:V2DF 47 xmm10 [95])
        (vec_concat:V2DF (mem/u/c/i:DF (symbol_ref/u:DI ("*.LC14") [flags 0x2]) [6 S8 A128])
            (const_double:DF 0.0 [0x0.0p+0]))) 1088 {*vec_concatv2df} (nil)
    (nil))

(jump_insn 1070 991 1071 45 (set (pc)
        (label_ref 119)) -1 (nil)
    (nil))
;; End of basic block 45, registers live:
 6 [bp] 7 [sp] 26 [xmm5] 41 [r12] 47 [xmm10]

(barrier 1071 1070 875)

(note 875 1071 0 NOTE_INSN_DELETED)


;; Function which_max2 (which_max2)


Basic block 0:
IN:
Stack adjustment: 0
Reg 1: i1+0
Reg 2: i2+0
Reg 4: n+0
Reg 5: x+0
Variables:
  name: i1
    offset 0
      (reg:DI 1 dx [ i1 ])
  name: i2
    offset 0
      (reg:DI 2 cx [ i2 ])
  name: x
    offset 0
      (reg:DI 5 di [ x ])
  name: n
    offset 0
      (reg:SI 4 si [ n ])

OUT:
Stack adjustment: 0
Reg 1: n+0
Reg 2: i2+0
Reg 4: n+0
Reg 5: x+0
Reg 41: n+0
Reg 42: i1+0
Reg 43: i2+0
Variables:
  name: i1
    offset 0
      (reg/v/f:DI 42 r13 [orig:69 i1 ] [69])
  name: i2
    offset 0
      (reg/v/f:DI 43 r14 [orig:70 i2 ] [70])
      (reg:DI 2 cx [ i2 ])
  name: x
    offset 0
      (reg:DI 5 di [ x ])
  name: n
    offset 0
      (reg:SI 4 si [orig:68 n ] [68])
      (reg/v:SI 41 r12 [orig:68 n ] [68])
      (reg:DI 1 dx [orig:71 n ] [71])


Basic block 1:
IN:
Stack adjustment: 0
Reg 1: n+0
Reg 2: i2+0
Reg 4: n+0
Reg 5: x+0
Reg 41: n+0
Reg 42: i1+0
Reg 43: i2+0
Variables:
  name: i1
    offset 0
      (reg/v/f:DI 42 r13 [orig:69 i1 ] [69])
  name: i2
    offset 0
      (reg/v/f:DI 43 r14 [orig:70 i2 ] [70])
      (reg:DI 2 cx [ i2 ])
  name: x
    offset 0
      (reg:DI 5 di [ x ])
  name: n
    offset 0
      (reg:SI 4 si [orig:68 n ] [68])
      (reg/v:SI 41 r12 [orig:68 n ] [68])
      (reg:DI 1 dx [orig:71 n ] [71])

OUT:
Stack adjustment: 0
Reg 4: i+0
Reg 5: x+0
Reg 41: n+0
Reg 42: i1+0
Reg 43: i2+0
Variables:
  name: i1
    offset 0
      (reg/v/f:DI 42 r13 [orig:69 i1 ] [69])
  name: i2
    offset 0
      (reg/v/f:DI 43 r14 [orig:70 i2 ] [70])
  name: i
    offset 0
      (reg/v:SI 4 si [orig:94 i ] [94])
  name: x
    offset 0
      (reg:DI 5 di [ x ])
  name: n
    offset 0
      (reg/v:SI 41 r12 [orig:68 n ] [68])


Basic block 2:
IN:
Stack adjustment: 0
Reg 4: i+0
Reg 5: x+0
Reg 41: n+0
Reg 42: i1+0
Reg 43: i2+0
Variables:
  name: i1
    offset 0
      (reg/v/f:DI 42 r13 [orig:69 i1 ] [69])
  name: i2
    offset 0
      (reg/v/f:DI 43 r14 [orig:70 i2 ] [70])
  name: x
    offset 0
      (reg:DI 5 di [ x ])
  name: i
    offset 0
      (reg/v:SI 4 si [orig:94 i ] [94])
  name: n
    offset 0
      (reg/v:SI 41 r12 [orig:68 n ] [68])

OUT:
Stack adjustment: 0
Reg 4: i+0
Reg 5: x+0
Reg 41: n+0
Reg 42: i1+0
Reg 43: i2+0
Variables:
  name: i1
    offset 0
      (reg/v/f:DI 42 r13 [orig:69 i1 ] [69])
  name: i2
    offset 0
      (reg/v/f:DI 43 r14 [orig:70 i2 ] [70])
  name: i
    offset 0
      (reg/v:SI 4 si [orig:94 i ] [94])
  name: x
    offset 0
      (reg:DI 5 di [ x ])
  name: n
    offset 0
      (reg/v:SI 41 r12 [orig:68 n ] [68])


Basic block 3:
IN:
Stack adjustment: 0
Reg 4: i+0
Reg 5: x+0
Reg 41: n+0
Reg 42: i1+0
Reg 43: i2+0
Variables:
  name: i1
    offset 0
      (reg/v/f:DI 42 r13 [orig:69 i1 ] [69])
  name: i2
    offset 0
      (reg/v/f:DI 43 r14 [orig:70 i2 ] [70])
  name: x
    offset 0
      (reg:DI 5 di [ x ])
  name: i
    offset 0
      (reg/v:SI 4 si [orig:94 i ] [94])
  name: n
    offset 0
      (reg/v:SI 41 r12 [orig:68 n ] [68])

OUT:
Stack adjustment: 0
Reg 4: i+0
Reg 5: x+0
Reg 41: n+0
Reg 42: i1+0
Reg 43: i2+0
Variables:
  name: i1
    offset 0
      (reg/v/f:DI 42 r13 [orig:69 i1 ] [69])
  name: i2
    offset 0
      (reg/v/f:DI 43 r14 [orig:70 i2 ] [70])
  name: i
    offset 0
      (reg/v:SI 4 si [orig:94 i ] [94])
  name: x
    offset 0
      (reg:DI 5 di [ x ])
  name: n
    offset 0
      (reg/v:SI 41 r12 [orig:68 n ] [68])


Basic block 4:
IN:
Stack adjustment: 0
Reg 4: i+0
Reg 5: x+0
Reg 41: n+0
Reg 42: i1+0
Reg 43: i2+0
Variables:
  name: i1
    offset 0
      (reg/v/f:DI 42 r13 [orig:69 i1 ] [69])
  name: i2
    offset 0
      (reg/v/f:DI 43 r14 [orig:70 i2 ] [70])
  name: x
    offset 0
      (reg:DI 5 di [ x ])
  name: i
    offset 0
      (reg/v:SI 4 si [orig:94 i ] [94])
  name: n
    offset 0
      (reg/v:SI 41 r12 [orig:68 n ] [68])

OUT:
Stack adjustment: 0
Reg 4: i+0
Reg 5: x+0
Reg 41: n+0
Reg 42: i1+0
Reg 43: i2+0
Variables:
  name: i1
    offset 0
      (reg/v/f:DI 42 r13 [orig:69 i1 ] [69])
  name: i2
    offset 0
      (reg/v/f:DI 43 r14 [orig:70 i2 ] [70])
  name: i
    offset 0
      (reg/v:SI 4 si [orig:94 i ] [94])
  name: x
    offset 0
      (reg:DI 5 di [ x ])
  name: n
    offset 0
      (reg/v:SI 41 r12 [orig:68 n ] [68])


Basic block 5:
IN:
Stack adjustment: 0
Reg 4: i+0
Reg 5: x+0
Reg 41: n+0
Reg 42: i1+0
Reg 43: i2+0
Variables:
  name: i1
    offset 0
      (reg/v/f:DI 42 r13 [orig:69 i1 ] [69])
  name: i2
    offset 0
      (reg/v/f:DI 43 r14 [orig:70 i2 ] [70])
  name: x
    offset 0
      (reg:DI 5 di [ x ])
  name: i
    offset 0
      (reg/v:SI 4 si [orig:94 i ] [94])
  name: n
    offset 0
      (reg/v:SI 41 r12 [orig:68 n ] [68])

OUT:
Stack adjustment: 0
Reg 4: i+0
Reg 5: x+0
Reg 41: n+0
Reg 42: i1+0
Reg 43: i2+0
Variables:
  name: i1
    offset 0
      (reg/v/f:DI 42 r13 [orig:69 i1 ] [69])
  name: i2
    offset 0
      (reg/v/f:DI 43 r14 [orig:70 i2 ] [70])
  name: i
    offset 0
      (reg/v:SI 4 si [orig:94 i ] [94])
  name: x
    offset 0
      (reg:DI 5 di [ x ])
  name: n
    offset 0
      (reg/v:SI 41 r12 [orig:68 n ] [68])


Basic block 6:
IN:
Stack adjustment: 0
Reg 4: i+0
Reg 5: x+0
Reg 41: n+0
Reg 42: i1+0
Reg 43: i2+0
Variables:
  name: i1
    offset 0
      (reg/v/f:DI 42 r13 [orig:69 i1 ] [69])
  name: i2
    offset 0
      (reg/v/f:DI 43 r14 [orig:70 i2 ] [70])
  name: x
    offset 0
      (reg:DI 5 di [ x ])
  name: i
    offset 0
      (reg/v:SI 4 si [orig:94 i ] [94])
  name: n
    offset 0
      (reg/v:SI 41 r12 [orig:68 n ] [68])

OUT:
Stack adjustment: 0
Reg 4: i+0
Reg 5: x+0
Reg 41: n+0
Reg 42: i1+0
Reg 43: i2+0
Variables:
  name: i1
    offset 0
      (reg/v/f:DI 42 r13 [orig:69 i1 ] [69])
  name: i2
    offset 0
      (reg/v/f:DI 43 r14 [orig:70 i2 ] [70])
  name: i
    offset 0
      (reg/v:SI 4 si [orig:94 i ] [94])
  name: x
    offset 0
      (reg:DI 5 di [ x ])
  name: n
    offset 0
      (reg/v:SI 41 r12 [orig:68 n ] [68])


Basic block 7:
IN:
Stack adjustment: 0
Reg 4: i+0
Reg 5: x+0
Reg 41: n+0
Reg 42: i1+0
Reg 43: i2+0
Variables:
  name: i1
    offset 0
      (reg/v/f:DI 42 r13 [orig:69 i1 ] [69])
  name: i2
    offset 0
      (reg/v/f:DI 43 r14 [orig:70 i2 ] [70])
  name: x
    offset 0
      (reg:DI 5 di [ x ])
  name: i
    offset 0
      (reg/v:SI 4 si [orig:94 i ] [94])
  name: n
    offset 0
      (reg/v:SI 41 r12 [orig:68 n ] [68])

OUT:
Stack adjustment: 0
Reg 4: i+0
Reg 5: x+0
Reg 41: n+0
Reg 42: i1+0
Reg 43: i2+0
Variables:
  name: i1
    offset 0
      (reg/v/f:DI 42 r13 [orig:69 i1 ] [69])
  name: i2
    offset 0
      (reg/v/f:DI 43 r14 [orig:70 i2 ] [70])
  name: i
    offset 0
      (reg/v:SI 4 si [orig:94 i ] [94])
  name: x
    offset 0
      (reg:DI 5 di [ x ])
  name: n
    offset 0
      (reg/v:SI 41 r12 [orig:68 n ] [68])


Basic block 8:
IN:
Stack adjustment: 0
Reg 4: i+0
Reg 5: x+0
Reg 41: n+0
Reg 42: i1+0
Reg 43: i2+0
Variables:
  name: i1
    offset 0
      (reg/v/f:DI 42 r13 [orig:69 i1 ] [69])
  name: i2
    offset 0
      (reg/v/f:DI 43 r14 [orig:70 i2 ] [70])
  name: x
    offset 0
      (reg:DI 5 di [ x ])
  name: i
    offset 0
      (reg/v:SI 4 si [orig:94 i ] [94])
  name: n
    offset 0
      (reg/v:SI 41 r12 [orig:68 n ] [68])

OUT:
Stack adjustment: 0
Reg 4: i+0
Reg 5: x+0
Reg 41: n+0
Reg 42: i1+0
Reg 43: i2+0
Variables:
  name: i1
    offset 0
      (reg/v/f:DI 42 r13 [orig:69 i1 ] [69])
  name: i2
    offset 0
      (reg/v/f:DI 43 r14 [orig:70 i2 ] [70])
  name: i
    offset 0
      (reg/v:SI 4 si [orig:94 i ] [94])
  name: x
    offset 0
      (reg:DI 5 di [ x ])
  name: n
    offset 0
      (reg/v:SI 41 r12 [orig:68 n ] [68])


Basic block 9:
IN:
Stack adjustment: 0
Reg 4: i+0
Reg 5: x+0
Reg 41: n+0
Reg 42: i1+0
Reg 43: i2+0
Variables:
  name: i1
    offset 0
      (reg/v/f:DI 42 r13 [orig:69 i1 ] [69])
  name: i2
    offset 0
      (reg/v/f:DI 43 r14 [orig:70 i2 ] [70])
  name: x
    offset 0
      (reg:DI 5 di [ x ])
  name: i
    offset 0
      (reg/v:SI 4 si [orig:94 i ] [94])
  name: n
    offset 0
      (reg/v:SI 41 r12 [orig:68 n ] [68])

OUT:
Stack adjustment: 0
Reg 5: x+0
Reg 41: n+0
Reg 42: i1+0
Reg 43: i2+0
Variables:
  name: i1
    offset 0
      (reg/v/f:DI 42 r13 [orig:69 i1 ] [69])
  name: i2
    offset 0
      (reg/v/f:DI 43 r14 [orig:70 i2 ] [70])
  name: x
    offset 0
      (reg:DI 5 di [ x ])
  name: n
    offset 0
      (reg/v:SI 41 r12 [orig:68 n ] [68])


Basic block 10:
IN:
Stack adjustment: 0
Reg 4: i+0
Reg 5: x+0
Reg 41: n+0
Reg 42: i1+0
Reg 43: i2+0
Variables:
  name: i1
    offset 0
      (reg/v/f:DI 42 r13 [orig:69 i1 ] [69])
  name: i2
    offset 0
      (reg/v/f:DI 43 r14 [orig:70 i2 ] [70])
  name: i
    offset 0
      (reg/v:SI 4 si [orig:94 i ] [94])
  name: x
    offset 0
      (reg:DI 5 di [ x ])
  name: n
    offset 0
      (reg/v:SI 41 r12 [orig:68 n ] [68])

OUT:
Stack adjustment: 0
Reg 4: i+0
Reg 5: x+0
Reg 41: n+0
Reg 42: i1+0
Reg 43: i2+0
Variables:
  name: i1
    offset 0
      (reg/v/f:DI 42 r13 [orig:69 i1 ] [69])
  name: i2
    offset 0
      (reg/v/f:DI 43 r14 [orig:70 i2 ] [70])
  name: x
    offset 0
      (reg:DI 5 di [ x ])
  name: i
    offset 0
      (reg/v:SI 4 si [orig:94 i ] [94])
  name: n
    offset 0
      (reg/v:SI 41 r12 [orig:68 n ] [68])


Basic block 11:
IN:
Stack adjustment: 0
Reg 4: i+0
Reg 5: x+0
Reg 41: n+0
Reg 42: i1+0
Reg 43: i2+0
Variables:
  name: i1
    offset 0
      (reg/v/f:DI 42 r13 [orig:69 i1 ] [69])
  name: i2
    offset 0
      (reg/v/f:DI 43 r14 [orig:70 i2 ] [70])
  name: i
    offset 0
      (reg/v:SI 4 si [orig:94 i ] [94])
  name: x
    offset 0
      (reg:DI 5 di [ x ])
  name: n
    offset 0
      (reg/v:SI 41 r12 [orig:68 n ] [68])

OUT:
Stack adjustment: 0
Reg 4: i+0
Reg 5: x+0
Reg 41: n+0
Reg 42: i1+0
Reg 43: i2+0
Variables:
  name: i1
    offset 0
      (reg/v/f:DI 42 r13 [orig:69 i1 ] [69])
  name: i2
    offset 0
      (reg/v/f:DI 43 r14 [orig:70 i2 ] [70])
  name: x
    offset 0
      (reg:DI 5 di [ x ])
  name: i
    offset 0
      (reg/v:SI 4 si [orig:94 i ] [94])
  name: n
    offset 0
      (reg/v:SI 41 r12 [orig:68 n ] [68])


Basic block 12:
IN:
Stack adjustment: 0
Reg 4: i+0
Reg 5: x+0
Reg 41: n+0
Reg 42: i1+0
Reg 43: i2+0
Variables:
  name: i1
    offset 0
      (reg/v/f:DI 42 r13 [orig:69 i1 ] [69])
  name: i2
    offset 0
      (reg/v/f:DI 43 r14 [orig:70 i2 ] [70])
  name: i
    offset 0
      (reg/v:SI 4 si [orig:94 i ] [94])
  name: x
    offset 0
      (reg:DI 5 di [ x ])
  name: n
    offset 0
      (reg/v:SI 41 r12 [orig:68 n ] [68])

OUT:
Stack adjustment: 0
Reg 4: i+0
Reg 5: x+0
Reg 41: n+0
Reg 42: i1+0
Reg 43: i2+0
Variables:
  name: i1
    offset 0
      (reg/v/f:DI 42 r13 [orig:69 i1 ] [69])
  name: i2
    offset 0
      (reg/v/f:DI 43 r14 [orig:70 i2 ] [70])
  name: x
    offset 0
      (reg:DI 5 di [ x ])
  name: i
    offset 0
      (reg/v:SI 4 si [orig:94 i ] [94])
  name: n
    offset 0
      (reg/v:SI 41 r12 [orig:68 n ] [68])


Basic block 13:
IN:
Stack adjustment: 0
Reg 4: i+0
Reg 5: x+0
Reg 41: n+0
Reg 42: i1+0
Reg 43: i2+0
Variables:
  name: i1
    offset 0
      (reg/v/f:DI 42 r13 [orig:69 i1 ] [69])
  name: i2
    offset 0
      (reg/v/f:DI 43 r14 [orig:70 i2 ] [70])
  name: i
    offset 0
      (reg/v:SI 4 si [orig:94 i ] [94])
  name: x
    offset 0
      (reg:DI 5 di [ x ])
  name: n
    offset 0
      (reg/v:SI 41 r12 [orig:68 n ] [68])

OUT:
Stack adjustment: 0
Reg 4: i+0
Reg 5: x+0
Reg 41: n+0
Reg 42: i1+0
Reg 43: i2+0
Variables:
  name: i1
    offset 0
      (reg/v/f:DI 42 r13 [orig:69 i1 ] [69])
  name: i2
    offset 0
      (reg/v/f:DI 43 r14 [orig:70 i2 ] [70])
  name: x
    offset 0
      (reg:DI 5 di [ x ])
  name: i
    offset 0
      (reg/v:SI 4 si [orig:94 i ] [94])
  name: n
    offset 0
      (reg/v:SI 41 r12 [orig:68 n ] [68])


Basic block 14:
IN:
Stack adjustment: 0
Reg 4: i+0
Reg 5: x+0
Reg 41: n+0
Reg 42: i1+0
Reg 43: i2+0
Variables:
  name: i1
    offset 0
      (reg/v/f:DI 42 r13 [orig:69 i1 ] [69])
  name: i2
    offset 0
      (reg/v/f:DI 43 r14 [orig:70 i2 ] [70])
  name: i
    offset 0
      (reg/v:SI 4 si [orig:94 i ] [94])
  name: x
    offset 0
      (reg:DI 5 di [ x ])
  name: n
    offset 0
      (reg/v:SI 41 r12 [orig:68 n ] [68])

OUT:
Stack adjustment: 0
Reg 4: i+0
Reg 5: x+0
Reg 41: n+0
Reg 42: i1+0
Reg 43: i2+0
Variables:
  name: i1
    offset 0
      (reg/v/f:DI 42 r13 [orig:69 i1 ] [69])
  name: i2
    offset 0
      (reg/v/f:DI 43 r14 [orig:70 i2 ] [70])
  name: x
    offset 0
      (reg:DI 5 di [ x ])
  name: i
    offset 0
      (reg/v:SI 4 si [orig:94 i ] [94])
  name: n
    offset 0
      (reg/v:SI 41 r12 [orig:68 n ] [68])


Basic block 15:
IN:
Stack adjustment: 0
Reg 4: i+0
Reg 5: x+0
Reg 41: n+0
Reg 42: i1+0
Reg 43: i2+0
Variables:
  name: i1
    offset 0
      (reg/v/f:DI 42 r13 [orig:69 i1 ] [69])
  name: i2
    offset 0
      (reg/v/f:DI 43 r14 [orig:70 i2 ] [70])
  name: i
    offset 0
      (reg/v:SI 4 si [orig:94 i ] [94])
  name: x
    offset 0
      (reg:DI 5 di [ x ])
  name: n
    offset 0
      (reg/v:SI 41 r12 [orig:68 n ] [68])

OUT:
Stack adjustment: 0
Reg 4: i+0
Reg 5: x+0
Reg 41: n+0
Reg 42: i1+0
Reg 43: i2+0
Variables:
  name: i1
    offset 0
      (reg/v/f:DI 42 r13 [orig:69 i1 ] [69])
  name: i2
    offset 0
      (reg/v/f:DI 43 r14 [orig:70 i2 ] [70])
  name: x
    offset 0
      (reg:DI 5 di [ x ])
  name: i
    offset 0
      (reg/v:SI 4 si [orig:94 i ] [94])
  name: n
    offset 0
      (reg/v:SI 41 r12 [orig:68 n ] [68])


Basic block 16:
IN:
Stack adjustment: 0
Reg 4: i+0
Reg 5: x+0
Reg 41: n+0
Reg 42: i1+0
Reg 43: i2+0
Variables:
  name: i1
    offset 0
      (reg/v/f:DI 42 r13 [orig:69 i1 ] [69])
  name: i2
    offset 0
      (reg/v/f:DI 43 r14 [orig:70 i2 ] [70])
  name: i
    offset 0
      (reg/v:SI 4 si [orig:94 i ] [94])
  name: x
    offset 0
      (reg:DI 5 di [ x ])
  name: n
    offset 0
      (reg/v:SI 41 r12 [orig:68 n ] [68])

OUT:
Stack adjustment: 0
Reg 4: i+0
Reg 5: x+0
Reg 41: n+0
Reg 42: i1+0
Reg 43: i2+0
Variables:
  name: i1
    offset 0
      (reg/v/f:DI 42 r13 [orig:69 i1 ] [69])
  name: i2
    offset 0
      (reg/v/f:DI 43 r14 [orig:70 i2 ] [70])
  name: x
    offset 0
      (reg:DI 5 di [ x ])
  name: i
    offset 0
      (reg/v:SI 4 si [orig:94 i ] [94])
  name: n
    offset 0
      (reg/v:SI 41 r12 [orig:68 n ] [68])


Basic block 17:
IN:
Stack adjustment: 0
Reg 1: n+0
Reg 2: i2+0
Reg 4: n+0 i+0
Reg 5: x+0
Reg 41: n+0
Reg 42: i1+0
Reg 43: i2+0
Variables:
  name: i1
    offset 0
      (reg/v/f:DI 42 r13 [orig:69 i1 ] [69])
  name: i2
    offset 0
      (reg/v/f:DI 43 r14 [orig:70 i2 ] [70])
      (reg:DI 2 cx [ i2 ])
  name: i
    offset 0
      (reg/v:SI 4 si [orig:94 i ] [94])
  name: x
    offset 0
      (reg:DI 5 di [ x ])
  name: n
    offset 0
      (reg/v:SI 41 r12 [orig:68 n ] [68])
      (reg:SI 4 si [orig:68 n ] [68])
      (reg:DI 1 dx [orig:71 n ] [71])

OUT:
Stack adjustment: 0


18 basic blocks, 30 edges.

Basic block 0 prev -1, next 1, loop_depth 0, count 0, freq 1111, maybe hot.
Predecessors:  ENTRY [100.0%]  (fallthru)
Successors:  17 [10.0%]  (can_fallthru) 1 [90.0%]  (fallthru,can_fallthru)
Registers live at start: 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame] 41 [r12] 42 [r13] 43 [r14]
Registers live at end: 3 [bx] 5 [di] 6 [bp] 7 [sp] 20 [frame] 41 [r12] 42 [r13] 43 [r14]

Basic block 1 prev 0, next 2, loop_depth 0, count 0, freq 1000, maybe hot.
Predecessors:  0 [90.0%]  (fallthru,can_fallthru)
Successors:  2 [90.0%]  (fallthru,can_fallthru) 17 [10.0%]  (can_fallthru)
Registers live at start: 3 [bx] 5 [di] 6 [bp] 7 [sp] 20 [frame] 41 [r12] 42 [r13] 43 [r14]
Registers live at end: 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame] 41 [r12] 42 [r13] 43 [r14]

Basic block 2 prev 1, next 3, loop_depth 0, count 0, freq 771, maybe hot.
Predecessors:  1 [90.0%]  (fallthru,can_fallthru)
Successors:  3 [87.5%]  (fallthru,can_fallthru) 16 [12.5%]  (can_fallthru)
Registers live at start: 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame] 41 [r12] 42 [r13] 43 [r14]
Registers live at end: 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame] 41 [r12] 42 [r13] 43 [r14]
Invalid sum of incoming frequencies 900, should be 771

Basic block 3 prev 2, next 4, loop_depth 0, count 0, freq 750, maybe hot.
Predecessors:  2 [87.5%]  (fallthru,can_fallthru)
Successors:  4 [85.7%]  (fallthru,can_fallthru) 15 [14.3%]  (can_fallthru)
Registers live at start: 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame] 41 [r12] 42 [r13] 43 [r14]
Registers live at end: 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame] 41 [r12] 42 [r13] 43 [r14]

Basic block 4 prev 3, next 5, loop_depth 0, count 0, freq 720, maybe hot.
Predecessors:  3 [85.7%]  (fallthru,can_fallthru)
Successors:  5 [83.3%]  (fallthru,can_fallthru) 14 [16.7%]  (can_fallthru)
Registers live at start: 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame] 41 [r12] 42 [r13] 43 [r14]
Registers live at end: 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame] 41 [r12] 42 [r13] 43 [r14]

Basic block 5 prev 4, next 6, loop_depth 0, count 0, freq 675, maybe hot.
Predecessors:  4 [83.3%]  (fallthru,can_fallthru)
Successors:  6 [80.0%]  (fallthru,can_fallthru) 13 [20.0%]  (can_fallthru)
Registers live at start: 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame] 41 [r12] 42 [r13] 43 [r14]
Registers live at end: 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame] 41 [r12] 42 [r13] 43 [r14]

Basic block 6 prev 5, next 7, loop_depth 0, count 0, freq 600, maybe hot.
Predecessors:  5 [80.0%]  (fallthru,can_fallthru)
Successors:  7 [75.0%]  (fallthru,can_fallthru) 12 [25.0%]  (can_fallthru)
Registers live at start: 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame] 41 [r12] 42 [r13] 43 [r14]
Registers live at end: 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame] 41 [r12] 42 [r13] 43 [r14]

Basic block 7 prev 6, next 8, loop_depth 0, count 0, freq 450, maybe hot.
Predecessors:  6 [75.0%]  (fallthru,can_fallthru)
Successors:  8 [66.7%]  (fallthru,can_fallthru) 11 [33.3%]  (can_fallthru)
Registers live at start: 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame] 41 [r12] 42 [r13] 43 [r14]
Registers live at end: 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame] 41 [r12] 42 [r13] 43 [r14]

Basic block 8 prev 7, next 9, loop_depth 0, count 0, freq 900, maybe hot.
Predecessors:  7 [66.7%]  (fallthru,can_fallthru)
Successors:  9 [50.0%]  (fallthru,can_fallthru) 10 [50.0%]  (can_fallthru)
Registers live at start: 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame] 41 [r12] 42 [r13] 43 [r14]
Registers live at end: 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame] 41 [r12] 42 [r13] 43 [r14]
Invalid sum of incoming frequencies 300, should be 900

Basic block 9 prev 8, next 10, loop_depth 0, count 0, freq 900, maybe hot.
Predecessors:  8 [50.0%]  (fallthru,can_fallthru)
Successors:  10 [100.0%]  (fallthru,can_fallthru)
Registers live at start: 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame] 41 [r12] 42 [r13] 43 [r14]
Registers live at end: 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame] 41 [r12] 42 [r13] 43 [r14]
Invalid sum of incoming frequencies 450, should be 900

Basic block 10 prev 9, next 11, loop_depth 0, count 0, freq 900, maybe hot.
Predecessors:  9 [100.0%]  (fallthru,can_fallthru) 8 [50.0%]  (can_fallthru)
Successors:  11 [100.0%]  (fallthru,can_fallthru)
Registers live at start: 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame] 41 [r12] 42 [r13] 43 [r14]
Registers live at end: 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame] 41 [r12] 42 [r13] 43 [r14]
Invalid sum of incoming frequencies 1350, should be 900

Basic block 11 prev 10, next 12, loop_depth 0, count 0, freq 900, maybe hot.
Predecessors:  10 [100.0%]  (fallthru,can_fallthru) 7 [33.3%]  (can_fallthru)
Successors:  12 [100.0%]  (fallthru,can_fallthru)
Registers live at start: 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame] 41 [r12] 42 [r13] 43 [r14]
Registers live at end: 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame] 41 [r12] 42 [r13] 43 [r14]
Invalid sum of incoming frequencies 1050, should be 900

Basic block 12 prev 11, next 13, loop_depth 0, count 0, freq 900, maybe hot.
Predecessors:  11 [100.0%]  (fallthru,can_fallthru) 6 [25.0%]  (can_fallthru)
Successors:  13 [100.0%]  (fallthru,can_fallthru)
Registers live at start: 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame] 41 [r12] 42 [r13] 43 [r14]
Registers live at end: 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame] 41 [r12] 42 [r13] 43 [r14]
Invalid sum of incoming frequencies 1050, should be 900

Basic block 13 prev 12, next 14, loop_depth 0, count 0, freq 900, maybe hot.
Predecessors:  12 [100.0%]  (fallthru,can_fallthru) 5 [20.0%]  (can_fallthru)
Successors:  14 [100.0%]  (fallthru,can_fallthru)
Registers live at start: 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame] 41 [r12] 42 [r13] 43 [r14]
Registers live at end: 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame] 41 [r12] 42 [r13] 43 [r14]
Invalid sum of incoming frequencies 1035, should be 900

Basic block 14 prev 13, next 15, loop_depth 0, count 0, freq 900, maybe hot.
Predecessors:  13 [100.0%]  (fallthru,can_fallthru) 4 [16.7%]  (can_fallthru)
Successors:  15 [100.0%]  (fallthru,can_fallthru)
Registers live at start: 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame] 41 [r12] 42 [r13] 43 [r14]
Registers live at end: 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame] 41 [r12] 42 [r13] 43 [r14]
Invalid sum of incoming frequencies 1020, should be 900

Basic block 15 prev 14, next 16, loop_depth 0, count 0, freq 900, maybe hot.
Predecessors:  14 [100.0%]  (fallthru,can_fallthru) 3 [14.3%]  (can_fallthru)
Successors:  16 [90.0%]  (fallthru,can_fallthru) 17 [10.0%]  (can_fallthru)
Registers live at start: 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame] 41 [r12] 42 [r13] 43 [r14]
Registers live at end: 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame] 41 [r12] 42 [r13] 43 [r14]
Invalid sum of incoming frequencies 1007, should be 900

Basic block 16 prev 15, next 17, loop_depth 1, count 0, freq 1013, maybe hot.
Predecessors:  15 [90.0%]  (fallthru,can_fallthru) 16 [90.0%]  (dfs_back,can_fallthru) 2 [12.5%]  (can_fallthru)
Successors:  16 [90.0%]  (dfs_back,can_fallthru) 17 [10.0%]  (fallthru,can_fallthru,loop_exit)
Registers live at start: 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame] 41 [r12] 42 [r13] 43 [r14]
Registers live at end: 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame] 41 [r12] 42 [r13] 43 [r14]
Invalid sum of incoming frequencies 1818, should be 1013

Basic block 17 prev 16, next -2, loop_depth 0, count 0, freq 1111, maybe hot.
Predecessors:  15 [10.0%]  (can_fallthru) 16 [10.0%]  (fallthru,can_fallthru,loop_exit) 1 [10.0%]  (can_fallthru) 0 [10.0%]  (can_fallthru)
Successors:  EXIT [100.0%] 
Registers live at start: 3 [bx] 6 [bp] 7 [sp] 20 [frame] 41 [r12] 42 [r13] 43 [r14]
Registers live at end: 3 [bx] 6 [bp] 7 [sp] 20 [frame] 41 [r12] 42 [r13] 43 [r14]
Invalid sum of incoming frequencies 402, should be 1111

(note:HI 1 0 479 ("./CStatUtilities.c") 115)

(note 479 1 480 0 ( x (expr_list:REG_DEP_TRUE (reg:DI 5 di [ x ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 480 479 481 0 ( n (expr_list:REG_DEP_TRUE (reg:SI 4 si [ n ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 481 480 482 0 ( i1 (expr_list:REG_DEP_TRUE (reg:DI 1 dx [ i1 ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 482 481 9 0 ( i2 (expr_list:REG_DEP_TRUE (reg:DI 2 cx [ i2 ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 0, registers live: 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame] 41 [r12] 42 [r13] 43 [r14]
(note:HI 9 482 7 0 [bb 0] NOTE_INSN_BASIC_BLOCK)

(note:HI 7 9 13 0 NOTE_INSN_FUNCTION_BEG)

(note:HI 13 7 16 0 NOTE_INSN_DELETED)

(note:HI 16 13 21 0 NOTE_INSN_DELETED)

(note:HI 21 16 453 0 NOTE_INSN_DELETED)

(insn/f:TI 453 21 454 0 ./CStatUtilities.c:115 (set (mem:DI (pre_dec:DI (reg/f:DI 7 sp)) [0 S8 A8])
        (reg/f:DI 6 bp)) 74 {*pushdi2_rex64} (nil)
    (nil))

(insn/f:TI 454 453 455 0 ./CStatUtilities.c:115 (set (reg/f:DI 6 bp)
        (reg/f:DI 7 sp)) 81 {*movdi_1_rex64} (insn_list:REG_DEP_TRUE 453 (nil))
    (nil))

(insn/f 455 454 6 0 ./CStatUtilities.c:115 (set (mem:DI (pre_dec:DI (reg/f:DI 7 sp)) [0 S8 A8])
        (reg:DI 43 r14)) 74 {*pushdi2_rex64} (insn_list:REG_DEP_ANTI 454 (insn_list:REG_DEP_TRUE 453 (nil)))
    (expr_list:REG_DEAD (reg:DI 43 r14)
        (nil)))

(insn 6 455 456 0 ./CStatUtilities.c:115 (set (reg/v/f:DI 43 r14 [orig:70 i2 ] [70])
        (reg:DI 2 cx [ i2 ])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_ANTI 455 (nil))
    (expr_list:REG_DEAD (reg:DI 2 cx [ i2 ])
        (nil)))

(insn/f:TI 456 6 5 0 ./CStatUtilities.c:115 (set (mem:DI (pre_dec:DI (reg/f:DI 7 sp)) [0 S8 A8])
        (reg:DI 42 r13)) 74 {*pushdi2_rex64} (insn_list:REG_DEP_ANTI 454 (insn_list:REG_DEP_TRUE 453 (insn_list:REG_DEP_TRUE 455 (nil))))
    (expr_list:REG_DEAD (reg:DI 42 r13)
        (nil)))

(insn 5 456 11 0 ./CStatUtilities.c:115 (set (reg/v/f:DI 42 r13 [orig:69 i1 ] [69])
        (reg:DI 1 dx [ i1 ])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_ANTI 456 (nil))
    (expr_list:REG_DEAD (reg:DI 1 dx [ i1 ])
        (nil)))

(note:HI 11 5 12 0 ("./CStatUtilities.c") 116)

(insn 12 11 483 0 ./CStatUtilities.c:116 (set (reg:DI 1 dx [orig:71 n ] [71])
        (sign_extend:DI (reg:SI 4 si [orig:68 n ] [68]))) 115 {extendsidi2_rex64} (insn_list:REG_DEP_ANTI 5 (nil))
    (nil))

(note 483 12 15 0 ( i1 (expr_list:REG_DEP_TRUE (reg/v/f:DI 42 r13 [orig:69 i1 ] [69])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn:TI 15 483 469 0 ./CStatUtilities.c:116 (set (reg:DI 0 ax [74])
        (plus:DI (mult:DI (reg:DI 1 dx [orig:71 n ] [71])
                (const_int 8 [0x8]))
            (const_int 30 [0x1e]))) 196 {*lea_2_rex64} (insn_list:REG_DEP_TRUE 12 (nil))
    (expr_list:REG_DEAD (reg:DI 1 dx [orig:71 n ] [71])
        (nil)))

(note 469 15 457 0 ("./CStatUtilities.c") 115)

(insn/f:TI 457 469 4 0 ./CStatUtilities.c:115 (set (mem:DI (pre_dec:DI (reg/f:DI 7 sp)) [0 S8 A8])
        (reg:DI 41 r12)) 74 {*pushdi2_rex64} (insn_list:REG_DEP_ANTI 454 (insn_list:REG_DEP_TRUE 453 (insn_list:REG_DEP_TRUE 455 (insn_list:REG_DEP_TRUE 456 (nil)))))
    (expr_list:REG_DEAD (reg:DI 41 r12)
        (nil)))

(insn 4 457 470 0 ./CStatUtilities.c:115 (set (reg/v:SI 41 r12 [orig:68 n ] [68])
        (reg:SI 4 si [ n ])) 40 {*movsi_1} (insn_list:REG_DEP_ANTI 457 (nil))
    (nil))

(note 470 4 17 0 ("./CStatUtilities.c") 116)

(insn:TI 17 470 471 0 ./CStatUtilities.c:116 (parallel [
            (set (reg:DI 0 ax [74])
                (and:DI (reg:DI 0 ax [74])
                    (const_int -16 [0xfffffffffffffff0])))
            (clobber (reg:CC 17 flags))
        ]) 297 {*anddi_1_rex64} (insn_list:REG_DEP_TRUE 15 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(note 471 17 458 0 ("./CStatUtilities.c") 115)

(insn/f:TI 458 471 459 0 ./CStatUtilities.c:115 (set (mem:DI (pre_dec:DI (reg/f:DI 7 sp)) [0 S8 A8])
        (reg:DI 3 bx)) 74 {*pushdi2_rex64} (insn_list:REG_DEP_ANTI 454 (insn_list:REG_DEP_TRUE 453 (insn_list:REG_DEP_TRUE 455 (insn_list:REG_DEP_TRUE 456 (insn_list:REG_DEP_TRUE 457 (nil))))))
    (expr_list:REG_DEAD (reg:DI 3 bx)
        (nil)))

(note 459 458 472 0 NOTE_INSN_PROLOGUE_END)

(note 472 459 18 0 ("./CStatUtilities.c") 116)

(insn:TI 18 472 452 0 ./CStatUtilities.c:116 (parallel [
            (set (reg/f:DI 7 sp)
                (minus:DI (reg/f:DI 7 sp)
                    (reg:DI 0 ax [74])))
            (clobber (reg:CC 17 flags))
        ]) 235 {*subdi_1_rex64} (insn_list:REG_DEP_ANTI 454 (insn_list:REG_DEP_TRUE 453 (insn_list:REG_DEP_TRUE 455 (insn_list:REG_DEP_TRUE 456 (insn_list:REG_DEP_TRUE 457 (insn_list:REG_DEP_TRUE 458 (insn_list:REG_DEP_TRUE 17 (nil))))))))
    (expr_list:REG_DEAD (reg:DI 0 ax [74])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))

(insn:TI 452 18 22 0 ./CStatUtilities.c:116 (set (reg:DI 3 bx [79])
        (plus:DI (reg/f:DI 7 sp)
            (const_int 15 [0xf]))) 196 {*lea_2_rex64} (insn_list:REG_DEP_ANTI 458 (insn_list:REG_DEP_TRUE 18 (nil)))
    (nil))

(insn:TI 22 452 25 0 ./CStatUtilities.c:116 (parallel [
            (set (reg:DI 3 bx [79])
                (and:DI (reg:DI 3 bx [79])
                    (const_int -16 [0xfffffffffffffff0])))
            (clobber (reg:CC 17 flags))
        ]) 297 {*anddi_1_rex64} (insn_list:REG_DEP_TRUE 452 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(note:HI 25 22 26 0 ("./CStatUtilities.c") 118)

(insn 26 25 27 0 ./CStatUtilities.c:118 (set (reg:CCNO 17 flags)
        (compare:CCNO (reg:SI 4 si [orig:68 n ] [68])
            (const_int 0 [0x0]))) 3 {*cmpsi_ccno_1} (insn_list:REG_DEP_OUTPUT 17 (insn_list:REG_DEP_OUTPUT 18 (insn_list:REG_DEP_OUTPUT 22 (nil))))
    (expr_list:REG_DEAD (reg:SI 4 si [orig:68 n ] [68])
        (nil)))

(jump_insn:TI 27 26 82 0 ./CStatUtilities.c:118 (set (pc)
        (if_then_else (le (reg:CCNO 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 44)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 454 (insn_list:REG_DEP_ANTI 4 (insn_list:REG_DEP_ANTI 5 (insn_list:REG_DEP_ANTI 6 (insn_list:REG_DEP_ANTI 12 (insn_list:REG_DEP_ANTI 15 (insn_list:REG_DEP_ANTI 17 (insn_list:REG_DEP_ANTI 18 (insn_list:REG_DEP_ANTI 452 (insn_list:REG_DEP_ANTI 22 (insn_list:REG_DEP_TRUE 26 (insn_list:REG_DEP_ANTI 453 (insn_list:REG_DEP_ANTI 455 (insn_list:REG_DEP_ANTI 456 (insn_list:REG_DEP_ANTI 457 (insn_list:REG_DEP_ANTI 458 (nil)))))))))))))))))
    (expr_list:REG_DEAD (reg:CCNO 17 flags)
        (expr_list:REG_BR_PROB (const_int 1000 [0x3e8])
            (nil))))
;; End of basic block 0, registers live:
 3 [bx] 5 [di] 6 [bp] 7 [sp] 20 [frame] 41 [r12] 42 [r13] 43 [r14]

(note:HI 82 27 484 NOTE_INSN_LOOP_END)

(note 484 82 29 1 ( i2 (expr_list:REG_DEP_TRUE (reg/v/f:DI 43 r14 [orig:70 i2 ] [70])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 1, registers live: 3 [bx] 5 [di] 6 [bp] 7 [sp] 20 [frame] 41 [r12] 42 [r13] 43 [r14]
(note:HI 29 484 90 1 [bb 1] NOTE_INSN_BASIC_BLOCK)

(note:HI 90 29 450 1 NOTE_INSN_DELETED)

(insn:TI 450 90 485 1 ./CStatUtilities.c:119 (set (reg:DI 4 si [80])
        (mem:DI (reg/v/f:DI 5 di [orig:67 x ] [67]) [6 S8 A64])) 81 {*movdi_1_rex64} (nil)
    (nil))

(note 485 450 449 1 ( n (expr_list:REG_DEP_TRUE (reg/v:SI 41 r12 [orig:68 n ] [68])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn 449 485 101 1 (set (reg:SI 1 dx [91])
        (subreg:SI (plus:DI (reg:DI 41 r12 [orig:68 n ] [68])
                (const_int -1 [0xffffffffffffffff])) 0)) 194 {*lea_1_rex64} (nil)
    (nil))

(insn 101 449 92 1 ./CStatUtilities.c:118 (set (reg:DI 2 cx [orig:95 ivtmp.682 ] [95])
        (const_int 1 [0x1])) 81 {*movdi_1_rex64} (nil)
    (nil))

(insn:TI 92 101 451 1 (parallel [
            (set (reg:SI 1 dx [91])
                (and:SI (reg:SI 1 dx [91])
                    (const_int 7 [0x7])))
            (clobber (reg:CC 17 flags))
        ]) 299 {*andsi_1} (insn_list:REG_DEP_TRUE 449 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 451 92 100 1 ./CStatUtilities.c:119 (set (mem/s:DI (reg:DI 3 bx [79]) [6 S8 A8])
        (reg:DI 4 si [80])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_TRUE 450 (nil))
    (expr_list:REG_DEAD (reg:DI 4 si [80])
        (nil)))

(insn 100 451 486 1 ./CStatUtilities.c:118 (set (reg/v:SI 4 si [orig:94 i ] [94])
        (const_int 1 [0x1])) 40 {*movsi_1} (insn_list:REG_DEP_ANTI 451 (insn_list:REG_DEP_OUTPUT 450 (nil)))
    (nil))

(note 486 100 102 1 ( i (expr_list:REG_DEP_TRUE (reg/v:SI 4 si [orig:94 i ] [94])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn:TI 102 486 103 1 ./CStatUtilities.c:118 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 4 si [orig:94 i ] [94])
            (reg/v:SI 41 r12 [orig:68 n ] [68]))) 5 {*cmpsi_1_insn} (insn_list:REG_DEP_OUTPUT 92 (insn_list:REG_DEP_TRUE 100 (nil)))
    (nil))

(jump_insn:TI 103 102 257 1 ./CStatUtilities.c:118 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 44)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 449 (insn_list:REG_DEP_ANTI 92 (insn_list:REG_DEP_ANTI 450 (insn_list:REG_DEP_ANTI 100 (insn_list:REG_DEP_ANTI 101 (insn_list:REG_DEP_TRUE 102 (insn_list:REG_DEP_ANTI 451 (nil))))))))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 1000 [0x3e8])
            (nil))))
;; End of basic block 1, registers live:
 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame] 41 [r12] 42 [r13] 43 [r14]

;; Start of basic block 2, registers live: 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame] 41 [r12] 42 [r13] 43 [r14]
(note:HI 257 103 255 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn:TI 255 257 256 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1 dx [91])
            (const_int 0 [0x0]))) 3 {*cmpsi_ccno_1} (nil)
    (nil))

(jump_insn:TI 256 255 236 2 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 32)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 255 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 1250 [0x4e2])
            (nil))))
;; End of basic block 2, registers live:
 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame] 41 [r12] 42 [r13] 43 [r14]

;; Start of basic block 3, registers live: 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame] 41 [r12] 42 [r13] 43 [r14]
(note:HI 236 256 234 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn:TI 234 236 235 3 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1 dx [91])
            (const_int 1 [0x1]))) 5 {*cmpsi_1_insn} (nil)
    (nil))

(jump_insn:TI 235 234 215 3 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 404)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 234 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 1428 [0x594])
            (nil))))
;; End of basic block 3, registers live:
 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame] 41 [r12] 42 [r13] 43 [r14]

;; Start of basic block 4, registers live: 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame] 41 [r12] 42 [r13] 43 [r14]
(note:HI 215 235 213 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn:TI 213 215 214 4 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1 dx [91])
            (const_int 2 [0x2]))) 5 {*cmpsi_1_insn} (nil)
    (nil))

(jump_insn:TI 214 213 194 4 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 405)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 213 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 1666 [0x682])
            (nil))))
;; End of basic block 4, registers live:
 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame] 41 [r12] 42 [r13] 43 [r14]

;; Start of basic block 5, registers live: 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame] 41 [r12] 42 [r13] 43 [r14]
(note:HI 194 214 192 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn:TI 192 194 193 5 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1 dx [91])
            (const_int 3 [0x3]))) 5 {*cmpsi_1_insn} (nil)
    (nil))

(jump_insn:TI 193 192 173 5 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 406)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 192 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 2000 [0x7d0])
            (nil))))
;; End of basic block 5, registers live:
 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame] 41 [r12] 42 [r13] 43 [r14]

;; Start of basic block 6, registers live: 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame] 41 [r12] 42 [r13] 43 [r14]
(note:HI 173 193 171 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn:TI 171 173 172 6 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1 dx [91])
            (const_int 4 [0x4]))) 5 {*cmpsi_1_insn} (nil)
    (nil))

(jump_insn:TI 172 171 152 6 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 407)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 171 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 2500 [0x9c4])
            (nil))))
;; End of basic block 6, registers live:
 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame] 41 [r12] 42 [r13] 43 [r14]

;; Start of basic block 7, registers live: 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame] 41 [r12] 42 [r13] 43 [r14]
(note:HI 152 172 150 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn:TI 150 152 151 7 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1 dx [91])
            (const_int 5 [0x5]))) 5 {*cmpsi_1_insn} (nil)
    (nil))

(jump_insn:TI 151 150 131 7 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 408)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 150 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 3333 [0xd05])
            (nil))))
;; End of basic block 7, registers live:
 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame] 41 [r12] 42 [r13] 43 [r14]

;; Start of basic block 8, registers live: 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame] 41 [r12] 42 [r13] 43 [r14]
(note:HI 131 151 129 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn:TI 129 131 130 8 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1 dx [91])
            (const_int 6 [0x6]))) 5 {*cmpsi_1_insn} (nil)
    (expr_list:REG_DEAD (reg:SI 1 dx [91])
        (nil)))

(jump_insn:TI 130 129 121 8 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 409)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 129 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 8, registers live:
 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame] 41 [r12] 42 [r13] 43 [r14]

;; Start of basic block 9, registers live: 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame] 41 [r12] 42 [r13] 43 [r14]
(note:HI 121 130 447 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn:TI 447 121 117 9 ./CStatUtilities.c:119 (set (reg:DI 37 r8 [118])
        (mem:DI (plus:DI (reg/v/f:DI 5 di [orig:67 x ] [67])
                (const_int 8 [0x8])) [6 S8 A64])) 81 {*movdi_1_rex64} (nil)
    (nil))

(insn 117 447 487 9 ./CStatUtilities.c:118 (set (strict_low_part (reg:QI 4 si))
        (const_int 2 [0x2])) 58 {*movstrictqi_1} (nil)
    (expr_list:REG_EQUAL (const_int 2 [0x2])
        (nil)))

(note 487 117 118 9 ( i (nil)) NOTE_INSN_VAR_LOCATION)

(insn 118 487 448 9 ./CStatUtilities.c:118 (set (strict_low_part (reg:QI 2 cx))
        (const_int 2 [0x2])) 58 {*movstrictqi_1} (nil)
    (expr_list:REG_EQUAL (const_int 2 [0x2])
        (nil)))

(insn:TI 448 118 488 9 ./CStatUtilities.c:119 (set (mem/s:DI (plus:DI (reg:DI 3 bx [79])
                (const_int 8 [0x8])) [6 S8 A8])
        (reg:DI 37 r8 [118])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_TRUE 447 (nil))
    (expr_list:REG_DEAD (reg:DI 37 r8 [118])
        (nil)))
;; End of basic block 9, registers live:
 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame] 41 [r12] 42 [r13] 43 [r14]

(note 488 448 409 10 ( i (expr_list:REG_DEP_TRUE (reg/v:SI 4 si [orig:94 i ] [94])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 10, registers live: 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame] 41 [r12] 42 [r13] 43 [r14]
(code_label:HI 409 488 142 10 788 "" [1 uses])

(note:HI 142 409 445 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn:TI 445 142 138 10 ./CStatUtilities.c:119 (set (reg:DI 38 r9 [119])
        (mem:DI (plus:DI (mult:DI (reg:DI 2 cx [orig:95 ivtmp.682 ] [95])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 5 di [orig:67 x ] [67])) [6 S8 A64])) 81 {*movdi_1_rex64} (nil)
    (nil))

(insn 138 445 446 10 ./CStatUtilities.c:118 (parallel [
            (set (reg/v:SI 4 si [orig:94 i ] [94])
                (plus:SI (reg/v:SI 4 si [orig:94 i ] [94])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 446 138 139 10 ./CStatUtilities.c:119 (set (mem/s:DI (plus:DI (mult:DI (reg:DI 2 cx [orig:95 ivtmp.682 ] [95])
                    (const_int 8 [0x8]))
                (reg:DI 3 bx [79])) [6 S8 A8])
        (reg:DI 38 r9 [119])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_TRUE 445 (nil))
    (expr_list:REG_DEAD (reg:DI 38 r9 [119])
        (nil)))

(insn 139 446 408 10 ./CStatUtilities.c:118 (parallel [
            (set (reg:DI 2 cx [orig:95 ivtmp.682 ] [95])
                (plus:DI (reg:DI 2 cx [orig:95 ivtmp.682 ] [95])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (insn_list:REG_DEP_ANTI 445 (insn_list:REG_DEP_ANTI 446 (nil)))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;; End of basic block 10, registers live:
 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame] 41 [r12] 42 [r13] 43 [r14]

;; Start of basic block 11, registers live: 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame] 41 [r12] 42 [r13] 43 [r14]
(code_label:HI 408 139 163 11 787 "" [1 uses])

(note:HI 163 408 443 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(insn:TI 443 163 159 11 ./CStatUtilities.c:119 (set (reg:DI 39 r10 [120])
        (mem:DI (plus:DI (mult:DI (reg:DI 2 cx [orig:95 ivtmp.682 ] [95])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 5 di [orig:67 x ] [67])) [6 S8 A64])) 81 {*movdi_1_rex64} (nil)
    (nil))

(insn 159 443 444 11 ./CStatUtilities.c:118 (parallel [
            (set (reg/v:SI 4 si [orig:94 i ] [94])
                (plus:SI (reg/v:SI 4 si [orig:94 i ] [94])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 444 159 160 11 ./CStatUtilities.c:119 (set (mem/s:DI (plus:DI (mult:DI (reg:DI 2 cx [orig:95 ivtmp.682 ] [95])
                    (const_int 8 [0x8]))
                (reg:DI 3 bx [79])) [6 S8 A8])
        (reg:DI 39 r10 [120])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_TRUE 443 (nil))
    (expr_list:REG_DEAD (reg:DI 39 r10 [120])
        (nil)))

(insn 160 444 407 11 ./CStatUtilities.c:118 (parallel [
            (set (reg:DI 2 cx [orig:95 ivtmp.682 ] [95])
                (plus:DI (reg:DI 2 cx [orig:95 ivtmp.682 ] [95])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (insn_list:REG_DEP_ANTI 443 (insn_list:REG_DEP_ANTI 444 (nil)))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;; End of basic block 11, registers live:
 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame] 41 [r12] 42 [r13] 43 [r14]

;; Start of basic block 12, registers live: 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame] 41 [r12] 42 [r13] 43 [r14]
(code_label:HI 407 160 184 12 786 "" [1 uses])

(note:HI 184 407 441 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(insn:TI 441 184 180 12 ./CStatUtilities.c:119 (set (reg:DI 40 r11 [121])
        (mem:DI (plus:DI (mult:DI (reg:DI 2 cx [orig:95 ivtmp.682 ] [95])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 5 di [orig:67 x ] [67])) [6 S8 A64])) 81 {*movdi_1_rex64} (nil)
    (nil))

(insn 180 441 442 12 ./CStatUtilities.c:118 (parallel [
            (set (reg/v:SI 4 si [orig:94 i ] [94])
                (plus:SI (reg/v:SI 4 si [orig:94 i ] [94])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 442 180 181 12 ./CStatUtilities.c:119 (set (mem/s:DI (plus:DI (mult:DI (reg:DI 2 cx [orig:95 ivtmp.682 ] [95])
                    (const_int 8 [0x8]))
                (reg:DI 3 bx [79])) [6 S8 A8])
        (reg:DI 40 r11 [121])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_TRUE 441 (nil))
    (expr_list:REG_DEAD (reg:DI 40 r11 [121])
        (nil)))

(insn 181 442 406 12 ./CStatUtilities.c:118 (parallel [
            (set (reg:DI 2 cx [orig:95 ivtmp.682 ] [95])
                (plus:DI (reg:DI 2 cx [orig:95 ivtmp.682 ] [95])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (insn_list:REG_DEP_ANTI 441 (insn_list:REG_DEP_ANTI 442 (nil)))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;; End of basic block 12, registers live:
 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame] 41 [r12] 42 [r13] 43 [r14]

;; Start of basic block 13, registers live: 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame] 41 [r12] 42 [r13] 43 [r14]
(code_label:HI 406 181 205 13 785 "" [1 uses])

(note:HI 205 406 439 13 [bb 13] NOTE_INSN_BASIC_BLOCK)

(insn:TI 439 205 201 13 ./CStatUtilities.c:119 (set (reg:DI 0 ax [122])
        (mem:DI (plus:DI (mult:DI (reg:DI 2 cx [orig:95 ivtmp.682 ] [95])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 5 di [orig:67 x ] [67])) [6 S8 A64])) 81 {*movdi_1_rex64} (nil)
    (nil))

(insn 201 439 440 13 ./CStatUtilities.c:118 (parallel [
            (set (reg/v:SI 4 si [orig:94 i ] [94])
                (plus:SI (reg/v:SI 4 si [orig:94 i ] [94])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 440 201 202 13 ./CStatUtilities.c:119 (set (mem/s:DI (plus:DI (mult:DI (reg:DI 2 cx [orig:95 ivtmp.682 ] [95])
                    (const_int 8 [0x8]))
                (reg:DI 3 bx [79])) [6 S8 A8])
        (reg:DI 0 ax [122])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_TRUE 439 (nil))
    (expr_list:REG_DEAD (reg:DI 0 ax [122])
        (nil)))

(insn 202 440 405 13 ./CStatUtilities.c:118 (parallel [
            (set (reg:DI 2 cx [orig:95 ivtmp.682 ] [95])
                (plus:DI (reg:DI 2 cx [orig:95 ivtmp.682 ] [95])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (insn_list:REG_DEP_ANTI 439 (insn_list:REG_DEP_ANTI 440 (nil)))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;; End of basic block 13, registers live:
 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame] 41 [r12] 42 [r13] 43 [r14]

;; Start of basic block 14, registers live: 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame] 41 [r12] 42 [r13] 43 [r14]
(code_label:HI 405 202 226 14 784 "" [1 uses])

(note:HI 226 405 437 14 [bb 14] NOTE_INSN_BASIC_BLOCK)

(insn:TI 437 226 222 14 ./CStatUtilities.c:119 (set (reg:DI 1 dx [123])
        (mem:DI (plus:DI (mult:DI (reg:DI 2 cx [orig:95 ivtmp.682 ] [95])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 5 di [orig:67 x ] [67])) [6 S8 A64])) 81 {*movdi_1_rex64} (nil)
    (nil))

(insn 222 437 438 14 ./CStatUtilities.c:118 (parallel [
            (set (reg/v:SI 4 si [orig:94 i ] [94])
                (plus:SI (reg/v:SI 4 si [orig:94 i ] [94])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 438 222 223 14 ./CStatUtilities.c:119 (set (mem/s:DI (plus:DI (mult:DI (reg:DI 2 cx [orig:95 ivtmp.682 ] [95])
                    (const_int 8 [0x8]))
                (reg:DI 3 bx [79])) [6 S8 A8])
        (reg:DI 1 dx [123])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_TRUE 437 (nil))
    (expr_list:REG_DEAD (reg:DI 1 dx [123])
        (nil)))

(insn 223 438 404 14 ./CStatUtilities.c:118 (parallel [
            (set (reg:DI 2 cx [orig:95 ivtmp.682 ] [95])
                (plus:DI (reg:DI 2 cx [orig:95 ivtmp.682 ] [95])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (insn_list:REG_DEP_ANTI 437 (insn_list:REG_DEP_ANTI 438 (nil)))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;; End of basic block 14, registers live:
 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame] 41 [r12] 42 [r13] 43 [r14]

;; Start of basic block 15, registers live: 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame] 41 [r12] 42 [r13] 43 [r14]
(code_label:HI 404 223 247 15 783 "" [1 uses])

(note:HI 247 404 435 15 [bb 15] NOTE_INSN_BASIC_BLOCK)

(insn:TI 435 247 243 15 ./CStatUtilities.c:119 (set (reg:DI 37 r8 [124])
        (mem:DI (plus:DI (mult:DI (reg:DI 2 cx [orig:95 ivtmp.682 ] [95])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 5 di [orig:67 x ] [67])) [6 S8 A64])) 81 {*movdi_1_rex64} (nil)
    (nil))

(insn 243 435 436 15 ./CStatUtilities.c:118 (parallel [
            (set (reg/v:SI 4 si [orig:94 i ] [94])
                (plus:SI (reg/v:SI 4 si [orig:94 i ] [94])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 436 243 244 15 ./CStatUtilities.c:119 (set (mem/s:DI (plus:DI (mult:DI (reg:DI 2 cx [orig:95 ivtmp.682 ] [95])
                    (const_int 8 [0x8]))
                (reg:DI 3 bx [79])) [6 S8 A8])
        (reg:DI 37 r8 [124])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_TRUE 435 (nil))
    (expr_list:REG_DEAD (reg:DI 37 r8 [124])
        (nil)))

(insn 244 436 245 15 ./CStatUtilities.c:118 (parallel [
            (set (reg:DI 2 cx [orig:95 ivtmp.682 ] [95])
                (plus:DI (reg:DI 2 cx [orig:95 ivtmp.682 ] [95])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (insn_list:REG_DEP_ANTI 435 (insn_list:REG_DEP_ANTI 436 (nil)))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 245 244 246 15 ./CStatUtilities.c:118 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 4 si [orig:94 i ] [94])
            (reg/v:SI 41 r12 [orig:68 n ] [68]))) 5 {*cmpsi_1_insn} (insn_list:REG_DEP_OUTPUT 244 (insn_list:REG_DEP_TRUE 243 (nil)))
    (nil))

(jump_insn:TI 246 245 32 15 ./CStatUtilities.c:118 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 44)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 435 (insn_list:REG_DEP_ANTI 243 (insn_list:REG_DEP_ANTI 244 (insn_list:REG_DEP_TRUE 245 (insn_list:REG_DEP_ANTI 436 (nil))))))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 1000 [0x3e8])
            (nil))))
;; End of basic block 15, registers live:
 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame] 41 [r12] 42 [r13] 43 [r14]

;; Start of basic block 16, registers live: 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame] 41 [r12] 42 [r13] 43 [r14]
(code_label:HI 32 246 33 16 754 "" [2 uses])

(note:HI 33 32 412 16 [bb 16] NOTE_INSN_BASIC_BLOCK)

(insn:TI 412 33 414 16 ./CStatUtilities.c:119 (set (reg:DI 40 r11 [96])
        (mem:DI (plus:DI (mult:DI (reg:DI 2 cx [orig:95 ivtmp.682 ] [95])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 5 di [orig:67 x ] [67])) [6 S8 A64])) 81 {*movdi_1_rex64} (nil)
    (nil))

(insn 414 412 417 16 ./CStatUtilities.c:118 (set (reg:DI 38 r9 [93])
        (plus:DI (reg:DI 2 cx [orig:95 ivtmp.682 ] [95])
            (const_int 1 [0x1]))) 196 {*lea_2_rex64} (nil)
    (nil))

(insn 417 414 360 16 ./CStatUtilities.c:118 (set (reg:DI 1 dx [orig:101 ivtmp.682 ] [101])
        (plus:DI (reg:DI 2 cx [orig:95 ivtmp.682 ] [95])
            (const_int 2 [0x2]))) 196 {*lea_2_rex64} (nil)
    (nil))

(insn:TI 360 417 413 16 ./CStatUtilities.c:118 (parallel [
            (set (reg/v:SI 4 si [orig:94 i ] [94])
                (plus:SI (reg/v:SI 4 si [orig:94 i ] [94])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 413 360 415 16 ./CStatUtilities.c:119 (set (mem/s:DI (plus:DI (mult:DI (reg:DI 2 cx [orig:95 ivtmp.682 ] [95])
                    (const_int 8 [0x8]))
                (reg:DI 3 bx [79])) [6 S8 A8])
        (reg:DI 40 r11 [96])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_TRUE 412 (nil))
    (expr_list:REG_DEAD (reg:DI 40 r11 [96])
        (nil)))

(insn 415 413 420 16 ./CStatUtilities.c:119 (set (reg:DI 39 r10 [99])
        (mem:DI (plus:DI (mult:DI (reg:DI 38 r9 [93])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 5 di [orig:67 x ] [67])) [6 S8 A64])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_TRUE 414 (insn_list:REG_DEP_TRUE 413 (nil)))
    (nil))

(insn 420 415 416 16 ./CStatUtilities.c:118 (set (reg:DI 40 r11 [orig:104 ivtmp.682 ] [104])
        (plus:DI (reg:DI 2 cx [orig:95 ivtmp.682 ] [95])
            (const_int 3 [0x3]))) 196 {*lea_2_rex64} (insn_list:REG_DEP_ANTI 413 (insn_list:REG_DEP_OUTPUT 412 (nil)))
    (nil))

(insn:TI 416 420 418 16 ./CStatUtilities.c:119 (set (mem/s:DI (plus:DI (mult:DI (reg:DI 38 r9 [93])
                    (const_int 8 [0x8]))
                (reg:DI 3 bx [79])) [6 S8 A8])
        (reg:DI 39 r10 [99])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_TRUE 414 (insn_list:REG_DEP_OUTPUT 413 (insn_list:REG_DEP_ANTI 412 (insn_list:REG_DEP_TRUE 415 (nil)))))
    (expr_list:REG_DEAD (reg:DI 39 r10 [99])
        (expr_list:REG_DEAD (reg:DI 38 r9 [93])
            (nil))))

(insn 418 416 423 16 ./CStatUtilities.c:119 (set (reg:DI 37 r8 [102])
        (mem:DI (plus:DI (mult:DI (reg:DI 1 dx [orig:101 ivtmp.682 ] [101])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 5 di [orig:67 x ] [67])) [6 S8 A64])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_TRUE 417 (insn_list:REG_DEP_TRUE 413 (insn_list:REG_DEP_TRUE 416 (nil))))
    (nil))

(insn 423 418 419 16 ./CStatUtilities.c:118 (set (reg:DI 38 r9 [orig:107 ivtmp.682 ] [107])
        (plus:DI (reg:DI 2 cx [orig:95 ivtmp.682 ] [95])
            (const_int 4 [0x4]))) 196 {*lea_2_rex64} (insn_list:REG_DEP_ANTI 415 (insn_list:REG_DEP_ANTI 416 (insn_list:REG_DEP_OUTPUT 414 (nil))))
    (nil))

(insn:TI 419 423 421 16 ./CStatUtilities.c:119 (set (mem/s:DI (plus:DI (mult:DI (reg:DI 1 dx [orig:101 ivtmp.682 ] [101])
                    (const_int 8 [0x8]))
                (reg:DI 3 bx [79])) [6 S8 A8])
        (reg:DI 37 r8 [102])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_TRUE 417 (insn_list:REG_DEP_OUTPUT 413 (insn_list:REG_DEP_OUTPUT 416 (insn_list:REG_DEP_ANTI 412 (insn_list:REG_DEP_ANTI 415 (insn_list:REG_DEP_TRUE 418 (nil)))))))
    (expr_list:REG_DEAD (reg:DI 37 r8 [102])
        (expr_list:REG_DEAD (reg:DI 1 dx [orig:101 ivtmp.682 ] [101])
            (nil))))

(insn 421 419 426 16 ./CStatUtilities.c:119 (set (reg:DI 0 ax [105])
        (mem:DI (plus:DI (mult:DI (reg:DI 40 r11 [orig:104 ivtmp.682 ] [104])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 5 di [orig:67 x ] [67])) [6 S8 A64])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_TRUE 420 (insn_list:REG_DEP_TRUE 413 (insn_list:REG_DEP_TRUE 416 (insn_list:REG_DEP_TRUE 419 (nil)))))
    (nil))

(insn 426 421 422 16 ./CStatUtilities.c:118 (set (reg:DI 1 dx [orig:110 ivtmp.682 ] [110])
        (plus:DI (reg:DI 2 cx [orig:95 ivtmp.682 ] [95])
            (const_int 5 [0x5]))) 196 {*lea_2_rex64} (insn_list:REG_DEP_ANTI 418 (insn_list:REG_DEP_ANTI 419 (insn_list:REG_DEP_OUTPUT 417 (nil))))
    (nil))

(insn:TI 422 426 424 16 ./CStatUtilities.c:119 (set (mem/s:DI (plus:DI (mult:DI (reg:DI 40 r11 [orig:104 ivtmp.682 ] [104])
                    (const_int 8 [0x8]))
                (reg:DI 3 bx [79])) [6 S8 A8])
        (reg:DI 0 ax [105])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_TRUE 420 (insn_list:REG_DEP_OUTPUT 413 (insn_list:REG_DEP_OUTPUT 416 (insn_list:REG_DEP_OUTPUT 419 (insn_list:REG_DEP_ANTI 412 (insn_list:REG_DEP_ANTI 415 (insn_list:REG_DEP_ANTI 418 (insn_list:REG_DEP_TRUE 421 (nil)))))))))
    (expr_list:REG_DEAD (reg:DI 0 ax [105])
        (expr_list:REG_DEAD (reg:DI 40 r11 [orig:104 ivtmp.682 ] [104])
            (nil))))

(insn 424 422 429 16 ./CStatUtilities.c:119 (set (reg:DI 39 r10 [108])
        (mem:DI (plus:DI (mult:DI (reg:DI 38 r9 [orig:107 ivtmp.682 ] [107])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 5 di [orig:67 x ] [67])) [6 S8 A64])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_OUTPUT 415 (insn_list:REG_DEP_TRUE 423 (insn_list:REG_DEP_TRUE 413 (insn_list:REG_DEP_TRUE 416 (insn_list:REG_DEP_TRUE 419 (insn_list:REG_DEP_TRUE 422 (nil)))))))
    (nil))

(insn 429 424 425 16 ./CStatUtilities.c:118 (set (reg:DI 40 r11 [orig:113 ivtmp.682 ] [113])
        (plus:DI (reg:DI 2 cx [orig:95 ivtmp.682 ] [95])
            (const_int 6 [0x6]))) 196 {*lea_2_rex64} (insn_list:REG_DEP_ANTI 421 (insn_list:REG_DEP_ANTI 422 (insn_list:REG_DEP_OUTPUT 420 (nil))))
    (nil))

(insn:TI 425 429 427 16 ./CStatUtilities.c:119 (set (mem/s:DI (plus:DI (mult:DI (reg:DI 38 r9 [orig:107 ivtmp.682 ] [107])
                    (const_int 8 [0x8]))
                (reg:DI 3 bx [79])) [6 S8 A8])
        (reg:DI 39 r10 [108])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_TRUE 423 (insn_list:REG_DEP_OUTPUT 413 (insn_list:REG_DEP_OUTPUT 416 (insn_list:REG_DEP_OUTPUT 419 (insn_list:REG_DEP_OUTPUT 422 (insn_list:REG_DEP_ANTI 412 (insn_list:REG_DEP_ANTI 415 (insn_list:REG_DEP_ANTI 418 (insn_list:REG_DEP_ANTI 421 (insn_list:REG_DEP_TRUE 424 (nil)))))))))))
    (expr_list:REG_DEAD (reg:DI 39 r10 [108])
        (expr_list:REG_DEAD (reg:DI 38 r9 [orig:107 ivtmp.682 ] [107])
            (nil))))

(insn 427 425 432 16 ./CStatUtilities.c:119 (set (reg:DI 37 r8 [111])
        (mem:DI (plus:DI (mult:DI (reg:DI 1 dx [orig:110 ivtmp.682 ] [110])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 5 di [orig:67 x ] [67])) [6 S8 A64])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_OUTPUT 418 (insn_list:REG_DEP_TRUE 426 (insn_list:REG_DEP_TRUE 413 (insn_list:REG_DEP_TRUE 416 (insn_list:REG_DEP_TRUE 419 (insn_list:REG_DEP_TRUE 422 (insn_list:REG_DEP_TRUE 425 (nil))))))))
    (nil))

(insn 432 427 361 16 ./CStatUtilities.c:118 (set (reg:DI 38 r9 [orig:116 ivtmp.682 ] [116])
        (plus:DI (reg:DI 2 cx [orig:95 ivtmp.682 ] [95])
            (const_int 7 [0x7]))) 196 {*lea_2_rex64} (insn_list:REG_DEP_ANTI 424 (insn_list:REG_DEP_ANTI 425 (insn_list:REG_DEP_OUTPUT 423 (nil))))
    (nil))

(insn:TI 361 432 362 16 ./CStatUtilities.c:118 (parallel [
            (set (reg:DI 2 cx [orig:95 ivtmp.682 ] [95])
                (plus:DI (reg:DI 2 cx [orig:95 ivtmp.682 ] [95])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (insn_list:REG_DEP_ANTI 412 (insn_list:REG_DEP_ANTI 413 (insn_list:REG_DEP_ANTI 414 (insn_list:REG_DEP_ANTI 417 (insn_list:REG_DEP_ANTI 420 (insn_list:REG_DEP_ANTI 423 (insn_list:REG_DEP_ANTI 426 (insn_list:REG_DEP_ANTI 429 (insn_list:REG_DEP_ANTI 432 (nil))))))))))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 362 361 428 16 ./CStatUtilities.c:118 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 4 si [orig:94 i ] [94])
            (reg/v:SI 41 r12 [orig:68 n ] [68]))) 5 {*cmpsi_1_insn} (insn_list:REG_DEP_OUTPUT 361 (insn_list:REG_DEP_TRUE 360 (nil)))
    (nil))

(insn:TI 428 362 430 16 ./CStatUtilities.c:119 (set (mem/s:DI (plus:DI (mult:DI (reg:DI 1 dx [orig:110 ivtmp.682 ] [110])
                    (const_int 8 [0x8]))
                (reg:DI 3 bx [79])) [6 S8 A8])
        (reg:DI 37 r8 [111])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_TRUE 426 (insn_list:REG_DEP_OUTPUT 413 (insn_list:REG_DEP_OUTPUT 416 (insn_list:REG_DEP_OUTPUT 419 (insn_list:REG_DEP_OUTPUT 422 (insn_list:REG_DEP_OUTPUT 425 (insn_list:REG_DEP_ANTI 412 (insn_list:REG_DEP_ANTI 415 (insn_list:REG_DEP_ANTI 418 (insn_list:REG_DEP_ANTI 421 (insn_list:REG_DEP_ANTI 424 (insn_list:REG_DEP_TRUE 427 (nil)))))))))))))
    (expr_list:REG_DEAD (reg:DI 37 r8 [111])
        (expr_list:REG_DEAD (reg:DI 1 dx [orig:110 ivtmp.682 ] [110])
            (nil))))

(insn 430 428 431 16 ./CStatUtilities.c:119 (set (reg:DI 0 ax [114])
        (mem:DI (plus:DI (mult:DI (reg:DI 40 r11 [orig:113 ivtmp.682 ] [113])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 5 di [orig:67 x ] [67])) [6 S8 A64])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_OUTPUT 421 (insn_list:REG_DEP_TRUE 429 (insn_list:REG_DEP_TRUE 413 (insn_list:REG_DEP_TRUE 416 (insn_list:REG_DEP_TRUE 419 (insn_list:REG_DEP_TRUE 422 (insn_list:REG_DEP_TRUE 425 (insn_list:REG_DEP_TRUE 428 (nil)))))))))
    (nil))

(insn:TI 431 430 433 16 ./CStatUtilities.c:119 (set (mem/s:DI (plus:DI (mult:DI (reg:DI 40 r11 [orig:113 ivtmp.682 ] [113])
                    (const_int 8 [0x8]))
                (reg:DI 3 bx [79])) [6 S8 A8])
        (reg:DI 0 ax [114])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_TRUE 429 (insn_list:REG_DEP_OUTPUT 413 (insn_list:REG_DEP_OUTPUT 416 (insn_list:REG_DEP_OUTPUT 419 (insn_list:REG_DEP_OUTPUT 422 (insn_list:REG_DEP_OUTPUT 425 (insn_list:REG_DEP_OUTPUT 428 (insn_list:REG_DEP_ANTI 412 (insn_list:REG_DEP_ANTI 415 (insn_list:REG_DEP_ANTI 418 (insn_list:REG_DEP_ANTI 421 (insn_list:REG_DEP_ANTI 424 (insn_list:REG_DEP_ANTI 427 (insn_list:REG_DEP_TRUE 430 (nil)))))))))))))))
    (expr_list:REG_DEAD (reg:DI 0 ax [114])
        (expr_list:REG_DEAD (reg:DI 40 r11 [orig:113 ivtmp.682 ] [113])
            (nil))))

(insn 433 431 434 16 ./CStatUtilities.c:119 (set (reg:DI 39 r10 [117])
        (mem:DI (plus:DI (mult:DI (reg:DI 38 r9 [orig:116 ivtmp.682 ] [116])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 5 di [orig:67 x ] [67])) [6 S8 A64])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_OUTPUT 424 (insn_list:REG_DEP_TRUE 432 (insn_list:REG_DEP_TRUE 413 (insn_list:REG_DEP_TRUE 416 (insn_list:REG_DEP_TRUE 419 (insn_list:REG_DEP_TRUE 422 (insn_list:REG_DEP_TRUE 425 (insn_list:REG_DEP_TRUE 428 (insn_list:REG_DEP_TRUE 431 (nil))))))))))
    (nil))

(insn:TI 434 433 363 16 ./CStatUtilities.c:119 (set (mem/s:DI (plus:DI (mult:DI (reg:DI 38 r9 [orig:116 ivtmp.682 ] [116])
                    (const_int 8 [0x8]))
                (reg:DI 3 bx [79])) [6 S8 A8])
        (reg:DI 39 r10 [117])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_TRUE 432 (insn_list:REG_DEP_OUTPUT 413 (insn_list:REG_DEP_OUTPUT 416 (insn_list:REG_DEP_OUTPUT 419 (insn_list:REG_DEP_OUTPUT 422 (insn_list:REG_DEP_OUTPUT 425 (insn_list:REG_DEP_OUTPUT 428 (insn_list:REG_DEP_OUTPUT 431 (insn_list:REG_DEP_ANTI 412 (insn_list:REG_DEP_ANTI 415 (insn_list:REG_DEP_ANTI 418 (insn_list:REG_DEP_ANTI 421 (insn_list:REG_DEP_ANTI 424 (insn_list:REG_DEP_ANTI 427 (insn_list:REG_DEP_ANTI 430 (insn_list:REG_DEP_TRUE 433 (nil)))))))))))))))))
    (expr_list:REG_DEAD (reg:DI 39 r10 [117])
        (expr_list:REG_DEAD (reg:DI 38 r9 [orig:116 ivtmp.682 ] [116])
            (nil))))

(jump_insn 363 434 81 16 ./CStatUtilities.c:118 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 32)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 412 (insn_list:REG_DEP_ANTI 414 (insn_list:REG_DEP_ANTI 415 (insn_list:REG_DEP_ANTI 417 (insn_list:REG_DEP_ANTI 418 (insn_list:REG_DEP_ANTI 420 (insn_list:REG_DEP_ANTI 421 (insn_list:REG_DEP_ANTI 423 (insn_list:REG_DEP_ANTI 424 (insn_list:REG_DEP_ANTI 426 (insn_list:REG_DEP_ANTI 427 (insn_list:REG_DEP_ANTI 429 (insn_list:REG_DEP_ANTI 430 (insn_list:REG_DEP_ANTI 432 (insn_list:REG_DEP_ANTI 433 (insn_list:REG_DEP_ANTI 360 (insn_list:REG_DEP_ANTI 361 (insn_list:REG_DEP_TRUE 362 (insn_list:REG_DEP_ANTI 413 (insn_list:REG_DEP_ANTI 416 (insn_list:REG_DEP_ANTI 419 (insn_list:REG_DEP_ANTI 422 (insn_list:REG_DEP_ANTI 425 (insn_list:REG_DEP_ANTI 428 (insn_list:REG_DEP_ANTI 431 (insn_list:REG_DEP_ANTI 434 (nil)))))))))))))))))))))))))))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 9000 [0x2328])
            (nil))))
;; End of basic block 16, registers live:
 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame] 41 [r12] 42 [r13] 43 [r14]

(note:HI 81 363 489 NOTE_INSN_LOOP_BEG)

(note 489 81 490 17 ( n (expr_list:REG_DEP_TRUE (reg/v:SI 41 r12 [orig:68 n ] [68])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 490 489 44 17 ( i2 (expr_list:REG_DEP_TRUE (reg/v/f:DI 43 r14 [orig:70 i2 ] [70])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 17, registers live: 3 [bx] 6 [bp] 7 [sp] 20 [frame] 41 [r12] 42 [r13] 43 [r14]
(code_label:HI 44 490 45 17 752 "" [3 uses])

(note:HI 45 44 46 17 [bb 17] NOTE_INSN_BASIC_BLOCK)

(note:HI 46 45 59 17 ("./CStatUtilities.c") 121)

(note:HI 59 46 63 17 NOTE_INSN_DELETED)

(note:HI 63 59 72 17 NOTE_INSN_DELETED)

(note:HI 72 63 48 17 NOTE_INSN_FUNCTION_END)

(insn:TI 48 72 491 17 ./CStatUtilities.c:121 (set (reg:SI 4 si [ n ])
        (reg/v:SI 41 r12 [orig:68 n ] [68])) 40 {*movsi_1} (nil)
    (nil))

(note 491 48 49 17 ( i (nil)) NOTE_INSN_VAR_LOCATION)

(insn 49 491 492 17 ./CStatUtilities.c:121 (set (reg:DI 5 di [ y.27 ])
        (reg:DI 3 bx [79])) 81 {*movdi_1_rex64} (nil)
    (nil))

(note 492 49 50 17 ( x (nil)) NOTE_INSN_VAR_LOCATION)

(call_insn:TI 50 492 53 17 ./CStatUtilities.c:121 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("which_max") [flags 0x3] <function_decl 0x2b4e9c504a00 which_max>) [0 S1 A8])
            (const_int 0 [0x0]))) 769 {*call_value_0_rex64} (insn_list:REG_DEP_TRUE 49 (insn_list:REG_DEP_TRUE 48 (nil)))
    (expr_list:REG_DEAD (reg:SI 4 si [ n ])
        (expr_list:REG_DEAD (reg:DI 5 di [ y.27 ])
            (expr_list:REG_EH_REGION (const_int 0 [0x0])
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di [ y.27 ]))
        (expr_list:REG_DEP_TRUE (use (reg:SI 4 si [ n ]))
            (nil))))

(note:HI 53 50 54 17 ("./CStatUtilities.c") 122)

(insn:TI 54 53 55 17 ./CStatUtilities.c:122 (set (reg:SI 4 si [ n ])
        (reg/v:SI 41 r12 [orig:68 n ] [68])) 40 {*movsi_1} (insn_list:REG_DEP_ANTI 50 (insn_list:REG_DEP_OUTPUT 48 (nil)))
    (nil))

(insn 55 54 473 17 ./CStatUtilities.c:122 (set (reg:DI 5 di [ y.27 ])
        (reg:DI 3 bx [79])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_ANTI 50 (insn_list:REG_DEP_OUTPUT 49 (nil)))
    (nil))

(note 473 55 52 17 ("./CStatUtilities.c") 121)

(insn 52 473 474 17 ./CStatUtilities.c:121 (set (mem:SI (reg/v/f:DI 42 r13 [orig:69 i1 ] [69]) [4 S4 A32])
        (reg:SI 0 ax [orig:63 D.5235 ] [63])) 40 {*movsi_1} (insn_list:REG_DEP_TRUE 50 (nil))
    (expr_list:REG_DEAD (reg:SI 0 ax [orig:63 D.5235 ] [63])
        (nil)))

(note 474 52 56 17 ("./CStatUtilities.c") 122)

(call_insn:TI 56 474 58 17 ./CStatUtilities.c:122 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("which_min") [flags 0x3] <function_decl 0x2b4e9c504c00 which_min>) [0 S1 A8])
            (const_int 0 [0x0]))) 769 {*call_value_0_rex64} (insn_list:REG_DEP_TRUE 55 (insn_list:REG_DEP_TRUE 54 (insn_list:REG_DEP_ANTI 50 (insn_list:REG_DEP_TRUE 52 (nil)))))
    (expr_list:REG_DEAD (reg:SI 4 si [ n ])
        (expr_list:REG_DEAD (reg:DI 5 di [ y.27 ])
            (expr_list:REG_EH_REGION (const_int 0 [0x0])
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di [ y.27 ]))
        (expr_list:REG_DEP_TRUE (use (reg:SI 4 si [ n ]))
            (nil))))

(note:HI 58 56 61 17 ("./CStatUtilities.c") 123)

(insn:TI 61 58 493 17 ./CStatUtilities.c:123 (set (reg:DI 0 ax [orig:83 j ] [83])
        (sign_extend:DI (reg/v:SI 0 ax [orig:60 j ] [60]))) 115 {extendsidi2_rex64} (insn_list:REG_DEP_TRUE 56 (nil))
    (nil))

(note 493 61 60 17 ( j (expr_list:REG_DEP_TRUE (reg/v:SI 0 ax [orig:60 j ] [60])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn 60 493 66 17 ./CStatUtilities.c:123 (set (reg:DI 2 cx [81])
        (sign_extend:DI (mem:SI (reg/v/f:DI 42 r13 [orig:69 i1 ] [69]) [4 S4 A32]))) 115 {extendsidi2_rex64} (insn_list:REG_DEP_OUTPUT 50 (insn_list:REG_DEP_ANTI 56 (nil)))
    (expr_list:REG_DEAD (reg/v/f:DI 42 r13 [orig:69 i1 ] [69])
        (nil)))

(note:HI 66 60 67 17 ("./CStatUtilities.c") 124)

(insn 67 66 475 17 ./CStatUtilities.c:124 (set (reg:SI 4 si [ n ])
        (reg/v:SI 41 r12 [orig:68 n ] [68])) 40 {*movsi_1} (insn_list:REG_DEP_ANTI 56 (insn_list:REG_DEP_OUTPUT 54 (nil)))
    (expr_list:REG_DEAD (reg/v:SI 41 r12 [orig:68 n ] [68])
        (nil)))

(note 475 67 62 17 ("./CStatUtilities.c") 123)

(insn:TI 62 475 476 17 ./CStatUtilities.c:123 (set (reg:DF 21 xmm0 [84])
        (mem/s:DF (plus:DI (mult:DI (reg:DI 0 ax [orig:83 j ] [83])
                    (const_int 8 [0x8]))
                (reg:DI 3 bx [79])) [6 S8 A64])) 94 {*movdf_integer} (insn_list:REG_DEP_OUTPUT 50 (insn_list:REG_DEP_TRUE 61 (insn_list:REG_DEP_ANTI 56 (nil))))
    (expr_list:REG_DEAD (reg:DI 0 ax [orig:83 j ] [83])
        (nil)))

(note 476 62 68 17 ("./CStatUtilities.c") 124)

(insn 68 476 477 17 ./CStatUtilities.c:124 (set (reg:DI 5 di [ y.27 ])
        (reg:DI 3 bx [79])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_ANTI 56 (insn_list:REG_DEP_OUTPUT 55 (nil)))
    (nil))

(note 477 68 64 17 ("./CStatUtilities.c") 123)

(insn:TI 64 477 65 17 ./CStatUtilities.c:123 (set (reg:DF 21 xmm0 [84])
        (minus:DF (reg:DF 21 xmm0 [84])
            (mem/u/c/i:DF (symbol_ref/u:DI ("*.LC18") [flags 0x2]) [6 S8 A64]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 62 (insn_list:REG_DEP_ANTI 56 (nil)))
    (nil))

(insn:TI 65 64 478 17 ./CStatUtilities.c:123 (set (mem/s:DF (plus:DI (mult:DI (reg:DI 2 cx [81])
                    (const_int 8 [0x8]))
                (reg:DI 3 bx [79])) [6 S8 A64])
        (reg:DF 21 xmm0 [84])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 64 (insn_list:REG_DEP_TRUE 60 (insn_list:REG_DEP_ANTI 56 (insn_list:REG_DEP_ANTI 62 (nil)))))
    (expr_list:REG_DEAD (reg:DF 21 xmm0 [84])
        (expr_list:REG_DEAD (reg:DI 2 cx [81])
            (expr_list:REG_DEAD (reg:DI 3 bx [79])
                (nil)))))

(note 478 65 69 17 ("./CStatUtilities.c") 124)

(call_insn:TI 69 478 494 17 ./CStatUtilities.c:124 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("which_max") [flags 0x3] <function_decl 0x2b4e9c504a00 which_max>) [0 S1 A8])
            (const_int 0 [0x0]))) 769 {*call_value_0_rex64} (insn_list:REG_DEP_ANTI 64 (insn_list:REG_DEP_ANTI 65 (insn_list:REG_DEP_ANTI 60 (insn_list:REG_DEP_ANTI 62 (insn_list:REG_DEP_OUTPUT 61 (insn_list:REG_DEP_TRUE 68 (insn_list:REG_DEP_TRUE 67 (insn_list:REG_DEP_ANTI 56 (nil)))))))))
    (expr_list:REG_DEAD (reg:SI 4 si [ n ])
        (expr_list:REG_DEAD (reg:DI 5 di [ y.27 ])
            (expr_list:REG_EH_REGION (const_int 0 [0x0])
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di [ y.27 ]))
        (expr_list:REG_DEP_TRUE (use (reg:SI 4 si [ n ]))
            (nil))))

(note 494 69 71 17 ( j (nil)) NOTE_INSN_VAR_LOCATION)

(insn:TI 71 494 73 17 ./CStatUtilities.c:124 (set (mem:SI (reg/v/f:DI 43 r14 [orig:70 i2 ] [70]) [4 S4 A32])
        (reg:SI 0 ax [orig:62 D.5241 ] [62])) 40 {*movsi_1} (insn_list:REG_DEP_TRUE 69 (nil))
    (expr_list:REG_DEAD (reg:SI 0 ax [orig:62 D.5241 ] [62])
        (expr_list:REG_DEAD (reg/v/f:DI 43 r14 [orig:70 i2 ] [70])
            (nil))))

(note:HI 73 71 460 17 ("./CStatUtilities.c") 136)

(note 460 73 461 17 NOTE_INSN_EPILOGUE_BEG)

(insn 461 460 462 17 ./CStatUtilities.c:136 (parallel [
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 6 bp)
                    (const_int -32 [0xffffffffffffffe0])))
            (clobber (reg:CC 17 flags))
            (clobber (mem:BLK (scratch) [0 A8]))
        ]) 762 {pro_epilogue_adjust_stack_rex64} (insn_list:REG_DEP_ANTI 50 (insn_list:REG_DEP_ANTI 56 (insn_list:REG_DEP_ANTI 69 (insn_list:REG_DEP_OUTPUT 71 (nil)))))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 462 461 463 17 ./CStatUtilities.c:136 (parallel [
            (set (reg:DI 3 bx)
                (mem:DI (reg/f:DI 7 sp) [0 S8 A8]))
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 8 [0x8])))
        ]) 77 {popdi1} (insn_list:REG_DEP_ANTI 49 (insn_list:REG_DEP_ANTI 55 (insn_list:REG_DEP_ANTI 62 (insn_list:REG_DEP_ANTI 65 (insn_list:REG_DEP_ANTI 68 (insn_list:REG_DEP_ANTI 69 (insn_list:REG_DEP_TRUE 461 (nil))))))))
    (nil))

(insn:TI 463 462 495 17 ./CStatUtilities.c:136 (parallel [
            (set (reg:DI 41 r12)
                (mem:DI (reg/f:DI 7 sp) [0 S8 A8]))
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 8 [0x8])))
        ]) 77 {popdi1} (insn_list:REG_DEP_ANTI 48 (insn_list:REG_DEP_ANTI 54 (insn_list:REG_DEP_ANTI 67 (insn_list:REG_DEP_TRUE 462 (insn_list:REG_DEP_ANTI 69 (insn_list:REG_DEP_TRUE 461 (nil)))))))
    (nil))

(note 495 463 464 17 ( n (nil)) NOTE_INSN_VAR_LOCATION)

(insn:TI 464 495 496 17 ./CStatUtilities.c:136 (parallel [
            (set (reg:DI 42 r13)
                (mem:DI (reg/f:DI 7 sp) [0 S8 A8]))
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 8 [0x8])))
        ]) 77 {popdi1} (insn_list:REG_DEP_ANTI 52 (insn_list:REG_DEP_ANTI 60 (insn_list:REG_DEP_TRUE 463 (insn_list:REG_DEP_ANTI 69 (insn_list:REG_DEP_TRUE 461 (nil))))))
    (nil))

(note 496 464 465 17 ( i1 (nil)) NOTE_INSN_VAR_LOCATION)

(insn:TI 465 496 497 17 ./CStatUtilities.c:136 (parallel [
            (set (reg:DI 43 r14)
                (mem:DI (reg/f:DI 7 sp) [0 S8 A8]))
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 8 [0x8])))
        ]) 77 {popdi1} (insn_list:REG_DEP_ANTI 71 (insn_list:REG_DEP_TRUE 464 (insn_list:REG_DEP_ANTI 69 (insn_list:REG_DEP_TRUE 461 (nil)))))
    (nil))

(note 497 465 466 17 ( i2 (nil)) NOTE_INSN_VAR_LOCATION)

(insn:TI 466 497 467 17 ./CStatUtilities.c:136 (parallel [
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 6 bp)
                    (const_int 8 [0x8])))
            (set (reg/f:DI 6 bp)
                (mem:DI (reg/f:DI 6 bp) [0 S8 A8]))
            (clobber (mem:BLK (scratch) [0 A8]))
        ]) 573 {leave_rex64} (insn_list:REG_DEP_ANTI 50 (insn_list:REG_DEP_ANTI 56 (insn_list:REG_DEP_ANTI 69 (insn_list:REG_DEP_OUTPUT 71 (insn_list:REG_DEP_TRUE 461 (insn_list:REG_DEP_ANTI 462 (insn_list:REG_DEP_ANTI 463 (insn_list:REG_DEP_ANTI 464 (insn_list:REG_DEP_ANTI 465 (nil))))))))))
    (nil))

(jump_insn:TI 467 466 468 17 ./CStatUtilities.c:136 (return) 562 {return_internal} (insn_list:REG_DEP_ANTI 48 (insn_list:REG_DEP_ANTI 49 (insn_list:REG_DEP_ANTI 52 (insn_list:REG_DEP_ANTI 54 (insn_list:REG_DEP_ANTI 55 (insn_list:REG_DEP_ANTI 61 (insn_list:REG_DEP_ANTI 62 (insn_list:REG_DEP_TRUE 465 (insn_list:REG_DEP_TRUE 464 (insn_list:REG_DEP_TRUE 463 (insn_list:REG_DEP_TRUE 64 (insn_list:REG_DEP_TRUE 461 (insn_list:REG_DEP_TRUE 466 (insn_list:REG_DEP_TRUE 68 (insn_list:REG_DEP_TRUE 67 (insn_list:REG_DEP_TRUE 462 (insn_list:REG_DEP_TRUE 60 (insn_list:REG_DEP_ANTI 65 (insn_list:REG_DEP_TRUE 50 (insn_list:REG_DEP_TRUE 56 (insn_list:REG_DEP_TRUE 69 (insn_list:REG_DEP_ANTI 71 (nil)))))))))))))))))))))))
    (nil))
;; End of basic block 17, registers live:
 3 [bx] 6 [bp] 7 [sp] 20 [frame] 41 [r12] 42 [r13] 43 [r14]

(barrier 468 467 411)

(note 411 468 0 NOTE_INSN_DELETED)

