{"Source Block": ["hdl/library/util_adc_pack/util_adc_pack.v@145:155@HdlIdDef", "  reg  [(DATA_WIDTH-1):0]     chan_data_2_r;\n  reg  [(DATA_WIDTH-1):0]     chan_data_3_r;\n  reg  [(DATA_WIDTH-1):0]     chan_data_4_r;\n  reg  [(DATA_WIDTH-1):0]     chan_data_5_r;\n  reg  [(DATA_WIDTH-1):0]     chan_data_6_r;\n  reg  [(DATA_WIDTH-1):0]     chan_data_7_r;\n\n  assign dsync        = dvalid;\n\n  always @(posedge clk)\n  begin\n"], "Clone Blocks": [["hdl/library/util_adc_pack/util_adc_pack.v@143:153", "  reg  [(DATA_WIDTH-1):0]     chan_data_0_r;\n  reg  [(DATA_WIDTH-1):0]     chan_data_1_r;\n  reg  [(DATA_WIDTH-1):0]     chan_data_2_r;\n  reg  [(DATA_WIDTH-1):0]     chan_data_3_r;\n  reg  [(DATA_WIDTH-1):0]     chan_data_4_r;\n  reg  [(DATA_WIDTH-1):0]     chan_data_5_r;\n  reg  [(DATA_WIDTH-1):0]     chan_data_6_r;\n  reg  [(DATA_WIDTH-1):0]     chan_data_7_r;\n\n  assign dsync        = dvalid;\n\n"], ["hdl/library/util_adc_pack/util_adc_pack.v@144:154", "  reg  [(DATA_WIDTH-1):0]     chan_data_1_r;\n  reg  [(DATA_WIDTH-1):0]     chan_data_2_r;\n  reg  [(DATA_WIDTH-1):0]     chan_data_3_r;\n  reg  [(DATA_WIDTH-1):0]     chan_data_4_r;\n  reg  [(DATA_WIDTH-1):0]     chan_data_5_r;\n  reg  [(DATA_WIDTH-1):0]     chan_data_6_r;\n  reg  [(DATA_WIDTH-1):0]     chan_data_7_r;\n\n  assign dsync        = dvalid;\n\n  always @(posedge clk)\n"]], "Diff Content": {"Delete": [[150, "  reg  [(DATA_WIDTH-1):0]     chan_data_7_r;\n"]], "Add": [[150, "  reg  [(DATA_WIDTH*CHANNELS-1):0]  ddata = 0;\n"], [150, "  reg  [(DATA_WIDTH-1):0]           chan_data_0_r;\n"], [150, "  reg  [(DATA_WIDTH-1):0]           chan_data_1_r;\n"], [150, "  reg  [(DATA_WIDTH-1):0]           chan_data_2_r;\n"], [150, "  reg  [(DATA_WIDTH-1):0]           chan_data_3_r;\n"], [150, "  reg  [(DATA_WIDTH-1):0]           chan_data_4_r;\n"], [150, "  reg  [(DATA_WIDTH-1):0]           chan_data_5_r;\n"], [150, "  reg  [(DATA_WIDTH-1):0]           chan_data_6_r;\n"], [150, "  reg  [(DATA_WIDTH-1):0]           chan_data_7_r;\n"]]}}