Release 14.1 - xst P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Reading design: cerrojo.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "cerrojo.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "cerrojo"
Output Format                      : NGC
Target Device                      : xc3s1000-5-ft256

---- Source Options
Top Module Name                    : cerrojo
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/hlocal/Pr2 avanzada/debouncer.vhd" in Library work.
Architecture debouncerarch of Entity debouncer is up to date.
Compiling vhdl file "C:/hlocal/Pr2 avanzada/conv_7seg.vhd" in Library work.
Architecture behavioral of Entity conv_7seg is up to date.
Compiling vhdl file "C:/hlocal/Pr2 avanzada/cerrojo.vhd" in Library work.
Entity <cerrojo> compiled.
Entity <cerrojo> (Architecture <beh>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <cerrojo> in library <work> (architecture <beh>).

Analyzing hierarchy for entity <debouncer> in library <work> (architecture <debouncerarch>).

Analyzing hierarchy for entity <conv_7seg> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <cerrojo> in library <work> (Architecture <beh>).
WARNING:Xst:753 - "C:/hlocal/Pr2 avanzada/cerrojo.vhd" line 64: Unconnected output port 'xDeb' of component 'debouncer'.
WARNING:Xst:753 - "C:/hlocal/Pr2 avanzada/cerrojo.vhd" line 64: Unconnected output port 'xDebRisingEdge' of component 'debouncer'.
WARNING:Xst:819 - "C:/hlocal/Pr2 avanzada/cerrojo.vhd" line 86: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <parpadeo_s>
WARNING:Xst:819 - "C:/hlocal/Pr2 avanzada/cerrojo.vhd" line 101: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <clave>
Entity <cerrojo> analyzed. Unit <cerrojo> generated.

Analyzing Entity <debouncer> in library <work> (Architecture <debouncerarch>).
Entity <debouncer> analyzed. Unit <debouncer> generated.

Analyzing Entity <conv_7seg> in library <work> (Architecture <behavioral>).
Entity <conv_7seg> analyzed. Unit <conv_7seg> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <debouncer>.
    Related source file is "C:/hlocal/Pr2 avanzada/debouncer.vhd".
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 8                                              |
    | Inputs             | 2                                              |
    | Outputs            | 5                                              |
    | Clock              | clk                       (rising_edge)        |
    | Reset              | rst                       (negative)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | waitingpression                                |
    | Power Up State     | waitingpression                                |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 23-bit up counter for signal <count>.
    Found 1-bit register for signal <XSync>.
    Found 1-bit register for signal <XSyncAnterior>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 Counter(s).
	inferred   2 D-type flip-flop(s).
Unit <debouncer> synthesized.


Synthesizing Unit <conv_7seg>.
    Related source file is "C:/hlocal/Pr2 avanzada/conv_7seg.vhd".
    Found 16x7-bit ROM for signal <display>.
    Summary:
	inferred   1 ROM(s).
Unit <conv_7seg> synthesized.


Synthesizing Unit <cerrojo>.
    Related source file is "C:/hlocal/Pr2 avanzada/cerrojo.vhd".
    Found finite state machine <FSM_1> for signal <current_state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 12                                             |
    | Inputs             | 2                                              |
    | Outputs            | 5                                              |
    | Clock              | clk                       (rising_edge)        |
    | Reset              | rst                       (negative)           |
    | Reset type         | synchronous                                    |
    | Reset State        | inicial_st                                     |
    | Power Up State     | inicial_st                                     |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
WARNING:Xst:737 - Found 8-bit latch for signal <clave>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 10-bit latch for signal <leds>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 10-bit latch for signal <leds$mux0002>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
    Found 8-bit comparator equal for signal <current_state$cmp_eq0000> created at line 133.
    Found 8-bit comparator not equal for signal <leds$cmp_ne0000> created at line 133.
    Found 4-bit register for signal <parpadeo_s>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   4 D-type flip-flop(s).
	inferred   2 Comparator(s).
Unit <cerrojo> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 16x7-bit ROM                                          : 1
# Counters                                             : 1
 23-bit up counter                                     : 1
# Registers                                            : 3
 1-bit register                                        : 2
 4-bit register                                        : 1
# Latches                                              : 3
 10-bit latch                                          : 2
 8-bit latch                                           : 1
# Comparators                                          : 2
 8-bit comparator equal                                : 1
 8-bit comparator not equal                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_1> for best encoding.
Optimizing FSM <current_state/FSM> on signal <current_state[1:3]> with gray encoding.
------------------------
 State      | Encoding
------------------------
 inicial_st | 000
 tres_st    | 001
 dos_st     | 011
 uno_st     | 010
 final_st   | 110
------------------------
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <deb/state/FSM> on signal <state[1:2]> with gray encoding.
----------------------------------
 State                | Encoding
----------------------------------
 waitingpression      | 00
 pressiondebouncing   | 01
 waitingdepression    | 11
 depressiondebouncing | 10
----------------------------------

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 2
# ROMs                                                 : 1
 16x7-bit ROM                                          : 1
# Counters                                             : 1
 23-bit up counter                                     : 1
# Registers                                            : 6
 Flip-Flops                                            : 6
# Latches                                              : 3
 10-bit latch                                          : 2
 8-bit latch                                           : 1
# Comparators                                          : 2
 8-bit comparator equal                                : 1
 8-bit comparator not equal                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <9> in Unit <LPM_LATCH_5> is equivalent to the following 9 FFs/Latches, which will be removed : <8> <7> <6> <5> <4> <3> <2> <1> <0> 
INFO:Xst:2261 - The FF/Latch <leds_0> in Unit <cerrojo> is equivalent to the following 9 FFs/Latches, which will be removed : <leds_1> <leds_2> <leds_3> <leds_4> <leds_5> <leds_6> <leds_7> <leds_8> <leds_9> 

Optimizing unit <cerrojo> ...

Optimizing unit <debouncer> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block cerrojo, actual ratio is 0.
FlipFlop deb/XSync has been replicated 1 time(s)
Latch leds_0 has been replicated 9 time(s) to handle iob=true attribute.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 35
 Flip-Flops                                            : 35

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : cerrojo.ngr
Top Level Output File Name         : cerrojo
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 38

Cell Usage :
# BELS                             : 126
#      GND                         : 1
#      INV                         : 5
#      LUT2                        : 3
#      LUT3                        : 12
#      LUT4                        : 46
#      LUT4_D                      : 1
#      MUXCY                       : 28
#      MUXF5                       : 6
#      VCC                         : 1
#      XORCY                       : 23
# FlipFlops/Latches                : 54
#      FDC                         : 5
#      FDCE                        : 24
#      FDP                         : 3
#      FDR                         : 2
#      FDRS                        : 1
#      LD                          : 11
#      LDE                         : 8
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 37
#      IBUF                        : 10
#      OBUF                        : 27
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s1000ft256-5 

 Number of Slices:                       34  out of   7680     0%  
 Number of Slice Flip Flops:             44  out of  15360     0%  
 Number of 4 input LUTs:                 67  out of  15360     0%  
 Number of IOs:                          38
 Number of bonded IOBs:                  38  out of    173    21%  
    IOB Flip Flops:                      10
 Number of GCLKs:                         1  out of      8    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
---------------------------------------------------+------------------------+-------+
Clock Signal                                       | Clock buffer(FF name)  | Load  |
---------------------------------------------------+------------------------+-------+
clk                                                | BUFGP                  | 35    |
leds_mux0004<0>(leds_mux0004<0>1:O)                | NONE(*)(leds_mux0002_9)| 1     |
leds_not0002(leds_not0002:O)                       | NONE(*)(leds_0)        | 10    |
current_state_cmp_eq0001(current_state_FSM_Out01:O)| NONE(*)(clave_0)       | 8     |
---------------------------------------------------+------------------------+-------+
(*) These 3 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
----------------------------------------------------+------------------------+-------+
Control Signal                                      | Buffer(FF name)        | Load  |
----------------------------------------------------+------------------------+-------+
current_state_FSM_Scst_FSM_inv(deb/rst_inv1_INV_0:O)| NONE(deb/XSync)        | 32    |
----------------------------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 6.265ns (Maximum Frequency: 159.611MHz)
   Minimum input arrival time before clock: 6.272ns
   Maximum output required time after clock: 12.028ns
   Maximum combinational path delay: 12.382ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 6.265ns (frequency: 159.611MHz)
  Total number of paths / destination ports: 1821 / 59
-------------------------------------------------------------------------
Delay:               6.265ns (Levels of Logic = 8)
  Source:            deb/count_8 (FF)
  Destination:       deb/count_22 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: deb/count_8 to deb/count_22
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             2   0.626   1.040  deb/count_8 (deb/count_8)
     LUT3:I0->O            1   0.479   0.000  deb/timerEnd_cmp_eq0000_wg_lut<0> (deb/timerEnd_cmp_eq0000_wg_lut<0>)
     MUXCY:S->O            1   0.435   0.000  deb/timerEnd_cmp_eq0000_wg_cy<0> (deb/timerEnd_cmp_eq0000_wg_cy<0>)
     MUXCY:CI->O           1   0.056   0.000  deb/timerEnd_cmp_eq0000_wg_cy<1> (deb/timerEnd_cmp_eq0000_wg_cy<1>)
     MUXCY:CI->O           1   0.056   0.000  deb/timerEnd_cmp_eq0000_wg_cy<2> (deb/timerEnd_cmp_eq0000_wg_cy<2>)
     MUXCY:CI->O           1   0.056   0.000  deb/timerEnd_cmp_eq0000_wg_cy<3> (deb/timerEnd_cmp_eq0000_wg_cy<3>)
     MUXCY:CI->O           1   0.056   0.000  deb/timerEnd_cmp_eq0000_wg_cy<4> (deb/timerEnd_cmp_eq0000_wg_cy<4>)
     MUXCY:CI->O           2   0.246   0.768  deb/timerEnd_cmp_eq0000_wg_cy<5> (deb/timerEnd)
     LUT4:I3->O           23   0.479   1.446  deb/count_not00011 (deb/count_not0001)
     FDCE:CE                   0.524          deb/count_0
    ----------------------------------------
    Total                      6.265ns (3.010ns logic, 3.255ns route)
                                       (48.1% logic, 51.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 28 / 7
-------------------------------------------------------------------------
Offset:              6.272ns (Levels of Logic = 5)
  Source:            intro<4> (PAD)
  Destination:       current_state_FSM_FFd1 (FF)
  Destination Clock: clk rising

  Data Path: intro<4> to current_state_FSM_FFd1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   0.715   1.040  intro_4_IBUF (intro_4_IBUF)
     LUT4:I0->O            1   0.479   0.976  current_state_cmp_eq0000826 (current_state_cmp_eq0000826)
     LUT4:I0->O           13   0.479   1.289  current_state_cmp_eq00008136 (current_state_cmp_eq0000)
     LUT4_D:I0->LO         1   0.479   0.159  leds_not0002_SW1 (N38)
     LUT4:I2->O            2   0.479   0.000  estado_actual<2>1 (estado_actual_2_OBUF)
     FDR:D                     0.176          current_state_FSM_FFd1
    ----------------------------------------
    Total                      6.272ns (2.807ns logic, 3.465ns route)
                                       (44.8% logic, 55.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'leds_mux0004<0>'
  Total number of paths / destination ports: 8 / 1
-------------------------------------------------------------------------
Offset:              5.509ns (Levels of Logic = 4)
  Source:            intro<4> (PAD)
  Destination:       leds_mux0002_9 (LATCH)
  Destination Clock: leds_mux0004<0> falling

  Data Path: intro<4> to leds_mux0002_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   0.715   1.040  intro_4_IBUF (intro_4_IBUF)
     LUT4:I0->O            1   0.479   0.976  current_state_cmp_eq0000826 (current_state_cmp_eq0000826)
     LUT4:I0->O           13   0.479   1.164  current_state_cmp_eq00008136 (current_state_cmp_eq0000)
     LUT4:I1->O            2   0.479   0.000  leds_mux0004<0>1 (leds_mux0004<0>)
     LD:D                      0.176          leds_mux0002_9
    ----------------------------------------
    Total                      5.509ns (2.328ns logic, 3.181ns route)
                                       (42.3% logic, 57.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'leds_not0002'
  Total number of paths / destination ports: 80 / 10
-------------------------------------------------------------------------
Offset:              5.712ns (Levels of Logic = 5)
  Source:            intro<4> (PAD)
  Destination:       leds_0 (LATCH)
  Destination Clock: leds_not0002 falling

  Data Path: intro<4> to leds_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   0.715   1.040  intro_4_IBUF (intro_4_IBUF)
     LUT4:I0->O            1   0.479   0.976  current_state_cmp_eq0000826 (current_state_cmp_eq0000826)
     LUT4:I0->O           13   0.479   1.054  current_state_cmp_eq00008136 (current_state_cmp_eq0000)
     LUT3:I2->O            1   0.479   0.000  leds_mux0003<0>30_F (N34)
     MUXF5:I0->O          10   0.314   0.000  leds_mux0003<0>30 (leds_mux0003<0>)
     LD:D                      0.176          leds_0
    ----------------------------------------
    Total                      5.712ns (2.642ns logic, 3.070ns route)
                                       (46.3% logic, 53.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'current_state_cmp_eq0001'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              1.636ns (Levels of Logic = 1)
  Source:            intro<0> (PAD)
  Destination:       clave_0 (LATCH)
  Destination Clock: current_state_cmp_eq0001 falling

  Data Path: intro<0> to clave_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   0.715   0.745  intro_0_IBUF (intro_0_IBUF)
     LDE:D                     0.176          clave_0
    ----------------------------------------
    Total                      1.636ns (0.891ns logic, 0.745ns route)
                                       (54.4% logic, 45.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 93 / 16
-------------------------------------------------------------------------
Offset:              12.016ns (Levels of Logic = 4)
  Source:            deb/XSync (FF)
  Destination:       intentos_cerrojo<3> (PAD)
  Source Clock:      clk rising

  Data Path: deb/XSync to intentos_cerrojo<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q             29   0.626   1.856  deb/XSync (deb/XSync)
     LUT3:I0->O           19   0.479   1.527  deb/xDebFallingEdge1 (eq_deb)
     LUT4:I0->O            2   0.479   0.915  intentos_cerrojo<3>_SW2 (N24)
     LUT2:I1->O            2   0.479   0.745  intentos_cerrojo<3> (intentos_cerrojo_3_OBUF)
     OBUF:I->O                 4.909          intentos_cerrojo_3_OBUF (intentos_cerrojo<3>)
    ----------------------------------------
    Total                     12.016ns (6.972ns logic, 5.044ns route)
                                       (58.0% logic, 42.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'current_state_cmp_eq0001'
  Total number of paths / destination ports: 112 / 12
-------------------------------------------------------------------------
Offset:              12.028ns (Levels of Logic = 5)
  Source:            clave_4 (LATCH)
  Destination:       intentos_cerrojo<3> (PAD)
  Source Clock:      current_state_cmp_eq0001 falling

  Data Path: clave_4 to intentos_cerrojo<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              1   0.551   0.851  clave_4 (clave_4)
     LUT4:I1->O            1   0.479   0.976  current_state_cmp_eq0000826 (current_state_cmp_eq0000826)
     LUT4:I0->O           13   0.479   1.164  current_state_cmp_eq00008136 (current_state_cmp_eq0000)
     LUT4:I1->O            2   0.479   0.915  intentos_cerrojo<3>_SW2 (N24)
     LUT2:I1->O            2   0.479   0.745  intentos_cerrojo<3> (intentos_cerrojo_3_OBUF)
     OBUF:I->O                 4.909          intentos_cerrojo_3_OBUF (intentos_cerrojo<3>)
    ----------------------------------------
    Total                     12.028ns (7.376ns logic, 4.652ns route)
                                       (61.3% logic, 38.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'leds_not0002'
  Total number of paths / destination ports: 10 / 10
-------------------------------------------------------------------------
Offset:              6.141ns (Levels of Logic = 1)
  Source:            leds_0_1 (LATCH)
  Destination:       leds<9> (PAD)
  Source Clock:      leds_not0002 falling

  Data Path: leds_0_1 to leds<9>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.551   0.681  leds_0_1 (leds_0_1)
     OBUF:I->O                 4.909          leds_9_OBUF (leds<9>)
    ----------------------------------------
    Total                      6.141ns (5.460ns logic, 0.681ns route)
                                       (88.9% logic, 11.1% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 112 / 12
-------------------------------------------------------------------------
Delay:               12.382ns (Levels of Logic = 6)
  Source:            intro<4> (PAD)
  Destination:       intentos_cerrojo<3> (PAD)

  Data Path: intro<4> to intentos_cerrojo<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   0.715   1.040  intro_4_IBUF (intro_4_IBUF)
     LUT4:I0->O            1   0.479   0.976  current_state_cmp_eq0000826 (current_state_cmp_eq0000826)
     LUT4:I0->O           13   0.479   1.164  current_state_cmp_eq00008136 (current_state_cmp_eq0000)
     LUT4:I1->O            2   0.479   0.915  intentos_cerrojo<3>_SW2 (N24)
     LUT2:I1->O            2   0.479   0.745  intentos_cerrojo<3> (intentos_cerrojo_3_OBUF)
     OBUF:I->O                 4.909          intentos_cerrojo_3_OBUF (intentos_cerrojo<3>)
    ----------------------------------------
    Total                     12.382ns (7.540ns logic, 4.842ns route)
                                       (60.9% logic, 39.1% route)

=========================================================================


Total REAL time to Xst completion: 4.00 secs
Total CPU time to Xst completion: 3.89 secs
 
--> 

Total memory usage is 4531996 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    7 (   0 filtered)
Number of infos    :    5 (   0 filtered)

