// Seed: 2920226123
module module_0 (
    output tri id_0,
    input supply0 id_1,
    input uwire id_2,
    input supply1 id_3,
    input wire id_4,
    output wire id_5,
    output tri1 id_6,
    input supply1 id_7,
    input tri id_8,
    input uwire id_9,
    output uwire id_10,
    input wor id_11,
    input wor id_12
);
  wire id_14;
endmodule
module module_1 (
    output wor id_0,
    input wire id_1,
    output wire id_2,
    input wand id_3,
    output supply0 id_4
);
  assign id_2 = 1;
  module_0(
      id_0, id_3, id_3, id_3, id_3, id_2, id_0, id_1, id_3, id_1, id_2, id_1, id_3
  );
endmodule
