// Seed: 645780570
`timescale 1ps / 1 ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  inout id_9;
  output id_8;
  input id_7;
  inout id_6;
  inout id_5;
  output id_4;
  inout id_3;
  input id_2;
  output id_1;
  type_10(
      id_3, 1, 1
  );
  reg id_9;
  always @(1) begin
    id_9 <= id_7;
  end
endmodule
