{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 21 17:34:07 2021 " "Info: Processing started: Sun Mar 21 17:34:07 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off KZQ -c KZQ --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off KZQ -c KZQ --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "7474:inst1\|9~latch " "Warning: Node \"7474:inst1\|9~latch\" is a latch" {  } { { "7474.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/7474.bdf" { { 64 256 320 144 "9" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "7474:inst2\|9~latch " "Warning: Node \"7474:inst2\|9~latch\" is a latch" {  } { { "7474.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/7474.bdf" { { 64 256 320 144 "9" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "7474:inst3\|9~latch " "Warning: Node \"7474:inst3\|9~latch\" is a latch" {  } { { "7474.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/7474.bdf" { { 64 256 320 144 "9" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "7474:inst1\|10~latch " "Warning: Node \"7474:inst1\|10~latch\" is a latch" {  } { { "7474.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/7474.bdf" { { 304 256 320 384 "10" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "7474:inst2\|10~latch " "Warning: Node \"7474:inst2\|10~latch\" is a latch" {  } { { "7474.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/7474.bdf" { { 304 256 320 384 "10" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "../sxdl/KZQ.bdf" "" { Schematic "E:/quartus sy/sxdl/KZQ.bdf" { { 528 352 520 544 "clk" "" } } } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "8 " "Warning: Found 8 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "74273:inst7\|14 " "Info: Detected ripple clock \"74273:inst7\|14\" as buffer" {  } { { "74273.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/74273.bdf" { { 648 320 384 728 "14" "" } } } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "74273:inst7\|14" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst18 " "Info: Detected gated clock \"inst18\" as buffer" {  } { { "../sxdl/KZQ.bdf" "" { Schematic "E:/quartus sy/sxdl/KZQ.bdf" { { 424 112 176 472 "inst18" "" } } } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst18" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "sxdl:inst9\|fstate.s_st3 " "Info: Detected ripple clock \"sxdl:inst9\|fstate.s_st3\" as buffer" {  } { { "../sxdl/sxdl.vhd" "" { Text "E:/quartus sy/sxdl/sxdl.vhd" 37 -1 0 } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "sxdl:inst9\|fstate.s_st3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "sxdl:inst9\|fstate.st3 " "Info: Detected ripple clock \"sxdl:inst9\|fstate.st3\" as buffer" {  } { { "../sxdl/sxdl.vhd" "" { Text "E:/quartus sy/sxdl/sxdl.vhd" 37 -1 0 } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "sxdl:inst9\|fstate.st3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "sxdl:inst9\|fstate.st2 " "Info: Detected ripple clock \"sxdl:inst9\|fstate.st2\" as buffer" {  } { { "../sxdl/sxdl.vhd" "" { Text "E:/quartus sy/sxdl/sxdl.vhd" 37 -1 0 } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "sxdl:inst9\|fstate.st2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "sxdl:inst9\|fstate.s_st2 " "Info: Detected ripple clock \"sxdl:inst9\|fstate.s_st2\" as buffer" {  } { { "../sxdl/sxdl.vhd" "" { Text "E:/quartus sy/sxdl/sxdl.vhd" 37 -1 0 } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "sxdl:inst9\|fstate.s_st2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "sxdl:inst9\|t2 " "Info: Detected gated clock \"sxdl:inst9\|t2\" as buffer" {  } { { "../sxdl/sxdl.vhd" "" { Text "E:/quartus sy/sxdl/sxdl.vhd" 29 -1 0 } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "sxdl:inst9\|t2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "sxdl:inst9\|fstate.st1 " "Info: Detected ripple clock \"sxdl:inst9\|fstate.st1\" as buffer" {  } { { "../sxdl/sxdl.vhd" "" { Text "E:/quartus sy/sxdl/sxdl.vhd" 37 -1 0 } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "sxdl:inst9\|fstate.st1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register 7474:inst1\|10~_emulated register 74273:inst7\|14 61.18 MHz 16.344 ns Internal " "Info: Clock \"clk\" has Internal fmax of 61.18 MHz between source register \"7474:inst1\|10~_emulated\" and destination register \"74273:inst7\|14\" (period= 16.344 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.540 ns + Longest register register " "Info: + Longest register to register delay is 3.540 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 7474:inst1\|10~_emulated 1 REG LCFF_X14_Y6_N13 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X14_Y6_N13; Fanout = 1; REG Node = '7474:inst1\|10~_emulated'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { 7474:inst1|10~_emulated } "NODE_NAME" } } { "7474.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/7474.bdf" { { 304 256 320 384 "10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.429 ns) + CELL(0.206 ns) 0.635 ns 7474:inst1\|10~head_lut 2 COMB LCCOMB_X14_Y6_N14 29 " "Info: 2: + IC(0.429 ns) + CELL(0.206 ns) = 0.635 ns; Loc. = LCCOMB_X14_Y6_N14; Fanout = 29; COMB Node = '7474:inst1\|10~head_lut'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.635 ns" { 7474:inst1|10~_emulated 7474:inst1|10~head_lut } "NODE_NAME" } } { "7474.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/7474.bdf" { { 304 256 320 384 "10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.220 ns) + CELL(0.615 ns) 2.470 ns rom:inst5\|Equal30~0 3 COMB LCCOMB_X13_Y6_N24 2 " "Info: 3: + IC(1.220 ns) + CELL(0.615 ns) = 2.470 ns; Loc. = LCCOMB_X13_Y6_N24; Fanout = 2; COMB Node = 'rom:inst5\|Equal30~0'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.835 ns" { 7474:inst1|10~head_lut rom:inst5|Equal30~0 } "NODE_NAME" } } { "../rom/rom.vhd" "" { Text "E:/quartus sy/rom/rom.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.756 ns) + CELL(0.206 ns) 3.432 ns rom:inst5\|Equal30~1 4 COMB LCCOMB_X12_Y6_N2 1 " "Info: 4: + IC(0.756 ns) + CELL(0.206 ns) = 3.432 ns; Loc. = LCCOMB_X12_Y6_N2; Fanout = 1; COMB Node = 'rom:inst5\|Equal30~1'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.962 ns" { rom:inst5|Equal30~0 rom:inst5|Equal30~1 } "NODE_NAME" } } { "../rom/rom.vhd" "" { Text "E:/quartus sy/rom/rom.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 3.540 ns 74273:inst7\|14 5 REG LCFF_X12_Y6_N3 2 " "Info: 5: + IC(0.000 ns) + CELL(0.108 ns) = 3.540 ns; Loc. = LCFF_X12_Y6_N3; Fanout = 2; REG Node = '74273:inst7\|14'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { rom:inst5|Equal30~1 74273:inst7|14 } "NODE_NAME" } } { "74273.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/74273.bdf" { { 648 320 384 728 "14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.135 ns ( 32.06 % ) " "Info: Total cell delay = 1.135 ns ( 32.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.405 ns ( 67.94 % ) " "Info: Total interconnect delay = 2.405 ns ( 67.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.540 ns" { 7474:inst1|10~_emulated 7474:inst1|10~head_lut rom:inst5|Equal30~0 rom:inst5|Equal30~1 74273:inst7|14 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "3.540 ns" { 7474:inst1|10~_emulated {} 7474:inst1|10~head_lut {} rom:inst5|Equal30~0 {} rom:inst5|Equal30~1 {} 74273:inst7|14 {} } { 0.000ns 0.429ns 1.220ns 0.756ns 0.000ns } { 0.000ns 0.206ns 0.615ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-4.368 ns - Smallest " "Info: - Smallest clock skew is -4.368 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 5.072 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 5.072 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 6 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 6; CLK Node = 'clk'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "../sxdl/KZQ.bdf" "" { Schematic "E:/quartus sy/sxdl/KZQ.bdf" { { 528 352 520 544 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.219 ns) + CELL(0.970 ns) 3.289 ns sxdl:inst9\|fstate.st1 2 REG LCFF_X8_Y6_N21 6 " "Info: 2: + IC(1.219 ns) + CELL(0.970 ns) = 3.289 ns; Loc. = LCFF_X8_Y6_N21; Fanout = 6; REG Node = 'sxdl:inst9\|fstate.st1'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.189 ns" { clk sxdl:inst9|fstate.st1 } "NODE_NAME" } } { "../sxdl/sxdl.vhd" "" { Text "E:/quartus sy/sxdl/sxdl.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.117 ns) + CELL(0.666 ns) 5.072 ns 74273:inst7\|14 3 REG LCFF_X12_Y6_N3 2 " "Info: 3: + IC(1.117 ns) + CELL(0.666 ns) = 5.072 ns; Loc. = LCFF_X12_Y6_N3; Fanout = 2; REG Node = '74273:inst7\|14'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.783 ns" { sxdl:inst9|fstate.st1 74273:inst7|14 } "NODE_NAME" } } { "74273.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/74273.bdf" { { 648 320 384 728 "14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.736 ns ( 53.94 % ) " "Info: Total cell delay = 2.736 ns ( 53.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.336 ns ( 46.06 % ) " "Info: Total interconnect delay = 2.336 ns ( 46.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.072 ns" { clk sxdl:inst9|fstate.st1 74273:inst7|14 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "5.072 ns" { clk {} clk~combout {} sxdl:inst9|fstate.st1 {} 74273:inst7|14 {} } { 0.000ns 0.000ns 1.219ns 1.117ns } { 0.000ns 1.100ns 0.970ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 9.440 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 9.440 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 6 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 6; CLK Node = 'clk'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "../sxdl/KZQ.bdf" "" { Schematic "E:/quartus sy/sxdl/KZQ.bdf" { { 528 352 520 544 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.219 ns) + CELL(0.970 ns) 3.289 ns sxdl:inst9\|fstate.st2 2 REG LCFF_X8_Y6_N19 4 " "Info: 2: + IC(1.219 ns) + CELL(0.970 ns) = 3.289 ns; Loc. = LCFF_X8_Y6_N19; Fanout = 4; REG Node = 'sxdl:inst9\|fstate.st2'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.189 ns" { clk sxdl:inst9|fstate.st2 } "NODE_NAME" } } { "../sxdl/sxdl.vhd" "" { Text "E:/quartus sy/sxdl/sxdl.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.750 ns) + CELL(0.206 ns) 5.245 ns sxdl:inst9\|t2 3 COMB LCCOMB_X8_Y6_N30 2 " "Info: 3: + IC(1.750 ns) + CELL(0.206 ns) = 5.245 ns; Loc. = LCCOMB_X8_Y6_N30; Fanout = 2; COMB Node = 'sxdl:inst9\|t2'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.956 ns" { sxdl:inst9|fstate.st2 sxdl:inst9|t2 } "NODE_NAME" } } { "../sxdl/sxdl.vhd" "" { Text "E:/quartus sy/sxdl/sxdl.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.720 ns) + CELL(0.000 ns) 7.965 ns sxdl:inst9\|t2~clkctrl 4 COMB CLKCTRL_G3 5 " "Info: 4: + IC(2.720 ns) + CELL(0.000 ns) = 7.965 ns; Loc. = CLKCTRL_G3; Fanout = 5; COMB Node = 'sxdl:inst9\|t2~clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.720 ns" { sxdl:inst9|t2 sxdl:inst9|t2~clkctrl } "NODE_NAME" } } { "../sxdl/sxdl.vhd" "" { Text "E:/quartus sy/sxdl/sxdl.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.809 ns) + CELL(0.666 ns) 9.440 ns 7474:inst1\|10~_emulated 5 REG LCFF_X14_Y6_N13 1 " "Info: 5: + IC(0.809 ns) + CELL(0.666 ns) = 9.440 ns; Loc. = LCFF_X14_Y6_N13; Fanout = 1; REG Node = '7474:inst1\|10~_emulated'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.475 ns" { sxdl:inst9|t2~clkctrl 7474:inst1|10~_emulated } "NODE_NAME" } } { "7474.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/7474.bdf" { { 304 256 320 384 "10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.942 ns ( 31.17 % ) " "Info: Total cell delay = 2.942 ns ( 31.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.498 ns ( 68.83 % ) " "Info: Total interconnect delay = 6.498 ns ( 68.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "9.440 ns" { clk sxdl:inst9|fstate.st2 sxdl:inst9|t2 sxdl:inst9|t2~clkctrl 7474:inst1|10~_emulated } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "9.440 ns" { clk {} clk~combout {} sxdl:inst9|fstate.st2 {} sxdl:inst9|t2 {} sxdl:inst9|t2~clkctrl {} 7474:inst1|10~_emulated {} } { 0.000ns 0.000ns 1.219ns 1.750ns 2.720ns 0.809ns } { 0.000ns 1.100ns 0.970ns 0.206ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.072 ns" { clk sxdl:inst9|fstate.st1 74273:inst7|14 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "5.072 ns" { clk {} clk~combout {} sxdl:inst9|fstate.st1 {} 74273:inst7|14 {} } { 0.000ns 0.000ns 1.219ns 1.117ns } { 0.000ns 1.100ns 0.970ns 0.666ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "9.440 ns" { clk sxdl:inst9|fstate.st2 sxdl:inst9|t2 sxdl:inst9|t2~clkctrl 7474:inst1|10~_emulated } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "9.440 ns" { clk {} clk~combout {} sxdl:inst9|fstate.st2 {} sxdl:inst9|t2 {} sxdl:inst9|t2~clkctrl {} 7474:inst1|10~_emulated {} } { 0.000ns 0.000ns 1.219ns 1.750ns 2.720ns 0.809ns } { 0.000ns 1.100ns 0.970ns 0.206ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "7474.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/7474.bdf" { { 304 256 320 384 "10" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "74273.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/74273.bdf" { { 648 320 384 728 "14" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "7474.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/7474.bdf" { { 304 256 320 384 "10" "" } } } } { "74273.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/74273.bdf" { { 648 320 384 728 "14" "" } } } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.540 ns" { 7474:inst1|10~_emulated 7474:inst1|10~head_lut rom:inst5|Equal30~0 rom:inst5|Equal30~1 74273:inst7|14 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "3.540 ns" { 7474:inst1|10~_emulated {} 7474:inst1|10~head_lut {} rom:inst5|Equal30~0 {} rom:inst5|Equal30~1 {} 74273:inst7|14 {} } { 0.000ns 0.429ns 1.220ns 0.756ns 0.000ns } { 0.000ns 0.206ns 0.615ns 0.206ns 0.108ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.072 ns" { clk sxdl:inst9|fstate.st1 74273:inst7|14 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "5.072 ns" { clk {} clk~combout {} sxdl:inst9|fstate.st1 {} 74273:inst7|14 {} } { 0.000ns 0.000ns 1.219ns 1.117ns } { 0.000ns 1.100ns 0.970ns 0.666ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "9.440 ns" { clk sxdl:inst9|fstate.st2 sxdl:inst9|t2 sxdl:inst9|t2~clkctrl 7474:inst1|10~_emulated } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "9.440 ns" { clk {} clk~combout {} sxdl:inst9|fstate.st2 {} sxdl:inst9|t2 {} sxdl:inst9|t2~clkctrl {} 7474:inst1|10~_emulated {} } { 0.000ns 0.000ns 1.219ns 1.750ns 2.720ns 0.809ns } { 0.000ns 1.100ns 0.970ns 0.206ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk 9 " "Warning: Circuit may not operate. Detected 9 non-operational path(s) clocked by clock \"clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "sxdl:inst9\|fstate.s_st4 7474:inst3\|9~_emulated clk 1.932 ns " "Info: Found hold time violation between source  pin or register \"sxdl:inst9\|fstate.s_st4\" and destination pin or register \"7474:inst3\|9~_emulated\" for clock \"clk\" (Hold time is 1.932 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "6.727 ns + Largest " "Info: + Largest clock skew is 6.727 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 9.453 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 9.453 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 6 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 6; CLK Node = 'clk'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "../sxdl/KZQ.bdf" "" { Schematic "E:/quartus sy/sxdl/KZQ.bdf" { { 528 352 520 544 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.219 ns) + CELL(0.970 ns) 3.289 ns sxdl:inst9\|fstate.st2 2 REG LCFF_X8_Y6_N19 4 " "Info: 2: + IC(1.219 ns) + CELL(0.970 ns) = 3.289 ns; Loc. = LCFF_X8_Y6_N19; Fanout = 4; REG Node = 'sxdl:inst9\|fstate.st2'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.189 ns" { clk sxdl:inst9|fstate.st2 } "NODE_NAME" } } { "../sxdl/sxdl.vhd" "" { Text "E:/quartus sy/sxdl/sxdl.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.750 ns) + CELL(0.206 ns) 5.245 ns sxdl:inst9\|t2 3 COMB LCCOMB_X8_Y6_N30 2 " "Info: 3: + IC(1.750 ns) + CELL(0.206 ns) = 5.245 ns; Loc. = LCCOMB_X8_Y6_N30; Fanout = 2; COMB Node = 'sxdl:inst9\|t2'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.956 ns" { sxdl:inst9|fstate.st2 sxdl:inst9|t2 } "NODE_NAME" } } { "../sxdl/sxdl.vhd" "" { Text "E:/quartus sy/sxdl/sxdl.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.720 ns) + CELL(0.000 ns) 7.965 ns sxdl:inst9\|t2~clkctrl 4 COMB CLKCTRL_G3 5 " "Info: 4: + IC(2.720 ns) + CELL(0.000 ns) = 7.965 ns; Loc. = CLKCTRL_G3; Fanout = 5; COMB Node = 'sxdl:inst9\|t2~clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.720 ns" { sxdl:inst9|t2 sxdl:inst9|t2~clkctrl } "NODE_NAME" } } { "../sxdl/sxdl.vhd" "" { Text "E:/quartus sy/sxdl/sxdl.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.822 ns) + CELL(0.666 ns) 9.453 ns 7474:inst3\|9~_emulated 5 REG LCFF_X12_Y6_N1 1 " "Info: 5: + IC(0.822 ns) + CELL(0.666 ns) = 9.453 ns; Loc. = LCFF_X12_Y6_N1; Fanout = 1; REG Node = '7474:inst3\|9~_emulated'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.488 ns" { sxdl:inst9|t2~clkctrl 7474:inst3|9~_emulated } "NODE_NAME" } } { "7474.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/7474.bdf" { { 64 256 320 144 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.942 ns ( 31.12 % ) " "Info: Total cell delay = 2.942 ns ( 31.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.511 ns ( 68.88 % ) " "Info: Total interconnect delay = 6.511 ns ( 68.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "9.453 ns" { clk sxdl:inst9|fstate.st2 sxdl:inst9|t2 sxdl:inst9|t2~clkctrl 7474:inst3|9~_emulated } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "9.453 ns" { clk {} clk~combout {} sxdl:inst9|fstate.st2 {} sxdl:inst9|t2 {} sxdl:inst9|t2~clkctrl {} 7474:inst3|9~_emulated {} } { 0.000ns 0.000ns 1.219ns 1.750ns 2.720ns 0.822ns } { 0.000ns 1.100ns 0.970ns 0.206ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.726 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 2.726 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 6 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 6; CLK Node = 'clk'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "../sxdl/KZQ.bdf" "" { Schematic "E:/quartus sy/sxdl/KZQ.bdf" { { 528 352 520 544 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns clk~clkctrl 2 COMB CLKCTRL_G2 3 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 3; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk clk~clkctrl } "NODE_NAME" } } { "../sxdl/KZQ.bdf" "" { Schematic "E:/quartus sy/sxdl/KZQ.bdf" { { 528 352 520 544 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.817 ns) + CELL(0.666 ns) 2.726 ns sxdl:inst9\|fstate.s_st4 3 REG LCFF_X8_Y6_N29 6 " "Info: 3: + IC(0.817 ns) + CELL(0.666 ns) = 2.726 ns; Loc. = LCFF_X8_Y6_N29; Fanout = 6; REG Node = 'sxdl:inst9\|fstate.s_st4'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.483 ns" { clk~clkctrl sxdl:inst9|fstate.s_st4 } "NODE_NAME" } } { "../sxdl/sxdl.vhd" "" { Text "E:/quartus sy/sxdl/sxdl.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.78 % ) " "Info: Total cell delay = 1.766 ns ( 64.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.960 ns ( 35.22 % ) " "Info: Total interconnect delay = 0.960 ns ( 35.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.726 ns" { clk clk~clkctrl sxdl:inst9|fstate.s_st4 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.726 ns" { clk {} clk~combout {} clk~clkctrl {} sxdl:inst9|fstate.s_st4 {} } { 0.000ns 0.000ns 0.143ns 0.817ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "9.453 ns" { clk sxdl:inst9|fstate.st2 sxdl:inst9|t2 sxdl:inst9|t2~clkctrl 7474:inst3|9~_emulated } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "9.453 ns" { clk {} clk~combout {} sxdl:inst9|fstate.st2 {} sxdl:inst9|t2 {} sxdl:inst9|t2~clkctrl {} 7474:inst3|9~_emulated {} } { 0.000ns 0.000ns 1.219ns 1.750ns 2.720ns 0.822ns } { 0.000ns 1.100ns 0.970ns 0.206ns 0.000ns 0.666ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.726 ns" { clk clk~clkctrl sxdl:inst9|fstate.s_st4 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.726 ns" { clk {} clk~combout {} clk~clkctrl {} sxdl:inst9|fstate.s_st4 {} } { 0.000ns 0.000ns 0.143ns 0.817ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "../sxdl/sxdl.vhd" "" { Text "E:/quartus sy/sxdl/sxdl.vhd" 37 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.797 ns - Shortest register register " "Info: - Shortest register to register delay is 4.797 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sxdl:inst9\|fstate.s_st4 1 REG LCFF_X8_Y6_N29 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X8_Y6_N29; Fanout = 6; REG Node = 'sxdl:inst9\|fstate.s_st4'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sxdl:inst9|fstate.s_st4 } "NODE_NAME" } } { "../sxdl/sxdl.vhd" "" { Text "E:/quartus sy/sxdl/sxdl.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.507 ns) + CELL(0.589 ns) 2.096 ns inst20 2 COMB LCCOMB_X13_Y6_N0 3 " "Info: 2: + IC(1.507 ns) + CELL(0.589 ns) = 2.096 ns; Loc. = LCCOMB_X13_Y6_N0; Fanout = 3; COMB Node = 'inst20'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.096 ns" { sxdl:inst9|fstate.s_st4 inst20 } "NODE_NAME" } } { "../sxdl/KZQ.bdf" "" { Schematic "E:/quartus sy/sxdl/KZQ.bdf" { { 216 248 312 264 "inst20" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.380 ns) + CELL(0.206 ns) 2.682 ns 7474:inst2\|10~head_lut 3 COMB LCCOMB_X13_Y6_N26 29 " "Info: 3: + IC(0.380 ns) + CELL(0.206 ns) = 2.682 ns; Loc. = LCCOMB_X13_Y6_N26; Fanout = 29; COMB Node = '7474:inst2\|10~head_lut'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.586 ns" { inst20 7474:inst2|10~head_lut } "NODE_NAME" } } { "7474.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/7474.bdf" { { 304 256 320 384 "10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.413 ns) + CELL(0.206 ns) 3.301 ns rom:inst5\|Equal30~0 4 COMB LCCOMB_X13_Y6_N24 2 " "Info: 4: + IC(0.413 ns) + CELL(0.206 ns) = 3.301 ns; Loc. = LCCOMB_X13_Y6_N24; Fanout = 2; COMB Node = 'rom:inst5\|Equal30~0'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.619 ns" { 7474:inst2|10~head_lut rom:inst5|Equal30~0 } "NODE_NAME" } } { "../rom/rom.vhd" "" { Text "E:/quartus sy/rom/rom.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.764 ns) + CELL(0.624 ns) 4.689 ns 7474:inst3\|9~data_lut 5 COMB LCCOMB_X12_Y6_N0 1 " "Info: 5: + IC(0.764 ns) + CELL(0.624 ns) = 4.689 ns; Loc. = LCCOMB_X12_Y6_N0; Fanout = 1; COMB Node = '7474:inst3\|9~data_lut'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.388 ns" { rom:inst5|Equal30~0 7474:inst3|9~data_lut } "NODE_NAME" } } { "7474.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/7474.bdf" { { 64 256 320 144 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 4.797 ns 7474:inst3\|9~_emulated 6 REG LCFF_X12_Y6_N1 1 " "Info: 6: + IC(0.000 ns) + CELL(0.108 ns) = 4.797 ns; Loc. = LCFF_X12_Y6_N1; Fanout = 1; REG Node = '7474:inst3\|9~_emulated'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { 7474:inst3|9~data_lut 7474:inst3|9~_emulated } "NODE_NAME" } } { "7474.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/7474.bdf" { { 64 256 320 144 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.733 ns ( 36.13 % ) " "Info: Total cell delay = 1.733 ns ( 36.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.064 ns ( 63.87 % ) " "Info: Total interconnect delay = 3.064 ns ( 63.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.797 ns" { sxdl:inst9|fstate.s_st4 inst20 7474:inst2|10~head_lut rom:inst5|Equal30~0 7474:inst3|9~data_lut 7474:inst3|9~_emulated } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "4.797 ns" { sxdl:inst9|fstate.s_st4 {} inst20 {} 7474:inst2|10~head_lut {} rom:inst5|Equal30~0 {} 7474:inst3|9~data_lut {} 7474:inst3|9~_emulated {} } { 0.000ns 1.507ns 0.380ns 0.413ns 0.764ns 0.000ns } { 0.000ns 0.589ns 0.206ns 0.206ns 0.624ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "7474.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/7474.bdf" { { 64 256 320 144 "9" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "9.453 ns" { clk sxdl:inst9|fstate.st2 sxdl:inst9|t2 sxdl:inst9|t2~clkctrl 7474:inst3|9~_emulated } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "9.453 ns" { clk {} clk~combout {} sxdl:inst9|fstate.st2 {} sxdl:inst9|t2 {} sxdl:inst9|t2~clkctrl {} 7474:inst3|9~_emulated {} } { 0.000ns 0.000ns 1.219ns 1.750ns 2.720ns 0.822ns } { 0.000ns 1.100ns 0.970ns 0.206ns 0.000ns 0.666ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.726 ns" { clk clk~clkctrl sxdl:inst9|fstate.s_st4 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.726 ns" { clk {} clk~combout {} clk~clkctrl {} sxdl:inst9|fstate.s_st4 {} } { 0.000ns 0.000ns 0.143ns 0.817ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.797 ns" { sxdl:inst9|fstate.s_st4 inst20 7474:inst2|10~head_lut rom:inst5|Equal30~0 7474:inst3|9~data_lut 7474:inst3|9~_emulated } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "4.797 ns" { sxdl:inst9|fstate.s_st4 {} inst20 {} 7474:inst2|10~head_lut {} rom:inst5|Equal30~0 {} 7474:inst3|9~data_lut {} 7474:inst3|9~_emulated {} } { 0.000ns 1.507ns 0.380ns 0.413ns 0.764ns 0.000ns } { 0.000ns 0.589ns 0.206ns 0.206ns 0.624ns 0.108ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "sxdl:inst9\|fstate.idle dp clk 6.184 ns register " "Info: tsu for register \"sxdl:inst9\|fstate.idle\" (data pin = \"dp\", clock pin = \"clk\") is 6.184 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.950 ns + Longest pin register " "Info: + Longest pin to register delay is 8.950 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.944 ns) 0.944 ns dp 1 PIN PIN_51 8 " "Info: 1: + IC(0.000 ns) + CELL(0.944 ns) = 0.944 ns; Loc. = PIN_51; Fanout = 8; PIN Node = 'dp'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { dp } "NODE_NAME" } } { "../sxdl/KZQ.bdf" "" { Schematic "E:/quartus sy/sxdl/KZQ.bdf" { { 560 352 520 576 "dp" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.312 ns) + CELL(0.624 ns) 7.880 ns sxdl:inst9\|Selector0~0 2 COMB LCCOMB_X8_Y6_N26 1 " "Info: 2: + IC(6.312 ns) + CELL(0.624 ns) = 7.880 ns; Loc. = LCCOMB_X8_Y6_N26; Fanout = 1; COMB Node = 'sxdl:inst9\|Selector0~0'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.936 ns" { dp sxdl:inst9|Selector0~0 } "NODE_NAME" } } { "../sxdl/sxdl.vhd" "" { Text "E:/quartus sy/sxdl/sxdl.vhd" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.373 ns) + CELL(0.589 ns) 8.842 ns sxdl:inst9\|Selector0~1 3 COMB LCCOMB_X8_Y6_N6 1 " "Info: 3: + IC(0.373 ns) + CELL(0.589 ns) = 8.842 ns; Loc. = LCCOMB_X8_Y6_N6; Fanout = 1; COMB Node = 'sxdl:inst9\|Selector0~1'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.962 ns" { sxdl:inst9|Selector0~0 sxdl:inst9|Selector0~1 } "NODE_NAME" } } { "../sxdl/sxdl.vhd" "" { Text "E:/quartus sy/sxdl/sxdl.vhd" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 8.950 ns sxdl:inst9\|fstate.idle 4 REG LCFF_X8_Y6_N7 2 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 8.950 ns; Loc. = LCFF_X8_Y6_N7; Fanout = 2; REG Node = 'sxdl:inst9\|fstate.idle'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { sxdl:inst9|Selector0~1 sxdl:inst9|fstate.idle } "NODE_NAME" } } { "../sxdl/sxdl.vhd" "" { Text "E:/quartus sy/sxdl/sxdl.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.265 ns ( 25.31 % ) " "Info: Total cell delay = 2.265 ns ( 25.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.685 ns ( 74.69 % ) " "Info: Total interconnect delay = 6.685 ns ( 74.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "8.950 ns" { dp sxdl:inst9|Selector0~0 sxdl:inst9|Selector0~1 sxdl:inst9|fstate.idle } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "8.950 ns" { dp {} dp~combout {} sxdl:inst9|Selector0~0 {} sxdl:inst9|Selector0~1 {} sxdl:inst9|fstate.idle {} } { 0.000ns 0.000ns 6.312ns 0.373ns 0.000ns } { 0.000ns 0.944ns 0.624ns 0.589ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "../sxdl/sxdl.vhd" "" { Text "E:/quartus sy/sxdl/sxdl.vhd" 37 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.726 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.726 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 6 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 6; CLK Node = 'clk'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "../sxdl/KZQ.bdf" "" { Schematic "E:/quartus sy/sxdl/KZQ.bdf" { { 528 352 520 544 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns clk~clkctrl 2 COMB CLKCTRL_G2 3 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 3; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk clk~clkctrl } "NODE_NAME" } } { "../sxdl/KZQ.bdf" "" { Schematic "E:/quartus sy/sxdl/KZQ.bdf" { { 528 352 520 544 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.817 ns) + CELL(0.666 ns) 2.726 ns sxdl:inst9\|fstate.idle 3 REG LCFF_X8_Y6_N7 2 " "Info: 3: + IC(0.817 ns) + CELL(0.666 ns) = 2.726 ns; Loc. = LCFF_X8_Y6_N7; Fanout = 2; REG Node = 'sxdl:inst9\|fstate.idle'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.483 ns" { clk~clkctrl sxdl:inst9|fstate.idle } "NODE_NAME" } } { "../sxdl/sxdl.vhd" "" { Text "E:/quartus sy/sxdl/sxdl.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.78 % ) " "Info: Total cell delay = 1.766 ns ( 64.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.960 ns ( 35.22 % ) " "Info: Total interconnect delay = 0.960 ns ( 35.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.726 ns" { clk clk~clkctrl sxdl:inst9|fstate.idle } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.726 ns" { clk {} clk~combout {} clk~clkctrl {} sxdl:inst9|fstate.idle {} } { 0.000ns 0.000ns 0.143ns 0.817ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "8.950 ns" { dp sxdl:inst9|Selector0~0 sxdl:inst9|Selector0~1 sxdl:inst9|fstate.idle } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "8.950 ns" { dp {} dp~combout {} sxdl:inst9|Selector0~0 {} sxdl:inst9|Selector0~1 {} sxdl:inst9|fstate.idle {} } { 0.000ns 0.000ns 6.312ns 0.373ns 0.000ns } { 0.000ns 0.944ns 0.624ns 0.589ns 0.108ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.726 ns" { clk clk~clkctrl sxdl:inst9|fstate.idle } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.726 ns" { clk {} clk~combout {} clk~clkctrl {} sxdl:inst9|fstate.idle {} } { 0.000ns 0.000ns 0.143ns 0.817ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk a4 7474:inst1\|9~_emulated 17.339 ns register " "Info: tco from clock \"clk\" to destination pin \"a4\" through register \"7474:inst1\|9~_emulated\" is 17.339 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 9.446 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 9.446 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 6 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 6; CLK Node = 'clk'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "../sxdl/KZQ.bdf" "" { Schematic "E:/quartus sy/sxdl/KZQ.bdf" { { 528 352 520 544 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.219 ns) + CELL(0.970 ns) 3.289 ns sxdl:inst9\|fstate.st2 2 REG LCFF_X8_Y6_N19 4 " "Info: 2: + IC(1.219 ns) + CELL(0.970 ns) = 3.289 ns; Loc. = LCFF_X8_Y6_N19; Fanout = 4; REG Node = 'sxdl:inst9\|fstate.st2'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.189 ns" { clk sxdl:inst9|fstate.st2 } "NODE_NAME" } } { "../sxdl/sxdl.vhd" "" { Text "E:/quartus sy/sxdl/sxdl.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.750 ns) + CELL(0.206 ns) 5.245 ns sxdl:inst9\|t2 3 COMB LCCOMB_X8_Y6_N30 2 " "Info: 3: + IC(1.750 ns) + CELL(0.206 ns) = 5.245 ns; Loc. = LCCOMB_X8_Y6_N30; Fanout = 2; COMB Node = 'sxdl:inst9\|t2'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.956 ns" { sxdl:inst9|fstate.st2 sxdl:inst9|t2 } "NODE_NAME" } } { "../sxdl/sxdl.vhd" "" { Text "E:/quartus sy/sxdl/sxdl.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.720 ns) + CELL(0.000 ns) 7.965 ns sxdl:inst9\|t2~clkctrl 4 COMB CLKCTRL_G3 5 " "Info: 4: + IC(2.720 ns) + CELL(0.000 ns) = 7.965 ns; Loc. = CLKCTRL_G3; Fanout = 5; COMB Node = 'sxdl:inst9\|t2~clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.720 ns" { sxdl:inst9|t2 sxdl:inst9|t2~clkctrl } "NODE_NAME" } } { "../sxdl/sxdl.vhd" "" { Text "E:/quartus sy/sxdl/sxdl.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.815 ns) + CELL(0.666 ns) 9.446 ns 7474:inst1\|9~_emulated 5 REG LCFF_X17_Y6_N1 1 " "Info: 5: + IC(0.815 ns) + CELL(0.666 ns) = 9.446 ns; Loc. = LCFF_X17_Y6_N1; Fanout = 1; REG Node = '7474:inst1\|9~_emulated'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.481 ns" { sxdl:inst9|t2~clkctrl 7474:inst1|9~_emulated } "NODE_NAME" } } { "7474.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/7474.bdf" { { 64 256 320 144 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.942 ns ( 31.15 % ) " "Info: Total cell delay = 2.942 ns ( 31.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.504 ns ( 68.85 % ) " "Info: Total interconnect delay = 6.504 ns ( 68.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "9.446 ns" { clk sxdl:inst9|fstate.st2 sxdl:inst9|t2 sxdl:inst9|t2~clkctrl 7474:inst1|9~_emulated } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "9.446 ns" { clk {} clk~combout {} sxdl:inst9|fstate.st2 {} sxdl:inst9|t2 {} sxdl:inst9|t2~clkctrl {} 7474:inst1|9~_emulated {} } { 0.000ns 0.000ns 1.219ns 1.750ns 2.720ns 0.815ns } { 0.000ns 1.100ns 0.970ns 0.206ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "7474.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/7474.bdf" { { 64 256 320 144 "9" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.589 ns + Longest register pin " "Info: + Longest register to pin delay is 7.589 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 7474:inst1\|9~_emulated 1 REG LCFF_X17_Y6_N1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X17_Y6_N1; Fanout = 1; REG Node = '7474:inst1\|9~_emulated'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { 7474:inst1|9~_emulated } "NODE_NAME" } } { "7474.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/7474.bdf" { { 64 256 320 144 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.478 ns) + CELL(0.206 ns) 1.684 ns 7474:inst1\|9~head_lut 2 COMB LCCOMB_X12_Y6_N12 30 " "Info: 2: + IC(1.478 ns) + CELL(0.206 ns) = 1.684 ns; Loc. = LCCOMB_X12_Y6_N12; Fanout = 30; COMB Node = '7474:inst1\|9~head_lut'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.684 ns" { 7474:inst1|9~_emulated 7474:inst1|9~head_lut } "NODE_NAME" } } { "7474.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/7474.bdf" { { 64 256 320 144 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.849 ns) + CELL(3.056 ns) 7.589 ns a4 3 PIN PIN_93 0 " "Info: 3: + IC(2.849 ns) + CELL(3.056 ns) = 7.589 ns; Loc. = PIN_93; Fanout = 0; PIN Node = 'a4'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.905 ns" { 7474:inst1|9~head_lut a4 } "NODE_NAME" } } { "../sxdl/KZQ.bdf" "" { Schematic "E:/quartus sy/sxdl/KZQ.bdf" { { -8 600 776 8 "a4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.262 ns ( 42.98 % ) " "Info: Total cell delay = 3.262 ns ( 42.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.327 ns ( 57.02 % ) " "Info: Total interconnect delay = 4.327 ns ( 57.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.589 ns" { 7474:inst1|9~_emulated 7474:inst1|9~head_lut a4 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "7.589 ns" { 7474:inst1|9~_emulated {} 7474:inst1|9~head_lut {} a4 {} } { 0.000ns 1.478ns 2.849ns } { 0.000ns 0.206ns 3.056ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "9.446 ns" { clk sxdl:inst9|fstate.st2 sxdl:inst9|t2 sxdl:inst9|t2~clkctrl 7474:inst1|9~_emulated } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "9.446 ns" { clk {} clk~combout {} sxdl:inst9|fstate.st2 {} sxdl:inst9|t2 {} sxdl:inst9|t2~clkctrl {} 7474:inst1|9~_emulated {} } { 0.000ns 0.000ns 1.219ns 1.750ns 2.720ns 0.815ns } { 0.000ns 1.100ns 0.970ns 0.206ns 0.000ns 0.666ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.589 ns" { 7474:inst1|9~_emulated 7474:inst1|9~head_lut a4 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "7.589 ns" { 7474:inst1|9~_emulated {} 7474:inst1|9~head_lut {} a4 {} } { 0.000ns 1.478ns 2.849ns } { 0.000ns 0.206ns 3.056ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "KWE a4 13.653 ns Longest " "Info: Longest tpd from source pin \"KWE\" to destination pin \"a4\" is 13.653 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.934 ns) 0.934 ns KWE 1 PIN PIN_57 3 " "Info: 1: + IC(0.000 ns) + CELL(0.934 ns) = 0.934 ns; Loc. = PIN_57; Fanout = 3; PIN Node = 'KWE'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { KWE } "NODE_NAME" } } { "../sxdl/KZQ.bdf" "" { Schematic "E:/quartus sy/sxdl/KZQ.bdf" { { -208 328 344 -40 "KWE" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.191 ns) + CELL(0.623 ns) 7.748 ns 7474:inst1\|9~head_lut 2 COMB LCCOMB_X12_Y6_N12 30 " "Info: 2: + IC(6.191 ns) + CELL(0.623 ns) = 7.748 ns; Loc. = LCCOMB_X12_Y6_N12; Fanout = 30; COMB Node = '7474:inst1\|9~head_lut'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.814 ns" { KWE 7474:inst1|9~head_lut } "NODE_NAME" } } { "7474.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/7474.bdf" { { 64 256 320 144 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.849 ns) + CELL(3.056 ns) 13.653 ns a4 3 PIN PIN_93 0 " "Info: 3: + IC(2.849 ns) + CELL(3.056 ns) = 13.653 ns; Loc. = PIN_93; Fanout = 0; PIN Node = 'a4'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.905 ns" { 7474:inst1|9~head_lut a4 } "NODE_NAME" } } { "../sxdl/KZQ.bdf" "" { Schematic "E:/quartus sy/sxdl/KZQ.bdf" { { -8 600 776 8 "a4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.613 ns ( 33.79 % ) " "Info: Total cell delay = 4.613 ns ( 33.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.040 ns ( 66.21 % ) " "Info: Total interconnect delay = 9.040 ns ( 66.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "13.653 ns" { KWE 7474:inst1|9~head_lut a4 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "13.653 ns" { KWE {} KWE~combout {} 7474:inst1|9~head_lut {} a4 {} } { 0.000ns 0.000ns 6.191ns 2.849ns } { 0.000ns 0.934ns 0.623ns 3.056ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "74273:inst\|14 IR7 clk 7.095 ns register " "Info: th for register \"74273:inst\|14\" (data pin = \"IR7\", clock pin = \"clk\") is 7.095 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 9.964 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 9.964 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 6 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 6; CLK Node = 'clk'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "../sxdl/KZQ.bdf" "" { Schematic "E:/quartus sy/sxdl/KZQ.bdf" { { 528 352 520 544 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.219 ns) + CELL(0.970 ns) 3.289 ns sxdl:inst9\|fstate.st1 2 REG LCFF_X8_Y6_N21 6 " "Info: 2: + IC(1.219 ns) + CELL(0.970 ns) = 3.289 ns; Loc. = LCFF_X8_Y6_N21; Fanout = 6; REG Node = 'sxdl:inst9\|fstate.st1'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.189 ns" { clk sxdl:inst9|fstate.st1 } "NODE_NAME" } } { "../sxdl/sxdl.vhd" "" { Text "E:/quartus sy/sxdl/sxdl.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.117 ns) + CELL(0.970 ns) 5.376 ns 74273:inst7\|14 3 REG LCFF_X12_Y6_N3 2 " "Info: 3: + IC(1.117 ns) + CELL(0.970 ns) = 5.376 ns; Loc. = LCFF_X12_Y6_N3; Fanout = 2; REG Node = '74273:inst7\|14'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.087 ns" { sxdl:inst9|fstate.st1 74273:inst7|14 } "NODE_NAME" } } { "74273.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/74273.bdf" { { 648 320 384 728 "14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.445 ns) + CELL(0.206 ns) 6.027 ns inst18 4 COMB LCCOMB_X12_Y6_N30 1 " "Info: 4: + IC(0.445 ns) + CELL(0.206 ns) = 6.027 ns; Loc. = LCCOMB_X12_Y6_N30; Fanout = 1; COMB Node = 'inst18'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.651 ns" { 74273:inst7|14 inst18 } "NODE_NAME" } } { "../sxdl/KZQ.bdf" "" { Schematic "E:/quartus sy/sxdl/KZQ.bdf" { { 424 112 176 472 "inst18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.444 ns) + CELL(0.000 ns) 8.471 ns inst18~clkctrl 5 COMB CLKCTRL_G4 3 " "Info: 5: + IC(2.444 ns) + CELL(0.000 ns) = 8.471 ns; Loc. = CLKCTRL_G4; Fanout = 3; COMB Node = 'inst18~clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.444 ns" { inst18 inst18~clkctrl } "NODE_NAME" } } { "../sxdl/KZQ.bdf" "" { Schematic "E:/quartus sy/sxdl/KZQ.bdf" { { 424 112 176 472 "inst18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.827 ns) + CELL(0.666 ns) 9.964 ns 74273:inst\|14 6 REG LCFF_X13_Y6_N13 1 " "Info: 6: + IC(0.827 ns) + CELL(0.666 ns) = 9.964 ns; Loc. = LCFF_X13_Y6_N13; Fanout = 1; REG Node = '74273:inst\|14'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.493 ns" { inst18~clkctrl 74273:inst|14 } "NODE_NAME" } } { "74273.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/74273.bdf" { { 648 320 384 728 "14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.912 ns ( 39.26 % ) " "Info: Total cell delay = 3.912 ns ( 39.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.052 ns ( 60.74 % ) " "Info: Total interconnect delay = 6.052 ns ( 60.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "9.964 ns" { clk sxdl:inst9|fstate.st1 74273:inst7|14 inst18 inst18~clkctrl 74273:inst|14 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "9.964 ns" { clk {} clk~combout {} sxdl:inst9|fstate.st1 {} 74273:inst7|14 {} inst18 {} inst18~clkctrl {} 74273:inst|14 {} } { 0.000ns 0.000ns 1.219ns 1.117ns 0.445ns 2.444ns 0.827ns } { 0.000ns 1.100ns 0.970ns 0.970ns 0.206ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "74273.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/74273.bdf" { { 648 320 384 728 "14" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.175 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.175 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns IR7 1 PIN PIN_88 1 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_88; Fanout = 1; PIN Node = 'IR7'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR7 } "NODE_NAME" } } { "../sxdl/KZQ.bdf" "" { Schematic "E:/quartus sy/sxdl/KZQ.bdf" { { 8 48 64 176 "IR7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.605 ns) + CELL(0.460 ns) 3.175 ns 74273:inst\|14 2 REG LCFF_X13_Y6_N13 1 " "Info: 2: + IC(1.605 ns) + CELL(0.460 ns) = 3.175 ns; Loc. = LCFF_X13_Y6_N13; Fanout = 1; REG Node = '74273:inst\|14'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.065 ns" { IR7 74273:inst|14 } "NODE_NAME" } } { "74273.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/74273.bdf" { { 648 320 384 728 "14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.570 ns ( 49.45 % ) " "Info: Total cell delay = 1.570 ns ( 49.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.605 ns ( 50.55 % ) " "Info: Total interconnect delay = 1.605 ns ( 50.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.175 ns" { IR7 74273:inst|14 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "3.175 ns" { IR7 {} IR7~combout {} 74273:inst|14 {} } { 0.000ns 0.000ns 1.605ns } { 0.000ns 1.110ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "9.964 ns" { clk sxdl:inst9|fstate.st1 74273:inst7|14 inst18 inst18~clkctrl 74273:inst|14 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "9.964 ns" { clk {} clk~combout {} sxdl:inst9|fstate.st1 {} 74273:inst7|14 {} inst18 {} inst18~clkctrl {} 74273:inst|14 {} } { 0.000ns 0.000ns 1.219ns 1.117ns 0.445ns 2.444ns 0.827ns } { 0.000ns 1.100ns 0.970ns 0.970ns 0.206ns 0.000ns 0.666ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.175 ns" { IR7 74273:inst|14 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "3.175 ns" { IR7 {} IR7~combout {} 74273:inst|14 {} } { 0.000ns 0.000ns 1.605ns } { 0.000ns 1.110ns 0.460ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 9 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "197 " "Info: Peak virtual memory: 197 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 21 17:34:08 2021 " "Info: Processing ended: Sun Mar 21 17:34:08 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
