two_reg: 
	../func_extract /workspace/research/ILA/autoGenILA/src/func_extract/test/two_reg/two_reg_yosys.v.clean /workspace/research/ILA/autoGenILA/src/func_extract/test/two_reg/two_reg_as.txt 0

word:
	../func_extract /workspace/research/ILA/autoGenILA/src/func_extract/test/word_adder 0#make sure design.v is cleaned with taint_gen!

pid:
	../func_extract /workspace/research/ILA/autoGenILA/src/func_extract/test/PID 1

pidc:
	../func_extract /workspace/research/ILA/autoGenILA/src/func_extract/test/PID 0#make sure design.v is cleaned with taint_gen!

tmp:
	../func_extract /workspace/research/ILA/autoGenILA/src/func_extract/test/tmp/tmp.v /workspace/research/ILA/autoGenILA/src/func_extract/test/tmp/as.txt 1

ad:
	../func_extract /workspace/research/ILA/autoGenILA/src/func_extract/test/advanced 0#make sure design.v is cleaned with taint_gen!

ad1:
	../func_extract /workspace/research/ILA/autoGenILA/src/func_extract/test/advanced 1

ex:
	../func_extract /workspace/research/ILA/autoGenILA/src/func_extract/test/expand_key 0#make sure design.v is cleaned with taint_gen!

ex1:
	../func_extract /workspace/research/ILA/autoGenILA/src/func_extract/test/expand_key 1

s:
	../func_extract /workspace/research/ILA/autoGenILA/src/func_extract/test/aes_s 0#make sure design.v is cleaned with taint_gen!

s1:
	../func_extract /workspace/research/ILA/autoGenILA/src/func_extract/test/aes_s 1

ss:
	../func_extract /workspace/research/ILA/autoGenILA/src/func_extract/test/aes_short_s 0#make sure design.v is cleaned with taint_gen!

ss1:
	../func_extract /workspace/research/ILA/autoGenILA/src/func_extract/test/aes_short_s 1

aes1:
	../func_extract /workspace/research/ILA/autoGenILA/src/func_extract/test/aes 1

aes:
	../func_extract /workspace/research/ILA/autoGenILA/src/func_extract/test/aes 0
