# Reading pref.tcl
do run.do
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:26:03 on Apr 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../definitions.sv 
# -- Compiling package definitions
# 
# Top level modules:
# 	--none--
# End time: 12:26:03 on Apr 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:26:03 on Apr 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../isa.sv 
# -- Compiling package isa
# 
# Top level modules:
# 	--none--
# End time: 12:26:03 on Apr 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:26:03 on Apr 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../memory.sv 
# -- Compiling module Memory
# 
# Top level modules:
# 	Memory
# End time: 12:26:03 on Apr 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:26:03 on Apr 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../activation_function.sv 
# -- Compiling package activation_function_sv_unit
# -- Importing package definitions
# -- Compiling module ActivationFunction
# 
# Top level modules:
# 	ActivationFunction
# End time: 12:26:03 on Apr 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:26:03 on Apr 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../adder.sv 
# -- Compiling module Adder
# 
# Top level modules:
# 	Adder
# End time: 12:26:03 on Apr 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:26:03 on Apr 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../address_register.sv 
# -- Compiling module AdressRegister
# 
# Top level modules:
# 	AdressRegister
# End time: 12:26:03 on Apr 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:26:03 on Apr 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../controller.sv 
# ** Warning: ../controller.sv(8): (vlog-13314) Defaulting port 'inst_data' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Error: ../controller.sv(93): (vlog-2730) Undefined variable: 'repeat_update'.
# ** Error: (vlog-13069) ../controller.sv(95): near "else": syntax error, unexpected else.
# End time: 12:26:04 on Apr 23,2022, Elapsed time: 0:00:01
# Errors: 2, Warnings: 1
# ** Error: C:/ProgramFiles/QuartusPrime/20.1.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./run.do line 17
# C:/ProgramFiles/QuartusPrime/20.1.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -sv -work work +incdir+../ {../controller.sv}"
do run.do
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:27:06 on Apr 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../definitions.sv 
# -- Compiling package definitions
# 
# Top level modules:
# 	--none--
# End time: 12:27:07 on Apr 23,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:27:07 on Apr 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../isa.sv 
# -- Compiling package isa
# 
# Top level modules:
# 	--none--
# End time: 12:27:07 on Apr 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:27:07 on Apr 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../memory.sv 
# -- Compiling module Memory
# 
# Top level modules:
# 	Memory
# End time: 12:27:07 on Apr 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:27:07 on Apr 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../activation_function.sv 
# -- Compiling package activation_function_sv_unit
# -- Importing package definitions
# -- Compiling module ActivationFunction
# 
# Top level modules:
# 	ActivationFunction
# End time: 12:27:07 on Apr 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:27:07 on Apr 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../adder.sv 
# -- Compiling module Adder
# 
# Top level modules:
# 	Adder
# End time: 12:27:07 on Apr 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:27:07 on Apr 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../address_register.sv 
# -- Compiling module AdressRegister
# 
# Top level modules:
# 	AdressRegister
# End time: 12:27:07 on Apr 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:27:07 on Apr 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../controller.sv 
# ** Warning: ../controller.sv(8): (vlog-13314) Defaulting port 'inst_data' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Error: (vlog-13069) ../controller.sv(95): near "else": syntax error, unexpected else.
# End time: 12:27:07 on Apr 23,2022, Elapsed time: 0:00:00
# Errors: 1, Warnings: 1
# ** Error: C:/ProgramFiles/QuartusPrime/20.1.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./run.do line 17
# C:/ProgramFiles/QuartusPrime/20.1.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -sv -work work +incdir+../ {../controller.sv}"
do run.do
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:43:36 on Apr 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../definitions.sv 
# -- Compiling package definitions
# 
# Top level modules:
# 	--none--
# End time: 12:43:36 on Apr 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:43:36 on Apr 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../isa.sv 
# -- Compiling package isa
# 
# Top level modules:
# 	--none--
# End time: 12:43:36 on Apr 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:43:36 on Apr 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../memory.sv 
# -- Compiling module Memory
# 
# Top level modules:
# 	Memory
# End time: 12:43:36 on Apr 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:43:36 on Apr 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../activation_function.sv 
# -- Compiling package activation_function_sv_unit
# -- Importing package definitions
# -- Compiling module ActivationFunction
# 
# Top level modules:
# 	ActivationFunction
# End time: 12:43:36 on Apr 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:43:36 on Apr 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../adder.sv 
# -- Compiling module Adder
# 
# Top level modules:
# 	Adder
# End time: 12:43:36 on Apr 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:43:36 on Apr 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../address_register.sv 
# -- Compiling module AdressRegister
# 
# Top level modules:
# 	AdressRegister
# End time: 12:43:37 on Apr 23,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:43:37 on Apr 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../controller.sv 
# ** Warning: ../controller.sv(8): (vlog-13314) Defaulting port 'inst_data' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling package controller_sv_unit
# -- Importing package definitions
# -- Importing package isa
# -- Compiling module Controller
# ** Warning: ../controller.sv(8): (vlog-13314) Defaulting port 'inst_data' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Error (suppressible): (vlog-13276) ../controller.sv(94): Could not find field/method name (repeat_inst_packet) in 'inst_data' of 'inst_data.repeat_inst_packet.length'.
# ** Error (suppressible): ../controller.sv(144): (vlog-7033) Variable 'repeat_counter' driven in a combinational block, may not be driven by any other process. See ../controller.sv(94).
# ** Error (suppressible): ../controller.sv(164): (vlog-7033) Variable 'repeat_counter' driven in a combinational block, may not be driven by any other process. See ../controller.sv(94).
# ** Error (suppressible): ../controller.sv(184): (vlog-7033) Variable 'repeat_counter' driven in a combinational block, may not be driven by any other process. See ../controller.sv(94).
# ** Error (suppressible): ../controller.sv(204): (vlog-7033) Variable 'repeat_counter' driven in a combinational block, may not be driven by any other process. See ../controller.sv(94).
# ** Error (suppressible): ../controller.sv(224): (vlog-7033) Variable 'repeat_counter' driven in a combinational block, may not be driven by any other process. See ../controller.sv(94).
# ** Error (suppressible): ../controller.sv(244): (vlog-7033) Variable 'repeat_counter' driven in a combinational block, may not be driven by any other process. See ../controller.sv(94).
# ** Error (suppressible): ../controller.sv(264): (vlog-7033) Variable 'repeat_counter' driven in a combinational block, may not be driven by any other process. See ../controller.sv(94).
# ** Error (suppressible): ../controller.sv(284): (vlog-7033) Variable 'repeat_counter' driven in a combinational block, may not be driven by any other process. See ../controller.sv(94).
# ** Error (suppressible): ../controller.sv(304): (vlog-7033) Variable 'repeat_counter' driven in a combinational block, may not be driven by any other process. See ../controller.sv(94).
# ** Error (suppressible): ../controller.sv(324): (vlog-7033) Variable 'repeat_counter' driven in a combinational block, may not be driven by any other process. See ../controller.sv(94).
# End time: 12:43:37 on Apr 23,2022, Elapsed time: 0:00:00
# Errors: 11, Warnings: 2
# ** Error: C:/ProgramFiles/QuartusPrime/20.1.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./run.do line 17
# C:/ProgramFiles/QuartusPrime/20.1.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -sv -work work +incdir+../ {../controller.sv}"
do run.do
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:53:17 on Apr 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../definitions.sv 
# -- Compiling package definitions
# 
# Top level modules:
# 	--none--
# End time: 12:53:17 on Apr 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:53:17 on Apr 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../isa.sv 
# -- Compiling package isa
# 
# Top level modules:
# 	--none--
# End time: 12:53:17 on Apr 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:53:17 on Apr 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../memory.sv 
# -- Compiling module Memory
# 
# Top level modules:
# 	Memory
# End time: 12:53:18 on Apr 23,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:53:18 on Apr 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../activation_function.sv 
# -- Compiling package activation_function_sv_unit
# -- Importing package definitions
# -- Compiling module ActivationFunction
# 
# Top level modules:
# 	ActivationFunction
# End time: 12:53:18 on Apr 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:53:18 on Apr 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../adder.sv 
# -- Compiling module Adder
# 
# Top level modules:
# 	Adder
# End time: 12:53:18 on Apr 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:53:18 on Apr 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../address_register.sv 
# -- Compiling module AdressRegister
# 
# Top level modules:
# 	AdressRegister
# End time: 12:53:18 on Apr 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:53:18 on Apr 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../controller.sv 
# ** Warning: ../controller.sv(8): (vlog-13314) Defaulting port 'inst_data' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling package controller_sv_unit
# -- Importing package definitions
# -- Importing package isa
# -- Compiling module Controller
# ** Warning: ../controller.sv(8): (vlog-13314) Defaulting port 'inst_data' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Error (suppressible): (vlog-13276) ../controller.sv(94): Could not find field/method name (repeat_inst_packet) in 'inst_data' of 'inst_data.repeat_inst_packet.length'.
# End time: 12:53:18 on Apr 23,2022, Elapsed time: 0:00:00
# Errors: 1, Warnings: 2
# ** Error: C:/ProgramFiles/QuartusPrime/20.1.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./run.do line 17
# C:/ProgramFiles/QuartusPrime/20.1.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -sv -work work +incdir+../ {../controller.sv}"
do run.do
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:09:43 on Apr 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../definitions.sv 
# -- Compiling package definitions
# 
# Top level modules:
# 	--none--
# End time: 13:09:43 on Apr 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:09:43 on Apr 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../isa.sv 
# -- Compiling package isa
# 
# Top level modules:
# 	--none--
# End time: 13:09:44 on Apr 23,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:09:44 on Apr 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../memory.sv 
# -- Compiling module Memory
# 
# Top level modules:
# 	Memory
# End time: 13:09:44 on Apr 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:09:44 on Apr 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../activation_function.sv 
# -- Compiling package activation_function_sv_unit
# -- Importing package definitions
# -- Compiling module ActivationFunction
# 
# Top level modules:
# 	ActivationFunction
# End time: 13:09:44 on Apr 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:09:44 on Apr 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../adder.sv 
# -- Compiling module Adder
# 
# Top level modules:
# 	Adder
# End time: 13:09:44 on Apr 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:09:44 on Apr 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../address_register.sv 
# -- Compiling module AdressRegister
# 
# Top level modules:
# 	AdressRegister
# End time: 13:09:44 on Apr 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:09:44 on Apr 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../controller.sv 
# ** Warning: ../controller.sv(8): (vlog-13314) Defaulting port 'inst_data' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling package controller_sv_unit
# -- Importing package definitions
# -- Importing package isa
# -- Compiling module Controller
# ** Warning: ../controller.sv(8): (vlog-13314) Defaulting port 'inst_data' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	Controller
# End time: 13:09:44 on Apr 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:09:44 on Apr 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../mac_unit.sv 
# -- Compiling package mac_unit_sv_unit
# -- Importing package definitions
# -- Compiling module MacUnit
# 
# Top level modules:
# 	MacUnit
# End time: 13:09:44 on Apr 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:09:44 on Apr 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../serializer.sv 
# -- Compiling module Serializer
# 
# Top level modules:
# 	Serializer
# End time: 13:09:44 on Apr 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:09:44 on Apr 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../neural_network.sv 
# -- Compiling package neural_network_sv_unit
# -- Importing package definitions
# -- Compiling module NeuralNetwork
# 
# Top level modules:
# 	NeuralNetwork
# End time: 13:09:44 on Apr 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:09:44 on Apr 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../testbenches" ../testbenches/testbench.sv 
# -- Compiling package testbench_sv_unit
# -- Importing package definitions
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 13:09:45 on Apr 23,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vsim -t 1ns -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 13:09:45 on Apr 23,2022
# Loading sv_std.std
# Loading work.definitions
# Loading work.testbench_sv_unit
# Loading work.testbench
# Loading work.neural_network_sv_unit
# Loading work.NeuralNetwork
# Loading work.Memory
# Loading work.Adder
# Loading work.Serializer
# Loading work.activation_function_sv_unit
# Loading work.ActivationFunction
# Loading work.isa
# Loading work.controller_sv_unit
# Loading work.Controller
# Loading work.mac_unit_sv_unit
# Loading work.MacUnit
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'inst_mem'.  Expected 6, found 5.
#    Time: 0 ns  Iteration: 0  Instance: /testbench/nn/inst_mem File: ../neural_network.sv Line: 144
# ** Warning: (vsim-3722) ../neural_network.sv(144): [TFMPC] - Missing connection for port 'data_in'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (8) for port 'inst_write_addr'. The port definition is at: ../controller.sv(10).
#    Time: 0 ns  Iteration: 0  Instance: /testbench/nn/controller File: ../neural_network.sv Line: 154
# 4
# 12
# 12
# 12
# unsigned
# fx
# fx_prod_full
# act_a_fx
# act_b_fx
# fx_prod
# 1
# 0
# 1
# 0 ns
# 200 ns
do run.do
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:18:20 on Apr 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../definitions.sv 
# -- Compiling package definitions
# 
# Top level modules:
# 	--none--
# End time: 13:18:20 on Apr 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:18:20 on Apr 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../isa.sv 
# -- Compiling package isa
# 
# Top level modules:
# 	--none--
# End time: 13:18:20 on Apr 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:18:20 on Apr 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../memory.sv 
# -- Compiling module Memory
# 
# Top level modules:
# 	Memory
# End time: 13:18:21 on Apr 23,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:18:21 on Apr 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../activation_function.sv 
# -- Compiling package activation_function_sv_unit
# -- Importing package definitions
# -- Compiling module ActivationFunction
# 
# Top level modules:
# 	ActivationFunction
# End time: 13:18:21 on Apr 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:18:21 on Apr 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../adder.sv 
# -- Compiling module Adder
# 
# Top level modules:
# 	Adder
# End time: 13:18:21 on Apr 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:18:21 on Apr 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../address_register.sv 
# -- Compiling module AdressRegister
# 
# Top level modules:
# 	AdressRegister
# End time: 13:18:21 on Apr 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:18:21 on Apr 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../controller.sv 
# ** Warning: ../controller.sv(8): (vlog-13314) Defaulting port 'inst_data' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling package controller_sv_unit
# -- Importing package definitions
# -- Importing package isa
# -- Compiling module Controller
# ** Warning: ../controller.sv(8): (vlog-13314) Defaulting port 'inst_data' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	Controller
# End time: 13:18:21 on Apr 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:18:21 on Apr 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../mac_unit.sv 
# -- Compiling package mac_unit_sv_unit
# -- Importing package definitions
# -- Compiling module MacUnit
# 
# Top level modules:
# 	MacUnit
# End time: 13:18:21 on Apr 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:18:21 on Apr 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../serializer.sv 
# -- Compiling module Serializer
# 
# Top level modules:
# 	Serializer
# End time: 13:18:21 on Apr 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:18:21 on Apr 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../neural_network.sv 
# -- Compiling package neural_network_sv_unit
# -- Importing package definitions
# -- Compiling module NeuralNetwork
# 
# Top level modules:
# 	NeuralNetwork
# End time: 13:18:21 on Apr 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:18:21 on Apr 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../testbenches" ../testbenches/testbench.sv 
# -- Compiling package testbench_sv_unit
# -- Importing package definitions
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 13:18:21 on Apr 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 13:18:22 on Apr 23,2022, Elapsed time: 0:08:37
# Errors: 0, Warnings: 3
# vsim -t 1ns -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 13:18:22 on Apr 23,2022
# Loading sv_std.std
# Loading work.definitions
# Loading work.testbench_sv_unit
# Loading work.testbench
# Loading work.neural_network_sv_unit
# Loading work.NeuralNetwork
# Loading work.Memory
# Loading work.Adder
# Loading work.Serializer
# Loading work.activation_function_sv_unit
# Loading work.ActivationFunction
# Loading work.isa
# Loading work.controller_sv_unit
# Loading work.Controller
# Loading work.mac_unit_sv_unit
# Loading work.MacUnit
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'inst_mem'.  Expected 6, found 5.
#    Time: 0 ns  Iteration: 0  Instance: /testbench/nn/inst_mem File: ../neural_network.sv Line: 144
# ** Warning: (vsim-3722) ../neural_network.sv(144): [TFMPC] - Missing connection for port 'data_in'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (8) for port 'inst_write_addr'. The port definition is at: ../controller.sv(10).
#    Time: 0 ns  Iteration: 0  Instance: /testbench/nn/controller File: ../neural_network.sv Line: 154
# 4
# 12
# 12
# 12
# unsigned
# fx
# fx_prod_full
# act_a_fx
# act_b_fx
# fx_prod
# 1
# 0
# 1
# 0 ns
# 200 ns
do run.do
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:23:01 on Apr 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../definitions.sv 
# -- Compiling package definitions
# 
# Top level modules:
# 	--none--
# End time: 13:23:01 on Apr 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:23:01 on Apr 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../isa.sv 
# -- Compiling package isa
# 
# Top level modules:
# 	--none--
# End time: 13:23:01 on Apr 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:23:01 on Apr 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../memory.sv 
# -- Compiling module Memory
# 
# Top level modules:
# 	Memory
# End time: 13:23:01 on Apr 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:23:01 on Apr 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../activation_function.sv 
# -- Compiling package activation_function_sv_unit
# -- Importing package definitions
# -- Compiling module ActivationFunction
# 
# Top level modules:
# 	ActivationFunction
# End time: 13:23:01 on Apr 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:23:01 on Apr 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../adder.sv 
# -- Compiling module Adder
# 
# Top level modules:
# 	Adder
# End time: 13:23:01 on Apr 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:23:01 on Apr 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../address_register.sv 
# -- Compiling module AdressRegister
# 
# Top level modules:
# 	AdressRegister
# End time: 13:23:01 on Apr 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:23:01 on Apr 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../controller.sv 
# ** Warning: ../controller.sv(8): (vlog-13314) Defaulting port 'inst_data' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Error: (vlog-13069) ../controller.sv(103): near "<=": syntax error, unexpected <=.
# ** Error: ../controller.sv(103): (vlog-13205) Syntax error found in the scope following 'repeat_counter'. Is there a missing '::'?
# End time: 13:23:01 on Apr 23,2022, Elapsed time: 0:00:00
# Errors: 2, Warnings: 1
# ** Error: C:/ProgramFiles/QuartusPrime/20.1.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./run.do line 17
# C:/ProgramFiles/QuartusPrime/20.1.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -sv -work work +incdir+../ {../controller.sv}"
do run.do
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:23:15 on Apr 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../definitions.sv 
# -- Compiling package definitions
# 
# Top level modules:
# 	--none--
# End time: 13:23:15 on Apr 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:23:15 on Apr 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../isa.sv 
# -- Compiling package isa
# 
# Top level modules:
# 	--none--
# End time: 13:23:15 on Apr 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:23:15 on Apr 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../memory.sv 
# -- Compiling module Memory
# 
# Top level modules:
# 	Memory
# End time: 13:23:15 on Apr 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:23:15 on Apr 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../activation_function.sv 
# -- Compiling package activation_function_sv_unit
# -- Importing package definitions
# -- Compiling module ActivationFunction
# 
# Top level modules:
# 	ActivationFunction
# End time: 13:23:15 on Apr 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:23:15 on Apr 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../adder.sv 
# -- Compiling module Adder
# 
# Top level modules:
# 	Adder
# End time: 13:23:16 on Apr 23,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:23:16 on Apr 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../address_register.sv 
# -- Compiling module AdressRegister
# 
# Top level modules:
# 	AdressRegister
# End time: 13:23:16 on Apr 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:23:16 on Apr 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../controller.sv 
# ** Warning: ../controller.sv(8): (vlog-13314) Defaulting port 'inst_data' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling package controller_sv_unit
# -- Importing package definitions
# -- Importing package isa
# -- Compiling module Controller
# ** Warning: ../controller.sv(8): (vlog-13314) Defaulting port 'inst_data' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	Controller
# End time: 13:23:16 on Apr 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:23:16 on Apr 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../mac_unit.sv 
# -- Compiling package mac_unit_sv_unit
# -- Importing package definitions
# -- Compiling module MacUnit
# 
# Top level modules:
# 	MacUnit
# End time: 13:23:16 on Apr 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:23:16 on Apr 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../serializer.sv 
# -- Compiling module Serializer
# 
# Top level modules:
# 	Serializer
# End time: 13:23:16 on Apr 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:23:16 on Apr 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../neural_network.sv 
# -- Compiling package neural_network_sv_unit
# -- Importing package definitions
# -- Compiling module NeuralNetwork
# 
# Top level modules:
# 	NeuralNetwork
# End time: 13:23:16 on Apr 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:23:16 on Apr 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../testbenches" ../testbenches/testbench.sv 
# -- Compiling package testbench_sv_unit
# -- Importing package definitions
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 13:23:16 on Apr 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 13:23:17 on Apr 23,2022, Elapsed time: 0:04:55
# Errors: 1, Warnings: 3
# vsim -t 1ns -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 13:23:17 on Apr 23,2022
# Loading sv_std.std
# Loading work.definitions
# Loading work.testbench_sv_unit
# Loading work.testbench
# Loading work.neural_network_sv_unit
# Loading work.NeuralNetwork
# Loading work.Memory
# Loading work.Adder
# Loading work.Serializer
# Loading work.activation_function_sv_unit
# Loading work.ActivationFunction
# Loading work.isa
# Loading work.controller_sv_unit
# Loading work.Controller
# Loading work.mac_unit_sv_unit
# Loading work.MacUnit
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'inst_mem'.  Expected 6, found 5.
#    Time: 0 ns  Iteration: 0  Instance: /testbench/nn/inst_mem File: ../neural_network.sv Line: 144
# ** Warning: (vsim-3722) ../neural_network.sv(144): [TFMPC] - Missing connection for port 'data_in'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (8) for port 'inst_write_addr'. The port definition is at: ../controller.sv(10).
#    Time: 0 ns  Iteration: 0  Instance: /testbench/nn/controller File: ../neural_network.sv Line: 154
# 4
# 12
# 12
# 12
# unsigned
# fx
# fx_prod_full
# act_a_fx
# act_b_fx
# fx_prod
# 1
# 0
# 1
# 0 ns
# 200 ns
do run.do
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:24:09 on Apr 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../definitions.sv 
# -- Compiling package definitions
# 
# Top level modules:
# 	--none--
# End time: 13:24:09 on Apr 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:24:09 on Apr 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../isa.sv 
# -- Compiling package isa
# 
# Top level modules:
# 	--none--
# End time: 13:24:09 on Apr 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:24:09 on Apr 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../memory.sv 
# -- Compiling module Memory
# 
# Top level modules:
# 	Memory
# End time: 13:24:09 on Apr 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:24:09 on Apr 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../activation_function.sv 
# -- Compiling package activation_function_sv_unit
# -- Importing package definitions
# -- Compiling module ActivationFunction
# 
# Top level modules:
# 	ActivationFunction
# End time: 13:24:09 on Apr 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:24:09 on Apr 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../adder.sv 
# -- Compiling module Adder
# 
# Top level modules:
# 	Adder
# End time: 13:24:09 on Apr 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:24:09 on Apr 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../address_register.sv 
# -- Compiling module AdressRegister
# 
# Top level modules:
# 	AdressRegister
# End time: 13:24:09 on Apr 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:24:09 on Apr 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../controller.sv 
# ** Warning: ../controller.sv(8): (vlog-13314) Defaulting port 'inst_data' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling package controller_sv_unit
# -- Importing package definitions
# -- Importing package isa
# -- Compiling module Controller
# ** Warning: ../controller.sv(8): (vlog-13314) Defaulting port 'inst_data' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	Controller
# End time: 13:24:10 on Apr 23,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 2
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:24:10 on Apr 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../mac_unit.sv 
# -- Compiling package mac_unit_sv_unit
# -- Importing package definitions
# -- Compiling module MacUnit
# 
# Top level modules:
# 	MacUnit
# End time: 13:24:10 on Apr 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:24:10 on Apr 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../serializer.sv 
# -- Compiling module Serializer
# 
# Top level modules:
# 	Serializer
# End time: 13:24:10 on Apr 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:24:10 on Apr 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../neural_network.sv 
# -- Compiling package neural_network_sv_unit
# -- Importing package definitions
# -- Compiling module NeuralNetwork
# 
# Top level modules:
# 	NeuralNetwork
# End time: 13:24:10 on Apr 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:24:10 on Apr 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../testbenches" ../testbenches/testbench.sv 
# -- Compiling package testbench_sv_unit
# -- Importing package definitions
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 13:24:10 on Apr 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 13:24:10 on Apr 23,2022, Elapsed time: 0:00:53
# Errors: 0, Warnings: 3
# vsim -t 1ns -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 13:24:10 on Apr 23,2022
# Loading sv_std.std
# Loading work.definitions
# Loading work.testbench_sv_unit
# Loading work.testbench
# Loading work.neural_network_sv_unit
# Loading work.NeuralNetwork
# Loading work.Memory
# Loading work.Adder
# Loading work.Serializer
# Loading work.activation_function_sv_unit
# Loading work.ActivationFunction
# Loading work.isa
# Loading work.controller_sv_unit
# Loading work.Controller
# Loading work.mac_unit_sv_unit
# Loading work.MacUnit
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'inst_mem'.  Expected 6, found 5.
#    Time: 0 ns  Iteration: 0  Instance: /testbench/nn/inst_mem File: ../neural_network.sv Line: 144
# ** Warning: (vsim-3722) ../neural_network.sv(144): [TFMPC] - Missing connection for port 'data_in'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (8) for port 'inst_write_addr'. The port definition is at: ../controller.sv(10).
#    Time: 0 ns  Iteration: 0  Instance: /testbench/nn/controller File: ../neural_network.sv Line: 154
# 4
# 12
# 12
# 12
# unsigned
# fx
# fx_prod_full
# act_a_fx
# act_b_fx
# fx_prod
# 1
# 0
# 1
# 0 ns
# 200 ns
do run.do
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:34:10 on Apr 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../definitions.sv 
# -- Compiling package definitions
# 
# Top level modules:
# 	--none--
# End time: 13:34:10 on Apr 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:34:10 on Apr 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../isa.sv 
# -- Compiling package isa
# 
# Top level modules:
# 	--none--
# End time: 13:34:10 on Apr 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:34:10 on Apr 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../memory.sv 
# -- Compiling module Memory
# 
# Top level modules:
# 	Memory
# End time: 13:34:10 on Apr 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:34:10 on Apr 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../activation_function.sv 
# -- Compiling package activation_function_sv_unit
# -- Importing package definitions
# -- Compiling module ActivationFunction
# 
# Top level modules:
# 	ActivationFunction
# End time: 13:34:10 on Apr 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:34:10 on Apr 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../adder.sv 
# -- Compiling module Adder
# 
# Top level modules:
# 	Adder
# End time: 13:34:10 on Apr 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:34:10 on Apr 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../address_register.sv 
# -- Compiling module AdressRegister
# 
# Top level modules:
# 	AdressRegister
# End time: 13:34:11 on Apr 23,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:34:11 on Apr 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../controller.sv 
# ** Warning: ../controller.sv(8): (vlog-13314) Defaulting port 'inst_data' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling package controller_sv_unit
# -- Importing package definitions
# -- Importing package isa
# -- Compiling module Controller
# ** Warning: ../controller.sv(8): (vlog-13314) Defaulting port 'inst_data' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	Controller
# End time: 13:34:11 on Apr 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:34:11 on Apr 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../mac_unit.sv 
# -- Compiling package mac_unit_sv_unit
# -- Importing package definitions
# -- Compiling module MacUnit
# 
# Top level modules:
# 	MacUnit
# End time: 13:34:11 on Apr 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:34:11 on Apr 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../serializer.sv 
# -- Compiling module Serializer
# 
# Top level modules:
# 	Serializer
# End time: 13:34:11 on Apr 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:34:11 on Apr 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../neural_network.sv 
# -- Compiling package neural_network_sv_unit
# -- Importing package definitions
# -- Compiling module NeuralNetwork
# 
# Top level modules:
# 	NeuralNetwork
# End time: 13:34:11 on Apr 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:34:11 on Apr 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../testbenches" ../testbenches/testbench.sv 
# -- Compiling package testbench_sv_unit
# -- Importing package definitions
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 13:34:11 on Apr 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 13:34:12 on Apr 23,2022, Elapsed time: 0:10:02
# Errors: 0, Warnings: 3
# vsim -t 1ns -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 13:34:12 on Apr 23,2022
# Loading sv_std.std
# Loading work.definitions
# Loading work.testbench_sv_unit
# Loading work.testbench
# Loading work.neural_network_sv_unit
# Loading work.NeuralNetwork
# Loading work.Memory
# Loading work.Adder
# Loading work.Serializer
# Loading work.activation_function_sv_unit
# Loading work.ActivationFunction
# Loading work.isa
# Loading work.controller_sv_unit
# Loading work.Controller
# Loading work.mac_unit_sv_unit
# Loading work.MacUnit
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'inst_mem'.  Expected 6, found 5.
#    Time: 0 ns  Iteration: 0  Instance: /testbench/nn/inst_mem File: ../neural_network.sv Line: 144
# ** Warning: (vsim-3722) ../neural_network.sv(144): [TFMPC] - Missing connection for port 'data_in'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (8) for port 'inst_write_addr'. The port definition is at: ../controller.sv(10).
#    Time: 0 ns  Iteration: 0  Instance: /testbench/nn/controller File: ../neural_network.sv Line: 154
# 4
# 12
# 12
# 12
# unsigned
# fx
# fx_prod_full
# act_a_fx
# act_b_fx
# fx_prod
# 1
# 0
# 1
# 0 ns
# 200 ns
do run.do
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:36:26 on Apr 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../definitions.sv 
# -- Compiling package definitions
# 
# Top level modules:
# 	--none--
# End time: 13:36:26 on Apr 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:36:26 on Apr 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../isa.sv 
# -- Compiling package isa
# 
# Top level modules:
# 	--none--
# End time: 13:36:26 on Apr 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:36:26 on Apr 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../memory.sv 
# -- Compiling module Memory
# 
# Top level modules:
# 	Memory
# End time: 13:36:26 on Apr 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:36:26 on Apr 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../activation_function.sv 
# -- Compiling package activation_function_sv_unit
# -- Importing package definitions
# -- Compiling module ActivationFunction
# 
# Top level modules:
# 	ActivationFunction
# End time: 13:36:27 on Apr 23,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:36:27 on Apr 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../adder.sv 
# -- Compiling module Adder
# 
# Top level modules:
# 	Adder
# End time: 13:36:27 on Apr 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:36:27 on Apr 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../address_register.sv 
# -- Compiling module AdressRegister
# 
# Top level modules:
# 	AdressRegister
# End time: 13:36:27 on Apr 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:36:27 on Apr 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../controller.sv 
# ** Warning: ../controller.sv(8): (vlog-13314) Defaulting port 'inst_data' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling package controller_sv_unit
# -- Importing package definitions
# -- Importing package isa
# -- Compiling module Controller
# ** Warning: ../controller.sv(8): (vlog-13314) Defaulting port 'inst_data' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	Controller
# End time: 13:36:27 on Apr 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:36:27 on Apr 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../mac_unit.sv 
# -- Compiling package mac_unit_sv_unit
# -- Importing package definitions
# -- Compiling module MacUnit
# 
# Top level modules:
# 	MacUnit
# End time: 13:36:27 on Apr 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:36:27 on Apr 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../serializer.sv 
# -- Compiling module Serializer
# 
# Top level modules:
# 	Serializer
# End time: 13:36:27 on Apr 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:36:27 on Apr 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../neural_network.sv 
# -- Compiling package neural_network_sv_unit
# -- Importing package definitions
# -- Compiling module NeuralNetwork
# 
# Top level modules:
# 	NeuralNetwork
# End time: 13:36:27 on Apr 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:36:27 on Apr 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../testbenches" ../testbenches/testbench.sv 
# -- Compiling package testbench_sv_unit
# -- Importing package definitions
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 13:36:27 on Apr 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 13:36:27 on Apr 23,2022, Elapsed time: 0:02:15
# Errors: 0, Warnings: 3
# vsim -t 1ns -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 13:36:28 on Apr 23,2022
# Loading sv_std.std
# Loading work.definitions
# Loading work.testbench_sv_unit
# Loading work.testbench
# Loading work.neural_network_sv_unit
# Loading work.NeuralNetwork
# Loading work.Memory
# Loading work.Adder
# Loading work.Serializer
# Loading work.activation_function_sv_unit
# Loading work.ActivationFunction
# Loading work.isa
# Loading work.controller_sv_unit
# Loading work.Controller
# Loading work.mac_unit_sv_unit
# Loading work.MacUnit
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'inst_mem'.  Expected 6, found 5.
#    Time: 0 ns  Iteration: 0  Instance: /testbench/nn/inst_mem File: ../neural_network.sv Line: 144
# ** Warning: (vsim-3722) ../neural_network.sv(144): [TFMPC] - Missing connection for port 'data_in'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (8) for port 'inst_write_addr'. The port definition is at: ../controller.sv(10).
#    Time: 0 ns  Iteration: 0  Instance: /testbench/nn/controller File: ../neural_network.sv Line: 154
# 4
# 12
# 12
# 12
# unsigned
# fx
# fx_prod_full
# act_a_fx
# act_b_fx
# fx_prod
# 1
# 0
# 1
# 0 ns
# 200 ns
# WARNING: No extended dataflow license exists
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
do run.do
# Error 31: Unable to unlink file "C:/Users/victo/Desktop/Workspace/FPGANeuralAccelerator/FPGANeuralNetworkAccelerator/src/simulation/rtl_work/_lib.qdb".
# Error 31: Unable to unlink file "C:/Users/victo/Desktop/Workspace/FPGANeuralAccelerator/FPGANeuralNetworkAccelerator/src/simulation/rtl_work/_lib1_0.qdb".
# Error 31: Unable to unlink file "C:/Users/victo/Desktop/Workspace/FPGANeuralAccelerator/FPGANeuralNetworkAccelerator/src/simulation/rtl_work/_lib1_0.qpg".
# Error 31: Unable to unlink file "C:/Users/victo/Desktop/Workspace/FPGANeuralAccelerator/FPGANeuralNetworkAccelerator/src/simulation/rtl_work/_lib1_0.qtl".
# Error 133: Unable to remove directory "C:/Users/victo/Desktop/Workspace/FPGANeuralAccelerator/FPGANeuralNetworkAccelerator/src/simulation/rtl_work".
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:48:05 on Apr 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../definitions.sv 
# -- Compiling package definitions
# 
# Top level modules:
# 	--none--
# End time: 13:48:05 on Apr 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:48:05 on Apr 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../isa.sv 
# -- Compiling package isa
# 
# Top level modules:
# 	--none--
# End time: 13:48:05 on Apr 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:48:05 on Apr 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../memory.sv 
# -- Compiling module Memory
# 
# Top level modules:
# 	Memory
# End time: 13:48:05 on Apr 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:48:05 on Apr 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../activation_function.sv 
# -- Compiling package activation_function_sv_unit
# -- Importing package definitions
# -- Compiling module ActivationFunction
# 
# Top level modules:
# 	ActivationFunction
# End time: 13:48:05 on Apr 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:48:05 on Apr 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../adder.sv 
# -- Compiling module Adder
# 
# Top level modules:
# 	Adder
# End time: 13:48:05 on Apr 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:48:05 on Apr 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../address_register.sv 
# -- Compiling module AdressRegister
# 
# Top level modules:
# 	AdressRegister
# End time: 13:48:05 on Apr 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:48:05 on Apr 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../controller.sv 
# ** Warning: ../controller.sv(8): (vlog-13314) Defaulting port 'inst_data' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling package controller_sv_unit
# -- Importing package definitions
# -- Importing package isa
# -- Compiling module Controller
# ** Warning: ../controller.sv(8): (vlog-13314) Defaulting port 'inst_data' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	Controller
# End time: 13:48:05 on Apr 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:48:05 on Apr 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../mac_unit.sv 
# -- Compiling package mac_unit_sv_unit
# -- Importing package definitions
# -- Compiling module MacUnit
# 
# Top level modules:
# 	MacUnit
# End time: 13:48:05 on Apr 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:48:05 on Apr 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../serializer.sv 
# -- Compiling module Serializer
# 
# Top level modules:
# 	Serializer
# End time: 13:48:06 on Apr 23,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:48:06 on Apr 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../neural_network.sv 
# -- Compiling package neural_network_sv_unit
# -- Importing package definitions
# -- Compiling module NeuralNetwork
# 
# Top level modules:
# 	NeuralNetwork
# End time: 13:48:06 on Apr 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:48:06 on Apr 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../testbenches" ../testbenches/testbench.sv 
# -- Compiling package testbench_sv_unit
# -- Importing package definitions
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 13:48:06 on Apr 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 13:48:07 on Apr 23,2022, Elapsed time: 0:11:39
# Errors: 0, Warnings: 3
# vsim -t 1ns -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 13:48:07 on Apr 23,2022
# Loading sv_std.std
# Loading work.definitions
# Loading work.testbench_sv_unit
# Loading work.testbench
# Loading work.neural_network_sv_unit
# Loading work.NeuralNetwork
# Loading work.Memory
# Loading work.Adder
# Loading work.Serializer
# Loading work.activation_function_sv_unit
# Loading work.ActivationFunction
# Loading work.isa
# Loading work.controller_sv_unit
# Loading work.Controller
# Loading work.mac_unit_sv_unit
# Loading work.MacUnit
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'inst_mem'.  Expected 6, found 5.
#    Time: 0 ns  Iteration: 0  Instance: /testbench/nn/inst_mem File: ../neural_network.sv Line: 144
# ** Warning: (vsim-3722) ../neural_network.sv(144): [TFMPC] - Missing connection for port 'data_in'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (8) for port 'inst_write_addr'. The port definition is at: ../controller.sv(10).
#    Time: 0 ns  Iteration: 0  Instance: /testbench/nn/controller File: ../neural_network.sv Line: 154
# 4
# 12
# 12
# 12
# unsigned
# fx
# fx_prod_full
# act_a_fx
# act_b_fx
# fx_prod
# 1
# 0
# 1
# 0 ns
# 200 ns
do run.do
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:50:11 on Apr 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../definitions.sv 
# -- Compiling package definitions
# 
# Top level modules:
# 	--none--
# End time: 13:50:11 on Apr 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:50:11 on Apr 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../isa.sv 
# -- Compiling package isa
# 
# Top level modules:
# 	--none--
# End time: 13:50:11 on Apr 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:50:11 on Apr 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../memory.sv 
# -- Compiling module Memory
# 
# Top level modules:
# 	Memory
# End time: 13:50:11 on Apr 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:50:11 on Apr 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../activation_function.sv 
# -- Compiling package activation_function_sv_unit
# -- Importing package definitions
# -- Compiling module ActivationFunction
# 
# Top level modules:
# 	ActivationFunction
# End time: 13:50:11 on Apr 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:50:11 on Apr 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../adder.sv 
# -- Compiling module Adder
# 
# Top level modules:
# 	Adder
# End time: 13:50:11 on Apr 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:50:11 on Apr 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../address_register.sv 
# -- Compiling module AdressRegister
# 
# Top level modules:
# 	AdressRegister
# End time: 13:50:11 on Apr 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:50:11 on Apr 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../controller.sv 
# ** Warning: ../controller.sv(8): (vlog-13314) Defaulting port 'inst_data' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling package controller_sv_unit
# -- Importing package definitions
# -- Importing package isa
# -- Compiling module Controller
# ** Warning: ../controller.sv(8): (vlog-13314) Defaulting port 'inst_data' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	Controller
# End time: 13:50:11 on Apr 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:50:11 on Apr 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../mac_unit.sv 
# -- Compiling package mac_unit_sv_unit
# -- Importing package definitions
# -- Compiling module MacUnit
# 
# Top level modules:
# 	MacUnit
# End time: 13:50:11 on Apr 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:50:11 on Apr 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../serializer.sv 
# -- Compiling module Serializer
# 
# Top level modules:
# 	Serializer
# End time: 13:50:11 on Apr 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:50:12 on Apr 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../neural_network.sv 
# -- Compiling package neural_network_sv_unit
# -- Importing package definitions
# -- Compiling module NeuralNetwork
# 
# Top level modules:
# 	NeuralNetwork
# End time: 13:50:12 on Apr 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:50:12 on Apr 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../testbenches" ../testbenches/testbench.sv 
# -- Compiling package testbench_sv_unit
# -- Importing package definitions
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 13:50:12 on Apr 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 13:50:13 on Apr 23,2022, Elapsed time: 0:02:06
# Errors: 0, Warnings: 3
# vsim -t 1ns -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 13:50:13 on Apr 23,2022
# Loading sv_std.std
# Loading work.definitions
# Loading work.testbench_sv_unit
# Loading work.testbench
# Loading work.neural_network_sv_unit
# Loading work.NeuralNetwork
# Loading work.Memory
# Loading work.Adder
# Loading work.Serializer
# Loading work.activation_function_sv_unit
# Loading work.ActivationFunction
# Loading work.isa
# Loading work.controller_sv_unit
# Loading work.Controller
# Loading work.mac_unit_sv_unit
# Loading work.MacUnit
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'inst_mem'.  Expected 6, found 5.
#    Time: 0 ns  Iteration: 0  Instance: /testbench/nn/inst_mem File: ../neural_network.sv Line: 144
# ** Warning: (vsim-3722) ../neural_network.sv(144): [TFMPC] - Missing connection for port 'data_in'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (8) for port 'inst_write_addr'. The port definition is at: ../controller.sv(10).
#    Time: 0 ns  Iteration: 0  Instance: /testbench/nn/controller File: ../neural_network.sv Line: 154
# 4
# 12
# 12
# 12
# unsigned
# fx
# fx_prod_full
# act_a_fx
# act_b_fx
# fx_prod
# 1
# 0
# 1
# 0 ns
# 200 ns
do run.do
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:50:58 on Apr 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../definitions.sv 
# -- Compiling package definitions
# 
# Top level modules:
# 	--none--
# End time: 13:50:58 on Apr 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:50:58 on Apr 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../isa.sv 
# -- Compiling package isa
# 
# Top level modules:
# 	--none--
# End time: 13:50:58 on Apr 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:50:58 on Apr 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../memory.sv 
# -- Compiling module Memory
# 
# Top level modules:
# 	Memory
# End time: 13:50:58 on Apr 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:50:58 on Apr 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../activation_function.sv 
# -- Compiling package activation_function_sv_unit
# -- Importing package definitions
# -- Compiling module ActivationFunction
# 
# Top level modules:
# 	ActivationFunction
# End time: 13:50:58 on Apr 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:50:59 on Apr 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../adder.sv 
# -- Compiling module Adder
# 
# Top level modules:
# 	Adder
# End time: 13:50:59 on Apr 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:50:59 on Apr 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../address_register.sv 
# -- Compiling module AdressRegister
# 
# Top level modules:
# 	AdressRegister
# End time: 13:50:59 on Apr 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:50:59 on Apr 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../controller.sv 
# ** Warning: ../controller.sv(8): (vlog-13314) Defaulting port 'inst_data' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling package controller_sv_unit
# -- Importing package definitions
# -- Importing package isa
# -- Compiling module Controller
# ** Warning: ../controller.sv(8): (vlog-13314) Defaulting port 'inst_data' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	Controller
# End time: 13:50:59 on Apr 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:50:59 on Apr 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../mac_unit.sv 
# -- Compiling package mac_unit_sv_unit
# -- Importing package definitions
# -- Compiling module MacUnit
# 
# Top level modules:
# 	MacUnit
# End time: 13:50:59 on Apr 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:50:59 on Apr 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../serializer.sv 
# -- Compiling module Serializer
# 
# Top level modules:
# 	Serializer
# End time: 13:50:59 on Apr 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:50:59 on Apr 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../neural_network.sv 
# -- Compiling package neural_network_sv_unit
# -- Importing package definitions
# -- Compiling module NeuralNetwork
# 
# Top level modules:
# 	NeuralNetwork
# End time: 13:50:59 on Apr 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:50:59 on Apr 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../testbenches" ../testbenches/testbench.sv 
# -- Compiling package testbench_sv_unit
# -- Importing package definitions
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 13:50:59 on Apr 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 13:51:00 on Apr 23,2022, Elapsed time: 0:00:47
# Errors: 0, Warnings: 3
# vsim -t 1ns -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 13:51:00 on Apr 23,2022
# Loading sv_std.std
# Loading work.definitions
# Loading work.testbench_sv_unit
# Loading work.testbench
# Loading work.neural_network_sv_unit
# Loading work.NeuralNetwork
# Loading work.Memory
# Loading work.Adder
# Loading work.Serializer
# Loading work.activation_function_sv_unit
# Loading work.ActivationFunction
# Loading work.isa
# Loading work.controller_sv_unit
# Loading work.Controller
# Loading work.mac_unit_sv_unit
# Loading work.MacUnit
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'inst_mem'.  Expected 6, found 5.
#    Time: 0 ns  Iteration: 0  Instance: /testbench/nn/inst_mem File: ../neural_network.sv Line: 144
# ** Warning: (vsim-3722) ../neural_network.sv(144): [TFMPC] - Missing connection for port 'data_in'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (8) for port 'inst_write_addr'. The port definition is at: ../controller.sv(10).
#    Time: 0 ns  Iteration: 0  Instance: /testbench/nn/controller File: ../neural_network.sv Line: 154
# 4
# 12
# 12
# 12
# unsigned
# fx
# fx_prod_full
# act_a_fx
# act_b_fx
# fx_prod
# 1
# 0
# 1
# 0 ns
# 200 ns
do run.do
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:51:07 on Apr 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../definitions.sv 
# -- Compiling package definitions
# 
# Top level modules:
# 	--none--
# End time: 13:51:07 on Apr 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:51:07 on Apr 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../isa.sv 
# -- Compiling package isa
# 
# Top level modules:
# 	--none--
# End time: 13:51:07 on Apr 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:51:07 on Apr 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../memory.sv 
# -- Compiling module Memory
# 
# Top level modules:
# 	Memory
# End time: 13:51:07 on Apr 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:51:07 on Apr 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../activation_function.sv 
# -- Compiling package activation_function_sv_unit
# -- Importing package definitions
# -- Compiling module ActivationFunction
# 
# Top level modules:
# 	ActivationFunction
# End time: 13:51:07 on Apr 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:51:07 on Apr 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../adder.sv 
# -- Compiling module Adder
# 
# Top level modules:
# 	Adder
# End time: 13:51:07 on Apr 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:51:07 on Apr 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../address_register.sv 
# -- Compiling module AdressRegister
# 
# Top level modules:
# 	AdressRegister
# End time: 13:51:07 on Apr 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:51:07 on Apr 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../controller.sv 
# ** Warning: ../controller.sv(8): (vlog-13314) Defaulting port 'inst_data' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling package controller_sv_unit
# -- Importing package definitions
# -- Importing package isa
# -- Compiling module Controller
# ** Warning: ../controller.sv(8): (vlog-13314) Defaulting port 'inst_data' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	Controller
# End time: 13:51:07 on Apr 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:51:07 on Apr 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../mac_unit.sv 
# -- Compiling package mac_unit_sv_unit
# -- Importing package definitions
# -- Compiling module MacUnit
# 
# Top level modules:
# 	MacUnit
# End time: 13:51:07 on Apr 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:51:08 on Apr 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../serializer.sv 
# -- Compiling module Serializer
# 
# Top level modules:
# 	Serializer
# End time: 13:51:08 on Apr 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:51:08 on Apr 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../neural_network.sv 
# -- Compiling package neural_network_sv_unit
# -- Importing package definitions
# -- Compiling module NeuralNetwork
# 
# Top level modules:
# 	NeuralNetwork
# End time: 13:51:08 on Apr 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:51:08 on Apr 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../testbenches" ../testbenches/testbench.sv 
# -- Compiling package testbench_sv_unit
# -- Importing package definitions
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 13:51:08 on Apr 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 13:51:08 on Apr 23,2022, Elapsed time: 0:00:08
# Errors: 0, Warnings: 3
# vsim -t 1ns -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 13:51:08 on Apr 23,2022
# Loading sv_std.std
# Loading work.definitions
# Loading work.testbench_sv_unit
# Loading work.testbench
# Loading work.neural_network_sv_unit
# Loading work.NeuralNetwork
# Loading work.Memory
# Loading work.Adder
# Loading work.Serializer
# Loading work.activation_function_sv_unit
# Loading work.ActivationFunction
# Loading work.isa
# Loading work.controller_sv_unit
# Loading work.Controller
# Loading work.mac_unit_sv_unit
# Loading work.MacUnit
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'inst_mem'.  Expected 6, found 5.
#    Time: 0 ns  Iteration: 0  Instance: /testbench/nn/inst_mem File: ../neural_network.sv Line: 144
# ** Warning: (vsim-3722) ../neural_network.sv(144): [TFMPC] - Missing connection for port 'data_in'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (8) for port 'inst_write_addr'. The port definition is at: ../controller.sv(10).
#    Time: 0 ns  Iteration: 0  Instance: /testbench/nn/controller File: ../neural_network.sv Line: 154
# 4
# 12
# 12
# 12
# unsigned
# fx
# fx_prod_full
# act_a_fx
# act_b_fx
# fx_prod
# 1
# 0
# 1
# 0 ns
# 200 ns
# WARNING: No extended dataflow license exists
# WARNING: No extended dataflow license exists
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
do run.do
# Error 31: Unable to unlink file "C:/Users/victo/Desktop/Workspace/FPGANeuralAccelerator/FPGANeuralNetworkAccelerator/src/simulation/rtl_work/_lib.qdb".
# Error 31: Unable to unlink file "C:/Users/victo/Desktop/Workspace/FPGANeuralAccelerator/FPGANeuralNetworkAccelerator/src/simulation/rtl_work/_lib1_0.qdb".
# Error 31: Unable to unlink file "C:/Users/victo/Desktop/Workspace/FPGANeuralAccelerator/FPGANeuralNetworkAccelerator/src/simulation/rtl_work/_lib1_0.qpg".
# Error 31: Unable to unlink file "C:/Users/victo/Desktop/Workspace/FPGANeuralAccelerator/FPGANeuralNetworkAccelerator/src/simulation/rtl_work/_lib1_0.qtl".
# Error 133: Unable to remove directory "C:/Users/victo/Desktop/Workspace/FPGANeuralAccelerator/FPGANeuralNetworkAccelerator/src/simulation/rtl_work".
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:06:33 on Apr 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../definitions.sv 
# -- Compiling package definitions
# 
# Top level modules:
# 	--none--
# End time: 14:06:34 on Apr 23,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:06:34 on Apr 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../isa.sv 
# -- Compiling package isa
# 
# Top level modules:
# 	--none--
# End time: 14:06:34 on Apr 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:06:34 on Apr 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../memory.sv 
# -- Compiling module Memory
# 
# Top level modules:
# 	Memory
# End time: 14:06:34 on Apr 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:06:34 on Apr 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../activation_function.sv 
# -- Compiling package activation_function_sv_unit
# -- Importing package definitions
# -- Compiling module ActivationFunction
# 
# Top level modules:
# 	ActivationFunction
# End time: 14:06:34 on Apr 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:06:34 on Apr 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../adder.sv 
# -- Compiling module Adder
# 
# Top level modules:
# 	Adder
# End time: 14:06:34 on Apr 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:06:34 on Apr 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../address_register.sv 
# -- Compiling module AdressRegister
# 
# Top level modules:
# 	AdressRegister
# End time: 14:06:34 on Apr 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:06:34 on Apr 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../controller.sv 
# -- Compiling package controller_sv_unit
# -- Importing package definitions
# -- Importing package isa
# -- Compiling module Controller
# 
# Top level modules:
# 	Controller
# End time: 14:06:34 on Apr 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:06:34 on Apr 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../mac_unit.sv 
# -- Compiling package mac_unit_sv_unit
# -- Importing package definitions
# -- Compiling module MacUnit
# 
# Top level modules:
# 	MacUnit
# End time: 14:06:34 on Apr 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:06:34 on Apr 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../serializer.sv 
# -- Compiling module Serializer
# 
# Top level modules:
# 	Serializer
# End time: 14:06:34 on Apr 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:06:34 on Apr 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../neural_network.sv 
# -- Compiling package neural_network_sv_unit
# -- Importing package definitions
# -- Compiling module NeuralNetwork
# 
# Top level modules:
# 	NeuralNetwork
# End time: 14:06:34 on Apr 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:06:35 on Apr 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../testbenches" ../testbenches/testbench.sv 
# -- Compiling package testbench_sv_unit
# -- Importing package definitions
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 14:06:35 on Apr 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 14:06:36 on Apr 23,2022, Elapsed time: 0:15:28
# Errors: 0, Warnings: 3
# vsim -t 1ns -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 14:06:36 on Apr 23,2022
# Loading sv_std.std
# Loading work.definitions
# Loading work.testbench_sv_unit
# Loading work.testbench
# Loading work.neural_network_sv_unit
# Loading work.NeuralNetwork
# Loading work.Memory
# Loading work.Adder
# Loading work.Serializer
# Loading work.activation_function_sv_unit
# Loading work.ActivationFunction
# Loading work.isa
# Loading work.controller_sv_unit
# Loading work.Controller
# Loading work.mac_unit_sv_unit
# Loading work.MacUnit
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'inst_mem'.  Expected 6, found 5.
#    Time: 0 ns  Iteration: 0  Instance: /testbench/nn/inst_mem File: ../neural_network.sv Line: 144
# ** Warning: (vsim-3722) ../neural_network.sv(144): [TFMPC] - Missing connection for port 'data_in'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (8) for port 'inst_write_addr'. The port definition is at: ../controller.sv(10).
#    Time: 0 ns  Iteration: 0  Instance: /testbench/nn/controller File: ../neural_network.sv Line: 154
# 4
# 12
# 12
# 12
# unsigned
# fx
# fx_prod_full
# act_a_fx
# act_b_fx
# fx_prod
# 1
# 0
# 1
# 0 ns
# 200 ns
do run.do
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:09:03 on Apr 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../definitions.sv 
# -- Compiling package definitions
# 
# Top level modules:
# 	--none--
# End time: 14:09:03 on Apr 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:09:03 on Apr 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../isa.sv 
# -- Compiling package isa
# 
# Top level modules:
# 	--none--
# End time: 14:09:03 on Apr 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:09:03 on Apr 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../memory.sv 
# -- Compiling module Memory
# 
# Top level modules:
# 	Memory
# End time: 14:09:03 on Apr 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:09:03 on Apr 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../activation_function.sv 
# -- Compiling package activation_function_sv_unit
# -- Importing package definitions
# -- Compiling module ActivationFunction
# 
# Top level modules:
# 	ActivationFunction
# End time: 14:09:03 on Apr 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:09:03 on Apr 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../adder.sv 
# -- Compiling module Adder
# 
# Top level modules:
# 	Adder
# End time: 14:09:03 on Apr 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:09:03 on Apr 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../address_register.sv 
# -- Compiling module AdressRegister
# 
# Top level modules:
# 	AdressRegister
# End time: 14:09:03 on Apr 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:09:03 on Apr 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../controller.sv 
# -- Compiling package controller_sv_unit
# -- Importing package definitions
# -- Importing package isa
# -- Compiling module Controller
# 
# Top level modules:
# 	Controller
# End time: 14:09:04 on Apr 23,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:09:04 on Apr 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../mac_unit.sv 
# -- Compiling package mac_unit_sv_unit
# -- Importing package definitions
# -- Compiling module MacUnit
# 
# Top level modules:
# 	MacUnit
# End time: 14:09:04 on Apr 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:09:04 on Apr 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../serializer.sv 
# -- Compiling module Serializer
# 
# Top level modules:
# 	Serializer
# End time: 14:09:04 on Apr 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:09:04 on Apr 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../neural_network.sv 
# -- Compiling package neural_network_sv_unit
# -- Importing package definitions
# -- Compiling module NeuralNetwork
# 
# Top level modules:
# 	NeuralNetwork
# End time: 14:09:04 on Apr 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:09:04 on Apr 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../testbenches" ../testbenches/testbench.sv 
# -- Compiling package testbench_sv_unit
# -- Importing package definitions
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 14:09:04 on Apr 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 14:09:05 on Apr 23,2022, Elapsed time: 0:02:29
# Errors: 0, Warnings: 3
# vsim -t 1ns -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 14:09:05 on Apr 23,2022
# Loading sv_std.std
# Loading work.definitions
# Loading work.testbench_sv_unit
# Loading work.testbench
# Loading work.neural_network_sv_unit
# Loading work.NeuralNetwork
# Loading work.Memory
# Loading work.Adder
# Loading work.Serializer
# Loading work.activation_function_sv_unit
# Loading work.ActivationFunction
# Loading work.isa
# Loading work.controller_sv_unit
# Loading work.Controller
# Loading work.mac_unit_sv_unit
# Loading work.MacUnit
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'inst_mem'.  Expected 6, found 5.
#    Time: 0 ns  Iteration: 0  Instance: /testbench/nn/inst_mem File: ../neural_network.sv Line: 144
# ** Warning: (vsim-3722) ../neural_network.sv(144): [TFMPC] - Missing connection for port 'data_in'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (8) for port 'inst_write_addr'. The port definition is at: ../controller.sv(10).
#    Time: 0 ns  Iteration: 0  Instance: /testbench/nn/controller File: ../neural_network.sv Line: 154
# 4
# 12
# 12
# 12
# unsigned
# fx
# fx_prod_full
# act_a_fx
# act_b_fx
# fx_prod
# 1
# 0
# 1
# 0 ns
# 200 ns
do run.do
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:09:46 on Apr 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../definitions.sv 
# -- Compiling package definitions
# 
# Top level modules:
# 	--none--
# End time: 14:09:46 on Apr 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:09:46 on Apr 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../isa.sv 
# -- Compiling package isa
# 
# Top level modules:
# 	--none--
# End time: 14:09:46 on Apr 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:09:46 on Apr 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../memory.sv 
# -- Compiling module Memory
# 
# Top level modules:
# 	Memory
# End time: 14:09:46 on Apr 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:09:46 on Apr 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../activation_function.sv 
# -- Compiling package activation_function_sv_unit
# -- Importing package definitions
# -- Compiling module ActivationFunction
# 
# Top level modules:
# 	ActivationFunction
# End time: 14:09:46 on Apr 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:09:46 on Apr 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../adder.sv 
# -- Compiling module Adder
# 
# Top level modules:
# 	Adder
# End time: 14:09:46 on Apr 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:09:46 on Apr 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../address_register.sv 
# -- Compiling module AdressRegister
# 
# Top level modules:
# 	AdressRegister
# End time: 14:09:46 on Apr 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:09:46 on Apr 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../controller.sv 
# -- Compiling package controller_sv_unit
# -- Importing package definitions
# -- Importing package isa
# -- Compiling module Controller
# 
# Top level modules:
# 	Controller
# End time: 14:09:46 on Apr 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:09:47 on Apr 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../mac_unit.sv 
# -- Compiling package mac_unit_sv_unit
# -- Importing package definitions
# -- Compiling module MacUnit
# 
# Top level modules:
# 	MacUnit
# End time: 14:09:47 on Apr 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:09:47 on Apr 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../serializer.sv 
# -- Compiling module Serializer
# 
# Top level modules:
# 	Serializer
# End time: 14:09:47 on Apr 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:09:47 on Apr 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../neural_network.sv 
# -- Compiling package neural_network_sv_unit
# -- Importing package definitions
# -- Compiling module NeuralNetwork
# 
# Top level modules:
# 	NeuralNetwork
# End time: 14:09:47 on Apr 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:09:47 on Apr 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../testbenches" ../testbenches/testbench.sv 
# -- Compiling package testbench_sv_unit
# -- Importing package definitions
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 14:09:47 on Apr 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 14:09:47 on Apr 23,2022, Elapsed time: 0:00:42
# Errors: 0, Warnings: 3
# vsim -t 1ns -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 14:09:47 on Apr 23,2022
# Loading sv_std.std
# Loading work.definitions
# Loading work.testbench_sv_unit
# Loading work.testbench
# Loading work.neural_network_sv_unit
# Loading work.NeuralNetwork
# Loading work.Memory
# Loading work.Adder
# Loading work.Serializer
# Loading work.activation_function_sv_unit
# Loading work.ActivationFunction
# Loading work.isa
# Loading work.controller_sv_unit
# Loading work.Controller
# Loading work.mac_unit_sv_unit
# Loading work.MacUnit
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'inst_mem'.  Expected 6, found 5.
#    Time: 0 ns  Iteration: 0  Instance: /testbench/nn/inst_mem File: ../neural_network.sv Line: 144
# ** Warning: (vsim-3722) ../neural_network.sv(144): [TFMPC] - Missing connection for port 'data_in'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (8) for port 'inst_write_addr'. The port definition is at: ../controller.sv(10).
#    Time: 0 ns  Iteration: 0  Instance: /testbench/nn/controller File: ../neural_network.sv Line: 154
# 4
# 12
# 12
# 12
# unsigned
# fx
# fx_prod_full
# act_a_fx
# act_b_fx
# fx_prod
# 1
# 0
# 1
# 0 ns
# 200 ns
do run.do
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:12:57 on Apr 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../definitions.sv 
# -- Compiling package definitions
# 
# Top level modules:
# 	--none--
# End time: 14:12:57 on Apr 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:12:57 on Apr 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../isa.sv 
# -- Compiling package isa
# 
# Top level modules:
# 	--none--
# End time: 14:12:57 on Apr 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:12:57 on Apr 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../memory.sv 
# -- Compiling module Memory
# 
# Top level modules:
# 	Memory
# End time: 14:12:57 on Apr 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:12:57 on Apr 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../activation_function.sv 
# -- Compiling package activation_function_sv_unit
# -- Importing package definitions
# -- Compiling module ActivationFunction
# 
# Top level modules:
# 	ActivationFunction
# End time: 14:12:57 on Apr 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:12:57 on Apr 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../adder.sv 
# -- Compiling module Adder
# 
# Top level modules:
# 	Adder
# End time: 14:12:57 on Apr 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:12:57 on Apr 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../address_register.sv 
# -- Compiling module AdressRegister
# 
# Top level modules:
# 	AdressRegister
# End time: 14:12:57 on Apr 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:12:57 on Apr 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../controller.sv 
# -- Compiling package controller_sv_unit
# -- Importing package definitions
# -- Importing package isa
# -- Compiling module Controller
# 
# Top level modules:
# 	Controller
# End time: 14:12:57 on Apr 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:12:57 on Apr 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../mac_unit.sv 
# -- Compiling package mac_unit_sv_unit
# -- Importing package definitions
# -- Compiling module MacUnit
# 
# Top level modules:
# 	MacUnit
# End time: 14:12:57 on Apr 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:12:58 on Apr 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../serializer.sv 
# -- Compiling module Serializer
# 
# Top level modules:
# 	Serializer
# End time: 14:12:58 on Apr 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:12:58 on Apr 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../neural_network.sv 
# -- Compiling package neural_network_sv_unit
# -- Importing package definitions
# -- Compiling module NeuralNetwork
# 
# Top level modules:
# 	NeuralNetwork
# End time: 14:12:58 on Apr 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:12:58 on Apr 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../testbenches" ../testbenches/testbench.sv 
# -- Compiling package testbench_sv_unit
# -- Importing package definitions
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 14:12:58 on Apr 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 14:12:58 on Apr 23,2022, Elapsed time: 0:03:11
# Errors: 0, Warnings: 3
# vsim -t 1ns -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 14:12:58 on Apr 23,2022
# Loading sv_std.std
# Loading work.definitions
# Loading work.testbench_sv_unit
# Loading work.testbench
# Loading work.neural_network_sv_unit
# Loading work.NeuralNetwork
# Loading work.Memory
# Loading work.Adder
# Loading work.Serializer
# Loading work.activation_function_sv_unit
# Loading work.ActivationFunction
# Loading work.isa
# Loading work.controller_sv_unit
# Loading work.Controller
# Loading work.mac_unit_sv_unit
# Loading work.MacUnit
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'inst_mem'.  Expected 6, found 5.
#    Time: 0 ns  Iteration: 0  Instance: /testbench/nn/inst_mem File: ../neural_network.sv Line: 144
# ** Warning: (vsim-3722) ../neural_network.sv(144): [TFMPC] - Missing connection for port 'data_in'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (8) for port 'inst_write_addr'. The port definition is at: ../controller.sv(10).
#    Time: 0 ns  Iteration: 0  Instance: /testbench/nn/controller File: ../neural_network.sv Line: 154
# 4
# 12
# 12
# 12
# unsigned
# fx
# fx_prod_full
# act_a_fx
# act_b_fx
# fx_prod
# 1
# 0
# 1
# 0 ns
# 200 ns
do run.do
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:15:48 on Apr 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../definitions.sv 
# -- Compiling package definitions
# 
# Top level modules:
# 	--none--
# End time: 14:15:48 on Apr 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:15:48 on Apr 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../isa.sv 
# -- Compiling package isa
# 
# Top level modules:
# 	--none--
# End time: 14:15:48 on Apr 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:15:48 on Apr 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../memory.sv 
# -- Compiling module Memory
# 
# Top level modules:
# 	Memory
# End time: 14:15:48 on Apr 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:15:48 on Apr 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../activation_function.sv 
# -- Compiling package activation_function_sv_unit
# -- Importing package definitions
# -- Compiling module ActivationFunction
# 
# Top level modules:
# 	ActivationFunction
# End time: 14:15:48 on Apr 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:15:48 on Apr 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../adder.sv 
# -- Compiling module Adder
# 
# Top level modules:
# 	Adder
# End time: 14:15:48 on Apr 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:15:48 on Apr 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../address_register.sv 
# -- Compiling module AdressRegister
# 
# Top level modules:
# 	AdressRegister
# End time: 14:15:48 on Apr 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:15:49 on Apr 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../controller.sv 
# ** Error: ../controller.sv(85): (vlog-2730) Undefined variable: 'INST_LOAD_MAC'.
# End time: 14:15:49 on Apr 23,2022, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/ProgramFiles/QuartusPrime/20.1.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./run.do line 17
# C:/ProgramFiles/QuartusPrime/20.1.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -sv -work work +incdir+../ {../controller.sv}"
do run.do
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:16:14 on Apr 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../definitions.sv 
# -- Compiling package definitions
# 
# Top level modules:
# 	--none--
# End time: 14:16:14 on Apr 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:16:14 on Apr 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../isa.sv 
# -- Compiling package isa
# 
# Top level modules:
# 	--none--
# End time: 14:16:15 on Apr 23,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:16:15 on Apr 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../memory.sv 
# -- Compiling module Memory
# 
# Top level modules:
# 	Memory
# End time: 14:16:15 on Apr 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:16:15 on Apr 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../activation_function.sv 
# -- Compiling package activation_function_sv_unit
# -- Importing package definitions
# -- Compiling module ActivationFunction
# 
# Top level modules:
# 	ActivationFunction
# End time: 14:16:15 on Apr 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:16:15 on Apr 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../adder.sv 
# -- Compiling module Adder
# 
# Top level modules:
# 	Adder
# End time: 14:16:15 on Apr 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:16:15 on Apr 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../address_register.sv 
# -- Compiling module AdressRegister
# 
# Top level modules:
# 	AdressRegister
# End time: 14:16:15 on Apr 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:16:15 on Apr 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../controller.sv 
# -- Compiling package controller_sv_unit
# -- Importing package definitions
# -- Importing package isa
# -- Compiling module Controller
# 
# Top level modules:
# 	Controller
# End time: 14:16:15 on Apr 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:16:15 on Apr 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../mac_unit.sv 
# -- Compiling package mac_unit_sv_unit
# -- Importing package definitions
# -- Compiling module MacUnit
# 
# Top level modules:
# 	MacUnit
# End time: 14:16:15 on Apr 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:16:15 on Apr 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../serializer.sv 
# -- Compiling module Serializer
# 
# Top level modules:
# 	Serializer
# End time: 14:16:15 on Apr 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:16:15 on Apr 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../neural_network.sv 
# -- Compiling package neural_network_sv_unit
# -- Importing package definitions
# -- Compiling module NeuralNetwork
# 
# Top level modules:
# 	NeuralNetwork
# End time: 14:16:16 on Apr 23,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:16:16 on Apr 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../testbenches" ../testbenches/testbench.sv 
# -- Compiling package testbench_sv_unit
# -- Importing package definitions
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 14:16:16 on Apr 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 14:16:17 on Apr 23,2022, Elapsed time: 0:03:19
# Errors: 1, Warnings: 3
# vsim -t 1ns -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 14:16:17 on Apr 23,2022
# Loading sv_std.std
# Loading work.definitions
# Loading work.testbench_sv_unit
# Loading work.testbench
# Loading work.neural_network_sv_unit
# Loading work.NeuralNetwork
# Loading work.Memory
# Loading work.Adder
# Loading work.Serializer
# Loading work.activation_function_sv_unit
# Loading work.ActivationFunction
# Loading work.isa
# Loading work.controller_sv_unit
# Loading work.Controller
# Loading work.mac_unit_sv_unit
# Loading work.MacUnit
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'inst_mem'.  Expected 6, found 5.
#    Time: 0 ns  Iteration: 0  Instance: /testbench/nn/inst_mem File: ../neural_network.sv Line: 144
# ** Warning: (vsim-3722) ../neural_network.sv(144): [TFMPC] - Missing connection for port 'data_in'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (8) for port 'inst_write_addr'. The port definition is at: ../controller.sv(10).
#    Time: 0 ns  Iteration: 0  Instance: /testbench/nn/controller File: ../neural_network.sv Line: 154
# 4
# 12
# 12
# 12
# unsigned
# fx
# fx_prod_full
# act_a_fx
# act_b_fx
# fx_prod
# 1
# 0
# 1
# 0 ns
# 200 ns
do run.do
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:17:22 on Apr 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../definitions.sv 
# -- Compiling package definitions
# 
# Top level modules:
# 	--none--
# End time: 14:17:22 on Apr 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:17:22 on Apr 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../isa.sv 
# -- Compiling package isa
# 
# Top level modules:
# 	--none--
# End time: 14:17:22 on Apr 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:17:22 on Apr 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../memory.sv 
# -- Compiling module Memory
# 
# Top level modules:
# 	Memory
# End time: 14:17:22 on Apr 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:17:22 on Apr 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../activation_function.sv 
# -- Compiling package activation_function_sv_unit
# -- Importing package definitions
# -- Compiling module ActivationFunction
# 
# Top level modules:
# 	ActivationFunction
# End time: 14:17:23 on Apr 23,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:17:23 on Apr 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../adder.sv 
# -- Compiling module Adder
# 
# Top level modules:
# 	Adder
# End time: 14:17:23 on Apr 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:17:23 on Apr 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../address_register.sv 
# -- Compiling module AdressRegister
# 
# Top level modules:
# 	AdressRegister
# End time: 14:17:23 on Apr 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:17:23 on Apr 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../controller.sv 
# ** Error: ../controller.sv(91): (vlog-2730) Undefined variable: 'INST_JMP'.
# End time: 14:17:23 on Apr 23,2022, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/ProgramFiles/QuartusPrime/20.1.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./run.do line 17
# C:/ProgramFiles/QuartusPrime/20.1.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -sv -work work +incdir+../ {../controller.sv}"
do run.do
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:17:54 on Apr 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../definitions.sv 
# -- Compiling package definitions
# 
# Top level modules:
# 	--none--
# End time: 14:17:55 on Apr 23,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:17:55 on Apr 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../isa.sv 
# -- Compiling package isa
# 
# Top level modules:
# 	--none--
# End time: 14:17:55 on Apr 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:17:55 on Apr 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../memory.sv 
# -- Compiling module Memory
# 
# Top level modules:
# 	Memory
# End time: 14:17:55 on Apr 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:17:55 on Apr 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../activation_function.sv 
# -- Compiling package activation_function_sv_unit
# -- Importing package definitions
# -- Compiling module ActivationFunction
# 
# Top level modules:
# 	ActivationFunction
# End time: 14:17:55 on Apr 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:17:55 on Apr 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../adder.sv 
# -- Compiling module Adder
# 
# Top level modules:
# 	Adder
# End time: 14:17:55 on Apr 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:17:55 on Apr 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../address_register.sv 
# -- Compiling module AdressRegister
# 
# Top level modules:
# 	AdressRegister
# End time: 14:17:55 on Apr 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:17:55 on Apr 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../controller.sv 
# -- Compiling package controller_sv_unit
# -- Importing package definitions
# -- Importing package isa
# -- Compiling module Controller
# 
# Top level modules:
# 	Controller
# End time: 14:17:55 on Apr 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:17:55 on Apr 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../mac_unit.sv 
# -- Compiling package mac_unit_sv_unit
# -- Importing package definitions
# -- Compiling module MacUnit
# 
# Top level modules:
# 	MacUnit
# End time: 14:17:55 on Apr 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:17:55 on Apr 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../serializer.sv 
# -- Compiling module Serializer
# 
# Top level modules:
# 	Serializer
# End time: 14:17:55 on Apr 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:17:55 on Apr 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../neural_network.sv 
# -- Compiling package neural_network_sv_unit
# -- Importing package definitions
# -- Compiling module NeuralNetwork
# 
# Top level modules:
# 	NeuralNetwork
# End time: 14:17:56 on Apr 23,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:17:56 on Apr 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../testbenches" ../testbenches/testbench.sv 
# -- Compiling package testbench_sv_unit
# -- Importing package definitions
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 14:17:56 on Apr 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 14:17:57 on Apr 23,2022, Elapsed time: 0:01:40
# Errors: 1, Warnings: 3
# vsim -t 1ns -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 14:17:57 on Apr 23,2022
# Loading sv_std.std
# Loading work.definitions
# Loading work.testbench_sv_unit
# Loading work.testbench
# Loading work.neural_network_sv_unit
# Loading work.NeuralNetwork
# Loading work.Memory
# Loading work.Adder
# Loading work.Serializer
# Loading work.activation_function_sv_unit
# Loading work.ActivationFunction
# Loading work.isa
# Loading work.controller_sv_unit
# Loading work.Controller
# Loading work.mac_unit_sv_unit
# Loading work.MacUnit
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'inst_mem'.  Expected 6, found 5.
#    Time: 0 ns  Iteration: 0  Instance: /testbench/nn/inst_mem File: ../neural_network.sv Line: 144
# ** Warning: (vsim-3722) ../neural_network.sv(144): [TFMPC] - Missing connection for port 'data_in'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (8) for port 'inst_write_addr'. The port definition is at: ../controller.sv(10).
#    Time: 0 ns  Iteration: 0  Instance: /testbench/nn/controller File: ../neural_network.sv Line: 154
# 4
# 12
# 12
# 12
# unsigned
# fx
# fx_prod_full
# act_a_fx
# act_b_fx
# fx_prod
# 1
# 0
# 1
# 0 ns
# 200 ns
do run.do
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:30:20 on Apr 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../definitions.sv 
# -- Compiling package definitions
# 
# Top level modules:
# 	--none--
# End time: 14:30:20 on Apr 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:30:20 on Apr 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../isa.sv 
# -- Compiling package isa
# 
# Top level modules:
# 	--none--
# End time: 14:30:20 on Apr 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:30:20 on Apr 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../memory.sv 
# -- Compiling module Memory
# 
# Top level modules:
# 	Memory
# End time: 14:30:20 on Apr 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:30:20 on Apr 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../activation_function.sv 
# -- Compiling package activation_function_sv_unit
# -- Importing package definitions
# -- Compiling module ActivationFunction
# 
# Top level modules:
# 	ActivationFunction
# End time: 14:30:20 on Apr 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:30:20 on Apr 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../adder.sv 
# -- Compiling module Adder
# 
# Top level modules:
# 	Adder
# End time: 14:30:20 on Apr 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:30:20 on Apr 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../address_register.sv 
# -- Compiling module AdressRegister
# 
# Top level modules:
# 	AdressRegister
# End time: 14:30:20 on Apr 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:30:20 on Apr 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../controller.sv 
# -- Compiling package controller_sv_unit
# -- Importing package definitions
# -- Importing package isa
# -- Compiling module Controller
# 
# Top level modules:
# 	Controller
# End time: 14:30:20 on Apr 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:30:20 on Apr 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../mac_unit.sv 
# -- Compiling package mac_unit_sv_unit
# -- Importing package definitions
# -- Compiling module MacUnit
# 
# Top level modules:
# 	MacUnit
# End time: 14:30:20 on Apr 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:30:20 on Apr 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../serializer.sv 
# -- Compiling module Serializer
# 
# Top level modules:
# 	Serializer
# End time: 14:30:20 on Apr 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:30:21 on Apr 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../neural_network.sv 
# -- Compiling package neural_network_sv_unit
# -- Importing package definitions
# -- Compiling module NeuralNetwork
# 
# Top level modules:
# 	NeuralNetwork
# End time: 14:30:21 on Apr 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:30:21 on Apr 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../testbenches" ../testbenches/testbench.sv 
# -- Compiling package testbench_sv_unit
# -- Importing package definitions
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 14:30:21 on Apr 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 14:30:22 on Apr 23,2022, Elapsed time: 0:12:25
# Errors: 0, Warnings: 3
# vsim -t 1ns -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 14:30:22 on Apr 23,2022
# Loading sv_std.std
# Loading work.definitions
# Loading work.testbench_sv_unit
# Loading work.testbench
# Loading work.neural_network_sv_unit
# Loading work.NeuralNetwork
# Loading work.Memory
# Loading work.Adder
# Loading work.Serializer
# Loading work.activation_function_sv_unit
# Loading work.ActivationFunction
# Loading work.isa
# Loading work.controller_sv_unit
# Loading work.Controller
# Loading work.mac_unit_sv_unit
# Loading work.MacUnit
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'inst_mem'.  Expected 6, found 5.
#    Time: 0 ns  Iteration: 0  Instance: /testbench/nn/inst_mem File: ../neural_network.sv Line: 144
# ** Warning: (vsim-3722) ../neural_network.sv(144): [TFMPC] - Missing connection for port 'data_in'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (8) for port 'inst_write_addr'. The port definition is at: ../controller.sv(10).
#    Time: 0 ns  Iteration: 0  Instance: /testbench/nn/controller File: ../neural_network.sv Line: 154
# 4
# 12
# 12
# 12
# unsigned
# fx
# fx_prod_full
# act_a_fx
# act_b_fx
# fx_prod
# 0
# 0
# 0
# 0
# 0 ns
# 200 ns
do run.do
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:32:56 on Apr 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../definitions.sv 
# -- Compiling package definitions
# 
# Top level modules:
# 	--none--
# End time: 14:32:56 on Apr 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:32:56 on Apr 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../isa.sv 
# -- Compiling package isa
# 
# Top level modules:
# 	--none--
# End time: 14:32:56 on Apr 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:32:56 on Apr 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../memory.sv 
# -- Compiling module Memory
# 
# Top level modules:
# 	Memory
# End time: 14:32:56 on Apr 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:32:56 on Apr 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../activation_function.sv 
# -- Compiling package activation_function_sv_unit
# -- Importing package definitions
# -- Compiling module ActivationFunction
# 
# Top level modules:
# 	ActivationFunction
# End time: 14:32:56 on Apr 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:32:56 on Apr 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../adder.sv 
# -- Compiling module Adder
# 
# Top level modules:
# 	Adder
# End time: 14:32:56 on Apr 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:32:56 on Apr 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../address_register.sv 
# -- Compiling module AdressRegister
# 
# Top level modules:
# 	AdressRegister
# End time: 14:32:56 on Apr 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:32:56 on Apr 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../controller.sv 
# -- Compiling package controller_sv_unit
# -- Importing package definitions
# -- Importing package isa
# -- Compiling module Controller
# 
# Top level modules:
# 	Controller
# End time: 14:32:56 on Apr 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:32:56 on Apr 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../mac_unit.sv 
# -- Compiling package mac_unit_sv_unit
# -- Importing package definitions
# -- Compiling module MacUnit
# 
# Top level modules:
# 	MacUnit
# End time: 14:32:57 on Apr 23,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:32:57 on Apr 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../serializer.sv 
# -- Compiling module Serializer
# 
# Top level modules:
# 	Serializer
# End time: 14:32:57 on Apr 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:32:57 on Apr 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../neural_network.sv 
# -- Compiling package neural_network_sv_unit
# -- Importing package definitions
# -- Compiling module NeuralNetwork
# 
# Top level modules:
# 	NeuralNetwork
# End time: 14:32:57 on Apr 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:32:57 on Apr 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../testbenches" ../testbenches/testbench.sv 
# -- Compiling package testbench_sv_unit
# -- Importing package definitions
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 14:32:57 on Apr 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 14:32:58 on Apr 23,2022, Elapsed time: 0:02:36
# Errors: 0, Warnings: 3
# vsim -t 1ns -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 14:32:58 on Apr 23,2022
# Loading sv_std.std
# Loading work.definitions
# Loading work.testbench_sv_unit
# Loading work.testbench
# Loading work.neural_network_sv_unit
# Loading work.NeuralNetwork
# Loading work.Memory
# Loading work.Adder
# Loading work.Serializer
# Loading work.activation_function_sv_unit
# Loading work.ActivationFunction
# Loading work.isa
# Loading work.controller_sv_unit
# Loading work.Controller
# Loading work.mac_unit_sv_unit
# Loading work.MacUnit
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'inst_mem'.  Expected 6, found 5.
#    Time: 0 ns  Iteration: 0  Instance: /testbench/nn/inst_mem File: ../neural_network.sv Line: 144
# ** Warning: (vsim-3722) ../neural_network.sv(144): [TFMPC] - Missing connection for port 'data_in'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (8) for port 'inst_write_addr'. The port definition is at: ../controller.sv(10).
#    Time: 0 ns  Iteration: 0  Instance: /testbench/nn/controller File: ../neural_network.sv Line: 154
# 4
# 12
# 12
# 12
# unsigned
# fx
# fx_prod_full
# act_a_fx
# act_b_fx
# fx_prod
# 0
# 0
# 0
# 0
# 0 ns
# 200 ns
# WARNING: No extended dataflow license exists

do run.do
# Error 31: Unable to unlink file "C:/Users/victo/Desktop/Workspace/FPGANeuralAccelerator/FPGANeuralNetworkAccelerator/src/simulation/rtl_work/_lib.qdb".
# Error 31: Unable to unlink file "C:/Users/victo/Desktop/Workspace/FPGANeuralAccelerator/FPGANeuralNetworkAccelerator/src/simulation/rtl_work/_lib1_0.qdb".
# Error 31: Unable to unlink file "C:/Users/victo/Desktop/Workspace/FPGANeuralAccelerator/FPGANeuralNetworkAccelerator/src/simulation/rtl_work/_lib1_0.qpg".
# Error 31: Unable to unlink file "C:/Users/victo/Desktop/Workspace/FPGANeuralAccelerator/FPGANeuralNetworkAccelerator/src/simulation/rtl_work/_lib1_0.qtl".
# Error 133: Unable to remove directory "C:/Users/victo/Desktop/Workspace/FPGANeuralAccelerator/FPGANeuralNetworkAccelerator/src/simulation/rtl_work".
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:33:58 on Apr 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../definitions.sv 
# -- Compiling package definitions
# 
# Top level modules:
# 	--none--
# End time: 14:33:59 on Apr 23,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:33:59 on Apr 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../isa.sv 
# -- Compiling package isa
# 
# Top level modules:
# 	--none--
# End time: 14:33:59 on Apr 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:33:59 on Apr 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../memory.sv 
# -- Compiling module Memory
# 
# Top level modules:
# 	Memory
# End time: 14:33:59 on Apr 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:33:59 on Apr 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../activation_function.sv 
# -- Compiling package activation_function_sv_unit
# -- Importing package definitions
# -- Compiling module ActivationFunction
# 
# Top level modules:
# 	ActivationFunction
# End time: 14:33:59 on Apr 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:33:59 on Apr 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../adder.sv 
# -- Compiling module Adder
# 
# Top level modules:
# 	Adder
# End time: 14:33:59 on Apr 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:33:59 on Apr 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../address_register.sv 
# -- Compiling module AdressRegister
# 
# Top level modules:
# 	AdressRegister
# End time: 14:33:59 on Apr 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:33:59 on Apr 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../controller.sv 
# -- Compiling package controller_sv_unit
# -- Importing package definitions
# -- Importing package isa
# -- Compiling module Controller
# 
# Top level modules:
# 	Controller
# End time: 14:33:59 on Apr 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:33:59 on Apr 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../mac_unit.sv 
# -- Compiling package mac_unit_sv_unit
# -- Importing package definitions
# -- Compiling module MacUnit
# 
# Top level modules:
# 	MacUnit
# End time: 14:33:59 on Apr 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:33:59 on Apr 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../serializer.sv 
# -- Compiling module Serializer
# 
# Top level modules:
# 	Serializer
# End time: 14:33:59 on Apr 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:33:59 on Apr 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../neural_network.sv 
# -- Compiling package neural_network_sv_unit
# -- Importing package definitions
# -- Compiling module NeuralNetwork
# 
# Top level modules:
# 	NeuralNetwork
# End time: 14:33:59 on Apr 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:33:59 on Apr 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../testbenches" ../testbenches/testbench.sv 
# -- Compiling package testbench_sv_unit
# -- Importing package definitions
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 14:34:00 on Apr 23,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 14:34:01 on Apr 23,2022, Elapsed time: 0:01:03
# Errors: 0, Warnings: 3
# vsim -t 1ns -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 14:34:01 on Apr 23,2022
# Loading sv_std.std
# Loading work.definitions
# Loading work.testbench_sv_unit
# Loading work.testbench
# Loading work.neural_network_sv_unit
# Loading work.NeuralNetwork
# Loading work.Memory
# Loading work.Adder
# Loading work.Serializer
# Loading work.activation_function_sv_unit
# Loading work.ActivationFunction
# Loading work.isa
# Loading work.controller_sv_unit
# Loading work.Controller
# Loading work.mac_unit_sv_unit
# Loading work.MacUnit
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'inst_mem'.  Expected 6, found 5.
#    Time: 0 ns  Iteration: 0  Instance: /testbench/nn/inst_mem File: ../neural_network.sv Line: 144
# ** Warning: (vsim-3722) ../neural_network.sv(144): [TFMPC] - Missing connection for port 'data_in'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (8) for port 'inst_write_addr'. The port definition is at: ../controller.sv(10).
#    Time: 0 ns  Iteration: 0  Instance: /testbench/nn/controller File: ../neural_network.sv Line: 154
# 4
# 12
# 12
# 12
# unsigned
# fx
# fx_prod_full
# act_a_fx
# act_b_fx
# fx_prod
# 0
# 0
# 0
# 0
# 0 ns
# 200 ns
do run.do
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:34:27 on Apr 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../definitions.sv 
# -- Compiling package definitions
# 
# Top level modules:
# 	--none--
# End time: 14:34:27 on Apr 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:34:27 on Apr 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../isa.sv 
# -- Compiling package isa
# 
# Top level modules:
# 	--none--
# End time: 14:34:27 on Apr 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:34:27 on Apr 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../memory.sv 
# -- Compiling module Memory
# 
# Top level modules:
# 	Memory
# End time: 14:34:27 on Apr 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:34:27 on Apr 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../activation_function.sv 
# -- Compiling package activation_function_sv_unit
# -- Importing package definitions
# -- Compiling module ActivationFunction
# 
# Top level modules:
# 	ActivationFunction
# End time: 14:34:27 on Apr 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:34:27 on Apr 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../adder.sv 
# -- Compiling module Adder
# 
# Top level modules:
# 	Adder
# End time: 14:34:27 on Apr 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:34:27 on Apr 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../address_register.sv 
# -- Compiling module AdressRegister
# 
# Top level modules:
# 	AdressRegister
# End time: 14:34:28 on Apr 23,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:34:28 on Apr 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../controller.sv 
# -- Compiling package controller_sv_unit
# -- Importing package definitions
# -- Importing package isa
# -- Compiling module Controller
# 
# Top level modules:
# 	Controller
# End time: 14:34:28 on Apr 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:34:28 on Apr 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../mac_unit.sv 
# -- Compiling package mac_unit_sv_unit
# -- Importing package definitions
# -- Compiling module MacUnit
# 
# Top level modules:
# 	MacUnit
# End time: 14:34:28 on Apr 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:34:28 on Apr 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../serializer.sv 
# -- Compiling module Serializer
# 
# Top level modules:
# 	Serializer
# End time: 14:34:28 on Apr 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:34:28 on Apr 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../neural_network.sv 
# -- Compiling package neural_network_sv_unit
# -- Importing package definitions
# -- Compiling module NeuralNetwork
# 
# Top level modules:
# 	NeuralNetwork
# End time: 14:34:28 on Apr 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:34:28 on Apr 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../testbenches" ../testbenches/testbench.sv 
# -- Compiling package testbench_sv_unit
# -- Importing package definitions
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 14:34:28 on Apr 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 14:34:29 on Apr 23,2022, Elapsed time: 0:00:28
# Errors: 0, Warnings: 3
# vsim -t 1ns -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 14:34:29 on Apr 23,2022
# Loading sv_std.std
# Loading work.definitions
# Loading work.testbench_sv_unit
# Loading work.testbench
# Loading work.neural_network_sv_unit
# Loading work.NeuralNetwork
# Loading work.Memory
# Loading work.Adder
# Loading work.Serializer
# Loading work.activation_function_sv_unit
# Loading work.ActivationFunction
# Loading work.isa
# Loading work.controller_sv_unit
# Loading work.Controller
# Loading work.mac_unit_sv_unit
# Loading work.MacUnit
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'inst_mem'.  Expected 6, found 5.
#    Time: 0 ns  Iteration: 0  Instance: /testbench/nn/inst_mem File: ../neural_network.sv Line: 144
# ** Warning: (vsim-3722) ../neural_network.sv(144): [TFMPC] - Missing connection for port 'data_in'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (8) for port 'inst_write_addr'. The port definition is at: ../controller.sv(10).
#    Time: 0 ns  Iteration: 0  Instance: /testbench/nn/controller File: ../neural_network.sv Line: 154
# 4
# 12
# 12
# 12
# unsigned
# fx
# fx_prod_full
# act_a_fx
# act_b_fx
# fx_prod
# 0
# 0
# 0
# 0
# 0 ns
# 200 ns
# WARNING: No extended dataflow license exists
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# End time: 16:31:19 on Apr 23,2022, Elapsed time: 1:56:50
# Errors: 0, Warnings: 3
