// Seed: 3124814877
module module_0 (
    output uwire id_0,
    input  uwire id_1,
    output wire  id_2,
    input  wor   id_3,
    input  tri0  id_4,
    input  wor   id_5
);
  wire id_7;
  assign module_1.id_5 = 0;
endmodule
module module_1 (
    input wire id_0,
    input tri0 id_1,
    input tri0 id_2,
    input wand id_3,
    output wire id_4,
    input tri0 id_5,
    output wand id_6,
    output tri1 id_7,
    input supply0 id_8,
    output uwire id_9,
    input wire id_10,
    input wor id_11,
    input supply1 id_12,
    output wor id_13,
    output tri1 id_14,
    input tri1 id_15,
    output supply0 id_16,
    output tri0 id_17,
    input wand id_18
);
  assign #id_20 id_13 = id_10;
  module_0 modCall_1 (
      id_14,
      id_1,
      id_6,
      id_0,
      id_18,
      id_2
  );
  wire id_21;
endmodule
