;redcode
;assert 1
	SPL 0, <922
	CMP -207, <-120
	MOV -1, <-49
	MOV -7, <-20
	DJN -1, @-20
	SLT -107, -20
	SPL @121, 106
	ADD #270, 66
	CMP 1, 20
	MOV -7, <-20
	SUB #270, 66
	MOV -7, <-20
	SUB @127, 106
	SUB @127, @106
	ADD #570, 66
	MOV -77, <-20
	MOV @121, 103
	MOV -1, <-49
	SUB @127, 106
	MOV -7, <-20
	MOV @0, @52
	ADD #300, 90
	ADD #270, 66
	SUB @120, 106
	CMP 1, 20
	SUB @1, 2
	SPL -0
	ADD 10, 8
	SUB #300, 90
	ADD 10, 8
	SUB 12, @10
	SUB #0, 0
	SUB #0, 0
	MOV -7, <-20
	MOV -7, <-20
	SUB #300, 90
	SPL 0, <922
	SUB #300, 90
	SUB #300, 90
	SUB #300, 90
	DJN -7, @-20
	JMN 0, #2
	SPL 0, <922
	SPL 0, <922
	SPL 0, <922
	DJN -1, @-20
	MOV 0, 922
	MOV -1, <-49
	SPL 0, <922
	CMP -207, <-120
	MOV -1, <-49
	MOV -1, <-49
