Analysis & Synthesis report for Logic_analyzer
Mon Jan 22 18:24:44 2018
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. State Machine - |Logic_analyzer|stato
  9. State Machine - |Logic_analyzer|trigger_generator:generatore_trigger|stato
 10. State Machine - |Logic_analyzer|pc_interface:interfaccia_pc|stato
 11. State Machine - |Logic_analyzer|pc_interface:interfaccia_pc|decodifica_ascii:ascii_decodifica|stato
 12. State Machine - |Logic_analyzer|pc_interface:interfaccia_pc|UART_RX:ricezione_uart|Uart_rx_CU:CU|Present_state
 13. State Machine - |Logic_analyzer|pc_interface:interfaccia_pc|UART_TX:trasmissione_uart|Uart_CU_TX:CU|Present_state
 14. State Machine - |Logic_analyzer|Memory_Interface:interfaccia_memoria|PRESENT_STATE
 15. State Machine - |Logic_analyzer|sampler:sampler8|stato
 16. State Machine - |Logic_analyzer|sampler:sampler7|stato
 17. State Machine - |Logic_analyzer|sampler:sampler6|stato
 18. State Machine - |Logic_analyzer|sampler:sampler5|stato
 19. State Machine - |Logic_analyzer|sampler:sampler4|stato
 20. State Machine - |Logic_analyzer|sampler:sampler3|stato
 21. State Machine - |Logic_analyzer|sampler:sampler2|stato
 22. State Machine - |Logic_analyzer|sampler:sampler1|stato
 23. Registers Removed During Synthesis
 24. General Register Statistics
 25. Inverted Register Statistics
 26. Multiplexer Restructuring Statistics (Restructuring Performed)
 27. Parameter Settings for User Entity Instance: clock_divider:cnt_variable_TC|DATA_REGISTER:prescaler_register
 28. Parameter Settings for User Entity Instance: clock_divider:cnt_variable_TC|COUNTER_NBIT:contatore_terminal_count_variabile
 29. Parameter Settings for User Entity Instance: Memory_Interface:interfaccia_memoria|DATA_REGISTER:DATA_OUT_REG
 30. Parameter Settings for User Entity Instance: Memory_Interface:interfaccia_memoria|DATA_REGISTER:DATA_IN_REG
 31. Parameter Settings for User Entity Instance: Memory_Interface:interfaccia_memoria|TRI_STATE:TREE_STATE
 32. Parameter Settings for User Entity Instance: Memory_Interface:interfaccia_memoria|COUNTER_NBIT:COUNTER_18BIT
 33. Parameter Settings for User Entity Instance: Memory_Interface:interfaccia_memoria|DATA_REGISTER:START_ADD_REG
 34. Parameter Settings for User Entity Instance: pc_interface:interfaccia_pc|codifica_ascii:ascii_codifica|COUNTER_NBIT:cnt_modulo8
 35. Parameter Settings for User Entity Instance: pc_interface:interfaccia_pc|codifica_ascii:ascii_codifica|DATA_REGISTER:reg_d_g
 36. Parameter Settings for User Entity Instance: pc_interface:interfaccia_pc|codifica_ascii:ascii_codifica|MUX_NBIT:mux_channel
 37. Parameter Settings for User Entity Instance: pc_interface:interfaccia_pc|codifica_ascii:ascii_codifica|MUX_NBIT:mux_ascii
 38. Parameter Settings for User Entity Instance: pc_interface:interfaccia_pc|codifica_ascii:ascii_codifica|DATA_REGISTER:reg_uart
 39. Parameter Settings for User Entity Instance: pc_interface:interfaccia_pc|UART_TX:trasmissione_uart|Uart_datapath_PISO:datapath|counter:counter_434
 40. Parameter Settings for User Entity Instance: pc_interface:interfaccia_pc|UART_TX:trasmissione_uart|Uart_datapath_PISO:datapath|counter:counter_10
 41. Parameter Settings for User Entity Instance: pc_interface:interfaccia_pc|UART_TX:trasmissione_uart|Uart_datapath_PISO:datapath|Shift_reg_PISO:REG_DATA
 42. Parameter Settings for User Entity Instance: pc_interface:interfaccia_pc|UART_RX:ricezione_uart|Uart_rx_datapath:datapath|counter:counter_54
 43. Parameter Settings for User Entity Instance: pc_interface:interfaccia_pc|UART_RX:ricezione_uart|Uart_rx_datapath:datapath|counter:counter_8
 44. Parameter Settings for User Entity Instance: pc_interface:interfaccia_pc|UART_RX:ricezione_uart|Uart_rx_datapath:datapath|counter:counter_9
 45. Parameter Settings for User Entity Instance: pc_interface:interfaccia_pc|UART_RX:ricezione_uart|Uart_rx_datapath:datapath|Shift_reg:REG_START
 46. Parameter Settings for User Entity Instance: pc_interface:interfaccia_pc|UART_RX:ricezione_uart|Uart_rx_datapath:datapath|Shift_reg:REG_DATA
 47. Parameter Settings for User Entity Instance: pc_interface:interfaccia_pc|UART_RX:ricezione_uart|Uart_rx_datapath:datapath|DATA_REGISTER:DATA_OUT
 48. Parameter Settings for User Entity Instance: pc_interface:interfaccia_pc|decodifica_ascii:ascii_decodifica|DATA_REGISTER:reg_frequenza
 49. Parameter Settings for User Entity Instance: pc_interface:interfaccia_pc|decodifica_ascii:ascii_decodifica|DATA_REGISTER:reg_MSB
 50. Parameter Settings for User Entity Instance: pc_interface:interfaccia_pc|decodifica_ascii:ascii_decodifica|DATA_REGISTER:reg_LSB
 51. Parameter Settings for User Entity Instance: pc_interface:interfaccia_pc|decodifica_ascii:ascii_decodifica|DATA_REGISTER:reg_pattern
 52. Parameter Settings for User Entity Instance: trigger_generator:generatore_trigger|DATA_REGISTER:reg_pattern
 53. Parameter Settings for User Entity Instance: MUX_NBIT:status_mux
 54. Parameter Settings for User Entity Instance: DATA_REGISTER:registro_stato
 55. Port Connectivity Checks: "MUX_NBIT:status_mux"
 56. Port Connectivity Checks: "FLIP_FLOP_D:semaforo_read"
 57. Port Connectivity Checks: "FLIP_FLOP_D:semaforo_start"
 58. Port Connectivity Checks: "pc_interface:interfaccia_pc|FLIP_FLOP_D:REGISTER_READ_TC"
 59. Port Connectivity Checks: "pc_interface:interfaccia_pc|decodifica_ascii:ascii_decodifica|FLIP_FLOP_D:flag_read"
 60. Port Connectivity Checks: "pc_interface:interfaccia_pc|decodifica_ascii:ascii_decodifica|FLIP_FLOP_D:flag_start"
 61. Port Connectivity Checks: "pc_interface:interfaccia_pc|decodifica_ascii:ascii_decodifica|FLIP_FLOP_D:flag_pattern"
 62. Port Connectivity Checks: "pc_interface:interfaccia_pc|decodifica_ascii:ascii_decodifica|FLIP_FLOP_D:flag_frequenza"
 63. Port Connectivity Checks: "pc_interface:interfaccia_pc|decodifica_ascii:ascii_decodifica|mux_2to1:multiplexer"
 64. Port Connectivity Checks: "pc_interface:interfaccia_pc|decodifica_ascii:ascii_decodifica|adder_4bit:sommatore"
 65. Port Connectivity Checks: "pc_interface:interfaccia_pc|decodifica_ascii:ascii_decodifica|comparatore:comparatore_decodifica"
 66. Port Connectivity Checks: "pc_interface:interfaccia_pc|UART_RX:ricezione_uart|Uart_rx_datapath:datapath|counter:counter_9"
 67. Port Connectivity Checks: "pc_interface:interfaccia_pc|UART_RX:ricezione_uart|Uart_rx_datapath:datapath|counter:counter_8"
 68. Port Connectivity Checks: "pc_interface:interfaccia_pc|UART_RX:ricezione_uart|Uart_rx_datapath:datapath|counter:counter_54"
 69. Port Connectivity Checks: "pc_interface:interfaccia_pc|UART_TX:trasmissione_uart|Uart_datapath_PISO:datapath|counter:counter_10"
 70. Port Connectivity Checks: "pc_interface:interfaccia_pc|UART_TX:trasmissione_uart|Uart_datapath_PISO:datapath|counter:counter_434"
 71. Port Connectivity Checks: "pc_interface:interfaccia_pc|codifica_ascii:ascii_codifica|MUX_NBIT:mux_ascii"
 72. Port Connectivity Checks: "pc_interface:interfaccia_pc|codifica_ascii:ascii_codifica|COUNTER_NBIT:cnt_modulo8"
 73. Port Connectivity Checks: "pc_interface:interfaccia_pc|codifica_ascii:ascii_codifica"
 74. Port Connectivity Checks: "Memory_Interface:interfaccia_memoria|COUNTER_NBIT:COUNTER_18BIT"
 75. Port Connectivity Checks: "Memory_Interface:interfaccia_memoria"
 76. Port Connectivity Checks: "clock_divider:cnt_variable_TC|COUNTER_NBIT:contatore_terminal_count_variabile"
 77. Port Connectivity Checks: "clock_divider:cnt_variable_TC|FLIP_FLOP_D:master_flip_flop"
 78. Port Connectivity Checks: "sampler:sampler1|D_FF_RST_AS:fall_detector_as"
 79. Port Connectivity Checks: "sampler:sampler1|D_FF_RST_AS:rise_detector_as"
 80. Elapsed Time Per Partition
 81. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon Jan 22 18:24:44 2018           ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; Logic_analyzer                                  ;
; Top-level Entity Name              ; Logic_analyzer                                  ;
; Family                             ; Cyclone II                                      ;
; Total logic elements               ; 548                                             ;
;     Total combinational functions  ; 501                                             ;
;     Dedicated logic registers      ; 363                                             ;
; Total registers                    ; 363                                             ;
; Total pins                         ; 82                                              ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 0                                               ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 0                                               ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C35F672C6       ;                    ;
; Top-level entity name                                                      ; Logic_analyzer     ; Logic_analyzer     ;
; Family name                                                                ; Cyclone II         ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                     ;
+----------------------------------+-----------------+-----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type       ; File Name with Absolute Path                                                                                                                                              ; Library ;
+----------------------------------+-----------------+-----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Logic_analyzer.vhd               ; yes             ; User VHDL File  ; C:/Users/emanu/Documents/Documenti Politecnico/Sistemi digitali integrati/Laboratori/LAB Analizzatore di stati logici/Analizzatore di stati logici/Logic_analyzer.vhd     ;         ;
; sampler.vhd                      ; yes             ; User VHDL File  ; C:/Users/emanu/Documents/Documenti Politecnico/Sistemi digitali integrati/Laboratori/LAB Analizzatore di stati logici/Analizzatore di stati logici/sampler.vhd            ;         ;
; trigger_generator.vhd            ; yes             ; User VHDL File  ; C:/Users/emanu/Documents/Documenti Politecnico/Sistemi digitali integrati/Laboratori/LAB Analizzatore di stati logici/Analizzatore di stati logici/trigger_generator.vhd  ;         ;
; Memory_Interface.vhd             ; yes             ; User VHDL File  ; C:/Users/emanu/Documents/Documenti Politecnico/Sistemi digitali integrati/Laboratori/LAB Analizzatore di stati logici/Analizzatore di stati logici/Memory_Interface.vhd   ;         ;
; COUNTER_NBIT.vhd                 ; yes             ; User VHDL File  ; C:/Users/emanu/Documents/Documenti Politecnico/Sistemi digitali integrati/Laboratori/LAB Analizzatore di stati logici/Analizzatore di stati logici/COUNTER_NBIT.vhd       ;         ;
; DATA_REGISTER.vhd                ; yes             ; User VHDL File  ; C:/Users/emanu/Documents/Documenti Politecnico/Sistemi digitali integrati/Laboratori/LAB Analizzatore di stati logici/Analizzatore di stati logici/DATA_REGISTER.vhd      ;         ;
; FLIP_FLOP_D.vhd                  ; yes             ; User VHDL File  ; C:/Users/emanu/Documents/Documenti Politecnico/Sistemi digitali integrati/Laboratori/LAB Analizzatore di stati logici/Analizzatore di stati logici/FLIP_FLOP_D.vhd        ;         ;
; TRI_STATE.vhd                    ; yes             ; User VHDL File  ; C:/Users/emanu/Documents/Documenti Politecnico/Sistemi digitali integrati/Laboratori/LAB Analizzatore di stati logici/Analizzatore di stati logici/TRI_STATE.vhd          ;         ;
; clock_divider.vhd                ; yes             ; User VHDL File  ; C:/Users/emanu/Documents/Documenti Politecnico/Sistemi digitali integrati/Laboratori/LAB Analizzatore di stati logici/Analizzatore di stati logici/clock_divider.vhd      ;         ;
; MUX_10_to_1.vhd                  ; yes             ; User VHDL File  ; C:/Users/emanu/Documents/Documenti Politecnico/Sistemi digitali integrati/Laboratori/LAB Analizzatore di stati logici/Analizzatore di stati logici/MUX_10_to_1.vhd        ;         ;
; pc_interface.vhd                 ; yes             ; User VHDL File  ; C:/Users/emanu/Documents/Documenti Politecnico/Sistemi digitali integrati/Laboratori/LAB Analizzatore di stati logici/Analizzatore di stati logici/pc_interface.vhd       ;         ;
; codifica_ascii.vhd               ; yes             ; User VHDL File  ; C:/Users/emanu/Documents/Documenti Politecnico/Sistemi digitali integrati/Laboratori/LAB Analizzatore di stati logici/Analizzatore di stati logici/codifica_ascii.vhd     ;         ;
; decodifica_ascii.vhd             ; yes             ; User VHDL File  ; C:/Users/emanu/Documents/Documenti Politecnico/Sistemi digitali integrati/Laboratori/LAB Analizzatore di stati logici/Analizzatore di stati logici/decodifica_ascii.vhd   ;         ;
; UART_TX.vhd                      ; yes             ; User VHDL File  ; C:/Users/emanu/Documents/Documenti Politecnico/Sistemi digitali integrati/Laboratori/LAB Analizzatore di stati logici/Analizzatore di stati logici/UART_TX.vhd            ;         ;
; Uart_datapath_PISO.vhd           ; yes             ; User VHDL File  ; C:/Users/emanu/Documents/Documenti Politecnico/Sistemi digitali integrati/Laboratori/LAB Analizzatore di stati logici/Analizzatore di stati logici/Uart_datapath_PISO.vhd ;         ;
; Uart_CU_TX.vhd                   ; yes             ; User VHDL File  ; C:/Users/emanu/Documents/Documenti Politecnico/Sistemi digitali integrati/Laboratori/LAB Analizzatore di stati logici/Analizzatore di stati logici/Uart_CU_TX.vhd         ;         ;
; UART_RX.vhd                      ; yes             ; User VHDL File  ; C:/Users/emanu/Documents/Documenti Politecnico/Sistemi digitali integrati/Laboratori/LAB Analizzatore di stati logici/Analizzatore di stati logici/UART_RX.vhd            ;         ;
; Uart_rx_CU.vhd                   ; yes             ; User VHDL File  ; C:/Users/emanu/Documents/Documenti Politecnico/Sistemi digitali integrati/Laboratori/LAB Analizzatore di stati logici/Analizzatore di stati logici/Uart_rx_CU.vhd         ;         ;
; Uart_rx_datapath.vhd             ; yes             ; User VHDL File  ; C:/Users/emanu/Documents/Documenti Politecnico/Sistemi digitali integrati/Laboratori/LAB Analizzatore di stati logici/Analizzatore di stati logici/Uart_rx_datapath.vhd   ;         ;
; adder_4bit.vhd                   ; yes             ; User VHDL File  ; C:/Users/emanu/Documents/Documenti Politecnico/Sistemi digitali integrati/Laboratori/LAB Analizzatore di stati logici/Analizzatore di stati logici/adder_4bit.vhd         ;         ;
; comparatore.vhd                  ; yes             ; User VHDL File  ; C:/Users/emanu/Documents/Documenti Politecnico/Sistemi digitali integrati/Laboratori/LAB Analizzatore di stati logici/Analizzatore di stati logici/comparatore.vhd        ;         ;
; mux_2to1.vhd                     ; yes             ; User VHDL File  ; C:/Users/emanu/Documents/Documenti Politecnico/Sistemi digitali integrati/Laboratori/LAB Analizzatore di stati logici/Analizzatore di stati logici/mux_2to1.vhd           ;         ;
; Shift_reg.vhd                    ; yes             ; User VHDL File  ; C:/Users/emanu/Documents/Documenti Politecnico/Sistemi digitali integrati/Laboratori/LAB Analizzatore di stati logici/Analizzatore di stati logici/Shift_reg.vhd          ;         ;
; counter.vhd                      ; yes             ; User VHDL File  ; C:/Users/emanu/Documents/Documenti Politecnico/Sistemi digitali integrati/Laboratori/LAB Analizzatore di stati logici/Analizzatore di stati logici/counter.vhd            ;         ;
; MUX_NBIT.vhd                     ; yes             ; User VHDL File  ; C:/Users/emanu/Documents/Documenti Politecnico/Sistemi digitali integrati/Laboratori/LAB Analizzatore di stati logici/Analizzatore di stati logici/MUX_NBIT.vhd           ;         ;
; Shift_reg_PISO.vhd               ; yes             ; User VHDL File  ; C:/Users/emanu/Documents/Documenti Politecnico/Sistemi digitali integrati/Laboratori/LAB Analizzatore di stati logici/Analizzatore di stati logici/Shift_reg_PISO.vhd     ;         ;
; D_FF_UART.vhd                    ; yes             ; User VHDL File  ; C:/Users/emanu/Documents/Documenti Politecnico/Sistemi digitali integrati/Laboratori/LAB Analizzatore di stati logici/Analizzatore di stati logici/D_FF_UART.vhd          ;         ;
; D_FF_RST_AS.vhd                  ; yes             ; User VHDL File  ; C:/Users/emanu/Documents/Documenti Politecnico/Sistemi digitali integrati/Laboratori/LAB Analizzatore di stati logici/Analizzatore di stati logici/D_FF_RST_AS.vhd        ;         ;
+----------------------------------+-----------------+-----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary            ;
+---------------------------------------------+----------+
; Resource                                    ; Usage    ;
+---------------------------------------------+----------+
; Estimated Total logic elements              ; 548      ;
;                                             ;          ;
; Total combinational functions               ; 501      ;
; Logic element usage by number of LUT inputs ;          ;
;     -- 4 input functions                    ; 192      ;
;     -- 3 input functions                    ; 54       ;
;     -- <=2 input functions                  ; 255      ;
;                                             ;          ;
; Logic elements by mode                      ;          ;
;     -- normal mode                          ; 441      ;
;     -- arithmetic mode                      ; 60       ;
;                                             ;          ;
; Total registers                             ; 363      ;
;     -- Dedicated logic registers            ; 363      ;
;     -- I/O registers                        ; 0        ;
;                                             ;          ;
; I/O pins                                    ; 82       ;
; Embedded Multiplier 9-bit elements          ; 0        ;
; Maximum fan-out node                        ; CLOCK_50 ;
; Maximum fan-out                             ; 347      ;
; Total fan-out                               ; 2624     ;
; Average fan-out                             ; 2.77     ;
+---------------------------------------------+----------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                            ;
+---------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                              ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                       ; Library Name ;
+---------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------+--------------+
; |Logic_analyzer                                         ; 501 (29)          ; 363 (17)     ; 0           ; 0            ; 0       ; 0         ; 82   ; 0            ; |Logic_analyzer                                                                                                           ; work         ;
;    |DATA_REGISTER:registro_stato|                       ; 2 (2)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Logic_analyzer|DATA_REGISTER:registro_stato                                                                              ; work         ;
;    |FLIP_FLOP_D:semaforo_read|                          ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Logic_analyzer|FLIP_FLOP_D:semaforo_read                                                                                 ; work         ;
;    |FLIP_FLOP_D:semaforo_start|                         ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Logic_analyzer|FLIP_FLOP_D:semaforo_start                                                                                ; work         ;
;    |MUX_NBIT:status_mux|                                ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Logic_analyzer|MUX_NBIT:status_mux                                                                                       ; work         ;
;    |Memory_Interface:interfaccia_memoria|               ; 104 (34)          ; 84 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Logic_analyzer|Memory_Interface:interfaccia_memoria                                                                      ; work         ;
;       |COUNTER_NBIT:COUNTER_18BIT|                      ; 24 (24)           ; 18 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Logic_analyzer|Memory_Interface:interfaccia_memoria|COUNTER_NBIT:COUNTER_18BIT                                           ; work         ;
;       |DATA_REGISTER:DATA_IN_REG|                       ; 9 (9)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Logic_analyzer|Memory_Interface:interfaccia_memoria|DATA_REGISTER:DATA_IN_REG                                            ; work         ;
;       |DATA_REGISTER:DATA_OUT_REG|                      ; 17 (17)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Logic_analyzer|Memory_Interface:interfaccia_memoria|DATA_REGISTER:DATA_OUT_REG                                           ; work         ;
;       |DATA_REGISTER:START_ADD_REG|                     ; 19 (19)           ; 18 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Logic_analyzer|Memory_Interface:interfaccia_memoria|DATA_REGISTER:START_ADD_REG                                          ; work         ;
;       |FLIP_FLOP_D:REGISTER_READ|                       ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Logic_analyzer|Memory_Interface:interfaccia_memoria|FLIP_FLOP_D:REGISTER_READ                                            ; work         ;
;    |clock_divider:cnt_variable_TC|                      ; 66 (5)            ; 17 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Logic_analyzer|clock_divider:cnt_variable_TC                                                                             ; work         ;
;       |COUNTER_NBIT:contatore_terminal_count_variabile| ; 41 (41)           ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Logic_analyzer|clock_divider:cnt_variable_TC|COUNTER_NBIT:contatore_terminal_count_variabile                             ; work         ;
;       |DATA_REGISTER:prescaler_register|                ; 5 (5)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Logic_analyzer|clock_divider:cnt_variable_TC|DATA_REGISTER:prescaler_register                                            ; work         ;
;       |FLIP_FLOP_D:master_flip_flop|                    ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Logic_analyzer|clock_divider:cnt_variable_TC|FLIP_FLOP_D:master_flip_flop                                                ; work         ;
;       |MUX_10_to_1:clock_select|                        ; 13 (13)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Logic_analyzer|clock_divider:cnt_variable_TC|MUX_10_to_1:clock_select                                                    ; work         ;
;    |pc_interface:interfaccia_pc|                        ; 242 (36)          ; 186 (25)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Logic_analyzer|pc_interface:interfaccia_pc                                                                               ; work         ;
;       |FLIP_FLOP_D:REGISTER_READ_TC|                    ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Logic_analyzer|pc_interface:interfaccia_pc|FLIP_FLOP_D:REGISTER_READ_TC                                                  ; work         ;
;       |UART_RX:ricezione_uart|                          ; 64 (0)            ; 59 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Logic_analyzer|pc_interface:interfaccia_pc|UART_RX:ricezione_uart                                                        ; work         ;
;          |Uart_rx_CU:CU|                                ; 9 (9)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Logic_analyzer|pc_interface:interfaccia_pc|UART_RX:ricezione_uart|Uart_rx_CU:CU                                          ; work         ;
;          |Uart_rx_datapath:datapath|                    ; 55 (2)            ; 50 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Logic_analyzer|pc_interface:interfaccia_pc|UART_RX:ricezione_uart|Uart_rx_datapath:datapath                              ; work         ;
;             |DATA_REGISTER:DATA_OUT|                    ; 9 (9)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Logic_analyzer|pc_interface:interfaccia_pc|UART_RX:ricezione_uart|Uart_rx_datapath:datapath|DATA_REGISTER:DATA_OUT       ; work         ;
;             |D_FF_UART:STOP|                            ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Logic_analyzer|pc_interface:interfaccia_pc|UART_RX:ricezione_uart|Uart_rx_datapath:datapath|D_FF_UART:STOP               ; work         ;
;             |Shift_reg:REG_DATA|                        ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Logic_analyzer|pc_interface:interfaccia_pc|UART_RX:ricezione_uart|Uart_rx_datapath:datapath|Shift_reg:REG_DATA           ; work         ;
;             |Shift_reg:REG_START|                       ; 1 (1)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Logic_analyzer|pc_interface:interfaccia_pc|UART_RX:ricezione_uart|Uart_rx_datapath:datapath|Shift_reg:REG_START          ; work         ;
;             |counter:counter_54|                        ; 14 (14)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Logic_analyzer|pc_interface:interfaccia_pc|UART_RX:ricezione_uart|Uart_rx_datapath:datapath|counter:counter_54           ; work         ;
;             |counter:counter_8|                         ; 19 (19)           ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Logic_analyzer|pc_interface:interfaccia_pc|UART_RX:ricezione_uart|Uart_rx_datapath:datapath|counter:counter_8            ; work         ;
;             |counter:counter_9|                         ; 9 (9)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Logic_analyzer|pc_interface:interfaccia_pc|UART_RX:ricezione_uart|Uart_rx_datapath:datapath|counter:counter_9            ; work         ;
;       |UART_TX:trasmissione_uart|                       ; 44 (0)            ; 33 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Logic_analyzer|pc_interface:interfaccia_pc|UART_TX:trasmissione_uart                                                     ; work         ;
;          |Uart_CU_TX:CU|                                ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Logic_analyzer|pc_interface:interfaccia_pc|UART_TX:trasmissione_uart|Uart_CU_TX:CU                                       ; work         ;
;          |Uart_datapath_PISO:datapath|                  ; 38 (0)            ; 27 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Logic_analyzer|pc_interface:interfaccia_pc|UART_TX:trasmissione_uart|Uart_datapath_PISO:datapath                         ; work         ;
;             |Shift_reg_PISO:REG_DATA|                   ; 11 (11)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Logic_analyzer|pc_interface:interfaccia_pc|UART_TX:trasmissione_uart|Uart_datapath_PISO:datapath|Shift_reg_PISO:REG_DATA ; work         ;
;             |counter:counter_10|                        ; 10 (10)           ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Logic_analyzer|pc_interface:interfaccia_pc|UART_TX:trasmissione_uart|Uart_datapath_PISO:datapath|counter:counter_10      ; work         ;
;             |counter:counter_434|                       ; 17 (17)           ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Logic_analyzer|pc_interface:interfaccia_pc|UART_TX:trasmissione_uart|Uart_datapath_PISO:datapath|counter:counter_434     ; work         ;
;       |codifica_ascii:ascii_codifica|                   ; 38 (0)            ; 26 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Logic_analyzer|pc_interface:interfaccia_pc|codifica_ascii:ascii_codifica                                                 ; work         ;
;          |COUNTER_NBIT:cnt_modulo8|                     ; 5 (5)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Logic_analyzer|pc_interface:interfaccia_pc|codifica_ascii:ascii_codifica|COUNTER_NBIT:cnt_modulo8                        ; work         ;
;          |DATA_REGISTER:reg_d_g|                        ; 17 (17)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Logic_analyzer|pc_interface:interfaccia_pc|codifica_ascii:ascii_codifica|DATA_REGISTER:reg_d_g                           ; work         ;
;          |DATA_REGISTER:reg_uart|                       ; 7 (7)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Logic_analyzer|pc_interface:interfaccia_pc|codifica_ascii:ascii_codifica|DATA_REGISTER:reg_uart                          ; work         ;
;          |MUX_NBIT:mux_channel|                         ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Logic_analyzer|pc_interface:interfaccia_pc|codifica_ascii:ascii_codifica|MUX_NBIT:mux_channel                            ; work         ;
;       |decodifica_ascii:ascii_decodifica|               ; 59 (25)           ; 42 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Logic_analyzer|pc_interface:interfaccia_pc|decodifica_ascii:ascii_decodifica                                             ; work         ;
;          |DATA_REGISTER:reg_LSB|                        ; 1 (1)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Logic_analyzer|pc_interface:interfaccia_pc|decodifica_ascii:ascii_decodifica|DATA_REGISTER:reg_LSB                       ; work         ;
;          |DATA_REGISTER:reg_MSB|                        ; 1 (1)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Logic_analyzer|pc_interface:interfaccia_pc|decodifica_ascii:ascii_decodifica|DATA_REGISTER:reg_MSB                       ; work         ;
;          |DATA_REGISTER:reg_frequenza|                  ; 5 (5)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Logic_analyzer|pc_interface:interfaccia_pc|decodifica_ascii:ascii_decodifica|DATA_REGISTER:reg_frequenza                 ; work         ;
;          |DATA_REGISTER:reg_pattern|                    ; 9 (9)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Logic_analyzer|pc_interface:interfaccia_pc|decodifica_ascii:ascii_decodifica|DATA_REGISTER:reg_pattern                   ; work         ;
;          |FLIP_FLOP_D:flag_frequenza|                   ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Logic_analyzer|pc_interface:interfaccia_pc|decodifica_ascii:ascii_decodifica|FLIP_FLOP_D:flag_frequenza                  ; work         ;
;          |FLIP_FLOP_D:flag_pattern|                     ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Logic_analyzer|pc_interface:interfaccia_pc|decodifica_ascii:ascii_decodifica|FLIP_FLOP_D:flag_pattern                    ; work         ;
;          |FLIP_FLOP_D:flag_read|                        ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Logic_analyzer|pc_interface:interfaccia_pc|decodifica_ascii:ascii_decodifica|FLIP_FLOP_D:flag_read                       ; work         ;
;          |FLIP_FLOP_D:flag_start|                       ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Logic_analyzer|pc_interface:interfaccia_pc|decodifica_ascii:ascii_decodifica|FLIP_FLOP_D:flag_start                      ; work         ;
;          |adder_4bit:sommatore|                         ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Logic_analyzer|pc_interface:interfaccia_pc|decodifica_ascii:ascii_decodifica|adder_4bit:sommatore                        ; work         ;
;          |comparatore:comparatore_decodifica|           ; 12 (12)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Logic_analyzer|pc_interface:interfaccia_pc|decodifica_ascii:ascii_decodifica|comparatore:comparatore_decodifica          ; work         ;
;    |sampler:sampler1|                                   ; 5 (2)             ; 6 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Logic_analyzer|sampler:sampler1                                                                                          ; work         ;
;       |D_FF_RST_AS:fall_detector_as|                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Logic_analyzer|sampler:sampler1|D_FF_RST_AS:fall_detector_as                                                             ; work         ;
;       |D_FF_RST_AS:rise_detector_as|                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Logic_analyzer|sampler:sampler1|D_FF_RST_AS:rise_detector_as                                                             ; work         ;
;       |FLIP_FLOP_D:fall_register|                       ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Logic_analyzer|sampler:sampler1|FLIP_FLOP_D:fall_register                                                                ; work         ;
;       |FLIP_FLOP_D:reg_D|                               ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Logic_analyzer|sampler:sampler1|FLIP_FLOP_D:reg_D                                                                        ; work         ;
;       |FLIP_FLOP_D:rise_register|                       ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Logic_analyzer|sampler:sampler1|FLIP_FLOP_D:rise_register                                                                ; work         ;
;    |sampler:sampler2|                                   ; 4 (1)             ; 5 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Logic_analyzer|sampler:sampler2                                                                                          ; work         ;
;       |D_FF_RST_AS:fall_detector_as|                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Logic_analyzer|sampler:sampler2|D_FF_RST_AS:fall_detector_as                                                             ; work         ;
;       |D_FF_RST_AS:rise_detector_as|                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Logic_analyzer|sampler:sampler2|D_FF_RST_AS:rise_detector_as                                                             ; work         ;
;       |FLIP_FLOP_D:fall_register|                       ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Logic_analyzer|sampler:sampler2|FLIP_FLOP_D:fall_register                                                                ; work         ;
;       |FLIP_FLOP_D:reg_D|                               ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Logic_analyzer|sampler:sampler2|FLIP_FLOP_D:reg_D                                                                        ; work         ;
;       |FLIP_FLOP_D:rise_register|                       ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Logic_analyzer|sampler:sampler2|FLIP_FLOP_D:rise_register                                                                ; work         ;
;    |sampler:sampler3|                                   ; 4 (1)             ; 5 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Logic_analyzer|sampler:sampler3                                                                                          ; work         ;
;       |D_FF_RST_AS:fall_detector_as|                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Logic_analyzer|sampler:sampler3|D_FF_RST_AS:fall_detector_as                                                             ; work         ;
;       |D_FF_RST_AS:rise_detector_as|                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Logic_analyzer|sampler:sampler3|D_FF_RST_AS:rise_detector_as                                                             ; work         ;
;       |FLIP_FLOP_D:fall_register|                       ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Logic_analyzer|sampler:sampler3|FLIP_FLOP_D:fall_register                                                                ; work         ;
;       |FLIP_FLOP_D:reg_D|                               ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Logic_analyzer|sampler:sampler3|FLIP_FLOP_D:reg_D                                                                        ; work         ;
;       |FLIP_FLOP_D:rise_register|                       ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Logic_analyzer|sampler:sampler3|FLIP_FLOP_D:rise_register                                                                ; work         ;
;    |sampler:sampler4|                                   ; 4 (1)             ; 5 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Logic_analyzer|sampler:sampler4                                                                                          ; work         ;
;       |D_FF_RST_AS:fall_detector_as|                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Logic_analyzer|sampler:sampler4|D_FF_RST_AS:fall_detector_as                                                             ; work         ;
;       |D_FF_RST_AS:rise_detector_as|                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Logic_analyzer|sampler:sampler4|D_FF_RST_AS:rise_detector_as                                                             ; work         ;
;       |FLIP_FLOP_D:fall_register|                       ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Logic_analyzer|sampler:sampler4|FLIP_FLOP_D:fall_register                                                                ; work         ;
;       |FLIP_FLOP_D:reg_D|                               ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Logic_analyzer|sampler:sampler4|FLIP_FLOP_D:reg_D                                                                        ; work         ;
;       |FLIP_FLOP_D:rise_register|                       ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Logic_analyzer|sampler:sampler4|FLIP_FLOP_D:rise_register                                                                ; work         ;
;    |sampler:sampler5|                                   ; 4 (1)             ; 5 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Logic_analyzer|sampler:sampler5                                                                                          ; work         ;
;       |D_FF_RST_AS:fall_detector_as|                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Logic_analyzer|sampler:sampler5|D_FF_RST_AS:fall_detector_as                                                             ; work         ;
;       |D_FF_RST_AS:rise_detector_as|                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Logic_analyzer|sampler:sampler5|D_FF_RST_AS:rise_detector_as                                                             ; work         ;
;       |FLIP_FLOP_D:fall_register|                       ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Logic_analyzer|sampler:sampler5|FLIP_FLOP_D:fall_register                                                                ; work         ;
;       |FLIP_FLOP_D:reg_D|                               ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Logic_analyzer|sampler:sampler5|FLIP_FLOP_D:reg_D                                                                        ; work         ;
;       |FLIP_FLOP_D:rise_register|                       ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Logic_analyzer|sampler:sampler5|FLIP_FLOP_D:rise_register                                                                ; work         ;
;    |sampler:sampler6|                                   ; 5 (1)             ; 5 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Logic_analyzer|sampler:sampler6                                                                                          ; work         ;
;       |D_FF_RST_AS:fall_detector_as|                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Logic_analyzer|sampler:sampler6|D_FF_RST_AS:fall_detector_as                                                             ; work         ;
;       |D_FF_RST_AS:rise_detector_as|                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Logic_analyzer|sampler:sampler6|D_FF_RST_AS:rise_detector_as                                                             ; work         ;
;       |FLIP_FLOP_D:fall_register|                       ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Logic_analyzer|sampler:sampler6|FLIP_FLOP_D:fall_register                                                                ; work         ;
;       |FLIP_FLOP_D:reg_D|                               ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Logic_analyzer|sampler:sampler6|FLIP_FLOP_D:reg_D                                                                        ; work         ;
;       |FLIP_FLOP_D:rise_register|                       ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Logic_analyzer|sampler:sampler6|FLIP_FLOP_D:rise_register                                                                ; work         ;
;    |sampler:sampler7|                                   ; 4 (1)             ; 5 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Logic_analyzer|sampler:sampler7                                                                                          ; work         ;
;       |D_FF_RST_AS:fall_detector_as|                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Logic_analyzer|sampler:sampler7|D_FF_RST_AS:fall_detector_as                                                             ; work         ;
;       |D_FF_RST_AS:rise_detector_as|                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Logic_analyzer|sampler:sampler7|D_FF_RST_AS:rise_detector_as                                                             ; work         ;
;       |FLIP_FLOP_D:fall_register|                       ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Logic_analyzer|sampler:sampler7|FLIP_FLOP_D:fall_register                                                                ; work         ;
;       |FLIP_FLOP_D:reg_D|                               ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Logic_analyzer|sampler:sampler7|FLIP_FLOP_D:reg_D                                                                        ; work         ;
;       |FLIP_FLOP_D:rise_register|                       ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Logic_analyzer|sampler:sampler7|FLIP_FLOP_D:rise_register                                                                ; work         ;
;    |sampler:sampler8|                                   ; 4 (1)             ; 5 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Logic_analyzer|sampler:sampler8                                                                                          ; work         ;
;       |D_FF_RST_AS:fall_detector_as|                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Logic_analyzer|sampler:sampler8|D_FF_RST_AS:fall_detector_as                                                             ; work         ;
;       |D_FF_RST_AS:rise_detector_as|                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Logic_analyzer|sampler:sampler8|D_FF_RST_AS:rise_detector_as                                                             ; work         ;
;       |FLIP_FLOP_D:fall_register|                       ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Logic_analyzer|sampler:sampler8|FLIP_FLOP_D:fall_register                                                                ; work         ;
;       |FLIP_FLOP_D:reg_D|                               ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Logic_analyzer|sampler:sampler8|FLIP_FLOP_D:reg_D                                                                        ; work         ;
;       |FLIP_FLOP_D:rise_register|                       ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Logic_analyzer|sampler:sampler8|FLIP_FLOP_D:rise_register                                                                ; work         ;
;    |trigger_generator:generatore_trigger|               ; 20 (9)            ; 13 (4)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Logic_analyzer|trigger_generator:generatore_trigger                                                                      ; work         ;
;       |DATA_REGISTER:reg_pattern|                       ; 9 (9)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Logic_analyzer|trigger_generator:generatore_trigger|DATA_REGISTER:reg_pattern                                            ; work         ;
;       |FLIP_FLOP_D:reg_match|                           ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Logic_analyzer|trigger_generator:generatore_trigger|FLIP_FLOP_D:reg_match                                                ; work         ;
+---------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Logic_analyzer|stato                                                                                                                                                                                                                                                                                                                                                                               ;
+-------------------------------+----------------------+-------------------------+-------------------------+--------------------------+-------------------------------+----------------------+-----------------+--------------------+-----------------------+-----------------+---------------------+-----------------+----------------------+-----------------+-----------------+-------------------+----------------+
; Name                          ; stato.S13_READ_READY ; stato.S12_ELABORA_PC_IN ; stato.S11_LOAD_CODIFICA ; stato.S10_WAIT_OUT_VALID ; stato.S9bis_WAIT_READ_CONFIRM ; stato.S9bis_READ_REQ ; stato.S9_WAIT_R ; stato.S8_IDLE_128K ; stato.S6_WAIT_MATCH_P ; stato.S5_IDLE_T ; stato.S5bis_PATTERN ; stato.S4_IDLE_F ; stato.S4bis_SET_FREQ ; stato.S3_WR_REQ ; stato.S2_SAMPLE ; stato.S1_IDLE_DEF ; stato.S0_RESET ;
+-------------------------------+----------------------+-------------------------+-------------------------+--------------------------+-------------------------------+----------------------+-----------------+--------------------+-----------------------+-----------------+---------------------+-----------------+----------------------+-----------------+-----------------+-------------------+----------------+
; stato.S0_RESET                ; 0                    ; 0                       ; 0                       ; 0                        ; 0                             ; 0                    ; 0               ; 0                  ; 0                     ; 0               ; 0                   ; 0               ; 0                    ; 0               ; 0               ; 0                 ; 0              ;
; stato.S1_IDLE_DEF             ; 0                    ; 0                       ; 0                       ; 0                        ; 0                             ; 0                    ; 0               ; 0                  ; 0                     ; 0               ; 0                   ; 0               ; 0                    ; 0               ; 0               ; 1                 ; 1              ;
; stato.S2_SAMPLE               ; 0                    ; 0                       ; 0                       ; 0                        ; 0                             ; 0                    ; 0               ; 0                  ; 0                     ; 0               ; 0                   ; 0               ; 0                    ; 0               ; 1               ; 0                 ; 1              ;
; stato.S3_WR_REQ               ; 0                    ; 0                       ; 0                       ; 0                        ; 0                             ; 0                    ; 0               ; 0                  ; 0                     ; 0               ; 0                   ; 0               ; 0                    ; 1               ; 0               ; 0                 ; 1              ;
; stato.S4bis_SET_FREQ          ; 0                    ; 0                       ; 0                       ; 0                        ; 0                             ; 0                    ; 0               ; 0                  ; 0                     ; 0               ; 0                   ; 0               ; 1                    ; 0               ; 0               ; 0                 ; 1              ;
; stato.S4_IDLE_F               ; 0                    ; 0                       ; 0                       ; 0                        ; 0                             ; 0                    ; 0               ; 0                  ; 0                     ; 0               ; 0                   ; 1               ; 0                    ; 0               ; 0               ; 0                 ; 1              ;
; stato.S5bis_PATTERN           ; 0                    ; 0                       ; 0                       ; 0                        ; 0                             ; 0                    ; 0               ; 0                  ; 0                     ; 0               ; 1                   ; 0               ; 0                    ; 0               ; 0               ; 0                 ; 1              ;
; stato.S5_IDLE_T               ; 0                    ; 0                       ; 0                       ; 0                        ; 0                             ; 0                    ; 0               ; 0                  ; 0                     ; 1               ; 0                   ; 0               ; 0                    ; 0               ; 0               ; 0                 ; 1              ;
; stato.S6_WAIT_MATCH_P         ; 0                    ; 0                       ; 0                       ; 0                        ; 0                             ; 0                    ; 0               ; 0                  ; 1                     ; 0               ; 0                   ; 0               ; 0                    ; 0               ; 0               ; 0                 ; 1              ;
; stato.S8_IDLE_128K            ; 0                    ; 0                       ; 0                       ; 0                        ; 0                             ; 0                    ; 0               ; 1                  ; 0                     ; 0               ; 0                   ; 0               ; 0                    ; 0               ; 0               ; 0                 ; 1              ;
; stato.S9_WAIT_R               ; 0                    ; 0                       ; 0                       ; 0                        ; 0                             ; 0                    ; 1               ; 0                  ; 0                     ; 0               ; 0                   ; 0               ; 0                    ; 0               ; 0               ; 0                 ; 1              ;
; stato.S9bis_READ_REQ          ; 0                    ; 0                       ; 0                       ; 0                        ; 0                             ; 1                    ; 0               ; 0                  ; 0                     ; 0               ; 0                   ; 0               ; 0                    ; 0               ; 0               ; 0                 ; 1              ;
; stato.S9bis_WAIT_READ_CONFIRM ; 0                    ; 0                       ; 0                       ; 0                        ; 1                             ; 0                    ; 0               ; 0                  ; 0                     ; 0               ; 0                   ; 0               ; 0                    ; 0               ; 0               ; 0                 ; 1              ;
; stato.S10_WAIT_OUT_VALID      ; 0                    ; 0                       ; 0                       ; 1                        ; 0                             ; 0                    ; 0               ; 0                  ; 0                     ; 0               ; 0                   ; 0               ; 0                    ; 0               ; 0               ; 0                 ; 1              ;
; stato.S11_LOAD_CODIFICA       ; 0                    ; 0                       ; 1                       ; 0                        ; 0                             ; 0                    ; 0               ; 0                  ; 0                     ; 0               ; 0                   ; 0               ; 0                    ; 0               ; 0               ; 0                 ; 1              ;
; stato.S12_ELABORA_PC_IN       ; 0                    ; 1                       ; 0                       ; 0                        ; 0                             ; 0                    ; 0               ; 0                  ; 0                     ; 0               ; 0                   ; 0               ; 0                    ; 0               ; 0               ; 0                 ; 1              ;
; stato.S13_READ_READY          ; 1                    ; 0                       ; 0                       ; 0                        ; 0                             ; 0                    ; 0               ; 0                  ; 0                     ; 0               ; 0                   ; 0               ; 0                    ; 0               ; 0               ; 0                 ; 1              ;
+-------------------------------+----------------------+-------------------------+-------------------------+--------------------------+-------------------------------+----------------------+-----------------+--------------------+-----------------------+-----------------+---------------------+-----------------+----------------------+-----------------+-----------------+-------------------+----------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------+
; State Machine - |Logic_analyzer|trigger_generator:generatore_trigger|stato                                    ;
+----------------------+----------------------+----------------+---------------+---------------+----------------+
; Name                 ; stato.S4_RESET_MATCH ; stato.S3_MATCH ; stato.S2_WAIT ; stato.S1_IDLE ; stato.S0_RESET ;
+----------------------+----------------------+----------------+---------------+---------------+----------------+
; stato.S0_RESET       ; 0                    ; 0              ; 0             ; 0             ; 0              ;
; stato.S1_IDLE        ; 0                    ; 0              ; 0             ; 1             ; 1              ;
; stato.S2_WAIT        ; 0                    ; 0              ; 1             ; 0             ; 1              ;
; stato.S3_MATCH       ; 0                    ; 1              ; 0             ; 0             ; 1              ;
; stato.S4_RESET_MATCH ; 1                    ; 0              ; 0             ; 0             ; 1              ;
+----------------------+----------------------+----------------+---------------+---------------+----------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Logic_analyzer|pc_interface:interfaccia_pc|stato                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------+-----------------------+-----------------------------+----------------------+----------------------------+---------------------------+------------------------+----------------------+----------------------+----------------------------+----------------------------+------------------------+------------------------+---------------------+---------------------+-----------------+-----------------+--------------------+-----------------+----------------+-------------+----------------+----------------+----------------+-------------------+---------------+----------------+
; Name                        ; stato.S16_UART_TX_O_K ; stato.S16_DONE_CODIFICA_O_K ; stato.S15_DECODIFICA ; stato.S14_START_DECODIFICA ; stato.S13_ELABORA_UART_RX ; stato.S12bis_DATA_SENT ; stato.S12_UART_TX_CR ; stato.S12_UART_TX_FL ; stato.S11_DONE_CODIFICA_CR ; stato.S11_DONE_CODIFICA_FL ; stato.S10_UART_TX_DATO ; stato.S9_DONE_CODIFICA ; stato.S8_INVIAK_BIS ; stato.S7_INVIAO_BIS ; stato.S8_INVIAK ; stato.S7_INVIAO ; stato.S6bis_CR_BIS ; stato.S6_FL_BIS ; stato.S6bis_CR ; stato.S6_FL ; stato.S5_DATOX ; stato.S4_DATO1 ; stato.S3_DATO0 ; stato.S2_CODIFICA ; stato.S1_IDLE ; stato.S0_RESET ;
+-----------------------------+-----------------------+-----------------------------+----------------------+----------------------------+---------------------------+------------------------+----------------------+----------------------+----------------------------+----------------------------+------------------------+------------------------+---------------------+---------------------+-----------------+-----------------+--------------------+-----------------+----------------+-------------+----------------+----------------+----------------+-------------------+---------------+----------------+
; stato.S0_RESET              ; 0                     ; 0                           ; 0                    ; 0                          ; 0                         ; 0                      ; 0                    ; 0                    ; 0                          ; 0                          ; 0                      ; 0                      ; 0                   ; 0                   ; 0               ; 0               ; 0                  ; 0               ; 0              ; 0           ; 0              ; 0              ; 0              ; 0                 ; 0             ; 0              ;
; stato.S1_IDLE               ; 0                     ; 0                           ; 0                    ; 0                          ; 0                         ; 0                      ; 0                    ; 0                    ; 0                          ; 0                          ; 0                      ; 0                      ; 0                   ; 0                   ; 0               ; 0               ; 0                  ; 0               ; 0              ; 0           ; 0              ; 0              ; 0              ; 0                 ; 1             ; 1              ;
; stato.S2_CODIFICA           ; 0                     ; 0                           ; 0                    ; 0                          ; 0                         ; 0                      ; 0                    ; 0                    ; 0                          ; 0                          ; 0                      ; 0                      ; 0                   ; 0                   ; 0               ; 0               ; 0                  ; 0               ; 0              ; 0           ; 0              ; 0              ; 0              ; 1                 ; 0             ; 1              ;
; stato.S3_DATO0              ; 0                     ; 0                           ; 0                    ; 0                          ; 0                         ; 0                      ; 0                    ; 0                    ; 0                          ; 0                          ; 0                      ; 0                      ; 0                   ; 0                   ; 0               ; 0               ; 0                  ; 0               ; 0              ; 0           ; 0              ; 0              ; 1              ; 0                 ; 0             ; 1              ;
; stato.S4_DATO1              ; 0                     ; 0                           ; 0                    ; 0                          ; 0                         ; 0                      ; 0                    ; 0                    ; 0                          ; 0                          ; 0                      ; 0                      ; 0                   ; 0                   ; 0               ; 0               ; 0                  ; 0               ; 0              ; 0           ; 0              ; 1              ; 0              ; 0                 ; 0             ; 1              ;
; stato.S5_DATOX              ; 0                     ; 0                           ; 0                    ; 0                          ; 0                         ; 0                      ; 0                    ; 0                    ; 0                          ; 0                          ; 0                      ; 0                      ; 0                   ; 0                   ; 0               ; 0               ; 0                  ; 0               ; 0              ; 0           ; 1              ; 0              ; 0              ; 0                 ; 0             ; 1              ;
; stato.S6_FL                 ; 0                     ; 0                           ; 0                    ; 0                          ; 0                         ; 0                      ; 0                    ; 0                    ; 0                          ; 0                          ; 0                      ; 0                      ; 0                   ; 0                   ; 0               ; 0               ; 0                  ; 0               ; 0              ; 1           ; 0              ; 0              ; 0              ; 0                 ; 0             ; 1              ;
; stato.S6bis_CR              ; 0                     ; 0                           ; 0                    ; 0                          ; 0                         ; 0                      ; 0                    ; 0                    ; 0                          ; 0                          ; 0                      ; 0                      ; 0                   ; 0                   ; 0               ; 0               ; 0                  ; 0               ; 1              ; 0           ; 0              ; 0              ; 0              ; 0                 ; 0             ; 1              ;
; stato.S6_FL_BIS             ; 0                     ; 0                           ; 0                    ; 0                          ; 0                         ; 0                      ; 0                    ; 0                    ; 0                          ; 0                          ; 0                      ; 0                      ; 0                   ; 0                   ; 0               ; 0               ; 0                  ; 1               ; 0              ; 0           ; 0              ; 0              ; 0              ; 0                 ; 0             ; 1              ;
; stato.S6bis_CR_BIS          ; 0                     ; 0                           ; 0                    ; 0                          ; 0                         ; 0                      ; 0                    ; 0                    ; 0                          ; 0                          ; 0                      ; 0                      ; 0                   ; 0                   ; 0               ; 0               ; 1                  ; 0               ; 0              ; 0           ; 0              ; 0              ; 0              ; 0                 ; 0             ; 1              ;
; stato.S7_INVIAO             ; 0                     ; 0                           ; 0                    ; 0                          ; 0                         ; 0                      ; 0                    ; 0                    ; 0                          ; 0                          ; 0                      ; 0                      ; 0                   ; 0                   ; 0               ; 1               ; 0                  ; 0               ; 0              ; 0           ; 0              ; 0              ; 0              ; 0                 ; 0             ; 1              ;
; stato.S8_INVIAK             ; 0                     ; 0                           ; 0                    ; 0                          ; 0                         ; 0                      ; 0                    ; 0                    ; 0                          ; 0                          ; 0                      ; 0                      ; 0                   ; 0                   ; 1               ; 0               ; 0                  ; 0               ; 0              ; 0           ; 0              ; 0              ; 0              ; 0                 ; 0             ; 1              ;
; stato.S7_INVIAO_BIS         ; 0                     ; 0                           ; 0                    ; 0                          ; 0                         ; 0                      ; 0                    ; 0                    ; 0                          ; 0                          ; 0                      ; 0                      ; 0                   ; 1                   ; 0               ; 0               ; 0                  ; 0               ; 0              ; 0           ; 0              ; 0              ; 0              ; 0                 ; 0             ; 1              ;
; stato.S8_INVIAK_BIS         ; 0                     ; 0                           ; 0                    ; 0                          ; 0                         ; 0                      ; 0                    ; 0                    ; 0                          ; 0                          ; 0                      ; 0                      ; 1                   ; 0                   ; 0               ; 0               ; 0                  ; 0               ; 0              ; 0           ; 0              ; 0              ; 0              ; 0                 ; 0             ; 1              ;
; stato.S9_DONE_CODIFICA      ; 0                     ; 0                           ; 0                    ; 0                          ; 0                         ; 0                      ; 0                    ; 0                    ; 0                          ; 0                          ; 0                      ; 1                      ; 0                   ; 0                   ; 0               ; 0               ; 0                  ; 0               ; 0              ; 0           ; 0              ; 0              ; 0              ; 0                 ; 0             ; 1              ;
; stato.S10_UART_TX_DATO      ; 0                     ; 0                           ; 0                    ; 0                          ; 0                         ; 0                      ; 0                    ; 0                    ; 0                          ; 0                          ; 1                      ; 0                      ; 0                   ; 0                   ; 0               ; 0               ; 0                  ; 0               ; 0              ; 0           ; 0              ; 0              ; 0              ; 0                 ; 0             ; 1              ;
; stato.S11_DONE_CODIFICA_FL  ; 0                     ; 0                           ; 0                    ; 0                          ; 0                         ; 0                      ; 0                    ; 0                    ; 0                          ; 1                          ; 0                      ; 0                      ; 0                   ; 0                   ; 0               ; 0               ; 0                  ; 0               ; 0              ; 0           ; 0              ; 0              ; 0              ; 0                 ; 0             ; 1              ;
; stato.S11_DONE_CODIFICA_CR  ; 0                     ; 0                           ; 0                    ; 0                          ; 0                         ; 0                      ; 0                    ; 0                    ; 1                          ; 0                          ; 0                      ; 0                      ; 0                   ; 0                   ; 0               ; 0               ; 0                  ; 0               ; 0              ; 0           ; 0              ; 0              ; 0              ; 0                 ; 0             ; 1              ;
; stato.S12_UART_TX_FL        ; 0                     ; 0                           ; 0                    ; 0                          ; 0                         ; 0                      ; 0                    ; 1                    ; 0                          ; 0                          ; 0                      ; 0                      ; 0                   ; 0                   ; 0               ; 0               ; 0                  ; 0               ; 0              ; 0           ; 0              ; 0              ; 0              ; 0                 ; 0             ; 1              ;
; stato.S12_UART_TX_CR        ; 0                     ; 0                           ; 0                    ; 0                          ; 0                         ; 0                      ; 1                    ; 0                    ; 0                          ; 0                          ; 0                      ; 0                      ; 0                   ; 0                   ; 0               ; 0               ; 0                  ; 0               ; 0              ; 0           ; 0              ; 0              ; 0              ; 0                 ; 0             ; 1              ;
; stato.S12bis_DATA_SENT      ; 0                     ; 0                           ; 0                    ; 0                          ; 0                         ; 1                      ; 0                    ; 0                    ; 0                          ; 0                          ; 0                      ; 0                      ; 0                   ; 0                   ; 0               ; 0               ; 0                  ; 0               ; 0              ; 0           ; 0              ; 0              ; 0              ; 0                 ; 0             ; 1              ;
; stato.S13_ELABORA_UART_RX   ; 0                     ; 0                           ; 0                    ; 0                          ; 1                         ; 0                      ; 0                    ; 0                    ; 0                          ; 0                          ; 0                      ; 0                      ; 0                   ; 0                   ; 0               ; 0               ; 0                  ; 0               ; 0              ; 0           ; 0              ; 0              ; 0              ; 0                 ; 0             ; 1              ;
; stato.S14_START_DECODIFICA  ; 0                     ; 0                           ; 0                    ; 1                          ; 0                         ; 0                      ; 0                    ; 0                    ; 0                          ; 0                          ; 0                      ; 0                      ; 0                   ; 0                   ; 0               ; 0               ; 0                  ; 0               ; 0              ; 0           ; 0              ; 0              ; 0              ; 0                 ; 0             ; 1              ;
; stato.S15_DECODIFICA        ; 0                     ; 0                           ; 1                    ; 0                          ; 0                         ; 0                      ; 0                    ; 0                    ; 0                          ; 0                          ; 0                      ; 0                      ; 0                   ; 0                   ; 0               ; 0               ; 0                  ; 0               ; 0              ; 0           ; 0              ; 0              ; 0              ; 0                 ; 0             ; 1              ;
; stato.S16_DONE_CODIFICA_O_K ; 0                     ; 1                           ; 0                    ; 0                          ; 0                         ; 0                      ; 0                    ; 0                    ; 0                          ; 0                          ; 0                      ; 0                      ; 0                   ; 0                   ; 0               ; 0               ; 0                  ; 0               ; 0              ; 0           ; 0              ; 0              ; 0              ; 0                 ; 0             ; 1              ;
; stato.S16_UART_TX_O_K       ; 1                     ; 0                           ; 0                    ; 0                          ; 0                         ; 0                      ; 0                    ; 0                    ; 0                          ; 0                          ; 0                      ; 0                      ; 0                   ; 0                   ; 0               ; 0               ; 0                  ; 0               ; 0              ; 0           ; 0              ; 0              ; 0              ; 0                 ; 0             ; 1              ;
+-----------------------------+-----------------------+-----------------------------+----------------------+----------------------------+---------------------------+------------------------+----------------------+----------------------+----------------------------+----------------------------+------------------------+------------------------+---------------------+---------------------+-----------------+-----------------+--------------------+-----------------+----------------+-------------+----------------+----------------+----------------+-------------------+---------------+----------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Logic_analyzer|pc_interface:interfaccia_pc|decodifica_ascii:ascii_decodifica|stato                                                                                                                                                                                                                                                 ;
+------------------------+------------------------+------------------+------------------+-----------------+-----------------+-----------------+-----------------+-------------------+---------------+------------+------------+------------------+------------------+--------------------+------------+---------------+---------------+---------------+
; Name                   ; stato.S11_SAVE_PATTERN ; stato.S9_T_LOWER ; stato.S9_T_WAIT2 ; stato.S9_Th2_AF ; stato.S9_Th2_09 ; stato.S8_Th1_AF ; stato.S8_Th1_09 ; stato.S7_ESEGUI_F ; stato.S6_Fn09 ; stato.S5_R ; stato.S4_S ; stato.S3_T_UPPER ; stato.S3_T_WAIT1 ; stato.S2_F_WAIT_PR ; stato.S2_F ; stato.S1_FAIL ; stato.S0_IDLE ; stato.S_RESET ;
+------------------------+------------------------+------------------+------------------+-----------------+-----------------+-----------------+-----------------+-------------------+---------------+------------+------------+------------------+------------------+--------------------+------------+---------------+---------------+---------------+
; stato.S_RESET          ; 0                      ; 0                ; 0                ; 0               ; 0               ; 0               ; 0               ; 0                 ; 0             ; 0          ; 0          ; 0                ; 0                ; 0                  ; 0          ; 0             ; 0             ; 0             ;
; stato.S0_IDLE          ; 0                      ; 0                ; 0                ; 0               ; 0               ; 0               ; 0               ; 0                 ; 0             ; 0          ; 0          ; 0                ; 0                ; 0                  ; 0          ; 0             ; 1             ; 1             ;
; stato.S1_FAIL          ; 0                      ; 0                ; 0                ; 0               ; 0               ; 0               ; 0               ; 0                 ; 0             ; 0          ; 0          ; 0                ; 0                ; 0                  ; 0          ; 1             ; 0             ; 1             ;
; stato.S2_F             ; 0                      ; 0                ; 0                ; 0               ; 0               ; 0               ; 0               ; 0                 ; 0             ; 0          ; 0          ; 0                ; 0                ; 0                  ; 1          ; 0             ; 0             ; 1             ;
; stato.S2_F_WAIT_PR     ; 0                      ; 0                ; 0                ; 0               ; 0               ; 0               ; 0               ; 0                 ; 0             ; 0          ; 0          ; 0                ; 0                ; 1                  ; 0          ; 0             ; 0             ; 1             ;
; stato.S3_T_WAIT1       ; 0                      ; 0                ; 0                ; 0               ; 0               ; 0               ; 0               ; 0                 ; 0             ; 0          ; 0          ; 0                ; 1                ; 0                  ; 0          ; 0             ; 0             ; 1             ;
; stato.S3_T_UPPER       ; 0                      ; 0                ; 0                ; 0               ; 0               ; 0               ; 0               ; 0                 ; 0             ; 0          ; 0          ; 1                ; 0                ; 0                  ; 0          ; 0             ; 0             ; 1             ;
; stato.S4_S             ; 0                      ; 0                ; 0                ; 0               ; 0               ; 0               ; 0               ; 0                 ; 0             ; 0          ; 1          ; 0                ; 0                ; 0                  ; 0          ; 0             ; 0             ; 1             ;
; stato.S5_R             ; 0                      ; 0                ; 0                ; 0               ; 0               ; 0               ; 0               ; 0                 ; 0             ; 1          ; 0          ; 0                ; 0                ; 0                  ; 0          ; 0             ; 0             ; 1             ;
; stato.S6_Fn09          ; 0                      ; 0                ; 0                ; 0               ; 0               ; 0               ; 0               ; 0                 ; 1             ; 0          ; 0          ; 0                ; 0                ; 0                  ; 0          ; 0             ; 0             ; 1             ;
; stato.S7_ESEGUI_F      ; 0                      ; 0                ; 0                ; 0               ; 0               ; 0               ; 0               ; 1                 ; 0             ; 0          ; 0          ; 0                ; 0                ; 0                  ; 0          ; 0             ; 0             ; 1             ;
; stato.S8_Th1_09        ; 0                      ; 0                ; 0                ; 0               ; 0               ; 0               ; 1               ; 0                 ; 0             ; 0          ; 0          ; 0                ; 0                ; 0                  ; 0          ; 0             ; 0             ; 1             ;
; stato.S8_Th1_AF        ; 0                      ; 0                ; 0                ; 0               ; 0               ; 1               ; 0               ; 0                 ; 0             ; 0          ; 0          ; 0                ; 0                ; 0                  ; 0          ; 0             ; 0             ; 1             ;
; stato.S9_Th2_09        ; 0                      ; 0                ; 0                ; 0               ; 1               ; 0               ; 0               ; 0                 ; 0             ; 0          ; 0          ; 0                ; 0                ; 0                  ; 0          ; 0             ; 0             ; 1             ;
; stato.S9_Th2_AF        ; 0                      ; 0                ; 0                ; 1               ; 0               ; 0               ; 0               ; 0                 ; 0             ; 0          ; 0          ; 0                ; 0                ; 0                  ; 0          ; 0             ; 0             ; 1             ;
; stato.S9_T_WAIT2       ; 0                      ; 0                ; 1                ; 0               ; 0               ; 0               ; 0               ; 0                 ; 0             ; 0          ; 0          ; 0                ; 0                ; 0                  ; 0          ; 0             ; 0             ; 1             ;
; stato.S9_T_LOWER       ; 0                      ; 1                ; 0                ; 0               ; 0               ; 0               ; 0               ; 0                 ; 0             ; 0          ; 0          ; 0                ; 0                ; 0                  ; 0          ; 0             ; 0             ; 1             ;
; stato.S11_SAVE_PATTERN ; 1                      ; 0                ; 0                ; 0               ; 0               ; 0               ; 0               ; 0                 ; 0             ; 0          ; 0          ; 0                ; 0                ; 0                  ; 0          ; 0             ; 0             ; 1             ;
+------------------------+------------------------+------------------+------------------+-----------------+-----------------+-----------------+-----------------+-------------------+---------------+------------+------------+------------------+------------------+--------------------+------------+---------------+---------------+---------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Logic_analyzer|pc_interface:interfaccia_pc|UART_RX:ricezione_uart|Uart_rx_CU:CU|Present_state                                                                                                                                                                                                ;
+----------------------------------+------------------------------+--------------------------+----------------------------------+-------------------------+--------------------------------+--------------------------+---------------------------------+---------------------------+---------------------------+
; Name                             ; Present_state.Stop_bit_state ; Present_state.INC3_state ; Present_state.Enable_Start_state ; Present_state.End_state ; Present_state.Shift_Data_state ; Present_state.Data_state ; Present_state.Shift_Start_state ; Present_state.Start_state ; Present_state.Reset_state ;
+----------------------------------+------------------------------+--------------------------+----------------------------------+-------------------------+--------------------------------+--------------------------+---------------------------------+---------------------------+---------------------------+
; Present_state.Reset_state        ; 0                            ; 0                        ; 0                                ; 0                       ; 0                              ; 0                        ; 0                               ; 0                         ; 0                         ;
; Present_state.Start_state        ; 0                            ; 0                        ; 0                                ; 0                       ; 0                              ; 0                        ; 0                               ; 1                         ; 1                         ;
; Present_state.Shift_Start_state  ; 0                            ; 0                        ; 0                                ; 0                       ; 0                              ; 0                        ; 1                               ; 0                         ; 1                         ;
; Present_state.Data_state         ; 0                            ; 0                        ; 0                                ; 0                       ; 0                              ; 1                        ; 0                               ; 0                         ; 1                         ;
; Present_state.Shift_Data_state   ; 0                            ; 0                        ; 0                                ; 0                       ; 1                              ; 0                        ; 0                               ; 0                         ; 1                         ;
; Present_state.End_state          ; 0                            ; 0                        ; 0                                ; 1                       ; 0                              ; 0                        ; 0                               ; 0                         ; 1                         ;
; Present_state.Enable_Start_state ; 0                            ; 0                        ; 1                                ; 0                       ; 0                              ; 0                        ; 0                               ; 0                         ; 1                         ;
; Present_state.INC3_state         ; 0                            ; 1                        ; 0                                ; 0                       ; 0                              ; 0                        ; 0                               ; 0                         ; 1                         ;
; Present_state.Stop_bit_state     ; 1                            ; 0                        ; 0                                ; 0                       ; 0                              ; 0                        ; 0                               ; 0                         ; 1                         ;
+----------------------------------+------------------------------+--------------------------+----------------------------------+-------------------------+--------------------------------+--------------------------+---------------------------------+---------------------------+---------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Logic_analyzer|pc_interface:interfaccia_pc|UART_TX:trasmissione_uart|Uart_CU_TX:CU|Present_state                                                                                                     ;
+---------------------------------+---------------------------------+-------------------------+--------------------------------+--------------------------+---------------------------------+---------------------------+
; Name                            ; Present_state.After_shift_state ; Present_state.End_state ; Present_state.Shift_Data_state ; Present_state.Data_state ; Present_state.Before_Data_state ; Present_state.Reset_state ;
+---------------------------------+---------------------------------+-------------------------+--------------------------------+--------------------------+---------------------------------+---------------------------+
; Present_state.Reset_state       ; 0                               ; 0                       ; 0                              ; 0                        ; 0                               ; 0                         ;
; Present_state.Before_Data_state ; 0                               ; 0                       ; 0                              ; 0                        ; 1                               ; 1                         ;
; Present_state.Data_state        ; 0                               ; 0                       ; 0                              ; 1                        ; 0                               ; 1                         ;
; Present_state.Shift_Data_state  ; 0                               ; 0                       ; 1                              ; 0                        ; 0                               ; 1                         ;
; Present_state.End_state         ; 0                               ; 1                       ; 0                              ; 0                        ; 0                               ; 1                         ;
; Present_state.After_shift_state ; 1                               ; 0                       ; 0                              ; 0                        ; 0                               ; 1                         ;
+---------------------------------+---------------------------------+-------------------------+--------------------------------+--------------------------+---------------------------------+---------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Logic_analyzer|Memory_Interface:interfaccia_memoria|PRESENT_STATE                                                                                                                                                                                                                                                                                                                                                                                          ;
+------------------------------------+------------------------------+----------------------------------+-----------------------------+-------------------------------+------------------------+-------------------------+------------------------+---------------------------+---------------------------+------------------------------------+--------------------------+-------------------------+-------------------------+--------------------+---------------------------+
; Name                               ; PRESENT_STATE.WRITE_COMPLETE ; PRESENT_STATE.CHECK_WRITE_STATUS ; PRESENT_STATE.READ_COMPLETE ; PRESENT_STATE.INIZIALIZE_READ ; PRESENT_STATE.END_READ ; PRESENT_STATE.POST_READ ; PRESENT_STATE.READ_MEM ; PRESENT_STATE.PRE_READ_OE ; PRESENT_STATE.PRE_READ_CE ; PRESENT_STATE.POST_WRITE_LATCH_ADD ; PRESENT_STATE.POST_WRITE ; PRESENT_STATE.PRE_WRITE ; PRESENT_STATE.WRITE_MEM ; PRESENT_STATE.IDLE ; PRESENT_STATE.RESET_STATE ;
+------------------------------------+------------------------------+----------------------------------+-----------------------------+-------------------------------+------------------------+-------------------------+------------------------+---------------------------+---------------------------+------------------------------------+--------------------------+-------------------------+-------------------------+--------------------+---------------------------+
; PRESENT_STATE.RESET_STATE          ; 0                            ; 0                                ; 0                           ; 0                             ; 0                      ; 0                       ; 0                      ; 0                         ; 0                         ; 0                                  ; 0                        ; 0                       ; 0                       ; 0                  ; 0                         ;
; PRESENT_STATE.IDLE                 ; 0                            ; 0                                ; 0                           ; 0                             ; 0                      ; 0                       ; 0                      ; 0                         ; 0                         ; 0                                  ; 0                        ; 0                       ; 0                       ; 1                  ; 1                         ;
; PRESENT_STATE.WRITE_MEM            ; 0                            ; 0                                ; 0                           ; 0                             ; 0                      ; 0                       ; 0                      ; 0                         ; 0                         ; 0                                  ; 0                        ; 0                       ; 1                       ; 0                  ; 1                         ;
; PRESENT_STATE.PRE_WRITE            ; 0                            ; 0                                ; 0                           ; 0                             ; 0                      ; 0                       ; 0                      ; 0                         ; 0                         ; 0                                  ; 0                        ; 1                       ; 0                       ; 0                  ; 1                         ;
; PRESENT_STATE.POST_WRITE           ; 0                            ; 0                                ; 0                           ; 0                             ; 0                      ; 0                       ; 0                      ; 0                         ; 0                         ; 0                                  ; 1                        ; 0                       ; 0                       ; 0                  ; 1                         ;
; PRESENT_STATE.POST_WRITE_LATCH_ADD ; 0                            ; 0                                ; 0                           ; 0                             ; 0                      ; 0                       ; 0                      ; 0                         ; 0                         ; 1                                  ; 0                        ; 0                       ; 0                       ; 0                  ; 1                         ;
; PRESENT_STATE.PRE_READ_CE          ; 0                            ; 0                                ; 0                           ; 0                             ; 0                      ; 0                       ; 0                      ; 0                         ; 1                         ; 0                                  ; 0                        ; 0                       ; 0                       ; 0                  ; 1                         ;
; PRESENT_STATE.PRE_READ_OE          ; 0                            ; 0                                ; 0                           ; 0                             ; 0                      ; 0                       ; 0                      ; 1                         ; 0                         ; 0                                  ; 0                        ; 0                       ; 0                       ; 0                  ; 1                         ;
; PRESENT_STATE.READ_MEM             ; 0                            ; 0                                ; 0                           ; 0                             ; 0                      ; 0                       ; 1                      ; 0                         ; 0                         ; 0                                  ; 0                        ; 0                       ; 0                       ; 0                  ; 1                         ;
; PRESENT_STATE.POST_READ            ; 0                            ; 0                                ; 0                           ; 0                             ; 0                      ; 1                       ; 0                      ; 0                         ; 0                         ; 0                                  ; 0                        ; 0                       ; 0                       ; 0                  ; 1                         ;
; PRESENT_STATE.END_READ             ; 0                            ; 0                                ; 0                           ; 0                             ; 1                      ; 0                       ; 0                      ; 0                         ; 0                         ; 0                                  ; 0                        ; 0                       ; 0                       ; 0                  ; 1                         ;
; PRESENT_STATE.INIZIALIZE_READ      ; 0                            ; 0                                ; 0                           ; 1                             ; 0                      ; 0                       ; 0                      ; 0                         ; 0                         ; 0                                  ; 0                        ; 0                       ; 0                       ; 0                  ; 1                         ;
; PRESENT_STATE.READ_COMPLETE        ; 0                            ; 0                                ; 1                           ; 0                             ; 0                      ; 0                       ; 0                      ; 0                         ; 0                         ; 0                                  ; 0                        ; 0                       ; 0                       ; 0                  ; 1                         ;
; PRESENT_STATE.CHECK_WRITE_STATUS   ; 0                            ; 1                                ; 0                           ; 0                             ; 0                      ; 0                       ; 0                      ; 0                         ; 0                         ; 0                                  ; 0                        ; 0                       ; 0                       ; 0                  ; 1                         ;
; PRESENT_STATE.WRITE_COMPLETE       ; 1                            ; 0                                ; 0                           ; 0                             ; 0                      ; 0                       ; 0                      ; 0                         ; 0                         ; 0                                  ; 0                        ; 0                       ; 0                       ; 0                  ; 1                         ;
+------------------------------------+------------------------------+----------------------------------+-----------------------------+-------------------------------+------------------------+-------------------------+------------------------+---------------------------+---------------------------+------------------------------------+--------------------------+-------------------------+-------------------------+--------------------+---------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------+
; State Machine - |Logic_analyzer|sampler:sampler8|stato             ;
+-----------------+-----------------+---------------+----------------+
; Name            ; stato.S2_SAMPLE ; stato.S1_IDLE ; stato.S0_RESET ;
+-----------------+-----------------+---------------+----------------+
; stato.S0_RESET  ; 0               ; 0             ; 0              ;
; stato.S1_IDLE   ; 0               ; 1             ; 1              ;
; stato.S2_SAMPLE ; 1               ; 0             ; 1              ;
+-----------------+-----------------+---------------+----------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------+
; State Machine - |Logic_analyzer|sampler:sampler7|stato             ;
+-----------------+-----------------+---------------+----------------+
; Name            ; stato.S2_SAMPLE ; stato.S1_IDLE ; stato.S0_RESET ;
+-----------------+-----------------+---------------+----------------+
; stato.S0_RESET  ; 0               ; 0             ; 0              ;
; stato.S1_IDLE   ; 0               ; 1             ; 1              ;
; stato.S2_SAMPLE ; 1               ; 0             ; 1              ;
+-----------------+-----------------+---------------+----------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------+
; State Machine - |Logic_analyzer|sampler:sampler6|stato             ;
+-----------------+-----------------+---------------+----------------+
; Name            ; stato.S2_SAMPLE ; stato.S1_IDLE ; stato.S0_RESET ;
+-----------------+-----------------+---------------+----------------+
; stato.S0_RESET  ; 0               ; 0             ; 0              ;
; stato.S1_IDLE   ; 0               ; 1             ; 1              ;
; stato.S2_SAMPLE ; 1               ; 0             ; 1              ;
+-----------------+-----------------+---------------+----------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------+
; State Machine - |Logic_analyzer|sampler:sampler5|stato             ;
+-----------------+-----------------+---------------+----------------+
; Name            ; stato.S2_SAMPLE ; stato.S1_IDLE ; stato.S0_RESET ;
+-----------------+-----------------+---------------+----------------+
; stato.S0_RESET  ; 0               ; 0             ; 0              ;
; stato.S1_IDLE   ; 0               ; 1             ; 1              ;
; stato.S2_SAMPLE ; 1               ; 0             ; 1              ;
+-----------------+-----------------+---------------+----------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------+
; State Machine - |Logic_analyzer|sampler:sampler4|stato             ;
+-----------------+-----------------+---------------+----------------+
; Name            ; stato.S2_SAMPLE ; stato.S1_IDLE ; stato.S0_RESET ;
+-----------------+-----------------+---------------+----------------+
; stato.S0_RESET  ; 0               ; 0             ; 0              ;
; stato.S1_IDLE   ; 0               ; 1             ; 1              ;
; stato.S2_SAMPLE ; 1               ; 0             ; 1              ;
+-----------------+-----------------+---------------+----------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------+
; State Machine - |Logic_analyzer|sampler:sampler3|stato             ;
+-----------------+-----------------+---------------+----------------+
; Name            ; stato.S2_SAMPLE ; stato.S1_IDLE ; stato.S0_RESET ;
+-----------------+-----------------+---------------+----------------+
; stato.S0_RESET  ; 0               ; 0             ; 0              ;
; stato.S1_IDLE   ; 0               ; 1             ; 1              ;
; stato.S2_SAMPLE ; 1               ; 0             ; 1              ;
+-----------------+-----------------+---------------+----------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------+
; State Machine - |Logic_analyzer|sampler:sampler2|stato             ;
+-----------------+-----------------+---------------+----------------+
; Name            ; stato.S2_SAMPLE ; stato.S1_IDLE ; stato.S0_RESET ;
+-----------------+-----------------+---------------+----------------+
; stato.S0_RESET  ; 0               ; 0             ; 0              ;
; stato.S1_IDLE   ; 0               ; 1             ; 1              ;
; stato.S2_SAMPLE ; 1               ; 0             ; 1              ;
+-----------------+-----------------+---------------+----------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------+
; State Machine - |Logic_analyzer|sampler:sampler1|stato             ;
+-----------------+-----------------+---------------+----------------+
; Name            ; stato.S2_SAMPLE ; stato.S1_IDLE ; stato.S0_RESET ;
+-----------------+-----------------+---------------+----------------+
; stato.S0_RESET  ; 0               ; 0             ; 0              ;
; stato.S1_IDLE   ; 0               ; 1             ; 1              ;
; stato.S2_SAMPLE ; 1               ; 0             ; 1              ;
+-----------------+-----------------+---------------+----------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                              ;
+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+
; Register name                                                                                    ; Reason for Removal                                                                                           ;
+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+
; pc_interface:interfaccia_pc|codifica_ascii:ascii_codifica|DATA_REGISTER:reg_uart|DATA_REG_OUT[5] ; Merged with pc_interface:interfaccia_pc|codifica_ascii:ascii_codifica|DATA_REGISTER:reg_uart|DATA_REG_OUT[4] ;
; pc_interface:interfaccia_pc|codifica_ascii:ascii_codifica|DATA_REGISTER:reg_uart|DATA_REG_OUT[7] ; Stuck at GND due to stuck port data_in                                                                       ;
; sampler:sampler8|FLIP_FLOP_D:eg_pastD|DATA_REG_OUT                                               ; Lost fanout                                                                                                  ;
; sampler:sampler7|FLIP_FLOP_D:eg_pastD|DATA_REG_OUT                                               ; Lost fanout                                                                                                  ;
; sampler:sampler6|FLIP_FLOP_D:eg_pastD|DATA_REG_OUT                                               ; Lost fanout                                                                                                  ;
; sampler:sampler5|FLIP_FLOP_D:eg_pastD|DATA_REG_OUT                                               ; Lost fanout                                                                                                  ;
; sampler:sampler4|FLIP_FLOP_D:eg_pastD|DATA_REG_OUT                                               ; Lost fanout                                                                                                  ;
; sampler:sampler3|FLIP_FLOP_D:eg_pastD|DATA_REG_OUT                                               ; Lost fanout                                                                                                  ;
; sampler:sampler2|FLIP_FLOP_D:eg_pastD|DATA_REG_OUT                                               ; Lost fanout                                                                                                  ;
; sampler:sampler1|FLIP_FLOP_D:eg_pastD|DATA_REG_OUT                                               ; Lost fanout                                                                                                  ;
; sampler:sampler8|stato.S0_RESET                                                                  ; Lost fanout                                                                                                  ;
; sampler:sampler8|stato.S2_SAMPLE                                                                 ; Lost fanout                                                                                                  ;
; sampler:sampler7|stato.S0_RESET                                                                  ; Lost fanout                                                                                                  ;
; sampler:sampler7|stato.S2_SAMPLE                                                                 ; Lost fanout                                                                                                  ;
; sampler:sampler6|stato.S0_RESET                                                                  ; Lost fanout                                                                                                  ;
; sampler:sampler6|stato.S2_SAMPLE                                                                 ; Lost fanout                                                                                                  ;
; sampler:sampler5|stato.S0_RESET                                                                  ; Lost fanout                                                                                                  ;
; sampler:sampler5|stato.S2_SAMPLE                                                                 ; Lost fanout                                                                                                  ;
; sampler:sampler4|stato.S0_RESET                                                                  ; Lost fanout                                                                                                  ;
; sampler:sampler4|stato.S2_SAMPLE                                                                 ; Lost fanout                                                                                                  ;
; sampler:sampler3|stato.S0_RESET                                                                  ; Lost fanout                                                                                                  ;
; sampler:sampler3|stato.S2_SAMPLE                                                                 ; Lost fanout                                                                                                  ;
; sampler:sampler2|stato.S0_RESET                                                                  ; Lost fanout                                                                                                  ;
; sampler:sampler2|stato.S2_SAMPLE                                                                 ; Lost fanout                                                                                                  ;
; sampler:sampler1|stato.S0_RESET                                                                  ; Lost fanout                                                                                                  ;
; sampler:sampler1|stato.S2_SAMPLE                                                                 ; Lost fanout                                                                                                  ;
; pc_interface:interfaccia_pc|stato.S0_RESET                                                       ; Merged with Memory_Interface:interfaccia_memoria|PRESENT_STATE.RESET_STATE                                   ;
; trigger_generator:generatore_trigger|stato.S0_RESET                                              ; Merged with Memory_Interface:interfaccia_memoria|PRESENT_STATE.RESET_STATE                                   ;
; sampler:sampler2|stato.S1_IDLE                                                                   ; Merged with sampler:sampler1|stato.S1_IDLE                                                                   ;
; sampler:sampler3|stato.S1_IDLE                                                                   ; Merged with sampler:sampler1|stato.S1_IDLE                                                                   ;
; sampler:sampler4|stato.S1_IDLE                                                                   ; Merged with sampler:sampler1|stato.S1_IDLE                                                                   ;
; sampler:sampler5|stato.S1_IDLE                                                                   ; Merged with sampler:sampler1|stato.S1_IDLE                                                                   ;
; sampler:sampler6|stato.S1_IDLE                                                                   ; Merged with sampler:sampler1|stato.S1_IDLE                                                                   ;
; sampler:sampler7|stato.S1_IDLE                                                                   ; Merged with sampler:sampler1|stato.S1_IDLE                                                                   ;
; sampler:sampler8|stato.S1_IDLE                                                                   ; Merged with sampler:sampler1|stato.S1_IDLE                                                                   ;
; Total Number of Removed Registers = 35                                                           ;                                                                                                              ;
+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 363   ;
; Number of registers using Synchronous Clear  ; 100   ;
; Number of registers using Synchronous Load   ; 18    ;
; Number of registers using Asynchronous Clear ; 93    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 201   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                             ;
+----------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                              ; Fan out ;
+----------------------------------------------------------------------------------------------------------------+---------+
; pc_interface:interfaccia_pc|UART_TX:trasmissione_uart|Uart_datapath_PISO:datapath|Shift_reg_PISO:REG_DATA|t[0] ; 1       ;
; pc_interface:interfaccia_pc|UART_TX:trasmissione_uart|Uart_datapath_PISO:datapath|Shift_reg_PISO:REG_DATA|t[1] ; 1       ;
; pc_interface:interfaccia_pc|UART_TX:trasmissione_uart|Uart_datapath_PISO:datapath|Shift_reg_PISO:REG_DATA|t[2] ; 1       ;
; pc_interface:interfaccia_pc|UART_TX:trasmissione_uart|Uart_datapath_PISO:datapath|Shift_reg_PISO:REG_DATA|t[3] ; 1       ;
; pc_interface:interfaccia_pc|UART_RX:ricezione_uart|Uart_rx_datapath:datapath|Shift_reg:REG_DATA|t[0]           ; 1       ;
; pc_interface:interfaccia_pc|UART_RX:ricezione_uart|Uart_rx_datapath:datapath|Shift_reg:REG_DATA|t[6]           ; 2       ;
; pc_interface:interfaccia_pc|UART_RX:ricezione_uart|Uart_rx_datapath:datapath|Shift_reg:REG_DATA|t[3]           ; 2       ;
; pc_interface:interfaccia_pc|UART_RX:ricezione_uart|Uart_rx_datapath:datapath|Shift_reg:REG_DATA|t[5]           ; 2       ;
; pc_interface:interfaccia_pc|UART_RX:ricezione_uart|Uart_rx_datapath:datapath|Shift_reg:REG_DATA|t[7]           ; 2       ;
; pc_interface:interfaccia_pc|UART_RX:ricezione_uart|Uart_rx_datapath:datapath|Shift_reg:REG_DATA|t[1]           ; 2       ;
; pc_interface:interfaccia_pc|UART_RX:ricezione_uart|Uart_rx_datapath:datapath|Shift_reg:REG_DATA|t[4]           ; 2       ;
; pc_interface:interfaccia_pc|UART_RX:ricezione_uart|Uart_rx_datapath:datapath|Shift_reg:REG_DATA|t[2]           ; 2       ;
; pc_interface:interfaccia_pc|UART_TX:trasmissione_uart|Uart_datapath_PISO:datapath|Shift_reg_PISO:REG_DATA|t[4] ; 1       ;
; pc_interface:interfaccia_pc|UART_RX:ricezione_uart|Uart_rx_datapath:datapath|D_FF_UART:STOP|Q                  ; 3       ;
; pc_interface:interfaccia_pc|UART_TX:trasmissione_uart|Uart_datapath_PISO:datapath|Shift_reg_PISO:REG_DATA|t[5] ; 1       ;
; pc_interface:interfaccia_pc|UART_RX:ricezione_uart|Uart_rx_datapath:datapath|Shift_reg:REG_START|t[7]          ; 2       ;
; pc_interface:interfaccia_pc|UART_RX:ricezione_uart|Uart_rx_datapath:datapath|Shift_reg:REG_START|t[6]          ; 2       ;
; pc_interface:interfaccia_pc|UART_RX:ricezione_uart|Uart_rx_datapath:datapath|Shift_reg:REG_START|t[5]          ; 2       ;
; pc_interface:interfaccia_pc|UART_RX:ricezione_uart|Uart_rx_datapath:datapath|Shift_reg:REG_START|t[0]          ; 1       ;
; pc_interface:interfaccia_pc|UART_RX:ricezione_uart|Uart_rx_datapath:datapath|Shift_reg:REG_START|t[4]          ; 2       ;
; pc_interface:interfaccia_pc|UART_RX:ricezione_uart|Uart_rx_datapath:datapath|Shift_reg:REG_START|t[3]          ; 2       ;
; pc_interface:interfaccia_pc|UART_RX:ricezione_uart|Uart_rx_datapath:datapath|Shift_reg:REG_START|t[2]          ; 2       ;
; pc_interface:interfaccia_pc|UART_RX:ricezione_uart|Uart_rx_datapath:datapath|Shift_reg:REG_START|t[1]          ; 2       ;
; pc_interface:interfaccia_pc|UART_TX:trasmissione_uart|Uart_datapath_PISO:datapath|Shift_reg_PISO:REG_DATA|t[6] ; 1       ;
; pc_interface:interfaccia_pc|UART_TX:trasmissione_uart|Uart_datapath_PISO:datapath|Shift_reg_PISO:REG_DATA|t[7] ; 1       ;
; pc_interface:interfaccia_pc|UART_TX:trasmissione_uart|Uart_datapath_PISO:datapath|Shift_reg_PISO:REG_DATA|t[8] ; 1       ;
; pc_interface:interfaccia_pc|UART_TX:trasmissione_uart|Uart_datapath_PISO:datapath|Shift_reg_PISO:REG_DATA|t[9] ; 2       ;
; Total number of inverted registers = 27                                                                        ;         ;
+----------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |Logic_analyzer|sampler:sampler6|FLIP_FLOP_D:reg_D|DATA_REG_OUT                                                                     ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Logic_analyzer|clock_divider:cnt_variable_TC|DATA_REGISTER:prescaler_register|DATA_REG_OUT[1]                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |Logic_analyzer|trigger_generator:generatore_trigger|DATA_REGISTER:reg_pattern|DATA_REG_OUT[1]                                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |Logic_analyzer|pc_interface:interfaccia_pc|codifica_ascii:ascii_codifica|DATA_REGISTER:reg_d_g|DATA_REG_OUT[14]                    ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Logic_analyzer|pc_interface:interfaccia_pc|decodifica_ascii:ascii_decodifica|DATA_REGISTER:reg_frequenza|DATA_REG_OUT[2]           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |Logic_analyzer|pc_interface:interfaccia_pc|decodifica_ascii:ascii_decodifica|DATA_REGISTER:reg_pattern|DATA_REG_OUT[6]             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |Logic_analyzer|pc_interface:interfaccia_pc|UART_RX:ricezione_uart|Uart_rx_datapath:datapath|DATA_REGISTER:DATA_OUT|DATA_REG_OUT[2] ;
; 3:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |Logic_analyzer|Memory_Interface:interfaccia_memoria|DATA_REGISTER:START_ADD_REG|DATA_REG_OUT[3]                                    ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |Logic_analyzer|Memory_Interface:interfaccia_memoria|DATA_REGISTER:DATA_OUT_REG|DATA_REG_OUT[5]                                     ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Logic_analyzer|pc_interface:interfaccia_pc|decodifica_ascii:ascii_decodifica|DATA_REGISTER:reg_MSB|DATA_REG_OUT[3]                 ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |Logic_analyzer|DATA_REGISTER:registro_stato|DATA_REG_OUT[2]                                                                        ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Logic_analyzer|pc_interface:interfaccia_pc|decodifica_ascii:ascii_decodifica|DATA_REGISTER:reg_LSB|DATA_REG_OUT[3]                 ;
; 4:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |Logic_analyzer|Memory_Interface:interfaccia_memoria|COUNTER_NBIT:COUNTER_18BIT|CNT[9]                                              ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |Logic_analyzer|pc_interface:interfaccia_pc|codifica_ascii:ascii_codifica|COUNTER_NBIT:cnt_modulo8|CNT[2]                           ;
; 5:1                ; 7 bits    ; 21 LEs        ; 7 LEs                ; 14 LEs                 ; Yes        ; |Logic_analyzer|pc_interface:interfaccia_pc|UART_RX:ricezione_uart|Uart_rx_datapath:datapath|counter:counter_54|tmp[4]              ;
; 5:1                ; 10 bits   ; 30 LEs        ; 10 LEs               ; 20 LEs                 ; Yes        ; |Logic_analyzer|pc_interface:interfaccia_pc|UART_RX:ricezione_uart|Uart_rx_datapath:datapath|counter:counter_8|tmp[1]               ;
; 5:1                ; 10 bits   ; 30 LEs        ; 10 LEs               ; 20 LEs                 ; Yes        ; |Logic_analyzer|pc_interface:interfaccia_pc|UART_TX:trasmissione_uart|Uart_datapath_PISO:datapath|counter:counter_434|tmp[4]        ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |Logic_analyzer|pc_interface:interfaccia_pc|UART_TX:trasmissione_uart|Uart_datapath_PISO:datapath|counter:counter_10|tmp[4]         ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |Logic_analyzer|pc_interface:interfaccia_pc|UART_RX:ricezione_uart|Uart_rx_datapath:datapath|counter:counter_9|tmp[3]               ;
; 5:1                ; 12 bits   ; 36 LEs        ; 12 LEs               ; 24 LEs                 ; Yes        ; |Logic_analyzer|clock_divider:cnt_variable_TC|COUNTER_NBIT:contatore_terminal_count_variabile|CNT[1]                                ;
; 10:1               ; 5 bits    ; 30 LEs        ; 25 LEs               ; 5 LEs                  ; Yes        ; |Logic_analyzer|pc_interface:interfaccia_pc|codifica_ascii:ascii_codifica|DATA_REGISTER:reg_uart|DATA_REG_OUT[0]                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Logic_analyzer|pc_interface:interfaccia_pc|UART_TX:trasmissione_uart|Uart_datapath_PISO:datapath|Shift_reg_PISO:REG_DATA|t[0]      ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |Logic_analyzer|pc_interface:interfaccia_pc|UART_TX:trasmissione_uart|Uart_datapath_PISO:datapath|Shift_reg_PISO:REG_DATA|t[4]      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |Logic_analyzer|Memory_Interface:interfaccia_memoria|DATA_REGISTER:DATA_IN_REG|DATA_REG_OUT[0]                                      ;
; 3:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |Logic_analyzer|pc_interface:interfaccia_pc|stato                                                                                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |Logic_analyzer|Memory_Interface:interfaccia_memoria|PRESENT_STATE                                                                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Logic_analyzer|sampler:sampler8|stato                                                                                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Logic_analyzer|sampler:sampler7|stato                                                                                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Logic_analyzer|sampler:sampler6|stato                                                                                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Logic_analyzer|sampler:sampler5|stato                                                                                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Logic_analyzer|sampler:sampler4|stato                                                                                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Logic_analyzer|sampler:sampler3|stato                                                                                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Logic_analyzer|sampler:sampler2|stato                                                                                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Logic_analyzer|sampler:sampler1|stato                                                                                              ;
; 8:1                ; 2 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |Logic_analyzer|pc_interface:interfaccia_pc|codifica_ascii:ascii_codifica|MUX_NBIT:mux_channel|Mux0                                 ;
; 7:1                ; 13 bits   ; 52 LEs        ; 52 LEs               ; 0 LEs                  ; No         ; |Logic_analyzer|pc_interface:interfaccia_pc|decodifica_ascii:ascii_decodifica|stato                                                 ;
; 8:1                ; 3 bits    ; 15 LEs        ; 15 LEs               ; 0 LEs                  ; No         ; |Logic_analyzer|pc_interface:interfaccia_pc|decodifica_ascii:ascii_decodifica|stato                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clock_divider:cnt_variable_TC|DATA_REGISTER:prescaler_register ;
+----------------+-------+------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------+
; n              ; 4     ; Signed Integer                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clock_divider:cnt_variable_TC|COUNTER_NBIT:contatore_terminal_count_variabile ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
; n              ; 12    ; Signed Integer                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Memory_Interface:interfaccia_memoria|DATA_REGISTER:DATA_OUT_REG ;
+----------------+-------+-------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------+
; n              ; 16    ; Signed Integer                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Memory_Interface:interfaccia_memoria|DATA_REGISTER:DATA_IN_REG ;
+----------------+-------+------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------+
; n              ; 16    ; Signed Integer                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Memory_Interface:interfaccia_memoria|TRI_STATE:TREE_STATE ;
+----------------+-------+-------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------+
; n              ; 16    ; Signed Integer                                                                ;
+----------------+-------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Memory_Interface:interfaccia_memoria|COUNTER_NBIT:COUNTER_18BIT ;
+----------------+-------+-------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------+
; n              ; 18    ; Signed Integer                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Memory_Interface:interfaccia_memoria|DATA_REGISTER:START_ADD_REG ;
+----------------+-------+--------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------+
; n              ; 18    ; Signed Integer                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pc_interface:interfaccia_pc|codifica_ascii:ascii_codifica|COUNTER_NBIT:cnt_modulo8 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
; n              ; 3     ; Signed Integer                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pc_interface:interfaccia_pc|codifica_ascii:ascii_codifica|DATA_REGISTER:reg_d_g ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; n              ; 16    ; Signed Integer                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pc_interface:interfaccia_pc|codifica_ascii:ascii_codifica|MUX_NBIT:mux_channel ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; n              ; 2     ; Signed Integer                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pc_interface:interfaccia_pc|codifica_ascii:ascii_codifica|MUX_NBIT:mux_ascii ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; n              ; 8     ; Signed Integer                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pc_interface:interfaccia_pc|codifica_ascii:ascii_codifica|DATA_REGISTER:reg_uart ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
; n              ; 8     ; Signed Integer                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pc_interface:interfaccia_pc|UART_TX:trasmissione_uart|Uart_datapath_PISO:datapath|counter:counter_434 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; n              ; 9     ; Signed Integer                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pc_interface:interfaccia_pc|UART_TX:trasmissione_uart|Uart_datapath_PISO:datapath|counter:counter_10 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; n              ; 4     ; Signed Integer                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pc_interface:interfaccia_pc|UART_TX:trasmissione_uart|Uart_datapath_PISO:datapath|Shift_reg_PISO:REG_DATA ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; n              ; 8     ; Signed Integer                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pc_interface:interfaccia_pc|UART_RX:ricezione_uart|Uart_rx_datapath:datapath|counter:counter_54 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; n              ; 6     ; Signed Integer                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pc_interface:interfaccia_pc|UART_RX:ricezione_uart|Uart_rx_datapath:datapath|counter:counter_8 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; n              ; 9     ; Signed Integer                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pc_interface:interfaccia_pc|UART_RX:ricezione_uart|Uart_rx_datapath:datapath|counter:counter_9 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; n              ; 4     ; Signed Integer                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pc_interface:interfaccia_pc|UART_RX:ricezione_uart|Uart_rx_datapath:datapath|Shift_reg:REG_START ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; n              ; 8     ; Signed Integer                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pc_interface:interfaccia_pc|UART_RX:ricezione_uart|Uart_rx_datapath:datapath|Shift_reg:REG_DATA ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; n              ; 8     ; Signed Integer                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pc_interface:interfaccia_pc|UART_RX:ricezione_uart|Uart_rx_datapath:datapath|DATA_REGISTER:DATA_OUT ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; n              ; 8     ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pc_interface:interfaccia_pc|decodifica_ascii:ascii_decodifica|DATA_REGISTER:reg_frequenza ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; n              ; 4     ; Signed Integer                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pc_interface:interfaccia_pc|decodifica_ascii:ascii_decodifica|DATA_REGISTER:reg_MSB ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; n              ; 4     ; Signed Integer                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pc_interface:interfaccia_pc|decodifica_ascii:ascii_decodifica|DATA_REGISTER:reg_LSB ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; n              ; 4     ; Signed Integer                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pc_interface:interfaccia_pc|decodifica_ascii:ascii_decodifica|DATA_REGISTER:reg_pattern ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
; n              ; 8     ; Signed Integer                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: trigger_generator:generatore_trigger|DATA_REGISTER:reg_pattern ;
+----------------+-------+------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------+
; n              ; 8     ; Signed Integer                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MUX_NBIT:status_mux ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; n              ; 3     ; Signed Integer                          ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DATA_REGISTER:registro_stato ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; n              ; 3     ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------+
; Port Connectivity Checks: "MUX_NBIT:status_mux" ;
+--------------+-------+----------+---------------+
; Port         ; Type  ; Severity ; Details       ;
+--------------+-------+----------+---------------+
; data_1       ; Input ; Info     ; Stuck at GND  ;
; data_2[2..1] ; Input ; Info     ; Stuck at GND  ;
; data_2[0]    ; Input ; Info     ; Stuck at VCC  ;
; data_3[2]    ; Input ; Info     ; Stuck at GND  ;
; data_3[1]    ; Input ; Info     ; Stuck at VCC  ;
; data_3[0]    ; Input ; Info     ; Stuck at GND  ;
; data_4[1..0] ; Input ; Info     ; Stuck at VCC  ;
; data_4[2]    ; Input ; Info     ; Stuck at GND  ;
; data_5[1..0] ; Input ; Info     ; Stuck at GND  ;
; data_5[2]    ; Input ; Info     ; Stuck at VCC  ;
; data_6       ; Input ; Info     ; Stuck at GND  ;
; data_7       ; Input ; Info     ; Stuck at GND  ;
; data_8       ; Input ; Info     ; Stuck at GND  ;
+--------------+-------+----------+---------------+


+-------------------------------------------------------+
; Port Connectivity Checks: "FLIP_FLOP_D:semaforo_read" ;
+-------------+-------+----------+----------------------+
; Port        ; Type  ; Severity ; Details              ;
+-------------+-------+----------+----------------------+
; data_reg_in ; Input ; Info     ; Stuck at VCC         ;
+-------------+-------+----------+----------------------+


+--------------------------------------------------------+
; Port Connectivity Checks: "FLIP_FLOP_D:semaforo_start" ;
+-------------+-------+----------+-----------------------+
; Port        ; Type  ; Severity ; Details               ;
+-------------+-------+----------+-----------------------+
; data_reg_in ; Input ; Info     ; Stuck at VCC          ;
+-------------+-------+----------+-----------------------+


+--------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pc_interface:interfaccia_pc|FLIP_FLOP_D:REGISTER_READ_TC" ;
+-------------+-------+----------+-----------------------------------------------------+
; Port        ; Type  ; Severity ; Details                                             ;
+-------------+-------+----------+-----------------------------------------------------+
; data_reg_in ; Input ; Info     ; Stuck at VCC                                        ;
+-------------+-------+----------+-----------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pc_interface:interfaccia_pc|decodifica_ascii:ascii_decodifica|FLIP_FLOP_D:flag_read" ;
+-------------+-------+----------+--------------------------------------------------------------------------------+
; Port        ; Type  ; Severity ; Details                                                                        ;
+-------------+-------+----------+--------------------------------------------------------------------------------+
; data_reg_in ; Input ; Info     ; Stuck at VCC                                                                   ;
+-------------+-------+----------+--------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pc_interface:interfaccia_pc|decodifica_ascii:ascii_decodifica|FLIP_FLOP_D:flag_start" ;
+-------------+-------+----------+---------------------------------------------------------------------------------+
; Port        ; Type  ; Severity ; Details                                                                         ;
+-------------+-------+----------+---------------------------------------------------------------------------------+
; data_reg_in ; Input ; Info     ; Stuck at VCC                                                                    ;
+-------------+-------+----------+---------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pc_interface:interfaccia_pc|decodifica_ascii:ascii_decodifica|FLIP_FLOP_D:flag_pattern" ;
+-------------+-------+----------+-----------------------------------------------------------------------------------+
; Port        ; Type  ; Severity ; Details                                                                           ;
+-------------+-------+----------+-----------------------------------------------------------------------------------+
; data_reg_in ; Input ; Info     ; Stuck at VCC                                                                      ;
+-------------+-------+----------+-----------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pc_interface:interfaccia_pc|decodifica_ascii:ascii_decodifica|FLIP_FLOP_D:flag_frequenza" ;
+-------------+-------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type  ; Severity ; Details                                                                             ;
+-------------+-------+----------+-------------------------------------------------------------------------------------+
; data_reg_in ; Input ; Info     ; Stuck at VCC                                                                        ;
+-------------+-------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pc_interface:interfaccia_pc|decodifica_ascii:ascii_decodifica|mux_2to1:multiplexer"          ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; out_mux[7..4] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pc_interface:interfaccia_pc|decodifica_ascii:ascii_decodifica|adder_4bit:sommatore" ;
+------------+-------+----------+--------------------------------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                                                        ;
+------------+-------+----------+--------------------------------------------------------------------------------+
; num2[7..4] ; Input ; Info     ; Stuck at GND                                                                   ;
; num2[2..1] ; Input ; Info     ; Stuck at GND                                                                   ;
; num2[3]    ; Input ; Info     ; Stuck at VCC                                                                   ;
; num2[0]    ; Input ; Info     ; Stuck at VCC                                                                   ;
+------------+-------+----------+--------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pc_interface:interfaccia_pc|decodifica_ascii:ascii_decodifica|comparatore:comparatore_decodifica" ;
+------+--------+----------+---------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                           ;
+------+--------+----------+---------------------------------------------------------------------------------------------------+
; num  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.               ;
+------+--------+----------+---------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pc_interface:interfaccia_pc|UART_RX:ricezione_uart|Uart_rx_datapath:datapath|counter:counter_9" ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                 ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------+
; valore[2..1] ; Input  ; Info     ; Stuck at GND                                                                            ;
; valore[3]    ; Input  ; Info     ; Stuck at VCC                                                                            ;
; valore[0]    ; Input  ; Info     ; Stuck at VCC                                                                            ;
; uscita       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.     ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pc_interface:interfaccia_pc|UART_RX:ricezione_uart|Uart_rx_datapath:datapath|counter:counter_8" ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                 ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------+
; valore[8..7] ; Input  ; Info     ; Stuck at VCC                                                                            ;
; valore[5..4] ; Input  ; Info     ; Stuck at VCC                                                                            ;
; valore[3..2] ; Input  ; Info     ; Stuck at GND                                                                            ;
; valore[6]    ; Input  ; Info     ; Stuck at GND                                                                            ;
; valore[1]    ; Input  ; Info     ; Stuck at VCC                                                                            ;
; valore[0]    ; Input  ; Info     ; Stuck at GND                                                                            ;
; uscita       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.     ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pc_interface:interfaccia_pc|UART_RX:ricezione_uart|Uart_rx_datapath:datapath|counter:counter_54" ;
+--------------+--------+----------+------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                  ;
+--------------+--------+----------+------------------------------------------------------------------------------------------+
; valore[5..4] ; Input  ; Info     ; Stuck at VCC                                                                             ;
; valore[2..1] ; Input  ; Info     ; Stuck at VCC                                                                             ;
; valore[3]    ; Input  ; Info     ; Stuck at GND                                                                             ;
; valore[0]    ; Input  ; Info     ; Stuck at GND                                                                             ;
; uscita       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.      ;
+--------------+--------+----------+------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pc_interface:interfaccia_pc|UART_TX:trasmissione_uart|Uart_datapath_PISO:datapath|counter:counter_10" ;
+-----------+--------+----------+--------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                          ;
+-----------+--------+----------+--------------------------------------------------------------------------------------------------+
; valore[3] ; Input  ; Info     ; Stuck at VCC                                                                                     ;
; valore[2] ; Input  ; Info     ; Stuck at GND                                                                                     ;
; valore[1] ; Input  ; Info     ; Stuck at VCC                                                                                     ;
; valore[0] ; Input  ; Info     ; Stuck at GND                                                                                     ;
; uscita    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.              ;
+-----------+--------+----------+--------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pc_interface:interfaccia_pc|UART_TX:trasmissione_uart|Uart_datapath_PISO:datapath|counter:counter_434" ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                        ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------+
; valore[8..7] ; Input  ; Info     ; Stuck at VCC                                                                                   ;
; valore[5..4] ; Input  ; Info     ; Stuck at VCC                                                                                   ;
; valore[3..1] ; Input  ; Info     ; Stuck at GND                                                                                   ;
; valore[6]    ; Input  ; Info     ; Stuck at GND                                                                                   ;
; valore[0]    ; Input  ; Info     ; Stuck at VCC                                                                                   ;
; uscita       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.            ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pc_interface:interfaccia_pc|codifica_ascii:ascii_codifica|MUX_NBIT:mux_ascii" ;
+--------------+-------+----------+------------------------------------------------------------------------+
; Port         ; Type  ; Severity ; Details                                                                ;
+--------------+-------+----------+------------------------------------------------------------------------+
; data_1[5..4] ; Input ; Info     ; Stuck at VCC                                                           ;
; data_1[7..6] ; Input ; Info     ; Stuck at GND                                                           ;
; data_1[3..0] ; Input ; Info     ; Stuck at GND                                                           ;
; data_2[5..4] ; Input ; Info     ; Stuck at VCC                                                           ;
; data_2[7..6] ; Input ; Info     ; Stuck at GND                                                           ;
; data_2[3..1] ; Input ; Info     ; Stuck at GND                                                           ;
; data_2[0]    ; Input ; Info     ; Stuck at VCC                                                           ;
; data_3[6..3] ; Input ; Info     ; Stuck at VCC                                                           ;
; data_3[2..0] ; Input ; Info     ; Stuck at GND                                                           ;
; data_3[7]    ; Input ; Info     ; Stuck at GND                                                           ;
; data_4[7..4] ; Input ; Info     ; Stuck at GND                                                           ;
; data_4[3]    ; Input ; Info     ; Stuck at VCC                                                           ;
; data_4[2]    ; Input ; Info     ; Stuck at GND                                                           ;
; data_4[1]    ; Input ; Info     ; Stuck at VCC                                                           ;
; data_4[0]    ; Input ; Info     ; Stuck at GND                                                           ;
; data_5[3..0] ; Input ; Info     ; Stuck at VCC                                                           ;
; data_5[5..4] ; Input ; Info     ; Stuck at GND                                                           ;
; data_5[7]    ; Input ; Info     ; Stuck at GND                                                           ;
; data_5[6]    ; Input ; Info     ; Stuck at VCC                                                           ;
; data_6[1..0] ; Input ; Info     ; Stuck at VCC                                                           ;
; data_6[5..4] ; Input ; Info     ; Stuck at GND                                                           ;
; data_6[7]    ; Input ; Info     ; Stuck at GND                                                           ;
; data_6[6]    ; Input ; Info     ; Stuck at VCC                                                           ;
; data_6[3]    ; Input ; Info     ; Stuck at VCC                                                           ;
; data_6[2]    ; Input ; Info     ; Stuck at GND                                                           ;
; data_7[3..2] ; Input ; Info     ; Stuck at VCC                                                           ;
; data_7[7..4] ; Input ; Info     ; Stuck at GND                                                           ;
; data_7[1]    ; Input ; Info     ; Stuck at GND                                                           ;
; data_7[0]    ; Input ; Info     ; Stuck at VCC                                                           ;
; data_8       ; Input ; Info     ; Stuck at GND                                                           ;
+--------------+-------+----------+------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pc_interface:interfaccia_pc|codifica_ascii:ascii_codifica|COUNTER_NBIT:cnt_modulo8" ;
+------------+-------+----------+--------------------------------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                                                        ;
+------------+-------+----------+--------------------------------------------------------------------------------+
; load_count ; Input ; Info     ; Stuck at GND                                                                   ;
; count_in   ; Input ; Info     ; Stuck at GND                                                                   ;
+------------+-------+----------+--------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pc_interface:interfaccia_pc|codifica_ascii:ascii_codifica"                                   ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; done_codifica ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Memory_Interface:interfaccia_memoria|COUNTER_NBIT:COUNTER_18BIT"                          ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; load_count ; Input  ; Info     ; Stuck at GND                                                                        ;
; tc         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Memory_Interface:interfaccia_memoria"                                                 ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; wr_ack ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "clock_divider:cnt_variable_TC|COUNTER_NBIT:contatore_terminal_count_variabile"          ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; count_in ; Input  ; Info     ; Stuck at GND                                                                        ;
; tc       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "clock_divider:cnt_variable_TC|FLIP_FLOP_D:master_flip_flop" ;
+-------------+-------+----------+-------------------------------------------------------+
; Port        ; Type  ; Severity ; Details                                               ;
+-------------+-------+----------+-------------------------------------------------------+
; data_reg_in ; Input ; Info     ; Stuck at VCC                                          ;
+-------------+-------+----------+-------------------------------------------------------+


+---------------------------------------------------------------------------+
; Port Connectivity Checks: "sampler:sampler1|D_FF_RST_AS:fall_detector_as" ;
+-------+-------+----------+------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                        ;
+-------+-------+----------+------------------------------------------------+
; input ; Input ; Info     ; Stuck at VCC                                   ;
+-------+-------+----------+------------------------------------------------+


+---------------------------------------------------------------------------+
; Port Connectivity Checks: "sampler:sampler1|D_FF_RST_AS:rise_detector_as" ;
+-------+-------+----------+------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                        ;
+-------+-------+----------+------------------------------------------------+
; input ; Input ; Info     ; Stuck at VCC                                   ;
+-------+-------+----------+------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Mon Jan 22 18:24:40 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Logic_analyzer -c Logic_analyzer
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 2 design units, including 1 entities, in source file logic_analyzer.vhd
    Info (12022): Found design unit 1: Logic_analyzer-behavior
    Info (12023): Found entity 1: Logic_analyzer
Info (12021): Found 2 design units, including 1 entities, in source file sampler.vhd
    Info (12022): Found design unit 1: sampler-behavior
    Info (12023): Found entity 1: sampler
Info (12021): Found 2 design units, including 1 entities, in source file trigger_generator.vhd
    Info (12022): Found design unit 1: trigger_generator-behavior
    Info (12023): Found entity 1: trigger_generator
Info (12021): Found 2 design units, including 1 entities, in source file memory_interface.vhd
    Info (12022): Found design unit 1: Memory_Interface-structural
    Info (12023): Found entity 1: Memory_Interface
Info (12021): Found 2 design units, including 1 entities, in source file counter_nbit.vhd
    Info (12022): Found design unit 1: COUNTER_NBIT-BEHAVIOR
    Info (12023): Found entity 1: COUNTER_NBIT
Info (12021): Found 2 design units, including 1 entities, in source file data_register.vhd
    Info (12022): Found design unit 1: DATA_REGISTER-BEHAVIOR
    Info (12023): Found entity 1: DATA_REGISTER
Info (12021): Found 2 design units, including 1 entities, in source file flip_flop_d.vhd
    Info (12022): Found design unit 1: FLIP_FLOP_D-BEHAVIOR
    Info (12023): Found entity 1: FLIP_FLOP_D
Info (12021): Found 2 design units, including 1 entities, in source file tri_state.vhd
    Info (12022): Found design unit 1: TRI_STATE-BEHAVIOR
    Info (12023): Found entity 1: TRI_STATE
Info (12021): Found 2 design units, including 1 entities, in source file clock_divider.vhd
    Info (12022): Found design unit 1: clock_divider-BEHAVIOR
    Info (12023): Found entity 1: clock_divider
Info (12021): Found 2 design units, including 1 entities, in source file mux_10_to_1.vhd
    Info (12022): Found design unit 1: MUX_10_to_1-BEHAVIOR
    Info (12023): Found entity 1: MUX_10_to_1
Info (12021): Found 2 design units, including 1 entities, in source file pc_interface.vhd
    Info (12022): Found design unit 1: pc_interface-behavior
    Info (12023): Found entity 1: pc_interface
Info (12021): Found 2 design units, including 1 entities, in source file codifica_ascii.vhd
    Info (12022): Found design unit 1: codifica_ascii-behavior
    Info (12023): Found entity 1: codifica_ascii
Info (12021): Found 2 design units, including 1 entities, in source file decodifica_ascii.vhd
    Info (12022): Found design unit 1: decodifica_ascii-behavior
    Info (12023): Found entity 1: decodifica_ascii
Info (12021): Found 2 design units, including 1 entities, in source file uart_tx.vhd
    Info (12022): Found design unit 1: UART_TX-link
    Info (12023): Found entity 1: UART_TX
Info (12021): Found 2 design units, including 1 entities, in source file uart_datapath_piso.vhd
    Info (12022): Found design unit 1: Uart_datapath_PISO-path
    Info (12023): Found entity 1: Uart_datapath_PISO
Info (12021): Found 2 design units, including 1 entities, in source file uart_cu_tx.vhd
    Info (12022): Found design unit 1: Uart_CU_TX-Master_Behave
    Info (12023): Found entity 1: Uart_CU_TX
Info (12021): Found 2 design units, including 1 entities, in source file uart_rx.vhd
    Info (12022): Found design unit 1: UART_RX-link
    Info (12023): Found entity 1: UART_RX
Info (12021): Found 2 design units, including 1 entities, in source file uart_rx_cu.vhd
    Info (12022): Found design unit 1: Uart_rx_CU-Master_Behave
    Info (12023): Found entity 1: Uart_rx_CU
Info (12021): Found 2 design units, including 1 entities, in source file uart_rx_datapath.vhd
    Info (12022): Found design unit 1: Uart_rx_datapath-path
    Info (12023): Found entity 1: Uart_rx_datapath
Info (12021): Found 2 design units, including 1 entities, in source file adder_4bit.vhd
    Info (12022): Found design unit 1: adder_4bit-behavior
    Info (12023): Found entity 1: adder_4bit
Info (12021): Found 2 design units, including 1 entities, in source file comparatore.vhd
    Info (12022): Found design unit 1: comparatore-behavior
    Info (12023): Found entity 1: comparatore
Info (12021): Found 2 design units, including 1 entities, in source file mux_2to1.vhd
    Info (12022): Found design unit 1: mux_2to1-behavior
    Info (12023): Found entity 1: mux_2to1
Info (12021): Found 2 design units, including 1 entities, in source file shift_reg.vhd
    Info (12022): Found design unit 1: Shift_reg-Behavior
    Info (12023): Found entity 1: Shift_reg
Info (12021): Found 2 design units, including 1 entities, in source file counter.vhd
    Info (12022): Found design unit 1: counter-behaviour
    Info (12023): Found entity 1: counter
Info (12021): Found 2 design units, including 1 entities, in source file mux_nbit.vhd
    Info (12022): Found design unit 1: MUX_NBIT-BEHAVIOR
    Info (12023): Found entity 1: MUX_NBIT
Info (12021): Found 2 design units, including 1 entities, in source file shift_reg_piso.vhd
    Info (12022): Found design unit 1: Shift_reg_PISO-Behavior
    Info (12023): Found entity 1: Shift_reg_PISO
Info (12021): Found 2 design units, including 1 entities, in source file d_ff_uart.vhd
    Info (12022): Found design unit 1: D_FF_UART-behavior
    Info (12023): Found entity 1: D_FF_UART
Info (12021): Found 2 design units, including 1 entities, in source file d_ff_rst_as.vhd
    Info (12022): Found design unit 1: D_FF_RST_AS-behavior
    Info (12023): Found entity 1: D_FF_RST_AS
Info (12127): Elaborating entity "Logic_analyzer" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at Logic_analyzer.vhd(120): object "wr_ack" assigned a value but never read
Info (12128): Elaborating entity "sampler" for hierarchy "sampler:sampler1"
Info (12128): Elaborating entity "FLIP_FLOP_D" for hierarchy "sampler:sampler1|FLIP_FLOP_D:reg_D"
Info (12128): Elaborating entity "D_FF_RST_AS" for hierarchy "sampler:sampler1|D_FF_RST_AS:rise_detector_as"
Info (12128): Elaborating entity "clock_divider" for hierarchy "clock_divider:cnt_variable_TC"
Info (12128): Elaborating entity "DATA_REGISTER" for hierarchy "clock_divider:cnt_variable_TC|DATA_REGISTER:prescaler_register"
Info (12128): Elaborating entity "COUNTER_NBIT" for hierarchy "clock_divider:cnt_variable_TC|COUNTER_NBIT:contatore_terminal_count_variabile"
Info (12128): Elaborating entity "MUX_10_to_1" for hierarchy "clock_divider:cnt_variable_TC|MUX_10_to_1:clock_select"
Info (12128): Elaborating entity "Memory_Interface" for hierarchy "Memory_Interface:interfaccia_memoria"
Warning (10036): Verilog HDL or VHDL warning at Memory_Interface.vhd(59): object "TC_18" assigned a value but never read
Info (12128): Elaborating entity "DATA_REGISTER" for hierarchy "Memory_Interface:interfaccia_memoria|DATA_REGISTER:DATA_OUT_REG"
Info (12128): Elaborating entity "TRI_STATE" for hierarchy "Memory_Interface:interfaccia_memoria|TRI_STATE:TREE_STATE"
Info (12128): Elaborating entity "COUNTER_NBIT" for hierarchy "Memory_Interface:interfaccia_memoria|COUNTER_NBIT:COUNTER_18BIT"
Info (12128): Elaborating entity "DATA_REGISTER" for hierarchy "Memory_Interface:interfaccia_memoria|DATA_REGISTER:START_ADD_REG"
Info (12128): Elaborating entity "pc_interface" for hierarchy "pc_interface:interfaccia_pc"
Warning (10036): Verilog HDL or VHDL warning at pc_interface.vhd(89): object "done_codifica" assigned a value but never read
Info (12128): Elaborating entity "codifica_ascii" for hierarchy "pc_interface:interfaccia_pc|codifica_ascii:ascii_codifica"
Warning (10034): Output port "done_codifica" at codifica_ascii.vhd(12) has no driver
Info (12128): Elaborating entity "COUNTER_NBIT" for hierarchy "pc_interface:interfaccia_pc|codifica_ascii:ascii_codifica|COUNTER_NBIT:cnt_modulo8"
Info (12128): Elaborating entity "MUX_NBIT" for hierarchy "pc_interface:interfaccia_pc|codifica_ascii:ascii_codifica|MUX_NBIT:mux_channel"
Info (12128): Elaborating entity "MUX_NBIT" for hierarchy "pc_interface:interfaccia_pc|codifica_ascii:ascii_codifica|MUX_NBIT:mux_ascii"
Info (12128): Elaborating entity "DATA_REGISTER" for hierarchy "pc_interface:interfaccia_pc|codifica_ascii:ascii_codifica|DATA_REGISTER:reg_uart"
Info (12128): Elaborating entity "UART_TX" for hierarchy "pc_interface:interfaccia_pc|UART_TX:trasmissione_uart"
Info (12128): Elaborating entity "Uart_datapath_PISO" for hierarchy "pc_interface:interfaccia_pc|UART_TX:trasmissione_uart|Uart_datapath_PISO:datapath"
Warning (10036): Verilog HDL or VHDL warning at Uart_datapath_PISO.vhd(41): object "uscita1" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at Uart_datapath_PISO.vhd(42): object "uscita2" assigned a value but never read
Info (12128): Elaborating entity "counter" for hierarchy "pc_interface:interfaccia_pc|UART_TX:trasmissione_uart|Uart_datapath_PISO:datapath|counter:counter_434"
Info (12128): Elaborating entity "counter" for hierarchy "pc_interface:interfaccia_pc|UART_TX:trasmissione_uart|Uart_datapath_PISO:datapath|counter:counter_10"
Info (12128): Elaborating entity "Shift_reg_PISO" for hierarchy "pc_interface:interfaccia_pc|UART_TX:trasmissione_uart|Uart_datapath_PISO:datapath|Shift_reg_PISO:REG_DATA"
Info (12128): Elaborating entity "Uart_CU_TX" for hierarchy "pc_interface:interfaccia_pc|UART_TX:trasmissione_uart|Uart_CU_TX:CU"
Info (12128): Elaborating entity "UART_RX" for hierarchy "pc_interface:interfaccia_pc|UART_RX:ricezione_uart"
Info (12128): Elaborating entity "Uart_rx_datapath" for hierarchy "pc_interface:interfaccia_pc|UART_RX:ricezione_uart|Uart_rx_datapath:datapath"
Warning (10036): Verilog HDL or VHDL warning at Uart_rx_datapath.vhd(55): object "uscita1" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at Uart_rx_datapath.vhd(56): object "uscita2" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at Uart_rx_datapath.vhd(57): object "uscita3" assigned a value but never read
Info (12128): Elaborating entity "counter" for hierarchy "pc_interface:interfaccia_pc|UART_RX:ricezione_uart|Uart_rx_datapath:datapath|counter:counter_54"
Info (12128): Elaborating entity "Shift_reg" for hierarchy "pc_interface:interfaccia_pc|UART_RX:ricezione_uart|Uart_rx_datapath:datapath|Shift_reg:REG_START"
Info (12128): Elaborating entity "D_FF_UART" for hierarchy "pc_interface:interfaccia_pc|UART_RX:ricezione_uart|Uart_rx_datapath:datapath|D_FF_UART:STOP"
Info (12128): Elaborating entity "Uart_rx_CU" for hierarchy "pc_interface:interfaccia_pc|UART_RX:ricezione_uart|Uart_rx_CU:CU"
Info (12128): Elaborating entity "decodifica_ascii" for hierarchy "pc_interface:interfaccia_pc|decodifica_ascii:ascii_decodifica"
Warning (10036): Verilog HDL or VHDL warning at decodifica_ascii.vhd(63): object "num" assigned a value but never read
Info (12128): Elaborating entity "comparatore" for hierarchy "pc_interface:interfaccia_pc|decodifica_ascii:ascii_decodifica|comparatore:comparatore_decodifica"
Info (12128): Elaborating entity "adder_4bit" for hierarchy "pc_interface:interfaccia_pc|decodifica_ascii:ascii_decodifica|adder_4bit:sommatore"
Info (12128): Elaborating entity "mux_2to1" for hierarchy "pc_interface:interfaccia_pc|decodifica_ascii:ascii_decodifica|mux_2to1:multiplexer"
Info (12128): Elaborating entity "trigger_generator" for hierarchy "trigger_generator:generatore_trigger"
Info (12128): Elaborating entity "MUX_NBIT" for hierarchy "MUX_NBIT:status_mux"
Info (12128): Elaborating entity "DATA_REGISTER" for hierarchy "DATA_REGISTER:registro_stato"
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Critical Warning (18061): Ignored Power-Up Level option on the following registers
    Critical Warning (18010): Register pc_interface:interfaccia_pc|UART_TX:trasmissione_uart|Uart_datapath_PISO:datapath|Shift_reg_PISO:REG_DATA|t[0] will power up to High
    Critical Warning (18010): Register pc_interface:interfaccia_pc|UART_TX:trasmissione_uart|Uart_datapath_PISO:datapath|Shift_reg_PISO:REG_DATA|t[1] will power up to High
    Critical Warning (18010): Register pc_interface:interfaccia_pc|UART_TX:trasmissione_uart|Uart_datapath_PISO:datapath|Shift_reg_PISO:REG_DATA|t[2] will power up to High
    Critical Warning (18010): Register pc_interface:interfaccia_pc|UART_TX:trasmissione_uart|Uart_datapath_PISO:datapath|Shift_reg_PISO:REG_DATA|t[3] will power up to High
    Critical Warning (18010): Register pc_interface:interfaccia_pc|UART_TX:trasmissione_uart|Uart_datapath_PISO:datapath|Shift_reg_PISO:REG_DATA|t[4] will power up to High
    Critical Warning (18010): Register pc_interface:interfaccia_pc|UART_TX:trasmissione_uart|Uart_datapath_PISO:datapath|Shift_reg_PISO:REG_DATA|t[5] will power up to High
    Critical Warning (18010): Register pc_interface:interfaccia_pc|UART_TX:trasmissione_uart|Uart_datapath_PISO:datapath|Shift_reg_PISO:REG_DATA|t[6] will power up to High
    Critical Warning (18010): Register pc_interface:interfaccia_pc|UART_TX:trasmissione_uart|Uart_datapath_PISO:datapath|Shift_reg_PISO:REG_DATA|t[7] will power up to High
    Critical Warning (18010): Register pc_interface:interfaccia_pc|UART_TX:trasmissione_uart|Uart_datapath_PISO:datapath|Shift_reg_PISO:REG_DATA|t[8] will power up to High
    Critical Warning (18010): Register pc_interface:interfaccia_pc|UART_TX:trasmissione_uart|Uart_datapath_PISO:datapath|Shift_reg_PISO:REG_DATA|t[9] will power up to High
Info (17049): 24 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 31 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "GPIO_1[8]"
    Warning (15610): No output dependent on input pin "GPIO_1[9]"
    Warning (15610): No output dependent on input pin "GPIO_1[10]"
    Warning (15610): No output dependent on input pin "GPIO_1[11]"
    Warning (15610): No output dependent on input pin "GPIO_1[12]"
    Warning (15610): No output dependent on input pin "GPIO_1[13]"
    Warning (15610): No output dependent on input pin "GPIO_1[14]"
    Warning (15610): No output dependent on input pin "GPIO_1[15]"
    Warning (15610): No output dependent on input pin "GPIO_1[16]"
    Warning (15610): No output dependent on input pin "GPIO_1[17]"
    Warning (15610): No output dependent on input pin "GPIO_1[18]"
    Warning (15610): No output dependent on input pin "GPIO_1[19]"
    Warning (15610): No output dependent on input pin "GPIO_1[20]"
    Warning (15610): No output dependent on input pin "GPIO_1[21]"
    Warning (15610): No output dependent on input pin "GPIO_1[22]"
    Warning (15610): No output dependent on input pin "GPIO_1[23]"
    Warning (15610): No output dependent on input pin "GPIO_1[24]"
    Warning (15610): No output dependent on input pin "GPIO_1[25]"
    Warning (15610): No output dependent on input pin "GPIO_1[26]"
    Warning (15610): No output dependent on input pin "GPIO_1[27]"
    Warning (15610): No output dependent on input pin "GPIO_1[28]"
    Warning (15610): No output dependent on input pin "GPIO_1[29]"
    Warning (15610): No output dependent on input pin "GPIO_1[30]"
    Warning (15610): No output dependent on input pin "GPIO_1[31]"
    Warning (15610): No output dependent on input pin "GPIO_1[32]"
    Warning (15610): No output dependent on input pin "GPIO_1[33]"
    Warning (15610): No output dependent on input pin "GPIO_1[34]"
    Warning (15610): No output dependent on input pin "GPIO_1[35]"
    Warning (15610): No output dependent on input pin "KEY[0]"
    Warning (15610): No output dependent on input pin "KEY[2]"
    Warning (15610): No output dependent on input pin "KEY[3]"
Info (21057): Implemented 635 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 42 input pins
    Info (21059): Implemented 24 output pins
    Info (21060): Implemented 16 bidirectional pins
    Info (21061): Implemented 553 logic cells
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 54 warnings
    Info: Peak virtual memory: 580 megabytes
    Info: Processing ended: Mon Jan 22 18:24:44 2018
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:04


