#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1e4dde0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1e2a160 .scope module, "tb" "tb" 3 29;
 .timescale -12 -12;
L_0x1e74070 .functor NOT 1, L_0x1e76c70, C4<0>, C4<0>, C4<0>;
L_0x1e76a00 .functor XOR 5, L_0x1e768c0, L_0x1e76960, C4<00000>, C4<00000>;
L_0x1e76b60 .functor XOR 5, L_0x1e76a00, L_0x1e76ac0, C4<00000>, C4<00000>;
v0x1e733f0_0 .net *"_ivl_10", 4 0, L_0x1e76ac0;  1 drivers
v0x1e734f0_0 .net *"_ivl_12", 4 0, L_0x1e76b60;  1 drivers
v0x1e735d0_0 .net *"_ivl_2", 4 0, L_0x1e76820;  1 drivers
v0x1e73690_0 .net *"_ivl_4", 4 0, L_0x1e768c0;  1 drivers
v0x1e73770_0 .net *"_ivl_6", 4 0, L_0x1e76960;  1 drivers
v0x1e738a0_0 .net *"_ivl_8", 4 0, L_0x1e76a00;  1 drivers
v0x1e73980_0 .var "clk", 0 0;
v0x1e73a20_0 .var/2u "stats1", 159 0;
v0x1e73ae0_0 .var/2u "strobe", 0 0;
v0x1e73c30_0 .net "sum_dut", 4 0, L_0x1e76640;  1 drivers
v0x1e73cf0_0 .net "sum_ref", 4 0, L_0x1e743e0;  1 drivers
v0x1e73d90_0 .net "tb_match", 0 0, L_0x1e76c70;  1 drivers
v0x1e73e30_0 .net "tb_mismatch", 0 0, L_0x1e74070;  1 drivers
v0x1e73ef0_0 .net "x", 3 0, v0x1e6f840_0;  1 drivers
v0x1e73fb0_0 .net "y", 3 0, v0x1e6f900_0;  1 drivers
L_0x1e76820 .concat [ 5 0 0 0], L_0x1e743e0;
L_0x1e768c0 .concat [ 5 0 0 0], L_0x1e743e0;
L_0x1e76960 .concat [ 5 0 0 0], L_0x1e76640;
L_0x1e76ac0 .concat [ 5 0 0 0], L_0x1e743e0;
L_0x1e76c70 .cmp/eeq 5, L_0x1e76820, L_0x1e76b60;
S_0x1e33d10 .scope module, "good1" "reference_module" 3 70, 3 4 0, S_0x1e2a160;
 .timescale -12 -12;
    .port_info 0 /INPUT 4 "x";
    .port_info 1 /INPUT 4 "y";
    .port_info 2 /OUTPUT 5 "sum";
v0x1e39950_0 .net *"_ivl_0", 4 0, L_0x1e74100;  1 drivers
L_0x7f8057d8e018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1e370e0_0 .net *"_ivl_3", 0 0, L_0x7f8057d8e018;  1 drivers
v0x1e34840_0 .net *"_ivl_4", 4 0, L_0x1e74260;  1 drivers
L_0x7f8057d8e060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1e6f0f0_0 .net *"_ivl_7", 0 0, L_0x7f8057d8e060;  1 drivers
v0x1e6f1d0_0 .net "sum", 4 0, L_0x1e743e0;  alias, 1 drivers
v0x1e6f300_0 .net "x", 3 0, v0x1e6f840_0;  alias, 1 drivers
v0x1e6f3e0_0 .net "y", 3 0, v0x1e6f900_0;  alias, 1 drivers
L_0x1e74100 .concat [ 4 1 0 0], v0x1e6f840_0, L_0x7f8057d8e018;
L_0x1e74260 .concat [ 4 1 0 0], v0x1e6f900_0, L_0x7f8057d8e060;
L_0x1e743e0 .arith/sum 5, L_0x1e74100, L_0x1e74260;
S_0x1e6f540 .scope module, "stim1" "stimulus_gen" 3 65, 3 14 0, S_0x1e2a160;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 4 "x";
    .port_info 2 /OUTPUT 4 "y";
v0x1e6f760_0 .net "clk", 0 0, v0x1e73980_0;  1 drivers
v0x1e6f840_0 .var "x", 3 0;
v0x1e6f900_0 .var "y", 3 0;
E_0x1e3d650/0 .event negedge, v0x1e6f760_0;
E_0x1e3d650/1 .event posedge, v0x1e6f760_0;
E_0x1e3d650 .event/or E_0x1e3d650/0, E_0x1e3d650/1;
S_0x1e6f9e0 .scope module, "top_module1" "top_module" 3 75, 4 1 0, S_0x1e2a160;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "x";
    .port_info 1 /INPUT 4 "y";
    .port_info 2 /OUTPUT 5 "sum";
v0x1e72ba0_0 .net "c1", 0 0, L_0x1e74a40;  1 drivers
v0x1e72c60_0 .net "c2", 0 0, L_0x1e75230;  1 drivers
v0x1e72d70_0 .net "c3", 0 0, L_0x1e75a10;  1 drivers
v0x1e72e60_0 .net "sum", 4 0, L_0x1e76640;  alias, 1 drivers
v0x1e72f00_0 .net "x", 3 0, v0x1e6f840_0;  alias, 1 drivers
v0x1e73060_0 .net "y", 3 0, v0x1e6f900_0;  alias, 1 drivers
L_0x1e74b50 .part v0x1e6f840_0, 0, 1;
L_0x1e74c80 .part v0x1e6f900_0, 0, 1;
L_0x1e75340 .part v0x1e6f840_0, 1, 1;
L_0x1e75470 .part v0x1e6f900_0, 1, 1;
L_0x1e75b20 .part v0x1e6f840_0, 2, 1;
L_0x1e75c50 .part v0x1e6f900_0, 2, 1;
L_0x1e76310 .part v0x1e6f840_0, 3, 1;
L_0x1e76440 .part v0x1e6f900_0, 3, 1;
LS_0x1e76640_0_0 .concat8 [ 1 1 1 1], L_0x1e74590, L_0x1e74eb0, L_0x1e75640, L_0x1e75e30;
LS_0x1e76640_0_4 .concat8 [ 1 0 0 0], L_0x1e76200;
L_0x1e76640 .concat8 [ 4 1 0 0], LS_0x1e76640_0_0, LS_0x1e76640_0_4;
S_0x1e6fbc0 .scope module, "fa0" "full_adder" 4 9, 4 42 0, S_0x1e6f9e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x1e74480 .functor XOR 1, L_0x1e74b50, L_0x1e74c80, C4<0>, C4<0>;
L_0x7f8057d8e0a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x1e74590 .functor XOR 1, L_0x1e74480, L_0x7f8057d8e0a8, C4<0>, C4<0>;
L_0x1e74650 .functor AND 1, L_0x1e74b50, L_0x1e74c80, C4<1>, C4<1>;
L_0x1e74790 .functor AND 1, L_0x1e74b50, L_0x7f8057d8e0a8, C4<1>, C4<1>;
L_0x1e74880 .functor OR 1, L_0x1e74650, L_0x1e74790, C4<0>, C4<0>;
L_0x1e74990 .functor AND 1, L_0x1e74c80, L_0x7f8057d8e0a8, C4<1>, C4<1>;
L_0x1e74a40 .functor OR 1, L_0x1e74880, L_0x1e74990, C4<0>, C4<0>;
v0x1e6fe50_0 .net *"_ivl_0", 0 0, L_0x1e74480;  1 drivers
v0x1e6ff50_0 .net *"_ivl_10", 0 0, L_0x1e74990;  1 drivers
v0x1e70030_0 .net *"_ivl_4", 0 0, L_0x1e74650;  1 drivers
v0x1e70120_0 .net *"_ivl_6", 0 0, L_0x1e74790;  1 drivers
v0x1e70200_0 .net *"_ivl_8", 0 0, L_0x1e74880;  1 drivers
v0x1e70330_0 .net "a", 0 0, L_0x1e74b50;  1 drivers
v0x1e703f0_0 .net "b", 0 0, L_0x1e74c80;  1 drivers
v0x1e704b0_0 .net "cin", 0 0, L_0x7f8057d8e0a8;  1 drivers
v0x1e70570_0 .net "cout", 0 0, L_0x1e74a40;  alias, 1 drivers
v0x1e70630_0 .net "sum", 0 0, L_0x1e74590;  1 drivers
S_0x1e70790 .scope module, "fa1" "full_adder" 4 17, 4 42 0, S_0x1e6f9e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x1e74e40 .functor XOR 1, L_0x1e75340, L_0x1e75470, C4<0>, C4<0>;
L_0x1e74eb0 .functor XOR 1, L_0x1e74e40, L_0x1e74a40, C4<0>, C4<0>;
L_0x1e74fb0 .functor AND 1, L_0x1e75340, L_0x1e75470, C4<1>, C4<1>;
L_0x1e75020 .functor AND 1, L_0x1e75340, L_0x1e74a40, C4<1>, C4<1>;
L_0x1e750c0 .functor OR 1, L_0x1e74fb0, L_0x1e75020, C4<0>, C4<0>;
L_0x1e75180 .functor AND 1, L_0x1e75470, L_0x1e74a40, C4<1>, C4<1>;
L_0x1e75230 .functor OR 1, L_0x1e750c0, L_0x1e75180, C4<0>, C4<0>;
v0x1e709f0_0 .net *"_ivl_0", 0 0, L_0x1e74e40;  1 drivers
v0x1e70ad0_0 .net *"_ivl_10", 0 0, L_0x1e75180;  1 drivers
v0x1e70bb0_0 .net *"_ivl_4", 0 0, L_0x1e74fb0;  1 drivers
v0x1e70ca0_0 .net *"_ivl_6", 0 0, L_0x1e75020;  1 drivers
v0x1e70d80_0 .net *"_ivl_8", 0 0, L_0x1e750c0;  1 drivers
v0x1e70eb0_0 .net "a", 0 0, L_0x1e75340;  1 drivers
v0x1e70f70_0 .net "b", 0 0, L_0x1e75470;  1 drivers
v0x1e71030_0 .net "cin", 0 0, L_0x1e74a40;  alias, 1 drivers
v0x1e710d0_0 .net "cout", 0 0, L_0x1e75230;  alias, 1 drivers
v0x1e71200_0 .net "sum", 0 0, L_0x1e74eb0;  1 drivers
S_0x1e71390 .scope module, "fa2" "full_adder" 4 25, 4 42 0, S_0x1e6f9e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x1e755d0 .functor XOR 1, L_0x1e75b20, L_0x1e75c50, C4<0>, C4<0>;
L_0x1e75640 .functor XOR 1, L_0x1e755d0, L_0x1e75230, C4<0>, C4<0>;
L_0x1e75740 .functor AND 1, L_0x1e75b20, L_0x1e75c50, C4<1>, C4<1>;
L_0x1e757b0 .functor AND 1, L_0x1e75b20, L_0x1e75230, C4<1>, C4<1>;
L_0x1e75850 .functor OR 1, L_0x1e75740, L_0x1e757b0, C4<0>, C4<0>;
L_0x1e75960 .functor AND 1, L_0x1e75c50, L_0x1e75230, C4<1>, C4<1>;
L_0x1e75a10 .functor OR 1, L_0x1e75850, L_0x1e75960, C4<0>, C4<0>;
v0x1e71600_0 .net *"_ivl_0", 0 0, L_0x1e755d0;  1 drivers
v0x1e716e0_0 .net *"_ivl_10", 0 0, L_0x1e75960;  1 drivers
v0x1e717c0_0 .net *"_ivl_4", 0 0, L_0x1e75740;  1 drivers
v0x1e718b0_0 .net *"_ivl_6", 0 0, L_0x1e757b0;  1 drivers
v0x1e71990_0 .net *"_ivl_8", 0 0, L_0x1e75850;  1 drivers
v0x1e71ac0_0 .net "a", 0 0, L_0x1e75b20;  1 drivers
v0x1e71b80_0 .net "b", 0 0, L_0x1e75c50;  1 drivers
v0x1e71c40_0 .net "cin", 0 0, L_0x1e75230;  alias, 1 drivers
v0x1e71ce0_0 .net "cout", 0 0, L_0x1e75a10;  alias, 1 drivers
v0x1e71e10_0 .net "sum", 0 0, L_0x1e75640;  1 drivers
S_0x1e71fa0 .scope module, "fa3" "full_adder" 4 33, 4 42 0, S_0x1e6f9e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x1e75dc0 .functor XOR 1, L_0x1e76310, L_0x1e76440, C4<0>, C4<0>;
L_0x1e75e30 .functor XOR 1, L_0x1e75dc0, L_0x1e75a10, C4<0>, C4<0>;
L_0x1e75f30 .functor AND 1, L_0x1e76310, L_0x1e76440, C4<1>, C4<1>;
L_0x1e75fa0 .functor AND 1, L_0x1e76310, L_0x1e75a10, C4<1>, C4<1>;
L_0x1e76040 .functor OR 1, L_0x1e75f30, L_0x1e75fa0, C4<0>, C4<0>;
L_0x1e76150 .functor AND 1, L_0x1e76440, L_0x1e75a10, C4<1>, C4<1>;
L_0x1e76200 .functor OR 1, L_0x1e76040, L_0x1e76150, C4<0>, C4<0>;
v0x1e721e0_0 .net *"_ivl_0", 0 0, L_0x1e75dc0;  1 drivers
v0x1e722e0_0 .net *"_ivl_10", 0 0, L_0x1e76150;  1 drivers
v0x1e723c0_0 .net *"_ivl_4", 0 0, L_0x1e75f30;  1 drivers
v0x1e724b0_0 .net *"_ivl_6", 0 0, L_0x1e75fa0;  1 drivers
v0x1e72590_0 .net *"_ivl_8", 0 0, L_0x1e76040;  1 drivers
v0x1e726c0_0 .net "a", 0 0, L_0x1e76310;  1 drivers
v0x1e72780_0 .net "b", 0 0, L_0x1e76440;  1 drivers
v0x1e72840_0 .net "cin", 0 0, L_0x1e75a10;  alias, 1 drivers
v0x1e728e0_0 .net "cout", 0 0, L_0x1e76200;  1 drivers
v0x1e72a10_0 .net "sum", 0 0, L_0x1e75e30;  1 drivers
S_0x1e731f0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 82, 3 82 0, S_0x1e2a160;
 .timescale -12 -12;
E_0x1e3db00 .event anyedge, v0x1e73ae0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1e73ae0_0;
    %nor/r;
    %assign/vec4 v0x1e73ae0_0, 0;
    %wait E_0x1e3db00;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1e6f540;
T_1 ;
    %pushi/vec4 100, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1e3d650;
    %vpi_func 3 21 "$random" 32 {0 0 0};
    %pad/s 8;
    %split/vec4 4;
    %assign/vec4 v0x1e6f900_0, 0;
    %assign/vec4 v0x1e6f840_0, 0;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 24 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x1e2a160;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1e73980_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1e73ae0_0, 0, 1;
    %end;
    .thread T_2, $init;
    .scope S_0x1e2a160;
T_3 ;
T_3.0 ;
    %delay 5, 0;
    %load/vec4 v0x1e73980_0;
    %inv;
    %store/vec4 v0x1e73980_0, 0, 1;
    %jmp T_3.0;
T_3.1 ;
    %end;
    .thread T_3;
    .scope S_0x1e2a160;
T_4 ;
    %vpi_call/w 3 57 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 58 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1e6f760_0, v0x1e73e30_0, v0x1e73ef0_0, v0x1e73fb0_0, v0x1e73cf0_0, v0x1e73c30_0 {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x1e2a160;
T_5 ;
    %load/vec4 v0x1e73a20_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v0x1e73a20_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1e73a20_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 91 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "sum", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_5.1;
T_5.0 ;
    %vpi_call/w 3 92 "$display", "Hint: Output '%s' has no mismatches.", "sum" {0 0 0};
T_5.1 ;
    %load/vec4 v0x1e73a20_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1e73a20_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 94 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 95 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1e73a20_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1e73a20_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 96 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_5, $final;
    .scope S_0x1e2a160;
T_6 ;
    %wait E_0x1e3d650;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1e73a20_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e73a20_0, 4, 32;
    %load/vec4 v0x1e73d90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x1e73a20_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %vpi_func 3 107 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e73a20_0, 4, 32;
T_6.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1e73a20_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e73a20_0, 4, 32;
T_6.0 ;
    %load/vec4 v0x1e73cf0_0;
    %load/vec4 v0x1e73cf0_0;
    %load/vec4 v0x1e73c30_0;
    %xor;
    %load/vec4 v0x1e73cf0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_6.4, 6;
    %load/vec4 v0x1e73a20_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.6, 4;
    %vpi_func 3 111 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e73a20_0, 4, 32;
T_6.6 ;
    %load/vec4 v0x1e73a20_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e73a20_0, 4, 32;
T_6.4 ;
    %jmp T_6;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/m2014_q4j/m2014_q4j_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can25_depth0/human/m2014_q4j/iter0/response16/top_module.sv";
