##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for Clock_1
		4.2::Critical Path Report for CyBUS_CLK
		4.3::Critical Path Report for CyMASTER_CLK
		4.4::Critical Path Report for LED_PWM_Clock
		4.5::Critical Path Report for LabVIEW_UART_IntClock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
		5.2::Critical Path Report for (CyBUS_CLK:R vs. Clock_1:R)
		5.3::Critical Path Report for (CyBUS_CLK:R vs. LabVIEW_UART_IntClock:R)
		5.4::Critical Path Report for (LED_PWM_Clock:R vs. LED_PWM_Clock:R)
		5.5::Critical Path Report for (Clock_1:R vs. Clock_1:R)
		5.6::Critical Path Report for (LabVIEW_UART_IntClock:R vs. Clock_1:R)
		5.7::Critical Path Report for (LabVIEW_UART_IntClock:R vs. LabVIEW_UART_IntClock:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 16
Clock: Clock_1                             | Frequency: 24.08 MHz  | Target: 12.00 MHz  | 
Clock: CyBUS_CLK                           | Frequency: 33.17 MHz  | Target: 24.00 MHz  | 
Clock: CyILO                               | N/A                   | Target: 0.00 MHz   | 
Clock: CyIMO                               | N/A                   | Target: 3.00 MHz   | 
Clock: CyMASTER_CLK                        | Frequency: 24.08 MHz  | Target: 24.00 MHz  | 
Clock: CyPLL_OUT                           | N/A                   | Target: 24.00 MHz  | 
Clock: LED_Duration_Clock                  | N/A                   | Target: 0.00 MHz   | 
Clock: LED_Duration_Clock(fixed-function)  | N/A                   | Target: 0.00 MHz   | 
Clock: LED_PWM_Clock                       | Frequency: 90.27 MHz  | Target: 12.00 MHz  | 
Clock: LabVIEW_UART_IntClock               | Frequency: 24.08 MHz  | Target: 0.92 MHz   | 
Clock: Speaker_Clock                       | N/A                   | Target: 1.00 MHz   | 
Clock: Speaker_Clock(fixed-function)       | N/A                   | Target: 1.00 MHz   | 
Clock: Speaker_Clock_2                     | N/A                   | Target: 0.00 MHz   | 
Clock: Speaker_Clock_2(fixed-function)     | N/A                   | Target: 0.00 MHz   | 
Clock: note_clock                          | N/A                   | Target: 0.00 MHz   | 
Clock: note_clock(fixed-function)          | N/A                   | Target: 0.00 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock           Capture Clock          Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
---------------------  ---------------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
Clock_1                Clock_1                83333.3          66730       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK              Clock_1                41666.7          11523       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK              CyBUS_CLK              41666.7          30389       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK              LabVIEW_UART_IntClock  41666.7          22722       N/A              N/A         N/A              N/A         N/A              N/A         
LED_PWM_Clock          LED_PWM_Clock          83333.3          72255       N/A              N/A         N/A              N/A         N/A              N/A         
LabVIEW_UART_IntClock  Clock_1                41666.7          135         N/A              N/A         N/A              N/A         N/A              N/A         
LabVIEW_UART_IntClock  LabVIEW_UART_IntClock  1.08333e+006     1054663     N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name       Clock to Out  Clock Name:Phase         
--------------  ------------  -----------------------  
LED(0)_PAD      25795         LED_PWM_Clock:R          
Speaker(0)_PAD  25629         CyBUS_CLK:R              
Tx_1(0)_PAD     30329         LabVIEW_UART_IntClock:R  


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for Clock_1
*************************************
Clock: Clock_1
Frequency: 24.08 MHz | Target: 12.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:reset_reg\/q
Path End       : \ByteCounter:CounterUDB:sC8:counterdp:u0\/cs_addr_1
Capture Clock  : \ByteCounter:CounterUDB:sC8:counterdp:u0\/clock
Path slack     : 135p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (period of common ancestor clock between LabVIEW_UART_IntClock Clock_1)   41667
- Setup time                                                                             -6190
--------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                           35477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       35341
-------------------------------------   ----- 
End-of-path arrival time (ps)           35341
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:reset_reg\/clock_0                     macrocell17         0      0  RISE       1

Data path
pin name                                                model name     delay     AT  slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\LabVIEW_UART:BUART:reset_reg\/q                        macrocell17     1250   1250    135  RISE       1
\LabVIEW_UART:BUART:sRX:RxShifter:u0\/reset             datapathcell3   5138   6388    135  RISE       1
\LabVIEW_UART:BUART:sRX:RxShifter:u0\/f0_bus_stat_comb  datapathcell3   8110  14498    135  RISE       1
\LabVIEW_UART:BUART:rx_status_5\/main_0                 macrocell8      2924  17422    135  RISE       1
\LabVIEW_UART:BUART:rx_status_5\/q                      macrocell8      3350  20772    135  RISE       1
\LabVIEW_UART:BUART:sRX:RxSts\/status_5                 statusicell2    2308  23081    135  RISE       1
\LabVIEW_UART:BUART:sRX:RxSts\/interrupt                statusicell2    2460  25541    135  RISE       1
\ByteCounter:CounterUDB:count_enable\/main_0            macrocell12     3527  29067    135  RISE       1
\ByteCounter:CounterUDB:count_enable\/q                 macrocell12     3350  32417    135  RISE       1
\ByteCounter:CounterUDB:sC8:counterdp:u0\/cs_addr_1     datapathcell4   2924  35341    135  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ByteCounter:CounterUDB:sC8:counterdp:u0\/clock            datapathcell4       0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 33.17 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:sRX:RxShifter:u0\/f0_bus_stat_comb
Path End       : \ByteCounter:CounterUDB:sC8:counterdp:u0\/cs_addr_1
Capture Clock  : \ByteCounter:CounterUDB:sC8:counterdp:u0\/clock
Path slack     : 11523p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#2 vs. Clock_1:R#2)   41667
- Setup time                                     -6190
----------------------------------------------   ----- 
End-of-path required time (ps)                   35477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23953
-------------------------------------   ----- 
End-of-path arrival time (ps)           23953
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:sRX:RxShifter:u0\/busclk                datapathcell3       0      0  RISE       1

Data path
pin name                                                model name     delay     AT  slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\LabVIEW_UART:BUART:sRX:RxShifter:u0\/f0_bus_stat_comb  datapathcell3   3110   3110  11523  RISE       1
\LabVIEW_UART:BUART:rx_status_5\/main_0                 macrocell8      2924   6034  11523  RISE       1
\LabVIEW_UART:BUART:rx_status_5\/q                      macrocell8      3350   9384  11523  RISE       1
\LabVIEW_UART:BUART:sRX:RxSts\/status_5                 statusicell2    2308  11692  11523  RISE       1
\LabVIEW_UART:BUART:sRX:RxSts\/interrupt                statusicell2    2460  14152  11523  RISE       1
\ByteCounter:CounterUDB:count_enable\/main_0            macrocell12     3527  17679  11523  RISE       1
\ByteCounter:CounterUDB:count_enable\/q                 macrocell12     3350  21029  11523  RISE       1
\ByteCounter:CounterUDB:sC8:counterdp:u0\/cs_addr_1     datapathcell4   2924  23953  11523  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ByteCounter:CounterUDB:sC8:counterdp:u0\/clock            datapathcell4       0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for CyMASTER_CLK
******************************************
Clock: CyMASTER_CLK
Frequency: 24.08 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:reset_reg\/q
Path End       : \ByteCounter:CounterUDB:sC8:counterdp:u0\/cs_addr_1
Capture Clock  : \ByteCounter:CounterUDB:sC8:counterdp:u0\/clock
Path slack     : 135p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (period of common ancestor clock between LabVIEW_UART_IntClock Clock_1)   41667
- Setup time                                                                             -6190
--------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                           35477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       35341
-------------------------------------   ----- 
End-of-path arrival time (ps)           35341
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:reset_reg\/clock_0                     macrocell17         0      0  RISE       1

Data path
pin name                                                model name     delay     AT  slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\LabVIEW_UART:BUART:reset_reg\/q                        macrocell17     1250   1250    135  RISE       1
\LabVIEW_UART:BUART:sRX:RxShifter:u0\/reset             datapathcell3   5138   6388    135  RISE       1
\LabVIEW_UART:BUART:sRX:RxShifter:u0\/f0_bus_stat_comb  datapathcell3   8110  14498    135  RISE       1
\LabVIEW_UART:BUART:rx_status_5\/main_0                 macrocell8      2924  17422    135  RISE       1
\LabVIEW_UART:BUART:rx_status_5\/q                      macrocell8      3350  20772    135  RISE       1
\LabVIEW_UART:BUART:sRX:RxSts\/status_5                 statusicell2    2308  23081    135  RISE       1
\LabVIEW_UART:BUART:sRX:RxSts\/interrupt                statusicell2    2460  25541    135  RISE       1
\ByteCounter:CounterUDB:count_enable\/main_0            macrocell12     3527  29067    135  RISE       1
\ByteCounter:CounterUDB:count_enable\/q                 macrocell12     3350  32417    135  RISE       1
\ByteCounter:CounterUDB:sC8:counterdp:u0\/cs_addr_1     datapathcell4   2924  35341    135  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ByteCounter:CounterUDB:sC8:counterdp:u0\/clock            datapathcell4       0      0  RISE       1


===================================================================== 
4.4::Critical Path Report for LED_PWM_Clock
*******************************************
Clock: LED_PWM_Clock
Frequency: 90.27 MHz | Target: 12.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LEDPWM:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \LEDPWM:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \LEDPWM:PWMUDB:genblk8:stsreg\/clock
Path slack     : 72255p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LED_PWM_Clock:R#1 vs. LED_PWM_Clock:R#2)   83333
- Setup time                                                -500
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10578
-------------------------------------   ----- 
End-of-path arrival time (ps)           10578
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LEDPWM:PWMUDB:sP8:pwmdp:u0\/clock                         datapathcell5       0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
\LEDPWM:PWMUDB:sP8:pwmdp:u0\/z0_comb     datapathcell5   2290   2290  72255  RISE       1
\LEDPWM:PWMUDB:status_2\/main_1          macrocell13     2680   4970  72255  RISE       1
\LEDPWM:PWMUDB:status_2\/q               macrocell13     3350   8320  72255  RISE       1
\LEDPWM:PWMUDB:genblk8:stsreg\/status_2  statusicell4    2258  10578  72255  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LEDPWM:PWMUDB:genblk8:stsreg\/clock                       statusicell4        0      0  RISE       1


===================================================================== 
4.5::Critical Path Report for LabVIEW_UART_IntClock
***************************************************
Clock: LabVIEW_UART_IntClock
Frequency: 24.08 MHz | Target: 0.92 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:reset_reg\/q
Path End       : \ByteCounter:CounterUDB:sC8:counterdp:u0\/cs_addr_1
Capture Clock  : \ByteCounter:CounterUDB:sC8:counterdp:u0\/clock
Path slack     : 135p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (period of common ancestor clock between LabVIEW_UART_IntClock Clock_1)   41667
- Setup time                                                                             -6190
--------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                           35477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       35341
-------------------------------------   ----- 
End-of-path arrival time (ps)           35341
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:reset_reg\/clock_0                     macrocell17         0      0  RISE       1

Data path
pin name                                                model name     delay     AT  slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\LabVIEW_UART:BUART:reset_reg\/q                        macrocell17     1250   1250    135  RISE       1
\LabVIEW_UART:BUART:sRX:RxShifter:u0\/reset             datapathcell3   5138   6388    135  RISE       1
\LabVIEW_UART:BUART:sRX:RxShifter:u0\/f0_bus_stat_comb  datapathcell3   8110  14498    135  RISE       1
\LabVIEW_UART:BUART:rx_status_5\/main_0                 macrocell8      2924  17422    135  RISE       1
\LabVIEW_UART:BUART:rx_status_5\/q                      macrocell8      3350  20772    135  RISE       1
\LabVIEW_UART:BUART:sRX:RxSts\/status_5                 statusicell2    2308  23081    135  RISE       1
\LabVIEW_UART:BUART:sRX:RxSts\/interrupt                statusicell2    2460  25541    135  RISE       1
\ByteCounter:CounterUDB:count_enable\/main_0            macrocell12     3527  29067    135  RISE       1
\ByteCounter:CounterUDB:count_enable\/q                 macrocell12     3350  32417    135  RISE       1
\ByteCounter:CounterUDB:sC8:counterdp:u0\/cs_addr_1     datapathcell4   2924  35341    135  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ByteCounter:CounterUDB:sC8:counterdp:u0\/clock            datapathcell4       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
***********************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SpeakerPWM:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \SpeakerPWM:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \SpeakerPWM:PWMUDB:genblk8:stsreg\/clock
Path slack     : 30389p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10777
-------------------------------------   ----- 
End-of-path arrival time (ps)           10777
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SpeakerPWM:PWMUDB:sP8:pwmdp:u0\/clock                      datapathcell6       0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
\SpeakerPWM:PWMUDB:sP8:pwmdp:u0\/z0_comb     datapathcell6   2290   2290  30389  RISE       1
\SpeakerPWM:PWMUDB:status_2\/main_1          macrocell14     2817   5107  30389  RISE       1
\SpeakerPWM:PWMUDB:status_2\/q               macrocell14     3350   8457  30389  RISE       1
\SpeakerPWM:PWMUDB:genblk8:stsreg\/status_2  statusicell5    2320  10777  30389  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SpeakerPWM:PWMUDB:genblk8:stsreg\/clock                    statusicell5        0      0  RISE       1


5.2::Critical Path Report for (CyBUS_CLK:R vs. Clock_1:R)
*********************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:sRX:RxShifter:u0\/f0_bus_stat_comb
Path End       : \ByteCounter:CounterUDB:sC8:counterdp:u0\/cs_addr_1
Capture Clock  : \ByteCounter:CounterUDB:sC8:counterdp:u0\/clock
Path slack     : 11523p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#2 vs. Clock_1:R#2)   41667
- Setup time                                     -6190
----------------------------------------------   ----- 
End-of-path required time (ps)                   35477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23953
-------------------------------------   ----- 
End-of-path arrival time (ps)           23953
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:sRX:RxShifter:u0\/busclk                datapathcell3       0      0  RISE       1

Data path
pin name                                                model name     delay     AT  slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\LabVIEW_UART:BUART:sRX:RxShifter:u0\/f0_bus_stat_comb  datapathcell3   3110   3110  11523  RISE       1
\LabVIEW_UART:BUART:rx_status_5\/main_0                 macrocell8      2924   6034  11523  RISE       1
\LabVIEW_UART:BUART:rx_status_5\/q                      macrocell8      3350   9384  11523  RISE       1
\LabVIEW_UART:BUART:sRX:RxSts\/status_5                 statusicell2    2308  11692  11523  RISE       1
\LabVIEW_UART:BUART:sRX:RxSts\/interrupt                statusicell2    2460  14152  11523  RISE       1
\ByteCounter:CounterUDB:count_enable\/main_0            macrocell12     3527  17679  11523  RISE       1
\ByteCounter:CounterUDB:count_enable\/q                 macrocell12     3350  21029  11523  RISE       1
\ByteCounter:CounterUDB:sC8:counterdp:u0\/cs_addr_1     datapathcell4   2924  23953  11523  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ByteCounter:CounterUDB:sC8:counterdp:u0\/clock            datapathcell4       0      0  RISE       1


5.3::Critical Path Report for (CyBUS_CLK:R vs. LabVIEW_UART_IntClock:R)
***********************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \LabVIEW_UART:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \LabVIEW_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 22722p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (CyBUS_CLK:R#26 vs. LabVIEW_UART_IntClock:R#2)   41667
- Setup time                                                    -3470
-------------------------------------------------------------   ----- 
End-of-path required time (ps)                                  38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15475
-------------------------------------   ----- 
End-of-path arrival time (ps)           15475
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell2             0      0  RISE       1

Data path
pin name                                        model name     delay     AT  slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                                      iocell2         2009   2009  22722  RISE       1
\LabVIEW_UART:BUART:rx_postpoll\/main_1         macrocell6      7803   9812  22722  RISE       1
\LabVIEW_UART:BUART:rx_postpoll\/q              macrocell6      3350  13162  22722  RISE       1
\LabVIEW_UART:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2313  15475  22722  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:sRX:RxShifter:u0\/clock                datapathcell3       0      0  RISE       1


5.4::Critical Path Report for (LED_PWM_Clock:R vs. LED_PWM_Clock:R)
*******************************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LEDPWM:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \LEDPWM:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \LEDPWM:PWMUDB:genblk8:stsreg\/clock
Path slack     : 72255p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LED_PWM_Clock:R#1 vs. LED_PWM_Clock:R#2)   83333
- Setup time                                                -500
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10578
-------------------------------------   ----- 
End-of-path arrival time (ps)           10578
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LEDPWM:PWMUDB:sP8:pwmdp:u0\/clock                         datapathcell5       0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
\LEDPWM:PWMUDB:sP8:pwmdp:u0\/z0_comb     datapathcell5   2290   2290  72255  RISE       1
\LEDPWM:PWMUDB:status_2\/main_1          macrocell13     2680   4970  72255  RISE       1
\LEDPWM:PWMUDB:status_2\/q               macrocell13     3350   8320  72255  RISE       1
\LEDPWM:PWMUDB:genblk8:stsreg\/status_2  statusicell4    2258  10578  72255  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LEDPWM:PWMUDB:genblk8:stsreg\/clock                       statusicell4        0      0  RISE       1


5.5::Critical Path Report for (Clock_1:R vs. Clock_1:R)
*******************************************************

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ByteCounter:CounterUDB:sCTRLReg:ctrlreg\/control_7
Path End       : \ByteCounter:CounterUDB:sC8:counterdp:u0\/cs_addr_1
Capture Clock  : \ByteCounter:CounterUDB:sC8:counterdp:u0\/clock
Path slack     : 66730p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -6190
--------------------------------------------   ----- 
End-of-path required time (ps)                 77143

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10413
-------------------------------------   ----- 
End-of-path arrival time (ps)           10413
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ByteCounter:CounterUDB:sCTRLReg:ctrlreg\/clock            controlcell2        0      0  RISE       1

Data path
pin name                                             model name     delay     AT  slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -----  ----  ------
\ByteCounter:CounterUDB:sCTRLReg:ctrlreg\/control_7  controlcell2    1210   1210  66730  RISE       1
\ByteCounter:CounterUDB:count_enable\/main_1         macrocell12     2929   4139  66730  RISE       1
\ByteCounter:CounterUDB:count_enable\/q              macrocell12     3350   7489  66730  RISE       1
\ByteCounter:CounterUDB:sC8:counterdp:u0\/cs_addr_1  datapathcell4   2924  10413  66730  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ByteCounter:CounterUDB:sC8:counterdp:u0\/clock            datapathcell4       0      0  RISE       1


5.6::Critical Path Report for (LabVIEW_UART_IntClock:R vs. Clock_1:R)
*********************************************************************

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:reset_reg\/q
Path End       : \ByteCounter:CounterUDB:sC8:counterdp:u0\/cs_addr_1
Capture Clock  : \ByteCounter:CounterUDB:sC8:counterdp:u0\/clock
Path slack     : 135p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (period of common ancestor clock between LabVIEW_UART_IntClock Clock_1)   41667
- Setup time                                                                             -6190
--------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                           35477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       35341
-------------------------------------   ----- 
End-of-path arrival time (ps)           35341
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:reset_reg\/clock_0                     macrocell17         0      0  RISE       1

Data path
pin name                                                model name     delay     AT  slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\LabVIEW_UART:BUART:reset_reg\/q                        macrocell17     1250   1250    135  RISE       1
\LabVIEW_UART:BUART:sRX:RxShifter:u0\/reset             datapathcell3   5138   6388    135  RISE       1
\LabVIEW_UART:BUART:sRX:RxShifter:u0\/f0_bus_stat_comb  datapathcell3   8110  14498    135  RISE       1
\LabVIEW_UART:BUART:rx_status_5\/main_0                 macrocell8      2924  17422    135  RISE       1
\LabVIEW_UART:BUART:rx_status_5\/q                      macrocell8      3350  20772    135  RISE       1
\LabVIEW_UART:BUART:sRX:RxSts\/status_5                 statusicell2    2308  23081    135  RISE       1
\LabVIEW_UART:BUART:sRX:RxSts\/interrupt                statusicell2    2460  25541    135  RISE       1
\ByteCounter:CounterUDB:count_enable\/main_0            macrocell12     3527  29067    135  RISE       1
\ByteCounter:CounterUDB:count_enable\/q                 macrocell12     3350  32417    135  RISE       1
\ByteCounter:CounterUDB:sC8:counterdp:u0\/cs_addr_1     datapathcell4   2924  35341    135  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ByteCounter:CounterUDB:sC8:counterdp:u0\/clock            datapathcell4       0      0  RISE       1


5.7::Critical Path Report for (LabVIEW_UART_IntClock:R vs. LabVIEW_UART_IntClock:R)
***********************************************************************************

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:reset_reg\/q
Path End       : \LabVIEW_UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \LabVIEW_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1054663p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -6190
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1077143

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22480
-------------------------------------   ----- 
End-of-path arrival time (ps)           22480
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:reset_reg\/clock_0                     macrocell17         0      0  RISE       1

Data path
pin name                                               model name     delay     AT    slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:reset_reg\/q                       macrocell17     1250   1250  1054663  RISE       1
\LabVIEW_UART:BUART:sTX:sCLOCK:TxBitClkGen\/reset      datapathcell2   7619   8869  1054663  RISE       1
\LabVIEW_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg    datapathcell2   5190  14059  1054663  RISE       1
\LabVIEW_UART:BUART:counter_load_not\/main_2           macrocell2      2769  16828  1054663  RISE       1
\LabVIEW_UART:BUART:counter_load_not\/q                macrocell2      3350  20178  1054663  RISE       1
\LabVIEW_UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2302  22480  1054663  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock          datapathcell2       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:reset_reg\/q
Path End       : \ByteCounter:CounterUDB:sC8:counterdp:u0\/cs_addr_1
Capture Clock  : \ByteCounter:CounterUDB:sC8:counterdp:u0\/clock
Path slack     : 135p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (period of common ancestor clock between LabVIEW_UART_IntClock Clock_1)   41667
- Setup time                                                                             -6190
--------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                           35477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       35341
-------------------------------------   ----- 
End-of-path arrival time (ps)           35341
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:reset_reg\/clock_0                     macrocell17         0      0  RISE       1

Data path
pin name                                                model name     delay     AT  slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\LabVIEW_UART:BUART:reset_reg\/q                        macrocell17     1250   1250    135  RISE       1
\LabVIEW_UART:BUART:sRX:RxShifter:u0\/reset             datapathcell3   5138   6388    135  RISE       1
\LabVIEW_UART:BUART:sRX:RxShifter:u0\/f0_bus_stat_comb  datapathcell3   8110  14498    135  RISE       1
\LabVIEW_UART:BUART:rx_status_5\/main_0                 macrocell8      2924  17422    135  RISE       1
\LabVIEW_UART:BUART:rx_status_5\/q                      macrocell8      3350  20772    135  RISE       1
\LabVIEW_UART:BUART:sRX:RxSts\/status_5                 statusicell2    2308  23081    135  RISE       1
\LabVIEW_UART:BUART:sRX:RxSts\/interrupt                statusicell2    2460  25541    135  RISE       1
\ByteCounter:CounterUDB:count_enable\/main_0            macrocell12     3527  29067    135  RISE       1
\ByteCounter:CounterUDB:count_enable\/q                 macrocell12     3350  32417    135  RISE       1
\ByteCounter:CounterUDB:sC8:counterdp:u0\/cs_addr_1     datapathcell4   2924  35341    135  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ByteCounter:CounterUDB:sC8:counterdp:u0\/clock            datapathcell4       0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:reset_reg\/q
Path End       : \ByteCounter:CounterUDB:count_stored_i\/main_0
Capture Clock  : \ByteCounter:CounterUDB:count_stored_i\/clock_0
Path slack     : 9089p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (period of common ancestor clock between LabVIEW_UART_IntClock Clock_1)   41667
- Setup time                                                                             -3510
--------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                           38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29067
-------------------------------------   ----- 
End-of-path arrival time (ps)           29067
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:reset_reg\/clock_0                     macrocell17         0      0  RISE       1

Data path
pin name                                                model name     delay     AT  slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\LabVIEW_UART:BUART:reset_reg\/q                        macrocell17     1250   1250    135  RISE       1
\LabVIEW_UART:BUART:sRX:RxShifter:u0\/reset             datapathcell3   5138   6388    135  RISE       1
\LabVIEW_UART:BUART:sRX:RxShifter:u0\/f0_bus_stat_comb  datapathcell3   8110  14498    135  RISE       1
\LabVIEW_UART:BUART:rx_status_5\/main_0                 macrocell8      2924  17422    135  RISE       1
\LabVIEW_UART:BUART:rx_status_5\/q                      macrocell8      3350  20772    135  RISE       1
\LabVIEW_UART:BUART:sRX:RxSts\/status_5                 statusicell2    2308  23081    135  RISE       1
\LabVIEW_UART:BUART:sRX:RxSts\/interrupt                statusicell2    2460  25541    135  RISE       1
\ByteCounter:CounterUDB:count_stored_i\/main_0          macrocell38     3527  29067   9089  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ByteCounter:CounterUDB:count_stored_i\/clock_0            macrocell38         0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \LabVIEW_UART:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \LabVIEW_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 22722p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (CyBUS_CLK:R#26 vs. LabVIEW_UART_IntClock:R#2)   41667
- Setup time                                                    -3470
-------------------------------------------------------------   ----- 
End-of-path required time (ps)                                  38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15475
-------------------------------------   ----- 
End-of-path arrival time (ps)           15475
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell2             0      0  RISE       1

Data path
pin name                                        model name     delay     AT  slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                                      iocell2         2009   2009  22722  RISE       1
\LabVIEW_UART:BUART:rx_postpoll\/main_1         macrocell6      7803   9812  22722  RISE       1
\LabVIEW_UART:BUART:rx_postpoll\/q              macrocell6      3350  13162  22722  RISE       1
\LabVIEW_UART:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2313  15475  22722  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:sRX:RxShifter:u0\/clock                datapathcell3       0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ByteCountReset:Sync:ctrl_reg\/control_0
Path End       : \ByteCounter:CounterUDB:sC8:counterdp:u0\/cs_addr_0
Capture Clock  : \ByteCounter:CounterUDB:sC8:counterdp:u0\/clock
Path slack     : 24947p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#2 vs. Clock_1:R#2)   41667
- Setup time                                     -6190
----------------------------------------------   ----- 
End-of-path required time (ps)                   35477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10530
-------------------------------------   ----- 
End-of-path arrival time (ps)           10530
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ByteCountReset:Sync:ctrl_reg\/busclk                       controlcell3        0      0  RISE       1

Data path
pin name                                             model name     delay     AT  slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -----  ----  ------
\ByteCountReset:Sync:ctrl_reg\/control_0             controlcell3    2050   2050  24947  RISE       1
\ByteCounter:CounterUDB:reload\/main_0               macrocell9      2813   4863  24947  RISE       1
\ByteCounter:CounterUDB:reload\/q                    macrocell9      3350   8213  24947  RISE       1
\ByteCounter:CounterUDB:sC8:counterdp:u0\/cs_addr_0  datapathcell4   2317  10530  24947  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ByteCounter:CounterUDB:sC8:counterdp:u0\/clock            datapathcell4       0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \LabVIEW_UART:BUART:rx_state_0\/main_10
Capture Clock  : \LabVIEW_UART:BUART:rx_state_0\/clock_0
Path slack     : 28496p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (CyBUS_CLK:R#26 vs. LabVIEW_UART_IntClock:R#2)   41667
- Setup time                                                    -3510
-------------------------------------------------------------   ----- 
End-of-path required time (ps)                                  38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9661
-------------------------------------   ---- 
End-of-path arrival time (ps)           9661
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell2             0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                               iocell2       2009   2009  22722  RISE       1
\LabVIEW_UART:BUART:rx_state_0\/main_10  macrocell25   7652   9661  28496  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_state_0\/clock_0                    macrocell25         0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \LabVIEW_UART:BUART:rx_last\/main_1
Capture Clock  : \LabVIEW_UART:BUART:rx_last\/clock_0
Path slack     : 28496p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (CyBUS_CLK:R#26 vs. LabVIEW_UART_IntClock:R#2)   41667
- Setup time                                                    -3510
-------------------------------------------------------------   ----- 
End-of-path required time (ps)                                  38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9661
-------------------------------------   ---- 
End-of-path arrival time (ps)           9661
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell2             0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                           iocell2       2009   2009  22722  RISE       1
\LabVIEW_UART:BUART:rx_last\/main_1  macrocell35   7652   9661  28496  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_last\/clock_0                       macrocell35         0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \LabVIEW_UART:BUART:pollcount_1\/main_4
Capture Clock  : \LabVIEW_UART:BUART:pollcount_1\/clock_0
Path slack     : 29040p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (CyBUS_CLK:R#26 vs. LabVIEW_UART_IntClock:R#2)   41667
- Setup time                                                    -3510
-------------------------------------------------------------   ----- 
End-of-path required time (ps)                                  38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9117
-------------------------------------   ---- 
End-of-path arrival time (ps)           9117
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell2             0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                               iocell2       2009   2009  22722  RISE       1
\LabVIEW_UART:BUART:pollcount_1\/main_4  macrocell31   7108   9117  29040  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:pollcount_1\/clock_0                   macrocell31         0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \LabVIEW_UART:BUART:pollcount_0\/main_3
Capture Clock  : \LabVIEW_UART:BUART:pollcount_0\/clock_0
Path slack     : 29040p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (CyBUS_CLK:R#26 vs. LabVIEW_UART_IntClock:R#2)   41667
- Setup time                                                    -3510
-------------------------------------------------------------   ----- 
End-of-path required time (ps)                                  38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9117
-------------------------------------   ---- 
End-of-path arrival time (ps)           9117
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell2             0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                               iocell2       2009   2009  22722  RISE       1
\LabVIEW_UART:BUART:pollcount_0\/main_3  macrocell32   7108   9117  29040  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:pollcount_0\/clock_0                   macrocell32         0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \LabVIEW_UART:BUART:rx_status_3\/main_7
Capture Clock  : \LabVIEW_UART:BUART:rx_status_3\/clock_0
Path slack     : 29040p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (CyBUS_CLK:R#26 vs. LabVIEW_UART_IntClock:R#2)   41667
- Setup time                                                    -3510
-------------------------------------------------------------   ----- 
End-of-path required time (ps)                                  38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9117
-------------------------------------   ---- 
End-of-path arrival time (ps)           9117
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell2             0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                               iocell2       2009   2009  22722  RISE       1
\LabVIEW_UART:BUART:rx_status_3\/main_7  macrocell33   7108   9117  29040  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_status_3\/clock_0                   macrocell33         0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \LabVIEW_UART:BUART:rx_state_2\/main_9
Capture Clock  : \LabVIEW_UART:BUART:rx_state_2\/clock_0
Path slack     : 29789p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (CyBUS_CLK:R#26 vs. LabVIEW_UART_IntClock:R#2)   41667
- Setup time                                                    -3510
-------------------------------------------------------------   ----- 
End-of-path required time (ps)                                  38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8368
-------------------------------------   ---- 
End-of-path arrival time (ps)           8368
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell2             0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                              iocell2       2009   2009  22722  RISE       1
\LabVIEW_UART:BUART:rx_state_2\/main_9  macrocell28   6359   8368  29789  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_state_2\/clock_0                    macrocell28         0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SpeakerPWM:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \SpeakerPWM:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \SpeakerPWM:PWMUDB:genblk8:stsreg\/clock
Path slack     : 30389p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10777
-------------------------------------   ----- 
End-of-path arrival time (ps)           10777
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SpeakerPWM:PWMUDB:sP8:pwmdp:u0\/clock                      datapathcell6       0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
\SpeakerPWM:PWMUDB:sP8:pwmdp:u0\/z0_comb     datapathcell6   2290   2290  30389  RISE       1
\SpeakerPWM:PWMUDB:status_2\/main_1          macrocell14     2817   5107  30389  RISE       1
\SpeakerPWM:PWMUDB:status_2\/q               macrocell14     3350   8457  30389  RISE       1
\SpeakerPWM:PWMUDB:genblk8:stsreg\/status_2  statusicell5    2320  10777  30389  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SpeakerPWM:PWMUDB:genblk8:stsreg\/clock                    statusicell5        0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SpeakerPWM:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \SpeakerPWM:PWMUDB:sP8:pwmdp:u0\/cs_addr_2
Capture Clock  : \SpeakerPWM:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 30527p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5080
-------------------------------------   ---- 
End-of-path arrival time (ps)           5080
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SpeakerPWM:PWMUDB:sP8:pwmdp:u0\/clock                      datapathcell6       0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
\SpeakerPWM:PWMUDB:sP8:pwmdp:u0\/z0_comb    datapathcell6   2290   2290  30389  RISE       1
\SpeakerPWM:PWMUDB:sP8:pwmdp:u0\/cs_addr_2  datapathcell6   2790   5080  30527  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SpeakerPWM:PWMUDB:sP8:pwmdp:u0\/clock                      datapathcell6       0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SpeakerPWM:PWMUDB:runmode_enable\/q
Path End       : \SpeakerPWM:PWMUDB:sP8:pwmdp:u0\/cs_addr_1
Capture Clock  : \SpeakerPWM:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 31544p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4062
-------------------------------------   ---- 
End-of-path arrival time (ps)           4062
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SpeakerPWM:PWMUDB:runmode_enable\/clock_0                  macrocell45         0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
\SpeakerPWM:PWMUDB:runmode_enable\/q        macrocell45     1250   1250  31451  RISE       1
\SpeakerPWM:PWMUDB:sP8:pwmdp:u0\/cs_addr_1  datapathcell6   2812   4062  31544  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SpeakerPWM:PWMUDB:sP8:pwmdp:u0\/clock                      datapathcell6       0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SpeakerPWM:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \SpeakerPWM:PWMUDB:prevCompare1\/main_0
Capture Clock  : \SpeakerPWM:PWMUDB:prevCompare1\/clock_0
Path slack     : 33333p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4823
-------------------------------------   ---- 
End-of-path arrival time (ps)           4823
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SpeakerPWM:PWMUDB:sP8:pwmdp:u0\/clock                      datapathcell6       0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\SpeakerPWM:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell6   2510   2510  33333  RISE       1
\SpeakerPWM:PWMUDB:prevCompare1\/main_0    macrocell46     2313   4823  33333  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SpeakerPWM:PWMUDB:prevCompare1\/clock_0                    macrocell46         0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SpeakerPWM:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \SpeakerPWM:PWMUDB:status_0\/main_1
Capture Clock  : \SpeakerPWM:PWMUDB:status_0\/clock_0
Path slack     : 33333p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4823
-------------------------------------   ---- 
End-of-path arrival time (ps)           4823
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SpeakerPWM:PWMUDB:sP8:pwmdp:u0\/clock                      datapathcell6       0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\SpeakerPWM:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell6   2510   2510  33333  RISE       1
\SpeakerPWM:PWMUDB:status_0\/main_1        macrocell48     2313   4823  33333  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SpeakerPWM:PWMUDB:status_0\/clock_0                        macrocell48         0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SpeakerPWM:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : Net_1166/main_1
Capture Clock  : Net_1166/clock_0
Path slack     : 33333p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4823
-------------------------------------   ---- 
End-of-path arrival time (ps)           4823
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SpeakerPWM:PWMUDB:sP8:pwmdp:u0\/clock                      datapathcell6       0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\SpeakerPWM:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell6   2510   2510  33333  RISE       1
Net_1166/main_1                            macrocell50     2313   4823  33333  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_1166/clock_0                                            macrocell50         0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UARTReset:Sync:ctrl_reg\/control_0
Path End       : \LabVIEW_UART:BUART:reset_reg\/main_0
Capture Clock  : \LabVIEW_UART:BUART:reset_reg\/clock_0
Path slack     : 33791p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (CyBUS_CLK:R#26 vs. LabVIEW_UART_IntClock:R#2)   41667
- Setup time                                                    -3510
-------------------------------------------------------------   ----- 
End-of-path required time (ps)                                  38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4366
-------------------------------------   ---- 
End-of-path arrival time (ps)           4366
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UARTReset:Sync:ctrl_reg\/busclk                            controlcell1        0      0  RISE       1

Data path
pin name                               model name    delay     AT  slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -----  ----  ------
\UARTReset:Sync:ctrl_reg\/control_0    controlcell1   2050   2050  33791  RISE       1
\LabVIEW_UART:BUART:reset_reg\/main_0  macrocell17    2316   4366  33791  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:reset_reg\/clock_0                     macrocell17         0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1165__SYNC/out
Path End       : \SpeakerPWM:PWMUDB:genblk1:ctrlreg\/clk_en
Capture Clock  : \SpeakerPWM:PWMUDB:genblk1:ctrlreg\/clock
Path slack     : 33902p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     39567

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5665
-------------------------------------   ---- 
End-of-path arrival time (ps)           5665
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_1165__SYNC/clock                                        synccell            0      0  RISE       1

Data path
pin name                                    model name    delay     AT  slack  edge  Fanout
------------------------------------------  ------------  -----  -----  -----  ----  ------
Net_1165__SYNC/out                          synccell       1020   1020  33902  RISE       1
\SpeakerPWM:PWMUDB:genblk1:ctrlreg\/clk_en  controlcell5   4645   5665  33902  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SpeakerPWM:PWMUDB:genblk1:ctrlreg\/clock                   controlcell5        0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1165__SYNC/out
Path End       : \SpeakerPWM:PWMUDB:genblk8:stsreg\/clk_en
Capture Clock  : \SpeakerPWM:PWMUDB:genblk8:stsreg\/clock
Path slack     : 33902p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     39567

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5665
-------------------------------------   ---- 
End-of-path arrival time (ps)           5665
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_1165__SYNC/clock                                        synccell            0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
Net_1165__SYNC/out                         synccell       1020   1020  33902  RISE       1
\SpeakerPWM:PWMUDB:genblk8:stsreg\/clk_en  statusicell5   4645   5665  33902  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SpeakerPWM:PWMUDB:genblk8:stsreg\/clock                    statusicell5        0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1165__SYNC/out
Path End       : \SpeakerPWM:PWMUDB:runmode_enable\/clk_en
Capture Clock  : \SpeakerPWM:PWMUDB:runmode_enable\/clock_0
Path slack     : 33902p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     39567

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5665
-------------------------------------   ---- 
End-of-path arrival time (ps)           5665
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_1165__SYNC/clock                                        synccell            0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
Net_1165__SYNC/out                         synccell      1020   1020  33902  RISE       1
\SpeakerPWM:PWMUDB:runmode_enable\/clk_en  macrocell45   4645   5665  33902  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SpeakerPWM:PWMUDB:runmode_enable\/clock_0                  macrocell45         0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1165__SYNC/out
Path End       : \SpeakerPWM:PWMUDB:prevCompare2\/clk_en
Capture Clock  : \SpeakerPWM:PWMUDB:prevCompare2\/clock_0
Path slack     : 33902p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     39567

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5665
-------------------------------------   ---- 
End-of-path arrival time (ps)           5665
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_1165__SYNC/clock                                        synccell            0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
Net_1165__SYNC/out                       synccell      1020   1020  33902  RISE       1
\SpeakerPWM:PWMUDB:prevCompare2\/clk_en  macrocell47   4645   5665  33902  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SpeakerPWM:PWMUDB:prevCompare2\/clock_0                    macrocell47         0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1165__SYNC/out
Path End       : \SpeakerPWM:PWMUDB:status_1\/clk_en
Capture Clock  : \SpeakerPWM:PWMUDB:status_1\/clock_0
Path slack     : 33902p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     39567

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5665
-------------------------------------   ---- 
End-of-path arrival time (ps)           5665
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_1165__SYNC/clock                                        synccell            0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
Net_1165__SYNC/out                   synccell      1020   1020  33902  RISE       1
\SpeakerPWM:PWMUDB:status_1\/clk_en  macrocell49   4645   5665  33902  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SpeakerPWM:PWMUDB:status_1\/clock_0                        macrocell49         0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SpeakerPWM:PWMUDB:runmode_enable\/q
Path End       : Net_1166/main_0
Capture Clock  : Net_1166/clock_0
Path slack     : 34111p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4046
-------------------------------------   ---- 
End-of-path arrival time (ps)           4046
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SpeakerPWM:PWMUDB:runmode_enable\/clock_0                  macrocell45         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\SpeakerPWM:PWMUDB:runmode_enable\/q  macrocell45   1250   1250  31451  RISE       1
Net_1166/main_0                       macrocell50   2796   4046  34111  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_1166/clock_0                                            macrocell50         0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SpeakerPWM:PWMUDB:prevCompare2\/q
Path End       : \SpeakerPWM:PWMUDB:status_1\/main_0
Capture Clock  : \SpeakerPWM:PWMUDB:status_1\/clock_0
Path slack     : 34607p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3550
-------------------------------------   ---- 
End-of-path arrival time (ps)           3550
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SpeakerPWM:PWMUDB:prevCompare2\/clock_0                    macrocell47         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\SpeakerPWM:PWMUDB:prevCompare2\/q   macrocell47   1250   1250  34607  RISE       1
\SpeakerPWM:PWMUDB:status_1\/main_0  macrocell49   2300   3550  34607  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SpeakerPWM:PWMUDB:status_1\/clock_0                        macrocell49         0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SpeakerPWM:PWMUDB:prevCompare1\/q
Path End       : \SpeakerPWM:PWMUDB:status_0\/main_0
Capture Clock  : \SpeakerPWM:PWMUDB:status_0\/clock_0
Path slack     : 34618p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3539
-------------------------------------   ---- 
End-of-path arrival time (ps)           3539
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SpeakerPWM:PWMUDB:prevCompare1\/clock_0                    macrocell46         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\SpeakerPWM:PWMUDB:prevCompare1\/q   macrocell46   1250   1250  34618  RISE       1
\SpeakerPWM:PWMUDB:status_0\/main_0  macrocell48   2289   3539  34618  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SpeakerPWM:PWMUDB:status_0\/clock_0                        macrocell48         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SpeakerPWM:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \SpeakerPWM:PWMUDB:runmode_enable\/main_0
Capture Clock  : \SpeakerPWM:PWMUDB:runmode_enable\/clock_0
Path slack     : 34630p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3527
-------------------------------------   ---- 
End-of-path arrival time (ps)           3527
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SpeakerPWM:PWMUDB:genblk1:ctrlreg\/clock                   controlcell5        0      0  RISE       1

Data path
pin name                                       model name    delay     AT  slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  -----  ----  ------
\SpeakerPWM:PWMUDB:genblk1:ctrlreg\/control_7  controlcell5   1210   1210  34630  RISE       1
\SpeakerPWM:PWMUDB:runmode_enable\/main_0      macrocell45    2317   3527  34630  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SpeakerPWM:PWMUDB:runmode_enable\/clock_0                  macrocell45         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1165__SYNC/out
Path End       : \SpeakerPWM:PWMUDB:sP8:pwmdp:u0\/clk_en
Capture Clock  : \SpeakerPWM:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 35305p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     39567

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4262
-------------------------------------   ---- 
End-of-path arrival time (ps)           4262
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_1165__SYNC/clock                                        synccell            0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
Net_1165__SYNC/out                       synccell        1020   1020  33902  RISE       1
\SpeakerPWM:PWMUDB:sP8:pwmdp:u0\/clk_en  datapathcell6   3242   4262  35305  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SpeakerPWM:PWMUDB:sP8:pwmdp:u0\/clock                      datapathcell6       0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1165__SYNC/out
Path End       : \SpeakerPWM:PWMUDB:prevCompare1\/clk_en
Capture Clock  : \SpeakerPWM:PWMUDB:prevCompare1\/clock_0
Path slack     : 35305p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     39567

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4262
-------------------------------------   ---- 
End-of-path arrival time (ps)           4262
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_1165__SYNC/clock                                        synccell            0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
Net_1165__SYNC/out                       synccell      1020   1020  33902  RISE       1
\SpeakerPWM:PWMUDB:prevCompare1\/clk_en  macrocell46   3242   4262  35305  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SpeakerPWM:PWMUDB:prevCompare1\/clock_0                    macrocell46         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1165__SYNC/out
Path End       : \SpeakerPWM:PWMUDB:status_0\/clk_en
Capture Clock  : \SpeakerPWM:PWMUDB:status_0\/clock_0
Path slack     : 35305p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     39567

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4262
-------------------------------------   ---- 
End-of-path arrival time (ps)           4262
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_1165__SYNC/clock                                        synccell            0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
Net_1165__SYNC/out                   synccell      1020   1020  33902  RISE       1
\SpeakerPWM:PWMUDB:status_0\/clk_en  macrocell48   3242   4262  35305  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SpeakerPWM:PWMUDB:status_0\/clock_0                        macrocell48         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1165__SYNC/out
Path End       : Net_1166/clk_en
Capture Clock  : Net_1166/clock_0
Path slack     : 35305p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     39567

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4262
-------------------------------------   ---- 
End-of-path arrival time (ps)           4262
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_1165__SYNC/clock                                        synccell            0      0  RISE       1

Data path
pin name            model name   delay     AT  slack  edge  Fanout
------------------  -----------  -----  -----  -----  ----  ------
Net_1165__SYNC/out  synccell      1020   1020  33902  RISE       1
Net_1166/clk_en     macrocell50   3242   4262  35305  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_1166/clock_0                                            macrocell50         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ByteCountReset:Sync:ctrl_reg\/control_0
Path End       : \ByteCounter:CounterUDB:sSTSReg:stsreg\/reset
Capture Clock  : \ByteCounter:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 36830p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#2 vs. Clock_1:R#2)   41667
- Recovery time                                      0
----------------------------------------------   ----- 
End-of-path required time (ps)                   41667

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4837
-------------------------------------   ---- 
End-of-path arrival time (ps)           4837
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ByteCountReset:Sync:ctrl_reg\/busclk                       controlcell3        0      0  RISE       1

Data path
pin name                                       model name    delay     AT  slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  -----  ----  ------
\ByteCountReset:Sync:ctrl_reg\/control_0       controlcell3   2050   2050  24947  RISE       1
\ByteCounter:CounterUDB:sSTSReg:stsreg\/reset  statusicell3   2787   4837  36830  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ByteCounter:CounterUDB:sSTSReg:stsreg\/clock              statusicell3        0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SpeakerPWM:PWMUDB:status_0\/q
Path End       : \SpeakerPWM:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \SpeakerPWM:PWMUDB:genblk8:stsreg\/clock
Path slack     : 37601p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     41167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3566
-------------------------------------   ---- 
End-of-path arrival time (ps)           3566
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SpeakerPWM:PWMUDB:status_0\/clock_0                        macrocell48         0      0  RISE       1

Data path
pin name                                     model name    delay     AT  slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  -----  ----  ------
\SpeakerPWM:PWMUDB:status_0\/q               macrocell48    1250   1250  37601  RISE       1
\SpeakerPWM:PWMUDB:genblk8:stsreg\/status_0  statusicell5   2316   3566  37601  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SpeakerPWM:PWMUDB:genblk8:stsreg\/clock                    statusicell5        0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SpeakerPWM:PWMUDB:status_1\/q
Path End       : \SpeakerPWM:PWMUDB:genblk8:stsreg\/status_1
Capture Clock  : \SpeakerPWM:PWMUDB:genblk8:stsreg\/clock
Path slack     : 37618p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     41167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3549
-------------------------------------   ---- 
End-of-path arrival time (ps)           3549
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SpeakerPWM:PWMUDB:status_1\/clock_0                        macrocell49         0      0  RISE       1

Data path
pin name                                     model name    delay     AT  slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  -----  ----  ------
\SpeakerPWM:PWMUDB:status_1\/q               macrocell49    1250   1250  37618  RISE       1
\SpeakerPWM:PWMUDB:genblk8:stsreg\/status_1  statusicell5   2299   3549  37618  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SpeakerPWM:PWMUDB:genblk8:stsreg\/clock                    statusicell5        0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LEDPWM:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \LEDPWM:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \LEDPWM:PWMUDB:genblk8:stsreg\/clock
Path slack     : 72255p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LED_PWM_Clock:R#1 vs. LED_PWM_Clock:R#2)   83333
- Setup time                                                -500
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10578
-------------------------------------   ----- 
End-of-path arrival time (ps)           10578
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LEDPWM:PWMUDB:sP8:pwmdp:u0\/clock                         datapathcell5       0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
\LEDPWM:PWMUDB:sP8:pwmdp:u0\/z0_comb     datapathcell5   2290   2290  72255  RISE       1
\LEDPWM:PWMUDB:status_2\/main_1          macrocell13     2680   4970  72255  RISE       1
\LEDPWM:PWMUDB:status_2\/q               macrocell13     3350   8320  72255  RISE       1
\LEDPWM:PWMUDB:genblk8:stsreg\/status_2  statusicell4    2258  10578  72255  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LEDPWM:PWMUDB:genblk8:stsreg\/clock                       statusicell4        0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LEDPWM:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \LEDPWM:PWMUDB:sP8:pwmdp:u0\/cs_addr_2
Capture Clock  : \LEDPWM:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 72297p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LED_PWM_Clock:R#1 vs. LED_PWM_Clock:R#2)   83333
- Setup time                                               -6060
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4976
-------------------------------------   ---- 
End-of-path arrival time (ps)           4976
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LEDPWM:PWMUDB:sP8:pwmdp:u0\/clock                         datapathcell5       0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
\LEDPWM:PWMUDB:sP8:pwmdp:u0\/z0_comb    datapathcell5   2290   2290  72255  RISE       1
\LEDPWM:PWMUDB:sP8:pwmdp:u0\/cs_addr_2  datapathcell5   2686   4976  72297  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LEDPWM:PWMUDB:sP8:pwmdp:u0\/clock                         datapathcell5       0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ByteCounter:CounterUDB:sC8:counterdp:u0\/ce1_comb
Path End       : \ByteCounter:CounterUDB:sSTSReg:stsreg\/status_0
Capture Clock  : \ByteCounter:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 72441p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10392
-------------------------------------   ----- 
End-of-path arrival time (ps)           10392
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ByteCounter:CounterUDB:sC8:counterdp:u0\/clock            datapathcell4       0      0  RISE       1

Data path
pin name                                            model name     delay     AT  slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -----  ----  ------
\ByteCounter:CounterUDB:sC8:counterdp:u0\/ce1_comb  datapathcell4   2430   2430  72441  RISE       1
\ByteCounter:CounterUDB:status_0\/main_0            macrocell10     2288   4718  72441  RISE       1
\ByteCounter:CounterUDB:status_0\/q                 macrocell10     3350   8068  72441  RISE       1
\ByteCounter:CounterUDB:sSTSReg:stsreg\/status_0    statusicell3    2324  10392  72441  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ByteCounter:CounterUDB:sSTSReg:stsreg\/clock              statusicell3        0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ByteCounter:CounterUDB:sC8:counterdp:u0\/ce0_comb
Path End       : \ByteCounter:CounterUDB:sSTSReg:stsreg\/status_2
Capture Clock  : \ByteCounter:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 72550p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10284
-------------------------------------   ----- 
End-of-path arrival time (ps)           10284
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ByteCounter:CounterUDB:sC8:counterdp:u0\/clock            datapathcell4       0      0  RISE       1

Data path
pin name                                            model name     delay     AT  slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -----  ----  ------
\ByteCounter:CounterUDB:sC8:counterdp:u0\/ce0_comb  datapathcell4   2300   2300  72550  RISE       1
\ByteCounter:CounterUDB:status_2\/main_0            macrocell11     2319   4619  72550  RISE       1
\ByteCounter:CounterUDB:status_2\/q                 macrocell11     3350   7969  72550  RISE       1
\ByteCounter:CounterUDB:sSTSReg:stsreg\/status_2    statusicell3    2315  10284  72550  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ByteCounter:CounterUDB:sSTSReg:stsreg\/clock              statusicell3        0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LEDPWM:PWMUDB:runmode_enable\/q
Path End       : \LEDPWM:PWMUDB:sP8:pwmdp:u0\/cs_addr_1
Capture Clock  : \LEDPWM:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 73347p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LED_PWM_Clock:R#1 vs. LED_PWM_Clock:R#2)   83333
- Setup time                                               -6060
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3926
-------------------------------------   ---- 
End-of-path arrival time (ps)           3926
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LEDPWM:PWMUDB:runmode_enable\/clock_0                     macrocell39         0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
\LEDPWM:PWMUDB:runmode_enable\/q        macrocell39     1250   1250  73273  RISE       1
\LEDPWM:PWMUDB:sP8:pwmdp:u0\/cs_addr_1  datapathcell5   2676   3926  73347  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LEDPWM:PWMUDB:sP8:pwmdp:u0\/clock                         datapathcell5       0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LEDPWM:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \LEDPWM:PWMUDB:prevCompare1\/main_0
Capture Clock  : \LEDPWM:PWMUDB:prevCompare1\/clock_0
Path slack     : 74193p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LED_PWM_Clock:R#1 vs. LED_PWM_Clock:R#2)   83333
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5630
-------------------------------------   ---- 
End-of-path arrival time (ps)           5630
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LEDPWM:PWMUDB:sP8:pwmdp:u0\/clock                         datapathcell5       0      0  RISE       1

Data path
pin name                               model name     delay     AT  slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -----  ----  ------
\LEDPWM:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell5   2510   2510  74193  RISE       1
\LEDPWM:PWMUDB:prevCompare1\/main_0    macrocell40     3120   5630  74193  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LEDPWM:PWMUDB:prevCompare1\/clock_0                       macrocell40         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LEDPWM:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \LEDPWM:PWMUDB:status_0\/main_1
Capture Clock  : \LEDPWM:PWMUDB:status_0\/clock_0
Path slack     : 74193p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LED_PWM_Clock:R#1 vs. LED_PWM_Clock:R#2)   83333
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5630
-------------------------------------   ---- 
End-of-path arrival time (ps)           5630
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LEDPWM:PWMUDB:sP8:pwmdp:u0\/clock                         datapathcell5       0      0  RISE       1

Data path
pin name                               model name     delay     AT  slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -----  ----  ------
\LEDPWM:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell5   2510   2510  74193  RISE       1
\LEDPWM:PWMUDB:status_0\/main_1        macrocell42     3120   5630  74193  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LEDPWM:PWMUDB:status_0\/clock_0                           macrocell42         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LEDPWM:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : Net_792/main_1
Capture Clock  : Net_792/clock_0
Path slack     : 75081p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LED_PWM_Clock:R#1 vs. LED_PWM_Clock:R#2)   83333
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4743
-------------------------------------   ---- 
End-of-path arrival time (ps)           4743
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LEDPWM:PWMUDB:sP8:pwmdp:u0\/clock                         datapathcell5       0      0  RISE       1

Data path
pin name                               model name     delay     AT  slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -----  ----  ------
\LEDPWM:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell5   2510   2510  74193  RISE       1
Net_792/main_1                         macrocell44     2233   4743  75081  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_792/clock_0                                            macrocell44         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ByteCounter:CounterUDB:sC8:counterdp:u0\/ce1_comb
Path End       : \ByteCounter:CounterUDB:prevCompare\/main_0
Capture Clock  : \ByteCounter:CounterUDB:prevCompare\/clock_0
Path slack     : 75106p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4718
-------------------------------------   ---- 
End-of-path arrival time (ps)           4718
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ByteCounter:CounterUDB:sC8:counterdp:u0\/clock            datapathcell4       0      0  RISE       1

Data path
pin name                                            model name     delay     AT  slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -----  ----  ------
\ByteCounter:CounterUDB:sC8:counterdp:u0\/ce1_comb  datapathcell4   2430   2430  72441  RISE       1
\ByteCounter:CounterUDB:prevCompare\/main_0         macrocell37     2288   4718  75106  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ByteCounter:CounterUDB:prevCompare\/clock_0               macrocell37         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ByteCounter:CounterUDB:sC8:counterdp:u0\/ce0_comb
Path End       : \ByteCounter:CounterUDB:overflow_reg_i\/main_0
Capture Clock  : \ByteCounter:CounterUDB:overflow_reg_i\/clock_0
Path slack     : 75205p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4619
-------------------------------------   ---- 
End-of-path arrival time (ps)           4619
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ByteCounter:CounterUDB:sC8:counterdp:u0\/clock            datapathcell4       0      0  RISE       1

Data path
pin name                                            model name     delay     AT  slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -----  ----  ------
\ByteCounter:CounterUDB:sC8:counterdp:u0\/ce0_comb  datapathcell4   2300   2300  72550  RISE       1
\ByteCounter:CounterUDB:overflow_reg_i\/main_0      macrocell36     2319   4619  75205  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ByteCounter:CounterUDB:overflow_reg_i\/clock_0            macrocell36         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LEDPWM:PWMUDB:runmode_enable\/q
Path End       : Net_792/main_0
Capture Clock  : Net_792/clock_0
Path slack     : 75871p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LED_PWM_Clock:R#1 vs. LED_PWM_Clock:R#2)   83333
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3953
-------------------------------------   ---- 
End-of-path arrival time (ps)           3953
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LEDPWM:PWMUDB:runmode_enable\/clock_0                     macrocell39         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\LEDPWM:PWMUDB:runmode_enable\/q  macrocell39   1250   1250  73273  RISE       1
Net_792/main_0                    macrocell44   2703   3953  75871  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_792/clock_0                                            macrocell44         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LEDPWM:PWMUDB:prevCompare1\/q
Path End       : \LEDPWM:PWMUDB:status_0\/main_0
Capture Clock  : \LEDPWM:PWMUDB:status_0\/clock_0
Path slack     : 76285p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LED_PWM_Clock:R#1 vs. LED_PWM_Clock:R#2)   83333
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3539
-------------------------------------   ---- 
End-of-path arrival time (ps)           3539
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LEDPWM:PWMUDB:prevCompare1\/clock_0                       macrocell40         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\LEDPWM:PWMUDB:prevCompare1\/q   macrocell40   1250   1250  76285  RISE       1
\LEDPWM:PWMUDB:status_0\/main_0  macrocell42   2289   3539  76285  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LEDPWM:PWMUDB:status_0\/clock_0                           macrocell42         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LEDPWM:PWMUDB:prevCompare2\/q
Path End       : \LEDPWM:PWMUDB:status_1\/main_0
Capture Clock  : \LEDPWM:PWMUDB:status_1\/clock_0
Path slack     : 76345p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LED_PWM_Clock:R#1 vs. LED_PWM_Clock:R#2)   83333
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3479
-------------------------------------   ---- 
End-of-path arrival time (ps)           3479
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LEDPWM:PWMUDB:prevCompare2\/clock_0                       macrocell41         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\LEDPWM:PWMUDB:prevCompare2\/q   macrocell41   1250   1250  76345  RISE       1
\LEDPWM:PWMUDB:status_1\/main_0  macrocell43   2229   3479  76345  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LEDPWM:PWMUDB:status_1\/clock_0                           macrocell43         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LEDPWM:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \LEDPWM:PWMUDB:runmode_enable\/main_0
Capture Clock  : \LEDPWM:PWMUDB:runmode_enable\/clock_0
Path slack     : 76351p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LED_PWM_Clock:R#1 vs. LED_PWM_Clock:R#2)   83333
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3472
-------------------------------------   ---- 
End-of-path arrival time (ps)           3472
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LEDPWM:PWMUDB:genblk1:ctrlreg\/clock                      controlcell4        0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\LEDPWM:PWMUDB:genblk1:ctrlreg\/control_7  controlcell4   1210   1210  76351  RISE       1
\LEDPWM:PWMUDB:runmode_enable\/main_0      macrocell39    2262   3472  76351  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LEDPWM:PWMUDB:runmode_enable\/clock_0                     macrocell39         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ByteCounter:CounterUDB:sC8:counterdp:u0\/z0_comb
Path End       : \ByteCounter:CounterUDB:sSTSReg:stsreg\/status_1
Capture Clock  : \ByteCounter:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 76404p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 82833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6430
-------------------------------------   ---- 
End-of-path arrival time (ps)           6430
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ByteCounter:CounterUDB:sC8:counterdp:u0\/clock            datapathcell4       0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
\ByteCounter:CounterUDB:sC8:counterdp:u0\/z0_comb  datapathcell4   2290   2290  76404  RISE       1
\ByteCounter:CounterUDB:sSTSReg:stsreg\/status_1   statusicell3    4140   6430  76404  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ByteCounter:CounterUDB:sSTSReg:stsreg\/clock              statusicell3        0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LEDPWM:PWMUDB:status_0\/q
Path End       : \LEDPWM:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \LEDPWM:PWMUDB:genblk8:stsreg\/clock
Path slack     : 78715p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LED_PWM_Clock:R#1 vs. LED_PWM_Clock:R#2)   83333
- Setup time                                                -500
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             82833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4119
-------------------------------------   ---- 
End-of-path arrival time (ps)           4119
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LEDPWM:PWMUDB:status_0\/clock_0                           macrocell42         0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\LEDPWM:PWMUDB:status_0\/q               macrocell42    1250   1250  78715  RISE       1
\LEDPWM:PWMUDB:genblk8:stsreg\/status_0  statusicell4   2869   4119  78715  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LEDPWM:PWMUDB:genblk8:stsreg\/clock                       statusicell4        0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LEDPWM:PWMUDB:status_1\/q
Path End       : \LEDPWM:PWMUDB:genblk8:stsreg\/status_1
Capture Clock  : \LEDPWM:PWMUDB:genblk8:stsreg\/clock
Path slack     : 79330p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LED_PWM_Clock:R#1 vs. LED_PWM_Clock:R#2)   83333
- Setup time                                                -500
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             82833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3504
-------------------------------------   ---- 
End-of-path arrival time (ps)           3504
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LEDPWM:PWMUDB:status_1\/clock_0                           macrocell43         0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\LEDPWM:PWMUDB:status_1\/q               macrocell43    1250   1250  79330  RISE       1
\LEDPWM:PWMUDB:genblk8:stsreg\/status_1  statusicell4   2254   3504  79330  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LEDPWM:PWMUDB:genblk8:stsreg\/clock                       statusicell4        0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:reset_reg\/q
Path End       : \LabVIEW_UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \LabVIEW_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1054663p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -6190
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1077143

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22480
-------------------------------------   ----- 
End-of-path arrival time (ps)           22480
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:reset_reg\/clock_0                     macrocell17         0      0  RISE       1

Data path
pin name                                               model name     delay     AT    slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:reset_reg\/q                       macrocell17     1250   1250  1054663  RISE       1
\LabVIEW_UART:BUART:sTX:sCLOCK:TxBitClkGen\/reset      datapathcell2   7619   8869  1054663  RISE       1
\LabVIEW_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg    datapathcell2   5190  14059  1054663  RISE       1
\LabVIEW_UART:BUART:counter_load_not\/main_2           macrocell2      2769  16828  1054663  RISE       1
\LabVIEW_UART:BUART:counter_load_not\/q                macrocell2      3350  20178  1054663  RISE       1
\LabVIEW_UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2302  22480  1054663  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock          datapathcell2       0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:reset_reg\/q
Path End       : \LabVIEW_UART:BUART:sTX:TxSts\/status_0
Capture Clock  : \LabVIEW_UART:BUART:sTX:TxSts\/clock
Path slack     : 1057014p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                  -500
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1082833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25819
-------------------------------------   ----- 
End-of-path arrival time (ps)           25819
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:reset_reg\/clock_0                     macrocell17         0      0  RISE       1

Data path
pin name                                                model name     delay     AT    slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:reset_reg\/q                        macrocell17     1250   1250  1054663  RISE       1
\LabVIEW_UART:BUART:sTX:TxShifter:u0\/reset             datapathcell1   3556   4806  1057014  RISE       1
\LabVIEW_UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   8580  13386  1057014  RISE       1
\LabVIEW_UART:BUART:tx_status_0\/main_3                 macrocell3      4915  18301  1057014  RISE       1
\LabVIEW_UART:BUART:tx_status_0\/q                      macrocell3      3350  21651  1057014  RISE       1
\LabVIEW_UART:BUART:sTX:TxSts\/status_0                 statusicell1    4168  25819  1057014  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:sTX:TxSts\/clock                       statusicell1        0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:reset_reg\/q
Path End       : \LabVIEW_UART:BUART:sRX:RxSts\/status_4
Capture Clock  : \LabVIEW_UART:BUART:sRX:RxSts\/clock
Path slack     : 1057688p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                  -500
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1082833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25145
-------------------------------------   ----- 
End-of-path arrival time (ps)           25145
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:reset_reg\/clock_0                     macrocell17         0      0  RISE       1

Data path
pin name                                                model name     delay     AT    slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:reset_reg\/q                        macrocell17     1250   1250  1054663  RISE       1
\LabVIEW_UART:BUART:sRX:RxShifter:u0\/reset             datapathcell3   5138   6388  1057688  RISE       1
\LabVIEW_UART:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell3   8580  14968  1057688  RISE       1
\LabVIEW_UART:BUART:rx_status_4\/main_1                 macrocell7      2288  17256  1057688  RISE       1
\LabVIEW_UART:BUART:rx_status_4\/q                      macrocell7      3350  20606  1057688  RISE       1
\LabVIEW_UART:BUART:sRX:RxSts\/status_4                 statusicell2    4539  25145  1057688  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:sRX:RxSts\/clock                       statusicell2        0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:reset_reg\/q
Path End       : \LabVIEW_UART:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \LabVIEW_UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1058636p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -6010
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1077323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18687
-------------------------------------   ----- 
End-of-path arrival time (ps)           18687
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:reset_reg\/clock_0                     macrocell17         0      0  RISE       1

Data path
pin name                                             model name     delay     AT    slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:reset_reg\/q                     macrocell17     1250   1250  1054663  RISE       1
\LabVIEW_UART:BUART:sTX:sCLOCK:TxBitClkGen\/reset    datapathcell2   7619   8869  1054663  RISE       1
\LabVIEW_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2   5190  14059  1054663  RISE       1
\LabVIEW_UART:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell1   4628  18687  1058636  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:sTX:TxShifter:u0\/clock                datapathcell1       0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:reset_reg\/q
Path End       : \LabVIEW_UART:BUART:tx_state_0\/main_4
Capture Clock  : \LabVIEW_UART:BUART:tx_state_0\/clock_0
Path slack     : 1061522p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18301
-------------------------------------   ----- 
End-of-path arrival time (ps)           18301
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:reset_reg\/clock_0                     macrocell17         0      0  RISE       1

Data path
pin name                                                model name     delay     AT    slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:reset_reg\/q                        macrocell17     1250   1250  1054663  RISE       1
\LabVIEW_UART:BUART:sTX:TxShifter:u0\/reset             datapathcell1   3556   4806  1057014  RISE       1
\LabVIEW_UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   8580  13386  1057014  RISE       1
\LabVIEW_UART:BUART:tx_state_0\/main_4                  macrocell20     4915  18301  1061522  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:tx_state_0\/clock_0                    macrocell20         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:reset_reg\/q
Path End       : \LabVIEW_UART:BUART:txn\/main_6
Capture Clock  : \LabVIEW_UART:BUART:txn\/clock_0
Path slack     : 1061626p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18198
-------------------------------------   ----- 
End-of-path arrival time (ps)           18198
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:reset_reg\/clock_0                     macrocell17         0      0  RISE       1

Data path
pin name                                             model name     delay     AT    slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:reset_reg\/q                     macrocell17     1250   1250  1054663  RISE       1
\LabVIEW_UART:BUART:sTX:sCLOCK:TxBitClkGen\/reset    datapathcell2   7619   8869  1054663  RISE       1
\LabVIEW_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2   5190  14059  1061626  RISE       1
\LabVIEW_UART:BUART:txn\/main_6                      macrocell18     4138  18198  1061626  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:txn\/clock_0                           macrocell18         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:reset_reg\/q
Path End       : \LabVIEW_UART:BUART:tx_state_2\/main_3
Capture Clock  : \LabVIEW_UART:BUART:tx_state_2\/clock_0
Path slack     : 1062049p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17775
-------------------------------------   ----- 
End-of-path arrival time (ps)           17775
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:reset_reg\/clock_0                     macrocell17         0      0  RISE       1

Data path
pin name                                             model name     delay     AT    slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:reset_reg\/q                     macrocell17     1250   1250  1054663  RISE       1
\LabVIEW_UART:BUART:sTX:sCLOCK:TxBitClkGen\/reset    datapathcell2   7619   8869  1054663  RISE       1
\LabVIEW_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2   5190  14059  1054663  RISE       1
\LabVIEW_UART:BUART:tx_state_2\/main_3               macrocell21     3715  17775  1062049  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:tx_state_2\/clock_0                    macrocell21         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:reset_reg\/q
Path End       : \LabVIEW_UART:BUART:tx_state_2\/main_5
Capture Clock  : \LabVIEW_UART:BUART:tx_state_2\/clock_0
Path slack     : 1062546p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17278
-------------------------------------   ----- 
End-of-path arrival time (ps)           17278
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:reset_reg\/clock_0                     macrocell17         0      0  RISE       1

Data path
pin name                                             model name     delay     AT    slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:reset_reg\/q                     macrocell17     1250   1250  1054663  RISE       1
\LabVIEW_UART:BUART:sTX:sCLOCK:TxBitClkGen\/reset    datapathcell2   7619   8869  1054663  RISE       1
\LabVIEW_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2   5190  14059  1061626  RISE       1
\LabVIEW_UART:BUART:tx_state_2\/main_5               macrocell21     3218  17278  1062546  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:tx_state_2\/clock_0                    macrocell21         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:reset_reg\/q
Path End       : \LabVIEW_UART:BUART:tx_state_1\/main_3
Capture Clock  : \LabVIEW_UART:BUART:tx_state_1\/clock_0
Path slack     : 1062965p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16859
-------------------------------------   ----- 
End-of-path arrival time (ps)           16859
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:reset_reg\/clock_0                     macrocell17         0      0  RISE       1

Data path
pin name                                             model name     delay     AT    slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:reset_reg\/q                     macrocell17     1250   1250  1054663  RISE       1
\LabVIEW_UART:BUART:sTX:sCLOCK:TxBitClkGen\/reset    datapathcell2   7619   8869  1054663  RISE       1
\LabVIEW_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2   5190  14059  1054663  RISE       1
\LabVIEW_UART:BUART:tx_state_1\/main_3               macrocell19     2799  16859  1062965  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:tx_state_1\/clock_0                    macrocell19         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:reset_reg\/q
Path End       : \LabVIEW_UART:BUART:tx_bitclk\/main_2
Capture Clock  : \LabVIEW_UART:BUART:tx_bitclk\/clock_0
Path slack     : 1062965p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16859
-------------------------------------   ----- 
End-of-path arrival time (ps)           16859
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:reset_reg\/clock_0                     macrocell17         0      0  RISE       1

Data path
pin name                                             model name     delay     AT    slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:reset_reg\/q                     macrocell17     1250   1250  1054663  RISE       1
\LabVIEW_UART:BUART:sTX:sCLOCK:TxBitClkGen\/reset    datapathcell2   7619   8869  1054663  RISE       1
\LabVIEW_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2   5190  14059  1054663  RISE       1
\LabVIEW_UART:BUART:tx_bitclk\/main_2                macrocell22     2799  16859  1062965  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:tx_bitclk\/clock_0                     macrocell22         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:reset_reg\/q
Path End       : \LabVIEW_UART:BUART:tx_state_0\/main_3
Capture Clock  : \LabVIEW_UART:BUART:tx_state_0\/clock_0
Path slack     : 1062995p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16828
-------------------------------------   ----- 
End-of-path arrival time (ps)           16828
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:reset_reg\/clock_0                     macrocell17         0      0  RISE       1

Data path
pin name                                             model name     delay     AT    slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:reset_reg\/q                     macrocell17     1250   1250  1054663  RISE       1
\LabVIEW_UART:BUART:sTX:sCLOCK:TxBitClkGen\/reset    datapathcell2   7619   8869  1054663  RISE       1
\LabVIEW_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2   5190  14059  1054663  RISE       1
\LabVIEW_UART:BUART:tx_state_0\/main_3               macrocell20     2769  16828  1062995  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:tx_state_0\/clock_0                    macrocell20         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:reset_reg\/q
Path End       : \LabVIEW_UART:BUART:txn\/main_4
Capture Clock  : \LabVIEW_UART:BUART:txn\/clock_0
Path slack     : 1063355p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16468
-------------------------------------   ----- 
End-of-path arrival time (ps)           16468
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:reset_reg\/clock_0                     macrocell17         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:reset_reg\/q               macrocell17     1250   1250  1054663  RISE       1
\LabVIEW_UART:BUART:sTX:TxShifter:u0\/reset    datapathcell1   3556   4806  1057014  RISE       1
\LabVIEW_UART:BUART:sTX:TxShifter:u0\/so_comb  datapathcell1   9370  14176  1063355  RISE       1
\LabVIEW_UART:BUART:txn\/main_4                macrocell18     2292  16468  1063355  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:txn\/clock_0                           macrocell18         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:reset_reg\/q
Path End       : \LabVIEW_UART:BUART:tx_state_1\/main_5
Capture Clock  : \LabVIEW_UART:BUART:tx_state_1\/clock_0
Path slack     : 1063462p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16361
-------------------------------------   ----- 
End-of-path arrival time (ps)           16361
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:reset_reg\/clock_0                     macrocell17         0      0  RISE       1

Data path
pin name                                             model name     delay     AT    slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:reset_reg\/q                     macrocell17     1250   1250  1054663  RISE       1
\LabVIEW_UART:BUART:sTX:sCLOCK:TxBitClkGen\/reset    datapathcell2   7619   8869  1054663  RISE       1
\LabVIEW_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2   5190  14059  1061626  RISE       1
\LabVIEW_UART:BUART:tx_state_1\/main_5               macrocell19     2302  16361  1063462  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:tx_state_1\/clock_0                    macrocell19         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:rx_state_3\/q
Path End       : \LabVIEW_UART:BUART:sRX:RxBitCounter\/load
Capture Clock  : \LabVIEW_UART:BUART:sRX:RxBitCounter\/clock
Path slack     : 1064084p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -5360
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1077973

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13889
-------------------------------------   ----- 
End-of-path arrival time (ps)           13889
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_state_3\/clock_0                    macrocell27         0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:rx_state_3\/q            macrocell27   1250   1250  1064084  RISE       1
\LabVIEW_UART:BUART:rx_counter_load\/main_2  macrocell5    7022   8272  1064084  RISE       1
\LabVIEW_UART:BUART:rx_counter_load\/q       macrocell5    3350  11622  1064084  RISE       1
\LabVIEW_UART:BUART:sRX:RxBitCounter\/load   count7cell    2267  13889  1064084  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:reset_reg\/q
Path End       : \LabVIEW_UART:BUART:sTX:sCLOCK:TxBitClkGen\/reset
Capture Clock  : \LabVIEW_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1065594p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -8870
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1074463

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8869
-------------------------------------   ---- 
End-of-path arrival time (ps)           8869
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:reset_reg\/clock_0                     macrocell17         0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:reset_reg\/q                   macrocell17     1250   1250  1054663  RISE       1
\LabVIEW_UART:BUART:sTX:sCLOCK:TxBitClkGen\/reset  datapathcell2   7619   8869  1065594  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock          datapathcell2       0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:reset_reg\/q
Path End       : \LabVIEW_UART:BUART:sRX:RxShifter:u0\/reset
Capture Clock  : \LabVIEW_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1068125p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -8820
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1074513

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6388
-------------------------------------   ---- 
End-of-path arrival time (ps)           6388
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:reset_reg\/clock_0                     macrocell17         0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:reset_reg\/q             macrocell17     1250   1250  1054663  RISE       1
\LabVIEW_UART:BUART:sRX:RxShifter:u0\/reset  datapathcell3   5138   6388  1068125  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:sRX:RxShifter:u0\/clock                datapathcell3       0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:rx_state_3\/q
Path End       : \LabVIEW_UART:BUART:rx_status_3\/main_4
Capture Clock  : \LabVIEW_UART:BUART:rx_status_3\/clock_0
Path slack     : 1068825p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10998
-------------------------------------   ----- 
End-of-path arrival time (ps)           10998
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_state_3\/clock_0                    macrocell27         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:rx_state_3\/q        macrocell27   1250   1250  1064084  RISE       1
\LabVIEW_UART:BUART:rx_status_3\/main_4  macrocell33   9748  10998  1068825  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_status_3\/clock_0                   macrocell33         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:rx_state_0\/q
Path End       : \LabVIEW_UART:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \LabVIEW_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1068942p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -6010
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8382
-------------------------------------   ---- 
End-of-path arrival time (ps)           8382
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_state_0\/clock_0                    macrocell25         0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:rx_state_0\/q                macrocell25     1250   1250  1066857  RISE       1
\LabVIEW_UART:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell3   7132   8382  1068942  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:sRX:RxShifter:u0\/clock                datapathcell3       0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:reset_reg\/q
Path End       : \LabVIEW_UART:BUART:sTX:TxShifter:u0\/reset
Capture Clock  : \LabVIEW_UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1069907p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -8620
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1074713

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4806
-------------------------------------   ---- 
End-of-path arrival time (ps)           4806
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:reset_reg\/clock_0                     macrocell17         0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:reset_reg\/q             macrocell17     1250   1250  1054663  RISE       1
\LabVIEW_UART:BUART:sTX:TxShifter:u0\/reset  datapathcell1   3556   4806  1069907  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:sTX:TxShifter:u0\/clock                datapathcell1       0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:rx_state_1\/q
Path End       : \LabVIEW_UART:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \LabVIEW_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1070084p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -6010
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7240
-------------------------------------   ---- 
End-of-path arrival time (ps)           7240
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_state_1\/clock_0                    macrocell24         0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:rx_state_1\/q                macrocell24     1250   1250  1067661  RISE       1
\LabVIEW_UART:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell3   5990   7240  1070084  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:sRX:RxShifter:u0\/clock                datapathcell3       0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:rx_state_3\/q
Path End       : \LabVIEW_UART:BUART:rx_load_fifo\/main_4
Capture Clock  : \LabVIEW_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1070251p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9572
-------------------------------------   ---- 
End-of-path arrival time (ps)           9572
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_state_3\/clock_0                    macrocell27         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:rx_state_3\/q         macrocell27   1250   1250  1064084  RISE       1
\LabVIEW_UART:BUART:rx_load_fifo\/main_4  macrocell26   8322   9572  1070251  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_load_fifo\/clock_0                  macrocell26         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:rx_state_3\/q
Path End       : \LabVIEW_UART:BUART:rx_state_3\/main_4
Capture Clock  : \LabVIEW_UART:BUART:rx_state_3\/clock_0
Path slack     : 1070251p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9572
-------------------------------------   ---- 
End-of-path arrival time (ps)           9572
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_state_3\/clock_0                    macrocell27         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:rx_state_3\/q       macrocell27   1250   1250  1064084  RISE       1
\LabVIEW_UART:BUART:rx_state_3\/main_4  macrocell27   8322   9572  1070251  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_state_3\/clock_0                    macrocell27         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:reset_reg\/q
Path End       : \LabVIEW_UART:BUART:tx_state_0\/main_0
Capture Clock  : \LabVIEW_UART:BUART:tx_state_0\/clock_0
Path slack     : 1070378p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9446
-------------------------------------   ---- 
End-of-path arrival time (ps)           9446
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:reset_reg\/clock_0                     macrocell17         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:reset_reg\/q        macrocell17   1250   1250  1054663  RISE       1
\LabVIEW_UART:BUART:tx_state_0\/main_0  macrocell20   8196   9446  1070378  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:tx_state_0\/clock_0                    macrocell20         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:tx_state_0\/q
Path End       : \LabVIEW_UART:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \LabVIEW_UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1070662p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -6010
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6661
-------------------------------------   ---- 
End-of-path arrival time (ps)           6661
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:tx_state_0\/clock_0                    macrocell20         0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:tx_state_0\/q                macrocell20     1250   1250  1067319  RISE       1
\LabVIEW_UART:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell1   5411   6661  1070662  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:sTX:TxShifter:u0\/clock                datapathcell1       0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:tx_state_1\/q
Path End       : \LabVIEW_UART:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \LabVIEW_UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1070693p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -6010
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6631
-------------------------------------   ---- 
End-of-path arrival time (ps)           6631
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:tx_state_1\/clock_0                    macrocell19         0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:tx_state_1\/q                macrocell19     1250   1250  1067460  RISE       1
\LabVIEW_UART:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell1   5381   6631  1070693  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:sTX:TxShifter:u0\/clock                datapathcell1       0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:rx_state_3\/q
Path End       : \LabVIEW_UART:BUART:rx_state_0\/main_4
Capture Clock  : \LabVIEW_UART:BUART:rx_state_0\/clock_0
Path slack     : 1071008p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8816
-------------------------------------   ---- 
End-of-path arrival time (ps)           8816
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_state_3\/clock_0                    macrocell27         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:rx_state_3\/q       macrocell27   1250   1250  1064084  RISE       1
\LabVIEW_UART:BUART:rx_state_0\/main_4  macrocell25   7566   8816  1071008  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_state_0\/clock_0                    macrocell25         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:rx_state_3\/q
Path End       : \LabVIEW_UART:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \LabVIEW_UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1071008p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8816
-------------------------------------   ---- 
End-of-path arrival time (ps)           8816
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_state_3\/clock_0                    macrocell27         0      0  RISE       1

Data path
pin name                                        model name   delay     AT    slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:rx_state_3\/q               macrocell27   1250   1250  1064084  RISE       1
\LabVIEW_UART:BUART:rx_state_stop1_reg\/main_2  macrocell30   7566   8816  1071008  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_state_stop1_reg\/clock_0            macrocell30         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:rx_state_0\/q
Path End       : \LabVIEW_UART:BUART:rx_status_3\/main_2
Capture Clock  : \LabVIEW_UART:BUART:rx_status_3\/clock_0
Path slack     : 1071119p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8705
-------------------------------------   ---- 
End-of-path arrival time (ps)           8705
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_state_0\/clock_0                    macrocell25         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:rx_state_0\/q        macrocell25   1250   1250  1066857  RISE       1
\LabVIEW_UART:BUART:rx_status_3\/main_2  macrocell33   7455   8705  1071119  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_status_3\/clock_0                   macrocell33         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:rx_state_0\/q
Path End       : \LabVIEW_UART:BUART:rx_load_fifo\/main_2
Capture Clock  : \LabVIEW_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1071125p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8699
-------------------------------------   ---- 
End-of-path arrival time (ps)           8699
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_state_0\/clock_0                    macrocell25         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:rx_state_0\/q         macrocell25   1250   1250  1066857  RISE       1
\LabVIEW_UART:BUART:rx_load_fifo\/main_2  macrocell26   7449   8699  1071125  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_load_fifo\/clock_0                  macrocell26         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:rx_state_0\/q
Path End       : \LabVIEW_UART:BUART:rx_state_3\/main_2
Capture Clock  : \LabVIEW_UART:BUART:rx_state_3\/clock_0
Path slack     : 1071125p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8699
-------------------------------------   ---- 
End-of-path arrival time (ps)           8699
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_state_0\/clock_0                    macrocell25         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:rx_state_0\/q       macrocell25   1250   1250  1066857  RISE       1
\LabVIEW_UART:BUART:rx_state_3\/main_2  macrocell27   7449   8699  1071125  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_state_3\/clock_0                    macrocell27         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:reset_reg\/q
Path End       : \LabVIEW_UART:BUART:tx_state_1\/main_0
Capture Clock  : \LabVIEW_UART:BUART:tx_state_1\/clock_0
Path slack     : 1071461p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8362
-------------------------------------   ---- 
End-of-path arrival time (ps)           8362
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:reset_reg\/clock_0                     macrocell17         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:reset_reg\/q        macrocell17   1250   1250  1054663  RISE       1
\LabVIEW_UART:BUART:tx_state_1\/main_0  macrocell19   7112   8362  1071461  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:tx_state_1\/clock_0                    macrocell19         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:reset_reg\/q
Path End       : \LabVIEW_UART:BUART:tx_mark\/main_0
Capture Clock  : \LabVIEW_UART:BUART:tx_mark\/clock_0
Path slack     : 1071461p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8362
-------------------------------------   ---- 
End-of-path arrival time (ps)           8362
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:reset_reg\/clock_0                     macrocell17         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:reset_reg\/q     macrocell17   1250   1250  1054663  RISE       1
\LabVIEW_UART:BUART:tx_mark\/main_0  macrocell23   7112   8362  1071461  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:tx_mark\/clock_0                       macrocell23         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:rx_state_3\/q
Path End       : \LabVIEW_UART:BUART:rx_state_2\/main_4
Capture Clock  : \LabVIEW_UART:BUART:rx_state_2\/clock_0
Path slack     : 1071551p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8272
-------------------------------------   ---- 
End-of-path arrival time (ps)           8272
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_state_3\/clock_0                    macrocell27         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:rx_state_3\/q       macrocell27   1250   1250  1064084  RISE       1
\LabVIEW_UART:BUART:rx_state_2\/main_4  macrocell28   7022   8272  1071551  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_state_2\/clock_0                    macrocell28         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:tx_state_1\/q
Path End       : \LabVIEW_UART:BUART:tx_state_2\/main_1
Capture Clock  : \LabVIEW_UART:BUART:tx_state_2\/clock_0
Path slack     : 1071739p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8084
-------------------------------------   ---- 
End-of-path arrival time (ps)           8084
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:tx_state_1\/clock_0                    macrocell19         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:tx_state_1\/q       macrocell19   1250   1250  1067460  RISE       1
\LabVIEW_UART:BUART:tx_state_2\/main_1  macrocell21   6834   8084  1071739  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:tx_state_2\/clock_0                    macrocell21         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:rx_bitclk_enable\/q
Path End       : \LabVIEW_UART:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \LabVIEW_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1072362p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -6010
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4961
-------------------------------------   ---- 
End-of-path arrival time (ps)           4961
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_bitclk_enable\/clock_0              macrocell29         0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:rx_bitclk_enable\/q          macrocell29     1250   1250  1072362  RISE       1
\LabVIEW_UART:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell3   3711   4961  1072362  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:sRX:RxShifter:u0\/clock                datapathcell3       0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:tx_state_0\/q
Path End       : \LabVIEW_UART:BUART:txn\/main_3
Capture Clock  : \LabVIEW_UART:BUART:txn\/clock_0
Path slack     : 1072617p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7207
-------------------------------------   ---- 
End-of-path arrival time (ps)           7207
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:tx_state_0\/clock_0                    macrocell20         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:tx_state_0\/q  macrocell20   1250   1250  1067319  RISE       1
\LabVIEW_UART:BUART:txn\/main_3    macrocell18   5957   7207  1072617  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:txn\/clock_0                           macrocell18         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:tx_state_1\/q
Path End       : \LabVIEW_UART:BUART:txn\/main_2
Capture Clock  : \LabVIEW_UART:BUART:txn\/clock_0
Path slack     : 1072641p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7182
-------------------------------------   ---- 
End-of-path arrival time (ps)           7182
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:tx_state_1\/clock_0                    macrocell19         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:tx_state_1\/q  macrocell19   1250   1250  1067460  RISE       1
\LabVIEW_UART:BUART:txn\/main_2    macrocell18   5932   7182  1072641  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:txn\/clock_0                           macrocell18         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:rx_state_2\/q
Path End       : \LabVIEW_UART:BUART:rx_load_fifo\/main_5
Capture Clock  : \LabVIEW_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1073067p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6757
-------------------------------------   ---- 
End-of-path arrival time (ps)           6757
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_state_2\/clock_0                    macrocell28         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:rx_state_2\/q         macrocell28   1250   1250  1067615  RISE       1
\LabVIEW_UART:BUART:rx_load_fifo\/main_5  macrocell26   5507   6757  1073067  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_load_fifo\/clock_0                  macrocell26         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:rx_state_2\/q
Path End       : \LabVIEW_UART:BUART:rx_state_3\/main_5
Capture Clock  : \LabVIEW_UART:BUART:rx_state_3\/clock_0
Path slack     : 1073067p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6757
-------------------------------------   ---- 
End-of-path arrival time (ps)           6757
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_state_2\/clock_0                    macrocell28         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:rx_state_2\/q       macrocell28   1250   1250  1067615  RISE       1
\LabVIEW_UART:BUART:rx_state_3\/main_5  macrocell27   5507   6757  1073067  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_state_3\/clock_0                    macrocell27         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:rx_load_fifo\/q
Path End       : \LabVIEW_UART:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \LabVIEW_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1073338p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3130
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1080203

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6865
-------------------------------------   ---- 
End-of-path arrival time (ps)           6865
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_load_fifo\/clock_0                  macrocell26         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:rx_load_fifo\/q            macrocell26     1250   1250  1069597  RISE       1
\LabVIEW_UART:BUART:sRX:RxShifter:u0\/f0_load  datapathcell3   5615   6865  1073338  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:sRX:RxShifter:u0\/clock                datapathcell3       0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:rx_state_1\/q
Path End       : \LabVIEW_UART:BUART:rx_status_3\/main_1
Capture Clock  : \LabVIEW_UART:BUART:rx_status_3\/clock_0
Path slack     : 1073505p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6318
-------------------------------------   ---- 
End-of-path arrival time (ps)           6318
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_state_1\/clock_0                    macrocell24         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:rx_state_1\/q        macrocell24   1250   1250  1067661  RISE       1
\LabVIEW_UART:BUART:rx_status_3\/main_1  macrocell33   5068   6318  1073505  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_status_3\/clock_0                   macrocell33         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:rx_state_1\/q
Path End       : \LabVIEW_UART:BUART:rx_load_fifo\/main_1
Capture Clock  : \LabVIEW_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1073518p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6305
-------------------------------------   ---- 
End-of-path arrival time (ps)           6305
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_state_1\/clock_0                    macrocell24         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:rx_state_1\/q         macrocell24   1250   1250  1067661  RISE       1
\LabVIEW_UART:BUART:rx_load_fifo\/main_1  macrocell26   5055   6305  1073518  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_load_fifo\/clock_0                  macrocell26         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:rx_state_1\/q
Path End       : \LabVIEW_UART:BUART:rx_state_3\/main_1
Capture Clock  : \LabVIEW_UART:BUART:rx_state_3\/clock_0
Path slack     : 1073518p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6305
-------------------------------------   ---- 
End-of-path arrival time (ps)           6305
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_state_1\/clock_0                    macrocell24         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:rx_state_1\/q       macrocell24   1250   1250  1067661  RISE       1
\LabVIEW_UART:BUART:rx_state_3\/main_1  macrocell27   5055   6305  1073518  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_state_3\/clock_0                    macrocell27         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:rx_state_2\/q
Path End       : \LabVIEW_UART:BUART:rx_status_3\/main_5
Capture Clock  : \LabVIEW_UART:BUART:rx_status_3\/clock_0
Path slack     : 1073623p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6200
-------------------------------------   ---- 
End-of-path arrival time (ps)           6200
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_state_2\/clock_0                    macrocell28         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:rx_state_2\/q        macrocell28   1250   1250  1067615  RISE       1
\LabVIEW_UART:BUART:rx_status_3\/main_5  macrocell33   4950   6200  1073623  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_status_3\/clock_0                   macrocell33         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:tx_state_2\/q
Path End       : \LabVIEW_UART:BUART:tx_state_1\/main_4
Capture Clock  : \LabVIEW_UART:BUART:tx_state_1\/clock_0
Path slack     : 1073678p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6146
-------------------------------------   ---- 
End-of-path arrival time (ps)           6146
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:tx_state_2\/clock_0                    macrocell21         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:tx_state_2\/q       macrocell21   1250   1250  1065901  RISE       1
\LabVIEW_UART:BUART:tx_state_1\/main_4  macrocell19   4896   6146  1073678  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:tx_state_1\/clock_0                    macrocell19         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:tx_state_2\/q
Path End       : \LabVIEW_UART:BUART:tx_bitclk\/main_3
Capture Clock  : \LabVIEW_UART:BUART:tx_bitclk\/clock_0
Path slack     : 1073678p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6146
-------------------------------------   ---- 
End-of-path arrival time (ps)           6146
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:tx_state_2\/clock_0                    macrocell21         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:tx_state_2\/q      macrocell21   1250   1250  1065901  RISE       1
\LabVIEW_UART:BUART:tx_bitclk\/main_3  macrocell22   4896   6146  1073678  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:tx_bitclk\/clock_0                     macrocell22         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:reset_reg\/q
Path End       : \LabVIEW_UART:BUART:tx_state_2\/main_0
Capture Clock  : \LabVIEW_UART:BUART:tx_state_2\/clock_0
Path slack     : 1073749p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6075
-------------------------------------   ---- 
End-of-path arrival time (ps)           6075
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:reset_reg\/clock_0                     macrocell17         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:reset_reg\/q        macrocell17   1250   1250  1054663  RISE       1
\LabVIEW_UART:BUART:tx_state_2\/main_0  macrocell21   4825   6075  1073749  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:tx_state_2\/clock_0                    macrocell21         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:rx_state_0\/q
Path End       : \LabVIEW_UART:BUART:rx_state_0\/main_2
Capture Clock  : \LabVIEW_UART:BUART:rx_state_0\/clock_0
Path slack     : 1073802p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6021
-------------------------------------   ---- 
End-of-path arrival time (ps)           6021
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_state_0\/clock_0                    macrocell25         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:rx_state_0\/q       macrocell25   1250   1250  1066857  RISE       1
\LabVIEW_UART:BUART:rx_state_0\/main_2  macrocell25   4771   6021  1073802  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_state_0\/clock_0                    macrocell25         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:rx_state_0\/q
Path End       : \LabVIEW_UART:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \LabVIEW_UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1073802p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6021
-------------------------------------   ---- 
End-of-path arrival time (ps)           6021
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_state_0\/clock_0                    macrocell25         0      0  RISE       1

Data path
pin name                                        model name   delay     AT    slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:rx_state_0\/q               macrocell25   1250   1250  1066857  RISE       1
\LabVIEW_UART:BUART:rx_state_stop1_reg\/main_1  macrocell30   4771   6021  1073802  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_state_stop1_reg\/clock_0            macrocell30         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:tx_bitclk\/q
Path End       : \LabVIEW_UART:BUART:txn\/main_7
Capture Clock  : \LabVIEW_UART:BUART:txn\/clock_0
Path slack     : 1073962p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5861
-------------------------------------   ---- 
End-of-path arrival time (ps)           5861
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:tx_bitclk\/clock_0                     macrocell22         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:tx_bitclk\/q  macrocell22   1250   1250  1073962  RISE       1
\LabVIEW_UART:BUART:txn\/main_7   macrocell18   4611   5861  1073962  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:txn\/clock_0                           macrocell18         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:reset_reg\/q
Path End       : \LabVIEW_UART:BUART:rx_state_1\/main_0
Capture Clock  : \LabVIEW_UART:BUART:rx_state_1\/clock_0
Path slack     : 1073983p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5840
-------------------------------------   ---- 
End-of-path arrival time (ps)           5840
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:reset_reg\/clock_0                     macrocell17         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:reset_reg\/q        macrocell17   1250   1250  1054663  RISE       1
\LabVIEW_UART:BUART:rx_state_1\/main_0  macrocell24   4590   5840  1073983  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_state_1\/clock_0                    macrocell24         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:reset_reg\/q
Path End       : \LabVIEW_UART:BUART:rx_state_0\/main_0
Capture Clock  : \LabVIEW_UART:BUART:rx_state_0\/clock_0
Path slack     : 1073983p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5840
-------------------------------------   ---- 
End-of-path arrival time (ps)           5840
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:reset_reg\/clock_0                     macrocell17         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:reset_reg\/q        macrocell17   1250   1250  1054663  RISE       1
\LabVIEW_UART:BUART:rx_state_0\/main_0  macrocell25   4590   5840  1073983  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_state_0\/clock_0                    macrocell25         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:reset_reg\/q
Path End       : \LabVIEW_UART:BUART:rx_last\/main_0
Capture Clock  : \LabVIEW_UART:BUART:rx_last\/clock_0
Path slack     : 1073983p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5840
-------------------------------------   ---- 
End-of-path arrival time (ps)           5840
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:reset_reg\/clock_0                     macrocell17         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:reset_reg\/q     macrocell17   1250   1250  1054663  RISE       1
\LabVIEW_UART:BUART:rx_last\/main_0  macrocell35   4590   5840  1073983  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_last\/clock_0                       macrocell35         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:reset_reg\/q
Path End       : \LabVIEW_UART:BUART:rx_state_2\/main_0
Capture Clock  : \LabVIEW_UART:BUART:rx_state_2\/clock_0
Path slack     : 1073993p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5830
-------------------------------------   ---- 
End-of-path arrival time (ps)           5830
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:reset_reg\/clock_0                     macrocell17         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:reset_reg\/q        macrocell17   1250   1250  1054663  RISE       1
\LabVIEW_UART:BUART:rx_state_2\/main_0  macrocell28   4580   5830  1073993  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_state_2\/clock_0                    macrocell28         0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:reset_reg\/q
Path End       : \LabVIEW_UART:BUART:rx_address_detected\/main_0
Capture Clock  : \LabVIEW_UART:BUART:rx_address_detected\/clock_0
Path slack     : 1073993p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5830
-------------------------------------   ---- 
End-of-path arrival time (ps)           5830
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:reset_reg\/clock_0                     macrocell17         0      0  RISE       1

Data path
pin name                                         model name   delay     AT    slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:reset_reg\/q                 macrocell17   1250   1250  1054663  RISE       1
\LabVIEW_UART:BUART:rx_address_detected\/main_0  macrocell34   4580   5830  1073993  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_address_detected\/clock_0           macrocell34         0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:tx_state_2\/q
Path End       : \LabVIEW_UART:BUART:tx_state_0\/main_5
Capture Clock  : \LabVIEW_UART:BUART:tx_state_0\/clock_0
Path slack     : 1074233p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5591
-------------------------------------   ---- 
End-of-path arrival time (ps)           5591
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:tx_state_2\/clock_0                    macrocell21         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:tx_state_2\/q       macrocell21   1250   1250  1065901  RISE       1
\LabVIEW_UART:BUART:tx_state_0\/main_5  macrocell20   4341   5591  1074233  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:tx_state_0\/clock_0                    macrocell20         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \LabVIEW_UART:BUART:rx_load_fifo\/main_8
Capture Clock  : \LabVIEW_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1074303p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5521
-------------------------------------   ---- 
End-of-path arrival time (ps)           5521
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1074303  RISE       1
\LabVIEW_UART:BUART:rx_load_fifo\/main_8       macrocell26   3581   5521  1074303  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_load_fifo\/clock_0                  macrocell26         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \LabVIEW_UART:BUART:rx_state_3\/main_8
Capture Clock  : \LabVIEW_UART:BUART:rx_state_3\/clock_0
Path slack     : 1074303p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5521
-------------------------------------   ---- 
End-of-path arrival time (ps)           5521
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1074303  RISE       1
\LabVIEW_UART:BUART:rx_state_3\/main_8         macrocell27   3581   5521  1074303  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_state_3\/clock_0                    macrocell27         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \LabVIEW_UART:BUART:rx_load_fifo\/main_6
Capture Clock  : \LabVIEW_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1074312p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5511
-------------------------------------   ---- 
End-of-path arrival time (ps)           5511
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1074312  RISE       1
\LabVIEW_UART:BUART:rx_load_fifo\/main_6       macrocell26   3571   5511  1074312  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_load_fifo\/clock_0                  macrocell26         0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \LabVIEW_UART:BUART:rx_state_3\/main_6
Capture Clock  : \LabVIEW_UART:BUART:rx_state_3\/clock_0
Path slack     : 1074312p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5511
-------------------------------------   ---- 
End-of-path arrival time (ps)           5511
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1074312  RISE       1
\LabVIEW_UART:BUART:rx_state_3\/main_6         macrocell27   3571   5511  1074312  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_state_3\/clock_0                    macrocell27         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:rx_state_0\/q
Path End       : \LabVIEW_UART:BUART:rx_state_2\/main_2
Capture Clock  : \LabVIEW_UART:BUART:rx_state_2\/clock_0
Path slack     : 1074324p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5499
-------------------------------------   ---- 
End-of-path arrival time (ps)           5499
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_state_0\/clock_0                    macrocell25         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:rx_state_0\/q       macrocell25   1250   1250  1066857  RISE       1
\LabVIEW_UART:BUART:rx_state_2\/main_2  macrocell28   4249   5499  1074324  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_state_2\/clock_0                    macrocell28         0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:reset_reg\/q
Path End       : \LabVIEW_UART:BUART:sTX:TxSts\/reset
Capture Clock  : \LabVIEW_UART:BUART:sTX:TxSts\/clock
Path slack     : 1074464p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Recovery time                                                                  0
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1083333

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8869
-------------------------------------   ---- 
End-of-path arrival time (ps)           8869
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:reset_reg\/clock_0                     macrocell17         0      0  RISE       1

Data path
pin name                              model name    delay     AT    slack  edge  Fanout
------------------------------------  ------------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:reset_reg\/q      macrocell17    1250   1250  1054663  RISE       1
\LabVIEW_UART:BUART:sTX:TxSts\/reset  statusicell1   7619   8869  1074464  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:sTX:TxSts\/clock                       statusicell1        0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \LabVIEW_UART:BUART:rx_load_fifo\/main_7
Capture Clock  : \LabVIEW_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1074467p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5356
-------------------------------------   ---- 
End-of-path arrival time (ps)           5356
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1074467  RISE       1
\LabVIEW_UART:BUART:rx_load_fifo\/main_7       macrocell26   3416   5356  1074467  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_load_fifo\/clock_0                  macrocell26         0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \LabVIEW_UART:BUART:rx_state_3\/main_7
Capture Clock  : \LabVIEW_UART:BUART:rx_state_3\/clock_0
Path slack     : 1074467p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5356
-------------------------------------   ---- 
End-of-path arrival time (ps)           5356
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1074467  RISE       1
\LabVIEW_UART:BUART:rx_state_3\/main_7         macrocell27   3416   5356  1074467  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_state_3\/clock_0                    macrocell27         0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:rx_state_2\/q
Path End       : \LabVIEW_UART:BUART:rx_state_0\/main_5
Capture Clock  : \LabVIEW_UART:BUART:rx_state_0\/clock_0
Path slack     : 1074555p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5269
-------------------------------------   ---- 
End-of-path arrival time (ps)           5269
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_state_2\/clock_0                    macrocell28         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:rx_state_2\/q       macrocell28   1250   1250  1067615  RISE       1
\LabVIEW_UART:BUART:rx_state_0\/main_5  macrocell25   4019   5269  1074555  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_state_0\/clock_0                    macrocell25         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:rx_state_2\/q
Path End       : \LabVIEW_UART:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \LabVIEW_UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1074555p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5269
-------------------------------------   ---- 
End-of-path arrival time (ps)           5269
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_state_2\/clock_0                    macrocell28         0      0  RISE       1

Data path
pin name                                        model name   delay     AT    slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:rx_state_2\/q               macrocell28   1250   1250  1067615  RISE       1
\LabVIEW_UART:BUART:rx_state_stop1_reg\/main_3  macrocell30   4019   5269  1074555  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_state_stop1_reg\/clock_0            macrocell30         0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:rx_state_1\/q
Path End       : \LabVIEW_UART:BUART:rx_state_1\/main_1
Capture Clock  : \LabVIEW_UART:BUART:rx_state_1\/clock_0
Path slack     : 1074578p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5246
-------------------------------------   ---- 
End-of-path arrival time (ps)           5246
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_state_1\/clock_0                    macrocell24         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:rx_state_1\/q       macrocell24   1250   1250  1067661  RISE       1
\LabVIEW_UART:BUART:rx_state_1\/main_1  macrocell24   3996   5246  1074578  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_state_1\/clock_0                    macrocell24         0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:rx_state_1\/q
Path End       : \LabVIEW_UART:BUART:rx_state_0\/main_1
Capture Clock  : \LabVIEW_UART:BUART:rx_state_0\/clock_0
Path slack     : 1074578p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5246
-------------------------------------   ---- 
End-of-path arrival time (ps)           5246
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_state_1\/clock_0                    macrocell24         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:rx_state_1\/q       macrocell24   1250   1250  1067661  RISE       1
\LabVIEW_UART:BUART:rx_state_0\/main_1  macrocell25   3996   5246  1074578  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_state_0\/clock_0                    macrocell25         0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:rx_state_1\/q
Path End       : \LabVIEW_UART:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \LabVIEW_UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1074578p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5246
-------------------------------------   ---- 
End-of-path arrival time (ps)           5246
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_state_1\/clock_0                    macrocell24         0      0  RISE       1

Data path
pin name                                        model name   delay     AT    slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:rx_state_1\/q               macrocell24   1250   1250  1067661  RISE       1
\LabVIEW_UART:BUART:rx_state_stop1_reg\/main_0  macrocell30   3996   5246  1074578  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_state_stop1_reg\/clock_0            macrocell30         0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:rx_bitclk_enable\/q
Path End       : \LabVIEW_UART:BUART:rx_state_0\/main_3
Capture Clock  : \LabVIEW_UART:BUART:rx_state_0\/clock_0
Path slack     : 1074745p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5078
-------------------------------------   ---- 
End-of-path arrival time (ps)           5078
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_bitclk_enable\/clock_0              macrocell29         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:rx_bitclk_enable\/q  macrocell29   1250   1250  1072362  RISE       1
\LabVIEW_UART:BUART:rx_state_0\/main_3   macrocell25   3828   5078  1074745  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_state_0\/clock_0                    macrocell25         0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:rx_bitclk_enable\/q
Path End       : \LabVIEW_UART:BUART:rx_state_2\/main_3
Capture Clock  : \LabVIEW_UART:BUART:rx_state_2\/clock_0
Path slack     : 1074756p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5068
-------------------------------------   ---- 
End-of-path arrival time (ps)           5068
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_bitclk_enable\/clock_0              macrocell29         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:rx_bitclk_enable\/q  macrocell29   1250   1250  1072362  RISE       1
\LabVIEW_UART:BUART:rx_state_2\/main_3   macrocell28   3818   5068  1074756  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_state_2\/clock_0                    macrocell28         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:tx_bitclk\/q
Path End       : \LabVIEW_UART:BUART:tx_state_2\/main_6
Capture Clock  : \LabVIEW_UART:BUART:tx_state_2\/clock_0
Path slack     : 1074883p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4940
-------------------------------------   ---- 
End-of-path arrival time (ps)           4940
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:tx_bitclk\/clock_0                     macrocell22         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:tx_bitclk\/q        macrocell22   1250   1250  1073962  RISE       1
\LabVIEW_UART:BUART:tx_state_2\/main_6  macrocell21   3690   4940  1074883  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:tx_state_2\/clock_0                    macrocell21         0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:tx_state_0\/q
Path End       : \LabVIEW_UART:BUART:tx_state_2\/main_2
Capture Clock  : \LabVIEW_UART:BUART:tx_state_2\/clock_0
Path slack     : 1075013p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4811
-------------------------------------   ---- 
End-of-path arrival time (ps)           4811
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:tx_state_0\/clock_0                    macrocell20         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:tx_state_0\/q       macrocell20   1250   1250  1067319  RISE       1
\LabVIEW_UART:BUART:tx_state_2\/main_2  macrocell21   3561   4811  1075013  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:tx_state_2\/clock_0                    macrocell21         0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:reset_reg\/q
Path End       : \LabVIEW_UART:BUART:pollcount_1\/main_0
Capture Clock  : \LabVIEW_UART:BUART:pollcount_1\/clock_0
Path slack     : 1075036p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4787
-------------------------------------   ---- 
End-of-path arrival time (ps)           4787
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:reset_reg\/clock_0                     macrocell17         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:reset_reg\/q         macrocell17   1250   1250  1054663  RISE       1
\LabVIEW_UART:BUART:pollcount_1\/main_0  macrocell31   3537   4787  1075036  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:pollcount_1\/clock_0                   macrocell31         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:reset_reg\/q
Path End       : \LabVIEW_UART:BUART:pollcount_0\/main_0
Capture Clock  : \LabVIEW_UART:BUART:pollcount_0\/clock_0
Path slack     : 1075036p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4787
-------------------------------------   ---- 
End-of-path arrival time (ps)           4787
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:reset_reg\/clock_0                     macrocell17         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:reset_reg\/q         macrocell17   1250   1250  1054663  RISE       1
\LabVIEW_UART:BUART:pollcount_0\/main_0  macrocell32   3537   4787  1075036  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:pollcount_0\/clock_0                   macrocell32         0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:reset_reg\/q
Path End       : \LabVIEW_UART:BUART:rx_status_3\/main_0
Capture Clock  : \LabVIEW_UART:BUART:rx_status_3\/clock_0
Path slack     : 1075036p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4787
-------------------------------------   ---- 
End-of-path arrival time (ps)           4787
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:reset_reg\/clock_0                     macrocell17         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:reset_reg\/q         macrocell17   1250   1250  1054663  RISE       1
\LabVIEW_UART:BUART:rx_status_3\/main_0  macrocell33   3537   4787  1075036  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_status_3\/clock_0                   macrocell33         0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:reset_reg\/q
Path End       : \LabVIEW_UART:BUART:rx_load_fifo\/main_0
Capture Clock  : \LabVIEW_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1075045p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4778
-------------------------------------   ---- 
End-of-path arrival time (ps)           4778
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:reset_reg\/clock_0                     macrocell17         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:reset_reg\/q          macrocell17   1250   1250  1054663  RISE       1
\LabVIEW_UART:BUART:rx_load_fifo\/main_0  macrocell26   3528   4778  1075045  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_load_fifo\/clock_0                  macrocell26         0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:reset_reg\/q
Path End       : \LabVIEW_UART:BUART:rx_state_3\/main_0
Capture Clock  : \LabVIEW_UART:BUART:rx_state_3\/clock_0
Path slack     : 1075045p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4778
-------------------------------------   ---- 
End-of-path arrival time (ps)           4778
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:reset_reg\/clock_0                     macrocell17         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:reset_reg\/q        macrocell17   1250   1250  1054663  RISE       1
\LabVIEW_UART:BUART:rx_state_3\/main_0  macrocell27   3528   4778  1075045  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_state_3\/clock_0                    macrocell27         0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:sRX:RxBitCounter\/count_0
Path End       : \LabVIEW_UART:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \LabVIEW_UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1075048p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4775
-------------------------------------   ---- 
End-of-path arrival time (ps)           4775
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  1075048  RISE       1
\LabVIEW_UART:BUART:rx_bitclk_enable\/main_2   macrocell29   2835   4775  1075048  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_bitclk_enable\/clock_0              macrocell29         0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:sRX:RxBitCounter\/count_1
Path End       : \LabVIEW_UART:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \LabVIEW_UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1075049p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4774
-------------------------------------   ---- 
End-of-path arrival time (ps)           4774
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  1075049  RISE       1
\LabVIEW_UART:BUART:rx_bitclk_enable\/main_1   macrocell29   2834   4774  1075049  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_bitclk_enable\/clock_0              macrocell29         0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:sRX:RxBitCounter\/count_1
Path End       : \LabVIEW_UART:BUART:pollcount_1\/main_2
Capture Clock  : \LabVIEW_UART:BUART:pollcount_1\/clock_0
Path slack     : 1075049p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4774
-------------------------------------   ---- 
End-of-path arrival time (ps)           4774
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  1075049  RISE       1
\LabVIEW_UART:BUART:pollcount_1\/main_2        macrocell31   2834   4774  1075049  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:pollcount_1\/clock_0                   macrocell31         0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:sRX:RxBitCounter\/count_1
Path End       : \LabVIEW_UART:BUART:pollcount_0\/main_2
Capture Clock  : \LabVIEW_UART:BUART:pollcount_0\/clock_0
Path slack     : 1075049p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4774
-------------------------------------   ---- 
End-of-path arrival time (ps)           4774
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  1075049  RISE       1
\LabVIEW_UART:BUART:pollcount_0\/main_2        macrocell32   2834   4774  1075049  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:pollcount_0\/clock_0                   macrocell32         0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:sRX:RxBitCounter\/count_2
Path End       : \LabVIEW_UART:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \LabVIEW_UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1075050p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4773
-------------------------------------   ---- 
End-of-path arrival time (ps)           4773
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  1075050  RISE       1
\LabVIEW_UART:BUART:rx_bitclk_enable\/main_0   macrocell29   2833   4773  1075050  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_bitclk_enable\/clock_0              macrocell29         0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:sRX:RxBitCounter\/count_2
Path End       : \LabVIEW_UART:BUART:pollcount_1\/main_1
Capture Clock  : \LabVIEW_UART:BUART:pollcount_1\/clock_0
Path slack     : 1075050p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4773
-------------------------------------   ---- 
End-of-path arrival time (ps)           4773
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  1075050  RISE       1
\LabVIEW_UART:BUART:pollcount_1\/main_1        macrocell31   2833   4773  1075050  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:pollcount_1\/clock_0                   macrocell31         0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:sRX:RxBitCounter\/count_2
Path End       : \LabVIEW_UART:BUART:pollcount_0\/main_1
Capture Clock  : \LabVIEW_UART:BUART:pollcount_0\/clock_0
Path slack     : 1075050p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4773
-------------------------------------   ---- 
End-of-path arrival time (ps)           4773
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  1075050  RISE       1
\LabVIEW_UART:BUART:pollcount_0\/main_1        macrocell32   2833   4773  1075050  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:pollcount_0\/clock_0                   macrocell32         0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:rx_state_2\/q
Path End       : \LabVIEW_UART:BUART:rx_state_2\/main_5
Capture Clock  : \LabVIEW_UART:BUART:rx_state_2\/clock_0
Path slack     : 1075082p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4741
-------------------------------------   ---- 
End-of-path arrival time (ps)           4741
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_state_2\/clock_0                    macrocell28         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:rx_state_2\/q       macrocell28   1250   1250  1067615  RISE       1
\LabVIEW_UART:BUART:rx_state_2\/main_5  macrocell28   3491   4741  1075082  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_state_2\/clock_0                    macrocell28         0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:rx_state_1\/q
Path End       : \LabVIEW_UART:BUART:rx_state_2\/main_1
Capture Clock  : \LabVIEW_UART:BUART:rx_state_2\/clock_0
Path slack     : 1075128p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4695
-------------------------------------   ---- 
End-of-path arrival time (ps)           4695
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_state_1\/clock_0                    macrocell24         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:rx_state_1\/q       macrocell24   1250   1250  1067661  RISE       1
\LabVIEW_UART:BUART:rx_state_2\/main_1  macrocell28   3445   4695  1075128  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_state_2\/clock_0                    macrocell28         0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \LabVIEW_UART:BUART:rx_state_0\/main_8
Capture Clock  : \LabVIEW_UART:BUART:rx_state_0\/clock_0
Path slack     : 1075160p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4663
-------------------------------------   ---- 
End-of-path arrival time (ps)           4663
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1074303  RISE       1
\LabVIEW_UART:BUART:rx_state_0\/main_8         macrocell25   2723   4663  1075160  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_state_0\/clock_0                    macrocell25         0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \LabVIEW_UART:BUART:rx_state_0\/main_6
Capture Clock  : \LabVIEW_UART:BUART:rx_state_0\/clock_0
Path slack     : 1075165p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4658
-------------------------------------   ---- 
End-of-path arrival time (ps)           4658
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1074312  RISE       1
\LabVIEW_UART:BUART:rx_state_0\/main_6         macrocell25   2718   4658  1075165  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_state_0\/clock_0                    macrocell25         0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:tx_state_2\/q
Path End       : \LabVIEW_UART:BUART:txn\/main_5
Capture Clock  : \LabVIEW_UART:BUART:txn\/clock_0
Path slack     : 1075168p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4655
-------------------------------------   ---- 
End-of-path arrival time (ps)           4655
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:tx_state_2\/clock_0                    macrocell21         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:tx_state_2\/q  macrocell21   1250   1250  1065901  RISE       1
\LabVIEW_UART:BUART:txn\/main_5    macrocell18   3405   4655  1075168  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:txn\/clock_0                           macrocell18         0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \LabVIEW_UART:BUART:rx_state_2\/main_8
Capture Clock  : \LabVIEW_UART:BUART:rx_state_2\/clock_0
Path slack     : 1075175p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4649
-------------------------------------   ---- 
End-of-path arrival time (ps)           4649
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1074303  RISE       1
\LabVIEW_UART:BUART:rx_state_2\/main_8         macrocell28   2709   4649  1075175  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_state_2\/clock_0                    macrocell28         0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \LabVIEW_UART:BUART:rx_state_2\/main_6
Capture Clock  : \LabVIEW_UART:BUART:rx_state_2\/clock_0
Path slack     : 1075175p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4648
-------------------------------------   ---- 
End-of-path arrival time (ps)           4648
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1074312  RISE       1
\LabVIEW_UART:BUART:rx_state_2\/main_6         macrocell28   2708   4648  1075175  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_state_2\/clock_0                    macrocell28         0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:reset_reg\/q
Path End       : \LabVIEW_UART:BUART:txn\/main_0
Capture Clock  : \LabVIEW_UART:BUART:txn\/clock_0
Path slack     : 1075190p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4633
-------------------------------------   ---- 
End-of-path arrival time (ps)           4633
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:reset_reg\/clock_0                     macrocell17         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:reset_reg\/q  macrocell17   1250   1250  1054663  RISE       1
\LabVIEW_UART:BUART:txn\/main_0   macrocell18   3383   4633  1075190  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:txn\/clock_0                           macrocell18         0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:pollcount_0\/q
Path End       : \LabVIEW_UART:BUART:rx_state_0\/main_11
Capture Clock  : \LabVIEW_UART:BUART:rx_state_0\/clock_0
Path slack     : 1075215p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4608
-------------------------------------   ---- 
End-of-path arrival time (ps)           4608
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:pollcount_0\/clock_0                   macrocell32         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:pollcount_0\/q       macrocell32   1250   1250  1069576  RISE       1
\LabVIEW_UART:BUART:rx_state_0\/main_11  macrocell25   3358   4608  1075215  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_state_0\/clock_0                    macrocell25         0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \LabVIEW_UART:BUART:rx_state_0\/main_7
Capture Clock  : \LabVIEW_UART:BUART:rx_state_0\/clock_0
Path slack     : 1075313p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4510
-------------------------------------   ---- 
End-of-path arrival time (ps)           4510
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1074467  RISE       1
\LabVIEW_UART:BUART:rx_state_0\/main_7         macrocell25   2570   4510  1075313  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_state_0\/clock_0                    macrocell25         0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \LabVIEW_UART:BUART:rx_state_2\/main_7
Capture Clock  : \LabVIEW_UART:BUART:rx_state_2\/clock_0
Path slack     : 1075327p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4497
-------------------------------------   ---- 
End-of-path arrival time (ps)           4497
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1074467  RISE       1
\LabVIEW_UART:BUART:rx_state_2\/main_7         macrocell28   2557   4497  1075327  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_state_2\/clock_0                    macrocell28         0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:pollcount_1\/q
Path End       : \LabVIEW_UART:BUART:rx_state_0\/main_9
Capture Clock  : \LabVIEW_UART:BUART:rx_state_0\/clock_0
Path slack     : 1075399p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4425
-------------------------------------   ---- 
End-of-path arrival time (ps)           4425
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:pollcount_1\/clock_0                   macrocell31         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:pollcount_1\/q      macrocell31   1250   1250  1069757  RISE       1
\LabVIEW_UART:BUART:rx_state_0\/main_9  macrocell25   3175   4425  1075399  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_state_0\/clock_0                    macrocell25         0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:tx_state_0\/q
Path End       : \LabVIEW_UART:BUART:tx_state_0\/main_2
Capture Clock  : \LabVIEW_UART:BUART:tx_state_0\/clock_0
Path slack     : 1075651p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4172
-------------------------------------   ---- 
End-of-path arrival time (ps)           4172
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:tx_state_0\/clock_0                    macrocell20         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:tx_state_0\/q       macrocell20   1250   1250  1067319  RISE       1
\LabVIEW_UART:BUART:tx_state_0\/main_2  macrocell20   2922   4172  1075651  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:tx_state_0\/clock_0                    macrocell20         0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:tx_state_0\/q
Path End       : \LabVIEW_UART:BUART:tx_state_1\/main_2
Capture Clock  : \LabVIEW_UART:BUART:tx_state_1\/clock_0
Path slack     : 1075652p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4172
-------------------------------------   ---- 
End-of-path arrival time (ps)           4172
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:tx_state_0\/clock_0                    macrocell20         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:tx_state_0\/q       macrocell20   1250   1250  1067319  RISE       1
\LabVIEW_UART:BUART:tx_state_1\/main_2  macrocell19   2922   4172  1075652  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:tx_state_1\/clock_0                    macrocell19         0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:tx_state_0\/q
Path End       : \LabVIEW_UART:BUART:tx_bitclk\/main_1
Capture Clock  : \LabVIEW_UART:BUART:tx_bitclk\/clock_0
Path slack     : 1075652p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4172
-------------------------------------   ---- 
End-of-path arrival time (ps)           4172
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:tx_state_0\/clock_0                    macrocell20         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:tx_state_0\/q      macrocell20   1250   1250  1067319  RISE       1
\LabVIEW_UART:BUART:tx_bitclk\/main_1  macrocell22   2922   4172  1075652  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:tx_bitclk\/clock_0                     macrocell22         0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:rx_bitclk_enable\/q
Path End       : \LabVIEW_UART:BUART:rx_status_3\/main_3
Capture Clock  : \LabVIEW_UART:BUART:rx_status_3\/clock_0
Path slack     : 1075782p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4041
-------------------------------------   ---- 
End-of-path arrival time (ps)           4041
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_bitclk_enable\/clock_0              macrocell29         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:rx_bitclk_enable\/q  macrocell29   1250   1250  1072362  RISE       1
\LabVIEW_UART:BUART:rx_status_3\/main_3  macrocell33   2791   4041  1075782  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_status_3\/clock_0                   macrocell33         0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:tx_state_1\/q
Path End       : \LabVIEW_UART:BUART:tx_state_1\/main_1
Capture Clock  : \LabVIEW_UART:BUART:tx_state_1\/clock_0
Path slack     : 1075784p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4039
-------------------------------------   ---- 
End-of-path arrival time (ps)           4039
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:tx_state_1\/clock_0                    macrocell19         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:tx_state_1\/q       macrocell19   1250   1250  1067460  RISE       1
\LabVIEW_UART:BUART:tx_state_1\/main_1  macrocell19   2789   4039  1075784  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:tx_state_1\/clock_0                    macrocell19         0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:tx_state_1\/q
Path End       : \LabVIEW_UART:BUART:tx_bitclk\/main_0
Capture Clock  : \LabVIEW_UART:BUART:tx_bitclk\/clock_0
Path slack     : 1075784p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4039
-------------------------------------   ---- 
End-of-path arrival time (ps)           4039
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:tx_state_1\/clock_0                    macrocell19         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:tx_state_1\/q      macrocell19   1250   1250  1067460  RISE       1
\LabVIEW_UART:BUART:tx_bitclk\/main_0  macrocell22   2789   4039  1075784  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:tx_bitclk\/clock_0                     macrocell22         0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:tx_state_1\/q
Path End       : \LabVIEW_UART:BUART:tx_state_0\/main_1
Capture Clock  : \LabVIEW_UART:BUART:tx_state_0\/clock_0
Path slack     : 1075792p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4031
-------------------------------------   ---- 
End-of-path arrival time (ps)           4031
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:tx_state_1\/clock_0                    macrocell19         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:tx_state_1\/q       macrocell19   1250   1250  1067460  RISE       1
\LabVIEW_UART:BUART:tx_state_0\/main_1  macrocell20   2781   4031  1075792  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:tx_state_0\/clock_0                    macrocell20         0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:tx_bitclk\/q
Path End       : \LabVIEW_UART:BUART:tx_state_0\/main_6
Capture Clock  : \LabVIEW_UART:BUART:tx_state_0\/clock_0
Path slack     : 1075798p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4026
-------------------------------------   ---- 
End-of-path arrival time (ps)           4026
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:tx_bitclk\/clock_0                     macrocell22         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:tx_bitclk\/q        macrocell22   1250   1250  1073962  RISE       1
\LabVIEW_UART:BUART:tx_state_0\/main_6  macrocell20   2776   4026  1075798  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:tx_state_0\/clock_0                    macrocell20         0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:tx_bitclk\/q
Path End       : \LabVIEW_UART:BUART:tx_state_1\/main_6
Capture Clock  : \LabVIEW_UART:BUART:tx_state_1\/clock_0
Path slack     : 1075809p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4015
-------------------------------------   ---- 
End-of-path arrival time (ps)           4015
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:tx_bitclk\/clock_0                     macrocell22         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:tx_bitclk\/q        macrocell22   1250   1250  1073962  RISE       1
\LabVIEW_UART:BUART:tx_state_1\/main_6  macrocell19   2765   4015  1075809  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:tx_state_1\/clock_0                    macrocell19         0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:rx_bitclk_enable\/q
Path End       : \LabVIEW_UART:BUART:rx_load_fifo\/main_3
Capture Clock  : \LabVIEW_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1075811p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4012
-------------------------------------   ---- 
End-of-path arrival time (ps)           4012
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_bitclk_enable\/clock_0              macrocell29         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:rx_bitclk_enable\/q   macrocell29   1250   1250  1072362  RISE       1
\LabVIEW_UART:BUART:rx_load_fifo\/main_3  macrocell26   2762   4012  1075811  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_load_fifo\/clock_0                  macrocell26         0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:rx_bitclk_enable\/q
Path End       : \LabVIEW_UART:BUART:rx_state_3\/main_3
Capture Clock  : \LabVIEW_UART:BUART:rx_state_3\/clock_0
Path slack     : 1075811p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4012
-------------------------------------   ---- 
End-of-path arrival time (ps)           4012
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_bitclk_enable\/clock_0              macrocell29         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:rx_bitclk_enable\/q  macrocell29   1250   1250  1072362  RISE       1
\LabVIEW_UART:BUART:rx_state_3\/main_3   macrocell27   2762   4012  1075811  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_state_3\/clock_0                    macrocell27         0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:pollcount_0\/q
Path End       : \LabVIEW_UART:BUART:pollcount_1\/main_5
Capture Clock  : \LabVIEW_UART:BUART:pollcount_1\/clock_0
Path slack     : 1075941p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3882
-------------------------------------   ---- 
End-of-path arrival time (ps)           3882
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:pollcount_0\/clock_0                   macrocell32         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:pollcount_0\/q       macrocell32   1250   1250  1069576  RISE       1
\LabVIEW_UART:BUART:pollcount_1\/main_5  macrocell31   2632   3882  1075941  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:pollcount_1\/clock_0                   macrocell31         0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:pollcount_0\/q
Path End       : \LabVIEW_UART:BUART:pollcount_0\/main_4
Capture Clock  : \LabVIEW_UART:BUART:pollcount_0\/clock_0
Path slack     : 1075941p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3882
-------------------------------------   ---- 
End-of-path arrival time (ps)           3882
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:pollcount_0\/clock_0                   macrocell32         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:pollcount_0\/q       macrocell32   1250   1250  1069576  RISE       1
\LabVIEW_UART:BUART:pollcount_0\/main_4  macrocell32   2632   3882  1075941  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:pollcount_0\/clock_0                   macrocell32         0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:pollcount_0\/q
Path End       : \LabVIEW_UART:BUART:rx_status_3\/main_8
Capture Clock  : \LabVIEW_UART:BUART:rx_status_3\/clock_0
Path slack     : 1075941p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3882
-------------------------------------   ---- 
End-of-path arrival time (ps)           3882
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:pollcount_0\/clock_0                   macrocell32         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:pollcount_0\/q       macrocell32   1250   1250  1069576  RISE       1
\LabVIEW_UART:BUART:rx_status_3\/main_8  macrocell33   2632   3882  1075941  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_status_3\/clock_0                   macrocell33         0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:tx_state_2\/q
Path End       : \LabVIEW_UART:BUART:tx_state_2\/main_4
Capture Clock  : \LabVIEW_UART:BUART:tx_state_2\/clock_0
Path slack     : 1075949p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3875
-------------------------------------   ---- 
End-of-path arrival time (ps)           3875
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:tx_state_2\/clock_0                    macrocell21         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:tx_state_2\/q       macrocell21   1250   1250  1065901  RISE       1
\LabVIEW_UART:BUART:tx_state_2\/main_4  macrocell21   2625   3875  1075949  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:tx_state_2\/clock_0                    macrocell21         0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:tx_mark\/q
Path End       : \LabVIEW_UART:BUART:tx_mark\/main_1
Capture Clock  : \LabVIEW_UART:BUART:tx_mark\/clock_0
Path slack     : 1076273p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3550
-------------------------------------   ---- 
End-of-path arrival time (ps)           3550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:tx_mark\/clock_0                       macrocell23         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:tx_mark\/q       macrocell23   1250   1250  1076273  RISE       1
\LabVIEW_UART:BUART:tx_mark\/main_1  macrocell23   2300   3550  1076273  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:tx_mark\/clock_0                       macrocell23         0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:txn\/q
Path End       : \LabVIEW_UART:BUART:txn\/main_1
Capture Clock  : \LabVIEW_UART:BUART:txn\/clock_0
Path slack     : 1076279p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3545
-------------------------------------   ---- 
End-of-path arrival time (ps)           3545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:txn\/clock_0                           macrocell18         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:txn\/q       macrocell18   1250   1250  1076279  RISE       1
\LabVIEW_UART:BUART:txn\/main_1  macrocell18   2295   3545  1076279  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:txn\/clock_0                           macrocell18         0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:pollcount_1\/q
Path End       : \LabVIEW_UART:BUART:pollcount_1\/main_3
Capture Clock  : \LabVIEW_UART:BUART:pollcount_1\/clock_0
Path slack     : 1076282p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3541
-------------------------------------   ---- 
End-of-path arrival time (ps)           3541
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:pollcount_1\/clock_0                   macrocell31         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:pollcount_1\/q       macrocell31   1250   1250  1069757  RISE       1
\LabVIEW_UART:BUART:pollcount_1\/main_3  macrocell31   2291   3541  1076282  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:pollcount_1\/clock_0                   macrocell31         0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:pollcount_1\/q
Path End       : \LabVIEW_UART:BUART:rx_status_3\/main_6
Capture Clock  : \LabVIEW_UART:BUART:rx_status_3\/clock_0
Path slack     : 1076282p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3541
-------------------------------------   ---- 
End-of-path arrival time (ps)           3541
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:pollcount_1\/clock_0                   macrocell31         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:pollcount_1\/q       macrocell31   1250   1250  1069757  RISE       1
\LabVIEW_UART:BUART:rx_status_3\/main_6  macrocell33   2291   3541  1076282  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_status_3\/clock_0                   macrocell33         0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:rx_address_detected\/q
Path End       : \LabVIEW_UART:BUART:rx_address_detected\/main_1
Capture Clock  : \LabVIEW_UART:BUART:rx_address_detected\/clock_0
Path slack     : 1076325p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3498
-------------------------------------   ---- 
End-of-path arrival time (ps)           3498
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_address_detected\/clock_0           macrocell34         0      0  RISE       1

Data path
pin name                                         model name   delay     AT    slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:rx_address_detected\/q       macrocell34   1250   1250  1076325  RISE       1
\LabVIEW_UART:BUART:rx_address_detected\/main_1  macrocell34   2248   3498  1076325  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_address_detected\/clock_0           macrocell34         0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:rx_last\/q
Path End       : \LabVIEW_UART:BUART:rx_state_2\/main_10
Capture Clock  : \LabVIEW_UART:BUART:rx_state_2\/clock_0
Path slack     : 1076331p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3492
-------------------------------------   ---- 
End-of-path arrival time (ps)           3492
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_last\/clock_0                       macrocell35         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:rx_last\/q           macrocell35   1250   1250  1076331  RISE       1
\LabVIEW_UART:BUART:rx_state_2\/main_10  macrocell28   2242   3492  1076331  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_state_2\/clock_0                    macrocell28         0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:reset_reg\/q
Path End       : \LabVIEW_UART:BUART:sRX:RxBitCounter\/reset
Capture Clock  : \LabVIEW_UART:BUART:sRX:RxBitCounter\/clock
Path slack     : 1077864p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Recovery time                                                                  0
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1083333

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5470
-------------------------------------   ---- 
End-of-path arrival time (ps)           5470
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:reset_reg\/clock_0                     macrocell17         0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:reset_reg\/q             macrocell17   1250   1250  1054663  RISE       1
\LabVIEW_UART:BUART:sRX:RxBitCounter\/reset  count7cell    4220   5470  1077864  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:reset_reg\/q
Path End       : \LabVIEW_UART:BUART:sRX:RxSts\/reset
Capture Clock  : \LabVIEW_UART:BUART:sRX:RxSts\/clock
Path slack     : 1078685p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Recovery time                                                                  0
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1083333

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4649
-------------------------------------   ---- 
End-of-path arrival time (ps)           4649
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:reset_reg\/clock_0                     macrocell17         0      0  RISE       1

Data path
pin name                              model name    delay     AT    slack  edge  Fanout
------------------------------------  ------------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:reset_reg\/q      macrocell17    1250   1250  1054663  RISE       1
\LabVIEW_UART:BUART:sRX:RxSts\/reset  statusicell2   3399   4649  1078685  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:sRX:RxSts\/clock                       statusicell2        0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:rx_status_3\/q
Path End       : \LabVIEW_UART:BUART:sRX:RxSts\/status_3
Capture Clock  : \LabVIEW_UART:BUART:sRX:RxSts\/clock
Path slack     : 1079248p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                  -500
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1082833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3585
-------------------------------------   ---- 
End-of-path arrival time (ps)           3585
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_status_3\/clock_0                   macrocell33         0      0  RISE       1

Data path
pin name                                 model name    delay     AT    slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:rx_status_3\/q       macrocell33    1250   1250  1079248  RISE       1
\LabVIEW_UART:BUART:sRX:RxSts\/status_3  statusicell2   2335   3585  1079248  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:sRX:RxSts\/clock                       statusicell2        0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

