// Design a module that assigns the output to the input
module wire_assign( input in, output out );
// assign out to in
module wire_assign_out_to_in( input in, output out ) {
  out = in;
}

// Design a module that assigns the output to the input
module wire_assign_in_to_out( input in, output out ) {
  out = in;
}

// Design a module that assigns the output to the input
module wire_assign_out_to_in_2( input in, output out ) {
  out = in;
}

// Design a module that assigns the output to the input
module wire_assign_in_to_out_2( input in, output out ) {
  out = in;
}

// Design a module that assigns the output to the input
module wire_assign_out_to_in_3( input in, output out ) {
  out = in;
}

//endmodule
