{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1511095451963 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1511095451966 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 19 12:44:11 2017 " "Processing started: Sun Nov 19 12:44:11 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1511095451966 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511095451966 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off vu_meter -c vu_meter " "Command: quartus_map --read_settings_files=on --write_settings_files=off vu_meter -c vu_meter" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511095451966 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1511095452431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triggen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file triggen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 triggen-rtl " "Found design unit 1: triggen-rtl" {  } { { "triggen.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/triggen.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511095459700 ""} { "Info" "ISGN_ENTITY_NAME" "1 triggen " "Found entity 1: triggen" {  } { { "triggen.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/triggen.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511095459700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511095459700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "plotspec.vhd 2 1 " "Found 2 design units, including 1 entities, in source file plotspec.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 plotspec-Behavioral " "Found design unit 1: plotspec-Behavioral" {  } { { "plotspec.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/plotspec.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511095459700 ""} { "Info" "ISGN_ENTITY_NAME" "1 plotspec " "Found entity 1: plotspec" {  } { { "plotspec.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/plotspec.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511095459700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511095459700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fft-Behavioral " "Found design unit 1: fft-Behavioral" {  } { { "fft.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/fft.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511095459701 ""} { "Info" "ISGN_ENTITY_NAME" "1 fft " "Found entity 1: fft" {  } { { "fft.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/fft.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511095459701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511095459701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fake_plotspec.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fake_plotspec.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fake_plotspec-Behavioral " "Found design unit 1: fake_plotspec-Behavioral" {  } { { "fake_plotspec.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/fake_plotspec.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511095459702 ""} { "Info" "ISGN_ENTITY_NAME" "1 fake_plotspec " "Found entity 1: fake_plotspec" {  } { { "fake_plotspec.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/fake_plotspec.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511095459702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511095459702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fake_dac.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fake_dac.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fake_dac-Behavioral " "Found design unit 1: fake_dac-Behavioral" {  } { { "fake_dac.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/fake_dac.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511095459709 ""} { "Info" "ISGN_ENTITY_NAME" "1 fake_dac " "Found entity 1: fake_dac" {  } { { "fake_dac.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/fake_dac.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511095459709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511095459709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "calcspec.vhd 2 1 " "Found 2 design units, including 1 entities, in source file calcspec.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 calcspec-Behavioral " "Found design unit 1: calcspec-Behavioral" {  } { { "calcspec.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/calcspec.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511095459710 ""} { "Info" "ISGN_ENTITY_NAME" "1 calcspec " "Found entity 1: calcspec" {  } { { "calcspec.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/calcspec.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511095459710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511095459710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "math/sqrt.vhd 2 1 " "Found 2 design units, including 1 entities, in source file math/sqrt.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sqrt-SYN " "Found design unit 1: sqrt-SYN" {  } { { "MATH/sqrt.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/MATH/sqrt.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511095459711 ""} { "Info" "ISGN_ENTITY_NAME" "1 sqrt " "Found entity 1: sqrt" {  } { { "MATH/sqrt.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/MATH/sqrt.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511095459711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511095459711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "math/int2fp.vhd 20 10 " "Found 20 design units, including 10 entities, in source file math/int2fp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 int2fp_altbarrel_shift_uvf-RTL " "Found design unit 1: int2fp_altbarrel_shift_uvf-RTL" {  } { { "MATH/int2fp.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/MATH/int2fp.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511095459738 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 int2fp_altpriority_encoder_3v7-RTL " "Found design unit 2: int2fp_altpriority_encoder_3v7-RTL" {  } { { "MATH/int2fp.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/MATH/int2fp.vhd" 329 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511095459738 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 int2fp_altpriority_encoder_3e8-RTL " "Found design unit 3: int2fp_altpriority_encoder_3e8-RTL" {  } { { "MATH/int2fp.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/MATH/int2fp.vhd" 354 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511095459738 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 int2fp_altpriority_encoder_6v7-RTL " "Found design unit 4: int2fp_altpriority_encoder_6v7-RTL" {  } { { "MATH/int2fp.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/MATH/int2fp.vhd" 375 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511095459738 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 int2fp_altpriority_encoder_6e8-RTL " "Found design unit 5: int2fp_altpriority_encoder_6e8-RTL" {  } { { "MATH/int2fp.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/MATH/int2fp.vhd" 437 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511095459738 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 int2fp_altpriority_encoder_bv7-RTL " "Found design unit 6: int2fp_altpriority_encoder_bv7-RTL" {  } { { "MATH/int2fp.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/MATH/int2fp.vhd" 490 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511095459738 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 int2fp_altpriority_encoder_be8-RTL " "Found design unit 7: int2fp_altpriority_encoder_be8-RTL" {  } { { "MATH/int2fp.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/MATH/int2fp.vhd" 558 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511095459738 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 int2fp_altpriority_encoder_rb6-RTL " "Found design unit 8: int2fp_altpriority_encoder_rb6-RTL" {  } { { "MATH/int2fp.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/MATH/int2fp.vhd" 617 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511095459738 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 int2fp_altfp_convert_p1n-RTL " "Found design unit 9: int2fp_altfp_convert_p1n-RTL" {  } { { "MATH/int2fp.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/MATH/int2fp.vhd" 684 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511095459738 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "10 int2fp-RTL " "Found design unit 10: int2fp-RTL" {  } { { "MATH/int2fp.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/MATH/int2fp.vhd" 1081 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511095459738 ""} { "Info" "ISGN_ENTITY_NAME" "1 int2fp_altbarrel_shift_uvf " "Found entity 1: int2fp_altbarrel_shift_uvf" {  } { { "MATH/int2fp.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/MATH/int2fp.vhd" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511095459738 ""} { "Info" "ISGN_ENTITY_NAME" "2 int2fp_altpriority_encoder_3v7 " "Found entity 2: int2fp_altpriority_encoder_3v7" {  } { { "MATH/int2fp.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/MATH/int2fp.vhd" 321 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511095459738 ""} { "Info" "ISGN_ENTITY_NAME" "3 int2fp_altpriority_encoder_3e8 " "Found entity 3: int2fp_altpriority_encoder_3e8" {  } { { "MATH/int2fp.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/MATH/int2fp.vhd" 345 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511095459738 ""} { "Info" "ISGN_ENTITY_NAME" "4 int2fp_altpriority_encoder_6v7 " "Found entity 4: int2fp_altpriority_encoder_6v7" {  } { { "MATH/int2fp.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/MATH/int2fp.vhd" 367 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511095459738 ""} { "Info" "ISGN_ENTITY_NAME" "5 int2fp_altpriority_encoder_6e8 " "Found entity 5: int2fp_altpriority_encoder_6e8" {  } { { "MATH/int2fp.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/MATH/int2fp.vhd" 428 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511095459738 ""} { "Info" "ISGN_ENTITY_NAME" "6 int2fp_altpriority_encoder_bv7 " "Found entity 6: int2fp_altpriority_encoder_bv7" {  } { { "MATH/int2fp.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/MATH/int2fp.vhd" 482 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511095459738 ""} { "Info" "ISGN_ENTITY_NAME" "7 int2fp_altpriority_encoder_be8 " "Found entity 7: int2fp_altpriority_encoder_be8" {  } { { "MATH/int2fp.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/MATH/int2fp.vhd" 549 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511095459738 ""} { "Info" "ISGN_ENTITY_NAME" "8 int2fp_altpriority_encoder_rb6 " "Found entity 8: int2fp_altpriority_encoder_rb6" {  } { { "MATH/int2fp.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/MATH/int2fp.vhd" 609 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511095459738 ""} { "Info" "ISGN_ENTITY_NAME" "9 int2fp_altfp_convert_p1n " "Found entity 9: int2fp_altfp_convert_p1n" {  } { { "MATH/int2fp.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/MATH/int2fp.vhd" 675 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511095459738 ""} { "Info" "ISGN_ENTITY_NAME" "10 int2fp " "Found entity 10: int2fp" {  } { { "MATH/int2fp.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/MATH/int2fp.vhd" 1071 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511095459738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511095459738 ""}
{ "Warning" "WSGN_OUTDATED_CLEARBOX" "D:/FPGA/DE2_sound/vu_meter/MATH/fplog.vhd D:/FPGA/DE2_sound/vu_meter/db/fplog.vhd " "Clear box output file D:/FPGA/DE2_sound/vu_meter/MATH/fplog.vhd is not compatible with the current compile. Used regenerated output file D:/FPGA/DE2_sound/vu_meter/db/fplog.vhd for elaboration" {  } {  } 0 12136 "Clear box output file %1!s! is not compatible with the current compile. Used regenerated output file %2!s! for elaboration" 0 0 "Analysis & Synthesis" 0 -1 1511095459841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/fplog.vhd 66 33 " "Found 66 design units, including 33 entities, in source file db/fplog.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fplog_altbarrel_shift_05e-RTL " "Found design unit 1: fplog_altbarrel_shift_05e-RTL" {  } { { "db/fplog.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/db/fplog.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511095459850 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 fplog_altbarrel_shift_8ib-RTL " "Found design unit 2: fplog_altbarrel_shift_8ib-RTL" {  } { { "db/fplog.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/db/fplog.vhd" 315 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511095459850 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 fplog_altbarrel_shift_j8e-RTL " "Found design unit 3: fplog_altbarrel_shift_j8e-RTL" {  } { { "db/fplog.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/db/fplog.vhd" 583 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511095459850 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 fplog_altfp_log_and_or_f9b-RTL " "Found design unit 4: fplog_altfp_log_and_or_f9b-RTL" {  } { { "db/fplog.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/db/fplog.vhd" 840 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511095459850 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 fplog_altfp_log_and_or_t6b-RTL " "Found design unit 5: fplog_altfp_log_and_or_t6b-RTL" {  } { { "db/fplog.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/db/fplog.vhd" 958 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511095459850 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 fplog_altfp_log_and_or_a8b-RTL " "Found design unit 6: fplog_altfp_log_and_or_a8b-RTL" {  } { { "db/fplog.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/db/fplog.vhd" 1076 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511095459850 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 fplog_altfp_log_csa_s0e-RTL " "Found design unit 7: fplog_altfp_log_csa_s0e-RTL" {  } { { "db/fplog.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/db/fplog.vhd" 1292 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511095459850 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 fplog_altfp_log_csa_k0e-RTL " "Found design unit 8: fplog_altfp_log_csa_k0e-RTL" {  } { { "db/fplog.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/db/fplog.vhd" 1419 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511095459850 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 fplog_altfp_log_csa_0nc-RTL " "Found design unit 9: fplog_altfp_log_csa_0nc-RTL" {  } { { "db/fplog.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/db/fplog.vhd" 1543 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511095459850 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "10 fplog_altfp_log_csa_d4b-RTL " "Found design unit 10: fplog_altfp_log_csa_d4b-RTL" {  } { { "db/fplog.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/db/fplog.vhd" 1609 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511095459850 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "11 fplog_altfp_log_csa_umc-RTL " "Found design unit 11: fplog_altfp_log_csa_umc-RTL" {  } { { "db/fplog.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/db/fplog.vhd" 1675 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511095459850 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "12 fplog_altfp_log_csa_nlf-RTL " "Found design unit 12: fplog_altfp_log_csa_nlf-RTL" {  } { { "db/fplog.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/db/fplog.vhd" 1744 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511095459850 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "13 fplog_altfp_log_csa_8kf-RTL " "Found design unit 13: fplog_altfp_log_csa_8kf-RTL" {  } { { "db/fplog.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/db/fplog.vhd" 1817 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511095459850 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "14 fplog_altfp_log_csa_r0e-RTL " "Found design unit 14: fplog_altfp_log_csa_r0e-RTL" {  } { { "db/fplog.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/db/fplog.vhd" 1894 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511095459850 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "15 fplog_altfp_log_csa_o0e-RTL " "Found design unit 15: fplog_altfp_log_csa_o0e-RTL" {  } { { "db/fplog.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/db/fplog.vhd" 2021 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511095459850 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "16 fplog_altfp_log_csa_l1e-RTL " "Found design unit 16: fplog_altfp_log_csa_l1e-RTL" {  } { { "db/fplog.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/db/fplog.vhd" 2148 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511095459850 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "17 fplog_altfp_log_csa_s1e-RTL " "Found design unit 17: fplog_altfp_log_csa_s1e-RTL" {  } { { "db/fplog.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/db/fplog.vhd" 2275 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511095459850 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "18 fplog_altfp_log_csa_p1e-RTL " "Found design unit 18: fplog_altfp_log_csa_p1e-RTL" {  } { { "db/fplog.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/db/fplog.vhd" 2402 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511095459850 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "19 fplog_range_reduction_c2e-RTL " "Found design unit 19: fplog_range_reduction_c2e-RTL" {  } { { "db/fplog.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/db/fplog.vhd" 2526 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511095459850 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "20 fplog_altpriority_encoder_3v7-RTL " "Found design unit 20: fplog_altpriority_encoder_3v7-RTL" {  } { { "db/fplog.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/db/fplog.vhd" 3478 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511095459850 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "21 fplog_altpriority_encoder_3e8-RTL " "Found design unit 21: fplog_altpriority_encoder_3e8-RTL" {  } { { "db/fplog.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/db/fplog.vhd" 3503 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511095459850 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "22 fplog_altpriority_encoder_6v7-RTL " "Found design unit 22: fplog_altpriority_encoder_6v7-RTL" {  } { { "db/fplog.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/db/fplog.vhd" 3524 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511095459850 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "23 fplog_altpriority_encoder_6e8-RTL " "Found design unit 23: fplog_altpriority_encoder_6e8-RTL" {  } { { "db/fplog.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/db/fplog.vhd" 3586 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511095459850 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "24 fplog_altpriority_encoder_bv7-RTL " "Found design unit 24: fplog_altpriority_encoder_bv7-RTL" {  } { { "db/fplog.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/db/fplog.vhd" 3639 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511095459850 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "25 fplog_altpriority_encoder_be8-RTL " "Found design unit 25: fplog_altpriority_encoder_be8-RTL" {  } { { "db/fplog.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/db/fplog.vhd" 3707 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511095459850 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "26 fplog_altpriority_encoder_r08-RTL " "Found design unit 26: fplog_altpriority_encoder_r08-RTL" {  } { { "db/fplog.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/db/fplog.vhd" 3766 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511095459850 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "27 fplog_altpriority_encoder_rf8-RTL " "Found design unit 27: fplog_altpriority_encoder_rf8-RTL" {  } { { "db/fplog.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/db/fplog.vhd" 3834 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511095459850 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "28 fplog_altpriority_encoder_tv8-RTL " "Found design unit 28: fplog_altpriority_encoder_tv8-RTL" {  } { { "db/fplog.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/db/fplog.vhd" 3893 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511095459850 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "29 fplog_altpriority_encoder_te9-RTL " "Found design unit 29: fplog_altpriority_encoder_te9-RTL" {  } { { "db/fplog.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/db/fplog.vhd" 3961 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511095459850 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "30 fplog_altpriority_encoder_uja-RTL " "Found design unit 30: fplog_altpriority_encoder_uja-RTL" {  } { { "db/fplog.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/db/fplog.vhd" 4023 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511095459850 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "31 fplog_altpriority_encoder_q08-RTL " "Found design unit 31: fplog_altpriority_encoder_q08-RTL" {  } { { "db/fplog.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/db/fplog.vhd" 4105 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511095459850 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "32 fplog_altfp_log_n6b-RTL " "Found design unit 32: fplog_altfp_log_n6b-RTL" {  } { { "db/fplog.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/db/fplog.vhd" 4177 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511095459850 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "33 fplog-RTL " "Found design unit 33: fplog-RTL" {  } { { "db/fplog.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/db/fplog.vhd" 7380 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511095459850 ""} { "Info" "ISGN_ENTITY_NAME" "1 fplog_altbarrel_shift_05e " "Found entity 1: fplog_altbarrel_shift_05e" {  } { { "db/fplog.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/db/fplog.vhd" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511095459850 ""} { "Info" "ISGN_ENTITY_NAME" "2 fplog_altbarrel_shift_8ib " "Found entity 2: fplog_altbarrel_shift_8ib" {  } { { "db/fplog.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/db/fplog.vhd" 306 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511095459850 ""} { "Info" "ISGN_ENTITY_NAME" "3 fplog_altbarrel_shift_j8e " "Found entity 3: fplog_altbarrel_shift_j8e" {  } { { "db/fplog.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/db/fplog.vhd" 571 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511095459850 ""} { "Info" "ISGN_ENTITY_NAME" "4 fplog_altfp_log_and_or_f9b " "Found entity 4: fplog_altfp_log_and_or_f9b" {  } { { "db/fplog.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/db/fplog.vhd" 829 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511095459850 ""} { "Info" "ISGN_ENTITY_NAME" "5 fplog_altfp_log_and_or_t6b " "Found entity 5: fplog_altfp_log_and_or_t6b" {  } { { "db/fplog.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/db/fplog.vhd" 947 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511095459850 ""} { "Info" "ISGN_ENTITY_NAME" "6 fplog_altfp_log_and_or_a8b " "Found entity 6: fplog_altfp_log_and_or_a8b" {  } { { "db/fplog.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/db/fplog.vhd" 1065 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511095459850 ""} { "Info" "ISGN_ENTITY_NAME" "7 fplog_altfp_log_csa_s0e " "Found entity 7: fplog_altfp_log_csa_s0e" {  } { { "db/fplog.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/db/fplog.vhd" 1280 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511095459850 ""} { "Info" "ISGN_ENTITY_NAME" "8 fplog_altfp_log_csa_k0e " "Found entity 8: fplog_altfp_log_csa_k0e" {  } { { "db/fplog.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/db/fplog.vhd" 1407 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511095459850 ""} { "Info" "ISGN_ENTITY_NAME" "9 fplog_altfp_log_csa_0nc " "Found entity 9: fplog_altfp_log_csa_0nc" {  } { { "db/fplog.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/db/fplog.vhd" 1534 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511095459850 ""} { "Info" "ISGN_ENTITY_NAME" "10 fplog_altfp_log_csa_d4b " "Found entity 10: fplog_altfp_log_csa_d4b" {  } { { "db/fplog.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/db/fplog.vhd" 1600 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511095459850 ""} { "Info" "ISGN_ENTITY_NAME" "11 fplog_altfp_log_csa_umc " "Found entity 11: fplog_altfp_log_csa_umc" {  } { { "db/fplog.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/db/fplog.vhd" 1666 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511095459850 ""} { "Info" "ISGN_ENTITY_NAME" "12 fplog_altfp_log_csa_nlf " "Found entity 12: fplog_altfp_log_csa_nlf" {  } { { "db/fplog.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/db/fplog.vhd" 1732 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511095459850 ""} { "Info" "ISGN_ENTITY_NAME" "13 fplog_altfp_log_csa_8kf " "Found entity 13: fplog_altfp_log_csa_8kf" {  } { { "db/fplog.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/db/fplog.vhd" 1805 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511095459850 ""} { "Info" "ISGN_ENTITY_NAME" "14 fplog_altfp_log_csa_r0e " "Found entity 14: fplog_altfp_log_csa_r0e" {  } { { "db/fplog.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/db/fplog.vhd" 1882 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511095459850 ""} { "Info" "ISGN_ENTITY_NAME" "15 fplog_altfp_log_csa_o0e " "Found entity 15: fplog_altfp_log_csa_o0e" {  } { { "db/fplog.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/db/fplog.vhd" 2009 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511095459850 ""} { "Info" "ISGN_ENTITY_NAME" "16 fplog_altfp_log_csa_l1e " "Found entity 16: fplog_altfp_log_csa_l1e" {  } { { "db/fplog.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/db/fplog.vhd" 2136 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511095459850 ""} { "Info" "ISGN_ENTITY_NAME" "17 fplog_altfp_log_csa_s1e " "Found entity 17: fplog_altfp_log_csa_s1e" {  } { { "db/fplog.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/db/fplog.vhd" 2263 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511095459850 ""} { "Info" "ISGN_ENTITY_NAME" "18 fplog_altfp_log_csa_p1e " "Found entity 18: fplog_altfp_log_csa_p1e" {  } { { "db/fplog.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/db/fplog.vhd" 2390 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511095459850 ""} { "Info" "ISGN_ENTITY_NAME" "19 fplog_range_reduction_c2e " "Found entity 19: fplog_range_reduction_c2e" {  } { { "db/fplog.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/db/fplog.vhd" 2513 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511095459850 ""} { "Info" "ISGN_ENTITY_NAME" "20 fplog_altpriority_encoder_3v7 " "Found entity 20: fplog_altpriority_encoder_3v7" {  } { { "db/fplog.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/db/fplog.vhd" 3470 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511095459850 ""} { "Info" "ISGN_ENTITY_NAME" "21 fplog_altpriority_encoder_3e8 " "Found entity 21: fplog_altpriority_encoder_3e8" {  } { { "db/fplog.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/db/fplog.vhd" 3494 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511095459850 ""} { "Info" "ISGN_ENTITY_NAME" "22 fplog_altpriority_encoder_6v7 " "Found entity 22: fplog_altpriority_encoder_6v7" {  } { { "db/fplog.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/db/fplog.vhd" 3516 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511095459850 ""} { "Info" "ISGN_ENTITY_NAME" "23 fplog_altpriority_encoder_6e8 " "Found entity 23: fplog_altpriority_encoder_6e8" {  } { { "db/fplog.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/db/fplog.vhd" 3577 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511095459850 ""} { "Info" "ISGN_ENTITY_NAME" "24 fplog_altpriority_encoder_bv7 " "Found entity 24: fplog_altpriority_encoder_bv7" {  } { { "db/fplog.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/db/fplog.vhd" 3631 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511095459850 ""} { "Info" "ISGN_ENTITY_NAME" "25 fplog_altpriority_encoder_be8 " "Found entity 25: fplog_altpriority_encoder_be8" {  } { { "db/fplog.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/db/fplog.vhd" 3698 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511095459850 ""} { "Info" "ISGN_ENTITY_NAME" "26 fplog_altpriority_encoder_r08 " "Found entity 26: fplog_altpriority_encoder_r08" {  } { { "db/fplog.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/db/fplog.vhd" 3758 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511095459850 ""} { "Info" "ISGN_ENTITY_NAME" "27 fplog_altpriority_encoder_rf8 " "Found entity 27: fplog_altpriority_encoder_rf8" {  } { { "db/fplog.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/db/fplog.vhd" 3825 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511095459850 ""} { "Info" "ISGN_ENTITY_NAME" "28 fplog_altpriority_encoder_tv8 " "Found entity 28: fplog_altpriority_encoder_tv8" {  } { { "db/fplog.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/db/fplog.vhd" 3885 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511095459850 ""} { "Info" "ISGN_ENTITY_NAME" "29 fplog_altpriority_encoder_te9 " "Found entity 29: fplog_altpriority_encoder_te9" {  } { { "db/fplog.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/db/fplog.vhd" 3952 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511095459850 ""} { "Info" "ISGN_ENTITY_NAME" "30 fplog_altpriority_encoder_uja " "Found entity 30: fplog_altpriority_encoder_uja" {  } { { "db/fplog.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/db/fplog.vhd" 4012 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511095459850 ""} { "Info" "ISGN_ENTITY_NAME" "31 fplog_altpriority_encoder_q08 " "Found entity 31: fplog_altpriority_encoder_q08" {  } { { "db/fplog.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/db/fplog.vhd" 4097 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511095459850 ""} { "Info" "ISGN_ENTITY_NAME" "32 fplog_altfp_log_n6b " "Found entity 32: fplog_altfp_log_n6b" {  } { { "db/fplog.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/db/fplog.vhd" 4166 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511095459850 ""} { "Info" "ISGN_ENTITY_NAME" "33 fplog " "Found entity 33: fplog" {  } { { "db/fplog.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/db/fplog.vhd" 7368 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511095459850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511095459850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "math/fp2int.vhd 6 3 " "Found 6 design units, including 3 entities, in source file math/fp2int.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fp2int_altbarrel_shift_40g-RTL " "Found design unit 1: fp2int_altbarrel_shift_40g-RTL" {  } { { "MATH/fp2int.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/MATH/fp2int.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511095459879 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 fp2int_altfp_convert_p1n-RTL " "Found design unit 2: fp2int_altfp_convert_p1n-RTL" {  } { { "MATH/fp2int.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/MATH/fp2int.vhd" 406 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511095459879 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 fp2int-RTL " "Found design unit 3: fp2int-RTL" {  } { { "MATH/fp2int.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/MATH/fp2int.vhd" 1762 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511095459879 ""} { "Info" "ISGN_ENTITY_NAME" "1 fp2int_altbarrel_shift_40g " "Found entity 1: fp2int_altbarrel_shift_40g" {  } { { "MATH/fp2int.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/MATH/fp2int.vhd" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511095459879 ""} { "Info" "ISGN_ENTITY_NAME" "2 fp2int_altfp_convert_p1n " "Found entity 2: fp2int_altfp_convert_p1n" {  } { { "MATH/fp2int.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/MATH/fp2int.vhd" 397 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511095459879 ""} { "Info" "ISGN_ENTITY_NAME" "3 fp2int " "Found entity 3: fp2int" {  } { { "MATH/fp2int.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/MATH/fp2int.vhd" 1752 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511095459879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511095459879 ""}
{ "Warning" "WSGN_OUTDATED_CLEARBOX" "D:/FPGA/DE2_sound/vu_meter/MATH/fp_mult.vhd D:/FPGA/DE2_sound/vu_meter/db/fp_mult.vhd " "Clear box output file D:/FPGA/DE2_sound/vu_meter/MATH/fp_mult.vhd is not compatible with the current compile. Used regenerated output file D:/FPGA/DE2_sound/vu_meter/db/fp_mult.vhd for elaboration" {  } {  } 0 12136 "Clear box output file %1!s! is not compatible with the current compile. Used regenerated output file %2!s! for elaboration" 0 0 "Analysis & Synthesis" 0 -1 1511095459938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/fp_mult.vhd 4 2 " "Found 4 design units, including 2 entities, in source file db/fp_mult.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fp_mult_altfp_mult_fkn-RTL " "Found design unit 1: fp_mult_altfp_mult_fkn-RTL" {  } { { "db/fp_mult.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/db/fp_mult.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511095459941 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 fp_mult-RTL " "Found design unit 2: fp_mult-RTL" {  } { { "db/fp_mult.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/db/fp_mult.vhd" 1434 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511095459941 ""} { "Info" "ISGN_ENTITY_NAME" "1 fp_mult_altfp_mult_fkn " "Found entity 1: fp_mult_altfp_mult_fkn" {  } { { "db/fp_mult.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/db/fp_mult.vhd" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511095459941 ""} { "Info" "ISGN_ENTITY_NAME" "2 fp_mult " "Found entity 2: fp_mult" {  } { { "db/fp_mult.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/db/fp_mult.vhd" 1423 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511095459941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511095459941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tft_ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tft_ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tft_ram-SYN " "Found design unit 1: tft_ram-SYN" {  } { { "tft_ram.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/tft_ram.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511095459942 ""} { "Info" "ISGN_ENTITY_NAME" "1 tft_ram " "Found entity 1: tft_ram" {  } { { "tft_ram.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/tft_ram.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511095459942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511095459942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tft_ili9341_spi.sv 1 1 " "Found 1 design units, including 1 entities, in source file tft_ili9341_spi.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tft_ili9341_spi " "Found entity 1: tft_ili9341_spi" {  } { { "tft_ili9341_spi.sv" "" { Text "D:/FPGA/DE2_sound/vu_meter/tft_ili9341_spi.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511095459942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511095459942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tft_ili9341.sv 1 1 " "Found 1 design units, including 1 entities, in source file tft_ili9341.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tft_ili9341 " "Found entity 1: tft_ili9341" {  } { { "tft_ili9341.sv" "" { Text "D:/FPGA/DE2_sound/vu_meter/tft_ili9341.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511095459943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511095459943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dac_i2s.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dac_i2s.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dac_i2s-rtl " "Found design unit 1: dac_i2s-rtl" {  } { { "dac_i2s.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/dac_i2s.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511095459944 ""} { "Info" "ISGN_ENTITY_NAME" "1 dac_i2s " "Found entity 1: dac_i2s" {  } { { "dac_i2s.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/dac_i2s.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511095459944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511095459944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vu_meter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vu_meter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vu_meter-rtl " "Found design unit 1: vu_meter-rtl" {  } { { "vu_meter.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/vu_meter.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511095459945 ""} { "Info" "ISGN_ENTITY_NAME" "1 vu_meter " "Found entity 1: vu_meter" {  } { { "vu_meter.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/vu_meter.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511095459945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511095459945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sample_avg.vhd 4 2 " "Found 4 design units, including 2 entities, in source file sample_avg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sample_avg-Behavioral " "Found design unit 1: sample_avg-Behavioral" {  } { { "sample_avg.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/sample_avg.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511095459946 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 average2-Behavioral " "Found design unit 2: average2-Behavioral" {  } { { "sample_avg.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/sample_avg.vhd" 95 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511095459946 ""} { "Info" "ISGN_ENTITY_NAME" "1 sample_avg " "Found entity 1: sample_avg" {  } { { "sample_avg.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/sample_avg.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511095459946 ""} { "Info" "ISGN_ENTITY_NAME" "2 average2 " "Found entity 2: average2" {  } { { "sample_avg.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/sample_avg.vhd" 80 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511095459946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511095459946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avconf/avconf.v 1 1 " "Found 1 design units, including 1 entities, in source file avconf/avconf.v" { { "Info" "ISGN_ENTITY_NAME" "1 avconf " "Found entity 1: avconf" {  } { { "avconf/avconf.v" "" { Text "D:/FPGA/DE2_sound/vu_meter/avconf/avconf.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511095459946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511095459946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avconf/i2c_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file avconf/i2c_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_Controller " "Found entity 1: I2C_Controller" {  } { { "avconf/I2C_Controller.v" "" { Text "D:/FPGA/DE2_sound/vu_meter/avconf/I2C_Controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511095459947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511095459947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_controller/altera_up_audio_bit_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_controller/altera_up_audio_bit_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Audio_Bit_Counter " "Found entity 1: Altera_UP_Audio_Bit_Counter" {  } { { "Audio_Controller/Altera_UP_Audio_Bit_Counter.v" "" { Text "D:/FPGA/DE2_sound/vu_meter/Audio_Controller/Altera_UP_Audio_Bit_Counter.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511095459948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511095459948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_controller/altera_up_audio_in_deserializer.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_controller/altera_up_audio_in_deserializer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Audio_In_Deserializer " "Found entity 1: Altera_UP_Audio_In_Deserializer" {  } { { "Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/FPGA/DE2_sound/vu_meter/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511095459949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511095459949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_controller/altera_up_audio_out_serializer.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_controller/altera_up_audio_out_serializer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Audio_Out_Serializer " "Found entity 1: Altera_UP_Audio_Out_Serializer" {  } { { "Audio_Controller/Altera_UP_Audio_Out_Serializer.v" "" { Text "D:/FPGA/DE2_sound/vu_meter/Audio_Controller/Altera_UP_Audio_Out_Serializer.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511095459950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511095459950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_controller/altera_up_clock_edge.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_controller/altera_up_clock_edge.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Clock_Edge " "Found entity 1: Altera_UP_Clock_Edge" {  } { { "Audio_Controller/Altera_UP_Clock_Edge.v" "" { Text "D:/FPGA/DE2_sound/vu_meter/Audio_Controller/Altera_UP_Clock_Edge.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511095459951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511095459951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_controller/altera_up_sync_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_controller/altera_up_sync_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_SYNC_FIFO " "Found entity 1: Altera_UP_SYNC_FIFO" {  } { { "Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/FPGA/DE2_sound/vu_meter/Audio_Controller/Altera_UP_SYNC_FIFO.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511095459951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511095459951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_controller/audio_clock.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_controller/audio_clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 Audio_Clock " "Found entity 1: Audio_Clock" {  } { { "Audio_Controller/Audio_Clock.v" "" { Text "D:/FPGA/DE2_sound/vu_meter/Audio_Controller/Audio_Clock.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511095459953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511095459953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_controller/audio_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_controller/audio_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 Audio_Controller " "Found entity 1: Audio_Controller" {  } { { "Audio_Controller/Audio_Controller.v" "" { Text "D:/FPGA/DE2_sound/vu_meter/Audio_Controller/Audio_Controller.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511095459954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511095459954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fifo-SYN " "Found design unit 1: fifo-SYN" {  } { { "fifo.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/fifo.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511095459954 ""} { "Info" "ISGN_ENTITY_NAME" "1 fifo " "Found entity 1: fifo" {  } { { "fifo.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/fifo.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511095459954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511095459954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "echo.vhd 4 2 " "Found 4 design units, including 2 entities, in source file echo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 echo-Behavioral " "Found design unit 1: echo-Behavioral" {  } { { "echo.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/echo.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511095459955 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 D_FF_VHDL-Behavioral " "Found design unit 2: D_FF_VHDL-Behavioral" {  } { { "echo.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/echo.vhd" 83 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511095459955 ""} { "Info" "ISGN_ENTITY_NAME" "1 echo " "Found entity 1: echo" {  } { { "echo.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/echo.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511095459955 ""} { "Info" "ISGN_ENTITY_NAME" "2 D_FF_VHDL " "Found entity 2: D_FF_VHDL" {  } { { "echo.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/echo.vhd" 69 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511095459955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511095459955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen48khz.vhd 2 1 " "Found 2 design units, including 1 entities, in source file gen48khz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gen48khz-rtl " "Found design unit 1: gen48khz-rtl" {  } { { "gen48khz.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/gen48khz.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511095459956 ""} { "Info" "ISGN_ENTITY_NAME" "1 gen48khz " "Found entity 1: gen48khz" {  } { { "gen48khz.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/gen48khz.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511095459956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511095459956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ili9341.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ili9341.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ili9341-rtl " "Found design unit 1: ili9341-rtl" {  } { { "ili9341.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/ili9341.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511095459956 ""} { "Info" "ISGN_ENTITY_NAME" "1 ili9341 " "Found entity 1: ili9341" {  } { { "ili9341.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/ili9341.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511095459956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511095459956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_8192x16bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fifo_8192x16bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fifo_8192x16bit-SYN " "Found design unit 1: fifo_8192x16bit-SYN" {  } { { "fifo_8192x16bit.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/fifo_8192x16bit.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511095459957 ""} { "Info" "ISGN_ENTITY_NAME" "1 fifo_8192x16bit " "Found entity 1: fifo_8192x16bit" {  } { { "fifo_8192x16bit.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/fifo_8192x16bit.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511095459957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511095459957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_1024x16bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fifo_1024x16bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fifo_1024x16bit-SYN " "Found design unit 1: fifo_1024x16bit-SYN" {  } { { "fifo_1024x16bit.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/fifo_1024x16bit.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511095459958 ""} { "Info" "ISGN_ENTITY_NAME" "1 fifo_1024x16bit " "Found entity 1: fifo_1024x16bit" {  } { { "fifo_1024x16bit.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/fifo_1024x16bit.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511095459958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511095459958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "math/i32tofp.vhd 24 12 " "Found 24 design units, including 12 entities, in source file math/i32tofp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i32tofp_altbarrel_shift_tvf-RTL " "Found design unit 1: i32tofp_altbarrel_shift_tvf-RTL" {  } { { "MATH/i32tofp.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/MATH/i32tofp.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511095459984 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 i32tofp_altpriority_encoder_3e8-RTL " "Found design unit 2: i32tofp_altpriority_encoder_3e8-RTL" {  } { { "MATH/i32tofp.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/MATH/i32tofp.vhd" 372 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511095459984 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 i32tofp_altpriority_encoder_6e8-RTL " "Found design unit 3: i32tofp_altpriority_encoder_6e8-RTL" {  } { { "MATH/i32tofp.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/MATH/i32tofp.vhd" 394 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511095459984 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 i32tofp_altpriority_encoder_be8-RTL " "Found design unit 4: i32tofp_altpriority_encoder_be8-RTL" {  } { { "MATH/i32tofp.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/MATH/i32tofp.vhd" 448 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511095459984 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 i32tofp_altpriority_encoder_rf8-RTL " "Found design unit 5: i32tofp_altpriority_encoder_rf8-RTL" {  } { { "MATH/i32tofp.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/MATH/i32tofp.vhd" 508 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511095459984 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 i32tofp_altpriority_encoder_3v7-RTL " "Found design unit 6: i32tofp_altpriority_encoder_3v7-RTL" {  } { { "MATH/i32tofp.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/MATH/i32tofp.vhd" 583 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511095459984 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 i32tofp_altpriority_encoder_6v7-RTL " "Found design unit 7: i32tofp_altpriority_encoder_6v7-RTL" {  } { { "MATH/i32tofp.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/MATH/i32tofp.vhd" 603 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511095459984 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 i32tofp_altpriority_encoder_bv7-RTL " "Found design unit 8: i32tofp_altpriority_encoder_bv7-RTL" {  } { { "MATH/i32tofp.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/MATH/i32tofp.vhd" 660 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511095459984 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 i32tofp_altpriority_encoder_r08-RTL " "Found design unit 9: i32tofp_altpriority_encoder_r08-RTL" {  } { { "MATH/i32tofp.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/MATH/i32tofp.vhd" 723 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511095459984 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "10 i32tofp_altpriority_encoder_qb6-RTL " "Found design unit 10: i32tofp_altpriority_encoder_qb6-RTL" {  } { { "MATH/i32tofp.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/MATH/i32tofp.vhd" 786 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511095459984 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "11 i32tofp_altfp_convert_34o-RTL " "Found design unit 11: i32tofp_altfp_convert_34o-RTL" {  } { { "MATH/i32tofp.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/MATH/i32tofp.vhd" 855 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511095459984 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "12 i32tofp-RTL " "Found design unit 12: i32tofp-RTL" {  } { { "MATH/i32tofp.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/MATH/i32tofp.vhd" 1451 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511095459984 ""} { "Info" "ISGN_ENTITY_NAME" "1 i32tofp_altbarrel_shift_tvf " "Found entity 1: i32tofp_altbarrel_shift_tvf" {  } { { "MATH/i32tofp.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/MATH/i32tofp.vhd" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511095459984 ""} { "Info" "ISGN_ENTITY_NAME" "2 i32tofp_altpriority_encoder_3e8 " "Found entity 2: i32tofp_altpriority_encoder_3e8" {  } { { "MATH/i32tofp.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/MATH/i32tofp.vhd" 363 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511095459984 ""} { "Info" "ISGN_ENTITY_NAME" "3 i32tofp_altpriority_encoder_6e8 " "Found entity 3: i32tofp_altpriority_encoder_6e8" {  } { { "MATH/i32tofp.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/MATH/i32tofp.vhd" 385 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511095459984 ""} { "Info" "ISGN_ENTITY_NAME" "4 i32tofp_altpriority_encoder_be8 " "Found entity 4: i32tofp_altpriority_encoder_be8" {  } { { "MATH/i32tofp.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/MATH/i32tofp.vhd" 439 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511095459984 ""} { "Info" "ISGN_ENTITY_NAME" "5 i32tofp_altpriority_encoder_rf8 " "Found entity 5: i32tofp_altpriority_encoder_rf8" {  } { { "MATH/i32tofp.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/MATH/i32tofp.vhd" 499 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511095459984 ""} { "Info" "ISGN_ENTITY_NAME" "6 i32tofp_altpriority_encoder_3v7 " "Found entity 6: i32tofp_altpriority_encoder_3v7" {  } { { "MATH/i32tofp.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/MATH/i32tofp.vhd" 575 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511095459984 ""} { "Info" "ISGN_ENTITY_NAME" "7 i32tofp_altpriority_encoder_6v7 " "Found entity 7: i32tofp_altpriority_encoder_6v7" {  } { { "MATH/i32tofp.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/MATH/i32tofp.vhd" 595 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511095459984 ""} { "Info" "ISGN_ENTITY_NAME" "8 i32tofp_altpriority_encoder_bv7 " "Found entity 8: i32tofp_altpriority_encoder_bv7" {  } { { "MATH/i32tofp.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/MATH/i32tofp.vhd" 652 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511095459984 ""} { "Info" "ISGN_ENTITY_NAME" "9 i32tofp_altpriority_encoder_r08 " "Found entity 9: i32tofp_altpriority_encoder_r08" {  } { { "MATH/i32tofp.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/MATH/i32tofp.vhd" 715 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511095459984 ""} { "Info" "ISGN_ENTITY_NAME" "10 i32tofp_altpriority_encoder_qb6 " "Found entity 10: i32tofp_altpriority_encoder_qb6" {  } { { "MATH/i32tofp.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/MATH/i32tofp.vhd" 778 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511095459984 ""} { "Info" "ISGN_ENTITY_NAME" "11 i32tofp_altfp_convert_34o " "Found entity 11: i32tofp_altfp_convert_34o" {  } { { "MATH/i32tofp.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/MATH/i32tofp.vhd" 844 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511095459984 ""} { "Info" "ISGN_ENTITY_NAME" "12 i32tofp " "Found entity 12: i32tofp" {  } { { "MATH/i32tofp.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/MATH/i32tofp.vhd" 1439 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511095459984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511095459984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "math/fptoi32.vhd 6 3 " "Found 6 design units, including 3 entities, in source file math/fptoi32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fptoi32_altbarrel_shift_20g-RTL " "Found design unit 1: fptoi32_altbarrel_shift_20g-RTL" {  } { { "MATH/fptoi32.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/MATH/fptoi32.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511095460012 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 fptoi32_altfp_convert_34o-RTL " "Found design unit 2: fptoi32_altfp_convert_34o-RTL" {  } { { "MATH/fptoi32.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/MATH/fptoi32.vhd" 408 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511095460012 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 fptoi32-RTL " "Found design unit 3: fptoi32-RTL" {  } { { "MATH/fptoi32.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/MATH/fptoi32.vhd" 1762 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511095460012 ""} { "Info" "ISGN_ENTITY_NAME" "1 fptoi32_altbarrel_shift_20g " "Found entity 1: fptoi32_altbarrel_shift_20g" {  } { { "MATH/fptoi32.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/MATH/fptoi32.vhd" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511095460012 ""} { "Info" "ISGN_ENTITY_NAME" "2 fptoi32_altfp_convert_34o " "Found entity 2: fptoi32_altfp_convert_34o" {  } { { "MATH/fptoi32.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/MATH/fptoi32.vhd" 397 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511095460012 ""} { "Info" "ISGN_ENTITY_NAME" "3 fptoi32 " "Found entity 3: fptoi32" {  } { { "MATH/fptoi32.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/MATH/fptoi32.vhd" 1750 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511095460012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511095460012 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "vu_meter " "Elaborating entity \"vu_meter\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1511095460919 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "UART_CTS vu_meter.vhd(28) " "VHDL Signal Declaration warning at vu_meter.vhd(28): used implicit default value for signal \"UART_CTS\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "vu_meter.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/vu_meter.vhd" 28 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1511095460920 "|vu_meter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dac_i2s dac_i2s:dac_i2s_i1 " "Elaborating entity \"dac_i2s\" for hierarchy \"dac_i2s:dac_i2s_i1\"" {  } { { "vu_meter.vhd" "dac_i2s_i1" { Text "D:/FPGA/DE2_sound/vu_meter/vu_meter.vhd" 349 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095460921 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sound dac_i2s.vhd(135) " "Verilog HDL or VHDL warning at dac_i2s.vhd(135): object \"sound\" assigned a value but never read" {  } { { "dac_i2s.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/dac_i2s.vhd" 135 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1511095460921 "|vu_meter|dac_i2s:dac_i2s_i1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "s_audio2 dac_i2s.vhd(138) " "VHDL Signal Declaration warning at dac_i2s.vhd(138): used implicit default value for signal \"s_audio2\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "dac_i2s.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/dac_i2s.vhd" 138 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1511095460922 "|vu_meter|dac_i2s:dac_i2s_i1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Audio_Controller dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1 " "Elaborating entity \"Audio_Controller\" for hierarchy \"dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\"" {  } { { "dac_i2s.vhd" "Audio_Controller_i1" { Text "D:/FPGA/DE2_sound/vu_meter/dac_i2s.vhd" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095460922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_Clock_Edge dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Clock_Edge:Bit_Clock_Edges " "Elaborating entity \"Altera_UP_Clock_Edge\" for hierarchy \"dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Clock_Edge:Bit_Clock_Edges\"" {  } { { "Audio_Controller/Audio_Controller.v" "Bit_Clock_Edges" { Text "D:/FPGA/DE2_sound/vu_meter/Audio_Controller/Audio_Controller.v" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095460923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_Audio_In_Deserializer dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer " "Elaborating entity \"Altera_UP_Audio_In_Deserializer\" for hierarchy \"dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\"" {  } { { "Audio_Controller/Audio_Controller.v" "Audio_In_Deserializer" { Text "D:/FPGA/DE2_sound/vu_meter/Audio_Controller/Audio_Controller.v" 237 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095460924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_Audio_Bit_Counter dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter " "Elaborating entity \"Altera_UP_Audio_Bit_Counter\" for hierarchy \"dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter\"" {  } { { "Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "Audio_Out_Bit_Counter" { Text "D:/FPGA/DE2_sound/vu_meter/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095460925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_SYNC_FIFO dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO " "Elaborating entity \"Altera_UP_SYNC_FIFO\" for hierarchy \"dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\"" {  } { { "Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "Audio_In_Left_Channel_FIFO" { Text "D:/FPGA/DE2_sound/vu_meter/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095460926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO " "Elaborating entity \"scfifo\" for hierarchy \"dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\"" {  } { { "Audio_Controller/Altera_UP_SYNC_FIFO.v" "Sync_FIFO" { Text "D:/FPGA/DE2_sound/vu_meter/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095461067 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO " "Elaborated megafunction instantiation \"dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\"" {  } { { "Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/FPGA/DE2_sound/vu_meter/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095461068 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO " "Instantiated megafunction \"dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095461068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095461068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 128 " "Parameter \"lpm_numwords\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095461068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095461068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095461068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095461068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 7 " "Parameter \"lpm_widthu\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095461068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095461068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095461068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095461068 ""}  } { { "Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/FPGA/DE2_sound/vu_meter/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1511095461068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_n441.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_n441.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_n441 " "Found entity 1: scfifo_n441" {  } { { "db/scfifo_n441.tdf" "" { Text "D:/FPGA/DE2_sound/vu_meter/db/scfifo_n441.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511095461096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511095461096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_n441 dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated " "Elaborating entity \"scfifo_n441\" for hierarchy \"dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095461096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_as31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_as31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_as31 " "Found entity 1: a_dpfifo_as31" {  } { { "db/a_dpfifo_as31.tdf" "" { Text "D:/FPGA/DE2_sound/vu_meter/db/a_dpfifo_as31.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511095461101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511095461101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_as31 dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo " "Elaborating entity \"a_dpfifo_as31\" for hierarchy \"dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\"" {  } { { "db/scfifo_n441.tdf" "dpfifo" { Text "D:/FPGA/DE2_sound/vu_meter/db/scfifo_n441.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095461101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7tb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7tb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7tb1 " "Found entity 1: altsyncram_7tb1" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "D:/FPGA/DE2_sound/vu_meter/db/altsyncram_7tb1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511095461133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511095461133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7tb1 dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram " "Elaborating entity \"altsyncram_7tb1\" for hierarchy \"dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\"" {  } { { "db/a_dpfifo_as31.tdf" "FIFOram" { Text "D:/FPGA/DE2_sound/vu_meter/db/a_dpfifo_as31.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095461134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ks8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ks8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ks8 " "Found entity 1: cmpr_ks8" {  } { { "db/cmpr_ks8.tdf" "" { Text "D:/FPGA/DE2_sound/vu_meter/db/cmpr_ks8.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511095461162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511095461162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_ks8 dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cmpr_ks8:almost_full_comparer " "Elaborating entity \"cmpr_ks8\" for hierarchy \"dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cmpr_ks8:almost_full_comparer\"" {  } { { "db/a_dpfifo_as31.tdf" "almost_full_comparer" { Text "D:/FPGA/DE2_sound/vu_meter/db/a_dpfifo_as31.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095461163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_ks8 dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cmpr_ks8:three_comparison " "Elaborating entity \"cmpr_ks8\" for hierarchy \"dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cmpr_ks8:three_comparison\"" {  } { { "db/a_dpfifo_as31.tdf" "three_comparison" { Text "D:/FPGA/DE2_sound/vu_meter/db/a_dpfifo_as31.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095461164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_v9b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_v9b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_v9b " "Found entity 1: cntr_v9b" {  } { { "db/cntr_v9b.tdf" "" { Text "D:/FPGA/DE2_sound/vu_meter/db/cntr_v9b.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511095461192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511095461192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_v9b dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_v9b:rd_ptr_msb " "Elaborating entity \"cntr_v9b\" for hierarchy \"dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_v9b:rd_ptr_msb\"" {  } { { "db/a_dpfifo_as31.tdf" "rd_ptr_msb" { Text "D:/FPGA/DE2_sound/vu_meter/db/a_dpfifo_as31.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095461192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ca7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ca7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ca7 " "Found entity 1: cntr_ca7" {  } { { "db/cntr_ca7.tdf" "" { Text "D:/FPGA/DE2_sound/vu_meter/db/cntr_ca7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511095461220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511095461220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_ca7 dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_ca7:usedw_counter " "Elaborating entity \"cntr_ca7\" for hierarchy \"dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_ca7:usedw_counter\"" {  } { { "db/a_dpfifo_as31.tdf" "usedw_counter" { Text "D:/FPGA/DE2_sound/vu_meter/db/a_dpfifo_as31.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095461220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_0ab.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_0ab.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_0ab " "Found entity 1: cntr_0ab" {  } { { "db/cntr_0ab.tdf" "" { Text "D:/FPGA/DE2_sound/vu_meter/db/cntr_0ab.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511095461248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511095461248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_0ab dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_0ab:wr_ptr " "Elaborating entity \"cntr_0ab\" for hierarchy \"dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_0ab:wr_ptr\"" {  } { { "db/a_dpfifo_as31.tdf" "wr_ptr" { Text "D:/FPGA/DE2_sound/vu_meter/db/a_dpfifo_as31.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095461249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_Audio_Out_Serializer dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer " "Elaborating entity \"Altera_UP_Audio_Out_Serializer\" for hierarchy \"dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\"" {  } { { "Audio_Controller/Audio_Controller.v" "Audio_Out_Serializer" { Text "D:/FPGA/DE2_sound/vu_meter/Audio_Controller/Audio_Controller.v" 265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095461390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Audio_Clock dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Audio_Clock:Audio_Clock " "Elaborating entity \"Audio_Clock\" for hierarchy \"dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Audio_Clock:Audio_Clock\"" {  } { { "Audio_Controller/Audio_Controller.v" "Audio_Clock" { Text "D:/FPGA/DE2_sound/vu_meter/Audio_Controller/Audio_Controller.v" 277 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095461667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Audio_Clock:Audio_Clock\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Audio_Clock:Audio_Clock\|altpll:altpll_component\"" {  } { { "Audio_Controller/Audio_Clock.v" "altpll_component" { Text "D:/FPGA/DE2_sound/vu_meter/Audio_Controller/Audio_Clock.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095461683 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Audio_Clock:Audio_Clock\|altpll:altpll_component " "Elaborated megafunction instantiation \"dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Audio_Clock:Audio_Clock\|altpll:altpll_component\"" {  } { { "Audio_Controller/Audio_Clock.v" "" { Text "D:/FPGA/DE2_sound/vu_meter/Audio_Controller/Audio_Clock.v" 94 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095461684 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Audio_Clock:Audio_Clock\|altpll:altpll_component " "Instantiated megafunction \"dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Audio_Clock:Audio_Clock\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 4 " "Parameter \"clk0_divide_by\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095461684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095461684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095461684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095461684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095461684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "gate_lock_signal NO " "Parameter \"gate_lock_signal\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095461684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095461684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095461684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invalid_lock_multiplier 5 " "Parameter \"invalid_lock_multiplier\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095461684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=Audio_Clock " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=Audio_Clock\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095461684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095461684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095461684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095461684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095461684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095461684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095461684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095461684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095461684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095461684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095461684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095461684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095461684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095461684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095461684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095461684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095461684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095461684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095461684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095461684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095461684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095461684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095461684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095461684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095461684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095461684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095461684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095461684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095461684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095461684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095461684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095461684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095461684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095461684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095461684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095461684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095461684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095461684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095461684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095461684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095461684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095461684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095461684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095461684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "valid_lock_multiplier 1 " "Parameter \"valid_lock_multiplier\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095461684 ""}  } { { "Audio_Controller/Audio_Clock.v" "" { Text "D:/FPGA/DE2_sound/vu_meter/Audio_Controller/Audio_Clock.v" 94 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1511095461684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avconf dac_i2s:dac_i2s_i1\|avconf:avconf_i1 " "Elaborating entity \"avconf\" for hierarchy \"dac_i2s:dac_i2s_i1\|avconf:avconf_i1\"" {  } { { "dac_i2s.vhd" "avconf_i1" { Text "D:/FPGA/DE2_sound/vu_meter/dac_i2s.vhd" 211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095461686 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 avconf.v(68) " "Verilog HDL assignment warning at avconf.v(68): truncated value with size 32 to match size of target (16)" {  } { { "avconf/avconf.v" "" { Text "D:/FPGA/DE2_sound/vu_meter/avconf/avconf.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511095461687 "|vu_meter|dac_i2s:dac_i2s_i1|avconf:avconf_i1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 avconf.v(119) " "Verilog HDL assignment warning at avconf.v(119): truncated value with size 32 to match size of target (6)" {  } { { "avconf/avconf.v" "" { Text "D:/FPGA/DE2_sound/vu_meter/avconf/avconf.v" 119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511095461687 "|vu_meter|dac_i2s:dac_i2s_i1|avconf:avconf_i1"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "avconf.v(130) " "Verilog HDL Case Statement warning at avconf.v(130): incomplete case statement has no default case item" {  } { { "avconf/avconf.v" "" { Text "D:/FPGA/DE2_sound/vu_meter/avconf/avconf.v" 130 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1511095461687 "|vu_meter|dac_i2s:dac_i2s_i1|avconf:avconf_i1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "LUT_DATA avconf.v(130) " "Verilog HDL Always Construct warning at avconf.v(130): inferring latch(es) for variable \"LUT_DATA\", which holds its previous value in one or more paths through the always construct" {  } { { "avconf/avconf.v" "" { Text "D:/FPGA/DE2_sound/vu_meter/avconf/avconf.v" 130 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1511095461687 "|vu_meter|dac_i2s:dac_i2s_i1|avconf:avconf_i1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[0\] avconf.v(130) " "Inferred latch for \"LUT_DATA\[0\]\" at avconf.v(130)" {  } { { "avconf/avconf.v" "" { Text "D:/FPGA/DE2_sound/vu_meter/avconf/avconf.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511095461687 "|vu_meter|dac_i2s:dac_i2s_i1|avconf:avconf_i1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[1\] avconf.v(130) " "Inferred latch for \"LUT_DATA\[1\]\" at avconf.v(130)" {  } { { "avconf/avconf.v" "" { Text "D:/FPGA/DE2_sound/vu_meter/avconf/avconf.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511095461687 "|vu_meter|dac_i2s:dac_i2s_i1|avconf:avconf_i1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[2\] avconf.v(130) " "Inferred latch for \"LUT_DATA\[2\]\" at avconf.v(130)" {  } { { "avconf/avconf.v" "" { Text "D:/FPGA/DE2_sound/vu_meter/avconf/avconf.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511095461687 "|vu_meter|dac_i2s:dac_i2s_i1|avconf:avconf_i1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[3\] avconf.v(130) " "Inferred latch for \"LUT_DATA\[3\]\" at avconf.v(130)" {  } { { "avconf/avconf.v" "" { Text "D:/FPGA/DE2_sound/vu_meter/avconf/avconf.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511095461687 "|vu_meter|dac_i2s:dac_i2s_i1|avconf:avconf_i1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[4\] avconf.v(130) " "Inferred latch for \"LUT_DATA\[4\]\" at avconf.v(130)" {  } { { "avconf/avconf.v" "" { Text "D:/FPGA/DE2_sound/vu_meter/avconf/avconf.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511095461687 "|vu_meter|dac_i2s:dac_i2s_i1|avconf:avconf_i1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[5\] avconf.v(130) " "Inferred latch for \"LUT_DATA\[5\]\" at avconf.v(130)" {  } { { "avconf/avconf.v" "" { Text "D:/FPGA/DE2_sound/vu_meter/avconf/avconf.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511095461687 "|vu_meter|dac_i2s:dac_i2s_i1|avconf:avconf_i1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[6\] avconf.v(130) " "Inferred latch for \"LUT_DATA\[6\]\" at avconf.v(130)" {  } { { "avconf/avconf.v" "" { Text "D:/FPGA/DE2_sound/vu_meter/avconf/avconf.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511095461687 "|vu_meter|dac_i2s:dac_i2s_i1|avconf:avconf_i1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[7\] avconf.v(130) " "Inferred latch for \"LUT_DATA\[7\]\" at avconf.v(130)" {  } { { "avconf/avconf.v" "" { Text "D:/FPGA/DE2_sound/vu_meter/avconf/avconf.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511095461687 "|vu_meter|dac_i2s:dac_i2s_i1|avconf:avconf_i1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[8\] avconf.v(130) " "Inferred latch for \"LUT_DATA\[8\]\" at avconf.v(130)" {  } { { "avconf/avconf.v" "" { Text "D:/FPGA/DE2_sound/vu_meter/avconf/avconf.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511095461687 "|vu_meter|dac_i2s:dac_i2s_i1|avconf:avconf_i1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[9\] avconf.v(130) " "Inferred latch for \"LUT_DATA\[9\]\" at avconf.v(130)" {  } { { "avconf/avconf.v" "" { Text "D:/FPGA/DE2_sound/vu_meter/avconf/avconf.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511095461687 "|vu_meter|dac_i2s:dac_i2s_i1|avconf:avconf_i1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[10\] avconf.v(130) " "Inferred latch for \"LUT_DATA\[10\]\" at avconf.v(130)" {  } { { "avconf/avconf.v" "" { Text "D:/FPGA/DE2_sound/vu_meter/avconf/avconf.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511095461687 "|vu_meter|dac_i2s:dac_i2s_i1|avconf:avconf_i1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[11\] avconf.v(130) " "Inferred latch for \"LUT_DATA\[11\]\" at avconf.v(130)" {  } { { "avconf/avconf.v" "" { Text "D:/FPGA/DE2_sound/vu_meter/avconf/avconf.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511095461687 "|vu_meter|dac_i2s:dac_i2s_i1|avconf:avconf_i1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[12\] avconf.v(130) " "Inferred latch for \"LUT_DATA\[12\]\" at avconf.v(130)" {  } { { "avconf/avconf.v" "" { Text "D:/FPGA/DE2_sound/vu_meter/avconf/avconf.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511095461687 "|vu_meter|dac_i2s:dac_i2s_i1|avconf:avconf_i1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[13\] avconf.v(130) " "Inferred latch for \"LUT_DATA\[13\]\" at avconf.v(130)" {  } { { "avconf/avconf.v" "" { Text "D:/FPGA/DE2_sound/vu_meter/avconf/avconf.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511095461687 "|vu_meter|dac_i2s:dac_i2s_i1|avconf:avconf_i1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[14\] avconf.v(130) " "Inferred latch for \"LUT_DATA\[14\]\" at avconf.v(130)" {  } { { "avconf/avconf.v" "" { Text "D:/FPGA/DE2_sound/vu_meter/avconf/avconf.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511095461687 "|vu_meter|dac_i2s:dac_i2s_i1|avconf:avconf_i1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[15\] avconf.v(130) " "Inferred latch for \"LUT_DATA\[15\]\" at avconf.v(130)" {  } { { "avconf/avconf.v" "" { Text "D:/FPGA/DE2_sound/vu_meter/avconf/avconf.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511095461687 "|vu_meter|dac_i2s:dac_i2s_i1|avconf:avconf_i1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_Controller dac_i2s:dac_i2s_i1\|avconf:avconf_i1\|I2C_Controller:u0 " "Elaborating entity \"I2C_Controller\" for hierarchy \"dac_i2s:dac_i2s_i1\|avconf:avconf_i1\|I2C_Controller:u0\"" {  } { { "avconf/avconf.v" "u0" { Text "D:/FPGA/DE2_sound/vu_meter/avconf/avconf.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095461688 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I2C_Controller.v(78) " "Verilog HDL assignment warning at I2C_Controller.v(78): truncated value with size 32 to match size of target (1)" {  } { { "avconf/I2C_Controller.v" "" { Text "D:/FPGA/DE2_sound/vu_meter/avconf/I2C_Controller.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511095461688 "|vu_meter|dac_i2s:dac_i2s_i1|avconf:avconf_i1|I2C_Controller:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I2C_Controller.v(77) " "Verilog HDL assignment warning at I2C_Controller.v(77): truncated value with size 32 to match size of target (1)" {  } { { "avconf/I2C_Controller.v" "" { Text "D:/FPGA/DE2_sound/vu_meter/avconf/I2C_Controller.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511095461688 "|vu_meter|dac_i2s:dac_i2s_i1|avconf:avconf_i1|I2C_Controller:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 I2C_Controller.v(90) " "Verilog HDL assignment warning at I2C_Controller.v(90): truncated value with size 32 to match size of target (6)" {  } { { "avconf/I2C_Controller.v" "" { Text "D:/FPGA/DE2_sound/vu_meter/avconf/I2C_Controller.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511095461688 "|vu_meter|dac_i2s:dac_i2s_i1|avconf:avconf_i1|I2C_Controller:u0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gen48khz dac_i2s:dac_i2s_i1\|gen48khz:gen48khz_i1 " "Elaborating entity \"gen48khz\" for hierarchy \"dac_i2s:dac_i2s_i1\|gen48khz:gen48khz_i1\"" {  } { { "dac_i2s.vhd" "gen48khz_i1" { Text "D:/FPGA/DE2_sound/vu_meter/dac_i2s.vhd" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095461689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo dac_i2s:dac_i2s_i1\|fifo:fifo_left " "Elaborating entity \"fifo\" for hierarchy \"dac_i2s:dac_i2s_i1\|fifo:fifo_left\"" {  } { { "dac_i2s.vhd" "fifo_left" { Text "D:/FPGA/DE2_sound/vu_meter/dac_i2s.vhd" 229 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095461694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo dac_i2s:dac_i2s_i1\|fifo:fifo_left\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"dac_i2s:dac_i2s_i1\|fifo:fifo_left\|scfifo:scfifo_component\"" {  } { { "fifo.vhd" "scfifo_component" { Text "D:/FPGA/DE2_sound/vu_meter/fifo.vhd" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095461826 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dac_i2s:dac_i2s_i1\|fifo:fifo_left\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"dac_i2s:dac_i2s_i1\|fifo:fifo_left\|scfifo:scfifo_component\"" {  } { { "fifo.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/fifo.vhd" 98 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095461827 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dac_i2s:dac_i2s_i1\|fifo:fifo_left\|scfifo:scfifo_component " "Instantiated megafunction \"dac_i2s:dac_i2s_i1\|fifo:fifo_left\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095461827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095461827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 4 " "Parameter \"lpm_numwords\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095461827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095461827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095461827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095461827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 2 " "Parameter \"lpm_widthu\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095461827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095461827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095461827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095461827 ""}  } { { "fifo.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/fifo.vhd" 98 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1511095461827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_bk31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_bk31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_bk31 " "Found entity 1: scfifo_bk31" {  } { { "db/scfifo_bk31.tdf" "" { Text "D:/FPGA/DE2_sound/vu_meter/db/scfifo_bk31.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511095461855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511095461855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_bk31 dac_i2s:dac_i2s_i1\|fifo:fifo_left\|scfifo:scfifo_component\|scfifo_bk31:auto_generated " "Elaborating entity \"scfifo_bk31\" for hierarchy \"dac_i2s:dac_i2s_i1\|fifo:fifo_left\|scfifo:scfifo_component\|scfifo_bk31:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095461855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_iq31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_iq31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_iq31 " "Found entity 1: a_dpfifo_iq31" {  } { { "db/a_dpfifo_iq31.tdf" "" { Text "D:/FPGA/DE2_sound/vu_meter/db/a_dpfifo_iq31.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511095461859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511095461859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_iq31 dac_i2s:dac_i2s_i1\|fifo:fifo_left\|scfifo:scfifo_component\|scfifo_bk31:auto_generated\|a_dpfifo_iq31:dpfifo " "Elaborating entity \"a_dpfifo_iq31\" for hierarchy \"dac_i2s:dac_i2s_i1\|fifo:fifo_left\|scfifo:scfifo_component\|scfifo_bk31:auto_generated\|a_dpfifo_iq31:dpfifo\"" {  } { { "db/scfifo_bk31.tdf" "dpfifo" { Text "D:/FPGA/DE2_sound/vu_meter/db/scfifo_bk31.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095461860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_h4f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_h4f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_h4f " "Found entity 1: a_fefifo_h4f" {  } { { "db/a_fefifo_h4f.tdf" "" { Text "D:/FPGA/DE2_sound/vu_meter/db/a_fefifo_h4f.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511095461864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511095461864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_h4f dac_i2s:dac_i2s_i1\|fifo:fifo_left\|scfifo:scfifo_component\|scfifo_bk31:auto_generated\|a_dpfifo_iq31:dpfifo\|a_fefifo_h4f:fifo_state " "Elaborating entity \"a_fefifo_h4f\" for hierarchy \"dac_i2s:dac_i2s_i1\|fifo:fifo_left\|scfifo:scfifo_component\|scfifo_bk31:auto_generated\|a_dpfifo_iq31:dpfifo\|a_fefifo_h4f:fifo_state\"" {  } { { "db/a_dpfifo_iq31.tdf" "fifo_state" { Text "D:/FPGA/DE2_sound/vu_meter/db/a_dpfifo_iq31.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095461864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_9o7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_9o7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_9o7 " "Found entity 1: cntr_9o7" {  } { { "db/cntr_9o7.tdf" "" { Text "D:/FPGA/DE2_sound/vu_meter/db/cntr_9o7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511095461892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511095461892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_9o7 dac_i2s:dac_i2s_i1\|fifo:fifo_left\|scfifo:scfifo_component\|scfifo_bk31:auto_generated\|a_dpfifo_iq31:dpfifo\|a_fefifo_h4f:fifo_state\|cntr_9o7:count_usedw " "Elaborating entity \"cntr_9o7\" for hierarchy \"dac_i2s:dac_i2s_i1\|fifo:fifo_left\|scfifo:scfifo_component\|scfifo_bk31:auto_generated\|a_dpfifo_iq31:dpfifo\|a_fefifo_h4f:fifo_state\|cntr_9o7:count_usedw\"" {  } { { "db/a_fefifo_h4f.tdf" "count_usedw" { Text "D:/FPGA/DE2_sound/vu_meter/db/a_fefifo_h4f.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095461892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ogm1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ogm1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ogm1 " "Found entity 1: altsyncram_ogm1" {  } { { "db/altsyncram_ogm1.tdf" "" { Text "D:/FPGA/DE2_sound/vu_meter/db/altsyncram_ogm1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511095461925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511095461925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ogm1 dac_i2s:dac_i2s_i1\|fifo:fifo_left\|scfifo:scfifo_component\|scfifo_bk31:auto_generated\|a_dpfifo_iq31:dpfifo\|altsyncram_ogm1:FIFOram " "Elaborating entity \"altsyncram_ogm1\" for hierarchy \"dac_i2s:dac_i2s_i1\|fifo:fifo_left\|scfifo:scfifo_component\|scfifo_bk31:auto_generated\|a_dpfifo_iq31:dpfifo\|altsyncram_ogm1:FIFOram\"" {  } { { "db/a_dpfifo_iq31.tdf" "FIFOram" { Text "D:/FPGA/DE2_sound/vu_meter/db/a_dpfifo_iq31.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095461925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_tnb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_tnb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_tnb " "Found entity 1: cntr_tnb" {  } { { "db/cntr_tnb.tdf" "" { Text "D:/FPGA/DE2_sound/vu_meter/db/cntr_tnb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511095461954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511095461954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_tnb dac_i2s:dac_i2s_i1\|fifo:fifo_left\|scfifo:scfifo_component\|scfifo_bk31:auto_generated\|a_dpfifo_iq31:dpfifo\|cntr_tnb:rd_ptr_count " "Elaborating entity \"cntr_tnb\" for hierarchy \"dac_i2s:dac_i2s_i1\|fifo:fifo_left\|scfifo:scfifo_component\|scfifo_bk31:auto_generated\|a_dpfifo_iq31:dpfifo\|cntr_tnb:rd_ptr_count\"" {  } { { "db/a_dpfifo_iq31.tdf" "rd_ptr_count" { Text "D:/FPGA/DE2_sound/vu_meter/db/a_dpfifo_iq31.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095461954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fake_dac fake_dac:fake_dac_i1 " "Elaborating entity \"fake_dac\" for hierarchy \"fake_dac:fake_dac_i1\"" {  } { { "vu_meter.vhd" "fake_dac_i1" { Text "D:/FPGA/DE2_sound/vu_meter/vu_meter.vhd" 367 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095462096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "triggen triggen:triggen_i1 " "Elaborating entity \"triggen\" for hierarchy \"triggen:triggen_i1\"" {  } { { "vu_meter.vhd" "triggen_i1" { Text "D:/FPGA/DE2_sound/vu_meter/vu_meter.vhd" 375 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095462117 ""}
{ "Warning" "WSGN_SEARCH_FILE" "dataacq.vhd 2 1 " "Using design file dataacq.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dataacq-Behavioral " "Found design unit 1: dataacq-Behavioral" {  } { { "dataacq.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/dataacq.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511095462121 ""} { "Info" "ISGN_ENTITY_NAME" "1 dataacq " "Found entity 1: dataacq" {  } { { "dataacq.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/dataacq.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511095462121 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1511095462121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dataacq dataacq:dataacq_i1 " "Elaborating entity \"dataacq\" for hierarchy \"dataacq:dataacq_i1\"" {  } { { "vu_meter.vhd" "dataacq_i1" { Text "D:/FPGA/DE2_sound/vu_meter/vu_meter.vhd" 385 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095462122 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reset_n dataacq.vhd(41) " "Verilog HDL or VHDL warning at dataacq.vhd(41): object \"reset_n\" assigned a value but never read" {  } { { "dataacq.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/dataacq.vhd" 41 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1511095462122 "|vu_meter|dataacq:dataacq_i1"}
{ "Warning" "WSGN_SEARCH_FILE" "windowfunction.vhd 2 1 " "Using design file windowfunction.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 windowfunction-rtl " "Found design unit 1: windowfunction-rtl" {  } { { "windowfunction.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/windowfunction.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511095462126 ""} { "Info" "ISGN_ENTITY_NAME" "1 windowfunction " "Found entity 1: windowfunction" {  } { { "windowfunction.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/windowfunction.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511095462126 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1511095462126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "windowfunction windowfunction:windowfunction_i1 " "Elaborating entity \"windowfunction\" for hierarchy \"windowfunction:windowfunction_i1\"" {  } { { "vu_meter.vhd" "windowfunction_i1" { Text "D:/FPGA/DE2_sound/vu_meter/vu_meter.vhd" 401 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095462127 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r_temp windowfunction.vhd(87) " "Verilog HDL or VHDL warning at windowfunction.vhd(87): object \"r_temp\" assigned a value but never read" {  } { { "windowfunction.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/windowfunction.vhd" 87 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1511095462128 "|vu_meter|windowfunction:windowfunction_i1"}
{ "Warning" "WSGN_SEARCH_FILE" "hannwindow.vhd 2 1 " "Using design file hannwindow.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hannwindow-Behavioral " "Found design unit 1: hannwindow-Behavioral" {  } { { "hannwindow.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/hannwindow.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511095462133 ""} { "Info" "ISGN_ENTITY_NAME" "1 hannwindow " "Found entity 1: hannwindow" {  } { { "hannwindow.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/hannwindow.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511095462133 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1511095462133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hannwindow windowfunction:windowfunction_i1\|hannwindow:hannwindow_i1 " "Elaborating entity \"hannwindow\" for hierarchy \"windowfunction:windowfunction_i1\|hannwindow:hannwindow_i1\"" {  } { { "windowfunction.vhd" "hannwindow_i1" { Text "D:/FPGA/DE2_sound/vu_meter/windowfunction.vhd" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095462136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "int2fp windowfunction:windowfunction_i1\|int2fp:int2fp_i1 " "Elaborating entity \"int2fp\" for hierarchy \"windowfunction:windowfunction_i1\|int2fp:int2fp_i1\"" {  } { { "windowfunction.vhd" "int2fp_i1" { Text "D:/FPGA/DE2_sound/vu_meter/windowfunction.vhd" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095462143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "int2fp_altfp_convert_p1n windowfunction:windowfunction_i1\|int2fp:int2fp_i1\|int2fp_altfp_convert_p1n:int2fp_altfp_convert_p1n_component " "Elaborating entity \"int2fp_altfp_convert_p1n\" for hierarchy \"windowfunction:windowfunction_i1\|int2fp:int2fp_i1\|int2fp_altfp_convert_p1n:int2fp_altfp_convert_p1n_component\"" {  } { { "MATH/int2fp.vhd" "int2fp_altfp_convert_p1n_component" { Text "D:/FPGA/DE2_sound/vu_meter/MATH/int2fp.vhd" 1098 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095462143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "int2fp_altbarrel_shift_uvf windowfunction:windowfunction_i1\|int2fp:int2fp_i1\|int2fp_altfp_convert_p1n:int2fp_altfp_convert_p1n_component\|int2fp_altbarrel_shift_uvf:altbarrel_shift5 " "Elaborating entity \"int2fp_altbarrel_shift_uvf\" for hierarchy \"windowfunction:windowfunction_i1\|int2fp:int2fp_i1\|int2fp_altfp_convert_p1n:int2fp_altfp_convert_p1n_component\|int2fp_altbarrel_shift_uvf:altbarrel_shift5\"" {  } { { "MATH/int2fp.vhd" "altbarrel_shift5" { Text "D:/FPGA/DE2_sound/vu_meter/MATH/int2fp.vhd" 905 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095462144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "int2fp_altpriority_encoder_rb6 windowfunction:windowfunction_i1\|int2fp:int2fp_i1\|int2fp_altfp_convert_p1n:int2fp_altfp_convert_p1n_component\|int2fp_altpriority_encoder_rb6:altpriority_encoder2 " "Elaborating entity \"int2fp_altpriority_encoder_rb6\" for hierarchy \"windowfunction:windowfunction_i1\|int2fp:int2fp_i1\|int2fp_altfp_convert_p1n:int2fp_altfp_convert_p1n_component\|int2fp_altpriority_encoder_rb6:altpriority_encoder2\"" {  } { { "MATH/int2fp.vhd" "altpriority_encoder2" { Text "D:/FPGA/DE2_sound/vu_meter/MATH/int2fp.vhd" 914 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095462146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "int2fp_altpriority_encoder_bv7 windowfunction:windowfunction_i1\|int2fp:int2fp_i1\|int2fp_altfp_convert_p1n:int2fp_altfp_convert_p1n_component\|int2fp_altpriority_encoder_rb6:altpriority_encoder2\|int2fp_altpriority_encoder_bv7:altpriority_encoder6 " "Elaborating entity \"int2fp_altpriority_encoder_bv7\" for hierarchy \"windowfunction:windowfunction_i1\|int2fp:int2fp_i1\|int2fp_altfp_convert_p1n:int2fp_altfp_convert_p1n_component\|int2fp_altpriority_encoder_rb6:altpriority_encoder2\|int2fp_altpriority_encoder_bv7:altpriority_encoder6\"" {  } { { "MATH/int2fp.vhd" "altpriority_encoder6" { Text "D:/FPGA/DE2_sound/vu_meter/MATH/int2fp.vhd" 644 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095462146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "int2fp_altpriority_encoder_6v7 windowfunction:windowfunction_i1\|int2fp:int2fp_i1\|int2fp_altfp_convert_p1n:int2fp_altfp_convert_p1n_component\|int2fp_altpriority_encoder_rb6:altpriority_encoder2\|int2fp_altpriority_encoder_bv7:altpriority_encoder6\|int2fp_altpriority_encoder_6v7:altpriority_encoder8 " "Elaborating entity \"int2fp_altpriority_encoder_6v7\" for hierarchy \"windowfunction:windowfunction_i1\|int2fp:int2fp_i1\|int2fp_altfp_convert_p1n:int2fp_altfp_convert_p1n_component\|int2fp_altpriority_encoder_rb6:altpriority_encoder2\|int2fp_altpriority_encoder_bv7:altpriority_encoder6\|int2fp_altpriority_encoder_6v7:altpriority_encoder8\"" {  } { { "MATH/int2fp.vhd" "altpriority_encoder8" { Text "D:/FPGA/DE2_sound/vu_meter/MATH/int2fp.vhd" 517 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095462147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "int2fp_altpriority_encoder_3v7 windowfunction:windowfunction_i1\|int2fp:int2fp_i1\|int2fp_altfp_convert_p1n:int2fp_altfp_convert_p1n_component\|int2fp_altpriority_encoder_rb6:altpriority_encoder2\|int2fp_altpriority_encoder_bv7:altpriority_encoder6\|int2fp_altpriority_encoder_6v7:altpriority_encoder8\|int2fp_altpriority_encoder_3v7:altpriority_encoder10 " "Elaborating entity \"int2fp_altpriority_encoder_3v7\" for hierarchy \"windowfunction:windowfunction_i1\|int2fp:int2fp_i1\|int2fp_altfp_convert_p1n:int2fp_altfp_convert_p1n_component\|int2fp_altpriority_encoder_rb6:altpriority_encoder2\|int2fp_altpriority_encoder_bv7:altpriority_encoder6\|int2fp_altpriority_encoder_6v7:altpriority_encoder8\|int2fp_altpriority_encoder_3v7:altpriority_encoder10\"" {  } { { "MATH/int2fp.vhd" "altpriority_encoder10" { Text "D:/FPGA/DE2_sound/vu_meter/MATH/int2fp.vhd" 402 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095462147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "int2fp_altpriority_encoder_3e8 windowfunction:windowfunction_i1\|int2fp:int2fp_i1\|int2fp_altfp_convert_p1n:int2fp_altfp_convert_p1n_component\|int2fp_altpriority_encoder_rb6:altpriority_encoder2\|int2fp_altpriority_encoder_bv7:altpriority_encoder6\|int2fp_altpriority_encoder_6v7:altpriority_encoder8\|int2fp_altpriority_encoder_3e8:altpriority_encoder11 " "Elaborating entity \"int2fp_altpriority_encoder_3e8\" for hierarchy \"windowfunction:windowfunction_i1\|int2fp:int2fp_i1\|int2fp_altfp_convert_p1n:int2fp_altfp_convert_p1n_component\|int2fp_altpriority_encoder_rb6:altpriority_encoder2\|int2fp_altpriority_encoder_bv7:altpriority_encoder6\|int2fp_altpriority_encoder_6v7:altpriority_encoder8\|int2fp_altpriority_encoder_3e8:altpriority_encoder11\"" {  } { { "MATH/int2fp.vhd" "altpriority_encoder11" { Text "D:/FPGA/DE2_sound/vu_meter/MATH/int2fp.vhd" 411 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095462148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "int2fp_altpriority_encoder_6e8 windowfunction:windowfunction_i1\|int2fp:int2fp_i1\|int2fp_altfp_convert_p1n:int2fp_altfp_convert_p1n_component\|int2fp_altpriority_encoder_rb6:altpriority_encoder2\|int2fp_altpriority_encoder_bv7:altpriority_encoder6\|int2fp_altpriority_encoder_6e8:altpriority_encoder9 " "Elaborating entity \"int2fp_altpriority_encoder_6e8\" for hierarchy \"windowfunction:windowfunction_i1\|int2fp:int2fp_i1\|int2fp_altfp_convert_p1n:int2fp_altfp_convert_p1n_component\|int2fp_altpriority_encoder_rb6:altpriority_encoder2\|int2fp_altpriority_encoder_bv7:altpriority_encoder6\|int2fp_altpriority_encoder_6e8:altpriority_encoder9\"" {  } { { "MATH/int2fp.vhd" "altpriority_encoder9" { Text "D:/FPGA/DE2_sound/vu_meter/MATH/int2fp.vhd" 532 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095462149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "int2fp_altpriority_encoder_be8 windowfunction:windowfunction_i1\|int2fp:int2fp_i1\|int2fp_altfp_convert_p1n:int2fp_altfp_convert_p1n_component\|int2fp_altpriority_encoder_rb6:altpriority_encoder2\|int2fp_altpriority_encoder_be8:altpriority_encoder7 " "Elaborating entity \"int2fp_altpriority_encoder_be8\" for hierarchy \"windowfunction:windowfunction_i1\|int2fp:int2fp_i1\|int2fp_altfp_convert_p1n:int2fp_altfp_convert_p1n_component\|int2fp_altpriority_encoder_rb6:altpriority_encoder2\|int2fp_altpriority_encoder_be8:altpriority_encoder7\"" {  } { { "MATH/int2fp.vhd" "altpriority_encoder7" { Text "D:/FPGA/DE2_sound/vu_meter/MATH/int2fp.vhd" 659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095462151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub windowfunction:windowfunction_i1\|int2fp:int2fp_i1\|int2fp_altfp_convert_p1n:int2fp_altfp_convert_p1n_component\|lpm_add_sub:add_sub1 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"windowfunction:windowfunction_i1\|int2fp:int2fp_i1\|int2fp_altfp_convert_p1n:int2fp_altfp_convert_p1n_component\|lpm_add_sub:add_sub1\"" {  } { { "MATH/int2fp.vhd" "add_sub1" { Text "D:/FPGA/DE2_sound/vu_meter/MATH/int2fp.vhd" 1024 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095462165 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "windowfunction:windowfunction_i1\|int2fp:int2fp_i1\|int2fp_altfp_convert_p1n:int2fp_altfp_convert_p1n_component\|lpm_add_sub:add_sub1 " "Elaborated megafunction instantiation \"windowfunction:windowfunction_i1\|int2fp:int2fp_i1\|int2fp_altfp_convert_p1n:int2fp_altfp_convert_p1n_component\|lpm_add_sub:add_sub1\"" {  } { { "MATH/int2fp.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/MATH/int2fp.vhd" 1024 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095462165 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "windowfunction:windowfunction_i1\|int2fp:int2fp_i1\|int2fp_altfp_convert_p1n:int2fp_altfp_convert_p1n_component\|lpm_add_sub:add_sub1 " "Instantiated megafunction \"windowfunction:windowfunction_i1\|int2fp:int2fp_i1\|int2fp_altfp_convert_p1n:int2fp_altfp_convert_p1n_component\|lpm_add_sub:add_sub1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095462166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095462166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095462166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 15 " "Parameter \"LPM_WIDTH\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095462166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095462166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095462166 ""}  } { { "MATH/int2fp.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/MATH/int2fp.vhd" 1024 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1511095462166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_83j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_83j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_83j " "Found entity 1: add_sub_83j" {  } { { "db/add_sub_83j.tdf" "" { Text "D:/FPGA/DE2_sound/vu_meter/db/add_sub_83j.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511095462194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511095462194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_83j windowfunction:windowfunction_i1\|int2fp:int2fp_i1\|int2fp_altfp_convert_p1n:int2fp_altfp_convert_p1n_component\|lpm_add_sub:add_sub1\|add_sub_83j:auto_generated " "Elaborating entity \"add_sub_83j\" for hierarchy \"windowfunction:windowfunction_i1\|int2fp:int2fp_i1\|int2fp_altfp_convert_p1n:int2fp_altfp_convert_p1n_component\|lpm_add_sub:add_sub1\|add_sub_83j:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095462194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub windowfunction:windowfunction_i1\|int2fp:int2fp_i1\|int2fp_altfp_convert_p1n:int2fp_altfp_convert_p1n_component\|lpm_add_sub:add_sub3 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"windowfunction:windowfunction_i1\|int2fp:int2fp_i1\|int2fp_altfp_convert_p1n:int2fp_altfp_convert_p1n_component\|lpm_add_sub:add_sub3\"" {  } { { "MATH/int2fp.vhd" "add_sub3" { Text "D:/FPGA/DE2_sound/vu_meter/MATH/int2fp.vhd" 1035 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095462198 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "windowfunction:windowfunction_i1\|int2fp:int2fp_i1\|int2fp_altfp_convert_p1n:int2fp_altfp_convert_p1n_component\|lpm_add_sub:add_sub3 " "Elaborated megafunction instantiation \"windowfunction:windowfunction_i1\|int2fp:int2fp_i1\|int2fp_altfp_convert_p1n:int2fp_altfp_convert_p1n_component\|lpm_add_sub:add_sub3\"" {  } { { "MATH/int2fp.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/MATH/int2fp.vhd" 1035 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095462198 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "windowfunction:windowfunction_i1\|int2fp:int2fp_i1\|int2fp_altfp_convert_p1n:int2fp_altfp_convert_p1n_component\|lpm_add_sub:add_sub3 " "Instantiated megafunction \"windowfunction:windowfunction_i1\|int2fp:int2fp_i1\|int2fp_altfp_convert_p1n:int2fp_altfp_convert_p1n_component\|lpm_add_sub:add_sub3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION SUB " "Parameter \"LPM_DIRECTION\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095462198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095462198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095462198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095462198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095462198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095462198 ""}  } { { "MATH/int2fp.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/MATH/int2fp.vhd" 1035 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1511095462198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_r2j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_r2j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_r2j " "Found entity 1: add_sub_r2j" {  } { { "db/add_sub_r2j.tdf" "" { Text "D:/FPGA/DE2_sound/vu_meter/db/add_sub_r2j.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511095462226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511095462226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_r2j windowfunction:windowfunction_i1\|int2fp:int2fp_i1\|int2fp_altfp_convert_p1n:int2fp_altfp_convert_p1n_component\|lpm_add_sub:add_sub3\|add_sub_r2j:auto_generated " "Elaborating entity \"add_sub_r2j\" for hierarchy \"windowfunction:windowfunction_i1\|int2fp:int2fp_i1\|int2fp_altfp_convert_p1n:int2fp_altfp_convert_p1n_component\|lpm_add_sub:add_sub3\|add_sub_r2j:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095462226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare windowfunction:windowfunction_i1\|int2fp:int2fp_i1\|int2fp_altfp_convert_p1n:int2fp_altfp_convert_p1n_component\|lpm_compare:cmpr4 " "Elaborating entity \"lpm_compare\" for hierarchy \"windowfunction:windowfunction_i1\|int2fp:int2fp_i1\|int2fp_altfp_convert_p1n:int2fp_altfp_convert_p1n_component\|lpm_compare:cmpr4\"" {  } { { "MATH/int2fp.vhd" "cmpr4" { Text "D:/FPGA/DE2_sound/vu_meter/MATH/int2fp.vhd" 1053 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095462234 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "windowfunction:windowfunction_i1\|int2fp:int2fp_i1\|int2fp_altfp_convert_p1n:int2fp_altfp_convert_p1n_component\|lpm_compare:cmpr4 " "Elaborated megafunction instantiation \"windowfunction:windowfunction_i1\|int2fp:int2fp_i1\|int2fp_altfp_convert_p1n:int2fp_altfp_convert_p1n_component\|lpm_compare:cmpr4\"" {  } { { "MATH/int2fp.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/MATH/int2fp.vhd" 1053 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095462235 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "windowfunction:windowfunction_i1\|int2fp:int2fp_i1\|int2fp_altfp_convert_p1n:int2fp_altfp_convert_p1n_component\|lpm_compare:cmpr4 " "Instantiated megafunction \"windowfunction:windowfunction_i1\|int2fp:int2fp_i1\|int2fp_altfp_convert_p1n:int2fp_altfp_convert_p1n_component\|lpm_compare:cmpr4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095462235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095462235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095462235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095462235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_compare " "Parameter \"lpm_type\" = \"lpm_compare\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095462235 ""}  } { { "MATH/int2fp.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/MATH/int2fp.vhd" 1053 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1511095462235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_h2i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_h2i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_h2i " "Found entity 1: cmpr_h2i" {  } { { "db/cmpr_h2i.tdf" "" { Text "D:/FPGA/DE2_sound/vu_meter/db/cmpr_h2i.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511095462264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511095462264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_h2i windowfunction:windowfunction_i1\|int2fp:int2fp_i1\|int2fp_altfp_convert_p1n:int2fp_altfp_convert_p1n_component\|lpm_compare:cmpr4\|cmpr_h2i:auto_generated " "Elaborating entity \"cmpr_h2i\" for hierarchy \"windowfunction:windowfunction_i1\|int2fp:int2fp_i1\|int2fp_altfp_convert_p1n:int2fp_altfp_convert_p1n_component\|lpm_compare:cmpr4\|cmpr_h2i:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_compare.tdf" 281 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095462264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp2int windowfunction:windowfunction_i1\|fp2int:fp2int_i1 " "Elaborating entity \"fp2int\" for hierarchy \"windowfunction:windowfunction_i1\|fp2int:fp2int_i1\"" {  } { { "windowfunction.vhd" "fp2int_i1" { Text "D:/FPGA/DE2_sound/vu_meter/windowfunction.vhd" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095462265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp2int_altfp_convert_p1n windowfunction:windowfunction_i1\|fp2int:fp2int_i1\|fp2int_altfp_convert_p1n:fp2int_altfp_convert_p1n_component " "Elaborating entity \"fp2int_altfp_convert_p1n\" for hierarchy \"windowfunction:windowfunction_i1\|fp2int:fp2int_i1\|fp2int_altfp_convert_p1n:fp2int_altfp_convert_p1n_component\"" {  } { { "MATH/fp2int.vhd" "fp2int_altfp_convert_p1n_component" { Text "D:/FPGA/DE2_sound/vu_meter/MATH/fp2int.vhd" 1779 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095462266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp2int_altbarrel_shift_40g windowfunction:windowfunction_i1\|fp2int:fp2int_i1\|fp2int_altfp_convert_p1n:fp2int_altfp_convert_p1n_component\|fp2int_altbarrel_shift_40g:altbarrel_shift6 " "Elaborating entity \"fp2int_altbarrel_shift_40g\" for hierarchy \"windowfunction:windowfunction_i1\|fp2int:fp2int_i1\|fp2int_altfp_convert_p1n:fp2int_altfp_convert_p1n_component\|fp2int_altbarrel_shift_40g:altbarrel_shift6\"" {  } { { "MATH/fp2int.vhd" "altbarrel_shift6" { Text "D:/FPGA/DE2_sound/vu_meter/MATH/fp2int.vhd" 1264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095462268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub windowfunction:windowfunction_i1\|fp2int:fp2int_i1\|fp2int_altfp_convert_p1n:fp2int_altfp_convert_p1n_component\|lpm_add_sub:add_sub4 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"windowfunction:windowfunction_i1\|fp2int:fp2int_i1\|fp2int_altfp_convert_p1n:fp2int_altfp_convert_p1n_component\|lpm_add_sub:add_sub4\"" {  } { { "MATH/fp2int.vhd" "add_sub4" { Text "D:/FPGA/DE2_sound/vu_meter/MATH/fp2int.vhd" 1635 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095462271 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "windowfunction:windowfunction_i1\|fp2int:fp2int_i1\|fp2int_altfp_convert_p1n:fp2int_altfp_convert_p1n_component\|lpm_add_sub:add_sub4 " "Elaborated megafunction instantiation \"windowfunction:windowfunction_i1\|fp2int:fp2int_i1\|fp2int_altfp_convert_p1n:fp2int_altfp_convert_p1n_component\|lpm_add_sub:add_sub4\"" {  } { { "MATH/fp2int.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/MATH/fp2int.vhd" 1635 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095462272 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "windowfunction:windowfunction_i1\|fp2int:fp2int_i1\|fp2int_altfp_convert_p1n:fp2int_altfp_convert_p1n_component\|lpm_add_sub:add_sub4 " "Instantiated megafunction \"windowfunction:windowfunction_i1\|fp2int:fp2int_i1\|fp2int_altfp_convert_p1n:fp2int_altfp_convert_p1n_component\|lpm_add_sub:add_sub4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION SUB " "Parameter \"LPM_DIRECTION\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095462272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095462272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095462272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095462272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095462272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095462272 ""}  } { { "MATH/fp2int.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/MATH/fp2int.vhd" 1635 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1511095462272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub windowfunction:windowfunction_i1\|fp2int:fp2int_i1\|fp2int_altfp_convert_p1n:fp2int_altfp_convert_p1n_component\|lpm_add_sub:add_sub5 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"windowfunction:windowfunction_i1\|fp2int:fp2int_i1\|fp2int_altfp_convert_p1n:fp2int_altfp_convert_p1n_component\|lpm_add_sub:add_sub5\"" {  } { { "MATH/fp2int.vhd" "add_sub5" { Text "D:/FPGA/DE2_sound/vu_meter/MATH/fp2int.vhd" 1647 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095462274 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "windowfunction:windowfunction_i1\|fp2int:fp2int_i1\|fp2int_altfp_convert_p1n:fp2int_altfp_convert_p1n_component\|lpm_add_sub:add_sub5 " "Elaborated megafunction instantiation \"windowfunction:windowfunction_i1\|fp2int:fp2int_i1\|fp2int_altfp_convert_p1n:fp2int_altfp_convert_p1n_component\|lpm_add_sub:add_sub5\"" {  } { { "MATH/fp2int.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/MATH/fp2int.vhd" 1647 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095462274 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "windowfunction:windowfunction_i1\|fp2int:fp2int_i1\|fp2int_altfp_convert_p1n:fp2int_altfp_convert_p1n_component\|lpm_add_sub:add_sub5 " "Instantiated megafunction \"windowfunction:windowfunction_i1\|fp2int:fp2int_i1\|fp2int_altfp_convert_p1n:fp2int_altfp_convert_p1n_component\|lpm_add_sub:add_sub5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095462275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095462275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095462275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 6 " "Parameter \"LPM_WIDTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095462275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095462275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095462275 ""}  } { { "MATH/fp2int.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/MATH/fp2int.vhd" 1647 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1511095462275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_o1j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_o1j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_o1j " "Found entity 1: add_sub_o1j" {  } { { "db/add_sub_o1j.tdf" "" { Text "D:/FPGA/DE2_sound/vu_meter/db/add_sub_o1j.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511095462302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511095462302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_o1j windowfunction:windowfunction_i1\|fp2int:fp2int_i1\|fp2int_altfp_convert_p1n:fp2int_altfp_convert_p1n_component\|lpm_add_sub:add_sub5\|add_sub_o1j:auto_generated " "Elaborating entity \"add_sub_o1j\" for hierarchy \"windowfunction:windowfunction_i1\|fp2int:fp2int_i1\|fp2int_altfp_convert_p1n:fp2int_altfp_convert_p1n_component\|lpm_add_sub:add_sub5\|add_sub_o1j:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095462302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub windowfunction:windowfunction_i1\|fp2int:fp2int_i1\|fp2int_altfp_convert_p1n:fp2int_altfp_convert_p1n_component\|lpm_add_sub:add_sub7 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"windowfunction:windowfunction_i1\|fp2int:fp2int_i1\|fp2int_altfp_convert_p1n:fp2int_altfp_convert_p1n_component\|lpm_add_sub:add_sub7\"" {  } { { "MATH/fp2int.vhd" "add_sub7" { Text "D:/FPGA/DE2_sound/vu_meter/MATH/fp2int.vhd" 1659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095462305 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "windowfunction:windowfunction_i1\|fp2int:fp2int_i1\|fp2int_altfp_convert_p1n:fp2int_altfp_convert_p1n_component\|lpm_add_sub:add_sub7 " "Elaborated megafunction instantiation \"windowfunction:windowfunction_i1\|fp2int:fp2int_i1\|fp2int_altfp_convert_p1n:fp2int_altfp_convert_p1n_component\|lpm_add_sub:add_sub7\"" {  } { { "MATH/fp2int.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/MATH/fp2int.vhd" 1659 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095462305 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "windowfunction:windowfunction_i1\|fp2int:fp2int_i1\|fp2int_altfp_convert_p1n:fp2int_altfp_convert_p1n_component\|lpm_add_sub:add_sub7 " "Instantiated megafunction \"windowfunction:windowfunction_i1\|fp2int:fp2int_i1\|fp2int_altfp_convert_p1n:fp2int_altfp_convert_p1n_component\|lpm_add_sub:add_sub7\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095462305 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095462305 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095462305 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 15 " "Parameter \"LPM_WIDTH\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095462305 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095462305 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095462305 ""}  } { { "MATH/fp2int.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/MATH/fp2int.vhd" 1659 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1511095462305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_3ij.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_3ij.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_3ij " "Found entity 1: add_sub_3ij" {  } { { "db/add_sub_3ij.tdf" "" { Text "D:/FPGA/DE2_sound/vu_meter/db/add_sub_3ij.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511095462332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511095462332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_3ij windowfunction:windowfunction_i1\|fp2int:fp2int_i1\|fp2int_altfp_convert_p1n:fp2int_altfp_convert_p1n_component\|lpm_add_sub:add_sub7\|add_sub_3ij:auto_generated " "Elaborating entity \"add_sub_3ij\" for hierarchy \"windowfunction:windowfunction_i1\|fp2int:fp2int_i1\|fp2int_altfp_convert_p1n:fp2int_altfp_convert_p1n_component\|lpm_add_sub:add_sub7\|add_sub_3ij:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095462333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub windowfunction:windowfunction_i1\|fp2int:fp2int_i1\|fp2int_altfp_convert_p1n:fp2int_altfp_convert_p1n_component\|lpm_add_sub:add_sub8 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"windowfunction:windowfunction_i1\|fp2int:fp2int_i1\|fp2int_altfp_convert_p1n:fp2int_altfp_convert_p1n_component\|lpm_add_sub:add_sub8\"" {  } { { "MATH/fp2int.vhd" "add_sub8" { Text "D:/FPGA/DE2_sound/vu_meter/MATH/fp2int.vhd" 1679 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095462335 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "windowfunction:windowfunction_i1\|fp2int:fp2int_i1\|fp2int_altfp_convert_p1n:fp2int_altfp_convert_p1n_component\|lpm_add_sub:add_sub8 " "Elaborated megafunction instantiation \"windowfunction:windowfunction_i1\|fp2int:fp2int_i1\|fp2int_altfp_convert_p1n:fp2int_altfp_convert_p1n_component\|lpm_add_sub:add_sub8\"" {  } { { "MATH/fp2int.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/MATH/fp2int.vhd" 1679 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095462335 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "windowfunction:windowfunction_i1\|fp2int:fp2int_i1\|fp2int_altfp_convert_p1n:fp2int_altfp_convert_p1n_component\|lpm_add_sub:add_sub8 " "Instantiated megafunction \"windowfunction:windowfunction_i1\|fp2int:fp2int_i1\|fp2int_altfp_convert_p1n:fp2int_altfp_convert_p1n_component\|lpm_add_sub:add_sub8\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095462335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095462335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095462335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 7 " "Parameter \"LPM_WIDTH\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095462335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095462335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095462335 ""}  } { { "MATH/fp2int.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/MATH/fp2int.vhd" 1679 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1511095462335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_kgj.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_kgj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_kgj " "Found entity 1: add_sub_kgj" {  } { { "db/add_sub_kgj.tdf" "" { Text "D:/FPGA/DE2_sound/vu_meter/db/add_sub_kgj.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511095462363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511095462363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_kgj windowfunction:windowfunction_i1\|fp2int:fp2int_i1\|fp2int_altfp_convert_p1n:fp2int_altfp_convert_p1n_component\|lpm_add_sub:add_sub8\|add_sub_kgj:auto_generated " "Elaborating entity \"add_sub_kgj\" for hierarchy \"windowfunction:windowfunction_i1\|fp2int:fp2int_i1\|fp2int_altfp_convert_p1n:fp2int_altfp_convert_p1n_component\|lpm_add_sub:add_sub8\|add_sub_kgj:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095462364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub windowfunction:windowfunction_i1\|fp2int:fp2int_i1\|fp2int_altfp_convert_p1n:fp2int_altfp_convert_p1n_component\|lpm_add_sub:add_sub9 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"windowfunction:windowfunction_i1\|fp2int:fp2int_i1\|fp2int_altfp_convert_p1n:fp2int_altfp_convert_p1n_component\|lpm_add_sub:add_sub9\"" {  } { { "MATH/fp2int.vhd" "add_sub9" { Text "D:/FPGA/DE2_sound/vu_meter/MATH/fp2int.vhd" 1692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095462366 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "windowfunction:windowfunction_i1\|fp2int:fp2int_i1\|fp2int_altfp_convert_p1n:fp2int_altfp_convert_p1n_component\|lpm_add_sub:add_sub9 " "Elaborated megafunction instantiation \"windowfunction:windowfunction_i1\|fp2int:fp2int_i1\|fp2int_altfp_convert_p1n:fp2int_altfp_convert_p1n_component\|lpm_add_sub:add_sub9\"" {  } { { "MATH/fp2int.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/MATH/fp2int.vhd" 1692 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095462366 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "windowfunction:windowfunction_i1\|fp2int:fp2int_i1\|fp2int_altfp_convert_p1n:fp2int_altfp_convert_p1n_component\|lpm_add_sub:add_sub9 " "Instantiated megafunction \"windowfunction:windowfunction_i1\|fp2int:fp2int_i1\|fp2int_altfp_convert_p1n:fp2int_altfp_convert_p1n_component\|lpm_add_sub:add_sub9\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095462366 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095462366 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095462366 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095462366 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095462366 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095462366 ""}  } { { "MATH/fp2int.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/MATH/fp2int.vhd" 1692 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1511095462366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_q1j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_q1j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_q1j " "Found entity 1: add_sub_q1j" {  } { { "db/add_sub_q1j.tdf" "" { Text "D:/FPGA/DE2_sound/vu_meter/db/add_sub_q1j.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511095462395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511095462395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_q1j windowfunction:windowfunction_i1\|fp2int:fp2int_i1\|fp2int_altfp_convert_p1n:fp2int_altfp_convert_p1n_component\|lpm_add_sub:add_sub9\|add_sub_q1j:auto_generated " "Elaborating entity \"add_sub_q1j\" for hierarchy \"windowfunction:windowfunction_i1\|fp2int:fp2int_i1\|fp2int_altfp_convert_p1n:fp2int_altfp_convert_p1n_component\|lpm_add_sub:add_sub9\|add_sub_q1j:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095462395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare windowfunction:windowfunction_i1\|fp2int:fp2int_i1\|fp2int_altfp_convert_p1n:fp2int_altfp_convert_p1n_component\|lpm_compare:cmpr1 " "Elaborating entity \"lpm_compare\" for hierarchy \"windowfunction:windowfunction_i1\|fp2int:fp2int_i1\|fp2int_altfp_convert_p1n:fp2int_altfp_convert_p1n_component\|lpm_compare:cmpr1\"" {  } { { "MATH/fp2int.vhd" "cmpr1" { Text "D:/FPGA/DE2_sound/vu_meter/MATH/fp2int.vhd" 1703 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095462398 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "windowfunction:windowfunction_i1\|fp2int:fp2int_i1\|fp2int_altfp_convert_p1n:fp2int_altfp_convert_p1n_component\|lpm_compare:cmpr1 " "Elaborated megafunction instantiation \"windowfunction:windowfunction_i1\|fp2int:fp2int_i1\|fp2int_altfp_convert_p1n:fp2int_altfp_convert_p1n_component\|lpm_compare:cmpr1\"" {  } { { "MATH/fp2int.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/MATH/fp2int.vhd" 1703 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095462398 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "windowfunction:windowfunction_i1\|fp2int:fp2int_i1\|fp2int_altfp_convert_p1n:fp2int_altfp_convert_p1n_component\|lpm_compare:cmpr1 " "Instantiated megafunction \"windowfunction:windowfunction_i1\|fp2int:fp2int_i1\|fp2int_altfp_convert_p1n:fp2int_altfp_convert_p1n_component\|lpm_compare:cmpr1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095462398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095462398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095462398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095462398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_compare " "Parameter \"lpm_type\" = \"lpm_compare\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095462398 ""}  } { { "MATH/fp2int.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/MATH/fp2int.vhd" 1703 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1511095462398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_kci.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_kci.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_kci " "Found entity 1: cmpr_kci" {  } { { "db/cmpr_kci.tdf" "" { Text "D:/FPGA/DE2_sound/vu_meter/db/cmpr_kci.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511095462426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511095462426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_kci windowfunction:windowfunction_i1\|fp2int:fp2int_i1\|fp2int_altfp_convert_p1n:fp2int_altfp_convert_p1n_component\|lpm_compare:cmpr1\|cmpr_kci:auto_generated " "Elaborating entity \"cmpr_kci\" for hierarchy \"windowfunction:windowfunction_i1\|fp2int:fp2int_i1\|fp2int_altfp_convert_p1n:fp2int_altfp_convert_p1n_component\|lpm_compare:cmpr1\|cmpr_kci:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_compare.tdf" 281 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095462426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare windowfunction:windowfunction_i1\|fp2int:fp2int_i1\|fp2int_altfp_convert_p1n:fp2int_altfp_convert_p1n_component\|lpm_compare:cmpr2 " "Elaborating entity \"lpm_compare\" for hierarchy \"windowfunction:windowfunction_i1\|fp2int:fp2int_i1\|fp2int_altfp_convert_p1n:fp2int_altfp_convert_p1n_component\|lpm_compare:cmpr2\"" {  } { { "MATH/fp2int.vhd" "cmpr2" { Text "D:/FPGA/DE2_sound/vu_meter/MATH/fp2int.vhd" 1714 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095462428 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "windowfunction:windowfunction_i1\|fp2int:fp2int_i1\|fp2int_altfp_convert_p1n:fp2int_altfp_convert_p1n_component\|lpm_compare:cmpr2 " "Elaborated megafunction instantiation \"windowfunction:windowfunction_i1\|fp2int:fp2int_i1\|fp2int_altfp_convert_p1n:fp2int_altfp_convert_p1n_component\|lpm_compare:cmpr2\"" {  } { { "MATH/fp2int.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/MATH/fp2int.vhd" 1714 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095462429 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "windowfunction:windowfunction_i1\|fp2int:fp2int_i1\|fp2int_altfp_convert_p1n:fp2int_altfp_convert_p1n_component\|lpm_compare:cmpr2 " "Instantiated megafunction \"windowfunction:windowfunction_i1\|fp2int:fp2int_i1\|fp2int_altfp_convert_p1n:fp2int_altfp_convert_p1n_component\|lpm_compare:cmpr2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095462429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095462429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095462429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095462429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_compare " "Parameter \"lpm_type\" = \"lpm_compare\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095462429 ""}  } { { "MATH/fp2int.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/MATH/fp2int.vhd" 1714 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1511095462429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_a2i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_a2i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_a2i " "Found entity 1: cmpr_a2i" {  } { { "db/cmpr_a2i.tdf" "" { Text "D:/FPGA/DE2_sound/vu_meter/db/cmpr_a2i.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511095462456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511095462456 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_a2i windowfunction:windowfunction_i1\|fp2int:fp2int_i1\|fp2int_altfp_convert_p1n:fp2int_altfp_convert_p1n_component\|lpm_compare:cmpr2\|cmpr_a2i:auto_generated " "Elaborating entity \"cmpr_a2i\" for hierarchy \"windowfunction:windowfunction_i1\|fp2int:fp2int_i1\|fp2int_altfp_convert_p1n:fp2int_altfp_convert_p1n_component\|lpm_compare:cmpr2\|cmpr_a2i:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_compare.tdf" 281 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095462456 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare windowfunction:windowfunction_i1\|fp2int:fp2int_i1\|fp2int_altfp_convert_p1n:fp2int_altfp_convert_p1n_component\|lpm_compare:max_shift_compare " "Elaborating entity \"lpm_compare\" for hierarchy \"windowfunction:windowfunction_i1\|fp2int:fp2int_i1\|fp2int_altfp_convert_p1n:fp2int_altfp_convert_p1n_component\|lpm_compare:max_shift_compare\"" {  } { { "MATH/fp2int.vhd" "max_shift_compare" { Text "D:/FPGA/DE2_sound/vu_meter/MATH/fp2int.vhd" 1734 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095462461 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "windowfunction:windowfunction_i1\|fp2int:fp2int_i1\|fp2int_altfp_convert_p1n:fp2int_altfp_convert_p1n_component\|lpm_compare:max_shift_compare " "Elaborated megafunction instantiation \"windowfunction:windowfunction_i1\|fp2int:fp2int_i1\|fp2int_altfp_convert_p1n:fp2int_altfp_convert_p1n_component\|lpm_compare:max_shift_compare\"" {  } { { "MATH/fp2int.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/MATH/fp2int.vhd" 1734 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095462461 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "windowfunction:windowfunction_i1\|fp2int:fp2int_i1\|fp2int_altfp_convert_p1n:fp2int_altfp_convert_p1n_component\|lpm_compare:max_shift_compare " "Instantiated megafunction \"windowfunction:windowfunction_i1\|fp2int:fp2int_i1\|fp2int_altfp_convert_p1n:fp2int_altfp_convert_p1n_component\|lpm_compare:max_shift_compare\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095462461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095462461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 6 " "Parameter \"LPM_WIDTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095462461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095462461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_compare " "Parameter \"lpm_type\" = \"lpm_compare\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095462461 ""}  } { { "MATH/fp2int.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/MATH/fp2int.vhd" 1734 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1511095462461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_b2i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_b2i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_b2i " "Found entity 1: cmpr_b2i" {  } { { "db/cmpr_b2i.tdf" "" { Text "D:/FPGA/DE2_sound/vu_meter/db/cmpr_b2i.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511095462489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511095462489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_b2i windowfunction:windowfunction_i1\|fp2int:fp2int_i1\|fp2int_altfp_convert_p1n:fp2int_altfp_convert_p1n_component\|lpm_compare:max_shift_compare\|cmpr_b2i:auto_generated " "Elaborating entity \"cmpr_b2i\" for hierarchy \"windowfunction:windowfunction_i1\|fp2int:fp2int_i1\|fp2int_altfp_convert_p1n:fp2int_altfp_convert_p1n_component\|lpm_compare:max_shift_compare\|cmpr_b2i:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_compare.tdf" 281 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095462489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_mult windowfunction:windowfunction_i1\|fp_mult:fp_mult_i1 " "Elaborating entity \"fp_mult\" for hierarchy \"windowfunction:windowfunction_i1\|fp_mult:fp_mult_i1\"" {  } { { "windowfunction.vhd" "fp_mult_i1" { Text "D:/FPGA/DE2_sound/vu_meter/windowfunction.vhd" 199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095462491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_mult_altfp_mult_fkn windowfunction:windowfunction_i1\|fp_mult:fp_mult_i1\|fp_mult_altfp_mult_fkn:fp_mult_altfp_mult_fkn_component " "Elaborating entity \"fp_mult_altfp_mult_fkn\" for hierarchy \"windowfunction:windowfunction_i1\|fp_mult:fp_mult_i1\|fp_mult_altfp_mult_fkn:fp_mult_altfp_mult_fkn_component\"" {  } { { "db/fp_mult.vhd" "fp_mult_altfp_mult_fkn_component" { Text "D:/FPGA/DE2_sound/vu_meter/db/fp_mult.vhd" 1452 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095462492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub windowfunction:windowfunction_i1\|fp_mult:fp_mult_i1\|fp_mult_altfp_mult_fkn:fp_mult_altfp_mult_fkn_component\|lpm_add_sub:exp_add_adder " "Elaborating entity \"lpm_add_sub\" for hierarchy \"windowfunction:windowfunction_i1\|fp_mult:fp_mult_i1\|fp_mult_altfp_mult_fkn:fp_mult_altfp_mult_fkn_component\|lpm_add_sub:exp_add_adder\"" {  } { { "db/fp_mult.vhd" "exp_add_adder" { Text "D:/FPGA/DE2_sound/vu_meter/db/fp_mult.vhd" 1295 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095462495 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "windowfunction:windowfunction_i1\|fp_mult:fp_mult_i1\|fp_mult_altfp_mult_fkn:fp_mult_altfp_mult_fkn_component\|lpm_add_sub:exp_add_adder " "Elaborated megafunction instantiation \"windowfunction:windowfunction_i1\|fp_mult:fp_mult_i1\|fp_mult_altfp_mult_fkn:fp_mult_altfp_mult_fkn_component\|lpm_add_sub:exp_add_adder\"" {  } { { "db/fp_mult.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/db/fp_mult.vhd" 1295 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095462496 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "windowfunction:windowfunction_i1\|fp_mult:fp_mult_i1\|fp_mult_altfp_mult_fkn:fp_mult_altfp_mult_fkn_component\|lpm_add_sub:exp_add_adder " "Instantiated megafunction \"windowfunction:windowfunction_i1\|fp_mult:fp_mult_i1\|fp_mult_altfp_mult_fkn:fp_mult_altfp_mult_fkn_component\|lpm_add_sub:exp_add_adder\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095462496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095462496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095462496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 9 " "Parameter \"LPM_WIDTH\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095462496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095462496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095462496 ""}  } { { "db/fp_mult.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/db/fp_mult.vhd" 1295 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1511095462496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_tdj.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_tdj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_tdj " "Found entity 1: add_sub_tdj" {  } { { "db/add_sub_tdj.tdf" "" { Text "D:/FPGA/DE2_sound/vu_meter/db/add_sub_tdj.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511095462523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511095462523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_tdj windowfunction:windowfunction_i1\|fp_mult:fp_mult_i1\|fp_mult_altfp_mult_fkn:fp_mult_altfp_mult_fkn_component\|lpm_add_sub:exp_add_adder\|add_sub_tdj:auto_generated " "Elaborating entity \"add_sub_tdj\" for hierarchy \"windowfunction:windowfunction_i1\|fp_mult:fp_mult_i1\|fp_mult_altfp_mult_fkn:fp_mult_altfp_mult_fkn_component\|lpm_add_sub:exp_add_adder\|add_sub_tdj:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095462524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub windowfunction:windowfunction_i1\|fp_mult:fp_mult_i1\|fp_mult_altfp_mult_fkn:fp_mult_altfp_mult_fkn_component\|lpm_add_sub:exp_adj_adder " "Elaborating entity \"lpm_add_sub\" for hierarchy \"windowfunction:windowfunction_i1\|fp_mult:fp_mult_i1\|fp_mult_altfp_mult_fkn:fp_mult_altfp_mult_fkn_component\|lpm_add_sub:exp_adj_adder\"" {  } { { "db/fp_mult.vhd" "exp_adj_adder" { Text "D:/FPGA/DE2_sound/vu_meter/db/fp_mult.vhd" 1326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095462526 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "windowfunction:windowfunction_i1\|fp_mult:fp_mult_i1\|fp_mult_altfp_mult_fkn:fp_mult_altfp_mult_fkn_component\|lpm_add_sub:exp_adj_adder " "Elaborated megafunction instantiation \"windowfunction:windowfunction_i1\|fp_mult:fp_mult_i1\|fp_mult_altfp_mult_fkn:fp_mult_altfp_mult_fkn_component\|lpm_add_sub:exp_adj_adder\"" {  } { { "db/fp_mult.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/db/fp_mult.vhd" 1326 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095462526 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "windowfunction:windowfunction_i1\|fp_mult:fp_mult_i1\|fp_mult_altfp_mult_fkn:fp_mult_altfp_mult_fkn_component\|lpm_add_sub:exp_adj_adder " "Instantiated megafunction \"windowfunction:windowfunction_i1\|fp_mult:fp_mult_i1\|fp_mult_altfp_mult_fkn:fp_mult_altfp_mult_fkn_component\|lpm_add_sub:exp_adj_adder\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095462526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095462526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095462526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 10 " "Parameter \"LPM_WIDTH\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095462526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095462526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095462526 ""}  } { { "db/fp_mult.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/db/fp_mult.vhd" 1326 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1511095462526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_i5h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_i5h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_i5h " "Found entity 1: add_sub_i5h" {  } { { "db/add_sub_i5h.tdf" "" { Text "D:/FPGA/DE2_sound/vu_meter/db/add_sub_i5h.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511095462553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511095462553 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_i5h windowfunction:windowfunction_i1\|fp_mult:fp_mult_i1\|fp_mult_altfp_mult_fkn:fp_mult_altfp_mult_fkn_component\|lpm_add_sub:exp_adj_adder\|add_sub_i5h:auto_generated " "Elaborating entity \"add_sub_i5h\" for hierarchy \"windowfunction:windowfunction_i1\|fp_mult:fp_mult_i1\|fp_mult_altfp_mult_fkn:fp_mult_altfp_mult_fkn_component\|lpm_add_sub:exp_adj_adder\|add_sub_i5h:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095462554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub windowfunction:windowfunction_i1\|fp_mult:fp_mult_i1\|fp_mult_altfp_mult_fkn:fp_mult_altfp_mult_fkn_component\|lpm_add_sub:exp_bias_subtr " "Elaborating entity \"lpm_add_sub\" for hierarchy \"windowfunction:windowfunction_i1\|fp_mult:fp_mult_i1\|fp_mult_altfp_mult_fkn:fp_mult_altfp_mult_fkn_component\|lpm_add_sub:exp_bias_subtr\"" {  } { { "db/fp_mult.vhd" "exp_bias_subtr" { Text "D:/FPGA/DE2_sound/vu_meter/db/fp_mult.vhd" 1338 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095462556 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "windowfunction:windowfunction_i1\|fp_mult:fp_mult_i1\|fp_mult_altfp_mult_fkn:fp_mult_altfp_mult_fkn_component\|lpm_add_sub:exp_bias_subtr " "Elaborated megafunction instantiation \"windowfunction:windowfunction_i1\|fp_mult:fp_mult_i1\|fp_mult_altfp_mult_fkn:fp_mult_altfp_mult_fkn_component\|lpm_add_sub:exp_bias_subtr\"" {  } { { "db/fp_mult.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/db/fp_mult.vhd" 1338 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095462557 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "windowfunction:windowfunction_i1\|fp_mult:fp_mult_i1\|fp_mult_altfp_mult_fkn:fp_mult_altfp_mult_fkn_component\|lpm_add_sub:exp_bias_subtr " "Instantiated megafunction \"windowfunction:windowfunction_i1\|fp_mult:fp_mult_i1\|fp_mult_altfp_mult_fkn:fp_mult_altfp_mult_fkn_component\|lpm_add_sub:exp_bias_subtr\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION SUB " "Parameter \"LPM_DIRECTION\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095462557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095462557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095462557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 10 " "Parameter \"LPM_WIDTH\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095462557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095462557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095462557 ""}  } { { "db/fp_mult.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/db/fp_mult.vhd" 1338 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1511095462557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_0lg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_0lg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_0lg " "Found entity 1: add_sub_0lg" {  } { { "db/add_sub_0lg.tdf" "" { Text "D:/FPGA/DE2_sound/vu_meter/db/add_sub_0lg.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511095462584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511095462584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_0lg windowfunction:windowfunction_i1\|fp_mult:fp_mult_i1\|fp_mult_altfp_mult_fkn:fp_mult_altfp_mult_fkn_component\|lpm_add_sub:exp_bias_subtr\|add_sub_0lg:auto_generated " "Elaborating entity \"add_sub_0lg\" for hierarchy \"windowfunction:windowfunction_i1\|fp_mult:fp_mult_i1\|fp_mult_altfp_mult_fkn:fp_mult_altfp_mult_fkn_component\|lpm_add_sub:exp_bias_subtr\|add_sub_0lg:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095462584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub windowfunction:windowfunction_i1\|fp_mult:fp_mult_i1\|fp_mult_altfp_mult_fkn:fp_mult_altfp_mult_fkn_component\|lpm_add_sub:man_round_adder " "Elaborating entity \"lpm_add_sub\" for hierarchy \"windowfunction:windowfunction_i1\|fp_mult:fp_mult_i1\|fp_mult_altfp_mult_fkn:fp_mult_altfp_mult_fkn_component\|lpm_add_sub:man_round_adder\"" {  } { { "db/fp_mult.vhd" "man_round_adder" { Text "D:/FPGA/DE2_sound/vu_meter/db/fp_mult.vhd" 1352 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095462587 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "windowfunction:windowfunction_i1\|fp_mult:fp_mult_i1\|fp_mult_altfp_mult_fkn:fp_mult_altfp_mult_fkn_component\|lpm_add_sub:man_round_adder " "Elaborated megafunction instantiation \"windowfunction:windowfunction_i1\|fp_mult:fp_mult_i1\|fp_mult_altfp_mult_fkn:fp_mult_altfp_mult_fkn_component\|lpm_add_sub:man_round_adder\"" {  } { { "db/fp_mult.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/db/fp_mult.vhd" 1352 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095462587 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "windowfunction:windowfunction_i1\|fp_mult:fp_mult_i1\|fp_mult_altfp_mult_fkn:fp_mult_altfp_mult_fkn_component\|lpm_add_sub:man_round_adder " "Instantiated megafunction \"windowfunction:windowfunction_i1\|fp_mult:fp_mult_i1\|fp_mult_altfp_mult_fkn:fp_mult_altfp_mult_fkn_component\|lpm_add_sub:man_round_adder\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095462587 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095462587 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095462587 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 25 " "Parameter \"LPM_WIDTH\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095462587 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095462587 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095462587 ""}  } { { "db/fp_mult.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/db/fp_mult.vhd" 1352 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1511095462587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_uqg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_uqg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_uqg " "Found entity 1: add_sub_uqg" {  } { { "db/add_sub_uqg.tdf" "" { Text "D:/FPGA/DE2_sound/vu_meter/db/add_sub_uqg.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511095462615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511095462615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_uqg windowfunction:windowfunction_i1\|fp_mult:fp_mult_i1\|fp_mult_altfp_mult_fkn:fp_mult_altfp_mult_fkn_component\|lpm_add_sub:man_round_adder\|add_sub_uqg:auto_generated " "Elaborating entity \"add_sub_uqg\" for hierarchy \"windowfunction:windowfunction_i1\|fp_mult:fp_mult_i1\|fp_mult_altfp_mult_fkn:fp_mult_altfp_mult_fkn_component\|lpm_add_sub:man_round_adder\|add_sub_uqg:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095462615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult windowfunction:windowfunction_i1\|fp_mult:fp_mult_i1\|fp_mult_altfp_mult_fkn:fp_mult_altfp_mult_fkn_component\|lpm_mult:man_product2_mult " "Elaborating entity \"lpm_mult\" for hierarchy \"windowfunction:windowfunction_i1\|fp_mult:fp_mult_i1\|fp_mult_altfp_mult_fkn:fp_mult_altfp_mult_fkn_component\|lpm_mult:man_product2_mult\"" {  } { { "db/fp_mult.vhd" "man_product2_mult" { Text "D:/FPGA/DE2_sound/vu_meter/db/fp_mult.vhd" 1397 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095462626 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "windowfunction:windowfunction_i1\|fp_mult:fp_mult_i1\|fp_mult_altfp_mult_fkn:fp_mult_altfp_mult_fkn_component\|lpm_mult:man_product2_mult " "Elaborated megafunction instantiation \"windowfunction:windowfunction_i1\|fp_mult:fp_mult_i1\|fp_mult_altfp_mult_fkn:fp_mult_altfp_mult_fkn_component\|lpm_mult:man_product2_mult\"" {  } { { "db/fp_mult.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/db/fp_mult.vhd" 1397 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095462626 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "windowfunction:windowfunction_i1\|fp_mult:fp_mult_i1\|fp_mult_altfp_mult_fkn:fp_mult_altfp_mult_fkn_component\|lpm_mult:man_product2_mult " "Instantiated megafunction \"windowfunction:windowfunction_i1\|fp_mult:fp_mult_i1\|fp_mult_altfp_mult_fkn:fp_mult_altfp_mult_fkn_component\|lpm_mult:man_product2_mult\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 2 " "Parameter \"LPM_PIPELINE\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095462626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095462626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 24 " "Parameter \"LPM_WIDTHA\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095462626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 24 " "Parameter \"LPM_WIDTHB\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095462626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 48 " "Parameter \"LPM_WIDTHP\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095462626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095462626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint DEDICATED_MULTIPLIER_CIRCUITRY=YES " "Parameter \"lpm_hint\" = \"DEDICATED_MULTIPLIER_CIRCUITRY=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095462626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_mult " "Parameter \"lpm_type\" = \"lpm_mult\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095462626 ""}  } { { "db/fp_mult.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/db/fp_mult.vhd" 1397 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1511095462626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_5ks.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_5ks.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_5ks " "Found entity 1: mult_5ks" {  } { { "db/mult_5ks.tdf" "" { Text "D:/FPGA/DE2_sound/vu_meter/db/mult_5ks.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511095462656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511095462656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_5ks windowfunction:windowfunction_i1\|fp_mult:fp_mult_i1\|fp_mult_altfp_mult_fkn:fp_mult_altfp_mult_fkn_component\|lpm_mult:man_product2_mult\|mult_5ks:auto_generated " "Elaborating entity \"mult_5ks\" for hierarchy \"windowfunction:windowfunction_i1\|fp_mult:fp_mult_i1\|fp_mult_altfp_mult_fkn:fp_mult_altfp_mult_fkn_component\|lpm_mult:man_product2_mult\|mult_5ks:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095462656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fft fft:fft_i1 " "Elaborating entity \"fft\" for hierarchy \"fft:fft_i1\"" {  } { { "vu_meter.vhd" "fft_i1" { Text "D:/FPGA/DE2_sound/vu_meter/vu_meter.vhd" 417 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095462659 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "attribute dft_top.v(601) " "Unrecognized synthesis attribute \"attribute\" at dft_top.v(601)" {  } { { "dft_top.v" "" { Text "D:/FPGA/DE2_sound/vu_meter/dft_top.v" 601 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511095463109 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "ram_style dft_top.v(601) " "Unrecognized synthesis attribute \"ram_style\" at dft_top.v(601)" {  } { { "dft_top.v" "" { Text "D:/FPGA/DE2_sound/vu_meter/dft_top.v" 601 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511095463109 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "of dft_top.v(601) " "Unrecognized synthesis attribute \"of\" at dft_top.v(601)" {  } { { "dft_top.v" "" { Text "D:/FPGA/DE2_sound/vu_meter/dft_top.v" 601 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511095463109 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "mem dft_top.v(601) " "Unrecognized synthesis attribute \"mem\" at dft_top.v(601)" {  } { { "dft_top.v" "" { Text "D:/FPGA/DE2_sound/vu_meter/dft_top.v" 601 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511095463109 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "is dft_top.v(601) " "Unrecognized synthesis attribute \"is\" at dft_top.v(601)" {  } { { "dft_top.v" "" { Text "D:/FPGA/DE2_sound/vu_meter/dft_top.v" 601 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511095463109 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "block dft_top.v(601) " "Unrecognized synthesis attribute \"block\" at dft_top.v(601)" {  } { { "dft_top.v" "" { Text "D:/FPGA/DE2_sound/vu_meter/dft_top.v" 601 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511095463109 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "attribute dft_top.v(626) " "Unrecognized synthesis attribute \"attribute\" at dft_top.v(626)" {  } { { "dft_top.v" "" { Text "D:/FPGA/DE2_sound/vu_meter/dft_top.v" 626 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511095463109 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "ram_style dft_top.v(626) " "Unrecognized synthesis attribute \"ram_style\" at dft_top.v(626)" {  } { { "dft_top.v" "" { Text "D:/FPGA/DE2_sound/vu_meter/dft_top.v" 626 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511095463109 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "of dft_top.v(626) " "Unrecognized synthesis attribute \"of\" at dft_top.v(626)" {  } { { "dft_top.v" "" { Text "D:/FPGA/DE2_sound/vu_meter/dft_top.v" 626 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511095463109 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "mem dft_top.v(626) " "Unrecognized synthesis attribute \"mem\" at dft_top.v(626)" {  } { { "dft_top.v" "" { Text "D:/FPGA/DE2_sound/vu_meter/dft_top.v" 626 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511095463109 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "is dft_top.v(626) " "Unrecognized synthesis attribute \"is\" at dft_top.v(626)" {  } { { "dft_top.v" "" { Text "D:/FPGA/DE2_sound/vu_meter/dft_top.v" 626 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511095463110 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "distributed dft_top.v(626) " "Unrecognized synthesis attribute \"distributed\" at dft_top.v(626)" {  } { { "dft_top.v" "" { Text "D:/FPGA/DE2_sound/vu_meter/dft_top.v" 626 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511095463110 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "attribute dft_top.v(2001) " "Unrecognized synthesis attribute \"attribute\" at dft_top.v(2001)" {  } { { "dft_top.v" "" { Text "D:/FPGA/DE2_sound/vu_meter/dft_top.v" 2001 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511095463111 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "rom_style dft_top.v(2001) " "Unrecognized synthesis attribute \"rom_style\" at dft_top.v(2001)" {  } { { "dft_top.v" "" { Text "D:/FPGA/DE2_sound/vu_meter/dft_top.v" 2001 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511095463111 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "of dft_top.v(2001) " "Unrecognized synthesis attribute \"of\" at dft_top.v(2001)" {  } { { "dft_top.v" "" { Text "D:/FPGA/DE2_sound/vu_meter/dft_top.v" 2001 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511095463111 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "out3 dft_top.v(2001) " "Unrecognized synthesis attribute \"out3\" at dft_top.v(2001)" {  } { { "dft_top.v" "" { Text "D:/FPGA/DE2_sound/vu_meter/dft_top.v" 2001 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511095463111 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "is dft_top.v(2001) " "Unrecognized synthesis attribute \"is\" at dft_top.v(2001)" {  } { { "dft_top.v" "" { Text "D:/FPGA/DE2_sound/vu_meter/dft_top.v" 2001 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511095463111 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "attribute dft_top.v(3043) " "Unrecognized synthesis attribute \"attribute\" at dft_top.v(3043)" {  } { { "dft_top.v" "" { Text "D:/FPGA/DE2_sound/vu_meter/dft_top.v" 3043 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511095463112 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "rom_style dft_top.v(3043) " "Unrecognized synthesis attribute \"rom_style\" at dft_top.v(3043)" {  } { { "dft_top.v" "" { Text "D:/FPGA/DE2_sound/vu_meter/dft_top.v" 3043 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511095463112 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "of dft_top.v(3043) " "Unrecognized synthesis attribute \"of\" at dft_top.v(3043)" {  } { { "dft_top.v" "" { Text "D:/FPGA/DE2_sound/vu_meter/dft_top.v" 3043 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511095463112 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "out3 dft_top.v(3043) " "Unrecognized synthesis attribute \"out3\" at dft_top.v(3043)" {  } { { "dft_top.v" "" { Text "D:/FPGA/DE2_sound/vu_meter/dft_top.v" 3043 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511095463112 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "is dft_top.v(3043) " "Unrecognized synthesis attribute \"is\" at dft_top.v(3043)" {  } { { "dft_top.v" "" { Text "D:/FPGA/DE2_sound/vu_meter/dft_top.v" 3043 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511095463112 ""}
{ "Warning" "WSGN_SEARCH_FILE" "dft_top.v 23 23 " "Using design file dft_top.v, which is not specified as a design file for the current project, but contains definitions for 23 design units and 23 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 dft_testbench " "Found entity 1: dft_testbench" {  } { { "dft_top.v" "" { Text "D:/FPGA/DE2_sound/vu_meter/dft_top.v" 82 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511095463115 ""} { "Info" "ISGN_ENTITY_NAME" "2 dft_top " "Found entity 2: dft_top" {  } { { "dft_top.v" "" { Text "D:/FPGA/DE2_sound/vu_meter/dft_top.v" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511095463115 ""} { "Info" "ISGN_ENTITY_NAME" "3 rc68760 " "Found entity 3: rc68760" {  } { { "dft_top.v" "" { Text "D:/FPGA/DE2_sound/vu_meter/dft_top.v" 293 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511095463115 ""} { "Info" "ISGN_ENTITY_NAME" "4 perm68758 " "Found entity 4: perm68758" {  } { { "dft_top.v" "" { Text "D:/FPGA/DE2_sound/vu_meter/dft_top.v" 334 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511095463115 ""} { "Info" "ISGN_ENTITY_NAME" "5 memArray1024_68758 " "Found entity 5: memArray1024_68758" {  } { { "dft_top.v" "" { Text "D:/FPGA/DE2_sound/vu_meter/dft_top.v" 525 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511095463115 ""} { "Info" "ISGN_ENTITY_NAME" "6 nexxReg " "Found entity 6: nexxReg" {  } { { "dft_top.v" "" { Text "D:/FPGA/DE2_sound/vu_meter/dft_top.v" 561 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511095463115 ""} { "Info" "ISGN_ENTITY_NAME" "7 memMod " "Found entity 7: memMod" {  } { { "dft_top.v" "" { Text "D:/FPGA/DE2_sound/vu_meter/dft_top.v" 591 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511095463115 ""} { "Info" "ISGN_ENTITY_NAME" "8 memMod_dist " "Found entity 8: memMod_dist" {  } { { "dft_top.v" "" { Text "D:/FPGA/DE2_sound/vu_meter/dft_top.v" 616 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511095463115 ""} { "Info" "ISGN_ENTITY_NAME" "9 switch " "Found entity 9: switch" {  } { { "dft_top.v" "" { Text "D:/FPGA/DE2_sound/vu_meter/dft_top.v" 638 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511095463115 ""} { "Info" "ISGN_ENTITY_NAME" "10 shiftRegFIFO " "Found entity 10: shiftRegFIFO" {  } { { "dft_top.v" "" { Text "D:/FPGA/DE2_sound/vu_meter/dft_top.v" 647 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511095463115 ""} { "Info" "ISGN_ENTITY_NAME" "11 ICompose_71037 " "Found entity 11: ICompose_71037" {  } { { "dft_top.v" "" { Text "D:/FPGA/DE2_sound/vu_meter/dft_top.v" 669 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511095463115 ""} { "Info" "ISGN_ENTITY_NAME" "12 statementList71035 " "Found entity 12: statementList71035" {  } { { "dft_top.v" "" { Text "D:/FPGA/DE2_sound/vu_meter/dft_top.v" 832 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511095463115 ""} { "Info" "ISGN_ENTITY_NAME" "13 DirSum_70950 " "Found entity 13: DirSum_70950" {  } { { "dft_top.v" "" { Text "D:/FPGA/DE2_sound/vu_meter/dft_top.v" 917 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511095463115 ""} { "Info" "ISGN_ENTITY_NAME" "14 D2_69922 " "Found entity 14: D2_69922" {  } { { "dft_top.v" "" { Text "D:/FPGA/DE2_sound/vu_meter/dft_top.v" 964 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511095463115 ""} { "Info" "ISGN_ENTITY_NAME" "15 D1_70948 " "Found entity 15: D1_70948" {  } { { "dft_top.v" "" { Text "D:/FPGA/DE2_sound/vu_meter/dft_top.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511095463115 ""} { "Info" "ISGN_ENTITY_NAME" "16 codeBlock68762 " "Found entity 16: codeBlock68762" {  } { { "dft_top.v" "" { Text "D:/FPGA/DE2_sound/vu_meter/dft_top.v" 3050 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511095463115 ""} { "Info" "ISGN_ENTITY_NAME" "17 codeBlock70952 " "Found entity 17: codeBlock70952" {  } { { "dft_top.v" "" { Text "D:/FPGA/DE2_sound/vu_meter/dft_top.v" 3239 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511095463115 ""} { "Info" "ISGN_ENTITY_NAME" "18 rc71033 " "Found entity 18: rc71033" {  } { { "dft_top.v" "" { Text "D:/FPGA/DE2_sound/vu_meter/dft_top.v" 3320 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511095463115 ""} { "Info" "ISGN_ENTITY_NAME" "19 perm71031 " "Found entity 19: perm71031" {  } { { "dft_top.v" "" { Text "D:/FPGA/DE2_sound/vu_meter/dft_top.v" 3361 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511095463115 ""} { "Info" "ISGN_ENTITY_NAME" "20 memArray1024_71031 " "Found entity 20: memArray1024_71031" {  } { { "dft_top.v" "" { Text "D:/FPGA/DE2_sound/vu_meter/dft_top.v" 3552 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511095463115 ""} { "Info" "ISGN_ENTITY_NAME" "21 multfix " "Found entity 21: multfix" {  } { { "dft_top.v" "" { Text "D:/FPGA/DE2_sound/vu_meter/dft_top.v" 3590 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511095463115 ""} { "Info" "ISGN_ENTITY_NAME" "22 addfxp " "Found entity 22: addfxp" {  } { { "dft_top.v" "" { Text "D:/FPGA/DE2_sound/vu_meter/dft_top.v" 3616 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511095463115 ""} { "Info" "ISGN_ENTITY_NAME" "23 subfxp " "Found entity 23: subfxp" {  } { { "dft_top.v" "" { Text "D:/FPGA/DE2_sound/vu_meter/dft_top.v" 3638 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511095463115 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1511095463115 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dft_top fft:fft_i1\|dft_top:inst1 " "Elaborating entity \"dft_top\" for hierarchy \"fft:fft_i1\|dft_top:inst1\"" {  } { { "fft.vhd" "inst1" { Text "D:/FPGA/DE2_sound/vu_meter/fft.vhd" 210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095463124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rc68760 fft:fft_i1\|dft_top:inst1\|rc68760:stage0 " "Elaborating entity \"rc68760\" for hierarchy \"fft:fft_i1\|dft_top:inst1\|rc68760:stage0\"" {  } { { "dft_top.v" "stage0" { Text "D:/FPGA/DE2_sound/vu_meter/dft_top.v" 278 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095463132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "perm68758 fft:fft_i1\|dft_top:inst1\|rc68760:stage0\|perm68758:instPerm71265 " "Elaborating entity \"perm68758\" for hierarchy \"fft:fft_i1\|dft_top:inst1\|rc68760:stage0\|perm68758:instPerm71265\"" {  } { { "dft_top.v" "instPerm71265" { Text "D:/FPGA/DE2_sound/vu_meter/dft_top.v" 326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095463137 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "inBank0 dft_top.v(357) " "Verilog HDL or VHDL warning at dft_top.v(357): object \"inBank0\" assigned a value but never read" {  } { { "dft_top.v" "" { Text "D:/FPGA/DE2_sound/vu_meter/dft_top.v" 357 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1511095463138 "|vu_meter|fft:fft_i1|dft_top:inst1|rc68760:stage0|perm68758:instPerm71265"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "outBank0 dft_top.v(357) " "Verilog HDL or VHDL warning at dft_top.v(357): object \"outBank0\" assigned a value but never read" {  } { { "dft_top.v" "" { Text "D:/FPGA/DE2_sound/vu_meter/dft_top.v" 357 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1511095463138 "|vu_meter|fft:fft_i1|dft_top:inst1|rc68760:stage0|perm68758:instPerm71265"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "outAddr0 dft_top.v(358) " "Verilog HDL or VHDL warning at dft_top.v(358): object \"outAddr0\" assigned a value but never read" {  } { { "dft_top.v" "" { Text "D:/FPGA/DE2_sound/vu_meter/dft_top.v" 358 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1511095463138 "|vu_meter|fft:fft_i1|dft_top:inst1|rc68760:stage0|perm68758:instPerm71265"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "outBank_a0 dft_top.v(359) " "Verilog HDL or VHDL warning at dft_top.v(359): object \"outBank_a0\" assigned a value but never read" {  } { { "dft_top.v" "" { Text "D:/FPGA/DE2_sound/vu_meter/dft_top.v" 359 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1511095463138 "|vu_meter|fft:fft_i1|dft_top:inst1|rc68760:stage0|perm68758:instPerm71265"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "inBank1 dft_top.v(362) " "Verilog HDL or VHDL warning at dft_top.v(362): object \"inBank1\" assigned a value but never read" {  } { { "dft_top.v" "" { Text "D:/FPGA/DE2_sound/vu_meter/dft_top.v" 362 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1511095463138 "|vu_meter|fft:fft_i1|dft_top:inst1|rc68760:stage0|perm68758:instPerm71265"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "outBank1 dft_top.v(362) " "Verilog HDL or VHDL warning at dft_top.v(362): object \"outBank1\" assigned a value but never read" {  } { { "dft_top.v" "" { Text "D:/FPGA/DE2_sound/vu_meter/dft_top.v" 362 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1511095463138 "|vu_meter|fft:fft_i1|dft_top:inst1|rc68760:stage0|perm68758:instPerm71265"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "outAddr1 dft_top.v(363) " "Verilog HDL or VHDL warning at dft_top.v(363): object \"outAddr1\" assigned a value but never read" {  } { { "dft_top.v" "" { Text "D:/FPGA/DE2_sound/vu_meter/dft_top.v" 363 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1511095463138 "|vu_meter|fft:fft_i1|dft_top:inst1|rc68760:stage0|perm68758:instPerm71265"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "outBank_a1 dft_top.v(364) " "Verilog HDL or VHDL warning at dft_top.v(364): object \"outBank_a1\" assigned a value but never read" {  } { { "dft_top.v" "" { Text "D:/FPGA/DE2_sound/vu_meter/dft_top.v" 364 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1511095463138 "|vu_meter|fft:fft_i1|dft_top:inst1|rc68760:stage0|perm68758:instPerm71265"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "outCount_dd dft_top.v(369) " "Verilog HDL or VHDL warning at dft_top.v(369): object \"outCount_dd\" assigned a value but never read" {  } { { "dft_top.v" "" { Text "D:/FPGA/DE2_sound/vu_meter/dft_top.v" 369 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1511095463138 "|vu_meter|fft:fft_i1|dft_top:inst1|rc68760:stage0|perm68758:instPerm71265"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 dft_top.v(480) " "Verilog HDL assignment warning at dft_top.v(480): truncated value with size 32 to match size of target (9)" {  } { { "dft_top.v" "" { Text "D:/FPGA/DE2_sound/vu_meter/dft_top.v" 480 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511095463139 "|vu_meter|fft:fft_i1|dft_top:inst1|rc68760:stage0|perm68758:instPerm71265"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 dft_top.v(484) " "Verilog HDL assignment warning at dft_top.v(484): truncated value with size 32 to match size of target (9)" {  } { { "dft_top.v" "" { Text "D:/FPGA/DE2_sound/vu_meter/dft_top.v" 484 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511095463139 "|vu_meter|fft:fft_i1|dft_top:inst1|rc68760:stage0|perm68758:instPerm71265"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 dft_top.v(492) " "Verilog HDL assignment warning at dft_top.v(492): truncated value with size 32 to match size of target (9)" {  } { { "dft_top.v" "" { Text "D:/FPGA/DE2_sound/vu_meter/dft_top.v" 492 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511095463140 "|vu_meter|fft:fft_i1|dft_top:inst1|rc68760:stage0|perm68758:instPerm71265"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 dft_top.v(502) " "Verilog HDL assignment warning at dft_top.v(502): truncated value with size 32 to match size of target (9)" {  } { { "dft_top.v" "" { Text "D:/FPGA/DE2_sound/vu_meter/dft_top.v" 502 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511095463140 "|vu_meter|fft:fft_i1|dft_top:inst1|rc68760:stage0|perm68758:instPerm71265"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nexxReg fft:fft_i1\|dft_top:inst1\|rc68760:stage0\|perm68758:instPerm71265\|nexxReg:nexxReg_71270 " "Elaborating entity \"nexxReg\" for hierarchy \"fft:fft_i1\|dft_top:inst1\|rc68760:stage0\|perm68758:instPerm71265\|nexxReg:nexxReg_71270\"" {  } { { "dft_top.v" "nexxReg_71270" { Text "D:/FPGA/DE2_sound/vu_meter/dft_top.v" 450 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095463153 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 dft_top.v(570) " "Verilog HDL assignment warning at dft_top.v(570): truncated value with size 32 to match size of target (1)" {  } { { "dft_top.v" "" { Text "D:/FPGA/DE2_sound/vu_meter/dft_top.v" 570 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511095463153 "|vu_meter|fft:fft_i1|dft_top:inst1|rc68760:stage0|perm68758:instPerm71265|nexxReg:nexxReg_71270"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 dft_top.v(586) " "Verilog HDL assignment warning at dft_top.v(586): truncated value with size 32 to match size of target (10)" {  } { { "dft_top.v" "" { Text "D:/FPGA/DE2_sound/vu_meter/dft_top.v" 586 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511095463153 "|vu_meter|fft:fft_i1|dft_top:inst1|rc68760:stage0|perm68758:instPerm71265|nexxReg:nexxReg_71270"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftRegFIFO fft:fft_i1\|dft_top:inst1\|rc68760:stage0\|perm68758:instPerm71265\|shiftRegFIFO:shiftFIFO_71273 " "Elaborating entity \"shiftRegFIFO\" for hierarchy \"fft:fft_i1\|dft_top:inst1\|rc68760:stage0\|perm68758:instPerm71265\|shiftRegFIFO:shiftFIFO_71273\"" {  } { { "dft_top.v" "shiftFIFO_71273" { Text "D:/FPGA/DE2_sound/vu_meter/dft_top.v" 453 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095463157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memArray1024_68758 fft:fft_i1\|dft_top:inst1\|rc68760:stage0\|perm68758:instPerm71265\|memArray1024_68758:memSys " "Elaborating entity \"memArray1024_68758\" for hierarchy \"fft:fft_i1\|dft_top:inst1\|rc68760:stage0\|perm68758:instPerm71265\|memArray1024_68758:memSys\"" {  } { { "dft_top.v" "memSys" { Text "D:/FPGA/DE2_sound/vu_meter/dft_top.v" 464 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095463161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nexxReg fft:fft_i1\|dft_top:inst1\|rc68760:stage0\|perm68758:instPerm71265\|memArray1024_68758:memSys\|nexxReg:nexxReg_71278 " "Elaborating entity \"nexxReg\" for hierarchy \"fft:fft_i1\|dft_top:inst1\|rc68760:stage0\|perm68758:instPerm71265\|memArray1024_68758:memSys\|nexxReg:nexxReg_71278\"" {  } { { "dft_top.v" "nexxReg_71278" { Text "D:/FPGA/DE2_sound/vu_meter/dft_top.v" 550 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095463166 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 dft_top.v(570) " "Verilog HDL assignment warning at dft_top.v(570): truncated value with size 32 to match size of target (1)" {  } { { "dft_top.v" "" { Text "D:/FPGA/DE2_sound/vu_meter/dft_top.v" 570 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511095463167 "|vu_meter|fft:fft_i1|dft_top:inst1|rc68760:stage0|perm68758:instPerm71265|memArray1024_68758:memSys|nexxReg:nexxReg_71278"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 dft_top.v(586) " "Verilog HDL assignment warning at dft_top.v(586): truncated value with size 32 to match size of target (10)" {  } { { "dft_top.v" "" { Text "D:/FPGA/DE2_sound/vu_meter/dft_top.v" 586 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511095463167 "|vu_meter|fft:fft_i1|dft_top:inst1|rc68760:stage0|perm68758:instPerm71265|memArray1024_68758:memSys|nexxReg:nexxReg_71278"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memMod fft:fft_i1\|dft_top:inst1\|rc68760:stage0\|perm68758:instPerm71265\|memArray1024_68758:memSys\|memMod:memMod0 " "Elaborating entity \"memMod\" for hierarchy \"fft:fft_i1\|dft_top:inst1\|rc68760:stage0\|perm68758:instPerm71265\|memArray1024_68758:memSys\|memMod:memMod0\"" {  } { { "dft_top.v" "memMod0" { Text "D:/FPGA/DE2_sound/vu_meter/dft_top.v" 555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095463171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "switch fft:fft_i1\|dft_top:inst1\|rc68760:stage0\|perm68758:instPerm71265\|switch:in_sw_0_0 " "Elaborating entity \"switch\" for hierarchy \"fft:fft_i1\|dft_top:inst1\|rc68760:stage0\|perm68758:instPerm71265\|switch:in_sw_0_0\"" {  } { { "dft_top.v" "in_sw_0_0" { Text "D:/FPGA/DE2_sound/vu_meter/dft_top.v" 514 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095463193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "switch fft:fft_i1\|dft_top:inst1\|rc68760:stage0\|perm68758:instPerm71265\|switch:out_sw_0_0 " "Elaborating entity \"switch\" for hierarchy \"fft:fft_i1\|dft_top:inst1\|rc68760:stage0\|perm68758:instPerm71265\|switch:out_sw_0_0\"" {  } { { "dft_top.v" "out_sw_0_0" { Text "D:/FPGA/DE2_sound/vu_meter/dft_top.v" 518 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095463199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "switch fft:fft_i1\|dft_top:inst1\|rc68760:stage0\|perm68758:instPerm71265\|switch:rdaddr_sw_0_0 " "Elaborating entity \"switch\" for hierarchy \"fft:fft_i1\|dft_top:inst1\|rc68760:stage0\|perm68758:instPerm71265\|switch:rdaddr_sw_0_0\"" {  } { { "dft_top.v" "rdaddr_sw_0_0" { Text "D:/FPGA/DE2_sound/vu_meter/dft_top.v" 522 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095463203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ICompose_71037 fft:fft_i1\|dft_top:inst1\|ICompose_71037:IComposeInst71264 " "Elaborating entity \"ICompose_71037\" for hierarchy \"fft:fft_i1\|dft_top:inst1\|ICompose_71037:IComposeInst71264\"" {  } { { "dft_top.v" "IComposeInst71264" { Text "D:/FPGA/DE2_sound/vu_meter/dft_top.v" 286 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095463207 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 dft_top.v(753) " "Verilog HDL assignment warning at dft_top.v(753): truncated value with size 32 to match size of target (10)" {  } { { "dft_top.v" "" { Text "D:/FPGA/DE2_sound/vu_meter/dft_top.v" 753 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511095463208 "|vu_meter|fft:fft_i1|dft_top:inst1|ICompose_71037:IComposeInst71264"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 dft_top.v(762) " "Verilog HDL assignment warning at dft_top.v(762): truncated value with size 32 to match size of target (5)" {  } { { "dft_top.v" "" { Text "D:/FPGA/DE2_sound/vu_meter/dft_top.v" 762 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511095463208 "|vu_meter|fft:fft_i1|dft_top:inst1|ICompose_71037:IComposeInst71264"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 dft_top.v(808) " "Verilog HDL assignment warning at dft_top.v(808): truncated value with size 32 to match size of target (10)" {  } { { "dft_top.v" "" { Text "D:/FPGA/DE2_sound/vu_meter/dft_top.v" 808 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511095463209 "|vu_meter|fft:fft_i1|dft_top:inst1|ICompose_71037:IComposeInst71264"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "statementList71035 fft:fft_i1\|dft_top:inst1\|ICompose_71037:IComposeInst71264\|statementList71035:instList71283 " "Elaborating entity \"statementList71035\" for hierarchy \"fft:fft_i1\|dft_top:inst1\|ICompose_71037:IComposeInst71264\|statementList71035:instList71283\"" {  } { { "dft_top.v" "instList71283" { Text "D:/FPGA/DE2_sound/vu_meter/dft_top.v" 717 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095463222 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DirSum_70950 fft:fft_i1\|dft_top:inst1\|ICompose_71037:IComposeInst71264\|statementList71035:instList71283\|DirSum_70950:DirSumInst71286 " "Elaborating entity \"DirSum_70950\" for hierarchy \"fft:fft_i1\|dft_top:inst1\|ICompose_71037:IComposeInst71264\|statementList71035:instList71283\|DirSum_70950:DirSumInst71286\"" {  } { { "dft_top.v" "DirSumInst71286" { Text "D:/FPGA/DE2_sound/vu_meter/dft_top.v" 894 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095463229 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 dft_top.v(950) " "Verilog HDL assignment warning at dft_top.v(950): truncated value with size 32 to match size of target (9)" {  } { { "dft_top.v" "" { Text "D:/FPGA/DE2_sound/vu_meter/dft_top.v" 950 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511095463230 "|vu_meter|fft:fft_i1|dft_top:inst1|ICompose_71037:IComposeInst71264|statementList71035:instList71283|DirSum_70950:DirSumInst71286"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "codeBlock68762 fft:fft_i1\|dft_top:inst1\|ICompose_71037:IComposeInst71264\|statementList71035:instList71283\|DirSum_70950:DirSumInst71286\|codeBlock68762:codeBlockIsnt71289 " "Elaborating entity \"codeBlock68762\" for hierarchy \"fft:fft_i1\|dft_top:inst1\|ICompose_71037:IComposeInst71264\|statementList71035:instList71283\|DirSum_70950:DirSumInst71286\|codeBlock68762:codeBlockIsnt71289\"" {  } { { "dft_top.v" "codeBlockIsnt71289" { Text "D:/FPGA/DE2_sound/vu_meter/dft_top.v" 960 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095463235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftRegFIFO fft:fft_i1\|dft_top:inst1\|ICompose_71037:IComposeInst71264\|statementList71035:instList71283\|DirSum_70950:DirSumInst71286\|codeBlock68762:codeBlockIsnt71289\|shiftRegFIFO:shiftFIFO_71292 " "Elaborating entity \"shiftRegFIFO\" for hierarchy \"fft:fft_i1\|dft_top:inst1\|ICompose_71037:IComposeInst71264\|statementList71035:instList71283\|DirSum_70950:DirSumInst71286\|codeBlock68762:codeBlockIsnt71289\|shiftRegFIFO:shiftFIFO_71292\"" {  } { { "dft_top.v" "shiftFIFO_71292" { Text "D:/FPGA/DE2_sound/vu_meter/dft_top.v" 3082 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095463272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D2_69922 fft:fft_i1\|dft_top:inst1\|ICompose_71037:IComposeInst71264\|statementList71035:instList71283\|DirSum_70950:DirSumInst71286\|codeBlock68762:codeBlockIsnt71289\|D2_69922:instD2inst0_69922 " "Elaborating entity \"D2_69922\" for hierarchy \"fft:fft_i1\|dft_top:inst1\|ICompose_71037:IComposeInst71264\|statementList71035:instList71283\|DirSum_70950:DirSumInst71286\|codeBlock68762:codeBlockIsnt71289\|D2_69922:instD2inst0_69922\"" {  } { { "dft_top.v" "instD2inst0_69922" { Text "D:/FPGA/DE2_sound/vu_meter/dft_top.v" 3162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095463277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D1_70948 fft:fft_i1\|dft_top:inst1\|ICompose_71037:IComposeInst71264\|statementList71035:instList71283\|DirSum_70950:DirSumInst71286\|codeBlock68762:codeBlockIsnt71289\|D1_70948:instD1inst0_70948 " "Elaborating entity \"D1_70948\" for hierarchy \"fft:fft_i1\|dft_top:inst1\|ICompose_71037:IComposeInst71264\|statementList71035:instList71283\|DirSum_70950:DirSumInst71286\|codeBlock68762:codeBlockIsnt71289\|D1_70948:instD1inst0_70948\"" {  } { { "dft_top.v" "instD1inst0_70948" { Text "D:/FPGA/DE2_sound/vu_meter/dft_top.v" 3164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095463308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addfxp fft:fft_i1\|dft_top:inst1\|ICompose_71037:IComposeInst71264\|statementList71035:instList71283\|DirSum_70950:DirSumInst71286\|codeBlock68762:codeBlockIsnt71289\|addfxp:add68781 " "Elaborating entity \"addfxp\" for hierarchy \"fft:fft_i1\|dft_top:inst1\|ICompose_71037:IComposeInst71264\|statementList71035:instList71283\|DirSum_70950:DirSumInst71286\|codeBlock68762:codeBlockIsnt71289\|addfxp:add68781\"" {  } { { "dft_top.v" "add68781" { Text "D:/FPGA/DE2_sound/vu_meter/dft_top.v" 3166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095463339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "subfxp fft:fft_i1\|dft_top:inst1\|ICompose_71037:IComposeInst71264\|statementList71035:instList71283\|DirSum_70950:DirSumInst71286\|codeBlock68762:codeBlockIsnt71289\|subfxp:sub68813 " "Elaborating entity \"subfxp\" for hierarchy \"fft:fft_i1\|dft_top:inst1\|ICompose_71037:IComposeInst71264\|statementList71035:instList71283\|DirSum_70950:DirSumInst71286\|codeBlock68762:codeBlockIsnt71289\|subfxp:sub68813\"" {  } { { "dft_top.v" "sub68813" { Text "D:/FPGA/DE2_sound/vu_meter/dft_top.v" 3167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095463344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multfix fft:fft_i1\|dft_top:inst1\|ICompose_71037:IComposeInst71264\|statementList71035:instList71283\|DirSum_70950:DirSumInst71286\|codeBlock68762:codeBlockIsnt71289\|multfix:m68835 " "Elaborating entity \"multfix\" for hierarchy \"fft:fft_i1\|dft_top:inst1\|ICompose_71037:IComposeInst71264\|statementList71035:instList71283\|DirSum_70950:DirSumInst71286\|codeBlock68762:codeBlockIsnt71289\|multfix:m68835\"" {  } { { "dft_top.v" "m68835" { Text "D:/FPGA/DE2_sound/vu_meter/dft_top.v" 3168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095463348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "subfxp fft:fft_i1\|dft_top:inst1\|ICompose_71037:IComposeInst71264\|statementList71035:instList71283\|DirSum_70950:DirSumInst71286\|codeBlock68762:codeBlockIsnt71289\|subfxp:sub68864 " "Elaborating entity \"subfxp\" for hierarchy \"fft:fft_i1\|dft_top:inst1\|ICompose_71037:IComposeInst71264\|statementList71035:instList71283\|DirSum_70950:DirSumInst71286\|codeBlock68762:codeBlockIsnt71289\|subfxp:sub68864\"" {  } { { "dft_top.v" "sub68864" { Text "D:/FPGA/DE2_sound/vu_meter/dft_top.v" 3172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095463356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addfxp fft:fft_i1\|dft_top:inst1\|ICompose_71037:IComposeInst71264\|statementList71035:instList71283\|DirSum_70950:DirSumInst71286\|codeBlock68762:codeBlockIsnt71289\|addfxp:add68893 " "Elaborating entity \"addfxp\" for hierarchy \"fft:fft_i1\|dft_top:inst1\|ICompose_71037:IComposeInst71264\|statementList71035:instList71283\|DirSum_70950:DirSumInst71286\|codeBlock68762:codeBlockIsnt71289\|addfxp:add68893\"" {  } { { "dft_top.v" "add68893" { Text "D:/FPGA/DE2_sound/vu_meter/dft_top.v" 3173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095463362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "codeBlock70952 fft:fft_i1\|dft_top:inst1\|ICompose_71037:IComposeInst71264\|statementList71035:instList71283\|codeBlock70952:codeBlockIsnt71287 " "Elaborating entity \"codeBlock70952\" for hierarchy \"fft:fft_i1\|dft_top:inst1\|ICompose_71037:IComposeInst71264\|statementList71035:instList71283\|codeBlock70952:codeBlockIsnt71287\"" {  } { { "dft_top.v" "codeBlockIsnt71287" { Text "D:/FPGA/DE2_sound/vu_meter/dft_top.v" 902 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095463367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftRegFIFO fft:fft_i1\|dft_top:inst1\|ICompose_71037:IComposeInst71264\|statementList71035:instList71283\|codeBlock70952:codeBlockIsnt71287\|shiftRegFIFO:shiftFIFO_71295 " "Elaborating entity \"shiftRegFIFO\" for hierarchy \"fft:fft_i1\|dft_top:inst1\|ICompose_71037:IComposeInst71264\|statementList71035:instList71283\|codeBlock70952:codeBlockIsnt71287\|shiftRegFIFO:shiftFIFO_71295\"" {  } { { "dft_top.v" "shiftFIFO_71295" { Text "D:/FPGA/DE2_sound/vu_meter/dft_top.v" 3265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095463377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addfxp fft:fft_i1\|dft_top:inst1\|ICompose_71037:IComposeInst71264\|statementList71035:instList71283\|codeBlock70952:codeBlockIsnt71287\|addfxp:add70964 " "Elaborating entity \"addfxp\" for hierarchy \"fft:fft_i1\|dft_top:inst1\|ICompose_71037:IComposeInst71264\|statementList71035:instList71283\|codeBlock70952:codeBlockIsnt71287\|addfxp:add70964\"" {  } { { "dft_top.v" "add70964" { Text "D:/FPGA/DE2_sound/vu_meter/dft_top.v" 3299 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095463381 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "subfxp fft:fft_i1\|dft_top:inst1\|ICompose_71037:IComposeInst71264\|statementList71035:instList71283\|codeBlock70952:codeBlockIsnt71287\|subfxp:sub70994 " "Elaborating entity \"subfxp\" for hierarchy \"fft:fft_i1\|dft_top:inst1\|ICompose_71037:IComposeInst71264\|statementList71035:instList71283\|codeBlock70952:codeBlockIsnt71287\|subfxp:sub70994\"" {  } { { "dft_top.v" "sub70994" { Text "D:/FPGA/DE2_sound/vu_meter/dft_top.v" 3301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095463387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rc71033 fft:fft_i1\|dft_top:inst1\|ICompose_71037:IComposeInst71264\|statementList71035:instList71283\|rc71033:instrc71288 " "Elaborating entity \"rc71033\" for hierarchy \"fft:fft_i1\|dft_top:inst1\|ICompose_71037:IComposeInst71264\|statementList71035:instList71283\|rc71033:instrc71288\"" {  } { { "dft_top.v" "instrc71288" { Text "D:/FPGA/DE2_sound/vu_meter/dft_top.v" 910 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095463393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "perm71031 fft:fft_i1\|dft_top:inst1\|ICompose_71037:IComposeInst71264\|statementList71035:instList71283\|rc71033:instrc71288\|perm71031:instPerm71296 " "Elaborating entity \"perm71031\" for hierarchy \"fft:fft_i1\|dft_top:inst1\|ICompose_71037:IComposeInst71264\|statementList71035:instList71283\|rc71033:instrc71288\|perm71031:instPerm71296\"" {  } { { "dft_top.v" "instPerm71296" { Text "D:/FPGA/DE2_sound/vu_meter/dft_top.v" 3353 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095463398 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "inBank0 dft_top.v(3384) " "Verilog HDL or VHDL warning at dft_top.v(3384): object \"inBank0\" assigned a value but never read" {  } { { "dft_top.v" "" { Text "D:/FPGA/DE2_sound/vu_meter/dft_top.v" 3384 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1511095463399 "|vu_meter|fft:fft_i1|dft_top:inst1|ICompose_71037:IComposeInst71264|statementList71035:instList71283|rc71033:instrc71288|perm71031:instPerm71296"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "outBank0 dft_top.v(3384) " "Verilog HDL or VHDL warning at dft_top.v(3384): object \"outBank0\" assigned a value but never read" {  } { { "dft_top.v" "" { Text "D:/FPGA/DE2_sound/vu_meter/dft_top.v" 3384 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1511095463399 "|vu_meter|fft:fft_i1|dft_top:inst1|ICompose_71037:IComposeInst71264|statementList71035:instList71283|rc71033:instrc71288|perm71031:instPerm71296"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "outAddr0 dft_top.v(3385) " "Verilog HDL or VHDL warning at dft_top.v(3385): object \"outAddr0\" assigned a value but never read" {  } { { "dft_top.v" "" { Text "D:/FPGA/DE2_sound/vu_meter/dft_top.v" 3385 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1511095463399 "|vu_meter|fft:fft_i1|dft_top:inst1|ICompose_71037:IComposeInst71264|statementList71035:instList71283|rc71033:instrc71288|perm71031:instPerm71296"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "outBank_a0 dft_top.v(3386) " "Verilog HDL or VHDL warning at dft_top.v(3386): object \"outBank_a0\" assigned a value but never read" {  } { { "dft_top.v" "" { Text "D:/FPGA/DE2_sound/vu_meter/dft_top.v" 3386 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1511095463399 "|vu_meter|fft:fft_i1|dft_top:inst1|ICompose_71037:IComposeInst71264|statementList71035:instList71283|rc71033:instrc71288|perm71031:instPerm71296"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "inBank1 dft_top.v(3389) " "Verilog HDL or VHDL warning at dft_top.v(3389): object \"inBank1\" assigned a value but never read" {  } { { "dft_top.v" "" { Text "D:/FPGA/DE2_sound/vu_meter/dft_top.v" 3389 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1511095463399 "|vu_meter|fft:fft_i1|dft_top:inst1|ICompose_71037:IComposeInst71264|statementList71035:instList71283|rc71033:instrc71288|perm71031:instPerm71296"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "outBank1 dft_top.v(3389) " "Verilog HDL or VHDL warning at dft_top.v(3389): object \"outBank1\" assigned a value but never read" {  } { { "dft_top.v" "" { Text "D:/FPGA/DE2_sound/vu_meter/dft_top.v" 3389 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1511095463399 "|vu_meter|fft:fft_i1|dft_top:inst1|ICompose_71037:IComposeInst71264|statementList71035:instList71283|rc71033:instrc71288|perm71031:instPerm71296"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "outAddr1 dft_top.v(3390) " "Verilog HDL or VHDL warning at dft_top.v(3390): object \"outAddr1\" assigned a value but never read" {  } { { "dft_top.v" "" { Text "D:/FPGA/DE2_sound/vu_meter/dft_top.v" 3390 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1511095463399 "|vu_meter|fft:fft_i1|dft_top:inst1|ICompose_71037:IComposeInst71264|statementList71035:instList71283|rc71033:instrc71288|perm71031:instPerm71296"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "outBank_a1 dft_top.v(3391) " "Verilog HDL or VHDL warning at dft_top.v(3391): object \"outBank_a1\" assigned a value but never read" {  } { { "dft_top.v" "" { Text "D:/FPGA/DE2_sound/vu_meter/dft_top.v" 3391 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1511095463399 "|vu_meter|fft:fft_i1|dft_top:inst1|ICompose_71037:IComposeInst71264|statementList71035:instList71283|rc71033:instrc71288|perm71031:instPerm71296"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "outCount_dd dft_top.v(3396) " "Verilog HDL or VHDL warning at dft_top.v(3396): object \"outCount_dd\" assigned a value but never read" {  } { { "dft_top.v" "" { Text "D:/FPGA/DE2_sound/vu_meter/dft_top.v" 3396 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1511095463399 "|vu_meter|fft:fft_i1|dft_top:inst1|ICompose_71037:IComposeInst71264|statementList71035:instList71283|rc71033:instrc71288|perm71031:instPerm71296"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 dft_top.v(3507) " "Verilog HDL assignment warning at dft_top.v(3507): truncated value with size 32 to match size of target (9)" {  } { { "dft_top.v" "" { Text "D:/FPGA/DE2_sound/vu_meter/dft_top.v" 3507 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511095463401 "|vu_meter|fft:fft_i1|dft_top:inst1|ICompose_71037:IComposeInst71264|statementList71035:instList71283|rc71033:instrc71288|perm71031:instPerm71296"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 dft_top.v(3511) " "Verilog HDL assignment warning at dft_top.v(3511): truncated value with size 32 to match size of target (9)" {  } { { "dft_top.v" "" { Text "D:/FPGA/DE2_sound/vu_meter/dft_top.v" 3511 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511095463401 "|vu_meter|fft:fft_i1|dft_top:inst1|ICompose_71037:IComposeInst71264|statementList71035:instList71283|rc71033:instrc71288|perm71031:instPerm71296"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 dft_top.v(3519) " "Verilog HDL assignment warning at dft_top.v(3519): truncated value with size 32 to match size of target (9)" {  } { { "dft_top.v" "" { Text "D:/FPGA/DE2_sound/vu_meter/dft_top.v" 3519 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511095463401 "|vu_meter|fft:fft_i1|dft_top:inst1|ICompose_71037:IComposeInst71264|statementList71035:instList71283|rc71033:instrc71288|perm71031:instPerm71296"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 dft_top.v(3529) " "Verilog HDL assignment warning at dft_top.v(3529): truncated value with size 32 to match size of target (9)" {  } { { "dft_top.v" "" { Text "D:/FPGA/DE2_sound/vu_meter/dft_top.v" 3529 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511095463401 "|vu_meter|fft:fft_i1|dft_top:inst1|ICompose_71037:IComposeInst71264|statementList71035:instList71283|rc71033:instrc71288|perm71031:instPerm71296"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nexxReg fft:fft_i1\|dft_top:inst1\|ICompose_71037:IComposeInst71264\|statementList71035:instList71283\|rc71033:instrc71288\|perm71031:instPerm71296\|nexxReg:nexxReg_71301 " "Elaborating entity \"nexxReg\" for hierarchy \"fft:fft_i1\|dft_top:inst1\|ICompose_71037:IComposeInst71264\|statementList71035:instList71283\|rc71033:instrc71288\|perm71031:instPerm71296\|nexxReg:nexxReg_71301\"" {  } { { "dft_top.v" "nexxReg_71301" { Text "D:/FPGA/DE2_sound/vu_meter/dft_top.v" 3477 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095463414 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 dft_top.v(570) " "Verilog HDL assignment warning at dft_top.v(570): truncated value with size 32 to match size of target (1)" {  } { { "dft_top.v" "" { Text "D:/FPGA/DE2_sound/vu_meter/dft_top.v" 570 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511095463414 "|vu_meter|fft:fft_i1|dft_top:inst1|ICompose_71037:IComposeInst71264|statementList71035:instList71283|rc71033:instrc71288|perm71031:instPerm71296|nexxReg:nexxReg_71301"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 dft_top.v(586) " "Verilog HDL assignment warning at dft_top.v(586): truncated value with size 32 to match size of target (10)" {  } { { "dft_top.v" "" { Text "D:/FPGA/DE2_sound/vu_meter/dft_top.v" 586 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511095463414 "|vu_meter|fft:fft_i1|dft_top:inst1|ICompose_71037:IComposeInst71264|statementList71035:instList71283|rc71033:instrc71288|perm71031:instPerm71296|nexxReg:nexxReg_71301"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memArray1024_71031 fft:fft_i1\|dft_top:inst1\|ICompose_71037:IComposeInst71264\|statementList71035:instList71283\|rc71033:instrc71288\|perm71031:instPerm71296\|memArray1024_71031:memSys " "Elaborating entity \"memArray1024_71031\" for hierarchy \"fft:fft_i1\|dft_top:inst1\|ICompose_71037:IComposeInst71264\|statementList71035:instList71283\|rc71033:instrc71288\|perm71031:instPerm71296\|memArray1024_71031:memSys\"" {  } { { "dft_top.v" "memSys" { Text "D:/FPGA/DE2_sound/vu_meter/dft_top.v" 3491 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095463419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sample_avg fft:fft_i1\|sample_avg:sample_avg_i1 " "Elaborating entity \"sample_avg\" for hierarchy \"fft:fft_i1\|sample_avg:sample_avg_i1\"" {  } { { "fft.vhd" "sample_avg_i1" { Text "D:/FPGA/DE2_sound/vu_meter/fft.vhd" 228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095463430 ""}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "sample_avg.vhd(55) " "VHDL Subtype or Type Declaration warning at sample_avg.vhd(55): subtype or type has null range" {  } { { "sample_avg.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/sample_avg.vhd" 55 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1511095463430 "|vu_meter|fft:fft_i1|sample_avg:sample_avg_i1"}
{ "Warning" "WSGN_SEARCH_FILE" "powerlog.vhd 2 1 " "Using design file powerlog.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 powerlog-rtl " "Found design unit 1: powerlog-rtl" {  } { { "powerlog.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/powerlog.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511095463441 ""} { "Info" "ISGN_ENTITY_NAME" "1 powerlog " "Found entity 1: powerlog" {  } { { "powerlog.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/powerlog.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511095463441 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1511095463441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "powerlog powerlog:powerlog_i1 " "Elaborating entity \"powerlog\" for hierarchy \"powerlog:powerlog_i1\"" {  } { { "vu_meter.vhd" "powerlog_i1" { Text "D:/FPGA/DE2_sound/vu_meter/vu_meter.vhd" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095463442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i32tofp powerlog:powerlog_i1\|i32tofp:int2fp_i1 " "Elaborating entity \"i32tofp\" for hierarchy \"powerlog:powerlog_i1\|i32tofp:int2fp_i1\"" {  } { { "powerlog.vhd" "int2fp_i1" { Text "D:/FPGA/DE2_sound/vu_meter/powerlog.vhd" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095463448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i32tofp_altfp_convert_34o powerlog:powerlog_i1\|i32tofp:int2fp_i1\|i32tofp_altfp_convert_34o:i32tofp_altfp_convert_34o_component " "Elaborating entity \"i32tofp_altfp_convert_34o\" for hierarchy \"powerlog:powerlog_i1\|i32tofp:int2fp_i1\|i32tofp_altfp_convert_34o:i32tofp_altfp_convert_34o_component\"" {  } { { "MATH/i32tofp.vhd" "i32tofp_altfp_convert_34o_component" { Text "D:/FPGA/DE2_sound/vu_meter/MATH/i32tofp.vhd" 1470 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095463454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i32tofp_altbarrel_shift_tvf powerlog:powerlog_i1\|i32tofp:int2fp_i1\|i32tofp_altfp_convert_34o:i32tofp_altfp_convert_34o_component\|i32tofp_altbarrel_shift_tvf:altbarrel_shift5 " "Elaborating entity \"i32tofp_altbarrel_shift_tvf\" for hierarchy \"powerlog:powerlog_i1\|i32tofp:int2fp_i1\|i32tofp_altfp_convert_34o:i32tofp_altfp_convert_34o_component\|i32tofp_altbarrel_shift_tvf:altbarrel_shift5\"" {  } { { "MATH/i32tofp.vhd" "altbarrel_shift5" { Text "D:/FPGA/DE2_sound/vu_meter/MATH/i32tofp.vhd" 1180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095463462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i32tofp_altpriority_encoder_qb6 powerlog:powerlog_i1\|i32tofp:int2fp_i1\|i32tofp_altfp_convert_34o:i32tofp_altfp_convert_34o_component\|i32tofp_altpriority_encoder_qb6:altpriority_encoder2 " "Elaborating entity \"i32tofp_altpriority_encoder_qb6\" for hierarchy \"powerlog:powerlog_i1\|i32tofp:int2fp_i1\|i32tofp_altfp_convert_34o:i32tofp_altfp_convert_34o_component\|i32tofp_altpriority_encoder_qb6:altpriority_encoder2\"" {  } { { "MATH/i32tofp.vhd" "altpriority_encoder2" { Text "D:/FPGA/DE2_sound/vu_meter/MATH/i32tofp.vhd" 1189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095463469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i32tofp_altpriority_encoder_rf8 powerlog:powerlog_i1\|i32tofp:int2fp_i1\|i32tofp_altfp_convert_34o:i32tofp_altfp_convert_34o_component\|i32tofp_altpriority_encoder_qb6:altpriority_encoder2\|i32tofp_altpriority_encoder_rf8:altpriority_encoder10 " "Elaborating entity \"i32tofp_altpriority_encoder_rf8\" for hierarchy \"powerlog:powerlog_i1\|i32tofp:int2fp_i1\|i32tofp_altfp_convert_34o:i32tofp_altfp_convert_34o_component\|i32tofp_altpriority_encoder_qb6:altpriority_encoder2\|i32tofp_altpriority_encoder_rf8:altpriority_encoder10\"" {  } { { "MATH/i32tofp.vhd" "altpriority_encoder10" { Text "D:/FPGA/DE2_sound/vu_meter/MATH/i32tofp.vhd" 823 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095463474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i32tofp_altpriority_encoder_be8 powerlog:powerlog_i1\|i32tofp:int2fp_i1\|i32tofp_altfp_convert_34o:i32tofp_altfp_convert_34o_component\|i32tofp_altpriority_encoder_qb6:altpriority_encoder2\|i32tofp_altpriority_encoder_rf8:altpriority_encoder10\|i32tofp_altpriority_encoder_be8:altpriority_encoder11 " "Elaborating entity \"i32tofp_altpriority_encoder_be8\" for hierarchy \"powerlog:powerlog_i1\|i32tofp:int2fp_i1\|i32tofp_altfp_convert_34o:i32tofp_altfp_convert_34o_component\|i32tofp_altpriority_encoder_qb6:altpriority_encoder2\|i32tofp_altpriority_encoder_rf8:altpriority_encoder10\|i32tofp_altpriority_encoder_be8:altpriority_encoder11\"" {  } { { "MATH/i32tofp.vhd" "altpriority_encoder11" { Text "D:/FPGA/DE2_sound/vu_meter/MATH/i32tofp.vhd" 530 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095463480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i32tofp_altpriority_encoder_6e8 powerlog:powerlog_i1\|i32tofp:int2fp_i1\|i32tofp_altfp_convert_34o:i32tofp_altfp_convert_34o_component\|i32tofp_altpriority_encoder_qb6:altpriority_encoder2\|i32tofp_altpriority_encoder_rf8:altpriority_encoder10\|i32tofp_altpriority_encoder_be8:altpriority_encoder11\|i32tofp_altpriority_encoder_6e8:altpriority_encoder13 " "Elaborating entity \"i32tofp_altpriority_encoder_6e8\" for hierarchy \"powerlog:powerlog_i1\|i32tofp:int2fp_i1\|i32tofp_altfp_convert_34o:i32tofp_altfp_convert_34o_component\|i32tofp_altpriority_encoder_qb6:altpriority_encoder2\|i32tofp_altpriority_encoder_rf8:altpriority_encoder10\|i32tofp_altpriority_encoder_be8:altpriority_encoder11\|i32tofp_altpriority_encoder_6e8:altpriority_encoder13\"" {  } { { "MATH/i32tofp.vhd" "altpriority_encoder13" { Text "D:/FPGA/DE2_sound/vu_meter/MATH/i32tofp.vhd" 470 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095463486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i32tofp_altpriority_encoder_3e8 powerlog:powerlog_i1\|i32tofp:int2fp_i1\|i32tofp_altfp_convert_34o:i32tofp_altfp_convert_34o_component\|i32tofp_altpriority_encoder_qb6:altpriority_encoder2\|i32tofp_altpriority_encoder_rf8:altpriority_encoder10\|i32tofp_altpriority_encoder_be8:altpriority_encoder11\|i32tofp_altpriority_encoder_6e8:altpriority_encoder13\|i32tofp_altpriority_encoder_3e8:altpriority_encoder15 " "Elaborating entity \"i32tofp_altpriority_encoder_3e8\" for hierarchy \"powerlog:powerlog_i1\|i32tofp:int2fp_i1\|i32tofp_altfp_convert_34o:i32tofp_altfp_convert_34o_component\|i32tofp_altpriority_encoder_qb6:altpriority_encoder2\|i32tofp_altpriority_encoder_rf8:altpriority_encoder10\|i32tofp_altpriority_encoder_be8:altpriority_encoder11\|i32tofp_altpriority_encoder_6e8:altpriority_encoder13\|i32tofp_altpriority_encoder_3e8:altpriority_encoder15\"" {  } { { "MATH/i32tofp.vhd" "altpriority_encoder15" { Text "D:/FPGA/DE2_sound/vu_meter/MATH/i32tofp.vhd" 416 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095463491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i32tofp_altpriority_encoder_r08 powerlog:powerlog_i1\|i32tofp:int2fp_i1\|i32tofp_altfp_convert_34o:i32tofp_altfp_convert_34o_component\|i32tofp_altpriority_encoder_qb6:altpriority_encoder2\|i32tofp_altpriority_encoder_r08:altpriority_encoder9 " "Elaborating entity \"i32tofp_altpriority_encoder_r08\" for hierarchy \"powerlog:powerlog_i1\|i32tofp:int2fp_i1\|i32tofp_altfp_convert_34o:i32tofp_altfp_convert_34o_component\|i32tofp_altpriority_encoder_qb6:altpriority_encoder2\|i32tofp_altpriority_encoder_r08:altpriority_encoder9\"" {  } { { "MATH/i32tofp.vhd" "altpriority_encoder9" { Text "D:/FPGA/DE2_sound/vu_meter/MATH/i32tofp.vhd" 829 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095463558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i32tofp_altpriority_encoder_bv7 powerlog:powerlog_i1\|i32tofp:int2fp_i1\|i32tofp_altfp_convert_34o:i32tofp_altfp_convert_34o_component\|i32tofp_altpriority_encoder_qb6:altpriority_encoder2\|i32tofp_altpriority_encoder_r08:altpriority_encoder9\|i32tofp_altpriority_encoder_bv7:altpriority_encoder17 " "Elaborating entity \"i32tofp_altpriority_encoder_bv7\" for hierarchy \"powerlog:powerlog_i1\|i32tofp:int2fp_i1\|i32tofp_altfp_convert_34o:i32tofp_altfp_convert_34o_component\|i32tofp_altpriority_encoder_qb6:altpriority_encoder2\|i32tofp_altpriority_encoder_r08:altpriority_encoder9\|i32tofp_altpriority_encoder_bv7:altpriority_encoder17\"" {  } { { "MATH/i32tofp.vhd" "altpriority_encoder17" { Text "D:/FPGA/DE2_sound/vu_meter/MATH/i32tofp.vhd" 750 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095463564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i32tofp_altpriority_encoder_6v7 powerlog:powerlog_i1\|i32tofp:int2fp_i1\|i32tofp_altfp_convert_34o:i32tofp_altfp_convert_34o_component\|i32tofp_altpriority_encoder_qb6:altpriority_encoder2\|i32tofp_altpriority_encoder_r08:altpriority_encoder9\|i32tofp_altpriority_encoder_bv7:altpriority_encoder17\|i32tofp_altpriority_encoder_6v7:altpriority_encoder19 " "Elaborating entity \"i32tofp_altpriority_encoder_6v7\" for hierarchy \"powerlog:powerlog_i1\|i32tofp:int2fp_i1\|i32tofp_altfp_convert_34o:i32tofp_altfp_convert_34o_component\|i32tofp_altpriority_encoder_qb6:altpriority_encoder2\|i32tofp_altpriority_encoder_r08:altpriority_encoder9\|i32tofp_altpriority_encoder_bv7:altpriority_encoder17\|i32tofp_altpriority_encoder_6v7:altpriority_encoder19\"" {  } { { "MATH/i32tofp.vhd" "altpriority_encoder19" { Text "D:/FPGA/DE2_sound/vu_meter/MATH/i32tofp.vhd" 687 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095463570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i32tofp_altpriority_encoder_3v7 powerlog:powerlog_i1\|i32tofp:int2fp_i1\|i32tofp_altfp_convert_34o:i32tofp_altfp_convert_34o_component\|i32tofp_altpriority_encoder_qb6:altpriority_encoder2\|i32tofp_altpriority_encoder_r08:altpriority_encoder9\|i32tofp_altpriority_encoder_bv7:altpriority_encoder17\|i32tofp_altpriority_encoder_6v7:altpriority_encoder19\|i32tofp_altpriority_encoder_3v7:altpriority_encoder21 " "Elaborating entity \"i32tofp_altpriority_encoder_3v7\" for hierarchy \"powerlog:powerlog_i1\|i32tofp:int2fp_i1\|i32tofp_altfp_convert_34o:i32tofp_altfp_convert_34o_component\|i32tofp_altpriority_encoder_qb6:altpriority_encoder2\|i32tofp_altpriority_encoder_r08:altpriority_encoder9\|i32tofp_altpriority_encoder_bv7:altpriority_encoder17\|i32tofp_altpriority_encoder_6v7:altpriority_encoder19\|i32tofp_altpriority_encoder_3v7:altpriority_encoder21\"" {  } { { "MATH/i32tofp.vhd" "altpriority_encoder21" { Text "D:/FPGA/DE2_sound/vu_meter/MATH/i32tofp.vhd" 630 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095463576 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub powerlog:powerlog_i1\|i32tofp:int2fp_i1\|i32tofp_altfp_convert_34o:i32tofp_altfp_convert_34o_component\|lpm_add_sub:add_sub1 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"powerlog:powerlog_i1\|i32tofp:int2fp_i1\|i32tofp_altfp_convert_34o:i32tofp_altfp_convert_34o_component\|lpm_add_sub:add_sub1\"" {  } { { "MATH/i32tofp.vhd" "add_sub1" { Text "D:/FPGA/DE2_sound/vu_meter/MATH/i32tofp.vhd" 1354 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095463640 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "powerlog:powerlog_i1\|i32tofp:int2fp_i1\|i32tofp_altfp_convert_34o:i32tofp_altfp_convert_34o_component\|lpm_add_sub:add_sub1 " "Elaborated megafunction instantiation \"powerlog:powerlog_i1\|i32tofp:int2fp_i1\|i32tofp_altfp_convert_34o:i32tofp_altfp_convert_34o_component\|lpm_add_sub:add_sub1\"" {  } { { "MATH/i32tofp.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/MATH/i32tofp.vhd" 1354 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095463640 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "powerlog:powerlog_i1\|i32tofp:int2fp_i1\|i32tofp_altfp_convert_34o:i32tofp_altfp_convert_34o_component\|lpm_add_sub:add_sub1 " "Instantiated megafunction \"powerlog:powerlog_i1\|i32tofp:int2fp_i1\|i32tofp_altfp_convert_34o:i32tofp_altfp_convert_34o_component\|lpm_add_sub:add_sub1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095463640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095463640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095463640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 31 " "Parameter \"LPM_WIDTH\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095463640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095463640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095463640 ""}  } { { "MATH/i32tofp.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/MATH/i32tofp.vhd" 1354 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1511095463640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_63j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_63j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_63j " "Found entity 1: add_sub_63j" {  } { { "db/add_sub_63j.tdf" "" { Text "D:/FPGA/DE2_sound/vu_meter/db/add_sub_63j.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511095463668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511095463668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_63j powerlog:powerlog_i1\|i32tofp:int2fp_i1\|i32tofp_altfp_convert_34o:i32tofp_altfp_convert_34o_component\|lpm_add_sub:add_sub1\|add_sub_63j:auto_generated " "Elaborating entity \"add_sub_63j\" for hierarchy \"powerlog:powerlog_i1\|i32tofp:int2fp_i1\|i32tofp_altfp_convert_34o:i32tofp_altfp_convert_34o_component\|lpm_add_sub:add_sub1\|add_sub_63j:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095463669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub powerlog:powerlog_i1\|i32tofp:int2fp_i1\|i32tofp_altfp_convert_34o:i32tofp_altfp_convert_34o_component\|lpm_add_sub:add_sub3 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"powerlog:powerlog_i1\|i32tofp:int2fp_i1\|i32tofp_altfp_convert_34o:i32tofp_altfp_convert_34o_component\|lpm_add_sub:add_sub3\"" {  } { { "MATH/i32tofp.vhd" "add_sub3" { Text "D:/FPGA/DE2_sound/vu_meter/MATH/i32tofp.vhd" 1365 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095463671 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "powerlog:powerlog_i1\|i32tofp:int2fp_i1\|i32tofp_altfp_convert_34o:i32tofp_altfp_convert_34o_component\|lpm_add_sub:add_sub3 " "Elaborated megafunction instantiation \"powerlog:powerlog_i1\|i32tofp:int2fp_i1\|i32tofp_altfp_convert_34o:i32tofp_altfp_convert_34o_component\|lpm_add_sub:add_sub3\"" {  } { { "MATH/i32tofp.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/MATH/i32tofp.vhd" 1365 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095463672 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "powerlog:powerlog_i1\|i32tofp:int2fp_i1\|i32tofp_altfp_convert_34o:i32tofp_altfp_convert_34o_component\|lpm_add_sub:add_sub3 " "Instantiated megafunction \"powerlog:powerlog_i1\|i32tofp:int2fp_i1\|i32tofp_altfp_convert_34o:i32tofp_altfp_convert_34o_component\|lpm_add_sub:add_sub3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION SUB " "Parameter \"LPM_DIRECTION\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095463672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095463672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095463672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095463672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095463672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095463672 ""}  } { { "MATH/i32tofp.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/MATH/i32tofp.vhd" 1365 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1511095463672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub powerlog:powerlog_i1\|i32tofp:int2fp_i1\|i32tofp_altfp_convert_34o:i32tofp_altfp_convert_34o_component\|lpm_add_sub:add_sub6 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"powerlog:powerlog_i1\|i32tofp:int2fp_i1\|i32tofp_altfp_convert_34o:i32tofp_altfp_convert_34o_component\|lpm_add_sub:add_sub6\"" {  } { { "MATH/i32tofp.vhd" "add_sub6" { Text "D:/FPGA/DE2_sound/vu_meter/MATH/i32tofp.vhd" 1377 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095463674 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "powerlog:powerlog_i1\|i32tofp:int2fp_i1\|i32tofp_altfp_convert_34o:i32tofp_altfp_convert_34o_component\|lpm_add_sub:add_sub6 " "Elaborated megafunction instantiation \"powerlog:powerlog_i1\|i32tofp:int2fp_i1\|i32tofp_altfp_convert_34o:i32tofp_altfp_convert_34o_component\|lpm_add_sub:add_sub6\"" {  } { { "MATH/i32tofp.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/MATH/i32tofp.vhd" 1377 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095463675 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "powerlog:powerlog_i1\|i32tofp:int2fp_i1\|i32tofp_altfp_convert_34o:i32tofp_altfp_convert_34o_component\|lpm_add_sub:add_sub6 " "Instantiated megafunction \"powerlog:powerlog_i1\|i32tofp:int2fp_i1\|i32tofp_altfp_convert_34o:i32tofp_altfp_convert_34o_component\|lpm_add_sub:add_sub6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095463675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095463675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095463675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 12 " "Parameter \"LPM_WIDTH\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095463675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095463675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095463675 ""}  } { { "MATH/i32tofp.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/MATH/i32tofp.vhd" 1377 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1511095463675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_0ij.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_0ij.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_0ij " "Found entity 1: add_sub_0ij" {  } { { "db/add_sub_0ij.tdf" "" { Text "D:/FPGA/DE2_sound/vu_meter/db/add_sub_0ij.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511095463702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511095463702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_0ij powerlog:powerlog_i1\|i32tofp:int2fp_i1\|i32tofp_altfp_convert_34o:i32tofp_altfp_convert_34o_component\|lpm_add_sub:add_sub6\|add_sub_0ij:auto_generated " "Elaborating entity \"add_sub_0ij\" for hierarchy \"powerlog:powerlog_i1\|i32tofp:int2fp_i1\|i32tofp_altfp_convert_34o:i32tofp_altfp_convert_34o_component\|lpm_add_sub:add_sub6\|add_sub_0ij:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095463703 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub powerlog:powerlog_i1\|i32tofp:int2fp_i1\|i32tofp_altfp_convert_34o:i32tofp_altfp_convert_34o_component\|lpm_add_sub:add_sub7 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"powerlog:powerlog_i1\|i32tofp:int2fp_i1\|i32tofp_altfp_convert_34o:i32tofp_altfp_convert_34o_component\|lpm_add_sub:add_sub7\"" {  } { { "MATH/i32tofp.vhd" "add_sub7" { Text "D:/FPGA/DE2_sound/vu_meter/MATH/i32tofp.vhd" 1390 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095463705 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "powerlog:powerlog_i1\|i32tofp:int2fp_i1\|i32tofp_altfp_convert_34o:i32tofp_altfp_convert_34o_component\|lpm_add_sub:add_sub7 " "Elaborated megafunction instantiation \"powerlog:powerlog_i1\|i32tofp:int2fp_i1\|i32tofp_altfp_convert_34o:i32tofp_altfp_convert_34o_component\|lpm_add_sub:add_sub7\"" {  } { { "MATH/i32tofp.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/MATH/i32tofp.vhd" 1390 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095463706 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "powerlog:powerlog_i1\|i32tofp:int2fp_i1\|i32tofp_altfp_convert_34o:i32tofp_altfp_convert_34o_component\|lpm_add_sub:add_sub7 " "Instantiated megafunction \"powerlog:powerlog_i1\|i32tofp:int2fp_i1\|i32tofp_altfp_convert_34o:i32tofp_altfp_convert_34o_component\|lpm_add_sub:add_sub7\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095463706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095463706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095463706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 12 " "Parameter \"LPM_WIDTH\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095463706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095463706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095463706 ""}  } { { "MATH/i32tofp.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/MATH/i32tofp.vhd" 1390 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1511095463706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fplog powerlog:powerlog_i1\|fplog:fplog_i1 " "Elaborating entity \"fplog\" for hierarchy \"powerlog:powerlog_i1\|fplog:fplog_i1\"" {  } { { "powerlog.vhd" "fplog_i1" { Text "D:/FPGA/DE2_sound/vu_meter/powerlog.vhd" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095463711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fplog_altfp_log_n6b powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component " "Elaborating entity \"fplog_altfp_log_n6b\" for hierarchy \"powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\"" {  } { { "db/fplog.vhd" "fplog_altfp_log_n6b_component" { Text "D:/FPGA/DE2_sound/vu_meter/db/fplog.vhd" 7403 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095463713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fplog_altbarrel_shift_05e powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|fplog_altbarrel_shift_05e:Lshiftsmall " "Elaborating entity \"fplog_altbarrel_shift_05e\" for hierarchy \"powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|fplog_altbarrel_shift_05e:Lshiftsmall\"" {  } { { "db/fplog.vhd" "Lshiftsmall" { Text "D:/FPGA/DE2_sound/vu_meter/db/fplog.vhd" 5753 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095463719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fplog_altbarrel_shift_8ib powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|fplog_altbarrel_shift_8ib:lzc_norm_L " "Elaborating entity \"fplog_altbarrel_shift_8ib\" for hierarchy \"powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|fplog_altbarrel_shift_8ib:lzc_norm_L\"" {  } { { "db/fplog.vhd" "lzc_norm_L" { Text "D:/FPGA/DE2_sound/vu_meter/db/fplog.vhd" 5767 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095463721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fplog_altbarrel_shift_j8e powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|fplog_altbarrel_shift_j8e:Rshiftsmall " "Elaborating entity \"fplog_altbarrel_shift_j8e\" for hierarchy \"powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|fplog_altbarrel_shift_j8e:Rshiftsmall\"" {  } { { "db/fplog.vhd" "Rshiftsmall" { Text "D:/FPGA/DE2_sound/vu_meter/db/fplog.vhd" 5774 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095463725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fplog_altfp_log_and_or_f9b powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|fplog_altfp_log_and_or_f9b:exp_nan " "Elaborating entity \"fplog_altfp_log_and_or_f9b\" for hierarchy \"powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|fplog_altfp_log_and_or_f9b:exp_nan\"" {  } { { "db/fplog.vhd" "exp_nan" { Text "D:/FPGA/DE2_sound/vu_meter/db/fplog.vhd" 5783 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095463727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fplog_altfp_log_and_or_t6b powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|fplog_altfp_log_and_or_t6b:exp_zero " "Elaborating entity \"fplog_altfp_log_and_or_t6b\" for hierarchy \"powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|fplog_altfp_log_and_or_t6b:exp_zero\"" {  } { { "db/fplog.vhd" "exp_zero" { Text "D:/FPGA/DE2_sound/vu_meter/db/fplog.vhd" 5791 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095463729 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fplog_altfp_log_and_or_a8b powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|fplog_altfp_log_and_or_a8b:man_inf " "Elaborating entity \"fplog_altfp_log_and_or_a8b\" for hierarchy \"powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|fplog_altfp_log_and_or_a8b:man_inf\"" {  } { { "db/fplog.vhd" "man_inf" { Text "D:/FPGA/DE2_sound/vu_meter/db/fplog.vhd" 5799 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095463730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fplog_altfp_log_csa_s0e powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|fplog_altfp_log_csa_s0e:add1 " "Elaborating entity \"fplog_altfp_log_csa_s0e\" for hierarchy \"powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|fplog_altfp_log_csa_s0e:add1\"" {  } { { "db/fplog.vhd" "add1" { Text "D:/FPGA/DE2_sound/vu_meter/db/fplog.vhd" 5816 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095463732 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|fplog_altfp_log_csa_s0e:add1\|lpm_add_sub:csa_lower " "Elaborating entity \"lpm_add_sub\" for hierarchy \"powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|fplog_altfp_log_csa_s0e:add1\|lpm_add_sub:csa_lower\"" {  } { { "db/fplog.vhd" "csa_lower" { Text "D:/FPGA/DE2_sound/vu_meter/db/fplog.vhd" 1345 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095463735 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|fplog_altfp_log_csa_s0e:add1\|lpm_add_sub:csa_lower " "Elaborated megafunction instantiation \"powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|fplog_altfp_log_csa_s0e:add1\|lpm_add_sub:csa_lower\"" {  } { { "db/fplog.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/db/fplog.vhd" 1345 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095463736 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|fplog_altfp_log_csa_s0e:add1\|lpm_add_sub:csa_lower " "Instantiated megafunction \"powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|fplog_altfp_log_csa_s0e:add1\|lpm_add_sub:csa_lower\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095463736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095463736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095463736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 20 " "Parameter \"LPM_WIDTH\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095463736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095463736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095463736 ""}  } { { "db/fplog.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/db/fplog.vhd" 1345 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1511095463736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_nji.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_nji.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_nji " "Found entity 1: add_sub_nji" {  } { { "db/add_sub_nji.tdf" "" { Text "D:/FPGA/DE2_sound/vu_meter/db/add_sub_nji.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511095463765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511095463765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_nji powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|fplog_altfp_log_csa_s0e:add1\|lpm_add_sub:csa_lower\|add_sub_nji:auto_generated " "Elaborating entity \"add_sub_nji\" for hierarchy \"powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|fplog_altfp_log_csa_s0e:add1\|lpm_add_sub:csa_lower\|add_sub_nji:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095463766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|fplog_altfp_log_csa_s0e:add1\|lpm_add_sub:csa_upper0 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|fplog_altfp_log_csa_s0e:add1\|lpm_add_sub:csa_upper0\"" {  } { { "db/fplog.vhd" "csa_upper0" { Text "D:/FPGA/DE2_sound/vu_meter/db/fplog.vhd" 1361 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095463768 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|fplog_altfp_log_csa_s0e:add1\|lpm_add_sub:csa_upper0 " "Elaborated megafunction instantiation \"powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|fplog_altfp_log_csa_s0e:add1\|lpm_add_sub:csa_upper0\"" {  } { { "db/fplog.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/db/fplog.vhd" 1361 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095463769 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|fplog_altfp_log_csa_s0e:add1\|lpm_add_sub:csa_upper0 " "Instantiated megafunction \"powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|fplog_altfp_log_csa_s0e:add1\|lpm_add_sub:csa_upper0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095463769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095463769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095463769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 19 " "Parameter \"LPM_WIDTH\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095463769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095463769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095463769 ""}  } { { "db/fplog.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/db/fplog.vhd" 1361 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1511095463769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_ufi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_ufi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_ufi " "Found entity 1: add_sub_ufi" {  } { { "db/add_sub_ufi.tdf" "" { Text "D:/FPGA/DE2_sound/vu_meter/db/add_sub_ufi.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511095463797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511095463797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_ufi powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|fplog_altfp_log_csa_s0e:add1\|lpm_add_sub:csa_upper0\|add_sub_ufi:auto_generated " "Elaborating entity \"add_sub_ufi\" for hierarchy \"powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|fplog_altfp_log_csa_s0e:add1\|lpm_add_sub:csa_upper0\|add_sub_ufi:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095463797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|fplog_altfp_log_csa_s0e:add1\|lpm_add_sub:csa_upper1 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|fplog_altfp_log_csa_s0e:add1\|lpm_add_sub:csa_upper1\"" {  } { { "db/fplog.vhd" "csa_upper1" { Text "D:/FPGA/DE2_sound/vu_meter/db/fplog.vhd" 1377 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095463800 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|fplog_altfp_log_csa_s0e:add1\|lpm_add_sub:csa_upper1 " "Elaborated megafunction instantiation \"powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|fplog_altfp_log_csa_s0e:add1\|lpm_add_sub:csa_upper1\"" {  } { { "db/fplog.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/db/fplog.vhd" 1377 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095463801 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|fplog_altfp_log_csa_s0e:add1\|lpm_add_sub:csa_upper1 " "Instantiated megafunction \"powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|fplog_altfp_log_csa_s0e:add1\|lpm_add_sub:csa_upper1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095463801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095463801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095463801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 19 " "Parameter \"LPM_WIDTH\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095463801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095463801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095463801 ""}  } { { "db/fplog.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/db/fplog.vhd" 1377 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1511095463801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fplog_altfp_log_csa_k0e powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|fplog_altfp_log_csa_k0e:add2 " "Elaborating entity \"fplog_altfp_log_csa_k0e\" for hierarchy \"powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|fplog_altfp_log_csa_k0e:add2\"" {  } { { "db/fplog.vhd" "add2" { Text "D:/FPGA/DE2_sound/vu_meter/db/fplog.vhd" 5827 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095463802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|fplog_altfp_log_csa_k0e:add2\|lpm_add_sub:csa_lower " "Elaborating entity \"lpm_add_sub\" for hierarchy \"powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|fplog_altfp_log_csa_k0e:add2\|lpm_add_sub:csa_lower\"" {  } { { "db/fplog.vhd" "csa_lower" { Text "D:/FPGA/DE2_sound/vu_meter/db/fplog.vhd" 1472 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095463805 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|fplog_altfp_log_csa_k0e:add2\|lpm_add_sub:csa_lower " "Elaborated megafunction instantiation \"powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|fplog_altfp_log_csa_k0e:add2\|lpm_add_sub:csa_lower\"" {  } { { "db/fplog.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/db/fplog.vhd" 1472 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095463805 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|fplog_altfp_log_csa_k0e:add2\|lpm_add_sub:csa_lower " "Instantiated megafunction \"powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|fplog_altfp_log_csa_k0e:add2\|lpm_add_sub:csa_lower\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095463805 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095463805 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095463805 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 16 " "Parameter \"LPM_WIDTH\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095463805 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095463805 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095463805 ""}  } { { "db/fplog.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/db/fplog.vhd" 1472 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1511095463805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_sji.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_sji.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_sji " "Found entity 1: add_sub_sji" {  } { { "db/add_sub_sji.tdf" "" { Text "D:/FPGA/DE2_sound/vu_meter/db/add_sub_sji.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511095463833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511095463833 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_sji powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|fplog_altfp_log_csa_k0e:add2\|lpm_add_sub:csa_lower\|add_sub_sji:auto_generated " "Elaborating entity \"add_sub_sji\" for hierarchy \"powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|fplog_altfp_log_csa_k0e:add2\|lpm_add_sub:csa_lower\|add_sub_sji:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095463833 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|fplog_altfp_log_csa_k0e:add2\|lpm_add_sub:csa_upper0 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|fplog_altfp_log_csa_k0e:add2\|lpm_add_sub:csa_upper0\"" {  } { { "db/fplog.vhd" "csa_upper0" { Text "D:/FPGA/DE2_sound/vu_meter/db/fplog.vhd" 1488 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095463835 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|fplog_altfp_log_csa_k0e:add2\|lpm_add_sub:csa_upper0 " "Elaborated megafunction instantiation \"powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|fplog_altfp_log_csa_k0e:add2\|lpm_add_sub:csa_upper0\"" {  } { { "db/fplog.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/db/fplog.vhd" 1488 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095463836 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|fplog_altfp_log_csa_k0e:add2\|lpm_add_sub:csa_upper0 " "Instantiated megafunction \"powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|fplog_altfp_log_csa_k0e:add2\|lpm_add_sub:csa_upper0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095463836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095463836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095463836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 15 " "Parameter \"LPM_WIDTH\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095463836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095463836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095463836 ""}  } { { "db/fplog.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/db/fplog.vhd" 1488 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1511095463836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_qfi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_qfi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_qfi " "Found entity 1: add_sub_qfi" {  } { { "db/add_sub_qfi.tdf" "" { Text "D:/FPGA/DE2_sound/vu_meter/db/add_sub_qfi.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511095463863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511095463863 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_qfi powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|fplog_altfp_log_csa_k0e:add2\|lpm_add_sub:csa_upper0\|add_sub_qfi:auto_generated " "Elaborating entity \"add_sub_qfi\" for hierarchy \"powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|fplog_altfp_log_csa_k0e:add2\|lpm_add_sub:csa_upper0\|add_sub_qfi:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095463864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|fplog_altfp_log_csa_k0e:add2\|lpm_add_sub:csa_upper1 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|fplog_altfp_log_csa_k0e:add2\|lpm_add_sub:csa_upper1\"" {  } { { "db/fplog.vhd" "csa_upper1" { Text "D:/FPGA/DE2_sound/vu_meter/db/fplog.vhd" 1504 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095463866 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|fplog_altfp_log_csa_k0e:add2\|lpm_add_sub:csa_upper1 " "Elaborated megafunction instantiation \"powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|fplog_altfp_log_csa_k0e:add2\|lpm_add_sub:csa_upper1\"" {  } { { "db/fplog.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/db/fplog.vhd" 1504 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095463867 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|fplog_altfp_log_csa_k0e:add2\|lpm_add_sub:csa_upper1 " "Instantiated megafunction \"powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|fplog_altfp_log_csa_k0e:add2\|lpm_add_sub:csa_upper1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095463867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095463867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095463867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 15 " "Parameter \"LPM_WIDTH\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095463867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095463867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095463867 ""}  } { { "db/fplog.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/db/fplog.vhd" 1504 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1511095463867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fplog_altfp_log_csa_0nc powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|fplog_altfp_log_csa_0nc:exp_biase_sub " "Elaborating entity \"fplog_altfp_log_csa_0nc\" for hierarchy \"powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|fplog_altfp_log_csa_0nc:exp_biase_sub\"" {  } { { "db/fplog.vhd" "exp_biase_sub" { Text "D:/FPGA/DE2_sound/vu_meter/db/fplog.vhd" 5836 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095463868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|fplog_altfp_log_csa_0nc:exp_biase_sub\|lpm_add_sub:add_sub1 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|fplog_altfp_log_csa_0nc:exp_biase_sub\|lpm_add_sub:add_sub1\"" {  } { { "db/fplog.vhd" "add_sub1" { Text "D:/FPGA/DE2_sound/vu_meter/db/fplog.vhd" 1575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095463870 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|fplog_altfp_log_csa_0nc:exp_biase_sub\|lpm_add_sub:add_sub1 " "Elaborated megafunction instantiation \"powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|fplog_altfp_log_csa_0nc:exp_biase_sub\|lpm_add_sub:add_sub1\"" {  } { { "db/fplog.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/db/fplog.vhd" 1575 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095463871 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|fplog_altfp_log_csa_0nc:exp_biase_sub\|lpm_add_sub:add_sub1 " "Instantiated megafunction \"powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|fplog_altfp_log_csa_0nc:exp_biase_sub\|lpm_add_sub:add_sub1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION SUB " "Parameter \"LPM_DIRECTION\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095463871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095463871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095463871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095463871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095463871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095463871 ""}  } { { "db/fplog.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/db/fplog.vhd" 1575 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1511095463871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_njg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_njg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_njg " "Found entity 1: add_sub_njg" {  } { { "db/add_sub_njg.tdf" "" { Text "D:/FPGA/DE2_sound/vu_meter/db/add_sub_njg.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511095463899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511095463899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_njg powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|fplog_altfp_log_csa_0nc:exp_biase_sub\|lpm_add_sub:add_sub1\|add_sub_njg:auto_generated " "Elaborating entity \"add_sub_njg\" for hierarchy \"powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|fplog_altfp_log_csa_0nc:exp_biase_sub\|lpm_add_sub:add_sub1\|add_sub_njg:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095463899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fplog_altfp_log_csa_d4b powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|fplog_altfp_log_csa_d4b:sub1 " "Elaborating entity \"fplog_altfp_log_csa_d4b\" for hierarchy \"powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|fplog_altfp_log_csa_d4b:sub1\"" {  } { { "db/fplog.vhd" "sub1" { Text "D:/FPGA/DE2_sound/vu_meter/db/fplog.vhd" 5843 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095463900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|fplog_altfp_log_csa_d4b:sub1\|lpm_add_sub:add_sub2 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|fplog_altfp_log_csa_d4b:sub1\|lpm_add_sub:add_sub2\"" {  } { { "db/fplog.vhd" "add_sub2" { Text "D:/FPGA/DE2_sound/vu_meter/db/fplog.vhd" 1641 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095463903 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|fplog_altfp_log_csa_d4b:sub1\|lpm_add_sub:add_sub2 " "Elaborated megafunction instantiation \"powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|fplog_altfp_log_csa_d4b:sub1\|lpm_add_sub:add_sub2\"" {  } { { "db/fplog.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/db/fplog.vhd" 1641 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095463903 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|fplog_altfp_log_csa_d4b:sub1\|lpm_add_sub:add_sub2 " "Instantiated megafunction \"powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|fplog_altfp_log_csa_d4b:sub1\|lpm_add_sub:add_sub2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION SUB " "Parameter \"LPM_DIRECTION\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095463903 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095463903 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095463903 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 12 " "Parameter \"LPM_WIDTH\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095463903 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095463903 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095463903 ""}  } { { "db/fplog.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/db/fplog.vhd" 1641 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1511095463903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_2lg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_2lg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_2lg " "Found entity 1: add_sub_2lg" {  } { { "db/add_sub_2lg.tdf" "" { Text "D:/FPGA/DE2_sound/vu_meter/db/add_sub_2lg.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511095463931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511095463931 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_2lg powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|fplog_altfp_log_csa_d4b:sub1\|lpm_add_sub:add_sub2\|add_sub_2lg:auto_generated " "Elaborating entity \"add_sub_2lg\" for hierarchy \"powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|fplog_altfp_log_csa_d4b:sub1\|lpm_add_sub:add_sub2\|add_sub_2lg:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095463931 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fplog_altfp_log_csa_umc powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|fplog_altfp_log_csa_umc:sub3 " "Elaborating entity \"fplog_altfp_log_csa_umc\" for hierarchy \"powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|fplog_altfp_log_csa_umc:sub3\"" {  } { { "db/fplog.vhd" "sub3" { Text "D:/FPGA/DE2_sound/vu_meter/db/fplog.vhd" 5858 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095463935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|fplog_altfp_log_csa_umc:sub3\|lpm_add_sub:add_sub3 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|fplog_altfp_log_csa_umc:sub3\|lpm_add_sub:add_sub3\"" {  } { { "db/fplog.vhd" "add_sub3" { Text "D:/FPGA/DE2_sound/vu_meter/db/fplog.vhd" 1707 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095463937 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|fplog_altfp_log_csa_umc:sub3\|lpm_add_sub:add_sub3 " "Elaborated megafunction instantiation \"powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|fplog_altfp_log_csa_umc:sub3\|lpm_add_sub:add_sub3\"" {  } { { "db/fplog.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/db/fplog.vhd" 1707 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095463938 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|fplog_altfp_log_csa_umc:sub3\|lpm_add_sub:add_sub3 " "Instantiated megafunction \"powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|fplog_altfp_log_csa_umc:sub3\|lpm_add_sub:add_sub3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION SUB " "Parameter \"LPM_DIRECTION\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095463938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095463938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095463938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 6 " "Parameter \"LPM_WIDTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095463938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095463938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095463938 ""}  } { { "db/fplog.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/db/fplog.vhd" 1707 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1511095463938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_ljg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_ljg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_ljg " "Found entity 1: add_sub_ljg" {  } { { "db/add_sub_ljg.tdf" "" { Text "D:/FPGA/DE2_sound/vu_meter/db/add_sub_ljg.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511095463965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511095463965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_ljg powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|fplog_altfp_log_csa_umc:sub3\|lpm_add_sub:add_sub3\|add_sub_ljg:auto_generated " "Elaborating entity \"add_sub_ljg\" for hierarchy \"powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|fplog_altfp_log_csa_umc:sub3\|lpm_add_sub:add_sub3\|add_sub_ljg:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095463965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fplog_altfp_log_csa_nlf powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|fplog_altfp_log_csa_nlf:sub4 " "Elaborating entity \"fplog_altfp_log_csa_nlf\" for hierarchy \"powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|fplog_altfp_log_csa_nlf:sub4\"" {  } { { "db/fplog.vhd" "sub4" { Text "D:/FPGA/DE2_sound/vu_meter/db/fplog.vhd" 5865 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095463967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|fplog_altfp_log_csa_nlf:sub4\|lpm_add_sub:add_sub4 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|fplog_altfp_log_csa_nlf:sub4\|lpm_add_sub:add_sub4\"" {  } { { "db/fplog.vhd" "add_sub4" { Text "D:/FPGA/DE2_sound/vu_meter/db/fplog.vhd" 1776 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095463969 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|fplog_altfp_log_csa_nlf:sub4\|lpm_add_sub:add_sub4 " "Elaborated megafunction instantiation \"powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|fplog_altfp_log_csa_nlf:sub4\|lpm_add_sub:add_sub4\"" {  } { { "db/fplog.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/db/fplog.vhd" 1776 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095463970 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|fplog_altfp_log_csa_nlf:sub4\|lpm_add_sub:add_sub4 " "Instantiated megafunction \"powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|fplog_altfp_log_csa_nlf:sub4\|lpm_add_sub:add_sub4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION SUB " "Parameter \"LPM_DIRECTION\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095463970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095463970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095463970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 26 " "Parameter \"LPM_WIDTH\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095463970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095463970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095463970 ""}  } { { "db/fplog.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/db/fplog.vhd" 1776 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1511095463970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_36i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_36i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_36i " "Found entity 1: add_sub_36i" {  } { { "db/add_sub_36i.tdf" "" { Text "D:/FPGA/DE2_sound/vu_meter/db/add_sub_36i.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511095463998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511095463998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_36i powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|fplog_altfp_log_csa_nlf:sub4\|lpm_add_sub:add_sub4\|add_sub_36i:auto_generated " "Elaborating entity \"add_sub_36i\" for hierarchy \"powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|fplog_altfp_log_csa_nlf:sub4\|lpm_add_sub:add_sub4\|add_sub_36i:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095463999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fplog_altfp_log_csa_8kf powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|fplog_altfp_log_csa_8kf:sub5 " "Elaborating entity \"fplog_altfp_log_csa_8kf\" for hierarchy \"powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|fplog_altfp_log_csa_8kf:sub5\"" {  } { { "db/fplog.vhd" "sub5" { Text "D:/FPGA/DE2_sound/vu_meter/db/fplog.vhd" 5876 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095464000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|fplog_altfp_log_csa_8kf:sub5\|lpm_add_sub:add_sub5 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|fplog_altfp_log_csa_8kf:sub5\|lpm_add_sub:add_sub5\"" {  } { { "db/fplog.vhd" "add_sub5" { Text "D:/FPGA/DE2_sound/vu_meter/db/fplog.vhd" 1849 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095464002 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|fplog_altfp_log_csa_8kf:sub5\|lpm_add_sub:add_sub5 " "Elaborated megafunction instantiation \"powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|fplog_altfp_log_csa_8kf:sub5\|lpm_add_sub:add_sub5\"" {  } { { "db/fplog.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/db/fplog.vhd" 1849 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095464003 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|fplog_altfp_log_csa_8kf:sub5\|lpm_add_sub:add_sub5 " "Instantiated megafunction \"powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|fplog_altfp_log_csa_8kf:sub5\|lpm_add_sub:add_sub5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION SUB " "Parameter \"LPM_DIRECTION\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095464003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 2 " "Parameter \"LPM_PIPELINE\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095464003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095464003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095464003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095464003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095464003 ""}  } { { "db/fplog.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/db/fplog.vhd" 1849 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1511095464003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_k4i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_k4i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_k4i " "Found entity 1: add_sub_k4i" {  } { { "db/add_sub_k4i.tdf" "" { Text "D:/FPGA/DE2_sound/vu_meter/db/add_sub_k4i.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511095464031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511095464031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_k4i powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|fplog_altfp_log_csa_8kf:sub5\|lpm_add_sub:add_sub5\|add_sub_k4i:auto_generated " "Elaborating entity \"add_sub_k4i\" for hierarchy \"powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|fplog_altfp_log_csa_8kf:sub5\|lpm_add_sub:add_sub5\|add_sub_k4i:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095464031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fplog_range_reduction_c2e powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|fplog_range_reduction_c2e:range_reduction " "Elaborating entity \"fplog_range_reduction_c2e\" for hierarchy \"powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|fplog_range_reduction_c2e:range_reduction\"" {  } { { "db/fplog.vhd" "range_reduction" { Text "D:/FPGA/DE2_sound/vu_meter/db/fplog.vhd" 5892 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095464035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fplog_altfp_log_csa_r0e powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|fplog_range_reduction_c2e:range_reduction\|fplog_altfp_log_csa_r0e:add1_2 " "Elaborating entity \"fplog_altfp_log_csa_r0e\" for hierarchy \"powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|fplog_range_reduction_c2e:range_reduction\|fplog_altfp_log_csa_r0e:add1_2\"" {  } { { "db/fplog.vhd" "add1_2" { Text "D:/FPGA/DE2_sound/vu_meter/db/fplog.vhd" 3069 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095464068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|fplog_range_reduction_c2e:range_reduction\|fplog_altfp_log_csa_r0e:add1_2\|lpm_add_sub:csa_lower " "Elaborating entity \"lpm_add_sub\" for hierarchy \"powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|fplog_range_reduction_c2e:range_reduction\|fplog_altfp_log_csa_r0e:add1_2\|lpm_add_sub:csa_lower\"" {  } { { "db/fplog.vhd" "csa_lower" { Text "D:/FPGA/DE2_sound/vu_meter/db/fplog.vhd" 1947 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095464071 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|fplog_range_reduction_c2e:range_reduction\|fplog_altfp_log_csa_r0e:add1_2\|lpm_add_sub:csa_lower " "Elaborated megafunction instantiation \"powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|fplog_range_reduction_c2e:range_reduction\|fplog_altfp_log_csa_r0e:add1_2\|lpm_add_sub:csa_lower\"" {  } { { "db/fplog.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/db/fplog.vhd" 1947 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095464071 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|fplog_range_reduction_c2e:range_reduction\|fplog_altfp_log_csa_r0e:add1_2\|lpm_add_sub:csa_lower " "Instantiated megafunction \"powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|fplog_range_reduction_c2e:range_reduction\|fplog_altfp_log_csa_r0e:add1_2\|lpm_add_sub:csa_lower\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095464071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095464071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095464071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 15 " "Parameter \"LPM_WIDTH\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095464071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095464071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095464071 ""}  } { { "db/fplog.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/db/fplog.vhd" 1947 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1511095464071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_rji.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_rji.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_rji " "Found entity 1: add_sub_rji" {  } { { "db/add_sub_rji.tdf" "" { Text "D:/FPGA/DE2_sound/vu_meter/db/add_sub_rji.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511095464100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511095464100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_rji powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|fplog_range_reduction_c2e:range_reduction\|fplog_altfp_log_csa_r0e:add1_2\|lpm_add_sub:csa_lower\|add_sub_rji:auto_generated " "Elaborating entity \"add_sub_rji\" for hierarchy \"powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|fplog_range_reduction_c2e:range_reduction\|fplog_altfp_log_csa_r0e:add1_2\|lpm_add_sub:csa_lower\|add_sub_rji:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095464101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|fplog_range_reduction_c2e:range_reduction\|fplog_altfp_log_csa_r0e:add1_2\|lpm_add_sub:csa_upper0 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|fplog_range_reduction_c2e:range_reduction\|fplog_altfp_log_csa_r0e:add1_2\|lpm_add_sub:csa_upper0\"" {  } { { "db/fplog.vhd" "csa_upper0" { Text "D:/FPGA/DE2_sound/vu_meter/db/fplog.vhd" 1963 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095464103 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|fplog_range_reduction_c2e:range_reduction\|fplog_altfp_log_csa_r0e:add1_2\|lpm_add_sub:csa_upper0 " "Elaborated megafunction instantiation \"powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|fplog_range_reduction_c2e:range_reduction\|fplog_altfp_log_csa_r0e:add1_2\|lpm_add_sub:csa_upper0\"" {  } { { "db/fplog.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/db/fplog.vhd" 1963 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095464104 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|fplog_range_reduction_c2e:range_reduction\|fplog_altfp_log_csa_r0e:add1_2\|lpm_add_sub:csa_upper0 " "Instantiated megafunction \"powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|fplog_range_reduction_c2e:range_reduction\|fplog_altfp_log_csa_r0e:add1_2\|lpm_add_sub:csa_upper0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095464104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095464104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095464104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 14 " "Parameter \"LPM_WIDTH\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095464104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095464104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095464104 ""}  } { { "db/fplog.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/db/fplog.vhd" 1963 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1511095464104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_pfi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_pfi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_pfi " "Found entity 1: add_sub_pfi" {  } { { "db/add_sub_pfi.tdf" "" { Text "D:/FPGA/DE2_sound/vu_meter/db/add_sub_pfi.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511095464132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511095464132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_pfi powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|fplog_range_reduction_c2e:range_reduction\|fplog_altfp_log_csa_r0e:add1_2\|lpm_add_sub:csa_upper0\|add_sub_pfi:auto_generated " "Elaborating entity \"add_sub_pfi\" for hierarchy \"powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|fplog_range_reduction_c2e:range_reduction\|fplog_altfp_log_csa_r0e:add1_2\|lpm_add_sub:csa_upper0\|add_sub_pfi:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095464133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|fplog_range_reduction_c2e:range_reduction\|fplog_altfp_log_csa_r0e:add1_2\|lpm_add_sub:csa_upper1 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|fplog_range_reduction_c2e:range_reduction\|fplog_altfp_log_csa_r0e:add1_2\|lpm_add_sub:csa_upper1\"" {  } { { "db/fplog.vhd" "csa_upper1" { Text "D:/FPGA/DE2_sound/vu_meter/db/fplog.vhd" 1979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095464135 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|fplog_range_reduction_c2e:range_reduction\|fplog_altfp_log_csa_r0e:add1_2\|lpm_add_sub:csa_upper1 " "Elaborated megafunction instantiation \"powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|fplog_range_reduction_c2e:range_reduction\|fplog_altfp_log_csa_r0e:add1_2\|lpm_add_sub:csa_upper1\"" {  } { { "db/fplog.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/db/fplog.vhd" 1979 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095464136 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|fplog_range_reduction_c2e:range_reduction\|fplog_altfp_log_csa_r0e:add1_2\|lpm_add_sub:csa_upper1 " "Instantiated megafunction \"powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|fplog_range_reduction_c2e:range_reduction\|fplog_altfp_log_csa_r0e:add1_2\|lpm_add_sub:csa_upper1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095464136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095464136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095464136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 14 " "Parameter \"LPM_WIDTH\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095464136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095464136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095464136 ""}  } { { "db/fplog.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/db/fplog.vhd" 1979 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1511095464136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fplog_altfp_log_csa_o0e powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|fplog_range_reduction_c2e:range_reduction\|fplog_altfp_log_csa_o0e:add1_3 " "Elaborating entity \"fplog_altfp_log_csa_o0e\" for hierarchy \"powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|fplog_range_reduction_c2e:range_reduction\|fplog_altfp_log_csa_o0e:add1_3\"" {  } { { "db/fplog.vhd" "add1_3" { Text "D:/FPGA/DE2_sound/vu_meter/db/fplog.vhd" 3078 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095464138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|fplog_range_reduction_c2e:range_reduction\|fplog_altfp_log_csa_o0e:add1_3\|lpm_add_sub:csa_lower " "Elaborating entity \"lpm_add_sub\" for hierarchy \"powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|fplog_range_reduction_c2e:range_reduction\|fplog_altfp_log_csa_o0e:add1_3\|lpm_add_sub:csa_lower\"" {  } { { "db/fplog.vhd" "csa_lower" { Text "D:/FPGA/DE2_sound/vu_meter/db/fplog.vhd" 2074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095464140 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|fplog_range_reduction_c2e:range_reduction\|fplog_altfp_log_csa_o0e:add1_3\|lpm_add_sub:csa_lower " "Elaborated megafunction instantiation \"powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|fplog_range_reduction_c2e:range_reduction\|fplog_altfp_log_csa_o0e:add1_3\|lpm_add_sub:csa_lower\"" {  } { { "db/fplog.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/db/fplog.vhd" 2074 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095464141 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|fplog_range_reduction_c2e:range_reduction\|fplog_altfp_log_csa_o0e:add1_3\|lpm_add_sub:csa_lower " "Instantiated megafunction \"powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|fplog_range_reduction_c2e:range_reduction\|fplog_altfp_log_csa_o0e:add1_3\|lpm_add_sub:csa_lower\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095464141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095464141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095464141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 13 " "Parameter \"LPM_WIDTH\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095464141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095464141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095464141 ""}  } { { "db/fplog.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/db/fplog.vhd" 2074 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1511095464141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_pji.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_pji.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_pji " "Found entity 1: add_sub_pji" {  } { { "db/add_sub_pji.tdf" "" { Text "D:/FPGA/DE2_sound/vu_meter/db/add_sub_pji.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511095464169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511095464169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_pji powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|fplog_range_reduction_c2e:range_reduction\|fplog_altfp_log_csa_o0e:add1_3\|lpm_add_sub:csa_lower\|add_sub_pji:auto_generated " "Elaborating entity \"add_sub_pji\" for hierarchy \"powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|fplog_range_reduction_c2e:range_reduction\|fplog_altfp_log_csa_o0e:add1_3\|lpm_add_sub:csa_lower\|add_sub_pji:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095464169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|fplog_range_reduction_c2e:range_reduction\|fplog_altfp_log_csa_o0e:add1_3\|lpm_add_sub:csa_upper0 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|fplog_range_reduction_c2e:range_reduction\|fplog_altfp_log_csa_o0e:add1_3\|lpm_add_sub:csa_upper0\"" {  } { { "db/fplog.vhd" "csa_upper0" { Text "D:/FPGA/DE2_sound/vu_meter/db/fplog.vhd" 2090 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095464172 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|fplog_range_reduction_c2e:range_reduction\|fplog_altfp_log_csa_o0e:add1_3\|lpm_add_sub:csa_upper0 " "Elaborated megafunction instantiation \"powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|fplog_range_reduction_c2e:range_reduction\|fplog_altfp_log_csa_o0e:add1_3\|lpm_add_sub:csa_upper0\"" {  } { { "db/fplog.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/db/fplog.vhd" 2090 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095464172 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|fplog_range_reduction_c2e:range_reduction\|fplog_altfp_log_csa_o0e:add1_3\|lpm_add_sub:csa_upper0 " "Instantiated megafunction \"powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|fplog_range_reduction_c2e:range_reduction\|fplog_altfp_log_csa_o0e:add1_3\|lpm_add_sub:csa_upper0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095464172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095464172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095464172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 13 " "Parameter \"LPM_WIDTH\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095464172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095464172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095464172 ""}  } { { "db/fplog.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/db/fplog.vhd" 2090 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1511095464172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_ofi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_ofi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_ofi " "Found entity 1: add_sub_ofi" {  } { { "db/add_sub_ofi.tdf" "" { Text "D:/FPGA/DE2_sound/vu_meter/db/add_sub_ofi.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511095464200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511095464200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_ofi powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|fplog_range_reduction_c2e:range_reduction\|fplog_altfp_log_csa_o0e:add1_3\|lpm_add_sub:csa_upper0\|add_sub_ofi:auto_generated " "Elaborating entity \"add_sub_ofi\" for hierarchy \"powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|fplog_range_reduction_c2e:range_reduction\|fplog_altfp_log_csa_o0e:add1_3\|lpm_add_sub:csa_upper0\|add_sub_ofi:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095464200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|fplog_range_reduction_c2e:range_reduction\|fplog_altfp_log_csa_o0e:add1_3\|lpm_add_sub:csa_upper1 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|fplog_range_reduction_c2e:range_reduction\|fplog_altfp_log_csa_o0e:add1_3\|lpm_add_sub:csa_upper1\"" {  } { { "db/fplog.vhd" "csa_upper1" { Text "D:/FPGA/DE2_sound/vu_meter/db/fplog.vhd" 2106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095464203 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|fplog_range_reduction_c2e:range_reduction\|fplog_altfp_log_csa_o0e:add1_3\|lpm_add_sub:csa_upper1 " "Elaborated megafunction instantiation \"powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|fplog_range_reduction_c2e:range_reduction\|fplog_altfp_log_csa_o0e:add1_3\|lpm_add_sub:csa_upper1\"" {  } { { "db/fplog.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/db/fplog.vhd" 2106 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095464204 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|fplog_range_reduction_c2e:range_reduction\|fplog_altfp_log_csa_o0e:add1_3\|lpm_add_sub:csa_upper1 " "Instantiated megafunction \"powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|fplog_range_reduction_c2e:range_reduction\|fplog_altfp_log_csa_o0e:add1_3\|lpm_add_sub:csa_upper1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095464204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095464204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095464204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 13 " "Parameter \"LPM_WIDTH\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095464204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095464204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095464204 ""}  } { { "db/fplog.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/db/fplog.vhd" 2106 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1511095464204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fplog_altfp_log_csa_l1e powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|fplog_range_reduction_c2e:range_reduction\|fplog_altfp_log_csa_l1e:sub1_1 " "Elaborating entity \"fplog_altfp_log_csa_l1e\" for hierarchy \"powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|fplog_range_reduction_c2e:range_reduction\|fplog_altfp_log_csa_l1e:sub1_1\"" {  } { { "db/fplog.vhd" "sub1_1" { Text "D:/FPGA/DE2_sound/vu_meter/db/fplog.vhd" 3087 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095464205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|fplog_range_reduction_c2e:range_reduction\|fplog_altfp_log_csa_l1e:sub1_1\|lpm_add_sub:csa_lower " "Elaborating entity \"lpm_add_sub\" for hierarchy \"powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|fplog_range_reduction_c2e:range_reduction\|fplog_altfp_log_csa_l1e:sub1_1\|lpm_add_sub:csa_lower\"" {  } { { "db/fplog.vhd" "csa_lower" { Text "D:/FPGA/DE2_sound/vu_meter/db/fplog.vhd" 2201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095464208 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|fplog_range_reduction_c2e:range_reduction\|fplog_altfp_log_csa_l1e:sub1_1\|lpm_add_sub:csa_lower " "Elaborated megafunction instantiation \"powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|fplog_range_reduction_c2e:range_reduction\|fplog_altfp_log_csa_l1e:sub1_1\|lpm_add_sub:csa_lower\"" {  } { { "db/fplog.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/db/fplog.vhd" 2201 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095464208 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|fplog_range_reduction_c2e:range_reduction\|fplog_altfp_log_csa_l1e:sub1_1\|lpm_add_sub:csa_lower " "Instantiated megafunction \"powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|fplog_range_reduction_c2e:range_reduction\|fplog_altfp_log_csa_l1e:sub1_1\|lpm_add_sub:csa_lower\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION SUB " "Parameter \"LPM_DIRECTION\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095464209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095464209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095464209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 16 " "Parameter \"LPM_WIDTH\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095464209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095464209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095464209 ""}  } { { "db/fplog.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/db/fplog.vhd" 2201 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1511095464209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_tki.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_tki.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_tki " "Found entity 1: add_sub_tki" {  } { { "db/add_sub_tki.tdf" "" { Text "D:/FPGA/DE2_sound/vu_meter/db/add_sub_tki.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511095464237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511095464237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_tki powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|fplog_range_reduction_c2e:range_reduction\|fplog_altfp_log_csa_l1e:sub1_1\|lpm_add_sub:csa_lower\|add_sub_tki:auto_generated " "Elaborating entity \"add_sub_tki\" for hierarchy \"powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|fplog_range_reduction_c2e:range_reduction\|fplog_altfp_log_csa_l1e:sub1_1\|lpm_add_sub:csa_lower\|add_sub_tki:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095464237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|fplog_range_reduction_c2e:range_reduction\|fplog_altfp_log_csa_l1e:sub1_1\|lpm_add_sub:csa_upper0 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|fplog_range_reduction_c2e:range_reduction\|fplog_altfp_log_csa_l1e:sub1_1\|lpm_add_sub:csa_upper0\"" {  } { { "db/fplog.vhd" "csa_upper0" { Text "D:/FPGA/DE2_sound/vu_meter/db/fplog.vhd" 2217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095464240 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|fplog_range_reduction_c2e:range_reduction\|fplog_altfp_log_csa_l1e:sub1_1\|lpm_add_sub:csa_upper0 " "Elaborated megafunction instantiation \"powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|fplog_range_reduction_c2e:range_reduction\|fplog_altfp_log_csa_l1e:sub1_1\|lpm_add_sub:csa_upper0\"" {  } { { "db/fplog.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/db/fplog.vhd" 2217 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095464241 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|fplog_range_reduction_c2e:range_reduction\|fplog_altfp_log_csa_l1e:sub1_1\|lpm_add_sub:csa_upper0 " "Instantiated megafunction \"powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|fplog_range_reduction_c2e:range_reduction\|fplog_altfp_log_csa_l1e:sub1_1\|lpm_add_sub:csa_upper0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION SUB " "Parameter \"LPM_DIRECTION\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095464241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095464241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095464241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 15 " "Parameter \"LPM_WIDTH\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095464241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095464241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095464241 ""}  } { { "db/fplog.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/db/fplog.vhd" 2217 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1511095464241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_rgi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_rgi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_rgi " "Found entity 1: add_sub_rgi" {  } { { "db/add_sub_rgi.tdf" "" { Text "D:/FPGA/DE2_sound/vu_meter/db/add_sub_rgi.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511095464268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511095464268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_rgi powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|fplog_range_reduction_c2e:range_reduction\|fplog_altfp_log_csa_l1e:sub1_1\|lpm_add_sub:csa_upper0\|add_sub_rgi:auto_generated " "Elaborating entity \"add_sub_rgi\" for hierarchy \"powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|fplog_range_reduction_c2e:range_reduction\|fplog_altfp_log_csa_l1e:sub1_1\|lpm_add_sub:csa_upper0\|add_sub_rgi:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095464269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|fplog_range_reduction_c2e:range_reduction\|fplog_altfp_log_csa_l1e:sub1_1\|lpm_add_sub:csa_upper1 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|fplog_range_reduction_c2e:range_reduction\|fplog_altfp_log_csa_l1e:sub1_1\|lpm_add_sub:csa_upper1\"" {  } { { "db/fplog.vhd" "csa_upper1" { Text "D:/FPGA/DE2_sound/vu_meter/db/fplog.vhd" 2233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095464271 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|fplog_range_reduction_c2e:range_reduction\|fplog_altfp_log_csa_l1e:sub1_1\|lpm_add_sub:csa_upper1 " "Elaborated megafunction instantiation \"powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|fplog_range_reduction_c2e:range_reduction\|fplog_altfp_log_csa_l1e:sub1_1\|lpm_add_sub:csa_upper1\"" {  } { { "db/fplog.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/db/fplog.vhd" 2233 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095464272 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|fplog_range_reduction_c2e:range_reduction\|fplog_altfp_log_csa_l1e:sub1_1\|lpm_add_sub:csa_upper1 " "Instantiated megafunction \"powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|fplog_range_reduction_c2e:range_reduction\|fplog_altfp_log_csa_l1e:sub1_1\|lpm_add_sub:csa_upper1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION SUB " "Parameter \"LPM_DIRECTION\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095464272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095464272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095464272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 15 " "Parameter \"LPM_WIDTH\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095464272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095464272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095464272 ""}  } { { "db/fplog.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/db/fplog.vhd" 2233 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1511095464272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fplog_altfp_log_csa_s1e powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|fplog_range_reduction_c2e:range_reduction\|fplog_altfp_log_csa_s1e:sub1_2 " "Elaborating entity \"fplog_altfp_log_csa_s1e\" for hierarchy \"powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|fplog_range_reduction_c2e:range_reduction\|fplog_altfp_log_csa_s1e:sub1_2\"" {  } { { "db/fplog.vhd" "sub1_2" { Text "D:/FPGA/DE2_sound/vu_meter/db/fplog.vhd" 3096 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095464274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|fplog_range_reduction_c2e:range_reduction\|fplog_altfp_log_csa_s1e:sub1_2\|lpm_add_sub:csa_lower " "Elaborating entity \"lpm_add_sub\" for hierarchy \"powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|fplog_range_reduction_c2e:range_reduction\|fplog_altfp_log_csa_s1e:sub1_2\|lpm_add_sub:csa_lower\"" {  } { { "db/fplog.vhd" "csa_lower" { Text "D:/FPGA/DE2_sound/vu_meter/db/fplog.vhd" 2328 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095464276 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|fplog_range_reduction_c2e:range_reduction\|fplog_altfp_log_csa_s1e:sub1_2\|lpm_add_sub:csa_lower " "Elaborated megafunction instantiation \"powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|fplog_range_reduction_c2e:range_reduction\|fplog_altfp_log_csa_s1e:sub1_2\|lpm_add_sub:csa_lower\"" {  } { { "db/fplog.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/db/fplog.vhd" 2328 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095464277 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|fplog_range_reduction_c2e:range_reduction\|fplog_altfp_log_csa_s1e:sub1_2\|lpm_add_sub:csa_lower " "Instantiated megafunction \"powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|fplog_range_reduction_c2e:range_reduction\|fplog_altfp_log_csa_s1e:sub1_2\|lpm_add_sub:csa_lower\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION SUB " "Parameter \"LPM_DIRECTION\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095464277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095464277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095464277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 15 " "Parameter \"LPM_WIDTH\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095464277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095464277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095464277 ""}  } { { "db/fplog.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/db/fplog.vhd" 2328 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1511095464277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_ski.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_ski.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_ski " "Found entity 1: add_sub_ski" {  } { { "db/add_sub_ski.tdf" "" { Text "D:/FPGA/DE2_sound/vu_meter/db/add_sub_ski.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511095464305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511095464305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_ski powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|fplog_range_reduction_c2e:range_reduction\|fplog_altfp_log_csa_s1e:sub1_2\|lpm_add_sub:csa_lower\|add_sub_ski:auto_generated " "Elaborating entity \"add_sub_ski\" for hierarchy \"powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|fplog_range_reduction_c2e:range_reduction\|fplog_altfp_log_csa_s1e:sub1_2\|lpm_add_sub:csa_lower\|add_sub_ski:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095464305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|fplog_range_reduction_c2e:range_reduction\|fplog_altfp_log_csa_s1e:sub1_2\|lpm_add_sub:csa_upper0 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|fplog_range_reduction_c2e:range_reduction\|fplog_altfp_log_csa_s1e:sub1_2\|lpm_add_sub:csa_upper0\"" {  } { { "db/fplog.vhd" "csa_upper0" { Text "D:/FPGA/DE2_sound/vu_meter/db/fplog.vhd" 2344 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095464308 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|fplog_range_reduction_c2e:range_reduction\|fplog_altfp_log_csa_s1e:sub1_2\|lpm_add_sub:csa_upper0 " "Elaborated megafunction instantiation \"powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|fplog_range_reduction_c2e:range_reduction\|fplog_altfp_log_csa_s1e:sub1_2\|lpm_add_sub:csa_upper0\"" {  } { { "db/fplog.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/db/fplog.vhd" 2344 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095464308 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|fplog_range_reduction_c2e:range_reduction\|fplog_altfp_log_csa_s1e:sub1_2\|lpm_add_sub:csa_upper0 " "Instantiated megafunction \"powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|fplog_range_reduction_c2e:range_reduction\|fplog_altfp_log_csa_s1e:sub1_2\|lpm_add_sub:csa_upper0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION SUB " "Parameter \"LPM_DIRECTION\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095464308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095464308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095464308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 14 " "Parameter \"LPM_WIDTH\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095464308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095464308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095464308 ""}  } { { "db/fplog.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/db/fplog.vhd" 2344 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1511095464308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_qgi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_qgi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_qgi " "Found entity 1: add_sub_qgi" {  } { { "db/add_sub_qgi.tdf" "" { Text "D:/FPGA/DE2_sound/vu_meter/db/add_sub_qgi.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511095464336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511095464336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_qgi powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|fplog_range_reduction_c2e:range_reduction\|fplog_altfp_log_csa_s1e:sub1_2\|lpm_add_sub:csa_upper0\|add_sub_qgi:auto_generated " "Elaborating entity \"add_sub_qgi\" for hierarchy \"powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|fplog_range_reduction_c2e:range_reduction\|fplog_altfp_log_csa_s1e:sub1_2\|lpm_add_sub:csa_upper0\|add_sub_qgi:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095464336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|fplog_range_reduction_c2e:range_reduction\|fplog_altfp_log_csa_s1e:sub1_2\|lpm_add_sub:csa_upper1 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|fplog_range_reduction_c2e:range_reduction\|fplog_altfp_log_csa_s1e:sub1_2\|lpm_add_sub:csa_upper1\"" {  } { { "db/fplog.vhd" "csa_upper1" { Text "D:/FPGA/DE2_sound/vu_meter/db/fplog.vhd" 2360 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095464339 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|fplog_range_reduction_c2e:range_reduction\|fplog_altfp_log_csa_s1e:sub1_2\|lpm_add_sub:csa_upper1 " "Elaborated megafunction instantiation \"powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|fplog_range_reduction_c2e:range_reduction\|fplog_altfp_log_csa_s1e:sub1_2\|lpm_add_sub:csa_upper1\"" {  } { { "db/fplog.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/db/fplog.vhd" 2360 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095464340 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|fplog_range_reduction_c2e:range_reduction\|fplog_altfp_log_csa_s1e:sub1_2\|lpm_add_sub:csa_upper1 " "Instantiated megafunction \"powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|fplog_range_reduction_c2e:range_reduction\|fplog_altfp_log_csa_s1e:sub1_2\|lpm_add_sub:csa_upper1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION SUB " "Parameter \"LPM_DIRECTION\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095464340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095464340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095464340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 14 " "Parameter \"LPM_WIDTH\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095464340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095464340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095464340 ""}  } { { "db/fplog.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/db/fplog.vhd" 2360 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1511095464340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fplog_altfp_log_csa_p1e powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|fplog_range_reduction_c2e:range_reduction\|fplog_altfp_log_csa_p1e:sub1_3 " "Elaborating entity \"fplog_altfp_log_csa_p1e\" for hierarchy \"powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|fplog_range_reduction_c2e:range_reduction\|fplog_altfp_log_csa_p1e:sub1_3\"" {  } { { "db/fplog.vhd" "sub1_3" { Text "D:/FPGA/DE2_sound/vu_meter/db/fplog.vhd" 3105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095464342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|fplog_range_reduction_c2e:range_reduction\|fplog_altfp_log_csa_p1e:sub1_3\|lpm_add_sub:csa_lower " "Elaborating entity \"lpm_add_sub\" for hierarchy \"powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|fplog_range_reduction_c2e:range_reduction\|fplog_altfp_log_csa_p1e:sub1_3\|lpm_add_sub:csa_lower\"" {  } { { "db/fplog.vhd" "csa_lower" { Text "D:/FPGA/DE2_sound/vu_meter/db/fplog.vhd" 2455 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095464345 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|fplog_range_reduction_c2e:range_reduction\|fplog_altfp_log_csa_p1e:sub1_3\|lpm_add_sub:csa_lower " "Elaborated megafunction instantiation \"powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|fplog_range_reduction_c2e:range_reduction\|fplog_altfp_log_csa_p1e:sub1_3\|lpm_add_sub:csa_lower\"" {  } { { "db/fplog.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/db/fplog.vhd" 2455 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095464345 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|fplog_range_reduction_c2e:range_reduction\|fplog_altfp_log_csa_p1e:sub1_3\|lpm_add_sub:csa_lower " "Instantiated megafunction \"powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|fplog_range_reduction_c2e:range_reduction\|fplog_altfp_log_csa_p1e:sub1_3\|lpm_add_sub:csa_lower\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION SUB " "Parameter \"LPM_DIRECTION\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095464345 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095464345 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095464345 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 13 " "Parameter \"LPM_WIDTH\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095464345 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095464345 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095464345 ""}  } { { "db/fplog.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/db/fplog.vhd" 2455 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1511095464345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_qki.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_qki.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_qki " "Found entity 1: add_sub_qki" {  } { { "db/add_sub_qki.tdf" "" { Text "D:/FPGA/DE2_sound/vu_meter/db/add_sub_qki.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511095464373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511095464373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_qki powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|fplog_range_reduction_c2e:range_reduction\|fplog_altfp_log_csa_p1e:sub1_3\|lpm_add_sub:csa_lower\|add_sub_qki:auto_generated " "Elaborating entity \"add_sub_qki\" for hierarchy \"powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|fplog_range_reduction_c2e:range_reduction\|fplog_altfp_log_csa_p1e:sub1_3\|lpm_add_sub:csa_lower\|add_sub_qki:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095464373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|fplog_range_reduction_c2e:range_reduction\|fplog_altfp_log_csa_p1e:sub1_3\|lpm_add_sub:csa_upper0 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|fplog_range_reduction_c2e:range_reduction\|fplog_altfp_log_csa_p1e:sub1_3\|lpm_add_sub:csa_upper0\"" {  } { { "db/fplog.vhd" "csa_upper0" { Text "D:/FPGA/DE2_sound/vu_meter/db/fplog.vhd" 2471 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095464376 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|fplog_range_reduction_c2e:range_reduction\|fplog_altfp_log_csa_p1e:sub1_3\|lpm_add_sub:csa_upper0 " "Elaborated megafunction instantiation \"powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|fplog_range_reduction_c2e:range_reduction\|fplog_altfp_log_csa_p1e:sub1_3\|lpm_add_sub:csa_upper0\"" {  } { { "db/fplog.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/db/fplog.vhd" 2471 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095464377 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|fplog_range_reduction_c2e:range_reduction\|fplog_altfp_log_csa_p1e:sub1_3\|lpm_add_sub:csa_upper0 " "Instantiated megafunction \"powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|fplog_range_reduction_c2e:range_reduction\|fplog_altfp_log_csa_p1e:sub1_3\|lpm_add_sub:csa_upper0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION SUB " "Parameter \"LPM_DIRECTION\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095464377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095464377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095464377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 13 " "Parameter \"LPM_WIDTH\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095464377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095464377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095464377 ""}  } { { "db/fplog.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/db/fplog.vhd" 2471 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1511095464377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_pgi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_pgi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_pgi " "Found entity 1: add_sub_pgi" {  } { { "db/add_sub_pgi.tdf" "" { Text "D:/FPGA/DE2_sound/vu_meter/db/add_sub_pgi.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511095464405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511095464405 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_pgi powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|fplog_range_reduction_c2e:range_reduction\|fplog_altfp_log_csa_p1e:sub1_3\|lpm_add_sub:csa_upper0\|add_sub_pgi:auto_generated " "Elaborating entity \"add_sub_pgi\" for hierarchy \"powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|fplog_range_reduction_c2e:range_reduction\|fplog_altfp_log_csa_p1e:sub1_3\|lpm_add_sub:csa_upper0\|add_sub_pgi:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095464405 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|fplog_range_reduction_c2e:range_reduction\|fplog_altfp_log_csa_p1e:sub1_3\|lpm_add_sub:csa_upper1 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|fplog_range_reduction_c2e:range_reduction\|fplog_altfp_log_csa_p1e:sub1_3\|lpm_add_sub:csa_upper1\"" {  } { { "db/fplog.vhd" "csa_upper1" { Text "D:/FPGA/DE2_sound/vu_meter/db/fplog.vhd" 2487 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095464409 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|fplog_range_reduction_c2e:range_reduction\|fplog_altfp_log_csa_p1e:sub1_3\|lpm_add_sub:csa_upper1 " "Elaborated megafunction instantiation \"powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|fplog_range_reduction_c2e:range_reduction\|fplog_altfp_log_csa_p1e:sub1_3\|lpm_add_sub:csa_upper1\"" {  } { { "db/fplog.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/db/fplog.vhd" 2487 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095464410 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|fplog_range_reduction_c2e:range_reduction\|fplog_altfp_log_csa_p1e:sub1_3\|lpm_add_sub:csa_upper1 " "Instantiated megafunction \"powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|fplog_range_reduction_c2e:range_reduction\|fplog_altfp_log_csa_p1e:sub1_3\|lpm_add_sub:csa_upper1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION SUB " "Parameter \"LPM_DIRECTION\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095464410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095464410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095464410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 13 " "Parameter \"LPM_WIDTH\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095464410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095464410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095464410 ""}  } { { "db/fplog.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/db/fplog.vhd" 2487 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1511095464410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|fplog_range_reduction_c2e:range_reduction\|lpm_mult:mult0 " "Elaborating entity \"lpm_mult\" for hierarchy \"powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|fplog_range_reduction_c2e:range_reduction\|lpm_mult:mult0\"" {  } { { "db/fplog.vhd" "mult0" { Text "D:/FPGA/DE2_sound/vu_meter/db/fplog.vhd" 3290 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095464414 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|fplog_range_reduction_c2e:range_reduction\|lpm_mult:mult0 " "Elaborated megafunction instantiation \"powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|fplog_range_reduction_c2e:range_reduction\|lpm_mult:mult0\"" {  } { { "db/fplog.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/db/fplog.vhd" 3290 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095464415 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|fplog_range_reduction_c2e:range_reduction\|lpm_mult:mult0 " "Instantiated megafunction \"powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|fplog_range_reduction_c2e:range_reduction\|lpm_mult:mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 2 " "Parameter \"LPM_PIPELINE\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095464415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095464415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 6 " "Parameter \"LPM_WIDTHA\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095464415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 25 " "Parameter \"LPM_WIDTHB\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095464415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 31 " "Parameter \"LPM_WIDTHP\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095464415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095464415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095464415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_mult " "Parameter \"lpm_type\" = \"lpm_mult\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095464415 ""}  } { { "db/fplog.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/db/fplog.vhd" 3290 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1511095464415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_hup.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_hup.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_hup " "Found entity 1: mult_hup" {  } { { "db/mult_hup.tdf" "" { Text "D:/FPGA/DE2_sound/vu_meter/db/mult_hup.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511095464444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511095464444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_hup powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|fplog_range_reduction_c2e:range_reduction\|lpm_mult:mult0\|mult_hup:auto_generated " "Elaborating entity \"mult_hup\" for hierarchy \"powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|fplog_range_reduction_c2e:range_reduction\|lpm_mult:mult0\|mult_hup:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095464444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|fplog_range_reduction_c2e:range_reduction\|lpm_mult:mult1 " "Elaborating entity \"lpm_mult\" for hierarchy \"powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|fplog_range_reduction_c2e:range_reduction\|lpm_mult:mult1\"" {  } { { "db/fplog.vhd" "mult1" { Text "D:/FPGA/DE2_sound/vu_meter/db/fplog.vhd" 3306 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095464447 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|fplog_range_reduction_c2e:range_reduction\|lpm_mult:mult1 " "Elaborated megafunction instantiation \"powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|fplog_range_reduction_c2e:range_reduction\|lpm_mult:mult1\"" {  } { { "db/fplog.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/db/fplog.vhd" 3306 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095464448 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|fplog_range_reduction_c2e:range_reduction\|lpm_mult:mult1 " "Instantiated megafunction \"powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|fplog_range_reduction_c2e:range_reduction\|lpm_mult:mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095464448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095464448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 4 " "Parameter \"LPM_WIDTHA\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095464448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 25 " "Parameter \"LPM_WIDTHB\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095464448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 29 " "Parameter \"LPM_WIDTHP\" = \"29\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095464448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095464448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095464448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_mult " "Parameter \"lpm_type\" = \"lpm_mult\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095464448 ""}  } { { "db/fplog.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/db/fplog.vhd" 3306 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1511095464448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_lup.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_lup.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_lup " "Found entity 1: mult_lup" {  } { { "db/mult_lup.tdf" "" { Text "D:/FPGA/DE2_sound/vu_meter/db/mult_lup.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511095464478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511095464478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_lup powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|fplog_range_reduction_c2e:range_reduction\|lpm_mult:mult1\|mult_lup:auto_generated " "Elaborating entity \"mult_lup\" for hierarchy \"powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|fplog_range_reduction_c2e:range_reduction\|lpm_mult:mult1\|mult_lup:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095464478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|fplog_range_reduction_c2e:range_reduction\|lpm_mult:mult2 " "Elaborating entity \"lpm_mult\" for hierarchy \"powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|fplog_range_reduction_c2e:range_reduction\|lpm_mult:mult2\"" {  } { { "db/fplog.vhd" "mult2" { Text "D:/FPGA/DE2_sound/vu_meter/db/fplog.vhd" 3322 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095464482 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|fplog_range_reduction_c2e:range_reduction\|lpm_mult:mult2 " "Elaborated megafunction instantiation \"powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|fplog_range_reduction_c2e:range_reduction\|lpm_mult:mult2\"" {  } { { "db/fplog.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/db/fplog.vhd" 3322 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095464483 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|fplog_range_reduction_c2e:range_reduction\|lpm_mult:mult2 " "Instantiated megafunction \"powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|fplog_range_reduction_c2e:range_reduction\|lpm_mult:mult2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095464483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095464483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 4 " "Parameter \"LPM_WIDTHA\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095464483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 25 " "Parameter \"LPM_WIDTHB\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095464483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 29 " "Parameter \"LPM_WIDTHP\" = \"29\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095464483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095464483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095464483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_mult " "Parameter \"lpm_type\" = \"lpm_mult\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095464483 ""}  } { { "db/fplog.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/db/fplog.vhd" 3322 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1511095464483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|fplog_range_reduction_c2e:range_reduction\|lpm_mult:mult3 " "Elaborating entity \"lpm_mult\" for hierarchy \"powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|fplog_range_reduction_c2e:range_reduction\|lpm_mult:mult3\"" {  } { { "db/fplog.vhd" "mult3" { Text "D:/FPGA/DE2_sound/vu_meter/db/fplog.vhd" 3338 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095464486 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|fplog_range_reduction_c2e:range_reduction\|lpm_mult:mult3 " "Elaborated megafunction instantiation \"powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|fplog_range_reduction_c2e:range_reduction\|lpm_mult:mult3\"" {  } { { "db/fplog.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/db/fplog.vhd" 3338 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095464487 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|fplog_range_reduction_c2e:range_reduction\|lpm_mult:mult3 " "Instantiated megafunction \"powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|fplog_range_reduction_c2e:range_reduction\|lpm_mult:mult3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095464487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095464487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 4 " "Parameter \"LPM_WIDTHA\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095464487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 19 " "Parameter \"LPM_WIDTHB\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095464487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 23 " "Parameter \"LPM_WIDTHP\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095464487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095464487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095464487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_mult " "Parameter \"lpm_type\" = \"lpm_mult\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095464487 ""}  } { { "db/fplog.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/db/fplog.vhd" 3338 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1511095464487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_iup.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_iup.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_iup " "Found entity 1: mult_iup" {  } { { "db/mult_iup.tdf" "" { Text "D:/FPGA/DE2_sound/vu_meter/db/mult_iup.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511095464518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511095464518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_iup powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|fplog_range_reduction_c2e:range_reduction\|lpm_mult:mult3\|mult_iup:auto_generated " "Elaborating entity \"mult_iup\" for hierarchy \"powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|fplog_range_reduction_c2e:range_reduction\|lpm_mult:mult3\|mult_iup:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095464518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|fplog_range_reduction_c2e:range_reduction\|LPM_MUX:InvTable0 " "Elaborating entity \"LPM_MUX\" for hierarchy \"powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|fplog_range_reduction_c2e:range_reduction\|LPM_MUX:InvTable0\"" {  } { { "db/fplog.vhd" "InvTable0" { Text "D:/FPGA/DE2_sound/vu_meter/db/fplog.vhd" 3360 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095464528 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|fplog_range_reduction_c2e:range_reduction\|LPM_MUX:InvTable0 " "Elaborated megafunction instantiation \"powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|fplog_range_reduction_c2e:range_reduction\|LPM_MUX:InvTable0\"" {  } { { "db/fplog.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/db/fplog.vhd" 3360 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095464529 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|fplog_range_reduction_c2e:range_reduction\|LPM_MUX:InvTable0 " "Instantiated megafunction \"powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|fplog_range_reduction_c2e:range_reduction\|LPM_MUX:InvTable0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 6 " "Parameter \"LPM_WIDTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095464529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 32 " "Parameter \"LPM_SIZE\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095464529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 5 " "Parameter \"LPM_WIDTHS\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095464529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095464529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095464529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095464529 ""}  } { { "db/fplog.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/db/fplog.vhd" 3360 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1511095464529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_e9e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_e9e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_e9e " "Found entity 1: mux_e9e" {  } { { "db/mux_e9e.tdf" "" { Text "D:/FPGA/DE2_sound/vu_meter/db/mux_e9e.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511095464562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511095464562 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_e9e powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|fplog_range_reduction_c2e:range_reduction\|LPM_MUX:InvTable0\|mux_e9e:auto_generated " "Elaborating entity \"mux_e9e\" for hierarchy \"powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|fplog_range_reduction_c2e:range_reduction\|LPM_MUX:InvTable0\|mux_e9e:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_mux.tdf" 87 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095464563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|fplog_range_reduction_c2e:range_reduction\|LPM_MUX:LogTable0 " "Elaborating entity \"LPM_MUX\" for hierarchy \"powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|fplog_range_reduction_c2e:range_reduction\|LPM_MUX:LogTable0\"" {  } { { "db/fplog.vhd" "LogTable0" { Text "D:/FPGA/DE2_sound/vu_meter/db/fplog.vhd" 3377 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095464568 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|fplog_range_reduction_c2e:range_reduction\|LPM_MUX:LogTable0 " "Elaborated megafunction instantiation \"powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|fplog_range_reduction_c2e:range_reduction\|LPM_MUX:LogTable0\"" {  } { { "db/fplog.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/db/fplog.vhd" 3377 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095464570 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|fplog_range_reduction_c2e:range_reduction\|LPM_MUX:LogTable0 " "Instantiated megafunction \"powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|fplog_range_reduction_c2e:range_reduction\|LPM_MUX:LogTable0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 39 " "Parameter \"LPM_WIDTH\" = \"39\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095464570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 32 " "Parameter \"LPM_SIZE\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095464570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 5 " "Parameter \"LPM_WIDTHS\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095464570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095464570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095464570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095464570 ""}  } { { "db/fplog.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/db/fplog.vhd" 3377 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1511095464570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_4be.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_4be.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_4be " "Found entity 1: mux_4be" {  } { { "db/mux_4be.tdf" "" { Text "D:/FPGA/DE2_sound/vu_meter/db/mux_4be.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511095464629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511095464629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_4be powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|fplog_range_reduction_c2e:range_reduction\|LPM_MUX:LogTable0\|mux_4be:auto_generated " "Elaborating entity \"mux_4be\" for hierarchy \"powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|fplog_range_reduction_c2e:range_reduction\|LPM_MUX:LogTable0\|mux_4be:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_mux.tdf" 87 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095464629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|fplog_range_reduction_c2e:range_reduction\|LPM_MUX:LogTable1 " "Elaborating entity \"LPM_MUX\" for hierarchy \"powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|fplog_range_reduction_c2e:range_reduction\|LPM_MUX:LogTable1\"" {  } { { "db/fplog.vhd" "LogTable1" { Text "D:/FPGA/DE2_sound/vu_meter/db/fplog.vhd" 3394 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095464645 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|fplog_range_reduction_c2e:range_reduction\|LPM_MUX:LogTable1 " "Elaborated megafunction instantiation \"powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|fplog_range_reduction_c2e:range_reduction\|LPM_MUX:LogTable1\"" {  } { { "db/fplog.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/db/fplog.vhd" 3394 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095464647 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|fplog_range_reduction_c2e:range_reduction\|LPM_MUX:LogTable1 " "Instantiated megafunction \"powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|fplog_range_reduction_c2e:range_reduction\|LPM_MUX:LogTable1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 35 " "Parameter \"LPM_WIDTH\" = \"35\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095464647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095464647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095464647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095464647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095464647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095464647 ""}  } { { "db/fplog.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/db/fplog.vhd" 3394 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1511095464647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_1be.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_1be.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_1be " "Found entity 1: mux_1be" {  } { { "db/mux_1be.tdf" "" { Text "D:/FPGA/DE2_sound/vu_meter/db/mux_1be.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511095464687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511095464687 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_1be powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|fplog_range_reduction_c2e:range_reduction\|LPM_MUX:LogTable1\|mux_1be:auto_generated " "Elaborating entity \"mux_1be\" for hierarchy \"powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|fplog_range_reduction_c2e:range_reduction\|LPM_MUX:LogTable1\|mux_1be:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_mux.tdf" 87 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095464687 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|fplog_range_reduction_c2e:range_reduction\|LPM_MUX:LogTable2 " "Elaborating entity \"LPM_MUX\" for hierarchy \"powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|fplog_range_reduction_c2e:range_reduction\|LPM_MUX:LogTable2\"" {  } { { "db/fplog.vhd" "LogTable2" { Text "D:/FPGA/DE2_sound/vu_meter/db/fplog.vhd" 3411 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095464696 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|fplog_range_reduction_c2e:range_reduction\|LPM_MUX:LogTable2 " "Elaborated megafunction instantiation \"powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|fplog_range_reduction_c2e:range_reduction\|LPM_MUX:LogTable2\"" {  } { { "db/fplog.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/db/fplog.vhd" 3411 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095464697 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|fplog_range_reduction_c2e:range_reduction\|LPM_MUX:LogTable2 " "Instantiated megafunction \"powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|fplog_range_reduction_c2e:range_reduction\|LPM_MUX:LogTable2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 32 " "Parameter \"LPM_WIDTH\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095464697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095464697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095464697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095464697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095464697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095464697 ""}  } { { "db/fplog.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/db/fplog.vhd" 3411 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1511095464697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_uae.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_uae.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_uae " "Found entity 1: mux_uae" {  } { { "db/mux_uae.tdf" "" { Text "D:/FPGA/DE2_sound/vu_meter/db/mux_uae.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511095464738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511095464738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_uae powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|fplog_range_reduction_c2e:range_reduction\|LPM_MUX:LogTable2\|mux_uae:auto_generated " "Elaborating entity \"mux_uae\" for hierarchy \"powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|fplog_range_reduction_c2e:range_reduction\|LPM_MUX:LogTable2\|mux_uae:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_mux.tdf" 87 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095464738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|fplog_range_reduction_c2e:range_reduction\|LPM_MUX:LogTable3 " "Elaborating entity \"LPM_MUX\" for hierarchy \"powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|fplog_range_reduction_c2e:range_reduction\|LPM_MUX:LogTable3\"" {  } { { "db/fplog.vhd" "LogTable3" { Text "D:/FPGA/DE2_sound/vu_meter/db/fplog.vhd" 3428 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095464746 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|fplog_range_reduction_c2e:range_reduction\|LPM_MUX:LogTable3 " "Elaborated megafunction instantiation \"powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|fplog_range_reduction_c2e:range_reduction\|LPM_MUX:LogTable3\"" {  } { { "db/fplog.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/db/fplog.vhd" 3428 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095464747 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|fplog_range_reduction_c2e:range_reduction\|LPM_MUX:LogTable3 " "Instantiated megafunction \"powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|fplog_range_reduction_c2e:range_reduction\|LPM_MUX:LogTable3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 29 " "Parameter \"LPM_WIDTH\" = \"29\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095464747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095464747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095464747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095464747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095464747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095464747 ""}  } { { "db/fplog.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/db/fplog.vhd" 3428 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1511095464747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_5be.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_5be.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_5be " "Found entity 1: mux_5be" {  } { { "db/mux_5be.tdf" "" { Text "D:/FPGA/DE2_sound/vu_meter/db/mux_5be.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511095464786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511095464786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_5be powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|fplog_range_reduction_c2e:range_reduction\|LPM_MUX:LogTable3\|mux_5be:auto_generated " "Elaborating entity \"mux_5be\" for hierarchy \"powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|fplog_range_reduction_c2e:range_reduction\|LPM_MUX:LogTable3\|mux_5be:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_mux.tdf" 87 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095464786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fplog_altpriority_encoder_uja powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|fplog_altpriority_encoder_uja:lzc_norm_E " "Elaborating entity \"fplog_altpriority_encoder_uja\" for hierarchy \"powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|fplog_altpriority_encoder_uja:lzc_norm_E\"" {  } { { "db/fplog.vhd" "lzc_norm_E" { Text "D:/FPGA/DE2_sound/vu_meter/db/fplog.vhd" 5903 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095464794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fplog_altpriority_encoder_tv8 powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|fplog_altpriority_encoder_uja:lzc_norm_E\|fplog_altpriority_encoder_tv8:altpriority_encoder6 " "Elaborating entity \"fplog_altpriority_encoder_tv8\" for hierarchy \"powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|fplog_altpriority_encoder_uja:lzc_norm_E\|fplog_altpriority_encoder_tv8:altpriority_encoder6\"" {  } { { "db/fplog.vhd" "altpriority_encoder6" { Text "D:/FPGA/DE2_sound/vu_meter/db/fplog.vhd" 4057 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095464795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fplog_altpriority_encoder_r08 powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|fplog_altpriority_encoder_uja:lzc_norm_E\|fplog_altpriority_encoder_tv8:altpriority_encoder6\|fplog_altpriority_encoder_r08:altpriority_encoder8 " "Elaborating entity \"fplog_altpriority_encoder_r08\" for hierarchy \"powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|fplog_altpriority_encoder_uja:lzc_norm_E\|fplog_altpriority_encoder_tv8:altpriority_encoder6\|fplog_altpriority_encoder_r08:altpriority_encoder8\"" {  } { { "db/fplog.vhd" "altpriority_encoder8" { Text "D:/FPGA/DE2_sound/vu_meter/db/fplog.vhd" 3920 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095464796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fplog_altpriority_encoder_bv7 powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|fplog_altpriority_encoder_uja:lzc_norm_E\|fplog_altpriority_encoder_tv8:altpriority_encoder6\|fplog_altpriority_encoder_r08:altpriority_encoder8\|fplog_altpriority_encoder_bv7:altpriority_encoder10 " "Elaborating entity \"fplog_altpriority_encoder_bv7\" for hierarchy \"powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|fplog_altpriority_encoder_uja:lzc_norm_E\|fplog_altpriority_encoder_tv8:altpriority_encoder6\|fplog_altpriority_encoder_r08:altpriority_encoder8\|fplog_altpriority_encoder_bv7:altpriority_encoder10\"" {  } { { "db/fplog.vhd" "altpriority_encoder10" { Text "D:/FPGA/DE2_sound/vu_meter/db/fplog.vhd" 3793 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095464798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fplog_altpriority_encoder_6v7 powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|fplog_altpriority_encoder_uja:lzc_norm_E\|fplog_altpriority_encoder_tv8:altpriority_encoder6\|fplog_altpriority_encoder_r08:altpriority_encoder8\|fplog_altpriority_encoder_bv7:altpriority_encoder10\|fplog_altpriority_encoder_6v7:altpriority_encoder12 " "Elaborating entity \"fplog_altpriority_encoder_6v7\" for hierarchy \"powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|fplog_altpriority_encoder_uja:lzc_norm_E\|fplog_altpriority_encoder_tv8:altpriority_encoder6\|fplog_altpriority_encoder_r08:altpriority_encoder8\|fplog_altpriority_encoder_bv7:altpriority_encoder10\|fplog_altpriority_encoder_6v7:altpriority_encoder12\"" {  } { { "db/fplog.vhd" "altpriority_encoder12" { Text "D:/FPGA/DE2_sound/vu_meter/db/fplog.vhd" 3666 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095464799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fplog_altpriority_encoder_3v7 powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|fplog_altpriority_encoder_uja:lzc_norm_E\|fplog_altpriority_encoder_tv8:altpriority_encoder6\|fplog_altpriority_encoder_r08:altpriority_encoder8\|fplog_altpriority_encoder_bv7:altpriority_encoder10\|fplog_altpriority_encoder_6v7:altpriority_encoder12\|fplog_altpriority_encoder_3v7:altpriority_encoder14 " "Elaborating entity \"fplog_altpriority_encoder_3v7\" for hierarchy \"powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|fplog_altpriority_encoder_uja:lzc_norm_E\|fplog_altpriority_encoder_tv8:altpriority_encoder6\|fplog_altpriority_encoder_r08:altpriority_encoder8\|fplog_altpriority_encoder_bv7:altpriority_encoder10\|fplog_altpriority_encoder_6v7:altpriority_encoder12\|fplog_altpriority_encoder_3v7:altpriority_encoder14\"" {  } { { "db/fplog.vhd" "altpriority_encoder14" { Text "D:/FPGA/DE2_sound/vu_meter/db/fplog.vhd" 3551 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095464800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fplog_altpriority_encoder_3e8 powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|fplog_altpriority_encoder_uja:lzc_norm_E\|fplog_altpriority_encoder_tv8:altpriority_encoder6\|fplog_altpriority_encoder_r08:altpriority_encoder8\|fplog_altpriority_encoder_bv7:altpriority_encoder10\|fplog_altpriority_encoder_6v7:altpriority_encoder12\|fplog_altpriority_encoder_3e8:altpriority_encoder15 " "Elaborating entity \"fplog_altpriority_encoder_3e8\" for hierarchy \"powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|fplog_altpriority_encoder_uja:lzc_norm_E\|fplog_altpriority_encoder_tv8:altpriority_encoder6\|fplog_altpriority_encoder_r08:altpriority_encoder8\|fplog_altpriority_encoder_bv7:altpriority_encoder10\|fplog_altpriority_encoder_6v7:altpriority_encoder12\|fplog_altpriority_encoder_3e8:altpriority_encoder15\"" {  } { { "db/fplog.vhd" "altpriority_encoder15" { Text "D:/FPGA/DE2_sound/vu_meter/db/fplog.vhd" 3560 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095464802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fplog_altpriority_encoder_6e8 powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|fplog_altpriority_encoder_uja:lzc_norm_E\|fplog_altpriority_encoder_tv8:altpriority_encoder6\|fplog_altpriority_encoder_r08:altpriority_encoder8\|fplog_altpriority_encoder_bv7:altpriority_encoder10\|fplog_altpriority_encoder_6e8:altpriority_encoder13 " "Elaborating entity \"fplog_altpriority_encoder_6e8\" for hierarchy \"powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|fplog_altpriority_encoder_uja:lzc_norm_E\|fplog_altpriority_encoder_tv8:altpriority_encoder6\|fplog_altpriority_encoder_r08:altpriority_encoder8\|fplog_altpriority_encoder_bv7:altpriority_encoder10\|fplog_altpriority_encoder_6e8:altpriority_encoder13\"" {  } { { "db/fplog.vhd" "altpriority_encoder13" { Text "D:/FPGA/DE2_sound/vu_meter/db/fplog.vhd" 3681 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095464804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fplog_altpriority_encoder_be8 powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|fplog_altpriority_encoder_uja:lzc_norm_E\|fplog_altpriority_encoder_tv8:altpriority_encoder6\|fplog_altpriority_encoder_r08:altpriority_encoder8\|fplog_altpriority_encoder_be8:altpriority_encoder11 " "Elaborating entity \"fplog_altpriority_encoder_be8\" for hierarchy \"powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|fplog_altpriority_encoder_uja:lzc_norm_E\|fplog_altpriority_encoder_tv8:altpriority_encoder6\|fplog_altpriority_encoder_r08:altpriority_encoder8\|fplog_altpriority_encoder_be8:altpriority_encoder11\"" {  } { { "db/fplog.vhd" "altpriority_encoder11" { Text "D:/FPGA/DE2_sound/vu_meter/db/fplog.vhd" 3808 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095464807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fplog_altpriority_encoder_rf8 powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|fplog_altpriority_encoder_uja:lzc_norm_E\|fplog_altpriority_encoder_tv8:altpriority_encoder6\|fplog_altpriority_encoder_rf8:altpriority_encoder9 " "Elaborating entity \"fplog_altpriority_encoder_rf8\" for hierarchy \"powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|fplog_altpriority_encoder_uja:lzc_norm_E\|fplog_altpriority_encoder_tv8:altpriority_encoder6\|fplog_altpriority_encoder_rf8:altpriority_encoder9\"" {  } { { "db/fplog.vhd" "altpriority_encoder9" { Text "D:/FPGA/DE2_sound/vu_meter/db/fplog.vhd" 3935 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095464813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fplog_altpriority_encoder_te9 powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|fplog_altpriority_encoder_uja:lzc_norm_E\|fplog_altpriority_encoder_te9:altpriority_encoder7 " "Elaborating entity \"fplog_altpriority_encoder_te9\" for hierarchy \"powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|fplog_altpriority_encoder_uja:lzc_norm_E\|fplog_altpriority_encoder_te9:altpriority_encoder7\"" {  } { { "db/fplog.vhd" "altpriority_encoder7" { Text "D:/FPGA/DE2_sound/vu_meter/db/fplog.vhd" 4072 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095464824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fplog_altpriority_encoder_q08 powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|fplog_altpriority_encoder_q08:lzoc " "Elaborating entity \"fplog_altpriority_encoder_q08\" for hierarchy \"powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|fplog_altpriority_encoder_q08:lzoc\"" {  } { { "db/fplog.vhd" "lzoc" { Text "D:/FPGA/DE2_sound/vu_meter/db/fplog.vhd" 5912 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095464846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsquare powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|altsquare:squarer " "Elaborating entity \"altsquare\" for hierarchy \"powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|altsquare:squarer\"" {  } { { "db/fplog.vhd" "squarer" { Text "D:/FPGA/DE2_sound/vu_meter/db/fplog.vhd" 5917 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095464870 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|altsquare:squarer " "Elaborated megafunction instantiation \"powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|altsquare:squarer\"" {  } { { "db/fplog.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/db/fplog.vhd" 5917 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095464871 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|altsquare:squarer " "Instantiated megafunction \"powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|altsquare:squarer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "DATA_WIDTH 13 " "Parameter \"DATA_WIDTH\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095464871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "PIPELINE 1 " "Parameter \"PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095464871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "REPRESENTATION UNSIGNED " "Parameter \"REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095464871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RESULT_ALIGNMENT MSB " "Parameter \"RESULT_ALIGNMENT\" = \"MSB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095464871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RESULT_WIDTH 14 " "Parameter \"RESULT_WIDTH\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095464871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsquare " "Parameter \"lpm_type\" = \"altsquare\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095464871 ""}  } { { "db/fplog.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/db/fplog.vhd" 5917 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1511095464871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsquare_i4h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsquare_i4h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsquare_i4h " "Found entity 1: altsquare_i4h" {  } { { "db/altsquare_i4h.tdf" "" { Text "D:/FPGA/DE2_sound/vu_meter/db/altsquare_i4h.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511095464901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511095464901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsquare_i4h powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|altsquare:squarer\|altsquare_i4h:auto_generated " "Elaborating entity \"altsquare_i4h\" for hierarchy \"powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|altsquare:squarer\|altsquare_i4h:auto_generated\"" {  } { { "altsquare.tdf" "auto_generated" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsquare.tdf" 52 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095464902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|lpm_add_sub:addsub1 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|lpm_add_sub:addsub1\"" {  } { { "db/fplog.vhd" "addsub1" { Text "D:/FPGA/DE2_sound/vu_meter/db/fplog.vhd" 7316 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095464905 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|lpm_add_sub:addsub1 " "Elaborated megafunction instantiation \"powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|lpm_add_sub:addsub1\"" {  } { { "db/fplog.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/db/fplog.vhd" 7316 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095464906 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|lpm_add_sub:addsub1 " "Instantiated megafunction \"powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|lpm_add_sub:addsub1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095464906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 2 " "Parameter \"LPM_PIPELINE\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095464906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095464906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 29 " "Parameter \"LPM_WIDTH\" = \"29\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095464906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095464906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095464906 ""}  } { { "db/fplog.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/db/fplog.vhd" 7316 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1511095464906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_5bi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_5bi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_5bi " "Found entity 1: add_sub_5bi" {  } { { "db/add_sub_5bi.tdf" "" { Text "D:/FPGA/DE2_sound/vu_meter/db/add_sub_5bi.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511095464934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511095464934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_5bi powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|lpm_add_sub:addsub1\|add_sub_5bi:auto_generated " "Elaborating entity \"add_sub_5bi\" for hierarchy \"powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|lpm_add_sub:addsub1\|add_sub_5bi:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095464935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|lpm_add_sub:addsub2 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|lpm_add_sub:addsub2\"" {  } { { "db/fplog.vhd" "addsub2" { Text "D:/FPGA/DE2_sound/vu_meter/db/fplog.vhd" 7330 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095464937 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|lpm_add_sub:addsub2 " "Elaborated megafunction instantiation \"powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|lpm_add_sub:addsub2\"" {  } { { "db/fplog.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/db/fplog.vhd" 7330 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095464938 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|lpm_add_sub:addsub2 " "Instantiated megafunction \"powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|lpm_add_sub:addsub2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095464938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 2 " "Parameter \"LPM_PIPELINE\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095464938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095464938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 47 " "Parameter \"LPM_WIDTH\" = \"47\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095464938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095464938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095464938 ""}  } { { "db/fplog.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/db/fplog.vhd" 7330 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1511095464938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_6bi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_6bi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_6bi " "Found entity 1: add_sub_6bi" {  } { { "db/add_sub_6bi.tdf" "" { Text "D:/FPGA/DE2_sound/vu_meter/db/add_sub_6bi.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511095464966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511095464966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_6bi powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|lpm_add_sub:addsub2\|add_sub_6bi:auto_generated " "Elaborating entity \"add_sub_6bi\" for hierarchy \"powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|lpm_add_sub:addsub2\|add_sub_6bi:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095464966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|lpm_mult:mult1 " "Elaborating entity \"lpm_mult\" for hierarchy \"powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|lpm_mult:mult1\"" {  } { { "db/fplog.vhd" "mult1" { Text "D:/FPGA/DE2_sound/vu_meter/db/fplog.vhd" 7343 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095464970 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|lpm_mult:mult1 " "Elaborated megafunction instantiation \"powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|lpm_mult:mult1\"" {  } { { "db/fplog.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/db/fplog.vhd" 7343 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095464971 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|lpm_mult:mult1 " "Instantiated megafunction \"powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|lpm_mult:mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 3 " "Parameter \"LPM_PIPELINE\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095464971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095464971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095464971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 27 " "Parameter \"LPM_WIDTHB\" = \"27\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095464971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 35 " "Parameter \"LPM_WIDTHP\" = \"35\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095464971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095464971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095464971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_mult " "Parameter \"lpm_type\" = \"lpm_mult\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095464971 ""}  } { { "db/fplog.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/db/fplog.vhd" 7343 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1511095464971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_bvo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_bvo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_bvo " "Found entity 1: mult_bvo" {  } { { "db/mult_bvo.tdf" "" { Text "D:/FPGA/DE2_sound/vu_meter/db/mult_bvo.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511095464999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511095464999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_bvo powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|lpm_mult:mult1\|mult_bvo:auto_generated " "Elaborating entity \"mult_bvo\" for hierarchy \"powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|lpm_mult:mult1\|mult_bvo:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095465000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fptoi32 powerlog:powerlog_i1\|fptoi32:fp2int_i1 " "Elaborating entity \"fptoi32\" for hierarchy \"powerlog:powerlog_i1\|fptoi32:fp2int_i1\"" {  } { { "powerlog.vhd" "fp2int_i1" { Text "D:/FPGA/DE2_sound/vu_meter/powerlog.vhd" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095465007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fptoi32_altfp_convert_34o powerlog:powerlog_i1\|fptoi32:fp2int_i1\|fptoi32_altfp_convert_34o:fptoi32_altfp_convert_34o_component " "Elaborating entity \"fptoi32_altfp_convert_34o\" for hierarchy \"powerlog:powerlog_i1\|fptoi32:fp2int_i1\|fptoi32_altfp_convert_34o:fptoi32_altfp_convert_34o_component\"" {  } { { "MATH/fptoi32.vhd" "fptoi32_altfp_convert_34o_component" { Text "D:/FPGA/DE2_sound/vu_meter/MATH/fptoi32.vhd" 1781 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095465013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fptoi32_altbarrel_shift_20g powerlog:powerlog_i1\|fptoi32:fp2int_i1\|fptoi32_altfp_convert_34o:fptoi32_altfp_convert_34o_component\|fptoi32_altbarrel_shift_20g:altbarrel_shift6 " "Elaborating entity \"fptoi32_altbarrel_shift_20g\" for hierarchy \"powerlog:powerlog_i1\|fptoi32:fp2int_i1\|fptoi32_altfp_convert_34o:fptoi32_altfp_convert_34o_component\|fptoi32_altbarrel_shift_20g:altbarrel_shift6\"" {  } { { "MATH/fptoi32.vhd" "altbarrel_shift6" { Text "D:/FPGA/DE2_sound/vu_meter/MATH/fptoi32.vhd" 1262 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095465020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub powerlog:powerlog_i1\|fptoi32:fp2int_i1\|fptoi32_altfp_convert_34o:fptoi32_altfp_convert_34o_component\|lpm_add_sub:add_sub7 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"powerlog:powerlog_i1\|fptoi32:fp2int_i1\|fptoi32_altfp_convert_34o:fptoi32_altfp_convert_34o_component\|lpm_add_sub:add_sub7\"" {  } { { "MATH/fptoi32.vhd" "add_sub7" { Text "D:/FPGA/DE2_sound/vu_meter/MATH/fptoi32.vhd" 1657 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095465028 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "powerlog:powerlog_i1\|fptoi32:fp2int_i1\|fptoi32_altfp_convert_34o:fptoi32_altfp_convert_34o_component\|lpm_add_sub:add_sub7 " "Elaborated megafunction instantiation \"powerlog:powerlog_i1\|fptoi32:fp2int_i1\|fptoi32_altfp_convert_34o:fptoi32_altfp_convert_34o_component\|lpm_add_sub:add_sub7\"" {  } { { "MATH/fptoi32.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/MATH/fptoi32.vhd" 1657 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095465029 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "powerlog:powerlog_i1\|fptoi32:fp2int_i1\|fptoi32_altfp_convert_34o:fptoi32_altfp_convert_34o_component\|lpm_add_sub:add_sub7 " "Instantiated megafunction \"powerlog:powerlog_i1\|fptoi32:fp2int_i1\|fptoi32_altfp_convert_34o:fptoi32_altfp_convert_34o_component\|lpm_add_sub:add_sub7\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095465029 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095465029 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095465029 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 31 " "Parameter \"LPM_WIDTH\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095465029 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095465029 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095465029 ""}  } { { "MATH/fptoi32.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/MATH/fptoi32.vhd" 1657 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1511095465029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_1ij.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_1ij.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_1ij " "Found entity 1: add_sub_1ij" {  } { { "db/add_sub_1ij.tdf" "" { Text "D:/FPGA/DE2_sound/vu_meter/db/add_sub_1ij.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511095465057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511095465057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_1ij powerlog:powerlog_i1\|fptoi32:fp2int_i1\|fptoi32_altfp_convert_34o:fptoi32_altfp_convert_34o_component\|lpm_add_sub:add_sub7\|add_sub_1ij:auto_generated " "Elaborating entity \"add_sub_1ij\" for hierarchy \"powerlog:powerlog_i1\|fptoi32:fp2int_i1\|fptoi32_altfp_convert_34o:fptoi32_altfp_convert_34o_component\|lpm_add_sub:add_sub7\|add_sub_1ij:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095465057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub powerlog:powerlog_i1\|fptoi32:fp2int_i1\|fptoi32_altfp_convert_34o:fptoi32_altfp_convert_34o_component\|lpm_add_sub:add_sub9 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"powerlog:powerlog_i1\|fptoi32:fp2int_i1\|fptoi32_altfp_convert_34o:fptoi32_altfp_convert_34o_component\|lpm_add_sub:add_sub9\"" {  } { { "MATH/fptoi32.vhd" "add_sub9" { Text "D:/FPGA/DE2_sound/vu_meter/MATH/fptoi32.vhd" 1690 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095465062 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "powerlog:powerlog_i1\|fptoi32:fp2int_i1\|fptoi32_altfp_convert_34o:fptoi32_altfp_convert_34o_component\|lpm_add_sub:add_sub9 " "Elaborated megafunction instantiation \"powerlog:powerlog_i1\|fptoi32:fp2int_i1\|fptoi32_altfp_convert_34o:fptoi32_altfp_convert_34o_component\|lpm_add_sub:add_sub9\"" {  } { { "MATH/fptoi32.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/MATH/fptoi32.vhd" 1690 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095465062 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "powerlog:powerlog_i1\|fptoi32:fp2int_i1\|fptoi32_altfp_convert_34o:fptoi32_altfp_convert_34o_component\|lpm_add_sub:add_sub9 " "Instantiated megafunction \"powerlog:powerlog_i1\|fptoi32:fp2int_i1\|fptoi32_altfp_convert_34o:fptoi32_altfp_convert_34o_component\|lpm_add_sub:add_sub9\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095465062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095465062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095465062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 16 " "Parameter \"LPM_WIDTH\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095465062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095465062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095465062 ""}  } { { "MATH/fptoi32.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/MATH/fptoi32.vhd" 1690 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1511095465062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_93j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_93j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_93j " "Found entity 1: add_sub_93j" {  } { { "db/add_sub_93j.tdf" "" { Text "D:/FPGA/DE2_sound/vu_meter/db/add_sub_93j.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511095465090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511095465090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_93j powerlog:powerlog_i1\|fptoi32:fp2int_i1\|fptoi32_altfp_convert_34o:fptoi32_altfp_convert_34o_component\|lpm_add_sub:add_sub9\|add_sub_93j:auto_generated " "Elaborating entity \"add_sub_93j\" for hierarchy \"powerlog:powerlog_i1\|fptoi32:fp2int_i1\|fptoi32_altfp_convert_34o:fptoi32_altfp_convert_34o_component\|lpm_add_sub:add_sub9\|add_sub_93j:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095465090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare powerlog:powerlog_i1\|fptoi32:fp2int_i1\|fptoi32_altfp_convert_34o:fptoi32_altfp_convert_34o_component\|lpm_compare:cmpr1 " "Elaborating entity \"lpm_compare\" for hierarchy \"powerlog:powerlog_i1\|fptoi32:fp2int_i1\|fptoi32_altfp_convert_34o:fptoi32_altfp_convert_34o_component\|lpm_compare:cmpr1\"" {  } { { "MATH/fptoi32.vhd" "cmpr1" { Text "D:/FPGA/DE2_sound/vu_meter/MATH/fptoi32.vhd" 1701 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095465093 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "powerlog:powerlog_i1\|fptoi32:fp2int_i1\|fptoi32_altfp_convert_34o:fptoi32_altfp_convert_34o_component\|lpm_compare:cmpr1 " "Elaborated megafunction instantiation \"powerlog:powerlog_i1\|fptoi32:fp2int_i1\|fptoi32_altfp_convert_34o:fptoi32_altfp_convert_34o_component\|lpm_compare:cmpr1\"" {  } { { "MATH/fptoi32.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/MATH/fptoi32.vhd" 1701 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095465093 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "powerlog:powerlog_i1\|fptoi32:fp2int_i1\|fptoi32_altfp_convert_34o:fptoi32_altfp_convert_34o_component\|lpm_compare:cmpr1 " "Instantiated megafunction \"powerlog:powerlog_i1\|fptoi32:fp2int_i1\|fptoi32_altfp_convert_34o:fptoi32_altfp_convert_34o_component\|lpm_compare:cmpr1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095465093 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095465093 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095465093 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095465093 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_compare " "Parameter \"lpm_type\" = \"lpm_compare\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095465093 ""}  } { { "MATH/fptoi32.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/MATH/fptoi32.vhd" 1701 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1511095465093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare powerlog:powerlog_i1\|fptoi32:fp2int_i1\|fptoi32_altfp_convert_34o:fptoi32_altfp_convert_34o_component\|lpm_compare:max_shift_compare " "Elaborating entity \"lpm_compare\" for hierarchy \"powerlog:powerlog_i1\|fptoi32:fp2int_i1\|fptoi32_altfp_convert_34o:fptoi32_altfp_convert_34o_component\|lpm_compare:max_shift_compare\"" {  } { { "MATH/fptoi32.vhd" "max_shift_compare" { Text "D:/FPGA/DE2_sound/vu_meter/MATH/fptoi32.vhd" 1732 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095465099 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "powerlog:powerlog_i1\|fptoi32:fp2int_i1\|fptoi32_altfp_convert_34o:fptoi32_altfp_convert_34o_component\|lpm_compare:max_shift_compare " "Elaborated megafunction instantiation \"powerlog:powerlog_i1\|fptoi32:fp2int_i1\|fptoi32_altfp_convert_34o:fptoi32_altfp_convert_34o_component\|lpm_compare:max_shift_compare\"" {  } { { "MATH/fptoi32.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/MATH/fptoi32.vhd" 1732 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095465100 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "powerlog:powerlog_i1\|fptoi32:fp2int_i1\|fptoi32_altfp_convert_34o:fptoi32_altfp_convert_34o_component\|lpm_compare:max_shift_compare " "Instantiated megafunction \"powerlog:powerlog_i1\|fptoi32:fp2int_i1\|fptoi32_altfp_convert_34o:fptoi32_altfp_convert_34o_component\|lpm_compare:max_shift_compare\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095465100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095465100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 6 " "Parameter \"LPM_WIDTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095465100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095465100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_compare " "Parameter \"lpm_type\" = \"lpm_compare\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095465100 ""}  } { { "MATH/fptoi32.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/MATH/fptoi32.vhd" 1732 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1511095465100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ili9341 ili9341:ili9341_i1 " "Elaborating entity \"ili9341\" for hierarchy \"ili9341:ili9341_i1\"" {  } { { "vu_meter.vhd" "ili9341_i1" { Text "D:/FPGA/DE2_sound/vu_meter/vu_meter.vhd" 453 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095465113 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tft_ili9341 ili9341:ili9341_i1\|tft_ili9341:inst1 " "Elaborating entity \"tft_ili9341\" for hierarchy \"ili9341:ili9341_i1\|tft_ili9341:inst1\"" {  } { { "ili9341.vhd" "inst1" { Text "D:/FPGA/DE2_sound/vu_meter/ili9341.vhd" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095465114 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "17 1 tft_ili9341.sv(28) " "Verilog HDL assignment warning at tft_ili9341.sv(28): truncated value with size 17 to match size of target (1)" {  } { { "tft_ili9341.sv" "" { Text "D:/FPGA/DE2_sound/vu_meter/tft_ili9341.sv" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511095465115 "|vu_meter|ili9341:ili9341_i1|tft_ili9341:inst1"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "tft_ili9341.sv(97) " "Verilog HDL Case Statement information at tft_ili9341.sv(97): all case item expressions in this case statement are onehot" {  } { { "tft_ili9341.sv" "" { Text "D:/FPGA/DE2_sound/vu_meter/tft_ili9341.sv" 97 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1511095465115 "|vu_meter|ili9341:ili9341_i1|tft_ili9341:inst1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "INIT_SEQ.data_a 0 tft_ili9341.sv(74) " "Net \"INIT_SEQ.data_a\" at tft_ili9341.sv(74) has no driver or initial value, using a default initial value '0'" {  } { { "tft_ili9341.sv" "" { Text "D:/FPGA/DE2_sound/vu_meter/tft_ili9341.sv" 74 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1511095465115 "|vu_meter|ili9341:ili9341_i1|tft_ili9341:inst1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "INIT_SEQ.waddr_a 0 tft_ili9341.sv(74) " "Net \"INIT_SEQ.waddr_a\" at tft_ili9341.sv(74) has no driver or initial value, using a default initial value '0'" {  } { { "tft_ili9341.sv" "" { Text "D:/FPGA/DE2_sound/vu_meter/tft_ili9341.sv" 74 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1511095465115 "|vu_meter|ili9341:ili9341_i1|tft_ili9341:inst1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "INIT_SEQ.we_a 0 tft_ili9341.sv(74) " "Net \"INIT_SEQ.we_a\" at tft_ili9341.sv(74) has no driver or initial value, using a default initial value '0'" {  } { { "tft_ili9341.sv" "" { Text "D:/FPGA/DE2_sound/vu_meter/tft_ili9341.sv" 74 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1511095465115 "|vu_meter|ili9341:ili9341_i1|tft_ili9341:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tft_ili9341_spi ili9341:ili9341_i1\|tft_ili9341:inst1\|tft_ili9341_spi:spi " "Elaborating entity \"tft_ili9341_spi\" for hierarchy \"ili9341:ili9341_i1\|tft_ili9341:inst1\|tft_ili9341_spi:spi\"" {  } { { "tft_ili9341.sv" "spi" { Text "D:/FPGA/DE2_sound/vu_meter/tft_ili9341.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095465115 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tft_ram ili9341:ili9341_i1\|tft_ram:tft_ram_inst " "Elaborating entity \"tft_ram\" for hierarchy \"ili9341:ili9341_i1\|tft_ram:tft_ram_inst\"" {  } { { "ili9341.vhd" "tft_ram_inst" { Text "D:/FPGA/DE2_sound/vu_meter/ili9341.vhd" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095465121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ili9341:ili9341_i1\|tft_ram:tft_ram_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ili9341:ili9341_i1\|tft_ram:tft_ram_inst\|altsyncram:altsyncram_component\"" {  } { { "tft_ram.vhd" "altsyncram_component" { Text "D:/FPGA/DE2_sound/vu_meter/tft_ram.vhd" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095465139 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ili9341:ili9341_i1\|tft_ram:tft_ram_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ili9341:ili9341_i1\|tft_ram:tft_ram_inst\|altsyncram:altsyncram_component\"" {  } { { "tft_ram.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/tft_ram.vhd" 64 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095465149 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ili9341:ili9341_i1\|tft_ram:tft_ram_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"ili9341:ili9341_i1\|tft_ram:tft_ram_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095465149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095465149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095465149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095465149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095465149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095465149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095465149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095465149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095465149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095465149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095465149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095465149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095465149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095465149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095465149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095465149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095465149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095465149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095465149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095465149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file image.mif " "Parameter \"init_file\" = \"image.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095465149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095465149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095465149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 76800 " "Parameter \"numwords_a\" = \"76800\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095465149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 76800 " "Parameter \"numwords_b\" = \"76800\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095465149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095465149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095465149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095465149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095465149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095465149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095465149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095465149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095465149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095465149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095465149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095465149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095465149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095465149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095465149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095465149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095465149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095465149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095465149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 17 " "Parameter \"widthad_a\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095465149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 17 " "Parameter \"widthad_b\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095465149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095465149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095465149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095465149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095465149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095465149 ""}  } { { "tft_ram.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/tft_ram.vhd" 64 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1511095465149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_lgr3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_lgr3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_lgr3 " "Found entity 1: altsyncram_lgr3" {  } { { "db/altsyncram_lgr3.tdf" "" { Text "D:/FPGA/DE2_sound/vu_meter/db/altsyncram_lgr3.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511095465200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511095465200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_lgr3 ili9341:ili9341_i1\|tft_ram:tft_ram_inst\|altsyncram:altsyncram_component\|altsyncram_lgr3:auto_generated " "Elaborating entity \"altsyncram_lgr3\" for hierarchy \"ili9341:ili9341_i1\|tft_ram:tft_ram_inst\|altsyncram:altsyncram_component\|altsyncram_lgr3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095465200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_5ua.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_5ua.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_5ua " "Found entity 1: decode_5ua" {  } { { "db/decode_5ua.tdf" "" { Text "D:/FPGA/DE2_sound/vu_meter/db/decode_5ua.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511095465232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511095465232 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_5ua ili9341:ili9341_i1\|tft_ram:tft_ram_inst\|altsyncram:altsyncram_component\|altsyncram_lgr3:auto_generated\|decode_5ua:decode2 " "Elaborating entity \"decode_5ua\" for hierarchy \"ili9341:ili9341_i1\|tft_ram:tft_ram_inst\|altsyncram:altsyncram_component\|altsyncram_lgr3:auto_generated\|decode_5ua:decode2\"" {  } { { "db/altsyncram_lgr3.tdf" "decode2" { Text "D:/FPGA/DE2_sound/vu_meter/db/altsyncram_lgr3.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095465232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_u9a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_u9a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_u9a " "Found entity 1: decode_u9a" {  } { { "db/decode_u9a.tdf" "" { Text "D:/FPGA/DE2_sound/vu_meter/db/decode_u9a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511095465261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511095465261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_u9a ili9341:ili9341_i1\|tft_ram:tft_ram_inst\|altsyncram:altsyncram_component\|altsyncram_lgr3:auto_generated\|decode_u9a:rden_decode_b " "Elaborating entity \"decode_u9a\" for hierarchy \"ili9341:ili9341_i1\|tft_ram:tft_ram_inst\|altsyncram:altsyncram_component\|altsyncram_lgr3:auto_generated\|decode_u9a:rden_decode_b\"" {  } { { "db/altsyncram_lgr3.tdf" "rden_decode_b" { Text "D:/FPGA/DE2_sound/vu_meter/db/altsyncram_lgr3.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095465261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_4qb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_4qb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_4qb " "Found entity 1: mux_4qb" {  } { { "db/mux_4qb.tdf" "" { Text "D:/FPGA/DE2_sound/vu_meter/db/mux_4qb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511095465293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511095465293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_4qb ili9341:ili9341_i1\|tft_ram:tft_ram_inst\|altsyncram:altsyncram_component\|altsyncram_lgr3:auto_generated\|mux_4qb:mux3 " "Elaborating entity \"mux_4qb\" for hierarchy \"ili9341:ili9341_i1\|tft_ram:tft_ram_inst\|altsyncram:altsyncram_component\|altsyncram_lgr3:auto_generated\|mux_4qb:mux3\"" {  } { { "db/altsyncram_lgr3.tdf" "mux3" { Text "D:/FPGA/DE2_sound/vu_meter/db/altsyncram_lgr3.tdf" 49 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095465293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "plotspec plotspec:plotspec_i1 " "Elaborating entity \"plotspec\" for hierarchy \"plotspec:plotspec_i1\"" {  } { { "vu_meter.vhd" "plotspec_i1" { Text "D:/FPGA/DE2_sound/vu_meter/vu_meter.vhd" 470 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095465304 ""}
{ "Warning" "WSGN_SEARCH_FILE" "uart_dump.vhd 2 1 " "Using design file uart_dump.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart_dump-RTL " "Found design unit 1: uart_dump-RTL" {  } { { "uart_dump.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/uart_dump.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511095465309 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart_dump " "Found entity 1: uart_dump" {  } { { "uart_dump.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/uart_dump.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511095465309 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1511095465309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_dump uart_dump:uart_dump_i1 " "Elaborating entity \"uart_dump\" for hierarchy \"uart_dump:uart_dump_i1\"" {  } { { "vu_meter.vhd" "uart_dump_i1" { Text "D:/FPGA/DE2_sound/vu_meter/vu_meter.vhd" 489 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095465309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_1024x16bit uart_dump:uart_dump_i1\|fifo_1024x16bit:fifo_i1 " "Elaborating entity \"fifo_1024x16bit\" for hierarchy \"uart_dump:uart_dump_i1\|fifo_1024x16bit:fifo_i1\"" {  } { { "uart_dump.vhd" "fifo_i1" { Text "D:/FPGA/DE2_sound/vu_meter/uart_dump.vhd" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095465316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo uart_dump:uart_dump_i1\|fifo_1024x16bit:fifo_i1\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"uart_dump:uart_dump_i1\|fifo_1024x16bit:fifo_i1\|dcfifo:dcfifo_component\"" {  } { { "fifo_1024x16bit.vhd" "dcfifo_component" { Text "D:/FPGA/DE2_sound/vu_meter/fifo_1024x16bit.vhd" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095465535 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "uart_dump:uart_dump_i1\|fifo_1024x16bit:fifo_i1\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"uart_dump:uart_dump_i1\|fifo_1024x16bit:fifo_i1\|dcfifo:dcfifo_component\"" {  } { { "fifo_1024x16bit.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/fifo_1024x16bit.vhd" 97 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095465535 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "uart_dump:uart_dump_i1\|fifo_1024x16bit:fifo_i1\|dcfifo:dcfifo_component " "Instantiated megafunction \"uart_dump:uart_dump_i1\|fifo_1024x16bit:fifo_i1\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095465535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 1024 " "Parameter \"lpm_numwords\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095465535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095465535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095465535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095465535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 10 " "Parameter \"lpm_widthu\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095465535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095465535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095465535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095465535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095465535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095465535 ""}  } { { "fifo_1024x16bit.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/fifo_1024x16bit.vhd" 97 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1511095465535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_cpf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_cpf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_cpf1 " "Found entity 1: dcfifo_cpf1" {  } { { "db/dcfifo_cpf1.tdf" "" { Text "D:/FPGA/DE2_sound/vu_meter/db/dcfifo_cpf1.tdf" 37 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511095465564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511095465564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_cpf1 uart_dump:uart_dump_i1\|fifo_1024x16bit:fifo_i1\|dcfifo:dcfifo_component\|dcfifo_cpf1:auto_generated " "Elaborating entity \"dcfifo_cpf1\" for hierarchy \"uart_dump:uart_dump_i1\|fifo_1024x16bit:fifo_i1\|dcfifo:dcfifo_component\|dcfifo_cpf1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095465564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_4p6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_4p6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_4p6 " "Found entity 1: a_graycounter_4p6" {  } { { "db/a_graycounter_4p6.tdf" "" { Text "D:/FPGA/DE2_sound/vu_meter/db/a_graycounter_4p6.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511095465593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511095465593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_4p6 uart_dump:uart_dump_i1\|fifo_1024x16bit:fifo_i1\|dcfifo:dcfifo_component\|dcfifo_cpf1:auto_generated\|a_graycounter_4p6:rdptr_g1p " "Elaborating entity \"a_graycounter_4p6\" for hierarchy \"uart_dump:uart_dump_i1\|fifo_1024x16bit:fifo_i1\|dcfifo:dcfifo_component\|dcfifo_cpf1:auto_generated\|a_graycounter_4p6:rdptr_g1p\"" {  } { { "db/dcfifo_cpf1.tdf" "rdptr_g1p" { Text "D:/FPGA/DE2_sound/vu_meter/db/dcfifo_cpf1.tdf" 49 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095465594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_07c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_07c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_07c " "Found entity 1: a_graycounter_07c" {  } { { "db/a_graycounter_07c.tdf" "" { Text "D:/FPGA/DE2_sound/vu_meter/db/a_graycounter_07c.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511095465623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511095465623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_07c uart_dump:uart_dump_i1\|fifo_1024x16bit:fifo_i1\|dcfifo:dcfifo_component\|dcfifo_cpf1:auto_generated\|a_graycounter_07c:wrptr_g1p " "Elaborating entity \"a_graycounter_07c\" for hierarchy \"uart_dump:uart_dump_i1\|fifo_1024x16bit:fifo_i1\|dcfifo:dcfifo_component\|dcfifo_cpf1:auto_generated\|a_graycounter_07c:wrptr_g1p\"" {  } { { "db/dcfifo_cpf1.tdf" "wrptr_g1p" { Text "D:/FPGA/DE2_sound/vu_meter/db/dcfifo_cpf1.tdf" 50 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095465623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ke41.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ke41.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ke41 " "Found entity 1: altsyncram_ke41" {  } { { "db/altsyncram_ke41.tdf" "" { Text "D:/FPGA/DE2_sound/vu_meter/db/altsyncram_ke41.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511095465655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511095465655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ke41 uart_dump:uart_dump_i1\|fifo_1024x16bit:fifo_i1\|dcfifo:dcfifo_component\|dcfifo_cpf1:auto_generated\|altsyncram_ke41:fifo_ram " "Elaborating entity \"altsyncram_ke41\" for hierarchy \"uart_dump:uart_dump_i1\|fifo_1024x16bit:fifo_i1\|dcfifo:dcfifo_component\|dcfifo_cpf1:auto_generated\|altsyncram_ke41:fifo_ram\"" {  } { { "db/dcfifo_cpf1.tdf" "fifo_ram" { Text "D:/FPGA/DE2_sound/vu_meter/db/dcfifo_cpf1.tdf" 51 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095465655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_qal.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_qal.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_qal " "Found entity 1: alt_synch_pipe_qal" {  } { { "db/alt_synch_pipe_qal.tdf" "" { Text "D:/FPGA/DE2_sound/vu_meter/db/alt_synch_pipe_qal.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511095465660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511095465660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_qal uart_dump:uart_dump_i1\|fifo_1024x16bit:fifo_i1\|dcfifo:dcfifo_component\|dcfifo_cpf1:auto_generated\|alt_synch_pipe_qal:rs_dgwp " "Elaborating entity \"alt_synch_pipe_qal\" for hierarchy \"uart_dump:uart_dump_i1\|fifo_1024x16bit:fifo_i1\|dcfifo:dcfifo_component\|dcfifo_cpf1:auto_generated\|alt_synch_pipe_qal:rs_dgwp\"" {  } { { "db/dcfifo_cpf1.tdf" "rs_dgwp" { Text "D:/FPGA/DE2_sound/vu_meter/db/dcfifo_cpf1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095465661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_b09.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_b09.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_b09 " "Found entity 1: dffpipe_b09" {  } { { "db/dffpipe_b09.tdf" "" { Text "D:/FPGA/DE2_sound/vu_meter/db/dffpipe_b09.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511095465665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511095465665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_b09 uart_dump:uart_dump_i1\|fifo_1024x16bit:fifo_i1\|dcfifo:dcfifo_component\|dcfifo_cpf1:auto_generated\|alt_synch_pipe_qal:rs_dgwp\|dffpipe_b09:dffpipe12 " "Elaborating entity \"dffpipe_b09\" for hierarchy \"uart_dump:uart_dump_i1\|fifo_1024x16bit:fifo_i1\|dcfifo:dcfifo_component\|dcfifo_cpf1:auto_generated\|alt_synch_pipe_qal:rs_dgwp\|dffpipe_b09:dffpipe12\"" {  } { { "db/alt_synch_pipe_qal.tdf" "dffpipe12" { Text "D:/FPGA/DE2_sound/vu_meter/db/alt_synch_pipe_qal.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095465666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_ral.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_ral.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_ral " "Found entity 1: alt_synch_pipe_ral" {  } { { "db/alt_synch_pipe_ral.tdf" "" { Text "D:/FPGA/DE2_sound/vu_meter/db/alt_synch_pipe_ral.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511095465671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511095465671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_ral uart_dump:uart_dump_i1\|fifo_1024x16bit:fifo_i1\|dcfifo:dcfifo_component\|dcfifo_cpf1:auto_generated\|alt_synch_pipe_ral:ws_dgrp " "Elaborating entity \"alt_synch_pipe_ral\" for hierarchy \"uart_dump:uart_dump_i1\|fifo_1024x16bit:fifo_i1\|dcfifo:dcfifo_component\|dcfifo_cpf1:auto_generated\|alt_synch_pipe_ral:ws_dgrp\"" {  } { { "db/dcfifo_cpf1.tdf" "ws_dgrp" { Text "D:/FPGA/DE2_sound/vu_meter/db/dcfifo_cpf1.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095465671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_c09.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_c09.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_c09 " "Found entity 1: dffpipe_c09" {  } { { "db/dffpipe_c09.tdf" "" { Text "D:/FPGA/DE2_sound/vu_meter/db/dffpipe_c09.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511095465676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511095465676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_c09 uart_dump:uart_dump_i1\|fifo_1024x16bit:fifo_i1\|dcfifo:dcfifo_component\|dcfifo_cpf1:auto_generated\|alt_synch_pipe_ral:ws_dgrp\|dffpipe_c09:dffpipe15 " "Elaborating entity \"dffpipe_c09\" for hierarchy \"uart_dump:uart_dump_i1\|fifo_1024x16bit:fifo_i1\|dcfifo:dcfifo_component\|dcfifo_cpf1:auto_generated\|alt_synch_pipe_ral:ws_dgrp\|dffpipe_c09:dffpipe15\"" {  } { { "db/alt_synch_pipe_ral.tdf" "dffpipe15" { Text "D:/FPGA/DE2_sound/vu_meter/db/alt_synch_pipe_ral.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095465676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_o76.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_o76.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_o76 " "Found entity 1: cmpr_o76" {  } { { "db/cmpr_o76.tdf" "" { Text "D:/FPGA/DE2_sound/vu_meter/db/cmpr_o76.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511095465705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511095465705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_o76 uart_dump:uart_dump_i1\|fifo_1024x16bit:fifo_i1\|dcfifo:dcfifo_component\|dcfifo_cpf1:auto_generated\|cmpr_o76:rdempty_eq_comp " "Elaborating entity \"cmpr_o76\" for hierarchy \"uart_dump:uart_dump_i1\|fifo_1024x16bit:fifo_i1\|dcfifo:dcfifo_component\|dcfifo_cpf1:auto_generated\|cmpr_o76:rdempty_eq_comp\"" {  } { { "db/dcfifo_cpf1.tdf" "rdempty_eq_comp" { Text "D:/FPGA/DE2_sound/vu_meter/db/dcfifo_cpf1.tdf" 60 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095465705 ""}
{ "Warning" "WSGN_SEARCH_FILE" "uart_tx.vhd 2 1 " "Using design file uart_tx.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART_TX-RTL " "Found design unit 1: UART_TX-RTL" {  } { { "uart_tx.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/uart_tx.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511095465711 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART_TX " "Found entity 1: UART_TX" {  } { { "uart_tx.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/uart_tx.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511095465711 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1511095465711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_TX UART_TX:UART_TX_i1 " "Elaborating entity \"UART_TX\" for hierarchy \"UART_TX:UART_TX_i1\"" {  } { { "vu_meter.vhd" "UART_TX_i1" { Text "D:/FPGA/DE2_sound/vu_meter/vu_meter.vhd" 505 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095465712 ""}
{ "Warning" "WSGN_SEARCH_FILE" "debounce.vhd 2 1 " "Using design file debounce.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 debounce-logic " "Found design unit 1: debounce-logic" {  } { { "debounce.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/debounce.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511095465716 ""} { "Info" "ISGN_ENTITY_NAME" "1 debounce " "Found entity 1: debounce" {  } { { "debounce.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/debounce.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511095465716 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1511095465716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounce debounce:debounce_i1 " "Elaborating entity \"debounce\" for hierarchy \"debounce:debounce_i1\"" {  } { { "vu_meter.vhd" "debounce_i1" { Text "D:/FPGA/DE2_sound/vu_meter/vu_meter.vhd" 519 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095465716 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset debounce.vhd(29) " "VHDL Process Statement warning at debounce.vhd(29): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "debounce.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/debounce.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1511095465717 "|vu_meter|debounce:debounce_i1"}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "1106 " "Ignored 1106 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY_SUM" "15 " "Ignored 15 CARRY_SUM buffer(s)" {  } {  } 0 13016 "Ignored %1!d! CARRY_SUM buffer(s)" 0 0 "Design Software" 0 -1 1511095475749 ""} { "Info" "IMLS_MLS_IGNORED_SOFT" "1091 " "Ignored 1091 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1511095475749 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1511095475749 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "dataacq:dataacq_i1\|samples_rtl_0 " "Inferred RAM node \"dataacq:dataacq_i1\|samples_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1511095565481 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "ili9341:ili9341_i1\|tft_ili9341:inst1\|INIT_SEQ " "RAM logic \"ili9341:ili9341_i1\|tft_ili9341:inst1\|INIT_SEQ\" is uninferred due to inappropriate RAM size" {  } { { "tft_ili9341.sv" "INIT_SEQ" { Text "D:/FPGA/DE2_sound/vu_meter/tft_ili9341.sv" 74 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1511095565503 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "plotspec:plotspec_i1\|\\fillfb:buff " "RAM logic \"plotspec:plotspec_i1\|\\fillfb:buff\" is uninferred due to asynchronous read logic" {  } {  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1511095565503 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1511095565503 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "64 52 D:/FPGA/DE2_sound/vu_meter/db/vu_meter.ram0_tft_ili9341_b14bf645.hdl.mif " "Memory depth (64) in the design file differs from memory depth (52) in the Memory Initialization File \"D:/FPGA/DE2_sound/vu_meter/db/vu_meter.ram0_tft_ili9341_b14bf645.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1511095565586 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "17 " "Inferred 17 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "fft:fft_i1\|dft_top:inst1\|ICompose_71037:IComposeInst71264\|statementList71035:instList71283\|rc71033:instrc71288\|perm71031:instPerm71296\|memArray1024_71031:memSys\|memMod:memMod1\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"fft:fft_i1\|dft_top:inst1\|ICompose_71037:IComposeInst71264\|statementList71035:instList71283\|rc71033:instrc71288\|perm71031:instPerm71296\|memArray1024_71031:memSys\|memMod:memMod1\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511095680529 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511095680529 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511095680529 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511095680529 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511095680529 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511095680529 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511095680529 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511095680529 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511095680529 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511095680529 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511095680529 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511095680529 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511095680529 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511095680529 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511095680529 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511095680529 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1511095680529 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "fft:fft_i1\|dft_top:inst1\|ICompose_71037:IComposeInst71264\|statementList71035:instList71283\|rc71033:instrc71288\|perm71031:instPerm71296\|memArray1024_71031:memSys\|memMod:memMod0\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"fft:fft_i1\|dft_top:inst1\|ICompose_71037:IComposeInst71264\|statementList71035:instList71283\|rc71033:instrc71288\|perm71031:instPerm71296\|memArray1024_71031:memSys\|memMod:memMod0\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511095680529 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511095680529 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511095680529 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511095680529 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511095680529 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511095680529 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511095680529 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511095680529 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511095680529 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511095680529 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511095680529 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511095680529 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511095680529 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511095680529 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511095680529 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511095680529 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1511095680529 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "fft:fft_i1\|dft_top:inst1\|ICompose_71037:IComposeInst71264\|statementList71035:instList71283\|DirSum_70950:DirSumInst71286\|codeBlock68762:codeBlockIsnt71289\|D1_70948:instD1inst0_70948\|Ram0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"fft:fft_i1\|dft_top:inst1\|ICompose_71037:IComposeInst71264\|statementList71035:instList71283\|DirSum_70950:DirSumInst71286\|codeBlock68762:codeBlockIsnt71289\|D1_70948:instD1inst0_70948\|Ram0_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511095680529 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511095680529 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511095680529 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511095680529 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511095680529 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511095680529 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511095680529 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511095680529 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511095680529 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/vu_meter.rom0_D1_70948_9b40ffd5.hdl.mif " "Parameter INIT_FILE set to db/vu_meter.rom0_D1_70948_9b40ffd5.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511095680529 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1511095680529 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "fft:fft_i1\|dft_top:inst1\|ICompose_71037:IComposeInst71264\|statementList71035:instList71283\|DirSum_70950:DirSumInst71286\|codeBlock68762:codeBlockIsnt71289\|D2_69922:instD2inst0_69922\|Ram0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"fft:fft_i1\|dft_top:inst1\|ICompose_71037:IComposeInst71264\|statementList71035:instList71283\|DirSum_70950:DirSumInst71286\|codeBlock68762:codeBlockIsnt71289\|D2_69922:instD2inst0_69922\|Ram0_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511095680529 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511095680529 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511095680529 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511095680529 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511095680529 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511095680529 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511095680529 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511095680529 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511095680529 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/vu_meter.rom0_D2_69922_c8fdd4a1.hdl.mif " "Parameter INIT_FILE set to db/vu_meter.rom0_D2_69922_c8fdd4a1.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511095680529 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1511095680529 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "fft:fft_i1\|dft_top:inst1\|rc68760:stage0\|perm68758:instPerm71265\|memArray1024_68758:memSys\|memMod:memMod0\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"fft:fft_i1\|dft_top:inst1\|rc68760:stage0\|perm68758:instPerm71265\|memArray1024_68758:memSys\|memMod:memMod0\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511095680529 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511095680529 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511095680529 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511095680529 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511095680529 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511095680529 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511095680529 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511095680529 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511095680529 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511095680529 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511095680529 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511095680529 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511095680529 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511095680529 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511095680529 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511095680529 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1511095680529 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "fft:fft_i1\|dft_top:inst1\|rc68760:stage0\|perm68758:instPerm71265\|memArray1024_68758:memSys\|memMod:memMod1\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"fft:fft_i1\|dft_top:inst1\|rc68760:stage0\|perm68758:instPerm71265\|memArray1024_68758:memSys\|memMod:memMod1\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511095680529 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511095680529 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511095680529 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511095680529 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511095680529 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511095680529 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511095680529 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511095680529 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511095680529 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511095680529 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511095680529 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511095680529 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511095680529 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511095680529 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511095680529 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511095680529 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1511095680529 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "dataacq:dataacq_i1\|samples_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"dataacq:dataacq_i1\|samples_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511095680529 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511095680529 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511095680529 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511095680529 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511095680529 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511095680529 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511095680529 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511095680529 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511095680529 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511095680529 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511095680529 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511095680529 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511095680529 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511095680529 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/vu_meter.ram0_dataacq_d0421681.hdl.mif " "Parameter INIT_FILE set to db/vu_meter.ram0_dataacq_d0421681.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511095680529 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511095680529 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1511095680529 ""} { "Info" "IINFER_ALTSYNCRAM_ROM_INFERRED" "fake_dac:fake_dac_i1\|Mux1_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"fake_dac:fake_dac_i1\|Mux1_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511095680529 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 15 " "Parameter WIDTH_A set to 15" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511095680529 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 13 " "Parameter WIDTHAD_A set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511095680529 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8192 " "Parameter NUMWORDS_A set to 8192" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511095680529 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511095680529 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511095680529 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE vu_meter.vu_meter0.rtl.mif " "Parameter INIT_FILE set to vu_meter.vu_meter0.rtl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511095680529 ""}  } {  } 0 276031 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1511095680529 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|input_is_nan_pipe_reg0_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|input_is_nan_pipe_reg0_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511095680529 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 18 " "Parameter TAP_DISTANCE set to 18" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511095680529 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 4 " "Parameter WIDTH set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511095680529 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1511095680529 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "fft:fft_i1\|dft_top:inst1\|ICompose_71037:IComposeInst71264\|statementList71035:instList71283\|DirSum_70950:DirSumInst71286\|codeBlock68762:codeBlockIsnt71289\|X1_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"fft:fft_i1\|dft_top:inst1\|ICompose_71037:IComposeInst71264\|statementList71035:instList71283\|DirSum_70950:DirSumInst71286\|codeBlock68762:codeBlockIsnt71289\|X1_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511095680529 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 12 " "Parameter TAP_DISTANCE set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511095680529 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 32 " "Parameter WIDTH set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511095680529 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1511095680529 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|lzo_pipe1_reg2_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|lzo_pipe1_reg2_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 2 " "Parameter NUMBER_OF_TAPS set to 2" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511095680529 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 8 " "Parameter TAP_DISTANCE set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511095680529 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 5 " "Parameter WIDTH set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511095680529 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1511095680529 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "fft:fft_i1\|dft_top:inst1\|ICompose_71037:IComposeInst71264\|statementList71035:instList71283\|DirSum_70950:DirSumInst71286\|codeBlock68762:codeBlockIsnt71289\|shiftRegFIFO:shiftFIFO_71292\|mem_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"fft:fft_i1\|dft_top:inst1\|ICompose_71037:IComposeInst71264\|statementList71035:instList71283\|DirSum_70950:DirSumInst71286\|codeBlock68762:codeBlockIsnt71289\|shiftRegFIFO:shiftFIFO_71292\|mem_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511095680529 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 10 " "Parameter TAP_DISTANCE set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511095680529 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 15 " "Parameter WIDTH set to 15" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511095680529 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1511095680529 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|E0_pipe_reg1_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|E0_pipe_reg1_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511095680529 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 9 " "Parameter TAP_DISTANCE set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511095680529 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 8 " "Parameter WIDTH set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511095680529 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1511095680529 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "fft:fft_i1\|dft_top:inst1\|ICompose_71037:IComposeInst71264\|statementList71035:instList71283\|DirSum_70950:DirSumInst71286\|codeBlock68762:codeBlockIsnt71289\|X3_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"fft:fft_i1\|dft_top:inst1\|ICompose_71037:IComposeInst71264\|statementList71035:instList71283\|DirSum_70950:DirSumInst71286\|codeBlock68762:codeBlockIsnt71289\|X3_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511095680529 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 7 " "Parameter TAP_DISTANCE set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511095680529 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 32 " "Parameter WIDTH set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511095680529 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1511095680529 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "powerlog:powerlog_i1\|fp_mult:fp_mult_i1\|fp_mult_altfp_mult_fkn:fp_mult_altfp_mult_fkn_component\|dataa_exp_not_zero_ff_p1_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"powerlog:powerlog_i1\|fp_mult:fp_mult_i1\|fp_mult_altfp_mult_fkn:fp_mult_altfp_mult_fkn_component\|dataa_exp_not_zero_ff_p1_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511095680529 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 4 " "Parameter TAP_DISTANCE set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511095680529 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 80 " "Parameter WIDTH set to 80" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511095680529 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1511095680529 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "powerlog:powerlog_i1\|fptoi32:fp2int_i1\|fptoi32_altfp_convert_34o:fptoi32_altfp_convert_34o_component\|below_lower_limit2_reg1_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"powerlog:powerlog_i1\|fptoi32:fp2int_i1\|fptoi32_altfp_convert_34o:fptoi32_altfp_convert_34o_component\|below_lower_limit2_reg1_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511095680529 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 3 " "Parameter TAP_DISTANCE set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511095680529 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 13 " "Parameter WIDTH set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511095680529 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1511095680529 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "powerlog:powerlog_i1\|fp_mult:fp_mult_i1\|fp_mult_altfp_mult_fkn:fp_mult_altfp_mult_fkn_component\|input_is_infinity_dffe_0_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"powerlog:powerlog_i1\|fp_mult:fp_mult_i1\|fp_mult_altfp_mult_fkn:fp_mult_altfp_mult_fkn_component\|input_is_infinity_dffe_0_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511095680529 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 3 " "Parameter TAP_DISTANCE set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511095680529 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 51 " "Parameter WIDTH set to 51" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511095680529 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1511095680529 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1511095680529 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "9 " "Inferred 9 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "fft:fft_i1\|dft_top:inst1\|ICompose_71037:IComposeInst71264\|statementList71035:instList71283\|DirSum_70950:DirSumInst71286\|codeBlock68762:codeBlockIsnt71289\|multfix:m68886\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"fft:fft_i1\|dft_top:inst1\|ICompose_71037:IComposeInst71264\|statementList71035:instList71283\|DirSum_70950:DirSumInst71286\|codeBlock68762:codeBlockIsnt71289\|multfix:m68886\|Mult0\"" {  } { { "dft_top.v" "Mult0" { Text "D:/FPGA/DE2_sound/vu_meter/dft_top.v" 3609 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1511095680553 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "fft:fft_i1\|dft_top:inst1\|ICompose_71037:IComposeInst71264\|statementList71035:instList71283\|DirSum_70950:DirSumInst71286\|codeBlock68762:codeBlockIsnt71289\|multfix:m68875\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"fft:fft_i1\|dft_top:inst1\|ICompose_71037:IComposeInst71264\|statementList71035:instList71283\|DirSum_70950:DirSumInst71286\|codeBlock68762:codeBlockIsnt71289\|multfix:m68875\|Mult0\"" {  } { { "dft_top.v" "Mult0" { Text "D:/FPGA/DE2_sound/vu_meter/dft_top.v" 3609 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1511095680553 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "fft:fft_i1\|dft_top:inst1\|ICompose_71037:IComposeInst71264\|statementList71035:instList71283\|DirSum_70950:DirSumInst71286\|codeBlock68762:codeBlockIsnt71289\|multfix:m68857\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"fft:fft_i1\|dft_top:inst1\|ICompose_71037:IComposeInst71264\|statementList71035:instList71283\|DirSum_70950:DirSumInst71286\|codeBlock68762:codeBlockIsnt71289\|multfix:m68857\|Mult0\"" {  } { { "dft_top.v" "Mult0" { Text "D:/FPGA/DE2_sound/vu_meter/dft_top.v" 3609 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1511095680553 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "fft:fft_i1\|dft_top:inst1\|ICompose_71037:IComposeInst71264\|statementList71035:instList71283\|DirSum_70950:DirSumInst71286\|codeBlock68762:codeBlockIsnt71289\|multfix:m68835\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"fft:fft_i1\|dft_top:inst1\|ICompose_71037:IComposeInst71264\|statementList71035:instList71283\|DirSum_70950:DirSumInst71286\|codeBlock68762:codeBlockIsnt71289\|multfix:m68835\|Mult0\"" {  } { { "dft_top.v" "Mult0" { Text "D:/FPGA/DE2_sound/vu_meter/dft_top.v" 3609 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1511095680553 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "fft:fft_i1\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"fft:fft_i1\|Mult1\"" {  } { { "fft.vhd" "Mult1" { Text "D:/FPGA/DE2_sound/vu_meter/fft.vhd" 179 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1511095680553 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "fft:fft_i1\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"fft:fft_i1\|Mult0\"" {  } { { "fft.vhd" "Mult0" { Text "D:/FPGA/DE2_sound/vu_meter/fft.vhd" 179 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1511095680553 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "fft:fft_i1\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"fft:fft_i1\|Mult3\"" {  } { { "fft.vhd" "Mult3" { Text "D:/FPGA/DE2_sound/vu_meter/fft.vhd" 180 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1511095680553 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "fft:fft_i1\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"fft:fft_i1\|Mult2\"" {  } { { "fft.vhd" "Mult2" { Text "D:/FPGA/DE2_sound/vu_meter/fft.vhd" 180 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1511095680553 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ili9341:ili9341_i1\|tft_ili9341:inst1\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ili9341:ili9341_i1\|tft_ili9341:inst1\|Mod0\"" {  } { { "tft_ili9341.sv" "Mod0" { Text "D:/FPGA/DE2_sound/vu_meter/tft_ili9341.sv" 143 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1511095680553 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1511095680553 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fft:fft_i1\|dft_top:inst1\|ICompose_71037:IComposeInst71264\|statementList71035:instList71283\|rc71033:instrc71288\|perm71031:instPerm71296\|memArray1024_71031:memSys\|memMod:memMod1\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"fft:fft_i1\|dft_top:inst1\|ICompose_71037:IComposeInst71264\|statementList71035:instList71283\|rc71033:instrc71288\|perm71031:instPerm71296\|memArray1024_71031:memSys\|memMod:memMod1\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095680624 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fft:fft_i1\|dft_top:inst1\|ICompose_71037:IComposeInst71264\|statementList71035:instList71283\|rc71033:instrc71288\|perm71031:instPerm71296\|memArray1024_71031:memSys\|memMod:memMod1\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"fft:fft_i1\|dft_top:inst1\|ICompose_71037:IComposeInst71264\|statementList71035:instList71283\|rc71033:instrc71288\|perm71031:instPerm71296\|memArray1024_71031:memSys\|memMod:memMod1\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095680624 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095680624 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095680624 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095680624 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095680624 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 10 " "Parameter \"WIDTHAD_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095680624 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 1024 " "Parameter \"NUMWORDS_B\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095680624 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095680624 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095680624 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095680624 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095680624 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095680624 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095680624 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095680624 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095680624 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095680624 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1511095680624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_f6j1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_f6j1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_f6j1 " "Found entity 1: altsyncram_f6j1" {  } { { "db/altsyncram_f6j1.tdf" "" { Text "D:/FPGA/DE2_sound/vu_meter/db/altsyncram_f6j1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511095680658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511095680658 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fft:fft_i1\|dft_top:inst1\|ICompose_71037:IComposeInst71264\|statementList71035:instList71283\|DirSum_70950:DirSumInst71286\|codeBlock68762:codeBlockIsnt71289\|D1_70948:instD1inst0_70948\|altsyncram:Ram0_rtl_0 " "Elaborated megafunction instantiation \"fft:fft_i1\|dft_top:inst1\|ICompose_71037:IComposeInst71264\|statementList71035:instList71283\|DirSum_70950:DirSumInst71286\|codeBlock68762:codeBlockIsnt71289\|D1_70948:instD1inst0_70948\|altsyncram:Ram0_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095680683 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fft:fft_i1\|dft_top:inst1\|ICompose_71037:IComposeInst71264\|statementList71035:instList71283\|DirSum_70950:DirSumInst71286\|codeBlock68762:codeBlockIsnt71289\|D1_70948:instD1inst0_70948\|altsyncram:Ram0_rtl_0 " "Instantiated megafunction \"fft:fft_i1\|dft_top:inst1\|ICompose_71037:IComposeInst71264\|statementList71035:instList71283\|DirSum_70950:DirSumInst71286\|codeBlock68762:codeBlockIsnt71289\|D1_70948:instD1inst0_70948\|altsyncram:Ram0_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095680683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095680683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095680683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095680683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095680683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095680683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095680683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095680683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095680683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/vu_meter.rom0_D1_70948_9b40ffd5.hdl.mif " "Parameter \"INIT_FILE\" = \"db/vu_meter.rom0_D1_70948_9b40ffd5.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095680683 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1511095680683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1171.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1171.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1171 " "Found entity 1: altsyncram_1171" {  } { { "db/altsyncram_1171.tdf" "" { Text "D:/FPGA/DE2_sound/vu_meter/db/altsyncram_1171.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511095680714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511095680714 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fft:fft_i1\|dft_top:inst1\|ICompose_71037:IComposeInst71264\|statementList71035:instList71283\|DirSum_70950:DirSumInst71286\|codeBlock68762:codeBlockIsnt71289\|D2_69922:instD2inst0_69922\|altsyncram:Ram0_rtl_0 " "Elaborated megafunction instantiation \"fft:fft_i1\|dft_top:inst1\|ICompose_71037:IComposeInst71264\|statementList71035:instList71283\|DirSum_70950:DirSumInst71286\|codeBlock68762:codeBlockIsnt71289\|D2_69922:instD2inst0_69922\|altsyncram:Ram0_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095680720 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fft:fft_i1\|dft_top:inst1\|ICompose_71037:IComposeInst71264\|statementList71035:instList71283\|DirSum_70950:DirSumInst71286\|codeBlock68762:codeBlockIsnt71289\|D2_69922:instD2inst0_69922\|altsyncram:Ram0_rtl_0 " "Instantiated megafunction \"fft:fft_i1\|dft_top:inst1\|ICompose_71037:IComposeInst71264\|statementList71035:instList71283\|DirSum_70950:DirSumInst71286\|codeBlock68762:codeBlockIsnt71289\|D2_69922:instD2inst0_69922\|altsyncram:Ram0_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095680720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095680720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095680720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095680720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095680720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095680720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095680720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095680720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095680720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/vu_meter.rom0_D2_69922_c8fdd4a1.hdl.mif " "Parameter \"INIT_FILE\" = \"db/vu_meter.rom0_D2_69922_c8fdd4a1.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095680720 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1511095680720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_d271.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_d271.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_d271 " "Found entity 1: altsyncram_d271" {  } { { "db/altsyncram_d271.tdf" "" { Text "D:/FPGA/DE2_sound/vu_meter/db/altsyncram_d271.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511095680751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511095680751 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fft:fft_i1\|dft_top:inst1\|rc68760:stage0\|perm68758:instPerm71265\|memArray1024_68758:memSys\|memMod:memMod0\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"fft:fft_i1\|dft_top:inst1\|rc68760:stage0\|perm68758:instPerm71265\|memArray1024_68758:memSys\|memMod:memMod0\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095680776 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fft:fft_i1\|dft_top:inst1\|rc68760:stage0\|perm68758:instPerm71265\|memArray1024_68758:memSys\|memMod:memMod0\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"fft:fft_i1\|dft_top:inst1\|rc68760:stage0\|perm68758:instPerm71265\|memArray1024_68758:memSys\|memMod:memMod0\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095680776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095680776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095680776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095680776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 16 " "Parameter \"WIDTH_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095680776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 10 " "Parameter \"WIDTHAD_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095680776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 1024 " "Parameter \"NUMWORDS_B\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095680776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095680776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095680776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095680776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095680776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095680776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095680776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095680776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095680776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095680776 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1511095680776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_j6j1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_j6j1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_j6j1 " "Found entity 1: altsyncram_j6j1" {  } { { "db/altsyncram_j6j1.tdf" "" { Text "D:/FPGA/DE2_sound/vu_meter/db/altsyncram_j6j1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511095680807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511095680807 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dataacq:dataacq_i1\|altsyncram:samples_rtl_0 " "Elaborated megafunction instantiation \"dataacq:dataacq_i1\|altsyncram:samples_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095680825 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dataacq:dataacq_i1\|altsyncram:samples_rtl_0 " "Instantiated megafunction \"dataacq:dataacq_i1\|altsyncram:samples_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095680825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095680825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095680825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095680825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 16 " "Parameter \"WIDTH_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095680825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 10 " "Parameter \"WIDTHAD_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095680825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 1024 " "Parameter \"NUMWORDS_B\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095680825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095680825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095680825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095680825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095680825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095680825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095680825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095680825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/vu_meter.ram0_dataacq_d0421681.hdl.mif " "Parameter \"INIT_FILE\" = \"db/vu_meter.ram0_dataacq_d0421681.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095680825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095680825 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1511095680825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3pl1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3pl1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3pl1 " "Found entity 1: altsyncram_3pl1" {  } { { "db/altsyncram_3pl1.tdf" "" { Text "D:/FPGA/DE2_sound/vu_meter/db/altsyncram_3pl1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511095680857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511095680857 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fake_dac:fake_dac_i1\|altsyncram:Mux1_rtl_0 " "Elaborated megafunction instantiation \"fake_dac:fake_dac_i1\|altsyncram:Mux1_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095680863 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fake_dac:fake_dac_i1\|altsyncram:Mux1_rtl_0 " "Instantiated megafunction \"fake_dac:fake_dac_i1\|altsyncram:Mux1_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095680863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 15 " "Parameter \"WIDTH_A\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095680863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 13 " "Parameter \"WIDTHAD_A\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095680863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 8192 " "Parameter \"NUMWORDS_A\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095680863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095680863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095680863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE vu_meter.vu_meter0.rtl.mif " "Parameter \"INIT_FILE\" = \"vu_meter.vu_meter0.rtl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095680863 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1511095680863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5p01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5p01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5p01 " "Found entity 1: altsyncram_5p01" {  } { { "db/altsyncram_5p01.tdf" "" { Text "D:/FPGA/DE2_sound/vu_meter/db/altsyncram_5p01.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511095680894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511095680894 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|altshift_taps:input_is_nan_pipe_reg0_rtl_0 " "Elaborated megafunction instantiation \"powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|altshift_taps:input_is_nan_pipe_reg0_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095680968 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|altshift_taps:input_is_nan_pipe_reg0_rtl_0 " "Instantiated megafunction \"powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|altshift_taps:input_is_nan_pipe_reg0_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095680968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 18 " "Parameter \"TAP_DISTANCE\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095680968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 4 " "Parameter \"WIDTH\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095680968 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1511095680968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_f6m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_f6m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_f6m " "Found entity 1: shift_taps_f6m" {  } { { "db/shift_taps_f6m.tdf" "" { Text "D:/FPGA/DE2_sound/vu_meter/db/shift_taps_f6m.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511095680996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511095680996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8e81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8e81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8e81 " "Found entity 1: altsyncram_8e81" {  } { { "db/altsyncram_8e81.tdf" "" { Text "D:/FPGA/DE2_sound/vu_meter/db/altsyncram_8e81.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511095681027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511095681027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_sqf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_sqf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_sqf " "Found entity 1: cntr_sqf" {  } { { "db/cntr_sqf.tdf" "" { Text "D:/FPGA/DE2_sound/vu_meter/db/cntr_sqf.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511095681057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511095681057 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fft:fft_i1\|dft_top:inst1\|ICompose_71037:IComposeInst71264\|statementList71035:instList71283\|DirSum_70950:DirSumInst71286\|codeBlock68762:codeBlockIsnt71289\|altshift_taps:X1_rtl_0 " "Elaborated megafunction instantiation \"fft:fft_i1\|dft_top:inst1\|ICompose_71037:IComposeInst71264\|statementList71035:instList71283\|DirSum_70950:DirSumInst71286\|codeBlock68762:codeBlockIsnt71289\|altshift_taps:X1_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095681124 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fft:fft_i1\|dft_top:inst1\|ICompose_71037:IComposeInst71264\|statementList71035:instList71283\|DirSum_70950:DirSumInst71286\|codeBlock68762:codeBlockIsnt71289\|altshift_taps:X1_rtl_0 " "Instantiated megafunction \"fft:fft_i1\|dft_top:inst1\|ICompose_71037:IComposeInst71264\|statementList71035:instList71283\|DirSum_70950:DirSumInst71286\|codeBlock68762:codeBlockIsnt71289\|altshift_taps:X1_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095681125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 12 " "Parameter \"TAP_DISTANCE\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095681125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 32 " "Parameter \"WIDTH\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095681125 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1511095681125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_7pm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_7pm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_7pm " "Found entity 1: shift_taps_7pm" {  } { { "db/shift_taps_7pm.tdf" "" { Text "D:/FPGA/DE2_sound/vu_meter/db/shift_taps_7pm.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511095681153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511095681153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ug81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ug81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ug81 " "Found entity 1: altsyncram_ug81" {  } { { "db/altsyncram_ug81.tdf" "" { Text "D:/FPGA/DE2_sound/vu_meter/db/altsyncram_ug81.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511095681186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511095681186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_mqf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_mqf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_mqf " "Found entity 1: cntr_mqf" {  } { { "db/cntr_mqf.tdf" "" { Text "D:/FPGA/DE2_sound/vu_meter/db/cntr_mqf.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511095681216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511095681216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_qgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_qgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_qgc " "Found entity 1: cmpr_qgc" {  } { { "db/cmpr_qgc.tdf" "" { Text "D:/FPGA/DE2_sound/vu_meter/db/cmpr_qgc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511095681246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511095681246 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|altshift_taps:lzo_pipe1_reg2_rtl_0 " "Elaborated megafunction instantiation \"powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|altshift_taps:lzo_pipe1_reg2_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095681312 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|altshift_taps:lzo_pipe1_reg2_rtl_0 " "Instantiated megafunction \"powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|altshift_taps:lzo_pipe1_reg2_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 2 " "Parameter \"NUMBER_OF_TAPS\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095681312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 8 " "Parameter \"TAP_DISTANCE\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095681312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 5 " "Parameter \"WIDTH\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095681312 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1511095681312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_05m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_05m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_05m " "Found entity 1: shift_taps_05m" {  } { { "db/shift_taps_05m.tdf" "" { Text "D:/FPGA/DE2_sound/vu_meter/db/shift_taps_05m.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511095681341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511095681341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ud81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ud81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ud81 " "Found entity 1: altsyncram_ud81" {  } { { "db/altsyncram_ud81.tdf" "" { Text "D:/FPGA/DE2_sound/vu_meter/db/altsyncram_ud81.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511095681372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511095681372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_apf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_apf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_apf " "Found entity 1: cntr_apf" {  } { { "db/cntr_apf.tdf" "" { Text "D:/FPGA/DE2_sound/vu_meter/db/cntr_apf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511095681402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511095681402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_pgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_pgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_pgc " "Found entity 1: cmpr_pgc" {  } { { "db/cmpr_pgc.tdf" "" { Text "D:/FPGA/DE2_sound/vu_meter/db/cmpr_pgc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511095681432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511095681432 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fft:fft_i1\|dft_top:inst1\|ICompose_71037:IComposeInst71264\|statementList71035:instList71283\|DirSum_70950:DirSumInst71286\|codeBlock68762:codeBlockIsnt71289\|shiftRegFIFO:shiftFIFO_71292\|altshift_taps:mem_rtl_0 " "Elaborated megafunction instantiation \"fft:fft_i1\|dft_top:inst1\|ICompose_71037:IComposeInst71264\|statementList71035:instList71283\|DirSum_70950:DirSumInst71286\|codeBlock68762:codeBlockIsnt71289\|shiftRegFIFO:shiftFIFO_71292\|altshift_taps:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095681498 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fft:fft_i1\|dft_top:inst1\|ICompose_71037:IComposeInst71264\|statementList71035:instList71283\|DirSum_70950:DirSumInst71286\|codeBlock68762:codeBlockIsnt71289\|shiftRegFIFO:shiftFIFO_71292\|altshift_taps:mem_rtl_0 " "Instantiated megafunction \"fft:fft_i1\|dft_top:inst1\|ICompose_71037:IComposeInst71264\|statementList71035:instList71283\|DirSum_70950:DirSumInst71286\|codeBlock68762:codeBlockIsnt71289\|shiftRegFIFO:shiftFIFO_71292\|altshift_taps:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095681498 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 10 " "Parameter \"TAP_DISTANCE\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095681498 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 15 " "Parameter \"WIDTH\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095681498 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1511095681498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_p7m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_p7m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_p7m " "Found entity 1: shift_taps_p7m" {  } { { "db/shift_taps_p7m.tdf" "" { Text "D:/FPGA/DE2_sound/vu_meter/db/shift_taps_p7m.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511095681527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511095681527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ce81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ce81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ce81 " "Found entity 1: altsyncram_ce81" {  } { { "db/altsyncram_ce81.tdf" "" { Text "D:/FPGA/DE2_sound/vu_meter/db/altsyncram_ce81.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511095681559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511095681559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_cpf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_cpf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_cpf " "Found entity 1: cntr_cpf" {  } { { "db/cntr_cpf.tdf" "" { Text "D:/FPGA/DE2_sound/vu_meter/db/cntr_cpf.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511095681589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511095681589 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|altshift_taps:E0_pipe_reg1_rtl_0 " "Elaborated megafunction instantiation \"powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|altshift_taps:E0_pipe_reg1_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095681655 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|altshift_taps:E0_pipe_reg1_rtl_0 " "Instantiated megafunction \"powerlog:powerlog_i1\|fplog:fplog_i1\|fplog_altfp_log_n6b:fplog_altfp_log_n6b_component\|altshift_taps:E0_pipe_reg1_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095681655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 9 " "Parameter \"TAP_DISTANCE\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095681655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 8 " "Parameter \"WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095681655 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1511095681655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_35m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_35m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_35m " "Found entity 1: shift_taps_35m" {  } { { "db/shift_taps_35m.tdf" "" { Text "D:/FPGA/DE2_sound/vu_meter/db/shift_taps_35m.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511095681684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511095681684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_eb81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_eb81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_eb81 " "Found entity 1: altsyncram_eb81" {  } { { "db/altsyncram_eb81.tdf" "" { Text "D:/FPGA/DE2_sound/vu_meter/db/altsyncram_eb81.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511095681715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511095681715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_bpf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_bpf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_bpf " "Found entity 1: cntr_bpf" {  } { { "db/cntr_bpf.tdf" "" { Text "D:/FPGA/DE2_sound/vu_meter/db/cntr_bpf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511095681745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511095681745 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fft:fft_i1\|dft_top:inst1\|ICompose_71037:IComposeInst71264\|statementList71035:instList71283\|DirSum_70950:DirSumInst71286\|codeBlock68762:codeBlockIsnt71289\|altshift_taps:X3_rtl_0 " "Elaborated megafunction instantiation \"fft:fft_i1\|dft_top:inst1\|ICompose_71037:IComposeInst71264\|statementList71035:instList71283\|DirSum_70950:DirSumInst71286\|codeBlock68762:codeBlockIsnt71289\|altshift_taps:X3_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095681813 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fft:fft_i1\|dft_top:inst1\|ICompose_71037:IComposeInst71264\|statementList71035:instList71283\|DirSum_70950:DirSumInst71286\|codeBlock68762:codeBlockIsnt71289\|altshift_taps:X3_rtl_0 " "Instantiated megafunction \"fft:fft_i1\|dft_top:inst1\|ICompose_71037:IComposeInst71264\|statementList71035:instList71283\|DirSum_70950:DirSumInst71286\|codeBlock68762:codeBlockIsnt71289\|altshift_taps:X3_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095681813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 7 " "Parameter \"TAP_DISTANCE\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095681813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 32 " "Parameter \"WIDTH\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095681813 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1511095681813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_rnm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_rnm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_rnm " "Found entity 1: shift_taps_rnm" {  } { { "db/shift_taps_rnm.tdf" "" { Text "D:/FPGA/DE2_sound/vu_meter/db/shift_taps_rnm.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511095681845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511095681845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4e81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4e81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4e81 " "Found entity 1: altsyncram_4e81" {  } { { "db/altsyncram_4e81.tdf" "" { Text "D:/FPGA/DE2_sound/vu_meter/db/altsyncram_4e81.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511095681881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511095681881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_9pf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_9pf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_9pf " "Found entity 1: cntr_9pf" {  } { { "db/cntr_9pf.tdf" "" { Text "D:/FPGA/DE2_sound/vu_meter/db/cntr_9pf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511095681913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511095681913 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "powerlog:powerlog_i1\|fp_mult:fp_mult_i1\|fp_mult_altfp_mult_fkn:fp_mult_altfp_mult_fkn_component\|altshift_taps:dataa_exp_not_zero_ff_p1_rtl_0 " "Elaborated megafunction instantiation \"powerlog:powerlog_i1\|fp_mult:fp_mult_i1\|fp_mult_altfp_mult_fkn:fp_mult_altfp_mult_fkn_component\|altshift_taps:dataa_exp_not_zero_ff_p1_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095681988 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "powerlog:powerlog_i1\|fp_mult:fp_mult_i1\|fp_mult_altfp_mult_fkn:fp_mult_altfp_mult_fkn_component\|altshift_taps:dataa_exp_not_zero_ff_p1_rtl_0 " "Instantiated megafunction \"powerlog:powerlog_i1\|fp_mult:fp_mult_i1\|fp_mult_altfp_mult_fkn:fp_mult_altfp_mult_fkn_component\|altshift_taps:dataa_exp_not_zero_ff_p1_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095681988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 4 " "Parameter \"TAP_DISTANCE\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095681988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 80 " "Parameter \"WIDTH\" = \"80\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095681988 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1511095681988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_h6m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_h6m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_h6m " "Found entity 1: shift_taps_h6m" {  } { { "db/shift_taps_h6m.tdf" "" { Text "D:/FPGA/DE2_sound/vu_meter/db/shift_taps_h6m.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511095682019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511095682019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1e81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1e81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1e81 " "Found entity 1: altsyncram_1e81" {  } { { "db/altsyncram_1e81.tdf" "" { Text "D:/FPGA/DE2_sound/vu_meter/db/altsyncram_1e81.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511095682064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511095682064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_4pf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_4pf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_4pf " "Found entity 1: cntr_4pf" {  } { { "db/cntr_4pf.tdf" "" { Text "D:/FPGA/DE2_sound/vu_meter/db/cntr_4pf.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511095682098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511095682098 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "powerlog:powerlog_i1\|fptoi32:fp2int_i1\|fptoi32_altfp_convert_34o:fptoi32_altfp_convert_34o_component\|altshift_taps:below_lower_limit2_reg1_rtl_0 " "Elaborated megafunction instantiation \"powerlog:powerlog_i1\|fptoi32:fp2int_i1\|fptoi32_altfp_convert_34o:fptoi32_altfp_convert_34o_component\|altshift_taps:below_lower_limit2_reg1_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095682169 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "powerlog:powerlog_i1\|fptoi32:fp2int_i1\|fptoi32_altfp_convert_34o:fptoi32_altfp_convert_34o_component\|altshift_taps:below_lower_limit2_reg1_rtl_0 " "Instantiated megafunction \"powerlog:powerlog_i1\|fptoi32:fp2int_i1\|fptoi32_altfp_convert_34o:fptoi32_altfp_convert_34o_component\|altshift_taps:below_lower_limit2_reg1_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095682169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 3 " "Parameter \"TAP_DISTANCE\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095682169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 13 " "Parameter \"WIDTH\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095682169 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1511095682169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_bkm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_bkm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_bkm " "Found entity 1: shift_taps_bkm" {  } { { "db/shift_taps_bkm.tdf" "" { Text "D:/FPGA/DE2_sound/vu_meter/db/shift_taps_bkm.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511095682205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511095682205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r861.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r861.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r861 " "Found entity 1: altsyncram_r861" {  } { { "db/altsyncram_r861.tdf" "" { Text "D:/FPGA/DE2_sound/vu_meter/db/altsyncram_r861.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511095682240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511095682240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_24e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_24e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_24e " "Found entity 1: add_sub_24e" {  } { { "db/add_sub_24e.tdf" "" { Text "D:/FPGA/DE2_sound/vu_meter/db/add_sub_24e.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511095682270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511095682270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_6pf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_6pf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_6pf " "Found entity 1: cntr_6pf" {  } { { "db/cntr_6pf.tdf" "" { Text "D:/FPGA/DE2_sound/vu_meter/db/cntr_6pf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511095682301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511095682301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ogc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ogc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ogc " "Found entity 1: cmpr_ogc" {  } { { "db/cmpr_ogc.tdf" "" { Text "D:/FPGA/DE2_sound/vu_meter/db/cmpr_ogc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511095682331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511095682331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_p8h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_p8h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_p8h " "Found entity 1: cntr_p8h" {  } { { "db/cntr_p8h.tdf" "" { Text "D:/FPGA/DE2_sound/vu_meter/db/cntr_p8h.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511095682366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511095682366 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "powerlog:powerlog_i1\|fp_mult:fp_mult_i1\|fp_mult_altfp_mult_fkn:fp_mult_altfp_mult_fkn_component\|altshift_taps:input_is_infinity_dffe_0_rtl_0 " "Elaborated megafunction instantiation \"powerlog:powerlog_i1\|fp_mult:fp_mult_i1\|fp_mult_altfp_mult_fkn:fp_mult_altfp_mult_fkn_component\|altshift_taps:input_is_infinity_dffe_0_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095682434 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "powerlog:powerlog_i1\|fp_mult:fp_mult_i1\|fp_mult_altfp_mult_fkn:fp_mult_altfp_mult_fkn_component\|altshift_taps:input_is_infinity_dffe_0_rtl_0 " "Instantiated megafunction \"powerlog:powerlog_i1\|fp_mult:fp_mult_i1\|fp_mult_altfp_mult_fkn:fp_mult_altfp_mult_fkn_component\|altshift_taps:input_is_infinity_dffe_0_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095682434 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 3 " "Parameter \"TAP_DISTANCE\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095682434 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 51 " "Parameter \"WIDTH\" = \"51\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095682434 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1511095682434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_b6m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_b6m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_b6m " "Found entity 1: shift_taps_b6m" {  } { { "db/shift_taps_b6m.tdf" "" { Text "D:/FPGA/DE2_sound/vu_meter/db/shift_taps_b6m.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511095682463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511095682463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1l31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1l31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1l31 " "Found entity 1: altsyncram_1l31" {  } { { "db/altsyncram_1l31.tdf" "" { Text "D:/FPGA/DE2_sound/vu_meter/db/altsyncram_1l31.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511095682500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511095682500 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fft:fft_i1\|dft_top:inst1\|ICompose_71037:IComposeInst71264\|statementList71035:instList71283\|DirSum_70950:DirSumInst71286\|codeBlock68762:codeBlockIsnt71289\|multfix:m68886\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"fft:fft_i1\|dft_top:inst1\|ICompose_71037:IComposeInst71264\|statementList71035:instList71283\|DirSum_70950:DirSumInst71286\|codeBlock68762:codeBlockIsnt71289\|multfix:m68886\|lpm_mult:Mult0\"" {  } { { "dft_top.v" "" { Text "D:/FPGA/DE2_sound/vu_meter/dft_top.v" 3609 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095682508 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fft:fft_i1\|dft_top:inst1\|ICompose_71037:IComposeInst71264\|statementList71035:instList71283\|DirSum_70950:DirSumInst71286\|codeBlock68762:codeBlockIsnt71289\|multfix:m68886\|lpm_mult:Mult0 " "Instantiated megafunction \"fft:fft_i1\|dft_top:inst1\|ICompose_71037:IComposeInst71264\|statementList71035:instList71283\|DirSum_70950:DirSumInst71286\|codeBlock68762:codeBlockIsnt71289\|multfix:m68886\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095682508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095682508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095682508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095682508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095682508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095682508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095682508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095682508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095682508 ""}  } { { "dft_top.v" "" { Text "D:/FPGA/DE2_sound/vu_meter/dft_top.v" 3609 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1511095682508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_36t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_36t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_36t " "Found entity 1: mult_36t" {  } { { "db/mult_36t.tdf" "" { Text "D:/FPGA/DE2_sound/vu_meter/db/mult_36t.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511095682537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511095682537 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fft:fft_i1\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"fft:fft_i1\|lpm_mult:Mult1\"" {  } { { "fft.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/fft.vhd" 179 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095682550 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fft:fft_i1\|lpm_mult:Mult1 " "Instantiated megafunction \"fft:fft_i1\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095682550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095682550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095682550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095682550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095682550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095682550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095682550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095682550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095682550 ""}  } { { "fft.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/fft.vhd" 179 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1511095682550 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ili9341:ili9341_i1\|tft_ili9341:inst1\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"ili9341:ili9341_i1\|tft_ili9341:inst1\|lpm_divide:Mod0\"" {  } { { "tft_ili9341.sv" "" { Text "D:/FPGA/DE2_sound/vu_meter/tft_ili9341.sv" 143 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095682571 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ili9341:ili9341_i1\|tft_ili9341:inst1\|lpm_divide:Mod0 " "Instantiated megafunction \"ili9341:ili9341_i1\|tft_ili9341:inst1\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 17 " "Parameter \"LPM_WIDTHN\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095682571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 17 " "Parameter \"LPM_WIDTHD\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095682571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095682571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511095682571 ""}  } { { "tft_ili9341.sv" "" { Text "D:/FPGA/DE2_sound/vu_meter/tft_ili9341.sv" 143 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1511095682571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_qcm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_qcm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_qcm " "Found entity 1: lpm_divide_qcm" {  } { { "db/lpm_divide_qcm.tdf" "" { Text "D:/FPGA/DE2_sound/vu_meter/db/lpm_divide_qcm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511095682602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511095682602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_fnh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_fnh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_fnh " "Found entity 1: sign_div_unsign_fnh" {  } { { "db/sign_div_unsign_fnh.tdf" "" { Text "D:/FPGA/DE2_sound/vu_meter/db/sign_div_unsign_fnh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511095682608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511095682608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_iaf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_iaf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_iaf " "Found entity 1: alt_u_div_iaf" {  } { { "db/alt_u_div_iaf.tdf" "" { Text "D:/FPGA/DE2_sound/vu_meter/db/alt_u_div_iaf.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511095682627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511095682627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "D:/FPGA/DE2_sound/vu_meter/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511095682664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511095682664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "D:/FPGA/DE2_sound/vu_meter/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511095682694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511095682694 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1511095690672 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_ADCDAT " "bidirectional pin \"AUD_ADCDAT\" has no driver" {  } { { "vu_meter.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/vu_meter.vhd" 11 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1511095692028 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1511095692028 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dac_i2s:dac_i2s_i1\|avconf:avconf_i1\|LUT_DATA\[8\] " "Latch dac_i2s:dac_i2s_i1\|avconf:avconf_i1\|LUT_DATA\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dac_i2s:dac_i2s_i1\|avconf:avconf_i1\|LUT_INDEX\[4\] " "Ports D and ENA on the latch are fed by the same signal dac_i2s:dac_i2s_i1\|avconf:avconf_i1\|LUT_INDEX\[4\]" {  } { { "avconf/avconf.v" "" { Text "D:/FPGA/DE2_sound/vu_meter/avconf/avconf.v" 97 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1511095692444 ""}  } { { "avconf/avconf.v" "" { Text "D:/FPGA/DE2_sound/vu_meter/avconf/avconf.v" 130 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1511095692444 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dac_i2s:dac_i2s_i1\|avconf:avconf_i1\|LUT_DATA\[2\] " "Latch dac_i2s:dac_i2s_i1\|avconf:avconf_i1\|LUT_DATA\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dac_i2s:dac_i2s_i1\|avconf:avconf_i1\|LUT_INDEX\[5\] " "Ports D and ENA on the latch are fed by the same signal dac_i2s:dac_i2s_i1\|avconf:avconf_i1\|LUT_INDEX\[5\]" {  } { { "avconf/avconf.v" "" { Text "D:/FPGA/DE2_sound/vu_meter/avconf/avconf.v" 97 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1511095692444 ""}  } { { "avconf/avconf.v" "" { Text "D:/FPGA/DE2_sound/vu_meter/avconf/avconf.v" 130 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1511095692444 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dac_i2s:dac_i2s_i1\|avconf:avconf_i1\|LUT_DATA\[9\] " "Latch dac_i2s:dac_i2s_i1\|avconf:avconf_i1\|LUT_DATA\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dac_i2s:dac_i2s_i1\|avconf:avconf_i1\|LUT_INDEX\[5\] " "Ports D and ENA on the latch are fed by the same signal dac_i2s:dac_i2s_i1\|avconf:avconf_i1\|LUT_INDEX\[5\]" {  } { { "avconf/avconf.v" "" { Text "D:/FPGA/DE2_sound/vu_meter/avconf/avconf.v" 97 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1511095692444 ""}  } { { "avconf/avconf.v" "" { Text "D:/FPGA/DE2_sound/vu_meter/avconf/avconf.v" 130 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1511095692444 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dac_i2s:dac_i2s_i1\|avconf:avconf_i1\|LUT_DATA\[1\] " "Latch dac_i2s:dac_i2s_i1\|avconf:avconf_i1\|LUT_DATA\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dac_i2s:dac_i2s_i1\|avconf:avconf_i1\|LUT_INDEX\[5\] " "Ports D and ENA on the latch are fed by the same signal dac_i2s:dac_i2s_i1\|avconf:avconf_i1\|LUT_INDEX\[5\]" {  } { { "avconf/avconf.v" "" { Text "D:/FPGA/DE2_sound/vu_meter/avconf/avconf.v" 97 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1511095692444 ""}  } { { "avconf/avconf.v" "" { Text "D:/FPGA/DE2_sound/vu_meter/avconf/avconf.v" 130 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1511095692444 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dac_i2s:dac_i2s_i1\|avconf:avconf_i1\|LUT_DATA\[7\] " "Latch dac_i2s:dac_i2s_i1\|avconf:avconf_i1\|LUT_DATA\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dac_i2s:dac_i2s_i1\|avconf:avconf_i1\|LUT_INDEX\[5\] " "Ports D and ENA on the latch are fed by the same signal dac_i2s:dac_i2s_i1\|avconf:avconf_i1\|LUT_INDEX\[5\]" {  } { { "avconf/avconf.v" "" { Text "D:/FPGA/DE2_sound/vu_meter/avconf/avconf.v" 97 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1511095692444 ""}  } { { "avconf/avconf.v" "" { Text "D:/FPGA/DE2_sound/vu_meter/avconf/avconf.v" 130 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1511095692444 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dac_i2s:dac_i2s_i1\|avconf:avconf_i1\|LUT_DATA\[0\] " "Latch dac_i2s:dac_i2s_i1\|avconf:avconf_i1\|LUT_DATA\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dac_i2s:dac_i2s_i1\|avconf:avconf_i1\|LUT_INDEX\[3\] " "Ports D and ENA on the latch are fed by the same signal dac_i2s:dac_i2s_i1\|avconf:avconf_i1\|LUT_INDEX\[3\]" {  } { { "avconf/avconf.v" "" { Text "D:/FPGA/DE2_sound/vu_meter/avconf/avconf.v" 97 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1511095692444 ""}  } { { "avconf/avconf.v" "" { Text "D:/FPGA/DE2_sound/vu_meter/avconf/avconf.v" 130 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1511095692444 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dac_i2s:dac_i2s_i1\|avconf:avconf_i1\|LUT_DATA\[10\] " "Latch dac_i2s:dac_i2s_i1\|avconf:avconf_i1\|LUT_DATA\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dac_i2s:dac_i2s_i1\|avconf:avconf_i1\|LUT_INDEX\[5\] " "Ports D and ENA on the latch are fed by the same signal dac_i2s:dac_i2s_i1\|avconf:avconf_i1\|LUT_INDEX\[5\]" {  } { { "avconf/avconf.v" "" { Text "D:/FPGA/DE2_sound/vu_meter/avconf/avconf.v" 97 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1511095692444 ""}  } { { "avconf/avconf.v" "" { Text "D:/FPGA/DE2_sound/vu_meter/avconf/avconf.v" 130 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1511095692444 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dac_i2s:dac_i2s_i1\|avconf:avconf_i1\|LUT_DATA\[4\] " "Latch dac_i2s:dac_i2s_i1\|avconf:avconf_i1\|LUT_DATA\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dac_i2s:dac_i2s_i1\|avconf:avconf_i1\|LUT_INDEX\[5\] " "Ports D and ENA on the latch are fed by the same signal dac_i2s:dac_i2s_i1\|avconf:avconf_i1\|LUT_INDEX\[5\]" {  } { { "avconf/avconf.v" "" { Text "D:/FPGA/DE2_sound/vu_meter/avconf/avconf.v" 97 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1511095692444 ""}  } { { "avconf/avconf.v" "" { Text "D:/FPGA/DE2_sound/vu_meter/avconf/avconf.v" 130 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1511095692444 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dac_i2s:dac_i2s_i1\|avconf:avconf_i1\|LUT_DATA\[11\] " "Latch dac_i2s:dac_i2s_i1\|avconf:avconf_i1\|LUT_DATA\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dac_i2s:dac_i2s_i1\|avconf:avconf_i1\|LUT_INDEX\[4\] " "Ports D and ENA on the latch are fed by the same signal dac_i2s:dac_i2s_i1\|avconf:avconf_i1\|LUT_INDEX\[4\]" {  } { { "avconf/avconf.v" "" { Text "D:/FPGA/DE2_sound/vu_meter/avconf/avconf.v" 97 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1511095692444 ""}  } { { "avconf/avconf.v" "" { Text "D:/FPGA/DE2_sound/vu_meter/avconf/avconf.v" 130 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1511095692444 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dac_i2s:dac_i2s_i1\|avconf:avconf_i1\|LUT_DATA\[3\] " "Latch dac_i2s:dac_i2s_i1\|avconf:avconf_i1\|LUT_DATA\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dac_i2s:dac_i2s_i1\|avconf:avconf_i1\|LUT_INDEX\[5\] " "Ports D and ENA on the latch are fed by the same signal dac_i2s:dac_i2s_i1\|avconf:avconf_i1\|LUT_INDEX\[5\]" {  } { { "avconf/avconf.v" "" { Text "D:/FPGA/DE2_sound/vu_meter/avconf/avconf.v" 97 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1511095692444 ""}  } { { "avconf/avconf.v" "" { Text "D:/FPGA/DE2_sound/vu_meter/avconf/avconf.v" 130 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1511095692444 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dac_i2s:dac_i2s_i1\|avconf:avconf_i1\|LUT_DATA\[6\] " "Latch dac_i2s:dac_i2s_i1\|avconf:avconf_i1\|LUT_DATA\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dac_i2s:dac_i2s_i1\|avconf:avconf_i1\|LUT_INDEX\[4\] " "Ports D and ENA on the latch are fed by the same signal dac_i2s:dac_i2s_i1\|avconf:avconf_i1\|LUT_INDEX\[4\]" {  } { { "avconf/avconf.v" "" { Text "D:/FPGA/DE2_sound/vu_meter/avconf/avconf.v" 97 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1511095692444 ""}  } { { "avconf/avconf.v" "" { Text "D:/FPGA/DE2_sound/vu_meter/avconf/avconf.v" 130 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1511095692444 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dac_i2s:dac_i2s_i1\|avconf:avconf_i1\|LUT_DATA\[5\] " "Latch dac_i2s:dac_i2s_i1\|avconf:avconf_i1\|LUT_DATA\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dac_i2s:dac_i2s_i1\|avconf:avconf_i1\|LUT_INDEX\[5\] " "Ports D and ENA on the latch are fed by the same signal dac_i2s:dac_i2s_i1\|avconf:avconf_i1\|LUT_INDEX\[5\]" {  } { { "avconf/avconf.v" "" { Text "D:/FPGA/DE2_sound/vu_meter/avconf/avconf.v" 97 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1511095692445 ""}  } { { "avconf/avconf.v" "" { Text "D:/FPGA/DE2_sound/vu_meter/avconf/avconf.v" 130 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1511095692445 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dac_i2s:dac_i2s_i1\|avconf:avconf_i1\|LUT_DATA\[15\] " "Latch dac_i2s:dac_i2s_i1\|avconf:avconf_i1\|LUT_DATA\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dac_i2s:dac_i2s_i1\|avconf:avconf_i1\|LUT_INDEX\[2\] " "Ports D and ENA on the latch are fed by the same signal dac_i2s:dac_i2s_i1\|avconf:avconf_i1\|LUT_INDEX\[2\]" {  } { { "avconf/avconf.v" "" { Text "D:/FPGA/DE2_sound/vu_meter/avconf/avconf.v" 97 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1511095692445 ""}  } { { "avconf/avconf.v" "" { Text "D:/FPGA/DE2_sound/vu_meter/avconf/avconf.v" 130 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1511095692445 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dac_i2s:dac_i2s_i1\|avconf:avconf_i1\|LUT_DATA\[13\] " "Latch dac_i2s:dac_i2s_i1\|avconf:avconf_i1\|LUT_DATA\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dac_i2s:dac_i2s_i1\|avconf:avconf_i1\|LUT_INDEX\[3\] " "Ports D and ENA on the latch are fed by the same signal dac_i2s:dac_i2s_i1\|avconf:avconf_i1\|LUT_INDEX\[3\]" {  } { { "avconf/avconf.v" "" { Text "D:/FPGA/DE2_sound/vu_meter/avconf/avconf.v" 97 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1511095692445 ""}  } { { "avconf/avconf.v" "" { Text "D:/FPGA/DE2_sound/vu_meter/avconf/avconf.v" 130 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1511095692445 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dac_i2s:dac_i2s_i1\|avconf:avconf_i1\|LUT_DATA\[14\] " "Latch dac_i2s:dac_i2s_i1\|avconf:avconf_i1\|LUT_DATA\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dac_i2s:dac_i2s_i1\|avconf:avconf_i1\|LUT_INDEX\[4\] " "Ports D and ENA on the latch are fed by the same signal dac_i2s:dac_i2s_i1\|avconf:avconf_i1\|LUT_INDEX\[4\]" {  } { { "avconf/avconf.v" "" { Text "D:/FPGA/DE2_sound/vu_meter/avconf/avconf.v" 97 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1511095692445 ""}  } { { "avconf/avconf.v" "" { Text "D:/FPGA/DE2_sound/vu_meter/avconf/avconf.v" 130 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1511095692445 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dac_i2s:dac_i2s_i1\|avconf:avconf_i1\|LUT_DATA\[12\] " "Latch dac_i2s:dac_i2s_i1\|avconf:avconf_i1\|LUT_DATA\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dac_i2s:dac_i2s_i1\|avconf:avconf_i1\|LUT_INDEX\[5\] " "Ports D and ENA on the latch are fed by the same signal dac_i2s:dac_i2s_i1\|avconf:avconf_i1\|LUT_INDEX\[5\]" {  } { { "avconf/avconf.v" "" { Text "D:/FPGA/DE2_sound/vu_meter/avconf/avconf.v" 97 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1511095692445 ""}  } { { "avconf/avconf.v" "" { Text "D:/FPGA/DE2_sound/vu_meter/avconf/avconf.v" 130 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1511095692445 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "avconf/I2C_Controller.v" "" { Text "D:/FPGA/DE2_sound/vu_meter/avconf/I2C_Controller.v" 72 -1 0 } } { "avconf/I2C_Controller.v" "" { Text "D:/FPGA/DE2_sound/vu_meter/avconf/I2C_Controller.v" 63 -1 0 } } { "avconf/I2C_Controller.v" "" { Text "D:/FPGA/DE2_sound/vu_meter/avconf/I2C_Controller.v" 68 -1 0 } } { "db/shift_taps_bkm.tdf" "" { Text "D:/FPGA/DE2_sound/vu_meter/db/shift_taps_bkm.tdf" 42 2 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1511095693364 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1511095693364 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "UART_CTS GND " "Pin \"UART_CTS\" is stuck at GND" {  } { { "vu_meter.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/vu_meter.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511095719374 "|vu_meter|UART_CTS"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1511095719374 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1511095721868 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "plotspec:plotspec_i1\|counter\[31\] Low " "Register plotspec:plotspec_i1\|counter\[31\] will power up to Low" {  } { { "plotspec.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/plotspec.vhd" 53 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1511095722662 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "windowfunction:windowfunction_i1\|r_counter\[31\] Low " "Register windowfunction:windowfunction_i1\|r_counter\[31\] will power up to Low" {  } { { "windowfunction.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/windowfunction.vhd" 100 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1511095722662 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1511095722662 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "22 " "22 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1511095765354 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "fft:fft_i1\|dft_top:inst1\|ICompose_71037:IComposeInst71264\|statementList71035:instList71283\|DirSum_70950:DirSumInst71286\|codeBlock68762:codeBlockIsnt71289\|D2_69922:instD2inst0_69922\|altsyncram:Ram0_rtl_0\|altsyncram_d271:auto_generated\|ALTSYNCRAM 1 " "Removed 1 MSB VCC or GND address nodes from RAM block \"fft:fft_i1\|dft_top:inst1\|ICompose_71037:IComposeInst71264\|statementList71035:instList71283\|DirSum_70950:DirSumInst71286\|codeBlock68762:codeBlockIsnt71289\|D2_69922:instD2inst0_69922\|altsyncram:Ram0_rtl_0\|altsyncram_d271:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_d271.tdf" "" { Text "D:/FPGA/DE2_sound/vu_meter/db/altsyncram_d271.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dft_top.v" "" { Text "D:/FPGA/DE2_sound/vu_meter/dft_top.v" 3162 0 0 } } { "dft_top.v" "" { Text "D:/FPGA/DE2_sound/vu_meter/dft_top.v" 960 0 0 } } { "dft_top.v" "" { Text "D:/FPGA/DE2_sound/vu_meter/dft_top.v" 894 0 0 } } { "dft_top.v" "" { Text "D:/FPGA/DE2_sound/vu_meter/dft_top.v" 717 0 0 } } { "dft_top.v" "" { Text "D:/FPGA/DE2_sound/vu_meter/dft_top.v" 286 0 0 } } { "fft.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/fft.vhd" 210 0 0 } } { "vu_meter.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/vu_meter.vhd" 417 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095765638 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "fft:fft_i1\|dft_top:inst1\|ICompose_71037:IComposeInst71264\|statementList71035:instList71283\|DirSum_70950:DirSumInst71286\|codeBlock68762:codeBlockIsnt71289\|D1_70948:instD1inst0_70948\|altsyncram:Ram0_rtl_0\|altsyncram_1171:auto_generated\|ALTSYNCRAM 1 " "Removed 1 MSB VCC or GND address nodes from RAM block \"fft:fft_i1\|dft_top:inst1\|ICompose_71037:IComposeInst71264\|statementList71035:instList71283\|DirSum_70950:DirSumInst71286\|codeBlock68762:codeBlockIsnt71289\|D1_70948:instD1inst0_70948\|altsyncram:Ram0_rtl_0\|altsyncram_1171:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_1171.tdf" "" { Text "D:/FPGA/DE2_sound/vu_meter/db/altsyncram_1171.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dft_top.v" "" { Text "D:/FPGA/DE2_sound/vu_meter/dft_top.v" 3164 0 0 } } { "dft_top.v" "" { Text "D:/FPGA/DE2_sound/vu_meter/dft_top.v" 960 0 0 } } { "dft_top.v" "" { Text "D:/FPGA/DE2_sound/vu_meter/dft_top.v" 894 0 0 } } { "dft_top.v" "" { Text "D:/FPGA/DE2_sound/vu_meter/dft_top.v" 717 0 0 } } { "dft_top.v" "" { Text "D:/FPGA/DE2_sound/vu_meter/dft_top.v" 286 0 0 } } { "fft.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/fft.vhd" 210 0 0 } } { "vu_meter.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/vu_meter.vhd" 417 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095765638 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1511095771796 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511095771796 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "21 " "Design contains 21 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "vu_meter.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/vu_meter.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511095777795 "|vu_meter|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "vu_meter.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/vu_meter.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511095777795 "|vu_meter|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "vu_meter.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/vu_meter.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511095777795 "|vu_meter|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "vu_meter.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/vu_meter.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511095777795 "|vu_meter|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "vu_meter.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/vu_meter.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511095777795 "|vu_meter|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "vu_meter.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/vu_meter.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511095777795 "|vu_meter|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "vu_meter.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/vu_meter.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511095777795 "|vu_meter|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "vu_meter.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/vu_meter.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511095777795 "|vu_meter|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "vu_meter.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/vu_meter.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511095777795 "|vu_meter|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "vu_meter.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/vu_meter.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511095777795 "|vu_meter|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "No output dependent on input pin \"SW\[10\]\"" {  } { { "vu_meter.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/vu_meter.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511095777795 "|vu_meter|SW[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "No output dependent on input pin \"SW\[11\]\"" {  } { { "vu_meter.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/vu_meter.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511095777795 "|vu_meter|SW[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "No output dependent on input pin \"SW\[12\]\"" {  } { { "vu_meter.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/vu_meter.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511095777795 "|vu_meter|SW[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "No output dependent on input pin \"SW\[13\]\"" {  } { { "vu_meter.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/vu_meter.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511095777795 "|vu_meter|SW[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "No output dependent on input pin \"SW\[14\]\"" {  } { { "vu_meter.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/vu_meter.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511095777795 "|vu_meter|SW[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[15\] " "No output dependent on input pin \"SW\[15\]\"" {  } { { "vu_meter.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/vu_meter.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511095777795 "|vu_meter|SW[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[16\] " "No output dependent on input pin \"SW\[16\]\"" {  } { { "vu_meter.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/vu_meter.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511095777795 "|vu_meter|SW[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[17\] " "No output dependent on input pin \"SW\[17\]\"" {  } { { "vu_meter.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/vu_meter.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511095777795 "|vu_meter|SW[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TFT_SDO " "No output dependent on input pin \"TFT_SDO\"" {  } { { "vu_meter.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/vu_meter.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511095777795 "|vu_meter|TFT_SDO"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "UART_RXD " "No output dependent on input pin \"UART_RXD\"" {  } { { "vu_meter.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/vu_meter.vhd" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511095777795 "|vu_meter|UART_RXD"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "UART_RTS " "No output dependent on input pin \"UART_RTS\"" {  } { { "vu_meter.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/vu_meter.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511095777795 "|vu_meter|UART_RTS"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1511095777795 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "130404 " "Implemented 130404 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "26 " "Implemented 26 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1511095777796 ""} { "Info" "ICUT_CUT_TM_OPINS" "43 " "Implemented 43 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1511095777796 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "5 " "Implemented 5 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1511095777796 ""} { "Info" "ICUT_CUT_TM_LCELLS" "129521 " "Implemented 129521 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1511095777796 ""} { "Info" "ICUT_CUT_TM_RAMS" "772 " "Implemented 772 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1511095777796 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1511095777796 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "36 " "Implemented 36 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1511095777796 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1511095777796 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 150 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 150 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1432 " "Peak virtual memory: 1432 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1511095777927 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 19 12:49:37 2017 " "Processing ended: Sun Nov 19 12:49:37 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1511095777927 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:05:26 " "Elapsed time: 00:05:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1511095777927 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:05:36 " "Total CPU time (on all processors): 00:05:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1511095777927 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1511095777927 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1511095779269 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1511095779273 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 19 12:49:39 2017 " "Processing started: Sun Nov 19 12:49:39 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1511095779273 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1511095779273 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off vu_meter -c vu_meter " "Command: quartus_fit --read_settings_files=off --write_settings_files=off vu_meter -c vu_meter" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1511095779273 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1511095779321 ""}
{ "Info" "0" "" "Project  = vu_meter" {  } {  } 0 0 "Project  = vu_meter" 0 0 "Fitter" 0 0 1511095779321 ""}
{ "Info" "0" "" "Revision = vu_meter" {  } {  } 0 0 "Revision = vu_meter" 0 0 "Fitter" 0 0 1511095779321 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1511095780201 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "vu_meter EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"vu_meter\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1511095780781 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1511095780833 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1511095780833 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Audio_Clock:Audio_Clock\|altpll:altpll_component\|pll Cyclone IV E PLL " "Implemented PLL \"dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Audio_Clock:Audio_Clock\|altpll:altpll_component\|pll\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Audio_Clock:Audio_Clock\|altpll:altpll_component\|_clk0 1 4 0 0 " "Implementing clock multiplication of 1, clock division of 4, and phase shift of 0 degrees (0 ps) for dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Audio_Clock:Audio_Clock\|altpll:altpll_component\|_clk0 port" {  } { { "altpll.tdf" "" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altpll.tdf" 921 3 0 } } { "" "" { Generic "D:/FPGA/DE2_sound/vu_meter/" { { 0 { 0 ""} 0 75322 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1511095780897 ""}  } { { "altpll.tdf" "" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altpll.tdf" 921 3 0 } } { "" "" { Generic "D:/FPGA/DE2_sound/vu_meter/" { { 0 { 0 ""} 0 75322 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1511095780897 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1511095781724 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1511095781745 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1511095782654 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1511095782654 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1511095782654 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1511095782654 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1511095782654 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1511095782654 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1511095782654 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1511095782654 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1511095782654 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1511095782654 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "D:/FPGA/DE2_sound/vu_meter/" { { 0 { 0 ""} 0 156972 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1511095782868 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "D:/FPGA/DE2_sound/vu_meter/" { { 0 { 0 ""} 0 156974 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1511095782868 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "D:/FPGA/DE2_sound/vu_meter/" { { 0 { 0 ""} 0 156976 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1511095782868 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1511095782868 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1511095782869 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1511095782931 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1511095798704 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "33 74 " "No exact pin location assignment(s) for 33 pins of 74 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1511095801688 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "16 " "TimeQuest Timing Analyzer is analyzing 16 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1511095807702 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_cpf1 " "Entity dcfifo_cpf1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_c09:dffpipe15\|dffe16a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_c09:dffpipe15\|dffe16a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1511095807820 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_b09:dffpipe12\|dffe13a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_b09:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1511095807820 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1511095807820 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1511095807820 ""}
{ "Info" "ISTA_SDC_FOUND" "vu_meter.sdc " "Reading SDC File: 'vu_meter.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1511095808074 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "dac_i2s:dac_i2s_i1\|avconf:avconf_i1\|mI2C_CTRL_CLK " "Node: dac_i2s:dac_i2s_i1\|avconf:avconf_i1\|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register dac_i2s:dac_i2s_i1\|avconf:avconf_i1\|I2C_Controller:u0\|SD_COUNTER\[0\] dac_i2s:dac_i2s_i1\|avconf:avconf_i1\|mI2C_CTRL_CLK " "Register dac_i2s:dac_i2s_i1\|avconf:avconf_i1\|I2C_Controller:u0\|SD_COUNTER\[0\] is being clocked by dac_i2s:dac_i2s_i1\|avconf:avconf_i1\|mI2C_CTRL_CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1511095808392 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1511095808392 "|vu_meter|dac_i2s:dac_i2s_i1|avconf:avconf_i1|mI2C_CTRL_CLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register dac_i2s:dac_i2s_i1\|avconf:avconf_i1\|mI2C_CTRL_CLK CLOCK_50 " "Register dac_i2s:dac_i2s_i1\|avconf:avconf_i1\|mI2C_CTRL_CLK is being clocked by CLOCK_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1511095808392 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1511095808392 "|vu_meter|CLOCK_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ili9341:ili9341_i1\|tft_ili9341:inst1\|frameBufferLowNibble " "Node: ili9341:ili9341_i1\|tft_ili9341:inst1\|frameBufferLowNibble was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ili9341:ili9341_i1\|tft_ram:tft_ram_inst\|altsyncram:altsyncram_component\|altsyncram_lgr3:auto_generated\|address_reg_b\[3\] ili9341:ili9341_i1\|tft_ili9341:inst1\|frameBufferLowNibble " "Register ili9341:ili9341_i1\|tft_ram:tft_ram_inst\|altsyncram:altsyncram_component\|altsyncram_lgr3:auto_generated\|address_reg_b\[3\] is being clocked by ili9341:ili9341_i1\|tft_ili9341:inst1\|frameBufferLowNibble" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1511095808392 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1511095808392 "|vu_meter|ili9341:ili9341_i1|tft_ili9341:inst1|frameBufferLowNibble"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "dac_i2s:dac_i2s_i1\|avconf:avconf_i1\|LUT_INDEX\[1\] " "Node: dac_i2s:dac_i2s_i1\|avconf:avconf_i1\|LUT_INDEX\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch dac_i2s:dac_i2s_i1\|avconf:avconf_i1\|LUT_DATA\[12\] dac_i2s:dac_i2s_i1\|avconf:avconf_i1\|LUT_INDEX\[1\] " "Latch dac_i2s:dac_i2s_i1\|avconf:avconf_i1\|LUT_DATA\[12\] is being clocked by dac_i2s:dac_i2s_i1\|avconf:avconf_i1\|LUT_INDEX\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1511095808392 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1511095808392 "|vu_meter|dac_i2s:dac_i2s_i1|avconf:avconf_i1|LUT_INDEX[1]"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: dac_i2s_i1\|Audio_Controller_i1\|Audio_Clock\|altpll_component\|pll\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: dac_i2s_i1\|Audio_Controller_i1\|Audio_Clock\|altpll_component\|pll\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1511095809321 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1511095809321 ""}
{ "Warning" "WSTA_VIRTUAL_CLOCK_NOT_REFERENCED" "CLOCK_50 " "Virtual clock CLOCK_50 is never referenced in any input or output delay assignment." {  } {  } 0 332061 "Virtual clock %1!s! is never referenced in any input or output delay assignment." 0 0 "Fitter" 0 -1 1511095809321 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1511095809324 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1511095809324 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1511095809324 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     CLOCK_50 " "  20.000     CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1511095809324 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1511095809324 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node CLOCK_50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1511095815683 ""}  } { { "vu_meter.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/vu_meter.vhd" 9 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/DE2_sound/vu_meter/" { { 0 { 0 ""} 0 156963 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1511095815683 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Audio_Clock:Audio_Clock\|altpll:altpll_component\|_clk0 (placed in counter C0 of PLL_1) " "Automatically promoted node dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Audio_Clock:Audio_Clock\|altpll:altpll_component\|_clk0 (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1511095815683 ""}  } { { "altpll.tdf" "" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altpll.tdf" 540 3 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/DE2_sound/vu_meter/" { { 0 { 0 ""} 0 75322 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1511095815683 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ili9341:ili9341_i1\|tft_ili9341:inst1\|frameBufferLowNibble  " "Automatically promoted node ili9341:ili9341_i1\|tft_ili9341:inst1\|frameBufferLowNibble " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1511095815683 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ili9341:ili9341_i1\|tft_ili9341:inst1\|spiData\[5\]~0 " "Destination node ili9341:ili9341_i1\|tft_ili9341:inst1\|spiData\[5\]~0" {  } { { "tft_ili9341.sv" "" { Text "D:/FPGA/DE2_sound/vu_meter/tft_ili9341.sv" 85 -1 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/DE2_sound/vu_meter/" { { 0 { 0 ""} 0 81980 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1511095815683 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ili9341:ili9341_i1\|tft_ili9341:inst1\|spiData\[6\]~1 " "Destination node ili9341:ili9341_i1\|tft_ili9341:inst1\|spiData\[6\]~1" {  } { { "tft_ili9341.sv" "" { Text "D:/FPGA/DE2_sound/vu_meter/tft_ili9341.sv" 85 -1 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/DE2_sound/vu_meter/" { { 0 { 0 ""} 0 81981 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1511095815683 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ili9341:ili9341_i1\|tft_ili9341:inst1\|spiData\[7\]~2 " "Destination node ili9341:ili9341_i1\|tft_ili9341:inst1\|spiData\[7\]~2" {  } { { "tft_ili9341.sv" "" { Text "D:/FPGA/DE2_sound/vu_meter/tft_ili9341.sv" 85 -1 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/DE2_sound/vu_meter/" { { 0 { 0 ""} 0 81982 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1511095815683 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ili9341:ili9341_i1\|tft_ili9341:inst1\|spiData\[4\]~3 " "Destination node ili9341:ili9341_i1\|tft_ili9341:inst1\|spiData\[4\]~3" {  } { { "tft_ili9341.sv" "" { Text "D:/FPGA/DE2_sound/vu_meter/tft_ili9341.sv" 85 -1 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/DE2_sound/vu_meter/" { { 0 { 0 ""} 0 81983 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1511095815683 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ili9341:ili9341_i1\|tft_ili9341:inst1\|spiData\[2\]~4 " "Destination node ili9341:ili9341_i1\|tft_ili9341:inst1\|spiData\[2\]~4" {  } { { "tft_ili9341.sv" "" { Text "D:/FPGA/DE2_sound/vu_meter/tft_ili9341.sv" 85 -1 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/DE2_sound/vu_meter/" { { 0 { 0 ""} 0 81984 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1511095815683 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ili9341:ili9341_i1\|tft_ili9341:inst1\|spiData\[1\]~5 " "Destination node ili9341:ili9341_i1\|tft_ili9341:inst1\|spiData\[1\]~5" {  } { { "tft_ili9341.sv" "" { Text "D:/FPGA/DE2_sound/vu_meter/tft_ili9341.sv" 85 -1 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/DE2_sound/vu_meter/" { { 0 { 0 ""} 0 81985 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1511095815683 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ili9341:ili9341_i1\|tft_ili9341:inst1\|spiData\[3\]~6 " "Destination node ili9341:ili9341_i1\|tft_ili9341:inst1\|spiData\[3\]~6" {  } { { "tft_ili9341.sv" "" { Text "D:/FPGA/DE2_sound/vu_meter/tft_ili9341.sv" 85 -1 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/DE2_sound/vu_meter/" { { 0 { 0 ""} 0 81986 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1511095815683 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ili9341:ili9341_i1\|tft_ili9341:inst1\|spiData\[0\]~7 " "Destination node ili9341:ili9341_i1\|tft_ili9341:inst1\|spiData\[0\]~7" {  } { { "tft_ili9341.sv" "" { Text "D:/FPGA/DE2_sound/vu_meter/tft_ili9341.sv" 85 -1 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/DE2_sound/vu_meter/" { { 0 { 0 ""} 0 81987 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1511095815683 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ili9341:ili9341_i1\|tft_ili9341:inst1\|Selector30~0 " "Destination node ili9341:ili9341_i1\|tft_ili9341:inst1\|Selector30~0" {  } { { "tft_ili9341.sv" "" { Text "D:/FPGA/DE2_sound/vu_meter/tft_ili9341.sv" 97 -1 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/DE2_sound/vu_meter/" { { 0 { 0 ""} 0 84704 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1511095815683 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ili9341:ili9341_i1\|prev_framebufferClk " "Destination node ili9341:ili9341_i1\|prev_framebufferClk" {  } { { "ili9341.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/ili9341.vhd" 59 -1 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/DE2_sound/vu_meter/" { { 0 { 0 ""} 0 1853 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1511095815683 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1511095815683 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1511095815683 ""}  } { { "tft_ili9341.sv" "" { Text "D:/FPGA/DE2_sound/vu_meter/tft_ili9341.sv" 26 -1 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/DE2_sound/vu_meter/" { { 0 { 0 ""} 0 1796 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1511095815683 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "dac_i2s:dac_i2s_i1\|avconf:avconf_i1\|mI2C_CTRL_CLK  " "Automatically promoted node dac_i2s:dac_i2s_i1\|avconf:avconf_i1\|mI2C_CTRL_CLK " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1511095815684 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dac_i2s:dac_i2s_i1\|avconf:avconf_i1\|I2C_Controller:u0\|I2C_SCLK~2 " "Destination node dac_i2s:dac_i2s_i1\|avconf:avconf_i1\|I2C_Controller:u0\|I2C_SCLK~2" {  } { { "avconf/I2C_Controller.v" "" { Text "D:/FPGA/DE2_sound/vu_meter/avconf/I2C_Controller.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/DE2_sound/vu_meter/" { { 0 { 0 ""} 0 83818 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1511095815684 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dac_i2s:dac_i2s_i1\|avconf:avconf_i1\|mI2C_CTRL_CLK~0 " "Destination node dac_i2s:dac_i2s_i1\|avconf:avconf_i1\|mI2C_CTRL_CLK~0" {  } { { "avconf/avconf.v" "" { Text "D:/FPGA/DE2_sound/vu_meter/avconf/avconf.v" 16 -1 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/DE2_sound/vu_meter/" { { 0 { 0 ""} 0 83839 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1511095815684 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1511095815684 ""}  } { { "avconf/avconf.v" "" { Text "D:/FPGA/DE2_sound/vu_meter/avconf/avconf.v" 16 -1 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/DE2_sound/vu_meter/" { { 0 { 0 ""} 0 75293 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1511095815684 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "dac_i2s:dac_i2s_i1\|avconf:avconf_i1\|Mux2~1  " "Automatically promoted node dac_i2s:dac_i2s_i1\|avconf:avconf_i1\|Mux2~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1511095815684 ""}  } { { "avconf/avconf.v" "" { Text "D:/FPGA/DE2_sound/vu_meter/avconf/avconf.v" 130 -1 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/DE2_sound/vu_meter/" { { 0 { 0 ""} 0 110790 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1511095815684 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "powerlog:powerlog_i1\|fptoi32:fp2int_i1\|fptoi32_altfp_convert_34o:fptoi32_altfp_convert_34o_component\|altshift_taps:below_lower_limit2_reg1_rtl_0\|shift_taps_bkm:auto_generated\|dffe6  " "Automatically promoted node powerlog:powerlog_i1\|fptoi32:fp2int_i1\|fptoi32_altfp_convert_34o:fptoi32_altfp_convert_34o_component\|altshift_taps:below_lower_limit2_reg1_rtl_0\|shift_taps_bkm:auto_generated\|dffe6 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1511095815684 ""}  } { { "db/shift_taps_bkm.tdf" "" { Text "D:/FPGA/DE2_sound/vu_meter/db/shift_taps_bkm.tdf" 42 2 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/DE2_sound/vu_meter/" { { 0 { 0 ""} 0 82611 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1511095815684 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1511095823617 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1511095823763 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1511095823773 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1511095823945 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1511095824270 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1511095824548 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1511095827841 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "32 Block RAM " "Packed 32 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1511095827985 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "256 Embedded multiplier block " "Packed 256 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1511095827985 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "64 Embedded multiplier output " "Packed 64 registers into blocks of type Embedded multiplier output" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1511095827985 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "132 " "Created 132 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1511095827985 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1511095827985 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "33 unused 2.5V 0 33 0 " "Number of I/O pins in group: 33 (unused VREF, 2.5V VCCIO, 0 input, 33 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1511095828608 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1511095828608 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1511095828608 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 3.3V 9 47 " "I/O bank number 1 does not use VREF pins and has 3.3V VCCIO pins. 9 total pin(s) used --  47 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1511095828610 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 62 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  62 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1511095828610 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 73 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  73 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1511095828610 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 3.3V 6 65 " "I/O bank number 4 does not use VREF pins and has 3.3V VCCIO pins. 6 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1511095828610 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 19 46 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 19 total pin(s) used --  46 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1511095828610 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 3 55 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 3 total pin(s) used --  55 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1511095828610 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 72 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1511095828610 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 3.3V 6 65 " "I/O bank number 8 does not use VREF pins and has 3.3V VCCIO pins. 6 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1511095828610 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1511095828610 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1511095828610 ""}
{ "Warning" "WCUT_PLL_NON_ZDB_COMP_CLK_FEEDING_IO" "dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Audio_Clock:Audio_Clock\|altpll:altpll_component\|pll compensate_clock 0 " "PLL \"dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Audio_Clock:Audio_Clock\|altpll:altpll_component\|pll\" is in normal or source synchronous mode with output clock \"compensate_clock\" set to clk\[0\] that is not fully compensated because it feeds an output pin -- only PLLs in zero delay buffer mode can fully compensate output pins" {  } { { "altpll.tdf" "" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altpll.tdf" 921 3 0 } } { "Audio_Controller/Audio_Clock.v" "" { Text "D:/FPGA/DE2_sound/vu_meter/Audio_Controller/Audio_Clock.v" 94 0 0 } } { "Audio_Controller/Audio_Controller.v" "" { Text "D:/FPGA/DE2_sound/vu_meter/Audio_Controller/Audio_Controller.v" 277 0 0 } } { "dac_i2s.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/dac_i2s.vhd" 188 0 0 } } { "vu_meter.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/vu_meter.vhd" 349 0 0 } }  } 0 15058 "PLL \"%1!s!\" is in normal or source synchronous mode with output clock \"%2!s!\" set to clk\[%3!d!\] that is not fully compensated because it feeds an output pin -- only PLLs in zero delay buffer mode can fully compensate output pins" 0 0 "Fitter" 0 -1 1511095829266 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Audio_Clock:Audio_Clock\|altpll:altpll_component\|pll clk\[0\] AUD_XCK~output " "PLL \"dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Audio_Clock:Audio_Clock\|altpll:altpll_component\|pll\" output port clk\[0\] feeds output pin \"AUD_XCK~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "altpll.tdf" "" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altpll.tdf" 921 3 0 } } { "Audio_Controller/Audio_Clock.v" "" { Text "D:/FPGA/DE2_sound/vu_meter/Audio_Controller/Audio_Clock.v" 94 0 0 } } { "Audio_Controller/Audio_Controller.v" "" { Text "D:/FPGA/DE2_sound/vu_meter/Audio_Controller/Audio_Controller.v" 277 0 0 } } { "dac_i2s.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/dac_i2s.vhd" 188 0 0 } } { "vu_meter.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/vu_meter.vhd" 349 0 0 } } { "vu_meter.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/vu_meter.vhd" 16 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1511095829266 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADA_DCO " "Node \"ADA_DCO\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADA_DCO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511095845109 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADA_D\[0\] " "Node \"ADA_D\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADA_D\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511095845109 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADA_D\[10\] " "Node \"ADA_D\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADA_D\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511095845109 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADA_D\[11\] " "Node \"ADA_D\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADA_D\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511095845109 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADA_D\[12\] " "Node \"ADA_D\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADA_D\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511095845109 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADA_D\[13\] " "Node \"ADA_D\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADA_D\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511095845109 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADA_D\[1\] " "Node \"ADA_D\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADA_D\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511095845109 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADA_D\[2\] " "Node \"ADA_D\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADA_D\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511095845109 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADA_D\[3\] " "Node \"ADA_D\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADA_D\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511095845109 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADA_D\[4\] " "Node \"ADA_D\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADA_D\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511095845109 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADA_D\[5\] " "Node \"ADA_D\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADA_D\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511095845109 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADA_D\[6\] " "Node \"ADA_D\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADA_D\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511095845109 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADA_D\[7\] " "Node \"ADA_D\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADA_D\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511095845109 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADA_D\[8\] " "Node \"ADA_D\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADA_D\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511095845109 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADA_D\[9\] " "Node \"ADA_D\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADA_D\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511095845109 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADA_OE " "Node \"ADA_OE\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADA_OE" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511095845109 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADA_OR " "Node \"ADA_OR\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADA_OR" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511095845109 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADA_SPI_CS " "Node \"ADA_SPI_CS\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADA_SPI_CS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511095845109 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADB_DCO " "Node \"ADB_DCO\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADB_DCO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511095845109 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADB_D\[0\] " "Node \"ADB_D\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADB_D\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511095845109 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADB_D\[10\] " "Node \"ADB_D\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADB_D\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511095845109 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADB_D\[11\] " "Node \"ADB_D\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADB_D\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511095845109 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADB_D\[12\] " "Node \"ADB_D\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADB_D\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511095845109 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADB_D\[13\] " "Node \"ADB_D\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADB_D\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511095845109 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADB_D\[1\] " "Node \"ADB_D\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADB_D\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511095845109 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADB_D\[2\] " "Node \"ADB_D\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADB_D\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511095845109 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADB_D\[3\] " "Node \"ADB_D\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADB_D\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511095845109 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADB_D\[4\] " "Node \"ADB_D\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADB_D\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511095845109 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADB_D\[5\] " "Node \"ADB_D\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADB_D\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511095845109 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADB_D\[6\] " "Node \"ADB_D\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADB_D\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511095845109 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADB_D\[7\] " "Node \"ADB_D\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADB_D\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511095845109 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADB_D\[8\] " "Node \"ADB_D\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADB_D\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511095845109 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADB_D\[9\] " "Node \"ADB_D\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADB_D\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511095845109 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADB_OE " "Node \"ADB_OE\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADB_OE" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511095845109 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADB_OR " "Node \"ADB_OR\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADB_OR" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511095845109 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADB_SPI_CS " "Node \"ADB_SPI_CS\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADB_SPI_CS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511095845109 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AD_SCLK " "Node \"AD_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AD_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511095845109 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AD_SDIO " "Node \"AD_SDIO\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AD_SDIO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511095845109 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AIC_BCLK " "Node \"AIC_BCLK\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AIC_BCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511095845109 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AIC_DIN " "Node \"AIC_DIN\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AIC_DIN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511095845109 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AIC_DOUT " "Node \"AIC_DOUT\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AIC_DOUT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511095845109 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AIC_LRCIN " "Node \"AIC_LRCIN\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AIC_LRCIN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511095845109 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AIC_LRCOUT " "Node \"AIC_LRCOUT\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AIC_LRCOUT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511095845109 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AIC_SPI_CS " "Node \"AIC_SPI_CS\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AIC_SPI_CS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511095845109 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AIC_XCLK " "Node \"AIC_XCLK\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AIC_XCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511095845109 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLKIN1 " "Node \"CLKIN1\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLKIN1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511095845109 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLKOUT0 " "Node \"CLKOUT0\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLKOUT0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511095845109 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DA\[0\] " "Node \"DA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511095845109 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DA\[10\] " "Node \"DA\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DA\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511095845109 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DA\[11\] " "Node \"DA\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DA\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511095845109 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DA\[12\] " "Node \"DA\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DA\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511095845109 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DA\[13\] " "Node \"DA\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DA\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511095845109 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DA\[1\] " "Node \"DA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511095845109 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DA\[2\] " "Node \"DA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511095845109 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DA\[3\] " "Node \"DA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511095845109 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DA\[4\] " "Node \"DA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511095845109 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DA\[5\] " "Node \"DA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511095845109 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DA\[6\] " "Node \"DA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511095845109 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DA\[7\] " "Node \"DA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511095845109 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DA\[8\] " "Node \"DA\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DA\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511095845109 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DA\[9\] " "Node \"DA\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DA\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511095845109 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DB\[0\] " "Node \"DB\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DB\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511095845109 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DB\[10\] " "Node \"DB\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DB\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511095845109 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DB\[11\] " "Node \"DB\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DB\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511095845109 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DB\[12\] " "Node \"DB\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DB\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511095845109 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DB\[13\] " "Node \"DB\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DB\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511095845109 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DB\[1\] " "Node \"DB\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DB\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511095845109 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DB\[2\] " "Node \"DB\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DB\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511095845109 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DB\[3\] " "Node \"DB\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DB\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511095845109 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DB\[4\] " "Node \"DB\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DB\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511095845109 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DB\[5\] " "Node \"DB\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DB\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511095845109 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DB\[6\] " "Node \"DB\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DB\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511095845109 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DB\[7\] " "Node \"DB\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DB\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511095845109 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DB\[8\] " "Node \"DB\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DB\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511095845109 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DB\[9\] " "Node \"DB\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DB\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511095845109 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FPGA_CLK_A_N " "Node \"FPGA_CLK_A_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_CLK_A_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511095845109 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FPGA_CLK_A_P " "Node \"FPGA_CLK_A_P\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_CLK_A_P" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511095845109 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FPGA_CLK_B_N " "Node \"FPGA_CLK_B_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_CLK_B_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511095845109 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FPGA_CLK_B_P " "Node \"FPGA_CLK_B_P\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_CLK_B_P" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511095845109 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "J1_152 " "Node \"J1_152\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "J1_152" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511095845109 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "XT_IN_N " "Node \"XT_IN_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "XT_IN_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511095845109 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "XT_IN_P " "Node \"XT_IN_P\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "XT_IN_P" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511095845109 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1511095845109 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:01:03 " "Fitter preparation operations ending: elapsed time is 00:01:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1511095845111 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1511095845226 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1511095852428 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:32 " "Fitter placement preparation operations ending: elapsed time is 00:00:32" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1511095884113 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1511095885516 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1511095996111 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:01:52 " "Fitter placement operations ending: elapsed time is 00:01:52" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1511095996111 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1511096005237 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "30 " "Router estimated average interconnect usage is 30% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "42 X58_Y24 X68_Y36 " "Router estimated peak interconnect usage is 42% of the available device resources in the region that extends from location X58_Y24 to location X68_Y36" {  } { { "loc" "" { Generic "D:/FPGA/DE2_sound/vu_meter/" { { 1 { 0 "Router estimated peak interconnect usage is 42% of the available device resources in the region that extends from location X58_Y24 to location X68_Y36"} { { 12 { 0 ""} 58 24 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1511096059105 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1511096059105 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1511096098439 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1511096098439 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1511096098439 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:01:28 " "Fitter routing operations ending: elapsed time is 00:01:28" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1511096098449 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 3.35 " "Total time spent on timing analysis during the Fitter is 3.35 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1511096100743 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1511096101376 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1511096107072 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1511096107126 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1511096112740 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:25 " "Fitter post-fit operations ending: elapsed time is 00:00:25" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1511096125565 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1511096145102 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "31 Cyclone IV E " "31 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[2\] 3.3-V LVTTL N21 " "Pin KEY\[2\] uses I/O standard 3.3-V LVTTL at N21" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { KEY[2] } } } { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[2\]" } } } } { "vu_meter.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/vu_meter.vhd" 10 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/DE2_sound/vu_meter/" { { 0 { 0 ""} 0 528 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1511096145786 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[3\] 3.3-V LVTTL R24 " "Pin KEY\[3\] uses I/O standard 3.3-V LVTTL at R24" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { KEY[3] } } } { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "vu_meter.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/vu_meter.vhd" 10 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/DE2_sound/vu_meter/" { { 0 { 0 ""} 0 529 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1511096145786 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[2\] 3.3-V LVTTL AC27 " "Pin SW\[2\] uses I/O standard 3.3-V LVTTL at AC27" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { SW[2] } } } { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } } { "vu_meter.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/vu_meter.vhd" 19 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/DE2_sound/vu_meter/" { { 0 { 0 ""} 0 532 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1511096145786 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[3\] 3.3-V LVTTL AD27 " "Pin SW\[3\] uses I/O standard 3.3-V LVTTL at AD27" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { SW[3] } } } { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } } { "vu_meter.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/vu_meter.vhd" 19 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/DE2_sound/vu_meter/" { { 0 { 0 ""} 0 533 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1511096145786 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[4\] 3.3-V LVTTL AB27 " "Pin SW\[4\] uses I/O standard 3.3-V LVTTL at AB27" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { SW[4] } } } { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[4\]" } } } } { "vu_meter.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/vu_meter.vhd" 19 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/DE2_sound/vu_meter/" { { 0 { 0 ""} 0 534 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1511096145786 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[5\] 3.3-V LVTTL AC26 " "Pin SW\[5\] uses I/O standard 3.3-V LVTTL at AC26" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { SW[5] } } } { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[5\]" } } } } { "vu_meter.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/vu_meter.vhd" 19 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/DE2_sound/vu_meter/" { { 0 { 0 ""} 0 535 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1511096145786 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[6\] 3.3-V LVTTL AD26 " "Pin SW\[6\] uses I/O standard 3.3-V LVTTL at AD26" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { SW[6] } } } { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[6\]" } } } } { "vu_meter.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/vu_meter.vhd" 19 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/DE2_sound/vu_meter/" { { 0 { 0 ""} 0 536 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1511096145786 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[7\] 3.3-V LVTTL AB26 " "Pin SW\[7\] uses I/O standard 3.3-V LVTTL at AB26" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { SW[7] } } } { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[7\]" } } } } { "vu_meter.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/vu_meter.vhd" 19 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/DE2_sound/vu_meter/" { { 0 { 0 ""} 0 537 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1511096145786 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[8\] 3.3-V LVTTL AC25 " "Pin SW\[8\] uses I/O standard 3.3-V LVTTL at AC25" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { SW[8] } } } { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[8\]" } } } } { "vu_meter.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/vu_meter.vhd" 19 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/DE2_sound/vu_meter/" { { 0 { 0 ""} 0 538 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1511096145786 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[9\] 3.3-V LVTTL AB25 " "Pin SW\[9\] uses I/O standard 3.3-V LVTTL at AB25" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { SW[9] } } } { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[9\]" } } } } { "vu_meter.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/vu_meter.vhd" 19 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/DE2_sound/vu_meter/" { { 0 { 0 ""} 0 539 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1511096145786 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[10\] 3.3-V LVTTL AC24 " "Pin SW\[10\] uses I/O standard 3.3-V LVTTL at AC24" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { SW[10] } } } { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[10\]" } } } } { "vu_meter.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/vu_meter.vhd" 19 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/DE2_sound/vu_meter/" { { 0 { 0 ""} 0 540 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1511096145786 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[11\] 3.3-V LVTTL AB24 " "Pin SW\[11\] uses I/O standard 3.3-V LVTTL at AB24" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { SW[11] } } } { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[11\]" } } } } { "vu_meter.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/vu_meter.vhd" 19 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/DE2_sound/vu_meter/" { { 0 { 0 ""} 0 541 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1511096145786 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[12\] 3.3-V LVTTL AB23 " "Pin SW\[12\] uses I/O standard 3.3-V LVTTL at AB23" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { SW[12] } } } { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[12\]" } } } } { "vu_meter.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/vu_meter.vhd" 19 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/DE2_sound/vu_meter/" { { 0 { 0 ""} 0 542 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1511096145786 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[13\] 3.3-V LVTTL AA24 " "Pin SW\[13\] uses I/O standard 3.3-V LVTTL at AA24" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { SW[13] } } } { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[13\]" } } } } { "vu_meter.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/vu_meter.vhd" 19 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/DE2_sound/vu_meter/" { { 0 { 0 ""} 0 543 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1511096145786 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[14\] 3.3-V LVTTL AA23 " "Pin SW\[14\] uses I/O standard 3.3-V LVTTL at AA23" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { SW[14] } } } { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[14\]" } } } } { "vu_meter.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/vu_meter.vhd" 19 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/DE2_sound/vu_meter/" { { 0 { 0 ""} 0 544 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1511096145786 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[15\] 3.3-V LVTTL AA22 " "Pin SW\[15\] uses I/O standard 3.3-V LVTTL at AA22" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { SW[15] } } } { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[15\]" } } } } { "vu_meter.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/vu_meter.vhd" 19 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/DE2_sound/vu_meter/" { { 0 { 0 ""} 0 545 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1511096145786 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[16\] 3.3-V LVTTL Y24 " "Pin SW\[16\] uses I/O standard 3.3-V LVTTL at Y24" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { SW[16] } } } { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[16\]" } } } } { "vu_meter.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/vu_meter.vhd" 19 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/DE2_sound/vu_meter/" { { 0 { 0 ""} 0 546 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1511096145786 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[17\] 3.3-V LVTTL Y23 " "Pin SW\[17\] uses I/O standard 3.3-V LVTTL at Y23" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { SW[17] } } } { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[17\]" } } } } { "vu_meter.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/vu_meter.vhd" 19 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/DE2_sound/vu_meter/" { { 0 { 0 ""} 0 547 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1511096145786 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TFT_SDO 3.3-V LVTTL AH23 " "Pin TFT_SDO uses I/O standard 3.3-V LVTTL at AH23" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { TFT_SDO } } } { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TFT_SDO" } } } } { "vu_meter.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/vu_meter.vhd" 20 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/DE2_sound/vu_meter/" { { 0 { 0 ""} 0 589 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1511096145786 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "UART_RXD 3.3-V LVTTL G12 " "Pin UART_RXD uses I/O standard 3.3-V LVTTL at G12" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { UART_RXD } } } { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_RXD" } } } } { "vu_meter.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/vu_meter.vhd" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/DE2_sound/vu_meter/" { { 0 { 0 ""} 0 596 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1511096145786 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "UART_RTS 3.3-V LVTTL J13 " "Pin UART_RTS uses I/O standard 3.3-V LVTTL at J13" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { UART_RTS } } } { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_RTS" } } } } { "vu_meter.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/vu_meter.vhd" 29 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/DE2_sound/vu_meter/" { { 0 { 0 ""} 0 598 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1511096145786 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AUD_ADCDAT 3.3-V LVTTL D2 " "Pin AUD_ADCDAT uses I/O standard 3.3-V LVTTL at D2" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { AUD_ADCDAT } } } { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCDAT" } } } } { "vu_meter.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/vu_meter.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/DE2_sound/vu_meter/" { { 0 { 0 ""} 0 581 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1511096145786 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AUD_BCLK 3.3-V LVTTL F2 " "Pin AUD_BCLK uses I/O standard 3.3-V LVTTL at F2" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { AUD_BCLK } } } { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } } { "vu_meter.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/vu_meter.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/DE2_sound/vu_meter/" { { 0 { 0 ""} 0 582 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1511096145786 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AUD_ADCLRCK 3.3-V LVTTL C2 " "Pin AUD_ADCLRCK uses I/O standard 3.3-V LVTTL at C2" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { AUD_ADCLRCK } } } { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } } { "vu_meter.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/vu_meter.vhd" 13 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/DE2_sound/vu_meter/" { { 0 { 0 ""} 0 583 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1511096145786 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AUD_DACLRCK 3.3-V LVTTL E3 " "Pin AUD_DACLRCK uses I/O standard 3.3-V LVTTL at E3" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { AUD_DACLRCK } } } { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } } { "vu_meter.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/vu_meter.vhd" 14 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/DE2_sound/vu_meter/" { { 0 { 0 ""} 0 584 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1511096145786 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "I2C_SDAT 3.3-V LVTTL A8 " "Pin I2C_SDAT uses I/O standard 3.3-V LVTTL at A8" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { I2C_SDAT } } } { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } } { "vu_meter.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/vu_meter.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/DE2_sound/vu_meter/" { { 0 { 0 ""} 0 585 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1511096145786 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK_50 3.3-V LVTTL Y2 " "Pin CLOCK_50 uses I/O standard 3.3-V LVTTL at Y2" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { CLOCK_50 } } } { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "vu_meter.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/vu_meter.vhd" 9 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/DE2_sound/vu_meter/" { { 0 { 0 ""} 0 580 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1511096145786 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[0\] 3.3-V LVTTL M23 " "Pin KEY\[0\] uses I/O standard 3.3-V LVTTL at M23" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "vu_meter.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/vu_meter.vhd" 10 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/DE2_sound/vu_meter/" { { 0 { 0 ""} 0 526 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1511096145786 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[1\] 3.3-V LVTTL AC28 " "Pin SW\[1\] uses I/O standard 3.3-V LVTTL at AC28" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { SW[1] } } } { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } } { "vu_meter.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/vu_meter.vhd" 19 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/DE2_sound/vu_meter/" { { 0 { 0 ""} 0 531 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1511096145786 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[1\] 3.3-V LVTTL M21 " "Pin KEY\[1\] uses I/O standard 3.3-V LVTTL at M21" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { KEY[1] } } } { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } } { "vu_meter.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/vu_meter.vhd" 10 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/DE2_sound/vu_meter/" { { 0 { 0 ""} 0 527 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1511096145786 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[0\] 3.3-V LVTTL AB28 " "Pin SW\[0\] uses I/O standard 3.3-V LVTTL at AB28" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { SW[0] } } } { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } } { "vu_meter.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/vu_meter.vhd" 19 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/DE2_sound/vu_meter/" { { 0 { 0 ""} 0 530 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1511096145786 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1511096145786 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "4 " "Following 4 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_ADCDAT a permanently disabled " "Pin AUD_ADCDAT has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { AUD_ADCDAT } } } { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCDAT" } } } } { "vu_meter.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/vu_meter.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/DE2_sound/vu_meter/" { { 0 { 0 ""} 0 581 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1511096145786 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_BCLK a permanently disabled " "Pin AUD_BCLK has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { AUD_BCLK } } } { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } } { "vu_meter.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/vu_meter.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/DE2_sound/vu_meter/" { { 0 { 0 ""} 0 582 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1511096145786 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_ADCLRCK a permanently disabled " "Pin AUD_ADCLRCK has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { AUD_ADCLRCK } } } { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } } { "vu_meter.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/vu_meter.vhd" 13 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/DE2_sound/vu_meter/" { { 0 { 0 ""} 0 583 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1511096145786 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_DACLRCK a permanently disabled " "Pin AUD_DACLRCK has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { AUD_DACLRCK } } } { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } } { "vu_meter.vhd" "" { Text "D:/FPGA/DE2_sound/vu_meter/vu_meter.vhd" 14 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/DE2_sound/vu_meter/" { { 0 { 0 ""} 0 584 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1511096145786 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1511096145786 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/FPGA/DE2_sound/vu_meter/vu_meter.fit.smsg " "Generated suppressed messages file D:/FPGA/DE2_sound/vu_meter/vu_meter.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1511096150551 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 99 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 99 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "2780 " "Peak virtual memory: 2780 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1511096161767 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 19 12:56:01 2017 " "Processing ended: Sun Nov 19 12:56:01 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1511096161767 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:06:22 " "Elapsed time: 00:06:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1511096161767 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:12:30 " "Total CPU time (on all processors): 00:12:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1511096161767 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1511096161767 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1511096163154 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1511096163156 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 19 12:56:03 2017 " "Processing started: Sun Nov 19 12:56:03 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1511096163156 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1511096163156 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off vu_meter -c vu_meter " "Command: quartus_asm --read_settings_files=off --write_settings_files=off vu_meter -c vu_meter" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1511096163156 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1511096169653 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1511096169802 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "820 " "Peak virtual memory: 820 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1511096170398 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 19 12:56:10 2017 " "Processing ended: Sun Nov 19 12:56:10 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1511096170398 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1511096170398 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1511096170398 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1511096170398 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1511096171286 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1511096171672 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1511096171675 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 19 12:56:11 2017 " "Processing started: Sun Nov 19 12:56:11 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1511096171675 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511096171675 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta vu_meter -c vu_meter " "Command: quartus_sta vu_meter -c vu_meter" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511096171675 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1511096171724 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511096173310 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511096173361 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511096173361 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "16 " "TimeQuest Timing Analyzer is analyzing 16 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "TimeQuest Timing Analyzer" 0 -1 1511096175756 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_cpf1 " "Entity dcfifo_cpf1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_c09:dffpipe15\|dffe16a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_c09:dffpipe15\|dffe16a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1511096177540 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_b09:dffpipe12\|dffe13a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_b09:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1511096177540 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1511096177540 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511096177540 ""}
{ "Info" "ISTA_SDC_FOUND" "vu_meter.sdc " "Reading SDC File: 'vu_meter.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511096177807 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "dac_i2s:dac_i2s_i1\|avconf:avconf_i1\|mI2C_CTRL_CLK " "Node: dac_i2s:dac_i2s_i1\|avconf:avconf_i1\|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register dac_i2s:dac_i2s_i1\|avconf:avconf_i1\|I2C_Controller:u0\|SD_COUNTER\[0\] dac_i2s:dac_i2s_i1\|avconf:avconf_i1\|mI2C_CTRL_CLK " "Register dac_i2s:dac_i2s_i1\|avconf:avconf_i1\|I2C_Controller:u0\|SD_COUNTER\[0\] is being clocked by dac_i2s:dac_i2s_i1\|avconf:avconf_i1\|mI2C_CTRL_CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1511096178114 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1511096178114 "|vu_meter|dac_i2s:dac_i2s_i1|avconf:avconf_i1|mI2C_CTRL_CLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register dac_i2s:dac_i2s_i1\|avconf:avconf_i1\|mI2C_CTRL_CLK CLOCK_50 " "Register dac_i2s:dac_i2s_i1\|avconf:avconf_i1\|mI2C_CTRL_CLK is being clocked by CLOCK_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1511096178114 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1511096178114 "|vu_meter|CLOCK_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ili9341:ili9341_i1\|tft_ili9341:inst1\|frameBufferLowNibble " "Node: ili9341:ili9341_i1\|tft_ili9341:inst1\|frameBufferLowNibble was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ili9341:ili9341_i1\|tft_ram:tft_ram_inst\|altsyncram:altsyncram_component\|altsyncram_lgr3:auto_generated\|address_reg_b\[3\] ili9341:ili9341_i1\|tft_ili9341:inst1\|frameBufferLowNibble " "Register ili9341:ili9341_i1\|tft_ram:tft_ram_inst\|altsyncram:altsyncram_component\|altsyncram_lgr3:auto_generated\|address_reg_b\[3\] is being clocked by ili9341:ili9341_i1\|tft_ili9341:inst1\|frameBufferLowNibble" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1511096178114 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1511096178114 "|vu_meter|ili9341:ili9341_i1|tft_ili9341:inst1|frameBufferLowNibble"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "dac_i2s:dac_i2s_i1\|avconf:avconf_i1\|LUT_INDEX\[1\] " "Node: dac_i2s:dac_i2s_i1\|avconf:avconf_i1\|LUT_INDEX\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch dac_i2s:dac_i2s_i1\|avconf:avconf_i1\|LUT_DATA\[15\] dac_i2s:dac_i2s_i1\|avconf:avconf_i1\|LUT_INDEX\[1\] " "Latch dac_i2s:dac_i2s_i1\|avconf:avconf_i1\|LUT_DATA\[15\] is being clocked by dac_i2s:dac_i2s_i1\|avconf:avconf_i1\|LUT_INDEX\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1511096178114 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1511096178114 "|vu_meter|dac_i2s:dac_i2s_i1|avconf:avconf_i1|LUT_INDEX[1]"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: dac_i2s_i1\|Audio_Controller_i1\|Audio_Clock\|altpll_component\|pll\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: dac_i2s_i1\|Audio_Controller_i1\|Audio_Clock\|altpll_component\|pll\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1511096178594 ""}  } {  } 0 332056 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511096178594 ""}
{ "Warning" "WSTA_VIRTUAL_CLOCK_NOT_REFERENCED" "CLOCK_50 " "Virtual clock CLOCK_50 is never referenced in any input or output delay assignment." {  } {  } 0 332061 "Virtual clock %1!s! is never referenced in any input or output delay assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1511096178594 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1511096178596 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1511096178619 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511096178620 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511096178633 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511096178638 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511096178643 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511096178647 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511096178648 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1511096179518 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511096179641 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511096185247 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "dac_i2s:dac_i2s_i1\|avconf:avconf_i1\|mI2C_CTRL_CLK " "Node: dac_i2s:dac_i2s_i1\|avconf:avconf_i1\|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register dac_i2s:dac_i2s_i1\|avconf:avconf_i1\|I2C_Controller:u0\|SD_COUNTER\[0\] dac_i2s:dac_i2s_i1\|avconf:avconf_i1\|mI2C_CTRL_CLK " "Register dac_i2s:dac_i2s_i1\|avconf:avconf_i1\|I2C_Controller:u0\|SD_COUNTER\[0\] is being clocked by dac_i2s:dac_i2s_i1\|avconf:avconf_i1\|mI2C_CTRL_CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1511096187734 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1511096187734 "|vu_meter|dac_i2s:dac_i2s_i1|avconf:avconf_i1|mI2C_CTRL_CLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register dac_i2s:dac_i2s_i1\|avconf:avconf_i1\|mI2C_CTRL_CLK CLOCK_50 " "Register dac_i2s:dac_i2s_i1\|avconf:avconf_i1\|mI2C_CTRL_CLK is being clocked by CLOCK_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1511096187734 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1511096187734 "|vu_meter|CLOCK_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ili9341:ili9341_i1\|tft_ili9341:inst1\|frameBufferLowNibble " "Node: ili9341:ili9341_i1\|tft_ili9341:inst1\|frameBufferLowNibble was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ili9341:ili9341_i1\|tft_ram:tft_ram_inst\|altsyncram:altsyncram_component\|altsyncram_lgr3:auto_generated\|address_reg_b\[3\] ili9341:ili9341_i1\|tft_ili9341:inst1\|frameBufferLowNibble " "Register ili9341:ili9341_i1\|tft_ram:tft_ram_inst\|altsyncram:altsyncram_component\|altsyncram_lgr3:auto_generated\|address_reg_b\[3\] is being clocked by ili9341:ili9341_i1\|tft_ili9341:inst1\|frameBufferLowNibble" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1511096187734 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1511096187734 "|vu_meter|ili9341:ili9341_i1|tft_ili9341:inst1|frameBufferLowNibble"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "dac_i2s:dac_i2s_i1\|avconf:avconf_i1\|LUT_INDEX\[1\] " "Node: dac_i2s:dac_i2s_i1\|avconf:avconf_i1\|LUT_INDEX\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch dac_i2s:dac_i2s_i1\|avconf:avconf_i1\|LUT_DATA\[15\] dac_i2s:dac_i2s_i1\|avconf:avconf_i1\|LUT_INDEX\[1\] " "Latch dac_i2s:dac_i2s_i1\|avconf:avconf_i1\|LUT_DATA\[15\] is being clocked by dac_i2s:dac_i2s_i1\|avconf:avconf_i1\|LUT_INDEX\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1511096187734 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1511096187734 "|vu_meter|dac_i2s:dac_i2s_i1|avconf:avconf_i1|LUT_INDEX[1]"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: dac_i2s_i1\|Audio_Controller_i1\|Audio_Clock\|altpll_component\|pll\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: dac_i2s_i1\|Audio_Controller_i1\|Audio_Clock\|altpll_component\|pll\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1511096187845 ""}  } {  } 0 332056 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511096187845 ""}
{ "Warning" "WSTA_VIRTUAL_CLOCK_NOT_REFERENCED" "CLOCK_50 " "Virtual clock CLOCK_50 is never referenced in any input or output delay assignment." {  } {  } 0 332061 "Virtual clock %1!s! is never referenced in any input or output delay assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1511096187845 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511096187845 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511096187855 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511096187865 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511096187865 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511096187875 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511096187875 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1511096188723 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "dac_i2s:dac_i2s_i1\|avconf:avconf_i1\|mI2C_CTRL_CLK " "Node: dac_i2s:dac_i2s_i1\|avconf:avconf_i1\|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register dac_i2s:dac_i2s_i1\|avconf:avconf_i1\|I2C_Controller:u0\|SD_COUNTER\[0\] dac_i2s:dac_i2s_i1\|avconf:avconf_i1\|mI2C_CTRL_CLK " "Register dac_i2s:dac_i2s_i1\|avconf:avconf_i1\|I2C_Controller:u0\|SD_COUNTER\[0\] is being clocked by dac_i2s:dac_i2s_i1\|avconf:avconf_i1\|mI2C_CTRL_CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1511096190183 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1511096190183 "|vu_meter|dac_i2s:dac_i2s_i1|avconf:avconf_i1|mI2C_CTRL_CLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register dac_i2s:dac_i2s_i1\|avconf:avconf_i1\|mI2C_CTRL_CLK CLOCK_50 " "Register dac_i2s:dac_i2s_i1\|avconf:avconf_i1\|mI2C_CTRL_CLK is being clocked by CLOCK_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1511096190183 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1511096190183 "|vu_meter|CLOCK_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ili9341:ili9341_i1\|tft_ili9341:inst1\|frameBufferLowNibble " "Node: ili9341:ili9341_i1\|tft_ili9341:inst1\|frameBufferLowNibble was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ili9341:ili9341_i1\|tft_ram:tft_ram_inst\|altsyncram:altsyncram_component\|altsyncram_lgr3:auto_generated\|address_reg_b\[3\] ili9341:ili9341_i1\|tft_ili9341:inst1\|frameBufferLowNibble " "Register ili9341:ili9341_i1\|tft_ram:tft_ram_inst\|altsyncram:altsyncram_component\|altsyncram_lgr3:auto_generated\|address_reg_b\[3\] is being clocked by ili9341:ili9341_i1\|tft_ili9341:inst1\|frameBufferLowNibble" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1511096190183 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1511096190183 "|vu_meter|ili9341:ili9341_i1|tft_ili9341:inst1|frameBufferLowNibble"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "dac_i2s:dac_i2s_i1\|avconf:avconf_i1\|LUT_INDEX\[1\] " "Node: dac_i2s:dac_i2s_i1\|avconf:avconf_i1\|LUT_INDEX\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch dac_i2s:dac_i2s_i1\|avconf:avconf_i1\|LUT_DATA\[15\] dac_i2s:dac_i2s_i1\|avconf:avconf_i1\|LUT_INDEX\[1\] " "Latch dac_i2s:dac_i2s_i1\|avconf:avconf_i1\|LUT_DATA\[15\] is being clocked by dac_i2s:dac_i2s_i1\|avconf:avconf_i1\|LUT_INDEX\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1511096190183 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1511096190183 "|vu_meter|dac_i2s:dac_i2s_i1|avconf:avconf_i1|LUT_INDEX[1]"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: dac_i2s_i1\|Audio_Controller_i1\|Audio_Clock\|altpll_component\|pll\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: dac_i2s_i1\|Audio_Controller_i1\|Audio_Clock\|altpll_component\|pll\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1511096190273 ""}  } {  } 0 332056 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511096190273 ""}
{ "Warning" "WSTA_VIRTUAL_CLOCK_NOT_REFERENCED" "CLOCK_50 " "Virtual clock CLOCK_50 is never referenced in any input or output delay assignment." {  } {  } 0 332061 "Virtual clock %1!s! is never referenced in any input or output delay assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1511096190273 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511096190293 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511096190293 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511096190303 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511096190303 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511096190303 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511096192871 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511096194192 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 22 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 22 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1449 " "Peak virtual memory: 1449 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1511096194603 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 19 12:56:34 2017 " "Processing ended: Sun Nov 19 12:56:34 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1511096194603 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1511096194603 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1511096194603 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511096194603 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511096195815 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1511096195825 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 19 12:56:35 2017 " "Processing started: Sun Nov 19 12:56:35 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1511096195825 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1511096195825 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp vu_meter -c vu_meter --netlist_type=sgate " "Command: quartus_npp vu_meter -c vu_meter --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1511096195825 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 0 s Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "573 " "Peak virtual memory: 573 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1511096232448 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 19 12:57:12 2017 " "Processing ended: Sun Nov 19 12:57:12 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1511096232448 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:37 " "Elapsed time: 00:00:37" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1511096232448 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:37 " "Total CPU time (on all processors): 00:00:37" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1511096232448 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1511096232448 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Netlist Viewers Preprocess" 0 -1 1511096233269 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1511096233269 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 19 12:57:13 2017 " "Processing started: Sun Nov 19 12:57:13 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1511096233269 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1511096233269 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp vu_meter -c vu_meter --netlist_type=atom_map " "Command: quartus_npp vu_meter -c vu_meter --netlist_type=atom_map" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1511096233269 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 0 s Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "458 " "Peak virtual memory: 458 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1511096237063 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 19 12:57:17 2017 " "Processing ended: Sun Nov 19 12:57:17 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1511096237063 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1511096237063 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1511096237063 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1511096237063 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Netlist Viewers Preprocess" 0 -1 1511096237924 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1511096237934 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 19 12:57:17 2017 " "Processing started: Sun Nov 19 12:57:17 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1511096237934 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1511096237934 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp vu_meter -c vu_meter --netlist_type=atom_fit " "Command: quartus_npp vu_meter -c vu_meter --netlist_type=atom_fit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1511096237934 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 0 s Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "462 " "Peak virtual memory: 462 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1511096242512 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 19 12:57:22 2017 " "Processing ended: Sun Nov 19 12:57:22 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1511096242512 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1511096242512 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1511096242512 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1511096242512 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 271 s " "Quartus Prime Full Compilation was successful. 0 errors, 271 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1511096243143 ""}
