[p LITE_MODE AUTOSTATIC LFSROK EMI_WORD ]
[d version 1.1 ]
[d edition pro ]
[d chip 18F26J50 ]
"7069 /Applications/microchip/xc8/v1.10/include/pic18f26j50.h
[s S134 . 1 `uc 1 NOT_BOR 1 0 :1:0 
]
[s S136 . 1 `uc 1 . 1 0 :1:0 
`uc 1 NOT_POR 1 0 :1:1 
]
[s S139 . 1 `uc 1 . 1 0 :2:0 
`uc 1 NOT_PD 1 0 :1:2 
]
[s S142 . 1 `uc 1 . 1 0 :3:0 
`uc 1 NOT_TO 1 0 :1:3 
]
[s S145 . 1 `uc 1 . 1 0 :4:0 
`uc 1 NOT_RI 1 0 :1:4 
]
[s S148 . 1 `uc 1 . 1 0 :5:0 
`uc 1 NOT_CM 1 0 :1:5 
]
[s S151 . 1 `uc 1 nBOR 1 0 :1:0 
`uc 1 nPOR 1 0 :1:1 
`uc 1 nPD 1 0 :1:2 
`uc 1 nTO 1 0 :1:3 
`uc 1 nRI 1 0 :1:4 
`uc 1 nCM 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 IPEN 1 0 :1:7 
]
[s S160 . 1 `uc 1 BOR 1 0 :1:0 
`uc 1 POR 1 0 :1:1 
`uc 1 PD 1 0 :1:2 
`uc 1 TO 1 0 :1:3 
`uc 1 RI 1 0 :1:4 
`uc 1 CM 1 0 :1:5 
]
[u S167 . 1 `S134 1 . 1 0 `S136 1 . 1 0 `S139 1 . 1 0 `S142 1 . 1 0 `S145 1 . 1 0 `S148 1 . 1 0 `S151 1 . 1 0 `S160 1 . 1 0 ]
"13264
[s S210 . 1 `uc 1 RBIF 1 0 :1:0 
`uc 1 INT0IF 1 0 :1:1 
`uc 1 TMR0IF 1 0 :1:2 
`uc 1 RBIE 1 0 :1:3 
`uc 1 INT0IE 1 0 :1:4 
`uc 1 TMR0IE 1 0 :1:5 
`uc 1 PEIE_GIEL 1 0 :1:6 
`uc 1 GIE_GIEH 1 0 :1:7 
]
[s S219 . 1 `uc 1 . 1 0 :1:0 
`uc 1 INT0F 1 0 :1:1 
`uc 1 T0IF 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 INT0E 1 0 :1:4 
`uc 1 T0IE 1 0 :1:5 
`uc 1 PEIE 1 0 :1:6 
`uc 1 GIE 1 0 :1:7 
]
[s S228 . 1 `uc 1 . 1 0 :6:0 
`uc 1 GIEL 1 0 :1:6 
`uc 1 GIEH 1 0 :1:7 
]
[s S232 . 1 `uc 1 . 1 0 :1:0 
`uc 1 INT0F 1 0 :1:1 
`uc 1 T0IF 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 INT0E 1 0 :1:4 
`uc 1 T0IE 1 0 :1:5 
`uc 1 PEIE 1 0 :1:6 
`uc 1 GIE 1 0 :1:7 
]
[s S241 . 1 `uc 1 . 1 0 :6:0 
`uc 1 GIEL 1 0 :1:6 
`uc 1 GIEH 1 0 :1:7 
]
[u S245 . 1 `S210 1 . 1 0 `S219 1 . 1 0 `S228 1 . 1 0 `S219 1 . 1 0 `S228 1 . 1 0 ]
"14856
[s S287 . 1 `uc 1 TMR1IF 1 0 :1:0 
`uc 1 TMR2IF 1 0 :1:1 
`uc 1 CCP1IF 1 0 :1:2 
`uc 1 SSP1IF 1 0 :1:3 
`uc 1 TX1IF 1 0 :1:4 
`uc 1 RC1IF 1 0 :1:5 
`uc 1 ADIF 1 0 :1:6 
]
[s S295 . 1 `uc 1 . 1 0 :3:0 
`uc 1 SSPIF 1 0 :1:3 
`uc 1 TXIF 1 0 :1:4 
`uc 1 RCIF 1 0 :1:5 
]
[u S300 . 1 `S287 1 . 1 0 `S295 1 . 1 0 ]
"224
[s S368 . 1 `uc 1 IOLOCK 1 0 :1:0 
]
[u S370 . 1 `S368 1 . 1 0 ]
"240
[s S375 . 1 `uc 1 EPSTALL 1 0 :1:0 
`uc 1 EPINEN 1 0 :1:1 
`uc 1 EPOUTEN 1 0 :1:2 
`uc 1 EPCONDIS 1 0 :1:3 
`uc 1 EPHSHK 1 0 :1:4 
]
[s S381 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EP0CONDIS 1 0 :1:3 
]
[s S384 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EP0HSHK 1 0 :1:4 
]
[s S387 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EP0INEN 1 0 :1:1 
]
[s S390 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EP0OUTEN 1 0 :1:2 
]
[s S393 . 1 `uc 1 EP0STALL 1 0 :1:0 
]
[s S395 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EPCONDIS0 1 0 :1:3 
]
[s S398 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EPHSHK0 1 0 :1:4 
]
[s S401 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EPINEN0 1 0 :1:1 
]
[s S404 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EPOUTEN0 1 0 :1:2 
]
[s S407 . 1 `uc 1 EPSTALL0 1 0 :1:0 
]
[u S409 . 1 `S375 1 . 1 0 `S381 1 . 1 0 `S384 1 . 1 0 `S387 1 . 1 0 `S390 1 . 1 0 `S393 1 . 1 0 `S395 1 . 1 0 `S398 1 . 1 0 `S401 1 . 1 0 `S404 1 . 1 0 `S407 1 . 1 0 ]
"301
[s S456 . 1 `uc 1 EPSTALL 1 0 :1:0 
`uc 1 EPINEN 1 0 :1:1 
`uc 1 EPOUTEN 1 0 :1:2 
`uc 1 EPCONDIS 1 0 :1:3 
`uc 1 EPHSHK 1 0 :1:4 
]
[s S462 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EP1CONDIS 1 0 :1:3 
]
[s S465 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EP1HSHK 1 0 :1:4 
]
[s S468 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EP1INEN 1 0 :1:1 
]
[s S471 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EP1OUTEN 1 0 :1:2 
]
[s S474 . 1 `uc 1 EP1STALL 1 0 :1:0 
]
[s S476 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EPCONDIS1 1 0 :1:3 
]
[s S479 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EPHSHK1 1 0 :1:4 
]
[s S482 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EPINEN1 1 0 :1:1 
]
[s S485 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EPOUTEN1 1 0 :1:2 
]
[s S488 . 1 `uc 1 EPSTALL1 1 0 :1:0 
]
[u S490 . 1 `S375 1 . 1 0 `S462 1 . 1 0 `S465 1 . 1 0 `S468 1 . 1 0 `S471 1 . 1 0 `S474 1 . 1 0 `S476 1 . 1 0 `S479 1 . 1 0 `S482 1 . 1 0 `S485 1 . 1 0 `S488 1 . 1 0 ]
"432
[s S537 . 1 `uc 1 EPSTALL 1 0 :1:0 
`uc 1 EPINEN 1 0 :1:1 
`uc 1 EPOUTEN 1 0 :1:2 
`uc 1 EPCONDIS 1 0 :1:3 
`uc 1 EPHSHK 1 0 :1:4 
]
[s S543 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EP2CONDIS 1 0 :1:3 
]
[s S546 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EP2HSHK 1 0 :1:4 
]
[s S549 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EP2INEN 1 0 :1:1 
]
[s S552 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EP2OUTEN 1 0 :1:2 
]
[s S555 . 1 `uc 1 EP2STALL 1 0 :1:0 
]
[s S557 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EPCONDIS2 1 0 :1:3 
]
[s S560 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EPHSHK2 1 0 :1:4 
]
[s S563 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EPINEN2 1 0 :1:1 
]
[s S566 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EPOUTEN2 1 0 :1:2 
]
[s S569 . 1 `uc 1 EPSTALL2 1 0 :1:0 
]
[u S571 . 1 `S375 1 . 1 0 `S543 1 . 1 0 `S546 1 . 1 0 `S549 1 . 1 0 `S552 1 . 1 0 `S555 1 . 1 0 `S557 1 . 1 0 `S560 1 . 1 0 `S563 1 . 1 0 `S566 1 . 1 0 `S569 1 . 1 0 ]
"563
[s S618 . 1 `uc 1 EPSTALL 1 0 :1:0 
`uc 1 EPINEN 1 0 :1:1 
`uc 1 EPOUTEN 1 0 :1:2 
`uc 1 EPCONDIS 1 0 :1:3 
`uc 1 EPHSHK 1 0 :1:4 
]
[s S624 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EP3CONDIS 1 0 :1:3 
]
[s S627 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EP3HSHK 1 0 :1:4 
]
[s S630 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EP3INEN 1 0 :1:1 
]
[s S633 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EP3OUTEN 1 0 :1:2 
]
[s S636 . 1 `uc 1 EP3STALL 1 0 :1:0 
]
[s S638 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EPCONDIS3 1 0 :1:3 
]
[s S641 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EPHSHK3 1 0 :1:4 
]
[s S644 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EPINEN3 1 0 :1:1 
]
[s S647 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EPOUTEN3 1 0 :1:2 
]
[s S650 . 1 `uc 1 EPSTALL3 1 0 :1:0 
]
[u S652 . 1 `S375 1 . 1 0 `S624 1 . 1 0 `S627 1 . 1 0 `S630 1 . 1 0 `S633 1 . 1 0 `S636 1 . 1 0 `S638 1 . 1 0 `S641 1 . 1 0 `S644 1 . 1 0 `S647 1 . 1 0 `S650 1 . 1 0 ]
"694
[s S699 . 1 `uc 1 EPSTALL 1 0 :1:0 
`uc 1 EPINEN 1 0 :1:1 
`uc 1 EPOUTEN 1 0 :1:2 
`uc 1 EPCONDIS 1 0 :1:3 
`uc 1 EPHSHK 1 0 :1:4 
]
[s S705 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EP4CONDIS 1 0 :1:3 
]
[s S708 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EP4HSHK 1 0 :1:4 
]
[s S711 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EP4INEN 1 0 :1:1 
]
[s S714 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EP4OUTEN 1 0 :1:2 
]
[s S717 . 1 `uc 1 EP4STALL 1 0 :1:0 
]
[s S719 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EPCONDIS4 1 0 :1:3 
]
[s S722 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EPHSHK4 1 0 :1:4 
]
[s S725 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EPINEN4 1 0 :1:1 
]
[s S728 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EPOUTEN4 1 0 :1:2 
]
[s S731 . 1 `uc 1 EPSTALL4 1 0 :1:0 
]
[u S733 . 1 `S375 1 . 1 0 `S705 1 . 1 0 `S708 1 . 1 0 `S711 1 . 1 0 `S714 1 . 1 0 `S717 1 . 1 0 `S719 1 . 1 0 `S722 1 . 1 0 `S725 1 . 1 0 `S728 1 . 1 0 `S731 1 . 1 0 ]
"825
[s S780 . 1 `uc 1 EPSTALL 1 0 :1:0 
`uc 1 EPINEN 1 0 :1:1 
`uc 1 EPOUTEN 1 0 :1:2 
`uc 1 EPCONDIS 1 0 :1:3 
`uc 1 EPHSHK 1 0 :1:4 
]
[s S786 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EP5CONDIS 1 0 :1:3 
]
[s S789 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EP5HSHK 1 0 :1:4 
]
[s S792 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EP5INEN 1 0 :1:1 
]
[s S795 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EP5OUTEN 1 0 :1:2 
]
[s S798 . 1 `uc 1 EP5STALL 1 0 :1:0 
]
[s S800 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EPCONDIS5 1 0 :1:3 
]
[s S803 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EPHSHK5 1 0 :1:4 
]
[s S806 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EPINEN5 1 0 :1:1 
]
[s S809 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EPOUTEN5 1 0 :1:2 
]
[s S812 . 1 `uc 1 EPSTALL5 1 0 :1:0 
]
[u S814 . 1 `S375 1 . 1 0 `S786 1 . 1 0 `S789 1 . 1 0 `S792 1 . 1 0 `S795 1 . 1 0 `S798 1 . 1 0 `S800 1 . 1 0 `S803 1 . 1 0 `S806 1 . 1 0 `S809 1 . 1 0 `S812 1 . 1 0 ]
"956
[s S861 . 1 `uc 1 EPSTALL 1 0 :1:0 
`uc 1 EPINEN 1 0 :1:1 
`uc 1 EPOUTEN 1 0 :1:2 
`uc 1 EPCONDIS 1 0 :1:3 
`uc 1 EPHSHK 1 0 :1:4 
]
[s S867 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EP6CONDIS 1 0 :1:3 
]
[s S870 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EP6HSHK 1 0 :1:4 
]
[s S873 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EP6INEN 1 0 :1:1 
]
[s S876 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EP6OUTEN 1 0 :1:2 
]
[s S879 . 1 `uc 1 EP6STALL 1 0 :1:0 
]
[s S881 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EPCONDIS6 1 0 :1:3 
]
[s S884 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EPHSHK6 1 0 :1:4 
]
[s S887 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EPINEN6 1 0 :1:1 
]
[s S890 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EPOUTEN6 1 0 :1:2 
]
[s S893 . 1 `uc 1 EPSTALL6 1 0 :1:0 
]
[u S895 . 1 `S375 1 . 1 0 `S867 1 . 1 0 `S870 1 . 1 0 `S873 1 . 1 0 `S876 1 . 1 0 `S879 1 . 1 0 `S881 1 . 1 0 `S884 1 . 1 0 `S887 1 . 1 0 `S890 1 . 1 0 `S893 1 . 1 0 ]
"1087
[s S942 . 1 `uc 1 EPSTALL 1 0 :1:0 
`uc 1 EPINEN 1 0 :1:1 
`uc 1 EPOUTEN 1 0 :1:2 
`uc 1 EPCONDIS 1 0 :1:3 
`uc 1 EPHSHK 1 0 :1:4 
]
[s S948 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EP7CONDIS 1 0 :1:3 
]
[s S951 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EP7HSHK 1 0 :1:4 
]
[s S954 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EP7INEN 1 0 :1:1 
]
[s S957 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EP7OUTEN 1 0 :1:2 
]
[s S960 . 1 `uc 1 EP7STALL 1 0 :1:0 
]
[s S962 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EPCONDIS7 1 0 :1:3 
]
[s S965 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EPHSHK7 1 0 :1:4 
]
[s S968 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EPINEN7 1 0 :1:1 
]
[s S971 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EPOUTEN7 1 0 :1:2 
]
[s S974 . 1 `uc 1 EPSTALL7 1 0 :1:0 
]
[u S976 . 1 `S375 1 . 1 0 `S948 1 . 1 0 `S951 1 . 1 0 `S954 1 . 1 0 `S957 1 . 1 0 `S960 1 . 1 0 `S962 1 . 1 0 `S965 1 . 1 0 `S968 1 . 1 0 `S971 1 . 1 0 `S974 1 . 1 0 ]
"1218
[s S1023 . 1 `uc 1 EPSTALL 1 0 :1:0 
`uc 1 EPINEN 1 0 :1:1 
`uc 1 EPOUTEN 1 0 :1:2 
`uc 1 EPCONDIS 1 0 :1:3 
`uc 1 EPHSHK 1 0 :1:4 
]
[s S1029 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EPCONDIS8 1 0 :1:3 
]
[s S1032 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EPHSHK8 1 0 :1:4 
]
[s S1035 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EPINEN8 1 0 :1:1 
]
[s S1038 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EPOUTEN8 1 0 :1:2 
]
[s S1041 . 1 `uc 1 EPSTALL8 1 0 :1:0 
]
[u S1043 . 1 `S375 1 . 1 0 `S1029 1 . 1 0 `S1032 1 . 1 0 `S1035 1 . 1 0 `S1038 1 . 1 0 `S1041 1 . 1 0 ]
"1330
[s S1071 . 1 `uc 1 EPSTALL 1 0 :1:0 
`uc 1 EPINEN 1 0 :1:1 
`uc 1 EPOUTEN 1 0 :1:2 
`uc 1 EPCONDIS 1 0 :1:3 
`uc 1 EPHSHK 1 0 :1:4 
]
[s S1077 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EPCONDIS9 1 0 :1:3 
]
[s S1080 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EPHSHK9 1 0 :1:4 
]
[s S1083 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EPINEN9 1 0 :1:1 
]
[s S1086 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EPOUTEN9 1 0 :1:2 
]
[s S1089 . 1 `uc 1 EPSTALL9 1 0 :1:0 
]
[u S1091 . 1 `S375 1 . 1 0 `S1077 1 . 1 0 `S1080 1 . 1 0 `S1083 1 . 1 0 `S1086 1 . 1 0 `S1089 1 . 1 0 ]
"1417
[s S1119 . 1 `uc 1 EPSTALL 1 0 :1:0 
`uc 1 EPINEN 1 0 :1:1 
`uc 1 EPOUTEN 1 0 :1:2 
`uc 1 EPCONDIS 1 0 :1:3 
`uc 1 EPHSHK 1 0 :1:4 
]
[s S1125 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EPCONDIS10 1 0 :1:3 
]
[s S1128 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EPHSHK10 1 0 :1:4 
]
[s S1131 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EPINEN10 1 0 :1:1 
]
[s S1134 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EPOUTEN10 1 0 :1:2 
]
[s S1137 . 1 `uc 1 EPSTALL10 1 0 :1:0 
]
[u S1139 . 1 `S375 1 . 1 0 `S1125 1 . 1 0 `S1128 1 . 1 0 `S1131 1 . 1 0 `S1134 1 . 1 0 `S1137 1 . 1 0 ]
"1504
[s S1167 . 1 `uc 1 EPSTALL 1 0 :1:0 
`uc 1 EPINEN 1 0 :1:1 
`uc 1 EPOUTEN 1 0 :1:2 
`uc 1 EPCONDIS 1 0 :1:3 
`uc 1 EPHSHK 1 0 :1:4 
]
[s S1173 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EPCONDIS11 1 0 :1:3 
]
[s S1176 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EPHSHK11 1 0 :1:4 
]
[s S1179 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EPINEN11 1 0 :1:1 
]
[s S1182 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EPOUTEN11 1 0 :1:2 
]
[s S1185 . 1 `uc 1 EPSTALL11 1 0 :1:0 
]
[u S1187 . 1 `S375 1 . 1 0 `S1173 1 . 1 0 `S1176 1 . 1 0 `S1179 1 . 1 0 `S1182 1 . 1 0 `S1185 1 . 1 0 ]
"1591
[s S1215 . 1 `uc 1 EPSTALL 1 0 :1:0 
`uc 1 EPINEN 1 0 :1:1 
`uc 1 EPOUTEN 1 0 :1:2 
`uc 1 EPCONDIS 1 0 :1:3 
`uc 1 EPHSHK 1 0 :1:4 
]
[s S1221 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EPCONDIS12 1 0 :1:3 
]
[s S1224 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EPHSHK12 1 0 :1:4 
]
[s S1227 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EPINEN12 1 0 :1:1 
]
[s S1230 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EPOUTEN12 1 0 :1:2 
]
[s S1233 . 1 `uc 1 EPSTALL12 1 0 :1:0 
]
[u S1235 . 1 `S375 1 . 1 0 `S1221 1 . 1 0 `S1224 1 . 1 0 `S1227 1 . 1 0 `S1230 1 . 1 0 `S1233 1 . 1 0 ]
"1678
[s S1263 . 1 `uc 1 EPSTALL 1 0 :1:0 
`uc 1 EPINEN 1 0 :1:1 
`uc 1 EPOUTEN 1 0 :1:2 
`uc 1 EPCONDIS 1 0 :1:3 
`uc 1 EPHSHK 1 0 :1:4 
]
[s S1269 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EPCONDIS13 1 0 :1:3 
]
[s S1272 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EPHSHK13 1 0 :1:4 
]
[s S1275 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EPINEN13 1 0 :1:1 
]
[s S1278 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EPOUTEN13 1 0 :1:2 
]
[s S1281 . 1 `uc 1 EPSTALL13 1 0 :1:0 
]
[u S1283 . 1 `S375 1 . 1 0 `S1269 1 . 1 0 `S1272 1 . 1 0 `S1275 1 . 1 0 `S1278 1 . 1 0 `S1281 1 . 1 0 ]
"1765
[s S1311 . 1 `uc 1 EPSTALL 1 0 :1:0 
`uc 1 EPINEN 1 0 :1:1 
`uc 1 EPOUTEN 1 0 :1:2 
`uc 1 EPCONDIS 1 0 :1:3 
`uc 1 EPHSHK 1 0 :1:4 
]
[s S1317 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EPCONDIS14 1 0 :1:3 
]
[s S1320 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EPHSHK14 1 0 :1:4 
]
[s S1323 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EPINEN14 1 0 :1:1 
]
[s S1326 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EPOUTEN14 1 0 :1:2 
]
[s S1329 . 1 `uc 1 EPSTALL14 1 0 :1:0 
]
[u S1331 . 1 `S375 1 . 1 0 `S1317 1 . 1 0 `S1320 1 . 1 0 `S1323 1 . 1 0 `S1326 1 . 1 0 `S1329 1 . 1 0 ]
"1852
[s S1359 . 1 `uc 1 EPSTALL 1 0 :1:0 
`uc 1 EPINEN 1 0 :1:1 
`uc 1 EPOUTEN 1 0 :1:2 
`uc 1 EPCONDIS 1 0 :1:3 
`uc 1 EPHSHK 1 0 :1:4 
]
[s S1365 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EPCONDIS15 1 0 :1:3 
]
[s S1368 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EPHSHK15 1 0 :1:4 
]
[s S1371 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EPINEN15 1 0 :1:1 
]
[s S1374 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EPOUTEN15 1 0 :1:2 
]
[s S1377 . 1 `uc 1 EPSTALL15 1 0 :1:0 
]
[u S1379 . 1 `S375 1 . 1 0 `S1365 1 . 1 0 `S1368 1 . 1 0 `S1371 1 . 1 0 `S1374 1 . 1 0 `S1377 1 . 1 0 ]
"1939
[s S1407 . 1 `uc 1 URSTIE 1 0 :1:0 
`uc 1 UERRIE 1 0 :1:1 
`uc 1 ACTVIE 1 0 :1:2 
`uc 1 TRNIE 1 0 :1:3 
`uc 1 IDLEIE 1 0 :1:4 
`uc 1 STALLIE 1 0 :1:5 
`uc 1 SOFIE 1 0 :1:6 
]
[u S1415 . 1 `S1407 1 . 1 0 ]
"2009
[s S1426 . 1 `uc 1 PIDEE 1 0 :1:0 
`uc 1 CRC5EE 1 0 :1:1 
`uc 1 CRC16EE 1 0 :1:2 
`uc 1 DFN8EE 1 0 :1:3 
`uc 1 BTOEE 1 0 :1:4 
`uc 1 . 1 0 :2:5 
`uc 1 BTSEE 1 0 :1:7 
]
[u S1434 . 1 `S1426 1 . 1 0 ]
"2064
[s S1445 . 1 `uc 1 ADDR 1 0 :7:0 
]
[s S1447 . 1 `uc 1 ADDR0 1 0 :1:0 
`uc 1 ADDR1 1 0 :1:1 
`uc 1 ADDR2 1 0 :1:2 
`uc 1 ADDR3 1 0 :1:3 
`uc 1 ADDR4 1 0 :1:4 
`uc 1 ADDR5 1 0 :1:5 
`uc 1 ADDR6 1 0 :1:6 
]
[u S1455 . 1 `S1445 1 . 1 0 `S1447 1 . 1 0 ]
"2117
[s S1469 . 1 `uc 1 PPB0 1 0 :1:0 
`uc 1 PPB1 1 0 :1:1 
`uc 1 FSEN 1 0 :1:2 
`uc 1 UTRDIS 1 0 :1:3 
`uc 1 UPUEN 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 UOEMON 1 0 :1:6 
`uc 1 UTEYE 1 0 :1:7 
]
[s S1478 . 1 `uc 1 UPP0 1 0 :1:0 
]
[s S1480 . 1 `uc 1 . 1 0 :1:0 
`uc 1 UPP1 1 0 :1:1 
]
[u S1483 . 1 `S1469 1 . 1 0 `S1478 1 . 1 0 `S1480 1 . 1 0 ]
"2185
[s S1502 . 1 `uc 1 PMPTTL 1 0 :1:0 
`uc 1 RTSECSEL0 1 0 :1:1 
`uc 1 RTSECSEL1 1 0 :1:2 
]
[u S1506 . 1 `S1502 1 . 1 0 ]
"2246
[s S1513 . 1 `uc 1 RODIV 1 0 :4:0 
`uc 1 ROSEL 1 0 :1:4 
`uc 1 ROSSLP 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 ROON 1 0 :1:7 
]
[s S1519 . 1 `uc 1 RODIV0 1 0 :1:0 
`uc 1 RODIV1 1 0 :1:1 
`uc 1 RODIV2 1 0 :1:2 
`uc 1 RODIV3 1 0 :1:3 
]
[u S1524 . 1 `S1513 1 . 1 0 `S1519 1 . 1 0 ]
"2285
[s S1539 . 1 `uc 1 CAL 1 0 :8:0 
]
[s S1541 . 1 `uc 1 CAL0 1 0 :1:0 
`uc 1 CAL1 1 0 :1:1 
`uc 1 CAL2 1 0 :1:2 
`uc 1 CAL3 1 0 :1:3 
`uc 1 CAL4 1 0 :1:4 
`uc 1 CAL5 1 0 :1:5 
`uc 1 CAL6 1 0 :1:6 
`uc 1 CAL7 1 0 :1:7 
]
[u S1550 . 1 `S1539 1 . 1 0 `S1541 1 . 1 0 ]
"2349
[s S1565 . 1 `uc 1 RTCPTR0 1 0 :1:0 
`uc 1 RTCPTR1 1 0 :1:1 
`uc 1 RTCOE 1 0 :1:2 
`uc 1 HALFSEC 1 0 :1:3 
`uc 1 RTCSYNC 1 0 :1:4 
`uc 1 RTCWREN 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 RTCEN 1 0 :1:7 
]
[u S1574 . 1 `S1565 1 . 1 0 ]
"2415
[s S1586 . 1 `uc 1 SPI1OD 1 0 :1:0 
`uc 1 SPI2OD 1 0 :1:1 
]
[u S1589 . 1 `S1586 1 . 1 0 ]
"2465
[s S1595 . 1 `uc 1 U1OD 1 0 :1:0 
`uc 1 U2OD 1 0 :1:1 
]
[u S1598 . 1 `S1595 1 . 1 0 ]
"2490
[s S1604 . 1 `uc 1 ECCP1OD 1 0 :1:0 
`uc 1 ECCP2OD 1 0 :1:1 
]
[u S1607 . 1 `S1604 1 . 1 0 ]
"2515
[s S1613 . 1 `uc 1 PCFG0 1 0 :1:0 
`uc 1 PCFG1 1 0 :1:1 
`uc 1 PCFG2 1 0 :1:2 
`uc 1 PCFG3 1 0 :1:3 
`uc 1 PCFG4 1 0 :1:4 
]
[u S1619 . 1 `S1613 1 . 1 0 ]
"2543
[s S1628 . 1 `uc 1 PCFG8 1 0 :1:0 
`uc 1 PCFG9 1 0 :1:1 
`uc 1 PCFG10 1 0 :1:2 
`uc 1 PCFG11 1 0 :1:3 
`uc 1 PCFG12 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 VBG2EN 1 0 :1:6 
`uc 1 VBGEN 1 0 :1:7 
]
[s S1637 . 1 `uc 1 . 1 0 :6:0 
`uc 1 PCFG14 1 0 :1:6 
]
[s S1640 . 1 `uc 1 . 1 0 :7:0 
`uc 1 PCFG15 1 0 :1:7 
]
[u S1643 . 1 `S1628 1 . 1 0 `S1637 1 . 1 0 `S1640 1 . 1 0 ]
"2597
[s S1663 . 1 `uc 1 DSPOR 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 DSMCLR 1 0 :1:2 
`uc 1 DSRTC 1 0 :1:3 
`uc 1 DSWDT 1 0 :1:4 
`uc 1 DSULP 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 DSFLT 1 0 :1:7 
]
[u S1672 . 1 `S1663 1 . 1 0 ]
"2663
[s S1684 . 1 `uc 1 DSINT0 1 0 :1:0 
]
[u S1686 . 1 `S1684 1 . 1 0 ]
"2707
[s S1691 . 1 `uc 1 RELEASE 1 0 :1:0 
`uc 1 DSBOR 1 0 :1:1 
`uc 1 ULPWDIS 1 0 :1:2 
]
[u S1695 . 1 `S1691 1 . 1 0 ]
"2728
[s S1702 . 1 `uc 1 RTCWDIS 1 0 :1:0 
`uc 1 DSULPEN 1 0 :1:1 
`uc 1 . 1 0 :5:2 
`uc 1 DSEN 1 0 :1:7 
]
[u S1707 . 1 `S1702 1 . 1 0 ]
"2779
[s S1716 . 1 `uc 1 DSGPR0 1 0 :8:0 
]
[u S1718 . 1 `S1716 1 . 1 0 ]
"2798
[s S1724 . 1 `uc 1 DSGPR1 1 0 :8:0 
]
[u S1726 . 1 `S1724 1 . 1 0 ]
"2808
[s S1731 . 1 `uc 1 T3CCP1 1 0 :1:0 
`uc 1 T3CCP2 1 0 :1:1 
`uc 1 . 1 0 :2:2 
`uc 1 T1RUN 1 0 :1:4 
]
[u S1736 . 1 `S1731 1 . 1 0 ]
"2830
[s S1744 . 1 `uc 1 CVR 1 0 :4:0 
`uc 1 CVRSS 1 0 :1:4 
`uc 1 CVRR 1 0 :1:5 
`uc 1 CVROE 1 0 :1:6 
`uc 1 CVREN 1 0 :1:7 
]
[s S1750 . 1 `uc 1 CVR0 1 0 :1:0 
`uc 1 CVR1 1 0 :1:1 
`uc 1 CVR2 1 0 :1:2 
`uc 1 CVR3 1 0 :1:3 
]
[s S1755 . 1 `uc 1 . 1 0 :6:0 
`uc 1 CVROEN 1 0 :1:6 
]
[u S1758 . 1 `S1744 1 . 1 0 `S1750 1 . 1 0 `S1755 1 . 1 0 ]
"2927
[s S1778 . 1 `uc 1 FRM 1 0 :8:0 
]
[s S1780 . 1 `uc 1 FRM0 1 0 :1:0 
`uc 1 FRM1 1 0 :1:1 
`uc 1 FRM2 1 0 :1:2 
`uc 1 FRM3 1 0 :1:3 
`uc 1 FRM4 1 0 :1:4 
`uc 1 FRM5 1 0 :1:5 
`uc 1 FRM6 1 0 :1:6 
`uc 1 FRM7 1 0 :1:7 
]
[s S1789 . 1 `uc 1 FRML 1 0 :8:0 
]
[u S1791 . 1 `S1778 1 . 1 0 `S1780 1 . 1 0 `S1789 1 . 1 0 ]
"2956
[s S1809 . 1 `uc 1 FRM 1 0 :3:0 
]
[s S1811 . 1 `uc 1 FRM8 1 0 :1:0 
`uc 1 FRM9 1 0 :1:1 
`uc 1 FRM10 1 0 :1:2 
]
[u S1815 . 1 `S1809 1 . 1 0 `S1811 1 . 1 0 ]
"3025
[s S1825 . 1 `uc 1 URSTIF 1 0 :1:0 
`uc 1 UERRIF 1 0 :1:1 
`uc 1 ACTVIF 1 0 :1:2 
`uc 1 TRNIF 1 0 :1:3 
`uc 1 IDLEIF 1 0 :1:4 
`uc 1 STALLIF 1 0 :1:5 
`uc 1 SOFIF 1 0 :1:6 
]
[u S1833 . 1 `S1825 1 . 1 0 ]
"3065
[s S1844 . 1 `uc 1 PIDEF 1 0 :1:0 
`uc 1 CRC5EF 1 0 :1:1 
`uc 1 CRC16EF 1 0 :1:2 
`uc 1 DFN8EF 1 0 :1:3 
`uc 1 BTOEF 1 0 :1:4 
`uc 1 . 1 0 :2:5 
`uc 1 BTSEF 1 0 :1:7 
]
[u S1852 . 1 `S1844 1 . 1 0 ]
"3120
[s S1863 . 1 `uc 1 . 1 0 :1:0 
`uc 1 PPBI 1 0 :1:1 
`uc 1 DIR 1 0 :1:2 
`uc 1 ENDP 1 0 :4:3 
]
[s S1868 . 1 `uc 1 . 1 0 :3:0 
`uc 1 ENDP0 1 0 :1:3 
`uc 1 ENDP1 1 0 :1:4 
`uc 1 ENDP2 1 0 :1:5 
`uc 1 ENDP3 1 0 :1:6 
]
[u S1874 . 1 `S1863 1 . 1 0 `S1868 1 . 1 0 ]
"3174
[s S1889 . 1 `uc 1 . 1 0 :1:0 
`uc 1 SUSPND 1 0 :1:1 
`uc 1 RESUME 1 0 :1:2 
`uc 1 USBEN 1 0 :1:3 
`uc 1 PKTDIS 1 0 :1:4 
`uc 1 SE0 1 0 :1:5 
`uc 1 PPBRST 1 0 :1:6 
]
[u S1897 . 1 `S1889 1 . 1 0 ]
"3263
[s S1909 . 1 `uc 1 DMACNTHB 1 0 :2:0 
]
[u S1911 . 1 `S1909 1 . 1 0 ]
"3282
[s S1917 . 1 `uc 1 DMACNTLB 1 0 :8:0 
]
[u S1919 . 1 `S1917 1 . 1 0 ]
"3301
[s S1925 . 1 `uc 1 DMARCPTRHB 1 0 :4:0 
]
[u S1927 . 1 `S1925 1 . 1 0 ]
"3320
[s S1933 . 1 `uc 1 DMARCVPTRLB 1 0 :8:0 
]
[u S1935 . 1 `S1933 1 . 1 0 ]
"3339
[s S1941 . 1 `uc 1 DMATXPTRHB 1 0 :4:0 
]
[u S1943 . 1 `S1941 1 . 1 0 ]
"3358
[s S1949 . 1 `uc 1 DMATXPTRLB 1 0 :8:0 
]
[u S1951 . 1 `S1949 1 . 1 0 ]
"3382
[s S1957 . 1 `uc 1 COUT1 1 0 :1:0 
`uc 1 COUT2 1 0 :1:1 
]
[u S1960 . 1 `S1957 1 . 1 0 ]
"3393
[s S1966 . 1 `uc 1 COUT1 1 0 :1:0 
`uc 1 COUT2 1 0 :1:1 
]
[u S1969 . 1 `S1957 1 . 1 0 ]
"3412
[s S1975 . 1 `uc 1 SEN 1 0 :1:0 
`uc 1 RSEN 1 0 :1:1 
`uc 1 PEN 1 0 :1:2 
`uc 1 RCEN 1 0 :1:3 
`uc 1 ACKEN 1 0 :1:4 
`uc 1 ACKDT 1 0 :1:5 
`uc 1 ACKSTAT 1 0 :1:6 
`uc 1 GCEN 1 0 :1:7 
]
[s S1984 . 1 `uc 1 . 1 0 :1:0 
`uc 1 ADMSK1 1 0 :1:1 
`uc 1 ADMSK2 1 0 :1:2 
`uc 1 ADMSK3 1 0 :1:3 
`uc 1 ADMSK4 1 0 :1:4 
`uc 1 ADMSK5 1 0 :1:5 
]
[s S1991 . 1 `uc 1 . 1 0 :5:0 
`uc 1 ACKDT2 1 0 :1:5 
]
[s S1994 . 1 `uc 1 . 1 0 :4:0 
`uc 1 ACKEN2 1 0 :1:4 
]
[s S1997 . 1 `uc 1 . 1 0 :6:0 
`uc 1 ACKSTAT2 1 0 :1:6 
]
[s S2000 . 1 `uc 1 . 1 0 :1:0 
`uc 1 ADMSK12 1 0 :1:1 
]
[s S2003 . 1 `uc 1 . 1 0 :2:0 
`uc 1 ADMSK22 1 0 :1:2 
]
[s S2006 . 1 `uc 1 . 1 0 :3:0 
`uc 1 ADMSK32 1 0 :1:3 
]
[s S2009 . 1 `uc 1 . 1 0 :4:0 
`uc 1 ADMSK42 1 0 :1:4 
]
[s S2012 . 1 `uc 1 . 1 0 :5:0 
`uc 1 ADMSK52 1 0 :1:5 
]
[s S2015 . 1 `uc 1 . 1 0 :7:0 
`uc 1 GCEN2 1 0 :1:7 
]
[s S2018 . 1 `uc 1 . 1 0 :2:0 
`uc 1 PEN2 1 0 :1:2 
]
[s S2021 . 1 `uc 1 . 1 0 :3:0 
`uc 1 RCEN2 1 0 :1:3 
]
[s S2024 . 1 `uc 1 . 1 0 :1:0 
`uc 1 RSEN2 1 0 :1:1 
]
[s S2027 . 1 `uc 1 SEN2 1 0 :1:0 
]
[u S2029 . 1 `S1975 1 . 1 0 `S1984 1 . 1 0 `S1991 1 . 1 0 `S1994 1 . 1 0 `S1997 1 . 1 0 `S2000 1 . 1 0 `S2003 1 . 1 0 `S2006 1 . 1 0 `S2009 1 . 1 0 `S2012 1 . 1 0 `S2015 1 . 1 0 `S2018 1 . 1 0 `S2021 1 . 1 0 `S2024 1 . 1 0 `S2027 1 . 1 0 ]
"3502
[s S2100 . 1 `uc 1 SSPM 1 0 :4:0 
`uc 1 CKP 1 0 :1:4 
`uc 1 SSPEN 1 0 :1:5 
`uc 1 SSPOV 1 0 :1:6 
`uc 1 WCOL 1 0 :1:7 
]
[s S2106 . 1 `uc 1 SSPM0 1 0 :1:0 
`uc 1 SSPM1 1 0 :1:1 
`uc 1 SSPM2 1 0 :1:2 
`uc 1 SSPM3 1 0 :1:3 
]
[s S2111 . 1 `uc 1 . 1 0 :4:0 
`uc 1 CKP2 1 0 :1:4 
]
[s S2114 . 1 `uc 1 . 1 0 :5:0 
`uc 1 SSPEN2 1 0 :1:5 
]
[s S2117 . 1 `uc 1 SSPM02 1 0 :1:0 
]
[s S2119 . 1 `uc 1 . 1 0 :1:0 
`uc 1 SSPM12 1 0 :1:1 
]
[s S2122 . 1 `uc 1 . 1 0 :2:0 
`uc 1 SSPM22 1 0 :1:2 
]
[s S2125 . 1 `uc 1 . 1 0 :3:0 
`uc 1 SSPM32 1 0 :1:3 
]
[s S2128 . 1 `uc 1 . 1 0 :6:0 
`uc 1 SSPOV2 1 0 :1:6 
]
[s S2131 . 1 `uc 1 . 1 0 :7:0 
`uc 1 WCOL2 1 0 :1:7 
]
[u S2134 . 1 `S2100 1 . 1 0 `S2106 1 . 1 0 `S2111 1 . 1 0 `S2114 1 . 1 0 `S2117 1 . 1 0 `S2119 1 . 1 0 `S2122 1 . 1 0 `S2125 1 . 1 0 `S2128 1 . 1 0 `S2131 1 . 1 0 ]
"3687
[s S2180 . 1 `uc 1 . 1 0 :2:0 
`uc 1 R_NOT_W 1 0 :1:2 
]
[s S2183 . 1 `uc 1 . 1 0 :5:0 
`uc 1 D_NOT_A 1 0 :1:5 
]
[s S2186 . 1 `uc 1 BF 1 0 :1:0 
`uc 1 UA 1 0 :1:1 
`uc 1 R_nW 1 0 :1:2 
`uc 1 S 1 0 :1:3 
`uc 1 P 1 0 :1:4 
`uc 1 D_nA 1 0 :1:5 
`uc 1 CKE 1 0 :1:6 
`uc 1 SMP 1 0 :1:7 
]
[s S2195 . 1 `uc 1 BF2 1 0 :1:0 
]
[s S2197 . 1 `uc 1 . 1 0 :6:0 
`uc 1 CKE2 1 0 :1:6 
]
[s S2200 . 1 `uc 1 . 1 0 :5:0 
`uc 1 DA2 1 0 :1:5 
]
[s S2203 . 1 `uc 1 . 1 0 :5:0 
`uc 1 DATA_ADDRESS2 1 0 :1:5 
]
[s S2206 . 1 `uc 1 . 1 0 :5:0 
`uc 1 D_A2 1 0 :1:5 
]
[s S2209 . 1 `uc 1 . 1 0 :5:0 
`uc 1 D_nA2 1 0 :1:5 
]
[s S2212 . 1 `uc 1 . 1 0 :5:0 
`uc 1 I2C_DAT2 1 0 :1:5 
]
[s S2215 . 1 `uc 1 . 1 0 :2:0 
`uc 1 I2C_READ2 1 0 :1:2 
]
[s S2218 . 1 `uc 1 . 1 0 :3:0 
`uc 1 I2C_START2 1 0 :1:3 
]
[s S2221 . 1 `uc 1 . 1 0 :4:0 
`uc 1 I2C_STOP2 1 0 :1:4 
]
[s S2224 . 1 `uc 1 . 1 0 :4:0 
`uc 1 P2 1 0 :1:4 
]
[s S2227 . 1 `uc 1 . 1 0 :2:0 
`uc 1 READ_WRITE2 1 0 :1:2 
]
[s S2230 . 1 `uc 1 . 1 0 :2:0 
`uc 1 RW2 1 0 :1:2 
]
[s S2233 . 1 `uc 1 . 1 0 :2:0 
`uc 1 R_W2 1 0 :1:2 
]
[s S2236 . 1 `uc 1 . 1 0 :2:0 
`uc 1 R_nW2 1 0 :1:2 
]
[s S2239 . 1 `uc 1 . 1 0 :3:0 
`uc 1 S2 1 0 :1:3 
]
[s S2242 . 1 `uc 1 . 1 0 :7:0 
`uc 1 SMP2 1 0 :1:7 
]
[s S2245 . 1 `uc 1 . 1 0 :3:0 
`uc 1 START2 1 0 :1:3 
]
[s S2248 . 1 `uc 1 . 1 0 :4:0 
`uc 1 STOP2 1 0 :1:4 
]
[s S2251 . 1 `uc 1 . 1 0 :1:0 
`uc 1 UA2 1 0 :1:1 
]
[s S2254 . 1 `uc 1 . 1 0 :5:0 
`uc 1 nA2 1 0 :1:5 
]
[s S2257 . 1 `uc 1 . 1 0 :5:0 
`uc 1 nADDRESS2 1 0 :1:5 
]
[s S2260 . 1 `uc 1 . 1 0 :2:0 
`uc 1 nW2 1 0 :1:2 
]
[s S2263 . 1 `uc 1 . 1 0 :2:0 
`uc 1 nWRITE2 1 0 :1:2 
]
[u S2266 . 1 `S2180 1 . 1 0 `S2183 1 . 1 0 `S2186 1 . 1 0 `S2195 1 . 1 0 `S2197 1 . 1 0 `S2200 1 . 1 0 `S2203 1 . 1 0 `S2206 1 . 1 0 `S2209 1 . 1 0 `S2212 1 . 1 0 `S2215 1 . 1 0 `S2218 1 . 1 0 `S2221 1 . 1 0 `S2224 1 . 1 0 `S2227 1 . 1 0 `S2230 1 . 1 0 `S2233 1 . 1 0 `S2236 1 . 1 0 `S2239 1 . 1 0 `S2242 1 . 1 0 `S2245 1 . 1 0 `S2248 1 . 1 0 `S2251 1 . 1 0 `S2254 1 . 1 0 `S2257 1 . 1 0 `S2260 1 . 1 0 `S2263 1 . 1 0 ]
"3896
[s S2381 . 1 `uc 1 SSPADD 1 0 :8:0 
]
[s S2383 . 1 `uc 1 MSK0 1 0 :1:0 
`uc 1 MSK1 1 0 :1:1 
`uc 1 MSK2 1 0 :1:2 
`uc 1 MSK3 1 0 :1:3 
`uc 1 MSK4 1 0 :1:4 
`uc 1 MSK5 1 0 :1:5 
`uc 1 MSK6 1 0 :1:6 
`uc 1 MSK7 1 0 :1:7 
]
[s S2392 . 1 `uc 1 MSK02 1 0 :1:0 
]
[s S2394 . 1 `uc 1 . 1 0 :1:0 
`uc 1 MSK12 1 0 :1:1 
]
[s S2397 . 1 `uc 1 . 1 0 :2:0 
`uc 1 MSK22 1 0 :1:2 
]
[s S2400 . 1 `uc 1 . 1 0 :3:0 
`uc 1 MSK32 1 0 :1:3 
]
[s S2403 . 1 `uc 1 . 1 0 :4:0 
`uc 1 MSK42 1 0 :1:4 
]
[s S2406 . 1 `uc 1 . 1 0 :5:0 
`uc 1 MSK52 1 0 :1:5 
]
[s S2409 . 1 `uc 1 . 1 0 :6:0 
`uc 1 MSK62 1 0 :1:6 
]
[s S2412 . 1 `uc 1 . 1 0 :7:0 
`uc 1 MSK72 1 0 :1:7 
]
[u S2415 . 1 `S2381 1 . 1 0 `S2383 1 . 1 0 `S2392 1 . 1 0 `S2394 1 . 1 0 `S2397 1 . 1 0 `S2400 1 . 1 0 `S2403 1 . 1 0 `S2406 1 . 1 0 `S2409 1 . 1 0 `S2412 1 . 1 0 ]
"4210
[s S2462 . 1 `uc 1 SSPBUF 1 0 :8:0 
]
[u S2464 . 1 `S2462 1 . 1 0 ]
"4220
[s S2469 . 1 `uc 1 T4CKPS 1 0 :2:0 
`uc 1 TMR4ON 1 0 :1:2 
`uc 1 T4OUTPS 1 0 :4:3 
]
[s S2473 . 1 `uc 1 T4CKPS0 1 0 :1:0 
`uc 1 T4CKPS1 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 T4OUTPS0 1 0 :1:3 
`uc 1 T4OUTPS1 1 0 :1:4 
`uc 1 T4OUTPS2 1 0 :1:5 
`uc 1 T4OUTPS3 1 0 :1:6 
]
[u S2481 . 1 `S2469 1 . 1 0 `S2473 1 . 1 0 ]
"4299
[s S2498 . 1 `uc 1 PR4 1 0 :8:0 
]
[u S2500 . 1 `S2498 1 . 1 0 ]
"4318
[s S2506 . 1 `uc 1 TMR4 1 0 :8:0 
]
[u S2508 . 1 `S2506 1 . 1 0 ]
"4328
[s S2513 . 1 `uc 1 TMR3ON 1 0 :1:0 
`uc 1 RD16 1 0 :1:1 
`uc 1 T3SYNC 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 T3CKPS 1 0 :2:4 
`uc 1 TMR3CS 1 0 :2:6 
]
[s S2520 . 1 `uc 1 . 1 0 :4:0 
`uc 1 T3CKPS0 1 0 :1:4 
`uc 1 T3CKPS1 1 0 :1:5 
`uc 1 TMR3CS0 1 0 :1:6 
`uc 1 TMR3CS1 1 0 :1:7 
]
[s S2526 . 1 `uc 1 . 1 0 :7:0 
`uc 1 RD163 1 0 :1:7 
]
[s S2529 . 1 `uc 1 . 1 0 :7:0 
`uc 1 T3RD16 1 0 :1:7 
]
[u S2532 . 1 `S2513 1 . 1 0 `S2520 1 . 1 0 `S2526 1 . 1 0 `S2529 1 . 1 0 ]
"4432
[s S2559 . 1 `uc 1 TMR3L 1 0 :8:0 
]
[u S2561 . 1 `S2559 1 . 1 0 ]
"4451
[s S2567 . 1 `uc 1 TMR3H 1 0 :8:0 
]
[u S2569 . 1 `S2567 1 . 1 0 ]
"4461
[s S2574 . 1 `uc 1 ABDEN 1 0 :1:0 
`uc 1 WUE 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 BRG16 1 0 :1:3 
`uc 1 TXCKP 1 0 :1:4 
`uc 1 RXDTP 1 0 :1:5 
`uc 1 RCIDL 1 0 :1:6 
`uc 1 ABDOVF 1 0 :1:7 
]
[s S2583 . 1 `uc 1 ABDEN2 1 0 :1:0 
]
[s S2585 . 1 `uc 1 . 1 0 :7:0 
`uc 1 ABDOVF2 1 0 :1:7 
]
[s S2588 . 1 `uc 1 . 1 0 :3:0 
`uc 1 BRG162 1 0 :1:3 
]
[s S2591 . 1 `uc 1 . 1 0 :5:0 
`uc 1 DTRXP2 1 0 :1:5 
]
[s S2594 . 1 `uc 1 . 1 0 :6:0 
`uc 1 RCIDL2 1 0 :1:6 
]
[s S2597 . 1 `uc 1 . 1 0 :6:0 
`uc 1 RCMT2 1 0 :1:6 
]
[s S2600 . 1 `uc 1 . 1 0 :5:0 
`uc 1 RXDTP2 1 0 :1:5 
]
[s S2603 . 1 `uc 1 . 1 0 :4:0 
`uc 1 SCKP2 1 0 :1:4 
]
[s S2606 . 1 `uc 1 . 1 0 :4:0 
`uc 1 TXCKP2 1 0 :1:4 
]
[s S2609 . 1 `uc 1 . 1 0 :1:0 
`uc 1 WUE2 1 0 :1:1 
]
[u S2612 . 1 `S2574 1 . 1 0 `S2583 1 . 1 0 `S2585 1 . 1 0 `S2588 1 . 1 0 `S2591 1 . 1 0 `S2594 1 . 1 0 `S2597 1 . 1 0 `S2600 1 . 1 0 `S2603 1 . 1 0 `S2606 1 . 1 0 `S2609 1 . 1 0 ]
"4615
[s S2664 . 1 `uc 1 SPBRGH2 1 0 :8:0 
]
[u S2666 . 1 `S2664 1 . 1 0 ]
"4643
[s S2673 . 1 `uc 1 ABDEN 1 0 :1:0 
`uc 1 WUE 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 BRG16 1 0 :1:3 
`uc 1 TXCKP 1 0 :1:4 
`uc 1 RXDTP 1 0 :1:5 
`uc 1 RCIDL 1 0 :1:6 
`uc 1 ABDOVF 1 0 :1:7 
]
[s S2682 . 1 `uc 1 ABDEN1 1 0 :1:0 
]
[s S2684 . 1 `uc 1 . 1 0 :7:0 
`uc 1 ABDOVF1 1 0 :1:7 
]
[s S2687 . 1 `uc 1 . 1 0 :3:0 
`uc 1 BRG161 1 0 :1:3 
]
[s S2690 . 1 `uc 1 . 1 0 :4:0 
`uc 1 CKTXP 1 0 :1:4 
]
[s S2693 . 1 `uc 1 . 1 0 :5:0 
`uc 1 DTRXP 1 0 :1:5 
]
[s S2696 . 1 `uc 1 . 1 0 :5:0 
`uc 1 DTRXP1 1 0 :1:5 
]
[s S2699 . 1 `uc 1 . 1 0 :6:0 
`uc 1 RCIDL1 1 0 :1:6 
]
[s S2702 . 1 `uc 1 . 1 0 :6:0 
`uc 1 RCMT 1 0 :1:6 
]
[s S2705 . 1 `uc 1 . 1 0 :6:0 
`uc 1 RCMT1 1 0 :1:6 
]
[s S2708 . 1 `uc 1 . 1 0 :5:0 
`uc 1 RXDTP1 1 0 :1:5 
]
[s S2711 . 1 `uc 1 . 1 0 :4:0 
`uc 1 SCKP 1 0 :1:4 
]
[s S2714 . 1 `uc 1 . 1 0 :4:0 
`uc 1 SCKP1 1 0 :1:4 
]
[s S2717 . 1 `uc 1 . 1 0 :4:0 
`uc 1 TXCKP1 1 0 :1:4 
]
[s S2720 . 1 `uc 1 . 1 0 :1:0 
`uc 1 WUE1 1 0 :1:1 
]
[s S2723 . 1 `uc 1 . 1 0 :5:0 
`uc 1 RXCKP 1 0 :1:5 
]
[s S2726 . 1 `uc 1 . 1 0 :1:0 
`uc 1 W4E 1 0 :1:1 
]
[u S2729 . 1 `S2574 1 . 1 0 `S2682 1 . 1 0 `S2684 1 . 1 0 `S2687 1 . 1 0 `S2690 1 . 1 0 `S2693 1 . 1 0 `S2696 1 . 1 0 `S2699 1 . 1 0 `S2702 1 . 1 0 `S2705 1 . 1 0 `S2708 1 . 1 0 `S2711 1 . 1 0 `S2714 1 . 1 0 `S2717 1 . 1 0 `S2720 1 . 1 0 `S2723 1 . 1 0 `S2726 1 . 1 0 ]
"4723
[s S2804 . 1 `uc 1 ABDEN 1 0 :1:0 
`uc 1 WUE 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 BRG16 1 0 :1:3 
`uc 1 TXCKP 1 0 :1:4 
`uc 1 RXDTP 1 0 :1:5 
`uc 1 RCIDL 1 0 :1:6 
`uc 1 ABDOVF 1 0 :1:7 
]
[s S2813 . 1 `uc 1 ABDEN1 1 0 :1:0 
]
[s S2815 . 1 `uc 1 . 1 0 :7:0 
`uc 1 ABDOVF1 1 0 :1:7 
]
[s S2818 . 1 `uc 1 . 1 0 :3:0 
`uc 1 BRG161 1 0 :1:3 
]
[s S2821 . 1 `uc 1 . 1 0 :4:0 
`uc 1 CKTXP 1 0 :1:4 
]
[s S2824 . 1 `uc 1 . 1 0 :5:0 
`uc 1 DTRXP 1 0 :1:5 
]
[s S2827 . 1 `uc 1 . 1 0 :5:0 
`uc 1 DTRXP1 1 0 :1:5 
]
[s S2830 . 1 `uc 1 . 1 0 :6:0 
`uc 1 RCIDL1 1 0 :1:6 
]
[s S2833 . 1 `uc 1 . 1 0 :6:0 
`uc 1 RCMT 1 0 :1:6 
]
[s S2836 . 1 `uc 1 . 1 0 :6:0 
`uc 1 RCMT1 1 0 :1:6 
]
[s S2839 . 1 `uc 1 . 1 0 :5:0 
`uc 1 RXDTP1 1 0 :1:5 
]
[s S2842 . 1 `uc 1 . 1 0 :4:0 
`uc 1 SCKP 1 0 :1:4 
]
[s S2845 . 1 `uc 1 . 1 0 :4:0 
`uc 1 SCKP1 1 0 :1:4 
]
[s S2848 . 1 `uc 1 . 1 0 :4:0 
`uc 1 TXCKP1 1 0 :1:4 
]
[s S2851 . 1 `uc 1 . 1 0 :1:0 
`uc 1 WUE1 1 0 :1:1 
]
[s S2854 . 1 `uc 1 . 1 0 :5:0 
`uc 1 RXCKP 1 0 :1:5 
]
[s S2857 . 1 `uc 1 . 1 0 :1:0 
`uc 1 W4E 1 0 :1:1 
]
[u S2860 . 1 `S2574 1 . 1 0 `S2682 1 . 1 0 `S2684 1 . 1 0 `S2687 1 . 1 0 `S2690 1 . 1 0 `S2693 1 . 1 0 `S2696 1 . 1 0 `S2699 1 . 1 0 `S2702 1 . 1 0 `S2705 1 . 1 0 `S2708 1 . 1 0 `S2711 1 . 1 0 `S2714 1 . 1 0 `S2717 1 . 1 0 `S2720 1 . 1 0 `S2723 1 . 1 0 `S2726 1 . 1 0 ]
"4916
[s S2935 . 1 `uc 1 ABDEN 1 0 :1:0 
`uc 1 WUE 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 BRG16 1 0 :1:3 
`uc 1 TXCKP 1 0 :1:4 
`uc 1 RXDTP 1 0 :1:5 
`uc 1 RCIDL 1 0 :1:6 
`uc 1 ABDOVF 1 0 :1:7 
]
[s S2944 . 1 `uc 1 ABDEN1 1 0 :1:0 
]
[s S2946 . 1 `uc 1 . 1 0 :7:0 
`uc 1 ABDOVF1 1 0 :1:7 
]
[s S2949 . 1 `uc 1 . 1 0 :3:0 
`uc 1 BRG161 1 0 :1:3 
]
[s S2952 . 1 `uc 1 . 1 0 :4:0 
`uc 1 CKTXP 1 0 :1:4 
]
[s S2955 . 1 `uc 1 . 1 0 :5:0 
`uc 1 DTRXP 1 0 :1:5 
]
[s S2958 . 1 `uc 1 . 1 0 :5:0 
`uc 1 DTRXP1 1 0 :1:5 
]
[s S2961 . 1 `uc 1 . 1 0 :6:0 
`uc 1 RCIDL1 1 0 :1:6 
]
[s S2964 . 1 `uc 1 . 1 0 :6:0 
`uc 1 RCMT 1 0 :1:6 
]
[s S2967 . 1 `uc 1 . 1 0 :6:0 
`uc 1 RCMT1 1 0 :1:6 
]
[s S2970 . 1 `uc 1 . 1 0 :5:0 
`uc 1 RXDTP1 1 0 :1:5 
]
[s S2973 . 1 `uc 1 . 1 0 :4:0 
`uc 1 SCKP 1 0 :1:4 
]
[s S2976 . 1 `uc 1 . 1 0 :4:0 
`uc 1 SCKP1 1 0 :1:4 
]
[s S2979 . 1 `uc 1 . 1 0 :4:0 
`uc 1 TXCKP1 1 0 :1:4 
]
[s S2982 . 1 `uc 1 . 1 0 :1:0 
`uc 1 WUE1 1 0 :1:1 
]
[s S2985 . 1 `uc 1 . 1 0 :5:0 
`uc 1 RXCKP 1 0 :1:5 
]
[s S2988 . 1 `uc 1 . 1 0 :1:0 
`uc 1 W4E 1 0 :1:1 
]
[u S2991 . 1 `S2574 1 . 1 0 `S2682 1 . 1 0 `S2684 1 . 1 0 `S2687 1 . 1 0 `S2690 1 . 1 0 `S2693 1 . 1 0 `S2696 1 . 1 0 `S2699 1 . 1 0 `S2702 1 . 1 0 `S2705 1 . 1 0 `S2708 1 . 1 0 `S2711 1 . 1 0 `S2714 1 . 1 0 `S2717 1 . 1 0 `S2720 1 . 1 0 `S2723 1 . 1 0 `S2726 1 . 1 0 ]
"5232
[s S3068 . 1 `uc 1 SPBRGH1 1 0 :8:0 
]
[u S3070 . 1 `S3068 1 . 1 0 ]
"5242
[s S3075 . 1 `uc 1 SPBRGH1 1 0 :8:0 
]
[u S3077 . 1 `S3068 1 . 1 0 ]
"5255
[s S3082 . 1 `uc 1 RA0 1 0 :1:0 
`uc 1 RA1 1 0 :1:1 
`uc 1 RA2 1 0 :1:2 
`uc 1 RA3 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 RA5 1 0 :1:5 
`uc 1 RA6 1 0 :1:6 
`uc 1 RA7 1 0 :1:7 
]
[s S3091 . 1 `uc 1 AN0 1 0 :1:0 
`uc 1 AN1 1 0 :1:1 
`uc 1 AN2 1 0 :1:2 
`uc 1 AN3 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 AN4 1 0 :1:5 
`uc 1 OSC2 1 0 :1:6 
`uc 1 OSC1 1 0 :1:7 
]
[s S3100 . 1 `uc 1 . 1 0 :5:0 
`uc 1 NOT_SS1 1 0 :1:5 
]
[s S3103 . 1 `uc 1 C1INA 1 0 :1:0 
`uc 1 C2INA 1 0 :1:1 
`uc 1 VREF_MINUS 1 0 :1:2 
`uc 1 VREF_PLUS 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 nSS1 1 0 :1:5 
`uc 1 CLKO 1 0 :1:6 
`uc 1 CLKI 1 0 :1:7 
]
[s S3112 . 1 `uc 1 . 1 0 :2:0 
`uc 1 CVREF_MINUS 1 0 :1:2 
`uc 1 C1INB 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 HLVDIN 1 0 :1:5 
]
[s S3118 . 1 `uc 1 RP0 1 0 :1:0 
`uc 1 RP1 1 0 :1:1 
`uc 1 C2INB 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 RCV 1 0 :1:5 
]
[s S3124 . 1 `uc 1 ULPWU 1 0 :1:0 
`uc 1 . 1 0 :4:1 
`uc 1 RP2 1 0 :1:5 
]
[s S3128 . 1 `uc 1 . 1 0 :5:0 
`uc 1 LVDIN 1 0 :1:5 
]
[s S3131 . 1 `uc 1 . 1 0 :4:0 
`uc 1 RA4 1 0 :1:4 
]
[s S3134 . 1 `uc 1 . 1 0 :7:0 
`uc 1 RJPU 1 0 :1:7 
]
[s S3137 . 1 `uc 1 ULPWUIN 1 0 :1:0 
]
[u S3139 . 1 `S3082 1 . 1 0 `S3091 1 . 1 0 `S3100 1 . 1 0 `S3103 1 . 1 0 `S3112 1 . 1 0 `S3118 1 . 1 0 `S3124 1 . 1 0 `S3128 1 . 1 0 `S3131 1 . 1 0 `S3134 1 . 1 0 `S3137 1 . 1 0 ]
"5339
[s S3209 . 1 `uc 1 RB0 1 0 :1:0 
`uc 1 RB1 1 0 :1:1 
`uc 1 RB2 1 0 :1:2 
`uc 1 RB3 1 0 :1:3 
`uc 1 RB4 1 0 :1:4 
`uc 1 RB5 1 0 :1:5 
`uc 1 RB6 1 0 :1:6 
`uc 1 RB7 1 0 :1:7 
]
[s S3218 . 1 `uc 1 AN12 1 0 :1:0 
`uc 1 AN10 1 0 :1:1 
`uc 1 AN8 1 0 :1:2 
`uc 1 AN9 1 0 :1:3 
`uc 1 . 1 0 :2:4 
`uc 1 KBI2 1 0 :1:6 
`uc 1 KBI3 1 0 :1:7 
]
[s S3226 . 1 `uc 1 INT0 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 CTEDG1 1 0 :1:2 
`uc 1 CTEDG2 1 0 :1:3 
`uc 1 KBI0 1 0 :1:4 
`uc 1 KBI1 1 0 :1:5 
`uc 1 PGC 1 0 :1:6 
`uc 1 PGD 1 0 :1:7 
]
[s S3235 . 1 `uc 1 RP3 1 0 :1:0 
`uc 1 RTCC 1 0 :1:1 
`uc 1 . 1 0 :2:2 
`uc 1 SCK1 1 0 :1:4 
`uc 1 SDI1 1 0 :1:5 
`uc 1 RP9 1 0 :1:6 
`uc 1 RP10 1 0 :1:7 
]
[s S3243 . 1 `uc 1 . 1 0 :1:0 
`uc 1 RP4 1 0 :1:1 
`uc 1 VMO 1 0 :1:2 
`uc 1 VPO 1 0 :1:3 
`uc 1 SCL1 1 0 :1:4 
`uc 1 SDA1 1 0 :1:5 
]
[s S3250 . 1 `uc 1 . 1 0 :2:0 
`uc 1 REFO 1 0 :1:2 
`uc 1 RP6 1 0 :1:3 
`uc 1 RP7 1 0 :1:4 
`uc 1 RP8 1 0 :1:5 
]
[s S3256 . 1 `uc 1 . 1 0 :2:0 
`uc 1 RP5 1 0 :1:2 
]
[s S3259 . 1 `uc 1 . 1 0 :3:0 
`uc 1 CCP2_PA2 1 0 :1:3 
]
[u S3262 . 1 `S3209 1 . 1 0 `S3218 1 . 1 0 `S3226 1 . 1 0 `S3235 1 . 1 0 `S3243 1 . 1 0 `S3250 1 . 1 0 `S3256 1 . 1 0 `S3259 1 . 1 0 ]
"5586
[s S3325 . 1 `uc 1 RC0 1 0 :1:0 
`uc 1 RC1 1 0 :1:1 
`uc 1 RC2 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 RC4 1 0 :1:4 
`uc 1 RC5 1 0 :1:5 
`uc 1 RC6 1 0 :1:6 
`uc 1 RC7 1 0 :1:7 
]
[s S3334 . 1 `uc 1 T1OSO 1 0 :1:0 
`uc 1 T1OSI 1 0 :1:1 
`uc 1 AN11 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 D_MINUS 1 0 :1:4 
`uc 1 D_PLUS 1 0 :1:5 
]
[s S3341 . 1 `uc 1 . 1 0 :1:0 
`uc 1 NOT_UOE 1 0 :1:1 
]
[s S3344 . 1 `uc 1 T1CK 1 0 :1:0 
`uc 1 nUOE 1 0 :1:1 
`uc 1 CTPLS 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 VM 1 0 :1:4 
`uc 1 VP 1 0 :1:5 
`uc 1 TX1 1 0 :1:6 
`uc 1 RX1 1 0 :1:7 
]
[s S3353 . 1 `uc 1 RP11 1 0 :1:0 
`uc 1 RP12 1 0 :1:1 
`uc 1 RP13 1 0 :1:2 
`uc 1 . 1 0 :3:3 
`uc 1 CK1 1 0 :1:6 
`uc 1 DT1 1 0 :1:7 
]
[s S3360 . 1 `uc 1 . 1 0 :6:0 
`uc 1 RP17 1 0 :1:6 
`uc 1 SDO1 1 0 :1:7 
]
[s S3364 . 1 `uc 1 . 1 0 :7:0 
`uc 1 RP18 1 0 :1:7 
]
[s S3367 . 1 `uc 1 . 1 0 :1:0 
`uc 1 CCP2 1 0 :1:1 
]
[s S3370 . 1 `uc 1 . 1 0 :2:0 
`uc 1 PA1 1 0 :1:2 
]
[s S3373 . 1 `uc 1 . 1 0 :1:0 
`uc 1 PA2 1 0 :1:1 
]
[s S3376 . 1 `uc 1 . 1 0 :3:0 
`uc 1 RC3 1 0 :1:3 
]
[u S3379 . 1 `S3325 1 . 1 0 `S3334 1 . 1 0 `S3341 1 . 1 0 `S3344 1 . 1 0 `S3353 1 . 1 0 `S3360 1 . 1 0 `S3364 1 . 1 0 `S3367 1 . 1 0 `S3370 1 . 1 0 `S3373 1 . 1 0 `S3376 1 . 1 0 ]
"5852
[s S3446 . 1 `uc 1 HLVDL 1 0 :4:0 
`uc 1 HLVDEN 1 0 :1:4 
`uc 1 IRVST 1 0 :1:5 
`uc 1 BGVST 1 0 :1:6 
`uc 1 VDIRMAG 1 0 :1:7 
]
[s S3452 . 1 `uc 1 HLVDL0 1 0 :1:0 
`uc 1 HLVDL1 1 0 :1:1 
`uc 1 HLVDL2 1 0 :1:2 
`uc 1 HLVDL3 1 0 :1:3 
]
[u S3457 . 1 `S3446 1 . 1 0 `S3452 1 . 1 0 ]
"6036
[s S3472 . 1 `uc 1 INTLVL 1 0 :4:0 
`uc 1 DLYCYC 1 0 :4:4 
]
[s S3475 . 1 `uc 1 INTLVL0 1 0 :1:0 
`uc 1 INTLVL1 1 0 :1:1 
`uc 1 INTLVL2 1 0 :1:2 
`uc 1 INTLVL3 1 0 :1:3 
`uc 1 DLYCYC0 1 0 :1:4 
`uc 1 DLYCYC1 1 0 :1:5 
`uc 1 DLYCYC2 1 0 :1:6 
`uc 1 DLYCYC3 1 0 :1:7 
]
[u S3484 . 1 `S3472 1 . 1 0 `S3475 1 . 1 0 ]
"6106
[s S3500 . 1 `uc 1 DMAEN 1 0 :1:0 
`uc 1 DLYINTEN 1 0 :1:1 
`uc 1 DUPLEX0 1 0 :1:2 
`uc 1 DUPLEX1 1 0 :1:3 
`uc 1 RXINC 1 0 :1:4 
`uc 1 TXINC 1 0 :1:5 
`uc 1 SSCON0 1 0 :1:6 
`uc 1 SSCON1 1 0 :1:7 
]
[u S3509 . 1 `S3500 1 . 1 0 ]
"6177
[s S3521 . 1 `uc 1 LATA0 1 0 :1:0 
`uc 1 LATA1 1 0 :1:1 
`uc 1 LATA2 1 0 :1:2 
`uc 1 LATA3 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 LATA5 1 0 :1:5 
`uc 1 LATA6 1 0 :1:6 
`uc 1 LATA7 1 0 :1:7 
]
[s S3530 . 1 `uc 1 LA0 1 0 :1:0 
]
[s S3532 . 1 `uc 1 . 1 0 :1:0 
`uc 1 LA1 1 0 :1:1 
]
[s S3535 . 1 `uc 1 . 1 0 :2:0 
`uc 1 LA2 1 0 :1:2 
]
[s S3538 . 1 `uc 1 . 1 0 :3:0 
`uc 1 LA3 1 0 :1:3 
]
[s S3541 . 1 `uc 1 . 1 0 :4:0 
`uc 1 LA4 1 0 :1:4 
]
[s S3544 . 1 `uc 1 . 1 0 :5:0 
`uc 1 LA5 1 0 :1:5 
]
[s S3547 . 1 `uc 1 . 1 0 :6:0 
`uc 1 LA6 1 0 :1:6 
]
[s S3550 . 1 `uc 1 . 1 0 :7:0 
`uc 1 LA7 1 0 :1:7 
]
[u S3553 . 1 `S3521 1 . 1 0 `S3530 1 . 1 0 `S3532 1 . 1 0 `S3535 1 . 1 0 `S3538 1 . 1 0 `S3541 1 . 1 0 `S3544 1 . 1 0 `S3547 1 . 1 0 `S3550 1 . 1 0 ]
"6269
[s S3596 . 1 `uc 1 LATB0 1 0 :1:0 
`uc 1 LATB1 1 0 :1:1 
`uc 1 LATB2 1 0 :1:2 
`uc 1 LATB3 1 0 :1:3 
`uc 1 LATB4 1 0 :1:4 
`uc 1 LATB5 1 0 :1:5 
`uc 1 LATB6 1 0 :1:6 
`uc 1 LATB7 1 0 :1:7 
]
[s S3605 . 1 `uc 1 LB0 1 0 :1:0 
]
[s S3607 . 1 `uc 1 . 1 0 :1:0 
`uc 1 LB1 1 0 :1:1 
]
[s S3610 . 1 `uc 1 . 1 0 :2:0 
`uc 1 LB2 1 0 :1:2 
]
[s S3613 . 1 `uc 1 . 1 0 :3:0 
`uc 1 LB3 1 0 :1:3 
]
[s S3616 . 1 `uc 1 . 1 0 :4:0 
`uc 1 LB4 1 0 :1:4 
]
[s S3619 . 1 `uc 1 . 1 0 :5:0 
`uc 1 LB5 1 0 :1:5 
]
[s S3622 . 1 `uc 1 . 1 0 :6:0 
`uc 1 LB6 1 0 :1:6 
]
[s S3625 . 1 `uc 1 . 1 0 :7:0 
`uc 1 LB7 1 0 :1:7 
]
[u S3628 . 1 `S3596 1 . 1 0 `S3605 1 . 1 0 `S3607 1 . 1 0 `S3610 1 . 1 0 `S3613 1 . 1 0 `S3616 1 . 1 0 `S3619 1 . 1 0 `S3622 1 . 1 0 `S3625 1 . 1 0 ]
"6396
[s S3671 . 1 `uc 1 LATC0 1 0 :1:0 
`uc 1 LATC1 1 0 :1:1 
`uc 1 LATC2 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 LATC4 1 0 :1:4 
`uc 1 LATC5 1 0 :1:5 
`uc 1 LATC6 1 0 :1:6 
`uc 1 LATC7 1 0 :1:7 
]
[s S3680 . 1 `uc 1 LC0 1 0 :1:0 
]
[s S3682 . 1 `uc 1 . 1 0 :1:0 
`uc 1 LC1 1 0 :1:1 
]
[s S3685 . 1 `uc 1 . 1 0 :2:0 
`uc 1 LC2 1 0 :1:2 
]
[s S3688 . 1 `uc 1 . 1 0 :3:0 
`uc 1 LC3 1 0 :1:3 
]
[s S3691 . 1 `uc 1 . 1 0 :4:0 
`uc 1 LC4 1 0 :1:4 
]
[s S3694 . 1 `uc 1 . 1 0 :5:0 
`uc 1 LC5 1 0 :1:5 
]
[s S3697 . 1 `uc 1 . 1 0 :6:0 
`uc 1 LC6 1 0 :1:6 
]
[s S3700 . 1 `uc 1 . 1 0 :7:0 
`uc 1 LC7 1 0 :1:7 
]
[u S3703 . 1 `S3671 1 . 1 0 `S3680 1 . 1 0 `S3682 1 . 1 0 `S3685 1 . 1 0 `S3688 1 . 1 0 `S3691 1 . 1 0 `S3694 1 . 1 0 `S3697 1 . 1 0 `S3700 1 . 1 0 ]
"6607
[s S3747 . 1 `uc 1 ALRMVALL 1 0 :8:0 
]
[u S3749 . 1 `S3747 1 . 1 0 ]
"6626
[s S3755 . 1 `uc 1 ALRMVALH 1 0 :8:0 
]
[u S3757 . 1 `S3755 1 . 1 0 ]
"6636
[s S3762 . 1 `uc 1 ARPT 1 0 :8:0 
]
[s S3764 . 1 `uc 1 ARPT0 1 0 :1:0 
`uc 1 ARPT1 1 0 :1:1 
`uc 1 ARPT2 1 0 :1:2 
`uc 1 ARPT3 1 0 :1:3 
`uc 1 ARPT4 1 0 :1:4 
`uc 1 ARPT5 1 0 :1:5 
`uc 1 ARPT6 1 0 :1:6 
`uc 1 ARPT7 1 0 :1:7 
]
[u S3773 . 1 `S3762 1 . 1 0 `S3764 1 . 1 0 ]
"6665
[s S3788 . 1 `uc 1 ALRMPTR 1 0 :2:0 
`uc 1 AMASK 1 0 :4:2 
`uc 1 CHIME 1 0 :1:6 
`uc 1 ALRMEN 1 0 :1:7 
]
[s S3793 . 1 `uc 1 ALRMPTR0 1 0 :1:0 
`uc 1 ALRMPTR1 1 0 :1:1 
`uc 1 AMASK0 1 0 :1:2 
`uc 1 AMASK1 1 0 :1:3 
`uc 1 AMASK2 1 0 :1:4 
`uc 1 AMASK3 1 0 :1:5 
]
[u S3800 . 1 `S3788 1 . 1 0 `S3793 1 . 1 0 ]
"6735
[s S3816 . 1 `uc 1 TRISA0 1 0 :1:0 
`uc 1 TRISA1 1 0 :1:1 
`uc 1 TRISA2 1 0 :1:2 
`uc 1 TRISA3 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 TRISA5 1 0 :1:5 
`uc 1 TRISA6 1 0 :1:6 
`uc 1 TRISA7 1 0 :1:7 
]
[u S3825 . 1 `S3816 1 . 1 0 ]
"6806
[s S3837 . 1 `uc 1 TRISB0 1 0 :1:0 
`uc 1 TRISB1 1 0 :1:1 
`uc 1 TRISB2 1 0 :1:2 
`uc 1 TRISB3 1 0 :1:3 
`uc 1 TRISB4 1 0 :1:4 
`uc 1 TRISB5 1 0 :1:5 
`uc 1 TRISB6 1 0 :1:6 
`uc 1 TRISB7 1 0 :1:7 
]
[u S3846 . 1 `S3837 1 . 1 0 ]
"6862
[s S3858 . 1 `uc 1 TRISC0 1 0 :1:0 
`uc 1 TRISC1 1 0 :1:1 
`uc 1 TRISC2 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 TRISC4 1 0 :1:4 
`uc 1 TRISC5 1 0 :1:5 
`uc 1 TRISC6 1 0 :1:6 
`uc 1 TRISC7 1 0 :1:7 
]
[s S3867 . 1 `uc 1 . 1 0 :3:0 
`uc 1 TRISC3 1 0 :1:3 
]
[u S3870 . 1 `S3858 1 . 1 0 `S3867 1 . 1 0 ]
"6927
[s S3886 . 1 `uc 1 T3GSS0 1 0 :1:0 
`uc 1 T3GSS1 1 0 :1:1 
`uc 1 T3GVAL 1 0 :1:2 
`uc 1 T3GGO_T3DONE 1 0 :1:3 
`uc 1 T3GSPM 1 0 :1:4 
`uc 1 T3GTM 1 0 :1:5 
`uc 1 T3GPOL 1 0 :1:6 
`uc 1 TMR3GE 1 0 :1:7 
]
[s S3895 . 1 `uc 1 . 1 0 :3:0 
`uc 1 T3GGO 1 0 :1:3 
]
[s S3898 . 1 `uc 1 . 1 0 :3:0 
`uc 1 T3DONE 1 0 :1:3 
]
[u S3901 . 1 `S3886 1 . 1 0 `S3895 1 . 1 0 `S3898 1 . 1 0 ]
"7050
[s S3922 . 1 `uc 1 RTCVALL 1 0 :8:0 
]
[u S3924 . 1 `S3922 1 . 1 0 ]
"7060
[s S3929 . 1 `uc 1 RTCVALH 1 0 :8:0 
]
[s S3931 . 1 `uc 1 . 1 0 :6:0 
`uc 1 WAITB0 1 0 :1:6 
]
[s S3934 . 1 `uc 1 . 1 0 :7:0 
`uc 1 WAITB1 1 0 :1:7 
]
[s S3937 . 1 `uc 1 WAITE0 1 0 :1:0 
]
[s S3939 . 1 `uc 1 . 1 0 :1:0 
`uc 1 WAITE1 1 0 :1:1 
]
[s S3942 . 1 `uc 1 . 1 0 :2:0 
`uc 1 WAITM0 1 0 :1:2 
]
[s S3945 . 1 `uc 1 . 1 0 :3:0 
`uc 1 WAITM1 1 0 :1:3 
]
[s S3948 . 1 `uc 1 . 1 0 :4:0 
`uc 1 WAITM2 1 0 :1:4 
]
[s S3951 . 1 `uc 1 . 1 0 :5:0 
`uc 1 WAITM3 1 0 :1:5 
]
[u S3954 . 1 `S3929 1 . 1 0 `S3931 1 . 1 0 `S3934 1 . 1 0 `S3937 1 . 1 0 `S3939 1 . 1 0 `S3942 1 . 1 0 `S3945 1 . 1 0 `S3948 1 . 1 0 `S3951 1 . 1 0 ]
"7110
[s S3990 . 1 `uc 1 T1GSS0 1 0 :1:0 
`uc 1 T1GSS1 1 0 :1:1 
`uc 1 T1GVAL 1 0 :1:2 
`uc 1 T1GGO_T1DONE 1 0 :1:3 
`uc 1 T1GSPM 1 0 :1:4 
`uc 1 T1GTM 1 0 :1:5 
`uc 1 T1GPOL 1 0 :1:6 
`uc 1 TMR1GE 1 0 :1:7 
]
[s S3999 . 1 `uc 1 . 1 0 :3:0 
`uc 1 T1GGO 1 0 :1:3 
]
[s S4002 . 1 `uc 1 . 1 0 :3:0 
`uc 1 T1DONE 1 0 :1:3 
]
[u S4005 . 1 `S3990 1 . 1 0 `S3999 1 . 1 0 `S4002 1 . 1 0 ]
"7184
[s S4025 . 1 `uc 1 TUN 1 0 :6:0 
`uc 1 PLLEN 1 0 :1:6 
`uc 1 INTSRC 1 0 :1:7 
]
[s S4029 . 1 `uc 1 TUN0 1 0 :1:0 
`uc 1 TUN1 1 0 :1:1 
`uc 1 TUN2 1 0 :1:2 
`uc 1 TUN3 1 0 :1:3 
`uc 1 TUN4 1 0 :1:4 
`uc 1 TUN5 1 0 :1:5 
]
[u S4036 . 1 `S4025 1 . 1 0 `S4029 1 . 1 0 ]
"7258
[s S4051 . 1 `uc 1 RX9D 1 0 :1:0 
`uc 1 OERR 1 0 :1:1 
`uc 1 FERR 1 0 :1:2 
`uc 1 ADDEN 1 0 :1:3 
`uc 1 CREN 1 0 :1:4 
`uc 1 SREN 1 0 :1:5 
`uc 1 RX9 1 0 :1:6 
`uc 1 SPEN 1 0 :1:7 
]
[s S4060 . 1 `uc 1 RX9D2 1 0 :1:0 
`uc 1 OERR2 1 0 :1:1 
`uc 1 FERR2 1 0 :1:2 
`uc 1 ADDEN2 1 0 :1:3 
`uc 1 CREN2 1 0 :1:4 
`uc 1 SREN2 1 0 :1:5 
`uc 1 RX92 1 0 :1:6 
`uc 1 SPEN2 1 0 :1:7 
]
[s S4069 . 1 `uc 1 . 1 0 :6:0 
`uc 1 RC8_92 1 0 :1:6 
]
[s S4072 . 1 `uc 1 . 1 0 :6:0 
`uc 1 RC92 1 0 :1:6 
]
[s S4075 . 1 `uc 1 RCD82 1 0 :1:0 
]
[u S4077 . 1 `S4051 1 . 1 0 `S4060 1 . 1 0 `S4069 1 . 1 0 `S4072 1 . 1 0 `S4075 1 . 1 0 ]
"7345
[s S4110 . 1 `uc 1 TMR1IE 1 0 :1:0 
`uc 1 TMR2IE 1 0 :1:1 
`uc 1 CCP1IE 1 0 :1:2 
`uc 1 SSP1IE 1 0 :1:3 
`uc 1 TX1IE 1 0 :1:4 
`uc 1 RC1IE 1 0 :1:5 
`uc 1 ADIE 1 0 :1:6 
]
[s S4118 . 1 `uc 1 . 1 0 :3:0 
`uc 1 SSPIE 1 0 :1:3 
`uc 1 TXIE 1 0 :1:4 
`uc 1 RCIE 1 0 :1:5 
]
[u S4123 . 1 `S4110 1 . 1 0 `S4118 1 . 1 0 ]
"7466
[s S4140 . 1 `uc 1 TMR1IP 1 0 :1:0 
`uc 1 TMR2IP 1 0 :1:1 
`uc 1 CCP1IP 1 0 :1:2 
`uc 1 SSP1IP 1 0 :1:3 
`uc 1 TX1IP 1 0 :1:4 
`uc 1 RC1IP 1 0 :1:5 
`uc 1 ADIP 1 0 :1:6 
]
[s S4148 . 1 `uc 1 . 1 0 :3:0 
`uc 1 SSPIP 1 0 :1:3 
`uc 1 TXIP 1 0 :1:4 
`uc 1 RCIP 1 0 :1:5 
]
[u S4153 . 1 `S4140 1 . 1 0 `S4148 1 . 1 0 ]
"7618
[s S4170 . 1 `uc 1 CCP2IE 1 0 :1:0 
`uc 1 TMR3IE 1 0 :1:1 
`uc 1 LVDIE 1 0 :1:2 
`uc 1 BCL1IE 1 0 :1:3 
`uc 1 USBIE 1 0 :1:4 
`uc 1 CM1IE 1 0 :1:5 
`uc 1 CM2IE 1 0 :1:6 
`uc 1 OSCFIE 1 0 :1:7 
]
[s S4179 . 1 `uc 1 . 1 0 :3:0 
`uc 1 BCLIE 1 0 :1:3 
]
[s S4182 . 1 `uc 1 . 1 0 :6:0 
`uc 1 CMIE 1 0 :1:6 
]
[u S4185 . 1 `S4170 1 . 1 0 `S4179 1 . 1 0 `S4182 1 . 1 0 ]
"7697
[s S4205 . 1 `uc 1 CCP2IF 1 0 :1:0 
`uc 1 TMR3IF 1 0 :1:1 
`uc 1 LVDIF 1 0 :1:2 
`uc 1 BCL1IF 1 0 :1:3 
`uc 1 USBIF 1 0 :1:4 
`uc 1 CM1IF 1 0 :1:5 
`uc 1 CM2IF 1 0 :1:6 
`uc 1 OSCFIF 1 0 :1:7 
]
[s S4214 . 1 `uc 1 . 1 0 :3:0 
`uc 1 BCLIF 1 0 :1:3 
]
[s S4217 . 1 `uc 1 . 1 0 :6:0 
`uc 1 CMIF 1 0 :1:6 
]
[u S4220 . 1 `S4205 1 . 1 0 `S4214 1 . 1 0 `S4217 1 . 1 0 ]
"7776
[s S4240 . 1 `uc 1 CCP2IP 1 0 :1:0 
`uc 1 TMR3IP 1 0 :1:1 
`uc 1 LVDIP 1 0 :1:2 
`uc 1 BCL1IP 1 0 :1:3 
`uc 1 USBIP 1 0 :1:4 
`uc 1 CM1IP 1 0 :1:5 
`uc 1 CM2IP 1 0 :1:6 
`uc 1 OSCFIP 1 0 :1:7 
]
[s S4249 . 1 `uc 1 . 1 0 :3:0 
`uc 1 BCLIP 1 0 :1:3 
]
[s S4252 . 1 `uc 1 . 1 0 :6:0 
`uc 1 CMIP 1 0 :1:6 
]
[u S4255 . 1 `S4240 1 . 1 0 `S4249 1 . 1 0 `S4252 1 . 1 0 ]
"7855
[s S4275 . 1 `uc 1 RTCCIE 1 0 :1:0 
`uc 1 TMR3GIE 1 0 :1:1 
`uc 1 CTMUIE 1 0 :1:2 
`uc 1 TMR4IE 1 0 :1:3 
`uc 1 TX2IE 1 0 :1:4 
`uc 1 RC2IE 1 0 :1:5 
`uc 1 BCL2IE 1 0 :1:6 
`uc 1 SSP2IE 1 0 :1:7 
]
[s S4284 . 1 `uc 1 RXB0IE 1 0 :1:0 
]
[s S4286 . 1 `uc 1 . 1 0 :1:0 
`uc 1 RXB1IE 1 0 :1:1 
]
[s S4289 . 1 `uc 1 . 1 0 :1:0 
`uc 1 RXBNIE 1 0 :1:1 
]
[s S4292 . 1 `uc 1 . 1 0 :2:0 
`uc 1 TXB0IE 1 0 :1:2 
]
[s S4295 . 1 `uc 1 . 1 0 :3:0 
`uc 1 TXB1IE 1 0 :1:3 
]
[s S4298 . 1 `uc 1 . 1 0 :4:0 
`uc 1 TXB2IE 1 0 :1:4 
]
[s S4301 . 1 `uc 1 . 1 0 :4:0 
`uc 1 TXBNIE 1 0 :1:4 
]
[u S4304 . 1 `S4275 1 . 1 0 `S4284 1 . 1 0 `S4286 1 . 1 0 `S4289 1 . 1 0 `S4292 1 . 1 0 `S4295 1 . 1 0 `S4298 1 . 1 0 `S4301 1 . 1 0 ]
"7953
[s S4343 . 1 `uc 1 RTCCIF 1 0 :1:0 
`uc 1 TMR3GIF 1 0 :1:1 
`uc 1 CTMUIF 1 0 :1:2 
`uc 1 TMR4IF 1 0 :1:3 
`uc 1 TX2IF 1 0 :1:4 
`uc 1 RC2IF 1 0 :1:5 
`uc 1 BCL2IF 1 0 :1:6 
`uc 1 SSP2IF 1 0 :1:7 
]
[s S4352 . 1 `uc 1 . 1 0 :1:0 
`uc 1 RXBNIF 1 0 :1:1 
]
[s S4355 . 1 `uc 1 . 1 0 :4:0 
`uc 1 TXBNIF 1 0 :1:4 
]
[u S4358 . 1 `S4343 1 . 1 0 `S4352 1 . 1 0 `S4355 1 . 1 0 ]
"8057
[s S4378 . 1 `uc 1 RTCCIP 1 0 :1:0 
`uc 1 TMR3GIP 1 0 :1:1 
`uc 1 CTMUIP 1 0 :1:2 
`uc 1 TMR4IP 1 0 :1:3 
`uc 1 TX2IP 1 0 :1:4 
`uc 1 RC2IP 1 0 :1:5 
`uc 1 BCL2IP 1 0 :1:6 
`uc 1 SSP2IP 1 0 :1:7 
]
[s S4387 . 1 `uc 1 . 1 0 :1:0 
`uc 1 RXBNIP 1 0 :1:1 
]
[s S4390 . 1 `uc 1 . 1 0 :4:0 
`uc 1 TXBNIP 1 0 :1:4 
]
[u S4393 . 1 `S4378 1 . 1 0 `S4387 1 . 1 0 `S4390 1 . 1 0 ]
"8136
[s S4413 . 1 `uc 1 . 1 0 :1:0 
`uc 1 WR 1 0 :1:1 
`uc 1 WREN 1 0 :1:2 
`uc 1 WRERR 1 0 :1:3 
`uc 1 FREE 1 0 :1:4 
`uc 1 WPROG 1 0 :1:5 
]
[u S4420 . 1 `S4413 1 . 1 0 ]
"8234
[s S4431 . 1 `uc 1 EECON2 1 0 :8:0 
]
[u S4433 . 1 `S4431 1 . 1 0 ]
"8244
[s S4438 . 1 `uc 1 TX9D 1 0 :1:0 
`uc 1 TRMT 1 0 :1:1 
`uc 1 BRGH 1 0 :1:2 
`uc 1 SENDB 1 0 :1:3 
`uc 1 SYNC 1 0 :1:4 
`uc 1 TXEN 1 0 :1:5 
`uc 1 TX9 1 0 :1:6 
`uc 1 CSRC 1 0 :1:7 
]
[s S4447 . 1 `uc 1 TX9D2 1 0 :1:0 
`uc 1 TRMT2 1 0 :1:1 
`uc 1 BRGH2 1 0 :1:2 
`uc 1 SENDB2 1 0 :1:3 
`uc 1 SYNC2 1 0 :1:4 
`uc 1 TXEN2 1 0 :1:5 
`uc 1 TX92 1 0 :1:6 
`uc 1 CSRC2 1 0 :1:7 
]
[s S4456 . 1 `uc 1 . 1 0 :6:0 
`uc 1 TX8_92 1 0 :1:6 
]
[s S4459 . 1 `uc 1 TXD82 1 0 :1:0 
]
[u S4461 . 1 `S4438 1 . 1 0 `S4447 1 . 1 0 `S4456 1 . 1 0 `S4459 1 . 1 0 ]
"8381
[s S4491 . 1 `uc 1 TXREG2 1 0 :8:0 
]
[u S4493 . 1 `S4491 1 . 1 0 ]
"8400
[s S4499 . 1 `uc 1 RCREG2 1 0 :8:0 
]
[u S4501 . 1 `S4499 1 . 1 0 ]
"8419
[s S4507 . 1 `uc 1 SPBRG2 1 0 :8:0 
]
[u S4509 . 1 `S4507 1 . 1 0 ]
"8443
[s S4515 . 1 `uc 1 RX9D 1 0 :1:0 
`uc 1 OERR 1 0 :1:1 
`uc 1 FERR 1 0 :1:2 
`uc 1 ADDEN 1 0 :1:3 
`uc 1 CREN 1 0 :1:4 
`uc 1 SREN 1 0 :1:5 
`uc 1 RX9 1 0 :1:6 
`uc 1 SPEN 1 0 :1:7 
]
[s S4524 . 1 `uc 1 RCD8 1 0 :1:0 
`uc 1 . 1 0 :2:1 
`uc 1 ADEN 1 0 :1:3 
`uc 1 . 1 0 :2:4 
`uc 1 RC9 1 0 :1:6 
]
[s S4530 . 1 `uc 1 . 1 0 :6:0 
`uc 1 NOT_RC8 1 0 :1:6 
]
[s S4533 . 1 `uc 1 . 1 0 :6:0 
`uc 1 nRC8 1 0 :1:6 
]
[s S4536 . 1 `uc 1 . 1 0 :6:0 
`uc 1 RC8_9 1 0 :1:6 
]
[s S4539 . 1 `uc 1 RX9D1 1 0 :1:0 
`uc 1 OERR1 1 0 :1:1 
`uc 1 FERR1 1 0 :1:2 
`uc 1 ADDEN1 1 0 :1:3 
`uc 1 CREN1 1 0 :1:4 
`uc 1 SREN1 1 0 :1:5 
`uc 1 RX91 1 0 :1:6 
`uc 1 SPEN1 1 0 :1:7 
]
[s S4548 . 1 `uc 1 . 1 0 :5:0 
`uc 1 SRENA 1 0 :1:5 
]
[u S4551 . 1 `S4051 1 . 1 0 `S4524 1 . 1 0 `S4530 1 . 1 0 `S4533 1 . 1 0 `S4536 1 . 1 0 `S4539 1 . 1 0 `S4548 1 . 1 0 ]
"8493
[s S4596 . 1 `uc 1 RX9D 1 0 :1:0 
`uc 1 OERR 1 0 :1:1 
`uc 1 FERR 1 0 :1:2 
`uc 1 ADDEN 1 0 :1:3 
`uc 1 CREN 1 0 :1:4 
`uc 1 SREN 1 0 :1:5 
`uc 1 RX9 1 0 :1:6 
`uc 1 SPEN 1 0 :1:7 
]
[s S4605 . 1 `uc 1 RCD8 1 0 :1:0 
`uc 1 . 1 0 :2:1 
`uc 1 ADEN 1 0 :1:3 
`uc 1 . 1 0 :2:4 
`uc 1 RC9 1 0 :1:6 
]
[s S4611 . 1 `uc 1 . 1 0 :6:0 
`uc 1 NOT_RC8 1 0 :1:6 
]
[s S4614 . 1 `uc 1 . 1 0 :6:0 
`uc 1 nRC8 1 0 :1:6 
]
[s S4617 . 1 `uc 1 . 1 0 :6:0 
`uc 1 RC8_9 1 0 :1:6 
]
[s S4620 . 1 `uc 1 RX9D1 1 0 :1:0 
`uc 1 OERR1 1 0 :1:1 
`uc 1 FERR1 1 0 :1:2 
`uc 1 ADDEN1 1 0 :1:3 
`uc 1 CREN1 1 0 :1:4 
`uc 1 SREN1 1 0 :1:5 
`uc 1 RX91 1 0 :1:6 
`uc 1 SPEN1 1 0 :1:7 
]
[s S4629 . 1 `uc 1 . 1 0 :5:0 
`uc 1 SRENA 1 0 :1:5 
]
[u S4632 . 1 `S4051 1 . 1 0 `S4524 1 . 1 0 `S4530 1 . 1 0 `S4533 1 . 1 0 `S4536 1 . 1 0 `S4539 1 . 1 0 `S4548 1 . 1 0 ]
"8780
[s S4678 . 1 `uc 1 TX9D 1 0 :1:0 
`uc 1 TRMT 1 0 :1:1 
`uc 1 BRGH 1 0 :1:2 
`uc 1 SENDB 1 0 :1:3 
`uc 1 SYNC 1 0 :1:4 
`uc 1 TXEN 1 0 :1:5 
`uc 1 TX9 1 0 :1:6 
`uc 1 CSRC 1 0 :1:7 
]
[s S4687 . 1 `uc 1 TXD8 1 0 :1:0 
`uc 1 . 1 0 :5:1 
`uc 1 TX8_9 1 0 :1:6 
]
[s S4691 . 1 `uc 1 . 1 0 :6:0 
`uc 1 NOT_TX8 1 0 :1:6 
]
[s S4694 . 1 `uc 1 . 1 0 :6:0 
`uc 1 nTX8 1 0 :1:6 
]
[s S4697 . 1 `uc 1 TX9D1 1 0 :1:0 
`uc 1 TRMT1 1 0 :1:1 
`uc 1 BRGH1 1 0 :1:2 
`uc 1 SENDB1 1 0 :1:3 
`uc 1 SYNC1 1 0 :1:4 
`uc 1 TXEN1 1 0 :1:5 
`uc 1 TX91 1 0 :1:6 
`uc 1 CSRC1 1 0 :1:7 
]
[u S4706 . 1 `S4438 1 . 1 0 `S4687 1 . 1 0 `S4691 1 . 1 0 `S4694 1 . 1 0 `S4697 1 . 1 0 ]
"8820
[s S4741 . 1 `uc 1 TX9D 1 0 :1:0 
`uc 1 TRMT 1 0 :1:1 
`uc 1 BRGH 1 0 :1:2 
`uc 1 SENDB 1 0 :1:3 
`uc 1 SYNC 1 0 :1:4 
`uc 1 TXEN 1 0 :1:5 
`uc 1 TX9 1 0 :1:6 
`uc 1 CSRC 1 0 :1:7 
]
[s S4750 . 1 `uc 1 TXD8 1 0 :1:0 
`uc 1 . 1 0 :5:1 
`uc 1 TX8_9 1 0 :1:6 
]
[s S4754 . 1 `uc 1 . 1 0 :6:0 
`uc 1 NOT_TX8 1 0 :1:6 
]
[s S4757 . 1 `uc 1 . 1 0 :6:0 
`uc 1 nTX8 1 0 :1:6 
]
[s S4760 . 1 `uc 1 TX9D1 1 0 :1:0 
`uc 1 TRMT1 1 0 :1:1 
`uc 1 BRGH1 1 0 :1:2 
`uc 1 SENDB1 1 0 :1:3 
`uc 1 SYNC1 1 0 :1:4 
`uc 1 TXEN1 1 0 :1:5 
`uc 1 TX91 1 0 :1:6 
`uc 1 CSRC1 1 0 :1:7 
]
[u S4769 . 1 `S4438 1 . 1 0 `S4687 1 . 1 0 `S4691 1 . 1 0 `S4694 1 . 1 0 `S4697 1 . 1 0 ]
"9067
[s S4806 . 1 `uc 1 TXREG1 1 0 :8:0 
]
[u S4808 . 1 `S4806 1 . 1 0 ]
"9077
[s S4813 . 1 `uc 1 TXREG1 1 0 :8:0 
]
[u S4815 . 1 `S4806 1 . 1 0 ]
"9104
[s S4822 . 1 `uc 1 RCREG1 1 0 :8:0 
]
[u S4824 . 1 `S4822 1 . 1 0 ]
"9114
[s S4829 . 1 `uc 1 RCREG1 1 0 :8:0 
]
[u S4831 . 1 `S4822 1 . 1 0 ]
"9141
[s S4838 . 1 `uc 1 SPBRG1 1 0 :8:0 
]
[u S4840 . 1 `S4838 1 . 1 0 ]
"9151
[s S4845 . 1 `uc 1 SPBRG1 1 0 :8:0 
]
[u S4847 . 1 `S4838 1 . 1 0 ]
"9164
[s S4852 . 1 `uc 1 IRNG 1 0 :2:0 
`uc 1 ITRIM 1 0 :6:2 
]
[s S4855 . 1 `uc 1 IRNG0 1 0 :1:0 
`uc 1 IRNG1 1 0 :1:1 
`uc 1 ITRIM0 1 0 :1:2 
`uc 1 ITRIM1 1 0 :1:3 
`uc 1 ITRIM2 1 0 :1:4 
`uc 1 ITRIM3 1 0 :1:5 
`uc 1 ITRIM4 1 0 :1:6 
`uc 1 ITRIM5 1 0 :1:7 
]
[u S4864 . 1 `S4852 1 . 1 0 `S4855 1 . 1 0 ]
"9194
[s S4880 . 1 `uc 1 EDG1STAT 1 0 :1:0 
`uc 1 EDG2STAT 1 0 :1:1 
`uc 1 EDG1SEL0 1 0 :1:2 
`uc 1 EDG1SEL1 1 0 :1:3 
`uc 1 EDG1POL 1 0 :1:4 
`uc 1 EDG2SEL0 1 0 :1:5 
`uc 1 EDG2SEL1 1 0 :1:6 
`uc 1 EDG2POL 1 0 :1:7 
]
[u S4889 . 1 `S4880 1 . 1 0 ]
"9265
[s S4901 . 1 `uc 1 CTTRIG 1 0 :1:0 
`uc 1 IDISSEN 1 0 :1:1 
`uc 1 EDGSEQEN 1 0 :1:2 
`uc 1 EDGEN 1 0 :1:3 
`uc 1 TGEN 1 0 :1:4 
`uc 1 CTMUSIDL 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 CTMUEN 1 0 :1:7 
]
[u S4910 . 1 `S4901 1 . 1 0 ]
"9370
[s S4923 . 1 `uc 1 CCP2M 1 0 :4:0 
`uc 1 DC2B 1 0 :2:4 
`uc 1 P2M 1 0 :2:6 
]
[s S4927 . 1 `uc 1 CCP2M0 1 0 :1:0 
`uc 1 CCP2M1 1 0 :1:1 
`uc 1 CCP2M2 1 0 :1:2 
`uc 1 CCP2M3 1 0 :1:3 
`uc 1 DC2B0 1 0 :1:4 
`uc 1 DC2B1 1 0 :1:5 
`uc 1 P2M0 1 0 :1:6 
`uc 1 P2M1 1 0 :1:7 
]
[s S4936 . 1 `uc 1 . 1 0 :4:0 
`uc 1 CCP2Y 1 0 :1:4 
`uc 1 CCP2X 1 0 :1:5 
]
[u S4940 . 1 `S4923 1 . 1 0 `S4927 1 . 1 0 `S4936 1 . 1 0 ]
"9397
[s S4962 . 1 `uc 1 CCP2M 1 0 :4:0 
`uc 1 DC2B 1 0 :2:4 
`uc 1 P2M 1 0 :2:6 
]
[s S4966 . 1 `uc 1 CCP2M0 1 0 :1:0 
`uc 1 CCP2M1 1 0 :1:1 
`uc 1 CCP2M2 1 0 :1:2 
`uc 1 CCP2M3 1 0 :1:3 
`uc 1 DC2B0 1 0 :1:4 
`uc 1 DC2B1 1 0 :1:5 
`uc 1 P2M0 1 0 :1:6 
`uc 1 P2M1 1 0 :1:7 
]
[s S4975 . 1 `uc 1 . 1 0 :4:0 
`uc 1 CCP2Y 1 0 :1:4 
`uc 1 CCP2X 1 0 :1:5 
]
[u S4979 . 1 `S4923 1 . 1 0 `S4927 1 . 1 0 `S4936 1 . 1 0 ]
"9562
[s S5003 . 1 `uc 1 CCPR2L 1 0 :8:0 
]
[u S5005 . 1 `S5003 1 . 1 0 ]
"9581
[s S5011 . 1 `uc 1 CCPR2H 1 0 :8:0 
]
[u S5013 . 1 `S5011 1 . 1 0 ]
"9605
[s S5019 . 1 `uc 1 P2DC 1 0 :7:0 
`uc 1 P2RSEN 1 0 :1:7 
]
[s S5022 . 1 `uc 1 P2DC0 1 0 :1:0 
`uc 1 P2DC1 1 0 :1:1 
`uc 1 P2DC2 1 0 :1:2 
`uc 1 P2DC3 1 0 :1:3 
`uc 1 P2DC4 1 0 :1:4 
`uc 1 P2DC5 1 0 :1:5 
`uc 1 P2DC6 1 0 :1:6 
]
[u S5030 . 1 `S5019 1 . 1 0 `S5022 1 . 1 0 ]
"9625
[s S5045 . 1 `uc 1 P2DC 1 0 :7:0 
`uc 1 P2RSEN 1 0 :1:7 
]
[s S5048 . 1 `uc 1 P2DC0 1 0 :1:0 
`uc 1 P2DC1 1 0 :1:1 
`uc 1 P2DC2 1 0 :1:2 
`uc 1 P2DC3 1 0 :1:3 
`uc 1 P2DC4 1 0 :1:4 
`uc 1 P2DC5 1 0 :1:5 
`uc 1 P2DC6 1 0 :1:6 
]
[u S5056 . 1 `S5019 1 . 1 0 `S5022 1 . 1 0 ]
"9688
[s S5071 . 1 `uc 1 PSS2BD 1 0 :2:0 
`uc 1 PSS2AC 1 0 :2:2 
`uc 1 ECCP2AS 1 0 :3:4 
`uc 1 ECCP2ASE 1 0 :1:7 
]
[s S5076 . 1 `uc 1 PSS2BD0 1 0 :1:0 
`uc 1 PSS2BD1 1 0 :1:1 
`uc 1 PSS2AC0 1 0 :1:2 
`uc 1 PSS2AC1 1 0 :1:3 
`uc 1 ECCP2AS0 1 0 :1:4 
`uc 1 ECCP2AS1 1 0 :1:5 
`uc 1 ECCP2AS2 1 0 :1:6 
]
[u S5084 . 1 `S5071 1 . 1 0 `S5076 1 . 1 0 ]
"9759
[s S5101 . 1 `uc 1 STRA 1 0 :1:0 
`uc 1 STRB 1 0 :1:1 
`uc 1 STRC 1 0 :1:2 
`uc 1 STRD 1 0 :1:3 
`uc 1 STRSYNC 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 CMPL0 1 0 :1:6 
`uc 1 CMPL1 1 0 :1:7 
]
[s S5110 . 1 `uc 1 P2DC0 1 0 :1:0 
`uc 1 P2DC1 1 0 :1:1 
`uc 1 P2DC2 1 0 :1:2 
`uc 1 P2DC3 1 0 :1:3 
`uc 1 P2DC4 1 0 :1:4 
`uc 1 P2DC5 1 0 :1:5 
`uc 1 P2DC6 1 0 :1:6 
]
[s S5118 . 1 `uc 1 . 1 0 :6:0 
`uc 1 CMPL02 1 0 :1:6 
]
[s S5121 . 1 `uc 1 . 1 0 :7:0 
`uc 1 CMPL12 1 0 :1:7 
]
[s S5124 . 1 `uc 1 P2DC02 1 0 :1:0 
]
[s S5126 . 1 `uc 1 P2DC0CON 1 0 :1:0 
]
[s S5128 . 1 `uc 1 . 1 0 :1:0 
`uc 1 P2DC12 1 0 :1:1 
]
[s S5131 . 1 `uc 1 . 1 0 :1:0 
`uc 1 P2DC1CON 1 0 :1:1 
]
[s S5134 . 1 `uc 1 . 1 0 :2:0 
`uc 1 P2DC22 1 0 :1:2 
]
[s S5137 . 1 `uc 1 . 1 0 :2:0 
`uc 1 P2DC2CON 1 0 :1:2 
]
[s S5140 . 1 `uc 1 . 1 0 :3:0 
`uc 1 P2DC32 1 0 :1:3 
]
[s S5143 . 1 `uc 1 . 1 0 :3:0 
`uc 1 P2DC3CON 1 0 :1:3 
]
[s S5146 . 1 `uc 1 . 1 0 :4:0 
`uc 1 P2DC42 1 0 :1:4 
]
[s S5149 . 1 `uc 1 . 1 0 :4:0 
`uc 1 P2DC4CON 1 0 :1:4 
]
[s S5152 . 1 `uc 1 . 1 0 :5:0 
`uc 1 P2DC52 1 0 :1:5 
]
[s S5155 . 1 `uc 1 . 1 0 :5:0 
`uc 1 P2DC5CON 1 0 :1:5 
]
[s S5158 . 1 `uc 1 . 1 0 :6:0 
`uc 1 P2DC62 1 0 :1:6 
]
[s S5161 . 1 `uc 1 . 1 0 :6:0 
`uc 1 P2DC6CON 1 0 :1:6 
]
[s S5164 . 1 `uc 1 STRA2 1 0 :1:0 
]
[s S5166 . 1 `uc 1 . 1 0 :1:0 
`uc 1 STRB2 1 0 :1:1 
]
[s S5169 . 1 `uc 1 . 1 0 :2:0 
`uc 1 STRC2 1 0 :1:2 
]
[s S5172 . 1 `uc 1 . 1 0 :3:0 
`uc 1 STRD2 1 0 :1:3 
]
[s S5175 . 1 `uc 1 . 1 0 :4:0 
`uc 1 STRSYNC2 1 0 :1:4 
]
[u S5178 . 1 `S5101 1 . 1 0 `S5022 1 . 1 0 `S5118 1 . 1 0 `S5121 1 . 1 0 `S5124 1 . 1 0 `S5126 1 . 1 0 `S5128 1 . 1 0 `S5131 1 . 1 0 `S5134 1 . 1 0 `S5137 1 . 1 0 `S5140 1 . 1 0 `S5143 1 . 1 0 `S5146 1 . 1 0 `S5149 1 . 1 0 `S5152 1 . 1 0 `S5155 1 . 1 0 `S5158 1 . 1 0 `S5161 1 . 1 0 `S5164 1 . 1 0 `S5166 1 . 1 0 `S5169 1 . 1 0 `S5172 1 . 1 0 `S5175 1 . 1 0 ]
"10109
[s S5281 . 1 `uc 1 CCP1M 1 0 :4:0 
`uc 1 DC1B 1 0 :2:4 
`uc 1 P1M 1 0 :2:6 
]
[s S5285 . 1 `uc 1 CCP1M0 1 0 :1:0 
`uc 1 CCP1M1 1 0 :1:1 
`uc 1 CCP1M2 1 0 :1:2 
`uc 1 CCP1M3 1 0 :1:3 
`uc 1 DC1B0 1 0 :1:4 
`uc 1 DC1B1 1 0 :1:5 
`uc 1 P1M0 1 0 :1:6 
`uc 1 P1M1 1 0 :1:7 
]
[s S5294 . 1 `uc 1 . 1 0 :4:0 
`uc 1 CCP1Y 1 0 :1:4 
`uc 1 CCP1X 1 0 :1:5 
]
[u S5298 . 1 `S5281 1 . 1 0 `S5285 1 . 1 0 `S5294 1 . 1 0 ]
"10136
[s S5320 . 1 `uc 1 CCP1M 1 0 :4:0 
`uc 1 DC1B 1 0 :2:4 
`uc 1 P1M 1 0 :2:6 
]
[s S5324 . 1 `uc 1 CCP1M0 1 0 :1:0 
`uc 1 CCP1M1 1 0 :1:1 
`uc 1 CCP1M2 1 0 :1:2 
`uc 1 CCP1M3 1 0 :1:3 
`uc 1 DC1B0 1 0 :1:4 
`uc 1 DC1B1 1 0 :1:5 
`uc 1 P1M0 1 0 :1:6 
`uc 1 P1M1 1 0 :1:7 
]
[s S5333 . 1 `uc 1 . 1 0 :4:0 
`uc 1 CCP1Y 1 0 :1:4 
`uc 1 CCP1X 1 0 :1:5 
]
[u S5337 . 1 `S5281 1 . 1 0 `S5285 1 . 1 0 `S5294 1 . 1 0 ]
"10301
[s S5361 . 1 `uc 1 CCPR1L 1 0 :8:0 
]
[u S5363 . 1 `S5361 1 . 1 0 ]
"10320
[s S5369 . 1 `uc 1 CCPR1H 1 0 :8:0 
]
[u S5371 . 1 `S5369 1 . 1 0 ]
"10344
[s S5377 . 1 `uc 1 P1DC 1 0 :7:0 
`uc 1 P1RSEN 1 0 :1:7 
]
[s S5380 . 1 `uc 1 P1DC0 1 0 :1:0 
`uc 1 P1DC1 1 0 :1:1 
`uc 1 P1DC2 1 0 :1:2 
`uc 1 P1DC3 1 0 :1:3 
`uc 1 P1DC4 1 0 :1:4 
`uc 1 P1DC5 1 0 :1:5 
`uc 1 P1DC6 1 0 :1:6 
]
[u S5388 . 1 `S5377 1 . 1 0 `S5380 1 . 1 0 ]
"10364
[s S5403 . 1 `uc 1 P1DC 1 0 :7:0 
`uc 1 P1RSEN 1 0 :1:7 
]
[s S5406 . 1 `uc 1 P1DC0 1 0 :1:0 
`uc 1 P1DC1 1 0 :1:1 
`uc 1 P1DC2 1 0 :1:2 
`uc 1 P1DC3 1 0 :1:3 
`uc 1 P1DC4 1 0 :1:4 
`uc 1 P1DC5 1 0 :1:5 
`uc 1 P1DC6 1 0 :1:6 
]
[u S5414 . 1 `S5377 1 . 1 0 `S5380 1 . 1 0 ]
"10427
[s S5429 . 1 `uc 1 PSS1BD 1 0 :2:0 
`uc 1 PSS1AC 1 0 :2:2 
`uc 1 ECCP1AS 1 0 :3:4 
`uc 1 ECCP1ASE 1 0 :1:7 
]
[s S5434 . 1 `uc 1 PSS1BD0 1 0 :1:0 
`uc 1 PSS1BD1 1 0 :1:1 
`uc 1 PSS1AC0 1 0 :1:2 
`uc 1 PSS1AC1 1 0 :1:3 
`uc 1 ECCP1AS0 1 0 :1:4 
`uc 1 ECCP1AS1 1 0 :1:5 
`uc 1 ECCP1AS2 1 0 :1:6 
]
[u S5442 . 1 `S5429 1 . 1 0 `S5434 1 . 1 0 ]
"10498
[s S5459 . 1 `uc 1 STRA 1 0 :1:0 
`uc 1 STRB 1 0 :1:1 
`uc 1 STRC 1 0 :1:2 
`uc 1 STRD 1 0 :1:3 
`uc 1 STRSYNC 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 CMPL0 1 0 :1:6 
`uc 1 CMPL1 1 0 :1:7 
]
[u S5468 . 1 `S5101 1 . 1 0 ]
"10574
[s S5480 . 1 `uc 1 SWDTEN 1 0 :1:0 
`uc 1 ULPSINK 1 0 :1:1 
`uc 1 ULPEN 1 0 :1:2 
`uc 1 DS 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 ULPLVL 1 0 :1:5 
`uc 1 LVDSTAT 1 0 :1:6 
`uc 1 REGSLP 1 0 :1:7 
]
[s S5489 . 1 `uc 1 SWDTE 1 0 :1:0 
]
[u S5491 . 1 `S5480 1 . 1 0 `S5489 1 . 1 0 ]
"10633
[s S5506 . 1 `uc 1 ADCS 1 0 :3:0 
`uc 1 ACQT 1 0 :3:3 
`uc 1 ADCAL 1 0 :1:6 
`uc 1 ADFM 1 0 :1:7 
]
[s S5511 . 1 `uc 1 ADCS0 1 0 :1:0 
`uc 1 ADCS1 1 0 :1:1 
`uc 1 ADCS2 1 0 :1:2 
`uc 1 ACQT0 1 0 :1:3 
`uc 1 ACQT1 1 0 :1:4 
`uc 1 ACQT2 1 0 :1:5 
]
[s S5518 . 1 `uc 1 . 1 0 :3:0 
`uc 1 CHSN3 1 0 :1:3 
]
[s S5521 . 1 `uc 1 . 1 0 :4:0 
`uc 1 VCFG01 1 0 :1:4 
]
[s S5524 . 1 `uc 1 . 1 0 :5:0 
`uc 1 VCFG11 1 0 :1:5 
]
[u S5527 . 1 `S5506 1 . 1 0 `S5511 1 . 1 0 `S5518 1 . 1 0 `S5521 1 . 1 0 `S5524 1 . 1 0 ]
"10710
[s S5555 . 1 `uc 1 . 1 0 :1:0 
`uc 1 GO_NOT_DONE 1 0 :1:1 
]
[s S5558 . 1 `uc 1 ADON 1 0 :1:0 
`uc 1 GO_nDONE 1 0 :1:1 
`uc 1 CHS 1 0 :4:2 
`uc 1 VCFG 1 0 :2:6 
]
[s S5563 . 1 `uc 1 . 1 0 :1:0 
`uc 1 GO_DONE 1 0 :1:1 
`uc 1 CHS0 1 0 :1:2 
`uc 1 CHS1 1 0 :1:3 
`uc 1 CHS2 1 0 :1:4 
`uc 1 CHS3 1 0 :1:5 
`uc 1 VCFG0 1 0 :1:6 
`uc 1 VCFG1 1 0 :1:7 
]
[s S5572 . 1 `uc 1 . 1 0 :1:0 
`uc 1 DONE 1 0 :1:1 
]
[s S5575 . 1 `uc 1 . 1 0 :1:0 
`uc 1 GO 1 0 :1:1 
]
[s S5578 . 1 `uc 1 . 1 0 :1:0 
`uc 1 NOT_DONE 1 0 :1:1 
]
[s S5581 . 1 `uc 1 . 1 0 :1:0 
`uc 1 nDONE 1 0 :1:1 
]
[s S5584 . 1 `uc 1 . 1 0 :7:0 
`uc 1 ADCAL 1 0 :1:7 
]
[s S5587 . 1 `uc 1 . 1 0 :1:0 
`uc 1 GODONE 1 0 :1:1 
]
[u S5590 . 1 `S5555 1 . 1 0 `S5558 1 . 1 0 `S5563 1 . 1 0 `S5572 1 . 1 0 `S5575 1 . 1 0 `S5578 1 . 1 0 `S5581 1 . 1 0 `S5584 1 . 1 0 `S5587 1 . 1 0 ]
"10930
[s S5638 . 1 `uc 1 ADRESL 1 0 :8:0 
]
[u S5640 . 1 `S5638 1 . 1 0 ]
"10949
[s S5646 . 1 `uc 1 ADRESH 1 0 :8:0 
]
[u S5648 . 1 `S5646 1 . 1 0 ]
"10973
[s S5654 . 1 `uc 1 SEN 1 0 :1:0 
`uc 1 RSEN 1 0 :1:1 
`uc 1 PEN 1 0 :1:2 
`uc 1 RCEN 1 0 :1:3 
`uc 1 ACKEN 1 0 :1:4 
`uc 1 ACKDT 1 0 :1:5 
`uc 1 ACKSTAT 1 0 :1:6 
`uc 1 GCEN 1 0 :1:7 
]
[s S5663 . 1 `uc 1 . 1 0 :1:0 
`uc 1 ADMSK1 1 0 :1:1 
`uc 1 ADMSK2 1 0 :1:2 
`uc 1 ADMSK3 1 0 :1:3 
`uc 1 ADMSK4 1 0 :1:4 
`uc 1 ADMSK5 1 0 :1:5 
]
[s S5670 . 1 `uc 1 . 1 0 :5:0 
`uc 1 ACKDT1 1 0 :1:5 
]
[s S5673 . 1 `uc 1 . 1 0 :4:0 
`uc 1 ACKEN1 1 0 :1:4 
]
[s S5676 . 1 `uc 1 . 1 0 :6:0 
`uc 1 ACKSTAT1 1 0 :1:6 
]
[s S5679 . 1 `uc 1 . 1 0 :1:0 
`uc 1 ADMSK11 1 0 :1:1 
]
[s S5682 . 1 `uc 1 . 1 0 :2:0 
`uc 1 ADMSK21 1 0 :1:2 
]
[s S5685 . 1 `uc 1 . 1 0 :3:0 
`uc 1 ADMSK31 1 0 :1:3 
]
[s S5688 . 1 `uc 1 . 1 0 :4:0 
`uc 1 ADMSK41 1 0 :1:4 
]
[s S5691 . 1 `uc 1 . 1 0 :5:0 
`uc 1 ADMSK51 1 0 :1:5 
]
[s S5694 . 1 `uc 1 . 1 0 :7:0 
`uc 1 GCEN1 1 0 :1:7 
]
[s S5697 . 1 `uc 1 . 1 0 :2:0 
`uc 1 PEN1 1 0 :1:2 
]
[s S5700 . 1 `uc 1 . 1 0 :3:0 
`uc 1 RCEN1 1 0 :1:3 
]
[s S5703 . 1 `uc 1 . 1 0 :1:0 
`uc 1 RSEN1 1 0 :1:1 
]
[s S5706 . 1 `uc 1 SEN1 1 0 :1:0 
]
[u S5708 . 1 `S1975 1 . 1 0 `S1984 1 . 1 0 `S5670 1 . 1 0 `S5673 1 . 1 0 `S5676 1 . 1 0 `S5679 1 . 1 0 `S5682 1 . 1 0 `S5685 1 . 1 0 `S5688 1 . 1 0 `S5691 1 . 1 0 `S5694 1 . 1 0 `S5697 1 . 1 0 `S5700 1 . 1 0 `S5703 1 . 1 0 `S5706 1 . 1 0 ]
"11049
[s S5779 . 1 `uc 1 SEN 1 0 :1:0 
`uc 1 RSEN 1 0 :1:1 
`uc 1 PEN 1 0 :1:2 
`uc 1 RCEN 1 0 :1:3 
`uc 1 ACKEN 1 0 :1:4 
`uc 1 ACKDT 1 0 :1:5 
`uc 1 ACKSTAT 1 0 :1:6 
`uc 1 GCEN 1 0 :1:7 
]
[s S5788 . 1 `uc 1 . 1 0 :1:0 
`uc 1 ADMSK1 1 0 :1:1 
`uc 1 ADMSK2 1 0 :1:2 
`uc 1 ADMSK3 1 0 :1:3 
`uc 1 ADMSK4 1 0 :1:4 
`uc 1 ADMSK5 1 0 :1:5 
]
[s S5795 . 1 `uc 1 . 1 0 :5:0 
`uc 1 ACKDT1 1 0 :1:5 
]
[s S5798 . 1 `uc 1 . 1 0 :4:0 
`uc 1 ACKEN1 1 0 :1:4 
]
[s S5801 . 1 `uc 1 . 1 0 :6:0 
`uc 1 ACKSTAT1 1 0 :1:6 
]
[s S5804 . 1 `uc 1 . 1 0 :1:0 
`uc 1 ADMSK11 1 0 :1:1 
]
[s S5807 . 1 `uc 1 . 1 0 :2:0 
`uc 1 ADMSK21 1 0 :1:2 
]
[s S5810 . 1 `uc 1 . 1 0 :3:0 
`uc 1 ADMSK31 1 0 :1:3 
]
[s S5813 . 1 `uc 1 . 1 0 :4:0 
`uc 1 ADMSK41 1 0 :1:4 
]
[s S5816 . 1 `uc 1 . 1 0 :5:0 
`uc 1 ADMSK51 1 0 :1:5 
]
[s S5819 . 1 `uc 1 . 1 0 :7:0 
`uc 1 GCEN1 1 0 :1:7 
]
[s S5822 . 1 `uc 1 . 1 0 :2:0 
`uc 1 PEN1 1 0 :1:2 
]
[s S5825 . 1 `uc 1 . 1 0 :3:0 
`uc 1 RCEN1 1 0 :1:3 
]
[s S5828 . 1 `uc 1 . 1 0 :1:0 
`uc 1 RSEN1 1 0 :1:1 
]
[s S5831 . 1 `uc 1 SEN1 1 0 :1:0 
]
[u S5833 . 1 `S1975 1 . 1 0 `S1984 1 . 1 0 `S5670 1 . 1 0 `S5673 1 . 1 0 `S5676 1 . 1 0 `S5679 1 . 1 0 `S5682 1 . 1 0 `S5685 1 . 1 0 `S5688 1 . 1 0 `S5691 1 . 1 0 `S5694 1 . 1 0 `S5697 1 . 1 0 `S5700 1 . 1 0 `S5703 1 . 1 0 `S5706 1 . 1 0 ]
"11392
[s S5905 . 1 `uc 1 SSPM 1 0 :4:0 
`uc 1 CKP 1 0 :1:4 
`uc 1 SSPEN 1 0 :1:5 
`uc 1 SSPOV 1 0 :1:6 
`uc 1 WCOL 1 0 :1:7 
]
[s S5911 . 1 `uc 1 SSPM0 1 0 :1:0 
`uc 1 SSPM1 1 0 :1:1 
`uc 1 SSPM2 1 0 :1:2 
`uc 1 SSPM3 1 0 :1:3 
]
[s S5916 . 1 `uc 1 SSPM01 1 0 :1:0 
`uc 1 SSPM11 1 0 :1:1 
`uc 1 SSPM21 1 0 :1:2 
`uc 1 SSPM31 1 0 :1:3 
`uc 1 CKP1 1 0 :1:4 
`uc 1 SSPEN1 1 0 :1:5 
`uc 1 SSPOV1 1 0 :1:6 
`uc 1 WCOL1 1 0 :1:7 
]
[u S5925 . 1 `S2100 1 . 1 0 `S2106 1 . 1 0 `S5916 1 . 1 0 ]
"11422
[s S5950 . 1 `uc 1 SSPM 1 0 :4:0 
`uc 1 CKP 1 0 :1:4 
`uc 1 SSPEN 1 0 :1:5 
`uc 1 SSPOV 1 0 :1:6 
`uc 1 WCOL 1 0 :1:7 
]
[s S5956 . 1 `uc 1 SSPM0 1 0 :1:0 
`uc 1 SSPM1 1 0 :1:1 
`uc 1 SSPM2 1 0 :1:2 
`uc 1 SSPM3 1 0 :1:3 
]
[s S5961 . 1 `uc 1 SSPM01 1 0 :1:0 
`uc 1 SSPM11 1 0 :1:1 
`uc 1 SSPM21 1 0 :1:2 
`uc 1 SSPM31 1 0 :1:3 
`uc 1 CKP1 1 0 :1:4 
`uc 1 SSPEN1 1 0 :1:5 
`uc 1 SSPOV1 1 0 :1:6 
`uc 1 WCOL1 1 0 :1:7 
]
[u S5970 . 1 `S2100 1 . 1 0 `S2106 1 . 1 0 `S5916 1 . 1 0 ]
"11629
[s S5996 . 1 `uc 1 . 1 0 :2:0 
`uc 1 R_NOT_W 1 0 :1:2 
]
[s S5999 . 1 `uc 1 . 1 0 :5:0 
`uc 1 D_NOT_A 1 0 :1:5 
]
[s S6002 . 1 `uc 1 BF 1 0 :1:0 
`uc 1 UA 1 0 :1:1 
`uc 1 R_nW 1 0 :1:2 
`uc 1 S 1 0 :1:3 
`uc 1 P 1 0 :1:4 
`uc 1 D_nA 1 0 :1:5 
`uc 1 CKE 1 0 :1:6 
`uc 1 SMP 1 0 :1:7 
]
[s S6011 . 1 `uc 1 . 1 0 :2:0 
`uc 1 R 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 D 1 0 :1:5 
]
[s S6016 . 1 `uc 1 . 1 0 :2:0 
`uc 1 R_W 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 D_A 1 0 :1:5 
]
[s S6021 . 1 `uc 1 . 1 0 :2:0 
`uc 1 nW 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 nA 1 0 :1:5 
]
[s S6026 . 1 `uc 1 . 1 0 :2:0 
`uc 1 NOT_WRITE 1 0 :1:2 
]
[s S6029 . 1 `uc 1 . 1 0 :5:0 
`uc 1 NOT_ADDRESS 1 0 :1:5 
]
[s S6032 . 1 `uc 1 . 1 0 :2:0 
`uc 1 nWRITE 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 nADDRESS 1 0 :1:5 
]
[s S6037 . 1 `uc 1 . 1 0 :2:0 
`uc 1 READ_WRITE 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 DATA_ADDRESS 1 0 :1:5 
]
[s S6042 . 1 `uc 1 . 1 0 :2:0 
`uc 1 I2C_READ 1 0 :1:2 
`uc 1 I2C_START 1 0 :1:3 
`uc 1 I2C_STOP 1 0 :1:4 
`uc 1 I2C_DAT 1 0 :1:5 
]
[s S6048 . 1 `uc 1 . 1 0 :2:0 
`uc 1 R_NOT_W1 1 0 :1:2 
]
[s S6051 . 1 `uc 1 . 1 0 :5:0 
`uc 1 D_NOT_A1 1 0 :1:5 
]
[s S6054 . 1 `uc 1 BF1 1 0 :1:0 
`uc 1 UA1 1 0 :1:1 
`uc 1 R_nW1 1 0 :1:2 
`uc 1 S1 1 0 :1:3 
`uc 1 P1 1 0 :1:4 
`uc 1 D_nA1 1 0 :1:5 
`uc 1 CKE1 1 0 :1:6 
`uc 1 SMP1 1 0 :1:7 
]
[s S6063 . 1 `uc 1 . 1 0 :2:0 
`uc 1 R1 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 D1 1 0 :1:5 
]
[s S6068 . 1 `uc 1 . 1 0 :2:0 
`uc 1 D_A1 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 R_W1 1 0 :1:5 
]
[s S6073 . 1 `uc 1 . 1 0 :2:0 
`uc 1 NOT_W1 1 0 :1:2 
]
[s S6076 . 1 `uc 1 . 1 0 :5:0 
`uc 1 NOT_A1 1 0 :1:5 
]
[s S6079 . 1 `uc 1 . 1 0 :2:0 
`uc 1 nW1 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 nA1 1 0 :1:5 
]
[s S6084 . 1 `uc 1 . 1 0 :2:0 
`uc 1 NOT_WRITE1 1 0 :1:2 
]
[s S6087 . 1 `uc 1 . 1 0 :5:0 
`uc 1 NOT_ADDRESS1 1 0 :1:5 
]
[s S6090 . 1 `uc 1 . 1 0 :2:0 
`uc 1 nWRITE1 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 nADDRESS1 1 0 :1:5 
]
[s S6095 . 1 `uc 1 . 1 0 :2:0 
`uc 1 READ_WRITE1 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 DATA_ADDRESS1 1 0 :1:5 
]
[s S6100 . 1 `uc 1 . 1 0 :2:0 
`uc 1 I2C_READ1 1 0 :1:2 
`uc 1 I2C_START1 1 0 :1:3 
`uc 1 I2C_STOP1 1 0 :1:4 
`uc 1 I2C_DAT1 1 0 :1:5 
]
[s S6106 . 1 `uc 1 . 1 0 :5:0 
`uc 1 DA 1 0 :1:5 
]
[s S6109 . 1 `uc 1 . 1 0 :5:0 
`uc 1 DA1 1 0 :1:5 
]
[s S6112 . 1 `uc 1 . 1 0 :2:0 
`uc 1 RW 1 0 :1:2 
]
[s S6115 . 1 `uc 1 . 1 0 :2:0 
`uc 1 RW1 1 0 :1:2 
]
[s S6118 . 1 `uc 1 . 1 0 :3:0 
`uc 1 START 1 0 :1:3 
]
[s S6121 . 1 `uc 1 . 1 0 :3:0 
`uc 1 START1 1 0 :1:3 
]
[s S6124 . 1 `uc 1 . 1 0 :4:0 
`uc 1 STOP 1 0 :1:4 
]
[s S6127 . 1 `uc 1 . 1 0 :4:0 
`uc 1 STOP1 1 0 :1:4 
]
[s S6130 . 1 `uc 1 . 1 0 :2:0 
`uc 1 NOT_W 1 0 :1:2 
]
[s S6133 . 1 `uc 1 . 1 0 :5:0 
`uc 1 NOT_A 1 0 :1:5 
]
[u S6136 . 1 `S2180 1 . 1 0 `S2183 1 . 1 0 `S2186 1 . 1 0 `S6011 1 . 1 0 `S6016 1 . 1 0 `S6021 1 . 1 0 `S6026 1 . 1 0 `S6029 1 . 1 0 `S6032 1 . 1 0 `S6037 1 . 1 0 `S6042 1 . 1 0 `S6048 1 . 1 0 `S6051 1 . 1 0 `S6054 1 . 1 0 `S6063 1 . 1 0 `S6068 1 . 1 0 `S6073 1 . 1 0 `S6076 1 . 1 0 `S6079 1 . 1 0 `S6084 1 . 1 0 `S6087 1 . 1 0 `S6090 1 . 1 0 `S6095 1 . 1 0 `S6100 1 . 1 0 `S6106 1 . 1 0 `S6109 1 . 1 0 `S6112 1 . 1 0 `S6115 1 . 1 0 `S6118 1 . 1 0 `S6121 1 . 1 0 `S6124 1 . 1 0 `S6127 1 . 1 0 `S6130 1 . 1 0 `S6133 1 . 1 0 ]
"11810
[s S6312 . 1 `uc 1 . 1 0 :2:0 
`uc 1 R_NOT_W 1 0 :1:2 
]
[s S6315 . 1 `uc 1 . 1 0 :5:0 
`uc 1 D_NOT_A 1 0 :1:5 
]
[s S6318 . 1 `uc 1 BF 1 0 :1:0 
`uc 1 UA 1 0 :1:1 
`uc 1 R_nW 1 0 :1:2 
`uc 1 S 1 0 :1:3 
`uc 1 P 1 0 :1:4 
`uc 1 D_nA 1 0 :1:5 
`uc 1 CKE 1 0 :1:6 
`uc 1 SMP 1 0 :1:7 
]
[s S6327 . 1 `uc 1 . 1 0 :2:0 
`uc 1 R 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 D 1 0 :1:5 
]
[s S6332 . 1 `uc 1 . 1 0 :2:0 
`uc 1 R_W 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 D_A 1 0 :1:5 
]
[s S6337 . 1 `uc 1 . 1 0 :2:0 
`uc 1 nW 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 nA 1 0 :1:5 
]
[s S6342 . 1 `uc 1 . 1 0 :2:0 
`uc 1 NOT_WRITE 1 0 :1:2 
]
[s S6345 . 1 `uc 1 . 1 0 :5:0 
`uc 1 NOT_ADDRESS 1 0 :1:5 
]
[s S6348 . 1 `uc 1 . 1 0 :2:0 
`uc 1 nWRITE 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 nADDRESS 1 0 :1:5 
]
[s S6353 . 1 `uc 1 . 1 0 :2:0 
`uc 1 READ_WRITE 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 DATA_ADDRESS 1 0 :1:5 
]
[s S6358 . 1 `uc 1 . 1 0 :2:0 
`uc 1 I2C_READ 1 0 :1:2 
`uc 1 I2C_START 1 0 :1:3 
`uc 1 I2C_STOP 1 0 :1:4 
`uc 1 I2C_DAT 1 0 :1:5 
]
[s S6364 . 1 `uc 1 . 1 0 :2:0 
`uc 1 R_NOT_W1 1 0 :1:2 
]
[s S6367 . 1 `uc 1 . 1 0 :5:0 
`uc 1 D_NOT_A1 1 0 :1:5 
]
[s S6370 . 1 `uc 1 BF1 1 0 :1:0 
`uc 1 UA1 1 0 :1:1 
`uc 1 R_nW1 1 0 :1:2 
`uc 1 S1 1 0 :1:3 
`uc 1 P1 1 0 :1:4 
`uc 1 D_nA1 1 0 :1:5 
`uc 1 CKE1 1 0 :1:6 
`uc 1 SMP1 1 0 :1:7 
]
[s S6379 . 1 `uc 1 . 1 0 :2:0 
`uc 1 R1 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 D1 1 0 :1:5 
]
[s S6384 . 1 `uc 1 . 1 0 :2:0 
`uc 1 D_A1 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 R_W1 1 0 :1:5 
]
[s S6389 . 1 `uc 1 . 1 0 :2:0 
`uc 1 NOT_W1 1 0 :1:2 
]
[s S6392 . 1 `uc 1 . 1 0 :5:0 
`uc 1 NOT_A1 1 0 :1:5 
]
[s S6395 . 1 `uc 1 . 1 0 :2:0 
`uc 1 nW1 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 nA1 1 0 :1:5 
]
[s S6400 . 1 `uc 1 . 1 0 :2:0 
`uc 1 NOT_WRITE1 1 0 :1:2 
]
[s S6403 . 1 `uc 1 . 1 0 :5:0 
`uc 1 NOT_ADDRESS1 1 0 :1:5 
]
[s S6406 . 1 `uc 1 . 1 0 :2:0 
`uc 1 nWRITE1 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 nADDRESS1 1 0 :1:5 
]
[s S6411 . 1 `uc 1 . 1 0 :2:0 
`uc 1 READ_WRITE1 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 DATA_ADDRESS1 1 0 :1:5 
]
[s S6416 . 1 `uc 1 . 1 0 :2:0 
`uc 1 I2C_READ1 1 0 :1:2 
`uc 1 I2C_START1 1 0 :1:3 
`uc 1 I2C_STOP1 1 0 :1:4 
`uc 1 I2C_DAT1 1 0 :1:5 
]
[s S6422 . 1 `uc 1 . 1 0 :5:0 
`uc 1 DA 1 0 :1:5 
]
[s S6425 . 1 `uc 1 . 1 0 :5:0 
`uc 1 DA1 1 0 :1:5 
]
[s S6428 . 1 `uc 1 . 1 0 :2:0 
`uc 1 RW 1 0 :1:2 
]
[s S6431 . 1 `uc 1 . 1 0 :2:0 
`uc 1 RW1 1 0 :1:2 
]
[s S6434 . 1 `uc 1 . 1 0 :3:0 
`uc 1 START 1 0 :1:3 
]
[s S6437 . 1 `uc 1 . 1 0 :3:0 
`uc 1 START1 1 0 :1:3 
]
[s S6440 . 1 `uc 1 . 1 0 :4:0 
`uc 1 STOP 1 0 :1:4 
]
[s S6443 . 1 `uc 1 . 1 0 :4:0 
`uc 1 STOP1 1 0 :1:4 
]
[s S6446 . 1 `uc 1 . 1 0 :2:0 
`uc 1 NOT_W 1 0 :1:2 
]
[s S6449 . 1 `uc 1 . 1 0 :5:0 
`uc 1 NOT_A 1 0 :1:5 
]
[u S6452 . 1 `S2180 1 . 1 0 `S2183 1 . 1 0 `S2186 1 . 1 0 `S6011 1 . 1 0 `S6016 1 . 1 0 `S6021 1 . 1 0 `S6026 1 . 1 0 `S6029 1 . 1 0 `S6032 1 . 1 0 `S6037 1 . 1 0 `S6042 1 . 1 0 `S6048 1 . 1 0 `S6051 1 . 1 0 `S6054 1 . 1 0 `S6063 1 . 1 0 `S6068 1 . 1 0 `S6073 1 . 1 0 `S6076 1 . 1 0 `S6079 1 . 1 0 `S6084 1 . 1 0 `S6087 1 . 1 0 `S6090 1 . 1 0 `S6095 1 . 1 0 `S6100 1 . 1 0 `S6106 1 . 1 0 `S6109 1 . 1 0 `S6112 1 . 1 0 `S6115 1 . 1 0 `S6118 1 . 1 0 `S6121 1 . 1 0 `S6124 1 . 1 0 `S6127 1 . 1 0 `S6130 1 . 1 0 `S6133 1 . 1 0 ]
"12638
[s S6629 . 1 `uc 1 SSPADD 1 0 :8:0 
]
[s S6631 . 1 `uc 1 MSK0 1 0 :1:0 
`uc 1 MSK1 1 0 :1:1 
`uc 1 MSK2 1 0 :1:2 
`uc 1 MSK3 1 0 :1:3 
`uc 1 MSK4 1 0 :1:4 
`uc 1 MSK5 1 0 :1:5 
`uc 1 MSK6 1 0 :1:6 
`uc 1 MSK7 1 0 :1:7 
]
[s S6640 . 1 `uc 1 MSK01 1 0 :1:0 
`uc 1 MSK11 1 0 :1:1 
`uc 1 MSK21 1 0 :1:2 
`uc 1 MSK31 1 0 :1:3 
`uc 1 MSK41 1 0 :1:4 
`uc 1 MSK51 1 0 :1:5 
`uc 1 MSK61 1 0 :1:6 
`uc 1 MSK71 1 0 :1:7 
]
[u S6649 . 1 `S2381 1 . 1 0 `S2383 1 . 1 0 `S6640 1 . 1 0 ]
"12668
[s S6674 . 1 `uc 1 SSPADD 1 0 :8:0 
]
[s S6676 . 1 `uc 1 MSK0 1 0 :1:0 
`uc 1 MSK1 1 0 :1:1 
`uc 1 MSK2 1 0 :1:2 
`uc 1 MSK3 1 0 :1:3 
`uc 1 MSK4 1 0 :1:4 
`uc 1 MSK5 1 0 :1:5 
`uc 1 MSK6 1 0 :1:6 
`uc 1 MSK7 1 0 :1:7 
]
[s S6685 . 1 `uc 1 MSK01 1 0 :1:0 
`uc 1 MSK11 1 0 :1:1 
`uc 1 MSK21 1 0 :1:2 
`uc 1 MSK31 1 0 :1:3 
`uc 1 MSK41 1 0 :1:4 
`uc 1 MSK51 1 0 :1:5 
`uc 1 MSK61 1 0 :1:6 
`uc 1 MSK71 1 0 :1:7 
]
[u S6694 . 1 `S2381 1 . 1 0 `S2383 1 . 1 0 `S6640 1 . 1 0 ]
"12875
[s S6721 . 1 `uc 1 SSPBUF 1 0 :8:0 
]
[u S6723 . 1 `S2462 1 . 1 0 ]
"12885
[s S6728 . 1 `uc 1 SSPBUF 1 0 :8:0 
]
[u S6730 . 1 `S2462 1 . 1 0 ]
"12898
[s S6735 . 1 `uc 1 T2CKPS 1 0 :2:0 
`uc 1 TMR2ON 1 0 :1:2 
`uc 1 T2OUTPS 1 0 :4:3 
]
[s S6739 . 1 `uc 1 T2CKPS0 1 0 :1:0 
`uc 1 T2CKPS1 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 T2OUTPS0 1 0 :1:3 
`uc 1 T2OUTPS1 1 0 :1:4 
`uc 1 T2OUTPS2 1 0 :1:5 
`uc 1 T2OUTPS3 1 0 :1:6 
]
[u S6747 . 1 `S6735 1 . 1 0 `S6739 1 . 1 0 ]
"12982
[s S6765 . 1 `uc 1 PR2 1 0 :8:0 
]
[u S6767 . 1 `S6765 1 . 1 0 ]
"12992
[s S6772 . 1 `uc 1 PR2 1 0 :8:0 
]
[u S6774 . 1 `S6765 1 . 1 0 ]
"13014
[s S6780 . 1 `uc 1 TMR2 1 0 :8:0 
]
[u S6782 . 1 `S6780 1 . 1 0 ]
"13024
[s S6787 . 1 `uc 1 TMR1ON 1 0 :1:0 
`uc 1 RD16 1 0 :1:1 
`uc 1 T1SYNC 1 0 :1:2 
`uc 1 T1OSCEN 1 0 :1:3 
`uc 1 T1CKPS 1 0 :2:4 
`uc 1 TMR1CS 1 0 :2:6 
]
[s S6794 . 1 `uc 1 . 1 0 :4:0 
`uc 1 T1CKPS0 1 0 :1:4 
`uc 1 T1CKPS1 1 0 :1:5 
`uc 1 TMR1CS0 1 0 :1:6 
`uc 1 TMR1CS1 1 0 :1:7 
]
[s S6800 . 1 `uc 1 . 1 0 :1:0 
`uc 1 RD161 1 0 :1:1 
`uc 1 T1SYNC1 1 0 :1:2 
`uc 1 T1OSCEN1 1 0 :1:3 
`uc 1 T1CKPS01 1 0 :1:4 
`uc 1 T1CKPS11 1 0 :1:5 
`uc 1 TMR1CS01 1 0 :1:6 
`uc 1 TMR1CS11 1 0 :1:7 
]
[s S6809 . 1 `uc 1 . 1 0 :3:0 
`uc 1 SOSCEN 1 0 :1:3 
]
[s S6812 . 1 `uc 1 . 1 0 :7:0 
`uc 1 T1RD16 1 0 :1:7 
]
[u S6815 . 1 `S6787 1 . 1 0 `S6794 1 . 1 0 `S6800 1 . 1 0 `S6809 1 . 1 0 `S6812 1 . 1 0 ]
"13178
[s S6852 . 1 `uc 1 TMR1L 1 0 :8:0 
]
[u S6854 . 1 `S6852 1 . 1 0 ]
"13197
[s S6860 . 1 `uc 1 TMR1H 1 0 :8:0 
]
[u S6862 . 1 `S6860 1 . 1 0 ]
"13368
[s S6868 . 1 `uc 1 CCH 1 0 :2:0 
`uc 1 CREF 1 0 :1:2 
`uc 1 EVPOL 1 0 :2:3 
`uc 1 CPOL 1 0 :1:5 
`uc 1 COE 1 0 :1:6 
`uc 1 CON 1 0 :1:7 
]
[s S6875 . 1 `uc 1 CCH0 1 0 :1:0 
`uc 1 CCH1 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 EVPOL0 1 0 :1:3 
`uc 1 EVPOL1 1 0 :1:4 
]
[s S6881 . 1 `uc 1 CCH02 1 0 :1:0 
]
[s S6883 . 1 `uc 1 . 1 0 :1:0 
`uc 1 CCH12 1 0 :1:1 
]
[s S6886 . 1 `uc 1 . 1 0 :6:0 
`uc 1 COE2 1 0 :1:6 
]
[s S6889 . 1 `uc 1 . 1 0 :7:0 
`uc 1 CON2 1 0 :1:7 
]
[s S6892 . 1 `uc 1 . 1 0 :5:0 
`uc 1 CPOL2 1 0 :1:5 
]
[s S6895 . 1 `uc 1 . 1 0 :2:0 
`uc 1 CREF2 1 0 :1:2 
]
[s S6898 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EVPOL02 1 0 :1:3 
]
[s S6901 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EVPOL12 1 0 :1:4 
]
[u S6904 . 1 `S6868 1 . 1 0 `S6875 1 . 1 0 `S6881 1 . 1 0 `S6883 1 . 1 0 `S6886 1 . 1 0 `S6889 1 . 1 0 `S6892 1 . 1 0 `S6895 1 . 1 0 `S6898 1 . 1 0 `S6901 1 . 1 0 ]
"13421
[s S6952 . 1 `uc 1 CCH 1 0 :2:0 
`uc 1 CREF 1 0 :1:2 
`uc 1 EVPOL 1 0 :2:3 
`uc 1 CPOL 1 0 :1:5 
`uc 1 COE 1 0 :1:6 
`uc 1 CON 1 0 :1:7 
]
[s S6959 . 1 `uc 1 CCH0 1 0 :1:0 
`uc 1 CCH1 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 EVPOL0 1 0 :1:3 
`uc 1 EVPOL1 1 0 :1:4 
]
[s S6965 . 1 `uc 1 CCH02 1 0 :1:0 
]
[s S6967 . 1 `uc 1 . 1 0 :1:0 
`uc 1 CCH12 1 0 :1:1 
]
[s S6970 . 1 `uc 1 . 1 0 :6:0 
`uc 1 COE2 1 0 :1:6 
]
[s S6973 . 1 `uc 1 . 1 0 :7:0 
`uc 1 CON2 1 0 :1:7 
]
[s S6976 . 1 `uc 1 . 1 0 :5:0 
`uc 1 CPOL2 1 0 :1:5 
]
[s S6979 . 1 `uc 1 . 1 0 :2:0 
`uc 1 CREF2 1 0 :1:2 
]
[s S6982 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EVPOL02 1 0 :1:3 
]
[s S6985 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EVPOL12 1 0 :1:4 
]
[u S6988 . 1 `S6868 1 . 1 0 `S6875 1 . 1 0 `S6881 1 . 1 0 `S6883 1 . 1 0 `S6886 1 . 1 0 `S6889 1 . 1 0 `S6892 1 . 1 0 `S6895 1 . 1 0 `S6898 1 . 1 0 `S6901 1 . 1 0 ]
"13661
[s S7037 . 1 `uc 1 CCH 1 0 :2:0 
`uc 1 CREF 1 0 :1:2 
`uc 1 EVPOL 1 0 :2:3 
`uc 1 CPOL 1 0 :1:5 
`uc 1 COE 1 0 :1:6 
`uc 1 CON 1 0 :1:7 
]
[s S7044 . 1 `uc 1 CCH0 1 0 :1:0 
`uc 1 CCH1 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 EVPOL0 1 0 :1:3 
`uc 1 EVPOL1 1 0 :1:4 
]
[s S7050 . 1 `uc 1 CCH01 1 0 :1:0 
`uc 1 CCH11 1 0 :1:1 
`uc 1 CREF1 1 0 :1:2 
`uc 1 EVPOL01 1 0 :1:3 
`uc 1 EVPOL11 1 0 :1:4 
`uc 1 CPOL1 1 0 :1:5 
`uc 1 COE1 1 0 :1:6 
`uc 1 CON1 1 0 :1:7 
]
[s S7059 . 1 `uc 1 C1CH0 1 0 :1:0 
]
[s S7061 . 1 `uc 1 . 1 0 :1:0 
`uc 1 C1CH1 1 0 :1:1 
]
[u S7064 . 1 `S6868 1 . 1 0 `S6875 1 . 1 0 `S7050 1 . 1 0 `S7059 1 . 1 0 `S7061 1 . 1 0 ]
"13700
[s S7098 . 1 `uc 1 CCH 1 0 :2:0 
`uc 1 CREF 1 0 :1:2 
`uc 1 EVPOL 1 0 :2:3 
`uc 1 CPOL 1 0 :1:5 
`uc 1 COE 1 0 :1:6 
`uc 1 CON 1 0 :1:7 
]
[s S7105 . 1 `uc 1 CCH0 1 0 :1:0 
`uc 1 CCH1 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 EVPOL0 1 0 :1:3 
`uc 1 EVPOL1 1 0 :1:4 
]
[s S7111 . 1 `uc 1 CCH01 1 0 :1:0 
`uc 1 CCH11 1 0 :1:1 
`uc 1 CREF1 1 0 :1:2 
`uc 1 EVPOL01 1 0 :1:3 
`uc 1 EVPOL11 1 0 :1:4 
`uc 1 CPOL1 1 0 :1:5 
`uc 1 COE1 1 0 :1:6 
`uc 1 CON1 1 0 :1:7 
]
[s S7120 . 1 `uc 1 C1CH0 1 0 :1:0 
]
[s S7122 . 1 `uc 1 . 1 0 :1:0 
`uc 1 C1CH1 1 0 :1:1 
]
[u S7125 . 1 `S6868 1 . 1 0 `S6875 1 . 1 0 `S7050 1 . 1 0 `S7059 1 . 1 0 `S7061 1 . 1 0 ]
"13837
[s S7159 . 1 `uc 1 SCS 1 0 :2:0 
`uc 1 . 1 0 :1:2 
`uc 1 OSTS 1 0 :1:3 
`uc 1 IRCF 1 0 :3:4 
`uc 1 IDLEN 1 0 :1:7 
]
[s S7165 . 1 `uc 1 SCS0 1 0 :1:0 
`uc 1 SCS1 1 0 :1:1 
`uc 1 . 1 0 :2:2 
`uc 1 IRCF0 1 0 :1:4 
`uc 1 IRCF1 1 0 :1:5 
`uc 1 IRCF2 1 0 :1:6 
]
[u S7172 . 1 `S7159 1 . 1 0 `S7165 1 . 1 0 ]
"13963
[s S7189 . 1 `uc 1 T0PS 1 0 :3:0 
`uc 1 PSA 1 0 :1:3 
`uc 1 T0SE 1 0 :1:4 
`uc 1 T0CS 1 0 :1:5 
`uc 1 T08BIT 1 0 :1:6 
`uc 1 TMR0ON 1 0 :1:7 
]
[s S7196 . 1 `uc 1 T0PS0 1 0 :1:0 
`uc 1 T0PS1 1 0 :1:1 
`uc 1 T0PS2 1 0 :1:2 
]
[u S7200 . 1 `S7189 1 . 1 0 `S7196 1 . 1 0 ]
"14087
[s S7217 . 1 `uc 1 TMR0L 1 0 :8:0 
]
[u S7219 . 1 `S7217 1 . 1 0 ]
"14106
[s S7225 . 1 `uc 1 TMR0H 1 0 :8:0 
]
[u S7227 . 1 `S7225 1 . 1 0 ]
"14116
[s S7232 . 1 `uc 1 C 1 0 :1:0 
`uc 1 DC 1 0 :1:1 
`uc 1 Z 1 0 :1:2 
`uc 1 OV 1 0 :1:3 
`uc 1 N 1 0 :1:4 
]
[s S7238 . 1 `uc 1 CARRY 1 0 :1:0 
]
[s S7240 . 1 `uc 1 . 1 0 :4:0 
`uc 1 NEGATIVE 1 0 :1:4 
]
[s S7243 . 1 `uc 1 . 1 0 :3:0 
`uc 1 OVERFLOW 1 0 :1:3 
]
[s S7246 . 1 `uc 1 . 1 0 :2:0 
`uc 1 ZERO 1 0 :1:2 
]
[u S7249 . 1 `S7232 1 . 1 0 `S7238 1 . 1 0 `S7240 1 . 1 0 `S7243 1 . 1 0 `S7246 1 . 1 0 ]
"14209
[s S7275 . 1 `uc 1 FSR2L 1 0 :8:0 
]
[u S7277 . 1 `S7275 1 . 1 0 ]
"14234
[s S7284 . 1 `uc 1 PLUSW2 1 0 :8:0 
]
[u S7286 . 1 `S7284 1 . 1 0 ]
"14253
[s S7292 . 1 `uc 1 PREINC2 1 0 :8:0 
]
[u S7294 . 1 `S7292 1 . 1 0 ]
"14272
[s S7300 . 1 `uc 1 POSTDEC2 1 0 :8:0 
]
[u S7302 . 1 `S7300 1 . 1 0 ]
"14291
[s S7308 . 1 `uc 1 POSTINC2 1 0 :8:0 
]
[u S7310 . 1 `S7308 1 . 1 0 ]
"14310
[s S7316 . 1 `uc 1 INDF2 1 0 :8:0 
]
[u S7318 . 1 `S7316 1 . 1 0 ]
"14341
[s S7326 . 1 `uc 1 FSR1L 1 0 :8:0 
]
[u S7328 . 1 `S7326 1 . 1 0 ]
"14366
[s S7335 . 1 `uc 1 PLUSW1 1 0 :8:0 
]
[u S7337 . 1 `S7335 1 . 1 0 ]
"14385
[s S7343 . 1 `uc 1 PREINC1 1 0 :8:0 
]
[u S7345 . 1 `S7343 1 . 1 0 ]
"14404
[s S7351 . 1 `uc 1 POSTDEC1 1 0 :8:0 
]
[u S7353 . 1 `S7351 1 . 1 0 ]
"14423
[s S7359 . 1 `uc 1 POSTINC1 1 0 :8:0 
]
[u S7361 . 1 `S7359 1 . 1 0 ]
"14442
[s S7367 . 1 `uc 1 INDF1 1 0 :8:0 
]
[u S7369 . 1 `S7367 1 . 1 0 ]
"14461
[s S7375 . 1 `uc 1 WREG 1 0 :8:0 
]
[u S7377 . 1 `S7375 1 . 1 0 ]
"14486
[s S7384 . 1 `uc 1 FSR0L 1 0 :8:0 
]
[u S7386 . 1 `S7384 1 . 1 0 ]
"14511
[s S7393 . 1 `uc 1 PLUSW0 1 0 :8:0 
]
[u S7395 . 1 `S7393 1 . 1 0 ]
"14530
[s S7401 . 1 `uc 1 PREINC0 1 0 :8:0 
]
[u S7403 . 1 `S7401 1 . 1 0 ]
"14549
[s S7409 . 1 `uc 1 POSTDEC0 1 0 :8:0 
]
[u S7411 . 1 `S7409 1 . 1 0 ]
"14568
[s S7417 . 1 `uc 1 POSTINC0 1 0 :8:0 
]
[u S7419 . 1 `S7417 1 . 1 0 ]
"14587
[s S7425 . 1 `uc 1 INDF0 1 0 :8:0 
]
[u S7427 . 1 `S7425 1 . 1 0 ]
"14597
[s S7432 . 1 `uc 1 INT1IF 1 0 :1:0 
`uc 1 INT2IF 1 0 :1:1 
`uc 1 INT3IF 1 0 :1:2 
`uc 1 INT1IE 1 0 :1:3 
`uc 1 INT2IE 1 0 :1:4 
`uc 1 INT3IE 1 0 :1:5 
`uc 1 INT1IP 1 0 :1:6 
`uc 1 INT2IP 1 0 :1:7 
]
[s S7441 . 1 `uc 1 INT1F 1 0 :1:0 
`uc 1 INT2F 1 0 :1:1 
`uc 1 INT3F 1 0 :1:2 
`uc 1 INT1E 1 0 :1:3 
`uc 1 INT2E 1 0 :1:4 
`uc 1 INT3E 1 0 :1:5 
`uc 1 INT1P 1 0 :1:6 
`uc 1 INT2P 1 0 :1:7 
]
[u S7450 . 1 `S7432 1 . 1 0 `S7441 1 . 1 0 ]
"14633
[s S7472 . 1 `uc 1 . 1 0 :7:0 
`uc 1 NOT_RBPU 1 0 :1:7 
]
[s S7475 . 1 `uc 1 RBIP 1 0 :1:0 
`uc 1 INT3IP 1 0 :1:1 
`uc 1 TMR0IP 1 0 :1:2 
`uc 1 INTEDG3 1 0 :1:3 
`uc 1 INTEDG2 1 0 :1:4 
`uc 1 INTEDG1 1 0 :1:5 
`uc 1 INTEDG0 1 0 :1:6 
`uc 1 nRBPU 1 0 :1:7 
]
[s S7484 . 1 `uc 1 . 1 0 :1:0 
`uc 1 INT3P 1 0 :1:1 
`uc 1 T0IP 1 0 :1:2 
`uc 1 . 1 0 :4:3 
`uc 1 RBPU 1 0 :1:7 
]
[u S7490 . 1 `S7472 1 . 1 0 `S7475 1 . 1 0 `S7484 1 . 1 0 ]
"14946
[s S7515 . 1 `uc 1 PRODL 1 0 :8:0 
]
[u S7517 . 1 `S7515 1 . 1 0 ]
"14965
[s S7523 . 1 `uc 1 PRODH 1 0 :8:0 
]
[u S7525 . 1 `S7523 1 . 1 0 ]
"14984
[s S7531 . 1 `uc 1 TABLAT 1 0 :8:0 
]
[u S7533 . 1 `S7531 1 . 1 0 ]
"15011
[s S7540 . 1 `uc 1 TBLPTRL 1 0 :8:0 
]
[u S7542 . 1 `S7540 1 . 1 0 ]
"15030
[s S7548 . 1 `uc 1 TBLPTRH 1 0 :8:0 
]
[u S7550 . 1 `S7548 1 . 1 0 ]
"15070
[s S7559 . 1 `uc 1 PCL 1 0 :8:0 
]
[u S7561 . 1 `S7559 1 . 1 0 ]
"15089
[s S7567 . 1 `uc 1 PCH 1 0 :8:0 
]
[u S7569 . 1 `S7567 1 . 1 0 ]
"15108
[s S7575 . 1 `uc 1 STKPTR 1 0 :5:0 
`uc 1 . 1 0 :1:5 
`uc 1 STKUNF 1 0 :1:6 
`uc 1 STKFUL 1 0 :1:7 
]
[s S7580 . 1 `uc 1 SP0 1 0 :1:0 
`uc 1 SP1 1 0 :1:1 
`uc 1 SP2 1 0 :1:2 
`uc 1 SP3 1 0 :1:3 
`uc 1 SP4 1 0 :1:4 
`uc 1 . 1 0 :2:5 
`uc 1 STKOVF 1 0 :1:7 
]
[u S7588 . 1 `S7575 1 . 1 0 `S7580 1 . 1 0 ]
"15193
[s S7607 . 1 `uc 1 TOSL 1 0 :8:0 
]
[u S7609 . 1 `S7607 1 . 1 0 ]
"15212
[s S7615 . 1 `uc 1 TOSH 1 0 :8:0 
]
[u S7617 . 1 `S7615 1 . 1 0 ]
"17587
[s S8796 . 1 `uc 1 Cap1OVF 1 0 :1:0 
`uc 1 Cap2OVF 1 0 :1:1 
]
[u S8799 capstatus 1 `S8796 1 . 1 0 `uc 1 . 1 0 :8:0 
]
"13 /Applications/microchip/xc8/v1.10/include/stddef.h
[s S8808 . 1 `uc 1 RX_NINE 1 0 :1:0 
`uc 1 TX_NINE 1 0 :1:1 
`uc 1 FRAME_ERROR 1 0 :1:2 
`uc 1 OVERRUN_ERROR 1 0 :1:3 
`uc 1 fill 1 0 :4:4 
]
[u S8814 USART1 1 `uc 1 val 1 0 `S8808 1 . 1 0 ]
"212 /Applications/microchip/xc8/v1.10/include/plib/usart.h
[s S8825 . 1 `uc 1 RX_NINE 1 0 :1:0 
`uc 1 TX_NINE 1 0 :1:1 
`uc 1 FRAME_ERROR 1 0 :1:2 
`uc 1 OVERRUN_ERROR 1 0 :1:3 
`uc 1 fill 1 0 :4:4 
]
[u S8831 USART2 1 `uc 1 val 1 0 `S8808 1 . 1 0 ]
"83 ../src/interrupts.c
[v F8186 `(v  1 t 0 ]
"122
[v F8188 `(v  1 t 0 ]
"7069 /Applications/microchip/xc8/v1.10/include/pic18f26j50.h
[s S8994 __uart_comm 5 `[4]uc 1 buffer 4 0 `uc 1 buflen 1 4 ]
[s S8997 __i2c_comm 28 `[10]uc 1 buffer 10 0 `uc 1 buflen 1 10 `uc 1 event_count 1 11 `uc 1 status 1 12 `uc 1 error_code 1 13 `uc 1 error_count 1 14 `[10]uc 1 outbuffer 10 15 `uc 1 outbuflen 1 25 `uc 1 outbufind 1 26 `uc 1 slave_addr 1 27 ]
[s S9008 __uart_thread_struct 2 `i 1 data 2 0 ]
[s S9010 __timer1_thread_struct 2 `ui 1 msgcount 2 0 ]
[s S9012 __timer0_thread_struct 2 `i 1 data 2 0 ]
[s S9014 . 1 `uc 1 TUN 1 0 :6:0 
`uc 1 PLLEN 1 0 :1:6 
`uc 1 INTSRC 1 0 :1:7 
]
[s S9018 . 1 `uc 1 TUN0 1 0 :1:0 
`uc 1 TUN1 1 0 :1:1 
`uc 1 TUN2 1 0 :1:2 
`uc 1 TUN3 1 0 :1:3 
`uc 1 TUN4 1 0 :1:4 
`uc 1 TUN5 1 0 :1:5 
]
[u S9025 . 1 `S4025 1 . 1 0 `S4029 1 . 1 0 ]
"12 ../src/interrupts.h
[s S9055 . 1 `uc 1 TMR1IP 1 0 :1:0 
`uc 1 TMR2IP 1 0 :1:1 
`uc 1 CCP1IP 1 0 :1:2 
`uc 1 SSP1IP 1 0 :1:3 
`uc 1 TX1IP 1 0 :1:4 
`uc 1 RC1IP 1 0 :1:5 
`uc 1 ADIP 1 0 :1:6 
]
[s S9063 . 1 `uc 1 . 1 0 :3:0 
`uc 1 SSPIP 1 0 :1:3 
`uc 1 TXIP 1 0 :1:4 
`uc 1 RCIP 1 0 :1:5 
]
[u S9068 . 1 `S4140 1 . 1 0 `S4148 1 . 1 0 ]
"35 ../src/my_i2c.h
[s S9077 . 1 `uc 1 TMR1IE 1 0 :1:0 
`uc 1 TMR2IE 1 0 :1:1 
`uc 1 CCP1IE 1 0 :1:2 
`uc 1 SSP1IE 1 0 :1:3 
`uc 1 TX1IE 1 0 :1:4 
`uc 1 RC1IE 1 0 :1:5 
`uc 1 ADIE 1 0 :1:6 
]
[s S9085 . 1 `uc 1 . 1 0 :3:0 
`uc 1 SSPIE 1 0 :1:3 
`uc 1 TXIE 1 0 :1:4 
`uc 1 RCIE 1 0 :1:5 
]
[u S9090 . 1 `S4110 1 . 1 0 `S4118 1 . 1 0 ]
"224 /Applications/microchip/xc8/v1.10/include/pic18f26j50.h
[s S9179 . 1 `uc 1 IOLOCK 1 0 :1:0 
]
[u S9181 . 1 `S368 1 . 1 0 ]
"240
[s S9184 . 1 `uc 1 EPSTALL 1 0 :1:0 
`uc 1 EPINEN 1 0 :1:1 
`uc 1 EPOUTEN 1 0 :1:2 
`uc 1 EPCONDIS 1 0 :1:3 
`uc 1 EPHSHK 1 0 :1:4 
]
[s S9190 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EP0CONDIS 1 0 :1:3 
]
[s S9193 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EP0HSHK 1 0 :1:4 
]
[s S9196 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EP0INEN 1 0 :1:1 
]
[s S9199 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EP0OUTEN 1 0 :1:2 
]
[s S9202 . 1 `uc 1 EP0STALL 1 0 :1:0 
]
[s S9204 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EPCONDIS0 1 0 :1:3 
]
[s S9207 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EPHSHK0 1 0 :1:4 
]
[s S9210 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EPINEN0 1 0 :1:1 
]
[s S9213 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EPOUTEN0 1 0 :1:2 
]
[s S9216 . 1 `uc 1 EPSTALL0 1 0 :1:0 
]
[u S9218 . 1 `S375 1 . 1 0 `S381 1 . 1 0 `S384 1 . 1 0 `S387 1 . 1 0 `S390 1 . 1 0 `S393 1 . 1 0 `S395 1 . 1 0 `S398 1 . 1 0 `S401 1 . 1 0 `S404 1 . 1 0 `S407 1 . 1 0 ]
"301
[s S9231 . 1 `uc 1 EPSTALL 1 0 :1:0 
`uc 1 EPINEN 1 0 :1:1 
`uc 1 EPOUTEN 1 0 :1:2 
`uc 1 EPCONDIS 1 0 :1:3 
`uc 1 EPHSHK 1 0 :1:4 
]
[s S9237 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EP1CONDIS 1 0 :1:3 
]
[s S9240 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EP1HSHK 1 0 :1:4 
]
[s S9243 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EP1INEN 1 0 :1:1 
]
[s S9246 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EP1OUTEN 1 0 :1:2 
]
[s S9249 . 1 `uc 1 EP1STALL 1 0 :1:0 
]
[s S9251 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EPCONDIS1 1 0 :1:3 
]
[s S9254 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EPHSHK1 1 0 :1:4 
]
[s S9257 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EPINEN1 1 0 :1:1 
]
[s S9260 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EPOUTEN1 1 0 :1:2 
]
[s S9263 . 1 `uc 1 EPSTALL1 1 0 :1:0 
]
[u S9265 . 1 `S375 1 . 1 0 `S462 1 . 1 0 `S465 1 . 1 0 `S468 1 . 1 0 `S471 1 . 1 0 `S474 1 . 1 0 `S476 1 . 1 0 `S479 1 . 1 0 `S482 1 . 1 0 `S485 1 . 1 0 `S488 1 . 1 0 ]
"432
[s S9278 . 1 `uc 1 EPSTALL 1 0 :1:0 
`uc 1 EPINEN 1 0 :1:1 
`uc 1 EPOUTEN 1 0 :1:2 
`uc 1 EPCONDIS 1 0 :1:3 
`uc 1 EPHSHK 1 0 :1:4 
]
[s S9284 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EP2CONDIS 1 0 :1:3 
]
[s S9287 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EP2HSHK 1 0 :1:4 
]
[s S9290 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EP2INEN 1 0 :1:1 
]
[s S9293 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EP2OUTEN 1 0 :1:2 
]
[s S9296 . 1 `uc 1 EP2STALL 1 0 :1:0 
]
[s S9298 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EPCONDIS2 1 0 :1:3 
]
[s S9301 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EPHSHK2 1 0 :1:4 
]
[s S9304 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EPINEN2 1 0 :1:1 
]
[s S9307 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EPOUTEN2 1 0 :1:2 
]
[s S9310 . 1 `uc 1 EPSTALL2 1 0 :1:0 
]
[u S9312 . 1 `S375 1 . 1 0 `S543 1 . 1 0 `S546 1 . 1 0 `S549 1 . 1 0 `S552 1 . 1 0 `S555 1 . 1 0 `S557 1 . 1 0 `S560 1 . 1 0 `S563 1 . 1 0 `S566 1 . 1 0 `S569 1 . 1 0 ]
"563
[s S9325 . 1 `uc 1 EPSTALL 1 0 :1:0 
`uc 1 EPINEN 1 0 :1:1 
`uc 1 EPOUTEN 1 0 :1:2 
`uc 1 EPCONDIS 1 0 :1:3 
`uc 1 EPHSHK 1 0 :1:4 
]
[s S9331 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EP3CONDIS 1 0 :1:3 
]
[s S9334 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EP3HSHK 1 0 :1:4 
]
[s S9337 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EP3INEN 1 0 :1:1 
]
[s S9340 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EP3OUTEN 1 0 :1:2 
]
[s S9343 . 1 `uc 1 EP3STALL 1 0 :1:0 
]
[s S9345 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EPCONDIS3 1 0 :1:3 
]
[s S9348 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EPHSHK3 1 0 :1:4 
]
[s S9351 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EPINEN3 1 0 :1:1 
]
[s S9354 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EPOUTEN3 1 0 :1:2 
]
[s S9357 . 1 `uc 1 EPSTALL3 1 0 :1:0 
]
[u S9359 . 1 `S375 1 . 1 0 `S624 1 . 1 0 `S627 1 . 1 0 `S630 1 . 1 0 `S633 1 . 1 0 `S636 1 . 1 0 `S638 1 . 1 0 `S641 1 . 1 0 `S644 1 . 1 0 `S647 1 . 1 0 `S650 1 . 1 0 ]
"694
[s S9372 . 1 `uc 1 EPSTALL 1 0 :1:0 
`uc 1 EPINEN 1 0 :1:1 
`uc 1 EPOUTEN 1 0 :1:2 
`uc 1 EPCONDIS 1 0 :1:3 
`uc 1 EPHSHK 1 0 :1:4 
]
[s S9378 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EP4CONDIS 1 0 :1:3 
]
[s S9381 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EP4HSHK 1 0 :1:4 
]
[s S9384 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EP4INEN 1 0 :1:1 
]
[s S9387 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EP4OUTEN 1 0 :1:2 
]
[s S9390 . 1 `uc 1 EP4STALL 1 0 :1:0 
]
[s S9392 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EPCONDIS4 1 0 :1:3 
]
[s S9395 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EPHSHK4 1 0 :1:4 
]
[s S9398 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EPINEN4 1 0 :1:1 
]
[s S9401 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EPOUTEN4 1 0 :1:2 
]
[s S9404 . 1 `uc 1 EPSTALL4 1 0 :1:0 
]
[u S9406 . 1 `S375 1 . 1 0 `S705 1 . 1 0 `S708 1 . 1 0 `S711 1 . 1 0 `S714 1 . 1 0 `S717 1 . 1 0 `S719 1 . 1 0 `S722 1 . 1 0 `S725 1 . 1 0 `S728 1 . 1 0 `S731 1 . 1 0 ]
"825
[s S9419 . 1 `uc 1 EPSTALL 1 0 :1:0 
`uc 1 EPINEN 1 0 :1:1 
`uc 1 EPOUTEN 1 0 :1:2 
`uc 1 EPCONDIS 1 0 :1:3 
`uc 1 EPHSHK 1 0 :1:4 
]
[s S9425 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EP5CONDIS 1 0 :1:3 
]
[s S9428 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EP5HSHK 1 0 :1:4 
]
[s S9431 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EP5INEN 1 0 :1:1 
]
[s S9434 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EP5OUTEN 1 0 :1:2 
]
[s S9437 . 1 `uc 1 EP5STALL 1 0 :1:0 
]
[s S9439 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EPCONDIS5 1 0 :1:3 
]
[s S9442 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EPHSHK5 1 0 :1:4 
]
[s S9445 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EPINEN5 1 0 :1:1 
]
[s S9448 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EPOUTEN5 1 0 :1:2 
]
[s S9451 . 1 `uc 1 EPSTALL5 1 0 :1:0 
]
[u S9453 . 1 `S375 1 . 1 0 `S786 1 . 1 0 `S789 1 . 1 0 `S792 1 . 1 0 `S795 1 . 1 0 `S798 1 . 1 0 `S800 1 . 1 0 `S803 1 . 1 0 `S806 1 . 1 0 `S809 1 . 1 0 `S812 1 . 1 0 ]
"956
[s S9466 . 1 `uc 1 EPSTALL 1 0 :1:0 
`uc 1 EPINEN 1 0 :1:1 
`uc 1 EPOUTEN 1 0 :1:2 
`uc 1 EPCONDIS 1 0 :1:3 
`uc 1 EPHSHK 1 0 :1:4 
]
[s S9472 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EP6CONDIS 1 0 :1:3 
]
[s S9475 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EP6HSHK 1 0 :1:4 
]
[s S9478 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EP6INEN 1 0 :1:1 
]
[s S9481 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EP6OUTEN 1 0 :1:2 
]
[s S9484 . 1 `uc 1 EP6STALL 1 0 :1:0 
]
[s S9486 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EPCONDIS6 1 0 :1:3 
]
[s S9489 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EPHSHK6 1 0 :1:4 
]
[s S9492 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EPINEN6 1 0 :1:1 
]
[s S9495 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EPOUTEN6 1 0 :1:2 
]
[s S9498 . 1 `uc 1 EPSTALL6 1 0 :1:0 
]
[u S9500 . 1 `S375 1 . 1 0 `S867 1 . 1 0 `S870 1 . 1 0 `S873 1 . 1 0 `S876 1 . 1 0 `S879 1 . 1 0 `S881 1 . 1 0 `S884 1 . 1 0 `S887 1 . 1 0 `S890 1 . 1 0 `S893 1 . 1 0 ]
"1087
[s S9513 . 1 `uc 1 EPSTALL 1 0 :1:0 
`uc 1 EPINEN 1 0 :1:1 
`uc 1 EPOUTEN 1 0 :1:2 
`uc 1 EPCONDIS 1 0 :1:3 
`uc 1 EPHSHK 1 0 :1:4 
]
[s S9519 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EP7CONDIS 1 0 :1:3 
]
[s S9522 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EP7HSHK 1 0 :1:4 
]
[s S9525 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EP7INEN 1 0 :1:1 
]
[s S9528 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EP7OUTEN 1 0 :1:2 
]
[s S9531 . 1 `uc 1 EP7STALL 1 0 :1:0 
]
[s S9533 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EPCONDIS7 1 0 :1:3 
]
[s S9536 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EPHSHK7 1 0 :1:4 
]
[s S9539 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EPINEN7 1 0 :1:1 
]
[s S9542 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EPOUTEN7 1 0 :1:2 
]
[s S9545 . 1 `uc 1 EPSTALL7 1 0 :1:0 
]
[u S9547 . 1 `S375 1 . 1 0 `S948 1 . 1 0 `S951 1 . 1 0 `S954 1 . 1 0 `S957 1 . 1 0 `S960 1 . 1 0 `S962 1 . 1 0 `S965 1 . 1 0 `S968 1 . 1 0 `S971 1 . 1 0 `S974 1 . 1 0 ]
"1218
[s S9560 . 1 `uc 1 EPSTALL 1 0 :1:0 
`uc 1 EPINEN 1 0 :1:1 
`uc 1 EPOUTEN 1 0 :1:2 
`uc 1 EPCONDIS 1 0 :1:3 
`uc 1 EPHSHK 1 0 :1:4 
]
[s S9566 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EPCONDIS8 1 0 :1:3 
]
[s S9569 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EPHSHK8 1 0 :1:4 
]
[s S9572 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EPINEN8 1 0 :1:1 
]
[s S9575 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EPOUTEN8 1 0 :1:2 
]
[s S9578 . 1 `uc 1 EPSTALL8 1 0 :1:0 
]
[u S9580 . 1 `S375 1 . 1 0 `S1029 1 . 1 0 `S1032 1 . 1 0 `S1035 1 . 1 0 `S1038 1 . 1 0 `S1041 1 . 1 0 ]
"1330
[s S9588 . 1 `uc 1 EPSTALL 1 0 :1:0 
`uc 1 EPINEN 1 0 :1:1 
`uc 1 EPOUTEN 1 0 :1:2 
`uc 1 EPCONDIS 1 0 :1:3 
`uc 1 EPHSHK 1 0 :1:4 
]
[s S9594 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EPCONDIS9 1 0 :1:3 
]
[s S9597 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EPHSHK9 1 0 :1:4 
]
[s S9600 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EPINEN9 1 0 :1:1 
]
[s S9603 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EPOUTEN9 1 0 :1:2 
]
[s S9606 . 1 `uc 1 EPSTALL9 1 0 :1:0 
]
[u S9608 . 1 `S375 1 . 1 0 `S1077 1 . 1 0 `S1080 1 . 1 0 `S1083 1 . 1 0 `S1086 1 . 1 0 `S1089 1 . 1 0 ]
"1417
[s S9616 . 1 `uc 1 EPSTALL 1 0 :1:0 
`uc 1 EPINEN 1 0 :1:1 
`uc 1 EPOUTEN 1 0 :1:2 
`uc 1 EPCONDIS 1 0 :1:3 
`uc 1 EPHSHK 1 0 :1:4 
]
[s S9622 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EPCONDIS10 1 0 :1:3 
]
[s S9625 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EPHSHK10 1 0 :1:4 
]
[s S9628 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EPINEN10 1 0 :1:1 
]
[s S9631 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EPOUTEN10 1 0 :1:2 
]
[s S9634 . 1 `uc 1 EPSTALL10 1 0 :1:0 
]
[u S9636 . 1 `S375 1 . 1 0 `S1125 1 . 1 0 `S1128 1 . 1 0 `S1131 1 . 1 0 `S1134 1 . 1 0 `S1137 1 . 1 0 ]
"1504
[s S9644 . 1 `uc 1 EPSTALL 1 0 :1:0 
`uc 1 EPINEN 1 0 :1:1 
`uc 1 EPOUTEN 1 0 :1:2 
`uc 1 EPCONDIS 1 0 :1:3 
`uc 1 EPHSHK 1 0 :1:4 
]
[s S9650 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EPCONDIS11 1 0 :1:3 
]
[s S9653 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EPHSHK11 1 0 :1:4 
]
[s S9656 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EPINEN11 1 0 :1:1 
]
[s S9659 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EPOUTEN11 1 0 :1:2 
]
[s S9662 . 1 `uc 1 EPSTALL11 1 0 :1:0 
]
[u S9664 . 1 `S375 1 . 1 0 `S1173 1 . 1 0 `S1176 1 . 1 0 `S1179 1 . 1 0 `S1182 1 . 1 0 `S1185 1 . 1 0 ]
"1591
[s S9672 . 1 `uc 1 EPSTALL 1 0 :1:0 
`uc 1 EPINEN 1 0 :1:1 
`uc 1 EPOUTEN 1 0 :1:2 
`uc 1 EPCONDIS 1 0 :1:3 
`uc 1 EPHSHK 1 0 :1:4 
]
[s S9678 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EPCONDIS12 1 0 :1:3 
]
[s S9681 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EPHSHK12 1 0 :1:4 
]
[s S9684 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EPINEN12 1 0 :1:1 
]
[s S9687 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EPOUTEN12 1 0 :1:2 
]
[s S9690 . 1 `uc 1 EPSTALL12 1 0 :1:0 
]
[u S9692 . 1 `S375 1 . 1 0 `S1221 1 . 1 0 `S1224 1 . 1 0 `S1227 1 . 1 0 `S1230 1 . 1 0 `S1233 1 . 1 0 ]
"1678
[s S9700 . 1 `uc 1 EPSTALL 1 0 :1:0 
`uc 1 EPINEN 1 0 :1:1 
`uc 1 EPOUTEN 1 0 :1:2 
`uc 1 EPCONDIS 1 0 :1:3 
`uc 1 EPHSHK 1 0 :1:4 
]
[s S9706 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EPCONDIS13 1 0 :1:3 
]
[s S9709 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EPHSHK13 1 0 :1:4 
]
[s S9712 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EPINEN13 1 0 :1:1 
]
[s S9715 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EPOUTEN13 1 0 :1:2 
]
[s S9718 . 1 `uc 1 EPSTALL13 1 0 :1:0 
]
[u S9720 . 1 `S375 1 . 1 0 `S1269 1 . 1 0 `S1272 1 . 1 0 `S1275 1 . 1 0 `S1278 1 . 1 0 `S1281 1 . 1 0 ]
"1765
[s S9728 . 1 `uc 1 EPSTALL 1 0 :1:0 
`uc 1 EPINEN 1 0 :1:1 
`uc 1 EPOUTEN 1 0 :1:2 
`uc 1 EPCONDIS 1 0 :1:3 
`uc 1 EPHSHK 1 0 :1:4 
]
[s S9734 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EPCONDIS14 1 0 :1:3 
]
[s S9737 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EPHSHK14 1 0 :1:4 
]
[s S9740 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EPINEN14 1 0 :1:1 
]
[s S9743 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EPOUTEN14 1 0 :1:2 
]
[s S9746 . 1 `uc 1 EPSTALL14 1 0 :1:0 
]
[u S9748 . 1 `S375 1 . 1 0 `S1317 1 . 1 0 `S1320 1 . 1 0 `S1323 1 . 1 0 `S1326 1 . 1 0 `S1329 1 . 1 0 ]
"1852
[s S9756 . 1 `uc 1 EPSTALL 1 0 :1:0 
`uc 1 EPINEN 1 0 :1:1 
`uc 1 EPOUTEN 1 0 :1:2 
`uc 1 EPCONDIS 1 0 :1:3 
`uc 1 EPHSHK 1 0 :1:4 
]
[s S9762 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EPCONDIS15 1 0 :1:3 
]
[s S9765 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EPHSHK15 1 0 :1:4 
]
[s S9768 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EPINEN15 1 0 :1:1 
]
[s S9771 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EPOUTEN15 1 0 :1:2 
]
[s S9774 . 1 `uc 1 EPSTALL15 1 0 :1:0 
]
[u S9776 . 1 `S375 1 . 1 0 `S1365 1 . 1 0 `S1368 1 . 1 0 `S1371 1 . 1 0 `S1374 1 . 1 0 `S1377 1 . 1 0 ]
"1939
[s S9784 . 1 `uc 1 URSTIE 1 0 :1:0 
`uc 1 UERRIE 1 0 :1:1 
`uc 1 ACTVIE 1 0 :1:2 
`uc 1 TRNIE 1 0 :1:3 
`uc 1 IDLEIE 1 0 :1:4 
`uc 1 STALLIE 1 0 :1:5 
`uc 1 SOFIE 1 0 :1:6 
]
[u S9792 . 1 `S1407 1 . 1 0 ]
"2009
[s S9795 . 1 `uc 1 PIDEE 1 0 :1:0 
`uc 1 CRC5EE 1 0 :1:1 
`uc 1 CRC16EE 1 0 :1:2 
`uc 1 DFN8EE 1 0 :1:3 
`uc 1 BTOEE 1 0 :1:4 
`uc 1 . 1 0 :2:5 
`uc 1 BTSEE 1 0 :1:7 
]
[u S9803 . 1 `S1426 1 . 1 0 ]
"2064
[s S9806 . 1 `uc 1 ADDR 1 0 :7:0 
]
[s S9808 . 1 `uc 1 ADDR0 1 0 :1:0 
`uc 1 ADDR1 1 0 :1:1 
`uc 1 ADDR2 1 0 :1:2 
`uc 1 ADDR3 1 0 :1:3 
`uc 1 ADDR4 1 0 :1:4 
`uc 1 ADDR5 1 0 :1:5 
`uc 1 ADDR6 1 0 :1:6 
]
[u S9816 . 1 `S1445 1 . 1 0 `S1447 1 . 1 0 ]
"2117
[s S9820 . 1 `uc 1 PPB0 1 0 :1:0 
`uc 1 PPB1 1 0 :1:1 
`uc 1 FSEN 1 0 :1:2 
`uc 1 UTRDIS 1 0 :1:3 
`uc 1 UPUEN 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 UOEMON 1 0 :1:6 
`uc 1 UTEYE 1 0 :1:7 
]
[s S9829 . 1 `uc 1 UPP0 1 0 :1:0 
]
[s S9831 . 1 `uc 1 . 1 0 :1:0 
`uc 1 UPP1 1 0 :1:1 
]
[u S9834 . 1 `S1469 1 . 1 0 `S1478 1 . 1 0 `S1480 1 . 1 0 ]
"2185
[s S9839 . 1 `uc 1 PMPTTL 1 0 :1:0 
`uc 1 RTSECSEL0 1 0 :1:1 
`uc 1 RTSECSEL1 1 0 :1:2 
]
[u S9843 . 1 `S1502 1 . 1 0 ]
"2246
[s S9846 . 1 `uc 1 RODIV 1 0 :4:0 
`uc 1 ROSEL 1 0 :1:4 
`uc 1 ROSSLP 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 ROON 1 0 :1:7 
]
[s S9852 . 1 `uc 1 RODIV0 1 0 :1:0 
`uc 1 RODIV1 1 0 :1:1 
`uc 1 RODIV2 1 0 :1:2 
`uc 1 RODIV3 1 0 :1:3 
]
[u S9857 . 1 `S1513 1 . 1 0 `S1519 1 . 1 0 ]
"2285
[s S9861 . 1 `uc 1 CAL 1 0 :8:0 
]
[s S9863 . 1 `uc 1 CAL0 1 0 :1:0 
`uc 1 CAL1 1 0 :1:1 
`uc 1 CAL2 1 0 :1:2 
`uc 1 CAL3 1 0 :1:3 
`uc 1 CAL4 1 0 :1:4 
`uc 1 CAL5 1 0 :1:5 
`uc 1 CAL6 1 0 :1:6 
`uc 1 CAL7 1 0 :1:7 
]
[u S9872 . 1 `S1539 1 . 1 0 `S1541 1 . 1 0 ]
"2349
[s S9876 . 1 `uc 1 RTCPTR0 1 0 :1:0 
`uc 1 RTCPTR1 1 0 :1:1 
`uc 1 RTCOE 1 0 :1:2 
`uc 1 HALFSEC 1 0 :1:3 
`uc 1 RTCSYNC 1 0 :1:4 
`uc 1 RTCWREN 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 RTCEN 1 0 :1:7 
]
[u S9885 . 1 `S1565 1 . 1 0 ]
"2415
[s S9888 . 1 `uc 1 SPI1OD 1 0 :1:0 
`uc 1 SPI2OD 1 0 :1:1 
]
[u S9891 . 1 `S1586 1 . 1 0 ]
"2465
[s S9894 . 1 `uc 1 U1OD 1 0 :1:0 
`uc 1 U2OD 1 0 :1:1 
]
[u S9897 . 1 `S1595 1 . 1 0 ]
"2490
[s S9900 . 1 `uc 1 ECCP1OD 1 0 :1:0 
`uc 1 ECCP2OD 1 0 :1:1 
]
[u S9903 . 1 `S1604 1 . 1 0 ]
"2515
[s S9906 . 1 `uc 1 PCFG0 1 0 :1:0 
`uc 1 PCFG1 1 0 :1:1 
`uc 1 PCFG2 1 0 :1:2 
`uc 1 PCFG3 1 0 :1:3 
`uc 1 PCFG4 1 0 :1:4 
]
[u S9912 . 1 `S1613 1 . 1 0 ]
"2543
[s S9915 . 1 `uc 1 PCFG8 1 0 :1:0 
`uc 1 PCFG9 1 0 :1:1 
`uc 1 PCFG10 1 0 :1:2 
`uc 1 PCFG11 1 0 :1:3 
`uc 1 PCFG12 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 VBG2EN 1 0 :1:6 
`uc 1 VBGEN 1 0 :1:7 
]
[s S9924 . 1 `uc 1 . 1 0 :6:0 
`uc 1 PCFG14 1 0 :1:6 
]
[s S9927 . 1 `uc 1 . 1 0 :7:0 
`uc 1 PCFG15 1 0 :1:7 
]
[u S9930 . 1 `S1628 1 . 1 0 `S1637 1 . 1 0 `S1640 1 . 1 0 ]
"2597
[s S9935 . 1 `uc 1 DSPOR 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 DSMCLR 1 0 :1:2 
`uc 1 DSRTC 1 0 :1:3 
`uc 1 DSWDT 1 0 :1:4 
`uc 1 DSULP 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 DSFLT 1 0 :1:7 
]
[u S9944 . 1 `S1663 1 . 1 0 ]
"2663
[s S9947 . 1 `uc 1 DSINT0 1 0 :1:0 
]
[u S9949 . 1 `S1684 1 . 1 0 ]
"2707
[s S9952 . 1 `uc 1 RELEASE 1 0 :1:0 
`uc 1 DSBOR 1 0 :1:1 
`uc 1 ULPWDIS 1 0 :1:2 
]
[u S9956 . 1 `S1691 1 . 1 0 ]
"2728
[s S9959 . 1 `uc 1 RTCWDIS 1 0 :1:0 
`uc 1 DSULPEN 1 0 :1:1 
`uc 1 . 1 0 :5:2 
`uc 1 DSEN 1 0 :1:7 
]
[u S9964 . 1 `S1702 1 . 1 0 ]
"2779
[s S9968 . 1 `uc 1 DSGPR0 1 0 :8:0 
]
[u S9970 . 1 `S1716 1 . 1 0 ]
"2798
[s S9974 . 1 `uc 1 DSGPR1 1 0 :8:0 
]
[u S9976 . 1 `S1724 1 . 1 0 ]
"2808
[s S9979 . 1 `uc 1 T3CCP1 1 0 :1:0 
`uc 1 T3CCP2 1 0 :1:1 
`uc 1 . 1 0 :2:2 
`uc 1 T1RUN 1 0 :1:4 
]
[u S9984 . 1 `S1731 1 . 1 0 ]
"2830
[s S9987 . 1 `uc 1 CVR 1 0 :4:0 
`uc 1 CVRSS 1 0 :1:4 
`uc 1 CVRR 1 0 :1:5 
`uc 1 CVROE 1 0 :1:6 
`uc 1 CVREN 1 0 :1:7 
]
[s S9993 . 1 `uc 1 CVR0 1 0 :1:0 
`uc 1 CVR1 1 0 :1:1 
`uc 1 CVR2 1 0 :1:2 
`uc 1 CVR3 1 0 :1:3 
]
[s S9998 . 1 `uc 1 . 1 0 :6:0 
`uc 1 CVROEN 1 0 :1:6 
]
[u S10001 . 1 `S1744 1 . 1 0 `S1750 1 . 1 0 `S1755 1 . 1 0 ]
"2927
[s S10007 . 1 `uc 1 FRM 1 0 :8:0 
]
[s S10009 . 1 `uc 1 FRM0 1 0 :1:0 
`uc 1 FRM1 1 0 :1:1 
`uc 1 FRM2 1 0 :1:2 
`uc 1 FRM3 1 0 :1:3 
`uc 1 FRM4 1 0 :1:4 
`uc 1 FRM5 1 0 :1:5 
`uc 1 FRM6 1 0 :1:6 
`uc 1 FRM7 1 0 :1:7 
]
[s S10018 . 1 `uc 1 FRML 1 0 :8:0 
]
[u S10020 . 1 `S1778 1 . 1 0 `S1780 1 . 1 0 `S1789 1 . 1 0 ]
"2956
[s S10025 . 1 `uc 1 FRM 1 0 :3:0 
]
[s S10027 . 1 `uc 1 FRM8 1 0 :1:0 
`uc 1 FRM9 1 0 :1:1 
`uc 1 FRM10 1 0 :1:2 
]
[u S10031 . 1 `S1809 1 . 1 0 `S1811 1 . 1 0 ]
"3025
[s S10035 . 1 `uc 1 URSTIF 1 0 :1:0 
`uc 1 UERRIF 1 0 :1:1 
`uc 1 ACTVIF 1 0 :1:2 
`uc 1 TRNIF 1 0 :1:3 
`uc 1 IDLEIF 1 0 :1:4 
`uc 1 STALLIF 1 0 :1:5 
`uc 1 SOFIF 1 0 :1:6 
]
[u S10043 . 1 `S1825 1 . 1 0 ]
"3065
[s S10046 . 1 `uc 1 PIDEF 1 0 :1:0 
`uc 1 CRC5EF 1 0 :1:1 
`uc 1 CRC16EF 1 0 :1:2 
`uc 1 DFN8EF 1 0 :1:3 
`uc 1 BTOEF 1 0 :1:4 
`uc 1 . 1 0 :2:5 
`uc 1 BTSEF 1 0 :1:7 
]
[u S10054 . 1 `S1844 1 . 1 0 ]
"3120
[s S10057 . 1 `uc 1 . 1 0 :1:0 
`uc 1 PPBI 1 0 :1:1 
`uc 1 DIR 1 0 :1:2 
`uc 1 ENDP 1 0 :4:3 
]
[s S10062 . 1 `uc 1 . 1 0 :3:0 
`uc 1 ENDP0 1 0 :1:3 
`uc 1 ENDP1 1 0 :1:4 
`uc 1 ENDP2 1 0 :1:5 
`uc 1 ENDP3 1 0 :1:6 
]
[u S10068 . 1 `S1863 1 . 1 0 `S1868 1 . 1 0 ]
"3174
[s S10072 . 1 `uc 1 . 1 0 :1:0 
`uc 1 SUSPND 1 0 :1:1 
`uc 1 RESUME 1 0 :1:2 
`uc 1 USBEN 1 0 :1:3 
`uc 1 PKTDIS 1 0 :1:4 
`uc 1 SE0 1 0 :1:5 
`uc 1 PPBRST 1 0 :1:6 
]
[u S10080 . 1 `S1889 1 . 1 0 ]
"3263
[s S10084 . 1 `uc 1 DMACNTHB 1 0 :2:0 
]
[u S10086 . 1 `S1909 1 . 1 0 ]
"3282
[s S10090 . 1 `uc 1 DMACNTLB 1 0 :8:0 
]
[u S10092 . 1 `S1917 1 . 1 0 ]
"3301
[s S10096 . 1 `uc 1 DMARCPTRHB 1 0 :4:0 
]
[u S10098 . 1 `S1925 1 . 1 0 ]
"3320
[s S10102 . 1 `uc 1 DMARCVPTRLB 1 0 :8:0 
]
[u S10104 . 1 `S1933 1 . 1 0 ]
"3339
[s S10108 . 1 `uc 1 DMATXPTRHB 1 0 :4:0 
]
[u S10110 . 1 `S1941 1 . 1 0 ]
"3358
[s S10114 . 1 `uc 1 DMATXPTRLB 1 0 :8:0 
]
[u S10116 . 1 `S1949 1 . 1 0 ]
"3382
[s S10120 . 1 `uc 1 COUT1 1 0 :1:0 
`uc 1 COUT2 1 0 :1:1 
]
[u S10123 . 1 `S1957 1 . 1 0 ]
"3393
[s S10126 . 1 `uc 1 COUT1 1 0 :1:0 
`uc 1 COUT2 1 0 :1:1 
]
[u S10129 . 1 `S1957 1 . 1 0 ]
"3412
[s S10132 . 1 `uc 1 SEN 1 0 :1:0 
`uc 1 RSEN 1 0 :1:1 
`uc 1 PEN 1 0 :1:2 
`uc 1 RCEN 1 0 :1:3 
`uc 1 ACKEN 1 0 :1:4 
`uc 1 ACKDT 1 0 :1:5 
`uc 1 ACKSTAT 1 0 :1:6 
`uc 1 GCEN 1 0 :1:7 
]
[s S10141 . 1 `uc 1 . 1 0 :1:0 
`uc 1 ADMSK1 1 0 :1:1 
`uc 1 ADMSK2 1 0 :1:2 
`uc 1 ADMSK3 1 0 :1:3 
`uc 1 ADMSK4 1 0 :1:4 
`uc 1 ADMSK5 1 0 :1:5 
]
[s S10148 . 1 `uc 1 . 1 0 :5:0 
`uc 1 ACKDT2 1 0 :1:5 
]
[s S10151 . 1 `uc 1 . 1 0 :4:0 
`uc 1 ACKEN2 1 0 :1:4 
]
[s S10154 . 1 `uc 1 . 1 0 :6:0 
`uc 1 ACKSTAT2 1 0 :1:6 
]
[s S10157 . 1 `uc 1 . 1 0 :1:0 
`uc 1 ADMSK12 1 0 :1:1 
]
[s S10160 . 1 `uc 1 . 1 0 :2:0 
`uc 1 ADMSK22 1 0 :1:2 
]
[s S10163 . 1 `uc 1 . 1 0 :3:0 
`uc 1 ADMSK32 1 0 :1:3 
]
[s S10166 . 1 `uc 1 . 1 0 :4:0 
`uc 1 ADMSK42 1 0 :1:4 
]
[s S10169 . 1 `uc 1 . 1 0 :5:0 
`uc 1 ADMSK52 1 0 :1:5 
]
[s S10172 . 1 `uc 1 . 1 0 :7:0 
`uc 1 GCEN2 1 0 :1:7 
]
[s S10175 . 1 `uc 1 . 1 0 :2:0 
`uc 1 PEN2 1 0 :1:2 
]
[s S10178 . 1 `uc 1 . 1 0 :3:0 
`uc 1 RCEN2 1 0 :1:3 
]
[s S10181 . 1 `uc 1 . 1 0 :1:0 
`uc 1 RSEN2 1 0 :1:1 
]
[s S10184 . 1 `uc 1 SEN2 1 0 :1:0 
]
[u S10186 . 1 `S1975 1 . 1 0 `S1984 1 . 1 0 `S1991 1 . 1 0 `S1994 1 . 1 0 `S1997 1 . 1 0 `S2000 1 . 1 0 `S2003 1 . 1 0 `S2006 1 . 1 0 `S2009 1 . 1 0 `S2012 1 . 1 0 `S2015 1 . 1 0 `S2018 1 . 1 0 `S2021 1 . 1 0 `S2024 1 . 1 0 `S2027 1 . 1 0 ]
"3502
[s S10203 . 1 `uc 1 SSPM 1 0 :4:0 
`uc 1 CKP 1 0 :1:4 
`uc 1 SSPEN 1 0 :1:5 
`uc 1 SSPOV 1 0 :1:6 
`uc 1 WCOL 1 0 :1:7 
]
[s S10209 . 1 `uc 1 SSPM0 1 0 :1:0 
`uc 1 SSPM1 1 0 :1:1 
`uc 1 SSPM2 1 0 :1:2 
`uc 1 SSPM3 1 0 :1:3 
]
[s S10214 . 1 `uc 1 . 1 0 :4:0 
`uc 1 CKP2 1 0 :1:4 
]
[s S10217 . 1 `uc 1 . 1 0 :5:0 
`uc 1 SSPEN2 1 0 :1:5 
]
[s S10220 . 1 `uc 1 SSPM02 1 0 :1:0 
]
[s S10222 . 1 `uc 1 . 1 0 :1:0 
`uc 1 SSPM12 1 0 :1:1 
]
[s S10225 . 1 `uc 1 . 1 0 :2:0 
`uc 1 SSPM22 1 0 :1:2 
]
[s S10228 . 1 `uc 1 . 1 0 :3:0 
`uc 1 SSPM32 1 0 :1:3 
]
[s S10231 . 1 `uc 1 . 1 0 :6:0 
`uc 1 SSPOV2 1 0 :1:6 
]
[s S10234 . 1 `uc 1 . 1 0 :7:0 
`uc 1 WCOL2 1 0 :1:7 
]
[u S10237 . 1 `S2100 1 . 1 0 `S2106 1 . 1 0 `S2111 1 . 1 0 `S2114 1 . 1 0 `S2117 1 . 1 0 `S2119 1 . 1 0 `S2122 1 . 1 0 `S2125 1 . 1 0 `S2128 1 . 1 0 `S2131 1 . 1 0 ]
"3687
[s S10249 . 1 `uc 1 . 1 0 :2:0 
`uc 1 R_NOT_W 1 0 :1:2 
]
[s S10252 . 1 `uc 1 . 1 0 :5:0 
`uc 1 D_NOT_A 1 0 :1:5 
]
[s S10255 . 1 `uc 1 BF 1 0 :1:0 
`uc 1 UA 1 0 :1:1 
`uc 1 R_nW 1 0 :1:2 
`uc 1 S 1 0 :1:3 
`uc 1 P 1 0 :1:4 
`uc 1 D_nA 1 0 :1:5 
`uc 1 CKE 1 0 :1:6 
`uc 1 SMP 1 0 :1:7 
]
[s S10264 . 1 `uc 1 BF2 1 0 :1:0 
]
[s S10266 . 1 `uc 1 . 1 0 :6:0 
`uc 1 CKE2 1 0 :1:6 
]
[s S10269 . 1 `uc 1 . 1 0 :5:0 
`uc 1 DA2 1 0 :1:5 
]
[s S10272 . 1 `uc 1 . 1 0 :5:0 
`uc 1 DATA_ADDRESS2 1 0 :1:5 
]
[s S10275 . 1 `uc 1 . 1 0 :5:0 
`uc 1 D_A2 1 0 :1:5 
]
[s S10278 . 1 `uc 1 . 1 0 :5:0 
`uc 1 D_nA2 1 0 :1:5 
]
[s S10281 . 1 `uc 1 . 1 0 :5:0 
`uc 1 I2C_DAT2 1 0 :1:5 
]
[s S10284 . 1 `uc 1 . 1 0 :2:0 
`uc 1 I2C_READ2 1 0 :1:2 
]
[s S10287 . 1 `uc 1 . 1 0 :3:0 
`uc 1 I2C_START2 1 0 :1:3 
]
[s S10290 . 1 `uc 1 . 1 0 :4:0 
`uc 1 I2C_STOP2 1 0 :1:4 
]
[s S10293 . 1 `uc 1 . 1 0 :4:0 
`uc 1 P2 1 0 :1:4 
]
[s S10296 . 1 `uc 1 . 1 0 :2:0 
`uc 1 READ_WRITE2 1 0 :1:2 
]
[s S10299 . 1 `uc 1 . 1 0 :2:0 
`uc 1 RW2 1 0 :1:2 
]
[s S10302 . 1 `uc 1 . 1 0 :2:0 
`uc 1 R_W2 1 0 :1:2 
]
[s S10305 . 1 `uc 1 . 1 0 :2:0 
`uc 1 R_nW2 1 0 :1:2 
]
[s S10308 . 1 `uc 1 . 1 0 :3:0 
`uc 1 S2 1 0 :1:3 
]
[s S10311 . 1 `uc 1 . 1 0 :7:0 
`uc 1 SMP2 1 0 :1:7 
]
[s S10314 . 1 `uc 1 . 1 0 :3:0 
`uc 1 START2 1 0 :1:3 
]
[s S10317 . 1 `uc 1 . 1 0 :4:0 
`uc 1 STOP2 1 0 :1:4 
]
[s S10320 . 1 `uc 1 . 1 0 :1:0 
`uc 1 UA2 1 0 :1:1 
]
[s S10323 . 1 `uc 1 . 1 0 :5:0 
`uc 1 nA2 1 0 :1:5 
]
[s S10326 . 1 `uc 1 . 1 0 :5:0 
`uc 1 nADDRESS2 1 0 :1:5 
]
[s S10329 . 1 `uc 1 . 1 0 :2:0 
`uc 1 nW2 1 0 :1:2 
]
[s S10332 . 1 `uc 1 . 1 0 :2:0 
`uc 1 nWRITE2 1 0 :1:2 
]
[u S10335 . 1 `S2180 1 . 1 0 `S2183 1 . 1 0 `S2186 1 . 1 0 `S2195 1 . 1 0 `S2197 1 . 1 0 `S2200 1 . 1 0 `S2203 1 . 1 0 `S2206 1 . 1 0 `S2209 1 . 1 0 `S2212 1 . 1 0 `S2215 1 . 1 0 `S2218 1 . 1 0 `S2221 1 . 1 0 `S2224 1 . 1 0 `S2227 1 . 1 0 `S2230 1 . 1 0 `S2233 1 . 1 0 `S2236 1 . 1 0 `S2239 1 . 1 0 `S2242 1 . 1 0 `S2245 1 . 1 0 `S2248 1 . 1 0 `S2251 1 . 1 0 `S2254 1 . 1 0 `S2257 1 . 1 0 `S2260 1 . 1 0 `S2263 1 . 1 0 ]
"3896
[s S10364 . 1 `uc 1 SSPADD 1 0 :8:0 
]
[s S10366 . 1 `uc 1 MSK0 1 0 :1:0 
`uc 1 MSK1 1 0 :1:1 
`uc 1 MSK2 1 0 :1:2 
`uc 1 MSK3 1 0 :1:3 
`uc 1 MSK4 1 0 :1:4 
`uc 1 MSK5 1 0 :1:5 
`uc 1 MSK6 1 0 :1:6 
`uc 1 MSK7 1 0 :1:7 
]
[s S10375 . 1 `uc 1 MSK02 1 0 :1:0 
]
[s S10377 . 1 `uc 1 . 1 0 :1:0 
`uc 1 MSK12 1 0 :1:1 
]
[s S10380 . 1 `uc 1 . 1 0 :2:0 
`uc 1 MSK22 1 0 :1:2 
]
[s S10383 . 1 `uc 1 . 1 0 :3:0 
`uc 1 MSK32 1 0 :1:3 
]
[s S10386 . 1 `uc 1 . 1 0 :4:0 
`uc 1 MSK42 1 0 :1:4 
]
[s S10389 . 1 `uc 1 . 1 0 :5:0 
`uc 1 MSK52 1 0 :1:5 
]
[s S10392 . 1 `uc 1 . 1 0 :6:0 
`uc 1 MSK62 1 0 :1:6 
]
[s S10395 . 1 `uc 1 . 1 0 :7:0 
`uc 1 MSK72 1 0 :1:7 
]
[u S10398 . 1 `S2381 1 . 1 0 `S2383 1 . 1 0 `S2392 1 . 1 0 `S2394 1 . 1 0 `S2397 1 . 1 0 `S2400 1 . 1 0 `S2403 1 . 1 0 `S2406 1 . 1 0 `S2409 1 . 1 0 `S2412 1 . 1 0 ]
"4210
[s S10411 . 1 `uc 1 SSPBUF 1 0 :8:0 
]
[u S10413 . 1 `S2462 1 . 1 0 ]
"4220
[s S10416 . 1 `uc 1 T4CKPS 1 0 :2:0 
`uc 1 TMR4ON 1 0 :1:2 
`uc 1 T4OUTPS 1 0 :4:3 
]
[s S10420 . 1 `uc 1 T4CKPS0 1 0 :1:0 
`uc 1 T4CKPS1 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 T4OUTPS0 1 0 :1:3 
`uc 1 T4OUTPS1 1 0 :1:4 
`uc 1 T4OUTPS2 1 0 :1:5 
`uc 1 T4OUTPS3 1 0 :1:6 
]
[u S10428 . 1 `S2469 1 . 1 0 `S2473 1 . 1 0 ]
"4299
[s S10433 . 1 `uc 1 PR4 1 0 :8:0 
]
[u S10435 . 1 `S2498 1 . 1 0 ]
"4318
[s S10439 . 1 `uc 1 TMR4 1 0 :8:0 
]
[u S10441 . 1 `S2506 1 . 1 0 ]
"4328
[s S10444 . 1 `uc 1 TMR3ON 1 0 :1:0 
`uc 1 RD16 1 0 :1:1 
`uc 1 T3SYNC 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 T3CKPS 1 0 :2:4 
`uc 1 TMR3CS 1 0 :2:6 
]
[s S10451 . 1 `uc 1 . 1 0 :4:0 
`uc 1 T3CKPS0 1 0 :1:4 
`uc 1 T3CKPS1 1 0 :1:5 
`uc 1 TMR3CS0 1 0 :1:6 
`uc 1 TMR3CS1 1 0 :1:7 
]
[s S10457 . 1 `uc 1 . 1 0 :7:0 
`uc 1 RD163 1 0 :1:7 
]
[s S10460 . 1 `uc 1 . 1 0 :7:0 
`uc 1 T3RD16 1 0 :1:7 
]
[u S10463 . 1 `S2513 1 . 1 0 `S2520 1 . 1 0 `S2526 1 . 1 0 `S2529 1 . 1 0 ]
"4432
[s S10471 . 1 `uc 1 TMR3L 1 0 :8:0 
]
[u S10473 . 1 `S2559 1 . 1 0 ]
"4451
[s S10477 . 1 `uc 1 TMR3H 1 0 :8:0 
]
[u S10479 . 1 `S2567 1 . 1 0 ]
"4461
[s S10482 . 1 `uc 1 ABDEN 1 0 :1:0 
`uc 1 WUE 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 BRG16 1 0 :1:3 
`uc 1 TXCKP 1 0 :1:4 
`uc 1 RXDTP 1 0 :1:5 
`uc 1 RCIDL 1 0 :1:6 
`uc 1 ABDOVF 1 0 :1:7 
]
[s S10491 . 1 `uc 1 ABDEN2 1 0 :1:0 
]
[s S10493 . 1 `uc 1 . 1 0 :7:0 
`uc 1 ABDOVF2 1 0 :1:7 
]
[s S10496 . 1 `uc 1 . 1 0 :3:0 
`uc 1 BRG162 1 0 :1:3 
]
[s S10499 . 1 `uc 1 . 1 0 :5:0 
`uc 1 DTRXP2 1 0 :1:5 
]
[s S10502 . 1 `uc 1 . 1 0 :6:0 
`uc 1 RCIDL2 1 0 :1:6 
]
[s S10505 . 1 `uc 1 . 1 0 :6:0 
`uc 1 RCMT2 1 0 :1:6 
]
[s S10508 . 1 `uc 1 . 1 0 :5:0 
`uc 1 RXDTP2 1 0 :1:5 
]
[s S10511 . 1 `uc 1 . 1 0 :4:0 
`uc 1 SCKP2 1 0 :1:4 
]
[s S10514 . 1 `uc 1 . 1 0 :4:0 
`uc 1 TXCKP2 1 0 :1:4 
]
[s S10517 . 1 `uc 1 . 1 0 :1:0 
`uc 1 WUE2 1 0 :1:1 
]
[u S10520 . 1 `S2574 1 . 1 0 `S2583 1 . 1 0 `S2585 1 . 1 0 `S2588 1 . 1 0 `S2591 1 . 1 0 `S2594 1 . 1 0 `S2597 1 . 1 0 `S2600 1 . 1 0 `S2603 1 . 1 0 `S2606 1 . 1 0 `S2609 1 . 1 0 ]
"4615
[s S10534 . 1 `uc 1 SPBRGH2 1 0 :8:0 
]
[u S10536 . 1 `S2664 1 . 1 0 ]
"4643
[s S10541 . 1 `uc 1 ABDEN 1 0 :1:0 
`uc 1 WUE 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 BRG16 1 0 :1:3 
`uc 1 TXCKP 1 0 :1:4 
`uc 1 RXDTP 1 0 :1:5 
`uc 1 RCIDL 1 0 :1:6 
`uc 1 ABDOVF 1 0 :1:7 
]
[s S10550 . 1 `uc 1 ABDEN1 1 0 :1:0 
]
[s S10552 . 1 `uc 1 . 1 0 :7:0 
`uc 1 ABDOVF1 1 0 :1:7 
]
[s S10555 . 1 `uc 1 . 1 0 :3:0 
`uc 1 BRG161 1 0 :1:3 
]
[s S10558 . 1 `uc 1 . 1 0 :4:0 
`uc 1 CKTXP 1 0 :1:4 
]
[s S10561 . 1 `uc 1 . 1 0 :5:0 
`uc 1 DTRXP 1 0 :1:5 
]
[s S10564 . 1 `uc 1 . 1 0 :5:0 
`uc 1 DTRXP1 1 0 :1:5 
]
[s S10567 . 1 `uc 1 . 1 0 :6:0 
`uc 1 RCIDL1 1 0 :1:6 
]
[s S10570 . 1 `uc 1 . 1 0 :6:0 
`uc 1 RCMT 1 0 :1:6 
]
[s S10573 . 1 `uc 1 . 1 0 :6:0 
`uc 1 RCMT1 1 0 :1:6 
]
[s S10576 . 1 `uc 1 . 1 0 :5:0 
`uc 1 RXDTP1 1 0 :1:5 
]
[s S10579 . 1 `uc 1 . 1 0 :4:0 
`uc 1 SCKP 1 0 :1:4 
]
[s S10582 . 1 `uc 1 . 1 0 :4:0 
`uc 1 SCKP1 1 0 :1:4 
]
[s S10585 . 1 `uc 1 . 1 0 :4:0 
`uc 1 TXCKP1 1 0 :1:4 
]
[s S10588 . 1 `uc 1 . 1 0 :1:0 
`uc 1 WUE1 1 0 :1:1 
]
[s S10591 . 1 `uc 1 . 1 0 :5:0 
`uc 1 RXCKP 1 0 :1:5 
]
[s S10594 . 1 `uc 1 . 1 0 :1:0 
`uc 1 W4E 1 0 :1:1 
]
[u S10597 . 1 `S2574 1 . 1 0 `S2682 1 . 1 0 `S2684 1 . 1 0 `S2687 1 . 1 0 `S2690 1 . 1 0 `S2693 1 . 1 0 `S2696 1 . 1 0 `S2699 1 . 1 0 `S2702 1 . 1 0 `S2705 1 . 1 0 `S2708 1 . 1 0 `S2711 1 . 1 0 `S2714 1 . 1 0 `S2717 1 . 1 0 `S2720 1 . 1 0 `S2723 1 . 1 0 `S2726 1 . 1 0 ]
"4723
[s S10616 . 1 `uc 1 ABDEN 1 0 :1:0 
`uc 1 WUE 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 BRG16 1 0 :1:3 
`uc 1 TXCKP 1 0 :1:4 
`uc 1 RXDTP 1 0 :1:5 
`uc 1 RCIDL 1 0 :1:6 
`uc 1 ABDOVF 1 0 :1:7 
]
[s S10625 . 1 `uc 1 ABDEN1 1 0 :1:0 
]
[s S10627 . 1 `uc 1 . 1 0 :7:0 
`uc 1 ABDOVF1 1 0 :1:7 
]
[s S10630 . 1 `uc 1 . 1 0 :3:0 
`uc 1 BRG161 1 0 :1:3 
]
[s S10633 . 1 `uc 1 . 1 0 :4:0 
`uc 1 CKTXP 1 0 :1:4 
]
[s S10636 . 1 `uc 1 . 1 0 :5:0 
`uc 1 DTRXP 1 0 :1:5 
]
[s S10639 . 1 `uc 1 . 1 0 :5:0 
`uc 1 DTRXP1 1 0 :1:5 
]
[s S10642 . 1 `uc 1 . 1 0 :6:0 
`uc 1 RCIDL1 1 0 :1:6 
]
[s S10645 . 1 `uc 1 . 1 0 :6:0 
`uc 1 RCMT 1 0 :1:6 
]
[s S10648 . 1 `uc 1 . 1 0 :6:0 
`uc 1 RCMT1 1 0 :1:6 
]
[s S10651 . 1 `uc 1 . 1 0 :5:0 
`uc 1 RXDTP1 1 0 :1:5 
]
[s S10654 . 1 `uc 1 . 1 0 :4:0 
`uc 1 SCKP 1 0 :1:4 
]
[s S10657 . 1 `uc 1 . 1 0 :4:0 
`uc 1 SCKP1 1 0 :1:4 
]
[s S10660 . 1 `uc 1 . 1 0 :4:0 
`uc 1 TXCKP1 1 0 :1:4 
]
[s S10663 . 1 `uc 1 . 1 0 :1:0 
`uc 1 WUE1 1 0 :1:1 
]
[s S10666 . 1 `uc 1 . 1 0 :5:0 
`uc 1 RXCKP 1 0 :1:5 
]
[s S10669 . 1 `uc 1 . 1 0 :1:0 
`uc 1 W4E 1 0 :1:1 
]
[u S10672 . 1 `S2574 1 . 1 0 `S2682 1 . 1 0 `S2684 1 . 1 0 `S2687 1 . 1 0 `S2690 1 . 1 0 `S2693 1 . 1 0 `S2696 1 . 1 0 `S2699 1 . 1 0 `S2702 1 . 1 0 `S2705 1 . 1 0 `S2708 1 . 1 0 `S2711 1 . 1 0 `S2714 1 . 1 0 `S2717 1 . 1 0 `S2720 1 . 1 0 `S2723 1 . 1 0 `S2726 1 . 1 0 ]
"4916
[s S10691 . 1 `uc 1 ABDEN 1 0 :1:0 
`uc 1 WUE 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 BRG16 1 0 :1:3 
`uc 1 TXCKP 1 0 :1:4 
`uc 1 RXDTP 1 0 :1:5 
`uc 1 RCIDL 1 0 :1:6 
`uc 1 ABDOVF 1 0 :1:7 
]
[s S10700 . 1 `uc 1 ABDEN1 1 0 :1:0 
]
[s S10702 . 1 `uc 1 . 1 0 :7:0 
`uc 1 ABDOVF1 1 0 :1:7 
]
[s S10705 . 1 `uc 1 . 1 0 :3:0 
`uc 1 BRG161 1 0 :1:3 
]
[s S10708 . 1 `uc 1 . 1 0 :4:0 
`uc 1 CKTXP 1 0 :1:4 
]
[s S10711 . 1 `uc 1 . 1 0 :5:0 
`uc 1 DTRXP 1 0 :1:5 
]
[s S10714 . 1 `uc 1 . 1 0 :5:0 
`uc 1 DTRXP1 1 0 :1:5 
]
[s S10717 . 1 `uc 1 . 1 0 :6:0 
`uc 1 RCIDL1 1 0 :1:6 
]
[s S10720 . 1 `uc 1 . 1 0 :6:0 
`uc 1 RCMT 1 0 :1:6 
]
[s S10723 . 1 `uc 1 . 1 0 :6:0 
`uc 1 RCMT1 1 0 :1:6 
]
[s S10726 . 1 `uc 1 . 1 0 :5:0 
`uc 1 RXDTP1 1 0 :1:5 
]
[s S10729 . 1 `uc 1 . 1 0 :4:0 
`uc 1 SCKP 1 0 :1:4 
]
[s S10732 . 1 `uc 1 . 1 0 :4:0 
`uc 1 SCKP1 1 0 :1:4 
]
[s S10735 . 1 `uc 1 . 1 0 :4:0 
`uc 1 TXCKP1 1 0 :1:4 
]
[s S10738 . 1 `uc 1 . 1 0 :1:0 
`uc 1 WUE1 1 0 :1:1 
]
[s S10741 . 1 `uc 1 . 1 0 :5:0 
`uc 1 RXCKP 1 0 :1:5 
]
[s S10744 . 1 `uc 1 . 1 0 :1:0 
`uc 1 W4E 1 0 :1:1 
]
[u S10747 . 1 `S2574 1 . 1 0 `S2682 1 . 1 0 `S2684 1 . 1 0 `S2687 1 . 1 0 `S2690 1 . 1 0 `S2693 1 . 1 0 `S2696 1 . 1 0 `S2699 1 . 1 0 `S2702 1 . 1 0 `S2705 1 . 1 0 `S2708 1 . 1 0 `S2711 1 . 1 0 `S2714 1 . 1 0 `S2717 1 . 1 0 `S2720 1 . 1 0 `S2723 1 . 1 0 `S2726 1 . 1 0 ]
"5232
[s S10768 . 1 `uc 1 SPBRGH1 1 0 :8:0 
]
[u S10770 . 1 `S3068 1 . 1 0 ]
"5242
[s S10773 . 1 `uc 1 SPBRGH1 1 0 :8:0 
]
[u S10775 . 1 `S3068 1 . 1 0 ]
"5255
[s S10778 . 1 `uc 1 RA0 1 0 :1:0 
`uc 1 RA1 1 0 :1:1 
`uc 1 RA2 1 0 :1:2 
`uc 1 RA3 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 RA5 1 0 :1:5 
`uc 1 RA6 1 0 :1:6 
`uc 1 RA7 1 0 :1:7 
]
[s S10787 . 1 `uc 1 AN0 1 0 :1:0 
`uc 1 AN1 1 0 :1:1 
`uc 1 AN2 1 0 :1:2 
`uc 1 AN3 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 AN4 1 0 :1:5 
`uc 1 OSC2 1 0 :1:6 
`uc 1 OSC1 1 0 :1:7 
]
[s S10796 . 1 `uc 1 . 1 0 :5:0 
`uc 1 NOT_SS1 1 0 :1:5 
]
[s S10799 . 1 `uc 1 C1INA 1 0 :1:0 
`uc 1 C2INA 1 0 :1:1 
`uc 1 VREF_MINUS 1 0 :1:2 
`uc 1 VREF_PLUS 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 nSS1 1 0 :1:5 
`uc 1 CLKO 1 0 :1:6 
`uc 1 CLKI 1 0 :1:7 
]
[s S10808 . 1 `uc 1 . 1 0 :2:0 
`uc 1 CVREF_MINUS 1 0 :1:2 
`uc 1 C1INB 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 HLVDIN 1 0 :1:5 
]
[s S10814 . 1 `uc 1 RP0 1 0 :1:0 
`uc 1 RP1 1 0 :1:1 
`uc 1 C2INB 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 RCV 1 0 :1:5 
]
[s S10820 . 1 `uc 1 ULPWU 1 0 :1:0 
`uc 1 . 1 0 :4:1 
`uc 1 RP2 1 0 :1:5 
]
[s S10824 . 1 `uc 1 . 1 0 :5:0 
`uc 1 LVDIN 1 0 :1:5 
]
[s S10827 . 1 `uc 1 . 1 0 :4:0 
`uc 1 RA4 1 0 :1:4 
]
[s S10830 . 1 `uc 1 . 1 0 :7:0 
`uc 1 RJPU 1 0 :1:7 
]
[s S10833 . 1 `uc 1 ULPWUIN 1 0 :1:0 
]
[u S10835 . 1 `S3082 1 . 1 0 `S3091 1 . 1 0 `S3100 1 . 1 0 `S3103 1 . 1 0 `S3112 1 . 1 0 `S3118 1 . 1 0 `S3124 1 . 1 0 `S3128 1 . 1 0 `S3131 1 . 1 0 `S3134 1 . 1 0 `S3137 1 . 1 0 ]
"5339
[s S10848 . 1 `uc 1 RB0 1 0 :1:0 
`uc 1 RB1 1 0 :1:1 
`uc 1 RB2 1 0 :1:2 
`uc 1 RB3 1 0 :1:3 
`uc 1 RB4 1 0 :1:4 
`uc 1 RB5 1 0 :1:5 
`uc 1 RB6 1 0 :1:6 
`uc 1 RB7 1 0 :1:7 
]
[s S10857 . 1 `uc 1 AN12 1 0 :1:0 
`uc 1 AN10 1 0 :1:1 
`uc 1 AN8 1 0 :1:2 
`uc 1 AN9 1 0 :1:3 
`uc 1 . 1 0 :2:4 
`uc 1 KBI2 1 0 :1:6 
`uc 1 KBI3 1 0 :1:7 
]
[s S10865 . 1 `uc 1 INT0 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 CTEDG1 1 0 :1:2 
`uc 1 CTEDG2 1 0 :1:3 
`uc 1 KBI0 1 0 :1:4 
`uc 1 KBI1 1 0 :1:5 
`uc 1 PGC 1 0 :1:6 
`uc 1 PGD 1 0 :1:7 
]
[s S10874 . 1 `uc 1 RP3 1 0 :1:0 
`uc 1 RTCC 1 0 :1:1 
`uc 1 . 1 0 :2:2 
`uc 1 SCK1 1 0 :1:4 
`uc 1 SDI1 1 0 :1:5 
`uc 1 RP9 1 0 :1:6 
`uc 1 RP10 1 0 :1:7 
]
[s S10882 . 1 `uc 1 . 1 0 :1:0 
`uc 1 RP4 1 0 :1:1 
`uc 1 VMO 1 0 :1:2 
`uc 1 VPO 1 0 :1:3 
`uc 1 SCL1 1 0 :1:4 
`uc 1 SDA1 1 0 :1:5 
]
[s S10889 . 1 `uc 1 . 1 0 :2:0 
`uc 1 REFO 1 0 :1:2 
`uc 1 RP6 1 0 :1:3 
`uc 1 RP7 1 0 :1:4 
`uc 1 RP8 1 0 :1:5 
]
[s S10895 . 1 `uc 1 . 1 0 :2:0 
`uc 1 RP5 1 0 :1:2 
]
[s S10898 . 1 `uc 1 . 1 0 :3:0 
`uc 1 CCP2_PA2 1 0 :1:3 
]
[u S10901 . 1 `S3209 1 . 1 0 `S3218 1 . 1 0 `S3226 1 . 1 0 `S3235 1 . 1 0 `S3243 1 . 1 0 `S3250 1 . 1 0 `S3256 1 . 1 0 `S3259 1 . 1 0 ]
"5586
[s S10911 . 1 `uc 1 RC0 1 0 :1:0 
`uc 1 RC1 1 0 :1:1 
`uc 1 RC2 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 RC4 1 0 :1:4 
`uc 1 RC5 1 0 :1:5 
`uc 1 RC6 1 0 :1:6 
`uc 1 RC7 1 0 :1:7 
]
[s S10920 . 1 `uc 1 T1OSO 1 0 :1:0 
`uc 1 T1OSI 1 0 :1:1 
`uc 1 AN11 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 D_MINUS 1 0 :1:4 
`uc 1 D_PLUS 1 0 :1:5 
]
[s S10927 . 1 `uc 1 . 1 0 :1:0 
`uc 1 NOT_UOE 1 0 :1:1 
]
[s S10930 . 1 `uc 1 T1CK 1 0 :1:0 
`uc 1 nUOE 1 0 :1:1 
`uc 1 CTPLS 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 VM 1 0 :1:4 
`uc 1 VP 1 0 :1:5 
`uc 1 TX1 1 0 :1:6 
`uc 1 RX1 1 0 :1:7 
]
[s S10939 . 1 `uc 1 RP11 1 0 :1:0 
`uc 1 RP12 1 0 :1:1 
`uc 1 RP13 1 0 :1:2 
`uc 1 . 1 0 :3:3 
`uc 1 CK1 1 0 :1:6 
`uc 1 DT1 1 0 :1:7 
]
[s S10946 . 1 `uc 1 . 1 0 :6:0 
`uc 1 RP17 1 0 :1:6 
`uc 1 SDO1 1 0 :1:7 
]
[s S10950 . 1 `uc 1 . 1 0 :7:0 
`uc 1 RP18 1 0 :1:7 
]
[s S10953 . 1 `uc 1 . 1 0 :1:0 
`uc 1 CCP2 1 0 :1:1 
]
[s S10956 . 1 `uc 1 . 1 0 :2:0 
`uc 1 PA1 1 0 :1:2 
]
[s S10959 . 1 `uc 1 . 1 0 :1:0 
`uc 1 PA2 1 0 :1:1 
]
[s S10962 . 1 `uc 1 . 1 0 :3:0 
`uc 1 RC3 1 0 :1:3 
]
[u S10965 . 1 `S3325 1 . 1 0 `S3334 1 . 1 0 `S3341 1 . 1 0 `S3344 1 . 1 0 `S3353 1 . 1 0 `S3360 1 . 1 0 `S3364 1 . 1 0 `S3367 1 . 1 0 `S3370 1 . 1 0 `S3373 1 . 1 0 `S3376 1 . 1 0 ]
"5852
[s S10978 . 1 `uc 1 HLVDL 1 0 :4:0 
`uc 1 HLVDEN 1 0 :1:4 
`uc 1 IRVST 1 0 :1:5 
`uc 1 BGVST 1 0 :1:6 
`uc 1 VDIRMAG 1 0 :1:7 
]
[s S10984 . 1 `uc 1 HLVDL0 1 0 :1:0 
`uc 1 HLVDL1 1 0 :1:1 
`uc 1 HLVDL2 1 0 :1:2 
`uc 1 HLVDL3 1 0 :1:3 
]
[u S10989 . 1 `S3446 1 . 1 0 `S3452 1 . 1 0 ]
"6036
[s S10993 . 1 `uc 1 INTLVL 1 0 :4:0 
`uc 1 DLYCYC 1 0 :4:4 
]
[s S10996 . 1 `uc 1 INTLVL0 1 0 :1:0 
`uc 1 INTLVL1 1 0 :1:1 
`uc 1 INTLVL2 1 0 :1:2 
`uc 1 INTLVL3 1 0 :1:3 
`uc 1 DLYCYC0 1 0 :1:4 
`uc 1 DLYCYC1 1 0 :1:5 
`uc 1 DLYCYC2 1 0 :1:6 
`uc 1 DLYCYC3 1 0 :1:7 
]
[u S11005 . 1 `S3472 1 . 1 0 `S3475 1 . 1 0 ]
"6106
[s S11009 . 1 `uc 1 DMAEN 1 0 :1:0 
`uc 1 DLYINTEN 1 0 :1:1 
`uc 1 DUPLEX0 1 0 :1:2 
`uc 1 DUPLEX1 1 0 :1:3 
`uc 1 RXINC 1 0 :1:4 
`uc 1 TXINC 1 0 :1:5 
`uc 1 SSCON0 1 0 :1:6 
`uc 1 SSCON1 1 0 :1:7 
]
[u S11018 . 1 `S3500 1 . 1 0 ]
"6177
[s S11021 . 1 `uc 1 LATA0 1 0 :1:0 
`uc 1 LATA1 1 0 :1:1 
`uc 1 LATA2 1 0 :1:2 
`uc 1 LATA3 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 LATA5 1 0 :1:5 
`uc 1 LATA6 1 0 :1:6 
`uc 1 LATA7 1 0 :1:7 
]
[s S11030 . 1 `uc 1 LA0 1 0 :1:0 
]
[s S11032 . 1 `uc 1 . 1 0 :1:0 
`uc 1 LA1 1 0 :1:1 
]
[s S11035 . 1 `uc 1 . 1 0 :2:0 
`uc 1 LA2 1 0 :1:2 
]
[s S11038 . 1 `uc 1 . 1 0 :3:0 
`uc 1 LA3 1 0 :1:3 
]
[s S11041 . 1 `uc 1 . 1 0 :4:0 
`uc 1 LA4 1 0 :1:4 
]
[s S11044 . 1 `uc 1 . 1 0 :5:0 
`uc 1 LA5 1 0 :1:5 
]
[s S11047 . 1 `uc 1 . 1 0 :6:0 
`uc 1 LA6 1 0 :1:6 
]
[s S11050 . 1 `uc 1 . 1 0 :7:0 
`uc 1 LA7 1 0 :1:7 
]
[u S11053 . 1 `S3521 1 . 1 0 `S3530 1 . 1 0 `S3532 1 . 1 0 `S3535 1 . 1 0 `S3538 1 . 1 0 `S3541 1 . 1 0 `S3544 1 . 1 0 `S3547 1 . 1 0 `S3550 1 . 1 0 ]
"6269
[s S11064 . 1 `uc 1 LATB0 1 0 :1:0 
`uc 1 LATB1 1 0 :1:1 
`uc 1 LATB2 1 0 :1:2 
`uc 1 LATB3 1 0 :1:3 
`uc 1 LATB4 1 0 :1:4 
`uc 1 LATB5 1 0 :1:5 
`uc 1 LATB6 1 0 :1:6 
`uc 1 LATB7 1 0 :1:7 
]
[s S11073 . 1 `uc 1 LB0 1 0 :1:0 
]
[s S11075 . 1 `uc 1 . 1 0 :1:0 
`uc 1 LB1 1 0 :1:1 
]
[s S11078 . 1 `uc 1 . 1 0 :2:0 
`uc 1 LB2 1 0 :1:2 
]
[s S11081 . 1 `uc 1 . 1 0 :3:0 
`uc 1 LB3 1 0 :1:3 
]
[s S11084 . 1 `uc 1 . 1 0 :4:0 
`uc 1 LB4 1 0 :1:4 
]
[s S11087 . 1 `uc 1 . 1 0 :5:0 
`uc 1 LB5 1 0 :1:5 
]
[s S11090 . 1 `uc 1 . 1 0 :6:0 
`uc 1 LB6 1 0 :1:6 
]
[s S11093 . 1 `uc 1 . 1 0 :7:0 
`uc 1 LB7 1 0 :1:7 
]
[u S11096 . 1 `S3596 1 . 1 0 `S3605 1 . 1 0 `S3607 1 . 1 0 `S3610 1 . 1 0 `S3613 1 . 1 0 `S3616 1 . 1 0 `S3619 1 . 1 0 `S3622 1 . 1 0 `S3625 1 . 1 0 ]
"6396
[s S11107 . 1 `uc 1 LATC0 1 0 :1:0 
`uc 1 LATC1 1 0 :1:1 
`uc 1 LATC2 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 LATC4 1 0 :1:4 
`uc 1 LATC5 1 0 :1:5 
`uc 1 LATC6 1 0 :1:6 
`uc 1 LATC7 1 0 :1:7 
]
[s S11116 . 1 `uc 1 LC0 1 0 :1:0 
]
[s S11118 . 1 `uc 1 . 1 0 :1:0 
`uc 1 LC1 1 0 :1:1 
]
[s S11121 . 1 `uc 1 . 1 0 :2:0 
`uc 1 LC2 1 0 :1:2 
]
[s S11124 . 1 `uc 1 . 1 0 :3:0 
`uc 1 LC3 1 0 :1:3 
]
[s S11127 . 1 `uc 1 . 1 0 :4:0 
`uc 1 LC4 1 0 :1:4 
]
[s S11130 . 1 `uc 1 . 1 0 :5:0 
`uc 1 LC5 1 0 :1:5 
]
[s S11133 . 1 `uc 1 . 1 0 :6:0 
`uc 1 LC6 1 0 :1:6 
]
[s S11136 . 1 `uc 1 . 1 0 :7:0 
`uc 1 LC7 1 0 :1:7 
]
[u S11139 . 1 `S3671 1 . 1 0 `S3680 1 . 1 0 `S3682 1 . 1 0 `S3685 1 . 1 0 `S3688 1 . 1 0 `S3691 1 . 1 0 `S3694 1 . 1 0 `S3697 1 . 1 0 `S3700 1 . 1 0 ]
"6607
[s S11151 . 1 `uc 1 ALRMVALL 1 0 :8:0 
]
[u S11153 . 1 `S3747 1 . 1 0 ]
"6626
[s S11157 . 1 `uc 1 ALRMVALH 1 0 :8:0 
]
[u S11159 . 1 `S3755 1 . 1 0 ]
"6636
[s S11162 . 1 `uc 1 ARPT 1 0 :8:0 
]
[s S11164 . 1 `uc 1 ARPT0 1 0 :1:0 
`uc 1 ARPT1 1 0 :1:1 
`uc 1 ARPT2 1 0 :1:2 
`uc 1 ARPT3 1 0 :1:3 
`uc 1 ARPT4 1 0 :1:4 
`uc 1 ARPT5 1 0 :1:5 
`uc 1 ARPT6 1 0 :1:6 
`uc 1 ARPT7 1 0 :1:7 
]
[u S11173 . 1 `S3762 1 . 1 0 `S3764 1 . 1 0 ]
"6665
[s S11177 . 1 `uc 1 ALRMPTR 1 0 :2:0 
`uc 1 AMASK 1 0 :4:2 
`uc 1 CHIME 1 0 :1:6 
`uc 1 ALRMEN 1 0 :1:7 
]
[s S11182 . 1 `uc 1 ALRMPTR0 1 0 :1:0 
`uc 1 ALRMPTR1 1 0 :1:1 
`uc 1 AMASK0 1 0 :1:2 
`uc 1 AMASK1 1 0 :1:3 
`uc 1 AMASK2 1 0 :1:4 
`uc 1 AMASK3 1 0 :1:5 
]
[u S11189 . 1 `S3788 1 . 1 0 `S3793 1 . 1 0 ]
"6735
[s S11193 . 1 `uc 1 TRISA0 1 0 :1:0 
`uc 1 TRISA1 1 0 :1:1 
`uc 1 TRISA2 1 0 :1:2 
`uc 1 TRISA3 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 TRISA5 1 0 :1:5 
`uc 1 TRISA6 1 0 :1:6 
`uc 1 TRISA7 1 0 :1:7 
]
[u S11202 . 1 `S3816 1 . 1 0 ]
"6806
[s S11205 . 1 `uc 1 TRISB0 1 0 :1:0 
`uc 1 TRISB1 1 0 :1:1 
`uc 1 TRISB2 1 0 :1:2 
`uc 1 TRISB3 1 0 :1:3 
`uc 1 TRISB4 1 0 :1:4 
`uc 1 TRISB5 1 0 :1:5 
`uc 1 TRISB6 1 0 :1:6 
`uc 1 TRISB7 1 0 :1:7 
]
[u S11214 . 1 `S3837 1 . 1 0 ]
"6862
[s S11217 . 1 `uc 1 TRISC0 1 0 :1:0 
`uc 1 TRISC1 1 0 :1:1 
`uc 1 TRISC2 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 TRISC4 1 0 :1:4 
`uc 1 TRISC5 1 0 :1:5 
`uc 1 TRISC6 1 0 :1:6 
`uc 1 TRISC7 1 0 :1:7 
]
[s S11226 . 1 `uc 1 . 1 0 :3:0 
`uc 1 TRISC3 1 0 :1:3 
]
[u S11229 . 1 `S3858 1 . 1 0 `S3867 1 . 1 0 ]
"6927
[s S11233 . 1 `uc 1 T3GSS0 1 0 :1:0 
`uc 1 T3GSS1 1 0 :1:1 
`uc 1 T3GVAL 1 0 :1:2 
`uc 1 T3GGO_T3DONE 1 0 :1:3 
`uc 1 T3GSPM 1 0 :1:4 
`uc 1 T3GTM 1 0 :1:5 
`uc 1 T3GPOL 1 0 :1:6 
`uc 1 TMR3GE 1 0 :1:7 
]
[s S11242 . 1 `uc 1 . 1 0 :3:0 
`uc 1 T3GGO 1 0 :1:3 
]
[s S11245 . 1 `uc 1 . 1 0 :3:0 
`uc 1 T3DONE 1 0 :1:3 
]
[u S11248 . 1 `S3886 1 . 1 0 `S3895 1 . 1 0 `S3898 1 . 1 0 ]
"7050
[s S11254 . 1 `uc 1 RTCVALL 1 0 :8:0 
]
[u S11256 . 1 `S3922 1 . 1 0 ]
"7060
[s S11259 . 1 `uc 1 RTCVALH 1 0 :8:0 
]
[s S11261 . 1 `uc 1 . 1 0 :6:0 
`uc 1 WAITB0 1 0 :1:6 
]
[s S11264 . 1 `uc 1 . 1 0 :7:0 
`uc 1 WAITB1 1 0 :1:7 
]
[s S11267 . 1 `uc 1 WAITE0 1 0 :1:0 
]
[s S11269 . 1 `uc 1 . 1 0 :1:0 
`uc 1 WAITE1 1 0 :1:1 
]
[s S11272 . 1 `uc 1 . 1 0 :2:0 
`uc 1 WAITM0 1 0 :1:2 
]
[s S11275 . 1 `uc 1 . 1 0 :3:0 
`uc 1 WAITM1 1 0 :1:3 
]
[s S11278 . 1 `uc 1 . 1 0 :4:0 
`uc 1 WAITM2 1 0 :1:4 
]
[s S11281 . 1 `uc 1 . 1 0 :5:0 
`uc 1 WAITM3 1 0 :1:5 
]
[u S11284 . 1 `S3929 1 . 1 0 `S3931 1 . 1 0 `S3934 1 . 1 0 `S3937 1 . 1 0 `S3939 1 . 1 0 `S3942 1 . 1 0 `S3945 1 . 1 0 `S3948 1 . 1 0 `S3951 1 . 1 0 ]
"7110
[s S11295 . 1 `uc 1 T1GSS0 1 0 :1:0 
`uc 1 T1GSS1 1 0 :1:1 
`uc 1 T1GVAL 1 0 :1:2 
`uc 1 T1GGO_T1DONE 1 0 :1:3 
`uc 1 T1GSPM 1 0 :1:4 
`uc 1 T1GTM 1 0 :1:5 
`uc 1 T1GPOL 1 0 :1:6 
`uc 1 TMR1GE 1 0 :1:7 
]
[s S11304 . 1 `uc 1 . 1 0 :3:0 
`uc 1 T1GGO 1 0 :1:3 
]
[s S11307 . 1 `uc 1 . 1 0 :3:0 
`uc 1 T1DONE 1 0 :1:3 
]
[u S11310 . 1 `S3990 1 . 1 0 `S3999 1 . 1 0 `S4002 1 . 1 0 ]
"7184
[s S11315 . 1 `uc 1 RX9D 1 0 :1:0 
`uc 1 OERR 1 0 :1:1 
`uc 1 FERR 1 0 :1:2 
`uc 1 ADDEN 1 0 :1:3 
`uc 1 CREN 1 0 :1:4 
`uc 1 SREN 1 0 :1:5 
`uc 1 RX9 1 0 :1:6 
`uc 1 SPEN 1 0 :1:7 
]
[s S11324 . 1 `uc 1 RX9D2 1 0 :1:0 
`uc 1 OERR2 1 0 :1:1 
`uc 1 FERR2 1 0 :1:2 
`uc 1 ADDEN2 1 0 :1:3 
`uc 1 CREN2 1 0 :1:4 
`uc 1 SREN2 1 0 :1:5 
`uc 1 RX92 1 0 :1:6 
`uc 1 SPEN2 1 0 :1:7 
]
[s S11333 . 1 `uc 1 . 1 0 :6:0 
`uc 1 RC8_92 1 0 :1:6 
]
[s S11336 . 1 `uc 1 . 1 0 :6:0 
`uc 1 RC92 1 0 :1:6 
]
[s S11339 . 1 `uc 1 RCD82 1 0 :1:0 
]
[u S11341 . 1 `S4051 1 . 1 0 `S4060 1 . 1 0 `S4069 1 . 1 0 `S4072 1 . 1 0 `S4075 1 . 1 0 ]
"7345
[s S11348 . 1 `uc 1 TMR1IF 1 0 :1:0 
`uc 1 TMR2IF 1 0 :1:1 
`uc 1 CCP1IF 1 0 :1:2 
`uc 1 SSP1IF 1 0 :1:3 
`uc 1 TX1IF 1 0 :1:4 
`uc 1 RC1IF 1 0 :1:5 
`uc 1 ADIF 1 0 :1:6 
]
[s S11356 . 1 `uc 1 . 1 0 :3:0 
`uc 1 SSPIF 1 0 :1:3 
`uc 1 TXIF 1 0 :1:4 
`uc 1 RCIF 1 0 :1:5 
]
[u S11361 . 1 `S287 1 . 1 0 `S295 1 . 1 0 ]
"7542
[s S11365 . 1 `uc 1 CCP2IE 1 0 :1:0 
`uc 1 TMR3IE 1 0 :1:1 
`uc 1 LVDIE 1 0 :1:2 
`uc 1 BCL1IE 1 0 :1:3 
`uc 1 USBIE 1 0 :1:4 
`uc 1 CM1IE 1 0 :1:5 
`uc 1 CM2IE 1 0 :1:6 
`uc 1 OSCFIE 1 0 :1:7 
]
[s S11374 . 1 `uc 1 . 1 0 :3:0 
`uc 1 BCLIE 1 0 :1:3 
]
[s S11377 . 1 `uc 1 . 1 0 :6:0 
`uc 1 CMIE 1 0 :1:6 
]
[u S11380 . 1 `S4170 1 . 1 0 `S4179 1 . 1 0 `S4182 1 . 1 0 ]
"7697
[s S11385 . 1 `uc 1 CCP2IF 1 0 :1:0 
`uc 1 TMR3IF 1 0 :1:1 
`uc 1 LVDIF 1 0 :1:2 
`uc 1 BCL1IF 1 0 :1:3 
`uc 1 USBIF 1 0 :1:4 
`uc 1 CM1IF 1 0 :1:5 
`uc 1 CM2IF 1 0 :1:6 
`uc 1 OSCFIF 1 0 :1:7 
]
[s S11394 . 1 `uc 1 . 1 0 :3:0 
`uc 1 BCLIF 1 0 :1:3 
]
[s S11397 . 1 `uc 1 . 1 0 :6:0 
`uc 1 CMIF 1 0 :1:6 
]
[u S11400 . 1 `S4205 1 . 1 0 `S4214 1 . 1 0 `S4217 1 . 1 0 ]
"7776
[s S11405 . 1 `uc 1 CCP2IP 1 0 :1:0 
`uc 1 TMR3IP 1 0 :1:1 
`uc 1 LVDIP 1 0 :1:2 
`uc 1 BCL1IP 1 0 :1:3 
`uc 1 USBIP 1 0 :1:4 
`uc 1 CM1IP 1 0 :1:5 
`uc 1 CM2IP 1 0 :1:6 
`uc 1 OSCFIP 1 0 :1:7 
]
[s S11414 . 1 `uc 1 . 1 0 :3:0 
`uc 1 BCLIP 1 0 :1:3 
]
[s S11417 . 1 `uc 1 . 1 0 :6:0 
`uc 1 CMIP 1 0 :1:6 
]
[u S11420 . 1 `S4240 1 . 1 0 `S4249 1 . 1 0 `S4252 1 . 1 0 ]
"7855
[s S11425 . 1 `uc 1 RTCCIE 1 0 :1:0 
`uc 1 TMR3GIE 1 0 :1:1 
`uc 1 CTMUIE 1 0 :1:2 
`uc 1 TMR4IE 1 0 :1:3 
`uc 1 TX2IE 1 0 :1:4 
`uc 1 RC2IE 1 0 :1:5 
`uc 1 BCL2IE 1 0 :1:6 
`uc 1 SSP2IE 1 0 :1:7 
]
[s S11434 . 1 `uc 1 RXB0IE 1 0 :1:0 
]
[s S11436 . 1 `uc 1 . 1 0 :1:0 
`uc 1 RXB1IE 1 0 :1:1 
]
[s S11439 . 1 `uc 1 . 1 0 :1:0 
`uc 1 RXBNIE 1 0 :1:1 
]
[s S11442 . 1 `uc 1 . 1 0 :2:0 
`uc 1 TXB0IE 1 0 :1:2 
]
[s S11445 . 1 `uc 1 . 1 0 :3:0 
`uc 1 TXB1IE 1 0 :1:3 
]
[s S11448 . 1 `uc 1 . 1 0 :4:0 
`uc 1 TXB2IE 1 0 :1:4 
]
[s S11451 . 1 `uc 1 . 1 0 :4:0 
`uc 1 TXBNIE 1 0 :1:4 
]
[u S11454 . 1 `S4275 1 . 1 0 `S4284 1 . 1 0 `S4286 1 . 1 0 `S4289 1 . 1 0 `S4292 1 . 1 0 `S4295 1 . 1 0 `S4298 1 . 1 0 `S4301 1 . 1 0 ]
"7953
[s S11464 . 1 `uc 1 RTCCIF 1 0 :1:0 
`uc 1 TMR3GIF 1 0 :1:1 
`uc 1 CTMUIF 1 0 :1:2 
`uc 1 TMR4IF 1 0 :1:3 
`uc 1 TX2IF 1 0 :1:4 
`uc 1 RC2IF 1 0 :1:5 
`uc 1 BCL2IF 1 0 :1:6 
`uc 1 SSP2IF 1 0 :1:7 
]
[s S11473 . 1 `uc 1 . 1 0 :1:0 
`uc 1 RXBNIF 1 0 :1:1 
]
[s S11476 . 1 `uc 1 . 1 0 :4:0 
`uc 1 TXBNIF 1 0 :1:4 
]
[u S11479 . 1 `S4343 1 . 1 0 `S4352 1 . 1 0 `S4355 1 . 1 0 ]
"8057
[s S11484 . 1 `uc 1 RTCCIP 1 0 :1:0 
`uc 1 TMR3GIP 1 0 :1:1 
`uc 1 CTMUIP 1 0 :1:2 
`uc 1 TMR4IP 1 0 :1:3 
`uc 1 TX2IP 1 0 :1:4 
`uc 1 RC2IP 1 0 :1:5 
`uc 1 BCL2IP 1 0 :1:6 
`uc 1 SSP2IP 1 0 :1:7 
]
[s S11493 . 1 `uc 1 . 1 0 :1:0 
`uc 1 RXBNIP 1 0 :1:1 
]
[s S11496 . 1 `uc 1 . 1 0 :4:0 
`uc 1 TXBNIP 1 0 :1:4 
]
[u S11499 . 1 `S4378 1 . 1 0 `S4387 1 . 1 0 `S4390 1 . 1 0 ]
"8136
[s S11504 . 1 `uc 1 . 1 0 :1:0 
`uc 1 WR 1 0 :1:1 
`uc 1 WREN 1 0 :1:2 
`uc 1 WRERR 1 0 :1:3 
`uc 1 FREE 1 0 :1:4 
`uc 1 WPROG 1 0 :1:5 
]
[u S11511 . 1 `S4413 1 . 1 0 ]
"8234
[s S11515 . 1 `uc 1 EECON2 1 0 :8:0 
]
[u S11517 . 1 `S4431 1 . 1 0 ]
"8244
[s S11520 . 1 `uc 1 TX9D 1 0 :1:0 
`uc 1 TRMT 1 0 :1:1 
`uc 1 BRGH 1 0 :1:2 
`uc 1 SENDB 1 0 :1:3 
`uc 1 SYNC 1 0 :1:4 
`uc 1 TXEN 1 0 :1:5 
`uc 1 TX9 1 0 :1:6 
`uc 1 CSRC 1 0 :1:7 
]
[s S11529 . 1 `uc 1 TX9D2 1 0 :1:0 
`uc 1 TRMT2 1 0 :1:1 
`uc 1 BRGH2 1 0 :1:2 
`uc 1 SENDB2 1 0 :1:3 
`uc 1 SYNC2 1 0 :1:4 
`uc 1 TXEN2 1 0 :1:5 
`uc 1 TX92 1 0 :1:6 
`uc 1 CSRC2 1 0 :1:7 
]
[s S11538 . 1 `uc 1 . 1 0 :6:0 
`uc 1 TX8_92 1 0 :1:6 
]
[s S11541 . 1 `uc 1 TXD82 1 0 :1:0 
]
[u S11543 . 1 `S4438 1 . 1 0 `S4447 1 . 1 0 `S4456 1 . 1 0 `S4459 1 . 1 0 ]
"8381
[s S11550 . 1 `uc 1 TXREG2 1 0 :8:0 
]
[u S11552 . 1 `S4491 1 . 1 0 ]
"8400
[s S11556 . 1 `uc 1 RCREG2 1 0 :8:0 
]
[u S11558 . 1 `S4499 1 . 1 0 ]
"8419
[s S11562 . 1 `uc 1 SPBRG2 1 0 :8:0 
]
[u S11564 . 1 `S4507 1 . 1 0 ]
"8443
[s S11568 . 1 `uc 1 RX9D 1 0 :1:0 
`uc 1 OERR 1 0 :1:1 
`uc 1 FERR 1 0 :1:2 
`uc 1 ADDEN 1 0 :1:3 
`uc 1 CREN 1 0 :1:4 
`uc 1 SREN 1 0 :1:5 
`uc 1 RX9 1 0 :1:6 
`uc 1 SPEN 1 0 :1:7 
]
[s S11577 . 1 `uc 1 RCD8 1 0 :1:0 
`uc 1 . 1 0 :2:1 
`uc 1 ADEN 1 0 :1:3 
`uc 1 . 1 0 :2:4 
`uc 1 RC9 1 0 :1:6 
]
[s S11583 . 1 `uc 1 . 1 0 :6:0 
`uc 1 NOT_RC8 1 0 :1:6 
]
[s S11586 . 1 `uc 1 . 1 0 :6:0 
`uc 1 nRC8 1 0 :1:6 
]
[s S11589 . 1 `uc 1 . 1 0 :6:0 
`uc 1 RC8_9 1 0 :1:6 
]
[s S11592 . 1 `uc 1 RX9D1 1 0 :1:0 
`uc 1 OERR1 1 0 :1:1 
`uc 1 FERR1 1 0 :1:2 
`uc 1 ADDEN1 1 0 :1:3 
`uc 1 CREN1 1 0 :1:4 
`uc 1 SREN1 1 0 :1:5 
`uc 1 RX91 1 0 :1:6 
`uc 1 SPEN1 1 0 :1:7 
]
[s S11601 . 1 `uc 1 . 1 0 :5:0 
`uc 1 SRENA 1 0 :1:5 
]
[u S11604 . 1 `S4051 1 . 1 0 `S4524 1 . 1 0 `S4530 1 . 1 0 `S4533 1 . 1 0 `S4536 1 . 1 0 `S4539 1 . 1 0 `S4548 1 . 1 0 ]
"8493
[s S11613 . 1 `uc 1 RX9D 1 0 :1:0 
`uc 1 OERR 1 0 :1:1 
`uc 1 FERR 1 0 :1:2 
`uc 1 ADDEN 1 0 :1:3 
`uc 1 CREN 1 0 :1:4 
`uc 1 SREN 1 0 :1:5 
`uc 1 RX9 1 0 :1:6 
`uc 1 SPEN 1 0 :1:7 
]
[s S11622 . 1 `uc 1 RCD8 1 0 :1:0 
`uc 1 . 1 0 :2:1 
`uc 1 ADEN 1 0 :1:3 
`uc 1 . 1 0 :2:4 
`uc 1 RC9 1 0 :1:6 
]
[s S11628 . 1 `uc 1 . 1 0 :6:0 
`uc 1 NOT_RC8 1 0 :1:6 
]
[s S11631 . 1 `uc 1 . 1 0 :6:0 
`uc 1 nRC8 1 0 :1:6 
]
[s S11634 . 1 `uc 1 . 1 0 :6:0 
`uc 1 RC8_9 1 0 :1:6 
]
[s S11637 . 1 `uc 1 RX9D1 1 0 :1:0 
`uc 1 OERR1 1 0 :1:1 
`uc 1 FERR1 1 0 :1:2 
`uc 1 ADDEN1 1 0 :1:3 
`uc 1 CREN1 1 0 :1:4 
`uc 1 SREN1 1 0 :1:5 
`uc 1 RX91 1 0 :1:6 
`uc 1 SPEN1 1 0 :1:7 
]
[s S11646 . 1 `uc 1 . 1 0 :5:0 
`uc 1 SRENA 1 0 :1:5 
]
[u S11649 . 1 `S4051 1 . 1 0 `S4524 1 . 1 0 `S4530 1 . 1 0 `S4533 1 . 1 0 `S4536 1 . 1 0 `S4539 1 . 1 0 `S4548 1 . 1 0 ]
"8780
[s S11659 . 1 `uc 1 TX9D 1 0 :1:0 
`uc 1 TRMT 1 0 :1:1 
`uc 1 BRGH 1 0 :1:2 
`uc 1 SENDB 1 0 :1:3 
`uc 1 SYNC 1 0 :1:4 
`uc 1 TXEN 1 0 :1:5 
`uc 1 TX9 1 0 :1:6 
`uc 1 CSRC 1 0 :1:7 
]
[s S11668 . 1 `uc 1 TXD8 1 0 :1:0 
`uc 1 . 1 0 :5:1 
`uc 1 TX8_9 1 0 :1:6 
]
[s S11672 . 1 `uc 1 . 1 0 :6:0 
`uc 1 NOT_TX8 1 0 :1:6 
]
[s S11675 . 1 `uc 1 . 1 0 :6:0 
`uc 1 nTX8 1 0 :1:6 
]
[s S11678 . 1 `uc 1 TX9D1 1 0 :1:0 
`uc 1 TRMT1 1 0 :1:1 
`uc 1 BRGH1 1 0 :1:2 
`uc 1 SENDB1 1 0 :1:3 
`uc 1 SYNC1 1 0 :1:4 
`uc 1 TXEN1 1 0 :1:5 
`uc 1 TX91 1 0 :1:6 
`uc 1 CSRC1 1 0 :1:7 
]
[u S11687 . 1 `S4438 1 . 1 0 `S4687 1 . 1 0 `S4691 1 . 1 0 `S4694 1 . 1 0 `S4697 1 . 1 0 ]
"8820
[s S11694 . 1 `uc 1 TX9D 1 0 :1:0 
`uc 1 TRMT 1 0 :1:1 
`uc 1 BRGH 1 0 :1:2 
`uc 1 SENDB 1 0 :1:3 
`uc 1 SYNC 1 0 :1:4 
`uc 1 TXEN 1 0 :1:5 
`uc 1 TX9 1 0 :1:6 
`uc 1 CSRC 1 0 :1:7 
]
[s S11703 . 1 `uc 1 TXD8 1 0 :1:0 
`uc 1 . 1 0 :5:1 
`uc 1 TX8_9 1 0 :1:6 
]
[s S11707 . 1 `uc 1 . 1 0 :6:0 
`uc 1 NOT_TX8 1 0 :1:6 
]
[s S11710 . 1 `uc 1 . 1 0 :6:0 
`uc 1 nTX8 1 0 :1:6 
]
[s S11713 . 1 `uc 1 TX9D1 1 0 :1:0 
`uc 1 TRMT1 1 0 :1:1 
`uc 1 BRGH1 1 0 :1:2 
`uc 1 SENDB1 1 0 :1:3 
`uc 1 SYNC1 1 0 :1:4 
`uc 1 TXEN1 1 0 :1:5 
`uc 1 TX91 1 0 :1:6 
`uc 1 CSRC1 1 0 :1:7 
]
[u S11722 . 1 `S4438 1 . 1 0 `S4687 1 . 1 0 `S4691 1 . 1 0 `S4694 1 . 1 0 `S4697 1 . 1 0 ]
"9067
[s S11731 . 1 `uc 1 TXREG1 1 0 :8:0 
]
[u S11733 . 1 `S4806 1 . 1 0 ]
"9077
[s S11736 . 1 `uc 1 TXREG1 1 0 :8:0 
]
[u S11738 . 1 `S4806 1 . 1 0 ]
"9104
[s S11743 . 1 `uc 1 RCREG1 1 0 :8:0 
]
[u S11745 . 1 `S4822 1 . 1 0 ]
"9114
[s S11748 . 1 `uc 1 RCREG1 1 0 :8:0 
]
[u S11750 . 1 `S4822 1 . 1 0 ]
"9141
[s S11755 . 1 `uc 1 SPBRG1 1 0 :8:0 
]
[u S11757 . 1 `S4838 1 . 1 0 ]
"9151
[s S11760 . 1 `uc 1 SPBRG1 1 0 :8:0 
]
[u S11762 . 1 `S4838 1 . 1 0 ]
"9164
[s S11765 . 1 `uc 1 IRNG 1 0 :2:0 
`uc 1 ITRIM 1 0 :6:2 
]
[s S11768 . 1 `uc 1 IRNG0 1 0 :1:0 
`uc 1 IRNG1 1 0 :1:1 
`uc 1 ITRIM0 1 0 :1:2 
`uc 1 ITRIM1 1 0 :1:3 
`uc 1 ITRIM2 1 0 :1:4 
`uc 1 ITRIM3 1 0 :1:5 
`uc 1 ITRIM4 1 0 :1:6 
`uc 1 ITRIM5 1 0 :1:7 
]
[u S11777 . 1 `S4852 1 . 1 0 `S4855 1 . 1 0 ]
"9194
[s S11781 . 1 `uc 1 EDG1STAT 1 0 :1:0 
`uc 1 EDG2STAT 1 0 :1:1 
`uc 1 EDG1SEL0 1 0 :1:2 
`uc 1 EDG1SEL1 1 0 :1:3 
`uc 1 EDG1POL 1 0 :1:4 
`uc 1 EDG2SEL0 1 0 :1:5 
`uc 1 EDG2SEL1 1 0 :1:6 
`uc 1 EDG2POL 1 0 :1:7 
]
[u S11790 . 1 `S4880 1 . 1 0 ]
"9265
[s S11793 . 1 `uc 1 CTTRIG 1 0 :1:0 
`uc 1 IDISSEN 1 0 :1:1 
`uc 1 EDGSEQEN 1 0 :1:2 
`uc 1 EDGEN 1 0 :1:3 
`uc 1 TGEN 1 0 :1:4 
`uc 1 CTMUSIDL 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 CTMUEN 1 0 :1:7 
]
[u S11802 . 1 `S4901 1 . 1 0 ]
"9370
[s S11806 . 1 `uc 1 CCP2M 1 0 :4:0 
`uc 1 DC2B 1 0 :2:4 
`uc 1 P2M 1 0 :2:6 
]
[s S11810 . 1 `uc 1 CCP2M0 1 0 :1:0 
`uc 1 CCP2M1 1 0 :1:1 
`uc 1 CCP2M2 1 0 :1:2 
`uc 1 CCP2M3 1 0 :1:3 
`uc 1 DC2B0 1 0 :1:4 
`uc 1 DC2B1 1 0 :1:5 
`uc 1 P2M0 1 0 :1:6 
`uc 1 P2M1 1 0 :1:7 
]
[s S11819 . 1 `uc 1 . 1 0 :4:0 
`uc 1 CCP2Y 1 0 :1:4 
`uc 1 CCP2X 1 0 :1:5 
]
[u S11823 . 1 `S4923 1 . 1 0 `S4927 1 . 1 0 `S4936 1 . 1 0 ]
"9397
[s S11828 . 1 `uc 1 CCP2M 1 0 :4:0 
`uc 1 DC2B 1 0 :2:4 
`uc 1 P2M 1 0 :2:6 
]
[s S11832 . 1 `uc 1 CCP2M0 1 0 :1:0 
`uc 1 CCP2M1 1 0 :1:1 
`uc 1 CCP2M2 1 0 :1:2 
`uc 1 CCP2M3 1 0 :1:3 
`uc 1 DC2B0 1 0 :1:4 
`uc 1 DC2B1 1 0 :1:5 
`uc 1 P2M0 1 0 :1:6 
`uc 1 P2M1 1 0 :1:7 
]
[s S11841 . 1 `uc 1 . 1 0 :4:0 
`uc 1 CCP2Y 1 0 :1:4 
`uc 1 CCP2X 1 0 :1:5 
]
[u S11845 . 1 `S4923 1 . 1 0 `S4927 1 . 1 0 `S4936 1 . 1 0 ]
"9562
[s S11852 . 1 `uc 1 CCPR2L 1 0 :8:0 
]
[u S11854 . 1 `S5003 1 . 1 0 ]
"9581
[s S11858 . 1 `uc 1 CCPR2H 1 0 :8:0 
]
[u S11860 . 1 `S5011 1 . 1 0 ]
"9605
[s S11864 . 1 `uc 1 P2DC 1 0 :7:0 
`uc 1 P2RSEN 1 0 :1:7 
]
[s S11867 . 1 `uc 1 P2DC0 1 0 :1:0 
`uc 1 P2DC1 1 0 :1:1 
`uc 1 P2DC2 1 0 :1:2 
`uc 1 P2DC3 1 0 :1:3 
`uc 1 P2DC4 1 0 :1:4 
`uc 1 P2DC5 1 0 :1:5 
`uc 1 P2DC6 1 0 :1:6 
]
[u S11875 . 1 `S5019 1 . 1 0 `S5022 1 . 1 0 ]
"9625
[s S11879 . 1 `uc 1 P2DC 1 0 :7:0 
`uc 1 P2RSEN 1 0 :1:7 
]
[s S11882 . 1 `uc 1 P2DC0 1 0 :1:0 
`uc 1 P2DC1 1 0 :1:1 
`uc 1 P2DC2 1 0 :1:2 
`uc 1 P2DC3 1 0 :1:3 
`uc 1 P2DC4 1 0 :1:4 
`uc 1 P2DC5 1 0 :1:5 
`uc 1 P2DC6 1 0 :1:6 
]
[u S11890 . 1 `S5019 1 . 1 0 `S5022 1 . 1 0 ]
"9688
[s S11894 . 1 `uc 1 PSS2BD 1 0 :2:0 
`uc 1 PSS2AC 1 0 :2:2 
`uc 1 ECCP2AS 1 0 :3:4 
`uc 1 ECCP2ASE 1 0 :1:7 
]
[s S11899 . 1 `uc 1 PSS2BD0 1 0 :1:0 
`uc 1 PSS2BD1 1 0 :1:1 
`uc 1 PSS2AC0 1 0 :1:2 
`uc 1 PSS2AC1 1 0 :1:3 
`uc 1 ECCP2AS0 1 0 :1:4 
`uc 1 ECCP2AS1 1 0 :1:5 
`uc 1 ECCP2AS2 1 0 :1:6 
]
[u S11907 . 1 `S5071 1 . 1 0 `S5076 1 . 1 0 ]
"9759
[s S11911 . 1 `uc 1 STRA 1 0 :1:0 
`uc 1 STRB 1 0 :1:1 
`uc 1 STRC 1 0 :1:2 
`uc 1 STRD 1 0 :1:3 
`uc 1 STRSYNC 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 CMPL0 1 0 :1:6 
`uc 1 CMPL1 1 0 :1:7 
]
[s S11920 . 1 `uc 1 P2DC0 1 0 :1:0 
`uc 1 P2DC1 1 0 :1:1 
`uc 1 P2DC2 1 0 :1:2 
`uc 1 P2DC3 1 0 :1:3 
`uc 1 P2DC4 1 0 :1:4 
`uc 1 P2DC5 1 0 :1:5 
`uc 1 P2DC6 1 0 :1:6 
]
[s S11928 . 1 `uc 1 . 1 0 :6:0 
`uc 1 CMPL02 1 0 :1:6 
]
[s S11931 . 1 `uc 1 . 1 0 :7:0 
`uc 1 CMPL12 1 0 :1:7 
]
[s S11934 . 1 `uc 1 P2DC02 1 0 :1:0 
]
[s S11936 . 1 `uc 1 P2DC0CON 1 0 :1:0 
]
[s S11938 . 1 `uc 1 . 1 0 :1:0 
`uc 1 P2DC12 1 0 :1:1 
]
[s S11941 . 1 `uc 1 . 1 0 :1:0 
`uc 1 P2DC1CON 1 0 :1:1 
]
[s S11944 . 1 `uc 1 . 1 0 :2:0 
`uc 1 P2DC22 1 0 :1:2 
]
[s S11947 . 1 `uc 1 . 1 0 :2:0 
`uc 1 P2DC2CON 1 0 :1:2 
]
[s S11950 . 1 `uc 1 . 1 0 :3:0 
`uc 1 P2DC32 1 0 :1:3 
]
[s S11953 . 1 `uc 1 . 1 0 :3:0 
`uc 1 P2DC3CON 1 0 :1:3 
]
[s S11956 . 1 `uc 1 . 1 0 :4:0 
`uc 1 P2DC42 1 0 :1:4 
]
[s S11959 . 1 `uc 1 . 1 0 :4:0 
`uc 1 P2DC4CON 1 0 :1:4 
]
[s S11962 . 1 `uc 1 . 1 0 :5:0 
`uc 1 P2DC52 1 0 :1:5 
]
[s S11965 . 1 `uc 1 . 1 0 :5:0 
`uc 1 P2DC5CON 1 0 :1:5 
]
[s S11968 . 1 `uc 1 . 1 0 :6:0 
`uc 1 P2DC62 1 0 :1:6 
]
[s S11971 . 1 `uc 1 . 1 0 :6:0 
`uc 1 P2DC6CON 1 0 :1:6 
]
[s S11974 . 1 `uc 1 STRA2 1 0 :1:0 
]
[s S11976 . 1 `uc 1 . 1 0 :1:0 
`uc 1 STRB2 1 0 :1:1 
]
[s S11979 . 1 `uc 1 . 1 0 :2:0 
`uc 1 STRC2 1 0 :1:2 
]
[s S11982 . 1 `uc 1 . 1 0 :3:0 
`uc 1 STRD2 1 0 :1:3 
]
[s S11985 . 1 `uc 1 . 1 0 :4:0 
`uc 1 STRSYNC2 1 0 :1:4 
]
[u S11988 . 1 `S5101 1 . 1 0 `S5022 1 . 1 0 `S5118 1 . 1 0 `S5121 1 . 1 0 `S5124 1 . 1 0 `S5126 1 . 1 0 `S5128 1 . 1 0 `S5131 1 . 1 0 `S5134 1 . 1 0 `S5137 1 . 1 0 `S5140 1 . 1 0 `S5143 1 . 1 0 `S5146 1 . 1 0 `S5149 1 . 1 0 `S5152 1 . 1 0 `S5155 1 . 1 0 `S5158 1 . 1 0 `S5161 1 . 1 0 `S5164 1 . 1 0 `S5166 1 . 1 0 `S5169 1 . 1 0 `S5172 1 . 1 0 `S5175 1 . 1 0 ]
"10109
[s S12014 . 1 `uc 1 CCP1M 1 0 :4:0 
`uc 1 DC1B 1 0 :2:4 
`uc 1 P1M 1 0 :2:6 
]
[s S12018 . 1 `uc 1 CCP1M0 1 0 :1:0 
`uc 1 CCP1M1 1 0 :1:1 
`uc 1 CCP1M2 1 0 :1:2 
`uc 1 CCP1M3 1 0 :1:3 
`uc 1 DC1B0 1 0 :1:4 
`uc 1 DC1B1 1 0 :1:5 
`uc 1 P1M0 1 0 :1:6 
`uc 1 P1M1 1 0 :1:7 
]
[s S12027 . 1 `uc 1 . 1 0 :4:0 
`uc 1 CCP1Y 1 0 :1:4 
`uc 1 CCP1X 1 0 :1:5 
]
[u S12031 . 1 `S5281 1 . 1 0 `S5285 1 . 1 0 `S5294 1 . 1 0 ]
"10136
[s S12036 . 1 `uc 1 CCP1M 1 0 :4:0 
`uc 1 DC1B 1 0 :2:4 
`uc 1 P1M 1 0 :2:6 
]
[s S12040 . 1 `uc 1 CCP1M0 1 0 :1:0 
`uc 1 CCP1M1 1 0 :1:1 
`uc 1 CCP1M2 1 0 :1:2 
`uc 1 CCP1M3 1 0 :1:3 
`uc 1 DC1B0 1 0 :1:4 
`uc 1 DC1B1 1 0 :1:5 
`uc 1 P1M0 1 0 :1:6 
`uc 1 P1M1 1 0 :1:7 
]
[s S12049 . 1 `uc 1 . 1 0 :4:0 
`uc 1 CCP1Y 1 0 :1:4 
`uc 1 CCP1X 1 0 :1:5 
]
[u S12053 . 1 `S5281 1 . 1 0 `S5285 1 . 1 0 `S5294 1 . 1 0 ]
"10301
[s S12060 . 1 `uc 1 CCPR1L 1 0 :8:0 
]
[u S12062 . 1 `S5361 1 . 1 0 ]
"10320
[s S12066 . 1 `uc 1 CCPR1H 1 0 :8:0 
]
[u S12068 . 1 `S5369 1 . 1 0 ]
"10344
[s S12072 . 1 `uc 1 P1DC 1 0 :7:0 
`uc 1 P1RSEN 1 0 :1:7 
]
[s S12075 . 1 `uc 1 P1DC0 1 0 :1:0 
`uc 1 P1DC1 1 0 :1:1 
`uc 1 P1DC2 1 0 :1:2 
`uc 1 P1DC3 1 0 :1:3 
`uc 1 P1DC4 1 0 :1:4 
`uc 1 P1DC5 1 0 :1:5 
`uc 1 P1DC6 1 0 :1:6 
]
[u S12083 . 1 `S5377 1 . 1 0 `S5380 1 . 1 0 ]
"10364
[s S12087 . 1 `uc 1 P1DC 1 0 :7:0 
`uc 1 P1RSEN 1 0 :1:7 
]
[s S12090 . 1 `uc 1 P1DC0 1 0 :1:0 
`uc 1 P1DC1 1 0 :1:1 
`uc 1 P1DC2 1 0 :1:2 
`uc 1 P1DC3 1 0 :1:3 
`uc 1 P1DC4 1 0 :1:4 
`uc 1 P1DC5 1 0 :1:5 
`uc 1 P1DC6 1 0 :1:6 
]
[u S12098 . 1 `S5377 1 . 1 0 `S5380 1 . 1 0 ]
"10427
[s S12102 . 1 `uc 1 PSS1BD 1 0 :2:0 
`uc 1 PSS1AC 1 0 :2:2 
`uc 1 ECCP1AS 1 0 :3:4 
`uc 1 ECCP1ASE 1 0 :1:7 
]
[s S12107 . 1 `uc 1 PSS1BD0 1 0 :1:0 
`uc 1 PSS1BD1 1 0 :1:1 
`uc 1 PSS1AC0 1 0 :1:2 
`uc 1 PSS1AC1 1 0 :1:3 
`uc 1 ECCP1AS0 1 0 :1:4 
`uc 1 ECCP1AS1 1 0 :1:5 
`uc 1 ECCP1AS2 1 0 :1:6 
]
[u S12115 . 1 `S5429 1 . 1 0 `S5434 1 . 1 0 ]
"10498
[s S12119 . 1 `uc 1 STRA 1 0 :1:0 
`uc 1 STRB 1 0 :1:1 
`uc 1 STRC 1 0 :1:2 
`uc 1 STRD 1 0 :1:3 
`uc 1 STRSYNC 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 CMPL0 1 0 :1:6 
`uc 1 CMPL1 1 0 :1:7 
]
[u S12128 . 1 `S5101 1 . 1 0 ]
"10574
[s S12131 . 1 `uc 1 SWDTEN 1 0 :1:0 
`uc 1 ULPSINK 1 0 :1:1 
`uc 1 ULPEN 1 0 :1:2 
`uc 1 DS 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 ULPLVL 1 0 :1:5 
`uc 1 LVDSTAT 1 0 :1:6 
`uc 1 REGSLP 1 0 :1:7 
]
[s S12140 . 1 `uc 1 SWDTE 1 0 :1:0 
]
[u S12142 . 1 `S5480 1 . 1 0 `S5489 1 . 1 0 ]
"10633
[s S12146 . 1 `uc 1 ADCS 1 0 :3:0 
`uc 1 ACQT 1 0 :3:3 
`uc 1 ADCAL 1 0 :1:6 
`uc 1 ADFM 1 0 :1:7 
]
[s S12151 . 1 `uc 1 ADCS0 1 0 :1:0 
`uc 1 ADCS1 1 0 :1:1 
`uc 1 ADCS2 1 0 :1:2 
`uc 1 ACQT0 1 0 :1:3 
`uc 1 ACQT1 1 0 :1:4 
`uc 1 ACQT2 1 0 :1:5 
]
[s S12158 . 1 `uc 1 . 1 0 :3:0 
`uc 1 CHSN3 1 0 :1:3 
]
[s S12161 . 1 `uc 1 . 1 0 :4:0 
`uc 1 VCFG01 1 0 :1:4 
]
[s S12164 . 1 `uc 1 . 1 0 :5:0 
`uc 1 VCFG11 1 0 :1:5 
]
[u S12167 . 1 `S5506 1 . 1 0 `S5511 1 . 1 0 `S5518 1 . 1 0 `S5521 1 . 1 0 `S5524 1 . 1 0 ]
"10710
[s S12174 . 1 `uc 1 . 1 0 :1:0 
`uc 1 GO_NOT_DONE 1 0 :1:1 
]
[s S12177 . 1 `uc 1 ADON 1 0 :1:0 
`uc 1 GO_nDONE 1 0 :1:1 
`uc 1 CHS 1 0 :4:2 
`uc 1 VCFG 1 0 :2:6 
]
[s S12182 . 1 `uc 1 . 1 0 :1:0 
`uc 1 GO_DONE 1 0 :1:1 
`uc 1 CHS0 1 0 :1:2 
`uc 1 CHS1 1 0 :1:3 
`uc 1 CHS2 1 0 :1:4 
`uc 1 CHS3 1 0 :1:5 
`uc 1 VCFG0 1 0 :1:6 
`uc 1 VCFG1 1 0 :1:7 
]
[s S12191 . 1 `uc 1 . 1 0 :1:0 
`uc 1 DONE 1 0 :1:1 
]
[s S12194 . 1 `uc 1 . 1 0 :1:0 
`uc 1 GO 1 0 :1:1 
]
[s S12197 . 1 `uc 1 . 1 0 :1:0 
`uc 1 NOT_DONE 1 0 :1:1 
]
[s S12200 . 1 `uc 1 . 1 0 :1:0 
`uc 1 nDONE 1 0 :1:1 
]
[s S12203 . 1 `uc 1 . 1 0 :7:0 
`uc 1 ADCAL 1 0 :1:7 
]
[s S12206 . 1 `uc 1 . 1 0 :1:0 
`uc 1 GODONE 1 0 :1:1 
]
[u S12209 . 1 `S5555 1 . 1 0 `S5558 1 . 1 0 `S5563 1 . 1 0 `S5572 1 . 1 0 `S5575 1 . 1 0 `S5578 1 . 1 0 `S5581 1 . 1 0 `S5584 1 . 1 0 `S5587 1 . 1 0 ]
"10930
[s S12222 . 1 `uc 1 ADRESL 1 0 :8:0 
]
[u S12224 . 1 `S5638 1 . 1 0 ]
"10949
[s S12228 . 1 `uc 1 ADRESH 1 0 :8:0 
]
[u S12230 . 1 `S5646 1 . 1 0 ]
"10973
[s S12234 . 1 `uc 1 SEN 1 0 :1:0 
`uc 1 RSEN 1 0 :1:1 
`uc 1 PEN 1 0 :1:2 
`uc 1 RCEN 1 0 :1:3 
`uc 1 ACKEN 1 0 :1:4 
`uc 1 ACKDT 1 0 :1:5 
`uc 1 ACKSTAT 1 0 :1:6 
`uc 1 GCEN 1 0 :1:7 
]
[s S12243 . 1 `uc 1 . 1 0 :1:0 
`uc 1 ADMSK1 1 0 :1:1 
`uc 1 ADMSK2 1 0 :1:2 
`uc 1 ADMSK3 1 0 :1:3 
`uc 1 ADMSK4 1 0 :1:4 
`uc 1 ADMSK5 1 0 :1:5 
]
[s S12250 . 1 `uc 1 . 1 0 :5:0 
`uc 1 ACKDT1 1 0 :1:5 
]
[s S12253 . 1 `uc 1 . 1 0 :4:0 
`uc 1 ACKEN1 1 0 :1:4 
]
[s S12256 . 1 `uc 1 . 1 0 :6:0 
`uc 1 ACKSTAT1 1 0 :1:6 
]
[s S12259 . 1 `uc 1 . 1 0 :1:0 
`uc 1 ADMSK11 1 0 :1:1 
]
[s S12262 . 1 `uc 1 . 1 0 :2:0 
`uc 1 ADMSK21 1 0 :1:2 
]
[s S12265 . 1 `uc 1 . 1 0 :3:0 
`uc 1 ADMSK31 1 0 :1:3 
]
[s S12268 . 1 `uc 1 . 1 0 :4:0 
`uc 1 ADMSK41 1 0 :1:4 
]
[s S12271 . 1 `uc 1 . 1 0 :5:0 
`uc 1 ADMSK51 1 0 :1:5 
]
[s S12274 . 1 `uc 1 . 1 0 :7:0 
`uc 1 GCEN1 1 0 :1:7 
]
[s S12277 . 1 `uc 1 . 1 0 :2:0 
`uc 1 PEN1 1 0 :1:2 
]
[s S12280 . 1 `uc 1 . 1 0 :3:0 
`uc 1 RCEN1 1 0 :1:3 
]
[s S12283 . 1 `uc 1 . 1 0 :1:0 
`uc 1 RSEN1 1 0 :1:1 
]
[s S12286 . 1 `uc 1 SEN1 1 0 :1:0 
]
[u S12288 . 1 `S1975 1 . 1 0 `S1984 1 . 1 0 `S5670 1 . 1 0 `S5673 1 . 1 0 `S5676 1 . 1 0 `S5679 1 . 1 0 `S5682 1 . 1 0 `S5685 1 . 1 0 `S5688 1 . 1 0 `S5691 1 . 1 0 `S5694 1 . 1 0 `S5697 1 . 1 0 `S5700 1 . 1 0 `S5703 1 . 1 0 `S5706 1 . 1 0 ]
"11049
[s S12305 . 1 `uc 1 SEN 1 0 :1:0 
`uc 1 RSEN 1 0 :1:1 
`uc 1 PEN 1 0 :1:2 
`uc 1 RCEN 1 0 :1:3 
`uc 1 ACKEN 1 0 :1:4 
`uc 1 ACKDT 1 0 :1:5 
`uc 1 ACKSTAT 1 0 :1:6 
`uc 1 GCEN 1 0 :1:7 
]
[s S12314 . 1 `uc 1 . 1 0 :1:0 
`uc 1 ADMSK1 1 0 :1:1 
`uc 1 ADMSK2 1 0 :1:2 
`uc 1 ADMSK3 1 0 :1:3 
`uc 1 ADMSK4 1 0 :1:4 
`uc 1 ADMSK5 1 0 :1:5 
]
[s S12321 . 1 `uc 1 . 1 0 :5:0 
`uc 1 ACKDT1 1 0 :1:5 
]
[s S12324 . 1 `uc 1 . 1 0 :4:0 
`uc 1 ACKEN1 1 0 :1:4 
]
[s S12327 . 1 `uc 1 . 1 0 :6:0 
`uc 1 ACKSTAT1 1 0 :1:6 
]
[s S12330 . 1 `uc 1 . 1 0 :1:0 
`uc 1 ADMSK11 1 0 :1:1 
]
[s S12333 . 1 `uc 1 . 1 0 :2:0 
`uc 1 ADMSK21 1 0 :1:2 
]
[s S12336 . 1 `uc 1 . 1 0 :3:0 
`uc 1 ADMSK31 1 0 :1:3 
]
[s S12339 . 1 `uc 1 . 1 0 :4:0 
`uc 1 ADMSK41 1 0 :1:4 
]
[s S12342 . 1 `uc 1 . 1 0 :5:0 
`uc 1 ADMSK51 1 0 :1:5 
]
[s S12345 . 1 `uc 1 . 1 0 :7:0 
`uc 1 GCEN1 1 0 :1:7 
]
[s S12348 . 1 `uc 1 . 1 0 :2:0 
`uc 1 PEN1 1 0 :1:2 
]
[s S12351 . 1 `uc 1 . 1 0 :3:0 
`uc 1 RCEN1 1 0 :1:3 
]
[s S12354 . 1 `uc 1 . 1 0 :1:0 
`uc 1 RSEN1 1 0 :1:1 
]
[s S12357 . 1 `uc 1 SEN1 1 0 :1:0 
]
[u S12359 . 1 `S1975 1 . 1 0 `S1984 1 . 1 0 `S5670 1 . 1 0 `S5673 1 . 1 0 `S5676 1 . 1 0 `S5679 1 . 1 0 `S5682 1 . 1 0 `S5685 1 . 1 0 `S5688 1 . 1 0 `S5691 1 . 1 0 `S5694 1 . 1 0 `S5697 1 . 1 0 `S5700 1 . 1 0 `S5703 1 . 1 0 `S5706 1 . 1 0 ]
"11392
[s S12377 . 1 `uc 1 SSPM 1 0 :4:0 
`uc 1 CKP 1 0 :1:4 
`uc 1 SSPEN 1 0 :1:5 
`uc 1 SSPOV 1 0 :1:6 
`uc 1 WCOL 1 0 :1:7 
]
[s S12383 . 1 `uc 1 SSPM0 1 0 :1:0 
`uc 1 SSPM1 1 0 :1:1 
`uc 1 SSPM2 1 0 :1:2 
`uc 1 SSPM3 1 0 :1:3 
]
[s S12388 . 1 `uc 1 SSPM01 1 0 :1:0 
`uc 1 SSPM11 1 0 :1:1 
`uc 1 SSPM21 1 0 :1:2 
`uc 1 SSPM31 1 0 :1:3 
`uc 1 CKP1 1 0 :1:4 
`uc 1 SSPEN1 1 0 :1:5 
`uc 1 SSPOV1 1 0 :1:6 
`uc 1 WCOL1 1 0 :1:7 
]
[u S12397 . 1 `S2100 1 . 1 0 `S2106 1 . 1 0 `S5916 1 . 1 0 ]
"11422
[s S12402 . 1 `uc 1 SSPM 1 0 :4:0 
`uc 1 CKP 1 0 :1:4 
`uc 1 SSPEN 1 0 :1:5 
`uc 1 SSPOV 1 0 :1:6 
`uc 1 WCOL 1 0 :1:7 
]
[s S12408 . 1 `uc 1 SSPM0 1 0 :1:0 
`uc 1 SSPM1 1 0 :1:1 
`uc 1 SSPM2 1 0 :1:2 
`uc 1 SSPM3 1 0 :1:3 
]
[s S12413 . 1 `uc 1 SSPM01 1 0 :1:0 
`uc 1 SSPM11 1 0 :1:1 
`uc 1 SSPM21 1 0 :1:2 
`uc 1 SSPM31 1 0 :1:3 
`uc 1 CKP1 1 0 :1:4 
`uc 1 SSPEN1 1 0 :1:5 
`uc 1 SSPOV1 1 0 :1:6 
`uc 1 WCOL1 1 0 :1:7 
]
[u S12422 . 1 `S2100 1 . 1 0 `S2106 1 . 1 0 `S5916 1 . 1 0 ]
"11629
[s S12428 . 1 `uc 1 . 1 0 :2:0 
`uc 1 R_NOT_W 1 0 :1:2 
]
[s S12431 . 1 `uc 1 . 1 0 :5:0 
`uc 1 D_NOT_A 1 0 :1:5 
]
[s S12434 . 1 `uc 1 BF 1 0 :1:0 
`uc 1 UA 1 0 :1:1 
`uc 1 R_nW 1 0 :1:2 
`uc 1 S 1 0 :1:3 
`uc 1 P 1 0 :1:4 
`uc 1 D_nA 1 0 :1:5 
`uc 1 CKE 1 0 :1:6 
`uc 1 SMP 1 0 :1:7 
]
[s S12443 . 1 `uc 1 . 1 0 :2:0 
`uc 1 R 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 D 1 0 :1:5 
]
[s S12448 . 1 `uc 1 . 1 0 :2:0 
`uc 1 R_W 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 D_A 1 0 :1:5 
]
[s S12453 . 1 `uc 1 . 1 0 :2:0 
`uc 1 nW 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 nA 1 0 :1:5 
]
[s S12458 . 1 `uc 1 . 1 0 :2:0 
`uc 1 NOT_WRITE 1 0 :1:2 
]
[s S12461 . 1 `uc 1 . 1 0 :5:0 
`uc 1 NOT_ADDRESS 1 0 :1:5 
]
[s S12464 . 1 `uc 1 . 1 0 :2:0 
`uc 1 nWRITE 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 nADDRESS 1 0 :1:5 
]
[s S12469 . 1 `uc 1 . 1 0 :2:0 
`uc 1 READ_WRITE 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 DATA_ADDRESS 1 0 :1:5 
]
[s S12474 . 1 `uc 1 . 1 0 :2:0 
`uc 1 I2C_READ 1 0 :1:2 
`uc 1 I2C_START 1 0 :1:3 
`uc 1 I2C_STOP 1 0 :1:4 
`uc 1 I2C_DAT 1 0 :1:5 
]
[s S12480 . 1 `uc 1 . 1 0 :2:0 
`uc 1 R_NOT_W1 1 0 :1:2 
]
[s S12483 . 1 `uc 1 . 1 0 :5:0 
`uc 1 D_NOT_A1 1 0 :1:5 
]
[s S12486 . 1 `uc 1 BF1 1 0 :1:0 
`uc 1 UA1 1 0 :1:1 
`uc 1 R_nW1 1 0 :1:2 
`uc 1 S1 1 0 :1:3 
`uc 1 P1 1 0 :1:4 
`uc 1 D_nA1 1 0 :1:5 
`uc 1 CKE1 1 0 :1:6 
`uc 1 SMP1 1 0 :1:7 
]
[s S12495 . 1 `uc 1 . 1 0 :2:0 
`uc 1 R1 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 D1 1 0 :1:5 
]
[s S12500 . 1 `uc 1 . 1 0 :2:0 
`uc 1 D_A1 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 R_W1 1 0 :1:5 
]
[s S12505 . 1 `uc 1 . 1 0 :2:0 
`uc 1 NOT_W1 1 0 :1:2 
]
[s S12508 . 1 `uc 1 . 1 0 :5:0 
`uc 1 NOT_A1 1 0 :1:5 
]
[s S12511 . 1 `uc 1 . 1 0 :2:0 
`uc 1 nW1 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 nA1 1 0 :1:5 
]
[s S12516 . 1 `uc 1 . 1 0 :2:0 
`uc 1 NOT_WRITE1 1 0 :1:2 
]
[s S12519 . 1 `uc 1 . 1 0 :5:0 
`uc 1 NOT_ADDRESS1 1 0 :1:5 
]
[s S12522 . 1 `uc 1 . 1 0 :2:0 
`uc 1 nWRITE1 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 nADDRESS1 1 0 :1:5 
]
[s S12527 . 1 `uc 1 . 1 0 :2:0 
`uc 1 READ_WRITE1 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 DATA_ADDRESS1 1 0 :1:5 
]
[s S12532 . 1 `uc 1 . 1 0 :2:0 
`uc 1 I2C_READ1 1 0 :1:2 
`uc 1 I2C_START1 1 0 :1:3 
`uc 1 I2C_STOP1 1 0 :1:4 
`uc 1 I2C_DAT1 1 0 :1:5 
]
[s S12538 . 1 `uc 1 . 1 0 :5:0 
`uc 1 DA 1 0 :1:5 
]
[s S12541 . 1 `uc 1 . 1 0 :5:0 
`uc 1 DA1 1 0 :1:5 
]
[s S12544 . 1 `uc 1 . 1 0 :2:0 
`uc 1 RW 1 0 :1:2 
]
[s S12547 . 1 `uc 1 . 1 0 :2:0 
`uc 1 RW1 1 0 :1:2 
]
[s S12550 . 1 `uc 1 . 1 0 :3:0 
`uc 1 START 1 0 :1:3 
]
[s S12553 . 1 `uc 1 . 1 0 :3:0 
`uc 1 START1 1 0 :1:3 
]
[s S12556 . 1 `uc 1 . 1 0 :4:0 
`uc 1 STOP 1 0 :1:4 
]
[s S12559 . 1 `uc 1 . 1 0 :4:0 
`uc 1 STOP1 1 0 :1:4 
]
[s S12562 . 1 `uc 1 . 1 0 :2:0 
`uc 1 NOT_W 1 0 :1:2 
]
[s S12565 . 1 `uc 1 . 1 0 :5:0 
`uc 1 NOT_A 1 0 :1:5 
]
[u S12568 . 1 `S2180 1 . 1 0 `S2183 1 . 1 0 `S2186 1 . 1 0 `S6011 1 . 1 0 `S6016 1 . 1 0 `S6021 1 . 1 0 `S6026 1 . 1 0 `S6029 1 . 1 0 `S6032 1 . 1 0 `S6037 1 . 1 0 `S6042 1 . 1 0 `S6048 1 . 1 0 `S6051 1 . 1 0 `S6054 1 . 1 0 `S6063 1 . 1 0 `S6068 1 . 1 0 `S6073 1 . 1 0 `S6076 1 . 1 0 `S6079 1 . 1 0 `S6084 1 . 1 0 `S6087 1 . 1 0 `S6090 1 . 1 0 `S6095 1 . 1 0 `S6100 1 . 1 0 `S6106 1 . 1 0 `S6109 1 . 1 0 `S6112 1 . 1 0 `S6115 1 . 1 0 `S6118 1 . 1 0 `S6121 1 . 1 0 `S6124 1 . 1 0 `S6127 1 . 1 0 `S6130 1 . 1 0 `S6133 1 . 1 0 ]
"11810
[s S12604 . 1 `uc 1 . 1 0 :2:0 
`uc 1 R_NOT_W 1 0 :1:2 
]
[s S12607 . 1 `uc 1 . 1 0 :5:0 
`uc 1 D_NOT_A 1 0 :1:5 
]
[s S12610 . 1 `uc 1 BF 1 0 :1:0 
`uc 1 UA 1 0 :1:1 
`uc 1 R_nW 1 0 :1:2 
`uc 1 S 1 0 :1:3 
`uc 1 P 1 0 :1:4 
`uc 1 D_nA 1 0 :1:5 
`uc 1 CKE 1 0 :1:6 
`uc 1 SMP 1 0 :1:7 
]
[s S12619 . 1 `uc 1 . 1 0 :2:0 
`uc 1 R 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 D 1 0 :1:5 
]
[s S12624 . 1 `uc 1 . 1 0 :2:0 
`uc 1 R_W 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 D_A 1 0 :1:5 
]
[s S12629 . 1 `uc 1 . 1 0 :2:0 
`uc 1 nW 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 nA 1 0 :1:5 
]
[s S12634 . 1 `uc 1 . 1 0 :2:0 
`uc 1 NOT_WRITE 1 0 :1:2 
]
[s S12637 . 1 `uc 1 . 1 0 :5:0 
`uc 1 NOT_ADDRESS 1 0 :1:5 
]
[s S12640 . 1 `uc 1 . 1 0 :2:0 
`uc 1 nWRITE 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 nADDRESS 1 0 :1:5 
]
[s S12645 . 1 `uc 1 . 1 0 :2:0 
`uc 1 READ_WRITE 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 DATA_ADDRESS 1 0 :1:5 
]
[s S12650 . 1 `uc 1 . 1 0 :2:0 
`uc 1 I2C_READ 1 0 :1:2 
`uc 1 I2C_START 1 0 :1:3 
`uc 1 I2C_STOP 1 0 :1:4 
`uc 1 I2C_DAT 1 0 :1:5 
]
[s S12656 . 1 `uc 1 . 1 0 :2:0 
`uc 1 R_NOT_W1 1 0 :1:2 
]
[s S12659 . 1 `uc 1 . 1 0 :5:0 
`uc 1 D_NOT_A1 1 0 :1:5 
]
[s S12662 . 1 `uc 1 BF1 1 0 :1:0 
`uc 1 UA1 1 0 :1:1 
`uc 1 R_nW1 1 0 :1:2 
`uc 1 S1 1 0 :1:3 
`uc 1 P1 1 0 :1:4 
`uc 1 D_nA1 1 0 :1:5 
`uc 1 CKE1 1 0 :1:6 
`uc 1 SMP1 1 0 :1:7 
]
[s S12671 . 1 `uc 1 . 1 0 :2:0 
`uc 1 R1 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 D1 1 0 :1:5 
]
[s S12676 . 1 `uc 1 . 1 0 :2:0 
`uc 1 D_A1 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 R_W1 1 0 :1:5 
]
[s S12681 . 1 `uc 1 . 1 0 :2:0 
`uc 1 NOT_W1 1 0 :1:2 
]
[s S12684 . 1 `uc 1 . 1 0 :5:0 
`uc 1 NOT_A1 1 0 :1:5 
]
[s S12687 . 1 `uc 1 . 1 0 :2:0 
`uc 1 nW1 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 nA1 1 0 :1:5 
]
[s S12692 . 1 `uc 1 . 1 0 :2:0 
`uc 1 NOT_WRITE1 1 0 :1:2 
]
[s S12695 . 1 `uc 1 . 1 0 :5:0 
`uc 1 NOT_ADDRESS1 1 0 :1:5 
]
[s S12698 . 1 `uc 1 . 1 0 :2:0 
`uc 1 nWRITE1 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 nADDRESS1 1 0 :1:5 
]
[s S12703 . 1 `uc 1 . 1 0 :2:0 
`uc 1 READ_WRITE1 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 DATA_ADDRESS1 1 0 :1:5 
]
[s S12708 . 1 `uc 1 . 1 0 :2:0 
`uc 1 I2C_READ1 1 0 :1:2 
`uc 1 I2C_START1 1 0 :1:3 
`uc 1 I2C_STOP1 1 0 :1:4 
`uc 1 I2C_DAT1 1 0 :1:5 
]
[s S12714 . 1 `uc 1 . 1 0 :5:0 
`uc 1 DA 1 0 :1:5 
]
[s S12717 . 1 `uc 1 . 1 0 :5:0 
`uc 1 DA1 1 0 :1:5 
]
[s S12720 . 1 `uc 1 . 1 0 :2:0 
`uc 1 RW 1 0 :1:2 
]
[s S12723 . 1 `uc 1 . 1 0 :2:0 
`uc 1 RW1 1 0 :1:2 
]
[s S12726 . 1 `uc 1 . 1 0 :3:0 
`uc 1 START 1 0 :1:3 
]
[s S12729 . 1 `uc 1 . 1 0 :3:0 
`uc 1 START1 1 0 :1:3 
]
[s S12732 . 1 `uc 1 . 1 0 :4:0 
`uc 1 STOP 1 0 :1:4 
]
[s S12735 . 1 `uc 1 . 1 0 :4:0 
`uc 1 STOP1 1 0 :1:4 
]
[s S12738 . 1 `uc 1 . 1 0 :2:0 
`uc 1 NOT_W 1 0 :1:2 
]
[s S12741 . 1 `uc 1 . 1 0 :5:0 
`uc 1 NOT_A 1 0 :1:5 
]
[u S12744 . 1 `S2180 1 . 1 0 `S2183 1 . 1 0 `S2186 1 . 1 0 `S6011 1 . 1 0 `S6016 1 . 1 0 `S6021 1 . 1 0 `S6026 1 . 1 0 `S6029 1 . 1 0 `S6032 1 . 1 0 `S6037 1 . 1 0 `S6042 1 . 1 0 `S6048 1 . 1 0 `S6051 1 . 1 0 `S6054 1 . 1 0 `S6063 1 . 1 0 `S6068 1 . 1 0 `S6073 1 . 1 0 `S6076 1 . 1 0 `S6079 1 . 1 0 `S6084 1 . 1 0 `S6087 1 . 1 0 `S6090 1 . 1 0 `S6095 1 . 1 0 `S6100 1 . 1 0 `S6106 1 . 1 0 `S6109 1 . 1 0 `S6112 1 . 1 0 `S6115 1 . 1 0 `S6118 1 . 1 0 `S6121 1 . 1 0 `S6124 1 . 1 0 `S6127 1 . 1 0 `S6130 1 . 1 0 `S6133 1 . 1 0 ]
"12638
[s S12781 . 1 `uc 1 SSPADD 1 0 :8:0 
]
[s S12783 . 1 `uc 1 MSK0 1 0 :1:0 
`uc 1 MSK1 1 0 :1:1 
`uc 1 MSK2 1 0 :1:2 
`uc 1 MSK3 1 0 :1:3 
`uc 1 MSK4 1 0 :1:4 
`uc 1 MSK5 1 0 :1:5 
`uc 1 MSK6 1 0 :1:6 
`uc 1 MSK7 1 0 :1:7 
]
[s S12792 . 1 `uc 1 MSK01 1 0 :1:0 
`uc 1 MSK11 1 0 :1:1 
`uc 1 MSK21 1 0 :1:2 
`uc 1 MSK31 1 0 :1:3 
`uc 1 MSK41 1 0 :1:4 
`uc 1 MSK51 1 0 :1:5 
`uc 1 MSK61 1 0 :1:6 
`uc 1 MSK71 1 0 :1:7 
]
[u S12801 . 1 `S2381 1 . 1 0 `S2383 1 . 1 0 `S6640 1 . 1 0 ]
"12668
[s S12806 . 1 `uc 1 SSPADD 1 0 :8:0 
]
[s S12808 . 1 `uc 1 MSK0 1 0 :1:0 
`uc 1 MSK1 1 0 :1:1 
`uc 1 MSK2 1 0 :1:2 
`uc 1 MSK3 1 0 :1:3 
`uc 1 MSK4 1 0 :1:4 
`uc 1 MSK5 1 0 :1:5 
`uc 1 MSK6 1 0 :1:6 
`uc 1 MSK7 1 0 :1:7 
]
[s S12817 . 1 `uc 1 MSK01 1 0 :1:0 
`uc 1 MSK11 1 0 :1:1 
`uc 1 MSK21 1 0 :1:2 
`uc 1 MSK31 1 0 :1:3 
`uc 1 MSK41 1 0 :1:4 
`uc 1 MSK51 1 0 :1:5 
`uc 1 MSK61 1 0 :1:6 
`uc 1 MSK71 1 0 :1:7 
]
[u S12826 . 1 `S2381 1 . 1 0 `S2383 1 . 1 0 `S6640 1 . 1 0 ]
"12875
[s S12833 . 1 `uc 1 SSPBUF 1 0 :8:0 
]
[u S12835 . 1 `S2462 1 . 1 0 ]
"12885
[s S12838 . 1 `uc 1 SSPBUF 1 0 :8:0 
]
[u S12840 . 1 `S2462 1 . 1 0 ]
"12898
[s S12843 . 1 `uc 1 T2CKPS 1 0 :2:0 
`uc 1 TMR2ON 1 0 :1:2 
`uc 1 T2OUTPS 1 0 :4:3 
]
[s S12847 . 1 `uc 1 T2CKPS0 1 0 :1:0 
`uc 1 T2CKPS1 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 T2OUTPS0 1 0 :1:3 
`uc 1 T2OUTPS1 1 0 :1:4 
`uc 1 T2OUTPS2 1 0 :1:5 
`uc 1 T2OUTPS3 1 0 :1:6 
]
[u S12855 . 1 `S6735 1 . 1 0 `S6739 1 . 1 0 ]
"12982
[s S12861 . 1 `uc 1 PR2 1 0 :8:0 
]
[u S12863 . 1 `S6765 1 . 1 0 ]
"12992
[s S12866 . 1 `uc 1 PR2 1 0 :8:0 
]
[u S12868 . 1 `S6765 1 . 1 0 ]
"13014
[s S12872 . 1 `uc 1 TMR2 1 0 :8:0 
]
[u S12874 . 1 `S6780 1 . 1 0 ]
"13024
[s S12877 . 1 `uc 1 TMR1ON 1 0 :1:0 
`uc 1 RD16 1 0 :1:1 
`uc 1 T1SYNC 1 0 :1:2 
`uc 1 T1OSCEN 1 0 :1:3 
`uc 1 T1CKPS 1 0 :2:4 
`uc 1 TMR1CS 1 0 :2:6 
]
[s S12884 . 1 `uc 1 . 1 0 :4:0 
`uc 1 T1CKPS0 1 0 :1:4 
`uc 1 T1CKPS1 1 0 :1:5 
`uc 1 TMR1CS0 1 0 :1:6 
`uc 1 TMR1CS1 1 0 :1:7 
]
[s S12890 . 1 `uc 1 . 1 0 :1:0 
`uc 1 RD161 1 0 :1:1 
`uc 1 T1SYNC1 1 0 :1:2 
`uc 1 T1OSCEN1 1 0 :1:3 
`uc 1 T1CKPS01 1 0 :1:4 
`uc 1 T1CKPS11 1 0 :1:5 
`uc 1 TMR1CS01 1 0 :1:6 
`uc 1 TMR1CS11 1 0 :1:7 
]
[s S12899 . 1 `uc 1 . 1 0 :3:0 
`uc 1 SOSCEN 1 0 :1:3 
]
[s S12902 . 1 `uc 1 . 1 0 :7:0 
`uc 1 T1RD16 1 0 :1:7 
]
[u S12905 . 1 `S6787 1 . 1 0 `S6794 1 . 1 0 `S6800 1 . 1 0 `S6809 1 . 1 0 `S6812 1 . 1 0 ]
"13178
[s S12914 . 1 `uc 1 TMR1L 1 0 :8:0 
]
[u S12916 . 1 `S6852 1 . 1 0 ]
"13197
[s S12920 . 1 `uc 1 TMR1H 1 0 :8:0 
]
[u S12922 . 1 `S6860 1 . 1 0 ]
"13207
[s S12925 . 1 `uc 1 NOT_BOR 1 0 :1:0 
]
[s S12927 . 1 `uc 1 . 1 0 :1:0 
`uc 1 NOT_POR 1 0 :1:1 
]
[s S12930 . 1 `uc 1 . 1 0 :2:0 
`uc 1 NOT_PD 1 0 :1:2 
]
[s S12933 . 1 `uc 1 . 1 0 :3:0 
`uc 1 NOT_TO 1 0 :1:3 
]
[s S12936 . 1 `uc 1 . 1 0 :4:0 
`uc 1 NOT_RI 1 0 :1:4 
]
[s S12939 . 1 `uc 1 . 1 0 :5:0 
`uc 1 NOT_CM 1 0 :1:5 
]
[s S12942 . 1 `uc 1 nBOR 1 0 :1:0 
`uc 1 nPOR 1 0 :1:1 
`uc 1 nPD 1 0 :1:2 
`uc 1 nTO 1 0 :1:3 
`uc 1 nRI 1 0 :1:4 
`uc 1 nCM 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 IPEN 1 0 :1:7 
]
[s S12951 . 1 `uc 1 BOR 1 0 :1:0 
`uc 1 POR 1 0 :1:1 
`uc 1 PD 1 0 :1:2 
`uc 1 TO 1 0 :1:3 
`uc 1 RI 1 0 :1:4 
`uc 1 CM 1 0 :1:5 
]
[u S12958 . 1 `S134 1 . 1 0 `S136 1 . 1 0 `S139 1 . 1 0 `S142 1 . 1 0 `S145 1 . 1 0 `S148 1 . 1 0 `S151 1 . 1 0 `S160 1 . 1 0 ]
"13368
[s S12969 . 1 `uc 1 CCH 1 0 :2:0 
`uc 1 CREF 1 0 :1:2 
`uc 1 EVPOL 1 0 :2:3 
`uc 1 CPOL 1 0 :1:5 
`uc 1 COE 1 0 :1:6 
`uc 1 CON 1 0 :1:7 
]
[s S12976 . 1 `uc 1 CCH0 1 0 :1:0 
`uc 1 CCH1 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 EVPOL0 1 0 :1:3 
`uc 1 EVPOL1 1 0 :1:4 
]
[s S12982 . 1 `uc 1 CCH02 1 0 :1:0 
]
[s S12984 . 1 `uc 1 . 1 0 :1:0 
`uc 1 CCH12 1 0 :1:1 
]
[s S12987 . 1 `uc 1 . 1 0 :6:0 
`uc 1 COE2 1 0 :1:6 
]
[s S12990 . 1 `uc 1 . 1 0 :7:0 
`uc 1 CON2 1 0 :1:7 
]
[s S12993 . 1 `uc 1 . 1 0 :5:0 
`uc 1 CPOL2 1 0 :1:5 
]
[s S12996 . 1 `uc 1 . 1 0 :2:0 
`uc 1 CREF2 1 0 :1:2 
]
[s S12999 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EVPOL02 1 0 :1:3 
]
[s S13002 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EVPOL12 1 0 :1:4 
]
[u S13005 . 1 `S6868 1 . 1 0 `S6875 1 . 1 0 `S6881 1 . 1 0 `S6883 1 . 1 0 `S6886 1 . 1 0 `S6889 1 . 1 0 `S6892 1 . 1 0 `S6895 1 . 1 0 `S6898 1 . 1 0 `S6901 1 . 1 0 ]
"13421
[s S13017 . 1 `uc 1 CCH 1 0 :2:0 
`uc 1 CREF 1 0 :1:2 
`uc 1 EVPOL 1 0 :2:3 
`uc 1 CPOL 1 0 :1:5 
`uc 1 COE 1 0 :1:6 
`uc 1 CON 1 0 :1:7 
]
[s S13024 . 1 `uc 1 CCH0 1 0 :1:0 
`uc 1 CCH1 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 EVPOL0 1 0 :1:3 
`uc 1 EVPOL1 1 0 :1:4 
]
[s S13030 . 1 `uc 1 CCH02 1 0 :1:0 
]
[s S13032 . 1 `uc 1 . 1 0 :1:0 
`uc 1 CCH12 1 0 :1:1 
]
[s S13035 . 1 `uc 1 . 1 0 :6:0 
`uc 1 COE2 1 0 :1:6 
]
[s S13038 . 1 `uc 1 . 1 0 :7:0 
`uc 1 CON2 1 0 :1:7 
]
[s S13041 . 1 `uc 1 . 1 0 :5:0 
`uc 1 CPOL2 1 0 :1:5 
]
[s S13044 . 1 `uc 1 . 1 0 :2:0 
`uc 1 CREF2 1 0 :1:2 
]
[s S13047 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EVPOL02 1 0 :1:3 
]
[s S13050 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EVPOL12 1 0 :1:4 
]
[u S13053 . 1 `S6868 1 . 1 0 `S6875 1 . 1 0 `S6881 1 . 1 0 `S6883 1 . 1 0 `S6886 1 . 1 0 `S6889 1 . 1 0 `S6892 1 . 1 0 `S6895 1 . 1 0 `S6898 1 . 1 0 `S6901 1 . 1 0 ]
"13661
[s S13066 . 1 `uc 1 CCH 1 0 :2:0 
`uc 1 CREF 1 0 :1:2 
`uc 1 EVPOL 1 0 :2:3 
`uc 1 CPOL 1 0 :1:5 
`uc 1 COE 1 0 :1:6 
`uc 1 CON 1 0 :1:7 
]
[s S13073 . 1 `uc 1 CCH0 1 0 :1:0 
`uc 1 CCH1 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 EVPOL0 1 0 :1:3 
`uc 1 EVPOL1 1 0 :1:4 
]
[s S13079 . 1 `uc 1 CCH01 1 0 :1:0 
`uc 1 CCH11 1 0 :1:1 
`uc 1 CREF1 1 0 :1:2 
`uc 1 EVPOL01 1 0 :1:3 
`uc 1 EVPOL11 1 0 :1:4 
`uc 1 CPOL1 1 0 :1:5 
`uc 1 COE1 1 0 :1:6 
`uc 1 CON1 1 0 :1:7 
]
[s S13088 . 1 `uc 1 C1CH0 1 0 :1:0 
]
[s S13090 . 1 `uc 1 . 1 0 :1:0 
`uc 1 C1CH1 1 0 :1:1 
]
[u S13093 . 1 `S6868 1 . 1 0 `S6875 1 . 1 0 `S7050 1 . 1 0 `S7059 1 . 1 0 `S7061 1 . 1 0 ]
"13700
[s S13100 . 1 `uc 1 CCH 1 0 :2:0 
`uc 1 CREF 1 0 :1:2 
`uc 1 EVPOL 1 0 :2:3 
`uc 1 CPOL 1 0 :1:5 
`uc 1 COE 1 0 :1:6 
`uc 1 CON 1 0 :1:7 
]
[s S13107 . 1 `uc 1 CCH0 1 0 :1:0 
`uc 1 CCH1 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 EVPOL0 1 0 :1:3 
`uc 1 EVPOL1 1 0 :1:4 
]
[s S13113 . 1 `uc 1 CCH01 1 0 :1:0 
`uc 1 CCH11 1 0 :1:1 
`uc 1 CREF1 1 0 :1:2 
`uc 1 EVPOL01 1 0 :1:3 
`uc 1 EVPOL11 1 0 :1:4 
`uc 1 CPOL1 1 0 :1:5 
`uc 1 COE1 1 0 :1:6 
`uc 1 CON1 1 0 :1:7 
]
[s S13122 . 1 `uc 1 C1CH0 1 0 :1:0 
]
[s S13124 . 1 `uc 1 . 1 0 :1:0 
`uc 1 C1CH1 1 0 :1:1 
]
[u S13127 . 1 `S6868 1 . 1 0 `S6875 1 . 1 0 `S7050 1 . 1 0 `S7059 1 . 1 0 `S7061 1 . 1 0 ]
"13837
[s S13134 . 1 `uc 1 SCS 1 0 :2:0 
`uc 1 . 1 0 :1:2 
`uc 1 OSTS 1 0 :1:3 
`uc 1 IRCF 1 0 :3:4 
`uc 1 IDLEN 1 0 :1:7 
]
[s S13140 . 1 `uc 1 SCS0 1 0 :1:0 
`uc 1 SCS1 1 0 :1:1 
`uc 1 . 1 0 :2:2 
`uc 1 IRCF0 1 0 :1:4 
`uc 1 IRCF1 1 0 :1:5 
`uc 1 IRCF2 1 0 :1:6 
]
[u S13147 . 1 `S7159 1 . 1 0 `S7165 1 . 1 0 ]
"13963
[s S13151 . 1 `uc 1 T0PS 1 0 :3:0 
`uc 1 PSA 1 0 :1:3 
`uc 1 T0SE 1 0 :1:4 
`uc 1 T0CS 1 0 :1:5 
`uc 1 T08BIT 1 0 :1:6 
`uc 1 TMR0ON 1 0 :1:7 
]
[s S13158 . 1 `uc 1 T0PS0 1 0 :1:0 
`uc 1 T0PS1 1 0 :1:1 
`uc 1 T0PS2 1 0 :1:2 
]
[u S13162 . 1 `S7189 1 . 1 0 `S7196 1 . 1 0 ]
"14087
[s S13168 . 1 `uc 1 TMR0L 1 0 :8:0 
]
[u S13170 . 1 `S7217 1 . 1 0 ]
"14106
[s S13174 . 1 `uc 1 TMR0H 1 0 :8:0 
]
[u S13176 . 1 `S7225 1 . 1 0 ]
"14116
[s S13179 . 1 `uc 1 C 1 0 :1:0 
`uc 1 DC 1 0 :1:1 
`uc 1 Z 1 0 :1:2 
`uc 1 OV 1 0 :1:3 
`uc 1 N 1 0 :1:4 
]
[s S13185 . 1 `uc 1 CARRY 1 0 :1:0 
]
[s S13187 . 1 `uc 1 . 1 0 :4:0 
`uc 1 NEGATIVE 1 0 :1:4 
]
[s S13190 . 1 `uc 1 . 1 0 :3:0 
`uc 1 OVERFLOW 1 0 :1:3 
]
[s S13193 . 1 `uc 1 . 1 0 :2:0 
`uc 1 ZERO 1 0 :1:2 
]
[u S13196 . 1 `S7232 1 . 1 0 `S7238 1 . 1 0 `S7240 1 . 1 0 `S7243 1 . 1 0 `S7246 1 . 1 0 ]
"14209
[s S13205 . 1 `uc 1 FSR2L 1 0 :8:0 
]
[u S13207 . 1 `S7275 1 . 1 0 ]
"14234
[s S13212 . 1 `uc 1 PLUSW2 1 0 :8:0 
]
[u S13214 . 1 `S7284 1 . 1 0 ]
"14253
[s S13218 . 1 `uc 1 PREINC2 1 0 :8:0 
]
[u S13220 . 1 `S7292 1 . 1 0 ]
"14272
[s S13224 . 1 `uc 1 POSTDEC2 1 0 :8:0 
]
[u S13226 . 1 `S7300 1 . 1 0 ]
"14291
[s S13230 . 1 `uc 1 POSTINC2 1 0 :8:0 
]
[u S13232 . 1 `S7308 1 . 1 0 ]
"14310
[s S13236 . 1 `uc 1 INDF2 1 0 :8:0 
]
[u S13238 . 1 `S7316 1 . 1 0 ]
"14341
[s S13244 . 1 `uc 1 FSR1L 1 0 :8:0 
]
[u S13246 . 1 `S7326 1 . 1 0 ]
"14366
[s S13251 . 1 `uc 1 PLUSW1 1 0 :8:0 
]
[u S13253 . 1 `S7335 1 . 1 0 ]
"14385
[s S13257 . 1 `uc 1 PREINC1 1 0 :8:0 
]
[u S13259 . 1 `S7343 1 . 1 0 ]
"14404
[s S13263 . 1 `uc 1 POSTDEC1 1 0 :8:0 
]
[u S13265 . 1 `S7351 1 . 1 0 ]
"14423
[s S13269 . 1 `uc 1 POSTINC1 1 0 :8:0 
]
[u S13271 . 1 `S7359 1 . 1 0 ]
"14442
[s S13275 . 1 `uc 1 INDF1 1 0 :8:0 
]
[u S13277 . 1 `S7367 1 . 1 0 ]
"14461
[s S13281 . 1 `uc 1 WREG 1 0 :8:0 
]
[u S13283 . 1 `S7375 1 . 1 0 ]
"14486
[s S13288 . 1 `uc 1 FSR0L 1 0 :8:0 
]
[u S13290 . 1 `S7384 1 . 1 0 ]
"14511
[s S13295 . 1 `uc 1 PLUSW0 1 0 :8:0 
]
[u S13297 . 1 `S7393 1 . 1 0 ]
"14530
[s S13301 . 1 `uc 1 PREINC0 1 0 :8:0 
]
[u S13303 . 1 `S7401 1 . 1 0 ]
"14549
[s S13307 . 1 `uc 1 POSTDEC0 1 0 :8:0 
]
[u S13309 . 1 `S7409 1 . 1 0 ]
"14568
[s S13313 . 1 `uc 1 POSTINC0 1 0 :8:0 
]
[u S13315 . 1 `S7417 1 . 1 0 ]
"14587
[s S13319 . 1 `uc 1 INDF0 1 0 :8:0 
]
[u S13321 . 1 `S7425 1 . 1 0 ]
"14597
[s S13324 . 1 `uc 1 INT1IF 1 0 :1:0 
`uc 1 INT2IF 1 0 :1:1 
`uc 1 INT3IF 1 0 :1:2 
`uc 1 INT1IE 1 0 :1:3 
`uc 1 INT2IE 1 0 :1:4 
`uc 1 INT3IE 1 0 :1:5 
`uc 1 INT1IP 1 0 :1:6 
`uc 1 INT2IP 1 0 :1:7 
]
[s S13333 . 1 `uc 1 INT1F 1 0 :1:0 
`uc 1 INT2F 1 0 :1:1 
`uc 1 INT3F 1 0 :1:2 
`uc 1 INT1E 1 0 :1:3 
`uc 1 INT2E 1 0 :1:4 
`uc 1 INT3E 1 0 :1:5 
`uc 1 INT1P 1 0 :1:6 
`uc 1 INT2P 1 0 :1:7 
]
[u S13342 . 1 `S7432 1 . 1 0 `S7441 1 . 1 0 ]
"14633
[s S13346 . 1 `uc 1 . 1 0 :7:0 
`uc 1 NOT_RBPU 1 0 :1:7 
]
[s S13349 . 1 `uc 1 RBIP 1 0 :1:0 
`uc 1 INT3IP 1 0 :1:1 
`uc 1 TMR0IP 1 0 :1:2 
`uc 1 INTEDG3 1 0 :1:3 
`uc 1 INTEDG2 1 0 :1:4 
`uc 1 INTEDG1 1 0 :1:5 
`uc 1 INTEDG0 1 0 :1:6 
`uc 1 nRBPU 1 0 :1:7 
]
[s S13358 . 1 `uc 1 . 1 0 :1:0 
`uc 1 INT3P 1 0 :1:1 
`uc 1 T0IP 1 0 :1:2 
`uc 1 . 1 0 :4:3 
`uc 1 RBPU 1 0 :1:7 
]
[u S13364 . 1 `S7472 1 . 1 0 `S7475 1 . 1 0 `S7484 1 . 1 0 ]
"14745
[s S13369 . 1 `uc 1 RBIF 1 0 :1:0 
`uc 1 INT0IF 1 0 :1:1 
`uc 1 TMR0IF 1 0 :1:2 
`uc 1 RBIE 1 0 :1:3 
`uc 1 INT0IE 1 0 :1:4 
`uc 1 TMR0IE 1 0 :1:5 
`uc 1 PEIE_GIEL 1 0 :1:6 
`uc 1 GIE_GIEH 1 0 :1:7 
]
[s S13378 . 1 `uc 1 . 1 0 :1:0 
`uc 1 INT0F 1 0 :1:1 
`uc 1 T0IF 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 INT0E 1 0 :1:4 
`uc 1 T0IE 1 0 :1:5 
`uc 1 PEIE 1 0 :1:6 
`uc 1 GIE 1 0 :1:7 
]
[s S13387 . 1 `uc 1 . 1 0 :6:0 
`uc 1 GIEL 1 0 :1:6 
`uc 1 GIEH 1 0 :1:7 
]
[s S13391 . 1 `uc 1 . 1 0 :1:0 
`uc 1 INT0F 1 0 :1:1 
`uc 1 T0IF 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 INT0E 1 0 :1:4 
`uc 1 T0IE 1 0 :1:5 
`uc 1 PEIE 1 0 :1:6 
`uc 1 GIE 1 0 :1:7 
]
[s S13400 . 1 `uc 1 . 1 0 :6:0 
`uc 1 GIEL 1 0 :1:6 
`uc 1 GIEH 1 0 :1:7 
]
[u S13404 . 1 `S210 1 . 1 0 `S219 1 . 1 0 `S228 1 . 1 0 `S219 1 . 1 0 `S228 1 . 1 0 ]
"14946
[s S13413 . 1 `uc 1 PRODL 1 0 :8:0 
]
[u S13415 . 1 `S7515 1 . 1 0 ]
"14965
[s S13419 . 1 `uc 1 PRODH 1 0 :8:0 
]
[u S13421 . 1 `S7523 1 . 1 0 ]
"14984
[s S13425 . 1 `uc 1 TABLAT 1 0 :8:0 
]
[u S13427 . 1 `S7531 1 . 1 0 ]
"15011
[s S13432 . 1 `uc 1 TBLPTRL 1 0 :8:0 
]
[u S13434 . 1 `S7540 1 . 1 0 ]
"15030
[s S13438 . 1 `uc 1 TBLPTRH 1 0 :8:0 
]
[u S13440 . 1 `S7548 1 . 1 0 ]
"15070
[s S13447 . 1 `uc 1 PCL 1 0 :8:0 
]
[u S13449 . 1 `S7559 1 . 1 0 ]
"15089
[s S13453 . 1 `uc 1 PCH 1 0 :8:0 
]
[u S13455 . 1 `S7567 1 . 1 0 ]
"15108
[s S13459 . 1 `uc 1 STKPTR 1 0 :5:0 
`uc 1 . 1 0 :1:5 
`uc 1 STKUNF 1 0 :1:6 
`uc 1 STKFUL 1 0 :1:7 
]
[s S13464 . 1 `uc 1 SP0 1 0 :1:0 
`uc 1 SP1 1 0 :1:1 
`uc 1 SP2 1 0 :1:2 
`uc 1 SP3 1 0 :1:3 
`uc 1 SP4 1 0 :1:4 
`uc 1 . 1 0 :2:5 
`uc 1 STKOVF 1 0 :1:7 
]
[u S13472 . 1 `S7575 1 . 1 0 `S7580 1 . 1 0 ]
"15193
[s S13478 . 1 `uc 1 TOSL 1 0 :8:0 
]
[u S13480 . 1 `S7607 1 . 1 0 ]
"15212
[s S13484 . 1 `uc 1 TOSH 1 0 :8:0 
]
[u S13486 . 1 `S7615 1 . 1 0 ]
"17587
[s S14663 . 1 `uc 1 Cap1OVF 1 0 :1:0 
`uc 1 Cap2OVF 1 0 :1:1 
]
[u S14666 capstatus 1 `S8796 1 . 1 0 `uc 1 . 1 0 :8:0 
]
"13 /Applications/microchip/xc8/v1.10/include/stddef.h
[s S14671 . 1 `uc 1 RX_NINE 1 0 :1:0 
`uc 1 TX_NINE 1 0 :1:1 
`uc 1 FRAME_ERROR 1 0 :1:2 
`uc 1 OVERRUN_ERROR 1 0 :1:3 
`uc 1 fill 1 0 :4:4 
]
[u S14677 USART1 1 `uc 1 val 1 0 `S8808 1 . 1 0 ]
"212 /Applications/microchip/xc8/v1.10/include/plib/usart.h
[s S14681 . 1 `uc 1 RX_NINE 1 0 :1:0 
`uc 1 TX_NINE 1 0 :1:1 
`uc 1 FRAME_ERROR 1 0 :1:2 
`uc 1 OVERRUN_ERROR 1 0 :1:3 
`uc 1 fill 1 0 :4:4 
]
[u S14687 USART2 1 `uc 1 val 1 0 `S8808 1 . 1 0 ]
"7069 /Applications/microchip/xc8/v1.10/include/pic18f26j50.h
[s S14849 __msg 13 `uc 1 full 1 0 `uc 1 length 1 1 `uc 1 msgtype 1 2 `[10]uc 1 data 10 3 ]
[s S14854 __msg_queue 54 `[4]S14849 1 queue 52 0 `uc 1 cur_write_ind 1 52 `uc 1 cur_read_ind 1 53 ]
"22 /Applications/microchip/xc8/v1.10/include/string.h
[s S14865 . 1 `uc 1 SCS 1 0 :2:0 
`uc 1 . 1 0 :1:2 
`uc 1 OSTS 1 0 :1:3 
`uc 1 IRCF 1 0 :3:4 
`uc 1 IDLEN 1 0 :1:7 
]
[s S14871 . 1 `uc 1 SCS0 1 0 :1:0 
`uc 1 SCS1 1 0 :1:1 
`uc 1 . 1 0 :2:2 
`uc 1 IRCF0 1 0 :1:4 
`uc 1 IRCF1 1 0 :1:5 
`uc 1 IRCF2 1 0 :1:6 
]
[u S14878 . 1 `S7159 1 . 1 0 `S7165 1 . 1 0 ]
"21 ../src/interrupts.h
[s S14885 . 1 `uc 1 LATB0 1 0 :1:0 
`uc 1 LATB1 1 0 :1:1 
`uc 1 LATB2 1 0 :1:2 
`uc 1 LATB3 1 0 :1:3 
`uc 1 LATB4 1 0 :1:4 
`uc 1 LATB5 1 0 :1:5 
`uc 1 LATB6 1 0 :1:6 
`uc 1 LATB7 1 0 :1:7 
]
[s S14894 . 1 `uc 1 LB0 1 0 :1:0 
]
[s S14896 . 1 `uc 1 . 1 0 :1:0 
`uc 1 LB1 1 0 :1:1 
]
[s S14899 . 1 `uc 1 . 1 0 :2:0 
`uc 1 LB2 1 0 :1:2 
]
[s S14902 . 1 `uc 1 . 1 0 :3:0 
`uc 1 LB3 1 0 :1:3 
]
[s S14905 . 1 `uc 1 . 1 0 :4:0 
`uc 1 LB4 1 0 :1:4 
]
[s S14908 . 1 `uc 1 . 1 0 :5:0 
`uc 1 LB5 1 0 :1:5 
]
[s S14911 . 1 `uc 1 . 1 0 :6:0 
`uc 1 LB6 1 0 :1:6 
]
[s S14914 . 1 `uc 1 . 1 0 :7:0 
`uc 1 LB7 1 0 :1:7 
]
[u S14917 . 1 `S3596 1 . 1 0 `S3605 1 . 1 0 `S3607 1 . 1 0 `S3610 1 . 1 0 `S3613 1 . 1 0 `S3616 1 . 1 0 `S3619 1 . 1 0 `S3622 1 . 1 0 `S3625 1 . 1 0 ]
"224 /Applications/microchip/xc8/v1.10/include/pic18f26j50.h
[s S14964 . 1 `uc 1 IOLOCK 1 0 :1:0 
]
[u S14966 . 1 `S368 1 . 1 0 ]
"240
[s S14969 . 1 `uc 1 EPSTALL 1 0 :1:0 
`uc 1 EPINEN 1 0 :1:1 
`uc 1 EPOUTEN 1 0 :1:2 
`uc 1 EPCONDIS 1 0 :1:3 
`uc 1 EPHSHK 1 0 :1:4 
]
[s S14975 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EP0CONDIS 1 0 :1:3 
]
[s S14978 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EP0HSHK 1 0 :1:4 
]
[s S14981 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EP0INEN 1 0 :1:1 
]
[s S14984 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EP0OUTEN 1 0 :1:2 
]
[s S14987 . 1 `uc 1 EP0STALL 1 0 :1:0 
]
[s S14989 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EPCONDIS0 1 0 :1:3 
]
[s S14992 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EPHSHK0 1 0 :1:4 
]
[s S14995 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EPINEN0 1 0 :1:1 
]
[s S14998 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EPOUTEN0 1 0 :1:2 
]
[s S15001 . 1 `uc 1 EPSTALL0 1 0 :1:0 
]
[u S15003 . 1 `S375 1 . 1 0 `S381 1 . 1 0 `S384 1 . 1 0 `S387 1 . 1 0 `S390 1 . 1 0 `S393 1 . 1 0 `S395 1 . 1 0 `S398 1 . 1 0 `S401 1 . 1 0 `S404 1 . 1 0 `S407 1 . 1 0 ]
"301
[s S15016 . 1 `uc 1 EPSTALL 1 0 :1:0 
`uc 1 EPINEN 1 0 :1:1 
`uc 1 EPOUTEN 1 0 :1:2 
`uc 1 EPCONDIS 1 0 :1:3 
`uc 1 EPHSHK 1 0 :1:4 
]
[s S15022 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EP1CONDIS 1 0 :1:3 
]
[s S15025 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EP1HSHK 1 0 :1:4 
]
[s S15028 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EP1INEN 1 0 :1:1 
]
[s S15031 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EP1OUTEN 1 0 :1:2 
]
[s S15034 . 1 `uc 1 EP1STALL 1 0 :1:0 
]
[s S15036 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EPCONDIS1 1 0 :1:3 
]
[s S15039 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EPHSHK1 1 0 :1:4 
]
[s S15042 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EPINEN1 1 0 :1:1 
]
[s S15045 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EPOUTEN1 1 0 :1:2 
]
[s S15048 . 1 `uc 1 EPSTALL1 1 0 :1:0 
]
[u S15050 . 1 `S375 1 . 1 0 `S462 1 . 1 0 `S465 1 . 1 0 `S468 1 . 1 0 `S471 1 . 1 0 `S474 1 . 1 0 `S476 1 . 1 0 `S479 1 . 1 0 `S482 1 . 1 0 `S485 1 . 1 0 `S488 1 . 1 0 ]
"432
[s S15063 . 1 `uc 1 EPSTALL 1 0 :1:0 
`uc 1 EPINEN 1 0 :1:1 
`uc 1 EPOUTEN 1 0 :1:2 
`uc 1 EPCONDIS 1 0 :1:3 
`uc 1 EPHSHK 1 0 :1:4 
]
[s S15069 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EP2CONDIS 1 0 :1:3 
]
[s S15072 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EP2HSHK 1 0 :1:4 
]
[s S15075 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EP2INEN 1 0 :1:1 
]
[s S15078 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EP2OUTEN 1 0 :1:2 
]
[s S15081 . 1 `uc 1 EP2STALL 1 0 :1:0 
]
[s S15083 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EPCONDIS2 1 0 :1:3 
]
[s S15086 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EPHSHK2 1 0 :1:4 
]
[s S15089 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EPINEN2 1 0 :1:1 
]
[s S15092 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EPOUTEN2 1 0 :1:2 
]
[s S15095 . 1 `uc 1 EPSTALL2 1 0 :1:0 
]
[u S15097 . 1 `S375 1 . 1 0 `S543 1 . 1 0 `S546 1 . 1 0 `S549 1 . 1 0 `S552 1 . 1 0 `S555 1 . 1 0 `S557 1 . 1 0 `S560 1 . 1 0 `S563 1 . 1 0 `S566 1 . 1 0 `S569 1 . 1 0 ]
"563
[s S15110 . 1 `uc 1 EPSTALL 1 0 :1:0 
`uc 1 EPINEN 1 0 :1:1 
`uc 1 EPOUTEN 1 0 :1:2 
`uc 1 EPCONDIS 1 0 :1:3 
`uc 1 EPHSHK 1 0 :1:4 
]
[s S15116 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EP3CONDIS 1 0 :1:3 
]
[s S15119 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EP3HSHK 1 0 :1:4 
]
[s S15122 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EP3INEN 1 0 :1:1 
]
[s S15125 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EP3OUTEN 1 0 :1:2 
]
[s S15128 . 1 `uc 1 EP3STALL 1 0 :1:0 
]
[s S15130 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EPCONDIS3 1 0 :1:3 
]
[s S15133 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EPHSHK3 1 0 :1:4 
]
[s S15136 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EPINEN3 1 0 :1:1 
]
[s S15139 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EPOUTEN3 1 0 :1:2 
]
[s S15142 . 1 `uc 1 EPSTALL3 1 0 :1:0 
]
[u S15144 . 1 `S375 1 . 1 0 `S624 1 . 1 0 `S627 1 . 1 0 `S630 1 . 1 0 `S633 1 . 1 0 `S636 1 . 1 0 `S638 1 . 1 0 `S641 1 . 1 0 `S644 1 . 1 0 `S647 1 . 1 0 `S650 1 . 1 0 ]
"694
[s S15157 . 1 `uc 1 EPSTALL 1 0 :1:0 
`uc 1 EPINEN 1 0 :1:1 
`uc 1 EPOUTEN 1 0 :1:2 
`uc 1 EPCONDIS 1 0 :1:3 
`uc 1 EPHSHK 1 0 :1:4 
]
[s S15163 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EP4CONDIS 1 0 :1:3 
]
[s S15166 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EP4HSHK 1 0 :1:4 
]
[s S15169 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EP4INEN 1 0 :1:1 
]
[s S15172 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EP4OUTEN 1 0 :1:2 
]
[s S15175 . 1 `uc 1 EP4STALL 1 0 :1:0 
]
[s S15177 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EPCONDIS4 1 0 :1:3 
]
[s S15180 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EPHSHK4 1 0 :1:4 
]
[s S15183 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EPINEN4 1 0 :1:1 
]
[s S15186 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EPOUTEN4 1 0 :1:2 
]
[s S15189 . 1 `uc 1 EPSTALL4 1 0 :1:0 
]
[u S15191 . 1 `S375 1 . 1 0 `S705 1 . 1 0 `S708 1 . 1 0 `S711 1 . 1 0 `S714 1 . 1 0 `S717 1 . 1 0 `S719 1 . 1 0 `S722 1 . 1 0 `S725 1 . 1 0 `S728 1 . 1 0 `S731 1 . 1 0 ]
"825
[s S15204 . 1 `uc 1 EPSTALL 1 0 :1:0 
`uc 1 EPINEN 1 0 :1:1 
`uc 1 EPOUTEN 1 0 :1:2 
`uc 1 EPCONDIS 1 0 :1:3 
`uc 1 EPHSHK 1 0 :1:4 
]
[s S15210 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EP5CONDIS 1 0 :1:3 
]
[s S15213 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EP5HSHK 1 0 :1:4 
]
[s S15216 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EP5INEN 1 0 :1:1 
]
[s S15219 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EP5OUTEN 1 0 :1:2 
]
[s S15222 . 1 `uc 1 EP5STALL 1 0 :1:0 
]
[s S15224 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EPCONDIS5 1 0 :1:3 
]
[s S15227 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EPHSHK5 1 0 :1:4 
]
[s S15230 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EPINEN5 1 0 :1:1 
]
[s S15233 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EPOUTEN5 1 0 :1:2 
]
[s S15236 . 1 `uc 1 EPSTALL5 1 0 :1:0 
]
[u S15238 . 1 `S375 1 . 1 0 `S786 1 . 1 0 `S789 1 . 1 0 `S792 1 . 1 0 `S795 1 . 1 0 `S798 1 . 1 0 `S800 1 . 1 0 `S803 1 . 1 0 `S806 1 . 1 0 `S809 1 . 1 0 `S812 1 . 1 0 ]
"956
[s S15251 . 1 `uc 1 EPSTALL 1 0 :1:0 
`uc 1 EPINEN 1 0 :1:1 
`uc 1 EPOUTEN 1 0 :1:2 
`uc 1 EPCONDIS 1 0 :1:3 
`uc 1 EPHSHK 1 0 :1:4 
]
[s S15257 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EP6CONDIS 1 0 :1:3 
]
[s S15260 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EP6HSHK 1 0 :1:4 
]
[s S15263 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EP6INEN 1 0 :1:1 
]
[s S15266 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EP6OUTEN 1 0 :1:2 
]
[s S15269 . 1 `uc 1 EP6STALL 1 0 :1:0 
]
[s S15271 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EPCONDIS6 1 0 :1:3 
]
[s S15274 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EPHSHK6 1 0 :1:4 
]
[s S15277 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EPINEN6 1 0 :1:1 
]
[s S15280 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EPOUTEN6 1 0 :1:2 
]
[s S15283 . 1 `uc 1 EPSTALL6 1 0 :1:0 
]
[u S15285 . 1 `S375 1 . 1 0 `S867 1 . 1 0 `S870 1 . 1 0 `S873 1 . 1 0 `S876 1 . 1 0 `S879 1 . 1 0 `S881 1 . 1 0 `S884 1 . 1 0 `S887 1 . 1 0 `S890 1 . 1 0 `S893 1 . 1 0 ]
"1087
[s S15298 . 1 `uc 1 EPSTALL 1 0 :1:0 
`uc 1 EPINEN 1 0 :1:1 
`uc 1 EPOUTEN 1 0 :1:2 
`uc 1 EPCONDIS 1 0 :1:3 
`uc 1 EPHSHK 1 0 :1:4 
]
[s S15304 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EP7CONDIS 1 0 :1:3 
]
[s S15307 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EP7HSHK 1 0 :1:4 
]
[s S15310 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EP7INEN 1 0 :1:1 
]
[s S15313 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EP7OUTEN 1 0 :1:2 
]
[s S15316 . 1 `uc 1 EP7STALL 1 0 :1:0 
]
[s S15318 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EPCONDIS7 1 0 :1:3 
]
[s S15321 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EPHSHK7 1 0 :1:4 
]
[s S15324 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EPINEN7 1 0 :1:1 
]
[s S15327 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EPOUTEN7 1 0 :1:2 
]
[s S15330 . 1 `uc 1 EPSTALL7 1 0 :1:0 
]
[u S15332 . 1 `S375 1 . 1 0 `S948 1 . 1 0 `S951 1 . 1 0 `S954 1 . 1 0 `S957 1 . 1 0 `S960 1 . 1 0 `S962 1 . 1 0 `S965 1 . 1 0 `S968 1 . 1 0 `S971 1 . 1 0 `S974 1 . 1 0 ]
"1218
[s S15345 . 1 `uc 1 EPSTALL 1 0 :1:0 
`uc 1 EPINEN 1 0 :1:1 
`uc 1 EPOUTEN 1 0 :1:2 
`uc 1 EPCONDIS 1 0 :1:3 
`uc 1 EPHSHK 1 0 :1:4 
]
[s S15351 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EPCONDIS8 1 0 :1:3 
]
[s S15354 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EPHSHK8 1 0 :1:4 
]
[s S15357 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EPINEN8 1 0 :1:1 
]
[s S15360 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EPOUTEN8 1 0 :1:2 
]
[s S15363 . 1 `uc 1 EPSTALL8 1 0 :1:0 
]
[u S15365 . 1 `S375 1 . 1 0 `S1029 1 . 1 0 `S1032 1 . 1 0 `S1035 1 . 1 0 `S1038 1 . 1 0 `S1041 1 . 1 0 ]
"1330
[s S15373 . 1 `uc 1 EPSTALL 1 0 :1:0 
`uc 1 EPINEN 1 0 :1:1 
`uc 1 EPOUTEN 1 0 :1:2 
`uc 1 EPCONDIS 1 0 :1:3 
`uc 1 EPHSHK 1 0 :1:4 
]
[s S15379 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EPCONDIS9 1 0 :1:3 
]
[s S15382 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EPHSHK9 1 0 :1:4 
]
[s S15385 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EPINEN9 1 0 :1:1 
]
[s S15388 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EPOUTEN9 1 0 :1:2 
]
[s S15391 . 1 `uc 1 EPSTALL9 1 0 :1:0 
]
[u S15393 . 1 `S375 1 . 1 0 `S1077 1 . 1 0 `S1080 1 . 1 0 `S1083 1 . 1 0 `S1086 1 . 1 0 `S1089 1 . 1 0 ]
"1417
[s S15401 . 1 `uc 1 EPSTALL 1 0 :1:0 
`uc 1 EPINEN 1 0 :1:1 
`uc 1 EPOUTEN 1 0 :1:2 
`uc 1 EPCONDIS 1 0 :1:3 
`uc 1 EPHSHK 1 0 :1:4 
]
[s S15407 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EPCONDIS10 1 0 :1:3 
]
[s S15410 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EPHSHK10 1 0 :1:4 
]
[s S15413 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EPINEN10 1 0 :1:1 
]
[s S15416 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EPOUTEN10 1 0 :1:2 
]
[s S15419 . 1 `uc 1 EPSTALL10 1 0 :1:0 
]
[u S15421 . 1 `S375 1 . 1 0 `S1125 1 . 1 0 `S1128 1 . 1 0 `S1131 1 . 1 0 `S1134 1 . 1 0 `S1137 1 . 1 0 ]
"1504
[s S15429 . 1 `uc 1 EPSTALL 1 0 :1:0 
`uc 1 EPINEN 1 0 :1:1 
`uc 1 EPOUTEN 1 0 :1:2 
`uc 1 EPCONDIS 1 0 :1:3 
`uc 1 EPHSHK 1 0 :1:4 
]
[s S15435 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EPCONDIS11 1 0 :1:3 
]
[s S15438 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EPHSHK11 1 0 :1:4 
]
[s S15441 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EPINEN11 1 0 :1:1 
]
[s S15444 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EPOUTEN11 1 0 :1:2 
]
[s S15447 . 1 `uc 1 EPSTALL11 1 0 :1:0 
]
[u S15449 . 1 `S375 1 . 1 0 `S1173 1 . 1 0 `S1176 1 . 1 0 `S1179 1 . 1 0 `S1182 1 . 1 0 `S1185 1 . 1 0 ]
"1591
[s S15457 . 1 `uc 1 EPSTALL 1 0 :1:0 
`uc 1 EPINEN 1 0 :1:1 
`uc 1 EPOUTEN 1 0 :1:2 
`uc 1 EPCONDIS 1 0 :1:3 
`uc 1 EPHSHK 1 0 :1:4 
]
[s S15463 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EPCONDIS12 1 0 :1:3 
]
[s S15466 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EPHSHK12 1 0 :1:4 
]
[s S15469 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EPINEN12 1 0 :1:1 
]
[s S15472 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EPOUTEN12 1 0 :1:2 
]
[s S15475 . 1 `uc 1 EPSTALL12 1 0 :1:0 
]
[u S15477 . 1 `S375 1 . 1 0 `S1221 1 . 1 0 `S1224 1 . 1 0 `S1227 1 . 1 0 `S1230 1 . 1 0 `S1233 1 . 1 0 ]
"1678
[s S15485 . 1 `uc 1 EPSTALL 1 0 :1:0 
`uc 1 EPINEN 1 0 :1:1 
`uc 1 EPOUTEN 1 0 :1:2 
`uc 1 EPCONDIS 1 0 :1:3 
`uc 1 EPHSHK 1 0 :1:4 
]
[s S15491 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EPCONDIS13 1 0 :1:3 
]
[s S15494 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EPHSHK13 1 0 :1:4 
]
[s S15497 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EPINEN13 1 0 :1:1 
]
[s S15500 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EPOUTEN13 1 0 :1:2 
]
[s S15503 . 1 `uc 1 EPSTALL13 1 0 :1:0 
]
[u S15505 . 1 `S375 1 . 1 0 `S1269 1 . 1 0 `S1272 1 . 1 0 `S1275 1 . 1 0 `S1278 1 . 1 0 `S1281 1 . 1 0 ]
"1765
[s S15513 . 1 `uc 1 EPSTALL 1 0 :1:0 
`uc 1 EPINEN 1 0 :1:1 
`uc 1 EPOUTEN 1 0 :1:2 
`uc 1 EPCONDIS 1 0 :1:3 
`uc 1 EPHSHK 1 0 :1:4 
]
[s S15519 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EPCONDIS14 1 0 :1:3 
]
[s S15522 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EPHSHK14 1 0 :1:4 
]
[s S15525 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EPINEN14 1 0 :1:1 
]
[s S15528 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EPOUTEN14 1 0 :1:2 
]
[s S15531 . 1 `uc 1 EPSTALL14 1 0 :1:0 
]
[u S15533 . 1 `S375 1 . 1 0 `S1317 1 . 1 0 `S1320 1 . 1 0 `S1323 1 . 1 0 `S1326 1 . 1 0 `S1329 1 . 1 0 ]
"1852
[s S15541 . 1 `uc 1 EPSTALL 1 0 :1:0 
`uc 1 EPINEN 1 0 :1:1 
`uc 1 EPOUTEN 1 0 :1:2 
`uc 1 EPCONDIS 1 0 :1:3 
`uc 1 EPHSHK 1 0 :1:4 
]
[s S15547 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EPCONDIS15 1 0 :1:3 
]
[s S15550 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EPHSHK15 1 0 :1:4 
]
[s S15553 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EPINEN15 1 0 :1:1 
]
[s S15556 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EPOUTEN15 1 0 :1:2 
]
[s S15559 . 1 `uc 1 EPSTALL15 1 0 :1:0 
]
[u S15561 . 1 `S375 1 . 1 0 `S1365 1 . 1 0 `S1368 1 . 1 0 `S1371 1 . 1 0 `S1374 1 . 1 0 `S1377 1 . 1 0 ]
"1939
[s S15569 . 1 `uc 1 URSTIE 1 0 :1:0 
`uc 1 UERRIE 1 0 :1:1 
`uc 1 ACTVIE 1 0 :1:2 
`uc 1 TRNIE 1 0 :1:3 
`uc 1 IDLEIE 1 0 :1:4 
`uc 1 STALLIE 1 0 :1:5 
`uc 1 SOFIE 1 0 :1:6 
]
[u S15577 . 1 `S1407 1 . 1 0 ]
"2009
[s S15580 . 1 `uc 1 PIDEE 1 0 :1:0 
`uc 1 CRC5EE 1 0 :1:1 
`uc 1 CRC16EE 1 0 :1:2 
`uc 1 DFN8EE 1 0 :1:3 
`uc 1 BTOEE 1 0 :1:4 
`uc 1 . 1 0 :2:5 
`uc 1 BTSEE 1 0 :1:7 
]
[u S15588 . 1 `S1426 1 . 1 0 ]
"2064
[s S15591 . 1 `uc 1 ADDR 1 0 :7:0 
]
[s S15593 . 1 `uc 1 ADDR0 1 0 :1:0 
`uc 1 ADDR1 1 0 :1:1 
`uc 1 ADDR2 1 0 :1:2 
`uc 1 ADDR3 1 0 :1:3 
`uc 1 ADDR4 1 0 :1:4 
`uc 1 ADDR5 1 0 :1:5 
`uc 1 ADDR6 1 0 :1:6 
]
[u S15601 . 1 `S1445 1 . 1 0 `S1447 1 . 1 0 ]
"2117
[s S15605 . 1 `uc 1 PPB0 1 0 :1:0 
`uc 1 PPB1 1 0 :1:1 
`uc 1 FSEN 1 0 :1:2 
`uc 1 UTRDIS 1 0 :1:3 
`uc 1 UPUEN 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 UOEMON 1 0 :1:6 
`uc 1 UTEYE 1 0 :1:7 
]
[s S15614 . 1 `uc 1 UPP0 1 0 :1:0 
]
[s S15616 . 1 `uc 1 . 1 0 :1:0 
`uc 1 UPP1 1 0 :1:1 
]
[u S15619 . 1 `S1469 1 . 1 0 `S1478 1 . 1 0 `S1480 1 . 1 0 ]
"2185
[s S15624 . 1 `uc 1 PMPTTL 1 0 :1:0 
`uc 1 RTSECSEL0 1 0 :1:1 
`uc 1 RTSECSEL1 1 0 :1:2 
]
[u S15628 . 1 `S1502 1 . 1 0 ]
"2246
[s S15631 . 1 `uc 1 RODIV 1 0 :4:0 
`uc 1 ROSEL 1 0 :1:4 
`uc 1 ROSSLP 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 ROON 1 0 :1:7 
]
[s S15637 . 1 `uc 1 RODIV0 1 0 :1:0 
`uc 1 RODIV1 1 0 :1:1 
`uc 1 RODIV2 1 0 :1:2 
`uc 1 RODIV3 1 0 :1:3 
]
[u S15642 . 1 `S1513 1 . 1 0 `S1519 1 . 1 0 ]
"2285
[s S15646 . 1 `uc 1 CAL 1 0 :8:0 
]
[s S15648 . 1 `uc 1 CAL0 1 0 :1:0 
`uc 1 CAL1 1 0 :1:1 
`uc 1 CAL2 1 0 :1:2 
`uc 1 CAL3 1 0 :1:3 
`uc 1 CAL4 1 0 :1:4 
`uc 1 CAL5 1 0 :1:5 
`uc 1 CAL6 1 0 :1:6 
`uc 1 CAL7 1 0 :1:7 
]
[u S15657 . 1 `S1539 1 . 1 0 `S1541 1 . 1 0 ]
"2349
[s S15661 . 1 `uc 1 RTCPTR0 1 0 :1:0 
`uc 1 RTCPTR1 1 0 :1:1 
`uc 1 RTCOE 1 0 :1:2 
`uc 1 HALFSEC 1 0 :1:3 
`uc 1 RTCSYNC 1 0 :1:4 
`uc 1 RTCWREN 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 RTCEN 1 0 :1:7 
]
[u S15670 . 1 `S1565 1 . 1 0 ]
"2415
[s S15673 . 1 `uc 1 SPI1OD 1 0 :1:0 
`uc 1 SPI2OD 1 0 :1:1 
]
[u S15676 . 1 `S1586 1 . 1 0 ]
"2465
[s S15679 . 1 `uc 1 U1OD 1 0 :1:0 
`uc 1 U2OD 1 0 :1:1 
]
[u S15682 . 1 `S1595 1 . 1 0 ]
"2490
[s S15685 . 1 `uc 1 ECCP1OD 1 0 :1:0 
`uc 1 ECCP2OD 1 0 :1:1 
]
[u S15688 . 1 `S1604 1 . 1 0 ]
"2515
[s S15691 . 1 `uc 1 PCFG0 1 0 :1:0 
`uc 1 PCFG1 1 0 :1:1 
`uc 1 PCFG2 1 0 :1:2 
`uc 1 PCFG3 1 0 :1:3 
`uc 1 PCFG4 1 0 :1:4 
]
[u S15697 . 1 `S1613 1 . 1 0 ]
"2543
[s S15700 . 1 `uc 1 PCFG8 1 0 :1:0 
`uc 1 PCFG9 1 0 :1:1 
`uc 1 PCFG10 1 0 :1:2 
`uc 1 PCFG11 1 0 :1:3 
`uc 1 PCFG12 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 VBG2EN 1 0 :1:6 
`uc 1 VBGEN 1 0 :1:7 
]
[s S15709 . 1 `uc 1 . 1 0 :6:0 
`uc 1 PCFG14 1 0 :1:6 
]
[s S15712 . 1 `uc 1 . 1 0 :7:0 
`uc 1 PCFG15 1 0 :1:7 
]
[u S15715 . 1 `S1628 1 . 1 0 `S1637 1 . 1 0 `S1640 1 . 1 0 ]
"2597
[s S15720 . 1 `uc 1 DSPOR 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 DSMCLR 1 0 :1:2 
`uc 1 DSRTC 1 0 :1:3 
`uc 1 DSWDT 1 0 :1:4 
`uc 1 DSULP 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 DSFLT 1 0 :1:7 
]
[u S15729 . 1 `S1663 1 . 1 0 ]
"2663
[s S15732 . 1 `uc 1 DSINT0 1 0 :1:0 
]
[u S15734 . 1 `S1684 1 . 1 0 ]
"2707
[s S15737 . 1 `uc 1 RELEASE 1 0 :1:0 
`uc 1 DSBOR 1 0 :1:1 
`uc 1 ULPWDIS 1 0 :1:2 
]
[u S15741 . 1 `S1691 1 . 1 0 ]
"2728
[s S15744 . 1 `uc 1 RTCWDIS 1 0 :1:0 
`uc 1 DSULPEN 1 0 :1:1 
`uc 1 . 1 0 :5:2 
`uc 1 DSEN 1 0 :1:7 
]
[u S15749 . 1 `S1702 1 . 1 0 ]
"2779
[s S15753 . 1 `uc 1 DSGPR0 1 0 :8:0 
]
[u S15755 . 1 `S1716 1 . 1 0 ]
"2798
[s S15759 . 1 `uc 1 DSGPR1 1 0 :8:0 
]
[u S15761 . 1 `S1724 1 . 1 0 ]
"2808
[s S15764 . 1 `uc 1 T3CCP1 1 0 :1:0 
`uc 1 T3CCP2 1 0 :1:1 
`uc 1 . 1 0 :2:2 
`uc 1 T1RUN 1 0 :1:4 
]
[u S15769 . 1 `S1731 1 . 1 0 ]
"2830
[s S15772 . 1 `uc 1 CVR 1 0 :4:0 
`uc 1 CVRSS 1 0 :1:4 
`uc 1 CVRR 1 0 :1:5 
`uc 1 CVROE 1 0 :1:6 
`uc 1 CVREN 1 0 :1:7 
]
[s S15778 . 1 `uc 1 CVR0 1 0 :1:0 
`uc 1 CVR1 1 0 :1:1 
`uc 1 CVR2 1 0 :1:2 
`uc 1 CVR3 1 0 :1:3 
]
[s S15783 . 1 `uc 1 . 1 0 :6:0 
`uc 1 CVROEN 1 0 :1:6 
]
[u S15786 . 1 `S1744 1 . 1 0 `S1750 1 . 1 0 `S1755 1 . 1 0 ]
"2927
[s S15792 . 1 `uc 1 FRM 1 0 :8:0 
]
[s S15794 . 1 `uc 1 FRM0 1 0 :1:0 
`uc 1 FRM1 1 0 :1:1 
`uc 1 FRM2 1 0 :1:2 
`uc 1 FRM3 1 0 :1:3 
`uc 1 FRM4 1 0 :1:4 
`uc 1 FRM5 1 0 :1:5 
`uc 1 FRM6 1 0 :1:6 
`uc 1 FRM7 1 0 :1:7 
]
[s S15803 . 1 `uc 1 FRML 1 0 :8:0 
]
[u S15805 . 1 `S1778 1 . 1 0 `S1780 1 . 1 0 `S1789 1 . 1 0 ]
"2956
[s S15810 . 1 `uc 1 FRM 1 0 :3:0 
]
[s S15812 . 1 `uc 1 FRM8 1 0 :1:0 
`uc 1 FRM9 1 0 :1:1 
`uc 1 FRM10 1 0 :1:2 
]
[u S15816 . 1 `S1809 1 . 1 0 `S1811 1 . 1 0 ]
"3025
[s S15820 . 1 `uc 1 URSTIF 1 0 :1:0 
`uc 1 UERRIF 1 0 :1:1 
`uc 1 ACTVIF 1 0 :1:2 
`uc 1 TRNIF 1 0 :1:3 
`uc 1 IDLEIF 1 0 :1:4 
`uc 1 STALLIF 1 0 :1:5 
`uc 1 SOFIF 1 0 :1:6 
]
[u S15828 . 1 `S1825 1 . 1 0 ]
"3065
[s S15831 . 1 `uc 1 PIDEF 1 0 :1:0 
`uc 1 CRC5EF 1 0 :1:1 
`uc 1 CRC16EF 1 0 :1:2 
`uc 1 DFN8EF 1 0 :1:3 
`uc 1 BTOEF 1 0 :1:4 
`uc 1 . 1 0 :2:5 
`uc 1 BTSEF 1 0 :1:7 
]
[u S15839 . 1 `S1844 1 . 1 0 ]
"3120
[s S15842 . 1 `uc 1 . 1 0 :1:0 
`uc 1 PPBI 1 0 :1:1 
`uc 1 DIR 1 0 :1:2 
`uc 1 ENDP 1 0 :4:3 
]
[s S15847 . 1 `uc 1 . 1 0 :3:0 
`uc 1 ENDP0 1 0 :1:3 
`uc 1 ENDP1 1 0 :1:4 
`uc 1 ENDP2 1 0 :1:5 
`uc 1 ENDP3 1 0 :1:6 
]
[u S15853 . 1 `S1863 1 . 1 0 `S1868 1 . 1 0 ]
"3174
[s S15857 . 1 `uc 1 . 1 0 :1:0 
`uc 1 SUSPND 1 0 :1:1 
`uc 1 RESUME 1 0 :1:2 
`uc 1 USBEN 1 0 :1:3 
`uc 1 PKTDIS 1 0 :1:4 
`uc 1 SE0 1 0 :1:5 
`uc 1 PPBRST 1 0 :1:6 
]
[u S15865 . 1 `S1889 1 . 1 0 ]
"3263
[s S15869 . 1 `uc 1 DMACNTHB 1 0 :2:0 
]
[u S15871 . 1 `S1909 1 . 1 0 ]
"3282
[s S15875 . 1 `uc 1 DMACNTLB 1 0 :8:0 
]
[u S15877 . 1 `S1917 1 . 1 0 ]
"3301
[s S15881 . 1 `uc 1 DMARCPTRHB 1 0 :4:0 
]
[u S15883 . 1 `S1925 1 . 1 0 ]
"3320
[s S15887 . 1 `uc 1 DMARCVPTRLB 1 0 :8:0 
]
[u S15889 . 1 `S1933 1 . 1 0 ]
"3339
[s S15893 . 1 `uc 1 DMATXPTRHB 1 0 :4:0 
]
[u S15895 . 1 `S1941 1 . 1 0 ]
"3358
[s S15899 . 1 `uc 1 DMATXPTRLB 1 0 :8:0 
]
[u S15901 . 1 `S1949 1 . 1 0 ]
"3382
[s S15905 . 1 `uc 1 COUT1 1 0 :1:0 
`uc 1 COUT2 1 0 :1:1 
]
[u S15908 . 1 `S1957 1 . 1 0 ]
"3393
[s S15911 . 1 `uc 1 COUT1 1 0 :1:0 
`uc 1 COUT2 1 0 :1:1 
]
[u S15914 . 1 `S1957 1 . 1 0 ]
"3412
[s S15917 . 1 `uc 1 SEN 1 0 :1:0 
`uc 1 RSEN 1 0 :1:1 
`uc 1 PEN 1 0 :1:2 
`uc 1 RCEN 1 0 :1:3 
`uc 1 ACKEN 1 0 :1:4 
`uc 1 ACKDT 1 0 :1:5 
`uc 1 ACKSTAT 1 0 :1:6 
`uc 1 GCEN 1 0 :1:7 
]
[s S15926 . 1 `uc 1 . 1 0 :1:0 
`uc 1 ADMSK1 1 0 :1:1 
`uc 1 ADMSK2 1 0 :1:2 
`uc 1 ADMSK3 1 0 :1:3 
`uc 1 ADMSK4 1 0 :1:4 
`uc 1 ADMSK5 1 0 :1:5 
]
[s S15933 . 1 `uc 1 . 1 0 :5:0 
`uc 1 ACKDT2 1 0 :1:5 
]
[s S15936 . 1 `uc 1 . 1 0 :4:0 
`uc 1 ACKEN2 1 0 :1:4 
]
[s S15939 . 1 `uc 1 . 1 0 :6:0 
`uc 1 ACKSTAT2 1 0 :1:6 
]
[s S15942 . 1 `uc 1 . 1 0 :1:0 
`uc 1 ADMSK12 1 0 :1:1 
]
[s S15945 . 1 `uc 1 . 1 0 :2:0 
`uc 1 ADMSK22 1 0 :1:2 
]
[s S15948 . 1 `uc 1 . 1 0 :3:0 
`uc 1 ADMSK32 1 0 :1:3 
]
[s S15951 . 1 `uc 1 . 1 0 :4:0 
`uc 1 ADMSK42 1 0 :1:4 
]
[s S15954 . 1 `uc 1 . 1 0 :5:0 
`uc 1 ADMSK52 1 0 :1:5 
]
[s S15957 . 1 `uc 1 . 1 0 :7:0 
`uc 1 GCEN2 1 0 :1:7 
]
[s S15960 . 1 `uc 1 . 1 0 :2:0 
`uc 1 PEN2 1 0 :1:2 
]
[s S15963 . 1 `uc 1 . 1 0 :3:0 
`uc 1 RCEN2 1 0 :1:3 
]
[s S15966 . 1 `uc 1 . 1 0 :1:0 
`uc 1 RSEN2 1 0 :1:1 
]
[s S15969 . 1 `uc 1 SEN2 1 0 :1:0 
]
[u S15971 . 1 `S1975 1 . 1 0 `S1984 1 . 1 0 `S1991 1 . 1 0 `S1994 1 . 1 0 `S1997 1 . 1 0 `S2000 1 . 1 0 `S2003 1 . 1 0 `S2006 1 . 1 0 `S2009 1 . 1 0 `S2012 1 . 1 0 `S2015 1 . 1 0 `S2018 1 . 1 0 `S2021 1 . 1 0 `S2024 1 . 1 0 `S2027 1 . 1 0 ]
"3502
[s S15988 . 1 `uc 1 SSPM 1 0 :4:0 
`uc 1 CKP 1 0 :1:4 
`uc 1 SSPEN 1 0 :1:5 
`uc 1 SSPOV 1 0 :1:6 
`uc 1 WCOL 1 0 :1:7 
]
[s S15994 . 1 `uc 1 SSPM0 1 0 :1:0 
`uc 1 SSPM1 1 0 :1:1 
`uc 1 SSPM2 1 0 :1:2 
`uc 1 SSPM3 1 0 :1:3 
]
[s S15999 . 1 `uc 1 . 1 0 :4:0 
`uc 1 CKP2 1 0 :1:4 
]
[s S16002 . 1 `uc 1 . 1 0 :5:0 
`uc 1 SSPEN2 1 0 :1:5 
]
[s S16005 . 1 `uc 1 SSPM02 1 0 :1:0 
]
[s S16007 . 1 `uc 1 . 1 0 :1:0 
`uc 1 SSPM12 1 0 :1:1 
]
[s S16010 . 1 `uc 1 . 1 0 :2:0 
`uc 1 SSPM22 1 0 :1:2 
]
[s S16013 . 1 `uc 1 . 1 0 :3:0 
`uc 1 SSPM32 1 0 :1:3 
]
[s S16016 . 1 `uc 1 . 1 0 :6:0 
`uc 1 SSPOV2 1 0 :1:6 
]
[s S16019 . 1 `uc 1 . 1 0 :7:0 
`uc 1 WCOL2 1 0 :1:7 
]
[u S16022 . 1 `S2100 1 . 1 0 `S2106 1 . 1 0 `S2111 1 . 1 0 `S2114 1 . 1 0 `S2117 1 . 1 0 `S2119 1 . 1 0 `S2122 1 . 1 0 `S2125 1 . 1 0 `S2128 1 . 1 0 `S2131 1 . 1 0 ]
"3687
[s S16034 . 1 `uc 1 . 1 0 :2:0 
`uc 1 R_NOT_W 1 0 :1:2 
]
[s S16037 . 1 `uc 1 . 1 0 :5:0 
`uc 1 D_NOT_A 1 0 :1:5 
]
[s S16040 . 1 `uc 1 BF 1 0 :1:0 
`uc 1 UA 1 0 :1:1 
`uc 1 R_nW 1 0 :1:2 
`uc 1 S 1 0 :1:3 
`uc 1 P 1 0 :1:4 
`uc 1 D_nA 1 0 :1:5 
`uc 1 CKE 1 0 :1:6 
`uc 1 SMP 1 0 :1:7 
]
[s S16049 . 1 `uc 1 BF2 1 0 :1:0 
]
[s S16051 . 1 `uc 1 . 1 0 :6:0 
`uc 1 CKE2 1 0 :1:6 
]
[s S16054 . 1 `uc 1 . 1 0 :5:0 
`uc 1 DA2 1 0 :1:5 
]
[s S16057 . 1 `uc 1 . 1 0 :5:0 
`uc 1 DATA_ADDRESS2 1 0 :1:5 
]
[s S16060 . 1 `uc 1 . 1 0 :5:0 
`uc 1 D_A2 1 0 :1:5 
]
[s S16063 . 1 `uc 1 . 1 0 :5:0 
`uc 1 D_nA2 1 0 :1:5 
]
[s S16066 . 1 `uc 1 . 1 0 :5:0 
`uc 1 I2C_DAT2 1 0 :1:5 
]
[s S16069 . 1 `uc 1 . 1 0 :2:0 
`uc 1 I2C_READ2 1 0 :1:2 
]
[s S16072 . 1 `uc 1 . 1 0 :3:0 
`uc 1 I2C_START2 1 0 :1:3 
]
[s S16075 . 1 `uc 1 . 1 0 :4:0 
`uc 1 I2C_STOP2 1 0 :1:4 
]
[s S16078 . 1 `uc 1 . 1 0 :4:0 
`uc 1 P2 1 0 :1:4 
]
[s S16081 . 1 `uc 1 . 1 0 :2:0 
`uc 1 READ_WRITE2 1 0 :1:2 
]
[s S16084 . 1 `uc 1 . 1 0 :2:0 
`uc 1 RW2 1 0 :1:2 
]
[s S16087 . 1 `uc 1 . 1 0 :2:0 
`uc 1 R_W2 1 0 :1:2 
]
[s S16090 . 1 `uc 1 . 1 0 :2:0 
`uc 1 R_nW2 1 0 :1:2 
]
[s S16093 . 1 `uc 1 . 1 0 :3:0 
`uc 1 S2 1 0 :1:3 
]
[s S16096 . 1 `uc 1 . 1 0 :7:0 
`uc 1 SMP2 1 0 :1:7 
]
[s S16099 . 1 `uc 1 . 1 0 :3:0 
`uc 1 START2 1 0 :1:3 
]
[s S16102 . 1 `uc 1 . 1 0 :4:0 
`uc 1 STOP2 1 0 :1:4 
]
[s S16105 . 1 `uc 1 . 1 0 :1:0 
`uc 1 UA2 1 0 :1:1 
]
[s S16108 . 1 `uc 1 . 1 0 :5:0 
`uc 1 nA2 1 0 :1:5 
]
[s S16111 . 1 `uc 1 . 1 0 :5:0 
`uc 1 nADDRESS2 1 0 :1:5 
]
[s S16114 . 1 `uc 1 . 1 0 :2:0 
`uc 1 nW2 1 0 :1:2 
]
[s S16117 . 1 `uc 1 . 1 0 :2:0 
`uc 1 nWRITE2 1 0 :1:2 
]
[u S16120 . 1 `S2180 1 . 1 0 `S2183 1 . 1 0 `S2186 1 . 1 0 `S2195 1 . 1 0 `S2197 1 . 1 0 `S2200 1 . 1 0 `S2203 1 . 1 0 `S2206 1 . 1 0 `S2209 1 . 1 0 `S2212 1 . 1 0 `S2215 1 . 1 0 `S2218 1 . 1 0 `S2221 1 . 1 0 `S2224 1 . 1 0 `S2227 1 . 1 0 `S2230 1 . 1 0 `S2233 1 . 1 0 `S2236 1 . 1 0 `S2239 1 . 1 0 `S2242 1 . 1 0 `S2245 1 . 1 0 `S2248 1 . 1 0 `S2251 1 . 1 0 `S2254 1 . 1 0 `S2257 1 . 1 0 `S2260 1 . 1 0 `S2263 1 . 1 0 ]
"3896
[s S16149 . 1 `uc 1 SSPADD 1 0 :8:0 
]
[s S16151 . 1 `uc 1 MSK0 1 0 :1:0 
`uc 1 MSK1 1 0 :1:1 
`uc 1 MSK2 1 0 :1:2 
`uc 1 MSK3 1 0 :1:3 
`uc 1 MSK4 1 0 :1:4 
`uc 1 MSK5 1 0 :1:5 
`uc 1 MSK6 1 0 :1:6 
`uc 1 MSK7 1 0 :1:7 
]
[s S16160 . 1 `uc 1 MSK02 1 0 :1:0 
]
[s S16162 . 1 `uc 1 . 1 0 :1:0 
`uc 1 MSK12 1 0 :1:1 
]
[s S16165 . 1 `uc 1 . 1 0 :2:0 
`uc 1 MSK22 1 0 :1:2 
]
[s S16168 . 1 `uc 1 . 1 0 :3:0 
`uc 1 MSK32 1 0 :1:3 
]
[s S16171 . 1 `uc 1 . 1 0 :4:0 
`uc 1 MSK42 1 0 :1:4 
]
[s S16174 . 1 `uc 1 . 1 0 :5:0 
`uc 1 MSK52 1 0 :1:5 
]
[s S16177 . 1 `uc 1 . 1 0 :6:0 
`uc 1 MSK62 1 0 :1:6 
]
[s S16180 . 1 `uc 1 . 1 0 :7:0 
`uc 1 MSK72 1 0 :1:7 
]
[u S16183 . 1 `S2381 1 . 1 0 `S2383 1 . 1 0 `S2392 1 . 1 0 `S2394 1 . 1 0 `S2397 1 . 1 0 `S2400 1 . 1 0 `S2403 1 . 1 0 `S2406 1 . 1 0 `S2409 1 . 1 0 `S2412 1 . 1 0 ]
"4210
[s S16196 . 1 `uc 1 SSPBUF 1 0 :8:0 
]
[u S16198 . 1 `S2462 1 . 1 0 ]
"4220
[s S16201 . 1 `uc 1 T4CKPS 1 0 :2:0 
`uc 1 TMR4ON 1 0 :1:2 
`uc 1 T4OUTPS 1 0 :4:3 
]
[s S16205 . 1 `uc 1 T4CKPS0 1 0 :1:0 
`uc 1 T4CKPS1 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 T4OUTPS0 1 0 :1:3 
`uc 1 T4OUTPS1 1 0 :1:4 
`uc 1 T4OUTPS2 1 0 :1:5 
`uc 1 T4OUTPS3 1 0 :1:6 
]
[u S16213 . 1 `S2469 1 . 1 0 `S2473 1 . 1 0 ]
"4299
[s S16218 . 1 `uc 1 PR4 1 0 :8:0 
]
[u S16220 . 1 `S2498 1 . 1 0 ]
"4318
[s S16224 . 1 `uc 1 TMR4 1 0 :8:0 
]
[u S16226 . 1 `S2506 1 . 1 0 ]
"4328
[s S16229 . 1 `uc 1 TMR3ON 1 0 :1:0 
`uc 1 RD16 1 0 :1:1 
`uc 1 T3SYNC 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 T3CKPS 1 0 :2:4 
`uc 1 TMR3CS 1 0 :2:6 
]
[s S16236 . 1 `uc 1 . 1 0 :4:0 
`uc 1 T3CKPS0 1 0 :1:4 
`uc 1 T3CKPS1 1 0 :1:5 
`uc 1 TMR3CS0 1 0 :1:6 
`uc 1 TMR3CS1 1 0 :1:7 
]
[s S16242 . 1 `uc 1 . 1 0 :7:0 
`uc 1 RD163 1 0 :1:7 
]
[s S16245 . 1 `uc 1 . 1 0 :7:0 
`uc 1 T3RD16 1 0 :1:7 
]
[u S16248 . 1 `S2513 1 . 1 0 `S2520 1 . 1 0 `S2526 1 . 1 0 `S2529 1 . 1 0 ]
"4432
[s S16256 . 1 `uc 1 TMR3L 1 0 :8:0 
]
[u S16258 . 1 `S2559 1 . 1 0 ]
"4451
[s S16262 . 1 `uc 1 TMR3H 1 0 :8:0 
]
[u S16264 . 1 `S2567 1 . 1 0 ]
"4461
[s S16267 . 1 `uc 1 ABDEN 1 0 :1:0 
`uc 1 WUE 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 BRG16 1 0 :1:3 
`uc 1 TXCKP 1 0 :1:4 
`uc 1 RXDTP 1 0 :1:5 
`uc 1 RCIDL 1 0 :1:6 
`uc 1 ABDOVF 1 0 :1:7 
]
[s S16276 . 1 `uc 1 ABDEN2 1 0 :1:0 
]
[s S16278 . 1 `uc 1 . 1 0 :7:0 
`uc 1 ABDOVF2 1 0 :1:7 
]
[s S16281 . 1 `uc 1 . 1 0 :3:0 
`uc 1 BRG162 1 0 :1:3 
]
[s S16284 . 1 `uc 1 . 1 0 :5:0 
`uc 1 DTRXP2 1 0 :1:5 
]
[s S16287 . 1 `uc 1 . 1 0 :6:0 
`uc 1 RCIDL2 1 0 :1:6 
]
[s S16290 . 1 `uc 1 . 1 0 :6:0 
`uc 1 RCMT2 1 0 :1:6 
]
[s S16293 . 1 `uc 1 . 1 0 :5:0 
`uc 1 RXDTP2 1 0 :1:5 
]
[s S16296 . 1 `uc 1 . 1 0 :4:0 
`uc 1 SCKP2 1 0 :1:4 
]
[s S16299 . 1 `uc 1 . 1 0 :4:0 
`uc 1 TXCKP2 1 0 :1:4 
]
[s S16302 . 1 `uc 1 . 1 0 :1:0 
`uc 1 WUE2 1 0 :1:1 
]
[u S16305 . 1 `S2574 1 . 1 0 `S2583 1 . 1 0 `S2585 1 . 1 0 `S2588 1 . 1 0 `S2591 1 . 1 0 `S2594 1 . 1 0 `S2597 1 . 1 0 `S2600 1 . 1 0 `S2603 1 . 1 0 `S2606 1 . 1 0 `S2609 1 . 1 0 ]
"4615
[s S16319 . 1 `uc 1 SPBRGH2 1 0 :8:0 
]
[u S16321 . 1 `S2664 1 . 1 0 ]
"4643
[s S16326 . 1 `uc 1 ABDEN 1 0 :1:0 
`uc 1 WUE 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 BRG16 1 0 :1:3 
`uc 1 TXCKP 1 0 :1:4 
`uc 1 RXDTP 1 0 :1:5 
`uc 1 RCIDL 1 0 :1:6 
`uc 1 ABDOVF 1 0 :1:7 
]
[s S16335 . 1 `uc 1 ABDEN1 1 0 :1:0 
]
[s S16337 . 1 `uc 1 . 1 0 :7:0 
`uc 1 ABDOVF1 1 0 :1:7 
]
[s S16340 . 1 `uc 1 . 1 0 :3:0 
`uc 1 BRG161 1 0 :1:3 
]
[s S16343 . 1 `uc 1 . 1 0 :4:0 
`uc 1 CKTXP 1 0 :1:4 
]
[s S16346 . 1 `uc 1 . 1 0 :5:0 
`uc 1 DTRXP 1 0 :1:5 
]
[s S16349 . 1 `uc 1 . 1 0 :5:0 
`uc 1 DTRXP1 1 0 :1:5 
]
[s S16352 . 1 `uc 1 . 1 0 :6:0 
`uc 1 RCIDL1 1 0 :1:6 
]
[s S16355 . 1 `uc 1 . 1 0 :6:0 
`uc 1 RCMT 1 0 :1:6 
]
[s S16358 . 1 `uc 1 . 1 0 :6:0 
`uc 1 RCMT1 1 0 :1:6 
]
[s S16361 . 1 `uc 1 . 1 0 :5:0 
`uc 1 RXDTP1 1 0 :1:5 
]
[s S16364 . 1 `uc 1 . 1 0 :4:0 
`uc 1 SCKP 1 0 :1:4 
]
[s S16367 . 1 `uc 1 . 1 0 :4:0 
`uc 1 SCKP1 1 0 :1:4 
]
[s S16370 . 1 `uc 1 . 1 0 :4:0 
`uc 1 TXCKP1 1 0 :1:4 
]
[s S16373 . 1 `uc 1 . 1 0 :1:0 
`uc 1 WUE1 1 0 :1:1 
]
[s S16376 . 1 `uc 1 . 1 0 :5:0 
`uc 1 RXCKP 1 0 :1:5 
]
[s S16379 . 1 `uc 1 . 1 0 :1:0 
`uc 1 W4E 1 0 :1:1 
]
[u S16382 . 1 `S2574 1 . 1 0 `S2682 1 . 1 0 `S2684 1 . 1 0 `S2687 1 . 1 0 `S2690 1 . 1 0 `S2693 1 . 1 0 `S2696 1 . 1 0 `S2699 1 . 1 0 `S2702 1 . 1 0 `S2705 1 . 1 0 `S2708 1 . 1 0 `S2711 1 . 1 0 `S2714 1 . 1 0 `S2717 1 . 1 0 `S2720 1 . 1 0 `S2723 1 . 1 0 `S2726 1 . 1 0 ]
"4723
[s S16401 . 1 `uc 1 ABDEN 1 0 :1:0 
`uc 1 WUE 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 BRG16 1 0 :1:3 
`uc 1 TXCKP 1 0 :1:4 
`uc 1 RXDTP 1 0 :1:5 
`uc 1 RCIDL 1 0 :1:6 
`uc 1 ABDOVF 1 0 :1:7 
]
[s S16410 . 1 `uc 1 ABDEN1 1 0 :1:0 
]
[s S16412 . 1 `uc 1 . 1 0 :7:0 
`uc 1 ABDOVF1 1 0 :1:7 
]
[s S16415 . 1 `uc 1 . 1 0 :3:0 
`uc 1 BRG161 1 0 :1:3 
]
[s S16418 . 1 `uc 1 . 1 0 :4:0 
`uc 1 CKTXP 1 0 :1:4 
]
[s S16421 . 1 `uc 1 . 1 0 :5:0 
`uc 1 DTRXP 1 0 :1:5 
]
[s S16424 . 1 `uc 1 . 1 0 :5:0 
`uc 1 DTRXP1 1 0 :1:5 
]
[s S16427 . 1 `uc 1 . 1 0 :6:0 
`uc 1 RCIDL1 1 0 :1:6 
]
[s S16430 . 1 `uc 1 . 1 0 :6:0 
`uc 1 RCMT 1 0 :1:6 
]
[s S16433 . 1 `uc 1 . 1 0 :6:0 
`uc 1 RCMT1 1 0 :1:6 
]
[s S16436 . 1 `uc 1 . 1 0 :5:0 
`uc 1 RXDTP1 1 0 :1:5 
]
[s S16439 . 1 `uc 1 . 1 0 :4:0 
`uc 1 SCKP 1 0 :1:4 
]
[s S16442 . 1 `uc 1 . 1 0 :4:0 
`uc 1 SCKP1 1 0 :1:4 
]
[s S16445 . 1 `uc 1 . 1 0 :4:0 
`uc 1 TXCKP1 1 0 :1:4 
]
[s S16448 . 1 `uc 1 . 1 0 :1:0 
`uc 1 WUE1 1 0 :1:1 
]
[s S16451 . 1 `uc 1 . 1 0 :5:0 
`uc 1 RXCKP 1 0 :1:5 
]
[s S16454 . 1 `uc 1 . 1 0 :1:0 
`uc 1 W4E 1 0 :1:1 
]
[u S16457 . 1 `S2574 1 . 1 0 `S2682 1 . 1 0 `S2684 1 . 1 0 `S2687 1 . 1 0 `S2690 1 . 1 0 `S2693 1 . 1 0 `S2696 1 . 1 0 `S2699 1 . 1 0 `S2702 1 . 1 0 `S2705 1 . 1 0 `S2708 1 . 1 0 `S2711 1 . 1 0 `S2714 1 . 1 0 `S2717 1 . 1 0 `S2720 1 . 1 0 `S2723 1 . 1 0 `S2726 1 . 1 0 ]
"4916
[s S16476 . 1 `uc 1 ABDEN 1 0 :1:0 
`uc 1 WUE 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 BRG16 1 0 :1:3 
`uc 1 TXCKP 1 0 :1:4 
`uc 1 RXDTP 1 0 :1:5 
`uc 1 RCIDL 1 0 :1:6 
`uc 1 ABDOVF 1 0 :1:7 
]
[s S16485 . 1 `uc 1 ABDEN1 1 0 :1:0 
]
[s S16487 . 1 `uc 1 . 1 0 :7:0 
`uc 1 ABDOVF1 1 0 :1:7 
]
[s S16490 . 1 `uc 1 . 1 0 :3:0 
`uc 1 BRG161 1 0 :1:3 
]
[s S16493 . 1 `uc 1 . 1 0 :4:0 
`uc 1 CKTXP 1 0 :1:4 
]
[s S16496 . 1 `uc 1 . 1 0 :5:0 
`uc 1 DTRXP 1 0 :1:5 
]
[s S16499 . 1 `uc 1 . 1 0 :5:0 
`uc 1 DTRXP1 1 0 :1:5 
]
[s S16502 . 1 `uc 1 . 1 0 :6:0 
`uc 1 RCIDL1 1 0 :1:6 
]
[s S16505 . 1 `uc 1 . 1 0 :6:0 
`uc 1 RCMT 1 0 :1:6 
]
[s S16508 . 1 `uc 1 . 1 0 :6:0 
`uc 1 RCMT1 1 0 :1:6 
]
[s S16511 . 1 `uc 1 . 1 0 :5:0 
`uc 1 RXDTP1 1 0 :1:5 
]
[s S16514 . 1 `uc 1 . 1 0 :4:0 
`uc 1 SCKP 1 0 :1:4 
]
[s S16517 . 1 `uc 1 . 1 0 :4:0 
`uc 1 SCKP1 1 0 :1:4 
]
[s S16520 . 1 `uc 1 . 1 0 :4:0 
`uc 1 TXCKP1 1 0 :1:4 
]
[s S16523 . 1 `uc 1 . 1 0 :1:0 
`uc 1 WUE1 1 0 :1:1 
]
[s S16526 . 1 `uc 1 . 1 0 :5:0 
`uc 1 RXCKP 1 0 :1:5 
]
[s S16529 . 1 `uc 1 . 1 0 :1:0 
`uc 1 W4E 1 0 :1:1 
]
[u S16532 . 1 `S2574 1 . 1 0 `S2682 1 . 1 0 `S2684 1 . 1 0 `S2687 1 . 1 0 `S2690 1 . 1 0 `S2693 1 . 1 0 `S2696 1 . 1 0 `S2699 1 . 1 0 `S2702 1 . 1 0 `S2705 1 . 1 0 `S2708 1 . 1 0 `S2711 1 . 1 0 `S2714 1 . 1 0 `S2717 1 . 1 0 `S2720 1 . 1 0 `S2723 1 . 1 0 `S2726 1 . 1 0 ]
"5232
[s S16553 . 1 `uc 1 SPBRGH1 1 0 :8:0 
]
[u S16555 . 1 `S3068 1 . 1 0 ]
"5242
[s S16558 . 1 `uc 1 SPBRGH1 1 0 :8:0 
]
[u S16560 . 1 `S3068 1 . 1 0 ]
"5255
[s S16563 . 1 `uc 1 RA0 1 0 :1:0 
`uc 1 RA1 1 0 :1:1 
`uc 1 RA2 1 0 :1:2 
`uc 1 RA3 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 RA5 1 0 :1:5 
`uc 1 RA6 1 0 :1:6 
`uc 1 RA7 1 0 :1:7 
]
[s S16572 . 1 `uc 1 AN0 1 0 :1:0 
`uc 1 AN1 1 0 :1:1 
`uc 1 AN2 1 0 :1:2 
`uc 1 AN3 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 AN4 1 0 :1:5 
`uc 1 OSC2 1 0 :1:6 
`uc 1 OSC1 1 0 :1:7 
]
[s S16581 . 1 `uc 1 . 1 0 :5:0 
`uc 1 NOT_SS1 1 0 :1:5 
]
[s S16584 . 1 `uc 1 C1INA 1 0 :1:0 
`uc 1 C2INA 1 0 :1:1 
`uc 1 VREF_MINUS 1 0 :1:2 
`uc 1 VREF_PLUS 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 nSS1 1 0 :1:5 
`uc 1 CLKO 1 0 :1:6 
`uc 1 CLKI 1 0 :1:7 
]
[s S16593 . 1 `uc 1 . 1 0 :2:0 
`uc 1 CVREF_MINUS 1 0 :1:2 
`uc 1 C1INB 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 HLVDIN 1 0 :1:5 
]
[s S16599 . 1 `uc 1 RP0 1 0 :1:0 
`uc 1 RP1 1 0 :1:1 
`uc 1 C2INB 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 RCV 1 0 :1:5 
]
[s S16605 . 1 `uc 1 ULPWU 1 0 :1:0 
`uc 1 . 1 0 :4:1 
`uc 1 RP2 1 0 :1:5 
]
[s S16609 . 1 `uc 1 . 1 0 :5:0 
`uc 1 LVDIN 1 0 :1:5 
]
[s S16612 . 1 `uc 1 . 1 0 :4:0 
`uc 1 RA4 1 0 :1:4 
]
[s S16615 . 1 `uc 1 . 1 0 :7:0 
`uc 1 RJPU 1 0 :1:7 
]
[s S16618 . 1 `uc 1 ULPWUIN 1 0 :1:0 
]
[u S16620 . 1 `S3082 1 . 1 0 `S3091 1 . 1 0 `S3100 1 . 1 0 `S3103 1 . 1 0 `S3112 1 . 1 0 `S3118 1 . 1 0 `S3124 1 . 1 0 `S3128 1 . 1 0 `S3131 1 . 1 0 `S3134 1 . 1 0 `S3137 1 . 1 0 ]
"5339
[s S16633 . 1 `uc 1 RB0 1 0 :1:0 
`uc 1 RB1 1 0 :1:1 
`uc 1 RB2 1 0 :1:2 
`uc 1 RB3 1 0 :1:3 
`uc 1 RB4 1 0 :1:4 
`uc 1 RB5 1 0 :1:5 
`uc 1 RB6 1 0 :1:6 
`uc 1 RB7 1 0 :1:7 
]
[s S16642 . 1 `uc 1 AN12 1 0 :1:0 
`uc 1 AN10 1 0 :1:1 
`uc 1 AN8 1 0 :1:2 
`uc 1 AN9 1 0 :1:3 
`uc 1 . 1 0 :2:4 
`uc 1 KBI2 1 0 :1:6 
`uc 1 KBI3 1 0 :1:7 
]
[s S16650 . 1 `uc 1 INT0 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 CTEDG1 1 0 :1:2 
`uc 1 CTEDG2 1 0 :1:3 
`uc 1 KBI0 1 0 :1:4 
`uc 1 KBI1 1 0 :1:5 
`uc 1 PGC 1 0 :1:6 
`uc 1 PGD 1 0 :1:7 
]
[s S16659 . 1 `uc 1 RP3 1 0 :1:0 
`uc 1 RTCC 1 0 :1:1 
`uc 1 . 1 0 :2:2 
`uc 1 SCK1 1 0 :1:4 
`uc 1 SDI1 1 0 :1:5 
`uc 1 RP9 1 0 :1:6 
`uc 1 RP10 1 0 :1:7 
]
[s S16667 . 1 `uc 1 . 1 0 :1:0 
`uc 1 RP4 1 0 :1:1 
`uc 1 VMO 1 0 :1:2 
`uc 1 VPO 1 0 :1:3 
`uc 1 SCL1 1 0 :1:4 
`uc 1 SDA1 1 0 :1:5 
]
[s S16674 . 1 `uc 1 . 1 0 :2:0 
`uc 1 REFO 1 0 :1:2 
`uc 1 RP6 1 0 :1:3 
`uc 1 RP7 1 0 :1:4 
`uc 1 RP8 1 0 :1:5 
]
[s S16680 . 1 `uc 1 . 1 0 :2:0 
`uc 1 RP5 1 0 :1:2 
]
[s S16683 . 1 `uc 1 . 1 0 :3:0 
`uc 1 CCP2_PA2 1 0 :1:3 
]
[u S16686 . 1 `S3209 1 . 1 0 `S3218 1 . 1 0 `S3226 1 . 1 0 `S3235 1 . 1 0 `S3243 1 . 1 0 `S3250 1 . 1 0 `S3256 1 . 1 0 `S3259 1 . 1 0 ]
"5586
[s S16696 . 1 `uc 1 RC0 1 0 :1:0 
`uc 1 RC1 1 0 :1:1 
`uc 1 RC2 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 RC4 1 0 :1:4 
`uc 1 RC5 1 0 :1:5 
`uc 1 RC6 1 0 :1:6 
`uc 1 RC7 1 0 :1:7 
]
[s S16705 . 1 `uc 1 T1OSO 1 0 :1:0 
`uc 1 T1OSI 1 0 :1:1 
`uc 1 AN11 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 D_MINUS 1 0 :1:4 
`uc 1 D_PLUS 1 0 :1:5 
]
[s S16712 . 1 `uc 1 . 1 0 :1:0 
`uc 1 NOT_UOE 1 0 :1:1 
]
[s S16715 . 1 `uc 1 T1CK 1 0 :1:0 
`uc 1 nUOE 1 0 :1:1 
`uc 1 CTPLS 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 VM 1 0 :1:4 
`uc 1 VP 1 0 :1:5 
`uc 1 TX1 1 0 :1:6 
`uc 1 RX1 1 0 :1:7 
]
[s S16724 . 1 `uc 1 RP11 1 0 :1:0 
`uc 1 RP12 1 0 :1:1 
`uc 1 RP13 1 0 :1:2 
`uc 1 . 1 0 :3:3 
`uc 1 CK1 1 0 :1:6 
`uc 1 DT1 1 0 :1:7 
]
[s S16731 . 1 `uc 1 . 1 0 :6:0 
`uc 1 RP17 1 0 :1:6 
`uc 1 SDO1 1 0 :1:7 
]
[s S16735 . 1 `uc 1 . 1 0 :7:0 
`uc 1 RP18 1 0 :1:7 
]
[s S16738 . 1 `uc 1 . 1 0 :1:0 
`uc 1 CCP2 1 0 :1:1 
]
[s S16741 . 1 `uc 1 . 1 0 :2:0 
`uc 1 PA1 1 0 :1:2 
]
[s S16744 . 1 `uc 1 . 1 0 :1:0 
`uc 1 PA2 1 0 :1:1 
]
[s S16747 . 1 `uc 1 . 1 0 :3:0 
`uc 1 RC3 1 0 :1:3 
]
[u S16750 . 1 `S3325 1 . 1 0 `S3334 1 . 1 0 `S3341 1 . 1 0 `S3344 1 . 1 0 `S3353 1 . 1 0 `S3360 1 . 1 0 `S3364 1 . 1 0 `S3367 1 . 1 0 `S3370 1 . 1 0 `S3373 1 . 1 0 `S3376 1 . 1 0 ]
"5852
[s S16763 . 1 `uc 1 HLVDL 1 0 :4:0 
`uc 1 HLVDEN 1 0 :1:4 
`uc 1 IRVST 1 0 :1:5 
`uc 1 BGVST 1 0 :1:6 
`uc 1 VDIRMAG 1 0 :1:7 
]
[s S16769 . 1 `uc 1 HLVDL0 1 0 :1:0 
`uc 1 HLVDL1 1 0 :1:1 
`uc 1 HLVDL2 1 0 :1:2 
`uc 1 HLVDL3 1 0 :1:3 
]
[u S16774 . 1 `S3446 1 . 1 0 `S3452 1 . 1 0 ]
"6036
[s S16778 . 1 `uc 1 INTLVL 1 0 :4:0 
`uc 1 DLYCYC 1 0 :4:4 
]
[s S16781 . 1 `uc 1 INTLVL0 1 0 :1:0 
`uc 1 INTLVL1 1 0 :1:1 
`uc 1 INTLVL2 1 0 :1:2 
`uc 1 INTLVL3 1 0 :1:3 
`uc 1 DLYCYC0 1 0 :1:4 
`uc 1 DLYCYC1 1 0 :1:5 
`uc 1 DLYCYC2 1 0 :1:6 
`uc 1 DLYCYC3 1 0 :1:7 
]
[u S16790 . 1 `S3472 1 . 1 0 `S3475 1 . 1 0 ]
"6106
[s S16794 . 1 `uc 1 DMAEN 1 0 :1:0 
`uc 1 DLYINTEN 1 0 :1:1 
`uc 1 DUPLEX0 1 0 :1:2 
`uc 1 DUPLEX1 1 0 :1:3 
`uc 1 RXINC 1 0 :1:4 
`uc 1 TXINC 1 0 :1:5 
`uc 1 SSCON0 1 0 :1:6 
`uc 1 SSCON1 1 0 :1:7 
]
[u S16803 . 1 `S3500 1 . 1 0 ]
"6177
[s S16806 . 1 `uc 1 LATA0 1 0 :1:0 
`uc 1 LATA1 1 0 :1:1 
`uc 1 LATA2 1 0 :1:2 
`uc 1 LATA3 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 LATA5 1 0 :1:5 
`uc 1 LATA6 1 0 :1:6 
`uc 1 LATA7 1 0 :1:7 
]
[s S16815 . 1 `uc 1 LA0 1 0 :1:0 
]
[s S16817 . 1 `uc 1 . 1 0 :1:0 
`uc 1 LA1 1 0 :1:1 
]
[s S16820 . 1 `uc 1 . 1 0 :2:0 
`uc 1 LA2 1 0 :1:2 
]
[s S16823 . 1 `uc 1 . 1 0 :3:0 
`uc 1 LA3 1 0 :1:3 
]
[s S16826 . 1 `uc 1 . 1 0 :4:0 
`uc 1 LA4 1 0 :1:4 
]
[s S16829 . 1 `uc 1 . 1 0 :5:0 
`uc 1 LA5 1 0 :1:5 
]
[s S16832 . 1 `uc 1 . 1 0 :6:0 
`uc 1 LA6 1 0 :1:6 
]
[s S16835 . 1 `uc 1 . 1 0 :7:0 
`uc 1 LA7 1 0 :1:7 
]
[u S16838 . 1 `S3521 1 . 1 0 `S3530 1 . 1 0 `S3532 1 . 1 0 `S3535 1 . 1 0 `S3538 1 . 1 0 `S3541 1 . 1 0 `S3544 1 . 1 0 `S3547 1 . 1 0 `S3550 1 . 1 0 ]
"6269
[s S16849 . 1 `uc 1 LATC0 1 0 :1:0 
`uc 1 LATC1 1 0 :1:1 
`uc 1 LATC2 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 LATC4 1 0 :1:4 
`uc 1 LATC5 1 0 :1:5 
`uc 1 LATC6 1 0 :1:6 
`uc 1 LATC7 1 0 :1:7 
]
[s S16858 . 1 `uc 1 LC0 1 0 :1:0 
]
[s S16860 . 1 `uc 1 . 1 0 :1:0 
`uc 1 LC1 1 0 :1:1 
]
[s S16863 . 1 `uc 1 . 1 0 :2:0 
`uc 1 LC2 1 0 :1:2 
]
[s S16866 . 1 `uc 1 . 1 0 :3:0 
`uc 1 LC3 1 0 :1:3 
]
[s S16869 . 1 `uc 1 . 1 0 :4:0 
`uc 1 LC4 1 0 :1:4 
]
[s S16872 . 1 `uc 1 . 1 0 :5:0 
`uc 1 LC5 1 0 :1:5 
]
[s S16875 . 1 `uc 1 . 1 0 :6:0 
`uc 1 LC6 1 0 :1:6 
]
[s S16878 . 1 `uc 1 . 1 0 :7:0 
`uc 1 LC7 1 0 :1:7 
]
[u S16881 . 1 `S3671 1 . 1 0 `S3680 1 . 1 0 `S3682 1 . 1 0 `S3685 1 . 1 0 `S3688 1 . 1 0 `S3691 1 . 1 0 `S3694 1 . 1 0 `S3697 1 . 1 0 `S3700 1 . 1 0 ]
"6607
[s S16893 . 1 `uc 1 ALRMVALL 1 0 :8:0 
]
[u S16895 . 1 `S3747 1 . 1 0 ]
"6626
[s S16899 . 1 `uc 1 ALRMVALH 1 0 :8:0 
]
[u S16901 . 1 `S3755 1 . 1 0 ]
"6636
[s S16904 . 1 `uc 1 ARPT 1 0 :8:0 
]
[s S16906 . 1 `uc 1 ARPT0 1 0 :1:0 
`uc 1 ARPT1 1 0 :1:1 
`uc 1 ARPT2 1 0 :1:2 
`uc 1 ARPT3 1 0 :1:3 
`uc 1 ARPT4 1 0 :1:4 
`uc 1 ARPT5 1 0 :1:5 
`uc 1 ARPT6 1 0 :1:6 
`uc 1 ARPT7 1 0 :1:7 
]
[u S16915 . 1 `S3762 1 . 1 0 `S3764 1 . 1 0 ]
"6665
[s S16919 . 1 `uc 1 ALRMPTR 1 0 :2:0 
`uc 1 AMASK 1 0 :4:2 
`uc 1 CHIME 1 0 :1:6 
`uc 1 ALRMEN 1 0 :1:7 
]
[s S16924 . 1 `uc 1 ALRMPTR0 1 0 :1:0 
`uc 1 ALRMPTR1 1 0 :1:1 
`uc 1 AMASK0 1 0 :1:2 
`uc 1 AMASK1 1 0 :1:3 
`uc 1 AMASK2 1 0 :1:4 
`uc 1 AMASK3 1 0 :1:5 
]
[u S16931 . 1 `S3788 1 . 1 0 `S3793 1 . 1 0 ]
"6735
[s S16935 . 1 `uc 1 TRISA0 1 0 :1:0 
`uc 1 TRISA1 1 0 :1:1 
`uc 1 TRISA2 1 0 :1:2 
`uc 1 TRISA3 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 TRISA5 1 0 :1:5 
`uc 1 TRISA6 1 0 :1:6 
`uc 1 TRISA7 1 0 :1:7 
]
[u S16944 . 1 `S3816 1 . 1 0 ]
"6806
[s S16947 . 1 `uc 1 TRISB0 1 0 :1:0 
`uc 1 TRISB1 1 0 :1:1 
`uc 1 TRISB2 1 0 :1:2 
`uc 1 TRISB3 1 0 :1:3 
`uc 1 TRISB4 1 0 :1:4 
`uc 1 TRISB5 1 0 :1:5 
`uc 1 TRISB6 1 0 :1:6 
`uc 1 TRISB7 1 0 :1:7 
]
[u S16956 . 1 `S3837 1 . 1 0 ]
"6862
[s S16959 . 1 `uc 1 TRISC0 1 0 :1:0 
`uc 1 TRISC1 1 0 :1:1 
`uc 1 TRISC2 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 TRISC4 1 0 :1:4 
`uc 1 TRISC5 1 0 :1:5 
`uc 1 TRISC6 1 0 :1:6 
`uc 1 TRISC7 1 0 :1:7 
]
[s S16968 . 1 `uc 1 . 1 0 :3:0 
`uc 1 TRISC3 1 0 :1:3 
]
[u S16971 . 1 `S3858 1 . 1 0 `S3867 1 . 1 0 ]
"6927
[s S16975 . 1 `uc 1 T3GSS0 1 0 :1:0 
`uc 1 T3GSS1 1 0 :1:1 
`uc 1 T3GVAL 1 0 :1:2 
`uc 1 T3GGO_T3DONE 1 0 :1:3 
`uc 1 T3GSPM 1 0 :1:4 
`uc 1 T3GTM 1 0 :1:5 
`uc 1 T3GPOL 1 0 :1:6 
`uc 1 TMR3GE 1 0 :1:7 
]
[s S16984 . 1 `uc 1 . 1 0 :3:0 
`uc 1 T3GGO 1 0 :1:3 
]
[s S16987 . 1 `uc 1 . 1 0 :3:0 
`uc 1 T3DONE 1 0 :1:3 
]
[u S16990 . 1 `S3886 1 . 1 0 `S3895 1 . 1 0 `S3898 1 . 1 0 ]
"7050
[s S16996 . 1 `uc 1 RTCVALL 1 0 :8:0 
]
[u S16998 . 1 `S3922 1 . 1 0 ]
"7060
[s S17001 . 1 `uc 1 RTCVALH 1 0 :8:0 
]
[s S17003 . 1 `uc 1 . 1 0 :6:0 
`uc 1 WAITB0 1 0 :1:6 
]
[s S17006 . 1 `uc 1 . 1 0 :7:0 
`uc 1 WAITB1 1 0 :1:7 
]
[s S17009 . 1 `uc 1 WAITE0 1 0 :1:0 
]
[s S17011 . 1 `uc 1 . 1 0 :1:0 
`uc 1 WAITE1 1 0 :1:1 
]
[s S17014 . 1 `uc 1 . 1 0 :2:0 
`uc 1 WAITM0 1 0 :1:2 
]
[s S17017 . 1 `uc 1 . 1 0 :3:0 
`uc 1 WAITM1 1 0 :1:3 
]
[s S17020 . 1 `uc 1 . 1 0 :4:0 
`uc 1 WAITM2 1 0 :1:4 
]
[s S17023 . 1 `uc 1 . 1 0 :5:0 
`uc 1 WAITM3 1 0 :1:5 
]
[u S17026 . 1 `S3929 1 . 1 0 `S3931 1 . 1 0 `S3934 1 . 1 0 `S3937 1 . 1 0 `S3939 1 . 1 0 `S3942 1 . 1 0 `S3945 1 . 1 0 `S3948 1 . 1 0 `S3951 1 . 1 0 ]
"7110
[s S17037 . 1 `uc 1 T1GSS0 1 0 :1:0 
`uc 1 T1GSS1 1 0 :1:1 
`uc 1 T1GVAL 1 0 :1:2 
`uc 1 T1GGO_T1DONE 1 0 :1:3 
`uc 1 T1GSPM 1 0 :1:4 
`uc 1 T1GTM 1 0 :1:5 
`uc 1 T1GPOL 1 0 :1:6 
`uc 1 TMR1GE 1 0 :1:7 
]
[s S17046 . 1 `uc 1 . 1 0 :3:0 
`uc 1 T1GGO 1 0 :1:3 
]
[s S17049 . 1 `uc 1 . 1 0 :3:0 
`uc 1 T1DONE 1 0 :1:3 
]
[u S17052 . 1 `S3990 1 . 1 0 `S3999 1 . 1 0 `S4002 1 . 1 0 ]
"7184
[s S17057 . 1 `uc 1 TUN 1 0 :6:0 
`uc 1 PLLEN 1 0 :1:6 
`uc 1 INTSRC 1 0 :1:7 
]
[s S17061 . 1 `uc 1 TUN0 1 0 :1:0 
`uc 1 TUN1 1 0 :1:1 
`uc 1 TUN2 1 0 :1:2 
`uc 1 TUN3 1 0 :1:3 
`uc 1 TUN4 1 0 :1:4 
`uc 1 TUN5 1 0 :1:5 
]
[u S17068 . 1 `S4025 1 . 1 0 `S4029 1 . 1 0 ]
"7258
[s S17072 . 1 `uc 1 RX9D 1 0 :1:0 
`uc 1 OERR 1 0 :1:1 
`uc 1 FERR 1 0 :1:2 
`uc 1 ADDEN 1 0 :1:3 
`uc 1 CREN 1 0 :1:4 
`uc 1 SREN 1 0 :1:5 
`uc 1 RX9 1 0 :1:6 
`uc 1 SPEN 1 0 :1:7 
]
[s S17081 . 1 `uc 1 RX9D2 1 0 :1:0 
`uc 1 OERR2 1 0 :1:1 
`uc 1 FERR2 1 0 :1:2 
`uc 1 ADDEN2 1 0 :1:3 
`uc 1 CREN2 1 0 :1:4 
`uc 1 SREN2 1 0 :1:5 
`uc 1 RX92 1 0 :1:6 
`uc 1 SPEN2 1 0 :1:7 
]
[s S17090 . 1 `uc 1 . 1 0 :6:0 
`uc 1 RC8_92 1 0 :1:6 
]
[s S17093 . 1 `uc 1 . 1 0 :6:0 
`uc 1 RC92 1 0 :1:6 
]
[s S17096 . 1 `uc 1 RCD82 1 0 :1:0 
]
[u S17098 . 1 `S4051 1 . 1 0 `S4060 1 . 1 0 `S4069 1 . 1 0 `S4072 1 . 1 0 `S4075 1 . 1 0 ]
"7345
[s S17105 . 1 `uc 1 TMR1IE 1 0 :1:0 
`uc 1 TMR2IE 1 0 :1:1 
`uc 1 CCP1IE 1 0 :1:2 
`uc 1 SSP1IE 1 0 :1:3 
`uc 1 TX1IE 1 0 :1:4 
`uc 1 RC1IE 1 0 :1:5 
`uc 1 ADIE 1 0 :1:6 
]
[s S17113 . 1 `uc 1 . 1 0 :3:0 
`uc 1 SSPIE 1 0 :1:3 
`uc 1 TXIE 1 0 :1:4 
`uc 1 RCIE 1 0 :1:5 
]
[u S17118 . 1 `S4110 1 . 1 0 `S4118 1 . 1 0 ]
"7466
[s S17122 . 1 `uc 1 TMR1IF 1 0 :1:0 
`uc 1 TMR2IF 1 0 :1:1 
`uc 1 CCP1IF 1 0 :1:2 
`uc 1 SSP1IF 1 0 :1:3 
`uc 1 TX1IF 1 0 :1:4 
`uc 1 RC1IF 1 0 :1:5 
`uc 1 ADIF 1 0 :1:6 
]
[s S17130 . 1 `uc 1 . 1 0 :3:0 
`uc 1 SSPIF 1 0 :1:3 
`uc 1 TXIF 1 0 :1:4 
`uc 1 RCIF 1 0 :1:5 
]
[u S17135 . 1 `S287 1 . 1 0 `S295 1 . 1 0 ]
"7542
[s S17139 . 1 `uc 1 TMR1IP 1 0 :1:0 
`uc 1 TMR2IP 1 0 :1:1 
`uc 1 CCP1IP 1 0 :1:2 
`uc 1 SSP1IP 1 0 :1:3 
`uc 1 TX1IP 1 0 :1:4 
`uc 1 RC1IP 1 0 :1:5 
`uc 1 ADIP 1 0 :1:6 
]
[s S17147 . 1 `uc 1 . 1 0 :3:0 
`uc 1 SSPIP 1 0 :1:3 
`uc 1 TXIP 1 0 :1:4 
`uc 1 RCIP 1 0 :1:5 
]
[u S17152 . 1 `S4140 1 . 1 0 `S4148 1 . 1 0 ]
"7618
[s S17156 . 1 `uc 1 CCP2IE 1 0 :1:0 
`uc 1 TMR3IE 1 0 :1:1 
`uc 1 LVDIE 1 0 :1:2 
`uc 1 BCL1IE 1 0 :1:3 
`uc 1 USBIE 1 0 :1:4 
`uc 1 CM1IE 1 0 :1:5 
`uc 1 CM2IE 1 0 :1:6 
`uc 1 OSCFIE 1 0 :1:7 
]
[s S17165 . 1 `uc 1 . 1 0 :3:0 
`uc 1 BCLIE 1 0 :1:3 
]
[s S17168 . 1 `uc 1 . 1 0 :6:0 
`uc 1 CMIE 1 0 :1:6 
]
[u S17171 . 1 `S4170 1 . 1 0 `S4179 1 . 1 0 `S4182 1 . 1 0 ]
"7697
[s S17176 . 1 `uc 1 CCP2IF 1 0 :1:0 
`uc 1 TMR3IF 1 0 :1:1 
`uc 1 LVDIF 1 0 :1:2 
`uc 1 BCL1IF 1 0 :1:3 
`uc 1 USBIF 1 0 :1:4 
`uc 1 CM1IF 1 0 :1:5 
`uc 1 CM2IF 1 0 :1:6 
`uc 1 OSCFIF 1 0 :1:7 
]
[s S17185 . 1 `uc 1 . 1 0 :3:0 
`uc 1 BCLIF 1 0 :1:3 
]
[s S17188 . 1 `uc 1 . 1 0 :6:0 
`uc 1 CMIF 1 0 :1:6 
]
[u S17191 . 1 `S4205 1 . 1 0 `S4214 1 . 1 0 `S4217 1 . 1 0 ]
"7776
[s S17196 . 1 `uc 1 CCP2IP 1 0 :1:0 
`uc 1 TMR3IP 1 0 :1:1 
`uc 1 LVDIP 1 0 :1:2 
`uc 1 BCL1IP 1 0 :1:3 
`uc 1 USBIP 1 0 :1:4 
`uc 1 CM1IP 1 0 :1:5 
`uc 1 CM2IP 1 0 :1:6 
`uc 1 OSCFIP 1 0 :1:7 
]
[s S17205 . 1 `uc 1 . 1 0 :3:0 
`uc 1 BCLIP 1 0 :1:3 
]
[s S17208 . 1 `uc 1 . 1 0 :6:0 
`uc 1 CMIP 1 0 :1:6 
]
[u S17211 . 1 `S4240 1 . 1 0 `S4249 1 . 1 0 `S4252 1 . 1 0 ]
"7855
[s S17216 . 1 `uc 1 RTCCIE 1 0 :1:0 
`uc 1 TMR3GIE 1 0 :1:1 
`uc 1 CTMUIE 1 0 :1:2 
`uc 1 TMR4IE 1 0 :1:3 
`uc 1 TX2IE 1 0 :1:4 
`uc 1 RC2IE 1 0 :1:5 
`uc 1 BCL2IE 1 0 :1:6 
`uc 1 SSP2IE 1 0 :1:7 
]
[s S17225 . 1 `uc 1 RXB0IE 1 0 :1:0 
]
[s S17227 . 1 `uc 1 . 1 0 :1:0 
`uc 1 RXB1IE 1 0 :1:1 
]
[s S17230 . 1 `uc 1 . 1 0 :1:0 
`uc 1 RXBNIE 1 0 :1:1 
]
[s S17233 . 1 `uc 1 . 1 0 :2:0 
`uc 1 TXB0IE 1 0 :1:2 
]
[s S17236 . 1 `uc 1 . 1 0 :3:0 
`uc 1 TXB1IE 1 0 :1:3 
]
[s S17239 . 1 `uc 1 . 1 0 :4:0 
`uc 1 TXB2IE 1 0 :1:4 
]
[s S17242 . 1 `uc 1 . 1 0 :4:0 
`uc 1 TXBNIE 1 0 :1:4 
]
[u S17245 . 1 `S4275 1 . 1 0 `S4284 1 . 1 0 `S4286 1 . 1 0 `S4289 1 . 1 0 `S4292 1 . 1 0 `S4295 1 . 1 0 `S4298 1 . 1 0 `S4301 1 . 1 0 ]
"7953
[s S17255 . 1 `uc 1 RTCCIF 1 0 :1:0 
`uc 1 TMR3GIF 1 0 :1:1 
`uc 1 CTMUIF 1 0 :1:2 
`uc 1 TMR4IF 1 0 :1:3 
`uc 1 TX2IF 1 0 :1:4 
`uc 1 RC2IF 1 0 :1:5 
`uc 1 BCL2IF 1 0 :1:6 
`uc 1 SSP2IF 1 0 :1:7 
]
[s S17264 . 1 `uc 1 . 1 0 :1:0 
`uc 1 RXBNIF 1 0 :1:1 
]
[s S17267 . 1 `uc 1 . 1 0 :4:0 
`uc 1 TXBNIF 1 0 :1:4 
]
[u S17270 . 1 `S4343 1 . 1 0 `S4352 1 . 1 0 `S4355 1 . 1 0 ]
"8057
[s S17275 . 1 `uc 1 RTCCIP 1 0 :1:0 
`uc 1 TMR3GIP 1 0 :1:1 
`uc 1 CTMUIP 1 0 :1:2 
`uc 1 TMR4IP 1 0 :1:3 
`uc 1 TX2IP 1 0 :1:4 
`uc 1 RC2IP 1 0 :1:5 
`uc 1 BCL2IP 1 0 :1:6 
`uc 1 SSP2IP 1 0 :1:7 
]
[s S17284 . 1 `uc 1 . 1 0 :1:0 
`uc 1 RXBNIP 1 0 :1:1 
]
[s S17287 . 1 `uc 1 . 1 0 :4:0 
`uc 1 TXBNIP 1 0 :1:4 
]
[u S17290 . 1 `S4378 1 . 1 0 `S4387 1 . 1 0 `S4390 1 . 1 0 ]
"8136
[s S17295 . 1 `uc 1 . 1 0 :1:0 
`uc 1 WR 1 0 :1:1 
`uc 1 WREN 1 0 :1:2 
`uc 1 WRERR 1 0 :1:3 
`uc 1 FREE 1 0 :1:4 
`uc 1 WPROG 1 0 :1:5 
]
[u S17302 . 1 `S4413 1 . 1 0 ]
"8234
[s S17306 . 1 `uc 1 EECON2 1 0 :8:0 
]
[u S17308 . 1 `S4431 1 . 1 0 ]
"8244
[s S17311 . 1 `uc 1 TX9D 1 0 :1:0 
`uc 1 TRMT 1 0 :1:1 
`uc 1 BRGH 1 0 :1:2 
`uc 1 SENDB 1 0 :1:3 
`uc 1 SYNC 1 0 :1:4 
`uc 1 TXEN 1 0 :1:5 
`uc 1 TX9 1 0 :1:6 
`uc 1 CSRC 1 0 :1:7 
]
[s S17320 . 1 `uc 1 TX9D2 1 0 :1:0 
`uc 1 TRMT2 1 0 :1:1 
`uc 1 BRGH2 1 0 :1:2 
`uc 1 SENDB2 1 0 :1:3 
`uc 1 SYNC2 1 0 :1:4 
`uc 1 TXEN2 1 0 :1:5 
`uc 1 TX92 1 0 :1:6 
`uc 1 CSRC2 1 0 :1:7 
]
[s S17329 . 1 `uc 1 . 1 0 :6:0 
`uc 1 TX8_92 1 0 :1:6 
]
[s S17332 . 1 `uc 1 TXD82 1 0 :1:0 
]
[u S17334 . 1 `S4438 1 . 1 0 `S4447 1 . 1 0 `S4456 1 . 1 0 `S4459 1 . 1 0 ]
"8381
[s S17341 . 1 `uc 1 TXREG2 1 0 :8:0 
]
[u S17343 . 1 `S4491 1 . 1 0 ]
"8400
[s S17347 . 1 `uc 1 RCREG2 1 0 :8:0 
]
[u S17349 . 1 `S4499 1 . 1 0 ]
"8419
[s S17353 . 1 `uc 1 SPBRG2 1 0 :8:0 
]
[u S17355 . 1 `S4507 1 . 1 0 ]
"8443
[s S17359 . 1 `uc 1 RX9D 1 0 :1:0 
`uc 1 OERR 1 0 :1:1 
`uc 1 FERR 1 0 :1:2 
`uc 1 ADDEN 1 0 :1:3 
`uc 1 CREN 1 0 :1:4 
`uc 1 SREN 1 0 :1:5 
`uc 1 RX9 1 0 :1:6 
`uc 1 SPEN 1 0 :1:7 
]
[s S17368 . 1 `uc 1 RCD8 1 0 :1:0 
`uc 1 . 1 0 :2:1 
`uc 1 ADEN 1 0 :1:3 
`uc 1 . 1 0 :2:4 
`uc 1 RC9 1 0 :1:6 
]
[s S17374 . 1 `uc 1 . 1 0 :6:0 
`uc 1 NOT_RC8 1 0 :1:6 
]
[s S17377 . 1 `uc 1 . 1 0 :6:0 
`uc 1 nRC8 1 0 :1:6 
]
[s S17380 . 1 `uc 1 . 1 0 :6:0 
`uc 1 RC8_9 1 0 :1:6 
]
[s S17383 . 1 `uc 1 RX9D1 1 0 :1:0 
`uc 1 OERR1 1 0 :1:1 
`uc 1 FERR1 1 0 :1:2 
`uc 1 ADDEN1 1 0 :1:3 
`uc 1 CREN1 1 0 :1:4 
`uc 1 SREN1 1 0 :1:5 
`uc 1 RX91 1 0 :1:6 
`uc 1 SPEN1 1 0 :1:7 
]
[s S17392 . 1 `uc 1 . 1 0 :5:0 
`uc 1 SRENA 1 0 :1:5 
]
[u S17395 . 1 `S4051 1 . 1 0 `S4524 1 . 1 0 `S4530 1 . 1 0 `S4533 1 . 1 0 `S4536 1 . 1 0 `S4539 1 . 1 0 `S4548 1 . 1 0 ]
"8493
[s S17404 . 1 `uc 1 RX9D 1 0 :1:0 
`uc 1 OERR 1 0 :1:1 
`uc 1 FERR 1 0 :1:2 
`uc 1 ADDEN 1 0 :1:3 
`uc 1 CREN 1 0 :1:4 
`uc 1 SREN 1 0 :1:5 
`uc 1 RX9 1 0 :1:6 
`uc 1 SPEN 1 0 :1:7 
]
[s S17413 . 1 `uc 1 RCD8 1 0 :1:0 
`uc 1 . 1 0 :2:1 
`uc 1 ADEN 1 0 :1:3 
`uc 1 . 1 0 :2:4 
`uc 1 RC9 1 0 :1:6 
]
[s S17419 . 1 `uc 1 . 1 0 :6:0 
`uc 1 NOT_RC8 1 0 :1:6 
]
[s S17422 . 1 `uc 1 . 1 0 :6:0 
`uc 1 nRC8 1 0 :1:6 
]
[s S17425 . 1 `uc 1 . 1 0 :6:0 
`uc 1 RC8_9 1 0 :1:6 
]
[s S17428 . 1 `uc 1 RX9D1 1 0 :1:0 
`uc 1 OERR1 1 0 :1:1 
`uc 1 FERR1 1 0 :1:2 
`uc 1 ADDEN1 1 0 :1:3 
`uc 1 CREN1 1 0 :1:4 
`uc 1 SREN1 1 0 :1:5 
`uc 1 RX91 1 0 :1:6 
`uc 1 SPEN1 1 0 :1:7 
]
[s S17437 . 1 `uc 1 . 1 0 :5:0 
`uc 1 SRENA 1 0 :1:5 
]
[u S17440 . 1 `S4051 1 . 1 0 `S4524 1 . 1 0 `S4530 1 . 1 0 `S4533 1 . 1 0 `S4536 1 . 1 0 `S4539 1 . 1 0 `S4548 1 . 1 0 ]
"8780
[s S17450 . 1 `uc 1 TX9D 1 0 :1:0 
`uc 1 TRMT 1 0 :1:1 
`uc 1 BRGH 1 0 :1:2 
`uc 1 SENDB 1 0 :1:3 
`uc 1 SYNC 1 0 :1:4 
`uc 1 TXEN 1 0 :1:5 
`uc 1 TX9 1 0 :1:6 
`uc 1 CSRC 1 0 :1:7 
]
[s S17459 . 1 `uc 1 TXD8 1 0 :1:0 
`uc 1 . 1 0 :5:1 
`uc 1 TX8_9 1 0 :1:6 
]
[s S17463 . 1 `uc 1 . 1 0 :6:0 
`uc 1 NOT_TX8 1 0 :1:6 
]
[s S17466 . 1 `uc 1 . 1 0 :6:0 
`uc 1 nTX8 1 0 :1:6 
]
[s S17469 . 1 `uc 1 TX9D1 1 0 :1:0 
`uc 1 TRMT1 1 0 :1:1 
`uc 1 BRGH1 1 0 :1:2 
`uc 1 SENDB1 1 0 :1:3 
`uc 1 SYNC1 1 0 :1:4 
`uc 1 TXEN1 1 0 :1:5 
`uc 1 TX91 1 0 :1:6 
`uc 1 CSRC1 1 0 :1:7 
]
[u S17478 . 1 `S4438 1 . 1 0 `S4687 1 . 1 0 `S4691 1 . 1 0 `S4694 1 . 1 0 `S4697 1 . 1 0 ]
"8820
[s S17485 . 1 `uc 1 TX9D 1 0 :1:0 
`uc 1 TRMT 1 0 :1:1 
`uc 1 BRGH 1 0 :1:2 
`uc 1 SENDB 1 0 :1:3 
`uc 1 SYNC 1 0 :1:4 
`uc 1 TXEN 1 0 :1:5 
`uc 1 TX9 1 0 :1:6 
`uc 1 CSRC 1 0 :1:7 
]
[s S17494 . 1 `uc 1 TXD8 1 0 :1:0 
`uc 1 . 1 0 :5:1 
`uc 1 TX8_9 1 0 :1:6 
]
[s S17498 . 1 `uc 1 . 1 0 :6:0 
`uc 1 NOT_TX8 1 0 :1:6 
]
[s S17501 . 1 `uc 1 . 1 0 :6:0 
`uc 1 nTX8 1 0 :1:6 
]
[s S17504 . 1 `uc 1 TX9D1 1 0 :1:0 
`uc 1 TRMT1 1 0 :1:1 
`uc 1 BRGH1 1 0 :1:2 
`uc 1 SENDB1 1 0 :1:3 
`uc 1 SYNC1 1 0 :1:4 
`uc 1 TXEN1 1 0 :1:5 
`uc 1 TX91 1 0 :1:6 
`uc 1 CSRC1 1 0 :1:7 
]
[u S17513 . 1 `S4438 1 . 1 0 `S4687 1 . 1 0 `S4691 1 . 1 0 `S4694 1 . 1 0 `S4697 1 . 1 0 ]
"9067
[s S17522 . 1 `uc 1 TXREG1 1 0 :8:0 
]
[u S17524 . 1 `S4806 1 . 1 0 ]
"9077
[s S17527 . 1 `uc 1 TXREG1 1 0 :8:0 
]
[u S17529 . 1 `S4806 1 . 1 0 ]
"9104
[s S17534 . 1 `uc 1 RCREG1 1 0 :8:0 
]
[u S17536 . 1 `S4822 1 . 1 0 ]
"9114
[s S17539 . 1 `uc 1 RCREG1 1 0 :8:0 
]
[u S17541 . 1 `S4822 1 . 1 0 ]
"9141
[s S17546 . 1 `uc 1 SPBRG1 1 0 :8:0 
]
[u S17548 . 1 `S4838 1 . 1 0 ]
"9151
[s S17551 . 1 `uc 1 SPBRG1 1 0 :8:0 
]
[u S17553 . 1 `S4838 1 . 1 0 ]
"9164
[s S17556 . 1 `uc 1 IRNG 1 0 :2:0 
`uc 1 ITRIM 1 0 :6:2 
]
[s S17559 . 1 `uc 1 IRNG0 1 0 :1:0 
`uc 1 IRNG1 1 0 :1:1 
`uc 1 ITRIM0 1 0 :1:2 
`uc 1 ITRIM1 1 0 :1:3 
`uc 1 ITRIM2 1 0 :1:4 
`uc 1 ITRIM3 1 0 :1:5 
`uc 1 ITRIM4 1 0 :1:6 
`uc 1 ITRIM5 1 0 :1:7 
]
[u S17568 . 1 `S4852 1 . 1 0 `S4855 1 . 1 0 ]
"9194
[s S17572 . 1 `uc 1 EDG1STAT 1 0 :1:0 
`uc 1 EDG2STAT 1 0 :1:1 
`uc 1 EDG1SEL0 1 0 :1:2 
`uc 1 EDG1SEL1 1 0 :1:3 
`uc 1 EDG1POL 1 0 :1:4 
`uc 1 EDG2SEL0 1 0 :1:5 
`uc 1 EDG2SEL1 1 0 :1:6 
`uc 1 EDG2POL 1 0 :1:7 
]
[u S17581 . 1 `S4880 1 . 1 0 ]
"9265
[s S17584 . 1 `uc 1 CTTRIG 1 0 :1:0 
`uc 1 IDISSEN 1 0 :1:1 
`uc 1 EDGSEQEN 1 0 :1:2 
`uc 1 EDGEN 1 0 :1:3 
`uc 1 TGEN 1 0 :1:4 
`uc 1 CTMUSIDL 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 CTMUEN 1 0 :1:7 
]
[u S17593 . 1 `S4901 1 . 1 0 ]
"9370
[s S17597 . 1 `uc 1 CCP2M 1 0 :4:0 
`uc 1 DC2B 1 0 :2:4 
`uc 1 P2M 1 0 :2:6 
]
[s S17601 . 1 `uc 1 CCP2M0 1 0 :1:0 
`uc 1 CCP2M1 1 0 :1:1 
`uc 1 CCP2M2 1 0 :1:2 
`uc 1 CCP2M3 1 0 :1:3 
`uc 1 DC2B0 1 0 :1:4 
`uc 1 DC2B1 1 0 :1:5 
`uc 1 P2M0 1 0 :1:6 
`uc 1 P2M1 1 0 :1:7 
]
[s S17610 . 1 `uc 1 . 1 0 :4:0 
`uc 1 CCP2Y 1 0 :1:4 
`uc 1 CCP2X 1 0 :1:5 
]
[u S17614 . 1 `S4923 1 . 1 0 `S4927 1 . 1 0 `S4936 1 . 1 0 ]
"9397
[s S17619 . 1 `uc 1 CCP2M 1 0 :4:0 
`uc 1 DC2B 1 0 :2:4 
`uc 1 P2M 1 0 :2:6 
]
[s S17623 . 1 `uc 1 CCP2M0 1 0 :1:0 
`uc 1 CCP2M1 1 0 :1:1 
`uc 1 CCP2M2 1 0 :1:2 
`uc 1 CCP2M3 1 0 :1:3 
`uc 1 DC2B0 1 0 :1:4 
`uc 1 DC2B1 1 0 :1:5 
`uc 1 P2M0 1 0 :1:6 
`uc 1 P2M1 1 0 :1:7 
]
[s S17632 . 1 `uc 1 . 1 0 :4:0 
`uc 1 CCP2Y 1 0 :1:4 
`uc 1 CCP2X 1 0 :1:5 
]
[u S17636 . 1 `S4923 1 . 1 0 `S4927 1 . 1 0 `S4936 1 . 1 0 ]
"9562
[s S17643 . 1 `uc 1 CCPR2L 1 0 :8:0 
]
[u S17645 . 1 `S5003 1 . 1 0 ]
"9581
[s S17649 . 1 `uc 1 CCPR2H 1 0 :8:0 
]
[u S17651 . 1 `S5011 1 . 1 0 ]
"9605
[s S17655 . 1 `uc 1 P2DC 1 0 :7:0 
`uc 1 P2RSEN 1 0 :1:7 
]
[s S17658 . 1 `uc 1 P2DC0 1 0 :1:0 
`uc 1 P2DC1 1 0 :1:1 
`uc 1 P2DC2 1 0 :1:2 
`uc 1 P2DC3 1 0 :1:3 
`uc 1 P2DC4 1 0 :1:4 
`uc 1 P2DC5 1 0 :1:5 
`uc 1 P2DC6 1 0 :1:6 
]
[u S17666 . 1 `S5019 1 . 1 0 `S5022 1 . 1 0 ]
"9625
[s S17670 . 1 `uc 1 P2DC 1 0 :7:0 
`uc 1 P2RSEN 1 0 :1:7 
]
[s S17673 . 1 `uc 1 P2DC0 1 0 :1:0 
`uc 1 P2DC1 1 0 :1:1 
`uc 1 P2DC2 1 0 :1:2 
`uc 1 P2DC3 1 0 :1:3 
`uc 1 P2DC4 1 0 :1:4 
`uc 1 P2DC5 1 0 :1:5 
`uc 1 P2DC6 1 0 :1:6 
]
[u S17681 . 1 `S5019 1 . 1 0 `S5022 1 . 1 0 ]
"9688
[s S17685 . 1 `uc 1 PSS2BD 1 0 :2:0 
`uc 1 PSS2AC 1 0 :2:2 
`uc 1 ECCP2AS 1 0 :3:4 
`uc 1 ECCP2ASE 1 0 :1:7 
]
[s S17690 . 1 `uc 1 PSS2BD0 1 0 :1:0 
`uc 1 PSS2BD1 1 0 :1:1 
`uc 1 PSS2AC0 1 0 :1:2 
`uc 1 PSS2AC1 1 0 :1:3 
`uc 1 ECCP2AS0 1 0 :1:4 
`uc 1 ECCP2AS1 1 0 :1:5 
`uc 1 ECCP2AS2 1 0 :1:6 
]
[u S17698 . 1 `S5071 1 . 1 0 `S5076 1 . 1 0 ]
"9759
[s S17702 . 1 `uc 1 STRA 1 0 :1:0 
`uc 1 STRB 1 0 :1:1 
`uc 1 STRC 1 0 :1:2 
`uc 1 STRD 1 0 :1:3 
`uc 1 STRSYNC 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 CMPL0 1 0 :1:6 
`uc 1 CMPL1 1 0 :1:7 
]
[s S17711 . 1 `uc 1 P2DC0 1 0 :1:0 
`uc 1 P2DC1 1 0 :1:1 
`uc 1 P2DC2 1 0 :1:2 
`uc 1 P2DC3 1 0 :1:3 
`uc 1 P2DC4 1 0 :1:4 
`uc 1 P2DC5 1 0 :1:5 
`uc 1 P2DC6 1 0 :1:6 
]
[s S17719 . 1 `uc 1 . 1 0 :6:0 
`uc 1 CMPL02 1 0 :1:6 
]
[s S17722 . 1 `uc 1 . 1 0 :7:0 
`uc 1 CMPL12 1 0 :1:7 
]
[s S17725 . 1 `uc 1 P2DC02 1 0 :1:0 
]
[s S17727 . 1 `uc 1 P2DC0CON 1 0 :1:0 
]
[s S17729 . 1 `uc 1 . 1 0 :1:0 
`uc 1 P2DC12 1 0 :1:1 
]
[s S17732 . 1 `uc 1 . 1 0 :1:0 
`uc 1 P2DC1CON 1 0 :1:1 
]
[s S17735 . 1 `uc 1 . 1 0 :2:0 
`uc 1 P2DC22 1 0 :1:2 
]
[s S17738 . 1 `uc 1 . 1 0 :2:0 
`uc 1 P2DC2CON 1 0 :1:2 
]
[s S17741 . 1 `uc 1 . 1 0 :3:0 
`uc 1 P2DC32 1 0 :1:3 
]
[s S17744 . 1 `uc 1 . 1 0 :3:0 
`uc 1 P2DC3CON 1 0 :1:3 
]
[s S17747 . 1 `uc 1 . 1 0 :4:0 
`uc 1 P2DC42 1 0 :1:4 
]
[s S17750 . 1 `uc 1 . 1 0 :4:0 
`uc 1 P2DC4CON 1 0 :1:4 
]
[s S17753 . 1 `uc 1 . 1 0 :5:0 
`uc 1 P2DC52 1 0 :1:5 
]
[s S17756 . 1 `uc 1 . 1 0 :5:0 
`uc 1 P2DC5CON 1 0 :1:5 
]
[s S17759 . 1 `uc 1 . 1 0 :6:0 
`uc 1 P2DC62 1 0 :1:6 
]
[s S17762 . 1 `uc 1 . 1 0 :6:0 
`uc 1 P2DC6CON 1 0 :1:6 
]
[s S17765 . 1 `uc 1 STRA2 1 0 :1:0 
]
[s S17767 . 1 `uc 1 . 1 0 :1:0 
`uc 1 STRB2 1 0 :1:1 
]
[s S17770 . 1 `uc 1 . 1 0 :2:0 
`uc 1 STRC2 1 0 :1:2 
]
[s S17773 . 1 `uc 1 . 1 0 :3:0 
`uc 1 STRD2 1 0 :1:3 
]
[s S17776 . 1 `uc 1 . 1 0 :4:0 
`uc 1 STRSYNC2 1 0 :1:4 
]
[u S17779 . 1 `S5101 1 . 1 0 `S5022 1 . 1 0 `S5118 1 . 1 0 `S5121 1 . 1 0 `S5124 1 . 1 0 `S5126 1 . 1 0 `S5128 1 . 1 0 `S5131 1 . 1 0 `S5134 1 . 1 0 `S5137 1 . 1 0 `S5140 1 . 1 0 `S5143 1 . 1 0 `S5146 1 . 1 0 `S5149 1 . 1 0 `S5152 1 . 1 0 `S5155 1 . 1 0 `S5158 1 . 1 0 `S5161 1 . 1 0 `S5164 1 . 1 0 `S5166 1 . 1 0 `S5169 1 . 1 0 `S5172 1 . 1 0 `S5175 1 . 1 0 ]
"10109
[s S17805 . 1 `uc 1 CCP1M 1 0 :4:0 
`uc 1 DC1B 1 0 :2:4 
`uc 1 P1M 1 0 :2:6 
]
[s S17809 . 1 `uc 1 CCP1M0 1 0 :1:0 
`uc 1 CCP1M1 1 0 :1:1 
`uc 1 CCP1M2 1 0 :1:2 
`uc 1 CCP1M3 1 0 :1:3 
`uc 1 DC1B0 1 0 :1:4 
`uc 1 DC1B1 1 0 :1:5 
`uc 1 P1M0 1 0 :1:6 
`uc 1 P1M1 1 0 :1:7 
]
[s S17818 . 1 `uc 1 . 1 0 :4:0 
`uc 1 CCP1Y 1 0 :1:4 
`uc 1 CCP1X 1 0 :1:5 
]
[u S17822 . 1 `S5281 1 . 1 0 `S5285 1 . 1 0 `S5294 1 . 1 0 ]
"10136
[s S17827 . 1 `uc 1 CCP1M 1 0 :4:0 
`uc 1 DC1B 1 0 :2:4 
`uc 1 P1M 1 0 :2:6 
]
[s S17831 . 1 `uc 1 CCP1M0 1 0 :1:0 
`uc 1 CCP1M1 1 0 :1:1 
`uc 1 CCP1M2 1 0 :1:2 
`uc 1 CCP1M3 1 0 :1:3 
`uc 1 DC1B0 1 0 :1:4 
`uc 1 DC1B1 1 0 :1:5 
`uc 1 P1M0 1 0 :1:6 
`uc 1 P1M1 1 0 :1:7 
]
[s S17840 . 1 `uc 1 . 1 0 :4:0 
`uc 1 CCP1Y 1 0 :1:4 
`uc 1 CCP1X 1 0 :1:5 
]
[u S17844 . 1 `S5281 1 . 1 0 `S5285 1 . 1 0 `S5294 1 . 1 0 ]
"10301
[s S17851 . 1 `uc 1 CCPR1L 1 0 :8:0 
]
[u S17853 . 1 `S5361 1 . 1 0 ]
"10320
[s S17857 . 1 `uc 1 CCPR1H 1 0 :8:0 
]
[u S17859 . 1 `S5369 1 . 1 0 ]
"10344
[s S17863 . 1 `uc 1 P1DC 1 0 :7:0 
`uc 1 P1RSEN 1 0 :1:7 
]
[s S17866 . 1 `uc 1 P1DC0 1 0 :1:0 
`uc 1 P1DC1 1 0 :1:1 
`uc 1 P1DC2 1 0 :1:2 
`uc 1 P1DC3 1 0 :1:3 
`uc 1 P1DC4 1 0 :1:4 
`uc 1 P1DC5 1 0 :1:5 
`uc 1 P1DC6 1 0 :1:6 
]
[u S17874 . 1 `S5377 1 . 1 0 `S5380 1 . 1 0 ]
"10364
[s S17878 . 1 `uc 1 P1DC 1 0 :7:0 
`uc 1 P1RSEN 1 0 :1:7 
]
[s S17881 . 1 `uc 1 P1DC0 1 0 :1:0 
`uc 1 P1DC1 1 0 :1:1 
`uc 1 P1DC2 1 0 :1:2 
`uc 1 P1DC3 1 0 :1:3 
`uc 1 P1DC4 1 0 :1:4 
`uc 1 P1DC5 1 0 :1:5 
`uc 1 P1DC6 1 0 :1:6 
]
[u S17889 . 1 `S5377 1 . 1 0 `S5380 1 . 1 0 ]
"10427
[s S17893 . 1 `uc 1 PSS1BD 1 0 :2:0 
`uc 1 PSS1AC 1 0 :2:2 
`uc 1 ECCP1AS 1 0 :3:4 
`uc 1 ECCP1ASE 1 0 :1:7 
]
[s S17898 . 1 `uc 1 PSS1BD0 1 0 :1:0 
`uc 1 PSS1BD1 1 0 :1:1 
`uc 1 PSS1AC0 1 0 :1:2 
`uc 1 PSS1AC1 1 0 :1:3 
`uc 1 ECCP1AS0 1 0 :1:4 
`uc 1 ECCP1AS1 1 0 :1:5 
`uc 1 ECCP1AS2 1 0 :1:6 
]
[u S17906 . 1 `S5429 1 . 1 0 `S5434 1 . 1 0 ]
"10498
[s S17910 . 1 `uc 1 STRA 1 0 :1:0 
`uc 1 STRB 1 0 :1:1 
`uc 1 STRC 1 0 :1:2 
`uc 1 STRD 1 0 :1:3 
`uc 1 STRSYNC 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 CMPL0 1 0 :1:6 
`uc 1 CMPL1 1 0 :1:7 
]
[u S17919 . 1 `S5101 1 . 1 0 ]
"10574
[s S17922 . 1 `uc 1 SWDTEN 1 0 :1:0 
`uc 1 ULPSINK 1 0 :1:1 
`uc 1 ULPEN 1 0 :1:2 
`uc 1 DS 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 ULPLVL 1 0 :1:5 
`uc 1 LVDSTAT 1 0 :1:6 
`uc 1 REGSLP 1 0 :1:7 
]
[s S17931 . 1 `uc 1 SWDTE 1 0 :1:0 
]
[u S17933 . 1 `S5480 1 . 1 0 `S5489 1 . 1 0 ]
"10633
[s S17937 . 1 `uc 1 ADCS 1 0 :3:0 
`uc 1 ACQT 1 0 :3:3 
`uc 1 ADCAL 1 0 :1:6 
`uc 1 ADFM 1 0 :1:7 
]
[s S17942 . 1 `uc 1 ADCS0 1 0 :1:0 
`uc 1 ADCS1 1 0 :1:1 
`uc 1 ADCS2 1 0 :1:2 
`uc 1 ACQT0 1 0 :1:3 
`uc 1 ACQT1 1 0 :1:4 
`uc 1 ACQT2 1 0 :1:5 
]
[s S17949 . 1 `uc 1 . 1 0 :3:0 
`uc 1 CHSN3 1 0 :1:3 
]
[s S17952 . 1 `uc 1 . 1 0 :4:0 
`uc 1 VCFG01 1 0 :1:4 
]
[s S17955 . 1 `uc 1 . 1 0 :5:0 
`uc 1 VCFG11 1 0 :1:5 
]
[u S17958 . 1 `S5506 1 . 1 0 `S5511 1 . 1 0 `S5518 1 . 1 0 `S5521 1 . 1 0 `S5524 1 . 1 0 ]
"10710
[s S17965 . 1 `uc 1 . 1 0 :1:0 
`uc 1 GO_NOT_DONE 1 0 :1:1 
]
[s S17968 . 1 `uc 1 ADON 1 0 :1:0 
`uc 1 GO_nDONE 1 0 :1:1 
`uc 1 CHS 1 0 :4:2 
`uc 1 VCFG 1 0 :2:6 
]
[s S17973 . 1 `uc 1 . 1 0 :1:0 
`uc 1 GO_DONE 1 0 :1:1 
`uc 1 CHS0 1 0 :1:2 
`uc 1 CHS1 1 0 :1:3 
`uc 1 CHS2 1 0 :1:4 
`uc 1 CHS3 1 0 :1:5 
`uc 1 VCFG0 1 0 :1:6 
`uc 1 VCFG1 1 0 :1:7 
]
[s S17982 . 1 `uc 1 . 1 0 :1:0 
`uc 1 DONE 1 0 :1:1 
]
[s S17985 . 1 `uc 1 . 1 0 :1:0 
`uc 1 GO 1 0 :1:1 
]
[s S17988 . 1 `uc 1 . 1 0 :1:0 
`uc 1 NOT_DONE 1 0 :1:1 
]
[s S17991 . 1 `uc 1 . 1 0 :1:0 
`uc 1 nDONE 1 0 :1:1 
]
[s S17994 . 1 `uc 1 . 1 0 :7:0 
`uc 1 ADCAL 1 0 :1:7 
]
[s S17997 . 1 `uc 1 . 1 0 :1:0 
`uc 1 GODONE 1 0 :1:1 
]
[u S18000 . 1 `S5555 1 . 1 0 `S5558 1 . 1 0 `S5563 1 . 1 0 `S5572 1 . 1 0 `S5575 1 . 1 0 `S5578 1 . 1 0 `S5581 1 . 1 0 `S5584 1 . 1 0 `S5587 1 . 1 0 ]
"10930
[s S18013 . 1 `uc 1 ADRESL 1 0 :8:0 
]
[u S18015 . 1 `S5638 1 . 1 0 ]
"10949
[s S18019 . 1 `uc 1 ADRESH 1 0 :8:0 
]
[u S18021 . 1 `S5646 1 . 1 0 ]
"10973
[s S18025 . 1 `uc 1 SEN 1 0 :1:0 
`uc 1 RSEN 1 0 :1:1 
`uc 1 PEN 1 0 :1:2 
`uc 1 RCEN 1 0 :1:3 
`uc 1 ACKEN 1 0 :1:4 
`uc 1 ACKDT 1 0 :1:5 
`uc 1 ACKSTAT 1 0 :1:6 
`uc 1 GCEN 1 0 :1:7 
]
[s S18034 . 1 `uc 1 . 1 0 :1:0 
`uc 1 ADMSK1 1 0 :1:1 
`uc 1 ADMSK2 1 0 :1:2 
`uc 1 ADMSK3 1 0 :1:3 
`uc 1 ADMSK4 1 0 :1:4 
`uc 1 ADMSK5 1 0 :1:5 
]
[s S18041 . 1 `uc 1 . 1 0 :5:0 
`uc 1 ACKDT1 1 0 :1:5 
]
[s S18044 . 1 `uc 1 . 1 0 :4:0 
`uc 1 ACKEN1 1 0 :1:4 
]
[s S18047 . 1 `uc 1 . 1 0 :6:0 
`uc 1 ACKSTAT1 1 0 :1:6 
]
[s S18050 . 1 `uc 1 . 1 0 :1:0 
`uc 1 ADMSK11 1 0 :1:1 
]
[s S18053 . 1 `uc 1 . 1 0 :2:0 
`uc 1 ADMSK21 1 0 :1:2 
]
[s S18056 . 1 `uc 1 . 1 0 :3:0 
`uc 1 ADMSK31 1 0 :1:3 
]
[s S18059 . 1 `uc 1 . 1 0 :4:0 
`uc 1 ADMSK41 1 0 :1:4 
]
[s S18062 . 1 `uc 1 . 1 0 :5:0 
`uc 1 ADMSK51 1 0 :1:5 
]
[s S18065 . 1 `uc 1 . 1 0 :7:0 
`uc 1 GCEN1 1 0 :1:7 
]
[s S18068 . 1 `uc 1 . 1 0 :2:0 
`uc 1 PEN1 1 0 :1:2 
]
[s S18071 . 1 `uc 1 . 1 0 :3:0 
`uc 1 RCEN1 1 0 :1:3 
]
[s S18074 . 1 `uc 1 . 1 0 :1:0 
`uc 1 RSEN1 1 0 :1:1 
]
[s S18077 . 1 `uc 1 SEN1 1 0 :1:0 
]
[u S18079 . 1 `S1975 1 . 1 0 `S1984 1 . 1 0 `S5670 1 . 1 0 `S5673 1 . 1 0 `S5676 1 . 1 0 `S5679 1 . 1 0 `S5682 1 . 1 0 `S5685 1 . 1 0 `S5688 1 . 1 0 `S5691 1 . 1 0 `S5694 1 . 1 0 `S5697 1 . 1 0 `S5700 1 . 1 0 `S5703 1 . 1 0 `S5706 1 . 1 0 ]
"11049
[s S18096 . 1 `uc 1 SEN 1 0 :1:0 
`uc 1 RSEN 1 0 :1:1 
`uc 1 PEN 1 0 :1:2 
`uc 1 RCEN 1 0 :1:3 
`uc 1 ACKEN 1 0 :1:4 
`uc 1 ACKDT 1 0 :1:5 
`uc 1 ACKSTAT 1 0 :1:6 
`uc 1 GCEN 1 0 :1:7 
]
[s S18105 . 1 `uc 1 . 1 0 :1:0 
`uc 1 ADMSK1 1 0 :1:1 
`uc 1 ADMSK2 1 0 :1:2 
`uc 1 ADMSK3 1 0 :1:3 
`uc 1 ADMSK4 1 0 :1:4 
`uc 1 ADMSK5 1 0 :1:5 
]
[s S18112 . 1 `uc 1 . 1 0 :5:0 
`uc 1 ACKDT1 1 0 :1:5 
]
[s S18115 . 1 `uc 1 . 1 0 :4:0 
`uc 1 ACKEN1 1 0 :1:4 
]
[s S18118 . 1 `uc 1 . 1 0 :6:0 
`uc 1 ACKSTAT1 1 0 :1:6 
]
[s S18121 . 1 `uc 1 . 1 0 :1:0 
`uc 1 ADMSK11 1 0 :1:1 
]
[s S18124 . 1 `uc 1 . 1 0 :2:0 
`uc 1 ADMSK21 1 0 :1:2 
]
[s S18127 . 1 `uc 1 . 1 0 :3:0 
`uc 1 ADMSK31 1 0 :1:3 
]
[s S18130 . 1 `uc 1 . 1 0 :4:0 
`uc 1 ADMSK41 1 0 :1:4 
]
[s S18133 . 1 `uc 1 . 1 0 :5:0 
`uc 1 ADMSK51 1 0 :1:5 
]
[s S18136 . 1 `uc 1 . 1 0 :7:0 
`uc 1 GCEN1 1 0 :1:7 
]
[s S18139 . 1 `uc 1 . 1 0 :2:0 
`uc 1 PEN1 1 0 :1:2 
]
[s S18142 . 1 `uc 1 . 1 0 :3:0 
`uc 1 RCEN1 1 0 :1:3 
]
[s S18145 . 1 `uc 1 . 1 0 :1:0 
`uc 1 RSEN1 1 0 :1:1 
]
[s S18148 . 1 `uc 1 SEN1 1 0 :1:0 
]
[u S18150 . 1 `S1975 1 . 1 0 `S1984 1 . 1 0 `S5670 1 . 1 0 `S5673 1 . 1 0 `S5676 1 . 1 0 `S5679 1 . 1 0 `S5682 1 . 1 0 `S5685 1 . 1 0 `S5688 1 . 1 0 `S5691 1 . 1 0 `S5694 1 . 1 0 `S5697 1 . 1 0 `S5700 1 . 1 0 `S5703 1 . 1 0 `S5706 1 . 1 0 ]
"11392
[s S18168 . 1 `uc 1 SSPM 1 0 :4:0 
`uc 1 CKP 1 0 :1:4 
`uc 1 SSPEN 1 0 :1:5 
`uc 1 SSPOV 1 0 :1:6 
`uc 1 WCOL 1 0 :1:7 
]
[s S18174 . 1 `uc 1 SSPM0 1 0 :1:0 
`uc 1 SSPM1 1 0 :1:1 
`uc 1 SSPM2 1 0 :1:2 
`uc 1 SSPM3 1 0 :1:3 
]
[s S18179 . 1 `uc 1 SSPM01 1 0 :1:0 
`uc 1 SSPM11 1 0 :1:1 
`uc 1 SSPM21 1 0 :1:2 
`uc 1 SSPM31 1 0 :1:3 
`uc 1 CKP1 1 0 :1:4 
`uc 1 SSPEN1 1 0 :1:5 
`uc 1 SSPOV1 1 0 :1:6 
`uc 1 WCOL1 1 0 :1:7 
]
[u S18188 . 1 `S2100 1 . 1 0 `S2106 1 . 1 0 `S5916 1 . 1 0 ]
"11422
[s S18193 . 1 `uc 1 SSPM 1 0 :4:0 
`uc 1 CKP 1 0 :1:4 
`uc 1 SSPEN 1 0 :1:5 
`uc 1 SSPOV 1 0 :1:6 
`uc 1 WCOL 1 0 :1:7 
]
[s S18199 . 1 `uc 1 SSPM0 1 0 :1:0 
`uc 1 SSPM1 1 0 :1:1 
`uc 1 SSPM2 1 0 :1:2 
`uc 1 SSPM3 1 0 :1:3 
]
[s S18204 . 1 `uc 1 SSPM01 1 0 :1:0 
`uc 1 SSPM11 1 0 :1:1 
`uc 1 SSPM21 1 0 :1:2 
`uc 1 SSPM31 1 0 :1:3 
`uc 1 CKP1 1 0 :1:4 
`uc 1 SSPEN1 1 0 :1:5 
`uc 1 SSPOV1 1 0 :1:6 
`uc 1 WCOL1 1 0 :1:7 
]
[u S18213 . 1 `S2100 1 . 1 0 `S2106 1 . 1 0 `S5916 1 . 1 0 ]
"11629
[s S18219 . 1 `uc 1 . 1 0 :2:0 
`uc 1 R_NOT_W 1 0 :1:2 
]
[s S18222 . 1 `uc 1 . 1 0 :5:0 
`uc 1 D_NOT_A 1 0 :1:5 
]
[s S18225 . 1 `uc 1 BF 1 0 :1:0 
`uc 1 UA 1 0 :1:1 
`uc 1 R_nW 1 0 :1:2 
`uc 1 S 1 0 :1:3 
`uc 1 P 1 0 :1:4 
`uc 1 D_nA 1 0 :1:5 
`uc 1 CKE 1 0 :1:6 
`uc 1 SMP 1 0 :1:7 
]
[s S18234 . 1 `uc 1 . 1 0 :2:0 
`uc 1 R 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 D 1 0 :1:5 
]
[s S18239 . 1 `uc 1 . 1 0 :2:0 
`uc 1 R_W 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 D_A 1 0 :1:5 
]
[s S18244 . 1 `uc 1 . 1 0 :2:0 
`uc 1 nW 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 nA 1 0 :1:5 
]
[s S18249 . 1 `uc 1 . 1 0 :2:0 
`uc 1 NOT_WRITE 1 0 :1:2 
]
[s S18252 . 1 `uc 1 . 1 0 :5:0 
`uc 1 NOT_ADDRESS 1 0 :1:5 
]
[s S18255 . 1 `uc 1 . 1 0 :2:0 
`uc 1 nWRITE 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 nADDRESS 1 0 :1:5 
]
[s S18260 . 1 `uc 1 . 1 0 :2:0 
`uc 1 READ_WRITE 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 DATA_ADDRESS 1 0 :1:5 
]
[s S18265 . 1 `uc 1 . 1 0 :2:0 
`uc 1 I2C_READ 1 0 :1:2 
`uc 1 I2C_START 1 0 :1:3 
`uc 1 I2C_STOP 1 0 :1:4 
`uc 1 I2C_DAT 1 0 :1:5 
]
[s S18271 . 1 `uc 1 . 1 0 :2:0 
`uc 1 R_NOT_W1 1 0 :1:2 
]
[s S18274 . 1 `uc 1 . 1 0 :5:0 
`uc 1 D_NOT_A1 1 0 :1:5 
]
[s S18277 . 1 `uc 1 BF1 1 0 :1:0 
`uc 1 UA1 1 0 :1:1 
`uc 1 R_nW1 1 0 :1:2 
`uc 1 S1 1 0 :1:3 
`uc 1 P1 1 0 :1:4 
`uc 1 D_nA1 1 0 :1:5 
`uc 1 CKE1 1 0 :1:6 
`uc 1 SMP1 1 0 :1:7 
]
[s S18286 . 1 `uc 1 . 1 0 :2:0 
`uc 1 R1 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 D1 1 0 :1:5 
]
[s S18291 . 1 `uc 1 . 1 0 :2:0 
`uc 1 D_A1 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 R_W1 1 0 :1:5 
]
[s S18296 . 1 `uc 1 . 1 0 :2:0 
`uc 1 NOT_W1 1 0 :1:2 
]
[s S18299 . 1 `uc 1 . 1 0 :5:0 
`uc 1 NOT_A1 1 0 :1:5 
]
[s S18302 . 1 `uc 1 . 1 0 :2:0 
`uc 1 nW1 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 nA1 1 0 :1:5 
]
[s S18307 . 1 `uc 1 . 1 0 :2:0 
`uc 1 NOT_WRITE1 1 0 :1:2 
]
[s S18310 . 1 `uc 1 . 1 0 :5:0 
`uc 1 NOT_ADDRESS1 1 0 :1:5 
]
[s S18313 . 1 `uc 1 . 1 0 :2:0 
`uc 1 nWRITE1 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 nADDRESS1 1 0 :1:5 
]
[s S18318 . 1 `uc 1 . 1 0 :2:0 
`uc 1 READ_WRITE1 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 DATA_ADDRESS1 1 0 :1:5 
]
[s S18323 . 1 `uc 1 . 1 0 :2:0 
`uc 1 I2C_READ1 1 0 :1:2 
`uc 1 I2C_START1 1 0 :1:3 
`uc 1 I2C_STOP1 1 0 :1:4 
`uc 1 I2C_DAT1 1 0 :1:5 
]
[s S18329 . 1 `uc 1 . 1 0 :5:0 
`uc 1 DA 1 0 :1:5 
]
[s S18332 . 1 `uc 1 . 1 0 :5:0 
`uc 1 DA1 1 0 :1:5 
]
[s S18335 . 1 `uc 1 . 1 0 :2:0 
`uc 1 RW 1 0 :1:2 
]
[s S18338 . 1 `uc 1 . 1 0 :2:0 
`uc 1 RW1 1 0 :1:2 
]
[s S18341 . 1 `uc 1 . 1 0 :3:0 
`uc 1 START 1 0 :1:3 
]
[s S18344 . 1 `uc 1 . 1 0 :3:0 
`uc 1 START1 1 0 :1:3 
]
[s S18347 . 1 `uc 1 . 1 0 :4:0 
`uc 1 STOP 1 0 :1:4 
]
[s S18350 . 1 `uc 1 . 1 0 :4:0 
`uc 1 STOP1 1 0 :1:4 
]
[s S18353 . 1 `uc 1 . 1 0 :2:0 
`uc 1 NOT_W 1 0 :1:2 
]
[s S18356 . 1 `uc 1 . 1 0 :5:0 
`uc 1 NOT_A 1 0 :1:5 
]
[u S18359 . 1 `S2180 1 . 1 0 `S2183 1 . 1 0 `S2186 1 . 1 0 `S6011 1 . 1 0 `S6016 1 . 1 0 `S6021 1 . 1 0 `S6026 1 . 1 0 `S6029 1 . 1 0 `S6032 1 . 1 0 `S6037 1 . 1 0 `S6042 1 . 1 0 `S6048 1 . 1 0 `S6051 1 . 1 0 `S6054 1 . 1 0 `S6063 1 . 1 0 `S6068 1 . 1 0 `S6073 1 . 1 0 `S6076 1 . 1 0 `S6079 1 . 1 0 `S6084 1 . 1 0 `S6087 1 . 1 0 `S6090 1 . 1 0 `S6095 1 . 1 0 `S6100 1 . 1 0 `S6106 1 . 1 0 `S6109 1 . 1 0 `S6112 1 . 1 0 `S6115 1 . 1 0 `S6118 1 . 1 0 `S6121 1 . 1 0 `S6124 1 . 1 0 `S6127 1 . 1 0 `S6130 1 . 1 0 `S6133 1 . 1 0 ]
"11810
[s S18395 . 1 `uc 1 . 1 0 :2:0 
`uc 1 R_NOT_W 1 0 :1:2 
]
[s S18398 . 1 `uc 1 . 1 0 :5:0 
`uc 1 D_NOT_A 1 0 :1:5 
]
[s S18401 . 1 `uc 1 BF 1 0 :1:0 
`uc 1 UA 1 0 :1:1 
`uc 1 R_nW 1 0 :1:2 
`uc 1 S 1 0 :1:3 
`uc 1 P 1 0 :1:4 
`uc 1 D_nA 1 0 :1:5 
`uc 1 CKE 1 0 :1:6 
`uc 1 SMP 1 0 :1:7 
]
[s S18410 . 1 `uc 1 . 1 0 :2:0 
`uc 1 R 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 D 1 0 :1:5 
]
[s S18415 . 1 `uc 1 . 1 0 :2:0 
`uc 1 R_W 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 D_A 1 0 :1:5 
]
[s S18420 . 1 `uc 1 . 1 0 :2:0 
`uc 1 nW 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 nA 1 0 :1:5 
]
[s S18425 . 1 `uc 1 . 1 0 :2:0 
`uc 1 NOT_WRITE 1 0 :1:2 
]
[s S18428 . 1 `uc 1 . 1 0 :5:0 
`uc 1 NOT_ADDRESS 1 0 :1:5 
]
[s S18431 . 1 `uc 1 . 1 0 :2:0 
`uc 1 nWRITE 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 nADDRESS 1 0 :1:5 
]
[s S18436 . 1 `uc 1 . 1 0 :2:0 
`uc 1 READ_WRITE 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 DATA_ADDRESS 1 0 :1:5 
]
[s S18441 . 1 `uc 1 . 1 0 :2:0 
`uc 1 I2C_READ 1 0 :1:2 
`uc 1 I2C_START 1 0 :1:3 
`uc 1 I2C_STOP 1 0 :1:4 
`uc 1 I2C_DAT 1 0 :1:5 
]
[s S18447 . 1 `uc 1 . 1 0 :2:0 
`uc 1 R_NOT_W1 1 0 :1:2 
]
[s S18450 . 1 `uc 1 . 1 0 :5:0 
`uc 1 D_NOT_A1 1 0 :1:5 
]
[s S18453 . 1 `uc 1 BF1 1 0 :1:0 
`uc 1 UA1 1 0 :1:1 
`uc 1 R_nW1 1 0 :1:2 
`uc 1 S1 1 0 :1:3 
`uc 1 P1 1 0 :1:4 
`uc 1 D_nA1 1 0 :1:5 
`uc 1 CKE1 1 0 :1:6 
`uc 1 SMP1 1 0 :1:7 
]
[s S18462 . 1 `uc 1 . 1 0 :2:0 
`uc 1 R1 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 D1 1 0 :1:5 
]
[s S18467 . 1 `uc 1 . 1 0 :2:0 
`uc 1 D_A1 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 R_W1 1 0 :1:5 
]
[s S18472 . 1 `uc 1 . 1 0 :2:0 
`uc 1 NOT_W1 1 0 :1:2 
]
[s S18475 . 1 `uc 1 . 1 0 :5:0 
`uc 1 NOT_A1 1 0 :1:5 
]
[s S18478 . 1 `uc 1 . 1 0 :2:0 
`uc 1 nW1 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 nA1 1 0 :1:5 
]
[s S18483 . 1 `uc 1 . 1 0 :2:0 
`uc 1 NOT_WRITE1 1 0 :1:2 
]
[s S18486 . 1 `uc 1 . 1 0 :5:0 
`uc 1 NOT_ADDRESS1 1 0 :1:5 
]
[s S18489 . 1 `uc 1 . 1 0 :2:0 
`uc 1 nWRITE1 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 nADDRESS1 1 0 :1:5 
]
[s S18494 . 1 `uc 1 . 1 0 :2:0 
`uc 1 READ_WRITE1 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 DATA_ADDRESS1 1 0 :1:5 
]
[s S18499 . 1 `uc 1 . 1 0 :2:0 
`uc 1 I2C_READ1 1 0 :1:2 
`uc 1 I2C_START1 1 0 :1:3 
`uc 1 I2C_STOP1 1 0 :1:4 
`uc 1 I2C_DAT1 1 0 :1:5 
]
[s S18505 . 1 `uc 1 . 1 0 :5:0 
`uc 1 DA 1 0 :1:5 
]
[s S18508 . 1 `uc 1 . 1 0 :5:0 
`uc 1 DA1 1 0 :1:5 
]
[s S18511 . 1 `uc 1 . 1 0 :2:0 
`uc 1 RW 1 0 :1:2 
]
[s S18514 . 1 `uc 1 . 1 0 :2:0 
`uc 1 RW1 1 0 :1:2 
]
[s S18517 . 1 `uc 1 . 1 0 :3:0 
`uc 1 START 1 0 :1:3 
]
[s S18520 . 1 `uc 1 . 1 0 :3:0 
`uc 1 START1 1 0 :1:3 
]
[s S18523 . 1 `uc 1 . 1 0 :4:0 
`uc 1 STOP 1 0 :1:4 
]
[s S18526 . 1 `uc 1 . 1 0 :4:0 
`uc 1 STOP1 1 0 :1:4 
]
[s S18529 . 1 `uc 1 . 1 0 :2:0 
`uc 1 NOT_W 1 0 :1:2 
]
[s S18532 . 1 `uc 1 . 1 0 :5:0 
`uc 1 NOT_A 1 0 :1:5 
]
[u S18535 . 1 `S2180 1 . 1 0 `S2183 1 . 1 0 `S2186 1 . 1 0 `S6011 1 . 1 0 `S6016 1 . 1 0 `S6021 1 . 1 0 `S6026 1 . 1 0 `S6029 1 . 1 0 `S6032 1 . 1 0 `S6037 1 . 1 0 `S6042 1 . 1 0 `S6048 1 . 1 0 `S6051 1 . 1 0 `S6054 1 . 1 0 `S6063 1 . 1 0 `S6068 1 . 1 0 `S6073 1 . 1 0 `S6076 1 . 1 0 `S6079 1 . 1 0 `S6084 1 . 1 0 `S6087 1 . 1 0 `S6090 1 . 1 0 `S6095 1 . 1 0 `S6100 1 . 1 0 `S6106 1 . 1 0 `S6109 1 . 1 0 `S6112 1 . 1 0 `S6115 1 . 1 0 `S6118 1 . 1 0 `S6121 1 . 1 0 `S6124 1 . 1 0 `S6127 1 . 1 0 `S6130 1 . 1 0 `S6133 1 . 1 0 ]
"12638
[s S18572 . 1 `uc 1 SSPADD 1 0 :8:0 
]
[s S18574 . 1 `uc 1 MSK0 1 0 :1:0 
`uc 1 MSK1 1 0 :1:1 
`uc 1 MSK2 1 0 :1:2 
`uc 1 MSK3 1 0 :1:3 
`uc 1 MSK4 1 0 :1:4 
`uc 1 MSK5 1 0 :1:5 
`uc 1 MSK6 1 0 :1:6 
`uc 1 MSK7 1 0 :1:7 
]
[s S18583 . 1 `uc 1 MSK01 1 0 :1:0 
`uc 1 MSK11 1 0 :1:1 
`uc 1 MSK21 1 0 :1:2 
`uc 1 MSK31 1 0 :1:3 
`uc 1 MSK41 1 0 :1:4 
`uc 1 MSK51 1 0 :1:5 
`uc 1 MSK61 1 0 :1:6 
`uc 1 MSK71 1 0 :1:7 
]
[u S18592 . 1 `S2381 1 . 1 0 `S2383 1 . 1 0 `S6640 1 . 1 0 ]
"12668
[s S18597 . 1 `uc 1 SSPADD 1 0 :8:0 
]
[s S18599 . 1 `uc 1 MSK0 1 0 :1:0 
`uc 1 MSK1 1 0 :1:1 
`uc 1 MSK2 1 0 :1:2 
`uc 1 MSK3 1 0 :1:3 
`uc 1 MSK4 1 0 :1:4 
`uc 1 MSK5 1 0 :1:5 
`uc 1 MSK6 1 0 :1:6 
`uc 1 MSK7 1 0 :1:7 
]
[s S18608 . 1 `uc 1 MSK01 1 0 :1:0 
`uc 1 MSK11 1 0 :1:1 
`uc 1 MSK21 1 0 :1:2 
`uc 1 MSK31 1 0 :1:3 
`uc 1 MSK41 1 0 :1:4 
`uc 1 MSK51 1 0 :1:5 
`uc 1 MSK61 1 0 :1:6 
`uc 1 MSK71 1 0 :1:7 
]
[u S18617 . 1 `S2381 1 . 1 0 `S2383 1 . 1 0 `S6640 1 . 1 0 ]
"12875
[s S18624 . 1 `uc 1 SSPBUF 1 0 :8:0 
]
[u S18626 . 1 `S2462 1 . 1 0 ]
"12885
[s S18629 . 1 `uc 1 SSPBUF 1 0 :8:0 
]
[u S18631 . 1 `S2462 1 . 1 0 ]
"12898
[s S18634 . 1 `uc 1 T2CKPS 1 0 :2:0 
`uc 1 TMR2ON 1 0 :1:2 
`uc 1 T2OUTPS 1 0 :4:3 
]
[s S18638 . 1 `uc 1 T2CKPS0 1 0 :1:0 
`uc 1 T2CKPS1 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 T2OUTPS0 1 0 :1:3 
`uc 1 T2OUTPS1 1 0 :1:4 
`uc 1 T2OUTPS2 1 0 :1:5 
`uc 1 T2OUTPS3 1 0 :1:6 
]
[u S18646 . 1 `S6735 1 . 1 0 `S6739 1 . 1 0 ]
"12982
[s S18652 . 1 `uc 1 PR2 1 0 :8:0 
]
[u S18654 . 1 `S6765 1 . 1 0 ]
"12992
[s S18657 . 1 `uc 1 PR2 1 0 :8:0 
]
[u S18659 . 1 `S6765 1 . 1 0 ]
"13014
[s S18663 . 1 `uc 1 TMR2 1 0 :8:0 
]
[u S18665 . 1 `S6780 1 . 1 0 ]
"13024
[s S18668 . 1 `uc 1 TMR1ON 1 0 :1:0 
`uc 1 RD16 1 0 :1:1 
`uc 1 T1SYNC 1 0 :1:2 
`uc 1 T1OSCEN 1 0 :1:3 
`uc 1 T1CKPS 1 0 :2:4 
`uc 1 TMR1CS 1 0 :2:6 
]
[s S18675 . 1 `uc 1 . 1 0 :4:0 
`uc 1 T1CKPS0 1 0 :1:4 
`uc 1 T1CKPS1 1 0 :1:5 
`uc 1 TMR1CS0 1 0 :1:6 
`uc 1 TMR1CS1 1 0 :1:7 
]
[s S18681 . 1 `uc 1 . 1 0 :1:0 
`uc 1 RD161 1 0 :1:1 
`uc 1 T1SYNC1 1 0 :1:2 
`uc 1 T1OSCEN1 1 0 :1:3 
`uc 1 T1CKPS01 1 0 :1:4 
`uc 1 T1CKPS11 1 0 :1:5 
`uc 1 TMR1CS01 1 0 :1:6 
`uc 1 TMR1CS11 1 0 :1:7 
]
[s S18690 . 1 `uc 1 . 1 0 :3:0 
`uc 1 SOSCEN 1 0 :1:3 
]
[s S18693 . 1 `uc 1 . 1 0 :7:0 
`uc 1 T1RD16 1 0 :1:7 
]
[u S18696 . 1 `S6787 1 . 1 0 `S6794 1 . 1 0 `S6800 1 . 1 0 `S6809 1 . 1 0 `S6812 1 . 1 0 ]
"13178
[s S18705 . 1 `uc 1 TMR1L 1 0 :8:0 
]
[u S18707 . 1 `S6852 1 . 1 0 ]
"13197
[s S18711 . 1 `uc 1 TMR1H 1 0 :8:0 
]
[u S18713 . 1 `S6860 1 . 1 0 ]
"13207
[s S18716 . 1 `uc 1 NOT_BOR 1 0 :1:0 
]
[s S18718 . 1 `uc 1 . 1 0 :1:0 
`uc 1 NOT_POR 1 0 :1:1 
]
[s S18721 . 1 `uc 1 . 1 0 :2:0 
`uc 1 NOT_PD 1 0 :1:2 
]
[s S18724 . 1 `uc 1 . 1 0 :3:0 
`uc 1 NOT_TO 1 0 :1:3 
]
[s S18727 . 1 `uc 1 . 1 0 :4:0 
`uc 1 NOT_RI 1 0 :1:4 
]
[s S18730 . 1 `uc 1 . 1 0 :5:0 
`uc 1 NOT_CM 1 0 :1:5 
]
[s S18733 . 1 `uc 1 nBOR 1 0 :1:0 
`uc 1 nPOR 1 0 :1:1 
`uc 1 nPD 1 0 :1:2 
`uc 1 nTO 1 0 :1:3 
`uc 1 nRI 1 0 :1:4 
`uc 1 nCM 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 IPEN 1 0 :1:7 
]
[s S18742 . 1 `uc 1 BOR 1 0 :1:0 
`uc 1 POR 1 0 :1:1 
`uc 1 PD 1 0 :1:2 
`uc 1 TO 1 0 :1:3 
`uc 1 RI 1 0 :1:4 
`uc 1 CM 1 0 :1:5 
]
[u S18749 . 1 `S134 1 . 1 0 `S136 1 . 1 0 `S139 1 . 1 0 `S142 1 . 1 0 `S145 1 . 1 0 `S148 1 . 1 0 `S151 1 . 1 0 `S160 1 . 1 0 ]
"13368
[s S18760 . 1 `uc 1 CCH 1 0 :2:0 
`uc 1 CREF 1 0 :1:2 
`uc 1 EVPOL 1 0 :2:3 
`uc 1 CPOL 1 0 :1:5 
`uc 1 COE 1 0 :1:6 
`uc 1 CON 1 0 :1:7 
]
[s S18767 . 1 `uc 1 CCH0 1 0 :1:0 
`uc 1 CCH1 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 EVPOL0 1 0 :1:3 
`uc 1 EVPOL1 1 0 :1:4 
]
[s S18773 . 1 `uc 1 CCH02 1 0 :1:0 
]
[s S18775 . 1 `uc 1 . 1 0 :1:0 
`uc 1 CCH12 1 0 :1:1 
]
[s S18778 . 1 `uc 1 . 1 0 :6:0 
`uc 1 COE2 1 0 :1:6 
]
[s S18781 . 1 `uc 1 . 1 0 :7:0 
`uc 1 CON2 1 0 :1:7 
]
[s S18784 . 1 `uc 1 . 1 0 :5:0 
`uc 1 CPOL2 1 0 :1:5 
]
[s S18787 . 1 `uc 1 . 1 0 :2:0 
`uc 1 CREF2 1 0 :1:2 
]
[s S18790 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EVPOL02 1 0 :1:3 
]
[s S18793 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EVPOL12 1 0 :1:4 
]
[u S18796 . 1 `S6868 1 . 1 0 `S6875 1 . 1 0 `S6881 1 . 1 0 `S6883 1 . 1 0 `S6886 1 . 1 0 `S6889 1 . 1 0 `S6892 1 . 1 0 `S6895 1 . 1 0 `S6898 1 . 1 0 `S6901 1 . 1 0 ]
"13421
[s S18808 . 1 `uc 1 CCH 1 0 :2:0 
`uc 1 CREF 1 0 :1:2 
`uc 1 EVPOL 1 0 :2:3 
`uc 1 CPOL 1 0 :1:5 
`uc 1 COE 1 0 :1:6 
`uc 1 CON 1 0 :1:7 
]
[s S18815 . 1 `uc 1 CCH0 1 0 :1:0 
`uc 1 CCH1 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 EVPOL0 1 0 :1:3 
`uc 1 EVPOL1 1 0 :1:4 
]
[s S18821 . 1 `uc 1 CCH02 1 0 :1:0 
]
[s S18823 . 1 `uc 1 . 1 0 :1:0 
`uc 1 CCH12 1 0 :1:1 
]
[s S18826 . 1 `uc 1 . 1 0 :6:0 
`uc 1 COE2 1 0 :1:6 
]
[s S18829 . 1 `uc 1 . 1 0 :7:0 
`uc 1 CON2 1 0 :1:7 
]
[s S18832 . 1 `uc 1 . 1 0 :5:0 
`uc 1 CPOL2 1 0 :1:5 
]
[s S18835 . 1 `uc 1 . 1 0 :2:0 
`uc 1 CREF2 1 0 :1:2 
]
[s S18838 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EVPOL02 1 0 :1:3 
]
[s S18841 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EVPOL12 1 0 :1:4 
]
[u S18844 . 1 `S6868 1 . 1 0 `S6875 1 . 1 0 `S6881 1 . 1 0 `S6883 1 . 1 0 `S6886 1 . 1 0 `S6889 1 . 1 0 `S6892 1 . 1 0 `S6895 1 . 1 0 `S6898 1 . 1 0 `S6901 1 . 1 0 ]
"13661
[s S18857 . 1 `uc 1 CCH 1 0 :2:0 
`uc 1 CREF 1 0 :1:2 
`uc 1 EVPOL 1 0 :2:3 
`uc 1 CPOL 1 0 :1:5 
`uc 1 COE 1 0 :1:6 
`uc 1 CON 1 0 :1:7 
]
[s S18864 . 1 `uc 1 CCH0 1 0 :1:0 
`uc 1 CCH1 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 EVPOL0 1 0 :1:3 
`uc 1 EVPOL1 1 0 :1:4 
]
[s S18870 . 1 `uc 1 CCH01 1 0 :1:0 
`uc 1 CCH11 1 0 :1:1 
`uc 1 CREF1 1 0 :1:2 
`uc 1 EVPOL01 1 0 :1:3 
`uc 1 EVPOL11 1 0 :1:4 
`uc 1 CPOL1 1 0 :1:5 
`uc 1 COE1 1 0 :1:6 
`uc 1 CON1 1 0 :1:7 
]
[s S18879 . 1 `uc 1 C1CH0 1 0 :1:0 
]
[s S18881 . 1 `uc 1 . 1 0 :1:0 
`uc 1 C1CH1 1 0 :1:1 
]
[u S18884 . 1 `S6868 1 . 1 0 `S6875 1 . 1 0 `S7050 1 . 1 0 `S7059 1 . 1 0 `S7061 1 . 1 0 ]
"13700
[s S18891 . 1 `uc 1 CCH 1 0 :2:0 
`uc 1 CREF 1 0 :1:2 
`uc 1 EVPOL 1 0 :2:3 
`uc 1 CPOL 1 0 :1:5 
`uc 1 COE 1 0 :1:6 
`uc 1 CON 1 0 :1:7 
]
[s S18898 . 1 `uc 1 CCH0 1 0 :1:0 
`uc 1 CCH1 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 EVPOL0 1 0 :1:3 
`uc 1 EVPOL1 1 0 :1:4 
]
[s S18904 . 1 `uc 1 CCH01 1 0 :1:0 
`uc 1 CCH11 1 0 :1:1 
`uc 1 CREF1 1 0 :1:2 
`uc 1 EVPOL01 1 0 :1:3 
`uc 1 EVPOL11 1 0 :1:4 
`uc 1 CPOL1 1 0 :1:5 
`uc 1 COE1 1 0 :1:6 
`uc 1 CON1 1 0 :1:7 
]
[s S18913 . 1 `uc 1 C1CH0 1 0 :1:0 
]
[s S18915 . 1 `uc 1 . 1 0 :1:0 
`uc 1 C1CH1 1 0 :1:1 
]
[u S18918 . 1 `S6868 1 . 1 0 `S6875 1 . 1 0 `S7050 1 . 1 0 `S7059 1 . 1 0 `S7061 1 . 1 0 ]
"13837
[s S18925 . 1 `uc 1 T0PS 1 0 :3:0 
`uc 1 PSA 1 0 :1:3 
`uc 1 T0SE 1 0 :1:4 
`uc 1 T0CS 1 0 :1:5 
`uc 1 T08BIT 1 0 :1:6 
`uc 1 TMR0ON 1 0 :1:7 
]
[s S18932 . 1 `uc 1 T0PS0 1 0 :1:0 
`uc 1 T0PS1 1 0 :1:1 
`uc 1 T0PS2 1 0 :1:2 
]
[u S18936 . 1 `S7189 1 . 1 0 `S7196 1 . 1 0 ]
"14087
[s S18942 . 1 `uc 1 TMR0L 1 0 :8:0 
]
[u S18944 . 1 `S7217 1 . 1 0 ]
"14106
[s S18948 . 1 `uc 1 TMR0H 1 0 :8:0 
]
[u S18950 . 1 `S7225 1 . 1 0 ]
"14116
[s S18953 . 1 `uc 1 C 1 0 :1:0 
`uc 1 DC 1 0 :1:1 
`uc 1 Z 1 0 :1:2 
`uc 1 OV 1 0 :1:3 
`uc 1 N 1 0 :1:4 
]
[s S18959 . 1 `uc 1 CARRY 1 0 :1:0 
]
[s S18961 . 1 `uc 1 . 1 0 :4:0 
`uc 1 NEGATIVE 1 0 :1:4 
]
[s S18964 . 1 `uc 1 . 1 0 :3:0 
`uc 1 OVERFLOW 1 0 :1:3 
]
[s S18967 . 1 `uc 1 . 1 0 :2:0 
`uc 1 ZERO 1 0 :1:2 
]
[u S18970 . 1 `S7232 1 . 1 0 `S7238 1 . 1 0 `S7240 1 . 1 0 `S7243 1 . 1 0 `S7246 1 . 1 0 ]
"14209
[s S18979 . 1 `uc 1 FSR2L 1 0 :8:0 
]
[u S18981 . 1 `S7275 1 . 1 0 ]
"14234
[s S18986 . 1 `uc 1 PLUSW2 1 0 :8:0 
]
[u S18988 . 1 `S7284 1 . 1 0 ]
"14253
[s S18992 . 1 `uc 1 PREINC2 1 0 :8:0 
]
[u S18994 . 1 `S7292 1 . 1 0 ]
"14272
[s S18998 . 1 `uc 1 POSTDEC2 1 0 :8:0 
]
[u S19000 . 1 `S7300 1 . 1 0 ]
"14291
[s S19004 . 1 `uc 1 POSTINC2 1 0 :8:0 
]
[u S19006 . 1 `S7308 1 . 1 0 ]
"14310
[s S19010 . 1 `uc 1 INDF2 1 0 :8:0 
]
[u S19012 . 1 `S7316 1 . 1 0 ]
"14341
[s S19018 . 1 `uc 1 FSR1L 1 0 :8:0 
]
[u S19020 . 1 `S7326 1 . 1 0 ]
"14366
[s S19025 . 1 `uc 1 PLUSW1 1 0 :8:0 
]
[u S19027 . 1 `S7335 1 . 1 0 ]
"14385
[s S19031 . 1 `uc 1 PREINC1 1 0 :8:0 
]
[u S19033 . 1 `S7343 1 . 1 0 ]
"14404
[s S19037 . 1 `uc 1 POSTDEC1 1 0 :8:0 
]
[u S19039 . 1 `S7351 1 . 1 0 ]
"14423
[s S19043 . 1 `uc 1 POSTINC1 1 0 :8:0 
]
[u S19045 . 1 `S7359 1 . 1 0 ]
"14442
[s S19049 . 1 `uc 1 INDF1 1 0 :8:0 
]
[u S19051 . 1 `S7367 1 . 1 0 ]
"14461
[s S19055 . 1 `uc 1 WREG 1 0 :8:0 
]
[u S19057 . 1 `S7375 1 . 1 0 ]
"14486
[s S19062 . 1 `uc 1 FSR0L 1 0 :8:0 
]
[u S19064 . 1 `S7384 1 . 1 0 ]
"14511
[s S19069 . 1 `uc 1 PLUSW0 1 0 :8:0 
]
[u S19071 . 1 `S7393 1 . 1 0 ]
"14530
[s S19075 . 1 `uc 1 PREINC0 1 0 :8:0 
]
[u S19077 . 1 `S7401 1 . 1 0 ]
"14549
[s S19081 . 1 `uc 1 POSTDEC0 1 0 :8:0 
]
[u S19083 . 1 `S7409 1 . 1 0 ]
"14568
[s S19087 . 1 `uc 1 POSTINC0 1 0 :8:0 
]
[u S19089 . 1 `S7417 1 . 1 0 ]
"14587
[s S19093 . 1 `uc 1 INDF0 1 0 :8:0 
]
[u S19095 . 1 `S7425 1 . 1 0 ]
"14597
[s S19098 . 1 `uc 1 INT1IF 1 0 :1:0 
`uc 1 INT2IF 1 0 :1:1 
`uc 1 INT3IF 1 0 :1:2 
`uc 1 INT1IE 1 0 :1:3 
`uc 1 INT2IE 1 0 :1:4 
`uc 1 INT3IE 1 0 :1:5 
`uc 1 INT1IP 1 0 :1:6 
`uc 1 INT2IP 1 0 :1:7 
]
[s S19107 . 1 `uc 1 INT1F 1 0 :1:0 
`uc 1 INT2F 1 0 :1:1 
`uc 1 INT3F 1 0 :1:2 
`uc 1 INT1E 1 0 :1:3 
`uc 1 INT2E 1 0 :1:4 
`uc 1 INT3E 1 0 :1:5 
`uc 1 INT1P 1 0 :1:6 
`uc 1 INT2P 1 0 :1:7 
]
[u S19116 . 1 `S7432 1 . 1 0 `S7441 1 . 1 0 ]
"14633
[s S19120 . 1 `uc 1 . 1 0 :7:0 
`uc 1 NOT_RBPU 1 0 :1:7 
]
[s S19123 . 1 `uc 1 RBIP 1 0 :1:0 
`uc 1 INT3IP 1 0 :1:1 
`uc 1 TMR0IP 1 0 :1:2 
`uc 1 INTEDG3 1 0 :1:3 
`uc 1 INTEDG2 1 0 :1:4 
`uc 1 INTEDG1 1 0 :1:5 
`uc 1 INTEDG0 1 0 :1:6 
`uc 1 nRBPU 1 0 :1:7 
]
[s S19132 . 1 `uc 1 . 1 0 :1:0 
`uc 1 INT3P 1 0 :1:1 
`uc 1 T0IP 1 0 :1:2 
`uc 1 . 1 0 :4:3 
`uc 1 RBPU 1 0 :1:7 
]
[u S19138 . 1 `S7472 1 . 1 0 `S7475 1 . 1 0 `S7484 1 . 1 0 ]
"14745
[s S19143 . 1 `uc 1 RBIF 1 0 :1:0 
`uc 1 INT0IF 1 0 :1:1 
`uc 1 TMR0IF 1 0 :1:2 
`uc 1 RBIE 1 0 :1:3 
`uc 1 INT0IE 1 0 :1:4 
`uc 1 TMR0IE 1 0 :1:5 
`uc 1 PEIE_GIEL 1 0 :1:6 
`uc 1 GIE_GIEH 1 0 :1:7 
]
[s S19152 . 1 `uc 1 . 1 0 :1:0 
`uc 1 INT0F 1 0 :1:1 
`uc 1 T0IF 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 INT0E 1 0 :1:4 
`uc 1 T0IE 1 0 :1:5 
`uc 1 PEIE 1 0 :1:6 
`uc 1 GIE 1 0 :1:7 
]
[s S19161 . 1 `uc 1 . 1 0 :6:0 
`uc 1 GIEL 1 0 :1:6 
`uc 1 GIEH 1 0 :1:7 
]
[s S19165 . 1 `uc 1 . 1 0 :1:0 
`uc 1 INT0F 1 0 :1:1 
`uc 1 T0IF 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 INT0E 1 0 :1:4 
`uc 1 T0IE 1 0 :1:5 
`uc 1 PEIE 1 0 :1:6 
`uc 1 GIE 1 0 :1:7 
]
[s S19174 . 1 `uc 1 . 1 0 :6:0 
`uc 1 GIEL 1 0 :1:6 
`uc 1 GIEH 1 0 :1:7 
]
[u S19178 . 1 `S210 1 . 1 0 `S219 1 . 1 0 `S228 1 . 1 0 `S219 1 . 1 0 `S228 1 . 1 0 ]
"14946
[s S19187 . 1 `uc 1 PRODL 1 0 :8:0 
]
[u S19189 . 1 `S7515 1 . 1 0 ]
"14965
[s S19193 . 1 `uc 1 PRODH 1 0 :8:0 
]
[u S19195 . 1 `S7523 1 . 1 0 ]
"14984
[s S19199 . 1 `uc 1 TABLAT 1 0 :8:0 
]
[u S19201 . 1 `S7531 1 . 1 0 ]
"15011
[s S19206 . 1 `uc 1 TBLPTRL 1 0 :8:0 
]
[u S19208 . 1 `S7540 1 . 1 0 ]
"15030
[s S19212 . 1 `uc 1 TBLPTRH 1 0 :8:0 
]
[u S19214 . 1 `S7548 1 . 1 0 ]
"15070
[s S19221 . 1 `uc 1 PCL 1 0 :8:0 
]
[u S19223 . 1 `S7559 1 . 1 0 ]
"15089
[s S19227 . 1 `uc 1 PCH 1 0 :8:0 
]
[u S19229 . 1 `S7567 1 . 1 0 ]
"15108
[s S19233 . 1 `uc 1 STKPTR 1 0 :5:0 
`uc 1 . 1 0 :1:5 
`uc 1 STKUNF 1 0 :1:6 
`uc 1 STKFUL 1 0 :1:7 
]
[s S19238 . 1 `uc 1 SP0 1 0 :1:0 
`uc 1 SP1 1 0 :1:1 
`uc 1 SP2 1 0 :1:2 
`uc 1 SP3 1 0 :1:3 
`uc 1 SP4 1 0 :1:4 
`uc 1 . 1 0 :2:5 
`uc 1 STKOVF 1 0 :1:7 
]
[u S19246 . 1 `S7575 1 . 1 0 `S7580 1 . 1 0 ]
"15193
[s S19252 . 1 `uc 1 TOSL 1 0 :8:0 
]
[u S19254 . 1 `S7607 1 . 1 0 ]
"15212
[s S19258 . 1 `uc 1 TOSH 1 0 :8:0 
]
[u S19260 . 1 `S7615 1 . 1 0 ]
"17587
[s S20437 . 1 `uc 1 Cap1OVF 1 0 :1:0 
`uc 1 Cap2OVF 1 0 :1:1 
]
[u S20440 capstatus 1 `S8796 1 . 1 0 `uc 1 . 1 0 :8:0 
]
"13 /Applications/microchip/xc8/v1.10/include/stddef.h
[s S20445 . 1 `uc 1 RX_NINE 1 0 :1:0 
`uc 1 TX_NINE 1 0 :1:1 
`uc 1 FRAME_ERROR 1 0 :1:2 
`uc 1 OVERRUN_ERROR 1 0 :1:3 
`uc 1 fill 1 0 :4:4 
]
[u S20451 USART1 1 `uc 1 val 1 0 `S8808 1 . 1 0 ]
"212 /Applications/microchip/xc8/v1.10/include/plib/usart.h
[s S20455 . 1 `uc 1 RX_NINE 1 0 :1:0 
`uc 1 TX_NINE 1 0 :1:1 
`uc 1 FRAME_ERROR 1 0 :1:2 
`uc 1 OVERRUN_ERROR 1 0 :1:3 
`uc 1 fill 1 0 :4:4 
]
[u S20461 USART2 1 `uc 1 val 1 0 `S8808 1 . 1 0 ]
"7069 /Applications/microchip/xc8/v1.10/include/pic18f26j50.h
[s S20693 __i2c_comm 28 `[10]uc 1 buffer 10 0 `uc 1 buflen 1 10 `uc 1 event_count 1 11 `uc 1 status 1 12 `uc 1 error_code 1 13 `uc 1 error_count 1 14 `[10]uc 1 outbuffer 10 15 `uc 1 outbuflen 1 25 `uc 1 outbufind 1 26 `uc 1 slave_addr 1 27 ]
"12875
[s S20705 . 1 `uc 1 SSPM 1 0 :4:0 
`uc 1 CKP 1 0 :1:4 
`uc 1 SSPEN 1 0 :1:5 
`uc 1 SSPOV 1 0 :1:6 
`uc 1 WCOL 1 0 :1:7 
]
[s S20711 . 1 `uc 1 SSPM0 1 0 :1:0 
`uc 1 SSPM1 1 0 :1:1 
`uc 1 SSPM2 1 0 :1:2 
`uc 1 SSPM3 1 0 :1:3 
]
[s S20716 . 1 `uc 1 SSPM01 1 0 :1:0 
`uc 1 SSPM11 1 0 :1:1 
`uc 1 SSPM21 1 0 :1:2 
`uc 1 SSPM31 1 0 :1:3 
`uc 1 CKP1 1 0 :1:4 
`uc 1 SSPEN1 1 0 :1:5 
`uc 1 SSPOV1 1 0 :1:6 
`uc 1 WCOL1 1 0 :1:7 
]
[u S20725 . 1 `S2100 1 . 1 0 `S2106 1 . 1 0 `S5916 1 . 1 0 ]
"11535
[s S20730 . 1 `uc 1 . 1 0 :2:0 
`uc 1 R_NOT_W 1 0 :1:2 
]
[s S20733 . 1 `uc 1 . 1 0 :5:0 
`uc 1 D_NOT_A 1 0 :1:5 
]
[s S20736 . 1 `uc 1 BF 1 0 :1:0 
`uc 1 UA 1 0 :1:1 
`uc 1 R_nW 1 0 :1:2 
`uc 1 S 1 0 :1:3 
`uc 1 P 1 0 :1:4 
`uc 1 D_nA 1 0 :1:5 
`uc 1 CKE 1 0 :1:6 
`uc 1 SMP 1 0 :1:7 
]
[s S20745 . 1 `uc 1 . 1 0 :2:0 
`uc 1 R 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 D 1 0 :1:5 
]
[s S20750 . 1 `uc 1 . 1 0 :2:0 
`uc 1 R_W 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 D_A 1 0 :1:5 
]
[s S20755 . 1 `uc 1 . 1 0 :2:0 
`uc 1 nW 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 nA 1 0 :1:5 
]
[s S20760 . 1 `uc 1 . 1 0 :2:0 
`uc 1 NOT_WRITE 1 0 :1:2 
]
[s S20763 . 1 `uc 1 . 1 0 :5:0 
`uc 1 NOT_ADDRESS 1 0 :1:5 
]
[s S20766 . 1 `uc 1 . 1 0 :2:0 
`uc 1 nWRITE 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 nADDRESS 1 0 :1:5 
]
[s S20771 . 1 `uc 1 . 1 0 :2:0 
`uc 1 READ_WRITE 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 DATA_ADDRESS 1 0 :1:5 
]
[s S20776 . 1 `uc 1 . 1 0 :2:0 
`uc 1 I2C_READ 1 0 :1:2 
`uc 1 I2C_START 1 0 :1:3 
`uc 1 I2C_STOP 1 0 :1:4 
`uc 1 I2C_DAT 1 0 :1:5 
]
[s S20782 . 1 `uc 1 . 1 0 :2:0 
`uc 1 R_NOT_W1 1 0 :1:2 
]
[s S20785 . 1 `uc 1 . 1 0 :5:0 
`uc 1 D_NOT_A1 1 0 :1:5 
]
[s S20788 . 1 `uc 1 BF1 1 0 :1:0 
`uc 1 UA1 1 0 :1:1 
`uc 1 R_nW1 1 0 :1:2 
`uc 1 S1 1 0 :1:3 
`uc 1 P1 1 0 :1:4 
`uc 1 D_nA1 1 0 :1:5 
`uc 1 CKE1 1 0 :1:6 
`uc 1 SMP1 1 0 :1:7 
]
[s S20797 . 1 `uc 1 . 1 0 :2:0 
`uc 1 R1 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 D1 1 0 :1:5 
]
[s S20802 . 1 `uc 1 . 1 0 :2:0 
`uc 1 D_A1 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 R_W1 1 0 :1:5 
]
[s S20807 . 1 `uc 1 . 1 0 :2:0 
`uc 1 NOT_W1 1 0 :1:2 
]
[s S20810 . 1 `uc 1 . 1 0 :5:0 
`uc 1 NOT_A1 1 0 :1:5 
]
[s S20813 . 1 `uc 1 . 1 0 :2:0 
`uc 1 nW1 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 nA1 1 0 :1:5 
]
[s S20818 . 1 `uc 1 . 1 0 :2:0 
`uc 1 NOT_WRITE1 1 0 :1:2 
]
[s S20821 . 1 `uc 1 . 1 0 :5:0 
`uc 1 NOT_ADDRESS1 1 0 :1:5 
]
[s S20824 . 1 `uc 1 . 1 0 :2:0 
`uc 1 nWRITE1 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 nADDRESS1 1 0 :1:5 
]
[s S20829 . 1 `uc 1 . 1 0 :2:0 
`uc 1 READ_WRITE1 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 DATA_ADDRESS1 1 0 :1:5 
]
[s S20834 . 1 `uc 1 . 1 0 :2:0 
`uc 1 I2C_READ1 1 0 :1:2 
`uc 1 I2C_START1 1 0 :1:3 
`uc 1 I2C_STOP1 1 0 :1:4 
`uc 1 I2C_DAT1 1 0 :1:5 
]
[s S20840 . 1 `uc 1 . 1 0 :5:0 
`uc 1 DA 1 0 :1:5 
]
[s S20843 . 1 `uc 1 . 1 0 :5:0 
`uc 1 DA1 1 0 :1:5 
]
[s S20846 . 1 `uc 1 . 1 0 :2:0 
`uc 1 RW 1 0 :1:2 
]
[s S20849 . 1 `uc 1 . 1 0 :2:0 
`uc 1 RW1 1 0 :1:2 
]
[s S20852 . 1 `uc 1 . 1 0 :3:0 
`uc 1 START 1 0 :1:3 
]
[s S20855 . 1 `uc 1 . 1 0 :3:0 
`uc 1 START1 1 0 :1:3 
]
[s S20858 . 1 `uc 1 . 1 0 :4:0 
`uc 1 STOP 1 0 :1:4 
]
[s S20861 . 1 `uc 1 . 1 0 :4:0 
`uc 1 STOP1 1 0 :1:4 
]
[s S20864 . 1 `uc 1 . 1 0 :2:0 
`uc 1 NOT_W 1 0 :1:2 
]
[s S20867 . 1 `uc 1 . 1 0 :5:0 
`uc 1 NOT_A 1 0 :1:5 
]
[u S20870 . 1 `S2180 1 . 1 0 `S2183 1 . 1 0 `S2186 1 . 1 0 `S6011 1 . 1 0 `S6016 1 . 1 0 `S6021 1 . 1 0 `S6026 1 . 1 0 `S6029 1 . 1 0 `S6032 1 . 1 0 `S6037 1 . 1 0 `S6042 1 . 1 0 `S6048 1 . 1 0 `S6051 1 . 1 0 `S6054 1 . 1 0 `S6063 1 . 1 0 `S6068 1 . 1 0 `S6073 1 . 1 0 `S6076 1 . 1 0 `S6079 1 . 1 0 `S6084 1 . 1 0 `S6087 1 . 1 0 `S6090 1 . 1 0 `S6095 1 . 1 0 `S6100 1 . 1 0 `S6106 1 . 1 0 `S6109 1 . 1 0 `S6112 1 . 1 0 `S6115 1 . 1 0 `S6118 1 . 1 0 `S6121 1 . 1 0 `S6124 1 . 1 0 `S6127 1 . 1 0 `S6130 1 . 1 0 `S6133 1 . 1 0 ]
"64 ../src/messages.h
[s S20907 . 1 `uc 1 RB0 1 0 :1:0 
`uc 1 RB1 1 0 :1:1 
`uc 1 RB2 1 0 :1:2 
`uc 1 RB3 1 0 :1:3 
`uc 1 RB4 1 0 :1:4 
`uc 1 RB5 1 0 :1:5 
`uc 1 RB6 1 0 :1:6 
`uc 1 RB7 1 0 :1:7 
]
[s S20916 . 1 `uc 1 AN12 1 0 :1:0 
`uc 1 AN10 1 0 :1:1 
`uc 1 AN8 1 0 :1:2 
`uc 1 AN9 1 0 :1:3 
`uc 1 . 1 0 :2:4 
`uc 1 KBI2 1 0 :1:6 
`uc 1 KBI3 1 0 :1:7 
]
[s S20924 . 1 `uc 1 INT0 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 CTEDG1 1 0 :1:2 
`uc 1 CTEDG2 1 0 :1:3 
`uc 1 KBI0 1 0 :1:4 
`uc 1 KBI1 1 0 :1:5 
`uc 1 PGC 1 0 :1:6 
`uc 1 PGD 1 0 :1:7 
]
[s S20933 . 1 `uc 1 RP3 1 0 :1:0 
`uc 1 RTCC 1 0 :1:1 
`uc 1 . 1 0 :2:2 
`uc 1 SCK1 1 0 :1:4 
`uc 1 SDI1 1 0 :1:5 
`uc 1 RP9 1 0 :1:6 
`uc 1 RP10 1 0 :1:7 
]
[s S20941 . 1 `uc 1 . 1 0 :1:0 
`uc 1 RP4 1 0 :1:1 
`uc 1 VMO 1 0 :1:2 
`uc 1 VPO 1 0 :1:3 
`uc 1 SCL1 1 0 :1:4 
`uc 1 SDA1 1 0 :1:5 
]
[s S20948 . 1 `uc 1 . 1 0 :2:0 
`uc 1 REFO 1 0 :1:2 
`uc 1 RP6 1 0 :1:3 
`uc 1 RP7 1 0 :1:4 
`uc 1 RP8 1 0 :1:5 
]
[s S20954 . 1 `uc 1 . 1 0 :2:0 
`uc 1 RP5 1 0 :1:2 
]
[s S20957 . 1 `uc 1 . 1 0 :3:0 
`uc 1 CCP2_PA2 1 0 :1:3 
]
[u S20960 . 1 `S3209 1 . 1 0 `S3218 1 . 1 0 `S3226 1 . 1 0 `S3235 1 . 1 0 `S3243 1 . 1 0 `S3250 1 . 1 0 `S3256 1 . 1 0 `S3259 1 . 1 0 ]
"10973 /Applications/microchip/xc8/v1.10/include/pic18f26j50.h
[s S20974 . 1 `uc 1 SEN 1 0 :1:0 
`uc 1 RSEN 1 0 :1:1 
`uc 1 PEN 1 0 :1:2 
`uc 1 RCEN 1 0 :1:3 
`uc 1 ACKEN 1 0 :1:4 
`uc 1 ACKDT 1 0 :1:5 
`uc 1 ACKSTAT 1 0 :1:6 
`uc 1 GCEN 1 0 :1:7 
]
[s S20983 . 1 `uc 1 . 1 0 :1:0 
`uc 1 ADMSK1 1 0 :1:1 
`uc 1 ADMSK2 1 0 :1:2 
`uc 1 ADMSK3 1 0 :1:3 
`uc 1 ADMSK4 1 0 :1:4 
`uc 1 ADMSK5 1 0 :1:5 
]
[s S20990 . 1 `uc 1 . 1 0 :5:0 
`uc 1 ACKDT1 1 0 :1:5 
]
[s S20993 . 1 `uc 1 . 1 0 :4:0 
`uc 1 ACKEN1 1 0 :1:4 
]
[s S20996 . 1 `uc 1 . 1 0 :6:0 
`uc 1 ACKSTAT1 1 0 :1:6 
]
[s S20999 . 1 `uc 1 . 1 0 :1:0 
`uc 1 ADMSK11 1 0 :1:1 
]
[s S21002 . 1 `uc 1 . 1 0 :2:0 
`uc 1 ADMSK21 1 0 :1:2 
]
[s S21005 . 1 `uc 1 . 1 0 :3:0 
`uc 1 ADMSK31 1 0 :1:3 
]
[s S21008 . 1 `uc 1 . 1 0 :4:0 
`uc 1 ADMSK41 1 0 :1:4 
]
[s S21011 . 1 `uc 1 . 1 0 :5:0 
`uc 1 ADMSK51 1 0 :1:5 
]
[s S21014 . 1 `uc 1 . 1 0 :7:0 
`uc 1 GCEN1 1 0 :1:7 
]
[s S21017 . 1 `uc 1 . 1 0 :2:0 
`uc 1 PEN1 1 0 :1:2 
]
[s S21020 . 1 `uc 1 . 1 0 :3:0 
`uc 1 RCEN1 1 0 :1:3 
]
[s S21023 . 1 `uc 1 . 1 0 :1:0 
`uc 1 RSEN1 1 0 :1:1 
]
[s S21026 . 1 `uc 1 SEN1 1 0 :1:0 
]
[u S21028 . 1 `S1975 1 . 1 0 `S1984 1 . 1 0 `S5670 1 . 1 0 `S5673 1 . 1 0 `S5676 1 . 1 0 `S5679 1 . 1 0 `S5682 1 . 1 0 `S5685 1 . 1 0 `S5688 1 . 1 0 `S5691 1 . 1 0 `S5694 1 . 1 0 `S5697 1 . 1 0 `S5700 1 . 1 0 `S5703 1 . 1 0 `S5706 1 . 1 0 ]
"224
[s S21076 . 1 `uc 1 IOLOCK 1 0 :1:0 
]
[u S21078 . 1 `S368 1 . 1 0 ]
"240
[s S21081 . 1 `uc 1 EPSTALL 1 0 :1:0 
`uc 1 EPINEN 1 0 :1:1 
`uc 1 EPOUTEN 1 0 :1:2 
`uc 1 EPCONDIS 1 0 :1:3 
`uc 1 EPHSHK 1 0 :1:4 
]
[s S21087 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EP0CONDIS 1 0 :1:3 
]
[s S21090 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EP0HSHK 1 0 :1:4 
]
[s S21093 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EP0INEN 1 0 :1:1 
]
[s S21096 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EP0OUTEN 1 0 :1:2 
]
[s S21099 . 1 `uc 1 EP0STALL 1 0 :1:0 
]
[s S21101 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EPCONDIS0 1 0 :1:3 
]
[s S21104 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EPHSHK0 1 0 :1:4 
]
[s S21107 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EPINEN0 1 0 :1:1 
]
[s S21110 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EPOUTEN0 1 0 :1:2 
]
[s S21113 . 1 `uc 1 EPSTALL0 1 0 :1:0 
]
[u S21115 . 1 `S375 1 . 1 0 `S381 1 . 1 0 `S384 1 . 1 0 `S387 1 . 1 0 `S390 1 . 1 0 `S393 1 . 1 0 `S395 1 . 1 0 `S398 1 . 1 0 `S401 1 . 1 0 `S404 1 . 1 0 `S407 1 . 1 0 ]
"301
[s S21128 . 1 `uc 1 EPSTALL 1 0 :1:0 
`uc 1 EPINEN 1 0 :1:1 
`uc 1 EPOUTEN 1 0 :1:2 
`uc 1 EPCONDIS 1 0 :1:3 
`uc 1 EPHSHK 1 0 :1:4 
]
[s S21134 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EP1CONDIS 1 0 :1:3 
]
[s S21137 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EP1HSHK 1 0 :1:4 
]
[s S21140 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EP1INEN 1 0 :1:1 
]
[s S21143 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EP1OUTEN 1 0 :1:2 
]
[s S21146 . 1 `uc 1 EP1STALL 1 0 :1:0 
]
[s S21148 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EPCONDIS1 1 0 :1:3 
]
[s S21151 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EPHSHK1 1 0 :1:4 
]
[s S21154 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EPINEN1 1 0 :1:1 
]
[s S21157 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EPOUTEN1 1 0 :1:2 
]
[s S21160 . 1 `uc 1 EPSTALL1 1 0 :1:0 
]
[u S21162 . 1 `S375 1 . 1 0 `S462 1 . 1 0 `S465 1 . 1 0 `S468 1 . 1 0 `S471 1 . 1 0 `S474 1 . 1 0 `S476 1 . 1 0 `S479 1 . 1 0 `S482 1 . 1 0 `S485 1 . 1 0 `S488 1 . 1 0 ]
"432
[s S21175 . 1 `uc 1 EPSTALL 1 0 :1:0 
`uc 1 EPINEN 1 0 :1:1 
`uc 1 EPOUTEN 1 0 :1:2 
`uc 1 EPCONDIS 1 0 :1:3 
`uc 1 EPHSHK 1 0 :1:4 
]
[s S21181 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EP2CONDIS 1 0 :1:3 
]
[s S21184 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EP2HSHK 1 0 :1:4 
]
[s S21187 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EP2INEN 1 0 :1:1 
]
[s S21190 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EP2OUTEN 1 0 :1:2 
]
[s S21193 . 1 `uc 1 EP2STALL 1 0 :1:0 
]
[s S21195 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EPCONDIS2 1 0 :1:3 
]
[s S21198 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EPHSHK2 1 0 :1:4 
]
[s S21201 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EPINEN2 1 0 :1:1 
]
[s S21204 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EPOUTEN2 1 0 :1:2 
]
[s S21207 . 1 `uc 1 EPSTALL2 1 0 :1:0 
]
[u S21209 . 1 `S375 1 . 1 0 `S543 1 . 1 0 `S546 1 . 1 0 `S549 1 . 1 0 `S552 1 . 1 0 `S555 1 . 1 0 `S557 1 . 1 0 `S560 1 . 1 0 `S563 1 . 1 0 `S566 1 . 1 0 `S569 1 . 1 0 ]
"563
[s S21222 . 1 `uc 1 EPSTALL 1 0 :1:0 
`uc 1 EPINEN 1 0 :1:1 
`uc 1 EPOUTEN 1 0 :1:2 
`uc 1 EPCONDIS 1 0 :1:3 
`uc 1 EPHSHK 1 0 :1:4 
]
[s S21228 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EP3CONDIS 1 0 :1:3 
]
[s S21231 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EP3HSHK 1 0 :1:4 
]
[s S21234 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EP3INEN 1 0 :1:1 
]
[s S21237 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EP3OUTEN 1 0 :1:2 
]
[s S21240 . 1 `uc 1 EP3STALL 1 0 :1:0 
]
[s S21242 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EPCONDIS3 1 0 :1:3 
]
[s S21245 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EPHSHK3 1 0 :1:4 
]
[s S21248 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EPINEN3 1 0 :1:1 
]
[s S21251 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EPOUTEN3 1 0 :1:2 
]
[s S21254 . 1 `uc 1 EPSTALL3 1 0 :1:0 
]
[u S21256 . 1 `S375 1 . 1 0 `S624 1 . 1 0 `S627 1 . 1 0 `S630 1 . 1 0 `S633 1 . 1 0 `S636 1 . 1 0 `S638 1 . 1 0 `S641 1 . 1 0 `S644 1 . 1 0 `S647 1 . 1 0 `S650 1 . 1 0 ]
"694
[s S21269 . 1 `uc 1 EPSTALL 1 0 :1:0 
`uc 1 EPINEN 1 0 :1:1 
`uc 1 EPOUTEN 1 0 :1:2 
`uc 1 EPCONDIS 1 0 :1:3 
`uc 1 EPHSHK 1 0 :1:4 
]
[s S21275 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EP4CONDIS 1 0 :1:3 
]
[s S21278 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EP4HSHK 1 0 :1:4 
]
[s S21281 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EP4INEN 1 0 :1:1 
]
[s S21284 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EP4OUTEN 1 0 :1:2 
]
[s S21287 . 1 `uc 1 EP4STALL 1 0 :1:0 
]
[s S21289 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EPCONDIS4 1 0 :1:3 
]
[s S21292 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EPHSHK4 1 0 :1:4 
]
[s S21295 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EPINEN4 1 0 :1:1 
]
[s S21298 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EPOUTEN4 1 0 :1:2 
]
[s S21301 . 1 `uc 1 EPSTALL4 1 0 :1:0 
]
[u S21303 . 1 `S375 1 . 1 0 `S705 1 . 1 0 `S708 1 . 1 0 `S711 1 . 1 0 `S714 1 . 1 0 `S717 1 . 1 0 `S719 1 . 1 0 `S722 1 . 1 0 `S725 1 . 1 0 `S728 1 . 1 0 `S731 1 . 1 0 ]
"825
[s S21316 . 1 `uc 1 EPSTALL 1 0 :1:0 
`uc 1 EPINEN 1 0 :1:1 
`uc 1 EPOUTEN 1 0 :1:2 
`uc 1 EPCONDIS 1 0 :1:3 
`uc 1 EPHSHK 1 0 :1:4 
]
[s S21322 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EP5CONDIS 1 0 :1:3 
]
[s S21325 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EP5HSHK 1 0 :1:4 
]
[s S21328 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EP5INEN 1 0 :1:1 
]
[s S21331 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EP5OUTEN 1 0 :1:2 
]
[s S21334 . 1 `uc 1 EP5STALL 1 0 :1:0 
]
[s S21336 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EPCONDIS5 1 0 :1:3 
]
[s S21339 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EPHSHK5 1 0 :1:4 
]
[s S21342 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EPINEN5 1 0 :1:1 
]
[s S21345 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EPOUTEN5 1 0 :1:2 
]
[s S21348 . 1 `uc 1 EPSTALL5 1 0 :1:0 
]
[u S21350 . 1 `S375 1 . 1 0 `S786 1 . 1 0 `S789 1 . 1 0 `S792 1 . 1 0 `S795 1 . 1 0 `S798 1 . 1 0 `S800 1 . 1 0 `S803 1 . 1 0 `S806 1 . 1 0 `S809 1 . 1 0 `S812 1 . 1 0 ]
"956
[s S21363 . 1 `uc 1 EPSTALL 1 0 :1:0 
`uc 1 EPINEN 1 0 :1:1 
`uc 1 EPOUTEN 1 0 :1:2 
`uc 1 EPCONDIS 1 0 :1:3 
`uc 1 EPHSHK 1 0 :1:4 
]
[s S21369 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EP6CONDIS 1 0 :1:3 
]
[s S21372 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EP6HSHK 1 0 :1:4 
]
[s S21375 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EP6INEN 1 0 :1:1 
]
[s S21378 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EP6OUTEN 1 0 :1:2 
]
[s S21381 . 1 `uc 1 EP6STALL 1 0 :1:0 
]
[s S21383 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EPCONDIS6 1 0 :1:3 
]
[s S21386 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EPHSHK6 1 0 :1:4 
]
[s S21389 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EPINEN6 1 0 :1:1 
]
[s S21392 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EPOUTEN6 1 0 :1:2 
]
[s S21395 . 1 `uc 1 EPSTALL6 1 0 :1:0 
]
[u S21397 . 1 `S375 1 . 1 0 `S867 1 . 1 0 `S870 1 . 1 0 `S873 1 . 1 0 `S876 1 . 1 0 `S879 1 . 1 0 `S881 1 . 1 0 `S884 1 . 1 0 `S887 1 . 1 0 `S890 1 . 1 0 `S893 1 . 1 0 ]
"1087
[s S21410 . 1 `uc 1 EPSTALL 1 0 :1:0 
`uc 1 EPINEN 1 0 :1:1 
`uc 1 EPOUTEN 1 0 :1:2 
`uc 1 EPCONDIS 1 0 :1:3 
`uc 1 EPHSHK 1 0 :1:4 
]
[s S21416 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EP7CONDIS 1 0 :1:3 
]
[s S21419 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EP7HSHK 1 0 :1:4 
]
[s S21422 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EP7INEN 1 0 :1:1 
]
[s S21425 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EP7OUTEN 1 0 :1:2 
]
[s S21428 . 1 `uc 1 EP7STALL 1 0 :1:0 
]
[s S21430 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EPCONDIS7 1 0 :1:3 
]
[s S21433 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EPHSHK7 1 0 :1:4 
]
[s S21436 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EPINEN7 1 0 :1:1 
]
[s S21439 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EPOUTEN7 1 0 :1:2 
]
[s S21442 . 1 `uc 1 EPSTALL7 1 0 :1:0 
]
[u S21444 . 1 `S375 1 . 1 0 `S948 1 . 1 0 `S951 1 . 1 0 `S954 1 . 1 0 `S957 1 . 1 0 `S960 1 . 1 0 `S962 1 . 1 0 `S965 1 . 1 0 `S968 1 . 1 0 `S971 1 . 1 0 `S974 1 . 1 0 ]
"1218
[s S21457 . 1 `uc 1 EPSTALL 1 0 :1:0 
`uc 1 EPINEN 1 0 :1:1 
`uc 1 EPOUTEN 1 0 :1:2 
`uc 1 EPCONDIS 1 0 :1:3 
`uc 1 EPHSHK 1 0 :1:4 
]
[s S21463 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EPCONDIS8 1 0 :1:3 
]
[s S21466 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EPHSHK8 1 0 :1:4 
]
[s S21469 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EPINEN8 1 0 :1:1 
]
[s S21472 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EPOUTEN8 1 0 :1:2 
]
[s S21475 . 1 `uc 1 EPSTALL8 1 0 :1:0 
]
[u S21477 . 1 `S375 1 . 1 0 `S1029 1 . 1 0 `S1032 1 . 1 0 `S1035 1 . 1 0 `S1038 1 . 1 0 `S1041 1 . 1 0 ]
"1330
[s S21485 . 1 `uc 1 EPSTALL 1 0 :1:0 
`uc 1 EPINEN 1 0 :1:1 
`uc 1 EPOUTEN 1 0 :1:2 
`uc 1 EPCONDIS 1 0 :1:3 
`uc 1 EPHSHK 1 0 :1:4 
]
[s S21491 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EPCONDIS9 1 0 :1:3 
]
[s S21494 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EPHSHK9 1 0 :1:4 
]
[s S21497 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EPINEN9 1 0 :1:1 
]
[s S21500 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EPOUTEN9 1 0 :1:2 
]
[s S21503 . 1 `uc 1 EPSTALL9 1 0 :1:0 
]
[u S21505 . 1 `S375 1 . 1 0 `S1077 1 . 1 0 `S1080 1 . 1 0 `S1083 1 . 1 0 `S1086 1 . 1 0 `S1089 1 . 1 0 ]
"1417
[s S21513 . 1 `uc 1 EPSTALL 1 0 :1:0 
`uc 1 EPINEN 1 0 :1:1 
`uc 1 EPOUTEN 1 0 :1:2 
`uc 1 EPCONDIS 1 0 :1:3 
`uc 1 EPHSHK 1 0 :1:4 
]
[s S21519 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EPCONDIS10 1 0 :1:3 
]
[s S21522 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EPHSHK10 1 0 :1:4 
]
[s S21525 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EPINEN10 1 0 :1:1 
]
[s S21528 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EPOUTEN10 1 0 :1:2 
]
[s S21531 . 1 `uc 1 EPSTALL10 1 0 :1:0 
]
[u S21533 . 1 `S375 1 . 1 0 `S1125 1 . 1 0 `S1128 1 . 1 0 `S1131 1 . 1 0 `S1134 1 . 1 0 `S1137 1 . 1 0 ]
"1504
[s S21541 . 1 `uc 1 EPSTALL 1 0 :1:0 
`uc 1 EPINEN 1 0 :1:1 
`uc 1 EPOUTEN 1 0 :1:2 
`uc 1 EPCONDIS 1 0 :1:3 
`uc 1 EPHSHK 1 0 :1:4 
]
[s S21547 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EPCONDIS11 1 0 :1:3 
]
[s S21550 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EPHSHK11 1 0 :1:4 
]
[s S21553 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EPINEN11 1 0 :1:1 
]
[s S21556 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EPOUTEN11 1 0 :1:2 
]
[s S21559 . 1 `uc 1 EPSTALL11 1 0 :1:0 
]
[u S21561 . 1 `S375 1 . 1 0 `S1173 1 . 1 0 `S1176 1 . 1 0 `S1179 1 . 1 0 `S1182 1 . 1 0 `S1185 1 . 1 0 ]
"1591
[s S21569 . 1 `uc 1 EPSTALL 1 0 :1:0 
`uc 1 EPINEN 1 0 :1:1 
`uc 1 EPOUTEN 1 0 :1:2 
`uc 1 EPCONDIS 1 0 :1:3 
`uc 1 EPHSHK 1 0 :1:4 
]
[s S21575 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EPCONDIS12 1 0 :1:3 
]
[s S21578 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EPHSHK12 1 0 :1:4 
]
[s S21581 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EPINEN12 1 0 :1:1 
]
[s S21584 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EPOUTEN12 1 0 :1:2 
]
[s S21587 . 1 `uc 1 EPSTALL12 1 0 :1:0 
]
[u S21589 . 1 `S375 1 . 1 0 `S1221 1 . 1 0 `S1224 1 . 1 0 `S1227 1 . 1 0 `S1230 1 . 1 0 `S1233 1 . 1 0 ]
"1678
[s S21597 . 1 `uc 1 EPSTALL 1 0 :1:0 
`uc 1 EPINEN 1 0 :1:1 
`uc 1 EPOUTEN 1 0 :1:2 
`uc 1 EPCONDIS 1 0 :1:3 
`uc 1 EPHSHK 1 0 :1:4 
]
[s S21603 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EPCONDIS13 1 0 :1:3 
]
[s S21606 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EPHSHK13 1 0 :1:4 
]
[s S21609 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EPINEN13 1 0 :1:1 
]
[s S21612 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EPOUTEN13 1 0 :1:2 
]
[s S21615 . 1 `uc 1 EPSTALL13 1 0 :1:0 
]
[u S21617 . 1 `S375 1 . 1 0 `S1269 1 . 1 0 `S1272 1 . 1 0 `S1275 1 . 1 0 `S1278 1 . 1 0 `S1281 1 . 1 0 ]
"1765
[s S21625 . 1 `uc 1 EPSTALL 1 0 :1:0 
`uc 1 EPINEN 1 0 :1:1 
`uc 1 EPOUTEN 1 0 :1:2 
`uc 1 EPCONDIS 1 0 :1:3 
`uc 1 EPHSHK 1 0 :1:4 
]
[s S21631 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EPCONDIS14 1 0 :1:3 
]
[s S21634 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EPHSHK14 1 0 :1:4 
]
[s S21637 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EPINEN14 1 0 :1:1 
]
[s S21640 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EPOUTEN14 1 0 :1:2 
]
[s S21643 . 1 `uc 1 EPSTALL14 1 0 :1:0 
]
[u S21645 . 1 `S375 1 . 1 0 `S1317 1 . 1 0 `S1320 1 . 1 0 `S1323 1 . 1 0 `S1326 1 . 1 0 `S1329 1 . 1 0 ]
"1852
[s S21653 . 1 `uc 1 EPSTALL 1 0 :1:0 
`uc 1 EPINEN 1 0 :1:1 
`uc 1 EPOUTEN 1 0 :1:2 
`uc 1 EPCONDIS 1 0 :1:3 
`uc 1 EPHSHK 1 0 :1:4 
]
[s S21659 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EPCONDIS15 1 0 :1:3 
]
[s S21662 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EPHSHK15 1 0 :1:4 
]
[s S21665 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EPINEN15 1 0 :1:1 
]
[s S21668 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EPOUTEN15 1 0 :1:2 
]
[s S21671 . 1 `uc 1 EPSTALL15 1 0 :1:0 
]
[u S21673 . 1 `S375 1 . 1 0 `S1365 1 . 1 0 `S1368 1 . 1 0 `S1371 1 . 1 0 `S1374 1 . 1 0 `S1377 1 . 1 0 ]
"1939
[s S21681 . 1 `uc 1 URSTIE 1 0 :1:0 
`uc 1 UERRIE 1 0 :1:1 
`uc 1 ACTVIE 1 0 :1:2 
`uc 1 TRNIE 1 0 :1:3 
`uc 1 IDLEIE 1 0 :1:4 
`uc 1 STALLIE 1 0 :1:5 
`uc 1 SOFIE 1 0 :1:6 
]
[u S21689 . 1 `S1407 1 . 1 0 ]
"2009
[s S21692 . 1 `uc 1 PIDEE 1 0 :1:0 
`uc 1 CRC5EE 1 0 :1:1 
`uc 1 CRC16EE 1 0 :1:2 
`uc 1 DFN8EE 1 0 :1:3 
`uc 1 BTOEE 1 0 :1:4 
`uc 1 . 1 0 :2:5 
`uc 1 BTSEE 1 0 :1:7 
]
[u S21700 . 1 `S1426 1 . 1 0 ]
"2064
[s S21703 . 1 `uc 1 ADDR 1 0 :7:0 
]
[s S21705 . 1 `uc 1 ADDR0 1 0 :1:0 
`uc 1 ADDR1 1 0 :1:1 
`uc 1 ADDR2 1 0 :1:2 
`uc 1 ADDR3 1 0 :1:3 
`uc 1 ADDR4 1 0 :1:4 
`uc 1 ADDR5 1 0 :1:5 
`uc 1 ADDR6 1 0 :1:6 
]
[u S21713 . 1 `S1445 1 . 1 0 `S1447 1 . 1 0 ]
"2117
[s S21717 . 1 `uc 1 PPB0 1 0 :1:0 
`uc 1 PPB1 1 0 :1:1 
`uc 1 FSEN 1 0 :1:2 
`uc 1 UTRDIS 1 0 :1:3 
`uc 1 UPUEN 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 UOEMON 1 0 :1:6 
`uc 1 UTEYE 1 0 :1:7 
]
[s S21726 . 1 `uc 1 UPP0 1 0 :1:0 
]
[s S21728 . 1 `uc 1 . 1 0 :1:0 
`uc 1 UPP1 1 0 :1:1 
]
[u S21731 . 1 `S1469 1 . 1 0 `S1478 1 . 1 0 `S1480 1 . 1 0 ]
"2185
[s S21736 . 1 `uc 1 PMPTTL 1 0 :1:0 
`uc 1 RTSECSEL0 1 0 :1:1 
`uc 1 RTSECSEL1 1 0 :1:2 
]
[u S21740 . 1 `S1502 1 . 1 0 ]
"2246
[s S21743 . 1 `uc 1 RODIV 1 0 :4:0 
`uc 1 ROSEL 1 0 :1:4 
`uc 1 ROSSLP 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 ROON 1 0 :1:7 
]
[s S21749 . 1 `uc 1 RODIV0 1 0 :1:0 
`uc 1 RODIV1 1 0 :1:1 
`uc 1 RODIV2 1 0 :1:2 
`uc 1 RODIV3 1 0 :1:3 
]
[u S21754 . 1 `S1513 1 . 1 0 `S1519 1 . 1 0 ]
"2285
[s S21758 . 1 `uc 1 CAL 1 0 :8:0 
]
[s S21760 . 1 `uc 1 CAL0 1 0 :1:0 
`uc 1 CAL1 1 0 :1:1 
`uc 1 CAL2 1 0 :1:2 
`uc 1 CAL3 1 0 :1:3 
`uc 1 CAL4 1 0 :1:4 
`uc 1 CAL5 1 0 :1:5 
`uc 1 CAL6 1 0 :1:6 
`uc 1 CAL7 1 0 :1:7 
]
[u S21769 . 1 `S1539 1 . 1 0 `S1541 1 . 1 0 ]
"2349
[s S21773 . 1 `uc 1 RTCPTR0 1 0 :1:0 
`uc 1 RTCPTR1 1 0 :1:1 
`uc 1 RTCOE 1 0 :1:2 
`uc 1 HALFSEC 1 0 :1:3 
`uc 1 RTCSYNC 1 0 :1:4 
`uc 1 RTCWREN 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 RTCEN 1 0 :1:7 
]
[u S21782 . 1 `S1565 1 . 1 0 ]
"2415
[s S21785 . 1 `uc 1 SPI1OD 1 0 :1:0 
`uc 1 SPI2OD 1 0 :1:1 
]
[u S21788 . 1 `S1586 1 . 1 0 ]
"2465
[s S21791 . 1 `uc 1 U1OD 1 0 :1:0 
`uc 1 U2OD 1 0 :1:1 
]
[u S21794 . 1 `S1595 1 . 1 0 ]
"2490
[s S21797 . 1 `uc 1 ECCP1OD 1 0 :1:0 
`uc 1 ECCP2OD 1 0 :1:1 
]
[u S21800 . 1 `S1604 1 . 1 0 ]
"2515
[s S21803 . 1 `uc 1 PCFG0 1 0 :1:0 
`uc 1 PCFG1 1 0 :1:1 
`uc 1 PCFG2 1 0 :1:2 
`uc 1 PCFG3 1 0 :1:3 
`uc 1 PCFG4 1 0 :1:4 
]
[u S21809 . 1 `S1613 1 . 1 0 ]
"2543
[s S21812 . 1 `uc 1 PCFG8 1 0 :1:0 
`uc 1 PCFG9 1 0 :1:1 
`uc 1 PCFG10 1 0 :1:2 
`uc 1 PCFG11 1 0 :1:3 
`uc 1 PCFG12 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 VBG2EN 1 0 :1:6 
`uc 1 VBGEN 1 0 :1:7 
]
[s S21821 . 1 `uc 1 . 1 0 :6:0 
`uc 1 PCFG14 1 0 :1:6 
]
[s S21824 . 1 `uc 1 . 1 0 :7:0 
`uc 1 PCFG15 1 0 :1:7 
]
[u S21827 . 1 `S1628 1 . 1 0 `S1637 1 . 1 0 `S1640 1 . 1 0 ]
"2597
[s S21832 . 1 `uc 1 DSPOR 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 DSMCLR 1 0 :1:2 
`uc 1 DSRTC 1 0 :1:3 
`uc 1 DSWDT 1 0 :1:4 
`uc 1 DSULP 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 DSFLT 1 0 :1:7 
]
[u S21841 . 1 `S1663 1 . 1 0 ]
"2663
[s S21844 . 1 `uc 1 DSINT0 1 0 :1:0 
]
[u S21846 . 1 `S1684 1 . 1 0 ]
"2707
[s S21849 . 1 `uc 1 RELEASE 1 0 :1:0 
`uc 1 DSBOR 1 0 :1:1 
`uc 1 ULPWDIS 1 0 :1:2 
]
[u S21853 . 1 `S1691 1 . 1 0 ]
"2728
[s S21856 . 1 `uc 1 RTCWDIS 1 0 :1:0 
`uc 1 DSULPEN 1 0 :1:1 
`uc 1 . 1 0 :5:2 
`uc 1 DSEN 1 0 :1:7 
]
[u S21861 . 1 `S1702 1 . 1 0 ]
"2779
[s S21865 . 1 `uc 1 DSGPR0 1 0 :8:0 
]
[u S21867 . 1 `S1716 1 . 1 0 ]
"2798
[s S21871 . 1 `uc 1 DSGPR1 1 0 :8:0 
]
[u S21873 . 1 `S1724 1 . 1 0 ]
"2808
[s S21876 . 1 `uc 1 T3CCP1 1 0 :1:0 
`uc 1 T3CCP2 1 0 :1:1 
`uc 1 . 1 0 :2:2 
`uc 1 T1RUN 1 0 :1:4 
]
[u S21881 . 1 `S1731 1 . 1 0 ]
"2830
[s S21884 . 1 `uc 1 CVR 1 0 :4:0 
`uc 1 CVRSS 1 0 :1:4 
`uc 1 CVRR 1 0 :1:5 
`uc 1 CVROE 1 0 :1:6 
`uc 1 CVREN 1 0 :1:7 
]
[s S21890 . 1 `uc 1 CVR0 1 0 :1:0 
`uc 1 CVR1 1 0 :1:1 
`uc 1 CVR2 1 0 :1:2 
`uc 1 CVR3 1 0 :1:3 
]
[s S21895 . 1 `uc 1 . 1 0 :6:0 
`uc 1 CVROEN 1 0 :1:6 
]
[u S21898 . 1 `S1744 1 . 1 0 `S1750 1 . 1 0 `S1755 1 . 1 0 ]
"2927
[s S21904 . 1 `uc 1 FRM 1 0 :8:0 
]
[s S21906 . 1 `uc 1 FRM0 1 0 :1:0 
`uc 1 FRM1 1 0 :1:1 
`uc 1 FRM2 1 0 :1:2 
`uc 1 FRM3 1 0 :1:3 
`uc 1 FRM4 1 0 :1:4 
`uc 1 FRM5 1 0 :1:5 
`uc 1 FRM6 1 0 :1:6 
`uc 1 FRM7 1 0 :1:7 
]
[s S21915 . 1 `uc 1 FRML 1 0 :8:0 
]
[u S21917 . 1 `S1778 1 . 1 0 `S1780 1 . 1 0 `S1789 1 . 1 0 ]
"2956
[s S21922 . 1 `uc 1 FRM 1 0 :3:0 
]
[s S21924 . 1 `uc 1 FRM8 1 0 :1:0 
`uc 1 FRM9 1 0 :1:1 
`uc 1 FRM10 1 0 :1:2 
]
[u S21928 . 1 `S1809 1 . 1 0 `S1811 1 . 1 0 ]
"3025
[s S21932 . 1 `uc 1 URSTIF 1 0 :1:0 
`uc 1 UERRIF 1 0 :1:1 
`uc 1 ACTVIF 1 0 :1:2 
`uc 1 TRNIF 1 0 :1:3 
`uc 1 IDLEIF 1 0 :1:4 
`uc 1 STALLIF 1 0 :1:5 
`uc 1 SOFIF 1 0 :1:6 
]
[u S21940 . 1 `S1825 1 . 1 0 ]
"3065
[s S21943 . 1 `uc 1 PIDEF 1 0 :1:0 
`uc 1 CRC5EF 1 0 :1:1 
`uc 1 CRC16EF 1 0 :1:2 
`uc 1 DFN8EF 1 0 :1:3 
`uc 1 BTOEF 1 0 :1:4 
`uc 1 . 1 0 :2:5 
`uc 1 BTSEF 1 0 :1:7 
]
[u S21951 . 1 `S1844 1 . 1 0 ]
"3120
[s S21954 . 1 `uc 1 . 1 0 :1:0 
`uc 1 PPBI 1 0 :1:1 
`uc 1 DIR 1 0 :1:2 
`uc 1 ENDP 1 0 :4:3 
]
[s S21959 . 1 `uc 1 . 1 0 :3:0 
`uc 1 ENDP0 1 0 :1:3 
`uc 1 ENDP1 1 0 :1:4 
`uc 1 ENDP2 1 0 :1:5 
`uc 1 ENDP3 1 0 :1:6 
]
[u S21965 . 1 `S1863 1 . 1 0 `S1868 1 . 1 0 ]
"3174
[s S21969 . 1 `uc 1 . 1 0 :1:0 
`uc 1 SUSPND 1 0 :1:1 
`uc 1 RESUME 1 0 :1:2 
`uc 1 USBEN 1 0 :1:3 
`uc 1 PKTDIS 1 0 :1:4 
`uc 1 SE0 1 0 :1:5 
`uc 1 PPBRST 1 0 :1:6 
]
[u S21977 . 1 `S1889 1 . 1 0 ]
"3263
[s S21981 . 1 `uc 1 DMACNTHB 1 0 :2:0 
]
[u S21983 . 1 `S1909 1 . 1 0 ]
"3282
[s S21987 . 1 `uc 1 DMACNTLB 1 0 :8:0 
]
[u S21989 . 1 `S1917 1 . 1 0 ]
"3301
[s S21993 . 1 `uc 1 DMARCPTRHB 1 0 :4:0 
]
[u S21995 . 1 `S1925 1 . 1 0 ]
"3320
[s S21999 . 1 `uc 1 DMARCVPTRLB 1 0 :8:0 
]
[u S22001 . 1 `S1933 1 . 1 0 ]
"3339
[s S22005 . 1 `uc 1 DMATXPTRHB 1 0 :4:0 
]
[u S22007 . 1 `S1941 1 . 1 0 ]
"3358
[s S22011 . 1 `uc 1 DMATXPTRLB 1 0 :8:0 
]
[u S22013 . 1 `S1949 1 . 1 0 ]
"3382
[s S22017 . 1 `uc 1 COUT1 1 0 :1:0 
`uc 1 COUT2 1 0 :1:1 
]
[u S22020 . 1 `S1957 1 . 1 0 ]
"3393
[s S22023 . 1 `uc 1 COUT1 1 0 :1:0 
`uc 1 COUT2 1 0 :1:1 
]
[u S22026 . 1 `S1957 1 . 1 0 ]
"3412
[s S22029 . 1 `uc 1 SEN 1 0 :1:0 
`uc 1 RSEN 1 0 :1:1 
`uc 1 PEN 1 0 :1:2 
`uc 1 RCEN 1 0 :1:3 
`uc 1 ACKEN 1 0 :1:4 
`uc 1 ACKDT 1 0 :1:5 
`uc 1 ACKSTAT 1 0 :1:6 
`uc 1 GCEN 1 0 :1:7 
]
[s S22038 . 1 `uc 1 . 1 0 :1:0 
`uc 1 ADMSK1 1 0 :1:1 
`uc 1 ADMSK2 1 0 :1:2 
`uc 1 ADMSK3 1 0 :1:3 
`uc 1 ADMSK4 1 0 :1:4 
`uc 1 ADMSK5 1 0 :1:5 
]
[s S22045 . 1 `uc 1 . 1 0 :5:0 
`uc 1 ACKDT2 1 0 :1:5 
]
[s S22048 . 1 `uc 1 . 1 0 :4:0 
`uc 1 ACKEN2 1 0 :1:4 
]
[s S22051 . 1 `uc 1 . 1 0 :6:0 
`uc 1 ACKSTAT2 1 0 :1:6 
]
[s S22054 . 1 `uc 1 . 1 0 :1:0 
`uc 1 ADMSK12 1 0 :1:1 
]
[s S22057 . 1 `uc 1 . 1 0 :2:0 
`uc 1 ADMSK22 1 0 :1:2 
]
[s S22060 . 1 `uc 1 . 1 0 :3:0 
`uc 1 ADMSK32 1 0 :1:3 
]
[s S22063 . 1 `uc 1 . 1 0 :4:0 
`uc 1 ADMSK42 1 0 :1:4 
]
[s S22066 . 1 `uc 1 . 1 0 :5:0 
`uc 1 ADMSK52 1 0 :1:5 
]
[s S22069 . 1 `uc 1 . 1 0 :7:0 
`uc 1 GCEN2 1 0 :1:7 
]
[s S22072 . 1 `uc 1 . 1 0 :2:0 
`uc 1 PEN2 1 0 :1:2 
]
[s S22075 . 1 `uc 1 . 1 0 :3:0 
`uc 1 RCEN2 1 0 :1:3 
]
[s S22078 . 1 `uc 1 . 1 0 :1:0 
`uc 1 RSEN2 1 0 :1:1 
]
[s S22081 . 1 `uc 1 SEN2 1 0 :1:0 
]
[u S22083 . 1 `S1975 1 . 1 0 `S1984 1 . 1 0 `S1991 1 . 1 0 `S1994 1 . 1 0 `S1997 1 . 1 0 `S2000 1 . 1 0 `S2003 1 . 1 0 `S2006 1 . 1 0 `S2009 1 . 1 0 `S2012 1 . 1 0 `S2015 1 . 1 0 `S2018 1 . 1 0 `S2021 1 . 1 0 `S2024 1 . 1 0 `S2027 1 . 1 0 ]
"3502
[s S22100 . 1 `uc 1 SSPM 1 0 :4:0 
`uc 1 CKP 1 0 :1:4 
`uc 1 SSPEN 1 0 :1:5 
`uc 1 SSPOV 1 0 :1:6 
`uc 1 WCOL 1 0 :1:7 
]
[s S22106 . 1 `uc 1 SSPM0 1 0 :1:0 
`uc 1 SSPM1 1 0 :1:1 
`uc 1 SSPM2 1 0 :1:2 
`uc 1 SSPM3 1 0 :1:3 
]
[s S22111 . 1 `uc 1 . 1 0 :4:0 
`uc 1 CKP2 1 0 :1:4 
]
[s S22114 . 1 `uc 1 . 1 0 :5:0 
`uc 1 SSPEN2 1 0 :1:5 
]
[s S22117 . 1 `uc 1 SSPM02 1 0 :1:0 
]
[s S22119 . 1 `uc 1 . 1 0 :1:0 
`uc 1 SSPM12 1 0 :1:1 
]
[s S22122 . 1 `uc 1 . 1 0 :2:0 
`uc 1 SSPM22 1 0 :1:2 
]
[s S22125 . 1 `uc 1 . 1 0 :3:0 
`uc 1 SSPM32 1 0 :1:3 
]
[s S22128 . 1 `uc 1 . 1 0 :6:0 
`uc 1 SSPOV2 1 0 :1:6 
]
[s S22131 . 1 `uc 1 . 1 0 :7:0 
`uc 1 WCOL2 1 0 :1:7 
]
[u S22134 . 1 `S2100 1 . 1 0 `S2106 1 . 1 0 `S2111 1 . 1 0 `S2114 1 . 1 0 `S2117 1 . 1 0 `S2119 1 . 1 0 `S2122 1 . 1 0 `S2125 1 . 1 0 `S2128 1 . 1 0 `S2131 1 . 1 0 ]
"3687
[s S22146 . 1 `uc 1 . 1 0 :2:0 
`uc 1 R_NOT_W 1 0 :1:2 
]
[s S22149 . 1 `uc 1 . 1 0 :5:0 
`uc 1 D_NOT_A 1 0 :1:5 
]
[s S22152 . 1 `uc 1 BF 1 0 :1:0 
`uc 1 UA 1 0 :1:1 
`uc 1 R_nW 1 0 :1:2 
`uc 1 S 1 0 :1:3 
`uc 1 P 1 0 :1:4 
`uc 1 D_nA 1 0 :1:5 
`uc 1 CKE 1 0 :1:6 
`uc 1 SMP 1 0 :1:7 
]
[s S22161 . 1 `uc 1 BF2 1 0 :1:0 
]
[s S22163 . 1 `uc 1 . 1 0 :6:0 
`uc 1 CKE2 1 0 :1:6 
]
[s S22166 . 1 `uc 1 . 1 0 :5:0 
`uc 1 DA2 1 0 :1:5 
]
[s S22169 . 1 `uc 1 . 1 0 :5:0 
`uc 1 DATA_ADDRESS2 1 0 :1:5 
]
[s S22172 . 1 `uc 1 . 1 0 :5:0 
`uc 1 D_A2 1 0 :1:5 
]
[s S22175 . 1 `uc 1 . 1 0 :5:0 
`uc 1 D_nA2 1 0 :1:5 
]
[s S22178 . 1 `uc 1 . 1 0 :5:0 
`uc 1 I2C_DAT2 1 0 :1:5 
]
[s S22181 . 1 `uc 1 . 1 0 :2:0 
`uc 1 I2C_READ2 1 0 :1:2 
]
[s S22184 . 1 `uc 1 . 1 0 :3:0 
`uc 1 I2C_START2 1 0 :1:3 
]
[s S22187 . 1 `uc 1 . 1 0 :4:0 
`uc 1 I2C_STOP2 1 0 :1:4 
]
[s S22190 . 1 `uc 1 . 1 0 :4:0 
`uc 1 P2 1 0 :1:4 
]
[s S22193 . 1 `uc 1 . 1 0 :2:0 
`uc 1 READ_WRITE2 1 0 :1:2 
]
[s S22196 . 1 `uc 1 . 1 0 :2:0 
`uc 1 RW2 1 0 :1:2 
]
[s S22199 . 1 `uc 1 . 1 0 :2:0 
`uc 1 R_W2 1 0 :1:2 
]
[s S22202 . 1 `uc 1 . 1 0 :2:0 
`uc 1 R_nW2 1 0 :1:2 
]
[s S22205 . 1 `uc 1 . 1 0 :3:0 
`uc 1 S2 1 0 :1:3 
]
[s S22208 . 1 `uc 1 . 1 0 :7:0 
`uc 1 SMP2 1 0 :1:7 
]
[s S22211 . 1 `uc 1 . 1 0 :3:0 
`uc 1 START2 1 0 :1:3 
]
[s S22214 . 1 `uc 1 . 1 0 :4:0 
`uc 1 STOP2 1 0 :1:4 
]
[s S22217 . 1 `uc 1 . 1 0 :1:0 
`uc 1 UA2 1 0 :1:1 
]
[s S22220 . 1 `uc 1 . 1 0 :5:0 
`uc 1 nA2 1 0 :1:5 
]
[s S22223 . 1 `uc 1 . 1 0 :5:0 
`uc 1 nADDRESS2 1 0 :1:5 
]
[s S22226 . 1 `uc 1 . 1 0 :2:0 
`uc 1 nW2 1 0 :1:2 
]
[s S22229 . 1 `uc 1 . 1 0 :2:0 
`uc 1 nWRITE2 1 0 :1:2 
]
[u S22232 . 1 `S2180 1 . 1 0 `S2183 1 . 1 0 `S2186 1 . 1 0 `S2195 1 . 1 0 `S2197 1 . 1 0 `S2200 1 . 1 0 `S2203 1 . 1 0 `S2206 1 . 1 0 `S2209 1 . 1 0 `S2212 1 . 1 0 `S2215 1 . 1 0 `S2218 1 . 1 0 `S2221 1 . 1 0 `S2224 1 . 1 0 `S2227 1 . 1 0 `S2230 1 . 1 0 `S2233 1 . 1 0 `S2236 1 . 1 0 `S2239 1 . 1 0 `S2242 1 . 1 0 `S2245 1 . 1 0 `S2248 1 . 1 0 `S2251 1 . 1 0 `S2254 1 . 1 0 `S2257 1 . 1 0 `S2260 1 . 1 0 `S2263 1 . 1 0 ]
"3896
[s S22261 . 1 `uc 1 SSPADD 1 0 :8:0 
]
[s S22263 . 1 `uc 1 MSK0 1 0 :1:0 
`uc 1 MSK1 1 0 :1:1 
`uc 1 MSK2 1 0 :1:2 
`uc 1 MSK3 1 0 :1:3 
`uc 1 MSK4 1 0 :1:4 
`uc 1 MSK5 1 0 :1:5 
`uc 1 MSK6 1 0 :1:6 
`uc 1 MSK7 1 0 :1:7 
]
[s S22272 . 1 `uc 1 MSK02 1 0 :1:0 
]
[s S22274 . 1 `uc 1 . 1 0 :1:0 
`uc 1 MSK12 1 0 :1:1 
]
[s S22277 . 1 `uc 1 . 1 0 :2:0 
`uc 1 MSK22 1 0 :1:2 
]
[s S22280 . 1 `uc 1 . 1 0 :3:0 
`uc 1 MSK32 1 0 :1:3 
]
[s S22283 . 1 `uc 1 . 1 0 :4:0 
`uc 1 MSK42 1 0 :1:4 
]
[s S22286 . 1 `uc 1 . 1 0 :5:0 
`uc 1 MSK52 1 0 :1:5 
]
[s S22289 . 1 `uc 1 . 1 0 :6:0 
`uc 1 MSK62 1 0 :1:6 
]
[s S22292 . 1 `uc 1 . 1 0 :7:0 
`uc 1 MSK72 1 0 :1:7 
]
[u S22295 . 1 `S2381 1 . 1 0 `S2383 1 . 1 0 `S2392 1 . 1 0 `S2394 1 . 1 0 `S2397 1 . 1 0 `S2400 1 . 1 0 `S2403 1 . 1 0 `S2406 1 . 1 0 `S2409 1 . 1 0 `S2412 1 . 1 0 ]
"4210
[s S22308 . 1 `uc 1 SSPBUF 1 0 :8:0 
]
[u S22310 . 1 `S2462 1 . 1 0 ]
"4220
[s S22313 . 1 `uc 1 T4CKPS 1 0 :2:0 
`uc 1 TMR4ON 1 0 :1:2 
`uc 1 T4OUTPS 1 0 :4:3 
]
[s S22317 . 1 `uc 1 T4CKPS0 1 0 :1:0 
`uc 1 T4CKPS1 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 T4OUTPS0 1 0 :1:3 
`uc 1 T4OUTPS1 1 0 :1:4 
`uc 1 T4OUTPS2 1 0 :1:5 
`uc 1 T4OUTPS3 1 0 :1:6 
]
[u S22325 . 1 `S2469 1 . 1 0 `S2473 1 . 1 0 ]
"4299
[s S22330 . 1 `uc 1 PR4 1 0 :8:0 
]
[u S22332 . 1 `S2498 1 . 1 0 ]
"4318
[s S22336 . 1 `uc 1 TMR4 1 0 :8:0 
]
[u S22338 . 1 `S2506 1 . 1 0 ]
"4328
[s S22341 . 1 `uc 1 TMR3ON 1 0 :1:0 
`uc 1 RD16 1 0 :1:1 
`uc 1 T3SYNC 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 T3CKPS 1 0 :2:4 
`uc 1 TMR3CS 1 0 :2:6 
]
[s S22348 . 1 `uc 1 . 1 0 :4:0 
`uc 1 T3CKPS0 1 0 :1:4 
`uc 1 T3CKPS1 1 0 :1:5 
`uc 1 TMR3CS0 1 0 :1:6 
`uc 1 TMR3CS1 1 0 :1:7 
]
[s S22354 . 1 `uc 1 . 1 0 :7:0 
`uc 1 RD163 1 0 :1:7 
]
[s S22357 . 1 `uc 1 . 1 0 :7:0 
`uc 1 T3RD16 1 0 :1:7 
]
[u S22360 . 1 `S2513 1 . 1 0 `S2520 1 . 1 0 `S2526 1 . 1 0 `S2529 1 . 1 0 ]
"4432
[s S22368 . 1 `uc 1 TMR3L 1 0 :8:0 
]
[u S22370 . 1 `S2559 1 . 1 0 ]
"4451
[s S22374 . 1 `uc 1 TMR3H 1 0 :8:0 
]
[u S22376 . 1 `S2567 1 . 1 0 ]
"4461
[s S22379 . 1 `uc 1 ABDEN 1 0 :1:0 
`uc 1 WUE 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 BRG16 1 0 :1:3 
`uc 1 TXCKP 1 0 :1:4 
`uc 1 RXDTP 1 0 :1:5 
`uc 1 RCIDL 1 0 :1:6 
`uc 1 ABDOVF 1 0 :1:7 
]
[s S22388 . 1 `uc 1 ABDEN2 1 0 :1:0 
]
[s S22390 . 1 `uc 1 . 1 0 :7:0 
`uc 1 ABDOVF2 1 0 :1:7 
]
[s S22393 . 1 `uc 1 . 1 0 :3:0 
`uc 1 BRG162 1 0 :1:3 
]
[s S22396 . 1 `uc 1 . 1 0 :5:0 
`uc 1 DTRXP2 1 0 :1:5 
]
[s S22399 . 1 `uc 1 . 1 0 :6:0 
`uc 1 RCIDL2 1 0 :1:6 
]
[s S22402 . 1 `uc 1 . 1 0 :6:0 
`uc 1 RCMT2 1 0 :1:6 
]
[s S22405 . 1 `uc 1 . 1 0 :5:0 
`uc 1 RXDTP2 1 0 :1:5 
]
[s S22408 . 1 `uc 1 . 1 0 :4:0 
`uc 1 SCKP2 1 0 :1:4 
]
[s S22411 . 1 `uc 1 . 1 0 :4:0 
`uc 1 TXCKP2 1 0 :1:4 
]
[s S22414 . 1 `uc 1 . 1 0 :1:0 
`uc 1 WUE2 1 0 :1:1 
]
[u S22417 . 1 `S2574 1 . 1 0 `S2583 1 . 1 0 `S2585 1 . 1 0 `S2588 1 . 1 0 `S2591 1 . 1 0 `S2594 1 . 1 0 `S2597 1 . 1 0 `S2600 1 . 1 0 `S2603 1 . 1 0 `S2606 1 . 1 0 `S2609 1 . 1 0 ]
"4615
[s S22431 . 1 `uc 1 SPBRGH2 1 0 :8:0 
]
[u S22433 . 1 `S2664 1 . 1 0 ]
"4643
[s S22438 . 1 `uc 1 ABDEN 1 0 :1:0 
`uc 1 WUE 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 BRG16 1 0 :1:3 
`uc 1 TXCKP 1 0 :1:4 
`uc 1 RXDTP 1 0 :1:5 
`uc 1 RCIDL 1 0 :1:6 
`uc 1 ABDOVF 1 0 :1:7 
]
[s S22447 . 1 `uc 1 ABDEN1 1 0 :1:0 
]
[s S22449 . 1 `uc 1 . 1 0 :7:0 
`uc 1 ABDOVF1 1 0 :1:7 
]
[s S22452 . 1 `uc 1 . 1 0 :3:0 
`uc 1 BRG161 1 0 :1:3 
]
[s S22455 . 1 `uc 1 . 1 0 :4:0 
`uc 1 CKTXP 1 0 :1:4 
]
[s S22458 . 1 `uc 1 . 1 0 :5:0 
`uc 1 DTRXP 1 0 :1:5 
]
[s S22461 . 1 `uc 1 . 1 0 :5:0 
`uc 1 DTRXP1 1 0 :1:5 
]
[s S22464 . 1 `uc 1 . 1 0 :6:0 
`uc 1 RCIDL1 1 0 :1:6 
]
[s S22467 . 1 `uc 1 . 1 0 :6:0 
`uc 1 RCMT 1 0 :1:6 
]
[s S22470 . 1 `uc 1 . 1 0 :6:0 
`uc 1 RCMT1 1 0 :1:6 
]
[s S22473 . 1 `uc 1 . 1 0 :5:0 
`uc 1 RXDTP1 1 0 :1:5 
]
[s S22476 . 1 `uc 1 . 1 0 :4:0 
`uc 1 SCKP 1 0 :1:4 
]
[s S22479 . 1 `uc 1 . 1 0 :4:0 
`uc 1 SCKP1 1 0 :1:4 
]
[s S22482 . 1 `uc 1 . 1 0 :4:0 
`uc 1 TXCKP1 1 0 :1:4 
]
[s S22485 . 1 `uc 1 . 1 0 :1:0 
`uc 1 WUE1 1 0 :1:1 
]
[s S22488 . 1 `uc 1 . 1 0 :5:0 
`uc 1 RXCKP 1 0 :1:5 
]
[s S22491 . 1 `uc 1 . 1 0 :1:0 
`uc 1 W4E 1 0 :1:1 
]
[u S22494 . 1 `S2574 1 . 1 0 `S2682 1 . 1 0 `S2684 1 . 1 0 `S2687 1 . 1 0 `S2690 1 . 1 0 `S2693 1 . 1 0 `S2696 1 . 1 0 `S2699 1 . 1 0 `S2702 1 . 1 0 `S2705 1 . 1 0 `S2708 1 . 1 0 `S2711 1 . 1 0 `S2714 1 . 1 0 `S2717 1 . 1 0 `S2720 1 . 1 0 `S2723 1 . 1 0 `S2726 1 . 1 0 ]
"4723
[s S22513 . 1 `uc 1 ABDEN 1 0 :1:0 
`uc 1 WUE 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 BRG16 1 0 :1:3 
`uc 1 TXCKP 1 0 :1:4 
`uc 1 RXDTP 1 0 :1:5 
`uc 1 RCIDL 1 0 :1:6 
`uc 1 ABDOVF 1 0 :1:7 
]
[s S22522 . 1 `uc 1 ABDEN1 1 0 :1:0 
]
[s S22524 . 1 `uc 1 . 1 0 :7:0 
`uc 1 ABDOVF1 1 0 :1:7 
]
[s S22527 . 1 `uc 1 . 1 0 :3:0 
`uc 1 BRG161 1 0 :1:3 
]
[s S22530 . 1 `uc 1 . 1 0 :4:0 
`uc 1 CKTXP 1 0 :1:4 
]
[s S22533 . 1 `uc 1 . 1 0 :5:0 
`uc 1 DTRXP 1 0 :1:5 
]
[s S22536 . 1 `uc 1 . 1 0 :5:0 
`uc 1 DTRXP1 1 0 :1:5 
]
[s S22539 . 1 `uc 1 . 1 0 :6:0 
`uc 1 RCIDL1 1 0 :1:6 
]
[s S22542 . 1 `uc 1 . 1 0 :6:0 
`uc 1 RCMT 1 0 :1:6 
]
[s S22545 . 1 `uc 1 . 1 0 :6:0 
`uc 1 RCMT1 1 0 :1:6 
]
[s S22548 . 1 `uc 1 . 1 0 :5:0 
`uc 1 RXDTP1 1 0 :1:5 
]
[s S22551 . 1 `uc 1 . 1 0 :4:0 
`uc 1 SCKP 1 0 :1:4 
]
[s S22554 . 1 `uc 1 . 1 0 :4:0 
`uc 1 SCKP1 1 0 :1:4 
]
[s S22557 . 1 `uc 1 . 1 0 :4:0 
`uc 1 TXCKP1 1 0 :1:4 
]
[s S22560 . 1 `uc 1 . 1 0 :1:0 
`uc 1 WUE1 1 0 :1:1 
]
[s S22563 . 1 `uc 1 . 1 0 :5:0 
`uc 1 RXCKP 1 0 :1:5 
]
[s S22566 . 1 `uc 1 . 1 0 :1:0 
`uc 1 W4E 1 0 :1:1 
]
[u S22569 . 1 `S2574 1 . 1 0 `S2682 1 . 1 0 `S2684 1 . 1 0 `S2687 1 . 1 0 `S2690 1 . 1 0 `S2693 1 . 1 0 `S2696 1 . 1 0 `S2699 1 . 1 0 `S2702 1 . 1 0 `S2705 1 . 1 0 `S2708 1 . 1 0 `S2711 1 . 1 0 `S2714 1 . 1 0 `S2717 1 . 1 0 `S2720 1 . 1 0 `S2723 1 . 1 0 `S2726 1 . 1 0 ]
"4916
[s S22588 . 1 `uc 1 ABDEN 1 0 :1:0 
`uc 1 WUE 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 BRG16 1 0 :1:3 
`uc 1 TXCKP 1 0 :1:4 
`uc 1 RXDTP 1 0 :1:5 
`uc 1 RCIDL 1 0 :1:6 
`uc 1 ABDOVF 1 0 :1:7 
]
[s S22597 . 1 `uc 1 ABDEN1 1 0 :1:0 
]
[s S22599 . 1 `uc 1 . 1 0 :7:0 
`uc 1 ABDOVF1 1 0 :1:7 
]
[s S22602 . 1 `uc 1 . 1 0 :3:0 
`uc 1 BRG161 1 0 :1:3 
]
[s S22605 . 1 `uc 1 . 1 0 :4:0 
`uc 1 CKTXP 1 0 :1:4 
]
[s S22608 . 1 `uc 1 . 1 0 :5:0 
`uc 1 DTRXP 1 0 :1:5 
]
[s S22611 . 1 `uc 1 . 1 0 :5:0 
`uc 1 DTRXP1 1 0 :1:5 
]
[s S22614 . 1 `uc 1 . 1 0 :6:0 
`uc 1 RCIDL1 1 0 :1:6 
]
[s S22617 . 1 `uc 1 . 1 0 :6:0 
`uc 1 RCMT 1 0 :1:6 
]
[s S22620 . 1 `uc 1 . 1 0 :6:0 
`uc 1 RCMT1 1 0 :1:6 
]
[s S22623 . 1 `uc 1 . 1 0 :5:0 
`uc 1 RXDTP1 1 0 :1:5 
]
[s S22626 . 1 `uc 1 . 1 0 :4:0 
`uc 1 SCKP 1 0 :1:4 
]
[s S22629 . 1 `uc 1 . 1 0 :4:0 
`uc 1 SCKP1 1 0 :1:4 
]
[s S22632 . 1 `uc 1 . 1 0 :4:0 
`uc 1 TXCKP1 1 0 :1:4 
]
[s S22635 . 1 `uc 1 . 1 0 :1:0 
`uc 1 WUE1 1 0 :1:1 
]
[s S22638 . 1 `uc 1 . 1 0 :5:0 
`uc 1 RXCKP 1 0 :1:5 
]
[s S22641 . 1 `uc 1 . 1 0 :1:0 
`uc 1 W4E 1 0 :1:1 
]
[u S22644 . 1 `S2574 1 . 1 0 `S2682 1 . 1 0 `S2684 1 . 1 0 `S2687 1 . 1 0 `S2690 1 . 1 0 `S2693 1 . 1 0 `S2696 1 . 1 0 `S2699 1 . 1 0 `S2702 1 . 1 0 `S2705 1 . 1 0 `S2708 1 . 1 0 `S2711 1 . 1 0 `S2714 1 . 1 0 `S2717 1 . 1 0 `S2720 1 . 1 0 `S2723 1 . 1 0 `S2726 1 . 1 0 ]
"5232
[s S22665 . 1 `uc 1 SPBRGH1 1 0 :8:0 
]
[u S22667 . 1 `S3068 1 . 1 0 ]
"5242
[s S22670 . 1 `uc 1 SPBRGH1 1 0 :8:0 
]
[u S22672 . 1 `S3068 1 . 1 0 ]
"5255
[s S22675 . 1 `uc 1 RA0 1 0 :1:0 
`uc 1 RA1 1 0 :1:1 
`uc 1 RA2 1 0 :1:2 
`uc 1 RA3 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 RA5 1 0 :1:5 
`uc 1 RA6 1 0 :1:6 
`uc 1 RA7 1 0 :1:7 
]
[s S22684 . 1 `uc 1 AN0 1 0 :1:0 
`uc 1 AN1 1 0 :1:1 
`uc 1 AN2 1 0 :1:2 
`uc 1 AN3 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 AN4 1 0 :1:5 
`uc 1 OSC2 1 0 :1:6 
`uc 1 OSC1 1 0 :1:7 
]
[s S22693 . 1 `uc 1 . 1 0 :5:0 
`uc 1 NOT_SS1 1 0 :1:5 
]
[s S22696 . 1 `uc 1 C1INA 1 0 :1:0 
`uc 1 C2INA 1 0 :1:1 
`uc 1 VREF_MINUS 1 0 :1:2 
`uc 1 VREF_PLUS 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 nSS1 1 0 :1:5 
`uc 1 CLKO 1 0 :1:6 
`uc 1 CLKI 1 0 :1:7 
]
[s S22705 . 1 `uc 1 . 1 0 :2:0 
`uc 1 CVREF_MINUS 1 0 :1:2 
`uc 1 C1INB 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 HLVDIN 1 0 :1:5 
]
[s S22711 . 1 `uc 1 RP0 1 0 :1:0 
`uc 1 RP1 1 0 :1:1 
`uc 1 C2INB 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 RCV 1 0 :1:5 
]
[s S22717 . 1 `uc 1 ULPWU 1 0 :1:0 
`uc 1 . 1 0 :4:1 
`uc 1 RP2 1 0 :1:5 
]
[s S22721 . 1 `uc 1 . 1 0 :5:0 
`uc 1 LVDIN 1 0 :1:5 
]
[s S22724 . 1 `uc 1 . 1 0 :4:0 
`uc 1 RA4 1 0 :1:4 
]
[s S22727 . 1 `uc 1 . 1 0 :7:0 
`uc 1 RJPU 1 0 :1:7 
]
[s S22730 . 1 `uc 1 ULPWUIN 1 0 :1:0 
]
[u S22732 . 1 `S3082 1 . 1 0 `S3091 1 . 1 0 `S3100 1 . 1 0 `S3103 1 . 1 0 `S3112 1 . 1 0 `S3118 1 . 1 0 `S3124 1 . 1 0 `S3128 1 . 1 0 `S3131 1 . 1 0 `S3134 1 . 1 0 `S3137 1 . 1 0 ]
"5339
[s S22745 . 1 `uc 1 RC0 1 0 :1:0 
`uc 1 RC1 1 0 :1:1 
`uc 1 RC2 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 RC4 1 0 :1:4 
`uc 1 RC5 1 0 :1:5 
`uc 1 RC6 1 0 :1:6 
`uc 1 RC7 1 0 :1:7 
]
[s S22754 . 1 `uc 1 T1OSO 1 0 :1:0 
`uc 1 T1OSI 1 0 :1:1 
`uc 1 AN11 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 D_MINUS 1 0 :1:4 
`uc 1 D_PLUS 1 0 :1:5 
]
[s S22761 . 1 `uc 1 . 1 0 :1:0 
`uc 1 NOT_UOE 1 0 :1:1 
]
[s S22764 . 1 `uc 1 T1CK 1 0 :1:0 
`uc 1 nUOE 1 0 :1:1 
`uc 1 CTPLS 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 VM 1 0 :1:4 
`uc 1 VP 1 0 :1:5 
`uc 1 TX1 1 0 :1:6 
`uc 1 RX1 1 0 :1:7 
]
[s S22773 . 1 `uc 1 RP11 1 0 :1:0 
`uc 1 RP12 1 0 :1:1 
`uc 1 RP13 1 0 :1:2 
`uc 1 . 1 0 :3:3 
`uc 1 CK1 1 0 :1:6 
`uc 1 DT1 1 0 :1:7 
]
[s S22780 . 1 `uc 1 . 1 0 :6:0 
`uc 1 RP17 1 0 :1:6 
`uc 1 SDO1 1 0 :1:7 
]
[s S22784 . 1 `uc 1 . 1 0 :7:0 
`uc 1 RP18 1 0 :1:7 
]
[s S22787 . 1 `uc 1 . 1 0 :1:0 
`uc 1 CCP2 1 0 :1:1 
]
[s S22790 . 1 `uc 1 . 1 0 :2:0 
`uc 1 PA1 1 0 :1:2 
]
[s S22793 . 1 `uc 1 . 1 0 :1:0 
`uc 1 PA2 1 0 :1:1 
]
[s S22796 . 1 `uc 1 . 1 0 :3:0 
`uc 1 RC3 1 0 :1:3 
]
[u S22799 . 1 `S3325 1 . 1 0 `S3334 1 . 1 0 `S3341 1 . 1 0 `S3344 1 . 1 0 `S3353 1 . 1 0 `S3360 1 . 1 0 `S3364 1 . 1 0 `S3367 1 . 1 0 `S3370 1 . 1 0 `S3373 1 . 1 0 `S3376 1 . 1 0 ]
"5852
[s S22812 . 1 `uc 1 HLVDL 1 0 :4:0 
`uc 1 HLVDEN 1 0 :1:4 
`uc 1 IRVST 1 0 :1:5 
`uc 1 BGVST 1 0 :1:6 
`uc 1 VDIRMAG 1 0 :1:7 
]
[s S22818 . 1 `uc 1 HLVDL0 1 0 :1:0 
`uc 1 HLVDL1 1 0 :1:1 
`uc 1 HLVDL2 1 0 :1:2 
`uc 1 HLVDL3 1 0 :1:3 
]
[u S22823 . 1 `S3446 1 . 1 0 `S3452 1 . 1 0 ]
"6036
[s S22827 . 1 `uc 1 INTLVL 1 0 :4:0 
`uc 1 DLYCYC 1 0 :4:4 
]
[s S22830 . 1 `uc 1 INTLVL0 1 0 :1:0 
`uc 1 INTLVL1 1 0 :1:1 
`uc 1 INTLVL2 1 0 :1:2 
`uc 1 INTLVL3 1 0 :1:3 
`uc 1 DLYCYC0 1 0 :1:4 
`uc 1 DLYCYC1 1 0 :1:5 
`uc 1 DLYCYC2 1 0 :1:6 
`uc 1 DLYCYC3 1 0 :1:7 
]
[u S22839 . 1 `S3472 1 . 1 0 `S3475 1 . 1 0 ]
"6106
[s S22843 . 1 `uc 1 DMAEN 1 0 :1:0 
`uc 1 DLYINTEN 1 0 :1:1 
`uc 1 DUPLEX0 1 0 :1:2 
`uc 1 DUPLEX1 1 0 :1:3 
`uc 1 RXINC 1 0 :1:4 
`uc 1 TXINC 1 0 :1:5 
`uc 1 SSCON0 1 0 :1:6 
`uc 1 SSCON1 1 0 :1:7 
]
[u S22852 . 1 `S3500 1 . 1 0 ]
"6177
[s S22855 . 1 `uc 1 LATA0 1 0 :1:0 
`uc 1 LATA1 1 0 :1:1 
`uc 1 LATA2 1 0 :1:2 
`uc 1 LATA3 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 LATA5 1 0 :1:5 
`uc 1 LATA6 1 0 :1:6 
`uc 1 LATA7 1 0 :1:7 
]
[s S22864 . 1 `uc 1 LA0 1 0 :1:0 
]
[s S22866 . 1 `uc 1 . 1 0 :1:0 
`uc 1 LA1 1 0 :1:1 
]
[s S22869 . 1 `uc 1 . 1 0 :2:0 
`uc 1 LA2 1 0 :1:2 
]
[s S22872 . 1 `uc 1 . 1 0 :3:0 
`uc 1 LA3 1 0 :1:3 
]
[s S22875 . 1 `uc 1 . 1 0 :4:0 
`uc 1 LA4 1 0 :1:4 
]
[s S22878 . 1 `uc 1 . 1 0 :5:0 
`uc 1 LA5 1 0 :1:5 
]
[s S22881 . 1 `uc 1 . 1 0 :6:0 
`uc 1 LA6 1 0 :1:6 
]
[s S22884 . 1 `uc 1 . 1 0 :7:0 
`uc 1 LA7 1 0 :1:7 
]
[u S22887 . 1 `S3521 1 . 1 0 `S3530 1 . 1 0 `S3532 1 . 1 0 `S3535 1 . 1 0 `S3538 1 . 1 0 `S3541 1 . 1 0 `S3544 1 . 1 0 `S3547 1 . 1 0 `S3550 1 . 1 0 ]
"6269
[s S22898 . 1 `uc 1 LATB0 1 0 :1:0 
`uc 1 LATB1 1 0 :1:1 
`uc 1 LATB2 1 0 :1:2 
`uc 1 LATB3 1 0 :1:3 
`uc 1 LATB4 1 0 :1:4 
`uc 1 LATB5 1 0 :1:5 
`uc 1 LATB6 1 0 :1:6 
`uc 1 LATB7 1 0 :1:7 
]
[s S22907 . 1 `uc 1 LB0 1 0 :1:0 
]
[s S22909 . 1 `uc 1 . 1 0 :1:0 
`uc 1 LB1 1 0 :1:1 
]
[s S22912 . 1 `uc 1 . 1 0 :2:0 
`uc 1 LB2 1 0 :1:2 
]
[s S22915 . 1 `uc 1 . 1 0 :3:0 
`uc 1 LB3 1 0 :1:3 
]
[s S22918 . 1 `uc 1 . 1 0 :4:0 
`uc 1 LB4 1 0 :1:4 
]
[s S22921 . 1 `uc 1 . 1 0 :5:0 
`uc 1 LB5 1 0 :1:5 
]
[s S22924 . 1 `uc 1 . 1 0 :6:0 
`uc 1 LB6 1 0 :1:6 
]
[s S22927 . 1 `uc 1 . 1 0 :7:0 
`uc 1 LB7 1 0 :1:7 
]
[u S22930 . 1 `S3596 1 . 1 0 `S3605 1 . 1 0 `S3607 1 . 1 0 `S3610 1 . 1 0 `S3613 1 . 1 0 `S3616 1 . 1 0 `S3619 1 . 1 0 `S3622 1 . 1 0 `S3625 1 . 1 0 ]
"6396
[s S22941 . 1 `uc 1 LATC0 1 0 :1:0 
`uc 1 LATC1 1 0 :1:1 
`uc 1 LATC2 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 LATC4 1 0 :1:4 
`uc 1 LATC5 1 0 :1:5 
`uc 1 LATC6 1 0 :1:6 
`uc 1 LATC7 1 0 :1:7 
]
[s S22950 . 1 `uc 1 LC0 1 0 :1:0 
]
[s S22952 . 1 `uc 1 . 1 0 :1:0 
`uc 1 LC1 1 0 :1:1 
]
[s S22955 . 1 `uc 1 . 1 0 :2:0 
`uc 1 LC2 1 0 :1:2 
]
[s S22958 . 1 `uc 1 . 1 0 :3:0 
`uc 1 LC3 1 0 :1:3 
]
[s S22961 . 1 `uc 1 . 1 0 :4:0 
`uc 1 LC4 1 0 :1:4 
]
[s S22964 . 1 `uc 1 . 1 0 :5:0 
`uc 1 LC5 1 0 :1:5 
]
[s S22967 . 1 `uc 1 . 1 0 :6:0 
`uc 1 LC6 1 0 :1:6 
]
[s S22970 . 1 `uc 1 . 1 0 :7:0 
`uc 1 LC7 1 0 :1:7 
]
[u S22973 . 1 `S3671 1 . 1 0 `S3680 1 . 1 0 `S3682 1 . 1 0 `S3685 1 . 1 0 `S3688 1 . 1 0 `S3691 1 . 1 0 `S3694 1 . 1 0 `S3697 1 . 1 0 `S3700 1 . 1 0 ]
"6607
[s S22985 . 1 `uc 1 ALRMVALL 1 0 :8:0 
]
[u S22987 . 1 `S3747 1 . 1 0 ]
"6626
[s S22991 . 1 `uc 1 ALRMVALH 1 0 :8:0 
]
[u S22993 . 1 `S3755 1 . 1 0 ]
"6636
[s S22996 . 1 `uc 1 ARPT 1 0 :8:0 
]
[s S22998 . 1 `uc 1 ARPT0 1 0 :1:0 
`uc 1 ARPT1 1 0 :1:1 
`uc 1 ARPT2 1 0 :1:2 
`uc 1 ARPT3 1 0 :1:3 
`uc 1 ARPT4 1 0 :1:4 
`uc 1 ARPT5 1 0 :1:5 
`uc 1 ARPT6 1 0 :1:6 
`uc 1 ARPT7 1 0 :1:7 
]
[u S23007 . 1 `S3762 1 . 1 0 `S3764 1 . 1 0 ]
"6665
[s S23011 . 1 `uc 1 ALRMPTR 1 0 :2:0 
`uc 1 AMASK 1 0 :4:2 
`uc 1 CHIME 1 0 :1:6 
`uc 1 ALRMEN 1 0 :1:7 
]
[s S23016 . 1 `uc 1 ALRMPTR0 1 0 :1:0 
`uc 1 ALRMPTR1 1 0 :1:1 
`uc 1 AMASK0 1 0 :1:2 
`uc 1 AMASK1 1 0 :1:3 
`uc 1 AMASK2 1 0 :1:4 
`uc 1 AMASK3 1 0 :1:5 
]
[u S23023 . 1 `S3788 1 . 1 0 `S3793 1 . 1 0 ]
"6735
[s S23027 . 1 `uc 1 TRISA0 1 0 :1:0 
`uc 1 TRISA1 1 0 :1:1 
`uc 1 TRISA2 1 0 :1:2 
`uc 1 TRISA3 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 TRISA5 1 0 :1:5 
`uc 1 TRISA6 1 0 :1:6 
`uc 1 TRISA7 1 0 :1:7 
]
[u S23036 . 1 `S3816 1 . 1 0 ]
"6806
[s S23039 . 1 `uc 1 TRISB0 1 0 :1:0 
`uc 1 TRISB1 1 0 :1:1 
`uc 1 TRISB2 1 0 :1:2 
`uc 1 TRISB3 1 0 :1:3 
`uc 1 TRISB4 1 0 :1:4 
`uc 1 TRISB5 1 0 :1:5 
`uc 1 TRISB6 1 0 :1:6 
`uc 1 TRISB7 1 0 :1:7 
]
[u S23048 . 1 `S3837 1 . 1 0 ]
"6862
[s S23051 . 1 `uc 1 TRISC0 1 0 :1:0 
`uc 1 TRISC1 1 0 :1:1 
`uc 1 TRISC2 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 TRISC4 1 0 :1:4 
`uc 1 TRISC5 1 0 :1:5 
`uc 1 TRISC6 1 0 :1:6 
`uc 1 TRISC7 1 0 :1:7 
]
[s S23060 . 1 `uc 1 . 1 0 :3:0 
`uc 1 TRISC3 1 0 :1:3 
]
[u S23063 . 1 `S3858 1 . 1 0 `S3867 1 . 1 0 ]
"6927
[s S23067 . 1 `uc 1 T3GSS0 1 0 :1:0 
`uc 1 T3GSS1 1 0 :1:1 
`uc 1 T3GVAL 1 0 :1:2 
`uc 1 T3GGO_T3DONE 1 0 :1:3 
`uc 1 T3GSPM 1 0 :1:4 
`uc 1 T3GTM 1 0 :1:5 
`uc 1 T3GPOL 1 0 :1:6 
`uc 1 TMR3GE 1 0 :1:7 
]
[s S23076 . 1 `uc 1 . 1 0 :3:0 
`uc 1 T3GGO 1 0 :1:3 
]
[s S23079 . 1 `uc 1 . 1 0 :3:0 
`uc 1 T3DONE 1 0 :1:3 
]
[u S23082 . 1 `S3886 1 . 1 0 `S3895 1 . 1 0 `S3898 1 . 1 0 ]
"7050
[s S23088 . 1 `uc 1 RTCVALL 1 0 :8:0 
]
[u S23090 . 1 `S3922 1 . 1 0 ]
"7060
[s S23093 . 1 `uc 1 RTCVALH 1 0 :8:0 
]
[s S23095 . 1 `uc 1 . 1 0 :6:0 
`uc 1 WAITB0 1 0 :1:6 
]
[s S23098 . 1 `uc 1 . 1 0 :7:0 
`uc 1 WAITB1 1 0 :1:7 
]
[s S23101 . 1 `uc 1 WAITE0 1 0 :1:0 
]
[s S23103 . 1 `uc 1 . 1 0 :1:0 
`uc 1 WAITE1 1 0 :1:1 
]
[s S23106 . 1 `uc 1 . 1 0 :2:0 
`uc 1 WAITM0 1 0 :1:2 
]
[s S23109 . 1 `uc 1 . 1 0 :3:0 
`uc 1 WAITM1 1 0 :1:3 
]
[s S23112 . 1 `uc 1 . 1 0 :4:0 
`uc 1 WAITM2 1 0 :1:4 
]
[s S23115 . 1 `uc 1 . 1 0 :5:0 
`uc 1 WAITM3 1 0 :1:5 
]
[u S23118 . 1 `S3929 1 . 1 0 `S3931 1 . 1 0 `S3934 1 . 1 0 `S3937 1 . 1 0 `S3939 1 . 1 0 `S3942 1 . 1 0 `S3945 1 . 1 0 `S3948 1 . 1 0 `S3951 1 . 1 0 ]
"7110
[s S23129 . 1 `uc 1 T1GSS0 1 0 :1:0 
`uc 1 T1GSS1 1 0 :1:1 
`uc 1 T1GVAL 1 0 :1:2 
`uc 1 T1GGO_T1DONE 1 0 :1:3 
`uc 1 T1GSPM 1 0 :1:4 
`uc 1 T1GTM 1 0 :1:5 
`uc 1 T1GPOL 1 0 :1:6 
`uc 1 TMR1GE 1 0 :1:7 
]
[s S23138 . 1 `uc 1 . 1 0 :3:0 
`uc 1 T1GGO 1 0 :1:3 
]
[s S23141 . 1 `uc 1 . 1 0 :3:0 
`uc 1 T1DONE 1 0 :1:3 
]
[u S23144 . 1 `S3990 1 . 1 0 `S3999 1 . 1 0 `S4002 1 . 1 0 ]
"7184
[s S23149 . 1 `uc 1 TUN 1 0 :6:0 
`uc 1 PLLEN 1 0 :1:6 
`uc 1 INTSRC 1 0 :1:7 
]
[s S23153 . 1 `uc 1 TUN0 1 0 :1:0 
`uc 1 TUN1 1 0 :1:1 
`uc 1 TUN2 1 0 :1:2 
`uc 1 TUN3 1 0 :1:3 
`uc 1 TUN4 1 0 :1:4 
`uc 1 TUN5 1 0 :1:5 
]
[u S23160 . 1 `S4025 1 . 1 0 `S4029 1 . 1 0 ]
"7258
[s S23164 . 1 `uc 1 RX9D 1 0 :1:0 
`uc 1 OERR 1 0 :1:1 
`uc 1 FERR 1 0 :1:2 
`uc 1 ADDEN 1 0 :1:3 
`uc 1 CREN 1 0 :1:4 
`uc 1 SREN 1 0 :1:5 
`uc 1 RX9 1 0 :1:6 
`uc 1 SPEN 1 0 :1:7 
]
[s S23173 . 1 `uc 1 RX9D2 1 0 :1:0 
`uc 1 OERR2 1 0 :1:1 
`uc 1 FERR2 1 0 :1:2 
`uc 1 ADDEN2 1 0 :1:3 
`uc 1 CREN2 1 0 :1:4 
`uc 1 SREN2 1 0 :1:5 
`uc 1 RX92 1 0 :1:6 
`uc 1 SPEN2 1 0 :1:7 
]
[s S23182 . 1 `uc 1 . 1 0 :6:0 
`uc 1 RC8_92 1 0 :1:6 
]
[s S23185 . 1 `uc 1 . 1 0 :6:0 
`uc 1 RC92 1 0 :1:6 
]
[s S23188 . 1 `uc 1 RCD82 1 0 :1:0 
]
[u S23190 . 1 `S4051 1 . 1 0 `S4060 1 . 1 0 `S4069 1 . 1 0 `S4072 1 . 1 0 `S4075 1 . 1 0 ]
"7345
[s S23197 . 1 `uc 1 TMR1IE 1 0 :1:0 
`uc 1 TMR2IE 1 0 :1:1 
`uc 1 CCP1IE 1 0 :1:2 
`uc 1 SSP1IE 1 0 :1:3 
`uc 1 TX1IE 1 0 :1:4 
`uc 1 RC1IE 1 0 :1:5 
`uc 1 ADIE 1 0 :1:6 
]
[s S23205 . 1 `uc 1 . 1 0 :3:0 
`uc 1 SSPIE 1 0 :1:3 
`uc 1 TXIE 1 0 :1:4 
`uc 1 RCIE 1 0 :1:5 
]
[u S23210 . 1 `S4110 1 . 1 0 `S4118 1 . 1 0 ]
"7466
[s S23214 . 1 `uc 1 TMR1IF 1 0 :1:0 
`uc 1 TMR2IF 1 0 :1:1 
`uc 1 CCP1IF 1 0 :1:2 
`uc 1 SSP1IF 1 0 :1:3 
`uc 1 TX1IF 1 0 :1:4 
`uc 1 RC1IF 1 0 :1:5 
`uc 1 ADIF 1 0 :1:6 
]
[s S23222 . 1 `uc 1 . 1 0 :3:0 
`uc 1 SSPIF 1 0 :1:3 
`uc 1 TXIF 1 0 :1:4 
`uc 1 RCIF 1 0 :1:5 
]
[u S23227 . 1 `S287 1 . 1 0 `S295 1 . 1 0 ]
"7542
[s S23231 . 1 `uc 1 TMR1IP 1 0 :1:0 
`uc 1 TMR2IP 1 0 :1:1 
`uc 1 CCP1IP 1 0 :1:2 
`uc 1 SSP1IP 1 0 :1:3 
`uc 1 TX1IP 1 0 :1:4 
`uc 1 RC1IP 1 0 :1:5 
`uc 1 ADIP 1 0 :1:6 
]
[s S23239 . 1 `uc 1 . 1 0 :3:0 
`uc 1 SSPIP 1 0 :1:3 
`uc 1 TXIP 1 0 :1:4 
`uc 1 RCIP 1 0 :1:5 
]
[u S23244 . 1 `S4140 1 . 1 0 `S4148 1 . 1 0 ]
"7618
[s S23248 . 1 `uc 1 CCP2IE 1 0 :1:0 
`uc 1 TMR3IE 1 0 :1:1 
`uc 1 LVDIE 1 0 :1:2 
`uc 1 BCL1IE 1 0 :1:3 
`uc 1 USBIE 1 0 :1:4 
`uc 1 CM1IE 1 0 :1:5 
`uc 1 CM2IE 1 0 :1:6 
`uc 1 OSCFIE 1 0 :1:7 
]
[s S23257 . 1 `uc 1 . 1 0 :3:0 
`uc 1 BCLIE 1 0 :1:3 
]
[s S23260 . 1 `uc 1 . 1 0 :6:0 
`uc 1 CMIE 1 0 :1:6 
]
[u S23263 . 1 `S4170 1 . 1 0 `S4179 1 . 1 0 `S4182 1 . 1 0 ]
"7697
[s S23268 . 1 `uc 1 CCP2IF 1 0 :1:0 
`uc 1 TMR3IF 1 0 :1:1 
`uc 1 LVDIF 1 0 :1:2 
`uc 1 BCL1IF 1 0 :1:3 
`uc 1 USBIF 1 0 :1:4 
`uc 1 CM1IF 1 0 :1:5 
`uc 1 CM2IF 1 0 :1:6 
`uc 1 OSCFIF 1 0 :1:7 
]
[s S23277 . 1 `uc 1 . 1 0 :3:0 
`uc 1 BCLIF 1 0 :1:3 
]
[s S23280 . 1 `uc 1 . 1 0 :6:0 
`uc 1 CMIF 1 0 :1:6 
]
[u S23283 . 1 `S4205 1 . 1 0 `S4214 1 . 1 0 `S4217 1 . 1 0 ]
"7776
[s S23288 . 1 `uc 1 CCP2IP 1 0 :1:0 
`uc 1 TMR3IP 1 0 :1:1 
`uc 1 LVDIP 1 0 :1:2 
`uc 1 BCL1IP 1 0 :1:3 
`uc 1 USBIP 1 0 :1:4 
`uc 1 CM1IP 1 0 :1:5 
`uc 1 CM2IP 1 0 :1:6 
`uc 1 OSCFIP 1 0 :1:7 
]
[s S23297 . 1 `uc 1 . 1 0 :3:0 
`uc 1 BCLIP 1 0 :1:3 
]
[s S23300 . 1 `uc 1 . 1 0 :6:0 
`uc 1 CMIP 1 0 :1:6 
]
[u S23303 . 1 `S4240 1 . 1 0 `S4249 1 . 1 0 `S4252 1 . 1 0 ]
"7855
[s S23308 . 1 `uc 1 RTCCIE 1 0 :1:0 
`uc 1 TMR3GIE 1 0 :1:1 
`uc 1 CTMUIE 1 0 :1:2 
`uc 1 TMR4IE 1 0 :1:3 
`uc 1 TX2IE 1 0 :1:4 
`uc 1 RC2IE 1 0 :1:5 
`uc 1 BCL2IE 1 0 :1:6 
`uc 1 SSP2IE 1 0 :1:7 
]
[s S23317 . 1 `uc 1 RXB0IE 1 0 :1:0 
]
[s S23319 . 1 `uc 1 . 1 0 :1:0 
`uc 1 RXB1IE 1 0 :1:1 
]
[s S23322 . 1 `uc 1 . 1 0 :1:0 
`uc 1 RXBNIE 1 0 :1:1 
]
[s S23325 . 1 `uc 1 . 1 0 :2:0 
`uc 1 TXB0IE 1 0 :1:2 
]
[s S23328 . 1 `uc 1 . 1 0 :3:0 
`uc 1 TXB1IE 1 0 :1:3 
]
[s S23331 . 1 `uc 1 . 1 0 :4:0 
`uc 1 TXB2IE 1 0 :1:4 
]
[s S23334 . 1 `uc 1 . 1 0 :4:0 
`uc 1 TXBNIE 1 0 :1:4 
]
[u S23337 . 1 `S4275 1 . 1 0 `S4284 1 . 1 0 `S4286 1 . 1 0 `S4289 1 . 1 0 `S4292 1 . 1 0 `S4295 1 . 1 0 `S4298 1 . 1 0 `S4301 1 . 1 0 ]
"7953
[s S23347 . 1 `uc 1 RTCCIF 1 0 :1:0 
`uc 1 TMR3GIF 1 0 :1:1 
`uc 1 CTMUIF 1 0 :1:2 
`uc 1 TMR4IF 1 0 :1:3 
`uc 1 TX2IF 1 0 :1:4 
`uc 1 RC2IF 1 0 :1:5 
`uc 1 BCL2IF 1 0 :1:6 
`uc 1 SSP2IF 1 0 :1:7 
]
[s S23356 . 1 `uc 1 . 1 0 :1:0 
`uc 1 RXBNIF 1 0 :1:1 
]
[s S23359 . 1 `uc 1 . 1 0 :4:0 
`uc 1 TXBNIF 1 0 :1:4 
]
[u S23362 . 1 `S4343 1 . 1 0 `S4352 1 . 1 0 `S4355 1 . 1 0 ]
"8057
[s S23367 . 1 `uc 1 RTCCIP 1 0 :1:0 
`uc 1 TMR3GIP 1 0 :1:1 
`uc 1 CTMUIP 1 0 :1:2 
`uc 1 TMR4IP 1 0 :1:3 
`uc 1 TX2IP 1 0 :1:4 
`uc 1 RC2IP 1 0 :1:5 
`uc 1 BCL2IP 1 0 :1:6 
`uc 1 SSP2IP 1 0 :1:7 
]
[s S23376 . 1 `uc 1 . 1 0 :1:0 
`uc 1 RXBNIP 1 0 :1:1 
]
[s S23379 . 1 `uc 1 . 1 0 :4:0 
`uc 1 TXBNIP 1 0 :1:4 
]
[u S23382 . 1 `S4378 1 . 1 0 `S4387 1 . 1 0 `S4390 1 . 1 0 ]
"8136
[s S23387 . 1 `uc 1 . 1 0 :1:0 
`uc 1 WR 1 0 :1:1 
`uc 1 WREN 1 0 :1:2 
`uc 1 WRERR 1 0 :1:3 
`uc 1 FREE 1 0 :1:4 
`uc 1 WPROG 1 0 :1:5 
]
[u S23394 . 1 `S4413 1 . 1 0 ]
"8234
[s S23398 . 1 `uc 1 EECON2 1 0 :8:0 
]
[u S23400 . 1 `S4431 1 . 1 0 ]
"8244
[s S23403 . 1 `uc 1 TX9D 1 0 :1:0 
`uc 1 TRMT 1 0 :1:1 
`uc 1 BRGH 1 0 :1:2 
`uc 1 SENDB 1 0 :1:3 
`uc 1 SYNC 1 0 :1:4 
`uc 1 TXEN 1 0 :1:5 
`uc 1 TX9 1 0 :1:6 
`uc 1 CSRC 1 0 :1:7 
]
[s S23412 . 1 `uc 1 TX9D2 1 0 :1:0 
`uc 1 TRMT2 1 0 :1:1 
`uc 1 BRGH2 1 0 :1:2 
`uc 1 SENDB2 1 0 :1:3 
`uc 1 SYNC2 1 0 :1:4 
`uc 1 TXEN2 1 0 :1:5 
`uc 1 TX92 1 0 :1:6 
`uc 1 CSRC2 1 0 :1:7 
]
[s S23421 . 1 `uc 1 . 1 0 :6:0 
`uc 1 TX8_92 1 0 :1:6 
]
[s S23424 . 1 `uc 1 TXD82 1 0 :1:0 
]
[u S23426 . 1 `S4438 1 . 1 0 `S4447 1 . 1 0 `S4456 1 . 1 0 `S4459 1 . 1 0 ]
"8381
[s S23433 . 1 `uc 1 TXREG2 1 0 :8:0 
]
[u S23435 . 1 `S4491 1 . 1 0 ]
"8400
[s S23439 . 1 `uc 1 RCREG2 1 0 :8:0 
]
[u S23441 . 1 `S4499 1 . 1 0 ]
"8419
[s S23445 . 1 `uc 1 SPBRG2 1 0 :8:0 
]
[u S23447 . 1 `S4507 1 . 1 0 ]
"8443
[s S23451 . 1 `uc 1 RX9D 1 0 :1:0 
`uc 1 OERR 1 0 :1:1 
`uc 1 FERR 1 0 :1:2 
`uc 1 ADDEN 1 0 :1:3 
`uc 1 CREN 1 0 :1:4 
`uc 1 SREN 1 0 :1:5 
`uc 1 RX9 1 0 :1:6 
`uc 1 SPEN 1 0 :1:7 
]
[s S23460 . 1 `uc 1 RCD8 1 0 :1:0 
`uc 1 . 1 0 :2:1 
`uc 1 ADEN 1 0 :1:3 
`uc 1 . 1 0 :2:4 
`uc 1 RC9 1 0 :1:6 
]
[s S23466 . 1 `uc 1 . 1 0 :6:0 
`uc 1 NOT_RC8 1 0 :1:6 
]
[s S23469 . 1 `uc 1 . 1 0 :6:0 
`uc 1 nRC8 1 0 :1:6 
]
[s S23472 . 1 `uc 1 . 1 0 :6:0 
`uc 1 RC8_9 1 0 :1:6 
]
[s S23475 . 1 `uc 1 RX9D1 1 0 :1:0 
`uc 1 OERR1 1 0 :1:1 
`uc 1 FERR1 1 0 :1:2 
`uc 1 ADDEN1 1 0 :1:3 
`uc 1 CREN1 1 0 :1:4 
`uc 1 SREN1 1 0 :1:5 
`uc 1 RX91 1 0 :1:6 
`uc 1 SPEN1 1 0 :1:7 
]
[s S23484 . 1 `uc 1 . 1 0 :5:0 
`uc 1 SRENA 1 0 :1:5 
]
[u S23487 . 1 `S4051 1 . 1 0 `S4524 1 . 1 0 `S4530 1 . 1 0 `S4533 1 . 1 0 `S4536 1 . 1 0 `S4539 1 . 1 0 `S4548 1 . 1 0 ]
"8493
[s S23496 . 1 `uc 1 RX9D 1 0 :1:0 
`uc 1 OERR 1 0 :1:1 
`uc 1 FERR 1 0 :1:2 
`uc 1 ADDEN 1 0 :1:3 
`uc 1 CREN 1 0 :1:4 
`uc 1 SREN 1 0 :1:5 
`uc 1 RX9 1 0 :1:6 
`uc 1 SPEN 1 0 :1:7 
]
[s S23505 . 1 `uc 1 RCD8 1 0 :1:0 
`uc 1 . 1 0 :2:1 
`uc 1 ADEN 1 0 :1:3 
`uc 1 . 1 0 :2:4 
`uc 1 RC9 1 0 :1:6 
]
[s S23511 . 1 `uc 1 . 1 0 :6:0 
`uc 1 NOT_RC8 1 0 :1:6 
]
[s S23514 . 1 `uc 1 . 1 0 :6:0 
`uc 1 nRC8 1 0 :1:6 
]
[s S23517 . 1 `uc 1 . 1 0 :6:0 
`uc 1 RC8_9 1 0 :1:6 
]
[s S23520 . 1 `uc 1 RX9D1 1 0 :1:0 
`uc 1 OERR1 1 0 :1:1 
`uc 1 FERR1 1 0 :1:2 
`uc 1 ADDEN1 1 0 :1:3 
`uc 1 CREN1 1 0 :1:4 
`uc 1 SREN1 1 0 :1:5 
`uc 1 RX91 1 0 :1:6 
`uc 1 SPEN1 1 0 :1:7 
]
[s S23529 . 1 `uc 1 . 1 0 :5:0 
`uc 1 SRENA 1 0 :1:5 
]
[u S23532 . 1 `S4051 1 . 1 0 `S4524 1 . 1 0 `S4530 1 . 1 0 `S4533 1 . 1 0 `S4536 1 . 1 0 `S4539 1 . 1 0 `S4548 1 . 1 0 ]
"8780
[s S23542 . 1 `uc 1 TX9D 1 0 :1:0 
`uc 1 TRMT 1 0 :1:1 
`uc 1 BRGH 1 0 :1:2 
`uc 1 SENDB 1 0 :1:3 
`uc 1 SYNC 1 0 :1:4 
`uc 1 TXEN 1 0 :1:5 
`uc 1 TX9 1 0 :1:6 
`uc 1 CSRC 1 0 :1:7 
]
[s S23551 . 1 `uc 1 TXD8 1 0 :1:0 
`uc 1 . 1 0 :5:1 
`uc 1 TX8_9 1 0 :1:6 
]
[s S23555 . 1 `uc 1 . 1 0 :6:0 
`uc 1 NOT_TX8 1 0 :1:6 
]
[s S23558 . 1 `uc 1 . 1 0 :6:0 
`uc 1 nTX8 1 0 :1:6 
]
[s S23561 . 1 `uc 1 TX9D1 1 0 :1:0 
`uc 1 TRMT1 1 0 :1:1 
`uc 1 BRGH1 1 0 :1:2 
`uc 1 SENDB1 1 0 :1:3 
`uc 1 SYNC1 1 0 :1:4 
`uc 1 TXEN1 1 0 :1:5 
`uc 1 TX91 1 0 :1:6 
`uc 1 CSRC1 1 0 :1:7 
]
[u S23570 . 1 `S4438 1 . 1 0 `S4687 1 . 1 0 `S4691 1 . 1 0 `S4694 1 . 1 0 `S4697 1 . 1 0 ]
"8820
[s S23577 . 1 `uc 1 TX9D 1 0 :1:0 
`uc 1 TRMT 1 0 :1:1 
`uc 1 BRGH 1 0 :1:2 
`uc 1 SENDB 1 0 :1:3 
`uc 1 SYNC 1 0 :1:4 
`uc 1 TXEN 1 0 :1:5 
`uc 1 TX9 1 0 :1:6 
`uc 1 CSRC 1 0 :1:7 
]
[s S23586 . 1 `uc 1 TXD8 1 0 :1:0 
`uc 1 . 1 0 :5:1 
`uc 1 TX8_9 1 0 :1:6 
]
[s S23590 . 1 `uc 1 . 1 0 :6:0 
`uc 1 NOT_TX8 1 0 :1:6 
]
[s S23593 . 1 `uc 1 . 1 0 :6:0 
`uc 1 nTX8 1 0 :1:6 
]
[s S23596 . 1 `uc 1 TX9D1 1 0 :1:0 
`uc 1 TRMT1 1 0 :1:1 
`uc 1 BRGH1 1 0 :1:2 
`uc 1 SENDB1 1 0 :1:3 
`uc 1 SYNC1 1 0 :1:4 
`uc 1 TXEN1 1 0 :1:5 
`uc 1 TX91 1 0 :1:6 
`uc 1 CSRC1 1 0 :1:7 
]
[u S23605 . 1 `S4438 1 . 1 0 `S4687 1 . 1 0 `S4691 1 . 1 0 `S4694 1 . 1 0 `S4697 1 . 1 0 ]
"9067
[s S23614 . 1 `uc 1 TXREG1 1 0 :8:0 
]
[u S23616 . 1 `S4806 1 . 1 0 ]
"9077
[s S23619 . 1 `uc 1 TXREG1 1 0 :8:0 
]
[u S23621 . 1 `S4806 1 . 1 0 ]
"9104
[s S23626 . 1 `uc 1 RCREG1 1 0 :8:0 
]
[u S23628 . 1 `S4822 1 . 1 0 ]
"9114
[s S23631 . 1 `uc 1 RCREG1 1 0 :8:0 
]
[u S23633 . 1 `S4822 1 . 1 0 ]
"9141
[s S23638 . 1 `uc 1 SPBRG1 1 0 :8:0 
]
[u S23640 . 1 `S4838 1 . 1 0 ]
"9151
[s S23643 . 1 `uc 1 SPBRG1 1 0 :8:0 
]
[u S23645 . 1 `S4838 1 . 1 0 ]
"9164
[s S23648 . 1 `uc 1 IRNG 1 0 :2:0 
`uc 1 ITRIM 1 0 :6:2 
]
[s S23651 . 1 `uc 1 IRNG0 1 0 :1:0 
`uc 1 IRNG1 1 0 :1:1 
`uc 1 ITRIM0 1 0 :1:2 
`uc 1 ITRIM1 1 0 :1:3 
`uc 1 ITRIM2 1 0 :1:4 
`uc 1 ITRIM3 1 0 :1:5 
`uc 1 ITRIM4 1 0 :1:6 
`uc 1 ITRIM5 1 0 :1:7 
]
[u S23660 . 1 `S4852 1 . 1 0 `S4855 1 . 1 0 ]
"9194
[s S23664 . 1 `uc 1 EDG1STAT 1 0 :1:0 
`uc 1 EDG2STAT 1 0 :1:1 
`uc 1 EDG1SEL0 1 0 :1:2 
`uc 1 EDG1SEL1 1 0 :1:3 
`uc 1 EDG1POL 1 0 :1:4 
`uc 1 EDG2SEL0 1 0 :1:5 
`uc 1 EDG2SEL1 1 0 :1:6 
`uc 1 EDG2POL 1 0 :1:7 
]
[u S23673 . 1 `S4880 1 . 1 0 ]
"9265
[s S23676 . 1 `uc 1 CTTRIG 1 0 :1:0 
`uc 1 IDISSEN 1 0 :1:1 
`uc 1 EDGSEQEN 1 0 :1:2 
`uc 1 EDGEN 1 0 :1:3 
`uc 1 TGEN 1 0 :1:4 
`uc 1 CTMUSIDL 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 CTMUEN 1 0 :1:7 
]
[u S23685 . 1 `S4901 1 . 1 0 ]
"9370
[s S23689 . 1 `uc 1 CCP2M 1 0 :4:0 
`uc 1 DC2B 1 0 :2:4 
`uc 1 P2M 1 0 :2:6 
]
[s S23693 . 1 `uc 1 CCP2M0 1 0 :1:0 
`uc 1 CCP2M1 1 0 :1:1 
`uc 1 CCP2M2 1 0 :1:2 
`uc 1 CCP2M3 1 0 :1:3 
`uc 1 DC2B0 1 0 :1:4 
`uc 1 DC2B1 1 0 :1:5 
`uc 1 P2M0 1 0 :1:6 
`uc 1 P2M1 1 0 :1:7 
]
[s S23702 . 1 `uc 1 . 1 0 :4:0 
`uc 1 CCP2Y 1 0 :1:4 
`uc 1 CCP2X 1 0 :1:5 
]
[u S23706 . 1 `S4923 1 . 1 0 `S4927 1 . 1 0 `S4936 1 . 1 0 ]
"9397
[s S23711 . 1 `uc 1 CCP2M 1 0 :4:0 
`uc 1 DC2B 1 0 :2:4 
`uc 1 P2M 1 0 :2:6 
]
[s S23715 . 1 `uc 1 CCP2M0 1 0 :1:0 
`uc 1 CCP2M1 1 0 :1:1 
`uc 1 CCP2M2 1 0 :1:2 
`uc 1 CCP2M3 1 0 :1:3 
`uc 1 DC2B0 1 0 :1:4 
`uc 1 DC2B1 1 0 :1:5 
`uc 1 P2M0 1 0 :1:6 
`uc 1 P2M1 1 0 :1:7 
]
[s S23724 . 1 `uc 1 . 1 0 :4:0 
`uc 1 CCP2Y 1 0 :1:4 
`uc 1 CCP2X 1 0 :1:5 
]
[u S23728 . 1 `S4923 1 . 1 0 `S4927 1 . 1 0 `S4936 1 . 1 0 ]
"9562
[s S23735 . 1 `uc 1 CCPR2L 1 0 :8:0 
]
[u S23737 . 1 `S5003 1 . 1 0 ]
"9581
[s S23741 . 1 `uc 1 CCPR2H 1 0 :8:0 
]
[u S23743 . 1 `S5011 1 . 1 0 ]
"9605
[s S23747 . 1 `uc 1 P2DC 1 0 :7:0 
`uc 1 P2RSEN 1 0 :1:7 
]
[s S23750 . 1 `uc 1 P2DC0 1 0 :1:0 
`uc 1 P2DC1 1 0 :1:1 
`uc 1 P2DC2 1 0 :1:2 
`uc 1 P2DC3 1 0 :1:3 
`uc 1 P2DC4 1 0 :1:4 
`uc 1 P2DC5 1 0 :1:5 
`uc 1 P2DC6 1 0 :1:6 
]
[u S23758 . 1 `S5019 1 . 1 0 `S5022 1 . 1 0 ]
"9625
[s S23762 . 1 `uc 1 P2DC 1 0 :7:0 
`uc 1 P2RSEN 1 0 :1:7 
]
[s S23765 . 1 `uc 1 P2DC0 1 0 :1:0 
`uc 1 P2DC1 1 0 :1:1 
`uc 1 P2DC2 1 0 :1:2 
`uc 1 P2DC3 1 0 :1:3 
`uc 1 P2DC4 1 0 :1:4 
`uc 1 P2DC5 1 0 :1:5 
`uc 1 P2DC6 1 0 :1:6 
]
[u S23773 . 1 `S5019 1 . 1 0 `S5022 1 . 1 0 ]
"9688
[s S23777 . 1 `uc 1 PSS2BD 1 0 :2:0 
`uc 1 PSS2AC 1 0 :2:2 
`uc 1 ECCP2AS 1 0 :3:4 
`uc 1 ECCP2ASE 1 0 :1:7 
]
[s S23782 . 1 `uc 1 PSS2BD0 1 0 :1:0 
`uc 1 PSS2BD1 1 0 :1:1 
`uc 1 PSS2AC0 1 0 :1:2 
`uc 1 PSS2AC1 1 0 :1:3 
`uc 1 ECCP2AS0 1 0 :1:4 
`uc 1 ECCP2AS1 1 0 :1:5 
`uc 1 ECCP2AS2 1 0 :1:6 
]
[u S23790 . 1 `S5071 1 . 1 0 `S5076 1 . 1 0 ]
"9759
[s S23794 . 1 `uc 1 STRA 1 0 :1:0 
`uc 1 STRB 1 0 :1:1 
`uc 1 STRC 1 0 :1:2 
`uc 1 STRD 1 0 :1:3 
`uc 1 STRSYNC 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 CMPL0 1 0 :1:6 
`uc 1 CMPL1 1 0 :1:7 
]
[s S23803 . 1 `uc 1 P2DC0 1 0 :1:0 
`uc 1 P2DC1 1 0 :1:1 
`uc 1 P2DC2 1 0 :1:2 
`uc 1 P2DC3 1 0 :1:3 
`uc 1 P2DC4 1 0 :1:4 
`uc 1 P2DC5 1 0 :1:5 
`uc 1 P2DC6 1 0 :1:6 
]
[s S23811 . 1 `uc 1 . 1 0 :6:0 
`uc 1 CMPL02 1 0 :1:6 
]
[s S23814 . 1 `uc 1 . 1 0 :7:0 
`uc 1 CMPL12 1 0 :1:7 
]
[s S23817 . 1 `uc 1 P2DC02 1 0 :1:0 
]
[s S23819 . 1 `uc 1 P2DC0CON 1 0 :1:0 
]
[s S23821 . 1 `uc 1 . 1 0 :1:0 
`uc 1 P2DC12 1 0 :1:1 
]
[s S23824 . 1 `uc 1 . 1 0 :1:0 
`uc 1 P2DC1CON 1 0 :1:1 
]
[s S23827 . 1 `uc 1 . 1 0 :2:0 
`uc 1 P2DC22 1 0 :1:2 
]
[s S23830 . 1 `uc 1 . 1 0 :2:0 
`uc 1 P2DC2CON 1 0 :1:2 
]
[s S23833 . 1 `uc 1 . 1 0 :3:0 
`uc 1 P2DC32 1 0 :1:3 
]
[s S23836 . 1 `uc 1 . 1 0 :3:0 
`uc 1 P2DC3CON 1 0 :1:3 
]
[s S23839 . 1 `uc 1 . 1 0 :4:0 
`uc 1 P2DC42 1 0 :1:4 
]
[s S23842 . 1 `uc 1 . 1 0 :4:0 
`uc 1 P2DC4CON 1 0 :1:4 
]
[s S23845 . 1 `uc 1 . 1 0 :5:0 
`uc 1 P2DC52 1 0 :1:5 
]
[s S23848 . 1 `uc 1 . 1 0 :5:0 
`uc 1 P2DC5CON 1 0 :1:5 
]
[s S23851 . 1 `uc 1 . 1 0 :6:0 
`uc 1 P2DC62 1 0 :1:6 
]
[s S23854 . 1 `uc 1 . 1 0 :6:0 
`uc 1 P2DC6CON 1 0 :1:6 
]
[s S23857 . 1 `uc 1 STRA2 1 0 :1:0 
]
[s S23859 . 1 `uc 1 . 1 0 :1:0 
`uc 1 STRB2 1 0 :1:1 
]
[s S23862 . 1 `uc 1 . 1 0 :2:0 
`uc 1 STRC2 1 0 :1:2 
]
[s S23865 . 1 `uc 1 . 1 0 :3:0 
`uc 1 STRD2 1 0 :1:3 
]
[s S23868 . 1 `uc 1 . 1 0 :4:0 
`uc 1 STRSYNC2 1 0 :1:4 
]
[u S23871 . 1 `S5101 1 . 1 0 `S5022 1 . 1 0 `S5118 1 . 1 0 `S5121 1 . 1 0 `S5124 1 . 1 0 `S5126 1 . 1 0 `S5128 1 . 1 0 `S5131 1 . 1 0 `S5134 1 . 1 0 `S5137 1 . 1 0 `S5140 1 . 1 0 `S5143 1 . 1 0 `S5146 1 . 1 0 `S5149 1 . 1 0 `S5152 1 . 1 0 `S5155 1 . 1 0 `S5158 1 . 1 0 `S5161 1 . 1 0 `S5164 1 . 1 0 `S5166 1 . 1 0 `S5169 1 . 1 0 `S5172 1 . 1 0 `S5175 1 . 1 0 ]
"10109
[s S23897 . 1 `uc 1 CCP1M 1 0 :4:0 
`uc 1 DC1B 1 0 :2:4 
`uc 1 P1M 1 0 :2:6 
]
[s S23901 . 1 `uc 1 CCP1M0 1 0 :1:0 
`uc 1 CCP1M1 1 0 :1:1 
`uc 1 CCP1M2 1 0 :1:2 
`uc 1 CCP1M3 1 0 :1:3 
`uc 1 DC1B0 1 0 :1:4 
`uc 1 DC1B1 1 0 :1:5 
`uc 1 P1M0 1 0 :1:6 
`uc 1 P1M1 1 0 :1:7 
]
[s S23910 . 1 `uc 1 . 1 0 :4:0 
`uc 1 CCP1Y 1 0 :1:4 
`uc 1 CCP1X 1 0 :1:5 
]
[u S23914 . 1 `S5281 1 . 1 0 `S5285 1 . 1 0 `S5294 1 . 1 0 ]
"10136
[s S23919 . 1 `uc 1 CCP1M 1 0 :4:0 
`uc 1 DC1B 1 0 :2:4 
`uc 1 P1M 1 0 :2:6 
]
[s S23923 . 1 `uc 1 CCP1M0 1 0 :1:0 
`uc 1 CCP1M1 1 0 :1:1 
`uc 1 CCP1M2 1 0 :1:2 
`uc 1 CCP1M3 1 0 :1:3 
`uc 1 DC1B0 1 0 :1:4 
`uc 1 DC1B1 1 0 :1:5 
`uc 1 P1M0 1 0 :1:6 
`uc 1 P1M1 1 0 :1:7 
]
[s S23932 . 1 `uc 1 . 1 0 :4:0 
`uc 1 CCP1Y 1 0 :1:4 
`uc 1 CCP1X 1 0 :1:5 
]
[u S23936 . 1 `S5281 1 . 1 0 `S5285 1 . 1 0 `S5294 1 . 1 0 ]
"10301
[s S23943 . 1 `uc 1 CCPR1L 1 0 :8:0 
]
[u S23945 . 1 `S5361 1 . 1 0 ]
"10320
[s S23949 . 1 `uc 1 CCPR1H 1 0 :8:0 
]
[u S23951 . 1 `S5369 1 . 1 0 ]
"10344
[s S23955 . 1 `uc 1 P1DC 1 0 :7:0 
`uc 1 P1RSEN 1 0 :1:7 
]
[s S23958 . 1 `uc 1 P1DC0 1 0 :1:0 
`uc 1 P1DC1 1 0 :1:1 
`uc 1 P1DC2 1 0 :1:2 
`uc 1 P1DC3 1 0 :1:3 
`uc 1 P1DC4 1 0 :1:4 
`uc 1 P1DC5 1 0 :1:5 
`uc 1 P1DC6 1 0 :1:6 
]
[u S23966 . 1 `S5377 1 . 1 0 `S5380 1 . 1 0 ]
"10364
[s S23970 . 1 `uc 1 P1DC 1 0 :7:0 
`uc 1 P1RSEN 1 0 :1:7 
]
[s S23973 . 1 `uc 1 P1DC0 1 0 :1:0 
`uc 1 P1DC1 1 0 :1:1 
`uc 1 P1DC2 1 0 :1:2 
`uc 1 P1DC3 1 0 :1:3 
`uc 1 P1DC4 1 0 :1:4 
`uc 1 P1DC5 1 0 :1:5 
`uc 1 P1DC6 1 0 :1:6 
]
[u S23981 . 1 `S5377 1 . 1 0 `S5380 1 . 1 0 ]
"10427
[s S23985 . 1 `uc 1 PSS1BD 1 0 :2:0 
`uc 1 PSS1AC 1 0 :2:2 
`uc 1 ECCP1AS 1 0 :3:4 
`uc 1 ECCP1ASE 1 0 :1:7 
]
[s S23990 . 1 `uc 1 PSS1BD0 1 0 :1:0 
`uc 1 PSS1BD1 1 0 :1:1 
`uc 1 PSS1AC0 1 0 :1:2 
`uc 1 PSS1AC1 1 0 :1:3 
`uc 1 ECCP1AS0 1 0 :1:4 
`uc 1 ECCP1AS1 1 0 :1:5 
`uc 1 ECCP1AS2 1 0 :1:6 
]
[u S23998 . 1 `S5429 1 . 1 0 `S5434 1 . 1 0 ]
"10498
[s S24002 . 1 `uc 1 STRA 1 0 :1:0 
`uc 1 STRB 1 0 :1:1 
`uc 1 STRC 1 0 :1:2 
`uc 1 STRD 1 0 :1:3 
`uc 1 STRSYNC 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 CMPL0 1 0 :1:6 
`uc 1 CMPL1 1 0 :1:7 
]
[u S24011 . 1 `S5101 1 . 1 0 ]
"10574
[s S24014 . 1 `uc 1 SWDTEN 1 0 :1:0 
`uc 1 ULPSINK 1 0 :1:1 
`uc 1 ULPEN 1 0 :1:2 
`uc 1 DS 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 ULPLVL 1 0 :1:5 
`uc 1 LVDSTAT 1 0 :1:6 
`uc 1 REGSLP 1 0 :1:7 
]
[s S24023 . 1 `uc 1 SWDTE 1 0 :1:0 
]
[u S24025 . 1 `S5480 1 . 1 0 `S5489 1 . 1 0 ]
"10633
[s S24029 . 1 `uc 1 ADCS 1 0 :3:0 
`uc 1 ACQT 1 0 :3:3 
`uc 1 ADCAL 1 0 :1:6 
`uc 1 ADFM 1 0 :1:7 
]
[s S24034 . 1 `uc 1 ADCS0 1 0 :1:0 
`uc 1 ADCS1 1 0 :1:1 
`uc 1 ADCS2 1 0 :1:2 
`uc 1 ACQT0 1 0 :1:3 
`uc 1 ACQT1 1 0 :1:4 
`uc 1 ACQT2 1 0 :1:5 
]
[s S24041 . 1 `uc 1 . 1 0 :3:0 
`uc 1 CHSN3 1 0 :1:3 
]
[s S24044 . 1 `uc 1 . 1 0 :4:0 
`uc 1 VCFG01 1 0 :1:4 
]
[s S24047 . 1 `uc 1 . 1 0 :5:0 
`uc 1 VCFG11 1 0 :1:5 
]
[u S24050 . 1 `S5506 1 . 1 0 `S5511 1 . 1 0 `S5518 1 . 1 0 `S5521 1 . 1 0 `S5524 1 . 1 0 ]
"10710
[s S24057 . 1 `uc 1 . 1 0 :1:0 
`uc 1 GO_NOT_DONE 1 0 :1:1 
]
[s S24060 . 1 `uc 1 ADON 1 0 :1:0 
`uc 1 GO_nDONE 1 0 :1:1 
`uc 1 CHS 1 0 :4:2 
`uc 1 VCFG 1 0 :2:6 
]
[s S24065 . 1 `uc 1 . 1 0 :1:0 
`uc 1 GO_DONE 1 0 :1:1 
`uc 1 CHS0 1 0 :1:2 
`uc 1 CHS1 1 0 :1:3 
`uc 1 CHS2 1 0 :1:4 
`uc 1 CHS3 1 0 :1:5 
`uc 1 VCFG0 1 0 :1:6 
`uc 1 VCFG1 1 0 :1:7 
]
[s S24074 . 1 `uc 1 . 1 0 :1:0 
`uc 1 DONE 1 0 :1:1 
]
[s S24077 . 1 `uc 1 . 1 0 :1:0 
`uc 1 GO 1 0 :1:1 
]
[s S24080 . 1 `uc 1 . 1 0 :1:0 
`uc 1 NOT_DONE 1 0 :1:1 
]
[s S24083 . 1 `uc 1 . 1 0 :1:0 
`uc 1 nDONE 1 0 :1:1 
]
[s S24086 . 1 `uc 1 . 1 0 :7:0 
`uc 1 ADCAL 1 0 :1:7 
]
[s S24089 . 1 `uc 1 . 1 0 :1:0 
`uc 1 GODONE 1 0 :1:1 
]
[u S24092 . 1 `S5555 1 . 1 0 `S5558 1 . 1 0 `S5563 1 . 1 0 `S5572 1 . 1 0 `S5575 1 . 1 0 `S5578 1 . 1 0 `S5581 1 . 1 0 `S5584 1 . 1 0 `S5587 1 . 1 0 ]
"10930
[s S24105 . 1 `uc 1 ADRESL 1 0 :8:0 
]
[u S24107 . 1 `S5638 1 . 1 0 ]
"10949
[s S24111 . 1 `uc 1 ADRESH 1 0 :8:0 
]
[u S24113 . 1 `S5646 1 . 1 0 ]
"10959
[s S24116 . 1 `uc 1 SEN 1 0 :1:0 
`uc 1 RSEN 1 0 :1:1 
`uc 1 PEN 1 0 :1:2 
`uc 1 RCEN 1 0 :1:3 
`uc 1 ACKEN 1 0 :1:4 
`uc 1 ACKDT 1 0 :1:5 
`uc 1 ACKSTAT 1 0 :1:6 
`uc 1 GCEN 1 0 :1:7 
]
[s S24125 . 1 `uc 1 . 1 0 :1:0 
`uc 1 ADMSK1 1 0 :1:1 
`uc 1 ADMSK2 1 0 :1:2 
`uc 1 ADMSK3 1 0 :1:3 
`uc 1 ADMSK4 1 0 :1:4 
`uc 1 ADMSK5 1 0 :1:5 
]
[s S24132 . 1 `uc 1 . 1 0 :5:0 
`uc 1 ACKDT1 1 0 :1:5 
]
[s S24135 . 1 `uc 1 . 1 0 :4:0 
`uc 1 ACKEN1 1 0 :1:4 
]
[s S24138 . 1 `uc 1 . 1 0 :6:0 
`uc 1 ACKSTAT1 1 0 :1:6 
]
[s S24141 . 1 `uc 1 . 1 0 :1:0 
`uc 1 ADMSK11 1 0 :1:1 
]
[s S24144 . 1 `uc 1 . 1 0 :2:0 
`uc 1 ADMSK21 1 0 :1:2 
]
[s S24147 . 1 `uc 1 . 1 0 :3:0 
`uc 1 ADMSK31 1 0 :1:3 
]
[s S24150 . 1 `uc 1 . 1 0 :4:0 
`uc 1 ADMSK41 1 0 :1:4 
]
[s S24153 . 1 `uc 1 . 1 0 :5:0 
`uc 1 ADMSK51 1 0 :1:5 
]
[s S24156 . 1 `uc 1 . 1 0 :7:0 
`uc 1 GCEN1 1 0 :1:7 
]
[s S24159 . 1 `uc 1 . 1 0 :2:0 
`uc 1 PEN1 1 0 :1:2 
]
[s S24162 . 1 `uc 1 . 1 0 :3:0 
`uc 1 RCEN1 1 0 :1:3 
]
[s S24165 . 1 `uc 1 . 1 0 :1:0 
`uc 1 RSEN1 1 0 :1:1 
]
[s S24168 . 1 `uc 1 SEN1 1 0 :1:0 
]
[u S24170 . 1 `S1975 1 . 1 0 `S1984 1 . 1 0 `S5670 1 . 1 0 `S5673 1 . 1 0 `S5676 1 . 1 0 `S5679 1 . 1 0 `S5682 1 . 1 0 `S5685 1 . 1 0 `S5688 1 . 1 0 `S5691 1 . 1 0 `S5694 1 . 1 0 `S5697 1 . 1 0 `S5700 1 . 1 0 `S5703 1 . 1 0 `S5706 1 . 1 0 ]
"11049
[s S24187 . 1 `uc 1 SSPM 1 0 :4:0 
`uc 1 CKP 1 0 :1:4 
`uc 1 SSPEN 1 0 :1:5 
`uc 1 SSPOV 1 0 :1:6 
`uc 1 WCOL 1 0 :1:7 
]
[s S24193 . 1 `uc 1 SSPM0 1 0 :1:0 
`uc 1 SSPM1 1 0 :1:1 
`uc 1 SSPM2 1 0 :1:2 
`uc 1 SSPM3 1 0 :1:3 
]
[s S24198 . 1 `uc 1 SSPM01 1 0 :1:0 
`uc 1 SSPM11 1 0 :1:1 
`uc 1 SSPM21 1 0 :1:2 
`uc 1 SSPM31 1 0 :1:3 
`uc 1 CKP1 1 0 :1:4 
`uc 1 SSPEN1 1 0 :1:5 
`uc 1 SSPOV1 1 0 :1:6 
`uc 1 WCOL1 1 0 :1:7 
]
[u S24207 . 1 `S2100 1 . 1 0 `S2106 1 . 1 0 `S5916 1 . 1 0 ]
"11422
[s S24212 . 1 `uc 1 . 1 0 :2:0 
`uc 1 R_NOT_W 1 0 :1:2 
]
[s S24215 . 1 `uc 1 . 1 0 :5:0 
`uc 1 D_NOT_A 1 0 :1:5 
]
[s S24218 . 1 `uc 1 BF 1 0 :1:0 
`uc 1 UA 1 0 :1:1 
`uc 1 R_nW 1 0 :1:2 
`uc 1 S 1 0 :1:3 
`uc 1 P 1 0 :1:4 
`uc 1 D_nA 1 0 :1:5 
`uc 1 CKE 1 0 :1:6 
`uc 1 SMP 1 0 :1:7 
]
[s S24227 . 1 `uc 1 . 1 0 :2:0 
`uc 1 R 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 D 1 0 :1:5 
]
[s S24232 . 1 `uc 1 . 1 0 :2:0 
`uc 1 R_W 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 D_A 1 0 :1:5 
]
[s S24237 . 1 `uc 1 . 1 0 :2:0 
`uc 1 nW 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 nA 1 0 :1:5 
]
[s S24242 . 1 `uc 1 . 1 0 :2:0 
`uc 1 NOT_WRITE 1 0 :1:2 
]
[s S24245 . 1 `uc 1 . 1 0 :5:0 
`uc 1 NOT_ADDRESS 1 0 :1:5 
]
[s S24248 . 1 `uc 1 . 1 0 :2:0 
`uc 1 nWRITE 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 nADDRESS 1 0 :1:5 
]
[s S24253 . 1 `uc 1 . 1 0 :2:0 
`uc 1 READ_WRITE 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 DATA_ADDRESS 1 0 :1:5 
]
[s S24258 . 1 `uc 1 . 1 0 :2:0 
`uc 1 I2C_READ 1 0 :1:2 
`uc 1 I2C_START 1 0 :1:3 
`uc 1 I2C_STOP 1 0 :1:4 
`uc 1 I2C_DAT 1 0 :1:5 
]
[s S24264 . 1 `uc 1 . 1 0 :2:0 
`uc 1 R_NOT_W1 1 0 :1:2 
]
[s S24267 . 1 `uc 1 . 1 0 :5:0 
`uc 1 D_NOT_A1 1 0 :1:5 
]
[s S24270 . 1 `uc 1 BF1 1 0 :1:0 
`uc 1 UA1 1 0 :1:1 
`uc 1 R_nW1 1 0 :1:2 
`uc 1 S1 1 0 :1:3 
`uc 1 P1 1 0 :1:4 
`uc 1 D_nA1 1 0 :1:5 
`uc 1 CKE1 1 0 :1:6 
`uc 1 SMP1 1 0 :1:7 
]
[s S24279 . 1 `uc 1 . 1 0 :2:0 
`uc 1 R1 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 D1 1 0 :1:5 
]
[s S24284 . 1 `uc 1 . 1 0 :2:0 
`uc 1 D_A1 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 R_W1 1 0 :1:5 
]
[s S24289 . 1 `uc 1 . 1 0 :2:0 
`uc 1 NOT_W1 1 0 :1:2 
]
[s S24292 . 1 `uc 1 . 1 0 :5:0 
`uc 1 NOT_A1 1 0 :1:5 
]
[s S24295 . 1 `uc 1 . 1 0 :2:0 
`uc 1 nW1 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 nA1 1 0 :1:5 
]
[s S24300 . 1 `uc 1 . 1 0 :2:0 
`uc 1 NOT_WRITE1 1 0 :1:2 
]
[s S24303 . 1 `uc 1 . 1 0 :5:0 
`uc 1 NOT_ADDRESS1 1 0 :1:5 
]
[s S24306 . 1 `uc 1 . 1 0 :2:0 
`uc 1 nWRITE1 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 nADDRESS1 1 0 :1:5 
]
[s S24311 . 1 `uc 1 . 1 0 :2:0 
`uc 1 READ_WRITE1 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 DATA_ADDRESS1 1 0 :1:5 
]
[s S24316 . 1 `uc 1 . 1 0 :2:0 
`uc 1 I2C_READ1 1 0 :1:2 
`uc 1 I2C_START1 1 0 :1:3 
`uc 1 I2C_STOP1 1 0 :1:4 
`uc 1 I2C_DAT1 1 0 :1:5 
]
[s S24322 . 1 `uc 1 . 1 0 :5:0 
`uc 1 DA 1 0 :1:5 
]
[s S24325 . 1 `uc 1 . 1 0 :5:0 
`uc 1 DA1 1 0 :1:5 
]
[s S24328 . 1 `uc 1 . 1 0 :2:0 
`uc 1 RW 1 0 :1:2 
]
[s S24331 . 1 `uc 1 . 1 0 :2:0 
`uc 1 RW1 1 0 :1:2 
]
[s S24334 . 1 `uc 1 . 1 0 :3:0 
`uc 1 START 1 0 :1:3 
]
[s S24337 . 1 `uc 1 . 1 0 :3:0 
`uc 1 START1 1 0 :1:3 
]
[s S24340 . 1 `uc 1 . 1 0 :4:0 
`uc 1 STOP 1 0 :1:4 
]
[s S24343 . 1 `uc 1 . 1 0 :4:0 
`uc 1 STOP1 1 0 :1:4 
]
[s S24346 . 1 `uc 1 . 1 0 :2:0 
`uc 1 NOT_W 1 0 :1:2 
]
[s S24349 . 1 `uc 1 . 1 0 :5:0 
`uc 1 NOT_A 1 0 :1:5 
]
[u S24352 . 1 `S2180 1 . 1 0 `S2183 1 . 1 0 `S2186 1 . 1 0 `S6011 1 . 1 0 `S6016 1 . 1 0 `S6021 1 . 1 0 `S6026 1 . 1 0 `S6029 1 . 1 0 `S6032 1 . 1 0 `S6037 1 . 1 0 `S6042 1 . 1 0 `S6048 1 . 1 0 `S6051 1 . 1 0 `S6054 1 . 1 0 `S6063 1 . 1 0 `S6068 1 . 1 0 `S6073 1 . 1 0 `S6076 1 . 1 0 `S6079 1 . 1 0 `S6084 1 . 1 0 `S6087 1 . 1 0 `S6090 1 . 1 0 `S6095 1 . 1 0 `S6100 1 . 1 0 `S6106 1 . 1 0 `S6109 1 . 1 0 `S6112 1 . 1 0 `S6115 1 . 1 0 `S6118 1 . 1 0 `S6121 1 . 1 0 `S6124 1 . 1 0 `S6127 1 . 1 0 `S6130 1 . 1 0 `S6133 1 . 1 0 ]
"11810
[s S24388 . 1 `uc 1 SSPADD 1 0 :8:0 
]
[s S24390 . 1 `uc 1 MSK0 1 0 :1:0 
`uc 1 MSK1 1 0 :1:1 
`uc 1 MSK2 1 0 :1:2 
`uc 1 MSK3 1 0 :1:3 
`uc 1 MSK4 1 0 :1:4 
`uc 1 MSK5 1 0 :1:5 
`uc 1 MSK6 1 0 :1:6 
`uc 1 MSK7 1 0 :1:7 
]
[s S24399 . 1 `uc 1 MSK01 1 0 :1:0 
`uc 1 MSK11 1 0 :1:1 
`uc 1 MSK21 1 0 :1:2 
`uc 1 MSK31 1 0 :1:3 
`uc 1 MSK41 1 0 :1:4 
`uc 1 MSK51 1 0 :1:5 
`uc 1 MSK61 1 0 :1:6 
`uc 1 MSK71 1 0 :1:7 
]
[u S24408 . 1 `S2381 1 . 1 0 `S2383 1 . 1 0 `S6640 1 . 1 0 ]
"12668
[s S24413 . 1 `uc 1 SSPADD 1 0 :8:0 
]
[s S24415 . 1 `uc 1 MSK0 1 0 :1:0 
`uc 1 MSK1 1 0 :1:1 
`uc 1 MSK2 1 0 :1:2 
`uc 1 MSK3 1 0 :1:3 
`uc 1 MSK4 1 0 :1:4 
`uc 1 MSK5 1 0 :1:5 
`uc 1 MSK6 1 0 :1:6 
`uc 1 MSK7 1 0 :1:7 
]
[s S24424 . 1 `uc 1 MSK01 1 0 :1:0 
`uc 1 MSK11 1 0 :1:1 
`uc 1 MSK21 1 0 :1:2 
`uc 1 MSK31 1 0 :1:3 
`uc 1 MSK41 1 0 :1:4 
`uc 1 MSK51 1 0 :1:5 
`uc 1 MSK61 1 0 :1:6 
`uc 1 MSK71 1 0 :1:7 
]
[u S24433 . 1 `S2381 1 . 1 0 `S2383 1 . 1 0 `S6640 1 . 1 0 ]
"12870
[s S24439 . 1 `uc 1 SSPBUF 1 0 :8:0 
]
[u S24441 . 1 `S2462 1 . 1 0 ]
"12885
[s S24444 . 1 `uc 1 SSPBUF 1 0 :8:0 
]
[u S24446 . 1 `S2462 1 . 1 0 ]
"12898
[s S24449 . 1 `uc 1 T2CKPS 1 0 :2:0 
`uc 1 TMR2ON 1 0 :1:2 
`uc 1 T2OUTPS 1 0 :4:3 
]
[s S24453 . 1 `uc 1 T2CKPS0 1 0 :1:0 
`uc 1 T2CKPS1 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 T2OUTPS0 1 0 :1:3 
`uc 1 T2OUTPS1 1 0 :1:4 
`uc 1 T2OUTPS2 1 0 :1:5 
`uc 1 T2OUTPS3 1 0 :1:6 
]
[u S24461 . 1 `S6735 1 . 1 0 `S6739 1 . 1 0 ]
"12982
[s S24467 . 1 `uc 1 PR2 1 0 :8:0 
]
[u S24469 . 1 `S6765 1 . 1 0 ]
"12992
[s S24472 . 1 `uc 1 PR2 1 0 :8:0 
]
[u S24474 . 1 `S6765 1 . 1 0 ]
"13014
[s S24478 . 1 `uc 1 TMR2 1 0 :8:0 
]
[u S24480 . 1 `S6780 1 . 1 0 ]
"13024
[s S24483 . 1 `uc 1 TMR1ON 1 0 :1:0 
`uc 1 RD16 1 0 :1:1 
`uc 1 T1SYNC 1 0 :1:2 
`uc 1 T1OSCEN 1 0 :1:3 
`uc 1 T1CKPS 1 0 :2:4 
`uc 1 TMR1CS 1 0 :2:6 
]
[s S24490 . 1 `uc 1 . 1 0 :4:0 
`uc 1 T1CKPS0 1 0 :1:4 
`uc 1 T1CKPS1 1 0 :1:5 
`uc 1 TMR1CS0 1 0 :1:6 
`uc 1 TMR1CS1 1 0 :1:7 
]
[s S24496 . 1 `uc 1 . 1 0 :1:0 
`uc 1 RD161 1 0 :1:1 
`uc 1 T1SYNC1 1 0 :1:2 
`uc 1 T1OSCEN1 1 0 :1:3 
`uc 1 T1CKPS01 1 0 :1:4 
`uc 1 T1CKPS11 1 0 :1:5 
`uc 1 TMR1CS01 1 0 :1:6 
`uc 1 TMR1CS11 1 0 :1:7 
]
[s S24505 . 1 `uc 1 . 1 0 :3:0 
`uc 1 SOSCEN 1 0 :1:3 
]
[s S24508 . 1 `uc 1 . 1 0 :7:0 
`uc 1 T1RD16 1 0 :1:7 
]
[u S24511 . 1 `S6787 1 . 1 0 `S6794 1 . 1 0 `S6800 1 . 1 0 `S6809 1 . 1 0 `S6812 1 . 1 0 ]
"13178
[s S24520 . 1 `uc 1 TMR1L 1 0 :8:0 
]
[u S24522 . 1 `S6852 1 . 1 0 ]
"13197
[s S24526 . 1 `uc 1 TMR1H 1 0 :8:0 
]
[u S24528 . 1 `S6860 1 . 1 0 ]
"13207
[s S24531 . 1 `uc 1 NOT_BOR 1 0 :1:0 
]
[s S24533 . 1 `uc 1 . 1 0 :1:0 
`uc 1 NOT_POR 1 0 :1:1 
]
[s S24536 . 1 `uc 1 . 1 0 :2:0 
`uc 1 NOT_PD 1 0 :1:2 
]
[s S24539 . 1 `uc 1 . 1 0 :3:0 
`uc 1 NOT_TO 1 0 :1:3 
]
[s S24542 . 1 `uc 1 . 1 0 :4:0 
`uc 1 NOT_RI 1 0 :1:4 
]
[s S24545 . 1 `uc 1 . 1 0 :5:0 
`uc 1 NOT_CM 1 0 :1:5 
]
[s S24548 . 1 `uc 1 nBOR 1 0 :1:0 
`uc 1 nPOR 1 0 :1:1 
`uc 1 nPD 1 0 :1:2 
`uc 1 nTO 1 0 :1:3 
`uc 1 nRI 1 0 :1:4 
`uc 1 nCM 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 IPEN 1 0 :1:7 
]
[s S24557 . 1 `uc 1 BOR 1 0 :1:0 
`uc 1 POR 1 0 :1:1 
`uc 1 PD 1 0 :1:2 
`uc 1 TO 1 0 :1:3 
`uc 1 RI 1 0 :1:4 
`uc 1 CM 1 0 :1:5 
]
[u S24564 . 1 `S134 1 . 1 0 `S136 1 . 1 0 `S139 1 . 1 0 `S142 1 . 1 0 `S145 1 . 1 0 `S148 1 . 1 0 `S151 1 . 1 0 `S160 1 . 1 0 ]
"13368
[s S24575 . 1 `uc 1 CCH 1 0 :2:0 
`uc 1 CREF 1 0 :1:2 
`uc 1 EVPOL 1 0 :2:3 
`uc 1 CPOL 1 0 :1:5 
`uc 1 COE 1 0 :1:6 
`uc 1 CON 1 0 :1:7 
]
[s S24582 . 1 `uc 1 CCH0 1 0 :1:0 
`uc 1 CCH1 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 EVPOL0 1 0 :1:3 
`uc 1 EVPOL1 1 0 :1:4 
]
[s S24588 . 1 `uc 1 CCH02 1 0 :1:0 
]
[s S24590 . 1 `uc 1 . 1 0 :1:0 
`uc 1 CCH12 1 0 :1:1 
]
[s S24593 . 1 `uc 1 . 1 0 :6:0 
`uc 1 COE2 1 0 :1:6 
]
[s S24596 . 1 `uc 1 . 1 0 :7:0 
`uc 1 CON2 1 0 :1:7 
]
[s S24599 . 1 `uc 1 . 1 0 :5:0 
`uc 1 CPOL2 1 0 :1:5 
]
[s S24602 . 1 `uc 1 . 1 0 :2:0 
`uc 1 CREF2 1 0 :1:2 
]
[s S24605 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EVPOL02 1 0 :1:3 
]
[s S24608 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EVPOL12 1 0 :1:4 
]
[u S24611 . 1 `S6868 1 . 1 0 `S6875 1 . 1 0 `S6881 1 . 1 0 `S6883 1 . 1 0 `S6886 1 . 1 0 `S6889 1 . 1 0 `S6892 1 . 1 0 `S6895 1 . 1 0 `S6898 1 . 1 0 `S6901 1 . 1 0 ]
"13421
[s S24623 . 1 `uc 1 CCH 1 0 :2:0 
`uc 1 CREF 1 0 :1:2 
`uc 1 EVPOL 1 0 :2:3 
`uc 1 CPOL 1 0 :1:5 
`uc 1 COE 1 0 :1:6 
`uc 1 CON 1 0 :1:7 
]
[s S24630 . 1 `uc 1 CCH0 1 0 :1:0 
`uc 1 CCH1 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 EVPOL0 1 0 :1:3 
`uc 1 EVPOL1 1 0 :1:4 
]
[s S24636 . 1 `uc 1 CCH02 1 0 :1:0 
]
[s S24638 . 1 `uc 1 . 1 0 :1:0 
`uc 1 CCH12 1 0 :1:1 
]
[s S24641 . 1 `uc 1 . 1 0 :6:0 
`uc 1 COE2 1 0 :1:6 
]
[s S24644 . 1 `uc 1 . 1 0 :7:0 
`uc 1 CON2 1 0 :1:7 
]
[s S24647 . 1 `uc 1 . 1 0 :5:0 
`uc 1 CPOL2 1 0 :1:5 
]
[s S24650 . 1 `uc 1 . 1 0 :2:0 
`uc 1 CREF2 1 0 :1:2 
]
[s S24653 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EVPOL02 1 0 :1:3 
]
[s S24656 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EVPOL12 1 0 :1:4 
]
[u S24659 . 1 `S6868 1 . 1 0 `S6875 1 . 1 0 `S6881 1 . 1 0 `S6883 1 . 1 0 `S6886 1 . 1 0 `S6889 1 . 1 0 `S6892 1 . 1 0 `S6895 1 . 1 0 `S6898 1 . 1 0 `S6901 1 . 1 0 ]
"13661
[s S24672 . 1 `uc 1 CCH 1 0 :2:0 
`uc 1 CREF 1 0 :1:2 
`uc 1 EVPOL 1 0 :2:3 
`uc 1 CPOL 1 0 :1:5 
`uc 1 COE 1 0 :1:6 
`uc 1 CON 1 0 :1:7 
]
[s S24679 . 1 `uc 1 CCH0 1 0 :1:0 
`uc 1 CCH1 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 EVPOL0 1 0 :1:3 
`uc 1 EVPOL1 1 0 :1:4 
]
[s S24685 . 1 `uc 1 CCH01 1 0 :1:0 
`uc 1 CCH11 1 0 :1:1 
`uc 1 CREF1 1 0 :1:2 
`uc 1 EVPOL01 1 0 :1:3 
`uc 1 EVPOL11 1 0 :1:4 
`uc 1 CPOL1 1 0 :1:5 
`uc 1 COE1 1 0 :1:6 
`uc 1 CON1 1 0 :1:7 
]
[s S24694 . 1 `uc 1 C1CH0 1 0 :1:0 
]
[s S24696 . 1 `uc 1 . 1 0 :1:0 
`uc 1 C1CH1 1 0 :1:1 
]
[u S24699 . 1 `S6868 1 . 1 0 `S6875 1 . 1 0 `S7050 1 . 1 0 `S7059 1 . 1 0 `S7061 1 . 1 0 ]
"13700
[s S24706 . 1 `uc 1 CCH 1 0 :2:0 
`uc 1 CREF 1 0 :1:2 
`uc 1 EVPOL 1 0 :2:3 
`uc 1 CPOL 1 0 :1:5 
`uc 1 COE 1 0 :1:6 
`uc 1 CON 1 0 :1:7 
]
[s S24713 . 1 `uc 1 CCH0 1 0 :1:0 
`uc 1 CCH1 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 EVPOL0 1 0 :1:3 
`uc 1 EVPOL1 1 0 :1:4 
]
[s S24719 . 1 `uc 1 CCH01 1 0 :1:0 
`uc 1 CCH11 1 0 :1:1 
`uc 1 CREF1 1 0 :1:2 
`uc 1 EVPOL01 1 0 :1:3 
`uc 1 EVPOL11 1 0 :1:4 
`uc 1 CPOL1 1 0 :1:5 
`uc 1 COE1 1 0 :1:6 
`uc 1 CON1 1 0 :1:7 
]
[s S24728 . 1 `uc 1 C1CH0 1 0 :1:0 
]
[s S24730 . 1 `uc 1 . 1 0 :1:0 
`uc 1 C1CH1 1 0 :1:1 
]
[u S24733 . 1 `S6868 1 . 1 0 `S6875 1 . 1 0 `S7050 1 . 1 0 `S7059 1 . 1 0 `S7061 1 . 1 0 ]
"13837
[s S24740 . 1 `uc 1 SCS 1 0 :2:0 
`uc 1 . 1 0 :1:2 
`uc 1 OSTS 1 0 :1:3 
`uc 1 IRCF 1 0 :3:4 
`uc 1 IDLEN 1 0 :1:7 
]
[s S24746 . 1 `uc 1 SCS0 1 0 :1:0 
`uc 1 SCS1 1 0 :1:1 
`uc 1 . 1 0 :2:2 
`uc 1 IRCF0 1 0 :1:4 
`uc 1 IRCF1 1 0 :1:5 
`uc 1 IRCF2 1 0 :1:6 
]
[u S24753 . 1 `S7159 1 . 1 0 `S7165 1 . 1 0 ]
"13963
[s S24757 . 1 `uc 1 T0PS 1 0 :3:0 
`uc 1 PSA 1 0 :1:3 
`uc 1 T0SE 1 0 :1:4 
`uc 1 T0CS 1 0 :1:5 
`uc 1 T08BIT 1 0 :1:6 
`uc 1 TMR0ON 1 0 :1:7 
]
[s S24764 . 1 `uc 1 T0PS0 1 0 :1:0 
`uc 1 T0PS1 1 0 :1:1 
`uc 1 T0PS2 1 0 :1:2 
]
[u S24768 . 1 `S7189 1 . 1 0 `S7196 1 . 1 0 ]
"14087
[s S24774 . 1 `uc 1 TMR0L 1 0 :8:0 
]
[u S24776 . 1 `S7217 1 . 1 0 ]
"14106
[s S24780 . 1 `uc 1 TMR0H 1 0 :8:0 
]
[u S24782 . 1 `S7225 1 . 1 0 ]
"14116
[s S24785 . 1 `uc 1 C 1 0 :1:0 
`uc 1 DC 1 0 :1:1 
`uc 1 Z 1 0 :1:2 
`uc 1 OV 1 0 :1:3 
`uc 1 N 1 0 :1:4 
]
[s S24791 . 1 `uc 1 CARRY 1 0 :1:0 
]
[s S24793 . 1 `uc 1 . 1 0 :4:0 
`uc 1 NEGATIVE 1 0 :1:4 
]
[s S24796 . 1 `uc 1 . 1 0 :3:0 
`uc 1 OVERFLOW 1 0 :1:3 
]
[s S24799 . 1 `uc 1 . 1 0 :2:0 
`uc 1 ZERO 1 0 :1:2 
]
[u S24802 . 1 `S7232 1 . 1 0 `S7238 1 . 1 0 `S7240 1 . 1 0 `S7243 1 . 1 0 `S7246 1 . 1 0 ]
"14209
[s S24811 . 1 `uc 1 FSR2L 1 0 :8:0 
]
[u S24813 . 1 `S7275 1 . 1 0 ]
"14234
[s S24818 . 1 `uc 1 PLUSW2 1 0 :8:0 
]
[u S24820 . 1 `S7284 1 . 1 0 ]
"14253
[s S24824 . 1 `uc 1 PREINC2 1 0 :8:0 
]
[u S24826 . 1 `S7292 1 . 1 0 ]
"14272
[s S24830 . 1 `uc 1 POSTDEC2 1 0 :8:0 
]
[u S24832 . 1 `S7300 1 . 1 0 ]
"14291
[s S24836 . 1 `uc 1 POSTINC2 1 0 :8:0 
]
[u S24838 . 1 `S7308 1 . 1 0 ]
"14310
[s S24842 . 1 `uc 1 INDF2 1 0 :8:0 
]
[u S24844 . 1 `S7316 1 . 1 0 ]
"14341
[s S24850 . 1 `uc 1 FSR1L 1 0 :8:0 
]
[u S24852 . 1 `S7326 1 . 1 0 ]
"14366
[s S24857 . 1 `uc 1 PLUSW1 1 0 :8:0 
]
[u S24859 . 1 `S7335 1 . 1 0 ]
"14385
[s S24863 . 1 `uc 1 PREINC1 1 0 :8:0 
]
[u S24865 . 1 `S7343 1 . 1 0 ]
"14404
[s S24869 . 1 `uc 1 POSTDEC1 1 0 :8:0 
]
[u S24871 . 1 `S7351 1 . 1 0 ]
"14423
[s S24875 . 1 `uc 1 POSTINC1 1 0 :8:0 
]
[u S24877 . 1 `S7359 1 . 1 0 ]
"14442
[s S24881 . 1 `uc 1 INDF1 1 0 :8:0 
]
[u S24883 . 1 `S7367 1 . 1 0 ]
"14461
[s S24887 . 1 `uc 1 WREG 1 0 :8:0 
]
[u S24889 . 1 `S7375 1 . 1 0 ]
"14486
[s S24894 . 1 `uc 1 FSR0L 1 0 :8:0 
]
[u S24896 . 1 `S7384 1 . 1 0 ]
"14511
[s S24901 . 1 `uc 1 PLUSW0 1 0 :8:0 
]
[u S24903 . 1 `S7393 1 . 1 0 ]
"14530
[s S24907 . 1 `uc 1 PREINC0 1 0 :8:0 
]
[u S24909 . 1 `S7401 1 . 1 0 ]
"14549
[s S24913 . 1 `uc 1 POSTDEC0 1 0 :8:0 
]
[u S24915 . 1 `S7409 1 . 1 0 ]
"14568
[s S24919 . 1 `uc 1 POSTINC0 1 0 :8:0 
]
[u S24921 . 1 `S7417 1 . 1 0 ]
"14587
[s S24925 . 1 `uc 1 INDF0 1 0 :8:0 
]
[u S24927 . 1 `S7425 1 . 1 0 ]
"14597
[s S24930 . 1 `uc 1 INT1IF 1 0 :1:0 
`uc 1 INT2IF 1 0 :1:1 
`uc 1 INT3IF 1 0 :1:2 
`uc 1 INT1IE 1 0 :1:3 
`uc 1 INT2IE 1 0 :1:4 
`uc 1 INT3IE 1 0 :1:5 
`uc 1 INT1IP 1 0 :1:6 
`uc 1 INT2IP 1 0 :1:7 
]
[s S24939 . 1 `uc 1 INT1F 1 0 :1:0 
`uc 1 INT2F 1 0 :1:1 
`uc 1 INT3F 1 0 :1:2 
`uc 1 INT1E 1 0 :1:3 
`uc 1 INT2E 1 0 :1:4 
`uc 1 INT3E 1 0 :1:5 
`uc 1 INT1P 1 0 :1:6 
`uc 1 INT2P 1 0 :1:7 
]
[u S24948 . 1 `S7432 1 . 1 0 `S7441 1 . 1 0 ]
"14633
[s S24952 . 1 `uc 1 . 1 0 :7:0 
`uc 1 NOT_RBPU 1 0 :1:7 
]
[s S24955 . 1 `uc 1 RBIP 1 0 :1:0 
`uc 1 INT3IP 1 0 :1:1 
`uc 1 TMR0IP 1 0 :1:2 
`uc 1 INTEDG3 1 0 :1:3 
`uc 1 INTEDG2 1 0 :1:4 
`uc 1 INTEDG1 1 0 :1:5 
`uc 1 INTEDG0 1 0 :1:6 
`uc 1 nRBPU 1 0 :1:7 
]
[s S24964 . 1 `uc 1 . 1 0 :1:0 
`uc 1 INT3P 1 0 :1:1 
`uc 1 T0IP 1 0 :1:2 
`uc 1 . 1 0 :4:3 
`uc 1 RBPU 1 0 :1:7 
]
[u S24970 . 1 `S7472 1 . 1 0 `S7475 1 . 1 0 `S7484 1 . 1 0 ]
"14745
[s S24975 . 1 `uc 1 RBIF 1 0 :1:0 
`uc 1 INT0IF 1 0 :1:1 
`uc 1 TMR0IF 1 0 :1:2 
`uc 1 RBIE 1 0 :1:3 
`uc 1 INT0IE 1 0 :1:4 
`uc 1 TMR0IE 1 0 :1:5 
`uc 1 PEIE_GIEL 1 0 :1:6 
`uc 1 GIE_GIEH 1 0 :1:7 
]
[s S24984 . 1 `uc 1 . 1 0 :1:0 
`uc 1 INT0F 1 0 :1:1 
`uc 1 T0IF 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 INT0E 1 0 :1:4 
`uc 1 T0IE 1 0 :1:5 
`uc 1 PEIE 1 0 :1:6 
`uc 1 GIE 1 0 :1:7 
]
[s S24993 . 1 `uc 1 . 1 0 :6:0 
`uc 1 GIEL 1 0 :1:6 
`uc 1 GIEH 1 0 :1:7 
]
[s S24997 . 1 `uc 1 . 1 0 :1:0 
`uc 1 INT0F 1 0 :1:1 
`uc 1 T0IF 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 INT0E 1 0 :1:4 
`uc 1 T0IE 1 0 :1:5 
`uc 1 PEIE 1 0 :1:6 
`uc 1 GIE 1 0 :1:7 
]
[s S25006 . 1 `uc 1 . 1 0 :6:0 
`uc 1 GIEL 1 0 :1:6 
`uc 1 GIEH 1 0 :1:7 
]
[u S25010 . 1 `S210 1 . 1 0 `S219 1 . 1 0 `S228 1 . 1 0 `S219 1 . 1 0 `S228 1 . 1 0 ]
"14946
[s S25019 . 1 `uc 1 PRODL 1 0 :8:0 
]
[u S25021 . 1 `S7515 1 . 1 0 ]
"14965
[s S25025 . 1 `uc 1 PRODH 1 0 :8:0 
]
[u S25027 . 1 `S7523 1 . 1 0 ]
"14984
[s S25031 . 1 `uc 1 TABLAT 1 0 :8:0 
]
[u S25033 . 1 `S7531 1 . 1 0 ]
"15011
[s S25038 . 1 `uc 1 TBLPTRL 1 0 :8:0 
]
[u S25040 . 1 `S7540 1 . 1 0 ]
"15030
[s S25044 . 1 `uc 1 TBLPTRH 1 0 :8:0 
]
[u S25046 . 1 `S7548 1 . 1 0 ]
"15070
[s S25053 . 1 `uc 1 PCL 1 0 :8:0 
]
[u S25055 . 1 `S7559 1 . 1 0 ]
"15089
[s S25059 . 1 `uc 1 PCH 1 0 :8:0 
]
[u S25061 . 1 `S7567 1 . 1 0 ]
"15108
[s S25065 . 1 `uc 1 STKPTR 1 0 :5:0 
`uc 1 . 1 0 :1:5 
`uc 1 STKUNF 1 0 :1:6 
`uc 1 STKFUL 1 0 :1:7 
]
[s S25070 . 1 `uc 1 SP0 1 0 :1:0 
`uc 1 SP1 1 0 :1:1 
`uc 1 SP2 1 0 :1:2 
`uc 1 SP3 1 0 :1:3 
`uc 1 SP4 1 0 :1:4 
`uc 1 . 1 0 :2:5 
`uc 1 STKOVF 1 0 :1:7 
]
[u S25078 . 1 `S7575 1 . 1 0 `S7580 1 . 1 0 ]
"15193
[s S25084 . 1 `uc 1 TOSL 1 0 :8:0 
]
[u S25086 . 1 `S7607 1 . 1 0 ]
"15212
[s S25090 . 1 `uc 1 TOSH 1 0 :8:0 
]
[u S25092 . 1 `S7615 1 . 1 0 ]
"17587
[s S26269 . 1 `uc 1 Cap1OVF 1 0 :1:0 
`uc 1 Cap2OVF 1 0 :1:1 
]
[u S26272 capstatus 1 `S8796 1 . 1 0 `uc 1 . 1 0 :8:0 
]
"13 /Applications/microchip/xc8/v1.10/include/stddef.h
[s S26277 . 1 `uc 1 RX_NINE 1 0 :1:0 
`uc 1 TX_NINE 1 0 :1:1 
`uc 1 FRAME_ERROR 1 0 :1:2 
`uc 1 OVERRUN_ERROR 1 0 :1:3 
`uc 1 fill 1 0 :4:4 
]
[u S26283 USART1 1 `uc 1 val 1 0 `S8808 1 . 1 0 ]
"212 /Applications/microchip/xc8/v1.10/include/plib/usart.h
[s S26287 . 1 `uc 1 RX_NINE 1 0 :1:0 
`uc 1 TX_NINE 1 0 :1:1 
`uc 1 FRAME_ERROR 1 0 :1:2 
`uc 1 OVERRUN_ERROR 1 0 :1:3 
`uc 1 fill 1 0 :4:4 
]
[u S26293 USART2 1 `uc 1 val 1 0 `S8808 1 . 1 0 ]
"7069 /Applications/microchip/xc8/v1.10/include/pic18f26j50.h
[s S26476 __uart_comm 5 `[4]uc 1 buffer 4 0 `uc 1 buflen 1 4 ]
[s S26479 . 1 `uc 1 TMR1IF 1 0 :1:0 
`uc 1 TMR2IF 1 0 :1:1 
`uc 1 CCP1IF 1 0 :1:2 
`uc 1 SSP1IF 1 0 :1:3 
`uc 1 TX1IF 1 0 :1:4 
`uc 1 RC1IF 1 0 :1:5 
`uc 1 ADIF 1 0 :1:6 
]
[s S26487 . 1 `uc 1 . 1 0 :3:0 
`uc 1 SSPIF 1 0 :1:3 
`uc 1 TXIF 1 0 :1:4 
`uc 1 RCIF 1 0 :1:5 
]
[u S26492 . 1 `S287 1 . 1 0 `S295 1 . 1 0 ]
"57 ../src/messages.h
[s S26501 . 1 `uc 1 RX_NINE 1 0 :1:0 
`uc 1 TX_NINE 1 0 :1:1 
`uc 1 FRAME_ERROR 1 0 :1:2 
`uc 1 OVERRUN_ERROR 1 0 :1:3 
`uc 1 fill 1 0 :4:4 
]
[u S26507 USART1 1 `uc 1 val 1 0 `S8808 1 . 1 0 ]
"212 /Applications/microchip/xc8/v1.10/include/plib/usart.h
[s S26511 . 1 `uc 1 RX9D 1 0 :1:0 
`uc 1 OERR 1 0 :1:1 
`uc 1 FERR 1 0 :1:2 
`uc 1 ADDEN 1 0 :1:3 
`uc 1 CREN 1 0 :1:4 
`uc 1 SREN 1 0 :1:5 
`uc 1 RX9 1 0 :1:6 
`uc 1 SPEN 1 0 :1:7 
]
[s S26520 . 1 `uc 1 RCD8 1 0 :1:0 
`uc 1 . 1 0 :2:1 
`uc 1 ADEN 1 0 :1:3 
`uc 1 . 1 0 :2:4 
`uc 1 RC9 1 0 :1:6 
]
[s S26526 . 1 `uc 1 . 1 0 :6:0 
`uc 1 NOT_RC8 1 0 :1:6 
]
[s S26529 . 1 `uc 1 . 1 0 :6:0 
`uc 1 nRC8 1 0 :1:6 
]
[s S26532 . 1 `uc 1 . 1 0 :6:0 
`uc 1 RC8_9 1 0 :1:6 
]
[s S26535 . 1 `uc 1 RX9D1 1 0 :1:0 
`uc 1 OERR1 1 0 :1:1 
`uc 1 FERR1 1 0 :1:2 
`uc 1 ADDEN1 1 0 :1:3 
`uc 1 CREN1 1 0 :1:4 
`uc 1 SREN1 1 0 :1:5 
`uc 1 RX91 1 0 :1:6 
`uc 1 SPEN1 1 0 :1:7 
]
[s S26544 . 1 `uc 1 . 1 0 :5:0 
`uc 1 SRENA 1 0 :1:5 
]
[u S26547 . 1 `S4051 1 . 1 0 `S4524 1 . 1 0 `S4530 1 . 1 0 `S4533 1 . 1 0 `S4536 1 . 1 0 `S4539 1 . 1 0 `S4548 1 . 1 0 ]
"224 /Applications/microchip/xc8/v1.10/include/pic18f26j50.h
[s S26587 . 1 `uc 1 IOLOCK 1 0 :1:0 
]
[u S26589 . 1 `S368 1 . 1 0 ]
"240
[s S26592 . 1 `uc 1 EPSTALL 1 0 :1:0 
`uc 1 EPINEN 1 0 :1:1 
`uc 1 EPOUTEN 1 0 :1:2 
`uc 1 EPCONDIS 1 0 :1:3 
`uc 1 EPHSHK 1 0 :1:4 
]
[s S26598 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EP0CONDIS 1 0 :1:3 
]
[s S26601 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EP0HSHK 1 0 :1:4 
]
[s S26604 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EP0INEN 1 0 :1:1 
]
[s S26607 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EP0OUTEN 1 0 :1:2 
]
[s S26610 . 1 `uc 1 EP0STALL 1 0 :1:0 
]
[s S26612 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EPCONDIS0 1 0 :1:3 
]
[s S26615 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EPHSHK0 1 0 :1:4 
]
[s S26618 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EPINEN0 1 0 :1:1 
]
[s S26621 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EPOUTEN0 1 0 :1:2 
]
[s S26624 . 1 `uc 1 EPSTALL0 1 0 :1:0 
]
[u S26626 . 1 `S375 1 . 1 0 `S381 1 . 1 0 `S384 1 . 1 0 `S387 1 . 1 0 `S390 1 . 1 0 `S393 1 . 1 0 `S395 1 . 1 0 `S398 1 . 1 0 `S401 1 . 1 0 `S404 1 . 1 0 `S407 1 . 1 0 ]
"301
[s S26639 . 1 `uc 1 EPSTALL 1 0 :1:0 
`uc 1 EPINEN 1 0 :1:1 
`uc 1 EPOUTEN 1 0 :1:2 
`uc 1 EPCONDIS 1 0 :1:3 
`uc 1 EPHSHK 1 0 :1:4 
]
[s S26645 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EP1CONDIS 1 0 :1:3 
]
[s S26648 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EP1HSHK 1 0 :1:4 
]
[s S26651 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EP1INEN 1 0 :1:1 
]
[s S26654 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EP1OUTEN 1 0 :1:2 
]
[s S26657 . 1 `uc 1 EP1STALL 1 0 :1:0 
]
[s S26659 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EPCONDIS1 1 0 :1:3 
]
[s S26662 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EPHSHK1 1 0 :1:4 
]
[s S26665 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EPINEN1 1 0 :1:1 
]
[s S26668 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EPOUTEN1 1 0 :1:2 
]
[s S26671 . 1 `uc 1 EPSTALL1 1 0 :1:0 
]
[u S26673 . 1 `S375 1 . 1 0 `S462 1 . 1 0 `S465 1 . 1 0 `S468 1 . 1 0 `S471 1 . 1 0 `S474 1 . 1 0 `S476 1 . 1 0 `S479 1 . 1 0 `S482 1 . 1 0 `S485 1 . 1 0 `S488 1 . 1 0 ]
"432
[s S26686 . 1 `uc 1 EPSTALL 1 0 :1:0 
`uc 1 EPINEN 1 0 :1:1 
`uc 1 EPOUTEN 1 0 :1:2 
`uc 1 EPCONDIS 1 0 :1:3 
`uc 1 EPHSHK 1 0 :1:4 
]
[s S26692 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EP2CONDIS 1 0 :1:3 
]
[s S26695 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EP2HSHK 1 0 :1:4 
]
[s S26698 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EP2INEN 1 0 :1:1 
]
[s S26701 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EP2OUTEN 1 0 :1:2 
]
[s S26704 . 1 `uc 1 EP2STALL 1 0 :1:0 
]
[s S26706 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EPCONDIS2 1 0 :1:3 
]
[s S26709 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EPHSHK2 1 0 :1:4 
]
[s S26712 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EPINEN2 1 0 :1:1 
]
[s S26715 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EPOUTEN2 1 0 :1:2 
]
[s S26718 . 1 `uc 1 EPSTALL2 1 0 :1:0 
]
[u S26720 . 1 `S375 1 . 1 0 `S543 1 . 1 0 `S546 1 . 1 0 `S549 1 . 1 0 `S552 1 . 1 0 `S555 1 . 1 0 `S557 1 . 1 0 `S560 1 . 1 0 `S563 1 . 1 0 `S566 1 . 1 0 `S569 1 . 1 0 ]
"563
[s S26733 . 1 `uc 1 EPSTALL 1 0 :1:0 
`uc 1 EPINEN 1 0 :1:1 
`uc 1 EPOUTEN 1 0 :1:2 
`uc 1 EPCONDIS 1 0 :1:3 
`uc 1 EPHSHK 1 0 :1:4 
]
[s S26739 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EP3CONDIS 1 0 :1:3 
]
[s S26742 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EP3HSHK 1 0 :1:4 
]
[s S26745 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EP3INEN 1 0 :1:1 
]
[s S26748 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EP3OUTEN 1 0 :1:2 
]
[s S26751 . 1 `uc 1 EP3STALL 1 0 :1:0 
]
[s S26753 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EPCONDIS3 1 0 :1:3 
]
[s S26756 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EPHSHK3 1 0 :1:4 
]
[s S26759 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EPINEN3 1 0 :1:1 
]
[s S26762 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EPOUTEN3 1 0 :1:2 
]
[s S26765 . 1 `uc 1 EPSTALL3 1 0 :1:0 
]
[u S26767 . 1 `S375 1 . 1 0 `S624 1 . 1 0 `S627 1 . 1 0 `S630 1 . 1 0 `S633 1 . 1 0 `S636 1 . 1 0 `S638 1 . 1 0 `S641 1 . 1 0 `S644 1 . 1 0 `S647 1 . 1 0 `S650 1 . 1 0 ]
"694
[s S26780 . 1 `uc 1 EPSTALL 1 0 :1:0 
`uc 1 EPINEN 1 0 :1:1 
`uc 1 EPOUTEN 1 0 :1:2 
`uc 1 EPCONDIS 1 0 :1:3 
`uc 1 EPHSHK 1 0 :1:4 
]
[s S26786 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EP4CONDIS 1 0 :1:3 
]
[s S26789 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EP4HSHK 1 0 :1:4 
]
[s S26792 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EP4INEN 1 0 :1:1 
]
[s S26795 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EP4OUTEN 1 0 :1:2 
]
[s S26798 . 1 `uc 1 EP4STALL 1 0 :1:0 
]
[s S26800 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EPCONDIS4 1 0 :1:3 
]
[s S26803 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EPHSHK4 1 0 :1:4 
]
[s S26806 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EPINEN4 1 0 :1:1 
]
[s S26809 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EPOUTEN4 1 0 :1:2 
]
[s S26812 . 1 `uc 1 EPSTALL4 1 0 :1:0 
]
[u S26814 . 1 `S375 1 . 1 0 `S705 1 . 1 0 `S708 1 . 1 0 `S711 1 . 1 0 `S714 1 . 1 0 `S717 1 . 1 0 `S719 1 . 1 0 `S722 1 . 1 0 `S725 1 . 1 0 `S728 1 . 1 0 `S731 1 . 1 0 ]
"825
[s S26827 . 1 `uc 1 EPSTALL 1 0 :1:0 
`uc 1 EPINEN 1 0 :1:1 
`uc 1 EPOUTEN 1 0 :1:2 
`uc 1 EPCONDIS 1 0 :1:3 
`uc 1 EPHSHK 1 0 :1:4 
]
[s S26833 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EP5CONDIS 1 0 :1:3 
]
[s S26836 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EP5HSHK 1 0 :1:4 
]
[s S26839 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EP5INEN 1 0 :1:1 
]
[s S26842 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EP5OUTEN 1 0 :1:2 
]
[s S26845 . 1 `uc 1 EP5STALL 1 0 :1:0 
]
[s S26847 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EPCONDIS5 1 0 :1:3 
]
[s S26850 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EPHSHK5 1 0 :1:4 
]
[s S26853 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EPINEN5 1 0 :1:1 
]
[s S26856 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EPOUTEN5 1 0 :1:2 
]
[s S26859 . 1 `uc 1 EPSTALL5 1 0 :1:0 
]
[u S26861 . 1 `S375 1 . 1 0 `S786 1 . 1 0 `S789 1 . 1 0 `S792 1 . 1 0 `S795 1 . 1 0 `S798 1 . 1 0 `S800 1 . 1 0 `S803 1 . 1 0 `S806 1 . 1 0 `S809 1 . 1 0 `S812 1 . 1 0 ]
"956
[s S26874 . 1 `uc 1 EPSTALL 1 0 :1:0 
`uc 1 EPINEN 1 0 :1:1 
`uc 1 EPOUTEN 1 0 :1:2 
`uc 1 EPCONDIS 1 0 :1:3 
`uc 1 EPHSHK 1 0 :1:4 
]
[s S26880 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EP6CONDIS 1 0 :1:3 
]
[s S26883 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EP6HSHK 1 0 :1:4 
]
[s S26886 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EP6INEN 1 0 :1:1 
]
[s S26889 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EP6OUTEN 1 0 :1:2 
]
[s S26892 . 1 `uc 1 EP6STALL 1 0 :1:0 
]
[s S26894 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EPCONDIS6 1 0 :1:3 
]
[s S26897 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EPHSHK6 1 0 :1:4 
]
[s S26900 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EPINEN6 1 0 :1:1 
]
[s S26903 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EPOUTEN6 1 0 :1:2 
]
[s S26906 . 1 `uc 1 EPSTALL6 1 0 :1:0 
]
[u S26908 . 1 `S375 1 . 1 0 `S867 1 . 1 0 `S870 1 . 1 0 `S873 1 . 1 0 `S876 1 . 1 0 `S879 1 . 1 0 `S881 1 . 1 0 `S884 1 . 1 0 `S887 1 . 1 0 `S890 1 . 1 0 `S893 1 . 1 0 ]
"1087
[s S26921 . 1 `uc 1 EPSTALL 1 0 :1:0 
`uc 1 EPINEN 1 0 :1:1 
`uc 1 EPOUTEN 1 0 :1:2 
`uc 1 EPCONDIS 1 0 :1:3 
`uc 1 EPHSHK 1 0 :1:4 
]
[s S26927 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EP7CONDIS 1 0 :1:3 
]
[s S26930 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EP7HSHK 1 0 :1:4 
]
[s S26933 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EP7INEN 1 0 :1:1 
]
[s S26936 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EP7OUTEN 1 0 :1:2 
]
[s S26939 . 1 `uc 1 EP7STALL 1 0 :1:0 
]
[s S26941 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EPCONDIS7 1 0 :1:3 
]
[s S26944 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EPHSHK7 1 0 :1:4 
]
[s S26947 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EPINEN7 1 0 :1:1 
]
[s S26950 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EPOUTEN7 1 0 :1:2 
]
[s S26953 . 1 `uc 1 EPSTALL7 1 0 :1:0 
]
[u S26955 . 1 `S375 1 . 1 0 `S948 1 . 1 0 `S951 1 . 1 0 `S954 1 . 1 0 `S957 1 . 1 0 `S960 1 . 1 0 `S962 1 . 1 0 `S965 1 . 1 0 `S968 1 . 1 0 `S971 1 . 1 0 `S974 1 . 1 0 ]
"1218
[s S26968 . 1 `uc 1 EPSTALL 1 0 :1:0 
`uc 1 EPINEN 1 0 :1:1 
`uc 1 EPOUTEN 1 0 :1:2 
`uc 1 EPCONDIS 1 0 :1:3 
`uc 1 EPHSHK 1 0 :1:4 
]
[s S26974 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EPCONDIS8 1 0 :1:3 
]
[s S26977 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EPHSHK8 1 0 :1:4 
]
[s S26980 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EPINEN8 1 0 :1:1 
]
[s S26983 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EPOUTEN8 1 0 :1:2 
]
[s S26986 . 1 `uc 1 EPSTALL8 1 0 :1:0 
]
[u S26988 . 1 `S375 1 . 1 0 `S1029 1 . 1 0 `S1032 1 . 1 0 `S1035 1 . 1 0 `S1038 1 . 1 0 `S1041 1 . 1 0 ]
"1330
[s S26996 . 1 `uc 1 EPSTALL 1 0 :1:0 
`uc 1 EPINEN 1 0 :1:1 
`uc 1 EPOUTEN 1 0 :1:2 
`uc 1 EPCONDIS 1 0 :1:3 
`uc 1 EPHSHK 1 0 :1:4 
]
[s S27002 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EPCONDIS9 1 0 :1:3 
]
[s S27005 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EPHSHK9 1 0 :1:4 
]
[s S27008 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EPINEN9 1 0 :1:1 
]
[s S27011 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EPOUTEN9 1 0 :1:2 
]
[s S27014 . 1 `uc 1 EPSTALL9 1 0 :1:0 
]
[u S27016 . 1 `S375 1 . 1 0 `S1077 1 . 1 0 `S1080 1 . 1 0 `S1083 1 . 1 0 `S1086 1 . 1 0 `S1089 1 . 1 0 ]
"1417
[s S27024 . 1 `uc 1 EPSTALL 1 0 :1:0 
`uc 1 EPINEN 1 0 :1:1 
`uc 1 EPOUTEN 1 0 :1:2 
`uc 1 EPCONDIS 1 0 :1:3 
`uc 1 EPHSHK 1 0 :1:4 
]
[s S27030 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EPCONDIS10 1 0 :1:3 
]
[s S27033 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EPHSHK10 1 0 :1:4 
]
[s S27036 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EPINEN10 1 0 :1:1 
]
[s S27039 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EPOUTEN10 1 0 :1:2 
]
[s S27042 . 1 `uc 1 EPSTALL10 1 0 :1:0 
]
[u S27044 . 1 `S375 1 . 1 0 `S1125 1 . 1 0 `S1128 1 . 1 0 `S1131 1 . 1 0 `S1134 1 . 1 0 `S1137 1 . 1 0 ]
"1504
[s S27052 . 1 `uc 1 EPSTALL 1 0 :1:0 
`uc 1 EPINEN 1 0 :1:1 
`uc 1 EPOUTEN 1 0 :1:2 
`uc 1 EPCONDIS 1 0 :1:3 
`uc 1 EPHSHK 1 0 :1:4 
]
[s S27058 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EPCONDIS11 1 0 :1:3 
]
[s S27061 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EPHSHK11 1 0 :1:4 
]
[s S27064 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EPINEN11 1 0 :1:1 
]
[s S27067 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EPOUTEN11 1 0 :1:2 
]
[s S27070 . 1 `uc 1 EPSTALL11 1 0 :1:0 
]
[u S27072 . 1 `S375 1 . 1 0 `S1173 1 . 1 0 `S1176 1 . 1 0 `S1179 1 . 1 0 `S1182 1 . 1 0 `S1185 1 . 1 0 ]
"1591
[s S27080 . 1 `uc 1 EPSTALL 1 0 :1:0 
`uc 1 EPINEN 1 0 :1:1 
`uc 1 EPOUTEN 1 0 :1:2 
`uc 1 EPCONDIS 1 0 :1:3 
`uc 1 EPHSHK 1 0 :1:4 
]
[s S27086 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EPCONDIS12 1 0 :1:3 
]
[s S27089 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EPHSHK12 1 0 :1:4 
]
[s S27092 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EPINEN12 1 0 :1:1 
]
[s S27095 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EPOUTEN12 1 0 :1:2 
]
[s S27098 . 1 `uc 1 EPSTALL12 1 0 :1:0 
]
[u S27100 . 1 `S375 1 . 1 0 `S1221 1 . 1 0 `S1224 1 . 1 0 `S1227 1 . 1 0 `S1230 1 . 1 0 `S1233 1 . 1 0 ]
"1678
[s S27108 . 1 `uc 1 EPSTALL 1 0 :1:0 
`uc 1 EPINEN 1 0 :1:1 
`uc 1 EPOUTEN 1 0 :1:2 
`uc 1 EPCONDIS 1 0 :1:3 
`uc 1 EPHSHK 1 0 :1:4 
]
[s S27114 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EPCONDIS13 1 0 :1:3 
]
[s S27117 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EPHSHK13 1 0 :1:4 
]
[s S27120 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EPINEN13 1 0 :1:1 
]
[s S27123 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EPOUTEN13 1 0 :1:2 
]
[s S27126 . 1 `uc 1 EPSTALL13 1 0 :1:0 
]
[u S27128 . 1 `S375 1 . 1 0 `S1269 1 . 1 0 `S1272 1 . 1 0 `S1275 1 . 1 0 `S1278 1 . 1 0 `S1281 1 . 1 0 ]
"1765
[s S27136 . 1 `uc 1 EPSTALL 1 0 :1:0 
`uc 1 EPINEN 1 0 :1:1 
`uc 1 EPOUTEN 1 0 :1:2 
`uc 1 EPCONDIS 1 0 :1:3 
`uc 1 EPHSHK 1 0 :1:4 
]
[s S27142 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EPCONDIS14 1 0 :1:3 
]
[s S27145 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EPHSHK14 1 0 :1:4 
]
[s S27148 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EPINEN14 1 0 :1:1 
]
[s S27151 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EPOUTEN14 1 0 :1:2 
]
[s S27154 . 1 `uc 1 EPSTALL14 1 0 :1:0 
]
[u S27156 . 1 `S375 1 . 1 0 `S1317 1 . 1 0 `S1320 1 . 1 0 `S1323 1 . 1 0 `S1326 1 . 1 0 `S1329 1 . 1 0 ]
"1852
[s S27164 . 1 `uc 1 EPSTALL 1 0 :1:0 
`uc 1 EPINEN 1 0 :1:1 
`uc 1 EPOUTEN 1 0 :1:2 
`uc 1 EPCONDIS 1 0 :1:3 
`uc 1 EPHSHK 1 0 :1:4 
]
[s S27170 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EPCONDIS15 1 0 :1:3 
]
[s S27173 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EPHSHK15 1 0 :1:4 
]
[s S27176 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EPINEN15 1 0 :1:1 
]
[s S27179 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EPOUTEN15 1 0 :1:2 
]
[s S27182 . 1 `uc 1 EPSTALL15 1 0 :1:0 
]
[u S27184 . 1 `S375 1 . 1 0 `S1365 1 . 1 0 `S1368 1 . 1 0 `S1371 1 . 1 0 `S1374 1 . 1 0 `S1377 1 . 1 0 ]
"1939
[s S27192 . 1 `uc 1 URSTIE 1 0 :1:0 
`uc 1 UERRIE 1 0 :1:1 
`uc 1 ACTVIE 1 0 :1:2 
`uc 1 TRNIE 1 0 :1:3 
`uc 1 IDLEIE 1 0 :1:4 
`uc 1 STALLIE 1 0 :1:5 
`uc 1 SOFIE 1 0 :1:6 
]
[u S27200 . 1 `S1407 1 . 1 0 ]
"2009
[s S27203 . 1 `uc 1 PIDEE 1 0 :1:0 
`uc 1 CRC5EE 1 0 :1:1 
`uc 1 CRC16EE 1 0 :1:2 
`uc 1 DFN8EE 1 0 :1:3 
`uc 1 BTOEE 1 0 :1:4 
`uc 1 . 1 0 :2:5 
`uc 1 BTSEE 1 0 :1:7 
]
[u S27211 . 1 `S1426 1 . 1 0 ]
"2064
[s S27214 . 1 `uc 1 ADDR 1 0 :7:0 
]
[s S27216 . 1 `uc 1 ADDR0 1 0 :1:0 
`uc 1 ADDR1 1 0 :1:1 
`uc 1 ADDR2 1 0 :1:2 
`uc 1 ADDR3 1 0 :1:3 
`uc 1 ADDR4 1 0 :1:4 
`uc 1 ADDR5 1 0 :1:5 
`uc 1 ADDR6 1 0 :1:6 
]
[u S27224 . 1 `S1445 1 . 1 0 `S1447 1 . 1 0 ]
"2117
[s S27228 . 1 `uc 1 PPB0 1 0 :1:0 
`uc 1 PPB1 1 0 :1:1 
`uc 1 FSEN 1 0 :1:2 
`uc 1 UTRDIS 1 0 :1:3 
`uc 1 UPUEN 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 UOEMON 1 0 :1:6 
`uc 1 UTEYE 1 0 :1:7 
]
[s S27237 . 1 `uc 1 UPP0 1 0 :1:0 
]
[s S27239 . 1 `uc 1 . 1 0 :1:0 
`uc 1 UPP1 1 0 :1:1 
]
[u S27242 . 1 `S1469 1 . 1 0 `S1478 1 . 1 0 `S1480 1 . 1 0 ]
"2185
[s S27247 . 1 `uc 1 PMPTTL 1 0 :1:0 
`uc 1 RTSECSEL0 1 0 :1:1 
`uc 1 RTSECSEL1 1 0 :1:2 
]
[u S27251 . 1 `S1502 1 . 1 0 ]
"2246
[s S27254 . 1 `uc 1 RODIV 1 0 :4:0 
`uc 1 ROSEL 1 0 :1:4 
`uc 1 ROSSLP 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 ROON 1 0 :1:7 
]
[s S27260 . 1 `uc 1 RODIV0 1 0 :1:0 
`uc 1 RODIV1 1 0 :1:1 
`uc 1 RODIV2 1 0 :1:2 
`uc 1 RODIV3 1 0 :1:3 
]
[u S27265 . 1 `S1513 1 . 1 0 `S1519 1 . 1 0 ]
"2285
[s S27269 . 1 `uc 1 CAL 1 0 :8:0 
]
[s S27271 . 1 `uc 1 CAL0 1 0 :1:0 
`uc 1 CAL1 1 0 :1:1 
`uc 1 CAL2 1 0 :1:2 
`uc 1 CAL3 1 0 :1:3 
`uc 1 CAL4 1 0 :1:4 
`uc 1 CAL5 1 0 :1:5 
`uc 1 CAL6 1 0 :1:6 
`uc 1 CAL7 1 0 :1:7 
]
[u S27280 . 1 `S1539 1 . 1 0 `S1541 1 . 1 0 ]
"2349
[s S27284 . 1 `uc 1 RTCPTR0 1 0 :1:0 
`uc 1 RTCPTR1 1 0 :1:1 
`uc 1 RTCOE 1 0 :1:2 
`uc 1 HALFSEC 1 0 :1:3 
`uc 1 RTCSYNC 1 0 :1:4 
`uc 1 RTCWREN 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 RTCEN 1 0 :1:7 
]
[u S27293 . 1 `S1565 1 . 1 0 ]
"2415
[s S27296 . 1 `uc 1 SPI1OD 1 0 :1:0 
`uc 1 SPI2OD 1 0 :1:1 
]
[u S27299 . 1 `S1586 1 . 1 0 ]
"2465
[s S27302 . 1 `uc 1 U1OD 1 0 :1:0 
`uc 1 U2OD 1 0 :1:1 
]
[u S27305 . 1 `S1595 1 . 1 0 ]
"2490
[s S27308 . 1 `uc 1 ECCP1OD 1 0 :1:0 
`uc 1 ECCP2OD 1 0 :1:1 
]
[u S27311 . 1 `S1604 1 . 1 0 ]
"2515
[s S27314 . 1 `uc 1 PCFG0 1 0 :1:0 
`uc 1 PCFG1 1 0 :1:1 
`uc 1 PCFG2 1 0 :1:2 
`uc 1 PCFG3 1 0 :1:3 
`uc 1 PCFG4 1 0 :1:4 
]
[u S27320 . 1 `S1613 1 . 1 0 ]
"2543
[s S27323 . 1 `uc 1 PCFG8 1 0 :1:0 
`uc 1 PCFG9 1 0 :1:1 
`uc 1 PCFG10 1 0 :1:2 
`uc 1 PCFG11 1 0 :1:3 
`uc 1 PCFG12 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 VBG2EN 1 0 :1:6 
`uc 1 VBGEN 1 0 :1:7 
]
[s S27332 . 1 `uc 1 . 1 0 :6:0 
`uc 1 PCFG14 1 0 :1:6 
]
[s S27335 . 1 `uc 1 . 1 0 :7:0 
`uc 1 PCFG15 1 0 :1:7 
]
[u S27338 . 1 `S1628 1 . 1 0 `S1637 1 . 1 0 `S1640 1 . 1 0 ]
"2597
[s S27343 . 1 `uc 1 DSPOR 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 DSMCLR 1 0 :1:2 
`uc 1 DSRTC 1 0 :1:3 
`uc 1 DSWDT 1 0 :1:4 
`uc 1 DSULP 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 DSFLT 1 0 :1:7 
]
[u S27352 . 1 `S1663 1 . 1 0 ]
"2663
[s S27355 . 1 `uc 1 DSINT0 1 0 :1:0 
]
[u S27357 . 1 `S1684 1 . 1 0 ]
"2707
[s S27360 . 1 `uc 1 RELEASE 1 0 :1:0 
`uc 1 DSBOR 1 0 :1:1 
`uc 1 ULPWDIS 1 0 :1:2 
]
[u S27364 . 1 `S1691 1 . 1 0 ]
"2728
[s S27367 . 1 `uc 1 RTCWDIS 1 0 :1:0 
`uc 1 DSULPEN 1 0 :1:1 
`uc 1 . 1 0 :5:2 
`uc 1 DSEN 1 0 :1:7 
]
[u S27372 . 1 `S1702 1 . 1 0 ]
"2779
[s S27376 . 1 `uc 1 DSGPR0 1 0 :8:0 
]
[u S27378 . 1 `S1716 1 . 1 0 ]
"2798
[s S27382 . 1 `uc 1 DSGPR1 1 0 :8:0 
]
[u S27384 . 1 `S1724 1 . 1 0 ]
"2808
[s S27387 . 1 `uc 1 T3CCP1 1 0 :1:0 
`uc 1 T3CCP2 1 0 :1:1 
`uc 1 . 1 0 :2:2 
`uc 1 T1RUN 1 0 :1:4 
]
[u S27392 . 1 `S1731 1 . 1 0 ]
"2830
[s S27395 . 1 `uc 1 CVR 1 0 :4:0 
`uc 1 CVRSS 1 0 :1:4 
`uc 1 CVRR 1 0 :1:5 
`uc 1 CVROE 1 0 :1:6 
`uc 1 CVREN 1 0 :1:7 
]
[s S27401 . 1 `uc 1 CVR0 1 0 :1:0 
`uc 1 CVR1 1 0 :1:1 
`uc 1 CVR2 1 0 :1:2 
`uc 1 CVR3 1 0 :1:3 
]
[s S27406 . 1 `uc 1 . 1 0 :6:0 
`uc 1 CVROEN 1 0 :1:6 
]
[u S27409 . 1 `S1744 1 . 1 0 `S1750 1 . 1 0 `S1755 1 . 1 0 ]
"2927
[s S27415 . 1 `uc 1 FRM 1 0 :8:0 
]
[s S27417 . 1 `uc 1 FRM0 1 0 :1:0 
`uc 1 FRM1 1 0 :1:1 
`uc 1 FRM2 1 0 :1:2 
`uc 1 FRM3 1 0 :1:3 
`uc 1 FRM4 1 0 :1:4 
`uc 1 FRM5 1 0 :1:5 
`uc 1 FRM6 1 0 :1:6 
`uc 1 FRM7 1 0 :1:7 
]
[s S27426 . 1 `uc 1 FRML 1 0 :8:0 
]
[u S27428 . 1 `S1778 1 . 1 0 `S1780 1 . 1 0 `S1789 1 . 1 0 ]
"2956
[s S27433 . 1 `uc 1 FRM 1 0 :3:0 
]
[s S27435 . 1 `uc 1 FRM8 1 0 :1:0 
`uc 1 FRM9 1 0 :1:1 
`uc 1 FRM10 1 0 :1:2 
]
[u S27439 . 1 `S1809 1 . 1 0 `S1811 1 . 1 0 ]
"3025
[s S27443 . 1 `uc 1 URSTIF 1 0 :1:0 
`uc 1 UERRIF 1 0 :1:1 
`uc 1 ACTVIF 1 0 :1:2 
`uc 1 TRNIF 1 0 :1:3 
`uc 1 IDLEIF 1 0 :1:4 
`uc 1 STALLIF 1 0 :1:5 
`uc 1 SOFIF 1 0 :1:6 
]
[u S27451 . 1 `S1825 1 . 1 0 ]
"3065
[s S27454 . 1 `uc 1 PIDEF 1 0 :1:0 
`uc 1 CRC5EF 1 0 :1:1 
`uc 1 CRC16EF 1 0 :1:2 
`uc 1 DFN8EF 1 0 :1:3 
`uc 1 BTOEF 1 0 :1:4 
`uc 1 . 1 0 :2:5 
`uc 1 BTSEF 1 0 :1:7 
]
[u S27462 . 1 `S1844 1 . 1 0 ]
"3120
[s S27465 . 1 `uc 1 . 1 0 :1:0 
`uc 1 PPBI 1 0 :1:1 
`uc 1 DIR 1 0 :1:2 
`uc 1 ENDP 1 0 :4:3 
]
[s S27470 . 1 `uc 1 . 1 0 :3:0 
`uc 1 ENDP0 1 0 :1:3 
`uc 1 ENDP1 1 0 :1:4 
`uc 1 ENDP2 1 0 :1:5 
`uc 1 ENDP3 1 0 :1:6 
]
[u S27476 . 1 `S1863 1 . 1 0 `S1868 1 . 1 0 ]
"3174
[s S27480 . 1 `uc 1 . 1 0 :1:0 
`uc 1 SUSPND 1 0 :1:1 
`uc 1 RESUME 1 0 :1:2 
`uc 1 USBEN 1 0 :1:3 
`uc 1 PKTDIS 1 0 :1:4 
`uc 1 SE0 1 0 :1:5 
`uc 1 PPBRST 1 0 :1:6 
]
[u S27488 . 1 `S1889 1 . 1 0 ]
"3263
[s S27492 . 1 `uc 1 DMACNTHB 1 0 :2:0 
]
[u S27494 . 1 `S1909 1 . 1 0 ]
"3282
[s S27498 . 1 `uc 1 DMACNTLB 1 0 :8:0 
]
[u S27500 . 1 `S1917 1 . 1 0 ]
"3301
[s S27504 . 1 `uc 1 DMARCPTRHB 1 0 :4:0 
]
[u S27506 . 1 `S1925 1 . 1 0 ]
"3320
[s S27510 . 1 `uc 1 DMARCVPTRLB 1 0 :8:0 
]
[u S27512 . 1 `S1933 1 . 1 0 ]
"3339
[s S27516 . 1 `uc 1 DMATXPTRHB 1 0 :4:0 
]
[u S27518 . 1 `S1941 1 . 1 0 ]
"3358
[s S27522 . 1 `uc 1 DMATXPTRLB 1 0 :8:0 
]
[u S27524 . 1 `S1949 1 . 1 0 ]
"3382
[s S27528 . 1 `uc 1 COUT1 1 0 :1:0 
`uc 1 COUT2 1 0 :1:1 
]
[u S27531 . 1 `S1957 1 . 1 0 ]
"3393
[s S27534 . 1 `uc 1 COUT1 1 0 :1:0 
`uc 1 COUT2 1 0 :1:1 
]
[u S27537 . 1 `S1957 1 . 1 0 ]
"3412
[s S27540 . 1 `uc 1 SEN 1 0 :1:0 
`uc 1 RSEN 1 0 :1:1 
`uc 1 PEN 1 0 :1:2 
`uc 1 RCEN 1 0 :1:3 
`uc 1 ACKEN 1 0 :1:4 
`uc 1 ACKDT 1 0 :1:5 
`uc 1 ACKSTAT 1 0 :1:6 
`uc 1 GCEN 1 0 :1:7 
]
[s S27549 . 1 `uc 1 . 1 0 :1:0 
`uc 1 ADMSK1 1 0 :1:1 
`uc 1 ADMSK2 1 0 :1:2 
`uc 1 ADMSK3 1 0 :1:3 
`uc 1 ADMSK4 1 0 :1:4 
`uc 1 ADMSK5 1 0 :1:5 
]
[s S27556 . 1 `uc 1 . 1 0 :5:0 
`uc 1 ACKDT2 1 0 :1:5 
]
[s S27559 . 1 `uc 1 . 1 0 :4:0 
`uc 1 ACKEN2 1 0 :1:4 
]
[s S27562 . 1 `uc 1 . 1 0 :6:0 
`uc 1 ACKSTAT2 1 0 :1:6 
]
[s S27565 . 1 `uc 1 . 1 0 :1:0 
`uc 1 ADMSK12 1 0 :1:1 
]
[s S27568 . 1 `uc 1 . 1 0 :2:0 
`uc 1 ADMSK22 1 0 :1:2 
]
[s S27571 . 1 `uc 1 . 1 0 :3:0 
`uc 1 ADMSK32 1 0 :1:3 
]
[s S27574 . 1 `uc 1 . 1 0 :4:0 
`uc 1 ADMSK42 1 0 :1:4 
]
[s S27577 . 1 `uc 1 . 1 0 :5:0 
`uc 1 ADMSK52 1 0 :1:5 
]
[s S27580 . 1 `uc 1 . 1 0 :7:0 
`uc 1 GCEN2 1 0 :1:7 
]
[s S27583 . 1 `uc 1 . 1 0 :2:0 
`uc 1 PEN2 1 0 :1:2 
]
[s S27586 . 1 `uc 1 . 1 0 :3:0 
`uc 1 RCEN2 1 0 :1:3 
]
[s S27589 . 1 `uc 1 . 1 0 :1:0 
`uc 1 RSEN2 1 0 :1:1 
]
[s S27592 . 1 `uc 1 SEN2 1 0 :1:0 
]
[u S27594 . 1 `S1975 1 . 1 0 `S1984 1 . 1 0 `S1991 1 . 1 0 `S1994 1 . 1 0 `S1997 1 . 1 0 `S2000 1 . 1 0 `S2003 1 . 1 0 `S2006 1 . 1 0 `S2009 1 . 1 0 `S2012 1 . 1 0 `S2015 1 . 1 0 `S2018 1 . 1 0 `S2021 1 . 1 0 `S2024 1 . 1 0 `S2027 1 . 1 0 ]
"3502
[s S27611 . 1 `uc 1 SSPM 1 0 :4:0 
`uc 1 CKP 1 0 :1:4 
`uc 1 SSPEN 1 0 :1:5 
`uc 1 SSPOV 1 0 :1:6 
`uc 1 WCOL 1 0 :1:7 
]
[s S27617 . 1 `uc 1 SSPM0 1 0 :1:0 
`uc 1 SSPM1 1 0 :1:1 
`uc 1 SSPM2 1 0 :1:2 
`uc 1 SSPM3 1 0 :1:3 
]
[s S27622 . 1 `uc 1 . 1 0 :4:0 
`uc 1 CKP2 1 0 :1:4 
]
[s S27625 . 1 `uc 1 . 1 0 :5:0 
`uc 1 SSPEN2 1 0 :1:5 
]
[s S27628 . 1 `uc 1 SSPM02 1 0 :1:0 
]
[s S27630 . 1 `uc 1 . 1 0 :1:0 
`uc 1 SSPM12 1 0 :1:1 
]
[s S27633 . 1 `uc 1 . 1 0 :2:0 
`uc 1 SSPM22 1 0 :1:2 
]
[s S27636 . 1 `uc 1 . 1 0 :3:0 
`uc 1 SSPM32 1 0 :1:3 
]
[s S27639 . 1 `uc 1 . 1 0 :6:0 
`uc 1 SSPOV2 1 0 :1:6 
]
[s S27642 . 1 `uc 1 . 1 0 :7:0 
`uc 1 WCOL2 1 0 :1:7 
]
[u S27645 . 1 `S2100 1 . 1 0 `S2106 1 . 1 0 `S2111 1 . 1 0 `S2114 1 . 1 0 `S2117 1 . 1 0 `S2119 1 . 1 0 `S2122 1 . 1 0 `S2125 1 . 1 0 `S2128 1 . 1 0 `S2131 1 . 1 0 ]
"3687
[s S27657 . 1 `uc 1 . 1 0 :2:0 
`uc 1 R_NOT_W 1 0 :1:2 
]
[s S27660 . 1 `uc 1 . 1 0 :5:0 
`uc 1 D_NOT_A 1 0 :1:5 
]
[s S27663 . 1 `uc 1 BF 1 0 :1:0 
`uc 1 UA 1 0 :1:1 
`uc 1 R_nW 1 0 :1:2 
`uc 1 S 1 0 :1:3 
`uc 1 P 1 0 :1:4 
`uc 1 D_nA 1 0 :1:5 
`uc 1 CKE 1 0 :1:6 
`uc 1 SMP 1 0 :1:7 
]
[s S27672 . 1 `uc 1 BF2 1 0 :1:0 
]
[s S27674 . 1 `uc 1 . 1 0 :6:0 
`uc 1 CKE2 1 0 :1:6 
]
[s S27677 . 1 `uc 1 . 1 0 :5:0 
`uc 1 DA2 1 0 :1:5 
]
[s S27680 . 1 `uc 1 . 1 0 :5:0 
`uc 1 DATA_ADDRESS2 1 0 :1:5 
]
[s S27683 . 1 `uc 1 . 1 0 :5:0 
`uc 1 D_A2 1 0 :1:5 
]
[s S27686 . 1 `uc 1 . 1 0 :5:0 
`uc 1 D_nA2 1 0 :1:5 
]
[s S27689 . 1 `uc 1 . 1 0 :5:0 
`uc 1 I2C_DAT2 1 0 :1:5 
]
[s S27692 . 1 `uc 1 . 1 0 :2:0 
`uc 1 I2C_READ2 1 0 :1:2 
]
[s S27695 . 1 `uc 1 . 1 0 :3:0 
`uc 1 I2C_START2 1 0 :1:3 
]
[s S27698 . 1 `uc 1 . 1 0 :4:0 
`uc 1 I2C_STOP2 1 0 :1:4 
]
[s S27701 . 1 `uc 1 . 1 0 :4:0 
`uc 1 P2 1 0 :1:4 
]
[s S27704 . 1 `uc 1 . 1 0 :2:0 
`uc 1 READ_WRITE2 1 0 :1:2 
]
[s S27707 . 1 `uc 1 . 1 0 :2:0 
`uc 1 RW2 1 0 :1:2 
]
[s S27710 . 1 `uc 1 . 1 0 :2:0 
`uc 1 R_W2 1 0 :1:2 
]
[s S27713 . 1 `uc 1 . 1 0 :2:0 
`uc 1 R_nW2 1 0 :1:2 
]
[s S27716 . 1 `uc 1 . 1 0 :3:0 
`uc 1 S2 1 0 :1:3 
]
[s S27719 . 1 `uc 1 . 1 0 :7:0 
`uc 1 SMP2 1 0 :1:7 
]
[s S27722 . 1 `uc 1 . 1 0 :3:0 
`uc 1 START2 1 0 :1:3 
]
[s S27725 . 1 `uc 1 . 1 0 :4:0 
`uc 1 STOP2 1 0 :1:4 
]
[s S27728 . 1 `uc 1 . 1 0 :1:0 
`uc 1 UA2 1 0 :1:1 
]
[s S27731 . 1 `uc 1 . 1 0 :5:0 
`uc 1 nA2 1 0 :1:5 
]
[s S27734 . 1 `uc 1 . 1 0 :5:0 
`uc 1 nADDRESS2 1 0 :1:5 
]
[s S27737 . 1 `uc 1 . 1 0 :2:0 
`uc 1 nW2 1 0 :1:2 
]
[s S27740 . 1 `uc 1 . 1 0 :2:0 
`uc 1 nWRITE2 1 0 :1:2 
]
[u S27743 . 1 `S2180 1 . 1 0 `S2183 1 . 1 0 `S2186 1 . 1 0 `S2195 1 . 1 0 `S2197 1 . 1 0 `S2200 1 . 1 0 `S2203 1 . 1 0 `S2206 1 . 1 0 `S2209 1 . 1 0 `S2212 1 . 1 0 `S2215 1 . 1 0 `S2218 1 . 1 0 `S2221 1 . 1 0 `S2224 1 . 1 0 `S2227 1 . 1 0 `S2230 1 . 1 0 `S2233 1 . 1 0 `S2236 1 . 1 0 `S2239 1 . 1 0 `S2242 1 . 1 0 `S2245 1 . 1 0 `S2248 1 . 1 0 `S2251 1 . 1 0 `S2254 1 . 1 0 `S2257 1 . 1 0 `S2260 1 . 1 0 `S2263 1 . 1 0 ]
"3896
[s S27772 . 1 `uc 1 SSPADD 1 0 :8:0 
]
[s S27774 . 1 `uc 1 MSK0 1 0 :1:0 
`uc 1 MSK1 1 0 :1:1 
`uc 1 MSK2 1 0 :1:2 
`uc 1 MSK3 1 0 :1:3 
`uc 1 MSK4 1 0 :1:4 
`uc 1 MSK5 1 0 :1:5 
`uc 1 MSK6 1 0 :1:6 
`uc 1 MSK7 1 0 :1:7 
]
[s S27783 . 1 `uc 1 MSK02 1 0 :1:0 
]
[s S27785 . 1 `uc 1 . 1 0 :1:0 
`uc 1 MSK12 1 0 :1:1 
]
[s S27788 . 1 `uc 1 . 1 0 :2:0 
`uc 1 MSK22 1 0 :1:2 
]
[s S27791 . 1 `uc 1 . 1 0 :3:0 
`uc 1 MSK32 1 0 :1:3 
]
[s S27794 . 1 `uc 1 . 1 0 :4:0 
`uc 1 MSK42 1 0 :1:4 
]
[s S27797 . 1 `uc 1 . 1 0 :5:0 
`uc 1 MSK52 1 0 :1:5 
]
[s S27800 . 1 `uc 1 . 1 0 :6:0 
`uc 1 MSK62 1 0 :1:6 
]
[s S27803 . 1 `uc 1 . 1 0 :7:0 
`uc 1 MSK72 1 0 :1:7 
]
[u S27806 . 1 `S2381 1 . 1 0 `S2383 1 . 1 0 `S2392 1 . 1 0 `S2394 1 . 1 0 `S2397 1 . 1 0 `S2400 1 . 1 0 `S2403 1 . 1 0 `S2406 1 . 1 0 `S2409 1 . 1 0 `S2412 1 . 1 0 ]
"4210
[s S27819 . 1 `uc 1 SSPBUF 1 0 :8:0 
]
[u S27821 . 1 `S2462 1 . 1 0 ]
"4220
[s S27824 . 1 `uc 1 T4CKPS 1 0 :2:0 
`uc 1 TMR4ON 1 0 :1:2 
`uc 1 T4OUTPS 1 0 :4:3 
]
[s S27828 . 1 `uc 1 T4CKPS0 1 0 :1:0 
`uc 1 T4CKPS1 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 T4OUTPS0 1 0 :1:3 
`uc 1 T4OUTPS1 1 0 :1:4 
`uc 1 T4OUTPS2 1 0 :1:5 
`uc 1 T4OUTPS3 1 0 :1:6 
]
[u S27836 . 1 `S2469 1 . 1 0 `S2473 1 . 1 0 ]
"4299
[s S27841 . 1 `uc 1 PR4 1 0 :8:0 
]
[u S27843 . 1 `S2498 1 . 1 0 ]
"4318
[s S27847 . 1 `uc 1 TMR4 1 0 :8:0 
]
[u S27849 . 1 `S2506 1 . 1 0 ]
"4328
[s S27852 . 1 `uc 1 TMR3ON 1 0 :1:0 
`uc 1 RD16 1 0 :1:1 
`uc 1 T3SYNC 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 T3CKPS 1 0 :2:4 
`uc 1 TMR3CS 1 0 :2:6 
]
[s S27859 . 1 `uc 1 . 1 0 :4:0 
`uc 1 T3CKPS0 1 0 :1:4 
`uc 1 T3CKPS1 1 0 :1:5 
`uc 1 TMR3CS0 1 0 :1:6 
`uc 1 TMR3CS1 1 0 :1:7 
]
[s S27865 . 1 `uc 1 . 1 0 :7:0 
`uc 1 RD163 1 0 :1:7 
]
[s S27868 . 1 `uc 1 . 1 0 :7:0 
`uc 1 T3RD16 1 0 :1:7 
]
[u S27871 . 1 `S2513 1 . 1 0 `S2520 1 . 1 0 `S2526 1 . 1 0 `S2529 1 . 1 0 ]
"4432
[s S27879 . 1 `uc 1 TMR3L 1 0 :8:0 
]
[u S27881 . 1 `S2559 1 . 1 0 ]
"4451
[s S27885 . 1 `uc 1 TMR3H 1 0 :8:0 
]
[u S27887 . 1 `S2567 1 . 1 0 ]
"4461
[s S27890 . 1 `uc 1 ABDEN 1 0 :1:0 
`uc 1 WUE 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 BRG16 1 0 :1:3 
`uc 1 TXCKP 1 0 :1:4 
`uc 1 RXDTP 1 0 :1:5 
`uc 1 RCIDL 1 0 :1:6 
`uc 1 ABDOVF 1 0 :1:7 
]
[s S27899 . 1 `uc 1 ABDEN2 1 0 :1:0 
]
[s S27901 . 1 `uc 1 . 1 0 :7:0 
`uc 1 ABDOVF2 1 0 :1:7 
]
[s S27904 . 1 `uc 1 . 1 0 :3:0 
`uc 1 BRG162 1 0 :1:3 
]
[s S27907 . 1 `uc 1 . 1 0 :5:0 
`uc 1 DTRXP2 1 0 :1:5 
]
[s S27910 . 1 `uc 1 . 1 0 :6:0 
`uc 1 RCIDL2 1 0 :1:6 
]
[s S27913 . 1 `uc 1 . 1 0 :6:0 
`uc 1 RCMT2 1 0 :1:6 
]
[s S27916 . 1 `uc 1 . 1 0 :5:0 
`uc 1 RXDTP2 1 0 :1:5 
]
[s S27919 . 1 `uc 1 . 1 0 :4:0 
`uc 1 SCKP2 1 0 :1:4 
]
[s S27922 . 1 `uc 1 . 1 0 :4:0 
`uc 1 TXCKP2 1 0 :1:4 
]
[s S27925 . 1 `uc 1 . 1 0 :1:0 
`uc 1 WUE2 1 0 :1:1 
]
[u S27928 . 1 `S2574 1 . 1 0 `S2583 1 . 1 0 `S2585 1 . 1 0 `S2588 1 . 1 0 `S2591 1 . 1 0 `S2594 1 . 1 0 `S2597 1 . 1 0 `S2600 1 . 1 0 `S2603 1 . 1 0 `S2606 1 . 1 0 `S2609 1 . 1 0 ]
"4615
[s S27942 . 1 `uc 1 SPBRGH2 1 0 :8:0 
]
[u S27944 . 1 `S2664 1 . 1 0 ]
"4643
[s S27949 . 1 `uc 1 ABDEN 1 0 :1:0 
`uc 1 WUE 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 BRG16 1 0 :1:3 
`uc 1 TXCKP 1 0 :1:4 
`uc 1 RXDTP 1 0 :1:5 
`uc 1 RCIDL 1 0 :1:6 
`uc 1 ABDOVF 1 0 :1:7 
]
[s S27958 . 1 `uc 1 ABDEN1 1 0 :1:0 
]
[s S27960 . 1 `uc 1 . 1 0 :7:0 
`uc 1 ABDOVF1 1 0 :1:7 
]
[s S27963 . 1 `uc 1 . 1 0 :3:0 
`uc 1 BRG161 1 0 :1:3 
]
[s S27966 . 1 `uc 1 . 1 0 :4:0 
`uc 1 CKTXP 1 0 :1:4 
]
[s S27969 . 1 `uc 1 . 1 0 :5:0 
`uc 1 DTRXP 1 0 :1:5 
]
[s S27972 . 1 `uc 1 . 1 0 :5:0 
`uc 1 DTRXP1 1 0 :1:5 
]
[s S27975 . 1 `uc 1 . 1 0 :6:0 
`uc 1 RCIDL1 1 0 :1:6 
]
[s S27978 . 1 `uc 1 . 1 0 :6:0 
`uc 1 RCMT 1 0 :1:6 
]
[s S27981 . 1 `uc 1 . 1 0 :6:0 
`uc 1 RCMT1 1 0 :1:6 
]
[s S27984 . 1 `uc 1 . 1 0 :5:0 
`uc 1 RXDTP1 1 0 :1:5 
]
[s S27987 . 1 `uc 1 . 1 0 :4:0 
`uc 1 SCKP 1 0 :1:4 
]
[s S27990 . 1 `uc 1 . 1 0 :4:0 
`uc 1 SCKP1 1 0 :1:4 
]
[s S27993 . 1 `uc 1 . 1 0 :4:0 
`uc 1 TXCKP1 1 0 :1:4 
]
[s S27996 . 1 `uc 1 . 1 0 :1:0 
`uc 1 WUE1 1 0 :1:1 
]
[s S27999 . 1 `uc 1 . 1 0 :5:0 
`uc 1 RXCKP 1 0 :1:5 
]
[s S28002 . 1 `uc 1 . 1 0 :1:0 
`uc 1 W4E 1 0 :1:1 
]
[u S28005 . 1 `S2574 1 . 1 0 `S2682 1 . 1 0 `S2684 1 . 1 0 `S2687 1 . 1 0 `S2690 1 . 1 0 `S2693 1 . 1 0 `S2696 1 . 1 0 `S2699 1 . 1 0 `S2702 1 . 1 0 `S2705 1 . 1 0 `S2708 1 . 1 0 `S2711 1 . 1 0 `S2714 1 . 1 0 `S2717 1 . 1 0 `S2720 1 . 1 0 `S2723 1 . 1 0 `S2726 1 . 1 0 ]
"4723
[s S28024 . 1 `uc 1 ABDEN 1 0 :1:0 
`uc 1 WUE 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 BRG16 1 0 :1:3 
`uc 1 TXCKP 1 0 :1:4 
`uc 1 RXDTP 1 0 :1:5 
`uc 1 RCIDL 1 0 :1:6 
`uc 1 ABDOVF 1 0 :1:7 
]
[s S28033 . 1 `uc 1 ABDEN1 1 0 :1:0 
]
[s S28035 . 1 `uc 1 . 1 0 :7:0 
`uc 1 ABDOVF1 1 0 :1:7 
]
[s S28038 . 1 `uc 1 . 1 0 :3:0 
`uc 1 BRG161 1 0 :1:3 
]
[s S28041 . 1 `uc 1 . 1 0 :4:0 
`uc 1 CKTXP 1 0 :1:4 
]
[s S28044 . 1 `uc 1 . 1 0 :5:0 
`uc 1 DTRXP 1 0 :1:5 
]
[s S28047 . 1 `uc 1 . 1 0 :5:0 
`uc 1 DTRXP1 1 0 :1:5 
]
[s S28050 . 1 `uc 1 . 1 0 :6:0 
`uc 1 RCIDL1 1 0 :1:6 
]
[s S28053 . 1 `uc 1 . 1 0 :6:0 
`uc 1 RCMT 1 0 :1:6 
]
[s S28056 . 1 `uc 1 . 1 0 :6:0 
`uc 1 RCMT1 1 0 :1:6 
]
[s S28059 . 1 `uc 1 . 1 0 :5:0 
`uc 1 RXDTP1 1 0 :1:5 
]
[s S28062 . 1 `uc 1 . 1 0 :4:0 
`uc 1 SCKP 1 0 :1:4 
]
[s S28065 . 1 `uc 1 . 1 0 :4:0 
`uc 1 SCKP1 1 0 :1:4 
]
[s S28068 . 1 `uc 1 . 1 0 :4:0 
`uc 1 TXCKP1 1 0 :1:4 
]
[s S28071 . 1 `uc 1 . 1 0 :1:0 
`uc 1 WUE1 1 0 :1:1 
]
[s S28074 . 1 `uc 1 . 1 0 :5:0 
`uc 1 RXCKP 1 0 :1:5 
]
[s S28077 . 1 `uc 1 . 1 0 :1:0 
`uc 1 W4E 1 0 :1:1 
]
[u S28080 . 1 `S2574 1 . 1 0 `S2682 1 . 1 0 `S2684 1 . 1 0 `S2687 1 . 1 0 `S2690 1 . 1 0 `S2693 1 . 1 0 `S2696 1 . 1 0 `S2699 1 . 1 0 `S2702 1 . 1 0 `S2705 1 . 1 0 `S2708 1 . 1 0 `S2711 1 . 1 0 `S2714 1 . 1 0 `S2717 1 . 1 0 `S2720 1 . 1 0 `S2723 1 . 1 0 `S2726 1 . 1 0 ]
"4916
[s S28099 . 1 `uc 1 ABDEN 1 0 :1:0 
`uc 1 WUE 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 BRG16 1 0 :1:3 
`uc 1 TXCKP 1 0 :1:4 
`uc 1 RXDTP 1 0 :1:5 
`uc 1 RCIDL 1 0 :1:6 
`uc 1 ABDOVF 1 0 :1:7 
]
[s S28108 . 1 `uc 1 ABDEN1 1 0 :1:0 
]
[s S28110 . 1 `uc 1 . 1 0 :7:0 
`uc 1 ABDOVF1 1 0 :1:7 
]
[s S28113 . 1 `uc 1 . 1 0 :3:0 
`uc 1 BRG161 1 0 :1:3 
]
[s S28116 . 1 `uc 1 . 1 0 :4:0 
`uc 1 CKTXP 1 0 :1:4 
]
[s S28119 . 1 `uc 1 . 1 0 :5:0 
`uc 1 DTRXP 1 0 :1:5 
]
[s S28122 . 1 `uc 1 . 1 0 :5:0 
`uc 1 DTRXP1 1 0 :1:5 
]
[s S28125 . 1 `uc 1 . 1 0 :6:0 
`uc 1 RCIDL1 1 0 :1:6 
]
[s S28128 . 1 `uc 1 . 1 0 :6:0 
`uc 1 RCMT 1 0 :1:6 
]
[s S28131 . 1 `uc 1 . 1 0 :6:0 
`uc 1 RCMT1 1 0 :1:6 
]
[s S28134 . 1 `uc 1 . 1 0 :5:0 
`uc 1 RXDTP1 1 0 :1:5 
]
[s S28137 . 1 `uc 1 . 1 0 :4:0 
`uc 1 SCKP 1 0 :1:4 
]
[s S28140 . 1 `uc 1 . 1 0 :4:0 
`uc 1 SCKP1 1 0 :1:4 
]
[s S28143 . 1 `uc 1 . 1 0 :4:0 
`uc 1 TXCKP1 1 0 :1:4 
]
[s S28146 . 1 `uc 1 . 1 0 :1:0 
`uc 1 WUE1 1 0 :1:1 
]
[s S28149 . 1 `uc 1 . 1 0 :5:0 
`uc 1 RXCKP 1 0 :1:5 
]
[s S28152 . 1 `uc 1 . 1 0 :1:0 
`uc 1 W4E 1 0 :1:1 
]
[u S28155 . 1 `S2574 1 . 1 0 `S2682 1 . 1 0 `S2684 1 . 1 0 `S2687 1 . 1 0 `S2690 1 . 1 0 `S2693 1 . 1 0 `S2696 1 . 1 0 `S2699 1 . 1 0 `S2702 1 . 1 0 `S2705 1 . 1 0 `S2708 1 . 1 0 `S2711 1 . 1 0 `S2714 1 . 1 0 `S2717 1 . 1 0 `S2720 1 . 1 0 `S2723 1 . 1 0 `S2726 1 . 1 0 ]
"5232
[s S28176 . 1 `uc 1 SPBRGH1 1 0 :8:0 
]
[u S28178 . 1 `S3068 1 . 1 0 ]
"5242
[s S28181 . 1 `uc 1 SPBRGH1 1 0 :8:0 
]
[u S28183 . 1 `S3068 1 . 1 0 ]
"5255
[s S28186 . 1 `uc 1 RA0 1 0 :1:0 
`uc 1 RA1 1 0 :1:1 
`uc 1 RA2 1 0 :1:2 
`uc 1 RA3 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 RA5 1 0 :1:5 
`uc 1 RA6 1 0 :1:6 
`uc 1 RA7 1 0 :1:7 
]
[s S28195 . 1 `uc 1 AN0 1 0 :1:0 
`uc 1 AN1 1 0 :1:1 
`uc 1 AN2 1 0 :1:2 
`uc 1 AN3 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 AN4 1 0 :1:5 
`uc 1 OSC2 1 0 :1:6 
`uc 1 OSC1 1 0 :1:7 
]
[s S28204 . 1 `uc 1 . 1 0 :5:0 
`uc 1 NOT_SS1 1 0 :1:5 
]
[s S28207 . 1 `uc 1 C1INA 1 0 :1:0 
`uc 1 C2INA 1 0 :1:1 
`uc 1 VREF_MINUS 1 0 :1:2 
`uc 1 VREF_PLUS 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 nSS1 1 0 :1:5 
`uc 1 CLKO 1 0 :1:6 
`uc 1 CLKI 1 0 :1:7 
]
[s S28216 . 1 `uc 1 . 1 0 :2:0 
`uc 1 CVREF_MINUS 1 0 :1:2 
`uc 1 C1INB 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 HLVDIN 1 0 :1:5 
]
[s S28222 . 1 `uc 1 RP0 1 0 :1:0 
`uc 1 RP1 1 0 :1:1 
`uc 1 C2INB 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 RCV 1 0 :1:5 
]
[s S28228 . 1 `uc 1 ULPWU 1 0 :1:0 
`uc 1 . 1 0 :4:1 
`uc 1 RP2 1 0 :1:5 
]
[s S28232 . 1 `uc 1 . 1 0 :5:0 
`uc 1 LVDIN 1 0 :1:5 
]
[s S28235 . 1 `uc 1 . 1 0 :4:0 
`uc 1 RA4 1 0 :1:4 
]
[s S28238 . 1 `uc 1 . 1 0 :7:0 
`uc 1 RJPU 1 0 :1:7 
]
[s S28241 . 1 `uc 1 ULPWUIN 1 0 :1:0 
]
[u S28243 . 1 `S3082 1 . 1 0 `S3091 1 . 1 0 `S3100 1 . 1 0 `S3103 1 . 1 0 `S3112 1 . 1 0 `S3118 1 . 1 0 `S3124 1 . 1 0 `S3128 1 . 1 0 `S3131 1 . 1 0 `S3134 1 . 1 0 `S3137 1 . 1 0 ]
"5339
[s S28256 . 1 `uc 1 RB0 1 0 :1:0 
`uc 1 RB1 1 0 :1:1 
`uc 1 RB2 1 0 :1:2 
`uc 1 RB3 1 0 :1:3 
`uc 1 RB4 1 0 :1:4 
`uc 1 RB5 1 0 :1:5 
`uc 1 RB6 1 0 :1:6 
`uc 1 RB7 1 0 :1:7 
]
[s S28265 . 1 `uc 1 AN12 1 0 :1:0 
`uc 1 AN10 1 0 :1:1 
`uc 1 AN8 1 0 :1:2 
`uc 1 AN9 1 0 :1:3 
`uc 1 . 1 0 :2:4 
`uc 1 KBI2 1 0 :1:6 
`uc 1 KBI3 1 0 :1:7 
]
[s S28273 . 1 `uc 1 INT0 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 CTEDG1 1 0 :1:2 
`uc 1 CTEDG2 1 0 :1:3 
`uc 1 KBI0 1 0 :1:4 
`uc 1 KBI1 1 0 :1:5 
`uc 1 PGC 1 0 :1:6 
`uc 1 PGD 1 0 :1:7 
]
[s S28282 . 1 `uc 1 RP3 1 0 :1:0 
`uc 1 RTCC 1 0 :1:1 
`uc 1 . 1 0 :2:2 
`uc 1 SCK1 1 0 :1:4 
`uc 1 SDI1 1 0 :1:5 
`uc 1 RP9 1 0 :1:6 
`uc 1 RP10 1 0 :1:7 
]
[s S28290 . 1 `uc 1 . 1 0 :1:0 
`uc 1 RP4 1 0 :1:1 
`uc 1 VMO 1 0 :1:2 
`uc 1 VPO 1 0 :1:3 
`uc 1 SCL1 1 0 :1:4 
`uc 1 SDA1 1 0 :1:5 
]
[s S28297 . 1 `uc 1 . 1 0 :2:0 
`uc 1 REFO 1 0 :1:2 
`uc 1 RP6 1 0 :1:3 
`uc 1 RP7 1 0 :1:4 
`uc 1 RP8 1 0 :1:5 
]
[s S28303 . 1 `uc 1 . 1 0 :2:0 
`uc 1 RP5 1 0 :1:2 
]
[s S28306 . 1 `uc 1 . 1 0 :3:0 
`uc 1 CCP2_PA2 1 0 :1:3 
]
[u S28309 . 1 `S3209 1 . 1 0 `S3218 1 . 1 0 `S3226 1 . 1 0 `S3235 1 . 1 0 `S3243 1 . 1 0 `S3250 1 . 1 0 `S3256 1 . 1 0 `S3259 1 . 1 0 ]
"5586
[s S28319 . 1 `uc 1 RC0 1 0 :1:0 
`uc 1 RC1 1 0 :1:1 
`uc 1 RC2 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 RC4 1 0 :1:4 
`uc 1 RC5 1 0 :1:5 
`uc 1 RC6 1 0 :1:6 
`uc 1 RC7 1 0 :1:7 
]
[s S28328 . 1 `uc 1 T1OSO 1 0 :1:0 
`uc 1 T1OSI 1 0 :1:1 
`uc 1 AN11 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 D_MINUS 1 0 :1:4 
`uc 1 D_PLUS 1 0 :1:5 
]
[s S28335 . 1 `uc 1 . 1 0 :1:0 
`uc 1 NOT_UOE 1 0 :1:1 
]
[s S28338 . 1 `uc 1 T1CK 1 0 :1:0 
`uc 1 nUOE 1 0 :1:1 
`uc 1 CTPLS 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 VM 1 0 :1:4 
`uc 1 VP 1 0 :1:5 
`uc 1 TX1 1 0 :1:6 
`uc 1 RX1 1 0 :1:7 
]
[s S28347 . 1 `uc 1 RP11 1 0 :1:0 
`uc 1 RP12 1 0 :1:1 
`uc 1 RP13 1 0 :1:2 
`uc 1 . 1 0 :3:3 
`uc 1 CK1 1 0 :1:6 
`uc 1 DT1 1 0 :1:7 
]
[s S28354 . 1 `uc 1 . 1 0 :6:0 
`uc 1 RP17 1 0 :1:6 
`uc 1 SDO1 1 0 :1:7 
]
[s S28358 . 1 `uc 1 . 1 0 :7:0 
`uc 1 RP18 1 0 :1:7 
]
[s S28361 . 1 `uc 1 . 1 0 :1:0 
`uc 1 CCP2 1 0 :1:1 
]
[s S28364 . 1 `uc 1 . 1 0 :2:0 
`uc 1 PA1 1 0 :1:2 
]
[s S28367 . 1 `uc 1 . 1 0 :1:0 
`uc 1 PA2 1 0 :1:1 
]
[s S28370 . 1 `uc 1 . 1 0 :3:0 
`uc 1 RC3 1 0 :1:3 
]
[u S28373 . 1 `S3325 1 . 1 0 `S3334 1 . 1 0 `S3341 1 . 1 0 `S3344 1 . 1 0 `S3353 1 . 1 0 `S3360 1 . 1 0 `S3364 1 . 1 0 `S3367 1 . 1 0 `S3370 1 . 1 0 `S3373 1 . 1 0 `S3376 1 . 1 0 ]
"5852
[s S28386 . 1 `uc 1 HLVDL 1 0 :4:0 
`uc 1 HLVDEN 1 0 :1:4 
`uc 1 IRVST 1 0 :1:5 
`uc 1 BGVST 1 0 :1:6 
`uc 1 VDIRMAG 1 0 :1:7 
]
[s S28392 . 1 `uc 1 HLVDL0 1 0 :1:0 
`uc 1 HLVDL1 1 0 :1:1 
`uc 1 HLVDL2 1 0 :1:2 
`uc 1 HLVDL3 1 0 :1:3 
]
[u S28397 . 1 `S3446 1 . 1 0 `S3452 1 . 1 0 ]
"6036
[s S28401 . 1 `uc 1 INTLVL 1 0 :4:0 
`uc 1 DLYCYC 1 0 :4:4 
]
[s S28404 . 1 `uc 1 INTLVL0 1 0 :1:0 
`uc 1 INTLVL1 1 0 :1:1 
`uc 1 INTLVL2 1 0 :1:2 
`uc 1 INTLVL3 1 0 :1:3 
`uc 1 DLYCYC0 1 0 :1:4 
`uc 1 DLYCYC1 1 0 :1:5 
`uc 1 DLYCYC2 1 0 :1:6 
`uc 1 DLYCYC3 1 0 :1:7 
]
[u S28413 . 1 `S3472 1 . 1 0 `S3475 1 . 1 0 ]
"6106
[s S28417 . 1 `uc 1 DMAEN 1 0 :1:0 
`uc 1 DLYINTEN 1 0 :1:1 
`uc 1 DUPLEX0 1 0 :1:2 
`uc 1 DUPLEX1 1 0 :1:3 
`uc 1 RXINC 1 0 :1:4 
`uc 1 TXINC 1 0 :1:5 
`uc 1 SSCON0 1 0 :1:6 
`uc 1 SSCON1 1 0 :1:7 
]
[u S28426 . 1 `S3500 1 . 1 0 ]
"6177
[s S28429 . 1 `uc 1 LATA0 1 0 :1:0 
`uc 1 LATA1 1 0 :1:1 
`uc 1 LATA2 1 0 :1:2 
`uc 1 LATA3 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 LATA5 1 0 :1:5 
`uc 1 LATA6 1 0 :1:6 
`uc 1 LATA7 1 0 :1:7 
]
[s S28438 . 1 `uc 1 LA0 1 0 :1:0 
]
[s S28440 . 1 `uc 1 . 1 0 :1:0 
`uc 1 LA1 1 0 :1:1 
]
[s S28443 . 1 `uc 1 . 1 0 :2:0 
`uc 1 LA2 1 0 :1:2 
]
[s S28446 . 1 `uc 1 . 1 0 :3:0 
`uc 1 LA3 1 0 :1:3 
]
[s S28449 . 1 `uc 1 . 1 0 :4:0 
`uc 1 LA4 1 0 :1:4 
]
[s S28452 . 1 `uc 1 . 1 0 :5:0 
`uc 1 LA5 1 0 :1:5 
]
[s S28455 . 1 `uc 1 . 1 0 :6:0 
`uc 1 LA6 1 0 :1:6 
]
[s S28458 . 1 `uc 1 . 1 0 :7:0 
`uc 1 LA7 1 0 :1:7 
]
[u S28461 . 1 `S3521 1 . 1 0 `S3530 1 . 1 0 `S3532 1 . 1 0 `S3535 1 . 1 0 `S3538 1 . 1 0 `S3541 1 . 1 0 `S3544 1 . 1 0 `S3547 1 . 1 0 `S3550 1 . 1 0 ]
"6269
[s S28472 . 1 `uc 1 LATB0 1 0 :1:0 
`uc 1 LATB1 1 0 :1:1 
`uc 1 LATB2 1 0 :1:2 
`uc 1 LATB3 1 0 :1:3 
`uc 1 LATB4 1 0 :1:4 
`uc 1 LATB5 1 0 :1:5 
`uc 1 LATB6 1 0 :1:6 
`uc 1 LATB7 1 0 :1:7 
]
[s S28481 . 1 `uc 1 LB0 1 0 :1:0 
]
[s S28483 . 1 `uc 1 . 1 0 :1:0 
`uc 1 LB1 1 0 :1:1 
]
[s S28486 . 1 `uc 1 . 1 0 :2:0 
`uc 1 LB2 1 0 :1:2 
]
[s S28489 . 1 `uc 1 . 1 0 :3:0 
`uc 1 LB3 1 0 :1:3 
]
[s S28492 . 1 `uc 1 . 1 0 :4:0 
`uc 1 LB4 1 0 :1:4 
]
[s S28495 . 1 `uc 1 . 1 0 :5:0 
`uc 1 LB5 1 0 :1:5 
]
[s S28498 . 1 `uc 1 . 1 0 :6:0 
`uc 1 LB6 1 0 :1:6 
]
[s S28501 . 1 `uc 1 . 1 0 :7:0 
`uc 1 LB7 1 0 :1:7 
]
[u S28504 . 1 `S3596 1 . 1 0 `S3605 1 . 1 0 `S3607 1 . 1 0 `S3610 1 . 1 0 `S3613 1 . 1 0 `S3616 1 . 1 0 `S3619 1 . 1 0 `S3622 1 . 1 0 `S3625 1 . 1 0 ]
"6396
[s S28515 . 1 `uc 1 LATC0 1 0 :1:0 
`uc 1 LATC1 1 0 :1:1 
`uc 1 LATC2 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 LATC4 1 0 :1:4 
`uc 1 LATC5 1 0 :1:5 
`uc 1 LATC6 1 0 :1:6 
`uc 1 LATC7 1 0 :1:7 
]
[s S28524 . 1 `uc 1 LC0 1 0 :1:0 
]
[s S28526 . 1 `uc 1 . 1 0 :1:0 
`uc 1 LC1 1 0 :1:1 
]
[s S28529 . 1 `uc 1 . 1 0 :2:0 
`uc 1 LC2 1 0 :1:2 
]
[s S28532 . 1 `uc 1 . 1 0 :3:0 
`uc 1 LC3 1 0 :1:3 
]
[s S28535 . 1 `uc 1 . 1 0 :4:0 
`uc 1 LC4 1 0 :1:4 
]
[s S28538 . 1 `uc 1 . 1 0 :5:0 
`uc 1 LC5 1 0 :1:5 
]
[s S28541 . 1 `uc 1 . 1 0 :6:0 
`uc 1 LC6 1 0 :1:6 
]
[s S28544 . 1 `uc 1 . 1 0 :7:0 
`uc 1 LC7 1 0 :1:7 
]
[u S28547 . 1 `S3671 1 . 1 0 `S3680 1 . 1 0 `S3682 1 . 1 0 `S3685 1 . 1 0 `S3688 1 . 1 0 `S3691 1 . 1 0 `S3694 1 . 1 0 `S3697 1 . 1 0 `S3700 1 . 1 0 ]
"6607
[s S28559 . 1 `uc 1 ALRMVALL 1 0 :8:0 
]
[u S28561 . 1 `S3747 1 . 1 0 ]
"6626
[s S28565 . 1 `uc 1 ALRMVALH 1 0 :8:0 
]
[u S28567 . 1 `S3755 1 . 1 0 ]
"6636
[s S28570 . 1 `uc 1 ARPT 1 0 :8:0 
]
[s S28572 . 1 `uc 1 ARPT0 1 0 :1:0 
`uc 1 ARPT1 1 0 :1:1 
`uc 1 ARPT2 1 0 :1:2 
`uc 1 ARPT3 1 0 :1:3 
`uc 1 ARPT4 1 0 :1:4 
`uc 1 ARPT5 1 0 :1:5 
`uc 1 ARPT6 1 0 :1:6 
`uc 1 ARPT7 1 0 :1:7 
]
[u S28581 . 1 `S3762 1 . 1 0 `S3764 1 . 1 0 ]
"6665
[s S28585 . 1 `uc 1 ALRMPTR 1 0 :2:0 
`uc 1 AMASK 1 0 :4:2 
`uc 1 CHIME 1 0 :1:6 
`uc 1 ALRMEN 1 0 :1:7 
]
[s S28590 . 1 `uc 1 ALRMPTR0 1 0 :1:0 
`uc 1 ALRMPTR1 1 0 :1:1 
`uc 1 AMASK0 1 0 :1:2 
`uc 1 AMASK1 1 0 :1:3 
`uc 1 AMASK2 1 0 :1:4 
`uc 1 AMASK3 1 0 :1:5 
]
[u S28597 . 1 `S3788 1 . 1 0 `S3793 1 . 1 0 ]
"6735
[s S28601 . 1 `uc 1 TRISA0 1 0 :1:0 
`uc 1 TRISA1 1 0 :1:1 
`uc 1 TRISA2 1 0 :1:2 
`uc 1 TRISA3 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 TRISA5 1 0 :1:5 
`uc 1 TRISA6 1 0 :1:6 
`uc 1 TRISA7 1 0 :1:7 
]
[u S28610 . 1 `S3816 1 . 1 0 ]
"6806
[s S28613 . 1 `uc 1 TRISB0 1 0 :1:0 
`uc 1 TRISB1 1 0 :1:1 
`uc 1 TRISB2 1 0 :1:2 
`uc 1 TRISB3 1 0 :1:3 
`uc 1 TRISB4 1 0 :1:4 
`uc 1 TRISB5 1 0 :1:5 
`uc 1 TRISB6 1 0 :1:6 
`uc 1 TRISB7 1 0 :1:7 
]
[u S28622 . 1 `S3837 1 . 1 0 ]
"6862
[s S28625 . 1 `uc 1 TRISC0 1 0 :1:0 
`uc 1 TRISC1 1 0 :1:1 
`uc 1 TRISC2 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 TRISC4 1 0 :1:4 
`uc 1 TRISC5 1 0 :1:5 
`uc 1 TRISC6 1 0 :1:6 
`uc 1 TRISC7 1 0 :1:7 
]
[s S28634 . 1 `uc 1 . 1 0 :3:0 
`uc 1 TRISC3 1 0 :1:3 
]
[u S28637 . 1 `S3858 1 . 1 0 `S3867 1 . 1 0 ]
"6927
[s S28641 . 1 `uc 1 T3GSS0 1 0 :1:0 
`uc 1 T3GSS1 1 0 :1:1 
`uc 1 T3GVAL 1 0 :1:2 
`uc 1 T3GGO_T3DONE 1 0 :1:3 
`uc 1 T3GSPM 1 0 :1:4 
`uc 1 T3GTM 1 0 :1:5 
`uc 1 T3GPOL 1 0 :1:6 
`uc 1 TMR3GE 1 0 :1:7 
]
[s S28650 . 1 `uc 1 . 1 0 :3:0 
`uc 1 T3GGO 1 0 :1:3 
]
[s S28653 . 1 `uc 1 . 1 0 :3:0 
`uc 1 T3DONE 1 0 :1:3 
]
[u S28656 . 1 `S3886 1 . 1 0 `S3895 1 . 1 0 `S3898 1 . 1 0 ]
"7050
[s S28662 . 1 `uc 1 RTCVALL 1 0 :8:0 
]
[u S28664 . 1 `S3922 1 . 1 0 ]
"7060
[s S28667 . 1 `uc 1 RTCVALH 1 0 :8:0 
]
[s S28669 . 1 `uc 1 . 1 0 :6:0 
`uc 1 WAITB0 1 0 :1:6 
]
[s S28672 . 1 `uc 1 . 1 0 :7:0 
`uc 1 WAITB1 1 0 :1:7 
]
[s S28675 . 1 `uc 1 WAITE0 1 0 :1:0 
]
[s S28677 . 1 `uc 1 . 1 0 :1:0 
`uc 1 WAITE1 1 0 :1:1 
]
[s S28680 . 1 `uc 1 . 1 0 :2:0 
`uc 1 WAITM0 1 0 :1:2 
]
[s S28683 . 1 `uc 1 . 1 0 :3:0 
`uc 1 WAITM1 1 0 :1:3 
]
[s S28686 . 1 `uc 1 . 1 0 :4:0 
`uc 1 WAITM2 1 0 :1:4 
]
[s S28689 . 1 `uc 1 . 1 0 :5:0 
`uc 1 WAITM3 1 0 :1:5 
]
[u S28692 . 1 `S3929 1 . 1 0 `S3931 1 . 1 0 `S3934 1 . 1 0 `S3937 1 . 1 0 `S3939 1 . 1 0 `S3942 1 . 1 0 `S3945 1 . 1 0 `S3948 1 . 1 0 `S3951 1 . 1 0 ]
"7110
[s S28703 . 1 `uc 1 T1GSS0 1 0 :1:0 
`uc 1 T1GSS1 1 0 :1:1 
`uc 1 T1GVAL 1 0 :1:2 
`uc 1 T1GGO_T1DONE 1 0 :1:3 
`uc 1 T1GSPM 1 0 :1:4 
`uc 1 T1GTM 1 0 :1:5 
`uc 1 T1GPOL 1 0 :1:6 
`uc 1 TMR1GE 1 0 :1:7 
]
[s S28712 . 1 `uc 1 . 1 0 :3:0 
`uc 1 T1GGO 1 0 :1:3 
]
[s S28715 . 1 `uc 1 . 1 0 :3:0 
`uc 1 T1DONE 1 0 :1:3 
]
[u S28718 . 1 `S3990 1 . 1 0 `S3999 1 . 1 0 `S4002 1 . 1 0 ]
"7184
[s S28723 . 1 `uc 1 TUN 1 0 :6:0 
`uc 1 PLLEN 1 0 :1:6 
`uc 1 INTSRC 1 0 :1:7 
]
[s S28727 . 1 `uc 1 TUN0 1 0 :1:0 
`uc 1 TUN1 1 0 :1:1 
`uc 1 TUN2 1 0 :1:2 
`uc 1 TUN3 1 0 :1:3 
`uc 1 TUN4 1 0 :1:4 
`uc 1 TUN5 1 0 :1:5 
]
[u S28734 . 1 `S4025 1 . 1 0 `S4029 1 . 1 0 ]
"7258
[s S28738 . 1 `uc 1 RX9D 1 0 :1:0 
`uc 1 OERR 1 0 :1:1 
`uc 1 FERR 1 0 :1:2 
`uc 1 ADDEN 1 0 :1:3 
`uc 1 CREN 1 0 :1:4 
`uc 1 SREN 1 0 :1:5 
`uc 1 RX9 1 0 :1:6 
`uc 1 SPEN 1 0 :1:7 
]
[s S28747 . 1 `uc 1 RX9D2 1 0 :1:0 
`uc 1 OERR2 1 0 :1:1 
`uc 1 FERR2 1 0 :1:2 
`uc 1 ADDEN2 1 0 :1:3 
`uc 1 CREN2 1 0 :1:4 
`uc 1 SREN2 1 0 :1:5 
`uc 1 RX92 1 0 :1:6 
`uc 1 SPEN2 1 0 :1:7 
]
[s S28756 . 1 `uc 1 . 1 0 :6:0 
`uc 1 RC8_92 1 0 :1:6 
]
[s S28759 . 1 `uc 1 . 1 0 :6:0 
`uc 1 RC92 1 0 :1:6 
]
[s S28762 . 1 `uc 1 RCD82 1 0 :1:0 
]
[u S28764 . 1 `S4051 1 . 1 0 `S4060 1 . 1 0 `S4069 1 . 1 0 `S4072 1 . 1 0 `S4075 1 . 1 0 ]
"7345
[s S28771 . 1 `uc 1 TMR1IE 1 0 :1:0 
`uc 1 TMR2IE 1 0 :1:1 
`uc 1 CCP1IE 1 0 :1:2 
`uc 1 SSP1IE 1 0 :1:3 
`uc 1 TX1IE 1 0 :1:4 
`uc 1 RC1IE 1 0 :1:5 
`uc 1 ADIE 1 0 :1:6 
]
[s S28779 . 1 `uc 1 . 1 0 :3:0 
`uc 1 SSPIE 1 0 :1:3 
`uc 1 TXIE 1 0 :1:4 
`uc 1 RCIE 1 0 :1:5 
]
[u S28784 . 1 `S4110 1 . 1 0 `S4118 1 . 1 0 ]
"7466
[s S28788 . 1 `uc 1 TMR1IP 1 0 :1:0 
`uc 1 TMR2IP 1 0 :1:1 
`uc 1 CCP1IP 1 0 :1:2 
`uc 1 SSP1IP 1 0 :1:3 
`uc 1 TX1IP 1 0 :1:4 
`uc 1 RC1IP 1 0 :1:5 
`uc 1 ADIP 1 0 :1:6 
]
[s S28796 . 1 `uc 1 . 1 0 :3:0 
`uc 1 SSPIP 1 0 :1:3 
`uc 1 TXIP 1 0 :1:4 
`uc 1 RCIP 1 0 :1:5 
]
[u S28801 . 1 `S4140 1 . 1 0 `S4148 1 . 1 0 ]
"7618
[s S28805 . 1 `uc 1 CCP2IE 1 0 :1:0 
`uc 1 TMR3IE 1 0 :1:1 
`uc 1 LVDIE 1 0 :1:2 
`uc 1 BCL1IE 1 0 :1:3 
`uc 1 USBIE 1 0 :1:4 
`uc 1 CM1IE 1 0 :1:5 
`uc 1 CM2IE 1 0 :1:6 
`uc 1 OSCFIE 1 0 :1:7 
]
[s S28814 . 1 `uc 1 . 1 0 :3:0 
`uc 1 BCLIE 1 0 :1:3 
]
[s S28817 . 1 `uc 1 . 1 0 :6:0 
`uc 1 CMIE 1 0 :1:6 
]
[u S28820 . 1 `S4170 1 . 1 0 `S4179 1 . 1 0 `S4182 1 . 1 0 ]
"7697
[s S28825 . 1 `uc 1 CCP2IF 1 0 :1:0 
`uc 1 TMR3IF 1 0 :1:1 
`uc 1 LVDIF 1 0 :1:2 
`uc 1 BCL1IF 1 0 :1:3 
`uc 1 USBIF 1 0 :1:4 
`uc 1 CM1IF 1 0 :1:5 
`uc 1 CM2IF 1 0 :1:6 
`uc 1 OSCFIF 1 0 :1:7 
]
[s S28834 . 1 `uc 1 . 1 0 :3:0 
`uc 1 BCLIF 1 0 :1:3 
]
[s S28837 . 1 `uc 1 . 1 0 :6:0 
`uc 1 CMIF 1 0 :1:6 
]
[u S28840 . 1 `S4205 1 . 1 0 `S4214 1 . 1 0 `S4217 1 . 1 0 ]
"7776
[s S28845 . 1 `uc 1 CCP2IP 1 0 :1:0 
`uc 1 TMR3IP 1 0 :1:1 
`uc 1 LVDIP 1 0 :1:2 
`uc 1 BCL1IP 1 0 :1:3 
`uc 1 USBIP 1 0 :1:4 
`uc 1 CM1IP 1 0 :1:5 
`uc 1 CM2IP 1 0 :1:6 
`uc 1 OSCFIP 1 0 :1:7 
]
[s S28854 . 1 `uc 1 . 1 0 :3:0 
`uc 1 BCLIP 1 0 :1:3 
]
[s S28857 . 1 `uc 1 . 1 0 :6:0 
`uc 1 CMIP 1 0 :1:6 
]
[u S28860 . 1 `S4240 1 . 1 0 `S4249 1 . 1 0 `S4252 1 . 1 0 ]
"7855
[s S28865 . 1 `uc 1 RTCCIE 1 0 :1:0 
`uc 1 TMR3GIE 1 0 :1:1 
`uc 1 CTMUIE 1 0 :1:2 
`uc 1 TMR4IE 1 0 :1:3 
`uc 1 TX2IE 1 0 :1:4 
`uc 1 RC2IE 1 0 :1:5 
`uc 1 BCL2IE 1 0 :1:6 
`uc 1 SSP2IE 1 0 :1:7 
]
[s S28874 . 1 `uc 1 RXB0IE 1 0 :1:0 
]
[s S28876 . 1 `uc 1 . 1 0 :1:0 
`uc 1 RXB1IE 1 0 :1:1 
]
[s S28879 . 1 `uc 1 . 1 0 :1:0 
`uc 1 RXBNIE 1 0 :1:1 
]
[s S28882 . 1 `uc 1 . 1 0 :2:0 
`uc 1 TXB0IE 1 0 :1:2 
]
[s S28885 . 1 `uc 1 . 1 0 :3:0 
`uc 1 TXB1IE 1 0 :1:3 
]
[s S28888 . 1 `uc 1 . 1 0 :4:0 
`uc 1 TXB2IE 1 0 :1:4 
]
[s S28891 . 1 `uc 1 . 1 0 :4:0 
`uc 1 TXBNIE 1 0 :1:4 
]
[u S28894 . 1 `S4275 1 . 1 0 `S4284 1 . 1 0 `S4286 1 . 1 0 `S4289 1 . 1 0 `S4292 1 . 1 0 `S4295 1 . 1 0 `S4298 1 . 1 0 `S4301 1 . 1 0 ]
"7953
[s S28904 . 1 `uc 1 RTCCIF 1 0 :1:0 
`uc 1 TMR3GIF 1 0 :1:1 
`uc 1 CTMUIF 1 0 :1:2 
`uc 1 TMR4IF 1 0 :1:3 
`uc 1 TX2IF 1 0 :1:4 
`uc 1 RC2IF 1 0 :1:5 
`uc 1 BCL2IF 1 0 :1:6 
`uc 1 SSP2IF 1 0 :1:7 
]
[s S28913 . 1 `uc 1 . 1 0 :1:0 
`uc 1 RXBNIF 1 0 :1:1 
]
[s S28916 . 1 `uc 1 . 1 0 :4:0 
`uc 1 TXBNIF 1 0 :1:4 
]
[u S28919 . 1 `S4343 1 . 1 0 `S4352 1 . 1 0 `S4355 1 . 1 0 ]
"8057
[s S28924 . 1 `uc 1 RTCCIP 1 0 :1:0 
`uc 1 TMR3GIP 1 0 :1:1 
`uc 1 CTMUIP 1 0 :1:2 
`uc 1 TMR4IP 1 0 :1:3 
`uc 1 TX2IP 1 0 :1:4 
`uc 1 RC2IP 1 0 :1:5 
`uc 1 BCL2IP 1 0 :1:6 
`uc 1 SSP2IP 1 0 :1:7 
]
[s S28933 . 1 `uc 1 . 1 0 :1:0 
`uc 1 RXBNIP 1 0 :1:1 
]
[s S28936 . 1 `uc 1 . 1 0 :4:0 
`uc 1 TXBNIP 1 0 :1:4 
]
[u S28939 . 1 `S4378 1 . 1 0 `S4387 1 . 1 0 `S4390 1 . 1 0 ]
"8136
[s S28944 . 1 `uc 1 . 1 0 :1:0 
`uc 1 WR 1 0 :1:1 
`uc 1 WREN 1 0 :1:2 
`uc 1 WRERR 1 0 :1:3 
`uc 1 FREE 1 0 :1:4 
`uc 1 WPROG 1 0 :1:5 
]
[u S28951 . 1 `S4413 1 . 1 0 ]
"8234
[s S28955 . 1 `uc 1 EECON2 1 0 :8:0 
]
[u S28957 . 1 `S4431 1 . 1 0 ]
"8244
[s S28960 . 1 `uc 1 TX9D 1 0 :1:0 
`uc 1 TRMT 1 0 :1:1 
`uc 1 BRGH 1 0 :1:2 
`uc 1 SENDB 1 0 :1:3 
`uc 1 SYNC 1 0 :1:4 
`uc 1 TXEN 1 0 :1:5 
`uc 1 TX9 1 0 :1:6 
`uc 1 CSRC 1 0 :1:7 
]
[s S28969 . 1 `uc 1 TX9D2 1 0 :1:0 
`uc 1 TRMT2 1 0 :1:1 
`uc 1 BRGH2 1 0 :1:2 
`uc 1 SENDB2 1 0 :1:3 
`uc 1 SYNC2 1 0 :1:4 
`uc 1 TXEN2 1 0 :1:5 
`uc 1 TX92 1 0 :1:6 
`uc 1 CSRC2 1 0 :1:7 
]
[s S28978 . 1 `uc 1 . 1 0 :6:0 
`uc 1 TX8_92 1 0 :1:6 
]
[s S28981 . 1 `uc 1 TXD82 1 0 :1:0 
]
[u S28983 . 1 `S4438 1 . 1 0 `S4447 1 . 1 0 `S4456 1 . 1 0 `S4459 1 . 1 0 ]
"8381
[s S28990 . 1 `uc 1 TXREG2 1 0 :8:0 
]
[u S28992 . 1 `S4491 1 . 1 0 ]
"8400
[s S28996 . 1 `uc 1 RCREG2 1 0 :8:0 
]
[u S28998 . 1 `S4499 1 . 1 0 ]
"8419
[s S29002 . 1 `uc 1 SPBRG2 1 0 :8:0 
]
[u S29004 . 1 `S4507 1 . 1 0 ]
"8443
[s S29008 . 1 `uc 1 RX9D 1 0 :1:0 
`uc 1 OERR 1 0 :1:1 
`uc 1 FERR 1 0 :1:2 
`uc 1 ADDEN 1 0 :1:3 
`uc 1 CREN 1 0 :1:4 
`uc 1 SREN 1 0 :1:5 
`uc 1 RX9 1 0 :1:6 
`uc 1 SPEN 1 0 :1:7 
]
[s S29017 . 1 `uc 1 RCD8 1 0 :1:0 
`uc 1 . 1 0 :2:1 
`uc 1 ADEN 1 0 :1:3 
`uc 1 . 1 0 :2:4 
`uc 1 RC9 1 0 :1:6 
]
[s S29023 . 1 `uc 1 . 1 0 :6:0 
`uc 1 NOT_RC8 1 0 :1:6 
]
[s S29026 . 1 `uc 1 . 1 0 :6:0 
`uc 1 nRC8 1 0 :1:6 
]
[s S29029 . 1 `uc 1 . 1 0 :6:0 
`uc 1 RC8_9 1 0 :1:6 
]
[s S29032 . 1 `uc 1 RX9D1 1 0 :1:0 
`uc 1 OERR1 1 0 :1:1 
`uc 1 FERR1 1 0 :1:2 
`uc 1 ADDEN1 1 0 :1:3 
`uc 1 CREN1 1 0 :1:4 
`uc 1 SREN1 1 0 :1:5 
`uc 1 RX91 1 0 :1:6 
`uc 1 SPEN1 1 0 :1:7 
]
[s S29041 . 1 `uc 1 . 1 0 :5:0 
`uc 1 SRENA 1 0 :1:5 
]
[u S29044 . 1 `S4051 1 . 1 0 `S4524 1 . 1 0 `S4530 1 . 1 0 `S4533 1 . 1 0 `S4536 1 . 1 0 `S4539 1 . 1 0 `S4548 1 . 1 0 ]
"8780
[s S29054 . 1 `uc 1 TX9D 1 0 :1:0 
`uc 1 TRMT 1 0 :1:1 
`uc 1 BRGH 1 0 :1:2 
`uc 1 SENDB 1 0 :1:3 
`uc 1 SYNC 1 0 :1:4 
`uc 1 TXEN 1 0 :1:5 
`uc 1 TX9 1 0 :1:6 
`uc 1 CSRC 1 0 :1:7 
]
[s S29063 . 1 `uc 1 TXD8 1 0 :1:0 
`uc 1 . 1 0 :5:1 
`uc 1 TX8_9 1 0 :1:6 
]
[s S29067 . 1 `uc 1 . 1 0 :6:0 
`uc 1 NOT_TX8 1 0 :1:6 
]
[s S29070 . 1 `uc 1 . 1 0 :6:0 
`uc 1 nTX8 1 0 :1:6 
]
[s S29073 . 1 `uc 1 TX9D1 1 0 :1:0 
`uc 1 TRMT1 1 0 :1:1 
`uc 1 BRGH1 1 0 :1:2 
`uc 1 SENDB1 1 0 :1:3 
`uc 1 SYNC1 1 0 :1:4 
`uc 1 TXEN1 1 0 :1:5 
`uc 1 TX91 1 0 :1:6 
`uc 1 CSRC1 1 0 :1:7 
]
[u S29082 . 1 `S4438 1 . 1 0 `S4687 1 . 1 0 `S4691 1 . 1 0 `S4694 1 . 1 0 `S4697 1 . 1 0 ]
"8820
[s S29089 . 1 `uc 1 TX9D 1 0 :1:0 
`uc 1 TRMT 1 0 :1:1 
`uc 1 BRGH 1 0 :1:2 
`uc 1 SENDB 1 0 :1:3 
`uc 1 SYNC 1 0 :1:4 
`uc 1 TXEN 1 0 :1:5 
`uc 1 TX9 1 0 :1:6 
`uc 1 CSRC 1 0 :1:7 
]
[s S29098 . 1 `uc 1 TXD8 1 0 :1:0 
`uc 1 . 1 0 :5:1 
`uc 1 TX8_9 1 0 :1:6 
]
[s S29102 . 1 `uc 1 . 1 0 :6:0 
`uc 1 NOT_TX8 1 0 :1:6 
]
[s S29105 . 1 `uc 1 . 1 0 :6:0 
`uc 1 nTX8 1 0 :1:6 
]
[s S29108 . 1 `uc 1 TX9D1 1 0 :1:0 
`uc 1 TRMT1 1 0 :1:1 
`uc 1 BRGH1 1 0 :1:2 
`uc 1 SENDB1 1 0 :1:3 
`uc 1 SYNC1 1 0 :1:4 
`uc 1 TXEN1 1 0 :1:5 
`uc 1 TX91 1 0 :1:6 
`uc 1 CSRC1 1 0 :1:7 
]
[u S29117 . 1 `S4438 1 . 1 0 `S4687 1 . 1 0 `S4691 1 . 1 0 `S4694 1 . 1 0 `S4697 1 . 1 0 ]
"9067
[s S29126 . 1 `uc 1 TXREG1 1 0 :8:0 
]
[u S29128 . 1 `S4806 1 . 1 0 ]
"9077
[s S29131 . 1 `uc 1 TXREG1 1 0 :8:0 
]
[u S29133 . 1 `S4806 1 . 1 0 ]
"9104
[s S29138 . 1 `uc 1 RCREG1 1 0 :8:0 
]
[u S29140 . 1 `S4822 1 . 1 0 ]
"9114
[s S29143 . 1 `uc 1 RCREG1 1 0 :8:0 
]
[u S29145 . 1 `S4822 1 . 1 0 ]
"9141
[s S29150 . 1 `uc 1 SPBRG1 1 0 :8:0 
]
[u S29152 . 1 `S4838 1 . 1 0 ]
"9151
[s S29155 . 1 `uc 1 SPBRG1 1 0 :8:0 
]
[u S29157 . 1 `S4838 1 . 1 0 ]
"9164
[s S29160 . 1 `uc 1 IRNG 1 0 :2:0 
`uc 1 ITRIM 1 0 :6:2 
]
[s S29163 . 1 `uc 1 IRNG0 1 0 :1:0 
`uc 1 IRNG1 1 0 :1:1 
`uc 1 ITRIM0 1 0 :1:2 
`uc 1 ITRIM1 1 0 :1:3 
`uc 1 ITRIM2 1 0 :1:4 
`uc 1 ITRIM3 1 0 :1:5 
`uc 1 ITRIM4 1 0 :1:6 
`uc 1 ITRIM5 1 0 :1:7 
]
[u S29172 . 1 `S4852 1 . 1 0 `S4855 1 . 1 0 ]
"9194
[s S29176 . 1 `uc 1 EDG1STAT 1 0 :1:0 
`uc 1 EDG2STAT 1 0 :1:1 
`uc 1 EDG1SEL0 1 0 :1:2 
`uc 1 EDG1SEL1 1 0 :1:3 
`uc 1 EDG1POL 1 0 :1:4 
`uc 1 EDG2SEL0 1 0 :1:5 
`uc 1 EDG2SEL1 1 0 :1:6 
`uc 1 EDG2POL 1 0 :1:7 
]
[u S29185 . 1 `S4880 1 . 1 0 ]
"9265
[s S29188 . 1 `uc 1 CTTRIG 1 0 :1:0 
`uc 1 IDISSEN 1 0 :1:1 
`uc 1 EDGSEQEN 1 0 :1:2 
`uc 1 EDGEN 1 0 :1:3 
`uc 1 TGEN 1 0 :1:4 
`uc 1 CTMUSIDL 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 CTMUEN 1 0 :1:7 
]
[u S29197 . 1 `S4901 1 . 1 0 ]
"9370
[s S29201 . 1 `uc 1 CCP2M 1 0 :4:0 
`uc 1 DC2B 1 0 :2:4 
`uc 1 P2M 1 0 :2:6 
]
[s S29205 . 1 `uc 1 CCP2M0 1 0 :1:0 
`uc 1 CCP2M1 1 0 :1:1 
`uc 1 CCP2M2 1 0 :1:2 
`uc 1 CCP2M3 1 0 :1:3 
`uc 1 DC2B0 1 0 :1:4 
`uc 1 DC2B1 1 0 :1:5 
`uc 1 P2M0 1 0 :1:6 
`uc 1 P2M1 1 0 :1:7 
]
[s S29214 . 1 `uc 1 . 1 0 :4:0 
`uc 1 CCP2Y 1 0 :1:4 
`uc 1 CCP2X 1 0 :1:5 
]
[u S29218 . 1 `S4923 1 . 1 0 `S4927 1 . 1 0 `S4936 1 . 1 0 ]
"9397
[s S29223 . 1 `uc 1 CCP2M 1 0 :4:0 
`uc 1 DC2B 1 0 :2:4 
`uc 1 P2M 1 0 :2:6 
]
[s S29227 . 1 `uc 1 CCP2M0 1 0 :1:0 
`uc 1 CCP2M1 1 0 :1:1 
`uc 1 CCP2M2 1 0 :1:2 
`uc 1 CCP2M3 1 0 :1:3 
`uc 1 DC2B0 1 0 :1:4 
`uc 1 DC2B1 1 0 :1:5 
`uc 1 P2M0 1 0 :1:6 
`uc 1 P2M1 1 0 :1:7 
]
[s S29236 . 1 `uc 1 . 1 0 :4:0 
`uc 1 CCP2Y 1 0 :1:4 
`uc 1 CCP2X 1 0 :1:5 
]
[u S29240 . 1 `S4923 1 . 1 0 `S4927 1 . 1 0 `S4936 1 . 1 0 ]
"9562
[s S29247 . 1 `uc 1 CCPR2L 1 0 :8:0 
]
[u S29249 . 1 `S5003 1 . 1 0 ]
"9581
[s S29253 . 1 `uc 1 CCPR2H 1 0 :8:0 
]
[u S29255 . 1 `S5011 1 . 1 0 ]
"9605
[s S29259 . 1 `uc 1 P2DC 1 0 :7:0 
`uc 1 P2RSEN 1 0 :1:7 
]
[s S29262 . 1 `uc 1 P2DC0 1 0 :1:0 
`uc 1 P2DC1 1 0 :1:1 
`uc 1 P2DC2 1 0 :1:2 
`uc 1 P2DC3 1 0 :1:3 
`uc 1 P2DC4 1 0 :1:4 
`uc 1 P2DC5 1 0 :1:5 
`uc 1 P2DC6 1 0 :1:6 
]
[u S29270 . 1 `S5019 1 . 1 0 `S5022 1 . 1 0 ]
"9625
[s S29274 . 1 `uc 1 P2DC 1 0 :7:0 
`uc 1 P2RSEN 1 0 :1:7 
]
[s S29277 . 1 `uc 1 P2DC0 1 0 :1:0 
`uc 1 P2DC1 1 0 :1:1 
`uc 1 P2DC2 1 0 :1:2 
`uc 1 P2DC3 1 0 :1:3 
`uc 1 P2DC4 1 0 :1:4 
`uc 1 P2DC5 1 0 :1:5 
`uc 1 P2DC6 1 0 :1:6 
]
[u S29285 . 1 `S5019 1 . 1 0 `S5022 1 . 1 0 ]
"9688
[s S29289 . 1 `uc 1 PSS2BD 1 0 :2:0 
`uc 1 PSS2AC 1 0 :2:2 
`uc 1 ECCP2AS 1 0 :3:4 
`uc 1 ECCP2ASE 1 0 :1:7 
]
[s S29294 . 1 `uc 1 PSS2BD0 1 0 :1:0 
`uc 1 PSS2BD1 1 0 :1:1 
`uc 1 PSS2AC0 1 0 :1:2 
`uc 1 PSS2AC1 1 0 :1:3 
`uc 1 ECCP2AS0 1 0 :1:4 
`uc 1 ECCP2AS1 1 0 :1:5 
`uc 1 ECCP2AS2 1 0 :1:6 
]
[u S29302 . 1 `S5071 1 . 1 0 `S5076 1 . 1 0 ]
"9759
[s S29306 . 1 `uc 1 STRA 1 0 :1:0 
`uc 1 STRB 1 0 :1:1 
`uc 1 STRC 1 0 :1:2 
`uc 1 STRD 1 0 :1:3 
`uc 1 STRSYNC 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 CMPL0 1 0 :1:6 
`uc 1 CMPL1 1 0 :1:7 
]
[s S29315 . 1 `uc 1 P2DC0 1 0 :1:0 
`uc 1 P2DC1 1 0 :1:1 
`uc 1 P2DC2 1 0 :1:2 
`uc 1 P2DC3 1 0 :1:3 
`uc 1 P2DC4 1 0 :1:4 
`uc 1 P2DC5 1 0 :1:5 
`uc 1 P2DC6 1 0 :1:6 
]
[s S29323 . 1 `uc 1 . 1 0 :6:0 
`uc 1 CMPL02 1 0 :1:6 
]
[s S29326 . 1 `uc 1 . 1 0 :7:0 
`uc 1 CMPL12 1 0 :1:7 
]
[s S29329 . 1 `uc 1 P2DC02 1 0 :1:0 
]
[s S29331 . 1 `uc 1 P2DC0CON 1 0 :1:0 
]
[s S29333 . 1 `uc 1 . 1 0 :1:0 
`uc 1 P2DC12 1 0 :1:1 
]
[s S29336 . 1 `uc 1 . 1 0 :1:0 
`uc 1 P2DC1CON 1 0 :1:1 
]
[s S29339 . 1 `uc 1 . 1 0 :2:0 
`uc 1 P2DC22 1 0 :1:2 
]
[s S29342 . 1 `uc 1 . 1 0 :2:0 
`uc 1 P2DC2CON 1 0 :1:2 
]
[s S29345 . 1 `uc 1 . 1 0 :3:0 
`uc 1 P2DC32 1 0 :1:3 
]
[s S29348 . 1 `uc 1 . 1 0 :3:0 
`uc 1 P2DC3CON 1 0 :1:3 
]
[s S29351 . 1 `uc 1 . 1 0 :4:0 
`uc 1 P2DC42 1 0 :1:4 
]
[s S29354 . 1 `uc 1 . 1 0 :4:0 
`uc 1 P2DC4CON 1 0 :1:4 
]
[s S29357 . 1 `uc 1 . 1 0 :5:0 
`uc 1 P2DC52 1 0 :1:5 
]
[s S29360 . 1 `uc 1 . 1 0 :5:0 
`uc 1 P2DC5CON 1 0 :1:5 
]
[s S29363 . 1 `uc 1 . 1 0 :6:0 
`uc 1 P2DC62 1 0 :1:6 
]
[s S29366 . 1 `uc 1 . 1 0 :6:0 
`uc 1 P2DC6CON 1 0 :1:6 
]
[s S29369 . 1 `uc 1 STRA2 1 0 :1:0 
]
[s S29371 . 1 `uc 1 . 1 0 :1:0 
`uc 1 STRB2 1 0 :1:1 
]
[s S29374 . 1 `uc 1 . 1 0 :2:0 
`uc 1 STRC2 1 0 :1:2 
]
[s S29377 . 1 `uc 1 . 1 0 :3:0 
`uc 1 STRD2 1 0 :1:3 
]
[s S29380 . 1 `uc 1 . 1 0 :4:0 
`uc 1 STRSYNC2 1 0 :1:4 
]
[u S29383 . 1 `S5101 1 . 1 0 `S5022 1 . 1 0 `S5118 1 . 1 0 `S5121 1 . 1 0 `S5124 1 . 1 0 `S5126 1 . 1 0 `S5128 1 . 1 0 `S5131 1 . 1 0 `S5134 1 . 1 0 `S5137 1 . 1 0 `S5140 1 . 1 0 `S5143 1 . 1 0 `S5146 1 . 1 0 `S5149 1 . 1 0 `S5152 1 . 1 0 `S5155 1 . 1 0 `S5158 1 . 1 0 `S5161 1 . 1 0 `S5164 1 . 1 0 `S5166 1 . 1 0 `S5169 1 . 1 0 `S5172 1 . 1 0 `S5175 1 . 1 0 ]
"10109
[s S29409 . 1 `uc 1 CCP1M 1 0 :4:0 
`uc 1 DC1B 1 0 :2:4 
`uc 1 P1M 1 0 :2:6 
]
[s S29413 . 1 `uc 1 CCP1M0 1 0 :1:0 
`uc 1 CCP1M1 1 0 :1:1 
`uc 1 CCP1M2 1 0 :1:2 
`uc 1 CCP1M3 1 0 :1:3 
`uc 1 DC1B0 1 0 :1:4 
`uc 1 DC1B1 1 0 :1:5 
`uc 1 P1M0 1 0 :1:6 
`uc 1 P1M1 1 0 :1:7 
]
[s S29422 . 1 `uc 1 . 1 0 :4:0 
`uc 1 CCP1Y 1 0 :1:4 
`uc 1 CCP1X 1 0 :1:5 
]
[u S29426 . 1 `S5281 1 . 1 0 `S5285 1 . 1 0 `S5294 1 . 1 0 ]
"10136
[s S29431 . 1 `uc 1 CCP1M 1 0 :4:0 
`uc 1 DC1B 1 0 :2:4 
`uc 1 P1M 1 0 :2:6 
]
[s S29435 . 1 `uc 1 CCP1M0 1 0 :1:0 
`uc 1 CCP1M1 1 0 :1:1 
`uc 1 CCP1M2 1 0 :1:2 
`uc 1 CCP1M3 1 0 :1:3 
`uc 1 DC1B0 1 0 :1:4 
`uc 1 DC1B1 1 0 :1:5 
`uc 1 P1M0 1 0 :1:6 
`uc 1 P1M1 1 0 :1:7 
]
[s S29444 . 1 `uc 1 . 1 0 :4:0 
`uc 1 CCP1Y 1 0 :1:4 
`uc 1 CCP1X 1 0 :1:5 
]
[u S29448 . 1 `S5281 1 . 1 0 `S5285 1 . 1 0 `S5294 1 . 1 0 ]
"10301
[s S29455 . 1 `uc 1 CCPR1L 1 0 :8:0 
]
[u S29457 . 1 `S5361 1 . 1 0 ]
"10320
[s S29461 . 1 `uc 1 CCPR1H 1 0 :8:0 
]
[u S29463 . 1 `S5369 1 . 1 0 ]
"10344
[s S29467 . 1 `uc 1 P1DC 1 0 :7:0 
`uc 1 P1RSEN 1 0 :1:7 
]
[s S29470 . 1 `uc 1 P1DC0 1 0 :1:0 
`uc 1 P1DC1 1 0 :1:1 
`uc 1 P1DC2 1 0 :1:2 
`uc 1 P1DC3 1 0 :1:3 
`uc 1 P1DC4 1 0 :1:4 
`uc 1 P1DC5 1 0 :1:5 
`uc 1 P1DC6 1 0 :1:6 
]
[u S29478 . 1 `S5377 1 . 1 0 `S5380 1 . 1 0 ]
"10364
[s S29482 . 1 `uc 1 P1DC 1 0 :7:0 
`uc 1 P1RSEN 1 0 :1:7 
]
[s S29485 . 1 `uc 1 P1DC0 1 0 :1:0 
`uc 1 P1DC1 1 0 :1:1 
`uc 1 P1DC2 1 0 :1:2 
`uc 1 P1DC3 1 0 :1:3 
`uc 1 P1DC4 1 0 :1:4 
`uc 1 P1DC5 1 0 :1:5 
`uc 1 P1DC6 1 0 :1:6 
]
[u S29493 . 1 `S5377 1 . 1 0 `S5380 1 . 1 0 ]
"10427
[s S29497 . 1 `uc 1 PSS1BD 1 0 :2:0 
`uc 1 PSS1AC 1 0 :2:2 
`uc 1 ECCP1AS 1 0 :3:4 
`uc 1 ECCP1ASE 1 0 :1:7 
]
[s S29502 . 1 `uc 1 PSS1BD0 1 0 :1:0 
`uc 1 PSS1BD1 1 0 :1:1 
`uc 1 PSS1AC0 1 0 :1:2 
`uc 1 PSS1AC1 1 0 :1:3 
`uc 1 ECCP1AS0 1 0 :1:4 
`uc 1 ECCP1AS1 1 0 :1:5 
`uc 1 ECCP1AS2 1 0 :1:6 
]
[u S29510 . 1 `S5429 1 . 1 0 `S5434 1 . 1 0 ]
"10498
[s S29514 . 1 `uc 1 STRA 1 0 :1:0 
`uc 1 STRB 1 0 :1:1 
`uc 1 STRC 1 0 :1:2 
`uc 1 STRD 1 0 :1:3 
`uc 1 STRSYNC 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 CMPL0 1 0 :1:6 
`uc 1 CMPL1 1 0 :1:7 
]
[u S29523 . 1 `S5101 1 . 1 0 ]
"10574
[s S29526 . 1 `uc 1 SWDTEN 1 0 :1:0 
`uc 1 ULPSINK 1 0 :1:1 
`uc 1 ULPEN 1 0 :1:2 
`uc 1 DS 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 ULPLVL 1 0 :1:5 
`uc 1 LVDSTAT 1 0 :1:6 
`uc 1 REGSLP 1 0 :1:7 
]
[s S29535 . 1 `uc 1 SWDTE 1 0 :1:0 
]
[u S29537 . 1 `S5480 1 . 1 0 `S5489 1 . 1 0 ]
"10633
[s S29541 . 1 `uc 1 ADCS 1 0 :3:0 
`uc 1 ACQT 1 0 :3:3 
`uc 1 ADCAL 1 0 :1:6 
`uc 1 ADFM 1 0 :1:7 
]
[s S29546 . 1 `uc 1 ADCS0 1 0 :1:0 
`uc 1 ADCS1 1 0 :1:1 
`uc 1 ADCS2 1 0 :1:2 
`uc 1 ACQT0 1 0 :1:3 
`uc 1 ACQT1 1 0 :1:4 
`uc 1 ACQT2 1 0 :1:5 
]
[s S29553 . 1 `uc 1 . 1 0 :3:0 
`uc 1 CHSN3 1 0 :1:3 
]
[s S29556 . 1 `uc 1 . 1 0 :4:0 
`uc 1 VCFG01 1 0 :1:4 
]
[s S29559 . 1 `uc 1 . 1 0 :5:0 
`uc 1 VCFG11 1 0 :1:5 
]
[u S29562 . 1 `S5506 1 . 1 0 `S5511 1 . 1 0 `S5518 1 . 1 0 `S5521 1 . 1 0 `S5524 1 . 1 0 ]
"10710
[s S29569 . 1 `uc 1 . 1 0 :1:0 
`uc 1 GO_NOT_DONE 1 0 :1:1 
]
[s S29572 . 1 `uc 1 ADON 1 0 :1:0 
`uc 1 GO_nDONE 1 0 :1:1 
`uc 1 CHS 1 0 :4:2 
`uc 1 VCFG 1 0 :2:6 
]
[s S29577 . 1 `uc 1 . 1 0 :1:0 
`uc 1 GO_DONE 1 0 :1:1 
`uc 1 CHS0 1 0 :1:2 
`uc 1 CHS1 1 0 :1:3 
`uc 1 CHS2 1 0 :1:4 
`uc 1 CHS3 1 0 :1:5 
`uc 1 VCFG0 1 0 :1:6 
`uc 1 VCFG1 1 0 :1:7 
]
[s S29586 . 1 `uc 1 . 1 0 :1:0 
`uc 1 DONE 1 0 :1:1 
]
[s S29589 . 1 `uc 1 . 1 0 :1:0 
`uc 1 GO 1 0 :1:1 
]
[s S29592 . 1 `uc 1 . 1 0 :1:0 
`uc 1 NOT_DONE 1 0 :1:1 
]
[s S29595 . 1 `uc 1 . 1 0 :1:0 
`uc 1 nDONE 1 0 :1:1 
]
[s S29598 . 1 `uc 1 . 1 0 :7:0 
`uc 1 ADCAL 1 0 :1:7 
]
[s S29601 . 1 `uc 1 . 1 0 :1:0 
`uc 1 GODONE 1 0 :1:1 
]
[u S29604 . 1 `S5555 1 . 1 0 `S5558 1 . 1 0 `S5563 1 . 1 0 `S5572 1 . 1 0 `S5575 1 . 1 0 `S5578 1 . 1 0 `S5581 1 . 1 0 `S5584 1 . 1 0 `S5587 1 . 1 0 ]
"10930
[s S29617 . 1 `uc 1 ADRESL 1 0 :8:0 
]
[u S29619 . 1 `S5638 1 . 1 0 ]
"10949
[s S29623 . 1 `uc 1 ADRESH 1 0 :8:0 
]
[u S29625 . 1 `S5646 1 . 1 0 ]
"10973
[s S29629 . 1 `uc 1 SEN 1 0 :1:0 
`uc 1 RSEN 1 0 :1:1 
`uc 1 PEN 1 0 :1:2 
`uc 1 RCEN 1 0 :1:3 
`uc 1 ACKEN 1 0 :1:4 
`uc 1 ACKDT 1 0 :1:5 
`uc 1 ACKSTAT 1 0 :1:6 
`uc 1 GCEN 1 0 :1:7 
]
[s S29638 . 1 `uc 1 . 1 0 :1:0 
`uc 1 ADMSK1 1 0 :1:1 
`uc 1 ADMSK2 1 0 :1:2 
`uc 1 ADMSK3 1 0 :1:3 
`uc 1 ADMSK4 1 0 :1:4 
`uc 1 ADMSK5 1 0 :1:5 
]
[s S29645 . 1 `uc 1 . 1 0 :5:0 
`uc 1 ACKDT1 1 0 :1:5 
]
[s S29648 . 1 `uc 1 . 1 0 :4:0 
`uc 1 ACKEN1 1 0 :1:4 
]
[s S29651 . 1 `uc 1 . 1 0 :6:0 
`uc 1 ACKSTAT1 1 0 :1:6 
]
[s S29654 . 1 `uc 1 . 1 0 :1:0 
`uc 1 ADMSK11 1 0 :1:1 
]
[s S29657 . 1 `uc 1 . 1 0 :2:0 
`uc 1 ADMSK21 1 0 :1:2 
]
[s S29660 . 1 `uc 1 . 1 0 :3:0 
`uc 1 ADMSK31 1 0 :1:3 
]
[s S29663 . 1 `uc 1 . 1 0 :4:0 
`uc 1 ADMSK41 1 0 :1:4 
]
[s S29666 . 1 `uc 1 . 1 0 :5:0 
`uc 1 ADMSK51 1 0 :1:5 
]
[s S29669 . 1 `uc 1 . 1 0 :7:0 
`uc 1 GCEN1 1 0 :1:7 
]
[s S29672 . 1 `uc 1 . 1 0 :2:0 
`uc 1 PEN1 1 0 :1:2 
]
[s S29675 . 1 `uc 1 . 1 0 :3:0 
`uc 1 RCEN1 1 0 :1:3 
]
[s S29678 . 1 `uc 1 . 1 0 :1:0 
`uc 1 RSEN1 1 0 :1:1 
]
[s S29681 . 1 `uc 1 SEN1 1 0 :1:0 
]
[u S29683 . 1 `S1975 1 . 1 0 `S1984 1 . 1 0 `S5670 1 . 1 0 `S5673 1 . 1 0 `S5676 1 . 1 0 `S5679 1 . 1 0 `S5682 1 . 1 0 `S5685 1 . 1 0 `S5688 1 . 1 0 `S5691 1 . 1 0 `S5694 1 . 1 0 `S5697 1 . 1 0 `S5700 1 . 1 0 `S5703 1 . 1 0 `S5706 1 . 1 0 ]
"11049
[s S29700 . 1 `uc 1 SEN 1 0 :1:0 
`uc 1 RSEN 1 0 :1:1 
`uc 1 PEN 1 0 :1:2 
`uc 1 RCEN 1 0 :1:3 
`uc 1 ACKEN 1 0 :1:4 
`uc 1 ACKDT 1 0 :1:5 
`uc 1 ACKSTAT 1 0 :1:6 
`uc 1 GCEN 1 0 :1:7 
]
[s S29709 . 1 `uc 1 . 1 0 :1:0 
`uc 1 ADMSK1 1 0 :1:1 
`uc 1 ADMSK2 1 0 :1:2 
`uc 1 ADMSK3 1 0 :1:3 
`uc 1 ADMSK4 1 0 :1:4 
`uc 1 ADMSK5 1 0 :1:5 
]
[s S29716 . 1 `uc 1 . 1 0 :5:0 
`uc 1 ACKDT1 1 0 :1:5 
]
[s S29719 . 1 `uc 1 . 1 0 :4:0 
`uc 1 ACKEN1 1 0 :1:4 
]
[s S29722 . 1 `uc 1 . 1 0 :6:0 
`uc 1 ACKSTAT1 1 0 :1:6 
]
[s S29725 . 1 `uc 1 . 1 0 :1:0 
`uc 1 ADMSK11 1 0 :1:1 
]
[s S29728 . 1 `uc 1 . 1 0 :2:0 
`uc 1 ADMSK21 1 0 :1:2 
]
[s S29731 . 1 `uc 1 . 1 0 :3:0 
`uc 1 ADMSK31 1 0 :1:3 
]
[s S29734 . 1 `uc 1 . 1 0 :4:0 
`uc 1 ADMSK41 1 0 :1:4 
]
[s S29737 . 1 `uc 1 . 1 0 :5:0 
`uc 1 ADMSK51 1 0 :1:5 
]
[s S29740 . 1 `uc 1 . 1 0 :7:0 
`uc 1 GCEN1 1 0 :1:7 
]
[s S29743 . 1 `uc 1 . 1 0 :2:0 
`uc 1 PEN1 1 0 :1:2 
]
[s S29746 . 1 `uc 1 . 1 0 :3:0 
`uc 1 RCEN1 1 0 :1:3 
]
[s S29749 . 1 `uc 1 . 1 0 :1:0 
`uc 1 RSEN1 1 0 :1:1 
]
[s S29752 . 1 `uc 1 SEN1 1 0 :1:0 
]
[u S29754 . 1 `S1975 1 . 1 0 `S1984 1 . 1 0 `S5670 1 . 1 0 `S5673 1 . 1 0 `S5676 1 . 1 0 `S5679 1 . 1 0 `S5682 1 . 1 0 `S5685 1 . 1 0 `S5688 1 . 1 0 `S5691 1 . 1 0 `S5694 1 . 1 0 `S5697 1 . 1 0 `S5700 1 . 1 0 `S5703 1 . 1 0 `S5706 1 . 1 0 ]
"11392
[s S29772 . 1 `uc 1 SSPM 1 0 :4:0 
`uc 1 CKP 1 0 :1:4 
`uc 1 SSPEN 1 0 :1:5 
`uc 1 SSPOV 1 0 :1:6 
`uc 1 WCOL 1 0 :1:7 
]
[s S29778 . 1 `uc 1 SSPM0 1 0 :1:0 
`uc 1 SSPM1 1 0 :1:1 
`uc 1 SSPM2 1 0 :1:2 
`uc 1 SSPM3 1 0 :1:3 
]
[s S29783 . 1 `uc 1 SSPM01 1 0 :1:0 
`uc 1 SSPM11 1 0 :1:1 
`uc 1 SSPM21 1 0 :1:2 
`uc 1 SSPM31 1 0 :1:3 
`uc 1 CKP1 1 0 :1:4 
`uc 1 SSPEN1 1 0 :1:5 
`uc 1 SSPOV1 1 0 :1:6 
`uc 1 WCOL1 1 0 :1:7 
]
[u S29792 . 1 `S2100 1 . 1 0 `S2106 1 . 1 0 `S5916 1 . 1 0 ]
"11422
[s S29797 . 1 `uc 1 SSPM 1 0 :4:0 
`uc 1 CKP 1 0 :1:4 
`uc 1 SSPEN 1 0 :1:5 
`uc 1 SSPOV 1 0 :1:6 
`uc 1 WCOL 1 0 :1:7 
]
[s S29803 . 1 `uc 1 SSPM0 1 0 :1:0 
`uc 1 SSPM1 1 0 :1:1 
`uc 1 SSPM2 1 0 :1:2 
`uc 1 SSPM3 1 0 :1:3 
]
[s S29808 . 1 `uc 1 SSPM01 1 0 :1:0 
`uc 1 SSPM11 1 0 :1:1 
`uc 1 SSPM21 1 0 :1:2 
`uc 1 SSPM31 1 0 :1:3 
`uc 1 CKP1 1 0 :1:4 
`uc 1 SSPEN1 1 0 :1:5 
`uc 1 SSPOV1 1 0 :1:6 
`uc 1 WCOL1 1 0 :1:7 
]
[u S29817 . 1 `S2100 1 . 1 0 `S2106 1 . 1 0 `S5916 1 . 1 0 ]
"11629
[s S29823 . 1 `uc 1 . 1 0 :2:0 
`uc 1 R_NOT_W 1 0 :1:2 
]
[s S29826 . 1 `uc 1 . 1 0 :5:0 
`uc 1 D_NOT_A 1 0 :1:5 
]
[s S29829 . 1 `uc 1 BF 1 0 :1:0 
`uc 1 UA 1 0 :1:1 
`uc 1 R_nW 1 0 :1:2 
`uc 1 S 1 0 :1:3 
`uc 1 P 1 0 :1:4 
`uc 1 D_nA 1 0 :1:5 
`uc 1 CKE 1 0 :1:6 
`uc 1 SMP 1 0 :1:7 
]
[s S29838 . 1 `uc 1 . 1 0 :2:0 
`uc 1 R 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 D 1 0 :1:5 
]
[s S29843 . 1 `uc 1 . 1 0 :2:0 
`uc 1 R_W 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 D_A 1 0 :1:5 
]
[s S29848 . 1 `uc 1 . 1 0 :2:0 
`uc 1 nW 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 nA 1 0 :1:5 
]
[s S29853 . 1 `uc 1 . 1 0 :2:0 
`uc 1 NOT_WRITE 1 0 :1:2 
]
[s S29856 . 1 `uc 1 . 1 0 :5:0 
`uc 1 NOT_ADDRESS 1 0 :1:5 
]
[s S29859 . 1 `uc 1 . 1 0 :2:0 
`uc 1 nWRITE 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 nADDRESS 1 0 :1:5 
]
[s S29864 . 1 `uc 1 . 1 0 :2:0 
`uc 1 READ_WRITE 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 DATA_ADDRESS 1 0 :1:5 
]
[s S29869 . 1 `uc 1 . 1 0 :2:0 
`uc 1 I2C_READ 1 0 :1:2 
`uc 1 I2C_START 1 0 :1:3 
`uc 1 I2C_STOP 1 0 :1:4 
`uc 1 I2C_DAT 1 0 :1:5 
]
[s S29875 . 1 `uc 1 . 1 0 :2:0 
`uc 1 R_NOT_W1 1 0 :1:2 
]
[s S29878 . 1 `uc 1 . 1 0 :5:0 
`uc 1 D_NOT_A1 1 0 :1:5 
]
[s S29881 . 1 `uc 1 BF1 1 0 :1:0 
`uc 1 UA1 1 0 :1:1 
`uc 1 R_nW1 1 0 :1:2 
`uc 1 S1 1 0 :1:3 
`uc 1 P1 1 0 :1:4 
`uc 1 D_nA1 1 0 :1:5 
`uc 1 CKE1 1 0 :1:6 
`uc 1 SMP1 1 0 :1:7 
]
[s S29890 . 1 `uc 1 . 1 0 :2:0 
`uc 1 R1 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 D1 1 0 :1:5 
]
[s S29895 . 1 `uc 1 . 1 0 :2:0 
`uc 1 D_A1 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 R_W1 1 0 :1:5 
]
[s S29900 . 1 `uc 1 . 1 0 :2:0 
`uc 1 NOT_W1 1 0 :1:2 
]
[s S29903 . 1 `uc 1 . 1 0 :5:0 
`uc 1 NOT_A1 1 0 :1:5 
]
[s S29906 . 1 `uc 1 . 1 0 :2:0 
`uc 1 nW1 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 nA1 1 0 :1:5 
]
[s S29911 . 1 `uc 1 . 1 0 :2:0 
`uc 1 NOT_WRITE1 1 0 :1:2 
]
[s S29914 . 1 `uc 1 . 1 0 :5:0 
`uc 1 NOT_ADDRESS1 1 0 :1:5 
]
[s S29917 . 1 `uc 1 . 1 0 :2:0 
`uc 1 nWRITE1 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 nADDRESS1 1 0 :1:5 
]
[s S29922 . 1 `uc 1 . 1 0 :2:0 
`uc 1 READ_WRITE1 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 DATA_ADDRESS1 1 0 :1:5 
]
[s S29927 . 1 `uc 1 . 1 0 :2:0 
`uc 1 I2C_READ1 1 0 :1:2 
`uc 1 I2C_START1 1 0 :1:3 
`uc 1 I2C_STOP1 1 0 :1:4 
`uc 1 I2C_DAT1 1 0 :1:5 
]
[s S29933 . 1 `uc 1 . 1 0 :5:0 
`uc 1 DA 1 0 :1:5 
]
[s S29936 . 1 `uc 1 . 1 0 :5:0 
`uc 1 DA1 1 0 :1:5 
]
[s S29939 . 1 `uc 1 . 1 0 :2:0 
`uc 1 RW 1 0 :1:2 
]
[s S29942 . 1 `uc 1 . 1 0 :2:0 
`uc 1 RW1 1 0 :1:2 
]
[s S29945 . 1 `uc 1 . 1 0 :3:0 
`uc 1 START 1 0 :1:3 
]
[s S29948 . 1 `uc 1 . 1 0 :3:0 
`uc 1 START1 1 0 :1:3 
]
[s S29951 . 1 `uc 1 . 1 0 :4:0 
`uc 1 STOP 1 0 :1:4 
]
[s S29954 . 1 `uc 1 . 1 0 :4:0 
`uc 1 STOP1 1 0 :1:4 
]
[s S29957 . 1 `uc 1 . 1 0 :2:0 
`uc 1 NOT_W 1 0 :1:2 
]
[s S29960 . 1 `uc 1 . 1 0 :5:0 
`uc 1 NOT_A 1 0 :1:5 
]
[u S29963 . 1 `S2180 1 . 1 0 `S2183 1 . 1 0 `S2186 1 . 1 0 `S6011 1 . 1 0 `S6016 1 . 1 0 `S6021 1 . 1 0 `S6026 1 . 1 0 `S6029 1 . 1 0 `S6032 1 . 1 0 `S6037 1 . 1 0 `S6042 1 . 1 0 `S6048 1 . 1 0 `S6051 1 . 1 0 `S6054 1 . 1 0 `S6063 1 . 1 0 `S6068 1 . 1 0 `S6073 1 . 1 0 `S6076 1 . 1 0 `S6079 1 . 1 0 `S6084 1 . 1 0 `S6087 1 . 1 0 `S6090 1 . 1 0 `S6095 1 . 1 0 `S6100 1 . 1 0 `S6106 1 . 1 0 `S6109 1 . 1 0 `S6112 1 . 1 0 `S6115 1 . 1 0 `S6118 1 . 1 0 `S6121 1 . 1 0 `S6124 1 . 1 0 `S6127 1 . 1 0 `S6130 1 . 1 0 `S6133 1 . 1 0 ]
"11810
[s S29999 . 1 `uc 1 . 1 0 :2:0 
`uc 1 R_NOT_W 1 0 :1:2 
]
[s S30002 . 1 `uc 1 . 1 0 :5:0 
`uc 1 D_NOT_A 1 0 :1:5 
]
[s S30005 . 1 `uc 1 BF 1 0 :1:0 
`uc 1 UA 1 0 :1:1 
`uc 1 R_nW 1 0 :1:2 
`uc 1 S 1 0 :1:3 
`uc 1 P 1 0 :1:4 
`uc 1 D_nA 1 0 :1:5 
`uc 1 CKE 1 0 :1:6 
`uc 1 SMP 1 0 :1:7 
]
[s S30014 . 1 `uc 1 . 1 0 :2:0 
`uc 1 R 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 D 1 0 :1:5 
]
[s S30019 . 1 `uc 1 . 1 0 :2:0 
`uc 1 R_W 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 D_A 1 0 :1:5 
]
[s S30024 . 1 `uc 1 . 1 0 :2:0 
`uc 1 nW 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 nA 1 0 :1:5 
]
[s S30029 . 1 `uc 1 . 1 0 :2:0 
`uc 1 NOT_WRITE 1 0 :1:2 
]
[s S30032 . 1 `uc 1 . 1 0 :5:0 
`uc 1 NOT_ADDRESS 1 0 :1:5 
]
[s S30035 . 1 `uc 1 . 1 0 :2:0 
`uc 1 nWRITE 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 nADDRESS 1 0 :1:5 
]
[s S30040 . 1 `uc 1 . 1 0 :2:0 
`uc 1 READ_WRITE 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 DATA_ADDRESS 1 0 :1:5 
]
[s S30045 . 1 `uc 1 . 1 0 :2:0 
`uc 1 I2C_READ 1 0 :1:2 
`uc 1 I2C_START 1 0 :1:3 
`uc 1 I2C_STOP 1 0 :1:4 
`uc 1 I2C_DAT 1 0 :1:5 
]
[s S30051 . 1 `uc 1 . 1 0 :2:0 
`uc 1 R_NOT_W1 1 0 :1:2 
]
[s S30054 . 1 `uc 1 . 1 0 :5:0 
`uc 1 D_NOT_A1 1 0 :1:5 
]
[s S30057 . 1 `uc 1 BF1 1 0 :1:0 
`uc 1 UA1 1 0 :1:1 
`uc 1 R_nW1 1 0 :1:2 
`uc 1 S1 1 0 :1:3 
`uc 1 P1 1 0 :1:4 
`uc 1 D_nA1 1 0 :1:5 
`uc 1 CKE1 1 0 :1:6 
`uc 1 SMP1 1 0 :1:7 
]
[s S30066 . 1 `uc 1 . 1 0 :2:0 
`uc 1 R1 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 D1 1 0 :1:5 
]
[s S30071 . 1 `uc 1 . 1 0 :2:0 
`uc 1 D_A1 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 R_W1 1 0 :1:5 
]
[s S30076 . 1 `uc 1 . 1 0 :2:0 
`uc 1 NOT_W1 1 0 :1:2 
]
[s S30079 . 1 `uc 1 . 1 0 :5:0 
`uc 1 NOT_A1 1 0 :1:5 
]
[s S30082 . 1 `uc 1 . 1 0 :2:0 
`uc 1 nW1 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 nA1 1 0 :1:5 
]
[s S30087 . 1 `uc 1 . 1 0 :2:0 
`uc 1 NOT_WRITE1 1 0 :1:2 
]
[s S30090 . 1 `uc 1 . 1 0 :5:0 
`uc 1 NOT_ADDRESS1 1 0 :1:5 
]
[s S30093 . 1 `uc 1 . 1 0 :2:0 
`uc 1 nWRITE1 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 nADDRESS1 1 0 :1:5 
]
[s S30098 . 1 `uc 1 . 1 0 :2:0 
`uc 1 READ_WRITE1 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 DATA_ADDRESS1 1 0 :1:5 
]
[s S30103 . 1 `uc 1 . 1 0 :2:0 
`uc 1 I2C_READ1 1 0 :1:2 
`uc 1 I2C_START1 1 0 :1:3 
`uc 1 I2C_STOP1 1 0 :1:4 
`uc 1 I2C_DAT1 1 0 :1:5 
]
[s S30109 . 1 `uc 1 . 1 0 :5:0 
`uc 1 DA 1 0 :1:5 
]
[s S30112 . 1 `uc 1 . 1 0 :5:0 
`uc 1 DA1 1 0 :1:5 
]
[s S30115 . 1 `uc 1 . 1 0 :2:0 
`uc 1 RW 1 0 :1:2 
]
[s S30118 . 1 `uc 1 . 1 0 :2:0 
`uc 1 RW1 1 0 :1:2 
]
[s S30121 . 1 `uc 1 . 1 0 :3:0 
`uc 1 START 1 0 :1:3 
]
[s S30124 . 1 `uc 1 . 1 0 :3:0 
`uc 1 START1 1 0 :1:3 
]
[s S30127 . 1 `uc 1 . 1 0 :4:0 
`uc 1 STOP 1 0 :1:4 
]
[s S30130 . 1 `uc 1 . 1 0 :4:0 
`uc 1 STOP1 1 0 :1:4 
]
[s S30133 . 1 `uc 1 . 1 0 :2:0 
`uc 1 NOT_W 1 0 :1:2 
]
[s S30136 . 1 `uc 1 . 1 0 :5:0 
`uc 1 NOT_A 1 0 :1:5 
]
[u S30139 . 1 `S2180 1 . 1 0 `S2183 1 . 1 0 `S2186 1 . 1 0 `S6011 1 . 1 0 `S6016 1 . 1 0 `S6021 1 . 1 0 `S6026 1 . 1 0 `S6029 1 . 1 0 `S6032 1 . 1 0 `S6037 1 . 1 0 `S6042 1 . 1 0 `S6048 1 . 1 0 `S6051 1 . 1 0 `S6054 1 . 1 0 `S6063 1 . 1 0 `S6068 1 . 1 0 `S6073 1 . 1 0 `S6076 1 . 1 0 `S6079 1 . 1 0 `S6084 1 . 1 0 `S6087 1 . 1 0 `S6090 1 . 1 0 `S6095 1 . 1 0 `S6100 1 . 1 0 `S6106 1 . 1 0 `S6109 1 . 1 0 `S6112 1 . 1 0 `S6115 1 . 1 0 `S6118 1 . 1 0 `S6121 1 . 1 0 `S6124 1 . 1 0 `S6127 1 . 1 0 `S6130 1 . 1 0 `S6133 1 . 1 0 ]
"12638
[s S30176 . 1 `uc 1 SSPADD 1 0 :8:0 
]
[s S30178 . 1 `uc 1 MSK0 1 0 :1:0 
`uc 1 MSK1 1 0 :1:1 
`uc 1 MSK2 1 0 :1:2 
`uc 1 MSK3 1 0 :1:3 
`uc 1 MSK4 1 0 :1:4 
`uc 1 MSK5 1 0 :1:5 
`uc 1 MSK6 1 0 :1:6 
`uc 1 MSK7 1 0 :1:7 
]
[s S30187 . 1 `uc 1 MSK01 1 0 :1:0 
`uc 1 MSK11 1 0 :1:1 
`uc 1 MSK21 1 0 :1:2 
`uc 1 MSK31 1 0 :1:3 
`uc 1 MSK41 1 0 :1:4 
`uc 1 MSK51 1 0 :1:5 
`uc 1 MSK61 1 0 :1:6 
`uc 1 MSK71 1 0 :1:7 
]
[u S30196 . 1 `S2381 1 . 1 0 `S2383 1 . 1 0 `S6640 1 . 1 0 ]
"12668
[s S30201 . 1 `uc 1 SSPADD 1 0 :8:0 
]
[s S30203 . 1 `uc 1 MSK0 1 0 :1:0 
`uc 1 MSK1 1 0 :1:1 
`uc 1 MSK2 1 0 :1:2 
`uc 1 MSK3 1 0 :1:3 
`uc 1 MSK4 1 0 :1:4 
`uc 1 MSK5 1 0 :1:5 
`uc 1 MSK6 1 0 :1:6 
`uc 1 MSK7 1 0 :1:7 
]
[s S30212 . 1 `uc 1 MSK01 1 0 :1:0 
`uc 1 MSK11 1 0 :1:1 
`uc 1 MSK21 1 0 :1:2 
`uc 1 MSK31 1 0 :1:3 
`uc 1 MSK41 1 0 :1:4 
`uc 1 MSK51 1 0 :1:5 
`uc 1 MSK61 1 0 :1:6 
`uc 1 MSK71 1 0 :1:7 
]
[u S30221 . 1 `S2381 1 . 1 0 `S2383 1 . 1 0 `S6640 1 . 1 0 ]
"12875
[s S30228 . 1 `uc 1 SSPBUF 1 0 :8:0 
]
[u S30230 . 1 `S2462 1 . 1 0 ]
"12885
[s S30233 . 1 `uc 1 SSPBUF 1 0 :8:0 
]
[u S30235 . 1 `S2462 1 . 1 0 ]
"12898
[s S30238 . 1 `uc 1 T2CKPS 1 0 :2:0 
`uc 1 TMR2ON 1 0 :1:2 
`uc 1 T2OUTPS 1 0 :4:3 
]
[s S30242 . 1 `uc 1 T2CKPS0 1 0 :1:0 
`uc 1 T2CKPS1 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 T2OUTPS0 1 0 :1:3 
`uc 1 T2OUTPS1 1 0 :1:4 
`uc 1 T2OUTPS2 1 0 :1:5 
`uc 1 T2OUTPS3 1 0 :1:6 
]
[u S30250 . 1 `S6735 1 . 1 0 `S6739 1 . 1 0 ]
"12982
[s S30256 . 1 `uc 1 PR2 1 0 :8:0 
]
[u S30258 . 1 `S6765 1 . 1 0 ]
"12992
[s S30261 . 1 `uc 1 PR2 1 0 :8:0 
]
[u S30263 . 1 `S6765 1 . 1 0 ]
"13014
[s S30267 . 1 `uc 1 TMR2 1 0 :8:0 
]
[u S30269 . 1 `S6780 1 . 1 0 ]
"13024
[s S30272 . 1 `uc 1 TMR1ON 1 0 :1:0 
`uc 1 RD16 1 0 :1:1 
`uc 1 T1SYNC 1 0 :1:2 
`uc 1 T1OSCEN 1 0 :1:3 
`uc 1 T1CKPS 1 0 :2:4 
`uc 1 TMR1CS 1 0 :2:6 
]
[s S30279 . 1 `uc 1 . 1 0 :4:0 
`uc 1 T1CKPS0 1 0 :1:4 
`uc 1 T1CKPS1 1 0 :1:5 
`uc 1 TMR1CS0 1 0 :1:6 
`uc 1 TMR1CS1 1 0 :1:7 
]
[s S30285 . 1 `uc 1 . 1 0 :1:0 
`uc 1 RD161 1 0 :1:1 
`uc 1 T1SYNC1 1 0 :1:2 
`uc 1 T1OSCEN1 1 0 :1:3 
`uc 1 T1CKPS01 1 0 :1:4 
`uc 1 T1CKPS11 1 0 :1:5 
`uc 1 TMR1CS01 1 0 :1:6 
`uc 1 TMR1CS11 1 0 :1:7 
]
[s S30294 . 1 `uc 1 . 1 0 :3:0 
`uc 1 SOSCEN 1 0 :1:3 
]
[s S30297 . 1 `uc 1 . 1 0 :7:0 
`uc 1 T1RD16 1 0 :1:7 
]
[u S30300 . 1 `S6787 1 . 1 0 `S6794 1 . 1 0 `S6800 1 . 1 0 `S6809 1 . 1 0 `S6812 1 . 1 0 ]
"13178
[s S30309 . 1 `uc 1 TMR1L 1 0 :8:0 
]
[u S30311 . 1 `S6852 1 . 1 0 ]
"13197
[s S30315 . 1 `uc 1 TMR1H 1 0 :8:0 
]
[u S30317 . 1 `S6860 1 . 1 0 ]
"13207
[s S30320 . 1 `uc 1 NOT_BOR 1 0 :1:0 
]
[s S30322 . 1 `uc 1 . 1 0 :1:0 
`uc 1 NOT_POR 1 0 :1:1 
]
[s S30325 . 1 `uc 1 . 1 0 :2:0 
`uc 1 NOT_PD 1 0 :1:2 
]
[s S30328 . 1 `uc 1 . 1 0 :3:0 
`uc 1 NOT_TO 1 0 :1:3 
]
[s S30331 . 1 `uc 1 . 1 0 :4:0 
`uc 1 NOT_RI 1 0 :1:4 
]
[s S30334 . 1 `uc 1 . 1 0 :5:0 
`uc 1 NOT_CM 1 0 :1:5 
]
[s S30337 . 1 `uc 1 nBOR 1 0 :1:0 
`uc 1 nPOR 1 0 :1:1 
`uc 1 nPD 1 0 :1:2 
`uc 1 nTO 1 0 :1:3 
`uc 1 nRI 1 0 :1:4 
`uc 1 nCM 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 IPEN 1 0 :1:7 
]
[s S30346 . 1 `uc 1 BOR 1 0 :1:0 
`uc 1 POR 1 0 :1:1 
`uc 1 PD 1 0 :1:2 
`uc 1 TO 1 0 :1:3 
`uc 1 RI 1 0 :1:4 
`uc 1 CM 1 0 :1:5 
]
[u S30353 . 1 `S134 1 . 1 0 `S136 1 . 1 0 `S139 1 . 1 0 `S142 1 . 1 0 `S145 1 . 1 0 `S148 1 . 1 0 `S151 1 . 1 0 `S160 1 . 1 0 ]
"13368
[s S30364 . 1 `uc 1 CCH 1 0 :2:0 
`uc 1 CREF 1 0 :1:2 
`uc 1 EVPOL 1 0 :2:3 
`uc 1 CPOL 1 0 :1:5 
`uc 1 COE 1 0 :1:6 
`uc 1 CON 1 0 :1:7 
]
[s S30371 . 1 `uc 1 CCH0 1 0 :1:0 
`uc 1 CCH1 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 EVPOL0 1 0 :1:3 
`uc 1 EVPOL1 1 0 :1:4 
]
[s S30377 . 1 `uc 1 CCH02 1 0 :1:0 
]
[s S30379 . 1 `uc 1 . 1 0 :1:0 
`uc 1 CCH12 1 0 :1:1 
]
[s S30382 . 1 `uc 1 . 1 0 :6:0 
`uc 1 COE2 1 0 :1:6 
]
[s S30385 . 1 `uc 1 . 1 0 :7:0 
`uc 1 CON2 1 0 :1:7 
]
[s S30388 . 1 `uc 1 . 1 0 :5:0 
`uc 1 CPOL2 1 0 :1:5 
]
[s S30391 . 1 `uc 1 . 1 0 :2:0 
`uc 1 CREF2 1 0 :1:2 
]
[s S30394 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EVPOL02 1 0 :1:3 
]
[s S30397 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EVPOL12 1 0 :1:4 
]
[u S30400 . 1 `S6868 1 . 1 0 `S6875 1 . 1 0 `S6881 1 . 1 0 `S6883 1 . 1 0 `S6886 1 . 1 0 `S6889 1 . 1 0 `S6892 1 . 1 0 `S6895 1 . 1 0 `S6898 1 . 1 0 `S6901 1 . 1 0 ]
"13421
[s S30412 . 1 `uc 1 CCH 1 0 :2:0 
`uc 1 CREF 1 0 :1:2 
`uc 1 EVPOL 1 0 :2:3 
`uc 1 CPOL 1 0 :1:5 
`uc 1 COE 1 0 :1:6 
`uc 1 CON 1 0 :1:7 
]
[s S30419 . 1 `uc 1 CCH0 1 0 :1:0 
`uc 1 CCH1 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 EVPOL0 1 0 :1:3 
`uc 1 EVPOL1 1 0 :1:4 
]
[s S30425 . 1 `uc 1 CCH02 1 0 :1:0 
]
[s S30427 . 1 `uc 1 . 1 0 :1:0 
`uc 1 CCH12 1 0 :1:1 
]
[s S30430 . 1 `uc 1 . 1 0 :6:0 
`uc 1 COE2 1 0 :1:6 
]
[s S30433 . 1 `uc 1 . 1 0 :7:0 
`uc 1 CON2 1 0 :1:7 
]
[s S30436 . 1 `uc 1 . 1 0 :5:0 
`uc 1 CPOL2 1 0 :1:5 
]
[s S30439 . 1 `uc 1 . 1 0 :2:0 
`uc 1 CREF2 1 0 :1:2 
]
[s S30442 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EVPOL02 1 0 :1:3 
]
[s S30445 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EVPOL12 1 0 :1:4 
]
[u S30448 . 1 `S6868 1 . 1 0 `S6875 1 . 1 0 `S6881 1 . 1 0 `S6883 1 . 1 0 `S6886 1 . 1 0 `S6889 1 . 1 0 `S6892 1 . 1 0 `S6895 1 . 1 0 `S6898 1 . 1 0 `S6901 1 . 1 0 ]
"13661
[s S30461 . 1 `uc 1 CCH 1 0 :2:0 
`uc 1 CREF 1 0 :1:2 
`uc 1 EVPOL 1 0 :2:3 
`uc 1 CPOL 1 0 :1:5 
`uc 1 COE 1 0 :1:6 
`uc 1 CON 1 0 :1:7 
]
[s S30468 . 1 `uc 1 CCH0 1 0 :1:0 
`uc 1 CCH1 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 EVPOL0 1 0 :1:3 
`uc 1 EVPOL1 1 0 :1:4 
]
[s S30474 . 1 `uc 1 CCH01 1 0 :1:0 
`uc 1 CCH11 1 0 :1:1 
`uc 1 CREF1 1 0 :1:2 
`uc 1 EVPOL01 1 0 :1:3 
`uc 1 EVPOL11 1 0 :1:4 
`uc 1 CPOL1 1 0 :1:5 
`uc 1 COE1 1 0 :1:6 
`uc 1 CON1 1 0 :1:7 
]
[s S30483 . 1 `uc 1 C1CH0 1 0 :1:0 
]
[s S30485 . 1 `uc 1 . 1 0 :1:0 
`uc 1 C1CH1 1 0 :1:1 
]
[u S30488 . 1 `S6868 1 . 1 0 `S6875 1 . 1 0 `S7050 1 . 1 0 `S7059 1 . 1 0 `S7061 1 . 1 0 ]
"13700
[s S30495 . 1 `uc 1 CCH 1 0 :2:0 
`uc 1 CREF 1 0 :1:2 
`uc 1 EVPOL 1 0 :2:3 
`uc 1 CPOL 1 0 :1:5 
`uc 1 COE 1 0 :1:6 
`uc 1 CON 1 0 :1:7 
]
[s S30502 . 1 `uc 1 CCH0 1 0 :1:0 
`uc 1 CCH1 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 EVPOL0 1 0 :1:3 
`uc 1 EVPOL1 1 0 :1:4 
]
[s S30508 . 1 `uc 1 CCH01 1 0 :1:0 
`uc 1 CCH11 1 0 :1:1 
`uc 1 CREF1 1 0 :1:2 
`uc 1 EVPOL01 1 0 :1:3 
`uc 1 EVPOL11 1 0 :1:4 
`uc 1 CPOL1 1 0 :1:5 
`uc 1 COE1 1 0 :1:6 
`uc 1 CON1 1 0 :1:7 
]
[s S30517 . 1 `uc 1 C1CH0 1 0 :1:0 
]
[s S30519 . 1 `uc 1 . 1 0 :1:0 
`uc 1 C1CH1 1 0 :1:1 
]
[u S30522 . 1 `S6868 1 . 1 0 `S6875 1 . 1 0 `S7050 1 . 1 0 `S7059 1 . 1 0 `S7061 1 . 1 0 ]
"13837
[s S30529 . 1 `uc 1 SCS 1 0 :2:0 
`uc 1 . 1 0 :1:2 
`uc 1 OSTS 1 0 :1:3 
`uc 1 IRCF 1 0 :3:4 
`uc 1 IDLEN 1 0 :1:7 
]
[s S30535 . 1 `uc 1 SCS0 1 0 :1:0 
`uc 1 SCS1 1 0 :1:1 
`uc 1 . 1 0 :2:2 
`uc 1 IRCF0 1 0 :1:4 
`uc 1 IRCF1 1 0 :1:5 
`uc 1 IRCF2 1 0 :1:6 
]
[u S30542 . 1 `S7159 1 . 1 0 `S7165 1 . 1 0 ]
"13963
[s S30546 . 1 `uc 1 T0PS 1 0 :3:0 
`uc 1 PSA 1 0 :1:3 
`uc 1 T0SE 1 0 :1:4 
`uc 1 T0CS 1 0 :1:5 
`uc 1 T08BIT 1 0 :1:6 
`uc 1 TMR0ON 1 0 :1:7 
]
[s S30553 . 1 `uc 1 T0PS0 1 0 :1:0 
`uc 1 T0PS1 1 0 :1:1 
`uc 1 T0PS2 1 0 :1:2 
]
[u S30557 . 1 `S7189 1 . 1 0 `S7196 1 . 1 0 ]
"14087
[s S30563 . 1 `uc 1 TMR0L 1 0 :8:0 
]
[u S30565 . 1 `S7217 1 . 1 0 ]
"14106
[s S30569 . 1 `uc 1 TMR0H 1 0 :8:0 
]
[u S30571 . 1 `S7225 1 . 1 0 ]
"14116
[s S30574 . 1 `uc 1 C 1 0 :1:0 
`uc 1 DC 1 0 :1:1 
`uc 1 Z 1 0 :1:2 
`uc 1 OV 1 0 :1:3 
`uc 1 N 1 0 :1:4 
]
[s S30580 . 1 `uc 1 CARRY 1 0 :1:0 
]
[s S30582 . 1 `uc 1 . 1 0 :4:0 
`uc 1 NEGATIVE 1 0 :1:4 
]
[s S30585 . 1 `uc 1 . 1 0 :3:0 
`uc 1 OVERFLOW 1 0 :1:3 
]
[s S30588 . 1 `uc 1 . 1 0 :2:0 
`uc 1 ZERO 1 0 :1:2 
]
[u S30591 . 1 `S7232 1 . 1 0 `S7238 1 . 1 0 `S7240 1 . 1 0 `S7243 1 . 1 0 `S7246 1 . 1 0 ]
"14209
[s S30600 . 1 `uc 1 FSR2L 1 0 :8:0 
]
[u S30602 . 1 `S7275 1 . 1 0 ]
"14234
[s S30607 . 1 `uc 1 PLUSW2 1 0 :8:0 
]
[u S30609 . 1 `S7284 1 . 1 0 ]
"14253
[s S30613 . 1 `uc 1 PREINC2 1 0 :8:0 
]
[u S30615 . 1 `S7292 1 . 1 0 ]
"14272
[s S30619 . 1 `uc 1 POSTDEC2 1 0 :8:0 
]
[u S30621 . 1 `S7300 1 . 1 0 ]
"14291
[s S30625 . 1 `uc 1 POSTINC2 1 0 :8:0 
]
[u S30627 . 1 `S7308 1 . 1 0 ]
"14310
[s S30631 . 1 `uc 1 INDF2 1 0 :8:0 
]
[u S30633 . 1 `S7316 1 . 1 0 ]
"14341
[s S30639 . 1 `uc 1 FSR1L 1 0 :8:0 
]
[u S30641 . 1 `S7326 1 . 1 0 ]
"14366
[s S30646 . 1 `uc 1 PLUSW1 1 0 :8:0 
]
[u S30648 . 1 `S7335 1 . 1 0 ]
"14385
[s S30652 . 1 `uc 1 PREINC1 1 0 :8:0 
]
[u S30654 . 1 `S7343 1 . 1 0 ]
"14404
[s S30658 . 1 `uc 1 POSTDEC1 1 0 :8:0 
]
[u S30660 . 1 `S7351 1 . 1 0 ]
"14423
[s S30664 . 1 `uc 1 POSTINC1 1 0 :8:0 
]
[u S30666 . 1 `S7359 1 . 1 0 ]
"14442
[s S30670 . 1 `uc 1 INDF1 1 0 :8:0 
]
[u S30672 . 1 `S7367 1 . 1 0 ]
"14461
[s S30676 . 1 `uc 1 WREG 1 0 :8:0 
]
[u S30678 . 1 `S7375 1 . 1 0 ]
"14486
[s S30683 . 1 `uc 1 FSR0L 1 0 :8:0 
]
[u S30685 . 1 `S7384 1 . 1 0 ]
"14511
[s S30690 . 1 `uc 1 PLUSW0 1 0 :8:0 
]
[u S30692 . 1 `S7393 1 . 1 0 ]
"14530
[s S30696 . 1 `uc 1 PREINC0 1 0 :8:0 
]
[u S30698 . 1 `S7401 1 . 1 0 ]
"14549
[s S30702 . 1 `uc 1 POSTDEC0 1 0 :8:0 
]
[u S30704 . 1 `S7409 1 . 1 0 ]
"14568
[s S30708 . 1 `uc 1 POSTINC0 1 0 :8:0 
]
[u S30710 . 1 `S7417 1 . 1 0 ]
"14587
[s S30714 . 1 `uc 1 INDF0 1 0 :8:0 
]
[u S30716 . 1 `S7425 1 . 1 0 ]
"14597
[s S30719 . 1 `uc 1 INT1IF 1 0 :1:0 
`uc 1 INT2IF 1 0 :1:1 
`uc 1 INT3IF 1 0 :1:2 
`uc 1 INT1IE 1 0 :1:3 
`uc 1 INT2IE 1 0 :1:4 
`uc 1 INT3IE 1 0 :1:5 
`uc 1 INT1IP 1 0 :1:6 
`uc 1 INT2IP 1 0 :1:7 
]
[s S30728 . 1 `uc 1 INT1F 1 0 :1:0 
`uc 1 INT2F 1 0 :1:1 
`uc 1 INT3F 1 0 :1:2 
`uc 1 INT1E 1 0 :1:3 
`uc 1 INT2E 1 0 :1:4 
`uc 1 INT3E 1 0 :1:5 
`uc 1 INT1P 1 0 :1:6 
`uc 1 INT2P 1 0 :1:7 
]
[u S30737 . 1 `S7432 1 . 1 0 `S7441 1 . 1 0 ]
"14633
[s S30741 . 1 `uc 1 . 1 0 :7:0 
`uc 1 NOT_RBPU 1 0 :1:7 
]
[s S30744 . 1 `uc 1 RBIP 1 0 :1:0 
`uc 1 INT3IP 1 0 :1:1 
`uc 1 TMR0IP 1 0 :1:2 
`uc 1 INTEDG3 1 0 :1:3 
`uc 1 INTEDG2 1 0 :1:4 
`uc 1 INTEDG1 1 0 :1:5 
`uc 1 INTEDG0 1 0 :1:6 
`uc 1 nRBPU 1 0 :1:7 
]
[s S30753 . 1 `uc 1 . 1 0 :1:0 
`uc 1 INT3P 1 0 :1:1 
`uc 1 T0IP 1 0 :1:2 
`uc 1 . 1 0 :4:3 
`uc 1 RBPU 1 0 :1:7 
]
[u S30759 . 1 `S7472 1 . 1 0 `S7475 1 . 1 0 `S7484 1 . 1 0 ]
"14745
[s S30764 . 1 `uc 1 RBIF 1 0 :1:0 
`uc 1 INT0IF 1 0 :1:1 
`uc 1 TMR0IF 1 0 :1:2 
`uc 1 RBIE 1 0 :1:3 
`uc 1 INT0IE 1 0 :1:4 
`uc 1 TMR0IE 1 0 :1:5 
`uc 1 PEIE_GIEL 1 0 :1:6 
`uc 1 GIE_GIEH 1 0 :1:7 
]
[s S30773 . 1 `uc 1 . 1 0 :1:0 
`uc 1 INT0F 1 0 :1:1 
`uc 1 T0IF 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 INT0E 1 0 :1:4 
`uc 1 T0IE 1 0 :1:5 
`uc 1 PEIE 1 0 :1:6 
`uc 1 GIE 1 0 :1:7 
]
[s S30782 . 1 `uc 1 . 1 0 :6:0 
`uc 1 GIEL 1 0 :1:6 
`uc 1 GIEH 1 0 :1:7 
]
[s S30786 . 1 `uc 1 . 1 0 :1:0 
`uc 1 INT0F 1 0 :1:1 
`uc 1 T0IF 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 INT0E 1 0 :1:4 
`uc 1 T0IE 1 0 :1:5 
`uc 1 PEIE 1 0 :1:6 
`uc 1 GIE 1 0 :1:7 
]
[s S30795 . 1 `uc 1 . 1 0 :6:0 
`uc 1 GIEL 1 0 :1:6 
`uc 1 GIEH 1 0 :1:7 
]
[u S30799 . 1 `S210 1 . 1 0 `S219 1 . 1 0 `S228 1 . 1 0 `S219 1 . 1 0 `S228 1 . 1 0 ]
"14946
[s S30808 . 1 `uc 1 PRODL 1 0 :8:0 
]
[u S30810 . 1 `S7515 1 . 1 0 ]
"14965
[s S30814 . 1 `uc 1 PRODH 1 0 :8:0 
]
[u S30816 . 1 `S7523 1 . 1 0 ]
"14984
[s S30820 . 1 `uc 1 TABLAT 1 0 :8:0 
]
[u S30822 . 1 `S7531 1 . 1 0 ]
"15011
[s S30827 . 1 `uc 1 TBLPTRL 1 0 :8:0 
]
[u S30829 . 1 `S7540 1 . 1 0 ]
"15030
[s S30833 . 1 `uc 1 TBLPTRH 1 0 :8:0 
]
[u S30835 . 1 `S7548 1 . 1 0 ]
"15070
[s S30842 . 1 `uc 1 PCL 1 0 :8:0 
]
[u S30844 . 1 `S7559 1 . 1 0 ]
"15089
[s S30848 . 1 `uc 1 PCH 1 0 :8:0 
]
[u S30850 . 1 `S7567 1 . 1 0 ]
"15108
[s S30854 . 1 `uc 1 STKPTR 1 0 :5:0 
`uc 1 . 1 0 :1:5 
`uc 1 STKUNF 1 0 :1:6 
`uc 1 STKFUL 1 0 :1:7 
]
[s S30859 . 1 `uc 1 SP0 1 0 :1:0 
`uc 1 SP1 1 0 :1:1 
`uc 1 SP2 1 0 :1:2 
`uc 1 SP3 1 0 :1:3 
`uc 1 SP4 1 0 :1:4 
`uc 1 . 1 0 :2:5 
`uc 1 STKOVF 1 0 :1:7 
]
[u S30867 . 1 `S7575 1 . 1 0 `S7580 1 . 1 0 ]
"15193
[s S30873 . 1 `uc 1 TOSL 1 0 :8:0 
]
[u S30875 . 1 `S7607 1 . 1 0 ]
"15212
[s S30879 . 1 `uc 1 TOSH 1 0 :8:0 
]
[u S30881 . 1 `S7615 1 . 1 0 ]
"17587
[s S32058 . 1 `uc 1 Cap1OVF 1 0 :1:0 
`uc 1 Cap2OVF 1 0 :1:1 
]
[u S32061 capstatus 1 `S8796 1 . 1 0 `uc 1 . 1 0 :8:0 
]
"13 /Applications/microchip/xc8/v1.10/include/stddef.h
[s S32066 . 1 `uc 1 RX_NINE 1 0 :1:0 
`uc 1 TX_NINE 1 0 :1:1 
`uc 1 FRAME_ERROR 1 0 :1:2 
`uc 1 OVERRUN_ERROR 1 0 :1:3 
`uc 1 fill 1 0 :4:4 
]
[u S32072 USART2 1 `uc 1 val 1 0 `S8808 1 . 1 0 ]
"7069 /Applications/microchip/xc8/v1.10/include/pic18f26j50.h
[s S32209 __timer0_thread_struct 2 `i 1 data 2 0 ]
"224
[s S32242 . 1 `uc 1 IOLOCK 1 0 :1:0 
]
[u S32244 . 1 `S368 1 . 1 0 ]
"240
[s S32247 . 1 `uc 1 EPSTALL 1 0 :1:0 
`uc 1 EPINEN 1 0 :1:1 
`uc 1 EPOUTEN 1 0 :1:2 
`uc 1 EPCONDIS 1 0 :1:3 
`uc 1 EPHSHK 1 0 :1:4 
]
[s S32253 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EP0CONDIS 1 0 :1:3 
]
[s S32256 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EP0HSHK 1 0 :1:4 
]
[s S32259 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EP0INEN 1 0 :1:1 
]
[s S32262 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EP0OUTEN 1 0 :1:2 
]
[s S32265 . 1 `uc 1 EP0STALL 1 0 :1:0 
]
[s S32267 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EPCONDIS0 1 0 :1:3 
]
[s S32270 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EPHSHK0 1 0 :1:4 
]
[s S32273 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EPINEN0 1 0 :1:1 
]
[s S32276 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EPOUTEN0 1 0 :1:2 
]
[s S32279 . 1 `uc 1 EPSTALL0 1 0 :1:0 
]
[u S32281 . 1 `S375 1 . 1 0 `S381 1 . 1 0 `S384 1 . 1 0 `S387 1 . 1 0 `S390 1 . 1 0 `S393 1 . 1 0 `S395 1 . 1 0 `S398 1 . 1 0 `S401 1 . 1 0 `S404 1 . 1 0 `S407 1 . 1 0 ]
"301
[s S32294 . 1 `uc 1 EPSTALL 1 0 :1:0 
`uc 1 EPINEN 1 0 :1:1 
`uc 1 EPOUTEN 1 0 :1:2 
`uc 1 EPCONDIS 1 0 :1:3 
`uc 1 EPHSHK 1 0 :1:4 
]
[s S32300 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EP1CONDIS 1 0 :1:3 
]
[s S32303 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EP1HSHK 1 0 :1:4 
]
[s S32306 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EP1INEN 1 0 :1:1 
]
[s S32309 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EP1OUTEN 1 0 :1:2 
]
[s S32312 . 1 `uc 1 EP1STALL 1 0 :1:0 
]
[s S32314 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EPCONDIS1 1 0 :1:3 
]
[s S32317 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EPHSHK1 1 0 :1:4 
]
[s S32320 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EPINEN1 1 0 :1:1 
]
[s S32323 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EPOUTEN1 1 0 :1:2 
]
[s S32326 . 1 `uc 1 EPSTALL1 1 0 :1:0 
]
[u S32328 . 1 `S375 1 . 1 0 `S462 1 . 1 0 `S465 1 . 1 0 `S468 1 . 1 0 `S471 1 . 1 0 `S474 1 . 1 0 `S476 1 . 1 0 `S479 1 . 1 0 `S482 1 . 1 0 `S485 1 . 1 0 `S488 1 . 1 0 ]
"432
[s S32341 . 1 `uc 1 EPSTALL 1 0 :1:0 
`uc 1 EPINEN 1 0 :1:1 
`uc 1 EPOUTEN 1 0 :1:2 
`uc 1 EPCONDIS 1 0 :1:3 
`uc 1 EPHSHK 1 0 :1:4 
]
[s S32347 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EP2CONDIS 1 0 :1:3 
]
[s S32350 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EP2HSHK 1 0 :1:4 
]
[s S32353 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EP2INEN 1 0 :1:1 
]
[s S32356 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EP2OUTEN 1 0 :1:2 
]
[s S32359 . 1 `uc 1 EP2STALL 1 0 :1:0 
]
[s S32361 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EPCONDIS2 1 0 :1:3 
]
[s S32364 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EPHSHK2 1 0 :1:4 
]
[s S32367 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EPINEN2 1 0 :1:1 
]
[s S32370 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EPOUTEN2 1 0 :1:2 
]
[s S32373 . 1 `uc 1 EPSTALL2 1 0 :1:0 
]
[u S32375 . 1 `S375 1 . 1 0 `S543 1 . 1 0 `S546 1 . 1 0 `S549 1 . 1 0 `S552 1 . 1 0 `S555 1 . 1 0 `S557 1 . 1 0 `S560 1 . 1 0 `S563 1 . 1 0 `S566 1 . 1 0 `S569 1 . 1 0 ]
"563
[s S32388 . 1 `uc 1 EPSTALL 1 0 :1:0 
`uc 1 EPINEN 1 0 :1:1 
`uc 1 EPOUTEN 1 0 :1:2 
`uc 1 EPCONDIS 1 0 :1:3 
`uc 1 EPHSHK 1 0 :1:4 
]
[s S32394 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EP3CONDIS 1 0 :1:3 
]
[s S32397 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EP3HSHK 1 0 :1:4 
]
[s S32400 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EP3INEN 1 0 :1:1 
]
[s S32403 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EP3OUTEN 1 0 :1:2 
]
[s S32406 . 1 `uc 1 EP3STALL 1 0 :1:0 
]
[s S32408 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EPCONDIS3 1 0 :1:3 
]
[s S32411 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EPHSHK3 1 0 :1:4 
]
[s S32414 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EPINEN3 1 0 :1:1 
]
[s S32417 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EPOUTEN3 1 0 :1:2 
]
[s S32420 . 1 `uc 1 EPSTALL3 1 0 :1:0 
]
[u S32422 . 1 `S375 1 . 1 0 `S624 1 . 1 0 `S627 1 . 1 0 `S630 1 . 1 0 `S633 1 . 1 0 `S636 1 . 1 0 `S638 1 . 1 0 `S641 1 . 1 0 `S644 1 . 1 0 `S647 1 . 1 0 `S650 1 . 1 0 ]
"694
[s S32435 . 1 `uc 1 EPSTALL 1 0 :1:0 
`uc 1 EPINEN 1 0 :1:1 
`uc 1 EPOUTEN 1 0 :1:2 
`uc 1 EPCONDIS 1 0 :1:3 
`uc 1 EPHSHK 1 0 :1:4 
]
[s S32441 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EP4CONDIS 1 0 :1:3 
]
[s S32444 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EP4HSHK 1 0 :1:4 
]
[s S32447 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EP4INEN 1 0 :1:1 
]
[s S32450 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EP4OUTEN 1 0 :1:2 
]
[s S32453 . 1 `uc 1 EP4STALL 1 0 :1:0 
]
[s S32455 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EPCONDIS4 1 0 :1:3 
]
[s S32458 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EPHSHK4 1 0 :1:4 
]
[s S32461 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EPINEN4 1 0 :1:1 
]
[s S32464 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EPOUTEN4 1 0 :1:2 
]
[s S32467 . 1 `uc 1 EPSTALL4 1 0 :1:0 
]
[u S32469 . 1 `S375 1 . 1 0 `S705 1 . 1 0 `S708 1 . 1 0 `S711 1 . 1 0 `S714 1 . 1 0 `S717 1 . 1 0 `S719 1 . 1 0 `S722 1 . 1 0 `S725 1 . 1 0 `S728 1 . 1 0 `S731 1 . 1 0 ]
"825
[s S32482 . 1 `uc 1 EPSTALL 1 0 :1:0 
`uc 1 EPINEN 1 0 :1:1 
`uc 1 EPOUTEN 1 0 :1:2 
`uc 1 EPCONDIS 1 0 :1:3 
`uc 1 EPHSHK 1 0 :1:4 
]
[s S32488 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EP5CONDIS 1 0 :1:3 
]
[s S32491 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EP5HSHK 1 0 :1:4 
]
[s S32494 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EP5INEN 1 0 :1:1 
]
[s S32497 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EP5OUTEN 1 0 :1:2 
]
[s S32500 . 1 `uc 1 EP5STALL 1 0 :1:0 
]
[s S32502 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EPCONDIS5 1 0 :1:3 
]
[s S32505 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EPHSHK5 1 0 :1:4 
]
[s S32508 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EPINEN5 1 0 :1:1 
]
[s S32511 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EPOUTEN5 1 0 :1:2 
]
[s S32514 . 1 `uc 1 EPSTALL5 1 0 :1:0 
]
[u S32516 . 1 `S375 1 . 1 0 `S786 1 . 1 0 `S789 1 . 1 0 `S792 1 . 1 0 `S795 1 . 1 0 `S798 1 . 1 0 `S800 1 . 1 0 `S803 1 . 1 0 `S806 1 . 1 0 `S809 1 . 1 0 `S812 1 . 1 0 ]
"956
[s S32529 . 1 `uc 1 EPSTALL 1 0 :1:0 
`uc 1 EPINEN 1 0 :1:1 
`uc 1 EPOUTEN 1 0 :1:2 
`uc 1 EPCONDIS 1 0 :1:3 
`uc 1 EPHSHK 1 0 :1:4 
]
[s S32535 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EP6CONDIS 1 0 :1:3 
]
[s S32538 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EP6HSHK 1 0 :1:4 
]
[s S32541 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EP6INEN 1 0 :1:1 
]
[s S32544 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EP6OUTEN 1 0 :1:2 
]
[s S32547 . 1 `uc 1 EP6STALL 1 0 :1:0 
]
[s S32549 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EPCONDIS6 1 0 :1:3 
]
[s S32552 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EPHSHK6 1 0 :1:4 
]
[s S32555 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EPINEN6 1 0 :1:1 
]
[s S32558 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EPOUTEN6 1 0 :1:2 
]
[s S32561 . 1 `uc 1 EPSTALL6 1 0 :1:0 
]
[u S32563 . 1 `S375 1 . 1 0 `S867 1 . 1 0 `S870 1 . 1 0 `S873 1 . 1 0 `S876 1 . 1 0 `S879 1 . 1 0 `S881 1 . 1 0 `S884 1 . 1 0 `S887 1 . 1 0 `S890 1 . 1 0 `S893 1 . 1 0 ]
"1087
[s S32576 . 1 `uc 1 EPSTALL 1 0 :1:0 
`uc 1 EPINEN 1 0 :1:1 
`uc 1 EPOUTEN 1 0 :1:2 
`uc 1 EPCONDIS 1 0 :1:3 
`uc 1 EPHSHK 1 0 :1:4 
]
[s S32582 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EP7CONDIS 1 0 :1:3 
]
[s S32585 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EP7HSHK 1 0 :1:4 
]
[s S32588 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EP7INEN 1 0 :1:1 
]
[s S32591 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EP7OUTEN 1 0 :1:2 
]
[s S32594 . 1 `uc 1 EP7STALL 1 0 :1:0 
]
[s S32596 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EPCONDIS7 1 0 :1:3 
]
[s S32599 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EPHSHK7 1 0 :1:4 
]
[s S32602 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EPINEN7 1 0 :1:1 
]
[s S32605 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EPOUTEN7 1 0 :1:2 
]
[s S32608 . 1 `uc 1 EPSTALL7 1 0 :1:0 
]
[u S32610 . 1 `S375 1 . 1 0 `S948 1 . 1 0 `S951 1 . 1 0 `S954 1 . 1 0 `S957 1 . 1 0 `S960 1 . 1 0 `S962 1 . 1 0 `S965 1 . 1 0 `S968 1 . 1 0 `S971 1 . 1 0 `S974 1 . 1 0 ]
"1218
[s S32623 . 1 `uc 1 EPSTALL 1 0 :1:0 
`uc 1 EPINEN 1 0 :1:1 
`uc 1 EPOUTEN 1 0 :1:2 
`uc 1 EPCONDIS 1 0 :1:3 
`uc 1 EPHSHK 1 0 :1:4 
]
[s S32629 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EPCONDIS8 1 0 :1:3 
]
[s S32632 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EPHSHK8 1 0 :1:4 
]
[s S32635 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EPINEN8 1 0 :1:1 
]
[s S32638 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EPOUTEN8 1 0 :1:2 
]
[s S32641 . 1 `uc 1 EPSTALL8 1 0 :1:0 
]
[u S32643 . 1 `S375 1 . 1 0 `S1029 1 . 1 0 `S1032 1 . 1 0 `S1035 1 . 1 0 `S1038 1 . 1 0 `S1041 1 . 1 0 ]
"1330
[s S32651 . 1 `uc 1 EPSTALL 1 0 :1:0 
`uc 1 EPINEN 1 0 :1:1 
`uc 1 EPOUTEN 1 0 :1:2 
`uc 1 EPCONDIS 1 0 :1:3 
`uc 1 EPHSHK 1 0 :1:4 
]
[s S32657 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EPCONDIS9 1 0 :1:3 
]
[s S32660 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EPHSHK9 1 0 :1:4 
]
[s S32663 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EPINEN9 1 0 :1:1 
]
[s S32666 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EPOUTEN9 1 0 :1:2 
]
[s S32669 . 1 `uc 1 EPSTALL9 1 0 :1:0 
]
[u S32671 . 1 `S375 1 . 1 0 `S1077 1 . 1 0 `S1080 1 . 1 0 `S1083 1 . 1 0 `S1086 1 . 1 0 `S1089 1 . 1 0 ]
"1417
[s S32679 . 1 `uc 1 EPSTALL 1 0 :1:0 
`uc 1 EPINEN 1 0 :1:1 
`uc 1 EPOUTEN 1 0 :1:2 
`uc 1 EPCONDIS 1 0 :1:3 
`uc 1 EPHSHK 1 0 :1:4 
]
[s S32685 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EPCONDIS10 1 0 :1:3 
]
[s S32688 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EPHSHK10 1 0 :1:4 
]
[s S32691 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EPINEN10 1 0 :1:1 
]
[s S32694 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EPOUTEN10 1 0 :1:2 
]
[s S32697 . 1 `uc 1 EPSTALL10 1 0 :1:0 
]
[u S32699 . 1 `S375 1 . 1 0 `S1125 1 . 1 0 `S1128 1 . 1 0 `S1131 1 . 1 0 `S1134 1 . 1 0 `S1137 1 . 1 0 ]
"1504
[s S32707 . 1 `uc 1 EPSTALL 1 0 :1:0 
`uc 1 EPINEN 1 0 :1:1 
`uc 1 EPOUTEN 1 0 :1:2 
`uc 1 EPCONDIS 1 0 :1:3 
`uc 1 EPHSHK 1 0 :1:4 
]
[s S32713 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EPCONDIS11 1 0 :1:3 
]
[s S32716 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EPHSHK11 1 0 :1:4 
]
[s S32719 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EPINEN11 1 0 :1:1 
]
[s S32722 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EPOUTEN11 1 0 :1:2 
]
[s S32725 . 1 `uc 1 EPSTALL11 1 0 :1:0 
]
[u S32727 . 1 `S375 1 . 1 0 `S1173 1 . 1 0 `S1176 1 . 1 0 `S1179 1 . 1 0 `S1182 1 . 1 0 `S1185 1 . 1 0 ]
"1591
[s S32735 . 1 `uc 1 EPSTALL 1 0 :1:0 
`uc 1 EPINEN 1 0 :1:1 
`uc 1 EPOUTEN 1 0 :1:2 
`uc 1 EPCONDIS 1 0 :1:3 
`uc 1 EPHSHK 1 0 :1:4 
]
[s S32741 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EPCONDIS12 1 0 :1:3 
]
[s S32744 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EPHSHK12 1 0 :1:4 
]
[s S32747 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EPINEN12 1 0 :1:1 
]
[s S32750 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EPOUTEN12 1 0 :1:2 
]
[s S32753 . 1 `uc 1 EPSTALL12 1 0 :1:0 
]
[u S32755 . 1 `S375 1 . 1 0 `S1221 1 . 1 0 `S1224 1 . 1 0 `S1227 1 . 1 0 `S1230 1 . 1 0 `S1233 1 . 1 0 ]
"1678
[s S32763 . 1 `uc 1 EPSTALL 1 0 :1:0 
`uc 1 EPINEN 1 0 :1:1 
`uc 1 EPOUTEN 1 0 :1:2 
`uc 1 EPCONDIS 1 0 :1:3 
`uc 1 EPHSHK 1 0 :1:4 
]
[s S32769 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EPCONDIS13 1 0 :1:3 
]
[s S32772 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EPHSHK13 1 0 :1:4 
]
[s S32775 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EPINEN13 1 0 :1:1 
]
[s S32778 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EPOUTEN13 1 0 :1:2 
]
[s S32781 . 1 `uc 1 EPSTALL13 1 0 :1:0 
]
[u S32783 . 1 `S375 1 . 1 0 `S1269 1 . 1 0 `S1272 1 . 1 0 `S1275 1 . 1 0 `S1278 1 . 1 0 `S1281 1 . 1 0 ]
"1765
[s S32791 . 1 `uc 1 EPSTALL 1 0 :1:0 
`uc 1 EPINEN 1 0 :1:1 
`uc 1 EPOUTEN 1 0 :1:2 
`uc 1 EPCONDIS 1 0 :1:3 
`uc 1 EPHSHK 1 0 :1:4 
]
[s S32797 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EPCONDIS14 1 0 :1:3 
]
[s S32800 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EPHSHK14 1 0 :1:4 
]
[s S32803 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EPINEN14 1 0 :1:1 
]
[s S32806 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EPOUTEN14 1 0 :1:2 
]
[s S32809 . 1 `uc 1 EPSTALL14 1 0 :1:0 
]
[u S32811 . 1 `S375 1 . 1 0 `S1317 1 . 1 0 `S1320 1 . 1 0 `S1323 1 . 1 0 `S1326 1 . 1 0 `S1329 1 . 1 0 ]
"1852
[s S32819 . 1 `uc 1 EPSTALL 1 0 :1:0 
`uc 1 EPINEN 1 0 :1:1 
`uc 1 EPOUTEN 1 0 :1:2 
`uc 1 EPCONDIS 1 0 :1:3 
`uc 1 EPHSHK 1 0 :1:4 
]
[s S32825 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EPCONDIS15 1 0 :1:3 
]
[s S32828 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EPHSHK15 1 0 :1:4 
]
[s S32831 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EPINEN15 1 0 :1:1 
]
[s S32834 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EPOUTEN15 1 0 :1:2 
]
[s S32837 . 1 `uc 1 EPSTALL15 1 0 :1:0 
]
[u S32839 . 1 `S375 1 . 1 0 `S1365 1 . 1 0 `S1368 1 . 1 0 `S1371 1 . 1 0 `S1374 1 . 1 0 `S1377 1 . 1 0 ]
"1939
[s S32847 . 1 `uc 1 URSTIE 1 0 :1:0 
`uc 1 UERRIE 1 0 :1:1 
`uc 1 ACTVIE 1 0 :1:2 
`uc 1 TRNIE 1 0 :1:3 
`uc 1 IDLEIE 1 0 :1:4 
`uc 1 STALLIE 1 0 :1:5 
`uc 1 SOFIE 1 0 :1:6 
]
[u S32855 . 1 `S1407 1 . 1 0 ]
"2009
[s S32858 . 1 `uc 1 PIDEE 1 0 :1:0 
`uc 1 CRC5EE 1 0 :1:1 
`uc 1 CRC16EE 1 0 :1:2 
`uc 1 DFN8EE 1 0 :1:3 
`uc 1 BTOEE 1 0 :1:4 
`uc 1 . 1 0 :2:5 
`uc 1 BTSEE 1 0 :1:7 
]
[u S32866 . 1 `S1426 1 . 1 0 ]
"2064
[s S32869 . 1 `uc 1 ADDR 1 0 :7:0 
]
[s S32871 . 1 `uc 1 ADDR0 1 0 :1:0 
`uc 1 ADDR1 1 0 :1:1 
`uc 1 ADDR2 1 0 :1:2 
`uc 1 ADDR3 1 0 :1:3 
`uc 1 ADDR4 1 0 :1:4 
`uc 1 ADDR5 1 0 :1:5 
`uc 1 ADDR6 1 0 :1:6 
]
[u S32879 . 1 `S1445 1 . 1 0 `S1447 1 . 1 0 ]
"2117
[s S32883 . 1 `uc 1 PPB0 1 0 :1:0 
`uc 1 PPB1 1 0 :1:1 
`uc 1 FSEN 1 0 :1:2 
`uc 1 UTRDIS 1 0 :1:3 
`uc 1 UPUEN 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 UOEMON 1 0 :1:6 
`uc 1 UTEYE 1 0 :1:7 
]
[s S32892 . 1 `uc 1 UPP0 1 0 :1:0 
]
[s S32894 . 1 `uc 1 . 1 0 :1:0 
`uc 1 UPP1 1 0 :1:1 
]
[u S32897 . 1 `S1469 1 . 1 0 `S1478 1 . 1 0 `S1480 1 . 1 0 ]
"2185
[s S32902 . 1 `uc 1 PMPTTL 1 0 :1:0 
`uc 1 RTSECSEL0 1 0 :1:1 
`uc 1 RTSECSEL1 1 0 :1:2 
]
[u S32906 . 1 `S1502 1 . 1 0 ]
"2246
[s S32909 . 1 `uc 1 RODIV 1 0 :4:0 
`uc 1 ROSEL 1 0 :1:4 
`uc 1 ROSSLP 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 ROON 1 0 :1:7 
]
[s S32915 . 1 `uc 1 RODIV0 1 0 :1:0 
`uc 1 RODIV1 1 0 :1:1 
`uc 1 RODIV2 1 0 :1:2 
`uc 1 RODIV3 1 0 :1:3 
]
[u S32920 . 1 `S1513 1 . 1 0 `S1519 1 . 1 0 ]
"2285
[s S32924 . 1 `uc 1 CAL 1 0 :8:0 
]
[s S32926 . 1 `uc 1 CAL0 1 0 :1:0 
`uc 1 CAL1 1 0 :1:1 
`uc 1 CAL2 1 0 :1:2 
`uc 1 CAL3 1 0 :1:3 
`uc 1 CAL4 1 0 :1:4 
`uc 1 CAL5 1 0 :1:5 
`uc 1 CAL6 1 0 :1:6 
`uc 1 CAL7 1 0 :1:7 
]
[u S32935 . 1 `S1539 1 . 1 0 `S1541 1 . 1 0 ]
"2349
[s S32939 . 1 `uc 1 RTCPTR0 1 0 :1:0 
`uc 1 RTCPTR1 1 0 :1:1 
`uc 1 RTCOE 1 0 :1:2 
`uc 1 HALFSEC 1 0 :1:3 
`uc 1 RTCSYNC 1 0 :1:4 
`uc 1 RTCWREN 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 RTCEN 1 0 :1:7 
]
[u S32948 . 1 `S1565 1 . 1 0 ]
"2415
[s S32951 . 1 `uc 1 SPI1OD 1 0 :1:0 
`uc 1 SPI2OD 1 0 :1:1 
]
[u S32954 . 1 `S1586 1 . 1 0 ]
"2465
[s S32957 . 1 `uc 1 U1OD 1 0 :1:0 
`uc 1 U2OD 1 0 :1:1 
]
[u S32960 . 1 `S1595 1 . 1 0 ]
"2490
[s S32963 . 1 `uc 1 ECCP1OD 1 0 :1:0 
`uc 1 ECCP2OD 1 0 :1:1 
]
[u S32966 . 1 `S1604 1 . 1 0 ]
"2515
[s S32969 . 1 `uc 1 PCFG0 1 0 :1:0 
`uc 1 PCFG1 1 0 :1:1 
`uc 1 PCFG2 1 0 :1:2 
`uc 1 PCFG3 1 0 :1:3 
`uc 1 PCFG4 1 0 :1:4 
]
[u S32975 . 1 `S1613 1 . 1 0 ]
"2543
[s S32978 . 1 `uc 1 PCFG8 1 0 :1:0 
`uc 1 PCFG9 1 0 :1:1 
`uc 1 PCFG10 1 0 :1:2 
`uc 1 PCFG11 1 0 :1:3 
`uc 1 PCFG12 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 VBG2EN 1 0 :1:6 
`uc 1 VBGEN 1 0 :1:7 
]
[s S32987 . 1 `uc 1 . 1 0 :6:0 
`uc 1 PCFG14 1 0 :1:6 
]
[s S32990 . 1 `uc 1 . 1 0 :7:0 
`uc 1 PCFG15 1 0 :1:7 
]
[u S32993 . 1 `S1628 1 . 1 0 `S1637 1 . 1 0 `S1640 1 . 1 0 ]
"2597
[s S32998 . 1 `uc 1 DSPOR 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 DSMCLR 1 0 :1:2 
`uc 1 DSRTC 1 0 :1:3 
`uc 1 DSWDT 1 0 :1:4 
`uc 1 DSULP 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 DSFLT 1 0 :1:7 
]
[u S33007 . 1 `S1663 1 . 1 0 ]
"2663
[s S33010 . 1 `uc 1 DSINT0 1 0 :1:0 
]
[u S33012 . 1 `S1684 1 . 1 0 ]
"2707
[s S33015 . 1 `uc 1 RELEASE 1 0 :1:0 
`uc 1 DSBOR 1 0 :1:1 
`uc 1 ULPWDIS 1 0 :1:2 
]
[u S33019 . 1 `S1691 1 . 1 0 ]
"2728
[s S33022 . 1 `uc 1 RTCWDIS 1 0 :1:0 
`uc 1 DSULPEN 1 0 :1:1 
`uc 1 . 1 0 :5:2 
`uc 1 DSEN 1 0 :1:7 
]
[u S33027 . 1 `S1702 1 . 1 0 ]
"2779
[s S33031 . 1 `uc 1 DSGPR0 1 0 :8:0 
]
[u S33033 . 1 `S1716 1 . 1 0 ]
"2798
[s S33037 . 1 `uc 1 DSGPR1 1 0 :8:0 
]
[u S33039 . 1 `S1724 1 . 1 0 ]
"2808
[s S33042 . 1 `uc 1 T3CCP1 1 0 :1:0 
`uc 1 T3CCP2 1 0 :1:1 
`uc 1 . 1 0 :2:2 
`uc 1 T1RUN 1 0 :1:4 
]
[u S33047 . 1 `S1731 1 . 1 0 ]
"2830
[s S33050 . 1 `uc 1 CVR 1 0 :4:0 
`uc 1 CVRSS 1 0 :1:4 
`uc 1 CVRR 1 0 :1:5 
`uc 1 CVROE 1 0 :1:6 
`uc 1 CVREN 1 0 :1:7 
]
[s S33056 . 1 `uc 1 CVR0 1 0 :1:0 
`uc 1 CVR1 1 0 :1:1 
`uc 1 CVR2 1 0 :1:2 
`uc 1 CVR3 1 0 :1:3 
]
[s S33061 . 1 `uc 1 . 1 0 :6:0 
`uc 1 CVROEN 1 0 :1:6 
]
[u S33064 . 1 `S1744 1 . 1 0 `S1750 1 . 1 0 `S1755 1 . 1 0 ]
"2927
[s S33070 . 1 `uc 1 FRM 1 0 :8:0 
]
[s S33072 . 1 `uc 1 FRM0 1 0 :1:0 
`uc 1 FRM1 1 0 :1:1 
`uc 1 FRM2 1 0 :1:2 
`uc 1 FRM3 1 0 :1:3 
`uc 1 FRM4 1 0 :1:4 
`uc 1 FRM5 1 0 :1:5 
`uc 1 FRM6 1 0 :1:6 
`uc 1 FRM7 1 0 :1:7 
]
[s S33081 . 1 `uc 1 FRML 1 0 :8:0 
]
[u S33083 . 1 `S1778 1 . 1 0 `S1780 1 . 1 0 `S1789 1 . 1 0 ]
"2956
[s S33088 . 1 `uc 1 FRM 1 0 :3:0 
]
[s S33090 . 1 `uc 1 FRM8 1 0 :1:0 
`uc 1 FRM9 1 0 :1:1 
`uc 1 FRM10 1 0 :1:2 
]
[u S33094 . 1 `S1809 1 . 1 0 `S1811 1 . 1 0 ]
"3025
[s S33098 . 1 `uc 1 URSTIF 1 0 :1:0 
`uc 1 UERRIF 1 0 :1:1 
`uc 1 ACTVIF 1 0 :1:2 
`uc 1 TRNIF 1 0 :1:3 
`uc 1 IDLEIF 1 0 :1:4 
`uc 1 STALLIF 1 0 :1:5 
`uc 1 SOFIF 1 0 :1:6 
]
[u S33106 . 1 `S1825 1 . 1 0 ]
"3065
[s S33109 . 1 `uc 1 PIDEF 1 0 :1:0 
`uc 1 CRC5EF 1 0 :1:1 
`uc 1 CRC16EF 1 0 :1:2 
`uc 1 DFN8EF 1 0 :1:3 
`uc 1 BTOEF 1 0 :1:4 
`uc 1 . 1 0 :2:5 
`uc 1 BTSEF 1 0 :1:7 
]
[u S33117 . 1 `S1844 1 . 1 0 ]
"3120
[s S33120 . 1 `uc 1 . 1 0 :1:0 
`uc 1 PPBI 1 0 :1:1 
`uc 1 DIR 1 0 :1:2 
`uc 1 ENDP 1 0 :4:3 
]
[s S33125 . 1 `uc 1 . 1 0 :3:0 
`uc 1 ENDP0 1 0 :1:3 
`uc 1 ENDP1 1 0 :1:4 
`uc 1 ENDP2 1 0 :1:5 
`uc 1 ENDP3 1 0 :1:6 
]
[u S33131 . 1 `S1863 1 . 1 0 `S1868 1 . 1 0 ]
"3174
[s S33135 . 1 `uc 1 . 1 0 :1:0 
`uc 1 SUSPND 1 0 :1:1 
`uc 1 RESUME 1 0 :1:2 
`uc 1 USBEN 1 0 :1:3 
`uc 1 PKTDIS 1 0 :1:4 
`uc 1 SE0 1 0 :1:5 
`uc 1 PPBRST 1 0 :1:6 
]
[u S33143 . 1 `S1889 1 . 1 0 ]
"3263
[s S33147 . 1 `uc 1 DMACNTHB 1 0 :2:0 
]
[u S33149 . 1 `S1909 1 . 1 0 ]
"3282
[s S33153 . 1 `uc 1 DMACNTLB 1 0 :8:0 
]
[u S33155 . 1 `S1917 1 . 1 0 ]
"3301
[s S33159 . 1 `uc 1 DMARCPTRHB 1 0 :4:0 
]
[u S33161 . 1 `S1925 1 . 1 0 ]
"3320
[s S33165 . 1 `uc 1 DMARCVPTRLB 1 0 :8:0 
]
[u S33167 . 1 `S1933 1 . 1 0 ]
"3339
[s S33171 . 1 `uc 1 DMATXPTRHB 1 0 :4:0 
]
[u S33173 . 1 `S1941 1 . 1 0 ]
"3358
[s S33177 . 1 `uc 1 DMATXPTRLB 1 0 :8:0 
]
[u S33179 . 1 `S1949 1 . 1 0 ]
"3382
[s S33183 . 1 `uc 1 COUT1 1 0 :1:0 
`uc 1 COUT2 1 0 :1:1 
]
[u S33186 . 1 `S1957 1 . 1 0 ]
"3393
[s S33189 . 1 `uc 1 COUT1 1 0 :1:0 
`uc 1 COUT2 1 0 :1:1 
]
[u S33192 . 1 `S1957 1 . 1 0 ]
"3412
[s S33195 . 1 `uc 1 SEN 1 0 :1:0 
`uc 1 RSEN 1 0 :1:1 
`uc 1 PEN 1 0 :1:2 
`uc 1 RCEN 1 0 :1:3 
`uc 1 ACKEN 1 0 :1:4 
`uc 1 ACKDT 1 0 :1:5 
`uc 1 ACKSTAT 1 0 :1:6 
`uc 1 GCEN 1 0 :1:7 
]
[s S33204 . 1 `uc 1 . 1 0 :1:0 
`uc 1 ADMSK1 1 0 :1:1 
`uc 1 ADMSK2 1 0 :1:2 
`uc 1 ADMSK3 1 0 :1:3 
`uc 1 ADMSK4 1 0 :1:4 
`uc 1 ADMSK5 1 0 :1:5 
]
[s S33211 . 1 `uc 1 . 1 0 :5:0 
`uc 1 ACKDT2 1 0 :1:5 
]
[s S33214 . 1 `uc 1 . 1 0 :4:0 
`uc 1 ACKEN2 1 0 :1:4 
]
[s S33217 . 1 `uc 1 . 1 0 :6:0 
`uc 1 ACKSTAT2 1 0 :1:6 
]
[s S33220 . 1 `uc 1 . 1 0 :1:0 
`uc 1 ADMSK12 1 0 :1:1 
]
[s S33223 . 1 `uc 1 . 1 0 :2:0 
`uc 1 ADMSK22 1 0 :1:2 
]
[s S33226 . 1 `uc 1 . 1 0 :3:0 
`uc 1 ADMSK32 1 0 :1:3 
]
[s S33229 . 1 `uc 1 . 1 0 :4:0 
`uc 1 ADMSK42 1 0 :1:4 
]
[s S33232 . 1 `uc 1 . 1 0 :5:0 
`uc 1 ADMSK52 1 0 :1:5 
]
[s S33235 . 1 `uc 1 . 1 0 :7:0 
`uc 1 GCEN2 1 0 :1:7 
]
[s S33238 . 1 `uc 1 . 1 0 :2:0 
`uc 1 PEN2 1 0 :1:2 
]
[s S33241 . 1 `uc 1 . 1 0 :3:0 
`uc 1 RCEN2 1 0 :1:3 
]
[s S33244 . 1 `uc 1 . 1 0 :1:0 
`uc 1 RSEN2 1 0 :1:1 
]
[s S33247 . 1 `uc 1 SEN2 1 0 :1:0 
]
[u S33249 . 1 `S1975 1 . 1 0 `S1984 1 . 1 0 `S1991 1 . 1 0 `S1994 1 . 1 0 `S1997 1 . 1 0 `S2000 1 . 1 0 `S2003 1 . 1 0 `S2006 1 . 1 0 `S2009 1 . 1 0 `S2012 1 . 1 0 `S2015 1 . 1 0 `S2018 1 . 1 0 `S2021 1 . 1 0 `S2024 1 . 1 0 `S2027 1 . 1 0 ]
"3502
[s S33266 . 1 `uc 1 SSPM 1 0 :4:0 
`uc 1 CKP 1 0 :1:4 
`uc 1 SSPEN 1 0 :1:5 
`uc 1 SSPOV 1 0 :1:6 
`uc 1 WCOL 1 0 :1:7 
]
[s S33272 . 1 `uc 1 SSPM0 1 0 :1:0 
`uc 1 SSPM1 1 0 :1:1 
`uc 1 SSPM2 1 0 :1:2 
`uc 1 SSPM3 1 0 :1:3 
]
[s S33277 . 1 `uc 1 . 1 0 :4:0 
`uc 1 CKP2 1 0 :1:4 
]
[s S33280 . 1 `uc 1 . 1 0 :5:0 
`uc 1 SSPEN2 1 0 :1:5 
]
[s S33283 . 1 `uc 1 SSPM02 1 0 :1:0 
]
[s S33285 . 1 `uc 1 . 1 0 :1:0 
`uc 1 SSPM12 1 0 :1:1 
]
[s S33288 . 1 `uc 1 . 1 0 :2:0 
`uc 1 SSPM22 1 0 :1:2 
]
[s S33291 . 1 `uc 1 . 1 0 :3:0 
`uc 1 SSPM32 1 0 :1:3 
]
[s S33294 . 1 `uc 1 . 1 0 :6:0 
`uc 1 SSPOV2 1 0 :1:6 
]
[s S33297 . 1 `uc 1 . 1 0 :7:0 
`uc 1 WCOL2 1 0 :1:7 
]
[u S33300 . 1 `S2100 1 . 1 0 `S2106 1 . 1 0 `S2111 1 . 1 0 `S2114 1 . 1 0 `S2117 1 . 1 0 `S2119 1 . 1 0 `S2122 1 . 1 0 `S2125 1 . 1 0 `S2128 1 . 1 0 `S2131 1 . 1 0 ]
"3687
[s S33312 . 1 `uc 1 . 1 0 :2:0 
`uc 1 R_NOT_W 1 0 :1:2 
]
[s S33315 . 1 `uc 1 . 1 0 :5:0 
`uc 1 D_NOT_A 1 0 :1:5 
]
[s S33318 . 1 `uc 1 BF 1 0 :1:0 
`uc 1 UA 1 0 :1:1 
`uc 1 R_nW 1 0 :1:2 
`uc 1 S 1 0 :1:3 
`uc 1 P 1 0 :1:4 
`uc 1 D_nA 1 0 :1:5 
`uc 1 CKE 1 0 :1:6 
`uc 1 SMP 1 0 :1:7 
]
[s S33327 . 1 `uc 1 BF2 1 0 :1:0 
]
[s S33329 . 1 `uc 1 . 1 0 :6:0 
`uc 1 CKE2 1 0 :1:6 
]
[s S33332 . 1 `uc 1 . 1 0 :5:0 
`uc 1 DA2 1 0 :1:5 
]
[s S33335 . 1 `uc 1 . 1 0 :5:0 
`uc 1 DATA_ADDRESS2 1 0 :1:5 
]
[s S33338 . 1 `uc 1 . 1 0 :5:0 
`uc 1 D_A2 1 0 :1:5 
]
[s S33341 . 1 `uc 1 . 1 0 :5:0 
`uc 1 D_nA2 1 0 :1:5 
]
[s S33344 . 1 `uc 1 . 1 0 :5:0 
`uc 1 I2C_DAT2 1 0 :1:5 
]
[s S33347 . 1 `uc 1 . 1 0 :2:0 
`uc 1 I2C_READ2 1 0 :1:2 
]
[s S33350 . 1 `uc 1 . 1 0 :3:0 
`uc 1 I2C_START2 1 0 :1:3 
]
[s S33353 . 1 `uc 1 . 1 0 :4:0 
`uc 1 I2C_STOP2 1 0 :1:4 
]
[s S33356 . 1 `uc 1 . 1 0 :4:0 
`uc 1 P2 1 0 :1:4 
]
[s S33359 . 1 `uc 1 . 1 0 :2:0 
`uc 1 READ_WRITE2 1 0 :1:2 
]
[s S33362 . 1 `uc 1 . 1 0 :2:0 
`uc 1 RW2 1 0 :1:2 
]
[s S33365 . 1 `uc 1 . 1 0 :2:0 
`uc 1 R_W2 1 0 :1:2 
]
[s S33368 . 1 `uc 1 . 1 0 :2:0 
`uc 1 R_nW2 1 0 :1:2 
]
[s S33371 . 1 `uc 1 . 1 0 :3:0 
`uc 1 S2 1 0 :1:3 
]
[s S33374 . 1 `uc 1 . 1 0 :7:0 
`uc 1 SMP2 1 0 :1:7 
]
[s S33377 . 1 `uc 1 . 1 0 :3:0 
`uc 1 START2 1 0 :1:3 
]
[s S33380 . 1 `uc 1 . 1 0 :4:0 
`uc 1 STOP2 1 0 :1:4 
]
[s S33383 . 1 `uc 1 . 1 0 :1:0 
`uc 1 UA2 1 0 :1:1 
]
[s S33386 . 1 `uc 1 . 1 0 :5:0 
`uc 1 nA2 1 0 :1:5 
]
[s S33389 . 1 `uc 1 . 1 0 :5:0 
`uc 1 nADDRESS2 1 0 :1:5 
]
[s S33392 . 1 `uc 1 . 1 0 :2:0 
`uc 1 nW2 1 0 :1:2 
]
[s S33395 . 1 `uc 1 . 1 0 :2:0 
`uc 1 nWRITE2 1 0 :1:2 
]
[u S33398 . 1 `S2180 1 . 1 0 `S2183 1 . 1 0 `S2186 1 . 1 0 `S2195 1 . 1 0 `S2197 1 . 1 0 `S2200 1 . 1 0 `S2203 1 . 1 0 `S2206 1 . 1 0 `S2209 1 . 1 0 `S2212 1 . 1 0 `S2215 1 . 1 0 `S2218 1 . 1 0 `S2221 1 . 1 0 `S2224 1 . 1 0 `S2227 1 . 1 0 `S2230 1 . 1 0 `S2233 1 . 1 0 `S2236 1 . 1 0 `S2239 1 . 1 0 `S2242 1 . 1 0 `S2245 1 . 1 0 `S2248 1 . 1 0 `S2251 1 . 1 0 `S2254 1 . 1 0 `S2257 1 . 1 0 `S2260 1 . 1 0 `S2263 1 . 1 0 ]
"3896
[s S33427 . 1 `uc 1 SSPADD 1 0 :8:0 
]
[s S33429 . 1 `uc 1 MSK0 1 0 :1:0 
`uc 1 MSK1 1 0 :1:1 
`uc 1 MSK2 1 0 :1:2 
`uc 1 MSK3 1 0 :1:3 
`uc 1 MSK4 1 0 :1:4 
`uc 1 MSK5 1 0 :1:5 
`uc 1 MSK6 1 0 :1:6 
`uc 1 MSK7 1 0 :1:7 
]
[s S33438 . 1 `uc 1 MSK02 1 0 :1:0 
]
[s S33440 . 1 `uc 1 . 1 0 :1:0 
`uc 1 MSK12 1 0 :1:1 
]
[s S33443 . 1 `uc 1 . 1 0 :2:0 
`uc 1 MSK22 1 0 :1:2 
]
[s S33446 . 1 `uc 1 . 1 0 :3:0 
`uc 1 MSK32 1 0 :1:3 
]
[s S33449 . 1 `uc 1 . 1 0 :4:0 
`uc 1 MSK42 1 0 :1:4 
]
[s S33452 . 1 `uc 1 . 1 0 :5:0 
`uc 1 MSK52 1 0 :1:5 
]
[s S33455 . 1 `uc 1 . 1 0 :6:0 
`uc 1 MSK62 1 0 :1:6 
]
[s S33458 . 1 `uc 1 . 1 0 :7:0 
`uc 1 MSK72 1 0 :1:7 
]
[u S33461 . 1 `S2381 1 . 1 0 `S2383 1 . 1 0 `S2392 1 . 1 0 `S2394 1 . 1 0 `S2397 1 . 1 0 `S2400 1 . 1 0 `S2403 1 . 1 0 `S2406 1 . 1 0 `S2409 1 . 1 0 `S2412 1 . 1 0 ]
"4210
[s S33474 . 1 `uc 1 SSPBUF 1 0 :8:0 
]
[u S33476 . 1 `S2462 1 . 1 0 ]
"4220
[s S33479 . 1 `uc 1 T4CKPS 1 0 :2:0 
`uc 1 TMR4ON 1 0 :1:2 
`uc 1 T4OUTPS 1 0 :4:3 
]
[s S33483 . 1 `uc 1 T4CKPS0 1 0 :1:0 
`uc 1 T4CKPS1 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 T4OUTPS0 1 0 :1:3 
`uc 1 T4OUTPS1 1 0 :1:4 
`uc 1 T4OUTPS2 1 0 :1:5 
`uc 1 T4OUTPS3 1 0 :1:6 
]
[u S33491 . 1 `S2469 1 . 1 0 `S2473 1 . 1 0 ]
"4299
[s S33496 . 1 `uc 1 PR4 1 0 :8:0 
]
[u S33498 . 1 `S2498 1 . 1 0 ]
"4318
[s S33502 . 1 `uc 1 TMR4 1 0 :8:0 
]
[u S33504 . 1 `S2506 1 . 1 0 ]
"4328
[s S33507 . 1 `uc 1 TMR3ON 1 0 :1:0 
`uc 1 RD16 1 0 :1:1 
`uc 1 T3SYNC 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 T3CKPS 1 0 :2:4 
`uc 1 TMR3CS 1 0 :2:6 
]
[s S33514 . 1 `uc 1 . 1 0 :4:0 
`uc 1 T3CKPS0 1 0 :1:4 
`uc 1 T3CKPS1 1 0 :1:5 
`uc 1 TMR3CS0 1 0 :1:6 
`uc 1 TMR3CS1 1 0 :1:7 
]
[s S33520 . 1 `uc 1 . 1 0 :7:0 
`uc 1 RD163 1 0 :1:7 
]
[s S33523 . 1 `uc 1 . 1 0 :7:0 
`uc 1 T3RD16 1 0 :1:7 
]
[u S33526 . 1 `S2513 1 . 1 0 `S2520 1 . 1 0 `S2526 1 . 1 0 `S2529 1 . 1 0 ]
"4432
[s S33534 . 1 `uc 1 TMR3L 1 0 :8:0 
]
[u S33536 . 1 `S2559 1 . 1 0 ]
"4451
[s S33540 . 1 `uc 1 TMR3H 1 0 :8:0 
]
[u S33542 . 1 `S2567 1 . 1 0 ]
"4461
[s S33545 . 1 `uc 1 ABDEN 1 0 :1:0 
`uc 1 WUE 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 BRG16 1 0 :1:3 
`uc 1 TXCKP 1 0 :1:4 
`uc 1 RXDTP 1 0 :1:5 
`uc 1 RCIDL 1 0 :1:6 
`uc 1 ABDOVF 1 0 :1:7 
]
[s S33554 . 1 `uc 1 ABDEN2 1 0 :1:0 
]
[s S33556 . 1 `uc 1 . 1 0 :7:0 
`uc 1 ABDOVF2 1 0 :1:7 
]
[s S33559 . 1 `uc 1 . 1 0 :3:0 
`uc 1 BRG162 1 0 :1:3 
]
[s S33562 . 1 `uc 1 . 1 0 :5:0 
`uc 1 DTRXP2 1 0 :1:5 
]
[s S33565 . 1 `uc 1 . 1 0 :6:0 
`uc 1 RCIDL2 1 0 :1:6 
]
[s S33568 . 1 `uc 1 . 1 0 :6:0 
`uc 1 RCMT2 1 0 :1:6 
]
[s S33571 . 1 `uc 1 . 1 0 :5:0 
`uc 1 RXDTP2 1 0 :1:5 
]
[s S33574 . 1 `uc 1 . 1 0 :4:0 
`uc 1 SCKP2 1 0 :1:4 
]
[s S33577 . 1 `uc 1 . 1 0 :4:0 
`uc 1 TXCKP2 1 0 :1:4 
]
[s S33580 . 1 `uc 1 . 1 0 :1:0 
`uc 1 WUE2 1 0 :1:1 
]
[u S33583 . 1 `S2574 1 . 1 0 `S2583 1 . 1 0 `S2585 1 . 1 0 `S2588 1 . 1 0 `S2591 1 . 1 0 `S2594 1 . 1 0 `S2597 1 . 1 0 `S2600 1 . 1 0 `S2603 1 . 1 0 `S2606 1 . 1 0 `S2609 1 . 1 0 ]
"4615
[s S33597 . 1 `uc 1 SPBRGH2 1 0 :8:0 
]
[u S33599 . 1 `S2664 1 . 1 0 ]
"4643
[s S33604 . 1 `uc 1 ABDEN 1 0 :1:0 
`uc 1 WUE 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 BRG16 1 0 :1:3 
`uc 1 TXCKP 1 0 :1:4 
`uc 1 RXDTP 1 0 :1:5 
`uc 1 RCIDL 1 0 :1:6 
`uc 1 ABDOVF 1 0 :1:7 
]
[s S33613 . 1 `uc 1 ABDEN1 1 0 :1:0 
]
[s S33615 . 1 `uc 1 . 1 0 :7:0 
`uc 1 ABDOVF1 1 0 :1:7 
]
[s S33618 . 1 `uc 1 . 1 0 :3:0 
`uc 1 BRG161 1 0 :1:3 
]
[s S33621 . 1 `uc 1 . 1 0 :4:0 
`uc 1 CKTXP 1 0 :1:4 
]
[s S33624 . 1 `uc 1 . 1 0 :5:0 
`uc 1 DTRXP 1 0 :1:5 
]
[s S33627 . 1 `uc 1 . 1 0 :5:0 
`uc 1 DTRXP1 1 0 :1:5 
]
[s S33630 . 1 `uc 1 . 1 0 :6:0 
`uc 1 RCIDL1 1 0 :1:6 
]
[s S33633 . 1 `uc 1 . 1 0 :6:0 
`uc 1 RCMT 1 0 :1:6 
]
[s S33636 . 1 `uc 1 . 1 0 :6:0 
`uc 1 RCMT1 1 0 :1:6 
]
[s S33639 . 1 `uc 1 . 1 0 :5:0 
`uc 1 RXDTP1 1 0 :1:5 
]
[s S33642 . 1 `uc 1 . 1 0 :4:0 
`uc 1 SCKP 1 0 :1:4 
]
[s S33645 . 1 `uc 1 . 1 0 :4:0 
`uc 1 SCKP1 1 0 :1:4 
]
[s S33648 . 1 `uc 1 . 1 0 :4:0 
`uc 1 TXCKP1 1 0 :1:4 
]
[s S33651 . 1 `uc 1 . 1 0 :1:0 
`uc 1 WUE1 1 0 :1:1 
]
[s S33654 . 1 `uc 1 . 1 0 :5:0 
`uc 1 RXCKP 1 0 :1:5 
]
[s S33657 . 1 `uc 1 . 1 0 :1:0 
`uc 1 W4E 1 0 :1:1 
]
[u S33660 . 1 `S2574 1 . 1 0 `S2682 1 . 1 0 `S2684 1 . 1 0 `S2687 1 . 1 0 `S2690 1 . 1 0 `S2693 1 . 1 0 `S2696 1 . 1 0 `S2699 1 . 1 0 `S2702 1 . 1 0 `S2705 1 . 1 0 `S2708 1 . 1 0 `S2711 1 . 1 0 `S2714 1 . 1 0 `S2717 1 . 1 0 `S2720 1 . 1 0 `S2723 1 . 1 0 `S2726 1 . 1 0 ]
"4723
[s S33679 . 1 `uc 1 ABDEN 1 0 :1:0 
`uc 1 WUE 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 BRG16 1 0 :1:3 
`uc 1 TXCKP 1 0 :1:4 
`uc 1 RXDTP 1 0 :1:5 
`uc 1 RCIDL 1 0 :1:6 
`uc 1 ABDOVF 1 0 :1:7 
]
[s S33688 . 1 `uc 1 ABDEN1 1 0 :1:0 
]
[s S33690 . 1 `uc 1 . 1 0 :7:0 
`uc 1 ABDOVF1 1 0 :1:7 
]
[s S33693 . 1 `uc 1 . 1 0 :3:0 
`uc 1 BRG161 1 0 :1:3 
]
[s S33696 . 1 `uc 1 . 1 0 :4:0 
`uc 1 CKTXP 1 0 :1:4 
]
[s S33699 . 1 `uc 1 . 1 0 :5:0 
`uc 1 DTRXP 1 0 :1:5 
]
[s S33702 . 1 `uc 1 . 1 0 :5:0 
`uc 1 DTRXP1 1 0 :1:5 
]
[s S33705 . 1 `uc 1 . 1 0 :6:0 
`uc 1 RCIDL1 1 0 :1:6 
]
[s S33708 . 1 `uc 1 . 1 0 :6:0 
`uc 1 RCMT 1 0 :1:6 
]
[s S33711 . 1 `uc 1 . 1 0 :6:0 
`uc 1 RCMT1 1 0 :1:6 
]
[s S33714 . 1 `uc 1 . 1 0 :5:0 
`uc 1 RXDTP1 1 0 :1:5 
]
[s S33717 . 1 `uc 1 . 1 0 :4:0 
`uc 1 SCKP 1 0 :1:4 
]
[s S33720 . 1 `uc 1 . 1 0 :4:0 
`uc 1 SCKP1 1 0 :1:4 
]
[s S33723 . 1 `uc 1 . 1 0 :4:0 
`uc 1 TXCKP1 1 0 :1:4 
]
[s S33726 . 1 `uc 1 . 1 0 :1:0 
`uc 1 WUE1 1 0 :1:1 
]
[s S33729 . 1 `uc 1 . 1 0 :5:0 
`uc 1 RXCKP 1 0 :1:5 
]
[s S33732 . 1 `uc 1 . 1 0 :1:0 
`uc 1 W4E 1 0 :1:1 
]
[u S33735 . 1 `S2574 1 . 1 0 `S2682 1 . 1 0 `S2684 1 . 1 0 `S2687 1 . 1 0 `S2690 1 . 1 0 `S2693 1 . 1 0 `S2696 1 . 1 0 `S2699 1 . 1 0 `S2702 1 . 1 0 `S2705 1 . 1 0 `S2708 1 . 1 0 `S2711 1 . 1 0 `S2714 1 . 1 0 `S2717 1 . 1 0 `S2720 1 . 1 0 `S2723 1 . 1 0 `S2726 1 . 1 0 ]
"4916
[s S33754 . 1 `uc 1 ABDEN 1 0 :1:0 
`uc 1 WUE 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 BRG16 1 0 :1:3 
`uc 1 TXCKP 1 0 :1:4 
`uc 1 RXDTP 1 0 :1:5 
`uc 1 RCIDL 1 0 :1:6 
`uc 1 ABDOVF 1 0 :1:7 
]
[s S33763 . 1 `uc 1 ABDEN1 1 0 :1:0 
]
[s S33765 . 1 `uc 1 . 1 0 :7:0 
`uc 1 ABDOVF1 1 0 :1:7 
]
[s S33768 . 1 `uc 1 . 1 0 :3:0 
`uc 1 BRG161 1 0 :1:3 
]
[s S33771 . 1 `uc 1 . 1 0 :4:0 
`uc 1 CKTXP 1 0 :1:4 
]
[s S33774 . 1 `uc 1 . 1 0 :5:0 
`uc 1 DTRXP 1 0 :1:5 
]
[s S33777 . 1 `uc 1 . 1 0 :5:0 
`uc 1 DTRXP1 1 0 :1:5 
]
[s S33780 . 1 `uc 1 . 1 0 :6:0 
`uc 1 RCIDL1 1 0 :1:6 
]
[s S33783 . 1 `uc 1 . 1 0 :6:0 
`uc 1 RCMT 1 0 :1:6 
]
[s S33786 . 1 `uc 1 . 1 0 :6:0 
`uc 1 RCMT1 1 0 :1:6 
]
[s S33789 . 1 `uc 1 . 1 0 :5:0 
`uc 1 RXDTP1 1 0 :1:5 
]
[s S33792 . 1 `uc 1 . 1 0 :4:0 
`uc 1 SCKP 1 0 :1:4 
]
[s S33795 . 1 `uc 1 . 1 0 :4:0 
`uc 1 SCKP1 1 0 :1:4 
]
[s S33798 . 1 `uc 1 . 1 0 :4:0 
`uc 1 TXCKP1 1 0 :1:4 
]
[s S33801 . 1 `uc 1 . 1 0 :1:0 
`uc 1 WUE1 1 0 :1:1 
]
[s S33804 . 1 `uc 1 . 1 0 :5:0 
`uc 1 RXCKP 1 0 :1:5 
]
[s S33807 . 1 `uc 1 . 1 0 :1:0 
`uc 1 W4E 1 0 :1:1 
]
[u S33810 . 1 `S2574 1 . 1 0 `S2682 1 . 1 0 `S2684 1 . 1 0 `S2687 1 . 1 0 `S2690 1 . 1 0 `S2693 1 . 1 0 `S2696 1 . 1 0 `S2699 1 . 1 0 `S2702 1 . 1 0 `S2705 1 . 1 0 `S2708 1 . 1 0 `S2711 1 . 1 0 `S2714 1 . 1 0 `S2717 1 . 1 0 `S2720 1 . 1 0 `S2723 1 . 1 0 `S2726 1 . 1 0 ]
"5232
[s S33831 . 1 `uc 1 SPBRGH1 1 0 :8:0 
]
[u S33833 . 1 `S3068 1 . 1 0 ]
"5242
[s S33836 . 1 `uc 1 SPBRGH1 1 0 :8:0 
]
[u S33838 . 1 `S3068 1 . 1 0 ]
"5255
[s S33841 . 1 `uc 1 RA0 1 0 :1:0 
`uc 1 RA1 1 0 :1:1 
`uc 1 RA2 1 0 :1:2 
`uc 1 RA3 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 RA5 1 0 :1:5 
`uc 1 RA6 1 0 :1:6 
`uc 1 RA7 1 0 :1:7 
]
[s S33850 . 1 `uc 1 AN0 1 0 :1:0 
`uc 1 AN1 1 0 :1:1 
`uc 1 AN2 1 0 :1:2 
`uc 1 AN3 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 AN4 1 0 :1:5 
`uc 1 OSC2 1 0 :1:6 
`uc 1 OSC1 1 0 :1:7 
]
[s S33859 . 1 `uc 1 . 1 0 :5:0 
`uc 1 NOT_SS1 1 0 :1:5 
]
[s S33862 . 1 `uc 1 C1INA 1 0 :1:0 
`uc 1 C2INA 1 0 :1:1 
`uc 1 VREF_MINUS 1 0 :1:2 
`uc 1 VREF_PLUS 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 nSS1 1 0 :1:5 
`uc 1 CLKO 1 0 :1:6 
`uc 1 CLKI 1 0 :1:7 
]
[s S33871 . 1 `uc 1 . 1 0 :2:0 
`uc 1 CVREF_MINUS 1 0 :1:2 
`uc 1 C1INB 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 HLVDIN 1 0 :1:5 
]
[s S33877 . 1 `uc 1 RP0 1 0 :1:0 
`uc 1 RP1 1 0 :1:1 
`uc 1 C2INB 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 RCV 1 0 :1:5 
]
[s S33883 . 1 `uc 1 ULPWU 1 0 :1:0 
`uc 1 . 1 0 :4:1 
`uc 1 RP2 1 0 :1:5 
]
[s S33887 . 1 `uc 1 . 1 0 :5:0 
`uc 1 LVDIN 1 0 :1:5 
]
[s S33890 . 1 `uc 1 . 1 0 :4:0 
`uc 1 RA4 1 0 :1:4 
]
[s S33893 . 1 `uc 1 . 1 0 :7:0 
`uc 1 RJPU 1 0 :1:7 
]
[s S33896 . 1 `uc 1 ULPWUIN 1 0 :1:0 
]
[u S33898 . 1 `S3082 1 . 1 0 `S3091 1 . 1 0 `S3100 1 . 1 0 `S3103 1 . 1 0 `S3112 1 . 1 0 `S3118 1 . 1 0 `S3124 1 . 1 0 `S3128 1 . 1 0 `S3131 1 . 1 0 `S3134 1 . 1 0 `S3137 1 . 1 0 ]
"5339
[s S33911 . 1 `uc 1 RB0 1 0 :1:0 
`uc 1 RB1 1 0 :1:1 
`uc 1 RB2 1 0 :1:2 
`uc 1 RB3 1 0 :1:3 
`uc 1 RB4 1 0 :1:4 
`uc 1 RB5 1 0 :1:5 
`uc 1 RB6 1 0 :1:6 
`uc 1 RB7 1 0 :1:7 
]
[s S33920 . 1 `uc 1 AN12 1 0 :1:0 
`uc 1 AN10 1 0 :1:1 
`uc 1 AN8 1 0 :1:2 
`uc 1 AN9 1 0 :1:3 
`uc 1 . 1 0 :2:4 
`uc 1 KBI2 1 0 :1:6 
`uc 1 KBI3 1 0 :1:7 
]
[s S33928 . 1 `uc 1 INT0 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 CTEDG1 1 0 :1:2 
`uc 1 CTEDG2 1 0 :1:3 
`uc 1 KBI0 1 0 :1:4 
`uc 1 KBI1 1 0 :1:5 
`uc 1 PGC 1 0 :1:6 
`uc 1 PGD 1 0 :1:7 
]
[s S33937 . 1 `uc 1 RP3 1 0 :1:0 
`uc 1 RTCC 1 0 :1:1 
`uc 1 . 1 0 :2:2 
`uc 1 SCK1 1 0 :1:4 
`uc 1 SDI1 1 0 :1:5 
`uc 1 RP9 1 0 :1:6 
`uc 1 RP10 1 0 :1:7 
]
[s S33945 . 1 `uc 1 . 1 0 :1:0 
`uc 1 RP4 1 0 :1:1 
`uc 1 VMO 1 0 :1:2 
`uc 1 VPO 1 0 :1:3 
`uc 1 SCL1 1 0 :1:4 
`uc 1 SDA1 1 0 :1:5 
]
[s S33952 . 1 `uc 1 . 1 0 :2:0 
`uc 1 REFO 1 0 :1:2 
`uc 1 RP6 1 0 :1:3 
`uc 1 RP7 1 0 :1:4 
`uc 1 RP8 1 0 :1:5 
]
[s S33958 . 1 `uc 1 . 1 0 :2:0 
`uc 1 RP5 1 0 :1:2 
]
[s S33961 . 1 `uc 1 . 1 0 :3:0 
`uc 1 CCP2_PA2 1 0 :1:3 
]
[u S33964 . 1 `S3209 1 . 1 0 `S3218 1 . 1 0 `S3226 1 . 1 0 `S3235 1 . 1 0 `S3243 1 . 1 0 `S3250 1 . 1 0 `S3256 1 . 1 0 `S3259 1 . 1 0 ]
"5586
[s S33974 . 1 `uc 1 RC0 1 0 :1:0 
`uc 1 RC1 1 0 :1:1 
`uc 1 RC2 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 RC4 1 0 :1:4 
`uc 1 RC5 1 0 :1:5 
`uc 1 RC6 1 0 :1:6 
`uc 1 RC7 1 0 :1:7 
]
[s S33983 . 1 `uc 1 T1OSO 1 0 :1:0 
`uc 1 T1OSI 1 0 :1:1 
`uc 1 AN11 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 D_MINUS 1 0 :1:4 
`uc 1 D_PLUS 1 0 :1:5 
]
[s S33990 . 1 `uc 1 . 1 0 :1:0 
`uc 1 NOT_UOE 1 0 :1:1 
]
[s S33993 . 1 `uc 1 T1CK 1 0 :1:0 
`uc 1 nUOE 1 0 :1:1 
`uc 1 CTPLS 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 VM 1 0 :1:4 
`uc 1 VP 1 0 :1:5 
`uc 1 TX1 1 0 :1:6 
`uc 1 RX1 1 0 :1:7 
]
[s S34002 . 1 `uc 1 RP11 1 0 :1:0 
`uc 1 RP12 1 0 :1:1 
`uc 1 RP13 1 0 :1:2 
`uc 1 . 1 0 :3:3 
`uc 1 CK1 1 0 :1:6 
`uc 1 DT1 1 0 :1:7 
]
[s S34009 . 1 `uc 1 . 1 0 :6:0 
`uc 1 RP17 1 0 :1:6 
`uc 1 SDO1 1 0 :1:7 
]
[s S34013 . 1 `uc 1 . 1 0 :7:0 
`uc 1 RP18 1 0 :1:7 
]
[s S34016 . 1 `uc 1 . 1 0 :1:0 
`uc 1 CCP2 1 0 :1:1 
]
[s S34019 . 1 `uc 1 . 1 0 :2:0 
`uc 1 PA1 1 0 :1:2 
]
[s S34022 . 1 `uc 1 . 1 0 :1:0 
`uc 1 PA2 1 0 :1:1 
]
[s S34025 . 1 `uc 1 . 1 0 :3:0 
`uc 1 RC3 1 0 :1:3 
]
[u S34028 . 1 `S3325 1 . 1 0 `S3334 1 . 1 0 `S3341 1 . 1 0 `S3344 1 . 1 0 `S3353 1 . 1 0 `S3360 1 . 1 0 `S3364 1 . 1 0 `S3367 1 . 1 0 `S3370 1 . 1 0 `S3373 1 . 1 0 `S3376 1 . 1 0 ]
"5852
[s S34041 . 1 `uc 1 HLVDL 1 0 :4:0 
`uc 1 HLVDEN 1 0 :1:4 
`uc 1 IRVST 1 0 :1:5 
`uc 1 BGVST 1 0 :1:6 
`uc 1 VDIRMAG 1 0 :1:7 
]
[s S34047 . 1 `uc 1 HLVDL0 1 0 :1:0 
`uc 1 HLVDL1 1 0 :1:1 
`uc 1 HLVDL2 1 0 :1:2 
`uc 1 HLVDL3 1 0 :1:3 
]
[u S34052 . 1 `S3446 1 . 1 0 `S3452 1 . 1 0 ]
"6036
[s S34056 . 1 `uc 1 INTLVL 1 0 :4:0 
`uc 1 DLYCYC 1 0 :4:4 
]
[s S34059 . 1 `uc 1 INTLVL0 1 0 :1:0 
`uc 1 INTLVL1 1 0 :1:1 
`uc 1 INTLVL2 1 0 :1:2 
`uc 1 INTLVL3 1 0 :1:3 
`uc 1 DLYCYC0 1 0 :1:4 
`uc 1 DLYCYC1 1 0 :1:5 
`uc 1 DLYCYC2 1 0 :1:6 
`uc 1 DLYCYC3 1 0 :1:7 
]
[u S34068 . 1 `S3472 1 . 1 0 `S3475 1 . 1 0 ]
"6106
[s S34072 . 1 `uc 1 DMAEN 1 0 :1:0 
`uc 1 DLYINTEN 1 0 :1:1 
`uc 1 DUPLEX0 1 0 :1:2 
`uc 1 DUPLEX1 1 0 :1:3 
`uc 1 RXINC 1 0 :1:4 
`uc 1 TXINC 1 0 :1:5 
`uc 1 SSCON0 1 0 :1:6 
`uc 1 SSCON1 1 0 :1:7 
]
[u S34081 . 1 `S3500 1 . 1 0 ]
"6177
[s S34084 . 1 `uc 1 LATA0 1 0 :1:0 
`uc 1 LATA1 1 0 :1:1 
`uc 1 LATA2 1 0 :1:2 
`uc 1 LATA3 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 LATA5 1 0 :1:5 
`uc 1 LATA6 1 0 :1:6 
`uc 1 LATA7 1 0 :1:7 
]
[s S34093 . 1 `uc 1 LA0 1 0 :1:0 
]
[s S34095 . 1 `uc 1 . 1 0 :1:0 
`uc 1 LA1 1 0 :1:1 
]
[s S34098 . 1 `uc 1 . 1 0 :2:0 
`uc 1 LA2 1 0 :1:2 
]
[s S34101 . 1 `uc 1 . 1 0 :3:0 
`uc 1 LA3 1 0 :1:3 
]
[s S34104 . 1 `uc 1 . 1 0 :4:0 
`uc 1 LA4 1 0 :1:4 
]
[s S34107 . 1 `uc 1 . 1 0 :5:0 
`uc 1 LA5 1 0 :1:5 
]
[s S34110 . 1 `uc 1 . 1 0 :6:0 
`uc 1 LA6 1 0 :1:6 
]
[s S34113 . 1 `uc 1 . 1 0 :7:0 
`uc 1 LA7 1 0 :1:7 
]
[u S34116 . 1 `S3521 1 . 1 0 `S3530 1 . 1 0 `S3532 1 . 1 0 `S3535 1 . 1 0 `S3538 1 . 1 0 `S3541 1 . 1 0 `S3544 1 . 1 0 `S3547 1 . 1 0 `S3550 1 . 1 0 ]
"6269
[s S34127 . 1 `uc 1 LATB0 1 0 :1:0 
`uc 1 LATB1 1 0 :1:1 
`uc 1 LATB2 1 0 :1:2 
`uc 1 LATB3 1 0 :1:3 
`uc 1 LATB4 1 0 :1:4 
`uc 1 LATB5 1 0 :1:5 
`uc 1 LATB6 1 0 :1:6 
`uc 1 LATB7 1 0 :1:7 
]
[s S34136 . 1 `uc 1 LB0 1 0 :1:0 
]
[s S34138 . 1 `uc 1 . 1 0 :1:0 
`uc 1 LB1 1 0 :1:1 
]
[s S34141 . 1 `uc 1 . 1 0 :2:0 
`uc 1 LB2 1 0 :1:2 
]
[s S34144 . 1 `uc 1 . 1 0 :3:0 
`uc 1 LB3 1 0 :1:3 
]
[s S34147 . 1 `uc 1 . 1 0 :4:0 
`uc 1 LB4 1 0 :1:4 
]
[s S34150 . 1 `uc 1 . 1 0 :5:0 
`uc 1 LB5 1 0 :1:5 
]
[s S34153 . 1 `uc 1 . 1 0 :6:0 
`uc 1 LB6 1 0 :1:6 
]
[s S34156 . 1 `uc 1 . 1 0 :7:0 
`uc 1 LB7 1 0 :1:7 
]
[u S34159 . 1 `S3596 1 . 1 0 `S3605 1 . 1 0 `S3607 1 . 1 0 `S3610 1 . 1 0 `S3613 1 . 1 0 `S3616 1 . 1 0 `S3619 1 . 1 0 `S3622 1 . 1 0 `S3625 1 . 1 0 ]
"6396
[s S34170 . 1 `uc 1 LATC0 1 0 :1:0 
`uc 1 LATC1 1 0 :1:1 
`uc 1 LATC2 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 LATC4 1 0 :1:4 
`uc 1 LATC5 1 0 :1:5 
`uc 1 LATC6 1 0 :1:6 
`uc 1 LATC7 1 0 :1:7 
]
[s S34179 . 1 `uc 1 LC0 1 0 :1:0 
]
[s S34181 . 1 `uc 1 . 1 0 :1:0 
`uc 1 LC1 1 0 :1:1 
]
[s S34184 . 1 `uc 1 . 1 0 :2:0 
`uc 1 LC2 1 0 :1:2 
]
[s S34187 . 1 `uc 1 . 1 0 :3:0 
`uc 1 LC3 1 0 :1:3 
]
[s S34190 . 1 `uc 1 . 1 0 :4:0 
`uc 1 LC4 1 0 :1:4 
]
[s S34193 . 1 `uc 1 . 1 0 :5:0 
`uc 1 LC5 1 0 :1:5 
]
[s S34196 . 1 `uc 1 . 1 0 :6:0 
`uc 1 LC6 1 0 :1:6 
]
[s S34199 . 1 `uc 1 . 1 0 :7:0 
`uc 1 LC7 1 0 :1:7 
]
[u S34202 . 1 `S3671 1 . 1 0 `S3680 1 . 1 0 `S3682 1 . 1 0 `S3685 1 . 1 0 `S3688 1 . 1 0 `S3691 1 . 1 0 `S3694 1 . 1 0 `S3697 1 . 1 0 `S3700 1 . 1 0 ]
"6607
[s S34214 . 1 `uc 1 ALRMVALL 1 0 :8:0 
]
[u S34216 . 1 `S3747 1 . 1 0 ]
"6626
[s S34220 . 1 `uc 1 ALRMVALH 1 0 :8:0 
]
[u S34222 . 1 `S3755 1 . 1 0 ]
"6636
[s S34225 . 1 `uc 1 ARPT 1 0 :8:0 
]
[s S34227 . 1 `uc 1 ARPT0 1 0 :1:0 
`uc 1 ARPT1 1 0 :1:1 
`uc 1 ARPT2 1 0 :1:2 
`uc 1 ARPT3 1 0 :1:3 
`uc 1 ARPT4 1 0 :1:4 
`uc 1 ARPT5 1 0 :1:5 
`uc 1 ARPT6 1 0 :1:6 
`uc 1 ARPT7 1 0 :1:7 
]
[u S34236 . 1 `S3762 1 . 1 0 `S3764 1 . 1 0 ]
"6665
[s S34240 . 1 `uc 1 ALRMPTR 1 0 :2:0 
`uc 1 AMASK 1 0 :4:2 
`uc 1 CHIME 1 0 :1:6 
`uc 1 ALRMEN 1 0 :1:7 
]
[s S34245 . 1 `uc 1 ALRMPTR0 1 0 :1:0 
`uc 1 ALRMPTR1 1 0 :1:1 
`uc 1 AMASK0 1 0 :1:2 
`uc 1 AMASK1 1 0 :1:3 
`uc 1 AMASK2 1 0 :1:4 
`uc 1 AMASK3 1 0 :1:5 
]
[u S34252 . 1 `S3788 1 . 1 0 `S3793 1 . 1 0 ]
"6735
[s S34256 . 1 `uc 1 TRISA0 1 0 :1:0 
`uc 1 TRISA1 1 0 :1:1 
`uc 1 TRISA2 1 0 :1:2 
`uc 1 TRISA3 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 TRISA5 1 0 :1:5 
`uc 1 TRISA6 1 0 :1:6 
`uc 1 TRISA7 1 0 :1:7 
]
[u S34265 . 1 `S3816 1 . 1 0 ]
"6806
[s S34268 . 1 `uc 1 TRISB0 1 0 :1:0 
`uc 1 TRISB1 1 0 :1:1 
`uc 1 TRISB2 1 0 :1:2 
`uc 1 TRISB3 1 0 :1:3 
`uc 1 TRISB4 1 0 :1:4 
`uc 1 TRISB5 1 0 :1:5 
`uc 1 TRISB6 1 0 :1:6 
`uc 1 TRISB7 1 0 :1:7 
]
[u S34277 . 1 `S3837 1 . 1 0 ]
"6862
[s S34280 . 1 `uc 1 TRISC0 1 0 :1:0 
`uc 1 TRISC1 1 0 :1:1 
`uc 1 TRISC2 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 TRISC4 1 0 :1:4 
`uc 1 TRISC5 1 0 :1:5 
`uc 1 TRISC6 1 0 :1:6 
`uc 1 TRISC7 1 0 :1:7 
]
[s S34289 . 1 `uc 1 . 1 0 :3:0 
`uc 1 TRISC3 1 0 :1:3 
]
[u S34292 . 1 `S3858 1 . 1 0 `S3867 1 . 1 0 ]
"6927
[s S34296 . 1 `uc 1 T3GSS0 1 0 :1:0 
`uc 1 T3GSS1 1 0 :1:1 
`uc 1 T3GVAL 1 0 :1:2 
`uc 1 T3GGO_T3DONE 1 0 :1:3 
`uc 1 T3GSPM 1 0 :1:4 
`uc 1 T3GTM 1 0 :1:5 
`uc 1 T3GPOL 1 0 :1:6 
`uc 1 TMR3GE 1 0 :1:7 
]
[s S34305 . 1 `uc 1 . 1 0 :3:0 
`uc 1 T3GGO 1 0 :1:3 
]
[s S34308 . 1 `uc 1 . 1 0 :3:0 
`uc 1 T3DONE 1 0 :1:3 
]
[u S34311 . 1 `S3886 1 . 1 0 `S3895 1 . 1 0 `S3898 1 . 1 0 ]
"7050
[s S34317 . 1 `uc 1 RTCVALL 1 0 :8:0 
]
[u S34319 . 1 `S3922 1 . 1 0 ]
"7060
[s S34322 . 1 `uc 1 RTCVALH 1 0 :8:0 
]
[s S34324 . 1 `uc 1 . 1 0 :6:0 
`uc 1 WAITB0 1 0 :1:6 
]
[s S34327 . 1 `uc 1 . 1 0 :7:0 
`uc 1 WAITB1 1 0 :1:7 
]
[s S34330 . 1 `uc 1 WAITE0 1 0 :1:0 
]
[s S34332 . 1 `uc 1 . 1 0 :1:0 
`uc 1 WAITE1 1 0 :1:1 
]
[s S34335 . 1 `uc 1 . 1 0 :2:0 
`uc 1 WAITM0 1 0 :1:2 
]
[s S34338 . 1 `uc 1 . 1 0 :3:0 
`uc 1 WAITM1 1 0 :1:3 
]
[s S34341 . 1 `uc 1 . 1 0 :4:0 
`uc 1 WAITM2 1 0 :1:4 
]
[s S34344 . 1 `uc 1 . 1 0 :5:0 
`uc 1 WAITM3 1 0 :1:5 
]
[u S34347 . 1 `S3929 1 . 1 0 `S3931 1 . 1 0 `S3934 1 . 1 0 `S3937 1 . 1 0 `S3939 1 . 1 0 `S3942 1 . 1 0 `S3945 1 . 1 0 `S3948 1 . 1 0 `S3951 1 . 1 0 ]
"7110
[s S34358 . 1 `uc 1 T1GSS0 1 0 :1:0 
`uc 1 T1GSS1 1 0 :1:1 
`uc 1 T1GVAL 1 0 :1:2 
`uc 1 T1GGO_T1DONE 1 0 :1:3 
`uc 1 T1GSPM 1 0 :1:4 
`uc 1 T1GTM 1 0 :1:5 
`uc 1 T1GPOL 1 0 :1:6 
`uc 1 TMR1GE 1 0 :1:7 
]
[s S34367 . 1 `uc 1 . 1 0 :3:0 
`uc 1 T1GGO 1 0 :1:3 
]
[s S34370 . 1 `uc 1 . 1 0 :3:0 
`uc 1 T1DONE 1 0 :1:3 
]
[u S34373 . 1 `S3990 1 . 1 0 `S3999 1 . 1 0 `S4002 1 . 1 0 ]
"7184
[s S34378 . 1 `uc 1 TUN 1 0 :6:0 
`uc 1 PLLEN 1 0 :1:6 
`uc 1 INTSRC 1 0 :1:7 
]
[s S34382 . 1 `uc 1 TUN0 1 0 :1:0 
`uc 1 TUN1 1 0 :1:1 
`uc 1 TUN2 1 0 :1:2 
`uc 1 TUN3 1 0 :1:3 
`uc 1 TUN4 1 0 :1:4 
`uc 1 TUN5 1 0 :1:5 
]
[u S34389 . 1 `S4025 1 . 1 0 `S4029 1 . 1 0 ]
"7258
[s S34393 . 1 `uc 1 RX9D 1 0 :1:0 
`uc 1 OERR 1 0 :1:1 
`uc 1 FERR 1 0 :1:2 
`uc 1 ADDEN 1 0 :1:3 
`uc 1 CREN 1 0 :1:4 
`uc 1 SREN 1 0 :1:5 
`uc 1 RX9 1 0 :1:6 
`uc 1 SPEN 1 0 :1:7 
]
[s S34402 . 1 `uc 1 RX9D2 1 0 :1:0 
`uc 1 OERR2 1 0 :1:1 
`uc 1 FERR2 1 0 :1:2 
`uc 1 ADDEN2 1 0 :1:3 
`uc 1 CREN2 1 0 :1:4 
`uc 1 SREN2 1 0 :1:5 
`uc 1 RX92 1 0 :1:6 
`uc 1 SPEN2 1 0 :1:7 
]
[s S34411 . 1 `uc 1 . 1 0 :6:0 
`uc 1 RC8_92 1 0 :1:6 
]
[s S34414 . 1 `uc 1 . 1 0 :6:0 
`uc 1 RC92 1 0 :1:6 
]
[s S34417 . 1 `uc 1 RCD82 1 0 :1:0 
]
[u S34419 . 1 `S4051 1 . 1 0 `S4060 1 . 1 0 `S4069 1 . 1 0 `S4072 1 . 1 0 `S4075 1 . 1 0 ]
"7345
[s S34426 . 1 `uc 1 TMR1IE 1 0 :1:0 
`uc 1 TMR2IE 1 0 :1:1 
`uc 1 CCP1IE 1 0 :1:2 
`uc 1 SSP1IE 1 0 :1:3 
`uc 1 TX1IE 1 0 :1:4 
`uc 1 RC1IE 1 0 :1:5 
`uc 1 ADIE 1 0 :1:6 
]
[s S34434 . 1 `uc 1 . 1 0 :3:0 
`uc 1 SSPIE 1 0 :1:3 
`uc 1 TXIE 1 0 :1:4 
`uc 1 RCIE 1 0 :1:5 
]
[u S34439 . 1 `S4110 1 . 1 0 `S4118 1 . 1 0 ]
"7466
[s S34443 . 1 `uc 1 TMR1IF 1 0 :1:0 
`uc 1 TMR2IF 1 0 :1:1 
`uc 1 CCP1IF 1 0 :1:2 
`uc 1 SSP1IF 1 0 :1:3 
`uc 1 TX1IF 1 0 :1:4 
`uc 1 RC1IF 1 0 :1:5 
`uc 1 ADIF 1 0 :1:6 
]
[s S34451 . 1 `uc 1 . 1 0 :3:0 
`uc 1 SSPIF 1 0 :1:3 
`uc 1 TXIF 1 0 :1:4 
`uc 1 RCIF 1 0 :1:5 
]
[u S34456 . 1 `S287 1 . 1 0 `S295 1 . 1 0 ]
"7542
[s S34460 . 1 `uc 1 TMR1IP 1 0 :1:0 
`uc 1 TMR2IP 1 0 :1:1 
`uc 1 CCP1IP 1 0 :1:2 
`uc 1 SSP1IP 1 0 :1:3 
`uc 1 TX1IP 1 0 :1:4 
`uc 1 RC1IP 1 0 :1:5 
`uc 1 ADIP 1 0 :1:6 
]
[s S34468 . 1 `uc 1 . 1 0 :3:0 
`uc 1 SSPIP 1 0 :1:3 
`uc 1 TXIP 1 0 :1:4 
`uc 1 RCIP 1 0 :1:5 
]
[u S34473 . 1 `S4140 1 . 1 0 `S4148 1 . 1 0 ]
"7618
[s S34477 . 1 `uc 1 CCP2IE 1 0 :1:0 
`uc 1 TMR3IE 1 0 :1:1 
`uc 1 LVDIE 1 0 :1:2 
`uc 1 BCL1IE 1 0 :1:3 
`uc 1 USBIE 1 0 :1:4 
`uc 1 CM1IE 1 0 :1:5 
`uc 1 CM2IE 1 0 :1:6 
`uc 1 OSCFIE 1 0 :1:7 
]
[s S34486 . 1 `uc 1 . 1 0 :3:0 
`uc 1 BCLIE 1 0 :1:3 
]
[s S34489 . 1 `uc 1 . 1 0 :6:0 
`uc 1 CMIE 1 0 :1:6 
]
[u S34492 . 1 `S4170 1 . 1 0 `S4179 1 . 1 0 `S4182 1 . 1 0 ]
"7697
[s S34497 . 1 `uc 1 CCP2IF 1 0 :1:0 
`uc 1 TMR3IF 1 0 :1:1 
`uc 1 LVDIF 1 0 :1:2 
`uc 1 BCL1IF 1 0 :1:3 
`uc 1 USBIF 1 0 :1:4 
`uc 1 CM1IF 1 0 :1:5 
`uc 1 CM2IF 1 0 :1:6 
`uc 1 OSCFIF 1 0 :1:7 
]
[s S34506 . 1 `uc 1 . 1 0 :3:0 
`uc 1 BCLIF 1 0 :1:3 
]
[s S34509 . 1 `uc 1 . 1 0 :6:0 
`uc 1 CMIF 1 0 :1:6 
]
[u S34512 . 1 `S4205 1 . 1 0 `S4214 1 . 1 0 `S4217 1 . 1 0 ]
"7776
[s S34517 . 1 `uc 1 CCP2IP 1 0 :1:0 
`uc 1 TMR3IP 1 0 :1:1 
`uc 1 LVDIP 1 0 :1:2 
`uc 1 BCL1IP 1 0 :1:3 
`uc 1 USBIP 1 0 :1:4 
`uc 1 CM1IP 1 0 :1:5 
`uc 1 CM2IP 1 0 :1:6 
`uc 1 OSCFIP 1 0 :1:7 
]
[s S34526 . 1 `uc 1 . 1 0 :3:0 
`uc 1 BCLIP 1 0 :1:3 
]
[s S34529 . 1 `uc 1 . 1 0 :6:0 
`uc 1 CMIP 1 0 :1:6 
]
[u S34532 . 1 `S4240 1 . 1 0 `S4249 1 . 1 0 `S4252 1 . 1 0 ]
"7855
[s S34537 . 1 `uc 1 RTCCIE 1 0 :1:0 
`uc 1 TMR3GIE 1 0 :1:1 
`uc 1 CTMUIE 1 0 :1:2 
`uc 1 TMR4IE 1 0 :1:3 
`uc 1 TX2IE 1 0 :1:4 
`uc 1 RC2IE 1 0 :1:5 
`uc 1 BCL2IE 1 0 :1:6 
`uc 1 SSP2IE 1 0 :1:7 
]
[s S34546 . 1 `uc 1 RXB0IE 1 0 :1:0 
]
[s S34548 . 1 `uc 1 . 1 0 :1:0 
`uc 1 RXB1IE 1 0 :1:1 
]
[s S34551 . 1 `uc 1 . 1 0 :1:0 
`uc 1 RXBNIE 1 0 :1:1 
]
[s S34554 . 1 `uc 1 . 1 0 :2:0 
`uc 1 TXB0IE 1 0 :1:2 
]
[s S34557 . 1 `uc 1 . 1 0 :3:0 
`uc 1 TXB1IE 1 0 :1:3 
]
[s S34560 . 1 `uc 1 . 1 0 :4:0 
`uc 1 TXB2IE 1 0 :1:4 
]
[s S34563 . 1 `uc 1 . 1 0 :4:0 
`uc 1 TXBNIE 1 0 :1:4 
]
[u S34566 . 1 `S4275 1 . 1 0 `S4284 1 . 1 0 `S4286 1 . 1 0 `S4289 1 . 1 0 `S4292 1 . 1 0 `S4295 1 . 1 0 `S4298 1 . 1 0 `S4301 1 . 1 0 ]
"7953
[s S34576 . 1 `uc 1 RTCCIF 1 0 :1:0 
`uc 1 TMR3GIF 1 0 :1:1 
`uc 1 CTMUIF 1 0 :1:2 
`uc 1 TMR4IF 1 0 :1:3 
`uc 1 TX2IF 1 0 :1:4 
`uc 1 RC2IF 1 0 :1:5 
`uc 1 BCL2IF 1 0 :1:6 
`uc 1 SSP2IF 1 0 :1:7 
]
[s S34585 . 1 `uc 1 . 1 0 :1:0 
`uc 1 RXBNIF 1 0 :1:1 
]
[s S34588 . 1 `uc 1 . 1 0 :4:0 
`uc 1 TXBNIF 1 0 :1:4 
]
[u S34591 . 1 `S4343 1 . 1 0 `S4352 1 . 1 0 `S4355 1 . 1 0 ]
"8057
[s S34596 . 1 `uc 1 RTCCIP 1 0 :1:0 
`uc 1 TMR3GIP 1 0 :1:1 
`uc 1 CTMUIP 1 0 :1:2 
`uc 1 TMR4IP 1 0 :1:3 
`uc 1 TX2IP 1 0 :1:4 
`uc 1 RC2IP 1 0 :1:5 
`uc 1 BCL2IP 1 0 :1:6 
`uc 1 SSP2IP 1 0 :1:7 
]
[s S34605 . 1 `uc 1 . 1 0 :1:0 
`uc 1 RXBNIP 1 0 :1:1 
]
[s S34608 . 1 `uc 1 . 1 0 :4:0 
`uc 1 TXBNIP 1 0 :1:4 
]
[u S34611 . 1 `S4378 1 . 1 0 `S4387 1 . 1 0 `S4390 1 . 1 0 ]
"8136
[s S34616 . 1 `uc 1 . 1 0 :1:0 
`uc 1 WR 1 0 :1:1 
`uc 1 WREN 1 0 :1:2 
`uc 1 WRERR 1 0 :1:3 
`uc 1 FREE 1 0 :1:4 
`uc 1 WPROG 1 0 :1:5 
]
[u S34623 . 1 `S4413 1 . 1 0 ]
"8234
[s S34627 . 1 `uc 1 EECON2 1 0 :8:0 
]
[u S34629 . 1 `S4431 1 . 1 0 ]
"8244
[s S34632 . 1 `uc 1 TX9D 1 0 :1:0 
`uc 1 TRMT 1 0 :1:1 
`uc 1 BRGH 1 0 :1:2 
`uc 1 SENDB 1 0 :1:3 
`uc 1 SYNC 1 0 :1:4 
`uc 1 TXEN 1 0 :1:5 
`uc 1 TX9 1 0 :1:6 
`uc 1 CSRC 1 0 :1:7 
]
[s S34641 . 1 `uc 1 TX9D2 1 0 :1:0 
`uc 1 TRMT2 1 0 :1:1 
`uc 1 BRGH2 1 0 :1:2 
`uc 1 SENDB2 1 0 :1:3 
`uc 1 SYNC2 1 0 :1:4 
`uc 1 TXEN2 1 0 :1:5 
`uc 1 TX92 1 0 :1:6 
`uc 1 CSRC2 1 0 :1:7 
]
[s S34650 . 1 `uc 1 . 1 0 :6:0 
`uc 1 TX8_92 1 0 :1:6 
]
[s S34653 . 1 `uc 1 TXD82 1 0 :1:0 
]
[u S34655 . 1 `S4438 1 . 1 0 `S4447 1 . 1 0 `S4456 1 . 1 0 `S4459 1 . 1 0 ]
"8381
[s S34662 . 1 `uc 1 TXREG2 1 0 :8:0 
]
[u S34664 . 1 `S4491 1 . 1 0 ]
"8400
[s S34668 . 1 `uc 1 RCREG2 1 0 :8:0 
]
[u S34670 . 1 `S4499 1 . 1 0 ]
"8419
[s S34674 . 1 `uc 1 SPBRG2 1 0 :8:0 
]
[u S34676 . 1 `S4507 1 . 1 0 ]
"8443
[s S34680 . 1 `uc 1 RX9D 1 0 :1:0 
`uc 1 OERR 1 0 :1:1 
`uc 1 FERR 1 0 :1:2 
`uc 1 ADDEN 1 0 :1:3 
`uc 1 CREN 1 0 :1:4 
`uc 1 SREN 1 0 :1:5 
`uc 1 RX9 1 0 :1:6 
`uc 1 SPEN 1 0 :1:7 
]
[s S34689 . 1 `uc 1 RCD8 1 0 :1:0 
`uc 1 . 1 0 :2:1 
`uc 1 ADEN 1 0 :1:3 
`uc 1 . 1 0 :2:4 
`uc 1 RC9 1 0 :1:6 
]
[s S34695 . 1 `uc 1 . 1 0 :6:0 
`uc 1 NOT_RC8 1 0 :1:6 
]
[s S34698 . 1 `uc 1 . 1 0 :6:0 
`uc 1 nRC8 1 0 :1:6 
]
[s S34701 . 1 `uc 1 . 1 0 :6:0 
`uc 1 RC8_9 1 0 :1:6 
]
[s S34704 . 1 `uc 1 RX9D1 1 0 :1:0 
`uc 1 OERR1 1 0 :1:1 
`uc 1 FERR1 1 0 :1:2 
`uc 1 ADDEN1 1 0 :1:3 
`uc 1 CREN1 1 0 :1:4 
`uc 1 SREN1 1 0 :1:5 
`uc 1 RX91 1 0 :1:6 
`uc 1 SPEN1 1 0 :1:7 
]
[s S34713 . 1 `uc 1 . 1 0 :5:0 
`uc 1 SRENA 1 0 :1:5 
]
[u S34716 . 1 `S4051 1 . 1 0 `S4524 1 . 1 0 `S4530 1 . 1 0 `S4533 1 . 1 0 `S4536 1 . 1 0 `S4539 1 . 1 0 `S4548 1 . 1 0 ]
"8493
[s S34725 . 1 `uc 1 RX9D 1 0 :1:0 
`uc 1 OERR 1 0 :1:1 
`uc 1 FERR 1 0 :1:2 
`uc 1 ADDEN 1 0 :1:3 
`uc 1 CREN 1 0 :1:4 
`uc 1 SREN 1 0 :1:5 
`uc 1 RX9 1 0 :1:6 
`uc 1 SPEN 1 0 :1:7 
]
[s S34734 . 1 `uc 1 RCD8 1 0 :1:0 
`uc 1 . 1 0 :2:1 
`uc 1 ADEN 1 0 :1:3 
`uc 1 . 1 0 :2:4 
`uc 1 RC9 1 0 :1:6 
]
[s S34740 . 1 `uc 1 . 1 0 :6:0 
`uc 1 NOT_RC8 1 0 :1:6 
]
[s S34743 . 1 `uc 1 . 1 0 :6:0 
`uc 1 nRC8 1 0 :1:6 
]
[s S34746 . 1 `uc 1 . 1 0 :6:0 
`uc 1 RC8_9 1 0 :1:6 
]
[s S34749 . 1 `uc 1 RX9D1 1 0 :1:0 
`uc 1 OERR1 1 0 :1:1 
`uc 1 FERR1 1 0 :1:2 
`uc 1 ADDEN1 1 0 :1:3 
`uc 1 CREN1 1 0 :1:4 
`uc 1 SREN1 1 0 :1:5 
`uc 1 RX91 1 0 :1:6 
`uc 1 SPEN1 1 0 :1:7 
]
[s S34758 . 1 `uc 1 . 1 0 :5:0 
`uc 1 SRENA 1 0 :1:5 
]
[u S34761 . 1 `S4051 1 . 1 0 `S4524 1 . 1 0 `S4530 1 . 1 0 `S4533 1 . 1 0 `S4536 1 . 1 0 `S4539 1 . 1 0 `S4548 1 . 1 0 ]
"8780
[s S34771 . 1 `uc 1 TX9D 1 0 :1:0 
`uc 1 TRMT 1 0 :1:1 
`uc 1 BRGH 1 0 :1:2 
`uc 1 SENDB 1 0 :1:3 
`uc 1 SYNC 1 0 :1:4 
`uc 1 TXEN 1 0 :1:5 
`uc 1 TX9 1 0 :1:6 
`uc 1 CSRC 1 0 :1:7 
]
[s S34780 . 1 `uc 1 TXD8 1 0 :1:0 
`uc 1 . 1 0 :5:1 
`uc 1 TX8_9 1 0 :1:6 
]
[s S34784 . 1 `uc 1 . 1 0 :6:0 
`uc 1 NOT_TX8 1 0 :1:6 
]
[s S34787 . 1 `uc 1 . 1 0 :6:0 
`uc 1 nTX8 1 0 :1:6 
]
[s S34790 . 1 `uc 1 TX9D1 1 0 :1:0 
`uc 1 TRMT1 1 0 :1:1 
`uc 1 BRGH1 1 0 :1:2 
`uc 1 SENDB1 1 0 :1:3 
`uc 1 SYNC1 1 0 :1:4 
`uc 1 TXEN1 1 0 :1:5 
`uc 1 TX91 1 0 :1:6 
`uc 1 CSRC1 1 0 :1:7 
]
[u S34799 . 1 `S4438 1 . 1 0 `S4687 1 . 1 0 `S4691 1 . 1 0 `S4694 1 . 1 0 `S4697 1 . 1 0 ]
"8820
[s S34806 . 1 `uc 1 TX9D 1 0 :1:0 
`uc 1 TRMT 1 0 :1:1 
`uc 1 BRGH 1 0 :1:2 
`uc 1 SENDB 1 0 :1:3 
`uc 1 SYNC 1 0 :1:4 
`uc 1 TXEN 1 0 :1:5 
`uc 1 TX9 1 0 :1:6 
`uc 1 CSRC 1 0 :1:7 
]
[s S34815 . 1 `uc 1 TXD8 1 0 :1:0 
`uc 1 . 1 0 :5:1 
`uc 1 TX8_9 1 0 :1:6 
]
[s S34819 . 1 `uc 1 . 1 0 :6:0 
`uc 1 NOT_TX8 1 0 :1:6 
]
[s S34822 . 1 `uc 1 . 1 0 :6:0 
`uc 1 nTX8 1 0 :1:6 
]
[s S34825 . 1 `uc 1 TX9D1 1 0 :1:0 
`uc 1 TRMT1 1 0 :1:1 
`uc 1 BRGH1 1 0 :1:2 
`uc 1 SENDB1 1 0 :1:3 
`uc 1 SYNC1 1 0 :1:4 
`uc 1 TXEN1 1 0 :1:5 
`uc 1 TX91 1 0 :1:6 
`uc 1 CSRC1 1 0 :1:7 
]
[u S34834 . 1 `S4438 1 . 1 0 `S4687 1 . 1 0 `S4691 1 . 1 0 `S4694 1 . 1 0 `S4697 1 . 1 0 ]
"9067
[s S34843 . 1 `uc 1 TXREG1 1 0 :8:0 
]
[u S34845 . 1 `S4806 1 . 1 0 ]
"9077
[s S34848 . 1 `uc 1 TXREG1 1 0 :8:0 
]
[u S34850 . 1 `S4806 1 . 1 0 ]
"9104
[s S34855 . 1 `uc 1 RCREG1 1 0 :8:0 
]
[u S34857 . 1 `S4822 1 . 1 0 ]
"9114
[s S34860 . 1 `uc 1 RCREG1 1 0 :8:0 
]
[u S34862 . 1 `S4822 1 . 1 0 ]
"9141
[s S34867 . 1 `uc 1 SPBRG1 1 0 :8:0 
]
[u S34869 . 1 `S4838 1 . 1 0 ]
"9151
[s S34872 . 1 `uc 1 SPBRG1 1 0 :8:0 
]
[u S34874 . 1 `S4838 1 . 1 0 ]
"9164
[s S34877 . 1 `uc 1 IRNG 1 0 :2:0 
`uc 1 ITRIM 1 0 :6:2 
]
[s S34880 . 1 `uc 1 IRNG0 1 0 :1:0 
`uc 1 IRNG1 1 0 :1:1 
`uc 1 ITRIM0 1 0 :1:2 
`uc 1 ITRIM1 1 0 :1:3 
`uc 1 ITRIM2 1 0 :1:4 
`uc 1 ITRIM3 1 0 :1:5 
`uc 1 ITRIM4 1 0 :1:6 
`uc 1 ITRIM5 1 0 :1:7 
]
[u S34889 . 1 `S4852 1 . 1 0 `S4855 1 . 1 0 ]
"9194
[s S34893 . 1 `uc 1 EDG1STAT 1 0 :1:0 
`uc 1 EDG2STAT 1 0 :1:1 
`uc 1 EDG1SEL0 1 0 :1:2 
`uc 1 EDG1SEL1 1 0 :1:3 
`uc 1 EDG1POL 1 0 :1:4 
`uc 1 EDG2SEL0 1 0 :1:5 
`uc 1 EDG2SEL1 1 0 :1:6 
`uc 1 EDG2POL 1 0 :1:7 
]
[u S34902 . 1 `S4880 1 . 1 0 ]
"9265
[s S34905 . 1 `uc 1 CTTRIG 1 0 :1:0 
`uc 1 IDISSEN 1 0 :1:1 
`uc 1 EDGSEQEN 1 0 :1:2 
`uc 1 EDGEN 1 0 :1:3 
`uc 1 TGEN 1 0 :1:4 
`uc 1 CTMUSIDL 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 CTMUEN 1 0 :1:7 
]
[u S34914 . 1 `S4901 1 . 1 0 ]
"9370
[s S34918 . 1 `uc 1 CCP2M 1 0 :4:0 
`uc 1 DC2B 1 0 :2:4 
`uc 1 P2M 1 0 :2:6 
]
[s S34922 . 1 `uc 1 CCP2M0 1 0 :1:0 
`uc 1 CCP2M1 1 0 :1:1 
`uc 1 CCP2M2 1 0 :1:2 
`uc 1 CCP2M3 1 0 :1:3 
`uc 1 DC2B0 1 0 :1:4 
`uc 1 DC2B1 1 0 :1:5 
`uc 1 P2M0 1 0 :1:6 
`uc 1 P2M1 1 0 :1:7 
]
[s S34931 . 1 `uc 1 . 1 0 :4:0 
`uc 1 CCP2Y 1 0 :1:4 
`uc 1 CCP2X 1 0 :1:5 
]
[u S34935 . 1 `S4923 1 . 1 0 `S4927 1 . 1 0 `S4936 1 . 1 0 ]
"9397
[s S34940 . 1 `uc 1 CCP2M 1 0 :4:0 
`uc 1 DC2B 1 0 :2:4 
`uc 1 P2M 1 0 :2:6 
]
[s S34944 . 1 `uc 1 CCP2M0 1 0 :1:0 
`uc 1 CCP2M1 1 0 :1:1 
`uc 1 CCP2M2 1 0 :1:2 
`uc 1 CCP2M3 1 0 :1:3 
`uc 1 DC2B0 1 0 :1:4 
`uc 1 DC2B1 1 0 :1:5 
`uc 1 P2M0 1 0 :1:6 
`uc 1 P2M1 1 0 :1:7 
]
[s S34953 . 1 `uc 1 . 1 0 :4:0 
`uc 1 CCP2Y 1 0 :1:4 
`uc 1 CCP2X 1 0 :1:5 
]
[u S34957 . 1 `S4923 1 . 1 0 `S4927 1 . 1 0 `S4936 1 . 1 0 ]
"9562
[s S34964 . 1 `uc 1 CCPR2L 1 0 :8:0 
]
[u S34966 . 1 `S5003 1 . 1 0 ]
"9581
[s S34970 . 1 `uc 1 CCPR2H 1 0 :8:0 
]
[u S34972 . 1 `S5011 1 . 1 0 ]
"9605
[s S34976 . 1 `uc 1 P2DC 1 0 :7:0 
`uc 1 P2RSEN 1 0 :1:7 
]
[s S34979 . 1 `uc 1 P2DC0 1 0 :1:0 
`uc 1 P2DC1 1 0 :1:1 
`uc 1 P2DC2 1 0 :1:2 
`uc 1 P2DC3 1 0 :1:3 
`uc 1 P2DC4 1 0 :1:4 
`uc 1 P2DC5 1 0 :1:5 
`uc 1 P2DC6 1 0 :1:6 
]
[u S34987 . 1 `S5019 1 . 1 0 `S5022 1 . 1 0 ]
"9625
[s S34991 . 1 `uc 1 P2DC 1 0 :7:0 
`uc 1 P2RSEN 1 0 :1:7 
]
[s S34994 . 1 `uc 1 P2DC0 1 0 :1:0 
`uc 1 P2DC1 1 0 :1:1 
`uc 1 P2DC2 1 0 :1:2 
`uc 1 P2DC3 1 0 :1:3 
`uc 1 P2DC4 1 0 :1:4 
`uc 1 P2DC5 1 0 :1:5 
`uc 1 P2DC6 1 0 :1:6 
]
[u S35002 . 1 `S5019 1 . 1 0 `S5022 1 . 1 0 ]
"9688
[s S35006 . 1 `uc 1 PSS2BD 1 0 :2:0 
`uc 1 PSS2AC 1 0 :2:2 
`uc 1 ECCP2AS 1 0 :3:4 
`uc 1 ECCP2ASE 1 0 :1:7 
]
[s S35011 . 1 `uc 1 PSS2BD0 1 0 :1:0 
`uc 1 PSS2BD1 1 0 :1:1 
`uc 1 PSS2AC0 1 0 :1:2 
`uc 1 PSS2AC1 1 0 :1:3 
`uc 1 ECCP2AS0 1 0 :1:4 
`uc 1 ECCP2AS1 1 0 :1:5 
`uc 1 ECCP2AS2 1 0 :1:6 
]
[u S35019 . 1 `S5071 1 . 1 0 `S5076 1 . 1 0 ]
"9759
[s S35023 . 1 `uc 1 STRA 1 0 :1:0 
`uc 1 STRB 1 0 :1:1 
`uc 1 STRC 1 0 :1:2 
`uc 1 STRD 1 0 :1:3 
`uc 1 STRSYNC 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 CMPL0 1 0 :1:6 
`uc 1 CMPL1 1 0 :1:7 
]
[s S35032 . 1 `uc 1 P2DC0 1 0 :1:0 
`uc 1 P2DC1 1 0 :1:1 
`uc 1 P2DC2 1 0 :1:2 
`uc 1 P2DC3 1 0 :1:3 
`uc 1 P2DC4 1 0 :1:4 
`uc 1 P2DC5 1 0 :1:5 
`uc 1 P2DC6 1 0 :1:6 
]
[s S35040 . 1 `uc 1 . 1 0 :6:0 
`uc 1 CMPL02 1 0 :1:6 
]
[s S35043 . 1 `uc 1 . 1 0 :7:0 
`uc 1 CMPL12 1 0 :1:7 
]
[s S35046 . 1 `uc 1 P2DC02 1 0 :1:0 
]
[s S35048 . 1 `uc 1 P2DC0CON 1 0 :1:0 
]
[s S35050 . 1 `uc 1 . 1 0 :1:0 
`uc 1 P2DC12 1 0 :1:1 
]
[s S35053 . 1 `uc 1 . 1 0 :1:0 
`uc 1 P2DC1CON 1 0 :1:1 
]
[s S35056 . 1 `uc 1 . 1 0 :2:0 
`uc 1 P2DC22 1 0 :1:2 
]
[s S35059 . 1 `uc 1 . 1 0 :2:0 
`uc 1 P2DC2CON 1 0 :1:2 
]
[s S35062 . 1 `uc 1 . 1 0 :3:0 
`uc 1 P2DC32 1 0 :1:3 
]
[s S35065 . 1 `uc 1 . 1 0 :3:0 
`uc 1 P2DC3CON 1 0 :1:3 
]
[s S35068 . 1 `uc 1 . 1 0 :4:0 
`uc 1 P2DC42 1 0 :1:4 
]
[s S35071 . 1 `uc 1 . 1 0 :4:0 
`uc 1 P2DC4CON 1 0 :1:4 
]
[s S35074 . 1 `uc 1 . 1 0 :5:0 
`uc 1 P2DC52 1 0 :1:5 
]
[s S35077 . 1 `uc 1 . 1 0 :5:0 
`uc 1 P2DC5CON 1 0 :1:5 
]
[s S35080 . 1 `uc 1 . 1 0 :6:0 
`uc 1 P2DC62 1 0 :1:6 
]
[s S35083 . 1 `uc 1 . 1 0 :6:0 
`uc 1 P2DC6CON 1 0 :1:6 
]
[s S35086 . 1 `uc 1 STRA2 1 0 :1:0 
]
[s S35088 . 1 `uc 1 . 1 0 :1:0 
`uc 1 STRB2 1 0 :1:1 
]
[s S35091 . 1 `uc 1 . 1 0 :2:0 
`uc 1 STRC2 1 0 :1:2 
]
[s S35094 . 1 `uc 1 . 1 0 :3:0 
`uc 1 STRD2 1 0 :1:3 
]
[s S35097 . 1 `uc 1 . 1 0 :4:0 
`uc 1 STRSYNC2 1 0 :1:4 
]
[u S35100 . 1 `S5101 1 . 1 0 `S5022 1 . 1 0 `S5118 1 . 1 0 `S5121 1 . 1 0 `S5124 1 . 1 0 `S5126 1 . 1 0 `S5128 1 . 1 0 `S5131 1 . 1 0 `S5134 1 . 1 0 `S5137 1 . 1 0 `S5140 1 . 1 0 `S5143 1 . 1 0 `S5146 1 . 1 0 `S5149 1 . 1 0 `S5152 1 . 1 0 `S5155 1 . 1 0 `S5158 1 . 1 0 `S5161 1 . 1 0 `S5164 1 . 1 0 `S5166 1 . 1 0 `S5169 1 . 1 0 `S5172 1 . 1 0 `S5175 1 . 1 0 ]
"10109
[s S35126 . 1 `uc 1 CCP1M 1 0 :4:0 
`uc 1 DC1B 1 0 :2:4 
`uc 1 P1M 1 0 :2:6 
]
[s S35130 . 1 `uc 1 CCP1M0 1 0 :1:0 
`uc 1 CCP1M1 1 0 :1:1 
`uc 1 CCP1M2 1 0 :1:2 
`uc 1 CCP1M3 1 0 :1:3 
`uc 1 DC1B0 1 0 :1:4 
`uc 1 DC1B1 1 0 :1:5 
`uc 1 P1M0 1 0 :1:6 
`uc 1 P1M1 1 0 :1:7 
]
[s S35139 . 1 `uc 1 . 1 0 :4:0 
`uc 1 CCP1Y 1 0 :1:4 
`uc 1 CCP1X 1 0 :1:5 
]
[u S35143 . 1 `S5281 1 . 1 0 `S5285 1 . 1 0 `S5294 1 . 1 0 ]
"10136
[s S35148 . 1 `uc 1 CCP1M 1 0 :4:0 
`uc 1 DC1B 1 0 :2:4 
`uc 1 P1M 1 0 :2:6 
]
[s S35152 . 1 `uc 1 CCP1M0 1 0 :1:0 
`uc 1 CCP1M1 1 0 :1:1 
`uc 1 CCP1M2 1 0 :1:2 
`uc 1 CCP1M3 1 0 :1:3 
`uc 1 DC1B0 1 0 :1:4 
`uc 1 DC1B1 1 0 :1:5 
`uc 1 P1M0 1 0 :1:6 
`uc 1 P1M1 1 0 :1:7 
]
[s S35161 . 1 `uc 1 . 1 0 :4:0 
`uc 1 CCP1Y 1 0 :1:4 
`uc 1 CCP1X 1 0 :1:5 
]
[u S35165 . 1 `S5281 1 . 1 0 `S5285 1 . 1 0 `S5294 1 . 1 0 ]
"10301
[s S35172 . 1 `uc 1 CCPR1L 1 0 :8:0 
]
[u S35174 . 1 `S5361 1 . 1 0 ]
"10320
[s S35178 . 1 `uc 1 CCPR1H 1 0 :8:0 
]
[u S35180 . 1 `S5369 1 . 1 0 ]
"10344
[s S35184 . 1 `uc 1 P1DC 1 0 :7:0 
`uc 1 P1RSEN 1 0 :1:7 
]
[s S35187 . 1 `uc 1 P1DC0 1 0 :1:0 
`uc 1 P1DC1 1 0 :1:1 
`uc 1 P1DC2 1 0 :1:2 
`uc 1 P1DC3 1 0 :1:3 
`uc 1 P1DC4 1 0 :1:4 
`uc 1 P1DC5 1 0 :1:5 
`uc 1 P1DC6 1 0 :1:6 
]
[u S35195 . 1 `S5377 1 . 1 0 `S5380 1 . 1 0 ]
"10364
[s S35199 . 1 `uc 1 P1DC 1 0 :7:0 
`uc 1 P1RSEN 1 0 :1:7 
]
[s S35202 . 1 `uc 1 P1DC0 1 0 :1:0 
`uc 1 P1DC1 1 0 :1:1 
`uc 1 P1DC2 1 0 :1:2 
`uc 1 P1DC3 1 0 :1:3 
`uc 1 P1DC4 1 0 :1:4 
`uc 1 P1DC5 1 0 :1:5 
`uc 1 P1DC6 1 0 :1:6 
]
[u S35210 . 1 `S5377 1 . 1 0 `S5380 1 . 1 0 ]
"10427
[s S35214 . 1 `uc 1 PSS1BD 1 0 :2:0 
`uc 1 PSS1AC 1 0 :2:2 
`uc 1 ECCP1AS 1 0 :3:4 
`uc 1 ECCP1ASE 1 0 :1:7 
]
[s S35219 . 1 `uc 1 PSS1BD0 1 0 :1:0 
`uc 1 PSS1BD1 1 0 :1:1 
`uc 1 PSS1AC0 1 0 :1:2 
`uc 1 PSS1AC1 1 0 :1:3 
`uc 1 ECCP1AS0 1 0 :1:4 
`uc 1 ECCP1AS1 1 0 :1:5 
`uc 1 ECCP1AS2 1 0 :1:6 
]
[u S35227 . 1 `S5429 1 . 1 0 `S5434 1 . 1 0 ]
"10498
[s S35231 . 1 `uc 1 STRA 1 0 :1:0 
`uc 1 STRB 1 0 :1:1 
`uc 1 STRC 1 0 :1:2 
`uc 1 STRD 1 0 :1:3 
`uc 1 STRSYNC 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 CMPL0 1 0 :1:6 
`uc 1 CMPL1 1 0 :1:7 
]
[u S35240 . 1 `S5101 1 . 1 0 ]
"10574
[s S35243 . 1 `uc 1 SWDTEN 1 0 :1:0 
`uc 1 ULPSINK 1 0 :1:1 
`uc 1 ULPEN 1 0 :1:2 
`uc 1 DS 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 ULPLVL 1 0 :1:5 
`uc 1 LVDSTAT 1 0 :1:6 
`uc 1 REGSLP 1 0 :1:7 
]
[s S35252 . 1 `uc 1 SWDTE 1 0 :1:0 
]
[u S35254 . 1 `S5480 1 . 1 0 `S5489 1 . 1 0 ]
"10633
[s S35258 . 1 `uc 1 ADCS 1 0 :3:0 
`uc 1 ACQT 1 0 :3:3 
`uc 1 ADCAL 1 0 :1:6 
`uc 1 ADFM 1 0 :1:7 
]
[s S35263 . 1 `uc 1 ADCS0 1 0 :1:0 
`uc 1 ADCS1 1 0 :1:1 
`uc 1 ADCS2 1 0 :1:2 
`uc 1 ACQT0 1 0 :1:3 
`uc 1 ACQT1 1 0 :1:4 
`uc 1 ACQT2 1 0 :1:5 
]
[s S35270 . 1 `uc 1 . 1 0 :3:0 
`uc 1 CHSN3 1 0 :1:3 
]
[s S35273 . 1 `uc 1 . 1 0 :4:0 
`uc 1 VCFG01 1 0 :1:4 
]
[s S35276 . 1 `uc 1 . 1 0 :5:0 
`uc 1 VCFG11 1 0 :1:5 
]
[u S35279 . 1 `S5506 1 . 1 0 `S5511 1 . 1 0 `S5518 1 . 1 0 `S5521 1 . 1 0 `S5524 1 . 1 0 ]
"10710
[s S35286 . 1 `uc 1 . 1 0 :1:0 
`uc 1 GO_NOT_DONE 1 0 :1:1 
]
[s S35289 . 1 `uc 1 ADON 1 0 :1:0 
`uc 1 GO_nDONE 1 0 :1:1 
`uc 1 CHS 1 0 :4:2 
`uc 1 VCFG 1 0 :2:6 
]
[s S35294 . 1 `uc 1 . 1 0 :1:0 
`uc 1 GO_DONE 1 0 :1:1 
`uc 1 CHS0 1 0 :1:2 
`uc 1 CHS1 1 0 :1:3 
`uc 1 CHS2 1 0 :1:4 
`uc 1 CHS3 1 0 :1:5 
`uc 1 VCFG0 1 0 :1:6 
`uc 1 VCFG1 1 0 :1:7 
]
[s S35303 . 1 `uc 1 . 1 0 :1:0 
`uc 1 DONE 1 0 :1:1 
]
[s S35306 . 1 `uc 1 . 1 0 :1:0 
`uc 1 GO 1 0 :1:1 
]
[s S35309 . 1 `uc 1 . 1 0 :1:0 
`uc 1 NOT_DONE 1 0 :1:1 
]
[s S35312 . 1 `uc 1 . 1 0 :1:0 
`uc 1 nDONE 1 0 :1:1 
]
[s S35315 . 1 `uc 1 . 1 0 :7:0 
`uc 1 ADCAL 1 0 :1:7 
]
[s S35318 . 1 `uc 1 . 1 0 :1:0 
`uc 1 GODONE 1 0 :1:1 
]
[u S35321 . 1 `S5555 1 . 1 0 `S5558 1 . 1 0 `S5563 1 . 1 0 `S5572 1 . 1 0 `S5575 1 . 1 0 `S5578 1 . 1 0 `S5581 1 . 1 0 `S5584 1 . 1 0 `S5587 1 . 1 0 ]
"10930
[s S35334 . 1 `uc 1 ADRESL 1 0 :8:0 
]
[u S35336 . 1 `S5638 1 . 1 0 ]
"10949
[s S35340 . 1 `uc 1 ADRESH 1 0 :8:0 
]
[u S35342 . 1 `S5646 1 . 1 0 ]
"10973
[s S35346 . 1 `uc 1 SEN 1 0 :1:0 
`uc 1 RSEN 1 0 :1:1 
`uc 1 PEN 1 0 :1:2 
`uc 1 RCEN 1 0 :1:3 
`uc 1 ACKEN 1 0 :1:4 
`uc 1 ACKDT 1 0 :1:5 
`uc 1 ACKSTAT 1 0 :1:6 
`uc 1 GCEN 1 0 :1:7 
]
[s S35355 . 1 `uc 1 . 1 0 :1:0 
`uc 1 ADMSK1 1 0 :1:1 
`uc 1 ADMSK2 1 0 :1:2 
`uc 1 ADMSK3 1 0 :1:3 
`uc 1 ADMSK4 1 0 :1:4 
`uc 1 ADMSK5 1 0 :1:5 
]
[s S35362 . 1 `uc 1 . 1 0 :5:0 
`uc 1 ACKDT1 1 0 :1:5 
]
[s S35365 . 1 `uc 1 . 1 0 :4:0 
`uc 1 ACKEN1 1 0 :1:4 
]
[s S35368 . 1 `uc 1 . 1 0 :6:0 
`uc 1 ACKSTAT1 1 0 :1:6 
]
[s S35371 . 1 `uc 1 . 1 0 :1:0 
`uc 1 ADMSK11 1 0 :1:1 
]
[s S35374 . 1 `uc 1 . 1 0 :2:0 
`uc 1 ADMSK21 1 0 :1:2 
]
[s S35377 . 1 `uc 1 . 1 0 :3:0 
`uc 1 ADMSK31 1 0 :1:3 
]
[s S35380 . 1 `uc 1 . 1 0 :4:0 
`uc 1 ADMSK41 1 0 :1:4 
]
[s S35383 . 1 `uc 1 . 1 0 :5:0 
`uc 1 ADMSK51 1 0 :1:5 
]
[s S35386 . 1 `uc 1 . 1 0 :7:0 
`uc 1 GCEN1 1 0 :1:7 
]
[s S35389 . 1 `uc 1 . 1 0 :2:0 
`uc 1 PEN1 1 0 :1:2 
]
[s S35392 . 1 `uc 1 . 1 0 :3:0 
`uc 1 RCEN1 1 0 :1:3 
]
[s S35395 . 1 `uc 1 . 1 0 :1:0 
`uc 1 RSEN1 1 0 :1:1 
]
[s S35398 . 1 `uc 1 SEN1 1 0 :1:0 
]
[u S35400 . 1 `S1975 1 . 1 0 `S1984 1 . 1 0 `S5670 1 . 1 0 `S5673 1 . 1 0 `S5676 1 . 1 0 `S5679 1 . 1 0 `S5682 1 . 1 0 `S5685 1 . 1 0 `S5688 1 . 1 0 `S5691 1 . 1 0 `S5694 1 . 1 0 `S5697 1 . 1 0 `S5700 1 . 1 0 `S5703 1 . 1 0 `S5706 1 . 1 0 ]
"11049
[s S35417 . 1 `uc 1 SEN 1 0 :1:0 
`uc 1 RSEN 1 0 :1:1 
`uc 1 PEN 1 0 :1:2 
`uc 1 RCEN 1 0 :1:3 
`uc 1 ACKEN 1 0 :1:4 
`uc 1 ACKDT 1 0 :1:5 
`uc 1 ACKSTAT 1 0 :1:6 
`uc 1 GCEN 1 0 :1:7 
]
[s S35426 . 1 `uc 1 . 1 0 :1:0 
`uc 1 ADMSK1 1 0 :1:1 
`uc 1 ADMSK2 1 0 :1:2 
`uc 1 ADMSK3 1 0 :1:3 
`uc 1 ADMSK4 1 0 :1:4 
`uc 1 ADMSK5 1 0 :1:5 
]
[s S35433 . 1 `uc 1 . 1 0 :5:0 
`uc 1 ACKDT1 1 0 :1:5 
]
[s S35436 . 1 `uc 1 . 1 0 :4:0 
`uc 1 ACKEN1 1 0 :1:4 
]
[s S35439 . 1 `uc 1 . 1 0 :6:0 
`uc 1 ACKSTAT1 1 0 :1:6 
]
[s S35442 . 1 `uc 1 . 1 0 :1:0 
`uc 1 ADMSK11 1 0 :1:1 
]
[s S35445 . 1 `uc 1 . 1 0 :2:0 
`uc 1 ADMSK21 1 0 :1:2 
]
[s S35448 . 1 `uc 1 . 1 0 :3:0 
`uc 1 ADMSK31 1 0 :1:3 
]
[s S35451 . 1 `uc 1 . 1 0 :4:0 
`uc 1 ADMSK41 1 0 :1:4 
]
[s S35454 . 1 `uc 1 . 1 0 :5:0 
`uc 1 ADMSK51 1 0 :1:5 
]
[s S35457 . 1 `uc 1 . 1 0 :7:0 
`uc 1 GCEN1 1 0 :1:7 
]
[s S35460 . 1 `uc 1 . 1 0 :2:0 
`uc 1 PEN1 1 0 :1:2 
]
[s S35463 . 1 `uc 1 . 1 0 :3:0 
`uc 1 RCEN1 1 0 :1:3 
]
[s S35466 . 1 `uc 1 . 1 0 :1:0 
`uc 1 RSEN1 1 0 :1:1 
]
[s S35469 . 1 `uc 1 SEN1 1 0 :1:0 
]
[u S35471 . 1 `S1975 1 . 1 0 `S1984 1 . 1 0 `S5670 1 . 1 0 `S5673 1 . 1 0 `S5676 1 . 1 0 `S5679 1 . 1 0 `S5682 1 . 1 0 `S5685 1 . 1 0 `S5688 1 . 1 0 `S5691 1 . 1 0 `S5694 1 . 1 0 `S5697 1 . 1 0 `S5700 1 . 1 0 `S5703 1 . 1 0 `S5706 1 . 1 0 ]
"11392
[s S35489 . 1 `uc 1 SSPM 1 0 :4:0 
`uc 1 CKP 1 0 :1:4 
`uc 1 SSPEN 1 0 :1:5 
`uc 1 SSPOV 1 0 :1:6 
`uc 1 WCOL 1 0 :1:7 
]
[s S35495 . 1 `uc 1 SSPM0 1 0 :1:0 
`uc 1 SSPM1 1 0 :1:1 
`uc 1 SSPM2 1 0 :1:2 
`uc 1 SSPM3 1 0 :1:3 
]
[s S35500 . 1 `uc 1 SSPM01 1 0 :1:0 
`uc 1 SSPM11 1 0 :1:1 
`uc 1 SSPM21 1 0 :1:2 
`uc 1 SSPM31 1 0 :1:3 
`uc 1 CKP1 1 0 :1:4 
`uc 1 SSPEN1 1 0 :1:5 
`uc 1 SSPOV1 1 0 :1:6 
`uc 1 WCOL1 1 0 :1:7 
]
[u S35509 . 1 `S2100 1 . 1 0 `S2106 1 . 1 0 `S5916 1 . 1 0 ]
"11422
[s S35514 . 1 `uc 1 SSPM 1 0 :4:0 
`uc 1 CKP 1 0 :1:4 
`uc 1 SSPEN 1 0 :1:5 
`uc 1 SSPOV 1 0 :1:6 
`uc 1 WCOL 1 0 :1:7 
]
[s S35520 . 1 `uc 1 SSPM0 1 0 :1:0 
`uc 1 SSPM1 1 0 :1:1 
`uc 1 SSPM2 1 0 :1:2 
`uc 1 SSPM3 1 0 :1:3 
]
[s S35525 . 1 `uc 1 SSPM01 1 0 :1:0 
`uc 1 SSPM11 1 0 :1:1 
`uc 1 SSPM21 1 0 :1:2 
`uc 1 SSPM31 1 0 :1:3 
`uc 1 CKP1 1 0 :1:4 
`uc 1 SSPEN1 1 0 :1:5 
`uc 1 SSPOV1 1 0 :1:6 
`uc 1 WCOL1 1 0 :1:7 
]
[u S35534 . 1 `S2100 1 . 1 0 `S2106 1 . 1 0 `S5916 1 . 1 0 ]
"11629
[s S35540 . 1 `uc 1 . 1 0 :2:0 
`uc 1 R_NOT_W 1 0 :1:2 
]
[s S35543 . 1 `uc 1 . 1 0 :5:0 
`uc 1 D_NOT_A 1 0 :1:5 
]
[s S35546 . 1 `uc 1 BF 1 0 :1:0 
`uc 1 UA 1 0 :1:1 
`uc 1 R_nW 1 0 :1:2 
`uc 1 S 1 0 :1:3 
`uc 1 P 1 0 :1:4 
`uc 1 D_nA 1 0 :1:5 
`uc 1 CKE 1 0 :1:6 
`uc 1 SMP 1 0 :1:7 
]
[s S35555 . 1 `uc 1 . 1 0 :2:0 
`uc 1 R 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 D 1 0 :1:5 
]
[s S35560 . 1 `uc 1 . 1 0 :2:0 
`uc 1 R_W 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 D_A 1 0 :1:5 
]
[s S35565 . 1 `uc 1 . 1 0 :2:0 
`uc 1 nW 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 nA 1 0 :1:5 
]
[s S35570 . 1 `uc 1 . 1 0 :2:0 
`uc 1 NOT_WRITE 1 0 :1:2 
]
[s S35573 . 1 `uc 1 . 1 0 :5:0 
`uc 1 NOT_ADDRESS 1 0 :1:5 
]
[s S35576 . 1 `uc 1 . 1 0 :2:0 
`uc 1 nWRITE 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 nADDRESS 1 0 :1:5 
]
[s S35581 . 1 `uc 1 . 1 0 :2:0 
`uc 1 READ_WRITE 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 DATA_ADDRESS 1 0 :1:5 
]
[s S35586 . 1 `uc 1 . 1 0 :2:0 
`uc 1 I2C_READ 1 0 :1:2 
`uc 1 I2C_START 1 0 :1:3 
`uc 1 I2C_STOP 1 0 :1:4 
`uc 1 I2C_DAT 1 0 :1:5 
]
[s S35592 . 1 `uc 1 . 1 0 :2:0 
`uc 1 R_NOT_W1 1 0 :1:2 
]
[s S35595 . 1 `uc 1 . 1 0 :5:0 
`uc 1 D_NOT_A1 1 0 :1:5 
]
[s S35598 . 1 `uc 1 BF1 1 0 :1:0 
`uc 1 UA1 1 0 :1:1 
`uc 1 R_nW1 1 0 :1:2 
`uc 1 S1 1 0 :1:3 
`uc 1 P1 1 0 :1:4 
`uc 1 D_nA1 1 0 :1:5 
`uc 1 CKE1 1 0 :1:6 
`uc 1 SMP1 1 0 :1:7 
]
[s S35607 . 1 `uc 1 . 1 0 :2:0 
`uc 1 R1 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 D1 1 0 :1:5 
]
[s S35612 . 1 `uc 1 . 1 0 :2:0 
`uc 1 D_A1 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 R_W1 1 0 :1:5 
]
[s S35617 . 1 `uc 1 . 1 0 :2:0 
`uc 1 NOT_W1 1 0 :1:2 
]
[s S35620 . 1 `uc 1 . 1 0 :5:0 
`uc 1 NOT_A1 1 0 :1:5 
]
[s S35623 . 1 `uc 1 . 1 0 :2:0 
`uc 1 nW1 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 nA1 1 0 :1:5 
]
[s S35628 . 1 `uc 1 . 1 0 :2:0 
`uc 1 NOT_WRITE1 1 0 :1:2 
]
[s S35631 . 1 `uc 1 . 1 0 :5:0 
`uc 1 NOT_ADDRESS1 1 0 :1:5 
]
[s S35634 . 1 `uc 1 . 1 0 :2:0 
`uc 1 nWRITE1 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 nADDRESS1 1 0 :1:5 
]
[s S35639 . 1 `uc 1 . 1 0 :2:0 
`uc 1 READ_WRITE1 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 DATA_ADDRESS1 1 0 :1:5 
]
[s S35644 . 1 `uc 1 . 1 0 :2:0 
`uc 1 I2C_READ1 1 0 :1:2 
`uc 1 I2C_START1 1 0 :1:3 
`uc 1 I2C_STOP1 1 0 :1:4 
`uc 1 I2C_DAT1 1 0 :1:5 
]
[s S35650 . 1 `uc 1 . 1 0 :5:0 
`uc 1 DA 1 0 :1:5 
]
[s S35653 . 1 `uc 1 . 1 0 :5:0 
`uc 1 DA1 1 0 :1:5 
]
[s S35656 . 1 `uc 1 . 1 0 :2:0 
`uc 1 RW 1 0 :1:2 
]
[s S35659 . 1 `uc 1 . 1 0 :2:0 
`uc 1 RW1 1 0 :1:2 
]
[s S35662 . 1 `uc 1 . 1 0 :3:0 
`uc 1 START 1 0 :1:3 
]
[s S35665 . 1 `uc 1 . 1 0 :3:0 
`uc 1 START1 1 0 :1:3 
]
[s S35668 . 1 `uc 1 . 1 0 :4:0 
`uc 1 STOP 1 0 :1:4 
]
[s S35671 . 1 `uc 1 . 1 0 :4:0 
`uc 1 STOP1 1 0 :1:4 
]
[s S35674 . 1 `uc 1 . 1 0 :2:0 
`uc 1 NOT_W 1 0 :1:2 
]
[s S35677 . 1 `uc 1 . 1 0 :5:0 
`uc 1 NOT_A 1 0 :1:5 
]
[u S35680 . 1 `S2180 1 . 1 0 `S2183 1 . 1 0 `S2186 1 . 1 0 `S6011 1 . 1 0 `S6016 1 . 1 0 `S6021 1 . 1 0 `S6026 1 . 1 0 `S6029 1 . 1 0 `S6032 1 . 1 0 `S6037 1 . 1 0 `S6042 1 . 1 0 `S6048 1 . 1 0 `S6051 1 . 1 0 `S6054 1 . 1 0 `S6063 1 . 1 0 `S6068 1 . 1 0 `S6073 1 . 1 0 `S6076 1 . 1 0 `S6079 1 . 1 0 `S6084 1 . 1 0 `S6087 1 . 1 0 `S6090 1 . 1 0 `S6095 1 . 1 0 `S6100 1 . 1 0 `S6106 1 . 1 0 `S6109 1 . 1 0 `S6112 1 . 1 0 `S6115 1 . 1 0 `S6118 1 . 1 0 `S6121 1 . 1 0 `S6124 1 . 1 0 `S6127 1 . 1 0 `S6130 1 . 1 0 `S6133 1 . 1 0 ]
"11810
[s S35716 . 1 `uc 1 . 1 0 :2:0 
`uc 1 R_NOT_W 1 0 :1:2 
]
[s S35719 . 1 `uc 1 . 1 0 :5:0 
`uc 1 D_NOT_A 1 0 :1:5 
]
[s S35722 . 1 `uc 1 BF 1 0 :1:0 
`uc 1 UA 1 0 :1:1 
`uc 1 R_nW 1 0 :1:2 
`uc 1 S 1 0 :1:3 
`uc 1 P 1 0 :1:4 
`uc 1 D_nA 1 0 :1:5 
`uc 1 CKE 1 0 :1:6 
`uc 1 SMP 1 0 :1:7 
]
[s S35731 . 1 `uc 1 . 1 0 :2:0 
`uc 1 R 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 D 1 0 :1:5 
]
[s S35736 . 1 `uc 1 . 1 0 :2:0 
`uc 1 R_W 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 D_A 1 0 :1:5 
]
[s S35741 . 1 `uc 1 . 1 0 :2:0 
`uc 1 nW 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 nA 1 0 :1:5 
]
[s S35746 . 1 `uc 1 . 1 0 :2:0 
`uc 1 NOT_WRITE 1 0 :1:2 
]
[s S35749 . 1 `uc 1 . 1 0 :5:0 
`uc 1 NOT_ADDRESS 1 0 :1:5 
]
[s S35752 . 1 `uc 1 . 1 0 :2:0 
`uc 1 nWRITE 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 nADDRESS 1 0 :1:5 
]
[s S35757 . 1 `uc 1 . 1 0 :2:0 
`uc 1 READ_WRITE 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 DATA_ADDRESS 1 0 :1:5 
]
[s S35762 . 1 `uc 1 . 1 0 :2:0 
`uc 1 I2C_READ 1 0 :1:2 
`uc 1 I2C_START 1 0 :1:3 
`uc 1 I2C_STOP 1 0 :1:4 
`uc 1 I2C_DAT 1 0 :1:5 
]
[s S35768 . 1 `uc 1 . 1 0 :2:0 
`uc 1 R_NOT_W1 1 0 :1:2 
]
[s S35771 . 1 `uc 1 . 1 0 :5:0 
`uc 1 D_NOT_A1 1 0 :1:5 
]
[s S35774 . 1 `uc 1 BF1 1 0 :1:0 
`uc 1 UA1 1 0 :1:1 
`uc 1 R_nW1 1 0 :1:2 
`uc 1 S1 1 0 :1:3 
`uc 1 P1 1 0 :1:4 
`uc 1 D_nA1 1 0 :1:5 
`uc 1 CKE1 1 0 :1:6 
`uc 1 SMP1 1 0 :1:7 
]
[s S35783 . 1 `uc 1 . 1 0 :2:0 
`uc 1 R1 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 D1 1 0 :1:5 
]
[s S35788 . 1 `uc 1 . 1 0 :2:0 
`uc 1 D_A1 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 R_W1 1 0 :1:5 
]
[s S35793 . 1 `uc 1 . 1 0 :2:0 
`uc 1 NOT_W1 1 0 :1:2 
]
[s S35796 . 1 `uc 1 . 1 0 :5:0 
`uc 1 NOT_A1 1 0 :1:5 
]
[s S35799 . 1 `uc 1 . 1 0 :2:0 
`uc 1 nW1 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 nA1 1 0 :1:5 
]
[s S35804 . 1 `uc 1 . 1 0 :2:0 
`uc 1 NOT_WRITE1 1 0 :1:2 
]
[s S35807 . 1 `uc 1 . 1 0 :5:0 
`uc 1 NOT_ADDRESS1 1 0 :1:5 
]
[s S35810 . 1 `uc 1 . 1 0 :2:0 
`uc 1 nWRITE1 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 nADDRESS1 1 0 :1:5 
]
[s S35815 . 1 `uc 1 . 1 0 :2:0 
`uc 1 READ_WRITE1 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 DATA_ADDRESS1 1 0 :1:5 
]
[s S35820 . 1 `uc 1 . 1 0 :2:0 
`uc 1 I2C_READ1 1 0 :1:2 
`uc 1 I2C_START1 1 0 :1:3 
`uc 1 I2C_STOP1 1 0 :1:4 
`uc 1 I2C_DAT1 1 0 :1:5 
]
[s S35826 . 1 `uc 1 . 1 0 :5:0 
`uc 1 DA 1 0 :1:5 
]
[s S35829 . 1 `uc 1 . 1 0 :5:0 
`uc 1 DA1 1 0 :1:5 
]
[s S35832 . 1 `uc 1 . 1 0 :2:0 
`uc 1 RW 1 0 :1:2 
]
[s S35835 . 1 `uc 1 . 1 0 :2:0 
`uc 1 RW1 1 0 :1:2 
]
[s S35838 . 1 `uc 1 . 1 0 :3:0 
`uc 1 START 1 0 :1:3 
]
[s S35841 . 1 `uc 1 . 1 0 :3:0 
`uc 1 START1 1 0 :1:3 
]
[s S35844 . 1 `uc 1 . 1 0 :4:0 
`uc 1 STOP 1 0 :1:4 
]
[s S35847 . 1 `uc 1 . 1 0 :4:0 
`uc 1 STOP1 1 0 :1:4 
]
[s S35850 . 1 `uc 1 . 1 0 :2:0 
`uc 1 NOT_W 1 0 :1:2 
]
[s S35853 . 1 `uc 1 . 1 0 :5:0 
`uc 1 NOT_A 1 0 :1:5 
]
[u S35856 . 1 `S2180 1 . 1 0 `S2183 1 . 1 0 `S2186 1 . 1 0 `S6011 1 . 1 0 `S6016 1 . 1 0 `S6021 1 . 1 0 `S6026 1 . 1 0 `S6029 1 . 1 0 `S6032 1 . 1 0 `S6037 1 . 1 0 `S6042 1 . 1 0 `S6048 1 . 1 0 `S6051 1 . 1 0 `S6054 1 . 1 0 `S6063 1 . 1 0 `S6068 1 . 1 0 `S6073 1 . 1 0 `S6076 1 . 1 0 `S6079 1 . 1 0 `S6084 1 . 1 0 `S6087 1 . 1 0 `S6090 1 . 1 0 `S6095 1 . 1 0 `S6100 1 . 1 0 `S6106 1 . 1 0 `S6109 1 . 1 0 `S6112 1 . 1 0 `S6115 1 . 1 0 `S6118 1 . 1 0 `S6121 1 . 1 0 `S6124 1 . 1 0 `S6127 1 . 1 0 `S6130 1 . 1 0 `S6133 1 . 1 0 ]
"12638
[s S35893 . 1 `uc 1 SSPADD 1 0 :8:0 
]
[s S35895 . 1 `uc 1 MSK0 1 0 :1:0 
`uc 1 MSK1 1 0 :1:1 
`uc 1 MSK2 1 0 :1:2 
`uc 1 MSK3 1 0 :1:3 
`uc 1 MSK4 1 0 :1:4 
`uc 1 MSK5 1 0 :1:5 
`uc 1 MSK6 1 0 :1:6 
`uc 1 MSK7 1 0 :1:7 
]
[s S35904 . 1 `uc 1 MSK01 1 0 :1:0 
`uc 1 MSK11 1 0 :1:1 
`uc 1 MSK21 1 0 :1:2 
`uc 1 MSK31 1 0 :1:3 
`uc 1 MSK41 1 0 :1:4 
`uc 1 MSK51 1 0 :1:5 
`uc 1 MSK61 1 0 :1:6 
`uc 1 MSK71 1 0 :1:7 
]
[u S35913 . 1 `S2381 1 . 1 0 `S2383 1 . 1 0 `S6640 1 . 1 0 ]
"12668
[s S35918 . 1 `uc 1 SSPADD 1 0 :8:0 
]
[s S35920 . 1 `uc 1 MSK0 1 0 :1:0 
`uc 1 MSK1 1 0 :1:1 
`uc 1 MSK2 1 0 :1:2 
`uc 1 MSK3 1 0 :1:3 
`uc 1 MSK4 1 0 :1:4 
`uc 1 MSK5 1 0 :1:5 
`uc 1 MSK6 1 0 :1:6 
`uc 1 MSK7 1 0 :1:7 
]
[s S35929 . 1 `uc 1 MSK01 1 0 :1:0 
`uc 1 MSK11 1 0 :1:1 
`uc 1 MSK21 1 0 :1:2 
`uc 1 MSK31 1 0 :1:3 
`uc 1 MSK41 1 0 :1:4 
`uc 1 MSK51 1 0 :1:5 
`uc 1 MSK61 1 0 :1:6 
`uc 1 MSK71 1 0 :1:7 
]
[u S35938 . 1 `S2381 1 . 1 0 `S2383 1 . 1 0 `S6640 1 . 1 0 ]
"12875
[s S35945 . 1 `uc 1 SSPBUF 1 0 :8:0 
]
[u S35947 . 1 `S2462 1 . 1 0 ]
"12885
[s S35950 . 1 `uc 1 SSPBUF 1 0 :8:0 
]
[u S35952 . 1 `S2462 1 . 1 0 ]
"12898
[s S35955 . 1 `uc 1 T2CKPS 1 0 :2:0 
`uc 1 TMR2ON 1 0 :1:2 
`uc 1 T2OUTPS 1 0 :4:3 
]
[s S35959 . 1 `uc 1 T2CKPS0 1 0 :1:0 
`uc 1 T2CKPS1 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 T2OUTPS0 1 0 :1:3 
`uc 1 T2OUTPS1 1 0 :1:4 
`uc 1 T2OUTPS2 1 0 :1:5 
`uc 1 T2OUTPS3 1 0 :1:6 
]
[u S35967 . 1 `S6735 1 . 1 0 `S6739 1 . 1 0 ]
"12982
[s S35973 . 1 `uc 1 PR2 1 0 :8:0 
]
[u S35975 . 1 `S6765 1 . 1 0 ]
"12992
[s S35978 . 1 `uc 1 PR2 1 0 :8:0 
]
[u S35980 . 1 `S6765 1 . 1 0 ]
"13014
[s S35984 . 1 `uc 1 TMR2 1 0 :8:0 
]
[u S35986 . 1 `S6780 1 . 1 0 ]
"13024
[s S35989 . 1 `uc 1 TMR1ON 1 0 :1:0 
`uc 1 RD16 1 0 :1:1 
`uc 1 T1SYNC 1 0 :1:2 
`uc 1 T1OSCEN 1 0 :1:3 
`uc 1 T1CKPS 1 0 :2:4 
`uc 1 TMR1CS 1 0 :2:6 
]
[s S35996 . 1 `uc 1 . 1 0 :4:0 
`uc 1 T1CKPS0 1 0 :1:4 
`uc 1 T1CKPS1 1 0 :1:5 
`uc 1 TMR1CS0 1 0 :1:6 
`uc 1 TMR1CS1 1 0 :1:7 
]
[s S36002 . 1 `uc 1 . 1 0 :1:0 
`uc 1 RD161 1 0 :1:1 
`uc 1 T1SYNC1 1 0 :1:2 
`uc 1 T1OSCEN1 1 0 :1:3 
`uc 1 T1CKPS01 1 0 :1:4 
`uc 1 T1CKPS11 1 0 :1:5 
`uc 1 TMR1CS01 1 0 :1:6 
`uc 1 TMR1CS11 1 0 :1:7 
]
[s S36011 . 1 `uc 1 . 1 0 :3:0 
`uc 1 SOSCEN 1 0 :1:3 
]
[s S36014 . 1 `uc 1 . 1 0 :7:0 
`uc 1 T1RD16 1 0 :1:7 
]
[u S36017 . 1 `S6787 1 . 1 0 `S6794 1 . 1 0 `S6800 1 . 1 0 `S6809 1 . 1 0 `S6812 1 . 1 0 ]
"13178
[s S36026 . 1 `uc 1 TMR1L 1 0 :8:0 
]
[u S36028 . 1 `S6852 1 . 1 0 ]
"13197
[s S36032 . 1 `uc 1 TMR1H 1 0 :8:0 
]
[u S36034 . 1 `S6860 1 . 1 0 ]
"13207
[s S36037 . 1 `uc 1 NOT_BOR 1 0 :1:0 
]
[s S36039 . 1 `uc 1 . 1 0 :1:0 
`uc 1 NOT_POR 1 0 :1:1 
]
[s S36042 . 1 `uc 1 . 1 0 :2:0 
`uc 1 NOT_PD 1 0 :1:2 
]
[s S36045 . 1 `uc 1 . 1 0 :3:0 
`uc 1 NOT_TO 1 0 :1:3 
]
[s S36048 . 1 `uc 1 . 1 0 :4:0 
`uc 1 NOT_RI 1 0 :1:4 
]
[s S36051 . 1 `uc 1 . 1 0 :5:0 
`uc 1 NOT_CM 1 0 :1:5 
]
[s S36054 . 1 `uc 1 nBOR 1 0 :1:0 
`uc 1 nPOR 1 0 :1:1 
`uc 1 nPD 1 0 :1:2 
`uc 1 nTO 1 0 :1:3 
`uc 1 nRI 1 0 :1:4 
`uc 1 nCM 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 IPEN 1 0 :1:7 
]
[s S36063 . 1 `uc 1 BOR 1 0 :1:0 
`uc 1 POR 1 0 :1:1 
`uc 1 PD 1 0 :1:2 
`uc 1 TO 1 0 :1:3 
`uc 1 RI 1 0 :1:4 
`uc 1 CM 1 0 :1:5 
]
[u S36070 . 1 `S134 1 . 1 0 `S136 1 . 1 0 `S139 1 . 1 0 `S142 1 . 1 0 `S145 1 . 1 0 `S148 1 . 1 0 `S151 1 . 1 0 `S160 1 . 1 0 ]
"13368
[s S36081 . 1 `uc 1 CCH 1 0 :2:0 
`uc 1 CREF 1 0 :1:2 
`uc 1 EVPOL 1 0 :2:3 
`uc 1 CPOL 1 0 :1:5 
`uc 1 COE 1 0 :1:6 
`uc 1 CON 1 0 :1:7 
]
[s S36088 . 1 `uc 1 CCH0 1 0 :1:0 
`uc 1 CCH1 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 EVPOL0 1 0 :1:3 
`uc 1 EVPOL1 1 0 :1:4 
]
[s S36094 . 1 `uc 1 CCH02 1 0 :1:0 
]
[s S36096 . 1 `uc 1 . 1 0 :1:0 
`uc 1 CCH12 1 0 :1:1 
]
[s S36099 . 1 `uc 1 . 1 0 :6:0 
`uc 1 COE2 1 0 :1:6 
]
[s S36102 . 1 `uc 1 . 1 0 :7:0 
`uc 1 CON2 1 0 :1:7 
]
[s S36105 . 1 `uc 1 . 1 0 :5:0 
`uc 1 CPOL2 1 0 :1:5 
]
[s S36108 . 1 `uc 1 . 1 0 :2:0 
`uc 1 CREF2 1 0 :1:2 
]
[s S36111 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EVPOL02 1 0 :1:3 
]
[s S36114 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EVPOL12 1 0 :1:4 
]
[u S36117 . 1 `S6868 1 . 1 0 `S6875 1 . 1 0 `S6881 1 . 1 0 `S6883 1 . 1 0 `S6886 1 . 1 0 `S6889 1 . 1 0 `S6892 1 . 1 0 `S6895 1 . 1 0 `S6898 1 . 1 0 `S6901 1 . 1 0 ]
"13421
[s S36129 . 1 `uc 1 CCH 1 0 :2:0 
`uc 1 CREF 1 0 :1:2 
`uc 1 EVPOL 1 0 :2:3 
`uc 1 CPOL 1 0 :1:5 
`uc 1 COE 1 0 :1:6 
`uc 1 CON 1 0 :1:7 
]
[s S36136 . 1 `uc 1 CCH0 1 0 :1:0 
`uc 1 CCH1 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 EVPOL0 1 0 :1:3 
`uc 1 EVPOL1 1 0 :1:4 
]
[s S36142 . 1 `uc 1 CCH02 1 0 :1:0 
]
[s S36144 . 1 `uc 1 . 1 0 :1:0 
`uc 1 CCH12 1 0 :1:1 
]
[s S36147 . 1 `uc 1 . 1 0 :6:0 
`uc 1 COE2 1 0 :1:6 
]
[s S36150 . 1 `uc 1 . 1 0 :7:0 
`uc 1 CON2 1 0 :1:7 
]
[s S36153 . 1 `uc 1 . 1 0 :5:0 
`uc 1 CPOL2 1 0 :1:5 
]
[s S36156 . 1 `uc 1 . 1 0 :2:0 
`uc 1 CREF2 1 0 :1:2 
]
[s S36159 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EVPOL02 1 0 :1:3 
]
[s S36162 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EVPOL12 1 0 :1:4 
]
[u S36165 . 1 `S6868 1 . 1 0 `S6875 1 . 1 0 `S6881 1 . 1 0 `S6883 1 . 1 0 `S6886 1 . 1 0 `S6889 1 . 1 0 `S6892 1 . 1 0 `S6895 1 . 1 0 `S6898 1 . 1 0 `S6901 1 . 1 0 ]
"13661
[s S36178 . 1 `uc 1 CCH 1 0 :2:0 
`uc 1 CREF 1 0 :1:2 
`uc 1 EVPOL 1 0 :2:3 
`uc 1 CPOL 1 0 :1:5 
`uc 1 COE 1 0 :1:6 
`uc 1 CON 1 0 :1:7 
]
[s S36185 . 1 `uc 1 CCH0 1 0 :1:0 
`uc 1 CCH1 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 EVPOL0 1 0 :1:3 
`uc 1 EVPOL1 1 0 :1:4 
]
[s S36191 . 1 `uc 1 CCH01 1 0 :1:0 
`uc 1 CCH11 1 0 :1:1 
`uc 1 CREF1 1 0 :1:2 
`uc 1 EVPOL01 1 0 :1:3 
`uc 1 EVPOL11 1 0 :1:4 
`uc 1 CPOL1 1 0 :1:5 
`uc 1 COE1 1 0 :1:6 
`uc 1 CON1 1 0 :1:7 
]
[s S36200 . 1 `uc 1 C1CH0 1 0 :1:0 
]
[s S36202 . 1 `uc 1 . 1 0 :1:0 
`uc 1 C1CH1 1 0 :1:1 
]
[u S36205 . 1 `S6868 1 . 1 0 `S6875 1 . 1 0 `S7050 1 . 1 0 `S7059 1 . 1 0 `S7061 1 . 1 0 ]
"13700
[s S36212 . 1 `uc 1 CCH 1 0 :2:0 
`uc 1 CREF 1 0 :1:2 
`uc 1 EVPOL 1 0 :2:3 
`uc 1 CPOL 1 0 :1:5 
`uc 1 COE 1 0 :1:6 
`uc 1 CON 1 0 :1:7 
]
[s S36219 . 1 `uc 1 CCH0 1 0 :1:0 
`uc 1 CCH1 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 EVPOL0 1 0 :1:3 
`uc 1 EVPOL1 1 0 :1:4 
]
[s S36225 . 1 `uc 1 CCH01 1 0 :1:0 
`uc 1 CCH11 1 0 :1:1 
`uc 1 CREF1 1 0 :1:2 
`uc 1 EVPOL01 1 0 :1:3 
`uc 1 EVPOL11 1 0 :1:4 
`uc 1 CPOL1 1 0 :1:5 
`uc 1 COE1 1 0 :1:6 
`uc 1 CON1 1 0 :1:7 
]
[s S36234 . 1 `uc 1 C1CH0 1 0 :1:0 
]
[s S36236 . 1 `uc 1 . 1 0 :1:0 
`uc 1 C1CH1 1 0 :1:1 
]
[u S36239 . 1 `S6868 1 . 1 0 `S6875 1 . 1 0 `S7050 1 . 1 0 `S7059 1 . 1 0 `S7061 1 . 1 0 ]
"13837
[s S36246 . 1 `uc 1 SCS 1 0 :2:0 
`uc 1 . 1 0 :1:2 
`uc 1 OSTS 1 0 :1:3 
`uc 1 IRCF 1 0 :3:4 
`uc 1 IDLEN 1 0 :1:7 
]
[s S36252 . 1 `uc 1 SCS0 1 0 :1:0 
`uc 1 SCS1 1 0 :1:1 
`uc 1 . 1 0 :2:2 
`uc 1 IRCF0 1 0 :1:4 
`uc 1 IRCF1 1 0 :1:5 
`uc 1 IRCF2 1 0 :1:6 
]
[u S36259 . 1 `S7159 1 . 1 0 `S7165 1 . 1 0 ]
"13963
[s S36263 . 1 `uc 1 T0PS 1 0 :3:0 
`uc 1 PSA 1 0 :1:3 
`uc 1 T0SE 1 0 :1:4 
`uc 1 T0CS 1 0 :1:5 
`uc 1 T08BIT 1 0 :1:6 
`uc 1 TMR0ON 1 0 :1:7 
]
[s S36270 . 1 `uc 1 T0PS0 1 0 :1:0 
`uc 1 T0PS1 1 0 :1:1 
`uc 1 T0PS2 1 0 :1:2 
]
[u S36274 . 1 `S7189 1 . 1 0 `S7196 1 . 1 0 ]
"14087
[s S36280 . 1 `uc 1 TMR0L 1 0 :8:0 
]
[u S36282 . 1 `S7217 1 . 1 0 ]
"14106
[s S36286 . 1 `uc 1 TMR0H 1 0 :8:0 
]
[u S36288 . 1 `S7225 1 . 1 0 ]
"14116
[s S36291 . 1 `uc 1 C 1 0 :1:0 
`uc 1 DC 1 0 :1:1 
`uc 1 Z 1 0 :1:2 
`uc 1 OV 1 0 :1:3 
`uc 1 N 1 0 :1:4 
]
[s S36297 . 1 `uc 1 CARRY 1 0 :1:0 
]
[s S36299 . 1 `uc 1 . 1 0 :4:0 
`uc 1 NEGATIVE 1 0 :1:4 
]
[s S36302 . 1 `uc 1 . 1 0 :3:0 
`uc 1 OVERFLOW 1 0 :1:3 
]
[s S36305 . 1 `uc 1 . 1 0 :2:0 
`uc 1 ZERO 1 0 :1:2 
]
[u S36308 . 1 `S7232 1 . 1 0 `S7238 1 . 1 0 `S7240 1 . 1 0 `S7243 1 . 1 0 `S7246 1 . 1 0 ]
"14209
[s S36317 . 1 `uc 1 FSR2L 1 0 :8:0 
]
[u S36319 . 1 `S7275 1 . 1 0 ]
"14234
[s S36324 . 1 `uc 1 PLUSW2 1 0 :8:0 
]
[u S36326 . 1 `S7284 1 . 1 0 ]
"14253
[s S36330 . 1 `uc 1 PREINC2 1 0 :8:0 
]
[u S36332 . 1 `S7292 1 . 1 0 ]
"14272
[s S36336 . 1 `uc 1 POSTDEC2 1 0 :8:0 
]
[u S36338 . 1 `S7300 1 . 1 0 ]
"14291
[s S36342 . 1 `uc 1 POSTINC2 1 0 :8:0 
]
[u S36344 . 1 `S7308 1 . 1 0 ]
"14310
[s S36348 . 1 `uc 1 INDF2 1 0 :8:0 
]
[u S36350 . 1 `S7316 1 . 1 0 ]
"14341
[s S36356 . 1 `uc 1 FSR1L 1 0 :8:0 
]
[u S36358 . 1 `S7326 1 . 1 0 ]
"14366
[s S36363 . 1 `uc 1 PLUSW1 1 0 :8:0 
]
[u S36365 . 1 `S7335 1 . 1 0 ]
"14385
[s S36369 . 1 `uc 1 PREINC1 1 0 :8:0 
]
[u S36371 . 1 `S7343 1 . 1 0 ]
"14404
[s S36375 . 1 `uc 1 POSTDEC1 1 0 :8:0 
]
[u S36377 . 1 `S7351 1 . 1 0 ]
"14423
[s S36381 . 1 `uc 1 POSTINC1 1 0 :8:0 
]
[u S36383 . 1 `S7359 1 . 1 0 ]
"14442
[s S36387 . 1 `uc 1 INDF1 1 0 :8:0 
]
[u S36389 . 1 `S7367 1 . 1 0 ]
"14461
[s S36393 . 1 `uc 1 WREG 1 0 :8:0 
]
[u S36395 . 1 `S7375 1 . 1 0 ]
"14486
[s S36400 . 1 `uc 1 FSR0L 1 0 :8:0 
]
[u S36402 . 1 `S7384 1 . 1 0 ]
"14511
[s S36407 . 1 `uc 1 PLUSW0 1 0 :8:0 
]
[u S36409 . 1 `S7393 1 . 1 0 ]
"14530
[s S36413 . 1 `uc 1 PREINC0 1 0 :8:0 
]
[u S36415 . 1 `S7401 1 . 1 0 ]
"14549
[s S36419 . 1 `uc 1 POSTDEC0 1 0 :8:0 
]
[u S36421 . 1 `S7409 1 . 1 0 ]
"14568
[s S36425 . 1 `uc 1 POSTINC0 1 0 :8:0 
]
[u S36427 . 1 `S7417 1 . 1 0 ]
"14587
[s S36431 . 1 `uc 1 INDF0 1 0 :8:0 
]
[u S36433 . 1 `S7425 1 . 1 0 ]
"14597
[s S36436 . 1 `uc 1 INT1IF 1 0 :1:0 
`uc 1 INT2IF 1 0 :1:1 
`uc 1 INT3IF 1 0 :1:2 
`uc 1 INT1IE 1 0 :1:3 
`uc 1 INT2IE 1 0 :1:4 
`uc 1 INT3IE 1 0 :1:5 
`uc 1 INT1IP 1 0 :1:6 
`uc 1 INT2IP 1 0 :1:7 
]
[s S36445 . 1 `uc 1 INT1F 1 0 :1:0 
`uc 1 INT2F 1 0 :1:1 
`uc 1 INT3F 1 0 :1:2 
`uc 1 INT1E 1 0 :1:3 
`uc 1 INT2E 1 0 :1:4 
`uc 1 INT3E 1 0 :1:5 
`uc 1 INT1P 1 0 :1:6 
`uc 1 INT2P 1 0 :1:7 
]
[u S36454 . 1 `S7432 1 . 1 0 `S7441 1 . 1 0 ]
"14633
[s S36458 . 1 `uc 1 . 1 0 :7:0 
`uc 1 NOT_RBPU 1 0 :1:7 
]
[s S36461 . 1 `uc 1 RBIP 1 0 :1:0 
`uc 1 INT3IP 1 0 :1:1 
`uc 1 TMR0IP 1 0 :1:2 
`uc 1 INTEDG3 1 0 :1:3 
`uc 1 INTEDG2 1 0 :1:4 
`uc 1 INTEDG1 1 0 :1:5 
`uc 1 INTEDG0 1 0 :1:6 
`uc 1 nRBPU 1 0 :1:7 
]
[s S36470 . 1 `uc 1 . 1 0 :1:0 
`uc 1 INT3P 1 0 :1:1 
`uc 1 T0IP 1 0 :1:2 
`uc 1 . 1 0 :4:3 
`uc 1 RBPU 1 0 :1:7 
]
[u S36476 . 1 `S7472 1 . 1 0 `S7475 1 . 1 0 `S7484 1 . 1 0 ]
"14745
[s S36481 . 1 `uc 1 RBIF 1 0 :1:0 
`uc 1 INT0IF 1 0 :1:1 
`uc 1 TMR0IF 1 0 :1:2 
`uc 1 RBIE 1 0 :1:3 
`uc 1 INT0IE 1 0 :1:4 
`uc 1 TMR0IE 1 0 :1:5 
`uc 1 PEIE_GIEL 1 0 :1:6 
`uc 1 GIE_GIEH 1 0 :1:7 
]
[s S36490 . 1 `uc 1 . 1 0 :1:0 
`uc 1 INT0F 1 0 :1:1 
`uc 1 T0IF 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 INT0E 1 0 :1:4 
`uc 1 T0IE 1 0 :1:5 
`uc 1 PEIE 1 0 :1:6 
`uc 1 GIE 1 0 :1:7 
]
[s S36499 . 1 `uc 1 . 1 0 :6:0 
`uc 1 GIEL 1 0 :1:6 
`uc 1 GIEH 1 0 :1:7 
]
[s S36503 . 1 `uc 1 . 1 0 :1:0 
`uc 1 INT0F 1 0 :1:1 
`uc 1 T0IF 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 INT0E 1 0 :1:4 
`uc 1 T0IE 1 0 :1:5 
`uc 1 PEIE 1 0 :1:6 
`uc 1 GIE 1 0 :1:7 
]
[s S36512 . 1 `uc 1 . 1 0 :6:0 
`uc 1 GIEL 1 0 :1:6 
`uc 1 GIEH 1 0 :1:7 
]
[u S36516 . 1 `S210 1 . 1 0 `S219 1 . 1 0 `S228 1 . 1 0 `S219 1 . 1 0 `S228 1 . 1 0 ]
"14946
[s S36525 . 1 `uc 1 PRODL 1 0 :8:0 
]
[u S36527 . 1 `S7515 1 . 1 0 ]
"14965
[s S36531 . 1 `uc 1 PRODH 1 0 :8:0 
]
[u S36533 . 1 `S7523 1 . 1 0 ]
"14984
[s S36537 . 1 `uc 1 TABLAT 1 0 :8:0 
]
[u S36539 . 1 `S7531 1 . 1 0 ]
"15011
[s S36544 . 1 `uc 1 TBLPTRL 1 0 :8:0 
]
[u S36546 . 1 `S7540 1 . 1 0 ]
"15030
[s S36550 . 1 `uc 1 TBLPTRH 1 0 :8:0 
]
[u S36552 . 1 `S7548 1 . 1 0 ]
"15070
[s S36559 . 1 `uc 1 PCL 1 0 :8:0 
]
[u S36561 . 1 `S7559 1 . 1 0 ]
"15089
[s S36565 . 1 `uc 1 PCH 1 0 :8:0 
]
[u S36567 . 1 `S7567 1 . 1 0 ]
"15108
[s S36571 . 1 `uc 1 STKPTR 1 0 :5:0 
`uc 1 . 1 0 :1:5 
`uc 1 STKUNF 1 0 :1:6 
`uc 1 STKFUL 1 0 :1:7 
]
[s S36576 . 1 `uc 1 SP0 1 0 :1:0 
`uc 1 SP1 1 0 :1:1 
`uc 1 SP2 1 0 :1:2 
`uc 1 SP3 1 0 :1:3 
`uc 1 SP4 1 0 :1:4 
`uc 1 . 1 0 :2:5 
`uc 1 STKOVF 1 0 :1:7 
]
[u S36584 . 1 `S7575 1 . 1 0 `S7580 1 . 1 0 ]
"15193
[s S36590 . 1 `uc 1 TOSL 1 0 :8:0 
]
[u S36592 . 1 `S7607 1 . 1 0 ]
"15212
[s S36596 . 1 `uc 1 TOSH 1 0 :8:0 
]
[u S36598 . 1 `S7615 1 . 1 0 ]
"17587
[s S37775 . 1 `uc 1 Cap1OVF 1 0 :1:0 
`uc 1 Cap2OVF 1 0 :1:1 
]
[u S37778 capstatus 1 `S8796 1 . 1 0 `uc 1 . 1 0 :8:0 
]
"13 /Applications/microchip/xc8/v1.10/include/stddef.h
[s S37783 . 1 `uc 1 RX_NINE 1 0 :1:0 
`uc 1 TX_NINE 1 0 :1:1 
`uc 1 FRAME_ERROR 1 0 :1:2 
`uc 1 OVERRUN_ERROR 1 0 :1:3 
`uc 1 fill 1 0 :4:4 
]
[u S37789 USART1 1 `uc 1 val 1 0 `S8808 1 . 1 0 ]
"212 /Applications/microchip/xc8/v1.10/include/plib/usart.h
[s S37793 . 1 `uc 1 RX_NINE 1 0 :1:0 
`uc 1 TX_NINE 1 0 :1:1 
`uc 1 FRAME_ERROR 1 0 :1:2 
`uc 1 OVERRUN_ERROR 1 0 :1:3 
`uc 1 fill 1 0 :4:4 
]
[u S37799 USART2 1 `uc 1 val 1 0 `S8808 1 . 1 0 ]
"7069 /Applications/microchip/xc8/v1.10/include/pic18f26j50.h
[s S37922 __timer1_thread_struct 2 `ui 1 msgcount 2 0 ]
"224
[s S37956 . 1 `uc 1 IOLOCK 1 0 :1:0 
]
[u S37958 . 1 `S368 1 . 1 0 ]
"240
[s S37961 . 1 `uc 1 EPSTALL 1 0 :1:0 
`uc 1 EPINEN 1 0 :1:1 
`uc 1 EPOUTEN 1 0 :1:2 
`uc 1 EPCONDIS 1 0 :1:3 
`uc 1 EPHSHK 1 0 :1:4 
]
[s S37967 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EP0CONDIS 1 0 :1:3 
]
[s S37970 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EP0HSHK 1 0 :1:4 
]
[s S37973 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EP0INEN 1 0 :1:1 
]
[s S37976 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EP0OUTEN 1 0 :1:2 
]
[s S37979 . 1 `uc 1 EP0STALL 1 0 :1:0 
]
[s S37981 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EPCONDIS0 1 0 :1:3 
]
[s S37984 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EPHSHK0 1 0 :1:4 
]
[s S37987 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EPINEN0 1 0 :1:1 
]
[s S37990 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EPOUTEN0 1 0 :1:2 
]
[s S37993 . 1 `uc 1 EPSTALL0 1 0 :1:0 
]
[u S37995 . 1 `S375 1 . 1 0 `S381 1 . 1 0 `S384 1 . 1 0 `S387 1 . 1 0 `S390 1 . 1 0 `S393 1 . 1 0 `S395 1 . 1 0 `S398 1 . 1 0 `S401 1 . 1 0 `S404 1 . 1 0 `S407 1 . 1 0 ]
"301
[s S38008 . 1 `uc 1 EPSTALL 1 0 :1:0 
`uc 1 EPINEN 1 0 :1:1 
`uc 1 EPOUTEN 1 0 :1:2 
`uc 1 EPCONDIS 1 0 :1:3 
`uc 1 EPHSHK 1 0 :1:4 
]
[s S38014 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EP1CONDIS 1 0 :1:3 
]
[s S38017 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EP1HSHK 1 0 :1:4 
]
[s S38020 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EP1INEN 1 0 :1:1 
]
[s S38023 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EP1OUTEN 1 0 :1:2 
]
[s S38026 . 1 `uc 1 EP1STALL 1 0 :1:0 
]
[s S38028 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EPCONDIS1 1 0 :1:3 
]
[s S38031 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EPHSHK1 1 0 :1:4 
]
[s S38034 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EPINEN1 1 0 :1:1 
]
[s S38037 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EPOUTEN1 1 0 :1:2 
]
[s S38040 . 1 `uc 1 EPSTALL1 1 0 :1:0 
]
[u S38042 . 1 `S375 1 . 1 0 `S462 1 . 1 0 `S465 1 . 1 0 `S468 1 . 1 0 `S471 1 . 1 0 `S474 1 . 1 0 `S476 1 . 1 0 `S479 1 . 1 0 `S482 1 . 1 0 `S485 1 . 1 0 `S488 1 . 1 0 ]
"432
[s S38055 . 1 `uc 1 EPSTALL 1 0 :1:0 
`uc 1 EPINEN 1 0 :1:1 
`uc 1 EPOUTEN 1 0 :1:2 
`uc 1 EPCONDIS 1 0 :1:3 
`uc 1 EPHSHK 1 0 :1:4 
]
[s S38061 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EP2CONDIS 1 0 :1:3 
]
[s S38064 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EP2HSHK 1 0 :1:4 
]
[s S38067 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EP2INEN 1 0 :1:1 
]
[s S38070 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EP2OUTEN 1 0 :1:2 
]
[s S38073 . 1 `uc 1 EP2STALL 1 0 :1:0 
]
[s S38075 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EPCONDIS2 1 0 :1:3 
]
[s S38078 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EPHSHK2 1 0 :1:4 
]
[s S38081 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EPINEN2 1 0 :1:1 
]
[s S38084 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EPOUTEN2 1 0 :1:2 
]
[s S38087 . 1 `uc 1 EPSTALL2 1 0 :1:0 
]
[u S38089 . 1 `S375 1 . 1 0 `S543 1 . 1 0 `S546 1 . 1 0 `S549 1 . 1 0 `S552 1 . 1 0 `S555 1 . 1 0 `S557 1 . 1 0 `S560 1 . 1 0 `S563 1 . 1 0 `S566 1 . 1 0 `S569 1 . 1 0 ]
"563
[s S38102 . 1 `uc 1 EPSTALL 1 0 :1:0 
`uc 1 EPINEN 1 0 :1:1 
`uc 1 EPOUTEN 1 0 :1:2 
`uc 1 EPCONDIS 1 0 :1:3 
`uc 1 EPHSHK 1 0 :1:4 
]
[s S38108 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EP3CONDIS 1 0 :1:3 
]
[s S38111 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EP3HSHK 1 0 :1:4 
]
[s S38114 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EP3INEN 1 0 :1:1 
]
[s S38117 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EP3OUTEN 1 0 :1:2 
]
[s S38120 . 1 `uc 1 EP3STALL 1 0 :1:0 
]
[s S38122 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EPCONDIS3 1 0 :1:3 
]
[s S38125 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EPHSHK3 1 0 :1:4 
]
[s S38128 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EPINEN3 1 0 :1:1 
]
[s S38131 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EPOUTEN3 1 0 :1:2 
]
[s S38134 . 1 `uc 1 EPSTALL3 1 0 :1:0 
]
[u S38136 . 1 `S375 1 . 1 0 `S624 1 . 1 0 `S627 1 . 1 0 `S630 1 . 1 0 `S633 1 . 1 0 `S636 1 . 1 0 `S638 1 . 1 0 `S641 1 . 1 0 `S644 1 . 1 0 `S647 1 . 1 0 `S650 1 . 1 0 ]
"694
[s S38149 . 1 `uc 1 EPSTALL 1 0 :1:0 
`uc 1 EPINEN 1 0 :1:1 
`uc 1 EPOUTEN 1 0 :1:2 
`uc 1 EPCONDIS 1 0 :1:3 
`uc 1 EPHSHK 1 0 :1:4 
]
[s S38155 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EP4CONDIS 1 0 :1:3 
]
[s S38158 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EP4HSHK 1 0 :1:4 
]
[s S38161 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EP4INEN 1 0 :1:1 
]
[s S38164 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EP4OUTEN 1 0 :1:2 
]
[s S38167 . 1 `uc 1 EP4STALL 1 0 :1:0 
]
[s S38169 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EPCONDIS4 1 0 :1:3 
]
[s S38172 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EPHSHK4 1 0 :1:4 
]
[s S38175 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EPINEN4 1 0 :1:1 
]
[s S38178 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EPOUTEN4 1 0 :1:2 
]
[s S38181 . 1 `uc 1 EPSTALL4 1 0 :1:0 
]
[u S38183 . 1 `S375 1 . 1 0 `S705 1 . 1 0 `S708 1 . 1 0 `S711 1 . 1 0 `S714 1 . 1 0 `S717 1 . 1 0 `S719 1 . 1 0 `S722 1 . 1 0 `S725 1 . 1 0 `S728 1 . 1 0 `S731 1 . 1 0 ]
"825
[s S38196 . 1 `uc 1 EPSTALL 1 0 :1:0 
`uc 1 EPINEN 1 0 :1:1 
`uc 1 EPOUTEN 1 0 :1:2 
`uc 1 EPCONDIS 1 0 :1:3 
`uc 1 EPHSHK 1 0 :1:4 
]
[s S38202 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EP5CONDIS 1 0 :1:3 
]
[s S38205 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EP5HSHK 1 0 :1:4 
]
[s S38208 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EP5INEN 1 0 :1:1 
]
[s S38211 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EP5OUTEN 1 0 :1:2 
]
[s S38214 . 1 `uc 1 EP5STALL 1 0 :1:0 
]
[s S38216 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EPCONDIS5 1 0 :1:3 
]
[s S38219 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EPHSHK5 1 0 :1:4 
]
[s S38222 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EPINEN5 1 0 :1:1 
]
[s S38225 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EPOUTEN5 1 0 :1:2 
]
[s S38228 . 1 `uc 1 EPSTALL5 1 0 :1:0 
]
[u S38230 . 1 `S375 1 . 1 0 `S786 1 . 1 0 `S789 1 . 1 0 `S792 1 . 1 0 `S795 1 . 1 0 `S798 1 . 1 0 `S800 1 . 1 0 `S803 1 . 1 0 `S806 1 . 1 0 `S809 1 . 1 0 `S812 1 . 1 0 ]
"956
[s S38243 . 1 `uc 1 EPSTALL 1 0 :1:0 
`uc 1 EPINEN 1 0 :1:1 
`uc 1 EPOUTEN 1 0 :1:2 
`uc 1 EPCONDIS 1 0 :1:3 
`uc 1 EPHSHK 1 0 :1:4 
]
[s S38249 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EP6CONDIS 1 0 :1:3 
]
[s S38252 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EP6HSHK 1 0 :1:4 
]
[s S38255 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EP6INEN 1 0 :1:1 
]
[s S38258 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EP6OUTEN 1 0 :1:2 
]
[s S38261 . 1 `uc 1 EP6STALL 1 0 :1:0 
]
[s S38263 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EPCONDIS6 1 0 :1:3 
]
[s S38266 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EPHSHK6 1 0 :1:4 
]
[s S38269 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EPINEN6 1 0 :1:1 
]
[s S38272 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EPOUTEN6 1 0 :1:2 
]
[s S38275 . 1 `uc 1 EPSTALL6 1 0 :1:0 
]
[u S38277 . 1 `S375 1 . 1 0 `S867 1 . 1 0 `S870 1 . 1 0 `S873 1 . 1 0 `S876 1 . 1 0 `S879 1 . 1 0 `S881 1 . 1 0 `S884 1 . 1 0 `S887 1 . 1 0 `S890 1 . 1 0 `S893 1 . 1 0 ]
"1087
[s S38290 . 1 `uc 1 EPSTALL 1 0 :1:0 
`uc 1 EPINEN 1 0 :1:1 
`uc 1 EPOUTEN 1 0 :1:2 
`uc 1 EPCONDIS 1 0 :1:3 
`uc 1 EPHSHK 1 0 :1:4 
]
[s S38296 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EP7CONDIS 1 0 :1:3 
]
[s S38299 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EP7HSHK 1 0 :1:4 
]
[s S38302 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EP7INEN 1 0 :1:1 
]
[s S38305 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EP7OUTEN 1 0 :1:2 
]
[s S38308 . 1 `uc 1 EP7STALL 1 0 :1:0 
]
[s S38310 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EPCONDIS7 1 0 :1:3 
]
[s S38313 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EPHSHK7 1 0 :1:4 
]
[s S38316 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EPINEN7 1 0 :1:1 
]
[s S38319 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EPOUTEN7 1 0 :1:2 
]
[s S38322 . 1 `uc 1 EPSTALL7 1 0 :1:0 
]
[u S38324 . 1 `S375 1 . 1 0 `S948 1 . 1 0 `S951 1 . 1 0 `S954 1 . 1 0 `S957 1 . 1 0 `S960 1 . 1 0 `S962 1 . 1 0 `S965 1 . 1 0 `S968 1 . 1 0 `S971 1 . 1 0 `S974 1 . 1 0 ]
"1218
[s S38337 . 1 `uc 1 EPSTALL 1 0 :1:0 
`uc 1 EPINEN 1 0 :1:1 
`uc 1 EPOUTEN 1 0 :1:2 
`uc 1 EPCONDIS 1 0 :1:3 
`uc 1 EPHSHK 1 0 :1:4 
]
[s S38343 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EPCONDIS8 1 0 :1:3 
]
[s S38346 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EPHSHK8 1 0 :1:4 
]
[s S38349 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EPINEN8 1 0 :1:1 
]
[s S38352 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EPOUTEN8 1 0 :1:2 
]
[s S38355 . 1 `uc 1 EPSTALL8 1 0 :1:0 
]
[u S38357 . 1 `S375 1 . 1 0 `S1029 1 . 1 0 `S1032 1 . 1 0 `S1035 1 . 1 0 `S1038 1 . 1 0 `S1041 1 . 1 0 ]
"1330
[s S38365 . 1 `uc 1 EPSTALL 1 0 :1:0 
`uc 1 EPINEN 1 0 :1:1 
`uc 1 EPOUTEN 1 0 :1:2 
`uc 1 EPCONDIS 1 0 :1:3 
`uc 1 EPHSHK 1 0 :1:4 
]
[s S38371 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EPCONDIS9 1 0 :1:3 
]
[s S38374 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EPHSHK9 1 0 :1:4 
]
[s S38377 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EPINEN9 1 0 :1:1 
]
[s S38380 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EPOUTEN9 1 0 :1:2 
]
[s S38383 . 1 `uc 1 EPSTALL9 1 0 :1:0 
]
[u S38385 . 1 `S375 1 . 1 0 `S1077 1 . 1 0 `S1080 1 . 1 0 `S1083 1 . 1 0 `S1086 1 . 1 0 `S1089 1 . 1 0 ]
"1417
[s S38393 . 1 `uc 1 EPSTALL 1 0 :1:0 
`uc 1 EPINEN 1 0 :1:1 
`uc 1 EPOUTEN 1 0 :1:2 
`uc 1 EPCONDIS 1 0 :1:3 
`uc 1 EPHSHK 1 0 :1:4 
]
[s S38399 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EPCONDIS10 1 0 :1:3 
]
[s S38402 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EPHSHK10 1 0 :1:4 
]
[s S38405 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EPINEN10 1 0 :1:1 
]
[s S38408 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EPOUTEN10 1 0 :1:2 
]
[s S38411 . 1 `uc 1 EPSTALL10 1 0 :1:0 
]
[u S38413 . 1 `S375 1 . 1 0 `S1125 1 . 1 0 `S1128 1 . 1 0 `S1131 1 . 1 0 `S1134 1 . 1 0 `S1137 1 . 1 0 ]
"1504
[s S38421 . 1 `uc 1 EPSTALL 1 0 :1:0 
`uc 1 EPINEN 1 0 :1:1 
`uc 1 EPOUTEN 1 0 :1:2 
`uc 1 EPCONDIS 1 0 :1:3 
`uc 1 EPHSHK 1 0 :1:4 
]
[s S38427 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EPCONDIS11 1 0 :1:3 
]
[s S38430 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EPHSHK11 1 0 :1:4 
]
[s S38433 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EPINEN11 1 0 :1:1 
]
[s S38436 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EPOUTEN11 1 0 :1:2 
]
[s S38439 . 1 `uc 1 EPSTALL11 1 0 :1:0 
]
[u S38441 . 1 `S375 1 . 1 0 `S1173 1 . 1 0 `S1176 1 . 1 0 `S1179 1 . 1 0 `S1182 1 . 1 0 `S1185 1 . 1 0 ]
"1591
[s S38449 . 1 `uc 1 EPSTALL 1 0 :1:0 
`uc 1 EPINEN 1 0 :1:1 
`uc 1 EPOUTEN 1 0 :1:2 
`uc 1 EPCONDIS 1 0 :1:3 
`uc 1 EPHSHK 1 0 :1:4 
]
[s S38455 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EPCONDIS12 1 0 :1:3 
]
[s S38458 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EPHSHK12 1 0 :1:4 
]
[s S38461 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EPINEN12 1 0 :1:1 
]
[s S38464 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EPOUTEN12 1 0 :1:2 
]
[s S38467 . 1 `uc 1 EPSTALL12 1 0 :1:0 
]
[u S38469 . 1 `S375 1 . 1 0 `S1221 1 . 1 0 `S1224 1 . 1 0 `S1227 1 . 1 0 `S1230 1 . 1 0 `S1233 1 . 1 0 ]
"1678
[s S38477 . 1 `uc 1 EPSTALL 1 0 :1:0 
`uc 1 EPINEN 1 0 :1:1 
`uc 1 EPOUTEN 1 0 :1:2 
`uc 1 EPCONDIS 1 0 :1:3 
`uc 1 EPHSHK 1 0 :1:4 
]
[s S38483 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EPCONDIS13 1 0 :1:3 
]
[s S38486 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EPHSHK13 1 0 :1:4 
]
[s S38489 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EPINEN13 1 0 :1:1 
]
[s S38492 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EPOUTEN13 1 0 :1:2 
]
[s S38495 . 1 `uc 1 EPSTALL13 1 0 :1:0 
]
[u S38497 . 1 `S375 1 . 1 0 `S1269 1 . 1 0 `S1272 1 . 1 0 `S1275 1 . 1 0 `S1278 1 . 1 0 `S1281 1 . 1 0 ]
"1765
[s S38505 . 1 `uc 1 EPSTALL 1 0 :1:0 
`uc 1 EPINEN 1 0 :1:1 
`uc 1 EPOUTEN 1 0 :1:2 
`uc 1 EPCONDIS 1 0 :1:3 
`uc 1 EPHSHK 1 0 :1:4 
]
[s S38511 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EPCONDIS14 1 0 :1:3 
]
[s S38514 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EPHSHK14 1 0 :1:4 
]
[s S38517 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EPINEN14 1 0 :1:1 
]
[s S38520 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EPOUTEN14 1 0 :1:2 
]
[s S38523 . 1 `uc 1 EPSTALL14 1 0 :1:0 
]
[u S38525 . 1 `S375 1 . 1 0 `S1317 1 . 1 0 `S1320 1 . 1 0 `S1323 1 . 1 0 `S1326 1 . 1 0 `S1329 1 . 1 0 ]
"1852
[s S38533 . 1 `uc 1 EPSTALL 1 0 :1:0 
`uc 1 EPINEN 1 0 :1:1 
`uc 1 EPOUTEN 1 0 :1:2 
`uc 1 EPCONDIS 1 0 :1:3 
`uc 1 EPHSHK 1 0 :1:4 
]
[s S38539 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EPCONDIS15 1 0 :1:3 
]
[s S38542 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EPHSHK15 1 0 :1:4 
]
[s S38545 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EPINEN15 1 0 :1:1 
]
[s S38548 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EPOUTEN15 1 0 :1:2 
]
[s S38551 . 1 `uc 1 EPSTALL15 1 0 :1:0 
]
[u S38553 . 1 `S375 1 . 1 0 `S1365 1 . 1 0 `S1368 1 . 1 0 `S1371 1 . 1 0 `S1374 1 . 1 0 `S1377 1 . 1 0 ]
"1939
[s S38561 . 1 `uc 1 URSTIE 1 0 :1:0 
`uc 1 UERRIE 1 0 :1:1 
`uc 1 ACTVIE 1 0 :1:2 
`uc 1 TRNIE 1 0 :1:3 
`uc 1 IDLEIE 1 0 :1:4 
`uc 1 STALLIE 1 0 :1:5 
`uc 1 SOFIE 1 0 :1:6 
]
[u S38569 . 1 `S1407 1 . 1 0 ]
"2009
[s S38572 . 1 `uc 1 PIDEE 1 0 :1:0 
`uc 1 CRC5EE 1 0 :1:1 
`uc 1 CRC16EE 1 0 :1:2 
`uc 1 DFN8EE 1 0 :1:3 
`uc 1 BTOEE 1 0 :1:4 
`uc 1 . 1 0 :2:5 
`uc 1 BTSEE 1 0 :1:7 
]
[u S38580 . 1 `S1426 1 . 1 0 ]
"2064
[s S38583 . 1 `uc 1 ADDR 1 0 :7:0 
]
[s S38585 . 1 `uc 1 ADDR0 1 0 :1:0 
`uc 1 ADDR1 1 0 :1:1 
`uc 1 ADDR2 1 0 :1:2 
`uc 1 ADDR3 1 0 :1:3 
`uc 1 ADDR4 1 0 :1:4 
`uc 1 ADDR5 1 0 :1:5 
`uc 1 ADDR6 1 0 :1:6 
]
[u S38593 . 1 `S1445 1 . 1 0 `S1447 1 . 1 0 ]
"2117
[s S38597 . 1 `uc 1 PPB0 1 0 :1:0 
`uc 1 PPB1 1 0 :1:1 
`uc 1 FSEN 1 0 :1:2 
`uc 1 UTRDIS 1 0 :1:3 
`uc 1 UPUEN 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 UOEMON 1 0 :1:6 
`uc 1 UTEYE 1 0 :1:7 
]
[s S38606 . 1 `uc 1 UPP0 1 0 :1:0 
]
[s S38608 . 1 `uc 1 . 1 0 :1:0 
`uc 1 UPP1 1 0 :1:1 
]
[u S38611 . 1 `S1469 1 . 1 0 `S1478 1 . 1 0 `S1480 1 . 1 0 ]
"2185
[s S38616 . 1 `uc 1 PMPTTL 1 0 :1:0 
`uc 1 RTSECSEL0 1 0 :1:1 
`uc 1 RTSECSEL1 1 0 :1:2 
]
[u S38620 . 1 `S1502 1 . 1 0 ]
"2246
[s S38623 . 1 `uc 1 RODIV 1 0 :4:0 
`uc 1 ROSEL 1 0 :1:4 
`uc 1 ROSSLP 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 ROON 1 0 :1:7 
]
[s S38629 . 1 `uc 1 RODIV0 1 0 :1:0 
`uc 1 RODIV1 1 0 :1:1 
`uc 1 RODIV2 1 0 :1:2 
`uc 1 RODIV3 1 0 :1:3 
]
[u S38634 . 1 `S1513 1 . 1 0 `S1519 1 . 1 0 ]
"2285
[s S38638 . 1 `uc 1 CAL 1 0 :8:0 
]
[s S38640 . 1 `uc 1 CAL0 1 0 :1:0 
`uc 1 CAL1 1 0 :1:1 
`uc 1 CAL2 1 0 :1:2 
`uc 1 CAL3 1 0 :1:3 
`uc 1 CAL4 1 0 :1:4 
`uc 1 CAL5 1 0 :1:5 
`uc 1 CAL6 1 0 :1:6 
`uc 1 CAL7 1 0 :1:7 
]
[u S38649 . 1 `S1539 1 . 1 0 `S1541 1 . 1 0 ]
"2349
[s S38653 . 1 `uc 1 RTCPTR0 1 0 :1:0 
`uc 1 RTCPTR1 1 0 :1:1 
`uc 1 RTCOE 1 0 :1:2 
`uc 1 HALFSEC 1 0 :1:3 
`uc 1 RTCSYNC 1 0 :1:4 
`uc 1 RTCWREN 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 RTCEN 1 0 :1:7 
]
[u S38662 . 1 `S1565 1 . 1 0 ]
"2415
[s S38665 . 1 `uc 1 SPI1OD 1 0 :1:0 
`uc 1 SPI2OD 1 0 :1:1 
]
[u S38668 . 1 `S1586 1 . 1 0 ]
"2465
[s S38671 . 1 `uc 1 U1OD 1 0 :1:0 
`uc 1 U2OD 1 0 :1:1 
]
[u S38674 . 1 `S1595 1 . 1 0 ]
"2490
[s S38677 . 1 `uc 1 ECCP1OD 1 0 :1:0 
`uc 1 ECCP2OD 1 0 :1:1 
]
[u S38680 . 1 `S1604 1 . 1 0 ]
"2515
[s S38683 . 1 `uc 1 PCFG0 1 0 :1:0 
`uc 1 PCFG1 1 0 :1:1 
`uc 1 PCFG2 1 0 :1:2 
`uc 1 PCFG3 1 0 :1:3 
`uc 1 PCFG4 1 0 :1:4 
]
[u S38689 . 1 `S1613 1 . 1 0 ]
"2543
[s S38692 . 1 `uc 1 PCFG8 1 0 :1:0 
`uc 1 PCFG9 1 0 :1:1 
`uc 1 PCFG10 1 0 :1:2 
`uc 1 PCFG11 1 0 :1:3 
`uc 1 PCFG12 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 VBG2EN 1 0 :1:6 
`uc 1 VBGEN 1 0 :1:7 
]
[s S38701 . 1 `uc 1 . 1 0 :6:0 
`uc 1 PCFG14 1 0 :1:6 
]
[s S38704 . 1 `uc 1 . 1 0 :7:0 
`uc 1 PCFG15 1 0 :1:7 
]
[u S38707 . 1 `S1628 1 . 1 0 `S1637 1 . 1 0 `S1640 1 . 1 0 ]
"2597
[s S38712 . 1 `uc 1 DSPOR 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 DSMCLR 1 0 :1:2 
`uc 1 DSRTC 1 0 :1:3 
`uc 1 DSWDT 1 0 :1:4 
`uc 1 DSULP 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 DSFLT 1 0 :1:7 
]
[u S38721 . 1 `S1663 1 . 1 0 ]
"2663
[s S38724 . 1 `uc 1 DSINT0 1 0 :1:0 
]
[u S38726 . 1 `S1684 1 . 1 0 ]
"2707
[s S38729 . 1 `uc 1 RELEASE 1 0 :1:0 
`uc 1 DSBOR 1 0 :1:1 
`uc 1 ULPWDIS 1 0 :1:2 
]
[u S38733 . 1 `S1691 1 . 1 0 ]
"2728
[s S38736 . 1 `uc 1 RTCWDIS 1 0 :1:0 
`uc 1 DSULPEN 1 0 :1:1 
`uc 1 . 1 0 :5:2 
`uc 1 DSEN 1 0 :1:7 
]
[u S38741 . 1 `S1702 1 . 1 0 ]
"2779
[s S38745 . 1 `uc 1 DSGPR0 1 0 :8:0 
]
[u S38747 . 1 `S1716 1 . 1 0 ]
"2798
[s S38751 . 1 `uc 1 DSGPR1 1 0 :8:0 
]
[u S38753 . 1 `S1724 1 . 1 0 ]
"2808
[s S38756 . 1 `uc 1 T3CCP1 1 0 :1:0 
`uc 1 T3CCP2 1 0 :1:1 
`uc 1 . 1 0 :2:2 
`uc 1 T1RUN 1 0 :1:4 
]
[u S38761 . 1 `S1731 1 . 1 0 ]
"2830
[s S38764 . 1 `uc 1 CVR 1 0 :4:0 
`uc 1 CVRSS 1 0 :1:4 
`uc 1 CVRR 1 0 :1:5 
`uc 1 CVROE 1 0 :1:6 
`uc 1 CVREN 1 0 :1:7 
]
[s S38770 . 1 `uc 1 CVR0 1 0 :1:0 
`uc 1 CVR1 1 0 :1:1 
`uc 1 CVR2 1 0 :1:2 
`uc 1 CVR3 1 0 :1:3 
]
[s S38775 . 1 `uc 1 . 1 0 :6:0 
`uc 1 CVROEN 1 0 :1:6 
]
[u S38778 . 1 `S1744 1 . 1 0 `S1750 1 . 1 0 `S1755 1 . 1 0 ]
"2927
[s S38784 . 1 `uc 1 FRM 1 0 :8:0 
]
[s S38786 . 1 `uc 1 FRM0 1 0 :1:0 
`uc 1 FRM1 1 0 :1:1 
`uc 1 FRM2 1 0 :1:2 
`uc 1 FRM3 1 0 :1:3 
`uc 1 FRM4 1 0 :1:4 
`uc 1 FRM5 1 0 :1:5 
`uc 1 FRM6 1 0 :1:6 
`uc 1 FRM7 1 0 :1:7 
]
[s S38795 . 1 `uc 1 FRML 1 0 :8:0 
]
[u S38797 . 1 `S1778 1 . 1 0 `S1780 1 . 1 0 `S1789 1 . 1 0 ]
"2956
[s S38802 . 1 `uc 1 FRM 1 0 :3:0 
]
[s S38804 . 1 `uc 1 FRM8 1 0 :1:0 
`uc 1 FRM9 1 0 :1:1 
`uc 1 FRM10 1 0 :1:2 
]
[u S38808 . 1 `S1809 1 . 1 0 `S1811 1 . 1 0 ]
"3025
[s S38812 . 1 `uc 1 URSTIF 1 0 :1:0 
`uc 1 UERRIF 1 0 :1:1 
`uc 1 ACTVIF 1 0 :1:2 
`uc 1 TRNIF 1 0 :1:3 
`uc 1 IDLEIF 1 0 :1:4 
`uc 1 STALLIF 1 0 :1:5 
`uc 1 SOFIF 1 0 :1:6 
]
[u S38820 . 1 `S1825 1 . 1 0 ]
"3065
[s S38823 . 1 `uc 1 PIDEF 1 0 :1:0 
`uc 1 CRC5EF 1 0 :1:1 
`uc 1 CRC16EF 1 0 :1:2 
`uc 1 DFN8EF 1 0 :1:3 
`uc 1 BTOEF 1 0 :1:4 
`uc 1 . 1 0 :2:5 
`uc 1 BTSEF 1 0 :1:7 
]
[u S38831 . 1 `S1844 1 . 1 0 ]
"3120
[s S38834 . 1 `uc 1 . 1 0 :1:0 
`uc 1 PPBI 1 0 :1:1 
`uc 1 DIR 1 0 :1:2 
`uc 1 ENDP 1 0 :4:3 
]
[s S38839 . 1 `uc 1 . 1 0 :3:0 
`uc 1 ENDP0 1 0 :1:3 
`uc 1 ENDP1 1 0 :1:4 
`uc 1 ENDP2 1 0 :1:5 
`uc 1 ENDP3 1 0 :1:6 
]
[u S38845 . 1 `S1863 1 . 1 0 `S1868 1 . 1 0 ]
"3174
[s S38849 . 1 `uc 1 . 1 0 :1:0 
`uc 1 SUSPND 1 0 :1:1 
`uc 1 RESUME 1 0 :1:2 
`uc 1 USBEN 1 0 :1:3 
`uc 1 PKTDIS 1 0 :1:4 
`uc 1 SE0 1 0 :1:5 
`uc 1 PPBRST 1 0 :1:6 
]
[u S38857 . 1 `S1889 1 . 1 0 ]
"3263
[s S38861 . 1 `uc 1 DMACNTHB 1 0 :2:0 
]
[u S38863 . 1 `S1909 1 . 1 0 ]
"3282
[s S38867 . 1 `uc 1 DMACNTLB 1 0 :8:0 
]
[u S38869 . 1 `S1917 1 . 1 0 ]
"3301
[s S38873 . 1 `uc 1 DMARCPTRHB 1 0 :4:0 
]
[u S38875 . 1 `S1925 1 . 1 0 ]
"3320
[s S38879 . 1 `uc 1 DMARCVPTRLB 1 0 :8:0 
]
[u S38881 . 1 `S1933 1 . 1 0 ]
"3339
[s S38885 . 1 `uc 1 DMATXPTRHB 1 0 :4:0 
]
[u S38887 . 1 `S1941 1 . 1 0 ]
"3358
[s S38891 . 1 `uc 1 DMATXPTRLB 1 0 :8:0 
]
[u S38893 . 1 `S1949 1 . 1 0 ]
"3382
[s S38897 . 1 `uc 1 COUT1 1 0 :1:0 
`uc 1 COUT2 1 0 :1:1 
]
[u S38900 . 1 `S1957 1 . 1 0 ]
"3393
[s S38903 . 1 `uc 1 COUT1 1 0 :1:0 
`uc 1 COUT2 1 0 :1:1 
]
[u S38906 . 1 `S1957 1 . 1 0 ]
"3412
[s S38909 . 1 `uc 1 SEN 1 0 :1:0 
`uc 1 RSEN 1 0 :1:1 
`uc 1 PEN 1 0 :1:2 
`uc 1 RCEN 1 0 :1:3 
`uc 1 ACKEN 1 0 :1:4 
`uc 1 ACKDT 1 0 :1:5 
`uc 1 ACKSTAT 1 0 :1:6 
`uc 1 GCEN 1 0 :1:7 
]
[s S38918 . 1 `uc 1 . 1 0 :1:0 
`uc 1 ADMSK1 1 0 :1:1 
`uc 1 ADMSK2 1 0 :1:2 
`uc 1 ADMSK3 1 0 :1:3 
`uc 1 ADMSK4 1 0 :1:4 
`uc 1 ADMSK5 1 0 :1:5 
]
[s S38925 . 1 `uc 1 . 1 0 :5:0 
`uc 1 ACKDT2 1 0 :1:5 
]
[s S38928 . 1 `uc 1 . 1 0 :4:0 
`uc 1 ACKEN2 1 0 :1:4 
]
[s S38931 . 1 `uc 1 . 1 0 :6:0 
`uc 1 ACKSTAT2 1 0 :1:6 
]
[s S38934 . 1 `uc 1 . 1 0 :1:0 
`uc 1 ADMSK12 1 0 :1:1 
]
[s S38937 . 1 `uc 1 . 1 0 :2:0 
`uc 1 ADMSK22 1 0 :1:2 
]
[s S38940 . 1 `uc 1 . 1 0 :3:0 
`uc 1 ADMSK32 1 0 :1:3 
]
[s S38943 . 1 `uc 1 . 1 0 :4:0 
`uc 1 ADMSK42 1 0 :1:4 
]
[s S38946 . 1 `uc 1 . 1 0 :5:0 
`uc 1 ADMSK52 1 0 :1:5 
]
[s S38949 . 1 `uc 1 . 1 0 :7:0 
`uc 1 GCEN2 1 0 :1:7 
]
[s S38952 . 1 `uc 1 . 1 0 :2:0 
`uc 1 PEN2 1 0 :1:2 
]
[s S38955 . 1 `uc 1 . 1 0 :3:0 
`uc 1 RCEN2 1 0 :1:3 
]
[s S38958 . 1 `uc 1 . 1 0 :1:0 
`uc 1 RSEN2 1 0 :1:1 
]
[s S38961 . 1 `uc 1 SEN2 1 0 :1:0 
]
[u S38963 . 1 `S1975 1 . 1 0 `S1984 1 . 1 0 `S1991 1 . 1 0 `S1994 1 . 1 0 `S1997 1 . 1 0 `S2000 1 . 1 0 `S2003 1 . 1 0 `S2006 1 . 1 0 `S2009 1 . 1 0 `S2012 1 . 1 0 `S2015 1 . 1 0 `S2018 1 . 1 0 `S2021 1 . 1 0 `S2024 1 . 1 0 `S2027 1 . 1 0 ]
"3502
[s S38980 . 1 `uc 1 SSPM 1 0 :4:0 
`uc 1 CKP 1 0 :1:4 
`uc 1 SSPEN 1 0 :1:5 
`uc 1 SSPOV 1 0 :1:6 
`uc 1 WCOL 1 0 :1:7 
]
[s S38986 . 1 `uc 1 SSPM0 1 0 :1:0 
`uc 1 SSPM1 1 0 :1:1 
`uc 1 SSPM2 1 0 :1:2 
`uc 1 SSPM3 1 0 :1:3 
]
[s S38991 . 1 `uc 1 . 1 0 :4:0 
`uc 1 CKP2 1 0 :1:4 
]
[s S38994 . 1 `uc 1 . 1 0 :5:0 
`uc 1 SSPEN2 1 0 :1:5 
]
[s S38997 . 1 `uc 1 SSPM02 1 0 :1:0 
]
[s S38999 . 1 `uc 1 . 1 0 :1:0 
`uc 1 SSPM12 1 0 :1:1 
]
[s S39002 . 1 `uc 1 . 1 0 :2:0 
`uc 1 SSPM22 1 0 :1:2 
]
[s S39005 . 1 `uc 1 . 1 0 :3:0 
`uc 1 SSPM32 1 0 :1:3 
]
[s S39008 . 1 `uc 1 . 1 0 :6:0 
`uc 1 SSPOV2 1 0 :1:6 
]
[s S39011 . 1 `uc 1 . 1 0 :7:0 
`uc 1 WCOL2 1 0 :1:7 
]
[u S39014 . 1 `S2100 1 . 1 0 `S2106 1 . 1 0 `S2111 1 . 1 0 `S2114 1 . 1 0 `S2117 1 . 1 0 `S2119 1 . 1 0 `S2122 1 . 1 0 `S2125 1 . 1 0 `S2128 1 . 1 0 `S2131 1 . 1 0 ]
"3687
[s S39026 . 1 `uc 1 . 1 0 :2:0 
`uc 1 R_NOT_W 1 0 :1:2 
]
[s S39029 . 1 `uc 1 . 1 0 :5:0 
`uc 1 D_NOT_A 1 0 :1:5 
]
[s S39032 . 1 `uc 1 BF 1 0 :1:0 
`uc 1 UA 1 0 :1:1 
`uc 1 R_nW 1 0 :1:2 
`uc 1 S 1 0 :1:3 
`uc 1 P 1 0 :1:4 
`uc 1 D_nA 1 0 :1:5 
`uc 1 CKE 1 0 :1:6 
`uc 1 SMP 1 0 :1:7 
]
[s S39041 . 1 `uc 1 BF2 1 0 :1:0 
]
[s S39043 . 1 `uc 1 . 1 0 :6:0 
`uc 1 CKE2 1 0 :1:6 
]
[s S39046 . 1 `uc 1 . 1 0 :5:0 
`uc 1 DA2 1 0 :1:5 
]
[s S39049 . 1 `uc 1 . 1 0 :5:0 
`uc 1 DATA_ADDRESS2 1 0 :1:5 
]
[s S39052 . 1 `uc 1 . 1 0 :5:0 
`uc 1 D_A2 1 0 :1:5 
]
[s S39055 . 1 `uc 1 . 1 0 :5:0 
`uc 1 D_nA2 1 0 :1:5 
]
[s S39058 . 1 `uc 1 . 1 0 :5:0 
`uc 1 I2C_DAT2 1 0 :1:5 
]
[s S39061 . 1 `uc 1 . 1 0 :2:0 
`uc 1 I2C_READ2 1 0 :1:2 
]
[s S39064 . 1 `uc 1 . 1 0 :3:0 
`uc 1 I2C_START2 1 0 :1:3 
]
[s S39067 . 1 `uc 1 . 1 0 :4:0 
`uc 1 I2C_STOP2 1 0 :1:4 
]
[s S39070 . 1 `uc 1 . 1 0 :4:0 
`uc 1 P2 1 0 :1:4 
]
[s S39073 . 1 `uc 1 . 1 0 :2:0 
`uc 1 READ_WRITE2 1 0 :1:2 
]
[s S39076 . 1 `uc 1 . 1 0 :2:0 
`uc 1 RW2 1 0 :1:2 
]
[s S39079 . 1 `uc 1 . 1 0 :2:0 
`uc 1 R_W2 1 0 :1:2 
]
[s S39082 . 1 `uc 1 . 1 0 :2:0 
`uc 1 R_nW2 1 0 :1:2 
]
[s S39085 . 1 `uc 1 . 1 0 :3:0 
`uc 1 S2 1 0 :1:3 
]
[s S39088 . 1 `uc 1 . 1 0 :7:0 
`uc 1 SMP2 1 0 :1:7 
]
[s S39091 . 1 `uc 1 . 1 0 :3:0 
`uc 1 START2 1 0 :1:3 
]
[s S39094 . 1 `uc 1 . 1 0 :4:0 
`uc 1 STOP2 1 0 :1:4 
]
[s S39097 . 1 `uc 1 . 1 0 :1:0 
`uc 1 UA2 1 0 :1:1 
]
[s S39100 . 1 `uc 1 . 1 0 :5:0 
`uc 1 nA2 1 0 :1:5 
]
[s S39103 . 1 `uc 1 . 1 0 :5:0 
`uc 1 nADDRESS2 1 0 :1:5 
]
[s S39106 . 1 `uc 1 . 1 0 :2:0 
`uc 1 nW2 1 0 :1:2 
]
[s S39109 . 1 `uc 1 . 1 0 :2:0 
`uc 1 nWRITE2 1 0 :1:2 
]
[u S39112 . 1 `S2180 1 . 1 0 `S2183 1 . 1 0 `S2186 1 . 1 0 `S2195 1 . 1 0 `S2197 1 . 1 0 `S2200 1 . 1 0 `S2203 1 . 1 0 `S2206 1 . 1 0 `S2209 1 . 1 0 `S2212 1 . 1 0 `S2215 1 . 1 0 `S2218 1 . 1 0 `S2221 1 . 1 0 `S2224 1 . 1 0 `S2227 1 . 1 0 `S2230 1 . 1 0 `S2233 1 . 1 0 `S2236 1 . 1 0 `S2239 1 . 1 0 `S2242 1 . 1 0 `S2245 1 . 1 0 `S2248 1 . 1 0 `S2251 1 . 1 0 `S2254 1 . 1 0 `S2257 1 . 1 0 `S2260 1 . 1 0 `S2263 1 . 1 0 ]
"3896
[s S39141 . 1 `uc 1 SSPADD 1 0 :8:0 
]
[s S39143 . 1 `uc 1 MSK0 1 0 :1:0 
`uc 1 MSK1 1 0 :1:1 
`uc 1 MSK2 1 0 :1:2 
`uc 1 MSK3 1 0 :1:3 
`uc 1 MSK4 1 0 :1:4 
`uc 1 MSK5 1 0 :1:5 
`uc 1 MSK6 1 0 :1:6 
`uc 1 MSK7 1 0 :1:7 
]
[s S39152 . 1 `uc 1 MSK02 1 0 :1:0 
]
[s S39154 . 1 `uc 1 . 1 0 :1:0 
`uc 1 MSK12 1 0 :1:1 
]
[s S39157 . 1 `uc 1 . 1 0 :2:0 
`uc 1 MSK22 1 0 :1:2 
]
[s S39160 . 1 `uc 1 . 1 0 :3:0 
`uc 1 MSK32 1 0 :1:3 
]
[s S39163 . 1 `uc 1 . 1 0 :4:0 
`uc 1 MSK42 1 0 :1:4 
]
[s S39166 . 1 `uc 1 . 1 0 :5:0 
`uc 1 MSK52 1 0 :1:5 
]
[s S39169 . 1 `uc 1 . 1 0 :6:0 
`uc 1 MSK62 1 0 :1:6 
]
[s S39172 . 1 `uc 1 . 1 0 :7:0 
`uc 1 MSK72 1 0 :1:7 
]
[u S39175 . 1 `S2381 1 . 1 0 `S2383 1 . 1 0 `S2392 1 . 1 0 `S2394 1 . 1 0 `S2397 1 . 1 0 `S2400 1 . 1 0 `S2403 1 . 1 0 `S2406 1 . 1 0 `S2409 1 . 1 0 `S2412 1 . 1 0 ]
"4210
[s S39188 . 1 `uc 1 SSPBUF 1 0 :8:0 
]
[u S39190 . 1 `S2462 1 . 1 0 ]
"4220
[s S39193 . 1 `uc 1 T4CKPS 1 0 :2:0 
`uc 1 TMR4ON 1 0 :1:2 
`uc 1 T4OUTPS 1 0 :4:3 
]
[s S39197 . 1 `uc 1 T4CKPS0 1 0 :1:0 
`uc 1 T4CKPS1 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 T4OUTPS0 1 0 :1:3 
`uc 1 T4OUTPS1 1 0 :1:4 
`uc 1 T4OUTPS2 1 0 :1:5 
`uc 1 T4OUTPS3 1 0 :1:6 
]
[u S39205 . 1 `S2469 1 . 1 0 `S2473 1 . 1 0 ]
"4299
[s S39210 . 1 `uc 1 PR4 1 0 :8:0 
]
[u S39212 . 1 `S2498 1 . 1 0 ]
"4318
[s S39216 . 1 `uc 1 TMR4 1 0 :8:0 
]
[u S39218 . 1 `S2506 1 . 1 0 ]
"4328
[s S39221 . 1 `uc 1 TMR3ON 1 0 :1:0 
`uc 1 RD16 1 0 :1:1 
`uc 1 T3SYNC 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 T3CKPS 1 0 :2:4 
`uc 1 TMR3CS 1 0 :2:6 
]
[s S39228 . 1 `uc 1 . 1 0 :4:0 
`uc 1 T3CKPS0 1 0 :1:4 
`uc 1 T3CKPS1 1 0 :1:5 
`uc 1 TMR3CS0 1 0 :1:6 
`uc 1 TMR3CS1 1 0 :1:7 
]
[s S39234 . 1 `uc 1 . 1 0 :7:0 
`uc 1 RD163 1 0 :1:7 
]
[s S39237 . 1 `uc 1 . 1 0 :7:0 
`uc 1 T3RD16 1 0 :1:7 
]
[u S39240 . 1 `S2513 1 . 1 0 `S2520 1 . 1 0 `S2526 1 . 1 0 `S2529 1 . 1 0 ]
"4432
[s S39248 . 1 `uc 1 TMR3L 1 0 :8:0 
]
[u S39250 . 1 `S2559 1 . 1 0 ]
"4451
[s S39254 . 1 `uc 1 TMR3H 1 0 :8:0 
]
[u S39256 . 1 `S2567 1 . 1 0 ]
"4461
[s S39259 . 1 `uc 1 ABDEN 1 0 :1:0 
`uc 1 WUE 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 BRG16 1 0 :1:3 
`uc 1 TXCKP 1 0 :1:4 
`uc 1 RXDTP 1 0 :1:5 
`uc 1 RCIDL 1 0 :1:6 
`uc 1 ABDOVF 1 0 :1:7 
]
[s S39268 . 1 `uc 1 ABDEN2 1 0 :1:0 
]
[s S39270 . 1 `uc 1 . 1 0 :7:0 
`uc 1 ABDOVF2 1 0 :1:7 
]
[s S39273 . 1 `uc 1 . 1 0 :3:0 
`uc 1 BRG162 1 0 :1:3 
]
[s S39276 . 1 `uc 1 . 1 0 :5:0 
`uc 1 DTRXP2 1 0 :1:5 
]
[s S39279 . 1 `uc 1 . 1 0 :6:0 
`uc 1 RCIDL2 1 0 :1:6 
]
[s S39282 . 1 `uc 1 . 1 0 :6:0 
`uc 1 RCMT2 1 0 :1:6 
]
[s S39285 . 1 `uc 1 . 1 0 :5:0 
`uc 1 RXDTP2 1 0 :1:5 
]
[s S39288 . 1 `uc 1 . 1 0 :4:0 
`uc 1 SCKP2 1 0 :1:4 
]
[s S39291 . 1 `uc 1 . 1 0 :4:0 
`uc 1 TXCKP2 1 0 :1:4 
]
[s S39294 . 1 `uc 1 . 1 0 :1:0 
`uc 1 WUE2 1 0 :1:1 
]
[u S39297 . 1 `S2574 1 . 1 0 `S2583 1 . 1 0 `S2585 1 . 1 0 `S2588 1 . 1 0 `S2591 1 . 1 0 `S2594 1 . 1 0 `S2597 1 . 1 0 `S2600 1 . 1 0 `S2603 1 . 1 0 `S2606 1 . 1 0 `S2609 1 . 1 0 ]
"4615
[s S39311 . 1 `uc 1 SPBRGH2 1 0 :8:0 
]
[u S39313 . 1 `S2664 1 . 1 0 ]
"4643
[s S39318 . 1 `uc 1 ABDEN 1 0 :1:0 
`uc 1 WUE 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 BRG16 1 0 :1:3 
`uc 1 TXCKP 1 0 :1:4 
`uc 1 RXDTP 1 0 :1:5 
`uc 1 RCIDL 1 0 :1:6 
`uc 1 ABDOVF 1 0 :1:7 
]
[s S39327 . 1 `uc 1 ABDEN1 1 0 :1:0 
]
[s S39329 . 1 `uc 1 . 1 0 :7:0 
`uc 1 ABDOVF1 1 0 :1:7 
]
[s S39332 . 1 `uc 1 . 1 0 :3:0 
`uc 1 BRG161 1 0 :1:3 
]
[s S39335 . 1 `uc 1 . 1 0 :4:0 
`uc 1 CKTXP 1 0 :1:4 
]
[s S39338 . 1 `uc 1 . 1 0 :5:0 
`uc 1 DTRXP 1 0 :1:5 
]
[s S39341 . 1 `uc 1 . 1 0 :5:0 
`uc 1 DTRXP1 1 0 :1:5 
]
[s S39344 . 1 `uc 1 . 1 0 :6:0 
`uc 1 RCIDL1 1 0 :1:6 
]
[s S39347 . 1 `uc 1 . 1 0 :6:0 
`uc 1 RCMT 1 0 :1:6 
]
[s S39350 . 1 `uc 1 . 1 0 :6:0 
`uc 1 RCMT1 1 0 :1:6 
]
[s S39353 . 1 `uc 1 . 1 0 :5:0 
`uc 1 RXDTP1 1 0 :1:5 
]
[s S39356 . 1 `uc 1 . 1 0 :4:0 
`uc 1 SCKP 1 0 :1:4 
]
[s S39359 . 1 `uc 1 . 1 0 :4:0 
`uc 1 SCKP1 1 0 :1:4 
]
[s S39362 . 1 `uc 1 . 1 0 :4:0 
`uc 1 TXCKP1 1 0 :1:4 
]
[s S39365 . 1 `uc 1 . 1 0 :1:0 
`uc 1 WUE1 1 0 :1:1 
]
[s S39368 . 1 `uc 1 . 1 0 :5:0 
`uc 1 RXCKP 1 0 :1:5 
]
[s S39371 . 1 `uc 1 . 1 0 :1:0 
`uc 1 W4E 1 0 :1:1 
]
[u S39374 . 1 `S2574 1 . 1 0 `S2682 1 . 1 0 `S2684 1 . 1 0 `S2687 1 . 1 0 `S2690 1 . 1 0 `S2693 1 . 1 0 `S2696 1 . 1 0 `S2699 1 . 1 0 `S2702 1 . 1 0 `S2705 1 . 1 0 `S2708 1 . 1 0 `S2711 1 . 1 0 `S2714 1 . 1 0 `S2717 1 . 1 0 `S2720 1 . 1 0 `S2723 1 . 1 0 `S2726 1 . 1 0 ]
"4723
[s S39393 . 1 `uc 1 ABDEN 1 0 :1:0 
`uc 1 WUE 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 BRG16 1 0 :1:3 
`uc 1 TXCKP 1 0 :1:4 
`uc 1 RXDTP 1 0 :1:5 
`uc 1 RCIDL 1 0 :1:6 
`uc 1 ABDOVF 1 0 :1:7 
]
[s S39402 . 1 `uc 1 ABDEN1 1 0 :1:0 
]
[s S39404 . 1 `uc 1 . 1 0 :7:0 
`uc 1 ABDOVF1 1 0 :1:7 
]
[s S39407 . 1 `uc 1 . 1 0 :3:0 
`uc 1 BRG161 1 0 :1:3 
]
[s S39410 . 1 `uc 1 . 1 0 :4:0 
`uc 1 CKTXP 1 0 :1:4 
]
[s S39413 . 1 `uc 1 . 1 0 :5:0 
`uc 1 DTRXP 1 0 :1:5 
]
[s S39416 . 1 `uc 1 . 1 0 :5:0 
`uc 1 DTRXP1 1 0 :1:5 
]
[s S39419 . 1 `uc 1 . 1 0 :6:0 
`uc 1 RCIDL1 1 0 :1:6 
]
[s S39422 . 1 `uc 1 . 1 0 :6:0 
`uc 1 RCMT 1 0 :1:6 
]
[s S39425 . 1 `uc 1 . 1 0 :6:0 
`uc 1 RCMT1 1 0 :1:6 
]
[s S39428 . 1 `uc 1 . 1 0 :5:0 
`uc 1 RXDTP1 1 0 :1:5 
]
[s S39431 . 1 `uc 1 . 1 0 :4:0 
`uc 1 SCKP 1 0 :1:4 
]
[s S39434 . 1 `uc 1 . 1 0 :4:0 
`uc 1 SCKP1 1 0 :1:4 
]
[s S39437 . 1 `uc 1 . 1 0 :4:0 
`uc 1 TXCKP1 1 0 :1:4 
]
[s S39440 . 1 `uc 1 . 1 0 :1:0 
`uc 1 WUE1 1 0 :1:1 
]
[s S39443 . 1 `uc 1 . 1 0 :5:0 
`uc 1 RXCKP 1 0 :1:5 
]
[s S39446 . 1 `uc 1 . 1 0 :1:0 
`uc 1 W4E 1 0 :1:1 
]
[u S39449 . 1 `S2574 1 . 1 0 `S2682 1 . 1 0 `S2684 1 . 1 0 `S2687 1 . 1 0 `S2690 1 . 1 0 `S2693 1 . 1 0 `S2696 1 . 1 0 `S2699 1 . 1 0 `S2702 1 . 1 0 `S2705 1 . 1 0 `S2708 1 . 1 0 `S2711 1 . 1 0 `S2714 1 . 1 0 `S2717 1 . 1 0 `S2720 1 . 1 0 `S2723 1 . 1 0 `S2726 1 . 1 0 ]
"4916
[s S39468 . 1 `uc 1 ABDEN 1 0 :1:0 
`uc 1 WUE 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 BRG16 1 0 :1:3 
`uc 1 TXCKP 1 0 :1:4 
`uc 1 RXDTP 1 0 :1:5 
`uc 1 RCIDL 1 0 :1:6 
`uc 1 ABDOVF 1 0 :1:7 
]
[s S39477 . 1 `uc 1 ABDEN1 1 0 :1:0 
]
[s S39479 . 1 `uc 1 . 1 0 :7:0 
`uc 1 ABDOVF1 1 0 :1:7 
]
[s S39482 . 1 `uc 1 . 1 0 :3:0 
`uc 1 BRG161 1 0 :1:3 
]
[s S39485 . 1 `uc 1 . 1 0 :4:0 
`uc 1 CKTXP 1 0 :1:4 
]
[s S39488 . 1 `uc 1 . 1 0 :5:0 
`uc 1 DTRXP 1 0 :1:5 
]
[s S39491 . 1 `uc 1 . 1 0 :5:0 
`uc 1 DTRXP1 1 0 :1:5 
]
[s S39494 . 1 `uc 1 . 1 0 :6:0 
`uc 1 RCIDL1 1 0 :1:6 
]
[s S39497 . 1 `uc 1 . 1 0 :6:0 
`uc 1 RCMT 1 0 :1:6 
]
[s S39500 . 1 `uc 1 . 1 0 :6:0 
`uc 1 RCMT1 1 0 :1:6 
]
[s S39503 . 1 `uc 1 . 1 0 :5:0 
`uc 1 RXDTP1 1 0 :1:5 
]
[s S39506 . 1 `uc 1 . 1 0 :4:0 
`uc 1 SCKP 1 0 :1:4 
]
[s S39509 . 1 `uc 1 . 1 0 :4:0 
`uc 1 SCKP1 1 0 :1:4 
]
[s S39512 . 1 `uc 1 . 1 0 :4:0 
`uc 1 TXCKP1 1 0 :1:4 
]
[s S39515 . 1 `uc 1 . 1 0 :1:0 
`uc 1 WUE1 1 0 :1:1 
]
[s S39518 . 1 `uc 1 . 1 0 :5:0 
`uc 1 RXCKP 1 0 :1:5 
]
[s S39521 . 1 `uc 1 . 1 0 :1:0 
`uc 1 W4E 1 0 :1:1 
]
[u S39524 . 1 `S2574 1 . 1 0 `S2682 1 . 1 0 `S2684 1 . 1 0 `S2687 1 . 1 0 `S2690 1 . 1 0 `S2693 1 . 1 0 `S2696 1 . 1 0 `S2699 1 . 1 0 `S2702 1 . 1 0 `S2705 1 . 1 0 `S2708 1 . 1 0 `S2711 1 . 1 0 `S2714 1 . 1 0 `S2717 1 . 1 0 `S2720 1 . 1 0 `S2723 1 . 1 0 `S2726 1 . 1 0 ]
"5232
[s S39545 . 1 `uc 1 SPBRGH1 1 0 :8:0 
]
[u S39547 . 1 `S3068 1 . 1 0 ]
"5242
[s S39550 . 1 `uc 1 SPBRGH1 1 0 :8:0 
]
[u S39552 . 1 `S3068 1 . 1 0 ]
"5255
[s S39555 . 1 `uc 1 RA0 1 0 :1:0 
`uc 1 RA1 1 0 :1:1 
`uc 1 RA2 1 0 :1:2 
`uc 1 RA3 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 RA5 1 0 :1:5 
`uc 1 RA6 1 0 :1:6 
`uc 1 RA7 1 0 :1:7 
]
[s S39564 . 1 `uc 1 AN0 1 0 :1:0 
`uc 1 AN1 1 0 :1:1 
`uc 1 AN2 1 0 :1:2 
`uc 1 AN3 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 AN4 1 0 :1:5 
`uc 1 OSC2 1 0 :1:6 
`uc 1 OSC1 1 0 :1:7 
]
[s S39573 . 1 `uc 1 . 1 0 :5:0 
`uc 1 NOT_SS1 1 0 :1:5 
]
[s S39576 . 1 `uc 1 C1INA 1 0 :1:0 
`uc 1 C2INA 1 0 :1:1 
`uc 1 VREF_MINUS 1 0 :1:2 
`uc 1 VREF_PLUS 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 nSS1 1 0 :1:5 
`uc 1 CLKO 1 0 :1:6 
`uc 1 CLKI 1 0 :1:7 
]
[s S39585 . 1 `uc 1 . 1 0 :2:0 
`uc 1 CVREF_MINUS 1 0 :1:2 
`uc 1 C1INB 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 HLVDIN 1 0 :1:5 
]
[s S39591 . 1 `uc 1 RP0 1 0 :1:0 
`uc 1 RP1 1 0 :1:1 
`uc 1 C2INB 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 RCV 1 0 :1:5 
]
[s S39597 . 1 `uc 1 ULPWU 1 0 :1:0 
`uc 1 . 1 0 :4:1 
`uc 1 RP2 1 0 :1:5 
]
[s S39601 . 1 `uc 1 . 1 0 :5:0 
`uc 1 LVDIN 1 0 :1:5 
]
[s S39604 . 1 `uc 1 . 1 0 :4:0 
`uc 1 RA4 1 0 :1:4 
]
[s S39607 . 1 `uc 1 . 1 0 :7:0 
`uc 1 RJPU 1 0 :1:7 
]
[s S39610 . 1 `uc 1 ULPWUIN 1 0 :1:0 
]
[u S39612 . 1 `S3082 1 . 1 0 `S3091 1 . 1 0 `S3100 1 . 1 0 `S3103 1 . 1 0 `S3112 1 . 1 0 `S3118 1 . 1 0 `S3124 1 . 1 0 `S3128 1 . 1 0 `S3131 1 . 1 0 `S3134 1 . 1 0 `S3137 1 . 1 0 ]
"5339
[s S39625 . 1 `uc 1 RB0 1 0 :1:0 
`uc 1 RB1 1 0 :1:1 
`uc 1 RB2 1 0 :1:2 
`uc 1 RB3 1 0 :1:3 
`uc 1 RB4 1 0 :1:4 
`uc 1 RB5 1 0 :1:5 
`uc 1 RB6 1 0 :1:6 
`uc 1 RB7 1 0 :1:7 
]
[s S39634 . 1 `uc 1 AN12 1 0 :1:0 
`uc 1 AN10 1 0 :1:1 
`uc 1 AN8 1 0 :1:2 
`uc 1 AN9 1 0 :1:3 
`uc 1 . 1 0 :2:4 
`uc 1 KBI2 1 0 :1:6 
`uc 1 KBI3 1 0 :1:7 
]
[s S39642 . 1 `uc 1 INT0 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 CTEDG1 1 0 :1:2 
`uc 1 CTEDG2 1 0 :1:3 
`uc 1 KBI0 1 0 :1:4 
`uc 1 KBI1 1 0 :1:5 
`uc 1 PGC 1 0 :1:6 
`uc 1 PGD 1 0 :1:7 
]
[s S39651 . 1 `uc 1 RP3 1 0 :1:0 
`uc 1 RTCC 1 0 :1:1 
`uc 1 . 1 0 :2:2 
`uc 1 SCK1 1 0 :1:4 
`uc 1 SDI1 1 0 :1:5 
`uc 1 RP9 1 0 :1:6 
`uc 1 RP10 1 0 :1:7 
]
[s S39659 . 1 `uc 1 . 1 0 :1:0 
`uc 1 RP4 1 0 :1:1 
`uc 1 VMO 1 0 :1:2 
`uc 1 VPO 1 0 :1:3 
`uc 1 SCL1 1 0 :1:4 
`uc 1 SDA1 1 0 :1:5 
]
[s S39666 . 1 `uc 1 . 1 0 :2:0 
`uc 1 REFO 1 0 :1:2 
`uc 1 RP6 1 0 :1:3 
`uc 1 RP7 1 0 :1:4 
`uc 1 RP8 1 0 :1:5 
]
[s S39672 . 1 `uc 1 . 1 0 :2:0 
`uc 1 RP5 1 0 :1:2 
]
[s S39675 . 1 `uc 1 . 1 0 :3:0 
`uc 1 CCP2_PA2 1 0 :1:3 
]
[u S39678 . 1 `S3209 1 . 1 0 `S3218 1 . 1 0 `S3226 1 . 1 0 `S3235 1 . 1 0 `S3243 1 . 1 0 `S3250 1 . 1 0 `S3256 1 . 1 0 `S3259 1 . 1 0 ]
"5586
[s S39688 . 1 `uc 1 RC0 1 0 :1:0 
`uc 1 RC1 1 0 :1:1 
`uc 1 RC2 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 RC4 1 0 :1:4 
`uc 1 RC5 1 0 :1:5 
`uc 1 RC6 1 0 :1:6 
`uc 1 RC7 1 0 :1:7 
]
[s S39697 . 1 `uc 1 T1OSO 1 0 :1:0 
`uc 1 T1OSI 1 0 :1:1 
`uc 1 AN11 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 D_MINUS 1 0 :1:4 
`uc 1 D_PLUS 1 0 :1:5 
]
[s S39704 . 1 `uc 1 . 1 0 :1:0 
`uc 1 NOT_UOE 1 0 :1:1 
]
[s S39707 . 1 `uc 1 T1CK 1 0 :1:0 
`uc 1 nUOE 1 0 :1:1 
`uc 1 CTPLS 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 VM 1 0 :1:4 
`uc 1 VP 1 0 :1:5 
`uc 1 TX1 1 0 :1:6 
`uc 1 RX1 1 0 :1:7 
]
[s S39716 . 1 `uc 1 RP11 1 0 :1:0 
`uc 1 RP12 1 0 :1:1 
`uc 1 RP13 1 0 :1:2 
`uc 1 . 1 0 :3:3 
`uc 1 CK1 1 0 :1:6 
`uc 1 DT1 1 0 :1:7 
]
[s S39723 . 1 `uc 1 . 1 0 :6:0 
`uc 1 RP17 1 0 :1:6 
`uc 1 SDO1 1 0 :1:7 
]
[s S39727 . 1 `uc 1 . 1 0 :7:0 
`uc 1 RP18 1 0 :1:7 
]
[s S39730 . 1 `uc 1 . 1 0 :1:0 
`uc 1 CCP2 1 0 :1:1 
]
[s S39733 . 1 `uc 1 . 1 0 :2:0 
`uc 1 PA1 1 0 :1:2 
]
[s S39736 . 1 `uc 1 . 1 0 :1:0 
`uc 1 PA2 1 0 :1:1 
]
[s S39739 . 1 `uc 1 . 1 0 :3:0 
`uc 1 RC3 1 0 :1:3 
]
[u S39742 . 1 `S3325 1 . 1 0 `S3334 1 . 1 0 `S3341 1 . 1 0 `S3344 1 . 1 0 `S3353 1 . 1 0 `S3360 1 . 1 0 `S3364 1 . 1 0 `S3367 1 . 1 0 `S3370 1 . 1 0 `S3373 1 . 1 0 `S3376 1 . 1 0 ]
"5852
[s S39755 . 1 `uc 1 HLVDL 1 0 :4:0 
`uc 1 HLVDEN 1 0 :1:4 
`uc 1 IRVST 1 0 :1:5 
`uc 1 BGVST 1 0 :1:6 
`uc 1 VDIRMAG 1 0 :1:7 
]
[s S39761 . 1 `uc 1 HLVDL0 1 0 :1:0 
`uc 1 HLVDL1 1 0 :1:1 
`uc 1 HLVDL2 1 0 :1:2 
`uc 1 HLVDL3 1 0 :1:3 
]
[u S39766 . 1 `S3446 1 . 1 0 `S3452 1 . 1 0 ]
"6036
[s S39770 . 1 `uc 1 INTLVL 1 0 :4:0 
`uc 1 DLYCYC 1 0 :4:4 
]
[s S39773 . 1 `uc 1 INTLVL0 1 0 :1:0 
`uc 1 INTLVL1 1 0 :1:1 
`uc 1 INTLVL2 1 0 :1:2 
`uc 1 INTLVL3 1 0 :1:3 
`uc 1 DLYCYC0 1 0 :1:4 
`uc 1 DLYCYC1 1 0 :1:5 
`uc 1 DLYCYC2 1 0 :1:6 
`uc 1 DLYCYC3 1 0 :1:7 
]
[u S39782 . 1 `S3472 1 . 1 0 `S3475 1 . 1 0 ]
"6106
[s S39786 . 1 `uc 1 DMAEN 1 0 :1:0 
`uc 1 DLYINTEN 1 0 :1:1 
`uc 1 DUPLEX0 1 0 :1:2 
`uc 1 DUPLEX1 1 0 :1:3 
`uc 1 RXINC 1 0 :1:4 
`uc 1 TXINC 1 0 :1:5 
`uc 1 SSCON0 1 0 :1:6 
`uc 1 SSCON1 1 0 :1:7 
]
[u S39795 . 1 `S3500 1 . 1 0 ]
"6177
[s S39798 . 1 `uc 1 LATA0 1 0 :1:0 
`uc 1 LATA1 1 0 :1:1 
`uc 1 LATA2 1 0 :1:2 
`uc 1 LATA3 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 LATA5 1 0 :1:5 
`uc 1 LATA6 1 0 :1:6 
`uc 1 LATA7 1 0 :1:7 
]
[s S39807 . 1 `uc 1 LA0 1 0 :1:0 
]
[s S39809 . 1 `uc 1 . 1 0 :1:0 
`uc 1 LA1 1 0 :1:1 
]
[s S39812 . 1 `uc 1 . 1 0 :2:0 
`uc 1 LA2 1 0 :1:2 
]
[s S39815 . 1 `uc 1 . 1 0 :3:0 
`uc 1 LA3 1 0 :1:3 
]
[s S39818 . 1 `uc 1 . 1 0 :4:0 
`uc 1 LA4 1 0 :1:4 
]
[s S39821 . 1 `uc 1 . 1 0 :5:0 
`uc 1 LA5 1 0 :1:5 
]
[s S39824 . 1 `uc 1 . 1 0 :6:0 
`uc 1 LA6 1 0 :1:6 
]
[s S39827 . 1 `uc 1 . 1 0 :7:0 
`uc 1 LA7 1 0 :1:7 
]
[u S39830 . 1 `S3521 1 . 1 0 `S3530 1 . 1 0 `S3532 1 . 1 0 `S3535 1 . 1 0 `S3538 1 . 1 0 `S3541 1 . 1 0 `S3544 1 . 1 0 `S3547 1 . 1 0 `S3550 1 . 1 0 ]
"6269
[s S39841 . 1 `uc 1 LATB0 1 0 :1:0 
`uc 1 LATB1 1 0 :1:1 
`uc 1 LATB2 1 0 :1:2 
`uc 1 LATB3 1 0 :1:3 
`uc 1 LATB4 1 0 :1:4 
`uc 1 LATB5 1 0 :1:5 
`uc 1 LATB6 1 0 :1:6 
`uc 1 LATB7 1 0 :1:7 
]
[s S39850 . 1 `uc 1 LB0 1 0 :1:0 
]
[s S39852 . 1 `uc 1 . 1 0 :1:0 
`uc 1 LB1 1 0 :1:1 
]
[s S39855 . 1 `uc 1 . 1 0 :2:0 
`uc 1 LB2 1 0 :1:2 
]
[s S39858 . 1 `uc 1 . 1 0 :3:0 
`uc 1 LB3 1 0 :1:3 
]
[s S39861 . 1 `uc 1 . 1 0 :4:0 
`uc 1 LB4 1 0 :1:4 
]
[s S39864 . 1 `uc 1 . 1 0 :5:0 
`uc 1 LB5 1 0 :1:5 
]
[s S39867 . 1 `uc 1 . 1 0 :6:0 
`uc 1 LB6 1 0 :1:6 
]
[s S39870 . 1 `uc 1 . 1 0 :7:0 
`uc 1 LB7 1 0 :1:7 
]
[u S39873 . 1 `S3596 1 . 1 0 `S3605 1 . 1 0 `S3607 1 . 1 0 `S3610 1 . 1 0 `S3613 1 . 1 0 `S3616 1 . 1 0 `S3619 1 . 1 0 `S3622 1 . 1 0 `S3625 1 . 1 0 ]
"6396
[s S39884 . 1 `uc 1 LATC0 1 0 :1:0 
`uc 1 LATC1 1 0 :1:1 
`uc 1 LATC2 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 LATC4 1 0 :1:4 
`uc 1 LATC5 1 0 :1:5 
`uc 1 LATC6 1 0 :1:6 
`uc 1 LATC7 1 0 :1:7 
]
[s S39893 . 1 `uc 1 LC0 1 0 :1:0 
]
[s S39895 . 1 `uc 1 . 1 0 :1:0 
`uc 1 LC1 1 0 :1:1 
]
[s S39898 . 1 `uc 1 . 1 0 :2:0 
`uc 1 LC2 1 0 :1:2 
]
[s S39901 . 1 `uc 1 . 1 0 :3:0 
`uc 1 LC3 1 0 :1:3 
]
[s S39904 . 1 `uc 1 . 1 0 :4:0 
`uc 1 LC4 1 0 :1:4 
]
[s S39907 . 1 `uc 1 . 1 0 :5:0 
`uc 1 LC5 1 0 :1:5 
]
[s S39910 . 1 `uc 1 . 1 0 :6:0 
`uc 1 LC6 1 0 :1:6 
]
[s S39913 . 1 `uc 1 . 1 0 :7:0 
`uc 1 LC7 1 0 :1:7 
]
[u S39916 . 1 `S3671 1 . 1 0 `S3680 1 . 1 0 `S3682 1 . 1 0 `S3685 1 . 1 0 `S3688 1 . 1 0 `S3691 1 . 1 0 `S3694 1 . 1 0 `S3697 1 . 1 0 `S3700 1 . 1 0 ]
"6607
[s S39928 . 1 `uc 1 ALRMVALL 1 0 :8:0 
]
[u S39930 . 1 `S3747 1 . 1 0 ]
"6626
[s S39934 . 1 `uc 1 ALRMVALH 1 0 :8:0 
]
[u S39936 . 1 `S3755 1 . 1 0 ]
"6636
[s S39939 . 1 `uc 1 ARPT 1 0 :8:0 
]
[s S39941 . 1 `uc 1 ARPT0 1 0 :1:0 
`uc 1 ARPT1 1 0 :1:1 
`uc 1 ARPT2 1 0 :1:2 
`uc 1 ARPT3 1 0 :1:3 
`uc 1 ARPT4 1 0 :1:4 
`uc 1 ARPT5 1 0 :1:5 
`uc 1 ARPT6 1 0 :1:6 
`uc 1 ARPT7 1 0 :1:7 
]
[u S39950 . 1 `S3762 1 . 1 0 `S3764 1 . 1 0 ]
"6665
[s S39954 . 1 `uc 1 ALRMPTR 1 0 :2:0 
`uc 1 AMASK 1 0 :4:2 
`uc 1 CHIME 1 0 :1:6 
`uc 1 ALRMEN 1 0 :1:7 
]
[s S39959 . 1 `uc 1 ALRMPTR0 1 0 :1:0 
`uc 1 ALRMPTR1 1 0 :1:1 
`uc 1 AMASK0 1 0 :1:2 
`uc 1 AMASK1 1 0 :1:3 
`uc 1 AMASK2 1 0 :1:4 
`uc 1 AMASK3 1 0 :1:5 
]
[u S39966 . 1 `S3788 1 . 1 0 `S3793 1 . 1 0 ]
"6735
[s S39970 . 1 `uc 1 TRISA0 1 0 :1:0 
`uc 1 TRISA1 1 0 :1:1 
`uc 1 TRISA2 1 0 :1:2 
`uc 1 TRISA3 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 TRISA5 1 0 :1:5 
`uc 1 TRISA6 1 0 :1:6 
`uc 1 TRISA7 1 0 :1:7 
]
[u S39979 . 1 `S3816 1 . 1 0 ]
"6806
[s S39982 . 1 `uc 1 TRISB0 1 0 :1:0 
`uc 1 TRISB1 1 0 :1:1 
`uc 1 TRISB2 1 0 :1:2 
`uc 1 TRISB3 1 0 :1:3 
`uc 1 TRISB4 1 0 :1:4 
`uc 1 TRISB5 1 0 :1:5 
`uc 1 TRISB6 1 0 :1:6 
`uc 1 TRISB7 1 0 :1:7 
]
[u S39991 . 1 `S3837 1 . 1 0 ]
"6862
[s S39994 . 1 `uc 1 TRISC0 1 0 :1:0 
`uc 1 TRISC1 1 0 :1:1 
`uc 1 TRISC2 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 TRISC4 1 0 :1:4 
`uc 1 TRISC5 1 0 :1:5 
`uc 1 TRISC6 1 0 :1:6 
`uc 1 TRISC7 1 0 :1:7 
]
[s S40003 . 1 `uc 1 . 1 0 :3:0 
`uc 1 TRISC3 1 0 :1:3 
]
[u S40006 . 1 `S3858 1 . 1 0 `S3867 1 . 1 0 ]
"6927
[s S40010 . 1 `uc 1 T3GSS0 1 0 :1:0 
`uc 1 T3GSS1 1 0 :1:1 
`uc 1 T3GVAL 1 0 :1:2 
`uc 1 T3GGO_T3DONE 1 0 :1:3 
`uc 1 T3GSPM 1 0 :1:4 
`uc 1 T3GTM 1 0 :1:5 
`uc 1 T3GPOL 1 0 :1:6 
`uc 1 TMR3GE 1 0 :1:7 
]
[s S40019 . 1 `uc 1 . 1 0 :3:0 
`uc 1 T3GGO 1 0 :1:3 
]
[s S40022 . 1 `uc 1 . 1 0 :3:0 
`uc 1 T3DONE 1 0 :1:3 
]
[u S40025 . 1 `S3886 1 . 1 0 `S3895 1 . 1 0 `S3898 1 . 1 0 ]
"7050
[s S40031 . 1 `uc 1 RTCVALL 1 0 :8:0 
]
[u S40033 . 1 `S3922 1 . 1 0 ]
"7060
[s S40036 . 1 `uc 1 RTCVALH 1 0 :8:0 
]
[s S40038 . 1 `uc 1 . 1 0 :6:0 
`uc 1 WAITB0 1 0 :1:6 
]
[s S40041 . 1 `uc 1 . 1 0 :7:0 
`uc 1 WAITB1 1 0 :1:7 
]
[s S40044 . 1 `uc 1 WAITE0 1 0 :1:0 
]
[s S40046 . 1 `uc 1 . 1 0 :1:0 
`uc 1 WAITE1 1 0 :1:1 
]
[s S40049 . 1 `uc 1 . 1 0 :2:0 
`uc 1 WAITM0 1 0 :1:2 
]
[s S40052 . 1 `uc 1 . 1 0 :3:0 
`uc 1 WAITM1 1 0 :1:3 
]
[s S40055 . 1 `uc 1 . 1 0 :4:0 
`uc 1 WAITM2 1 0 :1:4 
]
[s S40058 . 1 `uc 1 . 1 0 :5:0 
`uc 1 WAITM3 1 0 :1:5 
]
[u S40061 . 1 `S3929 1 . 1 0 `S3931 1 . 1 0 `S3934 1 . 1 0 `S3937 1 . 1 0 `S3939 1 . 1 0 `S3942 1 . 1 0 `S3945 1 . 1 0 `S3948 1 . 1 0 `S3951 1 . 1 0 ]
"7110
[s S40072 . 1 `uc 1 T1GSS0 1 0 :1:0 
`uc 1 T1GSS1 1 0 :1:1 
`uc 1 T1GVAL 1 0 :1:2 
`uc 1 T1GGO_T1DONE 1 0 :1:3 
`uc 1 T1GSPM 1 0 :1:4 
`uc 1 T1GTM 1 0 :1:5 
`uc 1 T1GPOL 1 0 :1:6 
`uc 1 TMR1GE 1 0 :1:7 
]
[s S40081 . 1 `uc 1 . 1 0 :3:0 
`uc 1 T1GGO 1 0 :1:3 
]
[s S40084 . 1 `uc 1 . 1 0 :3:0 
`uc 1 T1DONE 1 0 :1:3 
]
[u S40087 . 1 `S3990 1 . 1 0 `S3999 1 . 1 0 `S4002 1 . 1 0 ]
"7184
[s S40092 . 1 `uc 1 TUN 1 0 :6:0 
`uc 1 PLLEN 1 0 :1:6 
`uc 1 INTSRC 1 0 :1:7 
]
[s S40096 . 1 `uc 1 TUN0 1 0 :1:0 
`uc 1 TUN1 1 0 :1:1 
`uc 1 TUN2 1 0 :1:2 
`uc 1 TUN3 1 0 :1:3 
`uc 1 TUN4 1 0 :1:4 
`uc 1 TUN5 1 0 :1:5 
]
[u S40103 . 1 `S4025 1 . 1 0 `S4029 1 . 1 0 ]
"7258
[s S40107 . 1 `uc 1 RX9D 1 0 :1:0 
`uc 1 OERR 1 0 :1:1 
`uc 1 FERR 1 0 :1:2 
`uc 1 ADDEN 1 0 :1:3 
`uc 1 CREN 1 0 :1:4 
`uc 1 SREN 1 0 :1:5 
`uc 1 RX9 1 0 :1:6 
`uc 1 SPEN 1 0 :1:7 
]
[s S40116 . 1 `uc 1 RX9D2 1 0 :1:0 
`uc 1 OERR2 1 0 :1:1 
`uc 1 FERR2 1 0 :1:2 
`uc 1 ADDEN2 1 0 :1:3 
`uc 1 CREN2 1 0 :1:4 
`uc 1 SREN2 1 0 :1:5 
`uc 1 RX92 1 0 :1:6 
`uc 1 SPEN2 1 0 :1:7 
]
[s S40125 . 1 `uc 1 . 1 0 :6:0 
`uc 1 RC8_92 1 0 :1:6 
]
[s S40128 . 1 `uc 1 . 1 0 :6:0 
`uc 1 RC92 1 0 :1:6 
]
[s S40131 . 1 `uc 1 RCD82 1 0 :1:0 
]
[u S40133 . 1 `S4051 1 . 1 0 `S4060 1 . 1 0 `S4069 1 . 1 0 `S4072 1 . 1 0 `S4075 1 . 1 0 ]
"7345
[s S40140 . 1 `uc 1 TMR1IE 1 0 :1:0 
`uc 1 TMR2IE 1 0 :1:1 
`uc 1 CCP1IE 1 0 :1:2 
`uc 1 SSP1IE 1 0 :1:3 
`uc 1 TX1IE 1 0 :1:4 
`uc 1 RC1IE 1 0 :1:5 
`uc 1 ADIE 1 0 :1:6 
]
[s S40148 . 1 `uc 1 . 1 0 :3:0 
`uc 1 SSPIE 1 0 :1:3 
`uc 1 TXIE 1 0 :1:4 
`uc 1 RCIE 1 0 :1:5 
]
[u S40153 . 1 `S4110 1 . 1 0 `S4118 1 . 1 0 ]
"7466
[s S40157 . 1 `uc 1 TMR1IF 1 0 :1:0 
`uc 1 TMR2IF 1 0 :1:1 
`uc 1 CCP1IF 1 0 :1:2 
`uc 1 SSP1IF 1 0 :1:3 
`uc 1 TX1IF 1 0 :1:4 
`uc 1 RC1IF 1 0 :1:5 
`uc 1 ADIF 1 0 :1:6 
]
[s S40165 . 1 `uc 1 . 1 0 :3:0 
`uc 1 SSPIF 1 0 :1:3 
`uc 1 TXIF 1 0 :1:4 
`uc 1 RCIF 1 0 :1:5 
]
[u S40170 . 1 `S287 1 . 1 0 `S295 1 . 1 0 ]
"7542
[s S40174 . 1 `uc 1 TMR1IP 1 0 :1:0 
`uc 1 TMR2IP 1 0 :1:1 
`uc 1 CCP1IP 1 0 :1:2 
`uc 1 SSP1IP 1 0 :1:3 
`uc 1 TX1IP 1 0 :1:4 
`uc 1 RC1IP 1 0 :1:5 
`uc 1 ADIP 1 0 :1:6 
]
[s S40182 . 1 `uc 1 . 1 0 :3:0 
`uc 1 SSPIP 1 0 :1:3 
`uc 1 TXIP 1 0 :1:4 
`uc 1 RCIP 1 0 :1:5 
]
[u S40187 . 1 `S4140 1 . 1 0 `S4148 1 . 1 0 ]
"7618
[s S40191 . 1 `uc 1 CCP2IE 1 0 :1:0 
`uc 1 TMR3IE 1 0 :1:1 
`uc 1 LVDIE 1 0 :1:2 
`uc 1 BCL1IE 1 0 :1:3 
`uc 1 USBIE 1 0 :1:4 
`uc 1 CM1IE 1 0 :1:5 
`uc 1 CM2IE 1 0 :1:6 
`uc 1 OSCFIE 1 0 :1:7 
]
[s S40200 . 1 `uc 1 . 1 0 :3:0 
`uc 1 BCLIE 1 0 :1:3 
]
[s S40203 . 1 `uc 1 . 1 0 :6:0 
`uc 1 CMIE 1 0 :1:6 
]
[u S40206 . 1 `S4170 1 . 1 0 `S4179 1 . 1 0 `S4182 1 . 1 0 ]
"7697
[s S40211 . 1 `uc 1 CCP2IF 1 0 :1:0 
`uc 1 TMR3IF 1 0 :1:1 
`uc 1 LVDIF 1 0 :1:2 
`uc 1 BCL1IF 1 0 :1:3 
`uc 1 USBIF 1 0 :1:4 
`uc 1 CM1IF 1 0 :1:5 
`uc 1 CM2IF 1 0 :1:6 
`uc 1 OSCFIF 1 0 :1:7 
]
[s S40220 . 1 `uc 1 . 1 0 :3:0 
`uc 1 BCLIF 1 0 :1:3 
]
[s S40223 . 1 `uc 1 . 1 0 :6:0 
`uc 1 CMIF 1 0 :1:6 
]
[u S40226 . 1 `S4205 1 . 1 0 `S4214 1 . 1 0 `S4217 1 . 1 0 ]
"7776
[s S40231 . 1 `uc 1 CCP2IP 1 0 :1:0 
`uc 1 TMR3IP 1 0 :1:1 
`uc 1 LVDIP 1 0 :1:2 
`uc 1 BCL1IP 1 0 :1:3 
`uc 1 USBIP 1 0 :1:4 
`uc 1 CM1IP 1 0 :1:5 
`uc 1 CM2IP 1 0 :1:6 
`uc 1 OSCFIP 1 0 :1:7 
]
[s S40240 . 1 `uc 1 . 1 0 :3:0 
`uc 1 BCLIP 1 0 :1:3 
]
[s S40243 . 1 `uc 1 . 1 0 :6:0 
`uc 1 CMIP 1 0 :1:6 
]
[u S40246 . 1 `S4240 1 . 1 0 `S4249 1 . 1 0 `S4252 1 . 1 0 ]
"7855
[s S40251 . 1 `uc 1 RTCCIE 1 0 :1:0 
`uc 1 TMR3GIE 1 0 :1:1 
`uc 1 CTMUIE 1 0 :1:2 
`uc 1 TMR4IE 1 0 :1:3 
`uc 1 TX2IE 1 0 :1:4 
`uc 1 RC2IE 1 0 :1:5 
`uc 1 BCL2IE 1 0 :1:6 
`uc 1 SSP2IE 1 0 :1:7 
]
[s S40260 . 1 `uc 1 RXB0IE 1 0 :1:0 
]
[s S40262 . 1 `uc 1 . 1 0 :1:0 
`uc 1 RXB1IE 1 0 :1:1 
]
[s S40265 . 1 `uc 1 . 1 0 :1:0 
`uc 1 RXBNIE 1 0 :1:1 
]
[s S40268 . 1 `uc 1 . 1 0 :2:0 
`uc 1 TXB0IE 1 0 :1:2 
]
[s S40271 . 1 `uc 1 . 1 0 :3:0 
`uc 1 TXB1IE 1 0 :1:3 
]
[s S40274 . 1 `uc 1 . 1 0 :4:0 
`uc 1 TXB2IE 1 0 :1:4 
]
[s S40277 . 1 `uc 1 . 1 0 :4:0 
`uc 1 TXBNIE 1 0 :1:4 
]
[u S40280 . 1 `S4275 1 . 1 0 `S4284 1 . 1 0 `S4286 1 . 1 0 `S4289 1 . 1 0 `S4292 1 . 1 0 `S4295 1 . 1 0 `S4298 1 . 1 0 `S4301 1 . 1 0 ]
"7953
[s S40290 . 1 `uc 1 RTCCIF 1 0 :1:0 
`uc 1 TMR3GIF 1 0 :1:1 
`uc 1 CTMUIF 1 0 :1:2 
`uc 1 TMR4IF 1 0 :1:3 
`uc 1 TX2IF 1 0 :1:4 
`uc 1 RC2IF 1 0 :1:5 
`uc 1 BCL2IF 1 0 :1:6 
`uc 1 SSP2IF 1 0 :1:7 
]
[s S40299 . 1 `uc 1 . 1 0 :1:0 
`uc 1 RXBNIF 1 0 :1:1 
]
[s S40302 . 1 `uc 1 . 1 0 :4:0 
`uc 1 TXBNIF 1 0 :1:4 
]
[u S40305 . 1 `S4343 1 . 1 0 `S4352 1 . 1 0 `S4355 1 . 1 0 ]
"8057
[s S40310 . 1 `uc 1 RTCCIP 1 0 :1:0 
`uc 1 TMR3GIP 1 0 :1:1 
`uc 1 CTMUIP 1 0 :1:2 
`uc 1 TMR4IP 1 0 :1:3 
`uc 1 TX2IP 1 0 :1:4 
`uc 1 RC2IP 1 0 :1:5 
`uc 1 BCL2IP 1 0 :1:6 
`uc 1 SSP2IP 1 0 :1:7 
]
[s S40319 . 1 `uc 1 . 1 0 :1:0 
`uc 1 RXBNIP 1 0 :1:1 
]
[s S40322 . 1 `uc 1 . 1 0 :4:0 
`uc 1 TXBNIP 1 0 :1:4 
]
[u S40325 . 1 `S4378 1 . 1 0 `S4387 1 . 1 0 `S4390 1 . 1 0 ]
"8136
[s S40330 . 1 `uc 1 . 1 0 :1:0 
`uc 1 WR 1 0 :1:1 
`uc 1 WREN 1 0 :1:2 
`uc 1 WRERR 1 0 :1:3 
`uc 1 FREE 1 0 :1:4 
`uc 1 WPROG 1 0 :1:5 
]
[u S40337 . 1 `S4413 1 . 1 0 ]
"8234
[s S40341 . 1 `uc 1 EECON2 1 0 :8:0 
]
[u S40343 . 1 `S4431 1 . 1 0 ]
"8244
[s S40346 . 1 `uc 1 TX9D 1 0 :1:0 
`uc 1 TRMT 1 0 :1:1 
`uc 1 BRGH 1 0 :1:2 
`uc 1 SENDB 1 0 :1:3 
`uc 1 SYNC 1 0 :1:4 
`uc 1 TXEN 1 0 :1:5 
`uc 1 TX9 1 0 :1:6 
`uc 1 CSRC 1 0 :1:7 
]
[s S40355 . 1 `uc 1 TX9D2 1 0 :1:0 
`uc 1 TRMT2 1 0 :1:1 
`uc 1 BRGH2 1 0 :1:2 
`uc 1 SENDB2 1 0 :1:3 
`uc 1 SYNC2 1 0 :1:4 
`uc 1 TXEN2 1 0 :1:5 
`uc 1 TX92 1 0 :1:6 
`uc 1 CSRC2 1 0 :1:7 
]
[s S40364 . 1 `uc 1 . 1 0 :6:0 
`uc 1 TX8_92 1 0 :1:6 
]
[s S40367 . 1 `uc 1 TXD82 1 0 :1:0 
]
[u S40369 . 1 `S4438 1 . 1 0 `S4447 1 . 1 0 `S4456 1 . 1 0 `S4459 1 . 1 0 ]
"8381
[s S40376 . 1 `uc 1 TXREG2 1 0 :8:0 
]
[u S40378 . 1 `S4491 1 . 1 0 ]
"8400
[s S40382 . 1 `uc 1 RCREG2 1 0 :8:0 
]
[u S40384 . 1 `S4499 1 . 1 0 ]
"8419
[s S40388 . 1 `uc 1 SPBRG2 1 0 :8:0 
]
[u S40390 . 1 `S4507 1 . 1 0 ]
"8443
[s S40394 . 1 `uc 1 RX9D 1 0 :1:0 
`uc 1 OERR 1 0 :1:1 
`uc 1 FERR 1 0 :1:2 
`uc 1 ADDEN 1 0 :1:3 
`uc 1 CREN 1 0 :1:4 
`uc 1 SREN 1 0 :1:5 
`uc 1 RX9 1 0 :1:6 
`uc 1 SPEN 1 0 :1:7 
]
[s S40403 . 1 `uc 1 RCD8 1 0 :1:0 
`uc 1 . 1 0 :2:1 
`uc 1 ADEN 1 0 :1:3 
`uc 1 . 1 0 :2:4 
`uc 1 RC9 1 0 :1:6 
]
[s S40409 . 1 `uc 1 . 1 0 :6:0 
`uc 1 NOT_RC8 1 0 :1:6 
]
[s S40412 . 1 `uc 1 . 1 0 :6:0 
`uc 1 nRC8 1 0 :1:6 
]
[s S40415 . 1 `uc 1 . 1 0 :6:0 
`uc 1 RC8_9 1 0 :1:6 
]
[s S40418 . 1 `uc 1 RX9D1 1 0 :1:0 
`uc 1 OERR1 1 0 :1:1 
`uc 1 FERR1 1 0 :1:2 
`uc 1 ADDEN1 1 0 :1:3 
`uc 1 CREN1 1 0 :1:4 
`uc 1 SREN1 1 0 :1:5 
`uc 1 RX91 1 0 :1:6 
`uc 1 SPEN1 1 0 :1:7 
]
[s S40427 . 1 `uc 1 . 1 0 :5:0 
`uc 1 SRENA 1 0 :1:5 
]
[u S40430 . 1 `S4051 1 . 1 0 `S4524 1 . 1 0 `S4530 1 . 1 0 `S4533 1 . 1 0 `S4536 1 . 1 0 `S4539 1 . 1 0 `S4548 1 . 1 0 ]
"8493
[s S40439 . 1 `uc 1 RX9D 1 0 :1:0 
`uc 1 OERR 1 0 :1:1 
`uc 1 FERR 1 0 :1:2 
`uc 1 ADDEN 1 0 :1:3 
`uc 1 CREN 1 0 :1:4 
`uc 1 SREN 1 0 :1:5 
`uc 1 RX9 1 0 :1:6 
`uc 1 SPEN 1 0 :1:7 
]
[s S40448 . 1 `uc 1 RCD8 1 0 :1:0 
`uc 1 . 1 0 :2:1 
`uc 1 ADEN 1 0 :1:3 
`uc 1 . 1 0 :2:4 
`uc 1 RC9 1 0 :1:6 
]
[s S40454 . 1 `uc 1 . 1 0 :6:0 
`uc 1 NOT_RC8 1 0 :1:6 
]
[s S40457 . 1 `uc 1 . 1 0 :6:0 
`uc 1 nRC8 1 0 :1:6 
]
[s S40460 . 1 `uc 1 . 1 0 :6:0 
`uc 1 RC8_9 1 0 :1:6 
]
[s S40463 . 1 `uc 1 RX9D1 1 0 :1:0 
`uc 1 OERR1 1 0 :1:1 
`uc 1 FERR1 1 0 :1:2 
`uc 1 ADDEN1 1 0 :1:3 
`uc 1 CREN1 1 0 :1:4 
`uc 1 SREN1 1 0 :1:5 
`uc 1 RX91 1 0 :1:6 
`uc 1 SPEN1 1 0 :1:7 
]
[s S40472 . 1 `uc 1 . 1 0 :5:0 
`uc 1 SRENA 1 0 :1:5 
]
[u S40475 . 1 `S4051 1 . 1 0 `S4524 1 . 1 0 `S4530 1 . 1 0 `S4533 1 . 1 0 `S4536 1 . 1 0 `S4539 1 . 1 0 `S4548 1 . 1 0 ]
"8780
[s S40485 . 1 `uc 1 TX9D 1 0 :1:0 
`uc 1 TRMT 1 0 :1:1 
`uc 1 BRGH 1 0 :1:2 
`uc 1 SENDB 1 0 :1:3 
`uc 1 SYNC 1 0 :1:4 
`uc 1 TXEN 1 0 :1:5 
`uc 1 TX9 1 0 :1:6 
`uc 1 CSRC 1 0 :1:7 
]
[s S40494 . 1 `uc 1 TXD8 1 0 :1:0 
`uc 1 . 1 0 :5:1 
`uc 1 TX8_9 1 0 :1:6 
]
[s S40498 . 1 `uc 1 . 1 0 :6:0 
`uc 1 NOT_TX8 1 0 :1:6 
]
[s S40501 . 1 `uc 1 . 1 0 :6:0 
`uc 1 nTX8 1 0 :1:6 
]
[s S40504 . 1 `uc 1 TX9D1 1 0 :1:0 
`uc 1 TRMT1 1 0 :1:1 
`uc 1 BRGH1 1 0 :1:2 
`uc 1 SENDB1 1 0 :1:3 
`uc 1 SYNC1 1 0 :1:4 
`uc 1 TXEN1 1 0 :1:5 
`uc 1 TX91 1 0 :1:6 
`uc 1 CSRC1 1 0 :1:7 
]
[u S40513 . 1 `S4438 1 . 1 0 `S4687 1 . 1 0 `S4691 1 . 1 0 `S4694 1 . 1 0 `S4697 1 . 1 0 ]
"8820
[s S40520 . 1 `uc 1 TX9D 1 0 :1:0 
`uc 1 TRMT 1 0 :1:1 
`uc 1 BRGH 1 0 :1:2 
`uc 1 SENDB 1 0 :1:3 
`uc 1 SYNC 1 0 :1:4 
`uc 1 TXEN 1 0 :1:5 
`uc 1 TX9 1 0 :1:6 
`uc 1 CSRC 1 0 :1:7 
]
[s S40529 . 1 `uc 1 TXD8 1 0 :1:0 
`uc 1 . 1 0 :5:1 
`uc 1 TX8_9 1 0 :1:6 
]
[s S40533 . 1 `uc 1 . 1 0 :6:0 
`uc 1 NOT_TX8 1 0 :1:6 
]
[s S40536 . 1 `uc 1 . 1 0 :6:0 
`uc 1 nTX8 1 0 :1:6 
]
[s S40539 . 1 `uc 1 TX9D1 1 0 :1:0 
`uc 1 TRMT1 1 0 :1:1 
`uc 1 BRGH1 1 0 :1:2 
`uc 1 SENDB1 1 0 :1:3 
`uc 1 SYNC1 1 0 :1:4 
`uc 1 TXEN1 1 0 :1:5 
`uc 1 TX91 1 0 :1:6 
`uc 1 CSRC1 1 0 :1:7 
]
[u S40548 . 1 `S4438 1 . 1 0 `S4687 1 . 1 0 `S4691 1 . 1 0 `S4694 1 . 1 0 `S4697 1 . 1 0 ]
"9067
[s S40557 . 1 `uc 1 TXREG1 1 0 :8:0 
]
[u S40559 . 1 `S4806 1 . 1 0 ]
"9077
[s S40562 . 1 `uc 1 TXREG1 1 0 :8:0 
]
[u S40564 . 1 `S4806 1 . 1 0 ]
"9104
[s S40569 . 1 `uc 1 RCREG1 1 0 :8:0 
]
[u S40571 . 1 `S4822 1 . 1 0 ]
"9114
[s S40574 . 1 `uc 1 RCREG1 1 0 :8:0 
]
[u S40576 . 1 `S4822 1 . 1 0 ]
"9141
[s S40581 . 1 `uc 1 SPBRG1 1 0 :8:0 
]
[u S40583 . 1 `S4838 1 . 1 0 ]
"9151
[s S40586 . 1 `uc 1 SPBRG1 1 0 :8:0 
]
[u S40588 . 1 `S4838 1 . 1 0 ]
"9164
[s S40591 . 1 `uc 1 IRNG 1 0 :2:0 
`uc 1 ITRIM 1 0 :6:2 
]
[s S40594 . 1 `uc 1 IRNG0 1 0 :1:0 
`uc 1 IRNG1 1 0 :1:1 
`uc 1 ITRIM0 1 0 :1:2 
`uc 1 ITRIM1 1 0 :1:3 
`uc 1 ITRIM2 1 0 :1:4 
`uc 1 ITRIM3 1 0 :1:5 
`uc 1 ITRIM4 1 0 :1:6 
`uc 1 ITRIM5 1 0 :1:7 
]
[u S40603 . 1 `S4852 1 . 1 0 `S4855 1 . 1 0 ]
"9194
[s S40607 . 1 `uc 1 EDG1STAT 1 0 :1:0 
`uc 1 EDG2STAT 1 0 :1:1 
`uc 1 EDG1SEL0 1 0 :1:2 
`uc 1 EDG1SEL1 1 0 :1:3 
`uc 1 EDG1POL 1 0 :1:4 
`uc 1 EDG2SEL0 1 0 :1:5 
`uc 1 EDG2SEL1 1 0 :1:6 
`uc 1 EDG2POL 1 0 :1:7 
]
[u S40616 . 1 `S4880 1 . 1 0 ]
"9265
[s S40619 . 1 `uc 1 CTTRIG 1 0 :1:0 
`uc 1 IDISSEN 1 0 :1:1 
`uc 1 EDGSEQEN 1 0 :1:2 
`uc 1 EDGEN 1 0 :1:3 
`uc 1 TGEN 1 0 :1:4 
`uc 1 CTMUSIDL 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 CTMUEN 1 0 :1:7 
]
[u S40628 . 1 `S4901 1 . 1 0 ]
"9370
[s S40632 . 1 `uc 1 CCP2M 1 0 :4:0 
`uc 1 DC2B 1 0 :2:4 
`uc 1 P2M 1 0 :2:6 
]
[s S40636 . 1 `uc 1 CCP2M0 1 0 :1:0 
`uc 1 CCP2M1 1 0 :1:1 
`uc 1 CCP2M2 1 0 :1:2 
`uc 1 CCP2M3 1 0 :1:3 
`uc 1 DC2B0 1 0 :1:4 
`uc 1 DC2B1 1 0 :1:5 
`uc 1 P2M0 1 0 :1:6 
`uc 1 P2M1 1 0 :1:7 
]
[s S40645 . 1 `uc 1 . 1 0 :4:0 
`uc 1 CCP2Y 1 0 :1:4 
`uc 1 CCP2X 1 0 :1:5 
]
[u S40649 . 1 `S4923 1 . 1 0 `S4927 1 . 1 0 `S4936 1 . 1 0 ]
"9397
[s S40654 . 1 `uc 1 CCP2M 1 0 :4:0 
`uc 1 DC2B 1 0 :2:4 
`uc 1 P2M 1 0 :2:6 
]
[s S40658 . 1 `uc 1 CCP2M0 1 0 :1:0 
`uc 1 CCP2M1 1 0 :1:1 
`uc 1 CCP2M2 1 0 :1:2 
`uc 1 CCP2M3 1 0 :1:3 
`uc 1 DC2B0 1 0 :1:4 
`uc 1 DC2B1 1 0 :1:5 
`uc 1 P2M0 1 0 :1:6 
`uc 1 P2M1 1 0 :1:7 
]
[s S40667 . 1 `uc 1 . 1 0 :4:0 
`uc 1 CCP2Y 1 0 :1:4 
`uc 1 CCP2X 1 0 :1:5 
]
[u S40671 . 1 `S4923 1 . 1 0 `S4927 1 . 1 0 `S4936 1 . 1 0 ]
"9562
[s S40678 . 1 `uc 1 CCPR2L 1 0 :8:0 
]
[u S40680 . 1 `S5003 1 . 1 0 ]
"9581
[s S40684 . 1 `uc 1 CCPR2H 1 0 :8:0 
]
[u S40686 . 1 `S5011 1 . 1 0 ]
"9605
[s S40690 . 1 `uc 1 P2DC 1 0 :7:0 
`uc 1 P2RSEN 1 0 :1:7 
]
[s S40693 . 1 `uc 1 P2DC0 1 0 :1:0 
`uc 1 P2DC1 1 0 :1:1 
`uc 1 P2DC2 1 0 :1:2 
`uc 1 P2DC3 1 0 :1:3 
`uc 1 P2DC4 1 0 :1:4 
`uc 1 P2DC5 1 0 :1:5 
`uc 1 P2DC6 1 0 :1:6 
]
[u S40701 . 1 `S5019 1 . 1 0 `S5022 1 . 1 0 ]
"9625
[s S40705 . 1 `uc 1 P2DC 1 0 :7:0 
`uc 1 P2RSEN 1 0 :1:7 
]
[s S40708 . 1 `uc 1 P2DC0 1 0 :1:0 
`uc 1 P2DC1 1 0 :1:1 
`uc 1 P2DC2 1 0 :1:2 
`uc 1 P2DC3 1 0 :1:3 
`uc 1 P2DC4 1 0 :1:4 
`uc 1 P2DC5 1 0 :1:5 
`uc 1 P2DC6 1 0 :1:6 
]
[u S40716 . 1 `S5019 1 . 1 0 `S5022 1 . 1 0 ]
"9688
[s S40720 . 1 `uc 1 PSS2BD 1 0 :2:0 
`uc 1 PSS2AC 1 0 :2:2 
`uc 1 ECCP2AS 1 0 :3:4 
`uc 1 ECCP2ASE 1 0 :1:7 
]
[s S40725 . 1 `uc 1 PSS2BD0 1 0 :1:0 
`uc 1 PSS2BD1 1 0 :1:1 
`uc 1 PSS2AC0 1 0 :1:2 
`uc 1 PSS2AC1 1 0 :1:3 
`uc 1 ECCP2AS0 1 0 :1:4 
`uc 1 ECCP2AS1 1 0 :1:5 
`uc 1 ECCP2AS2 1 0 :1:6 
]
[u S40733 . 1 `S5071 1 . 1 0 `S5076 1 . 1 0 ]
"9759
[s S40737 . 1 `uc 1 STRA 1 0 :1:0 
`uc 1 STRB 1 0 :1:1 
`uc 1 STRC 1 0 :1:2 
`uc 1 STRD 1 0 :1:3 
`uc 1 STRSYNC 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 CMPL0 1 0 :1:6 
`uc 1 CMPL1 1 0 :1:7 
]
[s S40746 . 1 `uc 1 P2DC0 1 0 :1:0 
`uc 1 P2DC1 1 0 :1:1 
`uc 1 P2DC2 1 0 :1:2 
`uc 1 P2DC3 1 0 :1:3 
`uc 1 P2DC4 1 0 :1:4 
`uc 1 P2DC5 1 0 :1:5 
`uc 1 P2DC6 1 0 :1:6 
]
[s S40754 . 1 `uc 1 . 1 0 :6:0 
`uc 1 CMPL02 1 0 :1:6 
]
[s S40757 . 1 `uc 1 . 1 0 :7:0 
`uc 1 CMPL12 1 0 :1:7 
]
[s S40760 . 1 `uc 1 P2DC02 1 0 :1:0 
]
[s S40762 . 1 `uc 1 P2DC0CON 1 0 :1:0 
]
[s S40764 . 1 `uc 1 . 1 0 :1:0 
`uc 1 P2DC12 1 0 :1:1 
]
[s S40767 . 1 `uc 1 . 1 0 :1:0 
`uc 1 P2DC1CON 1 0 :1:1 
]
[s S40770 . 1 `uc 1 . 1 0 :2:0 
`uc 1 P2DC22 1 0 :1:2 
]
[s S40773 . 1 `uc 1 . 1 0 :2:0 
`uc 1 P2DC2CON 1 0 :1:2 
]
[s S40776 . 1 `uc 1 . 1 0 :3:0 
`uc 1 P2DC32 1 0 :1:3 
]
[s S40779 . 1 `uc 1 . 1 0 :3:0 
`uc 1 P2DC3CON 1 0 :1:3 
]
[s S40782 . 1 `uc 1 . 1 0 :4:0 
`uc 1 P2DC42 1 0 :1:4 
]
[s S40785 . 1 `uc 1 . 1 0 :4:0 
`uc 1 P2DC4CON 1 0 :1:4 
]
[s S40788 . 1 `uc 1 . 1 0 :5:0 
`uc 1 P2DC52 1 0 :1:5 
]
[s S40791 . 1 `uc 1 . 1 0 :5:0 
`uc 1 P2DC5CON 1 0 :1:5 
]
[s S40794 . 1 `uc 1 . 1 0 :6:0 
`uc 1 P2DC62 1 0 :1:6 
]
[s S40797 . 1 `uc 1 . 1 0 :6:0 
`uc 1 P2DC6CON 1 0 :1:6 
]
[s S40800 . 1 `uc 1 STRA2 1 0 :1:0 
]
[s S40802 . 1 `uc 1 . 1 0 :1:0 
`uc 1 STRB2 1 0 :1:1 
]
[s S40805 . 1 `uc 1 . 1 0 :2:0 
`uc 1 STRC2 1 0 :1:2 
]
[s S40808 . 1 `uc 1 . 1 0 :3:0 
`uc 1 STRD2 1 0 :1:3 
]
[s S40811 . 1 `uc 1 . 1 0 :4:0 
`uc 1 STRSYNC2 1 0 :1:4 
]
[u S40814 . 1 `S5101 1 . 1 0 `S5022 1 . 1 0 `S5118 1 . 1 0 `S5121 1 . 1 0 `S5124 1 . 1 0 `S5126 1 . 1 0 `S5128 1 . 1 0 `S5131 1 . 1 0 `S5134 1 . 1 0 `S5137 1 . 1 0 `S5140 1 . 1 0 `S5143 1 . 1 0 `S5146 1 . 1 0 `S5149 1 . 1 0 `S5152 1 . 1 0 `S5155 1 . 1 0 `S5158 1 . 1 0 `S5161 1 . 1 0 `S5164 1 . 1 0 `S5166 1 . 1 0 `S5169 1 . 1 0 `S5172 1 . 1 0 `S5175 1 . 1 0 ]
"10109
[s S40840 . 1 `uc 1 CCP1M 1 0 :4:0 
`uc 1 DC1B 1 0 :2:4 
`uc 1 P1M 1 0 :2:6 
]
[s S40844 . 1 `uc 1 CCP1M0 1 0 :1:0 
`uc 1 CCP1M1 1 0 :1:1 
`uc 1 CCP1M2 1 0 :1:2 
`uc 1 CCP1M3 1 0 :1:3 
`uc 1 DC1B0 1 0 :1:4 
`uc 1 DC1B1 1 0 :1:5 
`uc 1 P1M0 1 0 :1:6 
`uc 1 P1M1 1 0 :1:7 
]
[s S40853 . 1 `uc 1 . 1 0 :4:0 
`uc 1 CCP1Y 1 0 :1:4 
`uc 1 CCP1X 1 0 :1:5 
]
[u S40857 . 1 `S5281 1 . 1 0 `S5285 1 . 1 0 `S5294 1 . 1 0 ]
"10136
[s S40862 . 1 `uc 1 CCP1M 1 0 :4:0 
`uc 1 DC1B 1 0 :2:4 
`uc 1 P1M 1 0 :2:6 
]
[s S40866 . 1 `uc 1 CCP1M0 1 0 :1:0 
`uc 1 CCP1M1 1 0 :1:1 
`uc 1 CCP1M2 1 0 :1:2 
`uc 1 CCP1M3 1 0 :1:3 
`uc 1 DC1B0 1 0 :1:4 
`uc 1 DC1B1 1 0 :1:5 
`uc 1 P1M0 1 0 :1:6 
`uc 1 P1M1 1 0 :1:7 
]
[s S40875 . 1 `uc 1 . 1 0 :4:0 
`uc 1 CCP1Y 1 0 :1:4 
`uc 1 CCP1X 1 0 :1:5 
]
[u S40879 . 1 `S5281 1 . 1 0 `S5285 1 . 1 0 `S5294 1 . 1 0 ]
"10301
[s S40886 . 1 `uc 1 CCPR1L 1 0 :8:0 
]
[u S40888 . 1 `S5361 1 . 1 0 ]
"10320
[s S40892 . 1 `uc 1 CCPR1H 1 0 :8:0 
]
[u S40894 . 1 `S5369 1 . 1 0 ]
"10344
[s S40898 . 1 `uc 1 P1DC 1 0 :7:0 
`uc 1 P1RSEN 1 0 :1:7 
]
[s S40901 . 1 `uc 1 P1DC0 1 0 :1:0 
`uc 1 P1DC1 1 0 :1:1 
`uc 1 P1DC2 1 0 :1:2 
`uc 1 P1DC3 1 0 :1:3 
`uc 1 P1DC4 1 0 :1:4 
`uc 1 P1DC5 1 0 :1:5 
`uc 1 P1DC6 1 0 :1:6 
]
[u S40909 . 1 `S5377 1 . 1 0 `S5380 1 . 1 0 ]
"10364
[s S40913 . 1 `uc 1 P1DC 1 0 :7:0 
`uc 1 P1RSEN 1 0 :1:7 
]
[s S40916 . 1 `uc 1 P1DC0 1 0 :1:0 
`uc 1 P1DC1 1 0 :1:1 
`uc 1 P1DC2 1 0 :1:2 
`uc 1 P1DC3 1 0 :1:3 
`uc 1 P1DC4 1 0 :1:4 
`uc 1 P1DC5 1 0 :1:5 
`uc 1 P1DC6 1 0 :1:6 
]
[u S40924 . 1 `S5377 1 . 1 0 `S5380 1 . 1 0 ]
"10427
[s S40928 . 1 `uc 1 PSS1BD 1 0 :2:0 
`uc 1 PSS1AC 1 0 :2:2 
`uc 1 ECCP1AS 1 0 :3:4 
`uc 1 ECCP1ASE 1 0 :1:7 
]
[s S40933 . 1 `uc 1 PSS1BD0 1 0 :1:0 
`uc 1 PSS1BD1 1 0 :1:1 
`uc 1 PSS1AC0 1 0 :1:2 
`uc 1 PSS1AC1 1 0 :1:3 
`uc 1 ECCP1AS0 1 0 :1:4 
`uc 1 ECCP1AS1 1 0 :1:5 
`uc 1 ECCP1AS2 1 0 :1:6 
]
[u S40941 . 1 `S5429 1 . 1 0 `S5434 1 . 1 0 ]
"10498
[s S40945 . 1 `uc 1 STRA 1 0 :1:0 
`uc 1 STRB 1 0 :1:1 
`uc 1 STRC 1 0 :1:2 
`uc 1 STRD 1 0 :1:3 
`uc 1 STRSYNC 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 CMPL0 1 0 :1:6 
`uc 1 CMPL1 1 0 :1:7 
]
[u S40954 . 1 `S5101 1 . 1 0 ]
"10574
[s S40957 . 1 `uc 1 SWDTEN 1 0 :1:0 
`uc 1 ULPSINK 1 0 :1:1 
`uc 1 ULPEN 1 0 :1:2 
`uc 1 DS 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 ULPLVL 1 0 :1:5 
`uc 1 LVDSTAT 1 0 :1:6 
`uc 1 REGSLP 1 0 :1:7 
]
[s S40966 . 1 `uc 1 SWDTE 1 0 :1:0 
]
[u S40968 . 1 `S5480 1 . 1 0 `S5489 1 . 1 0 ]
"10633
[s S40972 . 1 `uc 1 ADCS 1 0 :3:0 
`uc 1 ACQT 1 0 :3:3 
`uc 1 ADCAL 1 0 :1:6 
`uc 1 ADFM 1 0 :1:7 
]
[s S40977 . 1 `uc 1 ADCS0 1 0 :1:0 
`uc 1 ADCS1 1 0 :1:1 
`uc 1 ADCS2 1 0 :1:2 
`uc 1 ACQT0 1 0 :1:3 
`uc 1 ACQT1 1 0 :1:4 
`uc 1 ACQT2 1 0 :1:5 
]
[s S40984 . 1 `uc 1 . 1 0 :3:0 
`uc 1 CHSN3 1 0 :1:3 
]
[s S40987 . 1 `uc 1 . 1 0 :4:0 
`uc 1 VCFG01 1 0 :1:4 
]
[s S40990 . 1 `uc 1 . 1 0 :5:0 
`uc 1 VCFG11 1 0 :1:5 
]
[u S40993 . 1 `S5506 1 . 1 0 `S5511 1 . 1 0 `S5518 1 . 1 0 `S5521 1 . 1 0 `S5524 1 . 1 0 ]
"10710
[s S41000 . 1 `uc 1 . 1 0 :1:0 
`uc 1 GO_NOT_DONE 1 0 :1:1 
]
[s S41003 . 1 `uc 1 ADON 1 0 :1:0 
`uc 1 GO_nDONE 1 0 :1:1 
`uc 1 CHS 1 0 :4:2 
`uc 1 VCFG 1 0 :2:6 
]
[s S41008 . 1 `uc 1 . 1 0 :1:0 
`uc 1 GO_DONE 1 0 :1:1 
`uc 1 CHS0 1 0 :1:2 
`uc 1 CHS1 1 0 :1:3 
`uc 1 CHS2 1 0 :1:4 
`uc 1 CHS3 1 0 :1:5 
`uc 1 VCFG0 1 0 :1:6 
`uc 1 VCFG1 1 0 :1:7 
]
[s S41017 . 1 `uc 1 . 1 0 :1:0 
`uc 1 DONE 1 0 :1:1 
]
[s S41020 . 1 `uc 1 . 1 0 :1:0 
`uc 1 GO 1 0 :1:1 
]
[s S41023 . 1 `uc 1 . 1 0 :1:0 
`uc 1 NOT_DONE 1 0 :1:1 
]
[s S41026 . 1 `uc 1 . 1 0 :1:0 
`uc 1 nDONE 1 0 :1:1 
]
[s S41029 . 1 `uc 1 . 1 0 :7:0 
`uc 1 ADCAL 1 0 :1:7 
]
[s S41032 . 1 `uc 1 . 1 0 :1:0 
`uc 1 GODONE 1 0 :1:1 
]
[u S41035 . 1 `S5555 1 . 1 0 `S5558 1 . 1 0 `S5563 1 . 1 0 `S5572 1 . 1 0 `S5575 1 . 1 0 `S5578 1 . 1 0 `S5581 1 . 1 0 `S5584 1 . 1 0 `S5587 1 . 1 0 ]
"10930
[s S41048 . 1 `uc 1 ADRESL 1 0 :8:0 
]
[u S41050 . 1 `S5638 1 . 1 0 ]
"10949
[s S41054 . 1 `uc 1 ADRESH 1 0 :8:0 
]
[u S41056 . 1 `S5646 1 . 1 0 ]
"10973
[s S41060 . 1 `uc 1 SEN 1 0 :1:0 
`uc 1 RSEN 1 0 :1:1 
`uc 1 PEN 1 0 :1:2 
`uc 1 RCEN 1 0 :1:3 
`uc 1 ACKEN 1 0 :1:4 
`uc 1 ACKDT 1 0 :1:5 
`uc 1 ACKSTAT 1 0 :1:6 
`uc 1 GCEN 1 0 :1:7 
]
[s S41069 . 1 `uc 1 . 1 0 :1:0 
`uc 1 ADMSK1 1 0 :1:1 
`uc 1 ADMSK2 1 0 :1:2 
`uc 1 ADMSK3 1 0 :1:3 
`uc 1 ADMSK4 1 0 :1:4 
`uc 1 ADMSK5 1 0 :1:5 
]
[s S41076 . 1 `uc 1 . 1 0 :5:0 
`uc 1 ACKDT1 1 0 :1:5 
]
[s S41079 . 1 `uc 1 . 1 0 :4:0 
`uc 1 ACKEN1 1 0 :1:4 
]
[s S41082 . 1 `uc 1 . 1 0 :6:0 
`uc 1 ACKSTAT1 1 0 :1:6 
]
[s S41085 . 1 `uc 1 . 1 0 :1:0 
`uc 1 ADMSK11 1 0 :1:1 
]
[s S41088 . 1 `uc 1 . 1 0 :2:0 
`uc 1 ADMSK21 1 0 :1:2 
]
[s S41091 . 1 `uc 1 . 1 0 :3:0 
`uc 1 ADMSK31 1 0 :1:3 
]
[s S41094 . 1 `uc 1 . 1 0 :4:0 
`uc 1 ADMSK41 1 0 :1:4 
]
[s S41097 . 1 `uc 1 . 1 0 :5:0 
`uc 1 ADMSK51 1 0 :1:5 
]
[s S41100 . 1 `uc 1 . 1 0 :7:0 
`uc 1 GCEN1 1 0 :1:7 
]
[s S41103 . 1 `uc 1 . 1 0 :2:0 
`uc 1 PEN1 1 0 :1:2 
]
[s S41106 . 1 `uc 1 . 1 0 :3:0 
`uc 1 RCEN1 1 0 :1:3 
]
[s S41109 . 1 `uc 1 . 1 0 :1:0 
`uc 1 RSEN1 1 0 :1:1 
]
[s S41112 . 1 `uc 1 SEN1 1 0 :1:0 
]
[u S41114 . 1 `S1975 1 . 1 0 `S1984 1 . 1 0 `S5670 1 . 1 0 `S5673 1 . 1 0 `S5676 1 . 1 0 `S5679 1 . 1 0 `S5682 1 . 1 0 `S5685 1 . 1 0 `S5688 1 . 1 0 `S5691 1 . 1 0 `S5694 1 . 1 0 `S5697 1 . 1 0 `S5700 1 . 1 0 `S5703 1 . 1 0 `S5706 1 . 1 0 ]
"11049
[s S41131 . 1 `uc 1 SEN 1 0 :1:0 
`uc 1 RSEN 1 0 :1:1 
`uc 1 PEN 1 0 :1:2 
`uc 1 RCEN 1 0 :1:3 
`uc 1 ACKEN 1 0 :1:4 
`uc 1 ACKDT 1 0 :1:5 
`uc 1 ACKSTAT 1 0 :1:6 
`uc 1 GCEN 1 0 :1:7 
]
[s S41140 . 1 `uc 1 . 1 0 :1:0 
`uc 1 ADMSK1 1 0 :1:1 
`uc 1 ADMSK2 1 0 :1:2 
`uc 1 ADMSK3 1 0 :1:3 
`uc 1 ADMSK4 1 0 :1:4 
`uc 1 ADMSK5 1 0 :1:5 
]
[s S41147 . 1 `uc 1 . 1 0 :5:0 
`uc 1 ACKDT1 1 0 :1:5 
]
[s S41150 . 1 `uc 1 . 1 0 :4:0 
`uc 1 ACKEN1 1 0 :1:4 
]
[s S41153 . 1 `uc 1 . 1 0 :6:0 
`uc 1 ACKSTAT1 1 0 :1:6 
]
[s S41156 . 1 `uc 1 . 1 0 :1:0 
`uc 1 ADMSK11 1 0 :1:1 
]
[s S41159 . 1 `uc 1 . 1 0 :2:0 
`uc 1 ADMSK21 1 0 :1:2 
]
[s S41162 . 1 `uc 1 . 1 0 :3:0 
`uc 1 ADMSK31 1 0 :1:3 
]
[s S41165 . 1 `uc 1 . 1 0 :4:0 
`uc 1 ADMSK41 1 0 :1:4 
]
[s S41168 . 1 `uc 1 . 1 0 :5:0 
`uc 1 ADMSK51 1 0 :1:5 
]
[s S41171 . 1 `uc 1 . 1 0 :7:0 
`uc 1 GCEN1 1 0 :1:7 
]
[s S41174 . 1 `uc 1 . 1 0 :2:0 
`uc 1 PEN1 1 0 :1:2 
]
[s S41177 . 1 `uc 1 . 1 0 :3:0 
`uc 1 RCEN1 1 0 :1:3 
]
[s S41180 . 1 `uc 1 . 1 0 :1:0 
`uc 1 RSEN1 1 0 :1:1 
]
[s S41183 . 1 `uc 1 SEN1 1 0 :1:0 
]
[u S41185 . 1 `S1975 1 . 1 0 `S1984 1 . 1 0 `S5670 1 . 1 0 `S5673 1 . 1 0 `S5676 1 . 1 0 `S5679 1 . 1 0 `S5682 1 . 1 0 `S5685 1 . 1 0 `S5688 1 . 1 0 `S5691 1 . 1 0 `S5694 1 . 1 0 `S5697 1 . 1 0 `S5700 1 . 1 0 `S5703 1 . 1 0 `S5706 1 . 1 0 ]
"11392
[s S41203 . 1 `uc 1 SSPM 1 0 :4:0 
`uc 1 CKP 1 0 :1:4 
`uc 1 SSPEN 1 0 :1:5 
`uc 1 SSPOV 1 0 :1:6 
`uc 1 WCOL 1 0 :1:7 
]
[s S41209 . 1 `uc 1 SSPM0 1 0 :1:0 
`uc 1 SSPM1 1 0 :1:1 
`uc 1 SSPM2 1 0 :1:2 
`uc 1 SSPM3 1 0 :1:3 
]
[s S41214 . 1 `uc 1 SSPM01 1 0 :1:0 
`uc 1 SSPM11 1 0 :1:1 
`uc 1 SSPM21 1 0 :1:2 
`uc 1 SSPM31 1 0 :1:3 
`uc 1 CKP1 1 0 :1:4 
`uc 1 SSPEN1 1 0 :1:5 
`uc 1 SSPOV1 1 0 :1:6 
`uc 1 WCOL1 1 0 :1:7 
]
[u S41223 . 1 `S2100 1 . 1 0 `S2106 1 . 1 0 `S5916 1 . 1 0 ]
"11422
[s S41228 . 1 `uc 1 SSPM 1 0 :4:0 
`uc 1 CKP 1 0 :1:4 
`uc 1 SSPEN 1 0 :1:5 
`uc 1 SSPOV 1 0 :1:6 
`uc 1 WCOL 1 0 :1:7 
]
[s S41234 . 1 `uc 1 SSPM0 1 0 :1:0 
`uc 1 SSPM1 1 0 :1:1 
`uc 1 SSPM2 1 0 :1:2 
`uc 1 SSPM3 1 0 :1:3 
]
[s S41239 . 1 `uc 1 SSPM01 1 0 :1:0 
`uc 1 SSPM11 1 0 :1:1 
`uc 1 SSPM21 1 0 :1:2 
`uc 1 SSPM31 1 0 :1:3 
`uc 1 CKP1 1 0 :1:4 
`uc 1 SSPEN1 1 0 :1:5 
`uc 1 SSPOV1 1 0 :1:6 
`uc 1 WCOL1 1 0 :1:7 
]
[u S41248 . 1 `S2100 1 . 1 0 `S2106 1 . 1 0 `S5916 1 . 1 0 ]
"11629
[s S41254 . 1 `uc 1 . 1 0 :2:0 
`uc 1 R_NOT_W 1 0 :1:2 
]
[s S41257 . 1 `uc 1 . 1 0 :5:0 
`uc 1 D_NOT_A 1 0 :1:5 
]
[s S41260 . 1 `uc 1 BF 1 0 :1:0 
`uc 1 UA 1 0 :1:1 
`uc 1 R_nW 1 0 :1:2 
`uc 1 S 1 0 :1:3 
`uc 1 P 1 0 :1:4 
`uc 1 D_nA 1 0 :1:5 
`uc 1 CKE 1 0 :1:6 
`uc 1 SMP 1 0 :1:7 
]
[s S41269 . 1 `uc 1 . 1 0 :2:0 
`uc 1 R 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 D 1 0 :1:5 
]
[s S41274 . 1 `uc 1 . 1 0 :2:0 
`uc 1 R_W 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 D_A 1 0 :1:5 
]
[s S41279 . 1 `uc 1 . 1 0 :2:0 
`uc 1 nW 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 nA 1 0 :1:5 
]
[s S41284 . 1 `uc 1 . 1 0 :2:0 
`uc 1 NOT_WRITE 1 0 :1:2 
]
[s S41287 . 1 `uc 1 . 1 0 :5:0 
`uc 1 NOT_ADDRESS 1 0 :1:5 
]
[s S41290 . 1 `uc 1 . 1 0 :2:0 
`uc 1 nWRITE 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 nADDRESS 1 0 :1:5 
]
[s S41295 . 1 `uc 1 . 1 0 :2:0 
`uc 1 READ_WRITE 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 DATA_ADDRESS 1 0 :1:5 
]
[s S41300 . 1 `uc 1 . 1 0 :2:0 
`uc 1 I2C_READ 1 0 :1:2 
`uc 1 I2C_START 1 0 :1:3 
`uc 1 I2C_STOP 1 0 :1:4 
`uc 1 I2C_DAT 1 0 :1:5 
]
[s S41306 . 1 `uc 1 . 1 0 :2:0 
`uc 1 R_NOT_W1 1 0 :1:2 
]
[s S41309 . 1 `uc 1 . 1 0 :5:0 
`uc 1 D_NOT_A1 1 0 :1:5 
]
[s S41312 . 1 `uc 1 BF1 1 0 :1:0 
`uc 1 UA1 1 0 :1:1 
`uc 1 R_nW1 1 0 :1:2 
`uc 1 S1 1 0 :1:3 
`uc 1 P1 1 0 :1:4 
`uc 1 D_nA1 1 0 :1:5 
`uc 1 CKE1 1 0 :1:6 
`uc 1 SMP1 1 0 :1:7 
]
[s S41321 . 1 `uc 1 . 1 0 :2:0 
`uc 1 R1 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 D1 1 0 :1:5 
]
[s S41326 . 1 `uc 1 . 1 0 :2:0 
`uc 1 D_A1 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 R_W1 1 0 :1:5 
]
[s S41331 . 1 `uc 1 . 1 0 :2:0 
`uc 1 NOT_W1 1 0 :1:2 
]
[s S41334 . 1 `uc 1 . 1 0 :5:0 
`uc 1 NOT_A1 1 0 :1:5 
]
[s S41337 . 1 `uc 1 . 1 0 :2:0 
`uc 1 nW1 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 nA1 1 0 :1:5 
]
[s S41342 . 1 `uc 1 . 1 0 :2:0 
`uc 1 NOT_WRITE1 1 0 :1:2 
]
[s S41345 . 1 `uc 1 . 1 0 :5:0 
`uc 1 NOT_ADDRESS1 1 0 :1:5 
]
[s S41348 . 1 `uc 1 . 1 0 :2:0 
`uc 1 nWRITE1 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 nADDRESS1 1 0 :1:5 
]
[s S41353 . 1 `uc 1 . 1 0 :2:0 
`uc 1 READ_WRITE1 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 DATA_ADDRESS1 1 0 :1:5 
]
[s S41358 . 1 `uc 1 . 1 0 :2:0 
`uc 1 I2C_READ1 1 0 :1:2 
`uc 1 I2C_START1 1 0 :1:3 
`uc 1 I2C_STOP1 1 0 :1:4 
`uc 1 I2C_DAT1 1 0 :1:5 
]
[s S41364 . 1 `uc 1 . 1 0 :5:0 
`uc 1 DA 1 0 :1:5 
]
[s S41367 . 1 `uc 1 . 1 0 :5:0 
`uc 1 DA1 1 0 :1:5 
]
[s S41370 . 1 `uc 1 . 1 0 :2:0 
`uc 1 RW 1 0 :1:2 
]
[s S41373 . 1 `uc 1 . 1 0 :2:0 
`uc 1 RW1 1 0 :1:2 
]
[s S41376 . 1 `uc 1 . 1 0 :3:0 
`uc 1 START 1 0 :1:3 
]
[s S41379 . 1 `uc 1 . 1 0 :3:0 
`uc 1 START1 1 0 :1:3 
]
[s S41382 . 1 `uc 1 . 1 0 :4:0 
`uc 1 STOP 1 0 :1:4 
]
[s S41385 . 1 `uc 1 . 1 0 :4:0 
`uc 1 STOP1 1 0 :1:4 
]
[s S41388 . 1 `uc 1 . 1 0 :2:0 
`uc 1 NOT_W 1 0 :1:2 
]
[s S41391 . 1 `uc 1 . 1 0 :5:0 
`uc 1 NOT_A 1 0 :1:5 
]
[u S41394 . 1 `S2180 1 . 1 0 `S2183 1 . 1 0 `S2186 1 . 1 0 `S6011 1 . 1 0 `S6016 1 . 1 0 `S6021 1 . 1 0 `S6026 1 . 1 0 `S6029 1 . 1 0 `S6032 1 . 1 0 `S6037 1 . 1 0 `S6042 1 . 1 0 `S6048 1 . 1 0 `S6051 1 . 1 0 `S6054 1 . 1 0 `S6063 1 . 1 0 `S6068 1 . 1 0 `S6073 1 . 1 0 `S6076 1 . 1 0 `S6079 1 . 1 0 `S6084 1 . 1 0 `S6087 1 . 1 0 `S6090 1 . 1 0 `S6095 1 . 1 0 `S6100 1 . 1 0 `S6106 1 . 1 0 `S6109 1 . 1 0 `S6112 1 . 1 0 `S6115 1 . 1 0 `S6118 1 . 1 0 `S6121 1 . 1 0 `S6124 1 . 1 0 `S6127 1 . 1 0 `S6130 1 . 1 0 `S6133 1 . 1 0 ]
"11810
[s S41430 . 1 `uc 1 . 1 0 :2:0 
`uc 1 R_NOT_W 1 0 :1:2 
]
[s S41433 . 1 `uc 1 . 1 0 :5:0 
`uc 1 D_NOT_A 1 0 :1:5 
]
[s S41436 . 1 `uc 1 BF 1 0 :1:0 
`uc 1 UA 1 0 :1:1 
`uc 1 R_nW 1 0 :1:2 
`uc 1 S 1 0 :1:3 
`uc 1 P 1 0 :1:4 
`uc 1 D_nA 1 0 :1:5 
`uc 1 CKE 1 0 :1:6 
`uc 1 SMP 1 0 :1:7 
]
[s S41445 . 1 `uc 1 . 1 0 :2:0 
`uc 1 R 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 D 1 0 :1:5 
]
[s S41450 . 1 `uc 1 . 1 0 :2:0 
`uc 1 R_W 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 D_A 1 0 :1:5 
]
[s S41455 . 1 `uc 1 . 1 0 :2:0 
`uc 1 nW 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 nA 1 0 :1:5 
]
[s S41460 . 1 `uc 1 . 1 0 :2:0 
`uc 1 NOT_WRITE 1 0 :1:2 
]
[s S41463 . 1 `uc 1 . 1 0 :5:0 
`uc 1 NOT_ADDRESS 1 0 :1:5 
]
[s S41466 . 1 `uc 1 . 1 0 :2:0 
`uc 1 nWRITE 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 nADDRESS 1 0 :1:5 
]
[s S41471 . 1 `uc 1 . 1 0 :2:0 
`uc 1 READ_WRITE 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 DATA_ADDRESS 1 0 :1:5 
]
[s S41476 . 1 `uc 1 . 1 0 :2:0 
`uc 1 I2C_READ 1 0 :1:2 
`uc 1 I2C_START 1 0 :1:3 
`uc 1 I2C_STOP 1 0 :1:4 
`uc 1 I2C_DAT 1 0 :1:5 
]
[s S41482 . 1 `uc 1 . 1 0 :2:0 
`uc 1 R_NOT_W1 1 0 :1:2 
]
[s S41485 . 1 `uc 1 . 1 0 :5:0 
`uc 1 D_NOT_A1 1 0 :1:5 
]
[s S41488 . 1 `uc 1 BF1 1 0 :1:0 
`uc 1 UA1 1 0 :1:1 
`uc 1 R_nW1 1 0 :1:2 
`uc 1 S1 1 0 :1:3 
`uc 1 P1 1 0 :1:4 
`uc 1 D_nA1 1 0 :1:5 
`uc 1 CKE1 1 0 :1:6 
`uc 1 SMP1 1 0 :1:7 
]
[s S41497 . 1 `uc 1 . 1 0 :2:0 
`uc 1 R1 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 D1 1 0 :1:5 
]
[s S41502 . 1 `uc 1 . 1 0 :2:0 
`uc 1 D_A1 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 R_W1 1 0 :1:5 
]
[s S41507 . 1 `uc 1 . 1 0 :2:0 
`uc 1 NOT_W1 1 0 :1:2 
]
[s S41510 . 1 `uc 1 . 1 0 :5:0 
`uc 1 NOT_A1 1 0 :1:5 
]
[s S41513 . 1 `uc 1 . 1 0 :2:0 
`uc 1 nW1 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 nA1 1 0 :1:5 
]
[s S41518 . 1 `uc 1 . 1 0 :2:0 
`uc 1 NOT_WRITE1 1 0 :1:2 
]
[s S41521 . 1 `uc 1 . 1 0 :5:0 
`uc 1 NOT_ADDRESS1 1 0 :1:5 
]
[s S41524 . 1 `uc 1 . 1 0 :2:0 
`uc 1 nWRITE1 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 nADDRESS1 1 0 :1:5 
]
[s S41529 . 1 `uc 1 . 1 0 :2:0 
`uc 1 READ_WRITE1 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 DATA_ADDRESS1 1 0 :1:5 
]
[s S41534 . 1 `uc 1 . 1 0 :2:0 
`uc 1 I2C_READ1 1 0 :1:2 
`uc 1 I2C_START1 1 0 :1:3 
`uc 1 I2C_STOP1 1 0 :1:4 
`uc 1 I2C_DAT1 1 0 :1:5 
]
[s S41540 . 1 `uc 1 . 1 0 :5:0 
`uc 1 DA 1 0 :1:5 
]
[s S41543 . 1 `uc 1 . 1 0 :5:0 
`uc 1 DA1 1 0 :1:5 
]
[s S41546 . 1 `uc 1 . 1 0 :2:0 
`uc 1 RW 1 0 :1:2 
]
[s S41549 . 1 `uc 1 . 1 0 :2:0 
`uc 1 RW1 1 0 :1:2 
]
[s S41552 . 1 `uc 1 . 1 0 :3:0 
`uc 1 START 1 0 :1:3 
]
[s S41555 . 1 `uc 1 . 1 0 :3:0 
`uc 1 START1 1 0 :1:3 
]
[s S41558 . 1 `uc 1 . 1 0 :4:0 
`uc 1 STOP 1 0 :1:4 
]
[s S41561 . 1 `uc 1 . 1 0 :4:0 
`uc 1 STOP1 1 0 :1:4 
]
[s S41564 . 1 `uc 1 . 1 0 :2:0 
`uc 1 NOT_W 1 0 :1:2 
]
[s S41567 . 1 `uc 1 . 1 0 :5:0 
`uc 1 NOT_A 1 0 :1:5 
]
[u S41570 . 1 `S2180 1 . 1 0 `S2183 1 . 1 0 `S2186 1 . 1 0 `S6011 1 . 1 0 `S6016 1 . 1 0 `S6021 1 . 1 0 `S6026 1 . 1 0 `S6029 1 . 1 0 `S6032 1 . 1 0 `S6037 1 . 1 0 `S6042 1 . 1 0 `S6048 1 . 1 0 `S6051 1 . 1 0 `S6054 1 . 1 0 `S6063 1 . 1 0 `S6068 1 . 1 0 `S6073 1 . 1 0 `S6076 1 . 1 0 `S6079 1 . 1 0 `S6084 1 . 1 0 `S6087 1 . 1 0 `S6090 1 . 1 0 `S6095 1 . 1 0 `S6100 1 . 1 0 `S6106 1 . 1 0 `S6109 1 . 1 0 `S6112 1 . 1 0 `S6115 1 . 1 0 `S6118 1 . 1 0 `S6121 1 . 1 0 `S6124 1 . 1 0 `S6127 1 . 1 0 `S6130 1 . 1 0 `S6133 1 . 1 0 ]
"12638
[s S41607 . 1 `uc 1 SSPADD 1 0 :8:0 
]
[s S41609 . 1 `uc 1 MSK0 1 0 :1:0 
`uc 1 MSK1 1 0 :1:1 
`uc 1 MSK2 1 0 :1:2 
`uc 1 MSK3 1 0 :1:3 
`uc 1 MSK4 1 0 :1:4 
`uc 1 MSK5 1 0 :1:5 
`uc 1 MSK6 1 0 :1:6 
`uc 1 MSK7 1 0 :1:7 
]
[s S41618 . 1 `uc 1 MSK01 1 0 :1:0 
`uc 1 MSK11 1 0 :1:1 
`uc 1 MSK21 1 0 :1:2 
`uc 1 MSK31 1 0 :1:3 
`uc 1 MSK41 1 0 :1:4 
`uc 1 MSK51 1 0 :1:5 
`uc 1 MSK61 1 0 :1:6 
`uc 1 MSK71 1 0 :1:7 
]
[u S41627 . 1 `S2381 1 . 1 0 `S2383 1 . 1 0 `S6640 1 . 1 0 ]
"12668
[s S41632 . 1 `uc 1 SSPADD 1 0 :8:0 
]
[s S41634 . 1 `uc 1 MSK0 1 0 :1:0 
`uc 1 MSK1 1 0 :1:1 
`uc 1 MSK2 1 0 :1:2 
`uc 1 MSK3 1 0 :1:3 
`uc 1 MSK4 1 0 :1:4 
`uc 1 MSK5 1 0 :1:5 
`uc 1 MSK6 1 0 :1:6 
`uc 1 MSK7 1 0 :1:7 
]
[s S41643 . 1 `uc 1 MSK01 1 0 :1:0 
`uc 1 MSK11 1 0 :1:1 
`uc 1 MSK21 1 0 :1:2 
`uc 1 MSK31 1 0 :1:3 
`uc 1 MSK41 1 0 :1:4 
`uc 1 MSK51 1 0 :1:5 
`uc 1 MSK61 1 0 :1:6 
`uc 1 MSK71 1 0 :1:7 
]
[u S41652 . 1 `S2381 1 . 1 0 `S2383 1 . 1 0 `S6640 1 . 1 0 ]
"12875
[s S41659 . 1 `uc 1 SSPBUF 1 0 :8:0 
]
[u S41661 . 1 `S2462 1 . 1 0 ]
"12885
[s S41664 . 1 `uc 1 SSPBUF 1 0 :8:0 
]
[u S41666 . 1 `S2462 1 . 1 0 ]
"12898
[s S41669 . 1 `uc 1 T2CKPS 1 0 :2:0 
`uc 1 TMR2ON 1 0 :1:2 
`uc 1 T2OUTPS 1 0 :4:3 
]
[s S41673 . 1 `uc 1 T2CKPS0 1 0 :1:0 
`uc 1 T2CKPS1 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 T2OUTPS0 1 0 :1:3 
`uc 1 T2OUTPS1 1 0 :1:4 
`uc 1 T2OUTPS2 1 0 :1:5 
`uc 1 T2OUTPS3 1 0 :1:6 
]
[u S41681 . 1 `S6735 1 . 1 0 `S6739 1 . 1 0 ]
"12982
[s S41687 . 1 `uc 1 PR2 1 0 :8:0 
]
[u S41689 . 1 `S6765 1 . 1 0 ]
"12992
[s S41692 . 1 `uc 1 PR2 1 0 :8:0 
]
[u S41694 . 1 `S6765 1 . 1 0 ]
"13014
[s S41698 . 1 `uc 1 TMR2 1 0 :8:0 
]
[u S41700 . 1 `S6780 1 . 1 0 ]
"13024
[s S41703 . 1 `uc 1 TMR1ON 1 0 :1:0 
`uc 1 RD16 1 0 :1:1 
`uc 1 T1SYNC 1 0 :1:2 
`uc 1 T1OSCEN 1 0 :1:3 
`uc 1 T1CKPS 1 0 :2:4 
`uc 1 TMR1CS 1 0 :2:6 
]
[s S41710 . 1 `uc 1 . 1 0 :4:0 
`uc 1 T1CKPS0 1 0 :1:4 
`uc 1 T1CKPS1 1 0 :1:5 
`uc 1 TMR1CS0 1 0 :1:6 
`uc 1 TMR1CS1 1 0 :1:7 
]
[s S41716 . 1 `uc 1 . 1 0 :1:0 
`uc 1 RD161 1 0 :1:1 
`uc 1 T1SYNC1 1 0 :1:2 
`uc 1 T1OSCEN1 1 0 :1:3 
`uc 1 T1CKPS01 1 0 :1:4 
`uc 1 T1CKPS11 1 0 :1:5 
`uc 1 TMR1CS01 1 0 :1:6 
`uc 1 TMR1CS11 1 0 :1:7 
]
[s S41725 . 1 `uc 1 . 1 0 :3:0 
`uc 1 SOSCEN 1 0 :1:3 
]
[s S41728 . 1 `uc 1 . 1 0 :7:0 
`uc 1 T1RD16 1 0 :1:7 
]
[u S41731 . 1 `S6787 1 . 1 0 `S6794 1 . 1 0 `S6800 1 . 1 0 `S6809 1 . 1 0 `S6812 1 . 1 0 ]
"13178
[s S41740 . 1 `uc 1 TMR1L 1 0 :8:0 
]
[u S41742 . 1 `S6852 1 . 1 0 ]
"13197
[s S41746 . 1 `uc 1 TMR1H 1 0 :8:0 
]
[u S41748 . 1 `S6860 1 . 1 0 ]
"13207
[s S41751 . 1 `uc 1 NOT_BOR 1 0 :1:0 
]
[s S41753 . 1 `uc 1 . 1 0 :1:0 
`uc 1 NOT_POR 1 0 :1:1 
]
[s S41756 . 1 `uc 1 . 1 0 :2:0 
`uc 1 NOT_PD 1 0 :1:2 
]
[s S41759 . 1 `uc 1 . 1 0 :3:0 
`uc 1 NOT_TO 1 0 :1:3 
]
[s S41762 . 1 `uc 1 . 1 0 :4:0 
`uc 1 NOT_RI 1 0 :1:4 
]
[s S41765 . 1 `uc 1 . 1 0 :5:0 
`uc 1 NOT_CM 1 0 :1:5 
]
[s S41768 . 1 `uc 1 nBOR 1 0 :1:0 
`uc 1 nPOR 1 0 :1:1 
`uc 1 nPD 1 0 :1:2 
`uc 1 nTO 1 0 :1:3 
`uc 1 nRI 1 0 :1:4 
`uc 1 nCM 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 IPEN 1 0 :1:7 
]
[s S41777 . 1 `uc 1 BOR 1 0 :1:0 
`uc 1 POR 1 0 :1:1 
`uc 1 PD 1 0 :1:2 
`uc 1 TO 1 0 :1:3 
`uc 1 RI 1 0 :1:4 
`uc 1 CM 1 0 :1:5 
]
[u S41784 . 1 `S134 1 . 1 0 `S136 1 . 1 0 `S139 1 . 1 0 `S142 1 . 1 0 `S145 1 . 1 0 `S148 1 . 1 0 `S151 1 . 1 0 `S160 1 . 1 0 ]
"13368
[s S41795 . 1 `uc 1 CCH 1 0 :2:0 
`uc 1 CREF 1 0 :1:2 
`uc 1 EVPOL 1 0 :2:3 
`uc 1 CPOL 1 0 :1:5 
`uc 1 COE 1 0 :1:6 
`uc 1 CON 1 0 :1:7 
]
[s S41802 . 1 `uc 1 CCH0 1 0 :1:0 
`uc 1 CCH1 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 EVPOL0 1 0 :1:3 
`uc 1 EVPOL1 1 0 :1:4 
]
[s S41808 . 1 `uc 1 CCH02 1 0 :1:0 
]
[s S41810 . 1 `uc 1 . 1 0 :1:0 
`uc 1 CCH12 1 0 :1:1 
]
[s S41813 . 1 `uc 1 . 1 0 :6:0 
`uc 1 COE2 1 0 :1:6 
]
[s S41816 . 1 `uc 1 . 1 0 :7:0 
`uc 1 CON2 1 0 :1:7 
]
[s S41819 . 1 `uc 1 . 1 0 :5:0 
`uc 1 CPOL2 1 0 :1:5 
]
[s S41822 . 1 `uc 1 . 1 0 :2:0 
`uc 1 CREF2 1 0 :1:2 
]
[s S41825 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EVPOL02 1 0 :1:3 
]
[s S41828 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EVPOL12 1 0 :1:4 
]
[u S41831 . 1 `S6868 1 . 1 0 `S6875 1 . 1 0 `S6881 1 . 1 0 `S6883 1 . 1 0 `S6886 1 . 1 0 `S6889 1 . 1 0 `S6892 1 . 1 0 `S6895 1 . 1 0 `S6898 1 . 1 0 `S6901 1 . 1 0 ]
"13421
[s S41843 . 1 `uc 1 CCH 1 0 :2:0 
`uc 1 CREF 1 0 :1:2 
`uc 1 EVPOL 1 0 :2:3 
`uc 1 CPOL 1 0 :1:5 
`uc 1 COE 1 0 :1:6 
`uc 1 CON 1 0 :1:7 
]
[s S41850 . 1 `uc 1 CCH0 1 0 :1:0 
`uc 1 CCH1 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 EVPOL0 1 0 :1:3 
`uc 1 EVPOL1 1 0 :1:4 
]
[s S41856 . 1 `uc 1 CCH02 1 0 :1:0 
]
[s S41858 . 1 `uc 1 . 1 0 :1:0 
`uc 1 CCH12 1 0 :1:1 
]
[s S41861 . 1 `uc 1 . 1 0 :6:0 
`uc 1 COE2 1 0 :1:6 
]
[s S41864 . 1 `uc 1 . 1 0 :7:0 
`uc 1 CON2 1 0 :1:7 
]
[s S41867 . 1 `uc 1 . 1 0 :5:0 
`uc 1 CPOL2 1 0 :1:5 
]
[s S41870 . 1 `uc 1 . 1 0 :2:0 
`uc 1 CREF2 1 0 :1:2 
]
[s S41873 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EVPOL02 1 0 :1:3 
]
[s S41876 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EVPOL12 1 0 :1:4 
]
[u S41879 . 1 `S6868 1 . 1 0 `S6875 1 . 1 0 `S6881 1 . 1 0 `S6883 1 . 1 0 `S6886 1 . 1 0 `S6889 1 . 1 0 `S6892 1 . 1 0 `S6895 1 . 1 0 `S6898 1 . 1 0 `S6901 1 . 1 0 ]
"13661
[s S41892 . 1 `uc 1 CCH 1 0 :2:0 
`uc 1 CREF 1 0 :1:2 
`uc 1 EVPOL 1 0 :2:3 
`uc 1 CPOL 1 0 :1:5 
`uc 1 COE 1 0 :1:6 
`uc 1 CON 1 0 :1:7 
]
[s S41899 . 1 `uc 1 CCH0 1 0 :1:0 
`uc 1 CCH1 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 EVPOL0 1 0 :1:3 
`uc 1 EVPOL1 1 0 :1:4 
]
[s S41905 . 1 `uc 1 CCH01 1 0 :1:0 
`uc 1 CCH11 1 0 :1:1 
`uc 1 CREF1 1 0 :1:2 
`uc 1 EVPOL01 1 0 :1:3 
`uc 1 EVPOL11 1 0 :1:4 
`uc 1 CPOL1 1 0 :1:5 
`uc 1 COE1 1 0 :1:6 
`uc 1 CON1 1 0 :1:7 
]
[s S41914 . 1 `uc 1 C1CH0 1 0 :1:0 
]
[s S41916 . 1 `uc 1 . 1 0 :1:0 
`uc 1 C1CH1 1 0 :1:1 
]
[u S41919 . 1 `S6868 1 . 1 0 `S6875 1 . 1 0 `S7050 1 . 1 0 `S7059 1 . 1 0 `S7061 1 . 1 0 ]
"13700
[s S41926 . 1 `uc 1 CCH 1 0 :2:0 
`uc 1 CREF 1 0 :1:2 
`uc 1 EVPOL 1 0 :2:3 
`uc 1 CPOL 1 0 :1:5 
`uc 1 COE 1 0 :1:6 
`uc 1 CON 1 0 :1:7 
]
[s S41933 . 1 `uc 1 CCH0 1 0 :1:0 
`uc 1 CCH1 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 EVPOL0 1 0 :1:3 
`uc 1 EVPOL1 1 0 :1:4 
]
[s S41939 . 1 `uc 1 CCH01 1 0 :1:0 
`uc 1 CCH11 1 0 :1:1 
`uc 1 CREF1 1 0 :1:2 
`uc 1 EVPOL01 1 0 :1:3 
`uc 1 EVPOL11 1 0 :1:4 
`uc 1 CPOL1 1 0 :1:5 
`uc 1 COE1 1 0 :1:6 
`uc 1 CON1 1 0 :1:7 
]
[s S41948 . 1 `uc 1 C1CH0 1 0 :1:0 
]
[s S41950 . 1 `uc 1 . 1 0 :1:0 
`uc 1 C1CH1 1 0 :1:1 
]
[u S41953 . 1 `S6868 1 . 1 0 `S6875 1 . 1 0 `S7050 1 . 1 0 `S7059 1 . 1 0 `S7061 1 . 1 0 ]
"13837
[s S41960 . 1 `uc 1 SCS 1 0 :2:0 
`uc 1 . 1 0 :1:2 
`uc 1 OSTS 1 0 :1:3 
`uc 1 IRCF 1 0 :3:4 
`uc 1 IDLEN 1 0 :1:7 
]
[s S41966 . 1 `uc 1 SCS0 1 0 :1:0 
`uc 1 SCS1 1 0 :1:1 
`uc 1 . 1 0 :2:2 
`uc 1 IRCF0 1 0 :1:4 
`uc 1 IRCF1 1 0 :1:5 
`uc 1 IRCF2 1 0 :1:6 
]
[u S41973 . 1 `S7159 1 . 1 0 `S7165 1 . 1 0 ]
"13963
[s S41977 . 1 `uc 1 T0PS 1 0 :3:0 
`uc 1 PSA 1 0 :1:3 
`uc 1 T0SE 1 0 :1:4 
`uc 1 T0CS 1 0 :1:5 
`uc 1 T08BIT 1 0 :1:6 
`uc 1 TMR0ON 1 0 :1:7 
]
[s S41984 . 1 `uc 1 T0PS0 1 0 :1:0 
`uc 1 T0PS1 1 0 :1:1 
`uc 1 T0PS2 1 0 :1:2 
]
[u S41988 . 1 `S7189 1 . 1 0 `S7196 1 . 1 0 ]
"14087
[s S41994 . 1 `uc 1 TMR0L 1 0 :8:0 
]
[u S41996 . 1 `S7217 1 . 1 0 ]
"14106
[s S42000 . 1 `uc 1 TMR0H 1 0 :8:0 
]
[u S42002 . 1 `S7225 1 . 1 0 ]
"14116
[s S42005 . 1 `uc 1 C 1 0 :1:0 
`uc 1 DC 1 0 :1:1 
`uc 1 Z 1 0 :1:2 
`uc 1 OV 1 0 :1:3 
`uc 1 N 1 0 :1:4 
]
[s S42011 . 1 `uc 1 CARRY 1 0 :1:0 
]
[s S42013 . 1 `uc 1 . 1 0 :4:0 
`uc 1 NEGATIVE 1 0 :1:4 
]
[s S42016 . 1 `uc 1 . 1 0 :3:0 
`uc 1 OVERFLOW 1 0 :1:3 
]
[s S42019 . 1 `uc 1 . 1 0 :2:0 
`uc 1 ZERO 1 0 :1:2 
]
[u S42022 . 1 `S7232 1 . 1 0 `S7238 1 . 1 0 `S7240 1 . 1 0 `S7243 1 . 1 0 `S7246 1 . 1 0 ]
"14209
[s S42031 . 1 `uc 1 FSR2L 1 0 :8:0 
]
[u S42033 . 1 `S7275 1 . 1 0 ]
"14234
[s S42038 . 1 `uc 1 PLUSW2 1 0 :8:0 
]
[u S42040 . 1 `S7284 1 . 1 0 ]
"14253
[s S42044 . 1 `uc 1 PREINC2 1 0 :8:0 
]
[u S42046 . 1 `S7292 1 . 1 0 ]
"14272
[s S42050 . 1 `uc 1 POSTDEC2 1 0 :8:0 
]
[u S42052 . 1 `S7300 1 . 1 0 ]
"14291
[s S42056 . 1 `uc 1 POSTINC2 1 0 :8:0 
]
[u S42058 . 1 `S7308 1 . 1 0 ]
"14310
[s S42062 . 1 `uc 1 INDF2 1 0 :8:0 
]
[u S42064 . 1 `S7316 1 . 1 0 ]
"14341
[s S42070 . 1 `uc 1 FSR1L 1 0 :8:0 
]
[u S42072 . 1 `S7326 1 . 1 0 ]
"14366
[s S42077 . 1 `uc 1 PLUSW1 1 0 :8:0 
]
[u S42079 . 1 `S7335 1 . 1 0 ]
"14385
[s S42083 . 1 `uc 1 PREINC1 1 0 :8:0 
]
[u S42085 . 1 `S7343 1 . 1 0 ]
"14404
[s S42089 . 1 `uc 1 POSTDEC1 1 0 :8:0 
]
[u S42091 . 1 `S7351 1 . 1 0 ]
"14423
[s S42095 . 1 `uc 1 POSTINC1 1 0 :8:0 
]
[u S42097 . 1 `S7359 1 . 1 0 ]
"14442
[s S42101 . 1 `uc 1 INDF1 1 0 :8:0 
]
[u S42103 . 1 `S7367 1 . 1 0 ]
"14461
[s S42107 . 1 `uc 1 WREG 1 0 :8:0 
]
[u S42109 . 1 `S7375 1 . 1 0 ]
"14486
[s S42114 . 1 `uc 1 FSR0L 1 0 :8:0 
]
[u S42116 . 1 `S7384 1 . 1 0 ]
"14511
[s S42121 . 1 `uc 1 PLUSW0 1 0 :8:0 
]
[u S42123 . 1 `S7393 1 . 1 0 ]
"14530
[s S42127 . 1 `uc 1 PREINC0 1 0 :8:0 
]
[u S42129 . 1 `S7401 1 . 1 0 ]
"14549
[s S42133 . 1 `uc 1 POSTDEC0 1 0 :8:0 
]
[u S42135 . 1 `S7409 1 . 1 0 ]
"14568
[s S42139 . 1 `uc 1 POSTINC0 1 0 :8:0 
]
[u S42141 . 1 `S7417 1 . 1 0 ]
"14587
[s S42145 . 1 `uc 1 INDF0 1 0 :8:0 
]
[u S42147 . 1 `S7425 1 . 1 0 ]
"14597
[s S42150 . 1 `uc 1 INT1IF 1 0 :1:0 
`uc 1 INT2IF 1 0 :1:1 
`uc 1 INT3IF 1 0 :1:2 
`uc 1 INT1IE 1 0 :1:3 
`uc 1 INT2IE 1 0 :1:4 
`uc 1 INT3IE 1 0 :1:5 
`uc 1 INT1IP 1 0 :1:6 
`uc 1 INT2IP 1 0 :1:7 
]
[s S42159 . 1 `uc 1 INT1F 1 0 :1:0 
`uc 1 INT2F 1 0 :1:1 
`uc 1 INT3F 1 0 :1:2 
`uc 1 INT1E 1 0 :1:3 
`uc 1 INT2E 1 0 :1:4 
`uc 1 INT3E 1 0 :1:5 
`uc 1 INT1P 1 0 :1:6 
`uc 1 INT2P 1 0 :1:7 
]
[u S42168 . 1 `S7432 1 . 1 0 `S7441 1 . 1 0 ]
"14633
[s S42172 . 1 `uc 1 . 1 0 :7:0 
`uc 1 NOT_RBPU 1 0 :1:7 
]
[s S42175 . 1 `uc 1 RBIP 1 0 :1:0 
`uc 1 INT3IP 1 0 :1:1 
`uc 1 TMR0IP 1 0 :1:2 
`uc 1 INTEDG3 1 0 :1:3 
`uc 1 INTEDG2 1 0 :1:4 
`uc 1 INTEDG1 1 0 :1:5 
`uc 1 INTEDG0 1 0 :1:6 
`uc 1 nRBPU 1 0 :1:7 
]
[s S42184 . 1 `uc 1 . 1 0 :1:0 
`uc 1 INT3P 1 0 :1:1 
`uc 1 T0IP 1 0 :1:2 
`uc 1 . 1 0 :4:3 
`uc 1 RBPU 1 0 :1:7 
]
[u S42190 . 1 `S7472 1 . 1 0 `S7475 1 . 1 0 `S7484 1 . 1 0 ]
"14745
[s S42195 . 1 `uc 1 RBIF 1 0 :1:0 
`uc 1 INT0IF 1 0 :1:1 
`uc 1 TMR0IF 1 0 :1:2 
`uc 1 RBIE 1 0 :1:3 
`uc 1 INT0IE 1 0 :1:4 
`uc 1 TMR0IE 1 0 :1:5 
`uc 1 PEIE_GIEL 1 0 :1:6 
`uc 1 GIE_GIEH 1 0 :1:7 
]
[s S42204 . 1 `uc 1 . 1 0 :1:0 
`uc 1 INT0F 1 0 :1:1 
`uc 1 T0IF 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 INT0E 1 0 :1:4 
`uc 1 T0IE 1 0 :1:5 
`uc 1 PEIE 1 0 :1:6 
`uc 1 GIE 1 0 :1:7 
]
[s S42213 . 1 `uc 1 . 1 0 :6:0 
`uc 1 GIEL 1 0 :1:6 
`uc 1 GIEH 1 0 :1:7 
]
[s S42217 . 1 `uc 1 . 1 0 :1:0 
`uc 1 INT0F 1 0 :1:1 
`uc 1 T0IF 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 INT0E 1 0 :1:4 
`uc 1 T0IE 1 0 :1:5 
`uc 1 PEIE 1 0 :1:6 
`uc 1 GIE 1 0 :1:7 
]
[s S42226 . 1 `uc 1 . 1 0 :6:0 
`uc 1 GIEL 1 0 :1:6 
`uc 1 GIEH 1 0 :1:7 
]
[u S42230 . 1 `S210 1 . 1 0 `S219 1 . 1 0 `S228 1 . 1 0 `S219 1 . 1 0 `S228 1 . 1 0 ]
"14946
[s S42239 . 1 `uc 1 PRODL 1 0 :8:0 
]
[u S42241 . 1 `S7515 1 . 1 0 ]
"14965
[s S42245 . 1 `uc 1 PRODH 1 0 :8:0 
]
[u S42247 . 1 `S7523 1 . 1 0 ]
"14984
[s S42251 . 1 `uc 1 TABLAT 1 0 :8:0 
]
[u S42253 . 1 `S7531 1 . 1 0 ]
"15011
[s S42258 . 1 `uc 1 TBLPTRL 1 0 :8:0 
]
[u S42260 . 1 `S7540 1 . 1 0 ]
"15030
[s S42264 . 1 `uc 1 TBLPTRH 1 0 :8:0 
]
[u S42266 . 1 `S7548 1 . 1 0 ]
"15070
[s S42273 . 1 `uc 1 PCL 1 0 :8:0 
]
[u S42275 . 1 `S7559 1 . 1 0 ]
"15089
[s S42279 . 1 `uc 1 PCH 1 0 :8:0 
]
[u S42281 . 1 `S7567 1 . 1 0 ]
"15108
[s S42285 . 1 `uc 1 STKPTR 1 0 :5:0 
`uc 1 . 1 0 :1:5 
`uc 1 STKUNF 1 0 :1:6 
`uc 1 STKFUL 1 0 :1:7 
]
[s S42290 . 1 `uc 1 SP0 1 0 :1:0 
`uc 1 SP1 1 0 :1:1 
`uc 1 SP2 1 0 :1:2 
`uc 1 SP3 1 0 :1:3 
`uc 1 SP4 1 0 :1:4 
`uc 1 . 1 0 :2:5 
`uc 1 STKOVF 1 0 :1:7 
]
[u S42298 . 1 `S7575 1 . 1 0 `S7580 1 . 1 0 ]
"15193
[s S42304 . 1 `uc 1 TOSL 1 0 :8:0 
]
[u S42306 . 1 `S7607 1 . 1 0 ]
"15212
[s S42310 . 1 `uc 1 TOSH 1 0 :8:0 
]
[u S42312 . 1 `S7615 1 . 1 0 ]
"17587
[s S43489 . 1 `uc 1 Cap1OVF 1 0 :1:0 
`uc 1 Cap2OVF 1 0 :1:1 
]
[u S43492 capstatus 1 `S8796 1 . 1 0 `uc 1 . 1 0 :8:0 
]
"13 /Applications/microchip/xc8/v1.10/include/stddef.h
[s S43497 . 1 `uc 1 RX_NINE 1 0 :1:0 
`uc 1 TX_NINE 1 0 :1:1 
`uc 1 FRAME_ERROR 1 0 :1:2 
`uc 1 OVERRUN_ERROR 1 0 :1:3 
`uc 1 fill 1 0 :4:4 
]
[u S43503 USART1 1 `uc 1 val 1 0 `S8808 1 . 1 0 ]
"212 /Applications/microchip/xc8/v1.10/include/plib/usart.h
[s S43507 . 1 `uc 1 RX_NINE 1 0 :1:0 
`uc 1 TX_NINE 1 0 :1:1 
`uc 1 FRAME_ERROR 1 0 :1:2 
`uc 1 OVERRUN_ERROR 1 0 :1:3 
`uc 1 fill 1 0 :4:4 
]
[u S43513 USART2 1 `uc 1 val 1 0 `S8808 1 . 1 0 ]
"7069 /Applications/microchip/xc8/v1.10/include/pic18f26j50.h
[s S43640 __uart_thread_struct 2 `i 1 data 2 0 ]
"224
[s S43673 . 1 `uc 1 IOLOCK 1 0 :1:0 
]
[u S43675 . 1 `S368 1 . 1 0 ]
"240
[s S43678 . 1 `uc 1 EPSTALL 1 0 :1:0 
`uc 1 EPINEN 1 0 :1:1 
`uc 1 EPOUTEN 1 0 :1:2 
`uc 1 EPCONDIS 1 0 :1:3 
`uc 1 EPHSHK 1 0 :1:4 
]
[s S43684 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EP0CONDIS 1 0 :1:3 
]
[s S43687 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EP0HSHK 1 0 :1:4 
]
[s S43690 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EP0INEN 1 0 :1:1 
]
[s S43693 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EP0OUTEN 1 0 :1:2 
]
[s S43696 . 1 `uc 1 EP0STALL 1 0 :1:0 
]
[s S43698 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EPCONDIS0 1 0 :1:3 
]
[s S43701 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EPHSHK0 1 0 :1:4 
]
[s S43704 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EPINEN0 1 0 :1:1 
]
[s S43707 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EPOUTEN0 1 0 :1:2 
]
[s S43710 . 1 `uc 1 EPSTALL0 1 0 :1:0 
]
[u S43712 . 1 `S375 1 . 1 0 `S381 1 . 1 0 `S384 1 . 1 0 `S387 1 . 1 0 `S390 1 . 1 0 `S393 1 . 1 0 `S395 1 . 1 0 `S398 1 . 1 0 `S401 1 . 1 0 `S404 1 . 1 0 `S407 1 . 1 0 ]
"301
[s S43725 . 1 `uc 1 EPSTALL 1 0 :1:0 
`uc 1 EPINEN 1 0 :1:1 
`uc 1 EPOUTEN 1 0 :1:2 
`uc 1 EPCONDIS 1 0 :1:3 
`uc 1 EPHSHK 1 0 :1:4 
]
[s S43731 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EP1CONDIS 1 0 :1:3 
]
[s S43734 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EP1HSHK 1 0 :1:4 
]
[s S43737 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EP1INEN 1 0 :1:1 
]
[s S43740 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EP1OUTEN 1 0 :1:2 
]
[s S43743 . 1 `uc 1 EP1STALL 1 0 :1:0 
]
[s S43745 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EPCONDIS1 1 0 :1:3 
]
[s S43748 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EPHSHK1 1 0 :1:4 
]
[s S43751 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EPINEN1 1 0 :1:1 
]
[s S43754 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EPOUTEN1 1 0 :1:2 
]
[s S43757 . 1 `uc 1 EPSTALL1 1 0 :1:0 
]
[u S43759 . 1 `S375 1 . 1 0 `S462 1 . 1 0 `S465 1 . 1 0 `S468 1 . 1 0 `S471 1 . 1 0 `S474 1 . 1 0 `S476 1 . 1 0 `S479 1 . 1 0 `S482 1 . 1 0 `S485 1 . 1 0 `S488 1 . 1 0 ]
"432
[s S43772 . 1 `uc 1 EPSTALL 1 0 :1:0 
`uc 1 EPINEN 1 0 :1:1 
`uc 1 EPOUTEN 1 0 :1:2 
`uc 1 EPCONDIS 1 0 :1:3 
`uc 1 EPHSHK 1 0 :1:4 
]
[s S43778 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EP2CONDIS 1 0 :1:3 
]
[s S43781 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EP2HSHK 1 0 :1:4 
]
[s S43784 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EP2INEN 1 0 :1:1 
]
[s S43787 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EP2OUTEN 1 0 :1:2 
]
[s S43790 . 1 `uc 1 EP2STALL 1 0 :1:0 
]
[s S43792 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EPCONDIS2 1 0 :1:3 
]
[s S43795 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EPHSHK2 1 0 :1:4 
]
[s S43798 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EPINEN2 1 0 :1:1 
]
[s S43801 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EPOUTEN2 1 0 :1:2 
]
[s S43804 . 1 `uc 1 EPSTALL2 1 0 :1:0 
]
[u S43806 . 1 `S375 1 . 1 0 `S543 1 . 1 0 `S546 1 . 1 0 `S549 1 . 1 0 `S552 1 . 1 0 `S555 1 . 1 0 `S557 1 . 1 0 `S560 1 . 1 0 `S563 1 . 1 0 `S566 1 . 1 0 `S569 1 . 1 0 ]
"563
[s S43819 . 1 `uc 1 EPSTALL 1 0 :1:0 
`uc 1 EPINEN 1 0 :1:1 
`uc 1 EPOUTEN 1 0 :1:2 
`uc 1 EPCONDIS 1 0 :1:3 
`uc 1 EPHSHK 1 0 :1:4 
]
[s S43825 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EP3CONDIS 1 0 :1:3 
]
[s S43828 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EP3HSHK 1 0 :1:4 
]
[s S43831 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EP3INEN 1 0 :1:1 
]
[s S43834 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EP3OUTEN 1 0 :1:2 
]
[s S43837 . 1 `uc 1 EP3STALL 1 0 :1:0 
]
[s S43839 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EPCONDIS3 1 0 :1:3 
]
[s S43842 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EPHSHK3 1 0 :1:4 
]
[s S43845 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EPINEN3 1 0 :1:1 
]
[s S43848 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EPOUTEN3 1 0 :1:2 
]
[s S43851 . 1 `uc 1 EPSTALL3 1 0 :1:0 
]
[u S43853 . 1 `S375 1 . 1 0 `S624 1 . 1 0 `S627 1 . 1 0 `S630 1 . 1 0 `S633 1 . 1 0 `S636 1 . 1 0 `S638 1 . 1 0 `S641 1 . 1 0 `S644 1 . 1 0 `S647 1 . 1 0 `S650 1 . 1 0 ]
"694
[s S43866 . 1 `uc 1 EPSTALL 1 0 :1:0 
`uc 1 EPINEN 1 0 :1:1 
`uc 1 EPOUTEN 1 0 :1:2 
`uc 1 EPCONDIS 1 0 :1:3 
`uc 1 EPHSHK 1 0 :1:4 
]
[s S43872 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EP4CONDIS 1 0 :1:3 
]
[s S43875 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EP4HSHK 1 0 :1:4 
]
[s S43878 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EP4INEN 1 0 :1:1 
]
[s S43881 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EP4OUTEN 1 0 :1:2 
]
[s S43884 . 1 `uc 1 EP4STALL 1 0 :1:0 
]
[s S43886 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EPCONDIS4 1 0 :1:3 
]
[s S43889 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EPHSHK4 1 0 :1:4 
]
[s S43892 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EPINEN4 1 0 :1:1 
]
[s S43895 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EPOUTEN4 1 0 :1:2 
]
[s S43898 . 1 `uc 1 EPSTALL4 1 0 :1:0 
]
[u S43900 . 1 `S375 1 . 1 0 `S705 1 . 1 0 `S708 1 . 1 0 `S711 1 . 1 0 `S714 1 . 1 0 `S717 1 . 1 0 `S719 1 . 1 0 `S722 1 . 1 0 `S725 1 . 1 0 `S728 1 . 1 0 `S731 1 . 1 0 ]
"825
[s S43913 . 1 `uc 1 EPSTALL 1 0 :1:0 
`uc 1 EPINEN 1 0 :1:1 
`uc 1 EPOUTEN 1 0 :1:2 
`uc 1 EPCONDIS 1 0 :1:3 
`uc 1 EPHSHK 1 0 :1:4 
]
[s S43919 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EP5CONDIS 1 0 :1:3 
]
[s S43922 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EP5HSHK 1 0 :1:4 
]
[s S43925 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EP5INEN 1 0 :1:1 
]
[s S43928 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EP5OUTEN 1 0 :1:2 
]
[s S43931 . 1 `uc 1 EP5STALL 1 0 :1:0 
]
[s S43933 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EPCONDIS5 1 0 :1:3 
]
[s S43936 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EPHSHK5 1 0 :1:4 
]
[s S43939 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EPINEN5 1 0 :1:1 
]
[s S43942 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EPOUTEN5 1 0 :1:2 
]
[s S43945 . 1 `uc 1 EPSTALL5 1 0 :1:0 
]
[u S43947 . 1 `S375 1 . 1 0 `S786 1 . 1 0 `S789 1 . 1 0 `S792 1 . 1 0 `S795 1 . 1 0 `S798 1 . 1 0 `S800 1 . 1 0 `S803 1 . 1 0 `S806 1 . 1 0 `S809 1 . 1 0 `S812 1 . 1 0 ]
"956
[s S43960 . 1 `uc 1 EPSTALL 1 0 :1:0 
`uc 1 EPINEN 1 0 :1:1 
`uc 1 EPOUTEN 1 0 :1:2 
`uc 1 EPCONDIS 1 0 :1:3 
`uc 1 EPHSHK 1 0 :1:4 
]
[s S43966 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EP6CONDIS 1 0 :1:3 
]
[s S43969 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EP6HSHK 1 0 :1:4 
]
[s S43972 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EP6INEN 1 0 :1:1 
]
[s S43975 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EP6OUTEN 1 0 :1:2 
]
[s S43978 . 1 `uc 1 EP6STALL 1 0 :1:0 
]
[s S43980 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EPCONDIS6 1 0 :1:3 
]
[s S43983 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EPHSHK6 1 0 :1:4 
]
[s S43986 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EPINEN6 1 0 :1:1 
]
[s S43989 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EPOUTEN6 1 0 :1:2 
]
[s S43992 . 1 `uc 1 EPSTALL6 1 0 :1:0 
]
[u S43994 . 1 `S375 1 . 1 0 `S867 1 . 1 0 `S870 1 . 1 0 `S873 1 . 1 0 `S876 1 . 1 0 `S879 1 . 1 0 `S881 1 . 1 0 `S884 1 . 1 0 `S887 1 . 1 0 `S890 1 . 1 0 `S893 1 . 1 0 ]
"1087
[s S44007 . 1 `uc 1 EPSTALL 1 0 :1:0 
`uc 1 EPINEN 1 0 :1:1 
`uc 1 EPOUTEN 1 0 :1:2 
`uc 1 EPCONDIS 1 0 :1:3 
`uc 1 EPHSHK 1 0 :1:4 
]
[s S44013 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EP7CONDIS 1 0 :1:3 
]
[s S44016 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EP7HSHK 1 0 :1:4 
]
[s S44019 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EP7INEN 1 0 :1:1 
]
[s S44022 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EP7OUTEN 1 0 :1:2 
]
[s S44025 . 1 `uc 1 EP7STALL 1 0 :1:0 
]
[s S44027 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EPCONDIS7 1 0 :1:3 
]
[s S44030 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EPHSHK7 1 0 :1:4 
]
[s S44033 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EPINEN7 1 0 :1:1 
]
[s S44036 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EPOUTEN7 1 0 :1:2 
]
[s S44039 . 1 `uc 1 EPSTALL7 1 0 :1:0 
]
[u S44041 . 1 `S375 1 . 1 0 `S948 1 . 1 0 `S951 1 . 1 0 `S954 1 . 1 0 `S957 1 . 1 0 `S960 1 . 1 0 `S962 1 . 1 0 `S965 1 . 1 0 `S968 1 . 1 0 `S971 1 . 1 0 `S974 1 . 1 0 ]
"1218
[s S44054 . 1 `uc 1 EPSTALL 1 0 :1:0 
`uc 1 EPINEN 1 0 :1:1 
`uc 1 EPOUTEN 1 0 :1:2 
`uc 1 EPCONDIS 1 0 :1:3 
`uc 1 EPHSHK 1 0 :1:4 
]
[s S44060 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EPCONDIS8 1 0 :1:3 
]
[s S44063 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EPHSHK8 1 0 :1:4 
]
[s S44066 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EPINEN8 1 0 :1:1 
]
[s S44069 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EPOUTEN8 1 0 :1:2 
]
[s S44072 . 1 `uc 1 EPSTALL8 1 0 :1:0 
]
[u S44074 . 1 `S375 1 . 1 0 `S1029 1 . 1 0 `S1032 1 . 1 0 `S1035 1 . 1 0 `S1038 1 . 1 0 `S1041 1 . 1 0 ]
"1330
[s S44082 . 1 `uc 1 EPSTALL 1 0 :1:0 
`uc 1 EPINEN 1 0 :1:1 
`uc 1 EPOUTEN 1 0 :1:2 
`uc 1 EPCONDIS 1 0 :1:3 
`uc 1 EPHSHK 1 0 :1:4 
]
[s S44088 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EPCONDIS9 1 0 :1:3 
]
[s S44091 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EPHSHK9 1 0 :1:4 
]
[s S44094 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EPINEN9 1 0 :1:1 
]
[s S44097 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EPOUTEN9 1 0 :1:2 
]
[s S44100 . 1 `uc 1 EPSTALL9 1 0 :1:0 
]
[u S44102 . 1 `S375 1 . 1 0 `S1077 1 . 1 0 `S1080 1 . 1 0 `S1083 1 . 1 0 `S1086 1 . 1 0 `S1089 1 . 1 0 ]
"1417
[s S44110 . 1 `uc 1 EPSTALL 1 0 :1:0 
`uc 1 EPINEN 1 0 :1:1 
`uc 1 EPOUTEN 1 0 :1:2 
`uc 1 EPCONDIS 1 0 :1:3 
`uc 1 EPHSHK 1 0 :1:4 
]
[s S44116 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EPCONDIS10 1 0 :1:3 
]
[s S44119 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EPHSHK10 1 0 :1:4 
]
[s S44122 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EPINEN10 1 0 :1:1 
]
[s S44125 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EPOUTEN10 1 0 :1:2 
]
[s S44128 . 1 `uc 1 EPSTALL10 1 0 :1:0 
]
[u S44130 . 1 `S375 1 . 1 0 `S1125 1 . 1 0 `S1128 1 . 1 0 `S1131 1 . 1 0 `S1134 1 . 1 0 `S1137 1 . 1 0 ]
"1504
[s S44138 . 1 `uc 1 EPSTALL 1 0 :1:0 
`uc 1 EPINEN 1 0 :1:1 
`uc 1 EPOUTEN 1 0 :1:2 
`uc 1 EPCONDIS 1 0 :1:3 
`uc 1 EPHSHK 1 0 :1:4 
]
[s S44144 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EPCONDIS11 1 0 :1:3 
]
[s S44147 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EPHSHK11 1 0 :1:4 
]
[s S44150 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EPINEN11 1 0 :1:1 
]
[s S44153 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EPOUTEN11 1 0 :1:2 
]
[s S44156 . 1 `uc 1 EPSTALL11 1 0 :1:0 
]
[u S44158 . 1 `S375 1 . 1 0 `S1173 1 . 1 0 `S1176 1 . 1 0 `S1179 1 . 1 0 `S1182 1 . 1 0 `S1185 1 . 1 0 ]
"1591
[s S44166 . 1 `uc 1 EPSTALL 1 0 :1:0 
`uc 1 EPINEN 1 0 :1:1 
`uc 1 EPOUTEN 1 0 :1:2 
`uc 1 EPCONDIS 1 0 :1:3 
`uc 1 EPHSHK 1 0 :1:4 
]
[s S44172 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EPCONDIS12 1 0 :1:3 
]
[s S44175 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EPHSHK12 1 0 :1:4 
]
[s S44178 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EPINEN12 1 0 :1:1 
]
[s S44181 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EPOUTEN12 1 0 :1:2 
]
[s S44184 . 1 `uc 1 EPSTALL12 1 0 :1:0 
]
[u S44186 . 1 `S375 1 . 1 0 `S1221 1 . 1 0 `S1224 1 . 1 0 `S1227 1 . 1 0 `S1230 1 . 1 0 `S1233 1 . 1 0 ]
"1678
[s S44194 . 1 `uc 1 EPSTALL 1 0 :1:0 
`uc 1 EPINEN 1 0 :1:1 
`uc 1 EPOUTEN 1 0 :1:2 
`uc 1 EPCONDIS 1 0 :1:3 
`uc 1 EPHSHK 1 0 :1:4 
]
[s S44200 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EPCONDIS13 1 0 :1:3 
]
[s S44203 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EPHSHK13 1 0 :1:4 
]
[s S44206 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EPINEN13 1 0 :1:1 
]
[s S44209 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EPOUTEN13 1 0 :1:2 
]
[s S44212 . 1 `uc 1 EPSTALL13 1 0 :1:0 
]
[u S44214 . 1 `S375 1 . 1 0 `S1269 1 . 1 0 `S1272 1 . 1 0 `S1275 1 . 1 0 `S1278 1 . 1 0 `S1281 1 . 1 0 ]
"1765
[s S44222 . 1 `uc 1 EPSTALL 1 0 :1:0 
`uc 1 EPINEN 1 0 :1:1 
`uc 1 EPOUTEN 1 0 :1:2 
`uc 1 EPCONDIS 1 0 :1:3 
`uc 1 EPHSHK 1 0 :1:4 
]
[s S44228 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EPCONDIS14 1 0 :1:3 
]
[s S44231 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EPHSHK14 1 0 :1:4 
]
[s S44234 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EPINEN14 1 0 :1:1 
]
[s S44237 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EPOUTEN14 1 0 :1:2 
]
[s S44240 . 1 `uc 1 EPSTALL14 1 0 :1:0 
]
[u S44242 . 1 `S375 1 . 1 0 `S1317 1 . 1 0 `S1320 1 . 1 0 `S1323 1 . 1 0 `S1326 1 . 1 0 `S1329 1 . 1 0 ]
"1852
[s S44250 . 1 `uc 1 EPSTALL 1 0 :1:0 
`uc 1 EPINEN 1 0 :1:1 
`uc 1 EPOUTEN 1 0 :1:2 
`uc 1 EPCONDIS 1 0 :1:3 
`uc 1 EPHSHK 1 0 :1:4 
]
[s S44256 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EPCONDIS15 1 0 :1:3 
]
[s S44259 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EPHSHK15 1 0 :1:4 
]
[s S44262 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EPINEN15 1 0 :1:1 
]
[s S44265 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EPOUTEN15 1 0 :1:2 
]
[s S44268 . 1 `uc 1 EPSTALL15 1 0 :1:0 
]
[u S44270 . 1 `S375 1 . 1 0 `S1365 1 . 1 0 `S1368 1 . 1 0 `S1371 1 . 1 0 `S1374 1 . 1 0 `S1377 1 . 1 0 ]
"1939
[s S44278 . 1 `uc 1 URSTIE 1 0 :1:0 
`uc 1 UERRIE 1 0 :1:1 
`uc 1 ACTVIE 1 0 :1:2 
`uc 1 TRNIE 1 0 :1:3 
`uc 1 IDLEIE 1 0 :1:4 
`uc 1 STALLIE 1 0 :1:5 
`uc 1 SOFIE 1 0 :1:6 
]
[u S44286 . 1 `S1407 1 . 1 0 ]
"2009
[s S44289 . 1 `uc 1 PIDEE 1 0 :1:0 
`uc 1 CRC5EE 1 0 :1:1 
`uc 1 CRC16EE 1 0 :1:2 
`uc 1 DFN8EE 1 0 :1:3 
`uc 1 BTOEE 1 0 :1:4 
`uc 1 . 1 0 :2:5 
`uc 1 BTSEE 1 0 :1:7 
]
[u S44297 . 1 `S1426 1 . 1 0 ]
"2064
[s S44300 . 1 `uc 1 ADDR 1 0 :7:0 
]
[s S44302 . 1 `uc 1 ADDR0 1 0 :1:0 
`uc 1 ADDR1 1 0 :1:1 
`uc 1 ADDR2 1 0 :1:2 
`uc 1 ADDR3 1 0 :1:3 
`uc 1 ADDR4 1 0 :1:4 
`uc 1 ADDR5 1 0 :1:5 
`uc 1 ADDR6 1 0 :1:6 
]
[u S44310 . 1 `S1445 1 . 1 0 `S1447 1 . 1 0 ]
"2117
[s S44314 . 1 `uc 1 PPB0 1 0 :1:0 
`uc 1 PPB1 1 0 :1:1 
`uc 1 FSEN 1 0 :1:2 
`uc 1 UTRDIS 1 0 :1:3 
`uc 1 UPUEN 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 UOEMON 1 0 :1:6 
`uc 1 UTEYE 1 0 :1:7 
]
[s S44323 . 1 `uc 1 UPP0 1 0 :1:0 
]
[s S44325 . 1 `uc 1 . 1 0 :1:0 
`uc 1 UPP1 1 0 :1:1 
]
[u S44328 . 1 `S1469 1 . 1 0 `S1478 1 . 1 0 `S1480 1 . 1 0 ]
"2185
[s S44333 . 1 `uc 1 PMPTTL 1 0 :1:0 
`uc 1 RTSECSEL0 1 0 :1:1 
`uc 1 RTSECSEL1 1 0 :1:2 
]
[u S44337 . 1 `S1502 1 . 1 0 ]
"2246
[s S44340 . 1 `uc 1 RODIV 1 0 :4:0 
`uc 1 ROSEL 1 0 :1:4 
`uc 1 ROSSLP 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 ROON 1 0 :1:7 
]
[s S44346 . 1 `uc 1 RODIV0 1 0 :1:0 
`uc 1 RODIV1 1 0 :1:1 
`uc 1 RODIV2 1 0 :1:2 
`uc 1 RODIV3 1 0 :1:3 
]
[u S44351 . 1 `S1513 1 . 1 0 `S1519 1 . 1 0 ]
"2285
[s S44355 . 1 `uc 1 CAL 1 0 :8:0 
]
[s S44357 . 1 `uc 1 CAL0 1 0 :1:0 
`uc 1 CAL1 1 0 :1:1 
`uc 1 CAL2 1 0 :1:2 
`uc 1 CAL3 1 0 :1:3 
`uc 1 CAL4 1 0 :1:4 
`uc 1 CAL5 1 0 :1:5 
`uc 1 CAL6 1 0 :1:6 
`uc 1 CAL7 1 0 :1:7 
]
[u S44366 . 1 `S1539 1 . 1 0 `S1541 1 . 1 0 ]
"2349
[s S44370 . 1 `uc 1 RTCPTR0 1 0 :1:0 
`uc 1 RTCPTR1 1 0 :1:1 
`uc 1 RTCOE 1 0 :1:2 
`uc 1 HALFSEC 1 0 :1:3 
`uc 1 RTCSYNC 1 0 :1:4 
`uc 1 RTCWREN 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 RTCEN 1 0 :1:7 
]
[u S44379 . 1 `S1565 1 . 1 0 ]
"2415
[s S44382 . 1 `uc 1 SPI1OD 1 0 :1:0 
`uc 1 SPI2OD 1 0 :1:1 
]
[u S44385 . 1 `S1586 1 . 1 0 ]
"2465
[s S44388 . 1 `uc 1 U1OD 1 0 :1:0 
`uc 1 U2OD 1 0 :1:1 
]
[u S44391 . 1 `S1595 1 . 1 0 ]
"2490
[s S44394 . 1 `uc 1 ECCP1OD 1 0 :1:0 
`uc 1 ECCP2OD 1 0 :1:1 
]
[u S44397 . 1 `S1604 1 . 1 0 ]
"2515
[s S44400 . 1 `uc 1 PCFG0 1 0 :1:0 
`uc 1 PCFG1 1 0 :1:1 
`uc 1 PCFG2 1 0 :1:2 
`uc 1 PCFG3 1 0 :1:3 
`uc 1 PCFG4 1 0 :1:4 
]
[u S44406 . 1 `S1613 1 . 1 0 ]
"2543
[s S44409 . 1 `uc 1 PCFG8 1 0 :1:0 
`uc 1 PCFG9 1 0 :1:1 
`uc 1 PCFG10 1 0 :1:2 
`uc 1 PCFG11 1 0 :1:3 
`uc 1 PCFG12 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 VBG2EN 1 0 :1:6 
`uc 1 VBGEN 1 0 :1:7 
]
[s S44418 . 1 `uc 1 . 1 0 :6:0 
`uc 1 PCFG14 1 0 :1:6 
]
[s S44421 . 1 `uc 1 . 1 0 :7:0 
`uc 1 PCFG15 1 0 :1:7 
]
[u S44424 . 1 `S1628 1 . 1 0 `S1637 1 . 1 0 `S1640 1 . 1 0 ]
"2597
[s S44429 . 1 `uc 1 DSPOR 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 DSMCLR 1 0 :1:2 
`uc 1 DSRTC 1 0 :1:3 
`uc 1 DSWDT 1 0 :1:4 
`uc 1 DSULP 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 DSFLT 1 0 :1:7 
]
[u S44438 . 1 `S1663 1 . 1 0 ]
"2663
[s S44441 . 1 `uc 1 DSINT0 1 0 :1:0 
]
[u S44443 . 1 `S1684 1 . 1 0 ]
"2707
[s S44446 . 1 `uc 1 RELEASE 1 0 :1:0 
`uc 1 DSBOR 1 0 :1:1 
`uc 1 ULPWDIS 1 0 :1:2 
]
[u S44450 . 1 `S1691 1 . 1 0 ]
"2728
[s S44453 . 1 `uc 1 RTCWDIS 1 0 :1:0 
`uc 1 DSULPEN 1 0 :1:1 
`uc 1 . 1 0 :5:2 
`uc 1 DSEN 1 0 :1:7 
]
[u S44458 . 1 `S1702 1 . 1 0 ]
"2779
[s S44462 . 1 `uc 1 DSGPR0 1 0 :8:0 
]
[u S44464 . 1 `S1716 1 . 1 0 ]
"2798
[s S44468 . 1 `uc 1 DSGPR1 1 0 :8:0 
]
[u S44470 . 1 `S1724 1 . 1 0 ]
"2808
[s S44473 . 1 `uc 1 T3CCP1 1 0 :1:0 
`uc 1 T3CCP2 1 0 :1:1 
`uc 1 . 1 0 :2:2 
`uc 1 T1RUN 1 0 :1:4 
]
[u S44478 . 1 `S1731 1 . 1 0 ]
"2830
[s S44481 . 1 `uc 1 CVR 1 0 :4:0 
`uc 1 CVRSS 1 0 :1:4 
`uc 1 CVRR 1 0 :1:5 
`uc 1 CVROE 1 0 :1:6 
`uc 1 CVREN 1 0 :1:7 
]
[s S44487 . 1 `uc 1 CVR0 1 0 :1:0 
`uc 1 CVR1 1 0 :1:1 
`uc 1 CVR2 1 0 :1:2 
`uc 1 CVR3 1 0 :1:3 
]
[s S44492 . 1 `uc 1 . 1 0 :6:0 
`uc 1 CVROEN 1 0 :1:6 
]
[u S44495 . 1 `S1744 1 . 1 0 `S1750 1 . 1 0 `S1755 1 . 1 0 ]
"2927
[s S44501 . 1 `uc 1 FRM 1 0 :8:0 
]
[s S44503 . 1 `uc 1 FRM0 1 0 :1:0 
`uc 1 FRM1 1 0 :1:1 
`uc 1 FRM2 1 0 :1:2 
`uc 1 FRM3 1 0 :1:3 
`uc 1 FRM4 1 0 :1:4 
`uc 1 FRM5 1 0 :1:5 
`uc 1 FRM6 1 0 :1:6 
`uc 1 FRM7 1 0 :1:7 
]
[s S44512 . 1 `uc 1 FRML 1 0 :8:0 
]
[u S44514 . 1 `S1778 1 . 1 0 `S1780 1 . 1 0 `S1789 1 . 1 0 ]
"2956
[s S44519 . 1 `uc 1 FRM 1 0 :3:0 
]
[s S44521 . 1 `uc 1 FRM8 1 0 :1:0 
`uc 1 FRM9 1 0 :1:1 
`uc 1 FRM10 1 0 :1:2 
]
[u S44525 . 1 `S1809 1 . 1 0 `S1811 1 . 1 0 ]
"3025
[s S44529 . 1 `uc 1 URSTIF 1 0 :1:0 
`uc 1 UERRIF 1 0 :1:1 
`uc 1 ACTVIF 1 0 :1:2 
`uc 1 TRNIF 1 0 :1:3 
`uc 1 IDLEIF 1 0 :1:4 
`uc 1 STALLIF 1 0 :1:5 
`uc 1 SOFIF 1 0 :1:6 
]
[u S44537 . 1 `S1825 1 . 1 0 ]
"3065
[s S44540 . 1 `uc 1 PIDEF 1 0 :1:0 
`uc 1 CRC5EF 1 0 :1:1 
`uc 1 CRC16EF 1 0 :1:2 
`uc 1 DFN8EF 1 0 :1:3 
`uc 1 BTOEF 1 0 :1:4 
`uc 1 . 1 0 :2:5 
`uc 1 BTSEF 1 0 :1:7 
]
[u S44548 . 1 `S1844 1 . 1 0 ]
"3120
[s S44551 . 1 `uc 1 . 1 0 :1:0 
`uc 1 PPBI 1 0 :1:1 
`uc 1 DIR 1 0 :1:2 
`uc 1 ENDP 1 0 :4:3 
]
[s S44556 . 1 `uc 1 . 1 0 :3:0 
`uc 1 ENDP0 1 0 :1:3 
`uc 1 ENDP1 1 0 :1:4 
`uc 1 ENDP2 1 0 :1:5 
`uc 1 ENDP3 1 0 :1:6 
]
[u S44562 . 1 `S1863 1 . 1 0 `S1868 1 . 1 0 ]
"3174
[s S44566 . 1 `uc 1 . 1 0 :1:0 
`uc 1 SUSPND 1 0 :1:1 
`uc 1 RESUME 1 0 :1:2 
`uc 1 USBEN 1 0 :1:3 
`uc 1 PKTDIS 1 0 :1:4 
`uc 1 SE0 1 0 :1:5 
`uc 1 PPBRST 1 0 :1:6 
]
[u S44574 . 1 `S1889 1 . 1 0 ]
"3263
[s S44578 . 1 `uc 1 DMACNTHB 1 0 :2:0 
]
[u S44580 . 1 `S1909 1 . 1 0 ]
"3282
[s S44584 . 1 `uc 1 DMACNTLB 1 0 :8:0 
]
[u S44586 . 1 `S1917 1 . 1 0 ]
"3301
[s S44590 . 1 `uc 1 DMARCPTRHB 1 0 :4:0 
]
[u S44592 . 1 `S1925 1 . 1 0 ]
"3320
[s S44596 . 1 `uc 1 DMARCVPTRLB 1 0 :8:0 
]
[u S44598 . 1 `S1933 1 . 1 0 ]
"3339
[s S44602 . 1 `uc 1 DMATXPTRHB 1 0 :4:0 
]
[u S44604 . 1 `S1941 1 . 1 0 ]
"3358
[s S44608 . 1 `uc 1 DMATXPTRLB 1 0 :8:0 
]
[u S44610 . 1 `S1949 1 . 1 0 ]
"3382
[s S44614 . 1 `uc 1 COUT1 1 0 :1:0 
`uc 1 COUT2 1 0 :1:1 
]
[u S44617 . 1 `S1957 1 . 1 0 ]
"3393
[s S44620 . 1 `uc 1 COUT1 1 0 :1:0 
`uc 1 COUT2 1 0 :1:1 
]
[u S44623 . 1 `S1957 1 . 1 0 ]
"3412
[s S44626 . 1 `uc 1 SEN 1 0 :1:0 
`uc 1 RSEN 1 0 :1:1 
`uc 1 PEN 1 0 :1:2 
`uc 1 RCEN 1 0 :1:3 
`uc 1 ACKEN 1 0 :1:4 
`uc 1 ACKDT 1 0 :1:5 
`uc 1 ACKSTAT 1 0 :1:6 
`uc 1 GCEN 1 0 :1:7 
]
[s S44635 . 1 `uc 1 . 1 0 :1:0 
`uc 1 ADMSK1 1 0 :1:1 
`uc 1 ADMSK2 1 0 :1:2 
`uc 1 ADMSK3 1 0 :1:3 
`uc 1 ADMSK4 1 0 :1:4 
`uc 1 ADMSK5 1 0 :1:5 
]
[s S44642 . 1 `uc 1 . 1 0 :5:0 
`uc 1 ACKDT2 1 0 :1:5 
]
[s S44645 . 1 `uc 1 . 1 0 :4:0 
`uc 1 ACKEN2 1 0 :1:4 
]
[s S44648 . 1 `uc 1 . 1 0 :6:0 
`uc 1 ACKSTAT2 1 0 :1:6 
]
[s S44651 . 1 `uc 1 . 1 0 :1:0 
`uc 1 ADMSK12 1 0 :1:1 
]
[s S44654 . 1 `uc 1 . 1 0 :2:0 
`uc 1 ADMSK22 1 0 :1:2 
]
[s S44657 . 1 `uc 1 . 1 0 :3:0 
`uc 1 ADMSK32 1 0 :1:3 
]
[s S44660 . 1 `uc 1 . 1 0 :4:0 
`uc 1 ADMSK42 1 0 :1:4 
]
[s S44663 . 1 `uc 1 . 1 0 :5:0 
`uc 1 ADMSK52 1 0 :1:5 
]
[s S44666 . 1 `uc 1 . 1 0 :7:0 
`uc 1 GCEN2 1 0 :1:7 
]
[s S44669 . 1 `uc 1 . 1 0 :2:0 
`uc 1 PEN2 1 0 :1:2 
]
[s S44672 . 1 `uc 1 . 1 0 :3:0 
`uc 1 RCEN2 1 0 :1:3 
]
[s S44675 . 1 `uc 1 . 1 0 :1:0 
`uc 1 RSEN2 1 0 :1:1 
]
[s S44678 . 1 `uc 1 SEN2 1 0 :1:0 
]
[u S44680 . 1 `S1975 1 . 1 0 `S1984 1 . 1 0 `S1991 1 . 1 0 `S1994 1 . 1 0 `S1997 1 . 1 0 `S2000 1 . 1 0 `S2003 1 . 1 0 `S2006 1 . 1 0 `S2009 1 . 1 0 `S2012 1 . 1 0 `S2015 1 . 1 0 `S2018 1 . 1 0 `S2021 1 . 1 0 `S2024 1 . 1 0 `S2027 1 . 1 0 ]
"3502
[s S44697 . 1 `uc 1 SSPM 1 0 :4:0 
`uc 1 CKP 1 0 :1:4 
`uc 1 SSPEN 1 0 :1:5 
`uc 1 SSPOV 1 0 :1:6 
`uc 1 WCOL 1 0 :1:7 
]
[s S44703 . 1 `uc 1 SSPM0 1 0 :1:0 
`uc 1 SSPM1 1 0 :1:1 
`uc 1 SSPM2 1 0 :1:2 
`uc 1 SSPM3 1 0 :1:3 
]
[s S44708 . 1 `uc 1 . 1 0 :4:0 
`uc 1 CKP2 1 0 :1:4 
]
[s S44711 . 1 `uc 1 . 1 0 :5:0 
`uc 1 SSPEN2 1 0 :1:5 
]
[s S44714 . 1 `uc 1 SSPM02 1 0 :1:0 
]
[s S44716 . 1 `uc 1 . 1 0 :1:0 
`uc 1 SSPM12 1 0 :1:1 
]
[s S44719 . 1 `uc 1 . 1 0 :2:0 
`uc 1 SSPM22 1 0 :1:2 
]
[s S44722 . 1 `uc 1 . 1 0 :3:0 
`uc 1 SSPM32 1 0 :1:3 
]
[s S44725 . 1 `uc 1 . 1 0 :6:0 
`uc 1 SSPOV2 1 0 :1:6 
]
[s S44728 . 1 `uc 1 . 1 0 :7:0 
`uc 1 WCOL2 1 0 :1:7 
]
[u S44731 . 1 `S2100 1 . 1 0 `S2106 1 . 1 0 `S2111 1 . 1 0 `S2114 1 . 1 0 `S2117 1 . 1 0 `S2119 1 . 1 0 `S2122 1 . 1 0 `S2125 1 . 1 0 `S2128 1 . 1 0 `S2131 1 . 1 0 ]
"3687
[s S44743 . 1 `uc 1 . 1 0 :2:0 
`uc 1 R_NOT_W 1 0 :1:2 
]
[s S44746 . 1 `uc 1 . 1 0 :5:0 
`uc 1 D_NOT_A 1 0 :1:5 
]
[s S44749 . 1 `uc 1 BF 1 0 :1:0 
`uc 1 UA 1 0 :1:1 
`uc 1 R_nW 1 0 :1:2 
`uc 1 S 1 0 :1:3 
`uc 1 P 1 0 :1:4 
`uc 1 D_nA 1 0 :1:5 
`uc 1 CKE 1 0 :1:6 
`uc 1 SMP 1 0 :1:7 
]
[s S44758 . 1 `uc 1 BF2 1 0 :1:0 
]
[s S44760 . 1 `uc 1 . 1 0 :6:0 
`uc 1 CKE2 1 0 :1:6 
]
[s S44763 . 1 `uc 1 . 1 0 :5:0 
`uc 1 DA2 1 0 :1:5 
]
[s S44766 . 1 `uc 1 . 1 0 :5:0 
`uc 1 DATA_ADDRESS2 1 0 :1:5 
]
[s S44769 . 1 `uc 1 . 1 0 :5:0 
`uc 1 D_A2 1 0 :1:5 
]
[s S44772 . 1 `uc 1 . 1 0 :5:0 
`uc 1 D_nA2 1 0 :1:5 
]
[s S44775 . 1 `uc 1 . 1 0 :5:0 
`uc 1 I2C_DAT2 1 0 :1:5 
]
[s S44778 . 1 `uc 1 . 1 0 :2:0 
`uc 1 I2C_READ2 1 0 :1:2 
]
[s S44781 . 1 `uc 1 . 1 0 :3:0 
`uc 1 I2C_START2 1 0 :1:3 
]
[s S44784 . 1 `uc 1 . 1 0 :4:0 
`uc 1 I2C_STOP2 1 0 :1:4 
]
[s S44787 . 1 `uc 1 . 1 0 :4:0 
`uc 1 P2 1 0 :1:4 
]
[s S44790 . 1 `uc 1 . 1 0 :2:0 
`uc 1 READ_WRITE2 1 0 :1:2 
]
[s S44793 . 1 `uc 1 . 1 0 :2:0 
`uc 1 RW2 1 0 :1:2 
]
[s S44796 . 1 `uc 1 . 1 0 :2:0 
`uc 1 R_W2 1 0 :1:2 
]
[s S44799 . 1 `uc 1 . 1 0 :2:0 
`uc 1 R_nW2 1 0 :1:2 
]
[s S44802 . 1 `uc 1 . 1 0 :3:0 
`uc 1 S2 1 0 :1:3 
]
[s S44805 . 1 `uc 1 . 1 0 :7:0 
`uc 1 SMP2 1 0 :1:7 
]
[s S44808 . 1 `uc 1 . 1 0 :3:0 
`uc 1 START2 1 0 :1:3 
]
[s S44811 . 1 `uc 1 . 1 0 :4:0 
`uc 1 STOP2 1 0 :1:4 
]
[s S44814 . 1 `uc 1 . 1 0 :1:0 
`uc 1 UA2 1 0 :1:1 
]
[s S44817 . 1 `uc 1 . 1 0 :5:0 
`uc 1 nA2 1 0 :1:5 
]
[s S44820 . 1 `uc 1 . 1 0 :5:0 
`uc 1 nADDRESS2 1 0 :1:5 
]
[s S44823 . 1 `uc 1 . 1 0 :2:0 
`uc 1 nW2 1 0 :1:2 
]
[s S44826 . 1 `uc 1 . 1 0 :2:0 
`uc 1 nWRITE2 1 0 :1:2 
]
[u S44829 . 1 `S2180 1 . 1 0 `S2183 1 . 1 0 `S2186 1 . 1 0 `S2195 1 . 1 0 `S2197 1 . 1 0 `S2200 1 . 1 0 `S2203 1 . 1 0 `S2206 1 . 1 0 `S2209 1 . 1 0 `S2212 1 . 1 0 `S2215 1 . 1 0 `S2218 1 . 1 0 `S2221 1 . 1 0 `S2224 1 . 1 0 `S2227 1 . 1 0 `S2230 1 . 1 0 `S2233 1 . 1 0 `S2236 1 . 1 0 `S2239 1 . 1 0 `S2242 1 . 1 0 `S2245 1 . 1 0 `S2248 1 . 1 0 `S2251 1 . 1 0 `S2254 1 . 1 0 `S2257 1 . 1 0 `S2260 1 . 1 0 `S2263 1 . 1 0 ]
"3896
[s S44858 . 1 `uc 1 SSPADD 1 0 :8:0 
]
[s S44860 . 1 `uc 1 MSK0 1 0 :1:0 
`uc 1 MSK1 1 0 :1:1 
`uc 1 MSK2 1 0 :1:2 
`uc 1 MSK3 1 0 :1:3 
`uc 1 MSK4 1 0 :1:4 
`uc 1 MSK5 1 0 :1:5 
`uc 1 MSK6 1 0 :1:6 
`uc 1 MSK7 1 0 :1:7 
]
[s S44869 . 1 `uc 1 MSK02 1 0 :1:0 
]
[s S44871 . 1 `uc 1 . 1 0 :1:0 
`uc 1 MSK12 1 0 :1:1 
]
[s S44874 . 1 `uc 1 . 1 0 :2:0 
`uc 1 MSK22 1 0 :1:2 
]
[s S44877 . 1 `uc 1 . 1 0 :3:0 
`uc 1 MSK32 1 0 :1:3 
]
[s S44880 . 1 `uc 1 . 1 0 :4:0 
`uc 1 MSK42 1 0 :1:4 
]
[s S44883 . 1 `uc 1 . 1 0 :5:0 
`uc 1 MSK52 1 0 :1:5 
]
[s S44886 . 1 `uc 1 . 1 0 :6:0 
`uc 1 MSK62 1 0 :1:6 
]
[s S44889 . 1 `uc 1 . 1 0 :7:0 
`uc 1 MSK72 1 0 :1:7 
]
[u S44892 . 1 `S2381 1 . 1 0 `S2383 1 . 1 0 `S2392 1 . 1 0 `S2394 1 . 1 0 `S2397 1 . 1 0 `S2400 1 . 1 0 `S2403 1 . 1 0 `S2406 1 . 1 0 `S2409 1 . 1 0 `S2412 1 . 1 0 ]
"4210
[s S44905 . 1 `uc 1 SSPBUF 1 0 :8:0 
]
[u S44907 . 1 `S2462 1 . 1 0 ]
"4220
[s S44910 . 1 `uc 1 T4CKPS 1 0 :2:0 
`uc 1 TMR4ON 1 0 :1:2 
`uc 1 T4OUTPS 1 0 :4:3 
]
[s S44914 . 1 `uc 1 T4CKPS0 1 0 :1:0 
`uc 1 T4CKPS1 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 T4OUTPS0 1 0 :1:3 
`uc 1 T4OUTPS1 1 0 :1:4 
`uc 1 T4OUTPS2 1 0 :1:5 
`uc 1 T4OUTPS3 1 0 :1:6 
]
[u S44922 . 1 `S2469 1 . 1 0 `S2473 1 . 1 0 ]
"4299
[s S44927 . 1 `uc 1 PR4 1 0 :8:0 
]
[u S44929 . 1 `S2498 1 . 1 0 ]
"4318
[s S44933 . 1 `uc 1 TMR4 1 0 :8:0 
]
[u S44935 . 1 `S2506 1 . 1 0 ]
"4328
[s S44938 . 1 `uc 1 TMR3ON 1 0 :1:0 
`uc 1 RD16 1 0 :1:1 
`uc 1 T3SYNC 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 T3CKPS 1 0 :2:4 
`uc 1 TMR3CS 1 0 :2:6 
]
[s S44945 . 1 `uc 1 . 1 0 :4:0 
`uc 1 T3CKPS0 1 0 :1:4 
`uc 1 T3CKPS1 1 0 :1:5 
`uc 1 TMR3CS0 1 0 :1:6 
`uc 1 TMR3CS1 1 0 :1:7 
]
[s S44951 . 1 `uc 1 . 1 0 :7:0 
`uc 1 RD163 1 0 :1:7 
]
[s S44954 . 1 `uc 1 . 1 0 :7:0 
`uc 1 T3RD16 1 0 :1:7 
]
[u S44957 . 1 `S2513 1 . 1 0 `S2520 1 . 1 0 `S2526 1 . 1 0 `S2529 1 . 1 0 ]
"4432
[s S44965 . 1 `uc 1 TMR3L 1 0 :8:0 
]
[u S44967 . 1 `S2559 1 . 1 0 ]
"4451
[s S44971 . 1 `uc 1 TMR3H 1 0 :8:0 
]
[u S44973 . 1 `S2567 1 . 1 0 ]
"4461
[s S44976 . 1 `uc 1 ABDEN 1 0 :1:0 
`uc 1 WUE 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 BRG16 1 0 :1:3 
`uc 1 TXCKP 1 0 :1:4 
`uc 1 RXDTP 1 0 :1:5 
`uc 1 RCIDL 1 0 :1:6 
`uc 1 ABDOVF 1 0 :1:7 
]
[s S44985 . 1 `uc 1 ABDEN2 1 0 :1:0 
]
[s S44987 . 1 `uc 1 . 1 0 :7:0 
`uc 1 ABDOVF2 1 0 :1:7 
]
[s S44990 . 1 `uc 1 . 1 0 :3:0 
`uc 1 BRG162 1 0 :1:3 
]
[s S44993 . 1 `uc 1 . 1 0 :5:0 
`uc 1 DTRXP2 1 0 :1:5 
]
[s S44996 . 1 `uc 1 . 1 0 :6:0 
`uc 1 RCIDL2 1 0 :1:6 
]
[s S44999 . 1 `uc 1 . 1 0 :6:0 
`uc 1 RCMT2 1 0 :1:6 
]
[s S45002 . 1 `uc 1 . 1 0 :5:0 
`uc 1 RXDTP2 1 0 :1:5 
]
[s S45005 . 1 `uc 1 . 1 0 :4:0 
`uc 1 SCKP2 1 0 :1:4 
]
[s S45008 . 1 `uc 1 . 1 0 :4:0 
`uc 1 TXCKP2 1 0 :1:4 
]
[s S45011 . 1 `uc 1 . 1 0 :1:0 
`uc 1 WUE2 1 0 :1:1 
]
[u S45014 . 1 `S2574 1 . 1 0 `S2583 1 . 1 0 `S2585 1 . 1 0 `S2588 1 . 1 0 `S2591 1 . 1 0 `S2594 1 . 1 0 `S2597 1 . 1 0 `S2600 1 . 1 0 `S2603 1 . 1 0 `S2606 1 . 1 0 `S2609 1 . 1 0 ]
"4615
[s S45028 . 1 `uc 1 SPBRGH2 1 0 :8:0 
]
[u S45030 . 1 `S2664 1 . 1 0 ]
"4643
[s S45035 . 1 `uc 1 ABDEN 1 0 :1:0 
`uc 1 WUE 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 BRG16 1 0 :1:3 
`uc 1 TXCKP 1 0 :1:4 
`uc 1 RXDTP 1 0 :1:5 
`uc 1 RCIDL 1 0 :1:6 
`uc 1 ABDOVF 1 0 :1:7 
]
[s S45044 . 1 `uc 1 ABDEN1 1 0 :1:0 
]
[s S45046 . 1 `uc 1 . 1 0 :7:0 
`uc 1 ABDOVF1 1 0 :1:7 
]
[s S45049 . 1 `uc 1 . 1 0 :3:0 
`uc 1 BRG161 1 0 :1:3 
]
[s S45052 . 1 `uc 1 . 1 0 :4:0 
`uc 1 CKTXP 1 0 :1:4 
]
[s S45055 . 1 `uc 1 . 1 0 :5:0 
`uc 1 DTRXP 1 0 :1:5 
]
[s S45058 . 1 `uc 1 . 1 0 :5:0 
`uc 1 DTRXP1 1 0 :1:5 
]
[s S45061 . 1 `uc 1 . 1 0 :6:0 
`uc 1 RCIDL1 1 0 :1:6 
]
[s S45064 . 1 `uc 1 . 1 0 :6:0 
`uc 1 RCMT 1 0 :1:6 
]
[s S45067 . 1 `uc 1 . 1 0 :6:0 
`uc 1 RCMT1 1 0 :1:6 
]
[s S45070 . 1 `uc 1 . 1 0 :5:0 
`uc 1 RXDTP1 1 0 :1:5 
]
[s S45073 . 1 `uc 1 . 1 0 :4:0 
`uc 1 SCKP 1 0 :1:4 
]
[s S45076 . 1 `uc 1 . 1 0 :4:0 
`uc 1 SCKP1 1 0 :1:4 
]
[s S45079 . 1 `uc 1 . 1 0 :4:0 
`uc 1 TXCKP1 1 0 :1:4 
]
[s S45082 . 1 `uc 1 . 1 0 :1:0 
`uc 1 WUE1 1 0 :1:1 
]
[s S45085 . 1 `uc 1 . 1 0 :5:0 
`uc 1 RXCKP 1 0 :1:5 
]
[s S45088 . 1 `uc 1 . 1 0 :1:0 
`uc 1 W4E 1 0 :1:1 
]
[u S45091 . 1 `S2574 1 . 1 0 `S2682 1 . 1 0 `S2684 1 . 1 0 `S2687 1 . 1 0 `S2690 1 . 1 0 `S2693 1 . 1 0 `S2696 1 . 1 0 `S2699 1 . 1 0 `S2702 1 . 1 0 `S2705 1 . 1 0 `S2708 1 . 1 0 `S2711 1 . 1 0 `S2714 1 . 1 0 `S2717 1 . 1 0 `S2720 1 . 1 0 `S2723 1 . 1 0 `S2726 1 . 1 0 ]
"4723
[s S45110 . 1 `uc 1 ABDEN 1 0 :1:0 
`uc 1 WUE 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 BRG16 1 0 :1:3 
`uc 1 TXCKP 1 0 :1:4 
`uc 1 RXDTP 1 0 :1:5 
`uc 1 RCIDL 1 0 :1:6 
`uc 1 ABDOVF 1 0 :1:7 
]
[s S45119 . 1 `uc 1 ABDEN1 1 0 :1:0 
]
[s S45121 . 1 `uc 1 . 1 0 :7:0 
`uc 1 ABDOVF1 1 0 :1:7 
]
[s S45124 . 1 `uc 1 . 1 0 :3:0 
`uc 1 BRG161 1 0 :1:3 
]
[s S45127 . 1 `uc 1 . 1 0 :4:0 
`uc 1 CKTXP 1 0 :1:4 
]
[s S45130 . 1 `uc 1 . 1 0 :5:0 
`uc 1 DTRXP 1 0 :1:5 
]
[s S45133 . 1 `uc 1 . 1 0 :5:0 
`uc 1 DTRXP1 1 0 :1:5 
]
[s S45136 . 1 `uc 1 . 1 0 :6:0 
`uc 1 RCIDL1 1 0 :1:6 
]
[s S45139 . 1 `uc 1 . 1 0 :6:0 
`uc 1 RCMT 1 0 :1:6 
]
[s S45142 . 1 `uc 1 . 1 0 :6:0 
`uc 1 RCMT1 1 0 :1:6 
]
[s S45145 . 1 `uc 1 . 1 0 :5:0 
`uc 1 RXDTP1 1 0 :1:5 
]
[s S45148 . 1 `uc 1 . 1 0 :4:0 
`uc 1 SCKP 1 0 :1:4 
]
[s S45151 . 1 `uc 1 . 1 0 :4:0 
`uc 1 SCKP1 1 0 :1:4 
]
[s S45154 . 1 `uc 1 . 1 0 :4:0 
`uc 1 TXCKP1 1 0 :1:4 
]
[s S45157 . 1 `uc 1 . 1 0 :1:0 
`uc 1 WUE1 1 0 :1:1 
]
[s S45160 . 1 `uc 1 . 1 0 :5:0 
`uc 1 RXCKP 1 0 :1:5 
]
[s S45163 . 1 `uc 1 . 1 0 :1:0 
`uc 1 W4E 1 0 :1:1 
]
[u S45166 . 1 `S2574 1 . 1 0 `S2682 1 . 1 0 `S2684 1 . 1 0 `S2687 1 . 1 0 `S2690 1 . 1 0 `S2693 1 . 1 0 `S2696 1 . 1 0 `S2699 1 . 1 0 `S2702 1 . 1 0 `S2705 1 . 1 0 `S2708 1 . 1 0 `S2711 1 . 1 0 `S2714 1 . 1 0 `S2717 1 . 1 0 `S2720 1 . 1 0 `S2723 1 . 1 0 `S2726 1 . 1 0 ]
"4916
[s S45185 . 1 `uc 1 ABDEN 1 0 :1:0 
`uc 1 WUE 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 BRG16 1 0 :1:3 
`uc 1 TXCKP 1 0 :1:4 
`uc 1 RXDTP 1 0 :1:5 
`uc 1 RCIDL 1 0 :1:6 
`uc 1 ABDOVF 1 0 :1:7 
]
[s S45194 . 1 `uc 1 ABDEN1 1 0 :1:0 
]
[s S45196 . 1 `uc 1 . 1 0 :7:0 
`uc 1 ABDOVF1 1 0 :1:7 
]
[s S45199 . 1 `uc 1 . 1 0 :3:0 
`uc 1 BRG161 1 0 :1:3 
]
[s S45202 . 1 `uc 1 . 1 0 :4:0 
`uc 1 CKTXP 1 0 :1:4 
]
[s S45205 . 1 `uc 1 . 1 0 :5:0 
`uc 1 DTRXP 1 0 :1:5 
]
[s S45208 . 1 `uc 1 . 1 0 :5:0 
`uc 1 DTRXP1 1 0 :1:5 
]
[s S45211 . 1 `uc 1 . 1 0 :6:0 
`uc 1 RCIDL1 1 0 :1:6 
]
[s S45214 . 1 `uc 1 . 1 0 :6:0 
`uc 1 RCMT 1 0 :1:6 
]
[s S45217 . 1 `uc 1 . 1 0 :6:0 
`uc 1 RCMT1 1 0 :1:6 
]
[s S45220 . 1 `uc 1 . 1 0 :5:0 
`uc 1 RXDTP1 1 0 :1:5 
]
[s S45223 . 1 `uc 1 . 1 0 :4:0 
`uc 1 SCKP 1 0 :1:4 
]
[s S45226 . 1 `uc 1 . 1 0 :4:0 
`uc 1 SCKP1 1 0 :1:4 
]
[s S45229 . 1 `uc 1 . 1 0 :4:0 
`uc 1 TXCKP1 1 0 :1:4 
]
[s S45232 . 1 `uc 1 . 1 0 :1:0 
`uc 1 WUE1 1 0 :1:1 
]
[s S45235 . 1 `uc 1 . 1 0 :5:0 
`uc 1 RXCKP 1 0 :1:5 
]
[s S45238 . 1 `uc 1 . 1 0 :1:0 
`uc 1 W4E 1 0 :1:1 
]
[u S45241 . 1 `S2574 1 . 1 0 `S2682 1 . 1 0 `S2684 1 . 1 0 `S2687 1 . 1 0 `S2690 1 . 1 0 `S2693 1 . 1 0 `S2696 1 . 1 0 `S2699 1 . 1 0 `S2702 1 . 1 0 `S2705 1 . 1 0 `S2708 1 . 1 0 `S2711 1 . 1 0 `S2714 1 . 1 0 `S2717 1 . 1 0 `S2720 1 . 1 0 `S2723 1 . 1 0 `S2726 1 . 1 0 ]
"5232
[s S45262 . 1 `uc 1 SPBRGH1 1 0 :8:0 
]
[u S45264 . 1 `S3068 1 . 1 0 ]
"5242
[s S45267 . 1 `uc 1 SPBRGH1 1 0 :8:0 
]
[u S45269 . 1 `S3068 1 . 1 0 ]
"5255
[s S45272 . 1 `uc 1 RA0 1 0 :1:0 
`uc 1 RA1 1 0 :1:1 
`uc 1 RA2 1 0 :1:2 
`uc 1 RA3 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 RA5 1 0 :1:5 
`uc 1 RA6 1 0 :1:6 
`uc 1 RA7 1 0 :1:7 
]
[s S45281 . 1 `uc 1 AN0 1 0 :1:0 
`uc 1 AN1 1 0 :1:1 
`uc 1 AN2 1 0 :1:2 
`uc 1 AN3 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 AN4 1 0 :1:5 
`uc 1 OSC2 1 0 :1:6 
`uc 1 OSC1 1 0 :1:7 
]
[s S45290 . 1 `uc 1 . 1 0 :5:0 
`uc 1 NOT_SS1 1 0 :1:5 
]
[s S45293 . 1 `uc 1 C1INA 1 0 :1:0 
`uc 1 C2INA 1 0 :1:1 
`uc 1 VREF_MINUS 1 0 :1:2 
`uc 1 VREF_PLUS 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 nSS1 1 0 :1:5 
`uc 1 CLKO 1 0 :1:6 
`uc 1 CLKI 1 0 :1:7 
]
[s S45302 . 1 `uc 1 . 1 0 :2:0 
`uc 1 CVREF_MINUS 1 0 :1:2 
`uc 1 C1INB 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 HLVDIN 1 0 :1:5 
]
[s S45308 . 1 `uc 1 RP0 1 0 :1:0 
`uc 1 RP1 1 0 :1:1 
`uc 1 C2INB 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 RCV 1 0 :1:5 
]
[s S45314 . 1 `uc 1 ULPWU 1 0 :1:0 
`uc 1 . 1 0 :4:1 
`uc 1 RP2 1 0 :1:5 
]
[s S45318 . 1 `uc 1 . 1 0 :5:0 
`uc 1 LVDIN 1 0 :1:5 
]
[s S45321 . 1 `uc 1 . 1 0 :4:0 
`uc 1 RA4 1 0 :1:4 
]
[s S45324 . 1 `uc 1 . 1 0 :7:0 
`uc 1 RJPU 1 0 :1:7 
]
[s S45327 . 1 `uc 1 ULPWUIN 1 0 :1:0 
]
[u S45329 . 1 `S3082 1 . 1 0 `S3091 1 . 1 0 `S3100 1 . 1 0 `S3103 1 . 1 0 `S3112 1 . 1 0 `S3118 1 . 1 0 `S3124 1 . 1 0 `S3128 1 . 1 0 `S3131 1 . 1 0 `S3134 1 . 1 0 `S3137 1 . 1 0 ]
"5339
[s S45342 . 1 `uc 1 RB0 1 0 :1:0 
`uc 1 RB1 1 0 :1:1 
`uc 1 RB2 1 0 :1:2 
`uc 1 RB3 1 0 :1:3 
`uc 1 RB4 1 0 :1:4 
`uc 1 RB5 1 0 :1:5 
`uc 1 RB6 1 0 :1:6 
`uc 1 RB7 1 0 :1:7 
]
[s S45351 . 1 `uc 1 AN12 1 0 :1:0 
`uc 1 AN10 1 0 :1:1 
`uc 1 AN8 1 0 :1:2 
`uc 1 AN9 1 0 :1:3 
`uc 1 . 1 0 :2:4 
`uc 1 KBI2 1 0 :1:6 
`uc 1 KBI3 1 0 :1:7 
]
[s S45359 . 1 `uc 1 INT0 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 CTEDG1 1 0 :1:2 
`uc 1 CTEDG2 1 0 :1:3 
`uc 1 KBI0 1 0 :1:4 
`uc 1 KBI1 1 0 :1:5 
`uc 1 PGC 1 0 :1:6 
`uc 1 PGD 1 0 :1:7 
]
[s S45368 . 1 `uc 1 RP3 1 0 :1:0 
`uc 1 RTCC 1 0 :1:1 
`uc 1 . 1 0 :2:2 
`uc 1 SCK1 1 0 :1:4 
`uc 1 SDI1 1 0 :1:5 
`uc 1 RP9 1 0 :1:6 
`uc 1 RP10 1 0 :1:7 
]
[s S45376 . 1 `uc 1 . 1 0 :1:0 
`uc 1 RP4 1 0 :1:1 
`uc 1 VMO 1 0 :1:2 
`uc 1 VPO 1 0 :1:3 
`uc 1 SCL1 1 0 :1:4 
`uc 1 SDA1 1 0 :1:5 
]
[s S45383 . 1 `uc 1 . 1 0 :2:0 
`uc 1 REFO 1 0 :1:2 
`uc 1 RP6 1 0 :1:3 
`uc 1 RP7 1 0 :1:4 
`uc 1 RP8 1 0 :1:5 
]
[s S45389 . 1 `uc 1 . 1 0 :2:0 
`uc 1 RP5 1 0 :1:2 
]
[s S45392 . 1 `uc 1 . 1 0 :3:0 
`uc 1 CCP2_PA2 1 0 :1:3 
]
[u S45395 . 1 `S3209 1 . 1 0 `S3218 1 . 1 0 `S3226 1 . 1 0 `S3235 1 . 1 0 `S3243 1 . 1 0 `S3250 1 . 1 0 `S3256 1 . 1 0 `S3259 1 . 1 0 ]
"5586
[s S45405 . 1 `uc 1 RC0 1 0 :1:0 
`uc 1 RC1 1 0 :1:1 
`uc 1 RC2 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 RC4 1 0 :1:4 
`uc 1 RC5 1 0 :1:5 
`uc 1 RC6 1 0 :1:6 
`uc 1 RC7 1 0 :1:7 
]
[s S45414 . 1 `uc 1 T1OSO 1 0 :1:0 
`uc 1 T1OSI 1 0 :1:1 
`uc 1 AN11 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 D_MINUS 1 0 :1:4 
`uc 1 D_PLUS 1 0 :1:5 
]
[s S45421 . 1 `uc 1 . 1 0 :1:0 
`uc 1 NOT_UOE 1 0 :1:1 
]
[s S45424 . 1 `uc 1 T1CK 1 0 :1:0 
`uc 1 nUOE 1 0 :1:1 
`uc 1 CTPLS 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 VM 1 0 :1:4 
`uc 1 VP 1 0 :1:5 
`uc 1 TX1 1 0 :1:6 
`uc 1 RX1 1 0 :1:7 
]
[s S45433 . 1 `uc 1 RP11 1 0 :1:0 
`uc 1 RP12 1 0 :1:1 
`uc 1 RP13 1 0 :1:2 
`uc 1 . 1 0 :3:3 
`uc 1 CK1 1 0 :1:6 
`uc 1 DT1 1 0 :1:7 
]
[s S45440 . 1 `uc 1 . 1 0 :6:0 
`uc 1 RP17 1 0 :1:6 
`uc 1 SDO1 1 0 :1:7 
]
[s S45444 . 1 `uc 1 . 1 0 :7:0 
`uc 1 RP18 1 0 :1:7 
]
[s S45447 . 1 `uc 1 . 1 0 :1:0 
`uc 1 CCP2 1 0 :1:1 
]
[s S45450 . 1 `uc 1 . 1 0 :2:0 
`uc 1 PA1 1 0 :1:2 
]
[s S45453 . 1 `uc 1 . 1 0 :1:0 
`uc 1 PA2 1 0 :1:1 
]
[s S45456 . 1 `uc 1 . 1 0 :3:0 
`uc 1 RC3 1 0 :1:3 
]
[u S45459 . 1 `S3325 1 . 1 0 `S3334 1 . 1 0 `S3341 1 . 1 0 `S3344 1 . 1 0 `S3353 1 . 1 0 `S3360 1 . 1 0 `S3364 1 . 1 0 `S3367 1 . 1 0 `S3370 1 . 1 0 `S3373 1 . 1 0 `S3376 1 . 1 0 ]
"5852
[s S45472 . 1 `uc 1 HLVDL 1 0 :4:0 
`uc 1 HLVDEN 1 0 :1:4 
`uc 1 IRVST 1 0 :1:5 
`uc 1 BGVST 1 0 :1:6 
`uc 1 VDIRMAG 1 0 :1:7 
]
[s S45478 . 1 `uc 1 HLVDL0 1 0 :1:0 
`uc 1 HLVDL1 1 0 :1:1 
`uc 1 HLVDL2 1 0 :1:2 
`uc 1 HLVDL3 1 0 :1:3 
]
[u S45483 . 1 `S3446 1 . 1 0 `S3452 1 . 1 0 ]
"6036
[s S45487 . 1 `uc 1 INTLVL 1 0 :4:0 
`uc 1 DLYCYC 1 0 :4:4 
]
[s S45490 . 1 `uc 1 INTLVL0 1 0 :1:0 
`uc 1 INTLVL1 1 0 :1:1 
`uc 1 INTLVL2 1 0 :1:2 
`uc 1 INTLVL3 1 0 :1:3 
`uc 1 DLYCYC0 1 0 :1:4 
`uc 1 DLYCYC1 1 0 :1:5 
`uc 1 DLYCYC2 1 0 :1:6 
`uc 1 DLYCYC3 1 0 :1:7 
]
[u S45499 . 1 `S3472 1 . 1 0 `S3475 1 . 1 0 ]
"6106
[s S45503 . 1 `uc 1 DMAEN 1 0 :1:0 
`uc 1 DLYINTEN 1 0 :1:1 
`uc 1 DUPLEX0 1 0 :1:2 
`uc 1 DUPLEX1 1 0 :1:3 
`uc 1 RXINC 1 0 :1:4 
`uc 1 TXINC 1 0 :1:5 
`uc 1 SSCON0 1 0 :1:6 
`uc 1 SSCON1 1 0 :1:7 
]
[u S45512 . 1 `S3500 1 . 1 0 ]
"6177
[s S45515 . 1 `uc 1 LATA0 1 0 :1:0 
`uc 1 LATA1 1 0 :1:1 
`uc 1 LATA2 1 0 :1:2 
`uc 1 LATA3 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 LATA5 1 0 :1:5 
`uc 1 LATA6 1 0 :1:6 
`uc 1 LATA7 1 0 :1:7 
]
[s S45524 . 1 `uc 1 LA0 1 0 :1:0 
]
[s S45526 . 1 `uc 1 . 1 0 :1:0 
`uc 1 LA1 1 0 :1:1 
]
[s S45529 . 1 `uc 1 . 1 0 :2:0 
`uc 1 LA2 1 0 :1:2 
]
[s S45532 . 1 `uc 1 . 1 0 :3:0 
`uc 1 LA3 1 0 :1:3 
]
[s S45535 . 1 `uc 1 . 1 0 :4:0 
`uc 1 LA4 1 0 :1:4 
]
[s S45538 . 1 `uc 1 . 1 0 :5:0 
`uc 1 LA5 1 0 :1:5 
]
[s S45541 . 1 `uc 1 . 1 0 :6:0 
`uc 1 LA6 1 0 :1:6 
]
[s S45544 . 1 `uc 1 . 1 0 :7:0 
`uc 1 LA7 1 0 :1:7 
]
[u S45547 . 1 `S3521 1 . 1 0 `S3530 1 . 1 0 `S3532 1 . 1 0 `S3535 1 . 1 0 `S3538 1 . 1 0 `S3541 1 . 1 0 `S3544 1 . 1 0 `S3547 1 . 1 0 `S3550 1 . 1 0 ]
"6269
[s S45558 . 1 `uc 1 LATB0 1 0 :1:0 
`uc 1 LATB1 1 0 :1:1 
`uc 1 LATB2 1 0 :1:2 
`uc 1 LATB3 1 0 :1:3 
`uc 1 LATB4 1 0 :1:4 
`uc 1 LATB5 1 0 :1:5 
`uc 1 LATB6 1 0 :1:6 
`uc 1 LATB7 1 0 :1:7 
]
[s S45567 . 1 `uc 1 LB0 1 0 :1:0 
]
[s S45569 . 1 `uc 1 . 1 0 :1:0 
`uc 1 LB1 1 0 :1:1 
]
[s S45572 . 1 `uc 1 . 1 0 :2:0 
`uc 1 LB2 1 0 :1:2 
]
[s S45575 . 1 `uc 1 . 1 0 :3:0 
`uc 1 LB3 1 0 :1:3 
]
[s S45578 . 1 `uc 1 . 1 0 :4:0 
`uc 1 LB4 1 0 :1:4 
]
[s S45581 . 1 `uc 1 . 1 0 :5:0 
`uc 1 LB5 1 0 :1:5 
]
[s S45584 . 1 `uc 1 . 1 0 :6:0 
`uc 1 LB6 1 0 :1:6 
]
[s S45587 . 1 `uc 1 . 1 0 :7:0 
`uc 1 LB7 1 0 :1:7 
]
[u S45590 . 1 `S3596 1 . 1 0 `S3605 1 . 1 0 `S3607 1 . 1 0 `S3610 1 . 1 0 `S3613 1 . 1 0 `S3616 1 . 1 0 `S3619 1 . 1 0 `S3622 1 . 1 0 `S3625 1 . 1 0 ]
"6396
[s S45601 . 1 `uc 1 LATC0 1 0 :1:0 
`uc 1 LATC1 1 0 :1:1 
`uc 1 LATC2 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 LATC4 1 0 :1:4 
`uc 1 LATC5 1 0 :1:5 
`uc 1 LATC6 1 0 :1:6 
`uc 1 LATC7 1 0 :1:7 
]
[s S45610 . 1 `uc 1 LC0 1 0 :1:0 
]
[s S45612 . 1 `uc 1 . 1 0 :1:0 
`uc 1 LC1 1 0 :1:1 
]
[s S45615 . 1 `uc 1 . 1 0 :2:0 
`uc 1 LC2 1 0 :1:2 
]
[s S45618 . 1 `uc 1 . 1 0 :3:0 
`uc 1 LC3 1 0 :1:3 
]
[s S45621 . 1 `uc 1 . 1 0 :4:0 
`uc 1 LC4 1 0 :1:4 
]
[s S45624 . 1 `uc 1 . 1 0 :5:0 
`uc 1 LC5 1 0 :1:5 
]
[s S45627 . 1 `uc 1 . 1 0 :6:0 
`uc 1 LC6 1 0 :1:6 
]
[s S45630 . 1 `uc 1 . 1 0 :7:0 
`uc 1 LC7 1 0 :1:7 
]
[u S45633 . 1 `S3671 1 . 1 0 `S3680 1 . 1 0 `S3682 1 . 1 0 `S3685 1 . 1 0 `S3688 1 . 1 0 `S3691 1 . 1 0 `S3694 1 . 1 0 `S3697 1 . 1 0 `S3700 1 . 1 0 ]
"6607
[s S45645 . 1 `uc 1 ALRMVALL 1 0 :8:0 
]
[u S45647 . 1 `S3747 1 . 1 0 ]
"6626
[s S45651 . 1 `uc 1 ALRMVALH 1 0 :8:0 
]
[u S45653 . 1 `S3755 1 . 1 0 ]
"6636
[s S45656 . 1 `uc 1 ARPT 1 0 :8:0 
]
[s S45658 . 1 `uc 1 ARPT0 1 0 :1:0 
`uc 1 ARPT1 1 0 :1:1 
`uc 1 ARPT2 1 0 :1:2 
`uc 1 ARPT3 1 0 :1:3 
`uc 1 ARPT4 1 0 :1:4 
`uc 1 ARPT5 1 0 :1:5 
`uc 1 ARPT6 1 0 :1:6 
`uc 1 ARPT7 1 0 :1:7 
]
[u S45667 . 1 `S3762 1 . 1 0 `S3764 1 . 1 0 ]
"6665
[s S45671 . 1 `uc 1 ALRMPTR 1 0 :2:0 
`uc 1 AMASK 1 0 :4:2 
`uc 1 CHIME 1 0 :1:6 
`uc 1 ALRMEN 1 0 :1:7 
]
[s S45676 . 1 `uc 1 ALRMPTR0 1 0 :1:0 
`uc 1 ALRMPTR1 1 0 :1:1 
`uc 1 AMASK0 1 0 :1:2 
`uc 1 AMASK1 1 0 :1:3 
`uc 1 AMASK2 1 0 :1:4 
`uc 1 AMASK3 1 0 :1:5 
]
[u S45683 . 1 `S3788 1 . 1 0 `S3793 1 . 1 0 ]
"6735
[s S45687 . 1 `uc 1 TRISA0 1 0 :1:0 
`uc 1 TRISA1 1 0 :1:1 
`uc 1 TRISA2 1 0 :1:2 
`uc 1 TRISA3 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 TRISA5 1 0 :1:5 
`uc 1 TRISA6 1 0 :1:6 
`uc 1 TRISA7 1 0 :1:7 
]
[u S45696 . 1 `S3816 1 . 1 0 ]
"6806
[s S45699 . 1 `uc 1 TRISB0 1 0 :1:0 
`uc 1 TRISB1 1 0 :1:1 
`uc 1 TRISB2 1 0 :1:2 
`uc 1 TRISB3 1 0 :1:3 
`uc 1 TRISB4 1 0 :1:4 
`uc 1 TRISB5 1 0 :1:5 
`uc 1 TRISB6 1 0 :1:6 
`uc 1 TRISB7 1 0 :1:7 
]
[u S45708 . 1 `S3837 1 . 1 0 ]
"6862
[s S45711 . 1 `uc 1 TRISC0 1 0 :1:0 
`uc 1 TRISC1 1 0 :1:1 
`uc 1 TRISC2 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 TRISC4 1 0 :1:4 
`uc 1 TRISC5 1 0 :1:5 
`uc 1 TRISC6 1 0 :1:6 
`uc 1 TRISC7 1 0 :1:7 
]
[s S45720 . 1 `uc 1 . 1 0 :3:0 
`uc 1 TRISC3 1 0 :1:3 
]
[u S45723 . 1 `S3858 1 . 1 0 `S3867 1 . 1 0 ]
"6927
[s S45727 . 1 `uc 1 T3GSS0 1 0 :1:0 
`uc 1 T3GSS1 1 0 :1:1 
`uc 1 T3GVAL 1 0 :1:2 
`uc 1 T3GGO_T3DONE 1 0 :1:3 
`uc 1 T3GSPM 1 0 :1:4 
`uc 1 T3GTM 1 0 :1:5 
`uc 1 T3GPOL 1 0 :1:6 
`uc 1 TMR3GE 1 0 :1:7 
]
[s S45736 . 1 `uc 1 . 1 0 :3:0 
`uc 1 T3GGO 1 0 :1:3 
]
[s S45739 . 1 `uc 1 . 1 0 :3:0 
`uc 1 T3DONE 1 0 :1:3 
]
[u S45742 . 1 `S3886 1 . 1 0 `S3895 1 . 1 0 `S3898 1 . 1 0 ]
"7050
[s S45748 . 1 `uc 1 RTCVALL 1 0 :8:0 
]
[u S45750 . 1 `S3922 1 . 1 0 ]
"7060
[s S45753 . 1 `uc 1 RTCVALH 1 0 :8:0 
]
[s S45755 . 1 `uc 1 . 1 0 :6:0 
`uc 1 WAITB0 1 0 :1:6 
]
[s S45758 . 1 `uc 1 . 1 0 :7:0 
`uc 1 WAITB1 1 0 :1:7 
]
[s S45761 . 1 `uc 1 WAITE0 1 0 :1:0 
]
[s S45763 . 1 `uc 1 . 1 0 :1:0 
`uc 1 WAITE1 1 0 :1:1 
]
[s S45766 . 1 `uc 1 . 1 0 :2:0 
`uc 1 WAITM0 1 0 :1:2 
]
[s S45769 . 1 `uc 1 . 1 0 :3:0 
`uc 1 WAITM1 1 0 :1:3 
]
[s S45772 . 1 `uc 1 . 1 0 :4:0 
`uc 1 WAITM2 1 0 :1:4 
]
[s S45775 . 1 `uc 1 . 1 0 :5:0 
`uc 1 WAITM3 1 0 :1:5 
]
[u S45778 . 1 `S3929 1 . 1 0 `S3931 1 . 1 0 `S3934 1 . 1 0 `S3937 1 . 1 0 `S3939 1 . 1 0 `S3942 1 . 1 0 `S3945 1 . 1 0 `S3948 1 . 1 0 `S3951 1 . 1 0 ]
"7110
[s S45789 . 1 `uc 1 T1GSS0 1 0 :1:0 
`uc 1 T1GSS1 1 0 :1:1 
`uc 1 T1GVAL 1 0 :1:2 
`uc 1 T1GGO_T1DONE 1 0 :1:3 
`uc 1 T1GSPM 1 0 :1:4 
`uc 1 T1GTM 1 0 :1:5 
`uc 1 T1GPOL 1 0 :1:6 
`uc 1 TMR1GE 1 0 :1:7 
]
[s S45798 . 1 `uc 1 . 1 0 :3:0 
`uc 1 T1GGO 1 0 :1:3 
]
[s S45801 . 1 `uc 1 . 1 0 :3:0 
`uc 1 T1DONE 1 0 :1:3 
]
[u S45804 . 1 `S3990 1 . 1 0 `S3999 1 . 1 0 `S4002 1 . 1 0 ]
"7184
[s S45809 . 1 `uc 1 TUN 1 0 :6:0 
`uc 1 PLLEN 1 0 :1:6 
`uc 1 INTSRC 1 0 :1:7 
]
[s S45813 . 1 `uc 1 TUN0 1 0 :1:0 
`uc 1 TUN1 1 0 :1:1 
`uc 1 TUN2 1 0 :1:2 
`uc 1 TUN3 1 0 :1:3 
`uc 1 TUN4 1 0 :1:4 
`uc 1 TUN5 1 0 :1:5 
]
[u S45820 . 1 `S4025 1 . 1 0 `S4029 1 . 1 0 ]
"7258
[s S45824 . 1 `uc 1 RX9D 1 0 :1:0 
`uc 1 OERR 1 0 :1:1 
`uc 1 FERR 1 0 :1:2 
`uc 1 ADDEN 1 0 :1:3 
`uc 1 CREN 1 0 :1:4 
`uc 1 SREN 1 0 :1:5 
`uc 1 RX9 1 0 :1:6 
`uc 1 SPEN 1 0 :1:7 
]
[s S45833 . 1 `uc 1 RX9D2 1 0 :1:0 
`uc 1 OERR2 1 0 :1:1 
`uc 1 FERR2 1 0 :1:2 
`uc 1 ADDEN2 1 0 :1:3 
`uc 1 CREN2 1 0 :1:4 
`uc 1 SREN2 1 0 :1:5 
`uc 1 RX92 1 0 :1:6 
`uc 1 SPEN2 1 0 :1:7 
]
[s S45842 . 1 `uc 1 . 1 0 :6:0 
`uc 1 RC8_92 1 0 :1:6 
]
[s S45845 . 1 `uc 1 . 1 0 :6:0 
`uc 1 RC92 1 0 :1:6 
]
[s S45848 . 1 `uc 1 RCD82 1 0 :1:0 
]
[u S45850 . 1 `S4051 1 . 1 0 `S4060 1 . 1 0 `S4069 1 . 1 0 `S4072 1 . 1 0 `S4075 1 . 1 0 ]
"7345
[s S45857 . 1 `uc 1 TMR1IE 1 0 :1:0 
`uc 1 TMR2IE 1 0 :1:1 
`uc 1 CCP1IE 1 0 :1:2 
`uc 1 SSP1IE 1 0 :1:3 
`uc 1 TX1IE 1 0 :1:4 
`uc 1 RC1IE 1 0 :1:5 
`uc 1 ADIE 1 0 :1:6 
]
[s S45865 . 1 `uc 1 . 1 0 :3:0 
`uc 1 SSPIE 1 0 :1:3 
`uc 1 TXIE 1 0 :1:4 
`uc 1 RCIE 1 0 :1:5 
]
[u S45870 . 1 `S4110 1 . 1 0 `S4118 1 . 1 0 ]
"7466
[s S45874 . 1 `uc 1 TMR1IF 1 0 :1:0 
`uc 1 TMR2IF 1 0 :1:1 
`uc 1 CCP1IF 1 0 :1:2 
`uc 1 SSP1IF 1 0 :1:3 
`uc 1 TX1IF 1 0 :1:4 
`uc 1 RC1IF 1 0 :1:5 
`uc 1 ADIF 1 0 :1:6 
]
[s S45882 . 1 `uc 1 . 1 0 :3:0 
`uc 1 SSPIF 1 0 :1:3 
`uc 1 TXIF 1 0 :1:4 
`uc 1 RCIF 1 0 :1:5 
]
[u S45887 . 1 `S287 1 . 1 0 `S295 1 . 1 0 ]
"7542
[s S45891 . 1 `uc 1 TMR1IP 1 0 :1:0 
`uc 1 TMR2IP 1 0 :1:1 
`uc 1 CCP1IP 1 0 :1:2 
`uc 1 SSP1IP 1 0 :1:3 
`uc 1 TX1IP 1 0 :1:4 
`uc 1 RC1IP 1 0 :1:5 
`uc 1 ADIP 1 0 :1:6 
]
[s S45899 . 1 `uc 1 . 1 0 :3:0 
`uc 1 SSPIP 1 0 :1:3 
`uc 1 TXIP 1 0 :1:4 
`uc 1 RCIP 1 0 :1:5 
]
[u S45904 . 1 `S4140 1 . 1 0 `S4148 1 . 1 0 ]
"7618
[s S45908 . 1 `uc 1 CCP2IE 1 0 :1:0 
`uc 1 TMR3IE 1 0 :1:1 
`uc 1 LVDIE 1 0 :1:2 
`uc 1 BCL1IE 1 0 :1:3 
`uc 1 USBIE 1 0 :1:4 
`uc 1 CM1IE 1 0 :1:5 
`uc 1 CM2IE 1 0 :1:6 
`uc 1 OSCFIE 1 0 :1:7 
]
[s S45917 . 1 `uc 1 . 1 0 :3:0 
`uc 1 BCLIE 1 0 :1:3 
]
[s S45920 . 1 `uc 1 . 1 0 :6:0 
`uc 1 CMIE 1 0 :1:6 
]
[u S45923 . 1 `S4170 1 . 1 0 `S4179 1 . 1 0 `S4182 1 . 1 0 ]
"7697
[s S45928 . 1 `uc 1 CCP2IF 1 0 :1:0 
`uc 1 TMR3IF 1 0 :1:1 
`uc 1 LVDIF 1 0 :1:2 
`uc 1 BCL1IF 1 0 :1:3 
`uc 1 USBIF 1 0 :1:4 
`uc 1 CM1IF 1 0 :1:5 
`uc 1 CM2IF 1 0 :1:6 
`uc 1 OSCFIF 1 0 :1:7 
]
[s S45937 . 1 `uc 1 . 1 0 :3:0 
`uc 1 BCLIF 1 0 :1:3 
]
[s S45940 . 1 `uc 1 . 1 0 :6:0 
`uc 1 CMIF 1 0 :1:6 
]
[u S45943 . 1 `S4205 1 . 1 0 `S4214 1 . 1 0 `S4217 1 . 1 0 ]
"7776
[s S45948 . 1 `uc 1 CCP2IP 1 0 :1:0 
`uc 1 TMR3IP 1 0 :1:1 
`uc 1 LVDIP 1 0 :1:2 
`uc 1 BCL1IP 1 0 :1:3 
`uc 1 USBIP 1 0 :1:4 
`uc 1 CM1IP 1 0 :1:5 
`uc 1 CM2IP 1 0 :1:6 
`uc 1 OSCFIP 1 0 :1:7 
]
[s S45957 . 1 `uc 1 . 1 0 :3:0 
`uc 1 BCLIP 1 0 :1:3 
]
[s S45960 . 1 `uc 1 . 1 0 :6:0 
`uc 1 CMIP 1 0 :1:6 
]
[u S45963 . 1 `S4240 1 . 1 0 `S4249 1 . 1 0 `S4252 1 . 1 0 ]
"7855
[s S45968 . 1 `uc 1 RTCCIE 1 0 :1:0 
`uc 1 TMR3GIE 1 0 :1:1 
`uc 1 CTMUIE 1 0 :1:2 
`uc 1 TMR4IE 1 0 :1:3 
`uc 1 TX2IE 1 0 :1:4 
`uc 1 RC2IE 1 0 :1:5 
`uc 1 BCL2IE 1 0 :1:6 
`uc 1 SSP2IE 1 0 :1:7 
]
[s S45977 . 1 `uc 1 RXB0IE 1 0 :1:0 
]
[s S45979 . 1 `uc 1 . 1 0 :1:0 
`uc 1 RXB1IE 1 0 :1:1 
]
[s S45982 . 1 `uc 1 . 1 0 :1:0 
`uc 1 RXBNIE 1 0 :1:1 
]
[s S45985 . 1 `uc 1 . 1 0 :2:0 
`uc 1 TXB0IE 1 0 :1:2 
]
[s S45988 . 1 `uc 1 . 1 0 :3:0 
`uc 1 TXB1IE 1 0 :1:3 
]
[s S45991 . 1 `uc 1 . 1 0 :4:0 
`uc 1 TXB2IE 1 0 :1:4 
]
[s S45994 . 1 `uc 1 . 1 0 :4:0 
`uc 1 TXBNIE 1 0 :1:4 
]
[u S45997 . 1 `S4275 1 . 1 0 `S4284 1 . 1 0 `S4286 1 . 1 0 `S4289 1 . 1 0 `S4292 1 . 1 0 `S4295 1 . 1 0 `S4298 1 . 1 0 `S4301 1 . 1 0 ]
"7953
[s S46007 . 1 `uc 1 RTCCIF 1 0 :1:0 
`uc 1 TMR3GIF 1 0 :1:1 
`uc 1 CTMUIF 1 0 :1:2 
`uc 1 TMR4IF 1 0 :1:3 
`uc 1 TX2IF 1 0 :1:4 
`uc 1 RC2IF 1 0 :1:5 
`uc 1 BCL2IF 1 0 :1:6 
`uc 1 SSP2IF 1 0 :1:7 
]
[s S46016 . 1 `uc 1 . 1 0 :1:0 
`uc 1 RXBNIF 1 0 :1:1 
]
[s S46019 . 1 `uc 1 . 1 0 :4:0 
`uc 1 TXBNIF 1 0 :1:4 
]
[u S46022 . 1 `S4343 1 . 1 0 `S4352 1 . 1 0 `S4355 1 . 1 0 ]
"8057
[s S46027 . 1 `uc 1 RTCCIP 1 0 :1:0 
`uc 1 TMR3GIP 1 0 :1:1 
`uc 1 CTMUIP 1 0 :1:2 
`uc 1 TMR4IP 1 0 :1:3 
`uc 1 TX2IP 1 0 :1:4 
`uc 1 RC2IP 1 0 :1:5 
`uc 1 BCL2IP 1 0 :1:6 
`uc 1 SSP2IP 1 0 :1:7 
]
[s S46036 . 1 `uc 1 . 1 0 :1:0 
`uc 1 RXBNIP 1 0 :1:1 
]
[s S46039 . 1 `uc 1 . 1 0 :4:0 
`uc 1 TXBNIP 1 0 :1:4 
]
[u S46042 . 1 `S4378 1 . 1 0 `S4387 1 . 1 0 `S4390 1 . 1 0 ]
"8136
[s S46047 . 1 `uc 1 . 1 0 :1:0 
`uc 1 WR 1 0 :1:1 
`uc 1 WREN 1 0 :1:2 
`uc 1 WRERR 1 0 :1:3 
`uc 1 FREE 1 0 :1:4 
`uc 1 WPROG 1 0 :1:5 
]
[u S46054 . 1 `S4413 1 . 1 0 ]
"8234
[s S46058 . 1 `uc 1 EECON2 1 0 :8:0 
]
[u S46060 . 1 `S4431 1 . 1 0 ]
"8244
[s S46063 . 1 `uc 1 TX9D 1 0 :1:0 
`uc 1 TRMT 1 0 :1:1 
`uc 1 BRGH 1 0 :1:2 
`uc 1 SENDB 1 0 :1:3 
`uc 1 SYNC 1 0 :1:4 
`uc 1 TXEN 1 0 :1:5 
`uc 1 TX9 1 0 :1:6 
`uc 1 CSRC 1 0 :1:7 
]
[s S46072 . 1 `uc 1 TX9D2 1 0 :1:0 
`uc 1 TRMT2 1 0 :1:1 
`uc 1 BRGH2 1 0 :1:2 
`uc 1 SENDB2 1 0 :1:3 
`uc 1 SYNC2 1 0 :1:4 
`uc 1 TXEN2 1 0 :1:5 
`uc 1 TX92 1 0 :1:6 
`uc 1 CSRC2 1 0 :1:7 
]
[s S46081 . 1 `uc 1 . 1 0 :6:0 
`uc 1 TX8_92 1 0 :1:6 
]
[s S46084 . 1 `uc 1 TXD82 1 0 :1:0 
]
[u S46086 . 1 `S4438 1 . 1 0 `S4447 1 . 1 0 `S4456 1 . 1 0 `S4459 1 . 1 0 ]
"8381
[s S46093 . 1 `uc 1 TXREG2 1 0 :8:0 
]
[u S46095 . 1 `S4491 1 . 1 0 ]
"8400
[s S46099 . 1 `uc 1 RCREG2 1 0 :8:0 
]
[u S46101 . 1 `S4499 1 . 1 0 ]
"8419
[s S46105 . 1 `uc 1 SPBRG2 1 0 :8:0 
]
[u S46107 . 1 `S4507 1 . 1 0 ]
"8443
[s S46111 . 1 `uc 1 RX9D 1 0 :1:0 
`uc 1 OERR 1 0 :1:1 
`uc 1 FERR 1 0 :1:2 
`uc 1 ADDEN 1 0 :1:3 
`uc 1 CREN 1 0 :1:4 
`uc 1 SREN 1 0 :1:5 
`uc 1 RX9 1 0 :1:6 
`uc 1 SPEN 1 0 :1:7 
]
[s S46120 . 1 `uc 1 RCD8 1 0 :1:0 
`uc 1 . 1 0 :2:1 
`uc 1 ADEN 1 0 :1:3 
`uc 1 . 1 0 :2:4 
`uc 1 RC9 1 0 :1:6 
]
[s S46126 . 1 `uc 1 . 1 0 :6:0 
`uc 1 NOT_RC8 1 0 :1:6 
]
[s S46129 . 1 `uc 1 . 1 0 :6:0 
`uc 1 nRC8 1 0 :1:6 
]
[s S46132 . 1 `uc 1 . 1 0 :6:0 
`uc 1 RC8_9 1 0 :1:6 
]
[s S46135 . 1 `uc 1 RX9D1 1 0 :1:0 
`uc 1 OERR1 1 0 :1:1 
`uc 1 FERR1 1 0 :1:2 
`uc 1 ADDEN1 1 0 :1:3 
`uc 1 CREN1 1 0 :1:4 
`uc 1 SREN1 1 0 :1:5 
`uc 1 RX91 1 0 :1:6 
`uc 1 SPEN1 1 0 :1:7 
]
[s S46144 . 1 `uc 1 . 1 0 :5:0 
`uc 1 SRENA 1 0 :1:5 
]
[u S46147 . 1 `S4051 1 . 1 0 `S4524 1 . 1 0 `S4530 1 . 1 0 `S4533 1 . 1 0 `S4536 1 . 1 0 `S4539 1 . 1 0 `S4548 1 . 1 0 ]
"8493
[s S46156 . 1 `uc 1 RX9D 1 0 :1:0 
`uc 1 OERR 1 0 :1:1 
`uc 1 FERR 1 0 :1:2 
`uc 1 ADDEN 1 0 :1:3 
`uc 1 CREN 1 0 :1:4 
`uc 1 SREN 1 0 :1:5 
`uc 1 RX9 1 0 :1:6 
`uc 1 SPEN 1 0 :1:7 
]
[s S46165 . 1 `uc 1 RCD8 1 0 :1:0 
`uc 1 . 1 0 :2:1 
`uc 1 ADEN 1 0 :1:3 
`uc 1 . 1 0 :2:4 
`uc 1 RC9 1 0 :1:6 
]
[s S46171 . 1 `uc 1 . 1 0 :6:0 
`uc 1 NOT_RC8 1 0 :1:6 
]
[s S46174 . 1 `uc 1 . 1 0 :6:0 
`uc 1 nRC8 1 0 :1:6 
]
[s S46177 . 1 `uc 1 . 1 0 :6:0 
`uc 1 RC8_9 1 0 :1:6 
]
[s S46180 . 1 `uc 1 RX9D1 1 0 :1:0 
`uc 1 OERR1 1 0 :1:1 
`uc 1 FERR1 1 0 :1:2 
`uc 1 ADDEN1 1 0 :1:3 
`uc 1 CREN1 1 0 :1:4 
`uc 1 SREN1 1 0 :1:5 
`uc 1 RX91 1 0 :1:6 
`uc 1 SPEN1 1 0 :1:7 
]
[s S46189 . 1 `uc 1 . 1 0 :5:0 
`uc 1 SRENA 1 0 :1:5 
]
[u S46192 . 1 `S4051 1 . 1 0 `S4524 1 . 1 0 `S4530 1 . 1 0 `S4533 1 . 1 0 `S4536 1 . 1 0 `S4539 1 . 1 0 `S4548 1 . 1 0 ]
"8780
[s S46202 . 1 `uc 1 TX9D 1 0 :1:0 
`uc 1 TRMT 1 0 :1:1 
`uc 1 BRGH 1 0 :1:2 
`uc 1 SENDB 1 0 :1:3 
`uc 1 SYNC 1 0 :1:4 
`uc 1 TXEN 1 0 :1:5 
`uc 1 TX9 1 0 :1:6 
`uc 1 CSRC 1 0 :1:7 
]
[s S46211 . 1 `uc 1 TXD8 1 0 :1:0 
`uc 1 . 1 0 :5:1 
`uc 1 TX8_9 1 0 :1:6 
]
[s S46215 . 1 `uc 1 . 1 0 :6:0 
`uc 1 NOT_TX8 1 0 :1:6 
]
[s S46218 . 1 `uc 1 . 1 0 :6:0 
`uc 1 nTX8 1 0 :1:6 
]
[s S46221 . 1 `uc 1 TX9D1 1 0 :1:0 
`uc 1 TRMT1 1 0 :1:1 
`uc 1 BRGH1 1 0 :1:2 
`uc 1 SENDB1 1 0 :1:3 
`uc 1 SYNC1 1 0 :1:4 
`uc 1 TXEN1 1 0 :1:5 
`uc 1 TX91 1 0 :1:6 
`uc 1 CSRC1 1 0 :1:7 
]
[u S46230 . 1 `S4438 1 . 1 0 `S4687 1 . 1 0 `S4691 1 . 1 0 `S4694 1 . 1 0 `S4697 1 . 1 0 ]
"8820
[s S46237 . 1 `uc 1 TX9D 1 0 :1:0 
`uc 1 TRMT 1 0 :1:1 
`uc 1 BRGH 1 0 :1:2 
`uc 1 SENDB 1 0 :1:3 
`uc 1 SYNC 1 0 :1:4 
`uc 1 TXEN 1 0 :1:5 
`uc 1 TX9 1 0 :1:6 
`uc 1 CSRC 1 0 :1:7 
]
[s S46246 . 1 `uc 1 TXD8 1 0 :1:0 
`uc 1 . 1 0 :5:1 
`uc 1 TX8_9 1 0 :1:6 
]
[s S46250 . 1 `uc 1 . 1 0 :6:0 
`uc 1 NOT_TX8 1 0 :1:6 
]
[s S46253 . 1 `uc 1 . 1 0 :6:0 
`uc 1 nTX8 1 0 :1:6 
]
[s S46256 . 1 `uc 1 TX9D1 1 0 :1:0 
`uc 1 TRMT1 1 0 :1:1 
`uc 1 BRGH1 1 0 :1:2 
`uc 1 SENDB1 1 0 :1:3 
`uc 1 SYNC1 1 0 :1:4 
`uc 1 TXEN1 1 0 :1:5 
`uc 1 TX91 1 0 :1:6 
`uc 1 CSRC1 1 0 :1:7 
]
[u S46265 . 1 `S4438 1 . 1 0 `S4687 1 . 1 0 `S4691 1 . 1 0 `S4694 1 . 1 0 `S4697 1 . 1 0 ]
"9067
[s S46274 . 1 `uc 1 TXREG1 1 0 :8:0 
]
[u S46276 . 1 `S4806 1 . 1 0 ]
"9077
[s S46279 . 1 `uc 1 TXREG1 1 0 :8:0 
]
[u S46281 . 1 `S4806 1 . 1 0 ]
"9104
[s S46286 . 1 `uc 1 RCREG1 1 0 :8:0 
]
[u S46288 . 1 `S4822 1 . 1 0 ]
"9114
[s S46291 . 1 `uc 1 RCREG1 1 0 :8:0 
]
[u S46293 . 1 `S4822 1 . 1 0 ]
"9141
[s S46298 . 1 `uc 1 SPBRG1 1 0 :8:0 
]
[u S46300 . 1 `S4838 1 . 1 0 ]
"9151
[s S46303 . 1 `uc 1 SPBRG1 1 0 :8:0 
]
[u S46305 . 1 `S4838 1 . 1 0 ]
"9164
[s S46308 . 1 `uc 1 IRNG 1 0 :2:0 
`uc 1 ITRIM 1 0 :6:2 
]
[s S46311 . 1 `uc 1 IRNG0 1 0 :1:0 
`uc 1 IRNG1 1 0 :1:1 
`uc 1 ITRIM0 1 0 :1:2 
`uc 1 ITRIM1 1 0 :1:3 
`uc 1 ITRIM2 1 0 :1:4 
`uc 1 ITRIM3 1 0 :1:5 
`uc 1 ITRIM4 1 0 :1:6 
`uc 1 ITRIM5 1 0 :1:7 
]
[u S46320 . 1 `S4852 1 . 1 0 `S4855 1 . 1 0 ]
"9194
[s S46324 . 1 `uc 1 EDG1STAT 1 0 :1:0 
`uc 1 EDG2STAT 1 0 :1:1 
`uc 1 EDG1SEL0 1 0 :1:2 
`uc 1 EDG1SEL1 1 0 :1:3 
`uc 1 EDG1POL 1 0 :1:4 
`uc 1 EDG2SEL0 1 0 :1:5 
`uc 1 EDG2SEL1 1 0 :1:6 
`uc 1 EDG2POL 1 0 :1:7 
]
[u S46333 . 1 `S4880 1 . 1 0 ]
"9265
[s S46336 . 1 `uc 1 CTTRIG 1 0 :1:0 
`uc 1 IDISSEN 1 0 :1:1 
`uc 1 EDGSEQEN 1 0 :1:2 
`uc 1 EDGEN 1 0 :1:3 
`uc 1 TGEN 1 0 :1:4 
`uc 1 CTMUSIDL 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 CTMUEN 1 0 :1:7 
]
[u S46345 . 1 `S4901 1 . 1 0 ]
"9370
[s S46349 . 1 `uc 1 CCP2M 1 0 :4:0 
`uc 1 DC2B 1 0 :2:4 
`uc 1 P2M 1 0 :2:6 
]
[s S46353 . 1 `uc 1 CCP2M0 1 0 :1:0 
`uc 1 CCP2M1 1 0 :1:1 
`uc 1 CCP2M2 1 0 :1:2 
`uc 1 CCP2M3 1 0 :1:3 
`uc 1 DC2B0 1 0 :1:4 
`uc 1 DC2B1 1 0 :1:5 
`uc 1 P2M0 1 0 :1:6 
`uc 1 P2M1 1 0 :1:7 
]
[s S46362 . 1 `uc 1 . 1 0 :4:0 
`uc 1 CCP2Y 1 0 :1:4 
`uc 1 CCP2X 1 0 :1:5 
]
[u S46366 . 1 `S4923 1 . 1 0 `S4927 1 . 1 0 `S4936 1 . 1 0 ]
"9397
[s S46371 . 1 `uc 1 CCP2M 1 0 :4:0 
`uc 1 DC2B 1 0 :2:4 
`uc 1 P2M 1 0 :2:6 
]
[s S46375 . 1 `uc 1 CCP2M0 1 0 :1:0 
`uc 1 CCP2M1 1 0 :1:1 
`uc 1 CCP2M2 1 0 :1:2 
`uc 1 CCP2M3 1 0 :1:3 
`uc 1 DC2B0 1 0 :1:4 
`uc 1 DC2B1 1 0 :1:5 
`uc 1 P2M0 1 0 :1:6 
`uc 1 P2M1 1 0 :1:7 
]
[s S46384 . 1 `uc 1 . 1 0 :4:0 
`uc 1 CCP2Y 1 0 :1:4 
`uc 1 CCP2X 1 0 :1:5 
]
[u S46388 . 1 `S4923 1 . 1 0 `S4927 1 . 1 0 `S4936 1 . 1 0 ]
"9562
[s S46395 . 1 `uc 1 CCPR2L 1 0 :8:0 
]
[u S46397 . 1 `S5003 1 . 1 0 ]
"9581
[s S46401 . 1 `uc 1 CCPR2H 1 0 :8:0 
]
[u S46403 . 1 `S5011 1 . 1 0 ]
"9605
[s S46407 . 1 `uc 1 P2DC 1 0 :7:0 
`uc 1 P2RSEN 1 0 :1:7 
]
[s S46410 . 1 `uc 1 P2DC0 1 0 :1:0 
`uc 1 P2DC1 1 0 :1:1 
`uc 1 P2DC2 1 0 :1:2 
`uc 1 P2DC3 1 0 :1:3 
`uc 1 P2DC4 1 0 :1:4 
`uc 1 P2DC5 1 0 :1:5 
`uc 1 P2DC6 1 0 :1:6 
]
[u S46418 . 1 `S5019 1 . 1 0 `S5022 1 . 1 0 ]
"9625
[s S46422 . 1 `uc 1 P2DC 1 0 :7:0 
`uc 1 P2RSEN 1 0 :1:7 
]
[s S46425 . 1 `uc 1 P2DC0 1 0 :1:0 
`uc 1 P2DC1 1 0 :1:1 
`uc 1 P2DC2 1 0 :1:2 
`uc 1 P2DC3 1 0 :1:3 
`uc 1 P2DC4 1 0 :1:4 
`uc 1 P2DC5 1 0 :1:5 
`uc 1 P2DC6 1 0 :1:6 
]
[u S46433 . 1 `S5019 1 . 1 0 `S5022 1 . 1 0 ]
"9688
[s S46437 . 1 `uc 1 PSS2BD 1 0 :2:0 
`uc 1 PSS2AC 1 0 :2:2 
`uc 1 ECCP2AS 1 0 :3:4 
`uc 1 ECCP2ASE 1 0 :1:7 
]
[s S46442 . 1 `uc 1 PSS2BD0 1 0 :1:0 
`uc 1 PSS2BD1 1 0 :1:1 
`uc 1 PSS2AC0 1 0 :1:2 
`uc 1 PSS2AC1 1 0 :1:3 
`uc 1 ECCP2AS0 1 0 :1:4 
`uc 1 ECCP2AS1 1 0 :1:5 
`uc 1 ECCP2AS2 1 0 :1:6 
]
[u S46450 . 1 `S5071 1 . 1 0 `S5076 1 . 1 0 ]
"9759
[s S46454 . 1 `uc 1 STRA 1 0 :1:0 
`uc 1 STRB 1 0 :1:1 
`uc 1 STRC 1 0 :1:2 
`uc 1 STRD 1 0 :1:3 
`uc 1 STRSYNC 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 CMPL0 1 0 :1:6 
`uc 1 CMPL1 1 0 :1:7 
]
[s S46463 . 1 `uc 1 P2DC0 1 0 :1:0 
`uc 1 P2DC1 1 0 :1:1 
`uc 1 P2DC2 1 0 :1:2 
`uc 1 P2DC3 1 0 :1:3 
`uc 1 P2DC4 1 0 :1:4 
`uc 1 P2DC5 1 0 :1:5 
`uc 1 P2DC6 1 0 :1:6 
]
[s S46471 . 1 `uc 1 . 1 0 :6:0 
`uc 1 CMPL02 1 0 :1:6 
]
[s S46474 . 1 `uc 1 . 1 0 :7:0 
`uc 1 CMPL12 1 0 :1:7 
]
[s S46477 . 1 `uc 1 P2DC02 1 0 :1:0 
]
[s S46479 . 1 `uc 1 P2DC0CON 1 0 :1:0 
]
[s S46481 . 1 `uc 1 . 1 0 :1:0 
`uc 1 P2DC12 1 0 :1:1 
]
[s S46484 . 1 `uc 1 . 1 0 :1:0 
`uc 1 P2DC1CON 1 0 :1:1 
]
[s S46487 . 1 `uc 1 . 1 0 :2:0 
`uc 1 P2DC22 1 0 :1:2 
]
[s S46490 . 1 `uc 1 . 1 0 :2:0 
`uc 1 P2DC2CON 1 0 :1:2 
]
[s S46493 . 1 `uc 1 . 1 0 :3:0 
`uc 1 P2DC32 1 0 :1:3 
]
[s S46496 . 1 `uc 1 . 1 0 :3:0 
`uc 1 P2DC3CON 1 0 :1:3 
]
[s S46499 . 1 `uc 1 . 1 0 :4:0 
`uc 1 P2DC42 1 0 :1:4 
]
[s S46502 . 1 `uc 1 . 1 0 :4:0 
`uc 1 P2DC4CON 1 0 :1:4 
]
[s S46505 . 1 `uc 1 . 1 0 :5:0 
`uc 1 P2DC52 1 0 :1:5 
]
[s S46508 . 1 `uc 1 . 1 0 :5:0 
`uc 1 P2DC5CON 1 0 :1:5 
]
[s S46511 . 1 `uc 1 . 1 0 :6:0 
`uc 1 P2DC62 1 0 :1:6 
]
[s S46514 . 1 `uc 1 . 1 0 :6:0 
`uc 1 P2DC6CON 1 0 :1:6 
]
[s S46517 . 1 `uc 1 STRA2 1 0 :1:0 
]
[s S46519 . 1 `uc 1 . 1 0 :1:0 
`uc 1 STRB2 1 0 :1:1 
]
[s S46522 . 1 `uc 1 . 1 0 :2:0 
`uc 1 STRC2 1 0 :1:2 
]
[s S46525 . 1 `uc 1 . 1 0 :3:0 
`uc 1 STRD2 1 0 :1:3 
]
[s S46528 . 1 `uc 1 . 1 0 :4:0 
`uc 1 STRSYNC2 1 0 :1:4 
]
[u S46531 . 1 `S5101 1 . 1 0 `S5022 1 . 1 0 `S5118 1 . 1 0 `S5121 1 . 1 0 `S5124 1 . 1 0 `S5126 1 . 1 0 `S5128 1 . 1 0 `S5131 1 . 1 0 `S5134 1 . 1 0 `S5137 1 . 1 0 `S5140 1 . 1 0 `S5143 1 . 1 0 `S5146 1 . 1 0 `S5149 1 . 1 0 `S5152 1 . 1 0 `S5155 1 . 1 0 `S5158 1 . 1 0 `S5161 1 . 1 0 `S5164 1 . 1 0 `S5166 1 . 1 0 `S5169 1 . 1 0 `S5172 1 . 1 0 `S5175 1 . 1 0 ]
"10109
[s S46557 . 1 `uc 1 CCP1M 1 0 :4:0 
`uc 1 DC1B 1 0 :2:4 
`uc 1 P1M 1 0 :2:6 
]
[s S46561 . 1 `uc 1 CCP1M0 1 0 :1:0 
`uc 1 CCP1M1 1 0 :1:1 
`uc 1 CCP1M2 1 0 :1:2 
`uc 1 CCP1M3 1 0 :1:3 
`uc 1 DC1B0 1 0 :1:4 
`uc 1 DC1B1 1 0 :1:5 
`uc 1 P1M0 1 0 :1:6 
`uc 1 P1M1 1 0 :1:7 
]
[s S46570 . 1 `uc 1 . 1 0 :4:0 
`uc 1 CCP1Y 1 0 :1:4 
`uc 1 CCP1X 1 0 :1:5 
]
[u S46574 . 1 `S5281 1 . 1 0 `S5285 1 . 1 0 `S5294 1 . 1 0 ]
"10136
[s S46579 . 1 `uc 1 CCP1M 1 0 :4:0 
`uc 1 DC1B 1 0 :2:4 
`uc 1 P1M 1 0 :2:6 
]
[s S46583 . 1 `uc 1 CCP1M0 1 0 :1:0 
`uc 1 CCP1M1 1 0 :1:1 
`uc 1 CCP1M2 1 0 :1:2 
`uc 1 CCP1M3 1 0 :1:3 
`uc 1 DC1B0 1 0 :1:4 
`uc 1 DC1B1 1 0 :1:5 
`uc 1 P1M0 1 0 :1:6 
`uc 1 P1M1 1 0 :1:7 
]
[s S46592 . 1 `uc 1 . 1 0 :4:0 
`uc 1 CCP1Y 1 0 :1:4 
`uc 1 CCP1X 1 0 :1:5 
]
[u S46596 . 1 `S5281 1 . 1 0 `S5285 1 . 1 0 `S5294 1 . 1 0 ]
"10301
[s S46603 . 1 `uc 1 CCPR1L 1 0 :8:0 
]
[u S46605 . 1 `S5361 1 . 1 0 ]
"10320
[s S46609 . 1 `uc 1 CCPR1H 1 0 :8:0 
]
[u S46611 . 1 `S5369 1 . 1 0 ]
"10344
[s S46615 . 1 `uc 1 P1DC 1 0 :7:0 
`uc 1 P1RSEN 1 0 :1:7 
]
[s S46618 . 1 `uc 1 P1DC0 1 0 :1:0 
`uc 1 P1DC1 1 0 :1:1 
`uc 1 P1DC2 1 0 :1:2 
`uc 1 P1DC3 1 0 :1:3 
`uc 1 P1DC4 1 0 :1:4 
`uc 1 P1DC5 1 0 :1:5 
`uc 1 P1DC6 1 0 :1:6 
]
[u S46626 . 1 `S5377 1 . 1 0 `S5380 1 . 1 0 ]
"10364
[s S46630 . 1 `uc 1 P1DC 1 0 :7:0 
`uc 1 P1RSEN 1 0 :1:7 
]
[s S46633 . 1 `uc 1 P1DC0 1 0 :1:0 
`uc 1 P1DC1 1 0 :1:1 
`uc 1 P1DC2 1 0 :1:2 
`uc 1 P1DC3 1 0 :1:3 
`uc 1 P1DC4 1 0 :1:4 
`uc 1 P1DC5 1 0 :1:5 
`uc 1 P1DC6 1 0 :1:6 
]
[u S46641 . 1 `S5377 1 . 1 0 `S5380 1 . 1 0 ]
"10427
[s S46645 . 1 `uc 1 PSS1BD 1 0 :2:0 
`uc 1 PSS1AC 1 0 :2:2 
`uc 1 ECCP1AS 1 0 :3:4 
`uc 1 ECCP1ASE 1 0 :1:7 
]
[s S46650 . 1 `uc 1 PSS1BD0 1 0 :1:0 
`uc 1 PSS1BD1 1 0 :1:1 
`uc 1 PSS1AC0 1 0 :1:2 
`uc 1 PSS1AC1 1 0 :1:3 
`uc 1 ECCP1AS0 1 0 :1:4 
`uc 1 ECCP1AS1 1 0 :1:5 
`uc 1 ECCP1AS2 1 0 :1:6 
]
[u S46658 . 1 `S5429 1 . 1 0 `S5434 1 . 1 0 ]
"10498
[s S46662 . 1 `uc 1 STRA 1 0 :1:0 
`uc 1 STRB 1 0 :1:1 
`uc 1 STRC 1 0 :1:2 
`uc 1 STRD 1 0 :1:3 
`uc 1 STRSYNC 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 CMPL0 1 0 :1:6 
`uc 1 CMPL1 1 0 :1:7 
]
[u S46671 . 1 `S5101 1 . 1 0 ]
"10574
[s S46674 . 1 `uc 1 SWDTEN 1 0 :1:0 
`uc 1 ULPSINK 1 0 :1:1 
`uc 1 ULPEN 1 0 :1:2 
`uc 1 DS 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 ULPLVL 1 0 :1:5 
`uc 1 LVDSTAT 1 0 :1:6 
`uc 1 REGSLP 1 0 :1:7 
]
[s S46683 . 1 `uc 1 SWDTE 1 0 :1:0 
]
[u S46685 . 1 `S5480 1 . 1 0 `S5489 1 . 1 0 ]
"10633
[s S46689 . 1 `uc 1 ADCS 1 0 :3:0 
`uc 1 ACQT 1 0 :3:3 
`uc 1 ADCAL 1 0 :1:6 
`uc 1 ADFM 1 0 :1:7 
]
[s S46694 . 1 `uc 1 ADCS0 1 0 :1:0 
`uc 1 ADCS1 1 0 :1:1 
`uc 1 ADCS2 1 0 :1:2 
`uc 1 ACQT0 1 0 :1:3 
`uc 1 ACQT1 1 0 :1:4 
`uc 1 ACQT2 1 0 :1:5 
]
[s S46701 . 1 `uc 1 . 1 0 :3:0 
`uc 1 CHSN3 1 0 :1:3 
]
[s S46704 . 1 `uc 1 . 1 0 :4:0 
`uc 1 VCFG01 1 0 :1:4 
]
[s S46707 . 1 `uc 1 . 1 0 :5:0 
`uc 1 VCFG11 1 0 :1:5 
]
[u S46710 . 1 `S5506 1 . 1 0 `S5511 1 . 1 0 `S5518 1 . 1 0 `S5521 1 . 1 0 `S5524 1 . 1 0 ]
"10710
[s S46717 . 1 `uc 1 . 1 0 :1:0 
`uc 1 GO_NOT_DONE 1 0 :1:1 
]
[s S46720 . 1 `uc 1 ADON 1 0 :1:0 
`uc 1 GO_nDONE 1 0 :1:1 
`uc 1 CHS 1 0 :4:2 
`uc 1 VCFG 1 0 :2:6 
]
[s S46725 . 1 `uc 1 . 1 0 :1:0 
`uc 1 GO_DONE 1 0 :1:1 
`uc 1 CHS0 1 0 :1:2 
`uc 1 CHS1 1 0 :1:3 
`uc 1 CHS2 1 0 :1:4 
`uc 1 CHS3 1 0 :1:5 
`uc 1 VCFG0 1 0 :1:6 
`uc 1 VCFG1 1 0 :1:7 
]
[s S46734 . 1 `uc 1 . 1 0 :1:0 
`uc 1 DONE 1 0 :1:1 
]
[s S46737 . 1 `uc 1 . 1 0 :1:0 
`uc 1 GO 1 0 :1:1 
]
[s S46740 . 1 `uc 1 . 1 0 :1:0 
`uc 1 NOT_DONE 1 0 :1:1 
]
[s S46743 . 1 `uc 1 . 1 0 :1:0 
`uc 1 nDONE 1 0 :1:1 
]
[s S46746 . 1 `uc 1 . 1 0 :7:0 
`uc 1 ADCAL 1 0 :1:7 
]
[s S46749 . 1 `uc 1 . 1 0 :1:0 
`uc 1 GODONE 1 0 :1:1 
]
[u S46752 . 1 `S5555 1 . 1 0 `S5558 1 . 1 0 `S5563 1 . 1 0 `S5572 1 . 1 0 `S5575 1 . 1 0 `S5578 1 . 1 0 `S5581 1 . 1 0 `S5584 1 . 1 0 `S5587 1 . 1 0 ]
"10930
[s S46765 . 1 `uc 1 ADRESL 1 0 :8:0 
]
[u S46767 . 1 `S5638 1 . 1 0 ]
"10949
[s S46771 . 1 `uc 1 ADRESH 1 0 :8:0 
]
[u S46773 . 1 `S5646 1 . 1 0 ]
"10973
[s S46777 . 1 `uc 1 SEN 1 0 :1:0 
`uc 1 RSEN 1 0 :1:1 
`uc 1 PEN 1 0 :1:2 
`uc 1 RCEN 1 0 :1:3 
`uc 1 ACKEN 1 0 :1:4 
`uc 1 ACKDT 1 0 :1:5 
`uc 1 ACKSTAT 1 0 :1:6 
`uc 1 GCEN 1 0 :1:7 
]
[s S46786 . 1 `uc 1 . 1 0 :1:0 
`uc 1 ADMSK1 1 0 :1:1 
`uc 1 ADMSK2 1 0 :1:2 
`uc 1 ADMSK3 1 0 :1:3 
`uc 1 ADMSK4 1 0 :1:4 
`uc 1 ADMSK5 1 0 :1:5 
]
[s S46793 . 1 `uc 1 . 1 0 :5:0 
`uc 1 ACKDT1 1 0 :1:5 
]
[s S46796 . 1 `uc 1 . 1 0 :4:0 
`uc 1 ACKEN1 1 0 :1:4 
]
[s S46799 . 1 `uc 1 . 1 0 :6:0 
`uc 1 ACKSTAT1 1 0 :1:6 
]
[s S46802 . 1 `uc 1 . 1 0 :1:0 
`uc 1 ADMSK11 1 0 :1:1 
]
[s S46805 . 1 `uc 1 . 1 0 :2:0 
`uc 1 ADMSK21 1 0 :1:2 
]
[s S46808 . 1 `uc 1 . 1 0 :3:0 
`uc 1 ADMSK31 1 0 :1:3 
]
[s S46811 . 1 `uc 1 . 1 0 :4:0 
`uc 1 ADMSK41 1 0 :1:4 
]
[s S46814 . 1 `uc 1 . 1 0 :5:0 
`uc 1 ADMSK51 1 0 :1:5 
]
[s S46817 . 1 `uc 1 . 1 0 :7:0 
`uc 1 GCEN1 1 0 :1:7 
]
[s S46820 . 1 `uc 1 . 1 0 :2:0 
`uc 1 PEN1 1 0 :1:2 
]
[s S46823 . 1 `uc 1 . 1 0 :3:0 
`uc 1 RCEN1 1 0 :1:3 
]
[s S46826 . 1 `uc 1 . 1 0 :1:0 
`uc 1 RSEN1 1 0 :1:1 
]
[s S46829 . 1 `uc 1 SEN1 1 0 :1:0 
]
[u S46831 . 1 `S1975 1 . 1 0 `S1984 1 . 1 0 `S5670 1 . 1 0 `S5673 1 . 1 0 `S5676 1 . 1 0 `S5679 1 . 1 0 `S5682 1 . 1 0 `S5685 1 . 1 0 `S5688 1 . 1 0 `S5691 1 . 1 0 `S5694 1 . 1 0 `S5697 1 . 1 0 `S5700 1 . 1 0 `S5703 1 . 1 0 `S5706 1 . 1 0 ]
"11049
[s S46848 . 1 `uc 1 SEN 1 0 :1:0 
`uc 1 RSEN 1 0 :1:1 
`uc 1 PEN 1 0 :1:2 
`uc 1 RCEN 1 0 :1:3 
`uc 1 ACKEN 1 0 :1:4 
`uc 1 ACKDT 1 0 :1:5 
`uc 1 ACKSTAT 1 0 :1:6 
`uc 1 GCEN 1 0 :1:7 
]
[s S46857 . 1 `uc 1 . 1 0 :1:0 
`uc 1 ADMSK1 1 0 :1:1 
`uc 1 ADMSK2 1 0 :1:2 
`uc 1 ADMSK3 1 0 :1:3 
`uc 1 ADMSK4 1 0 :1:4 
`uc 1 ADMSK5 1 0 :1:5 
]
[s S46864 . 1 `uc 1 . 1 0 :5:0 
`uc 1 ACKDT1 1 0 :1:5 
]
[s S46867 . 1 `uc 1 . 1 0 :4:0 
`uc 1 ACKEN1 1 0 :1:4 
]
[s S46870 . 1 `uc 1 . 1 0 :6:0 
`uc 1 ACKSTAT1 1 0 :1:6 
]
[s S46873 . 1 `uc 1 . 1 0 :1:0 
`uc 1 ADMSK11 1 0 :1:1 
]
[s S46876 . 1 `uc 1 . 1 0 :2:0 
`uc 1 ADMSK21 1 0 :1:2 
]
[s S46879 . 1 `uc 1 . 1 0 :3:0 
`uc 1 ADMSK31 1 0 :1:3 
]
[s S46882 . 1 `uc 1 . 1 0 :4:0 
`uc 1 ADMSK41 1 0 :1:4 
]
[s S46885 . 1 `uc 1 . 1 0 :5:0 
`uc 1 ADMSK51 1 0 :1:5 
]
[s S46888 . 1 `uc 1 . 1 0 :7:0 
`uc 1 GCEN1 1 0 :1:7 
]
[s S46891 . 1 `uc 1 . 1 0 :2:0 
`uc 1 PEN1 1 0 :1:2 
]
[s S46894 . 1 `uc 1 . 1 0 :3:0 
`uc 1 RCEN1 1 0 :1:3 
]
[s S46897 . 1 `uc 1 . 1 0 :1:0 
`uc 1 RSEN1 1 0 :1:1 
]
[s S46900 . 1 `uc 1 SEN1 1 0 :1:0 
]
[u S46902 . 1 `S1975 1 . 1 0 `S1984 1 . 1 0 `S5670 1 . 1 0 `S5673 1 . 1 0 `S5676 1 . 1 0 `S5679 1 . 1 0 `S5682 1 . 1 0 `S5685 1 . 1 0 `S5688 1 . 1 0 `S5691 1 . 1 0 `S5694 1 . 1 0 `S5697 1 . 1 0 `S5700 1 . 1 0 `S5703 1 . 1 0 `S5706 1 . 1 0 ]
"11392
[s S46920 . 1 `uc 1 SSPM 1 0 :4:0 
`uc 1 CKP 1 0 :1:4 
`uc 1 SSPEN 1 0 :1:5 
`uc 1 SSPOV 1 0 :1:6 
`uc 1 WCOL 1 0 :1:7 
]
[s S46926 . 1 `uc 1 SSPM0 1 0 :1:0 
`uc 1 SSPM1 1 0 :1:1 
`uc 1 SSPM2 1 0 :1:2 
`uc 1 SSPM3 1 0 :1:3 
]
[s S46931 . 1 `uc 1 SSPM01 1 0 :1:0 
`uc 1 SSPM11 1 0 :1:1 
`uc 1 SSPM21 1 0 :1:2 
`uc 1 SSPM31 1 0 :1:3 
`uc 1 CKP1 1 0 :1:4 
`uc 1 SSPEN1 1 0 :1:5 
`uc 1 SSPOV1 1 0 :1:6 
`uc 1 WCOL1 1 0 :1:7 
]
[u S46940 . 1 `S2100 1 . 1 0 `S2106 1 . 1 0 `S5916 1 . 1 0 ]
"11422
[s S46945 . 1 `uc 1 SSPM 1 0 :4:0 
`uc 1 CKP 1 0 :1:4 
`uc 1 SSPEN 1 0 :1:5 
`uc 1 SSPOV 1 0 :1:6 
`uc 1 WCOL 1 0 :1:7 
]
[s S46951 . 1 `uc 1 SSPM0 1 0 :1:0 
`uc 1 SSPM1 1 0 :1:1 
`uc 1 SSPM2 1 0 :1:2 
`uc 1 SSPM3 1 0 :1:3 
]
[s S46956 . 1 `uc 1 SSPM01 1 0 :1:0 
`uc 1 SSPM11 1 0 :1:1 
`uc 1 SSPM21 1 0 :1:2 
`uc 1 SSPM31 1 0 :1:3 
`uc 1 CKP1 1 0 :1:4 
`uc 1 SSPEN1 1 0 :1:5 
`uc 1 SSPOV1 1 0 :1:6 
`uc 1 WCOL1 1 0 :1:7 
]
[u S46965 . 1 `S2100 1 . 1 0 `S2106 1 . 1 0 `S5916 1 . 1 0 ]
"11629
[s S46971 . 1 `uc 1 . 1 0 :2:0 
`uc 1 R_NOT_W 1 0 :1:2 
]
[s S46974 . 1 `uc 1 . 1 0 :5:0 
`uc 1 D_NOT_A 1 0 :1:5 
]
[s S46977 . 1 `uc 1 BF 1 0 :1:0 
`uc 1 UA 1 0 :1:1 
`uc 1 R_nW 1 0 :1:2 
`uc 1 S 1 0 :1:3 
`uc 1 P 1 0 :1:4 
`uc 1 D_nA 1 0 :1:5 
`uc 1 CKE 1 0 :1:6 
`uc 1 SMP 1 0 :1:7 
]
[s S46986 . 1 `uc 1 . 1 0 :2:0 
`uc 1 R 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 D 1 0 :1:5 
]
[s S46991 . 1 `uc 1 . 1 0 :2:0 
`uc 1 R_W 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 D_A 1 0 :1:5 
]
[s S46996 . 1 `uc 1 . 1 0 :2:0 
`uc 1 nW 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 nA 1 0 :1:5 
]
[s S47001 . 1 `uc 1 . 1 0 :2:0 
`uc 1 NOT_WRITE 1 0 :1:2 
]
[s S47004 . 1 `uc 1 . 1 0 :5:0 
`uc 1 NOT_ADDRESS 1 0 :1:5 
]
[s S47007 . 1 `uc 1 . 1 0 :2:0 
`uc 1 nWRITE 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 nADDRESS 1 0 :1:5 
]
[s S47012 . 1 `uc 1 . 1 0 :2:0 
`uc 1 READ_WRITE 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 DATA_ADDRESS 1 0 :1:5 
]
[s S47017 . 1 `uc 1 . 1 0 :2:0 
`uc 1 I2C_READ 1 0 :1:2 
`uc 1 I2C_START 1 0 :1:3 
`uc 1 I2C_STOP 1 0 :1:4 
`uc 1 I2C_DAT 1 0 :1:5 
]
[s S47023 . 1 `uc 1 . 1 0 :2:0 
`uc 1 R_NOT_W1 1 0 :1:2 
]
[s S47026 . 1 `uc 1 . 1 0 :5:0 
`uc 1 D_NOT_A1 1 0 :1:5 
]
[s S47029 . 1 `uc 1 BF1 1 0 :1:0 
`uc 1 UA1 1 0 :1:1 
`uc 1 R_nW1 1 0 :1:2 
`uc 1 S1 1 0 :1:3 
`uc 1 P1 1 0 :1:4 
`uc 1 D_nA1 1 0 :1:5 
`uc 1 CKE1 1 0 :1:6 
`uc 1 SMP1 1 0 :1:7 
]
[s S47038 . 1 `uc 1 . 1 0 :2:0 
`uc 1 R1 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 D1 1 0 :1:5 
]
[s S47043 . 1 `uc 1 . 1 0 :2:0 
`uc 1 D_A1 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 R_W1 1 0 :1:5 
]
[s S47048 . 1 `uc 1 . 1 0 :2:0 
`uc 1 NOT_W1 1 0 :1:2 
]
[s S47051 . 1 `uc 1 . 1 0 :5:0 
`uc 1 NOT_A1 1 0 :1:5 
]
[s S47054 . 1 `uc 1 . 1 0 :2:0 
`uc 1 nW1 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 nA1 1 0 :1:5 
]
[s S47059 . 1 `uc 1 . 1 0 :2:0 
`uc 1 NOT_WRITE1 1 0 :1:2 
]
[s S47062 . 1 `uc 1 . 1 0 :5:0 
`uc 1 NOT_ADDRESS1 1 0 :1:5 
]
[s S47065 . 1 `uc 1 . 1 0 :2:0 
`uc 1 nWRITE1 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 nADDRESS1 1 0 :1:5 
]
[s S47070 . 1 `uc 1 . 1 0 :2:0 
`uc 1 READ_WRITE1 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 DATA_ADDRESS1 1 0 :1:5 
]
[s S47075 . 1 `uc 1 . 1 0 :2:0 
`uc 1 I2C_READ1 1 0 :1:2 
`uc 1 I2C_START1 1 0 :1:3 
`uc 1 I2C_STOP1 1 0 :1:4 
`uc 1 I2C_DAT1 1 0 :1:5 
]
[s S47081 . 1 `uc 1 . 1 0 :5:0 
`uc 1 DA 1 0 :1:5 
]
[s S47084 . 1 `uc 1 . 1 0 :5:0 
`uc 1 DA1 1 0 :1:5 
]
[s S47087 . 1 `uc 1 . 1 0 :2:0 
`uc 1 RW 1 0 :1:2 
]
[s S47090 . 1 `uc 1 . 1 0 :2:0 
`uc 1 RW1 1 0 :1:2 
]
[s S47093 . 1 `uc 1 . 1 0 :3:0 
`uc 1 START 1 0 :1:3 
]
[s S47096 . 1 `uc 1 . 1 0 :3:0 
`uc 1 START1 1 0 :1:3 
]
[s S47099 . 1 `uc 1 . 1 0 :4:0 
`uc 1 STOP 1 0 :1:4 
]
[s S47102 . 1 `uc 1 . 1 0 :4:0 
`uc 1 STOP1 1 0 :1:4 
]
[s S47105 . 1 `uc 1 . 1 0 :2:0 
`uc 1 NOT_W 1 0 :1:2 
]
[s S47108 . 1 `uc 1 . 1 0 :5:0 
`uc 1 NOT_A 1 0 :1:5 
]
[u S47111 . 1 `S2180 1 . 1 0 `S2183 1 . 1 0 `S2186 1 . 1 0 `S6011 1 . 1 0 `S6016 1 . 1 0 `S6021 1 . 1 0 `S6026 1 . 1 0 `S6029 1 . 1 0 `S6032 1 . 1 0 `S6037 1 . 1 0 `S6042 1 . 1 0 `S6048 1 . 1 0 `S6051 1 . 1 0 `S6054 1 . 1 0 `S6063 1 . 1 0 `S6068 1 . 1 0 `S6073 1 . 1 0 `S6076 1 . 1 0 `S6079 1 . 1 0 `S6084 1 . 1 0 `S6087 1 . 1 0 `S6090 1 . 1 0 `S6095 1 . 1 0 `S6100 1 . 1 0 `S6106 1 . 1 0 `S6109 1 . 1 0 `S6112 1 . 1 0 `S6115 1 . 1 0 `S6118 1 . 1 0 `S6121 1 . 1 0 `S6124 1 . 1 0 `S6127 1 . 1 0 `S6130 1 . 1 0 `S6133 1 . 1 0 ]
"11810
[s S47147 . 1 `uc 1 . 1 0 :2:0 
`uc 1 R_NOT_W 1 0 :1:2 
]
[s S47150 . 1 `uc 1 . 1 0 :5:0 
`uc 1 D_NOT_A 1 0 :1:5 
]
[s S47153 . 1 `uc 1 BF 1 0 :1:0 
`uc 1 UA 1 0 :1:1 
`uc 1 R_nW 1 0 :1:2 
`uc 1 S 1 0 :1:3 
`uc 1 P 1 0 :1:4 
`uc 1 D_nA 1 0 :1:5 
`uc 1 CKE 1 0 :1:6 
`uc 1 SMP 1 0 :1:7 
]
[s S47162 . 1 `uc 1 . 1 0 :2:0 
`uc 1 R 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 D 1 0 :1:5 
]
[s S47167 . 1 `uc 1 . 1 0 :2:0 
`uc 1 R_W 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 D_A 1 0 :1:5 
]
[s S47172 . 1 `uc 1 . 1 0 :2:0 
`uc 1 nW 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 nA 1 0 :1:5 
]
[s S47177 . 1 `uc 1 . 1 0 :2:0 
`uc 1 NOT_WRITE 1 0 :1:2 
]
[s S47180 . 1 `uc 1 . 1 0 :5:0 
`uc 1 NOT_ADDRESS 1 0 :1:5 
]
[s S47183 . 1 `uc 1 . 1 0 :2:0 
`uc 1 nWRITE 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 nADDRESS 1 0 :1:5 
]
[s S47188 . 1 `uc 1 . 1 0 :2:0 
`uc 1 READ_WRITE 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 DATA_ADDRESS 1 0 :1:5 
]
[s S47193 . 1 `uc 1 . 1 0 :2:0 
`uc 1 I2C_READ 1 0 :1:2 
`uc 1 I2C_START 1 0 :1:3 
`uc 1 I2C_STOP 1 0 :1:4 
`uc 1 I2C_DAT 1 0 :1:5 
]
[s S47199 . 1 `uc 1 . 1 0 :2:0 
`uc 1 R_NOT_W1 1 0 :1:2 
]
[s S47202 . 1 `uc 1 . 1 0 :5:0 
`uc 1 D_NOT_A1 1 0 :1:5 
]
[s S47205 . 1 `uc 1 BF1 1 0 :1:0 
`uc 1 UA1 1 0 :1:1 
`uc 1 R_nW1 1 0 :1:2 
`uc 1 S1 1 0 :1:3 
`uc 1 P1 1 0 :1:4 
`uc 1 D_nA1 1 0 :1:5 
`uc 1 CKE1 1 0 :1:6 
`uc 1 SMP1 1 0 :1:7 
]
[s S47214 . 1 `uc 1 . 1 0 :2:0 
`uc 1 R1 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 D1 1 0 :1:5 
]
[s S47219 . 1 `uc 1 . 1 0 :2:0 
`uc 1 D_A1 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 R_W1 1 0 :1:5 
]
[s S47224 . 1 `uc 1 . 1 0 :2:0 
`uc 1 NOT_W1 1 0 :1:2 
]
[s S47227 . 1 `uc 1 . 1 0 :5:0 
`uc 1 NOT_A1 1 0 :1:5 
]
[s S47230 . 1 `uc 1 . 1 0 :2:0 
`uc 1 nW1 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 nA1 1 0 :1:5 
]
[s S47235 . 1 `uc 1 . 1 0 :2:0 
`uc 1 NOT_WRITE1 1 0 :1:2 
]
[s S47238 . 1 `uc 1 . 1 0 :5:0 
`uc 1 NOT_ADDRESS1 1 0 :1:5 
]
[s S47241 . 1 `uc 1 . 1 0 :2:0 
`uc 1 nWRITE1 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 nADDRESS1 1 0 :1:5 
]
[s S47246 . 1 `uc 1 . 1 0 :2:0 
`uc 1 READ_WRITE1 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 DATA_ADDRESS1 1 0 :1:5 
]
[s S47251 . 1 `uc 1 . 1 0 :2:0 
`uc 1 I2C_READ1 1 0 :1:2 
`uc 1 I2C_START1 1 0 :1:3 
`uc 1 I2C_STOP1 1 0 :1:4 
`uc 1 I2C_DAT1 1 0 :1:5 
]
[s S47257 . 1 `uc 1 . 1 0 :5:0 
`uc 1 DA 1 0 :1:5 
]
[s S47260 . 1 `uc 1 . 1 0 :5:0 
`uc 1 DA1 1 0 :1:5 
]
[s S47263 . 1 `uc 1 . 1 0 :2:0 
`uc 1 RW 1 0 :1:2 
]
[s S47266 . 1 `uc 1 . 1 0 :2:0 
`uc 1 RW1 1 0 :1:2 
]
[s S47269 . 1 `uc 1 . 1 0 :3:0 
`uc 1 START 1 0 :1:3 
]
[s S47272 . 1 `uc 1 . 1 0 :3:0 
`uc 1 START1 1 0 :1:3 
]
[s S47275 . 1 `uc 1 . 1 0 :4:0 
`uc 1 STOP 1 0 :1:4 
]
[s S47278 . 1 `uc 1 . 1 0 :4:0 
`uc 1 STOP1 1 0 :1:4 
]
[s S47281 . 1 `uc 1 . 1 0 :2:0 
`uc 1 NOT_W 1 0 :1:2 
]
[s S47284 . 1 `uc 1 . 1 0 :5:0 
`uc 1 NOT_A 1 0 :1:5 
]
[u S47287 . 1 `S2180 1 . 1 0 `S2183 1 . 1 0 `S2186 1 . 1 0 `S6011 1 . 1 0 `S6016 1 . 1 0 `S6021 1 . 1 0 `S6026 1 . 1 0 `S6029 1 . 1 0 `S6032 1 . 1 0 `S6037 1 . 1 0 `S6042 1 . 1 0 `S6048 1 . 1 0 `S6051 1 . 1 0 `S6054 1 . 1 0 `S6063 1 . 1 0 `S6068 1 . 1 0 `S6073 1 . 1 0 `S6076 1 . 1 0 `S6079 1 . 1 0 `S6084 1 . 1 0 `S6087 1 . 1 0 `S6090 1 . 1 0 `S6095 1 . 1 0 `S6100 1 . 1 0 `S6106 1 . 1 0 `S6109 1 . 1 0 `S6112 1 . 1 0 `S6115 1 . 1 0 `S6118 1 . 1 0 `S6121 1 . 1 0 `S6124 1 . 1 0 `S6127 1 . 1 0 `S6130 1 . 1 0 `S6133 1 . 1 0 ]
"12638
[s S47324 . 1 `uc 1 SSPADD 1 0 :8:0 
]
[s S47326 . 1 `uc 1 MSK0 1 0 :1:0 
`uc 1 MSK1 1 0 :1:1 
`uc 1 MSK2 1 0 :1:2 
`uc 1 MSK3 1 0 :1:3 
`uc 1 MSK4 1 0 :1:4 
`uc 1 MSK5 1 0 :1:5 
`uc 1 MSK6 1 0 :1:6 
`uc 1 MSK7 1 0 :1:7 
]
[s S47335 . 1 `uc 1 MSK01 1 0 :1:0 
`uc 1 MSK11 1 0 :1:1 
`uc 1 MSK21 1 0 :1:2 
`uc 1 MSK31 1 0 :1:3 
`uc 1 MSK41 1 0 :1:4 
`uc 1 MSK51 1 0 :1:5 
`uc 1 MSK61 1 0 :1:6 
`uc 1 MSK71 1 0 :1:7 
]
[u S47344 . 1 `S2381 1 . 1 0 `S2383 1 . 1 0 `S6640 1 . 1 0 ]
"12668
[s S47349 . 1 `uc 1 SSPADD 1 0 :8:0 
]
[s S47351 . 1 `uc 1 MSK0 1 0 :1:0 
`uc 1 MSK1 1 0 :1:1 
`uc 1 MSK2 1 0 :1:2 
`uc 1 MSK3 1 0 :1:3 
`uc 1 MSK4 1 0 :1:4 
`uc 1 MSK5 1 0 :1:5 
`uc 1 MSK6 1 0 :1:6 
`uc 1 MSK7 1 0 :1:7 
]
[s S47360 . 1 `uc 1 MSK01 1 0 :1:0 
`uc 1 MSK11 1 0 :1:1 
`uc 1 MSK21 1 0 :1:2 
`uc 1 MSK31 1 0 :1:3 
`uc 1 MSK41 1 0 :1:4 
`uc 1 MSK51 1 0 :1:5 
`uc 1 MSK61 1 0 :1:6 
`uc 1 MSK71 1 0 :1:7 
]
[u S47369 . 1 `S2381 1 . 1 0 `S2383 1 . 1 0 `S6640 1 . 1 0 ]
"12875
[s S47376 . 1 `uc 1 SSPBUF 1 0 :8:0 
]
[u S47378 . 1 `S2462 1 . 1 0 ]
"12885
[s S47381 . 1 `uc 1 SSPBUF 1 0 :8:0 
]
[u S47383 . 1 `S2462 1 . 1 0 ]
"12898
[s S47386 . 1 `uc 1 T2CKPS 1 0 :2:0 
`uc 1 TMR2ON 1 0 :1:2 
`uc 1 T2OUTPS 1 0 :4:3 
]
[s S47390 . 1 `uc 1 T2CKPS0 1 0 :1:0 
`uc 1 T2CKPS1 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 T2OUTPS0 1 0 :1:3 
`uc 1 T2OUTPS1 1 0 :1:4 
`uc 1 T2OUTPS2 1 0 :1:5 
`uc 1 T2OUTPS3 1 0 :1:6 
]
[u S47398 . 1 `S6735 1 . 1 0 `S6739 1 . 1 0 ]
"12982
[s S47404 . 1 `uc 1 PR2 1 0 :8:0 
]
[u S47406 . 1 `S6765 1 . 1 0 ]
"12992
[s S47409 . 1 `uc 1 PR2 1 0 :8:0 
]
[u S47411 . 1 `S6765 1 . 1 0 ]
"13014
[s S47415 . 1 `uc 1 TMR2 1 0 :8:0 
]
[u S47417 . 1 `S6780 1 . 1 0 ]
"13024
[s S47420 . 1 `uc 1 TMR1ON 1 0 :1:0 
`uc 1 RD16 1 0 :1:1 
`uc 1 T1SYNC 1 0 :1:2 
`uc 1 T1OSCEN 1 0 :1:3 
`uc 1 T1CKPS 1 0 :2:4 
`uc 1 TMR1CS 1 0 :2:6 
]
[s S47427 . 1 `uc 1 . 1 0 :4:0 
`uc 1 T1CKPS0 1 0 :1:4 
`uc 1 T1CKPS1 1 0 :1:5 
`uc 1 TMR1CS0 1 0 :1:6 
`uc 1 TMR1CS1 1 0 :1:7 
]
[s S47433 . 1 `uc 1 . 1 0 :1:0 
`uc 1 RD161 1 0 :1:1 
`uc 1 T1SYNC1 1 0 :1:2 
`uc 1 T1OSCEN1 1 0 :1:3 
`uc 1 T1CKPS01 1 0 :1:4 
`uc 1 T1CKPS11 1 0 :1:5 
`uc 1 TMR1CS01 1 0 :1:6 
`uc 1 TMR1CS11 1 0 :1:7 
]
[s S47442 . 1 `uc 1 . 1 0 :3:0 
`uc 1 SOSCEN 1 0 :1:3 
]
[s S47445 . 1 `uc 1 . 1 0 :7:0 
`uc 1 T1RD16 1 0 :1:7 
]
[u S47448 . 1 `S6787 1 . 1 0 `S6794 1 . 1 0 `S6800 1 . 1 0 `S6809 1 . 1 0 `S6812 1 . 1 0 ]
"13178
[s S47457 . 1 `uc 1 TMR1L 1 0 :8:0 
]
[u S47459 . 1 `S6852 1 . 1 0 ]
"13197
[s S47463 . 1 `uc 1 TMR1H 1 0 :8:0 
]
[u S47465 . 1 `S6860 1 . 1 0 ]
"13207
[s S47468 . 1 `uc 1 NOT_BOR 1 0 :1:0 
]
[s S47470 . 1 `uc 1 . 1 0 :1:0 
`uc 1 NOT_POR 1 0 :1:1 
]
[s S47473 . 1 `uc 1 . 1 0 :2:0 
`uc 1 NOT_PD 1 0 :1:2 
]
[s S47476 . 1 `uc 1 . 1 0 :3:0 
`uc 1 NOT_TO 1 0 :1:3 
]
[s S47479 . 1 `uc 1 . 1 0 :4:0 
`uc 1 NOT_RI 1 0 :1:4 
]
[s S47482 . 1 `uc 1 . 1 0 :5:0 
`uc 1 NOT_CM 1 0 :1:5 
]
[s S47485 . 1 `uc 1 nBOR 1 0 :1:0 
`uc 1 nPOR 1 0 :1:1 
`uc 1 nPD 1 0 :1:2 
`uc 1 nTO 1 0 :1:3 
`uc 1 nRI 1 0 :1:4 
`uc 1 nCM 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 IPEN 1 0 :1:7 
]
[s S47494 . 1 `uc 1 BOR 1 0 :1:0 
`uc 1 POR 1 0 :1:1 
`uc 1 PD 1 0 :1:2 
`uc 1 TO 1 0 :1:3 
`uc 1 RI 1 0 :1:4 
`uc 1 CM 1 0 :1:5 
]
[u S47501 . 1 `S134 1 . 1 0 `S136 1 . 1 0 `S139 1 . 1 0 `S142 1 . 1 0 `S145 1 . 1 0 `S148 1 . 1 0 `S151 1 . 1 0 `S160 1 . 1 0 ]
"13368
[s S47512 . 1 `uc 1 CCH 1 0 :2:0 
`uc 1 CREF 1 0 :1:2 
`uc 1 EVPOL 1 0 :2:3 
`uc 1 CPOL 1 0 :1:5 
`uc 1 COE 1 0 :1:6 
`uc 1 CON 1 0 :1:7 
]
[s S47519 . 1 `uc 1 CCH0 1 0 :1:0 
`uc 1 CCH1 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 EVPOL0 1 0 :1:3 
`uc 1 EVPOL1 1 0 :1:4 
]
[s S47525 . 1 `uc 1 CCH02 1 0 :1:0 
]
[s S47527 . 1 `uc 1 . 1 0 :1:0 
`uc 1 CCH12 1 0 :1:1 
]
[s S47530 . 1 `uc 1 . 1 0 :6:0 
`uc 1 COE2 1 0 :1:6 
]
[s S47533 . 1 `uc 1 . 1 0 :7:0 
`uc 1 CON2 1 0 :1:7 
]
[s S47536 . 1 `uc 1 . 1 0 :5:0 
`uc 1 CPOL2 1 0 :1:5 
]
[s S47539 . 1 `uc 1 . 1 0 :2:0 
`uc 1 CREF2 1 0 :1:2 
]
[s S47542 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EVPOL02 1 0 :1:3 
]
[s S47545 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EVPOL12 1 0 :1:4 
]
[u S47548 . 1 `S6868 1 . 1 0 `S6875 1 . 1 0 `S6881 1 . 1 0 `S6883 1 . 1 0 `S6886 1 . 1 0 `S6889 1 . 1 0 `S6892 1 . 1 0 `S6895 1 . 1 0 `S6898 1 . 1 0 `S6901 1 . 1 0 ]
"13421
[s S47560 . 1 `uc 1 CCH 1 0 :2:0 
`uc 1 CREF 1 0 :1:2 
`uc 1 EVPOL 1 0 :2:3 
`uc 1 CPOL 1 0 :1:5 
`uc 1 COE 1 0 :1:6 
`uc 1 CON 1 0 :1:7 
]
[s S47567 . 1 `uc 1 CCH0 1 0 :1:0 
`uc 1 CCH1 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 EVPOL0 1 0 :1:3 
`uc 1 EVPOL1 1 0 :1:4 
]
[s S47573 . 1 `uc 1 CCH02 1 0 :1:0 
]
[s S47575 . 1 `uc 1 . 1 0 :1:0 
`uc 1 CCH12 1 0 :1:1 
]
[s S47578 . 1 `uc 1 . 1 0 :6:0 
`uc 1 COE2 1 0 :1:6 
]
[s S47581 . 1 `uc 1 . 1 0 :7:0 
`uc 1 CON2 1 0 :1:7 
]
[s S47584 . 1 `uc 1 . 1 0 :5:0 
`uc 1 CPOL2 1 0 :1:5 
]
[s S47587 . 1 `uc 1 . 1 0 :2:0 
`uc 1 CREF2 1 0 :1:2 
]
[s S47590 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EVPOL02 1 0 :1:3 
]
[s S47593 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EVPOL12 1 0 :1:4 
]
[u S47596 . 1 `S6868 1 . 1 0 `S6875 1 . 1 0 `S6881 1 . 1 0 `S6883 1 . 1 0 `S6886 1 . 1 0 `S6889 1 . 1 0 `S6892 1 . 1 0 `S6895 1 . 1 0 `S6898 1 . 1 0 `S6901 1 . 1 0 ]
"13661
[s S47609 . 1 `uc 1 CCH 1 0 :2:0 
`uc 1 CREF 1 0 :1:2 
`uc 1 EVPOL 1 0 :2:3 
`uc 1 CPOL 1 0 :1:5 
`uc 1 COE 1 0 :1:6 
`uc 1 CON 1 0 :1:7 
]
[s S47616 . 1 `uc 1 CCH0 1 0 :1:0 
`uc 1 CCH1 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 EVPOL0 1 0 :1:3 
`uc 1 EVPOL1 1 0 :1:4 
]
[s S47622 . 1 `uc 1 CCH01 1 0 :1:0 
`uc 1 CCH11 1 0 :1:1 
`uc 1 CREF1 1 0 :1:2 
`uc 1 EVPOL01 1 0 :1:3 
`uc 1 EVPOL11 1 0 :1:4 
`uc 1 CPOL1 1 0 :1:5 
`uc 1 COE1 1 0 :1:6 
`uc 1 CON1 1 0 :1:7 
]
[s S47631 . 1 `uc 1 C1CH0 1 0 :1:0 
]
[s S47633 . 1 `uc 1 . 1 0 :1:0 
`uc 1 C1CH1 1 0 :1:1 
]
[u S47636 . 1 `S6868 1 . 1 0 `S6875 1 . 1 0 `S7050 1 . 1 0 `S7059 1 . 1 0 `S7061 1 . 1 0 ]
"13700
[s S47643 . 1 `uc 1 CCH 1 0 :2:0 
`uc 1 CREF 1 0 :1:2 
`uc 1 EVPOL 1 0 :2:3 
`uc 1 CPOL 1 0 :1:5 
`uc 1 COE 1 0 :1:6 
`uc 1 CON 1 0 :1:7 
]
[s S47650 . 1 `uc 1 CCH0 1 0 :1:0 
`uc 1 CCH1 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 EVPOL0 1 0 :1:3 
`uc 1 EVPOL1 1 0 :1:4 
]
[s S47656 . 1 `uc 1 CCH01 1 0 :1:0 
`uc 1 CCH11 1 0 :1:1 
`uc 1 CREF1 1 0 :1:2 
`uc 1 EVPOL01 1 0 :1:3 
`uc 1 EVPOL11 1 0 :1:4 
`uc 1 CPOL1 1 0 :1:5 
`uc 1 COE1 1 0 :1:6 
`uc 1 CON1 1 0 :1:7 
]
[s S47665 . 1 `uc 1 C1CH0 1 0 :1:0 
]
[s S47667 . 1 `uc 1 . 1 0 :1:0 
`uc 1 C1CH1 1 0 :1:1 
]
[u S47670 . 1 `S6868 1 . 1 0 `S6875 1 . 1 0 `S7050 1 . 1 0 `S7059 1 . 1 0 `S7061 1 . 1 0 ]
"13837
[s S47677 . 1 `uc 1 SCS 1 0 :2:0 
`uc 1 . 1 0 :1:2 
`uc 1 OSTS 1 0 :1:3 
`uc 1 IRCF 1 0 :3:4 
`uc 1 IDLEN 1 0 :1:7 
]
[s S47683 . 1 `uc 1 SCS0 1 0 :1:0 
`uc 1 SCS1 1 0 :1:1 
`uc 1 . 1 0 :2:2 
`uc 1 IRCF0 1 0 :1:4 
`uc 1 IRCF1 1 0 :1:5 
`uc 1 IRCF2 1 0 :1:6 
]
[u S47690 . 1 `S7159 1 . 1 0 `S7165 1 . 1 0 ]
"13963
[s S47694 . 1 `uc 1 T0PS 1 0 :3:0 
`uc 1 PSA 1 0 :1:3 
`uc 1 T0SE 1 0 :1:4 
`uc 1 T0CS 1 0 :1:5 
`uc 1 T08BIT 1 0 :1:6 
`uc 1 TMR0ON 1 0 :1:7 
]
[s S47701 . 1 `uc 1 T0PS0 1 0 :1:0 
`uc 1 T0PS1 1 0 :1:1 
`uc 1 T0PS2 1 0 :1:2 
]
[u S47705 . 1 `S7189 1 . 1 0 `S7196 1 . 1 0 ]
"14087
[s S47711 . 1 `uc 1 TMR0L 1 0 :8:0 
]
[u S47713 . 1 `S7217 1 . 1 0 ]
"14106
[s S47717 . 1 `uc 1 TMR0H 1 0 :8:0 
]
[u S47719 . 1 `S7225 1 . 1 0 ]
"14116
[s S47722 . 1 `uc 1 C 1 0 :1:0 
`uc 1 DC 1 0 :1:1 
`uc 1 Z 1 0 :1:2 
`uc 1 OV 1 0 :1:3 
`uc 1 N 1 0 :1:4 
]
[s S47728 . 1 `uc 1 CARRY 1 0 :1:0 
]
[s S47730 . 1 `uc 1 . 1 0 :4:0 
`uc 1 NEGATIVE 1 0 :1:4 
]
[s S47733 . 1 `uc 1 . 1 0 :3:0 
`uc 1 OVERFLOW 1 0 :1:3 
]
[s S47736 . 1 `uc 1 . 1 0 :2:0 
`uc 1 ZERO 1 0 :1:2 
]
[u S47739 . 1 `S7232 1 . 1 0 `S7238 1 . 1 0 `S7240 1 . 1 0 `S7243 1 . 1 0 `S7246 1 . 1 0 ]
"14209
[s S47748 . 1 `uc 1 FSR2L 1 0 :8:0 
]
[u S47750 . 1 `S7275 1 . 1 0 ]
"14234
[s S47755 . 1 `uc 1 PLUSW2 1 0 :8:0 
]
[u S47757 . 1 `S7284 1 . 1 0 ]
"14253
[s S47761 . 1 `uc 1 PREINC2 1 0 :8:0 
]
[u S47763 . 1 `S7292 1 . 1 0 ]
"14272
[s S47767 . 1 `uc 1 POSTDEC2 1 0 :8:0 
]
[u S47769 . 1 `S7300 1 . 1 0 ]
"14291
[s S47773 . 1 `uc 1 POSTINC2 1 0 :8:0 
]
[u S47775 . 1 `S7308 1 . 1 0 ]
"14310
[s S47779 . 1 `uc 1 INDF2 1 0 :8:0 
]
[u S47781 . 1 `S7316 1 . 1 0 ]
"14341
[s S47787 . 1 `uc 1 FSR1L 1 0 :8:0 
]
[u S47789 . 1 `S7326 1 . 1 0 ]
"14366
[s S47794 . 1 `uc 1 PLUSW1 1 0 :8:0 
]
[u S47796 . 1 `S7335 1 . 1 0 ]
"14385
[s S47800 . 1 `uc 1 PREINC1 1 0 :8:0 
]
[u S47802 . 1 `S7343 1 . 1 0 ]
"14404
[s S47806 . 1 `uc 1 POSTDEC1 1 0 :8:0 
]
[u S47808 . 1 `S7351 1 . 1 0 ]
"14423
[s S47812 . 1 `uc 1 POSTINC1 1 0 :8:0 
]
[u S47814 . 1 `S7359 1 . 1 0 ]
"14442
[s S47818 . 1 `uc 1 INDF1 1 0 :8:0 
]
[u S47820 . 1 `S7367 1 . 1 0 ]
"14461
[s S47824 . 1 `uc 1 WREG 1 0 :8:0 
]
[u S47826 . 1 `S7375 1 . 1 0 ]
"14486
[s S47831 . 1 `uc 1 FSR0L 1 0 :8:0 
]
[u S47833 . 1 `S7384 1 . 1 0 ]
"14511
[s S47838 . 1 `uc 1 PLUSW0 1 0 :8:0 
]
[u S47840 . 1 `S7393 1 . 1 0 ]
"14530
[s S47844 . 1 `uc 1 PREINC0 1 0 :8:0 
]
[u S47846 . 1 `S7401 1 . 1 0 ]
"14549
[s S47850 . 1 `uc 1 POSTDEC0 1 0 :8:0 
]
[u S47852 . 1 `S7409 1 . 1 0 ]
"14568
[s S47856 . 1 `uc 1 POSTINC0 1 0 :8:0 
]
[u S47858 . 1 `S7417 1 . 1 0 ]
"14587
[s S47862 . 1 `uc 1 INDF0 1 0 :8:0 
]
[u S47864 . 1 `S7425 1 . 1 0 ]
"14597
[s S47867 . 1 `uc 1 INT1IF 1 0 :1:0 
`uc 1 INT2IF 1 0 :1:1 
`uc 1 INT3IF 1 0 :1:2 
`uc 1 INT1IE 1 0 :1:3 
`uc 1 INT2IE 1 0 :1:4 
`uc 1 INT3IE 1 0 :1:5 
`uc 1 INT1IP 1 0 :1:6 
`uc 1 INT2IP 1 0 :1:7 
]
[s S47876 . 1 `uc 1 INT1F 1 0 :1:0 
`uc 1 INT2F 1 0 :1:1 
`uc 1 INT3F 1 0 :1:2 
`uc 1 INT1E 1 0 :1:3 
`uc 1 INT2E 1 0 :1:4 
`uc 1 INT3E 1 0 :1:5 
`uc 1 INT1P 1 0 :1:6 
`uc 1 INT2P 1 0 :1:7 
]
[u S47885 . 1 `S7432 1 . 1 0 `S7441 1 . 1 0 ]
"14633
[s S47889 . 1 `uc 1 . 1 0 :7:0 
`uc 1 NOT_RBPU 1 0 :1:7 
]
[s S47892 . 1 `uc 1 RBIP 1 0 :1:0 
`uc 1 INT3IP 1 0 :1:1 
`uc 1 TMR0IP 1 0 :1:2 
`uc 1 INTEDG3 1 0 :1:3 
`uc 1 INTEDG2 1 0 :1:4 
`uc 1 INTEDG1 1 0 :1:5 
`uc 1 INTEDG0 1 0 :1:6 
`uc 1 nRBPU 1 0 :1:7 
]
[s S47901 . 1 `uc 1 . 1 0 :1:0 
`uc 1 INT3P 1 0 :1:1 
`uc 1 T0IP 1 0 :1:2 
`uc 1 . 1 0 :4:3 
`uc 1 RBPU 1 0 :1:7 
]
[u S47907 . 1 `S7472 1 . 1 0 `S7475 1 . 1 0 `S7484 1 . 1 0 ]
"14745
[s S47912 . 1 `uc 1 RBIF 1 0 :1:0 
`uc 1 INT0IF 1 0 :1:1 
`uc 1 TMR0IF 1 0 :1:2 
`uc 1 RBIE 1 0 :1:3 
`uc 1 INT0IE 1 0 :1:4 
`uc 1 TMR0IE 1 0 :1:5 
`uc 1 PEIE_GIEL 1 0 :1:6 
`uc 1 GIE_GIEH 1 0 :1:7 
]
[s S47921 . 1 `uc 1 . 1 0 :1:0 
`uc 1 INT0F 1 0 :1:1 
`uc 1 T0IF 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 INT0E 1 0 :1:4 
`uc 1 T0IE 1 0 :1:5 
`uc 1 PEIE 1 0 :1:6 
`uc 1 GIE 1 0 :1:7 
]
[s S47930 . 1 `uc 1 . 1 0 :6:0 
`uc 1 GIEL 1 0 :1:6 
`uc 1 GIEH 1 0 :1:7 
]
[s S47934 . 1 `uc 1 . 1 0 :1:0 
`uc 1 INT0F 1 0 :1:1 
`uc 1 T0IF 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 INT0E 1 0 :1:4 
`uc 1 T0IE 1 0 :1:5 
`uc 1 PEIE 1 0 :1:6 
`uc 1 GIE 1 0 :1:7 
]
[s S47943 . 1 `uc 1 . 1 0 :6:0 
`uc 1 GIEL 1 0 :1:6 
`uc 1 GIEH 1 0 :1:7 
]
[u S47947 . 1 `S210 1 . 1 0 `S219 1 . 1 0 `S228 1 . 1 0 `S219 1 . 1 0 `S228 1 . 1 0 ]
"14946
[s S47956 . 1 `uc 1 PRODL 1 0 :8:0 
]
[u S47958 . 1 `S7515 1 . 1 0 ]
"14965
[s S47962 . 1 `uc 1 PRODH 1 0 :8:0 
]
[u S47964 . 1 `S7523 1 . 1 0 ]
"14984
[s S47968 . 1 `uc 1 TABLAT 1 0 :8:0 
]
[u S47970 . 1 `S7531 1 . 1 0 ]
"15011
[s S47975 . 1 `uc 1 TBLPTRL 1 0 :8:0 
]
[u S47977 . 1 `S7540 1 . 1 0 ]
"15030
[s S47981 . 1 `uc 1 TBLPTRH 1 0 :8:0 
]
[u S47983 . 1 `S7548 1 . 1 0 ]
"15070
[s S47990 . 1 `uc 1 PCL 1 0 :8:0 
]
[u S47992 . 1 `S7559 1 . 1 0 ]
"15089
[s S47996 . 1 `uc 1 PCH 1 0 :8:0 
]
[u S47998 . 1 `S7567 1 . 1 0 ]
"15108
[s S48002 . 1 `uc 1 STKPTR 1 0 :5:0 
`uc 1 . 1 0 :1:5 
`uc 1 STKUNF 1 0 :1:6 
`uc 1 STKFUL 1 0 :1:7 
]
[s S48007 . 1 `uc 1 SP0 1 0 :1:0 
`uc 1 SP1 1 0 :1:1 
`uc 1 SP2 1 0 :1:2 
`uc 1 SP3 1 0 :1:3 
`uc 1 SP4 1 0 :1:4 
`uc 1 . 1 0 :2:5 
`uc 1 STKOVF 1 0 :1:7 
]
[u S48015 . 1 `S7575 1 . 1 0 `S7580 1 . 1 0 ]
"15193
[s S48021 . 1 `uc 1 TOSL 1 0 :8:0 
]
[u S48023 . 1 `S7607 1 . 1 0 ]
"15212
[s S48027 . 1 `uc 1 TOSH 1 0 :8:0 
]
[u S48029 . 1 `S7615 1 . 1 0 ]
"17587
[s S49206 . 1 `uc 1 Cap1OVF 1 0 :1:0 
`uc 1 Cap2OVF 1 0 :1:1 
]
[u S49209 capstatus 1 `S8796 1 . 1 0 `uc 1 . 1 0 :8:0 
]
"13 /Applications/microchip/xc8/v1.10/include/stddef.h
[s S49214 . 1 `uc 1 RX_NINE 1 0 :1:0 
`uc 1 TX_NINE 1 0 :1:1 
`uc 1 FRAME_ERROR 1 0 :1:2 
`uc 1 OVERRUN_ERROR 1 0 :1:3 
`uc 1 fill 1 0 :4:4 
]
[u S49220 USART1 1 `uc 1 val 1 0 `S8808 1 . 1 0 ]
"212 /Applications/microchip/xc8/v1.10/include/plib/usart.h
[s S49224 . 1 `uc 1 RX_NINE 1 0 :1:0 
`uc 1 TX_NINE 1 0 :1:1 
`uc 1 FRAME_ERROR 1 0 :1:2 
`uc 1 OVERRUN_ERROR 1 0 :1:3 
`uc 1 fill 1 0 :4:4 
]
[u S49230 USART2 1 `uc 1 val 1 0 `S8808 1 . 1 0 ]
"7069 /Applications/microchip/xc8/v1.10/include/pic18f26j50.h
[s S49352 . 1 `uc 1 LATB0 1 0 :1:0 
`uc 1 LATB1 1 0 :1:1 
`uc 1 LATB2 1 0 :1:2 
`uc 1 LATB3 1 0 :1:3 
`uc 1 LATB4 1 0 :1:4 
`uc 1 LATB5 1 0 :1:5 
`uc 1 LATB6 1 0 :1:6 
`uc 1 LATB7 1 0 :1:7 
]
[s S49361 . 1 `uc 1 LB0 1 0 :1:0 
]
[s S49363 . 1 `uc 1 . 1 0 :1:0 
`uc 1 LB1 1 0 :1:1 
]
[s S49366 . 1 `uc 1 . 1 0 :2:0 
`uc 1 LB2 1 0 :1:2 
]
[s S49369 . 1 `uc 1 . 1 0 :3:0 
`uc 1 LB3 1 0 :1:3 
]
[s S49372 . 1 `uc 1 . 1 0 :4:0 
`uc 1 LB4 1 0 :1:4 
]
[s S49375 . 1 `uc 1 . 1 0 :5:0 
`uc 1 LB5 1 0 :1:5 
]
[s S49378 . 1 `uc 1 . 1 0 :6:0 
`uc 1 LB6 1 0 :1:6 
]
[s S49381 . 1 `uc 1 . 1 0 :7:0 
`uc 1 LB7 1 0 :1:7 
]
[u S49384 . 1 `S3596 1 . 1 0 `S3605 1 . 1 0 `S3607 1 . 1 0 `S3610 1 . 1 0 `S3613 1 . 1 0 `S3616 1 . 1 0 `S3619 1 . 1 0 `S3622 1 . 1 0 `S3625 1 . 1 0 ]
"224
[s S49443 . 1 `uc 1 IOLOCK 1 0 :1:0 
]
[u S49445 . 1 `S368 1 . 1 0 ]
"240
[s S49448 . 1 `uc 1 EPSTALL 1 0 :1:0 
`uc 1 EPINEN 1 0 :1:1 
`uc 1 EPOUTEN 1 0 :1:2 
`uc 1 EPCONDIS 1 0 :1:3 
`uc 1 EPHSHK 1 0 :1:4 
]
[s S49454 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EP0CONDIS 1 0 :1:3 
]
[s S49457 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EP0HSHK 1 0 :1:4 
]
[s S49460 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EP0INEN 1 0 :1:1 
]
[s S49463 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EP0OUTEN 1 0 :1:2 
]
[s S49466 . 1 `uc 1 EP0STALL 1 0 :1:0 
]
[s S49468 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EPCONDIS0 1 0 :1:3 
]
[s S49471 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EPHSHK0 1 0 :1:4 
]
[s S49474 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EPINEN0 1 0 :1:1 
]
[s S49477 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EPOUTEN0 1 0 :1:2 
]
[s S49480 . 1 `uc 1 EPSTALL0 1 0 :1:0 
]
[u S49482 . 1 `S375 1 . 1 0 `S381 1 . 1 0 `S384 1 . 1 0 `S387 1 . 1 0 `S390 1 . 1 0 `S393 1 . 1 0 `S395 1 . 1 0 `S398 1 . 1 0 `S401 1 . 1 0 `S404 1 . 1 0 `S407 1 . 1 0 ]
"301
[s S49495 . 1 `uc 1 EPSTALL 1 0 :1:0 
`uc 1 EPINEN 1 0 :1:1 
`uc 1 EPOUTEN 1 0 :1:2 
`uc 1 EPCONDIS 1 0 :1:3 
`uc 1 EPHSHK 1 0 :1:4 
]
[s S49501 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EP1CONDIS 1 0 :1:3 
]
[s S49504 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EP1HSHK 1 0 :1:4 
]
[s S49507 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EP1INEN 1 0 :1:1 
]
[s S49510 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EP1OUTEN 1 0 :1:2 
]
[s S49513 . 1 `uc 1 EP1STALL 1 0 :1:0 
]
[s S49515 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EPCONDIS1 1 0 :1:3 
]
[s S49518 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EPHSHK1 1 0 :1:4 
]
[s S49521 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EPINEN1 1 0 :1:1 
]
[s S49524 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EPOUTEN1 1 0 :1:2 
]
[s S49527 . 1 `uc 1 EPSTALL1 1 0 :1:0 
]
[u S49529 . 1 `S375 1 . 1 0 `S462 1 . 1 0 `S465 1 . 1 0 `S468 1 . 1 0 `S471 1 . 1 0 `S474 1 . 1 0 `S476 1 . 1 0 `S479 1 . 1 0 `S482 1 . 1 0 `S485 1 . 1 0 `S488 1 . 1 0 ]
"432
[s S49542 . 1 `uc 1 EPSTALL 1 0 :1:0 
`uc 1 EPINEN 1 0 :1:1 
`uc 1 EPOUTEN 1 0 :1:2 
`uc 1 EPCONDIS 1 0 :1:3 
`uc 1 EPHSHK 1 0 :1:4 
]
[s S49548 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EP2CONDIS 1 0 :1:3 
]
[s S49551 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EP2HSHK 1 0 :1:4 
]
[s S49554 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EP2INEN 1 0 :1:1 
]
[s S49557 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EP2OUTEN 1 0 :1:2 
]
[s S49560 . 1 `uc 1 EP2STALL 1 0 :1:0 
]
[s S49562 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EPCONDIS2 1 0 :1:3 
]
[s S49565 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EPHSHK2 1 0 :1:4 
]
[s S49568 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EPINEN2 1 0 :1:1 
]
[s S49571 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EPOUTEN2 1 0 :1:2 
]
[s S49574 . 1 `uc 1 EPSTALL2 1 0 :1:0 
]
[u S49576 . 1 `S375 1 . 1 0 `S543 1 . 1 0 `S546 1 . 1 0 `S549 1 . 1 0 `S552 1 . 1 0 `S555 1 . 1 0 `S557 1 . 1 0 `S560 1 . 1 0 `S563 1 . 1 0 `S566 1 . 1 0 `S569 1 . 1 0 ]
"563
[s S49589 . 1 `uc 1 EPSTALL 1 0 :1:0 
`uc 1 EPINEN 1 0 :1:1 
`uc 1 EPOUTEN 1 0 :1:2 
`uc 1 EPCONDIS 1 0 :1:3 
`uc 1 EPHSHK 1 0 :1:4 
]
[s S49595 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EP3CONDIS 1 0 :1:3 
]
[s S49598 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EP3HSHK 1 0 :1:4 
]
[s S49601 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EP3INEN 1 0 :1:1 
]
[s S49604 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EP3OUTEN 1 0 :1:2 
]
[s S49607 . 1 `uc 1 EP3STALL 1 0 :1:0 
]
[s S49609 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EPCONDIS3 1 0 :1:3 
]
[s S49612 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EPHSHK3 1 0 :1:4 
]
[s S49615 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EPINEN3 1 0 :1:1 
]
[s S49618 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EPOUTEN3 1 0 :1:2 
]
[s S49621 . 1 `uc 1 EPSTALL3 1 0 :1:0 
]
[u S49623 . 1 `S375 1 . 1 0 `S624 1 . 1 0 `S627 1 . 1 0 `S630 1 . 1 0 `S633 1 . 1 0 `S636 1 . 1 0 `S638 1 . 1 0 `S641 1 . 1 0 `S644 1 . 1 0 `S647 1 . 1 0 `S650 1 . 1 0 ]
"694
[s S49636 . 1 `uc 1 EPSTALL 1 0 :1:0 
`uc 1 EPINEN 1 0 :1:1 
`uc 1 EPOUTEN 1 0 :1:2 
`uc 1 EPCONDIS 1 0 :1:3 
`uc 1 EPHSHK 1 0 :1:4 
]
[s S49642 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EP4CONDIS 1 0 :1:3 
]
[s S49645 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EP4HSHK 1 0 :1:4 
]
[s S49648 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EP4INEN 1 0 :1:1 
]
[s S49651 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EP4OUTEN 1 0 :1:2 
]
[s S49654 . 1 `uc 1 EP4STALL 1 0 :1:0 
]
[s S49656 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EPCONDIS4 1 0 :1:3 
]
[s S49659 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EPHSHK4 1 0 :1:4 
]
[s S49662 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EPINEN4 1 0 :1:1 
]
[s S49665 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EPOUTEN4 1 0 :1:2 
]
[s S49668 . 1 `uc 1 EPSTALL4 1 0 :1:0 
]
[u S49670 . 1 `S375 1 . 1 0 `S705 1 . 1 0 `S708 1 . 1 0 `S711 1 . 1 0 `S714 1 . 1 0 `S717 1 . 1 0 `S719 1 . 1 0 `S722 1 . 1 0 `S725 1 . 1 0 `S728 1 . 1 0 `S731 1 . 1 0 ]
"825
[s S49683 . 1 `uc 1 EPSTALL 1 0 :1:0 
`uc 1 EPINEN 1 0 :1:1 
`uc 1 EPOUTEN 1 0 :1:2 
`uc 1 EPCONDIS 1 0 :1:3 
`uc 1 EPHSHK 1 0 :1:4 
]
[s S49689 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EP5CONDIS 1 0 :1:3 
]
[s S49692 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EP5HSHK 1 0 :1:4 
]
[s S49695 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EP5INEN 1 0 :1:1 
]
[s S49698 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EP5OUTEN 1 0 :1:2 
]
[s S49701 . 1 `uc 1 EP5STALL 1 0 :1:0 
]
[s S49703 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EPCONDIS5 1 0 :1:3 
]
[s S49706 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EPHSHK5 1 0 :1:4 
]
[s S49709 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EPINEN5 1 0 :1:1 
]
[s S49712 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EPOUTEN5 1 0 :1:2 
]
[s S49715 . 1 `uc 1 EPSTALL5 1 0 :1:0 
]
[u S49717 . 1 `S375 1 . 1 0 `S786 1 . 1 0 `S789 1 . 1 0 `S792 1 . 1 0 `S795 1 . 1 0 `S798 1 . 1 0 `S800 1 . 1 0 `S803 1 . 1 0 `S806 1 . 1 0 `S809 1 . 1 0 `S812 1 . 1 0 ]
"956
[s S49730 . 1 `uc 1 EPSTALL 1 0 :1:0 
`uc 1 EPINEN 1 0 :1:1 
`uc 1 EPOUTEN 1 0 :1:2 
`uc 1 EPCONDIS 1 0 :1:3 
`uc 1 EPHSHK 1 0 :1:4 
]
[s S49736 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EP6CONDIS 1 0 :1:3 
]
[s S49739 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EP6HSHK 1 0 :1:4 
]
[s S49742 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EP6INEN 1 0 :1:1 
]
[s S49745 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EP6OUTEN 1 0 :1:2 
]
[s S49748 . 1 `uc 1 EP6STALL 1 0 :1:0 
]
[s S49750 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EPCONDIS6 1 0 :1:3 
]
[s S49753 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EPHSHK6 1 0 :1:4 
]
[s S49756 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EPINEN6 1 0 :1:1 
]
[s S49759 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EPOUTEN6 1 0 :1:2 
]
[s S49762 . 1 `uc 1 EPSTALL6 1 0 :1:0 
]
[u S49764 . 1 `S375 1 . 1 0 `S867 1 . 1 0 `S870 1 . 1 0 `S873 1 . 1 0 `S876 1 . 1 0 `S879 1 . 1 0 `S881 1 . 1 0 `S884 1 . 1 0 `S887 1 . 1 0 `S890 1 . 1 0 `S893 1 . 1 0 ]
"1087
[s S49777 . 1 `uc 1 EPSTALL 1 0 :1:0 
`uc 1 EPINEN 1 0 :1:1 
`uc 1 EPOUTEN 1 0 :1:2 
`uc 1 EPCONDIS 1 0 :1:3 
`uc 1 EPHSHK 1 0 :1:4 
]
[s S49783 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EP7CONDIS 1 0 :1:3 
]
[s S49786 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EP7HSHK 1 0 :1:4 
]
[s S49789 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EP7INEN 1 0 :1:1 
]
[s S49792 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EP7OUTEN 1 0 :1:2 
]
[s S49795 . 1 `uc 1 EP7STALL 1 0 :1:0 
]
[s S49797 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EPCONDIS7 1 0 :1:3 
]
[s S49800 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EPHSHK7 1 0 :1:4 
]
[s S49803 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EPINEN7 1 0 :1:1 
]
[s S49806 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EPOUTEN7 1 0 :1:2 
]
[s S49809 . 1 `uc 1 EPSTALL7 1 0 :1:0 
]
[u S49811 . 1 `S375 1 . 1 0 `S948 1 . 1 0 `S951 1 . 1 0 `S954 1 . 1 0 `S957 1 . 1 0 `S960 1 . 1 0 `S962 1 . 1 0 `S965 1 . 1 0 `S968 1 . 1 0 `S971 1 . 1 0 `S974 1 . 1 0 ]
"1218
[s S49824 . 1 `uc 1 EPSTALL 1 0 :1:0 
`uc 1 EPINEN 1 0 :1:1 
`uc 1 EPOUTEN 1 0 :1:2 
`uc 1 EPCONDIS 1 0 :1:3 
`uc 1 EPHSHK 1 0 :1:4 
]
[s S49830 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EPCONDIS8 1 0 :1:3 
]
[s S49833 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EPHSHK8 1 0 :1:4 
]
[s S49836 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EPINEN8 1 0 :1:1 
]
[s S49839 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EPOUTEN8 1 0 :1:2 
]
[s S49842 . 1 `uc 1 EPSTALL8 1 0 :1:0 
]
[u S49844 . 1 `S375 1 . 1 0 `S1029 1 . 1 0 `S1032 1 . 1 0 `S1035 1 . 1 0 `S1038 1 . 1 0 `S1041 1 . 1 0 ]
"1330
[s S49852 . 1 `uc 1 EPSTALL 1 0 :1:0 
`uc 1 EPINEN 1 0 :1:1 
`uc 1 EPOUTEN 1 0 :1:2 
`uc 1 EPCONDIS 1 0 :1:3 
`uc 1 EPHSHK 1 0 :1:4 
]
[s S49858 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EPCONDIS9 1 0 :1:3 
]
[s S49861 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EPHSHK9 1 0 :1:4 
]
[s S49864 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EPINEN9 1 0 :1:1 
]
[s S49867 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EPOUTEN9 1 0 :1:2 
]
[s S49870 . 1 `uc 1 EPSTALL9 1 0 :1:0 
]
[u S49872 . 1 `S375 1 . 1 0 `S1077 1 . 1 0 `S1080 1 . 1 0 `S1083 1 . 1 0 `S1086 1 . 1 0 `S1089 1 . 1 0 ]
"1417
[s S49880 . 1 `uc 1 EPSTALL 1 0 :1:0 
`uc 1 EPINEN 1 0 :1:1 
`uc 1 EPOUTEN 1 0 :1:2 
`uc 1 EPCONDIS 1 0 :1:3 
`uc 1 EPHSHK 1 0 :1:4 
]
[s S49886 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EPCONDIS10 1 0 :1:3 
]
[s S49889 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EPHSHK10 1 0 :1:4 
]
[s S49892 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EPINEN10 1 0 :1:1 
]
[s S49895 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EPOUTEN10 1 0 :1:2 
]
[s S49898 . 1 `uc 1 EPSTALL10 1 0 :1:0 
]
[u S49900 . 1 `S375 1 . 1 0 `S1125 1 . 1 0 `S1128 1 . 1 0 `S1131 1 . 1 0 `S1134 1 . 1 0 `S1137 1 . 1 0 ]
"1504
[s S49908 . 1 `uc 1 EPSTALL 1 0 :1:0 
`uc 1 EPINEN 1 0 :1:1 
`uc 1 EPOUTEN 1 0 :1:2 
`uc 1 EPCONDIS 1 0 :1:3 
`uc 1 EPHSHK 1 0 :1:4 
]
[s S49914 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EPCONDIS11 1 0 :1:3 
]
[s S49917 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EPHSHK11 1 0 :1:4 
]
[s S49920 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EPINEN11 1 0 :1:1 
]
[s S49923 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EPOUTEN11 1 0 :1:2 
]
[s S49926 . 1 `uc 1 EPSTALL11 1 0 :1:0 
]
[u S49928 . 1 `S375 1 . 1 0 `S1173 1 . 1 0 `S1176 1 . 1 0 `S1179 1 . 1 0 `S1182 1 . 1 0 `S1185 1 . 1 0 ]
"1591
[s S49936 . 1 `uc 1 EPSTALL 1 0 :1:0 
`uc 1 EPINEN 1 0 :1:1 
`uc 1 EPOUTEN 1 0 :1:2 
`uc 1 EPCONDIS 1 0 :1:3 
`uc 1 EPHSHK 1 0 :1:4 
]
[s S49942 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EPCONDIS12 1 0 :1:3 
]
[s S49945 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EPHSHK12 1 0 :1:4 
]
[s S49948 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EPINEN12 1 0 :1:1 
]
[s S49951 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EPOUTEN12 1 0 :1:2 
]
[s S49954 . 1 `uc 1 EPSTALL12 1 0 :1:0 
]
[u S49956 . 1 `S375 1 . 1 0 `S1221 1 . 1 0 `S1224 1 . 1 0 `S1227 1 . 1 0 `S1230 1 . 1 0 `S1233 1 . 1 0 ]
"1678
[s S49964 . 1 `uc 1 EPSTALL 1 0 :1:0 
`uc 1 EPINEN 1 0 :1:1 
`uc 1 EPOUTEN 1 0 :1:2 
`uc 1 EPCONDIS 1 0 :1:3 
`uc 1 EPHSHK 1 0 :1:4 
]
[s S49970 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EPCONDIS13 1 0 :1:3 
]
[s S49973 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EPHSHK13 1 0 :1:4 
]
[s S49976 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EPINEN13 1 0 :1:1 
]
[s S49979 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EPOUTEN13 1 0 :1:2 
]
[s S49982 . 1 `uc 1 EPSTALL13 1 0 :1:0 
]
[u S49984 . 1 `S375 1 . 1 0 `S1269 1 . 1 0 `S1272 1 . 1 0 `S1275 1 . 1 0 `S1278 1 . 1 0 `S1281 1 . 1 0 ]
"1765
[s S49992 . 1 `uc 1 EPSTALL 1 0 :1:0 
`uc 1 EPINEN 1 0 :1:1 
`uc 1 EPOUTEN 1 0 :1:2 
`uc 1 EPCONDIS 1 0 :1:3 
`uc 1 EPHSHK 1 0 :1:4 
]
[s S49998 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EPCONDIS14 1 0 :1:3 
]
[s S50001 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EPHSHK14 1 0 :1:4 
]
[s S50004 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EPINEN14 1 0 :1:1 
]
[s S50007 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EPOUTEN14 1 0 :1:2 
]
[s S50010 . 1 `uc 1 EPSTALL14 1 0 :1:0 
]
[u S50012 . 1 `S375 1 . 1 0 `S1317 1 . 1 0 `S1320 1 . 1 0 `S1323 1 . 1 0 `S1326 1 . 1 0 `S1329 1 . 1 0 ]
"1852
[s S50020 . 1 `uc 1 EPSTALL 1 0 :1:0 
`uc 1 EPINEN 1 0 :1:1 
`uc 1 EPOUTEN 1 0 :1:2 
`uc 1 EPCONDIS 1 0 :1:3 
`uc 1 EPHSHK 1 0 :1:4 
]
[s S50026 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EPCONDIS15 1 0 :1:3 
]
[s S50029 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EPHSHK15 1 0 :1:4 
]
[s S50032 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EPINEN15 1 0 :1:1 
]
[s S50035 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EPOUTEN15 1 0 :1:2 
]
[s S50038 . 1 `uc 1 EPSTALL15 1 0 :1:0 
]
[u S50040 . 1 `S375 1 . 1 0 `S1365 1 . 1 0 `S1368 1 . 1 0 `S1371 1 . 1 0 `S1374 1 . 1 0 `S1377 1 . 1 0 ]
"1939
[s S50048 . 1 `uc 1 URSTIE 1 0 :1:0 
`uc 1 UERRIE 1 0 :1:1 
`uc 1 ACTVIE 1 0 :1:2 
`uc 1 TRNIE 1 0 :1:3 
`uc 1 IDLEIE 1 0 :1:4 
`uc 1 STALLIE 1 0 :1:5 
`uc 1 SOFIE 1 0 :1:6 
]
[u S50056 . 1 `S1407 1 . 1 0 ]
"2009
[s S50059 . 1 `uc 1 PIDEE 1 0 :1:0 
`uc 1 CRC5EE 1 0 :1:1 
`uc 1 CRC16EE 1 0 :1:2 
`uc 1 DFN8EE 1 0 :1:3 
`uc 1 BTOEE 1 0 :1:4 
`uc 1 . 1 0 :2:5 
`uc 1 BTSEE 1 0 :1:7 
]
[u S50067 . 1 `S1426 1 . 1 0 ]
"2064
[s S50070 . 1 `uc 1 ADDR 1 0 :7:0 
]
[s S50072 . 1 `uc 1 ADDR0 1 0 :1:0 
`uc 1 ADDR1 1 0 :1:1 
`uc 1 ADDR2 1 0 :1:2 
`uc 1 ADDR3 1 0 :1:3 
`uc 1 ADDR4 1 0 :1:4 
`uc 1 ADDR5 1 0 :1:5 
`uc 1 ADDR6 1 0 :1:6 
]
[u S50080 . 1 `S1445 1 . 1 0 `S1447 1 . 1 0 ]
"2117
[s S50084 . 1 `uc 1 PPB0 1 0 :1:0 
`uc 1 PPB1 1 0 :1:1 
`uc 1 FSEN 1 0 :1:2 
`uc 1 UTRDIS 1 0 :1:3 
`uc 1 UPUEN 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 UOEMON 1 0 :1:6 
`uc 1 UTEYE 1 0 :1:7 
]
[s S50093 . 1 `uc 1 UPP0 1 0 :1:0 
]
[s S50095 . 1 `uc 1 . 1 0 :1:0 
`uc 1 UPP1 1 0 :1:1 
]
[u S50098 . 1 `S1469 1 . 1 0 `S1478 1 . 1 0 `S1480 1 . 1 0 ]
"2185
[s S50103 . 1 `uc 1 PMPTTL 1 0 :1:0 
`uc 1 RTSECSEL0 1 0 :1:1 
`uc 1 RTSECSEL1 1 0 :1:2 
]
[u S50107 . 1 `S1502 1 . 1 0 ]
"2246
[s S50110 . 1 `uc 1 RODIV 1 0 :4:0 
`uc 1 ROSEL 1 0 :1:4 
`uc 1 ROSSLP 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 ROON 1 0 :1:7 
]
[s S50116 . 1 `uc 1 RODIV0 1 0 :1:0 
`uc 1 RODIV1 1 0 :1:1 
`uc 1 RODIV2 1 0 :1:2 
`uc 1 RODIV3 1 0 :1:3 
]
[u S50121 . 1 `S1513 1 . 1 0 `S1519 1 . 1 0 ]
"2285
[s S50125 . 1 `uc 1 CAL 1 0 :8:0 
]
[s S50127 . 1 `uc 1 CAL0 1 0 :1:0 
`uc 1 CAL1 1 0 :1:1 
`uc 1 CAL2 1 0 :1:2 
`uc 1 CAL3 1 0 :1:3 
`uc 1 CAL4 1 0 :1:4 
`uc 1 CAL5 1 0 :1:5 
`uc 1 CAL6 1 0 :1:6 
`uc 1 CAL7 1 0 :1:7 
]
[u S50136 . 1 `S1539 1 . 1 0 `S1541 1 . 1 0 ]
"2349
[s S50140 . 1 `uc 1 RTCPTR0 1 0 :1:0 
`uc 1 RTCPTR1 1 0 :1:1 
`uc 1 RTCOE 1 0 :1:2 
`uc 1 HALFSEC 1 0 :1:3 
`uc 1 RTCSYNC 1 0 :1:4 
`uc 1 RTCWREN 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 RTCEN 1 0 :1:7 
]
[u S50149 . 1 `S1565 1 . 1 0 ]
"2415
[s S50152 . 1 `uc 1 SPI1OD 1 0 :1:0 
`uc 1 SPI2OD 1 0 :1:1 
]
[u S50155 . 1 `S1586 1 . 1 0 ]
"2465
[s S50158 . 1 `uc 1 U1OD 1 0 :1:0 
`uc 1 U2OD 1 0 :1:1 
]
[u S50161 . 1 `S1595 1 . 1 0 ]
"2490
[s S50164 . 1 `uc 1 ECCP1OD 1 0 :1:0 
`uc 1 ECCP2OD 1 0 :1:1 
]
[u S50167 . 1 `S1604 1 . 1 0 ]
"2515
[s S50170 . 1 `uc 1 PCFG0 1 0 :1:0 
`uc 1 PCFG1 1 0 :1:1 
`uc 1 PCFG2 1 0 :1:2 
`uc 1 PCFG3 1 0 :1:3 
`uc 1 PCFG4 1 0 :1:4 
]
[u S50176 . 1 `S1613 1 . 1 0 ]
"2543
[s S50179 . 1 `uc 1 PCFG8 1 0 :1:0 
`uc 1 PCFG9 1 0 :1:1 
`uc 1 PCFG10 1 0 :1:2 
`uc 1 PCFG11 1 0 :1:3 
`uc 1 PCFG12 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 VBG2EN 1 0 :1:6 
`uc 1 VBGEN 1 0 :1:7 
]
[s S50188 . 1 `uc 1 . 1 0 :6:0 
`uc 1 PCFG14 1 0 :1:6 
]
[s S50191 . 1 `uc 1 . 1 0 :7:0 
`uc 1 PCFG15 1 0 :1:7 
]
[u S50194 . 1 `S1628 1 . 1 0 `S1637 1 . 1 0 `S1640 1 . 1 0 ]
"2597
[s S50199 . 1 `uc 1 DSPOR 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 DSMCLR 1 0 :1:2 
`uc 1 DSRTC 1 0 :1:3 
`uc 1 DSWDT 1 0 :1:4 
`uc 1 DSULP 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 DSFLT 1 0 :1:7 
]
[u S50208 . 1 `S1663 1 . 1 0 ]
"2663
[s S50211 . 1 `uc 1 DSINT0 1 0 :1:0 
]
[u S50213 . 1 `S1684 1 . 1 0 ]
"2707
[s S50216 . 1 `uc 1 RELEASE 1 0 :1:0 
`uc 1 DSBOR 1 0 :1:1 
`uc 1 ULPWDIS 1 0 :1:2 
]
[u S50220 . 1 `S1691 1 . 1 0 ]
"2728
[s S50223 . 1 `uc 1 RTCWDIS 1 0 :1:0 
`uc 1 DSULPEN 1 0 :1:1 
`uc 1 . 1 0 :5:2 
`uc 1 DSEN 1 0 :1:7 
]
[u S50228 . 1 `S1702 1 . 1 0 ]
"2779
[s S50232 . 1 `uc 1 DSGPR0 1 0 :8:0 
]
[u S50234 . 1 `S1716 1 . 1 0 ]
"2798
[s S50238 . 1 `uc 1 DSGPR1 1 0 :8:0 
]
[u S50240 . 1 `S1724 1 . 1 0 ]
"2808
[s S50243 . 1 `uc 1 T3CCP1 1 0 :1:0 
`uc 1 T3CCP2 1 0 :1:1 
`uc 1 . 1 0 :2:2 
`uc 1 T1RUN 1 0 :1:4 
]
[u S50248 . 1 `S1731 1 . 1 0 ]
"2830
[s S50251 . 1 `uc 1 CVR 1 0 :4:0 
`uc 1 CVRSS 1 0 :1:4 
`uc 1 CVRR 1 0 :1:5 
`uc 1 CVROE 1 0 :1:6 
`uc 1 CVREN 1 0 :1:7 
]
[s S50257 . 1 `uc 1 CVR0 1 0 :1:0 
`uc 1 CVR1 1 0 :1:1 
`uc 1 CVR2 1 0 :1:2 
`uc 1 CVR3 1 0 :1:3 
]
[s S50262 . 1 `uc 1 . 1 0 :6:0 
`uc 1 CVROEN 1 0 :1:6 
]
[u S50265 . 1 `S1744 1 . 1 0 `S1750 1 . 1 0 `S1755 1 . 1 0 ]
"2927
[s S50271 . 1 `uc 1 FRM 1 0 :8:0 
]
[s S50273 . 1 `uc 1 FRM0 1 0 :1:0 
`uc 1 FRM1 1 0 :1:1 
`uc 1 FRM2 1 0 :1:2 
`uc 1 FRM3 1 0 :1:3 
`uc 1 FRM4 1 0 :1:4 
`uc 1 FRM5 1 0 :1:5 
`uc 1 FRM6 1 0 :1:6 
`uc 1 FRM7 1 0 :1:7 
]
[s S50282 . 1 `uc 1 FRML 1 0 :8:0 
]
[u S50284 . 1 `S1778 1 . 1 0 `S1780 1 . 1 0 `S1789 1 . 1 0 ]
"2956
[s S50289 . 1 `uc 1 FRM 1 0 :3:0 
]
[s S50291 . 1 `uc 1 FRM8 1 0 :1:0 
`uc 1 FRM9 1 0 :1:1 
`uc 1 FRM10 1 0 :1:2 
]
[u S50295 . 1 `S1809 1 . 1 0 `S1811 1 . 1 0 ]
"3025
[s S50299 . 1 `uc 1 URSTIF 1 0 :1:0 
`uc 1 UERRIF 1 0 :1:1 
`uc 1 ACTVIF 1 0 :1:2 
`uc 1 TRNIF 1 0 :1:3 
`uc 1 IDLEIF 1 0 :1:4 
`uc 1 STALLIF 1 0 :1:5 
`uc 1 SOFIF 1 0 :1:6 
]
[u S50307 . 1 `S1825 1 . 1 0 ]
"3065
[s S50310 . 1 `uc 1 PIDEF 1 0 :1:0 
`uc 1 CRC5EF 1 0 :1:1 
`uc 1 CRC16EF 1 0 :1:2 
`uc 1 DFN8EF 1 0 :1:3 
`uc 1 BTOEF 1 0 :1:4 
`uc 1 . 1 0 :2:5 
`uc 1 BTSEF 1 0 :1:7 
]
[u S50318 . 1 `S1844 1 . 1 0 ]
"3120
[s S50321 . 1 `uc 1 . 1 0 :1:0 
`uc 1 PPBI 1 0 :1:1 
`uc 1 DIR 1 0 :1:2 
`uc 1 ENDP 1 0 :4:3 
]
[s S50326 . 1 `uc 1 . 1 0 :3:0 
`uc 1 ENDP0 1 0 :1:3 
`uc 1 ENDP1 1 0 :1:4 
`uc 1 ENDP2 1 0 :1:5 
`uc 1 ENDP3 1 0 :1:6 
]
[u S50332 . 1 `S1863 1 . 1 0 `S1868 1 . 1 0 ]
"3174
[s S50336 . 1 `uc 1 . 1 0 :1:0 
`uc 1 SUSPND 1 0 :1:1 
`uc 1 RESUME 1 0 :1:2 
`uc 1 USBEN 1 0 :1:3 
`uc 1 PKTDIS 1 0 :1:4 
`uc 1 SE0 1 0 :1:5 
`uc 1 PPBRST 1 0 :1:6 
]
[u S50344 . 1 `S1889 1 . 1 0 ]
"3263
[s S50348 . 1 `uc 1 DMACNTHB 1 0 :2:0 
]
[u S50350 . 1 `S1909 1 . 1 0 ]
"3282
[s S50354 . 1 `uc 1 DMACNTLB 1 0 :8:0 
]
[u S50356 . 1 `S1917 1 . 1 0 ]
"3301
[s S50360 . 1 `uc 1 DMARCPTRHB 1 0 :4:0 
]
[u S50362 . 1 `S1925 1 . 1 0 ]
"3320
[s S50366 . 1 `uc 1 DMARCVPTRLB 1 0 :8:0 
]
[u S50368 . 1 `S1933 1 . 1 0 ]
"3339
[s S50372 . 1 `uc 1 DMATXPTRHB 1 0 :4:0 
]
[u S50374 . 1 `S1941 1 . 1 0 ]
"3358
[s S50378 . 1 `uc 1 DMATXPTRLB 1 0 :8:0 
]
[u S50380 . 1 `S1949 1 . 1 0 ]
"3382
[s S50384 . 1 `uc 1 COUT1 1 0 :1:0 
`uc 1 COUT2 1 0 :1:1 
]
[u S50387 . 1 `S1957 1 . 1 0 ]
"3393
[s S50390 . 1 `uc 1 COUT1 1 0 :1:0 
`uc 1 COUT2 1 0 :1:1 
]
[u S50393 . 1 `S1957 1 . 1 0 ]
"3412
[s S50396 . 1 `uc 1 SEN 1 0 :1:0 
`uc 1 RSEN 1 0 :1:1 
`uc 1 PEN 1 0 :1:2 
`uc 1 RCEN 1 0 :1:3 
`uc 1 ACKEN 1 0 :1:4 
`uc 1 ACKDT 1 0 :1:5 
`uc 1 ACKSTAT 1 0 :1:6 
`uc 1 GCEN 1 0 :1:7 
]
[s S50405 . 1 `uc 1 . 1 0 :1:0 
`uc 1 ADMSK1 1 0 :1:1 
`uc 1 ADMSK2 1 0 :1:2 
`uc 1 ADMSK3 1 0 :1:3 
`uc 1 ADMSK4 1 0 :1:4 
`uc 1 ADMSK5 1 0 :1:5 
]
[s S50412 . 1 `uc 1 . 1 0 :5:0 
`uc 1 ACKDT2 1 0 :1:5 
]
[s S50415 . 1 `uc 1 . 1 0 :4:0 
`uc 1 ACKEN2 1 0 :1:4 
]
[s S50418 . 1 `uc 1 . 1 0 :6:0 
`uc 1 ACKSTAT2 1 0 :1:6 
]
[s S50421 . 1 `uc 1 . 1 0 :1:0 
`uc 1 ADMSK12 1 0 :1:1 
]
[s S50424 . 1 `uc 1 . 1 0 :2:0 
`uc 1 ADMSK22 1 0 :1:2 
]
[s S50427 . 1 `uc 1 . 1 0 :3:0 
`uc 1 ADMSK32 1 0 :1:3 
]
[s S50430 . 1 `uc 1 . 1 0 :4:0 
`uc 1 ADMSK42 1 0 :1:4 
]
[s S50433 . 1 `uc 1 . 1 0 :5:0 
`uc 1 ADMSK52 1 0 :1:5 
]
[s S50436 . 1 `uc 1 . 1 0 :7:0 
`uc 1 GCEN2 1 0 :1:7 
]
[s S50439 . 1 `uc 1 . 1 0 :2:0 
`uc 1 PEN2 1 0 :1:2 
]
[s S50442 . 1 `uc 1 . 1 0 :3:0 
`uc 1 RCEN2 1 0 :1:3 
]
[s S50445 . 1 `uc 1 . 1 0 :1:0 
`uc 1 RSEN2 1 0 :1:1 
]
[s S50448 . 1 `uc 1 SEN2 1 0 :1:0 
]
[u S50450 . 1 `S1975 1 . 1 0 `S1984 1 . 1 0 `S1991 1 . 1 0 `S1994 1 . 1 0 `S1997 1 . 1 0 `S2000 1 . 1 0 `S2003 1 . 1 0 `S2006 1 . 1 0 `S2009 1 . 1 0 `S2012 1 . 1 0 `S2015 1 . 1 0 `S2018 1 . 1 0 `S2021 1 . 1 0 `S2024 1 . 1 0 `S2027 1 . 1 0 ]
"3502
[s S50467 . 1 `uc 1 SSPM 1 0 :4:0 
`uc 1 CKP 1 0 :1:4 
`uc 1 SSPEN 1 0 :1:5 
`uc 1 SSPOV 1 0 :1:6 
`uc 1 WCOL 1 0 :1:7 
]
[s S50473 . 1 `uc 1 SSPM0 1 0 :1:0 
`uc 1 SSPM1 1 0 :1:1 
`uc 1 SSPM2 1 0 :1:2 
`uc 1 SSPM3 1 0 :1:3 
]
[s S50478 . 1 `uc 1 . 1 0 :4:0 
`uc 1 CKP2 1 0 :1:4 
]
[s S50481 . 1 `uc 1 . 1 0 :5:0 
`uc 1 SSPEN2 1 0 :1:5 
]
[s S50484 . 1 `uc 1 SSPM02 1 0 :1:0 
]
[s S50486 . 1 `uc 1 . 1 0 :1:0 
`uc 1 SSPM12 1 0 :1:1 
]
[s S50489 . 1 `uc 1 . 1 0 :2:0 
`uc 1 SSPM22 1 0 :1:2 
]
[s S50492 . 1 `uc 1 . 1 0 :3:0 
`uc 1 SSPM32 1 0 :1:3 
]
[s S50495 . 1 `uc 1 . 1 0 :6:0 
`uc 1 SSPOV2 1 0 :1:6 
]
[s S50498 . 1 `uc 1 . 1 0 :7:0 
`uc 1 WCOL2 1 0 :1:7 
]
[u S50501 . 1 `S2100 1 . 1 0 `S2106 1 . 1 0 `S2111 1 . 1 0 `S2114 1 . 1 0 `S2117 1 . 1 0 `S2119 1 . 1 0 `S2122 1 . 1 0 `S2125 1 . 1 0 `S2128 1 . 1 0 `S2131 1 . 1 0 ]
"3687
[s S50513 . 1 `uc 1 . 1 0 :2:0 
`uc 1 R_NOT_W 1 0 :1:2 
]
[s S50516 . 1 `uc 1 . 1 0 :5:0 
`uc 1 D_NOT_A 1 0 :1:5 
]
[s S50519 . 1 `uc 1 BF 1 0 :1:0 
`uc 1 UA 1 0 :1:1 
`uc 1 R_nW 1 0 :1:2 
`uc 1 S 1 0 :1:3 
`uc 1 P 1 0 :1:4 
`uc 1 D_nA 1 0 :1:5 
`uc 1 CKE 1 0 :1:6 
`uc 1 SMP 1 0 :1:7 
]
[s S50528 . 1 `uc 1 BF2 1 0 :1:0 
]
[s S50530 . 1 `uc 1 . 1 0 :6:0 
`uc 1 CKE2 1 0 :1:6 
]
[s S50533 . 1 `uc 1 . 1 0 :5:0 
`uc 1 DA2 1 0 :1:5 
]
[s S50536 . 1 `uc 1 . 1 0 :5:0 
`uc 1 DATA_ADDRESS2 1 0 :1:5 
]
[s S50539 . 1 `uc 1 . 1 0 :5:0 
`uc 1 D_A2 1 0 :1:5 
]
[s S50542 . 1 `uc 1 . 1 0 :5:0 
`uc 1 D_nA2 1 0 :1:5 
]
[s S50545 . 1 `uc 1 . 1 0 :5:0 
`uc 1 I2C_DAT2 1 0 :1:5 
]
[s S50548 . 1 `uc 1 . 1 0 :2:0 
`uc 1 I2C_READ2 1 0 :1:2 
]
[s S50551 . 1 `uc 1 . 1 0 :3:0 
`uc 1 I2C_START2 1 0 :1:3 
]
[s S50554 . 1 `uc 1 . 1 0 :4:0 
`uc 1 I2C_STOP2 1 0 :1:4 
]
[s S50557 . 1 `uc 1 . 1 0 :4:0 
`uc 1 P2 1 0 :1:4 
]
[s S50560 . 1 `uc 1 . 1 0 :2:0 
`uc 1 READ_WRITE2 1 0 :1:2 
]
[s S50563 . 1 `uc 1 . 1 0 :2:0 
`uc 1 RW2 1 0 :1:2 
]
[s S50566 . 1 `uc 1 . 1 0 :2:0 
`uc 1 R_W2 1 0 :1:2 
]
[s S50569 . 1 `uc 1 . 1 0 :2:0 
`uc 1 R_nW2 1 0 :1:2 
]
[s S50572 . 1 `uc 1 . 1 0 :3:0 
`uc 1 S2 1 0 :1:3 
]
[s S50575 . 1 `uc 1 . 1 0 :7:0 
`uc 1 SMP2 1 0 :1:7 
]
[s S50578 . 1 `uc 1 . 1 0 :3:0 
`uc 1 START2 1 0 :1:3 
]
[s S50581 . 1 `uc 1 . 1 0 :4:0 
`uc 1 STOP2 1 0 :1:4 
]
[s S50584 . 1 `uc 1 . 1 0 :1:0 
`uc 1 UA2 1 0 :1:1 
]
[s S50587 . 1 `uc 1 . 1 0 :5:0 
`uc 1 nA2 1 0 :1:5 
]
[s S50590 . 1 `uc 1 . 1 0 :5:0 
`uc 1 nADDRESS2 1 0 :1:5 
]
[s S50593 . 1 `uc 1 . 1 0 :2:0 
`uc 1 nW2 1 0 :1:2 
]
[s S50596 . 1 `uc 1 . 1 0 :2:0 
`uc 1 nWRITE2 1 0 :1:2 
]
[u S50599 . 1 `S2180 1 . 1 0 `S2183 1 . 1 0 `S2186 1 . 1 0 `S2195 1 . 1 0 `S2197 1 . 1 0 `S2200 1 . 1 0 `S2203 1 . 1 0 `S2206 1 . 1 0 `S2209 1 . 1 0 `S2212 1 . 1 0 `S2215 1 . 1 0 `S2218 1 . 1 0 `S2221 1 . 1 0 `S2224 1 . 1 0 `S2227 1 . 1 0 `S2230 1 . 1 0 `S2233 1 . 1 0 `S2236 1 . 1 0 `S2239 1 . 1 0 `S2242 1 . 1 0 `S2245 1 . 1 0 `S2248 1 . 1 0 `S2251 1 . 1 0 `S2254 1 . 1 0 `S2257 1 . 1 0 `S2260 1 . 1 0 `S2263 1 . 1 0 ]
"3896
[s S50628 . 1 `uc 1 SSPADD 1 0 :8:0 
]
[s S50630 . 1 `uc 1 MSK0 1 0 :1:0 
`uc 1 MSK1 1 0 :1:1 
`uc 1 MSK2 1 0 :1:2 
`uc 1 MSK3 1 0 :1:3 
`uc 1 MSK4 1 0 :1:4 
`uc 1 MSK5 1 0 :1:5 
`uc 1 MSK6 1 0 :1:6 
`uc 1 MSK7 1 0 :1:7 
]
[s S50639 . 1 `uc 1 MSK02 1 0 :1:0 
]
[s S50641 . 1 `uc 1 . 1 0 :1:0 
`uc 1 MSK12 1 0 :1:1 
]
[s S50644 . 1 `uc 1 . 1 0 :2:0 
`uc 1 MSK22 1 0 :1:2 
]
[s S50647 . 1 `uc 1 . 1 0 :3:0 
`uc 1 MSK32 1 0 :1:3 
]
[s S50650 . 1 `uc 1 . 1 0 :4:0 
`uc 1 MSK42 1 0 :1:4 
]
[s S50653 . 1 `uc 1 . 1 0 :5:0 
`uc 1 MSK52 1 0 :1:5 
]
[s S50656 . 1 `uc 1 . 1 0 :6:0 
`uc 1 MSK62 1 0 :1:6 
]
[s S50659 . 1 `uc 1 . 1 0 :7:0 
`uc 1 MSK72 1 0 :1:7 
]
[u S50662 . 1 `S2381 1 . 1 0 `S2383 1 . 1 0 `S2392 1 . 1 0 `S2394 1 . 1 0 `S2397 1 . 1 0 `S2400 1 . 1 0 `S2403 1 . 1 0 `S2406 1 . 1 0 `S2409 1 . 1 0 `S2412 1 . 1 0 ]
"4210
[s S50675 . 1 `uc 1 SSPBUF 1 0 :8:0 
]
[u S50677 . 1 `S2462 1 . 1 0 ]
"4220
[s S50680 . 1 `uc 1 T4CKPS 1 0 :2:0 
`uc 1 TMR4ON 1 0 :1:2 
`uc 1 T4OUTPS 1 0 :4:3 
]
[s S50684 . 1 `uc 1 T4CKPS0 1 0 :1:0 
`uc 1 T4CKPS1 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 T4OUTPS0 1 0 :1:3 
`uc 1 T4OUTPS1 1 0 :1:4 
`uc 1 T4OUTPS2 1 0 :1:5 
`uc 1 T4OUTPS3 1 0 :1:6 
]
[u S50692 . 1 `S2469 1 . 1 0 `S2473 1 . 1 0 ]
"4299
[s S50697 . 1 `uc 1 PR4 1 0 :8:0 
]
[u S50699 . 1 `S2498 1 . 1 0 ]
"4318
[s S50703 . 1 `uc 1 TMR4 1 0 :8:0 
]
[u S50705 . 1 `S2506 1 . 1 0 ]
"4328
[s S50708 . 1 `uc 1 TMR3ON 1 0 :1:0 
`uc 1 RD16 1 0 :1:1 
`uc 1 T3SYNC 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 T3CKPS 1 0 :2:4 
`uc 1 TMR3CS 1 0 :2:6 
]
[s S50715 . 1 `uc 1 . 1 0 :4:0 
`uc 1 T3CKPS0 1 0 :1:4 
`uc 1 T3CKPS1 1 0 :1:5 
`uc 1 TMR3CS0 1 0 :1:6 
`uc 1 TMR3CS1 1 0 :1:7 
]
[s S50721 . 1 `uc 1 . 1 0 :7:0 
`uc 1 RD163 1 0 :1:7 
]
[s S50724 . 1 `uc 1 . 1 0 :7:0 
`uc 1 T3RD16 1 0 :1:7 
]
[u S50727 . 1 `S2513 1 . 1 0 `S2520 1 . 1 0 `S2526 1 . 1 0 `S2529 1 . 1 0 ]
"4432
[s S50735 . 1 `uc 1 TMR3L 1 0 :8:0 
]
[u S50737 . 1 `S2559 1 . 1 0 ]
"4451
[s S50741 . 1 `uc 1 TMR3H 1 0 :8:0 
]
[u S50743 . 1 `S2567 1 . 1 0 ]
"4461
[s S50746 . 1 `uc 1 ABDEN 1 0 :1:0 
`uc 1 WUE 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 BRG16 1 0 :1:3 
`uc 1 TXCKP 1 0 :1:4 
`uc 1 RXDTP 1 0 :1:5 
`uc 1 RCIDL 1 0 :1:6 
`uc 1 ABDOVF 1 0 :1:7 
]
[s S50755 . 1 `uc 1 ABDEN2 1 0 :1:0 
]
[s S50757 . 1 `uc 1 . 1 0 :7:0 
`uc 1 ABDOVF2 1 0 :1:7 
]
[s S50760 . 1 `uc 1 . 1 0 :3:0 
`uc 1 BRG162 1 0 :1:3 
]
[s S50763 . 1 `uc 1 . 1 0 :5:0 
`uc 1 DTRXP2 1 0 :1:5 
]
[s S50766 . 1 `uc 1 . 1 0 :6:0 
`uc 1 RCIDL2 1 0 :1:6 
]
[s S50769 . 1 `uc 1 . 1 0 :6:0 
`uc 1 RCMT2 1 0 :1:6 
]
[s S50772 . 1 `uc 1 . 1 0 :5:0 
`uc 1 RXDTP2 1 0 :1:5 
]
[s S50775 . 1 `uc 1 . 1 0 :4:0 
`uc 1 SCKP2 1 0 :1:4 
]
[s S50778 . 1 `uc 1 . 1 0 :4:0 
`uc 1 TXCKP2 1 0 :1:4 
]
[s S50781 . 1 `uc 1 . 1 0 :1:0 
`uc 1 WUE2 1 0 :1:1 
]
[u S50784 . 1 `S2574 1 . 1 0 `S2583 1 . 1 0 `S2585 1 . 1 0 `S2588 1 . 1 0 `S2591 1 . 1 0 `S2594 1 . 1 0 `S2597 1 . 1 0 `S2600 1 . 1 0 `S2603 1 . 1 0 `S2606 1 . 1 0 `S2609 1 . 1 0 ]
"4615
[s S50798 . 1 `uc 1 SPBRGH2 1 0 :8:0 
]
[u S50800 . 1 `S2664 1 . 1 0 ]
"4643
[s S50805 . 1 `uc 1 ABDEN 1 0 :1:0 
`uc 1 WUE 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 BRG16 1 0 :1:3 
`uc 1 TXCKP 1 0 :1:4 
`uc 1 RXDTP 1 0 :1:5 
`uc 1 RCIDL 1 0 :1:6 
`uc 1 ABDOVF 1 0 :1:7 
]
[s S50814 . 1 `uc 1 ABDEN1 1 0 :1:0 
]
[s S50816 . 1 `uc 1 . 1 0 :7:0 
`uc 1 ABDOVF1 1 0 :1:7 
]
[s S50819 . 1 `uc 1 . 1 0 :3:0 
`uc 1 BRG161 1 0 :1:3 
]
[s S50822 . 1 `uc 1 . 1 0 :4:0 
`uc 1 CKTXP 1 0 :1:4 
]
[s S50825 . 1 `uc 1 . 1 0 :5:0 
`uc 1 DTRXP 1 0 :1:5 
]
[s S50828 . 1 `uc 1 . 1 0 :5:0 
`uc 1 DTRXP1 1 0 :1:5 
]
[s S50831 . 1 `uc 1 . 1 0 :6:0 
`uc 1 RCIDL1 1 0 :1:6 
]
[s S50834 . 1 `uc 1 . 1 0 :6:0 
`uc 1 RCMT 1 0 :1:6 
]
[s S50837 . 1 `uc 1 . 1 0 :6:0 
`uc 1 RCMT1 1 0 :1:6 
]
[s S50840 . 1 `uc 1 . 1 0 :5:0 
`uc 1 RXDTP1 1 0 :1:5 
]
[s S50843 . 1 `uc 1 . 1 0 :4:0 
`uc 1 SCKP 1 0 :1:4 
]
[s S50846 . 1 `uc 1 . 1 0 :4:0 
`uc 1 SCKP1 1 0 :1:4 
]
[s S50849 . 1 `uc 1 . 1 0 :4:0 
`uc 1 TXCKP1 1 0 :1:4 
]
[s S50852 . 1 `uc 1 . 1 0 :1:0 
`uc 1 WUE1 1 0 :1:1 
]
[s S50855 . 1 `uc 1 . 1 0 :5:0 
`uc 1 RXCKP 1 0 :1:5 
]
[s S50858 . 1 `uc 1 . 1 0 :1:0 
`uc 1 W4E 1 0 :1:1 
]
[u S50861 . 1 `S2574 1 . 1 0 `S2682 1 . 1 0 `S2684 1 . 1 0 `S2687 1 . 1 0 `S2690 1 . 1 0 `S2693 1 . 1 0 `S2696 1 . 1 0 `S2699 1 . 1 0 `S2702 1 . 1 0 `S2705 1 . 1 0 `S2708 1 . 1 0 `S2711 1 . 1 0 `S2714 1 . 1 0 `S2717 1 . 1 0 `S2720 1 . 1 0 `S2723 1 . 1 0 `S2726 1 . 1 0 ]
"4723
[s S50880 . 1 `uc 1 ABDEN 1 0 :1:0 
`uc 1 WUE 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 BRG16 1 0 :1:3 
`uc 1 TXCKP 1 0 :1:4 
`uc 1 RXDTP 1 0 :1:5 
`uc 1 RCIDL 1 0 :1:6 
`uc 1 ABDOVF 1 0 :1:7 
]
[s S50889 . 1 `uc 1 ABDEN1 1 0 :1:0 
]
[s S50891 . 1 `uc 1 . 1 0 :7:0 
`uc 1 ABDOVF1 1 0 :1:7 
]
[s S50894 . 1 `uc 1 . 1 0 :3:0 
`uc 1 BRG161 1 0 :1:3 
]
[s S50897 . 1 `uc 1 . 1 0 :4:0 
`uc 1 CKTXP 1 0 :1:4 
]
[s S50900 . 1 `uc 1 . 1 0 :5:0 
`uc 1 DTRXP 1 0 :1:5 
]
[s S50903 . 1 `uc 1 . 1 0 :5:0 
`uc 1 DTRXP1 1 0 :1:5 
]
[s S50906 . 1 `uc 1 . 1 0 :6:0 
`uc 1 RCIDL1 1 0 :1:6 
]
[s S50909 . 1 `uc 1 . 1 0 :6:0 
`uc 1 RCMT 1 0 :1:6 
]
[s S50912 . 1 `uc 1 . 1 0 :6:0 
`uc 1 RCMT1 1 0 :1:6 
]
[s S50915 . 1 `uc 1 . 1 0 :5:0 
`uc 1 RXDTP1 1 0 :1:5 
]
[s S50918 . 1 `uc 1 . 1 0 :4:0 
`uc 1 SCKP 1 0 :1:4 
]
[s S50921 . 1 `uc 1 . 1 0 :4:0 
`uc 1 SCKP1 1 0 :1:4 
]
[s S50924 . 1 `uc 1 . 1 0 :4:0 
`uc 1 TXCKP1 1 0 :1:4 
]
[s S50927 . 1 `uc 1 . 1 0 :1:0 
`uc 1 WUE1 1 0 :1:1 
]
[s S50930 . 1 `uc 1 . 1 0 :5:0 
`uc 1 RXCKP 1 0 :1:5 
]
[s S50933 . 1 `uc 1 . 1 0 :1:0 
`uc 1 W4E 1 0 :1:1 
]
[u S50936 . 1 `S2574 1 . 1 0 `S2682 1 . 1 0 `S2684 1 . 1 0 `S2687 1 . 1 0 `S2690 1 . 1 0 `S2693 1 . 1 0 `S2696 1 . 1 0 `S2699 1 . 1 0 `S2702 1 . 1 0 `S2705 1 . 1 0 `S2708 1 . 1 0 `S2711 1 . 1 0 `S2714 1 . 1 0 `S2717 1 . 1 0 `S2720 1 . 1 0 `S2723 1 . 1 0 `S2726 1 . 1 0 ]
"4916
[s S50955 . 1 `uc 1 ABDEN 1 0 :1:0 
`uc 1 WUE 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 BRG16 1 0 :1:3 
`uc 1 TXCKP 1 0 :1:4 
`uc 1 RXDTP 1 0 :1:5 
`uc 1 RCIDL 1 0 :1:6 
`uc 1 ABDOVF 1 0 :1:7 
]
[s S50964 . 1 `uc 1 ABDEN1 1 0 :1:0 
]
[s S50966 . 1 `uc 1 . 1 0 :7:0 
`uc 1 ABDOVF1 1 0 :1:7 
]
[s S50969 . 1 `uc 1 . 1 0 :3:0 
`uc 1 BRG161 1 0 :1:3 
]
[s S50972 . 1 `uc 1 . 1 0 :4:0 
`uc 1 CKTXP 1 0 :1:4 
]
[s S50975 . 1 `uc 1 . 1 0 :5:0 
`uc 1 DTRXP 1 0 :1:5 
]
[s S50978 . 1 `uc 1 . 1 0 :5:0 
`uc 1 DTRXP1 1 0 :1:5 
]
[s S50981 . 1 `uc 1 . 1 0 :6:0 
`uc 1 RCIDL1 1 0 :1:6 
]
[s S50984 . 1 `uc 1 . 1 0 :6:0 
`uc 1 RCMT 1 0 :1:6 
]
[s S50987 . 1 `uc 1 . 1 0 :6:0 
`uc 1 RCMT1 1 0 :1:6 
]
[s S50990 . 1 `uc 1 . 1 0 :5:0 
`uc 1 RXDTP1 1 0 :1:5 
]
[s S50993 . 1 `uc 1 . 1 0 :4:0 
`uc 1 SCKP 1 0 :1:4 
]
[s S50996 . 1 `uc 1 . 1 0 :4:0 
`uc 1 SCKP1 1 0 :1:4 
]
[s S50999 . 1 `uc 1 . 1 0 :4:0 
`uc 1 TXCKP1 1 0 :1:4 
]
[s S51002 . 1 `uc 1 . 1 0 :1:0 
`uc 1 WUE1 1 0 :1:1 
]
[s S51005 . 1 `uc 1 . 1 0 :5:0 
`uc 1 RXCKP 1 0 :1:5 
]
[s S51008 . 1 `uc 1 . 1 0 :1:0 
`uc 1 W4E 1 0 :1:1 
]
[u S51011 . 1 `S2574 1 . 1 0 `S2682 1 . 1 0 `S2684 1 . 1 0 `S2687 1 . 1 0 `S2690 1 . 1 0 `S2693 1 . 1 0 `S2696 1 . 1 0 `S2699 1 . 1 0 `S2702 1 . 1 0 `S2705 1 . 1 0 `S2708 1 . 1 0 `S2711 1 . 1 0 `S2714 1 . 1 0 `S2717 1 . 1 0 `S2720 1 . 1 0 `S2723 1 . 1 0 `S2726 1 . 1 0 ]
"5232
[s S51032 . 1 `uc 1 SPBRGH1 1 0 :8:0 
]
[u S51034 . 1 `S3068 1 . 1 0 ]
"5242
[s S51037 . 1 `uc 1 SPBRGH1 1 0 :8:0 
]
[u S51039 . 1 `S3068 1 . 1 0 ]
"5255
[s S51042 . 1 `uc 1 RA0 1 0 :1:0 
`uc 1 RA1 1 0 :1:1 
`uc 1 RA2 1 0 :1:2 
`uc 1 RA3 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 RA5 1 0 :1:5 
`uc 1 RA6 1 0 :1:6 
`uc 1 RA7 1 0 :1:7 
]
[s S51051 . 1 `uc 1 AN0 1 0 :1:0 
`uc 1 AN1 1 0 :1:1 
`uc 1 AN2 1 0 :1:2 
`uc 1 AN3 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 AN4 1 0 :1:5 
`uc 1 OSC2 1 0 :1:6 
`uc 1 OSC1 1 0 :1:7 
]
[s S51060 . 1 `uc 1 . 1 0 :5:0 
`uc 1 NOT_SS1 1 0 :1:5 
]
[s S51063 . 1 `uc 1 C1INA 1 0 :1:0 
`uc 1 C2INA 1 0 :1:1 
`uc 1 VREF_MINUS 1 0 :1:2 
`uc 1 VREF_PLUS 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 nSS1 1 0 :1:5 
`uc 1 CLKO 1 0 :1:6 
`uc 1 CLKI 1 0 :1:7 
]
[s S51072 . 1 `uc 1 . 1 0 :2:0 
`uc 1 CVREF_MINUS 1 0 :1:2 
`uc 1 C1INB 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 HLVDIN 1 0 :1:5 
]
[s S51078 . 1 `uc 1 RP0 1 0 :1:0 
`uc 1 RP1 1 0 :1:1 
`uc 1 C2INB 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 RCV 1 0 :1:5 
]
[s S51084 . 1 `uc 1 ULPWU 1 0 :1:0 
`uc 1 . 1 0 :4:1 
`uc 1 RP2 1 0 :1:5 
]
[s S51088 . 1 `uc 1 . 1 0 :5:0 
`uc 1 LVDIN 1 0 :1:5 
]
[s S51091 . 1 `uc 1 . 1 0 :4:0 
`uc 1 RA4 1 0 :1:4 
]
[s S51094 . 1 `uc 1 . 1 0 :7:0 
`uc 1 RJPU 1 0 :1:7 
]
[s S51097 . 1 `uc 1 ULPWUIN 1 0 :1:0 
]
[u S51099 . 1 `S3082 1 . 1 0 `S3091 1 . 1 0 `S3100 1 . 1 0 `S3103 1 . 1 0 `S3112 1 . 1 0 `S3118 1 . 1 0 `S3124 1 . 1 0 `S3128 1 . 1 0 `S3131 1 . 1 0 `S3134 1 . 1 0 `S3137 1 . 1 0 ]
"5339
[s S51112 . 1 `uc 1 RB0 1 0 :1:0 
`uc 1 RB1 1 0 :1:1 
`uc 1 RB2 1 0 :1:2 
`uc 1 RB3 1 0 :1:3 
`uc 1 RB4 1 0 :1:4 
`uc 1 RB5 1 0 :1:5 
`uc 1 RB6 1 0 :1:6 
`uc 1 RB7 1 0 :1:7 
]
[s S51121 . 1 `uc 1 AN12 1 0 :1:0 
`uc 1 AN10 1 0 :1:1 
`uc 1 AN8 1 0 :1:2 
`uc 1 AN9 1 0 :1:3 
`uc 1 . 1 0 :2:4 
`uc 1 KBI2 1 0 :1:6 
`uc 1 KBI3 1 0 :1:7 
]
[s S51129 . 1 `uc 1 INT0 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 CTEDG1 1 0 :1:2 
`uc 1 CTEDG2 1 0 :1:3 
`uc 1 KBI0 1 0 :1:4 
`uc 1 KBI1 1 0 :1:5 
`uc 1 PGC 1 0 :1:6 
`uc 1 PGD 1 0 :1:7 
]
[s S51138 . 1 `uc 1 RP3 1 0 :1:0 
`uc 1 RTCC 1 0 :1:1 
`uc 1 . 1 0 :2:2 
`uc 1 SCK1 1 0 :1:4 
`uc 1 SDI1 1 0 :1:5 
`uc 1 RP9 1 0 :1:6 
`uc 1 RP10 1 0 :1:7 
]
[s S51146 . 1 `uc 1 . 1 0 :1:0 
`uc 1 RP4 1 0 :1:1 
`uc 1 VMO 1 0 :1:2 
`uc 1 VPO 1 0 :1:3 
`uc 1 SCL1 1 0 :1:4 
`uc 1 SDA1 1 0 :1:5 
]
[s S51153 . 1 `uc 1 . 1 0 :2:0 
`uc 1 REFO 1 0 :1:2 
`uc 1 RP6 1 0 :1:3 
`uc 1 RP7 1 0 :1:4 
`uc 1 RP8 1 0 :1:5 
]
[s S51159 . 1 `uc 1 . 1 0 :2:0 
`uc 1 RP5 1 0 :1:2 
]
[s S51162 . 1 `uc 1 . 1 0 :3:0 
`uc 1 CCP2_PA2 1 0 :1:3 
]
[u S51165 . 1 `S3209 1 . 1 0 `S3218 1 . 1 0 `S3226 1 . 1 0 `S3235 1 . 1 0 `S3243 1 . 1 0 `S3250 1 . 1 0 `S3256 1 . 1 0 `S3259 1 . 1 0 ]
"5586
[s S51175 . 1 `uc 1 RC0 1 0 :1:0 
`uc 1 RC1 1 0 :1:1 
`uc 1 RC2 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 RC4 1 0 :1:4 
`uc 1 RC5 1 0 :1:5 
`uc 1 RC6 1 0 :1:6 
`uc 1 RC7 1 0 :1:7 
]
[s S51184 . 1 `uc 1 T1OSO 1 0 :1:0 
`uc 1 T1OSI 1 0 :1:1 
`uc 1 AN11 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 D_MINUS 1 0 :1:4 
`uc 1 D_PLUS 1 0 :1:5 
]
[s S51191 . 1 `uc 1 . 1 0 :1:0 
`uc 1 NOT_UOE 1 0 :1:1 
]
[s S51194 . 1 `uc 1 T1CK 1 0 :1:0 
`uc 1 nUOE 1 0 :1:1 
`uc 1 CTPLS 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 VM 1 0 :1:4 
`uc 1 VP 1 0 :1:5 
`uc 1 TX1 1 0 :1:6 
`uc 1 RX1 1 0 :1:7 
]
[s S51203 . 1 `uc 1 RP11 1 0 :1:0 
`uc 1 RP12 1 0 :1:1 
`uc 1 RP13 1 0 :1:2 
`uc 1 . 1 0 :3:3 
`uc 1 CK1 1 0 :1:6 
`uc 1 DT1 1 0 :1:7 
]
[s S51210 . 1 `uc 1 . 1 0 :6:0 
`uc 1 RP17 1 0 :1:6 
`uc 1 SDO1 1 0 :1:7 
]
[s S51214 . 1 `uc 1 . 1 0 :7:0 
`uc 1 RP18 1 0 :1:7 
]
[s S51217 . 1 `uc 1 . 1 0 :1:0 
`uc 1 CCP2 1 0 :1:1 
]
[s S51220 . 1 `uc 1 . 1 0 :2:0 
`uc 1 PA1 1 0 :1:2 
]
[s S51223 . 1 `uc 1 . 1 0 :1:0 
`uc 1 PA2 1 0 :1:1 
]
[s S51226 . 1 `uc 1 . 1 0 :3:0 
`uc 1 RC3 1 0 :1:3 
]
[u S51229 . 1 `S3325 1 . 1 0 `S3334 1 . 1 0 `S3341 1 . 1 0 `S3344 1 . 1 0 `S3353 1 . 1 0 `S3360 1 . 1 0 `S3364 1 . 1 0 `S3367 1 . 1 0 `S3370 1 . 1 0 `S3373 1 . 1 0 `S3376 1 . 1 0 ]
"5852
[s S51242 . 1 `uc 1 HLVDL 1 0 :4:0 
`uc 1 HLVDEN 1 0 :1:4 
`uc 1 IRVST 1 0 :1:5 
`uc 1 BGVST 1 0 :1:6 
`uc 1 VDIRMAG 1 0 :1:7 
]
[s S51248 . 1 `uc 1 HLVDL0 1 0 :1:0 
`uc 1 HLVDL1 1 0 :1:1 
`uc 1 HLVDL2 1 0 :1:2 
`uc 1 HLVDL3 1 0 :1:3 
]
[u S51253 . 1 `S3446 1 . 1 0 `S3452 1 . 1 0 ]
"6036
[s S51257 . 1 `uc 1 INTLVL 1 0 :4:0 
`uc 1 DLYCYC 1 0 :4:4 
]
[s S51260 . 1 `uc 1 INTLVL0 1 0 :1:0 
`uc 1 INTLVL1 1 0 :1:1 
`uc 1 INTLVL2 1 0 :1:2 
`uc 1 INTLVL3 1 0 :1:3 
`uc 1 DLYCYC0 1 0 :1:4 
`uc 1 DLYCYC1 1 0 :1:5 
`uc 1 DLYCYC2 1 0 :1:6 
`uc 1 DLYCYC3 1 0 :1:7 
]
[u S51269 . 1 `S3472 1 . 1 0 `S3475 1 . 1 0 ]
"6106
[s S51273 . 1 `uc 1 DMAEN 1 0 :1:0 
`uc 1 DLYINTEN 1 0 :1:1 
`uc 1 DUPLEX0 1 0 :1:2 
`uc 1 DUPLEX1 1 0 :1:3 
`uc 1 RXINC 1 0 :1:4 
`uc 1 TXINC 1 0 :1:5 
`uc 1 SSCON0 1 0 :1:6 
`uc 1 SSCON1 1 0 :1:7 
]
[u S51282 . 1 `S3500 1 . 1 0 ]
"6177
[s S51285 . 1 `uc 1 LATA0 1 0 :1:0 
`uc 1 LATA1 1 0 :1:1 
`uc 1 LATA2 1 0 :1:2 
`uc 1 LATA3 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 LATA5 1 0 :1:5 
`uc 1 LATA6 1 0 :1:6 
`uc 1 LATA7 1 0 :1:7 
]
[s S51294 . 1 `uc 1 LA0 1 0 :1:0 
]
[s S51296 . 1 `uc 1 . 1 0 :1:0 
`uc 1 LA1 1 0 :1:1 
]
[s S51299 . 1 `uc 1 . 1 0 :2:0 
`uc 1 LA2 1 0 :1:2 
]
[s S51302 . 1 `uc 1 . 1 0 :3:0 
`uc 1 LA3 1 0 :1:3 
]
[s S51305 . 1 `uc 1 . 1 0 :4:0 
`uc 1 LA4 1 0 :1:4 
]
[s S51308 . 1 `uc 1 . 1 0 :5:0 
`uc 1 LA5 1 0 :1:5 
]
[s S51311 . 1 `uc 1 . 1 0 :6:0 
`uc 1 LA6 1 0 :1:6 
]
[s S51314 . 1 `uc 1 . 1 0 :7:0 
`uc 1 LA7 1 0 :1:7 
]
[u S51317 . 1 `S3521 1 . 1 0 `S3530 1 . 1 0 `S3532 1 . 1 0 `S3535 1 . 1 0 `S3538 1 . 1 0 `S3541 1 . 1 0 `S3544 1 . 1 0 `S3547 1 . 1 0 `S3550 1 . 1 0 ]
"6269
[s S51328 . 1 `uc 1 LATC0 1 0 :1:0 
`uc 1 LATC1 1 0 :1:1 
`uc 1 LATC2 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 LATC4 1 0 :1:4 
`uc 1 LATC5 1 0 :1:5 
`uc 1 LATC6 1 0 :1:6 
`uc 1 LATC7 1 0 :1:7 
]
[s S51337 . 1 `uc 1 LC0 1 0 :1:0 
]
[s S51339 . 1 `uc 1 . 1 0 :1:0 
`uc 1 LC1 1 0 :1:1 
]
[s S51342 . 1 `uc 1 . 1 0 :2:0 
`uc 1 LC2 1 0 :1:2 
]
[s S51345 . 1 `uc 1 . 1 0 :3:0 
`uc 1 LC3 1 0 :1:3 
]
[s S51348 . 1 `uc 1 . 1 0 :4:0 
`uc 1 LC4 1 0 :1:4 
]
[s S51351 . 1 `uc 1 . 1 0 :5:0 
`uc 1 LC5 1 0 :1:5 
]
[s S51354 . 1 `uc 1 . 1 0 :6:0 
`uc 1 LC6 1 0 :1:6 
]
[s S51357 . 1 `uc 1 . 1 0 :7:0 
`uc 1 LC7 1 0 :1:7 
]
[u S51360 . 1 `S3671 1 . 1 0 `S3680 1 . 1 0 `S3682 1 . 1 0 `S3685 1 . 1 0 `S3688 1 . 1 0 `S3691 1 . 1 0 `S3694 1 . 1 0 `S3697 1 . 1 0 `S3700 1 . 1 0 ]
"6607
[s S51372 . 1 `uc 1 ALRMVALL 1 0 :8:0 
]
[u S51374 . 1 `S3747 1 . 1 0 ]
"6626
[s S51378 . 1 `uc 1 ALRMVALH 1 0 :8:0 
]
[u S51380 . 1 `S3755 1 . 1 0 ]
"6636
[s S51383 . 1 `uc 1 ARPT 1 0 :8:0 
]
[s S51385 . 1 `uc 1 ARPT0 1 0 :1:0 
`uc 1 ARPT1 1 0 :1:1 
`uc 1 ARPT2 1 0 :1:2 
`uc 1 ARPT3 1 0 :1:3 
`uc 1 ARPT4 1 0 :1:4 
`uc 1 ARPT5 1 0 :1:5 
`uc 1 ARPT6 1 0 :1:6 
`uc 1 ARPT7 1 0 :1:7 
]
[u S51394 . 1 `S3762 1 . 1 0 `S3764 1 . 1 0 ]
"6665
[s S51398 . 1 `uc 1 ALRMPTR 1 0 :2:0 
`uc 1 AMASK 1 0 :4:2 
`uc 1 CHIME 1 0 :1:6 
`uc 1 ALRMEN 1 0 :1:7 
]
[s S51403 . 1 `uc 1 ALRMPTR0 1 0 :1:0 
`uc 1 ALRMPTR1 1 0 :1:1 
`uc 1 AMASK0 1 0 :1:2 
`uc 1 AMASK1 1 0 :1:3 
`uc 1 AMASK2 1 0 :1:4 
`uc 1 AMASK3 1 0 :1:5 
]
[u S51410 . 1 `S3788 1 . 1 0 `S3793 1 . 1 0 ]
"6735
[s S51414 . 1 `uc 1 TRISA0 1 0 :1:0 
`uc 1 TRISA1 1 0 :1:1 
`uc 1 TRISA2 1 0 :1:2 
`uc 1 TRISA3 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 TRISA5 1 0 :1:5 
`uc 1 TRISA6 1 0 :1:6 
`uc 1 TRISA7 1 0 :1:7 
]
[u S51423 . 1 `S3816 1 . 1 0 ]
"6806
[s S51426 . 1 `uc 1 TRISB0 1 0 :1:0 
`uc 1 TRISB1 1 0 :1:1 
`uc 1 TRISB2 1 0 :1:2 
`uc 1 TRISB3 1 0 :1:3 
`uc 1 TRISB4 1 0 :1:4 
`uc 1 TRISB5 1 0 :1:5 
`uc 1 TRISB6 1 0 :1:6 
`uc 1 TRISB7 1 0 :1:7 
]
[u S51435 . 1 `S3837 1 . 1 0 ]
"6862
[s S51438 . 1 `uc 1 TRISC0 1 0 :1:0 
`uc 1 TRISC1 1 0 :1:1 
`uc 1 TRISC2 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 TRISC4 1 0 :1:4 
`uc 1 TRISC5 1 0 :1:5 
`uc 1 TRISC6 1 0 :1:6 
`uc 1 TRISC7 1 0 :1:7 
]
[s S51447 . 1 `uc 1 . 1 0 :3:0 
`uc 1 TRISC3 1 0 :1:3 
]
[u S51450 . 1 `S3858 1 . 1 0 `S3867 1 . 1 0 ]
"6927
[s S51454 . 1 `uc 1 T3GSS0 1 0 :1:0 
`uc 1 T3GSS1 1 0 :1:1 
`uc 1 T3GVAL 1 0 :1:2 
`uc 1 T3GGO_T3DONE 1 0 :1:3 
`uc 1 T3GSPM 1 0 :1:4 
`uc 1 T3GTM 1 0 :1:5 
`uc 1 T3GPOL 1 0 :1:6 
`uc 1 TMR3GE 1 0 :1:7 
]
[s S51463 . 1 `uc 1 . 1 0 :3:0 
`uc 1 T3GGO 1 0 :1:3 
]
[s S51466 . 1 `uc 1 . 1 0 :3:0 
`uc 1 T3DONE 1 0 :1:3 
]
[u S51469 . 1 `S3886 1 . 1 0 `S3895 1 . 1 0 `S3898 1 . 1 0 ]
"7050
[s S51475 . 1 `uc 1 RTCVALL 1 0 :8:0 
]
[u S51477 . 1 `S3922 1 . 1 0 ]
"7060
[s S51480 . 1 `uc 1 RTCVALH 1 0 :8:0 
]
[s S51482 . 1 `uc 1 . 1 0 :6:0 
`uc 1 WAITB0 1 0 :1:6 
]
[s S51485 . 1 `uc 1 . 1 0 :7:0 
`uc 1 WAITB1 1 0 :1:7 
]
[s S51488 . 1 `uc 1 WAITE0 1 0 :1:0 
]
[s S51490 . 1 `uc 1 . 1 0 :1:0 
`uc 1 WAITE1 1 0 :1:1 
]
[s S51493 . 1 `uc 1 . 1 0 :2:0 
`uc 1 WAITM0 1 0 :1:2 
]
[s S51496 . 1 `uc 1 . 1 0 :3:0 
`uc 1 WAITM1 1 0 :1:3 
]
[s S51499 . 1 `uc 1 . 1 0 :4:0 
`uc 1 WAITM2 1 0 :1:4 
]
[s S51502 . 1 `uc 1 . 1 0 :5:0 
`uc 1 WAITM3 1 0 :1:5 
]
[u S51505 . 1 `S3929 1 . 1 0 `S3931 1 . 1 0 `S3934 1 . 1 0 `S3937 1 . 1 0 `S3939 1 . 1 0 `S3942 1 . 1 0 `S3945 1 . 1 0 `S3948 1 . 1 0 `S3951 1 . 1 0 ]
"7110
[s S51516 . 1 `uc 1 T1GSS0 1 0 :1:0 
`uc 1 T1GSS1 1 0 :1:1 
`uc 1 T1GVAL 1 0 :1:2 
`uc 1 T1GGO_T1DONE 1 0 :1:3 
`uc 1 T1GSPM 1 0 :1:4 
`uc 1 T1GTM 1 0 :1:5 
`uc 1 T1GPOL 1 0 :1:6 
`uc 1 TMR1GE 1 0 :1:7 
]
[s S51525 . 1 `uc 1 . 1 0 :3:0 
`uc 1 T1GGO 1 0 :1:3 
]
[s S51528 . 1 `uc 1 . 1 0 :3:0 
`uc 1 T1DONE 1 0 :1:3 
]
[u S51531 . 1 `S3990 1 . 1 0 `S3999 1 . 1 0 `S4002 1 . 1 0 ]
"7184
[s S51536 . 1 `uc 1 TUN 1 0 :6:0 
`uc 1 PLLEN 1 0 :1:6 
`uc 1 INTSRC 1 0 :1:7 
]
[s S51540 . 1 `uc 1 TUN0 1 0 :1:0 
`uc 1 TUN1 1 0 :1:1 
`uc 1 TUN2 1 0 :1:2 
`uc 1 TUN3 1 0 :1:3 
`uc 1 TUN4 1 0 :1:4 
`uc 1 TUN5 1 0 :1:5 
]
[u S51547 . 1 `S4025 1 . 1 0 `S4029 1 . 1 0 ]
"7258
[s S51551 . 1 `uc 1 RX9D 1 0 :1:0 
`uc 1 OERR 1 0 :1:1 
`uc 1 FERR 1 0 :1:2 
`uc 1 ADDEN 1 0 :1:3 
`uc 1 CREN 1 0 :1:4 
`uc 1 SREN 1 0 :1:5 
`uc 1 RX9 1 0 :1:6 
`uc 1 SPEN 1 0 :1:7 
]
[s S51560 . 1 `uc 1 RX9D2 1 0 :1:0 
`uc 1 OERR2 1 0 :1:1 
`uc 1 FERR2 1 0 :1:2 
`uc 1 ADDEN2 1 0 :1:3 
`uc 1 CREN2 1 0 :1:4 
`uc 1 SREN2 1 0 :1:5 
`uc 1 RX92 1 0 :1:6 
`uc 1 SPEN2 1 0 :1:7 
]
[s S51569 . 1 `uc 1 . 1 0 :6:0 
`uc 1 RC8_92 1 0 :1:6 
]
[s S51572 . 1 `uc 1 . 1 0 :6:0 
`uc 1 RC92 1 0 :1:6 
]
[s S51575 . 1 `uc 1 RCD82 1 0 :1:0 
]
[u S51577 . 1 `S4051 1 . 1 0 `S4060 1 . 1 0 `S4069 1 . 1 0 `S4072 1 . 1 0 `S4075 1 . 1 0 ]
"7345
[s S51584 . 1 `uc 1 TMR1IE 1 0 :1:0 
`uc 1 TMR2IE 1 0 :1:1 
`uc 1 CCP1IE 1 0 :1:2 
`uc 1 SSP1IE 1 0 :1:3 
`uc 1 TX1IE 1 0 :1:4 
`uc 1 RC1IE 1 0 :1:5 
`uc 1 ADIE 1 0 :1:6 
]
[s S51592 . 1 `uc 1 . 1 0 :3:0 
`uc 1 SSPIE 1 0 :1:3 
`uc 1 TXIE 1 0 :1:4 
`uc 1 RCIE 1 0 :1:5 
]
[u S51597 . 1 `S4110 1 . 1 0 `S4118 1 . 1 0 ]
"7466
[s S51601 . 1 `uc 1 TMR1IF 1 0 :1:0 
`uc 1 TMR2IF 1 0 :1:1 
`uc 1 CCP1IF 1 0 :1:2 
`uc 1 SSP1IF 1 0 :1:3 
`uc 1 TX1IF 1 0 :1:4 
`uc 1 RC1IF 1 0 :1:5 
`uc 1 ADIF 1 0 :1:6 
]
[s S51609 . 1 `uc 1 . 1 0 :3:0 
`uc 1 SSPIF 1 0 :1:3 
`uc 1 TXIF 1 0 :1:4 
`uc 1 RCIF 1 0 :1:5 
]
[u S51614 . 1 `S287 1 . 1 0 `S295 1 . 1 0 ]
"7542
[s S51618 . 1 `uc 1 TMR1IP 1 0 :1:0 
`uc 1 TMR2IP 1 0 :1:1 
`uc 1 CCP1IP 1 0 :1:2 
`uc 1 SSP1IP 1 0 :1:3 
`uc 1 TX1IP 1 0 :1:4 
`uc 1 RC1IP 1 0 :1:5 
`uc 1 ADIP 1 0 :1:6 
]
[s S51626 . 1 `uc 1 . 1 0 :3:0 
`uc 1 SSPIP 1 0 :1:3 
`uc 1 TXIP 1 0 :1:4 
`uc 1 RCIP 1 0 :1:5 
]
[u S51631 . 1 `S4140 1 . 1 0 `S4148 1 . 1 0 ]
"7618
[s S51635 . 1 `uc 1 CCP2IE 1 0 :1:0 
`uc 1 TMR3IE 1 0 :1:1 
`uc 1 LVDIE 1 0 :1:2 
`uc 1 BCL1IE 1 0 :1:3 
`uc 1 USBIE 1 0 :1:4 
`uc 1 CM1IE 1 0 :1:5 
`uc 1 CM2IE 1 0 :1:6 
`uc 1 OSCFIE 1 0 :1:7 
]
[s S51644 . 1 `uc 1 . 1 0 :3:0 
`uc 1 BCLIE 1 0 :1:3 
]
[s S51647 . 1 `uc 1 . 1 0 :6:0 
`uc 1 CMIE 1 0 :1:6 
]
[u S51650 . 1 `S4170 1 . 1 0 `S4179 1 . 1 0 `S4182 1 . 1 0 ]
"7697
[s S51655 . 1 `uc 1 CCP2IF 1 0 :1:0 
`uc 1 TMR3IF 1 0 :1:1 
`uc 1 LVDIF 1 0 :1:2 
`uc 1 BCL1IF 1 0 :1:3 
`uc 1 USBIF 1 0 :1:4 
`uc 1 CM1IF 1 0 :1:5 
`uc 1 CM2IF 1 0 :1:6 
`uc 1 OSCFIF 1 0 :1:7 
]
[s S51664 . 1 `uc 1 . 1 0 :3:0 
`uc 1 BCLIF 1 0 :1:3 
]
[s S51667 . 1 `uc 1 . 1 0 :6:0 
`uc 1 CMIF 1 0 :1:6 
]
[u S51670 . 1 `S4205 1 . 1 0 `S4214 1 . 1 0 `S4217 1 . 1 0 ]
"7776
[s S51675 . 1 `uc 1 CCP2IP 1 0 :1:0 
`uc 1 TMR3IP 1 0 :1:1 
`uc 1 LVDIP 1 0 :1:2 
`uc 1 BCL1IP 1 0 :1:3 
`uc 1 USBIP 1 0 :1:4 
`uc 1 CM1IP 1 0 :1:5 
`uc 1 CM2IP 1 0 :1:6 
`uc 1 OSCFIP 1 0 :1:7 
]
[s S51684 . 1 `uc 1 . 1 0 :3:0 
`uc 1 BCLIP 1 0 :1:3 
]
[s S51687 . 1 `uc 1 . 1 0 :6:0 
`uc 1 CMIP 1 0 :1:6 
]
[u S51690 . 1 `S4240 1 . 1 0 `S4249 1 . 1 0 `S4252 1 . 1 0 ]
"7855
[s S51695 . 1 `uc 1 RTCCIE 1 0 :1:0 
`uc 1 TMR3GIE 1 0 :1:1 
`uc 1 CTMUIE 1 0 :1:2 
`uc 1 TMR4IE 1 0 :1:3 
`uc 1 TX2IE 1 0 :1:4 
`uc 1 RC2IE 1 0 :1:5 
`uc 1 BCL2IE 1 0 :1:6 
`uc 1 SSP2IE 1 0 :1:7 
]
[s S51704 . 1 `uc 1 RXB0IE 1 0 :1:0 
]
[s S51706 . 1 `uc 1 . 1 0 :1:0 
`uc 1 RXB1IE 1 0 :1:1 
]
[s S51709 . 1 `uc 1 . 1 0 :1:0 
`uc 1 RXBNIE 1 0 :1:1 
]
[s S51712 . 1 `uc 1 . 1 0 :2:0 
`uc 1 TXB0IE 1 0 :1:2 
]
[s S51715 . 1 `uc 1 . 1 0 :3:0 
`uc 1 TXB1IE 1 0 :1:3 
]
[s S51718 . 1 `uc 1 . 1 0 :4:0 
`uc 1 TXB2IE 1 0 :1:4 
]
[s S51721 . 1 `uc 1 . 1 0 :4:0 
`uc 1 TXBNIE 1 0 :1:4 
]
[u S51724 . 1 `S4275 1 . 1 0 `S4284 1 . 1 0 `S4286 1 . 1 0 `S4289 1 . 1 0 `S4292 1 . 1 0 `S4295 1 . 1 0 `S4298 1 . 1 0 `S4301 1 . 1 0 ]
"7953
[s S51734 . 1 `uc 1 RTCCIF 1 0 :1:0 
`uc 1 TMR3GIF 1 0 :1:1 
`uc 1 CTMUIF 1 0 :1:2 
`uc 1 TMR4IF 1 0 :1:3 
`uc 1 TX2IF 1 0 :1:4 
`uc 1 RC2IF 1 0 :1:5 
`uc 1 BCL2IF 1 0 :1:6 
`uc 1 SSP2IF 1 0 :1:7 
]
[s S51743 . 1 `uc 1 . 1 0 :1:0 
`uc 1 RXBNIF 1 0 :1:1 
]
[s S51746 . 1 `uc 1 . 1 0 :4:0 
`uc 1 TXBNIF 1 0 :1:4 
]
[u S51749 . 1 `S4343 1 . 1 0 `S4352 1 . 1 0 `S4355 1 . 1 0 ]
"8057
[s S51754 . 1 `uc 1 RTCCIP 1 0 :1:0 
`uc 1 TMR3GIP 1 0 :1:1 
`uc 1 CTMUIP 1 0 :1:2 
`uc 1 TMR4IP 1 0 :1:3 
`uc 1 TX2IP 1 0 :1:4 
`uc 1 RC2IP 1 0 :1:5 
`uc 1 BCL2IP 1 0 :1:6 
`uc 1 SSP2IP 1 0 :1:7 
]
[s S51763 . 1 `uc 1 . 1 0 :1:0 
`uc 1 RXBNIP 1 0 :1:1 
]
[s S51766 . 1 `uc 1 . 1 0 :4:0 
`uc 1 TXBNIP 1 0 :1:4 
]
[u S51769 . 1 `S4378 1 . 1 0 `S4387 1 . 1 0 `S4390 1 . 1 0 ]
"8136
[s S51774 . 1 `uc 1 . 1 0 :1:0 
`uc 1 WR 1 0 :1:1 
`uc 1 WREN 1 0 :1:2 
`uc 1 WRERR 1 0 :1:3 
`uc 1 FREE 1 0 :1:4 
`uc 1 WPROG 1 0 :1:5 
]
[u S51781 . 1 `S4413 1 . 1 0 ]
"8234
[s S51785 . 1 `uc 1 EECON2 1 0 :8:0 
]
[u S51787 . 1 `S4431 1 . 1 0 ]
"8244
[s S51790 . 1 `uc 1 TX9D 1 0 :1:0 
`uc 1 TRMT 1 0 :1:1 
`uc 1 BRGH 1 0 :1:2 
`uc 1 SENDB 1 0 :1:3 
`uc 1 SYNC 1 0 :1:4 
`uc 1 TXEN 1 0 :1:5 
`uc 1 TX9 1 0 :1:6 
`uc 1 CSRC 1 0 :1:7 
]
[s S51799 . 1 `uc 1 TX9D2 1 0 :1:0 
`uc 1 TRMT2 1 0 :1:1 
`uc 1 BRGH2 1 0 :1:2 
`uc 1 SENDB2 1 0 :1:3 
`uc 1 SYNC2 1 0 :1:4 
`uc 1 TXEN2 1 0 :1:5 
`uc 1 TX92 1 0 :1:6 
`uc 1 CSRC2 1 0 :1:7 
]
[s S51808 . 1 `uc 1 . 1 0 :6:0 
`uc 1 TX8_92 1 0 :1:6 
]
[s S51811 . 1 `uc 1 TXD82 1 0 :1:0 
]
[u S51813 . 1 `S4438 1 . 1 0 `S4447 1 . 1 0 `S4456 1 . 1 0 `S4459 1 . 1 0 ]
"8381
[s S51820 . 1 `uc 1 TXREG2 1 0 :8:0 
]
[u S51822 . 1 `S4491 1 . 1 0 ]
"8400
[s S51826 . 1 `uc 1 RCREG2 1 0 :8:0 
]
[u S51828 . 1 `S4499 1 . 1 0 ]
"8419
[s S51832 . 1 `uc 1 SPBRG2 1 0 :8:0 
]
[u S51834 . 1 `S4507 1 . 1 0 ]
"8443
[s S51838 . 1 `uc 1 RX9D 1 0 :1:0 
`uc 1 OERR 1 0 :1:1 
`uc 1 FERR 1 0 :1:2 
`uc 1 ADDEN 1 0 :1:3 
`uc 1 CREN 1 0 :1:4 
`uc 1 SREN 1 0 :1:5 
`uc 1 RX9 1 0 :1:6 
`uc 1 SPEN 1 0 :1:7 
]
[s S51847 . 1 `uc 1 RCD8 1 0 :1:0 
`uc 1 . 1 0 :2:1 
`uc 1 ADEN 1 0 :1:3 
`uc 1 . 1 0 :2:4 
`uc 1 RC9 1 0 :1:6 
]
[s S51853 . 1 `uc 1 . 1 0 :6:0 
`uc 1 NOT_RC8 1 0 :1:6 
]
[s S51856 . 1 `uc 1 . 1 0 :6:0 
`uc 1 nRC8 1 0 :1:6 
]
[s S51859 . 1 `uc 1 . 1 0 :6:0 
`uc 1 RC8_9 1 0 :1:6 
]
[s S51862 . 1 `uc 1 RX9D1 1 0 :1:0 
`uc 1 OERR1 1 0 :1:1 
`uc 1 FERR1 1 0 :1:2 
`uc 1 ADDEN1 1 0 :1:3 
`uc 1 CREN1 1 0 :1:4 
`uc 1 SREN1 1 0 :1:5 
`uc 1 RX91 1 0 :1:6 
`uc 1 SPEN1 1 0 :1:7 
]
[s S51871 . 1 `uc 1 . 1 0 :5:0 
`uc 1 SRENA 1 0 :1:5 
]
[u S51874 . 1 `S4051 1 . 1 0 `S4524 1 . 1 0 `S4530 1 . 1 0 `S4533 1 . 1 0 `S4536 1 . 1 0 `S4539 1 . 1 0 `S4548 1 . 1 0 ]
"8493
[s S51883 . 1 `uc 1 RX9D 1 0 :1:0 
`uc 1 OERR 1 0 :1:1 
`uc 1 FERR 1 0 :1:2 
`uc 1 ADDEN 1 0 :1:3 
`uc 1 CREN 1 0 :1:4 
`uc 1 SREN 1 0 :1:5 
`uc 1 RX9 1 0 :1:6 
`uc 1 SPEN 1 0 :1:7 
]
[s S51892 . 1 `uc 1 RCD8 1 0 :1:0 
`uc 1 . 1 0 :2:1 
`uc 1 ADEN 1 0 :1:3 
`uc 1 . 1 0 :2:4 
`uc 1 RC9 1 0 :1:6 
]
[s S51898 . 1 `uc 1 . 1 0 :6:0 
`uc 1 NOT_RC8 1 0 :1:6 
]
[s S51901 . 1 `uc 1 . 1 0 :6:0 
`uc 1 nRC8 1 0 :1:6 
]
[s S51904 . 1 `uc 1 . 1 0 :6:0 
`uc 1 RC8_9 1 0 :1:6 
]
[s S51907 . 1 `uc 1 RX9D1 1 0 :1:0 
`uc 1 OERR1 1 0 :1:1 
`uc 1 FERR1 1 0 :1:2 
`uc 1 ADDEN1 1 0 :1:3 
`uc 1 CREN1 1 0 :1:4 
`uc 1 SREN1 1 0 :1:5 
`uc 1 RX91 1 0 :1:6 
`uc 1 SPEN1 1 0 :1:7 
]
[s S51916 . 1 `uc 1 . 1 0 :5:0 
`uc 1 SRENA 1 0 :1:5 
]
[u S51919 . 1 `S4051 1 . 1 0 `S4524 1 . 1 0 `S4530 1 . 1 0 `S4533 1 . 1 0 `S4536 1 . 1 0 `S4539 1 . 1 0 `S4548 1 . 1 0 ]
"8780
[s S51929 . 1 `uc 1 TX9D 1 0 :1:0 
`uc 1 TRMT 1 0 :1:1 
`uc 1 BRGH 1 0 :1:2 
`uc 1 SENDB 1 0 :1:3 
`uc 1 SYNC 1 0 :1:4 
`uc 1 TXEN 1 0 :1:5 
`uc 1 TX9 1 0 :1:6 
`uc 1 CSRC 1 0 :1:7 
]
[s S51938 . 1 `uc 1 TXD8 1 0 :1:0 
`uc 1 . 1 0 :5:1 
`uc 1 TX8_9 1 0 :1:6 
]
[s S51942 . 1 `uc 1 . 1 0 :6:0 
`uc 1 NOT_TX8 1 0 :1:6 
]
[s S51945 . 1 `uc 1 . 1 0 :6:0 
`uc 1 nTX8 1 0 :1:6 
]
[s S51948 . 1 `uc 1 TX9D1 1 0 :1:0 
`uc 1 TRMT1 1 0 :1:1 
`uc 1 BRGH1 1 0 :1:2 
`uc 1 SENDB1 1 0 :1:3 
`uc 1 SYNC1 1 0 :1:4 
`uc 1 TXEN1 1 0 :1:5 
`uc 1 TX91 1 0 :1:6 
`uc 1 CSRC1 1 0 :1:7 
]
[u S51957 . 1 `S4438 1 . 1 0 `S4687 1 . 1 0 `S4691 1 . 1 0 `S4694 1 . 1 0 `S4697 1 . 1 0 ]
"8820
[s S51964 . 1 `uc 1 TX9D 1 0 :1:0 
`uc 1 TRMT 1 0 :1:1 
`uc 1 BRGH 1 0 :1:2 
`uc 1 SENDB 1 0 :1:3 
`uc 1 SYNC 1 0 :1:4 
`uc 1 TXEN 1 0 :1:5 
`uc 1 TX9 1 0 :1:6 
`uc 1 CSRC 1 0 :1:7 
]
[s S51973 . 1 `uc 1 TXD8 1 0 :1:0 
`uc 1 . 1 0 :5:1 
`uc 1 TX8_9 1 0 :1:6 
]
[s S51977 . 1 `uc 1 . 1 0 :6:0 
`uc 1 NOT_TX8 1 0 :1:6 
]
[s S51980 . 1 `uc 1 . 1 0 :6:0 
`uc 1 nTX8 1 0 :1:6 
]
[s S51983 . 1 `uc 1 TX9D1 1 0 :1:0 
`uc 1 TRMT1 1 0 :1:1 
`uc 1 BRGH1 1 0 :1:2 
`uc 1 SENDB1 1 0 :1:3 
`uc 1 SYNC1 1 0 :1:4 
`uc 1 TXEN1 1 0 :1:5 
`uc 1 TX91 1 0 :1:6 
`uc 1 CSRC1 1 0 :1:7 
]
[u S51992 . 1 `S4438 1 . 1 0 `S4687 1 . 1 0 `S4691 1 . 1 0 `S4694 1 . 1 0 `S4697 1 . 1 0 ]
"9067
[s S52001 . 1 `uc 1 TXREG1 1 0 :8:0 
]
[u S52003 . 1 `S4806 1 . 1 0 ]
"9077
[s S52006 . 1 `uc 1 TXREG1 1 0 :8:0 
]
[u S52008 . 1 `S4806 1 . 1 0 ]
"9104
[s S52013 . 1 `uc 1 RCREG1 1 0 :8:0 
]
[u S52015 . 1 `S4822 1 . 1 0 ]
"9114
[s S52018 . 1 `uc 1 RCREG1 1 0 :8:0 
]
[u S52020 . 1 `S4822 1 . 1 0 ]
"9141
[s S52025 . 1 `uc 1 SPBRG1 1 0 :8:0 
]
[u S52027 . 1 `S4838 1 . 1 0 ]
"9151
[s S52030 . 1 `uc 1 SPBRG1 1 0 :8:0 
]
[u S52032 . 1 `S4838 1 . 1 0 ]
"9164
[s S52035 . 1 `uc 1 IRNG 1 0 :2:0 
`uc 1 ITRIM 1 0 :6:2 
]
[s S52038 . 1 `uc 1 IRNG0 1 0 :1:0 
`uc 1 IRNG1 1 0 :1:1 
`uc 1 ITRIM0 1 0 :1:2 
`uc 1 ITRIM1 1 0 :1:3 
`uc 1 ITRIM2 1 0 :1:4 
`uc 1 ITRIM3 1 0 :1:5 
`uc 1 ITRIM4 1 0 :1:6 
`uc 1 ITRIM5 1 0 :1:7 
]
[u S52047 . 1 `S4852 1 . 1 0 `S4855 1 . 1 0 ]
"9194
[s S52051 . 1 `uc 1 EDG1STAT 1 0 :1:0 
`uc 1 EDG2STAT 1 0 :1:1 
`uc 1 EDG1SEL0 1 0 :1:2 
`uc 1 EDG1SEL1 1 0 :1:3 
`uc 1 EDG1POL 1 0 :1:4 
`uc 1 EDG2SEL0 1 0 :1:5 
`uc 1 EDG2SEL1 1 0 :1:6 
`uc 1 EDG2POL 1 0 :1:7 
]
[u S52060 . 1 `S4880 1 . 1 0 ]
"9265
[s S52063 . 1 `uc 1 CTTRIG 1 0 :1:0 
`uc 1 IDISSEN 1 0 :1:1 
`uc 1 EDGSEQEN 1 0 :1:2 
`uc 1 EDGEN 1 0 :1:3 
`uc 1 TGEN 1 0 :1:4 
`uc 1 CTMUSIDL 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 CTMUEN 1 0 :1:7 
]
[u S52072 . 1 `S4901 1 . 1 0 ]
"9370
[s S52076 . 1 `uc 1 CCP2M 1 0 :4:0 
`uc 1 DC2B 1 0 :2:4 
`uc 1 P2M 1 0 :2:6 
]
[s S52080 . 1 `uc 1 CCP2M0 1 0 :1:0 
`uc 1 CCP2M1 1 0 :1:1 
`uc 1 CCP2M2 1 0 :1:2 
`uc 1 CCP2M3 1 0 :1:3 
`uc 1 DC2B0 1 0 :1:4 
`uc 1 DC2B1 1 0 :1:5 
`uc 1 P2M0 1 0 :1:6 
`uc 1 P2M1 1 0 :1:7 
]
[s S52089 . 1 `uc 1 . 1 0 :4:0 
`uc 1 CCP2Y 1 0 :1:4 
`uc 1 CCP2X 1 0 :1:5 
]
[u S52093 . 1 `S4923 1 . 1 0 `S4927 1 . 1 0 `S4936 1 . 1 0 ]
"9397
[s S52098 . 1 `uc 1 CCP2M 1 0 :4:0 
`uc 1 DC2B 1 0 :2:4 
`uc 1 P2M 1 0 :2:6 
]
[s S52102 . 1 `uc 1 CCP2M0 1 0 :1:0 
`uc 1 CCP2M1 1 0 :1:1 
`uc 1 CCP2M2 1 0 :1:2 
`uc 1 CCP2M3 1 0 :1:3 
`uc 1 DC2B0 1 0 :1:4 
`uc 1 DC2B1 1 0 :1:5 
`uc 1 P2M0 1 0 :1:6 
`uc 1 P2M1 1 0 :1:7 
]
[s S52111 . 1 `uc 1 . 1 0 :4:0 
`uc 1 CCP2Y 1 0 :1:4 
`uc 1 CCP2X 1 0 :1:5 
]
[u S52115 . 1 `S4923 1 . 1 0 `S4927 1 . 1 0 `S4936 1 . 1 0 ]
"9562
[s S52122 . 1 `uc 1 CCPR2L 1 0 :8:0 
]
[u S52124 . 1 `S5003 1 . 1 0 ]
"9581
[s S52128 . 1 `uc 1 CCPR2H 1 0 :8:0 
]
[u S52130 . 1 `S5011 1 . 1 0 ]
"9605
[s S52134 . 1 `uc 1 P2DC 1 0 :7:0 
`uc 1 P2RSEN 1 0 :1:7 
]
[s S52137 . 1 `uc 1 P2DC0 1 0 :1:0 
`uc 1 P2DC1 1 0 :1:1 
`uc 1 P2DC2 1 0 :1:2 
`uc 1 P2DC3 1 0 :1:3 
`uc 1 P2DC4 1 0 :1:4 
`uc 1 P2DC5 1 0 :1:5 
`uc 1 P2DC6 1 0 :1:6 
]
[u S52145 . 1 `S5019 1 . 1 0 `S5022 1 . 1 0 ]
"9625
[s S52149 . 1 `uc 1 P2DC 1 0 :7:0 
`uc 1 P2RSEN 1 0 :1:7 
]
[s S52152 . 1 `uc 1 P2DC0 1 0 :1:0 
`uc 1 P2DC1 1 0 :1:1 
`uc 1 P2DC2 1 0 :1:2 
`uc 1 P2DC3 1 0 :1:3 
`uc 1 P2DC4 1 0 :1:4 
`uc 1 P2DC5 1 0 :1:5 
`uc 1 P2DC6 1 0 :1:6 
]
[u S52160 . 1 `S5019 1 . 1 0 `S5022 1 . 1 0 ]
"9688
[s S52164 . 1 `uc 1 PSS2BD 1 0 :2:0 
`uc 1 PSS2AC 1 0 :2:2 
`uc 1 ECCP2AS 1 0 :3:4 
`uc 1 ECCP2ASE 1 0 :1:7 
]
[s S52169 . 1 `uc 1 PSS2BD0 1 0 :1:0 
`uc 1 PSS2BD1 1 0 :1:1 
`uc 1 PSS2AC0 1 0 :1:2 
`uc 1 PSS2AC1 1 0 :1:3 
`uc 1 ECCP2AS0 1 0 :1:4 
`uc 1 ECCP2AS1 1 0 :1:5 
`uc 1 ECCP2AS2 1 0 :1:6 
]
[u S52177 . 1 `S5071 1 . 1 0 `S5076 1 . 1 0 ]
"9759
[s S52181 . 1 `uc 1 STRA 1 0 :1:0 
`uc 1 STRB 1 0 :1:1 
`uc 1 STRC 1 0 :1:2 
`uc 1 STRD 1 0 :1:3 
`uc 1 STRSYNC 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 CMPL0 1 0 :1:6 
`uc 1 CMPL1 1 0 :1:7 
]
[s S52190 . 1 `uc 1 P2DC0 1 0 :1:0 
`uc 1 P2DC1 1 0 :1:1 
`uc 1 P2DC2 1 0 :1:2 
`uc 1 P2DC3 1 0 :1:3 
`uc 1 P2DC4 1 0 :1:4 
`uc 1 P2DC5 1 0 :1:5 
`uc 1 P2DC6 1 0 :1:6 
]
[s S52198 . 1 `uc 1 . 1 0 :6:0 
`uc 1 CMPL02 1 0 :1:6 
]
[s S52201 . 1 `uc 1 . 1 0 :7:0 
`uc 1 CMPL12 1 0 :1:7 
]
[s S52204 . 1 `uc 1 P2DC02 1 0 :1:0 
]
[s S52206 . 1 `uc 1 P2DC0CON 1 0 :1:0 
]
[s S52208 . 1 `uc 1 . 1 0 :1:0 
`uc 1 P2DC12 1 0 :1:1 
]
[s S52211 . 1 `uc 1 . 1 0 :1:0 
`uc 1 P2DC1CON 1 0 :1:1 
]
[s S52214 . 1 `uc 1 . 1 0 :2:0 
`uc 1 P2DC22 1 0 :1:2 
]
[s S52217 . 1 `uc 1 . 1 0 :2:0 
`uc 1 P2DC2CON 1 0 :1:2 
]
[s S52220 . 1 `uc 1 . 1 0 :3:0 
`uc 1 P2DC32 1 0 :1:3 
]
[s S52223 . 1 `uc 1 . 1 0 :3:0 
`uc 1 P2DC3CON 1 0 :1:3 
]
[s S52226 . 1 `uc 1 . 1 0 :4:0 
`uc 1 P2DC42 1 0 :1:4 
]
[s S52229 . 1 `uc 1 . 1 0 :4:0 
`uc 1 P2DC4CON 1 0 :1:4 
]
[s S52232 . 1 `uc 1 . 1 0 :5:0 
`uc 1 P2DC52 1 0 :1:5 
]
[s S52235 . 1 `uc 1 . 1 0 :5:0 
`uc 1 P2DC5CON 1 0 :1:5 
]
[s S52238 . 1 `uc 1 . 1 0 :6:0 
`uc 1 P2DC62 1 0 :1:6 
]
[s S52241 . 1 `uc 1 . 1 0 :6:0 
`uc 1 P2DC6CON 1 0 :1:6 
]
[s S52244 . 1 `uc 1 STRA2 1 0 :1:0 
]
[s S52246 . 1 `uc 1 . 1 0 :1:0 
`uc 1 STRB2 1 0 :1:1 
]
[s S52249 . 1 `uc 1 . 1 0 :2:0 
`uc 1 STRC2 1 0 :1:2 
]
[s S52252 . 1 `uc 1 . 1 0 :3:0 
`uc 1 STRD2 1 0 :1:3 
]
[s S52255 . 1 `uc 1 . 1 0 :4:0 
`uc 1 STRSYNC2 1 0 :1:4 
]
[u S52258 . 1 `S5101 1 . 1 0 `S5022 1 . 1 0 `S5118 1 . 1 0 `S5121 1 . 1 0 `S5124 1 . 1 0 `S5126 1 . 1 0 `S5128 1 . 1 0 `S5131 1 . 1 0 `S5134 1 . 1 0 `S5137 1 . 1 0 `S5140 1 . 1 0 `S5143 1 . 1 0 `S5146 1 . 1 0 `S5149 1 . 1 0 `S5152 1 . 1 0 `S5155 1 . 1 0 `S5158 1 . 1 0 `S5161 1 . 1 0 `S5164 1 . 1 0 `S5166 1 . 1 0 `S5169 1 . 1 0 `S5172 1 . 1 0 `S5175 1 . 1 0 ]
"10109
[s S52284 . 1 `uc 1 CCP1M 1 0 :4:0 
`uc 1 DC1B 1 0 :2:4 
`uc 1 P1M 1 0 :2:6 
]
[s S52288 . 1 `uc 1 CCP1M0 1 0 :1:0 
`uc 1 CCP1M1 1 0 :1:1 
`uc 1 CCP1M2 1 0 :1:2 
`uc 1 CCP1M3 1 0 :1:3 
`uc 1 DC1B0 1 0 :1:4 
`uc 1 DC1B1 1 0 :1:5 
`uc 1 P1M0 1 0 :1:6 
`uc 1 P1M1 1 0 :1:7 
]
[s S52297 . 1 `uc 1 . 1 0 :4:0 
`uc 1 CCP1Y 1 0 :1:4 
`uc 1 CCP1X 1 0 :1:5 
]
[u S52301 . 1 `S5281 1 . 1 0 `S5285 1 . 1 0 `S5294 1 . 1 0 ]
"10136
[s S52306 . 1 `uc 1 CCP1M 1 0 :4:0 
`uc 1 DC1B 1 0 :2:4 
`uc 1 P1M 1 0 :2:6 
]
[s S52310 . 1 `uc 1 CCP1M0 1 0 :1:0 
`uc 1 CCP1M1 1 0 :1:1 
`uc 1 CCP1M2 1 0 :1:2 
`uc 1 CCP1M3 1 0 :1:3 
`uc 1 DC1B0 1 0 :1:4 
`uc 1 DC1B1 1 0 :1:5 
`uc 1 P1M0 1 0 :1:6 
`uc 1 P1M1 1 0 :1:7 
]
[s S52319 . 1 `uc 1 . 1 0 :4:0 
`uc 1 CCP1Y 1 0 :1:4 
`uc 1 CCP1X 1 0 :1:5 
]
[u S52323 . 1 `S5281 1 . 1 0 `S5285 1 . 1 0 `S5294 1 . 1 0 ]
"10301
[s S52330 . 1 `uc 1 CCPR1L 1 0 :8:0 
]
[u S52332 . 1 `S5361 1 . 1 0 ]
"10320
[s S52336 . 1 `uc 1 CCPR1H 1 0 :8:0 
]
[u S52338 . 1 `S5369 1 . 1 0 ]
"10344
[s S52342 . 1 `uc 1 P1DC 1 0 :7:0 
`uc 1 P1RSEN 1 0 :1:7 
]
[s S52345 . 1 `uc 1 P1DC0 1 0 :1:0 
`uc 1 P1DC1 1 0 :1:1 
`uc 1 P1DC2 1 0 :1:2 
`uc 1 P1DC3 1 0 :1:3 
`uc 1 P1DC4 1 0 :1:4 
`uc 1 P1DC5 1 0 :1:5 
`uc 1 P1DC6 1 0 :1:6 
]
[u S52353 . 1 `S5377 1 . 1 0 `S5380 1 . 1 0 ]
"10364
[s S52357 . 1 `uc 1 P1DC 1 0 :7:0 
`uc 1 P1RSEN 1 0 :1:7 
]
[s S52360 . 1 `uc 1 P1DC0 1 0 :1:0 
`uc 1 P1DC1 1 0 :1:1 
`uc 1 P1DC2 1 0 :1:2 
`uc 1 P1DC3 1 0 :1:3 
`uc 1 P1DC4 1 0 :1:4 
`uc 1 P1DC5 1 0 :1:5 
`uc 1 P1DC6 1 0 :1:6 
]
[u S52368 . 1 `S5377 1 . 1 0 `S5380 1 . 1 0 ]
"10427
[s S52372 . 1 `uc 1 PSS1BD 1 0 :2:0 
`uc 1 PSS1AC 1 0 :2:2 
`uc 1 ECCP1AS 1 0 :3:4 
`uc 1 ECCP1ASE 1 0 :1:7 
]
[s S52377 . 1 `uc 1 PSS1BD0 1 0 :1:0 
`uc 1 PSS1BD1 1 0 :1:1 
`uc 1 PSS1AC0 1 0 :1:2 
`uc 1 PSS1AC1 1 0 :1:3 
`uc 1 ECCP1AS0 1 0 :1:4 
`uc 1 ECCP1AS1 1 0 :1:5 
`uc 1 ECCP1AS2 1 0 :1:6 
]
[u S52385 . 1 `S5429 1 . 1 0 `S5434 1 . 1 0 ]
"10498
[s S52389 . 1 `uc 1 STRA 1 0 :1:0 
`uc 1 STRB 1 0 :1:1 
`uc 1 STRC 1 0 :1:2 
`uc 1 STRD 1 0 :1:3 
`uc 1 STRSYNC 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 CMPL0 1 0 :1:6 
`uc 1 CMPL1 1 0 :1:7 
]
[u S52398 . 1 `S5101 1 . 1 0 ]
"10574
[s S52401 . 1 `uc 1 SWDTEN 1 0 :1:0 
`uc 1 ULPSINK 1 0 :1:1 
`uc 1 ULPEN 1 0 :1:2 
`uc 1 DS 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 ULPLVL 1 0 :1:5 
`uc 1 LVDSTAT 1 0 :1:6 
`uc 1 REGSLP 1 0 :1:7 
]
[s S52410 . 1 `uc 1 SWDTE 1 0 :1:0 
]
[u S52412 . 1 `S5480 1 . 1 0 `S5489 1 . 1 0 ]
"10633
[s S52416 . 1 `uc 1 ADCS 1 0 :3:0 
`uc 1 ACQT 1 0 :3:3 
`uc 1 ADCAL 1 0 :1:6 
`uc 1 ADFM 1 0 :1:7 
]
[s S52421 . 1 `uc 1 ADCS0 1 0 :1:0 
`uc 1 ADCS1 1 0 :1:1 
`uc 1 ADCS2 1 0 :1:2 
`uc 1 ACQT0 1 0 :1:3 
`uc 1 ACQT1 1 0 :1:4 
`uc 1 ACQT2 1 0 :1:5 
]
[s S52428 . 1 `uc 1 . 1 0 :3:0 
`uc 1 CHSN3 1 0 :1:3 
]
[s S52431 . 1 `uc 1 . 1 0 :4:0 
`uc 1 VCFG01 1 0 :1:4 
]
[s S52434 . 1 `uc 1 . 1 0 :5:0 
`uc 1 VCFG11 1 0 :1:5 
]
[u S52437 . 1 `S5506 1 . 1 0 `S5511 1 . 1 0 `S5518 1 . 1 0 `S5521 1 . 1 0 `S5524 1 . 1 0 ]
"10710
[s S52444 . 1 `uc 1 . 1 0 :1:0 
`uc 1 GO_NOT_DONE 1 0 :1:1 
]
[s S52447 . 1 `uc 1 ADON 1 0 :1:0 
`uc 1 GO_nDONE 1 0 :1:1 
`uc 1 CHS 1 0 :4:2 
`uc 1 VCFG 1 0 :2:6 
]
[s S52452 . 1 `uc 1 . 1 0 :1:0 
`uc 1 GO_DONE 1 0 :1:1 
`uc 1 CHS0 1 0 :1:2 
`uc 1 CHS1 1 0 :1:3 
`uc 1 CHS2 1 0 :1:4 
`uc 1 CHS3 1 0 :1:5 
`uc 1 VCFG0 1 0 :1:6 
`uc 1 VCFG1 1 0 :1:7 
]
[s S52461 . 1 `uc 1 . 1 0 :1:0 
`uc 1 DONE 1 0 :1:1 
]
[s S52464 . 1 `uc 1 . 1 0 :1:0 
`uc 1 GO 1 0 :1:1 
]
[s S52467 . 1 `uc 1 . 1 0 :1:0 
`uc 1 NOT_DONE 1 0 :1:1 
]
[s S52470 . 1 `uc 1 . 1 0 :1:0 
`uc 1 nDONE 1 0 :1:1 
]
[s S52473 . 1 `uc 1 . 1 0 :7:0 
`uc 1 ADCAL 1 0 :1:7 
]
[s S52476 . 1 `uc 1 . 1 0 :1:0 
`uc 1 GODONE 1 0 :1:1 
]
[u S52479 . 1 `S5555 1 . 1 0 `S5558 1 . 1 0 `S5563 1 . 1 0 `S5572 1 . 1 0 `S5575 1 . 1 0 `S5578 1 . 1 0 `S5581 1 . 1 0 `S5584 1 . 1 0 `S5587 1 . 1 0 ]
"10930
[s S52492 . 1 `uc 1 ADRESL 1 0 :8:0 
]
[u S52494 . 1 `S5638 1 . 1 0 ]
"10949
[s S52498 . 1 `uc 1 ADRESH 1 0 :8:0 
]
[u S52500 . 1 `S5646 1 . 1 0 ]
"10973
[s S52504 . 1 `uc 1 SEN 1 0 :1:0 
`uc 1 RSEN 1 0 :1:1 
`uc 1 PEN 1 0 :1:2 
`uc 1 RCEN 1 0 :1:3 
`uc 1 ACKEN 1 0 :1:4 
`uc 1 ACKDT 1 0 :1:5 
`uc 1 ACKSTAT 1 0 :1:6 
`uc 1 GCEN 1 0 :1:7 
]
[s S52513 . 1 `uc 1 . 1 0 :1:0 
`uc 1 ADMSK1 1 0 :1:1 
`uc 1 ADMSK2 1 0 :1:2 
`uc 1 ADMSK3 1 0 :1:3 
`uc 1 ADMSK4 1 0 :1:4 
`uc 1 ADMSK5 1 0 :1:5 
]
[s S52520 . 1 `uc 1 . 1 0 :5:0 
`uc 1 ACKDT1 1 0 :1:5 
]
[s S52523 . 1 `uc 1 . 1 0 :4:0 
`uc 1 ACKEN1 1 0 :1:4 
]
[s S52526 . 1 `uc 1 . 1 0 :6:0 
`uc 1 ACKSTAT1 1 0 :1:6 
]
[s S52529 . 1 `uc 1 . 1 0 :1:0 
`uc 1 ADMSK11 1 0 :1:1 
]
[s S52532 . 1 `uc 1 . 1 0 :2:0 
`uc 1 ADMSK21 1 0 :1:2 
]
[s S52535 . 1 `uc 1 . 1 0 :3:0 
`uc 1 ADMSK31 1 0 :1:3 
]
[s S52538 . 1 `uc 1 . 1 0 :4:0 
`uc 1 ADMSK41 1 0 :1:4 
]
[s S52541 . 1 `uc 1 . 1 0 :5:0 
`uc 1 ADMSK51 1 0 :1:5 
]
[s S52544 . 1 `uc 1 . 1 0 :7:0 
`uc 1 GCEN1 1 0 :1:7 
]
[s S52547 . 1 `uc 1 . 1 0 :2:0 
`uc 1 PEN1 1 0 :1:2 
]
[s S52550 . 1 `uc 1 . 1 0 :3:0 
`uc 1 RCEN1 1 0 :1:3 
]
[s S52553 . 1 `uc 1 . 1 0 :1:0 
`uc 1 RSEN1 1 0 :1:1 
]
[s S52556 . 1 `uc 1 SEN1 1 0 :1:0 
]
[u S52558 . 1 `S1975 1 . 1 0 `S1984 1 . 1 0 `S5670 1 . 1 0 `S5673 1 . 1 0 `S5676 1 . 1 0 `S5679 1 . 1 0 `S5682 1 . 1 0 `S5685 1 . 1 0 `S5688 1 . 1 0 `S5691 1 . 1 0 `S5694 1 . 1 0 `S5697 1 . 1 0 `S5700 1 . 1 0 `S5703 1 . 1 0 `S5706 1 . 1 0 ]
"11049
[s S52575 . 1 `uc 1 SEN 1 0 :1:0 
`uc 1 RSEN 1 0 :1:1 
`uc 1 PEN 1 0 :1:2 
`uc 1 RCEN 1 0 :1:3 
`uc 1 ACKEN 1 0 :1:4 
`uc 1 ACKDT 1 0 :1:5 
`uc 1 ACKSTAT 1 0 :1:6 
`uc 1 GCEN 1 0 :1:7 
]
[s S52584 . 1 `uc 1 . 1 0 :1:0 
`uc 1 ADMSK1 1 0 :1:1 
`uc 1 ADMSK2 1 0 :1:2 
`uc 1 ADMSK3 1 0 :1:3 
`uc 1 ADMSK4 1 0 :1:4 
`uc 1 ADMSK5 1 0 :1:5 
]
[s S52591 . 1 `uc 1 . 1 0 :5:0 
`uc 1 ACKDT1 1 0 :1:5 
]
[s S52594 . 1 `uc 1 . 1 0 :4:0 
`uc 1 ACKEN1 1 0 :1:4 
]
[s S52597 . 1 `uc 1 . 1 0 :6:0 
`uc 1 ACKSTAT1 1 0 :1:6 
]
[s S52600 . 1 `uc 1 . 1 0 :1:0 
`uc 1 ADMSK11 1 0 :1:1 
]
[s S52603 . 1 `uc 1 . 1 0 :2:0 
`uc 1 ADMSK21 1 0 :1:2 
]
[s S52606 . 1 `uc 1 . 1 0 :3:0 
`uc 1 ADMSK31 1 0 :1:3 
]
[s S52609 . 1 `uc 1 . 1 0 :4:0 
`uc 1 ADMSK41 1 0 :1:4 
]
[s S52612 . 1 `uc 1 . 1 0 :5:0 
`uc 1 ADMSK51 1 0 :1:5 
]
[s S52615 . 1 `uc 1 . 1 0 :7:0 
`uc 1 GCEN1 1 0 :1:7 
]
[s S52618 . 1 `uc 1 . 1 0 :2:0 
`uc 1 PEN1 1 0 :1:2 
]
[s S52621 . 1 `uc 1 . 1 0 :3:0 
`uc 1 RCEN1 1 0 :1:3 
]
[s S52624 . 1 `uc 1 . 1 0 :1:0 
`uc 1 RSEN1 1 0 :1:1 
]
[s S52627 . 1 `uc 1 SEN1 1 0 :1:0 
]
[u S52629 . 1 `S1975 1 . 1 0 `S1984 1 . 1 0 `S5670 1 . 1 0 `S5673 1 . 1 0 `S5676 1 . 1 0 `S5679 1 . 1 0 `S5682 1 . 1 0 `S5685 1 . 1 0 `S5688 1 . 1 0 `S5691 1 . 1 0 `S5694 1 . 1 0 `S5697 1 . 1 0 `S5700 1 . 1 0 `S5703 1 . 1 0 `S5706 1 . 1 0 ]
"11392
[s S52647 . 1 `uc 1 SSPM 1 0 :4:0 
`uc 1 CKP 1 0 :1:4 
`uc 1 SSPEN 1 0 :1:5 
`uc 1 SSPOV 1 0 :1:6 
`uc 1 WCOL 1 0 :1:7 
]
[s S52653 . 1 `uc 1 SSPM0 1 0 :1:0 
`uc 1 SSPM1 1 0 :1:1 
`uc 1 SSPM2 1 0 :1:2 
`uc 1 SSPM3 1 0 :1:3 
]
[s S52658 . 1 `uc 1 SSPM01 1 0 :1:0 
`uc 1 SSPM11 1 0 :1:1 
`uc 1 SSPM21 1 0 :1:2 
`uc 1 SSPM31 1 0 :1:3 
`uc 1 CKP1 1 0 :1:4 
`uc 1 SSPEN1 1 0 :1:5 
`uc 1 SSPOV1 1 0 :1:6 
`uc 1 WCOL1 1 0 :1:7 
]
[u S52667 . 1 `S2100 1 . 1 0 `S2106 1 . 1 0 `S5916 1 . 1 0 ]
"11422
[s S52672 . 1 `uc 1 SSPM 1 0 :4:0 
`uc 1 CKP 1 0 :1:4 
`uc 1 SSPEN 1 0 :1:5 
`uc 1 SSPOV 1 0 :1:6 
`uc 1 WCOL 1 0 :1:7 
]
[s S52678 . 1 `uc 1 SSPM0 1 0 :1:0 
`uc 1 SSPM1 1 0 :1:1 
`uc 1 SSPM2 1 0 :1:2 
`uc 1 SSPM3 1 0 :1:3 
]
[s S52683 . 1 `uc 1 SSPM01 1 0 :1:0 
`uc 1 SSPM11 1 0 :1:1 
`uc 1 SSPM21 1 0 :1:2 
`uc 1 SSPM31 1 0 :1:3 
`uc 1 CKP1 1 0 :1:4 
`uc 1 SSPEN1 1 0 :1:5 
`uc 1 SSPOV1 1 0 :1:6 
`uc 1 WCOL1 1 0 :1:7 
]
[u S52692 . 1 `S2100 1 . 1 0 `S2106 1 . 1 0 `S5916 1 . 1 0 ]
"11629
[s S52698 . 1 `uc 1 . 1 0 :2:0 
`uc 1 R_NOT_W 1 0 :1:2 
]
[s S52701 . 1 `uc 1 . 1 0 :5:0 
`uc 1 D_NOT_A 1 0 :1:5 
]
[s S52704 . 1 `uc 1 BF 1 0 :1:0 
`uc 1 UA 1 0 :1:1 
`uc 1 R_nW 1 0 :1:2 
`uc 1 S 1 0 :1:3 
`uc 1 P 1 0 :1:4 
`uc 1 D_nA 1 0 :1:5 
`uc 1 CKE 1 0 :1:6 
`uc 1 SMP 1 0 :1:7 
]
[s S52713 . 1 `uc 1 . 1 0 :2:0 
`uc 1 R 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 D 1 0 :1:5 
]
[s S52718 . 1 `uc 1 . 1 0 :2:0 
`uc 1 R_W 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 D_A 1 0 :1:5 
]
[s S52723 . 1 `uc 1 . 1 0 :2:0 
`uc 1 nW 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 nA 1 0 :1:5 
]
[s S52728 . 1 `uc 1 . 1 0 :2:0 
`uc 1 NOT_WRITE 1 0 :1:2 
]
[s S52731 . 1 `uc 1 . 1 0 :5:0 
`uc 1 NOT_ADDRESS 1 0 :1:5 
]
[s S52734 . 1 `uc 1 . 1 0 :2:0 
`uc 1 nWRITE 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 nADDRESS 1 0 :1:5 
]
[s S52739 . 1 `uc 1 . 1 0 :2:0 
`uc 1 READ_WRITE 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 DATA_ADDRESS 1 0 :1:5 
]
[s S52744 . 1 `uc 1 . 1 0 :2:0 
`uc 1 I2C_READ 1 0 :1:2 
`uc 1 I2C_START 1 0 :1:3 
`uc 1 I2C_STOP 1 0 :1:4 
`uc 1 I2C_DAT 1 0 :1:5 
]
[s S52750 . 1 `uc 1 . 1 0 :2:0 
`uc 1 R_NOT_W1 1 0 :1:2 
]
[s S52753 . 1 `uc 1 . 1 0 :5:0 
`uc 1 D_NOT_A1 1 0 :1:5 
]
[s S52756 . 1 `uc 1 BF1 1 0 :1:0 
`uc 1 UA1 1 0 :1:1 
`uc 1 R_nW1 1 0 :1:2 
`uc 1 S1 1 0 :1:3 
`uc 1 P1 1 0 :1:4 
`uc 1 D_nA1 1 0 :1:5 
`uc 1 CKE1 1 0 :1:6 
`uc 1 SMP1 1 0 :1:7 
]
[s S52765 . 1 `uc 1 . 1 0 :2:0 
`uc 1 R1 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 D1 1 0 :1:5 
]
[s S52770 . 1 `uc 1 . 1 0 :2:0 
`uc 1 D_A1 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 R_W1 1 0 :1:5 
]
[s S52775 . 1 `uc 1 . 1 0 :2:0 
`uc 1 NOT_W1 1 0 :1:2 
]
[s S52778 . 1 `uc 1 . 1 0 :5:0 
`uc 1 NOT_A1 1 0 :1:5 
]
[s S52781 . 1 `uc 1 . 1 0 :2:0 
`uc 1 nW1 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 nA1 1 0 :1:5 
]
[s S52786 . 1 `uc 1 . 1 0 :2:0 
`uc 1 NOT_WRITE1 1 0 :1:2 
]
[s S52789 . 1 `uc 1 . 1 0 :5:0 
`uc 1 NOT_ADDRESS1 1 0 :1:5 
]
[s S52792 . 1 `uc 1 . 1 0 :2:0 
`uc 1 nWRITE1 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 nADDRESS1 1 0 :1:5 
]
[s S52797 . 1 `uc 1 . 1 0 :2:0 
`uc 1 READ_WRITE1 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 DATA_ADDRESS1 1 0 :1:5 
]
[s S52802 . 1 `uc 1 . 1 0 :2:0 
`uc 1 I2C_READ1 1 0 :1:2 
`uc 1 I2C_START1 1 0 :1:3 
`uc 1 I2C_STOP1 1 0 :1:4 
`uc 1 I2C_DAT1 1 0 :1:5 
]
[s S52808 . 1 `uc 1 . 1 0 :5:0 
`uc 1 DA 1 0 :1:5 
]
[s S52811 . 1 `uc 1 . 1 0 :5:0 
`uc 1 DA1 1 0 :1:5 
]
[s S52814 . 1 `uc 1 . 1 0 :2:0 
`uc 1 RW 1 0 :1:2 
]
[s S52817 . 1 `uc 1 . 1 0 :2:0 
`uc 1 RW1 1 0 :1:2 
]
[s S52820 . 1 `uc 1 . 1 0 :3:0 
`uc 1 START 1 0 :1:3 
]
[s S52823 . 1 `uc 1 . 1 0 :3:0 
`uc 1 START1 1 0 :1:3 
]
[s S52826 . 1 `uc 1 . 1 0 :4:0 
`uc 1 STOP 1 0 :1:4 
]
[s S52829 . 1 `uc 1 . 1 0 :4:0 
`uc 1 STOP1 1 0 :1:4 
]
[s S52832 . 1 `uc 1 . 1 0 :2:0 
`uc 1 NOT_W 1 0 :1:2 
]
[s S52835 . 1 `uc 1 . 1 0 :5:0 
`uc 1 NOT_A 1 0 :1:5 
]
[u S52838 . 1 `S2180 1 . 1 0 `S2183 1 . 1 0 `S2186 1 . 1 0 `S6011 1 . 1 0 `S6016 1 . 1 0 `S6021 1 . 1 0 `S6026 1 . 1 0 `S6029 1 . 1 0 `S6032 1 . 1 0 `S6037 1 . 1 0 `S6042 1 . 1 0 `S6048 1 . 1 0 `S6051 1 . 1 0 `S6054 1 . 1 0 `S6063 1 . 1 0 `S6068 1 . 1 0 `S6073 1 . 1 0 `S6076 1 . 1 0 `S6079 1 . 1 0 `S6084 1 . 1 0 `S6087 1 . 1 0 `S6090 1 . 1 0 `S6095 1 . 1 0 `S6100 1 . 1 0 `S6106 1 . 1 0 `S6109 1 . 1 0 `S6112 1 . 1 0 `S6115 1 . 1 0 `S6118 1 . 1 0 `S6121 1 . 1 0 `S6124 1 . 1 0 `S6127 1 . 1 0 `S6130 1 . 1 0 `S6133 1 . 1 0 ]
"11810
[s S52874 . 1 `uc 1 . 1 0 :2:0 
`uc 1 R_NOT_W 1 0 :1:2 
]
[s S52877 . 1 `uc 1 . 1 0 :5:0 
`uc 1 D_NOT_A 1 0 :1:5 
]
[s S52880 . 1 `uc 1 BF 1 0 :1:0 
`uc 1 UA 1 0 :1:1 
`uc 1 R_nW 1 0 :1:2 
`uc 1 S 1 0 :1:3 
`uc 1 P 1 0 :1:4 
`uc 1 D_nA 1 0 :1:5 
`uc 1 CKE 1 0 :1:6 
`uc 1 SMP 1 0 :1:7 
]
[s S52889 . 1 `uc 1 . 1 0 :2:0 
`uc 1 R 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 D 1 0 :1:5 
]
[s S52894 . 1 `uc 1 . 1 0 :2:0 
`uc 1 R_W 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 D_A 1 0 :1:5 
]
[s S52899 . 1 `uc 1 . 1 0 :2:0 
`uc 1 nW 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 nA 1 0 :1:5 
]
[s S52904 . 1 `uc 1 . 1 0 :2:0 
`uc 1 NOT_WRITE 1 0 :1:2 
]
[s S52907 . 1 `uc 1 . 1 0 :5:0 
`uc 1 NOT_ADDRESS 1 0 :1:5 
]
[s S52910 . 1 `uc 1 . 1 0 :2:0 
`uc 1 nWRITE 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 nADDRESS 1 0 :1:5 
]
[s S52915 . 1 `uc 1 . 1 0 :2:0 
`uc 1 READ_WRITE 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 DATA_ADDRESS 1 0 :1:5 
]
[s S52920 . 1 `uc 1 . 1 0 :2:0 
`uc 1 I2C_READ 1 0 :1:2 
`uc 1 I2C_START 1 0 :1:3 
`uc 1 I2C_STOP 1 0 :1:4 
`uc 1 I2C_DAT 1 0 :1:5 
]
[s S52926 . 1 `uc 1 . 1 0 :2:0 
`uc 1 R_NOT_W1 1 0 :1:2 
]
[s S52929 . 1 `uc 1 . 1 0 :5:0 
`uc 1 D_NOT_A1 1 0 :1:5 
]
[s S52932 . 1 `uc 1 BF1 1 0 :1:0 
`uc 1 UA1 1 0 :1:1 
`uc 1 R_nW1 1 0 :1:2 
`uc 1 S1 1 0 :1:3 
`uc 1 P1 1 0 :1:4 
`uc 1 D_nA1 1 0 :1:5 
`uc 1 CKE1 1 0 :1:6 
`uc 1 SMP1 1 0 :1:7 
]
[s S52941 . 1 `uc 1 . 1 0 :2:0 
`uc 1 R1 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 D1 1 0 :1:5 
]
[s S52946 . 1 `uc 1 . 1 0 :2:0 
`uc 1 D_A1 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 R_W1 1 0 :1:5 
]
[s S52951 . 1 `uc 1 . 1 0 :2:0 
`uc 1 NOT_W1 1 0 :1:2 
]
[s S52954 . 1 `uc 1 . 1 0 :5:0 
`uc 1 NOT_A1 1 0 :1:5 
]
[s S52957 . 1 `uc 1 . 1 0 :2:0 
`uc 1 nW1 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 nA1 1 0 :1:5 
]
[s S52962 . 1 `uc 1 . 1 0 :2:0 
`uc 1 NOT_WRITE1 1 0 :1:2 
]
[s S52965 . 1 `uc 1 . 1 0 :5:0 
`uc 1 NOT_ADDRESS1 1 0 :1:5 
]
[s S52968 . 1 `uc 1 . 1 0 :2:0 
`uc 1 nWRITE1 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 nADDRESS1 1 0 :1:5 
]
[s S52973 . 1 `uc 1 . 1 0 :2:0 
`uc 1 READ_WRITE1 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 DATA_ADDRESS1 1 0 :1:5 
]
[s S52978 . 1 `uc 1 . 1 0 :2:0 
`uc 1 I2C_READ1 1 0 :1:2 
`uc 1 I2C_START1 1 0 :1:3 
`uc 1 I2C_STOP1 1 0 :1:4 
`uc 1 I2C_DAT1 1 0 :1:5 
]
[s S52984 . 1 `uc 1 . 1 0 :5:0 
`uc 1 DA 1 0 :1:5 
]
[s S52987 . 1 `uc 1 . 1 0 :5:0 
`uc 1 DA1 1 0 :1:5 
]
[s S52990 . 1 `uc 1 . 1 0 :2:0 
`uc 1 RW 1 0 :1:2 
]
[s S52993 . 1 `uc 1 . 1 0 :2:0 
`uc 1 RW1 1 0 :1:2 
]
[s S52996 . 1 `uc 1 . 1 0 :3:0 
`uc 1 START 1 0 :1:3 
]
[s S52999 . 1 `uc 1 . 1 0 :3:0 
`uc 1 START1 1 0 :1:3 
]
[s S53002 . 1 `uc 1 . 1 0 :4:0 
`uc 1 STOP 1 0 :1:4 
]
[s S53005 . 1 `uc 1 . 1 0 :4:0 
`uc 1 STOP1 1 0 :1:4 
]
[s S53008 . 1 `uc 1 . 1 0 :2:0 
`uc 1 NOT_W 1 0 :1:2 
]
[s S53011 . 1 `uc 1 . 1 0 :5:0 
`uc 1 NOT_A 1 0 :1:5 
]
[u S53014 . 1 `S2180 1 . 1 0 `S2183 1 . 1 0 `S2186 1 . 1 0 `S6011 1 . 1 0 `S6016 1 . 1 0 `S6021 1 . 1 0 `S6026 1 . 1 0 `S6029 1 . 1 0 `S6032 1 . 1 0 `S6037 1 . 1 0 `S6042 1 . 1 0 `S6048 1 . 1 0 `S6051 1 . 1 0 `S6054 1 . 1 0 `S6063 1 . 1 0 `S6068 1 . 1 0 `S6073 1 . 1 0 `S6076 1 . 1 0 `S6079 1 . 1 0 `S6084 1 . 1 0 `S6087 1 . 1 0 `S6090 1 . 1 0 `S6095 1 . 1 0 `S6100 1 . 1 0 `S6106 1 . 1 0 `S6109 1 . 1 0 `S6112 1 . 1 0 `S6115 1 . 1 0 `S6118 1 . 1 0 `S6121 1 . 1 0 `S6124 1 . 1 0 `S6127 1 . 1 0 `S6130 1 . 1 0 `S6133 1 . 1 0 ]
"12638
[s S53051 . 1 `uc 1 SSPADD 1 0 :8:0 
]
[s S53053 . 1 `uc 1 MSK0 1 0 :1:0 
`uc 1 MSK1 1 0 :1:1 
`uc 1 MSK2 1 0 :1:2 
`uc 1 MSK3 1 0 :1:3 
`uc 1 MSK4 1 0 :1:4 
`uc 1 MSK5 1 0 :1:5 
`uc 1 MSK6 1 0 :1:6 
`uc 1 MSK7 1 0 :1:7 
]
[s S53062 . 1 `uc 1 MSK01 1 0 :1:0 
`uc 1 MSK11 1 0 :1:1 
`uc 1 MSK21 1 0 :1:2 
`uc 1 MSK31 1 0 :1:3 
`uc 1 MSK41 1 0 :1:4 
`uc 1 MSK51 1 0 :1:5 
`uc 1 MSK61 1 0 :1:6 
`uc 1 MSK71 1 0 :1:7 
]
[u S53071 . 1 `S2381 1 . 1 0 `S2383 1 . 1 0 `S6640 1 . 1 0 ]
"12668
[s S53076 . 1 `uc 1 SSPADD 1 0 :8:0 
]
[s S53078 . 1 `uc 1 MSK0 1 0 :1:0 
`uc 1 MSK1 1 0 :1:1 
`uc 1 MSK2 1 0 :1:2 
`uc 1 MSK3 1 0 :1:3 
`uc 1 MSK4 1 0 :1:4 
`uc 1 MSK5 1 0 :1:5 
`uc 1 MSK6 1 0 :1:6 
`uc 1 MSK7 1 0 :1:7 
]
[s S53087 . 1 `uc 1 MSK01 1 0 :1:0 
`uc 1 MSK11 1 0 :1:1 
`uc 1 MSK21 1 0 :1:2 
`uc 1 MSK31 1 0 :1:3 
`uc 1 MSK41 1 0 :1:4 
`uc 1 MSK51 1 0 :1:5 
`uc 1 MSK61 1 0 :1:6 
`uc 1 MSK71 1 0 :1:7 
]
[u S53096 . 1 `S2381 1 . 1 0 `S2383 1 . 1 0 `S6640 1 . 1 0 ]
"12875
[s S53103 . 1 `uc 1 SSPBUF 1 0 :8:0 
]
[u S53105 . 1 `S2462 1 . 1 0 ]
"12885
[s S53108 . 1 `uc 1 SSPBUF 1 0 :8:0 
]
[u S53110 . 1 `S2462 1 . 1 0 ]
"12898
[s S53113 . 1 `uc 1 T2CKPS 1 0 :2:0 
`uc 1 TMR2ON 1 0 :1:2 
`uc 1 T2OUTPS 1 0 :4:3 
]
[s S53117 . 1 `uc 1 T2CKPS0 1 0 :1:0 
`uc 1 T2CKPS1 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 T2OUTPS0 1 0 :1:3 
`uc 1 T2OUTPS1 1 0 :1:4 
`uc 1 T2OUTPS2 1 0 :1:5 
`uc 1 T2OUTPS3 1 0 :1:6 
]
[u S53125 . 1 `S6735 1 . 1 0 `S6739 1 . 1 0 ]
"12982
[s S53131 . 1 `uc 1 PR2 1 0 :8:0 
]
[u S53133 . 1 `S6765 1 . 1 0 ]
"12992
[s S53136 . 1 `uc 1 PR2 1 0 :8:0 
]
[u S53138 . 1 `S6765 1 . 1 0 ]
"13014
[s S53142 . 1 `uc 1 TMR2 1 0 :8:0 
]
[u S53144 . 1 `S6780 1 . 1 0 ]
"13024
[s S53147 . 1 `uc 1 TMR1ON 1 0 :1:0 
`uc 1 RD16 1 0 :1:1 
`uc 1 T1SYNC 1 0 :1:2 
`uc 1 T1OSCEN 1 0 :1:3 
`uc 1 T1CKPS 1 0 :2:4 
`uc 1 TMR1CS 1 0 :2:6 
]
[s S53154 . 1 `uc 1 . 1 0 :4:0 
`uc 1 T1CKPS0 1 0 :1:4 
`uc 1 T1CKPS1 1 0 :1:5 
`uc 1 TMR1CS0 1 0 :1:6 
`uc 1 TMR1CS1 1 0 :1:7 
]
[s S53160 . 1 `uc 1 . 1 0 :1:0 
`uc 1 RD161 1 0 :1:1 
`uc 1 T1SYNC1 1 0 :1:2 
`uc 1 T1OSCEN1 1 0 :1:3 
`uc 1 T1CKPS01 1 0 :1:4 
`uc 1 T1CKPS11 1 0 :1:5 
`uc 1 TMR1CS01 1 0 :1:6 
`uc 1 TMR1CS11 1 0 :1:7 
]
[s S53169 . 1 `uc 1 . 1 0 :3:0 
`uc 1 SOSCEN 1 0 :1:3 
]
[s S53172 . 1 `uc 1 . 1 0 :7:0 
`uc 1 T1RD16 1 0 :1:7 
]
[u S53175 . 1 `S6787 1 . 1 0 `S6794 1 . 1 0 `S6800 1 . 1 0 `S6809 1 . 1 0 `S6812 1 . 1 0 ]
"13178
[s S53184 . 1 `uc 1 TMR1L 1 0 :8:0 
]
[u S53186 . 1 `S6852 1 . 1 0 ]
"13197
[s S53190 . 1 `uc 1 TMR1H 1 0 :8:0 
]
[u S53192 . 1 `S6860 1 . 1 0 ]
"13207
[s S53195 . 1 `uc 1 NOT_BOR 1 0 :1:0 
]
[s S53197 . 1 `uc 1 . 1 0 :1:0 
`uc 1 NOT_POR 1 0 :1:1 
]
[s S53200 . 1 `uc 1 . 1 0 :2:0 
`uc 1 NOT_PD 1 0 :1:2 
]
[s S53203 . 1 `uc 1 . 1 0 :3:0 
`uc 1 NOT_TO 1 0 :1:3 
]
[s S53206 . 1 `uc 1 . 1 0 :4:0 
`uc 1 NOT_RI 1 0 :1:4 
]
[s S53209 . 1 `uc 1 . 1 0 :5:0 
`uc 1 NOT_CM 1 0 :1:5 
]
[s S53212 . 1 `uc 1 nBOR 1 0 :1:0 
`uc 1 nPOR 1 0 :1:1 
`uc 1 nPD 1 0 :1:2 
`uc 1 nTO 1 0 :1:3 
`uc 1 nRI 1 0 :1:4 
`uc 1 nCM 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 IPEN 1 0 :1:7 
]
[s S53221 . 1 `uc 1 BOR 1 0 :1:0 
`uc 1 POR 1 0 :1:1 
`uc 1 PD 1 0 :1:2 
`uc 1 TO 1 0 :1:3 
`uc 1 RI 1 0 :1:4 
`uc 1 CM 1 0 :1:5 
]
[u S53228 . 1 `S134 1 . 1 0 `S136 1 . 1 0 `S139 1 . 1 0 `S142 1 . 1 0 `S145 1 . 1 0 `S148 1 . 1 0 `S151 1 . 1 0 `S160 1 . 1 0 ]
"13368
[s S53239 . 1 `uc 1 CCH 1 0 :2:0 
`uc 1 CREF 1 0 :1:2 
`uc 1 EVPOL 1 0 :2:3 
`uc 1 CPOL 1 0 :1:5 
`uc 1 COE 1 0 :1:6 
`uc 1 CON 1 0 :1:7 
]
[s S53246 . 1 `uc 1 CCH0 1 0 :1:0 
`uc 1 CCH1 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 EVPOL0 1 0 :1:3 
`uc 1 EVPOL1 1 0 :1:4 
]
[s S53252 . 1 `uc 1 CCH02 1 0 :1:0 
]
[s S53254 . 1 `uc 1 . 1 0 :1:0 
`uc 1 CCH12 1 0 :1:1 
]
[s S53257 . 1 `uc 1 . 1 0 :6:0 
`uc 1 COE2 1 0 :1:6 
]
[s S53260 . 1 `uc 1 . 1 0 :7:0 
`uc 1 CON2 1 0 :1:7 
]
[s S53263 . 1 `uc 1 . 1 0 :5:0 
`uc 1 CPOL2 1 0 :1:5 
]
[s S53266 . 1 `uc 1 . 1 0 :2:0 
`uc 1 CREF2 1 0 :1:2 
]
[s S53269 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EVPOL02 1 0 :1:3 
]
[s S53272 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EVPOL12 1 0 :1:4 
]
[u S53275 . 1 `S6868 1 . 1 0 `S6875 1 . 1 0 `S6881 1 . 1 0 `S6883 1 . 1 0 `S6886 1 . 1 0 `S6889 1 . 1 0 `S6892 1 . 1 0 `S6895 1 . 1 0 `S6898 1 . 1 0 `S6901 1 . 1 0 ]
"13421
[s S53287 . 1 `uc 1 CCH 1 0 :2:0 
`uc 1 CREF 1 0 :1:2 
`uc 1 EVPOL 1 0 :2:3 
`uc 1 CPOL 1 0 :1:5 
`uc 1 COE 1 0 :1:6 
`uc 1 CON 1 0 :1:7 
]
[s S53294 . 1 `uc 1 CCH0 1 0 :1:0 
`uc 1 CCH1 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 EVPOL0 1 0 :1:3 
`uc 1 EVPOL1 1 0 :1:4 
]
[s S53300 . 1 `uc 1 CCH02 1 0 :1:0 
]
[s S53302 . 1 `uc 1 . 1 0 :1:0 
`uc 1 CCH12 1 0 :1:1 
]
[s S53305 . 1 `uc 1 . 1 0 :6:0 
`uc 1 COE2 1 0 :1:6 
]
[s S53308 . 1 `uc 1 . 1 0 :7:0 
`uc 1 CON2 1 0 :1:7 
]
[s S53311 . 1 `uc 1 . 1 0 :5:0 
`uc 1 CPOL2 1 0 :1:5 
]
[s S53314 . 1 `uc 1 . 1 0 :2:0 
`uc 1 CREF2 1 0 :1:2 
]
[s S53317 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EVPOL02 1 0 :1:3 
]
[s S53320 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EVPOL12 1 0 :1:4 
]
[u S53323 . 1 `S6868 1 . 1 0 `S6875 1 . 1 0 `S6881 1 . 1 0 `S6883 1 . 1 0 `S6886 1 . 1 0 `S6889 1 . 1 0 `S6892 1 . 1 0 `S6895 1 . 1 0 `S6898 1 . 1 0 `S6901 1 . 1 0 ]
"13661
[s S53336 . 1 `uc 1 CCH 1 0 :2:0 
`uc 1 CREF 1 0 :1:2 
`uc 1 EVPOL 1 0 :2:3 
`uc 1 CPOL 1 0 :1:5 
`uc 1 COE 1 0 :1:6 
`uc 1 CON 1 0 :1:7 
]
[s S53343 . 1 `uc 1 CCH0 1 0 :1:0 
`uc 1 CCH1 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 EVPOL0 1 0 :1:3 
`uc 1 EVPOL1 1 0 :1:4 
]
[s S53349 . 1 `uc 1 CCH01 1 0 :1:0 
`uc 1 CCH11 1 0 :1:1 
`uc 1 CREF1 1 0 :1:2 
`uc 1 EVPOL01 1 0 :1:3 
`uc 1 EVPOL11 1 0 :1:4 
`uc 1 CPOL1 1 0 :1:5 
`uc 1 COE1 1 0 :1:6 
`uc 1 CON1 1 0 :1:7 
]
[s S53358 . 1 `uc 1 C1CH0 1 0 :1:0 
]
[s S53360 . 1 `uc 1 . 1 0 :1:0 
`uc 1 C1CH1 1 0 :1:1 
]
[u S53363 . 1 `S6868 1 . 1 0 `S6875 1 . 1 0 `S7050 1 . 1 0 `S7059 1 . 1 0 `S7061 1 . 1 0 ]
"13700
[s S53370 . 1 `uc 1 CCH 1 0 :2:0 
`uc 1 CREF 1 0 :1:2 
`uc 1 EVPOL 1 0 :2:3 
`uc 1 CPOL 1 0 :1:5 
`uc 1 COE 1 0 :1:6 
`uc 1 CON 1 0 :1:7 
]
[s S53377 . 1 `uc 1 CCH0 1 0 :1:0 
`uc 1 CCH1 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 EVPOL0 1 0 :1:3 
`uc 1 EVPOL1 1 0 :1:4 
]
[s S53383 . 1 `uc 1 CCH01 1 0 :1:0 
`uc 1 CCH11 1 0 :1:1 
`uc 1 CREF1 1 0 :1:2 
`uc 1 EVPOL01 1 0 :1:3 
`uc 1 EVPOL11 1 0 :1:4 
`uc 1 CPOL1 1 0 :1:5 
`uc 1 COE1 1 0 :1:6 
`uc 1 CON1 1 0 :1:7 
]
[s S53392 . 1 `uc 1 C1CH0 1 0 :1:0 
]
[s S53394 . 1 `uc 1 . 1 0 :1:0 
`uc 1 C1CH1 1 0 :1:1 
]
[u S53397 . 1 `S6868 1 . 1 0 `S6875 1 . 1 0 `S7050 1 . 1 0 `S7059 1 . 1 0 `S7061 1 . 1 0 ]
"13837
[s S53404 . 1 `uc 1 SCS 1 0 :2:0 
`uc 1 . 1 0 :1:2 
`uc 1 OSTS 1 0 :1:3 
`uc 1 IRCF 1 0 :3:4 
`uc 1 IDLEN 1 0 :1:7 
]
[s S53410 . 1 `uc 1 SCS0 1 0 :1:0 
`uc 1 SCS1 1 0 :1:1 
`uc 1 . 1 0 :2:2 
`uc 1 IRCF0 1 0 :1:4 
`uc 1 IRCF1 1 0 :1:5 
`uc 1 IRCF2 1 0 :1:6 
]
[u S53417 . 1 `S7159 1 . 1 0 `S7165 1 . 1 0 ]
"13963
[s S53421 . 1 `uc 1 T0PS 1 0 :3:0 
`uc 1 PSA 1 0 :1:3 
`uc 1 T0SE 1 0 :1:4 
`uc 1 T0CS 1 0 :1:5 
`uc 1 T08BIT 1 0 :1:6 
`uc 1 TMR0ON 1 0 :1:7 
]
[s S53428 . 1 `uc 1 T0PS0 1 0 :1:0 
`uc 1 T0PS1 1 0 :1:1 
`uc 1 T0PS2 1 0 :1:2 
]
[u S53432 . 1 `S7189 1 . 1 0 `S7196 1 . 1 0 ]
"14087
[s S53438 . 1 `uc 1 TMR0L 1 0 :8:0 
]
[u S53440 . 1 `S7217 1 . 1 0 ]
"14106
[s S53444 . 1 `uc 1 TMR0H 1 0 :8:0 
]
[u S53446 . 1 `S7225 1 . 1 0 ]
"14116
[s S53449 . 1 `uc 1 C 1 0 :1:0 
`uc 1 DC 1 0 :1:1 
`uc 1 Z 1 0 :1:2 
`uc 1 OV 1 0 :1:3 
`uc 1 N 1 0 :1:4 
]
[s S53455 . 1 `uc 1 CARRY 1 0 :1:0 
]
[s S53457 . 1 `uc 1 . 1 0 :4:0 
`uc 1 NEGATIVE 1 0 :1:4 
]
[s S53460 . 1 `uc 1 . 1 0 :3:0 
`uc 1 OVERFLOW 1 0 :1:3 
]
[s S53463 . 1 `uc 1 . 1 0 :2:0 
`uc 1 ZERO 1 0 :1:2 
]
[u S53466 . 1 `S7232 1 . 1 0 `S7238 1 . 1 0 `S7240 1 . 1 0 `S7243 1 . 1 0 `S7246 1 . 1 0 ]
"14209
[s S53475 . 1 `uc 1 FSR2L 1 0 :8:0 
]
[u S53477 . 1 `S7275 1 . 1 0 ]
"14234
[s S53482 . 1 `uc 1 PLUSW2 1 0 :8:0 
]
[u S53484 . 1 `S7284 1 . 1 0 ]
"14253
[s S53488 . 1 `uc 1 PREINC2 1 0 :8:0 
]
[u S53490 . 1 `S7292 1 . 1 0 ]
"14272
[s S53494 . 1 `uc 1 POSTDEC2 1 0 :8:0 
]
[u S53496 . 1 `S7300 1 . 1 0 ]
"14291
[s S53500 . 1 `uc 1 POSTINC2 1 0 :8:0 
]
[u S53502 . 1 `S7308 1 . 1 0 ]
"14310
[s S53506 . 1 `uc 1 INDF2 1 0 :8:0 
]
[u S53508 . 1 `S7316 1 . 1 0 ]
"14341
[s S53514 . 1 `uc 1 FSR1L 1 0 :8:0 
]
[u S53516 . 1 `S7326 1 . 1 0 ]
"14366
[s S53521 . 1 `uc 1 PLUSW1 1 0 :8:0 
]
[u S53523 . 1 `S7335 1 . 1 0 ]
"14385
[s S53527 . 1 `uc 1 PREINC1 1 0 :8:0 
]
[u S53529 . 1 `S7343 1 . 1 0 ]
"14404
[s S53533 . 1 `uc 1 POSTDEC1 1 0 :8:0 
]
[u S53535 . 1 `S7351 1 . 1 0 ]
"14423
[s S53539 . 1 `uc 1 POSTINC1 1 0 :8:0 
]
[u S53541 . 1 `S7359 1 . 1 0 ]
"14442
[s S53545 . 1 `uc 1 INDF1 1 0 :8:0 
]
[u S53547 . 1 `S7367 1 . 1 0 ]
"14461
[s S53551 . 1 `uc 1 WREG 1 0 :8:0 
]
[u S53553 . 1 `S7375 1 . 1 0 ]
"14486
[s S53558 . 1 `uc 1 FSR0L 1 0 :8:0 
]
[u S53560 . 1 `S7384 1 . 1 0 ]
"14511
[s S53565 . 1 `uc 1 PLUSW0 1 0 :8:0 
]
[u S53567 . 1 `S7393 1 . 1 0 ]
"14530
[s S53571 . 1 `uc 1 PREINC0 1 0 :8:0 
]
[u S53573 . 1 `S7401 1 . 1 0 ]
"14549
[s S53577 . 1 `uc 1 POSTDEC0 1 0 :8:0 
]
[u S53579 . 1 `S7409 1 . 1 0 ]
"14568
[s S53583 . 1 `uc 1 POSTINC0 1 0 :8:0 
]
[u S53585 . 1 `S7417 1 . 1 0 ]
"14587
[s S53589 . 1 `uc 1 INDF0 1 0 :8:0 
]
[u S53591 . 1 `S7425 1 . 1 0 ]
"14597
[s S53594 . 1 `uc 1 INT1IF 1 0 :1:0 
`uc 1 INT2IF 1 0 :1:1 
`uc 1 INT3IF 1 0 :1:2 
`uc 1 INT1IE 1 0 :1:3 
`uc 1 INT2IE 1 0 :1:4 
`uc 1 INT3IE 1 0 :1:5 
`uc 1 INT1IP 1 0 :1:6 
`uc 1 INT2IP 1 0 :1:7 
]
[s S53603 . 1 `uc 1 INT1F 1 0 :1:0 
`uc 1 INT2F 1 0 :1:1 
`uc 1 INT3F 1 0 :1:2 
`uc 1 INT1E 1 0 :1:3 
`uc 1 INT2E 1 0 :1:4 
`uc 1 INT3E 1 0 :1:5 
`uc 1 INT1P 1 0 :1:6 
`uc 1 INT2P 1 0 :1:7 
]
[u S53612 . 1 `S7432 1 . 1 0 `S7441 1 . 1 0 ]
"14633
[s S53616 . 1 `uc 1 . 1 0 :7:0 
`uc 1 NOT_RBPU 1 0 :1:7 
]
[s S53619 . 1 `uc 1 RBIP 1 0 :1:0 
`uc 1 INT3IP 1 0 :1:1 
`uc 1 TMR0IP 1 0 :1:2 
`uc 1 INTEDG3 1 0 :1:3 
`uc 1 INTEDG2 1 0 :1:4 
`uc 1 INTEDG1 1 0 :1:5 
`uc 1 INTEDG0 1 0 :1:6 
`uc 1 nRBPU 1 0 :1:7 
]
[s S53628 . 1 `uc 1 . 1 0 :1:0 
`uc 1 INT3P 1 0 :1:1 
`uc 1 T0IP 1 0 :1:2 
`uc 1 . 1 0 :4:3 
`uc 1 RBPU 1 0 :1:7 
]
[u S53634 . 1 `S7472 1 . 1 0 `S7475 1 . 1 0 `S7484 1 . 1 0 ]
"14745
[s S53639 . 1 `uc 1 RBIF 1 0 :1:0 
`uc 1 INT0IF 1 0 :1:1 
`uc 1 TMR0IF 1 0 :1:2 
`uc 1 RBIE 1 0 :1:3 
`uc 1 INT0IE 1 0 :1:4 
`uc 1 TMR0IE 1 0 :1:5 
`uc 1 PEIE_GIEL 1 0 :1:6 
`uc 1 GIE_GIEH 1 0 :1:7 
]
[s S53648 . 1 `uc 1 . 1 0 :1:0 
`uc 1 INT0F 1 0 :1:1 
`uc 1 T0IF 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 INT0E 1 0 :1:4 
`uc 1 T0IE 1 0 :1:5 
`uc 1 PEIE 1 0 :1:6 
`uc 1 GIE 1 0 :1:7 
]
[s S53657 . 1 `uc 1 . 1 0 :6:0 
`uc 1 GIEL 1 0 :1:6 
`uc 1 GIEH 1 0 :1:7 
]
[s S53661 . 1 `uc 1 . 1 0 :1:0 
`uc 1 INT0F 1 0 :1:1 
`uc 1 T0IF 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 INT0E 1 0 :1:4 
`uc 1 T0IE 1 0 :1:5 
`uc 1 PEIE 1 0 :1:6 
`uc 1 GIE 1 0 :1:7 
]
[s S53670 . 1 `uc 1 . 1 0 :6:0 
`uc 1 GIEL 1 0 :1:6 
`uc 1 GIEH 1 0 :1:7 
]
[u S53674 . 1 `S210 1 . 1 0 `S219 1 . 1 0 `S228 1 . 1 0 `S219 1 . 1 0 `S228 1 . 1 0 ]
"14946
[s S53683 . 1 `uc 1 PRODL 1 0 :8:0 
]
[u S53685 . 1 `S7515 1 . 1 0 ]
"14965
[s S53689 . 1 `uc 1 PRODH 1 0 :8:0 
]
[u S53691 . 1 `S7523 1 . 1 0 ]
"14984
[s S53695 . 1 `uc 1 TABLAT 1 0 :8:0 
]
[u S53697 . 1 `S7531 1 . 1 0 ]
"15011
[s S53702 . 1 `uc 1 TBLPTRL 1 0 :8:0 
]
[u S53704 . 1 `S7540 1 . 1 0 ]
"15030
[s S53708 . 1 `uc 1 TBLPTRH 1 0 :8:0 
]
[u S53710 . 1 `S7548 1 . 1 0 ]
"15070
[s S53717 . 1 `uc 1 PCL 1 0 :8:0 
]
[u S53719 . 1 `S7559 1 . 1 0 ]
"15089
[s S53723 . 1 `uc 1 PCH 1 0 :8:0 
]
[u S53725 . 1 `S7567 1 . 1 0 ]
"15108
[s S53729 . 1 `uc 1 STKPTR 1 0 :5:0 
`uc 1 . 1 0 :1:5 
`uc 1 STKUNF 1 0 :1:6 
`uc 1 STKFUL 1 0 :1:7 
]
[s S53734 . 1 `uc 1 SP0 1 0 :1:0 
`uc 1 SP1 1 0 :1:1 
`uc 1 SP2 1 0 :1:2 
`uc 1 SP3 1 0 :1:3 
`uc 1 SP4 1 0 :1:4 
`uc 1 . 1 0 :2:5 
`uc 1 STKOVF 1 0 :1:7 
]
[u S53742 . 1 `S7575 1 . 1 0 `S7580 1 . 1 0 ]
"15193
[s S53748 . 1 `uc 1 TOSL 1 0 :8:0 
]
[u S53750 . 1 `S7607 1 . 1 0 ]
"15212
[s S53754 . 1 `uc 1 TOSH 1 0 :8:0 
]
[u S53756 . 1 `S7615 1 . 1 0 ]
"17587
[s S54933 . 1 `uc 1 Cap1OVF 1 0 :1:0 
`uc 1 Cap2OVF 1 0 :1:1 
]
[u S54936 capstatus 1 `S8796 1 . 1 0 `uc 1 . 1 0 :8:0 
]
"13 /Applications/microchip/xc8/v1.10/include/stddef.h
[s S54941 . 1 `uc 1 RX_NINE 1 0 :1:0 
`uc 1 TX_NINE 1 0 :1:1 
`uc 1 FRAME_ERROR 1 0 :1:2 
`uc 1 OVERRUN_ERROR 1 0 :1:3 
`uc 1 fill 1 0 :4:4 
]
[u S54947 USART1 1 `uc 1 val 1 0 `S8808 1 . 1 0 ]
"212 /Applications/microchip/xc8/v1.10/include/plib/usart.h
[s S54951 . 1 `uc 1 RX_NINE 1 0 :1:0 
`uc 1 TX_NINE 1 0 :1:1 
`uc 1 FRAME_ERROR 1 0 :1:2 
`uc 1 OVERRUN_ERROR 1 0 :1:3 
`uc 1 fill 1 0 :4:4 
]
[u S54957 USART2 1 `uc 1 val 1 0 `S8808 1 . 1 0 ]
"44 ../src/user_interrupts.c
[s S54967 . 1 `uc 1 Cap1OVF 1 0 :1:0 
`uc 1 Cap2OVF 1 0 :1:1 
]
[u S54970 capstatus 1 `S8796 1 . 1 0 `uc 1 . 1 0 :8:0 
]
"11 plib/CCP/cap18def.c
[u S54974 Timers 2 `ui 1 lt 2 0 `[2]uc 1 bt 2 0 ]
"13178 /Volumes/build/bamboo/xml-data/build-dir/XC8-RELEASE-JOB1/nz/build/dist/osx/include/pic18f26j50.h
[s S54988 . 1 `uc 1 TMR1IF 1 0 :1:0 
`uc 1 TMR2IF 1 0 :1:1 
`uc 1 CCP1IF 1 0 :1:2 
`uc 1 SSP1IF 1 0 :1:3 
`uc 1 TX1IF 1 0 :1:4 
`uc 1 RC1IF 1 0 :1:5 
`uc 1 ADIF 1 0 :1:6 
]
[s S54996 . 1 `uc 1 . 1 0 :3:0 
`uc 1 SSPIF 1 0 :1:3 
`uc 1 TXIF 1 0 :1:4 
`uc 1 RCIF 1 0 :1:5 
]
[u S55001 . 1 `S287 1 . 1 0 `S295 1 . 1 0 ]
"7542
[s S55005 . 1 `uc 1 TMR1IE 1 0 :1:0 
`uc 1 TMR2IE 1 0 :1:1 
`uc 1 CCP1IE 1 0 :1:2 
`uc 1 SSP1IE 1 0 :1:3 
`uc 1 TX1IE 1 0 :1:4 
`uc 1 RC1IE 1 0 :1:5 
`uc 1 ADIE 1 0 :1:6 
]
[s S55013 . 1 `uc 1 . 1 0 :3:0 
`uc 1 SSPIE 1 0 :1:3 
`uc 1 TXIE 1 0 :1:4 
`uc 1 RCIE 1 0 :1:5 
]
[u S55018 . 1 `S4110 1 . 1 0 `S4118 1 . 1 0 ]
"7466
[s S55022 . 1 `uc 1 T1GSS0 1 0 :1:0 
`uc 1 T1GSS1 1 0 :1:1 
`uc 1 T1GVAL 1 0 :1:2 
`uc 1 T1GGO_T1DONE 1 0 :1:3 
`uc 1 T1GSPM 1 0 :1:4 
`uc 1 T1GTM 1 0 :1:5 
`uc 1 T1GPOL 1 0 :1:6 
`uc 1 TMR1GE 1 0 :1:7 
]
[s S55031 . 1 `uc 1 . 1 0 :3:0 
`uc 1 T1GGO 1 0 :1:3 
]
[s S55034 . 1 `uc 1 . 1 0 :3:0 
`uc 1 T1DONE 1 0 :1:3 
]
[u S55037 . 1 `S3990 1 . 1 0 `S3999 1 . 1 0 `S4002 1 . 1 0 ]
"7184
[s S55042 . 1 `uc 1 TMR1ON 1 0 :1:0 
`uc 1 RD16 1 0 :1:1 
`uc 1 T1SYNC 1 0 :1:2 
`uc 1 T1OSCEN 1 0 :1:3 
`uc 1 T1CKPS 1 0 :2:4 
`uc 1 TMR1CS 1 0 :2:6 
]
[s S55049 . 1 `uc 1 . 1 0 :4:0 
`uc 1 T1CKPS0 1 0 :1:4 
`uc 1 T1CKPS1 1 0 :1:5 
`uc 1 TMR1CS0 1 0 :1:6 
`uc 1 TMR1CS1 1 0 :1:7 
]
[s S55055 . 1 `uc 1 . 1 0 :1:0 
`uc 1 RD161 1 0 :1:1 
`uc 1 T1SYNC1 1 0 :1:2 
`uc 1 T1OSCEN1 1 0 :1:3 
`uc 1 T1CKPS01 1 0 :1:4 
`uc 1 T1CKPS11 1 0 :1:5 
`uc 1 TMR1CS01 1 0 :1:6 
`uc 1 TMR1CS11 1 0 :1:7 
]
[s S55064 . 1 `uc 1 . 1 0 :3:0 
`uc 1 SOSCEN 1 0 :1:3 
]
[s S55067 . 1 `uc 1 . 1 0 :7:0 
`uc 1 T1RD16 1 0 :1:7 
]
[u S55070 . 1 `S6787 1 . 1 0 `S6794 1 . 1 0 `S6800 1 . 1 0 `S6809 1 . 1 0 `S6812 1 . 1 0 ]
"93 plib/Timers/t1open.c
[u S55103 Timers 2 `ui 1 lt 2 0 `[2]uc 1 bt 2 0 ]
"23 plib/Timers/t1read.c
[u S55112 Timers 2 `ui 1 lt 2 0 `[2]uc 1 bt 2 0 ]
"22 plib/Timers/t1write.c
[s S55122 . 1 `uc 1 RX_NINE 1 0 :1:0 
`uc 1 TX_NINE 1 0 :1:1 
`uc 1 FRAME_ERROR 1 0 :1:2 
`uc 1 OVERRUN_ERROR 1 0 :1:3 
`uc 1 fill 1 0 :4:4 
]
[u S55128 USART1 1 `uc 1 val 1 0 `S8808 1 . 1 0 ]
"8438 /Volumes/build/bamboo/xml-data/build-dir/XC8-RELEASE-JOB1/nz/build/dist/osx/include/pic18f26j50.h
[s S55134 . 1 `uc 1 TX9D 1 0 :1:0 
`uc 1 TRMT 1 0 :1:1 
`uc 1 BRGH 1 0 :1:2 
`uc 1 SENDB 1 0 :1:3 
`uc 1 SYNC 1 0 :1:4 
`uc 1 TXEN 1 0 :1:5 
`uc 1 TX9 1 0 :1:6 
`uc 1 CSRC 1 0 :1:7 
]
[s S55143 . 1 `uc 1 TXD8 1 0 :1:0 
`uc 1 . 1 0 :5:1 
`uc 1 TX8_9 1 0 :1:6 
]
[s S55147 . 1 `uc 1 . 1 0 :6:0 
`uc 1 NOT_TX8 1 0 :1:6 
]
[s S55150 . 1 `uc 1 . 1 0 :6:0 
`uc 1 nTX8 1 0 :1:6 
]
[s S55153 . 1 `uc 1 TX9D1 1 0 :1:0 
`uc 1 TRMT1 1 0 :1:1 
`uc 1 BRGH1 1 0 :1:2 
`uc 1 SENDB1 1 0 :1:3 
`uc 1 SYNC1 1 0 :1:4 
`uc 1 TXEN1 1 0 :1:5 
`uc 1 TX91 1 0 :1:6 
`uc 1 CSRC1 1 0 :1:7 
]
[u S55162 . 1 `S4438 1 . 1 0 `S4687 1 . 1 0 `S4691 1 . 1 0 `S4694 1 . 1 0 `S4697 1 . 1 0 ]
"8820
[s S55169 . 1 `uc 1 RX9D 1 0 :1:0 
`uc 1 OERR 1 0 :1:1 
`uc 1 FERR 1 0 :1:2 
`uc 1 ADDEN 1 0 :1:3 
`uc 1 CREN 1 0 :1:4 
`uc 1 SREN 1 0 :1:5 
`uc 1 RX9 1 0 :1:6 
`uc 1 SPEN 1 0 :1:7 
]
[s S55178 . 1 `uc 1 RCD8 1 0 :1:0 
`uc 1 . 1 0 :2:1 
`uc 1 ADEN 1 0 :1:3 
`uc 1 . 1 0 :2:4 
`uc 1 RC9 1 0 :1:6 
]
[s S55184 . 1 `uc 1 . 1 0 :6:0 
`uc 1 NOT_RC8 1 0 :1:6 
]
[s S55187 . 1 `uc 1 . 1 0 :6:0 
`uc 1 nRC8 1 0 :1:6 
]
[s S55190 . 1 `uc 1 . 1 0 :6:0 
`uc 1 RC8_9 1 0 :1:6 
]
[s S55193 . 1 `uc 1 RX9D1 1 0 :1:0 
`uc 1 OERR1 1 0 :1:1 
`uc 1 FERR1 1 0 :1:2 
`uc 1 ADDEN1 1 0 :1:3 
`uc 1 CREN1 1 0 :1:4 
`uc 1 SREN1 1 0 :1:5 
`uc 1 RX91 1 0 :1:6 
`uc 1 SPEN1 1 0 :1:7 
]
[s S55202 . 1 `uc 1 . 1 0 :5:0 
`uc 1 SRENA 1 0 :1:5 
]
[u S55205 . 1 `S4051 1 . 1 0 `S4524 1 . 1 0 `S4530 1 . 1 0 `S4533 1 . 1 0 `S4536 1 . 1 0 `S4539 1 . 1 0 `S4548 1 . 1 0 ]
"8493
[s S55214 . 1 `uc 1 TMR1IE 1 0 :1:0 
`uc 1 TMR2IE 1 0 :1:1 
`uc 1 CCP1IE 1 0 :1:2 
`uc 1 SSP1IE 1 0 :1:3 
`uc 1 TX1IE 1 0 :1:4 
`uc 1 RC1IE 1 0 :1:5 
`uc 1 ADIE 1 0 :1:6 
]
[s S55222 . 1 `uc 1 . 1 0 :3:0 
`uc 1 SSPIE 1 0 :1:3 
`uc 1 TXIE 1 0 :1:4 
`uc 1 RCIE 1 0 :1:5 
]
[u S55227 . 1 `S4110 1 . 1 0 `S4118 1 . 1 0 ]
"169 plib/USART/u1open.c
[s S55252 . 1 `uc 1 RX_NINE 1 0 :1:0 
`uc 1 TX_NINE 1 0 :1:1 
`uc 1 FRAME_ERROR 1 0 :1:2 
`uc 1 OVERRUN_ERROR 1 0 :1:3 
`uc 1 fill 1 0 :4:4 
]
[u S55258 USART1 1 `uc 1 val 1 0 `S8808 1 . 1 0 ]
"212 /Volumes/build/bamboo/xml-data/build-dir/XC8-RELEASE-JOB1/nz/build/dist/osx/include/plib/usart.h
[s S55262 . 1 `uc 1 RX9D 1 0 :1:0 
`uc 1 OERR 1 0 :1:1 
`uc 1 FERR 1 0 :1:2 
`uc 1 ADDEN 1 0 :1:3 
`uc 1 CREN 1 0 :1:4 
`uc 1 SREN 1 0 :1:5 
`uc 1 RX9 1 0 :1:6 
`uc 1 SPEN 1 0 :1:7 
]
[s S55271 . 1 `uc 1 RCD8 1 0 :1:0 
`uc 1 . 1 0 :2:1 
`uc 1 ADEN 1 0 :1:3 
`uc 1 . 1 0 :2:4 
`uc 1 RC9 1 0 :1:6 
]
[s S55277 . 1 `uc 1 . 1 0 :6:0 
`uc 1 NOT_RC8 1 0 :1:6 
]
[s S55280 . 1 `uc 1 . 1 0 :6:0 
`uc 1 nRC8 1 0 :1:6 
]
[s S55283 . 1 `uc 1 . 1 0 :6:0 
`uc 1 RC8_9 1 0 :1:6 
]
[s S55286 . 1 `uc 1 RX9D1 1 0 :1:0 
`uc 1 OERR1 1 0 :1:1 
`uc 1 FERR1 1 0 :1:2 
`uc 1 ADDEN1 1 0 :1:3 
`uc 1 CREN1 1 0 :1:4 
`uc 1 SREN1 1 0 :1:5 
`uc 1 RX91 1 0 :1:6 
`uc 1 SPEN1 1 0 :1:7 
]
[s S55295 . 1 `uc 1 . 1 0 :5:0 
`uc 1 SRENA 1 0 :1:5 
]
[u S55298 . 1 `S4051 1 . 1 0 `S4524 1 . 1 0 `S4530 1 . 1 0 `S4533 1 . 1 0 `S4536 1 . 1 0 `S4539 1 . 1 0 `S4548 1 . 1 0 ]
"39 plib/USART/u1read.c
[s S55310 . 1 `uc 1 RX_NINE 1 0 :1:0 
`uc 1 TX_NINE 1 0 :1:1 
`uc 1 FRAME_ERROR 1 0 :1:2 
`uc 1 OVERRUN_ERROR 1 0 :1:3 
`uc 1 fill 1 0 :4:4 
]
[u S55316 USART2 1 `uc 1 val 1 0 `S8808 1 . 1 0 ]
"5 ../common/asfladd.c
[v ___asfladd `(d  1 e 3 0 ]
"5 ../common/asfldiv.c
[v ___asfldiv `(d  1 e 3 0 ]
"5 ../common/asflmul.c
[v ___asflmul `(d  1 e 3 0 ]
"5 ../common/asflsub.c
[v ___asflsub `(d  1 e 3 0 ]
"5 ../common/asftadd.c
[v ___asftadd `(f  1 e 3 0 ]
"5 ../common/asftdiv.c
[v ___asftdiv `(f  1 e 3 0 ]
"5 ../common/asftmul.c
[v ___asftmul `(f  1 e 3 0 ]
"5 ../common/asftsub.c
[v ___asftsub `(f  1 e 3 0 ]
"5 ../common/aslmul.c
[v ___aslmul `(ul  1 e 4 0 ]
"9 ../common/d1ktcyx.c
[v _Delay1KTCYx `(v  1 e 0 0 ]
"14 ../src/interrupts.c
[v _enable_interrupts `(v  1 e 0 0 ]
"22
[v _in_high_int `(i  1 e 2 0 ]
[v i2_in_high_int `(i  1 e 2 0 ]
[v i2_in_high_int `(i  1 e 2 0 ]
"26
[v _low_int_active `(i  1 e 2 0 ]
"30
[v _in_low_int `(i  1 e 2 0 ]
[v i2_in_low_int `(i  1 e 2 0 ]
[v i2_in_low_int `(i  1 e 2 0 ]
"40
[v _in_main `(i  1 e 2 0 ]
"83
[v _InterruptHandlerHigh `I(v  1 e 0 0 ]
"122
[v _InterruptHandlerLow `IL(v  1 e 0 0 ]
"123 ../src/main.c
[v _main `(v  1 e 0 0 ]
"14 ../src/messages.c
[v _init_queue `(v  1 e 0 0 ]
"24
[v _send_msg `(c  1 e 1 0 ]
[v i1_send_msg `(c  1 e 1 0 ]
[v i1_send_msg `(c  1 e 1 0 ]
[v i2_send_msg `(c  1 e 1 0 ]
[v i2_send_msg `(c  1 e 1 0 ]
"63
[v _recv_msg `(c  1 e 1 0 ]
[v i2_recv_msg `(c  1 e 1 0 ]
[v i2_recv_msg `(c  1 e 1 0 ]
"103
[v _ToMainLow_sendmsg `(c  1 e 1 0 ]
"112
[v _ToMainLow_recvmsg `(c  1 e 1 0 ]
"126
[v _ToMainHigh_sendmsg `(c  1 e 1 0 ]
"135
[v _ToMainHigh_recvmsg `(c  1 e 1 0 ]
"150
[v _FromMainLow_sendmsg `(c  1 e 1 0 ]
"159
[v _FromMainLow_recvmsg `(c  1 e 1 0 ]
"174
[v _FromMainHigh_sendmsg `(c  1 e 1 0 ]
"183
[v _FromMainHigh_recvmsg `(c  1 e 1 0 ]
"194
[v _init_queues `(v  1 e 0 0 ]
"202
[v _enter_sleep_mode `(v  1 e 0 0 ]
"222
[v _check_msg `(uc  1 e 1 0 ]
[v i2_check_msg `(uc  1 e 1 0 ]
[v i2_check_msg `(uc  1 e 1 0 ]
"228
[v _SleepIfOkay `(v  1 e 0 0 ]
"258
[v _block_on_To_msgqueues `(v  1 e 0 0 ]
"14 ../src/my_i2c.c
[v _i2c_configure_master `(v  1 e 0 0 ]
"30
[v _i2c_master_send `(uc  1 e 1 0 ]
"48
[v _i2c_master_recv `(uc  1 e 1 0 ]
"53
[v _start_i2c_slave_reply `(v  1 e 0 0 ]
"71
[v _handle_start `(v  1 e 0 0 ]
"100
[v _i2c_int_handler `(v  1 e 0 0 ]
"271
[v _init_i2c `(v  1 e 0 0 ]
"282
[v _i2c_configure_slave `(v  1 e 0 0 ]
"11 ../src/my_uart.c
[v _uart_recv_int_handler `(v  1 e 0 0 ]
"40
[v _init_uart_recv `(v  1 e 0 0 ]
"9 ../src/timer0_thread.c
[v _timer0_lthread `(i  1 e 2 0 ]
"6 ../src/timer1_thread.c
[v _init_timer1_lthread `(v  1 e 0 0 ]
"14
[v _timer1_lthread `(i  1 e 2 0 ]
"9 ../src/uart_thread.c
[v _uart_lthread `(i  1 e 2 0 ]
"16 ../src/user_interrupts.c
[v _timer0_int_handler `(v  1 e 0 0 ]
"34
[v _timer1_int_handler `(v  1 e 0 0 ]
"5 /Applications/microchip/xc8/v1.10/sources/abdiv.c
[v ___abdiv `(c  1 e 1 0 ]
"5 /Applications/microchip/xc8/v1.10/sources/abmod.c
[v ___abmod `(c  1 e 1 0 ]
"32 /Applications/microchip/xc8/v1.10/sources/abtofl.c
[v ___abtofl `(d  1 e 3 0 ]
"34 /Applications/microchip/xc8/v1.10/sources/abtoft.c
[v ___abtoft `(f  1 e 3 0 ]
"10 /Applications/microchip/xc8/v1.10/sources/aldiv.c
[v ___aldiv `(l  1 e 4 0 ]
"10 /Applications/microchip/xc8/v1.10/sources/almod.c
[v ___almod `(l  1 e 4 0 ]
"37 /Applications/microchip/xc8/v1.10/sources/altofl.c
[v ___altofl `(d  1 e 3 0 ]
"43 /Applications/microchip/xc8/v1.10/sources/altoft.c
[v ___altoft `(f  1 e 3 0 ]
"10 /Applications/microchip/xc8/v1.10/sources/atdiv.c
[v ___atdiv `(m  1 e 3 0 ]
"10 /Applications/microchip/xc8/v1.10/sources/atmod.c
[v ___atmod `(m  1 e 3 0 ]
"38 /Applications/microchip/xc8/v1.10/sources/attofl.c
[v ___attofl `(d  1 e 3 0 ]
"38 /Applications/microchip/xc8/v1.10/sources/attoft.c
[v ___attoft `(f  1 e 3 0 ]
"10 /Applications/microchip/xc8/v1.10/sources/awdiv.c
[v ___awdiv `(i  1 e 2 0 ]
"10 /Applications/microchip/xc8/v1.10/sources/awmod.c
[v ___awmod `(i  1 e 2 0 ]
"32 /Applications/microchip/xc8/v1.10/sources/awtofl.c
[v ___awtofl `(d  1 e 3 0 ]
"33 /Applications/microchip/xc8/v1.10/sources/awtoft.c
[v ___awtoft `(f  1 e 3 0 ]
"3 /Applications/microchip/xc8/v1.10/sources/bmul.c
[v ___bmul `(uc  1 e 1 0 ]
"64 /Applications/microchip/xc8/v1.10/sources/double.c
[v ___flpack `(d  1 e 3 0 ]
"89 /Applications/microchip/xc8/v1.10/sources/fladd.c
[v ___fladd `(d  1 e 3 0 ]
"50 /Applications/microchip/xc8/v1.10/sources/fldiv.c
[v ___fldiv `(d  1 e 3 0 ]
"5 /Applications/microchip/xc8/v1.10/sources/flge.c
[v ___flge `(b  1 e 0 0 ]
"51 /Applications/microchip/xc8/v1.10/sources/flmul.c
[v ___flmul `(d  1 e 3 0 ]
"16 /Applications/microchip/xc8/v1.10/sources/flneg.c
[v ___flneg `(d  1 e 3 0 ]
"63 /Applications/microchip/xc8/v1.10/sources/float.c
[v ___ftpack `(f  1 e 3 0 ]
"22 /Applications/microchip/xc8/v1.10/sources/flsub.c
[v ___flsub `(d  1 e 3 0 ]
"44 /Applications/microchip/xc8/v1.10/sources/fltol.c
[v ___fltol `(l  1 e 4 0 ]
"87 /Applications/microchip/xc8/v1.10/sources/ftadd.c
[v ___ftadd `(f  1 e 3 0 ]
"50 /Applications/microchip/xc8/v1.10/sources/ftdiv.c
[v ___ftdiv `(f  1 e 3 0 ]
"5 /Applications/microchip/xc8/v1.10/sources/ftge.c
[v ___ftge `(b  1 e 0 0 ]
"52 /Applications/microchip/xc8/v1.10/sources/ftmul.c
[v ___ftmul `(f  1 e 3 0 ]
"16 /Applications/microchip/xc8/v1.10/sources/ftneg.c
[v ___ftneg `(f  1 e 3 0 ]
"22 /Applications/microchip/xc8/v1.10/sources/ftsub.c
[v ___ftsub `(f  1 e 3 0 ]
"45 /Applications/microchip/xc8/v1.10/sources/fttol.c
[v ___fttol `(l  1 e 4 0 ]
"5 /Applications/microchip/xc8/v1.10/sources/lbdiv.c
[v ___lbdiv `(uc  1 e 1 0 ]
"5 /Applications/microchip/xc8/v1.10/sources/lbmod.c
[v ___lbmod `(uc  1 e 1 0 ]
"28 /Applications/microchip/xc8/v1.10/sources/lbtofl.c
[v ___lbtofl `(d  1 e 3 0 ]
"28 /Applications/microchip/xc8/v1.10/sources/lbtoft.c
[v ___lbtoft `(f  1 e 3 0 ]
"10 /Applications/microchip/xc8/v1.10/sources/lldiv.c
[v ___lldiv `(ul  1 e 4 0 ]
"10 /Applications/microchip/xc8/v1.10/sources/llmod.c
[v ___llmod `(ul  1 e 4 0 ]
"31 /Applications/microchip/xc8/v1.10/sources/lltofl.c
[v ___lltofl `(d  1 e 3 0 ]
"36 /Applications/microchip/xc8/v1.10/sources/lltoft.c
[v ___lltoft `(f  1 e 3 0 ]
"3 /Applications/microchip/xc8/v1.10/sources/lmul.c
[v ___lmul `(ul  1 e 4 0 ]
"10 /Applications/microchip/xc8/v1.10/sources/ltdiv.c
[v ___ltdiv `(um  1 e 3 0 ]
"10 /Applications/microchip/xc8/v1.10/sources/ltmod.c
[v ___ltmod `(um  1 e 3 0 ]
"31 /Applications/microchip/xc8/v1.10/sources/lttofl.c
[v ___lttofl `(d  1 e 3 0 ]
"31 /Applications/microchip/xc8/v1.10/sources/lttoft.c
[v ___lttoft `(f  1 e 3 0 ]
"10 /Applications/microchip/xc8/v1.10/sources/lwdiv.c
[v ___lwdiv `(ui  1 e 2 0 ]
"10 /Applications/microchip/xc8/v1.10/sources/lwmod.c
[v ___lwmod `(ui  1 e 2 0 ]
"29 /Applications/microchip/xc8/v1.10/sources/lwtofl.c
[v ___lwtofl `(d  1 e 3 0 ]
"29 /Applications/microchip/xc8/v1.10/sources/lwtoft.c
[v ___lwtoft `(f  1 e 3 0 ]
"13 /Applications/microchip/xc8/v1.10/sources/memcpy.c
[v _memcpy `(*.Mv  1 e 2 0 ]
[v i1_memcpy `(*.Mv  1 e 2 0 ]
[v i1_memcpy `(*.Mv  1 e 2 0 ]
[v i2_memcpy `(*.Mv  1 e 2 0 ]
[v i2_memcpy `(*.Mv  1 e 2 0 ]
"3 /Applications/microchip/xc8/v1.10/sources/tmul.c
[v ___tmul `(um  1 e 3 0 ]
"3 /Applications/microchip/xc8/v1.10/sources/wmul.c
[v ___wmul `(ui  1 e 2 0 ]
"17 plib/Timers/t0write.c
[v _WriteTimer0 `(v  1 e 0 0 ]
"44 plib/Timers/t1open.c
[v _OpenTimer1 `(v  1 e 0 0 ]
"16 plib/Timers/t1read.c
[v _ReadTimer1 `(ui  1 e 2 0 ]
"15 plib/Timers/t1write.c
[v _WriteTimer1 `(v  1 e 0 0 ]
"125 plib/USART/u1open.c
[v _Open1USART `(v  1 e 0 0 ]
"18 plib/USART/u1read.c
[v _Read1USART `(uc  1 e 1 0 ]
[s S14854 __msg_queue 54 `[4]S14849 1 queue 52 0 `uc 1 cur_write_ind 1 52 `uc 1 cur_read_ind 1 53 ]
"101 ../src/messages.c
[v _ToMainLow_MQ `S14854  1 s 54 ToMainLow_MQ ]
"124
[v _ToMainHigh_MQ `S14854  1 s 54 ToMainHigh_MQ ]
"148
[v _FromMainLow_MQ `S14854  1 s 54 FromMainLow_MQ ]
"172
[v _FromMainHigh_MQ `S14854  1 s 54 FromMainHigh_MQ ]
"192
[v _MQ_Main_Willing_to_block `uc  1 s 1 MQ_Main_Willing_to_block ]
[s S8997 __i2c_comm 28 `[10]uc 1 buffer 10 0 `uc 1 buflen 1 10 `uc 1 event_count 1 11 `uc 1 status 1 12 `uc 1 error_code 1 13 `uc 1 error_count 1 14 `[10]uc 1 outbuffer 10 15 `uc 1 outbuflen 1 25 `uc 1 outbufind 1 26 `uc 1 slave_addr 1 27 ]
"9 ../src/my_i2c.c
[v _ic_ptr `*.bS8997  1 s 2 ic_ptr ]
[s S8994 __uart_comm 5 `[4]uc 1 buffer 4 0 `uc 1 buflen 1 4 ]
"9 ../src/my_uart.c
[v _uc_ptr `*.bS8994  1 s 2 uc_ptr ]
"44 /Applications/microchip/xc8/v1.10/include/pic18f26j50.h
[v _RPOR0 `VEuc  1 e 1 @3782 ]
"50
[v _RPOR1 `VEuc  1 e 1 @3783 ]
"56
[v _RPOR2 `VEuc  1 e 1 @3784 ]
"62
[v _RPOR3 `VEuc  1 e 1 @3785 ]
"68
[v _RPOR4 `VEuc  1 e 1 @3786 ]
"74
[v _RPOR5 `VEuc  1 e 1 @3787 ]
"80
[v _RPOR6 `VEuc  1 e 1 @3788 ]
"86
[v _RPOR7 `VEuc  1 e 1 @3789 ]
"92
[v _RPOR8 `VEuc  1 e 1 @3790 ]
"98
[v _RPOR9 `VEuc  1 e 1 @3791 ]
"104
[v _RPOR10 `VEuc  1 e 1 @3792 ]
"110
[v _RPOR11 `VEuc  1 e 1 @3793 ]
"116
[v _RPOR12 `VEuc  1 e 1 @3794 ]
"122
[v _RPOR13 `VEuc  1 e 1 @3795 ]
"128
[v _RPOR17 `VEuc  1 e 1 @3799 ]
"134
[v _RPOR18 `VEuc  1 e 1 @3800 ]
"140
[v _RPINR1 `VEuc  1 e 1 @3815 ]
"146
[v _RPINR2 `VEuc  1 e 1 @3816 ]
"152
[v _RPINR3 `VEuc  1 e 1 @3817 ]
"158
[v _RPINR4 `VEuc  1 e 1 @3818 ]
"164
[v _RPINR6 `VEuc  1 e 1 @3820 ]
"170
[v _RPINR7 `VEuc  1 e 1 @3821 ]
"176
[v _RPINR8 `VEuc  1 e 1 @3822 ]
"182
[v _RPINR12 `VEuc  1 e 1 @3826 ]
"188
[v _RPINR13 `VEuc  1 e 1 @3827 ]
"194
[v _RPINR16 `VEuc  1 e 1 @3830 ]
"200
[v _RPINR17 `VEuc  1 e 1 @3831 ]
"206
[v _RPINR21 `VEuc  1 e 1 @3835 ]
"212
[v _RPINR22 `VEuc  1 e 1 @3836 ]
"218
[v _RPINR23 `VEuc  1 e 1 @3837 ]
"224
[v _RPINR24 `VEuc  1 e 1 @3838 ]
"230
[v _PPSCON `VEuc  1 e 1 @3839 ]
[s S368 . 1 `uc 1 IOLOCK 1 0 :1:0 
]
"240
[u S370 . 1 `S368 1 . 1 0 ]
[v _PPSCONbits `VES370  1 e 1 @3839 ]
"249
[v _UEP0 `VEuc  1 e 1 @3878 ]
[s S375 . 1 `uc 1 EPSTALL 1 0 :1:0 
`uc 1 EPINEN 1 0 :1:1 
`uc 1 EPOUTEN 1 0 :1:2 
`uc 1 EPCONDIS 1 0 :1:3 
`uc 1 EPHSHK 1 0 :1:4 
]
"301
[s S381 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EP0CONDIS 1 0 :1:3 
]
[s S384 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EP0HSHK 1 0 :1:4 
]
[s S387 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EP0INEN 1 0 :1:1 
]
[s S390 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EP0OUTEN 1 0 :1:2 
]
[s S393 . 1 `uc 1 EP0STALL 1 0 :1:0 
]
[s S395 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EPCONDIS0 1 0 :1:3 
]
[s S398 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EPHSHK0 1 0 :1:4 
]
[s S401 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EPINEN0 1 0 :1:1 
]
[s S404 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EPOUTEN0 1 0 :1:2 
]
[s S407 . 1 `uc 1 EPSTALL0 1 0 :1:0 
]
[u S409 . 1 `S375 1 . 1 0 `S381 1 . 1 0 `S384 1 . 1 0 `S387 1 . 1 0 `S390 1 . 1 0 `S393 1 . 1 0 `S395 1 . 1 0 `S398 1 . 1 0 `S401 1 . 1 0 `S404 1 . 1 0 `S407 1 . 1 0 ]
[v _UEP0bits `VES409  1 e 1 @3878 ]
"380
[v _UEP1 `VEuc  1 e 1 @3879 ]
"432
[v _UEP1bits `VES409  1 e 1 @3879 ]
"511
[v _UEP2 `VEuc  1 e 1 @3880 ]
"563
[v _UEP2bits `VES409  1 e 1 @3880 ]
"642
[v _UEP3 `VEuc  1 e 1 @3881 ]
"694
[v _UEP3bits `VES409  1 e 1 @3881 ]
"773
[v _UEP4 `VEuc  1 e 1 @3882 ]
"825
[v _UEP4bits `VES409  1 e 1 @3882 ]
"904
[v _UEP5 `VEuc  1 e 1 @3883 ]
"956
[v _UEP5bits `VES409  1 e 1 @3883 ]
"1035
[v _UEP6 `VEuc  1 e 1 @3884 ]
"1087
[v _UEP6bits `VES409  1 e 1 @3884 ]
"1166
[v _UEP7 `VEuc  1 e 1 @3885 ]
"1218
[v _UEP7bits `VES409  1 e 1 @3885 ]
"1297
[v _UEP8 `VEuc  1 e 1 @3886 ]
[s S1029 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EPCONDIS8 1 0 :1:3 
]
"1330
[s S1032 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EPHSHK8 1 0 :1:4 
]
[s S1035 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EPINEN8 1 0 :1:1 
]
[s S1038 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EPOUTEN8 1 0 :1:2 
]
[s S1041 . 1 `uc 1 EPSTALL8 1 0 :1:0 
]
[u S1043 . 1 `S375 1 . 1 0 `S1029 1 . 1 0 `S1032 1 . 1 0 `S1035 1 . 1 0 `S1038 1 . 1 0 `S1041 1 . 1 0 ]
[v _UEP8bits `VES1043  1 e 1 @3886 ]
"1384
[v _UEP9 `VEuc  1 e 1 @3887 ]
"1417
[v _UEP9bits `VES1043  1 e 1 @3887 ]
"1471
[v _UEP10 `VEuc  1 e 1 @3888 ]
"1504
[v _UEP10bits `VES1043  1 e 1 @3888 ]
"1558
[v _UEP11 `VEuc  1 e 1 @3889 ]
"1591
[v _UEP11bits `VES1043  1 e 1 @3889 ]
"1645
[v _UEP12 `VEuc  1 e 1 @3890 ]
"1678
[v _UEP12bits `VES1043  1 e 1 @3890 ]
"1732
[v _UEP13 `VEuc  1 e 1 @3891 ]
"1765
[v _UEP13bits `VES1043  1 e 1 @3891 ]
"1819
[v _UEP14 `VEuc  1 e 1 @3892 ]
"1852
[v _UEP14bits `VES1043  1 e 1 @3892 ]
"1906
[v _UEP15 `VEuc  1 e 1 @3893 ]
"1939
[v _UEP15bits `VES1043  1 e 1 @3893 ]
"1993
[v _UIE `VEuc  1 e 1 @3894 ]
[s S1407 . 1 `uc 1 URSTIE 1 0 :1:0 
`uc 1 UERRIE 1 0 :1:1 
`uc 1 ACTVIE 1 0 :1:2 
`uc 1 TRNIE 1 0 :1:3 
`uc 1 IDLEIE 1 0 :1:4 
`uc 1 STALLIE 1 0 :1:5 
`uc 1 SOFIE 1 0 :1:6 
]
"2009
[u S1415 . 1 `S1407 1 . 1 0 ]
[v _UIEbits `VES1415  1 e 1 @3894 ]
"2048
[v _UEIE `VEuc  1 e 1 @3895 ]
[s S1426 . 1 `uc 1 PIDEE 1 0 :1:0 
`uc 1 CRC5EE 1 0 :1:1 
`uc 1 CRC16EE 1 0 :1:2 
`uc 1 DFN8EE 1 0 :1:3 
`uc 1 BTOEE 1 0 :1:4 
`uc 1 . 1 0 :2:5 
`uc 1 BTSEE 1 0 :1:7 
]
"2064
[u S1434 . 1 `S1426 1 . 1 0 ]
[v _UEIEbits `VES1434  1 e 1 @3895 ]
"2098
[v _UADDR `VEuc  1 e 1 @3896 ]
[s S1445 . 1 `uc 1 ADDR 1 0 :7:0 
]
"2117
[s S1447 . 1 `uc 1 ADDR0 1 0 :1:0 
`uc 1 ADDR1 1 0 :1:1 
`uc 1 ADDR2 1 0 :1:2 
`uc 1 ADDR3 1 0 :1:3 
`uc 1 ADDR4 1 0 :1:4 
`uc 1 ADDR5 1 0 :1:5 
`uc 1 ADDR6 1 0 :1:6 
]
[u S1455 . 1 `S1445 1 . 1 0 `S1447 1 . 1 0 ]
[v _UADDRbits `VES1455  1 e 1 @3896 ]
"2161
[v _UCFG `VEuc  1 e 1 @3897 ]
[s S1469 . 1 `uc 1 PPB0 1 0 :1:0 
`uc 1 PPB1 1 0 :1:1 
`uc 1 FSEN 1 0 :1:2 
`uc 1 UTRDIS 1 0 :1:3 
`uc 1 UPUEN 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 UOEMON 1 0 :1:6 
`uc 1 UTEYE 1 0 :1:7 
]
"2185
[s S1478 . 1 `uc 1 UPP0 1 0 :1:0 
]
[s S1480 . 1 `uc 1 . 1 0 :1:0 
`uc 1 UPP1 1 0 :1:1 
]
[u S1483 . 1 `S1469 1 . 1 0 `S1478 1 . 1 0 `S1480 1 . 1 0 ]
[v _UCFGbits `VES1483  1 e 1 @3897 ]
"2234
[v _PADCFG1 `VEuc  1 e 1 @3900 ]
[s S1502 . 1 `uc 1 PMPTTL 1 0 :1:0 
`uc 1 RTSECSEL0 1 0 :1:1 
`uc 1 RTSECSEL1 1 0 :1:2 
]
"2246
[u S1506 . 1 `S1502 1 . 1 0 ]
[v _PADCFG1bits `VES1506  1 e 1 @3900 ]
"2265
[v _REFOCON `VEuc  1 e 1 @3901 ]
[s S1513 . 1 `uc 1 RODIV 1 0 :4:0 
`uc 1 ROSEL 1 0 :1:4 
`uc 1 ROSSLP 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 ROON 1 0 :1:7 
]
"2285
[s S1519 . 1 `uc 1 RODIV0 1 0 :1:0 
`uc 1 RODIV1 1 0 :1:1 
`uc 1 RODIV2 1 0 :1:2 
`uc 1 RODIV3 1 0 :1:3 
]
[u S1524 . 1 `S1513 1 . 1 0 `S1519 1 . 1 0 ]
[v _REFOCONbits `VES1524  1 e 1 @3901 ]
"2329
[v _RTCCAL `VEuc  1 e 1 @3902 ]
[s S1539 . 1 `uc 1 CAL 1 0 :8:0 
]
"2349
[s S1541 . 1 `uc 1 CAL0 1 0 :1:0 
`uc 1 CAL1 1 0 :1:1 
`uc 1 CAL2 1 0 :1:2 
`uc 1 CAL3 1 0 :1:3 
`uc 1 CAL4 1 0 :1:4 
`uc 1 CAL5 1 0 :1:5 
`uc 1 CAL6 1 0 :1:6 
`uc 1 CAL7 1 0 :1:7 
]
[u S1550 . 1 `S1539 1 . 1 0 `S1541 1 . 1 0 ]
[v _RTCCALbits `VES1550  1 e 1 @3902 ]
"2398
[v _RTCCFG `VEuc  1 e 1 @3903 ]
[s S1565 . 1 `uc 1 RTCPTR0 1 0 :1:0 
`uc 1 RTCPTR1 1 0 :1:1 
`uc 1 RTCOE 1 0 :1:2 
`uc 1 HALFSEC 1 0 :1:3 
`uc 1 RTCSYNC 1 0 :1:4 
`uc 1 RTCWREN 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 RTCEN 1 0 :1:7 
]
"2415
[u S1574 . 1 `S1565 1 . 1 0 ]
[v _RTCCFGbits `VES1574  1 e 1 @3903 ]
"2454
[v _ODCON3 `VEuc  1 e 1 @3904 ]
[s S1586 . 1 `uc 1 SPI1OD 1 0 :1:0 
`uc 1 SPI2OD 1 0 :1:1 
]
"2465
[u S1589 . 1 `S1586 1 . 1 0 ]
[v _ODCON3bits `VES1589  1 e 1 @3904 ]
"2479
[v _ODCON2 `VEuc  1 e 1 @3905 ]
"2490
[v _ODCON2bits `VES1589  1 e 1 @3905 ]
"2504
[v _ODCON1 `VEuc  1 e 1 @3906 ]
"2515
[v _ODCON1bits `VES1589  1 e 1 @3906 ]
"2529
[v _ANCON0 `VEuc  1 e 1 @3912 ]
[s S1613 . 1 `uc 1 PCFG0 1 0 :1:0 
`uc 1 PCFG1 1 0 :1:1 
`uc 1 PCFG2 1 0 :1:2 
`uc 1 PCFG3 1 0 :1:3 
`uc 1 PCFG4 1 0 :1:4 
]
"2543
[u S1619 . 1 `S1613 1 . 1 0 ]
[v _ANCON0bits `VES1619  1 e 1 @3912 ]
"2572
[v _ANCON1 `VEuc  1 e 1 @3913 ]
[s S1628 . 1 `uc 1 PCFG8 1 0 :1:0 
`uc 1 PCFG9 1 0 :1:1 
`uc 1 PCFG10 1 0 :1:2 
`uc 1 PCFG11 1 0 :1:3 
`uc 1 PCFG12 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 VBG2EN 1 0 :1:6 
`uc 1 VBGEN 1 0 :1:7 
]
"2597
[s S1637 . 1 `uc 1 . 1 0 :6:0 
`uc 1 PCFG14 1 0 :1:6 
]
[s S1640 . 1 `uc 1 . 1 0 :7:0 
`uc 1 PCFG15 1 0 :1:7 
]
[u S1643 . 1 `S1628 1 . 1 0 `S1637 1 . 1 0 `S1640 1 . 1 0 ]
[v _ANCON1bits `VES1643  1 e 1 @3913 ]
"2646
[v _DSWAKEL `VEuc  1 e 1 @3914 ]
"2663
[v _DSWAKELbits `VES1574  1 e 1 @3914 ]
"2697
[v _DSWAKEH `VEuc  1 e 1 @3915 ]
"2707
[v _DSWAKEHbits `VES370  1 e 1 @3915 ]
"2716
[v _DSCONL `VEuc  1 e 1 @3916 ]
"2728
[v _DSCONLbits `VES1506  1 e 1 @3916 ]
"2747
[v _DSCONH `VEuc  1 e 1 @3917 ]
[s S1702 . 1 `uc 1 RTCWDIS 1 0 :1:0 
`uc 1 DSULPEN 1 0 :1:1 
`uc 1 . 1 0 :5:2 
`uc 1 DSEN 1 0 :1:7 
]
"2760
[u S1707 . 1 `S1702 1 . 1 0 ]
[v _DSCONHbits `VES1707  1 e 1 @3917 ]
"2779
[v _DSGPR0 `VEuc  1 e 1 @3918 ]
[s S1716 . 1 `uc 1 DSGPR0 1 0 :8:0 
]
"2789
[u S1718 . 1 `S1716 1 . 1 0 ]
[v _DSGPR0bits `VES1718  1 e 1 @3918 ]
"2798
[v _DSGPR1 `VEuc  1 e 1 @3919 ]
"2808
[v _DSGPR1bits `VES1718  1 e 1 @3919 ]
"2817
[v _TCLKCON `VEuc  1 e 1 @3922 ]
[s S1731 . 1 `uc 1 T3CCP1 1 0 :1:0 
`uc 1 T3CCP2 1 0 :1:1 
`uc 1 . 1 0 :2:2 
`uc 1 T1RUN 1 0 :1:4 
]
"2830
[u S1736 . 1 `S1731 1 . 1 0 ]
[v _TCLKCONbits `VES1736  1 e 1 @3922 ]
"2849
[v _CVRCON `VEuc  1 e 1 @3923 ]
[s S1744 . 1 `uc 1 CVR 1 0 :4:0 
`uc 1 CVRSS 1 0 :1:4 
`uc 1 CVRR 1 0 :1:5 
`uc 1 CVROE 1 0 :1:6 
`uc 1 CVREN 1 0 :1:7 
]
"2873
[s S1750 . 1 `uc 1 CVR0 1 0 :1:0 
`uc 1 CVR1 1 0 :1:1 
`uc 1 CVR2 1 0 :1:2 
`uc 1 CVR3 1 0 :1:3 
]
[s S1755 . 1 `uc 1 . 1 0 :6:0 
`uc 1 CVROEN 1 0 :1:6 
]
[u S1758 . 1 `S1744 1 . 1 0 `S1750 1 . 1 0 `S1755 1 . 1 0 ]
[v _CVRCONbits `VES1758  1 e 1 @3923 ]
"2927
[v _UFRM `VEus  1 e 2 @3936 ]
"2933
[v _UFRML `VEuc  1 e 1 @3936 ]
[s S1778 . 1 `uc 1 FRM 1 0 :8:0 
]
"2956
[s S1780 . 1 `uc 1 FRM0 1 0 :1:0 
`uc 1 FRM1 1 0 :1:1 
`uc 1 FRM2 1 0 :1:2 
`uc 1 FRM3 1 0 :1:3 
`uc 1 FRM4 1 0 :1:4 
`uc 1 FRM5 1 0 :1:5 
`uc 1 FRM6 1 0 :1:6 
`uc 1 FRM7 1 0 :1:7 
]
[s S1789 . 1 `uc 1 FRML 1 0 :8:0 
]
[u S1791 . 1 `S1778 1 . 1 0 `S1780 1 . 1 0 `S1789 1 . 1 0 ]
[v _UFRMLbits `VES1791  1 e 1 @3936 ]
"3010
[v _UFRMH `VEuc  1 e 1 @3937 ]
[s S1809 . 1 `uc 1 FRM 1 0 :3:0 
]
"3025
[s S1811 . 1 `uc 1 FRM8 1 0 :1:0 
`uc 1 FRM9 1 0 :1:1 
`uc 1 FRM10 1 0 :1:2 
]
[u S1815 . 1 `S1809 1 . 1 0 `S1811 1 . 1 0 ]
[v _UFRMHbits `VES1815  1 e 1 @3937 ]
"3049
[v _UIR `VEuc  1 e 1 @3938 ]
"3065
[v _UIRbits `VES1415  1 e 1 @3938 ]
"3104
[v _UEIR `VEuc  1 e 1 @3939 ]
"3120
[v _UEIRbits `VES1434  1 e 1 @3939 ]
"3154
[v _USTAT `VEuc  1 e 1 @3940 ]
[s S1863 . 1 `uc 1 . 1 0 :1:0 
`uc 1 PPBI 1 0 :1:1 
`uc 1 DIR 1 0 :1:2 
`uc 1 ENDP 1 0 :4:3 
]
"3174
[s S1868 . 1 `uc 1 . 1 0 :3:0 
`uc 1 ENDP0 1 0 :1:3 
`uc 1 ENDP1 1 0 :1:4 
`uc 1 ENDP2 1 0 :1:5 
`uc 1 ENDP3 1 0 :1:6 
]
[u S1874 . 1 `S1863 1 . 1 0 `S1868 1 . 1 0 ]
[v _USTATbits `VES1874  1 e 1 @3940 ]
"3213
[v _UCON `VEuc  1 e 1 @3941 ]
"3229
[v _UCONbits `VES1415  1 e 1 @3941 ]
"3263
[v _DMABCH `VEuc  1 e 1 @3942 ]
[s S1909 . 1 `uc 1 DMACNTHB 1 0 :2:0 
]
"3273
[u S1911 . 1 `S1909 1 . 1 0 ]
[v _DMABCHbits `VES1911  1 e 1 @3942 ]
"3282
[v _DMABCL `VEuc  1 e 1 @3943 ]
"3292
[v _DMABCLbits `VES1718  1 e 1 @3943 ]
"3301
[v _RXADDRH `VEuc  1 e 1 @3944 ]
[s S1925 . 1 `uc 1 DMARCPTRHB 1 0 :4:0 
]
"3311
[u S1927 . 1 `S1925 1 . 1 0 ]
[v _RXADDRHbits `VES1927  1 e 1 @3944 ]
"3320
[v _RXADDRL `VEuc  1 e 1 @3945 ]
"3330
[v _RXADDRLbits `VES1718  1 e 1 @3945 ]
"3339
[v _TXADDRH `VEuc  1 e 1 @3946 ]
"3349
[v _TXADDRHbits `VES1927  1 e 1 @3946 ]
"3358
[v _TXADDRL `VEuc  1 e 1 @3947 ]
"3368
[v _TXADDRLbits `VES1718  1 e 1 @3947 ]
"3377
[v _CMSTAT `VEuc  1 e 1 @3952 ]
"3382
[v _CMSTATUS `VEuc  1 e 1 @3952 ]
"3393
[v _CMSTATbits `VES1589  1 e 1 @3952 ]
"3412
[v _CMSTATUSbits `VES1589  1 e 1 @3952 ]
"3426
[v _SSP2CON2 `VEuc  1 e 1 @3953 ]
[s S1975 . 1 `uc 1 SEN 1 0 :1:0 
`uc 1 RSEN 1 0 :1:1 
`uc 1 PEN 1 0 :1:2 
`uc 1 RCEN 1 0 :1:3 
`uc 1 ACKEN 1 0 :1:4 
`uc 1 ACKDT 1 0 :1:5 
`uc 1 ACKSTAT 1 0 :1:6 
`uc 1 GCEN 1 0 :1:7 
]
"3502
[s S1984 . 1 `uc 1 . 1 0 :1:0 
`uc 1 ADMSK1 1 0 :1:1 
`uc 1 ADMSK2 1 0 :1:2 
`uc 1 ADMSK3 1 0 :1:3 
`uc 1 ADMSK4 1 0 :1:4 
`uc 1 ADMSK5 1 0 :1:5 
]
[s S1991 . 1 `uc 1 . 1 0 :5:0 
`uc 1 ACKDT2 1 0 :1:5 
]
[s S1994 . 1 `uc 1 . 1 0 :4:0 
`uc 1 ACKEN2 1 0 :1:4 
]
[s S1997 . 1 `uc 1 . 1 0 :6:0 
`uc 1 ACKSTAT2 1 0 :1:6 
]
[s S2000 . 1 `uc 1 . 1 0 :1:0 
`uc 1 ADMSK12 1 0 :1:1 
]
[s S2003 . 1 `uc 1 . 1 0 :2:0 
`uc 1 ADMSK22 1 0 :1:2 
]
[s S2006 . 1 `uc 1 . 1 0 :3:0 
`uc 1 ADMSK32 1 0 :1:3 
]
[s S2009 . 1 `uc 1 . 1 0 :4:0 
`uc 1 ADMSK42 1 0 :1:4 
]
[s S2012 . 1 `uc 1 . 1 0 :5:0 
`uc 1 ADMSK52 1 0 :1:5 
]
[s S2015 . 1 `uc 1 . 1 0 :7:0 
`uc 1 GCEN2 1 0 :1:7 
]
[s S2018 . 1 `uc 1 . 1 0 :2:0 
`uc 1 PEN2 1 0 :1:2 
]
[s S2021 . 1 `uc 1 . 1 0 :3:0 
`uc 1 RCEN2 1 0 :1:3 
]
[s S2024 . 1 `uc 1 . 1 0 :1:0 
`uc 1 RSEN2 1 0 :1:1 
]
[s S2027 . 1 `uc 1 SEN2 1 0 :1:0 
]
[u S2029 . 1 `S1975 1 . 1 0 `S1984 1 . 1 0 `S1991 1 . 1 0 `S1994 1 . 1 0 `S1997 1 . 1 0 `S2000 1 . 1 0 `S2003 1 . 1 0 `S2006 1 . 1 0 `S2009 1 . 1 0 `S2012 1 . 1 0 `S2015 1 . 1 0 `S2018 1 . 1 0 `S2021 1 . 1 0 `S2024 1 . 1 0 `S2027 1 . 1 0 ]
[v _SSP2CON2bits `VES2029  1 e 1 @3953 ]
"3636
[v _SSP2CON1 `VEuc  1 e 1 @3954 ]
[s S2100 . 1 `uc 1 SSPM 1 0 :4:0 
`uc 1 CKP 1 0 :1:4 
`uc 1 SSPEN 1 0 :1:5 
`uc 1 SSPOV 1 0 :1:6 
`uc 1 WCOL 1 0 :1:7 
]
"3687
[s S2106 . 1 `uc 1 SSPM0 1 0 :1:0 
`uc 1 SSPM1 1 0 :1:1 
`uc 1 SSPM2 1 0 :1:2 
`uc 1 SSPM3 1 0 :1:3 
]
[s S2111 . 1 `uc 1 . 1 0 :4:0 
`uc 1 CKP2 1 0 :1:4 
]
[s S2114 . 1 `uc 1 . 1 0 :5:0 
`uc 1 SSPEN2 1 0 :1:5 
]
[s S2117 . 1 `uc 1 SSPM02 1 0 :1:0 
]
[s S2119 . 1 `uc 1 . 1 0 :1:0 
`uc 1 SSPM12 1 0 :1:1 
]
[s S2122 . 1 `uc 1 . 1 0 :2:0 
`uc 1 SSPM22 1 0 :1:2 
]
[s S2125 . 1 `uc 1 . 1 0 :3:0 
`uc 1 SSPM32 1 0 :1:3 
]
[s S2128 . 1 `uc 1 . 1 0 :6:0 
`uc 1 SSPOV2 1 0 :1:6 
]
[s S2131 . 1 `uc 1 . 1 0 :7:0 
`uc 1 WCOL2 1 0 :1:7 
]
[u S2134 . 1 `S2100 1 . 1 0 `S2106 1 . 1 0 `S2111 1 . 1 0 `S2114 1 . 1 0 `S2117 1 . 1 0 `S2119 1 . 1 0 `S2122 1 . 1 0 `S2125 1 . 1 0 `S2128 1 . 1 0 `S2131 1 . 1 0 ]
[v _SSP2CON1bits `VES2134  1 e 1 @3954 ]
"3776
[v _SSP2STAT `VEuc  1 e 1 @3955 ]
[s S2180 . 1 `uc 1 . 1 0 :2:0 
`uc 1 R_NOT_W 1 0 :1:2 
]
"3896
[s S2183 . 1 `uc 1 . 1 0 :5:0 
`uc 1 D_NOT_A 1 0 :1:5 
]
[s S2186 . 1 `uc 1 BF 1 0 :1:0 
`uc 1 UA 1 0 :1:1 
`uc 1 R_nW 1 0 :1:2 
`uc 1 S 1 0 :1:3 
`uc 1 P 1 0 :1:4 
`uc 1 D_nA 1 0 :1:5 
`uc 1 CKE 1 0 :1:6 
`uc 1 SMP 1 0 :1:7 
]
[s S2195 . 1 `uc 1 BF2 1 0 :1:0 
]
[s S2197 . 1 `uc 1 . 1 0 :6:0 
`uc 1 CKE2 1 0 :1:6 
]
[s S2200 . 1 `uc 1 . 1 0 :5:0 
`uc 1 DA2 1 0 :1:5 
]
[s S2203 . 1 `uc 1 . 1 0 :5:0 
`uc 1 DATA_ADDRESS2 1 0 :1:5 
]
[s S2206 . 1 `uc 1 . 1 0 :5:0 
`uc 1 D_A2 1 0 :1:5 
]
[s S2209 . 1 `uc 1 . 1 0 :5:0 
`uc 1 D_nA2 1 0 :1:5 
]
[s S2212 . 1 `uc 1 . 1 0 :5:0 
`uc 1 I2C_DAT2 1 0 :1:5 
]
[s S2215 . 1 `uc 1 . 1 0 :2:0 
`uc 1 I2C_READ2 1 0 :1:2 
]
[s S2218 . 1 `uc 1 . 1 0 :3:0 
`uc 1 I2C_START2 1 0 :1:3 
]
[s S2221 . 1 `uc 1 . 1 0 :4:0 
`uc 1 I2C_STOP2 1 0 :1:4 
]
[s S2224 . 1 `uc 1 . 1 0 :4:0 
`uc 1 P2 1 0 :1:4 
]
[s S2227 . 1 `uc 1 . 1 0 :2:0 
`uc 1 READ_WRITE2 1 0 :1:2 
]
[s S2230 . 1 `uc 1 . 1 0 :2:0 
`uc 1 RW2 1 0 :1:2 
]
[s S2233 . 1 `uc 1 . 1 0 :2:0 
`uc 1 R_W2 1 0 :1:2 
]
[s S2236 . 1 `uc 1 . 1 0 :2:0 
`uc 1 R_nW2 1 0 :1:2 
]
[s S2239 . 1 `uc 1 . 1 0 :3:0 
`uc 1 S2 1 0 :1:3 
]
[s S2242 . 1 `uc 1 . 1 0 :7:0 
`uc 1 SMP2 1 0 :1:7 
]
[s S2245 . 1 `uc 1 . 1 0 :3:0 
`uc 1 START2 1 0 :1:3 
]
[s S2248 . 1 `uc 1 . 1 0 :4:0 
`uc 1 STOP2 1 0 :1:4 
]
[s S2251 . 1 `uc 1 . 1 0 :1:0 
`uc 1 UA2 1 0 :1:1 
]
[s S2254 . 1 `uc 1 . 1 0 :5:0 
`uc 1 nA2 1 0 :1:5 
]
[s S2257 . 1 `uc 1 . 1 0 :5:0 
`uc 1 nADDRESS2 1 0 :1:5 
]
[s S2260 . 1 `uc 1 . 1 0 :2:0 
`uc 1 nW2 1 0 :1:2 
]
[s S2263 . 1 `uc 1 . 1 0 :2:0 
`uc 1 nWRITE2 1 0 :1:2 
]
[u S2266 . 1 `S2180 1 . 1 0 `S2183 1 . 1 0 `S2186 1 . 1 0 `S2195 1 . 1 0 `S2197 1 . 1 0 `S2200 1 . 1 0 `S2203 1 . 1 0 `S2206 1 . 1 0 `S2209 1 . 1 0 `S2212 1 . 1 0 `S2215 1 . 1 0 `S2218 1 . 1 0 `S2221 1 . 1 0 `S2224 1 . 1 0 `S2227 1 . 1 0 `S2230 1 . 1 0 `S2233 1 . 1 0 `S2236 1 . 1 0 `S2239 1 . 1 0 `S2242 1 . 1 0 `S2245 1 . 1 0 `S2248 1 . 1 0 `S2251 1 . 1 0 `S2254 1 . 1 0 `S2257 1 . 1 0 `S2260 1 . 1 0 `S2263 1 . 1 0 ]
[v _SSP2STATbits `VES2266  1 e 1 @3955 ]
"4070
[v _SSP2ADD `VEuc  1 e 1 @3956 ]
[s S2381 . 1 `uc 1 SSPADD 1 0 :8:0 
]
"4121
[s S2383 . 1 `uc 1 MSK0 1 0 :1:0 
`uc 1 MSK1 1 0 :1:1 
`uc 1 MSK2 1 0 :1:2 
`uc 1 MSK3 1 0 :1:3 
`uc 1 MSK4 1 0 :1:4 
`uc 1 MSK5 1 0 :1:5 
`uc 1 MSK6 1 0 :1:6 
`uc 1 MSK7 1 0 :1:7 
]
[s S2392 . 1 `uc 1 MSK02 1 0 :1:0 
]
[s S2394 . 1 `uc 1 . 1 0 :1:0 
`uc 1 MSK12 1 0 :1:1 
]
[s S2397 . 1 `uc 1 . 1 0 :2:0 
`uc 1 MSK22 1 0 :1:2 
]
[s S2400 . 1 `uc 1 . 1 0 :3:0 
`uc 1 MSK32 1 0 :1:3 
]
[s S2403 . 1 `uc 1 . 1 0 :4:0 
`uc 1 MSK42 1 0 :1:4 
]
[s S2406 . 1 `uc 1 . 1 0 :5:0 
`uc 1 MSK52 1 0 :1:5 
]
[s S2409 . 1 `uc 1 . 1 0 :6:0 
`uc 1 MSK62 1 0 :1:6 
]
[s S2412 . 1 `uc 1 . 1 0 :7:0 
`uc 1 MSK72 1 0 :1:7 
]
[u S2415 . 1 `S2381 1 . 1 0 `S2383 1 . 1 0 `S2392 1 . 1 0 `S2394 1 . 1 0 `S2397 1 . 1 0 `S2400 1 . 1 0 `S2403 1 . 1 0 `S2406 1 . 1 0 `S2409 1 . 1 0 `S2412 1 . 1 0 ]
[v _SSP2ADDbits `VES2415  1 e 1 @3956 ]
"4210
[v _SSP2BUF `VEuc  1 e 1 @3957 ]
"4220
[v _SSP2BUFbits `VES1718  1 e 1 @3957 ]
"4229
[v _T4CON `VEuc  1 e 1 @3958 ]
[s S2469 . 1 `uc 1 T4CKPS 1 0 :2:0 
`uc 1 TMR4ON 1 0 :1:2 
`uc 1 T4OUTPS 1 0 :4:3 
]
"4250
[s S2473 . 1 `uc 1 T4CKPS0 1 0 :1:0 
`uc 1 T4CKPS1 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 T4OUTPS0 1 0 :1:3 
`uc 1 T4OUTPS1 1 0 :1:4 
`uc 1 T4OUTPS2 1 0 :1:5 
`uc 1 T4OUTPS3 1 0 :1:6 
]
[u S2481 . 1 `S2469 1 . 1 0 `S2473 1 . 1 0 ]
[v _T4CONbits `VES2481  1 e 1 @3958 ]
"4299
[v _PR4 `VEuc  1 e 1 @3959 ]
"4309
[v _PR4bits `VES1718  1 e 1 @3959 ]
"4318
[v _TMR4 `VEuc  1 e 1 @3960 ]
"4328
[v _TMR4bits `VES1718  1 e 1 @3960 ]
"4337
[v _T3CON `VEuc  1 e 1 @3961 ]
[s S2513 . 1 `uc 1 TMR3ON 1 0 :1:0 
`uc 1 RD16 1 0 :1:1 
`uc 1 T3SYNC 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 T3CKPS 1 0 :2:4 
`uc 1 TMR3CS 1 0 :2:6 
]
"4367
[s S2520 . 1 `uc 1 . 1 0 :4:0 
`uc 1 T3CKPS0 1 0 :1:4 
`uc 1 T3CKPS1 1 0 :1:5 
`uc 1 TMR3CS0 1 0 :1:6 
`uc 1 TMR3CS1 1 0 :1:7 
]
[s S2526 . 1 `uc 1 . 1 0 :7:0 
`uc 1 RD163 1 0 :1:7 
]
[s S2529 . 1 `uc 1 . 1 0 :7:0 
`uc 1 T3RD16 1 0 :1:7 
]
[u S2532 . 1 `S2513 1 . 1 0 `S2520 1 . 1 0 `S2526 1 . 1 0 `S2529 1 . 1 0 ]
[v _T3CONbits `VES2532  1 e 1 @3961 ]
"4426
[v _TMR3 `VEus  1 e 2 @3962 ]
"4432
[v _TMR3L `VEuc  1 e 1 @3962 ]
"4442
[v _TMR3Lbits `VES1718  1 e 1 @3962 ]
"4451
[v _TMR3H `VEuc  1 e 1 @3963 ]
"4461
[v _TMR3Hbits `VES1718  1 e 1 @3963 ]
"4470
[v _BAUDCON2 `VEuc  1 e 1 @3964 ]
[s S2574 . 1 `uc 1 ABDEN 1 0 :1:0 
`uc 1 WUE 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 BRG16 1 0 :1:3 
`uc 1 TXCKP 1 0 :1:4 
`uc 1 RXDTP 1 0 :1:5 
`uc 1 RCIDL 1 0 :1:6 
`uc 1 ABDOVF 1 0 :1:7 
]
"4526
[s S2583 . 1 `uc 1 ABDEN2 1 0 :1:0 
]
[s S2585 . 1 `uc 1 . 1 0 :7:0 
`uc 1 ABDOVF2 1 0 :1:7 
]
[s S2588 . 1 `uc 1 . 1 0 :3:0 
`uc 1 BRG162 1 0 :1:3 
]
[s S2591 . 1 `uc 1 . 1 0 :5:0 
`uc 1 DTRXP2 1 0 :1:5 
]
[s S2594 . 1 `uc 1 . 1 0 :6:0 
`uc 1 RCIDL2 1 0 :1:6 
]
[s S2597 . 1 `uc 1 . 1 0 :6:0 
`uc 1 RCMT2 1 0 :1:6 
]
[s S2600 . 1 `uc 1 . 1 0 :5:0 
`uc 1 RXDTP2 1 0 :1:5 
]
[s S2603 . 1 `uc 1 . 1 0 :4:0 
`uc 1 SCKP2 1 0 :1:4 
]
[s S2606 . 1 `uc 1 . 1 0 :4:0 
`uc 1 TXCKP2 1 0 :1:4 
]
[s S2609 . 1 `uc 1 . 1 0 :1:0 
`uc 1 WUE2 1 0 :1:1 
]
[u S2612 . 1 `S2574 1 . 1 0 `S2583 1 . 1 0 `S2585 1 . 1 0 `S2588 1 . 1 0 `S2591 1 . 1 0 `S2594 1 . 1 0 `S2597 1 . 1 0 `S2600 1 . 1 0 `S2603 1 . 1 0 `S2606 1 . 1 0 `S2609 1 . 1 0 ]
[v _BAUDCON2bits `VES2612  1 e 1 @3964 ]
"4615
[v _SPBRGH2 `VEuc  1 e 1 @3965 ]
"4625
[v _SPBRGH2bits `VES1718  1 e 1 @3965 ]
"4634
[v _BAUDCON1 `VEuc  1 e 1 @3966 ]
"4639
[v _BAUDCON `VEuc  1 e 1 @3966 ]
"4643
[v _BAUDCTL `VEuc  1 e 1 @3966 ]
[s S2682 . 1 `uc 1 ABDEN1 1 0 :1:0 
]
"4723
[s S2684 . 1 `uc 1 . 1 0 :7:0 
`uc 1 ABDOVF1 1 0 :1:7 
]
[s S2687 . 1 `uc 1 . 1 0 :3:0 
`uc 1 BRG161 1 0 :1:3 
]
[s S2690 . 1 `uc 1 . 1 0 :4:0 
`uc 1 CKTXP 1 0 :1:4 
]
[s S2693 . 1 `uc 1 . 1 0 :5:0 
`uc 1 DTRXP 1 0 :1:5 
]
[s S2696 . 1 `uc 1 . 1 0 :5:0 
`uc 1 DTRXP1 1 0 :1:5 
]
[s S2699 . 1 `uc 1 . 1 0 :6:0 
`uc 1 RCIDL1 1 0 :1:6 
]
[s S2702 . 1 `uc 1 . 1 0 :6:0 
`uc 1 RCMT 1 0 :1:6 
]
[s S2705 . 1 `uc 1 . 1 0 :6:0 
`uc 1 RCMT1 1 0 :1:6 
]
[s S2708 . 1 `uc 1 . 1 0 :5:0 
`uc 1 RXDTP1 1 0 :1:5 
]
[s S2711 . 1 `uc 1 . 1 0 :4:0 
`uc 1 SCKP 1 0 :1:4 
]
[s S2714 . 1 `uc 1 . 1 0 :4:0 
`uc 1 SCKP1 1 0 :1:4 
]
[s S2717 . 1 `uc 1 . 1 0 :4:0 
`uc 1 TXCKP1 1 0 :1:4 
]
[s S2720 . 1 `uc 1 . 1 0 :1:0 
`uc 1 WUE1 1 0 :1:1 
]
[s S2723 . 1 `uc 1 . 1 0 :5:0 
`uc 1 RXCKP 1 0 :1:5 
]
[s S2726 . 1 `uc 1 . 1 0 :1:0 
`uc 1 W4E 1 0 :1:1 
]
[u S2729 . 1 `S2574 1 . 1 0 `S2682 1 . 1 0 `S2684 1 . 1 0 `S2687 1 . 1 0 `S2690 1 . 1 0 `S2693 1 . 1 0 `S2696 1 . 1 0 `S2699 1 . 1 0 `S2702 1 . 1 0 `S2705 1 . 1 0 `S2708 1 . 1 0 `S2711 1 . 1 0 `S2714 1 . 1 0 `S2717 1 . 1 0 `S2720 1 . 1 0 `S2723 1 . 1 0 `S2726 1 . 1 0 ]
[v _BAUDCON1bits `VES2729  1 e 1 @3966 ]
"4916
[v _BAUDCONbits `VES2729  1 e 1 @3966 ]
"5108
[v _BAUDCTLbits `VES2729  1 e 1 @3966 ]
"5227
[v _SPBRGH1 `VEuc  1 e 1 @3967 ]
"5232
[v _SPBRGH `VEuc  1 e 1 @3967 ]
"5242
[v _SPBRGH1bits `VES1718  1 e 1 @3967 ]
"5255
[v _SPBRGHbits `VES1718  1 e 1 @3967 ]
"5264
[v _PORTA `VEuc  1 e 1 @3968 ]
[s S3082 . 1 `uc 1 RA0 1 0 :1:0 
`uc 1 RA1 1 0 :1:1 
`uc 1 RA2 1 0 :1:2 
`uc 1 RA3 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 RA5 1 0 :1:5 
`uc 1 RA6 1 0 :1:6 
`uc 1 RA7 1 0 :1:7 
]
"5339
[s S3091 . 1 `uc 1 AN0 1 0 :1:0 
`uc 1 AN1 1 0 :1:1 
`uc 1 AN2 1 0 :1:2 
`uc 1 AN3 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 AN4 1 0 :1:5 
`uc 1 OSC2 1 0 :1:6 
`uc 1 OSC1 1 0 :1:7 
]
[s S3100 . 1 `uc 1 . 1 0 :5:0 
`uc 1 NOT_SS1 1 0 :1:5 
]
[s S3103 . 1 `uc 1 C1INA 1 0 :1:0 
`uc 1 C2INA 1 0 :1:1 
`uc 1 VREF_MINUS 1 0 :1:2 
`uc 1 VREF_PLUS 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 nSS1 1 0 :1:5 
`uc 1 CLKO 1 0 :1:6 
`uc 1 CLKI 1 0 :1:7 
]
[s S3112 . 1 `uc 1 . 1 0 :2:0 
`uc 1 CVREF_MINUS 1 0 :1:2 
`uc 1 C1INB 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 HLVDIN 1 0 :1:5 
]
[s S3118 . 1 `uc 1 RP0 1 0 :1:0 
`uc 1 RP1 1 0 :1:1 
`uc 1 C2INB 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 RCV 1 0 :1:5 
]
[s S3124 . 1 `uc 1 ULPWU 1 0 :1:0 
`uc 1 . 1 0 :4:1 
`uc 1 RP2 1 0 :1:5 
]
[s S3128 . 1 `uc 1 . 1 0 :5:0 
`uc 1 LVDIN 1 0 :1:5 
]
[s S3131 . 1 `uc 1 . 1 0 :4:0 
`uc 1 RA4 1 0 :1:4 
]
[s S3134 . 1 `uc 1 . 1 0 :7:0 
`uc 1 RJPU 1 0 :1:7 
]
[s S3137 . 1 `uc 1 ULPWUIN 1 0 :1:0 
]
[u S3139 . 1 `S3082 1 . 1 0 `S3091 1 . 1 0 `S3100 1 . 1 0 `S3103 1 . 1 0 `S3112 1 . 1 0 `S3118 1 . 1 0 `S3124 1 . 1 0 `S3128 1 . 1 0 `S3131 1 . 1 0 `S3134 1 . 1 0 `S3137 1 . 1 0 ]
[v _PORTAbits `VES3139  1 e 1 @3968 ]
"5518
[v _PORTB `VEuc  1 e 1 @3969 ]
[s S3209 . 1 `uc 1 RB0 1 0 :1:0 
`uc 1 RB1 1 0 :1:1 
`uc 1 RB2 1 0 :1:2 
`uc 1 RB3 1 0 :1:3 
`uc 1 RB4 1 0 :1:4 
`uc 1 RB5 1 0 :1:5 
`uc 1 RB6 1 0 :1:6 
`uc 1 RB7 1 0 :1:7 
]
"5586
[s S3218 . 1 `uc 1 AN12 1 0 :1:0 
`uc 1 AN10 1 0 :1:1 
`uc 1 AN8 1 0 :1:2 
`uc 1 AN9 1 0 :1:3 
`uc 1 . 1 0 :2:4 
`uc 1 KBI2 1 0 :1:6 
`uc 1 KBI3 1 0 :1:7 
]
[s S3226 . 1 `uc 1 INT0 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 CTEDG1 1 0 :1:2 
`uc 1 CTEDG2 1 0 :1:3 
`uc 1 KBI0 1 0 :1:4 
`uc 1 KBI1 1 0 :1:5 
`uc 1 PGC 1 0 :1:6 
`uc 1 PGD 1 0 :1:7 
]
[s S3235 . 1 `uc 1 RP3 1 0 :1:0 
`uc 1 RTCC 1 0 :1:1 
`uc 1 . 1 0 :2:2 
`uc 1 SCK1 1 0 :1:4 
`uc 1 SDI1 1 0 :1:5 
`uc 1 RP9 1 0 :1:6 
`uc 1 RP10 1 0 :1:7 
]
[s S3243 . 1 `uc 1 . 1 0 :1:0 
`uc 1 RP4 1 0 :1:1 
`uc 1 VMO 1 0 :1:2 
`uc 1 VPO 1 0 :1:3 
`uc 1 SCL1 1 0 :1:4 
`uc 1 SDA1 1 0 :1:5 
]
[s S3250 . 1 `uc 1 . 1 0 :2:0 
`uc 1 REFO 1 0 :1:2 
`uc 1 RP6 1 0 :1:3 
`uc 1 RP7 1 0 :1:4 
`uc 1 RP8 1 0 :1:5 
]
[s S3256 . 1 `uc 1 . 1 0 :2:0 
`uc 1 RP5 1 0 :1:2 
]
[s S3259 . 1 `uc 1 . 1 0 :3:0 
`uc 1 CCP2_PA2 1 0 :1:3 
]
[u S3262 . 1 `S3209 1 . 1 0 `S3218 1 . 1 0 `S3226 1 . 1 0 `S3235 1 . 1 0 `S3243 1 . 1 0 `S3250 1 . 1 0 `S3256 1 . 1 0 `S3259 1 . 1 0 ]
[v _PORTBbits `VES3262  1 e 1 @3969 ]
"5780
[v _PORTC `VEuc  1 e 1 @3970 ]
[s S3325 . 1 `uc 1 RC0 1 0 :1:0 
`uc 1 RC1 1 0 :1:1 
`uc 1 RC2 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 RC4 1 0 :1:4 
`uc 1 RC5 1 0 :1:5 
`uc 1 RC6 1 0 :1:6 
`uc 1 RC7 1 0 :1:7 
]
"5852
[s S3334 . 1 `uc 1 T1OSO 1 0 :1:0 
`uc 1 T1OSI 1 0 :1:1 
`uc 1 AN11 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 D_MINUS 1 0 :1:4 
`uc 1 D_PLUS 1 0 :1:5 
]
[s S3341 . 1 `uc 1 . 1 0 :1:0 
`uc 1 NOT_UOE 1 0 :1:1 
]
[s S3344 . 1 `uc 1 T1CK 1 0 :1:0 
`uc 1 nUOE 1 0 :1:1 
`uc 1 CTPLS 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 VM 1 0 :1:4 
`uc 1 VP 1 0 :1:5 
`uc 1 TX1 1 0 :1:6 
`uc 1 RX1 1 0 :1:7 
]
[s S3353 . 1 `uc 1 RP11 1 0 :1:0 
`uc 1 RP12 1 0 :1:1 
`uc 1 RP13 1 0 :1:2 
`uc 1 . 1 0 :3:3 
`uc 1 CK1 1 0 :1:6 
`uc 1 DT1 1 0 :1:7 
]
[s S3360 . 1 `uc 1 . 1 0 :6:0 
`uc 1 RP17 1 0 :1:6 
`uc 1 SDO1 1 0 :1:7 
]
[s S3364 . 1 `uc 1 . 1 0 :7:0 
`uc 1 RP18 1 0 :1:7 
]
[s S3367 . 1 `uc 1 . 1 0 :1:0 
`uc 1 CCP2 1 0 :1:1 
]
[s S3370 . 1 `uc 1 . 1 0 :2:0 
`uc 1 PA1 1 0 :1:2 
]
[s S3373 . 1 `uc 1 . 1 0 :1:0 
`uc 1 PA2 1 0 :1:1 
]
[s S3376 . 1 `uc 1 . 1 0 :3:0 
`uc 1 RC3 1 0 :1:3 
]
[u S3379 . 1 `S3325 1 . 1 0 `S3334 1 . 1 0 `S3341 1 . 1 0 `S3344 1 . 1 0 `S3353 1 . 1 0 `S3360 1 . 1 0 `S3364 1 . 1 0 `S3367 1 . 1 0 `S3370 1 . 1 0 `S3373 1 . 1 0 `S3376 1 . 1 0 ]
[v _PORTCbits `VES3379  1 e 1 @3970 ]
"6016
[v _HLVDCON `VEuc  1 e 1 @3973 ]
"6036
[v _HLVDCONbits `VES1524  1 e 1 @3973 ]
"6085
[v _DMACON2 `VEuc  1 e 1 @3974 ]
[s S3472 . 1 `uc 1 INTLVL 1 0 :4:0 
`uc 1 DLYCYC 1 0 :4:4 
]
"6106
[s S3475 . 1 `uc 1 INTLVL0 1 0 :1:0 
`uc 1 INTLVL1 1 0 :1:1 
`uc 1 INTLVL2 1 0 :1:2 
`uc 1 INTLVL3 1 0 :1:3 
`uc 1 DLYCYC0 1 0 :1:4 
`uc 1 DLYCYC1 1 0 :1:5 
`uc 1 DLYCYC2 1 0 :1:6 
`uc 1 DLYCYC3 1 0 :1:7 
]
[u S3484 . 1 `S3472 1 . 1 0 `S3475 1 . 1 0 ]
[v _DMACON2bits `VES3484  1 e 1 @3974 ]
"6160
[v _DMACON1 `VEuc  1 e 1 @3976 ]
"6177
[v _DMACON1bits `VES1574  1 e 1 @3976 ]
"6221
[v _LATA `VEuc  1 e 1 @3977 ]
[s S3521 . 1 `uc 1 LATA0 1 0 :1:0 
`uc 1 LATA1 1 0 :1:1 
`uc 1 LATA2 1 0 :1:2 
`uc 1 LATA3 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 LATA5 1 0 :1:5 
`uc 1 LATA6 1 0 :1:6 
`uc 1 LATA7 1 0 :1:7 
]
"6269
[s S3530 . 1 `uc 1 LA0 1 0 :1:0 
]
[s S3532 . 1 `uc 1 . 1 0 :1:0 
`uc 1 LA1 1 0 :1:1 
]
[s S3535 . 1 `uc 1 . 1 0 :2:0 
`uc 1 LA2 1 0 :1:2 
]
[s S3538 . 1 `uc 1 . 1 0 :3:0 
`uc 1 LA3 1 0 :1:3 
]
[s S3541 . 1 `uc 1 . 1 0 :4:0 
`uc 1 LA4 1 0 :1:4 
]
[s S3544 . 1 `uc 1 . 1 0 :5:0 
`uc 1 LA5 1 0 :1:5 
]
[s S3547 . 1 `uc 1 . 1 0 :6:0 
`uc 1 LA6 1 0 :1:6 
]
[s S3550 . 1 `uc 1 . 1 0 :7:0 
`uc 1 LA7 1 0 :1:7 
]
[u S3553 . 1 `S3521 1 . 1 0 `S3530 1 . 1 0 `S3532 1 . 1 0 `S3535 1 . 1 0 `S3538 1 . 1 0 `S3541 1 . 1 0 `S3544 1 . 1 0 `S3547 1 . 1 0 `S3550 1 . 1 0 ]
[v _LATAbits `VES3553  1 e 1 @3977 ]
"6348
[v _LATB `VEuc  1 e 1 @3978 ]
"6396
[v _LATBbits `VES3553  1 e 1 @3978 ]
"6480
[v _LATC `VEuc  1 e 1 @3979 ]
"6528
[v _LATCbits `VES3553  1 e 1 @3979 ]
"6607
[v _ALRMVALL `VEuc  1 e 1 @3982 ]
"6617
[v _ALRMVALLbits `VES1718  1 e 1 @3982 ]
"6626
[v _ALRMVALH `VEuc  1 e 1 @3983 ]
"6636
[v _ALRMVALHbits `VES1718  1 e 1 @3983 ]
"6645
[v _ALRMRPT `VEuc  1 e 1 @3984 ]
"6665
[v _ALRMRPTbits `VES1550  1 e 1 @3984 ]
"6714
[v _ALRMCFG `VEuc  1 e 1 @3985 ]
[s S3788 . 1 `uc 1 ALRMPTR 1 0 :2:0 
`uc 1 AMASK 1 0 :4:2 
`uc 1 CHIME 1 0 :1:6 
`uc 1 ALRMEN 1 0 :1:7 
]
"6735
[s S3793 . 1 `uc 1 ALRMPTR0 1 0 :1:0 
`uc 1 ALRMPTR1 1 0 :1:1 
`uc 1 AMASK0 1 0 :1:2 
`uc 1 AMASK1 1 0 :1:3 
`uc 1 AMASK2 1 0 :1:4 
`uc 1 AMASK3 1 0 :1:5 
]
[u S3800 . 1 `S3788 1 . 1 0 `S3793 1 . 1 0 ]
[v _ALRMCFGbits `VES3800  1 e 1 @3985 ]
"6789
[v _TRISA `VEuc  1 e 1 @3986 ]
"6806
[v _TRISAbits `VES1574  1 e 1 @3986 ]
"6845
[v _TRISB `VEuc  1 e 1 @3987 ]
"6862
[v _TRISBbits `VES1574  1 e 1 @3987 ]
"6906
[v _TRISC `VEuc  1 e 1 @3988 ]
[s S3858 . 1 `uc 1 TRISC0 1 0 :1:0 
`uc 1 TRISC1 1 0 :1:1 
`uc 1 TRISC2 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 TRISC4 1 0 :1:4 
`uc 1 TRISC5 1 0 :1:5 
`uc 1 TRISC6 1 0 :1:6 
`uc 1 TRISC7 1 0 :1:7 
]
"6927
[s S3867 . 1 `uc 1 . 1 0 :3:0 
`uc 1 TRISC3 1 0 :1:3 
]
[u S3870 . 1 `S3858 1 . 1 0 `S3867 1 . 1 0 ]
[v _TRISCbits `VES3870  1 e 1 @3988 ]
"6971
[v _T3GCON `VEuc  1 e 1 @3991 ]
[s S3886 . 1 `uc 1 T3GSS0 1 0 :1:0 
`uc 1 T3GSS1 1 0 :1:1 
`uc 1 T3GVAL 1 0 :1:2 
`uc 1 T3GGO_T3DONE 1 0 :1:3 
`uc 1 T3GSPM 1 0 :1:4 
`uc 1 T3GTM 1 0 :1:5 
`uc 1 T3GPOL 1 0 :1:6 
`uc 1 TMR3GE 1 0 :1:7 
]
"6996
[s S3895 . 1 `uc 1 . 1 0 :3:0 
`uc 1 T3GGO 1 0 :1:3 
]
[s S3898 . 1 `uc 1 . 1 0 :3:0 
`uc 1 T3DONE 1 0 :1:3 
]
[u S3901 . 1 `S3886 1 . 1 0 `S3895 1 . 1 0 `S3898 1 . 1 0 ]
[v _T3GCONbits `VES3901  1 e 1 @3991 ]
"7050
[v _RTCVALL `VEuc  1 e 1 @3992 ]
"7060
[v _RTCVALLbits `VES1718  1 e 1 @3992 ]
"7069
[v _RTCVALH `VEuc  1 e 1 @3993 ]
[s S3929 . 1 `uc 1 RTCVALH 1 0 :8:0 
]
"7110
[s S3931 . 1 `uc 1 . 1 0 :6:0 
`uc 1 WAITB0 1 0 :1:6 
]
[s S3934 . 1 `uc 1 . 1 0 :7:0 
`uc 1 WAITB1 1 0 :1:7 
]
[s S3937 . 1 `uc 1 WAITE0 1 0 :1:0 
]
[s S3939 . 1 `uc 1 . 1 0 :1:0 
`uc 1 WAITE1 1 0 :1:1 
]
[s S3942 . 1 `uc 1 . 1 0 :2:0 
`uc 1 WAITM0 1 0 :1:2 
]
[s S3945 . 1 `uc 1 . 1 0 :3:0 
`uc 1 WAITM1 1 0 :1:3 
]
[s S3948 . 1 `uc 1 . 1 0 :4:0 
`uc 1 WAITM2 1 0 :1:4 
]
[s S3951 . 1 `uc 1 . 1 0 :5:0 
`uc 1 WAITM3 1 0 :1:5 
]
[u S3954 . 1 `S3929 1 . 1 0 `S3931 1 . 1 0 `S3934 1 . 1 0 `S3937 1 . 1 0 `S3939 1 . 1 0 `S3942 1 . 1 0 `S3945 1 . 1 0 `S3948 1 . 1 0 `S3951 1 . 1 0 ]
[v _RTCVALHbits `VES3954  1 e 1 @3993 ]
"7159
[v _T1GCON `VEuc  1 e 1 @3994 ]
"7184
[v _T1GCONbits `VES3901  1 e 1 @3994 ]
"7238
[v _OSCTUNE `VEuc  1 e 1 @3995 ]
[s S4025 . 1 `uc 1 TUN 1 0 :6:0 
`uc 1 PLLEN 1 0 :1:6 
`uc 1 INTSRC 1 0 :1:7 
]
"7258
[s S4029 . 1 `uc 1 TUN0 1 0 :1:0 
`uc 1 TUN1 1 0 :1:1 
`uc 1 TUN2 1 0 :1:2 
`uc 1 TUN3 1 0 :1:3 
`uc 1 TUN4 1 0 :1:4 
`uc 1 TUN5 1 0 :1:5 
]
[u S4036 . 1 `S4025 1 . 1 0 `S4029 1 . 1 0 ]
[v _OSCTUNEbits `VES4036  1 e 1 @3995 ]
"7307
[v _RCSTA2 `VEuc  1 e 1 @3996 ]
[s S4051 . 1 `uc 1 RX9D 1 0 :1:0 
`uc 1 OERR 1 0 :1:1 
`uc 1 FERR 1 0 :1:2 
`uc 1 ADDEN 1 0 :1:3 
`uc 1 CREN 1 0 :1:4 
`uc 1 SREN 1 0 :1:5 
`uc 1 RX9 1 0 :1:6 
`uc 1 SPEN 1 0 :1:7 
]
"7345
[s S4060 . 1 `uc 1 RX9D2 1 0 :1:0 
`uc 1 OERR2 1 0 :1:1 
`uc 1 FERR2 1 0 :1:2 
`uc 1 ADDEN2 1 0 :1:3 
`uc 1 CREN2 1 0 :1:4 
`uc 1 SREN2 1 0 :1:5 
`uc 1 RX92 1 0 :1:6 
`uc 1 SPEN2 1 0 :1:7 
]
[s S4069 . 1 `uc 1 . 1 0 :6:0 
`uc 1 RC8_92 1 0 :1:6 
]
[s S4072 . 1 `uc 1 . 1 0 :6:0 
`uc 1 RC92 1 0 :1:6 
]
[s S4075 . 1 `uc 1 RCD82 1 0 :1:0 
]
[u S4077 . 1 `S4051 1 . 1 0 `S4060 1 . 1 0 `S4069 1 . 1 0 `S4072 1 . 1 0 `S4075 1 . 1 0 ]
[v _RCSTA2bits `VES4077  1 e 1 @3996 ]
"7444
[v _PIE1 `VEuc  1 e 1 @3997 ]
[s S287 . 1 `uc 1 TMR1IF 1 0 :1:0 
`uc 1 TMR2IF 1 0 :1:1 
`uc 1 CCP1IF 1 0 :1:2 
`uc 1 SSP1IF 1 0 :1:3 
`uc 1 TX1IF 1 0 :1:4 
`uc 1 RC1IF 1 0 :1:5 
`uc 1 ADIF 1 0 :1:6 
]
"7466
[s S295 . 1 `uc 1 . 1 0 :3:0 
`uc 1 SSPIF 1 0 :1:3 
`uc 1 TXIF 1 0 :1:4 
`uc 1 RCIF 1 0 :1:5 
]
[u S300 . 1 `S287 1 . 1 0 `S295 1 . 1 0 ]
[v _PIE1bits `VES300  1 e 1 @3997 ]
"7520
[v _PIR1 `VEuc  1 e 1 @3998 ]
"7542
[v _PIR1bits `VES300  1 e 1 @3998 ]
"7596
[v _IPR1 `VEuc  1 e 1 @3999 ]
"7618
[v _IPR1bits `VES300  1 e 1 @3999 ]
"7672
[v _PIE2 `VEuc  1 e 1 @4000 ]
[s S4170 . 1 `uc 1 CCP2IE 1 0 :1:0 
`uc 1 TMR3IE 1 0 :1:1 
`uc 1 LVDIE 1 0 :1:2 
`uc 1 BCL1IE 1 0 :1:3 
`uc 1 USBIE 1 0 :1:4 
`uc 1 CM1IE 1 0 :1:5 
`uc 1 CM2IE 1 0 :1:6 
`uc 1 OSCFIE 1 0 :1:7 
]
"7697
[s S4179 . 1 `uc 1 . 1 0 :3:0 
`uc 1 BCLIE 1 0 :1:3 
]
[s S4182 . 1 `uc 1 . 1 0 :6:0 
`uc 1 CMIE 1 0 :1:6 
]
[u S4185 . 1 `S4170 1 . 1 0 `S4179 1 . 1 0 `S4182 1 . 1 0 ]
[v _PIE2bits `VES4185  1 e 1 @4000 ]
"7751
[v _PIR2 `VEuc  1 e 1 @4001 ]
"7776
[v _PIR2bits `VES4185  1 e 1 @4001 ]
"7830
[v _IPR2 `VEuc  1 e 1 @4002 ]
"7855
[v _IPR2bits `VES4185  1 e 1 @4002 ]
"7909
[v _PIE3 `VEuc  1 e 1 @4003 ]
[s S4275 . 1 `uc 1 RTCCIE 1 0 :1:0 
`uc 1 TMR3GIE 1 0 :1:1 
`uc 1 CTMUIE 1 0 :1:2 
`uc 1 TMR4IE 1 0 :1:3 
`uc 1 TX2IE 1 0 :1:4 
`uc 1 RC2IE 1 0 :1:5 
`uc 1 BCL2IE 1 0 :1:6 
`uc 1 SSP2IE 1 0 :1:7 
]
"7953
[s S4284 . 1 `uc 1 RXB0IE 1 0 :1:0 
]
[s S4286 . 1 `uc 1 . 1 0 :1:0 
`uc 1 RXB1IE 1 0 :1:1 
]
[s S4289 . 1 `uc 1 . 1 0 :1:0 
`uc 1 RXBNIE 1 0 :1:1 
]
[s S4292 . 1 `uc 1 . 1 0 :2:0 
`uc 1 TXB0IE 1 0 :1:2 
]
[s S4295 . 1 `uc 1 . 1 0 :3:0 
`uc 1 TXB1IE 1 0 :1:3 
]
[s S4298 . 1 `uc 1 . 1 0 :4:0 
`uc 1 TXB2IE 1 0 :1:4 
]
[s S4301 . 1 `uc 1 . 1 0 :4:0 
`uc 1 TXBNIE 1 0 :1:4 
]
[u S4304 . 1 `S4275 1 . 1 0 `S4284 1 . 1 0 `S4286 1 . 1 0 `S4289 1 . 1 0 `S4292 1 . 1 0 `S4295 1 . 1 0 `S4298 1 . 1 0 `S4301 1 . 1 0 ]
[v _PIE3bits `VES4304  1 e 1 @4003 ]
"8032
[v _PIR3 `VEuc  1 e 1 @4004 ]
[s S4343 . 1 `uc 1 RTCCIF 1 0 :1:0 
`uc 1 TMR3GIF 1 0 :1:1 
`uc 1 CTMUIF 1 0 :1:2 
`uc 1 TMR4IF 1 0 :1:3 
`uc 1 TX2IF 1 0 :1:4 
`uc 1 RC2IF 1 0 :1:5 
`uc 1 BCL2IF 1 0 :1:6 
`uc 1 SSP2IF 1 0 :1:7 
]
"8057
[s S4352 . 1 `uc 1 . 1 0 :1:0 
`uc 1 RXBNIF 1 0 :1:1 
]
[s S4355 . 1 `uc 1 . 1 0 :4:0 
`uc 1 TXBNIF 1 0 :1:4 
]
[u S4358 . 1 `S4343 1 . 1 0 `S4352 1 . 1 0 `S4355 1 . 1 0 ]
[v _PIR3bits `VES4358  1 e 1 @4004 ]
"8111
[v _IPR3 `VEuc  1 e 1 @4005 ]
"8136
[v _IPR3bits `VES4358  1 e 1 @4005 ]
"8190
[v _EECON1 `VEuc  1 e 1 @4006 ]
[s S4413 . 1 `uc 1 . 1 0 :1:0 
`uc 1 WR 1 0 :1:1 
`uc 1 WREN 1 0 :1:2 
`uc 1 WRERR 1 0 :1:3 
`uc 1 FREE 1 0 :1:4 
`uc 1 WPROG 1 0 :1:5 
]
"8205
[u S4420 . 1 `S4413 1 . 1 0 ]
[v _EECON1bits `VES4420  1 e 1 @4006 ]
"8234
[v _EECON2 `VEuc  1 e 1 @4007 ]
"8244
[v _EECON2bits `VES1718  1 e 1 @4007 ]
"8253
[v _TXSTA2 `VEuc  1 e 1 @4008 ]
[s S4438 . 1 `uc 1 TX9D 1 0 :1:0 
`uc 1 TRMT 1 0 :1:1 
`uc 1 BRGH 1 0 :1:2 
`uc 1 SENDB 1 0 :1:3 
`uc 1 SYNC 1 0 :1:4 
`uc 1 TXEN 1 0 :1:5 
`uc 1 TX9 1 0 :1:6 
`uc 1 CSRC 1 0 :1:7 
]
"8287
[s S4447 . 1 `uc 1 TX9D2 1 0 :1:0 
`uc 1 TRMT2 1 0 :1:1 
`uc 1 BRGH2 1 0 :1:2 
`uc 1 SENDB2 1 0 :1:3 
`uc 1 SYNC2 1 0 :1:4 
`uc 1 TXEN2 1 0 :1:5 
`uc 1 TX92 1 0 :1:6 
`uc 1 CSRC2 1 0 :1:7 
]
[s S4456 . 1 `uc 1 . 1 0 :6:0 
`uc 1 TX8_92 1 0 :1:6 
]
[s S4459 . 1 `uc 1 TXD82 1 0 :1:0 
]
[u S4461 . 1 `S4438 1 . 1 0 `S4447 1 . 1 0 `S4456 1 . 1 0 `S4459 1 . 1 0 ]
[v _TXSTA2bits `VES4461  1 e 1 @4008 ]
"8381
[v _TXREG2 `VEuc  1 e 1 @4009 ]
"8391
[v _TXREG2bits `VES1718  1 e 1 @4009 ]
"8400
[v _RCREG2 `VEuc  1 e 1 @4010 ]
"8410
[v _RCREG2bits `VES1718  1 e 1 @4010 ]
"8419
[v _SPBRG2 `VEuc  1 e 1 @4011 ]
"8429
[v _SPBRG2bits `VES1718  1 e 1 @4011 ]
"8438
[v _RCSTA1 `VEuc  1 e 1 @4012 ]
"8443
[v _RCSTA `VEuc  1 e 1 @4012 ]
[s S4524 . 1 `uc 1 RCD8 1 0 :1:0 
`uc 1 . 1 0 :2:1 
`uc 1 ADEN 1 0 :1:3 
`uc 1 . 1 0 :2:4 
`uc 1 RC9 1 0 :1:6 
]
"8493
[s S4530 . 1 `uc 1 . 1 0 :6:0 
`uc 1 NOT_RC8 1 0 :1:6 
]
[s S4533 . 1 `uc 1 . 1 0 :6:0 
`uc 1 nRC8 1 0 :1:6 
]
[s S4536 . 1 `uc 1 . 1 0 :6:0 
`uc 1 RC8_9 1 0 :1:6 
]
[s S4539 . 1 `uc 1 RX9D1 1 0 :1:0 
`uc 1 OERR1 1 0 :1:1 
`uc 1 FERR1 1 0 :1:2 
`uc 1 ADDEN1 1 0 :1:3 
`uc 1 CREN1 1 0 :1:4 
`uc 1 SREN1 1 0 :1:5 
`uc 1 RX91 1 0 :1:6 
`uc 1 SPEN1 1 0 :1:7 
]
[s S4548 . 1 `uc 1 . 1 0 :5:0 
`uc 1 SRENA 1 0 :1:5 
]
[u S4551 . 1 `S4051 1 . 1 0 `S4524 1 . 1 0 `S4530 1 . 1 0 `S4533 1 . 1 0 `S4536 1 . 1 0 `S4539 1 . 1 0 `S4548 1 . 1 0 ]
[v _RCSTA1bits `VES4551  1 e 1 @4012 ]
"8656
[v _RCSTAbits `VES4551  1 e 1 @4012 ]
"8775
[v _TXSTA1 `VEuc  1 e 1 @4013 ]
"8780
[v _TXSTA `VEuc  1 e 1 @4013 ]
[s S4687 . 1 `uc 1 TXD8 1 0 :1:0 
`uc 1 . 1 0 :5:1 
`uc 1 TX8_9 1 0 :1:6 
]
"8820
[s S4691 . 1 `uc 1 . 1 0 :6:0 
`uc 1 NOT_TX8 1 0 :1:6 
]
[s S4694 . 1 `uc 1 . 1 0 :6:0 
`uc 1 nTX8 1 0 :1:6 
]
[s S4697 . 1 `uc 1 TX9D1 1 0 :1:0 
`uc 1 TRMT1 1 0 :1:1 
`uc 1 BRGH1 1 0 :1:2 
`uc 1 SENDB1 1 0 :1:3 
`uc 1 SYNC1 1 0 :1:4 
`uc 1 TXEN1 1 0 :1:5 
`uc 1 TX91 1 0 :1:6 
`uc 1 CSRC1 1 0 :1:7 
]
[u S4706 . 1 `S4438 1 . 1 0 `S4687 1 . 1 0 `S4691 1 . 1 0 `S4694 1 . 1 0 `S4697 1 . 1 0 ]
[v _TXSTA1bits `VES4706  1 e 1 @4013 ]
"8958
[v _TXSTAbits `VES4706  1 e 1 @4013 ]
"9062
[v _TXREG1 `VEuc  1 e 1 @4014 ]
"9067
[v _TXREG `VEuc  1 e 1 @4014 ]
"9077
[v _TXREG1bits `VES1718  1 e 1 @4014 ]
"9090
[v _TXREGbits `VES1718  1 e 1 @4014 ]
"9099
[v _RCREG1 `VEuc  1 e 1 @4015 ]
"9104
[v _RCREG `VEuc  1 e 1 @4015 ]
"9114
[v _RCREG1bits `VES1718  1 e 1 @4015 ]
"9127
[v _RCREGbits `VES1718  1 e 1 @4015 ]
"9136
[v _SPBRG1 `VEuc  1 e 1 @4016 ]
"9141
[v _SPBRG `VEuc  1 e 1 @4016 ]
"9151
[v _SPBRG1bits `VES1718  1 e 1 @4016 ]
"9164
[v _SPBRGbits `VES1718  1 e 1 @4016 ]
"9173
[v _CTMUICON `VEuc  1 e 1 @4017 ]
[s S4852 . 1 `uc 1 IRNG 1 0 :2:0 
`uc 1 ITRIM 1 0 :6:2 
]
"9194
[s S4855 . 1 `uc 1 IRNG0 1 0 :1:0 
`uc 1 IRNG1 1 0 :1:1 
`uc 1 ITRIM0 1 0 :1:2 
`uc 1 ITRIM1 1 0 :1:3 
`uc 1 ITRIM2 1 0 :1:4 
`uc 1 ITRIM3 1 0 :1:5 
`uc 1 ITRIM4 1 0 :1:6 
`uc 1 ITRIM5 1 0 :1:7 
]
[u S4864 . 1 `S4852 1 . 1 0 `S4855 1 . 1 0 ]
[v _CTMUICONbits `VES4864  1 e 1 @4017 ]
"9248
[v _CTMUCONL `VEuc  1 e 1 @4018 ]
"9265
[v _CTMUCONLbits `VES1574  1 e 1 @4018 ]
"9309
[v _CTMUCONH `VEuc  1 e 1 @4019 ]
"9326
[v _CTMUCONHbits `VES1574  1 e 1 @4019 ]
"9365
[v _CCP2CON `VEuc  1 e 1 @4020 ]
"9370
[v _ECCP2CON `VEuc  1 e 1 @4020 ]
[s S4923 . 1 `uc 1 CCP2M 1 0 :4:0 
`uc 1 DC2B 1 0 :2:4 
`uc 1 P2M 1 0 :2:6 
]
"9397
[s S4927 . 1 `uc 1 CCP2M0 1 0 :1:0 
`uc 1 CCP2M1 1 0 :1:1 
`uc 1 CCP2M2 1 0 :1:2 
`uc 1 CCP2M3 1 0 :1:3 
`uc 1 DC2B0 1 0 :1:4 
`uc 1 DC2B1 1 0 :1:5 
`uc 1 P2M0 1 0 :1:6 
`uc 1 P2M1 1 0 :1:7 
]
[s S4936 . 1 `uc 1 . 1 0 :4:0 
`uc 1 CCP2Y 1 0 :1:4 
`uc 1 CCP2X 1 0 :1:5 
]
[u S4940 . 1 `S4923 1 . 1 0 `S4927 1 . 1 0 `S4936 1 . 1 0 ]
[v _CCP2CONbits `VES4940  1 e 1 @4020 ]
"9487
[v _ECCP2CONbits `VES4940  1 e 1 @4020 ]
"9556
[v _CCPR2 `VEus  1 e 2 @4021 ]
"9562
[v _CCPR2L `VEuc  1 e 1 @4021 ]
"9572
[v _CCPR2Lbits `VES1718  1 e 1 @4021 ]
"9581
[v _CCPR2H `VEuc  1 e 1 @4022 ]
"9591
[v _CCPR2Hbits `VES1718  1 e 1 @4022 ]
"9600
[v _ECCP2DEL `VEuc  1 e 1 @4023 ]
"9605
[v _PWM2CON `VEuc  1 e 1 @4023 ]
[s S5019 . 1 `uc 1 P2DC 1 0 :7:0 
`uc 1 P2RSEN 1 0 :1:7 
]
"9625
[s S5022 . 1 `uc 1 P2DC0 1 0 :1:0 
`uc 1 P2DC1 1 0 :1:1 
`uc 1 P2DC2 1 0 :1:2 
`uc 1 P2DC3 1 0 :1:3 
`uc 1 P2DC4 1 0 :1:4 
`uc 1 P2DC5 1 0 :1:5 
`uc 1 P2DC6 1 0 :1:6 
]
[u S5030 . 1 `S5019 1 . 1 0 `S5022 1 . 1 0 ]
[v _ECCP2DELbits `VES5030  1 e 1 @4023 ]
"9688
[v _PWM2CONbits `VES5030  1 e 1 @4023 ]
"9737
[v _ECCP2AS `VEuc  1 e 1 @4024 ]
[s S5071 . 1 `uc 1 PSS2BD 1 0 :2:0 
`uc 1 PSS2AC 1 0 :2:2 
`uc 1 ECCP2AS 1 0 :3:4 
`uc 1 ECCP2ASE 1 0 :1:7 
]
"9759
[s S5076 . 1 `uc 1 PSS2BD0 1 0 :1:0 
`uc 1 PSS2BD1 1 0 :1:1 
`uc 1 PSS2AC0 1 0 :1:2 
`uc 1 PSS2AC1 1 0 :1:3 
`uc 1 ECCP2AS0 1 0 :1:4 
`uc 1 ECCP2AS1 1 0 :1:5 
`uc 1 ECCP2AS2 1 0 :1:6 
]
[u S5084 . 1 `S5071 1 . 1 0 `S5076 1 . 1 0 ]
[v _ECCP2ASbits `VES5084  1 e 1 @4024 ]
"9818
[v _PSTR2CON `VEuc  1 e 1 @4025 ]
[s S5101 . 1 `uc 1 STRA 1 0 :1:0 
`uc 1 STRB 1 0 :1:1 
`uc 1 STRC 1 0 :1:2 
`uc 1 STRD 1 0 :1:3 
`uc 1 STRSYNC 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 CMPL0 1 0 :1:6 
`uc 1 CMPL1 1 0 :1:7 
]
"9925
[s S5118 . 1 `uc 1 . 1 0 :6:0 
`uc 1 CMPL02 1 0 :1:6 
]
[s S5121 . 1 `uc 1 . 1 0 :7:0 
`uc 1 CMPL12 1 0 :1:7 
]
[s S5124 . 1 `uc 1 P2DC02 1 0 :1:0 
]
[s S5126 . 1 `uc 1 P2DC0CON 1 0 :1:0 
]
[s S5128 . 1 `uc 1 . 1 0 :1:0 
`uc 1 P2DC12 1 0 :1:1 
]
[s S5131 . 1 `uc 1 . 1 0 :1:0 
`uc 1 P2DC1CON 1 0 :1:1 
]
[s S5134 . 1 `uc 1 . 1 0 :2:0 
`uc 1 P2DC22 1 0 :1:2 
]
[s S5137 . 1 `uc 1 . 1 0 :2:0 
`uc 1 P2DC2CON 1 0 :1:2 
]
[s S5140 . 1 `uc 1 . 1 0 :3:0 
`uc 1 P2DC32 1 0 :1:3 
]
[s S5143 . 1 `uc 1 . 1 0 :3:0 
`uc 1 P2DC3CON 1 0 :1:3 
]
[s S5146 . 1 `uc 1 . 1 0 :4:0 
`uc 1 P2DC42 1 0 :1:4 
]
[s S5149 . 1 `uc 1 . 1 0 :4:0 
`uc 1 P2DC4CON 1 0 :1:4 
]
[s S5152 . 1 `uc 1 . 1 0 :5:0 
`uc 1 P2DC52 1 0 :1:5 
]
[s S5155 . 1 `uc 1 . 1 0 :5:0 
`uc 1 P2DC5CON 1 0 :1:5 
]
[s S5158 . 1 `uc 1 . 1 0 :6:0 
`uc 1 P2DC62 1 0 :1:6 
]
[s S5161 . 1 `uc 1 . 1 0 :6:0 
`uc 1 P2DC6CON 1 0 :1:6 
]
[s S5164 . 1 `uc 1 STRA2 1 0 :1:0 
]
[s S5166 . 1 `uc 1 . 1 0 :1:0 
`uc 1 STRB2 1 0 :1:1 
]
[s S5169 . 1 `uc 1 . 1 0 :2:0 
`uc 1 STRC2 1 0 :1:2 
]
[s S5172 . 1 `uc 1 . 1 0 :3:0 
`uc 1 STRD2 1 0 :1:3 
]
[s S5175 . 1 `uc 1 . 1 0 :4:0 
`uc 1 STRSYNC2 1 0 :1:4 
]
[u S5178 . 1 `S5101 1 . 1 0 `S5022 1 . 1 0 `S5118 1 . 1 0 `S5121 1 . 1 0 `S5124 1 . 1 0 `S5126 1 . 1 0 `S5128 1 . 1 0 `S5131 1 . 1 0 `S5134 1 . 1 0 `S5137 1 . 1 0 `S5140 1 . 1 0 `S5143 1 . 1 0 `S5146 1 . 1 0 `S5149 1 . 1 0 `S5152 1 . 1 0 `S5155 1 . 1 0 `S5158 1 . 1 0 `S5161 1 . 1 0 `S5164 1 . 1 0 `S5166 1 . 1 0 `S5169 1 . 1 0 `S5172 1 . 1 0 `S5175 1 . 1 0 ]
[v _PSTR2CONbits `VES5178  1 e 1 @4025 ]
"10104
[v _CCP1CON `VEuc  1 e 1 @4026 ]
"10109
[v _ECCP1CON `VEuc  1 e 1 @4026 ]
"10136
[v _CCP1CONbits `VES4940  1 e 1 @4026 ]
"10226
[v _ECCP1CONbits `VES4940  1 e 1 @4026 ]
"10295
[v _CCPR1 `VEus  1 e 2 @4027 ]
"10301
[v _CCPR1L `VEuc  1 e 1 @4027 ]
"10311
[v _CCPR1Lbits `VES1718  1 e 1 @4027 ]
"10320
[v _CCPR1H `VEuc  1 e 1 @4028 ]
"10330
[v _CCPR1Hbits `VES1718  1 e 1 @4028 ]
"10339
[v _ECCP1DEL `VEuc  1 e 1 @4029 ]
"10344
[v _PWM1CON `VEuc  1 e 1 @4029 ]
"10364
[v _ECCP1DELbits `VES5030  1 e 1 @4029 ]
"10427
[v _PWM1CONbits `VES5030  1 e 1 @4029 ]
"10476
[v _ECCP1AS `VEuc  1 e 1 @4030 ]
"10498
[v _ECCP1ASbits `VES5084  1 e 1 @4030 ]
"10557
[v _PSTR1CON `VEuc  1 e 1 @4031 ]
"10574
[v _PSTR1CONbits `VES1574  1 e 1 @4031 ]
"10613
[v _WDTCON `VEuc  1 e 1 @4032 ]
[s S5480 . 1 `uc 1 SWDTEN 1 0 :1:0 
`uc 1 ULPSINK 1 0 :1:1 
`uc 1 ULPEN 1 0 :1:2 
`uc 1 DS 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 ULPLVL 1 0 :1:5 
`uc 1 LVDSTAT 1 0 :1:6 
`uc 1 REGSLP 1 0 :1:7 
]
"10633
[s S5489 . 1 `uc 1 SWDTE 1 0 :1:0 
]
[u S5491 . 1 `S5480 1 . 1 0 `S5489 1 . 1 0 ]
[v _WDTCONbits `VES5491  1 e 1 @4032 ]
"10677
[v _ADCON1 `VEuc  1 e 1 @4033 ]
[s S5506 . 1 `uc 1 ADCS 1 0 :3:0 
`uc 1 ACQT 1 0 :3:3 
`uc 1 ADCAL 1 0 :1:6 
`uc 1 ADFM 1 0 :1:7 
]
"10710
[s S5511 . 1 `uc 1 ADCS0 1 0 :1:0 
`uc 1 ADCS1 1 0 :1:1 
`uc 1 ADCS2 1 0 :1:2 
`uc 1 ACQT0 1 0 :1:3 
`uc 1 ACQT1 1 0 :1:4 
`uc 1 ACQT2 1 0 :1:5 
]
[s S5518 . 1 `uc 1 . 1 0 :3:0 
`uc 1 CHSN3 1 0 :1:3 
]
[s S5521 . 1 `uc 1 . 1 0 :4:0 
`uc 1 VCFG01 1 0 :1:4 
]
[s S5524 . 1 `uc 1 . 1 0 :5:0 
`uc 1 VCFG11 1 0 :1:5 
]
[u S5527 . 1 `S5506 1 . 1 0 `S5511 1 . 1 0 `S5518 1 . 1 0 `S5521 1 . 1 0 `S5524 1 . 1 0 ]
[v _ADCON1bits `VES5527  1 e 1 @4033 ]
"10779
[v _ADCON0 `VEuc  1 e 1 @4034 ]
[s S5555 . 1 `uc 1 . 1 0 :1:0 
`uc 1 GO_NOT_DONE 1 0 :1:1 
]
"10830
[s S5558 . 1 `uc 1 ADON 1 0 :1:0 
`uc 1 GO_nDONE 1 0 :1:1 
`uc 1 CHS 1 0 :4:2 
`uc 1 VCFG 1 0 :2:6 
]
[s S5563 . 1 `uc 1 . 1 0 :1:0 
`uc 1 GO_DONE 1 0 :1:1 
`uc 1 CHS0 1 0 :1:2 
`uc 1 CHS1 1 0 :1:3 
`uc 1 CHS2 1 0 :1:4 
`uc 1 CHS3 1 0 :1:5 
`uc 1 VCFG0 1 0 :1:6 
`uc 1 VCFG1 1 0 :1:7 
]
[s S5572 . 1 `uc 1 . 1 0 :1:0 
`uc 1 DONE 1 0 :1:1 
]
[s S5575 . 1 `uc 1 . 1 0 :1:0 
`uc 1 GO 1 0 :1:1 
]
[s S5578 . 1 `uc 1 . 1 0 :1:0 
`uc 1 NOT_DONE 1 0 :1:1 
]
[s S5581 . 1 `uc 1 . 1 0 :1:0 
`uc 1 nDONE 1 0 :1:1 
]
[s S5584 . 1 `uc 1 . 1 0 :7:0 
`uc 1 ADCAL 1 0 :1:7 
]
[s S5587 . 1 `uc 1 . 1 0 :1:0 
`uc 1 GODONE 1 0 :1:1 
]
[u S5590 . 1 `S5555 1 . 1 0 `S5558 1 . 1 0 `S5563 1 . 1 0 `S5572 1 . 1 0 `S5575 1 . 1 0 `S5578 1 . 1 0 `S5581 1 . 1 0 `S5584 1 . 1 0 `S5587 1 . 1 0 ]
[v _ADCON0bits `VES5590  1 e 1 @4034 ]
"10924
[v _ADRES `VEus  1 e 2 @4035 ]
"10930
[v _ADRESL `VEuc  1 e 1 @4035 ]
"10940
[v _ADRESLbits `VES1718  1 e 1 @4035 ]
"10949
[v _ADRESH `VEuc  1 e 1 @4036 ]
"10959
[v _ADRESHbits `VES1718  1 e 1 @4036 ]
"10968
[v _SSP1CON2 `VEuc  1 e 1 @4037 ]
"10973
[v _SSPCON2 `VEuc  1 e 1 @4037 ]
"11049
[v _SSP1CON2bits `VES2029  1 e 1 @4037 ]
"11253
[v _SSPCON2bits `VES2029  1 e 1 @4037 ]
"11387
[v _SSP1CON1 `VEuc  1 e 1 @4038 ]
"11392
[v _SSPCON1 `VEuc  1 e 1 @4038 ]
[s S5916 . 1 `uc 1 SSPM01 1 0 :1:0 
`uc 1 SSPM11 1 0 :1:1 
`uc 1 SSPM21 1 0 :1:2 
`uc 1 SSPM31 1 0 :1:3 
`uc 1 CKP1 1 0 :1:4 
`uc 1 SSPEN1 1 0 :1:5 
`uc 1 SSPOV1 1 0 :1:6 
`uc 1 WCOL1 1 0 :1:7 
]
"11422
[u S5925 . 1 `S2100 1 . 1 0 `S2106 1 . 1 0 `S5916 1 . 1 0 ]
[v _SSP1CON1bits `VES5925  1 e 1 @4038 ]
"11535
[v _SSPCON1bits `VES5925  1 e 1 @4038 ]
"11624
[v _SSP1STAT `VEuc  1 e 1 @4039 ]
"11629
[v _SSPSTAT `VEuc  1 e 1 @4039 ]
[s S6011 . 1 `uc 1 . 1 0 :2:0 
`uc 1 R 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 D 1 0 :1:5 
]
"11810
[s S6016 . 1 `uc 1 . 1 0 :2:0 
`uc 1 R_W 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 D_A 1 0 :1:5 
]
[s S6021 . 1 `uc 1 . 1 0 :2:0 
`uc 1 nW 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 nA 1 0 :1:5 
]
[s S6026 . 1 `uc 1 . 1 0 :2:0 
`uc 1 NOT_WRITE 1 0 :1:2 
]
[s S6029 . 1 `uc 1 . 1 0 :5:0 
`uc 1 NOT_ADDRESS 1 0 :1:5 
]
[s S6032 . 1 `uc 1 . 1 0 :2:0 
`uc 1 nWRITE 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 nADDRESS 1 0 :1:5 
]
[s S6037 . 1 `uc 1 . 1 0 :2:0 
`uc 1 READ_WRITE 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 DATA_ADDRESS 1 0 :1:5 
]
[s S6042 . 1 `uc 1 . 1 0 :2:0 
`uc 1 I2C_READ 1 0 :1:2 
`uc 1 I2C_START 1 0 :1:3 
`uc 1 I2C_STOP 1 0 :1:4 
`uc 1 I2C_DAT 1 0 :1:5 
]
[s S6048 . 1 `uc 1 . 1 0 :2:0 
`uc 1 R_NOT_W1 1 0 :1:2 
]
[s S6051 . 1 `uc 1 . 1 0 :5:0 
`uc 1 D_NOT_A1 1 0 :1:5 
]
[s S6054 . 1 `uc 1 BF1 1 0 :1:0 
`uc 1 UA1 1 0 :1:1 
`uc 1 R_nW1 1 0 :1:2 
`uc 1 S1 1 0 :1:3 
`uc 1 P1 1 0 :1:4 
`uc 1 D_nA1 1 0 :1:5 
`uc 1 CKE1 1 0 :1:6 
`uc 1 SMP1 1 0 :1:7 
]
[s S6063 . 1 `uc 1 . 1 0 :2:0 
`uc 1 R1 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 D1 1 0 :1:5 
]
[s S6068 . 1 `uc 1 . 1 0 :2:0 
`uc 1 D_A1 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 R_W1 1 0 :1:5 
]
[s S6073 . 1 `uc 1 . 1 0 :2:0 
`uc 1 NOT_W1 1 0 :1:2 
]
[s S6076 . 1 `uc 1 . 1 0 :5:0 
`uc 1 NOT_A1 1 0 :1:5 
]
[s S6079 . 1 `uc 1 . 1 0 :2:0 
`uc 1 nW1 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 nA1 1 0 :1:5 
]
[s S6084 . 1 `uc 1 . 1 0 :2:0 
`uc 1 NOT_WRITE1 1 0 :1:2 
]
[s S6087 . 1 `uc 1 . 1 0 :5:0 
`uc 1 NOT_ADDRESS1 1 0 :1:5 
]
[s S6090 . 1 `uc 1 . 1 0 :2:0 
`uc 1 nWRITE1 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 nADDRESS1 1 0 :1:5 
]
[s S6095 . 1 `uc 1 . 1 0 :2:0 
`uc 1 READ_WRITE1 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 DATA_ADDRESS1 1 0 :1:5 
]
[s S6100 . 1 `uc 1 . 1 0 :2:0 
`uc 1 I2C_READ1 1 0 :1:2 
`uc 1 I2C_START1 1 0 :1:3 
`uc 1 I2C_STOP1 1 0 :1:4 
`uc 1 I2C_DAT1 1 0 :1:5 
]
[s S6106 . 1 `uc 1 . 1 0 :5:0 
`uc 1 DA 1 0 :1:5 
]
[s S6109 . 1 `uc 1 . 1 0 :5:0 
`uc 1 DA1 1 0 :1:5 
]
[s S6112 . 1 `uc 1 . 1 0 :2:0 
`uc 1 RW 1 0 :1:2 
]
[s S6115 . 1 `uc 1 . 1 0 :2:0 
`uc 1 RW1 1 0 :1:2 
]
[s S6118 . 1 `uc 1 . 1 0 :3:0 
`uc 1 START 1 0 :1:3 
]
[s S6121 . 1 `uc 1 . 1 0 :3:0 
`uc 1 START1 1 0 :1:3 
]
[s S6124 . 1 `uc 1 . 1 0 :4:0 
`uc 1 STOP 1 0 :1:4 
]
[s S6127 . 1 `uc 1 . 1 0 :4:0 
`uc 1 STOP1 1 0 :1:4 
]
[s S6130 . 1 `uc 1 . 1 0 :2:0 
`uc 1 NOT_W 1 0 :1:2 
]
[s S6133 . 1 `uc 1 . 1 0 :5:0 
`uc 1 NOT_A 1 0 :1:5 
]
[u S6136 . 1 `S2180 1 . 1 0 `S2183 1 . 1 0 `S2186 1 . 1 0 `S6011 1 . 1 0 `S6016 1 . 1 0 `S6021 1 . 1 0 `S6026 1 . 1 0 `S6029 1 . 1 0 `S6032 1 . 1 0 `S6037 1 . 1 0 `S6042 1 . 1 0 `S6048 1 . 1 0 `S6051 1 . 1 0 `S6054 1 . 1 0 `S6063 1 . 1 0 `S6068 1 . 1 0 `S6073 1 . 1 0 `S6076 1 . 1 0 `S6079 1 . 1 0 `S6084 1 . 1 0 `S6087 1 . 1 0 `S6090 1 . 1 0 `S6095 1 . 1 0 `S6100 1 . 1 0 `S6106 1 . 1 0 `S6109 1 . 1 0 `S6112 1 . 1 0 `S6115 1 . 1 0 `S6118 1 . 1 0 `S6121 1 . 1 0 `S6124 1 . 1 0 `S6127 1 . 1 0 `S6130 1 . 1 0 `S6133 1 . 1 0 ]
[v _SSP1STATbits `VES6136  1 e 1 @4039 ]
"12309
[v _SSPSTATbits `VES6136  1 e 1 @4039 ]
"12633
[v _SSP1ADD `VEuc  1 e 1 @4040 ]
"12638
[v _SSPADD `VEuc  1 e 1 @4040 ]
[s S6640 . 1 `uc 1 MSK01 1 0 :1:0 
`uc 1 MSK11 1 0 :1:1 
`uc 1 MSK21 1 0 :1:2 
`uc 1 MSK31 1 0 :1:3 
`uc 1 MSK41 1 0 :1:4 
`uc 1 MSK51 1 0 :1:5 
`uc 1 MSK61 1 0 :1:6 
`uc 1 MSK71 1 0 :1:7 
]
"12668
[u S6649 . 1 `S2381 1 . 1 0 `S2383 1 . 1 0 `S6640 1 . 1 0 ]
[v _SSP1ADDbits `VES6649  1 e 1 @4040 ]
"12781
[v _SSPADDbits `VES6649  1 e 1 @4040 ]
"12870
[v _SSP1BUF `VEuc  1 e 1 @4041 ]
"12875
[v _SSPBUF `VEuc  1 e 1 @4041 ]
"12885
[v _SSP1BUFbits `VES1718  1 e 1 @4041 ]
"12898
[v _SSPBUFbits `VES1718  1 e 1 @4041 ]
"12907
[v _T2CON `VEuc  1 e 1 @4042 ]
"12928
[v _T2CONbits `VES2481  1 e 1 @4042 ]
"12977
[v _PR2 `VEuc  1 e 1 @4043 ]
"12982
[v _MEMCON `VEuc  1 e 1 @4043 ]
"12992
[v _PR2bits `VES1718  1 e 1 @4043 ]
"13005
[v _MEMCONbits `VES1718  1 e 1 @4043 ]
"13014
[v _TMR2 `VEuc  1 e 1 @4044 ]
"13024
[v _TMR2bits `VES1718  1 e 1 @4044 ]
"13033
[v _T1CON `VEuc  1 e 1 @4045 ]
[s S6787 . 1 `uc 1 TMR1ON 1 0 :1:0 
`uc 1 RD16 1 0 :1:1 
`uc 1 T1SYNC 1 0 :1:2 
`uc 1 T1OSCEN 1 0 :1:3 
`uc 1 T1CKPS 1 0 :2:4 
`uc 1 TMR1CS 1 0 :2:6 
]
"13073
[s S6794 . 1 `uc 1 . 1 0 :4:0 
`uc 1 T1CKPS0 1 0 :1:4 
`uc 1 T1CKPS1 1 0 :1:5 
`uc 1 TMR1CS0 1 0 :1:6 
`uc 1 TMR1CS1 1 0 :1:7 
]
[s S6800 . 1 `uc 1 . 1 0 :1:0 
`uc 1 RD161 1 0 :1:1 
`uc 1 T1SYNC1 1 0 :1:2 
`uc 1 T1OSCEN1 1 0 :1:3 
`uc 1 T1CKPS01 1 0 :1:4 
`uc 1 T1CKPS11 1 0 :1:5 
`uc 1 TMR1CS01 1 0 :1:6 
`uc 1 TMR1CS11 1 0 :1:7 
]
[s S6809 . 1 `uc 1 . 1 0 :3:0 
`uc 1 SOSCEN 1 0 :1:3 
]
[s S6812 . 1 `uc 1 . 1 0 :7:0 
`uc 1 T1RD16 1 0 :1:7 
]
[u S6815 . 1 `S6787 1 . 1 0 `S6794 1 . 1 0 `S6800 1 . 1 0 `S6809 1 . 1 0 `S6812 1 . 1 0 ]
[v _T1CONbits `VES6815  1 e 1 @4045 ]
"13172
[v _TMR1 `VEus  1 e 2 @4046 ]
"13178
[v _TMR1L `VEuc  1 e 1 @4046 ]
"13188
[v _TMR1Lbits `VES1718  1 e 1 @4046 ]
"13197
[v _TMR1H `VEuc  1 e 1 @4047 ]
"13207
[v _TMR1Hbits `VES1718  1 e 1 @4047 ]
"13216
[v _RCON `VEuc  1 e 1 @4048 ]
[s S134 . 1 `uc 1 NOT_BOR 1 0 :1:0 
]
"13264
[s S136 . 1 `uc 1 . 1 0 :1:0 
`uc 1 NOT_POR 1 0 :1:1 
]
[s S139 . 1 `uc 1 . 1 0 :2:0 
`uc 1 NOT_PD 1 0 :1:2 
]
[s S142 . 1 `uc 1 . 1 0 :3:0 
`uc 1 NOT_TO 1 0 :1:3 
]
[s S145 . 1 `uc 1 . 1 0 :4:0 
`uc 1 NOT_RI 1 0 :1:4 
]
[s S148 . 1 `uc 1 . 1 0 :5:0 
`uc 1 NOT_CM 1 0 :1:5 
]
[s S151 . 1 `uc 1 nBOR 1 0 :1:0 
`uc 1 nPOR 1 0 :1:1 
`uc 1 nPD 1 0 :1:2 
`uc 1 nTO 1 0 :1:3 
`uc 1 nRI 1 0 :1:4 
`uc 1 nCM 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 IPEN 1 0 :1:7 
]
[s S160 . 1 `uc 1 BOR 1 0 :1:0 
`uc 1 POR 1 0 :1:1 
`uc 1 PD 1 0 :1:2 
`uc 1 TO 1 0 :1:3 
`uc 1 RI 1 0 :1:4 
`uc 1 CM 1 0 :1:5 
]
[u S167 . 1 `S134 1 . 1 0 `S136 1 . 1 0 `S139 1 . 1 0 `S142 1 . 1 0 `S145 1 . 1 0 `S148 1 . 1 0 `S151 1 . 1 0 `S160 1 . 1 0 ]
[v _RCONbits `VES167  1 e 1 @4048 ]
"13363
[v _CM2CON `VEuc  1 e 1 @4049 ]
"13368
[v _CM2CON1 `VEuc  1 e 1 @4049 ]
[s S6868 . 1 `uc 1 CCH 1 0 :2:0 
`uc 1 CREF 1 0 :1:2 
`uc 1 EVPOL 1 0 :2:3 
`uc 1 CPOL 1 0 :1:5 
`uc 1 COE 1 0 :1:6 
`uc 1 CON 1 0 :1:7 
]
"13421
[s S6875 . 1 `uc 1 CCH0 1 0 :1:0 
`uc 1 CCH1 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 EVPOL0 1 0 :1:3 
`uc 1 EVPOL1 1 0 :1:4 
]
[s S6881 . 1 `uc 1 CCH02 1 0 :1:0 
]
[s S6883 . 1 `uc 1 . 1 0 :1:0 
`uc 1 CCH12 1 0 :1:1 
]
[s S6886 . 1 `uc 1 . 1 0 :6:0 
`uc 1 COE2 1 0 :1:6 
]
[s S6889 . 1 `uc 1 . 1 0 :7:0 
`uc 1 CON2 1 0 :1:7 
]
[s S6892 . 1 `uc 1 . 1 0 :5:0 
`uc 1 CPOL2 1 0 :1:5 
]
[s S6895 . 1 `uc 1 . 1 0 :2:0 
`uc 1 CREF2 1 0 :1:2 
]
[s S6898 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EVPOL02 1 0 :1:3 
]
[s S6901 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EVPOL12 1 0 :1:4 
]
[u S6904 . 1 `S6868 1 . 1 0 `S6875 1 . 1 0 `S6881 1 . 1 0 `S6883 1 . 1 0 `S6886 1 . 1 0 `S6889 1 . 1 0 `S6892 1 . 1 0 `S6895 1 . 1 0 `S6898 1 . 1 0 `S6901 1 . 1 0 ]
[v _CM2CONbits `VES6904  1 e 1 @4049 ]
"13562
[v _CM2CON1bits `VES6904  1 e 1 @4049 ]
"13656
[v _CM1CON `VEuc  1 e 1 @4050 ]
"13661
[v _CM1CON1 `VEuc  1 e 1 @4050 ]
[s S7050 . 1 `uc 1 CCH01 1 0 :1:0 
`uc 1 CCH11 1 0 :1:1 
`uc 1 CREF1 1 0 :1:2 
`uc 1 EVPOL01 1 0 :1:3 
`uc 1 EVPOL11 1 0 :1:4 
`uc 1 CPOL1 1 0 :1:5 
`uc 1 COE1 1 0 :1:6 
`uc 1 CON1 1 0 :1:7 
]
"13700
[s S7059 . 1 `uc 1 C1CH0 1 0 :1:0 
]
[s S7061 . 1 `uc 1 . 1 0 :1:0 
`uc 1 C1CH1 1 0 :1:1 
]
[u S7064 . 1 `S6868 1 . 1 0 `S6875 1 . 1 0 `S7050 1 . 1 0 `S7059 1 . 1 0 `S7061 1 . 1 0 ]
[v _CM1CONbits `VES7064  1 e 1 @4050 ]
"13837
[v _CM1CON1bits `VES7064  1 e 1 @4050 ]
"13941
[v _OSCCON `VEuc  1 e 1 @4051 ]
[s S7159 . 1 `uc 1 SCS 1 0 :2:0 
`uc 1 . 1 0 :1:2 
`uc 1 OSTS 1 0 :1:3 
`uc 1 IRCF 1 0 :3:4 
`uc 1 IDLEN 1 0 :1:7 
]
"13963
[s S7165 . 1 `uc 1 SCS0 1 0 :1:0 
`uc 1 SCS1 1 0 :1:1 
`uc 1 . 1 0 :2:2 
`uc 1 IRCF0 1 0 :1:4 
`uc 1 IRCF1 1 0 :1:5 
`uc 1 IRCF2 1 0 :1:6 
]
[u S7172 . 1 `S7159 1 . 1 0 `S7165 1 . 1 0 ]
[v _OSCCONbits `VES7172  1 e 1 @4051 ]
"14012
[v _T0CON `VEuc  1 e 1 @4053 ]
[s S7189 . 1 `uc 1 T0PS 1 0 :3:0 
`uc 1 PSA 1 0 :1:3 
`uc 1 T0SE 1 0 :1:4 
`uc 1 T0CS 1 0 :1:5 
`uc 1 T08BIT 1 0 :1:6 
`uc 1 TMR0ON 1 0 :1:7 
]
"14032
[s S7196 . 1 `uc 1 T0PS0 1 0 :1:0 
`uc 1 T0PS1 1 0 :1:1 
`uc 1 T0PS2 1 0 :1:2 
]
[u S7200 . 1 `S7189 1 . 1 0 `S7196 1 . 1 0 ]
[v _T0CONbits `VES7200  1 e 1 @4053 ]
"14081
[v _TMR0 `VEus  1 e 2 @4054 ]
"14087
[v _TMR0L `VEuc  1 e 1 @4054 ]
"14097
[v _TMR0Lbits `VES1718  1 e 1 @4054 ]
"14106
[v _TMR0H `VEuc  1 e 1 @4055 ]
"14116
[v _TMR0Hbits `VES1718  1 e 1 @4055 ]
"14125
[v _STATUS `VEuc  1 e 1 @4056 ]
[s S7232 . 1 `uc 1 C 1 0 :1:0 
`uc 1 DC 1 0 :1:1 
`uc 1 Z 1 0 :1:2 
`uc 1 OV 1 0 :1:3 
`uc 1 N 1 0 :1:4 
]
"14154
[s S7238 . 1 `uc 1 CARRY 1 0 :1:0 
]
[s S7240 . 1 `uc 1 . 1 0 :4:0 
`uc 1 NEGATIVE 1 0 :1:4 
]
[s S7243 . 1 `uc 1 . 1 0 :3:0 
`uc 1 OVERFLOW 1 0 :1:3 
]
[s S7246 . 1 `uc 1 . 1 0 :2:0 
`uc 1 ZERO 1 0 :1:2 
]
[u S7249 . 1 `S7232 1 . 1 0 `S7238 1 . 1 0 `S7240 1 . 1 0 `S7243 1 . 1 0 `S7246 1 . 1 0 ]
[v _STATUSbits `VES7249  1 e 1 @4056 ]
"14203
[v _FSR2 `VEus  1 e 2 @4057 ]
"14209
[v _FSR2L `VEuc  1 e 1 @4057 ]
"14219
[v _FSR2Lbits `VES1718  1 e 1 @4057 ]
"14228
[v _FSR2H `VEuc  1 e 1 @4058 ]
"14234
[v _PLUSW2 `VEuc  1 e 1 @4059 ]
"14244
[v _PLUSW2bits `VES1718  1 e 1 @4059 ]
"14253
[v _PREINC2 `VEuc  1 e 1 @4060 ]
"14263
[v _PREINC2bits `VES1718  1 e 1 @4060 ]
"14272
[v _POSTDEC2 `VEuc  1 e 1 @4061 ]
"14282
[v _POSTDEC2bits `VES1718  1 e 1 @4061 ]
"14291
[v _POSTINC2 `VEuc  1 e 1 @4062 ]
"14301
[v _POSTINC2bits `VES1718  1 e 1 @4062 ]
"14310
[v _INDF2 `VEuc  1 e 1 @4063 ]
"14320
[v _INDF2bits `VES1718  1 e 1 @4063 ]
"14329
[v _BSR `VEuc  1 e 1 @4064 ]
"14335
[v _FSR1 `VEus  1 e 2 @4065 ]
"14341
[v _FSR1L `VEuc  1 e 1 @4065 ]
"14351
[v _FSR1Lbits `VES1718  1 e 1 @4065 ]
"14360
[v _FSR1H `VEuc  1 e 1 @4066 ]
"14366
[v _PLUSW1 `VEuc  1 e 1 @4067 ]
"14376
[v _PLUSW1bits `VES1718  1 e 1 @4067 ]
"14385
[v _PREINC1 `VEuc  1 e 1 @4068 ]
"14395
[v _PREINC1bits `VES1718  1 e 1 @4068 ]
"14404
[v _POSTDEC1 `VEuc  1 e 1 @4069 ]
"14414
[v _POSTDEC1bits `VES1718  1 e 1 @4069 ]
"14423
[v _POSTINC1 `VEuc  1 e 1 @4070 ]
"14433
[v _POSTINC1bits `VES1718  1 e 1 @4070 ]
"14442
[v _INDF1 `VEuc  1 e 1 @4071 ]
"14452
[v _INDF1bits `VES1718  1 e 1 @4071 ]
"14461
[v _WREG `VEuc  1 e 1 @4072 ]
"14471
[v _WREGbits `VES1718  1 e 1 @4072 ]
"14480
[v _FSR0 `VEus  1 e 2 @4073 ]
"14486
[v _FSR0L `VEuc  1 e 1 @4073 ]
"14496
[v _FSR0Lbits `VES1718  1 e 1 @4073 ]
"14505
[v _FSR0H `VEuc  1 e 1 @4074 ]
"14511
[v _PLUSW0 `VEuc  1 e 1 @4075 ]
"14521
[v _PLUSW0bits `VES1718  1 e 1 @4075 ]
"14530
[v _PREINC0 `VEuc  1 e 1 @4076 ]
"14540
[v _PREINC0bits `VES1718  1 e 1 @4076 ]
"14549
[v _POSTDEC0 `VEuc  1 e 1 @4077 ]
"14559
[v _POSTDEC0bits `VES1718  1 e 1 @4077 ]
"14568
[v _POSTINC0 `VEuc  1 e 1 @4078 ]
"14578
[v _POSTINC0bits `VES1718  1 e 1 @4078 ]
"14587
[v _INDF0 `VEuc  1 e 1 @4079 ]
"14597
[v _INDF0bits `VES1718  1 e 1 @4079 ]
"14606
[v _INTCON3 `VEuc  1 e 1 @4080 ]
[s S7432 . 1 `uc 1 INT1IF 1 0 :1:0 
`uc 1 INT2IF 1 0 :1:1 
`uc 1 INT3IF 1 0 :1:2 
`uc 1 INT1IE 1 0 :1:3 
`uc 1 INT2IE 1 0 :1:4 
`uc 1 INT3IE 1 0 :1:5 
`uc 1 INT1IP 1 0 :1:6 
`uc 1 INT2IP 1 0 :1:7 
]
"14633
[s S7441 . 1 `uc 1 INT1F 1 0 :1:0 
`uc 1 INT2F 1 0 :1:1 
`uc 1 INT3F 1 0 :1:2 
`uc 1 INT1E 1 0 :1:3 
`uc 1 INT2E 1 0 :1:4 
`uc 1 INT3E 1 0 :1:5 
`uc 1 INT1P 1 0 :1:6 
`uc 1 INT2P 1 0 :1:7 
]
[u S7450 . 1 `S7432 1 . 1 0 `S7441 1 . 1 0 ]
[v _INTCON3bits `VES7450  1 e 1 @4080 ]
"14717
[v _INTCON2 `VEuc  1 e 1 @4081 ]
[s S7472 . 1 `uc 1 . 1 0 :7:0 
`uc 1 NOT_RBPU 1 0 :1:7 
]
"14745
[s S7475 . 1 `uc 1 RBIP 1 0 :1:0 
`uc 1 INT3IP 1 0 :1:1 
`uc 1 TMR0IP 1 0 :1:2 
`uc 1 INTEDG3 1 0 :1:3 
`uc 1 INTEDG2 1 0 :1:4 
`uc 1 INTEDG1 1 0 :1:5 
`uc 1 INTEDG0 1 0 :1:6 
`uc 1 nRBPU 1 0 :1:7 
]
[s S7484 . 1 `uc 1 . 1 0 :1:0 
`uc 1 INT3P 1 0 :1:1 
`uc 1 T0IP 1 0 :1:2 
`uc 1 . 1 0 :4:3 
`uc 1 RBPU 1 0 :1:7 
]
[u S7490 . 1 `S7472 1 . 1 0 `S7475 1 . 1 0 `S7484 1 . 1 0 ]
[v _INTCON2bits `VES7490  1 e 1 @4081 ]
"14809
[v _INTCON `VEuc  1 e 1 @4082 ]
[s S210 . 1 `uc 1 RBIF 1 0 :1:0 
`uc 1 INT0IF 1 0 :1:1 
`uc 1 TMR0IF 1 0 :1:2 
`uc 1 RBIE 1 0 :1:3 
`uc 1 INT0IE 1 0 :1:4 
`uc 1 TMR0IE 1 0 :1:5 
`uc 1 PEIE_GIEL 1 0 :1:6 
`uc 1 GIE_GIEH 1 0 :1:7 
]
"14856
[s S219 . 1 `uc 1 . 1 0 :1:0 
`uc 1 INT0F 1 0 :1:1 
`uc 1 T0IF 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 INT0E 1 0 :1:4 
`uc 1 T0IE 1 0 :1:5 
`uc 1 PEIE 1 0 :1:6 
`uc 1 GIE 1 0 :1:7 
]
[s S228 . 1 `uc 1 . 1 0 :6:0 
`uc 1 GIEL 1 0 :1:6 
`uc 1 GIEH 1 0 :1:7 
]
[u S245 . 1 `S210 1 . 1 0 `S219 1 . 1 0 `S228 1 . 1 0 `S219 1 . 1 0 `S228 1 . 1 0 ]
[v _INTCONbits `VES245  1 e 1 @4082 ]
"14940
[v _PROD `VEus  1 e 2 @4083 ]
"14946
[v _PRODL `VEuc  1 e 1 @4083 ]
"14956
[v _PRODLbits `VES1718  1 e 1 @4083 ]
"14965
[v _PRODH `VEuc  1 e 1 @4084 ]
"14975
[v _PRODHbits `VES1718  1 e 1 @4084 ]
"14984
[v _TABLAT `VEuc  1 e 1 @4085 ]
"14994
[v _TABLATbits `VES1718  1 e 1 @4085 ]
"15004
[v _TBLPTR `VEum  1 e 3 @4086 ]
"15011
[v _TBLPTRL `VEuc  1 e 1 @4086 ]
"15021
[v _TBLPTRLbits `VES1718  1 e 1 @4086 ]
"15030
[v _TBLPTRH `VEuc  1 e 1 @4087 ]
"15040
[v _TBLPTRHbits `VES1718  1 e 1 @4087 ]
"15049
[v _TBLPTRU `VEuc  1 e 1 @4088 ]
"15056
[v _PCLAT `VEum  1 e 3 @4089 ]
"15063
[v _PC `VEum  1 e 3 @4089 ]
"15070
[v _PCL `VEuc  1 e 1 @4089 ]
"15080
[v _PCLbits `VES1718  1 e 1 @4089 ]
"15089
[v _PCLATH `VEuc  1 e 1 @4090 ]
"15099
[v _PCLATHbits `VES1718  1 e 1 @4090 ]
"15108
[v _PCLATU `VEuc  1 e 1 @4091 ]
"15114
[v _STKPTR `VEuc  1 e 1 @4092 ]
[s S7575 . 1 `uc 1 STKPTR 1 0 :5:0 
`uc 1 . 1 0 :1:5 
`uc 1 STKUNF 1 0 :1:6 
`uc 1 STKFUL 1 0 :1:7 
]
"15136
[s S7580 . 1 `uc 1 SP0 1 0 :1:0 
`uc 1 SP1 1 0 :1:1 
`uc 1 SP2 1 0 :1:2 
`uc 1 SP3 1 0 :1:3 
`uc 1 SP4 1 0 :1:4 
`uc 1 . 1 0 :2:5 
`uc 1 STKOVF 1 0 :1:7 
]
[u S7588 . 1 `S7575 1 . 1 0 `S7580 1 . 1 0 ]
[v _STKPTRbits `VES7588  1 e 1 @4092 ]
"15186
[v _TOS `VEum  1 e 3 @4093 ]
"15193
[v _TOSL `VEuc  1 e 1 @4093 ]
"15203
[v _TOSLbits `VES1718  1 e 1 @4093 ]
"15212
[v _TOSH `VEuc  1 e 1 @4094 ]
"15222
[v _TOSHbits `VES1718  1 e 1 @4094 ]
"15231
[v _TOSU `VEuc  1 e 1 @4095 ]
"15243
[v _ABDEN `VEb  1 e 0 @31728 ]
"15245
[v _ABDEN1 `VEb  1 e 0 @31728 ]
"15247
[v _ABDEN2 `VEb  1 e 0 @31712 ]
"15249
[v _ABDOVF `VEb  1 e 0 @31735 ]
"15251
[v _ABDOVF1 `VEb  1 e 0 @31735 ]
"15253
[v _ABDOVF2 `VEb  1 e 0 @31719 ]
"15255
[v _ACKDT `VEb  1 e 0 @32301 ]
"15257
[v _ACKDT1 `VEb  1 e 0 @32301 ]
"15259
[v _ACKDT2 `VEb  1 e 0 @31629 ]
"15261
[v _ACKEN `VEb  1 e 0 @32300 ]
"15263
[v _ACKEN1 `VEb  1 e 0 @32300 ]
"15265
[v _ACKEN2 `VEb  1 e 0 @31628 ]
"15267
[v _ACKSTAT `VEb  1 e 0 @32302 ]
"15269
[v _ACKSTAT1 `VEb  1 e 0 @32302 ]
"15271
[v _ACKSTAT2 `VEb  1 e 0 @31630 ]
"15273
[v _ACQT0 `VEb  1 e 0 @32267 ]
"15275
[v _ACQT1 `VEb  1 e 0 @32268 ]
"15277
[v _ACQT2 `VEb  1 e 0 @32269 ]
"15279
[v _ACTVIE `VEb  1 e 0 @31154 ]
"15281
[v _ACTVIF `VEb  1 e 0 @31506 ]
"15283
[v _ADCAL `VEb  1 e 0 @32270 ]
"15285
[v _ADCS0 `VEb  1 e 0 @32264 ]
"15287
[v _ADCS1 `VEb  1 e 0 @32265 ]
"15289
[v _ADCS2 `VEb  1 e 0 @32266 ]
"15291
[v _ADDEN `VEb  1 e 0 @32099 ]
"15293
[v _ADDEN1 `VEb  1 e 0 @32099 ]
"15295
[v _ADDEN2 `VEb  1 e 0 @31971 ]
"15297
[v _ADDR0 `VEb  1 e 0 @31168 ]
"15299
[v _ADDR1 `VEb  1 e 0 @31169 ]
"15301
[v _ADDR2 `VEb  1 e 0 @31170 ]
"15303
[v _ADDR3 `VEb  1 e 0 @31171 ]
"15305
[v _ADDR4 `VEb  1 e 0 @31172 ]
"15307
[v _ADDR5 `VEb  1 e 0 @31173 ]
"15309
[v _ADDR6 `VEb  1 e 0 @31174 ]
"15311
[v _ADEN `VEb  1 e 0 @32099 ]
"15313
[v _ADFM `VEb  1 e 0 @32271 ]
"15315
[v _ADIE `VEb  1 e 0 @31982 ]
"15317
[v _ADIF `VEb  1 e 0 @31990 ]
"15319
[v _ADIP `VEb  1 e 0 @31998 ]
"15321
[v _ADMSK1 `VEb  1 e 0 @32297 ]
"15323
[v _ADMSK11 `VEb  1 e 0 @32297 ]
"15325
[v _ADMSK12 `VEb  1 e 0 @31625 ]
"15327
[v _ADMSK2 `VEb  1 e 0 @32298 ]
"15329
[v _ADMSK21 `VEb  1 e 0 @32298 ]
"15331
[v _ADMSK22 `VEb  1 e 0 @31626 ]
"15333
[v _ADMSK3 `VEb  1 e 0 @32299 ]
"15335
[v _ADMSK31 `VEb  1 e 0 @32299 ]
"15337
[v _ADMSK32 `VEb  1 e 0 @31627 ]
"15339
[v _ADMSK4 `VEb  1 e 0 @32300 ]
"15341
[v _ADMSK41 `VEb  1 e 0 @32300 ]
"15343
[v _ADMSK42 `VEb  1 e 0 @31628 ]
"15345
[v _ADMSK5 `VEb  1 e 0 @32301 ]
"15347
[v _ADMSK51 `VEb  1 e 0 @32301 ]
"15349
[v _ADMSK52 `VEb  1 e 0 @31629 ]
"15351
[v _ADON `VEb  1 e 0 @32272 ]
"15353
[v _ALRMEN `VEb  1 e 0 @31887 ]
"15355
[v _ALRMPTR0 `VEb  1 e 0 @31880 ]
"15357
[v _ALRMPTR1 `VEb  1 e 0 @31881 ]
"15359
[v _AMASK0 `VEb  1 e 0 @31882 ]
"15361
[v _AMASK1 `VEb  1 e 0 @31883 ]
"15363
[v _AMASK2 `VEb  1 e 0 @31884 ]
"15365
[v _AMASK3 `VEb  1 e 0 @31885 ]
"15367
[v _AN0 `VEb  1 e 0 @31744 ]
"15369
[v _AN1 `VEb  1 e 0 @31745 ]
"15371
[v _AN10 `VEb  1 e 0 @31753 ]
"15373
[v _AN11 `VEb  1 e 0 @31762 ]
"15375
[v _AN12 `VEb  1 e 0 @31752 ]
"15377
[v _AN2 `VEb  1 e 0 @31746 ]
"15379
[v _AN3 `VEb  1 e 0 @31747 ]
"15381
[v _AN4 `VEb  1 e 0 @31749 ]
"15383
[v _AN8 `VEb  1 e 0 @31754 ]
"15385
[v _AN9 `VEb  1 e 0 @31755 ]
"15387
[v _ARPT0 `VEb  1 e 0 @31872 ]
"15389
[v _ARPT1 `VEb  1 e 0 @31873 ]
"15391
[v _ARPT2 `VEb  1 e 0 @31874 ]
"15393
[v _ARPT3 `VEb  1 e 0 @31875 ]
"15395
[v _ARPT4 `VEb  1 e 0 @31876 ]
"15397
[v _ARPT5 `VEb  1 e 0 @31877 ]
"15399
[v _ARPT6 `VEb  1 e 0 @31878 ]
"15401
[v _ARPT7 `VEb  1 e 0 @31879 ]
"15403
[v _BCL1IE `VEb  1 e 0 @32003 ]
"15405
[v _BCL1IF `VEb  1 e 0 @32011 ]
"15407
[v _BCL1IP `VEb  1 e 0 @32019 ]
"15409
[v _BCL2IE `VEb  1 e 0 @32030 ]
"15411
[v _BCL2IF `VEb  1 e 0 @32038 ]
"15413
[v _BCL2IP `VEb  1 e 0 @32046 ]
"15415
[v _BCLIE `VEb  1 e 0 @32003 ]
"15417
[v _BCLIF `VEb  1 e 0 @32011 ]
"15419
[v _BCLIP `VEb  1 e 0 @32019 ]
"15421
[v _BF `VEb  1 e 0 @32312 ]
"15423
[v _BF1 `VEb  1 e 0 @32312 ]
"15425
[v _BF2 `VEb  1 e 0 @31640 ]
"15427
[v _BGVST `VEb  1 e 0 @31790 ]
"15429
[v _BOR `VEb  1 e 0 @32384 ]
"15431
[v _BRG16 `VEb  1 e 0 @31731 ]
"15433
[v _BRG161 `VEb  1 e 0 @31731 ]
"15435
[v _BRG162 `VEb  1 e 0 @31715 ]
"15437
[v _BRGH `VEb  1 e 0 @32106 ]
"15439
[v _BRGH1 `VEb  1 e 0 @32106 ]
"15441
[v _BRGH2 `VEb  1 e 0 @32066 ]
"15443
[v _BTOEE `VEb  1 e 0 @31164 ]
"15445
[v _BTOEF `VEb  1 e 0 @31516 ]
"15447
[v _BTSEE `VEb  1 e 0 @31167 ]
"15449
[v _BTSEF `VEb  1 e 0 @31519 ]
"15451
[v _C1CH0 `VEb  1 e 0 @32400 ]
"15453
[v _C1CH1 `VEb  1 e 0 @32401 ]
"15455
[v _C1INA `VEb  1 e 0 @31744 ]
"15457
[v _C1INB `VEb  1 e 0 @31747 ]
"15459
[v _C2INA `VEb  1 e 0 @31745 ]
"15461
[v _C2INB `VEb  1 e 0 @31746 ]
"15463
[v _CAL0 `VEb  1 e 0 @31216 ]
"15465
[v _CAL1 `VEb  1 e 0 @31217 ]
"15467
[v _CAL2 `VEb  1 e 0 @31218 ]
"15469
[v _CAL3 `VEb  1 e 0 @31219 ]
"15471
[v _CAL4 `VEb  1 e 0 @31220 ]
"15473
[v _CAL5 `VEb  1 e 0 @31221 ]
"15475
[v _CAL6 `VEb  1 e 0 @31222 ]
"15477
[v _CAL7 `VEb  1 e 0 @31223 ]
"15479
[v _CARRY `VEb  1 e 0 @32448 ]
"15481
[v _CCH0 `VEb  1 e 0 @32400 ]
"15483
[v _CCH01 `VEb  1 e 0 @32400 ]
"15485
[v _CCH02 `VEb  1 e 0 @32392 ]
"15487
[v _CCH1 `VEb  1 e 0 @32401 ]
"15489
[v _CCH11 `VEb  1 e 0 @32401 ]
"15491
[v _CCH12 `VEb  1 e 0 @32393 ]
"15493
[v _CCP1IE `VEb  1 e 0 @31978 ]
"15495
[v _CCP1IF `VEb  1 e 0 @31986 ]
"15497
[v _CCP1IP `VEb  1 e 0 @31994 ]
"15499
[v _CCP1M0 `VEb  1 e 0 @32208 ]
"15501
[v _CCP1M1 `VEb  1 e 0 @32209 ]
"15503
[v _CCP1M2 `VEb  1 e 0 @32210 ]
"15505
[v _CCP1M3 `VEb  1 e 0 @32211 ]
"15507
[v _CCP1X `VEb  1 e 0 @32213 ]
"15509
[v _CCP1Y `VEb  1 e 0 @32212 ]
"15511
[v _CCP2 `VEb  1 e 0 @31761 ]
"15513
[v _CCP2IE `VEb  1 e 0 @32000 ]
"15515
[v _CCP2IF `VEb  1 e 0 @32008 ]
"15517
[v _CCP2IP `VEb  1 e 0 @32016 ]
"15519
[v _CCP2M0 `VEb  1 e 0 @32160 ]
"15521
[v _CCP2M1 `VEb  1 e 0 @32161 ]
"15523
[v _CCP2M2 `VEb  1 e 0 @32162 ]
"15525
[v _CCP2M3 `VEb  1 e 0 @32163 ]
"15527
[v _CCP2X `VEb  1 e 0 @32165 ]
"15529
[v _CCP2Y `VEb  1 e 0 @32164 ]
"15531
[v _CCP2_PA2 `VEb  1 e 0 @31755 ]
"15533
[v _CHIME `VEb  1 e 0 @31886 ]
"15535
[v _CHS0 `VEb  1 e 0 @32274 ]
"15537
[v _CHS1 `VEb  1 e 0 @32275 ]
"15539
[v _CHS2 `VEb  1 e 0 @32276 ]
"15541
[v _CHS3 `VEb  1 e 0 @32277 ]
"15543
[v _CHSN3 `VEb  1 e 0 @32267 ]
"15545
[v _CK1 `VEb  1 e 0 @31766 ]
"15547
[v _CKE `VEb  1 e 0 @32318 ]
"15549
[v _CKE1 `VEb  1 e 0 @32318 ]
"15551
[v _CKE2 `VEb  1 e 0 @31646 ]
"15553
[v _CKP `VEb  1 e 0 @32308 ]
"15555
[v _CKP1 `VEb  1 e 0 @32308 ]
"15557
[v _CKP2 `VEb  1 e 0 @31636 ]
"15559
[v _CKTXP `VEb  1 e 0 @31732 ]
"15561
[v _CLKI `VEb  1 e 0 @31751 ]
"15563
[v _CLKO `VEb  1 e 0 @31750 ]
"15565
[v _CM `VEb  1 e 0 @32389 ]
"15567
[v _CM1IE `VEb  1 e 0 @32005 ]
"15569
[v _CM1IF `VEb  1 e 0 @32013 ]
"15571
[v _CM1IP `VEb  1 e 0 @32021 ]
"15573
[v _CM2IE `VEb  1 e 0 @32006 ]
"15575
[v _CM2IF `VEb  1 e 0 @32014 ]
"15577
[v _CM2IP `VEb  1 e 0 @32022 ]
"15579
[v _CMIE `VEb  1 e 0 @32006 ]
"15581
[v _CMIF `VEb  1 e 0 @32014 ]
"15583
[v _CMIP `VEb  1 e 0 @32022 ]
"15585
[v _CMPL0 `VEb  1 e 0 @32254 ]
"15587
[v _CMPL02 `VEb  1 e 0 @32206 ]
"15589
[v _CMPL1 `VEb  1 e 0 @32255 ]
"15591
[v _CMPL12 `VEb  1 e 0 @32207 ]
"15593
[v _COE `VEb  1 e 0 @32406 ]
"15595
[v _COE1 `VEb  1 e 0 @32406 ]
"15597
[v _COE2 `VEb  1 e 0 @32398 ]
"15599
[v _CON `VEb  1 e 0 @32407 ]
"15601
[v _CON1 `VEb  1 e 0 @32407 ]
"15603
[v _CON2 `VEb  1 e 0 @32399 ]
"15605
[v _COUT1 `VEb  1 e 0 @31616 ]
"15607
[v _COUT2 `VEb  1 e 0 @31617 ]
"15609
[v _CPOL `VEb  1 e 0 @32405 ]
"15611
[v _CPOL1 `VEb  1 e 0 @32405 ]
"15613
[v _CPOL2 `VEb  1 e 0 @32397 ]
"15615
[v _CRC16EE `VEb  1 e 0 @31162 ]
"15617
[v _CRC16EF `VEb  1 e 0 @31514 ]
"15619
[v _CRC5EE `VEb  1 e 0 @31161 ]
"15621
[v _CRC5EF `VEb  1 e 0 @31513 ]
"15623
[v _CREF `VEb  1 e 0 @32402 ]
"15625
[v _CREF1 `VEb  1 e 0 @32402 ]
"15627
[v _CREF2 `VEb  1 e 0 @32394 ]
"15629
[v _CREN `VEb  1 e 0 @32100 ]
"15631
[v _CREN1 `VEb  1 e 0 @32100 ]
"15633
[v _CREN2 `VEb  1 e 0 @31972 ]
"15635
[v _CSRC `VEb  1 e 0 @32111 ]
"15637
[v _CSRC1 `VEb  1 e 0 @32111 ]
"15639
[v _CSRC2 `VEb  1 e 0 @32071 ]
"15641
[v _CTEDG1 `VEb  1 e 0 @31754 ]
"15643
[v _CTEDG2 `VEb  1 e 0 @31755 ]
"15645
[v _CTMUEN `VEb  1 e 0 @32159 ]
"15647
[v _CTMUIE `VEb  1 e 0 @32026 ]
"15649
[v _CTMUIF `VEb  1 e 0 @32034 ]
"15651
[v _CTMUIP `VEb  1 e 0 @32042 ]
"15653
[v _CTMUSIDL `VEb  1 e 0 @32157 ]
"15655
[v _CTPLS `VEb  1 e 0 @31762 ]
"15657
[v _CTTRIG `VEb  1 e 0 @32152 ]
"15659
[v _CVR0 `VEb  1 e 0 @31384 ]
"15661
[v _CVR1 `VEb  1 e 0 @31385 ]
"15663
[v _CVR2 `VEb  1 e 0 @31386 ]
"15665
[v _CVR3 `VEb  1 e 0 @31387 ]
"15667
[v _CVREF_MINUS `VEb  1 e 0 @31746 ]
"15669
[v _CVREN `VEb  1 e 0 @31391 ]
"15671
[v _CVROE `VEb  1 e 0 @31390 ]
"15673
[v _CVROEN `VEb  1 e 0 @31390 ]
"15675
[v _CVRR `VEb  1 e 0 @31389 ]
"15677
[v _CVRSS `VEb  1 e 0 @31388 ]
"15679
[v _D1 `VEb  1 e 0 @32317 ]
"15681
[v _DA `VEb  1 e 0 @32317 ]
"15683
[v _DA1 `VEb  1 e 0 @32317 ]
"15685
[v _DA2 `VEb  1 e 0 @31645 ]
"15687
[v _DATA_ADDRESS `VEb  1 e 0 @32317 ]
"15689
[v _DATA_ADDRESS1 `VEb  1 e 0 @32317 ]
"15691
[v _DATA_ADDRESS2 `VEb  1 e 0 @31645 ]
"15693
[v _DC `VEb  1 e 0 @32449 ]
"15695
[v _DC1B0 `VEb  1 e 0 @32212 ]
"15697
[v _DC1B1 `VEb  1 e 0 @32213 ]
"15699
[v _DC2B0 `VEb  1 e 0 @32164 ]
"15701
[v _DC2B1 `VEb  1 e 0 @32165 ]
"15703
[v _DFN8EE `VEb  1 e 0 @31163 ]
"15705
[v _DFN8EF `VEb  1 e 0 @31515 ]
"15707
[v _DIR `VEb  1 e 0 @31522 ]
"15709
[v _DLYCYC0 `VEb  1 e 0 @31796 ]
"15711
[v _DLYCYC1 `VEb  1 e 0 @31797 ]
"15713
[v _DLYCYC2 `VEb  1 e 0 @31798 ]
"15715
[v _DLYCYC3 `VEb  1 e 0 @31799 ]
"15717
[v _DLYINTEN `VEb  1 e 0 @31809 ]
"15719
[v _DMAEN `VEb  1 e 0 @31808 ]
"15721
[v _DONE `VEb  1 e 0 @32273 ]
"15723
[v _DS `VEb  1 e 0 @32259 ]
"15725
[v _DSBOR `VEb  1 e 0 @31329 ]
"15727
[v _DSEN `VEb  1 e 0 @31343 ]
"15729
[v _DSFLT `VEb  1 e 0 @31319 ]
"15731
[v _DSINT0 `VEb  1 e 0 @31320 ]
"15733
[v _DSMCLR `VEb  1 e 0 @31314 ]
"15735
[v _DSPOR `VEb  1 e 0 @31312 ]
"15737
[v _DSRTC `VEb  1 e 0 @31315 ]
"15739
[v _DSULP `VEb  1 e 0 @31317 ]
"15741
[v _DSULPEN `VEb  1 e 0 @31337 ]
"15743
[v _DSWDT `VEb  1 e 0 @31316 ]
"15745
[v _DT1 `VEb  1 e 0 @31767 ]
"15747
[v _DTRXP `VEb  1 e 0 @31733 ]
"15749
[v _DTRXP1 `VEb  1 e 0 @31733 ]
"15751
[v _DTRXP2 `VEb  1 e 0 @31717 ]
"15753
[v _DUPLEX0 `VEb  1 e 0 @31810 ]
"15755
[v _DUPLEX1 `VEb  1 e 0 @31811 ]
"15757
[v _D_A `VEb  1 e 0 @32317 ]
"15759
[v _D_A1 `VEb  1 e 0 @32314 ]
"15761
[v _D_A2 `VEb  1 e 0 @31645 ]
"15763
[v _D_MINUS `VEb  1 e 0 @31764 ]
"15765
[v _D_NOT_A1 `VEb  1 e 0 @32317 ]
"15767
[v _D_PLUS `VEb  1 e 0 @31765 ]
"15769
[v _D_nA `VEb  1 e 0 @32317 ]
"15771
[v _D_nA1 `VEb  1 e 0 @32317 ]
"15773
[v _D_nA2 `VEb  1 e 0 @31645 ]
"15775
[v _ECCP1AS0 `VEb  1 e 0 @32244 ]
"15777
[v _ECCP1AS1 `VEb  1 e 0 @32245 ]
"15779
[v _ECCP1AS2 `VEb  1 e 0 @32246 ]
"15781
[v _ECCP1ASE `VEb  1 e 0 @32247 ]
"15783
[v _ECCP1OD `VEb  1 e 0 @31248 ]
"15785
[v _ECCP2AS0 `VEb  1 e 0 @32196 ]
"15787
[v _ECCP2AS1 `VEb  1 e 0 @32197 ]
"15789
[v _ECCP2AS2 `VEb  1 e 0 @32198 ]
"15791
[v _ECCP2ASE `VEb  1 e 0 @32199 ]
"15793
[v _ECCP2OD `VEb  1 e 0 @31249 ]
"15795
[v _EDG1POL `VEb  1 e 0 @32148 ]
"15797
[v _EDG1SEL0 `VEb  1 e 0 @32146 ]
"15799
[v _EDG1SEL1 `VEb  1 e 0 @32147 ]
"15801
[v _EDG1STAT `VEb  1 e 0 @32144 ]
"15803
[v _EDG2POL `VEb  1 e 0 @32151 ]
"15805
[v _EDG2SEL0 `VEb  1 e 0 @32149 ]
"15807
[v _EDG2SEL1 `VEb  1 e 0 @32150 ]
"15809
[v _EDG2STAT `VEb  1 e 0 @32145 ]
"15811
[v _EDGEN `VEb  1 e 0 @32155 ]
"15813
[v _EDGSEQEN `VEb  1 e 0 @32154 ]
"15815
[v _ENDP0 `VEb  1 e 0 @31523 ]
"15817
[v _ENDP1 `VEb  1 e 0 @31524 ]
"15819
[v _ENDP2 `VEb  1 e 0 @31525 ]
"15821
[v _ENDP3 `VEb  1 e 0 @31526 ]
"15823
[v _EP0CONDIS `VEb  1 e 0 @31027 ]
"15825
[v _EP0HSHK `VEb  1 e 0 @31028 ]
"15827
[v _EP0INEN `VEb  1 e 0 @31025 ]
"15829
[v _EP0OUTEN `VEb  1 e 0 @31026 ]
"15831
[v _EP0STALL `VEb  1 e 0 @31024 ]
"15833
[v _EP1CONDIS `VEb  1 e 0 @31035 ]
"15835
[v _EP1HSHK `VEb  1 e 0 @31036 ]
"15837
[v _EP1INEN `VEb  1 e 0 @31033 ]
"15839
[v _EP1OUTEN `VEb  1 e 0 @31034 ]
"15841
[v _EP1STALL `VEb  1 e 0 @31032 ]
"15843
[v _EP2CONDIS `VEb  1 e 0 @31043 ]
"15845
[v _EP2HSHK `VEb  1 e 0 @31044 ]
"15847
[v _EP2INEN `VEb  1 e 0 @31041 ]
"15849
[v _EP2OUTEN `VEb  1 e 0 @31042 ]
"15851
[v _EP2STALL `VEb  1 e 0 @31040 ]
"15853
[v _EP3CONDIS `VEb  1 e 0 @31051 ]
"15855
[v _EP3HSHK `VEb  1 e 0 @31052 ]
"15857
[v _EP3INEN `VEb  1 e 0 @31049 ]
"15859
[v _EP3OUTEN `VEb  1 e 0 @31050 ]
"15861
[v _EP3STALL `VEb  1 e 0 @31048 ]
"15863
[v _EP4CONDIS `VEb  1 e 0 @31059 ]
"15865
[v _EP4HSHK `VEb  1 e 0 @31060 ]
"15867
[v _EP4INEN `VEb  1 e 0 @31057 ]
"15869
[v _EP4OUTEN `VEb  1 e 0 @31058 ]
"15871
[v _EP4STALL `VEb  1 e 0 @31056 ]
"15873
[v _EP5CONDIS `VEb  1 e 0 @31067 ]
"15875
[v _EP5HSHK `VEb  1 e 0 @31068 ]
"15877
[v _EP5INEN `VEb  1 e 0 @31065 ]
"15879
[v _EP5OUTEN `VEb  1 e 0 @31066 ]
"15881
[v _EP5STALL `VEb  1 e 0 @31064 ]
"15883
[v _EP6CONDIS `VEb  1 e 0 @31075 ]
"15885
[v _EP6HSHK `VEb  1 e 0 @31076 ]
"15887
[v _EP6INEN `VEb  1 e 0 @31073 ]
"15889
[v _EP6OUTEN `VEb  1 e 0 @31074 ]
"15891
[v _EP6STALL `VEb  1 e 0 @31072 ]
"15893
[v _EP7CONDIS `VEb  1 e 0 @31083 ]
"15895
[v _EP7HSHK `VEb  1 e 0 @31084 ]
"15897
[v _EP7INEN `VEb  1 e 0 @31081 ]
"15899
[v _EP7OUTEN `VEb  1 e 0 @31082 ]
"15901
[v _EP7STALL `VEb  1 e 0 @31080 ]
"15903
[v _EPCONDIS `VEb  1 e 0 @31027 ]
"15905
[v _EPCONDIS0 `VEb  1 e 0 @31027 ]
"15907
[v _EPCONDIS1 `VEb  1 e 0 @31035 ]
"15909
[v _EPCONDIS10 `VEb  1 e 0 @31107 ]
"15911
[v _EPCONDIS11 `VEb  1 e 0 @31115 ]
"15913
[v _EPCONDIS12 `VEb  1 e 0 @31123 ]
"15915
[v _EPCONDIS13 `VEb  1 e 0 @31131 ]
"15917
[v _EPCONDIS14 `VEb  1 e 0 @31139 ]
"15919
[v _EPCONDIS15 `VEb  1 e 0 @31147 ]
"15921
[v _EPCONDIS2 `VEb  1 e 0 @31043 ]
"15923
[v _EPCONDIS3 `VEb  1 e 0 @31051 ]
"15925
[v _EPCONDIS4 `VEb  1 e 0 @31059 ]
"15927
[v _EPCONDIS5 `VEb  1 e 0 @31067 ]
"15929
[v _EPCONDIS6 `VEb  1 e 0 @31075 ]
"15931
[v _EPCONDIS7 `VEb  1 e 0 @31083 ]
"15933
[v _EPCONDIS8 `VEb  1 e 0 @31091 ]
"15935
[v _EPCONDIS9 `VEb  1 e 0 @31099 ]
"15937
[v _EPHSHK `VEb  1 e 0 @31028 ]
"15939
[v _EPHSHK0 `VEb  1 e 0 @31028 ]
"15941
[v _EPHSHK1 `VEb  1 e 0 @31036 ]
"15943
[v _EPHSHK10 `VEb  1 e 0 @31108 ]
"15945
[v _EPHSHK11 `VEb  1 e 0 @31116 ]
"15947
[v _EPHSHK12 `VEb  1 e 0 @31124 ]
"15949
[v _EPHSHK13 `VEb  1 e 0 @31132 ]
"15951
[v _EPHSHK14 `VEb  1 e 0 @31140 ]
"15953
[v _EPHSHK15 `VEb  1 e 0 @31148 ]
"15955
[v _EPHSHK2 `VEb  1 e 0 @31044 ]
"15957
[v _EPHSHK3 `VEb  1 e 0 @31052 ]
"15959
[v _EPHSHK4 `VEb  1 e 0 @31060 ]
"15961
[v _EPHSHK5 `VEb  1 e 0 @31068 ]
"15963
[v _EPHSHK6 `VEb  1 e 0 @31076 ]
"15965
[v _EPHSHK7 `VEb  1 e 0 @31084 ]
"15967
[v _EPHSHK8 `VEb  1 e 0 @31092 ]
"15969
[v _EPHSHK9 `VEb  1 e 0 @31100 ]
"15971
[v _EPINEN `VEb  1 e 0 @31025 ]
"15973
[v _EPINEN0 `VEb  1 e 0 @31025 ]
"15975
[v _EPINEN1 `VEb  1 e 0 @31033 ]
"15977
[v _EPINEN10 `VEb  1 e 0 @31105 ]
"15979
[v _EPINEN11 `VEb  1 e 0 @31113 ]
"15981
[v _EPINEN12 `VEb  1 e 0 @31121 ]
"15983
[v _EPINEN13 `VEb  1 e 0 @31129 ]
"15985
[v _EPINEN14 `VEb  1 e 0 @31137 ]
"15987
[v _EPINEN15 `VEb  1 e 0 @31145 ]
"15989
[v _EPINEN2 `VEb  1 e 0 @31041 ]
"15991
[v _EPINEN3 `VEb  1 e 0 @31049 ]
"15993
[v _EPINEN4 `VEb  1 e 0 @31057 ]
"15995
[v _EPINEN5 `VEb  1 e 0 @31065 ]
"15997
[v _EPINEN6 `VEb  1 e 0 @31073 ]
"15999
[v _EPINEN7 `VEb  1 e 0 @31081 ]
"16001
[v _EPINEN8 `VEb  1 e 0 @31089 ]
"16003
[v _EPINEN9 `VEb  1 e 0 @31097 ]
"16005
[v _EPOUTEN `VEb  1 e 0 @31026 ]
"16007
[v _EPOUTEN0 `VEb  1 e 0 @31026 ]
"16009
[v _EPOUTEN1 `VEb  1 e 0 @31034 ]
"16011
[v _EPOUTEN10 `VEb  1 e 0 @31106 ]
"16013
[v _EPOUTEN11 `VEb  1 e 0 @31114 ]
"16015
[v _EPOUTEN12 `VEb  1 e 0 @31122 ]
"16017
[v _EPOUTEN13 `VEb  1 e 0 @31130 ]
"16019
[v _EPOUTEN14 `VEb  1 e 0 @31138 ]
"16021
[v _EPOUTEN15 `VEb  1 e 0 @31146 ]
"16023
[v _EPOUTEN2 `VEb  1 e 0 @31042 ]
"16025
[v _EPOUTEN3 `VEb  1 e 0 @31050 ]
"16027
[v _EPOUTEN4 `VEb  1 e 0 @31058 ]
"16029
[v _EPOUTEN5 `VEb  1 e 0 @31066 ]
"16031
[v _EPOUTEN6 `VEb  1 e 0 @31074 ]
"16033
[v _EPOUTEN7 `VEb  1 e 0 @31082 ]
"16035
[v _EPOUTEN8 `VEb  1 e 0 @31090 ]
"16037
[v _EPOUTEN9 `VEb  1 e 0 @31098 ]
"16039
[v _EPSTALL `VEb  1 e 0 @31024 ]
"16041
[v _EPSTALL0 `VEb  1 e 0 @31024 ]
"16043
[v _EPSTALL1 `VEb  1 e 0 @31032 ]
"16045
[v _EPSTALL10 `VEb  1 e 0 @31104 ]
"16047
[v _EPSTALL11 `VEb  1 e 0 @31112 ]
"16049
[v _EPSTALL12 `VEb  1 e 0 @31120 ]
"16051
[v _EPSTALL13 `VEb  1 e 0 @31128 ]
"16053
[v _EPSTALL14 `VEb  1 e 0 @31136 ]
"16055
[v _EPSTALL15 `VEb  1 e 0 @31144 ]
"16057
[v _EPSTALL2 `VEb  1 e 0 @31040 ]
"16059
[v _EPSTALL3 `VEb  1 e 0 @31048 ]
"16061
[v _EPSTALL4 `VEb  1 e 0 @31056 ]
"16063
[v _EPSTALL5 `VEb  1 e 0 @31064 ]
"16065
[v _EPSTALL6 `VEb  1 e 0 @31072 ]
"16067
[v _EPSTALL7 `VEb  1 e 0 @31080 ]
"16069
[v _EPSTALL8 `VEb  1 e 0 @31088 ]
"16071
[v _EPSTALL9 `VEb  1 e 0 @31096 ]
"16073
[v _EVPOL0 `VEb  1 e 0 @32403 ]
"16075
[v _EVPOL01 `VEb  1 e 0 @32403 ]
"16077
[v _EVPOL02 `VEb  1 e 0 @32395 ]
"16079
[v _EVPOL1 `VEb  1 e 0 @32404 ]
"16081
[v _EVPOL11 `VEb  1 e 0 @32404 ]
"16083
[v _EVPOL12 `VEb  1 e 0 @32396 ]
"16085
[v _FERR `VEb  1 e 0 @32098 ]
"16087
[v _FERR1 `VEb  1 e 0 @32098 ]
"16089
[v _FERR2 `VEb  1 e 0 @31970 ]
"16091
[v _FREE `VEb  1 e 0 @32052 ]
"16093
[v _FRM0 `VEb  1 e 0 @31488 ]
"16095
[v _FRM1 `VEb  1 e 0 @31489 ]
"16097
[v _FRM10 `VEb  1 e 0 @31498 ]
"16099
[v _FRM2 `VEb  1 e 0 @31490 ]
"16101
[v _FRM3 `VEb  1 e 0 @31491 ]
"16103
[v _FRM4 `VEb  1 e 0 @31492 ]
"16105
[v _FRM5 `VEb  1 e 0 @31493 ]
"16107
[v _FRM6 `VEb  1 e 0 @31494 ]
"16109
[v _FRM7 `VEb  1 e 0 @31495 ]
"16111
[v _FRM8 `VEb  1 e 0 @31496 ]
"16113
[v _FRM9 `VEb  1 e 0 @31497 ]
"16115
[v _FSEN `VEb  1 e 0 @31178 ]
"16117
[v _GCEN `VEb  1 e 0 @32303 ]
"16119
[v _GCEN1 `VEb  1 e 0 @32303 ]
"16121
[v _GCEN2 `VEb  1 e 0 @31631 ]
"16123
[v _GIE `VEb  1 e 0 @32663 ]
"16125
[v _GIEH `VEb  1 e 0 @32663 ]
"16127
[v _GIEL `VEb  1 e 0 @32662 ]
"16129
[v _GIE_GIEH `VEb  1 e 0 @32663 ]
"16131
[v _GO `VEb  1 e 0 @32273 ]
"16133
[v _GODONE `VEb  1 e 0 @32273 ]
"16135
[v _GO_DONE `VEb  1 e 0 @32273 ]
"16137
[v _GO_NOT_DONE `VEb  1 e 0 @32273 ]
"16139
[v _GO_nDONE `VEb  1 e 0 @32273 ]
"16141
[v _HALFSEC `VEb  1 e 0 @31227 ]
"16143
[v _HLVDEN `VEb  1 e 0 @31788 ]
"16145
[v _HLVDIN `VEb  1 e 0 @31749 ]
"16147
[v _HLVDL0 `VEb  1 e 0 @31784 ]
"16149
[v _HLVDL1 `VEb  1 e 0 @31785 ]
"16151
[v _HLVDL2 `VEb  1 e 0 @31786 ]
"16153
[v _HLVDL3 `VEb  1 e 0 @31787 ]
"16155
[v _I2C_DAT `VEb  1 e 0 @32317 ]
"16157
[v _I2C_DAT1 `VEb  1 e 0 @32317 ]
"16159
[v _I2C_DAT2 `VEb  1 e 0 @31645 ]
"16161
[v _I2C_READ `VEb  1 e 0 @32314 ]
"16163
[v _I2C_READ1 `VEb  1 e 0 @32314 ]
"16165
[v _I2C_READ2 `VEb  1 e 0 @31642 ]
"16167
[v _I2C_START `VEb  1 e 0 @32315 ]
"16169
[v _I2C_START1 `VEb  1 e 0 @32315 ]
"16171
[v _I2C_START2 `VEb  1 e 0 @31643 ]
"16173
[v _I2C_STOP `VEb  1 e 0 @32316 ]
"16175
[v _I2C_STOP1 `VEb  1 e 0 @32316 ]
"16177
[v _I2C_STOP2 `VEb  1 e 0 @31644 ]
"16179
[v _IDISSEN `VEb  1 e 0 @32153 ]
"16181
[v _IDLEIE `VEb  1 e 0 @31156 ]
"16183
[v _IDLEIF `VEb  1 e 0 @31508 ]
"16185
[v _IDLEN `VEb  1 e 0 @32415 ]
"16187
[v _INT0 `VEb  1 e 0 @31752 ]
"16189
[v _INT0E `VEb  1 e 0 @32660 ]
"16191
[v _INT0F `VEb  1 e 0 @32657 ]
"16193
[v _INT0IE `VEb  1 e 0 @32660 ]
"16195
[v _INT0IF `VEb  1 e 0 @32657 ]
"16197
[v _INT1E `VEb  1 e 0 @32643 ]
"16199
[v _INT1F `VEb  1 e 0 @32640 ]
"16201
[v _INT1IE `VEb  1 e 0 @32643 ]
"16203
[v _INT1IF `VEb  1 e 0 @32640 ]
"16205
[v _INT1IP `VEb  1 e 0 @32646 ]
"16207
[v _INT1P `VEb  1 e 0 @32646 ]
"16209
[v _INT2E `VEb  1 e 0 @32644 ]
"16211
[v _INT2F `VEb  1 e 0 @32641 ]
"16213
[v _INT2IE `VEb  1 e 0 @32644 ]
"16215
[v _INT2IF `VEb  1 e 0 @32641 ]
"16217
[v _INT2IP `VEb  1 e 0 @32647 ]
"16219
[v _INT2P `VEb  1 e 0 @32647 ]
"16221
[v _INT3E `VEb  1 e 0 @32645 ]
"16223
[v _INT3F `VEb  1 e 0 @32642 ]
"16225
[v _INT3IE `VEb  1 e 0 @32645 ]
"16227
[v _INT3IF `VEb  1 e 0 @32642 ]
"16229
[v _INT3IP `VEb  1 e 0 @32649 ]
"16231
[v _INT3P `VEb  1 e 0 @32649 ]
"16233
[v _INTEDG0 `VEb  1 e 0 @32654 ]
"16235
[v _INTEDG1 `VEb  1 e 0 @32653 ]
"16237
[v _INTEDG2 `VEb  1 e 0 @32652 ]
"16239
[v _INTEDG3 `VEb  1 e 0 @32651 ]
"16241
[v _INTLVL0 `VEb  1 e 0 @31792 ]
"16243
[v _INTLVL1 `VEb  1 e 0 @31793 ]
"16245
[v _INTLVL2 `VEb  1 e 0 @31794 ]
"16247
[v _INTLVL3 `VEb  1 e 0 @31795 ]
"16249
[v _INTSRC `VEb  1 e 0 @31967 ]
"16251
[v _IOLOCK `VEb  1 e 0 @30712 ]
"16253
[v _IPEN `VEb  1 e 0 @32391 ]
"16255
[v _IRCF0 `VEb  1 e 0 @32412 ]
"16257
[v _IRCF1 `VEb  1 e 0 @32413 ]
"16259
[v _IRCF2 `VEb  1 e 0 @32414 ]
"16261
[v _IRNG0 `VEb  1 e 0 @32136 ]
"16263
[v _IRNG1 `VEb  1 e 0 @32137 ]
"16265
[v _IRVST `VEb  1 e 0 @31789 ]
"16267
[v _ITRIM0 `VEb  1 e 0 @32138 ]
"16269
[v _ITRIM1 `VEb  1 e 0 @32139 ]
"16271
[v _ITRIM2 `VEb  1 e 0 @32140 ]
"16273
[v _ITRIM3 `VEb  1 e 0 @32141 ]
"16275
[v _ITRIM4 `VEb  1 e 0 @32142 ]
"16277
[v _ITRIM5 `VEb  1 e 0 @32143 ]
"16279
[v _KBI0 `VEb  1 e 0 @31756 ]
"16281
[v _KBI1 `VEb  1 e 0 @31757 ]
"16283
[v _KBI2 `VEb  1 e 0 @31758 ]
"16285
[v _KBI3 `VEb  1 e 0 @31759 ]
"16287
[v _LA0 `VEb  1 e 0 @31816 ]
"16289
[v _LA1 `VEb  1 e 0 @31817 ]
"16291
[v _LA2 `VEb  1 e 0 @31818 ]
"16293
[v _LA3 `VEb  1 e 0 @31819 ]
"16295
[v _LA4 `VEb  1 e 0 @31820 ]
"16297
[v _LA5 `VEb  1 e 0 @31821 ]
"16299
[v _LA6 `VEb  1 e 0 @31822 ]
"16301
[v _LA7 `VEb  1 e 0 @31823 ]
"16303
[v _LATA0 `VEb  1 e 0 @31816 ]
"16305
[v _LATA1 `VEb  1 e 0 @31817 ]
"16307
[v _LATA2 `VEb  1 e 0 @31818 ]
"16309
[v _LATA3 `VEb  1 e 0 @31819 ]
"16311
[v _LATA5 `VEb  1 e 0 @31821 ]
"16313
[v _LATA6 `VEb  1 e 0 @31822 ]
"16315
[v _LATA7 `VEb  1 e 0 @31823 ]
"16317
[v _LATB0 `VEb  1 e 0 @31824 ]
"16319
[v _LATB1 `VEb  1 e 0 @31825 ]
"16321
[v _LATB2 `VEb  1 e 0 @31826 ]
"16323
[v _LATB3 `VEb  1 e 0 @31827 ]
"16325
[v _LATB4 `VEb  1 e 0 @31828 ]
"16327
[v _LATB5 `VEb  1 e 0 @31829 ]
"16329
[v _LATB6 `VEb  1 e 0 @31830 ]
"16331
[v _LATB7 `VEb  1 e 0 @31831 ]
"16333
[v _LATC0 `VEb  1 e 0 @31832 ]
"16335
[v _LATC1 `VEb  1 e 0 @31833 ]
"16337
[v _LATC2 `VEb  1 e 0 @31834 ]
"16339
[v _LATC4 `VEb  1 e 0 @31836 ]
"16341
[v _LATC5 `VEb  1 e 0 @31837 ]
"16343
[v _LATC6 `VEb  1 e 0 @31838 ]
"16345
[v _LATC7 `VEb  1 e 0 @31839 ]
"16347
[v _LB0 `VEb  1 e 0 @31824 ]
"16349
[v _LB1 `VEb  1 e 0 @31825 ]
"16351
[v _LB2 `VEb  1 e 0 @31826 ]
"16353
[v _LB3 `VEb  1 e 0 @31827 ]
"16355
[v _LB4 `VEb  1 e 0 @31828 ]
"16357
[v _LB5 `VEb  1 e 0 @31829 ]
"16359
[v _LB6 `VEb  1 e 0 @31830 ]
"16361
[v _LB7 `VEb  1 e 0 @31831 ]
"16363
[v _LC0 `VEb  1 e 0 @31832 ]
"16365
[v _LC1 `VEb  1 e 0 @31833 ]
"16367
[v _LC2 `VEb  1 e 0 @31834 ]
"16369
[v _LC3 `VEb  1 e 0 @31835 ]
"16371
[v _LC4 `VEb  1 e 0 @31836 ]
"16373
[v _LC5 `VEb  1 e 0 @31837 ]
"16375
[v _LC6 `VEb  1 e 0 @31838 ]
"16377
[v _LC7 `VEb  1 e 0 @31839 ]
"16379
[v _LVDIE `VEb  1 e 0 @32002 ]
"16381
[v _LVDIF `VEb  1 e 0 @32010 ]
"16383
[v _LVDIN `VEb  1 e 0 @31749 ]
"16385
[v _LVDIP `VEb  1 e 0 @32018 ]
"16387
[v _LVDSTAT `VEb  1 e 0 @32262 ]
"16389
[v _MSK0 `VEb  1 e 0 @32320 ]
"16391
[v _MSK01 `VEb  1 e 0 @32320 ]
"16393
[v _MSK02 `VEb  1 e 0 @31648 ]
"16395
[v _MSK1 `VEb  1 e 0 @32321 ]
"16397
[v _MSK11 `VEb  1 e 0 @32321 ]
"16399
[v _MSK12 `VEb  1 e 0 @31649 ]
"16401
[v _MSK2 `VEb  1 e 0 @32322 ]
"16403
[v _MSK21 `VEb  1 e 0 @32322 ]
"16405
[v _MSK22 `VEb  1 e 0 @31650 ]
"16407
[v _MSK3 `VEb  1 e 0 @32323 ]
"16409
[v _MSK31 `VEb  1 e 0 @32323 ]
"16411
[v _MSK32 `VEb  1 e 0 @31651 ]
"16413
[v _MSK4 `VEb  1 e 0 @32324 ]
"16415
[v _MSK41 `VEb  1 e 0 @32324 ]
"16417
[v _MSK42 `VEb  1 e 0 @31652 ]
"16419
[v _MSK5 `VEb  1 e 0 @32325 ]
"16421
[v _MSK51 `VEb  1 e 0 @32325 ]
"16423
[v _MSK52 `VEb  1 e 0 @31653 ]
"16425
[v _MSK6 `VEb  1 e 0 @32326 ]
"16427
[v _MSK61 `VEb  1 e 0 @32326 ]
"16429
[v _MSK62 `VEb  1 e 0 @31654 ]
"16431
[v _MSK7 `VEb  1 e 0 @32327 ]
"16433
[v _MSK71 `VEb  1 e 0 @32327 ]
"16435
[v _MSK72 `VEb  1 e 0 @31655 ]
"16437
[v _NEGATIVE `VEb  1 e 0 @32452 ]
"16439
[v _NOT_A `VEb  1 e 0 @32317 ]
"16441
[v _NOT_A1 `VEb  1 e 0 @32317 ]
"16443
[v _NOT_ADDRESS `VEb  1 e 0 @32317 ]
"16445
[v _NOT_ADDRESS1 `VEb  1 e 0 @32317 ]
"16447
[v _NOT_BOR `VEb  1 e 0 @32384 ]
"16449
[v _NOT_CM `VEb  1 e 0 @32389 ]
"16451
[v _NOT_DONE `VEb  1 e 0 @32273 ]
"16453
[v _NOT_PD `VEb  1 e 0 @32386 ]
"16455
[v _NOT_POR `VEb  1 e 0 @32385 ]
"16457
[v _NOT_RBPU `VEb  1 e 0 @32655 ]
"16459
[v _NOT_RC8 `VEb  1 e 0 @32102 ]
"16461
[v _NOT_RI `VEb  1 e 0 @32388 ]
"16463
[v _NOT_SS1 `VEb  1 e 0 @31749 ]
"16465
[v _NOT_TO `VEb  1 e 0 @32387 ]
"16467
[v _NOT_TX8 `VEb  1 e 0 @32110 ]
"16469
[v _NOT_UOE `VEb  1 e 0 @31761 ]
"16471
[v _NOT_W `VEb  1 e 0 @32314 ]
"16473
[v _NOT_W1 `VEb  1 e 0 @32314 ]
"16475
[v _NOT_WRITE `VEb  1 e 0 @32314 ]
"16477
[v _NOT_WRITE1 `VEb  1 e 0 @32314 ]
"16479
[v _OERR `VEb  1 e 0 @32097 ]
"16481
[v _OERR1 `VEb  1 e 0 @32097 ]
"16483
[v _OERR2 `VEb  1 e 0 @31969 ]
"16485
[v _OSC1 `VEb  1 e 0 @31751 ]
"16487
[v _OSC2 `VEb  1 e 0 @31750 ]
"16489
[v _OSCFIE `VEb  1 e 0 @32007 ]
"16491
[v _OSCFIF `VEb  1 e 0 @32015 ]
"16493
[v _OSCFIP `VEb  1 e 0 @32023 ]
"16495
[v _OSTS `VEb  1 e 0 @32411 ]
"16497
[v _OV `VEb  1 e 0 @32451 ]
"16499
[v _OVERFLOW `VEb  1 e 0 @32451 ]
"16501
[v _P1 `VEb  1 e 0 @32316 ]
"16503
[v _P1DC0 `VEb  1 e 0 @32232 ]
"16505
[v _P1DC1 `VEb  1 e 0 @32233 ]
"16507
[v _P1DC2 `VEb  1 e 0 @32234 ]
"16509
[v _P1DC3 `VEb  1 e 0 @32235 ]
"16511
[v _P1DC4 `VEb  1 e 0 @32236 ]
"16513
[v _P1DC5 `VEb  1 e 0 @32237 ]
"16515
[v _P1DC6 `VEb  1 e 0 @32238 ]
"16517
[v _P1M0 `VEb  1 e 0 @32214 ]
"16519
[v _P1M1 `VEb  1 e 0 @32215 ]
"16521
[v _P1RSEN `VEb  1 e 0 @32239 ]
"16523
[v _P2 `VEb  1 e 0 @31644 ]
"16525
[v _P2DC0 `VEb  1 e 0 @32184 ]
"16527
[v _P2DC02 `VEb  1 e 0 @32200 ]
"16529
[v _P2DC0CON `VEb  1 e 0 @32200 ]
"16531
[v _P2DC1 `VEb  1 e 0 @32185 ]
"16533
[v _P2DC12 `VEb  1 e 0 @32201 ]
"16535
[v _P2DC1CON `VEb  1 e 0 @32201 ]
"16537
[v _P2DC2 `VEb  1 e 0 @32186 ]
"16539
[v _P2DC22 `VEb  1 e 0 @32202 ]
"16541
[v _P2DC2CON `VEb  1 e 0 @32202 ]
"16543
[v _P2DC3 `VEb  1 e 0 @32187 ]
"16545
[v _P2DC32 `VEb  1 e 0 @32203 ]
"16547
[v _P2DC3CON `VEb  1 e 0 @32203 ]
"16549
[v _P2DC4 `VEb  1 e 0 @32188 ]
"16551
[v _P2DC42 `VEb  1 e 0 @32204 ]
"16553
[v _P2DC4CON `VEb  1 e 0 @32204 ]
"16555
[v _P2DC5 `VEb  1 e 0 @32189 ]
"16557
[v _P2DC52 `VEb  1 e 0 @32205 ]
"16559
[v _P2DC5CON `VEb  1 e 0 @32205 ]
"16561
[v _P2DC6 `VEb  1 e 0 @32190 ]
"16563
[v _P2DC62 `VEb  1 e 0 @32206 ]
"16565
[v _P2DC6CON `VEb  1 e 0 @32206 ]
"16567
[v _P2M0 `VEb  1 e 0 @32166 ]
"16569
[v _P2M1 `VEb  1 e 0 @32167 ]
"16571
[v _P2RSEN `VEb  1 e 0 @32191 ]
"16573
[v _PA1 `VEb  1 e 0 @31762 ]
"16575
[v _PA2 `VEb  1 e 0 @31761 ]
"16577
[v _PCFG0 `VEb  1 e 0 @31296 ]
"16579
[v _PCFG1 `VEb  1 e 0 @31297 ]
"16581
[v _PCFG10 `VEb  1 e 0 @31306 ]
"16583
[v _PCFG11 `VEb  1 e 0 @31307 ]
"16585
[v _PCFG12 `VEb  1 e 0 @31308 ]
"16587
[v _PCFG14 `VEb  1 e 0 @31310 ]
"16589
[v _PCFG15 `VEb  1 e 0 @31311 ]
"16591
[v _PCFG2 `VEb  1 e 0 @31298 ]
"16593
[v _PCFG3 `VEb  1 e 0 @31299 ]
"16595
[v _PCFG4 `VEb  1 e 0 @31300 ]
"16597
[v _PCFG8 `VEb  1 e 0 @31304 ]
"16599
[v _PCFG9 `VEb  1 e 0 @31305 ]
"16601
[v _PD `VEb  1 e 0 @32386 ]
"16603
[v _PEIE `VEb  1 e 0 @32662 ]
"16605
[v _PEIE_GIEL `VEb  1 e 0 @32662 ]
"16607
[v _PEN `VEb  1 e 0 @32298 ]
"16609
[v _PEN1 `VEb  1 e 0 @32298 ]
"16611
[v _PEN2 `VEb  1 e 0 @31626 ]
"16613
[v _PGC `VEb  1 e 0 @31758 ]
"16615
[v _PGD `VEb  1 e 0 @31759 ]
"16617
[v _PIDEE `VEb  1 e 0 @31160 ]
"16619
[v _PIDEF `VEb  1 e 0 @31512 ]
"16621
[v _PKTDIS `VEb  1 e 0 @31532 ]
"16623
[v _PLLEN `VEb  1 e 0 @31966 ]
"16625
[v _PMPTTL `VEb  1 e 0 @31200 ]
"16627
[v _POR `VEb  1 e 0 @32385 ]
"16629
[v _PPB0 `VEb  1 e 0 @31176 ]
"16631
[v _PPB1 `VEb  1 e 0 @31177 ]
"16633
[v _PPBI `VEb  1 e 0 @31521 ]
"16635
[v _PPBRST `VEb  1 e 0 @31534 ]
"16637
[v _PSA `VEb  1 e 0 @32427 ]
"16639
[v _PSS1AC0 `VEb  1 e 0 @32242 ]
"16641
[v _PSS1AC1 `VEb  1 e 0 @32243 ]
"16643
[v _PSS1BD0 `VEb  1 e 0 @32240 ]
"16645
[v _PSS1BD1 `VEb  1 e 0 @32241 ]
"16647
[v _PSS2AC0 `VEb  1 e 0 @32194 ]
"16649
[v _PSS2AC1 `VEb  1 e 0 @32195 ]
"16651
[v _PSS2BD0 `VEb  1 e 0 @32192 ]
"16653
[v _PSS2BD1 `VEb  1 e 0 @32193 ]
"16655
[v _R1 `VEb  1 e 0 @32314 ]
"16657
[v _RA0 `VEb  1 e 0 @31744 ]
"16659
[v _RA1 `VEb  1 e 0 @31745 ]
"16661
[v _RA2 `VEb  1 e 0 @31746 ]
"16663
[v _RA3 `VEb  1 e 0 @31747 ]
"16665
[v _RA4 `VEb  1 e 0 @31748 ]
"16667
[v _RA5 `VEb  1 e 0 @31749 ]
"16669
[v _RA6 `VEb  1 e 0 @31750 ]
"16671
[v _RA7 `VEb  1 e 0 @31751 ]
"16673
[v _RB0 `VEb  1 e 0 @31752 ]
"16675
[v _RB1 `VEb  1 e 0 @31753 ]
"16677
[v _RB2 `VEb  1 e 0 @31754 ]
"16679
[v _RB3 `VEb  1 e 0 @31755 ]
"16681
[v _RB4 `VEb  1 e 0 @31756 ]
"16683
[v _RB5 `VEb  1 e 0 @31757 ]
"16685
[v _RB6 `VEb  1 e 0 @31758 ]
"16687
[v _RB7 `VEb  1 e 0 @31759 ]
"16689
[v _RBIE `VEb  1 e 0 @32659 ]
"16691
[v _RBIF `VEb  1 e 0 @32656 ]
"16693
[v _RBIP `VEb  1 e 0 @32648 ]
"16695
[v _RBPU `VEb  1 e 0 @32655 ]
"16697
[v _RC0 `VEb  1 e 0 @31760 ]
"16699
[v _RC1 `VEb  1 e 0 @31761 ]
"16701
[v _RC1IE `VEb  1 e 0 @31981 ]
"16703
[v _RC1IF `VEb  1 e 0 @31989 ]
"16705
[v _RC1IP `VEb  1 e 0 @31997 ]
"16707
[v _RC2 `VEb  1 e 0 @31762 ]
"16709
[v _RC2IE `VEb  1 e 0 @32029 ]
"16711
[v _RC2IF `VEb  1 e 0 @32037 ]
"16713
[v _RC2IP `VEb  1 e 0 @32045 ]
"16715
[v _RC3 `VEb  1 e 0 @31763 ]
"16717
[v _RC4 `VEb  1 e 0 @31764 ]
"16719
[v _RC5 `VEb  1 e 0 @31765 ]
"16721
[v _RC6 `VEb  1 e 0 @31766 ]
"16723
[v _RC7 `VEb  1 e 0 @31767 ]
"16725
[v _RC8_9 `VEb  1 e 0 @32102 ]
"16727
[v _RC8_92 `VEb  1 e 0 @31974 ]
"16729
[v _RC9 `VEb  1 e 0 @32102 ]
"16731
[v _RC92 `VEb  1 e 0 @31974 ]
"16733
[v _RCD8 `VEb  1 e 0 @32096 ]
"16735
[v _RCD82 `VEb  1 e 0 @31968 ]
"16737
[v _RCEN `VEb  1 e 0 @32299 ]
"16739
[v _RCEN1 `VEb  1 e 0 @32299 ]
"16741
[v _RCEN2 `VEb  1 e 0 @31627 ]
"16743
[v _RCIDL `VEb  1 e 0 @31734 ]
"16745
[v _RCIDL1 `VEb  1 e 0 @31734 ]
"16747
[v _RCIDL2 `VEb  1 e 0 @31718 ]
"16749
[v _RCIE `VEb  1 e 0 @31981 ]
"16751
[v _RCIF `VEb  1 e 0 @31989 ]
"16753
[v _RCIP `VEb  1 e 0 @31997 ]
"16755
[v _RCMT `VEb  1 e 0 @31734 ]
"16757
[v _RCMT1 `VEb  1 e 0 @31734 ]
"16759
[v _RCMT2 `VEb  1 e 0 @31718 ]
"16761
[v _RCV `VEb  1 e 0 @31749 ]
"16763
[v _RD16 `VEb  1 e 0 @32361 ]
"16765
[v _RD161 `VEb  1 e 0 @32361 ]
"16767
[v _RD163 `VEb  1 e 0 @31695 ]
"16769
[v _READ_WRITE `VEb  1 e 0 @32314 ]
"16771
[v _READ_WRITE1 `VEb  1 e 0 @32314 ]
"16773
[v _READ_WRITE2 `VEb  1 e 0 @31642 ]
"16775
[v _REFO `VEb  1 e 0 @31754 ]
"16777
[v _REGSLP `VEb  1 e 0 @32263 ]
"16779
[v _RELEASE `VEb  1 e 0 @31328 ]
"16781
[v _RESUME `VEb  1 e 0 @31530 ]
"16783
[v _RI `VEb  1 e 0 @32388 ]
"16785
[v _RJPU `VEb  1 e 0 @31751 ]
"16787
[v _RODIV0 `VEb  1 e 0 @31208 ]
"16789
[v _RODIV1 `VEb  1 e 0 @31209 ]
"16791
[v _RODIV2 `VEb  1 e 0 @31210 ]
"16793
[v _RODIV3 `VEb  1 e 0 @31211 ]
"16795
[v _ROON `VEb  1 e 0 @31215 ]
"16797
[v _ROSEL `VEb  1 e 0 @31212 ]
"16799
[v _ROSSLP `VEb  1 e 0 @31213 ]
"16801
[v _RP0 `VEb  1 e 0 @31744 ]
"16803
[v _RP1 `VEb  1 e 0 @31745 ]
"16805
[v _RP10 `VEb  1 e 0 @31759 ]
"16807
[v _RP11 `VEb  1 e 0 @31760 ]
"16809
[v _RP12 `VEb  1 e 0 @31761 ]
"16811
[v _RP13 `VEb  1 e 0 @31762 ]
"16813
[v _RP17 `VEb  1 e 0 @31766 ]
"16815
[v _RP18 `VEb  1 e 0 @31767 ]
"16817
[v _RP2 `VEb  1 e 0 @31749 ]
"16819
[v _RP3 `VEb  1 e 0 @31752 ]
"16821
[v _RP4 `VEb  1 e 0 @31753 ]
"16823
[v _RP5 `VEb  1 e 0 @31754 ]
"16825
[v _RP6 `VEb  1 e 0 @31755 ]
"16827
[v _RP7 `VEb  1 e 0 @31756 ]
"16829
[v _RP8 `VEb  1 e 0 @31757 ]
"16831
[v _RP9 `VEb  1 e 0 @31758 ]
"16833
[v _RSEN `VEb  1 e 0 @32297 ]
"16835
[v _RSEN1 `VEb  1 e 0 @32297 ]
"16837
[v _RSEN2 `VEb  1 e 0 @31625 ]
"16839
[v _RTCC `VEb  1 e 0 @31753 ]
"16841
[v _RTCCIE `VEb  1 e 0 @32024 ]
"16843
[v _RTCCIF `VEb  1 e 0 @32032 ]
"16845
[v _RTCCIP `VEb  1 e 0 @32040 ]
"16847
[v _RTCEN `VEb  1 e 0 @31231 ]
"16849
[v _RTCOE `VEb  1 e 0 @31226 ]
"16851
[v _RTCPTR0 `VEb  1 e 0 @31224 ]
"16853
[v _RTCPTR1 `VEb  1 e 0 @31225 ]
"16855
[v _RTCSYNC `VEb  1 e 0 @31228 ]
"16857
[v _RTCWDIS `VEb  1 e 0 @31336 ]
"16859
[v _RTCWREN `VEb  1 e 0 @31229 ]
"16861
[v _RTSECSEL0 `VEb  1 e 0 @31201 ]
"16863
[v _RTSECSEL1 `VEb  1 e 0 @31202 ]
"16865
[v _RW `VEb  1 e 0 @32314 ]
"16867
[v _RW1 `VEb  1 e 0 @32314 ]
"16869
[v _RW2 `VEb  1 e 0 @31642 ]
"16871
[v _RX1 `VEb  1 e 0 @31767 ]
"16873
[v _RX9 `VEb  1 e 0 @32102 ]
"16875
[v _RX91 `VEb  1 e 0 @32102 ]
"16877
[v _RX92 `VEb  1 e 0 @31974 ]
"16879
[v _RX9D `VEb  1 e 0 @32096 ]
"16881
[v _RX9D1 `VEb  1 e 0 @32096 ]
"16883
[v _RX9D2 `VEb  1 e 0 @31968 ]
"16885
[v _RXB0IE `VEb  1 e 0 @32024 ]
"16887
[v _RXB1IE `VEb  1 e 0 @32025 ]
"16889
[v _RXBNIE `VEb  1 e 0 @32025 ]
"16891
[v _RXBNIF `VEb  1 e 0 @32033 ]
"16893
[v _RXBNIP `VEb  1 e 0 @32041 ]
"16895
[v _RXCKP `VEb  1 e 0 @31733 ]
"16897
[v _RXDTP `VEb  1 e 0 @31733 ]
"16899
[v _RXDTP1 `VEb  1 e 0 @31733 ]
"16901
[v _RXDTP2 `VEb  1 e 0 @31717 ]
"16903
[v _RXINC `VEb  1 e 0 @31812 ]
"16905
[v _R_NOT_W1 `VEb  1 e 0 @32314 ]
"16907
[v _R_W `VEb  1 e 0 @32314 ]
"16909
[v _R_W1 `VEb  1 e 0 @32317 ]
"16911
[v _R_W2 `VEb  1 e 0 @31642 ]
"16913
[v _R_nW `VEb  1 e 0 @32314 ]
"16915
[v _R_nW1 `VEb  1 e 0 @32314 ]
"16917
[v _R_nW2 `VEb  1 e 0 @31642 ]
"16919
[v _S1 `VEb  1 e 0 @32315 ]
"16921
[v _S2 `VEb  1 e 0 @31643 ]
"16923
[v _SCK1 `VEb  1 e 0 @31756 ]
"16925
[v _SCKP `VEb  1 e 0 @31732 ]
"16927
[v _SCKP1 `VEb  1 e 0 @31732 ]
"16929
[v _SCKP2 `VEb  1 e 0 @31716 ]
"16931
[v _SCL1 `VEb  1 e 0 @31756 ]
"16933
[v _SCS0 `VEb  1 e 0 @32408 ]
"16935
[v _SCS1 `VEb  1 e 0 @32409 ]
"16937
[v _SDA1 `VEb  1 e 0 @31757 ]
"16939
[v _SDI1 `VEb  1 e 0 @31757 ]
"16941
[v _SDO1 `VEb  1 e 0 @31767 ]
"16943
[v _SE0 `VEb  1 e 0 @31533 ]
"16945
[v _SEN `VEb  1 e 0 @32296 ]
"16947
[v _SEN1 `VEb  1 e 0 @32296 ]
"16949
[v _SEN2 `VEb  1 e 0 @31624 ]
"16951
[v _SENDB `VEb  1 e 0 @32107 ]
"16953
[v _SENDB1 `VEb  1 e 0 @32107 ]
"16955
[v _SENDB2 `VEb  1 e 0 @32067 ]
"16957
[v _SMP `VEb  1 e 0 @32319 ]
"16959
[v _SMP1 `VEb  1 e 0 @32319 ]
"16961
[v _SMP2 `VEb  1 e 0 @31647 ]
"16963
[v _SOFIE `VEb  1 e 0 @31158 ]
"16965
[v _SOFIF `VEb  1 e 0 @31510 ]
"16967
[v _SOSCEN `VEb  1 e 0 @32363 ]
"16969
[v _SP0 `VEb  1 e 0 @32736 ]
"16971
[v _SP1 `VEb  1 e 0 @32737 ]
"16973
[v _SP2 `VEb  1 e 0 @32738 ]
"16975
[v _SP3 `VEb  1 e 0 @32739 ]
"16977
[v _SP4 `VEb  1 e 0 @32740 ]
"16979
[v _SPEN `VEb  1 e 0 @32103 ]
"16981
[v _SPEN1 `VEb  1 e 0 @32103 ]
"16983
[v _SPEN2 `VEb  1 e 0 @31975 ]
"16985
[v _SPI1OD `VEb  1 e 0 @31232 ]
"16987
[v _SPI2OD `VEb  1 e 0 @31233 ]
"16989
[v _SREN `VEb  1 e 0 @32101 ]
"16991
[v _SREN1 `VEb  1 e 0 @32101 ]
"16993
[v _SREN2 `VEb  1 e 0 @31973 ]
"16995
[v _SRENA `VEb  1 e 0 @32101 ]
"16997
[v _SSCON0 `VEb  1 e 0 @31814 ]
"16999
[v _SSCON1 `VEb  1 e 0 @31815 ]
"17001
[v _SSP1IE `VEb  1 e 0 @31979 ]
"17003
[v _SSP1IF `VEb  1 e 0 @31987 ]
"17005
[v _SSP1IP `VEb  1 e 0 @31995 ]
"17007
[v _SSP2IE `VEb  1 e 0 @32031 ]
"17009
[v _SSP2IF `VEb  1 e 0 @32039 ]
"17011
[v _SSP2IP `VEb  1 e 0 @32047 ]
"17013
[v _SSPEN `VEb  1 e 0 @32309 ]
"17015
[v _SSPEN1 `VEb  1 e 0 @32309 ]
"17017
[v _SSPEN2 `VEb  1 e 0 @31637 ]
"17019
[v _SSPIE `VEb  1 e 0 @31979 ]
"17021
[v _SSPIF `VEb  1 e 0 @31987 ]
"17023
[v _SSPIP `VEb  1 e 0 @31995 ]
"17025
[v _SSPM0 `VEb  1 e 0 @32304 ]
"17027
[v _SSPM01 `VEb  1 e 0 @32304 ]
"17029
[v _SSPM02 `VEb  1 e 0 @31632 ]
"17031
[v _SSPM1 `VEb  1 e 0 @32305 ]
"17033
[v _SSPM11 `VEb  1 e 0 @32305 ]
"17035
[v _SSPM12 `VEb  1 e 0 @31633 ]
"17037
[v _SSPM2 `VEb  1 e 0 @32306 ]
"17039
[v _SSPM21 `VEb  1 e 0 @32306 ]
"17041
[v _SSPM22 `VEb  1 e 0 @31634 ]
"17043
[v _SSPM3 `VEb  1 e 0 @32307 ]
"17045
[v _SSPM31 `VEb  1 e 0 @32307 ]
"17047
[v _SSPM32 `VEb  1 e 0 @31635 ]
"17049
[v _SSPOV `VEb  1 e 0 @32310 ]
"17051
[v _SSPOV1 `VEb  1 e 0 @32310 ]
"17053
[v _SSPOV2 `VEb  1 e 0 @31638 ]
"17055
[v _STALLIE `VEb  1 e 0 @31157 ]
"17057
[v _STALLIF `VEb  1 e 0 @31509 ]
"17059
[v _START `VEb  1 e 0 @32315 ]
"17061
[v _START1 `VEb  1 e 0 @32315 ]
"17063
[v _START2 `VEb  1 e 0 @31643 ]
"17065
[v _STKFUL `VEb  1 e 0 @32743 ]
"17067
[v _STKOVF `VEb  1 e 0 @32743 ]
"17069
[v _STKUNF `VEb  1 e 0 @32742 ]
"17071
[v _STOP `VEb  1 e 0 @32316 ]
"17073
[v _STOP1 `VEb  1 e 0 @32316 ]
"17075
[v _STOP2 `VEb  1 e 0 @31644 ]
"17077
[v _STRA `VEb  1 e 0 @32248 ]
"17079
[v _STRA2 `VEb  1 e 0 @32200 ]
"17081
[v _STRB `VEb  1 e 0 @32249 ]
"17083
[v _STRB2 `VEb  1 e 0 @32201 ]
"17085
[v _STRC `VEb  1 e 0 @32250 ]
"17087
[v _STRC2 `VEb  1 e 0 @32202 ]
"17089
[v _STRD `VEb  1 e 0 @32251 ]
"17091
[v _STRD2 `VEb  1 e 0 @32203 ]
"17093
[v _STRSYNC `VEb  1 e 0 @32252 ]
"17095
[v _STRSYNC2 `VEb  1 e 0 @32204 ]
"17097
[v _SUSPND `VEb  1 e 0 @31529 ]
"17099
[v _SWDTE `VEb  1 e 0 @32256 ]
"17101
[v _SWDTEN `VEb  1 e 0 @32256 ]
"17103
[v _SYNC `VEb  1 e 0 @32108 ]
"17105
[v _SYNC1 `VEb  1 e 0 @32108 ]
"17107
[v _SYNC2 `VEb  1 e 0 @32068 ]
"17109
[v _T08BIT `VEb  1 e 0 @32430 ]
"17111
[v _T0CS `VEb  1 e 0 @32429 ]
"17113
[v _T0IE `VEb  1 e 0 @32661 ]
"17115
[v _T0IF `VEb  1 e 0 @32658 ]
"17117
[v _T0IP `VEb  1 e 0 @32650 ]
"17119
[v _T0PS0 `VEb  1 e 0 @32424 ]
"17121
[v _T0PS1 `VEb  1 e 0 @32425 ]
"17123
[v _T0PS2 `VEb  1 e 0 @32426 ]
"17125
[v _T0SE `VEb  1 e 0 @32428 ]
"17127
[v _T1CK `VEb  1 e 0 @31760 ]
"17129
[v _T1CKPS0 `VEb  1 e 0 @32364 ]
"17131
[v _T1CKPS01 `VEb  1 e 0 @32364 ]
"17133
[v _T1CKPS1 `VEb  1 e 0 @32365 ]
"17135
[v _T1CKPS11 `VEb  1 e 0 @32365 ]
"17137
[v _T1DONE `VEb  1 e 0 @31955 ]
"17139
[v _T1GGO `VEb  1 e 0 @31955 ]
"17141
[v _T1GGO_T1DONE `VEb  1 e 0 @31955 ]
"17143
[v _T1GPOL `VEb  1 e 0 @31958 ]
"17145
[v _T1GSPM `VEb  1 e 0 @31956 ]
"17147
[v _T1GSS0 `VEb  1 e 0 @31952 ]
"17149
[v _T1GSS1 `VEb  1 e 0 @31953 ]
"17151
[v _T1GTM `VEb  1 e 0 @31957 ]
"17153
[v _T1GVAL `VEb  1 e 0 @31954 ]
"17155
[v _T1OSCEN `VEb  1 e 0 @32363 ]
"17157
[v _T1OSCEN1 `VEb  1 e 0 @32363 ]
"17159
[v _T1OSI `VEb  1 e 0 @31761 ]
"17161
[v _T1OSO `VEb  1 e 0 @31760 ]
"17163
[v _T1RD16 `VEb  1 e 0 @32367 ]
"17165
[v _T1RUN `VEb  1 e 0 @31380 ]
"17167
[v _T1SYNC `VEb  1 e 0 @32362 ]
"17169
[v _T1SYNC1 `VEb  1 e 0 @32362 ]
"17171
[v _T2CKPS0 `VEb  1 e 0 @32336 ]
"17173
[v _T2CKPS1 `VEb  1 e 0 @32337 ]
"17175
[v _T2OUTPS0 `VEb  1 e 0 @32339 ]
"17177
[v _T2OUTPS1 `VEb  1 e 0 @32340 ]
"17179
[v _T2OUTPS2 `VEb  1 e 0 @32341 ]
"17181
[v _T2OUTPS3 `VEb  1 e 0 @32342 ]
"17183
[v _T3CCP1 `VEb  1 e 0 @31376 ]
"17185
[v _T3CCP2 `VEb  1 e 0 @31377 ]
"17187
[v _T3CKPS0 `VEb  1 e 0 @31692 ]
"17189
[v _T3CKPS1 `VEb  1 e 0 @31693 ]
"17191
[v _T3DONE `VEb  1 e 0 @31931 ]
"17193
[v _T3GGO `VEb  1 e 0 @31931 ]
"17195
[v _T3GGO_T3DONE `VEb  1 e 0 @31931 ]
"17197
[v _T3GPOL `VEb  1 e 0 @31934 ]
"17199
[v _T3GSPM `VEb  1 e 0 @31932 ]
"17201
[v _T3GSS0 `VEb  1 e 0 @31928 ]
"17203
[v _T3GSS1 `VEb  1 e 0 @31929 ]
"17205
[v _T3GTM `VEb  1 e 0 @31933 ]
"17207
[v _T3GVAL `VEb  1 e 0 @31930 ]
"17209
[v _T3RD16 `VEb  1 e 0 @31695 ]
"17211
[v _T3SYNC `VEb  1 e 0 @31690 ]
"17213
[v _T4CKPS0 `VEb  1 e 0 @31664 ]
"17215
[v _T4CKPS1 `VEb  1 e 0 @31665 ]
"17217
[v _T4OUTPS0 `VEb  1 e 0 @31667 ]
"17219
[v _T4OUTPS1 `VEb  1 e 0 @31668 ]
"17221
[v _T4OUTPS2 `VEb  1 e 0 @31669 ]
"17223
[v _T4OUTPS3 `VEb  1 e 0 @31670 ]
"17225
[v _TGEN `VEb  1 e 0 @32156 ]
"17227
[v _TMR0IE `VEb  1 e 0 @32661 ]
"17229
[v _TMR0IF `VEb  1 e 0 @32658 ]
"17231
[v _TMR0IP `VEb  1 e 0 @32650 ]
"17233
[v _TMR0ON `VEb  1 e 0 @32431 ]
"17235
[v _TMR1CS0 `VEb  1 e 0 @32366 ]
"17237
[v _TMR1CS01 `VEb  1 e 0 @32366 ]
"17239
[v _TMR1CS1 `VEb  1 e 0 @32367 ]
"17241
[v _TMR1CS11 `VEb  1 e 0 @32367 ]
"17243
[v _TMR1GE `VEb  1 e 0 @31959 ]
"17245
[v _TMR1IE `VEb  1 e 0 @31976 ]
"17247
[v _TMR1IF `VEb  1 e 0 @31984 ]
"17249
[v _TMR1IP `VEb  1 e 0 @31992 ]
"17251
[v _TMR1ON `VEb  1 e 0 @32360 ]
"17253
[v _TMR2IE `VEb  1 e 0 @31977 ]
"17255
[v _TMR2IF `VEb  1 e 0 @31985 ]
"17257
[v _TMR2IP `VEb  1 e 0 @31993 ]
"17259
[v _TMR2ON `VEb  1 e 0 @32338 ]
"17261
[v _TMR3CS0 `VEb  1 e 0 @31694 ]
"17263
[v _TMR3CS1 `VEb  1 e 0 @31695 ]
"17265
[v _TMR3GE `VEb  1 e 0 @31935 ]
"17267
[v _TMR3GIE `VEb  1 e 0 @32025 ]
"17269
[v _TMR3GIF `VEb  1 e 0 @32033 ]
"17271
[v _TMR3GIP `VEb  1 e 0 @32041 ]
"17273
[v _TMR3IE `VEb  1 e 0 @32001 ]
"17275
[v _TMR3IF `VEb  1 e 0 @32009 ]
"17277
[v _TMR3IP `VEb  1 e 0 @32017 ]
"17279
[v _TMR3ON `VEb  1 e 0 @31688 ]
"17281
[v _TMR4IE `VEb  1 e 0 @32027 ]
"17283
[v _TMR4IF `VEb  1 e 0 @32035 ]
"17285
[v _TMR4IP `VEb  1 e 0 @32043 ]
"17287
[v _TMR4ON `VEb  1 e 0 @31666 ]
"17289
[v _TO `VEb  1 e 0 @32387 ]
"17291
[v _TRISA0 `VEb  1 e 0 @31888 ]
"17293
[v _TRISA1 `VEb  1 e 0 @31889 ]
"17295
[v _TRISA2 `VEb  1 e 0 @31890 ]
"17297
[v _TRISA3 `VEb  1 e 0 @31891 ]
"17299
[v _TRISA5 `VEb  1 e 0 @31893 ]
"17301
[v _TRISA6 `VEb  1 e 0 @31894 ]
"17303
[v _TRISA7 `VEb  1 e 0 @31895 ]
"17305
[v _TRISB0 `VEb  1 e 0 @31896 ]
"17307
[v _TRISB1 `VEb  1 e 0 @31897 ]
"17309
[v _TRISB2 `VEb  1 e 0 @31898 ]
"17311
[v _TRISB3 `VEb  1 e 0 @31899 ]
"17313
[v _TRISB4 `VEb  1 e 0 @31900 ]
"17315
[v _TRISB5 `VEb  1 e 0 @31901 ]
"17317
[v _TRISB6 `VEb  1 e 0 @31902 ]
"17319
[v _TRISB7 `VEb  1 e 0 @31903 ]
"17321
[v _TRISC0 `VEb  1 e 0 @31904 ]
"17323
[v _TRISC1 `VEb  1 e 0 @31905 ]
"17325
[v _TRISC2 `VEb  1 e 0 @31906 ]
"17327
[v _TRISC3 `VEb  1 e 0 @31907 ]
"17329
[v _TRISC4 `VEb  1 e 0 @31908 ]
"17331
[v _TRISC5 `VEb  1 e 0 @31909 ]
"17333
[v _TRISC6 `VEb  1 e 0 @31910 ]
"17335
[v _TRISC7 `VEb  1 e 0 @31911 ]
"17337
[v _TRMT `VEb  1 e 0 @32105 ]
"17339
[v _TRMT1 `VEb  1 e 0 @32105 ]
"17341
[v _TRMT2 `VEb  1 e 0 @32065 ]
"17343
[v _TRNIE `VEb  1 e 0 @31155 ]
"17345
[v _TRNIF `VEb  1 e 0 @31507 ]
"17347
[v _TUN0 `VEb  1 e 0 @31960 ]
"17349
[v _TUN1 `VEb  1 e 0 @31961 ]
"17351
[v _TUN2 `VEb  1 e 0 @31962 ]
"17353
[v _TUN3 `VEb  1 e 0 @31963 ]
"17355
[v _TUN4 `VEb  1 e 0 @31964 ]
"17357
[v _TUN5 `VEb  1 e 0 @31965 ]
"17359
[v _TX1 `VEb  1 e 0 @31766 ]
"17361
[v _TX1IE `VEb  1 e 0 @31980 ]
"17363
[v _TX1IF `VEb  1 e 0 @31988 ]
"17365
[v _TX1IP `VEb  1 e 0 @31996 ]
"17367
[v _TX2IE `VEb  1 e 0 @32028 ]
"17369
[v _TX2IF `VEb  1 e 0 @32036 ]
"17371
[v _TX2IP `VEb  1 e 0 @32044 ]
"17373
[v _TX8_9 `VEb  1 e 0 @32110 ]
"17375
[v _TX8_92 `VEb  1 e 0 @32070 ]
"17377
[v _TX9 `VEb  1 e 0 @32110 ]
"17379
[v _TX91 `VEb  1 e 0 @32110 ]
"17381
[v _TX92 `VEb  1 e 0 @32070 ]
"17383
[v _TX9D `VEb  1 e 0 @32104 ]
"17385
[v _TX9D1 `VEb  1 e 0 @32104 ]
"17387
[v _TX9D2 `VEb  1 e 0 @32064 ]
"17389
[v _TXB0IE `VEb  1 e 0 @32026 ]
"17391
[v _TXB1IE `VEb  1 e 0 @32027 ]
"17393
[v _TXB2IE `VEb  1 e 0 @32028 ]
"17395
[v _TXBNIE `VEb  1 e 0 @32028 ]
"17397
[v _TXBNIF `VEb  1 e 0 @32036 ]
"17399
[v _TXBNIP `VEb  1 e 0 @32044 ]
"17401
[v _TXCKP `VEb  1 e 0 @31732 ]
"17403
[v _TXCKP1 `VEb  1 e 0 @31732 ]
"17405
[v _TXCKP2 `VEb  1 e 0 @31716 ]
"17407
[v _TXD8 `VEb  1 e 0 @32104 ]
"17409
[v _TXD82 `VEb  1 e 0 @32064 ]
"17411
[v _TXEN `VEb  1 e 0 @32109 ]
"17413
[v _TXEN1 `VEb  1 e 0 @32109 ]
"17415
[v _TXEN2 `VEb  1 e 0 @32069 ]
"17417
[v _TXIE `VEb  1 e 0 @31980 ]
"17419
[v _TXIF `VEb  1 e 0 @31988 ]
"17421
[v _TXINC `VEb  1 e 0 @31813 ]
"17423
[v _TXIP `VEb  1 e 0 @31996 ]
"17425
[v _U1OD `VEb  1 e 0 @31240 ]
"17427
[v _U2OD `VEb  1 e 0 @31241 ]
"17429
[v _UA `VEb  1 e 0 @32313 ]
"17431
[v _UA1 `VEb  1 e 0 @32313 ]
"17433
[v _UA2 `VEb  1 e 0 @31641 ]
"17435
[v _UERRIE `VEb  1 e 0 @31153 ]
"17437
[v _UERRIF `VEb  1 e 0 @31505 ]
"17439
[v _ULPEN `VEb  1 e 0 @32258 ]
"17441
[v _ULPLVL `VEb  1 e 0 @32261 ]
"17443
[v _ULPSINK `VEb  1 e 0 @32257 ]
"17445
[v _ULPWDIS `VEb  1 e 0 @31330 ]
"17447
[v _ULPWU `VEb  1 e 0 @31744 ]
"17449
[v _ULPWUIN `VEb  1 e 0 @31744 ]
"17451
[v _UOEMON `VEb  1 e 0 @31182 ]
"17453
[v _UPP0 `VEb  1 e 0 @31176 ]
"17455
[v _UPP1 `VEb  1 e 0 @31177 ]
"17457
[v _UPUEN `VEb  1 e 0 @31180 ]
"17459
[v _URSTIE `VEb  1 e 0 @31152 ]
"17461
[v _URSTIF `VEb  1 e 0 @31504 ]
"17463
[v _USBEN `VEb  1 e 0 @31531 ]
"17465
[v _USBIE `VEb  1 e 0 @32004 ]
"17467
[v _USBIF `VEb  1 e 0 @32012 ]
"17469
[v _USBIP `VEb  1 e 0 @32020 ]
"17471
[v _UTEYE `VEb  1 e 0 @31183 ]
"17473
[v _UTRDIS `VEb  1 e 0 @31179 ]
"17475
[v _VBG2EN `VEb  1 e 0 @31310 ]
"17477
[v _VBGEN `VEb  1 e 0 @31311 ]
"17479
[v _VCFG0 `VEb  1 e 0 @32278 ]
"17481
[v _VCFG01 `VEb  1 e 0 @32268 ]
"17483
[v _VCFG1 `VEb  1 e 0 @32279 ]
"17485
[v _VCFG11 `VEb  1 e 0 @32269 ]
"17487
[v _VDIRMAG `VEb  1 e 0 @31791 ]
"17489
[v _VM `VEb  1 e 0 @31764 ]
"17491
[v _VMO `VEb  1 e 0 @31754 ]
"17493
[v _VP `VEb  1 e 0 @31765 ]
"17495
[v _VPO `VEb  1 e 0 @31755 ]
"17497
[v _VREF_MINUS `VEb  1 e 0 @31746 ]
"17499
[v _VREF_PLUS `VEb  1 e 0 @31747 ]
"17501
[v _W4E `VEb  1 e 0 @31729 ]
"17503
[v _WAITB0 `VEb  1 e 0 @31950 ]
"17505
[v _WAITB1 `VEb  1 e 0 @31951 ]
"17507
[v _WAITE0 `VEb  1 e 0 @31944 ]
"17509
[v _WAITE1 `VEb  1 e 0 @31945 ]
"17511
[v _WAITM0 `VEb  1 e 0 @31946 ]
"17513
[v _WAITM1 `VEb  1 e 0 @31947 ]
"17515
[v _WAITM2 `VEb  1 e 0 @31948 ]
"17517
[v _WAITM3 `VEb  1 e 0 @31949 ]
"17519
[v _WCOL `VEb  1 e 0 @32311 ]
"17521
[v _WCOL1 `VEb  1 e 0 @32311 ]
"17523
[v _WCOL2 `VEb  1 e 0 @31639 ]
"17525
[v _WPROG `VEb  1 e 0 @32053 ]
"17527
[v _WR `VEb  1 e 0 @32049 ]
"17529
[v _WREN `VEb  1 e 0 @32050 ]
"17531
[v _WRERR `VEb  1 e 0 @32051 ]
"17533
[v _WUE `VEb  1 e 0 @31729 ]
"17535
[v _WUE1 `VEb  1 e 0 @31729 ]
"17537
[v _WUE2 `VEb  1 e 0 @31713 ]
"17539
[v _ZERO `VEb  1 e 0 @32450 ]
"17541
[v _nA `VEb  1 e 0 @32317 ]
"17543
[v _nA1 `VEb  1 e 0 @32317 ]
"17545
[v _nA2 `VEb  1 e 0 @31645 ]
"17547
[v _nADDRESS `VEb  1 e 0 @32317 ]
"17549
[v _nADDRESS1 `VEb  1 e 0 @32317 ]
"17551
[v _nADDRESS2 `VEb  1 e 0 @31645 ]
"17553
[v _nBOR `VEb  1 e 0 @32384 ]
"17555
[v _nCM `VEb  1 e 0 @32389 ]
"17557
[v _nDONE `VEb  1 e 0 @32273 ]
"17559
[v _nPD `VEb  1 e 0 @32386 ]
"17561
[v _nPOR `VEb  1 e 0 @32385 ]
"17563
[v _nRBPU `VEb  1 e 0 @32655 ]
"17565
[v _nRC8 `VEb  1 e 0 @32102 ]
"17567
[v _nRI `VEb  1 e 0 @32388 ]
"17569
[v _nSS1 `VEb  1 e 0 @31749 ]
"17571
[v _nTO `VEb  1 e 0 @32387 ]
"17573
[v _nTX8 `VEb  1 e 0 @32110 ]
"17575
[v _nUOE `VEb  1 e 0 @31761 ]
"17577
[v _nW `VEb  1 e 0 @32314 ]
"17579
[v _nW1 `VEb  1 e 0 @32314 ]
"17581
[v _nW2 `VEb  1 e 0 @31642 ]
"17583
[v _nWRITE `VEb  1 e 0 @32314 ]
"17585
[v _nWRITE1 `VEb  1 e 0 @32314 ]
"17587
[v _nWRITE2 `VEb  1 e 0 @31642 ]
"3 /Applications/microchip/xc8/v1.10/sources/errno.c
[v _errno `i  1 e 2 0 ]
[s S8796 . 1 `uc 1 Cap1OVF 1 0 :1:0 
`uc 1 Cap2OVF 1 0 :1:1 
]
"11 plib/CCP/cap18def.c
[u S8799 capstatus 1 `S8796 1 . 1 0 `uc 1 . 1 0 :8:0 
]
[v _CapStatus `S8799  1 e 1 0 ]
[s S8808 . 1 `uc 1 RX_NINE 1 0 :1:0 
`uc 1 TX_NINE 1 0 :1:1 
`uc 1 FRAME_ERROR 1 0 :1:2 
`uc 1 OVERRUN_ERROR 1 0 :1:3 
`uc 1 fill 1 0 :4:4 
]
"8 plib/USART/u1defs.c
[u S8814 USART1 1 `uc 1 val 1 0 `S8808 1 . 1 0 ]
[v _USART1_Status `S8814  1 e 1 0 ]
[u S8831 USART2 1 `uc 1 val 1 0 `S8808 1 . 1 0 ]
"9 plib/USART/u2defs.c
[v _USART2_Status `S8831  1 e 1 0 ]
"123 ../src/main.c
[v _main `(v  1 e 0 0 ]
{
"129
[v main@ic `S8997  1 a 28 63 ]
"130
[v main@msgbuffer `[11]uc  1 a 11 38 ]
"128
[v main@uc `S8994  1 a 5 54 ]
[s S9010 __timer1_thread_struct 2 `ui 1 msgcount 2 0 ]
"133
[v main@t1thread_data `S9010  1 a 2 59 ]
[s S9012 __timer0_thread_struct 2 `i 1 data 2 0 ]
"134
[v main@t0thread_data `S9012  1 a 2 51 ]
[s S9008 __uart_thread_struct 2 `i 1 data 2 0 ]
"132
[v main@uthread_data `S9008  1 a 2 49 ]
"125
[v main@length `c  1 a 1 62 ]
"126
[v main@msgtype `uc  1 a 1 61 ]
"127
[v main@last_reg_recvd `uc  1 a 1 53 ]
"354
} 0
"14 ../src/interrupts.c
[v _enable_interrupts `(v  1 e 0 0 ]
{
"20
} 0
"40 ../src/my_uart.c
[v _init_uart_recv `(v  1 e 0 0 ]
{
[v init_uart_recv@uc `*.bS8994  1 p 2 0 ]
"43
} 0
"271 ../src/my_i2c.c
[v _init_i2c `(v  1 e 0 0 ]
{
[v init_i2c@ic `*.bS8997  1 p 2 0 ]
"277
} 0
"6 ../src/timer1_thread.c
[v _init_timer1_lthread `(v  1 e 0 0 ]
{
[v init_timer1_lthread@tptr `*.bS9010  1 p 2 0 ]
"8
} 0
"194 ../src/messages.c
[v _init_queues `(v  1 e 0 0 ]
{
"200
} 0
"44 plib/Timers/t1open.c
[v _OpenTimer1 `(v  1 e 0 0 ]
{
[v OpenTimer1@config `uc  1 p 1 0 ]
[v OpenTimer1@config1 `uc  1 p 1 1 ]
"93
} 0
"282 ../src/my_i2c.c
[v _i2c_configure_slave `(v  1 e 0 0 ]
{
[v i2c_configure_slave@addr `uc  1 p 1 51 ]
"321
} 0
"125 plib/USART/u1open.c
[v _Open1USART `(v  1 e 0 0 ]
{
[v Open1USART@config `uc  1 p 1 0 ]
[v Open1USART@spbrg `ui  1 p 2 1 ]
"169
} 0
"258 ../src/messages.c
[v _block_on_To_msgqueues `(v  1 e 0 0 ]
{
"278
} 0
"40 ../src/interrupts.c
[v _in_main `(i  1 e 2 0 ]
{
"46
} 0
"30
[v _in_low_int `(i  1 e 2 0 ]
{
"38
} 0
"22
[v _in_high_int `(i  1 e 2 0 ]
{
"24
} 0
"135 ../src/messages.c
[v _ToMainHigh_recvmsg `(c  1 e 1 0 ]
{
[v ToMainHigh_recvmsg@maxlength `uc  1 p 1 24 ]
[v ToMainHigh_recvmsg@msgtype `*.buc  1 p 2 25 ]
[v ToMainHigh_recvmsg@data `*.bv  1 p 2 27 ]
"142
} 0
"9 ../src/timer0_thread.c
[v _timer0_lthread `(i  1 e 2 0 ]
{
"10
[v timer0_lthread@msgval `*.bui  1 a 2 8 ]
"9
[v timer0_lthread@tptr `*.bS9012  1 p 2 0 ]
[v timer0_lthread@msgtype `i  1 p 2 2 ]
[v timer0_lthread@length `i  1 p 2 4 ]
[v timer0_lthread@msgbuffer `*.buc  1 p 2 6 ]
"16
} 0
"53 ../src/my_i2c.c
[v _start_i2c_slave_reply `(v  1 e 0 0 ]
{
[v start_i2c_slave_reply@length `uc  1 p 1 0 ]
[v start_i2c_slave_reply@msg `*.buc  1 p 2 1 ]
"67
} 0
"112 ../src/messages.c
[v _ToMainLow_recvmsg `(c  1 e 1 0 ]
{
[v ToMainLow_recvmsg@maxlength `uc  1 p 1 24 ]
[v ToMainLow_recvmsg@msgtype `*.buc  1 p 2 25 ]
[v ToMainLow_recvmsg@data `*.bv  1 p 2 27 ]
"119
} 0
"14 ../src/timer1_thread.c
[v _timer1_lthread `(i  1 e 2 0 ]
{
"15
[v timer1_lthread@retval `c  1 a 1 35 ]
"14
[v timer1_lthread@tptr `*.bS9010  1 p 2 25 ]
[v timer1_lthread@msgtype `i  1 p 2 27 ]
[v timer1_lthread@length `i  1 p 2 29 ]
[v timer1_lthread@msgbuffer `*.buc  1 p 2 31 ]
"26
} 0
"9 ../src/uart_thread.c
[v _uart_lthread `(i  1 e 2 0 ]
{
[v uart_lthread@uptr `*.bS9008  1 p 2 0 ]
[v uart_lthread@msgtype `i  1 p 2 2 ]
[v uart_lthread@length `i  1 p 2 4 ]
[v uart_lthread@msgbuffer `*.buc  1 p 2 6 ]
"17
} 0
"14 ../src/messages.c
[v _init_queue `(v  1 e 0 0 ]
{
"15
[v init_queue@i `uc  1 a 1 2 ]
"14
[v init_queue@qptr `*.bS14854  1 p 2 0 ]
"22
} 0
"63
[v _recv_msg `(c  1 e 1 0 ]
{
[s S14849 __msg 13 `uc 1 full 1 0 `uc 1 length 1 1 `uc 1 msgtype 1 2 `[10]uc 1 data 10 3 ]
"68
[v recv_msg@qmsg `*.bS14849  1 a 2 22 ]
"69
[v recv_msg@tlength `ui  1 a 2 20 ]
"64
[v recv_msg@slot `uc  1 a 1 19 ]
"63
[v recv_msg@qptr `*.bS14854  1 p 2 10 ]
[v recv_msg@maxlength `uc  1 p 1 12 ]
[v recv_msg@msgtype `*.buc  1 p 2 13 ]
[v recv_msg@data `*.bv  1 p 2 15 ]
"96
} 0
"174
[v _FromMainHigh_sendmsg `(c  1 e 1 0 ]
{
[v FromMainHigh_sendmsg@length `uc  1 p 1 21 ]
[v FromMainHigh_sendmsg@msgtype `uc  1 p 1 22 ]
[v FromMainHigh_sendmsg@data `*.bv  1 p 2 23 ]
"181
} 0
"24
[v _send_msg `(c  1 e 1 0 ]
{
"27
[v send_msg@qmsg `*.bS14849  1 a 2 19 ]
"28
[v send_msg@tlength `ui  1 a 2 16 ]
"25
[v send_msg@slot `uc  1 a 1 18 ]
"24
[v send_msg@qptr `*.bS14854  1 p 2 10 ]
[v send_msg@length `uc  1 p 1 12 ]
[v send_msg@msgtype `uc  1 p 1 13 ]
[v send_msg@data `*.bv  1 p 2 14 ]
"61
} 0
"13 /Applications/microchip/xc8/v1.10/sources/memcpy.c
[v _memcpy `(*.Mv  1 e 2 0 ]
{
"20
[v memcpy@s `*.bCuc  1 a 2 8 ]
"18
[v memcpy@d `*.buc  1 a 2 6 ]
"13
[v memcpy@d1 `*.bv  1 p 2 0 ]
[v memcpy@s1 `*.bCv  1 p 2 2 ]
[v memcpy@n `ui  1 p 2 4 ]
"32
} 0
"222 ../src/messages.c
[v _check_msg `(uc  1 e 1 0 ]
{
[v check_msg@qptr `*.bS14854  1 p 2 0 ]
"224
} 0
"9 ../common/d1ktcyx.c
[v _Delay1KTCYx `(v  1 e 0 0 ]
{
[v Delay1KTCYx@unit `uc  1 p 1 51 ]
"13
} 0
"10 /Applications/microchip/xc8/v1.10/sources/lwmod.c
[v ___lwmod `(ui  1 e 2 0 ]
{
"11
[v ___lwmod@counter `uc  1 a 1 4 ]
"10
[v ___lwmod@dividend `ui  1 p 2 0 ]
[v ___lwmod@divisor `ui  1 p 2 2 ]
"26
} 0
"122 ../src/interrupts.c
[v _InterruptHandlerLow `IL(v  1 e 0 0 ]
{
"134
} 0
"34 ../src/user_interrupts.c
[v _timer1_int_handler `(v  1 e 0 0 ]
{
"35
[v timer1_int_handler@result `ui  1 a 2 28 ]
"44
} 0
"11 ../src/my_uart.c
[v _uart_recv_int_handler `(v  1 e 0 0 ]
{
"38
} 0
"103 ../src/messages.c
[v _ToMainLow_sendmsg `(c  1 e 1 0 ]
{
[v ToMainLow_sendmsg@length `uc  1 p 1 22 ]
[v ToMainLow_sendmsg@msgtype `uc  1 p 1 23 ]
[v ToMainLow_sendmsg@data `*.bv  1 p 2 24 ]
"110
} 0
"18 plib/USART/u1read.c
[v _Read1USART `(uc  1 e 1 0 ]
{
"19
[v Read1USART@data `uc  1 a 1 0 ]
"39
} 0
"16 plib/Timers/t1read.c
[v _ReadTimer1 `(ui  1 e 2 0 ]
{
[u S54974 Timers 2 `ui 1 lt 2 0 `[2]uc 1 bt 2 0 ]
"17
[v ReadTimer1@timer `S54974  1 a 2 2 ]
"23
} 0
"15 plib/Timers/t1write.c
[v _WriteTimer1 `(v  1 e 0 0 ]
{
"16
[v WriteTimer1@timer `S54974  1 a 2 2 ]
"15
[v WriteTimer1@timer1 `ui  1 p 2 0 ]
"22
} 0
"24 ../src/messages.c
[v i1_send_msg `(c  1 e 1 0 ]
{
[v i1send_msg@qmsg `*.bS14849  1 a 2 20 ]
[v i1send_msg@tlength `ui  1 a 2 17 ]
[v i1send_msg@slot `uc  1 a 1 19 ]
[v i1send_msg@qptr `*.bS14854  1 p 2 10 ]
[v i1send_msg@length `uc  1 p 1 12 ]
[v i1send_msg@msgtype `uc  1 p 1 13 ]
[v i1send_msg@data `*.bv  1 p 2 14 ]
"61
} 0
"13 /Applications/microchip/xc8/v1.10/sources/memcpy.c
[v i1_memcpy `(*.Mv  1 e 2 0 ]
{
[v i1memcpy@s `*.bCuc  1 a 2 8 ]
[v i1memcpy@d `*.buc  1 a 2 6 ]
[v i1memcpy@d1 `*.bv  1 p 2 0 ]
[v i1memcpy@s1 `*.bCv  1 p 2 2 ]
[v i1memcpy@n `ui  1 p 2 4 ]
"32
} 0
"83 ../src/interrupts.c
[v _InterruptHandlerHigh `I(v  1 e 0 0 ]
{
"110
} 0
"100 ../src/my_i2c.c
[v _i2c_int_handler `(v  1 e 0 0 ]
{
"107
[v i2c_int_handler@error_buf `[3]uc  1 a 3 28 ]
"102
[v i2c_int_handler@data_read `uc  1 a 1 36 ]
"104
[v i2c_int_handler@msg_ready `uc  1 a 1 35 ]
"105
[v i2c_int_handler@msg_to_send `uc  1 a 1 34 ]
"101
[v i2c_int_handler@i2c_data `uc  1 a 1 33 ]
"106
[v i2c_int_handler@overrun_error `uc  1 a 1 32 ]
"103
[v i2c_int_handler@data_written `uc  1 a 1 31 ]
"266
} 0
"16 ../src/user_interrupts.c
[v _timer0_int_handler `(v  1 e 0 0 ]
{
"17
[v timer0_int_handler@val `ui  1 a 2 35 ]
"18
[v timer0_int_handler@msgtype `i  1 a 2 33 ]
[v timer0_int_handler@length `i  1 a 2 31 ]
"29
} 0
"228 ../src/messages.c
[v _SleepIfOkay `(v  1 e 0 0 ]
{
"254
} 0
"126
[v _ToMainHigh_sendmsg `(c  1 e 1 0 ]
{
[v ToMainHigh_sendmsg@length `uc  1 p 1 22 ]
[v ToMainHigh_sendmsg@msgtype `uc  1 p 1 23 ]
[v ToMainHigh_sendmsg@data `*.bv  1 p 2 24 ]
"133
} 0
"183
[v _FromMainHigh_recvmsg `(c  1 e 1 0 ]
{
[v FromMainHigh_recvmsg@maxlength `uc  1 p 1 24 ]
[v FromMainHigh_recvmsg@msgtype `*.0uc  1 p 2 25 ]
[v FromMainHigh_recvmsg@data `*.0v  1 p 2 27 ]
"190
} 0
"202
[v _enter_sleep_mode `(v  1 e 0 0 ]
{
"218
} 0
"71 ../src/my_i2c.c
[v _handle_start `(v  1 e 0 0 ]
{
[v handle_start@data_read `uc  1 p 1 0 ]
"92
} 0
"17 plib/Timers/t0write.c
[v _WriteTimer0 `(v  1 e 0 0 ]
{
"18
[v WriteTimer0@timer `S54974  1 a 2 2 ]
"17
[v WriteTimer0@timer0 `ui  1 p 2 0 ]
"24
} 0
"30 ../src/interrupts.c
[v i2_in_low_int `(i  1 e 2 0 ]
{
"38
} 0
"22
[v i2_in_high_int `(i  1 e 2 0 ]
{
"24
} 0
"24 ../src/messages.c
[v i2_send_msg `(c  1 e 1 0 ]
{
[v i2send_msg@qmsg `*.bS14849  1 a 2 20 ]
[v i2send_msg@tlength `ui  1 a 2 17 ]
[v i2send_msg@slot `uc  1 a 1 19 ]
[v i2send_msg@qptr `*.bS14854  1 p 2 10 ]
[v i2send_msg@length `uc  1 p 1 12 ]
[v i2send_msg@msgtype `uc  1 p 1 13 ]
[v i2send_msg@data `*.bv  1 p 2 14 ]
"61
} 0
"63
[v i2_recv_msg `(c  1 e 1 0 ]
{
[v i2recv_msg@qmsg `*.bS14849  1 a 2 22 ]
[v i2recv_msg@tlength `ui  1 a 2 20 ]
[v i2recv_msg@slot `uc  1 a 1 19 ]
[v i2recv_msg@qptr `*.bS14854  1 p 2 10 ]
[v i2recv_msg@maxlength `uc  1 p 1 12 ]
[v i2recv_msg@msgtype `*.buc  1 p 2 13 ]
[v i2recv_msg@data `*.bv  1 p 2 15 ]
"96
} 0
"222
[v i2_check_msg `(uc  1 e 1 0 ]
{
[v i2check_msg@qptr `*.bS14854  1 p 2 0 ]
"224
} 0
"13 /Applications/microchip/xc8/v1.10/sources/memcpy.c
[v i2_memcpy `(*.Mv  1 e 2 0 ]
{
[v i2memcpy@s `*.bCuc  1 a 2 8 ]
[v i2memcpy@d `*.buc  1 a 2 6 ]
[v i2memcpy@d1 `*.bv  1 p 2 0 ]
[v i2memcpy@s1 `*.bCv  1 p 2 2 ]
[v i2memcpy@n `ui  1 p 2 4 ]
"32
} 0
