// Seed: 348235142
`define pp_8 0
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout id_8;
  inout id_7;
  output id_6;
  input id_5;
  inout id_4;
  input id_3;
  inout id_2;
  input id_1;
  type_9(
      1 & 1, id_4
  );
  logic id_8;
  assign id_2 = !id_7;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input id_5;
  output id_4;
  output id_3;
  output id_2;
  input id_1;
  reg   id_8;
  logic id_9;
  assign id_8 = id_1;
  assign id_6 = 1'd0;
  type_20 id_10 (
      1,
      id_5
  );
  logic id_11;
  logic id_12;
  logic id_13 = id_9, id_14;
  logic id_15;
  reg   id_16;
  always id_8.id_16 <= 1;
  logic id_17;
endmodule
