TimeQuest Timing Analyzer report for FIFO_UART
Tue Apr 11 10:47:27 2023
Quartus II 64-Bit Version 14.1.0 Build 186 12/03/2014 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'clk_50m'
 13. Slow 1200mV 85C Model Setup: 'clock_var:clock_var|clk_100hz'
 14. Slow 1200mV 85C Model Hold: 'clock_var:clock_var|clk_100hz'
 15. Slow 1200mV 85C Model Hold: 'clk_50m'
 16. Slow 1200mV 85C Model Minimum Pulse Width: 'clk_50m'
 17. Slow 1200mV 85C Model Minimum Pulse Width: 'clock_var:clock_var|clk_100hz'
 18. Setup Times
 19. Hold Times
 20. Clock to Output Times
 21. Minimum Clock to Output Times
 22. Slow 1200mV 85C Model Metastability Report
 23. Slow 1200mV 0C Model Fmax Summary
 24. Slow 1200mV 0C Model Setup Summary
 25. Slow 1200mV 0C Model Hold Summary
 26. Slow 1200mV 0C Model Recovery Summary
 27. Slow 1200mV 0C Model Removal Summary
 28. Slow 1200mV 0C Model Minimum Pulse Width Summary
 29. Slow 1200mV 0C Model Setup: 'clk_50m'
 30. Slow 1200mV 0C Model Setup: 'clock_var:clock_var|clk_100hz'
 31. Slow 1200mV 0C Model Hold: 'clk_50m'
 32. Slow 1200mV 0C Model Hold: 'clock_var:clock_var|clk_100hz'
 33. Slow 1200mV 0C Model Minimum Pulse Width: 'clk_50m'
 34. Slow 1200mV 0C Model Minimum Pulse Width: 'clock_var:clock_var|clk_100hz'
 35. Setup Times
 36. Hold Times
 37. Clock to Output Times
 38. Minimum Clock to Output Times
 39. Slow 1200mV 0C Model Metastability Report
 40. Fast 1200mV 0C Model Setup Summary
 41. Fast 1200mV 0C Model Hold Summary
 42. Fast 1200mV 0C Model Recovery Summary
 43. Fast 1200mV 0C Model Removal Summary
 44. Fast 1200mV 0C Model Minimum Pulse Width Summary
 45. Fast 1200mV 0C Model Setup: 'clk_50m'
 46. Fast 1200mV 0C Model Setup: 'clock_var:clock_var|clk_100hz'
 47. Fast 1200mV 0C Model Hold: 'clk_50m'
 48. Fast 1200mV 0C Model Hold: 'clock_var:clock_var|clk_100hz'
 49. Fast 1200mV 0C Model Minimum Pulse Width: 'clk_50m'
 50. Fast 1200mV 0C Model Minimum Pulse Width: 'clock_var:clock_var|clk_100hz'
 51. Setup Times
 52. Hold Times
 53. Clock to Output Times
 54. Minimum Clock to Output Times
 55. Fast 1200mV 0C Model Metastability Report
 56. Multicorner Timing Analysis Summary
 57. Setup Times
 58. Hold Times
 59. Clock to Output Times
 60. Minimum Clock to Output Times
 61. Board Trace Model Assignments
 62. Input Transition Times
 63. Signal Integrity Metrics (Slow 1200mv 0c Model)
 64. Signal Integrity Metrics (Slow 1200mv 85c Model)
 65. Signal Integrity Metrics (Fast 1200mv 0c Model)
 66. Setup Transfers
 67. Hold Transfers
 68. Report TCCS
 69. Report RSKM
 70. Unconstrained Paths
 71. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 14.1.0 Build 186 12/03/2014 SJ Web Edition ;
; Revision Name      ; FIFO_UART                                          ;
; Device Family      ; Cyclone IV E                                       ;
; Device Name        ; EP4CE115F29C7                                      ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Combined                                           ;
; Rise/Fall Delays   ; Enabled                                            ;
+--------------------+----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ; < 0.1%      ;
;     Processors 5-8         ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                       ;
+-------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------------+
; Clock Name                    ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                           ;
+-------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------------+
; clk_50m                       ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk_50m }                       ;
; clock_var:clock_var|clk_100hz ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clock_var:clock_var|clk_100hz } ;
+-------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                            ;
+------------+-----------------+-------------------------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                    ; Note                                           ;
+------------+-----------------+-------------------------------+------------------------------------------------+
; 228.83 MHz ; 228.83 MHz      ; clk_50m                       ;                                                ;
; 379.79 MHz ; 270.78 MHz      ; clock_var:clock_var|clk_100hz ; limit due to minimum period restriction (tmin) ;
+------------+-----------------+-------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+--------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                    ;
+-------------------------------+--------+---------------+
; Clock                         ; Slack  ; End Point TNS ;
+-------------------------------+--------+---------------+
; clk_50m                       ; -4.290 ; -106.285      ;
; clock_var:clock_var|clk_100hz ; -1.633 ; -38.925       ;
+-------------------------------+--------+---------------+


+-------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                    ;
+-------------------------------+-------+---------------+
; Clock                         ; Slack ; End Point TNS ;
+-------------------------------+-------+---------------+
; clock_var:clock_var|clk_100hz ; 0.351 ; 0.000         ;
; clk_50m                       ; 0.386 ; 0.000         ;
+-------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+--------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary      ;
+-------------------------------+--------+---------------+
; Clock                         ; Slack  ; End Point TNS ;
+-------------------------------+--------+---------------+
; clk_50m                       ; -3.000 ; -69.820       ;
; clock_var:clock_var|clk_100hz ; -2.693 ; -54.462       ;
+-------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk_50m'                                                                                                                                                                                                                                                             ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------+-------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                        ; To Node                         ; Launch Clock                  ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------+-------------------------------+-------------+--------------+------------+------------+
; -4.290 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~portb_address_reg0 ; transmitter:uart_Tx|data[4]     ; clock_var:clock_var|clk_100hz ; clk_50m     ; 1.000        ; -1.014     ; 4.264      ;
; -4.261 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~portb_address_reg0 ; transmitter:uart_Tx|data[0]     ; clock_var:clock_var|clk_100hz ; clk_50m     ; 1.000        ; -1.014     ; 4.235      ;
; -4.246 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~portb_address_reg0 ; transmitter:uart_Tx|data[3]     ; clock_var:clock_var|clk_100hz ; clk_50m     ; 1.000        ; -1.014     ; 4.220      ;
; -4.212 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~portb_address_reg0 ; transmitter:uart_Tx|data[7]     ; clock_var:clock_var|clk_100hz ; clk_50m     ; 1.000        ; -1.014     ; 4.186      ;
; -4.008 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~portb_address_reg0 ; transmitter:uart_Tx|data[2]     ; clock_var:clock_var|clk_100hz ; clk_50m     ; 1.000        ; -1.014     ; 3.982      ;
; -3.977 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~portb_address_reg0 ; transmitter:uart_Tx|data[1]     ; clock_var:clock_var|clk_100hz ; clk_50m     ; 1.000        ; -1.014     ; 3.951      ;
; -3.853 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~portb_address_reg0 ; transmitter:uart_Tx|data[5]     ; clock_var:clock_var|clk_100hz ; clk_50m     ; 1.000        ; -1.014     ; 3.827      ;
; -3.826 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~portb_address_reg0 ; transmitter:uart_Tx|data[6]     ; clock_var:clock_var|clk_100hz ; clk_50m     ; 1.000        ; -1.014     ; 3.800      ;
; -3.370 ; clock_var:clock_var|counter[3]                                                                                                                                   ; clock_var:clock_var|clk_100hz   ; clk_50m                       ; clk_50m     ; 1.000        ; -0.079     ; 4.289      ;
; -3.321 ; clock_var:clock_var|counter[9]                                                                                                                                   ; clock_var:clock_var|clk_100hz   ; clk_50m                       ; clk_50m     ; 1.000        ; -0.079     ; 4.240      ;
; -3.183 ; clock_var:clock_var|counter[4]                                                                                                                                   ; clock_var:clock_var|clk_100hz   ; clk_50m                       ; clk_50m     ; 1.000        ; -0.079     ; 4.102      ;
; -3.138 ; clock_var:clock_var|counter[8]                                                                                                                                   ; clock_var:clock_var|clk_100hz   ; clk_50m                       ; clk_50m     ; 1.000        ; -0.079     ; 4.057      ;
; -3.108 ; clock_var:clock_var|counter[7]                                                                                                                                   ; clock_var:clock_var|clk_100hz   ; clk_50m                       ; clk_50m     ; 1.000        ; -0.079     ; 4.027      ;
; -3.069 ; clock_var:clock_var|counter[1]                                                                                                                                   ; clock_var:clock_var|clk_100hz   ; clk_50m                       ; clk_50m     ; 1.000        ; -0.079     ; 3.988      ;
; -3.006 ; clock_var:clock_var|counter[5]                                                                                                                                   ; clock_var:clock_var|clk_100hz   ; clk_50m                       ; clk_50m     ; 1.000        ; -0.079     ; 3.925      ;
; -2.983 ; clock_var:clock_var|counter[0]                                                                                                                                   ; clock_var:clock_var|clk_100hz   ; clk_50m                       ; clk_50m     ; 1.000        ; -0.079     ; 3.902      ;
; -2.968 ; clock_var:clock_var|counter[15]                                                                                                                                  ; clock_var:clock_var|clk_100hz   ; clk_50m                       ; clk_50m     ; 1.000        ; -0.081     ; 3.885      ;
; -2.953 ; clock_var:clock_var|counter[10]                                                                                                                                  ; clock_var:clock_var|clk_100hz   ; clk_50m                       ; clk_50m     ; 1.000        ; -0.079     ; 3.872      ;
; -2.931 ; clock_var:clock_var|counter[12]                                                                                                                                  ; clock_var:clock_var|clk_100hz   ; clk_50m                       ; clk_50m     ; 1.000        ; -0.079     ; 3.850      ;
; -2.856 ; clock_var:clock_var|counter[6]                                                                                                                                   ; clock_var:clock_var|clk_100hz   ; clk_50m                       ; clk_50m     ; 1.000        ; -0.079     ; 3.775      ;
; -2.845 ; clock_var:clock_var|counter[2]                                                                                                                                   ; clock_var:clock_var|clk_100hz   ; clk_50m                       ; clk_50m     ; 1.000        ; -0.079     ; 3.764      ;
; -2.842 ; clock_var:clock_var|counter[13]                                                                                                                                  ; clock_var:clock_var|clk_100hz   ; clk_50m                       ; clk_50m     ; 1.000        ; -0.081     ; 3.759      ;
; -2.836 ; clock_var:clock_var|counter[11]                                                                                                                                  ; clock_var:clock_var|clk_100hz   ; clk_50m                       ; clk_50m     ; 1.000        ; -0.079     ; 3.755      ;
; -2.672 ; clock_var:clock_var|counter[9]                                                                                                                                   ; clock_var:clock_var|counter[17] ; clk_50m                       ; clk_50m     ; 1.000        ; -0.079     ; 3.591      ;
; -2.669 ; clock_var:clock_var|counter[3]                                                                                                                                   ; clock_var:clock_var|counter[17] ; clk_50m                       ; clk_50m     ; 1.000        ; -0.079     ; 3.588      ;
; -2.643 ; clock_var:clock_var|counter[23]                                                                                                                                  ; clock_var:clock_var|clk_100hz   ; clk_50m                       ; clk_50m     ; 1.000        ; -0.081     ; 3.560      ;
; -2.633 ; clock_var:clock_var|counter[25]                                                                                                                                  ; clock_var:clock_var|clk_100hz   ; clk_50m                       ; clk_50m     ; 1.000        ; -0.081     ; 3.550      ;
; -2.623 ; clock_var:clock_var|counter[14]                                                                                                                                  ; clock_var:clock_var|clk_100hz   ; clk_50m                       ; clk_50m     ; 1.000        ; -0.081     ; 3.540      ;
; -2.575 ; clock_var:clock_var|counter[9]                                                                                                                                   ; clock_var:clock_var|counter[5]  ; clk_50m                       ; clk_50m     ; 1.000        ; -0.081     ; 3.492      ;
; -2.574 ; clock_var:clock_var|counter[9]                                                                                                                                   ; clock_var:clock_var|counter[8]  ; clk_50m                       ; clk_50m     ; 1.000        ; -0.081     ; 3.491      ;
; -2.569 ; clock_var:clock_var|counter[3]                                                                                                                                   ; clock_var:clock_var|counter[5]  ; clk_50m                       ; clk_50m     ; 1.000        ; -0.081     ; 3.486      ;
; -2.568 ; clock_var:clock_var|counter[3]                                                                                                                                   ; clock_var:clock_var|counter[8]  ; clk_50m                       ; clk_50m     ; 1.000        ; -0.081     ; 3.485      ;
; -2.567 ; clock_var:clock_var|counter[19]                                                                                                                                  ; clock_var:clock_var|clk_100hz   ; clk_50m                       ; clk_50m     ; 1.000        ; -0.081     ; 3.484      ;
; -2.543 ; clock_var:clock_var|counter[17]                                                                                                                                  ; clock_var:clock_var|clk_100hz   ; clk_50m                       ; clk_50m     ; 1.000        ; -0.081     ; 3.460      ;
; -2.495 ; transmitter:uart_Tx|data[5]                                                                                                                                      ; transmitter:uart_Tx|Tx          ; clk_50m                       ; clk_50m     ; 1.000        ; -0.476     ; 3.017      ;
; -2.485 ; clock_var:clock_var|counter[21]                                                                                                                                  ; clock_var:clock_var|clk_100hz   ; clk_50m                       ; clk_50m     ; 1.000        ; -0.081     ; 3.402      ;
; -2.482 ; clock_var:clock_var|counter[4]                                                                                                                                   ; clock_var:clock_var|counter[17] ; clk_50m                       ; clk_50m     ; 1.000        ; -0.079     ; 3.401      ;
; -2.477 ; clock_var:clock_var|counter[3]                                                                                                                                   ; clock_var:clock_var|counter[18] ; clk_50m                       ; clk_50m     ; 1.000        ; -0.079     ; 3.396      ;
; -2.476 ; clock_var:clock_var|counter[3]                                                                                                                                   ; clock_var:clock_var|counter[13] ; clk_50m                       ; clk_50m     ; 1.000        ; -0.079     ; 3.395      ;
; -2.472 ; clock_var:clock_var|counter[3]                                                                                                                                   ; clock_var:clock_var|counter[16] ; clk_50m                       ; clk_50m     ; 1.000        ; -0.079     ; 3.391      ;
; -2.469 ; clock_var:clock_var|counter[9]                                                                                                                                   ; clock_var:clock_var|counter[16] ; clk_50m                       ; clk_50m     ; 1.000        ; -0.079     ; 3.388      ;
; -2.457 ; clock_var:clock_var|counter[7]                                                                                                                                   ; clock_var:clock_var|counter[17] ; clk_50m                       ; clk_50m     ; 1.000        ; -0.079     ; 3.376      ;
; -2.438 ; clock_var:clock_var|counter[1]                                                                                                                                   ; clock_var:clock_var|counter[18] ; clk_50m                       ; clk_50m     ; 1.000        ; -0.079     ; 3.357      ;
; -2.437 ; clock_var:clock_var|counter[8]                                                                                                                                   ; clock_var:clock_var|counter[17] ; clk_50m                       ; clk_50m     ; 1.000        ; -0.079     ; 3.356      ;
; -2.428 ; clock_var:clock_var|counter[9]                                                                                                                                   ; clock_var:clock_var|counter[18] ; clk_50m                       ; clk_50m     ; 1.000        ; -0.079     ; 3.347      ;
; -2.427 ; clock_var:clock_var|counter[9]                                                                                                                                   ; clock_var:clock_var|counter[13] ; clk_50m                       ; clk_50m     ; 1.000        ; -0.079     ; 3.346      ;
; -2.406 ; transmitter:uart_Tx|data[1]                                                                                                                                      ; transmitter:uart_Tx|Tx          ; clk_50m                       ; clk_50m     ; 1.000        ; -0.476     ; 2.928      ;
; -2.382 ; clock_var:clock_var|counter[4]                                                                                                                                   ; clock_var:clock_var|counter[5]  ; clk_50m                       ; clk_50m     ; 1.000        ; -0.081     ; 3.299      ;
; -2.381 ; clock_var:clock_var|counter[4]                                                                                                                                   ; clock_var:clock_var|counter[8]  ; clk_50m                       ; clk_50m     ; 1.000        ; -0.081     ; 3.298      ;
; -2.368 ; clock_var:clock_var|counter[1]                                                                                                                                   ; clock_var:clock_var|counter[17] ; clk_50m                       ; clk_50m     ; 1.000        ; -0.079     ; 3.287      ;
; -2.360 ; clock_var:clock_var|counter[7]                                                                                                                                   ; clock_var:clock_var|counter[5]  ; clk_50m                       ; clk_50m     ; 1.000        ; -0.081     ; 3.277      ;
; -2.359 ; clock_var:clock_var|counter[7]                                                                                                                                   ; clock_var:clock_var|counter[8]  ; clk_50m                       ; clk_50m     ; 1.000        ; -0.081     ; 3.276      ;
; -2.357 ; clock_var:clock_var|counter[5]                                                                                                                                   ; clock_var:clock_var|counter[17] ; clk_50m                       ; clk_50m     ; 1.000        ; -0.079     ; 3.276      ;
; -2.353 ; clock_var:clock_var|counter[0]                                                                                                                                   ; clock_var:clock_var|counter[18] ; clk_50m                       ; clk_50m     ; 1.000        ; -0.079     ; 3.272      ;
; -2.337 ; clock_var:clock_var|counter[8]                                                                                                                                   ; clock_var:clock_var|counter[5]  ; clk_50m                       ; clk_50m     ; 1.000        ; -0.081     ; 3.254      ;
; -2.336 ; clock_var:clock_var|counter[8]                                                                                                                                   ; clock_var:clock_var|counter[8]  ; clk_50m                       ; clk_50m     ; 1.000        ; -0.081     ; 3.253      ;
; -2.304 ; clock_var:clock_var|counter[10]                                                                                                                                  ; clock_var:clock_var|counter[17] ; clk_50m                       ; clk_50m     ; 1.000        ; -0.079     ; 3.223      ;
; -2.304 ; clock_var:clock_var|counter[20]                                                                                                                                  ; clock_var:clock_var|clk_100hz   ; clk_50m                       ; clk_50m     ; 1.000        ; -0.081     ; 3.221      ;
; -2.302 ; clock_var:clock_var|counter[18]                                                                                                                                  ; clock_var:clock_var|clk_100hz   ; clk_50m                       ; clk_50m     ; 1.000        ; -0.081     ; 3.219      ;
; -2.294 ; clock_var:clock_var|counter[0]                                                                                                                                   ; clock_var:clock_var|counter[25] ; clk_50m                       ; clk_50m     ; 1.000        ; -0.079     ; 3.213      ;
; -2.290 ; clock_var:clock_var|counter[4]                                                                                                                                   ; clock_var:clock_var|counter[18] ; clk_50m                       ; clk_50m     ; 1.000        ; -0.079     ; 3.209      ;
; -2.289 ; clock_var:clock_var|counter[4]                                                                                                                                   ; clock_var:clock_var|counter[13] ; clk_50m                       ; clk_50m     ; 1.000        ; -0.079     ; 3.208      ;
; -2.287 ; clock_var:clock_var|counter[1]                                                                                                                                   ; clock_var:clock_var|counter[24] ; clk_50m                       ; clk_50m     ; 1.000        ; -0.079     ; 3.206      ;
; -2.285 ; clock_var:clock_var|counter[4]                                                                                                                                   ; clock_var:clock_var|counter[16] ; clk_50m                       ; clk_50m     ; 1.000        ; -0.079     ; 3.204      ;
; -2.282 ; clock_var:clock_var|counter[0]                                                                                                                                   ; clock_var:clock_var|counter[15] ; clk_50m                       ; clk_50m     ; 1.000        ; -0.079     ; 3.201      ;
; -2.282 ; clock_var:clock_var|counter[0]                                                                                                                                   ; clock_var:clock_var|counter[17] ; clk_50m                       ; clk_50m     ; 1.000        ; -0.079     ; 3.201      ;
; -2.270 ; clock_var:clock_var|counter[16]                                                                                                                                  ; clock_var:clock_var|clk_100hz   ; clk_50m                       ; clk_50m     ; 1.000        ; -0.081     ; 3.187      ;
; -2.268 ; clock_var:clock_var|counter[1]                                                                                                                                   ; clock_var:clock_var|counter[5]  ; clk_50m                       ; clk_50m     ; 1.000        ; -0.081     ; 3.185      ;
; -2.268 ; clock_var:clock_var|counter[1]                                                                                                                                   ; clock_var:clock_var|counter[25] ; clk_50m                       ; clk_50m     ; 1.000        ; -0.079     ; 3.187      ;
; -2.267 ; clock_var:clock_var|counter[15]                                                                                                                                  ; clock_var:clock_var|counter[17] ; clk_50m                       ; clk_50m     ; 1.000        ; -0.081     ; 3.184      ;
; -2.267 ; clock_var:clock_var|counter[1]                                                                                                                                   ; clock_var:clock_var|counter[8]  ; clk_50m                       ; clk_50m     ; 1.000        ; -0.081     ; 3.184      ;
; -2.260 ; clock_var:clock_var|counter[5]                                                                                                                                   ; clock_var:clock_var|counter[5]  ; clk_50m                       ; clk_50m     ; 1.000        ; -0.081     ; 3.177      ;
; -2.259 ; clock_var:clock_var|counter[5]                                                                                                                                   ; clock_var:clock_var|counter[8]  ; clk_50m                       ; clk_50m     ; 1.000        ; -0.081     ; 3.176      ;
; -2.258 ; clock_var:clock_var|counter[1]                                                                                                                                   ; clock_var:clock_var|counter[15] ; clk_50m                       ; clk_50m     ; 1.000        ; -0.079     ; 3.177      ;
; -2.256 ; clock_var:clock_var|counter[24]                                                                                                                                  ; clock_var:clock_var|clk_100hz   ; clk_50m                       ; clk_50m     ; 1.000        ; -0.081     ; 3.173      ;
; -2.254 ; clock_var:clock_var|counter[7]                                                                                                                                   ; clock_var:clock_var|counter[16] ; clk_50m                       ; clk_50m     ; 1.000        ; -0.079     ; 3.173      ;
; -2.245 ; clock_var:clock_var|counter[8]                                                                                                                                   ; clock_var:clock_var|counter[18] ; clk_50m                       ; clk_50m     ; 1.000        ; -0.079     ; 3.164      ;
; -2.244 ; clock_var:clock_var|counter[12]                                                                                                                                  ; clock_var:clock_var|counter[17] ; clk_50m                       ; clk_50m     ; 1.000        ; -0.079     ; 3.163      ;
; -2.244 ; clock_var:clock_var|counter[8]                                                                                                                                   ; clock_var:clock_var|counter[13] ; clk_50m                       ; clk_50m     ; 1.000        ; -0.079     ; 3.163      ;
; -2.240 ; clock_var:clock_var|counter[8]                                                                                                                                   ; clock_var:clock_var|counter[16] ; clk_50m                       ; clk_50m     ; 1.000        ; -0.079     ; 3.159      ;
; -2.239 ; clock_var:clock_var|counter[0]                                                                                                                                   ; clock_var:clock_var|counter[13] ; clk_50m                       ; clk_50m     ; 1.000        ; -0.079     ; 3.158      ;
; -2.221 ; clock_var:clock_var|counter[2]                                                                                                                                   ; clock_var:clock_var|counter[18] ; clk_50m                       ; clk_50m     ; 1.000        ; -0.079     ; 3.140      ;
; -2.215 ; clock_var:clock_var|counter[7]                                                                                                                                   ; clock_var:clock_var|counter[18] ; clk_50m                       ; clk_50m     ; 1.000        ; -0.079     ; 3.134      ;
; -2.214 ; clock_var:clock_var|counter[7]                                                                                                                                   ; clock_var:clock_var|counter[13] ; clk_50m                       ; clk_50m     ; 1.000        ; -0.079     ; 3.133      ;
; -2.207 ; clock_var:clock_var|counter[6]                                                                                                                                   ; clock_var:clock_var|counter[17] ; clk_50m                       ; clk_50m     ; 1.000        ; -0.079     ; 3.126      ;
; -2.207 ; clock_var:clock_var|counter[10]                                                                                                                                  ; clock_var:clock_var|counter[5]  ; clk_50m                       ; clk_50m     ; 1.000        ; -0.081     ; 3.124      ;
; -2.206 ; clock_var:clock_var|counter[10]                                                                                                                                  ; clock_var:clock_var|counter[8]  ; clk_50m                       ; clk_50m     ; 1.000        ; -0.081     ; 3.123      ;
; -2.202 ; clock_var:clock_var|counter[0]                                                                                                                                   ; clock_var:clock_var|counter[24] ; clk_50m                       ; clk_50m     ; 1.000        ; -0.079     ; 3.121      ;
; -2.189 ; clock_var:clock_var|counter[3]                                                                                                                                   ; clock_var:clock_var|counter[15] ; clk_50m                       ; clk_50m     ; 1.000        ; -0.079     ; 3.108      ;
; -2.187 ; clock_var:clock_var|counter[11]                                                                                                                                  ; clock_var:clock_var|counter[17] ; clk_50m                       ; clk_50m     ; 1.000        ; -0.079     ; 3.106      ;
; -2.187 ; clock_var:clock_var|counter[22]                                                                                                                                  ; clock_var:clock_var|clk_100hz   ; clk_50m                       ; clk_50m     ; 1.000        ; -0.081     ; 3.104      ;
; -2.182 ; clock_var:clock_var|counter[0]                                                                                                                                   ; clock_var:clock_var|counter[5]  ; clk_50m                       ; clk_50m     ; 1.000        ; -0.081     ; 3.099      ;
; -2.181 ; clock_var:clock_var|counter[0]                                                                                                                                   ; clock_var:clock_var|counter[8]  ; clk_50m                       ; clk_50m     ; 1.000        ; -0.081     ; 3.098      ;
; -2.176 ; clock_var:clock_var|counter[5]                                                                                                                                   ; clock_var:clock_var|counter[18] ; clk_50m                       ; clk_50m     ; 1.000        ; -0.079     ; 3.095      ;
; -2.175 ; clock_var:clock_var|counter[1]                                                                                                                                   ; clock_var:clock_var|counter[13] ; clk_50m                       ; clk_50m     ; 1.000        ; -0.079     ; 3.094      ;
; -2.171 ; clock_var:clock_var|counter[1]                                                                                                                                   ; clock_var:clock_var|counter[16] ; clk_50m                       ; clk_50m     ; 1.000        ; -0.079     ; 3.090      ;
; -2.167 ; clock_var:clock_var|counter[15]                                                                                                                                  ; clock_var:clock_var|counter[5]  ; clk_50m                       ; clk_50m     ; 1.000        ; -0.083     ; 3.082      ;
; -2.166 ; clock_var:clock_var|counter[15]                                                                                                                                  ; clock_var:clock_var|counter[8]  ; clk_50m                       ; clk_50m     ; 1.000        ; -0.083     ; 3.081      ;
; -2.163 ; clock_var:clock_var|counter[2]                                                                                                                                   ; clock_var:clock_var|counter[25] ; clk_50m                       ; clk_50m     ; 1.000        ; -0.079     ; 3.082      ;
; -2.162 ; clock_var:clock_var|counter[0]                                                                                                                                   ; clock_var:clock_var|counter[23] ; clk_50m                       ; clk_50m     ; 1.000        ; -0.079     ; 3.081      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------+-------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clock_var:clock_var|clk_100hz'                                                                                                                                                                                                                                                                                                                                                                           ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                         ; To Node                                                                                                                                                          ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; -1.633 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|b_full                                  ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[7]                ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.078     ; 2.553      ;
; -1.501 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|b_full                                  ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[6]                ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.078     ; 2.421      ;
; -1.501 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|b_full                                  ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[5]                ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.078     ; 2.421      ;
; -1.481 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[5] ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|b_full                                                 ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.078     ; 2.401      ;
; -1.448 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[6] ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|b_non_empty                                            ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.078     ; 2.368      ;
; -1.370 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[0] ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[7]                ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.078     ; 2.290      ;
; -1.369 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|b_full                                  ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[4]                ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.078     ; 2.289      ;
; -1.369 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|b_full                                  ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[3]                ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.078     ; 2.289      ;
; -1.330 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[6] ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|b_full                                                 ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.078     ; 2.250      ;
; -1.266 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[7] ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|b_non_empty                                            ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.078     ; 2.186      ;
; -1.254 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[1] ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|b_non_empty                                            ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.078     ; 2.174      ;
; -1.238 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[0] ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[5]                ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.078     ; 2.158      ;
; -1.237 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|b_full                                  ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[2]                ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.078     ; 2.157      ;
; -1.237 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|b_full                                  ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[1]                ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.078     ; 2.157      ;
; -1.232 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[3] ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|b_full                                                 ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.078     ; 2.152      ;
; -1.231 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[4] ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|b_non_empty                                            ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.078     ; 2.151      ;
; -1.219 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[0] ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[6]                ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.078     ; 2.139      ;
; -1.152 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|b_full                                  ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~porta_address_reg0 ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; 0.280      ; 2.470      ;
; -1.152 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|b_full                                  ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~porta_we_reg       ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; 0.280      ; 2.470      ;
; -1.151 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|b_full                                  ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~porta_datain_reg0  ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; 0.286      ; 2.475      ;
; -1.120 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[2] ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|b_full                                                 ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.078     ; 2.040      ;
; -1.115 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[5] ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|b_non_empty                                            ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.078     ; 2.035      ;
; -1.114 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[3] ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[6]                ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.078     ; 2.034      ;
; -1.110 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[1] ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[6]                ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.078     ; 2.030      ;
; -1.108 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[2] ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[7]                ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.078     ; 2.028      ;
; -1.106 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[0] ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[3]                ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.078     ; 2.026      ;
; -1.097 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[1]                        ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[6]                                       ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.078     ; 2.017      ;
; -1.095 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[3] ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[7]                ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.078     ; 2.015      ;
; -1.091 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[1] ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[7]                ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.078     ; 2.011      ;
; -1.087 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[0] ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[4]                ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.078     ; 2.007      ;
; -1.083 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[3] ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|b_non_empty                                            ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.078     ; 2.003      ;
; -1.062 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|b_full                                  ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[3]                                             ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.077     ; 1.983      ;
; -1.062 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|b_full                                  ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[2]                                             ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.077     ; 1.983      ;
; -1.062 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|b_full                                  ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[1]                                             ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.077     ; 1.983      ;
; -1.062 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|b_full                                  ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[0]                                             ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.077     ; 1.983      ;
; -1.060 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[4] ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|b_full                                                 ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.078     ; 1.980      ;
; -1.057 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|b_full                                  ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[0]                ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.078     ; 1.977      ;
; -1.015 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[0]                        ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[6]                                       ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.078     ; 1.935      ;
; -0.982 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[3] ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[4]                ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.078     ; 1.902      ;
; -0.978 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[1] ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[4]                ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.078     ; 1.898      ;
; -0.976 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[2] ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[5]                ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.078     ; 1.896      ;
; -0.975 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[0]                        ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[5]                                       ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.078     ; 1.895      ;
; -0.974 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[0] ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[1]                ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.078     ; 1.894      ;
; -0.969 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[4] ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[7]                ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.078     ; 1.889      ;
; -0.969 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[3]                        ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[6]                                       ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.078     ; 1.889      ;
; -0.968 ; counter_8bit:counter_8bit|count[1]                                                                                                                ; counter_8bit:counter_8bit|count[4]                                                                                                                               ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.078     ; 1.888      ;
; -0.965 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[1]                        ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[4]                                       ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.078     ; 1.885      ;
; -0.963 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|b_non_empty                             ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[6]                                       ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.079     ; 1.882      ;
; -0.963 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|b_non_empty                             ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[5]                                       ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.079     ; 1.882      ;
; -0.963 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|b_non_empty                             ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[4]                                       ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.079     ; 1.882      ;
; -0.963 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|b_non_empty                             ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[3]                                       ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.079     ; 1.882      ;
; -0.963 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|b_non_empty                             ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[2]                                       ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.079     ; 1.882      ;
; -0.963 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|b_non_empty                             ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[1]                                       ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.079     ; 1.882      ;
; -0.963 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|b_non_empty                             ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[0]                                       ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.079     ; 1.882      ;
; -0.963 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[3] ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[5]                ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.078     ; 1.883      ;
; -0.959 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[1] ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[5]                ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.078     ; 1.879      ;
; -0.957 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[2] ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[6]                ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.078     ; 1.877      ;
; -0.955 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[0] ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[2]                ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.078     ; 1.875      ;
; -0.946 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[1]                        ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[5]                                       ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.078     ; 1.866      ;
; -0.935 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[0] ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|b_non_empty                                            ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.078     ; 1.855      ;
; -0.926 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|b_non_empty                             ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|b_non_empty                                            ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.078     ; 1.846      ;
; -0.924 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[2] ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|b_non_empty                                            ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.078     ; 1.844      ;
; -0.906 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|b_non_empty                             ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~portb_address_reg0 ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; 0.212      ; 2.156      ;
; -0.883 ; counter_8bit:counter_8bit|count[0]                                                                                                                ; counter_8bit:counter_8bit|count[4]                                                                                                                               ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.078     ; 1.803      ;
; -0.883 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[0]                        ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[4]                                       ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.078     ; 1.803      ;
; -0.879 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[2]                        ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[6]                                       ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.078     ; 1.799      ;
; -0.866 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[4]                              ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[7]                                             ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.096     ; 1.768      ;
; -0.855 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[5]                              ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[6]                                             ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.096     ; 1.757      ;
; -0.850 ; counter_8bit:counter_8bit|count[5]                                                                                                                ; counter_8bit:counter_8bit|count[6]                                                                                                                               ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.095     ; 1.753      ;
; -0.848 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[5] ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[6]                ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.078     ; 1.768      ;
; -0.848 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[2]                        ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[5]                                       ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.078     ; 1.768      ;
; -0.847 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[0]                              ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[3]                                             ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.078     ; 1.767      ;
; -0.846 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[1] ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[2]                ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.078     ; 1.766      ;
; -0.844 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[2] ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[3]                ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.078     ; 1.764      ;
; -0.843 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[0]                        ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[3]                                       ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.078     ; 1.763      ;
; -0.843 ; counter_8bit:counter_8bit|count[0]                                                                                                                ; counter_8bit:counter_8bit|count[3]                                                                                                                               ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.078     ; 1.763      ;
; -0.842 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[7] ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|b_full                                                 ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.078     ; 1.762      ;
; -0.839 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[6] ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[7]                ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.078     ; 1.759      ;
; -0.837 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[4] ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[5]                ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.078     ; 1.757      ;
; -0.837 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[5]                        ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[6]                                       ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.078     ; 1.757      ;
; -0.837 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[3]                        ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[4]                                       ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.078     ; 1.757      ;
; -0.836 ; counter_8bit:counter_8bit|count[1]                                                                                                                ; counter_8bit:counter_8bit|count[2]                                                                                                                               ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.078     ; 1.756      ;
; -0.836 ; counter_8bit:counter_8bit|count[3]                                                                                                                ; counter_8bit:counter_8bit|count[4]                                                                                                                               ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.078     ; 1.756      ;
; -0.836 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[5]                              ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[7]                                             ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.096     ; 1.738      ;
; -0.833 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[1]                              ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[2]                                             ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.078     ; 1.753      ;
; -0.833 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[1]                        ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[2]                                       ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.078     ; 1.753      ;
; -0.831 ; counter_8bit:counter_8bit|count[5]                                                                                                                ; counter_8bit:counter_8bit|count[7]                                                                                                                               ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.095     ; 1.734      ;
; -0.831 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[0] ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|b_full                                                 ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.078     ; 1.751      ;
; -0.829 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[5] ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[7]                ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.078     ; 1.749      ;
; -0.827 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[1] ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[3]                ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.078     ; 1.747      ;
; -0.825 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[2] ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[4]                ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.078     ; 1.745      ;
; -0.818 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[4] ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[6]                ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.078     ; 1.738      ;
; -0.818 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[3]                        ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[5]                                       ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.078     ; 1.738      ;
; -0.817 ; counter_8bit:counter_8bit|count[1]                                                                                                                ; counter_8bit:counter_8bit|count[3]                                                                                                                               ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.078     ; 1.737      ;
; -0.814 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[1]                              ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[3]                                             ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.078     ; 1.734      ;
; -0.814 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[1]                        ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[3]                                       ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.078     ; 1.734      ;
; -0.765 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[4]                              ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[6]                                             ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.096     ; 1.667      ;
; -0.751 ; counter_8bit:counter_8bit|count[0]                                                                                                                ; counter_8bit:counter_8bit|count[2]                                                                                                                               ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.078     ; 1.671      ;
; -0.751 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[0]                        ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[2]                                       ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.078     ; 1.671      ;
; -0.747 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[4]                        ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[6]                                       ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.078     ; 1.667      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clock_var:clock_var|clk_100hz'                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                         ; To Node                                                                                                                                                          ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; 0.351 ; counter_8bit:counter_8bit|count[0]                                                                                                                ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~porta_datain_reg0  ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.458      ; 1.031      ;
; 0.364 ; counter_8bit:counter_8bit|count[3]                                                                                                                ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~porta_datain_reg0  ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.458      ; 1.044      ;
; 0.372 ; counter_8bit:counter_8bit|count[2]                                                                                                                ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~porta_datain_reg0  ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.458      ; 1.052      ;
; 0.373 ; counter_8bit:counter_8bit|count[1]                                                                                                                ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~porta_datain_reg0  ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.458      ; 1.053      ;
; 0.384 ; counter_8bit:counter_8bit|count[4]                                                                                                                ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~porta_datain_reg0  ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.458      ; 1.064      ;
; 0.405 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|b_full                                  ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|b_full                                                 ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.078      ; 0.669      ;
; 0.414 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[2]                              ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~porta_address_reg0 ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.432      ; 1.068      ;
; 0.418 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[3]                              ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~porta_address_reg0 ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.432      ; 1.072      ;
; 0.426 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[7]                        ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[7]                                       ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.096      ; 0.708      ;
; 0.432 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[1]                              ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~porta_address_reg0 ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.432      ; 1.086      ;
; 0.434 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[3]                        ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~portb_address_reg0 ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.365      ; 1.021      ;
; 0.436 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[6]                        ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~portb_address_reg0 ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.365      ; 1.023      ;
; 0.439 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[5]                        ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~portb_address_reg0 ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.365      ; 1.026      ;
; 0.468 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[1]                        ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~portb_address_reg0 ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.365      ; 1.055      ;
; 0.470 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[2]                        ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~portb_address_reg0 ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.365      ; 1.057      ;
; 0.549 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[3]                              ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[4]                                             ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.508      ; 1.243      ;
; 0.556 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[6]                        ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[7]                                       ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.510      ; 1.252      ;
; 0.562 ; counter_8bit:counter_8bit|count[4]                                                                                                                ; counter_8bit:counter_8bit|count[5]                                                                                                                               ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.507      ; 1.255      ;
; 0.563 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[2]                              ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[4]                                             ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.508      ; 1.257      ;
; 0.567 ; counter_8bit:counter_8bit|count[4]                                                                                                                ; counter_8bit:counter_8bit|count[6]                                                                                                                               ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.507      ; 1.260      ;
; 0.642 ; counter_8bit:counter_8bit|count[5]                                                                                                                ; counter_8bit:counter_8bit|count[5]                                                                                                                               ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.095      ; 0.923      ;
; 0.643 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[7]                              ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[7]                                             ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.096      ; 0.925      ;
; 0.643 ; counter_8bit:counter_8bit|count[7]                                                                                                                ; counter_8bit:counter_8bit|count[7]                                                                                                                               ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.095      ; 0.924      ;
; 0.644 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[5]                              ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[5]                                             ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.096      ; 0.926      ;
; 0.647 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[6]                              ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[6]                                             ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.096      ; 0.929      ;
; 0.647 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[4]                              ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[4]                                             ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.096      ; 0.929      ;
; 0.647 ; counter_8bit:counter_8bit|count[6]                                                                                                                ; counter_8bit:counter_8bit|count[6]                                                                                                                               ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.095      ; 0.928      ;
; 0.654 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[7] ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[7]                ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.078      ; 0.918      ;
; 0.658 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[4] ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[4]                ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.078      ; 0.922      ;
; 0.658 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[6] ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[6]                ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.078      ; 0.922      ;
; 0.659 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[1]                              ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[1]                                             ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.078      ; 0.923      ;
; 0.659 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[1]                        ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[1]                                       ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.078      ; 0.923      ;
; 0.661 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[2]                              ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[2]                                             ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.078      ; 0.925      ;
; 0.661 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[6]                        ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[6]                                       ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.078      ; 0.925      ;
; 0.661 ; counter_8bit:counter_8bit|count[3]                                                                                                                ; counter_8bit:counter_8bit|count[3]                                                                                                                               ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.078      ; 0.925      ;
; 0.661 ; counter_8bit:counter_8bit|count[1]                                                                                                                ; counter_8bit:counter_8bit|count[1]                                                                                                                               ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.078      ; 0.925      ;
; 0.662 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[3]                              ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[3]                                             ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.078      ; 0.926      ;
; 0.662 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[5]                        ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[5]                                       ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.078      ; 0.926      ;
; 0.662 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[3]                        ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[3]                                       ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.078      ; 0.926      ;
; 0.663 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[0]                              ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~porta_address_reg0 ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.432      ; 1.317      ;
; 0.664 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[4]                        ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[4]                                       ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.078      ; 0.928      ;
; 0.664 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[2]                        ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[2]                                       ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.078      ; 0.928      ;
; 0.664 ; counter_8bit:counter_8bit|count[4]                                                                                                                ; counter_8bit:counter_8bit|count[4]                                                                                                                               ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.078      ; 0.928      ;
; 0.664 ; counter_8bit:counter_8bit|count[2]                                                                                                                ; counter_8bit:counter_8bit|count[2]                                                                                                                               ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.078      ; 0.928      ;
; 0.666 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[1] ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[1]                ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.078      ; 0.930      ;
; 0.668 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[2] ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[2]                ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.078      ; 0.932      ;
; 0.668 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[5]                        ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[7]                                       ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.510      ; 1.364      ;
; 0.669 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[5] ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[5]                ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.078      ; 0.933      ;
; 0.670 ; counter_8bit:counter_8bit|count[3]                                                                                                                ; counter_8bit:counter_8bit|count[5]                                                                                                                               ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.507      ; 1.363      ;
; 0.670 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[3]                              ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[5]                                             ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.508      ; 1.364      ;
; 0.673 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[1]                              ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[4]                                             ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.508      ; 1.367      ;
; 0.675 ; counter_8bit:counter_8bit|count[3]                                                                                                                ; counter_8bit:counter_8bit|count[6]                                                                                                                               ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.507      ; 1.368      ;
; 0.675 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[3]                              ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[6]                                             ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.508      ; 1.369      ;
; 0.679 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[0]                        ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[0]                                       ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.078      ; 0.943      ;
; 0.680 ; counter_8bit:counter_8bit|count[0]                                                                                                                ; counter_8bit:counter_8bit|count[0]                                                                                                                               ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.078      ; 0.944      ;
; 0.684 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[2]                              ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[5]                                             ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.508      ; 1.378      ;
; 0.685 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[4]                        ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[7]                                       ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.510      ; 1.381      ;
; 0.687 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[0]                              ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[0]                                             ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.078      ; 0.951      ;
; 0.688 ; counter_8bit:counter_8bit|count[4]                                                                                                                ; counter_8bit:counter_8bit|count[7]                                                                                                                               ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.507      ; 1.381      ;
; 0.688 ; counter_8bit:counter_8bit|count[2]                                                                                                                ; counter_8bit:counter_8bit|count[5]                                                                                                                               ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.507      ; 1.381      ;
; 0.689 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[2]                              ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[6]                                             ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.508      ; 1.383      ;
; 0.692 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[0]                              ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[4]                                             ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.508      ; 1.386      ;
; 0.693 ; counter_8bit:counter_8bit|count[2]                                                                                                                ; counter_8bit:counter_8bit|count[6]                                                                                                                               ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.507      ; 1.386      ;
; 0.743 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[0]                        ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~portb_address_reg0 ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.365      ; 1.330      ;
; 0.744 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[4]                        ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~portb_address_reg0 ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.365      ; 1.331      ;
; 0.762 ; counter_8bit:counter_8bit|count[6]                                                                                                                ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~porta_datain_reg0  ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.046      ; 1.030      ;
; 0.763 ; counter_8bit:counter_8bit|count[5]                                                                                                                ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~porta_datain_reg0  ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.046      ; 1.031      ;
; 0.786 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[4]                              ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~porta_address_reg0 ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.020      ; 1.028      ;
; 0.792 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|b_full                                  ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|b_non_empty                                            ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.078      ; 1.056      ;
; 0.794 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[1]                              ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[5]                                             ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.508      ; 1.488      ;
; 0.794 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[3]                        ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[7]                                       ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.510      ; 1.490      ;
; 0.796 ; counter_8bit:counter_8bit|count[7]                                                                                                                ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~porta_datain_reg0  ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.046      ; 1.064      ;
; 0.796 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[3]                              ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[7]                                             ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.508      ; 1.490      ;
; 0.796 ; counter_8bit:counter_8bit|count[3]                                                                                                                ; counter_8bit:counter_8bit|count[7]                                                                                                                               ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.507      ; 1.489      ;
; 0.796 ; counter_8bit:counter_8bit|count[1]                                                                                                                ; counter_8bit:counter_8bit|count[5]                                                                                                                               ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.507      ; 1.489      ;
; 0.799 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[1]                              ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[6]                                             ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.508      ; 1.493      ;
; 0.801 ; counter_8bit:counter_8bit|count[1]                                                                                                                ; counter_8bit:counter_8bit|count[6]                                                                                                                               ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.507      ; 1.494      ;
; 0.802 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[6]                              ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~porta_address_reg0 ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.020      ; 1.044      ;
; 0.803 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[5]                              ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~porta_address_reg0 ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.020      ; 1.045      ;
; 0.810 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[2]                              ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[7]                                             ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.508      ; 1.504      ;
; 0.811 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[2]                        ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[7]                                       ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.510      ; 1.507      ;
; 0.811 ; counter_8bit:counter_8bit|count[0]                                                                                                                ; counter_8bit:counter_8bit|count[5]                                                                                                                               ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.507      ; 1.504      ;
; 0.813 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[0]                              ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[5]                                             ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.508      ; 1.507      ;
; 0.814 ; counter_8bit:counter_8bit|count[2]                                                                                                                ; counter_8bit:counter_8bit|count[7]                                                                                                                               ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.507      ; 1.507      ;
; 0.816 ; counter_8bit:counter_8bit|count[0]                                                                                                                ; counter_8bit:counter_8bit|count[6]                                                                                                                               ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.507      ; 1.509      ;
; 0.818 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[0]                              ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[6]                                             ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.508      ; 1.512      ;
; 0.825 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[7]                              ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~porta_address_reg0 ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.020      ; 1.067      ;
; 0.829 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[0] ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[0]                ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.078      ; 1.093      ;
; 0.832 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[3] ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[3]                ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.078      ; 1.096      ;
; 0.842 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[7]                        ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~portb_address_reg0 ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; -0.049     ; 1.015      ;
; 0.918 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[1]                        ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[7]                                       ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.510      ; 1.614      ;
; 0.920 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[1]                              ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[7]                                             ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.508      ; 1.614      ;
; 0.922 ; counter_8bit:counter_8bit|count[1]                                                                                                                ; counter_8bit:counter_8bit|count[7]                                                                                                                               ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.507      ; 1.615      ;
; 0.933 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[0]                        ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[7]                                       ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.510      ; 1.629      ;
; 0.937 ; counter_8bit:counter_8bit|count[0]                                                                                                                ; counter_8bit:counter_8bit|count[7]                                                                                                                               ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.507      ; 1.630      ;
; 0.939 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[0]                              ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[7]                                             ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.508      ; 1.633      ;
; 0.960 ; counter_8bit:counter_8bit|count[5]                                                                                                                ; counter_8bit:counter_8bit|count[6]                                                                                                                               ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.095      ; 1.241      ;
; 0.961 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[5]                              ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[6]                                             ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.096      ; 1.243      ;
; 0.972 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[6] ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[7]                ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.078      ; 1.236      ;
; 0.972 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[4] ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[5]                ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.078      ; 1.236      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk_50m'                                                                                                                                              ;
+-------+------------------------------------------+------------------------------------------+-------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                                  ; Launch Clock                  ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+------------------------------------------+-------------------------------+-------------+--------------+------------+------------+
; 0.386 ; transmitter:uart_Tx|state.TX_STATE_STOP  ; transmitter:uart_Tx|state.TX_STATE_STOP  ; clk_50m                       ; clk_50m     ; 0.000        ; 0.097      ; 0.669      ;
; 0.391 ; baudrate:uart_baud|tx_acc[8]             ; baudrate:uart_baud|tx_acc[8]             ; clk_50m                       ; clk_50m     ; 0.000        ; 0.097      ; 0.674      ;
; 0.404 ; transmitter:uart_Tx|Tx                   ; transmitter:uart_Tx|Tx                   ; clk_50m                       ; clk_50m     ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; transmitter:uart_Tx|state.TX_STATE_DATA  ; transmitter:uart_Tx|state.TX_STATE_DATA  ; clk_50m                       ; clk_50m     ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; transmitter:uart_Tx|bit_pos[2]           ; transmitter:uart_Tx|bit_pos[2]           ; clk_50m                       ; clk_50m     ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; transmitter:uart_Tx|bit_pos[1]           ; transmitter:uart_Tx|bit_pos[1]           ; clk_50m                       ; clk_50m     ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; transmitter:uart_Tx|bit_pos[0]           ; transmitter:uart_Tx|bit_pos[0]           ; clk_50m                       ; clk_50m     ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; transmitter:uart_Tx|state.TX_STATE_IDLE  ; transmitter:uart_Tx|state.TX_STATE_IDLE  ; clk_50m                       ; clk_50m     ; 0.000        ; 0.079      ; 0.669      ;
; 0.441 ; clock_var:clock_var|counter[25]          ; clock_var:clock_var|counter[25]          ; clk_50m                       ; clk_50m     ; 0.000        ; 0.081      ; 0.708      ;
; 0.509 ; clock_var:clock_var|clk_100hz            ; clock_var:clock_var|clk_100hz            ; clock_var:clock_var|clk_100hz ; clk_50m     ; 0.000        ; 3.080      ; 4.037      ;
; 0.641 ; clock_var:clock_var|counter[11]          ; clock_var:clock_var|counter[11]          ; clk_50m                       ; clk_50m     ; 0.000        ; 0.081      ; 0.908      ;
; 0.641 ; clock_var:clock_var|counter[10]          ; clock_var:clock_var|counter[10]          ; clk_50m                       ; clk_50m     ; 0.000        ; 0.081      ; 0.908      ;
; 0.643 ; baudrate:uart_baud|tx_acc[6]             ; baudrate:uart_baud|tx_acc[6]             ; clk_50m                       ; clk_50m     ; 0.000        ; 0.079      ; 0.908      ;
; 0.645 ; baudrate:uart_baud|tx_acc[3]             ; baudrate:uart_baud|tx_acc[3]             ; clk_50m                       ; clk_50m     ; 0.000        ; 0.079      ; 0.910      ;
; 0.645 ; clock_var:clock_var|counter[21]          ; clock_var:clock_var|counter[21]          ; clk_50m                       ; clk_50m     ; 0.000        ; 0.081      ; 0.912      ;
; 0.647 ; clock_var:clock_var|counter[22]          ; clock_var:clock_var|counter[22]          ; clk_50m                       ; clk_50m     ; 0.000        ; 0.081      ; 0.914      ;
; 0.648 ; baudrate:uart_baud|tx_acc[2]             ; baudrate:uart_baud|tx_acc[2]             ; clk_50m                       ; clk_50m     ; 0.000        ; 0.079      ; 0.913      ;
; 0.648 ; clock_var:clock_var|counter[20]          ; clock_var:clock_var|counter[20]          ; clk_50m                       ; clk_50m     ; 0.000        ; 0.081      ; 0.915      ;
; 0.655 ; clock_var:clock_var|counter[3]           ; clock_var:clock_var|counter[3]           ; clk_50m                       ; clk_50m     ; 0.000        ; 0.081      ; 0.922      ;
; 0.656 ; clock_var:clock_var|counter[19]          ; clock_var:clock_var|counter[19]          ; clk_50m                       ; clk_50m     ; 0.000        ; 0.081      ; 0.923      ;
; 0.656 ; clock_var:clock_var|counter[2]           ; clock_var:clock_var|counter[2]           ; clk_50m                       ; clk_50m     ; 0.000        ; 0.081      ; 0.923      ;
; 0.657 ; clock_var:clock_var|counter[9]           ; clock_var:clock_var|counter[9]           ; clk_50m                       ; clk_50m     ; 0.000        ; 0.081      ; 0.924      ;
; 0.657 ; clock_var:clock_var|counter[7]           ; clock_var:clock_var|counter[7]           ; clk_50m                       ; clk_50m     ; 0.000        ; 0.081      ; 0.924      ;
; 0.657 ; clock_var:clock_var|counter[1]           ; clock_var:clock_var|counter[1]           ; clk_50m                       ; clk_50m     ; 0.000        ; 0.081      ; 0.924      ;
; 0.658 ; clock_var:clock_var|counter[24]          ; clock_var:clock_var|counter[24]          ; clk_50m                       ; clk_50m     ; 0.000        ; 0.081      ; 0.925      ;
; 0.659 ; clock_var:clock_var|counter[23]          ; clock_var:clock_var|counter[23]          ; clk_50m                       ; clk_50m     ; 0.000        ; 0.081      ; 0.926      ;
; 0.659 ; clock_var:clock_var|counter[14]          ; clock_var:clock_var|counter[14]          ; clk_50m                       ; clk_50m     ; 0.000        ; 0.081      ; 0.926      ;
; 0.660 ; clock_var:clock_var|counter[6]           ; clock_var:clock_var|counter[6]           ; clk_50m                       ; clk_50m     ; 0.000        ; 0.081      ; 0.927      ;
; 0.660 ; clock_var:clock_var|counter[4]           ; clock_var:clock_var|counter[4]           ; clk_50m                       ; clk_50m     ; 0.000        ; 0.081      ; 0.927      ;
; 0.675 ; clock_var:clock_var|counter[0]           ; clock_var:clock_var|counter[0]           ; clk_50m                       ; clk_50m     ; 0.000        ; 0.081      ; 0.942      ;
; 0.704 ; baudrate:uart_baud|tx_acc[2]             ; baudrate:uart_baud|tx_acc[8]             ; clk_50m                       ; clk_50m     ; 0.000        ; 0.511      ; 1.401      ;
; 0.734 ; transmitter:uart_Tx|bit_pos[0]           ; transmitter:uart_Tx|bit_pos[1]           ; clk_50m                       ; clk_50m     ; 0.000        ; 0.079      ; 0.999      ;
; 0.785 ; transmitter:uart_Tx|bit_pos[1]           ; transmitter:uart_Tx|state.TX_STATE_STOP  ; clk_50m                       ; clk_50m     ; 0.000        ; 0.509      ; 1.480      ;
; 0.803 ; clock_var:clock_var|counter[12]          ; clock_var:clock_var|counter[12]          ; clk_50m                       ; clk_50m     ; 0.000        ; 0.081      ; 1.070      ;
; 0.824 ; baudrate:uart_baud|tx_acc[0]             ; baudrate:uart_baud|tx_acc[8]             ; clk_50m                       ; clk_50m     ; 0.000        ; 0.511      ; 1.521      ;
; 0.853 ; transmitter:uart_Tx|state.TX_STATE_DATA  ; transmitter:uart_Tx|state.TX_STATE_STOP  ; clk_50m                       ; clk_50m     ; 0.000        ; 0.511      ; 1.550      ;
; 0.868 ; baudrate:uart_baud|tx_acc[2]             ; baudrate:uart_baud|tx_acc[0]             ; clk_50m                       ; clk_50m     ; 0.000        ; 0.079      ; 1.133      ;
; 0.884 ; transmitter:uart_Tx|bit_pos[2]           ; transmitter:uart_Tx|state.TX_STATE_STOP  ; clk_50m                       ; clk_50m     ; 0.000        ; 0.509      ; 1.579      ;
; 0.896 ; baudrate:uart_baud|tx_acc[8]             ; baudrate:uart_baud|tx_acc[4]             ; clk_50m                       ; clk_50m     ; 0.000        ; -0.335     ; 0.747      ;
; 0.915 ; transmitter:uart_Tx|state.TX_STATE_START ; transmitter:uart_Tx|state.TX_STATE_START ; clk_50m                       ; clk_50m     ; 0.000        ; 0.079      ; 1.180      ;
; 0.929 ; baudrate:uart_baud|tx_acc[2]             ; transmitter:uart_Tx|state.TX_STATE_STOP  ; clk_50m                       ; clk_50m     ; 0.000        ; 0.513      ; 1.628      ;
; 0.958 ; clock_var:clock_var|counter[11]          ; clock_var:clock_var|counter[12]          ; clk_50m                       ; clk_50m     ; 0.000        ; 0.081      ; 1.225      ;
; 0.962 ; clock_var:clock_var|counter[21]          ; clock_var:clock_var|counter[22]          ; clk_50m                       ; clk_50m     ; 0.000        ; 0.081      ; 1.229      ;
; 0.968 ; clock_var:clock_var|counter[10]          ; clock_var:clock_var|counter[11]          ; clk_50m                       ; clk_50m     ; 0.000        ; 0.081      ; 1.235      ;
; 0.973 ; clock_var:clock_var|counter[3]           ; clock_var:clock_var|counter[4]           ; clk_50m                       ; clk_50m     ; 0.000        ; 0.081      ; 1.240      ;
; 0.973 ; clock_var:clock_var|counter[10]          ; clock_var:clock_var|counter[12]          ; clk_50m                       ; clk_50m     ; 0.000        ; 0.081      ; 1.240      ;
; 0.974 ; clock_var:clock_var|counter[9]           ; clock_var:clock_var|counter[10]          ; clk_50m                       ; clk_50m     ; 0.000        ; 0.081      ; 1.241      ;
; 0.974 ; clock_var:clock_var|counter[19]          ; clock_var:clock_var|counter[20]          ; clk_50m                       ; clk_50m     ; 0.000        ; 0.081      ; 1.241      ;
; 0.974 ; clock_var:clock_var|counter[1]           ; clock_var:clock_var|counter[2]           ; clk_50m                       ; clk_50m     ; 0.000        ; 0.081      ; 1.241      ;
; 0.974 ; clock_var:clock_var|counter[22]          ; clock_var:clock_var|counter[23]          ; clk_50m                       ; clk_50m     ; 0.000        ; 0.081      ; 1.241      ;
; 0.975 ; clock_var:clock_var|counter[5]           ; clock_var:clock_var|counter[6]           ; clk_50m                       ; clk_50m     ; 0.000        ; 0.081      ; 1.242      ;
; 0.975 ; baudrate:uart_baud|tx_acc[2]             ; baudrate:uart_baud|tx_acc[3]             ; clk_50m                       ; clk_50m     ; 0.000        ; 0.079      ; 1.240      ;
; 0.975 ; clock_var:clock_var|counter[20]          ; clock_var:clock_var|counter[21]          ; clk_50m                       ; clk_50m     ; 0.000        ; 0.081      ; 1.242      ;
; 0.975 ; clock_var:clock_var|counter[8]           ; clock_var:clock_var|counter[9]           ; clk_50m                       ; clk_50m     ; 0.000        ; 0.081      ; 1.242      ;
; 0.976 ; baudrate:uart_baud|tx_acc[1]             ; baudrate:uart_baud|tx_acc[2]             ; clk_50m                       ; clk_50m     ; 0.000        ; 0.079      ; 1.241      ;
; 0.976 ; clock_var:clock_var|counter[23]          ; clock_var:clock_var|counter[24]          ; clk_50m                       ; clk_50m     ; 0.000        ; 0.081      ; 1.243      ;
; 0.978 ; baudrate:uart_baud|tx_acc[5]             ; baudrate:uart_baud|tx_acc[6]             ; clk_50m                       ; clk_50m     ; 0.000        ; 0.079      ; 1.243      ;
; 0.979 ; clock_var:clock_var|counter[22]          ; clock_var:clock_var|counter[24]          ; clk_50m                       ; clk_50m     ; 0.000        ; 0.081      ; 1.246      ;
; 0.980 ; clock_var:clock_var|counter[20]          ; clock_var:clock_var|counter[22]          ; clk_50m                       ; clk_50m     ; 0.000        ; 0.081      ; 1.247      ;
; 0.980 ; clock_var:clock_var|counter[8]           ; clock_var:clock_var|counter[10]          ; clk_50m                       ; clk_50m     ; 0.000        ; 0.081      ; 1.247      ;
; 0.981 ; baudrate:uart_baud|tx_acc[0]             ; baudrate:uart_baud|tx_acc[2]             ; clk_50m                       ; clk_50m     ; 0.000        ; 0.079      ; 1.246      ;
; 0.983 ; clock_var:clock_var|counter[2]           ; clock_var:clock_var|counter[3]           ; clk_50m                       ; clk_50m     ; 0.000        ; 0.081      ; 1.250      ;
; 0.983 ; clock_var:clock_var|counter[0]           ; clock_var:clock_var|counter[1]           ; clk_50m                       ; clk_50m     ; 0.000        ; 0.081      ; 1.250      ;
; 0.985 ; clock_var:clock_var|counter[24]          ; clock_var:clock_var|counter[25]          ; clk_50m                       ; clk_50m     ; 0.000        ; 0.081      ; 1.252      ;
; 0.986 ; transmitter:uart_Tx|bit_pos[0]           ; transmitter:uart_Tx|state.TX_STATE_STOP  ; clk_50m                       ; clk_50m     ; 0.000        ; 0.509      ; 1.681      ;
; 0.987 ; clock_var:clock_var|counter[6]           ; clock_var:clock_var|counter[7]           ; clk_50m                       ; clk_50m     ; 0.000        ; 0.081      ; 1.254      ;
; 0.988 ; baudrate:uart_baud|tx_acc[0]             ; baudrate:uart_baud|tx_acc[0]             ; clk_50m                       ; clk_50m     ; 0.000        ; 0.079      ; 1.253      ;
; 0.988 ; clock_var:clock_var|counter[2]           ; clock_var:clock_var|counter[4]           ; clk_50m                       ; clk_50m     ; 0.000        ; 0.081      ; 1.255      ;
; 0.988 ; clock_var:clock_var|counter[0]           ; clock_var:clock_var|counter[2]           ; clk_50m                       ; clk_50m     ; 0.000        ; 0.081      ; 1.255      ;
; 0.992 ; clock_var:clock_var|counter[4]           ; clock_var:clock_var|counter[6]           ; clk_50m                       ; clk_50m     ; 0.000        ; 0.081      ; 1.259      ;
; 0.996 ; baudrate:uart_baud|tx_acc[4]             ; baudrate:uart_baud|tx_acc[6]             ; clk_50m                       ; clk_50m     ; 0.000        ; 0.079      ; 1.261      ;
; 1.005 ; baudrate:uart_baud|tx_acc[1]             ; baudrate:uart_baud|tx_acc[1]             ; clk_50m                       ; clk_50m     ; 0.000        ; 0.079      ; 1.270      ;
; 1.006 ; baudrate:uart_baud|tx_acc[7]             ; baudrate:uart_baud|tx_acc[7]             ; clk_50m                       ; clk_50m     ; 0.000        ; 0.079      ; 1.271      ;
; 1.007 ; clock_var:clock_var|counter[16]          ; clock_var:clock_var|counter[16]          ; clk_50m                       ; clk_50m     ; 0.000        ; 0.081      ; 1.274      ;
; 1.009 ; baudrate:uart_baud|tx_acc[5]             ; baudrate:uart_baud|tx_acc[5]             ; clk_50m                       ; clk_50m     ; 0.000        ; 0.079      ; 1.274      ;
; 1.015 ; baudrate:uart_baud|tx_acc[6]             ; baudrate:uart_baud|tx_acc[8]             ; clk_50m                       ; clk_50m     ; 0.000        ; 0.511      ; 1.712      ;
; 1.016 ; baudrate:uart_baud|tx_acc[3]             ; baudrate:uart_baud|tx_acc[8]             ; clk_50m                       ; clk_50m     ; 0.000        ; 0.511      ; 1.713      ;
; 1.019 ; transmitter:uart_Tx|state.TX_STATE_STOP  ; transmitter:uart_Tx|state.TX_STATE_IDLE  ; clk_50m                       ; clk_50m     ; 0.000        ; -0.335     ; 0.870      ;
; 1.034 ; baudrate:uart_baud|tx_acc[5]             ; baudrate:uart_baud|tx_acc[8]             ; clk_50m                       ; clk_50m     ; 0.000        ; 0.511      ; 1.731      ;
; 1.049 ; baudrate:uart_baud|tx_acc[0]             ; transmitter:uart_Tx|state.TX_STATE_STOP  ; clk_50m                       ; clk_50m     ; 0.000        ; 0.513      ; 1.748      ;
; 1.050 ; baudrate:uart_baud|tx_acc[7]             ; baudrate:uart_baud|tx_acc[8]             ; clk_50m                       ; clk_50m     ; 0.000        ; 0.511      ; 1.747      ;
; 1.054 ; transmitter:uart_Tx|state.TX_STATE_IDLE  ; transmitter:uart_Tx|state.TX_STATE_START ; clk_50m                       ; clk_50m     ; 0.000        ; 0.079      ; 1.319      ;
; 1.069 ; transmitter:uart_Tx|bit_pos[1]           ; transmitter:uart_Tx|bit_pos[2]           ; clk_50m                       ; clk_50m     ; 0.000        ; 0.079      ; 1.334      ;
; 1.074 ; transmitter:uart_Tx|state.TX_STATE_IDLE  ; transmitter:uart_Tx|state.TX_STATE_DATA  ; clk_50m                       ; clk_50m     ; 0.000        ; 0.079      ; 1.339      ;
; 1.082 ; clock_var:clock_var|counter[11]          ; clock_var:clock_var|counter[14]          ; clk_50m                       ; clk_50m     ; 0.000        ; 0.083      ; 1.351      ;
; 1.083 ; clock_var:clock_var|counter[21]          ; clock_var:clock_var|counter[23]          ; clk_50m                       ; clk_50m     ; 0.000        ; 0.081      ; 1.350      ;
; 1.088 ; clock_var:clock_var|counter[21]          ; clock_var:clock_var|counter[24]          ; clk_50m                       ; clk_50m     ; 0.000        ; 0.081      ; 1.355      ;
; 1.088 ; baudrate:uart_baud|tx_acc[3]             ; baudrate:uart_baud|tx_acc[6]             ; clk_50m                       ; clk_50m     ; 0.000        ; 0.079      ; 1.353      ;
; 1.089 ; baudrate:uart_baud|tx_acc[1]             ; transmitter:uart_Tx|state.TX_STATE_STOP  ; clk_50m                       ; clk_50m     ; 0.000        ; 0.513      ; 1.788      ;
; 1.095 ; clock_var:clock_var|counter[9]           ; clock_var:clock_var|counter[11]          ; clk_50m                       ; clk_50m     ; 0.000        ; 0.081      ; 1.362      ;
; 1.095 ; clock_var:clock_var|counter[19]          ; clock_var:clock_var|counter[21]          ; clk_50m                       ; clk_50m     ; 0.000        ; 0.081      ; 1.362      ;
; 1.095 ; clock_var:clock_var|counter[7]           ; clock_var:clock_var|counter[9]           ; clk_50m                       ; clk_50m     ; 0.000        ; 0.081      ; 1.362      ;
; 1.095 ; clock_var:clock_var|counter[1]           ; clock_var:clock_var|counter[3]           ; clk_50m                       ; clk_50m     ; 0.000        ; 0.081      ; 1.362      ;
; 1.096 ; clock_var:clock_var|counter[5]           ; clock_var:clock_var|counter[7]           ; clk_50m                       ; clk_50m     ; 0.000        ; 0.081      ; 1.363      ;
; 1.097 ; clock_var:clock_var|counter[17]          ; clock_var:clock_var|counter[19]          ; clk_50m                       ; clk_50m     ; 0.000        ; 0.081      ; 1.364      ;
; 1.097 ; baudrate:uart_baud|tx_acc[1]             ; baudrate:uart_baud|tx_acc[3]             ; clk_50m                       ; clk_50m     ; 0.000        ; 0.079      ; 1.362      ;
; 1.097 ; clock_var:clock_var|counter[23]          ; clock_var:clock_var|counter[25]          ; clk_50m                       ; clk_50m     ; 0.000        ; 0.081      ; 1.364      ;
; 1.097 ; clock_var:clock_var|counter[10]          ; clock_var:clock_var|counter[14]          ; clk_50m                       ; clk_50m     ; 0.000        ; 0.083      ; 1.366      ;
; 1.099 ; clock_var:clock_var|counter[3]           ; clock_var:clock_var|counter[6]           ; clk_50m                       ; clk_50m     ; 0.000        ; 0.081      ; 1.366      ;
; 1.100 ; clock_var:clock_var|counter[9]           ; clock_var:clock_var|counter[12]          ; clk_50m                       ; clk_50m     ; 0.000        ; 0.081      ; 1.367      ;
+-------+------------------------------------------+------------------------------------------+-------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clk_50m'                                                                       ;
+--------+--------------+----------------+-----------------+---------+------------+------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock   ; Clock Edge ; Target                                   ;
+--------+--------------+----------------+-----------------+---------+------------+------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate       ; clk_50m ; Rise       ; clk_50m                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50m ; Rise       ; baudrate:uart_baud|tx_acc[0]             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50m ; Rise       ; baudrate:uart_baud|tx_acc[1]             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50m ; Rise       ; baudrate:uart_baud|tx_acc[2]             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50m ; Rise       ; baudrate:uart_baud|tx_acc[3]             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50m ; Rise       ; baudrate:uart_baud|tx_acc[4]             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50m ; Rise       ; baudrate:uart_baud|tx_acc[5]             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50m ; Rise       ; baudrate:uart_baud|tx_acc[6]             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50m ; Rise       ; baudrate:uart_baud|tx_acc[7]             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50m ; Rise       ; baudrate:uart_baud|tx_acc[8]             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50m ; Rise       ; clock_var:clock_var|clk_100hz            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50m ; Rise       ; clock_var:clock_var|counter[0]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50m ; Rise       ; clock_var:clock_var|counter[10]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50m ; Rise       ; clock_var:clock_var|counter[11]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50m ; Rise       ; clock_var:clock_var|counter[12]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50m ; Rise       ; clock_var:clock_var|counter[13]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50m ; Rise       ; clock_var:clock_var|counter[14]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50m ; Rise       ; clock_var:clock_var|counter[15]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50m ; Rise       ; clock_var:clock_var|counter[16]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50m ; Rise       ; clock_var:clock_var|counter[17]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50m ; Rise       ; clock_var:clock_var|counter[18]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50m ; Rise       ; clock_var:clock_var|counter[19]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50m ; Rise       ; clock_var:clock_var|counter[1]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50m ; Rise       ; clock_var:clock_var|counter[20]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50m ; Rise       ; clock_var:clock_var|counter[21]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50m ; Rise       ; clock_var:clock_var|counter[22]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50m ; Rise       ; clock_var:clock_var|counter[23]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50m ; Rise       ; clock_var:clock_var|counter[24]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50m ; Rise       ; clock_var:clock_var|counter[25]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50m ; Rise       ; clock_var:clock_var|counter[2]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50m ; Rise       ; clock_var:clock_var|counter[3]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50m ; Rise       ; clock_var:clock_var|counter[4]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50m ; Rise       ; clock_var:clock_var|counter[5]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50m ; Rise       ; clock_var:clock_var|counter[6]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50m ; Rise       ; clock_var:clock_var|counter[7]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50m ; Rise       ; clock_var:clock_var|counter[8]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50m ; Rise       ; clock_var:clock_var|counter[9]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50m ; Rise       ; transmitter:uart_Tx|Tx                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50m ; Rise       ; transmitter:uart_Tx|bit_pos[0]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50m ; Rise       ; transmitter:uart_Tx|bit_pos[1]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50m ; Rise       ; transmitter:uart_Tx|bit_pos[2]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50m ; Rise       ; transmitter:uart_Tx|data[0]              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50m ; Rise       ; transmitter:uart_Tx|data[1]              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50m ; Rise       ; transmitter:uart_Tx|data[2]              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50m ; Rise       ; transmitter:uart_Tx|data[3]              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50m ; Rise       ; transmitter:uart_Tx|data[4]              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50m ; Rise       ; transmitter:uart_Tx|data[5]              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50m ; Rise       ; transmitter:uart_Tx|data[6]              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50m ; Rise       ; transmitter:uart_Tx|data[7]              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50m ; Rise       ; transmitter:uart_Tx|state.TX_STATE_DATA  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50m ; Rise       ; transmitter:uart_Tx|state.TX_STATE_IDLE  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50m ; Rise       ; transmitter:uart_Tx|state.TX_STATE_START ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50m ; Rise       ; transmitter:uart_Tx|state.TX_STATE_STOP  ;
; 0.256  ; 0.444        ; 0.188          ; Low Pulse Width ; clk_50m ; Rise       ; clock_var:clock_var|counter[14]          ;
; 0.256  ; 0.444        ; 0.188          ; Low Pulse Width ; clk_50m ; Rise       ; clock_var:clock_var|counter[16]          ;
; 0.256  ; 0.444        ; 0.188          ; Low Pulse Width ; clk_50m ; Rise       ; clock_var:clock_var|counter[17]          ;
; 0.256  ; 0.444        ; 0.188          ; Low Pulse Width ; clk_50m ; Rise       ; clock_var:clock_var|counter[19]          ;
; 0.256  ; 0.444        ; 0.188          ; Low Pulse Width ; clk_50m ; Rise       ; clock_var:clock_var|counter[20]          ;
; 0.256  ; 0.444        ; 0.188          ; Low Pulse Width ; clk_50m ; Rise       ; clock_var:clock_var|counter[21]          ;
; 0.256  ; 0.444        ; 0.188          ; Low Pulse Width ; clk_50m ; Rise       ; clock_var:clock_var|counter[22]          ;
; 0.256  ; 0.444        ; 0.188          ; Low Pulse Width ; clk_50m ; Rise       ; clock_var:clock_var|counter[23]          ;
; 0.256  ; 0.444        ; 0.188          ; Low Pulse Width ; clk_50m ; Rise       ; clock_var:clock_var|counter[24]          ;
; 0.256  ; 0.444        ; 0.188          ; Low Pulse Width ; clk_50m ; Rise       ; clock_var:clock_var|counter[25]          ;
; 0.257  ; 0.445        ; 0.188          ; Low Pulse Width ; clk_50m ; Rise       ; baudrate:uart_baud|tx_acc[0]             ;
; 0.257  ; 0.445        ; 0.188          ; Low Pulse Width ; clk_50m ; Rise       ; baudrate:uart_baud|tx_acc[1]             ;
; 0.257  ; 0.445        ; 0.188          ; Low Pulse Width ; clk_50m ; Rise       ; baudrate:uart_baud|tx_acc[2]             ;
; 0.257  ; 0.445        ; 0.188          ; Low Pulse Width ; clk_50m ; Rise       ; baudrate:uart_baud|tx_acc[3]             ;
; 0.257  ; 0.445        ; 0.188          ; Low Pulse Width ; clk_50m ; Rise       ; baudrate:uart_baud|tx_acc[4]             ;
; 0.257  ; 0.445        ; 0.188          ; Low Pulse Width ; clk_50m ; Rise       ; baudrate:uart_baud|tx_acc[5]             ;
; 0.257  ; 0.445        ; 0.188          ; Low Pulse Width ; clk_50m ; Rise       ; baudrate:uart_baud|tx_acc[6]             ;
; 0.257  ; 0.445        ; 0.188          ; Low Pulse Width ; clk_50m ; Rise       ; baudrate:uart_baud|tx_acc[7]             ;
; 0.257  ; 0.445        ; 0.188          ; Low Pulse Width ; clk_50m ; Rise       ; clock_var:clock_var|clk_100hz            ;
; 0.257  ; 0.445        ; 0.188          ; Low Pulse Width ; clk_50m ; Rise       ; clock_var:clock_var|counter[0]           ;
; 0.257  ; 0.445        ; 0.188          ; Low Pulse Width ; clk_50m ; Rise       ; clock_var:clock_var|counter[10]          ;
; 0.257  ; 0.445        ; 0.188          ; Low Pulse Width ; clk_50m ; Rise       ; clock_var:clock_var|counter[11]          ;
; 0.257  ; 0.445        ; 0.188          ; Low Pulse Width ; clk_50m ; Rise       ; clock_var:clock_var|counter[12]          ;
; 0.257  ; 0.445        ; 0.188          ; Low Pulse Width ; clk_50m ; Rise       ; clock_var:clock_var|counter[13]          ;
; 0.257  ; 0.445        ; 0.188          ; Low Pulse Width ; clk_50m ; Rise       ; clock_var:clock_var|counter[15]          ;
; 0.257  ; 0.445        ; 0.188          ; Low Pulse Width ; clk_50m ; Rise       ; clock_var:clock_var|counter[18]          ;
; 0.257  ; 0.445        ; 0.188          ; Low Pulse Width ; clk_50m ; Rise       ; clock_var:clock_var|counter[1]           ;
; 0.257  ; 0.445        ; 0.188          ; Low Pulse Width ; clk_50m ; Rise       ; clock_var:clock_var|counter[2]           ;
; 0.257  ; 0.445        ; 0.188          ; Low Pulse Width ; clk_50m ; Rise       ; clock_var:clock_var|counter[3]           ;
; 0.257  ; 0.445        ; 0.188          ; Low Pulse Width ; clk_50m ; Rise       ; clock_var:clock_var|counter[4]           ;
; 0.257  ; 0.445        ; 0.188          ; Low Pulse Width ; clk_50m ; Rise       ; clock_var:clock_var|counter[5]           ;
; 0.257  ; 0.445        ; 0.188          ; Low Pulse Width ; clk_50m ; Rise       ; clock_var:clock_var|counter[6]           ;
; 0.257  ; 0.445        ; 0.188          ; Low Pulse Width ; clk_50m ; Rise       ; clock_var:clock_var|counter[7]           ;
; 0.257  ; 0.445        ; 0.188          ; Low Pulse Width ; clk_50m ; Rise       ; clock_var:clock_var|counter[8]           ;
; 0.257  ; 0.445        ; 0.188          ; Low Pulse Width ; clk_50m ; Rise       ; clock_var:clock_var|counter[9]           ;
; 0.257  ; 0.445        ; 0.188          ; Low Pulse Width ; clk_50m ; Rise       ; transmitter:uart_Tx|Tx                   ;
; 0.257  ; 0.445        ; 0.188          ; Low Pulse Width ; clk_50m ; Rise       ; transmitter:uart_Tx|bit_pos[0]           ;
; 0.257  ; 0.445        ; 0.188          ; Low Pulse Width ; clk_50m ; Rise       ; transmitter:uart_Tx|bit_pos[1]           ;
; 0.257  ; 0.445        ; 0.188          ; Low Pulse Width ; clk_50m ; Rise       ; transmitter:uart_Tx|bit_pos[2]           ;
; 0.257  ; 0.445        ; 0.188          ; Low Pulse Width ; clk_50m ; Rise       ; transmitter:uart_Tx|state.TX_STATE_DATA  ;
; 0.257  ; 0.445        ; 0.188          ; Low Pulse Width ; clk_50m ; Rise       ; transmitter:uart_Tx|state.TX_STATE_IDLE  ;
; 0.257  ; 0.445        ; 0.188          ; Low Pulse Width ; clk_50m ; Rise       ; transmitter:uart_Tx|state.TX_STATE_START ;
; 0.260  ; 0.448        ; 0.188          ; Low Pulse Width ; clk_50m ; Rise       ; baudrate:uart_baud|tx_acc[8]             ;
; 0.260  ; 0.448        ; 0.188          ; Low Pulse Width ; clk_50m ; Rise       ; transmitter:uart_Tx|state.TX_STATE_STOP  ;
; 0.272  ; 0.460        ; 0.188          ; Low Pulse Width ; clk_50m ; Rise       ; transmitter:uart_Tx|data[0]              ;
; 0.272  ; 0.460        ; 0.188          ; Low Pulse Width ; clk_50m ; Rise       ; transmitter:uart_Tx|data[1]              ;
; 0.272  ; 0.460        ; 0.188          ; Low Pulse Width ; clk_50m ; Rise       ; transmitter:uart_Tx|data[2]              ;
+--------+--------------+----------------+-----------------+---------+------------+------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clock_var:clock_var|clk_100hz'                                                                                                                                                                                                ;
+--------+--------------+----------------+------------------+-------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                         ; Clock Edge ; Target                                                                                                                                                           ;
+--------+--------------+----------------+------------------+-------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -2.693 ; 1.000        ; 3.693          ; Min Period       ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~porta_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period       ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~porta_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period       ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~porta_we_reg       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period       ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~portb_address_reg0 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|b_full                                                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|b_non_empty                                            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[0]                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[1]                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[2]                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[3]                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[4]                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[5]                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[6]                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[7]                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[0]                                       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[1]                                       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[2]                                       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[3]                                       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[4]                                       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[5]                                       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[6]                                       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[7]                                       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[0]                                             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[1]                                             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[2]                                             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[3]                                             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[4]                                             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[5]                                             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[6]                                             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[7]                                             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_100hz ; Rise       ; counter_8bit:counter_8bit|count[0]                                                                                                                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_100hz ; Rise       ; counter_8bit:counter_8bit|count[1]                                                                                                                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_100hz ; Rise       ; counter_8bit:counter_8bit|count[2]                                                                                                                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_100hz ; Rise       ; counter_8bit:counter_8bit|count[3]                                                                                                                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_100hz ; Rise       ; counter_8bit:counter_8bit|count[4]                                                                                                                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_100hz ; Rise       ; counter_8bit:counter_8bit|count[5]                                                                                                                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_100hz ; Rise       ; counter_8bit:counter_8bit|count[6]                                                                                                                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_100hz ; Rise       ; counter_8bit:counter_8bit|count[7]                                                                                                                               ;
; 0.149  ; 0.384        ; 0.235          ; Low Pulse Width  ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~porta_address_reg0 ;
; 0.149  ; 0.384        ; 0.235          ; Low Pulse Width  ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~porta_we_reg       ;
; 0.151  ; 0.386        ; 0.235          ; Low Pulse Width  ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~porta_datain_reg0  ;
; 0.167  ; 0.402        ; 0.235          ; Low Pulse Width  ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~portb_address_reg0 ;
; 0.269  ; 0.457        ; 0.188          ; Low Pulse Width  ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[7]                                       ;
; 0.275  ; 0.463        ; 0.188          ; Low Pulse Width  ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|b_full                                                 ;
; 0.275  ; 0.463        ; 0.188          ; Low Pulse Width  ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|b_non_empty                                            ;
; 0.275  ; 0.463        ; 0.188          ; Low Pulse Width  ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[0]                ;
; 0.275  ; 0.463        ; 0.188          ; Low Pulse Width  ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[1]                ;
; 0.275  ; 0.463        ; 0.188          ; Low Pulse Width  ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[2]                ;
; 0.275  ; 0.463        ; 0.188          ; Low Pulse Width  ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[3]                ;
; 0.275  ; 0.463        ; 0.188          ; Low Pulse Width  ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[4]                ;
; 0.275  ; 0.463        ; 0.188          ; Low Pulse Width  ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[5]                ;
; 0.275  ; 0.463        ; 0.188          ; Low Pulse Width  ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[6]                ;
; 0.275  ; 0.463        ; 0.188          ; Low Pulse Width  ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[7]                ;
; 0.275  ; 0.463        ; 0.188          ; Low Pulse Width  ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[0]                                       ;
; 0.275  ; 0.463        ; 0.188          ; Low Pulse Width  ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[1]                                       ;
; 0.275  ; 0.463        ; 0.188          ; Low Pulse Width  ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[2]                                       ;
; 0.275  ; 0.463        ; 0.188          ; Low Pulse Width  ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[3]                                       ;
; 0.275  ; 0.463        ; 0.188          ; Low Pulse Width  ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[4]                                       ;
; 0.275  ; 0.463        ; 0.188          ; Low Pulse Width  ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[5]                                       ;
; 0.275  ; 0.463        ; 0.188          ; Low Pulse Width  ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[6]                                       ;
; 0.275  ; 0.463        ; 0.188          ; Low Pulse Width  ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[0]                                             ;
; 0.275  ; 0.463        ; 0.188          ; Low Pulse Width  ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[1]                                             ;
; 0.275  ; 0.463        ; 0.188          ; Low Pulse Width  ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[2]                                             ;
; 0.275  ; 0.463        ; 0.188          ; Low Pulse Width  ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[3]                                             ;
; 0.276  ; 0.464        ; 0.188          ; Low Pulse Width  ; clock_var:clock_var|clk_100hz ; Rise       ; counter_8bit:counter_8bit|count[0]                                                                                                                               ;
; 0.276  ; 0.464        ; 0.188          ; Low Pulse Width  ; clock_var:clock_var|clk_100hz ; Rise       ; counter_8bit:counter_8bit|count[1]                                                                                                                               ;
; 0.276  ; 0.464        ; 0.188          ; Low Pulse Width  ; clock_var:clock_var|clk_100hz ; Rise       ; counter_8bit:counter_8bit|count[2]                                                                                                                               ;
; 0.276  ; 0.464        ; 0.188          ; Low Pulse Width  ; clock_var:clock_var|clk_100hz ; Rise       ; counter_8bit:counter_8bit|count[3]                                                                                                                               ;
; 0.276  ; 0.464        ; 0.188          ; Low Pulse Width  ; clock_var:clock_var|clk_100hz ; Rise       ; counter_8bit:counter_8bit|count[4]                                                                                                                               ;
; 0.279  ; 0.467        ; 0.188          ; Low Pulse Width  ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[4]                                             ;
; 0.279  ; 0.467        ; 0.188          ; Low Pulse Width  ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[5]                                             ;
; 0.279  ; 0.467        ; 0.188          ; Low Pulse Width  ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[6]                                             ;
; 0.279  ; 0.467        ; 0.188          ; Low Pulse Width  ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[7]                                             ;
; 0.279  ; 0.467        ; 0.188          ; Low Pulse Width  ; clock_var:clock_var|clk_100hz ; Rise       ; counter_8bit:counter_8bit|count[5]                                                                                                                               ;
; 0.279  ; 0.467        ; 0.188          ; Low Pulse Width  ; clock_var:clock_var|clk_100hz ; Rise       ; counter_8bit:counter_8bit|count[6]                                                                                                                               ;
; 0.279  ; 0.467        ; 0.188          ; Low Pulse Width  ; clock_var:clock_var|clk_100hz ; Rise       ; counter_8bit:counter_8bit|count[7]                                                                                                                               ;
; 0.310  ; 0.530        ; 0.220          ; High Pulse Width ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[4]                                             ;
; 0.310  ; 0.530        ; 0.220          ; High Pulse Width ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[5]                                             ;
; 0.310  ; 0.530        ; 0.220          ; High Pulse Width ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[6]                                             ;
; 0.310  ; 0.530        ; 0.220          ; High Pulse Width ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[7]                                             ;
; 0.310  ; 0.530        ; 0.220          ; High Pulse Width ; clock_var:clock_var|clk_100hz ; Rise       ; counter_8bit:counter_8bit|count[5]                                                                                                                               ;
; 0.310  ; 0.530        ; 0.220          ; High Pulse Width ; clock_var:clock_var|clk_100hz ; Rise       ; counter_8bit:counter_8bit|count[6]                                                                                                                               ;
; 0.310  ; 0.530        ; 0.220          ; High Pulse Width ; clock_var:clock_var|clk_100hz ; Rise       ; counter_8bit:counter_8bit|count[7]                                                                                                                               ;
; 0.312  ; 0.532        ; 0.220          ; High Pulse Width ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|b_full                                                 ;
; 0.312  ; 0.532        ; 0.220          ; High Pulse Width ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|b_non_empty                                            ;
; 0.312  ; 0.532        ; 0.220          ; High Pulse Width ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[0]                ;
; 0.312  ; 0.532        ; 0.220          ; High Pulse Width ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[1]                ;
; 0.312  ; 0.532        ; 0.220          ; High Pulse Width ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[2]                ;
; 0.312  ; 0.532        ; 0.220          ; High Pulse Width ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[3]                ;
; 0.312  ; 0.532        ; 0.220          ; High Pulse Width ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[4]                ;
; 0.312  ; 0.532        ; 0.220          ; High Pulse Width ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[5]                ;
; 0.312  ; 0.532        ; 0.220          ; High Pulse Width ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[6]                ;
; 0.312  ; 0.532        ; 0.220          ; High Pulse Width ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[7]                ;
; 0.312  ; 0.532        ; 0.220          ; High Pulse Width ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[0]                                       ;
; 0.312  ; 0.532        ; 0.220          ; High Pulse Width ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[1]                                       ;
; 0.312  ; 0.532        ; 0.220          ; High Pulse Width ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[2]                                       ;
; 0.312  ; 0.532        ; 0.220          ; High Pulse Width ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[3]                                       ;
; 0.312  ; 0.532        ; 0.220          ; High Pulse Width ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[4]                                       ;
; 0.312  ; 0.532        ; 0.220          ; High Pulse Width ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[5]                                       ;
; 0.312  ; 0.532        ; 0.220          ; High Pulse Width ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[6]                                       ;
+--------+--------------+----------------+------------------+-------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                            ;
+-----------+-------------------------------+-------+-------+------------+-------------------------------+
; Data Port ; Clock Port                    ; Rise  ; Fall  ; Clock Edge ; Clock Reference               ;
+-----------+-------------------------------+-------+-------+------------+-------------------------------+
; Wr_en     ; clk_50m                       ; 4.091 ; 4.587 ; Rise       ; clk_50m                       ;
; Rdreq     ; clock_var:clock_var|clk_100hz ; 3.836 ; 4.360 ; Rise       ; clock_var:clock_var|clk_100hz ;
; Reset     ; clock_var:clock_var|clk_100hz ; 2.644 ; 3.124 ; Rise       ; clock_var:clock_var|clk_100hz ;
; Wrreq     ; clock_var:clock_var|clk_100hz ; 4.202 ; 4.826 ; Rise       ; clock_var:clock_var|clk_100hz ;
+-----------+-------------------------------+-------+-------+------------+-------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                               ;
+-----------+-------------------------------+--------+--------+------------+-------------------------------+
; Data Port ; Clock Port                    ; Rise   ; Fall   ; Clock Edge ; Clock Reference               ;
+-----------+-------------------------------+--------+--------+------------+-------------------------------+
; Wr_en     ; clk_50m                       ; -2.887 ; -3.377 ; Rise       ; clk_50m                       ;
; Rdreq     ; clock_var:clock_var|clk_100hz ; -2.030 ; -2.514 ; Rise       ; clock_var:clock_var|clk_100hz ;
; Reset     ; clock_var:clock_var|clk_100hz ; -1.627 ; -2.089 ; Rise       ; clock_var:clock_var|clk_100hz ;
; Wrreq     ; clock_var:clock_var|clk_100hz ; -2.033 ; -2.579 ; Rise       ; clock_var:clock_var|clk_100hz ;
+-----------+-------------------------------+--------+--------+------------+-------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                       ;
+--------------+-------------------------------+--------+--------+------------+-------------------------------+
; Data Port    ; Clock Port                    ; Rise   ; Fall   ; Clock Edge ; Clock Reference               ;
+--------------+-------------------------------+--------+--------+------------+-------------------------------+
; Tx           ; clk_50m                       ; 10.978 ; 10.874 ; Rise       ; clk_50m                       ;
; Tx2          ; clk_50m                       ; 9.562  ; 9.562  ; Rise       ; clk_50m                       ;
; Tx_busy      ; clk_50m                       ; 7.771  ; 7.721  ; Rise       ; clk_50m                       ;
; Data_out[*]  ; clock_var:clock_var|clk_100hz ; 12.626 ; 12.479 ; Rise       ; clock_var:clock_var|clk_100hz ;
;  Data_out[0] ; clock_var:clock_var|clk_100hz ; 12.109 ; 11.985 ; Rise       ; clock_var:clock_var|clk_100hz ;
;  Data_out[1] ; clock_var:clock_var|clk_100hz ; 12.116 ; 12.015 ; Rise       ; clock_var:clock_var|clk_100hz ;
;  Data_out[2] ; clock_var:clock_var|clk_100hz ; 11.879 ; 11.797 ; Rise       ; clock_var:clock_var|clk_100hz ;
;  Data_out[3] ; clock_var:clock_var|clk_100hz ; 12.626 ; 12.479 ; Rise       ; clock_var:clock_var|clk_100hz ;
;  Data_out[4] ; clock_var:clock_var|clk_100hz ; 11.981 ; 11.825 ; Rise       ; clock_var:clock_var|clk_100hz ;
;  Data_out[5] ; clock_var:clock_var|clk_100hz ; 11.937 ; 11.782 ; Rise       ; clock_var:clock_var|clk_100hz ;
;  Data_out[6] ; clock_var:clock_var|clk_100hz ; 11.875 ; 11.773 ; Rise       ; clock_var:clock_var|clk_100hz ;
;  Data_out[7] ; clock_var:clock_var|clk_100hz ; 11.819 ; 11.714 ; Rise       ; clock_var:clock_var|clk_100hz ;
; Fifo_empty   ; clock_var:clock_var|clk_100hz ; 9.405  ; 9.439  ; Rise       ; clock_var:clock_var|clk_100hz ;
; Fifo_full    ; clock_var:clock_var|clk_100hz ; 9.402  ; 9.360  ; Rise       ; clock_var:clock_var|clk_100hz ;
; Used_words   ; clock_var:clock_var|clk_100hz ; 8.367  ; 8.316  ; Rise       ; clock_var:clock_var|clk_100hz ;
+--------------+-------------------------------+--------+--------+------------+-------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                               ;
+--------------+-------------------------------+--------+--------+------------+-------------------------------+
; Data Port    ; Clock Port                    ; Rise   ; Fall   ; Clock Edge ; Clock Reference               ;
+--------------+-------------------------------+--------+--------+------------+-------------------------------+
; Tx           ; clk_50m                       ; 10.641 ; 10.539 ; Rise       ; clk_50m                       ;
; Tx2          ; clk_50m                       ; 9.225  ; 9.227  ; Rise       ; clk_50m                       ;
; Tx_busy      ; clk_50m                       ; 7.509  ; 7.459  ; Rise       ; clk_50m                       ;
; Data_out[*]  ; clock_var:clock_var|clk_100hz ; 11.375 ; 11.273 ; Rise       ; clock_var:clock_var|clk_100hz ;
;  Data_out[0] ; clock_var:clock_var|clk_100hz ; 11.656 ; 11.534 ; Rise       ; clock_var:clock_var|clk_100hz ;
;  Data_out[1] ; clock_var:clock_var|clk_100hz ; 11.660 ; 11.561 ; Rise       ; clock_var:clock_var|clk_100hz ;
;  Data_out[2] ; clock_var:clock_var|clk_100hz ; 11.432 ; 11.352 ; Rise       ; clock_var:clock_var|clk_100hz ;
;  Data_out[3] ; clock_var:clock_var|clk_100hz ; 12.149 ; 12.006 ; Rise       ; clock_var:clock_var|clk_100hz ;
;  Data_out[4] ; clock_var:clock_var|clk_100hz ; 11.530 ; 11.379 ; Rise       ; clock_var:clock_var|clk_100hz ;
;  Data_out[5] ; clock_var:clock_var|clk_100hz ; 11.488 ; 11.337 ; Rise       ; clock_var:clock_var|clk_100hz ;
;  Data_out[6] ; clock_var:clock_var|clk_100hz ; 11.430 ; 11.330 ; Rise       ; clock_var:clock_var|clk_100hz ;
;  Data_out[7] ; clock_var:clock_var|clk_100hz ; 11.375 ; 11.273 ; Rise       ; clock_var:clock_var|clk_100hz ;
; Fifo_empty   ; clock_var:clock_var|clk_100hz ; 9.045  ; 9.079  ; Rise       ; clock_var:clock_var|clk_100hz ;
; Fifo_full    ; clock_var:clock_var|clk_100hz ; 9.044  ; 9.001  ; Rise       ; clock_var:clock_var|clk_100hz ;
; Used_words   ; clock_var:clock_var|clk_100hz ; 8.052  ; 8.002  ; Rise       ; clock_var:clock_var|clk_100hz ;
+--------------+-------------------------------+--------+--------+------------+-------------------------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                             ;
+------------+-----------------+-------------------------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                    ; Note                                           ;
+------------+-----------------+-------------------------------+------------------------------------------------+
; 249.19 MHz ; 249.19 MHz      ; clk_50m                       ;                                                ;
; 422.83 MHz ; 274.05 MHz      ; clock_var:clock_var|clk_100hz ; limit due to minimum period restriction (tmin) ;
+------------+-----------------+-------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                     ;
+-------------------------------+--------+---------------+
; Clock                         ; Slack  ; End Point TNS ;
+-------------------------------+--------+---------------+
; clk_50m                       ; -3.824 ; -91.443       ;
; clock_var:clock_var|clk_100hz ; -1.365 ; -31.708       ;
+-------------------------------+--------+---------------+


+-------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                     ;
+-------------------------------+-------+---------------+
; Clock                         ; Slack ; End Point TNS ;
+-------------------------------+-------+---------------+
; clk_50m                       ; 0.339 ; 0.000         ;
; clock_var:clock_var|clk_100hz ; 0.354 ; 0.000         ;
+-------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary       ;
+-------------------------------+--------+---------------+
; Clock                         ; Slack  ; End Point TNS ;
+-------------------------------+--------+---------------+
; clk_50m                       ; -3.000 ; -69.820       ;
; clock_var:clock_var|clk_100hz ; -2.649 ; -54.286       ;
+-------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk_50m'                                                                                                                                                                                                                                                              ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------+-------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                        ; To Node                         ; Launch Clock                  ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------+-------------------------------+-------------+--------------+------------+------------+
; -3.824 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~portb_address_reg0 ; transmitter:uart_Tx|data[4]     ; clock_var:clock_var|clk_100hz ; clk_50m     ; 1.000        ; -0.926     ; 3.887      ;
; -3.793 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~portb_address_reg0 ; transmitter:uart_Tx|data[0]     ; clock_var:clock_var|clk_100hz ; clk_50m     ; 1.000        ; -0.926     ; 3.856      ;
; -3.784 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~portb_address_reg0 ; transmitter:uart_Tx|data[3]     ; clock_var:clock_var|clk_100hz ; clk_50m     ; 1.000        ; -0.926     ; 3.847      ;
; -3.749 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~portb_address_reg0 ; transmitter:uart_Tx|data[7]     ; clock_var:clock_var|clk_100hz ; clk_50m     ; 1.000        ; -0.926     ; 3.812      ;
; -3.550 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~portb_address_reg0 ; transmitter:uart_Tx|data[2]     ; clock_var:clock_var|clk_100hz ; clk_50m     ; 1.000        ; -0.926     ; 3.613      ;
; -3.524 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~portb_address_reg0 ; transmitter:uart_Tx|data[1]     ; clock_var:clock_var|clk_100hz ; clk_50m     ; 1.000        ; -0.926     ; 3.587      ;
; -3.421 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~portb_address_reg0 ; transmitter:uart_Tx|data[5]     ; clock_var:clock_var|clk_100hz ; clk_50m     ; 1.000        ; -0.926     ; 3.484      ;
; -3.396 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~portb_address_reg0 ; transmitter:uart_Tx|data[6]     ; clock_var:clock_var|clk_100hz ; clk_50m     ; 1.000        ; -0.926     ; 3.459      ;
; -3.013 ; clock_var:clock_var|counter[3]                                                                                                                                   ; clock_var:clock_var|clk_100hz   ; clk_50m                       ; clk_50m     ; 1.000        ; -0.071     ; 3.941      ;
; -2.976 ; clock_var:clock_var|counter[9]                                                                                                                                   ; clock_var:clock_var|clk_100hz   ; clk_50m                       ; clk_50m     ; 1.000        ; -0.071     ; 3.904      ;
; -2.814 ; clock_var:clock_var|counter[4]                                                                                                                                   ; clock_var:clock_var|clk_100hz   ; clk_50m                       ; clk_50m     ; 1.000        ; -0.071     ; 3.742      ;
; -2.777 ; clock_var:clock_var|counter[7]                                                                                                                                   ; clock_var:clock_var|clk_100hz   ; clk_50m                       ; clk_50m     ; 1.000        ; -0.071     ; 3.705      ;
; -2.767 ; clock_var:clock_var|counter[8]                                                                                                                                   ; clock_var:clock_var|clk_100hz   ; clk_50m                       ; clk_50m     ; 1.000        ; -0.071     ; 3.695      ;
; -2.711 ; clock_var:clock_var|counter[1]                                                                                                                                   ; clock_var:clock_var|clk_100hz   ; clk_50m                       ; clk_50m     ; 1.000        ; -0.071     ; 3.639      ;
; -2.705 ; clock_var:clock_var|counter[5]                                                                                                                                   ; clock_var:clock_var|clk_100hz   ; clk_50m                       ; clk_50m     ; 1.000        ; -0.071     ; 3.633      ;
; -2.661 ; clock_var:clock_var|counter[10]                                                                                                                                  ; clock_var:clock_var|clk_100hz   ; clk_50m                       ; clk_50m     ; 1.000        ; -0.071     ; 3.589      ;
; -2.622 ; clock_var:clock_var|counter[0]                                                                                                                                   ; clock_var:clock_var|clk_100hz   ; clk_50m                       ; clk_50m     ; 1.000        ; -0.071     ; 3.550      ;
; -2.610 ; clock_var:clock_var|counter[12]                                                                                                                                  ; clock_var:clock_var|clk_100hz   ; clk_50m                       ; clk_50m     ; 1.000        ; -0.071     ; 3.538      ;
; -2.603 ; clock_var:clock_var|counter[15]                                                                                                                                  ; clock_var:clock_var|clk_100hz   ; clk_50m                       ; clk_50m     ; 1.000        ; -0.072     ; 3.530      ;
; -2.567 ; clock_var:clock_var|counter[6]                                                                                                                                   ; clock_var:clock_var|clk_100hz   ; clk_50m                       ; clk_50m     ; 1.000        ; -0.071     ; 3.495      ;
; -2.549 ; clock_var:clock_var|counter[11]                                                                                                                                  ; clock_var:clock_var|clk_100hz   ; clk_50m                       ; clk_50m     ; 1.000        ; -0.071     ; 3.477      ;
; -2.520 ; clock_var:clock_var|counter[2]                                                                                                                                   ; clock_var:clock_var|clk_100hz   ; clk_50m                       ; clk_50m     ; 1.000        ; -0.071     ; 3.448      ;
; -2.496 ; clock_var:clock_var|counter[13]                                                                                                                                  ; clock_var:clock_var|clk_100hz   ; clk_50m                       ; clk_50m     ; 1.000        ; -0.072     ; 3.423      ;
; -2.400 ; clock_var:clock_var|counter[3]                                                                                                                                   ; clock_var:clock_var|counter[17] ; clk_50m                       ; clk_50m     ; 1.000        ; -0.071     ; 3.328      ;
; -2.363 ; clock_var:clock_var|counter[9]                                                                                                                                   ; clock_var:clock_var|counter[17] ; clk_50m                       ; clk_50m     ; 1.000        ; -0.071     ; 3.291      ;
; -2.349 ; clock_var:clock_var|counter[23]                                                                                                                                  ; clock_var:clock_var|clk_100hz   ; clk_50m                       ; clk_50m     ; 1.000        ; -0.073     ; 3.275      ;
; -2.337 ; clock_var:clock_var|counter[25]                                                                                                                                  ; clock_var:clock_var|clk_100hz   ; clk_50m                       ; clk_50m     ; 1.000        ; -0.073     ; 3.263      ;
; -2.322 ; clock_var:clock_var|counter[14]                                                                                                                                  ; clock_var:clock_var|clk_100hz   ; clk_50m                       ; clk_50m     ; 1.000        ; -0.073     ; 3.248      ;
; -2.314 ; clock_var:clock_var|counter[3]                                                                                                                                   ; clock_var:clock_var|counter[5]  ; clk_50m                       ; clk_50m     ; 1.000        ; -0.073     ; 3.240      ;
; -2.314 ; clock_var:clock_var|counter[3]                                                                                                                                   ; clock_var:clock_var|counter[8]  ; clk_50m                       ; clk_50m     ; 1.000        ; -0.073     ; 3.240      ;
; -2.277 ; clock_var:clock_var|counter[19]                                                                                                                                  ; clock_var:clock_var|clk_100hz   ; clk_50m                       ; clk_50m     ; 1.000        ; -0.073     ; 3.203      ;
; -2.277 ; clock_var:clock_var|counter[9]                                                                                                                                   ; clock_var:clock_var|counter[5]  ; clk_50m                       ; clk_50m     ; 1.000        ; -0.073     ; 3.203      ;
; -2.277 ; clock_var:clock_var|counter[9]                                                                                                                                   ; clock_var:clock_var|counter[8]  ; clk_50m                       ; clk_50m     ; 1.000        ; -0.073     ; 3.203      ;
; -2.223 ; clock_var:clock_var|counter[17]                                                                                                                                  ; clock_var:clock_var|clk_100hz   ; clk_50m                       ; clk_50m     ; 1.000        ; -0.073     ; 3.149      ;
; -2.214 ; clock_var:clock_var|counter[21]                                                                                                                                  ; clock_var:clock_var|clk_100hz   ; clk_50m                       ; clk_50m     ; 1.000        ; -0.073     ; 3.140      ;
; -2.213 ; clock_var:clock_var|counter[3]                                                                                                                                   ; clock_var:clock_var|counter[16] ; clk_50m                       ; clk_50m     ; 1.000        ; -0.071     ; 3.141      ;
; -2.201 ; clock_var:clock_var|counter[4]                                                                                                                                   ; clock_var:clock_var|counter[17] ; clk_50m                       ; clk_50m     ; 1.000        ; -0.071     ; 3.129      ;
; -2.176 ; clock_var:clock_var|counter[9]                                                                                                                                   ; clock_var:clock_var|counter[16] ; clk_50m                       ; clk_50m     ; 1.000        ; -0.071     ; 3.104      ;
; -2.164 ; clock_var:clock_var|counter[7]                                                                                                                                   ; clock_var:clock_var|counter[17] ; clk_50m                       ; clk_50m     ; 1.000        ; -0.071     ; 3.092      ;
; -2.161 ; clock_var:clock_var|counter[3]                                                                                                                                   ; clock_var:clock_var|counter[18] ; clk_50m                       ; clk_50m     ; 1.000        ; -0.071     ; 3.089      ;
; -2.160 ; clock_var:clock_var|counter[3]                                                                                                                                   ; clock_var:clock_var|counter[13] ; clk_50m                       ; clk_50m     ; 1.000        ; -0.071     ; 3.088      ;
; -2.147 ; transmitter:uart_Tx|data[5]                                                                                                                                      ; transmitter:uart_Tx|Tx          ; clk_50m                       ; clk_50m     ; 1.000        ; -0.433     ; 2.713      ;
; -2.143 ; clock_var:clock_var|counter[8]                                                                                                                                   ; clock_var:clock_var|counter[17] ; clk_50m                       ; clk_50m     ; 1.000        ; -0.071     ; 3.071      ;
; -2.124 ; clock_var:clock_var|counter[9]                                                                                                                                   ; clock_var:clock_var|counter[18] ; clk_50m                       ; clk_50m     ; 1.000        ; -0.071     ; 3.052      ;
; -2.123 ; clock_var:clock_var|counter[9]                                                                                                                                   ; clock_var:clock_var|counter[13] ; clk_50m                       ; clk_50m     ; 1.000        ; -0.071     ; 3.051      ;
; -2.115 ; clock_var:clock_var|counter[4]                                                                                                                                   ; clock_var:clock_var|counter[5]  ; clk_50m                       ; clk_50m     ; 1.000        ; -0.073     ; 3.041      ;
; -2.115 ; clock_var:clock_var|counter[4]                                                                                                                                   ; clock_var:clock_var|counter[8]  ; clk_50m                       ; clk_50m     ; 1.000        ; -0.073     ; 3.041      ;
; -2.098 ; clock_var:clock_var|counter[1]                                                                                                                                   ; clock_var:clock_var|counter[17] ; clk_50m                       ; clk_50m     ; 1.000        ; -0.071     ; 3.026      ;
; -2.092 ; clock_var:clock_var|counter[5]                                                                                                                                   ; clock_var:clock_var|counter[17] ; clk_50m                       ; clk_50m     ; 1.000        ; -0.071     ; 3.020      ;
; -2.088 ; clock_var:clock_var|counter[1]                                                                                                                                   ; clock_var:clock_var|counter[18] ; clk_50m                       ; clk_50m     ; 1.000        ; -0.071     ; 3.016      ;
; -2.085 ; transmitter:uart_Tx|data[1]                                                                                                                                      ; transmitter:uart_Tx|Tx          ; clk_50m                       ; clk_50m     ; 1.000        ; -0.433     ; 2.651      ;
; -2.078 ; clock_var:clock_var|counter[7]                                                                                                                                   ; clock_var:clock_var|counter[5]  ; clk_50m                       ; clk_50m     ; 1.000        ; -0.073     ; 3.004      ;
; -2.078 ; clock_var:clock_var|counter[7]                                                                                                                                   ; clock_var:clock_var|counter[8]  ; clk_50m                       ; clk_50m     ; 1.000        ; -0.073     ; 3.004      ;
; -2.060 ; clock_var:clock_var|counter[20]                                                                                                                                  ; clock_var:clock_var|clk_100hz   ; clk_50m                       ; clk_50m     ; 1.000        ; -0.073     ; 2.986      ;
; -2.057 ; clock_var:clock_var|counter[8]                                                                                                                                   ; clock_var:clock_var|counter[5]  ; clk_50m                       ; clk_50m     ; 1.000        ; -0.073     ; 2.983      ;
; -2.057 ; clock_var:clock_var|counter[8]                                                                                                                                   ; clock_var:clock_var|counter[8]  ; clk_50m                       ; clk_50m     ; 1.000        ; -0.073     ; 2.983      ;
; -2.048 ; clock_var:clock_var|counter[10]                                                                                                                                  ; clock_var:clock_var|counter[17] ; clk_50m                       ; clk_50m     ; 1.000        ; -0.071     ; 2.976      ;
; -2.015 ; clock_var:clock_var|counter[18]                                                                                                                                  ; clock_var:clock_var|clk_100hz   ; clk_50m                       ; clk_50m     ; 1.000        ; -0.072     ; 2.942      ;
; -2.015 ; clock_var:clock_var|counter[0]                                                                                                                                   ; clock_var:clock_var|counter[18] ; clk_50m                       ; clk_50m     ; 1.000        ; -0.071     ; 2.943      ;
; -2.014 ; clock_var:clock_var|counter[4]                                                                                                                                   ; clock_var:clock_var|counter[16] ; clk_50m                       ; clk_50m     ; 1.000        ; -0.071     ; 2.942      ;
; -2.012 ; clock_var:clock_var|counter[1]                                                                                                                                   ; clock_var:clock_var|counter[5]  ; clk_50m                       ; clk_50m     ; 1.000        ; -0.073     ; 2.938      ;
; -2.012 ; clock_var:clock_var|counter[1]                                                                                                                                   ; clock_var:clock_var|counter[8]  ; clk_50m                       ; clk_50m     ; 1.000        ; -0.073     ; 2.938      ;
; -2.009 ; clock_var:clock_var|counter[0]                                                                                                                                   ; clock_var:clock_var|counter[17] ; clk_50m                       ; clk_50m     ; 1.000        ; -0.071     ; 2.937      ;
; -2.006 ; clock_var:clock_var|counter[5]                                                                                                                                   ; clock_var:clock_var|counter[5]  ; clk_50m                       ; clk_50m     ; 1.000        ; -0.073     ; 2.932      ;
; -2.006 ; clock_var:clock_var|counter[5]                                                                                                                                   ; clock_var:clock_var|counter[8]  ; clk_50m                       ; clk_50m     ; 1.000        ; -0.073     ; 2.932      ;
; -1.991 ; clock_var:clock_var|counter[24]                                                                                                                                  ; clock_var:clock_var|clk_100hz   ; clk_50m                       ; clk_50m     ; 1.000        ; -0.073     ; 2.917      ;
; -1.982 ; clock_var:clock_var|counter[16]                                                                                                                                  ; clock_var:clock_var|clk_100hz   ; clk_50m                       ; clk_50m     ; 1.000        ; -0.073     ; 2.908      ;
; -1.977 ; clock_var:clock_var|counter[7]                                                                                                                                   ; clock_var:clock_var|counter[16] ; clk_50m                       ; clk_50m     ; 1.000        ; -0.071     ; 2.905      ;
; -1.963 ; clock_var:clock_var|counter[0]                                                                                                                                   ; clock_var:clock_var|counter[15] ; clk_50m                       ; clk_50m     ; 1.000        ; -0.071     ; 2.891      ;
; -1.962 ; clock_var:clock_var|counter[10]                                                                                                                                  ; clock_var:clock_var|counter[5]  ; clk_50m                       ; clk_50m     ; 1.000        ; -0.073     ; 2.888      ;
; -1.962 ; clock_var:clock_var|counter[10]                                                                                                                                  ; clock_var:clock_var|counter[8]  ; clk_50m                       ; clk_50m     ; 1.000        ; -0.073     ; 2.888      ;
; -1.962 ; clock_var:clock_var|counter[4]                                                                                                                                   ; clock_var:clock_var|counter[18] ; clk_50m                       ; clk_50m     ; 1.000        ; -0.071     ; 2.890      ;
; -1.961 ; clock_var:clock_var|counter[4]                                                                                                                                   ; clock_var:clock_var|counter[13] ; clk_50m                       ; clk_50m     ; 1.000        ; -0.071     ; 2.889      ;
; -1.960 ; clock_var:clock_var|counter[12]                                                                                                                                  ; clock_var:clock_var|counter[17] ; clk_50m                       ; clk_50m     ; 1.000        ; -0.071     ; 2.888      ;
; -1.956 ; clock_var:clock_var|counter[8]                                                                                                                                   ; clock_var:clock_var|counter[16] ; clk_50m                       ; clk_50m     ; 1.000        ; -0.071     ; 2.884      ;
; -1.954 ; clock_var:clock_var|counter[6]                                                                                                                                   ; clock_var:clock_var|counter[17] ; clk_50m                       ; clk_50m     ; 1.000        ; -0.071     ; 2.882      ;
; -1.949 ; clock_var:clock_var|counter[22]                                                                                                                                  ; clock_var:clock_var|clk_100hz   ; clk_50m                       ; clk_50m     ; 1.000        ; -0.073     ; 2.875      ;
; -1.937 ; clock_var:clock_var|counter[0]                                                                                                                                   ; clock_var:clock_var|counter[25] ; clk_50m                       ; clk_50m     ; 1.000        ; -0.071     ; 2.865      ;
; -1.937 ; clock_var:clock_var|counter[0]                                                                                                                                   ; clock_var:clock_var|counter[13] ; clk_50m                       ; clk_50m     ; 1.000        ; -0.071     ; 2.865      ;
; -1.936 ; clock_var:clock_var|counter[11]                                                                                                                                  ; clock_var:clock_var|counter[17] ; clk_50m                       ; clk_50m     ; 1.000        ; -0.071     ; 2.864      ;
; -1.925 ; clock_var:clock_var|counter[7]                                                                                                                                   ; clock_var:clock_var|counter[18] ; clk_50m                       ; clk_50m     ; 1.000        ; -0.071     ; 2.853      ;
; -1.924 ; clock_var:clock_var|counter[7]                                                                                                                                   ; clock_var:clock_var|counter[13] ; clk_50m                       ; clk_50m     ; 1.000        ; -0.071     ; 2.852      ;
; -1.923 ; clock_var:clock_var|counter[0]                                                                                                                                   ; clock_var:clock_var|counter[5]  ; clk_50m                       ; clk_50m     ; 1.000        ; -0.073     ; 2.849      ;
; -1.923 ; clock_var:clock_var|counter[0]                                                                                                                                   ; clock_var:clock_var|counter[8]  ; clk_50m                       ; clk_50m     ; 1.000        ; -0.073     ; 2.849      ;
; -1.923 ; clock_var:clock_var|counter[15]                                                                                                                                  ; clock_var:clock_var|counter[17] ; clk_50m                       ; clk_50m     ; 1.000        ; -0.072     ; 2.850      ;
; -1.921 ; clock_var:clock_var|counter[1]                                                                                                                                   ; clock_var:clock_var|counter[24] ; clk_50m                       ; clk_50m     ; 1.000        ; -0.071     ; 2.849      ;
; -1.916 ; clock_var:clock_var|counter[8]                                                                                                                                   ; clock_var:clock_var|counter[18] ; clk_50m                       ; clk_50m     ; 1.000        ; -0.071     ; 2.844      ;
; -1.914 ; clock_var:clock_var|counter[8]                                                                                                                                   ; clock_var:clock_var|counter[13] ; clk_50m                       ; clk_50m     ; 1.000        ; -0.071     ; 2.842      ;
; -1.911 ; clock_var:clock_var|counter[1]                                                                                                                                   ; clock_var:clock_var|counter[16] ; clk_50m                       ; clk_50m     ; 1.000        ; -0.071     ; 2.839      ;
; -1.907 ; clock_var:clock_var|counter[2]                                                                                                                                   ; clock_var:clock_var|counter[17] ; clk_50m                       ; clk_50m     ; 1.000        ; -0.071     ; 2.835      ;
; -1.905 ; clock_var:clock_var|counter[5]                                                                                                                                   ; clock_var:clock_var|counter[16] ; clk_50m                       ; clk_50m     ; 1.000        ; -0.071     ; 2.833      ;
; -1.899 ; clock_var:clock_var|counter[2]                                                                                                                                   ; clock_var:clock_var|counter[18] ; clk_50m                       ; clk_50m     ; 1.000        ; -0.071     ; 2.827      ;
; -1.899 ; clock_var:clock_var|counter[3]                                                                                                                                   ; clock_var:clock_var|counter[15] ; clk_50m                       ; clk_50m     ; 1.000        ; -0.071     ; 2.827      ;
; -1.895 ; clock_var:clock_var|counter[1]                                                                                                                                   ; clock_var:clock_var|counter[15] ; clk_50m                       ; clk_50m     ; 1.000        ; -0.071     ; 2.823      ;
; -1.892 ; clock_var:clock_var|counter[1]                                                                                                                                   ; clock_var:clock_var|counter[25] ; clk_50m                       ; clk_50m     ; 1.000        ; -0.071     ; 2.820      ;
; -1.874 ; clock_var:clock_var|counter[12]                                                                                                                                  ; clock_var:clock_var|counter[5]  ; clk_50m                       ; clk_50m     ; 1.000        ; -0.073     ; 2.800      ;
; -1.874 ; clock_var:clock_var|counter[12]                                                                                                                                  ; clock_var:clock_var|counter[8]  ; clk_50m                       ; clk_50m     ; 1.000        ; -0.073     ; 2.800      ;
; -1.868 ; clock_var:clock_var|counter[6]                                                                                                                                   ; clock_var:clock_var|counter[5]  ; clk_50m                       ; clk_50m     ; 1.000        ; -0.073     ; 2.794      ;
; -1.868 ; clock_var:clock_var|counter[6]                                                                                                                                   ; clock_var:clock_var|counter[8]  ; clk_50m                       ; clk_50m     ; 1.000        ; -0.073     ; 2.794      ;
; -1.862 ; clock_var:clock_var|counter[9]                                                                                                                                   ; clock_var:clock_var|counter[15] ; clk_50m                       ; clk_50m     ; 1.000        ; -0.071     ; 2.790      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------+-------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clock_var:clock_var|clk_100hz'                                                                                                                                                                                                                                                                                                                                                                            ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                         ; To Node                                                                                                                                                          ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; -1.365 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|b_full                                  ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[7]                ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.072     ; 2.292      ;
; -1.250 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[5] ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|b_full                                                 ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.072     ; 2.177      ;
; -1.249 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|b_full                                  ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[6]                ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.072     ; 2.176      ;
; -1.249 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|b_full                                  ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[5]                ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.072     ; 2.176      ;
; -1.188 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[6] ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|b_non_empty                                            ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.072     ; 2.115      ;
; -1.133 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|b_full                                  ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[4]                ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.072     ; 2.060      ;
; -1.133 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|b_full                                  ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[3]                ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.072     ; 2.060      ;
; -1.113 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[0] ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[7]                ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.072     ; 2.040      ;
; -1.084 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[6] ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|b_full                                                 ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.072     ; 2.011      ;
; -1.055 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[1] ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|b_non_empty                                            ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.072     ; 1.982      ;
; -1.047 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[7] ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|b_non_empty                                            ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.072     ; 1.974      ;
; -1.038 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[4] ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|b_non_empty                                            ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.072     ; 1.965      ;
; -1.017 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|b_full                                  ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[2]                ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.072     ; 1.944      ;
; -1.017 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|b_full                                  ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[1]                ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.072     ; 1.944      ;
; -1.011 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[3] ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|b_full                                                 ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.072     ; 1.938      ;
; -0.997 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[0] ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[5]                ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.072     ; 1.924      ;
; -0.970 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|b_full                                  ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~porta_address_reg0 ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; 0.242      ; 2.242      ;
; -0.970 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|b_full                                  ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~porta_we_reg       ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; 0.242      ; 2.242      ;
; -0.970 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|b_full                                  ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~porta_datain_reg0  ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; 0.247      ; 2.247      ;
; -0.968 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[0] ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[6]                ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.072     ; 1.895      ;
; -0.941 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[5] ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|b_non_empty                                            ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.072     ; 1.868      ;
; -0.930 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[2] ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|b_full                                                 ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.072     ; 1.857      ;
; -0.904 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[3] ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|b_non_empty                                            ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.072     ; 1.831      ;
; -0.899 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|b_full                                  ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[3]                                             ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.071     ; 1.827      ;
; -0.899 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|b_full                                  ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[2]                                             ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.071     ; 1.827      ;
; -0.899 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|b_full                                  ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[1]                                             ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.071     ; 1.827      ;
; -0.899 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|b_full                                  ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[0]                                             ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.071     ; 1.827      ;
; -0.889 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[1] ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[6]                ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.072     ; 1.816      ;
; -0.888 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[3] ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[6]                ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.072     ; 1.815      ;
; -0.886 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[2] ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[7]                ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.072     ; 1.813      ;
; -0.881 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[4] ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|b_full                                                 ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.072     ; 1.808      ;
; -0.881 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[0] ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[3]                ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.072     ; 1.808      ;
; -0.877 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[1]                        ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[6]                                       ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.072     ; 1.804      ;
; -0.872 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|b_full                                  ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[0]                ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.072     ; 1.799      ;
; -0.860 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[1] ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[7]                ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.072     ; 1.787      ;
; -0.859 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[3] ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[7]                ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.072     ; 1.786      ;
; -0.852 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[0] ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[4]                ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.072     ; 1.779      ;
; -0.806 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[0]                        ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[6]                                       ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.072     ; 1.733      ;
; -0.796 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|b_non_empty                             ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[6]                                       ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.073     ; 1.722      ;
; -0.796 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|b_non_empty                             ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[5]                                       ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.073     ; 1.722      ;
; -0.796 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|b_non_empty                             ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[4]                                       ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.073     ; 1.722      ;
; -0.796 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|b_non_empty                             ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[3]                                       ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.073     ; 1.722      ;
; -0.796 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|b_non_empty                             ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[2]                                       ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.073     ; 1.722      ;
; -0.796 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|b_non_empty                             ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[1]                                       ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.073     ; 1.722      ;
; -0.796 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|b_non_empty                             ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[0]                                       ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.073     ; 1.722      ;
; -0.787 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[2] ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|b_non_empty                                            ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.072     ; 1.714      ;
; -0.779 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[0]                        ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[5]                                       ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.072     ; 1.706      ;
; -0.773 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[1] ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[4]                ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.072     ; 1.700      ;
; -0.772 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[3] ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[4]                ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.072     ; 1.699      ;
; -0.770 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[2] ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[5]                ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.072     ; 1.697      ;
; -0.769 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|b_non_empty                             ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|b_non_empty                                            ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.072     ; 1.696      ;
; -0.765 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[0] ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|b_non_empty                                            ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.072     ; 1.692      ;
; -0.765 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[0] ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[1]                ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.072     ; 1.692      ;
; -0.765 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[3]                        ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[6]                                       ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.072     ; 1.692      ;
; -0.764 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[4] ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[7]                ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.072     ; 1.691      ;
; -0.763 ; counter_8bit:counter_8bit|count[1]                                                                                                                ; counter_8bit:counter_8bit|count[4]                                                                                                                               ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.070     ; 1.692      ;
; -0.761 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[1]                        ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[4]                                       ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.072     ; 1.688      ;
; -0.755 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|b_non_empty                             ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~portb_address_reg0 ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; 0.183      ; 1.968      ;
; -0.744 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[1] ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[5]                ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.072     ; 1.671      ;
; -0.743 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[3] ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[5]                ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.072     ; 1.670      ;
; -0.741 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[2] ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[6]                ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.072     ; 1.668      ;
; -0.736 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[0] ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[2]                ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.072     ; 1.663      ;
; -0.732 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[1]                        ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[5]                                       ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.072     ; 1.659      ;
; -0.690 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[0]                        ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[4]                                       ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.072     ; 1.617      ;
; -0.689 ; counter_8bit:counter_8bit|count[0]                                                                                                                ; counter_8bit:counter_8bit|count[4]                                                                                                                               ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.070     ; 1.618      ;
; -0.686 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[2]                        ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[6]                                       ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.072     ; 1.613      ;
; -0.683 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[4]                              ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[7]                                             ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.087     ; 1.595      ;
; -0.668 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[2]                        ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[5]                                       ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.072     ; 1.595      ;
; -0.667 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[0]                              ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[3]                                             ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.072     ; 1.594      ;
; -0.664 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[5]                              ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[6]                                             ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.087     ; 1.576      ;
; -0.663 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[0]                        ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[3]                                       ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.072     ; 1.590      ;
; -0.661 ; counter_8bit:counter_8bit|count[0]                                                                                                                ; counter_8bit:counter_8bit|count[3]                                                                                                                               ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.070     ; 1.590      ;
; -0.660 ; counter_8bit:counter_8bit|count[5]                                                                                                                ; counter_8bit:counter_8bit|count[6]                                                                                                                               ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.087     ; 1.572      ;
; -0.658 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[5] ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[6]                ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.072     ; 1.585      ;
; -0.657 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[1] ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[2]                ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.072     ; 1.584      ;
; -0.654 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[2] ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[3]                ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.072     ; 1.581      ;
; -0.651 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[7] ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|b_full                                                 ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.072     ; 1.578      ;
; -0.649 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[6] ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[7]                ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.072     ; 1.576      ;
; -0.649 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[5]                        ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[6]                                       ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.072     ; 1.576      ;
; -0.649 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[3]                        ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[4]                                       ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.072     ; 1.576      ;
; -0.648 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[4] ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[5]                ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.072     ; 1.575      ;
; -0.647 ; counter_8bit:counter_8bit|count[1]                                                                                                                ; counter_8bit:counter_8bit|count[2]                                                                                                                               ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.070     ; 1.576      ;
; -0.647 ; counter_8bit:counter_8bit|count[3]                                                                                                                ; counter_8bit:counter_8bit|count[4]                                                                                                                               ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.070     ; 1.576      ;
; -0.645 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[1]                        ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[2]                                       ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.072     ; 1.572      ;
; -0.644 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[1]                              ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[2]                                             ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.072     ; 1.571      ;
; -0.635 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[5]                              ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[7]                                             ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.087     ; 1.547      ;
; -0.634 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[0] ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|b_full                                                 ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.072     ; 1.561      ;
; -0.631 ; counter_8bit:counter_8bit|count[5]                                                                                                                ; counter_8bit:counter_8bit|count[7]                                                                                                                               ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.087     ; 1.543      ;
; -0.629 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[5] ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[7]                ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.072     ; 1.556      ;
; -0.628 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[1] ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[3]                ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.072     ; 1.555      ;
; -0.625 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[2] ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[4]                ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.072     ; 1.552      ;
; -0.620 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[3]                        ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[5]                                       ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.072     ; 1.547      ;
; -0.619 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[4] ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[6]                ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.072     ; 1.546      ;
; -0.618 ; counter_8bit:counter_8bit|count[1]                                                                                                                ; counter_8bit:counter_8bit|count[3]                                                                                                                               ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.070     ; 1.547      ;
; -0.616 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[1]                        ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[3]                                       ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.072     ; 1.543      ;
; -0.615 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[1]                              ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[3]                                             ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.072     ; 1.542      ;
; -0.596 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|b_non_empty                             ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[2]                ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.072     ; 1.523      ;
; -0.596 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|b_non_empty                             ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[1]                ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.072     ; 1.523      ;
; -0.596 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|b_non_empty                             ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[0]                ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.072     ; 1.523      ;
; -0.596 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|b_non_empty                             ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[4]                ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.072     ; 1.523      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk_50m'                                                                                                                                               ;
+-------+------------------------------------------+------------------------------------------+-------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                                  ; Launch Clock                  ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+------------------------------------------+-------------------------------+-------------+--------------+------------+------------+
; 0.339 ; transmitter:uart_Tx|state.TX_STATE_STOP  ; transmitter:uart_Tx|state.TX_STATE_STOP  ; clk_50m                       ; clk_50m     ; 0.000        ; 0.087      ; 0.597      ;
; 0.350 ; baudrate:uart_baud|tx_acc[8]             ; baudrate:uart_baud|tx_acc[8]             ; clk_50m                       ; clk_50m     ; 0.000        ; 0.087      ; 0.608      ;
; 0.354 ; transmitter:uart_Tx|Tx                   ; transmitter:uart_Tx|Tx                   ; clk_50m                       ; clk_50m     ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; transmitter:uart_Tx|bit_pos[2]           ; transmitter:uart_Tx|bit_pos[2]           ; clk_50m                       ; clk_50m     ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; transmitter:uart_Tx|bit_pos[1]           ; transmitter:uart_Tx|bit_pos[1]           ; clk_50m                       ; clk_50m     ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; transmitter:uart_Tx|bit_pos[0]           ; transmitter:uart_Tx|bit_pos[0]           ; clk_50m                       ; clk_50m     ; 0.000        ; 0.072      ; 0.597      ;
; 0.355 ; transmitter:uart_Tx|state.TX_STATE_DATA  ; transmitter:uart_Tx|state.TX_STATE_DATA  ; clk_50m                       ; clk_50m     ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; transmitter:uart_Tx|state.TX_STATE_IDLE  ; transmitter:uart_Tx|state.TX_STATE_IDLE  ; clk_50m                       ; clk_50m     ; 0.000        ; 0.071      ; 0.597      ;
; 0.399 ; clock_var:clock_var|counter[25]          ; clock_var:clock_var|counter[25]          ; clk_50m                       ; clk_50m     ; 0.000        ; 0.073      ; 0.643      ;
; 0.526 ; clock_var:clock_var|clk_100hz            ; clock_var:clock_var|clk_100hz            ; clock_var:clock_var|clk_100hz ; clk_50m     ; 0.000        ; 2.797      ; 3.737      ;
; 0.584 ; clock_var:clock_var|counter[10]          ; clock_var:clock_var|counter[10]          ; clk_50m                       ; clk_50m     ; 0.000        ; 0.073      ; 0.828      ;
; 0.586 ; clock_var:clock_var|counter[11]          ; clock_var:clock_var|counter[11]          ; clk_50m                       ; clk_50m     ; 0.000        ; 0.073      ; 0.830      ;
; 0.587 ; baudrate:uart_baud|tx_acc[6]             ; baudrate:uart_baud|tx_acc[6]             ; clk_50m                       ; clk_50m     ; 0.000        ; 0.071      ; 0.829      ;
; 0.589 ; clock_var:clock_var|counter[21]          ; clock_var:clock_var|counter[21]          ; clk_50m                       ; clk_50m     ; 0.000        ; 0.073      ; 0.833      ;
; 0.590 ; baudrate:uart_baud|tx_acc[3]             ; baudrate:uart_baud|tx_acc[3]             ; clk_50m                       ; clk_50m     ; 0.000        ; 0.071      ; 0.832      ;
; 0.591 ; clock_var:clock_var|counter[22]          ; clock_var:clock_var|counter[22]          ; clk_50m                       ; clk_50m     ; 0.000        ; 0.073      ; 0.835      ;
; 0.591 ; clock_var:clock_var|counter[20]          ; clock_var:clock_var|counter[20]          ; clk_50m                       ; clk_50m     ; 0.000        ; 0.073      ; 0.835      ;
; 0.592 ; baudrate:uart_baud|tx_acc[2]             ; baudrate:uart_baud|tx_acc[2]             ; clk_50m                       ; clk_50m     ; 0.000        ; 0.071      ; 0.834      ;
; 0.598 ; clock_var:clock_var|counter[3]           ; clock_var:clock_var|counter[3]           ; clk_50m                       ; clk_50m     ; 0.000        ; 0.073      ; 0.842      ;
; 0.599 ; clock_var:clock_var|counter[19]          ; clock_var:clock_var|counter[19]          ; clk_50m                       ; clk_50m     ; 0.000        ; 0.073      ; 0.843      ;
; 0.599 ; clock_var:clock_var|counter[2]           ; clock_var:clock_var|counter[2]           ; clk_50m                       ; clk_50m     ; 0.000        ; 0.073      ; 0.843      ;
; 0.600 ; clock_var:clock_var|counter[24]          ; clock_var:clock_var|counter[24]          ; clk_50m                       ; clk_50m     ; 0.000        ; 0.073      ; 0.844      ;
; 0.601 ; clock_var:clock_var|counter[9]           ; clock_var:clock_var|counter[9]           ; clk_50m                       ; clk_50m     ; 0.000        ; 0.073      ; 0.845      ;
; 0.601 ; clock_var:clock_var|counter[7]           ; clock_var:clock_var|counter[7]           ; clk_50m                       ; clk_50m     ; 0.000        ; 0.073      ; 0.845      ;
; 0.601 ; clock_var:clock_var|counter[1]           ; clock_var:clock_var|counter[1]           ; clk_50m                       ; clk_50m     ; 0.000        ; 0.073      ; 0.845      ;
; 0.602 ; clock_var:clock_var|counter[14]          ; clock_var:clock_var|counter[14]          ; clk_50m                       ; clk_50m     ; 0.000        ; 0.073      ; 0.846      ;
; 0.603 ; clock_var:clock_var|counter[23]          ; clock_var:clock_var|counter[23]          ; clk_50m                       ; clk_50m     ; 0.000        ; 0.073      ; 0.847      ;
; 0.603 ; clock_var:clock_var|counter[6]           ; clock_var:clock_var|counter[6]           ; clk_50m                       ; clk_50m     ; 0.000        ; 0.073      ; 0.847      ;
; 0.603 ; clock_var:clock_var|counter[4]           ; clock_var:clock_var|counter[4]           ; clk_50m                       ; clk_50m     ; 0.000        ; 0.073      ; 0.847      ;
; 0.617 ; clock_var:clock_var|counter[0]           ; clock_var:clock_var|counter[0]           ; clk_50m                       ; clk_50m     ; 0.000        ; 0.073      ; 0.861      ;
; 0.626 ; baudrate:uart_baud|tx_acc[2]             ; baudrate:uart_baud|tx_acc[8]             ; clk_50m                       ; clk_50m     ; 0.000        ; 0.468      ; 1.265      ;
; 0.667 ; transmitter:uart_Tx|bit_pos[0]           ; transmitter:uart_Tx|bit_pos[1]           ; clk_50m                       ; clk_50m     ; 0.000        ; 0.072      ; 0.910      ;
; 0.731 ; transmitter:uart_Tx|bit_pos[1]           ; transmitter:uart_Tx|state.TX_STATE_STOP  ; clk_50m                       ; clk_50m     ; 0.000        ; 0.466      ; 1.368      ;
; 0.735 ; baudrate:uart_baud|tx_acc[0]             ; baudrate:uart_baud|tx_acc[8]             ; clk_50m                       ; clk_50m     ; 0.000        ; 0.468      ; 1.374      ;
; 0.743 ; clock_var:clock_var|counter[12]          ; clock_var:clock_var|counter[12]          ; clk_50m                       ; clk_50m     ; 0.000        ; 0.073      ; 0.987      ;
; 0.782 ; transmitter:uart_Tx|state.TX_STATE_DATA  ; transmitter:uart_Tx|state.TX_STATE_STOP  ; clk_50m                       ; clk_50m     ; 0.000        ; 0.468      ; 1.421      ;
; 0.786 ; baudrate:uart_baud|tx_acc[2]             ; baudrate:uart_baud|tx_acc[0]             ; clk_50m                       ; clk_50m     ; 0.000        ; 0.071      ; 1.028      ;
; 0.821 ; baudrate:uart_baud|tx_acc[8]             ; baudrate:uart_baud|tx_acc[4]             ; clk_50m                       ; clk_50m     ; 0.000        ; -0.310     ; 0.682      ;
; 0.821 ; transmitter:uart_Tx|bit_pos[2]           ; transmitter:uart_Tx|state.TX_STATE_STOP  ; clk_50m                       ; clk_50m     ; 0.000        ; 0.466      ; 1.458      ;
; 0.826 ; baudrate:uart_baud|tx_acc[2]             ; transmitter:uart_Tx|state.TX_STATE_STOP  ; clk_50m                       ; clk_50m     ; 0.000        ; 0.470      ; 1.467      ;
; 0.841 ; transmitter:uart_Tx|state.TX_STATE_START ; transmitter:uart_Tx|state.TX_STATE_START ; clk_50m                       ; clk_50m     ; 0.000        ; 0.071      ; 1.083      ;
; 0.872 ; clock_var:clock_var|counter[10]          ; clock_var:clock_var|counter[11]          ; clk_50m                       ; clk_50m     ; 0.000        ; 0.073      ; 1.116      ;
; 0.873 ; clock_var:clock_var|counter[11]          ; clock_var:clock_var|counter[12]          ; clk_50m                       ; clk_50m     ; 0.000        ; 0.073      ; 1.117      ;
; 0.876 ; clock_var:clock_var|counter[21]          ; clock_var:clock_var|counter[22]          ; clk_50m                       ; clk_50m     ; 0.000        ; 0.073      ; 1.120      ;
; 0.879 ; clock_var:clock_var|counter[20]          ; clock_var:clock_var|counter[21]          ; clk_50m                       ; clk_50m     ; 0.000        ; 0.073      ; 1.123      ;
; 0.879 ; clock_var:clock_var|counter[8]           ; clock_var:clock_var|counter[9]           ; clk_50m                       ; clk_50m     ; 0.000        ; 0.073      ; 1.123      ;
; 0.879 ; clock_var:clock_var|counter[22]          ; clock_var:clock_var|counter[23]          ; clk_50m                       ; clk_50m     ; 0.000        ; 0.073      ; 1.123      ;
; 0.880 ; baudrate:uart_baud|tx_acc[2]             ; baudrate:uart_baud|tx_acc[3]             ; clk_50m                       ; clk_50m     ; 0.000        ; 0.071      ; 1.122      ;
; 0.883 ; clock_var:clock_var|counter[10]          ; clock_var:clock_var|counter[12]          ; clk_50m                       ; clk_50m     ; 0.000        ; 0.073      ; 1.127      ;
; 0.884 ; clock_var:clock_var|counter[3]           ; clock_var:clock_var|counter[4]           ; clk_50m                       ; clk_50m     ; 0.000        ; 0.073      ; 1.128      ;
; 0.885 ; clock_var:clock_var|counter[19]          ; clock_var:clock_var|counter[20]          ; clk_50m                       ; clk_50m     ; 0.000        ; 0.073      ; 1.129      ;
; 0.886 ; clock_var:clock_var|counter[0]           ; clock_var:clock_var|counter[1]           ; clk_50m                       ; clk_50m     ; 0.000        ; 0.073      ; 1.130      ;
; 0.887 ; baudrate:uart_baud|tx_acc[1]             ; baudrate:uart_baud|tx_acc[2]             ; clk_50m                       ; clk_50m     ; 0.000        ; 0.071      ; 1.129      ;
; 0.887 ; clock_var:clock_var|counter[2]           ; clock_var:clock_var|counter[3]           ; clk_50m                       ; clk_50m     ; 0.000        ; 0.073      ; 1.131      ;
; 0.888 ; clock_var:clock_var|counter[24]          ; clock_var:clock_var|counter[25]          ; clk_50m                       ; clk_50m     ; 0.000        ; 0.073      ; 1.132      ;
; 0.888 ; clock_var:clock_var|counter[9]           ; clock_var:clock_var|counter[10]          ; clk_50m                       ; clk_50m     ; 0.000        ; 0.073      ; 1.132      ;
; 0.888 ; clock_var:clock_var|counter[1]           ; clock_var:clock_var|counter[2]           ; clk_50m                       ; clk_50m     ; 0.000        ; 0.073      ; 1.132      ;
; 0.889 ; clock_var:clock_var|counter[5]           ; clock_var:clock_var|counter[6]           ; clk_50m                       ; clk_50m     ; 0.000        ; 0.073      ; 1.133      ;
; 0.890 ; clock_var:clock_var|counter[23]          ; clock_var:clock_var|counter[24]          ; clk_50m                       ; clk_50m     ; 0.000        ; 0.073      ; 1.134      ;
; 0.890 ; clock_var:clock_var|counter[20]          ; clock_var:clock_var|counter[22]          ; clk_50m                       ; clk_50m     ; 0.000        ; 0.073      ; 1.134      ;
; 0.890 ; clock_var:clock_var|counter[8]           ; clock_var:clock_var|counter[10]          ; clk_50m                       ; clk_50m     ; 0.000        ; 0.073      ; 1.134      ;
; 0.890 ; clock_var:clock_var|counter[22]          ; clock_var:clock_var|counter[24]          ; clk_50m                       ; clk_50m     ; 0.000        ; 0.073      ; 1.134      ;
; 0.891 ; clock_var:clock_var|counter[6]           ; clock_var:clock_var|counter[7]           ; clk_50m                       ; clk_50m     ; 0.000        ; 0.073      ; 1.135      ;
; 0.892 ; baudrate:uart_baud|tx_acc[0]             ; baudrate:uart_baud|tx_acc[2]             ; clk_50m                       ; clk_50m     ; 0.000        ; 0.071      ; 1.134      ;
; 0.893 ; baudrate:uart_baud|tx_acc[5]             ; baudrate:uart_baud|tx_acc[6]             ; clk_50m                       ; clk_50m     ; 0.000        ; 0.071      ; 1.135      ;
; 0.895 ; baudrate:uart_baud|tx_acc[0]             ; baudrate:uart_baud|tx_acc[0]             ; clk_50m                       ; clk_50m     ; 0.000        ; 0.071      ; 1.137      ;
; 0.897 ; clock_var:clock_var|counter[0]           ; clock_var:clock_var|counter[2]           ; clk_50m                       ; clk_50m     ; 0.000        ; 0.073      ; 1.141      ;
; 0.898 ; clock_var:clock_var|counter[2]           ; clock_var:clock_var|counter[4]           ; clk_50m                       ; clk_50m     ; 0.000        ; 0.073      ; 1.142      ;
; 0.902 ; clock_var:clock_var|counter[4]           ; clock_var:clock_var|counter[6]           ; clk_50m                       ; clk_50m     ; 0.000        ; 0.073      ; 1.146      ;
; 0.907 ; baudrate:uart_baud|tx_acc[4]             ; baudrate:uart_baud|tx_acc[6]             ; clk_50m                       ; clk_50m     ; 0.000        ; 0.071      ; 1.149      ;
; 0.910 ; transmitter:uart_Tx|bit_pos[0]           ; transmitter:uart_Tx|state.TX_STATE_STOP  ; clk_50m                       ; clk_50m     ; 0.000        ; 0.466      ; 1.547      ;
; 0.914 ; baudrate:uart_baud|tx_acc[3]             ; baudrate:uart_baud|tx_acc[8]             ; clk_50m                       ; clk_50m     ; 0.000        ; 0.468      ; 1.553      ;
; 0.915 ; baudrate:uart_baud|tx_acc[6]             ; baudrate:uart_baud|tx_acc[8]             ; clk_50m                       ; clk_50m     ; 0.000        ; 0.468      ; 1.554      ;
; 0.922 ; baudrate:uart_baud|tx_acc[1]             ; baudrate:uart_baud|tx_acc[1]             ; clk_50m                       ; clk_50m     ; 0.000        ; 0.071      ; 1.164      ;
; 0.924 ; baudrate:uart_baud|tx_acc[7]             ; baudrate:uart_baud|tx_acc[7]             ; clk_50m                       ; clk_50m     ; 0.000        ; 0.071      ; 1.166      ;
; 0.925 ; clock_var:clock_var|counter[16]          ; clock_var:clock_var|counter[16]          ; clk_50m                       ; clk_50m     ; 0.000        ; 0.073      ; 1.169      ;
; 0.928 ; baudrate:uart_baud|tx_acc[5]             ; baudrate:uart_baud|tx_acc[5]             ; clk_50m                       ; clk_50m     ; 0.000        ; 0.071      ; 1.170      ;
; 0.933 ; baudrate:uart_baud|tx_acc[7]             ; baudrate:uart_baud|tx_acc[8]             ; clk_50m                       ; clk_50m     ; 0.000        ; 0.468      ; 1.572      ;
; 0.935 ; baudrate:uart_baud|tx_acc[0]             ; transmitter:uart_Tx|state.TX_STATE_STOP  ; clk_50m                       ; clk_50m     ; 0.000        ; 0.470      ; 1.576      ;
; 0.939 ; baudrate:uart_baud|tx_acc[5]             ; baudrate:uart_baud|tx_acc[8]             ; clk_50m                       ; clk_50m     ; 0.000        ; 0.468      ; 1.578      ;
; 0.942 ; transmitter:uart_Tx|state.TX_STATE_STOP  ; transmitter:uart_Tx|state.TX_STATE_IDLE  ; clk_50m                       ; clk_50m     ; 0.000        ; -0.310     ; 0.803      ;
; 0.957 ; transmitter:uart_Tx|state.TX_STATE_IDLE  ; transmitter:uart_Tx|state.TX_STATE_START ; clk_50m                       ; clk_50m     ; 0.000        ; 0.071      ; 1.199      ;
; 0.975 ; clock_var:clock_var|counter[21]          ; clock_var:clock_var|counter[23]          ; clk_50m                       ; clk_50m     ; 0.000        ; 0.073      ; 1.219      ;
; 0.977 ; baudrate:uart_baud|tx_acc[1]             ; transmitter:uart_Tx|state.TX_STATE_STOP  ; clk_50m                       ; clk_50m     ; 0.000        ; 0.470      ; 1.618      ;
; 0.979 ; transmitter:uart_Tx|bit_pos[1]           ; transmitter:uart_Tx|bit_pos[2]           ; clk_50m                       ; clk_50m     ; 0.000        ; 0.072      ; 1.222      ;
; 0.981 ; clock_var:clock_var|counter[11]          ; clock_var:clock_var|counter[14]          ; clk_50m                       ; clk_50m     ; 0.000        ; 0.075      ; 1.227      ;
; 0.984 ; clock_var:clock_var|counter[19]          ; clock_var:clock_var|counter[21]          ; clk_50m                       ; clk_50m     ; 0.000        ; 0.073      ; 1.228      ;
; 0.984 ; transmitter:uart_Tx|state.TX_STATE_IDLE  ; transmitter:uart_Tx|state.TX_STATE_DATA  ; clk_50m                       ; clk_50m     ; 0.000        ; 0.071      ; 1.226      ;
; 0.986 ; baudrate:uart_baud|tx_acc[1]             ; baudrate:uart_baud|tx_acc[3]             ; clk_50m                       ; clk_50m     ; 0.000        ; 0.071      ; 1.228      ;
; 0.986 ; clock_var:clock_var|counter[21]          ; clock_var:clock_var|counter[24]          ; clk_50m                       ; clk_50m     ; 0.000        ; 0.073      ; 1.230      ;
; 0.987 ; clock_var:clock_var|counter[9]           ; clock_var:clock_var|counter[11]          ; clk_50m                       ; clk_50m     ; 0.000        ; 0.073      ; 1.231      ;
; 0.987 ; clock_var:clock_var|counter[7]           ; clock_var:clock_var|counter[9]           ; clk_50m                       ; clk_50m     ; 0.000        ; 0.073      ; 1.231      ;
; 0.987 ; clock_var:clock_var|counter[1]           ; clock_var:clock_var|counter[3]           ; clk_50m                       ; clk_50m     ; 0.000        ; 0.073      ; 1.231      ;
; 0.987 ; baudrate:uart_baud|tx_acc[3]             ; baudrate:uart_baud|tx_acc[6]             ; clk_50m                       ; clk_50m     ; 0.000        ; 0.071      ; 1.229      ;
; 0.988 ; clock_var:clock_var|counter[5]           ; clock_var:clock_var|counter[7]           ; clk_50m                       ; clk_50m     ; 0.000        ; 0.073      ; 1.232      ;
; 0.989 ; clock_var:clock_var|counter[17]          ; clock_var:clock_var|counter[19]          ; clk_50m                       ; clk_50m     ; 0.000        ; 0.073      ; 1.233      ;
; 0.989 ; clock_var:clock_var|counter[23]          ; clock_var:clock_var|counter[25]          ; clk_50m                       ; clk_50m     ; 0.000        ; 0.073      ; 1.233      ;
; 0.989 ; clock_var:clock_var|counter[20]          ; clock_var:clock_var|counter[23]          ; clk_50m                       ; clk_50m     ; 0.000        ; 0.073      ; 1.233      ;
; 0.989 ; clock_var:clock_var|counter[8]           ; clock_var:clock_var|counter[11]          ; clk_50m                       ; clk_50m     ; 0.000        ; 0.073      ; 1.233      ;
; 0.989 ; clock_var:clock_var|counter[22]          ; clock_var:clock_var|counter[25]          ; clk_50m                       ; clk_50m     ; 0.000        ; 0.073      ; 1.233      ;
+-------+------------------------------------------+------------------------------------------+-------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clock_var:clock_var|clk_100hz'                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                         ; To Node                                                                                                                                                          ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; 0.354 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|b_full                                  ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|b_full                                                 ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.072      ; 0.597      ;
; 0.358 ; counter_8bit:counter_8bit|count[0]                                                                                                                ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~porta_datain_reg0  ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.412      ; 0.971      ;
; 0.358 ; counter_8bit:counter_8bit|count[3]                                                                                                                ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~porta_datain_reg0  ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.412      ; 0.971      ;
; 0.371 ; counter_8bit:counter_8bit|count[1]                                                                                                                ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~porta_datain_reg0  ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.412      ; 0.984      ;
; 0.374 ; counter_8bit:counter_8bit|count[4]                                                                                                                ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~porta_datain_reg0  ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.412      ; 0.987      ;
; 0.375 ; counter_8bit:counter_8bit|count[2]                                                                                                                ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~porta_datain_reg0  ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.412      ; 0.988      ;
; 0.385 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[7]                        ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[7]                                       ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.087      ; 0.643      ;
; 0.410 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[2]                              ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~porta_address_reg0 ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.386      ; 0.997      ;
; 0.415 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[3]                              ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~porta_address_reg0 ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.386      ; 1.002      ;
; 0.427 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[1]                              ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~porta_address_reg0 ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.386      ; 1.014      ;
; 0.430 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[3]                        ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~portb_address_reg0 ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.322      ; 0.953      ;
; 0.432 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[6]                        ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~portb_address_reg0 ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.322      ; 0.955      ;
; 0.434 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[5]                        ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~portb_address_reg0 ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.322      ; 0.957      ;
; 0.463 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[1]                        ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~portb_address_reg0 ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.322      ; 0.986      ;
; 0.466 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[2]                        ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~portb_address_reg0 ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.322      ; 0.989      ;
; 0.494 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[6]                        ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[7]                                       ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.467      ; 1.132      ;
; 0.499 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[3]                              ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[4]                                             ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.464      ; 1.134      ;
; 0.500 ; counter_8bit:counter_8bit|count[4]                                                                                                                ; counter_8bit:counter_8bit|count[5]                                                                                                                               ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.465      ; 1.136      ;
; 0.508 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[2]                              ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[4]                                             ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.464      ; 1.143      ;
; 0.511 ; counter_8bit:counter_8bit|count[4]                                                                                                                ; counter_8bit:counter_8bit|count[6]                                                                                                                               ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.465      ; 1.147      ;
; 0.585 ; counter_8bit:counter_8bit|count[5]                                                                                                                ; counter_8bit:counter_8bit|count[5]                                                                                                                               ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.087      ; 0.843      ;
; 0.586 ; counter_8bit:counter_8bit|count[7]                                                                                                                ; counter_8bit:counter_8bit|count[7]                                                                                                                               ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.087      ; 0.844      ;
; 0.587 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[7]                              ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[7]                                             ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.087      ; 0.845      ;
; 0.589 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[5]                              ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[5]                                             ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.087      ; 0.847      ;
; 0.590 ; counter_8bit:counter_8bit|count[6]                                                                                                                ; counter_8bit:counter_8bit|count[6]                                                                                                                               ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.087      ; 0.848      ;
; 0.591 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[6]                              ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[6]                                             ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.087      ; 0.849      ;
; 0.591 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[4]                              ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[4]                                             ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.087      ; 0.849      ;
; 0.595 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[7] ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[7]                ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.072      ; 0.838      ;
; 0.595 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[5]                        ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[7]                                       ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.467      ; 1.233      ;
; 0.596 ; counter_8bit:counter_8bit|count[3]                                                                                                                ; counter_8bit:counter_8bit|count[5]                                                                                                                               ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.465      ; 1.232      ;
; 0.598 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[3]                              ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[5]                                             ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.464      ; 1.233      ;
; 0.599 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[4] ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[4]                ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.072      ; 0.842      ;
; 0.599 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[6] ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[6]                ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.072      ; 0.842      ;
; 0.600 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[1]                              ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[1]                                             ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.072      ; 0.843      ;
; 0.600 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[1]                        ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[1]                                       ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.072      ; 0.843      ;
; 0.601 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[2]                              ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[2]                                             ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.072      ; 0.844      ;
; 0.601 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[6]                        ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[6]                                       ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.072      ; 0.844      ;
; 0.604 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[3]                              ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[3]                                             ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.072      ; 0.847      ;
; 0.604 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[5]                        ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[5]                                       ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.072      ; 0.847      ;
; 0.604 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[3]                        ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[3]                                       ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.072      ; 0.847      ;
; 0.604 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[1]                              ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[4]                                             ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.464      ; 1.239      ;
; 0.605 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[2]                        ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[2]                                       ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.072      ; 0.848      ;
; 0.605 ; counter_8bit:counter_8bit|count[3]                                                                                                                ; counter_8bit:counter_8bit|count[3]                                                                                                                               ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.070      ; 0.846      ;
; 0.605 ; counter_8bit:counter_8bit|count[1]                                                                                                                ; counter_8bit:counter_8bit|count[1]                                                                                                                               ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.070      ; 0.846      ;
; 0.606 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[4]                        ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[4]                                       ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.072      ; 0.849      ;
; 0.607 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[2] ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[2]                ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.072      ; 0.850      ;
; 0.607 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[1] ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[1]                ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.072      ; 0.850      ;
; 0.607 ; counter_8bit:counter_8bit|count[4]                                                                                                                ; counter_8bit:counter_8bit|count[4]                                                                                                                               ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.070      ; 0.848      ;
; 0.607 ; counter_8bit:counter_8bit|count[3]                                                                                                                ; counter_8bit:counter_8bit|count[6]                                                                                                                               ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.465      ; 1.243      ;
; 0.607 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[2]                              ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[5]                                             ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.464      ; 1.242      ;
; 0.608 ; counter_8bit:counter_8bit|count[2]                                                                                                                ; counter_8bit:counter_8bit|count[2]                                                                                                                               ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.070      ; 0.849      ;
; 0.609 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[3]                              ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[6]                                             ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.464      ; 1.244      ;
; 0.609 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[4]                        ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[7]                                       ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.467      ; 1.247      ;
; 0.610 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[5] ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[5]                ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.072      ; 0.853      ;
; 0.610 ; counter_8bit:counter_8bit|count[4]                                                                                                                ; counter_8bit:counter_8bit|count[7]                                                                                                                               ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.465      ; 1.246      ;
; 0.611 ; counter_8bit:counter_8bit|count[2]                                                                                                                ; counter_8bit:counter_8bit|count[5]                                                                                                                               ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.465      ; 1.247      ;
; 0.617 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[0]                              ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~porta_address_reg0 ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.386      ; 1.204      ;
; 0.618 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[2]                              ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[6]                                             ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.464      ; 1.253      ;
; 0.620 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[0]                        ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[0]                                       ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.072      ; 0.863      ;
; 0.622 ; counter_8bit:counter_8bit|count[0]                                                                                                                ; counter_8bit:counter_8bit|count[0]                                                                                                                               ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.070      ; 0.863      ;
; 0.622 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[0]                              ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[4]                                             ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.464      ; 1.257      ;
; 0.622 ; counter_8bit:counter_8bit|count[2]                                                                                                                ; counter_8bit:counter_8bit|count[6]                                                                                                                               ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.465      ; 1.258      ;
; 0.626 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[0]                              ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[0]                                             ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.072      ; 0.869      ;
; 0.687 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[4]                        ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~portb_address_reg0 ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.322      ; 1.210      ;
; 0.689 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[0]                        ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~portb_address_reg0 ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.322      ; 1.212      ;
; 0.703 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[1]                              ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[5]                                             ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.464      ; 1.338      ;
; 0.705 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[3]                        ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[7]                                       ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.467      ; 1.343      ;
; 0.706 ; counter_8bit:counter_8bit|count[3]                                                                                                                ; counter_8bit:counter_8bit|count[7]                                                                                                                               ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.465      ; 1.342      ;
; 0.706 ; counter_8bit:counter_8bit|count[1]                                                                                                                ; counter_8bit:counter_8bit|count[5]                                                                                                                               ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.465      ; 1.342      ;
; 0.708 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[3]                              ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[7]                                             ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.464      ; 1.343      ;
; 0.714 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[1]                              ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[6]                                             ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.464      ; 1.349      ;
; 0.716 ; counter_8bit:counter_8bit|count[0]                                                                                                                ; counter_8bit:counter_8bit|count[5]                                                                                                                               ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.465      ; 1.352      ;
; 0.717 ; counter_8bit:counter_8bit|count[1]                                                                                                                ; counter_8bit:counter_8bit|count[6]                                                                                                                               ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.465      ; 1.353      ;
; 0.717 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[2]                              ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[7]                                             ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.464      ; 1.352      ;
; 0.718 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[2]                        ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[7]                                       ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.467      ; 1.356      ;
; 0.721 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[0]                              ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[5]                                             ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.464      ; 1.356      ;
; 0.721 ; counter_8bit:counter_8bit|count[2]                                                                                                                ; counter_8bit:counter_8bit|count[7]                                                                                                                               ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.465      ; 1.357      ;
; 0.727 ; counter_8bit:counter_8bit|count[0]                                                                                                                ; counter_8bit:counter_8bit|count[6]                                                                                                                               ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.465      ; 1.363      ;
; 0.732 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|b_full                                  ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|b_non_empty                                            ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.072      ; 0.975      ;
; 0.732 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[0]                              ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[6]                                             ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.464      ; 1.367      ;
; 0.735 ; counter_8bit:counter_8bit|count[5]                                                                                                                ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~porta_datain_reg0  ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.034      ; 0.970      ;
; 0.735 ; counter_8bit:counter_8bit|count[6]                                                                                                                ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~porta_datain_reg0  ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.034      ; 0.970      ;
; 0.749 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[4]                              ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~porta_address_reg0 ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.009      ; 0.959      ;
; 0.761 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[6]                              ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~porta_address_reg0 ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.009      ; 0.971      ;
; 0.762 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[5]                              ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~porta_address_reg0 ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.009      ; 0.972      ;
; 0.767 ; counter_8bit:counter_8bit|count[7]                                                                                                                ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~porta_datain_reg0  ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.034      ; 1.002      ;
; 0.769 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[0] ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[0]                ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.072      ; 1.012      ;
; 0.769 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[3] ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[3]                ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.072      ; 1.012      ;
; 0.787 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[7]                              ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~porta_address_reg0 ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.009      ; 0.997      ;
; 0.805 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[7]                        ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~portb_address_reg0 ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; -0.058     ; 0.948      ;
; 0.810 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[1]                        ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[7]                                       ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.467      ; 1.448      ;
; 0.813 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[1]                              ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[7]                                             ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.464      ; 1.448      ;
; 0.816 ; counter_8bit:counter_8bit|count[1]                                                                                                                ; counter_8bit:counter_8bit|count[7]                                                                                                                               ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.465      ; 1.452      ;
; 0.824 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[0]                        ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[7]                                       ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.467      ; 1.462      ;
; 0.826 ; counter_8bit:counter_8bit|count[0]                                                                                                                ; counter_8bit:counter_8bit|count[7]                                                                                                                               ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.465      ; 1.462      ;
; 0.831 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[0]                              ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[7]                                             ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.464      ; 1.466      ;
; 0.871 ; counter_8bit:counter_8bit|count[5]                                                                                                                ; counter_8bit:counter_8bit|count[6]                                                                                                                               ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.087      ; 1.129      ;
; 0.876 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[5]                              ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[6]                                             ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.087      ; 1.134      ;
; 0.878 ; counter_8bit:counter_8bit|count[6]                                                                                                                ; counter_8bit:counter_8bit|count[7]                                                                                                                               ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.087      ; 1.136      ;
; 0.879 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[4]                              ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[5]                                             ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.087      ; 1.137      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clk_50m'                                                                         ;
+--------+--------------+----------------+------------------+---------+------------+------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                   ;
+--------+--------------+----------------+------------------+---------+------------+------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; clk_50m ; Rise       ; clk_50m                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_50m ; Rise       ; baudrate:uart_baud|tx_acc[0]             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_50m ; Rise       ; baudrate:uart_baud|tx_acc[1]             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_50m ; Rise       ; baudrate:uart_baud|tx_acc[2]             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_50m ; Rise       ; baudrate:uart_baud|tx_acc[3]             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_50m ; Rise       ; baudrate:uart_baud|tx_acc[4]             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_50m ; Rise       ; baudrate:uart_baud|tx_acc[5]             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_50m ; Rise       ; baudrate:uart_baud|tx_acc[6]             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_50m ; Rise       ; baudrate:uart_baud|tx_acc[7]             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_50m ; Rise       ; baudrate:uart_baud|tx_acc[8]             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_50m ; Rise       ; clock_var:clock_var|clk_100hz            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_50m ; Rise       ; clock_var:clock_var|counter[0]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_50m ; Rise       ; clock_var:clock_var|counter[10]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_50m ; Rise       ; clock_var:clock_var|counter[11]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_50m ; Rise       ; clock_var:clock_var|counter[12]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_50m ; Rise       ; clock_var:clock_var|counter[13]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_50m ; Rise       ; clock_var:clock_var|counter[14]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_50m ; Rise       ; clock_var:clock_var|counter[15]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_50m ; Rise       ; clock_var:clock_var|counter[16]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_50m ; Rise       ; clock_var:clock_var|counter[17]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_50m ; Rise       ; clock_var:clock_var|counter[18]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_50m ; Rise       ; clock_var:clock_var|counter[19]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_50m ; Rise       ; clock_var:clock_var|counter[1]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_50m ; Rise       ; clock_var:clock_var|counter[20]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_50m ; Rise       ; clock_var:clock_var|counter[21]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_50m ; Rise       ; clock_var:clock_var|counter[22]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_50m ; Rise       ; clock_var:clock_var|counter[23]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_50m ; Rise       ; clock_var:clock_var|counter[24]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_50m ; Rise       ; clock_var:clock_var|counter[25]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_50m ; Rise       ; clock_var:clock_var|counter[2]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_50m ; Rise       ; clock_var:clock_var|counter[3]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_50m ; Rise       ; clock_var:clock_var|counter[4]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_50m ; Rise       ; clock_var:clock_var|counter[5]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_50m ; Rise       ; clock_var:clock_var|counter[6]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_50m ; Rise       ; clock_var:clock_var|counter[7]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_50m ; Rise       ; clock_var:clock_var|counter[8]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_50m ; Rise       ; clock_var:clock_var|counter[9]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_50m ; Rise       ; transmitter:uart_Tx|Tx                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_50m ; Rise       ; transmitter:uart_Tx|bit_pos[0]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_50m ; Rise       ; transmitter:uart_Tx|bit_pos[1]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_50m ; Rise       ; transmitter:uart_Tx|bit_pos[2]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_50m ; Rise       ; transmitter:uart_Tx|data[0]              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_50m ; Rise       ; transmitter:uart_Tx|data[1]              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_50m ; Rise       ; transmitter:uart_Tx|data[2]              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_50m ; Rise       ; transmitter:uart_Tx|data[3]              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_50m ; Rise       ; transmitter:uart_Tx|data[4]              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_50m ; Rise       ; transmitter:uart_Tx|data[5]              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_50m ; Rise       ; transmitter:uart_Tx|data[6]              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_50m ; Rise       ; transmitter:uart_Tx|data[7]              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_50m ; Rise       ; transmitter:uart_Tx|state.TX_STATE_DATA  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_50m ; Rise       ; transmitter:uart_Tx|state.TX_STATE_IDLE  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_50m ; Rise       ; transmitter:uart_Tx|state.TX_STATE_START ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_50m ; Rise       ; transmitter:uart_Tx|state.TX_STATE_STOP  ;
; 0.277  ; 0.463        ; 0.186          ; Low Pulse Width  ; clk_50m ; Rise       ; baudrate:uart_baud|tx_acc[0]             ;
; 0.277  ; 0.463        ; 0.186          ; Low Pulse Width  ; clk_50m ; Rise       ; baudrate:uart_baud|tx_acc[1]             ;
; 0.277  ; 0.463        ; 0.186          ; Low Pulse Width  ; clk_50m ; Rise       ; baudrate:uart_baud|tx_acc[2]             ;
; 0.277  ; 0.463        ; 0.186          ; Low Pulse Width  ; clk_50m ; Rise       ; baudrate:uart_baud|tx_acc[3]             ;
; 0.277  ; 0.463        ; 0.186          ; Low Pulse Width  ; clk_50m ; Rise       ; baudrate:uart_baud|tx_acc[4]             ;
; 0.277  ; 0.463        ; 0.186          ; Low Pulse Width  ; clk_50m ; Rise       ; baudrate:uart_baud|tx_acc[5]             ;
; 0.277  ; 0.463        ; 0.186          ; Low Pulse Width  ; clk_50m ; Rise       ; baudrate:uart_baud|tx_acc[6]             ;
; 0.277  ; 0.463        ; 0.186          ; Low Pulse Width  ; clk_50m ; Rise       ; baudrate:uart_baud|tx_acc[7]             ;
; 0.277  ; 0.463        ; 0.186          ; Low Pulse Width  ; clk_50m ; Rise       ; clock_var:clock_var|counter[0]           ;
; 0.277  ; 0.463        ; 0.186          ; Low Pulse Width  ; clk_50m ; Rise       ; clock_var:clock_var|counter[10]          ;
; 0.277  ; 0.463        ; 0.186          ; Low Pulse Width  ; clk_50m ; Rise       ; clock_var:clock_var|counter[11]          ;
; 0.277  ; 0.463        ; 0.186          ; Low Pulse Width  ; clk_50m ; Rise       ; clock_var:clock_var|counter[12]          ;
; 0.277  ; 0.463        ; 0.186          ; Low Pulse Width  ; clk_50m ; Rise       ; clock_var:clock_var|counter[1]           ;
; 0.277  ; 0.463        ; 0.186          ; Low Pulse Width  ; clk_50m ; Rise       ; clock_var:clock_var|counter[2]           ;
; 0.277  ; 0.463        ; 0.186          ; Low Pulse Width  ; clk_50m ; Rise       ; clock_var:clock_var|counter[3]           ;
; 0.277  ; 0.463        ; 0.186          ; Low Pulse Width  ; clk_50m ; Rise       ; clock_var:clock_var|counter[4]           ;
; 0.277  ; 0.463        ; 0.186          ; Low Pulse Width  ; clk_50m ; Rise       ; clock_var:clock_var|counter[5]           ;
; 0.277  ; 0.463        ; 0.186          ; Low Pulse Width  ; clk_50m ; Rise       ; clock_var:clock_var|counter[6]           ;
; 0.277  ; 0.463        ; 0.186          ; Low Pulse Width  ; clk_50m ; Rise       ; clock_var:clock_var|counter[7]           ;
; 0.277  ; 0.463        ; 0.186          ; Low Pulse Width  ; clk_50m ; Rise       ; clock_var:clock_var|counter[8]           ;
; 0.277  ; 0.463        ; 0.186          ; Low Pulse Width  ; clk_50m ; Rise       ; clock_var:clock_var|counter[9]           ;
; 0.277  ; 0.463        ; 0.186          ; Low Pulse Width  ; clk_50m ; Rise       ; transmitter:uart_Tx|Tx                   ;
; 0.277  ; 0.463        ; 0.186          ; Low Pulse Width  ; clk_50m ; Rise       ; transmitter:uart_Tx|bit_pos[0]           ;
; 0.277  ; 0.463        ; 0.186          ; Low Pulse Width  ; clk_50m ; Rise       ; transmitter:uart_Tx|bit_pos[1]           ;
; 0.277  ; 0.463        ; 0.186          ; Low Pulse Width  ; clk_50m ; Rise       ; transmitter:uart_Tx|bit_pos[2]           ;
; 0.277  ; 0.463        ; 0.186          ; Low Pulse Width  ; clk_50m ; Rise       ; transmitter:uart_Tx|state.TX_STATE_DATA  ;
; 0.277  ; 0.463        ; 0.186          ; Low Pulse Width  ; clk_50m ; Rise       ; transmitter:uart_Tx|state.TX_STATE_IDLE  ;
; 0.277  ; 0.463        ; 0.186          ; Low Pulse Width  ; clk_50m ; Rise       ; transmitter:uart_Tx|state.TX_STATE_START ;
; 0.278  ; 0.464        ; 0.186          ; Low Pulse Width  ; clk_50m ; Rise       ; clock_var:clock_var|counter[14]          ;
; 0.278  ; 0.464        ; 0.186          ; Low Pulse Width  ; clk_50m ; Rise       ; clock_var:clock_var|counter[16]          ;
; 0.278  ; 0.464        ; 0.186          ; Low Pulse Width  ; clk_50m ; Rise       ; clock_var:clock_var|counter[17]          ;
; 0.278  ; 0.464        ; 0.186          ; Low Pulse Width  ; clk_50m ; Rise       ; clock_var:clock_var|counter[19]          ;
; 0.278  ; 0.464        ; 0.186          ; Low Pulse Width  ; clk_50m ; Rise       ; clock_var:clock_var|counter[20]          ;
; 0.278  ; 0.464        ; 0.186          ; Low Pulse Width  ; clk_50m ; Rise       ; clock_var:clock_var|counter[21]          ;
; 0.278  ; 0.464        ; 0.186          ; Low Pulse Width  ; clk_50m ; Rise       ; clock_var:clock_var|counter[22]          ;
; 0.278  ; 0.464        ; 0.186          ; Low Pulse Width  ; clk_50m ; Rise       ; clock_var:clock_var|counter[23]          ;
; 0.278  ; 0.464        ; 0.186          ; Low Pulse Width  ; clk_50m ; Rise       ; clock_var:clock_var|counter[24]          ;
; 0.278  ; 0.464        ; 0.186          ; Low Pulse Width  ; clk_50m ; Rise       ; clock_var:clock_var|counter[25]          ;
; 0.279  ; 0.465        ; 0.186          ; Low Pulse Width  ; clk_50m ; Rise       ; clock_var:clock_var|clk_100hz            ;
; 0.279  ; 0.465        ; 0.186          ; Low Pulse Width  ; clk_50m ; Rise       ; clock_var:clock_var|counter[13]          ;
; 0.279  ; 0.465        ; 0.186          ; Low Pulse Width  ; clk_50m ; Rise       ; clock_var:clock_var|counter[15]          ;
; 0.279  ; 0.465        ; 0.186          ; Low Pulse Width  ; clk_50m ; Rise       ; clock_var:clock_var|counter[18]          ;
; 0.292  ; 0.510        ; 0.218          ; High Pulse Width ; clk_50m ; Rise       ; transmitter:uart_Tx|data[0]              ;
; 0.292  ; 0.510        ; 0.218          ; High Pulse Width ; clk_50m ; Rise       ; transmitter:uart_Tx|data[1]              ;
; 0.292  ; 0.510        ; 0.218          ; High Pulse Width ; clk_50m ; Rise       ; transmitter:uart_Tx|data[2]              ;
; 0.292  ; 0.510        ; 0.218          ; High Pulse Width ; clk_50m ; Rise       ; transmitter:uart_Tx|data[3]              ;
; 0.292  ; 0.510        ; 0.218          ; High Pulse Width ; clk_50m ; Rise       ; transmitter:uart_Tx|data[4]              ;
+--------+--------------+----------------+------------------+---------+------------+------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clock_var:clock_var|clk_100hz'                                                                                                                                                                                                 ;
+--------+--------------+----------------+------------------+-------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                         ; Clock Edge ; Target                                                                                                                                                           ;
+--------+--------------+----------------+------------------+-------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~porta_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~porta_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~porta_we_reg       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~portb_address_reg0 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|b_full                                                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|b_non_empty                                            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[0]                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[1]                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[2]                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[3]                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[4]                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[5]                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[6]                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[7]                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[0]                                       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[1]                                       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[2]                                       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[3]                                       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[4]                                       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[5]                                       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[6]                                       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[7]                                       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[0]                                             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[1]                                             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[2]                                             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[3]                                             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[4]                                             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[5]                                             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[6]                                             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[7]                                             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_100hz ; Rise       ; counter_8bit:counter_8bit|count[0]                                                                                                                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_100hz ; Rise       ; counter_8bit:counter_8bit|count[1]                                                                                                                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_100hz ; Rise       ; counter_8bit:counter_8bit|count[2]                                                                                                                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_100hz ; Rise       ; counter_8bit:counter_8bit|count[3]                                                                                                                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_100hz ; Rise       ; counter_8bit:counter_8bit|count[4]                                                                                                                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_100hz ; Rise       ; counter_8bit:counter_8bit|count[5]                                                                                                                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_100hz ; Rise       ; counter_8bit:counter_8bit|count[6]                                                                                                                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_100hz ; Rise       ; counter_8bit:counter_8bit|count[7]                                                                                                                               ;
; 0.209  ; 0.427        ; 0.218          ; High Pulse Width ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[4]                                             ;
; 0.209  ; 0.427        ; 0.218          ; High Pulse Width ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[5]                                             ;
; 0.209  ; 0.427        ; 0.218          ; High Pulse Width ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[6]                                             ;
; 0.209  ; 0.427        ; 0.218          ; High Pulse Width ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[7]                                             ;
; 0.209  ; 0.427        ; 0.218          ; High Pulse Width ; clock_var:clock_var|clk_100hz ; Rise       ; counter_8bit:counter_8bit|count[5]                                                                                                                               ;
; 0.209  ; 0.427        ; 0.218          ; High Pulse Width ; clock_var:clock_var|clk_100hz ; Rise       ; counter_8bit:counter_8bit|count[6]                                                                                                                               ;
; 0.209  ; 0.427        ; 0.218          ; High Pulse Width ; clock_var:clock_var|clk_100hz ; Rise       ; counter_8bit:counter_8bit|count[7]                                                                                                                               ;
; 0.215  ; 0.433        ; 0.218          ; High Pulse Width ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[7]                                       ;
; 0.225  ; 0.443        ; 0.218          ; High Pulse Width ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|b_full                                                 ;
; 0.225  ; 0.443        ; 0.218          ; High Pulse Width ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|b_non_empty                                            ;
; 0.225  ; 0.443        ; 0.218          ; High Pulse Width ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[0]                ;
; 0.225  ; 0.443        ; 0.218          ; High Pulse Width ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[1]                ;
; 0.225  ; 0.443        ; 0.218          ; High Pulse Width ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[2]                ;
; 0.225  ; 0.443        ; 0.218          ; High Pulse Width ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[3]                ;
; 0.225  ; 0.443        ; 0.218          ; High Pulse Width ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[4]                ;
; 0.225  ; 0.443        ; 0.218          ; High Pulse Width ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[5]                ;
; 0.225  ; 0.443        ; 0.218          ; High Pulse Width ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[6]                ;
; 0.225  ; 0.443        ; 0.218          ; High Pulse Width ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[7]                ;
; 0.225  ; 0.443        ; 0.218          ; High Pulse Width ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[0]                                       ;
; 0.225  ; 0.443        ; 0.218          ; High Pulse Width ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[1]                                       ;
; 0.225  ; 0.443        ; 0.218          ; High Pulse Width ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[2]                                       ;
; 0.225  ; 0.443        ; 0.218          ; High Pulse Width ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[3]                                       ;
; 0.225  ; 0.443        ; 0.218          ; High Pulse Width ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[4]                                       ;
; 0.225  ; 0.443        ; 0.218          ; High Pulse Width ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[5]                                       ;
; 0.225  ; 0.443        ; 0.218          ; High Pulse Width ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[6]                                       ;
; 0.225  ; 0.443        ; 0.218          ; High Pulse Width ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[0]                                             ;
; 0.225  ; 0.443        ; 0.218          ; High Pulse Width ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[1]                                             ;
; 0.225  ; 0.443        ; 0.218          ; High Pulse Width ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[2]                                             ;
; 0.225  ; 0.443        ; 0.218          ; High Pulse Width ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[3]                                             ;
; 0.227  ; 0.445        ; 0.218          ; High Pulse Width ; clock_var:clock_var|clk_100hz ; Rise       ; counter_8bit:counter_8bit|count[0]                                                                                                                               ;
; 0.227  ; 0.445        ; 0.218          ; High Pulse Width ; clock_var:clock_var|clk_100hz ; Rise       ; counter_8bit:counter_8bit|count[1]                                                                                                                               ;
; 0.227  ; 0.445        ; 0.218          ; High Pulse Width ; clock_var:clock_var|clk_100hz ; Rise       ; counter_8bit:counter_8bit|count[2]                                                                                                                               ;
; 0.227  ; 0.445        ; 0.218          ; High Pulse Width ; clock_var:clock_var|clk_100hz ; Rise       ; counter_8bit:counter_8bit|count[3]                                                                                                                               ;
; 0.227  ; 0.445        ; 0.218          ; High Pulse Width ; clock_var:clock_var|clk_100hz ; Rise       ; counter_8bit:counter_8bit|count[4]                                                                                                                               ;
; 0.238  ; 0.471        ; 0.233          ; Low Pulse Width  ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~porta_address_reg0 ;
; 0.238  ; 0.471        ; 0.233          ; Low Pulse Width  ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~porta_we_reg       ;
; 0.239  ; 0.472        ; 0.233          ; Low Pulse Width  ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~porta_datain_reg0  ;
; 0.250  ; 0.483        ; 0.233          ; Low Pulse Width  ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~portb_address_reg0 ;
; 0.284  ; 0.517        ; 0.233          ; High Pulse Width ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~portb_address_reg0 ;
; 0.293  ; 0.526        ; 0.233          ; High Pulse Width ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~porta_datain_reg0  ;
; 0.294  ; 0.527        ; 0.233          ; High Pulse Width ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~porta_address_reg0 ;
; 0.294  ; 0.527        ; 0.233          ; High Pulse Width ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~porta_we_reg       ;
; 0.366  ; 0.552        ; 0.186          ; Low Pulse Width  ; clock_var:clock_var|clk_100hz ; Rise       ; counter_8bit:counter_8bit|count[0]                                                                                                                               ;
; 0.366  ; 0.552        ; 0.186          ; Low Pulse Width  ; clock_var:clock_var|clk_100hz ; Rise       ; counter_8bit:counter_8bit|count[1]                                                                                                                               ;
; 0.366  ; 0.552        ; 0.186          ; Low Pulse Width  ; clock_var:clock_var|clk_100hz ; Rise       ; counter_8bit:counter_8bit|count[2]                                                                                                                               ;
; 0.366  ; 0.552        ; 0.186          ; Low Pulse Width  ; clock_var:clock_var|clk_100hz ; Rise       ; counter_8bit:counter_8bit|count[3]                                                                                                                               ;
; 0.366  ; 0.552        ; 0.186          ; Low Pulse Width  ; clock_var:clock_var|clk_100hz ; Rise       ; counter_8bit:counter_8bit|count[4]                                                                                                                               ;
; 0.367  ; 0.553        ; 0.186          ; Low Pulse Width  ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|b_full                                                 ;
; 0.367  ; 0.553        ; 0.186          ; Low Pulse Width  ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|b_non_empty                                            ;
; 0.367  ; 0.553        ; 0.186          ; Low Pulse Width  ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[0]                ;
; 0.367  ; 0.553        ; 0.186          ; Low Pulse Width  ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[1]                ;
; 0.367  ; 0.553        ; 0.186          ; Low Pulse Width  ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[2]                ;
; 0.367  ; 0.553        ; 0.186          ; Low Pulse Width  ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[3]                ;
; 0.367  ; 0.553        ; 0.186          ; Low Pulse Width  ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[4]                ;
; 0.367  ; 0.553        ; 0.186          ; Low Pulse Width  ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[5]                ;
; 0.367  ; 0.553        ; 0.186          ; Low Pulse Width  ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[6]                ;
; 0.367  ; 0.553        ; 0.186          ; Low Pulse Width  ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[7]                ;
; 0.367  ; 0.553        ; 0.186          ; Low Pulse Width  ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[0]                                       ;
; 0.367  ; 0.553        ; 0.186          ; Low Pulse Width  ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[1]                                       ;
; 0.367  ; 0.553        ; 0.186          ; Low Pulse Width  ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[2]                                       ;
; 0.367  ; 0.553        ; 0.186          ; Low Pulse Width  ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[3]                                       ;
; 0.367  ; 0.553        ; 0.186          ; Low Pulse Width  ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[4]                                       ;
+--------+--------------+----------------+------------------+-------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                            ;
+-----------+-------------------------------+-------+-------+------------+-------------------------------+
; Data Port ; Clock Port                    ; Rise  ; Fall  ; Clock Edge ; Clock Reference               ;
+-----------+-------------------------------+-------+-------+------------+-------------------------------+
; Wr_en     ; clk_50m                       ; 3.715 ; 3.992 ; Rise       ; clk_50m                       ;
; Rdreq     ; clock_var:clock_var|clk_100hz ; 3.427 ; 3.800 ; Rise       ; clock_var:clock_var|clk_100hz ;
; Reset     ; clock_var:clock_var|clk_100hz ; 2.378 ; 2.657 ; Rise       ; clock_var:clock_var|clk_100hz ;
; Wrreq     ; clock_var:clock_var|clk_100hz ; 3.762 ; 4.157 ; Rise       ; clock_var:clock_var|clk_100hz ;
+-----------+-------------------------------+-------+-------+------------+-------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                               ;
+-----------+-------------------------------+--------+--------+------------+-------------------------------+
; Data Port ; Clock Port                    ; Rise   ; Fall   ; Clock Edge ; Clock Reference               ;
+-----------+-------------------------------+--------+--------+------------+-------------------------------+
; Wr_en     ; clk_50m                       ; -2.609 ; -2.891 ; Rise       ; clk_50m                       ;
; Rdreq     ; clock_var:clock_var|clk_100hz ; -1.810 ; -2.085 ; Rise       ; clock_var:clock_var|clk_100hz ;
; Reset     ; clock_var:clock_var|clk_100hz ; -1.453 ; -1.719 ; Rise       ; clock_var:clock_var|clk_100hz ;
; Wrreq     ; clock_var:clock_var|clk_100hz ; -1.811 ; -2.145 ; Rise       ; clock_var:clock_var|clk_100hz ;
+-----------+-------------------------------+--------+--------+------------+-------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                       ;
+--------------+-------------------------------+--------+--------+------------+-------------------------------+
; Data Port    ; Clock Port                    ; Rise   ; Fall   ; Clock Edge ; Clock Reference               ;
+--------------+-------------------------------+--------+--------+------------+-------------------------------+
; Tx           ; clk_50m                       ; 9.786  ; 9.879  ; Rise       ; clk_50m                       ;
; Tx2          ; clk_50m                       ; 8.585  ; 8.736  ; Rise       ; clk_50m                       ;
; Tx_busy      ; clk_50m                       ; 7.034  ; 6.937  ; Rise       ; clk_50m                       ;
; Data_out[*]  ; clock_var:clock_var|clk_100hz ; 11.452 ; 11.237 ; Rise       ; clock_var:clock_var|clk_100hz ;
;  Data_out[0] ; clock_var:clock_var|clk_100hz ; 10.988 ; 10.801 ; Rise       ; clock_var:clock_var|clk_100hz ;
;  Data_out[1] ; clock_var:clock_var|clk_100hz ; 10.975 ; 10.822 ; Rise       ; clock_var:clock_var|clk_100hz ;
;  Data_out[2] ; clock_var:clock_var|clk_100hz ; 10.753 ; 10.626 ; Rise       ; clock_var:clock_var|clk_100hz ;
;  Data_out[3] ; clock_var:clock_var|clk_100hz ; 11.452 ; 11.237 ; Rise       ; clock_var:clock_var|clk_100hz ;
;  Data_out[4] ; clock_var:clock_var|clk_100hz ; 10.848 ; 10.652 ; Rise       ; clock_var:clock_var|clk_100hz ;
;  Data_out[5] ; clock_var:clock_var|clk_100hz ; 10.809 ; 10.614 ; Rise       ; clock_var:clock_var|clk_100hz ;
;  Data_out[6] ; clock_var:clock_var|clk_100hz ; 10.761 ; 10.610 ; Rise       ; clock_var:clock_var|clk_100hz ;
;  Data_out[7] ; clock_var:clock_var|clk_100hz ; 10.704 ; 10.555 ; Rise       ; clock_var:clock_var|clk_100hz ;
; Fifo_empty   ; clock_var:clock_var|clk_100hz ; 8.485  ; 8.572  ; Rise       ; clock_var:clock_var|clk_100hz ;
; Fifo_full    ; clock_var:clock_var|clk_100hz ; 8.533  ; 8.442  ; Rise       ; clock_var:clock_var|clk_100hz ;
; Used_words   ; clock_var:clock_var|clk_100hz ; 7.591  ; 7.501  ; Rise       ; clock_var:clock_var|clk_100hz ;
+--------------+-------------------------------+--------+--------+------------+-------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                               ;
+--------------+-------------------------------+--------+--------+------------+-------------------------------+
; Data Port    ; Clock Port                    ; Rise   ; Fall   ; Clock Edge ; Clock Reference               ;
+--------------+-------------------------------+--------+--------+------------+-------------------------------+
; Tx           ; clk_50m                       ; 9.467  ; 9.555  ; Rise       ; clk_50m                       ;
; Tx2          ; clk_50m                       ; 8.266  ; 8.412  ; Rise       ; clk_50m                       ;
; Tx_busy      ; clk_50m                       ; 6.780  ; 6.686  ; Rise       ; clk_50m                       ;
; Data_out[*]  ; clock_var:clock_var|clk_100hz ; 10.284 ; 10.140 ; Rise       ; clock_var:clock_var|clk_100hz ;
;  Data_out[0] ; clock_var:clock_var|clk_100hz ; 10.558 ; 10.377 ; Rise       ; clock_var:clock_var|clk_100hz ;
;  Data_out[1] ; clock_var:clock_var|clk_100hz ; 10.543 ; 10.395 ; Rise       ; clock_var:clock_var|clk_100hz ;
;  Data_out[2] ; clock_var:clock_var|clk_100hz ; 10.330 ; 10.207 ; Rise       ; clock_var:clock_var|clk_100hz ;
;  Data_out[3] ; clock_var:clock_var|clk_100hz ; 11.001 ; 10.793 ; Rise       ; clock_var:clock_var|clk_100hz ;
;  Data_out[4] ; clock_var:clock_var|clk_100hz ; 10.421 ; 10.232 ; Rise       ; clock_var:clock_var|clk_100hz ;
;  Data_out[5] ; clock_var:clock_var|clk_100hz ; 10.384 ; 10.196 ; Rise       ; clock_var:clock_var|clk_100hz ;
;  Data_out[6] ; clock_var:clock_var|clk_100hz ; 10.339 ; 10.193 ; Rise       ; clock_var:clock_var|clk_100hz ;
;  Data_out[7] ; clock_var:clock_var|clk_100hz ; 10.284 ; 10.140 ; Rise       ; clock_var:clock_var|clk_100hz ;
; Fifo_empty   ; clock_var:clock_var|clk_100hz ; 8.140  ; 8.224  ; Rise       ; clock_var:clock_var|clk_100hz ;
; Fifo_full    ; clock_var:clock_var|clk_100hz ; 8.187  ; 8.098  ; Rise       ; clock_var:clock_var|clk_100hz ;
; Used_words   ; clock_var:clock_var|clk_100hz ; 7.285  ; 7.197  ; Rise       ; clock_var:clock_var|clk_100hz ;
+--------------+-------------------------------+--------+--------+------------+-------------------------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                     ;
+-------------------------------+--------+---------------+
; Clock                         ; Slack  ; End Point TNS ;
+-------------------------------+--------+---------------+
; clk_50m                       ; -1.333 ; -24.695       ;
; clock_var:clock_var|clk_100hz ; -0.287 ; -1.797        ;
+-------------------------------+--------+---------------+


+-------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                     ;
+-------------------------------+-------+---------------+
; Clock                         ; Slack ; End Point TNS ;
+-------------------------------+-------+---------------+
; clk_50m                       ; 0.051 ; 0.000         ;
; clock_var:clock_var|clk_100hz ; 0.135 ; 0.000         ;
+-------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary       ;
+-------------------------------+--------+---------------+
; Clock                         ; Slack  ; End Point TNS ;
+-------------------------------+--------+---------------+
; clk_50m                       ; -3.000 ; -58.320       ;
; clock_var:clock_var|clk_100hz ; -1.000 ; -38.000       ;
+-------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk_50m'                                                                                                                                                                                                                                                              ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------+-------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                        ; To Node                         ; Launch Clock                  ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------+-------------------------------+-------------+--------------+------------+------------+
; -1.333 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~portb_address_reg0 ; transmitter:uart_Tx|data[4]     ; clock_var:clock_var|clk_100hz ; clk_50m     ; 1.000        ; -0.494     ; 1.816      ;
; -1.315 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~portb_address_reg0 ; transmitter:uart_Tx|data[3]     ; clock_var:clock_var|clk_100hz ; clk_50m     ; 1.000        ; -0.494     ; 1.798      ;
; -1.314 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~portb_address_reg0 ; transmitter:uart_Tx|data[0]     ; clock_var:clock_var|clk_100hz ; clk_50m     ; 1.000        ; -0.494     ; 1.797      ;
; -1.299 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~portb_address_reg0 ; transmitter:uart_Tx|data[7]     ; clock_var:clock_var|clk_100hz ; clk_50m     ; 1.000        ; -0.494     ; 1.782      ;
; -1.216 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~portb_address_reg0 ; transmitter:uart_Tx|data[2]     ; clock_var:clock_var|clk_100hz ; clk_50m     ; 1.000        ; -0.494     ; 1.699      ;
; -1.201 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~portb_address_reg0 ; transmitter:uart_Tx|data[1]     ; clock_var:clock_var|clk_100hz ; clk_50m     ; 1.000        ; -0.494     ; 1.684      ;
; -1.160 ; clock_var:clock_var|counter[3]                                                                                                                                   ; clock_var:clock_var|clk_100hz   ; clk_50m                       ; clk_50m     ; 1.000        ; -0.039     ; 2.108      ;
; -1.141 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~portb_address_reg0 ; transmitter:uart_Tx|data[5]     ; clock_var:clock_var|clk_100hz ; clk_50m     ; 1.000        ; -0.494     ; 1.624      ;
; -1.127 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~portb_address_reg0 ; transmitter:uart_Tx|data[6]     ; clock_var:clock_var|clk_100hz ; clk_50m     ; 1.000        ; -0.494     ; 1.610      ;
; -1.067 ; clock_var:clock_var|counter[9]                                                                                                                                   ; clock_var:clock_var|clk_100hz   ; clk_50m                       ; clk_50m     ; 1.000        ; -0.039     ; 2.015      ;
; -1.056 ; clock_var:clock_var|counter[4]                                                                                                                                   ; clock_var:clock_var|clk_100hz   ; clk_50m                       ; clk_50m     ; 1.000        ; -0.039     ; 2.004      ;
; -1.018 ; clock_var:clock_var|counter[8]                                                                                                                                   ; clock_var:clock_var|clk_100hz   ; clk_50m                       ; clk_50m     ; 1.000        ; -0.039     ; 1.966      ;
; -0.985 ; clock_var:clock_var|counter[1]                                                                                                                                   ; clock_var:clock_var|clk_100hz   ; clk_50m                       ; clk_50m     ; 1.000        ; -0.039     ; 1.933      ;
; -0.964 ; clock_var:clock_var|counter[7]                                                                                                                                   ; clock_var:clock_var|clk_100hz   ; clk_50m                       ; clk_50m     ; 1.000        ; -0.039     ; 1.912      ;
; -0.937 ; clock_var:clock_var|counter[0]                                                                                                                                   ; clock_var:clock_var|clk_100hz   ; clk_50m                       ; clk_50m     ; 1.000        ; -0.039     ; 1.885      ;
; -0.931 ; clock_var:clock_var|counter[15]                                                                                                                                  ; clock_var:clock_var|clk_100hz   ; clk_50m                       ; clk_50m     ; 1.000        ; -0.042     ; 1.876      ;
; -0.916 ; clock_var:clock_var|counter[5]                                                                                                                                   ; clock_var:clock_var|clk_100hz   ; clk_50m                       ; clk_50m     ; 1.000        ; -0.039     ; 1.864      ;
; -0.890 ; clock_var:clock_var|counter[10]                                                                                                                                  ; clock_var:clock_var|clk_100hz   ; clk_50m                       ; clk_50m     ; 1.000        ; -0.039     ; 1.838      ;
; -0.875 ; clock_var:clock_var|counter[2]                                                                                                                                   ; clock_var:clock_var|clk_100hz   ; clk_50m                       ; clk_50m     ; 1.000        ; -0.039     ; 1.823      ;
; -0.873 ; clock_var:clock_var|counter[12]                                                                                                                                  ; clock_var:clock_var|clk_100hz   ; clk_50m                       ; clk_50m     ; 1.000        ; -0.039     ; 1.821      ;
; -0.858 ; clock_var:clock_var|counter[13]                                                                                                                                  ; clock_var:clock_var|clk_100hz   ; clk_50m                       ; clk_50m     ; 1.000        ; -0.042     ; 1.803      ;
; -0.851 ; clock_var:clock_var|counter[3]                                                                                                                                   ; clock_var:clock_var|counter[17] ; clk_50m                       ; clk_50m     ; 1.000        ; -0.038     ; 1.800      ;
; -0.845 ; clock_var:clock_var|counter[6]                                                                                                                                   ; clock_var:clock_var|clk_100hz   ; clk_50m                       ; clk_50m     ; 1.000        ; -0.039     ; 1.793      ;
; -0.833 ; clock_var:clock_var|counter[11]                                                                                                                                  ; clock_var:clock_var|clk_100hz   ; clk_50m                       ; clk_50m     ; 1.000        ; -0.039     ; 1.781      ;
; -0.806 ; clock_var:clock_var|counter[3]                                                                                                                                   ; clock_var:clock_var|counter[5]  ; clk_50m                       ; clk_50m     ; 1.000        ; -0.041     ; 1.752      ;
; -0.805 ; clock_var:clock_var|counter[3]                                                                                                                                   ; clock_var:clock_var|counter[8]  ; clk_50m                       ; clk_50m     ; 1.000        ; -0.041     ; 1.751      ;
; -0.758 ; clock_var:clock_var|counter[9]                                                                                                                                   ; clock_var:clock_var|counter[17] ; clk_50m                       ; clk_50m     ; 1.000        ; -0.038     ; 1.707      ;
; -0.750 ; clock_var:clock_var|counter[3]                                                                                                                                   ; clock_var:clock_var|counter[18] ; clk_50m                       ; clk_50m     ; 1.000        ; -0.039     ; 1.698      ;
; -0.749 ; clock_var:clock_var|counter[3]                                                                                                                                   ; clock_var:clock_var|counter[13] ; clk_50m                       ; clk_50m     ; 1.000        ; -0.039     ; 1.697      ;
; -0.747 ; clock_var:clock_var|counter[4]                                                                                                                                   ; clock_var:clock_var|counter[17] ; clk_50m                       ; clk_50m     ; 1.000        ; -0.038     ; 1.696      ;
; -0.741 ; clock_var:clock_var|counter[3]                                                                                                                                   ; clock_var:clock_var|counter[16] ; clk_50m                       ; clk_50m     ; 1.000        ; -0.038     ; 1.690      ;
; -0.733 ; clock_var:clock_var|counter[14]                                                                                                                                  ; clock_var:clock_var|clk_100hz   ; clk_50m                       ; clk_50m     ; 1.000        ; -0.042     ; 1.678      ;
; -0.730 ; clock_var:clock_var|counter[23]                                                                                                                                  ; clock_var:clock_var|clk_100hz   ; clk_50m                       ; clk_50m     ; 1.000        ; -0.042     ; 1.675      ;
; -0.726 ; clock_var:clock_var|counter[25]                                                                                                                                  ; clock_var:clock_var|clk_100hz   ; clk_50m                       ; clk_50m     ; 1.000        ; -0.042     ; 1.671      ;
; -0.721 ; clock_var:clock_var|counter[17]                                                                                                                                  ; clock_var:clock_var|clk_100hz   ; clk_50m                       ; clk_50m     ; 1.000        ; -0.042     ; 1.666      ;
; -0.713 ; clock_var:clock_var|counter[9]                                                                                                                                   ; clock_var:clock_var|counter[5]  ; clk_50m                       ; clk_50m     ; 1.000        ; -0.041     ; 1.659      ;
; -0.712 ; clock_var:clock_var|counter[9]                                                                                                                                   ; clock_var:clock_var|counter[8]  ; clk_50m                       ; clk_50m     ; 1.000        ; -0.041     ; 1.658      ;
; -0.709 ; clock_var:clock_var|counter[8]                                                                                                                                   ; clock_var:clock_var|counter[17] ; clk_50m                       ; clk_50m     ; 1.000        ; -0.038     ; 1.658      ;
; -0.702 ; clock_var:clock_var|counter[4]                                                                                                                                   ; clock_var:clock_var|counter[5]  ; clk_50m                       ; clk_50m     ; 1.000        ; -0.041     ; 1.648      ;
; -0.701 ; clock_var:clock_var|counter[4]                                                                                                                                   ; clock_var:clock_var|counter[8]  ; clk_50m                       ; clk_50m     ; 1.000        ; -0.041     ; 1.647      ;
; -0.697 ; clock_var:clock_var|counter[19]                                                                                                                                  ; clock_var:clock_var|clk_100hz   ; clk_50m                       ; clk_50m     ; 1.000        ; -0.042     ; 1.642      ;
; -0.692 ; clock_var:clock_var|counter[1]                                                                                                                                   ; clock_var:clock_var|counter[18] ; clk_50m                       ; clk_50m     ; 1.000        ; -0.039     ; 1.640      ;
; -0.685 ; transmitter:uart_Tx|data[5]                                                                                                                                      ; transmitter:uart_Tx|Tx          ; clk_50m                       ; clk_50m     ; 1.000        ; -0.228     ; 1.444      ;
; -0.676 ; clock_var:clock_var|counter[1]                                                                                                                                   ; clock_var:clock_var|counter[17] ; clk_50m                       ; clk_50m     ; 1.000        ; -0.038     ; 1.625      ;
; -0.664 ; clock_var:clock_var|counter[8]                                                                                                                                   ; clock_var:clock_var|counter[5]  ; clk_50m                       ; clk_50m     ; 1.000        ; -0.041     ; 1.610      ;
; -0.663 ; clock_var:clock_var|counter[8]                                                                                                                                   ; clock_var:clock_var|counter[8]  ; clk_50m                       ; clk_50m     ; 1.000        ; -0.041     ; 1.609      ;
; -0.657 ; clock_var:clock_var|counter[9]                                                                                                                                   ; clock_var:clock_var|counter[18] ; clk_50m                       ; clk_50m     ; 1.000        ; -0.039     ; 1.605      ;
; -0.656 ; clock_var:clock_var|counter[9]                                                                                                                                   ; clock_var:clock_var|counter[13] ; clk_50m                       ; clk_50m     ; 1.000        ; -0.039     ; 1.604      ;
; -0.655 ; clock_var:clock_var|counter[7]                                                                                                                                   ; clock_var:clock_var|counter[17] ; clk_50m                       ; clk_50m     ; 1.000        ; -0.038     ; 1.604      ;
; -0.653 ; clock_var:clock_var|counter[21]                                                                                                                                  ; clock_var:clock_var|clk_100hz   ; clk_50m                       ; clk_50m     ; 1.000        ; -0.042     ; 1.598      ;
; -0.648 ; clock_var:clock_var|counter[9]                                                                                                                                   ; clock_var:clock_var|counter[16] ; clk_50m                       ; clk_50m     ; 1.000        ; -0.038     ; 1.597      ;
; -0.646 ; clock_var:clock_var|counter[4]                                                                                                                                   ; clock_var:clock_var|counter[18] ; clk_50m                       ; clk_50m     ; 1.000        ; -0.039     ; 1.594      ;
; -0.645 ; clock_var:clock_var|counter[4]                                                                                                                                   ; clock_var:clock_var|counter[13] ; clk_50m                       ; clk_50m     ; 1.000        ; -0.039     ; 1.593      ;
; -0.644 ; clock_var:clock_var|counter[0]                                                                                                                                   ; clock_var:clock_var|counter[18] ; clk_50m                       ; clk_50m     ; 1.000        ; -0.039     ; 1.592      ;
; -0.642 ; transmitter:uart_Tx|data[1]                                                                                                                                      ; transmitter:uart_Tx|Tx          ; clk_50m                       ; clk_50m     ; 1.000        ; -0.228     ; 1.401      ;
; -0.638 ; clock_var:clock_var|counter[1]                                                                                                                                   ; clock_var:clock_var|counter[25] ; clk_50m                       ; clk_50m     ; 1.000        ; -0.038     ; 1.587      ;
; -0.637 ; clock_var:clock_var|counter[4]                                                                                                                                   ; clock_var:clock_var|counter[16] ; clk_50m                       ; clk_50m     ; 1.000        ; -0.038     ; 1.586      ;
; -0.634 ; clock_var:clock_var|counter[1]                                                                                                                                   ; clock_var:clock_var|counter[24] ; clk_50m                       ; clk_50m     ; 1.000        ; -0.038     ; 1.583      ;
; -0.631 ; clock_var:clock_var|counter[1]                                                                                                                                   ; clock_var:clock_var|counter[5]  ; clk_50m                       ; clk_50m     ; 1.000        ; -0.041     ; 1.577      ;
; -0.630 ; clock_var:clock_var|counter[1]                                                                                                                                   ; clock_var:clock_var|counter[8]  ; clk_50m                       ; clk_50m     ; 1.000        ; -0.041     ; 1.576      ;
; -0.628 ; clock_var:clock_var|counter[0]                                                                                                                                   ; clock_var:clock_var|counter[17] ; clk_50m                       ; clk_50m     ; 1.000        ; -0.038     ; 1.577      ;
; -0.624 ; clock_var:clock_var|counter[0]                                                                                                                                   ; clock_var:clock_var|counter[25] ; clk_50m                       ; clk_50m     ; 1.000        ; -0.038     ; 1.573      ;
; -0.622 ; clock_var:clock_var|counter[15]                                                                                                                                  ; clock_var:clock_var|counter[17] ; clk_50m                       ; clk_50m     ; 1.000        ; -0.041     ; 1.568      ;
; -0.617 ; clock_var:clock_var|counter[1]                                                                                                                                   ; clock_var:clock_var|counter[15] ; clk_50m                       ; clk_50m     ; 1.000        ; -0.039     ; 1.565      ;
; -0.610 ; clock_var:clock_var|counter[7]                                                                                                                                   ; clock_var:clock_var|counter[5]  ; clk_50m                       ; clk_50m     ; 1.000        ; -0.041     ; 1.556      ;
; -0.609 ; clock_var:clock_var|counter[7]                                                                                                                                   ; clock_var:clock_var|counter[8]  ; clk_50m                       ; clk_50m     ; 1.000        ; -0.041     ; 1.555      ;
; -0.608 ; clock_var:clock_var|counter[8]                                                                                                                                   ; clock_var:clock_var|counter[18] ; clk_50m                       ; clk_50m     ; 1.000        ; -0.039     ; 1.556      ;
; -0.607 ; clock_var:clock_var|counter[5]                                                                                                                                   ; clock_var:clock_var|counter[17] ; clk_50m                       ; clk_50m     ; 1.000        ; -0.038     ; 1.556      ;
; -0.607 ; clock_var:clock_var|counter[8]                                                                                                                                   ; clock_var:clock_var|counter[13] ; clk_50m                       ; clk_50m     ; 1.000        ; -0.039     ; 1.555      ;
; -0.603 ; clock_var:clock_var|counter[0]                                                                                                                                   ; clock_var:clock_var|counter[15] ; clk_50m                       ; clk_50m     ; 1.000        ; -0.039     ; 1.551      ;
; -0.599 ; clock_var:clock_var|counter[3]                                                                                                                                   ; clock_var:clock_var|counter[15] ; clk_50m                       ; clk_50m     ; 1.000        ; -0.039     ; 1.547      ;
; -0.599 ; clock_var:clock_var|counter[8]                                                                                                                                   ; clock_var:clock_var|counter[16] ; clk_50m                       ; clk_50m     ; 1.000        ; -0.038     ; 1.548      ;
; -0.592 ; clock_var:clock_var|counter[18]                                                                                                                                  ; clock_var:clock_var|clk_100hz   ; clk_50m                       ; clk_50m     ; 1.000        ; -0.042     ; 1.537      ;
; -0.589 ; clock_var:clock_var|counter[16]                                                                                                                                  ; clock_var:clock_var|clk_100hz   ; clk_50m                       ; clk_50m     ; 1.000        ; -0.042     ; 1.534      ;
; -0.586 ; clock_var:clock_var|counter[0]                                                                                                                                   ; clock_var:clock_var|counter[24] ; clk_50m                       ; clk_50m     ; 1.000        ; -0.038     ; 1.535      ;
; -0.583 ; clock_var:clock_var|counter[0]                                                                                                                                   ; clock_var:clock_var|counter[5]  ; clk_50m                       ; clk_50m     ; 1.000        ; -0.041     ; 1.529      ;
; -0.583 ; clock_var:clock_var|counter[1]                                                                                                                                   ; clock_var:clock_var|counter[13] ; clk_50m                       ; clk_50m     ; 1.000        ; -0.039     ; 1.531      ;
; -0.582 ; clock_var:clock_var|counter[0]                                                                                                                                   ; clock_var:clock_var|counter[8]  ; clk_50m                       ; clk_50m     ; 1.000        ; -0.041     ; 1.528      ;
; -0.581 ; clock_var:clock_var|counter[10]                                                                                                                                  ; clock_var:clock_var|counter[17] ; clk_50m                       ; clk_50m     ; 1.000        ; -0.038     ; 1.530      ;
; -0.577 ; clock_var:clock_var|counter[15]                                                                                                                                  ; clock_var:clock_var|counter[5]  ; clk_50m                       ; clk_50m     ; 1.000        ; -0.044     ; 1.520      ;
; -0.576 ; clock_var:clock_var|counter[15]                                                                                                                                  ; clock_var:clock_var|counter[8]  ; clk_50m                       ; clk_50m     ; 1.000        ; -0.044     ; 1.519      ;
; -0.575 ; clock_var:clock_var|counter[2]                                                                                                                                   ; clock_var:clock_var|counter[18] ; clk_50m                       ; clk_50m     ; 1.000        ; -0.039     ; 1.523      ;
; -0.570 ; clock_var:clock_var|counter[1]                                                                                                                                   ; clock_var:clock_var|counter[23] ; clk_50m                       ; clk_50m     ; 1.000        ; -0.038     ; 1.519      ;
; -0.569 ; clock_var:clock_var|counter[0]                                                                                                                                   ; clock_var:clock_var|counter[13] ; clk_50m                       ; clk_50m     ; 1.000        ; -0.039     ; 1.517      ;
; -0.567 ; clock_var:clock_var|counter[20]                                                                                                                                  ; clock_var:clock_var|clk_100hz   ; clk_50m                       ; clk_50m     ; 1.000        ; -0.042     ; 1.512      ;
; -0.566 ; clock_var:clock_var|counter[1]                                                                                                                                   ; clock_var:clock_var|counter[22] ; clk_50m                       ; clk_50m     ; 1.000        ; -0.038     ; 1.515      ;
; -0.566 ; clock_var:clock_var|counter[1]                                                                                                                                   ; clock_var:clock_var|counter[16] ; clk_50m                       ; clk_50m     ; 1.000        ; -0.038     ; 1.515      ;
; -0.566 ; clock_var:clock_var|counter[2]                                                                                                                                   ; clock_var:clock_var|counter[17] ; clk_50m                       ; clk_50m     ; 1.000        ; -0.038     ; 1.515      ;
; -0.566 ; clock_var:clock_var|counter[3]                                                                                                                                   ; clock_var:clock_var|counter[25] ; clk_50m                       ; clk_50m     ; 1.000        ; -0.038     ; 1.515      ;
; -0.564 ; clock_var:clock_var|counter[12]                                                                                                                                  ; clock_var:clock_var|counter[17] ; clk_50m                       ; clk_50m     ; 1.000        ; -0.038     ; 1.513      ;
; -0.562 ; clock_var:clock_var|counter[5]                                                                                                                                   ; clock_var:clock_var|counter[5]  ; clk_50m                       ; clk_50m     ; 1.000        ; -0.041     ; 1.508      ;
; -0.562 ; clock_var:clock_var|counter[3]                                                                                                                                   ; clock_var:clock_var|counter[24] ; clk_50m                       ; clk_50m     ; 1.000        ; -0.038     ; 1.511      ;
; -0.561 ; clock_var:clock_var|counter[5]                                                                                                                                   ; clock_var:clock_var|counter[8]  ; clk_50m                       ; clk_50m     ; 1.000        ; -0.041     ; 1.507      ;
; -0.559 ; clock_var:clock_var|counter[5]                                                                                                                                   ; clock_var:clock_var|counter[18] ; clk_50m                       ; clk_50m     ; 1.000        ; -0.039     ; 1.507      ;
; -0.556 ; clock_var:clock_var|counter[2]                                                                                                                                   ; clock_var:clock_var|counter[25] ; clk_50m                       ; clk_50m     ; 1.000        ; -0.038     ; 1.505      ;
; -0.556 ; clock_var:clock_var|counter[0]                                                                                                                                   ; clock_var:clock_var|counter[23] ; clk_50m                       ; clk_50m     ; 1.000        ; -0.038     ; 1.505      ;
; -0.555 ; clock_var:clock_var|counter[24]                                                                                                                                  ; clock_var:clock_var|clk_100hz   ; clk_50m                       ; clk_50m     ; 1.000        ; -0.042     ; 1.500      ;
; -0.554 ; clock_var:clock_var|counter[7]                                                                                                                                   ; clock_var:clock_var|counter[18] ; clk_50m                       ; clk_50m     ; 1.000        ; -0.039     ; 1.502      ;
; -0.553 ; clock_var:clock_var|counter[7]                                                                                                                                   ; clock_var:clock_var|counter[13] ; clk_50m                       ; clk_50m     ; 1.000        ; -0.039     ; 1.501      ;
; -0.549 ; clock_var:clock_var|counter[13]                                                                                                                                  ; clock_var:clock_var|counter[17] ; clk_50m                       ; clk_50m     ; 1.000        ; -0.041     ; 1.495      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------+-------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clock_var:clock_var|clk_100hz'                                                                                                                                                                                                                                                                                                                                                                            ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                         ; To Node                                                                                                                                                          ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; -0.287 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|b_full                                  ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[7]                ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.041     ; 1.233      ;
; -0.236 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[5] ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|b_full                                                 ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.041     ; 1.182      ;
; -0.223 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|b_full                                  ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[6]                ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.041     ; 1.169      ;
; -0.219 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|b_full                                  ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[5]                ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.041     ; 1.165      ;
; -0.214 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[6] ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|b_non_empty                                            ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.041     ; 1.160      ;
; -0.169 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[0] ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[7]                ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.041     ; 1.115      ;
; -0.159 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[6] ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|b_full                                                 ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.041     ; 1.105      ;
; -0.155 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|b_full                                  ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[4]                ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.041     ; 1.101      ;
; -0.151 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|b_full                                  ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[3]                ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.041     ; 1.097      ;
; -0.119 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[7] ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|b_non_empty                                            ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.041     ; 1.065      ;
; -0.116 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[1] ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|b_non_empty                                            ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.041     ; 1.062      ;
; -0.105 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[0] ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[6]                ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.041     ; 1.051      ;
; -0.103 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[4] ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|b_non_empty                                            ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.041     ; 1.049      ;
; -0.101 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[0] ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[5]                ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.041     ; 1.047      ;
; -0.099 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[3] ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|b_full                                                 ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.041     ; 1.045      ;
; -0.087 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|b_full                                  ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[2]                ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.041     ; 1.033      ;
; -0.083 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|b_full                                  ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[1]                ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.041     ; 1.029      ;
; -0.073 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[2] ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|b_full                                                 ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.041     ; 1.019      ;
; -0.049 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[5] ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|b_non_empty                                            ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.041     ; 0.995      ;
; -0.039 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|b_full                                  ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~porta_address_reg0 ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; 0.132      ; 1.180      ;
; -0.039 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|b_full                                  ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~porta_we_reg       ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; 0.132      ; 1.180      ;
; -0.039 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|b_full                                  ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~porta_datain_reg0  ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; 0.135      ; 1.183      ;
; -0.039 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[3] ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[7]                ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.041     ; 0.985      ;
; -0.037 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[0] ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[4]                ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.041     ; 0.983      ;
; -0.035 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[3] ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[6]                ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.041     ; 0.981      ;
; -0.034 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[1] ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[7]                ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.041     ; 0.980      ;
; -0.033 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[0] ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[3]                ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.041     ; 0.979      ;
; -0.030 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[1] ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[6]                ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.041     ; 0.976      ;
; -0.030 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[3] ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|b_non_empty                                            ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.041     ; 0.976      ;
; -0.027 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[2] ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[7]                ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.041     ; 0.973      ;
; -0.022 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[1]                        ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[6]                                       ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.041     ; 0.968      ;
; -0.021 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[4] ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|b_full                                                 ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.041     ; 0.967      ;
; -0.003 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|b_full                                  ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[0]                ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.041     ; 0.949      ;
; 0.023  ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[0]                        ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[6]                                       ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.041     ; 0.923      ;
; 0.027  ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|b_full                                  ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[3]                                             ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.040     ; 0.920      ;
; 0.027  ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|b_full                                  ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[2]                                             ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.040     ; 0.920      ;
; 0.027  ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|b_full                                  ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[1]                                             ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.040     ; 0.920      ;
; 0.027  ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|b_full                                  ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[0]                                             ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.040     ; 0.920      ;
; 0.029  ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[3] ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[5]                ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.041     ; 0.917      ;
; 0.031  ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[0] ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[2]                ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.041     ; 0.915      ;
; 0.032  ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|b_non_empty                             ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[6]                                       ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.042     ; 0.913      ;
; 0.032  ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|b_non_empty                             ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[5]                                       ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.042     ; 0.913      ;
; 0.032  ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|b_non_empty                             ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[4]                                       ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.042     ; 0.913      ;
; 0.032  ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|b_non_empty                             ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[3]                                       ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.042     ; 0.913      ;
; 0.032  ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|b_non_empty                             ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[2]                                       ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.042     ; 0.913      ;
; 0.032  ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|b_non_empty                             ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[1]                                       ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.042     ; 0.913      ;
; 0.032  ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|b_non_empty                             ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[0]                                       ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.042     ; 0.913      ;
; 0.033  ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[3] ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[4]                ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.041     ; 0.913      ;
; 0.034  ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[1] ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[5]                ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.041     ; 0.912      ;
; 0.035  ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[0] ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[1]                ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.041     ; 0.911      ;
; 0.037  ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[2] ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[6]                ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.041     ; 0.909      ;
; 0.038  ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[1] ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[4]                ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.041     ; 0.908      ;
; 0.041  ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[4] ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[7]                ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.041     ; 0.905      ;
; 0.041  ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[2] ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[5]                ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.041     ; 0.905      ;
; 0.042  ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[1]                        ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[5]                                       ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.041     ; 0.904      ;
; 0.042  ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[2] ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|b_non_empty                                            ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.041     ; 0.904      ;
; 0.042  ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[3]                        ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[6]                                       ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.041     ; 0.904      ;
; 0.043  ; counter_8bit:counter_8bit|count[1]                                                                                                                ; counter_8bit:counter_8bit|count[4]                                                                                                                               ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.040     ; 0.904      ;
; 0.043  ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|b_non_empty                             ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|b_non_empty                                            ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.041     ; 0.903      ;
; 0.046  ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[1]                        ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[4]                                       ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.041     ; 0.900      ;
; 0.052  ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[0]                        ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[5]                                       ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.041     ; 0.894      ;
; 0.066  ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|b_non_empty                             ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~portb_address_reg0 ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; 0.100      ; 1.043      ;
; 0.072  ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[0] ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|b_non_empty                                            ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.041     ; 0.874      ;
; 0.080  ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[0] ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|b_full                                                 ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.041     ; 0.866      ;
; 0.090  ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[2]                        ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[6]                                       ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.041     ; 0.856      ;
; 0.091  ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[0]                        ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[4]                                       ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.041     ; 0.855      ;
; 0.092  ; counter_8bit:counter_8bit|count[0]                                                                                                                ; counter_8bit:counter_8bit|count[4]                                                                                                                               ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.040     ; 0.855      ;
; 0.094  ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[7] ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|b_full                                                 ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.041     ; 0.852      ;
; 0.097  ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[5]                              ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[7]                                             ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.050     ; 0.840      ;
; 0.100  ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[5] ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[7]                ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.041     ; 0.846      ;
; 0.101  ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[5]                              ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[6]                                             ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.050     ; 0.836      ;
; 0.102  ; counter_8bit:counter_8bit|count[5]                                                                                                                ; counter_8bit:counter_8bit|count[7]                                                                                                                               ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.049     ; 0.836      ;
; 0.102  ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[1] ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[3]                ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.041     ; 0.844      ;
; 0.104  ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[5] ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[6]                ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.041     ; 0.842      ;
; 0.105  ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[4] ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[6]                ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.041     ; 0.841      ;
; 0.105  ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[2] ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[4]                ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.041     ; 0.841      ;
; 0.106  ; counter_8bit:counter_8bit|count[5]                                                                                                                ; counter_8bit:counter_8bit|count[6]                                                                                                                               ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.049     ; 0.832      ;
; 0.106  ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[1] ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[2]                ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.041     ; 0.840      ;
; 0.106  ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[3]                        ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[5]                                       ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.041     ; 0.840      ;
; 0.107  ; counter_8bit:counter_8bit|count[1]                                                                                                                ; counter_8bit:counter_8bit|count[3]                                                                                                                               ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.040     ; 0.840      ;
; 0.109  ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[1]                              ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[3]                                             ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.042     ; 0.836      ;
; 0.109  ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[6] ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[7]                ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.041     ; 0.837      ;
; 0.109  ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[4] ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[5]                ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.041     ; 0.837      ;
; 0.109  ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[2] ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[3]                ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.041     ; 0.837      ;
; 0.110  ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[1]                        ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[3]                                       ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.041     ; 0.836      ;
; 0.110  ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[5]                        ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[6]                                       ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.041     ; 0.836      ;
; 0.110  ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[3]                        ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[4]                                       ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.041     ; 0.836      ;
; 0.111  ; counter_8bit:counter_8bit|count[1]                                                                                                                ; counter_8bit:counter_8bit|count[2]                                                                                                                               ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.040     ; 0.836      ;
; 0.111  ; counter_8bit:counter_8bit|count[3]                                                                                                                ; counter_8bit:counter_8bit|count[4]                                                                                                                               ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.040     ; 0.836      ;
; 0.111  ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[4]                              ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[7]                                             ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.050     ; 0.826      ;
; 0.113  ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[1]                              ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[2]                                             ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.042     ; 0.832      ;
; 0.114  ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[1]                        ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[2]                                       ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.041     ; 0.832      ;
; 0.119  ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[0]                              ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[3]                                             ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.042     ; 0.826      ;
; 0.120  ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[2]                        ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[5]                                       ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.041     ; 0.826      ;
; 0.120  ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[0]                        ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[3]                                       ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.041     ; 0.826      ;
; 0.121  ; counter_8bit:counter_8bit|count[0]                                                                                                                ; counter_8bit:counter_8bit|count[3]                                                                                                                               ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.040     ; 0.826      ;
; 0.148  ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[4]                              ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[6]                                             ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.050     ; 0.789      ;
; 0.157  ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[0]                              ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[2]                                             ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.042     ; 0.788      ;
; 0.158  ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[4]                        ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[6]                                       ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.041     ; 0.788      ;
; 0.158  ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[2]                        ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[4]                                       ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.041     ; 0.788      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk_50m'                                                                                                                                               ;
+-------+------------------------------------------+------------------------------------------+-------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                                  ; Launch Clock                  ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+------------------------------------------+-------------------------------+-------------+--------------+------------+------------+
; 0.051 ; clock_var:clock_var|clk_100hz            ; clock_var:clock_var|clk_100hz            ; clock_var:clock_var|clk_100hz ; clk_50m     ; 0.000        ; 1.647      ; 1.917      ;
; 0.175 ; transmitter:uart_Tx|state.TX_STATE_STOP  ; transmitter:uart_Tx|state.TX_STATE_STOP  ; clk_50m                       ; clk_50m     ; 0.000        ; 0.048      ; 0.307      ;
; 0.182 ; transmitter:uart_Tx|Tx                   ; transmitter:uart_Tx|Tx                   ; clk_50m                       ; clk_50m     ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; transmitter:uart_Tx|state.TX_STATE_DATA  ; transmitter:uart_Tx|state.TX_STATE_DATA  ; clk_50m                       ; clk_50m     ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; transmitter:uart_Tx|bit_pos[2]           ; transmitter:uart_Tx|bit_pos[2]           ; clk_50m                       ; clk_50m     ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; transmitter:uart_Tx|bit_pos[1]           ; transmitter:uart_Tx|bit_pos[1]           ; clk_50m                       ; clk_50m     ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; transmitter:uart_Tx|bit_pos[0]           ; transmitter:uart_Tx|bit_pos[0]           ; clk_50m                       ; clk_50m     ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; transmitter:uart_Tx|state.TX_STATE_IDLE  ; transmitter:uart_Tx|state.TX_STATE_IDLE  ; clk_50m                       ; clk_50m     ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; baudrate:uart_baud|tx_acc[8]             ; baudrate:uart_baud|tx_acc[8]             ; clk_50m                       ; clk_50m     ; 0.000        ; 0.048      ; 0.314      ;
; 0.200 ; clock_var:clock_var|counter[25]          ; clock_var:clock_var|counter[25]          ; clk_50m                       ; clk_50m     ; 0.000        ; 0.041      ; 0.325      ;
; 0.292 ; clock_var:clock_var|counter[11]          ; clock_var:clock_var|counter[11]          ; clk_50m                       ; clk_50m     ; 0.000        ; 0.041      ; 0.417      ;
; 0.293 ; clock_var:clock_var|counter[10]          ; clock_var:clock_var|counter[10]          ; clk_50m                       ; clk_50m     ; 0.000        ; 0.041      ; 0.418      ;
; 0.294 ; baudrate:uart_baud|tx_acc[6]             ; baudrate:uart_baud|tx_acc[6]             ; clk_50m                       ; clk_50m     ; 0.000        ; 0.040      ; 0.418      ;
; 0.294 ; clock_var:clock_var|counter[21]          ; clock_var:clock_var|counter[21]          ; clk_50m                       ; clk_50m     ; 0.000        ; 0.041      ; 0.419      ;
; 0.295 ; baudrate:uart_baud|tx_acc[3]             ; baudrate:uart_baud|tx_acc[3]             ; clk_50m                       ; clk_50m     ; 0.000        ; 0.040      ; 0.419      ;
; 0.295 ; clock_var:clock_var|counter[22]          ; clock_var:clock_var|counter[22]          ; clk_50m                       ; clk_50m     ; 0.000        ; 0.041      ; 0.420      ;
; 0.295 ; clock_var:clock_var|counter[20]          ; clock_var:clock_var|counter[20]          ; clk_50m                       ; clk_50m     ; 0.000        ; 0.041      ; 0.420      ;
; 0.296 ; baudrate:uart_baud|tx_acc[2]             ; baudrate:uart_baud|tx_acc[2]             ; clk_50m                       ; clk_50m     ; 0.000        ; 0.040      ; 0.420      ;
; 0.299 ; clock_var:clock_var|counter[3]           ; clock_var:clock_var|counter[3]           ; clk_50m                       ; clk_50m     ; 0.000        ; 0.041      ; 0.424      ;
; 0.300 ; clock_var:clock_var|counter[19]          ; clock_var:clock_var|counter[19]          ; clk_50m                       ; clk_50m     ; 0.000        ; 0.041      ; 0.425      ;
; 0.300 ; clock_var:clock_var|counter[2]           ; clock_var:clock_var|counter[2]           ; clk_50m                       ; clk_50m     ; 0.000        ; 0.041      ; 0.425      ;
; 0.301 ; clock_var:clock_var|counter[24]          ; clock_var:clock_var|counter[24]          ; clk_50m                       ; clk_50m     ; 0.000        ; 0.041      ; 0.426      ;
; 0.301 ; clock_var:clock_var|counter[14]          ; clock_var:clock_var|counter[14]          ; clk_50m                       ; clk_50m     ; 0.000        ; 0.041      ; 0.426      ;
; 0.301 ; clock_var:clock_var|counter[9]           ; clock_var:clock_var|counter[9]           ; clk_50m                       ; clk_50m     ; 0.000        ; 0.041      ; 0.426      ;
; 0.301 ; clock_var:clock_var|counter[7]           ; clock_var:clock_var|counter[7]           ; clk_50m                       ; clk_50m     ; 0.000        ; 0.041      ; 0.426      ;
; 0.301 ; clock_var:clock_var|counter[4]           ; clock_var:clock_var|counter[4]           ; clk_50m                       ; clk_50m     ; 0.000        ; 0.041      ; 0.426      ;
; 0.301 ; clock_var:clock_var|counter[1]           ; clock_var:clock_var|counter[1]           ; clk_50m                       ; clk_50m     ; 0.000        ; 0.041      ; 0.426      ;
; 0.302 ; clock_var:clock_var|counter[23]          ; clock_var:clock_var|counter[23]          ; clk_50m                       ; clk_50m     ; 0.000        ; 0.041      ; 0.427      ;
; 0.302 ; clock_var:clock_var|counter[6]           ; clock_var:clock_var|counter[6]           ; clk_50m                       ; clk_50m     ; 0.000        ; 0.041      ; 0.427      ;
; 0.309 ; clock_var:clock_var|counter[0]           ; clock_var:clock_var|counter[0]           ; clk_50m                       ; clk_50m     ; 0.000        ; 0.041      ; 0.434      ;
; 0.343 ; transmitter:uart_Tx|bit_pos[0]           ; transmitter:uart_Tx|bit_pos[1]           ; clk_50m                       ; clk_50m     ; 0.000        ; 0.041      ; 0.468      ;
; 0.347 ; baudrate:uart_baud|tx_acc[2]             ; baudrate:uart_baud|tx_acc[8]             ; clk_50m                       ; clk_50m     ; 0.000        ; 0.243      ; 0.674      ;
; 0.350 ; transmitter:uart_Tx|bit_pos[1]           ; transmitter:uart_Tx|state.TX_STATE_STOP  ; clk_50m                       ; clk_50m     ; 0.000        ; 0.241      ; 0.675      ;
; 0.361 ; clock_var:clock_var|counter[12]          ; clock_var:clock_var|counter[12]          ; clk_50m                       ; clk_50m     ; 0.000        ; 0.041      ; 0.486      ;
; 0.391 ; transmitter:uart_Tx|state.TX_STATE_DATA  ; transmitter:uart_Tx|state.TX_STATE_STOP  ; clk_50m                       ; clk_50m     ; 0.000        ; 0.243      ; 0.718      ;
; 0.395 ; baudrate:uart_baud|tx_acc[0]             ; baudrate:uart_baud|tx_acc[8]             ; clk_50m                       ; clk_50m     ; 0.000        ; 0.243      ; 0.722      ;
; 0.397 ; transmitter:uart_Tx|bit_pos[2]           ; transmitter:uart_Tx|state.TX_STATE_STOP  ; clk_50m                       ; clk_50m     ; 0.000        ; 0.241      ; 0.722      ;
; 0.408 ; transmitter:uart_Tx|state.TX_STATE_START ; transmitter:uart_Tx|state.TX_STATE_START ; clk_50m                       ; clk_50m     ; 0.000        ; 0.041      ; 0.533      ;
; 0.409 ; baudrate:uart_baud|tx_acc[2]             ; baudrate:uart_baud|tx_acc[0]             ; clk_50m                       ; clk_50m     ; 0.000        ; 0.040      ; 0.533      ;
; 0.424 ; baudrate:uart_baud|tx_acc[8]             ; baudrate:uart_baud|tx_acc[4]             ; clk_50m                       ; clk_50m     ; 0.000        ; -0.155     ; 0.353      ;
; 0.441 ; clock_var:clock_var|counter[11]          ; clock_var:clock_var|counter[12]          ; clk_50m                       ; clk_50m     ; 0.000        ; 0.041      ; 0.566      ;
; 0.443 ; clock_var:clock_var|counter[21]          ; clock_var:clock_var|counter[22]          ; clk_50m                       ; clk_50m     ; 0.000        ; 0.041      ; 0.568      ;
; 0.447 ; transmitter:uart_Tx|bit_pos[0]           ; transmitter:uart_Tx|state.TX_STATE_STOP  ; clk_50m                       ; clk_50m     ; 0.000        ; 0.241      ; 0.772      ;
; 0.448 ; baudrate:uart_baud|tx_acc[2]             ; transmitter:uart_Tx|state.TX_STATE_STOP  ; clk_50m                       ; clk_50m     ; 0.000        ; 0.245      ; 0.777      ;
; 0.448 ; clock_var:clock_var|counter[3]           ; clock_var:clock_var|counter[4]           ; clk_50m                       ; clk_50m     ; 0.000        ; 0.041      ; 0.573      ;
; 0.449 ; clock_var:clock_var|counter[19]          ; clock_var:clock_var|counter[20]          ; clk_50m                       ; clk_50m     ; 0.000        ; 0.041      ; 0.574      ;
; 0.450 ; clock_var:clock_var|counter[9]           ; clock_var:clock_var|counter[10]          ; clk_50m                       ; clk_50m     ; 0.000        ; 0.041      ; 0.575      ;
; 0.450 ; clock_var:clock_var|counter[1]           ; clock_var:clock_var|counter[2]           ; clk_50m                       ; clk_50m     ; 0.000        ; 0.041      ; 0.575      ;
; 0.451 ; clock_var:clock_var|counter[10]          ; clock_var:clock_var|counter[11]          ; clk_50m                       ; clk_50m     ; 0.000        ; 0.041      ; 0.576      ;
; 0.451 ; baudrate:uart_baud|tx_acc[1]             ; baudrate:uart_baud|tx_acc[2]             ; clk_50m                       ; clk_50m     ; 0.000        ; 0.040      ; 0.575      ;
; 0.451 ; clock_var:clock_var|counter[23]          ; clock_var:clock_var|counter[24]          ; clk_50m                       ; clk_50m     ; 0.000        ; 0.041      ; 0.576      ;
; 0.452 ; clock_var:clock_var|counter[5]           ; clock_var:clock_var|counter[6]           ; clk_50m                       ; clk_50m     ; 0.000        ; 0.041      ; 0.577      ;
; 0.453 ; baudrate:uart_baud|tx_acc[5]             ; baudrate:uart_baud|tx_acc[6]             ; clk_50m                       ; clk_50m     ; 0.000        ; 0.040      ; 0.577      ;
; 0.453 ; clock_var:clock_var|counter[20]          ; clock_var:clock_var|counter[21]          ; clk_50m                       ; clk_50m     ; 0.000        ; 0.041      ; 0.578      ;
; 0.453 ; clock_var:clock_var|counter[22]          ; clock_var:clock_var|counter[23]          ; clk_50m                       ; clk_50m     ; 0.000        ; 0.041      ; 0.578      ;
; 0.454 ; baudrate:uart_baud|tx_acc[2]             ; baudrate:uart_baud|tx_acc[3]             ; clk_50m                       ; clk_50m     ; 0.000        ; 0.040      ; 0.578      ;
; 0.454 ; clock_var:clock_var|counter[10]          ; clock_var:clock_var|counter[12]          ; clk_50m                       ; clk_50m     ; 0.000        ; 0.041      ; 0.579      ;
; 0.455 ; baudrate:uart_baud|tx_acc[1]             ; baudrate:uart_baud|tx_acc[1]             ; clk_50m                       ; clk_50m     ; 0.000        ; 0.040      ; 0.579      ;
; 0.455 ; baudrate:uart_baud|tx_acc[5]             ; baudrate:uart_baud|tx_acc[8]             ; clk_50m                       ; clk_50m     ; 0.000        ; 0.243      ; 0.782      ;
; 0.455 ; clock_var:clock_var|counter[8]           ; clock_var:clock_var|counter[9]           ; clk_50m                       ; clk_50m     ; 0.000        ; 0.041      ; 0.580      ;
; 0.456 ; clock_var:clock_var|counter[20]          ; clock_var:clock_var|counter[22]          ; clk_50m                       ; clk_50m     ; 0.000        ; 0.041      ; 0.581      ;
; 0.456 ; clock_var:clock_var|counter[22]          ; clock_var:clock_var|counter[24]          ; clk_50m                       ; clk_50m     ; 0.000        ; 0.041      ; 0.581      ;
; 0.457 ; baudrate:uart_baud|tx_acc[7]             ; baudrate:uart_baud|tx_acc[7]             ; clk_50m                       ; clk_50m     ; 0.000        ; 0.040      ; 0.581      ;
; 0.458 ; baudrate:uart_baud|tx_acc[5]             ; baudrate:uart_baud|tx_acc[5]             ; clk_50m                       ; clk_50m     ; 0.000        ; 0.040      ; 0.582      ;
; 0.458 ; clock_var:clock_var|counter[16]          ; clock_var:clock_var|counter[16]          ; clk_50m                       ; clk_50m     ; 0.000        ; 0.041      ; 0.583      ;
; 0.458 ; clock_var:clock_var|counter[2]           ; clock_var:clock_var|counter[3]           ; clk_50m                       ; clk_50m     ; 0.000        ; 0.041      ; 0.583      ;
; 0.458 ; clock_var:clock_var|counter[0]           ; clock_var:clock_var|counter[1]           ; clk_50m                       ; clk_50m     ; 0.000        ; 0.041      ; 0.583      ;
; 0.458 ; clock_var:clock_var|counter[8]           ; clock_var:clock_var|counter[10]          ; clk_50m                       ; clk_50m     ; 0.000        ; 0.041      ; 0.583      ;
; 0.458 ; baudrate:uart_baud|tx_acc[0]             ; baudrate:uart_baud|tx_acc[2]             ; clk_50m                       ; clk_50m     ; 0.000        ; 0.040      ; 0.582      ;
; 0.459 ; clock_var:clock_var|counter[24]          ; clock_var:clock_var|counter[25]          ; clk_50m                       ; clk_50m     ; 0.000        ; 0.041      ; 0.584      ;
; 0.460 ; clock_var:clock_var|counter[6]           ; clock_var:clock_var|counter[7]           ; clk_50m                       ; clk_50m     ; 0.000        ; 0.041      ; 0.585      ;
; 0.461 ; clock_var:clock_var|counter[2]           ; clock_var:clock_var|counter[4]           ; clk_50m                       ; clk_50m     ; 0.000        ; 0.041      ; 0.586      ;
; 0.461 ; clock_var:clock_var|counter[0]           ; clock_var:clock_var|counter[2]           ; clk_50m                       ; clk_50m     ; 0.000        ; 0.041      ; 0.586      ;
; 0.462 ; baudrate:uart_baud|tx_acc[0]             ; baudrate:uart_baud|tx_acc[0]             ; clk_50m                       ; clk_50m     ; 0.000        ; 0.040      ; 0.586      ;
; 0.462 ; clock_var:clock_var|counter[4]           ; clock_var:clock_var|counter[6]           ; clk_50m                       ; clk_50m     ; 0.000        ; 0.041      ; 0.587      ;
; 0.465 ; transmitter:uart_Tx|state.TX_STATE_STOP  ; transmitter:uart_Tx|state.TX_STATE_IDLE  ; clk_50m                       ; clk_50m     ; 0.000        ; -0.154     ; 0.395      ;
; 0.467 ; baudrate:uart_baud|tx_acc[4]             ; baudrate:uart_baud|tx_acc[6]             ; clk_50m                       ; clk_50m     ; 0.000        ; 0.040      ; 0.591      ;
; 0.470 ; baudrate:uart_baud|tx_acc[7]             ; baudrate:uart_baud|tx_acc[8]             ; clk_50m                       ; clk_50m     ; 0.000        ; 0.243      ; 0.797      ;
; 0.473 ; baudrate:uart_baud|tx_acc[6]             ; baudrate:uart_baud|tx_acc[8]             ; clk_50m                       ; clk_50m     ; 0.000        ; 0.243      ; 0.800      ;
; 0.486 ; baudrate:uart_baud|tx_acc[3]             ; baudrate:uart_baud|tx_acc[8]             ; clk_50m                       ; clk_50m     ; 0.000        ; 0.243      ; 0.813      ;
; 0.487 ; transmitter:uart_Tx|bit_pos[1]           ; transmitter:uart_Tx|bit_pos[2]           ; clk_50m                       ; clk_50m     ; 0.000        ; 0.041      ; 0.612      ;
; 0.489 ; transmitter:uart_Tx|state.TX_STATE_IDLE  ; transmitter:uart_Tx|state.TX_STATE_DATA  ; clk_50m                       ; clk_50m     ; 0.000        ; 0.041      ; 0.614      ;
; 0.495 ; baudrate:uart_baud|tx_acc[0]             ; transmitter:uart_Tx|state.TX_STATE_STOP  ; clk_50m                       ; clk_50m     ; 0.000        ; 0.245      ; 0.824      ;
; 0.498 ; transmitter:uart_Tx|state.TX_STATE_IDLE  ; transmitter:uart_Tx|state.TX_STATE_START ; clk_50m                       ; clk_50m     ; 0.000        ; 0.041      ; 0.623      ;
; 0.504 ; clock_var:clock_var|counter[11]          ; clock_var:clock_var|counter[14]          ; clk_50m                       ; clk_50m     ; 0.000        ; 0.044      ; 0.632      ;
; 0.505 ; transmitter:uart_Tx|bit_pos[1]           ; transmitter:uart_Tx|state.TX_STATE_START ; clk_50m                       ; clk_50m     ; 0.000        ; 0.039      ; 0.628      ;
; 0.506 ; clock_var:clock_var|counter[21]          ; clock_var:clock_var|counter[23]          ; clk_50m                       ; clk_50m     ; 0.000        ; 0.041      ; 0.631      ;
; 0.509 ; clock_var:clock_var|counter[21]          ; clock_var:clock_var|counter[24]          ; clk_50m                       ; clk_50m     ; 0.000        ; 0.041      ; 0.634      ;
; 0.510 ; baudrate:uart_baud|tx_acc[3]             ; baudrate:uart_baud|tx_acc[6]             ; clk_50m                       ; clk_50m     ; 0.000        ; 0.040      ; 0.634      ;
; 0.512 ; clock_var:clock_var|counter[19]          ; clock_var:clock_var|counter[21]          ; clk_50m                       ; clk_50m     ; 0.000        ; 0.041      ; 0.637      ;
; 0.513 ; baudrate:uart_baud|tx_acc[1]             ; transmitter:uart_Tx|state.TX_STATE_STOP  ; clk_50m                       ; clk_50m     ; 0.000        ; 0.245      ; 0.842      ;
; 0.513 ; clock_var:clock_var|counter[9]           ; clock_var:clock_var|counter[11]          ; clk_50m                       ; clk_50m     ; 0.000        ; 0.041      ; 0.638      ;
; 0.513 ; clock_var:clock_var|counter[7]           ; clock_var:clock_var|counter[9]           ; clk_50m                       ; clk_50m     ; 0.000        ; 0.041      ; 0.638      ;
; 0.513 ; clock_var:clock_var|counter[1]           ; clock_var:clock_var|counter[3]           ; clk_50m                       ; clk_50m     ; 0.000        ; 0.041      ; 0.638      ;
; 0.514 ; baudrate:uart_baud|tx_acc[1]             ; baudrate:uart_baud|tx_acc[3]             ; clk_50m                       ; clk_50m     ; 0.000        ; 0.040      ; 0.638      ;
; 0.514 ; clock_var:clock_var|counter[23]          ; clock_var:clock_var|counter[25]          ; clk_50m                       ; clk_50m     ; 0.000        ; 0.041      ; 0.639      ;
; 0.514 ; clock_var:clock_var|counter[3]           ; clock_var:clock_var|counter[6]           ; clk_50m                       ; clk_50m     ; 0.000        ; 0.041      ; 0.639      ;
; 0.515 ; transmitter:uart_Tx|state.TX_STATE_DATA  ; transmitter:uart_Tx|bit_pos[0]           ; clk_50m                       ; clk_50m     ; 0.000        ; 0.043      ; 0.642      ;
; 0.515 ; clock_var:clock_var|counter[17]          ; clock_var:clock_var|counter[19]          ; clk_50m                       ; clk_50m     ; 0.000        ; 0.041      ; 0.640      ;
; 0.515 ; clock_var:clock_var|counter[19]          ; clock_var:clock_var|counter[22]          ; clk_50m                       ; clk_50m     ; 0.000        ; 0.041      ; 0.640      ;
+-------+------------------------------------------+------------------------------------------+-------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clock_var:clock_var|clk_100hz'                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                         ; To Node                                                                                                                                                          ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; 0.135 ; counter_8bit:counter_8bit|count[0]                                                                                                                ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~porta_datain_reg0  ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.243      ; 0.482      ;
; 0.140 ; counter_8bit:counter_8bit|count[3]                                                                                                                ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~porta_datain_reg0  ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.243      ; 0.487      ;
; 0.142 ; counter_8bit:counter_8bit|count[1]                                                                                                                ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~porta_datain_reg0  ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.243      ; 0.489      ;
; 0.142 ; counter_8bit:counter_8bit|count[2]                                                                                                                ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~porta_datain_reg0  ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.243      ; 0.489      ;
; 0.147 ; counter_8bit:counter_8bit|count[4]                                                                                                                ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~porta_datain_reg0  ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.243      ; 0.494      ;
; 0.176 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[2]                              ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~porta_address_reg0 ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.221      ; 0.501      ;
; 0.181 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[3]                              ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~porta_address_reg0 ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.221      ; 0.506      ;
; 0.182 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|b_full                                  ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|b_full                                                 ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.041      ; 0.307      ;
; 0.186 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[1]                              ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~porta_address_reg0 ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.221      ; 0.511      ;
; 0.192 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[7]                        ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[7]                                       ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.049      ; 0.325      ;
; 0.195 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[3]                        ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~portb_address_reg0 ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.182      ; 0.481      ;
; 0.197 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[6]                        ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~portb_address_reg0 ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.182      ; 0.483      ;
; 0.198 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[5]                        ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~portb_address_reg0 ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.182      ; 0.484      ;
; 0.207 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[1]                        ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~portb_address_reg0 ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.182      ; 0.493      ;
; 0.211 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[2]                        ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~portb_address_reg0 ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.182      ; 0.497      ;
; 0.247 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[3]                              ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[4]                                             ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.244      ; 0.575      ;
; 0.256 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[6]                        ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[7]                                       ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.244      ; 0.584      ;
; 0.259 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[2]                              ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[4]                                             ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.244      ; 0.587      ;
; 0.260 ; counter_8bit:counter_8bit|count[4]                                                                                                                ; counter_8bit:counter_8bit|count[5]                                                                                                                               ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.242      ; 0.586      ;
; 0.263 ; counter_8bit:counter_8bit|count[4]                                                                                                                ; counter_8bit:counter_8bit|count[6]                                                                                                                               ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.242      ; 0.589      ;
; 0.287 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[0]                              ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~porta_address_reg0 ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.221      ; 0.612      ;
; 0.291 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[7]                              ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[7]                                             ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.050      ; 0.425      ;
; 0.292 ; counter_8bit:counter_8bit|count[7]                                                                                                                ; counter_8bit:counter_8bit|count[7]                                                                                                                               ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.049      ; 0.425      ;
; 0.292 ; counter_8bit:counter_8bit|count[5]                                                                                                                ; counter_8bit:counter_8bit|count[5]                                                                                                                               ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.049      ; 0.425      ;
; 0.293 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[5]                              ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[5]                                             ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.050      ; 0.427      ;
; 0.293 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[4]                              ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[4]                                             ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.050      ; 0.427      ;
; 0.294 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[6]                              ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[6]                                             ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.050      ; 0.428      ;
; 0.295 ; counter_8bit:counter_8bit|count[6]                                                                                                                ; counter_8bit:counter_8bit|count[6]                                                                                                                               ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.049      ; 0.428      ;
; 0.298 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[7] ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[7]                ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.041      ; 0.423      ;
; 0.299 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[1]                              ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[1]                                             ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[4] ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[4]                ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.041      ; 0.424      ;
; 0.300 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[3]                              ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[3]                                             ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[2]                              ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[2]                                             ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[1]                        ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[1]                                       ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.041      ; 0.425      ;
; 0.300 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[6] ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[6]                ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.041      ; 0.425      ;
; 0.301 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[6]                        ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[6]                                       ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.041      ; 0.426      ;
; 0.301 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[3]                        ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[3]                                       ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.041      ; 0.426      ;
; 0.302 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[5]                        ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[5]                                       ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.041      ; 0.427      ;
; 0.302 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[2]                        ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[2]                                       ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.041      ; 0.427      ;
; 0.302 ; counter_8bit:counter_8bit|count[1]                                                                                                                ; counter_8bit:counter_8bit|count[1]                                                                                                                               ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.040      ; 0.426      ;
; 0.303 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[4]                        ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[4]                                       ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.041      ; 0.428      ;
; 0.303 ; counter_8bit:counter_8bit|count[3]                                                                                                                ; counter_8bit:counter_8bit|count[3]                                                                                                                               ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.040      ; 0.427      ;
; 0.303 ; counter_8bit:counter_8bit|count[2]                                                                                                                ; counter_8bit:counter_8bit|count[2]                                                                                                                               ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.040      ; 0.427      ;
; 0.304 ; counter_8bit:counter_8bit|count[4]                                                                                                                ; counter_8bit:counter_8bit|count[4]                                                                                                                               ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.040      ; 0.428      ;
; 0.305 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[2] ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[2]                ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.041      ; 0.430      ;
; 0.305 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[1] ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[1]                ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.041      ; 0.430      ;
; 0.305 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[5] ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[5]                ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.041      ; 0.430      ;
; 0.310 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[0]                        ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[0]                                       ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.041      ; 0.435      ;
; 0.310 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[3]                              ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[5]                                             ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.244      ; 0.638      ;
; 0.311 ; counter_8bit:counter_8bit|count[0]                                                                                                                ; counter_8bit:counter_8bit|count[0]                                                                                                                               ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.040      ; 0.435      ;
; 0.311 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[5]                        ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[7]                                       ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.244      ; 0.639      ;
; 0.312 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[0]                              ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[0]                                             ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.042      ; 0.438      ;
; 0.312 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[1]                              ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[4]                                             ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.244      ; 0.640      ;
; 0.313 ; counter_8bit:counter_8bit|count[3]                                                                                                                ; counter_8bit:counter_8bit|count[5]                                                                                                                               ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.242      ; 0.639      ;
; 0.313 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[3]                              ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[6]                                             ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.244      ; 0.641      ;
; 0.316 ; counter_8bit:counter_8bit|count[3]                                                                                                                ; counter_8bit:counter_8bit|count[6]                                                                                                                               ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.242      ; 0.642      ;
; 0.322 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[2]                              ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[5]                                             ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.244      ; 0.650      ;
; 0.324 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[4]                        ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[7]                                       ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.244      ; 0.652      ;
; 0.325 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[0]                        ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~portb_address_reg0 ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.182      ; 0.611      ;
; 0.325 ; counter_8bit:counter_8bit|count[2]                                                                                                                ; counter_8bit:counter_8bit|count[5]                                                                                                                               ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.242      ; 0.651      ;
; 0.325 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[2]                              ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[6]                                             ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.244      ; 0.653      ;
; 0.326 ; counter_8bit:counter_8bit|count[4]                                                                                                                ; counter_8bit:counter_8bit|count[7]                                                                                                                               ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.242      ; 0.652      ;
; 0.326 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[0]                              ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[4]                                             ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.244      ; 0.654      ;
; 0.328 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[4]                        ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~portb_address_reg0 ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.182      ; 0.614      ;
; 0.328 ; counter_8bit:counter_8bit|count[5]                                                                                                                ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~porta_datain_reg0  ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.050      ; 0.482      ;
; 0.328 ; counter_8bit:counter_8bit|count[6]                                                                                                                ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~porta_datain_reg0  ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.050      ; 0.482      ;
; 0.328 ; counter_8bit:counter_8bit|count[2]                                                                                                                ; counter_8bit:counter_8bit|count[6]                                                                                                                               ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.242      ; 0.654      ;
; 0.343 ; counter_8bit:counter_8bit|count[7]                                                                                                                ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~porta_datain_reg0  ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.050      ; 0.497      ;
; 0.353 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|b_full                                  ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|b_non_empty                                            ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.041      ; 0.478      ;
; 0.354 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[4]                              ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~porta_address_reg0 ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.027      ; 0.485      ;
; 0.363 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[5]                              ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~porta_address_reg0 ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.027      ; 0.494      ;
; 0.363 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[6]                              ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~porta_address_reg0 ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.027      ; 0.494      ;
; 0.369 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[7]                              ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~porta_address_reg0 ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.027      ; 0.500      ;
; 0.372 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[0] ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[0]                ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.041      ; 0.497      ;
; 0.372 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[3] ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[3]                ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.041      ; 0.497      ;
; 0.375 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[1]                              ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[5]                                             ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.244      ; 0.703      ;
; 0.376 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[3]                              ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[7]                                             ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.244      ; 0.704      ;
; 0.376 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[3]                        ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[7]                                       ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.244      ; 0.704      ;
; 0.378 ; counter_8bit:counter_8bit|count[1]                                                                                                                ; counter_8bit:counter_8bit|count[5]                                                                                                                               ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.242      ; 0.704      ;
; 0.378 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[1]                              ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[6]                                             ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.244      ; 0.706      ;
; 0.379 ; counter_8bit:counter_8bit|count[3]                                                                                                                ; counter_8bit:counter_8bit|count[7]                                                                                                                               ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.242      ; 0.705      ;
; 0.381 ; counter_8bit:counter_8bit|count[1]                                                                                                                ; counter_8bit:counter_8bit|count[6]                                                                                                                               ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.242      ; 0.707      ;
; 0.386 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[7]                        ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~portb_address_reg0 ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; -0.013     ; 0.477      ;
; 0.388 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[2]                              ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[7]                                             ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.244      ; 0.716      ;
; 0.389 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[0]                              ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[5]                                             ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.244      ; 0.717      ;
; 0.389 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[2]                        ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[7]                                       ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.244      ; 0.717      ;
; 0.390 ; counter_8bit:counter_8bit|count[0]                                                                                                                ; counter_8bit:counter_8bit|count[5]                                                                                                                               ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.242      ; 0.716      ;
; 0.391 ; counter_8bit:counter_8bit|count[2]                                                                                                                ; counter_8bit:counter_8bit|count[7]                                                                                                                               ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.242      ; 0.717      ;
; 0.392 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[0]                              ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[6]                                             ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.244      ; 0.720      ;
; 0.393 ; counter_8bit:counter_8bit|count[0]                                                                                                                ; counter_8bit:counter_8bit|count[6]                                                                                                                               ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.242      ; 0.719      ;
; 0.441 ; counter_8bit:counter_8bit|count[5]                                                                                                                ; counter_8bit:counter_8bit|count[6]                                                                                                                               ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.049      ; 0.574      ;
; 0.441 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[1]                              ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[7]                                             ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.244      ; 0.769      ;
; 0.441 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[1]                        ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[7]                                       ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.244      ; 0.769      ;
; 0.442 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[5]                              ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[6]                                             ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.050      ; 0.576      ;
; 0.444 ; counter_8bit:counter_8bit|count[1]                                                                                                                ; counter_8bit:counter_8bit|count[7]                                                                                                                               ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.242      ; 0.770      ;
; 0.447 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[4] ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[5]                ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.041      ; 0.572      ;
; 0.448 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[6] ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[7]                ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.041      ; 0.573      ;
; 0.448 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[1]                              ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[2]                                             ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.042      ; 0.574      ;
; 0.449 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[1]                        ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[2]                                       ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.041      ; 0.574      ;
; 0.450 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[3]                        ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[4]                                       ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.041      ; 0.575      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clk_50m'                                                                        ;
+--------+--------------+----------------+-----------------+---------+------------+------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock   ; Clock Edge ; Target                                   ;
+--------+--------------+----------------+-----------------+---------+------------+------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate       ; clk_50m ; Rise       ; clk_50m                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50m ; Rise       ; baudrate:uart_baud|tx_acc[0]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50m ; Rise       ; baudrate:uart_baud|tx_acc[1]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50m ; Rise       ; baudrate:uart_baud|tx_acc[2]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50m ; Rise       ; baudrate:uart_baud|tx_acc[3]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50m ; Rise       ; baudrate:uart_baud|tx_acc[4]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50m ; Rise       ; baudrate:uart_baud|tx_acc[5]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50m ; Rise       ; baudrate:uart_baud|tx_acc[6]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50m ; Rise       ; baudrate:uart_baud|tx_acc[7]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50m ; Rise       ; baudrate:uart_baud|tx_acc[8]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50m ; Rise       ; clock_var:clock_var|clk_100hz            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50m ; Rise       ; clock_var:clock_var|counter[0]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50m ; Rise       ; clock_var:clock_var|counter[10]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50m ; Rise       ; clock_var:clock_var|counter[11]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50m ; Rise       ; clock_var:clock_var|counter[12]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50m ; Rise       ; clock_var:clock_var|counter[13]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50m ; Rise       ; clock_var:clock_var|counter[14]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50m ; Rise       ; clock_var:clock_var|counter[15]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50m ; Rise       ; clock_var:clock_var|counter[16]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50m ; Rise       ; clock_var:clock_var|counter[17]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50m ; Rise       ; clock_var:clock_var|counter[18]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50m ; Rise       ; clock_var:clock_var|counter[19]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50m ; Rise       ; clock_var:clock_var|counter[1]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50m ; Rise       ; clock_var:clock_var|counter[20]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50m ; Rise       ; clock_var:clock_var|counter[21]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50m ; Rise       ; clock_var:clock_var|counter[22]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50m ; Rise       ; clock_var:clock_var|counter[23]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50m ; Rise       ; clock_var:clock_var|counter[24]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50m ; Rise       ; clock_var:clock_var|counter[25]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50m ; Rise       ; clock_var:clock_var|counter[2]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50m ; Rise       ; clock_var:clock_var|counter[3]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50m ; Rise       ; clock_var:clock_var|counter[4]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50m ; Rise       ; clock_var:clock_var|counter[5]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50m ; Rise       ; clock_var:clock_var|counter[6]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50m ; Rise       ; clock_var:clock_var|counter[7]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50m ; Rise       ; clock_var:clock_var|counter[8]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50m ; Rise       ; clock_var:clock_var|counter[9]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50m ; Rise       ; transmitter:uart_Tx|Tx                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50m ; Rise       ; transmitter:uart_Tx|bit_pos[0]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50m ; Rise       ; transmitter:uart_Tx|bit_pos[1]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50m ; Rise       ; transmitter:uart_Tx|bit_pos[2]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50m ; Rise       ; transmitter:uart_Tx|data[0]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50m ; Rise       ; transmitter:uart_Tx|data[1]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50m ; Rise       ; transmitter:uart_Tx|data[2]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50m ; Rise       ; transmitter:uart_Tx|data[3]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50m ; Rise       ; transmitter:uart_Tx|data[4]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50m ; Rise       ; transmitter:uart_Tx|data[5]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50m ; Rise       ; transmitter:uart_Tx|data[6]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50m ; Rise       ; transmitter:uart_Tx|data[7]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50m ; Rise       ; transmitter:uart_Tx|state.TX_STATE_DATA  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50m ; Rise       ; transmitter:uart_Tx|state.TX_STATE_IDLE  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50m ; Rise       ; transmitter:uart_Tx|state.TX_STATE_START ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50m ; Rise       ; transmitter:uart_Tx|state.TX_STATE_STOP  ;
; -0.083 ; 0.101        ; 0.184          ; Low Pulse Width ; clk_50m ; Rise       ; baudrate:uart_baud|tx_acc[8]             ;
; -0.083 ; 0.101        ; 0.184          ; Low Pulse Width ; clk_50m ; Rise       ; transmitter:uart_Tx|state.TX_STATE_STOP  ;
; -0.072 ; 0.112        ; 0.184          ; Low Pulse Width ; clk_50m ; Rise       ; transmitter:uart_Tx|data[0]              ;
; -0.072 ; 0.112        ; 0.184          ; Low Pulse Width ; clk_50m ; Rise       ; transmitter:uart_Tx|data[1]              ;
; -0.072 ; 0.112        ; 0.184          ; Low Pulse Width ; clk_50m ; Rise       ; transmitter:uart_Tx|data[2]              ;
; -0.072 ; 0.112        ; 0.184          ; Low Pulse Width ; clk_50m ; Rise       ; transmitter:uart_Tx|data[3]              ;
; -0.072 ; 0.112        ; 0.184          ; Low Pulse Width ; clk_50m ; Rise       ; transmitter:uart_Tx|data[4]              ;
; -0.072 ; 0.112        ; 0.184          ; Low Pulse Width ; clk_50m ; Rise       ; transmitter:uart_Tx|data[5]              ;
; -0.072 ; 0.112        ; 0.184          ; Low Pulse Width ; clk_50m ; Rise       ; transmitter:uart_Tx|data[6]              ;
; -0.072 ; 0.112        ; 0.184          ; Low Pulse Width ; clk_50m ; Rise       ; transmitter:uart_Tx|data[7]              ;
; -0.062 ; 0.122        ; 0.184          ; Low Pulse Width ; clk_50m ; Rise       ; clock_var:clock_var|counter[0]           ;
; -0.062 ; 0.122        ; 0.184          ; Low Pulse Width ; clk_50m ; Rise       ; clock_var:clock_var|counter[10]          ;
; -0.062 ; 0.122        ; 0.184          ; Low Pulse Width ; clk_50m ; Rise       ; clock_var:clock_var|counter[11]          ;
; -0.062 ; 0.122        ; 0.184          ; Low Pulse Width ; clk_50m ; Rise       ; clock_var:clock_var|counter[12]          ;
; -0.062 ; 0.122        ; 0.184          ; Low Pulse Width ; clk_50m ; Rise       ; clock_var:clock_var|counter[14]          ;
; -0.062 ; 0.122        ; 0.184          ; Low Pulse Width ; clk_50m ; Rise       ; clock_var:clock_var|counter[16]          ;
; -0.062 ; 0.122        ; 0.184          ; Low Pulse Width ; clk_50m ; Rise       ; clock_var:clock_var|counter[17]          ;
; -0.062 ; 0.122        ; 0.184          ; Low Pulse Width ; clk_50m ; Rise       ; clock_var:clock_var|counter[19]          ;
; -0.062 ; 0.122        ; 0.184          ; Low Pulse Width ; clk_50m ; Rise       ; clock_var:clock_var|counter[1]           ;
; -0.062 ; 0.122        ; 0.184          ; Low Pulse Width ; clk_50m ; Rise       ; clock_var:clock_var|counter[20]          ;
; -0.062 ; 0.122        ; 0.184          ; Low Pulse Width ; clk_50m ; Rise       ; clock_var:clock_var|counter[21]          ;
; -0.062 ; 0.122        ; 0.184          ; Low Pulse Width ; clk_50m ; Rise       ; clock_var:clock_var|counter[22]          ;
; -0.062 ; 0.122        ; 0.184          ; Low Pulse Width ; clk_50m ; Rise       ; clock_var:clock_var|counter[23]          ;
; -0.062 ; 0.122        ; 0.184          ; Low Pulse Width ; clk_50m ; Rise       ; clock_var:clock_var|counter[24]          ;
; -0.062 ; 0.122        ; 0.184          ; Low Pulse Width ; clk_50m ; Rise       ; clock_var:clock_var|counter[25]          ;
; -0.062 ; 0.122        ; 0.184          ; Low Pulse Width ; clk_50m ; Rise       ; clock_var:clock_var|counter[2]           ;
; -0.062 ; 0.122        ; 0.184          ; Low Pulse Width ; clk_50m ; Rise       ; clock_var:clock_var|counter[3]           ;
; -0.062 ; 0.122        ; 0.184          ; Low Pulse Width ; clk_50m ; Rise       ; clock_var:clock_var|counter[4]           ;
; -0.062 ; 0.122        ; 0.184          ; Low Pulse Width ; clk_50m ; Rise       ; clock_var:clock_var|counter[5]           ;
; -0.062 ; 0.122        ; 0.184          ; Low Pulse Width ; clk_50m ; Rise       ; clock_var:clock_var|counter[6]           ;
; -0.062 ; 0.122        ; 0.184          ; Low Pulse Width ; clk_50m ; Rise       ; clock_var:clock_var|counter[7]           ;
; -0.062 ; 0.122        ; 0.184          ; Low Pulse Width ; clk_50m ; Rise       ; clock_var:clock_var|counter[8]           ;
; -0.062 ; 0.122        ; 0.184          ; Low Pulse Width ; clk_50m ; Rise       ; clock_var:clock_var|counter[9]           ;
; -0.061 ; 0.123        ; 0.184          ; Low Pulse Width ; clk_50m ; Rise       ; baudrate:uart_baud|tx_acc[0]             ;
; -0.061 ; 0.123        ; 0.184          ; Low Pulse Width ; clk_50m ; Rise       ; baudrate:uart_baud|tx_acc[1]             ;
; -0.061 ; 0.123        ; 0.184          ; Low Pulse Width ; clk_50m ; Rise       ; baudrate:uart_baud|tx_acc[2]             ;
; -0.061 ; 0.123        ; 0.184          ; Low Pulse Width ; clk_50m ; Rise       ; baudrate:uart_baud|tx_acc[3]             ;
; -0.061 ; 0.123        ; 0.184          ; Low Pulse Width ; clk_50m ; Rise       ; baudrate:uart_baud|tx_acc[4]             ;
; -0.061 ; 0.123        ; 0.184          ; Low Pulse Width ; clk_50m ; Rise       ; baudrate:uart_baud|tx_acc[5]             ;
; -0.061 ; 0.123        ; 0.184          ; Low Pulse Width ; clk_50m ; Rise       ; baudrate:uart_baud|tx_acc[6]             ;
; -0.061 ; 0.123        ; 0.184          ; Low Pulse Width ; clk_50m ; Rise       ; baudrate:uart_baud|tx_acc[7]             ;
; -0.061 ; 0.123        ; 0.184          ; Low Pulse Width ; clk_50m ; Rise       ; clock_var:clock_var|clk_100hz            ;
; -0.061 ; 0.123        ; 0.184          ; Low Pulse Width ; clk_50m ; Rise       ; clock_var:clock_var|counter[13]          ;
; -0.061 ; 0.123        ; 0.184          ; Low Pulse Width ; clk_50m ; Rise       ; clock_var:clock_var|counter[15]          ;
; -0.061 ; 0.123        ; 0.184          ; Low Pulse Width ; clk_50m ; Rise       ; clock_var:clock_var|counter[18]          ;
; -0.060 ; 0.124        ; 0.184          ; Low Pulse Width ; clk_50m ; Rise       ; transmitter:uart_Tx|Tx                   ;
; -0.060 ; 0.124        ; 0.184          ; Low Pulse Width ; clk_50m ; Rise       ; transmitter:uart_Tx|bit_pos[0]           ;
+--------+--------------+----------------+-----------------+---------+------------+------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clock_var:clock_var|clk_100hz'                                                                                                                                                                                                ;
+--------+--------------+----------------+-----------------+-------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock                         ; Clock Edge ; Target                                                                                                                                                           ;
+--------+--------------+----------------+-----------------+-------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|b_full                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|b_non_empty                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[0]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[1]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[2]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[3]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[4]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[5]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[6]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[7]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[0]                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[1]                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[2]                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[3]                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[4]                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[5]                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[6]                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[7]                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[0]                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[1]                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[2]                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[3]                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[4]                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[5]                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[6]                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[7]                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~portb_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_var:clock_var|clk_100hz ; Rise       ; counter_8bit:counter_8bit|count[0]                                                                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_var:clock_var|clk_100hz ; Rise       ; counter_8bit:counter_8bit|count[1]                                                                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_var:clock_var|clk_100hz ; Rise       ; counter_8bit:counter_8bit|count[2]                                                                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_var:clock_var|clk_100hz ; Rise       ; counter_8bit:counter_8bit|count[3]                                                                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_var:clock_var|clk_100hz ; Rise       ; counter_8bit:counter_8bit|count[4]                                                                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_var:clock_var|clk_100hz ; Rise       ; counter_8bit:counter_8bit|count[5]                                                                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_var:clock_var|clk_100hz ; Rise       ; counter_8bit:counter_8bit|count[6]                                                                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_var:clock_var|clk_100hz ; Rise       ; counter_8bit:counter_8bit|count[7]                                                                                                                               ;
; 0.122  ; 0.352        ; 0.230          ; Low Pulse Width ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~portb_address_reg0 ;
; 0.123  ; 0.353        ; 0.230          ; Low Pulse Width ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~porta_address_reg0 ;
; 0.123  ; 0.353        ; 0.230          ; Low Pulse Width ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~porta_datain_reg0  ;
; 0.123  ; 0.353        ; 0.230          ; Low Pulse Width ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~porta_we_reg       ;
; 0.156  ; 0.340        ; 0.184          ; Low Pulse Width ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[7]                                       ;
; 0.161  ; 0.345        ; 0.184          ; Low Pulse Width ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[4]                                             ;
; 0.161  ; 0.345        ; 0.184          ; Low Pulse Width ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[5]                                             ;
; 0.161  ; 0.345        ; 0.184          ; Low Pulse Width ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[6]                                             ;
; 0.161  ; 0.345        ; 0.184          ; Low Pulse Width ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[7]                                             ;
; 0.161  ; 0.345        ; 0.184          ; Low Pulse Width ; clock_var:clock_var|clk_100hz ; Rise       ; counter_8bit:counter_8bit|count[5]                                                                                                                               ;
; 0.161  ; 0.345        ; 0.184          ; Low Pulse Width ; clock_var:clock_var|clk_100hz ; Rise       ; counter_8bit:counter_8bit|count[6]                                                                                                                               ;
; 0.161  ; 0.345        ; 0.184          ; Low Pulse Width ; clock_var:clock_var|clk_100hz ; Rise       ; counter_8bit:counter_8bit|count[7]                                                                                                                               ;
; 0.183  ; 0.367        ; 0.184          ; Low Pulse Width ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|b_full                                                 ;
; 0.183  ; 0.367        ; 0.184          ; Low Pulse Width ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|b_non_empty                                            ;
; 0.183  ; 0.367        ; 0.184          ; Low Pulse Width ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[0]                ;
; 0.183  ; 0.367        ; 0.184          ; Low Pulse Width ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[1]                ;
; 0.183  ; 0.367        ; 0.184          ; Low Pulse Width ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[2]                ;
; 0.183  ; 0.367        ; 0.184          ; Low Pulse Width ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[3]                ;
; 0.183  ; 0.367        ; 0.184          ; Low Pulse Width ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[4]                ;
; 0.183  ; 0.367        ; 0.184          ; Low Pulse Width ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[5]                ;
; 0.183  ; 0.367        ; 0.184          ; Low Pulse Width ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[6]                ;
; 0.183  ; 0.367        ; 0.184          ; Low Pulse Width ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[7]                ;
; 0.183  ; 0.367        ; 0.184          ; Low Pulse Width ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[0]                                       ;
; 0.183  ; 0.367        ; 0.184          ; Low Pulse Width ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[1]                                       ;
; 0.183  ; 0.367        ; 0.184          ; Low Pulse Width ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[2]                                       ;
; 0.183  ; 0.367        ; 0.184          ; Low Pulse Width ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[3]                                       ;
; 0.183  ; 0.367        ; 0.184          ; Low Pulse Width ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[4]                                       ;
; 0.183  ; 0.367        ; 0.184          ; Low Pulse Width ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[5]                                       ;
; 0.183  ; 0.367        ; 0.184          ; Low Pulse Width ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[6]                                       ;
; 0.183  ; 0.367        ; 0.184          ; Low Pulse Width ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[0]                                             ;
; 0.183  ; 0.367        ; 0.184          ; Low Pulse Width ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[1]                                             ;
; 0.183  ; 0.367        ; 0.184          ; Low Pulse Width ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[2]                                             ;
; 0.183  ; 0.367        ; 0.184          ; Low Pulse Width ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[3]                                             ;
; 0.183  ; 0.367        ; 0.184          ; Low Pulse Width ; clock_var:clock_var|clk_100hz ; Rise       ; counter_8bit:counter_8bit|count[0]                                                                                                                               ;
; 0.183  ; 0.367        ; 0.184          ; Low Pulse Width ; clock_var:clock_var|clk_100hz ; Rise       ; counter_8bit:counter_8bit|count[1]                                                                                                                               ;
; 0.183  ; 0.367        ; 0.184          ; Low Pulse Width ; clock_var:clock_var|clk_100hz ; Rise       ; counter_8bit:counter_8bit|count[2]                                                                                                                               ;
; 0.183  ; 0.367        ; 0.184          ; Low Pulse Width ; clock_var:clock_var|clk_100hz ; Rise       ; counter_8bit:counter_8bit|count[3]                                                                                                                               ;
; 0.183  ; 0.367        ; 0.184          ; Low Pulse Width ; clock_var:clock_var|clk_100hz ; Rise       ; counter_8bit:counter_8bit|count[4]                                                                                                                               ;
; 0.336  ; 0.336        ; 0.000          ; Low Pulse Width ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[7]|clk                                                                                  ;
; 0.341  ; 0.341        ; 0.000          ; Low Pulse Width ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4]|clk                                                                                        ;
; 0.341  ; 0.341        ; 0.000          ; Low Pulse Width ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5]|clk                                                                                        ;
; 0.341  ; 0.341        ; 0.000          ; Low Pulse Width ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[6]|clk                                                                                        ;
; 0.341  ; 0.341        ; 0.000          ; Low Pulse Width ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[7]|clk                                                                                        ;
; 0.341  ; 0.341        ; 0.000          ; Low Pulse Width ; clock_var:clock_var|clk_100hz ; Rise       ; counter_8bit|count[5]|clk                                                                                                                                        ;
; 0.341  ; 0.341        ; 0.000          ; Low Pulse Width ; clock_var:clock_var|clk_100hz ; Rise       ; counter_8bit|count[6]|clk                                                                                                                                        ;
; 0.341  ; 0.341        ; 0.000          ; Low Pulse Width ; clock_var:clock_var|clk_100hz ; Rise       ; counter_8bit|count[7]|clk                                                                                                                                        ;
; 0.363  ; 0.363        ; 0.000          ; Low Pulse Width ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0|clk0                                                                                ;
; 0.363  ; 0.363        ; 0.000          ; Low Pulse Width ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0|clk1                                                                                ;
; 0.363  ; 0.363        ; 0.000          ; Low Pulse Width ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|b_full|clk                                                                                                ;
; 0.363  ; 0.363        ; 0.000          ; Low Pulse Width ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty|clk                                                                                           ;
; 0.363  ; 0.363        ; 0.000          ; Low Pulse Width ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0]|clk                                                                        ;
; 0.363  ; 0.363        ; 0.000          ; Low Pulse Width ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1]|clk                                                                        ;
; 0.363  ; 0.363        ; 0.000          ; Low Pulse Width ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2]|clk                                                                        ;
; 0.363  ; 0.363        ; 0.000          ; Low Pulse Width ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3]|clk                                                                        ;
; 0.363  ; 0.363        ; 0.000          ; Low Pulse Width ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4]|clk                                                                        ;
; 0.363  ; 0.363        ; 0.000          ; Low Pulse Width ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5]|clk                                                                        ;
; 0.363  ; 0.363        ; 0.000          ; Low Pulse Width ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[6]|clk                                                                        ;
; 0.363  ; 0.363        ; 0.000          ; Low Pulse Width ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[7]|clk                                                                        ;
; 0.363  ; 0.363        ; 0.000          ; Low Pulse Width ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0]|clk                                                                                  ;
; 0.363  ; 0.363        ; 0.000          ; Low Pulse Width ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1]|clk                                                                                  ;
; 0.363  ; 0.363        ; 0.000          ; Low Pulse Width ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2]|clk                                                                                  ;
; 0.363  ; 0.363        ; 0.000          ; Low Pulse Width ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3]|clk                                                                                  ;
+--------+--------------+----------------+-----------------+-------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                            ;
+-----------+-------------------------------+-------+-------+------------+-------------------------------+
; Data Port ; Clock Port                    ; Rise  ; Fall  ; Clock Edge ; Clock Reference               ;
+-----------+-------------------------------+-------+-------+------------+-------------------------------+
; Wr_en     ; clk_50m                       ; 1.976 ; 2.743 ; Rise       ; clk_50m                       ;
; Rdreq     ; clock_var:clock_var|clk_100hz ; 1.904 ; 2.605 ; Rise       ; clock_var:clock_var|clk_100hz ;
; Reset     ; clock_var:clock_var|clk_100hz ; 1.287 ; 2.027 ; Rise       ; clock_var:clock_var|clk_100hz ;
; Wrreq     ; clock_var:clock_var|clk_100hz ; 2.067 ; 2.907 ; Rise       ; clock_var:clock_var|clk_100hz ;
+-----------+-------------------------------+-------+-------+------------+-------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                               ;
+-----------+-------------------------------+--------+--------+------------+-------------------------------+
; Data Port ; Clock Port                    ; Rise   ; Fall   ; Clock Edge ; Clock Reference               ;
+-----------+-------------------------------+--------+--------+------------+-------------------------------+
; Wr_en     ; clk_50m                       ; -1.392 ; -2.146 ; Rise       ; clk_50m                       ;
; Rdreq     ; clock_var:clock_var|clk_100hz ; -0.999 ; -1.758 ; Rise       ; clock_var:clock_var|clk_100hz ;
; Reset     ; clock_var:clock_var|clk_100hz ; -0.790 ; -1.518 ; Rise       ; clock_var:clock_var|clk_100hz ;
; Wrreq     ; clock_var:clock_var|clk_100hz ; -1.016 ; -1.794 ; Rise       ; clock_var:clock_var|clk_100hz ;
+-----------+-------------------------------+--------+--------+------------+-------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                     ;
+--------------+-------------------------------+-------+-------+------------+-------------------------------+
; Data Port    ; Clock Port                    ; Rise  ; Fall  ; Clock Edge ; Clock Reference               ;
+--------------+-------------------------------+-------+-------+------------+-------------------------------+
; Tx           ; clk_50m                       ; 6.188 ; 5.880 ; Rise       ; clk_50m                       ;
; Tx2          ; clk_50m                       ; 5.249 ; 4.997 ; Rise       ; clk_50m                       ;
; Tx_busy      ; clk_50m                       ; 4.100 ; 4.216 ; Rise       ; clk_50m                       ;
; Data_out[*]  ; clock_var:clock_var|clk_100hz ; 6.172 ; 6.295 ; Rise       ; clock_var:clock_var|clk_100hz ;
;  Data_out[0] ; clock_var:clock_var|clk_100hz ; 5.959 ; 6.049 ; Rise       ; clock_var:clock_var|clk_100hz ;
;  Data_out[1] ; clock_var:clock_var|clk_100hz ; 5.929 ; 6.038 ; Rise       ; clock_var:clock_var|clk_100hz ;
;  Data_out[2] ; clock_var:clock_var|clk_100hz ; 5.823 ; 5.917 ; Rise       ; clock_var:clock_var|clk_100hz ;
;  Data_out[3] ; clock_var:clock_var|clk_100hz ; 6.172 ; 6.295 ; Rise       ; clock_var:clock_var|clk_100hz ;
;  Data_out[4] ; clock_var:clock_var|clk_100hz ; 5.846 ; 5.926 ; Rise       ; clock_var:clock_var|clk_100hz ;
;  Data_out[5] ; clock_var:clock_var|clk_100hz ; 5.834 ; 5.909 ; Rise       ; clock_var:clock_var|clk_100hz ;
;  Data_out[6] ; clock_var:clock_var|clk_100hz ; 5.837 ; 5.921 ; Rise       ; clock_var:clock_var|clk_100hz ;
;  Data_out[7] ; clock_var:clock_var|clk_100hz ; 5.800 ; 5.887 ; Rise       ; clock_var:clock_var|clk_100hz ;
; Fifo_empty   ; clock_var:clock_var|clk_100hz ; 5.076 ; 4.898 ; Rise       ; clock_var:clock_var|clk_100hz ;
; Fifo_full    ; clock_var:clock_var|clk_100hz ; 4.879 ; 5.032 ; Rise       ; clock_var:clock_var|clk_100hz ;
; Used_words   ; clock_var:clock_var|clk_100hz ; 4.380 ; 4.458 ; Rise       ; clock_var:clock_var|clk_100hz ;
+--------------+-------------------------------+-------+-------+------------+-------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                             ;
+--------------+-------------------------------+-------+-------+------------+-------------------------------+
; Data Port    ; Clock Port                    ; Rise  ; Fall  ; Clock Edge ; Clock Reference               ;
+--------------+-------------------------------+-------+-------+------------+-------------------------------+
; Tx           ; clk_50m                       ; 6.006 ; 5.708 ; Rise       ; clk_50m                       ;
; Tx2          ; clk_50m                       ; 5.067 ; 4.825 ; Rise       ; clk_50m                       ;
; Tx_busy      ; clk_50m                       ; 3.965 ; 4.076 ; Rise       ; clk_50m                       ;
; Data_out[*]  ; clock_var:clock_var|clk_100hz ; 5.548 ; 5.631 ; Rise       ; clock_var:clock_var|clk_100hz ;
;  Data_out[0] ; clock_var:clock_var|clk_100hz ; 5.702 ; 5.789 ; Rise       ; clock_var:clock_var|clk_100hz ;
;  Data_out[1] ; clock_var:clock_var|clk_100hz ; 5.671 ; 5.775 ; Rise       ; clock_var:clock_var|clk_100hz ;
;  Data_out[2] ; clock_var:clock_var|clk_100hz ; 5.570 ; 5.660 ; Rise       ; clock_var:clock_var|clk_100hz ;
;  Data_out[3] ; clock_var:clock_var|clk_100hz ; 5.904 ; 6.022 ; Rise       ; clock_var:clock_var|clk_100hz ;
;  Data_out[4] ; clock_var:clock_var|clk_100hz ; 5.592 ; 5.668 ; Rise       ; clock_var:clock_var|clk_100hz ;
;  Data_out[5] ; clock_var:clock_var|clk_100hz ; 5.580 ; 5.653 ; Rise       ; clock_var:clock_var|clk_100hz ;
;  Data_out[6] ; clock_var:clock_var|clk_100hz ; 5.584 ; 5.664 ; Rise       ; clock_var:clock_var|clk_100hz ;
;  Data_out[7] ; clock_var:clock_var|clk_100hz ; 5.548 ; 5.631 ; Rise       ; clock_var:clock_var|clk_100hz ;
; Fifo_empty   ; clock_var:clock_var|clk_100hz ; 4.885 ; 4.714 ; Rise       ; clock_var:clock_var|clk_100hz ;
; Fifo_full    ; clock_var:clock_var|clk_100hz ; 4.696 ; 4.843 ; Rise       ; clock_var:clock_var|clk_100hz ;
; Used_words   ; clock_var:clock_var|clk_100hz ; 4.219 ; 4.294 ; Rise       ; clock_var:clock_var|clk_100hz ;
+--------------+-------------------------------+-------+-------+------------+-------------------------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                          ;
+--------------------------------+----------+-------+----------+---------+---------------------+
; Clock                          ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+--------------------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack               ; -4.290   ; 0.051 ; N/A      ; N/A     ; -3.000              ;
;  clk_50m                       ; -4.290   ; 0.051 ; N/A      ; N/A     ; -3.000              ;
;  clock_var:clock_var|clk_100hz ; -1.633   ; 0.135 ; N/A      ; N/A     ; -2.693              ;
; Design-wide TNS                ; -145.21  ; 0.0   ; 0.0      ; 0.0     ; -124.282            ;
;  clk_50m                       ; -106.285 ; 0.000 ; N/A      ; N/A     ; -69.820             ;
;  clock_var:clock_var|clk_100hz ; -38.925  ; 0.000 ; N/A      ; N/A     ; -54.462             ;
+--------------------------------+----------+-------+----------+---------+---------------------+


+--------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                            ;
+-----------+-------------------------------+-------+-------+------------+-------------------------------+
; Data Port ; Clock Port                    ; Rise  ; Fall  ; Clock Edge ; Clock Reference               ;
+-----------+-------------------------------+-------+-------+------------+-------------------------------+
; Wr_en     ; clk_50m                       ; 4.091 ; 4.587 ; Rise       ; clk_50m                       ;
; Rdreq     ; clock_var:clock_var|clk_100hz ; 3.836 ; 4.360 ; Rise       ; clock_var:clock_var|clk_100hz ;
; Reset     ; clock_var:clock_var|clk_100hz ; 2.644 ; 3.124 ; Rise       ; clock_var:clock_var|clk_100hz ;
; Wrreq     ; clock_var:clock_var|clk_100hz ; 4.202 ; 4.826 ; Rise       ; clock_var:clock_var|clk_100hz ;
+-----------+-------------------------------+-------+-------+------------+-------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                               ;
+-----------+-------------------------------+--------+--------+------------+-------------------------------+
; Data Port ; Clock Port                    ; Rise   ; Fall   ; Clock Edge ; Clock Reference               ;
+-----------+-------------------------------+--------+--------+------------+-------------------------------+
; Wr_en     ; clk_50m                       ; -1.392 ; -2.146 ; Rise       ; clk_50m                       ;
; Rdreq     ; clock_var:clock_var|clk_100hz ; -0.999 ; -1.758 ; Rise       ; clock_var:clock_var|clk_100hz ;
; Reset     ; clock_var:clock_var|clk_100hz ; -0.790 ; -1.518 ; Rise       ; clock_var:clock_var|clk_100hz ;
; Wrreq     ; clock_var:clock_var|clk_100hz ; -1.016 ; -1.794 ; Rise       ; clock_var:clock_var|clk_100hz ;
+-----------+-------------------------------+--------+--------+------------+-------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                       ;
+--------------+-------------------------------+--------+--------+------------+-------------------------------+
; Data Port    ; Clock Port                    ; Rise   ; Fall   ; Clock Edge ; Clock Reference               ;
+--------------+-------------------------------+--------+--------+------------+-------------------------------+
; Tx           ; clk_50m                       ; 10.978 ; 10.874 ; Rise       ; clk_50m                       ;
; Tx2          ; clk_50m                       ; 9.562  ; 9.562  ; Rise       ; clk_50m                       ;
; Tx_busy      ; clk_50m                       ; 7.771  ; 7.721  ; Rise       ; clk_50m                       ;
; Data_out[*]  ; clock_var:clock_var|clk_100hz ; 12.626 ; 12.479 ; Rise       ; clock_var:clock_var|clk_100hz ;
;  Data_out[0] ; clock_var:clock_var|clk_100hz ; 12.109 ; 11.985 ; Rise       ; clock_var:clock_var|clk_100hz ;
;  Data_out[1] ; clock_var:clock_var|clk_100hz ; 12.116 ; 12.015 ; Rise       ; clock_var:clock_var|clk_100hz ;
;  Data_out[2] ; clock_var:clock_var|clk_100hz ; 11.879 ; 11.797 ; Rise       ; clock_var:clock_var|clk_100hz ;
;  Data_out[3] ; clock_var:clock_var|clk_100hz ; 12.626 ; 12.479 ; Rise       ; clock_var:clock_var|clk_100hz ;
;  Data_out[4] ; clock_var:clock_var|clk_100hz ; 11.981 ; 11.825 ; Rise       ; clock_var:clock_var|clk_100hz ;
;  Data_out[5] ; clock_var:clock_var|clk_100hz ; 11.937 ; 11.782 ; Rise       ; clock_var:clock_var|clk_100hz ;
;  Data_out[6] ; clock_var:clock_var|clk_100hz ; 11.875 ; 11.773 ; Rise       ; clock_var:clock_var|clk_100hz ;
;  Data_out[7] ; clock_var:clock_var|clk_100hz ; 11.819 ; 11.714 ; Rise       ; clock_var:clock_var|clk_100hz ;
; Fifo_empty   ; clock_var:clock_var|clk_100hz ; 9.405  ; 9.439  ; Rise       ; clock_var:clock_var|clk_100hz ;
; Fifo_full    ; clock_var:clock_var|clk_100hz ; 9.402  ; 9.360  ; Rise       ; clock_var:clock_var|clk_100hz ;
; Used_words   ; clock_var:clock_var|clk_100hz ; 8.367  ; 8.316  ; Rise       ; clock_var:clock_var|clk_100hz ;
+--------------+-------------------------------+--------+--------+------------+-------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                             ;
+--------------+-------------------------------+-------+-------+------------+-------------------------------+
; Data Port    ; Clock Port                    ; Rise  ; Fall  ; Clock Edge ; Clock Reference               ;
+--------------+-------------------------------+-------+-------+------------+-------------------------------+
; Tx           ; clk_50m                       ; 6.006 ; 5.708 ; Rise       ; clk_50m                       ;
; Tx2          ; clk_50m                       ; 5.067 ; 4.825 ; Rise       ; clk_50m                       ;
; Tx_busy      ; clk_50m                       ; 3.965 ; 4.076 ; Rise       ; clk_50m                       ;
; Data_out[*]  ; clock_var:clock_var|clk_100hz ; 5.548 ; 5.631 ; Rise       ; clock_var:clock_var|clk_100hz ;
;  Data_out[0] ; clock_var:clock_var|clk_100hz ; 5.702 ; 5.789 ; Rise       ; clock_var:clock_var|clk_100hz ;
;  Data_out[1] ; clock_var:clock_var|clk_100hz ; 5.671 ; 5.775 ; Rise       ; clock_var:clock_var|clk_100hz ;
;  Data_out[2] ; clock_var:clock_var|clk_100hz ; 5.570 ; 5.660 ; Rise       ; clock_var:clock_var|clk_100hz ;
;  Data_out[3] ; clock_var:clock_var|clk_100hz ; 5.904 ; 6.022 ; Rise       ; clock_var:clock_var|clk_100hz ;
;  Data_out[4] ; clock_var:clock_var|clk_100hz ; 5.592 ; 5.668 ; Rise       ; clock_var:clock_var|clk_100hz ;
;  Data_out[5] ; clock_var:clock_var|clk_100hz ; 5.580 ; 5.653 ; Rise       ; clock_var:clock_var|clk_100hz ;
;  Data_out[6] ; clock_var:clock_var|clk_100hz ; 5.584 ; 5.664 ; Rise       ; clock_var:clock_var|clk_100hz ;
;  Data_out[7] ; clock_var:clock_var|clk_100hz ; 5.548 ; 5.631 ; Rise       ; clock_var:clock_var|clk_100hz ;
; Fifo_empty   ; clock_var:clock_var|clk_100hz ; 4.885 ; 4.714 ; Rise       ; clock_var:clock_var|clk_100hz ;
; Fifo_full    ; clock_var:clock_var|clk_100hz ; 4.696 ; 4.843 ; Rise       ; clock_var:clock_var|clk_100hz ;
; Used_words   ; clock_var:clock_var|clk_100hz ; 4.219 ; 4.294 ; Rise       ; clock_var:clock_var|clk_100hz ;
+--------------+-------------------------------+-------+-------+------------+-------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Data_out[0]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Data_out[1]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Data_out[2]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Data_out[3]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Data_out[4]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Data_out[5]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Data_out[6]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Data_out[7]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Used_words    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Tx            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Tx_busy       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Fifo_empty    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Fifo_full     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Tx2           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; Wrreq                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Rdreq                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clk_50m                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Wr_en                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Reset                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Data_out[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Data_out[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Data_out[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Data_out[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Data_out[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Data_out[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Data_out[6]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Data_out[7]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Used_words    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Tx            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; Tx_busy       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Fifo_empty    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Fifo_full     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Tx2           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.67e-09 V                   ; 2.38 V              ; -0.0485 V           ; 0.167 V                              ; 0.096 V                              ; 2.95e-10 s                  ; 2.73e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.67e-09 V                  ; 2.38 V             ; -0.0485 V          ; 0.167 V                             ; 0.096 V                             ; 2.95e-10 s                 ; 2.73e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Data_out[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Data_out[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Data_out[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Data_out[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Data_out[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Data_out[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Data_out[6]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Data_out[7]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Used_words    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Tx            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; Tx_busy       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Fifo_empty    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Fifo_full     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Tx2           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0109 V           ; 0.084 V                              ; 0.027 V                              ; 4.31e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0109 V          ; 0.084 V                             ; 0.027 V                             ; 4.31e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Data_out[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Data_out[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Data_out[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Data_out[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Data_out[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Data_out[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Data_out[6]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Data_out[7]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Used_words    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Tx            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; Tx_busy       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Fifo_empty    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Fifo_full     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Tx2           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                           ;
+-------------------------------+-------------------------------+----------+----------+----------+----------+
; From Clock                    ; To Clock                      ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------+-------------------------------+----------+----------+----------+----------+
; clk_50m                       ; clk_50m                       ; 852      ; 0        ; 0        ; 0        ;
; clock_var:clock_var|clk_100hz ; clk_50m                       ; 9        ; 1        ; 0        ; 0        ;
; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 260      ; 0        ; 0        ; 0        ;
+-------------------------------+-------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                            ;
+-------------------------------+-------------------------------+----------+----------+----------+----------+
; From Clock                    ; To Clock                      ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------+-------------------------------+----------+----------+----------+----------+
; clk_50m                       ; clk_50m                       ; 852      ; 0        ; 0        ; 0        ;
; clock_var:clock_var|clk_100hz ; clk_50m                       ; 9        ; 1        ; 0        ; 0        ;
; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 260      ; 0        ; 0        ; 0        ;
+-------------------------------+-------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 4     ; 4    ;
; Unconstrained Input Port Paths  ; 61    ; 61   ;
; Unconstrained Output Ports      ; 14    ; 14   ;
; Unconstrained Output Port Paths ; 14    ; 14   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 14.1.0 Build 186 12/03/2014 SJ Web Edition
    Info: Processing started: Tue Apr 11 10:47:24 2023
Info: Command: quartus_sta FIFO_UART -c FIFO_UART
Info: qsta_default_script.tcl version: #3
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (21077): Core supply voltage is 1.2V
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'FIFO_UART.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clock_var:clock_var|clk_100hz clock_var:clock_var|clk_100hz
    Info (332105): create_clock -period 1.000 -name clk_50m clk_50m
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -4.290
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.290            -106.285 clk_50m 
    Info (332119):    -1.633             -38.925 clock_var:clock_var|clk_100hz 
Info (332146): Worst-case hold slack is 0.351
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.351               0.000 clock_var:clock_var|clk_100hz 
    Info (332119):     0.386               0.000 clk_50m 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -69.820 clk_50m 
    Info (332119):    -2.693             -54.462 clock_var:clock_var|clk_100hz 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -3.824
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.824             -91.443 clk_50m 
    Info (332119):    -1.365             -31.708 clock_var:clock_var|clk_100hz 
Info (332146): Worst-case hold slack is 0.339
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.339               0.000 clk_50m 
    Info (332119):     0.354               0.000 clock_var:clock_var|clk_100hz 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -69.820 clk_50m 
    Info (332119):    -2.649             -54.286 clock_var:clock_var|clk_100hz 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -1.333
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.333             -24.695 clk_50m 
    Info (332119):    -0.287              -1.797 clock_var:clock_var|clk_100hz 
Info (332146): Worst-case hold slack is 0.051
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.051               0.000 clk_50m 
    Info (332119):     0.135               0.000 clock_var:clock_var|clk_100hz 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -58.320 clk_50m 
    Info (332119):    -1.000             -38.000 clock_var:clock_var|clk_100hz 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 4878 megabytes
    Info: Processing ended: Tue Apr 11 10:47:27 2023
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:03


