
codigo_tp_final.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003e00  0800010c  0800010c  0000110c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003c8  08003f0c  08003f0c  00004f0c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080042d4  080042d4  000060a4  2**0
                  CONTENTS
  4 .ARM          00000008  080042d4  080042d4  000052d4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080042dc  080042dc  000060a4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080042dc  080042dc  000052dc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080042e0  080042e0  000052e0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000000a4  20000000  080042e4  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000318  200000a4  08004388  000060a4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200003bc  08004388  000063bc  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000060a4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000855a  00000000  00000000  000060cd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001f33  00000000  00000000  0000e627  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000788  00000000  00000000  00010560  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000059b  00000000  00000000  00010ce8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001888a  00000000  00000000  00011283  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000bef6  00000000  00000000  00029b0d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000843c5  00000000  00000000  00035a03  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000b9dc8  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002848  00000000  00000000  000b9e0c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 000000a8  00000000  00000000  000bc654  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	@ (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	@ (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	200000a4 	.word	0x200000a4
 8000128:	00000000 	.word	0x00000000
 800012c:	08003ef4 	.word	0x08003ef4

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	@ (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	@ (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	@ (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	200000a8 	.word	0x200000a8
 8000148:	08003ef4 	.word	0x08003ef4

0800014c <strlen>:
 800014c:	4603      	mov	r3, r0
 800014e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000152:	2a00      	cmp	r2, #0
 8000154:	d1fb      	bne.n	800014e <strlen+0x2>
 8000156:	1a18      	subs	r0, r3, r0
 8000158:	3801      	subs	r0, #1
 800015a:	4770      	bx	lr

0800015c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800015c:	b580      	push	{r7, lr}
 800015e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN 1 */
	initialise_monitor_handles();
 8000160:	f002 fd12 	bl	8002b88 <initialise_monitor_handles>
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000164:	f000 fa6c 	bl	8000640 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000168:	f000 f809 	bl	800017e <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800016c:	f000 f872 	bl	8000254 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000170:	f000 f846 	bl	8000200 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */

	/* Application Init */
	app_init();
 8000174:	f001 fac2 	bl	80016fc <app_init>
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

	  /* Application Update */
	  app_update();
 8000178:	f001 fb86 	bl	8001888 <app_update>
 800017c:	e7fc      	b.n	8000178 <main+0x1c>

0800017e <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800017e:	b580      	push	{r7, lr}
 8000180:	b090      	sub	sp, #64	@ 0x40
 8000182:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000184:	f107 0318 	add.w	r3, r7, #24
 8000188:	2228      	movs	r2, #40	@ 0x28
 800018a:	2100      	movs	r1, #0
 800018c:	4618      	mov	r0, r3
 800018e:	f002 ff80 	bl	8003092 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000192:	1d3b      	adds	r3, r7, #4
 8000194:	2200      	movs	r2, #0
 8000196:	601a      	str	r2, [r3, #0]
 8000198:	605a      	str	r2, [r3, #4]
 800019a:	609a      	str	r2, [r3, #8]
 800019c:	60da      	str	r2, [r3, #12]
 800019e:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80001a0:	2302      	movs	r3, #2
 80001a2:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80001a4:	2301      	movs	r3, #1
 80001a6:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80001a8:	2310      	movs	r3, #16
 80001aa:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80001ac:	2302      	movs	r3, #2
 80001ae:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 80001b0:	2300      	movs	r3, #0
 80001b2:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;
 80001b4:	f44f 1360 	mov.w	r3, #3670016	@ 0x380000
 80001b8:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80001ba:	f107 0318 	add.w	r3, r7, #24
 80001be:	4618      	mov	r0, r3
 80001c0:	f000 fdae 	bl	8000d20 <HAL_RCC_OscConfig>
 80001c4:	4603      	mov	r3, r0
 80001c6:	2b00      	cmp	r3, #0
 80001c8:	d001      	beq.n	80001ce <SystemClock_Config+0x50>
  {
    Error_Handler();
 80001ca:	f000 f92b 	bl	8000424 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80001ce:	230f      	movs	r3, #15
 80001d0:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80001d2:	2302      	movs	r3, #2
 80001d4:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80001d6:	2300      	movs	r3, #0
 80001d8:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80001da:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80001de:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80001e0:	2300      	movs	r3, #0
 80001e2:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80001e4:	1d3b      	adds	r3, r7, #4
 80001e6:	2102      	movs	r1, #2
 80001e8:	4618      	mov	r0, r3
 80001ea:	f001 f81b 	bl	8001224 <HAL_RCC_ClockConfig>
 80001ee:	4603      	mov	r3, r0
 80001f0:	2b00      	cmp	r3, #0
 80001f2:	d001      	beq.n	80001f8 <SystemClock_Config+0x7a>
  {
    Error_Handler();
 80001f4:	f000 f916 	bl	8000424 <Error_Handler>
  }
}
 80001f8:	bf00      	nop
 80001fa:	3740      	adds	r7, #64	@ 0x40
 80001fc:	46bd      	mov	sp, r7
 80001fe:	bd80      	pop	{r7, pc}

08000200 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000200:	b580      	push	{r7, lr}
 8000202:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000204:	4b11      	ldr	r3, [pc, #68]	@ (800024c <MX_USART2_UART_Init+0x4c>)
 8000206:	4a12      	ldr	r2, [pc, #72]	@ (8000250 <MX_USART2_UART_Init+0x50>)
 8000208:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800020a:	4b10      	ldr	r3, [pc, #64]	@ (800024c <MX_USART2_UART_Init+0x4c>)
 800020c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000210:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000212:	4b0e      	ldr	r3, [pc, #56]	@ (800024c <MX_USART2_UART_Init+0x4c>)
 8000214:	2200      	movs	r2, #0
 8000216:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000218:	4b0c      	ldr	r3, [pc, #48]	@ (800024c <MX_USART2_UART_Init+0x4c>)
 800021a:	2200      	movs	r2, #0
 800021c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800021e:	4b0b      	ldr	r3, [pc, #44]	@ (800024c <MX_USART2_UART_Init+0x4c>)
 8000220:	2200      	movs	r2, #0
 8000222:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000224:	4b09      	ldr	r3, [pc, #36]	@ (800024c <MX_USART2_UART_Init+0x4c>)
 8000226:	220c      	movs	r2, #12
 8000228:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800022a:	4b08      	ldr	r3, [pc, #32]	@ (800024c <MX_USART2_UART_Init+0x4c>)
 800022c:	2200      	movs	r2, #0
 800022e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000230:	4b06      	ldr	r3, [pc, #24]	@ (800024c <MX_USART2_UART_Init+0x4c>)
 8000232:	2200      	movs	r2, #0
 8000234:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000236:	4805      	ldr	r0, [pc, #20]	@ (800024c <MX_USART2_UART_Init+0x4c>)
 8000238:	f001 f982 	bl	8001540 <HAL_UART_Init>
 800023c:	4603      	mov	r3, r0
 800023e:	2b00      	cmp	r3, #0
 8000240:	d001      	beq.n	8000246 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8000242:	f000 f8ef 	bl	8000424 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000246:	bf00      	nop
 8000248:	bd80      	pop	{r7, pc}
 800024a:	bf00      	nop
 800024c:	200000c0 	.word	0x200000c0
 8000250:	40004400 	.word	0x40004400

08000254 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000254:	b580      	push	{r7, lr}
 8000256:	b088      	sub	sp, #32
 8000258:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800025a:	f107 0310 	add.w	r3, r7, #16
 800025e:	2200      	movs	r2, #0
 8000260:	601a      	str	r2, [r3, #0]
 8000262:	605a      	str	r2, [r3, #4]
 8000264:	609a      	str	r2, [r3, #8]
 8000266:	60da      	str	r2, [r3, #12]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000268:	4b69      	ldr	r3, [pc, #420]	@ (8000410 <MX_GPIO_Init+0x1bc>)
 800026a:	699b      	ldr	r3, [r3, #24]
 800026c:	4a68      	ldr	r2, [pc, #416]	@ (8000410 <MX_GPIO_Init+0x1bc>)
 800026e:	f043 0310 	orr.w	r3, r3, #16
 8000272:	6193      	str	r3, [r2, #24]
 8000274:	4b66      	ldr	r3, [pc, #408]	@ (8000410 <MX_GPIO_Init+0x1bc>)
 8000276:	699b      	ldr	r3, [r3, #24]
 8000278:	f003 0310 	and.w	r3, r3, #16
 800027c:	60fb      	str	r3, [r7, #12]
 800027e:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000280:	4b63      	ldr	r3, [pc, #396]	@ (8000410 <MX_GPIO_Init+0x1bc>)
 8000282:	699b      	ldr	r3, [r3, #24]
 8000284:	4a62      	ldr	r2, [pc, #392]	@ (8000410 <MX_GPIO_Init+0x1bc>)
 8000286:	f043 0320 	orr.w	r3, r3, #32
 800028a:	6193      	str	r3, [r2, #24]
 800028c:	4b60      	ldr	r3, [pc, #384]	@ (8000410 <MX_GPIO_Init+0x1bc>)
 800028e:	699b      	ldr	r3, [r3, #24]
 8000290:	f003 0320 	and.w	r3, r3, #32
 8000294:	60bb      	str	r3, [r7, #8]
 8000296:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000298:	4b5d      	ldr	r3, [pc, #372]	@ (8000410 <MX_GPIO_Init+0x1bc>)
 800029a:	699b      	ldr	r3, [r3, #24]
 800029c:	4a5c      	ldr	r2, [pc, #368]	@ (8000410 <MX_GPIO_Init+0x1bc>)
 800029e:	f043 0304 	orr.w	r3, r3, #4
 80002a2:	6193      	str	r3, [r2, #24]
 80002a4:	4b5a      	ldr	r3, [pc, #360]	@ (8000410 <MX_GPIO_Init+0x1bc>)
 80002a6:	699b      	ldr	r3, [r3, #24]
 80002a8:	f003 0304 	and.w	r3, r3, #4
 80002ac:	607b      	str	r3, [r7, #4]
 80002ae:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80002b0:	4b57      	ldr	r3, [pc, #348]	@ (8000410 <MX_GPIO_Init+0x1bc>)
 80002b2:	699b      	ldr	r3, [r3, #24]
 80002b4:	4a56      	ldr	r2, [pc, #344]	@ (8000410 <MX_GPIO_Init+0x1bc>)
 80002b6:	f043 0308 	orr.w	r3, r3, #8
 80002ba:	6193      	str	r3, [r2, #24]
 80002bc:	4b54      	ldr	r3, [pc, #336]	@ (8000410 <MX_GPIO_Init+0x1bc>)
 80002be:	699b      	ldr	r3, [r3, #24]
 80002c0:	f003 0308 	and.w	r3, r3, #8
 80002c4:	603b      	str	r3, [r7, #0]
 80002c6:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LD2_Pin|D7_Pin|D8_Pin|LED_DOWN_Pin
 80002c8:	2200      	movs	r2, #0
 80002ca:	f44f 51d9 	mov.w	r1, #6944	@ 0x1b20
 80002ce:	4851      	ldr	r0, [pc, #324]	@ (8000414 <MX_GPIO_Init+0x1c0>)
 80002d0:	f000 fceb 	bl	8000caa <HAL_GPIO_WritePin>
                          |LED_UP_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, D6_Pin|LED_WARNING_Pin|D5_Pin|D4_Pin, GPIO_PIN_RESET);
 80002d4:	2200      	movs	r2, #0
 80002d6:	f242 4130 	movw	r1, #9264	@ 0x2430
 80002da:	484f      	ldr	r0, [pc, #316]	@ (8000418 <MX_GPIO_Init+0x1c4>)
 80002dc:	f000 fce5 	bl	8000caa <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(D9_GPIO_Port, D9_Pin, GPIO_PIN_RESET);
 80002e0:	2200      	movs	r2, #0
 80002e2:	2180      	movs	r1, #128	@ 0x80
 80002e4:	484d      	ldr	r0, [pc, #308]	@ (800041c <MX_GPIO_Init+0x1c8>)
 80002e6:	f000 fce0 	bl	8000caa <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80002ea:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80002ee:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80002f0:	4b4b      	ldr	r3, [pc, #300]	@ (8000420 <MX_GPIO_Init+0x1cc>)
 80002f2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80002f4:	2300      	movs	r3, #0
 80002f6:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80002f8:	f107 0310 	add.w	r3, r7, #16
 80002fc:	4619      	mov	r1, r3
 80002fe:	4847      	ldr	r0, [pc, #284]	@ (800041c <MX_GPIO_Init+0x1c8>)
 8000300:	f000 fb38 	bl	8000974 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD2_Pin LED_DOWN_Pin LED_UP_Pin */
  GPIO_InitStruct.Pin = LD2_Pin|LED_DOWN_Pin|LED_UP_Pin;
 8000304:	f44f 53c1 	mov.w	r3, #6176	@ 0x1820
 8000308:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800030a:	2301      	movs	r3, #1
 800030c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800030e:	2300      	movs	r3, #0
 8000310:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000312:	2302      	movs	r3, #2
 8000314:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000316:	f107 0310 	add.w	r3, r7, #16
 800031a:	4619      	mov	r1, r3
 800031c:	483d      	ldr	r0, [pc, #244]	@ (8000414 <MX_GPIO_Init+0x1c0>)
 800031e:	f000 fb29 	bl	8000974 <HAL_GPIO_Init>

  /*Configure GPIO pins : D12_Pin D11_Pin D2_Pin */
  GPIO_InitStruct.Pin = D12_Pin|D11_Pin|D2_Pin;
 8000322:	f44f 6398 	mov.w	r3, #1216	@ 0x4c0
 8000326:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000328:	2300      	movs	r3, #0
 800032a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800032c:	2301      	movs	r3, #1
 800032e:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000330:	f107 0310 	add.w	r3, r7, #16
 8000334:	4619      	mov	r1, r3
 8000336:	4837      	ldr	r0, [pc, #220]	@ (8000414 <MX_GPIO_Init+0x1c0>)
 8000338:	f000 fb1c 	bl	8000974 <HAL_GPIO_Init>

  /*Configure GPIO pins : D6_Pin D5_Pin D4_Pin */
  GPIO_InitStruct.Pin = D6_Pin|D5_Pin|D4_Pin;
 800033c:	f44f 6386 	mov.w	r3, #1072	@ 0x430
 8000340:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000342:	2301      	movs	r3, #1
 8000344:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000346:	2301      	movs	r3, #1
 8000348:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800034a:	2302      	movs	r3, #2
 800034c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800034e:	f107 0310 	add.w	r3, r7, #16
 8000352:	4619      	mov	r1, r3
 8000354:	4830      	ldr	r0, [pc, #192]	@ (8000418 <MX_GPIO_Init+0x1c4>)
 8000356:	f000 fb0d 	bl	8000974 <HAL_GPIO_Init>

  /*Configure GPIO pin : LED_WARNING_Pin */
  GPIO_InitStruct.Pin = LED_WARNING_Pin;
 800035a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800035e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000360:	2301      	movs	r3, #1
 8000362:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000364:	2300      	movs	r3, #0
 8000366:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000368:	2302      	movs	r3, #2
 800036a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LED_WARNING_GPIO_Port, &GPIO_InitStruct);
 800036c:	f107 0310 	add.w	r3, r7, #16
 8000370:	4619      	mov	r1, r3
 8000372:	4829      	ldr	r0, [pc, #164]	@ (8000418 <MX_GPIO_Init+0x1c4>)
 8000374:	f000 fafe 	bl	8000974 <HAL_GPIO_Init>

  /*Configure GPIO pins : BTN_F3_Pin BTN_F2_Pin */
  GPIO_InitStruct.Pin = BTN_F3_Pin|BTN_F2_Pin;
 8000378:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 800037c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800037e:	2303      	movs	r3, #3
 8000380:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000382:	f107 0310 	add.w	r3, r7, #16
 8000386:	4619      	mov	r1, r3
 8000388:	4823      	ldr	r0, [pc, #140]	@ (8000418 <MX_GPIO_Init+0x1c4>)
 800038a:	f000 faf3 	bl	8000974 <HAL_GPIO_Init>

  /*Configure GPIO pins : BTN_F1_Pin BTN_DOOR_Pin BTN_PERSON_Pin BTN_CALL_F3_Pin
                           BTN_CALL_F2_Pin BTN_CALL_F1_Pin */
  GPIO_InitStruct.Pin = BTN_F1_Pin|BTN_DOOR_Pin|BTN_PERSON_Pin|BTN_CALL_F3_Pin
 800038e:	f44f 53fa 	mov.w	r3, #8000	@ 0x1f40
 8000392:	613b      	str	r3, [r7, #16]
                          |BTN_CALL_F2_Pin|BTN_CALL_F1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000394:	2303      	movs	r3, #3
 8000396:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000398:	f107 0310 	add.w	r3, r7, #16
 800039c:	4619      	mov	r1, r3
 800039e:	481f      	ldr	r0, [pc, #124]	@ (800041c <MX_GPIO_Init+0x1c8>)
 80003a0:	f000 fae8 	bl	8000974 <HAL_GPIO_Init>

  /*Configure GPIO pin : D9_Pin */
  GPIO_InitStruct.Pin = D9_Pin;
 80003a4:	2380      	movs	r3, #128	@ 0x80
 80003a6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80003a8:	2301      	movs	r3, #1
 80003aa:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80003ac:	2301      	movs	r3, #1
 80003ae:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80003b0:	2302      	movs	r3, #2
 80003b2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(D9_GPIO_Port, &GPIO_InitStruct);
 80003b4:	f107 0310 	add.w	r3, r7, #16
 80003b8:	4619      	mov	r1, r3
 80003ba:	4818      	ldr	r0, [pc, #96]	@ (800041c <MX_GPIO_Init+0x1c8>)
 80003bc:	f000 fada 	bl	8000974 <HAL_GPIO_Init>

  /*Configure GPIO pins : D7_Pin D8_Pin */
  GPIO_InitStruct.Pin = D7_Pin|D8_Pin;
 80003c0:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80003c4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80003c6:	2301      	movs	r3, #1
 80003c8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80003ca:	2301      	movs	r3, #1
 80003cc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80003ce:	2302      	movs	r3, #2
 80003d0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80003d2:	f107 0310 	add.w	r3, r7, #16
 80003d6:	4619      	mov	r1, r3
 80003d8:	480e      	ldr	r0, [pc, #56]	@ (8000414 <MX_GPIO_Init+0x1c0>)
 80003da:	f000 facb 	bl	8000974 <HAL_GPIO_Init>

  /*Configure GPIO pin : D10_Pin */
  GPIO_InitStruct.Pin = D10_Pin;
 80003de:	2340      	movs	r3, #64	@ 0x40
 80003e0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80003e2:	2300      	movs	r3, #0
 80003e4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80003e6:	2301      	movs	r3, #1
 80003e8:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(D10_GPIO_Port, &GPIO_InitStruct);
 80003ea:	f107 0310 	add.w	r3, r7, #16
 80003ee:	4619      	mov	r1, r3
 80003f0:	4809      	ldr	r0, [pc, #36]	@ (8000418 <MX_GPIO_Init+0x1c4>)
 80003f2:	f000 fabf 	bl	8000974 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 80003f6:	2200      	movs	r2, #0
 80003f8:	2100      	movs	r1, #0
 80003fa:	2028      	movs	r0, #40	@ 0x28
 80003fc:	f000 fa7d 	bl	80008fa <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8000400:	2028      	movs	r0, #40	@ 0x28
 8000402:	f000 fa96 	bl	8000932 <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000406:	bf00      	nop
 8000408:	3720      	adds	r7, #32
 800040a:	46bd      	mov	sp, r7
 800040c:	bd80      	pop	{r7, pc}
 800040e:	bf00      	nop
 8000410:	40021000 	.word	0x40021000
 8000414:	40010800 	.word	0x40010800
 8000418:	40010c00 	.word	0x40010c00
 800041c:	40011000 	.word	0x40011000
 8000420:	10110000 	.word	0x10110000

08000424 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000424:	b480      	push	{r7}
 8000426:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000428:	b672      	cpsid	i
}
 800042a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800042c:	bf00      	nop
 800042e:	e7fd      	b.n	800042c <Error_Handler+0x8>

08000430 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000430:	b480      	push	{r7}
 8000432:	b085      	sub	sp, #20
 8000434:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000436:	4b15      	ldr	r3, [pc, #84]	@ (800048c <HAL_MspInit+0x5c>)
 8000438:	699b      	ldr	r3, [r3, #24]
 800043a:	4a14      	ldr	r2, [pc, #80]	@ (800048c <HAL_MspInit+0x5c>)
 800043c:	f043 0301 	orr.w	r3, r3, #1
 8000440:	6193      	str	r3, [r2, #24]
 8000442:	4b12      	ldr	r3, [pc, #72]	@ (800048c <HAL_MspInit+0x5c>)
 8000444:	699b      	ldr	r3, [r3, #24]
 8000446:	f003 0301 	and.w	r3, r3, #1
 800044a:	60bb      	str	r3, [r7, #8]
 800044c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800044e:	4b0f      	ldr	r3, [pc, #60]	@ (800048c <HAL_MspInit+0x5c>)
 8000450:	69db      	ldr	r3, [r3, #28]
 8000452:	4a0e      	ldr	r2, [pc, #56]	@ (800048c <HAL_MspInit+0x5c>)
 8000454:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000458:	61d3      	str	r3, [r2, #28]
 800045a:	4b0c      	ldr	r3, [pc, #48]	@ (800048c <HAL_MspInit+0x5c>)
 800045c:	69db      	ldr	r3, [r3, #28]
 800045e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000462:	607b      	str	r3, [r7, #4]
 8000464:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8000466:	4b0a      	ldr	r3, [pc, #40]	@ (8000490 <HAL_MspInit+0x60>)
 8000468:	685b      	ldr	r3, [r3, #4]
 800046a:	60fb      	str	r3, [r7, #12]
 800046c:	68fb      	ldr	r3, [r7, #12]
 800046e:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8000472:	60fb      	str	r3, [r7, #12]
 8000474:	68fb      	ldr	r3, [r7, #12]
 8000476:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800047a:	60fb      	str	r3, [r7, #12]
 800047c:	4a04      	ldr	r2, [pc, #16]	@ (8000490 <HAL_MspInit+0x60>)
 800047e:	68fb      	ldr	r3, [r7, #12]
 8000480:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000482:	bf00      	nop
 8000484:	3714      	adds	r7, #20
 8000486:	46bd      	mov	sp, r7
 8000488:	bc80      	pop	{r7}
 800048a:	4770      	bx	lr
 800048c:	40021000 	.word	0x40021000
 8000490:	40010000 	.word	0x40010000

08000494 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000494:	b580      	push	{r7, lr}
 8000496:	b088      	sub	sp, #32
 8000498:	af00      	add	r7, sp, #0
 800049a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800049c:	f107 0310 	add.w	r3, r7, #16
 80004a0:	2200      	movs	r2, #0
 80004a2:	601a      	str	r2, [r3, #0]
 80004a4:	605a      	str	r2, [r3, #4]
 80004a6:	609a      	str	r2, [r3, #8]
 80004a8:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART2)
 80004aa:	687b      	ldr	r3, [r7, #4]
 80004ac:	681b      	ldr	r3, [r3, #0]
 80004ae:	4a15      	ldr	r2, [pc, #84]	@ (8000504 <HAL_UART_MspInit+0x70>)
 80004b0:	4293      	cmp	r3, r2
 80004b2:	d123      	bne.n	80004fc <HAL_UART_MspInit+0x68>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80004b4:	4b14      	ldr	r3, [pc, #80]	@ (8000508 <HAL_UART_MspInit+0x74>)
 80004b6:	69db      	ldr	r3, [r3, #28]
 80004b8:	4a13      	ldr	r2, [pc, #76]	@ (8000508 <HAL_UART_MspInit+0x74>)
 80004ba:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80004be:	61d3      	str	r3, [r2, #28]
 80004c0:	4b11      	ldr	r3, [pc, #68]	@ (8000508 <HAL_UART_MspInit+0x74>)
 80004c2:	69db      	ldr	r3, [r3, #28]
 80004c4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80004c8:	60fb      	str	r3, [r7, #12]
 80004ca:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80004cc:	4b0e      	ldr	r3, [pc, #56]	@ (8000508 <HAL_UART_MspInit+0x74>)
 80004ce:	699b      	ldr	r3, [r3, #24]
 80004d0:	4a0d      	ldr	r2, [pc, #52]	@ (8000508 <HAL_UART_MspInit+0x74>)
 80004d2:	f043 0304 	orr.w	r3, r3, #4
 80004d6:	6193      	str	r3, [r2, #24]
 80004d8:	4b0b      	ldr	r3, [pc, #44]	@ (8000508 <HAL_UART_MspInit+0x74>)
 80004da:	699b      	ldr	r3, [r3, #24]
 80004dc:	f003 0304 	and.w	r3, r3, #4
 80004e0:	60bb      	str	r3, [r7, #8]
 80004e2:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80004e4:	230c      	movs	r3, #12
 80004e6:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80004e8:	2302      	movs	r3, #2
 80004ea:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80004ec:	2302      	movs	r3, #2
 80004ee:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80004f0:	f107 0310 	add.w	r3, r7, #16
 80004f4:	4619      	mov	r1, r3
 80004f6:	4805      	ldr	r0, [pc, #20]	@ (800050c <HAL_UART_MspInit+0x78>)
 80004f8:	f000 fa3c 	bl	8000974 <HAL_GPIO_Init>

  /* USER CODE END USART2_MspInit 1 */

  }

}
 80004fc:	bf00      	nop
 80004fe:	3720      	adds	r7, #32
 8000500:	46bd      	mov	sp, r7
 8000502:	bd80      	pop	{r7, pc}
 8000504:	40004400 	.word	0x40004400
 8000508:	40021000 	.word	0x40021000
 800050c:	40010800 	.word	0x40010800

08000510 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000510:	b480      	push	{r7}
 8000512:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000514:	bf00      	nop
 8000516:	e7fd      	b.n	8000514 <NMI_Handler+0x4>

08000518 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000518:	b480      	push	{r7}
 800051a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800051c:	bf00      	nop
 800051e:	e7fd      	b.n	800051c <HardFault_Handler+0x4>

08000520 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000520:	b480      	push	{r7}
 8000522:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000524:	bf00      	nop
 8000526:	e7fd      	b.n	8000524 <MemManage_Handler+0x4>

08000528 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000528:	b480      	push	{r7}
 800052a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800052c:	bf00      	nop
 800052e:	e7fd      	b.n	800052c <BusFault_Handler+0x4>

08000530 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000530:	b480      	push	{r7}
 8000532:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000534:	bf00      	nop
 8000536:	e7fd      	b.n	8000534 <UsageFault_Handler+0x4>

08000538 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000538:	b480      	push	{r7}
 800053a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800053c:	bf00      	nop
 800053e:	46bd      	mov	sp, r7
 8000540:	bc80      	pop	{r7}
 8000542:	4770      	bx	lr

08000544 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000544:	b480      	push	{r7}
 8000546:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000548:	bf00      	nop
 800054a:	46bd      	mov	sp, r7
 800054c:	bc80      	pop	{r7}
 800054e:	4770      	bx	lr

08000550 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000550:	b480      	push	{r7}
 8000552:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000554:	bf00      	nop
 8000556:	46bd      	mov	sp, r7
 8000558:	bc80      	pop	{r7}
 800055a:	4770      	bx	lr

0800055c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800055c:	b580      	push	{r7, lr}
 800055e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000560:	f000 f8b4 	bl	80006cc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  	HAL_SYSTICK_IRQHandler();
 8000564:	f000 f9ff 	bl	8000966 <HAL_SYSTICK_IRQHandler>

  /* USER CODE END SysTick_IRQn 1 */
}
 8000568:	bf00      	nop
 800056a:	bd80      	pop	{r7, pc}

0800056c <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 800056c:	b580      	push	{r7, lr}
 800056e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 8000570:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8000574:	f000 fbb2 	bl	8000cdc <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8000578:	bf00      	nop
 800057a:	bd80      	pop	{r7, pc}

0800057c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800057c:	b580      	push	{r7, lr}
 800057e:	b086      	sub	sp, #24
 8000580:	af00      	add	r7, sp, #0
 8000582:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000584:	4a14      	ldr	r2, [pc, #80]	@ (80005d8 <_sbrk+0x5c>)
 8000586:	4b15      	ldr	r3, [pc, #84]	@ (80005dc <_sbrk+0x60>)
 8000588:	1ad3      	subs	r3, r2, r3
 800058a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800058c:	697b      	ldr	r3, [r7, #20]
 800058e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000590:	4b13      	ldr	r3, [pc, #76]	@ (80005e0 <_sbrk+0x64>)
 8000592:	681b      	ldr	r3, [r3, #0]
 8000594:	2b00      	cmp	r3, #0
 8000596:	d102      	bne.n	800059e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000598:	4b11      	ldr	r3, [pc, #68]	@ (80005e0 <_sbrk+0x64>)
 800059a:	4a12      	ldr	r2, [pc, #72]	@ (80005e4 <_sbrk+0x68>)
 800059c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800059e:	4b10      	ldr	r3, [pc, #64]	@ (80005e0 <_sbrk+0x64>)
 80005a0:	681a      	ldr	r2, [r3, #0]
 80005a2:	687b      	ldr	r3, [r7, #4]
 80005a4:	4413      	add	r3, r2
 80005a6:	693a      	ldr	r2, [r7, #16]
 80005a8:	429a      	cmp	r2, r3
 80005aa:	d207      	bcs.n	80005bc <_sbrk+0x40>
  {
    errno = ENOMEM;
 80005ac:	f002 fdc0 	bl	8003130 <__errno>
 80005b0:	4603      	mov	r3, r0
 80005b2:	220c      	movs	r2, #12
 80005b4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80005b6:	f04f 33ff 	mov.w	r3, #4294967295
 80005ba:	e009      	b.n	80005d0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80005bc:	4b08      	ldr	r3, [pc, #32]	@ (80005e0 <_sbrk+0x64>)
 80005be:	681b      	ldr	r3, [r3, #0]
 80005c0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80005c2:	4b07      	ldr	r3, [pc, #28]	@ (80005e0 <_sbrk+0x64>)
 80005c4:	681a      	ldr	r2, [r3, #0]
 80005c6:	687b      	ldr	r3, [r7, #4]
 80005c8:	4413      	add	r3, r2
 80005ca:	4a05      	ldr	r2, [pc, #20]	@ (80005e0 <_sbrk+0x64>)
 80005cc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80005ce:	68fb      	ldr	r3, [r7, #12]
}
 80005d0:	4618      	mov	r0, r3
 80005d2:	3718      	adds	r7, #24
 80005d4:	46bd      	mov	sp, r7
 80005d6:	bd80      	pop	{r7, pc}
 80005d8:	20005000 	.word	0x20005000
 80005dc:	00000400 	.word	0x00000400
 80005e0:	20000108 	.word	0x20000108
 80005e4:	200003c0 	.word	0x200003c0

080005e8 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80005e8:	b480      	push	{r7}
 80005ea:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80005ec:	bf00      	nop
 80005ee:	46bd      	mov	sp, r7
 80005f0:	bc80      	pop	{r7}
 80005f2:	4770      	bx	lr

080005f4 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 80005f4:	f7ff fff8 	bl	80005e8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80005f8:	480b      	ldr	r0, [pc, #44]	@ (8000628 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 80005fa:	490c      	ldr	r1, [pc, #48]	@ (800062c <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 80005fc:	4a0c      	ldr	r2, [pc, #48]	@ (8000630 <LoopFillZerobss+0x16>)
  movs r3, #0
 80005fe:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000600:	e002      	b.n	8000608 <LoopCopyDataInit>

08000602 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000602:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000604:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000606:	3304      	adds	r3, #4

08000608 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000608:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800060a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800060c:	d3f9      	bcc.n	8000602 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800060e:	4a09      	ldr	r2, [pc, #36]	@ (8000634 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8000610:	4c09      	ldr	r4, [pc, #36]	@ (8000638 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000612:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000614:	e001      	b.n	800061a <LoopFillZerobss>

08000616 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000616:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000618:	3204      	adds	r2, #4

0800061a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800061a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800061c:	d3fb      	bcc.n	8000616 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800061e:	f002 fd8d 	bl	800313c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000622:	f7ff fd9b 	bl	800015c <main>
  bx lr
 8000626:	4770      	bx	lr
  ldr r0, =_sdata
 8000628:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800062c:	200000a4 	.word	0x200000a4
  ldr r2, =_sidata
 8000630:	080042e4 	.word	0x080042e4
  ldr r2, =_sbss
 8000634:	200000a4 	.word	0x200000a4
  ldr r4, =_ebss
 8000638:	200003bc 	.word	0x200003bc

0800063c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800063c:	e7fe      	b.n	800063c <ADC1_2_IRQHandler>
	...

08000640 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000640:	b580      	push	{r7, lr}
 8000642:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000644:	4b08      	ldr	r3, [pc, #32]	@ (8000668 <HAL_Init+0x28>)
 8000646:	681b      	ldr	r3, [r3, #0]
 8000648:	4a07      	ldr	r2, [pc, #28]	@ (8000668 <HAL_Init+0x28>)
 800064a:	f043 0310 	orr.w	r3, r3, #16
 800064e:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000650:	2003      	movs	r0, #3
 8000652:	f000 f947 	bl	80008e4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000656:	2000      	movs	r0, #0
 8000658:	f000 f808 	bl	800066c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800065c:	f7ff fee8 	bl	8000430 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000660:	2300      	movs	r3, #0
}
 8000662:	4618      	mov	r0, r3
 8000664:	bd80      	pop	{r7, pc}
 8000666:	bf00      	nop
 8000668:	40022000 	.word	0x40022000

0800066c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800066c:	b580      	push	{r7, lr}
 800066e:	b082      	sub	sp, #8
 8000670:	af00      	add	r7, sp, #0
 8000672:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000674:	4b12      	ldr	r3, [pc, #72]	@ (80006c0 <HAL_InitTick+0x54>)
 8000676:	681a      	ldr	r2, [r3, #0]
 8000678:	4b12      	ldr	r3, [pc, #72]	@ (80006c4 <HAL_InitTick+0x58>)
 800067a:	781b      	ldrb	r3, [r3, #0]
 800067c:	4619      	mov	r1, r3
 800067e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000682:	fbb3 f3f1 	udiv	r3, r3, r1
 8000686:	fbb2 f3f3 	udiv	r3, r2, r3
 800068a:	4618      	mov	r0, r3
 800068c:	f000 f95f 	bl	800094e <HAL_SYSTICK_Config>
 8000690:	4603      	mov	r3, r0
 8000692:	2b00      	cmp	r3, #0
 8000694:	d001      	beq.n	800069a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000696:	2301      	movs	r3, #1
 8000698:	e00e      	b.n	80006b8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800069a:	687b      	ldr	r3, [r7, #4]
 800069c:	2b0f      	cmp	r3, #15
 800069e:	d80a      	bhi.n	80006b6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80006a0:	2200      	movs	r2, #0
 80006a2:	6879      	ldr	r1, [r7, #4]
 80006a4:	f04f 30ff 	mov.w	r0, #4294967295
 80006a8:	f000 f927 	bl	80008fa <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80006ac:	4a06      	ldr	r2, [pc, #24]	@ (80006c8 <HAL_InitTick+0x5c>)
 80006ae:	687b      	ldr	r3, [r7, #4]
 80006b0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80006b2:	2300      	movs	r3, #0
 80006b4:	e000      	b.n	80006b8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80006b6:	2301      	movs	r3, #1
}
 80006b8:	4618      	mov	r0, r3
 80006ba:	3708      	adds	r7, #8
 80006bc:	46bd      	mov	sp, r7
 80006be:	bd80      	pop	{r7, pc}
 80006c0:	20000000 	.word	0x20000000
 80006c4:	20000008 	.word	0x20000008
 80006c8:	20000004 	.word	0x20000004

080006cc <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80006cc:	b480      	push	{r7}
 80006ce:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80006d0:	4b05      	ldr	r3, [pc, #20]	@ (80006e8 <HAL_IncTick+0x1c>)
 80006d2:	781b      	ldrb	r3, [r3, #0]
 80006d4:	461a      	mov	r2, r3
 80006d6:	4b05      	ldr	r3, [pc, #20]	@ (80006ec <HAL_IncTick+0x20>)
 80006d8:	681b      	ldr	r3, [r3, #0]
 80006da:	4413      	add	r3, r2
 80006dc:	4a03      	ldr	r2, [pc, #12]	@ (80006ec <HAL_IncTick+0x20>)
 80006de:	6013      	str	r3, [r2, #0]
}
 80006e0:	bf00      	nop
 80006e2:	46bd      	mov	sp, r7
 80006e4:	bc80      	pop	{r7}
 80006e6:	4770      	bx	lr
 80006e8:	20000008 	.word	0x20000008
 80006ec:	2000010c 	.word	0x2000010c

080006f0 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80006f0:	b480      	push	{r7}
 80006f2:	af00      	add	r7, sp, #0
  return uwTick;
 80006f4:	4b02      	ldr	r3, [pc, #8]	@ (8000700 <HAL_GetTick+0x10>)
 80006f6:	681b      	ldr	r3, [r3, #0]
}
 80006f8:	4618      	mov	r0, r3
 80006fa:	46bd      	mov	sp, r7
 80006fc:	bc80      	pop	{r7}
 80006fe:	4770      	bx	lr
 8000700:	2000010c 	.word	0x2000010c

08000704 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000704:	b580      	push	{r7, lr}
 8000706:	b084      	sub	sp, #16
 8000708:	af00      	add	r7, sp, #0
 800070a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800070c:	f7ff fff0 	bl	80006f0 <HAL_GetTick>
 8000710:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000712:	687b      	ldr	r3, [r7, #4]
 8000714:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000716:	68fb      	ldr	r3, [r7, #12]
 8000718:	f1b3 3fff 	cmp.w	r3, #4294967295
 800071c:	d005      	beq.n	800072a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800071e:	4b0a      	ldr	r3, [pc, #40]	@ (8000748 <HAL_Delay+0x44>)
 8000720:	781b      	ldrb	r3, [r3, #0]
 8000722:	461a      	mov	r2, r3
 8000724:	68fb      	ldr	r3, [r7, #12]
 8000726:	4413      	add	r3, r2
 8000728:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800072a:	bf00      	nop
 800072c:	f7ff ffe0 	bl	80006f0 <HAL_GetTick>
 8000730:	4602      	mov	r2, r0
 8000732:	68bb      	ldr	r3, [r7, #8]
 8000734:	1ad3      	subs	r3, r2, r3
 8000736:	68fa      	ldr	r2, [r7, #12]
 8000738:	429a      	cmp	r2, r3
 800073a:	d8f7      	bhi.n	800072c <HAL_Delay+0x28>
  {
  }
}
 800073c:	bf00      	nop
 800073e:	bf00      	nop
 8000740:	3710      	adds	r7, #16
 8000742:	46bd      	mov	sp, r7
 8000744:	bd80      	pop	{r7, pc}
 8000746:	bf00      	nop
 8000748:	20000008 	.word	0x20000008

0800074c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800074c:	b480      	push	{r7}
 800074e:	b085      	sub	sp, #20
 8000750:	af00      	add	r7, sp, #0
 8000752:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000754:	687b      	ldr	r3, [r7, #4]
 8000756:	f003 0307 	and.w	r3, r3, #7
 800075a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800075c:	4b0c      	ldr	r3, [pc, #48]	@ (8000790 <__NVIC_SetPriorityGrouping+0x44>)
 800075e:	68db      	ldr	r3, [r3, #12]
 8000760:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000762:	68ba      	ldr	r2, [r7, #8]
 8000764:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000768:	4013      	ands	r3, r2
 800076a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 800076c:	68fb      	ldr	r3, [r7, #12]
 800076e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000770:	68bb      	ldr	r3, [r7, #8]
 8000772:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000774:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000778:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800077c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800077e:	4a04      	ldr	r2, [pc, #16]	@ (8000790 <__NVIC_SetPriorityGrouping+0x44>)
 8000780:	68bb      	ldr	r3, [r7, #8]
 8000782:	60d3      	str	r3, [r2, #12]
}
 8000784:	bf00      	nop
 8000786:	3714      	adds	r7, #20
 8000788:	46bd      	mov	sp, r7
 800078a:	bc80      	pop	{r7}
 800078c:	4770      	bx	lr
 800078e:	bf00      	nop
 8000790:	e000ed00 	.word	0xe000ed00

08000794 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000794:	b480      	push	{r7}
 8000796:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000798:	4b04      	ldr	r3, [pc, #16]	@ (80007ac <__NVIC_GetPriorityGrouping+0x18>)
 800079a:	68db      	ldr	r3, [r3, #12]
 800079c:	0a1b      	lsrs	r3, r3, #8
 800079e:	f003 0307 	and.w	r3, r3, #7
}
 80007a2:	4618      	mov	r0, r3
 80007a4:	46bd      	mov	sp, r7
 80007a6:	bc80      	pop	{r7}
 80007a8:	4770      	bx	lr
 80007aa:	bf00      	nop
 80007ac:	e000ed00 	.word	0xe000ed00

080007b0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80007b0:	b480      	push	{r7}
 80007b2:	b083      	sub	sp, #12
 80007b4:	af00      	add	r7, sp, #0
 80007b6:	4603      	mov	r3, r0
 80007b8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80007ba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80007be:	2b00      	cmp	r3, #0
 80007c0:	db0b      	blt.n	80007da <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80007c2:	79fb      	ldrb	r3, [r7, #7]
 80007c4:	f003 021f 	and.w	r2, r3, #31
 80007c8:	4906      	ldr	r1, [pc, #24]	@ (80007e4 <__NVIC_EnableIRQ+0x34>)
 80007ca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80007ce:	095b      	lsrs	r3, r3, #5
 80007d0:	2001      	movs	r0, #1
 80007d2:	fa00 f202 	lsl.w	r2, r0, r2
 80007d6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80007da:	bf00      	nop
 80007dc:	370c      	adds	r7, #12
 80007de:	46bd      	mov	sp, r7
 80007e0:	bc80      	pop	{r7}
 80007e2:	4770      	bx	lr
 80007e4:	e000e100 	.word	0xe000e100

080007e8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80007e8:	b480      	push	{r7}
 80007ea:	b083      	sub	sp, #12
 80007ec:	af00      	add	r7, sp, #0
 80007ee:	4603      	mov	r3, r0
 80007f0:	6039      	str	r1, [r7, #0]
 80007f2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80007f4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80007f8:	2b00      	cmp	r3, #0
 80007fa:	db0a      	blt.n	8000812 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80007fc:	683b      	ldr	r3, [r7, #0]
 80007fe:	b2da      	uxtb	r2, r3
 8000800:	490c      	ldr	r1, [pc, #48]	@ (8000834 <__NVIC_SetPriority+0x4c>)
 8000802:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000806:	0112      	lsls	r2, r2, #4
 8000808:	b2d2      	uxtb	r2, r2
 800080a:	440b      	add	r3, r1
 800080c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000810:	e00a      	b.n	8000828 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000812:	683b      	ldr	r3, [r7, #0]
 8000814:	b2da      	uxtb	r2, r3
 8000816:	4908      	ldr	r1, [pc, #32]	@ (8000838 <__NVIC_SetPriority+0x50>)
 8000818:	79fb      	ldrb	r3, [r7, #7]
 800081a:	f003 030f 	and.w	r3, r3, #15
 800081e:	3b04      	subs	r3, #4
 8000820:	0112      	lsls	r2, r2, #4
 8000822:	b2d2      	uxtb	r2, r2
 8000824:	440b      	add	r3, r1
 8000826:	761a      	strb	r2, [r3, #24]
}
 8000828:	bf00      	nop
 800082a:	370c      	adds	r7, #12
 800082c:	46bd      	mov	sp, r7
 800082e:	bc80      	pop	{r7}
 8000830:	4770      	bx	lr
 8000832:	bf00      	nop
 8000834:	e000e100 	.word	0xe000e100
 8000838:	e000ed00 	.word	0xe000ed00

0800083c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800083c:	b480      	push	{r7}
 800083e:	b089      	sub	sp, #36	@ 0x24
 8000840:	af00      	add	r7, sp, #0
 8000842:	60f8      	str	r0, [r7, #12]
 8000844:	60b9      	str	r1, [r7, #8]
 8000846:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000848:	68fb      	ldr	r3, [r7, #12]
 800084a:	f003 0307 	and.w	r3, r3, #7
 800084e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000850:	69fb      	ldr	r3, [r7, #28]
 8000852:	f1c3 0307 	rsb	r3, r3, #7
 8000856:	2b04      	cmp	r3, #4
 8000858:	bf28      	it	cs
 800085a:	2304      	movcs	r3, #4
 800085c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800085e:	69fb      	ldr	r3, [r7, #28]
 8000860:	3304      	adds	r3, #4
 8000862:	2b06      	cmp	r3, #6
 8000864:	d902      	bls.n	800086c <NVIC_EncodePriority+0x30>
 8000866:	69fb      	ldr	r3, [r7, #28]
 8000868:	3b03      	subs	r3, #3
 800086a:	e000      	b.n	800086e <NVIC_EncodePriority+0x32>
 800086c:	2300      	movs	r3, #0
 800086e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000870:	f04f 32ff 	mov.w	r2, #4294967295
 8000874:	69bb      	ldr	r3, [r7, #24]
 8000876:	fa02 f303 	lsl.w	r3, r2, r3
 800087a:	43da      	mvns	r2, r3
 800087c:	68bb      	ldr	r3, [r7, #8]
 800087e:	401a      	ands	r2, r3
 8000880:	697b      	ldr	r3, [r7, #20]
 8000882:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000884:	f04f 31ff 	mov.w	r1, #4294967295
 8000888:	697b      	ldr	r3, [r7, #20]
 800088a:	fa01 f303 	lsl.w	r3, r1, r3
 800088e:	43d9      	mvns	r1, r3
 8000890:	687b      	ldr	r3, [r7, #4]
 8000892:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000894:	4313      	orrs	r3, r2
         );
}
 8000896:	4618      	mov	r0, r3
 8000898:	3724      	adds	r7, #36	@ 0x24
 800089a:	46bd      	mov	sp, r7
 800089c:	bc80      	pop	{r7}
 800089e:	4770      	bx	lr

080008a0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80008a0:	b580      	push	{r7, lr}
 80008a2:	b082      	sub	sp, #8
 80008a4:	af00      	add	r7, sp, #0
 80008a6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80008a8:	687b      	ldr	r3, [r7, #4]
 80008aa:	3b01      	subs	r3, #1
 80008ac:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80008b0:	d301      	bcc.n	80008b6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80008b2:	2301      	movs	r3, #1
 80008b4:	e00f      	b.n	80008d6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80008b6:	4a0a      	ldr	r2, [pc, #40]	@ (80008e0 <SysTick_Config+0x40>)
 80008b8:	687b      	ldr	r3, [r7, #4]
 80008ba:	3b01      	subs	r3, #1
 80008bc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80008be:	210f      	movs	r1, #15
 80008c0:	f04f 30ff 	mov.w	r0, #4294967295
 80008c4:	f7ff ff90 	bl	80007e8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80008c8:	4b05      	ldr	r3, [pc, #20]	@ (80008e0 <SysTick_Config+0x40>)
 80008ca:	2200      	movs	r2, #0
 80008cc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80008ce:	4b04      	ldr	r3, [pc, #16]	@ (80008e0 <SysTick_Config+0x40>)
 80008d0:	2207      	movs	r2, #7
 80008d2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80008d4:	2300      	movs	r3, #0
}
 80008d6:	4618      	mov	r0, r3
 80008d8:	3708      	adds	r7, #8
 80008da:	46bd      	mov	sp, r7
 80008dc:	bd80      	pop	{r7, pc}
 80008de:	bf00      	nop
 80008e0:	e000e010 	.word	0xe000e010

080008e4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80008e4:	b580      	push	{r7, lr}
 80008e6:	b082      	sub	sp, #8
 80008e8:	af00      	add	r7, sp, #0
 80008ea:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80008ec:	6878      	ldr	r0, [r7, #4]
 80008ee:	f7ff ff2d 	bl	800074c <__NVIC_SetPriorityGrouping>
}
 80008f2:	bf00      	nop
 80008f4:	3708      	adds	r7, #8
 80008f6:	46bd      	mov	sp, r7
 80008f8:	bd80      	pop	{r7, pc}

080008fa <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80008fa:	b580      	push	{r7, lr}
 80008fc:	b086      	sub	sp, #24
 80008fe:	af00      	add	r7, sp, #0
 8000900:	4603      	mov	r3, r0
 8000902:	60b9      	str	r1, [r7, #8]
 8000904:	607a      	str	r2, [r7, #4]
 8000906:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000908:	2300      	movs	r3, #0
 800090a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800090c:	f7ff ff42 	bl	8000794 <__NVIC_GetPriorityGrouping>
 8000910:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000912:	687a      	ldr	r2, [r7, #4]
 8000914:	68b9      	ldr	r1, [r7, #8]
 8000916:	6978      	ldr	r0, [r7, #20]
 8000918:	f7ff ff90 	bl	800083c <NVIC_EncodePriority>
 800091c:	4602      	mov	r2, r0
 800091e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000922:	4611      	mov	r1, r2
 8000924:	4618      	mov	r0, r3
 8000926:	f7ff ff5f 	bl	80007e8 <__NVIC_SetPriority>
}
 800092a:	bf00      	nop
 800092c:	3718      	adds	r7, #24
 800092e:	46bd      	mov	sp, r7
 8000930:	bd80      	pop	{r7, pc}

08000932 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000932:	b580      	push	{r7, lr}
 8000934:	b082      	sub	sp, #8
 8000936:	af00      	add	r7, sp, #0
 8000938:	4603      	mov	r3, r0
 800093a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800093c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000940:	4618      	mov	r0, r3
 8000942:	f7ff ff35 	bl	80007b0 <__NVIC_EnableIRQ>
}
 8000946:	bf00      	nop
 8000948:	3708      	adds	r7, #8
 800094a:	46bd      	mov	sp, r7
 800094c:	bd80      	pop	{r7, pc}

0800094e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800094e:	b580      	push	{r7, lr}
 8000950:	b082      	sub	sp, #8
 8000952:	af00      	add	r7, sp, #0
 8000954:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000956:	6878      	ldr	r0, [r7, #4]
 8000958:	f7ff ffa2 	bl	80008a0 <SysTick_Config>
 800095c:	4603      	mov	r3, r0
}
 800095e:	4618      	mov	r0, r3
 8000960:	3708      	adds	r7, #8
 8000962:	46bd      	mov	sp, r7
 8000964:	bd80      	pop	{r7, pc}

08000966 <HAL_SYSTICK_IRQHandler>:
/**
  * @brief  This function handles SYSTICK interrupt request.
  * @retval None
  */
void HAL_SYSTICK_IRQHandler(void)
{
 8000966:	b580      	push	{r7, lr}
 8000968:	af00      	add	r7, sp, #0
  HAL_SYSTICK_Callback();
 800096a:	f000 fff3 	bl	8001954 <HAL_SYSTICK_Callback>
}
 800096e:	bf00      	nop
 8000970:	bd80      	pop	{r7, pc}
	...

08000974 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000974:	b480      	push	{r7}
 8000976:	b08b      	sub	sp, #44	@ 0x2c
 8000978:	af00      	add	r7, sp, #0
 800097a:	6078      	str	r0, [r7, #4]
 800097c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800097e:	2300      	movs	r3, #0
 8000980:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8000982:	2300      	movs	r3, #0
 8000984:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000986:	e169      	b.n	8000c5c <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8000988:	2201      	movs	r2, #1
 800098a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800098c:	fa02 f303 	lsl.w	r3, r2, r3
 8000990:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000992:	683b      	ldr	r3, [r7, #0]
 8000994:	681b      	ldr	r3, [r3, #0]
 8000996:	69fa      	ldr	r2, [r7, #28]
 8000998:	4013      	ands	r3, r2
 800099a:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 800099c:	69ba      	ldr	r2, [r7, #24]
 800099e:	69fb      	ldr	r3, [r7, #28]
 80009a0:	429a      	cmp	r2, r3
 80009a2:	f040 8158 	bne.w	8000c56 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80009a6:	683b      	ldr	r3, [r7, #0]
 80009a8:	685b      	ldr	r3, [r3, #4]
 80009aa:	4a9a      	ldr	r2, [pc, #616]	@ (8000c14 <HAL_GPIO_Init+0x2a0>)
 80009ac:	4293      	cmp	r3, r2
 80009ae:	d05e      	beq.n	8000a6e <HAL_GPIO_Init+0xfa>
 80009b0:	4a98      	ldr	r2, [pc, #608]	@ (8000c14 <HAL_GPIO_Init+0x2a0>)
 80009b2:	4293      	cmp	r3, r2
 80009b4:	d875      	bhi.n	8000aa2 <HAL_GPIO_Init+0x12e>
 80009b6:	4a98      	ldr	r2, [pc, #608]	@ (8000c18 <HAL_GPIO_Init+0x2a4>)
 80009b8:	4293      	cmp	r3, r2
 80009ba:	d058      	beq.n	8000a6e <HAL_GPIO_Init+0xfa>
 80009bc:	4a96      	ldr	r2, [pc, #600]	@ (8000c18 <HAL_GPIO_Init+0x2a4>)
 80009be:	4293      	cmp	r3, r2
 80009c0:	d86f      	bhi.n	8000aa2 <HAL_GPIO_Init+0x12e>
 80009c2:	4a96      	ldr	r2, [pc, #600]	@ (8000c1c <HAL_GPIO_Init+0x2a8>)
 80009c4:	4293      	cmp	r3, r2
 80009c6:	d052      	beq.n	8000a6e <HAL_GPIO_Init+0xfa>
 80009c8:	4a94      	ldr	r2, [pc, #592]	@ (8000c1c <HAL_GPIO_Init+0x2a8>)
 80009ca:	4293      	cmp	r3, r2
 80009cc:	d869      	bhi.n	8000aa2 <HAL_GPIO_Init+0x12e>
 80009ce:	4a94      	ldr	r2, [pc, #592]	@ (8000c20 <HAL_GPIO_Init+0x2ac>)
 80009d0:	4293      	cmp	r3, r2
 80009d2:	d04c      	beq.n	8000a6e <HAL_GPIO_Init+0xfa>
 80009d4:	4a92      	ldr	r2, [pc, #584]	@ (8000c20 <HAL_GPIO_Init+0x2ac>)
 80009d6:	4293      	cmp	r3, r2
 80009d8:	d863      	bhi.n	8000aa2 <HAL_GPIO_Init+0x12e>
 80009da:	4a92      	ldr	r2, [pc, #584]	@ (8000c24 <HAL_GPIO_Init+0x2b0>)
 80009dc:	4293      	cmp	r3, r2
 80009de:	d046      	beq.n	8000a6e <HAL_GPIO_Init+0xfa>
 80009e0:	4a90      	ldr	r2, [pc, #576]	@ (8000c24 <HAL_GPIO_Init+0x2b0>)
 80009e2:	4293      	cmp	r3, r2
 80009e4:	d85d      	bhi.n	8000aa2 <HAL_GPIO_Init+0x12e>
 80009e6:	2b12      	cmp	r3, #18
 80009e8:	d82a      	bhi.n	8000a40 <HAL_GPIO_Init+0xcc>
 80009ea:	2b12      	cmp	r3, #18
 80009ec:	d859      	bhi.n	8000aa2 <HAL_GPIO_Init+0x12e>
 80009ee:	a201      	add	r2, pc, #4	@ (adr r2, 80009f4 <HAL_GPIO_Init+0x80>)
 80009f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80009f4:	08000a6f 	.word	0x08000a6f
 80009f8:	08000a49 	.word	0x08000a49
 80009fc:	08000a5b 	.word	0x08000a5b
 8000a00:	08000a9d 	.word	0x08000a9d
 8000a04:	08000aa3 	.word	0x08000aa3
 8000a08:	08000aa3 	.word	0x08000aa3
 8000a0c:	08000aa3 	.word	0x08000aa3
 8000a10:	08000aa3 	.word	0x08000aa3
 8000a14:	08000aa3 	.word	0x08000aa3
 8000a18:	08000aa3 	.word	0x08000aa3
 8000a1c:	08000aa3 	.word	0x08000aa3
 8000a20:	08000aa3 	.word	0x08000aa3
 8000a24:	08000aa3 	.word	0x08000aa3
 8000a28:	08000aa3 	.word	0x08000aa3
 8000a2c:	08000aa3 	.word	0x08000aa3
 8000a30:	08000aa3 	.word	0x08000aa3
 8000a34:	08000aa3 	.word	0x08000aa3
 8000a38:	08000a51 	.word	0x08000a51
 8000a3c:	08000a65 	.word	0x08000a65
 8000a40:	4a79      	ldr	r2, [pc, #484]	@ (8000c28 <HAL_GPIO_Init+0x2b4>)
 8000a42:	4293      	cmp	r3, r2
 8000a44:	d013      	beq.n	8000a6e <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8000a46:	e02c      	b.n	8000aa2 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8000a48:	683b      	ldr	r3, [r7, #0]
 8000a4a:	68db      	ldr	r3, [r3, #12]
 8000a4c:	623b      	str	r3, [r7, #32]
          break;
 8000a4e:	e029      	b.n	8000aa4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8000a50:	683b      	ldr	r3, [r7, #0]
 8000a52:	68db      	ldr	r3, [r3, #12]
 8000a54:	3304      	adds	r3, #4
 8000a56:	623b      	str	r3, [r7, #32]
          break;
 8000a58:	e024      	b.n	8000aa4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8000a5a:	683b      	ldr	r3, [r7, #0]
 8000a5c:	68db      	ldr	r3, [r3, #12]
 8000a5e:	3308      	adds	r3, #8
 8000a60:	623b      	str	r3, [r7, #32]
          break;
 8000a62:	e01f      	b.n	8000aa4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8000a64:	683b      	ldr	r3, [r7, #0]
 8000a66:	68db      	ldr	r3, [r3, #12]
 8000a68:	330c      	adds	r3, #12
 8000a6a:	623b      	str	r3, [r7, #32]
          break;
 8000a6c:	e01a      	b.n	8000aa4 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8000a6e:	683b      	ldr	r3, [r7, #0]
 8000a70:	689b      	ldr	r3, [r3, #8]
 8000a72:	2b00      	cmp	r3, #0
 8000a74:	d102      	bne.n	8000a7c <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8000a76:	2304      	movs	r3, #4
 8000a78:	623b      	str	r3, [r7, #32]
          break;
 8000a7a:	e013      	b.n	8000aa4 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8000a7c:	683b      	ldr	r3, [r7, #0]
 8000a7e:	689b      	ldr	r3, [r3, #8]
 8000a80:	2b01      	cmp	r3, #1
 8000a82:	d105      	bne.n	8000a90 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000a84:	2308      	movs	r3, #8
 8000a86:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8000a88:	687b      	ldr	r3, [r7, #4]
 8000a8a:	69fa      	ldr	r2, [r7, #28]
 8000a8c:	611a      	str	r2, [r3, #16]
          break;
 8000a8e:	e009      	b.n	8000aa4 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000a90:	2308      	movs	r3, #8
 8000a92:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8000a94:	687b      	ldr	r3, [r7, #4]
 8000a96:	69fa      	ldr	r2, [r7, #28]
 8000a98:	615a      	str	r2, [r3, #20]
          break;
 8000a9a:	e003      	b.n	8000aa4 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8000a9c:	2300      	movs	r3, #0
 8000a9e:	623b      	str	r3, [r7, #32]
          break;
 8000aa0:	e000      	b.n	8000aa4 <HAL_GPIO_Init+0x130>
          break;
 8000aa2:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8000aa4:	69bb      	ldr	r3, [r7, #24]
 8000aa6:	2bff      	cmp	r3, #255	@ 0xff
 8000aa8:	d801      	bhi.n	8000aae <HAL_GPIO_Init+0x13a>
 8000aaa:	687b      	ldr	r3, [r7, #4]
 8000aac:	e001      	b.n	8000ab2 <HAL_GPIO_Init+0x13e>
 8000aae:	687b      	ldr	r3, [r7, #4]
 8000ab0:	3304      	adds	r3, #4
 8000ab2:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8000ab4:	69bb      	ldr	r3, [r7, #24]
 8000ab6:	2bff      	cmp	r3, #255	@ 0xff
 8000ab8:	d802      	bhi.n	8000ac0 <HAL_GPIO_Init+0x14c>
 8000aba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000abc:	009b      	lsls	r3, r3, #2
 8000abe:	e002      	b.n	8000ac6 <HAL_GPIO_Init+0x152>
 8000ac0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000ac2:	3b08      	subs	r3, #8
 8000ac4:	009b      	lsls	r3, r3, #2
 8000ac6:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8000ac8:	697b      	ldr	r3, [r7, #20]
 8000aca:	681a      	ldr	r2, [r3, #0]
 8000acc:	210f      	movs	r1, #15
 8000ace:	693b      	ldr	r3, [r7, #16]
 8000ad0:	fa01 f303 	lsl.w	r3, r1, r3
 8000ad4:	43db      	mvns	r3, r3
 8000ad6:	401a      	ands	r2, r3
 8000ad8:	6a39      	ldr	r1, [r7, #32]
 8000ada:	693b      	ldr	r3, [r7, #16]
 8000adc:	fa01 f303 	lsl.w	r3, r1, r3
 8000ae0:	431a      	orrs	r2, r3
 8000ae2:	697b      	ldr	r3, [r7, #20]
 8000ae4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000ae6:	683b      	ldr	r3, [r7, #0]
 8000ae8:	685b      	ldr	r3, [r3, #4]
 8000aea:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000aee:	2b00      	cmp	r3, #0
 8000af0:	f000 80b1 	beq.w	8000c56 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8000af4:	4b4d      	ldr	r3, [pc, #308]	@ (8000c2c <HAL_GPIO_Init+0x2b8>)
 8000af6:	699b      	ldr	r3, [r3, #24]
 8000af8:	4a4c      	ldr	r2, [pc, #304]	@ (8000c2c <HAL_GPIO_Init+0x2b8>)
 8000afa:	f043 0301 	orr.w	r3, r3, #1
 8000afe:	6193      	str	r3, [r2, #24]
 8000b00:	4b4a      	ldr	r3, [pc, #296]	@ (8000c2c <HAL_GPIO_Init+0x2b8>)
 8000b02:	699b      	ldr	r3, [r3, #24]
 8000b04:	f003 0301 	and.w	r3, r3, #1
 8000b08:	60bb      	str	r3, [r7, #8]
 8000b0a:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8000b0c:	4a48      	ldr	r2, [pc, #288]	@ (8000c30 <HAL_GPIO_Init+0x2bc>)
 8000b0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000b10:	089b      	lsrs	r3, r3, #2
 8000b12:	3302      	adds	r3, #2
 8000b14:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000b18:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8000b1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000b1c:	f003 0303 	and.w	r3, r3, #3
 8000b20:	009b      	lsls	r3, r3, #2
 8000b22:	220f      	movs	r2, #15
 8000b24:	fa02 f303 	lsl.w	r3, r2, r3
 8000b28:	43db      	mvns	r3, r3
 8000b2a:	68fa      	ldr	r2, [r7, #12]
 8000b2c:	4013      	ands	r3, r2
 8000b2e:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8000b30:	687b      	ldr	r3, [r7, #4]
 8000b32:	4a40      	ldr	r2, [pc, #256]	@ (8000c34 <HAL_GPIO_Init+0x2c0>)
 8000b34:	4293      	cmp	r3, r2
 8000b36:	d013      	beq.n	8000b60 <HAL_GPIO_Init+0x1ec>
 8000b38:	687b      	ldr	r3, [r7, #4]
 8000b3a:	4a3f      	ldr	r2, [pc, #252]	@ (8000c38 <HAL_GPIO_Init+0x2c4>)
 8000b3c:	4293      	cmp	r3, r2
 8000b3e:	d00d      	beq.n	8000b5c <HAL_GPIO_Init+0x1e8>
 8000b40:	687b      	ldr	r3, [r7, #4]
 8000b42:	4a3e      	ldr	r2, [pc, #248]	@ (8000c3c <HAL_GPIO_Init+0x2c8>)
 8000b44:	4293      	cmp	r3, r2
 8000b46:	d007      	beq.n	8000b58 <HAL_GPIO_Init+0x1e4>
 8000b48:	687b      	ldr	r3, [r7, #4]
 8000b4a:	4a3d      	ldr	r2, [pc, #244]	@ (8000c40 <HAL_GPIO_Init+0x2cc>)
 8000b4c:	4293      	cmp	r3, r2
 8000b4e:	d101      	bne.n	8000b54 <HAL_GPIO_Init+0x1e0>
 8000b50:	2303      	movs	r3, #3
 8000b52:	e006      	b.n	8000b62 <HAL_GPIO_Init+0x1ee>
 8000b54:	2304      	movs	r3, #4
 8000b56:	e004      	b.n	8000b62 <HAL_GPIO_Init+0x1ee>
 8000b58:	2302      	movs	r3, #2
 8000b5a:	e002      	b.n	8000b62 <HAL_GPIO_Init+0x1ee>
 8000b5c:	2301      	movs	r3, #1
 8000b5e:	e000      	b.n	8000b62 <HAL_GPIO_Init+0x1ee>
 8000b60:	2300      	movs	r3, #0
 8000b62:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000b64:	f002 0203 	and.w	r2, r2, #3
 8000b68:	0092      	lsls	r2, r2, #2
 8000b6a:	4093      	lsls	r3, r2
 8000b6c:	68fa      	ldr	r2, [r7, #12]
 8000b6e:	4313      	orrs	r3, r2
 8000b70:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8000b72:	492f      	ldr	r1, [pc, #188]	@ (8000c30 <HAL_GPIO_Init+0x2bc>)
 8000b74:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000b76:	089b      	lsrs	r3, r3, #2
 8000b78:	3302      	adds	r3, #2
 8000b7a:	68fa      	ldr	r2, [r7, #12]
 8000b7c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000b80:	683b      	ldr	r3, [r7, #0]
 8000b82:	685b      	ldr	r3, [r3, #4]
 8000b84:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8000b88:	2b00      	cmp	r3, #0
 8000b8a:	d006      	beq.n	8000b9a <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8000b8c:	4b2d      	ldr	r3, [pc, #180]	@ (8000c44 <HAL_GPIO_Init+0x2d0>)
 8000b8e:	689a      	ldr	r2, [r3, #8]
 8000b90:	492c      	ldr	r1, [pc, #176]	@ (8000c44 <HAL_GPIO_Init+0x2d0>)
 8000b92:	69bb      	ldr	r3, [r7, #24]
 8000b94:	4313      	orrs	r3, r2
 8000b96:	608b      	str	r3, [r1, #8]
 8000b98:	e006      	b.n	8000ba8 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8000b9a:	4b2a      	ldr	r3, [pc, #168]	@ (8000c44 <HAL_GPIO_Init+0x2d0>)
 8000b9c:	689a      	ldr	r2, [r3, #8]
 8000b9e:	69bb      	ldr	r3, [r7, #24]
 8000ba0:	43db      	mvns	r3, r3
 8000ba2:	4928      	ldr	r1, [pc, #160]	@ (8000c44 <HAL_GPIO_Init+0x2d0>)
 8000ba4:	4013      	ands	r3, r2
 8000ba6:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000ba8:	683b      	ldr	r3, [r7, #0]
 8000baa:	685b      	ldr	r3, [r3, #4]
 8000bac:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000bb0:	2b00      	cmp	r3, #0
 8000bb2:	d006      	beq.n	8000bc2 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8000bb4:	4b23      	ldr	r3, [pc, #140]	@ (8000c44 <HAL_GPIO_Init+0x2d0>)
 8000bb6:	68da      	ldr	r2, [r3, #12]
 8000bb8:	4922      	ldr	r1, [pc, #136]	@ (8000c44 <HAL_GPIO_Init+0x2d0>)
 8000bba:	69bb      	ldr	r3, [r7, #24]
 8000bbc:	4313      	orrs	r3, r2
 8000bbe:	60cb      	str	r3, [r1, #12]
 8000bc0:	e006      	b.n	8000bd0 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8000bc2:	4b20      	ldr	r3, [pc, #128]	@ (8000c44 <HAL_GPIO_Init+0x2d0>)
 8000bc4:	68da      	ldr	r2, [r3, #12]
 8000bc6:	69bb      	ldr	r3, [r7, #24]
 8000bc8:	43db      	mvns	r3, r3
 8000bca:	491e      	ldr	r1, [pc, #120]	@ (8000c44 <HAL_GPIO_Init+0x2d0>)
 8000bcc:	4013      	ands	r3, r2
 8000bce:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000bd0:	683b      	ldr	r3, [r7, #0]
 8000bd2:	685b      	ldr	r3, [r3, #4]
 8000bd4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000bd8:	2b00      	cmp	r3, #0
 8000bda:	d006      	beq.n	8000bea <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8000bdc:	4b19      	ldr	r3, [pc, #100]	@ (8000c44 <HAL_GPIO_Init+0x2d0>)
 8000bde:	685a      	ldr	r2, [r3, #4]
 8000be0:	4918      	ldr	r1, [pc, #96]	@ (8000c44 <HAL_GPIO_Init+0x2d0>)
 8000be2:	69bb      	ldr	r3, [r7, #24]
 8000be4:	4313      	orrs	r3, r2
 8000be6:	604b      	str	r3, [r1, #4]
 8000be8:	e006      	b.n	8000bf8 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8000bea:	4b16      	ldr	r3, [pc, #88]	@ (8000c44 <HAL_GPIO_Init+0x2d0>)
 8000bec:	685a      	ldr	r2, [r3, #4]
 8000bee:	69bb      	ldr	r3, [r7, #24]
 8000bf0:	43db      	mvns	r3, r3
 8000bf2:	4914      	ldr	r1, [pc, #80]	@ (8000c44 <HAL_GPIO_Init+0x2d0>)
 8000bf4:	4013      	ands	r3, r2
 8000bf6:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000bf8:	683b      	ldr	r3, [r7, #0]
 8000bfa:	685b      	ldr	r3, [r3, #4]
 8000bfc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000c00:	2b00      	cmp	r3, #0
 8000c02:	d021      	beq.n	8000c48 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8000c04:	4b0f      	ldr	r3, [pc, #60]	@ (8000c44 <HAL_GPIO_Init+0x2d0>)
 8000c06:	681a      	ldr	r2, [r3, #0]
 8000c08:	490e      	ldr	r1, [pc, #56]	@ (8000c44 <HAL_GPIO_Init+0x2d0>)
 8000c0a:	69bb      	ldr	r3, [r7, #24]
 8000c0c:	4313      	orrs	r3, r2
 8000c0e:	600b      	str	r3, [r1, #0]
 8000c10:	e021      	b.n	8000c56 <HAL_GPIO_Init+0x2e2>
 8000c12:	bf00      	nop
 8000c14:	10320000 	.word	0x10320000
 8000c18:	10310000 	.word	0x10310000
 8000c1c:	10220000 	.word	0x10220000
 8000c20:	10210000 	.word	0x10210000
 8000c24:	10120000 	.word	0x10120000
 8000c28:	10110000 	.word	0x10110000
 8000c2c:	40021000 	.word	0x40021000
 8000c30:	40010000 	.word	0x40010000
 8000c34:	40010800 	.word	0x40010800
 8000c38:	40010c00 	.word	0x40010c00
 8000c3c:	40011000 	.word	0x40011000
 8000c40:	40011400 	.word	0x40011400
 8000c44:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8000c48:	4b0b      	ldr	r3, [pc, #44]	@ (8000c78 <HAL_GPIO_Init+0x304>)
 8000c4a:	681a      	ldr	r2, [r3, #0]
 8000c4c:	69bb      	ldr	r3, [r7, #24]
 8000c4e:	43db      	mvns	r3, r3
 8000c50:	4909      	ldr	r1, [pc, #36]	@ (8000c78 <HAL_GPIO_Init+0x304>)
 8000c52:	4013      	ands	r3, r2
 8000c54:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8000c56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000c58:	3301      	adds	r3, #1
 8000c5a:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000c5c:	683b      	ldr	r3, [r7, #0]
 8000c5e:	681a      	ldr	r2, [r3, #0]
 8000c60:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000c62:	fa22 f303 	lsr.w	r3, r2, r3
 8000c66:	2b00      	cmp	r3, #0
 8000c68:	f47f ae8e 	bne.w	8000988 <HAL_GPIO_Init+0x14>
  }
}
 8000c6c:	bf00      	nop
 8000c6e:	bf00      	nop
 8000c70:	372c      	adds	r7, #44	@ 0x2c
 8000c72:	46bd      	mov	sp, r7
 8000c74:	bc80      	pop	{r7}
 8000c76:	4770      	bx	lr
 8000c78:	40010400 	.word	0x40010400

08000c7c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8000c7c:	b480      	push	{r7}
 8000c7e:	b085      	sub	sp, #20
 8000c80:	af00      	add	r7, sp, #0
 8000c82:	6078      	str	r0, [r7, #4]
 8000c84:	460b      	mov	r3, r1
 8000c86:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8000c88:	687b      	ldr	r3, [r7, #4]
 8000c8a:	689a      	ldr	r2, [r3, #8]
 8000c8c:	887b      	ldrh	r3, [r7, #2]
 8000c8e:	4013      	ands	r3, r2
 8000c90:	2b00      	cmp	r3, #0
 8000c92:	d002      	beq.n	8000c9a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8000c94:	2301      	movs	r3, #1
 8000c96:	73fb      	strb	r3, [r7, #15]
 8000c98:	e001      	b.n	8000c9e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8000c9a:	2300      	movs	r3, #0
 8000c9c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8000c9e:	7bfb      	ldrb	r3, [r7, #15]
}
 8000ca0:	4618      	mov	r0, r3
 8000ca2:	3714      	adds	r7, #20
 8000ca4:	46bd      	mov	sp, r7
 8000ca6:	bc80      	pop	{r7}
 8000ca8:	4770      	bx	lr

08000caa <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000caa:	b480      	push	{r7}
 8000cac:	b083      	sub	sp, #12
 8000cae:	af00      	add	r7, sp, #0
 8000cb0:	6078      	str	r0, [r7, #4]
 8000cb2:	460b      	mov	r3, r1
 8000cb4:	807b      	strh	r3, [r7, #2]
 8000cb6:	4613      	mov	r3, r2
 8000cb8:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000cba:	787b      	ldrb	r3, [r7, #1]
 8000cbc:	2b00      	cmp	r3, #0
 8000cbe:	d003      	beq.n	8000cc8 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8000cc0:	887a      	ldrh	r2, [r7, #2]
 8000cc2:	687b      	ldr	r3, [r7, #4]
 8000cc4:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8000cc6:	e003      	b.n	8000cd0 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8000cc8:	887b      	ldrh	r3, [r7, #2]
 8000cca:	041a      	lsls	r2, r3, #16
 8000ccc:	687b      	ldr	r3, [r7, #4]
 8000cce:	611a      	str	r2, [r3, #16]
}
 8000cd0:	bf00      	nop
 8000cd2:	370c      	adds	r7, #12
 8000cd4:	46bd      	mov	sp, r7
 8000cd6:	bc80      	pop	{r7}
 8000cd8:	4770      	bx	lr
	...

08000cdc <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8000cdc:	b580      	push	{r7, lr}
 8000cde:	b082      	sub	sp, #8
 8000ce0:	af00      	add	r7, sp, #0
 8000ce2:	4603      	mov	r3, r0
 8000ce4:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8000ce6:	4b08      	ldr	r3, [pc, #32]	@ (8000d08 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8000ce8:	695a      	ldr	r2, [r3, #20]
 8000cea:	88fb      	ldrh	r3, [r7, #6]
 8000cec:	4013      	ands	r3, r2
 8000cee:	2b00      	cmp	r3, #0
 8000cf0:	d006      	beq.n	8000d00 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8000cf2:	4a05      	ldr	r2, [pc, #20]	@ (8000d08 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8000cf4:	88fb      	ldrh	r3, [r7, #6]
 8000cf6:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8000cf8:	88fb      	ldrh	r3, [r7, #6]
 8000cfa:	4618      	mov	r0, r3
 8000cfc:	f000 f806 	bl	8000d0c <HAL_GPIO_EXTI_Callback>
  }
}
 8000d00:	bf00      	nop
 8000d02:	3708      	adds	r7, #8
 8000d04:	46bd      	mov	sp, r7
 8000d06:	bd80      	pop	{r7, pc}
 8000d08:	40010400 	.word	0x40010400

08000d0c <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8000d0c:	b480      	push	{r7}
 8000d0e:	b083      	sub	sp, #12
 8000d10:	af00      	add	r7, sp, #0
 8000d12:	4603      	mov	r3, r0
 8000d14:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8000d16:	bf00      	nop
 8000d18:	370c      	adds	r7, #12
 8000d1a:	46bd      	mov	sp, r7
 8000d1c:	bc80      	pop	{r7}
 8000d1e:	4770      	bx	lr

08000d20 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000d20:	b580      	push	{r7, lr}
 8000d22:	b086      	sub	sp, #24
 8000d24:	af00      	add	r7, sp, #0
 8000d26:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8000d28:	687b      	ldr	r3, [r7, #4]
 8000d2a:	2b00      	cmp	r3, #0
 8000d2c:	d101      	bne.n	8000d32 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8000d2e:	2301      	movs	r3, #1
 8000d30:	e272      	b.n	8001218 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000d32:	687b      	ldr	r3, [r7, #4]
 8000d34:	681b      	ldr	r3, [r3, #0]
 8000d36:	f003 0301 	and.w	r3, r3, #1
 8000d3a:	2b00      	cmp	r3, #0
 8000d3c:	f000 8087 	beq.w	8000e4e <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8000d40:	4b92      	ldr	r3, [pc, #584]	@ (8000f8c <HAL_RCC_OscConfig+0x26c>)
 8000d42:	685b      	ldr	r3, [r3, #4]
 8000d44:	f003 030c 	and.w	r3, r3, #12
 8000d48:	2b04      	cmp	r3, #4
 8000d4a:	d00c      	beq.n	8000d66 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000d4c:	4b8f      	ldr	r3, [pc, #572]	@ (8000f8c <HAL_RCC_OscConfig+0x26c>)
 8000d4e:	685b      	ldr	r3, [r3, #4]
 8000d50:	f003 030c 	and.w	r3, r3, #12
 8000d54:	2b08      	cmp	r3, #8
 8000d56:	d112      	bne.n	8000d7e <HAL_RCC_OscConfig+0x5e>
 8000d58:	4b8c      	ldr	r3, [pc, #560]	@ (8000f8c <HAL_RCC_OscConfig+0x26c>)
 8000d5a:	685b      	ldr	r3, [r3, #4]
 8000d5c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000d60:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8000d64:	d10b      	bne.n	8000d7e <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000d66:	4b89      	ldr	r3, [pc, #548]	@ (8000f8c <HAL_RCC_OscConfig+0x26c>)
 8000d68:	681b      	ldr	r3, [r3, #0]
 8000d6a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000d6e:	2b00      	cmp	r3, #0
 8000d70:	d06c      	beq.n	8000e4c <HAL_RCC_OscConfig+0x12c>
 8000d72:	687b      	ldr	r3, [r7, #4]
 8000d74:	685b      	ldr	r3, [r3, #4]
 8000d76:	2b00      	cmp	r3, #0
 8000d78:	d168      	bne.n	8000e4c <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8000d7a:	2301      	movs	r3, #1
 8000d7c:	e24c      	b.n	8001218 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000d7e:	687b      	ldr	r3, [r7, #4]
 8000d80:	685b      	ldr	r3, [r3, #4]
 8000d82:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8000d86:	d106      	bne.n	8000d96 <HAL_RCC_OscConfig+0x76>
 8000d88:	4b80      	ldr	r3, [pc, #512]	@ (8000f8c <HAL_RCC_OscConfig+0x26c>)
 8000d8a:	681b      	ldr	r3, [r3, #0]
 8000d8c:	4a7f      	ldr	r2, [pc, #508]	@ (8000f8c <HAL_RCC_OscConfig+0x26c>)
 8000d8e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000d92:	6013      	str	r3, [r2, #0]
 8000d94:	e02e      	b.n	8000df4 <HAL_RCC_OscConfig+0xd4>
 8000d96:	687b      	ldr	r3, [r7, #4]
 8000d98:	685b      	ldr	r3, [r3, #4]
 8000d9a:	2b00      	cmp	r3, #0
 8000d9c:	d10c      	bne.n	8000db8 <HAL_RCC_OscConfig+0x98>
 8000d9e:	4b7b      	ldr	r3, [pc, #492]	@ (8000f8c <HAL_RCC_OscConfig+0x26c>)
 8000da0:	681b      	ldr	r3, [r3, #0]
 8000da2:	4a7a      	ldr	r2, [pc, #488]	@ (8000f8c <HAL_RCC_OscConfig+0x26c>)
 8000da4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8000da8:	6013      	str	r3, [r2, #0]
 8000daa:	4b78      	ldr	r3, [pc, #480]	@ (8000f8c <HAL_RCC_OscConfig+0x26c>)
 8000dac:	681b      	ldr	r3, [r3, #0]
 8000dae:	4a77      	ldr	r2, [pc, #476]	@ (8000f8c <HAL_RCC_OscConfig+0x26c>)
 8000db0:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8000db4:	6013      	str	r3, [r2, #0]
 8000db6:	e01d      	b.n	8000df4 <HAL_RCC_OscConfig+0xd4>
 8000db8:	687b      	ldr	r3, [r7, #4]
 8000dba:	685b      	ldr	r3, [r3, #4]
 8000dbc:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8000dc0:	d10c      	bne.n	8000ddc <HAL_RCC_OscConfig+0xbc>
 8000dc2:	4b72      	ldr	r3, [pc, #456]	@ (8000f8c <HAL_RCC_OscConfig+0x26c>)
 8000dc4:	681b      	ldr	r3, [r3, #0]
 8000dc6:	4a71      	ldr	r2, [pc, #452]	@ (8000f8c <HAL_RCC_OscConfig+0x26c>)
 8000dc8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000dcc:	6013      	str	r3, [r2, #0]
 8000dce:	4b6f      	ldr	r3, [pc, #444]	@ (8000f8c <HAL_RCC_OscConfig+0x26c>)
 8000dd0:	681b      	ldr	r3, [r3, #0]
 8000dd2:	4a6e      	ldr	r2, [pc, #440]	@ (8000f8c <HAL_RCC_OscConfig+0x26c>)
 8000dd4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000dd8:	6013      	str	r3, [r2, #0]
 8000dda:	e00b      	b.n	8000df4 <HAL_RCC_OscConfig+0xd4>
 8000ddc:	4b6b      	ldr	r3, [pc, #428]	@ (8000f8c <HAL_RCC_OscConfig+0x26c>)
 8000dde:	681b      	ldr	r3, [r3, #0]
 8000de0:	4a6a      	ldr	r2, [pc, #424]	@ (8000f8c <HAL_RCC_OscConfig+0x26c>)
 8000de2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8000de6:	6013      	str	r3, [r2, #0]
 8000de8:	4b68      	ldr	r3, [pc, #416]	@ (8000f8c <HAL_RCC_OscConfig+0x26c>)
 8000dea:	681b      	ldr	r3, [r3, #0]
 8000dec:	4a67      	ldr	r2, [pc, #412]	@ (8000f8c <HAL_RCC_OscConfig+0x26c>)
 8000dee:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8000df2:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000df4:	687b      	ldr	r3, [r7, #4]
 8000df6:	685b      	ldr	r3, [r3, #4]
 8000df8:	2b00      	cmp	r3, #0
 8000dfa:	d013      	beq.n	8000e24 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000dfc:	f7ff fc78 	bl	80006f0 <HAL_GetTick>
 8000e00:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000e02:	e008      	b.n	8000e16 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000e04:	f7ff fc74 	bl	80006f0 <HAL_GetTick>
 8000e08:	4602      	mov	r2, r0
 8000e0a:	693b      	ldr	r3, [r7, #16]
 8000e0c:	1ad3      	subs	r3, r2, r3
 8000e0e:	2b64      	cmp	r3, #100	@ 0x64
 8000e10:	d901      	bls.n	8000e16 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8000e12:	2303      	movs	r3, #3
 8000e14:	e200      	b.n	8001218 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000e16:	4b5d      	ldr	r3, [pc, #372]	@ (8000f8c <HAL_RCC_OscConfig+0x26c>)
 8000e18:	681b      	ldr	r3, [r3, #0]
 8000e1a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000e1e:	2b00      	cmp	r3, #0
 8000e20:	d0f0      	beq.n	8000e04 <HAL_RCC_OscConfig+0xe4>
 8000e22:	e014      	b.n	8000e4e <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000e24:	f7ff fc64 	bl	80006f0 <HAL_GetTick>
 8000e28:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000e2a:	e008      	b.n	8000e3e <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000e2c:	f7ff fc60 	bl	80006f0 <HAL_GetTick>
 8000e30:	4602      	mov	r2, r0
 8000e32:	693b      	ldr	r3, [r7, #16]
 8000e34:	1ad3      	subs	r3, r2, r3
 8000e36:	2b64      	cmp	r3, #100	@ 0x64
 8000e38:	d901      	bls.n	8000e3e <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8000e3a:	2303      	movs	r3, #3
 8000e3c:	e1ec      	b.n	8001218 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000e3e:	4b53      	ldr	r3, [pc, #332]	@ (8000f8c <HAL_RCC_OscConfig+0x26c>)
 8000e40:	681b      	ldr	r3, [r3, #0]
 8000e42:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000e46:	2b00      	cmp	r3, #0
 8000e48:	d1f0      	bne.n	8000e2c <HAL_RCC_OscConfig+0x10c>
 8000e4a:	e000      	b.n	8000e4e <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000e4c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000e4e:	687b      	ldr	r3, [r7, #4]
 8000e50:	681b      	ldr	r3, [r3, #0]
 8000e52:	f003 0302 	and.w	r3, r3, #2
 8000e56:	2b00      	cmp	r3, #0
 8000e58:	d063      	beq.n	8000f22 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8000e5a:	4b4c      	ldr	r3, [pc, #304]	@ (8000f8c <HAL_RCC_OscConfig+0x26c>)
 8000e5c:	685b      	ldr	r3, [r3, #4]
 8000e5e:	f003 030c 	and.w	r3, r3, #12
 8000e62:	2b00      	cmp	r3, #0
 8000e64:	d00b      	beq.n	8000e7e <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8000e66:	4b49      	ldr	r3, [pc, #292]	@ (8000f8c <HAL_RCC_OscConfig+0x26c>)
 8000e68:	685b      	ldr	r3, [r3, #4]
 8000e6a:	f003 030c 	and.w	r3, r3, #12
 8000e6e:	2b08      	cmp	r3, #8
 8000e70:	d11c      	bne.n	8000eac <HAL_RCC_OscConfig+0x18c>
 8000e72:	4b46      	ldr	r3, [pc, #280]	@ (8000f8c <HAL_RCC_OscConfig+0x26c>)
 8000e74:	685b      	ldr	r3, [r3, #4]
 8000e76:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000e7a:	2b00      	cmp	r3, #0
 8000e7c:	d116      	bne.n	8000eac <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000e7e:	4b43      	ldr	r3, [pc, #268]	@ (8000f8c <HAL_RCC_OscConfig+0x26c>)
 8000e80:	681b      	ldr	r3, [r3, #0]
 8000e82:	f003 0302 	and.w	r3, r3, #2
 8000e86:	2b00      	cmp	r3, #0
 8000e88:	d005      	beq.n	8000e96 <HAL_RCC_OscConfig+0x176>
 8000e8a:	687b      	ldr	r3, [r7, #4]
 8000e8c:	691b      	ldr	r3, [r3, #16]
 8000e8e:	2b01      	cmp	r3, #1
 8000e90:	d001      	beq.n	8000e96 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8000e92:	2301      	movs	r3, #1
 8000e94:	e1c0      	b.n	8001218 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000e96:	4b3d      	ldr	r3, [pc, #244]	@ (8000f8c <HAL_RCC_OscConfig+0x26c>)
 8000e98:	681b      	ldr	r3, [r3, #0]
 8000e9a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8000e9e:	687b      	ldr	r3, [r7, #4]
 8000ea0:	695b      	ldr	r3, [r3, #20]
 8000ea2:	00db      	lsls	r3, r3, #3
 8000ea4:	4939      	ldr	r1, [pc, #228]	@ (8000f8c <HAL_RCC_OscConfig+0x26c>)
 8000ea6:	4313      	orrs	r3, r2
 8000ea8:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000eaa:	e03a      	b.n	8000f22 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000eac:	687b      	ldr	r3, [r7, #4]
 8000eae:	691b      	ldr	r3, [r3, #16]
 8000eb0:	2b00      	cmp	r3, #0
 8000eb2:	d020      	beq.n	8000ef6 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000eb4:	4b36      	ldr	r3, [pc, #216]	@ (8000f90 <HAL_RCC_OscConfig+0x270>)
 8000eb6:	2201      	movs	r2, #1
 8000eb8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000eba:	f7ff fc19 	bl	80006f0 <HAL_GetTick>
 8000ebe:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000ec0:	e008      	b.n	8000ed4 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000ec2:	f7ff fc15 	bl	80006f0 <HAL_GetTick>
 8000ec6:	4602      	mov	r2, r0
 8000ec8:	693b      	ldr	r3, [r7, #16]
 8000eca:	1ad3      	subs	r3, r2, r3
 8000ecc:	2b02      	cmp	r3, #2
 8000ece:	d901      	bls.n	8000ed4 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8000ed0:	2303      	movs	r3, #3
 8000ed2:	e1a1      	b.n	8001218 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000ed4:	4b2d      	ldr	r3, [pc, #180]	@ (8000f8c <HAL_RCC_OscConfig+0x26c>)
 8000ed6:	681b      	ldr	r3, [r3, #0]
 8000ed8:	f003 0302 	and.w	r3, r3, #2
 8000edc:	2b00      	cmp	r3, #0
 8000ede:	d0f0      	beq.n	8000ec2 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000ee0:	4b2a      	ldr	r3, [pc, #168]	@ (8000f8c <HAL_RCC_OscConfig+0x26c>)
 8000ee2:	681b      	ldr	r3, [r3, #0]
 8000ee4:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8000ee8:	687b      	ldr	r3, [r7, #4]
 8000eea:	695b      	ldr	r3, [r3, #20]
 8000eec:	00db      	lsls	r3, r3, #3
 8000eee:	4927      	ldr	r1, [pc, #156]	@ (8000f8c <HAL_RCC_OscConfig+0x26c>)
 8000ef0:	4313      	orrs	r3, r2
 8000ef2:	600b      	str	r3, [r1, #0]
 8000ef4:	e015      	b.n	8000f22 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8000ef6:	4b26      	ldr	r3, [pc, #152]	@ (8000f90 <HAL_RCC_OscConfig+0x270>)
 8000ef8:	2200      	movs	r2, #0
 8000efa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000efc:	f7ff fbf8 	bl	80006f0 <HAL_GetTick>
 8000f00:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000f02:	e008      	b.n	8000f16 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000f04:	f7ff fbf4 	bl	80006f0 <HAL_GetTick>
 8000f08:	4602      	mov	r2, r0
 8000f0a:	693b      	ldr	r3, [r7, #16]
 8000f0c:	1ad3      	subs	r3, r2, r3
 8000f0e:	2b02      	cmp	r3, #2
 8000f10:	d901      	bls.n	8000f16 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8000f12:	2303      	movs	r3, #3
 8000f14:	e180      	b.n	8001218 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000f16:	4b1d      	ldr	r3, [pc, #116]	@ (8000f8c <HAL_RCC_OscConfig+0x26c>)
 8000f18:	681b      	ldr	r3, [r3, #0]
 8000f1a:	f003 0302 	and.w	r3, r3, #2
 8000f1e:	2b00      	cmp	r3, #0
 8000f20:	d1f0      	bne.n	8000f04 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000f22:	687b      	ldr	r3, [r7, #4]
 8000f24:	681b      	ldr	r3, [r3, #0]
 8000f26:	f003 0308 	and.w	r3, r3, #8
 8000f2a:	2b00      	cmp	r3, #0
 8000f2c:	d03a      	beq.n	8000fa4 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000f2e:	687b      	ldr	r3, [r7, #4]
 8000f30:	699b      	ldr	r3, [r3, #24]
 8000f32:	2b00      	cmp	r3, #0
 8000f34:	d019      	beq.n	8000f6a <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8000f36:	4b17      	ldr	r3, [pc, #92]	@ (8000f94 <HAL_RCC_OscConfig+0x274>)
 8000f38:	2201      	movs	r2, #1
 8000f3a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000f3c:	f7ff fbd8 	bl	80006f0 <HAL_GetTick>
 8000f40:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000f42:	e008      	b.n	8000f56 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000f44:	f7ff fbd4 	bl	80006f0 <HAL_GetTick>
 8000f48:	4602      	mov	r2, r0
 8000f4a:	693b      	ldr	r3, [r7, #16]
 8000f4c:	1ad3      	subs	r3, r2, r3
 8000f4e:	2b02      	cmp	r3, #2
 8000f50:	d901      	bls.n	8000f56 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8000f52:	2303      	movs	r3, #3
 8000f54:	e160      	b.n	8001218 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000f56:	4b0d      	ldr	r3, [pc, #52]	@ (8000f8c <HAL_RCC_OscConfig+0x26c>)
 8000f58:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000f5a:	f003 0302 	and.w	r3, r3, #2
 8000f5e:	2b00      	cmp	r3, #0
 8000f60:	d0f0      	beq.n	8000f44 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8000f62:	2001      	movs	r0, #1
 8000f64:	f000 face 	bl	8001504 <RCC_Delay>
 8000f68:	e01c      	b.n	8000fa4 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8000f6a:	4b0a      	ldr	r3, [pc, #40]	@ (8000f94 <HAL_RCC_OscConfig+0x274>)
 8000f6c:	2200      	movs	r2, #0
 8000f6e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000f70:	f7ff fbbe 	bl	80006f0 <HAL_GetTick>
 8000f74:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000f76:	e00f      	b.n	8000f98 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000f78:	f7ff fbba 	bl	80006f0 <HAL_GetTick>
 8000f7c:	4602      	mov	r2, r0
 8000f7e:	693b      	ldr	r3, [r7, #16]
 8000f80:	1ad3      	subs	r3, r2, r3
 8000f82:	2b02      	cmp	r3, #2
 8000f84:	d908      	bls.n	8000f98 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8000f86:	2303      	movs	r3, #3
 8000f88:	e146      	b.n	8001218 <HAL_RCC_OscConfig+0x4f8>
 8000f8a:	bf00      	nop
 8000f8c:	40021000 	.word	0x40021000
 8000f90:	42420000 	.word	0x42420000
 8000f94:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000f98:	4b92      	ldr	r3, [pc, #584]	@ (80011e4 <HAL_RCC_OscConfig+0x4c4>)
 8000f9a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000f9c:	f003 0302 	and.w	r3, r3, #2
 8000fa0:	2b00      	cmp	r3, #0
 8000fa2:	d1e9      	bne.n	8000f78 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000fa4:	687b      	ldr	r3, [r7, #4]
 8000fa6:	681b      	ldr	r3, [r3, #0]
 8000fa8:	f003 0304 	and.w	r3, r3, #4
 8000fac:	2b00      	cmp	r3, #0
 8000fae:	f000 80a6 	beq.w	80010fe <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8000fb2:	2300      	movs	r3, #0
 8000fb4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000fb6:	4b8b      	ldr	r3, [pc, #556]	@ (80011e4 <HAL_RCC_OscConfig+0x4c4>)
 8000fb8:	69db      	ldr	r3, [r3, #28]
 8000fba:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000fbe:	2b00      	cmp	r3, #0
 8000fc0:	d10d      	bne.n	8000fde <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8000fc2:	4b88      	ldr	r3, [pc, #544]	@ (80011e4 <HAL_RCC_OscConfig+0x4c4>)
 8000fc4:	69db      	ldr	r3, [r3, #28]
 8000fc6:	4a87      	ldr	r2, [pc, #540]	@ (80011e4 <HAL_RCC_OscConfig+0x4c4>)
 8000fc8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000fcc:	61d3      	str	r3, [r2, #28]
 8000fce:	4b85      	ldr	r3, [pc, #532]	@ (80011e4 <HAL_RCC_OscConfig+0x4c4>)
 8000fd0:	69db      	ldr	r3, [r3, #28]
 8000fd2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000fd6:	60bb      	str	r3, [r7, #8]
 8000fd8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8000fda:	2301      	movs	r3, #1
 8000fdc:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000fde:	4b82      	ldr	r3, [pc, #520]	@ (80011e8 <HAL_RCC_OscConfig+0x4c8>)
 8000fe0:	681b      	ldr	r3, [r3, #0]
 8000fe2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000fe6:	2b00      	cmp	r3, #0
 8000fe8:	d118      	bne.n	800101c <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8000fea:	4b7f      	ldr	r3, [pc, #508]	@ (80011e8 <HAL_RCC_OscConfig+0x4c8>)
 8000fec:	681b      	ldr	r3, [r3, #0]
 8000fee:	4a7e      	ldr	r2, [pc, #504]	@ (80011e8 <HAL_RCC_OscConfig+0x4c8>)
 8000ff0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000ff4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8000ff6:	f7ff fb7b 	bl	80006f0 <HAL_GetTick>
 8000ffa:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000ffc:	e008      	b.n	8001010 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000ffe:	f7ff fb77 	bl	80006f0 <HAL_GetTick>
 8001002:	4602      	mov	r2, r0
 8001004:	693b      	ldr	r3, [r7, #16]
 8001006:	1ad3      	subs	r3, r2, r3
 8001008:	2b64      	cmp	r3, #100	@ 0x64
 800100a:	d901      	bls.n	8001010 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 800100c:	2303      	movs	r3, #3
 800100e:	e103      	b.n	8001218 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001010:	4b75      	ldr	r3, [pc, #468]	@ (80011e8 <HAL_RCC_OscConfig+0x4c8>)
 8001012:	681b      	ldr	r3, [r3, #0]
 8001014:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001018:	2b00      	cmp	r3, #0
 800101a:	d0f0      	beq.n	8000ffe <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800101c:	687b      	ldr	r3, [r7, #4]
 800101e:	68db      	ldr	r3, [r3, #12]
 8001020:	2b01      	cmp	r3, #1
 8001022:	d106      	bne.n	8001032 <HAL_RCC_OscConfig+0x312>
 8001024:	4b6f      	ldr	r3, [pc, #444]	@ (80011e4 <HAL_RCC_OscConfig+0x4c4>)
 8001026:	6a1b      	ldr	r3, [r3, #32]
 8001028:	4a6e      	ldr	r2, [pc, #440]	@ (80011e4 <HAL_RCC_OscConfig+0x4c4>)
 800102a:	f043 0301 	orr.w	r3, r3, #1
 800102e:	6213      	str	r3, [r2, #32]
 8001030:	e02d      	b.n	800108e <HAL_RCC_OscConfig+0x36e>
 8001032:	687b      	ldr	r3, [r7, #4]
 8001034:	68db      	ldr	r3, [r3, #12]
 8001036:	2b00      	cmp	r3, #0
 8001038:	d10c      	bne.n	8001054 <HAL_RCC_OscConfig+0x334>
 800103a:	4b6a      	ldr	r3, [pc, #424]	@ (80011e4 <HAL_RCC_OscConfig+0x4c4>)
 800103c:	6a1b      	ldr	r3, [r3, #32]
 800103e:	4a69      	ldr	r2, [pc, #420]	@ (80011e4 <HAL_RCC_OscConfig+0x4c4>)
 8001040:	f023 0301 	bic.w	r3, r3, #1
 8001044:	6213      	str	r3, [r2, #32]
 8001046:	4b67      	ldr	r3, [pc, #412]	@ (80011e4 <HAL_RCC_OscConfig+0x4c4>)
 8001048:	6a1b      	ldr	r3, [r3, #32]
 800104a:	4a66      	ldr	r2, [pc, #408]	@ (80011e4 <HAL_RCC_OscConfig+0x4c4>)
 800104c:	f023 0304 	bic.w	r3, r3, #4
 8001050:	6213      	str	r3, [r2, #32]
 8001052:	e01c      	b.n	800108e <HAL_RCC_OscConfig+0x36e>
 8001054:	687b      	ldr	r3, [r7, #4]
 8001056:	68db      	ldr	r3, [r3, #12]
 8001058:	2b05      	cmp	r3, #5
 800105a:	d10c      	bne.n	8001076 <HAL_RCC_OscConfig+0x356>
 800105c:	4b61      	ldr	r3, [pc, #388]	@ (80011e4 <HAL_RCC_OscConfig+0x4c4>)
 800105e:	6a1b      	ldr	r3, [r3, #32]
 8001060:	4a60      	ldr	r2, [pc, #384]	@ (80011e4 <HAL_RCC_OscConfig+0x4c4>)
 8001062:	f043 0304 	orr.w	r3, r3, #4
 8001066:	6213      	str	r3, [r2, #32]
 8001068:	4b5e      	ldr	r3, [pc, #376]	@ (80011e4 <HAL_RCC_OscConfig+0x4c4>)
 800106a:	6a1b      	ldr	r3, [r3, #32]
 800106c:	4a5d      	ldr	r2, [pc, #372]	@ (80011e4 <HAL_RCC_OscConfig+0x4c4>)
 800106e:	f043 0301 	orr.w	r3, r3, #1
 8001072:	6213      	str	r3, [r2, #32]
 8001074:	e00b      	b.n	800108e <HAL_RCC_OscConfig+0x36e>
 8001076:	4b5b      	ldr	r3, [pc, #364]	@ (80011e4 <HAL_RCC_OscConfig+0x4c4>)
 8001078:	6a1b      	ldr	r3, [r3, #32]
 800107a:	4a5a      	ldr	r2, [pc, #360]	@ (80011e4 <HAL_RCC_OscConfig+0x4c4>)
 800107c:	f023 0301 	bic.w	r3, r3, #1
 8001080:	6213      	str	r3, [r2, #32]
 8001082:	4b58      	ldr	r3, [pc, #352]	@ (80011e4 <HAL_RCC_OscConfig+0x4c4>)
 8001084:	6a1b      	ldr	r3, [r3, #32]
 8001086:	4a57      	ldr	r2, [pc, #348]	@ (80011e4 <HAL_RCC_OscConfig+0x4c4>)
 8001088:	f023 0304 	bic.w	r3, r3, #4
 800108c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800108e:	687b      	ldr	r3, [r7, #4]
 8001090:	68db      	ldr	r3, [r3, #12]
 8001092:	2b00      	cmp	r3, #0
 8001094:	d015      	beq.n	80010c2 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001096:	f7ff fb2b 	bl	80006f0 <HAL_GetTick>
 800109a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800109c:	e00a      	b.n	80010b4 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800109e:	f7ff fb27 	bl	80006f0 <HAL_GetTick>
 80010a2:	4602      	mov	r2, r0
 80010a4:	693b      	ldr	r3, [r7, #16]
 80010a6:	1ad3      	subs	r3, r2, r3
 80010a8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80010ac:	4293      	cmp	r3, r2
 80010ae:	d901      	bls.n	80010b4 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80010b0:	2303      	movs	r3, #3
 80010b2:	e0b1      	b.n	8001218 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80010b4:	4b4b      	ldr	r3, [pc, #300]	@ (80011e4 <HAL_RCC_OscConfig+0x4c4>)
 80010b6:	6a1b      	ldr	r3, [r3, #32]
 80010b8:	f003 0302 	and.w	r3, r3, #2
 80010bc:	2b00      	cmp	r3, #0
 80010be:	d0ee      	beq.n	800109e <HAL_RCC_OscConfig+0x37e>
 80010c0:	e014      	b.n	80010ec <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80010c2:	f7ff fb15 	bl	80006f0 <HAL_GetTick>
 80010c6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80010c8:	e00a      	b.n	80010e0 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80010ca:	f7ff fb11 	bl	80006f0 <HAL_GetTick>
 80010ce:	4602      	mov	r2, r0
 80010d0:	693b      	ldr	r3, [r7, #16]
 80010d2:	1ad3      	subs	r3, r2, r3
 80010d4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80010d8:	4293      	cmp	r3, r2
 80010da:	d901      	bls.n	80010e0 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80010dc:	2303      	movs	r3, #3
 80010de:	e09b      	b.n	8001218 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80010e0:	4b40      	ldr	r3, [pc, #256]	@ (80011e4 <HAL_RCC_OscConfig+0x4c4>)
 80010e2:	6a1b      	ldr	r3, [r3, #32]
 80010e4:	f003 0302 	and.w	r3, r3, #2
 80010e8:	2b00      	cmp	r3, #0
 80010ea:	d1ee      	bne.n	80010ca <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80010ec:	7dfb      	ldrb	r3, [r7, #23]
 80010ee:	2b01      	cmp	r3, #1
 80010f0:	d105      	bne.n	80010fe <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80010f2:	4b3c      	ldr	r3, [pc, #240]	@ (80011e4 <HAL_RCC_OscConfig+0x4c4>)
 80010f4:	69db      	ldr	r3, [r3, #28]
 80010f6:	4a3b      	ldr	r2, [pc, #236]	@ (80011e4 <HAL_RCC_OscConfig+0x4c4>)
 80010f8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80010fc:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80010fe:	687b      	ldr	r3, [r7, #4]
 8001100:	69db      	ldr	r3, [r3, #28]
 8001102:	2b00      	cmp	r3, #0
 8001104:	f000 8087 	beq.w	8001216 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001108:	4b36      	ldr	r3, [pc, #216]	@ (80011e4 <HAL_RCC_OscConfig+0x4c4>)
 800110a:	685b      	ldr	r3, [r3, #4]
 800110c:	f003 030c 	and.w	r3, r3, #12
 8001110:	2b08      	cmp	r3, #8
 8001112:	d061      	beq.n	80011d8 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001114:	687b      	ldr	r3, [r7, #4]
 8001116:	69db      	ldr	r3, [r3, #28]
 8001118:	2b02      	cmp	r3, #2
 800111a:	d146      	bne.n	80011aa <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800111c:	4b33      	ldr	r3, [pc, #204]	@ (80011ec <HAL_RCC_OscConfig+0x4cc>)
 800111e:	2200      	movs	r2, #0
 8001120:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001122:	f7ff fae5 	bl	80006f0 <HAL_GetTick>
 8001126:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001128:	e008      	b.n	800113c <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800112a:	f7ff fae1 	bl	80006f0 <HAL_GetTick>
 800112e:	4602      	mov	r2, r0
 8001130:	693b      	ldr	r3, [r7, #16]
 8001132:	1ad3      	subs	r3, r2, r3
 8001134:	2b02      	cmp	r3, #2
 8001136:	d901      	bls.n	800113c <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8001138:	2303      	movs	r3, #3
 800113a:	e06d      	b.n	8001218 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800113c:	4b29      	ldr	r3, [pc, #164]	@ (80011e4 <HAL_RCC_OscConfig+0x4c4>)
 800113e:	681b      	ldr	r3, [r3, #0]
 8001140:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001144:	2b00      	cmp	r3, #0
 8001146:	d1f0      	bne.n	800112a <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001148:	687b      	ldr	r3, [r7, #4]
 800114a:	6a1b      	ldr	r3, [r3, #32]
 800114c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001150:	d108      	bne.n	8001164 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001152:	4b24      	ldr	r3, [pc, #144]	@ (80011e4 <HAL_RCC_OscConfig+0x4c4>)
 8001154:	685b      	ldr	r3, [r3, #4]
 8001156:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 800115a:	687b      	ldr	r3, [r7, #4]
 800115c:	689b      	ldr	r3, [r3, #8]
 800115e:	4921      	ldr	r1, [pc, #132]	@ (80011e4 <HAL_RCC_OscConfig+0x4c4>)
 8001160:	4313      	orrs	r3, r2
 8001162:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001164:	4b1f      	ldr	r3, [pc, #124]	@ (80011e4 <HAL_RCC_OscConfig+0x4c4>)
 8001166:	685b      	ldr	r3, [r3, #4]
 8001168:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 800116c:	687b      	ldr	r3, [r7, #4]
 800116e:	6a19      	ldr	r1, [r3, #32]
 8001170:	687b      	ldr	r3, [r7, #4]
 8001172:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001174:	430b      	orrs	r3, r1
 8001176:	491b      	ldr	r1, [pc, #108]	@ (80011e4 <HAL_RCC_OscConfig+0x4c4>)
 8001178:	4313      	orrs	r3, r2
 800117a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800117c:	4b1b      	ldr	r3, [pc, #108]	@ (80011ec <HAL_RCC_OscConfig+0x4cc>)
 800117e:	2201      	movs	r2, #1
 8001180:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001182:	f7ff fab5 	bl	80006f0 <HAL_GetTick>
 8001186:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001188:	e008      	b.n	800119c <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800118a:	f7ff fab1 	bl	80006f0 <HAL_GetTick>
 800118e:	4602      	mov	r2, r0
 8001190:	693b      	ldr	r3, [r7, #16]
 8001192:	1ad3      	subs	r3, r2, r3
 8001194:	2b02      	cmp	r3, #2
 8001196:	d901      	bls.n	800119c <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8001198:	2303      	movs	r3, #3
 800119a:	e03d      	b.n	8001218 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800119c:	4b11      	ldr	r3, [pc, #68]	@ (80011e4 <HAL_RCC_OscConfig+0x4c4>)
 800119e:	681b      	ldr	r3, [r3, #0]
 80011a0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80011a4:	2b00      	cmp	r3, #0
 80011a6:	d0f0      	beq.n	800118a <HAL_RCC_OscConfig+0x46a>
 80011a8:	e035      	b.n	8001216 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80011aa:	4b10      	ldr	r3, [pc, #64]	@ (80011ec <HAL_RCC_OscConfig+0x4cc>)
 80011ac:	2200      	movs	r2, #0
 80011ae:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80011b0:	f7ff fa9e 	bl	80006f0 <HAL_GetTick>
 80011b4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80011b6:	e008      	b.n	80011ca <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80011b8:	f7ff fa9a 	bl	80006f0 <HAL_GetTick>
 80011bc:	4602      	mov	r2, r0
 80011be:	693b      	ldr	r3, [r7, #16]
 80011c0:	1ad3      	subs	r3, r2, r3
 80011c2:	2b02      	cmp	r3, #2
 80011c4:	d901      	bls.n	80011ca <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80011c6:	2303      	movs	r3, #3
 80011c8:	e026      	b.n	8001218 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80011ca:	4b06      	ldr	r3, [pc, #24]	@ (80011e4 <HAL_RCC_OscConfig+0x4c4>)
 80011cc:	681b      	ldr	r3, [r3, #0]
 80011ce:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80011d2:	2b00      	cmp	r3, #0
 80011d4:	d1f0      	bne.n	80011b8 <HAL_RCC_OscConfig+0x498>
 80011d6:	e01e      	b.n	8001216 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80011d8:	687b      	ldr	r3, [r7, #4]
 80011da:	69db      	ldr	r3, [r3, #28]
 80011dc:	2b01      	cmp	r3, #1
 80011de:	d107      	bne.n	80011f0 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 80011e0:	2301      	movs	r3, #1
 80011e2:	e019      	b.n	8001218 <HAL_RCC_OscConfig+0x4f8>
 80011e4:	40021000 	.word	0x40021000
 80011e8:	40007000 	.word	0x40007000
 80011ec:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80011f0:	4b0b      	ldr	r3, [pc, #44]	@ (8001220 <HAL_RCC_OscConfig+0x500>)
 80011f2:	685b      	ldr	r3, [r3, #4]
 80011f4:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80011f6:	68fb      	ldr	r3, [r7, #12]
 80011f8:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 80011fc:	687b      	ldr	r3, [r7, #4]
 80011fe:	6a1b      	ldr	r3, [r3, #32]
 8001200:	429a      	cmp	r2, r3
 8001202:	d106      	bne.n	8001212 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8001204:	68fb      	ldr	r3, [r7, #12]
 8001206:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 800120a:	687b      	ldr	r3, [r7, #4]
 800120c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800120e:	429a      	cmp	r2, r3
 8001210:	d001      	beq.n	8001216 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8001212:	2301      	movs	r3, #1
 8001214:	e000      	b.n	8001218 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8001216:	2300      	movs	r3, #0
}
 8001218:	4618      	mov	r0, r3
 800121a:	3718      	adds	r7, #24
 800121c:	46bd      	mov	sp, r7
 800121e:	bd80      	pop	{r7, pc}
 8001220:	40021000 	.word	0x40021000

08001224 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001224:	b580      	push	{r7, lr}
 8001226:	b084      	sub	sp, #16
 8001228:	af00      	add	r7, sp, #0
 800122a:	6078      	str	r0, [r7, #4]
 800122c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800122e:	687b      	ldr	r3, [r7, #4]
 8001230:	2b00      	cmp	r3, #0
 8001232:	d101      	bne.n	8001238 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001234:	2301      	movs	r3, #1
 8001236:	e0d0      	b.n	80013da <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001238:	4b6a      	ldr	r3, [pc, #424]	@ (80013e4 <HAL_RCC_ClockConfig+0x1c0>)
 800123a:	681b      	ldr	r3, [r3, #0]
 800123c:	f003 0307 	and.w	r3, r3, #7
 8001240:	683a      	ldr	r2, [r7, #0]
 8001242:	429a      	cmp	r2, r3
 8001244:	d910      	bls.n	8001268 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001246:	4b67      	ldr	r3, [pc, #412]	@ (80013e4 <HAL_RCC_ClockConfig+0x1c0>)
 8001248:	681b      	ldr	r3, [r3, #0]
 800124a:	f023 0207 	bic.w	r2, r3, #7
 800124e:	4965      	ldr	r1, [pc, #404]	@ (80013e4 <HAL_RCC_ClockConfig+0x1c0>)
 8001250:	683b      	ldr	r3, [r7, #0]
 8001252:	4313      	orrs	r3, r2
 8001254:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001256:	4b63      	ldr	r3, [pc, #396]	@ (80013e4 <HAL_RCC_ClockConfig+0x1c0>)
 8001258:	681b      	ldr	r3, [r3, #0]
 800125a:	f003 0307 	and.w	r3, r3, #7
 800125e:	683a      	ldr	r2, [r7, #0]
 8001260:	429a      	cmp	r2, r3
 8001262:	d001      	beq.n	8001268 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8001264:	2301      	movs	r3, #1
 8001266:	e0b8      	b.n	80013da <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001268:	687b      	ldr	r3, [r7, #4]
 800126a:	681b      	ldr	r3, [r3, #0]
 800126c:	f003 0302 	and.w	r3, r3, #2
 8001270:	2b00      	cmp	r3, #0
 8001272:	d020      	beq.n	80012b6 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001274:	687b      	ldr	r3, [r7, #4]
 8001276:	681b      	ldr	r3, [r3, #0]
 8001278:	f003 0304 	and.w	r3, r3, #4
 800127c:	2b00      	cmp	r3, #0
 800127e:	d005      	beq.n	800128c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001280:	4b59      	ldr	r3, [pc, #356]	@ (80013e8 <HAL_RCC_ClockConfig+0x1c4>)
 8001282:	685b      	ldr	r3, [r3, #4]
 8001284:	4a58      	ldr	r2, [pc, #352]	@ (80013e8 <HAL_RCC_ClockConfig+0x1c4>)
 8001286:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800128a:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800128c:	687b      	ldr	r3, [r7, #4]
 800128e:	681b      	ldr	r3, [r3, #0]
 8001290:	f003 0308 	and.w	r3, r3, #8
 8001294:	2b00      	cmp	r3, #0
 8001296:	d005      	beq.n	80012a4 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001298:	4b53      	ldr	r3, [pc, #332]	@ (80013e8 <HAL_RCC_ClockConfig+0x1c4>)
 800129a:	685b      	ldr	r3, [r3, #4]
 800129c:	4a52      	ldr	r2, [pc, #328]	@ (80013e8 <HAL_RCC_ClockConfig+0x1c4>)
 800129e:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 80012a2:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80012a4:	4b50      	ldr	r3, [pc, #320]	@ (80013e8 <HAL_RCC_ClockConfig+0x1c4>)
 80012a6:	685b      	ldr	r3, [r3, #4]
 80012a8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80012ac:	687b      	ldr	r3, [r7, #4]
 80012ae:	689b      	ldr	r3, [r3, #8]
 80012b0:	494d      	ldr	r1, [pc, #308]	@ (80013e8 <HAL_RCC_ClockConfig+0x1c4>)
 80012b2:	4313      	orrs	r3, r2
 80012b4:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80012b6:	687b      	ldr	r3, [r7, #4]
 80012b8:	681b      	ldr	r3, [r3, #0]
 80012ba:	f003 0301 	and.w	r3, r3, #1
 80012be:	2b00      	cmp	r3, #0
 80012c0:	d040      	beq.n	8001344 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80012c2:	687b      	ldr	r3, [r7, #4]
 80012c4:	685b      	ldr	r3, [r3, #4]
 80012c6:	2b01      	cmp	r3, #1
 80012c8:	d107      	bne.n	80012da <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80012ca:	4b47      	ldr	r3, [pc, #284]	@ (80013e8 <HAL_RCC_ClockConfig+0x1c4>)
 80012cc:	681b      	ldr	r3, [r3, #0]
 80012ce:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80012d2:	2b00      	cmp	r3, #0
 80012d4:	d115      	bne.n	8001302 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80012d6:	2301      	movs	r3, #1
 80012d8:	e07f      	b.n	80013da <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80012da:	687b      	ldr	r3, [r7, #4]
 80012dc:	685b      	ldr	r3, [r3, #4]
 80012de:	2b02      	cmp	r3, #2
 80012e0:	d107      	bne.n	80012f2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80012e2:	4b41      	ldr	r3, [pc, #260]	@ (80013e8 <HAL_RCC_ClockConfig+0x1c4>)
 80012e4:	681b      	ldr	r3, [r3, #0]
 80012e6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80012ea:	2b00      	cmp	r3, #0
 80012ec:	d109      	bne.n	8001302 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80012ee:	2301      	movs	r3, #1
 80012f0:	e073      	b.n	80013da <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80012f2:	4b3d      	ldr	r3, [pc, #244]	@ (80013e8 <HAL_RCC_ClockConfig+0x1c4>)
 80012f4:	681b      	ldr	r3, [r3, #0]
 80012f6:	f003 0302 	and.w	r3, r3, #2
 80012fa:	2b00      	cmp	r3, #0
 80012fc:	d101      	bne.n	8001302 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80012fe:	2301      	movs	r3, #1
 8001300:	e06b      	b.n	80013da <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001302:	4b39      	ldr	r3, [pc, #228]	@ (80013e8 <HAL_RCC_ClockConfig+0x1c4>)
 8001304:	685b      	ldr	r3, [r3, #4]
 8001306:	f023 0203 	bic.w	r2, r3, #3
 800130a:	687b      	ldr	r3, [r7, #4]
 800130c:	685b      	ldr	r3, [r3, #4]
 800130e:	4936      	ldr	r1, [pc, #216]	@ (80013e8 <HAL_RCC_ClockConfig+0x1c4>)
 8001310:	4313      	orrs	r3, r2
 8001312:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001314:	f7ff f9ec 	bl	80006f0 <HAL_GetTick>
 8001318:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800131a:	e00a      	b.n	8001332 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800131c:	f7ff f9e8 	bl	80006f0 <HAL_GetTick>
 8001320:	4602      	mov	r2, r0
 8001322:	68fb      	ldr	r3, [r7, #12]
 8001324:	1ad3      	subs	r3, r2, r3
 8001326:	f241 3288 	movw	r2, #5000	@ 0x1388
 800132a:	4293      	cmp	r3, r2
 800132c:	d901      	bls.n	8001332 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800132e:	2303      	movs	r3, #3
 8001330:	e053      	b.n	80013da <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001332:	4b2d      	ldr	r3, [pc, #180]	@ (80013e8 <HAL_RCC_ClockConfig+0x1c4>)
 8001334:	685b      	ldr	r3, [r3, #4]
 8001336:	f003 020c 	and.w	r2, r3, #12
 800133a:	687b      	ldr	r3, [r7, #4]
 800133c:	685b      	ldr	r3, [r3, #4]
 800133e:	009b      	lsls	r3, r3, #2
 8001340:	429a      	cmp	r2, r3
 8001342:	d1eb      	bne.n	800131c <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001344:	4b27      	ldr	r3, [pc, #156]	@ (80013e4 <HAL_RCC_ClockConfig+0x1c0>)
 8001346:	681b      	ldr	r3, [r3, #0]
 8001348:	f003 0307 	and.w	r3, r3, #7
 800134c:	683a      	ldr	r2, [r7, #0]
 800134e:	429a      	cmp	r2, r3
 8001350:	d210      	bcs.n	8001374 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001352:	4b24      	ldr	r3, [pc, #144]	@ (80013e4 <HAL_RCC_ClockConfig+0x1c0>)
 8001354:	681b      	ldr	r3, [r3, #0]
 8001356:	f023 0207 	bic.w	r2, r3, #7
 800135a:	4922      	ldr	r1, [pc, #136]	@ (80013e4 <HAL_RCC_ClockConfig+0x1c0>)
 800135c:	683b      	ldr	r3, [r7, #0]
 800135e:	4313      	orrs	r3, r2
 8001360:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001362:	4b20      	ldr	r3, [pc, #128]	@ (80013e4 <HAL_RCC_ClockConfig+0x1c0>)
 8001364:	681b      	ldr	r3, [r3, #0]
 8001366:	f003 0307 	and.w	r3, r3, #7
 800136a:	683a      	ldr	r2, [r7, #0]
 800136c:	429a      	cmp	r2, r3
 800136e:	d001      	beq.n	8001374 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8001370:	2301      	movs	r3, #1
 8001372:	e032      	b.n	80013da <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001374:	687b      	ldr	r3, [r7, #4]
 8001376:	681b      	ldr	r3, [r3, #0]
 8001378:	f003 0304 	and.w	r3, r3, #4
 800137c:	2b00      	cmp	r3, #0
 800137e:	d008      	beq.n	8001392 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001380:	4b19      	ldr	r3, [pc, #100]	@ (80013e8 <HAL_RCC_ClockConfig+0x1c4>)
 8001382:	685b      	ldr	r3, [r3, #4]
 8001384:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8001388:	687b      	ldr	r3, [r7, #4]
 800138a:	68db      	ldr	r3, [r3, #12]
 800138c:	4916      	ldr	r1, [pc, #88]	@ (80013e8 <HAL_RCC_ClockConfig+0x1c4>)
 800138e:	4313      	orrs	r3, r2
 8001390:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001392:	687b      	ldr	r3, [r7, #4]
 8001394:	681b      	ldr	r3, [r3, #0]
 8001396:	f003 0308 	and.w	r3, r3, #8
 800139a:	2b00      	cmp	r3, #0
 800139c:	d009      	beq.n	80013b2 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800139e:	4b12      	ldr	r3, [pc, #72]	@ (80013e8 <HAL_RCC_ClockConfig+0x1c4>)
 80013a0:	685b      	ldr	r3, [r3, #4]
 80013a2:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80013a6:	687b      	ldr	r3, [r7, #4]
 80013a8:	691b      	ldr	r3, [r3, #16]
 80013aa:	00db      	lsls	r3, r3, #3
 80013ac:	490e      	ldr	r1, [pc, #56]	@ (80013e8 <HAL_RCC_ClockConfig+0x1c4>)
 80013ae:	4313      	orrs	r3, r2
 80013b0:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80013b2:	f000 f821 	bl	80013f8 <HAL_RCC_GetSysClockFreq>
 80013b6:	4602      	mov	r2, r0
 80013b8:	4b0b      	ldr	r3, [pc, #44]	@ (80013e8 <HAL_RCC_ClockConfig+0x1c4>)
 80013ba:	685b      	ldr	r3, [r3, #4]
 80013bc:	091b      	lsrs	r3, r3, #4
 80013be:	f003 030f 	and.w	r3, r3, #15
 80013c2:	490a      	ldr	r1, [pc, #40]	@ (80013ec <HAL_RCC_ClockConfig+0x1c8>)
 80013c4:	5ccb      	ldrb	r3, [r1, r3]
 80013c6:	fa22 f303 	lsr.w	r3, r2, r3
 80013ca:	4a09      	ldr	r2, [pc, #36]	@ (80013f0 <HAL_RCC_ClockConfig+0x1cc>)
 80013cc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80013ce:	4b09      	ldr	r3, [pc, #36]	@ (80013f4 <HAL_RCC_ClockConfig+0x1d0>)
 80013d0:	681b      	ldr	r3, [r3, #0]
 80013d2:	4618      	mov	r0, r3
 80013d4:	f7ff f94a 	bl	800066c <HAL_InitTick>

  return HAL_OK;
 80013d8:	2300      	movs	r3, #0
}
 80013da:	4618      	mov	r0, r3
 80013dc:	3710      	adds	r7, #16
 80013de:	46bd      	mov	sp, r7
 80013e0:	bd80      	pop	{r7, pc}
 80013e2:	bf00      	nop
 80013e4:	40022000 	.word	0x40022000
 80013e8:	40021000 	.word	0x40021000
 80013ec:	08004188 	.word	0x08004188
 80013f0:	20000000 	.word	0x20000000
 80013f4:	20000004 	.word	0x20000004

080013f8 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80013f8:	b480      	push	{r7}
 80013fa:	b087      	sub	sp, #28
 80013fc:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80013fe:	2300      	movs	r3, #0
 8001400:	60fb      	str	r3, [r7, #12]
 8001402:	2300      	movs	r3, #0
 8001404:	60bb      	str	r3, [r7, #8]
 8001406:	2300      	movs	r3, #0
 8001408:	617b      	str	r3, [r7, #20]
 800140a:	2300      	movs	r3, #0
 800140c:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 800140e:	2300      	movs	r3, #0
 8001410:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8001412:	4b1e      	ldr	r3, [pc, #120]	@ (800148c <HAL_RCC_GetSysClockFreq+0x94>)
 8001414:	685b      	ldr	r3, [r3, #4]
 8001416:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001418:	68fb      	ldr	r3, [r7, #12]
 800141a:	f003 030c 	and.w	r3, r3, #12
 800141e:	2b04      	cmp	r3, #4
 8001420:	d002      	beq.n	8001428 <HAL_RCC_GetSysClockFreq+0x30>
 8001422:	2b08      	cmp	r3, #8
 8001424:	d003      	beq.n	800142e <HAL_RCC_GetSysClockFreq+0x36>
 8001426:	e027      	b.n	8001478 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001428:	4b19      	ldr	r3, [pc, #100]	@ (8001490 <HAL_RCC_GetSysClockFreq+0x98>)
 800142a:	613b      	str	r3, [r7, #16]
      break;
 800142c:	e027      	b.n	800147e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800142e:	68fb      	ldr	r3, [r7, #12]
 8001430:	0c9b      	lsrs	r3, r3, #18
 8001432:	f003 030f 	and.w	r3, r3, #15
 8001436:	4a17      	ldr	r2, [pc, #92]	@ (8001494 <HAL_RCC_GetSysClockFreq+0x9c>)
 8001438:	5cd3      	ldrb	r3, [r2, r3]
 800143a:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800143c:	68fb      	ldr	r3, [r7, #12]
 800143e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001442:	2b00      	cmp	r3, #0
 8001444:	d010      	beq.n	8001468 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001446:	4b11      	ldr	r3, [pc, #68]	@ (800148c <HAL_RCC_GetSysClockFreq+0x94>)
 8001448:	685b      	ldr	r3, [r3, #4]
 800144a:	0c5b      	lsrs	r3, r3, #17
 800144c:	f003 0301 	and.w	r3, r3, #1
 8001450:	4a11      	ldr	r2, [pc, #68]	@ (8001498 <HAL_RCC_GetSysClockFreq+0xa0>)
 8001452:	5cd3      	ldrb	r3, [r2, r3]
 8001454:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8001456:	687b      	ldr	r3, [r7, #4]
 8001458:	4a0d      	ldr	r2, [pc, #52]	@ (8001490 <HAL_RCC_GetSysClockFreq+0x98>)
 800145a:	fb03 f202 	mul.w	r2, r3, r2
 800145e:	68bb      	ldr	r3, [r7, #8]
 8001460:	fbb2 f3f3 	udiv	r3, r2, r3
 8001464:	617b      	str	r3, [r7, #20]
 8001466:	e004      	b.n	8001472 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8001468:	687b      	ldr	r3, [r7, #4]
 800146a:	4a0c      	ldr	r2, [pc, #48]	@ (800149c <HAL_RCC_GetSysClockFreq+0xa4>)
 800146c:	fb02 f303 	mul.w	r3, r2, r3
 8001470:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8001472:	697b      	ldr	r3, [r7, #20]
 8001474:	613b      	str	r3, [r7, #16]
      break;
 8001476:	e002      	b.n	800147e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001478:	4b05      	ldr	r3, [pc, #20]	@ (8001490 <HAL_RCC_GetSysClockFreq+0x98>)
 800147a:	613b      	str	r3, [r7, #16]
      break;
 800147c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800147e:	693b      	ldr	r3, [r7, #16]
}
 8001480:	4618      	mov	r0, r3
 8001482:	371c      	adds	r7, #28
 8001484:	46bd      	mov	sp, r7
 8001486:	bc80      	pop	{r7}
 8001488:	4770      	bx	lr
 800148a:	bf00      	nop
 800148c:	40021000 	.word	0x40021000
 8001490:	007a1200 	.word	0x007a1200
 8001494:	080041a0 	.word	0x080041a0
 8001498:	080041b0 	.word	0x080041b0
 800149c:	003d0900 	.word	0x003d0900

080014a0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80014a0:	b480      	push	{r7}
 80014a2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80014a4:	4b02      	ldr	r3, [pc, #8]	@ (80014b0 <HAL_RCC_GetHCLKFreq+0x10>)
 80014a6:	681b      	ldr	r3, [r3, #0]
}
 80014a8:	4618      	mov	r0, r3
 80014aa:	46bd      	mov	sp, r7
 80014ac:	bc80      	pop	{r7}
 80014ae:	4770      	bx	lr
 80014b0:	20000000 	.word	0x20000000

080014b4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80014b4:	b580      	push	{r7, lr}
 80014b6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80014b8:	f7ff fff2 	bl	80014a0 <HAL_RCC_GetHCLKFreq>
 80014bc:	4602      	mov	r2, r0
 80014be:	4b05      	ldr	r3, [pc, #20]	@ (80014d4 <HAL_RCC_GetPCLK1Freq+0x20>)
 80014c0:	685b      	ldr	r3, [r3, #4]
 80014c2:	0a1b      	lsrs	r3, r3, #8
 80014c4:	f003 0307 	and.w	r3, r3, #7
 80014c8:	4903      	ldr	r1, [pc, #12]	@ (80014d8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80014ca:	5ccb      	ldrb	r3, [r1, r3]
 80014cc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80014d0:	4618      	mov	r0, r3
 80014d2:	bd80      	pop	{r7, pc}
 80014d4:	40021000 	.word	0x40021000
 80014d8:	08004198 	.word	0x08004198

080014dc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80014dc:	b580      	push	{r7, lr}
 80014de:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80014e0:	f7ff ffde 	bl	80014a0 <HAL_RCC_GetHCLKFreq>
 80014e4:	4602      	mov	r2, r0
 80014e6:	4b05      	ldr	r3, [pc, #20]	@ (80014fc <HAL_RCC_GetPCLK2Freq+0x20>)
 80014e8:	685b      	ldr	r3, [r3, #4]
 80014ea:	0adb      	lsrs	r3, r3, #11
 80014ec:	f003 0307 	and.w	r3, r3, #7
 80014f0:	4903      	ldr	r1, [pc, #12]	@ (8001500 <HAL_RCC_GetPCLK2Freq+0x24>)
 80014f2:	5ccb      	ldrb	r3, [r1, r3]
 80014f4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80014f8:	4618      	mov	r0, r3
 80014fa:	bd80      	pop	{r7, pc}
 80014fc:	40021000 	.word	0x40021000
 8001500:	08004198 	.word	0x08004198

08001504 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8001504:	b480      	push	{r7}
 8001506:	b085      	sub	sp, #20
 8001508:	af00      	add	r7, sp, #0
 800150a:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 800150c:	4b0a      	ldr	r3, [pc, #40]	@ (8001538 <RCC_Delay+0x34>)
 800150e:	681b      	ldr	r3, [r3, #0]
 8001510:	4a0a      	ldr	r2, [pc, #40]	@ (800153c <RCC_Delay+0x38>)
 8001512:	fba2 2303 	umull	r2, r3, r2, r3
 8001516:	0a5b      	lsrs	r3, r3, #9
 8001518:	687a      	ldr	r2, [r7, #4]
 800151a:	fb02 f303 	mul.w	r3, r2, r3
 800151e:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8001520:	bf00      	nop
  }
  while (Delay --);
 8001522:	68fb      	ldr	r3, [r7, #12]
 8001524:	1e5a      	subs	r2, r3, #1
 8001526:	60fa      	str	r2, [r7, #12]
 8001528:	2b00      	cmp	r3, #0
 800152a:	d1f9      	bne.n	8001520 <RCC_Delay+0x1c>
}
 800152c:	bf00      	nop
 800152e:	bf00      	nop
 8001530:	3714      	adds	r7, #20
 8001532:	46bd      	mov	sp, r7
 8001534:	bc80      	pop	{r7}
 8001536:	4770      	bx	lr
 8001538:	20000000 	.word	0x20000000
 800153c:	10624dd3 	.word	0x10624dd3

08001540 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8001540:	b580      	push	{r7, lr}
 8001542:	b082      	sub	sp, #8
 8001544:	af00      	add	r7, sp, #0
 8001546:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8001548:	687b      	ldr	r3, [r7, #4]
 800154a:	2b00      	cmp	r3, #0
 800154c:	d101      	bne.n	8001552 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800154e:	2301      	movs	r3, #1
 8001550:	e042      	b.n	80015d8 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8001552:	687b      	ldr	r3, [r7, #4]
 8001554:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001558:	b2db      	uxtb	r3, r3
 800155a:	2b00      	cmp	r3, #0
 800155c:	d106      	bne.n	800156c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800155e:	687b      	ldr	r3, [r7, #4]
 8001560:	2200      	movs	r2, #0
 8001562:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8001566:	6878      	ldr	r0, [r7, #4]
 8001568:	f7fe ff94 	bl	8000494 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800156c:	687b      	ldr	r3, [r7, #4]
 800156e:	2224      	movs	r2, #36	@ 0x24
 8001570:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8001574:	687b      	ldr	r3, [r7, #4]
 8001576:	681b      	ldr	r3, [r3, #0]
 8001578:	68da      	ldr	r2, [r3, #12]
 800157a:	687b      	ldr	r3, [r7, #4]
 800157c:	681b      	ldr	r3, [r3, #0]
 800157e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8001582:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8001584:	6878      	ldr	r0, [r7, #4]
 8001586:	f000 f82b 	bl	80015e0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800158a:	687b      	ldr	r3, [r7, #4]
 800158c:	681b      	ldr	r3, [r3, #0]
 800158e:	691a      	ldr	r2, [r3, #16]
 8001590:	687b      	ldr	r3, [r7, #4]
 8001592:	681b      	ldr	r3, [r3, #0]
 8001594:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8001598:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800159a:	687b      	ldr	r3, [r7, #4]
 800159c:	681b      	ldr	r3, [r3, #0]
 800159e:	695a      	ldr	r2, [r3, #20]
 80015a0:	687b      	ldr	r3, [r7, #4]
 80015a2:	681b      	ldr	r3, [r3, #0]
 80015a4:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80015a8:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80015aa:	687b      	ldr	r3, [r7, #4]
 80015ac:	681b      	ldr	r3, [r3, #0]
 80015ae:	68da      	ldr	r2, [r3, #12]
 80015b0:	687b      	ldr	r3, [r7, #4]
 80015b2:	681b      	ldr	r3, [r3, #0]
 80015b4:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80015b8:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80015ba:	687b      	ldr	r3, [r7, #4]
 80015bc:	2200      	movs	r2, #0
 80015be:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80015c0:	687b      	ldr	r3, [r7, #4]
 80015c2:	2220      	movs	r2, #32
 80015c4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80015c8:	687b      	ldr	r3, [r7, #4]
 80015ca:	2220      	movs	r2, #32
 80015cc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80015d0:	687b      	ldr	r3, [r7, #4]
 80015d2:	2200      	movs	r2, #0
 80015d4:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80015d6:	2300      	movs	r3, #0
}
 80015d8:	4618      	mov	r0, r3
 80015da:	3708      	adds	r7, #8
 80015dc:	46bd      	mov	sp, r7
 80015de:	bd80      	pop	{r7, pc}

080015e0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80015e0:	b580      	push	{r7, lr}
 80015e2:	b084      	sub	sp, #16
 80015e4:	af00      	add	r7, sp, #0
 80015e6:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80015e8:	687b      	ldr	r3, [r7, #4]
 80015ea:	681b      	ldr	r3, [r3, #0]
 80015ec:	691b      	ldr	r3, [r3, #16]
 80015ee:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80015f2:	687b      	ldr	r3, [r7, #4]
 80015f4:	68da      	ldr	r2, [r3, #12]
 80015f6:	687b      	ldr	r3, [r7, #4]
 80015f8:	681b      	ldr	r3, [r3, #0]
 80015fa:	430a      	orrs	r2, r1
 80015fc:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 80015fe:	687b      	ldr	r3, [r7, #4]
 8001600:	689a      	ldr	r2, [r3, #8]
 8001602:	687b      	ldr	r3, [r7, #4]
 8001604:	691b      	ldr	r3, [r3, #16]
 8001606:	431a      	orrs	r2, r3
 8001608:	687b      	ldr	r3, [r7, #4]
 800160a:	695b      	ldr	r3, [r3, #20]
 800160c:	4313      	orrs	r3, r2
 800160e:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8001610:	687b      	ldr	r3, [r7, #4]
 8001612:	681b      	ldr	r3, [r3, #0]
 8001614:	68db      	ldr	r3, [r3, #12]
 8001616:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 800161a:	f023 030c 	bic.w	r3, r3, #12
 800161e:	687a      	ldr	r2, [r7, #4]
 8001620:	6812      	ldr	r2, [r2, #0]
 8001622:	68b9      	ldr	r1, [r7, #8]
 8001624:	430b      	orrs	r3, r1
 8001626:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8001628:	687b      	ldr	r3, [r7, #4]
 800162a:	681b      	ldr	r3, [r3, #0]
 800162c:	695b      	ldr	r3, [r3, #20]
 800162e:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8001632:	687b      	ldr	r3, [r7, #4]
 8001634:	699a      	ldr	r2, [r3, #24]
 8001636:	687b      	ldr	r3, [r7, #4]
 8001638:	681b      	ldr	r3, [r3, #0]
 800163a:	430a      	orrs	r2, r1
 800163c:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 800163e:	687b      	ldr	r3, [r7, #4]
 8001640:	681b      	ldr	r3, [r3, #0]
 8001642:	4a2c      	ldr	r2, [pc, #176]	@ (80016f4 <UART_SetConfig+0x114>)
 8001644:	4293      	cmp	r3, r2
 8001646:	d103      	bne.n	8001650 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8001648:	f7ff ff48 	bl	80014dc <HAL_RCC_GetPCLK2Freq>
 800164c:	60f8      	str	r0, [r7, #12]
 800164e:	e002      	b.n	8001656 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8001650:	f7ff ff30 	bl	80014b4 <HAL_RCC_GetPCLK1Freq>
 8001654:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8001656:	68fa      	ldr	r2, [r7, #12]
 8001658:	4613      	mov	r3, r2
 800165a:	009b      	lsls	r3, r3, #2
 800165c:	4413      	add	r3, r2
 800165e:	009a      	lsls	r2, r3, #2
 8001660:	441a      	add	r2, r3
 8001662:	687b      	ldr	r3, [r7, #4]
 8001664:	685b      	ldr	r3, [r3, #4]
 8001666:	009b      	lsls	r3, r3, #2
 8001668:	fbb2 f3f3 	udiv	r3, r2, r3
 800166c:	4a22      	ldr	r2, [pc, #136]	@ (80016f8 <UART_SetConfig+0x118>)
 800166e:	fba2 2303 	umull	r2, r3, r2, r3
 8001672:	095b      	lsrs	r3, r3, #5
 8001674:	0119      	lsls	r1, r3, #4
 8001676:	68fa      	ldr	r2, [r7, #12]
 8001678:	4613      	mov	r3, r2
 800167a:	009b      	lsls	r3, r3, #2
 800167c:	4413      	add	r3, r2
 800167e:	009a      	lsls	r2, r3, #2
 8001680:	441a      	add	r2, r3
 8001682:	687b      	ldr	r3, [r7, #4]
 8001684:	685b      	ldr	r3, [r3, #4]
 8001686:	009b      	lsls	r3, r3, #2
 8001688:	fbb2 f2f3 	udiv	r2, r2, r3
 800168c:	4b1a      	ldr	r3, [pc, #104]	@ (80016f8 <UART_SetConfig+0x118>)
 800168e:	fba3 0302 	umull	r0, r3, r3, r2
 8001692:	095b      	lsrs	r3, r3, #5
 8001694:	2064      	movs	r0, #100	@ 0x64
 8001696:	fb00 f303 	mul.w	r3, r0, r3
 800169a:	1ad3      	subs	r3, r2, r3
 800169c:	011b      	lsls	r3, r3, #4
 800169e:	3332      	adds	r3, #50	@ 0x32
 80016a0:	4a15      	ldr	r2, [pc, #84]	@ (80016f8 <UART_SetConfig+0x118>)
 80016a2:	fba2 2303 	umull	r2, r3, r2, r3
 80016a6:	095b      	lsrs	r3, r3, #5
 80016a8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80016ac:	4419      	add	r1, r3
 80016ae:	68fa      	ldr	r2, [r7, #12]
 80016b0:	4613      	mov	r3, r2
 80016b2:	009b      	lsls	r3, r3, #2
 80016b4:	4413      	add	r3, r2
 80016b6:	009a      	lsls	r2, r3, #2
 80016b8:	441a      	add	r2, r3
 80016ba:	687b      	ldr	r3, [r7, #4]
 80016bc:	685b      	ldr	r3, [r3, #4]
 80016be:	009b      	lsls	r3, r3, #2
 80016c0:	fbb2 f2f3 	udiv	r2, r2, r3
 80016c4:	4b0c      	ldr	r3, [pc, #48]	@ (80016f8 <UART_SetConfig+0x118>)
 80016c6:	fba3 0302 	umull	r0, r3, r3, r2
 80016ca:	095b      	lsrs	r3, r3, #5
 80016cc:	2064      	movs	r0, #100	@ 0x64
 80016ce:	fb00 f303 	mul.w	r3, r0, r3
 80016d2:	1ad3      	subs	r3, r2, r3
 80016d4:	011b      	lsls	r3, r3, #4
 80016d6:	3332      	adds	r3, #50	@ 0x32
 80016d8:	4a07      	ldr	r2, [pc, #28]	@ (80016f8 <UART_SetConfig+0x118>)
 80016da:	fba2 2303 	umull	r2, r3, r2, r3
 80016de:	095b      	lsrs	r3, r3, #5
 80016e0:	f003 020f 	and.w	r2, r3, #15
 80016e4:	687b      	ldr	r3, [r7, #4]
 80016e6:	681b      	ldr	r3, [r3, #0]
 80016e8:	440a      	add	r2, r1
 80016ea:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 80016ec:	bf00      	nop
 80016ee:	3710      	adds	r7, #16
 80016f0:	46bd      	mov	sp, r7
 80016f2:	bd80      	pop	{r7, pc}
 80016f4:	40013800 	.word	0x40013800
 80016f8:	51eb851f 	.word	0x51eb851f

080016fc <app_init>:

task_dta_t task_dta_list[TASK_QTY];

/********************** external functions definition ************************/
void app_init(void)
{
 80016fc:	b590      	push	{r4, r7, lr}
 80016fe:	b085      	sub	sp, #20
 8001700:	af02      	add	r7, sp, #8
	uint32_t index;

	/* Print out: Application Initialized */
	LOGGER_LOG("\r\n");
 8001702:	b672      	cpsid	i
 8001704:	4b4f      	ldr	r3, [pc, #316]	@ (8001844 <app_init+0x148>)
 8001706:	681b      	ldr	r3, [r3, #0]
 8001708:	4a4f      	ldr	r2, [pc, #316]	@ (8001848 <app_init+0x14c>)
 800170a:	213f      	movs	r1, #63	@ 0x3f
 800170c:	4618      	mov	r0, r3
 800170e:	f001 fc49 	bl	8002fa4 <sniprintf>
 8001712:	4603      	mov	r3, r0
 8001714:	4a4d      	ldr	r2, [pc, #308]	@ (800184c <app_init+0x150>)
 8001716:	6013      	str	r3, [r2, #0]
 8001718:	4b4a      	ldr	r3, [pc, #296]	@ (8001844 <app_init+0x148>)
 800171a:	681b      	ldr	r3, [r3, #0]
 800171c:	4618      	mov	r0, r3
 800171e:	f000 fb4d 	bl	8001dbc <logger_log_print_>
 8001722:	b662      	cpsie	i
	LOGGER_LOG("%s is running - Tick [mS] = %lu\r\n", GET_NAME(app_init), HAL_GetTick());
 8001724:	b672      	cpsid	i
 8001726:	4b47      	ldr	r3, [pc, #284]	@ (8001844 <app_init+0x148>)
 8001728:	681c      	ldr	r4, [r3, #0]
 800172a:	f7fe ffe1 	bl	80006f0 <HAL_GetTick>
 800172e:	4603      	mov	r3, r0
 8001730:	9300      	str	r3, [sp, #0]
 8001732:	4b47      	ldr	r3, [pc, #284]	@ (8001850 <app_init+0x154>)
 8001734:	4a47      	ldr	r2, [pc, #284]	@ (8001854 <app_init+0x158>)
 8001736:	213f      	movs	r1, #63	@ 0x3f
 8001738:	4620      	mov	r0, r4
 800173a:	f001 fc33 	bl	8002fa4 <sniprintf>
 800173e:	4603      	mov	r3, r0
 8001740:	4a42      	ldr	r2, [pc, #264]	@ (800184c <app_init+0x150>)
 8001742:	6013      	str	r3, [r2, #0]
 8001744:	4b3f      	ldr	r3, [pc, #252]	@ (8001844 <app_init+0x148>)
 8001746:	681b      	ldr	r3, [r3, #0]
 8001748:	4618      	mov	r0, r3
 800174a:	f000 fb37 	bl	8001dbc <logger_log_print_>
 800174e:	b662      	cpsie	i

	LOGGER_LOG(p_sys);
 8001750:	b672      	cpsid	i
 8001752:	4b3c      	ldr	r3, [pc, #240]	@ (8001844 <app_init+0x148>)
 8001754:	681b      	ldr	r3, [r3, #0]
 8001756:	4a40      	ldr	r2, [pc, #256]	@ (8001858 <app_init+0x15c>)
 8001758:	6812      	ldr	r2, [r2, #0]
 800175a:	213f      	movs	r1, #63	@ 0x3f
 800175c:	4618      	mov	r0, r3
 800175e:	f001 fc21 	bl	8002fa4 <sniprintf>
 8001762:	4603      	mov	r3, r0
 8001764:	4a39      	ldr	r2, [pc, #228]	@ (800184c <app_init+0x150>)
 8001766:	6013      	str	r3, [r2, #0]
 8001768:	4b36      	ldr	r3, [pc, #216]	@ (8001844 <app_init+0x148>)
 800176a:	681b      	ldr	r3, [r3, #0]
 800176c:	4618      	mov	r0, r3
 800176e:	f000 fb25 	bl	8001dbc <logger_log_print_>
 8001772:	b662      	cpsie	i
	LOGGER_LOG(p_app);
 8001774:	b672      	cpsid	i
 8001776:	4b33      	ldr	r3, [pc, #204]	@ (8001844 <app_init+0x148>)
 8001778:	681b      	ldr	r3, [r3, #0]
 800177a:	4a38      	ldr	r2, [pc, #224]	@ (800185c <app_init+0x160>)
 800177c:	6812      	ldr	r2, [r2, #0]
 800177e:	213f      	movs	r1, #63	@ 0x3f
 8001780:	4618      	mov	r0, r3
 8001782:	f001 fc0f 	bl	8002fa4 <sniprintf>
 8001786:	4603      	mov	r3, r0
 8001788:	4a30      	ldr	r2, [pc, #192]	@ (800184c <app_init+0x150>)
 800178a:	6013      	str	r3, [r2, #0]
 800178c:	4b2d      	ldr	r3, [pc, #180]	@ (8001844 <app_init+0x148>)
 800178e:	681b      	ldr	r3, [r3, #0]
 8001790:	4618      	mov	r0, r3
 8001792:	f000 fb13 	bl	8001dbc <logger_log_print_>
 8001796:	b662      	cpsie	i

	g_app_cnt = G_APP_CNT_INI;
 8001798:	4b31      	ldr	r3, [pc, #196]	@ (8001860 <app_init+0x164>)
 800179a:	2200      	movs	r2, #0
 800179c:	601a      	str	r2, [r3, #0]

	/* Print out: Application execution counter */
	LOGGER_LOG(" %s = %lu\r\n", GET_NAME(g_app_cnt), g_app_cnt);
 800179e:	b672      	cpsid	i
 80017a0:	4b28      	ldr	r3, [pc, #160]	@ (8001844 <app_init+0x148>)
 80017a2:	6818      	ldr	r0, [r3, #0]
 80017a4:	4b2e      	ldr	r3, [pc, #184]	@ (8001860 <app_init+0x164>)
 80017a6:	681b      	ldr	r3, [r3, #0]
 80017a8:	9300      	str	r3, [sp, #0]
 80017aa:	4b2e      	ldr	r3, [pc, #184]	@ (8001864 <app_init+0x168>)
 80017ac:	4a2e      	ldr	r2, [pc, #184]	@ (8001868 <app_init+0x16c>)
 80017ae:	213f      	movs	r1, #63	@ 0x3f
 80017b0:	f001 fbf8 	bl	8002fa4 <sniprintf>
 80017b4:	4603      	mov	r3, r0
 80017b6:	4a25      	ldr	r2, [pc, #148]	@ (800184c <app_init+0x150>)
 80017b8:	6013      	str	r3, [r2, #0]
 80017ba:	4b22      	ldr	r3, [pc, #136]	@ (8001844 <app_init+0x148>)
 80017bc:	681b      	ldr	r3, [r3, #0]
 80017be:	4618      	mov	r0, r3
 80017c0:	f000 fafc 	bl	8001dbc <logger_log_print_>
 80017c4:	b662      	cpsie	i

	/* Go through the task arrays */
	for (index = 0; TASK_QTY > index; index++)
 80017c6:	2300      	movs	r3, #0
 80017c8:	607b      	str	r3, [r7, #4]
 80017ca:	e01a      	b.n	8001802 <app_init+0x106>
	{
		/* Run task_x_init */
		(*task_cfg_list[index].task_init)(task_cfg_list[index].parameters);
 80017cc:	4927      	ldr	r1, [pc, #156]	@ (800186c <app_init+0x170>)
 80017ce:	687a      	ldr	r2, [r7, #4]
 80017d0:	4613      	mov	r3, r2
 80017d2:	005b      	lsls	r3, r3, #1
 80017d4:	4413      	add	r3, r2
 80017d6:	009b      	lsls	r3, r3, #2
 80017d8:	440b      	add	r3, r1
 80017da:	6819      	ldr	r1, [r3, #0]
 80017dc:	4823      	ldr	r0, [pc, #140]	@ (800186c <app_init+0x170>)
 80017de:	687a      	ldr	r2, [r7, #4]
 80017e0:	4613      	mov	r3, r2
 80017e2:	005b      	lsls	r3, r3, #1
 80017e4:	4413      	add	r3, r2
 80017e6:	009b      	lsls	r3, r3, #2
 80017e8:	4403      	add	r3, r0
 80017ea:	3308      	adds	r3, #8
 80017ec:	681b      	ldr	r3, [r3, #0]
 80017ee:	4618      	mov	r0, r3
 80017f0:	4788      	blx	r1

		/* Init variables */
		task_dta_list[index].WCET = TASK_X_WCET_INI;
 80017f2:	4a1f      	ldr	r2, [pc, #124]	@ (8001870 <app_init+0x174>)
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	2100      	movs	r1, #0
 80017f8:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	for (index = 0; TASK_QTY > index; index++)
 80017fc:	687b      	ldr	r3, [r7, #4]
 80017fe:	3301      	adds	r3, #1
 8001800:	607b      	str	r3, [r7, #4]
 8001802:	687b      	ldr	r3, [r7, #4]
 8001804:	2b01      	cmp	r3, #1
 8001806:	d9e1      	bls.n	80017cc <app_init+0xd0>
	}

	cycle_counter_init();
 8001808:	4b1a      	ldr	r3, [pc, #104]	@ (8001874 <app_init+0x178>)
 800180a:	68db      	ldr	r3, [r3, #12]
 800180c:	4a19      	ldr	r2, [pc, #100]	@ (8001874 <app_init+0x178>)
 800180e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001812:	60d3      	str	r3, [r2, #12]
 8001814:	4b18      	ldr	r3, [pc, #96]	@ (8001878 <app_init+0x17c>)
 8001816:	2200      	movs	r2, #0
 8001818:	605a      	str	r2, [r3, #4]
 800181a:	4b17      	ldr	r3, [pc, #92]	@ (8001878 <app_init+0x17c>)
 800181c:	681b      	ldr	r3, [r3, #0]
 800181e:	4a16      	ldr	r2, [pc, #88]	@ (8001878 <app_init+0x17c>)
 8001820:	f043 0301 	orr.w	r3, r3, #1
 8001824:	6013      	str	r3, [r2, #0]

	__asm("CPSID i");	/* disable interrupts*/
 8001826:	b672      	cpsid	i
	g_app_tick_cnt = G_APP_TICK_CNT_INI;
 8001828:	4b14      	ldr	r3, [pc, #80]	@ (800187c <app_init+0x180>)
 800182a:	2200      	movs	r2, #0
 800182c:	601a      	str	r2, [r3, #0]
	g_task_sensor_tick_cnt = G_APP_TICK_CNT_INI;
 800182e:	4b14      	ldr	r3, [pc, #80]	@ (8001880 <app_init+0x184>)
 8001830:	2200      	movs	r2, #0
 8001832:	601a      	str	r2, [r3, #0]
	g_task_menu_tick_cnt = G_APP_TICK_CNT_INI;
 8001834:	4b13      	ldr	r3, [pc, #76]	@ (8001884 <app_init+0x188>)
 8001836:	2200      	movs	r2, #0
 8001838:	601a      	str	r2, [r3, #0]
    __asm("CPSIE i");	/* enable interrupts*/
 800183a:	b662      	cpsie	i
}
 800183c:	bf00      	nop
 800183e:	370c      	adds	r7, #12
 8001840:	46bd      	mov	sp, r7
 8001842:	bd90      	pop	{r4, r7, pc}
 8001844:	080041cc 	.word	0x080041cc
 8001848:	08003f58 	.word	0x08003f58
 800184c:	20000168 	.word	0x20000168
 8001850:	08003f5c 	.word	0x08003f5c
 8001854:	08003f68 	.word	0x08003f68
 8001858:	2000000c 	.word	0x2000000c
 800185c:	20000010 	.word	0x20000010
 8001860:	20000110 	.word	0x20000110
 8001864:	08003f8c 	.word	0x08003f8c
 8001868:	08003f98 	.word	0x08003f98
 800186c:	080041b4 	.word	0x080041b4
 8001870:	2000011c 	.word	0x2000011c
 8001874:	e000edf0 	.word	0xe000edf0
 8001878:	e0001000 	.word	0xe0001000
 800187c:	20000118 	.word	0x20000118
 8001880:	200001a4 	.word	0x200001a4
 8001884:	20000170 	.word	0x20000170

08001888 <app_update>:

void app_update(void)
{
 8001888:	b580      	push	{r7, lr}
 800188a:	b082      	sub	sp, #8
 800188c:	af00      	add	r7, sp, #0
	uint32_t index;
	uint32_t cycle_counter_time_us;

	/* Check if it's time to run tasks */
	if (G_APP_TICK_CNT_INI < g_app_tick_cnt)
 800188e:	4b29      	ldr	r3, [pc, #164]	@ (8001934 <app_update+0xac>)
 8001890:	681b      	ldr	r3, [r3, #0]
 8001892:	2b00      	cmp	r3, #0
 8001894:	d049      	beq.n	800192a <app_update+0xa2>
    {
    	g_app_tick_cnt--;
 8001896:	4b27      	ldr	r3, [pc, #156]	@ (8001934 <app_update+0xac>)
 8001898:	681b      	ldr	r3, [r3, #0]
 800189a:	3b01      	subs	r3, #1
 800189c:	4a25      	ldr	r2, [pc, #148]	@ (8001934 <app_update+0xac>)
 800189e:	6013      	str	r3, [r2, #0]

    	/* Update App Counter */
    	g_app_cnt++;
 80018a0:	4b25      	ldr	r3, [pc, #148]	@ (8001938 <app_update+0xb0>)
 80018a2:	681b      	ldr	r3, [r3, #0]
 80018a4:	3301      	adds	r3, #1
 80018a6:	4a24      	ldr	r2, [pc, #144]	@ (8001938 <app_update+0xb0>)
 80018a8:	6013      	str	r3, [r2, #0]
    	g_app_time_us = 0;
 80018aa:	4b24      	ldr	r3, [pc, #144]	@ (800193c <app_update+0xb4>)
 80018ac:	2200      	movs	r2, #0
 80018ae:	601a      	str	r2, [r3, #0]

    	/* Go through the task arrays */
    	for (index = 0; TASK_QTY > index; index++)
 80018b0:	2300      	movs	r3, #0
 80018b2:	607b      	str	r3, [r7, #4]
 80018b4:	e036      	b.n	8001924 <app_update+0x9c>
    	{
			cycle_counter_reset();
 80018b6:	4b22      	ldr	r3, [pc, #136]	@ (8001940 <app_update+0xb8>)
 80018b8:	2200      	movs	r2, #0
 80018ba:	605a      	str	r2, [r3, #4]

    		/* Run task_x_update */
			(*task_cfg_list[index].task_update)(task_cfg_list[index].parameters);
 80018bc:	4921      	ldr	r1, [pc, #132]	@ (8001944 <app_update+0xbc>)
 80018be:	687a      	ldr	r2, [r7, #4]
 80018c0:	4613      	mov	r3, r2
 80018c2:	005b      	lsls	r3, r3, #1
 80018c4:	4413      	add	r3, r2
 80018c6:	009b      	lsls	r3, r3, #2
 80018c8:	440b      	add	r3, r1
 80018ca:	3304      	adds	r3, #4
 80018cc:	6819      	ldr	r1, [r3, #0]
 80018ce:	481d      	ldr	r0, [pc, #116]	@ (8001944 <app_update+0xbc>)
 80018d0:	687a      	ldr	r2, [r7, #4]
 80018d2:	4613      	mov	r3, r2
 80018d4:	005b      	lsls	r3, r3, #1
 80018d6:	4413      	add	r3, r2
 80018d8:	009b      	lsls	r3, r3, #2
 80018da:	4403      	add	r3, r0
 80018dc:	3308      	adds	r3, #8
 80018de:	681b      	ldr	r3, [r3, #0]
 80018e0:	4618      	mov	r0, r3
 80018e2:	4788      	blx	r1

			cycle_counter_time_us = cycle_counter_time_us();
 80018e4:	4b16      	ldr	r3, [pc, #88]	@ (8001940 <app_update+0xb8>)
 80018e6:	685a      	ldr	r2, [r3, #4]
 80018e8:	4b17      	ldr	r3, [pc, #92]	@ (8001948 <app_update+0xc0>)
 80018ea:	681b      	ldr	r3, [r3, #0]
 80018ec:	4917      	ldr	r1, [pc, #92]	@ (800194c <app_update+0xc4>)
 80018ee:	fba1 1303 	umull	r1, r3, r1, r3
 80018f2:	0c9b      	lsrs	r3, r3, #18
 80018f4:	fbb2 f3f3 	udiv	r3, r2, r3
 80018f8:	603b      	str	r3, [r7, #0]

			/* Update variables */
	    	g_app_time_us += cycle_counter_time_us;
 80018fa:	4b10      	ldr	r3, [pc, #64]	@ (800193c <app_update+0xb4>)
 80018fc:	681a      	ldr	r2, [r3, #0]
 80018fe:	683b      	ldr	r3, [r7, #0]
 8001900:	4413      	add	r3, r2
 8001902:	4a0e      	ldr	r2, [pc, #56]	@ (800193c <app_update+0xb4>)
 8001904:	6013      	str	r3, [r2, #0]

			if (task_dta_list[index].WCET < cycle_counter_time_us)
 8001906:	4a12      	ldr	r2, [pc, #72]	@ (8001950 <app_update+0xc8>)
 8001908:	687b      	ldr	r3, [r7, #4]
 800190a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800190e:	683a      	ldr	r2, [r7, #0]
 8001910:	429a      	cmp	r2, r3
 8001912:	d904      	bls.n	800191e <app_update+0x96>
			{
				task_dta_list[index].WCET = cycle_counter_time_us;
 8001914:	490e      	ldr	r1, [pc, #56]	@ (8001950 <app_update+0xc8>)
 8001916:	687b      	ldr	r3, [r7, #4]
 8001918:	683a      	ldr	r2, [r7, #0]
 800191a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    	for (index = 0; TASK_QTY > index; index++)
 800191e:	687b      	ldr	r3, [r7, #4]
 8001920:	3301      	adds	r3, #1
 8001922:	607b      	str	r3, [r7, #4]
 8001924:	687b      	ldr	r3, [r7, #4]
 8001926:	2b01      	cmp	r3, #1
 8001928:	d9c5      	bls.n	80018b6 <app_update+0x2e>
			}
	    }
    }
}
 800192a:	bf00      	nop
 800192c:	3708      	adds	r7, #8
 800192e:	46bd      	mov	sp, r7
 8001930:	bd80      	pop	{r7, pc}
 8001932:	bf00      	nop
 8001934:	20000118 	.word	0x20000118
 8001938:	20000110 	.word	0x20000110
 800193c:	20000114 	.word	0x20000114
 8001940:	e0001000 	.word	0xe0001000
 8001944:	080041b4 	.word	0x080041b4
 8001948:	20000000 	.word	0x20000000
 800194c:	431bde83 	.word	0x431bde83
 8001950:	2000011c 	.word	0x2000011c

08001954 <HAL_SYSTICK_Callback>:

void HAL_SYSTICK_Callback(void)
{
 8001954:	b480      	push	{r7}
 8001956:	af00      	add	r7, sp, #0
	g_app_tick_cnt++;
 8001958:	4b09      	ldr	r3, [pc, #36]	@ (8001980 <HAL_SYSTICK_Callback+0x2c>)
 800195a:	681b      	ldr	r3, [r3, #0]
 800195c:	3301      	adds	r3, #1
 800195e:	4a08      	ldr	r2, [pc, #32]	@ (8001980 <HAL_SYSTICK_Callback+0x2c>)
 8001960:	6013      	str	r3, [r2, #0]

	g_task_sensor_tick_cnt++;
 8001962:	4b08      	ldr	r3, [pc, #32]	@ (8001984 <HAL_SYSTICK_Callback+0x30>)
 8001964:	681b      	ldr	r3, [r3, #0]
 8001966:	3301      	adds	r3, #1
 8001968:	4a06      	ldr	r2, [pc, #24]	@ (8001984 <HAL_SYSTICK_Callback+0x30>)
 800196a:	6013      	str	r3, [r2, #0]
	g_task_menu_tick_cnt++;
 800196c:	4b06      	ldr	r3, [pc, #24]	@ (8001988 <HAL_SYSTICK_Callback+0x34>)
 800196e:	681b      	ldr	r3, [r3, #0]
 8001970:	3301      	adds	r3, #1
 8001972:	4a05      	ldr	r2, [pc, #20]	@ (8001988 <HAL_SYSTICK_Callback+0x34>)
 8001974:	6013      	str	r3, [r2, #0]
}
 8001976:	bf00      	nop
 8001978:	46bd      	mov	sp, r7
 800197a:	bc80      	pop	{r7}
 800197c:	4770      	bx	lr
 800197e:	bf00      	nop
 8001980:	20000118 	.word	0x20000118
 8001984:	200001a4 	.word	0x200001a4
 8001988:	20000170 	.word	0x20000170

0800198c <displayInit>:
	}

}

void displayInit( displayConnection_t connection )
{
 800198c:	b580      	push	{r7, lr}
 800198e:	b082      	sub	sp, #8
 8001990:	af00      	add	r7, sp, #0
 8001992:	4603      	mov	r3, r0
 8001994:	71fb      	strb	r3, [r7, #7]
    display.connection = connection;
 8001996:	4a2f      	ldr	r2, [pc, #188]	@ (8001a54 <displayInit+0xc8>)
 8001998:	79fb      	ldrb	r3, [r7, #7]
 800199a:	7013      	strb	r3, [r2, #0]

    initial8BitCommunicationIsCompleted = false;
 800199c:	4b2e      	ldr	r3, [pc, #184]	@ (8001a58 <displayInit+0xcc>)
 800199e:	2200      	movs	r2, #0
 80019a0:	701a      	strb	r2, [r3, #0]

    HAL_Delay(50);
 80019a2:	2032      	movs	r0, #50	@ 0x32
 80019a4:	f7fe feae 	bl	8000704 <HAL_Delay>

    displayCodeWrite( DISPLAY_RS_INSTRUCTION,
 80019a8:	2130      	movs	r1, #48	@ 0x30
 80019aa:	2000      	movs	r0, #0
 80019ac:	f000 f8b6 	bl	8001b1c <displayCodeWrite>
                      DISPLAY_IR_FUNCTION_SET |
                      DISPLAY_IR_FUNCTION_SET_8BITS );
    HAL_Delay(5);
 80019b0:	2005      	movs	r0, #5
 80019b2:	f7fe fea7 	bl	8000704 <HAL_Delay>

    displayCodeWrite( DISPLAY_RS_INSTRUCTION,
 80019b6:	2130      	movs	r1, #48	@ 0x30
 80019b8:	2000      	movs	r0, #0
 80019ba:	f000 f8af 	bl	8001b1c <displayCodeWrite>
                      DISPLAY_IR_FUNCTION_SET |
                      DISPLAY_IR_FUNCTION_SET_8BITS );
    HAL_Delay(1);
 80019be:	2001      	movs	r0, #1
 80019c0:	f7fe fea0 	bl	8000704 <HAL_Delay>

    displayCodeWrite( DISPLAY_RS_INSTRUCTION,
 80019c4:	2130      	movs	r1, #48	@ 0x30
 80019c6:	2000      	movs	r0, #0
 80019c8:	f000 f8a8 	bl	8001b1c <displayCodeWrite>
                      DISPLAY_IR_FUNCTION_SET |
                      DISPLAY_IR_FUNCTION_SET_8BITS );
    HAL_Delay(1);
 80019cc:	2001      	movs	r0, #1
 80019ce:	f7fe fe99 	bl	8000704 <HAL_Delay>

    switch( display.connection ) {
 80019d2:	4b20      	ldr	r3, [pc, #128]	@ (8001a54 <displayInit+0xc8>)
 80019d4:	781b      	ldrb	r3, [r3, #0]
 80019d6:	2b00      	cmp	r3, #0
 80019d8:	d009      	beq.n	80019ee <displayInit+0x62>
 80019da:	2b01      	cmp	r3, #1
 80019dc:	d119      	bne.n	8001a12 <displayInit+0x86>
        case DISPLAY_CONNECTION_GPIO_8BITS:
            displayCodeWrite( DISPLAY_RS_INSTRUCTION,
 80019de:	2138      	movs	r1, #56	@ 0x38
 80019e0:	2000      	movs	r0, #0
 80019e2:	f000 f89b 	bl	8001b1c <displayCodeWrite>
                              DISPLAY_IR_FUNCTION_SET |
                              DISPLAY_IR_FUNCTION_SET_8BITS |
                              DISPLAY_IR_FUNCTION_SET_2LINES |
                              DISPLAY_IR_FUNCTION_SET_5x8DOTS );
            HAL_Delay(1);
 80019e6:	2001      	movs	r0, #1
 80019e8:	f7fe fe8c 	bl	8000704 <HAL_Delay>
        break;
 80019ec:	e011      	b.n	8001a12 <displayInit+0x86>

        case DISPLAY_CONNECTION_GPIO_4BITS:
            displayCodeWrite( DISPLAY_RS_INSTRUCTION,
 80019ee:	2120      	movs	r1, #32
 80019f0:	2000      	movs	r0, #0
 80019f2:	f000 f893 	bl	8001b1c <displayCodeWrite>
                              DISPLAY_IR_FUNCTION_SET |
                              DISPLAY_IR_FUNCTION_SET_4BITS );
            HAL_Delay(1);
 80019f6:	2001      	movs	r0, #1
 80019f8:	f7fe fe84 	bl	8000704 <HAL_Delay>

            initial8BitCommunicationIsCompleted = true;
 80019fc:	4b16      	ldr	r3, [pc, #88]	@ (8001a58 <displayInit+0xcc>)
 80019fe:	2201      	movs	r2, #1
 8001a00:	701a      	strb	r2, [r3, #0]

            displayCodeWrite( DISPLAY_RS_INSTRUCTION,
 8001a02:	2128      	movs	r1, #40	@ 0x28
 8001a04:	2000      	movs	r0, #0
 8001a06:	f000 f889 	bl	8001b1c <displayCodeWrite>
                              DISPLAY_IR_FUNCTION_SET |
                              DISPLAY_IR_FUNCTION_SET_4BITS |
                              DISPLAY_IR_FUNCTION_SET_2LINES |
                              DISPLAY_IR_FUNCTION_SET_5x8DOTS );
            HAL_Delay(1);
 8001a0a:	2001      	movs	r0, #1
 8001a0c:	f7fe fe7a 	bl	8000704 <HAL_Delay>
        break;
 8001a10:	bf00      	nop
    }

    displayCodeWrite( DISPLAY_RS_INSTRUCTION,
 8001a12:	2108      	movs	r1, #8
 8001a14:	2000      	movs	r0, #0
 8001a16:	f000 f881 	bl	8001b1c <displayCodeWrite>
                      DISPLAY_IR_DISPLAY_CONTROL |
                      DISPLAY_IR_DISPLAY_CONTROL_DISPLAY_OFF |
                      DISPLAY_IR_DISPLAY_CONTROL_CURSOR_OFF |
                      DISPLAY_IR_DISPLAY_CONTROL_BLINK_OFF );
    HAL_Delay(1);
 8001a1a:	2001      	movs	r0, #1
 8001a1c:	f7fe fe72 	bl	8000704 <HAL_Delay>

    displayCodeWrite( DISPLAY_RS_INSTRUCTION,
 8001a20:	2101      	movs	r1, #1
 8001a22:	2000      	movs	r0, #0
 8001a24:	f000 f87a 	bl	8001b1c <displayCodeWrite>
                      DISPLAY_IR_CLEAR_DISPLAY );
    HAL_Delay(1);
 8001a28:	2001      	movs	r0, #1
 8001a2a:	f7fe fe6b 	bl	8000704 <HAL_Delay>

    displayCodeWrite( DISPLAY_RS_INSTRUCTION,
 8001a2e:	2106      	movs	r1, #6
 8001a30:	2000      	movs	r0, #0
 8001a32:	f000 f873 	bl	8001b1c <displayCodeWrite>
                      DISPLAY_IR_ENTRY_MODE_SET |
                      DISPLAY_IR_ENTRY_MODE_SET_INCREMENT |
                      DISPLAY_IR_ENTRY_MODE_SET_NO_SHIFT );
    HAL_Delay(1);
 8001a36:	2001      	movs	r0, #1
 8001a38:	f7fe fe64 	bl	8000704 <HAL_Delay>

    displayCodeWrite( DISPLAY_RS_INSTRUCTION,
 8001a3c:	210c      	movs	r1, #12
 8001a3e:	2000      	movs	r0, #0
 8001a40:	f000 f86c 	bl	8001b1c <displayCodeWrite>
                      DISPLAY_IR_DISPLAY_CONTROL |
                      DISPLAY_IR_DISPLAY_CONTROL_DISPLAY_ON |
                      DISPLAY_IR_DISPLAY_CONTROL_CURSOR_OFF |
                      DISPLAY_IR_DISPLAY_CONTROL_BLINK_OFF );
    HAL_Delay(1);
 8001a44:	2001      	movs	r0, #1
 8001a46:	f7fe fe5d 	bl	8000704 <HAL_Delay>
}
 8001a4a:	bf00      	nop
 8001a4c:	3708      	adds	r7, #8
 8001a4e:	46bd      	mov	sp, r7
 8001a50:	bd80      	pop	{r7, pc}
 8001a52:	bf00      	nop
 8001a54:	20000124 	.word	0x20000124
 8001a58:	20000125 	.word	0x20000125

08001a5c <displayCharPositionWrite>:

void displayCharPositionWrite( uint8_t charPositionX, uint8_t charPositionY )
{
 8001a5c:	b580      	push	{r7, lr}
 8001a5e:	b082      	sub	sp, #8
 8001a60:	af00      	add	r7, sp, #0
 8001a62:	4603      	mov	r3, r0
 8001a64:	460a      	mov	r2, r1
 8001a66:	71fb      	strb	r3, [r7, #7]
 8001a68:	4613      	mov	r3, r2
 8001a6a:	71bb      	strb	r3, [r7, #6]
    switch( charPositionY ) {
 8001a6c:	79bb      	ldrb	r3, [r7, #6]
 8001a6e:	2b03      	cmp	r3, #3
 8001a70:	d83a      	bhi.n	8001ae8 <displayCharPositionWrite+0x8c>
 8001a72:	a201      	add	r2, pc, #4	@ (adr r2, 8001a78 <displayCharPositionWrite+0x1c>)
 8001a74:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001a78:	08001a89 	.word	0x08001a89
 8001a7c:	08001a9b 	.word	0x08001a9b
 8001a80:	08001ab5 	.word	0x08001ab5
 8001a84:	08001acf 	.word	0x08001acf
        case 0:
            displayCodeWrite( DISPLAY_RS_INSTRUCTION,
 8001a88:	79fb      	ldrb	r3, [r7, #7]
 8001a8a:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8001a8e:	b2db      	uxtb	r3, r3
 8001a90:	4619      	mov	r1, r3
 8001a92:	2000      	movs	r0, #0
 8001a94:	f000 f842 	bl	8001b1c <displayCodeWrite>
                              DISPLAY_IR_SET_DDRAM_ADDR |
                              ( DISPLAY_20x4_LINE1_FIRST_CHARACTER_ADDRESS +
                                charPositionX ) );
            //HAL_Delay(1);
        break;
 8001a98:	e026      	b.n	8001ae8 <displayCharPositionWrite+0x8c>

        case 1:
            displayCodeWrite( DISPLAY_RS_INSTRUCTION,
                              DISPLAY_IR_SET_DDRAM_ADDR |
                              ( DISPLAY_20x4_LINE2_FIRST_CHARACTER_ADDRESS +
 8001a9a:	79fb      	ldrb	r3, [r7, #7]
 8001a9c:	3340      	adds	r3, #64	@ 0x40
 8001a9e:	b2db      	uxtb	r3, r3
 8001aa0:	b25b      	sxtb	r3, r3
                              DISPLAY_IR_SET_DDRAM_ADDR |
 8001aa2:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8001aa6:	b25b      	sxtb	r3, r3
            displayCodeWrite( DISPLAY_RS_INSTRUCTION,
 8001aa8:	b2db      	uxtb	r3, r3
 8001aaa:	4619      	mov	r1, r3
 8001aac:	2000      	movs	r0, #0
 8001aae:	f000 f835 	bl	8001b1c <displayCodeWrite>
                                charPositionX ) );
            //HAL_Delay(1);
        break;
 8001ab2:	e019      	b.n	8001ae8 <displayCharPositionWrite+0x8c>

        case 2:
            displayCodeWrite( DISPLAY_RS_INSTRUCTION,
                              DISPLAY_IR_SET_DDRAM_ADDR |
                              ( DISPLAY_20x4_LINE3_FIRST_CHARACTER_ADDRESS +
 8001ab4:	79fb      	ldrb	r3, [r7, #7]
 8001ab6:	3314      	adds	r3, #20
 8001ab8:	b2db      	uxtb	r3, r3
 8001aba:	b25b      	sxtb	r3, r3
                              DISPLAY_IR_SET_DDRAM_ADDR |
 8001abc:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8001ac0:	b25b      	sxtb	r3, r3
            displayCodeWrite( DISPLAY_RS_INSTRUCTION,
 8001ac2:	b2db      	uxtb	r3, r3
 8001ac4:	4619      	mov	r1, r3
 8001ac6:	2000      	movs	r0, #0
 8001ac8:	f000 f828 	bl	8001b1c <displayCodeWrite>
                                charPositionX ) );
            //HAL_Delay(1);
        break;
 8001acc:	e00c      	b.n	8001ae8 <displayCharPositionWrite+0x8c>

        case 3:
            displayCodeWrite( DISPLAY_RS_INSTRUCTION,
                              DISPLAY_IR_SET_DDRAM_ADDR |
                              ( DISPLAY_20x4_LINE4_FIRST_CHARACTER_ADDRESS +
 8001ace:	79fb      	ldrb	r3, [r7, #7]
 8001ad0:	3354      	adds	r3, #84	@ 0x54
 8001ad2:	b2db      	uxtb	r3, r3
 8001ad4:	b25b      	sxtb	r3, r3
                              DISPLAY_IR_SET_DDRAM_ADDR |
 8001ad6:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8001ada:	b25b      	sxtb	r3, r3
            displayCodeWrite( DISPLAY_RS_INSTRUCTION,
 8001adc:	b2db      	uxtb	r3, r3
 8001ade:	4619      	mov	r1, r3
 8001ae0:	2000      	movs	r0, #0
 8001ae2:	f000 f81b 	bl	8001b1c <displayCodeWrite>
                                charPositionX ) );
            //HAL_Delay(1);
        break;
 8001ae6:	bf00      	nop
    }
}
 8001ae8:	bf00      	nop
 8001aea:	3708      	adds	r7, #8
 8001aec:	46bd      	mov	sp, r7
 8001aee:	bd80      	pop	{r7, pc}

08001af0 <displayStringWrite>:

void displayStringWrite( const char * str )
{
 8001af0:	b580      	push	{r7, lr}
 8001af2:	b082      	sub	sp, #8
 8001af4:	af00      	add	r7, sp, #0
 8001af6:	6078      	str	r0, [r7, #4]
    while (*str) {
 8001af8:	e007      	b.n	8001b0a <displayStringWrite+0x1a>
    	displayCodeWrite(DISPLAY_RS_DATA, *str++);
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	1c5a      	adds	r2, r3, #1
 8001afe:	607a      	str	r2, [r7, #4]
 8001b00:	781b      	ldrb	r3, [r3, #0]
 8001b02:	4619      	mov	r1, r3
 8001b04:	2001      	movs	r0, #1
 8001b06:	f000 f809 	bl	8001b1c <displayCodeWrite>
    while (*str) {
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	781b      	ldrb	r3, [r3, #0]
 8001b0e:	2b00      	cmp	r3, #0
 8001b10:	d1f3      	bne.n	8001afa <displayStringWrite+0xa>
    }
}
 8001b12:	bf00      	nop
 8001b14:	bf00      	nop
 8001b16:	3708      	adds	r7, #8
 8001b18:	46bd      	mov	sp, r7
 8001b1a:	bd80      	pop	{r7, pc}

08001b1c <displayCodeWrite>:

//=====[Implementations of private functions]==================================
static void displayCodeWrite( bool type, uint8_t dataBus )
{
 8001b1c:	b580      	push	{r7, lr}
 8001b1e:	b082      	sub	sp, #8
 8001b20:	af00      	add	r7, sp, #0
 8001b22:	4603      	mov	r3, r0
 8001b24:	460a      	mov	r2, r1
 8001b26:	71fb      	strb	r3, [r7, #7]
 8001b28:	4613      	mov	r3, r2
 8001b2a:	71bb      	strb	r3, [r7, #6]
	if ( type == DISPLAY_RS_INSTRUCTION )
 8001b2c:	79fb      	ldrb	r3, [r7, #7]
 8001b2e:	f083 0301 	eor.w	r3, r3, #1
 8001b32:	b2db      	uxtb	r3, r3
 8001b34:	2b00      	cmp	r3, #0
 8001b36:	d004      	beq.n	8001b42 <displayCodeWrite+0x26>
		displayPinWrite( DISPLAY_PIN_RS, DISPLAY_RS_INSTRUCTION );
 8001b38:	2100      	movs	r1, #0
 8001b3a:	2004      	movs	r0, #4
 8001b3c:	f000 f812 	bl	8001b64 <displayPinWrite>
 8001b40:	e003      	b.n	8001b4a <displayCodeWrite+0x2e>
	else
		displayPinWrite( DISPLAY_PIN_RS, DISPLAY_RS_DATA );
 8001b42:	2101      	movs	r1, #1
 8001b44:	2004      	movs	r0, #4
 8001b46:	f000 f80d 	bl	8001b64 <displayPinWrite>
	displayPinWrite( DISPLAY_PIN_RW, DISPLAY_RW_WRITE );
 8001b4a:	2100      	movs	r1, #0
 8001b4c:	2005      	movs	r0, #5
 8001b4e:	f000 f809 	bl	8001b64 <displayPinWrite>
	displayDataBusWrite( dataBus );
 8001b52:	79bb      	ldrb	r3, [r7, #6]
 8001b54:	4618      	mov	r0, r3
 8001b56:	f000 f873 	bl	8001c40 <displayDataBusWrite>
}
 8001b5a:	bf00      	nop
 8001b5c:	3708      	adds	r7, #8
 8001b5e:	46bd      	mov	sp, r7
 8001b60:	bd80      	pop	{r7, pc}
	...

08001b64 <displayPinWrite>:

static void displayPinWrite( uint8_t pinName, int value )
{
 8001b64:	b580      	push	{r7, lr}
 8001b66:	b082      	sub	sp, #8
 8001b68:	af00      	add	r7, sp, #0
 8001b6a:	4603      	mov	r3, r0
 8001b6c:	6039      	str	r1, [r7, #0]
 8001b6e:	71fb      	strb	r3, [r7, #7]
    switch( display.connection ) {
 8001b70:	4b2f      	ldr	r3, [pc, #188]	@ (8001c30 <displayPinWrite+0xcc>)
 8001b72:	781b      	ldrb	r3, [r3, #0]
 8001b74:	2b00      	cmp	r3, #0
 8001b76:	d003      	beq.n	8001b80 <displayPinWrite+0x1c>
 8001b78:	2b01      	cmp	r3, #1
 8001b7a:	d154      	bne.n	8001c26 <displayPinWrite+0xc2>
                case DISPLAY_PIN_D7: displayD7 = value;   break;
                case DISPLAY_PIN_RS: displayRs = value;   break;
                case DISPLAY_PIN_EN: displayEn = value;   break;
                case DISPLAY_PIN_RW: break;
                */
                default: break;
 8001b7c:	bf00      	nop
            }
            break;
 8001b7e:	e052      	b.n	8001c26 <displayPinWrite+0xc2>

        case DISPLAY_CONNECTION_GPIO_4BITS:
            switch( pinName ) {
 8001b80:	79fb      	ldrb	r3, [r7, #7]
 8001b82:	3b04      	subs	r3, #4
 8001b84:	2b0a      	cmp	r3, #10
 8001b86:	d84c      	bhi.n	8001c22 <displayPinWrite+0xbe>
 8001b88:	a201      	add	r2, pc, #4	@ (adr r2, 8001b90 <displayPinWrite+0x2c>)
 8001b8a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001b8e:	bf00      	nop
 8001b90:	08001c01 	.word	0x08001c01
 8001b94:	08001c23 	.word	0x08001c23
 8001b98:	08001c13 	.word	0x08001c13
 8001b9c:	08001c23 	.word	0x08001c23
 8001ba0:	08001c23 	.word	0x08001c23
 8001ba4:	08001c23 	.word	0x08001c23
 8001ba8:	08001c23 	.word	0x08001c23
 8001bac:	08001bbd 	.word	0x08001bbd
 8001bb0:	08001bcd 	.word	0x08001bcd
 8001bb4:	08001bdd 	.word	0x08001bdd
 8001bb8:	08001bef 	.word	0x08001bef
            	case DISPLAY_PIN_D4: HAL_GPIO_WritePin(D4_GPIO_Port, D4_Pin, value);   break;
 8001bbc:	683b      	ldr	r3, [r7, #0]
 8001bbe:	b2db      	uxtb	r3, r3
 8001bc0:	461a      	mov	r2, r3
 8001bc2:	2120      	movs	r1, #32
 8001bc4:	481b      	ldr	r0, [pc, #108]	@ (8001c34 <displayPinWrite+0xd0>)
 8001bc6:	f7ff f870 	bl	8000caa <HAL_GPIO_WritePin>
 8001bca:	e02b      	b.n	8001c24 <displayPinWrite+0xc0>
				case DISPLAY_PIN_D5: HAL_GPIO_WritePin(D5_GPIO_Port, D5_Pin, value);   break;
 8001bcc:	683b      	ldr	r3, [r7, #0]
 8001bce:	b2db      	uxtb	r3, r3
 8001bd0:	461a      	mov	r2, r3
 8001bd2:	2110      	movs	r1, #16
 8001bd4:	4817      	ldr	r0, [pc, #92]	@ (8001c34 <displayPinWrite+0xd0>)
 8001bd6:	f7ff f868 	bl	8000caa <HAL_GPIO_WritePin>
 8001bda:	e023      	b.n	8001c24 <displayPinWrite+0xc0>
				case DISPLAY_PIN_D6: HAL_GPIO_WritePin(D6_GPIO_Port, D6_Pin, value);   break;
 8001bdc:	683b      	ldr	r3, [r7, #0]
 8001bde:	b2db      	uxtb	r3, r3
 8001be0:	461a      	mov	r2, r3
 8001be2:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001be6:	4813      	ldr	r0, [pc, #76]	@ (8001c34 <displayPinWrite+0xd0>)
 8001be8:	f7ff f85f 	bl	8000caa <HAL_GPIO_WritePin>
 8001bec:	e01a      	b.n	8001c24 <displayPinWrite+0xc0>
				case DISPLAY_PIN_D7: HAL_GPIO_WritePin(D7_GPIO_Port, D7_Pin, value);   break;
 8001bee:	683b      	ldr	r3, [r7, #0]
 8001bf0:	b2db      	uxtb	r3, r3
 8001bf2:	461a      	mov	r2, r3
 8001bf4:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001bf8:	480f      	ldr	r0, [pc, #60]	@ (8001c38 <displayPinWrite+0xd4>)
 8001bfa:	f7ff f856 	bl	8000caa <HAL_GPIO_WritePin>
 8001bfe:	e011      	b.n	8001c24 <displayPinWrite+0xc0>
				case DISPLAY_PIN_RS: HAL_GPIO_WritePin(D8_GPIO_Port, D8_Pin, value);   break;
 8001c00:	683b      	ldr	r3, [r7, #0]
 8001c02:	b2db      	uxtb	r3, r3
 8001c04:	461a      	mov	r2, r3
 8001c06:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001c0a:	480b      	ldr	r0, [pc, #44]	@ (8001c38 <displayPinWrite+0xd4>)
 8001c0c:	f7ff f84d 	bl	8000caa <HAL_GPIO_WritePin>
 8001c10:	e008      	b.n	8001c24 <displayPinWrite+0xc0>
				case DISPLAY_PIN_EN: HAL_GPIO_WritePin(D9_GPIO_Port, D9_Pin, value);   break;
 8001c12:	683b      	ldr	r3, [r7, #0]
 8001c14:	b2db      	uxtb	r3, r3
 8001c16:	461a      	mov	r2, r3
 8001c18:	2180      	movs	r1, #128	@ 0x80
 8001c1a:	4808      	ldr	r0, [pc, #32]	@ (8001c3c <displayPinWrite+0xd8>)
 8001c1c:	f7ff f845 	bl	8000caa <HAL_GPIO_WritePin>
 8001c20:	e000      	b.n	8001c24 <displayPinWrite+0xc0>
                case DISPLAY_PIN_RW: break;
                default: break;
 8001c22:	bf00      	nop
            }
            break;
 8001c24:	bf00      	nop
    }
}
 8001c26:	bf00      	nop
 8001c28:	3708      	adds	r7, #8
 8001c2a:	46bd      	mov	sp, r7
 8001c2c:	bd80      	pop	{r7, pc}
 8001c2e:	bf00      	nop
 8001c30:	20000124 	.word	0x20000124
 8001c34:	40010c00 	.word	0x40010c00
 8001c38:	40010800 	.word	0x40010800
 8001c3c:	40011000 	.word	0x40011000

08001c40 <displayDataBusWrite>:

static void displayDataBusWrite( uint8_t dataBus )
{
 8001c40:	b580      	push	{r7, lr}
 8001c42:	b082      	sub	sp, #8
 8001c44:	af00      	add	r7, sp, #0
 8001c46:	4603      	mov	r3, r0
 8001c48:	71fb      	strb	r3, [r7, #7]
    displayPinWrite( DISPLAY_PIN_EN, OFF );
 8001c4a:	2100      	movs	r1, #0
 8001c4c:	2006      	movs	r0, #6
 8001c4e:	f7ff ff89 	bl	8001b64 <displayPinWrite>
    displayPinWrite( DISPLAY_PIN_D7, dataBus & 0b10000000 );
 8001c52:	79fb      	ldrb	r3, [r7, #7]
 8001c54:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001c58:	4619      	mov	r1, r3
 8001c5a:	200e      	movs	r0, #14
 8001c5c:	f7ff ff82 	bl	8001b64 <displayPinWrite>
    displayPinWrite( DISPLAY_PIN_D6, dataBus & 0b01000000 );
 8001c60:	79fb      	ldrb	r3, [r7, #7]
 8001c62:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001c66:	4619      	mov	r1, r3
 8001c68:	200d      	movs	r0, #13
 8001c6a:	f7ff ff7b 	bl	8001b64 <displayPinWrite>
    displayPinWrite( DISPLAY_PIN_D5, dataBus & 0b00100000 );
 8001c6e:	79fb      	ldrb	r3, [r7, #7]
 8001c70:	f003 0320 	and.w	r3, r3, #32
 8001c74:	4619      	mov	r1, r3
 8001c76:	200c      	movs	r0, #12
 8001c78:	f7ff ff74 	bl	8001b64 <displayPinWrite>
    displayPinWrite( DISPLAY_PIN_D4, dataBus & 0b00010000 );
 8001c7c:	79fb      	ldrb	r3, [r7, #7]
 8001c7e:	f003 0310 	and.w	r3, r3, #16
 8001c82:	4619      	mov	r1, r3
 8001c84:	200b      	movs	r0, #11
 8001c86:	f7ff ff6d 	bl	8001b64 <displayPinWrite>
    switch( display.connection ) {
 8001c8a:	4b32      	ldr	r3, [pc, #200]	@ (8001d54 <displayDataBusWrite+0x114>)
 8001c8c:	781b      	ldrb	r3, [r3, #0]
 8001c8e:	2b00      	cmp	r3, #0
 8001c90:	d01e      	beq.n	8001cd0 <displayDataBusWrite+0x90>
 8001c92:	2b01      	cmp	r3, #1
 8001c94:	d14b      	bne.n	8001d2e <displayDataBusWrite+0xee>
        case DISPLAY_CONNECTION_GPIO_8BITS:
            displayPinWrite( DISPLAY_PIN_D3, dataBus & 0b00001000 );
 8001c96:	79fb      	ldrb	r3, [r7, #7]
 8001c98:	f003 0308 	and.w	r3, r3, #8
 8001c9c:	4619      	mov	r1, r3
 8001c9e:	200a      	movs	r0, #10
 8001ca0:	f7ff ff60 	bl	8001b64 <displayPinWrite>
            displayPinWrite( DISPLAY_PIN_D2, dataBus & 0b00000100 );
 8001ca4:	79fb      	ldrb	r3, [r7, #7]
 8001ca6:	f003 0304 	and.w	r3, r3, #4
 8001caa:	4619      	mov	r1, r3
 8001cac:	2009      	movs	r0, #9
 8001cae:	f7ff ff59 	bl	8001b64 <displayPinWrite>
            displayPinWrite( DISPLAY_PIN_D1, dataBus & 0b00000010 );
 8001cb2:	79fb      	ldrb	r3, [r7, #7]
 8001cb4:	f003 0302 	and.w	r3, r3, #2
 8001cb8:	4619      	mov	r1, r3
 8001cba:	2008      	movs	r0, #8
 8001cbc:	f7ff ff52 	bl	8001b64 <displayPinWrite>
            displayPinWrite( DISPLAY_PIN_D0, dataBus & 0b00000001 );
 8001cc0:	79fb      	ldrb	r3, [r7, #7]
 8001cc2:	f003 0301 	and.w	r3, r3, #1
 8001cc6:	4619      	mov	r1, r3
 8001cc8:	2007      	movs	r0, #7
 8001cca:	f7ff ff4b 	bl	8001b64 <displayPinWrite>
        break;
 8001cce:	e02e      	b.n	8001d2e <displayDataBusWrite+0xee>

        case DISPLAY_CONNECTION_GPIO_4BITS:
            if ( initial8BitCommunicationIsCompleted == true) {
 8001cd0:	4b21      	ldr	r3, [pc, #132]	@ (8001d58 <displayDataBusWrite+0x118>)
 8001cd2:	781b      	ldrb	r3, [r3, #0]
 8001cd4:	2b00      	cmp	r3, #0
 8001cd6:	d029      	beq.n	8001d2c <displayDataBusWrite+0xec>
                displayPinWrite( DISPLAY_PIN_EN, ON );
 8001cd8:	2101      	movs	r1, #1
 8001cda:	2006      	movs	r0, #6
 8001cdc:	f7ff ff42 	bl	8001b64 <displayPinWrite>
                //HAL_Delay(1);
                display_delay_us(DISPLAY_DEL_01US);
 8001ce0:	2001      	movs	r0, #1
 8001ce2:	f000 f83b 	bl	8001d5c <display_delay_us>

                displayPinWrite( DISPLAY_PIN_EN, OFF );
 8001ce6:	2100      	movs	r1, #0
 8001ce8:	2006      	movs	r0, #6
 8001cea:	f7ff ff3b 	bl	8001b64 <displayPinWrite>
                //HAL_Delay(1);
                display_delay_us(DISPLAY_DEL_37US);
 8001cee:	2025      	movs	r0, #37	@ 0x25
 8001cf0:	f000 f834 	bl	8001d5c <display_delay_us>

                displayPinWrite( DISPLAY_PIN_D7, dataBus & 0b00001000 );
 8001cf4:	79fb      	ldrb	r3, [r7, #7]
 8001cf6:	f003 0308 	and.w	r3, r3, #8
 8001cfa:	4619      	mov	r1, r3
 8001cfc:	200e      	movs	r0, #14
 8001cfe:	f7ff ff31 	bl	8001b64 <displayPinWrite>
                displayPinWrite( DISPLAY_PIN_D6, dataBus & 0b00000100 );
 8001d02:	79fb      	ldrb	r3, [r7, #7]
 8001d04:	f003 0304 	and.w	r3, r3, #4
 8001d08:	4619      	mov	r1, r3
 8001d0a:	200d      	movs	r0, #13
 8001d0c:	f7ff ff2a 	bl	8001b64 <displayPinWrite>
                displayPinWrite( DISPLAY_PIN_D5, dataBus & 0b00000010 );
 8001d10:	79fb      	ldrb	r3, [r7, #7]
 8001d12:	f003 0302 	and.w	r3, r3, #2
 8001d16:	4619      	mov	r1, r3
 8001d18:	200c      	movs	r0, #12
 8001d1a:	f7ff ff23 	bl	8001b64 <displayPinWrite>
                displayPinWrite( DISPLAY_PIN_D4, dataBus & 0b00000001 );
 8001d1e:	79fb      	ldrb	r3, [r7, #7]
 8001d20:	f003 0301 	and.w	r3, r3, #1
 8001d24:	4619      	mov	r1, r3
 8001d26:	200b      	movs	r0, #11
 8001d28:	f7ff ff1c 	bl	8001b64 <displayPinWrite>
            }
        break;
 8001d2c:	bf00      	nop

    }
    displayPinWrite( DISPLAY_PIN_EN, ON );
 8001d2e:	2101      	movs	r1, #1
 8001d30:	2006      	movs	r0, #6
 8001d32:	f7ff ff17 	bl	8001b64 <displayPinWrite>
    //HAL_Delay(1);
    display_delay_us(DISPLAY_DEL_01US);
 8001d36:	2001      	movs	r0, #1
 8001d38:	f000 f810 	bl	8001d5c <display_delay_us>

    displayPinWrite( DISPLAY_PIN_EN, OFF );
 8001d3c:	2100      	movs	r1, #0
 8001d3e:	2006      	movs	r0, #6
 8001d40:	f7ff ff10 	bl	8001b64 <displayPinWrite>
    //HAL_Delay(1);
    display_delay_us(DISPLAY_DEL_37US);
 8001d44:	2025      	movs	r0, #37	@ 0x25
 8001d46:	f000 f809 	bl	8001d5c <display_delay_us>
}
 8001d4a:	bf00      	nop
 8001d4c:	3708      	adds	r7, #8
 8001d4e:	46bd      	mov	sp, r7
 8001d50:	bd80      	pop	{r7, pc}
 8001d52:	bf00      	nop
 8001d54:	20000124 	.word	0x20000124
 8001d58:	20000125 	.word	0x20000125

08001d5c <display_delay_us>:

void display_delay_us(uint32_t delay_us)
{
 8001d5c:	b480      	push	{r7}
 8001d5e:	b085      	sub	sp, #20
 8001d60:	af00      	add	r7, sp, #0
 8001d62:	6078      	str	r0, [r7, #4]
	uint32_t now = cycle_counter_time_us();
 8001d64:	4b12      	ldr	r3, [pc, #72]	@ (8001db0 <display_delay_us+0x54>)
 8001d66:	685a      	ldr	r2, [r3, #4]
 8001d68:	4b12      	ldr	r3, [pc, #72]	@ (8001db4 <display_delay_us+0x58>)
 8001d6a:	681b      	ldr	r3, [r3, #0]
 8001d6c:	4912      	ldr	r1, [pc, #72]	@ (8001db8 <display_delay_us+0x5c>)
 8001d6e:	fba1 1303 	umull	r1, r3, r1, r3
 8001d72:	0c9b      	lsrs	r3, r3, #18
 8001d74:	fbb2 f3f3 	udiv	r3, r2, r3
 8001d78:	60fb      	str	r3, [r7, #12]
	uint32_t then = delay_us + now;
 8001d7a:	687a      	ldr	r2, [r7, #4]
 8001d7c:	68fb      	ldr	r3, [r7, #12]
 8001d7e:	4413      	add	r3, r2
 8001d80:	60bb      	str	r3, [r7, #8]

	while (now < then)
 8001d82:	e00a      	b.n	8001d9a <display_delay_us+0x3e>
		now = cycle_counter_time_us();
 8001d84:	4b0a      	ldr	r3, [pc, #40]	@ (8001db0 <display_delay_us+0x54>)
 8001d86:	685a      	ldr	r2, [r3, #4]
 8001d88:	4b0a      	ldr	r3, [pc, #40]	@ (8001db4 <display_delay_us+0x58>)
 8001d8a:	681b      	ldr	r3, [r3, #0]
 8001d8c:	490a      	ldr	r1, [pc, #40]	@ (8001db8 <display_delay_us+0x5c>)
 8001d8e:	fba1 1303 	umull	r1, r3, r1, r3
 8001d92:	0c9b      	lsrs	r3, r3, #18
 8001d94:	fbb2 f3f3 	udiv	r3, r2, r3
 8001d98:	60fb      	str	r3, [r7, #12]
	while (now < then)
 8001d9a:	68fa      	ldr	r2, [r7, #12]
 8001d9c:	68bb      	ldr	r3, [r7, #8]
 8001d9e:	429a      	cmp	r2, r3
 8001da0:	d3f0      	bcc.n	8001d84 <display_delay_us+0x28>
}
 8001da2:	bf00      	nop
 8001da4:	bf00      	nop
 8001da6:	3714      	adds	r7, #20
 8001da8:	46bd      	mov	sp, r7
 8001daa:	bc80      	pop	{r7}
 8001dac:	4770      	bx	lr
 8001dae:	bf00      	nop
 8001db0:	e0001000 	.word	0xe0001000
 8001db4:	20000000 	.word	0x20000000
 8001db8:	431bde83 	.word	0x431bde83

08001dbc <logger_log_print_>:

/********************** external functions definition ************************/

#if 1 == LOGGER_CONFIG_USE_SEMIHOSTING
void logger_log_print_(char* const msg)
{
 8001dbc:	b580      	push	{r7, lr}
 8001dbe:	b082      	sub	sp, #8
 8001dc0:	af00      	add	r7, sp, #0
 8001dc2:	6078      	str	r0, [r7, #4]
	printf(msg);
 8001dc4:	6878      	ldr	r0, [r7, #4]
 8001dc6:	f001 f8db 	bl	8002f80 <iprintf>
	fflush(stdout);
 8001dca:	4b05      	ldr	r3, [pc, #20]	@ (8001de0 <logger_log_print_+0x24>)
 8001dcc:	681b      	ldr	r3, [r3, #0]
 8001dce:	689b      	ldr	r3, [r3, #8]
 8001dd0:	4618      	mov	r0, r3
 8001dd2:	f000 ffff 	bl	8002dd4 <fflush>
}
 8001dd6:	bf00      	nop
 8001dd8:	3708      	adds	r7, #8
 8001dda:	46bd      	mov	sp, r7
 8001ddc:	bd80      	pop	{r7, pc}
 8001dde:	bf00      	nop
 8001de0:	20000054 	.word	0x20000054

08001de4 <init_motor>:

#define MENU_DTA_QTY	(sizeof(task_menu_dta)/sizeof(task_menu_dta_t))

/********************** internal functions declaration ***********************/

void init_motor (motor_t * motor){
 8001de4:	b480      	push	{r7}
 8001de6:	b083      	sub	sp, #12
 8001de8:	af00      	add	r7, sp, #0
 8001dea:	6078      	str	r0, [r7, #4]


	motor -> parameter = 1;
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	2201      	movs	r2, #1
 8001df0:	601a      	str	r2, [r3, #0]
	motor -> power = false;
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	2200      	movs	r2, #0
 8001df6:	711a      	strb	r2, [r3, #4]
	motor -> speed = 0;
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	2200      	movs	r2, #0
 8001dfc:	609a      	str	r2, [r3, #8]
	motor -> spin = false;
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	2200      	movs	r2, #0
 8001e02:	731a      	strb	r2, [r3, #12]
}
 8001e04:	bf00      	nop
 8001e06:	370c      	adds	r7, #12
 8001e08:	46bd      	mov	sp, r7
 8001e0a:	bc80      	pop	{r7}
 8001e0c:	4770      	bx	lr
	...

08001e10 <task_menu_init>:
uint32_t g_task_menu_cnt;
volatile uint32_t g_task_menu_tick_cnt;

/********************** external functions definition ************************/
void task_menu_init(void *parameters)
{
 8001e10:	b580      	push	{r7, lr}
 8001e12:	b086      	sub	sp, #24
 8001e14:	af02      	add	r7, sp, #8
 8001e16:	6078      	str	r0, [r7, #4]
	task_menu_st_t	state;
	task_menu_ev_t	event;
	bool b_event;

	/* Print out: Task Initialized */
	LOGGER_LOG("  %s is running - %s\r\n", GET_NAME(task_menu_init), p_task_menu);
 8001e18:	b672      	cpsid	i
 8001e1a:	4b59      	ldr	r3, [pc, #356]	@ (8001f80 <task_menu_init+0x170>)
 8001e1c:	6818      	ldr	r0, [r3, #0]
 8001e1e:	4b59      	ldr	r3, [pc, #356]	@ (8001f84 <task_menu_init+0x174>)
 8001e20:	681b      	ldr	r3, [r3, #0]
 8001e22:	9300      	str	r3, [sp, #0]
 8001e24:	4b58      	ldr	r3, [pc, #352]	@ (8001f88 <task_menu_init+0x178>)
 8001e26:	4a59      	ldr	r2, [pc, #356]	@ (8001f8c <task_menu_init+0x17c>)
 8001e28:	213f      	movs	r1, #63	@ 0x3f
 8001e2a:	f001 f8bb 	bl	8002fa4 <sniprintf>
 8001e2e:	4603      	mov	r3, r0
 8001e30:	4a57      	ldr	r2, [pc, #348]	@ (8001f90 <task_menu_init+0x180>)
 8001e32:	6013      	str	r3, [r2, #0]
 8001e34:	4b52      	ldr	r3, [pc, #328]	@ (8001f80 <task_menu_init+0x170>)
 8001e36:	681b      	ldr	r3, [r3, #0]
 8001e38:	4618      	mov	r0, r3
 8001e3a:	f7ff ffbf 	bl	8001dbc <logger_log_print_>
 8001e3e:	b662      	cpsie	i
	LOGGER_LOG("  %s is a %s\r\n", GET_NAME(task_menu), p_task_menu_);
 8001e40:	b672      	cpsid	i
 8001e42:	4b4f      	ldr	r3, [pc, #316]	@ (8001f80 <task_menu_init+0x170>)
 8001e44:	6818      	ldr	r0, [r3, #0]
 8001e46:	4b53      	ldr	r3, [pc, #332]	@ (8001f94 <task_menu_init+0x184>)
 8001e48:	681b      	ldr	r3, [r3, #0]
 8001e4a:	9300      	str	r3, [sp, #0]
 8001e4c:	4b52      	ldr	r3, [pc, #328]	@ (8001f98 <task_menu_init+0x188>)
 8001e4e:	4a53      	ldr	r2, [pc, #332]	@ (8001f9c <task_menu_init+0x18c>)
 8001e50:	213f      	movs	r1, #63	@ 0x3f
 8001e52:	f001 f8a7 	bl	8002fa4 <sniprintf>
 8001e56:	4603      	mov	r3, r0
 8001e58:	4a4d      	ldr	r2, [pc, #308]	@ (8001f90 <task_menu_init+0x180>)
 8001e5a:	6013      	str	r3, [r2, #0]
 8001e5c:	4b48      	ldr	r3, [pc, #288]	@ (8001f80 <task_menu_init+0x170>)
 8001e5e:	681b      	ldr	r3, [r3, #0]
 8001e60:	4618      	mov	r0, r3
 8001e62:	f7ff ffab 	bl	8001dbc <logger_log_print_>
 8001e66:	b662      	cpsie	i

	g_task_menu_cnt = G_TASK_MEN_CNT_INI;
 8001e68:	4b4d      	ldr	r3, [pc, #308]	@ (8001fa0 <task_menu_init+0x190>)
 8001e6a:	2200      	movs	r2, #0
 8001e6c:	601a      	str	r2, [r3, #0]

	/* Print out: Task execution counter */
	LOGGER_LOG("   %s = %lu\r\n", GET_NAME(g_task_menu_cnt), g_task_menu_cnt);
 8001e6e:	b672      	cpsid	i
 8001e70:	4b43      	ldr	r3, [pc, #268]	@ (8001f80 <task_menu_init+0x170>)
 8001e72:	6818      	ldr	r0, [r3, #0]
 8001e74:	4b4a      	ldr	r3, [pc, #296]	@ (8001fa0 <task_menu_init+0x190>)
 8001e76:	681b      	ldr	r3, [r3, #0]
 8001e78:	9300      	str	r3, [sp, #0]
 8001e7a:	4b4a      	ldr	r3, [pc, #296]	@ (8001fa4 <task_menu_init+0x194>)
 8001e7c:	4a4a      	ldr	r2, [pc, #296]	@ (8001fa8 <task_menu_init+0x198>)
 8001e7e:	213f      	movs	r1, #63	@ 0x3f
 8001e80:	f001 f890 	bl	8002fa4 <sniprintf>
 8001e84:	4603      	mov	r3, r0
 8001e86:	4a42      	ldr	r2, [pc, #264]	@ (8001f90 <task_menu_init+0x180>)
 8001e88:	6013      	str	r3, [r2, #0]
 8001e8a:	4b3d      	ldr	r3, [pc, #244]	@ (8001f80 <task_menu_init+0x170>)
 8001e8c:	681b      	ldr	r3, [r3, #0]
 8001e8e:	4618      	mov	r0, r3
 8001e90:	f7ff ff94 	bl	8001dbc <logger_log_print_>
 8001e94:	b662      	cpsie	i

	init_queue_event_task_menu();
 8001e96:	f000 fa4b 	bl	8002330 <init_queue_event_task_menu>

	/* Update Task Actuator Configuration & Data Pointer */
	p_task_menu_dta = &task_menu_dta;
 8001e9a:	4b44      	ldr	r3, [pc, #272]	@ (8001fac <task_menu_init+0x19c>)
 8001e9c:	60fb      	str	r3, [r7, #12]

	/* Print out: Task execution FSM */
	state = p_task_menu_dta->state;
 8001e9e:	68fb      	ldr	r3, [r7, #12]
 8001ea0:	791b      	ldrb	r3, [r3, #4]
 8001ea2:	72fb      	strb	r3, [r7, #11]
	LOGGER_LOG("   %s = %lu", GET_NAME(state), (uint32_t)state);
 8001ea4:	b672      	cpsid	i
 8001ea6:	4b36      	ldr	r3, [pc, #216]	@ (8001f80 <task_menu_init+0x170>)
 8001ea8:	6818      	ldr	r0, [r3, #0]
 8001eaa:	7afb      	ldrb	r3, [r7, #11]
 8001eac:	9300      	str	r3, [sp, #0]
 8001eae:	4b40      	ldr	r3, [pc, #256]	@ (8001fb0 <task_menu_init+0x1a0>)
 8001eb0:	4a40      	ldr	r2, [pc, #256]	@ (8001fb4 <task_menu_init+0x1a4>)
 8001eb2:	213f      	movs	r1, #63	@ 0x3f
 8001eb4:	f001 f876 	bl	8002fa4 <sniprintf>
 8001eb8:	4603      	mov	r3, r0
 8001eba:	4a35      	ldr	r2, [pc, #212]	@ (8001f90 <task_menu_init+0x180>)
 8001ebc:	6013      	str	r3, [r2, #0]
 8001ebe:	4b30      	ldr	r3, [pc, #192]	@ (8001f80 <task_menu_init+0x170>)
 8001ec0:	681b      	ldr	r3, [r3, #0]
 8001ec2:	4618      	mov	r0, r3
 8001ec4:	f7ff ff7a 	bl	8001dbc <logger_log_print_>
 8001ec8:	b662      	cpsie	i

	event = p_task_menu_dta->event;
 8001eca:	68fb      	ldr	r3, [r7, #12]
 8001ecc:	795b      	ldrb	r3, [r3, #5]
 8001ece:	72bb      	strb	r3, [r7, #10]
	LOGGER_LOG("   %s = %lu", GET_NAME(event), (uint32_t)event);
 8001ed0:	b672      	cpsid	i
 8001ed2:	4b2b      	ldr	r3, [pc, #172]	@ (8001f80 <task_menu_init+0x170>)
 8001ed4:	6818      	ldr	r0, [r3, #0]
 8001ed6:	7abb      	ldrb	r3, [r7, #10]
 8001ed8:	9300      	str	r3, [sp, #0]
 8001eda:	4b37      	ldr	r3, [pc, #220]	@ (8001fb8 <task_menu_init+0x1a8>)
 8001edc:	4a35      	ldr	r2, [pc, #212]	@ (8001fb4 <task_menu_init+0x1a4>)
 8001ede:	213f      	movs	r1, #63	@ 0x3f
 8001ee0:	f001 f860 	bl	8002fa4 <sniprintf>
 8001ee4:	4603      	mov	r3, r0
 8001ee6:	4a2a      	ldr	r2, [pc, #168]	@ (8001f90 <task_menu_init+0x180>)
 8001ee8:	6013      	str	r3, [r2, #0]
 8001eea:	4b25      	ldr	r3, [pc, #148]	@ (8001f80 <task_menu_init+0x170>)
 8001eec:	681b      	ldr	r3, [r3, #0]
 8001eee:	4618      	mov	r0, r3
 8001ef0:	f7ff ff64 	bl	8001dbc <logger_log_print_>
 8001ef4:	b662      	cpsie	i

	b_event = p_task_menu_dta->flag;
 8001ef6:	68fb      	ldr	r3, [r7, #12]
 8001ef8:	799b      	ldrb	r3, [r3, #6]
 8001efa:	727b      	strb	r3, [r7, #9]
	LOGGER_LOG("   %s = %s\r\n", GET_NAME(b_event), (b_event ? "true" : "false"));
 8001efc:	b672      	cpsid	i
 8001efe:	4b20      	ldr	r3, [pc, #128]	@ (8001f80 <task_menu_init+0x170>)
 8001f00:	6818      	ldr	r0, [r3, #0]
 8001f02:	7a7b      	ldrb	r3, [r7, #9]
 8001f04:	2b00      	cmp	r3, #0
 8001f06:	d001      	beq.n	8001f0c <task_menu_init+0xfc>
 8001f08:	4b2c      	ldr	r3, [pc, #176]	@ (8001fbc <task_menu_init+0x1ac>)
 8001f0a:	e000      	b.n	8001f0e <task_menu_init+0xfe>
 8001f0c:	4b2c      	ldr	r3, [pc, #176]	@ (8001fc0 <task_menu_init+0x1b0>)
 8001f0e:	9300      	str	r3, [sp, #0]
 8001f10:	4b2c      	ldr	r3, [pc, #176]	@ (8001fc4 <task_menu_init+0x1b4>)
 8001f12:	4a2d      	ldr	r2, [pc, #180]	@ (8001fc8 <task_menu_init+0x1b8>)
 8001f14:	213f      	movs	r1, #63	@ 0x3f
 8001f16:	f001 f845 	bl	8002fa4 <sniprintf>
 8001f1a:	4603      	mov	r3, r0
 8001f1c:	4a1c      	ldr	r2, [pc, #112]	@ (8001f90 <task_menu_init+0x180>)
 8001f1e:	6013      	str	r3, [r2, #0]
 8001f20:	4b17      	ldr	r3, [pc, #92]	@ (8001f80 <task_menu_init+0x170>)
 8001f22:	681b      	ldr	r3, [r3, #0]
 8001f24:	4618      	mov	r0, r3
 8001f26:	f7ff ff49 	bl	8001dbc <logger_log_print_>
 8001f2a:	b662      	cpsie	i

	cycle_counter_init();
 8001f2c:	4b27      	ldr	r3, [pc, #156]	@ (8001fcc <task_menu_init+0x1bc>)
 8001f2e:	68db      	ldr	r3, [r3, #12]
 8001f30:	4a26      	ldr	r2, [pc, #152]	@ (8001fcc <task_menu_init+0x1bc>)
 8001f32:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001f36:	60d3      	str	r3, [r2, #12]
 8001f38:	4b25      	ldr	r3, [pc, #148]	@ (8001fd0 <task_menu_init+0x1c0>)
 8001f3a:	2200      	movs	r2, #0
 8001f3c:	605a      	str	r2, [r3, #4]
 8001f3e:	4b24      	ldr	r3, [pc, #144]	@ (8001fd0 <task_menu_init+0x1c0>)
 8001f40:	681b      	ldr	r3, [r3, #0]
 8001f42:	4a23      	ldr	r2, [pc, #140]	@ (8001fd0 <task_menu_init+0x1c0>)
 8001f44:	f043 0301 	orr.w	r3, r3, #1
 8001f48:	6013      	str	r3, [r2, #0]
	cycle_counter_reset();
 8001f4a:	4b21      	ldr	r3, [pc, #132]	@ (8001fd0 <task_menu_init+0x1c0>)
 8001f4c:	2200      	movs	r2, #0
 8001f4e:	605a      	str	r2, [r3, #4]

	displayInit( DISPLAY_CONNECTION_GPIO_4BITS );
 8001f50:	2000      	movs	r0, #0
 8001f52:	f7ff fd1b 	bl	800198c <displayInit>

    displayCharPositionWrite(0, 0);
 8001f56:	2100      	movs	r1, #0
 8001f58:	2000      	movs	r0, #0
 8001f5a:	f7ff fd7f 	bl	8001a5c <displayCharPositionWrite>
	displayStringWrite("TdSE Bienvenidos");
 8001f5e:	481d      	ldr	r0, [pc, #116]	@ (8001fd4 <task_menu_init+0x1c4>)
 8001f60:	f7ff fdc6 	bl	8001af0 <displayStringWrite>

	displayCharPositionWrite(0, 1);
 8001f64:	2101      	movs	r1, #1
 8001f66:	2000      	movs	r0, #0
 8001f68:	f7ff fd78 	bl	8001a5c <displayCharPositionWrite>
	displayStringWrite("Test Nro: ");
 8001f6c:	481a      	ldr	r0, [pc, #104]	@ (8001fd8 <task_menu_init+0x1c8>)
 8001f6e:	f7ff fdbf 	bl	8001af0 <displayStringWrite>

	g_task_menu_tick_cnt = G_TASK_MEN_TICK_CNT_INI;
 8001f72:	4b1a      	ldr	r3, [pc, #104]	@ (8001fdc <task_menu_init+0x1cc>)
 8001f74:	2200      	movs	r2, #0
 8001f76:	601a      	str	r2, [r3, #0]
}
 8001f78:	bf00      	nop
 8001f7a:	3710      	adds	r7, #16
 8001f7c:	46bd      	mov	sp, r7
 8001f7e:	bd80      	pop	{r7, pc}
 8001f80:	080041cc 	.word	0x080041cc
 8001f84:	20000030 	.word	0x20000030
 8001f88:	08003fe8 	.word	0x08003fe8
 8001f8c:	08003ff8 	.word	0x08003ff8
 8001f90:	20000168 	.word	0x20000168
 8001f94:	20000034 	.word	0x20000034
 8001f98:	08004010 	.word	0x08004010
 8001f9c:	0800401c 	.word	0x0800401c
 8001fa0:	2000016c 	.word	0x2000016c
 8001fa4:	0800402c 	.word	0x0800402c
 8001fa8:	0800403c 	.word	0x0800403c
 8001fac:	20000014 	.word	0x20000014
 8001fb0:	0800404c 	.word	0x0800404c
 8001fb4:	08004054 	.word	0x08004054
 8001fb8:	08004060 	.word	0x08004060
 8001fbc:	08004068 	.word	0x08004068
 8001fc0:	08004070 	.word	0x08004070
 8001fc4:	08004078 	.word	0x08004078
 8001fc8:	08004080 	.word	0x08004080
 8001fcc:	e000edf0 	.word	0xe000edf0
 8001fd0:	e0001000 	.word	0xe0001000
 8001fd4:	08004090 	.word	0x08004090
 8001fd8:	080040a4 	.word	0x080040a4
 8001fdc:	20000170 	.word	0x20000170

08001fe0 <task_menu_update>:

void task_menu_update(void *parameters)
{
 8001fe0:	b580      	push	{r7, lr}
 8001fe2:	b090      	sub	sp, #64	@ 0x40
 8001fe4:	af00      	add	r7, sp, #0
 8001fe6:	6078      	str	r0, [r7, #4]
	task_menu_dta_t *p_task_menu_dta;
	bool b_time_update_required = false;
 8001fe8:	2300      	movs	r3, #0
 8001fea:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
	char menu_str[8];
	motor_t motors[QTY_MOTORS];


	for(int i = 0 ; i< QTY_MOTORS ; i++)
 8001fee:	2300      	movs	r3, #0
 8001ff0:	63bb      	str	r3, [r7, #56]	@ 0x38
 8001ff2:	e00a      	b.n	800200a <task_menu_update+0x2a>
	{
		init_motor(&motors[i]);
 8001ff4:	f107 020c 	add.w	r2, r7, #12
 8001ff8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001ffa:	011b      	lsls	r3, r3, #4
 8001ffc:	4413      	add	r3, r2
 8001ffe:	4618      	mov	r0, r3
 8002000:	f7ff fef0 	bl	8001de4 <init_motor>
	for(int i = 0 ; i< QTY_MOTORS ; i++)
 8002004:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002006:	3301      	adds	r3, #1
 8002008:	63bb      	str	r3, [r7, #56]	@ 0x38
 800200a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800200c:	2b01      	cmp	r3, #1
 800200e:	ddf1      	ble.n	8001ff4 <task_menu_update+0x14>
	}


	/* Update Task Menu Counter */
	g_task_menu_cnt++;
 8002010:	4b84      	ldr	r3, [pc, #528]	@ (8002224 <task_menu_update+0x244>)
 8002012:	681b      	ldr	r3, [r3, #0]
 8002014:	3301      	adds	r3, #1
 8002016:	4a83      	ldr	r2, [pc, #524]	@ (8002224 <task_menu_update+0x244>)
 8002018:	6013      	str	r3, [r2, #0]

	/* Protect shared resource (g_task_menu_tick) */
	__asm("CPSID i");	/* disable interrupts*/
 800201a:	b672      	cpsid	i
    if (G_TASK_MEN_TICK_CNT_INI < g_task_menu_tick_cnt)
 800201c:	4b82      	ldr	r3, [pc, #520]	@ (8002228 <task_menu_update+0x248>)
 800201e:	681b      	ldr	r3, [r3, #0]
 8002020:	2b00      	cmp	r3, #0
 8002022:	d007      	beq.n	8002034 <task_menu_update+0x54>
    {
    	g_task_menu_tick_cnt--;
 8002024:	4b80      	ldr	r3, [pc, #512]	@ (8002228 <task_menu_update+0x248>)
 8002026:	681b      	ldr	r3, [r3, #0]
 8002028:	3b01      	subs	r3, #1
 800202a:	4a7f      	ldr	r2, [pc, #508]	@ (8002228 <task_menu_update+0x248>)
 800202c:	6013      	str	r3, [r2, #0]
    	b_time_update_required = true;
 800202e:	2301      	movs	r3, #1
 8002030:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
    }
    __asm("CPSIE i");	/* enable interrupts*/
 8002034:	b662      	cpsie	i

    while (b_time_update_required)
 8002036:	e170      	b.n	800231a <task_menu_update+0x33a>
    {
		/* Protect shared resource (g_task_menu_tick) */
		__asm("CPSID i");	/* disable interrupts*/
 8002038:	b672      	cpsid	i
		if (G_TASK_MEN_TICK_CNT_INI < g_task_menu_tick_cnt)
 800203a:	4b7b      	ldr	r3, [pc, #492]	@ (8002228 <task_menu_update+0x248>)
 800203c:	681b      	ldr	r3, [r3, #0]
 800203e:	2b00      	cmp	r3, #0
 8002040:	d008      	beq.n	8002054 <task_menu_update+0x74>
		{
			g_task_menu_tick_cnt--;
 8002042:	4b79      	ldr	r3, [pc, #484]	@ (8002228 <task_menu_update+0x248>)
 8002044:	681b      	ldr	r3, [r3, #0]
 8002046:	3b01      	subs	r3, #1
 8002048:	4a77      	ldr	r2, [pc, #476]	@ (8002228 <task_menu_update+0x248>)
 800204a:	6013      	str	r3, [r2, #0]
			b_time_update_required = true;
 800204c:	2301      	movs	r3, #1
 800204e:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 8002052:	e002      	b.n	800205a <task_menu_update+0x7a>
		}
		else
		{
			b_time_update_required = false;
 8002054:	2300      	movs	r3, #0
 8002056:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
		}
		__asm("CPSIE i");	/* enable interrupts*/
 800205a:	b662      	cpsie	i

    	/* Update Task Menu Data Pointer */
		p_task_menu_dta = &task_menu_dta;
 800205c:	4b73      	ldr	r3, [pc, #460]	@ (800222c <task_menu_update+0x24c>)
 800205e:	637b      	str	r3, [r7, #52]	@ 0x34

    	if (DEL_MEN_XX_MIN < p_task_menu_dta->tick)
 8002060:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002062:	681b      	ldr	r3, [r3, #0]
 8002064:	2b00      	cmp	r3, #0
 8002066:	d005      	beq.n	8002074 <task_menu_update+0x94>
		{
			p_task_menu_dta->tick--;
 8002068:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800206a:	681b      	ldr	r3, [r3, #0]
 800206c:	1e5a      	subs	r2, r3, #1
 800206e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002070:	601a      	str	r2, [r3, #0]
 8002072:	e152      	b.n	800231a <task_menu_update+0x33a>
		}
		else
		{
			snprintf(menu_str, sizeof(menu_str), "%lu", (g_task_menu_cnt/1000ul));
 8002074:	4b6b      	ldr	r3, [pc, #428]	@ (8002224 <task_menu_update+0x244>)
 8002076:	681b      	ldr	r3, [r3, #0]
 8002078:	4a6d      	ldr	r2, [pc, #436]	@ (8002230 <task_menu_update+0x250>)
 800207a:	fba2 2303 	umull	r2, r3, r2, r3
 800207e:	099b      	lsrs	r3, r3, #6
 8002080:	f107 002c 	add.w	r0, r7, #44	@ 0x2c
 8002084:	4a6b      	ldr	r2, [pc, #428]	@ (8002234 <task_menu_update+0x254>)
 8002086:	2108      	movs	r1, #8
 8002088:	f000 ff8c 	bl	8002fa4 <sniprintf>
			displayCharPositionWrite(10, 1);
 800208c:	2101      	movs	r1, #1
 800208e:	200a      	movs	r0, #10
 8002090:	f7ff fce4 	bl	8001a5c <displayCharPositionWrite>
			displayStringWrite(menu_str);
 8002094:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8002098:	4618      	mov	r0, r3
 800209a:	f7ff fd29 	bl	8001af0 <displayStringWrite>

			p_task_menu_dta->tick = DEL_MEN_XX_MAX;
 800209e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80020a0:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 80020a4:	601a      	str	r2, [r3, #0]

			if (true == any_event_task_menu())
 80020a6:	f000 f98d 	bl	80023c4 <any_event_task_menu>
 80020aa:	4603      	mov	r3, r0
 80020ac:	2b00      	cmp	r3, #0
 80020ae:	d008      	beq.n	80020c2 <task_menu_update+0xe2>
			{
				p_task_menu_dta->flag = true;
 80020b0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80020b2:	2201      	movs	r2, #1
 80020b4:	719a      	strb	r2, [r3, #6]
				p_task_menu_dta->event = get_event_task_menu();
 80020b6:	f000 f95f 	bl	8002378 <get_event_task_menu>
 80020ba:	4603      	mov	r3, r0
 80020bc:	461a      	mov	r2, r3
 80020be:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80020c0:	715a      	strb	r2, [r3, #5]
			}


			switch (p_task_menu_dta->state)
 80020c2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80020c4:	791b      	ldrb	r3, [r3, #4]
 80020c6:	2b04      	cmp	r3, #4
 80020c8:	f200 8111 	bhi.w	80022ee <task_menu_update+0x30e>
 80020cc:	a201      	add	r2, pc, #4	@ (adr r2, 80020d4 <task_menu_update+0xf4>)
 80020ce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80020d2:	bf00      	nop
 80020d4:	080020e9 	.word	0x080020e9
 80020d8:	08002139 	.word	0x08002139
 80020dc:	080021c9 	.word	0x080021c9
 80020e0:	08002239 	.word	0x08002239
 80020e4:	08002293 	.word	0x08002293
			{
				case ST_MENU_1:

					// actions - next
					if(EV_MEN_NEX_ACTIVE == p_task_menu_dta->event && p_task_menu_dta->id_motor < QTY_MOTORS)
 80020e8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80020ea:	795b      	ldrb	r3, [r3, #5]
 80020ec:	2b03      	cmp	r3, #3
 80020ee:	d108      	bne.n	8002102 <task_menu_update+0x122>
 80020f0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80020f2:	689b      	ldr	r3, [r3, #8]
 80020f4:	2b01      	cmp	r3, #1
 80020f6:	dc04      	bgt.n	8002102 <task_menu_update+0x122>
					{
						p_task_menu_dta->id_motor ++;
 80020f8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80020fa:	689b      	ldr	r3, [r3, #8]
 80020fc:	1c5a      	adds	r2, r3, #1
 80020fe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002100:	609a      	str	r2, [r3, #8]
					}

					if(EV_MEN_NEX_ACTIVE == p_task_menu_dta->event && p_task_menu_dta->id_motor >= QTY_MOTORS)
 8002102:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002104:	795b      	ldrb	r3, [r3, #5]
 8002106:	2b03      	cmp	r3, #3
 8002108:	d106      	bne.n	8002118 <task_menu_update+0x138>
 800210a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800210c:	689b      	ldr	r3, [r3, #8]
 800210e:	2b01      	cmp	r3, #1
 8002110:	dd02      	ble.n	8002118 <task_menu_update+0x138>
					{
						p_task_menu_dta->id_motor = 0;
 8002112:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002114:	2200      	movs	r2, #0
 8002116:	609a      	str	r2, [r3, #8]
					}

					// actions - enter
					if (EV_MEN_ENT_ACTIVE == p_task_menu_dta->event)
 8002118:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800211a:	795b      	ldrb	r3, [r3, #5]
 800211c:	2b01      	cmp	r3, #1
 800211e:	d102      	bne.n	8002126 <task_menu_update+0x146>
					{
						p_task_menu_dta->state = ST_MENU_2;
 8002120:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002122:	2201      	movs	r2, #1
 8002124:	711a      	strb	r2, [r3, #4]
					}

					// actions - esc
					if(EV_MEN_ESC_ACTIVE == p_task_menu_dta->event)
 8002126:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002128:	795b      	ldrb	r3, [r3, #5]
 800212a:	2b05      	cmp	r3, #5
 800212c:	f040 80ec 	bne.w	8002308 <task_menu_update+0x328>
					{
						p_task_menu_dta->state = ST_MENU_1;
 8002130:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002132:	2200      	movs	r2, #0
 8002134:	711a      	strb	r2, [r3, #4]
					}

					break;
 8002136:	e0e7      	b.n	8002308 <task_menu_update+0x328>

				case ST_MENU_2:
					//actions - enter
					if (EV_MEN_ENT_ACTIVE == p_task_menu_dta->event &&  p_task_menu_dta->parameter==1)
 8002138:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800213a:	795b      	ldrb	r3, [r3, #5]
 800213c:	2b01      	cmp	r3, #1
 800213e:	d106      	bne.n	800214e <task_menu_update+0x16e>
 8002140:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002142:	68db      	ldr	r3, [r3, #12]
 8002144:	2b01      	cmp	r3, #1
 8002146:	d102      	bne.n	800214e <task_menu_update+0x16e>
					{
						p_task_menu_dta->state = ST_POWER;
 8002148:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800214a:	2202      	movs	r2, #2
 800214c:	711a      	strb	r2, [r3, #4]
					}
					if (EV_MEN_ENT_ACTIVE == p_task_menu_dta->event &&  p_task_menu_dta->parameter==2)
 800214e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002150:	795b      	ldrb	r3, [r3, #5]
 8002152:	2b01      	cmp	r3, #1
 8002154:	d106      	bne.n	8002164 <task_menu_update+0x184>
 8002156:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002158:	68db      	ldr	r3, [r3, #12]
 800215a:	2b02      	cmp	r3, #2
 800215c:	d102      	bne.n	8002164 <task_menu_update+0x184>
					{
						p_task_menu_dta->state = ST_SPEED;
 800215e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002160:	2203      	movs	r2, #3
 8002162:	711a      	strb	r2, [r3, #4]
					}
					if (EV_MEN_ENT_ACTIVE == p_task_menu_dta->event &&  p_task_menu_dta->parameter==3)
 8002164:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002166:	795b      	ldrb	r3, [r3, #5]
 8002168:	2b01      	cmp	r3, #1
 800216a:	d106      	bne.n	800217a <task_menu_update+0x19a>
 800216c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800216e:	68db      	ldr	r3, [r3, #12]
 8002170:	2b03      	cmp	r3, #3
 8002172:	d102      	bne.n	800217a <task_menu_update+0x19a>
					{
						p_task_menu_dta->state = ST_SPIN;
 8002174:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002176:	2204      	movs	r2, #4
 8002178:	711a      	strb	r2, [r3, #4]
					}

					// actions - next
					if(EV_MEN_NEX_ACTIVE == p_task_menu_dta->event &&  p_task_menu_dta->parameter<3)
 800217a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800217c:	795b      	ldrb	r3, [r3, #5]
 800217e:	2b03      	cmp	r3, #3
 8002180:	d10b      	bne.n	800219a <task_menu_update+0x1ba>
 8002182:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002184:	68db      	ldr	r3, [r3, #12]
 8002186:	2b02      	cmp	r3, #2
 8002188:	dc07      	bgt.n	800219a <task_menu_update+0x1ba>
					{
						p_task_menu_dta->state = ST_MENU_2;
 800218a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800218c:	2201      	movs	r2, #1
 800218e:	711a      	strb	r2, [r3, #4]
						p_task_menu_dta->parameter ++ ;
 8002190:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002192:	68db      	ldr	r3, [r3, #12]
 8002194:	1c5a      	adds	r2, r3, #1
 8002196:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002198:	60da      	str	r2, [r3, #12]
					}
					if(EV_MEN_NEX_ACTIVE == p_task_menu_dta->event &&  p_task_menu_dta->parameter == 3)
 800219a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800219c:	795b      	ldrb	r3, [r3, #5]
 800219e:	2b03      	cmp	r3, #3
 80021a0:	d109      	bne.n	80021b6 <task_menu_update+0x1d6>
 80021a2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80021a4:	68db      	ldr	r3, [r3, #12]
 80021a6:	2b03      	cmp	r3, #3
 80021a8:	d105      	bne.n	80021b6 <task_menu_update+0x1d6>
					{
						p_task_menu_dta->state = ST_MENU_2;
 80021aa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80021ac:	2201      	movs	r2, #1
 80021ae:	711a      	strb	r2, [r3, #4]
						p_task_menu_dta->parameter =1 ;
 80021b0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80021b2:	2201      	movs	r2, #1
 80021b4:	60da      	str	r2, [r3, #12]
					}

					// actions - esc
					if(EV_MEN_ESC_ACTIVE == p_task_menu_dta->event)
 80021b6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80021b8:	795b      	ldrb	r3, [r3, #5]
 80021ba:	2b05      	cmp	r3, #5
 80021bc:	f040 80a6 	bne.w	800230c <task_menu_update+0x32c>
					{
						p_task_menu_dta->state = ST_MENU_1;
 80021c0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80021c2:	2200      	movs	r2, #0
 80021c4:	711a      	strb	r2, [r3, #4]
					}

					break;
 80021c6:	e0a1      	b.n	800230c <task_menu_update+0x32c>

				case ST_POWER:
					// actions - next
					if(EV_MEN_NEX_ACTIVE == p_task_menu_dta->event &&  p_task_menu_dta->power  )
 80021c8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80021ca:	795b      	ldrb	r3, [r3, #5]
 80021cc:	2b03      	cmp	r3, #3
 80021ce:	d106      	bne.n	80021de <task_menu_update+0x1fe>
 80021d0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80021d2:	7c1b      	ldrb	r3, [r3, #16]
 80021d4:	2b00      	cmp	r3, #0
 80021d6:	d002      	beq.n	80021de <task_menu_update+0x1fe>
					{
						p_task_menu_dta->power = false ;
 80021d8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80021da:	2200      	movs	r2, #0
 80021dc:	741a      	strb	r2, [r3, #16]
					}
					if(EV_MEN_NEX_ACTIVE == p_task_menu_dta->event &&  !p_task_menu_dta->power  )
 80021de:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80021e0:	795b      	ldrb	r3, [r3, #5]
 80021e2:	2b03      	cmp	r3, #3
 80021e4:	d109      	bne.n	80021fa <task_menu_update+0x21a>
 80021e6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80021e8:	7c1b      	ldrb	r3, [r3, #16]
 80021ea:	f083 0301 	eor.w	r3, r3, #1
 80021ee:	b2db      	uxtb	r3, r3
 80021f0:	2b00      	cmp	r3, #0
 80021f2:	d002      	beq.n	80021fa <task_menu_update+0x21a>
					{
						p_task_menu_dta->power = true ;
 80021f4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80021f6:	2201      	movs	r2, #1
 80021f8:	741a      	strb	r2, [r3, #16]
					}

					// actions - esc
					if(EV_MEN_ESC_ACTIVE == p_task_menu_dta->event )
 80021fa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80021fc:	795b      	ldrb	r3, [r3, #5]
 80021fe:	2b05      	cmp	r3, #5
 8002200:	d102      	bne.n	8002208 <task_menu_update+0x228>
					{
						p_task_menu_dta->state = ST_MENU_2;
 8002202:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002204:	2201      	movs	r2, #1
 8002206:	711a      	strb	r2, [r3, #4]
					}

					// actions - enter
					if(EV_MEN_ENT_ACTIVE == p_task_menu_dta->event )
 8002208:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800220a:	795b      	ldrb	r3, [r3, #5]
 800220c:	2b01      	cmp	r3, #1
 800220e:	d17f      	bne.n	8002310 <task_menu_update+0x330>
					{
						motors[p_task_menu_dta->id_motor].power = p_task_menu_dta->power;
 8002210:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002212:	689b      	ldr	r3, [r3, #8]
 8002214:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8002216:	7c12      	ldrb	r2, [r2, #16]
 8002218:	011b      	lsls	r3, r3, #4
 800221a:	3340      	adds	r3, #64	@ 0x40
 800221c:	443b      	add	r3, r7
 800221e:	3b30      	subs	r3, #48	@ 0x30
 8002220:	701a      	strb	r2, [r3, #0]
					}

					break;
 8002222:	e075      	b.n	8002310 <task_menu_update+0x330>
 8002224:	2000016c 	.word	0x2000016c
 8002228:	20000170 	.word	0x20000170
 800222c:	20000014 	.word	0x20000014
 8002230:	10624dd3 	.word	0x10624dd3
 8002234:	080040b0 	.word	0x080040b0

				case ST_SPEED :

					// actions - next
					if(EV_MEN_NEX_ACTIVE == p_task_menu_dta->event &&  p_task_menu_dta->speed < 9  )
 8002238:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800223a:	795b      	ldrb	r3, [r3, #5]
 800223c:	2b03      	cmp	r3, #3
 800223e:	d108      	bne.n	8002252 <task_menu_update+0x272>
 8002240:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002242:	695b      	ldr	r3, [r3, #20]
 8002244:	2b08      	cmp	r3, #8
 8002246:	dc04      	bgt.n	8002252 <task_menu_update+0x272>
					{
						p_task_menu_dta->speed ++ ;
 8002248:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800224a:	695b      	ldr	r3, [r3, #20]
 800224c:	1c5a      	adds	r2, r3, #1
 800224e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002250:	615a      	str	r2, [r3, #20]
					}
					if(EV_MEN_NEX_ACTIVE == p_task_menu_dta->event &&  p_task_menu_dta->speed >= 9 )
 8002252:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002254:	795b      	ldrb	r3, [r3, #5]
 8002256:	2b03      	cmp	r3, #3
 8002258:	d106      	bne.n	8002268 <task_menu_update+0x288>
 800225a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800225c:	695b      	ldr	r3, [r3, #20]
 800225e:	2b08      	cmp	r3, #8
 8002260:	dd02      	ble.n	8002268 <task_menu_update+0x288>
					{
						p_task_menu_dta->speed = 0 ;
 8002262:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002264:	2200      	movs	r2, #0
 8002266:	615a      	str	r2, [r3, #20]
					}

					// actions - esc
					if(EV_MEN_ESC_ACTIVE == p_task_menu_dta->event )
 8002268:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800226a:	795b      	ldrb	r3, [r3, #5]
 800226c:	2b05      	cmp	r3, #5
 800226e:	d102      	bne.n	8002276 <task_menu_update+0x296>
					{
						p_task_menu_dta->state = ST_MENU_2;
 8002270:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002272:	2201      	movs	r2, #1
 8002274:	711a      	strb	r2, [r3, #4]
					}

					// actions - enter
					if(EV_MEN_ENT_ACTIVE == p_task_menu_dta->event )
 8002276:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002278:	795b      	ldrb	r3, [r3, #5]
 800227a:	2b01      	cmp	r3, #1
 800227c:	d14a      	bne.n	8002314 <task_menu_update+0x334>
					{
						motors[p_task_menu_dta->id_motor].speed = p_task_menu_dta->speed;
 800227e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002280:	689b      	ldr	r3, [r3, #8]
 8002282:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8002284:	6952      	ldr	r2, [r2, #20]
 8002286:	011b      	lsls	r3, r3, #4
 8002288:	3340      	adds	r3, #64	@ 0x40
 800228a:	443b      	add	r3, r7
 800228c:	3b2c      	subs	r3, #44	@ 0x2c
 800228e:	601a      	str	r2, [r3, #0]
					}

					break;
 8002290:	e040      	b.n	8002314 <task_menu_update+0x334>

				case ST_SPIN :

					// actions - next
					if(EV_MEN_NEX_ACTIVE == p_task_menu_dta->event &&  p_task_menu_dta->spin  )
 8002292:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002294:	795b      	ldrb	r3, [r3, #5]
 8002296:	2b03      	cmp	r3, #3
 8002298:	d106      	bne.n	80022a8 <task_menu_update+0x2c8>
 800229a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800229c:	7e1b      	ldrb	r3, [r3, #24]
 800229e:	2b00      	cmp	r3, #0
 80022a0:	d002      	beq.n	80022a8 <task_menu_update+0x2c8>
					{
						p_task_menu_dta->spin = false ;
 80022a2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80022a4:	2200      	movs	r2, #0
 80022a6:	761a      	strb	r2, [r3, #24]
					}
					if(EV_MEN_NEX_ACTIVE == p_task_menu_dta->event &&  !p_task_menu_dta->spin )
 80022a8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80022aa:	795b      	ldrb	r3, [r3, #5]
 80022ac:	2b03      	cmp	r3, #3
 80022ae:	d109      	bne.n	80022c4 <task_menu_update+0x2e4>
 80022b0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80022b2:	7e1b      	ldrb	r3, [r3, #24]
 80022b4:	f083 0301 	eor.w	r3, r3, #1
 80022b8:	b2db      	uxtb	r3, r3
 80022ba:	2b00      	cmp	r3, #0
 80022bc:	d002      	beq.n	80022c4 <task_menu_update+0x2e4>
					{
						p_task_menu_dta->spin = true ;
 80022be:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80022c0:	2201      	movs	r2, #1
 80022c2:	761a      	strb	r2, [r3, #24]
					}

					// actions - esc
					if(EV_MEN_ESC_ACTIVE == p_task_menu_dta->event )
 80022c4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80022c6:	795b      	ldrb	r3, [r3, #5]
 80022c8:	2b05      	cmp	r3, #5
 80022ca:	d102      	bne.n	80022d2 <task_menu_update+0x2f2>
					{
						p_task_menu_dta->state = ST_MENU_2;
 80022cc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80022ce:	2201      	movs	r2, #1
 80022d0:	711a      	strb	r2, [r3, #4]
					}

					// actions - enter
					if(EV_MEN_ENT_ACTIVE == p_task_menu_dta->event )
 80022d2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80022d4:	795b      	ldrb	r3, [r3, #5]
 80022d6:	2b01      	cmp	r3, #1
 80022d8:	d11e      	bne.n	8002318 <task_menu_update+0x338>
					{
						motors[p_task_menu_dta->id_motor].spin = p_task_menu_dta->spin;
 80022da:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80022dc:	689b      	ldr	r3, [r3, #8]
 80022de:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80022e0:	7e12      	ldrb	r2, [r2, #24]
 80022e2:	011b      	lsls	r3, r3, #4
 80022e4:	3340      	adds	r3, #64	@ 0x40
 80022e6:	443b      	add	r3, r7
 80022e8:	3b28      	subs	r3, #40	@ 0x28
 80022ea:	701a      	strb	r2, [r3, #0]
					}

					break;
 80022ec:	e014      	b.n	8002318 <task_menu_update+0x338>

				default:

					p_task_menu_dta->tick  = DEL_MEN_XX_MIN;
 80022ee:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80022f0:	2200      	movs	r2, #0
 80022f2:	601a      	str	r2, [r3, #0]
					p_task_menu_dta->state = ST_MEN_XX_IDLE;
 80022f4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80022f6:	2205      	movs	r2, #5
 80022f8:	711a      	strb	r2, [r3, #4]
					p_task_menu_dta->event = EV_MEN_ENT_IDLE;
 80022fa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80022fc:	2200      	movs	r2, #0
 80022fe:	715a      	strb	r2, [r3, #5]
					p_task_menu_dta->flag  = false;
 8002300:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002302:	2200      	movs	r2, #0
 8002304:	719a      	strb	r2, [r3, #6]

					break;
 8002306:	e008      	b.n	800231a <task_menu_update+0x33a>
					break;
 8002308:	bf00      	nop
 800230a:	e006      	b.n	800231a <task_menu_update+0x33a>
					break;
 800230c:	bf00      	nop
 800230e:	e004      	b.n	800231a <task_menu_update+0x33a>
					break;
 8002310:	bf00      	nop
 8002312:	e002      	b.n	800231a <task_menu_update+0x33a>
					break;
 8002314:	bf00      	nop
 8002316:	e000      	b.n	800231a <task_menu_update+0x33a>
					break;
 8002318:	bf00      	nop
    while (b_time_update_required)
 800231a:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800231e:	2b00      	cmp	r3, #0
 8002320:	f47f ae8a 	bne.w	8002038 <task_menu_update+0x58>
			}
		}
	}
}
 8002324:	bf00      	nop
 8002326:	bf00      	nop
 8002328:	3740      	adds	r7, #64	@ 0x40
 800232a:	46bd      	mov	sp, r7
 800232c:	bd80      	pop	{r7, pc}
 800232e:	bf00      	nop

08002330 <init_queue_event_task_menu>:

/********************** external data declaration ****************************/

/********************** external functions definition ************************/
void init_queue_event_task_menu(void)
{
 8002330:	b480      	push	{r7}
 8002332:	b083      	sub	sp, #12
 8002334:	af00      	add	r7, sp, #0
	uint32_t i;

	queue_task_a_menu.head = 0;
 8002336:	4b0f      	ldr	r3, [pc, #60]	@ (8002374 <init_queue_event_task_menu+0x44>)
 8002338:	2200      	movs	r2, #0
 800233a:	601a      	str	r2, [r3, #0]
	queue_task_a_menu.tail = 0;
 800233c:	4b0d      	ldr	r3, [pc, #52]	@ (8002374 <init_queue_event_task_menu+0x44>)
 800233e:	2200      	movs	r2, #0
 8002340:	605a      	str	r2, [r3, #4]
	queue_task_a_menu.count = 0;
 8002342:	4b0c      	ldr	r3, [pc, #48]	@ (8002374 <init_queue_event_task_menu+0x44>)
 8002344:	2200      	movs	r2, #0
 8002346:	609a      	str	r2, [r3, #8]

	for (i = 0; i < MAX_EVENTS; i++)
 8002348:	2300      	movs	r3, #0
 800234a:	607b      	str	r3, [r7, #4]
 800234c:	e008      	b.n	8002360 <init_queue_event_task_menu+0x30>
		queue_task_a_menu.queue[i] = EVENT_UNDEFINED;
 800234e:	4a09      	ldr	r2, [pc, #36]	@ (8002374 <init_queue_event_task_menu+0x44>)
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	4413      	add	r3, r2
 8002354:	330c      	adds	r3, #12
 8002356:	22ff      	movs	r2, #255	@ 0xff
 8002358:	701a      	strb	r2, [r3, #0]
	for (i = 0; i < MAX_EVENTS; i++)
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	3301      	adds	r3, #1
 800235e:	607b      	str	r3, [r7, #4]
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	2b0f      	cmp	r3, #15
 8002364:	d9f3      	bls.n	800234e <init_queue_event_task_menu+0x1e>
}
 8002366:	bf00      	nop
 8002368:	bf00      	nop
 800236a:	370c      	adds	r7, #12
 800236c:	46bd      	mov	sp, r7
 800236e:	bc80      	pop	{r7}
 8002370:	4770      	bx	lr
 8002372:	bf00      	nop
 8002374:	20000174 	.word	0x20000174

08002378 <get_event_task_menu>:
	if (MAX_EVENTS == queue_task_a_menu.head)
		queue_task_a_menu.head = 0;
}

task_menu_ev_t get_event_task_menu(void)
{
 8002378:	b480      	push	{r7}
 800237a:	b083      	sub	sp, #12
 800237c:	af00      	add	r7, sp, #0
	task_menu_ev_t event;

	queue_task_a_menu.count--;
 800237e:	4b10      	ldr	r3, [pc, #64]	@ (80023c0 <get_event_task_menu+0x48>)
 8002380:	689b      	ldr	r3, [r3, #8]
 8002382:	3b01      	subs	r3, #1
 8002384:	4a0e      	ldr	r2, [pc, #56]	@ (80023c0 <get_event_task_menu+0x48>)
 8002386:	6093      	str	r3, [r2, #8]
	event = queue_task_a_menu.queue[queue_task_a_menu.tail];
 8002388:	4b0d      	ldr	r3, [pc, #52]	@ (80023c0 <get_event_task_menu+0x48>)
 800238a:	685b      	ldr	r3, [r3, #4]
 800238c:	4a0c      	ldr	r2, [pc, #48]	@ (80023c0 <get_event_task_menu+0x48>)
 800238e:	4413      	add	r3, r2
 8002390:	7b1b      	ldrb	r3, [r3, #12]
 8002392:	71fb      	strb	r3, [r7, #7]
	queue_task_a_menu.queue[queue_task_a_menu.tail++] = EVENT_UNDEFINED;
 8002394:	4b0a      	ldr	r3, [pc, #40]	@ (80023c0 <get_event_task_menu+0x48>)
 8002396:	685b      	ldr	r3, [r3, #4]
 8002398:	1c5a      	adds	r2, r3, #1
 800239a:	4909      	ldr	r1, [pc, #36]	@ (80023c0 <get_event_task_menu+0x48>)
 800239c:	604a      	str	r2, [r1, #4]
 800239e:	4a08      	ldr	r2, [pc, #32]	@ (80023c0 <get_event_task_menu+0x48>)
 80023a0:	4413      	add	r3, r2
 80023a2:	22ff      	movs	r2, #255	@ 0xff
 80023a4:	731a      	strb	r2, [r3, #12]

	if (MAX_EVENTS == queue_task_a_menu.tail)
 80023a6:	4b06      	ldr	r3, [pc, #24]	@ (80023c0 <get_event_task_menu+0x48>)
 80023a8:	685b      	ldr	r3, [r3, #4]
 80023aa:	2b10      	cmp	r3, #16
 80023ac:	d102      	bne.n	80023b4 <get_event_task_menu+0x3c>
		queue_task_a_menu.tail = 0;
 80023ae:	4b04      	ldr	r3, [pc, #16]	@ (80023c0 <get_event_task_menu+0x48>)
 80023b0:	2200      	movs	r2, #0
 80023b2:	605a      	str	r2, [r3, #4]

	return event;
 80023b4:	79fb      	ldrb	r3, [r7, #7]
}
 80023b6:	4618      	mov	r0, r3
 80023b8:	370c      	adds	r7, #12
 80023ba:	46bd      	mov	sp, r7
 80023bc:	bc80      	pop	{r7}
 80023be:	4770      	bx	lr
 80023c0:	20000174 	.word	0x20000174

080023c4 <any_event_task_menu>:

bool any_event_task_menu(void)
{
 80023c4:	b480      	push	{r7}
 80023c6:	af00      	add	r7, sp, #0
  return (queue_task_a_menu.head != queue_task_a_menu.tail);
 80023c8:	4b06      	ldr	r3, [pc, #24]	@ (80023e4 <any_event_task_menu+0x20>)
 80023ca:	681a      	ldr	r2, [r3, #0]
 80023cc:	4b05      	ldr	r3, [pc, #20]	@ (80023e4 <any_event_task_menu+0x20>)
 80023ce:	685b      	ldr	r3, [r3, #4]
 80023d0:	429a      	cmp	r2, r3
 80023d2:	bf14      	ite	ne
 80023d4:	2301      	movne	r3, #1
 80023d6:	2300      	moveq	r3, #0
 80023d8:	b2db      	uxtb	r3, r3
}
 80023da:	4618      	mov	r0, r3
 80023dc:	46bd      	mov	sp, r7
 80023de:	bc80      	pop	{r7}
 80023e0:	4770      	bx	lr
 80023e2:	bf00      	nop
 80023e4:	20000174 	.word	0x20000174

080023e8 <task_sensor_init>:
uint32_t g_task_sensor_cnt;
volatile uint32_t g_task_sensor_tick_cnt;

/********************** external functions definition ************************/
void task_sensor_init(void *parameters)
{
 80023e8:	b580      	push	{r7, lr}
 80023ea:	b088      	sub	sp, #32
 80023ec:	af02      	add	r7, sp, #8
 80023ee:	6078      	str	r0, [r7, #4]
	task_sensor_dta_t *p_task_sensor_dta;
	task_sensor_st_t state;
	task_sensor_ev_t event;

	/* Print out: Task Initialized */
	LOGGER_LOG("  %s is running - %s\r\n", GET_NAME(task_sensor_init), p_task_sensor);
 80023f0:	b672      	cpsid	i
 80023f2:	4b49      	ldr	r3, [pc, #292]	@ (8002518 <task_sensor_init+0x130>)
 80023f4:	6818      	ldr	r0, [r3, #0]
 80023f6:	4b49      	ldr	r3, [pc, #292]	@ (800251c <task_sensor_init+0x134>)
 80023f8:	681b      	ldr	r3, [r3, #0]
 80023fa:	9300      	str	r3, [sp, #0]
 80023fc:	4b48      	ldr	r3, [pc, #288]	@ (8002520 <task_sensor_init+0x138>)
 80023fe:	4a49      	ldr	r2, [pc, #292]	@ (8002524 <task_sensor_init+0x13c>)
 8002400:	213f      	movs	r1, #63	@ 0x3f
 8002402:	f000 fdcf 	bl	8002fa4 <sniprintf>
 8002406:	4603      	mov	r3, r0
 8002408:	4a47      	ldr	r2, [pc, #284]	@ (8002528 <task_sensor_init+0x140>)
 800240a:	6013      	str	r3, [r2, #0]
 800240c:	4b42      	ldr	r3, [pc, #264]	@ (8002518 <task_sensor_init+0x130>)
 800240e:	681b      	ldr	r3, [r3, #0]
 8002410:	4618      	mov	r0, r3
 8002412:	f7ff fcd3 	bl	8001dbc <logger_log_print_>
 8002416:	b662      	cpsie	i
	LOGGER_LOG("  %s is a %s\r\n", GET_NAME(task_sensor), p_task_sensor_);
 8002418:	b672      	cpsid	i
 800241a:	4b3f      	ldr	r3, [pc, #252]	@ (8002518 <task_sensor_init+0x130>)
 800241c:	6818      	ldr	r0, [r3, #0]
 800241e:	4b43      	ldr	r3, [pc, #268]	@ (800252c <task_sensor_init+0x144>)
 8002420:	681b      	ldr	r3, [r3, #0]
 8002422:	9300      	str	r3, [sp, #0]
 8002424:	4b42      	ldr	r3, [pc, #264]	@ (8002530 <task_sensor_init+0x148>)
 8002426:	4a43      	ldr	r2, [pc, #268]	@ (8002534 <task_sensor_init+0x14c>)
 8002428:	213f      	movs	r1, #63	@ 0x3f
 800242a:	f000 fdbb 	bl	8002fa4 <sniprintf>
 800242e:	4603      	mov	r3, r0
 8002430:	4a3d      	ldr	r2, [pc, #244]	@ (8002528 <task_sensor_init+0x140>)
 8002432:	6013      	str	r3, [r2, #0]
 8002434:	4b38      	ldr	r3, [pc, #224]	@ (8002518 <task_sensor_init+0x130>)
 8002436:	681b      	ldr	r3, [r3, #0]
 8002438:	4618      	mov	r0, r3
 800243a:	f7ff fcbf 	bl	8001dbc <logger_log_print_>
 800243e:	b662      	cpsie	i

	g_task_sensor_cnt = G_TASK_SEN_CNT_INIT;
 8002440:	4b3d      	ldr	r3, [pc, #244]	@ (8002538 <task_sensor_init+0x150>)
 8002442:	2200      	movs	r2, #0
 8002444:	601a      	str	r2, [r3, #0]

	/* Print out: Task execution counter */
	LOGGER_LOG("   %s = %lu\r\n", GET_NAME(g_task_sensor_cnt), g_task_sensor_cnt);
 8002446:	b672      	cpsid	i
 8002448:	4b33      	ldr	r3, [pc, #204]	@ (8002518 <task_sensor_init+0x130>)
 800244a:	6818      	ldr	r0, [r3, #0]
 800244c:	4b3a      	ldr	r3, [pc, #232]	@ (8002538 <task_sensor_init+0x150>)
 800244e:	681b      	ldr	r3, [r3, #0]
 8002450:	9300      	str	r3, [sp, #0]
 8002452:	4b3a      	ldr	r3, [pc, #232]	@ (800253c <task_sensor_init+0x154>)
 8002454:	4a3a      	ldr	r2, [pc, #232]	@ (8002540 <task_sensor_init+0x158>)
 8002456:	213f      	movs	r1, #63	@ 0x3f
 8002458:	f000 fda4 	bl	8002fa4 <sniprintf>
 800245c:	4603      	mov	r3, r0
 800245e:	4a32      	ldr	r2, [pc, #200]	@ (8002528 <task_sensor_init+0x140>)
 8002460:	6013      	str	r3, [r2, #0]
 8002462:	4b2d      	ldr	r3, [pc, #180]	@ (8002518 <task_sensor_init+0x130>)
 8002464:	681b      	ldr	r3, [r3, #0]
 8002466:	4618      	mov	r0, r3
 8002468:	f7ff fca8 	bl	8001dbc <logger_log_print_>
 800246c:	b662      	cpsie	i

	for (index = 0; SENSOR_DTA_QTY > index; index++)
 800246e:	2300      	movs	r3, #0
 8002470:	617b      	str	r3, [r7, #20]
 8002472:	e046      	b.n	8002502 <task_sensor_init+0x11a>
	{
		/* Update Task Sensor Data Pointer */
		p_task_sensor_dta = &task_sensor_dta_list[index];
 8002474:	697b      	ldr	r3, [r7, #20]
 8002476:	00db      	lsls	r3, r3, #3
 8002478:	4a32      	ldr	r2, [pc, #200]	@ (8002544 <task_sensor_init+0x15c>)
 800247a:	4413      	add	r3, r2
 800247c:	613b      	str	r3, [r7, #16]

		/* Print out: Index & Task execution FSM */
		LOGGER_LOG("   %s = %lu", GET_NAME(index), index);
 800247e:	b672      	cpsid	i
 8002480:	4b25      	ldr	r3, [pc, #148]	@ (8002518 <task_sensor_init+0x130>)
 8002482:	6818      	ldr	r0, [r3, #0]
 8002484:	697b      	ldr	r3, [r7, #20]
 8002486:	9300      	str	r3, [sp, #0]
 8002488:	4b2f      	ldr	r3, [pc, #188]	@ (8002548 <task_sensor_init+0x160>)
 800248a:	4a30      	ldr	r2, [pc, #192]	@ (800254c <task_sensor_init+0x164>)
 800248c:	213f      	movs	r1, #63	@ 0x3f
 800248e:	f000 fd89 	bl	8002fa4 <sniprintf>
 8002492:	4603      	mov	r3, r0
 8002494:	4a24      	ldr	r2, [pc, #144]	@ (8002528 <task_sensor_init+0x140>)
 8002496:	6013      	str	r3, [r2, #0]
 8002498:	4b1f      	ldr	r3, [pc, #124]	@ (8002518 <task_sensor_init+0x130>)
 800249a:	681b      	ldr	r3, [r3, #0]
 800249c:	4618      	mov	r0, r3
 800249e:	f7ff fc8d 	bl	8001dbc <logger_log_print_>
 80024a2:	b662      	cpsie	i

		state = p_task_sensor_dta->state;
 80024a4:	693b      	ldr	r3, [r7, #16]
 80024a6:	791b      	ldrb	r3, [r3, #4]
 80024a8:	73fb      	strb	r3, [r7, #15]
		LOGGER_LOG("   %s = %lu", GET_NAME(state), (uint32_t)state);
 80024aa:	b672      	cpsid	i
 80024ac:	4b1a      	ldr	r3, [pc, #104]	@ (8002518 <task_sensor_init+0x130>)
 80024ae:	6818      	ldr	r0, [r3, #0]
 80024b0:	7bfb      	ldrb	r3, [r7, #15]
 80024b2:	9300      	str	r3, [sp, #0]
 80024b4:	4b26      	ldr	r3, [pc, #152]	@ (8002550 <task_sensor_init+0x168>)
 80024b6:	4a25      	ldr	r2, [pc, #148]	@ (800254c <task_sensor_init+0x164>)
 80024b8:	213f      	movs	r1, #63	@ 0x3f
 80024ba:	f000 fd73 	bl	8002fa4 <sniprintf>
 80024be:	4603      	mov	r3, r0
 80024c0:	4a19      	ldr	r2, [pc, #100]	@ (8002528 <task_sensor_init+0x140>)
 80024c2:	6013      	str	r3, [r2, #0]
 80024c4:	4b14      	ldr	r3, [pc, #80]	@ (8002518 <task_sensor_init+0x130>)
 80024c6:	681b      	ldr	r3, [r3, #0]
 80024c8:	4618      	mov	r0, r3
 80024ca:	f7ff fc77 	bl	8001dbc <logger_log_print_>
 80024ce:	b662      	cpsie	i

		event = p_task_sensor_dta->event;
 80024d0:	693b      	ldr	r3, [r7, #16]
 80024d2:	795b      	ldrb	r3, [r3, #5]
 80024d4:	73bb      	strb	r3, [r7, #14]
		LOGGER_LOG("   %s = %lu\r\n", GET_NAME(event), (uint32_t)event);
 80024d6:	b672      	cpsid	i
 80024d8:	4b0f      	ldr	r3, [pc, #60]	@ (8002518 <task_sensor_init+0x130>)
 80024da:	6818      	ldr	r0, [r3, #0]
 80024dc:	7bbb      	ldrb	r3, [r7, #14]
 80024de:	9300      	str	r3, [sp, #0]
 80024e0:	4b1c      	ldr	r3, [pc, #112]	@ (8002554 <task_sensor_init+0x16c>)
 80024e2:	4a17      	ldr	r2, [pc, #92]	@ (8002540 <task_sensor_init+0x158>)
 80024e4:	213f      	movs	r1, #63	@ 0x3f
 80024e6:	f000 fd5d 	bl	8002fa4 <sniprintf>
 80024ea:	4603      	mov	r3, r0
 80024ec:	4a0e      	ldr	r2, [pc, #56]	@ (8002528 <task_sensor_init+0x140>)
 80024ee:	6013      	str	r3, [r2, #0]
 80024f0:	4b09      	ldr	r3, [pc, #36]	@ (8002518 <task_sensor_init+0x130>)
 80024f2:	681b      	ldr	r3, [r3, #0]
 80024f4:	4618      	mov	r0, r3
 80024f6:	f7ff fc61 	bl	8001dbc <logger_log_print_>
 80024fa:	b662      	cpsie	i
	for (index = 0; SENSOR_DTA_QTY > index; index++)
 80024fc:	697b      	ldr	r3, [r7, #20]
 80024fe:	3301      	adds	r3, #1
 8002500:	617b      	str	r3, [r7, #20]
 8002502:	697b      	ldr	r3, [r7, #20]
 8002504:	2b01      	cmp	r3, #1
 8002506:	d9b5      	bls.n	8002474 <task_sensor_init+0x8c>
	}
	g_task_sensor_tick_cnt = G_TASK_SEN_TICK_CNT_INI;
 8002508:	4b13      	ldr	r3, [pc, #76]	@ (8002558 <task_sensor_init+0x170>)
 800250a:	2200      	movs	r2, #0
 800250c:	601a      	str	r2, [r3, #0]
}
 800250e:	bf00      	nop
 8002510:	3718      	adds	r7, #24
 8002512:	46bd      	mov	sp, r7
 8002514:	bd80      	pop	{r7, pc}
 8002516:	bf00      	nop
 8002518:	080041cc 	.word	0x080041cc
 800251c:	20000038 	.word	0x20000038
 8002520:	080040f8 	.word	0x080040f8
 8002524:	0800410c 	.word	0x0800410c
 8002528:	20000168 	.word	0x20000168
 800252c:	2000003c 	.word	0x2000003c
 8002530:	08004124 	.word	0x08004124
 8002534:	08004130 	.word	0x08004130
 8002538:	200001a0 	.word	0x200001a0
 800253c:	08004140 	.word	0x08004140
 8002540:	08004154 	.word	0x08004154
 8002544:	20000190 	.word	0x20000190
 8002548:	08004164 	.word	0x08004164
 800254c:	0800416c 	.word	0x0800416c
 8002550:	08004178 	.word	0x08004178
 8002554:	08004180 	.word	0x08004180
 8002558:	200001a4 	.word	0x200001a4

0800255c <task_sensor_update>:

void task_sensor_update(void *parameters)
{
 800255c:	b590      	push	{r4, r7, lr}
 800255e:	b087      	sub	sp, #28
 8002560:	af00      	add	r7, sp, #0
 8002562:	6078      	str	r0, [r7, #4]
	uint32_t index;
	const task_sensor_cfg_t *p_task_sensor_cfg;
	task_sensor_dta_t *p_task_sensor_dta;
	bool b_time_update_required = false;
 8002564:	2300      	movs	r3, #0
 8002566:	74fb      	strb	r3, [r7, #19]

	/* Update Task Sensor Counter */
	g_task_sensor_cnt++;
 8002568:	4b66      	ldr	r3, [pc, #408]	@ (8002704 <task_sensor_update+0x1a8>)
 800256a:	681b      	ldr	r3, [r3, #0]
 800256c:	3301      	adds	r3, #1
 800256e:	4a65      	ldr	r2, [pc, #404]	@ (8002704 <task_sensor_update+0x1a8>)
 8002570:	6013      	str	r3, [r2, #0]

	/* Protect shared resource (g_task_sensor_tick_cnt) */
	__asm("CPSID i");	/* disable interrupts*/
 8002572:	b672      	cpsid	i
    if (G_TASK_SEN_TICK_CNT_INI < g_task_sensor_tick_cnt)
 8002574:	4b64      	ldr	r3, [pc, #400]	@ (8002708 <task_sensor_update+0x1ac>)
 8002576:	681b      	ldr	r3, [r3, #0]
 8002578:	2b00      	cmp	r3, #0
 800257a:	d006      	beq.n	800258a <task_sensor_update+0x2e>
    {
    	g_task_sensor_tick_cnt--;
 800257c:	4b62      	ldr	r3, [pc, #392]	@ (8002708 <task_sensor_update+0x1ac>)
 800257e:	681b      	ldr	r3, [r3, #0]
 8002580:	3b01      	subs	r3, #1
 8002582:	4a61      	ldr	r2, [pc, #388]	@ (8002708 <task_sensor_update+0x1ac>)
 8002584:	6013      	str	r3, [r2, #0]
    	b_time_update_required = true;
 8002586:	2301      	movs	r3, #1
 8002588:	74fb      	strb	r3, [r7, #19]
    }
    __asm("CPSIE i");	/* enable interrupts*/
 800258a:	b662      	cpsie	i

    while (b_time_update_required)
 800258c:	e0b0      	b.n	80026f0 <task_sensor_update+0x194>
    {
		/* Protect shared resource (g_task_sensor_tick_cnt) */
		__asm("CPSID i");	/* disable interrupts*/
 800258e:	b672      	cpsid	i
		if (G_TASK_SEN_TICK_CNT_INI < g_task_sensor_tick_cnt)
 8002590:	4b5d      	ldr	r3, [pc, #372]	@ (8002708 <task_sensor_update+0x1ac>)
 8002592:	681b      	ldr	r3, [r3, #0]
 8002594:	2b00      	cmp	r3, #0
 8002596:	d007      	beq.n	80025a8 <task_sensor_update+0x4c>
		{
			g_task_sensor_tick_cnt--;
 8002598:	4b5b      	ldr	r3, [pc, #364]	@ (8002708 <task_sensor_update+0x1ac>)
 800259a:	681b      	ldr	r3, [r3, #0]
 800259c:	3b01      	subs	r3, #1
 800259e:	4a5a      	ldr	r2, [pc, #360]	@ (8002708 <task_sensor_update+0x1ac>)
 80025a0:	6013      	str	r3, [r2, #0]
			b_time_update_required = true;
 80025a2:	2301      	movs	r3, #1
 80025a4:	74fb      	strb	r3, [r7, #19]
 80025a6:	e001      	b.n	80025ac <task_sensor_update+0x50>
		}
		else
		{
			b_time_update_required = false;
 80025a8:	2300      	movs	r3, #0
 80025aa:	74fb      	strb	r3, [r7, #19]
		}
		__asm("CPSIE i");	/* enable interrupts*/
 80025ac:	b662      	cpsie	i

    	for (index = 0; SENSOR_DTA_QTY > index; index++)
 80025ae:	2300      	movs	r3, #0
 80025b0:	617b      	str	r3, [r7, #20]
 80025b2:	e099      	b.n	80026e8 <task_sensor_update+0x18c>
		{
    		/* Update Task Sensor Configuration & Data Pointer */
			p_task_sensor_cfg = &task_sensor_cfg_list[index];
 80025b4:	697a      	ldr	r2, [r7, #20]
 80025b6:	4613      	mov	r3, r2
 80025b8:	009b      	lsls	r3, r3, #2
 80025ba:	4413      	add	r3, r2
 80025bc:	009b      	lsls	r3, r3, #2
 80025be:	4a53      	ldr	r2, [pc, #332]	@ (800270c <task_sensor_update+0x1b0>)
 80025c0:	4413      	add	r3, r2
 80025c2:	60fb      	str	r3, [r7, #12]
			p_task_sensor_dta = &task_sensor_dta_list[index];
 80025c4:	697b      	ldr	r3, [r7, #20]
 80025c6:	00db      	lsls	r3, r3, #3
 80025c8:	4a51      	ldr	r2, [pc, #324]	@ (8002710 <task_sensor_update+0x1b4>)
 80025ca:	4413      	add	r3, r2
 80025cc:	60bb      	str	r3, [r7, #8]

			if (p_task_sensor_cfg->pressed == HAL_GPIO_ReadPin(p_task_sensor_cfg->gpio_port, p_task_sensor_cfg->pin))
 80025ce:	68fb      	ldr	r3, [r7, #12]
 80025d0:	7a9c      	ldrb	r4, [r3, #10]
 80025d2:	68fb      	ldr	r3, [r7, #12]
 80025d4:	685a      	ldr	r2, [r3, #4]
 80025d6:	68fb      	ldr	r3, [r7, #12]
 80025d8:	891b      	ldrh	r3, [r3, #8]
 80025da:	4619      	mov	r1, r3
 80025dc:	4610      	mov	r0, r2
 80025de:	f7fe fb4d 	bl	8000c7c <HAL_GPIO_ReadPin>
 80025e2:	4603      	mov	r3, r0
 80025e4:	429c      	cmp	r4, r3
 80025e6:	d103      	bne.n	80025f0 <task_sensor_update+0x94>
			{
				p_task_sensor_dta->event =	EV_BTN_XX_DOWN;
 80025e8:	68bb      	ldr	r3, [r7, #8]
 80025ea:	2201      	movs	r2, #1
 80025ec:	715a      	strb	r2, [r3, #5]
 80025ee:	e002      	b.n	80025f6 <task_sensor_update+0x9a>
			}
			else
			{
				p_task_sensor_dta->event =	EV_BTN_XX_UP;
 80025f0:	68bb      	ldr	r3, [r7, #8]
 80025f2:	2200      	movs	r2, #0
 80025f4:	715a      	strb	r2, [r3, #5]
			}

			switch (p_task_sensor_dta->state)
 80025f6:	68bb      	ldr	r3, [r7, #8]
 80025f8:	791b      	ldrb	r3, [r3, #4]
 80025fa:	2b03      	cmp	r3, #3
 80025fc:	d86c      	bhi.n	80026d8 <task_sensor_update+0x17c>
 80025fe:	a201      	add	r2, pc, #4	@ (adr r2, 8002604 <task_sensor_update+0xa8>)
 8002600:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002604:	08002615 	.word	0x08002615
 8002608:	0800262d 	.word	0x0800262d
 800260c:	08002677 	.word	0x08002677
 8002610:	0800268f 	.word	0x0800268f
			{
				case ST_BTN_XX_UP:

					if (EV_BTN_XX_DOWN == p_task_sensor_dta->event)
 8002614:	68bb      	ldr	r3, [r7, #8]
 8002616:	795b      	ldrb	r3, [r3, #5]
 8002618:	2b01      	cmp	r3, #1
 800261a:	d15f      	bne.n	80026dc <task_sensor_update+0x180>
					{
						p_task_sensor_dta->state = ST_BTN_XX_FALLING;
 800261c:	68bb      	ldr	r3, [r7, #8]
 800261e:	2201      	movs	r2, #1
 8002620:	711a      	strb	r2, [r3, #4]
						p_task_sensor_dta->tick = p_task_sensor_cfg->tick_max;
 8002622:	68fb      	ldr	r3, [r7, #12]
 8002624:	68da      	ldr	r2, [r3, #12]
 8002626:	68bb      	ldr	r3, [r7, #8]
 8002628:	601a      	str	r2, [r3, #0]
					}

					break;
 800262a:	e057      	b.n	80026dc <task_sensor_update+0x180>

				case ST_BTN_XX_FALLING:

					if (EV_BTN_XX_UP == p_task_sensor_dta->event)
 800262c:	68bb      	ldr	r3, [r7, #8]
 800262e:	795b      	ldrb	r3, [r3, #5]
 8002630:	2b00      	cmp	r3, #0
 8002632:	d10d      	bne.n	8002650 <task_sensor_update+0xf4>
					{
						if(p_task_sensor_dta->tick > 0 )
 8002634:	68bb      	ldr	r3, [r7, #8]
 8002636:	681b      	ldr	r3, [r3, #0]
 8002638:	2b00      	cmp	r3, #0
 800263a:	d005      	beq.n	8002648 <task_sensor_update+0xec>
						{
							//p_task_sensor_dta->state = ST_BTN_XX_FALLING;
							p_task_sensor_dta->tick--;
 800263c:	68bb      	ldr	r3, [r7, #8]
 800263e:	681b      	ldr	r3, [r3, #0]
 8002640:	1e5a      	subs	r2, r3, #1
 8002642:	68bb      	ldr	r3, [r7, #8]
 8002644:	601a      	str	r2, [r3, #0]
							put_event_task_system(p_task_sensor_cfg->signal_up); //NO chequear
							p_task_sensor_dta->state = ST_BTN_XX_DOWN;
						}
					}

					break;
 8002646:	e04c      	b.n	80026e2 <task_sensor_update+0x186>
							p_task_sensor_dta->state = ST_BTN_XX_UP;
 8002648:	68bb      	ldr	r3, [r7, #8]
 800264a:	2200      	movs	r2, #0
 800264c:	711a      	strb	r2, [r3, #4]
					break;
 800264e:	e048      	b.n	80026e2 <task_sensor_update+0x186>
						if(p_task_sensor_dta->tick > 0 )
 8002650:	68bb      	ldr	r3, [r7, #8]
 8002652:	681b      	ldr	r3, [r3, #0]
 8002654:	2b00      	cmp	r3, #0
 8002656:	d005      	beq.n	8002664 <task_sensor_update+0x108>
							p_task_sensor_dta->tick--;
 8002658:	68bb      	ldr	r3, [r7, #8]
 800265a:	681b      	ldr	r3, [r3, #0]
 800265c:	1e5a      	subs	r2, r3, #1
 800265e:	68bb      	ldr	r3, [r7, #8]
 8002660:	601a      	str	r2, [r3, #0]
					break;
 8002662:	e03e      	b.n	80026e2 <task_sensor_update+0x186>
							put_event_task_system(p_task_sensor_cfg->signal_up); //NO chequear
 8002664:	68fb      	ldr	r3, [r7, #12]
 8002666:	7c1b      	ldrb	r3, [r3, #16]
 8002668:	4618      	mov	r0, r3
 800266a:	f000 f853 	bl	8002714 <put_event_task_system>
							p_task_sensor_dta->state = ST_BTN_XX_DOWN;
 800266e:	68bb      	ldr	r3, [r7, #8]
 8002670:	2202      	movs	r2, #2
 8002672:	711a      	strb	r2, [r3, #4]
					break;
 8002674:	e035      	b.n	80026e2 <task_sensor_update+0x186>

				case ST_BTN_XX_DOWN:

					if (EV_BTN_XX_UP == p_task_sensor_dta->event)
 8002676:	68bb      	ldr	r3, [r7, #8]
 8002678:	795b      	ldrb	r3, [r3, #5]
 800267a:	2b00      	cmp	r3, #0
 800267c:	d130      	bne.n	80026e0 <task_sensor_update+0x184>
					{
						p_task_sensor_dta->state = ST_BTN_XX_RISING;
 800267e:	68bb      	ldr	r3, [r7, #8]
 8002680:	2203      	movs	r2, #3
 8002682:	711a      	strb	r2, [r3, #4]
						p_task_sensor_dta->tick = p_task_sensor_cfg->tick_max;
 8002684:	68fb      	ldr	r3, [r7, #12]
 8002686:	68da      	ldr	r2, [r3, #12]
 8002688:	68bb      	ldr	r3, [r7, #8]
 800268a:	601a      	str	r2, [r3, #0]
					}

					break;
 800268c:	e028      	b.n	80026e0 <task_sensor_update+0x184>

				case ST_BTN_XX_RISING:
					if (EV_BTN_XX_UP == p_task_sensor_dta->event)
 800268e:	68bb      	ldr	r3, [r7, #8]
 8002690:	795b      	ldrb	r3, [r3, #5]
 8002692:	2b00      	cmp	r3, #0
 8002694:	d112      	bne.n	80026bc <task_sensor_update+0x160>
					{
						if(p_task_sensor_dta->tick > 0 )
 8002696:	68bb      	ldr	r3, [r7, #8]
 8002698:	681b      	ldr	r3, [r3, #0]
 800269a:	2b00      	cmp	r3, #0
 800269c:	d005      	beq.n	80026aa <task_sensor_update+0x14e>
						{
							//p_task_sensor_dta->state = ST_BTN_XX_RISING;
							p_task_sensor_dta->tick--;
 800269e:	68bb      	ldr	r3, [r7, #8]
 80026a0:	681b      	ldr	r3, [r3, #0]
 80026a2:	1e5a      	subs	r2, r3, #1
 80026a4:	68bb      	ldr	r3, [r7, #8]
 80026a6:	601a      	str	r2, [r3, #0]
						}
						else{//tick nulo
								p_task_sensor_dta->state = ST_BTN_XX_DOWN;
							}
						}
					break;
 80026a8:	e01b      	b.n	80026e2 <task_sensor_update+0x186>
							p_task_sensor_dta->state = ST_BTN_XX_UP;
 80026aa:	68bb      	ldr	r3, [r7, #8]
 80026ac:	2200      	movs	r2, #0
 80026ae:	711a      	strb	r2, [r3, #4]
							put_event_task_system(p_task_sensor_cfg->signal_down); //no chequear
 80026b0:	68fb      	ldr	r3, [r7, #12]
 80026b2:	7c5b      	ldrb	r3, [r3, #17]
 80026b4:	4618      	mov	r0, r3
 80026b6:	f000 f82d 	bl	8002714 <put_event_task_system>
					break;
 80026ba:	e012      	b.n	80026e2 <task_sensor_update+0x186>
						if(p_task_sensor_dta->tick > 0 )
 80026bc:	68bb      	ldr	r3, [r7, #8]
 80026be:	681b      	ldr	r3, [r3, #0]
 80026c0:	2b00      	cmp	r3, #0
 80026c2:	d005      	beq.n	80026d0 <task_sensor_update+0x174>
							p_task_sensor_dta->tick--;
 80026c4:	68bb      	ldr	r3, [r7, #8]
 80026c6:	681b      	ldr	r3, [r3, #0]
 80026c8:	1e5a      	subs	r2, r3, #1
 80026ca:	68bb      	ldr	r3, [r7, #8]
 80026cc:	601a      	str	r2, [r3, #0]
					break;
 80026ce:	e008      	b.n	80026e2 <task_sensor_update+0x186>
								p_task_sensor_dta->state = ST_BTN_XX_DOWN;
 80026d0:	68bb      	ldr	r3, [r7, #8]
 80026d2:	2202      	movs	r2, #2
 80026d4:	711a      	strb	r2, [r3, #4]
					break;
 80026d6:	e004      	b.n	80026e2 <task_sensor_update+0x186>

				default:

					break;
 80026d8:	bf00      	nop
 80026da:	e002      	b.n	80026e2 <task_sensor_update+0x186>
					break;
 80026dc:	bf00      	nop
 80026de:	e000      	b.n	80026e2 <task_sensor_update+0x186>
					break;
 80026e0:	bf00      	nop
    	for (index = 0; SENSOR_DTA_QTY > index; index++)
 80026e2:	697b      	ldr	r3, [r7, #20]
 80026e4:	3301      	adds	r3, #1
 80026e6:	617b      	str	r3, [r7, #20]
 80026e8:	697b      	ldr	r3, [r7, #20]
 80026ea:	2b01      	cmp	r3, #1
 80026ec:	f67f af62 	bls.w	80025b4 <task_sensor_update+0x58>
    while (b_time_update_required)
 80026f0:	7cfb      	ldrb	r3, [r7, #19]
 80026f2:	2b00      	cmp	r3, #0
 80026f4:	f47f af4b 	bne.w	800258e <task_sensor_update+0x32>
			}
		}
    }
}
 80026f8:	bf00      	nop
 80026fa:	bf00      	nop
 80026fc:	371c      	adds	r7, #28
 80026fe:	46bd      	mov	sp, r7
 8002700:	bd90      	pop	{r4, r7, pc}
 8002702:	bf00      	nop
 8002704:	200001a0 	.word	0x200001a0
 8002708:	200001a4 	.word	0x200001a4
 800270c:	080041d0 	.word	0x080041d0
 8002710:	20000190 	.word	0x20000190

08002714 <put_event_task_system>:
	for (i = 0; i < MAX_EVENTS; i++)
		queue_task_a.queue[i] = EVENT_UNDEFINED;
}

void put_event_task_system(task_system_ev_t event)
{
 8002714:	b480      	push	{r7}
 8002716:	b083      	sub	sp, #12
 8002718:	af00      	add	r7, sp, #0
 800271a:	4603      	mov	r3, r0
 800271c:	71fb      	strb	r3, [r7, #7]
	queue_task_a.count++;
 800271e:	4b0d      	ldr	r3, [pc, #52]	@ (8002754 <put_event_task_system+0x40>)
 8002720:	689b      	ldr	r3, [r3, #8]
 8002722:	3301      	adds	r3, #1
 8002724:	4a0b      	ldr	r2, [pc, #44]	@ (8002754 <put_event_task_system+0x40>)
 8002726:	6093      	str	r3, [r2, #8]
	queue_task_a.queue[queue_task_a.head++] = event;
 8002728:	4b0a      	ldr	r3, [pc, #40]	@ (8002754 <put_event_task_system+0x40>)
 800272a:	681b      	ldr	r3, [r3, #0]
 800272c:	1c5a      	adds	r2, r3, #1
 800272e:	4909      	ldr	r1, [pc, #36]	@ (8002754 <put_event_task_system+0x40>)
 8002730:	600a      	str	r2, [r1, #0]
 8002732:	4a08      	ldr	r2, [pc, #32]	@ (8002754 <put_event_task_system+0x40>)
 8002734:	4413      	add	r3, r2
 8002736:	79fa      	ldrb	r2, [r7, #7]
 8002738:	731a      	strb	r2, [r3, #12]

	if (MAX_EVENTS == queue_task_a.head)
 800273a:	4b06      	ldr	r3, [pc, #24]	@ (8002754 <put_event_task_system+0x40>)
 800273c:	681b      	ldr	r3, [r3, #0]
 800273e:	2b10      	cmp	r3, #16
 8002740:	d102      	bne.n	8002748 <put_event_task_system+0x34>
		queue_task_a.head = 0;
 8002742:	4b04      	ldr	r3, [pc, #16]	@ (8002754 <put_event_task_system+0x40>)
 8002744:	2200      	movs	r2, #0
 8002746:	601a      	str	r2, [r3, #0]
}
 8002748:	bf00      	nop
 800274a:	370c      	adds	r7, #12
 800274c:	46bd      	mov	sp, r7
 800274e:	bc80      	pop	{r7}
 8002750:	4770      	bx	lr
 8002752:	bf00      	nop
 8002754:	200001a8 	.word	0x200001a8

08002758 <findslot>:
 8002758:	4b0a      	ldr	r3, [pc, #40]	@ (8002784 <findslot+0x2c>)
 800275a:	b510      	push	{r4, lr}
 800275c:	4604      	mov	r4, r0
 800275e:	6818      	ldr	r0, [r3, #0]
 8002760:	b118      	cbz	r0, 800276a <findslot+0x12>
 8002762:	6a03      	ldr	r3, [r0, #32]
 8002764:	b90b      	cbnz	r3, 800276a <findslot+0x12>
 8002766:	f000 fbd5 	bl	8002f14 <__sinit>
 800276a:	2c13      	cmp	r4, #19
 800276c:	d807      	bhi.n	800277e <findslot+0x26>
 800276e:	4806      	ldr	r0, [pc, #24]	@ (8002788 <findslot+0x30>)
 8002770:	f850 2034 	ldr.w	r2, [r0, r4, lsl #3]
 8002774:	3201      	adds	r2, #1
 8002776:	d002      	beq.n	800277e <findslot+0x26>
 8002778:	eb00 00c4 	add.w	r0, r0, r4, lsl #3
 800277c:	bd10      	pop	{r4, pc}
 800277e:	2000      	movs	r0, #0
 8002780:	e7fc      	b.n	800277c <findslot+0x24>
 8002782:	bf00      	nop
 8002784:	20000054 	.word	0x20000054
 8002788:	200001d0 	.word	0x200001d0

0800278c <error>:
 800278c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800278e:	4604      	mov	r4, r0
 8002790:	f000 fcce 	bl	8003130 <__errno>
 8002794:	2613      	movs	r6, #19
 8002796:	4605      	mov	r5, r0
 8002798:	2700      	movs	r7, #0
 800279a:	4630      	mov	r0, r6
 800279c:	4639      	mov	r1, r7
 800279e:	beab      	bkpt	0x00ab
 80027a0:	4606      	mov	r6, r0
 80027a2:	4620      	mov	r0, r4
 80027a4:	602e      	str	r6, [r5, #0]
 80027a6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080027a8 <checkerror>:
 80027a8:	1c43      	adds	r3, r0, #1
 80027aa:	d101      	bne.n	80027b0 <checkerror+0x8>
 80027ac:	f7ff bfee 	b.w	800278c <error>
 80027b0:	4770      	bx	lr

080027b2 <_swiread>:
 80027b2:	b530      	push	{r4, r5, lr}
 80027b4:	b085      	sub	sp, #20
 80027b6:	2406      	movs	r4, #6
 80027b8:	e9cd 0101 	strd	r0, r1, [sp, #4]
 80027bc:	9203      	str	r2, [sp, #12]
 80027be:	ad01      	add	r5, sp, #4
 80027c0:	4620      	mov	r0, r4
 80027c2:	4629      	mov	r1, r5
 80027c4:	beab      	bkpt	0x00ab
 80027c6:	4604      	mov	r4, r0
 80027c8:	4620      	mov	r0, r4
 80027ca:	f7ff ffed 	bl	80027a8 <checkerror>
 80027ce:	b005      	add	sp, #20
 80027d0:	bd30      	pop	{r4, r5, pc}

080027d2 <_read>:
 80027d2:	b570      	push	{r4, r5, r6, lr}
 80027d4:	460e      	mov	r6, r1
 80027d6:	4614      	mov	r4, r2
 80027d8:	f7ff ffbe 	bl	8002758 <findslot>
 80027dc:	4605      	mov	r5, r0
 80027de:	b930      	cbnz	r0, 80027ee <_read+0x1c>
 80027e0:	f000 fca6 	bl	8003130 <__errno>
 80027e4:	2309      	movs	r3, #9
 80027e6:	6003      	str	r3, [r0, #0]
 80027e8:	f04f 30ff 	mov.w	r0, #4294967295
 80027ec:	bd70      	pop	{r4, r5, r6, pc}
 80027ee:	4622      	mov	r2, r4
 80027f0:	4631      	mov	r1, r6
 80027f2:	6800      	ldr	r0, [r0, #0]
 80027f4:	f7ff ffdd 	bl	80027b2 <_swiread>
 80027f8:	1c43      	adds	r3, r0, #1
 80027fa:	d0f5      	beq.n	80027e8 <_read+0x16>
 80027fc:	686b      	ldr	r3, [r5, #4]
 80027fe:	1a20      	subs	r0, r4, r0
 8002800:	4403      	add	r3, r0
 8002802:	606b      	str	r3, [r5, #4]
 8002804:	e7f2      	b.n	80027ec <_read+0x1a>

08002806 <_swilseek>:
 8002806:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8002808:	460c      	mov	r4, r1
 800280a:	4616      	mov	r6, r2
 800280c:	f7ff ffa4 	bl	8002758 <findslot>
 8002810:	4605      	mov	r5, r0
 8002812:	b940      	cbnz	r0, 8002826 <_swilseek+0x20>
 8002814:	f000 fc8c 	bl	8003130 <__errno>
 8002818:	2309      	movs	r3, #9
 800281a:	6003      	str	r3, [r0, #0]
 800281c:	f04f 34ff 	mov.w	r4, #4294967295
 8002820:	4620      	mov	r0, r4
 8002822:	b003      	add	sp, #12
 8002824:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002826:	2e02      	cmp	r6, #2
 8002828:	d903      	bls.n	8002832 <_swilseek+0x2c>
 800282a:	f000 fc81 	bl	8003130 <__errno>
 800282e:	2316      	movs	r3, #22
 8002830:	e7f3      	b.n	800281a <_swilseek+0x14>
 8002832:	2e01      	cmp	r6, #1
 8002834:	d112      	bne.n	800285c <_swilseek+0x56>
 8002836:	6843      	ldr	r3, [r0, #4]
 8002838:	18e4      	adds	r4, r4, r3
 800283a:	d4f6      	bmi.n	800282a <_swilseek+0x24>
 800283c:	682b      	ldr	r3, [r5, #0]
 800283e:	260a      	movs	r6, #10
 8002840:	466f      	mov	r7, sp
 8002842:	e9cd 3400 	strd	r3, r4, [sp]
 8002846:	4630      	mov	r0, r6
 8002848:	4639      	mov	r1, r7
 800284a:	beab      	bkpt	0x00ab
 800284c:	4606      	mov	r6, r0
 800284e:	4630      	mov	r0, r6
 8002850:	f7ff ffaa 	bl	80027a8 <checkerror>
 8002854:	2800      	cmp	r0, #0
 8002856:	dbe1      	blt.n	800281c <_swilseek+0x16>
 8002858:	606c      	str	r4, [r5, #4]
 800285a:	e7e1      	b.n	8002820 <_swilseek+0x1a>
 800285c:	2e02      	cmp	r6, #2
 800285e:	6803      	ldr	r3, [r0, #0]
 8002860:	d1ec      	bne.n	800283c <_swilseek+0x36>
 8002862:	260c      	movs	r6, #12
 8002864:	466f      	mov	r7, sp
 8002866:	9300      	str	r3, [sp, #0]
 8002868:	4630      	mov	r0, r6
 800286a:	4639      	mov	r1, r7
 800286c:	beab      	bkpt	0x00ab
 800286e:	4606      	mov	r6, r0
 8002870:	4630      	mov	r0, r6
 8002872:	f7ff ff99 	bl	80027a8 <checkerror>
 8002876:	1c43      	adds	r3, r0, #1
 8002878:	d0d0      	beq.n	800281c <_swilseek+0x16>
 800287a:	4404      	add	r4, r0
 800287c:	e7de      	b.n	800283c <_swilseek+0x36>

0800287e <_lseek>:
 800287e:	f7ff bfc2 	b.w	8002806 <_swilseek>

08002882 <_swiwrite>:
 8002882:	b530      	push	{r4, r5, lr}
 8002884:	b085      	sub	sp, #20
 8002886:	2405      	movs	r4, #5
 8002888:	e9cd 0101 	strd	r0, r1, [sp, #4]
 800288c:	9203      	str	r2, [sp, #12]
 800288e:	ad01      	add	r5, sp, #4
 8002890:	4620      	mov	r0, r4
 8002892:	4629      	mov	r1, r5
 8002894:	beab      	bkpt	0x00ab
 8002896:	4604      	mov	r4, r0
 8002898:	4620      	mov	r0, r4
 800289a:	f7ff ff85 	bl	80027a8 <checkerror>
 800289e:	b005      	add	sp, #20
 80028a0:	bd30      	pop	{r4, r5, pc}

080028a2 <_write>:
 80028a2:	b570      	push	{r4, r5, r6, lr}
 80028a4:	460e      	mov	r6, r1
 80028a6:	4615      	mov	r5, r2
 80028a8:	f7ff ff56 	bl	8002758 <findslot>
 80028ac:	4604      	mov	r4, r0
 80028ae:	b930      	cbnz	r0, 80028be <_write+0x1c>
 80028b0:	f000 fc3e 	bl	8003130 <__errno>
 80028b4:	2309      	movs	r3, #9
 80028b6:	6003      	str	r3, [r0, #0]
 80028b8:	f04f 30ff 	mov.w	r0, #4294967295
 80028bc:	bd70      	pop	{r4, r5, r6, pc}
 80028be:	462a      	mov	r2, r5
 80028c0:	4631      	mov	r1, r6
 80028c2:	6800      	ldr	r0, [r0, #0]
 80028c4:	f7ff ffdd 	bl	8002882 <_swiwrite>
 80028c8:	1e03      	subs	r3, r0, #0
 80028ca:	dbf5      	blt.n	80028b8 <_write+0x16>
 80028cc:	6862      	ldr	r2, [r4, #4]
 80028ce:	1ae8      	subs	r0, r5, r3
 80028d0:	4402      	add	r2, r0
 80028d2:	42ab      	cmp	r3, r5
 80028d4:	6062      	str	r2, [r4, #4]
 80028d6:	d1f1      	bne.n	80028bc <_write+0x1a>
 80028d8:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80028dc:	2000      	movs	r0, #0
 80028de:	f7ff bf55 	b.w	800278c <error>

080028e2 <_swiclose>:
 80028e2:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80028e4:	2402      	movs	r4, #2
 80028e6:	9001      	str	r0, [sp, #4]
 80028e8:	ad01      	add	r5, sp, #4
 80028ea:	4620      	mov	r0, r4
 80028ec:	4629      	mov	r1, r5
 80028ee:	beab      	bkpt	0x00ab
 80028f0:	4604      	mov	r4, r0
 80028f2:	4620      	mov	r0, r4
 80028f4:	f7ff ff58 	bl	80027a8 <checkerror>
 80028f8:	b003      	add	sp, #12
 80028fa:	bd30      	pop	{r4, r5, pc}

080028fc <_close>:
 80028fc:	b538      	push	{r3, r4, r5, lr}
 80028fe:	4605      	mov	r5, r0
 8002900:	f7ff ff2a 	bl	8002758 <findslot>
 8002904:	4604      	mov	r4, r0
 8002906:	b930      	cbnz	r0, 8002916 <_close+0x1a>
 8002908:	f000 fc12 	bl	8003130 <__errno>
 800290c:	2309      	movs	r3, #9
 800290e:	6003      	str	r3, [r0, #0]
 8002910:	f04f 30ff 	mov.w	r0, #4294967295
 8002914:	bd38      	pop	{r3, r4, r5, pc}
 8002916:	3d01      	subs	r5, #1
 8002918:	2d01      	cmp	r5, #1
 800291a:	d809      	bhi.n	8002930 <_close+0x34>
 800291c:	4b07      	ldr	r3, [pc, #28]	@ (800293c <_close+0x40>)
 800291e:	689a      	ldr	r2, [r3, #8]
 8002920:	691b      	ldr	r3, [r3, #16]
 8002922:	429a      	cmp	r2, r3
 8002924:	d104      	bne.n	8002930 <_close+0x34>
 8002926:	f04f 33ff 	mov.w	r3, #4294967295
 800292a:	2000      	movs	r0, #0
 800292c:	6023      	str	r3, [r4, #0]
 800292e:	e7f1      	b.n	8002914 <_close+0x18>
 8002930:	6820      	ldr	r0, [r4, #0]
 8002932:	f7ff ffd6 	bl	80028e2 <_swiclose>
 8002936:	2800      	cmp	r0, #0
 8002938:	d0f5      	beq.n	8002926 <_close+0x2a>
 800293a:	e7eb      	b.n	8002914 <_close+0x18>
 800293c:	200001d0 	.word	0x200001d0

08002940 <_swistat>:
 8002940:	b570      	push	{r4, r5, r6, lr}
 8002942:	460c      	mov	r4, r1
 8002944:	f7ff ff08 	bl	8002758 <findslot>
 8002948:	4605      	mov	r5, r0
 800294a:	b930      	cbnz	r0, 800295a <_swistat+0x1a>
 800294c:	f000 fbf0 	bl	8003130 <__errno>
 8002950:	2309      	movs	r3, #9
 8002952:	6003      	str	r3, [r0, #0]
 8002954:	f04f 30ff 	mov.w	r0, #4294967295
 8002958:	bd70      	pop	{r4, r5, r6, pc}
 800295a:	6863      	ldr	r3, [r4, #4]
 800295c:	260c      	movs	r6, #12
 800295e:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8002962:	6063      	str	r3, [r4, #4]
 8002964:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002968:	64a3      	str	r3, [r4, #72]	@ 0x48
 800296a:	4630      	mov	r0, r6
 800296c:	4629      	mov	r1, r5
 800296e:	beab      	bkpt	0x00ab
 8002970:	4605      	mov	r5, r0
 8002972:	4628      	mov	r0, r5
 8002974:	f7ff ff18 	bl	80027a8 <checkerror>
 8002978:	1c43      	adds	r3, r0, #1
 800297a:	d0eb      	beq.n	8002954 <_swistat+0x14>
 800297c:	6120      	str	r0, [r4, #16]
 800297e:	2000      	movs	r0, #0
 8002980:	e7ea      	b.n	8002958 <_swistat+0x18>

08002982 <_fstat>:
 8002982:	460b      	mov	r3, r1
 8002984:	b510      	push	{r4, lr}
 8002986:	2100      	movs	r1, #0
 8002988:	4604      	mov	r4, r0
 800298a:	2258      	movs	r2, #88	@ 0x58
 800298c:	4618      	mov	r0, r3
 800298e:	f000 fb80 	bl	8003092 <memset>
 8002992:	4601      	mov	r1, r0
 8002994:	4620      	mov	r0, r4
 8002996:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800299a:	f7ff bfd1 	b.w	8002940 <_swistat>

0800299e <_stat>:
 800299e:	b538      	push	{r3, r4, r5, lr}
 80029a0:	460d      	mov	r5, r1
 80029a2:	4604      	mov	r4, r0
 80029a4:	2258      	movs	r2, #88	@ 0x58
 80029a6:	2100      	movs	r1, #0
 80029a8:	4628      	mov	r0, r5
 80029aa:	f000 fb72 	bl	8003092 <memset>
 80029ae:	4620      	mov	r0, r4
 80029b0:	2100      	movs	r1, #0
 80029b2:	f000 f811 	bl	80029d8 <_swiopen>
 80029b6:	1c43      	adds	r3, r0, #1
 80029b8:	4604      	mov	r4, r0
 80029ba:	d00b      	beq.n	80029d4 <_stat+0x36>
 80029bc:	686b      	ldr	r3, [r5, #4]
 80029be:	4629      	mov	r1, r5
 80029c0:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 80029c4:	606b      	str	r3, [r5, #4]
 80029c6:	f7ff ffbb 	bl	8002940 <_swistat>
 80029ca:	4605      	mov	r5, r0
 80029cc:	4620      	mov	r0, r4
 80029ce:	f7ff ff95 	bl	80028fc <_close>
 80029d2:	462c      	mov	r4, r5
 80029d4:	4620      	mov	r0, r4
 80029d6:	bd38      	pop	{r3, r4, r5, pc}

080029d8 <_swiopen>:
 80029d8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80029dc:	4682      	mov	sl, r0
 80029de:	460e      	mov	r6, r1
 80029e0:	2400      	movs	r4, #0
 80029e2:	4f28      	ldr	r7, [pc, #160]	@ (8002a84 <_swiopen+0xac>)
 80029e4:	b096      	sub	sp, #88	@ 0x58
 80029e6:	f857 3034 	ldr.w	r3, [r7, r4, lsl #3]
 80029ea:	ea4f 08c4 	mov.w	r8, r4, lsl #3
 80029ee:	3301      	adds	r3, #1
 80029f0:	d00c      	beq.n	8002a0c <_swiopen+0x34>
 80029f2:	3401      	adds	r4, #1
 80029f4:	2c14      	cmp	r4, #20
 80029f6:	d1f6      	bne.n	80029e6 <_swiopen+0xe>
 80029f8:	f000 fb9a 	bl	8003130 <__errno>
 80029fc:	2318      	movs	r3, #24
 80029fe:	f04f 34ff 	mov.w	r4, #4294967295
 8002a02:	6003      	str	r3, [r0, #0]
 8002a04:	4620      	mov	r0, r4
 8002a06:	b016      	add	sp, #88	@ 0x58
 8002a08:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002a0c:	f406 6320 	and.w	r3, r6, #2560	@ 0xa00
 8002a10:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 8002a14:	46e9      	mov	r9, sp
 8002a16:	d109      	bne.n	8002a2c <_swiopen+0x54>
 8002a18:	4649      	mov	r1, r9
 8002a1a:	4650      	mov	r0, sl
 8002a1c:	f7ff ffbf 	bl	800299e <_stat>
 8002a20:	3001      	adds	r0, #1
 8002a22:	d003      	beq.n	8002a2c <_swiopen+0x54>
 8002a24:	f000 fb84 	bl	8003130 <__errno>
 8002a28:	2311      	movs	r3, #17
 8002a2a:	e7e8      	b.n	80029fe <_swiopen+0x26>
 8002a2c:	f240 6301 	movw	r3, #1537	@ 0x601
 8002a30:	f3c6 4500 	ubfx	r5, r6, #16, #1
 8002a34:	07b2      	lsls	r2, r6, #30
 8002a36:	bf48      	it	mi
 8002a38:	f045 0502 	orrmi.w	r5, r5, #2
 8002a3c:	421e      	tst	r6, r3
 8002a3e:	bf18      	it	ne
 8002a40:	f045 0504 	orrne.w	r5, r5, #4
 8002a44:	0733      	lsls	r3, r6, #28
 8002a46:	bf48      	it	mi
 8002a48:	f025 0504 	bicmi.w	r5, r5, #4
 8002a4c:	4650      	mov	r0, sl
 8002a4e:	bf48      	it	mi
 8002a50:	f045 0508 	orrmi.w	r5, r5, #8
 8002a54:	f8cd a000 	str.w	sl, [sp]
 8002a58:	f7fd fb78 	bl	800014c <strlen>
 8002a5c:	e9cd 5001 	strd	r5, r0, [sp, #4]
 8002a60:	2501      	movs	r5, #1
 8002a62:	4628      	mov	r0, r5
 8002a64:	4649      	mov	r1, r9
 8002a66:	beab      	bkpt	0x00ab
 8002a68:	4605      	mov	r5, r0
 8002a6a:	2d00      	cmp	r5, #0
 8002a6c:	db05      	blt.n	8002a7a <_swiopen+0xa2>
 8002a6e:	2300      	movs	r3, #0
 8002a70:	f847 5034 	str.w	r5, [r7, r4, lsl #3]
 8002a74:	4447      	add	r7, r8
 8002a76:	607b      	str	r3, [r7, #4]
 8002a78:	e7c4      	b.n	8002a04 <_swiopen+0x2c>
 8002a7a:	4628      	mov	r0, r5
 8002a7c:	f7ff fe86 	bl	800278c <error>
 8002a80:	4604      	mov	r4, r0
 8002a82:	e7bf      	b.n	8002a04 <_swiopen+0x2c>
 8002a84:	200001d0 	.word	0x200001d0

08002a88 <_get_semihosting_exts>:
 8002a88:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8002a8c:	4606      	mov	r6, r0
 8002a8e:	460f      	mov	r7, r1
 8002a90:	4829      	ldr	r0, [pc, #164]	@ (8002b38 <_get_semihosting_exts+0xb0>)
 8002a92:	2100      	movs	r1, #0
 8002a94:	4615      	mov	r5, r2
 8002a96:	f7ff ff9f 	bl	80029d8 <_swiopen>
 8002a9a:	4604      	mov	r4, r0
 8002a9c:	462a      	mov	r2, r5
 8002a9e:	2100      	movs	r1, #0
 8002aa0:	4630      	mov	r0, r6
 8002aa2:	f000 faf6 	bl	8003092 <memset>
 8002aa6:	1c63      	adds	r3, r4, #1
 8002aa8:	d014      	beq.n	8002ad4 <_get_semihosting_exts+0x4c>
 8002aaa:	4620      	mov	r0, r4
 8002aac:	f7ff fe54 	bl	8002758 <findslot>
 8002ab0:	f04f 080c 	mov.w	r8, #12
 8002ab4:	4681      	mov	r9, r0
 8002ab6:	4640      	mov	r0, r8
 8002ab8:	4649      	mov	r1, r9
 8002aba:	beab      	bkpt	0x00ab
 8002abc:	4680      	mov	r8, r0
 8002abe:	4640      	mov	r0, r8
 8002ac0:	f7ff fe72 	bl	80027a8 <checkerror>
 8002ac4:	2803      	cmp	r0, #3
 8002ac6:	dd02      	ble.n	8002ace <_get_semihosting_exts+0x46>
 8002ac8:	1ec3      	subs	r3, r0, #3
 8002aca:	42ab      	cmp	r3, r5
 8002acc:	dc07      	bgt.n	8002ade <_get_semihosting_exts+0x56>
 8002ace:	4620      	mov	r0, r4
 8002ad0:	f7ff ff14 	bl	80028fc <_close>
 8002ad4:	f04f 30ff 	mov.w	r0, #4294967295
 8002ad8:	b003      	add	sp, #12
 8002ada:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8002ade:	2204      	movs	r2, #4
 8002ae0:	4620      	mov	r0, r4
 8002ae2:	eb0d 0102 	add.w	r1, sp, r2
 8002ae6:	f7ff fe74 	bl	80027d2 <_read>
 8002aea:	2803      	cmp	r0, #3
 8002aec:	ddef      	ble.n	8002ace <_get_semihosting_exts+0x46>
 8002aee:	f89d 3004 	ldrb.w	r3, [sp, #4]
 8002af2:	2b53      	cmp	r3, #83	@ 0x53
 8002af4:	d1eb      	bne.n	8002ace <_get_semihosting_exts+0x46>
 8002af6:	f89d 3005 	ldrb.w	r3, [sp, #5]
 8002afa:	2b48      	cmp	r3, #72	@ 0x48
 8002afc:	d1e7      	bne.n	8002ace <_get_semihosting_exts+0x46>
 8002afe:	f89d 3006 	ldrb.w	r3, [sp, #6]
 8002b02:	2b46      	cmp	r3, #70	@ 0x46
 8002b04:	d1e3      	bne.n	8002ace <_get_semihosting_exts+0x46>
 8002b06:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8002b0a:	2b42      	cmp	r3, #66	@ 0x42
 8002b0c:	d1df      	bne.n	8002ace <_get_semihosting_exts+0x46>
 8002b0e:	2201      	movs	r2, #1
 8002b10:	4639      	mov	r1, r7
 8002b12:	4620      	mov	r0, r4
 8002b14:	f7ff fe77 	bl	8002806 <_swilseek>
 8002b18:	2800      	cmp	r0, #0
 8002b1a:	dbd8      	blt.n	8002ace <_get_semihosting_exts+0x46>
 8002b1c:	462a      	mov	r2, r5
 8002b1e:	4631      	mov	r1, r6
 8002b20:	4620      	mov	r0, r4
 8002b22:	f7ff fe56 	bl	80027d2 <_read>
 8002b26:	4605      	mov	r5, r0
 8002b28:	4620      	mov	r0, r4
 8002b2a:	f7ff fee7 	bl	80028fc <_close>
 8002b2e:	4628      	mov	r0, r5
 8002b30:	f7ff fe3a 	bl	80027a8 <checkerror>
 8002b34:	e7d0      	b.n	8002ad8 <_get_semihosting_exts+0x50>
 8002b36:	bf00      	nop
 8002b38:	08004284 	.word	0x08004284

08002b3c <initialise_semihosting_exts>:
 8002b3c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8002b3e:	2100      	movs	r1, #0
 8002b40:	2201      	movs	r2, #1
 8002b42:	4d09      	ldr	r5, [pc, #36]	@ (8002b68 <initialise_semihosting_exts+0x2c>)
 8002b44:	4c09      	ldr	r4, [pc, #36]	@ (8002b6c <initialise_semihosting_exts+0x30>)
 8002b46:	a801      	add	r0, sp, #4
 8002b48:	6029      	str	r1, [r5, #0]
 8002b4a:	6022      	str	r2, [r4, #0]
 8002b4c:	f7ff ff9c 	bl	8002a88 <_get_semihosting_exts>
 8002b50:	2800      	cmp	r0, #0
 8002b52:	dd07      	ble.n	8002b64 <initialise_semihosting_exts+0x28>
 8002b54:	f89d 3004 	ldrb.w	r3, [sp, #4]
 8002b58:	f003 0201 	and.w	r2, r3, #1
 8002b5c:	f003 0302 	and.w	r3, r3, #2
 8002b60:	602a      	str	r2, [r5, #0]
 8002b62:	6023      	str	r3, [r4, #0]
 8002b64:	b003      	add	sp, #12
 8002b66:	bd30      	pop	{r4, r5, pc}
 8002b68:	20000044 	.word	0x20000044
 8002b6c:	20000040 	.word	0x20000040

08002b70 <_has_ext_stdout_stderr>:
 8002b70:	b510      	push	{r4, lr}
 8002b72:	4c04      	ldr	r4, [pc, #16]	@ (8002b84 <_has_ext_stdout_stderr+0x14>)
 8002b74:	6823      	ldr	r3, [r4, #0]
 8002b76:	2b00      	cmp	r3, #0
 8002b78:	da01      	bge.n	8002b7e <_has_ext_stdout_stderr+0xe>
 8002b7a:	f7ff ffdf 	bl	8002b3c <initialise_semihosting_exts>
 8002b7e:	6820      	ldr	r0, [r4, #0]
 8002b80:	bd10      	pop	{r4, pc}
 8002b82:	bf00      	nop
 8002b84:	20000040 	.word	0x20000040

08002b88 <initialise_monitor_handles>:
 8002b88:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002b8c:	2303      	movs	r3, #3
 8002b8e:	2400      	movs	r4, #0
 8002b90:	f8df 90a0 	ldr.w	r9, [pc, #160]	@ 8002c34 <initialise_monitor_handles+0xac>
 8002b94:	b085      	sub	sp, #20
 8002b96:	f8cd 9004 	str.w	r9, [sp, #4]
 8002b9a:	af01      	add	r7, sp, #4
 8002b9c:	9303      	str	r3, [sp, #12]
 8002b9e:	2501      	movs	r5, #1
 8002ba0:	9402      	str	r4, [sp, #8]
 8002ba2:	4628      	mov	r0, r5
 8002ba4:	4639      	mov	r1, r7
 8002ba6:	beab      	bkpt	0x00ab
 8002ba8:	4605      	mov	r5, r0
 8002baa:	f04f 32ff 	mov.w	r2, #4294967295
 8002bae:	f8df 8088 	ldr.w	r8, [pc, #136]	@ 8002c38 <initialise_monitor_handles+0xb0>
 8002bb2:	4623      	mov	r3, r4
 8002bb4:	4c21      	ldr	r4, [pc, #132]	@ (8002c3c <initialise_monitor_handles+0xb4>)
 8002bb6:	f8c8 5000 	str.w	r5, [r8]
 8002bba:	f844 2033 	str.w	r2, [r4, r3, lsl #3]
 8002bbe:	3301      	adds	r3, #1
 8002bc0:	2b14      	cmp	r3, #20
 8002bc2:	d1fa      	bne.n	8002bba <initialise_monitor_handles+0x32>
 8002bc4:	f7ff ffd4 	bl	8002b70 <_has_ext_stdout_stderr>
 8002bc8:	4d1d      	ldr	r5, [pc, #116]	@ (8002c40 <initialise_monitor_handles+0xb8>)
 8002bca:	b1d0      	cbz	r0, 8002c02 <initialise_monitor_handles+0x7a>
 8002bcc:	f04f 0a03 	mov.w	sl, #3
 8002bd0:	2304      	movs	r3, #4
 8002bd2:	f8cd 9004 	str.w	r9, [sp, #4]
 8002bd6:	2601      	movs	r6, #1
 8002bd8:	f8cd a00c 	str.w	sl, [sp, #12]
 8002bdc:	9302      	str	r3, [sp, #8]
 8002bde:	4630      	mov	r0, r6
 8002be0:	4639      	mov	r1, r7
 8002be2:	beab      	bkpt	0x00ab
 8002be4:	4683      	mov	fp, r0
 8002be6:	4b17      	ldr	r3, [pc, #92]	@ (8002c44 <initialise_monitor_handles+0xbc>)
 8002be8:	f8cd 9004 	str.w	r9, [sp, #4]
 8002bec:	f8c3 b000 	str.w	fp, [r3]
 8002bf0:	2308      	movs	r3, #8
 8002bf2:	f8cd a00c 	str.w	sl, [sp, #12]
 8002bf6:	9302      	str	r3, [sp, #8]
 8002bf8:	4630      	mov	r0, r6
 8002bfa:	4639      	mov	r1, r7
 8002bfc:	beab      	bkpt	0x00ab
 8002bfe:	4606      	mov	r6, r0
 8002c00:	602e      	str	r6, [r5, #0]
 8002c02:	2600      	movs	r6, #0
 8002c04:	682b      	ldr	r3, [r5, #0]
 8002c06:	6066      	str	r6, [r4, #4]
 8002c08:	3301      	adds	r3, #1
 8002c0a:	bf02      	ittt	eq
 8002c0c:	4b0d      	ldreq	r3, [pc, #52]	@ (8002c44 <initialise_monitor_handles+0xbc>)
 8002c0e:	681b      	ldreq	r3, [r3, #0]
 8002c10:	602b      	streq	r3, [r5, #0]
 8002c12:	f8d8 3000 	ldr.w	r3, [r8]
 8002c16:	6023      	str	r3, [r4, #0]
 8002c18:	f7ff ffaa 	bl	8002b70 <_has_ext_stdout_stderr>
 8002c1c:	b130      	cbz	r0, 8002c2c <initialise_monitor_handles+0xa4>
 8002c1e:	4b09      	ldr	r3, [pc, #36]	@ (8002c44 <initialise_monitor_handles+0xbc>)
 8002c20:	681b      	ldr	r3, [r3, #0]
 8002c22:	e9c4 3602 	strd	r3, r6, [r4, #8]
 8002c26:	682b      	ldr	r3, [r5, #0]
 8002c28:	e9c4 3604 	strd	r3, r6, [r4, #16]
 8002c2c:	b005      	add	sp, #20
 8002c2e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002c32:	bf00      	nop
 8002c34:	0800429a 	.word	0x0800429a
 8002c38:	200001cc 	.word	0x200001cc
 8002c3c:	200001d0 	.word	0x200001d0
 8002c40:	200001c4 	.word	0x200001c4
 8002c44:	200001c8 	.word	0x200001c8

08002c48 <_isatty>:
 8002c48:	b570      	push	{r4, r5, r6, lr}
 8002c4a:	f7ff fd85 	bl	8002758 <findslot>
 8002c4e:	2409      	movs	r4, #9
 8002c50:	4605      	mov	r5, r0
 8002c52:	b920      	cbnz	r0, 8002c5e <_isatty+0x16>
 8002c54:	f000 fa6c 	bl	8003130 <__errno>
 8002c58:	6004      	str	r4, [r0, #0]
 8002c5a:	2000      	movs	r0, #0
 8002c5c:	bd70      	pop	{r4, r5, r6, pc}
 8002c5e:	4620      	mov	r0, r4
 8002c60:	4629      	mov	r1, r5
 8002c62:	beab      	bkpt	0x00ab
 8002c64:	4604      	mov	r4, r0
 8002c66:	2c01      	cmp	r4, #1
 8002c68:	4620      	mov	r0, r4
 8002c6a:	d0f7      	beq.n	8002c5c <_isatty+0x14>
 8002c6c:	f000 fa60 	bl	8003130 <__errno>
 8002c70:	2513      	movs	r5, #19
 8002c72:	4604      	mov	r4, r0
 8002c74:	2600      	movs	r6, #0
 8002c76:	4628      	mov	r0, r5
 8002c78:	4631      	mov	r1, r6
 8002c7a:	beab      	bkpt	0x00ab
 8002c7c:	4605      	mov	r5, r0
 8002c7e:	6025      	str	r5, [r4, #0]
 8002c80:	e7eb      	b.n	8002c5a <_isatty+0x12>
	...

08002c84 <__sflush_r>:
 8002c84:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8002c88:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002c8a:	0716      	lsls	r6, r2, #28
 8002c8c:	4605      	mov	r5, r0
 8002c8e:	460c      	mov	r4, r1
 8002c90:	d454      	bmi.n	8002d3c <__sflush_r+0xb8>
 8002c92:	684b      	ldr	r3, [r1, #4]
 8002c94:	2b00      	cmp	r3, #0
 8002c96:	dc02      	bgt.n	8002c9e <__sflush_r+0x1a>
 8002c98:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8002c9a:	2b00      	cmp	r3, #0
 8002c9c:	dd48      	ble.n	8002d30 <__sflush_r+0xac>
 8002c9e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8002ca0:	2e00      	cmp	r6, #0
 8002ca2:	d045      	beq.n	8002d30 <__sflush_r+0xac>
 8002ca4:	2300      	movs	r3, #0
 8002ca6:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8002caa:	682f      	ldr	r7, [r5, #0]
 8002cac:	6a21      	ldr	r1, [r4, #32]
 8002cae:	602b      	str	r3, [r5, #0]
 8002cb0:	d030      	beq.n	8002d14 <__sflush_r+0x90>
 8002cb2:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8002cb4:	89a3      	ldrh	r3, [r4, #12]
 8002cb6:	0759      	lsls	r1, r3, #29
 8002cb8:	d505      	bpl.n	8002cc6 <__sflush_r+0x42>
 8002cba:	6863      	ldr	r3, [r4, #4]
 8002cbc:	1ad2      	subs	r2, r2, r3
 8002cbe:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8002cc0:	b10b      	cbz	r3, 8002cc6 <__sflush_r+0x42>
 8002cc2:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8002cc4:	1ad2      	subs	r2, r2, r3
 8002cc6:	2300      	movs	r3, #0
 8002cc8:	4628      	mov	r0, r5
 8002cca:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8002ccc:	6a21      	ldr	r1, [r4, #32]
 8002cce:	47b0      	blx	r6
 8002cd0:	1c43      	adds	r3, r0, #1
 8002cd2:	89a3      	ldrh	r3, [r4, #12]
 8002cd4:	d106      	bne.n	8002ce4 <__sflush_r+0x60>
 8002cd6:	6829      	ldr	r1, [r5, #0]
 8002cd8:	291d      	cmp	r1, #29
 8002cda:	d82b      	bhi.n	8002d34 <__sflush_r+0xb0>
 8002cdc:	4a28      	ldr	r2, [pc, #160]	@ (8002d80 <__sflush_r+0xfc>)
 8002cde:	410a      	asrs	r2, r1
 8002ce0:	07d6      	lsls	r6, r2, #31
 8002ce2:	d427      	bmi.n	8002d34 <__sflush_r+0xb0>
 8002ce4:	2200      	movs	r2, #0
 8002ce6:	6062      	str	r2, [r4, #4]
 8002ce8:	6922      	ldr	r2, [r4, #16]
 8002cea:	04d9      	lsls	r1, r3, #19
 8002cec:	6022      	str	r2, [r4, #0]
 8002cee:	d504      	bpl.n	8002cfa <__sflush_r+0x76>
 8002cf0:	1c42      	adds	r2, r0, #1
 8002cf2:	d101      	bne.n	8002cf8 <__sflush_r+0x74>
 8002cf4:	682b      	ldr	r3, [r5, #0]
 8002cf6:	b903      	cbnz	r3, 8002cfa <__sflush_r+0x76>
 8002cf8:	6560      	str	r0, [r4, #84]	@ 0x54
 8002cfa:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8002cfc:	602f      	str	r7, [r5, #0]
 8002cfe:	b1b9      	cbz	r1, 8002d30 <__sflush_r+0xac>
 8002d00:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8002d04:	4299      	cmp	r1, r3
 8002d06:	d002      	beq.n	8002d0e <__sflush_r+0x8a>
 8002d08:	4628      	mov	r0, r5
 8002d0a:	f000 fa3f 	bl	800318c <_free_r>
 8002d0e:	2300      	movs	r3, #0
 8002d10:	6363      	str	r3, [r4, #52]	@ 0x34
 8002d12:	e00d      	b.n	8002d30 <__sflush_r+0xac>
 8002d14:	2301      	movs	r3, #1
 8002d16:	4628      	mov	r0, r5
 8002d18:	47b0      	blx	r6
 8002d1a:	4602      	mov	r2, r0
 8002d1c:	1c50      	adds	r0, r2, #1
 8002d1e:	d1c9      	bne.n	8002cb4 <__sflush_r+0x30>
 8002d20:	682b      	ldr	r3, [r5, #0]
 8002d22:	2b00      	cmp	r3, #0
 8002d24:	d0c6      	beq.n	8002cb4 <__sflush_r+0x30>
 8002d26:	2b1d      	cmp	r3, #29
 8002d28:	d001      	beq.n	8002d2e <__sflush_r+0xaa>
 8002d2a:	2b16      	cmp	r3, #22
 8002d2c:	d11d      	bne.n	8002d6a <__sflush_r+0xe6>
 8002d2e:	602f      	str	r7, [r5, #0]
 8002d30:	2000      	movs	r0, #0
 8002d32:	e021      	b.n	8002d78 <__sflush_r+0xf4>
 8002d34:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002d38:	b21b      	sxth	r3, r3
 8002d3a:	e01a      	b.n	8002d72 <__sflush_r+0xee>
 8002d3c:	690f      	ldr	r7, [r1, #16]
 8002d3e:	2f00      	cmp	r7, #0
 8002d40:	d0f6      	beq.n	8002d30 <__sflush_r+0xac>
 8002d42:	0793      	lsls	r3, r2, #30
 8002d44:	bf18      	it	ne
 8002d46:	2300      	movne	r3, #0
 8002d48:	680e      	ldr	r6, [r1, #0]
 8002d4a:	bf08      	it	eq
 8002d4c:	694b      	ldreq	r3, [r1, #20]
 8002d4e:	1bf6      	subs	r6, r6, r7
 8002d50:	600f      	str	r7, [r1, #0]
 8002d52:	608b      	str	r3, [r1, #8]
 8002d54:	2e00      	cmp	r6, #0
 8002d56:	ddeb      	ble.n	8002d30 <__sflush_r+0xac>
 8002d58:	4633      	mov	r3, r6
 8002d5a:	463a      	mov	r2, r7
 8002d5c:	4628      	mov	r0, r5
 8002d5e:	6a21      	ldr	r1, [r4, #32]
 8002d60:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 8002d64:	47e0      	blx	ip
 8002d66:	2800      	cmp	r0, #0
 8002d68:	dc07      	bgt.n	8002d7a <__sflush_r+0xf6>
 8002d6a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8002d6e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002d72:	f04f 30ff 	mov.w	r0, #4294967295
 8002d76:	81a3      	strh	r3, [r4, #12]
 8002d78:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002d7a:	4407      	add	r7, r0
 8002d7c:	1a36      	subs	r6, r6, r0
 8002d7e:	e7e9      	b.n	8002d54 <__sflush_r+0xd0>
 8002d80:	dfbffffe 	.word	0xdfbffffe

08002d84 <_fflush_r>:
 8002d84:	b538      	push	{r3, r4, r5, lr}
 8002d86:	690b      	ldr	r3, [r1, #16]
 8002d88:	4605      	mov	r5, r0
 8002d8a:	460c      	mov	r4, r1
 8002d8c:	b913      	cbnz	r3, 8002d94 <_fflush_r+0x10>
 8002d8e:	2500      	movs	r5, #0
 8002d90:	4628      	mov	r0, r5
 8002d92:	bd38      	pop	{r3, r4, r5, pc}
 8002d94:	b118      	cbz	r0, 8002d9e <_fflush_r+0x1a>
 8002d96:	6a03      	ldr	r3, [r0, #32]
 8002d98:	b90b      	cbnz	r3, 8002d9e <_fflush_r+0x1a>
 8002d9a:	f000 f8bb 	bl	8002f14 <__sinit>
 8002d9e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8002da2:	2b00      	cmp	r3, #0
 8002da4:	d0f3      	beq.n	8002d8e <_fflush_r+0xa>
 8002da6:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8002da8:	07d0      	lsls	r0, r2, #31
 8002daa:	d404      	bmi.n	8002db6 <_fflush_r+0x32>
 8002dac:	0599      	lsls	r1, r3, #22
 8002dae:	d402      	bmi.n	8002db6 <_fflush_r+0x32>
 8002db0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8002db2:	f000 f9e8 	bl	8003186 <__retarget_lock_acquire_recursive>
 8002db6:	4628      	mov	r0, r5
 8002db8:	4621      	mov	r1, r4
 8002dba:	f7ff ff63 	bl	8002c84 <__sflush_r>
 8002dbe:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8002dc0:	4605      	mov	r5, r0
 8002dc2:	07da      	lsls	r2, r3, #31
 8002dc4:	d4e4      	bmi.n	8002d90 <_fflush_r+0xc>
 8002dc6:	89a3      	ldrh	r3, [r4, #12]
 8002dc8:	059b      	lsls	r3, r3, #22
 8002dca:	d4e1      	bmi.n	8002d90 <_fflush_r+0xc>
 8002dcc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8002dce:	f000 f9db 	bl	8003188 <__retarget_lock_release_recursive>
 8002dd2:	e7dd      	b.n	8002d90 <_fflush_r+0xc>

08002dd4 <fflush>:
 8002dd4:	4601      	mov	r1, r0
 8002dd6:	b920      	cbnz	r0, 8002de2 <fflush+0xe>
 8002dd8:	4a04      	ldr	r2, [pc, #16]	@ (8002dec <fflush+0x18>)
 8002dda:	4905      	ldr	r1, [pc, #20]	@ (8002df0 <fflush+0x1c>)
 8002ddc:	4805      	ldr	r0, [pc, #20]	@ (8002df4 <fflush+0x20>)
 8002dde:	f000 b8b1 	b.w	8002f44 <_fwalk_sglue>
 8002de2:	4b05      	ldr	r3, [pc, #20]	@ (8002df8 <fflush+0x24>)
 8002de4:	6818      	ldr	r0, [r3, #0]
 8002de6:	f7ff bfcd 	b.w	8002d84 <_fflush_r>
 8002dea:	bf00      	nop
 8002dec:	20000048 	.word	0x20000048
 8002df0:	08002d85 	.word	0x08002d85
 8002df4:	20000058 	.word	0x20000058
 8002df8:	20000054 	.word	0x20000054

08002dfc <std>:
 8002dfc:	2300      	movs	r3, #0
 8002dfe:	b510      	push	{r4, lr}
 8002e00:	4604      	mov	r4, r0
 8002e02:	e9c0 3300 	strd	r3, r3, [r0]
 8002e06:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8002e0a:	6083      	str	r3, [r0, #8]
 8002e0c:	8181      	strh	r1, [r0, #12]
 8002e0e:	6643      	str	r3, [r0, #100]	@ 0x64
 8002e10:	81c2      	strh	r2, [r0, #14]
 8002e12:	6183      	str	r3, [r0, #24]
 8002e14:	4619      	mov	r1, r3
 8002e16:	2208      	movs	r2, #8
 8002e18:	305c      	adds	r0, #92	@ 0x5c
 8002e1a:	f000 f93a 	bl	8003092 <memset>
 8002e1e:	4b0d      	ldr	r3, [pc, #52]	@ (8002e54 <std+0x58>)
 8002e20:	6224      	str	r4, [r4, #32]
 8002e22:	6263      	str	r3, [r4, #36]	@ 0x24
 8002e24:	4b0c      	ldr	r3, [pc, #48]	@ (8002e58 <std+0x5c>)
 8002e26:	62a3      	str	r3, [r4, #40]	@ 0x28
 8002e28:	4b0c      	ldr	r3, [pc, #48]	@ (8002e5c <std+0x60>)
 8002e2a:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8002e2c:	4b0c      	ldr	r3, [pc, #48]	@ (8002e60 <std+0x64>)
 8002e2e:	6323      	str	r3, [r4, #48]	@ 0x30
 8002e30:	4b0c      	ldr	r3, [pc, #48]	@ (8002e64 <std+0x68>)
 8002e32:	429c      	cmp	r4, r3
 8002e34:	d006      	beq.n	8002e44 <std+0x48>
 8002e36:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8002e3a:	4294      	cmp	r4, r2
 8002e3c:	d002      	beq.n	8002e44 <std+0x48>
 8002e3e:	33d0      	adds	r3, #208	@ 0xd0
 8002e40:	429c      	cmp	r4, r3
 8002e42:	d105      	bne.n	8002e50 <std+0x54>
 8002e44:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8002e48:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002e4c:	f000 b99a 	b.w	8003184 <__retarget_lock_init_recursive>
 8002e50:	bd10      	pop	{r4, pc}
 8002e52:	bf00      	nop
 8002e54:	0800300d 	.word	0x0800300d
 8002e58:	0800302f 	.word	0x0800302f
 8002e5c:	08003067 	.word	0x08003067
 8002e60:	0800308b 	.word	0x0800308b
 8002e64:	20000270 	.word	0x20000270

08002e68 <stdio_exit_handler>:
 8002e68:	4a02      	ldr	r2, [pc, #8]	@ (8002e74 <stdio_exit_handler+0xc>)
 8002e6a:	4903      	ldr	r1, [pc, #12]	@ (8002e78 <stdio_exit_handler+0x10>)
 8002e6c:	4803      	ldr	r0, [pc, #12]	@ (8002e7c <stdio_exit_handler+0x14>)
 8002e6e:	f000 b869 	b.w	8002f44 <_fwalk_sglue>
 8002e72:	bf00      	nop
 8002e74:	20000048 	.word	0x20000048
 8002e78:	08002d85 	.word	0x08002d85
 8002e7c:	20000058 	.word	0x20000058

08002e80 <cleanup_stdio>:
 8002e80:	6841      	ldr	r1, [r0, #4]
 8002e82:	4b0c      	ldr	r3, [pc, #48]	@ (8002eb4 <cleanup_stdio+0x34>)
 8002e84:	b510      	push	{r4, lr}
 8002e86:	4299      	cmp	r1, r3
 8002e88:	4604      	mov	r4, r0
 8002e8a:	d001      	beq.n	8002e90 <cleanup_stdio+0x10>
 8002e8c:	f7ff ff7a 	bl	8002d84 <_fflush_r>
 8002e90:	68a1      	ldr	r1, [r4, #8]
 8002e92:	4b09      	ldr	r3, [pc, #36]	@ (8002eb8 <cleanup_stdio+0x38>)
 8002e94:	4299      	cmp	r1, r3
 8002e96:	d002      	beq.n	8002e9e <cleanup_stdio+0x1e>
 8002e98:	4620      	mov	r0, r4
 8002e9a:	f7ff ff73 	bl	8002d84 <_fflush_r>
 8002e9e:	68e1      	ldr	r1, [r4, #12]
 8002ea0:	4b06      	ldr	r3, [pc, #24]	@ (8002ebc <cleanup_stdio+0x3c>)
 8002ea2:	4299      	cmp	r1, r3
 8002ea4:	d004      	beq.n	8002eb0 <cleanup_stdio+0x30>
 8002ea6:	4620      	mov	r0, r4
 8002ea8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002eac:	f7ff bf6a 	b.w	8002d84 <_fflush_r>
 8002eb0:	bd10      	pop	{r4, pc}
 8002eb2:	bf00      	nop
 8002eb4:	20000270 	.word	0x20000270
 8002eb8:	200002d8 	.word	0x200002d8
 8002ebc:	20000340 	.word	0x20000340

08002ec0 <global_stdio_init.part.0>:
 8002ec0:	b510      	push	{r4, lr}
 8002ec2:	4b0b      	ldr	r3, [pc, #44]	@ (8002ef0 <global_stdio_init.part.0+0x30>)
 8002ec4:	4c0b      	ldr	r4, [pc, #44]	@ (8002ef4 <global_stdio_init.part.0+0x34>)
 8002ec6:	4a0c      	ldr	r2, [pc, #48]	@ (8002ef8 <global_stdio_init.part.0+0x38>)
 8002ec8:	4620      	mov	r0, r4
 8002eca:	601a      	str	r2, [r3, #0]
 8002ecc:	2104      	movs	r1, #4
 8002ece:	2200      	movs	r2, #0
 8002ed0:	f7ff ff94 	bl	8002dfc <std>
 8002ed4:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8002ed8:	2201      	movs	r2, #1
 8002eda:	2109      	movs	r1, #9
 8002edc:	f7ff ff8e 	bl	8002dfc <std>
 8002ee0:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8002ee4:	2202      	movs	r2, #2
 8002ee6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002eea:	2112      	movs	r1, #18
 8002eec:	f7ff bf86 	b.w	8002dfc <std>
 8002ef0:	200003a8 	.word	0x200003a8
 8002ef4:	20000270 	.word	0x20000270
 8002ef8:	08002e69 	.word	0x08002e69

08002efc <__sfp_lock_acquire>:
 8002efc:	4801      	ldr	r0, [pc, #4]	@ (8002f04 <__sfp_lock_acquire+0x8>)
 8002efe:	f000 b942 	b.w	8003186 <__retarget_lock_acquire_recursive>
 8002f02:	bf00      	nop
 8002f04:	200003b1 	.word	0x200003b1

08002f08 <__sfp_lock_release>:
 8002f08:	4801      	ldr	r0, [pc, #4]	@ (8002f10 <__sfp_lock_release+0x8>)
 8002f0a:	f000 b93d 	b.w	8003188 <__retarget_lock_release_recursive>
 8002f0e:	bf00      	nop
 8002f10:	200003b1 	.word	0x200003b1

08002f14 <__sinit>:
 8002f14:	b510      	push	{r4, lr}
 8002f16:	4604      	mov	r4, r0
 8002f18:	f7ff fff0 	bl	8002efc <__sfp_lock_acquire>
 8002f1c:	6a23      	ldr	r3, [r4, #32]
 8002f1e:	b11b      	cbz	r3, 8002f28 <__sinit+0x14>
 8002f20:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002f24:	f7ff bff0 	b.w	8002f08 <__sfp_lock_release>
 8002f28:	4b04      	ldr	r3, [pc, #16]	@ (8002f3c <__sinit+0x28>)
 8002f2a:	6223      	str	r3, [r4, #32]
 8002f2c:	4b04      	ldr	r3, [pc, #16]	@ (8002f40 <__sinit+0x2c>)
 8002f2e:	681b      	ldr	r3, [r3, #0]
 8002f30:	2b00      	cmp	r3, #0
 8002f32:	d1f5      	bne.n	8002f20 <__sinit+0xc>
 8002f34:	f7ff ffc4 	bl	8002ec0 <global_stdio_init.part.0>
 8002f38:	e7f2      	b.n	8002f20 <__sinit+0xc>
 8002f3a:	bf00      	nop
 8002f3c:	08002e81 	.word	0x08002e81
 8002f40:	200003a8 	.word	0x200003a8

08002f44 <_fwalk_sglue>:
 8002f44:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002f48:	4607      	mov	r7, r0
 8002f4a:	4688      	mov	r8, r1
 8002f4c:	4614      	mov	r4, r2
 8002f4e:	2600      	movs	r6, #0
 8002f50:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8002f54:	f1b9 0901 	subs.w	r9, r9, #1
 8002f58:	d505      	bpl.n	8002f66 <_fwalk_sglue+0x22>
 8002f5a:	6824      	ldr	r4, [r4, #0]
 8002f5c:	2c00      	cmp	r4, #0
 8002f5e:	d1f7      	bne.n	8002f50 <_fwalk_sglue+0xc>
 8002f60:	4630      	mov	r0, r6
 8002f62:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8002f66:	89ab      	ldrh	r3, [r5, #12]
 8002f68:	2b01      	cmp	r3, #1
 8002f6a:	d907      	bls.n	8002f7c <_fwalk_sglue+0x38>
 8002f6c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8002f70:	3301      	adds	r3, #1
 8002f72:	d003      	beq.n	8002f7c <_fwalk_sglue+0x38>
 8002f74:	4629      	mov	r1, r5
 8002f76:	4638      	mov	r0, r7
 8002f78:	47c0      	blx	r8
 8002f7a:	4306      	orrs	r6, r0
 8002f7c:	3568      	adds	r5, #104	@ 0x68
 8002f7e:	e7e9      	b.n	8002f54 <_fwalk_sglue+0x10>

08002f80 <iprintf>:
 8002f80:	b40f      	push	{r0, r1, r2, r3}
 8002f82:	b507      	push	{r0, r1, r2, lr}
 8002f84:	4906      	ldr	r1, [pc, #24]	@ (8002fa0 <iprintf+0x20>)
 8002f86:	ab04      	add	r3, sp, #16
 8002f88:	6808      	ldr	r0, [r1, #0]
 8002f8a:	f853 2b04 	ldr.w	r2, [r3], #4
 8002f8e:	6881      	ldr	r1, [r0, #8]
 8002f90:	9301      	str	r3, [sp, #4]
 8002f92:	f000 fb71 	bl	8003678 <_vfiprintf_r>
 8002f96:	b003      	add	sp, #12
 8002f98:	f85d eb04 	ldr.w	lr, [sp], #4
 8002f9c:	b004      	add	sp, #16
 8002f9e:	4770      	bx	lr
 8002fa0:	20000054 	.word	0x20000054

08002fa4 <sniprintf>:
 8002fa4:	b40c      	push	{r2, r3}
 8002fa6:	b530      	push	{r4, r5, lr}
 8002fa8:	4b17      	ldr	r3, [pc, #92]	@ (8003008 <sniprintf+0x64>)
 8002faa:	1e0c      	subs	r4, r1, #0
 8002fac:	681d      	ldr	r5, [r3, #0]
 8002fae:	b09d      	sub	sp, #116	@ 0x74
 8002fb0:	da08      	bge.n	8002fc4 <sniprintf+0x20>
 8002fb2:	238b      	movs	r3, #139	@ 0x8b
 8002fb4:	f04f 30ff 	mov.w	r0, #4294967295
 8002fb8:	602b      	str	r3, [r5, #0]
 8002fba:	b01d      	add	sp, #116	@ 0x74
 8002fbc:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8002fc0:	b002      	add	sp, #8
 8002fc2:	4770      	bx	lr
 8002fc4:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8002fc8:	f8ad 3014 	strh.w	r3, [sp, #20]
 8002fcc:	bf0c      	ite	eq
 8002fce:	4623      	moveq	r3, r4
 8002fd0:	f104 33ff 	addne.w	r3, r4, #4294967295
 8002fd4:	9304      	str	r3, [sp, #16]
 8002fd6:	9307      	str	r3, [sp, #28]
 8002fd8:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8002fdc:	9002      	str	r0, [sp, #8]
 8002fde:	9006      	str	r0, [sp, #24]
 8002fe0:	f8ad 3016 	strh.w	r3, [sp, #22]
 8002fe4:	4628      	mov	r0, r5
 8002fe6:	ab21      	add	r3, sp, #132	@ 0x84
 8002fe8:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8002fea:	a902      	add	r1, sp, #8
 8002fec:	9301      	str	r3, [sp, #4]
 8002fee:	f000 fa1f 	bl	8003430 <_svfiprintf_r>
 8002ff2:	1c43      	adds	r3, r0, #1
 8002ff4:	bfbc      	itt	lt
 8002ff6:	238b      	movlt	r3, #139	@ 0x8b
 8002ff8:	602b      	strlt	r3, [r5, #0]
 8002ffa:	2c00      	cmp	r4, #0
 8002ffc:	d0dd      	beq.n	8002fba <sniprintf+0x16>
 8002ffe:	2200      	movs	r2, #0
 8003000:	9b02      	ldr	r3, [sp, #8]
 8003002:	701a      	strb	r2, [r3, #0]
 8003004:	e7d9      	b.n	8002fba <sniprintf+0x16>
 8003006:	bf00      	nop
 8003008:	20000054 	.word	0x20000054

0800300c <__sread>:
 800300c:	b510      	push	{r4, lr}
 800300e:	460c      	mov	r4, r1
 8003010:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003014:	f000 f868 	bl	80030e8 <_read_r>
 8003018:	2800      	cmp	r0, #0
 800301a:	bfab      	itete	ge
 800301c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800301e:	89a3      	ldrhlt	r3, [r4, #12]
 8003020:	181b      	addge	r3, r3, r0
 8003022:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8003026:	bfac      	ite	ge
 8003028:	6563      	strge	r3, [r4, #84]	@ 0x54
 800302a:	81a3      	strhlt	r3, [r4, #12]
 800302c:	bd10      	pop	{r4, pc}

0800302e <__swrite>:
 800302e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003032:	461f      	mov	r7, r3
 8003034:	898b      	ldrh	r3, [r1, #12]
 8003036:	4605      	mov	r5, r0
 8003038:	05db      	lsls	r3, r3, #23
 800303a:	460c      	mov	r4, r1
 800303c:	4616      	mov	r6, r2
 800303e:	d505      	bpl.n	800304c <__swrite+0x1e>
 8003040:	2302      	movs	r3, #2
 8003042:	2200      	movs	r2, #0
 8003044:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003048:	f000 f83c 	bl	80030c4 <_lseek_r>
 800304c:	89a3      	ldrh	r3, [r4, #12]
 800304e:	4632      	mov	r2, r6
 8003050:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8003054:	81a3      	strh	r3, [r4, #12]
 8003056:	4628      	mov	r0, r5
 8003058:	463b      	mov	r3, r7
 800305a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800305e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8003062:	f000 b853 	b.w	800310c <_write_r>

08003066 <__sseek>:
 8003066:	b510      	push	{r4, lr}
 8003068:	460c      	mov	r4, r1
 800306a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800306e:	f000 f829 	bl	80030c4 <_lseek_r>
 8003072:	1c43      	adds	r3, r0, #1
 8003074:	89a3      	ldrh	r3, [r4, #12]
 8003076:	bf15      	itete	ne
 8003078:	6560      	strne	r0, [r4, #84]	@ 0x54
 800307a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800307e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8003082:	81a3      	strheq	r3, [r4, #12]
 8003084:	bf18      	it	ne
 8003086:	81a3      	strhne	r3, [r4, #12]
 8003088:	bd10      	pop	{r4, pc}

0800308a <__sclose>:
 800308a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800308e:	f000 b809 	b.w	80030a4 <_close_r>

08003092 <memset>:
 8003092:	4603      	mov	r3, r0
 8003094:	4402      	add	r2, r0
 8003096:	4293      	cmp	r3, r2
 8003098:	d100      	bne.n	800309c <memset+0xa>
 800309a:	4770      	bx	lr
 800309c:	f803 1b01 	strb.w	r1, [r3], #1
 80030a0:	e7f9      	b.n	8003096 <memset+0x4>
	...

080030a4 <_close_r>:
 80030a4:	b538      	push	{r3, r4, r5, lr}
 80030a6:	2300      	movs	r3, #0
 80030a8:	4d05      	ldr	r5, [pc, #20]	@ (80030c0 <_close_r+0x1c>)
 80030aa:	4604      	mov	r4, r0
 80030ac:	4608      	mov	r0, r1
 80030ae:	602b      	str	r3, [r5, #0]
 80030b0:	f7ff fc24 	bl	80028fc <_close>
 80030b4:	1c43      	adds	r3, r0, #1
 80030b6:	d102      	bne.n	80030be <_close_r+0x1a>
 80030b8:	682b      	ldr	r3, [r5, #0]
 80030ba:	b103      	cbz	r3, 80030be <_close_r+0x1a>
 80030bc:	6023      	str	r3, [r4, #0]
 80030be:	bd38      	pop	{r3, r4, r5, pc}
 80030c0:	200003ac 	.word	0x200003ac

080030c4 <_lseek_r>:
 80030c4:	b538      	push	{r3, r4, r5, lr}
 80030c6:	4604      	mov	r4, r0
 80030c8:	4608      	mov	r0, r1
 80030ca:	4611      	mov	r1, r2
 80030cc:	2200      	movs	r2, #0
 80030ce:	4d05      	ldr	r5, [pc, #20]	@ (80030e4 <_lseek_r+0x20>)
 80030d0:	602a      	str	r2, [r5, #0]
 80030d2:	461a      	mov	r2, r3
 80030d4:	f7ff fbd3 	bl	800287e <_lseek>
 80030d8:	1c43      	adds	r3, r0, #1
 80030da:	d102      	bne.n	80030e2 <_lseek_r+0x1e>
 80030dc:	682b      	ldr	r3, [r5, #0]
 80030de:	b103      	cbz	r3, 80030e2 <_lseek_r+0x1e>
 80030e0:	6023      	str	r3, [r4, #0]
 80030e2:	bd38      	pop	{r3, r4, r5, pc}
 80030e4:	200003ac 	.word	0x200003ac

080030e8 <_read_r>:
 80030e8:	b538      	push	{r3, r4, r5, lr}
 80030ea:	4604      	mov	r4, r0
 80030ec:	4608      	mov	r0, r1
 80030ee:	4611      	mov	r1, r2
 80030f0:	2200      	movs	r2, #0
 80030f2:	4d05      	ldr	r5, [pc, #20]	@ (8003108 <_read_r+0x20>)
 80030f4:	602a      	str	r2, [r5, #0]
 80030f6:	461a      	mov	r2, r3
 80030f8:	f7ff fb6b 	bl	80027d2 <_read>
 80030fc:	1c43      	adds	r3, r0, #1
 80030fe:	d102      	bne.n	8003106 <_read_r+0x1e>
 8003100:	682b      	ldr	r3, [r5, #0]
 8003102:	b103      	cbz	r3, 8003106 <_read_r+0x1e>
 8003104:	6023      	str	r3, [r4, #0]
 8003106:	bd38      	pop	{r3, r4, r5, pc}
 8003108:	200003ac 	.word	0x200003ac

0800310c <_write_r>:
 800310c:	b538      	push	{r3, r4, r5, lr}
 800310e:	4604      	mov	r4, r0
 8003110:	4608      	mov	r0, r1
 8003112:	4611      	mov	r1, r2
 8003114:	2200      	movs	r2, #0
 8003116:	4d05      	ldr	r5, [pc, #20]	@ (800312c <_write_r+0x20>)
 8003118:	602a      	str	r2, [r5, #0]
 800311a:	461a      	mov	r2, r3
 800311c:	f7ff fbc1 	bl	80028a2 <_write>
 8003120:	1c43      	adds	r3, r0, #1
 8003122:	d102      	bne.n	800312a <_write_r+0x1e>
 8003124:	682b      	ldr	r3, [r5, #0]
 8003126:	b103      	cbz	r3, 800312a <_write_r+0x1e>
 8003128:	6023      	str	r3, [r4, #0]
 800312a:	bd38      	pop	{r3, r4, r5, pc}
 800312c:	200003ac 	.word	0x200003ac

08003130 <__errno>:
 8003130:	4b01      	ldr	r3, [pc, #4]	@ (8003138 <__errno+0x8>)
 8003132:	6818      	ldr	r0, [r3, #0]
 8003134:	4770      	bx	lr
 8003136:	bf00      	nop
 8003138:	20000054 	.word	0x20000054

0800313c <__libc_init_array>:
 800313c:	b570      	push	{r4, r5, r6, lr}
 800313e:	2600      	movs	r6, #0
 8003140:	4d0c      	ldr	r5, [pc, #48]	@ (8003174 <__libc_init_array+0x38>)
 8003142:	4c0d      	ldr	r4, [pc, #52]	@ (8003178 <__libc_init_array+0x3c>)
 8003144:	1b64      	subs	r4, r4, r5
 8003146:	10a4      	asrs	r4, r4, #2
 8003148:	42a6      	cmp	r6, r4
 800314a:	d109      	bne.n	8003160 <__libc_init_array+0x24>
 800314c:	f000 fed2 	bl	8003ef4 <_init>
 8003150:	2600      	movs	r6, #0
 8003152:	4d0a      	ldr	r5, [pc, #40]	@ (800317c <__libc_init_array+0x40>)
 8003154:	4c0a      	ldr	r4, [pc, #40]	@ (8003180 <__libc_init_array+0x44>)
 8003156:	1b64      	subs	r4, r4, r5
 8003158:	10a4      	asrs	r4, r4, #2
 800315a:	42a6      	cmp	r6, r4
 800315c:	d105      	bne.n	800316a <__libc_init_array+0x2e>
 800315e:	bd70      	pop	{r4, r5, r6, pc}
 8003160:	f855 3b04 	ldr.w	r3, [r5], #4
 8003164:	4798      	blx	r3
 8003166:	3601      	adds	r6, #1
 8003168:	e7ee      	b.n	8003148 <__libc_init_array+0xc>
 800316a:	f855 3b04 	ldr.w	r3, [r5], #4
 800316e:	4798      	blx	r3
 8003170:	3601      	adds	r6, #1
 8003172:	e7f2      	b.n	800315a <__libc_init_array+0x1e>
 8003174:	080042dc 	.word	0x080042dc
 8003178:	080042dc 	.word	0x080042dc
 800317c:	080042dc 	.word	0x080042dc
 8003180:	080042e0 	.word	0x080042e0

08003184 <__retarget_lock_init_recursive>:
 8003184:	4770      	bx	lr

08003186 <__retarget_lock_acquire_recursive>:
 8003186:	4770      	bx	lr

08003188 <__retarget_lock_release_recursive>:
 8003188:	4770      	bx	lr
	...

0800318c <_free_r>:
 800318c:	b538      	push	{r3, r4, r5, lr}
 800318e:	4605      	mov	r5, r0
 8003190:	2900      	cmp	r1, #0
 8003192:	d040      	beq.n	8003216 <_free_r+0x8a>
 8003194:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003198:	1f0c      	subs	r4, r1, #4
 800319a:	2b00      	cmp	r3, #0
 800319c:	bfb8      	it	lt
 800319e:	18e4      	addlt	r4, r4, r3
 80031a0:	f000 f8de 	bl	8003360 <__malloc_lock>
 80031a4:	4a1c      	ldr	r2, [pc, #112]	@ (8003218 <_free_r+0x8c>)
 80031a6:	6813      	ldr	r3, [r2, #0]
 80031a8:	b933      	cbnz	r3, 80031b8 <_free_r+0x2c>
 80031aa:	6063      	str	r3, [r4, #4]
 80031ac:	6014      	str	r4, [r2, #0]
 80031ae:	4628      	mov	r0, r5
 80031b0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80031b4:	f000 b8da 	b.w	800336c <__malloc_unlock>
 80031b8:	42a3      	cmp	r3, r4
 80031ba:	d908      	bls.n	80031ce <_free_r+0x42>
 80031bc:	6820      	ldr	r0, [r4, #0]
 80031be:	1821      	adds	r1, r4, r0
 80031c0:	428b      	cmp	r3, r1
 80031c2:	bf01      	itttt	eq
 80031c4:	6819      	ldreq	r1, [r3, #0]
 80031c6:	685b      	ldreq	r3, [r3, #4]
 80031c8:	1809      	addeq	r1, r1, r0
 80031ca:	6021      	streq	r1, [r4, #0]
 80031cc:	e7ed      	b.n	80031aa <_free_r+0x1e>
 80031ce:	461a      	mov	r2, r3
 80031d0:	685b      	ldr	r3, [r3, #4]
 80031d2:	b10b      	cbz	r3, 80031d8 <_free_r+0x4c>
 80031d4:	42a3      	cmp	r3, r4
 80031d6:	d9fa      	bls.n	80031ce <_free_r+0x42>
 80031d8:	6811      	ldr	r1, [r2, #0]
 80031da:	1850      	adds	r0, r2, r1
 80031dc:	42a0      	cmp	r0, r4
 80031de:	d10b      	bne.n	80031f8 <_free_r+0x6c>
 80031e0:	6820      	ldr	r0, [r4, #0]
 80031e2:	4401      	add	r1, r0
 80031e4:	1850      	adds	r0, r2, r1
 80031e6:	4283      	cmp	r3, r0
 80031e8:	6011      	str	r1, [r2, #0]
 80031ea:	d1e0      	bne.n	80031ae <_free_r+0x22>
 80031ec:	6818      	ldr	r0, [r3, #0]
 80031ee:	685b      	ldr	r3, [r3, #4]
 80031f0:	4408      	add	r0, r1
 80031f2:	6010      	str	r0, [r2, #0]
 80031f4:	6053      	str	r3, [r2, #4]
 80031f6:	e7da      	b.n	80031ae <_free_r+0x22>
 80031f8:	d902      	bls.n	8003200 <_free_r+0x74>
 80031fa:	230c      	movs	r3, #12
 80031fc:	602b      	str	r3, [r5, #0]
 80031fe:	e7d6      	b.n	80031ae <_free_r+0x22>
 8003200:	6820      	ldr	r0, [r4, #0]
 8003202:	1821      	adds	r1, r4, r0
 8003204:	428b      	cmp	r3, r1
 8003206:	bf01      	itttt	eq
 8003208:	6819      	ldreq	r1, [r3, #0]
 800320a:	685b      	ldreq	r3, [r3, #4]
 800320c:	1809      	addeq	r1, r1, r0
 800320e:	6021      	streq	r1, [r4, #0]
 8003210:	6063      	str	r3, [r4, #4]
 8003212:	6054      	str	r4, [r2, #4]
 8003214:	e7cb      	b.n	80031ae <_free_r+0x22>
 8003216:	bd38      	pop	{r3, r4, r5, pc}
 8003218:	200003b8 	.word	0x200003b8

0800321c <sbrk_aligned>:
 800321c:	b570      	push	{r4, r5, r6, lr}
 800321e:	4e0f      	ldr	r6, [pc, #60]	@ (800325c <sbrk_aligned+0x40>)
 8003220:	460c      	mov	r4, r1
 8003222:	6831      	ldr	r1, [r6, #0]
 8003224:	4605      	mov	r5, r0
 8003226:	b911      	cbnz	r1, 800322e <sbrk_aligned+0x12>
 8003228:	f000 fd7e 	bl	8003d28 <_sbrk_r>
 800322c:	6030      	str	r0, [r6, #0]
 800322e:	4621      	mov	r1, r4
 8003230:	4628      	mov	r0, r5
 8003232:	f000 fd79 	bl	8003d28 <_sbrk_r>
 8003236:	1c43      	adds	r3, r0, #1
 8003238:	d103      	bne.n	8003242 <sbrk_aligned+0x26>
 800323a:	f04f 34ff 	mov.w	r4, #4294967295
 800323e:	4620      	mov	r0, r4
 8003240:	bd70      	pop	{r4, r5, r6, pc}
 8003242:	1cc4      	adds	r4, r0, #3
 8003244:	f024 0403 	bic.w	r4, r4, #3
 8003248:	42a0      	cmp	r0, r4
 800324a:	d0f8      	beq.n	800323e <sbrk_aligned+0x22>
 800324c:	1a21      	subs	r1, r4, r0
 800324e:	4628      	mov	r0, r5
 8003250:	f000 fd6a 	bl	8003d28 <_sbrk_r>
 8003254:	3001      	adds	r0, #1
 8003256:	d1f2      	bne.n	800323e <sbrk_aligned+0x22>
 8003258:	e7ef      	b.n	800323a <sbrk_aligned+0x1e>
 800325a:	bf00      	nop
 800325c:	200003b4 	.word	0x200003b4

08003260 <_malloc_r>:
 8003260:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003264:	1ccd      	adds	r5, r1, #3
 8003266:	f025 0503 	bic.w	r5, r5, #3
 800326a:	3508      	adds	r5, #8
 800326c:	2d0c      	cmp	r5, #12
 800326e:	bf38      	it	cc
 8003270:	250c      	movcc	r5, #12
 8003272:	2d00      	cmp	r5, #0
 8003274:	4606      	mov	r6, r0
 8003276:	db01      	blt.n	800327c <_malloc_r+0x1c>
 8003278:	42a9      	cmp	r1, r5
 800327a:	d904      	bls.n	8003286 <_malloc_r+0x26>
 800327c:	230c      	movs	r3, #12
 800327e:	6033      	str	r3, [r6, #0]
 8003280:	2000      	movs	r0, #0
 8003282:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003286:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800335c <_malloc_r+0xfc>
 800328a:	f000 f869 	bl	8003360 <__malloc_lock>
 800328e:	f8d8 3000 	ldr.w	r3, [r8]
 8003292:	461c      	mov	r4, r3
 8003294:	bb44      	cbnz	r4, 80032e8 <_malloc_r+0x88>
 8003296:	4629      	mov	r1, r5
 8003298:	4630      	mov	r0, r6
 800329a:	f7ff ffbf 	bl	800321c <sbrk_aligned>
 800329e:	1c43      	adds	r3, r0, #1
 80032a0:	4604      	mov	r4, r0
 80032a2:	d158      	bne.n	8003356 <_malloc_r+0xf6>
 80032a4:	f8d8 4000 	ldr.w	r4, [r8]
 80032a8:	4627      	mov	r7, r4
 80032aa:	2f00      	cmp	r7, #0
 80032ac:	d143      	bne.n	8003336 <_malloc_r+0xd6>
 80032ae:	2c00      	cmp	r4, #0
 80032b0:	d04b      	beq.n	800334a <_malloc_r+0xea>
 80032b2:	6823      	ldr	r3, [r4, #0]
 80032b4:	4639      	mov	r1, r7
 80032b6:	4630      	mov	r0, r6
 80032b8:	eb04 0903 	add.w	r9, r4, r3
 80032bc:	f000 fd34 	bl	8003d28 <_sbrk_r>
 80032c0:	4581      	cmp	r9, r0
 80032c2:	d142      	bne.n	800334a <_malloc_r+0xea>
 80032c4:	6821      	ldr	r1, [r4, #0]
 80032c6:	4630      	mov	r0, r6
 80032c8:	1a6d      	subs	r5, r5, r1
 80032ca:	4629      	mov	r1, r5
 80032cc:	f7ff ffa6 	bl	800321c <sbrk_aligned>
 80032d0:	3001      	adds	r0, #1
 80032d2:	d03a      	beq.n	800334a <_malloc_r+0xea>
 80032d4:	6823      	ldr	r3, [r4, #0]
 80032d6:	442b      	add	r3, r5
 80032d8:	6023      	str	r3, [r4, #0]
 80032da:	f8d8 3000 	ldr.w	r3, [r8]
 80032de:	685a      	ldr	r2, [r3, #4]
 80032e0:	bb62      	cbnz	r2, 800333c <_malloc_r+0xdc>
 80032e2:	f8c8 7000 	str.w	r7, [r8]
 80032e6:	e00f      	b.n	8003308 <_malloc_r+0xa8>
 80032e8:	6822      	ldr	r2, [r4, #0]
 80032ea:	1b52      	subs	r2, r2, r5
 80032ec:	d420      	bmi.n	8003330 <_malloc_r+0xd0>
 80032ee:	2a0b      	cmp	r2, #11
 80032f0:	d917      	bls.n	8003322 <_malloc_r+0xc2>
 80032f2:	1961      	adds	r1, r4, r5
 80032f4:	42a3      	cmp	r3, r4
 80032f6:	6025      	str	r5, [r4, #0]
 80032f8:	bf18      	it	ne
 80032fa:	6059      	strne	r1, [r3, #4]
 80032fc:	6863      	ldr	r3, [r4, #4]
 80032fe:	bf08      	it	eq
 8003300:	f8c8 1000 	streq.w	r1, [r8]
 8003304:	5162      	str	r2, [r4, r5]
 8003306:	604b      	str	r3, [r1, #4]
 8003308:	4630      	mov	r0, r6
 800330a:	f000 f82f 	bl	800336c <__malloc_unlock>
 800330e:	f104 000b 	add.w	r0, r4, #11
 8003312:	1d23      	adds	r3, r4, #4
 8003314:	f020 0007 	bic.w	r0, r0, #7
 8003318:	1ac2      	subs	r2, r0, r3
 800331a:	bf1c      	itt	ne
 800331c:	1a1b      	subne	r3, r3, r0
 800331e:	50a3      	strne	r3, [r4, r2]
 8003320:	e7af      	b.n	8003282 <_malloc_r+0x22>
 8003322:	6862      	ldr	r2, [r4, #4]
 8003324:	42a3      	cmp	r3, r4
 8003326:	bf0c      	ite	eq
 8003328:	f8c8 2000 	streq.w	r2, [r8]
 800332c:	605a      	strne	r2, [r3, #4]
 800332e:	e7eb      	b.n	8003308 <_malloc_r+0xa8>
 8003330:	4623      	mov	r3, r4
 8003332:	6864      	ldr	r4, [r4, #4]
 8003334:	e7ae      	b.n	8003294 <_malloc_r+0x34>
 8003336:	463c      	mov	r4, r7
 8003338:	687f      	ldr	r7, [r7, #4]
 800333a:	e7b6      	b.n	80032aa <_malloc_r+0x4a>
 800333c:	461a      	mov	r2, r3
 800333e:	685b      	ldr	r3, [r3, #4]
 8003340:	42a3      	cmp	r3, r4
 8003342:	d1fb      	bne.n	800333c <_malloc_r+0xdc>
 8003344:	2300      	movs	r3, #0
 8003346:	6053      	str	r3, [r2, #4]
 8003348:	e7de      	b.n	8003308 <_malloc_r+0xa8>
 800334a:	230c      	movs	r3, #12
 800334c:	4630      	mov	r0, r6
 800334e:	6033      	str	r3, [r6, #0]
 8003350:	f000 f80c 	bl	800336c <__malloc_unlock>
 8003354:	e794      	b.n	8003280 <_malloc_r+0x20>
 8003356:	6005      	str	r5, [r0, #0]
 8003358:	e7d6      	b.n	8003308 <_malloc_r+0xa8>
 800335a:	bf00      	nop
 800335c:	200003b8 	.word	0x200003b8

08003360 <__malloc_lock>:
 8003360:	4801      	ldr	r0, [pc, #4]	@ (8003368 <__malloc_lock+0x8>)
 8003362:	f7ff bf10 	b.w	8003186 <__retarget_lock_acquire_recursive>
 8003366:	bf00      	nop
 8003368:	200003b0 	.word	0x200003b0

0800336c <__malloc_unlock>:
 800336c:	4801      	ldr	r0, [pc, #4]	@ (8003374 <__malloc_unlock+0x8>)
 800336e:	f7ff bf0b 	b.w	8003188 <__retarget_lock_release_recursive>
 8003372:	bf00      	nop
 8003374:	200003b0 	.word	0x200003b0

08003378 <__ssputs_r>:
 8003378:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800337c:	461f      	mov	r7, r3
 800337e:	688e      	ldr	r6, [r1, #8]
 8003380:	4682      	mov	sl, r0
 8003382:	42be      	cmp	r6, r7
 8003384:	460c      	mov	r4, r1
 8003386:	4690      	mov	r8, r2
 8003388:	680b      	ldr	r3, [r1, #0]
 800338a:	d82d      	bhi.n	80033e8 <__ssputs_r+0x70>
 800338c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8003390:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8003394:	d026      	beq.n	80033e4 <__ssputs_r+0x6c>
 8003396:	6965      	ldr	r5, [r4, #20]
 8003398:	6909      	ldr	r1, [r1, #16]
 800339a:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800339e:	eba3 0901 	sub.w	r9, r3, r1
 80033a2:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80033a6:	1c7b      	adds	r3, r7, #1
 80033a8:	444b      	add	r3, r9
 80033aa:	106d      	asrs	r5, r5, #1
 80033ac:	429d      	cmp	r5, r3
 80033ae:	bf38      	it	cc
 80033b0:	461d      	movcc	r5, r3
 80033b2:	0553      	lsls	r3, r2, #21
 80033b4:	d527      	bpl.n	8003406 <__ssputs_r+0x8e>
 80033b6:	4629      	mov	r1, r5
 80033b8:	f7ff ff52 	bl	8003260 <_malloc_r>
 80033bc:	4606      	mov	r6, r0
 80033be:	b360      	cbz	r0, 800341a <__ssputs_r+0xa2>
 80033c0:	464a      	mov	r2, r9
 80033c2:	6921      	ldr	r1, [r4, #16]
 80033c4:	f000 fcce 	bl	8003d64 <memcpy>
 80033c8:	89a3      	ldrh	r3, [r4, #12]
 80033ca:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80033ce:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80033d2:	81a3      	strh	r3, [r4, #12]
 80033d4:	6126      	str	r6, [r4, #16]
 80033d6:	444e      	add	r6, r9
 80033d8:	6026      	str	r6, [r4, #0]
 80033da:	463e      	mov	r6, r7
 80033dc:	6165      	str	r5, [r4, #20]
 80033de:	eba5 0509 	sub.w	r5, r5, r9
 80033e2:	60a5      	str	r5, [r4, #8]
 80033e4:	42be      	cmp	r6, r7
 80033e6:	d900      	bls.n	80033ea <__ssputs_r+0x72>
 80033e8:	463e      	mov	r6, r7
 80033ea:	4632      	mov	r2, r6
 80033ec:	4641      	mov	r1, r8
 80033ee:	6820      	ldr	r0, [r4, #0]
 80033f0:	f000 fc80 	bl	8003cf4 <memmove>
 80033f4:	2000      	movs	r0, #0
 80033f6:	68a3      	ldr	r3, [r4, #8]
 80033f8:	1b9b      	subs	r3, r3, r6
 80033fa:	60a3      	str	r3, [r4, #8]
 80033fc:	6823      	ldr	r3, [r4, #0]
 80033fe:	4433      	add	r3, r6
 8003400:	6023      	str	r3, [r4, #0]
 8003402:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003406:	462a      	mov	r2, r5
 8003408:	f000 fcba 	bl	8003d80 <_realloc_r>
 800340c:	4606      	mov	r6, r0
 800340e:	2800      	cmp	r0, #0
 8003410:	d1e0      	bne.n	80033d4 <__ssputs_r+0x5c>
 8003412:	4650      	mov	r0, sl
 8003414:	6921      	ldr	r1, [r4, #16]
 8003416:	f7ff feb9 	bl	800318c <_free_r>
 800341a:	230c      	movs	r3, #12
 800341c:	f8ca 3000 	str.w	r3, [sl]
 8003420:	89a3      	ldrh	r3, [r4, #12]
 8003422:	f04f 30ff 	mov.w	r0, #4294967295
 8003426:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800342a:	81a3      	strh	r3, [r4, #12]
 800342c:	e7e9      	b.n	8003402 <__ssputs_r+0x8a>
	...

08003430 <_svfiprintf_r>:
 8003430:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003434:	4698      	mov	r8, r3
 8003436:	898b      	ldrh	r3, [r1, #12]
 8003438:	4607      	mov	r7, r0
 800343a:	061b      	lsls	r3, r3, #24
 800343c:	460d      	mov	r5, r1
 800343e:	4614      	mov	r4, r2
 8003440:	b09d      	sub	sp, #116	@ 0x74
 8003442:	d510      	bpl.n	8003466 <_svfiprintf_r+0x36>
 8003444:	690b      	ldr	r3, [r1, #16]
 8003446:	b973      	cbnz	r3, 8003466 <_svfiprintf_r+0x36>
 8003448:	2140      	movs	r1, #64	@ 0x40
 800344a:	f7ff ff09 	bl	8003260 <_malloc_r>
 800344e:	6028      	str	r0, [r5, #0]
 8003450:	6128      	str	r0, [r5, #16]
 8003452:	b930      	cbnz	r0, 8003462 <_svfiprintf_r+0x32>
 8003454:	230c      	movs	r3, #12
 8003456:	603b      	str	r3, [r7, #0]
 8003458:	f04f 30ff 	mov.w	r0, #4294967295
 800345c:	b01d      	add	sp, #116	@ 0x74
 800345e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003462:	2340      	movs	r3, #64	@ 0x40
 8003464:	616b      	str	r3, [r5, #20]
 8003466:	2300      	movs	r3, #0
 8003468:	9309      	str	r3, [sp, #36]	@ 0x24
 800346a:	2320      	movs	r3, #32
 800346c:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8003470:	2330      	movs	r3, #48	@ 0x30
 8003472:	f04f 0901 	mov.w	r9, #1
 8003476:	f8cd 800c 	str.w	r8, [sp, #12]
 800347a:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 8003614 <_svfiprintf_r+0x1e4>
 800347e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8003482:	4623      	mov	r3, r4
 8003484:	469a      	mov	sl, r3
 8003486:	f813 2b01 	ldrb.w	r2, [r3], #1
 800348a:	b10a      	cbz	r2, 8003490 <_svfiprintf_r+0x60>
 800348c:	2a25      	cmp	r2, #37	@ 0x25
 800348e:	d1f9      	bne.n	8003484 <_svfiprintf_r+0x54>
 8003490:	ebba 0b04 	subs.w	fp, sl, r4
 8003494:	d00b      	beq.n	80034ae <_svfiprintf_r+0x7e>
 8003496:	465b      	mov	r3, fp
 8003498:	4622      	mov	r2, r4
 800349a:	4629      	mov	r1, r5
 800349c:	4638      	mov	r0, r7
 800349e:	f7ff ff6b 	bl	8003378 <__ssputs_r>
 80034a2:	3001      	adds	r0, #1
 80034a4:	f000 80a7 	beq.w	80035f6 <_svfiprintf_r+0x1c6>
 80034a8:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80034aa:	445a      	add	r2, fp
 80034ac:	9209      	str	r2, [sp, #36]	@ 0x24
 80034ae:	f89a 3000 	ldrb.w	r3, [sl]
 80034b2:	2b00      	cmp	r3, #0
 80034b4:	f000 809f 	beq.w	80035f6 <_svfiprintf_r+0x1c6>
 80034b8:	2300      	movs	r3, #0
 80034ba:	f04f 32ff 	mov.w	r2, #4294967295
 80034be:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80034c2:	f10a 0a01 	add.w	sl, sl, #1
 80034c6:	9304      	str	r3, [sp, #16]
 80034c8:	9307      	str	r3, [sp, #28]
 80034ca:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80034ce:	931a      	str	r3, [sp, #104]	@ 0x68
 80034d0:	4654      	mov	r4, sl
 80034d2:	2205      	movs	r2, #5
 80034d4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80034d8:	484e      	ldr	r0, [pc, #312]	@ (8003614 <_svfiprintf_r+0x1e4>)
 80034da:	f000 fc35 	bl	8003d48 <memchr>
 80034de:	9a04      	ldr	r2, [sp, #16]
 80034e0:	b9d8      	cbnz	r0, 800351a <_svfiprintf_r+0xea>
 80034e2:	06d0      	lsls	r0, r2, #27
 80034e4:	bf44      	itt	mi
 80034e6:	2320      	movmi	r3, #32
 80034e8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80034ec:	0711      	lsls	r1, r2, #28
 80034ee:	bf44      	itt	mi
 80034f0:	232b      	movmi	r3, #43	@ 0x2b
 80034f2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80034f6:	f89a 3000 	ldrb.w	r3, [sl]
 80034fa:	2b2a      	cmp	r3, #42	@ 0x2a
 80034fc:	d015      	beq.n	800352a <_svfiprintf_r+0xfa>
 80034fe:	4654      	mov	r4, sl
 8003500:	2000      	movs	r0, #0
 8003502:	f04f 0c0a 	mov.w	ip, #10
 8003506:	9a07      	ldr	r2, [sp, #28]
 8003508:	4621      	mov	r1, r4
 800350a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800350e:	3b30      	subs	r3, #48	@ 0x30
 8003510:	2b09      	cmp	r3, #9
 8003512:	d94b      	bls.n	80035ac <_svfiprintf_r+0x17c>
 8003514:	b1b0      	cbz	r0, 8003544 <_svfiprintf_r+0x114>
 8003516:	9207      	str	r2, [sp, #28]
 8003518:	e014      	b.n	8003544 <_svfiprintf_r+0x114>
 800351a:	eba0 0308 	sub.w	r3, r0, r8
 800351e:	fa09 f303 	lsl.w	r3, r9, r3
 8003522:	4313      	orrs	r3, r2
 8003524:	46a2      	mov	sl, r4
 8003526:	9304      	str	r3, [sp, #16]
 8003528:	e7d2      	b.n	80034d0 <_svfiprintf_r+0xa0>
 800352a:	9b03      	ldr	r3, [sp, #12]
 800352c:	1d19      	adds	r1, r3, #4
 800352e:	681b      	ldr	r3, [r3, #0]
 8003530:	9103      	str	r1, [sp, #12]
 8003532:	2b00      	cmp	r3, #0
 8003534:	bfbb      	ittet	lt
 8003536:	425b      	neglt	r3, r3
 8003538:	f042 0202 	orrlt.w	r2, r2, #2
 800353c:	9307      	strge	r3, [sp, #28]
 800353e:	9307      	strlt	r3, [sp, #28]
 8003540:	bfb8      	it	lt
 8003542:	9204      	strlt	r2, [sp, #16]
 8003544:	7823      	ldrb	r3, [r4, #0]
 8003546:	2b2e      	cmp	r3, #46	@ 0x2e
 8003548:	d10a      	bne.n	8003560 <_svfiprintf_r+0x130>
 800354a:	7863      	ldrb	r3, [r4, #1]
 800354c:	2b2a      	cmp	r3, #42	@ 0x2a
 800354e:	d132      	bne.n	80035b6 <_svfiprintf_r+0x186>
 8003550:	9b03      	ldr	r3, [sp, #12]
 8003552:	3402      	adds	r4, #2
 8003554:	1d1a      	adds	r2, r3, #4
 8003556:	681b      	ldr	r3, [r3, #0]
 8003558:	9203      	str	r2, [sp, #12]
 800355a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800355e:	9305      	str	r3, [sp, #20]
 8003560:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 8003618 <_svfiprintf_r+0x1e8>
 8003564:	2203      	movs	r2, #3
 8003566:	4650      	mov	r0, sl
 8003568:	7821      	ldrb	r1, [r4, #0]
 800356a:	f000 fbed 	bl	8003d48 <memchr>
 800356e:	b138      	cbz	r0, 8003580 <_svfiprintf_r+0x150>
 8003570:	2240      	movs	r2, #64	@ 0x40
 8003572:	9b04      	ldr	r3, [sp, #16]
 8003574:	eba0 000a 	sub.w	r0, r0, sl
 8003578:	4082      	lsls	r2, r0
 800357a:	4313      	orrs	r3, r2
 800357c:	3401      	adds	r4, #1
 800357e:	9304      	str	r3, [sp, #16]
 8003580:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003584:	2206      	movs	r2, #6
 8003586:	4825      	ldr	r0, [pc, #148]	@ (800361c <_svfiprintf_r+0x1ec>)
 8003588:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800358c:	f000 fbdc 	bl	8003d48 <memchr>
 8003590:	2800      	cmp	r0, #0
 8003592:	d036      	beq.n	8003602 <_svfiprintf_r+0x1d2>
 8003594:	4b22      	ldr	r3, [pc, #136]	@ (8003620 <_svfiprintf_r+0x1f0>)
 8003596:	bb1b      	cbnz	r3, 80035e0 <_svfiprintf_r+0x1b0>
 8003598:	9b03      	ldr	r3, [sp, #12]
 800359a:	3307      	adds	r3, #7
 800359c:	f023 0307 	bic.w	r3, r3, #7
 80035a0:	3308      	adds	r3, #8
 80035a2:	9303      	str	r3, [sp, #12]
 80035a4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80035a6:	4433      	add	r3, r6
 80035a8:	9309      	str	r3, [sp, #36]	@ 0x24
 80035aa:	e76a      	b.n	8003482 <_svfiprintf_r+0x52>
 80035ac:	460c      	mov	r4, r1
 80035ae:	2001      	movs	r0, #1
 80035b0:	fb0c 3202 	mla	r2, ip, r2, r3
 80035b4:	e7a8      	b.n	8003508 <_svfiprintf_r+0xd8>
 80035b6:	2300      	movs	r3, #0
 80035b8:	f04f 0c0a 	mov.w	ip, #10
 80035bc:	4619      	mov	r1, r3
 80035be:	3401      	adds	r4, #1
 80035c0:	9305      	str	r3, [sp, #20]
 80035c2:	4620      	mov	r0, r4
 80035c4:	f810 2b01 	ldrb.w	r2, [r0], #1
 80035c8:	3a30      	subs	r2, #48	@ 0x30
 80035ca:	2a09      	cmp	r2, #9
 80035cc:	d903      	bls.n	80035d6 <_svfiprintf_r+0x1a6>
 80035ce:	2b00      	cmp	r3, #0
 80035d0:	d0c6      	beq.n	8003560 <_svfiprintf_r+0x130>
 80035d2:	9105      	str	r1, [sp, #20]
 80035d4:	e7c4      	b.n	8003560 <_svfiprintf_r+0x130>
 80035d6:	4604      	mov	r4, r0
 80035d8:	2301      	movs	r3, #1
 80035da:	fb0c 2101 	mla	r1, ip, r1, r2
 80035de:	e7f0      	b.n	80035c2 <_svfiprintf_r+0x192>
 80035e0:	ab03      	add	r3, sp, #12
 80035e2:	9300      	str	r3, [sp, #0]
 80035e4:	462a      	mov	r2, r5
 80035e6:	4638      	mov	r0, r7
 80035e8:	4b0e      	ldr	r3, [pc, #56]	@ (8003624 <_svfiprintf_r+0x1f4>)
 80035ea:	a904      	add	r1, sp, #16
 80035ec:	f3af 8000 	nop.w
 80035f0:	1c42      	adds	r2, r0, #1
 80035f2:	4606      	mov	r6, r0
 80035f4:	d1d6      	bne.n	80035a4 <_svfiprintf_r+0x174>
 80035f6:	89ab      	ldrh	r3, [r5, #12]
 80035f8:	065b      	lsls	r3, r3, #25
 80035fa:	f53f af2d 	bmi.w	8003458 <_svfiprintf_r+0x28>
 80035fe:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8003600:	e72c      	b.n	800345c <_svfiprintf_r+0x2c>
 8003602:	ab03      	add	r3, sp, #12
 8003604:	9300      	str	r3, [sp, #0]
 8003606:	462a      	mov	r2, r5
 8003608:	4638      	mov	r0, r7
 800360a:	4b06      	ldr	r3, [pc, #24]	@ (8003624 <_svfiprintf_r+0x1f4>)
 800360c:	a904      	add	r1, sp, #16
 800360e:	f000 f9bd 	bl	800398c <_printf_i>
 8003612:	e7ed      	b.n	80035f0 <_svfiprintf_r+0x1c0>
 8003614:	0800429e 	.word	0x0800429e
 8003618:	080042a4 	.word	0x080042a4
 800361c:	080042a8 	.word	0x080042a8
 8003620:	00000000 	.word	0x00000000
 8003624:	08003379 	.word	0x08003379

08003628 <__sfputc_r>:
 8003628:	6893      	ldr	r3, [r2, #8]
 800362a:	b410      	push	{r4}
 800362c:	3b01      	subs	r3, #1
 800362e:	2b00      	cmp	r3, #0
 8003630:	6093      	str	r3, [r2, #8]
 8003632:	da07      	bge.n	8003644 <__sfputc_r+0x1c>
 8003634:	6994      	ldr	r4, [r2, #24]
 8003636:	42a3      	cmp	r3, r4
 8003638:	db01      	blt.n	800363e <__sfputc_r+0x16>
 800363a:	290a      	cmp	r1, #10
 800363c:	d102      	bne.n	8003644 <__sfputc_r+0x1c>
 800363e:	bc10      	pop	{r4}
 8003640:	f000 bac4 	b.w	8003bcc <__swbuf_r>
 8003644:	6813      	ldr	r3, [r2, #0]
 8003646:	1c58      	adds	r0, r3, #1
 8003648:	6010      	str	r0, [r2, #0]
 800364a:	7019      	strb	r1, [r3, #0]
 800364c:	4608      	mov	r0, r1
 800364e:	bc10      	pop	{r4}
 8003650:	4770      	bx	lr

08003652 <__sfputs_r>:
 8003652:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003654:	4606      	mov	r6, r0
 8003656:	460f      	mov	r7, r1
 8003658:	4614      	mov	r4, r2
 800365a:	18d5      	adds	r5, r2, r3
 800365c:	42ac      	cmp	r4, r5
 800365e:	d101      	bne.n	8003664 <__sfputs_r+0x12>
 8003660:	2000      	movs	r0, #0
 8003662:	e007      	b.n	8003674 <__sfputs_r+0x22>
 8003664:	463a      	mov	r2, r7
 8003666:	4630      	mov	r0, r6
 8003668:	f814 1b01 	ldrb.w	r1, [r4], #1
 800366c:	f7ff ffdc 	bl	8003628 <__sfputc_r>
 8003670:	1c43      	adds	r3, r0, #1
 8003672:	d1f3      	bne.n	800365c <__sfputs_r+0xa>
 8003674:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08003678 <_vfiprintf_r>:
 8003678:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800367c:	460d      	mov	r5, r1
 800367e:	4614      	mov	r4, r2
 8003680:	4698      	mov	r8, r3
 8003682:	4606      	mov	r6, r0
 8003684:	b09d      	sub	sp, #116	@ 0x74
 8003686:	b118      	cbz	r0, 8003690 <_vfiprintf_r+0x18>
 8003688:	6a03      	ldr	r3, [r0, #32]
 800368a:	b90b      	cbnz	r3, 8003690 <_vfiprintf_r+0x18>
 800368c:	f7ff fc42 	bl	8002f14 <__sinit>
 8003690:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8003692:	07d9      	lsls	r1, r3, #31
 8003694:	d405      	bmi.n	80036a2 <_vfiprintf_r+0x2a>
 8003696:	89ab      	ldrh	r3, [r5, #12]
 8003698:	059a      	lsls	r2, r3, #22
 800369a:	d402      	bmi.n	80036a2 <_vfiprintf_r+0x2a>
 800369c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800369e:	f7ff fd72 	bl	8003186 <__retarget_lock_acquire_recursive>
 80036a2:	89ab      	ldrh	r3, [r5, #12]
 80036a4:	071b      	lsls	r3, r3, #28
 80036a6:	d501      	bpl.n	80036ac <_vfiprintf_r+0x34>
 80036a8:	692b      	ldr	r3, [r5, #16]
 80036aa:	b99b      	cbnz	r3, 80036d4 <_vfiprintf_r+0x5c>
 80036ac:	4629      	mov	r1, r5
 80036ae:	4630      	mov	r0, r6
 80036b0:	f000 faca 	bl	8003c48 <__swsetup_r>
 80036b4:	b170      	cbz	r0, 80036d4 <_vfiprintf_r+0x5c>
 80036b6:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80036b8:	07dc      	lsls	r4, r3, #31
 80036ba:	d504      	bpl.n	80036c6 <_vfiprintf_r+0x4e>
 80036bc:	f04f 30ff 	mov.w	r0, #4294967295
 80036c0:	b01d      	add	sp, #116	@ 0x74
 80036c2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80036c6:	89ab      	ldrh	r3, [r5, #12]
 80036c8:	0598      	lsls	r0, r3, #22
 80036ca:	d4f7      	bmi.n	80036bc <_vfiprintf_r+0x44>
 80036cc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80036ce:	f7ff fd5b 	bl	8003188 <__retarget_lock_release_recursive>
 80036d2:	e7f3      	b.n	80036bc <_vfiprintf_r+0x44>
 80036d4:	2300      	movs	r3, #0
 80036d6:	9309      	str	r3, [sp, #36]	@ 0x24
 80036d8:	2320      	movs	r3, #32
 80036da:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80036de:	2330      	movs	r3, #48	@ 0x30
 80036e0:	f04f 0901 	mov.w	r9, #1
 80036e4:	f8cd 800c 	str.w	r8, [sp, #12]
 80036e8:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 8003894 <_vfiprintf_r+0x21c>
 80036ec:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80036f0:	4623      	mov	r3, r4
 80036f2:	469a      	mov	sl, r3
 80036f4:	f813 2b01 	ldrb.w	r2, [r3], #1
 80036f8:	b10a      	cbz	r2, 80036fe <_vfiprintf_r+0x86>
 80036fa:	2a25      	cmp	r2, #37	@ 0x25
 80036fc:	d1f9      	bne.n	80036f2 <_vfiprintf_r+0x7a>
 80036fe:	ebba 0b04 	subs.w	fp, sl, r4
 8003702:	d00b      	beq.n	800371c <_vfiprintf_r+0xa4>
 8003704:	465b      	mov	r3, fp
 8003706:	4622      	mov	r2, r4
 8003708:	4629      	mov	r1, r5
 800370a:	4630      	mov	r0, r6
 800370c:	f7ff ffa1 	bl	8003652 <__sfputs_r>
 8003710:	3001      	adds	r0, #1
 8003712:	f000 80a7 	beq.w	8003864 <_vfiprintf_r+0x1ec>
 8003716:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8003718:	445a      	add	r2, fp
 800371a:	9209      	str	r2, [sp, #36]	@ 0x24
 800371c:	f89a 3000 	ldrb.w	r3, [sl]
 8003720:	2b00      	cmp	r3, #0
 8003722:	f000 809f 	beq.w	8003864 <_vfiprintf_r+0x1ec>
 8003726:	2300      	movs	r3, #0
 8003728:	f04f 32ff 	mov.w	r2, #4294967295
 800372c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8003730:	f10a 0a01 	add.w	sl, sl, #1
 8003734:	9304      	str	r3, [sp, #16]
 8003736:	9307      	str	r3, [sp, #28]
 8003738:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800373c:	931a      	str	r3, [sp, #104]	@ 0x68
 800373e:	4654      	mov	r4, sl
 8003740:	2205      	movs	r2, #5
 8003742:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003746:	4853      	ldr	r0, [pc, #332]	@ (8003894 <_vfiprintf_r+0x21c>)
 8003748:	f000 fafe 	bl	8003d48 <memchr>
 800374c:	9a04      	ldr	r2, [sp, #16]
 800374e:	b9d8      	cbnz	r0, 8003788 <_vfiprintf_r+0x110>
 8003750:	06d1      	lsls	r1, r2, #27
 8003752:	bf44      	itt	mi
 8003754:	2320      	movmi	r3, #32
 8003756:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800375a:	0713      	lsls	r3, r2, #28
 800375c:	bf44      	itt	mi
 800375e:	232b      	movmi	r3, #43	@ 0x2b
 8003760:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8003764:	f89a 3000 	ldrb.w	r3, [sl]
 8003768:	2b2a      	cmp	r3, #42	@ 0x2a
 800376a:	d015      	beq.n	8003798 <_vfiprintf_r+0x120>
 800376c:	4654      	mov	r4, sl
 800376e:	2000      	movs	r0, #0
 8003770:	f04f 0c0a 	mov.w	ip, #10
 8003774:	9a07      	ldr	r2, [sp, #28]
 8003776:	4621      	mov	r1, r4
 8003778:	f811 3b01 	ldrb.w	r3, [r1], #1
 800377c:	3b30      	subs	r3, #48	@ 0x30
 800377e:	2b09      	cmp	r3, #9
 8003780:	d94b      	bls.n	800381a <_vfiprintf_r+0x1a2>
 8003782:	b1b0      	cbz	r0, 80037b2 <_vfiprintf_r+0x13a>
 8003784:	9207      	str	r2, [sp, #28]
 8003786:	e014      	b.n	80037b2 <_vfiprintf_r+0x13a>
 8003788:	eba0 0308 	sub.w	r3, r0, r8
 800378c:	fa09 f303 	lsl.w	r3, r9, r3
 8003790:	4313      	orrs	r3, r2
 8003792:	46a2      	mov	sl, r4
 8003794:	9304      	str	r3, [sp, #16]
 8003796:	e7d2      	b.n	800373e <_vfiprintf_r+0xc6>
 8003798:	9b03      	ldr	r3, [sp, #12]
 800379a:	1d19      	adds	r1, r3, #4
 800379c:	681b      	ldr	r3, [r3, #0]
 800379e:	9103      	str	r1, [sp, #12]
 80037a0:	2b00      	cmp	r3, #0
 80037a2:	bfbb      	ittet	lt
 80037a4:	425b      	neglt	r3, r3
 80037a6:	f042 0202 	orrlt.w	r2, r2, #2
 80037aa:	9307      	strge	r3, [sp, #28]
 80037ac:	9307      	strlt	r3, [sp, #28]
 80037ae:	bfb8      	it	lt
 80037b0:	9204      	strlt	r2, [sp, #16]
 80037b2:	7823      	ldrb	r3, [r4, #0]
 80037b4:	2b2e      	cmp	r3, #46	@ 0x2e
 80037b6:	d10a      	bne.n	80037ce <_vfiprintf_r+0x156>
 80037b8:	7863      	ldrb	r3, [r4, #1]
 80037ba:	2b2a      	cmp	r3, #42	@ 0x2a
 80037bc:	d132      	bne.n	8003824 <_vfiprintf_r+0x1ac>
 80037be:	9b03      	ldr	r3, [sp, #12]
 80037c0:	3402      	adds	r4, #2
 80037c2:	1d1a      	adds	r2, r3, #4
 80037c4:	681b      	ldr	r3, [r3, #0]
 80037c6:	9203      	str	r2, [sp, #12]
 80037c8:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80037cc:	9305      	str	r3, [sp, #20]
 80037ce:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 8003898 <_vfiprintf_r+0x220>
 80037d2:	2203      	movs	r2, #3
 80037d4:	4650      	mov	r0, sl
 80037d6:	7821      	ldrb	r1, [r4, #0]
 80037d8:	f000 fab6 	bl	8003d48 <memchr>
 80037dc:	b138      	cbz	r0, 80037ee <_vfiprintf_r+0x176>
 80037de:	2240      	movs	r2, #64	@ 0x40
 80037e0:	9b04      	ldr	r3, [sp, #16]
 80037e2:	eba0 000a 	sub.w	r0, r0, sl
 80037e6:	4082      	lsls	r2, r0
 80037e8:	4313      	orrs	r3, r2
 80037ea:	3401      	adds	r4, #1
 80037ec:	9304      	str	r3, [sp, #16]
 80037ee:	f814 1b01 	ldrb.w	r1, [r4], #1
 80037f2:	2206      	movs	r2, #6
 80037f4:	4829      	ldr	r0, [pc, #164]	@ (800389c <_vfiprintf_r+0x224>)
 80037f6:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80037fa:	f000 faa5 	bl	8003d48 <memchr>
 80037fe:	2800      	cmp	r0, #0
 8003800:	d03f      	beq.n	8003882 <_vfiprintf_r+0x20a>
 8003802:	4b27      	ldr	r3, [pc, #156]	@ (80038a0 <_vfiprintf_r+0x228>)
 8003804:	bb1b      	cbnz	r3, 800384e <_vfiprintf_r+0x1d6>
 8003806:	9b03      	ldr	r3, [sp, #12]
 8003808:	3307      	adds	r3, #7
 800380a:	f023 0307 	bic.w	r3, r3, #7
 800380e:	3308      	adds	r3, #8
 8003810:	9303      	str	r3, [sp, #12]
 8003812:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003814:	443b      	add	r3, r7
 8003816:	9309      	str	r3, [sp, #36]	@ 0x24
 8003818:	e76a      	b.n	80036f0 <_vfiprintf_r+0x78>
 800381a:	460c      	mov	r4, r1
 800381c:	2001      	movs	r0, #1
 800381e:	fb0c 3202 	mla	r2, ip, r2, r3
 8003822:	e7a8      	b.n	8003776 <_vfiprintf_r+0xfe>
 8003824:	2300      	movs	r3, #0
 8003826:	f04f 0c0a 	mov.w	ip, #10
 800382a:	4619      	mov	r1, r3
 800382c:	3401      	adds	r4, #1
 800382e:	9305      	str	r3, [sp, #20]
 8003830:	4620      	mov	r0, r4
 8003832:	f810 2b01 	ldrb.w	r2, [r0], #1
 8003836:	3a30      	subs	r2, #48	@ 0x30
 8003838:	2a09      	cmp	r2, #9
 800383a:	d903      	bls.n	8003844 <_vfiprintf_r+0x1cc>
 800383c:	2b00      	cmp	r3, #0
 800383e:	d0c6      	beq.n	80037ce <_vfiprintf_r+0x156>
 8003840:	9105      	str	r1, [sp, #20]
 8003842:	e7c4      	b.n	80037ce <_vfiprintf_r+0x156>
 8003844:	4604      	mov	r4, r0
 8003846:	2301      	movs	r3, #1
 8003848:	fb0c 2101 	mla	r1, ip, r1, r2
 800384c:	e7f0      	b.n	8003830 <_vfiprintf_r+0x1b8>
 800384e:	ab03      	add	r3, sp, #12
 8003850:	9300      	str	r3, [sp, #0]
 8003852:	462a      	mov	r2, r5
 8003854:	4630      	mov	r0, r6
 8003856:	4b13      	ldr	r3, [pc, #76]	@ (80038a4 <_vfiprintf_r+0x22c>)
 8003858:	a904      	add	r1, sp, #16
 800385a:	f3af 8000 	nop.w
 800385e:	4607      	mov	r7, r0
 8003860:	1c78      	adds	r0, r7, #1
 8003862:	d1d6      	bne.n	8003812 <_vfiprintf_r+0x19a>
 8003864:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8003866:	07d9      	lsls	r1, r3, #31
 8003868:	d405      	bmi.n	8003876 <_vfiprintf_r+0x1fe>
 800386a:	89ab      	ldrh	r3, [r5, #12]
 800386c:	059a      	lsls	r2, r3, #22
 800386e:	d402      	bmi.n	8003876 <_vfiprintf_r+0x1fe>
 8003870:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8003872:	f7ff fc89 	bl	8003188 <__retarget_lock_release_recursive>
 8003876:	89ab      	ldrh	r3, [r5, #12]
 8003878:	065b      	lsls	r3, r3, #25
 800387a:	f53f af1f 	bmi.w	80036bc <_vfiprintf_r+0x44>
 800387e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8003880:	e71e      	b.n	80036c0 <_vfiprintf_r+0x48>
 8003882:	ab03      	add	r3, sp, #12
 8003884:	9300      	str	r3, [sp, #0]
 8003886:	462a      	mov	r2, r5
 8003888:	4630      	mov	r0, r6
 800388a:	4b06      	ldr	r3, [pc, #24]	@ (80038a4 <_vfiprintf_r+0x22c>)
 800388c:	a904      	add	r1, sp, #16
 800388e:	f000 f87d 	bl	800398c <_printf_i>
 8003892:	e7e4      	b.n	800385e <_vfiprintf_r+0x1e6>
 8003894:	0800429e 	.word	0x0800429e
 8003898:	080042a4 	.word	0x080042a4
 800389c:	080042a8 	.word	0x080042a8
 80038a0:	00000000 	.word	0x00000000
 80038a4:	08003653 	.word	0x08003653

080038a8 <_printf_common>:
 80038a8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80038ac:	4616      	mov	r6, r2
 80038ae:	4698      	mov	r8, r3
 80038b0:	688a      	ldr	r2, [r1, #8]
 80038b2:	690b      	ldr	r3, [r1, #16]
 80038b4:	4607      	mov	r7, r0
 80038b6:	4293      	cmp	r3, r2
 80038b8:	bfb8      	it	lt
 80038ba:	4613      	movlt	r3, r2
 80038bc:	6033      	str	r3, [r6, #0]
 80038be:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80038c2:	460c      	mov	r4, r1
 80038c4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80038c8:	b10a      	cbz	r2, 80038ce <_printf_common+0x26>
 80038ca:	3301      	adds	r3, #1
 80038cc:	6033      	str	r3, [r6, #0]
 80038ce:	6823      	ldr	r3, [r4, #0]
 80038d0:	0699      	lsls	r1, r3, #26
 80038d2:	bf42      	ittt	mi
 80038d4:	6833      	ldrmi	r3, [r6, #0]
 80038d6:	3302      	addmi	r3, #2
 80038d8:	6033      	strmi	r3, [r6, #0]
 80038da:	6825      	ldr	r5, [r4, #0]
 80038dc:	f015 0506 	ands.w	r5, r5, #6
 80038e0:	d106      	bne.n	80038f0 <_printf_common+0x48>
 80038e2:	f104 0a19 	add.w	sl, r4, #25
 80038e6:	68e3      	ldr	r3, [r4, #12]
 80038e8:	6832      	ldr	r2, [r6, #0]
 80038ea:	1a9b      	subs	r3, r3, r2
 80038ec:	42ab      	cmp	r3, r5
 80038ee:	dc2b      	bgt.n	8003948 <_printf_common+0xa0>
 80038f0:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80038f4:	6822      	ldr	r2, [r4, #0]
 80038f6:	3b00      	subs	r3, #0
 80038f8:	bf18      	it	ne
 80038fa:	2301      	movne	r3, #1
 80038fc:	0692      	lsls	r2, r2, #26
 80038fe:	d430      	bmi.n	8003962 <_printf_common+0xba>
 8003900:	4641      	mov	r1, r8
 8003902:	4638      	mov	r0, r7
 8003904:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8003908:	47c8      	blx	r9
 800390a:	3001      	adds	r0, #1
 800390c:	d023      	beq.n	8003956 <_printf_common+0xae>
 800390e:	6823      	ldr	r3, [r4, #0]
 8003910:	6922      	ldr	r2, [r4, #16]
 8003912:	f003 0306 	and.w	r3, r3, #6
 8003916:	2b04      	cmp	r3, #4
 8003918:	bf14      	ite	ne
 800391a:	2500      	movne	r5, #0
 800391c:	6833      	ldreq	r3, [r6, #0]
 800391e:	f04f 0600 	mov.w	r6, #0
 8003922:	bf08      	it	eq
 8003924:	68e5      	ldreq	r5, [r4, #12]
 8003926:	f104 041a 	add.w	r4, r4, #26
 800392a:	bf08      	it	eq
 800392c:	1aed      	subeq	r5, r5, r3
 800392e:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8003932:	bf08      	it	eq
 8003934:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003938:	4293      	cmp	r3, r2
 800393a:	bfc4      	itt	gt
 800393c:	1a9b      	subgt	r3, r3, r2
 800393e:	18ed      	addgt	r5, r5, r3
 8003940:	42b5      	cmp	r5, r6
 8003942:	d11a      	bne.n	800397a <_printf_common+0xd2>
 8003944:	2000      	movs	r0, #0
 8003946:	e008      	b.n	800395a <_printf_common+0xb2>
 8003948:	2301      	movs	r3, #1
 800394a:	4652      	mov	r2, sl
 800394c:	4641      	mov	r1, r8
 800394e:	4638      	mov	r0, r7
 8003950:	47c8      	blx	r9
 8003952:	3001      	adds	r0, #1
 8003954:	d103      	bne.n	800395e <_printf_common+0xb6>
 8003956:	f04f 30ff 	mov.w	r0, #4294967295
 800395a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800395e:	3501      	adds	r5, #1
 8003960:	e7c1      	b.n	80038e6 <_printf_common+0x3e>
 8003962:	2030      	movs	r0, #48	@ 0x30
 8003964:	18e1      	adds	r1, r4, r3
 8003966:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800396a:	1c5a      	adds	r2, r3, #1
 800396c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8003970:	4422      	add	r2, r4
 8003972:	3302      	adds	r3, #2
 8003974:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8003978:	e7c2      	b.n	8003900 <_printf_common+0x58>
 800397a:	2301      	movs	r3, #1
 800397c:	4622      	mov	r2, r4
 800397e:	4641      	mov	r1, r8
 8003980:	4638      	mov	r0, r7
 8003982:	47c8      	blx	r9
 8003984:	3001      	adds	r0, #1
 8003986:	d0e6      	beq.n	8003956 <_printf_common+0xae>
 8003988:	3601      	adds	r6, #1
 800398a:	e7d9      	b.n	8003940 <_printf_common+0x98>

0800398c <_printf_i>:
 800398c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003990:	7e0f      	ldrb	r7, [r1, #24]
 8003992:	4691      	mov	r9, r2
 8003994:	2f78      	cmp	r7, #120	@ 0x78
 8003996:	4680      	mov	r8, r0
 8003998:	460c      	mov	r4, r1
 800399a:	469a      	mov	sl, r3
 800399c:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800399e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80039a2:	d807      	bhi.n	80039b4 <_printf_i+0x28>
 80039a4:	2f62      	cmp	r7, #98	@ 0x62
 80039a6:	d80a      	bhi.n	80039be <_printf_i+0x32>
 80039a8:	2f00      	cmp	r7, #0
 80039aa:	f000 80d3 	beq.w	8003b54 <_printf_i+0x1c8>
 80039ae:	2f58      	cmp	r7, #88	@ 0x58
 80039b0:	f000 80ba 	beq.w	8003b28 <_printf_i+0x19c>
 80039b4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80039b8:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80039bc:	e03a      	b.n	8003a34 <_printf_i+0xa8>
 80039be:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80039c2:	2b15      	cmp	r3, #21
 80039c4:	d8f6      	bhi.n	80039b4 <_printf_i+0x28>
 80039c6:	a101      	add	r1, pc, #4	@ (adr r1, 80039cc <_printf_i+0x40>)
 80039c8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80039cc:	08003a25 	.word	0x08003a25
 80039d0:	08003a39 	.word	0x08003a39
 80039d4:	080039b5 	.word	0x080039b5
 80039d8:	080039b5 	.word	0x080039b5
 80039dc:	080039b5 	.word	0x080039b5
 80039e0:	080039b5 	.word	0x080039b5
 80039e4:	08003a39 	.word	0x08003a39
 80039e8:	080039b5 	.word	0x080039b5
 80039ec:	080039b5 	.word	0x080039b5
 80039f0:	080039b5 	.word	0x080039b5
 80039f4:	080039b5 	.word	0x080039b5
 80039f8:	08003b3b 	.word	0x08003b3b
 80039fc:	08003a63 	.word	0x08003a63
 8003a00:	08003af5 	.word	0x08003af5
 8003a04:	080039b5 	.word	0x080039b5
 8003a08:	080039b5 	.word	0x080039b5
 8003a0c:	08003b5d 	.word	0x08003b5d
 8003a10:	080039b5 	.word	0x080039b5
 8003a14:	08003a63 	.word	0x08003a63
 8003a18:	080039b5 	.word	0x080039b5
 8003a1c:	080039b5 	.word	0x080039b5
 8003a20:	08003afd 	.word	0x08003afd
 8003a24:	6833      	ldr	r3, [r6, #0]
 8003a26:	1d1a      	adds	r2, r3, #4
 8003a28:	681b      	ldr	r3, [r3, #0]
 8003a2a:	6032      	str	r2, [r6, #0]
 8003a2c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8003a30:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8003a34:	2301      	movs	r3, #1
 8003a36:	e09e      	b.n	8003b76 <_printf_i+0x1ea>
 8003a38:	6833      	ldr	r3, [r6, #0]
 8003a3a:	6820      	ldr	r0, [r4, #0]
 8003a3c:	1d19      	adds	r1, r3, #4
 8003a3e:	6031      	str	r1, [r6, #0]
 8003a40:	0606      	lsls	r6, r0, #24
 8003a42:	d501      	bpl.n	8003a48 <_printf_i+0xbc>
 8003a44:	681d      	ldr	r5, [r3, #0]
 8003a46:	e003      	b.n	8003a50 <_printf_i+0xc4>
 8003a48:	0645      	lsls	r5, r0, #25
 8003a4a:	d5fb      	bpl.n	8003a44 <_printf_i+0xb8>
 8003a4c:	f9b3 5000 	ldrsh.w	r5, [r3]
 8003a50:	2d00      	cmp	r5, #0
 8003a52:	da03      	bge.n	8003a5c <_printf_i+0xd0>
 8003a54:	232d      	movs	r3, #45	@ 0x2d
 8003a56:	426d      	negs	r5, r5
 8003a58:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003a5c:	230a      	movs	r3, #10
 8003a5e:	4859      	ldr	r0, [pc, #356]	@ (8003bc4 <_printf_i+0x238>)
 8003a60:	e011      	b.n	8003a86 <_printf_i+0xfa>
 8003a62:	6821      	ldr	r1, [r4, #0]
 8003a64:	6833      	ldr	r3, [r6, #0]
 8003a66:	0608      	lsls	r0, r1, #24
 8003a68:	f853 5b04 	ldr.w	r5, [r3], #4
 8003a6c:	d402      	bmi.n	8003a74 <_printf_i+0xe8>
 8003a6e:	0649      	lsls	r1, r1, #25
 8003a70:	bf48      	it	mi
 8003a72:	b2ad      	uxthmi	r5, r5
 8003a74:	2f6f      	cmp	r7, #111	@ 0x6f
 8003a76:	6033      	str	r3, [r6, #0]
 8003a78:	bf14      	ite	ne
 8003a7a:	230a      	movne	r3, #10
 8003a7c:	2308      	moveq	r3, #8
 8003a7e:	4851      	ldr	r0, [pc, #324]	@ (8003bc4 <_printf_i+0x238>)
 8003a80:	2100      	movs	r1, #0
 8003a82:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8003a86:	6866      	ldr	r6, [r4, #4]
 8003a88:	2e00      	cmp	r6, #0
 8003a8a:	bfa8      	it	ge
 8003a8c:	6821      	ldrge	r1, [r4, #0]
 8003a8e:	60a6      	str	r6, [r4, #8]
 8003a90:	bfa4      	itt	ge
 8003a92:	f021 0104 	bicge.w	r1, r1, #4
 8003a96:	6021      	strge	r1, [r4, #0]
 8003a98:	b90d      	cbnz	r5, 8003a9e <_printf_i+0x112>
 8003a9a:	2e00      	cmp	r6, #0
 8003a9c:	d04b      	beq.n	8003b36 <_printf_i+0x1aa>
 8003a9e:	4616      	mov	r6, r2
 8003aa0:	fbb5 f1f3 	udiv	r1, r5, r3
 8003aa4:	fb03 5711 	mls	r7, r3, r1, r5
 8003aa8:	5dc7      	ldrb	r7, [r0, r7]
 8003aaa:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8003aae:	462f      	mov	r7, r5
 8003ab0:	42bb      	cmp	r3, r7
 8003ab2:	460d      	mov	r5, r1
 8003ab4:	d9f4      	bls.n	8003aa0 <_printf_i+0x114>
 8003ab6:	2b08      	cmp	r3, #8
 8003ab8:	d10b      	bne.n	8003ad2 <_printf_i+0x146>
 8003aba:	6823      	ldr	r3, [r4, #0]
 8003abc:	07df      	lsls	r7, r3, #31
 8003abe:	d508      	bpl.n	8003ad2 <_printf_i+0x146>
 8003ac0:	6923      	ldr	r3, [r4, #16]
 8003ac2:	6861      	ldr	r1, [r4, #4]
 8003ac4:	4299      	cmp	r1, r3
 8003ac6:	bfde      	ittt	le
 8003ac8:	2330      	movle	r3, #48	@ 0x30
 8003aca:	f806 3c01 	strble.w	r3, [r6, #-1]
 8003ace:	f106 36ff 	addle.w	r6, r6, #4294967295
 8003ad2:	1b92      	subs	r2, r2, r6
 8003ad4:	6122      	str	r2, [r4, #16]
 8003ad6:	464b      	mov	r3, r9
 8003ad8:	4621      	mov	r1, r4
 8003ada:	4640      	mov	r0, r8
 8003adc:	f8cd a000 	str.w	sl, [sp]
 8003ae0:	aa03      	add	r2, sp, #12
 8003ae2:	f7ff fee1 	bl	80038a8 <_printf_common>
 8003ae6:	3001      	adds	r0, #1
 8003ae8:	d14a      	bne.n	8003b80 <_printf_i+0x1f4>
 8003aea:	f04f 30ff 	mov.w	r0, #4294967295
 8003aee:	b004      	add	sp, #16
 8003af0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003af4:	6823      	ldr	r3, [r4, #0]
 8003af6:	f043 0320 	orr.w	r3, r3, #32
 8003afa:	6023      	str	r3, [r4, #0]
 8003afc:	2778      	movs	r7, #120	@ 0x78
 8003afe:	4832      	ldr	r0, [pc, #200]	@ (8003bc8 <_printf_i+0x23c>)
 8003b00:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8003b04:	6823      	ldr	r3, [r4, #0]
 8003b06:	6831      	ldr	r1, [r6, #0]
 8003b08:	061f      	lsls	r7, r3, #24
 8003b0a:	f851 5b04 	ldr.w	r5, [r1], #4
 8003b0e:	d402      	bmi.n	8003b16 <_printf_i+0x18a>
 8003b10:	065f      	lsls	r7, r3, #25
 8003b12:	bf48      	it	mi
 8003b14:	b2ad      	uxthmi	r5, r5
 8003b16:	6031      	str	r1, [r6, #0]
 8003b18:	07d9      	lsls	r1, r3, #31
 8003b1a:	bf44      	itt	mi
 8003b1c:	f043 0320 	orrmi.w	r3, r3, #32
 8003b20:	6023      	strmi	r3, [r4, #0]
 8003b22:	b11d      	cbz	r5, 8003b2c <_printf_i+0x1a0>
 8003b24:	2310      	movs	r3, #16
 8003b26:	e7ab      	b.n	8003a80 <_printf_i+0xf4>
 8003b28:	4826      	ldr	r0, [pc, #152]	@ (8003bc4 <_printf_i+0x238>)
 8003b2a:	e7e9      	b.n	8003b00 <_printf_i+0x174>
 8003b2c:	6823      	ldr	r3, [r4, #0]
 8003b2e:	f023 0320 	bic.w	r3, r3, #32
 8003b32:	6023      	str	r3, [r4, #0]
 8003b34:	e7f6      	b.n	8003b24 <_printf_i+0x198>
 8003b36:	4616      	mov	r6, r2
 8003b38:	e7bd      	b.n	8003ab6 <_printf_i+0x12a>
 8003b3a:	6833      	ldr	r3, [r6, #0]
 8003b3c:	6825      	ldr	r5, [r4, #0]
 8003b3e:	1d18      	adds	r0, r3, #4
 8003b40:	6961      	ldr	r1, [r4, #20]
 8003b42:	6030      	str	r0, [r6, #0]
 8003b44:	062e      	lsls	r6, r5, #24
 8003b46:	681b      	ldr	r3, [r3, #0]
 8003b48:	d501      	bpl.n	8003b4e <_printf_i+0x1c2>
 8003b4a:	6019      	str	r1, [r3, #0]
 8003b4c:	e002      	b.n	8003b54 <_printf_i+0x1c8>
 8003b4e:	0668      	lsls	r0, r5, #25
 8003b50:	d5fb      	bpl.n	8003b4a <_printf_i+0x1be>
 8003b52:	8019      	strh	r1, [r3, #0]
 8003b54:	2300      	movs	r3, #0
 8003b56:	4616      	mov	r6, r2
 8003b58:	6123      	str	r3, [r4, #16]
 8003b5a:	e7bc      	b.n	8003ad6 <_printf_i+0x14a>
 8003b5c:	6833      	ldr	r3, [r6, #0]
 8003b5e:	2100      	movs	r1, #0
 8003b60:	1d1a      	adds	r2, r3, #4
 8003b62:	6032      	str	r2, [r6, #0]
 8003b64:	681e      	ldr	r6, [r3, #0]
 8003b66:	6862      	ldr	r2, [r4, #4]
 8003b68:	4630      	mov	r0, r6
 8003b6a:	f000 f8ed 	bl	8003d48 <memchr>
 8003b6e:	b108      	cbz	r0, 8003b74 <_printf_i+0x1e8>
 8003b70:	1b80      	subs	r0, r0, r6
 8003b72:	6060      	str	r0, [r4, #4]
 8003b74:	6863      	ldr	r3, [r4, #4]
 8003b76:	6123      	str	r3, [r4, #16]
 8003b78:	2300      	movs	r3, #0
 8003b7a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003b7e:	e7aa      	b.n	8003ad6 <_printf_i+0x14a>
 8003b80:	4632      	mov	r2, r6
 8003b82:	4649      	mov	r1, r9
 8003b84:	4640      	mov	r0, r8
 8003b86:	6923      	ldr	r3, [r4, #16]
 8003b88:	47d0      	blx	sl
 8003b8a:	3001      	adds	r0, #1
 8003b8c:	d0ad      	beq.n	8003aea <_printf_i+0x15e>
 8003b8e:	6823      	ldr	r3, [r4, #0]
 8003b90:	079b      	lsls	r3, r3, #30
 8003b92:	d413      	bmi.n	8003bbc <_printf_i+0x230>
 8003b94:	68e0      	ldr	r0, [r4, #12]
 8003b96:	9b03      	ldr	r3, [sp, #12]
 8003b98:	4298      	cmp	r0, r3
 8003b9a:	bfb8      	it	lt
 8003b9c:	4618      	movlt	r0, r3
 8003b9e:	e7a6      	b.n	8003aee <_printf_i+0x162>
 8003ba0:	2301      	movs	r3, #1
 8003ba2:	4632      	mov	r2, r6
 8003ba4:	4649      	mov	r1, r9
 8003ba6:	4640      	mov	r0, r8
 8003ba8:	47d0      	blx	sl
 8003baa:	3001      	adds	r0, #1
 8003bac:	d09d      	beq.n	8003aea <_printf_i+0x15e>
 8003bae:	3501      	adds	r5, #1
 8003bb0:	68e3      	ldr	r3, [r4, #12]
 8003bb2:	9903      	ldr	r1, [sp, #12]
 8003bb4:	1a5b      	subs	r3, r3, r1
 8003bb6:	42ab      	cmp	r3, r5
 8003bb8:	dcf2      	bgt.n	8003ba0 <_printf_i+0x214>
 8003bba:	e7eb      	b.n	8003b94 <_printf_i+0x208>
 8003bbc:	2500      	movs	r5, #0
 8003bbe:	f104 0619 	add.w	r6, r4, #25
 8003bc2:	e7f5      	b.n	8003bb0 <_printf_i+0x224>
 8003bc4:	080042af 	.word	0x080042af
 8003bc8:	080042c0 	.word	0x080042c0

08003bcc <__swbuf_r>:
 8003bcc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003bce:	460e      	mov	r6, r1
 8003bd0:	4614      	mov	r4, r2
 8003bd2:	4605      	mov	r5, r0
 8003bd4:	b118      	cbz	r0, 8003bde <__swbuf_r+0x12>
 8003bd6:	6a03      	ldr	r3, [r0, #32]
 8003bd8:	b90b      	cbnz	r3, 8003bde <__swbuf_r+0x12>
 8003bda:	f7ff f99b 	bl	8002f14 <__sinit>
 8003bde:	69a3      	ldr	r3, [r4, #24]
 8003be0:	60a3      	str	r3, [r4, #8]
 8003be2:	89a3      	ldrh	r3, [r4, #12]
 8003be4:	071a      	lsls	r2, r3, #28
 8003be6:	d501      	bpl.n	8003bec <__swbuf_r+0x20>
 8003be8:	6923      	ldr	r3, [r4, #16]
 8003bea:	b943      	cbnz	r3, 8003bfe <__swbuf_r+0x32>
 8003bec:	4621      	mov	r1, r4
 8003bee:	4628      	mov	r0, r5
 8003bf0:	f000 f82a 	bl	8003c48 <__swsetup_r>
 8003bf4:	b118      	cbz	r0, 8003bfe <__swbuf_r+0x32>
 8003bf6:	f04f 37ff 	mov.w	r7, #4294967295
 8003bfa:	4638      	mov	r0, r7
 8003bfc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003bfe:	6823      	ldr	r3, [r4, #0]
 8003c00:	6922      	ldr	r2, [r4, #16]
 8003c02:	b2f6      	uxtb	r6, r6
 8003c04:	1a98      	subs	r0, r3, r2
 8003c06:	6963      	ldr	r3, [r4, #20]
 8003c08:	4637      	mov	r7, r6
 8003c0a:	4283      	cmp	r3, r0
 8003c0c:	dc05      	bgt.n	8003c1a <__swbuf_r+0x4e>
 8003c0e:	4621      	mov	r1, r4
 8003c10:	4628      	mov	r0, r5
 8003c12:	f7ff f8b7 	bl	8002d84 <_fflush_r>
 8003c16:	2800      	cmp	r0, #0
 8003c18:	d1ed      	bne.n	8003bf6 <__swbuf_r+0x2a>
 8003c1a:	68a3      	ldr	r3, [r4, #8]
 8003c1c:	3b01      	subs	r3, #1
 8003c1e:	60a3      	str	r3, [r4, #8]
 8003c20:	6823      	ldr	r3, [r4, #0]
 8003c22:	1c5a      	adds	r2, r3, #1
 8003c24:	6022      	str	r2, [r4, #0]
 8003c26:	701e      	strb	r6, [r3, #0]
 8003c28:	6962      	ldr	r2, [r4, #20]
 8003c2a:	1c43      	adds	r3, r0, #1
 8003c2c:	429a      	cmp	r2, r3
 8003c2e:	d004      	beq.n	8003c3a <__swbuf_r+0x6e>
 8003c30:	89a3      	ldrh	r3, [r4, #12]
 8003c32:	07db      	lsls	r3, r3, #31
 8003c34:	d5e1      	bpl.n	8003bfa <__swbuf_r+0x2e>
 8003c36:	2e0a      	cmp	r6, #10
 8003c38:	d1df      	bne.n	8003bfa <__swbuf_r+0x2e>
 8003c3a:	4621      	mov	r1, r4
 8003c3c:	4628      	mov	r0, r5
 8003c3e:	f7ff f8a1 	bl	8002d84 <_fflush_r>
 8003c42:	2800      	cmp	r0, #0
 8003c44:	d0d9      	beq.n	8003bfa <__swbuf_r+0x2e>
 8003c46:	e7d6      	b.n	8003bf6 <__swbuf_r+0x2a>

08003c48 <__swsetup_r>:
 8003c48:	b538      	push	{r3, r4, r5, lr}
 8003c4a:	4b29      	ldr	r3, [pc, #164]	@ (8003cf0 <__swsetup_r+0xa8>)
 8003c4c:	4605      	mov	r5, r0
 8003c4e:	6818      	ldr	r0, [r3, #0]
 8003c50:	460c      	mov	r4, r1
 8003c52:	b118      	cbz	r0, 8003c5c <__swsetup_r+0x14>
 8003c54:	6a03      	ldr	r3, [r0, #32]
 8003c56:	b90b      	cbnz	r3, 8003c5c <__swsetup_r+0x14>
 8003c58:	f7ff f95c 	bl	8002f14 <__sinit>
 8003c5c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003c60:	0719      	lsls	r1, r3, #28
 8003c62:	d422      	bmi.n	8003caa <__swsetup_r+0x62>
 8003c64:	06da      	lsls	r2, r3, #27
 8003c66:	d407      	bmi.n	8003c78 <__swsetup_r+0x30>
 8003c68:	2209      	movs	r2, #9
 8003c6a:	602a      	str	r2, [r5, #0]
 8003c6c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003c70:	f04f 30ff 	mov.w	r0, #4294967295
 8003c74:	81a3      	strh	r3, [r4, #12]
 8003c76:	e033      	b.n	8003ce0 <__swsetup_r+0x98>
 8003c78:	0758      	lsls	r0, r3, #29
 8003c7a:	d512      	bpl.n	8003ca2 <__swsetup_r+0x5a>
 8003c7c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8003c7e:	b141      	cbz	r1, 8003c92 <__swsetup_r+0x4a>
 8003c80:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8003c84:	4299      	cmp	r1, r3
 8003c86:	d002      	beq.n	8003c8e <__swsetup_r+0x46>
 8003c88:	4628      	mov	r0, r5
 8003c8a:	f7ff fa7f 	bl	800318c <_free_r>
 8003c8e:	2300      	movs	r3, #0
 8003c90:	6363      	str	r3, [r4, #52]	@ 0x34
 8003c92:	89a3      	ldrh	r3, [r4, #12]
 8003c94:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8003c98:	81a3      	strh	r3, [r4, #12]
 8003c9a:	2300      	movs	r3, #0
 8003c9c:	6063      	str	r3, [r4, #4]
 8003c9e:	6923      	ldr	r3, [r4, #16]
 8003ca0:	6023      	str	r3, [r4, #0]
 8003ca2:	89a3      	ldrh	r3, [r4, #12]
 8003ca4:	f043 0308 	orr.w	r3, r3, #8
 8003ca8:	81a3      	strh	r3, [r4, #12]
 8003caa:	6923      	ldr	r3, [r4, #16]
 8003cac:	b94b      	cbnz	r3, 8003cc2 <__swsetup_r+0x7a>
 8003cae:	89a3      	ldrh	r3, [r4, #12]
 8003cb0:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8003cb4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003cb8:	d003      	beq.n	8003cc2 <__swsetup_r+0x7a>
 8003cba:	4621      	mov	r1, r4
 8003cbc:	4628      	mov	r0, r5
 8003cbe:	f000 f8b2 	bl	8003e26 <__smakebuf_r>
 8003cc2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003cc6:	f013 0201 	ands.w	r2, r3, #1
 8003cca:	d00a      	beq.n	8003ce2 <__swsetup_r+0x9a>
 8003ccc:	2200      	movs	r2, #0
 8003cce:	60a2      	str	r2, [r4, #8]
 8003cd0:	6962      	ldr	r2, [r4, #20]
 8003cd2:	4252      	negs	r2, r2
 8003cd4:	61a2      	str	r2, [r4, #24]
 8003cd6:	6922      	ldr	r2, [r4, #16]
 8003cd8:	b942      	cbnz	r2, 8003cec <__swsetup_r+0xa4>
 8003cda:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8003cde:	d1c5      	bne.n	8003c6c <__swsetup_r+0x24>
 8003ce0:	bd38      	pop	{r3, r4, r5, pc}
 8003ce2:	0799      	lsls	r1, r3, #30
 8003ce4:	bf58      	it	pl
 8003ce6:	6962      	ldrpl	r2, [r4, #20]
 8003ce8:	60a2      	str	r2, [r4, #8]
 8003cea:	e7f4      	b.n	8003cd6 <__swsetup_r+0x8e>
 8003cec:	2000      	movs	r0, #0
 8003cee:	e7f7      	b.n	8003ce0 <__swsetup_r+0x98>
 8003cf0:	20000054 	.word	0x20000054

08003cf4 <memmove>:
 8003cf4:	4288      	cmp	r0, r1
 8003cf6:	b510      	push	{r4, lr}
 8003cf8:	eb01 0402 	add.w	r4, r1, r2
 8003cfc:	d902      	bls.n	8003d04 <memmove+0x10>
 8003cfe:	4284      	cmp	r4, r0
 8003d00:	4623      	mov	r3, r4
 8003d02:	d807      	bhi.n	8003d14 <memmove+0x20>
 8003d04:	1e43      	subs	r3, r0, #1
 8003d06:	42a1      	cmp	r1, r4
 8003d08:	d008      	beq.n	8003d1c <memmove+0x28>
 8003d0a:	f811 2b01 	ldrb.w	r2, [r1], #1
 8003d0e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8003d12:	e7f8      	b.n	8003d06 <memmove+0x12>
 8003d14:	4601      	mov	r1, r0
 8003d16:	4402      	add	r2, r0
 8003d18:	428a      	cmp	r2, r1
 8003d1a:	d100      	bne.n	8003d1e <memmove+0x2a>
 8003d1c:	bd10      	pop	{r4, pc}
 8003d1e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8003d22:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8003d26:	e7f7      	b.n	8003d18 <memmove+0x24>

08003d28 <_sbrk_r>:
 8003d28:	b538      	push	{r3, r4, r5, lr}
 8003d2a:	2300      	movs	r3, #0
 8003d2c:	4d05      	ldr	r5, [pc, #20]	@ (8003d44 <_sbrk_r+0x1c>)
 8003d2e:	4604      	mov	r4, r0
 8003d30:	4608      	mov	r0, r1
 8003d32:	602b      	str	r3, [r5, #0]
 8003d34:	f7fc fc22 	bl	800057c <_sbrk>
 8003d38:	1c43      	adds	r3, r0, #1
 8003d3a:	d102      	bne.n	8003d42 <_sbrk_r+0x1a>
 8003d3c:	682b      	ldr	r3, [r5, #0]
 8003d3e:	b103      	cbz	r3, 8003d42 <_sbrk_r+0x1a>
 8003d40:	6023      	str	r3, [r4, #0]
 8003d42:	bd38      	pop	{r3, r4, r5, pc}
 8003d44:	200003ac 	.word	0x200003ac

08003d48 <memchr>:
 8003d48:	4603      	mov	r3, r0
 8003d4a:	b510      	push	{r4, lr}
 8003d4c:	b2c9      	uxtb	r1, r1
 8003d4e:	4402      	add	r2, r0
 8003d50:	4293      	cmp	r3, r2
 8003d52:	4618      	mov	r0, r3
 8003d54:	d101      	bne.n	8003d5a <memchr+0x12>
 8003d56:	2000      	movs	r0, #0
 8003d58:	e003      	b.n	8003d62 <memchr+0x1a>
 8003d5a:	7804      	ldrb	r4, [r0, #0]
 8003d5c:	3301      	adds	r3, #1
 8003d5e:	428c      	cmp	r4, r1
 8003d60:	d1f6      	bne.n	8003d50 <memchr+0x8>
 8003d62:	bd10      	pop	{r4, pc}

08003d64 <memcpy>:
 8003d64:	440a      	add	r2, r1
 8003d66:	4291      	cmp	r1, r2
 8003d68:	f100 33ff 	add.w	r3, r0, #4294967295
 8003d6c:	d100      	bne.n	8003d70 <memcpy+0xc>
 8003d6e:	4770      	bx	lr
 8003d70:	b510      	push	{r4, lr}
 8003d72:	f811 4b01 	ldrb.w	r4, [r1], #1
 8003d76:	4291      	cmp	r1, r2
 8003d78:	f803 4f01 	strb.w	r4, [r3, #1]!
 8003d7c:	d1f9      	bne.n	8003d72 <memcpy+0xe>
 8003d7e:	bd10      	pop	{r4, pc}

08003d80 <_realloc_r>:
 8003d80:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003d84:	4680      	mov	r8, r0
 8003d86:	4615      	mov	r5, r2
 8003d88:	460c      	mov	r4, r1
 8003d8a:	b921      	cbnz	r1, 8003d96 <_realloc_r+0x16>
 8003d8c:	4611      	mov	r1, r2
 8003d8e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8003d92:	f7ff ba65 	b.w	8003260 <_malloc_r>
 8003d96:	b92a      	cbnz	r2, 8003da4 <_realloc_r+0x24>
 8003d98:	f7ff f9f8 	bl	800318c <_free_r>
 8003d9c:	2400      	movs	r4, #0
 8003d9e:	4620      	mov	r0, r4
 8003da0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003da4:	f000 f89e 	bl	8003ee4 <_malloc_usable_size_r>
 8003da8:	4285      	cmp	r5, r0
 8003daa:	4606      	mov	r6, r0
 8003dac:	d802      	bhi.n	8003db4 <_realloc_r+0x34>
 8003dae:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8003db2:	d8f4      	bhi.n	8003d9e <_realloc_r+0x1e>
 8003db4:	4629      	mov	r1, r5
 8003db6:	4640      	mov	r0, r8
 8003db8:	f7ff fa52 	bl	8003260 <_malloc_r>
 8003dbc:	4607      	mov	r7, r0
 8003dbe:	2800      	cmp	r0, #0
 8003dc0:	d0ec      	beq.n	8003d9c <_realloc_r+0x1c>
 8003dc2:	42b5      	cmp	r5, r6
 8003dc4:	462a      	mov	r2, r5
 8003dc6:	4621      	mov	r1, r4
 8003dc8:	bf28      	it	cs
 8003dca:	4632      	movcs	r2, r6
 8003dcc:	f7ff ffca 	bl	8003d64 <memcpy>
 8003dd0:	4621      	mov	r1, r4
 8003dd2:	4640      	mov	r0, r8
 8003dd4:	f7ff f9da 	bl	800318c <_free_r>
 8003dd8:	463c      	mov	r4, r7
 8003dda:	e7e0      	b.n	8003d9e <_realloc_r+0x1e>

08003ddc <__swhatbuf_r>:
 8003ddc:	b570      	push	{r4, r5, r6, lr}
 8003dde:	460c      	mov	r4, r1
 8003de0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003de4:	4615      	mov	r5, r2
 8003de6:	2900      	cmp	r1, #0
 8003de8:	461e      	mov	r6, r3
 8003dea:	b096      	sub	sp, #88	@ 0x58
 8003dec:	da0c      	bge.n	8003e08 <__swhatbuf_r+0x2c>
 8003dee:	89a3      	ldrh	r3, [r4, #12]
 8003df0:	2100      	movs	r1, #0
 8003df2:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8003df6:	bf14      	ite	ne
 8003df8:	2340      	movne	r3, #64	@ 0x40
 8003dfa:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8003dfe:	2000      	movs	r0, #0
 8003e00:	6031      	str	r1, [r6, #0]
 8003e02:	602b      	str	r3, [r5, #0]
 8003e04:	b016      	add	sp, #88	@ 0x58
 8003e06:	bd70      	pop	{r4, r5, r6, pc}
 8003e08:	466a      	mov	r2, sp
 8003e0a:	f000 f849 	bl	8003ea0 <_fstat_r>
 8003e0e:	2800      	cmp	r0, #0
 8003e10:	dbed      	blt.n	8003dee <__swhatbuf_r+0x12>
 8003e12:	9901      	ldr	r1, [sp, #4]
 8003e14:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8003e18:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8003e1c:	4259      	negs	r1, r3
 8003e1e:	4159      	adcs	r1, r3
 8003e20:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8003e24:	e7eb      	b.n	8003dfe <__swhatbuf_r+0x22>

08003e26 <__smakebuf_r>:
 8003e26:	898b      	ldrh	r3, [r1, #12]
 8003e28:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003e2a:	079d      	lsls	r5, r3, #30
 8003e2c:	4606      	mov	r6, r0
 8003e2e:	460c      	mov	r4, r1
 8003e30:	d507      	bpl.n	8003e42 <__smakebuf_r+0x1c>
 8003e32:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8003e36:	6023      	str	r3, [r4, #0]
 8003e38:	6123      	str	r3, [r4, #16]
 8003e3a:	2301      	movs	r3, #1
 8003e3c:	6163      	str	r3, [r4, #20]
 8003e3e:	b003      	add	sp, #12
 8003e40:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003e42:	466a      	mov	r2, sp
 8003e44:	ab01      	add	r3, sp, #4
 8003e46:	f7ff ffc9 	bl	8003ddc <__swhatbuf_r>
 8003e4a:	9f00      	ldr	r7, [sp, #0]
 8003e4c:	4605      	mov	r5, r0
 8003e4e:	4639      	mov	r1, r7
 8003e50:	4630      	mov	r0, r6
 8003e52:	f7ff fa05 	bl	8003260 <_malloc_r>
 8003e56:	b948      	cbnz	r0, 8003e6c <__smakebuf_r+0x46>
 8003e58:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003e5c:	059a      	lsls	r2, r3, #22
 8003e5e:	d4ee      	bmi.n	8003e3e <__smakebuf_r+0x18>
 8003e60:	f023 0303 	bic.w	r3, r3, #3
 8003e64:	f043 0302 	orr.w	r3, r3, #2
 8003e68:	81a3      	strh	r3, [r4, #12]
 8003e6a:	e7e2      	b.n	8003e32 <__smakebuf_r+0xc>
 8003e6c:	89a3      	ldrh	r3, [r4, #12]
 8003e6e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8003e72:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003e76:	81a3      	strh	r3, [r4, #12]
 8003e78:	9b01      	ldr	r3, [sp, #4]
 8003e7a:	6020      	str	r0, [r4, #0]
 8003e7c:	b15b      	cbz	r3, 8003e96 <__smakebuf_r+0x70>
 8003e7e:	4630      	mov	r0, r6
 8003e80:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8003e84:	f000 f81e 	bl	8003ec4 <_isatty_r>
 8003e88:	b128      	cbz	r0, 8003e96 <__smakebuf_r+0x70>
 8003e8a:	89a3      	ldrh	r3, [r4, #12]
 8003e8c:	f023 0303 	bic.w	r3, r3, #3
 8003e90:	f043 0301 	orr.w	r3, r3, #1
 8003e94:	81a3      	strh	r3, [r4, #12]
 8003e96:	89a3      	ldrh	r3, [r4, #12]
 8003e98:	431d      	orrs	r5, r3
 8003e9a:	81a5      	strh	r5, [r4, #12]
 8003e9c:	e7cf      	b.n	8003e3e <__smakebuf_r+0x18>
	...

08003ea0 <_fstat_r>:
 8003ea0:	b538      	push	{r3, r4, r5, lr}
 8003ea2:	2300      	movs	r3, #0
 8003ea4:	4d06      	ldr	r5, [pc, #24]	@ (8003ec0 <_fstat_r+0x20>)
 8003ea6:	4604      	mov	r4, r0
 8003ea8:	4608      	mov	r0, r1
 8003eaa:	4611      	mov	r1, r2
 8003eac:	602b      	str	r3, [r5, #0]
 8003eae:	f7fe fd68 	bl	8002982 <_fstat>
 8003eb2:	1c43      	adds	r3, r0, #1
 8003eb4:	d102      	bne.n	8003ebc <_fstat_r+0x1c>
 8003eb6:	682b      	ldr	r3, [r5, #0]
 8003eb8:	b103      	cbz	r3, 8003ebc <_fstat_r+0x1c>
 8003eba:	6023      	str	r3, [r4, #0]
 8003ebc:	bd38      	pop	{r3, r4, r5, pc}
 8003ebe:	bf00      	nop
 8003ec0:	200003ac 	.word	0x200003ac

08003ec4 <_isatty_r>:
 8003ec4:	b538      	push	{r3, r4, r5, lr}
 8003ec6:	2300      	movs	r3, #0
 8003ec8:	4d05      	ldr	r5, [pc, #20]	@ (8003ee0 <_isatty_r+0x1c>)
 8003eca:	4604      	mov	r4, r0
 8003ecc:	4608      	mov	r0, r1
 8003ece:	602b      	str	r3, [r5, #0]
 8003ed0:	f7fe feba 	bl	8002c48 <_isatty>
 8003ed4:	1c43      	adds	r3, r0, #1
 8003ed6:	d102      	bne.n	8003ede <_isatty_r+0x1a>
 8003ed8:	682b      	ldr	r3, [r5, #0]
 8003eda:	b103      	cbz	r3, 8003ede <_isatty_r+0x1a>
 8003edc:	6023      	str	r3, [r4, #0]
 8003ede:	bd38      	pop	{r3, r4, r5, pc}
 8003ee0:	200003ac 	.word	0x200003ac

08003ee4 <_malloc_usable_size_r>:
 8003ee4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003ee8:	1f18      	subs	r0, r3, #4
 8003eea:	2b00      	cmp	r3, #0
 8003eec:	bfbc      	itt	lt
 8003eee:	580b      	ldrlt	r3, [r1, r0]
 8003ef0:	18c0      	addlt	r0, r0, r3
 8003ef2:	4770      	bx	lr

08003ef4 <_init>:
 8003ef4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003ef6:	bf00      	nop
 8003ef8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003efa:	bc08      	pop	{r3}
 8003efc:	469e      	mov	lr, r3
 8003efe:	4770      	bx	lr

08003f00 <_fini>:
 8003f00:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003f02:	bf00      	nop
 8003f04:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003f06:	bc08      	pop	{r3}
 8003f08:	469e      	mov	lr, r3
 8003f0a:	4770      	bx	lr
