{
"namespaces":{
  "global":{
    "modules":{
      "hcompute_hw_output_stencil":{
        "type":["Record",[
          ["out_hw_output_stencil",["Array",16,"Bit"]],
          ["in0_output_gb_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_hw_output_stencil","self.in0_output_gb_stencil.0"]
        ]
      },
      "hcompute_input_cgra_stencil":{
        "type":["Record",[
          ["out_input_cgra_stencil",["Array",16,"Bit"]],
          ["in0_input_gb_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_input_cgra_stencil","self.in0_input_gb_stencil.0"]
        ]
      },
      "hcompute_input_gb_stencil":{
        "type":["Record",[
          ["out_input_gb_stencil",["Array",16,"Bit"]],
          ["in0_input_host_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_input_gb_stencil","self.in0_input_host_stencil.0"]
        ]
      },
      "hcompute_kernel_cgra_stencil":{
        "type":["Record",[
          ["out_kernel_cgra_stencil",["Array",16,"Bit"]],
          ["in0_kernel_gb_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_kernel_cgra_stencil","self.in0_kernel_gb_stencil.0"]
        ]
      },
      "hcompute_kernel_gb_stencil":{
        "type":["Record",[
          ["out_kernel_gb_stencil",["Array",16,"Bit"]],
          ["in0_kernel_host_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_kernel_gb_stencil","self.in0_kernel_host_stencil.0"]
        ]
      },
      "hcompute_output_cgra_stencil":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_p0__674":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_output_cgra_stencil","const_p0__674.out"]
        ]
      },
      "hcompute_output_cgra_stencil_1":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]],
          ["in0_input_cgra_stencil",["Array",4,["Array",16,"BitIn"]]],
          ["in1_kernel_cgra_stencil",["Array",4,["Array",16,"BitIn"]]],
          ["in2_output_cgra_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_698_704_705":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_699_702_703":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_700_701_702":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_output_cgra_stencil_1_703_704":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_1_input_cgra_stencil_1_698":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_2_input_cgra_stencil_2_699":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_3_input_cgra_stencil_3_700":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_4_input_cgra_stencil_4_701":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_kernel_cgra_stencil_1_input_cgra_stencil_1_698.out","add_698_704_705.in0"],
          ["add_output_cgra_stencil_1_703_704.out","add_698_704_705.in1"],
          ["self.out_output_cgra_stencil","add_698_704_705.out"],
          ["mul_kernel_cgra_stencil_2_input_cgra_stencil_2_699.out","add_699_702_703.in0"],
          ["add_700_701_702.out","add_699_702_703.in1"],
          ["add_output_cgra_stencil_1_703_704.in1","add_699_702_703.out"],
          ["mul_kernel_cgra_stencil_3_input_cgra_stencil_3_700.out","add_700_701_702.in0"],
          ["mul_kernel_cgra_stencil_4_input_cgra_stencil_4_701.out","add_700_701_702.in1"],
          ["self.in2_output_cgra_stencil.0","add_output_cgra_stencil_1_703_704.in0"],
          ["self.in1_kernel_cgra_stencil.0","mul_kernel_cgra_stencil_1_input_cgra_stencil_1_698.in0"],
          ["self.in0_input_cgra_stencil.0","mul_kernel_cgra_stencil_1_input_cgra_stencil_1_698.in1"],
          ["self.in1_kernel_cgra_stencil.1","mul_kernel_cgra_stencil_2_input_cgra_stencil_2_699.in0"],
          ["self.in0_input_cgra_stencil.1","mul_kernel_cgra_stencil_2_input_cgra_stencil_2_699.in1"],
          ["self.in1_kernel_cgra_stencil.2","mul_kernel_cgra_stencil_3_input_cgra_stencil_3_700.in0"],
          ["self.in0_input_cgra_stencil.2","mul_kernel_cgra_stencil_3_input_cgra_stencil_3_700.in1"],
          ["self.in1_kernel_cgra_stencil.3","mul_kernel_cgra_stencil_4_input_cgra_stencil_4_701.in0"],
          ["self.in0_input_cgra_stencil.3","mul_kernel_cgra_stencil_4_input_cgra_stencil_4_701.in1"]
        ]
      },
      "hcompute_output_cgra_stencil_2":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]],
          ["in0_input_cgra_stencil",["Array",4,["Array",16,"BitIn"]]],
          ["in1_kernel_cgra_stencil",["Array",4,["Array",16,"BitIn"]]],
          ["in2_output_cgra_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_734_740_741":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_735_738_739":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_736_737_738":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_output_cgra_stencil_2_739_740":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_5_input_cgra_stencil_5_734":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_6_input_cgra_stencil_6_735":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_7_input_cgra_stencil_7_736":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_8_input_cgra_stencil_8_737":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_kernel_cgra_stencil_5_input_cgra_stencil_5_734.out","add_734_740_741.in0"],
          ["add_output_cgra_stencil_2_739_740.out","add_734_740_741.in1"],
          ["self.out_output_cgra_stencil","add_734_740_741.out"],
          ["mul_kernel_cgra_stencil_6_input_cgra_stencil_6_735.out","add_735_738_739.in0"],
          ["add_736_737_738.out","add_735_738_739.in1"],
          ["add_output_cgra_stencil_2_739_740.in1","add_735_738_739.out"],
          ["mul_kernel_cgra_stencil_7_input_cgra_stencil_7_736.out","add_736_737_738.in0"],
          ["mul_kernel_cgra_stencil_8_input_cgra_stencil_8_737.out","add_736_737_738.in1"],
          ["self.in2_output_cgra_stencil.0","add_output_cgra_stencil_2_739_740.in0"],
          ["self.in1_kernel_cgra_stencil.0","mul_kernel_cgra_stencil_5_input_cgra_stencil_5_734.in0"],
          ["self.in0_input_cgra_stencil.0","mul_kernel_cgra_stencil_5_input_cgra_stencil_5_734.in1"],
          ["self.in1_kernel_cgra_stencil.1","mul_kernel_cgra_stencil_6_input_cgra_stencil_6_735.in0"],
          ["self.in0_input_cgra_stencil.1","mul_kernel_cgra_stencil_6_input_cgra_stencil_6_735.in1"],
          ["self.in1_kernel_cgra_stencil.2","mul_kernel_cgra_stencil_7_input_cgra_stencil_7_736.in0"],
          ["self.in0_input_cgra_stencil.2","mul_kernel_cgra_stencil_7_input_cgra_stencil_7_736.in1"],
          ["self.in1_kernel_cgra_stencil.3","mul_kernel_cgra_stencil_8_input_cgra_stencil_8_737.in0"],
          ["self.in0_input_cgra_stencil.3","mul_kernel_cgra_stencil_8_input_cgra_stencil_8_737.in1"]
        ]
      },
      "hcompute_output_cgra_stencil_3":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]],
          ["in0_input_cgra_stencil",["Array",4,["Array",16,"BitIn"]]],
          ["in1_kernel_cgra_stencil",["Array",4,["Array",16,"BitIn"]]],
          ["in2_output_cgra_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_771_777_778":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_772_775_776":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_773_774_775":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_output_cgra_stencil_3_776_777":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_10_input_cgra_stencil_10_772":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_11_input_cgra_stencil_11_773":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_12_input_cgra_stencil_12_774":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_9_input_cgra_stencil_9_771":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_kernel_cgra_stencil_9_input_cgra_stencil_9_771.out","add_771_777_778.in0"],
          ["add_output_cgra_stencil_3_776_777.out","add_771_777_778.in1"],
          ["self.out_output_cgra_stencil","add_771_777_778.out"],
          ["mul_kernel_cgra_stencil_10_input_cgra_stencil_10_772.out","add_772_775_776.in0"],
          ["add_773_774_775.out","add_772_775_776.in1"],
          ["add_output_cgra_stencil_3_776_777.in1","add_772_775_776.out"],
          ["mul_kernel_cgra_stencil_11_input_cgra_stencil_11_773.out","add_773_774_775.in0"],
          ["mul_kernel_cgra_stencil_12_input_cgra_stencil_12_774.out","add_773_774_775.in1"],
          ["self.in2_output_cgra_stencil.0","add_output_cgra_stencil_3_776_777.in0"],
          ["self.in1_kernel_cgra_stencil.0","mul_kernel_cgra_stencil_10_input_cgra_stencil_10_772.in0"],
          ["self.in0_input_cgra_stencil.0","mul_kernel_cgra_stencil_10_input_cgra_stencil_10_772.in1"],
          ["self.in1_kernel_cgra_stencil.1","mul_kernel_cgra_stencil_11_input_cgra_stencil_11_773.in0"],
          ["self.in0_input_cgra_stencil.1","mul_kernel_cgra_stencil_11_input_cgra_stencil_11_773.in1"],
          ["self.in1_kernel_cgra_stencil.2","mul_kernel_cgra_stencil_12_input_cgra_stencil_12_774.in0"],
          ["self.in0_input_cgra_stencil.2","mul_kernel_cgra_stencil_12_input_cgra_stencil_12_774.in1"],
          ["self.in1_kernel_cgra_stencil.3","mul_kernel_cgra_stencil_9_input_cgra_stencil_9_771.in0"],
          ["self.in0_input_cgra_stencil.3","mul_kernel_cgra_stencil_9_input_cgra_stencil_9_771.in1"]
        ]
      },
      "hcompute_output_gb_stencil":{
        "type":["Record",[
          ["out_output_gb_stencil",["Array",16,"Bit"]],
          ["in0_output_cgra_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_output_gb_stencil","self.in0_output_cgra_stencil.0"]
        ]
      }
    }
  }
}
}
