//
// Verilog Module mopshub_lib.dec16_1_16bit
//
// Created:
//          by - dcs.dcs (chipdev2.physik.uni-wuppertal.de)
//          at - 10:30:21 10/11/22
//
// using Mentor Graphics HDL Designer(TM) 2019.4 (Build 4)
//

`resetall
`timescale 1ns/10ps
module dec16_1_16bit ;


// ### Please start your Verilog code here ### 

endmodule
